-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
-- Date        : Fri Oct 23 14:15:59 2020
-- Host        : DESKTOP-AOVMD3L running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_edge_canny_detector_0_0_sim_netlist.vhdl
-- Design      : design_1_edge_canny_detector_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu3eg-sfvc784-1-i
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_shiftReg is
  port (
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][15]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_shiftReg is
  signal \SRL_SIG_reg[0]_4\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[1]_5\ : STD_LOGIC_VECTOR ( 11 downto 0 );
begin
\SRL_SIG[0][0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(0),
      I1 => \SRL_SIG_reg[0]_4\(0),
      I2 => Q(0),
      I3 => Q(1),
      O => D(0)
    );
\SRL_SIG[0][14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(11),
      I1 => \SRL_SIG_reg[0]_4\(15),
      I2 => Q(0),
      I3 => Q(1),
      O => D(10)
    );
\SRL_SIG[0][1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(1),
      I1 => \SRL_SIG_reg[0]_4\(1),
      I2 => Q(0),
      I3 => Q(1),
      O => D(1)
    );
\SRL_SIG[0][2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(2),
      I1 => \SRL_SIG_reg[0]_4\(2),
      I2 => Q(0),
      I3 => Q(1),
      O => D(2)
    );
\SRL_SIG[0][3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(3),
      I1 => \SRL_SIG_reg[0]_4\(3),
      I2 => Q(0),
      I3 => Q(1),
      O => D(3)
    );
\SRL_SIG[0][4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(4),
      I1 => \SRL_SIG_reg[0]_4\(4),
      I2 => Q(0),
      I3 => Q(1),
      O => D(4)
    );
\SRL_SIG[0][5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(5),
      I1 => \SRL_SIG_reg[0]_4\(5),
      I2 => Q(0),
      I3 => Q(1),
      O => D(5)
    );
\SRL_SIG[0][6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(6),
      I1 => \SRL_SIG_reg[0]_4\(6),
      I2 => Q(0),
      I3 => Q(1),
      O => D(6)
    );
\SRL_SIG[0][7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(7),
      I1 => \SRL_SIG_reg[0]_4\(7),
      I2 => Q(0),
      I3 => Q(1),
      O => D(7)
    );
\SRL_SIG[0][8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(8),
      I1 => \SRL_SIG_reg[0]_4\(8),
      I2 => Q(0),
      I3 => Q(1),
      O => D(8)
    );
\SRL_SIG[0][9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(9),
      I1 => \SRL_SIG_reg[0]_4\(9),
      I2 => Q(0),
      I3 => Q(1),
      O => D(9)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0][15]_0\(0),
      Q => \SRL_SIG_reg[0]_4\(0),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0][15]_0\(10),
      Q => \SRL_SIG_reg[0]_4\(15),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0][15]_0\(1),
      Q => \SRL_SIG_reg[0]_4\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0][15]_0\(2),
      Q => \SRL_SIG_reg[0]_4\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0][15]_0\(3),
      Q => \SRL_SIG_reg[0]_4\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0][15]_0\(4),
      Q => \SRL_SIG_reg[0]_4\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0][15]_0\(5),
      Q => \SRL_SIG_reg[0]_4\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0][15]_0\(6),
      Q => \SRL_SIG_reg[0]_4\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0][15]_0\(7),
      Q => \SRL_SIG_reg[0]_4\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0][15]_0\(8),
      Q => \SRL_SIG_reg[0]_4\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0][15]_0\(9),
      Q => \SRL_SIG_reg[0]_4\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_4\(0),
      Q => \SRL_SIG_reg[1]_5\(0),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_4\(15),
      Q => \SRL_SIG_reg[1]_5\(11),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_4\(1),
      Q => \SRL_SIG_reg[1]_5\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_4\(2),
      Q => \SRL_SIG_reg[1]_5\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_4\(3),
      Q => \SRL_SIG_reg[1]_5\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_4\(4),
      Q => \SRL_SIG_reg[1]_5\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_4\(5),
      Q => \SRL_SIG_reg[1]_5\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_4\(6),
      Q => \SRL_SIG_reg[1]_5\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_4\(7),
      Q => \SRL_SIG_reg[1]_5\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_4\(8),
      Q => \SRL_SIG_reg[1]_5\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_4\(9),
      Q => \SRL_SIG_reg[1]_5\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_shiftReg_28 is
  port (
    grady2_mat_data_dout : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_shiftReg_28 : entity is "edge_canny_detector_fifo_w16_d2_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_shiftReg_28;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_shiftReg_28 is
  signal \SRL_SIG_reg[0]_12\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[1]_13\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][15]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(0),
      Q => \SRL_SIG_reg[0]_12\(0),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(10),
      Q => \SRL_SIG_reg[0]_12\(15),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(1),
      Q => \SRL_SIG_reg[0]_12\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(2),
      Q => \SRL_SIG_reg[0]_12\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(3),
      Q => \SRL_SIG_reg[0]_12\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(4),
      Q => \SRL_SIG_reg[0]_12\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(5),
      Q => \SRL_SIG_reg[0]_12\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(6),
      Q => \SRL_SIG_reg[0]_12\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(7),
      Q => \SRL_SIG_reg[0]_12\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(8),
      Q => \SRL_SIG_reg[0]_12\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(9),
      Q => \SRL_SIG_reg[0]_12\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_12\(0),
      Q => \SRL_SIG_reg[1]_13\(0),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_12\(15),
      Q => \SRL_SIG_reg[1]_13\(13),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_12\(1),
      Q => \SRL_SIG_reg[1]_13\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_12\(2),
      Q => \SRL_SIG_reg[1]_13\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_12\(3),
      Q => \SRL_SIG_reg[1]_13\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_12\(4),
      Q => \SRL_SIG_reg[1]_13\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_12\(5),
      Q => \SRL_SIG_reg[1]_13\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_12\(6),
      Q => \SRL_SIG_reg[1]_13\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_12\(7),
      Q => \SRL_SIG_reg[1]_13\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_12\(8),
      Q => \SRL_SIG_reg[1]_13\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_12\(9),
      Q => \SRL_SIG_reg[1]_13\(9),
      R => '0'
    );
\tmp_V_8_reg_324[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_13\(0),
      I1 => \SRL_SIG_reg[0]_12\(0),
      I2 => Q(0),
      I3 => Q(1),
      O => grady2_mat_data_dout(0)
    );
\tmp_V_8_reg_324[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_13\(13),
      I1 => \SRL_SIG_reg[0]_12\(15),
      I2 => Q(0),
      I3 => Q(1),
      O => grady2_mat_data_dout(10)
    );
\tmp_V_8_reg_324[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_13\(1),
      I1 => \SRL_SIG_reg[0]_12\(1),
      I2 => Q(0),
      I3 => Q(1),
      O => grady2_mat_data_dout(1)
    );
\tmp_V_8_reg_324[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_13\(2),
      I1 => \SRL_SIG_reg[0]_12\(2),
      I2 => Q(0),
      I3 => Q(1),
      O => grady2_mat_data_dout(2)
    );
\tmp_V_8_reg_324[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_13\(3),
      I1 => \SRL_SIG_reg[0]_12\(3),
      I2 => Q(0),
      I3 => Q(1),
      O => grady2_mat_data_dout(3)
    );
\tmp_V_8_reg_324[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_13\(4),
      I1 => \SRL_SIG_reg[0]_12\(4),
      I2 => Q(0),
      I3 => Q(1),
      O => grady2_mat_data_dout(4)
    );
\tmp_V_8_reg_324[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_13\(5),
      I1 => \SRL_SIG_reg[0]_12\(5),
      I2 => Q(0),
      I3 => Q(1),
      O => grady2_mat_data_dout(5)
    );
\tmp_V_8_reg_324[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_13\(6),
      I1 => \SRL_SIG_reg[0]_12\(6),
      I2 => Q(0),
      I3 => Q(1),
      O => grady2_mat_data_dout(6)
    );
\tmp_V_8_reg_324[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_13\(7),
      I1 => \SRL_SIG_reg[0]_12\(7),
      I2 => Q(0),
      I3 => Q(1),
      O => grady2_mat_data_dout(7)
    );
\tmp_V_8_reg_324[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_13\(8),
      I1 => \SRL_SIG_reg[0]_12\(8),
      I2 => Q(0),
      I3 => Q(1),
      O => grady2_mat_data_dout(8)
    );
\tmp_V_8_reg_324[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_13\(9),
      I1 => \SRL_SIG_reg[0]_12\(9),
      I2 => Q(0),
      I3 => Q(1),
      O => grady2_mat_data_dout(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_shiftReg_29 is
  port (
    p_0_in0_out : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    if_din : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_shiftReg_29 : entity is "edge_canny_detector_fifo_w16_d2_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_shiftReg_29;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_shiftReg_29 is
  signal \SRL_SIG_reg[0]_10\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \SRL_SIG_reg[1]_11\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grady1_mat_data_dout : STD_LOGIC_VECTOR ( 13 to 13 );
  signal \p_reg_reg_i_10__0_n_5\ : STD_LOGIC;
  signal p_reg_reg_i_11_n_5 : STD_LOGIC;
  signal \p_reg_reg_i_12__0_n_5\ : STD_LOGIC;
  signal p_reg_reg_i_13_n_5 : STD_LOGIC;
  signal \p_reg_reg_i_14__0_n_5\ : STD_LOGIC;
  signal \p_reg_reg_i_2__0_n_12\ : STD_LOGIC;
  signal \p_reg_reg_i_3__0_n_10\ : STD_LOGIC;
  signal \p_reg_reg_i_3__0_n_11\ : STD_LOGIC;
  signal \p_reg_reg_i_3__0_n_12\ : STD_LOGIC;
  signal \p_reg_reg_i_3__0_n_5\ : STD_LOGIC;
  signal \p_reg_reg_i_3__0_n_6\ : STD_LOGIC;
  signal \p_reg_reg_i_3__0_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_3__0_n_8\ : STD_LOGIC;
  signal \p_reg_reg_i_3__0_n_9\ : STD_LOGIC;
  signal \p_reg_reg_i_4__0_n_5\ : STD_LOGIC;
  signal \p_reg_reg_i_5__0_n_5\ : STD_LOGIC;
  signal \p_reg_reg_i_7__0_n_5\ : STD_LOGIC;
  signal \p_reg_reg_i_8__0_n_5\ : STD_LOGIC;
  signal \p_reg_reg_i_9__0_n_5\ : STD_LOGIC;
  signal shiftReg_ce : STD_LOGIC;
  signal \NLW_p_reg_reg_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_p_reg_reg_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
begin
\SRL_SIG[0][14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(0),
      Q => \SRL_SIG_reg[0]_10\(0),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(10),
      Q => \SRL_SIG_reg[0]_10\(14),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_10\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_10\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_10\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_10\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_10\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_10\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_10\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(8),
      Q => \SRL_SIG_reg[0]_10\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(9),
      Q => \SRL_SIG_reg[0]_10\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_10\(0),
      Q => \SRL_SIG_reg[1]_11\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_10\(14),
      Q => \SRL_SIG_reg[1]_11\(10),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_10\(1),
      Q => \SRL_SIG_reg[1]_11\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_10\(2),
      Q => \SRL_SIG_reg[1]_11\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_10\(3),
      Q => \SRL_SIG_reg[1]_11\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_10\(4),
      Q => \SRL_SIG_reg[1]_11\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_10\(5),
      Q => \SRL_SIG_reg[1]_11\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_10\(6),
      Q => \SRL_SIG_reg[1]_11\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_10\(7),
      Q => \SRL_SIG_reg[1]_11\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_10\(8),
      Q => \SRL_SIG_reg[1]_11\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_10\(9),
      Q => \SRL_SIG_reg[1]_11\(9),
      R => '0'
    );
\p_reg_reg_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5355A3AA5C55ACAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_10\(14),
      I1 => \SRL_SIG_reg[1]_11\(10),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \SRL_SIG_reg[0]_10\(4),
      I5 => \SRL_SIG_reg[1]_11\(4),
      O => \p_reg_reg_i_10__0_n_5\
    );
p_reg_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5355A3AA5C55ACAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_10\(14),
      I1 => \SRL_SIG_reg[1]_11\(10),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \SRL_SIG_reg[0]_10\(3),
      I5 => \SRL_SIG_reg[1]_11\(3),
      O => p_reg_reg_i_11_n_5
    );
\p_reg_reg_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5355A3AA5C55ACAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_10\(14),
      I1 => \SRL_SIG_reg[1]_11\(10),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \SRL_SIG_reg[0]_10\(2),
      I5 => \SRL_SIG_reg[1]_11\(2),
      O => \p_reg_reg_i_12__0_n_5\
    );
p_reg_reg_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5355A3AA5C55ACAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_10\(14),
      I1 => \SRL_SIG_reg[1]_11\(10),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \SRL_SIG_reg[0]_10\(1),
      I5 => \SRL_SIG_reg[1]_11\(1),
      O => p_reg_reg_i_13_n_5
    );
\p_reg_reg_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_11\(0),
      I1 => \SRL_SIG_reg[0]_10\(0),
      I2 => Q(0),
      I3 => Q(1),
      O => \p_reg_reg_i_14__0_n_5\
    );
\p_reg_reg_i_2__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \p_reg_reg_i_3__0_n_5\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_p_reg_reg_i_2__0_CO_UNCONNECTED\(7 downto 3),
      CO(2) => p_0_in0_out(10),
      CO(1) => \NLW_p_reg_reg_i_2__0_CO_UNCONNECTED\(1),
      CO(0) => \p_reg_reg_i_2__0_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 2) => \NLW_p_reg_reg_i_2__0_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => p_0_in0_out(9 downto 8),
      S(7 downto 2) => B"000001",
      S(1) => \p_reg_reg_i_4__0_n_5\,
      S(0) => \p_reg_reg_i_5__0_n_5\
    );
\p_reg_reg_i_3__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \p_reg_reg_i_3__0_n_5\,
      CO(6) => \p_reg_reg_i_3__0_n_6\,
      CO(5) => \p_reg_reg_i_3__0_n_7\,
      CO(4) => \p_reg_reg_i_3__0_n_8\,
      CO(3) => \p_reg_reg_i_3__0_n_9\,
      CO(2) => \p_reg_reg_i_3__0_n_10\,
      CO(1) => \p_reg_reg_i_3__0_n_11\,
      CO(0) => \p_reg_reg_i_3__0_n_12\,
      DI(7 downto 1) => B"0000000",
      DI(0) => grady1_mat_data_dout(13),
      O(7 downto 0) => p_0_in0_out(7 downto 0),
      S(7) => \p_reg_reg_i_7__0_n_5\,
      S(6) => \p_reg_reg_i_8__0_n_5\,
      S(5) => \p_reg_reg_i_9__0_n_5\,
      S(4) => \p_reg_reg_i_10__0_n_5\,
      S(3) => p_reg_reg_i_11_n_5,
      S(2) => \p_reg_reg_i_12__0_n_5\,
      S(1) => p_reg_reg_i_13_n_5,
      S(0) => \p_reg_reg_i_14__0_n_5\
    );
\p_reg_reg_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5355A3AA5C55ACAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_10\(14),
      I1 => \SRL_SIG_reg[1]_11\(10),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \SRL_SIG_reg[0]_10\(9),
      I5 => \SRL_SIG_reg[1]_11\(9),
      O => \p_reg_reg_i_4__0_n_5\
    );
\p_reg_reg_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5355A3AA5C55ACAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_10\(14),
      I1 => \SRL_SIG_reg[1]_11\(10),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \SRL_SIG_reg[0]_10\(8),
      I5 => \SRL_SIG_reg[1]_11\(8),
      O => \p_reg_reg_i_5__0_n_5\
    );
\p_reg_reg_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_11\(10),
      I1 => \SRL_SIG_reg[0]_10\(14),
      I2 => Q(0),
      I3 => Q(1),
      O => grady1_mat_data_dout(13)
    );
\p_reg_reg_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5355A3AA5C55ACAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_10\(14),
      I1 => \SRL_SIG_reg[1]_11\(10),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \SRL_SIG_reg[0]_10\(7),
      I5 => \SRL_SIG_reg[1]_11\(7),
      O => \p_reg_reg_i_7__0_n_5\
    );
\p_reg_reg_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5355A3AA5C55ACAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_10\(14),
      I1 => \SRL_SIG_reg[1]_11\(10),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \SRL_SIG_reg[0]_10\(6),
      I5 => \SRL_SIG_reg[1]_11\(6),
      O => \p_reg_reg_i_8__0_n_5\
    );
\p_reg_reg_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5355A3AA5C55ACAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_10\(14),
      I1 => \SRL_SIG_reg[1]_11\(10),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \SRL_SIG_reg[0]_10\(5),
      I5 => \SRL_SIG_reg[1]_11\(5),
      O => \p_reg_reg_i_9__0_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_shiftReg_30 is
  port (
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][15]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_shiftReg_30 : entity is "edge_canny_detector_fifo_w16_d2_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_shiftReg_30;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_shiftReg_30 is
  signal \SRL_SIG_reg[0]_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[1]_3\ : STD_LOGIC_VECTOR ( 11 downto 0 );
begin
\SRL_SIG[0][0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(0),
      I1 => \SRL_SIG_reg[0]_2\(0),
      I2 => Q(0),
      I3 => Q(1),
      O => D(0)
    );
\SRL_SIG[0][15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(11),
      I1 => \SRL_SIG_reg[0]_2\(15),
      I2 => Q(0),
      I3 => Q(1),
      O => D(10)
    );
\SRL_SIG[0][1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(1),
      I1 => \SRL_SIG_reg[0]_2\(1),
      I2 => Q(0),
      I3 => Q(1),
      O => D(1)
    );
\SRL_SIG[0][2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(2),
      I1 => \SRL_SIG_reg[0]_2\(2),
      I2 => Q(0),
      I3 => Q(1),
      O => D(2)
    );
\SRL_SIG[0][3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(3),
      I1 => \SRL_SIG_reg[0]_2\(3),
      I2 => Q(0),
      I3 => Q(1),
      O => D(3)
    );
\SRL_SIG[0][4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(4),
      I1 => \SRL_SIG_reg[0]_2\(4),
      I2 => Q(0),
      I3 => Q(1),
      O => D(4)
    );
\SRL_SIG[0][5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(5),
      I1 => \SRL_SIG_reg[0]_2\(5),
      I2 => Q(0),
      I3 => Q(1),
      O => D(5)
    );
\SRL_SIG[0][6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(6),
      I1 => \SRL_SIG_reg[0]_2\(6),
      I2 => Q(0),
      I3 => Q(1),
      O => D(6)
    );
\SRL_SIG[0][7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(7),
      I1 => \SRL_SIG_reg[0]_2\(7),
      I2 => Q(0),
      I3 => Q(1),
      O => D(7)
    );
\SRL_SIG[0][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(8),
      I1 => \SRL_SIG_reg[0]_2\(8),
      I2 => Q(0),
      I3 => Q(1),
      O => D(8)
    );
\SRL_SIG[0][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(9),
      I1 => \SRL_SIG_reg[0]_2\(9),
      I2 => Q(0),
      I3 => Q(1),
      O => D(9)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0][15]_0\(0),
      Q => \SRL_SIG_reg[0]_2\(0),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0][15]_0\(10),
      Q => \SRL_SIG_reg[0]_2\(15),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0][15]_0\(1),
      Q => \SRL_SIG_reg[0]_2\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0][15]_0\(2),
      Q => \SRL_SIG_reg[0]_2\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0][15]_0\(3),
      Q => \SRL_SIG_reg[0]_2\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0][15]_0\(4),
      Q => \SRL_SIG_reg[0]_2\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0][15]_0\(5),
      Q => \SRL_SIG_reg[0]_2\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0][15]_0\(6),
      Q => \SRL_SIG_reg[0]_2\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0][15]_0\(7),
      Q => \SRL_SIG_reg[0]_2\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0][15]_0\(8),
      Q => \SRL_SIG_reg[0]_2\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0][15]_0\(9),
      Q => \SRL_SIG_reg[0]_2\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_2\(0),
      Q => \SRL_SIG_reg[1]_3\(0),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_2\(15),
      Q => \SRL_SIG_reg[1]_3\(11),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_2\(1),
      Q => \SRL_SIG_reg[1]_3\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_2\(2),
      Q => \SRL_SIG_reg[1]_3\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_2\(3),
      Q => \SRL_SIG_reg[1]_3\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_2\(4),
      Q => \SRL_SIG_reg[1]_3\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_2\(5),
      Q => \SRL_SIG_reg[1]_3\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_2\(6),
      Q => \SRL_SIG_reg[1]_3\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_2\(7),
      Q => \SRL_SIG_reg[1]_3\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_2\(8),
      Q => \SRL_SIG_reg[1]_3\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_2\(9),
      Q => \SRL_SIG_reg[1]_3\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_shiftReg_31 is
  port (
    A : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \SRL_SIG_reg[1][13]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC;
    shiftReg_addr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_shiftReg_31 : entity is "edge_canny_detector_fifo_w16_d2_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_shiftReg_31;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_shiftReg_31 is
  signal \^a\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \SRL_SIG_reg[0]_8\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^srl_sig_reg[1][13]_0\ : STD_LOGIC;
  signal \SRL_SIG_reg[1]_9\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal gradx2_mat_data_dout : STD_LOGIC_VECTOR ( 9 downto 7 );
  signal p_reg_i_12_n_5 : STD_LOGIC;
  signal p_reg_i_14_n_5 : STD_LOGIC;
  signal p_reg_i_18_n_5 : STD_LOGIC;
  signal p_reg_i_19_n_5 : STD_LOGIC;
  signal p_reg_i_20_n_5 : STD_LOGIC;
  signal p_reg_i_21_n_5 : STD_LOGIC;
  signal p_reg_i_22_n_5 : STD_LOGIC;
  signal shiftReg_ce : STD_LOGIC;
begin
  A(10 downto 0) <= \^a\(10 downto 0);
  \SRL_SIG_reg[1][13]_0\ <= \^srl_sig_reg[1][13]_0\;
\SRL_SIG[0][15]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(0),
      Q => \SRL_SIG_reg[0]_8\(0),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(10),
      Q => \SRL_SIG_reg[0]_8\(15),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(1),
      Q => \SRL_SIG_reg[0]_8\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(2),
      Q => \SRL_SIG_reg[0]_8\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(3),
      Q => \SRL_SIG_reg[0]_8\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(4),
      Q => \SRL_SIG_reg[0]_8\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(5),
      Q => \SRL_SIG_reg[0]_8\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(6),
      Q => \SRL_SIG_reg[0]_8\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(7),
      Q => \SRL_SIG_reg[0]_8\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(8),
      Q => \SRL_SIG_reg[0]_8\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(9),
      Q => \SRL_SIG_reg[0]_8\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_8\(0),
      Q => \SRL_SIG_reg[1]_9\(0),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_8\(15),
      Q => \SRL_SIG_reg[1]_9\(13),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_8\(1),
      Q => \SRL_SIG_reg[1]_9\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_8\(2),
      Q => \SRL_SIG_reg[1]_9\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_8\(3),
      Q => \SRL_SIG_reg[1]_9\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_8\(4),
      Q => \SRL_SIG_reg[1]_9\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_8\(5),
      Q => \SRL_SIG_reg[1]_9\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_8\(6),
      Q => \SRL_SIG_reg[1]_9\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_8\(7),
      Q => \SRL_SIG_reg[1]_9\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_8\(8),
      Q => \SRL_SIG_reg[1]_9\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_8\(9),
      Q => \SRL_SIG_reg[1]_9\(9),
      R => '0'
    );
p_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000202000202"
    )
        port map (
      I0 => p_reg_i_12_n_5,
      I1 => gradx2_mat_data_dout(8),
      I2 => p_reg_i_14_n_5,
      I3 => shiftReg_addr,
      I4 => \SRL_SIG_reg[0]_8\(7),
      I5 => \SRL_SIG_reg[1]_9\(7),
      O => \^a\(10)
    );
p_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"775F77A0885F88A0"
    )
        port map (
      I0 => \^srl_sig_reg[1][13]_0\,
      I1 => \SRL_SIG_reg[1]_9\(0),
      I2 => \SRL_SIG_reg[0]_8\(0),
      I3 => shiftReg_addr,
      I4 => \SRL_SIG_reg[0]_8\(1),
      I5 => \SRL_SIG_reg[1]_9\(1),
      O => \^a\(1)
    );
p_reg_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_9\(0),
      I1 => \SRL_SIG_reg[0]_8\(0),
      I2 => Q(0),
      I3 => Q(1),
      O => \^a\(0)
    );
p_reg_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A0AA0C00ACAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_8\(15),
      I1 => \SRL_SIG_reg[1]_9\(13),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \SRL_SIG_reg[0]_8\(9),
      I5 => \SRL_SIG_reg[1]_9\(9),
      O => p_reg_i_12_n_5
    );
p_reg_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_9\(8),
      I1 => \SRL_SIG_reg[0]_8\(8),
      I2 => Q(0),
      I3 => Q(1),
      O => gradx2_mat_data_dout(8)
    );
p_reg_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFCFAFFFAFC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_9\(5),
      I1 => \SRL_SIG_reg[0]_8\(5),
      I2 => p_reg_i_19_n_5,
      I3 => shiftReg_addr,
      I4 => \SRL_SIG_reg[0]_8\(6),
      I5 => \SRL_SIG_reg[1]_9\(6),
      O => p_reg_i_14_n_5
    );
p_reg_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_9\(7),
      I1 => \SRL_SIG_reg[0]_8\(7),
      I2 => Q(0),
      I3 => Q(1),
      O => gradx2_mat_data_dout(7)
    );
p_reg_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_9\(9),
      I1 => \SRL_SIG_reg[0]_8\(9),
      I2 => Q(0),
      I3 => Q(1),
      O => gradx2_mat_data_dout(9)
    );
p_reg_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFCFAFFFAFC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_9\(4),
      I1 => \SRL_SIG_reg[0]_8\(4),
      I2 => p_reg_i_20_n_5,
      I3 => shiftReg_addr,
      I4 => \SRL_SIG_reg[0]_8\(5),
      I5 => \SRL_SIG_reg[1]_9\(5),
      O => p_reg_i_18_n_5
    );
p_reg_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFCFAFFFAFC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_9\(3),
      I1 => \SRL_SIG_reg[0]_8\(3),
      I2 => p_reg_i_21_n_5,
      I3 => shiftReg_addr,
      I4 => \SRL_SIG_reg[0]_8\(4),
      I5 => \SRL_SIG_reg[1]_9\(4),
      O => p_reg_i_19_n_5
    );
p_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5557AAA8"
    )
        port map (
      I0 => \^srl_sig_reg[1][13]_0\,
      I1 => gradx2_mat_data_dout(7),
      I2 => p_reg_i_14_n_5,
      I3 => gradx2_mat_data_dout(8),
      I4 => gradx2_mat_data_dout(9),
      O => \^a\(9)
    );
p_reg_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFCFAFFFAFC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_9\(2),
      I1 => \SRL_SIG_reg[0]_8\(2),
      I2 => p_reg_i_22_n_5,
      I3 => shiftReg_addr,
      I4 => \SRL_SIG_reg[0]_8\(3),
      I5 => \SRL_SIG_reg[1]_9\(3),
      O => p_reg_i_20_n_5
    );
p_reg_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFCFAFFFAFC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_9\(1),
      I1 => \SRL_SIG_reg[0]_8\(1),
      I2 => \^a\(0),
      I3 => shiftReg_addr,
      I4 => \SRL_SIG_reg[0]_8\(2),
      I5 => \SRL_SIG_reg[1]_9\(2),
      O => p_reg_i_21_n_5
    );
p_reg_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAFAAFCFFACAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_8\(0),
      I1 => \SRL_SIG_reg[1]_9\(0),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \SRL_SIG_reg[0]_8\(1),
      I5 => \SRL_SIG_reg[1]_9\(1),
      O => p_reg_i_22_n_5
    );
p_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55577577AAA88A88"
    )
        port map (
      I0 => \^srl_sig_reg[1][13]_0\,
      I1 => p_reg_i_14_n_5,
      I2 => shiftReg_addr,
      I3 => \SRL_SIG_reg[0]_8\(7),
      I4 => \SRL_SIG_reg[1]_9\(7),
      I5 => gradx2_mat_data_dout(8),
      O => \^a\(8)
    );
p_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F3F5FC0A03FA0C0"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_9\(13),
      I1 => \SRL_SIG_reg[0]_8\(15),
      I2 => p_reg_i_14_n_5,
      I3 => shiftReg_addr,
      I4 => \SRL_SIG_reg[0]_8\(7),
      I5 => \SRL_SIG_reg[1]_9\(7),
      O => \^a\(7)
    );
p_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F3F5FC0A03FA0C0"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_9\(13),
      I1 => \SRL_SIG_reg[0]_8\(15),
      I2 => p_reg_i_18_n_5,
      I3 => shiftReg_addr,
      I4 => \SRL_SIG_reg[0]_8\(6),
      I5 => \SRL_SIG_reg[1]_9\(6),
      O => \^a\(6)
    );
p_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F3F5FC0A03FA0C0"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_9\(13),
      I1 => \SRL_SIG_reg[0]_8\(15),
      I2 => p_reg_i_19_n_5,
      I3 => shiftReg_addr,
      I4 => \SRL_SIG_reg[0]_8\(5),
      I5 => \SRL_SIG_reg[1]_9\(5),
      O => \^a\(5)
    );
p_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F3F5FC0A03FA0C0"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_9\(13),
      I1 => \SRL_SIG_reg[0]_8\(15),
      I2 => p_reg_i_20_n_5,
      I3 => shiftReg_addr,
      I4 => \SRL_SIG_reg[0]_8\(4),
      I5 => \SRL_SIG_reg[1]_9\(4),
      O => \^a\(4)
    );
p_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F3F5FC0A03FA0C0"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_9\(13),
      I1 => \SRL_SIG_reg[0]_8\(15),
      I2 => p_reg_i_21_n_5,
      I3 => shiftReg_addr,
      I4 => \SRL_SIG_reg[0]_8\(3),
      I5 => \SRL_SIG_reg[1]_9\(3),
      O => \^a\(3)
    );
p_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F3F5FC0A03FA0C0"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_9\(13),
      I1 => \SRL_SIG_reg[0]_8\(15),
      I2 => p_reg_i_22_n_5,
      I3 => shiftReg_addr,
      I4 => \SRL_SIG_reg[0]_8\(2),
      I5 => \SRL_SIG_reg[1]_9\(2),
      O => \^a\(2)
    );
\tmp_V_reg_319[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_9\(13),
      I1 => \SRL_SIG_reg[0]_8\(15),
      I2 => Q(0),
      I3 => Q(1),
      O => \^srl_sig_reg[1][13]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_shiftReg_32 is
  port (
    A : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    if_din : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC;
    shiftReg_addr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_shiftReg_32 : entity is "edge_canny_detector_fifo_w16_d2_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_shiftReg_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_shiftReg_32 is
  signal \^a\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \SRL_SIG_reg[0]_6\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[1]_7\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal gradx1_mat_data_dout : STD_LOGIC_VECTOR ( 15 downto 7 );
  signal p_reg_reg_i_12_n_5 : STD_LOGIC;
  signal p_reg_reg_i_14_n_5 : STD_LOGIC;
  signal p_reg_reg_i_19_n_5 : STD_LOGIC;
  signal p_reg_reg_i_20_n_5 : STD_LOGIC;
  signal p_reg_reg_i_21_n_5 : STD_LOGIC;
  signal p_reg_reg_i_22_n_5 : STD_LOGIC;
  signal p_reg_reg_i_23_n_5 : STD_LOGIC;
  signal shiftReg_ce : STD_LOGIC;
begin
  A(10 downto 0) <= \^a\(10 downto 0);
\SRL_SIG[0][15]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(0),
      Q => \SRL_SIG_reg[0]_6\(0),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(10),
      Q => \SRL_SIG_reg[0]_6\(15),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_6\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_6\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_6\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_6\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_6\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_6\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_6\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(8),
      Q => \SRL_SIG_reg[0]_6\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(9),
      Q => \SRL_SIG_reg[0]_6\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_6\(0),
      Q => \SRL_SIG_reg[1]_7\(0),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_6\(15),
      Q => \SRL_SIG_reg[1]_7\(13),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_6\(1),
      Q => \SRL_SIG_reg[1]_7\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_6\(2),
      Q => \SRL_SIG_reg[1]_7\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_6\(3),
      Q => \SRL_SIG_reg[1]_7\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_6\(4),
      Q => \SRL_SIG_reg[1]_7\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_6\(5),
      Q => \SRL_SIG_reg[1]_7\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_6\(6),
      Q => \SRL_SIG_reg[1]_7\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_6\(7),
      Q => \SRL_SIG_reg[1]_7\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_6\(8),
      Q => \SRL_SIG_reg[1]_7\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_6\(9),
      Q => \SRL_SIG_reg[1]_7\(9),
      R => '0'
    );
p_reg_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"775F77A0885F88A0"
    )
        port map (
      I0 => gradx1_mat_data_dout(15),
      I1 => \SRL_SIG_reg[1]_7\(0),
      I2 => \SRL_SIG_reg[0]_6\(0),
      I3 => shiftReg_addr,
      I4 => \SRL_SIG_reg[0]_6\(1),
      I5 => \SRL_SIG_reg[1]_7\(1),
      O => \^a\(1)
    );
\p_reg_reg_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_7\(0),
      I1 => \SRL_SIG_reg[0]_6\(0),
      I2 => Q(0),
      I3 => Q(1),
      O => \^a\(0)
    );
p_reg_reg_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A0AA0C00ACAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_6\(15),
      I1 => \SRL_SIG_reg[1]_7\(13),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \SRL_SIG_reg[0]_6\(9),
      I5 => \SRL_SIG_reg[1]_7\(9),
      O => p_reg_reg_i_12_n_5
    );
\p_reg_reg_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_7\(8),
      I1 => \SRL_SIG_reg[0]_6\(8),
      I2 => Q(0),
      I3 => Q(1),
      O => gradx1_mat_data_dout(8)
    );
p_reg_reg_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFCFAFFFAFC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_7\(5),
      I1 => \SRL_SIG_reg[0]_6\(5),
      I2 => p_reg_reg_i_20_n_5,
      I3 => shiftReg_addr,
      I4 => \SRL_SIG_reg[0]_6\(6),
      I5 => \SRL_SIG_reg[1]_7\(6),
      O => p_reg_reg_i_14_n_5
    );
p_reg_reg_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_7\(13),
      I1 => \SRL_SIG_reg[0]_6\(15),
      I2 => Q(0),
      I3 => Q(1),
      O => gradx1_mat_data_dout(15)
    );
p_reg_reg_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_7\(7),
      I1 => \SRL_SIG_reg[0]_6\(7),
      I2 => Q(0),
      I3 => Q(1),
      O => gradx1_mat_data_dout(7)
    );
p_reg_reg_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_7\(9),
      I1 => \SRL_SIG_reg[0]_6\(9),
      I2 => Q(0),
      I3 => Q(1),
      O => gradx1_mat_data_dout(9)
    );
p_reg_reg_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFCFAFFFAFC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_7\(4),
      I1 => \SRL_SIG_reg[0]_6\(4),
      I2 => p_reg_reg_i_21_n_5,
      I3 => shiftReg_addr,
      I4 => \SRL_SIG_reg[0]_6\(5),
      I5 => \SRL_SIG_reg[1]_7\(5),
      O => p_reg_reg_i_19_n_5
    );
\p_reg_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000202000202"
    )
        port map (
      I0 => p_reg_reg_i_12_n_5,
      I1 => gradx1_mat_data_dout(8),
      I2 => p_reg_reg_i_14_n_5,
      I3 => shiftReg_addr,
      I4 => \SRL_SIG_reg[0]_6\(7),
      I5 => \SRL_SIG_reg[1]_7\(7),
      O => \^a\(10)
    );
p_reg_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5557AAA8"
    )
        port map (
      I0 => gradx1_mat_data_dout(15),
      I1 => gradx1_mat_data_dout(7),
      I2 => p_reg_reg_i_14_n_5,
      I3 => gradx1_mat_data_dout(8),
      I4 => gradx1_mat_data_dout(9),
      O => \^a\(9)
    );
p_reg_reg_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFCFAFFFAFC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_7\(3),
      I1 => \SRL_SIG_reg[0]_6\(3),
      I2 => p_reg_reg_i_22_n_5,
      I3 => shiftReg_addr,
      I4 => \SRL_SIG_reg[0]_6\(4),
      I5 => \SRL_SIG_reg[1]_7\(4),
      O => p_reg_reg_i_20_n_5
    );
p_reg_reg_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFCFAFFFAFC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_7\(2),
      I1 => \SRL_SIG_reg[0]_6\(2),
      I2 => p_reg_reg_i_23_n_5,
      I3 => shiftReg_addr,
      I4 => \SRL_SIG_reg[0]_6\(3),
      I5 => \SRL_SIG_reg[1]_7\(3),
      O => p_reg_reg_i_21_n_5
    );
p_reg_reg_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFCFAFFFAFC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_7\(1),
      I1 => \SRL_SIG_reg[0]_6\(1),
      I2 => \^a\(0),
      I3 => shiftReg_addr,
      I4 => \SRL_SIG_reg[0]_6\(2),
      I5 => \SRL_SIG_reg[1]_7\(2),
      O => p_reg_reg_i_22_n_5
    );
p_reg_reg_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAFAAFCFFACAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_6\(0),
      I1 => \SRL_SIG_reg[1]_7\(0),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \SRL_SIG_reg[0]_6\(1),
      I5 => \SRL_SIG_reg[1]_7\(1),
      O => p_reg_reg_i_23_n_5
    );
p_reg_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55577577AAA88A88"
    )
        port map (
      I0 => gradx1_mat_data_dout(15),
      I1 => p_reg_reg_i_14_n_5,
      I2 => shiftReg_addr,
      I3 => \SRL_SIG_reg[0]_6\(7),
      I4 => \SRL_SIG_reg[1]_7\(7),
      I5 => gradx1_mat_data_dout(8),
      O => \^a\(8)
    );
p_reg_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F3F5FC0A03FA0C0"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_7\(13),
      I1 => \SRL_SIG_reg[0]_6\(15),
      I2 => p_reg_reg_i_14_n_5,
      I3 => shiftReg_addr,
      I4 => \SRL_SIG_reg[0]_6\(7),
      I5 => \SRL_SIG_reg[1]_7\(7),
      O => \^a\(7)
    );
p_reg_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F3F5FC0A03FA0C0"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_7\(13),
      I1 => \SRL_SIG_reg[0]_6\(15),
      I2 => p_reg_reg_i_19_n_5,
      I3 => shiftReg_addr,
      I4 => \SRL_SIG_reg[0]_6\(6),
      I5 => \SRL_SIG_reg[1]_7\(6),
      O => \^a\(6)
    );
p_reg_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F3F5FC0A03FA0C0"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_7\(13),
      I1 => \SRL_SIG_reg[0]_6\(15),
      I2 => p_reg_reg_i_20_n_5,
      I3 => shiftReg_addr,
      I4 => \SRL_SIG_reg[0]_6\(5),
      I5 => \SRL_SIG_reg[1]_7\(5),
      O => \^a\(5)
    );
p_reg_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F3F5FC0A03FA0C0"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_7\(13),
      I1 => \SRL_SIG_reg[0]_6\(15),
      I2 => p_reg_reg_i_21_n_5,
      I3 => shiftReg_addr,
      I4 => \SRL_SIG_reg[0]_6\(4),
      I5 => \SRL_SIG_reg[1]_7\(4),
      O => \^a\(4)
    );
p_reg_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F3F5FC0A03FA0C0"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_7\(13),
      I1 => \SRL_SIG_reg[0]_6\(15),
      I2 => p_reg_reg_i_22_n_5,
      I3 => shiftReg_addr,
      I4 => \SRL_SIG_reg[0]_6\(3),
      I5 => \SRL_SIG_reg[1]_7\(3),
      O => \^a\(3)
    );
p_reg_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F3F5FC0A03FA0C0"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_7\(13),
      I1 => \SRL_SIG_reg[0]_6\(15),
      I2 => p_reg_reg_i_23_n_5,
      I3 => shiftReg_addr,
      I4 => \SRL_SIG_reg[0]_6\(2),
      I5 => \SRL_SIG_reg[1]_7\(2),
      O => \^a\(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d5760_A is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    magnitude_mat_data_full_n : out STD_LOGIC;
    dout_valid_reg_0 : out STD_LOGIC;
    magnitude_mat_data_empty_n : out STD_LOGIC;
    \dout_buf_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \q_tmp_reg[15]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    push : in STD_LOGIC;
    phase_mat_data_empty_n : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_reg_bram_1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_reg_bram_3_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_phase_mat_49_read : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d5760_A;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d5760_A is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \dout_buf[0]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[10]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[11]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[12]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[13]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[14]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[15]_i_2_n_5\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[7]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[8]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[9]_i_1_n_5\ : STD_LOGIC;
  signal dout_valid_i_1_n_5 : STD_LOGIC;
  signal empty_n : STD_LOGIC;
  signal empty_n_i_1_n_5 : STD_LOGIC;
  signal empty_n_i_2_n_5 : STD_LOGIC;
  signal empty_n_i_3_n_5 : STD_LOGIC;
  signal empty_n_i_4_n_5 : STD_LOGIC;
  signal full_n_i_1_n_5 : STD_LOGIC;
  signal full_n_i_3_n_5 : STD_LOGIC;
  signal full_n_i_4_n_5 : STD_LOGIC;
  signal \^magnitude_mat_data_empty_n\ : STD_LOGIC;
  signal \^magnitude_mat_data_full_n\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_19__2_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_1__3_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_20__0_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_21__0_n_5\ : STD_LOGIC;
  signal mem_reg_bram_0_i_22_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_23_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_24_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_25_n_5 : STD_LOGIC;
  signal \mem_reg_bram_0_i_29__0_n_5\ : STD_LOGIC;
  signal mem_reg_bram_0_i_2_n_5 : STD_LOGIC;
  signal \mem_reg_bram_0_i_30__0_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_7__4_n_5\ : STD_LOGIC;
  signal mem_reg_bram_0_n_144 : STD_LOGIC;
  signal mem_reg_bram_0_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_n_6 : STD_LOGIC;
  signal mem_reg_bram_0_n_65 : STD_LOGIC;
  signal mem_reg_bram_0_n_66 : STD_LOGIC;
  signal mem_reg_bram_0_n_67 : STD_LOGIC;
  signal mem_reg_bram_0_n_68 : STD_LOGIC;
  signal mem_reg_bram_0_n_69 : STD_LOGIC;
  signal mem_reg_bram_0_n_70 : STD_LOGIC;
  signal mem_reg_bram_0_n_71 : STD_LOGIC;
  signal mem_reg_bram_0_n_72 : STD_LOGIC;
  signal mem_reg_bram_1_i_1_n_5 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal q_tmp : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal raddr : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal rnext : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal show_ahead : STD_LOGIC;
  signal show_ahead0 : STD_LOGIC;
  signal \usedw[0]_i_1_n_5\ : STD_LOGIC;
  signal \usedw[12]_i_1_n_5\ : STD_LOGIC;
  signal \usedw[12]_i_3_n_5\ : STD_LOGIC;
  signal \usedw[12]_i_4_n_5\ : STD_LOGIC;
  signal \usedw[12]_i_5_n_5\ : STD_LOGIC;
  signal \usedw[12]_i_6_n_5\ : STD_LOGIC;
  signal \usedw[8]_i_10__0_n_5\ : STD_LOGIC;
  signal \usedw[8]_i_2_n_5\ : STD_LOGIC;
  signal \usedw[8]_i_3_n_5\ : STD_LOGIC;
  signal \usedw[8]_i_4_n_5\ : STD_LOGIC;
  signal \usedw[8]_i_5_n_5\ : STD_LOGIC;
  signal \usedw[8]_i_6_n_5\ : STD_LOGIC;
  signal \usedw[8]_i_7_n_5\ : STD_LOGIC;
  signal \usedw[8]_i_8_n_5\ : STD_LOGIC;
  signal \usedw[8]_i_9_n_5\ : STD_LOGIC;
  signal usedw_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \usedw_reg[12]_i_2_n_10\ : STD_LOGIC;
  signal \usedw_reg[12]_i_2_n_11\ : STD_LOGIC;
  signal \usedw_reg[12]_i_2_n_12\ : STD_LOGIC;
  signal \usedw_reg[12]_i_2_n_17\ : STD_LOGIC;
  signal \usedw_reg[12]_i_2_n_18\ : STD_LOGIC;
  signal \usedw_reg[12]_i_2_n_19\ : STD_LOGIC;
  signal \usedw_reg[12]_i_2_n_20\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1_n_16\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1_n_17\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1_n_18\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1_n_19\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1_n_20\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal waddr : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \waddr[0]_i_1__3_n_5\ : STD_LOGIC;
  signal \waddr[10]_i_1_n_5\ : STD_LOGIC;
  signal \waddr[10]_i_2_n_5\ : STD_LOGIC;
  signal \waddr[11]_i_1_n_5\ : STD_LOGIC;
  signal \waddr[12]_i_2_n_5\ : STD_LOGIC;
  signal \waddr[12]_i_3_n_5\ : STD_LOGIC;
  signal \waddr[12]_i_4_n_5\ : STD_LOGIC;
  signal \waddr[12]_i_5_n_5\ : STD_LOGIC;
  signal \waddr[12]_i_6_n_5\ : STD_LOGIC;
  signal \waddr[1]_i_1_n_5\ : STD_LOGIC;
  signal \waddr[2]_i_1_n_5\ : STD_LOGIC;
  signal \waddr[3]_i_1_n_5\ : STD_LOGIC;
  signal \waddr[4]_i_1_n_5\ : STD_LOGIC;
  signal \waddr[5]_i_1_n_5\ : STD_LOGIC;
  signal \waddr[5]_i_2_n_5\ : STD_LOGIC;
  signal \waddr[6]_i_1_n_5\ : STD_LOGIC;
  signal \waddr[7]_i_1_n_5\ : STD_LOGIC;
  signal \waddr[8]_i_1_n_5\ : STD_LOGIC;
  signal \waddr[9]_i_1_n_5\ : STD_LOGIC;
  signal \waddr[9]_i_2_n_5\ : STD_LOGIC;
  signal xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_magnitude_mat_48_din : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_mem_reg_bram_1_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_bram_1_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_bram_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_bram_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_mem_reg_bram_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_bram_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_mem_reg_bram_2_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_bram_2_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_bram_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_bram_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_bram_2_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_bram_2_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_bram_2_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_bram_2_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_bram_2_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_bram_2_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal NLW_mem_reg_bram_2_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_bram_2_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_bram_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_bram_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_mem_reg_bram_3_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_bram_3_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_bram_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_bram_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_bram_3_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_bram_3_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_bram_3_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_bram_3_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_bram_3_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_bram_3_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal NLW_mem_reg_bram_3_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_bram_3_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_bram_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_bram_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_usedw_reg[12]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_usedw_reg[12]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_buf[0]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \dout_buf[10]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \dout_buf[11]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \dout_buf[12]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \dout_buf[13]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \dout_buf[14]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \dout_buf[15]_i_2\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \dout_buf[1]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \dout_buf[2]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \dout_buf[3]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \dout_buf[4]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \dout_buf[5]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \dout_buf[6]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \dout_buf[7]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \dout_buf[8]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \dout_buf[9]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of dout_valid_i_1 : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of empty_n_i_1 : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of full_n_i_2 : label is "soft_lutpair159";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg_bram_0 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg_bram_0 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_bram_0 : label is "";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of mem_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_bram_0 : label is 92144;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_bram_0 : label is "mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_bram_0 : label is "RAM_SDP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg_bram_0 : label is 4095;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg_bram_0 : label is 8;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_bram_0 : label is 4095;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_bram_0 : label is 8;
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_12__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of mem_reg_bram_0_i_13 : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of mem_reg_bram_0_i_16 : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of mem_reg_bram_0_i_17 : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_1__3\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of mem_reg_bram_0_i_25 : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of mem_reg_bram_0_i_6 : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_7__4\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of mem_reg_bram_0_i_8 : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of mem_reg_bram_0_i_9 : label is "soft_lutpair162";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg_bram_1 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg_bram_1 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_bram_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of mem_reg_bram_1 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of mem_reg_bram_1 : label is 92144;
  attribute RTL_RAM_NAME of mem_reg_bram_1 : label is "mem";
  attribute RTL_RAM_TYPE of mem_reg_bram_1 : label is "RAM_SDP";
  attribute bram_addr_begin of mem_reg_bram_1 : label is 4096;
  attribute bram_addr_end of mem_reg_bram_1 : label is 8191;
  attribute bram_slice_begin of mem_reg_bram_1 : label is 0;
  attribute bram_slice_end of mem_reg_bram_1 : label is 8;
  attribute ram_addr_begin of mem_reg_bram_1 : label is 4096;
  attribute ram_addr_end of mem_reg_bram_1 : label is 8191;
  attribute ram_offset of mem_reg_bram_1 : label is 0;
  attribute ram_slice_begin of mem_reg_bram_1 : label is 0;
  attribute ram_slice_end of mem_reg_bram_1 : label is 8;
  attribute SOFT_HLUTNM of mem_reg_bram_1_i_1 : label is "soft_lutpair176";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg_bram_2 : label is "p0_d4";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg_bram_2 : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_bram_2 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of mem_reg_bram_2 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of mem_reg_bram_2 : label is 92144;
  attribute RTL_RAM_NAME of mem_reg_bram_2 : label is "mem";
  attribute RTL_RAM_TYPE of mem_reg_bram_2 : label is "RAM_SDP";
  attribute bram_addr_begin of mem_reg_bram_2 : label is 0;
  attribute bram_addr_end of mem_reg_bram_2 : label is 8191;
  attribute bram_slice_begin of mem_reg_bram_2 : label is 9;
  attribute bram_slice_end of mem_reg_bram_2 : label is 12;
  attribute ram_addr_begin of mem_reg_bram_2 : label is 0;
  attribute ram_addr_end of mem_reg_bram_2 : label is 8191;
  attribute ram_offset of mem_reg_bram_2 : label is 0;
  attribute ram_slice_begin of mem_reg_bram_2 : label is 9;
  attribute ram_slice_end of mem_reg_bram_2 : label is 12;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg_bram_3 : label is "p0_d3";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg_bram_3 : label is "p0_d3";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_bram_3 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of mem_reg_bram_3 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of mem_reg_bram_3 : label is 92144;
  attribute RTL_RAM_NAME of mem_reg_bram_3 : label is "mem";
  attribute RTL_RAM_TYPE of mem_reg_bram_3 : label is "RAM_SDP";
  attribute bram_addr_begin of mem_reg_bram_3 : label is 0;
  attribute bram_addr_end of mem_reg_bram_3 : label is 8191;
  attribute bram_slice_begin of mem_reg_bram_3 : label is 13;
  attribute bram_slice_end of mem_reg_bram_3 : label is 15;
  attribute ram_addr_begin of mem_reg_bram_3 : label is 0;
  attribute ram_addr_end of mem_reg_bram_3 : label is 8191;
  attribute ram_offset of mem_reg_bram_3 : label is 0;
  attribute ram_slice_begin of mem_reg_bram_3 : label is 13;
  attribute ram_slice_end of mem_reg_bram_3 : label is 15;
  attribute SOFT_HLUTNM of show_ahead_i_1 : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \usedw[0]_i_1\ : label is "soft_lutpair159";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \usedw_reg[12]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[12]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \usedw_reg[8]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \waddr[0]_i_1__3\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \waddr[10]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \waddr[11]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \waddr[12]_i_2\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \waddr[1]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \waddr[2]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \waddr[3]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \waddr[6]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \waddr[7]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \waddr[8]_i_1\ : label is "soft_lutpair160";
begin
  Q(0) <= \^q\(0);
  SR(0) <= \^sr\(0);
  magnitude_mat_data_empty_n <= \^magnitude_mat_data_empty_n\;
  magnitude_mat_data_full_n <= \^magnitude_mat_data_full_n\;
\B_V_data_1_state[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^sr\(0)
    );
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(0),
      I1 => q_buf(0),
      I2 => show_ahead,
      O => \dout_buf[0]_i_1_n_5\
    );
\dout_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(10),
      I1 => q_buf(10),
      I2 => show_ahead,
      O => \dout_buf[10]_i_1_n_5\
    );
\dout_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(11),
      I1 => q_buf(11),
      I2 => show_ahead,
      O => \dout_buf[11]_i_1_n_5\
    );
\dout_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(12),
      I1 => q_buf(12),
      I2 => show_ahead,
      O => \dout_buf[12]_i_1_n_5\
    );
\dout_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(13),
      I1 => q_buf(13),
      I2 => show_ahead,
      O => \dout_buf[13]_i_1_n_5\
    );
\dout_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(14),
      I1 => q_buf(14),
      I2 => show_ahead,
      O => \dout_buf[14]_i_1_n_5\
    );
\dout_buf[15]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mem_reg_bram_0_i_25_n_5,
      O => pop
    );
\dout_buf[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(15),
      I1 => q_buf(15),
      I2 => show_ahead,
      O => \dout_buf[15]_i_2_n_5\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(1),
      I1 => q_buf(1),
      I2 => show_ahead,
      O => \dout_buf[1]_i_1_n_5\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(2),
      I1 => q_buf(2),
      I2 => show_ahead,
      O => \dout_buf[2]_i_1_n_5\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(3),
      I1 => q_buf(3),
      I2 => show_ahead,
      O => \dout_buf[3]_i_1_n_5\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(4),
      I1 => q_buf(4),
      I2 => show_ahead,
      O => \dout_buf[4]_i_1_n_5\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(5),
      I1 => q_buf(5),
      I2 => show_ahead,
      O => \dout_buf[5]_i_1_n_5\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(6),
      I1 => q_buf(6),
      I2 => show_ahead,
      O => \dout_buf[6]_i_1_n_5\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(7),
      I1 => q_buf(7),
      I2 => show_ahead,
      O => \dout_buf[7]_i_1_n_5\
    );
\dout_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(8),
      I1 => q_buf(8),
      I2 => show_ahead,
      O => \dout_buf[8]_i_1_n_5\
    );
\dout_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(9),
      I1 => q_buf(9),
      I2 => show_ahead,
      O => \dout_buf[9]_i_1_n_5\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[0]_i_1_n_5\,
      Q => \dout_buf_reg[15]_0\(0),
      R => \^sr\(0)
    );
\dout_buf_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[10]_i_1_n_5\,
      Q => \dout_buf_reg[15]_0\(10),
      R => \^sr\(0)
    );
\dout_buf_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[11]_i_1_n_5\,
      Q => \dout_buf_reg[15]_0\(11),
      R => \^sr\(0)
    );
\dout_buf_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[12]_i_1_n_5\,
      Q => \dout_buf_reg[15]_0\(12),
      R => \^sr\(0)
    );
\dout_buf_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[13]_i_1_n_5\,
      Q => \dout_buf_reg[15]_0\(13),
      R => \^sr\(0)
    );
\dout_buf_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[14]_i_1_n_5\,
      Q => \dout_buf_reg[15]_0\(14),
      R => \^sr\(0)
    );
\dout_buf_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[15]_i_2_n_5\,
      Q => \dout_buf_reg[15]_0\(15),
      R => \^sr\(0)
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[1]_i_1_n_5\,
      Q => \dout_buf_reg[15]_0\(1),
      R => \^sr\(0)
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[2]_i_1_n_5\,
      Q => \dout_buf_reg[15]_0\(2),
      R => \^sr\(0)
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[3]_i_1_n_5\,
      Q => \dout_buf_reg[15]_0\(3),
      R => \^sr\(0)
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[4]_i_1_n_5\,
      Q => \dout_buf_reg[15]_0\(4),
      R => \^sr\(0)
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[5]_i_1_n_5\,
      Q => \dout_buf_reg[15]_0\(5),
      R => \^sr\(0)
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[6]_i_1_n_5\,
      Q => \dout_buf_reg[15]_0\(6),
      R => \^sr\(0)
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[7]_i_1_n_5\,
      Q => \dout_buf_reg[15]_0\(7),
      R => \^sr\(0)
    );
\dout_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[8]_i_1_n_5\,
      Q => \dout_buf_reg[15]_0\(8),
      R => \^sr\(0)
    );
\dout_buf_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[9]_i_1_n_5\,
      Q => \dout_buf_reg[15]_0\(9),
      R => \^sr\(0)
    );
dout_valid_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => empty_n,
      I1 => \^magnitude_mat_data_empty_n\,
      I2 => xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_phase_mat_49_read,
      O => dout_valid_i_1_n_5
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => dout_valid_i_1_n_5,
      Q => \^magnitude_mat_data_empty_n\,
      R => \^sr\(0)
    );
empty_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7F007"
    )
        port map (
      I0 => empty_n_i_2_n_5,
      I1 => usedw_reg(0),
      I2 => push,
      I3 => mem_reg_bram_0_i_25_n_5,
      I4 => empty_n,
      O => empty_n_i_1_n_5
    );
empty_n_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => usedw_reg(5),
      I1 => usedw_reg(4),
      I2 => usedw_reg(9),
      I3 => usedw_reg(1),
      I4 => empty_n_i_3_n_5,
      I5 => empty_n_i_4_n_5,
      O => empty_n_i_2_n_5
    );
empty_n_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => usedw_reg(7),
      I1 => usedw_reg(8),
      I2 => usedw_reg(6),
      I3 => usedw_reg(12),
      O => empty_n_i_3_n_5
    );
empty_n_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => usedw_reg(2),
      I1 => usedw_reg(11),
      I2 => usedw_reg(3),
      I3 => usedw_reg(10),
      O => empty_n_i_4_n_5
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_5,
      Q => empty_n,
      R => \^sr\(0)
    );
full_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFD55F"
    )
        port map (
      I0 => ap_rst_n,
      I1 => p_1_in,
      I2 => mem_reg_bram_0_i_25_n_5,
      I3 => push,
      I4 => \^magnitude_mat_data_full_n\,
      O => full_n_i_1_n_5
    );
full_n_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => full_n_i_3_n_5,
      I1 => full_n_i_4_n_5,
      I2 => usedw_reg(0),
      I3 => usedw_reg(3),
      I4 => usedw_reg(12),
      O => p_1_in
    );
full_n_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFFFFFFFFFF"
    )
        port map (
      I0 => usedw_reg(7),
      I1 => usedw_reg(8),
      I2 => usedw_reg(9),
      I3 => usedw_reg(1),
      I4 => usedw_reg(11),
      I5 => usedw_reg(5),
      O => full_n_i_3_n_5
    );
full_n_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => usedw_reg(2),
      I1 => usedw_reg(6),
      I2 => usedw_reg(4),
      I3 => usedw_reg(10),
      O => full_n_i_4_n_5
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_5,
      Q => \^magnitude_mat_data_full_n\,
      R => '0'
    );
mem_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "FIRST",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => waddr(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(14 downto 11) => rnext(11 downto 8),
      ADDRBWRADDR(10) => \mem_reg_bram_0_i_7__4_n_5\,
      ADDRBWRADDR(9 downto 3) => rnext(6 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 8) => NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 8),
      CASDOUTB(7) => mem_reg_bram_0_n_65,
      CASDOUTB(6) => mem_reg_bram_0_n_66,
      CASDOUTB(5) => mem_reg_bram_0_n_67,
      CASDOUTB(4) => mem_reg_bram_0_n_68,
      CASDOUTB(3) => mem_reg_bram_0_n_69,
      CASDOUTB(2) => mem_reg_bram_0_n_70,
      CASDOUTB(1) => mem_reg_bram_0_n_71,
      CASDOUTB(0) => mem_reg_bram_0_n_72,
      CASDOUTPA(3 downto 0) => NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 1) => NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 1),
      CASDOUTPB(0) => mem_reg_bram_0_n_144,
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => mem_reg_bram_0_n_5,
      CASOUTSBITERR => mem_reg_bram_0_n_6,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_mem_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 2) => \q_tmp_reg[15]_0\(5 downto 0),
      DINADIN(1 downto 0) => xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_magnitude_mat_48_din(1 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000011111111",
      DINPADINP(3 downto 1) => B"000",
      DINPADINP(0) => \q_tmp_reg[15]_0\(6),
      DINPBDINP(3 downto 0) => B"0001",
      DOUTADOUT(31 downto 0) => NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 0) => NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \mem_reg_bram_0_i_1__3_n_5\,
      ENBWREN => mem_reg_bram_0_i_2_n_5,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
mem_reg_bram_0_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D2"
    )
        port map (
      I0 => raddr(3),
      I1 => mem_reg_bram_0_i_24_n_5,
      I2 => raddr(4),
      I3 => \mem_reg_bram_0_i_21__0_n_5\,
      O => rnext(4)
    );
mem_reg_bram_0_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BFFF4000"
    )
        port map (
      I0 => mem_reg_bram_0_i_25_n_5,
      I1 => raddr(2),
      I2 => raddr(0),
      I3 => raddr(1),
      I4 => raddr(3),
      I5 => \mem_reg_bram_0_i_21__0_n_5\,
      O => rnext(3)
    );
\mem_reg_bram_0_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AA6A"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(0),
      I2 => raddr(1),
      I3 => mem_reg_bram_0_i_25_n_5,
      I4 => \mem_reg_bram_0_i_21__0_n_5\,
      O => rnext(2)
    );
mem_reg_bram_0_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D2"
    )
        port map (
      I0 => raddr(0),
      I1 => mem_reg_bram_0_i_25_n_5,
      I2 => raddr(1),
      I3 => \mem_reg_bram_0_i_21__0_n_5\,
      O => rnext(1)
    );
mem_reg_bram_0_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => mem_reg_bram_0_i_25_n_5,
      I1 => raddr(0),
      I2 => \mem_reg_bram_0_i_21__0_n_5\,
      O => rnext(0)
    );
mem_reg_bram_0_i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mem_reg_bram_0_0(0),
      O => xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_magnitude_mat_48_din(1)
    );
mem_reg_bram_0_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => O(0),
      I1 => mem_reg_bram_0_0(0),
      I2 => mem_reg_bram_0_1(0),
      O => xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_magnitude_mat_48_din(0)
    );
\mem_reg_bram_0_i_19__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => raddr(6),
      I1 => raddr(4),
      I2 => mem_reg_bram_0_i_24_n_5,
      I3 => raddr(3),
      I4 => raddr(5),
      I5 => raddr(7),
      O => \mem_reg_bram_0_i_19__2_n_5\
    );
\mem_reg_bram_0_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^magnitude_mat_data_full_n\,
      I1 => \^q\(0),
      O => \mem_reg_bram_0_i_1__3_n_5\
    );
mem_reg_bram_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2000DFFF"
    )
        port map (
      I0 => raddr(11),
      I1 => \mem_reg_bram_0_i_19__2_n_5\,
      I2 => raddr(8),
      I3 => \mem_reg_bram_0_i_20__0_n_5\,
      I4 => raddr(12),
      I5 => \mem_reg_bram_0_i_21__0_n_5\,
      O => mem_reg_bram_0_i_2_n_5
    );
\mem_reg_bram_0_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => raddr(9),
      I1 => raddr(10),
      O => \mem_reg_bram_0_i_20__0_n_5\
    );
\mem_reg_bram_0_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \mem_reg_bram_0_i_29__0_n_5\,
      I1 => raddr(2),
      I2 => raddr(6),
      I3 => raddr(12),
      I4 => \mem_reg_bram_0_i_30__0_n_5\,
      I5 => mem_reg_bram_0_i_25_n_5,
      O => \mem_reg_bram_0_i_21__0_n_5\
    );
mem_reg_bram_0_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => raddr(5),
      I1 => raddr(3),
      I2 => mem_reg_bram_0_i_24_n_5,
      I3 => raddr(4),
      I4 => raddr(6),
      O => mem_reg_bram_0_i_22_n_5
    );
mem_reg_bram_0_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => raddr(3),
      I1 => mem_reg_bram_0_i_25_n_5,
      I2 => raddr(2),
      I3 => raddr(0),
      I4 => raddr(1),
      I5 => raddr(4),
      O => mem_reg_bram_0_i_23_n_5
    );
mem_reg_bram_0_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DFFFFFFFFFFFFFF"
    )
        port map (
      I0 => empty_n,
      I1 => \^magnitude_mat_data_empty_n\,
      I2 => xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_phase_mat_49_read,
      I3 => raddr(2),
      I4 => raddr(0),
      I5 => raddr(1),
      O => mem_reg_bram_0_i_24_n_5
    );
mem_reg_bram_0_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_phase_mat_49_read,
      I1 => \^magnitude_mat_data_empty_n\,
      I2 => empty_n,
      O => mem_reg_bram_0_i_25_n_5
    );
\mem_reg_bram_0_i_29__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => raddr(10),
      I1 => raddr(9),
      I2 => raddr(8),
      I3 => raddr(1),
      I4 => raddr(11),
      I5 => raddr(5),
      O => \mem_reg_bram_0_i_29__0_n_5\
    );
mem_reg_bram_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AAAAAAAAAAAAAA"
    )
        port map (
      I0 => raddr(11),
      I1 => raddr(7),
      I2 => mem_reg_bram_0_i_22_n_5,
      I3 => raddr(8),
      I4 => raddr(9),
      I5 => raddr(10),
      O => rnext(11)
    );
\mem_reg_bram_0_i_30__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => raddr(4),
      I1 => raddr(7),
      I2 => raddr(3),
      I3 => raddr(0),
      O => \mem_reg_bram_0_i_30__0_n_5\
    );
mem_reg_bram_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444144444444444"
    )
        port map (
      I0 => \mem_reg_bram_0_i_21__0_n_5\,
      I1 => raddr(10),
      I2 => raddr(9),
      I3 => raddr(8),
      I4 => mem_reg_bram_0_i_22_n_5,
      I5 => raddr(7),
      O => rnext(10)
    );
mem_reg_bram_0_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51550400"
    )
        port map (
      I0 => \mem_reg_bram_0_i_21__0_n_5\,
      I1 => raddr(7),
      I2 => mem_reg_bram_0_i_22_n_5,
      I3 => raddr(8),
      I4 => raddr(9),
      O => rnext(9)
    );
mem_reg_bram_0_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => raddr(8),
      I1 => raddr(6),
      I2 => mem_reg_bram_0_i_23_n_5,
      I3 => raddr(5),
      I4 => raddr(7),
      O => rnext(8)
    );
\mem_reg_bram_0_i_7__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => raddr(7),
      I1 => raddr(6),
      I2 => mem_reg_bram_0_i_23_n_5,
      I3 => raddr(5),
      O => \mem_reg_bram_0_i_7__4_n_5\
    );
mem_reg_bram_0_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D2"
    )
        port map (
      I0 => raddr(5),
      I1 => mem_reg_bram_0_i_23_n_5,
      I2 => raddr(6),
      I3 => \mem_reg_bram_0_i_21__0_n_5\,
      O => rnext(6)
    );
mem_reg_bram_0_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => mem_reg_bram_0_i_23_n_5,
      I1 => raddr(5),
      I2 => \mem_reg_bram_0_i_21__0_n_5\,
      O => rnext(5)
    );
mem_reg_bram_1: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "LAST",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => waddr(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(14 downto 11) => rnext(11 downto 8),
      ADDRBWRADDR(10) => \mem_reg_bram_0_i_7__4_n_5\,
      ADDRBWRADDR(9 downto 3) => rnext(6 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 8) => B"000000000000000000000000",
      CASDINB(7) => mem_reg_bram_0_n_65,
      CASDINB(6) => mem_reg_bram_0_n_66,
      CASDINB(5) => mem_reg_bram_0_n_67,
      CASDINB(4) => mem_reg_bram_0_n_68,
      CASDINB(3) => mem_reg_bram_0_n_69,
      CASDINB(2) => mem_reg_bram_0_n_70,
      CASDINB(1) => mem_reg_bram_0_n_71,
      CASDINB(0) => mem_reg_bram_0_n_72,
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 1) => B"000",
      CASDINPB(0) => mem_reg_bram_0_n_144,
      CASDOMUXA => '0',
      CASDOMUXB => mem_reg_bram_0_i_2_n_5,
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => mem_reg_bram_0_n_5,
      CASINSBITERR => mem_reg_bram_0_n_6,
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_mem_reg_bram_1_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_mem_reg_bram_1_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_mem_reg_bram_1_DBITERR_UNCONNECTED,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 2) => \q_tmp_reg[15]_0\(5 downto 0),
      DINADIN(1 downto 0) => xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_magnitude_mat_48_din(1 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000011111111",
      DINPADINP(3 downto 1) => B"000",
      DINPADINP(0) => \q_tmp_reg[15]_0\(6),
      DINPBDINP(3 downto 0) => B"0001",
      DOUTADOUT(31 downto 0) => NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 8) => NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED(31 downto 8),
      DOUTBDOUT(7 downto 0) => q_buf(7 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 1) => NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED(3 downto 1),
      DOUTPBDOUTP(0) => q_buf(8),
      ECCPARITY(7 downto 0) => NLW_mem_reg_bram_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => mem_reg_bram_1_i_1_n_5,
      ENBWREN => rnext(12),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_mem_reg_bram_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_bram_1_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => mem_reg_bram_1_0(0),
      WEA(2) => mem_reg_bram_1_0(0),
      WEA(1) => mem_reg_bram_1_0(0),
      WEA(0) => mem_reg_bram_1_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
mem_reg_bram_1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^magnitude_mat_data_full_n\,
      I1 => \^q\(0),
      O => mem_reg_bram_1_i_1_n_5
    );
mem_reg_bram_1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444144444444444"
    )
        port map (
      I0 => \mem_reg_bram_0_i_21__0_n_5\,
      I1 => raddr(12),
      I2 => \mem_reg_bram_0_i_20__0_n_5\,
      I3 => raddr(8),
      I4 => \mem_reg_bram_0_i_19__2_n_5\,
      I5 => raddr(11),
      O => rnext(12)
    );
mem_reg_bram_2: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(14) => \^q\(0),
      ADDRARDADDR(13 downto 2) => waddr(11 downto 0),
      ADDRARDADDR(1 downto 0) => B"11",
      ADDRBWRADDR(14 downto 10) => rnext(12 downto 8),
      ADDRBWRADDR(9) => \mem_reg_bram_0_i_7__4_n_5\,
      ADDRBWRADDR(8 downto 2) => rnext(6 downto 0),
      ADDRBWRADDR(1 downto 0) => B"11",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_mem_reg_bram_2_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_mem_reg_bram_2_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_mem_reg_bram_2_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_mem_reg_bram_2_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_mem_reg_bram_2_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_mem_reg_bram_2_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_mem_reg_bram_2_DBITERR_UNCONNECTED,
      DINADIN(31 downto 4) => B"0000000000000000000000000000",
      DINADIN(3 downto 0) => \q_tmp_reg[15]_0\(10 downto 7),
      DINBDIN(31 downto 0) => B"00000000000000000000000000001111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => NLW_mem_reg_bram_2_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 4) => NLW_mem_reg_bram_2_DOUTBDOUT_UNCONNECTED(31 downto 4),
      DOUTBDOUT(3 downto 0) => q_buf(12 downto 9),
      DOUTPADOUTP(3 downto 0) => NLW_mem_reg_bram_2_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_mem_reg_bram_2_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_mem_reg_bram_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \^magnitude_mat_data_full_n\,
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_mem_reg_bram_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_bram_2_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => mem_reg_bram_3_0(0),
      WEA(2) => mem_reg_bram_3_0(0),
      WEA(1) => mem_reg_bram_3_0(0),
      WEA(0) => mem_reg_bram_3_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
mem_reg_bram_3: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(14) => \^q\(0),
      ADDRARDADDR(13 downto 2) => waddr(11 downto 0),
      ADDRARDADDR(1 downto 0) => B"11",
      ADDRBWRADDR(14 downto 10) => rnext(12 downto 8),
      ADDRBWRADDR(9) => \mem_reg_bram_0_i_7__4_n_5\,
      ADDRBWRADDR(8 downto 2) => rnext(6 downto 0),
      ADDRBWRADDR(1 downto 0) => B"11",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_mem_reg_bram_3_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_mem_reg_bram_3_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_mem_reg_bram_3_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_mem_reg_bram_3_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_mem_reg_bram_3_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_mem_reg_bram_3_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_mem_reg_bram_3_DBITERR_UNCONNECTED,
      DINADIN(31 downto 3) => B"00000000000000000000000000000",
      DINADIN(2 downto 0) => \q_tmp_reg[15]_0\(13 downto 11),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => NLW_mem_reg_bram_3_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 3) => NLW_mem_reg_bram_3_DOUTBDOUT_UNCONNECTED(31 downto 3),
      DOUTBDOUT(2 downto 0) => q_buf(15 downto 13),
      DOUTPADOUTP(3 downto 0) => NLW_mem_reg_bram_3_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_mem_reg_bram_3_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_mem_reg_bram_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \^magnitude_mat_data_full_n\,
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_mem_reg_bram_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_bram_3_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => mem_reg_bram_3_0(0),
      WEA(2) => mem_reg_bram_3_0(0),
      WEA(1) => mem_reg_bram_3_0(0),
      WEA(0) => mem_reg_bram_3_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\q_tmp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_magnitude_mat_48_din(0),
      Q => q_tmp(0),
      R => \^sr\(0)
    );
\q_tmp_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[15]_0\(8),
      Q => q_tmp(10),
      R => \^sr\(0)
    );
\q_tmp_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[15]_0\(9),
      Q => q_tmp(11),
      R => \^sr\(0)
    );
\q_tmp_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[15]_0\(10),
      Q => q_tmp(12),
      R => \^sr\(0)
    );
\q_tmp_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[15]_0\(11),
      Q => q_tmp(13),
      R => \^sr\(0)
    );
\q_tmp_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[15]_0\(12),
      Q => q_tmp(14),
      R => \^sr\(0)
    );
\q_tmp_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[15]_0\(13),
      Q => q_tmp(15),
      R => \^sr\(0)
    );
\q_tmp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_magnitude_mat_48_din(1),
      Q => q_tmp(1),
      R => \^sr\(0)
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[15]_0\(0),
      Q => q_tmp(2),
      R => \^sr\(0)
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[15]_0\(1),
      Q => q_tmp(3),
      R => \^sr\(0)
    );
\q_tmp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[15]_0\(2),
      Q => q_tmp(4),
      R => \^sr\(0)
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[15]_0\(3),
      Q => q_tmp(5),
      R => \^sr\(0)
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[15]_0\(4),
      Q => q_tmp(6),
      R => \^sr\(0)
    );
\q_tmp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[15]_0\(5),
      Q => q_tmp(7),
      R => \^sr\(0)
    );
\q_tmp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[15]_0\(6),
      Q => q_tmp(8),
      R => \^sr\(0)
    );
\q_tmp_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[15]_0\(7),
      Q => q_tmp(9),
      R => \^sr\(0)
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(0),
      Q => raddr(0),
      R => \^sr\(0)
    );
\raddr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(10),
      Q => raddr(10),
      R => \^sr\(0)
    );
\raddr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(11),
      Q => raddr(11),
      R => \^sr\(0)
    );
\raddr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(12),
      Q => raddr(12),
      R => \^sr\(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(1),
      Q => raddr(1),
      R => \^sr\(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(2),
      Q => raddr(2),
      R => \^sr\(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(3),
      Q => raddr(3),
      R => \^sr\(0)
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(4),
      Q => raddr(4),
      R => \^sr\(0)
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(5),
      Q => raddr(5),
      R => \^sr\(0)
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(6),
      Q => raddr(6),
      R => \^sr\(0)
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mem_reg_bram_0_i_7__4_n_5\,
      Q => raddr(7),
      R => \^sr\(0)
    );
\raddr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(8),
      Q => raddr(8),
      R => \^sr\(0)
    );
\raddr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(9),
      Q => raddr(9),
      R => \^sr\(0)
    );
\ram_reg_bram_0_i_23__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^magnitude_mat_data_empty_n\,
      I1 => phase_mat_data_empty_n,
      O => dout_valid_reg_0
    );
show_ahead_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2800"
    )
        port map (
      I0 => empty_n_i_2_n_5,
      I1 => usedw_reg(0),
      I2 => mem_reg_bram_0_i_25_n_5,
      I3 => push,
      O => show_ahead0
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead,
      R => \^sr\(0)
    );
\usedw[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => usedw_reg(0),
      O => \usedw[0]_i_1_n_5\
    );
\usedw[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mem_reg_bram_0_i_25_n_5,
      I1 => push,
      O => \usedw[12]_i_1_n_5\
    );
\usedw[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(11),
      I1 => usedw_reg(12),
      O => \usedw[12]_i_3_n_5\
    );
\usedw[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(10),
      I1 => usedw_reg(11),
      O => \usedw[12]_i_4_n_5\
    );
\usedw[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(9),
      I1 => usedw_reg(10),
      O => \usedw[12]_i_5_n_5\
    );
\usedw[12]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(8),
      I1 => usedw_reg(9),
      O => \usedw[12]_i_6_n_5\
    );
\usedw[8]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => usedw_reg(1),
      I1 => push,
      I2 => mem_reg_bram_0_i_25_n_5,
      O => \usedw[8]_i_10__0_n_5\
    );
\usedw[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => usedw_reg(1),
      O => \usedw[8]_i_2_n_5\
    );
\usedw[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(7),
      I1 => usedw_reg(8),
      O => \usedw[8]_i_3_n_5\
    );
\usedw[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(6),
      I1 => usedw_reg(7),
      O => \usedw[8]_i_4_n_5\
    );
\usedw[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(5),
      I1 => usedw_reg(6),
      O => \usedw[8]_i_5_n_5\
    );
\usedw[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(4),
      I1 => usedw_reg(5),
      O => \usedw[8]_i_6_n_5\
    );
\usedw[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(3),
      I1 => usedw_reg(4),
      O => \usedw[8]_i_7_n_5\
    );
\usedw[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(2),
      I1 => usedw_reg(3),
      O => \usedw[8]_i_8_n_5\
    );
\usedw[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(1),
      I1 => usedw_reg(2),
      O => \usedw[8]_i_9_n_5\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[12]_i_1_n_5\,
      D => \usedw[0]_i_1_n_5\,
      Q => usedw_reg(0),
      R => \^sr\(0)
    );
\usedw_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[12]_i_1_n_5\,
      D => \usedw_reg[12]_i_2_n_19\,
      Q => usedw_reg(10),
      R => \^sr\(0)
    );
\usedw_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[12]_i_1_n_5\,
      D => \usedw_reg[12]_i_2_n_18\,
      Q => usedw_reg(11),
      R => \^sr\(0)
    );
\usedw_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[12]_i_1_n_5\,
      D => \usedw_reg[12]_i_2_n_17\,
      Q => usedw_reg(12),
      R => \^sr\(0)
    );
\usedw_reg[12]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \usedw_reg[8]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_usedw_reg[12]_i_2_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \usedw_reg[12]_i_2_n_10\,
      CO(1) => \usedw_reg[12]_i_2_n_11\,
      CO(0) => \usedw_reg[12]_i_2_n_12\,
      DI(7 downto 3) => B"00000",
      DI(2 downto 0) => usedw_reg(10 downto 8),
      O(7 downto 4) => \NLW_usedw_reg[12]_i_2_O_UNCONNECTED\(7 downto 4),
      O(3) => \usedw_reg[12]_i_2_n_17\,
      O(2) => \usedw_reg[12]_i_2_n_18\,
      O(1) => \usedw_reg[12]_i_2_n_19\,
      O(0) => \usedw_reg[12]_i_2_n_20\,
      S(7 downto 4) => B"0000",
      S(3) => \usedw[12]_i_3_n_5\,
      S(2) => \usedw[12]_i_4_n_5\,
      S(1) => \usedw[12]_i_5_n_5\,
      S(0) => \usedw[12]_i_6_n_5\
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[12]_i_1_n_5\,
      D => \usedw_reg[8]_i_1_n_20\,
      Q => usedw_reg(1),
      R => \^sr\(0)
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[12]_i_1_n_5\,
      D => \usedw_reg[8]_i_1_n_19\,
      Q => usedw_reg(2),
      R => \^sr\(0)
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[12]_i_1_n_5\,
      D => \usedw_reg[8]_i_1_n_18\,
      Q => usedw_reg(3),
      R => \^sr\(0)
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[12]_i_1_n_5\,
      D => \usedw_reg[8]_i_1_n_17\,
      Q => usedw_reg(4),
      R => \^sr\(0)
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[12]_i_1_n_5\,
      D => \usedw_reg[8]_i_1_n_16\,
      Q => usedw_reg(5),
      R => \^sr\(0)
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[12]_i_1_n_5\,
      D => \usedw_reg[8]_i_1_n_15\,
      Q => usedw_reg(6),
      R => \^sr\(0)
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[12]_i_1_n_5\,
      D => \usedw_reg[8]_i_1_n_14\,
      Q => usedw_reg(7),
      R => \^sr\(0)
    );
\usedw_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[12]_i_1_n_5\,
      D => \usedw_reg[8]_i_1_n_13\,
      Q => usedw_reg(8),
      R => \^sr\(0)
    );
\usedw_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => usedw_reg(0),
      CI_TOP => '0',
      CO(7) => \usedw_reg[8]_i_1_n_5\,
      CO(6) => \usedw_reg[8]_i_1_n_6\,
      CO(5) => \usedw_reg[8]_i_1_n_7\,
      CO(4) => \usedw_reg[8]_i_1_n_8\,
      CO(3) => \usedw_reg[8]_i_1_n_9\,
      CO(2) => \usedw_reg[8]_i_1_n_10\,
      CO(1) => \usedw_reg[8]_i_1_n_11\,
      CO(0) => \usedw_reg[8]_i_1_n_12\,
      DI(7 downto 1) => usedw_reg(7 downto 1),
      DI(0) => \usedw[8]_i_2_n_5\,
      O(7) => \usedw_reg[8]_i_1_n_13\,
      O(6) => \usedw_reg[8]_i_1_n_14\,
      O(5) => \usedw_reg[8]_i_1_n_15\,
      O(4) => \usedw_reg[8]_i_1_n_16\,
      O(3) => \usedw_reg[8]_i_1_n_17\,
      O(2) => \usedw_reg[8]_i_1_n_18\,
      O(1) => \usedw_reg[8]_i_1_n_19\,
      O(0) => \usedw_reg[8]_i_1_n_20\,
      S(7) => \usedw[8]_i_3_n_5\,
      S(6) => \usedw[8]_i_4_n_5\,
      S(5) => \usedw[8]_i_5_n_5\,
      S(4) => \usedw[8]_i_6_n_5\,
      S(3) => \usedw[8]_i_7_n_5\,
      S(2) => \usedw[8]_i_8_n_5\,
      S(1) => \usedw[8]_i_9_n_5\,
      S(0) => \usedw[8]_i_10__0_n_5\
    );
\usedw_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[12]_i_1_n_5\,
      D => \usedw_reg[12]_i_2_n_20\,
      Q => usedw_reg(9),
      R => \^sr\(0)
    );
\waddr[0]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \waddr[12]_i_4_n_5\,
      I1 => waddr(0),
      O => \waddr[0]_i_1__3_n_5\
    );
\waddr[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => waddr(10),
      I1 => \waddr[10]_i_2_n_5\,
      I2 => \waddr[12]_i_4_n_5\,
      O => \waddr[10]_i_1_n_5\
    );
\waddr[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => waddr(9),
      I1 => waddr(7),
      I2 => \waddr[9]_i_2_n_5\,
      I3 => waddr(6),
      I4 => waddr(8),
      O => \waddr[10]_i_2_n_5\
    );
\waddr[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => waddr(11),
      I1 => \waddr[12]_i_3_n_5\,
      I2 => \waddr[12]_i_4_n_5\,
      O => \waddr[11]_i_1_n_5\
    );
\waddr[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => \^q\(0),
      I1 => waddr(11),
      I2 => \waddr[12]_i_3_n_5\,
      I3 => \waddr[12]_i_4_n_5\,
      O => \waddr[12]_i_2_n_5\
    );
\waddr[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => waddr(10),
      I1 => waddr(8),
      I2 => waddr(6),
      I3 => \waddr[9]_i_2_n_5\,
      I4 => waddr(7),
      I5 => waddr(9),
      O => \waddr[12]_i_3_n_5\
    );
\waddr[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \waddr[12]_i_5_n_5\,
      I1 => \waddr[12]_i_6_n_5\,
      I2 => waddr(2),
      I3 => waddr(1),
      I4 => waddr(5),
      I5 => waddr(6),
      O => \waddr[12]_i_4_n_5\
    );
\waddr[12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(10),
      I2 => waddr(9),
      I3 => waddr(3),
      I4 => \^q\(0),
      O => \waddr[12]_i_5_n_5\
    );
\waddr[12]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(11),
      I2 => waddr(8),
      I3 => waddr(7),
      O => \waddr[12]_i_6_n_5\
    );
\waddr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(0),
      I2 => \waddr[12]_i_4_n_5\,
      O => \waddr[1]_i_1_n_5\
    );
\waddr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => waddr(2),
      I1 => waddr(1),
      I2 => waddr(0),
      I3 => \waddr[12]_i_4_n_5\,
      O => \waddr[2]_i_1_n_5\
    );
\waddr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(2),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => \waddr[12]_i_4_n_5\,
      O => \waddr[3]_i_1_n_5\
    );
\waddr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(3),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(2),
      I5 => \waddr[12]_i_4_n_5\,
      O => \waddr[4]_i_1_n_5\
    );
\waddr[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => waddr(5),
      I1 => \waddr[5]_i_2_n_5\,
      I2 => \waddr[12]_i_4_n_5\,
      O => \waddr[5]_i_1_n_5\
    );
\waddr[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(3),
      O => \waddr[5]_i_2_n_5\
    );
\waddr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => waddr(6),
      I1 => \waddr[9]_i_2_n_5\,
      I2 => \waddr[12]_i_4_n_5\,
      O => \waddr[6]_i_1_n_5\
    );
\waddr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => waddr(7),
      I1 => waddr(6),
      I2 => \waddr[9]_i_2_n_5\,
      I3 => \waddr[12]_i_4_n_5\,
      O => \waddr[7]_i_1_n_5\
    );
\waddr[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => waddr(8),
      I1 => waddr(7),
      I2 => \waddr[9]_i_2_n_5\,
      I3 => waddr(6),
      I4 => \waddr[12]_i_4_n_5\,
      O => \waddr[8]_i_1_n_5\
    );
\waddr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => waddr(9),
      I1 => waddr(8),
      I2 => waddr(6),
      I3 => \waddr[9]_i_2_n_5\,
      I4 => waddr(7),
      I5 => \waddr[12]_i_4_n_5\,
      O => \waddr[9]_i_1_n_5\
    );
\waddr[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(3),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(2),
      I5 => waddr(4),
      O => \waddr[9]_i_2_n_5\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[0]_i_1__3_n_5\,
      Q => waddr(0),
      R => \^sr\(0)
    );
\waddr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[10]_i_1_n_5\,
      Q => waddr(10),
      R => \^sr\(0)
    );
\waddr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[11]_i_1_n_5\,
      Q => waddr(11),
      R => \^sr\(0)
    );
\waddr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[12]_i_2_n_5\,
      Q => \^q\(0),
      R => \^sr\(0)
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[1]_i_1_n_5\,
      Q => waddr(1),
      R => \^sr\(0)
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[2]_i_1_n_5\,
      Q => waddr(2),
      R => \^sr\(0)
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[3]_i_1_n_5\,
      Q => waddr(3),
      R => \^sr\(0)
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[4]_i_1_n_5\,
      Q => waddr(4),
      R => \^sr\(0)
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[5]_i_1_n_5\,
      Q => waddr(5),
      R => \^sr\(0)
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[6]_i_1_n_5\,
      Q => waddr(6),
      R => \^sr\(0)
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[7]_i_1_n_5\,
      Q => waddr(7),
      R => \^sr\(0)
    );
\waddr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[8]_i_1_n_5\,
      Q => waddr(8),
      R => \^sr\(0)
    );
\waddr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[9]_i_1_n_5\,
      Q => waddr(9),
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w24_d1920_A is
  port (
    rgb_img_dst_data_empty_n : out STD_LOGIC;
    rgb_img_dst_data_full_n : out STD_LOGIC;
    pop : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    push : in STD_LOGIC;
    B_V_data_1_sel_wr01_out : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w24_d1920_A;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w24_d1920_A is
  signal \dout_buf[0]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[10]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[11]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[12]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[13]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[14]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[15]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[16]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[17]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[18]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[19]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[20]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[21]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[22]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[23]_i_2_n_5\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[7]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[8]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[9]_i_1_n_5\ : STD_LOGIC;
  signal \dout_valid_i_1__4_n_5\ : STD_LOGIC;
  signal empty_n : STD_LOGIC;
  signal empty_n_i_1_n_5 : STD_LOGIC;
  signal \full_n_i_1__4_n_5\ : STD_LOGIC;
  signal \full_n_i_2__4_n_5\ : STD_LOGIC;
  signal \full_n_i_3__4_n_5\ : STD_LOGIC;
  signal \full_n_i_4__4_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_13__4_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_14__4_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_15__4_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_16__4_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_17__3_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_18__3_n_5\ : STD_LOGIC;
  signal \^pop\ : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \q_tmp_reg_n_5_[16]\ : STD_LOGIC;
  signal \q_tmp_reg_n_5_[17]\ : STD_LOGIC;
  signal \q_tmp_reg_n_5_[18]\ : STD_LOGIC;
  signal \q_tmp_reg_n_5_[19]\ : STD_LOGIC;
  signal \q_tmp_reg_n_5_[20]\ : STD_LOGIC;
  signal \q_tmp_reg_n_5_[21]\ : STD_LOGIC;
  signal \q_tmp_reg_n_5_[22]\ : STD_LOGIC;
  signal \q_tmp_reg_n_5_[23]\ : STD_LOGIC;
  signal \raddr[0]_i_1__1_n_5\ : STD_LOGIC;
  signal \raddr[1]_i_1__1_n_5\ : STD_LOGIC;
  signal \raddr[2]_i_1__1_n_5\ : STD_LOGIC;
  signal \raddr[3]_i_1__1_n_5\ : STD_LOGIC;
  signal \raddr[4]_i_1__1_n_5\ : STD_LOGIC;
  signal \raddr[5]_i_1__1_n_5\ : STD_LOGIC;
  signal \raddr[6]_i_1__1_n_5\ : STD_LOGIC;
  signal \raddr[7]_i_1_n_5\ : STD_LOGIC;
  signal \raddr[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \raddr_reg_n_5_[0]\ : STD_LOGIC;
  signal \raddr_reg_n_5_[10]\ : STD_LOGIC;
  signal \raddr_reg_n_5_[1]\ : STD_LOGIC;
  signal \raddr_reg_n_5_[2]\ : STD_LOGIC;
  signal \raddr_reg_n_5_[3]\ : STD_LOGIC;
  signal \raddr_reg_n_5_[4]\ : STD_LOGIC;
  signal \raddr_reg_n_5_[5]\ : STD_LOGIC;
  signal \raddr_reg_n_5_[6]\ : STD_LOGIC;
  signal \raddr_reg_n_5_[7]\ : STD_LOGIC;
  signal \raddr_reg_n_5_[8]\ : STD_LOGIC;
  signal \raddr_reg_n_5_[9]\ : STD_LOGIC;
  signal \^rgb_img_dst_data_empty_n\ : STD_LOGIC;
  signal \^rgb_img_dst_data_full_n\ : STD_LOGIC;
  signal rnext : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal show_ahead0 : STD_LOGIC;
  signal \show_ahead_i_2__1_n_5\ : STD_LOGIC;
  signal \show_ahead_i_3__1_n_5\ : STD_LOGIC;
  signal show_ahead_reg_n_5 : STD_LOGIC;
  signal \usedw[0]_i_1__4_n_5\ : STD_LOGIC;
  signal \usedw[10]_i_3__2_n_5\ : STD_LOGIC;
  signal \usedw[10]_i_4__2_n_5\ : STD_LOGIC;
  signal \usedw[8]_i_10__4_n_5\ : STD_LOGIC;
  signal \usedw[8]_i_2__1_n_5\ : STD_LOGIC;
  signal \usedw[8]_i_3__1_n_5\ : STD_LOGIC;
  signal \usedw[8]_i_4__1_n_5\ : STD_LOGIC;
  signal \usedw[8]_i_5__1_n_5\ : STD_LOGIC;
  signal \usedw[8]_i_6__1_n_5\ : STD_LOGIC;
  signal \usedw[8]_i_7__1_n_5\ : STD_LOGIC;
  signal \usedw[8]_i_8__1_n_5\ : STD_LOGIC;
  signal \usedw[8]_i_9__1_n_5\ : STD_LOGIC;
  signal usedw_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \usedw_reg[10]_i_2__2_n_12\ : STD_LOGIC;
  signal \usedw_reg[10]_i_2__2_n_19\ : STD_LOGIC;
  signal \usedw_reg[10]_i_2__2_n_20\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__4_n_10\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__4_n_11\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__4_n_12\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__4_n_13\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__4_n_14\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__4_n_15\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__4_n_16\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__4_n_17\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__4_n_18\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__4_n_19\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__4_n_20\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__4_n_5\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__4_n_6\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__4_n_7\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__4_n_8\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__4_n_9\ : STD_LOGIC;
  signal waddr : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \waddr[0]_i_1__2_n_5\ : STD_LOGIC;
  signal \waddr[10]_i_1__4_n_5\ : STD_LOGIC;
  signal \waddr[10]_i_2__4_n_5\ : STD_LOGIC;
  signal \waddr[1]_i_1__4_n_5\ : STD_LOGIC;
  signal \waddr[2]_i_1__4_n_5\ : STD_LOGIC;
  signal \waddr[2]_i_2__2_n_5\ : STD_LOGIC;
  signal \waddr[2]_i_3__2_n_5\ : STD_LOGIC;
  signal \waddr[3]_i_1__4_n_5\ : STD_LOGIC;
  signal \waddr[4]_i_1__4_n_5\ : STD_LOGIC;
  signal \waddr[4]_i_2__2_n_5\ : STD_LOGIC;
  signal \waddr[5]_i_1__4_n_5\ : STD_LOGIC;
  signal \waddr[5]_i_2__4_n_5\ : STD_LOGIC;
  signal \waddr[5]_i_3__2_n_5\ : STD_LOGIC;
  signal \waddr[5]_i_4__2_n_5\ : STD_LOGIC;
  signal \waddr[6]_i_1__4_n_5\ : STD_LOGIC;
  signal \waddr[6]_i_2__2_n_5\ : STD_LOGIC;
  signal \waddr[6]_i_3__2_n_5\ : STD_LOGIC;
  signal \waddr[7]_i_1__4_n_5\ : STD_LOGIC;
  signal \waddr[7]_i_2__2_n_5\ : STD_LOGIC;
  signal \waddr[8]_i_1__4_n_5\ : STD_LOGIC;
  signal \waddr[9]_i_1__4_n_5\ : STD_LOGIC;
  signal NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 6 );
  signal NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_usedw_reg[10]_i_2__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_usedw_reg[10]_i_2__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_buf[0]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \dout_buf[10]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \dout_buf[11]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \dout_buf[12]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \dout_buf[13]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \dout_buf[14]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \dout_buf[15]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \dout_buf[16]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \dout_buf[17]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \dout_buf[18]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \dout_buf[19]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \dout_buf[1]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \dout_buf[20]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \dout_buf[21]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \dout_buf[22]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \dout_buf[23]_i_2\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \dout_buf[2]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \dout_buf[3]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \dout_buf[4]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \dout_buf[5]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \dout_buf[6]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \dout_buf[7]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \dout_buf[8]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \dout_buf[9]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of empty_n_i_1 : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \full_n_i_4__4\ : label is "soft_lutpair106";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg_bram_0 : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg_bram_0 : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of mem_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_bram_0 : label is 46056;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_bram_0 : label is "rgb_img_dst_data_U/mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_bram_0 : label is "RAM_SDP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg_bram_0 : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg_bram_0 : label is 17;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_bram_0 : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_bram_0 : label is 17;
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_10__4\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_11__4\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_16__4\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_18__3\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_1__2\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_2__4\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_6__4\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_7__2\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_9__4\ : label is "soft_lutpair99";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg_bram_1 : label is "p0_d6";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg_bram_1 : label is "p0_d6";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_bram_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of mem_reg_bram_1 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of mem_reg_bram_1 : label is 46056;
  attribute RTL_RAM_NAME of mem_reg_bram_1 : label is "rgb_img_dst_data_U/mem";
  attribute RTL_RAM_TYPE of mem_reg_bram_1 : label is "RAM_SDP";
  attribute bram_addr_begin of mem_reg_bram_1 : label is 0;
  attribute bram_addr_end of mem_reg_bram_1 : label is 2047;
  attribute bram_slice_begin of mem_reg_bram_1 : label is 18;
  attribute bram_slice_end of mem_reg_bram_1 : label is 23;
  attribute ram_addr_begin of mem_reg_bram_1 : label is 0;
  attribute ram_addr_end of mem_reg_bram_1 : label is 2047;
  attribute ram_offset of mem_reg_bram_1 : label is 0;
  attribute ram_slice_begin of mem_reg_bram_1 : label is 18;
  attribute ram_slice_end of mem_reg_bram_1 : label is 23;
  attribute SOFT_HLUTNM of \raddr[1]_i_1__1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \raddr[2]_i_1__1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \raddr[3]_i_1__1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \raddr[5]_i_1__1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \raddr[6]_i_1__1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \show_ahead_i_1__4\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \usedw[0]_i_1__4\ : label is "soft_lutpair106";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \usedw_reg[10]_i_2__2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[10]_i_2__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \usedw_reg[8]_i_1__4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[8]_i_1__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \waddr[1]_i_1__4\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \waddr[2]_i_1__4\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \waddr[2]_i_3__2\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \waddr[5]_i_2__4\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \waddr[5]_i_4__2\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \waddr[6]_i_2__2\ : label is "soft_lutpair120";
begin
  pop <= \^pop\;
  rgb_img_dst_data_empty_n <= \^rgb_img_dst_data_empty_n\;
  rgb_img_dst_data_full_n <= \^rgb_img_dst_data_full_n\;
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_5_[16]\,
      I1 => q_buf(0),
      I2 => show_ahead_reg_n_5,
      O => \dout_buf[0]_i_1_n_5\
    );
\dout_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_5_[18]\,
      I1 => q_buf(10),
      I2 => show_ahead_reg_n_5,
      O => \dout_buf[10]_i_1_n_5\
    );
\dout_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_5_[19]\,
      I1 => q_buf(11),
      I2 => show_ahead_reg_n_5,
      O => \dout_buf[11]_i_1_n_5\
    );
\dout_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_5_[20]\,
      I1 => q_buf(12),
      I2 => show_ahead_reg_n_5,
      O => \dout_buf[12]_i_1_n_5\
    );
\dout_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_5_[21]\,
      I1 => q_buf(13),
      I2 => show_ahead_reg_n_5,
      O => \dout_buf[13]_i_1_n_5\
    );
\dout_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_5_[22]\,
      I1 => q_buf(14),
      I2 => show_ahead_reg_n_5,
      O => \dout_buf[14]_i_1_n_5\
    );
\dout_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_5_[23]\,
      I1 => q_buf(15),
      I2 => show_ahead_reg_n_5,
      O => \dout_buf[15]_i_1_n_5\
    );
\dout_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_5_[16]\,
      I1 => q_buf(16),
      I2 => show_ahead_reg_n_5,
      O => \dout_buf[16]_i_1_n_5\
    );
\dout_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_5_[17]\,
      I1 => q_buf(17),
      I2 => show_ahead_reg_n_5,
      O => \dout_buf[17]_i_1_n_5\
    );
\dout_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_5_[18]\,
      I1 => q_buf(18),
      I2 => show_ahead_reg_n_5,
      O => \dout_buf[18]_i_1_n_5\
    );
\dout_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_5_[19]\,
      I1 => q_buf(19),
      I2 => show_ahead_reg_n_5,
      O => \dout_buf[19]_i_1_n_5\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_5_[17]\,
      I1 => q_buf(1),
      I2 => show_ahead_reg_n_5,
      O => \dout_buf[1]_i_1_n_5\
    );
\dout_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_5_[20]\,
      I1 => q_buf(20),
      I2 => show_ahead_reg_n_5,
      O => \dout_buf[20]_i_1_n_5\
    );
\dout_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_5_[21]\,
      I1 => q_buf(21),
      I2 => show_ahead_reg_n_5,
      O => \dout_buf[21]_i_1_n_5\
    );
\dout_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_5_[22]\,
      I1 => q_buf(22),
      I2 => show_ahead_reg_n_5,
      O => \dout_buf[22]_i_1_n_5\
    );
\dout_buf[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => empty_n,
      I1 => B_V_data_1_sel_wr01_out,
      I2 => \^rgb_img_dst_data_empty_n\,
      O => \^pop\
    );
\dout_buf[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_5_[23]\,
      I1 => q_buf(23),
      I2 => show_ahead_reg_n_5,
      O => \dout_buf[23]_i_2_n_5\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_5_[18]\,
      I1 => q_buf(2),
      I2 => show_ahead_reg_n_5,
      O => \dout_buf[2]_i_1_n_5\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_5_[19]\,
      I1 => q_buf(3),
      I2 => show_ahead_reg_n_5,
      O => \dout_buf[3]_i_1_n_5\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_5_[20]\,
      I1 => q_buf(4),
      I2 => show_ahead_reg_n_5,
      O => \dout_buf[4]_i_1_n_5\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_5_[21]\,
      I1 => q_buf(5),
      I2 => show_ahead_reg_n_5,
      O => \dout_buf[5]_i_1_n_5\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_5_[22]\,
      I1 => q_buf(6),
      I2 => show_ahead_reg_n_5,
      O => \dout_buf[6]_i_1_n_5\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_5_[23]\,
      I1 => q_buf(7),
      I2 => show_ahead_reg_n_5,
      O => \dout_buf[7]_i_1_n_5\
    );
\dout_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_5_[16]\,
      I1 => q_buf(8),
      I2 => show_ahead_reg_n_5,
      O => \dout_buf[8]_i_1_n_5\
    );
\dout_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_5_[17]\,
      I1 => q_buf(9),
      I2 => show_ahead_reg_n_5,
      O => \dout_buf[9]_i_1_n_5\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[0]_i_1_n_5\,
      Q => Q(0),
      R => ap_rst_n_inv
    );
\dout_buf_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[10]_i_1_n_5\,
      Q => Q(10),
      R => ap_rst_n_inv
    );
\dout_buf_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[11]_i_1_n_5\,
      Q => Q(11),
      R => ap_rst_n_inv
    );
\dout_buf_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[12]_i_1_n_5\,
      Q => Q(12),
      R => ap_rst_n_inv
    );
\dout_buf_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[13]_i_1_n_5\,
      Q => Q(13),
      R => ap_rst_n_inv
    );
\dout_buf_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[14]_i_1_n_5\,
      Q => Q(14),
      R => ap_rst_n_inv
    );
\dout_buf_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[15]_i_1_n_5\,
      Q => Q(15),
      R => ap_rst_n_inv
    );
\dout_buf_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[16]_i_1_n_5\,
      Q => Q(16),
      R => ap_rst_n_inv
    );
\dout_buf_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[17]_i_1_n_5\,
      Q => Q(17),
      R => ap_rst_n_inv
    );
\dout_buf_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[18]_i_1_n_5\,
      Q => Q(18),
      R => ap_rst_n_inv
    );
\dout_buf_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[19]_i_1_n_5\,
      Q => Q(19),
      R => ap_rst_n_inv
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[1]_i_1_n_5\,
      Q => Q(1),
      R => ap_rst_n_inv
    );
\dout_buf_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[20]_i_1_n_5\,
      Q => Q(20),
      R => ap_rst_n_inv
    );
\dout_buf_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[21]_i_1_n_5\,
      Q => Q(21),
      R => ap_rst_n_inv
    );
\dout_buf_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[22]_i_1_n_5\,
      Q => Q(22),
      R => ap_rst_n_inv
    );
\dout_buf_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[23]_i_2_n_5\,
      Q => Q(23),
      R => ap_rst_n_inv
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[2]_i_1_n_5\,
      Q => Q(2),
      R => ap_rst_n_inv
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[3]_i_1_n_5\,
      Q => Q(3),
      R => ap_rst_n_inv
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[4]_i_1_n_5\,
      Q => Q(4),
      R => ap_rst_n_inv
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[5]_i_1_n_5\,
      Q => Q(5),
      R => ap_rst_n_inv
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[6]_i_1_n_5\,
      Q => Q(6),
      R => ap_rst_n_inv
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[7]_i_1_n_5\,
      Q => Q(7),
      R => ap_rst_n_inv
    );
\dout_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[8]_i_1_n_5\,
      Q => Q(8),
      R => ap_rst_n_inv
    );
\dout_buf_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[9]_i_1_n_5\,
      Q => Q(9),
      R => ap_rst_n_inv
    );
\dout_valid_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \^rgb_img_dst_data_empty_n\,
      I1 => B_V_data_1_sel_wr01_out,
      I2 => empty_n,
      O => \dout_valid_i_1__4_n_5\
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_valid_i_1__4_n_5\,
      Q => \^rgb_img_dst_data_empty_n\,
      R => ap_rst_n_inv
    );
empty_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FD0"
    )
        port map (
      I0 => usedw_reg(0),
      I1 => \show_ahead_i_2__1_n_5\,
      I2 => \^pop\,
      I3 => push,
      I4 => empty_n,
      O => empty_n_i_1_n_5
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_5,
      Q => empty_n,
      R => ap_rst_n_inv
    );
\full_n_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF5FD5"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__4_n_5\,
      I2 => push,
      I3 => \^pop\,
      I4 => \^rgb_img_dst_data_full_n\,
      O => \full_n_i_1__4_n_5\
    );
\full_n_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF7F"
    )
        port map (
      I0 => usedw_reg(5),
      I1 => usedw_reg(4),
      I2 => usedw_reg(2),
      I3 => \full_n_i_3__4_n_5\,
      I4 => \full_n_i_4__4_n_5\,
      O => \full_n_i_2__4_n_5\
    );
\full_n_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => usedw_reg(10),
      I1 => usedw_reg(9),
      I2 => usedw_reg(3),
      I3 => usedw_reg(7),
      O => \full_n_i_3__4_n_5\
    );
\full_n_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => usedw_reg(8),
      I1 => usedw_reg(1),
      I2 => usedw_reg(6),
      I3 => usedw_reg(0),
      O => \full_n_i_4__4_n_5\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__4_n_5\,
      Q => \^rgb_img_dst_data_full_n\,
      R => '0'
    );
mem_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(14 downto 4) => waddr(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(14 downto 4) => rnext(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_mem_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 16) => B"0000000000000000",
      DINADIN(15 downto 8) => if_din(7 downto 0),
      DINADIN(7 downto 0) => if_din(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000001111111111111111",
      DINPADINP(3 downto 2) => B"00",
      DINPADINP(1 downto 0) => if_din(1 downto 0),
      DINPBDINP(3 downto 0) => B"0011",
      DOUTADOUT(31 downto 0) => NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 16) => NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 16),
      DOUTBDOUT(15 downto 0) => q_buf(15 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 2) => NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 2),
      DOUTPBDOUTP(1 downto 0) => q_buf(17 downto 16),
      ECCPARITY(7 downto 0) => NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \^rgb_img_dst_data_full_n\,
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => push,
      WEA(2) => push,
      WEA(1) => push,
      WEA(0) => push,
      WEBWE(7 downto 0) => B"00000000"
    );
\mem_reg_bram_0_i_10__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F80"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__4_n_5\,
      I1 => \raddr_reg_n_5_[0]\,
      I2 => \^pop\,
      I3 => \raddr_reg_n_5_[1]\,
      O => rnext(1)
    );
\mem_reg_bram_0_i_11__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__4_n_5\,
      I1 => \^pop\,
      I2 => \raddr_reg_n_5_[0]\,
      O => rnext(0)
    );
\mem_reg_bram_0_i_13__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFDF"
    )
        port map (
      I0 => \raddr_reg_n_5_[1]\,
      I1 => \raddr_reg_n_5_[7]\,
      I2 => \raddr_reg_n_5_[6]\,
      I3 => \mem_reg_bram_0_i_17__3_n_5\,
      I4 => \mem_reg_bram_0_i_18__3_n_5\,
      O => \mem_reg_bram_0_i_13__4_n_5\
    );
\mem_reg_bram_0_i_14__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \raddr_reg_n_5_[8]\,
      I1 => \raddr_reg_n_5_[6]\,
      I2 => \raddr_reg_n_5_[4]\,
      I3 => \raddr_reg_n_5_[5]\,
      I4 => \mem_reg_bram_0_i_16__4_n_5\,
      I5 => \raddr_reg_n_5_[7]\,
      O => \mem_reg_bram_0_i_14__4_n_5\
    );
\mem_reg_bram_0_i_15__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \raddr_reg_n_5_[2]\,
      I1 => \raddr_reg_n_5_[3]\,
      I2 => \raddr_reg_n_5_[0]\,
      I3 => \raddr_reg_n_5_[1]\,
      I4 => \raddr_reg_n_5_[5]\,
      I5 => \raddr_reg_n_5_[4]\,
      O => \mem_reg_bram_0_i_15__4_n_5\
    );
\mem_reg_bram_0_i_16__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \raddr_reg_n_5_[1]\,
      I1 => \raddr_reg_n_5_[0]\,
      I2 => \raddr_reg_n_5_[3]\,
      I3 => \raddr_reg_n_5_[2]\,
      O => \mem_reg_bram_0_i_16__4_n_5\
    );
\mem_reg_bram_0_i_17__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \raddr_reg_n_5_[5]\,
      I1 => \raddr_reg_n_5_[4]\,
      I2 => \raddr_reg_n_5_[10]\,
      I3 => \raddr_reg_n_5_[9]\,
      O => \mem_reg_bram_0_i_17__3_n_5\
    );
\mem_reg_bram_0_i_18__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \raddr_reg_n_5_[3]\,
      I1 => \raddr_reg_n_5_[2]\,
      I2 => \raddr_reg_n_5_[8]\,
      I3 => \raddr_reg_n_5_[0]\,
      O => \mem_reg_bram_0_i_18__3_n_5\
    );
\mem_reg_bram_0_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF8000"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__4_n_5\,
      I1 => \mem_reg_bram_0_i_14__4_n_5\,
      I2 => \raddr_reg_n_5_[9]\,
      I3 => \^pop\,
      I4 => \raddr_reg_n_5_[10]\,
      O => rnext(10)
    );
\mem_reg_bram_0_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F80"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__4_n_5\,
      I1 => \mem_reg_bram_0_i_14__4_n_5\,
      I2 => \^pop\,
      I3 => \raddr_reg_n_5_[9]\,
      O => rnext(9)
    );
\mem_reg_bram_0_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AAFFFF08000000"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__4_n_5\,
      I1 => \raddr_reg_n_5_[7]\,
      I2 => \mem_reg_bram_0_i_15__4_n_5\,
      I3 => \raddr_reg_n_5_[6]\,
      I4 => \^pop\,
      I5 => \raddr_reg_n_5_[8]\,
      O => rnext(8)
    );
\mem_reg_bram_0_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF40000000"
    )
        port map (
      I0 => \mem_reg_bram_0_i_16__4_n_5\,
      I1 => \raddr_reg_n_5_[5]\,
      I2 => \raddr_reg_n_5_[4]\,
      I3 => \raddr_reg_n_5_[6]\,
      I4 => \^pop\,
      I5 => \raddr_reg_n_5_[7]\,
      O => rnext(7)
    );
\mem_reg_bram_0_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAAFFFF20000000"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__4_n_5\,
      I1 => \mem_reg_bram_0_i_16__4_n_5\,
      I2 => \raddr_reg_n_5_[5]\,
      I3 => \raddr_reg_n_5_[4]\,
      I4 => \^pop\,
      I5 => \raddr_reg_n_5_[6]\,
      O => rnext(6)
    );
\mem_reg_bram_0_i_6__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AFF2000"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__4_n_5\,
      I1 => \mem_reg_bram_0_i_16__4_n_5\,
      I2 => \raddr_reg_n_5_[4]\,
      I3 => \^pop\,
      I4 => \raddr_reg_n_5_[5]\,
      O => rnext(5)
    );
\mem_reg_bram_0_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F20"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__4_n_5\,
      I1 => \mem_reg_bram_0_i_16__4_n_5\,
      I2 => \^pop\,
      I3 => \raddr_reg_n_5_[4]\,
      O => rnext(4)
    );
\mem_reg_bram_0_i_8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAFFFF80000000"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__4_n_5\,
      I1 => \raddr_reg_n_5_[1]\,
      I2 => \raddr_reg_n_5_[0]\,
      I3 => \raddr_reg_n_5_[2]\,
      I4 => \^pop\,
      I5 => \raddr_reg_n_5_[3]\,
      O => rnext(3)
    );
\mem_reg_bram_0_i_9__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF8000"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__4_n_5\,
      I1 => \raddr_reg_n_5_[0]\,
      I2 => \raddr_reg_n_5_[1]\,
      I3 => \^pop\,
      I4 => \raddr_reg_n_5_[2]\,
      O => rnext(2)
    );
mem_reg_bram_1: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => waddr(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => rnext(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 6) => B"0000000000",
      DINADIN(5 downto 0) => if_din(7 downto 2),
      DINBDIN(15 downto 0) => B"0000000000111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 6) => NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED(15 downto 6),
      DOUTBDOUT(5 downto 0) => q_buf(23 downto 18),
      DOUTPADOUTP(1 downto 0) => NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => \^rgb_img_dst_data_full_n\,
      ENBWREN => '1',
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => push,
      WEA(0) => push,
      WEBWE(3 downto 0) => B"0000"
    );
\q_tmp_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(0),
      Q => \q_tmp_reg_n_5_[16]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(1),
      Q => \q_tmp_reg_n_5_[17]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(2),
      Q => \q_tmp_reg_n_5_[18]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(3),
      Q => \q_tmp_reg_n_5_[19]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(4),
      Q => \q_tmp_reg_n_5_[20]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(5),
      Q => \q_tmp_reg_n_5_[21]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(6),
      Q => \q_tmp_reg_n_5_[22]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(7),
      Q => \q_tmp_reg_n_5_[23]\,
      R => ap_rst_n_inv
    );
\raddr[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__4_n_5\,
      I1 => \raddr_reg_n_5_[0]\,
      O => \raddr[0]_i_1__1_n_5\
    );
\raddr[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__4_n_5\,
      I1 => \raddr_reg_n_5_[1]\,
      I2 => \raddr_reg_n_5_[0]\,
      O => \raddr[1]_i_1__1_n_5\
    );
\raddr[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__4_n_5\,
      I1 => \raddr_reg_n_5_[0]\,
      I2 => \raddr_reg_n_5_[1]\,
      I3 => \raddr_reg_n_5_[2]\,
      O => \raddr[2]_i_1__1_n_5\
    );
\raddr[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__4_n_5\,
      I1 => \raddr_reg_n_5_[1]\,
      I2 => \raddr_reg_n_5_[0]\,
      I3 => \raddr_reg_n_5_[2]\,
      I4 => \raddr_reg_n_5_[3]\,
      O => \raddr[3]_i_1__1_n_5\
    );
\raddr[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__4_n_5\,
      I1 => \raddr_reg_n_5_[1]\,
      I2 => \raddr_reg_n_5_[0]\,
      I3 => \raddr_reg_n_5_[3]\,
      I4 => \raddr_reg_n_5_[2]\,
      I5 => \raddr_reg_n_5_[4]\,
      O => \raddr[4]_i_1__1_n_5\
    );
\raddr[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A20"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__4_n_5\,
      I1 => \mem_reg_bram_0_i_16__4_n_5\,
      I2 => \raddr_reg_n_5_[4]\,
      I3 => \raddr_reg_n_5_[5]\,
      O => \raddr[5]_i_1__1_n_5\
    );
\raddr[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAA2000"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__4_n_5\,
      I1 => \mem_reg_bram_0_i_16__4_n_5\,
      I2 => \raddr_reg_n_5_[5]\,
      I3 => \raddr_reg_n_5_[4]\,
      I4 => \raddr_reg_n_5_[6]\,
      O => \raddr[6]_i_1__1_n_5\
    );
\raddr[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAAAAAA"
    )
        port map (
      I0 => \raddr_reg_n_5_[7]\,
      I1 => \mem_reg_bram_0_i_16__4_n_5\,
      I2 => \raddr_reg_n_5_[5]\,
      I3 => \raddr_reg_n_5_[4]\,
      I4 => \raddr_reg_n_5_[6]\,
      O => \raddr[7]_i_1_n_5\
    );
\raddr[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0800"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__4_n_5\,
      I1 => \raddr_reg_n_5_[7]\,
      I2 => \mem_reg_bram_0_i_15__4_n_5\,
      I3 => \raddr_reg_n_5_[6]\,
      I4 => \raddr_reg_n_5_[8]\,
      O => \raddr[8]_i_1__0_n_5\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \raddr[0]_i_1__1_n_5\,
      Q => \raddr_reg_n_5_[0]\,
      R => ap_rst_n_inv
    );
\raddr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(10),
      Q => \raddr_reg_n_5_[10]\,
      R => ap_rst_n_inv
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \raddr[1]_i_1__1_n_5\,
      Q => \raddr_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \raddr[2]_i_1__1_n_5\,
      Q => \raddr_reg_n_5_[2]\,
      R => ap_rst_n_inv
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \raddr[3]_i_1__1_n_5\,
      Q => \raddr_reg_n_5_[3]\,
      R => ap_rst_n_inv
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \raddr[4]_i_1__1_n_5\,
      Q => \raddr_reg_n_5_[4]\,
      R => ap_rst_n_inv
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \raddr[5]_i_1__1_n_5\,
      Q => \raddr_reg_n_5_[5]\,
      R => ap_rst_n_inv
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \raddr[6]_i_1__1_n_5\,
      Q => \raddr_reg_n_5_[6]\,
      R => ap_rst_n_inv
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \raddr[7]_i_1_n_5\,
      Q => \raddr_reg_n_5_[7]\,
      R => ap_rst_n_inv
    );
\raddr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \raddr[8]_i_1__0_n_5\,
      Q => \raddr_reg_n_5_[8]\,
      R => ap_rst_n_inv
    );
\raddr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(9),
      Q => \raddr_reg_n_5_[9]\,
      R => ap_rst_n_inv
    );
\show_ahead_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4004"
    )
        port map (
      I0 => \show_ahead_i_2__1_n_5\,
      I1 => push,
      I2 => usedw_reg(0),
      I3 => \^pop\,
      O => show_ahead0
    );
\show_ahead_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => usedw_reg(4),
      I1 => usedw_reg(2),
      I2 => usedw_reg(5),
      I3 => usedw_reg(6),
      I4 => \show_ahead_i_3__1_n_5\,
      O => \show_ahead_i_2__1_n_5\
    );
\show_ahead_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => usedw_reg(10),
      I1 => usedw_reg(9),
      I2 => usedw_reg(1),
      I3 => usedw_reg(8),
      I4 => usedw_reg(3),
      I5 => usedw_reg(7),
      O => \show_ahead_i_3__1_n_5\
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead_reg_n_5,
      R => ap_rst_n_inv
    );
\usedw[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => usedw_reg(0),
      O => \usedw[0]_i_1__4_n_5\
    );
\usedw[10]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(9),
      I1 => usedw_reg(10),
      O => \usedw[10]_i_3__2_n_5\
    );
\usedw[10]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(8),
      I1 => usedw_reg(9),
      O => \usedw[10]_i_4__2_n_5\
    );
\usedw[8]_i_10__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => usedw_reg(1),
      I1 => \^pop\,
      I2 => push,
      O => \usedw[8]_i_10__4_n_5\
    );
\usedw[8]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => usedw_reg(1),
      O => \usedw[8]_i_2__1_n_5\
    );
\usedw[8]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(7),
      I1 => usedw_reg(8),
      O => \usedw[8]_i_3__1_n_5\
    );
\usedw[8]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(6),
      I1 => usedw_reg(7),
      O => \usedw[8]_i_4__1_n_5\
    );
\usedw[8]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(5),
      I1 => usedw_reg(6),
      O => \usedw[8]_i_5__1_n_5\
    );
\usedw[8]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(4),
      I1 => usedw_reg(5),
      O => \usedw[8]_i_6__1_n_5\
    );
\usedw[8]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(3),
      I1 => usedw_reg(4),
      O => \usedw[8]_i_7__1_n_5\
    );
\usedw[8]_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(2),
      I1 => usedw_reg(3),
      O => \usedw[8]_i_8__1_n_5\
    );
\usedw[8]_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(1),
      I1 => usedw_reg(2),
      O => \usedw[8]_i_9__1_n_5\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw[0]_i_1__4_n_5\,
      Q => usedw_reg(0),
      R => ap_rst_n_inv
    );
\usedw_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[10]_i_2__2_n_19\,
      Q => usedw_reg(10),
      R => ap_rst_n_inv
    );
\usedw_reg[10]_i_2__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \usedw_reg[8]_i_1__4_n_5\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_usedw_reg[10]_i_2__2_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \usedw_reg[10]_i_2__2_n_12\,
      DI(7 downto 1) => B"0000000",
      DI(0) => usedw_reg(8),
      O(7 downto 2) => \NLW_usedw_reg[10]_i_2__2_O_UNCONNECTED\(7 downto 2),
      O(1) => \usedw_reg[10]_i_2__2_n_19\,
      O(0) => \usedw_reg[10]_i_2__2_n_20\,
      S(7 downto 2) => B"000000",
      S(1) => \usedw[10]_i_3__2_n_5\,
      S(0) => \usedw[10]_i_4__2_n_5\
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1__4_n_20\,
      Q => usedw_reg(1),
      R => ap_rst_n_inv
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1__4_n_19\,
      Q => usedw_reg(2),
      R => ap_rst_n_inv
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1__4_n_18\,
      Q => usedw_reg(3),
      R => ap_rst_n_inv
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1__4_n_17\,
      Q => usedw_reg(4),
      R => ap_rst_n_inv
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1__4_n_16\,
      Q => usedw_reg(5),
      R => ap_rst_n_inv
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1__4_n_15\,
      Q => usedw_reg(6),
      R => ap_rst_n_inv
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1__4_n_14\,
      Q => usedw_reg(7),
      R => ap_rst_n_inv
    );
\usedw_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1__4_n_13\,
      Q => usedw_reg(8),
      R => ap_rst_n_inv
    );
\usedw_reg[8]_i_1__4\: unisim.vcomponents.CARRY8
     port map (
      CI => usedw_reg(0),
      CI_TOP => '0',
      CO(7) => \usedw_reg[8]_i_1__4_n_5\,
      CO(6) => \usedw_reg[8]_i_1__4_n_6\,
      CO(5) => \usedw_reg[8]_i_1__4_n_7\,
      CO(4) => \usedw_reg[8]_i_1__4_n_8\,
      CO(3) => \usedw_reg[8]_i_1__4_n_9\,
      CO(2) => \usedw_reg[8]_i_1__4_n_10\,
      CO(1) => \usedw_reg[8]_i_1__4_n_11\,
      CO(0) => \usedw_reg[8]_i_1__4_n_12\,
      DI(7 downto 1) => usedw_reg(7 downto 1),
      DI(0) => \usedw[8]_i_2__1_n_5\,
      O(7) => \usedw_reg[8]_i_1__4_n_13\,
      O(6) => \usedw_reg[8]_i_1__4_n_14\,
      O(5) => \usedw_reg[8]_i_1__4_n_15\,
      O(4) => \usedw_reg[8]_i_1__4_n_16\,
      O(3) => \usedw_reg[8]_i_1__4_n_17\,
      O(2) => \usedw_reg[8]_i_1__4_n_18\,
      O(1) => \usedw_reg[8]_i_1__4_n_19\,
      O(0) => \usedw_reg[8]_i_1__4_n_20\,
      S(7) => \usedw[8]_i_3__1_n_5\,
      S(6) => \usedw[8]_i_4__1_n_5\,
      S(5) => \usedw[8]_i_5__1_n_5\,
      S(4) => \usedw[8]_i_6__1_n_5\,
      S(3) => \usedw[8]_i_7__1_n_5\,
      S(2) => \usedw[8]_i_8__1_n_5\,
      S(1) => \usedw[8]_i_9__1_n_5\,
      S(0) => \usedw[8]_i_10__4_n_5\
    );
\usedw_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[10]_i_2__2_n_20\,
      Q => usedw_reg(9),
      R => ap_rst_n_inv
    );
\waddr[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3323333333333333"
    )
        port map (
      I0 => \waddr[10]_i_2__4_n_5\,
      I1 => waddr(0),
      I2 => waddr(8),
      I3 => waddr(7),
      I4 => waddr(10),
      I5 => waddr(9),
      O => \waddr[0]_i_1__2_n_5\
    );
\waddr[10]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC6CCCCCCCCCCC4C"
    )
        port map (
      I0 => waddr(9),
      I1 => waddr(10),
      I2 => waddr(8),
      I3 => \waddr[10]_i_2__4_n_5\,
      I4 => waddr(7),
      I5 => waddr(0),
      O => \waddr[10]_i_1__4_n_5\
    );
\waddr[10]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(6),
      I2 => waddr(3),
      I3 => waddr(4),
      I4 => waddr(2),
      I5 => waddr(1),
      O => \waddr[10]_i_2__4_n_5\
    );
\waddr[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FB0"
    )
        port map (
      I0 => \waddr[2]_i_2__2_n_5\,
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      O => \waddr[1]_i_1__4_n_5\
    );
\waddr[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FA0"
    )
        port map (
      I0 => waddr(0),
      I1 => \waddr[2]_i_2__2_n_5\,
      I2 => waddr(1),
      I3 => waddr(2),
      O => \waddr[2]_i_1__4_n_5\
    );
\waddr[2]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => waddr(9),
      I1 => waddr(10),
      I2 => waddr(7),
      I3 => waddr(8),
      I4 => \waddr[2]_i_3__2_n_5\,
      O => \waddr[2]_i_2__2_n_5\
    );
\waddr[2]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(3),
      I2 => waddr(6),
      I3 => waddr(5),
      O => \waddr[2]_i_3__2_n_5\
    );
\waddr[3]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFB0A0B0A0B0A0B0"
    )
        port map (
      I0 => \waddr[4]_i_2__2_n_5\,
      I1 => waddr(4),
      I2 => waddr(3),
      I3 => waddr(0),
      I4 => waddr(2),
      I5 => waddr(1),
      O => \waddr[3]_i_1__4_n_5\
    );
\waddr[4]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFFC0000000"
    )
        port map (
      I0 => \waddr[4]_i_2__2_n_5\,
      I1 => waddr(1),
      I2 => waddr(2),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(4),
      O => \waddr[4]_i_1__4_n_5\
    );
\waddr[4]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF15FFFFFF"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(5),
      I2 => waddr(6),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => \waddr[5]_i_3__2_n_5\,
      O => \waddr[4]_i_2__2_n_5\
    );
\waddr[5]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0FCF01C"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(0),
      I2 => waddr(5),
      I3 => \waddr[5]_i_2__4_n_5\,
      I4 => \waddr[5]_i_3__2_n_5\,
      I5 => \waddr[5]_i_4__2_n_5\,
      O => \waddr[5]_i_1__4_n_5\
    );
\waddr[5]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(2),
      O => \waddr[5]_i_2__4_n_5\
    );
\waddr[5]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F7FF"
    )
        port map (
      I0 => waddr(9),
      I1 => waddr(10),
      I2 => waddr(7),
      I3 => waddr(8),
      I4 => waddr(0),
      O => \waddr[5]_i_3__2_n_5\
    );
\waddr[5]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(4),
      O => \waddr[5]_i_4__2_n_5\
    );
\waddr[6]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F858F0F0F0F0F0F0"
    )
        port map (
      I0 => waddr(5),
      I1 => \waddr[6]_i_2__2_n_5\,
      I2 => waddr(6),
      I3 => \waddr[6]_i_3__2_n_5\,
      I4 => waddr(4),
      I5 => waddr(3),
      O => \waddr[6]_i_1__4_n_5\
    );
\waddr[6]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(2),
      I2 => waddr(1),
      O => \waddr[6]_i_2__2_n_5\
    );
\waddr[6]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF51555555"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(8),
      I2 => waddr(7),
      I3 => waddr(10),
      I4 => waddr(9),
      I5 => \waddr[5]_i_2__4_n_5\,
      O => \waddr[6]_i_3__2_n_5\
    );
\waddr[7]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \waddr[7]_i_2__2_n_5\,
      I1 => waddr(7),
      O => \waddr[7]_i_1__4_n_5\
    );
\waddr[7]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(2),
      I2 => \waddr[5]_i_4__2_n_5\,
      I3 => waddr(6),
      I4 => waddr(5),
      I5 => waddr(0),
      O => \waddr[7]_i_2__2_n_5\
    );
\waddr[8]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCC686C6C6C"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(8),
      I2 => waddr(7),
      I3 => waddr(9),
      I4 => waddr(10),
      I5 => \waddr[10]_i_2__4_n_5\,
      O => \waddr[8]_i_1__4_n_5\
    );
\waddr[9]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC3CCCCCCCCCCC4C"
    )
        port map (
      I0 => waddr(10),
      I1 => waddr(9),
      I2 => waddr(8),
      I3 => \waddr[10]_i_2__4_n_5\,
      I4 => waddr(7),
      I5 => waddr(0),
      O => \waddr[9]_i_1__4_n_5\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[0]_i_1__2_n_5\,
      Q => waddr(0),
      R => ap_rst_n_inv
    );
\waddr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[10]_i_1__4_n_5\,
      Q => waddr(10),
      R => ap_rst_n_inv
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[1]_i_1__4_n_5\,
      Q => waddr(1),
      R => ap_rst_n_inv
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[2]_i_1__4_n_5\,
      Q => waddr(2),
      R => ap_rst_n_inv
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[3]_i_1__4_n_5\,
      Q => waddr(3),
      R => ap_rst_n_inv
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[4]_i_1__4_n_5\,
      Q => waddr(4),
      R => ap_rst_n_inv
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[5]_i_1__4_n_5\,
      Q => waddr(5),
      R => ap_rst_n_inv
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[6]_i_1__4_n_5\,
      Q => waddr(6),
      R => ap_rst_n_inv
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[7]_i_1__4_n_5\,
      Q => waddr(7),
      R => ap_rst_n_inv
    );
\waddr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[8]_i_1__4_n_5\,
      Q => waddr(8),
      R => ap_rst_n_inv
    );
\waddr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[9]_i_1__4_n_5\,
      Q => waddr(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w24_d1920_A_2 is
  port (
    rgb_img_src_data_empty_n : out STD_LOGIC;
    rgb_img_src_data_full_n : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 23 downto 0 );
    empty_n : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    dout_valid_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Loop_loop_height_proc1821_U0_rgb_img_src_data_write : in STD_LOGIC;
    pop : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 23 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w24_d1920_A_2 : entity is "edge_canny_detector_fifo_w24_d1920_A";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w24_d1920_A_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w24_d1920_A_2 is
  signal \dout_buf[0]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[10]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[11]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[12]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[13]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[14]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[15]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[16]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[17]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[18]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[19]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[20]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[21]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[22]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[23]_i_2_n_5\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[7]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[8]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[9]_i_1_n_5\ : STD_LOGIC;
  signal \^empty_n\ : STD_LOGIC;
  signal empty_n_i_1_n_5 : STD_LOGIC;
  signal \full_n_i_1__3_n_5\ : STD_LOGIC;
  signal \full_n_i_2__1_n_5\ : STD_LOGIC;
  signal \full_n_i_3__1_n_5\ : STD_LOGIC;
  signal \full_n_i_4__1_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_13__2_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_14__2_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_15__1_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_16__2_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_18__0_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_19__1_n_5\ : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal q_tmp : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal raddr : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \raddr[0]_i_1_n_5\ : STD_LOGIC;
  signal \raddr[1]_i_1_n_5\ : STD_LOGIC;
  signal \raddr[2]_i_1_n_5\ : STD_LOGIC;
  signal \raddr[3]_i_1_n_5\ : STD_LOGIC;
  signal \raddr[4]_i_1_n_5\ : STD_LOGIC;
  signal \raddr[5]_i_1_n_5\ : STD_LOGIC;
  signal \raddr[6]_i_1_n_5\ : STD_LOGIC;
  signal \raddr[7]_i_1__0_n_5\ : STD_LOGIC;
  signal \raddr[8]_i_1_n_5\ : STD_LOGIC;
  signal \^rgb_img_src_data_full_n\ : STD_LOGIC;
  signal rnext : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal show_ahead : STD_LOGIC;
  signal show_ahead0 : STD_LOGIC;
  signal show_ahead_i_2_n_5 : STD_LOGIC;
  signal show_ahead_i_3_n_5 : STD_LOGIC;
  signal \usedw[0]_i_1__1_n_5\ : STD_LOGIC;
  signal \usedw[10]_i_3_n_5\ : STD_LOGIC;
  signal \usedw[10]_i_4_n_5\ : STD_LOGIC;
  signal \usedw[8]_i_10__3_n_5\ : STD_LOGIC;
  signal \usedw[8]_i_2__2_n_5\ : STD_LOGIC;
  signal \usedw[8]_i_3__2_n_5\ : STD_LOGIC;
  signal \usedw[8]_i_4__2_n_5\ : STD_LOGIC;
  signal \usedw[8]_i_5__2_n_5\ : STD_LOGIC;
  signal \usedw[8]_i_6__2_n_5\ : STD_LOGIC;
  signal \usedw[8]_i_7__2_n_5\ : STD_LOGIC;
  signal \usedw[8]_i_8__2_n_5\ : STD_LOGIC;
  signal \usedw[8]_i_9__2_n_5\ : STD_LOGIC;
  signal usedw_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \usedw_reg[10]_i_2_n_12\ : STD_LOGIC;
  signal \usedw_reg[10]_i_2_n_19\ : STD_LOGIC;
  signal \usedw_reg[10]_i_2_n_20\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__1_n_10\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__1_n_11\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__1_n_12\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__1_n_13\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__1_n_14\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__1_n_15\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__1_n_16\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__1_n_17\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__1_n_18\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__1_n_19\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__1_n_20\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__1_n_5\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__1_n_6\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__1_n_7\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__1_n_8\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__1_n_9\ : STD_LOGIC;
  signal waddr : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \waddr[0]_i_1_n_5\ : STD_LOGIC;
  signal \waddr[10]_i_1__2_n_5\ : STD_LOGIC;
  signal \waddr[10]_i_2__1_n_5\ : STD_LOGIC;
  signal \waddr[1]_i_1__1_n_5\ : STD_LOGIC;
  signal \waddr[2]_i_1__1_n_5\ : STD_LOGIC;
  signal \waddr[2]_i_2_n_5\ : STD_LOGIC;
  signal \waddr[2]_i_3_n_5\ : STD_LOGIC;
  signal \waddr[3]_i_1__1_n_5\ : STD_LOGIC;
  signal \waddr[4]_i_1__1_n_5\ : STD_LOGIC;
  signal \waddr[4]_i_2_n_5\ : STD_LOGIC;
  signal \waddr[5]_i_1__1_n_5\ : STD_LOGIC;
  signal \waddr[5]_i_2__1_n_5\ : STD_LOGIC;
  signal \waddr[5]_i_3_n_5\ : STD_LOGIC;
  signal \waddr[5]_i_4_n_5\ : STD_LOGIC;
  signal \waddr[6]_i_1__1_n_5\ : STD_LOGIC;
  signal \waddr[6]_i_2_n_5\ : STD_LOGIC;
  signal \waddr[6]_i_3_n_5\ : STD_LOGIC;
  signal \waddr[7]_i_1__1_n_5\ : STD_LOGIC;
  signal \waddr[7]_i_2_n_5\ : STD_LOGIC;
  signal \waddr[8]_i_1__1_n_5\ : STD_LOGIC;
  signal \waddr[9]_i_1__1_n_5\ : STD_LOGIC;
  signal NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 6 );
  signal NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_usedw_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_usedw_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_buf[0]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \dout_buf[10]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \dout_buf[11]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \dout_buf[12]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \dout_buf[13]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \dout_buf[14]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \dout_buf[15]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \dout_buf[16]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \dout_buf[17]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \dout_buf[18]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \dout_buf[19]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \dout_buf[1]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \dout_buf[20]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \dout_buf[21]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \dout_buf[22]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \dout_buf[23]_i_2\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \dout_buf[2]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \dout_buf[3]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \dout_buf[4]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \dout_buf[5]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \dout_buf[6]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \dout_buf[7]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \dout_buf[8]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \dout_buf[9]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of empty_n_i_1 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \full_n_i_4__1\ : label is "soft_lutpair130";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg_bram_0 : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg_bram_0 : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of mem_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_bram_0 : label is 46056;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_bram_0 : label is "rgb_img_src_data_U/mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_bram_0 : label is "RAM_SDP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg_bram_0 : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg_bram_0 : label is 17;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_bram_0 : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_bram_0 : label is 17;
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_10__2\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_11__2\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_16__2\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_1__0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_2__2\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_6__2\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_7__0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_9__2\ : label is "soft_lutpair123";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg_bram_1 : label is "p0_d6";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg_bram_1 : label is "p0_d6";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_bram_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of mem_reg_bram_1 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of mem_reg_bram_1 : label is 46056;
  attribute RTL_RAM_NAME of mem_reg_bram_1 : label is "rgb_img_src_data_U/mem";
  attribute RTL_RAM_TYPE of mem_reg_bram_1 : label is "RAM_SDP";
  attribute bram_addr_begin of mem_reg_bram_1 : label is 0;
  attribute bram_addr_end of mem_reg_bram_1 : label is 2047;
  attribute bram_slice_begin of mem_reg_bram_1 : label is 18;
  attribute bram_slice_end of mem_reg_bram_1 : label is 23;
  attribute ram_addr_begin of mem_reg_bram_1 : label is 0;
  attribute ram_addr_end of mem_reg_bram_1 : label is 2047;
  attribute ram_offset of mem_reg_bram_1 : label is 0;
  attribute ram_slice_begin of mem_reg_bram_1 : label is 18;
  attribute ram_slice_end of mem_reg_bram_1 : label is 23;
  attribute SOFT_HLUTNM of \raddr[0]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \raddr[1]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \raddr[2]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \raddr[3]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \raddr[5]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \raddr[6]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \show_ahead_i_1__3\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \usedw[0]_i_1__1\ : label is "soft_lutpair130";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \usedw_reg[10]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[10]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \usedw_reg[8]_i_1__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[8]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \waddr[1]_i_1__1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \waddr[2]_i_1__1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \waddr[2]_i_3\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \waddr[5]_i_2__1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \waddr[5]_i_4\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \waddr[6]_i_2\ : label is "soft_lutpair144";
begin
  empty_n <= \^empty_n\;
  rgb_img_src_data_full_n <= \^rgb_img_src_data_full_n\;
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(0),
      I1 => q_buf(0),
      I2 => show_ahead,
      O => \dout_buf[0]_i_1_n_5\
    );
\dout_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(10),
      I1 => q_buf(10),
      I2 => show_ahead,
      O => \dout_buf[10]_i_1_n_5\
    );
\dout_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(11),
      I1 => q_buf(11),
      I2 => show_ahead,
      O => \dout_buf[11]_i_1_n_5\
    );
\dout_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(12),
      I1 => q_buf(12),
      I2 => show_ahead,
      O => \dout_buf[12]_i_1_n_5\
    );
\dout_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(13),
      I1 => q_buf(13),
      I2 => show_ahead,
      O => \dout_buf[13]_i_1_n_5\
    );
\dout_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(14),
      I1 => q_buf(14),
      I2 => show_ahead,
      O => \dout_buf[14]_i_1_n_5\
    );
\dout_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(15),
      I1 => q_buf(15),
      I2 => show_ahead,
      O => \dout_buf[15]_i_1_n_5\
    );
\dout_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(16),
      I1 => q_buf(16),
      I2 => show_ahead,
      O => \dout_buf[16]_i_1_n_5\
    );
\dout_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(17),
      I1 => q_buf(17),
      I2 => show_ahead,
      O => \dout_buf[17]_i_1_n_5\
    );
\dout_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(18),
      I1 => q_buf(18),
      I2 => show_ahead,
      O => \dout_buf[18]_i_1_n_5\
    );
\dout_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(19),
      I1 => q_buf(19),
      I2 => show_ahead,
      O => \dout_buf[19]_i_1_n_5\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(1),
      I1 => q_buf(1),
      I2 => show_ahead,
      O => \dout_buf[1]_i_1_n_5\
    );
\dout_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(20),
      I1 => q_buf(20),
      I2 => show_ahead,
      O => \dout_buf[20]_i_1_n_5\
    );
\dout_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(21),
      I1 => q_buf(21),
      I2 => show_ahead,
      O => \dout_buf[21]_i_1_n_5\
    );
\dout_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(22),
      I1 => q_buf(22),
      I2 => show_ahead,
      O => \dout_buf[22]_i_1_n_5\
    );
\dout_buf[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(23),
      I1 => q_buf(23),
      I2 => show_ahead,
      O => \dout_buf[23]_i_2_n_5\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(2),
      I1 => q_buf(2),
      I2 => show_ahead,
      O => \dout_buf[2]_i_1_n_5\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(3),
      I1 => q_buf(3),
      I2 => show_ahead,
      O => \dout_buf[3]_i_1_n_5\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(4),
      I1 => q_buf(4),
      I2 => show_ahead,
      O => \dout_buf[4]_i_1_n_5\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(5),
      I1 => q_buf(5),
      I2 => show_ahead,
      O => \dout_buf[5]_i_1_n_5\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(6),
      I1 => q_buf(6),
      I2 => show_ahead,
      O => \dout_buf[6]_i_1_n_5\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(7),
      I1 => q_buf(7),
      I2 => show_ahead,
      O => \dout_buf[7]_i_1_n_5\
    );
\dout_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(8),
      I1 => q_buf(8),
      I2 => show_ahead,
      O => \dout_buf[8]_i_1_n_5\
    );
\dout_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(9),
      I1 => q_buf(9),
      I2 => show_ahead,
      O => \dout_buf[9]_i_1_n_5\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[0]_i_1_n_5\,
      Q => Q(0),
      R => ap_rst_n_inv
    );
\dout_buf_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[10]_i_1_n_5\,
      Q => Q(10),
      R => ap_rst_n_inv
    );
\dout_buf_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[11]_i_1_n_5\,
      Q => Q(11),
      R => ap_rst_n_inv
    );
\dout_buf_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[12]_i_1_n_5\,
      Q => Q(12),
      R => ap_rst_n_inv
    );
\dout_buf_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[13]_i_1_n_5\,
      Q => Q(13),
      R => ap_rst_n_inv
    );
\dout_buf_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[14]_i_1_n_5\,
      Q => Q(14),
      R => ap_rst_n_inv
    );
\dout_buf_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[15]_i_1_n_5\,
      Q => Q(15),
      R => ap_rst_n_inv
    );
\dout_buf_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[16]_i_1_n_5\,
      Q => Q(16),
      R => ap_rst_n_inv
    );
\dout_buf_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[17]_i_1_n_5\,
      Q => Q(17),
      R => ap_rst_n_inv
    );
\dout_buf_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[18]_i_1_n_5\,
      Q => Q(18),
      R => ap_rst_n_inv
    );
\dout_buf_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[19]_i_1_n_5\,
      Q => Q(19),
      R => ap_rst_n_inv
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[1]_i_1_n_5\,
      Q => Q(1),
      R => ap_rst_n_inv
    );
\dout_buf_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[20]_i_1_n_5\,
      Q => Q(20),
      R => ap_rst_n_inv
    );
\dout_buf_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[21]_i_1_n_5\,
      Q => Q(21),
      R => ap_rst_n_inv
    );
\dout_buf_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[22]_i_1_n_5\,
      Q => Q(22),
      R => ap_rst_n_inv
    );
\dout_buf_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[23]_i_2_n_5\,
      Q => Q(23),
      R => ap_rst_n_inv
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[2]_i_1_n_5\,
      Q => Q(2),
      R => ap_rst_n_inv
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[3]_i_1_n_5\,
      Q => Q(3),
      R => ap_rst_n_inv
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[4]_i_1_n_5\,
      Q => Q(4),
      R => ap_rst_n_inv
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[5]_i_1_n_5\,
      Q => Q(5),
      R => ap_rst_n_inv
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[6]_i_1_n_5\,
      Q => Q(6),
      R => ap_rst_n_inv
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[7]_i_1_n_5\,
      Q => Q(7),
      R => ap_rst_n_inv
    );
\dout_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[8]_i_1_n_5\,
      Q => Q(8),
      R => ap_rst_n_inv
    );
\dout_buf_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[9]_i_1_n_5\,
      Q => Q(9),
      R => ap_rst_n_inv
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => dout_valid_reg_0,
      Q => rgb_img_src_data_empty_n,
      R => ap_rst_n_inv
    );
empty_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FD0"
    )
        port map (
      I0 => usedw_reg(0),
      I1 => show_ahead_i_2_n_5,
      I2 => pop,
      I3 => Loop_loop_height_proc1821_U0_rgb_img_src_data_write,
      I4 => \^empty_n\,
      O => empty_n_i_1_n_5
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_5,
      Q => \^empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF5FD5"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__1_n_5\,
      I2 => Loop_loop_height_proc1821_U0_rgb_img_src_data_write,
      I3 => pop,
      I4 => \^rgb_img_src_data_full_n\,
      O => \full_n_i_1__3_n_5\
    );
\full_n_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF7F"
    )
        port map (
      I0 => usedw_reg(5),
      I1 => usedw_reg(4),
      I2 => usedw_reg(3),
      I3 => \full_n_i_3__1_n_5\,
      I4 => \full_n_i_4__1_n_5\,
      O => \full_n_i_2__1_n_5\
    );
\full_n_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => usedw_reg(10),
      I1 => usedw_reg(9),
      I2 => usedw_reg(6),
      I3 => usedw_reg(7),
      O => \full_n_i_3__1_n_5\
    );
\full_n_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => usedw_reg(1),
      I1 => usedw_reg(8),
      I2 => usedw_reg(2),
      I3 => usedw_reg(0),
      O => \full_n_i_4__1_n_5\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__3_n_5\,
      Q => \^rgb_img_src_data_full_n\,
      R => '0'
    );
mem_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(14 downto 4) => waddr(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(14 downto 4) => rnext(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_mem_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 16) => B"0000000000000000",
      DINADIN(15 downto 0) => if_din(15 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000001111111111111111",
      DINPADINP(3 downto 2) => B"00",
      DINPADINP(1 downto 0) => if_din(17 downto 16),
      DINPBDINP(3 downto 0) => B"0011",
      DOUTADOUT(31 downto 0) => NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 16) => NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 16),
      DOUTBDOUT(15 downto 0) => q_buf(15 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 2) => NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 2),
      DOUTPBDOUTP(1 downto 0) => q_buf(17 downto 16),
      ECCPARITY(7 downto 0) => NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \^rgb_img_src_data_full_n\,
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => Loop_loop_height_proc1821_U0_rgb_img_src_data_write,
      WEA(2) => Loop_loop_height_proc1821_U0_rgb_img_src_data_write,
      WEA(1) => Loop_loop_height_proc1821_U0_rgb_img_src_data_write,
      WEA(0) => Loop_loop_height_proc1821_U0_rgb_img_src_data_write,
      WEBWE(7 downto 0) => B"00000000"
    );
\mem_reg_bram_0_i_10__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F80"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__2_n_5\,
      I1 => raddr(0),
      I2 => pop,
      I3 => raddr(1),
      O => rnext(1)
    );
\mem_reg_bram_0_i_11__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__2_n_5\,
      I1 => pop,
      I2 => raddr(0),
      O => rnext(0)
    );
\mem_reg_bram_0_i_13__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF7"
    )
        port map (
      I0 => raddr(9),
      I1 => raddr(10),
      I2 => raddr(0),
      I3 => \mem_reg_bram_0_i_18__0_n_5\,
      I4 => \mem_reg_bram_0_i_19__1_n_5\,
      O => \mem_reg_bram_0_i_13__2_n_5\
    );
\mem_reg_bram_0_i_14__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => raddr(8),
      I1 => raddr(7),
      I2 => raddr(4),
      I3 => raddr(5),
      I4 => \mem_reg_bram_0_i_16__2_n_5\,
      I5 => raddr(6),
      O => \mem_reg_bram_0_i_14__2_n_5\
    );
\mem_reg_bram_0_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(3),
      I2 => raddr(0),
      I3 => raddr(1),
      I4 => raddr(5),
      I5 => raddr(4),
      O => \mem_reg_bram_0_i_15__1_n_5\
    );
\mem_reg_bram_0_i_16__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => raddr(1),
      I1 => raddr(0),
      I2 => raddr(3),
      I3 => raddr(2),
      O => \mem_reg_bram_0_i_16__2_n_5\
    );
\mem_reg_bram_0_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => raddr(6),
      I1 => raddr(5),
      I2 => raddr(8),
      I3 => raddr(1),
      O => \mem_reg_bram_0_i_18__0_n_5\
    );
\mem_reg_bram_0_i_19__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(7),
      I2 => raddr(4),
      I3 => raddr(3),
      O => \mem_reg_bram_0_i_19__1_n_5\
    );
\mem_reg_bram_0_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF8000"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__2_n_5\,
      I1 => \mem_reg_bram_0_i_14__2_n_5\,
      I2 => raddr(9),
      I3 => pop,
      I4 => raddr(10),
      O => rnext(10)
    );
\mem_reg_bram_0_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F80"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__2_n_5\,
      I1 => \mem_reg_bram_0_i_14__2_n_5\,
      I2 => pop,
      I3 => raddr(9),
      O => rnext(9)
    );
\mem_reg_bram_0_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AAFFFF08000000"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__2_n_5\,
      I1 => raddr(6),
      I2 => \mem_reg_bram_0_i_15__1_n_5\,
      I3 => raddr(7),
      I4 => pop,
      I5 => raddr(8),
      O => rnext(8)
    );
\mem_reg_bram_0_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFF20000000"
    )
        port map (
      I0 => raddr(6),
      I1 => \mem_reg_bram_0_i_16__2_n_5\,
      I2 => raddr(5),
      I3 => raddr(4),
      I4 => pop,
      I5 => raddr(7),
      O => rnext(7)
    );
\mem_reg_bram_0_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAAFFFF20000000"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__2_n_5\,
      I1 => \mem_reg_bram_0_i_16__2_n_5\,
      I2 => raddr(5),
      I3 => raddr(4),
      I4 => pop,
      I5 => raddr(6),
      O => rnext(6)
    );
\mem_reg_bram_0_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AFF2000"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__2_n_5\,
      I1 => \mem_reg_bram_0_i_16__2_n_5\,
      I2 => raddr(4),
      I3 => pop,
      I4 => raddr(5),
      O => rnext(5)
    );
\mem_reg_bram_0_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F20"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__2_n_5\,
      I1 => \mem_reg_bram_0_i_16__2_n_5\,
      I2 => pop,
      I3 => raddr(4),
      O => rnext(4)
    );
\mem_reg_bram_0_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAFFFF80000000"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__2_n_5\,
      I1 => raddr(1),
      I2 => raddr(0),
      I3 => raddr(2),
      I4 => pop,
      I5 => raddr(3),
      O => rnext(3)
    );
\mem_reg_bram_0_i_9__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF8000"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__2_n_5\,
      I1 => raddr(0),
      I2 => raddr(1),
      I3 => pop,
      I4 => raddr(2),
      O => rnext(2)
    );
mem_reg_bram_1: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => waddr(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => rnext(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 6) => B"0000000000",
      DINADIN(5 downto 0) => if_din(23 downto 18),
      DINBDIN(15 downto 0) => B"0000000000111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 6) => NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED(15 downto 6),
      DOUTBDOUT(5 downto 0) => q_buf(23 downto 18),
      DOUTPADOUTP(1 downto 0) => NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => \^rgb_img_src_data_full_n\,
      ENBWREN => '1',
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => Loop_loop_height_proc1821_U0_rgb_img_src_data_write,
      WEA(0) => Loop_loop_height_proc1821_U0_rgb_img_src_data_write,
      WEBWE(3 downto 0) => B"0000"
    );
\q_tmp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1821_U0_rgb_img_src_data_write,
      D => if_din(0),
      Q => q_tmp(0),
      R => ap_rst_n_inv
    );
\q_tmp_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1821_U0_rgb_img_src_data_write,
      D => if_din(10),
      Q => q_tmp(10),
      R => ap_rst_n_inv
    );
\q_tmp_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1821_U0_rgb_img_src_data_write,
      D => if_din(11),
      Q => q_tmp(11),
      R => ap_rst_n_inv
    );
\q_tmp_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1821_U0_rgb_img_src_data_write,
      D => if_din(12),
      Q => q_tmp(12),
      R => ap_rst_n_inv
    );
\q_tmp_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1821_U0_rgb_img_src_data_write,
      D => if_din(13),
      Q => q_tmp(13),
      R => ap_rst_n_inv
    );
\q_tmp_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1821_U0_rgb_img_src_data_write,
      D => if_din(14),
      Q => q_tmp(14),
      R => ap_rst_n_inv
    );
\q_tmp_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1821_U0_rgb_img_src_data_write,
      D => if_din(15),
      Q => q_tmp(15),
      R => ap_rst_n_inv
    );
\q_tmp_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1821_U0_rgb_img_src_data_write,
      D => if_din(16),
      Q => q_tmp(16),
      R => ap_rst_n_inv
    );
\q_tmp_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1821_U0_rgb_img_src_data_write,
      D => if_din(17),
      Q => q_tmp(17),
      R => ap_rst_n_inv
    );
\q_tmp_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1821_U0_rgb_img_src_data_write,
      D => if_din(18),
      Q => q_tmp(18),
      R => ap_rst_n_inv
    );
\q_tmp_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1821_U0_rgb_img_src_data_write,
      D => if_din(19),
      Q => q_tmp(19),
      R => ap_rst_n_inv
    );
\q_tmp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1821_U0_rgb_img_src_data_write,
      D => if_din(1),
      Q => q_tmp(1),
      R => ap_rst_n_inv
    );
\q_tmp_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1821_U0_rgb_img_src_data_write,
      D => if_din(20),
      Q => q_tmp(20),
      R => ap_rst_n_inv
    );
\q_tmp_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1821_U0_rgb_img_src_data_write,
      D => if_din(21),
      Q => q_tmp(21),
      R => ap_rst_n_inv
    );
\q_tmp_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1821_U0_rgb_img_src_data_write,
      D => if_din(22),
      Q => q_tmp(22),
      R => ap_rst_n_inv
    );
\q_tmp_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1821_U0_rgb_img_src_data_write,
      D => if_din(23),
      Q => q_tmp(23),
      R => ap_rst_n_inv
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1821_U0_rgb_img_src_data_write,
      D => if_din(2),
      Q => q_tmp(2),
      R => ap_rst_n_inv
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1821_U0_rgb_img_src_data_write,
      D => if_din(3),
      Q => q_tmp(3),
      R => ap_rst_n_inv
    );
\q_tmp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1821_U0_rgb_img_src_data_write,
      D => if_din(4),
      Q => q_tmp(4),
      R => ap_rst_n_inv
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1821_U0_rgb_img_src_data_write,
      D => if_din(5),
      Q => q_tmp(5),
      R => ap_rst_n_inv
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1821_U0_rgb_img_src_data_write,
      D => if_din(6),
      Q => q_tmp(6),
      R => ap_rst_n_inv
    );
\q_tmp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1821_U0_rgb_img_src_data_write,
      D => if_din(7),
      Q => q_tmp(7),
      R => ap_rst_n_inv
    );
\q_tmp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1821_U0_rgb_img_src_data_write,
      D => if_din(8),
      Q => q_tmp(8),
      R => ap_rst_n_inv
    );
\q_tmp_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1821_U0_rgb_img_src_data_write,
      D => if_din(9),
      Q => q_tmp(9),
      R => ap_rst_n_inv
    );
\raddr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__2_n_5\,
      I1 => raddr(0),
      O => \raddr[0]_i_1_n_5\
    );
\raddr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__2_n_5\,
      I1 => raddr(1),
      I2 => raddr(0),
      O => \raddr[1]_i_1_n_5\
    );
\raddr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__2_n_5\,
      I1 => raddr(0),
      I2 => raddr(1),
      I3 => raddr(2),
      O => \raddr[2]_i_1_n_5\
    );
\raddr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__2_n_5\,
      I1 => raddr(1),
      I2 => raddr(0),
      I3 => raddr(2),
      I4 => raddr(3),
      O => \raddr[3]_i_1_n_5\
    );
\raddr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__2_n_5\,
      I1 => raddr(1),
      I2 => raddr(0),
      I3 => raddr(3),
      I4 => raddr(2),
      I5 => raddr(4),
      O => \raddr[4]_i_1_n_5\
    );
\raddr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A20"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__2_n_5\,
      I1 => \mem_reg_bram_0_i_16__2_n_5\,
      I2 => raddr(4),
      I3 => raddr(5),
      O => \raddr[5]_i_1_n_5\
    );
\raddr[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAA2000"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__2_n_5\,
      I1 => \mem_reg_bram_0_i_16__2_n_5\,
      I2 => raddr(5),
      I3 => raddr(4),
      I4 => raddr(6),
      O => \raddr[6]_i_1_n_5\
    );
\raddr[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => raddr(7),
      I1 => raddr(6),
      I2 => \mem_reg_bram_0_i_16__2_n_5\,
      I3 => raddr(5),
      I4 => raddr(4),
      O => \raddr[7]_i_1__0_n_5\
    );
\raddr[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0800"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__2_n_5\,
      I1 => raddr(6),
      I2 => \mem_reg_bram_0_i_15__1_n_5\,
      I3 => raddr(7),
      I4 => raddr(8),
      O => \raddr[8]_i_1_n_5\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[0]_i_1_n_5\,
      Q => raddr(0),
      R => ap_rst_n_inv
    );
\raddr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(10),
      Q => raddr(10),
      R => ap_rst_n_inv
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[1]_i_1_n_5\,
      Q => raddr(1),
      R => ap_rst_n_inv
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[2]_i_1_n_5\,
      Q => raddr(2),
      R => ap_rst_n_inv
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[3]_i_1_n_5\,
      Q => raddr(3),
      R => ap_rst_n_inv
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[4]_i_1_n_5\,
      Q => raddr(4),
      R => ap_rst_n_inv
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[5]_i_1_n_5\,
      Q => raddr(5),
      R => ap_rst_n_inv
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[6]_i_1_n_5\,
      Q => raddr(6),
      R => ap_rst_n_inv
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[7]_i_1__0_n_5\,
      Q => raddr(7),
      R => ap_rst_n_inv
    );
\raddr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[8]_i_1_n_5\,
      Q => raddr(8),
      R => ap_rst_n_inv
    );
\raddr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(9),
      Q => raddr(9),
      R => ap_rst_n_inv
    );
\show_ahead_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0090"
    )
        port map (
      I0 => pop,
      I1 => usedw_reg(0),
      I2 => Loop_loop_height_proc1821_U0_rgb_img_src_data_write,
      I3 => show_ahead_i_2_n_5,
      O => show_ahead0
    );
show_ahead_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => usedw_reg(5),
      I1 => usedw_reg(3),
      I2 => usedw_reg(8),
      I3 => usedw_reg(4),
      I4 => show_ahead_i_3_n_5,
      O => show_ahead_i_2_n_5
    );
show_ahead_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => usedw_reg(10),
      I1 => usedw_reg(9),
      I2 => usedw_reg(6),
      I3 => usedw_reg(2),
      I4 => usedw_reg(7),
      I5 => usedw_reg(1),
      O => show_ahead_i_3_n_5
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead,
      R => ap_rst_n_inv
    );
\usedw[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => usedw_reg(0),
      O => \usedw[0]_i_1__1_n_5\
    );
\usedw[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(9),
      I1 => usedw_reg(10),
      O => \usedw[10]_i_3_n_5\
    );
\usedw[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(8),
      I1 => usedw_reg(9),
      O => \usedw[10]_i_4_n_5\
    );
\usedw[8]_i_10__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => usedw_reg(1),
      I1 => pop,
      I2 => Loop_loop_height_proc1821_U0_rgb_img_src_data_write,
      O => \usedw[8]_i_10__3_n_5\
    );
\usedw[8]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => usedw_reg(1),
      O => \usedw[8]_i_2__2_n_5\
    );
\usedw[8]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(7),
      I1 => usedw_reg(8),
      O => \usedw[8]_i_3__2_n_5\
    );
\usedw[8]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(6),
      I1 => usedw_reg(7),
      O => \usedw[8]_i_4__2_n_5\
    );
\usedw[8]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(5),
      I1 => usedw_reg(6),
      O => \usedw[8]_i_5__2_n_5\
    );
\usedw[8]_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(4),
      I1 => usedw_reg(5),
      O => \usedw[8]_i_6__2_n_5\
    );
\usedw[8]_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(3),
      I1 => usedw_reg(4),
      O => \usedw[8]_i_7__2_n_5\
    );
\usedw[8]_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(2),
      I1 => usedw_reg(3),
      O => \usedw[8]_i_8__2_n_5\
    );
\usedw[8]_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(1),
      I1 => usedw_reg(2),
      O => \usedw[8]_i_9__2_n_5\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw[0]_i_1__1_n_5\,
      Q => usedw_reg(0),
      R => ap_rst_n_inv
    );
\usedw_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[10]_i_2_n_19\,
      Q => usedw_reg(10),
      R => ap_rst_n_inv
    );
\usedw_reg[10]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \usedw_reg[8]_i_1__1_n_5\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_usedw_reg[10]_i_2_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \usedw_reg[10]_i_2_n_12\,
      DI(7 downto 1) => B"0000000",
      DI(0) => usedw_reg(8),
      O(7 downto 2) => \NLW_usedw_reg[10]_i_2_O_UNCONNECTED\(7 downto 2),
      O(1) => \usedw_reg[10]_i_2_n_19\,
      O(0) => \usedw_reg[10]_i_2_n_20\,
      S(7 downto 2) => B"000000",
      S(1) => \usedw[10]_i_3_n_5\,
      S(0) => \usedw[10]_i_4_n_5\
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1__1_n_20\,
      Q => usedw_reg(1),
      R => ap_rst_n_inv
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1__1_n_19\,
      Q => usedw_reg(2),
      R => ap_rst_n_inv
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1__1_n_18\,
      Q => usedw_reg(3),
      R => ap_rst_n_inv
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1__1_n_17\,
      Q => usedw_reg(4),
      R => ap_rst_n_inv
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1__1_n_16\,
      Q => usedw_reg(5),
      R => ap_rst_n_inv
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1__1_n_15\,
      Q => usedw_reg(6),
      R => ap_rst_n_inv
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1__1_n_14\,
      Q => usedw_reg(7),
      R => ap_rst_n_inv
    );
\usedw_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1__1_n_13\,
      Q => usedw_reg(8),
      R => ap_rst_n_inv
    );
\usedw_reg[8]_i_1__1\: unisim.vcomponents.CARRY8
     port map (
      CI => usedw_reg(0),
      CI_TOP => '0',
      CO(7) => \usedw_reg[8]_i_1__1_n_5\,
      CO(6) => \usedw_reg[8]_i_1__1_n_6\,
      CO(5) => \usedw_reg[8]_i_1__1_n_7\,
      CO(4) => \usedw_reg[8]_i_1__1_n_8\,
      CO(3) => \usedw_reg[8]_i_1__1_n_9\,
      CO(2) => \usedw_reg[8]_i_1__1_n_10\,
      CO(1) => \usedw_reg[8]_i_1__1_n_11\,
      CO(0) => \usedw_reg[8]_i_1__1_n_12\,
      DI(7 downto 1) => usedw_reg(7 downto 1),
      DI(0) => \usedw[8]_i_2__2_n_5\,
      O(7) => \usedw_reg[8]_i_1__1_n_13\,
      O(6) => \usedw_reg[8]_i_1__1_n_14\,
      O(5) => \usedw_reg[8]_i_1__1_n_15\,
      O(4) => \usedw_reg[8]_i_1__1_n_16\,
      O(3) => \usedw_reg[8]_i_1__1_n_17\,
      O(2) => \usedw_reg[8]_i_1__1_n_18\,
      O(1) => \usedw_reg[8]_i_1__1_n_19\,
      O(0) => \usedw_reg[8]_i_1__1_n_20\,
      S(7) => \usedw[8]_i_3__2_n_5\,
      S(6) => \usedw[8]_i_4__2_n_5\,
      S(5) => \usedw[8]_i_5__2_n_5\,
      S(4) => \usedw[8]_i_6__2_n_5\,
      S(3) => \usedw[8]_i_7__2_n_5\,
      S(2) => \usedw[8]_i_8__2_n_5\,
      S(1) => \usedw[8]_i_9__2_n_5\,
      S(0) => \usedw[8]_i_10__3_n_5\
    );
\usedw_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[10]_i_2_n_20\,
      Q => usedw_reg(9),
      R => ap_rst_n_inv
    );
\waddr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3323333333333333"
    )
        port map (
      I0 => \waddr[10]_i_2__1_n_5\,
      I1 => waddr(0),
      I2 => waddr(8),
      I3 => waddr(7),
      I4 => waddr(10),
      I5 => waddr(9),
      O => \waddr[0]_i_1_n_5\
    );
\waddr[10]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC6CCCCCCCCCCC4C"
    )
        port map (
      I0 => waddr(9),
      I1 => waddr(10),
      I2 => waddr(8),
      I3 => \waddr[10]_i_2__1_n_5\,
      I4 => waddr(7),
      I5 => waddr(0),
      O => \waddr[10]_i_1__2_n_5\
    );
\waddr[10]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(6),
      I2 => waddr(3),
      I3 => waddr(4),
      I4 => waddr(2),
      I5 => waddr(1),
      O => \waddr[10]_i_2__1_n_5\
    );
\waddr[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FB0"
    )
        port map (
      I0 => \waddr[2]_i_2_n_5\,
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      O => \waddr[1]_i_1__1_n_5\
    );
\waddr[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FA0"
    )
        port map (
      I0 => waddr(0),
      I1 => \waddr[2]_i_2_n_5\,
      I2 => waddr(1),
      I3 => waddr(2),
      O => \waddr[2]_i_1__1_n_5\
    );
\waddr[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => waddr(9),
      I1 => waddr(10),
      I2 => waddr(7),
      I3 => waddr(8),
      I4 => \waddr[2]_i_3_n_5\,
      O => \waddr[2]_i_2_n_5\
    );
\waddr[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(3),
      I2 => waddr(6),
      I3 => waddr(5),
      O => \waddr[2]_i_3_n_5\
    );
\waddr[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFB0A0B0A0B0A0B0"
    )
        port map (
      I0 => \waddr[4]_i_2_n_5\,
      I1 => waddr(4),
      I2 => waddr(3),
      I3 => waddr(0),
      I4 => waddr(2),
      I5 => waddr(1),
      O => \waddr[3]_i_1__1_n_5\
    );
\waddr[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFFC0000000"
    )
        port map (
      I0 => \waddr[4]_i_2_n_5\,
      I1 => waddr(1),
      I2 => waddr(2),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(4),
      O => \waddr[4]_i_1__1_n_5\
    );
\waddr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF15FFFFFF"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(5),
      I2 => waddr(6),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => \waddr[5]_i_3_n_5\,
      O => \waddr[4]_i_2_n_5\
    );
\waddr[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0FCF01C"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(0),
      I2 => waddr(5),
      I3 => \waddr[5]_i_2__1_n_5\,
      I4 => \waddr[5]_i_3_n_5\,
      I5 => \waddr[5]_i_4_n_5\,
      O => \waddr[5]_i_1__1_n_5\
    );
\waddr[5]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(2),
      O => \waddr[5]_i_2__1_n_5\
    );
\waddr[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F7FF"
    )
        port map (
      I0 => waddr(9),
      I1 => waddr(10),
      I2 => waddr(7),
      I3 => waddr(8),
      I4 => waddr(0),
      O => \waddr[5]_i_3_n_5\
    );
\waddr[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(4),
      O => \waddr[5]_i_4_n_5\
    );
\waddr[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F858F0F0F0F0F0F0"
    )
        port map (
      I0 => waddr(5),
      I1 => \waddr[6]_i_2_n_5\,
      I2 => waddr(6),
      I3 => \waddr[6]_i_3_n_5\,
      I4 => waddr(4),
      I5 => waddr(3),
      O => \waddr[6]_i_1__1_n_5\
    );
\waddr[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(2),
      I2 => waddr(1),
      O => \waddr[6]_i_2_n_5\
    );
\waddr[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF51555555"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(8),
      I2 => waddr(7),
      I3 => waddr(10),
      I4 => waddr(9),
      I5 => \waddr[5]_i_2__1_n_5\,
      O => \waddr[6]_i_3_n_5\
    );
\waddr[7]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \waddr[7]_i_2_n_5\,
      I1 => waddr(7),
      O => \waddr[7]_i_1__1_n_5\
    );
\waddr[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(2),
      I2 => \waddr[5]_i_4_n_5\,
      I3 => waddr(6),
      I4 => waddr(5),
      I5 => waddr(0),
      O => \waddr[7]_i_2_n_5\
    );
\waddr[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCC686C6C6C"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(8),
      I2 => waddr(7),
      I3 => waddr(9),
      I4 => waddr(10),
      I5 => \waddr[10]_i_2__1_n_5\,
      O => \waddr[8]_i_1__1_n_5\
    );
\waddr[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC3CCCCCCCCCCC4C"
    )
        port map (
      I0 => waddr(10),
      I1 => waddr(9),
      I2 => waddr(8),
      I3 => \waddr[10]_i_2__1_n_5\,
      I4 => waddr(7),
      I5 => waddr(0),
      O => \waddr[9]_i_1__1_n_5\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1821_U0_rgb_img_src_data_write,
      D => \waddr[0]_i_1_n_5\,
      Q => waddr(0),
      R => ap_rst_n_inv
    );
\waddr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1821_U0_rgb_img_src_data_write,
      D => \waddr[10]_i_1__2_n_5\,
      Q => waddr(10),
      R => ap_rst_n_inv
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1821_U0_rgb_img_src_data_write,
      D => \waddr[1]_i_1__1_n_5\,
      Q => waddr(1),
      R => ap_rst_n_inv
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1821_U0_rgb_img_src_data_write,
      D => \waddr[2]_i_1__1_n_5\,
      Q => waddr(2),
      R => ap_rst_n_inv
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1821_U0_rgb_img_src_data_write,
      D => \waddr[3]_i_1__1_n_5\,
      Q => waddr(3),
      R => ap_rst_n_inv
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1821_U0_rgb_img_src_data_write,
      D => \waddr[4]_i_1__1_n_5\,
      Q => waddr(4),
      R => ap_rst_n_inv
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1821_U0_rgb_img_src_data_write,
      D => \waddr[5]_i_1__1_n_5\,
      Q => waddr(5),
      R => ap_rst_n_inv
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1821_U0_rgb_img_src_data_write,
      D => \waddr[6]_i_1__1_n_5\,
      Q => waddr(6),
      R => ap_rst_n_inv
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1821_U0_rgb_img_src_data_write,
      D => \waddr[7]_i_1__1_n_5\,
      Q => waddr(7),
      R => ap_rst_n_inv
    );
\waddr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1821_U0_rgb_img_src_data_write,
      D => \waddr[8]_i_1__1_n_5\,
      Q => waddr(8),
      R => ap_rst_n_inv
    );
\waddr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1821_U0_rgb_img_src_data_write,
      D => \waddr[9]_i_1__1_n_5\,
      Q => waddr(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w2_d2_S_shiftReg is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w2_d2_S_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w2_d2_S_shiftReg is
  signal \SRL_SIG_reg_n_5_[0][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[0][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[1][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[1][1]\ : STD_LOGIC;
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0][1]_0\(0),
      Q => \SRL_SIG_reg_n_5_[0][0]\,
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0][1]_0\(1),
      Q => \SRL_SIG_reg_n_5_[0][1]\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg_n_5_[0][0]\,
      Q => \SRL_SIG_reg_n_5_[1][0]\,
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg_n_5_[0][1]\,
      Q => \SRL_SIG_reg_n_5_[1][1]\,
      R => '0'
    );
\ref_tmp_assign_s_reg_129[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_5_[1][0]\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg_n_5_[0][0]\,
      O => D(0)
    );
\ref_tmp_assign_s_reg_129[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_5_[1][1]\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg_n_5_[0][1]\,
      O => D(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w32_d3_S_shiftReg is
  port (
    \mOutPtr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    lowthreshold : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w32_d3_S_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w32_d3_S_shiftReg is
  signal \^moutptr_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\lowthreshold_c_U/U_edge_canny_detector_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\lowthreshold_c_U/U_edge_canny_detector_fifo_w32_d3_S_ram/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_2\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3\ : label is "soft_lutpair95";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\lowthreshold_c_U/U_edge_canny_detector_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\lowthreshold_c_U/U_edge_canny_detector_fifo_w32_d3_S_ram/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\lowthreshold_c_U/U_edge_canny_detector_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\lowthreshold_c_U/U_edge_canny_detector_fifo_w32_d3_S_ram/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\lowthreshold_c_U/U_edge_canny_detector_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\lowthreshold_c_U/U_edge_canny_detector_fifo_w32_d3_S_ram/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\lowthreshold_c_U/U_edge_canny_detector_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\lowthreshold_c_U/U_edge_canny_detector_fifo_w32_d3_S_ram/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\lowthreshold_c_U/U_edge_canny_detector_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\lowthreshold_c_U/U_edge_canny_detector_fifo_w32_d3_S_ram/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\lowthreshold_c_U/U_edge_canny_detector_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\lowthreshold_c_U/U_edge_canny_detector_fifo_w32_d3_S_ram/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\lowthreshold_c_U/U_edge_canny_detector_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\lowthreshold_c_U/U_edge_canny_detector_fifo_w32_d3_S_ram/SRL_SIG_reg[2][7]_srl3 ";
begin
  \mOutPtr_reg[0]\(0) <= \^moutptr_reg[0]\(0);
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => lowthreshold(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      O => \^moutptr_reg[0]\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => lowthreshold(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => lowthreshold(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => lowthreshold(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => lowthreshold(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => lowthreshold(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => lowthreshold(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => lowthreshold(7),
      Q => \out\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w32_d3_S_shiftReg_33 is
  port (
    \mOutPtr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    highthreshold : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w32_d3_S_shiftReg_33 : entity is "edge_canny_detector_fifo_w32_d3_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w32_d3_S_shiftReg_33;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w32_d3_S_shiftReg_33 is
  signal \^moutptr_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\highthreshold_c_U/U_edge_canny_detector_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\highthreshold_c_U/U_edge_canny_detector_fifo_w32_d3_S_ram/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_1__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_2__0\ : label is "soft_lutpair93";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\highthreshold_c_U/U_edge_canny_detector_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\highthreshold_c_U/U_edge_canny_detector_fifo_w32_d3_S_ram/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\highthreshold_c_U/U_edge_canny_detector_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\highthreshold_c_U/U_edge_canny_detector_fifo_w32_d3_S_ram/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\highthreshold_c_U/U_edge_canny_detector_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\highthreshold_c_U/U_edge_canny_detector_fifo_w32_d3_S_ram/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\highthreshold_c_U/U_edge_canny_detector_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\highthreshold_c_U/U_edge_canny_detector_fifo_w32_d3_S_ram/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\highthreshold_c_U/U_edge_canny_detector_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\highthreshold_c_U/U_edge_canny_detector_fifo_w32_d3_S_ram/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\highthreshold_c_U/U_edge_canny_detector_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\highthreshold_c_U/U_edge_canny_detector_fifo_w32_d3_S_ram/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\highthreshold_c_U/U_edge_canny_detector_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\highthreshold_c_U/U_edge_canny_detector_fifo_w32_d3_S_ram/SRL_SIG_reg[2][7]_srl3 ";
begin
  \mOutPtr_reg[0]\(0) <= \^moutptr_reg[0]\(0);
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => highthreshold(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      O => \^moutptr_reg[0]\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => highthreshold(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => highthreshold(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => highthreshold(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => highthreshold(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => highthreshold(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => highthreshold(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => highthreshold(7),
      Q => \out\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w8_d1920_A is
  port (
    gray_img_dst_data_full_n : out STD_LOGIC;
    gray_img_dst_data_empty_n : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    \dout_buf_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    empty_n : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    dout_valid_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    push : in STD_LOGIC;
    pop : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w8_d1920_A;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w8_d1920_A is
  signal \dout_buf[0]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[7]_i_2_n_5\ : STD_LOGIC;
  signal \^empty_n\ : STD_LOGIC;
  signal empty_n_i_1_n_5 : STD_LOGIC;
  signal \full_n_i_1__2_n_5\ : STD_LOGIC;
  signal \full_n_i_2__3_n_5\ : STD_LOGIC;
  signal \full_n_i_3__3_n_5\ : STD_LOGIC;
  signal \full_n_i_4__3_n_5\ : STD_LOGIC;
  signal \^gray_img_dst_data_full_n\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_13__3_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_14__3_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_15__3_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_16__3_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_17__2_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_18__2_n_5\ : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \q_tmp_reg_n_5_[0]\ : STD_LOGIC;
  signal \q_tmp_reg_n_5_[1]\ : STD_LOGIC;
  signal \q_tmp_reg_n_5_[2]\ : STD_LOGIC;
  signal \q_tmp_reg_n_5_[3]\ : STD_LOGIC;
  signal \q_tmp_reg_n_5_[4]\ : STD_LOGIC;
  signal \q_tmp_reg_n_5_[5]\ : STD_LOGIC;
  signal \q_tmp_reg_n_5_[6]\ : STD_LOGIC;
  signal \q_tmp_reg_n_5_[7]\ : STD_LOGIC;
  signal \raddr[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \raddr[1]_i_1__0_n_5\ : STD_LOGIC;
  signal \raddr[2]_i_1__0_n_5\ : STD_LOGIC;
  signal \raddr[3]_i_1__0_n_5\ : STD_LOGIC;
  signal \raddr[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \raddr[5]_i_1__0_n_5\ : STD_LOGIC;
  signal \raddr[6]_i_1__0_n_5\ : STD_LOGIC;
  signal \raddr[7]_i_1__1_n_5\ : STD_LOGIC;
  signal \raddr_reg_n_5_[0]\ : STD_LOGIC;
  signal \raddr_reg_n_5_[10]\ : STD_LOGIC;
  signal \raddr_reg_n_5_[1]\ : STD_LOGIC;
  signal \raddr_reg_n_5_[2]\ : STD_LOGIC;
  signal \raddr_reg_n_5_[3]\ : STD_LOGIC;
  signal \raddr_reg_n_5_[4]\ : STD_LOGIC;
  signal \raddr_reg_n_5_[5]\ : STD_LOGIC;
  signal \raddr_reg_n_5_[6]\ : STD_LOGIC;
  signal \raddr_reg_n_5_[7]\ : STD_LOGIC;
  signal \raddr_reg_n_5_[8]\ : STD_LOGIC;
  signal \raddr_reg_n_5_[9]\ : STD_LOGIC;
  signal rnext : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal show_ahead0 : STD_LOGIC;
  signal \show_ahead_i_2__0_n_5\ : STD_LOGIC;
  signal \show_ahead_i_3__0_n_5\ : STD_LOGIC;
  signal show_ahead_reg_n_5 : STD_LOGIC;
  signal \usedw[0]_i_1__3_n_5\ : STD_LOGIC;
  signal \usedw[10]_i_3__1_n_5\ : STD_LOGIC;
  signal \usedw[10]_i_4__1_n_5\ : STD_LOGIC;
  signal \usedw[8]_i_10__2_n_5\ : STD_LOGIC;
  signal \usedw[8]_i_2__4_n_5\ : STD_LOGIC;
  signal \usedw[8]_i_3__4_n_5\ : STD_LOGIC;
  signal \usedw[8]_i_4__4_n_5\ : STD_LOGIC;
  signal \usedw[8]_i_5__4_n_5\ : STD_LOGIC;
  signal \usedw[8]_i_6__4_n_5\ : STD_LOGIC;
  signal \usedw[8]_i_7__4_n_5\ : STD_LOGIC;
  signal \usedw[8]_i_8__4_n_5\ : STD_LOGIC;
  signal \usedw[8]_i_9__4_n_5\ : STD_LOGIC;
  signal usedw_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \usedw_reg[10]_i_2__1_n_12\ : STD_LOGIC;
  signal \usedw_reg[10]_i_2__1_n_19\ : STD_LOGIC;
  signal \usedw_reg[10]_i_2__1_n_20\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__3_n_10\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__3_n_11\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__3_n_12\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__3_n_13\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__3_n_14\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__3_n_15\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__3_n_16\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__3_n_17\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__3_n_18\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__3_n_19\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__3_n_20\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__3_n_5\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__3_n_6\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__3_n_7\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__3_n_8\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__3_n_9\ : STD_LOGIC;
  signal waddr : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \waddr[0]_i_1__1_n_5\ : STD_LOGIC;
  signal \waddr[10]_i_2__3_n_5\ : STD_LOGIC;
  signal \waddr[10]_i_3_n_5\ : STD_LOGIC;
  signal \waddr[1]_i_1__3_n_5\ : STD_LOGIC;
  signal \waddr[2]_i_1__3_n_5\ : STD_LOGIC;
  signal \waddr[2]_i_2__1_n_5\ : STD_LOGIC;
  signal \waddr[2]_i_3__1_n_5\ : STD_LOGIC;
  signal \waddr[3]_i_1__3_n_5\ : STD_LOGIC;
  signal \waddr[4]_i_1__3_n_5\ : STD_LOGIC;
  signal \waddr[4]_i_2__1_n_5\ : STD_LOGIC;
  signal \waddr[5]_i_1__3_n_5\ : STD_LOGIC;
  signal \waddr[5]_i_2__3_n_5\ : STD_LOGIC;
  signal \waddr[5]_i_3__1_n_5\ : STD_LOGIC;
  signal \waddr[5]_i_4__1_n_5\ : STD_LOGIC;
  signal \waddr[6]_i_1__3_n_5\ : STD_LOGIC;
  signal \waddr[6]_i_2__1_n_5\ : STD_LOGIC;
  signal \waddr[6]_i_3__1_n_5\ : STD_LOGIC;
  signal \waddr[7]_i_1__3_n_5\ : STD_LOGIC;
  signal \waddr[7]_i_2__1_n_5\ : STD_LOGIC;
  signal \waddr[8]_i_1__3_n_5\ : STD_LOGIC;
  signal \waddr[9]_i_1__3_n_5\ : STD_LOGIC;
  signal NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_usedw_reg[10]_i_2__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_usedw_reg[10]_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_buf[0]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \dout_buf[1]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \dout_buf[2]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \dout_buf[3]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \dout_buf[4]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \dout_buf[5]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \dout_buf[6]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \dout_buf[7]_i_2\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of empty_n_i_1 : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \full_n_i_4__3\ : label is "soft_lutpair67";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of mem_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_bram_0 : label is 15352;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_bram_0 : label is "gray_img_dst_data_U/mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_bram_0 : label is "RAM_SDP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg_bram_0 : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg_bram_0 : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_bram_0 : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_bram_0 : label is 7;
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_10__3\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_11__3\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_16__3\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_4__3\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_5__3\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_9__3\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \raddr[0]_i_1__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \raddr[1]_i_1__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \raddr[2]_i_1__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \raddr[3]_i_1__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \show_ahead_i_1__2\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \usedw[0]_i_1__3\ : label is "soft_lutpair67";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \usedw_reg[10]_i_2__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[10]_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \usedw_reg[8]_i_1__3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[8]_i_1__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \waddr[1]_i_1__3\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \waddr[2]_i_1__3\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \waddr[2]_i_3__1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \waddr[5]_i_2__3\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \waddr[5]_i_4__1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \waddr[6]_i_2__1\ : label is "soft_lutpair74";
begin
  empty_n <= \^empty_n\;
  gray_img_dst_data_full_n <= \^gray_img_dst_data_full_n\;
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_5_[0]\,
      I1 => q_buf(0),
      I2 => show_ahead_reg_n_5,
      O => \dout_buf[0]_i_1_n_5\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_5_[1]\,
      I1 => q_buf(1),
      I2 => show_ahead_reg_n_5,
      O => \dout_buf[1]_i_1_n_5\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_5_[2]\,
      I1 => q_buf(2),
      I2 => show_ahead_reg_n_5,
      O => \dout_buf[2]_i_1_n_5\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_5_[3]\,
      I1 => q_buf(3),
      I2 => show_ahead_reg_n_5,
      O => \dout_buf[3]_i_1_n_5\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_5_[4]\,
      I1 => q_buf(4),
      I2 => show_ahead_reg_n_5,
      O => \dout_buf[4]_i_1_n_5\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_5_[5]\,
      I1 => q_buf(5),
      I2 => show_ahead_reg_n_5,
      O => \dout_buf[5]_i_1_n_5\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_5_[6]\,
      I1 => q_buf(6),
      I2 => show_ahead_reg_n_5,
      O => \dout_buf[6]_i_1_n_5\
    );
\dout_buf[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_5_[7]\,
      I1 => q_buf(7),
      I2 => show_ahead_reg_n_5,
      O => \dout_buf[7]_i_2_n_5\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[0]_i_1_n_5\,
      Q => \dout_buf_reg[7]_0\(0),
      R => ap_rst_n_inv
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[1]_i_1_n_5\,
      Q => \dout_buf_reg[7]_0\(1),
      R => ap_rst_n_inv
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[2]_i_1_n_5\,
      Q => \dout_buf_reg[7]_0\(2),
      R => ap_rst_n_inv
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[3]_i_1_n_5\,
      Q => \dout_buf_reg[7]_0\(3),
      R => ap_rst_n_inv
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[4]_i_1_n_5\,
      Q => \dout_buf_reg[7]_0\(4),
      R => ap_rst_n_inv
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[5]_i_1_n_5\,
      Q => \dout_buf_reg[7]_0\(5),
      R => ap_rst_n_inv
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[6]_i_1_n_5\,
      Q => \dout_buf_reg[7]_0\(6),
      R => ap_rst_n_inv
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[7]_i_2_n_5\,
      Q => \dout_buf_reg[7]_0\(7),
      R => ap_rst_n_inv
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => dout_valid_reg_0,
      Q => gray_img_dst_data_empty_n,
      R => ap_rst_n_inv
    );
empty_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FD0"
    )
        port map (
      I0 => usedw_reg(0),
      I1 => \show_ahead_i_2__0_n_5\,
      I2 => pop,
      I3 => push,
      I4 => \^empty_n\,
      O => empty_n_i_1_n_5
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_5,
      Q => \^empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF5FD5"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__3_n_5\,
      I2 => push,
      I3 => pop,
      I4 => \^gray_img_dst_data_full_n\,
      O => \full_n_i_1__2_n_5\
    );
\full_n_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF7F"
    )
        port map (
      I0 => usedw_reg(5),
      I1 => usedw_reg(4),
      I2 => usedw_reg(2),
      I3 => \full_n_i_3__3_n_5\,
      I4 => \full_n_i_4__3_n_5\,
      O => \full_n_i_2__3_n_5\
    );
\full_n_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => usedw_reg(10),
      I1 => usedw_reg(9),
      I2 => usedw_reg(3),
      I3 => usedw_reg(7),
      O => \full_n_i_3__3_n_5\
    );
\full_n_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => usedw_reg(8),
      I1 => usedw_reg(1),
      I2 => usedw_reg(6),
      I3 => usedw_reg(0),
      O => \full_n_i_4__3_n_5\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__2_n_5\,
      Q => \^gray_img_dst_data_full_n\,
      R => '0'
    );
grp_read_r_fu_76_ap_start_reg_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gray_img_dst_data_full_n\,
      I1 => Q(0),
      O => full_n_reg_0
    );
mem_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => waddr(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => rnext(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q_buf(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => \^gray_img_dst_data_full_n\,
      ENBWREN => '1',
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\mem_reg_bram_0_i_10__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F80"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__3_n_5\,
      I1 => \raddr_reg_n_5_[0]\,
      I2 => pop,
      I3 => \raddr_reg_n_5_[1]\,
      O => rnext(1)
    );
\mem_reg_bram_0_i_11__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__3_n_5\,
      I1 => pop,
      I2 => \raddr_reg_n_5_[0]\,
      O => rnext(0)
    );
\mem_reg_bram_0_i_13__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF7"
    )
        port map (
      I0 => \raddr_reg_n_5_[9]\,
      I1 => \raddr_reg_n_5_[10]\,
      I2 => \raddr_reg_n_5_[0]\,
      I3 => \mem_reg_bram_0_i_17__2_n_5\,
      I4 => \mem_reg_bram_0_i_18__2_n_5\,
      O => \mem_reg_bram_0_i_13__3_n_5\
    );
\mem_reg_bram_0_i_14__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \mem_reg_bram_0_i_16__3_n_5\,
      I1 => \raddr_reg_n_5_[3]\,
      I2 => \raddr_reg_n_5_[4]\,
      I3 => \raddr_reg_n_5_[5]\,
      I4 => \raddr_reg_n_5_[6]\,
      I5 => \raddr_reg_n_5_[7]\,
      O => \mem_reg_bram_0_i_14__3_n_5\
    );
\mem_reg_bram_0_i_15__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \raddr_reg_n_5_[2]\,
      I1 => \raddr_reg_n_5_[0]\,
      I2 => \raddr_reg_n_5_[1]\,
      I3 => \raddr_reg_n_5_[3]\,
      I4 => \raddr_reg_n_5_[4]\,
      I5 => \raddr_reg_n_5_[5]\,
      O => \mem_reg_bram_0_i_15__3_n_5\
    );
\mem_reg_bram_0_i_16__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \raddr_reg_n_5_[1]\,
      I1 => \raddr_reg_n_5_[0]\,
      I2 => \raddr_reg_n_5_[2]\,
      O => \mem_reg_bram_0_i_16__3_n_5\
    );
\mem_reg_bram_0_i_17__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \raddr_reg_n_5_[6]\,
      I1 => \raddr_reg_n_5_[5]\,
      I2 => \raddr_reg_n_5_[8]\,
      I3 => \raddr_reg_n_5_[1]\,
      O => \mem_reg_bram_0_i_17__2_n_5\
    );
\mem_reg_bram_0_i_18__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \raddr_reg_n_5_[2]\,
      I1 => \raddr_reg_n_5_[7]\,
      I2 => \raddr_reg_n_5_[4]\,
      I3 => \raddr_reg_n_5_[3]\,
      O => \mem_reg_bram_0_i_18__2_n_5\
    );
\mem_reg_bram_0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAAFFFF20000000"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__3_n_5\,
      I1 => \mem_reg_bram_0_i_14__3_n_5\,
      I2 => \raddr_reg_n_5_[8]\,
      I3 => \raddr_reg_n_5_[9]\,
      I4 => pop,
      I5 => \raddr_reg_n_5_[10]\,
      O => rnext(10)
    );
\mem_reg_bram_0_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2FF0800"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__3_n_5\,
      I1 => \raddr_reg_n_5_[8]\,
      I2 => \mem_reg_bram_0_i_14__3_n_5\,
      I3 => pop,
      I4 => \raddr_reg_n_5_[9]\,
      O => rnext(9)
    );
\mem_reg_bram_0_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAFFFF80000000"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__3_n_5\,
      I1 => \mem_reg_bram_0_i_15__3_n_5\,
      I2 => \raddr_reg_n_5_[6]\,
      I3 => \raddr_reg_n_5_[7]\,
      I4 => pop,
      I5 => \raddr_reg_n_5_[8]\,
      O => rnext(8)
    );
\mem_reg_bram_0_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \mem_reg_bram_0_i_15__3_n_5\,
      I1 => \raddr_reg_n_5_[6]\,
      I2 => pop,
      I3 => \raddr_reg_n_5_[7]\,
      O => rnext(7)
    );
\mem_reg_bram_0_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F80"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__3_n_5\,
      I1 => \mem_reg_bram_0_i_15__3_n_5\,
      I2 => pop,
      I3 => \raddr_reg_n_5_[6]\,
      O => rnext(6)
    );
\mem_reg_bram_0_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AAFFFF08000000"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__3_n_5\,
      I1 => \raddr_reg_n_5_[3]\,
      I2 => \mem_reg_bram_0_i_16__3_n_5\,
      I3 => \raddr_reg_n_5_[4]\,
      I4 => pop,
      I5 => \raddr_reg_n_5_[5]\,
      O => rnext(5)
    );
\mem_reg_bram_0_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AFF2000"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__3_n_5\,
      I1 => \mem_reg_bram_0_i_16__3_n_5\,
      I2 => \raddr_reg_n_5_[3]\,
      I3 => pop,
      I4 => \raddr_reg_n_5_[4]\,
      O => rnext(4)
    );
\mem_reg_bram_0_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAFFFF80000000"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__3_n_5\,
      I1 => \raddr_reg_n_5_[1]\,
      I2 => \raddr_reg_n_5_[0]\,
      I3 => \raddr_reg_n_5_[2]\,
      I4 => pop,
      I5 => \raddr_reg_n_5_[3]\,
      O => rnext(3)
    );
\mem_reg_bram_0_i_9__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF8000"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__3_n_5\,
      I1 => \raddr_reg_n_5_[0]\,
      I2 => \raddr_reg_n_5_[1]\,
      I3 => pop,
      I4 => \raddr_reg_n_5_[2]\,
      O => rnext(2)
    );
\q_tmp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => DINADIN(0),
      Q => \q_tmp_reg_n_5_[0]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => DINADIN(1),
      Q => \q_tmp_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => DINADIN(2),
      Q => \q_tmp_reg_n_5_[2]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => DINADIN(3),
      Q => \q_tmp_reg_n_5_[3]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => DINADIN(4),
      Q => \q_tmp_reg_n_5_[4]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => DINADIN(5),
      Q => \q_tmp_reg_n_5_[5]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => DINADIN(6),
      Q => \q_tmp_reg_n_5_[6]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => DINADIN(7),
      Q => \q_tmp_reg_n_5_[7]\,
      R => ap_rst_n_inv
    );
\raddr[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__3_n_5\,
      I1 => \raddr_reg_n_5_[0]\,
      O => \raddr[0]_i_1__0_n_5\
    );
\raddr[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__3_n_5\,
      I1 => \raddr_reg_n_5_[1]\,
      I2 => \raddr_reg_n_5_[0]\,
      O => \raddr[1]_i_1__0_n_5\
    );
\raddr[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__3_n_5\,
      I1 => \raddr_reg_n_5_[0]\,
      I2 => \raddr_reg_n_5_[1]\,
      I3 => \raddr_reg_n_5_[2]\,
      O => \raddr[2]_i_1__0_n_5\
    );
\raddr[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__3_n_5\,
      I1 => \raddr_reg_n_5_[1]\,
      I2 => \raddr_reg_n_5_[0]\,
      I3 => \raddr_reg_n_5_[2]\,
      I4 => \raddr_reg_n_5_[3]\,
      O => \raddr[3]_i_1__0_n_5\
    );
\raddr[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__3_n_5\,
      I1 => \raddr_reg_n_5_[2]\,
      I2 => \raddr_reg_n_5_[0]\,
      I3 => \raddr_reg_n_5_[1]\,
      I4 => \raddr_reg_n_5_[3]\,
      I5 => \raddr_reg_n_5_[4]\,
      O => \raddr[4]_i_1__0_n_5\
    );
\raddr[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0800"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__3_n_5\,
      I1 => \raddr_reg_n_5_[3]\,
      I2 => \mem_reg_bram_0_i_16__3_n_5\,
      I3 => \raddr_reg_n_5_[4]\,
      I4 => \raddr_reg_n_5_[5]\,
      O => \raddr[5]_i_1__0_n_5\
    );
\raddr[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAAAAAA20000000"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__3_n_5\,
      I1 => \mem_reg_bram_0_i_16__3_n_5\,
      I2 => \raddr_reg_n_5_[3]\,
      I3 => \raddr_reg_n_5_[4]\,
      I4 => \raddr_reg_n_5_[5]\,
      I5 => \raddr_reg_n_5_[6]\,
      O => \raddr[6]_i_1__0_n_5\
    );
\raddr[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \raddr_reg_n_5_[7]\,
      I1 => \mem_reg_bram_0_i_16__3_n_5\,
      I2 => \raddr_reg_n_5_[3]\,
      I3 => \raddr_reg_n_5_[4]\,
      I4 => \raddr_reg_n_5_[5]\,
      I5 => \raddr_reg_n_5_[6]\,
      O => \raddr[7]_i_1__1_n_5\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[0]_i_1__0_n_5\,
      Q => \raddr_reg_n_5_[0]\,
      R => ap_rst_n_inv
    );
\raddr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(10),
      Q => \raddr_reg_n_5_[10]\,
      R => ap_rst_n_inv
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[1]_i_1__0_n_5\,
      Q => \raddr_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[2]_i_1__0_n_5\,
      Q => \raddr_reg_n_5_[2]\,
      R => ap_rst_n_inv
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[3]_i_1__0_n_5\,
      Q => \raddr_reg_n_5_[3]\,
      R => ap_rst_n_inv
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[4]_i_1__0_n_5\,
      Q => \raddr_reg_n_5_[4]\,
      R => ap_rst_n_inv
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[5]_i_1__0_n_5\,
      Q => \raddr_reg_n_5_[5]\,
      R => ap_rst_n_inv
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[6]_i_1__0_n_5\,
      Q => \raddr_reg_n_5_[6]\,
      R => ap_rst_n_inv
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[7]_i_1__1_n_5\,
      Q => \raddr_reg_n_5_[7]\,
      R => ap_rst_n_inv
    );
\raddr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(8),
      Q => \raddr_reg_n_5_[8]\,
      R => ap_rst_n_inv
    );
\raddr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(9),
      Q => \raddr_reg_n_5_[9]\,
      R => ap_rst_n_inv
    );
\show_ahead_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4004"
    )
        port map (
      I0 => \show_ahead_i_2__0_n_5\,
      I1 => push,
      I2 => usedw_reg(0),
      I3 => pop,
      O => show_ahead0
    );
\show_ahead_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => usedw_reg(4),
      I1 => usedw_reg(3),
      I2 => usedw_reg(5),
      I3 => usedw_reg(8),
      I4 => \show_ahead_i_3__0_n_5\,
      O => \show_ahead_i_2__0_n_5\
    );
\show_ahead_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => usedw_reg(10),
      I1 => usedw_reg(9),
      I2 => usedw_reg(1),
      I3 => usedw_reg(7),
      I4 => usedw_reg(2),
      I5 => usedw_reg(6),
      O => \show_ahead_i_3__0_n_5\
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead_reg_n_5,
      R => ap_rst_n_inv
    );
\usedw[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => usedw_reg(0),
      O => \usedw[0]_i_1__3_n_5\
    );
\usedw[10]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(9),
      I1 => usedw_reg(10),
      O => \usedw[10]_i_3__1_n_5\
    );
\usedw[10]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(8),
      I1 => usedw_reg(9),
      O => \usedw[10]_i_4__1_n_5\
    );
\usedw[8]_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => usedw_reg(1),
      I1 => pop,
      I2 => push,
      O => \usedw[8]_i_10__2_n_5\
    );
\usedw[8]_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => usedw_reg(1),
      O => \usedw[8]_i_2__4_n_5\
    );
\usedw[8]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(7),
      I1 => usedw_reg(8),
      O => \usedw[8]_i_3__4_n_5\
    );
\usedw[8]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(6),
      I1 => usedw_reg(7),
      O => \usedw[8]_i_4__4_n_5\
    );
\usedw[8]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(5),
      I1 => usedw_reg(6),
      O => \usedw[8]_i_5__4_n_5\
    );
\usedw[8]_i_6__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(4),
      I1 => usedw_reg(5),
      O => \usedw[8]_i_6__4_n_5\
    );
\usedw[8]_i_7__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(3),
      I1 => usedw_reg(4),
      O => \usedw[8]_i_7__4_n_5\
    );
\usedw[8]_i_8__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(2),
      I1 => usedw_reg(3),
      O => \usedw[8]_i_8__4_n_5\
    );
\usedw[8]_i_9__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(1),
      I1 => usedw_reg(2),
      O => \usedw[8]_i_9__4_n_5\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw[0]_i_1__3_n_5\,
      Q => usedw_reg(0),
      R => ap_rst_n_inv
    );
\usedw_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[10]_i_2__1_n_19\,
      Q => usedw_reg(10),
      R => ap_rst_n_inv
    );
\usedw_reg[10]_i_2__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \usedw_reg[8]_i_1__3_n_5\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_usedw_reg[10]_i_2__1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \usedw_reg[10]_i_2__1_n_12\,
      DI(7 downto 1) => B"0000000",
      DI(0) => usedw_reg(8),
      O(7 downto 2) => \NLW_usedw_reg[10]_i_2__1_O_UNCONNECTED\(7 downto 2),
      O(1) => \usedw_reg[10]_i_2__1_n_19\,
      O(0) => \usedw_reg[10]_i_2__1_n_20\,
      S(7 downto 2) => B"000000",
      S(1) => \usedw[10]_i_3__1_n_5\,
      S(0) => \usedw[10]_i_4__1_n_5\
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1__3_n_20\,
      Q => usedw_reg(1),
      R => ap_rst_n_inv
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1__3_n_19\,
      Q => usedw_reg(2),
      R => ap_rst_n_inv
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1__3_n_18\,
      Q => usedw_reg(3),
      R => ap_rst_n_inv
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1__3_n_17\,
      Q => usedw_reg(4),
      R => ap_rst_n_inv
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1__3_n_16\,
      Q => usedw_reg(5),
      R => ap_rst_n_inv
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1__3_n_15\,
      Q => usedw_reg(6),
      R => ap_rst_n_inv
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1__3_n_14\,
      Q => usedw_reg(7),
      R => ap_rst_n_inv
    );
\usedw_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1__3_n_13\,
      Q => usedw_reg(8),
      R => ap_rst_n_inv
    );
\usedw_reg[8]_i_1__3\: unisim.vcomponents.CARRY8
     port map (
      CI => usedw_reg(0),
      CI_TOP => '0',
      CO(7) => \usedw_reg[8]_i_1__3_n_5\,
      CO(6) => \usedw_reg[8]_i_1__3_n_6\,
      CO(5) => \usedw_reg[8]_i_1__3_n_7\,
      CO(4) => \usedw_reg[8]_i_1__3_n_8\,
      CO(3) => \usedw_reg[8]_i_1__3_n_9\,
      CO(2) => \usedw_reg[8]_i_1__3_n_10\,
      CO(1) => \usedw_reg[8]_i_1__3_n_11\,
      CO(0) => \usedw_reg[8]_i_1__3_n_12\,
      DI(7 downto 1) => usedw_reg(7 downto 1),
      DI(0) => \usedw[8]_i_2__4_n_5\,
      O(7) => \usedw_reg[8]_i_1__3_n_13\,
      O(6) => \usedw_reg[8]_i_1__3_n_14\,
      O(5) => \usedw_reg[8]_i_1__3_n_15\,
      O(4) => \usedw_reg[8]_i_1__3_n_16\,
      O(3) => \usedw_reg[8]_i_1__3_n_17\,
      O(2) => \usedw_reg[8]_i_1__3_n_18\,
      O(1) => \usedw_reg[8]_i_1__3_n_19\,
      O(0) => \usedw_reg[8]_i_1__3_n_20\,
      S(7) => \usedw[8]_i_3__4_n_5\,
      S(6) => \usedw[8]_i_4__4_n_5\,
      S(5) => \usedw[8]_i_5__4_n_5\,
      S(4) => \usedw[8]_i_6__4_n_5\,
      S(3) => \usedw[8]_i_7__4_n_5\,
      S(2) => \usedw[8]_i_8__4_n_5\,
      S(1) => \usedw[8]_i_9__4_n_5\,
      S(0) => \usedw[8]_i_10__2_n_5\
    );
\usedw_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[10]_i_2__1_n_20\,
      Q => usedw_reg(9),
      R => ap_rst_n_inv
    );
\waddr[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3323333333333333"
    )
        port map (
      I0 => \waddr[10]_i_3_n_5\,
      I1 => waddr(0),
      I2 => waddr(8),
      I3 => waddr(7),
      I4 => waddr(10),
      I5 => waddr(9),
      O => \waddr[0]_i_1__1_n_5\
    );
\waddr[10]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC6CCCCCCCCCCC4C"
    )
        port map (
      I0 => waddr(9),
      I1 => waddr(10),
      I2 => waddr(8),
      I3 => \waddr[10]_i_3_n_5\,
      I4 => waddr(7),
      I5 => waddr(0),
      O => \waddr[10]_i_2__3_n_5\
    );
\waddr[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(6),
      I2 => waddr(3),
      I3 => waddr(4),
      I4 => waddr(2),
      I5 => waddr(1),
      O => \waddr[10]_i_3_n_5\
    );
\waddr[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FB0"
    )
        port map (
      I0 => \waddr[2]_i_2__1_n_5\,
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      O => \waddr[1]_i_1__3_n_5\
    );
\waddr[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FA0"
    )
        port map (
      I0 => waddr(0),
      I1 => \waddr[2]_i_2__1_n_5\,
      I2 => waddr(1),
      I3 => waddr(2),
      O => \waddr[2]_i_1__3_n_5\
    );
\waddr[2]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => waddr(9),
      I1 => waddr(10),
      I2 => waddr(7),
      I3 => waddr(8),
      I4 => \waddr[2]_i_3__1_n_5\,
      O => \waddr[2]_i_2__1_n_5\
    );
\waddr[2]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(3),
      I2 => waddr(6),
      I3 => waddr(5),
      O => \waddr[2]_i_3__1_n_5\
    );
\waddr[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFB0A0B0A0B0A0B0"
    )
        port map (
      I0 => \waddr[4]_i_2__1_n_5\,
      I1 => waddr(4),
      I2 => waddr(3),
      I3 => waddr(0),
      I4 => waddr(2),
      I5 => waddr(1),
      O => \waddr[3]_i_1__3_n_5\
    );
\waddr[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFFC0000000"
    )
        port map (
      I0 => \waddr[4]_i_2__1_n_5\,
      I1 => waddr(1),
      I2 => waddr(2),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(4),
      O => \waddr[4]_i_1__3_n_5\
    );
\waddr[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF15FFFFFF"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(5),
      I2 => waddr(6),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => \waddr[5]_i_3__1_n_5\,
      O => \waddr[4]_i_2__1_n_5\
    );
\waddr[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0FCF01C"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(0),
      I2 => waddr(5),
      I3 => \waddr[5]_i_2__3_n_5\,
      I4 => \waddr[5]_i_3__1_n_5\,
      I5 => \waddr[5]_i_4__1_n_5\,
      O => \waddr[5]_i_1__3_n_5\
    );
\waddr[5]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(2),
      O => \waddr[5]_i_2__3_n_5\
    );
\waddr[5]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F7FF"
    )
        port map (
      I0 => waddr(9),
      I1 => waddr(10),
      I2 => waddr(7),
      I3 => waddr(8),
      I4 => waddr(0),
      O => \waddr[5]_i_3__1_n_5\
    );
\waddr[5]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(4),
      O => \waddr[5]_i_4__1_n_5\
    );
\waddr[6]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F858F0F0F0F0F0F0"
    )
        port map (
      I0 => waddr(5),
      I1 => \waddr[6]_i_2__1_n_5\,
      I2 => waddr(6),
      I3 => \waddr[6]_i_3__1_n_5\,
      I4 => waddr(4),
      I5 => waddr(3),
      O => \waddr[6]_i_1__3_n_5\
    );
\waddr[6]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(2),
      I2 => waddr(1),
      O => \waddr[6]_i_2__1_n_5\
    );
\waddr[6]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF51555555"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(8),
      I2 => waddr(7),
      I3 => waddr(10),
      I4 => waddr(9),
      I5 => \waddr[5]_i_2__3_n_5\,
      O => \waddr[6]_i_3__1_n_5\
    );
\waddr[7]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \waddr[7]_i_2__1_n_5\,
      I1 => waddr(7),
      O => \waddr[7]_i_1__3_n_5\
    );
\waddr[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(2),
      I2 => \waddr[5]_i_4__1_n_5\,
      I3 => waddr(6),
      I4 => waddr(5),
      I5 => waddr(0),
      O => \waddr[7]_i_2__1_n_5\
    );
\waddr[8]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCC686C6C6C"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(8),
      I2 => waddr(7),
      I3 => waddr(9),
      I4 => waddr(10),
      I5 => \waddr[10]_i_3_n_5\,
      O => \waddr[8]_i_1__3_n_5\
    );
\waddr[9]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC3CCCCCCCCCCC4C"
    )
        port map (
      I0 => waddr(10),
      I1 => waddr(9),
      I2 => waddr(8),
      I3 => \waddr[10]_i_3_n_5\,
      I4 => waddr(7),
      I5 => waddr(0),
      O => \waddr[9]_i_1__3_n_5\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[0]_i_1__1_n_5\,
      Q => waddr(0),
      R => ap_rst_n_inv
    );
\waddr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[10]_i_2__3_n_5\,
      Q => waddr(10),
      R => ap_rst_n_inv
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[1]_i_1__3_n_5\,
      Q => waddr(1),
      R => ap_rst_n_inv
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[2]_i_1__3_n_5\,
      Q => waddr(2),
      R => ap_rst_n_inv
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[3]_i_1__3_n_5\,
      Q => waddr(3),
      R => ap_rst_n_inv
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[4]_i_1__3_n_5\,
      Q => waddr(4),
      R => ap_rst_n_inv
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[5]_i_1__3_n_5\,
      Q => waddr(5),
      R => ap_rst_n_inv
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[6]_i_1__3_n_5\,
      Q => waddr(6),
      R => ap_rst_n_inv
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[7]_i_1__3_n_5\,
      Q => waddr(7),
      R => ap_rst_n_inv
    );
\waddr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[8]_i_1__3_n_5\,
      Q => waddr(8),
      R => ap_rst_n_inv
    );
\waddr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[9]_i_1__3_n_5\,
      Q => waddr(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w8_d1920_A_0 is
  port (
    gray_img_src_data_full_n : out STD_LOGIC;
    gray_img_src_data_empty_n : out STD_LOGIC;
    DINADIN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    empty_n : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    push : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    dout_valid_reg_0 : in STD_LOGIC;
    ram_reg_bram_0 : in STD_LOGIC;
    show_ahead_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    mem_reg_bram_0_0 : in STD_LOGIC;
    xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_gray_img_src_data_read : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \usedw_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w8_d1920_A_0 : entity is "edge_canny_detector_fifo_w8_d1920_A";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w8_d1920_A_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w8_d1920_A_0 is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \dout_buf[0]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[7]_i_2_n_5\ : STD_LOGIC;
  signal \^empty_n\ : STD_LOGIC;
  signal empty_n_i_1_n_5 : STD_LOGIC;
  signal \empty_n_i_2__1_n_5\ : STD_LOGIC;
  signal \empty_n_i_3__1_n_5\ : STD_LOGIC;
  signal \empty_n_i_4__1_n_5\ : STD_LOGIC;
  signal \full_n_i_1__1_n_5\ : STD_LOGIC;
  signal \full_n_i_2__2_n_5\ : STD_LOGIC;
  signal \full_n_i_3__2_n_5\ : STD_LOGIC;
  signal \full_n_i_4__2_n_5\ : STD_LOGIC;
  signal \^gray_img_src_data_empty_n\ : STD_LOGIC;
  signal \^gray_img_src_data_full_n\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_13__1_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_14__1_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_15__2_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_16__1_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_18__1_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_20__2_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_22__0_n_5\ : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \q_tmp_reg_n_5_[0]\ : STD_LOGIC;
  signal \q_tmp_reg_n_5_[1]\ : STD_LOGIC;
  signal \q_tmp_reg_n_5_[2]\ : STD_LOGIC;
  signal \q_tmp_reg_n_5_[3]\ : STD_LOGIC;
  signal \q_tmp_reg_n_5_[4]\ : STD_LOGIC;
  signal \q_tmp_reg_n_5_[5]\ : STD_LOGIC;
  signal \q_tmp_reg_n_5_[6]\ : STD_LOGIC;
  signal \q_tmp_reg_n_5_[7]\ : STD_LOGIC;
  signal \raddr_reg_n_5_[0]\ : STD_LOGIC;
  signal \raddr_reg_n_5_[10]\ : STD_LOGIC;
  signal \raddr_reg_n_5_[1]\ : STD_LOGIC;
  signal \raddr_reg_n_5_[2]\ : STD_LOGIC;
  signal \raddr_reg_n_5_[3]\ : STD_LOGIC;
  signal \raddr_reg_n_5_[4]\ : STD_LOGIC;
  signal \raddr_reg_n_5_[5]\ : STD_LOGIC;
  signal \raddr_reg_n_5_[6]\ : STD_LOGIC;
  signal \raddr_reg_n_5_[7]\ : STD_LOGIC;
  signal \raddr_reg_n_5_[8]\ : STD_LOGIC;
  signal \raddr_reg_n_5_[9]\ : STD_LOGIC;
  signal rnext : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal show_ahead0 : STD_LOGIC;
  signal show_ahead_reg_n_5 : STD_LOGIC;
  signal \usedw[0]_i_1__2_n_5\ : STD_LOGIC;
  signal \usedw[10]_i_3__0_n_5\ : STD_LOGIC;
  signal \usedw[10]_i_4__0_n_5\ : STD_LOGIC;
  signal \usedw[8]_i_10_n_5\ : STD_LOGIC;
  signal \usedw[8]_i_2__3_n_5\ : STD_LOGIC;
  signal \usedw[8]_i_3__3_n_5\ : STD_LOGIC;
  signal \usedw[8]_i_4__3_n_5\ : STD_LOGIC;
  signal \usedw[8]_i_5__3_n_5\ : STD_LOGIC;
  signal \usedw[8]_i_6__3_n_5\ : STD_LOGIC;
  signal \usedw[8]_i_7__3_n_5\ : STD_LOGIC;
  signal \usedw[8]_i_8__3_n_5\ : STD_LOGIC;
  signal \usedw[8]_i_9__3_n_5\ : STD_LOGIC;
  signal usedw_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \usedw_reg[10]_i_2__0_n_12\ : STD_LOGIC;
  signal \usedw_reg[10]_i_2__0_n_19\ : STD_LOGIC;
  signal \usedw_reg[10]_i_2__0_n_20\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__2_n_10\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__2_n_11\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__2_n_12\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__2_n_13\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__2_n_14\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__2_n_15\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__2_n_16\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__2_n_17\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__2_n_18\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__2_n_19\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__2_n_20\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__2_n_5\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__2_n_6\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__2_n_7\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__2_n_8\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__2_n_9\ : STD_LOGIC;
  signal waddr : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \waddr[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \waddr[10]_i_1__3_n_5\ : STD_LOGIC;
  signal \waddr[10]_i_2__2_n_5\ : STD_LOGIC;
  signal \waddr[1]_i_1__2_n_5\ : STD_LOGIC;
  signal \waddr[2]_i_1__2_n_5\ : STD_LOGIC;
  signal \waddr[2]_i_2__0_n_5\ : STD_LOGIC;
  signal \waddr[2]_i_3__0_n_5\ : STD_LOGIC;
  signal \waddr[3]_i_1__2_n_5\ : STD_LOGIC;
  signal \waddr[4]_i_1__2_n_5\ : STD_LOGIC;
  signal \waddr[4]_i_2__0_n_5\ : STD_LOGIC;
  signal \waddr[5]_i_1__2_n_5\ : STD_LOGIC;
  signal \waddr[5]_i_2__2_n_5\ : STD_LOGIC;
  signal \waddr[5]_i_3__0_n_5\ : STD_LOGIC;
  signal \waddr[5]_i_4__0_n_5\ : STD_LOGIC;
  signal \waddr[6]_i_1__2_n_5\ : STD_LOGIC;
  signal \waddr[6]_i_2__0_n_5\ : STD_LOGIC;
  signal \waddr[6]_i_3__0_n_5\ : STD_LOGIC;
  signal \waddr[7]_i_1__2_n_5\ : STD_LOGIC;
  signal \waddr[7]_i_2__0_n_5\ : STD_LOGIC;
  signal \waddr[8]_i_1__2_n_5\ : STD_LOGIC;
  signal \waddr[9]_i_1__2_n_5\ : STD_LOGIC;
  signal NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_usedw_reg[10]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_usedw_reg[10]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_buf[0]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \dout_buf[1]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \dout_buf[2]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \dout_buf[3]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \dout_buf[4]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \dout_buf[5]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \dout_buf[6]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \dout_buf[7]_i_2\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of empty_n_i_1 : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \full_n_i_4__2\ : label is "soft_lutpair82";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of mem_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_bram_0 : label is 15352;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_bram_0 : label is "gray_img_src_data_U/mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_bram_0 : label is "RAM_SDP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg_bram_0 : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg_bram_0 : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_bram_0 : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_bram_0 : label is 7;
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_10__1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_11__1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_15__2\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_18__1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_22__0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_4__1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_5__1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_6__1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of mem_reg_bram_0_i_7 : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_9__1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_14__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_15__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_16__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_17__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_18__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_19__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_20__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_21__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \show_ahead_i_1__1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \usedw[0]_i_1__2\ : label is "soft_lutpair82";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \usedw_reg[10]_i_2__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[10]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \usedw_reg[8]_i_1__2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[8]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \waddr[1]_i_1__2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \waddr[2]_i_1__2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \waddr[2]_i_3__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \waddr[5]_i_2__2\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \waddr[5]_i_4__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \waddr[6]_i_2__0\ : label is "soft_lutpair88";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  empty_n <= \^empty_n\;
  gray_img_src_data_empty_n <= \^gray_img_src_data_empty_n\;
  gray_img_src_data_full_n <= \^gray_img_src_data_full_n\;
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_5_[0]\,
      I1 => q_buf(0),
      I2 => show_ahead_reg_n_5,
      O => \dout_buf[0]_i_1_n_5\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_5_[1]\,
      I1 => q_buf(1),
      I2 => show_ahead_reg_n_5,
      O => \dout_buf[1]_i_1_n_5\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_5_[2]\,
      I1 => q_buf(2),
      I2 => show_ahead_reg_n_5,
      O => \dout_buf[2]_i_1_n_5\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_5_[3]\,
      I1 => q_buf(3),
      I2 => show_ahead_reg_n_5,
      O => \dout_buf[3]_i_1_n_5\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_5_[4]\,
      I1 => q_buf(4),
      I2 => show_ahead_reg_n_5,
      O => \dout_buf[4]_i_1_n_5\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_5_[5]\,
      I1 => q_buf(5),
      I2 => show_ahead_reg_n_5,
      O => \dout_buf[5]_i_1_n_5\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_5_[6]\,
      I1 => q_buf(6),
      I2 => show_ahead_reg_n_5,
      O => \dout_buf[6]_i_1_n_5\
    );
\dout_buf[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_5_[7]\,
      I1 => q_buf(7),
      I2 => show_ahead_reg_n_5,
      O => \dout_buf[7]_i_2_n_5\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \dout_buf[0]_i_1_n_5\,
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \dout_buf[1]_i_1_n_5\,
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \dout_buf[2]_i_1_n_5\,
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \dout_buf[3]_i_1_n_5\,
      Q => \^q\(3),
      R => ap_rst_n_inv
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \dout_buf[4]_i_1_n_5\,
      Q => \^q\(4),
      R => ap_rst_n_inv
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \dout_buf[5]_i_1_n_5\,
      Q => \^q\(5),
      R => ap_rst_n_inv
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \dout_buf[6]_i_1_n_5\,
      Q => \^q\(6),
      R => ap_rst_n_inv
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \dout_buf[7]_i_2_n_5\,
      Q => \^q\(7),
      R => ap_rst_n_inv
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => dout_valid_reg_0,
      Q => \^gray_img_src_data_empty_n\,
      R => ap_rst_n_inv
    );
empty_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDF00D"
    )
        port map (
      I0 => usedw_reg(0),
      I1 => \empty_n_i_2__1_n_5\,
      I2 => show_ahead_reg_0,
      I3 => push,
      I4 => \^empty_n\,
      O => empty_n_i_1_n_5
    );
\empty_n_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => usedw_reg(1),
      I1 => usedw_reg(2),
      I2 => \empty_n_i_3__1_n_5\,
      I3 => \empty_n_i_4__1_n_5\,
      O => \empty_n_i_2__1_n_5\
    );
\empty_n_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => usedw_reg(10),
      I1 => usedw_reg(9),
      I2 => usedw_reg(3),
      I3 => usedw_reg(4),
      O => \empty_n_i_3__1_n_5\
    );
\empty_n_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => usedw_reg(6),
      I1 => usedw_reg(7),
      I2 => usedw_reg(5),
      I3 => usedw_reg(8),
      O => \empty_n_i_4__1_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_5,
      Q => \^empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFD55F"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__2_n_5\,
      I2 => push,
      I3 => show_ahead_reg_0,
      I4 => \^gray_img_src_data_full_n\,
      O => \full_n_i_1__1_n_5\
    );
\full_n_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF7F"
    )
        port map (
      I0 => usedw_reg(5),
      I1 => usedw_reg(4),
      I2 => usedw_reg(3),
      I3 => \full_n_i_3__2_n_5\,
      I4 => \full_n_i_4__2_n_5\,
      O => \full_n_i_2__2_n_5\
    );
\full_n_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => usedw_reg(10),
      I1 => usedw_reg(9),
      I2 => usedw_reg(6),
      I3 => usedw_reg(7),
      O => \full_n_i_3__2_n_5\
    );
\full_n_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => usedw_reg(1),
      I1 => usedw_reg(8),
      I2 => usedw_reg(2),
      I3 => usedw_reg(0),
      O => \full_n_i_4__2_n_5\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__1_n_5\,
      Q => \^gray_img_src_data_full_n\,
      R => '0'
    );
mem_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => waddr(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => rnext(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => D(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q_buf(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => \^gray_img_src_data_full_n\,
      ENBWREN => '1',
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => push,
      WEA(0) => push,
      WEBWE(3 downto 0) => B"0000"
    );
mem_reg_bram_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007FFFFF80800000"
    )
        port map (
      I0 => \raddr_reg_n_5_[8]\,
      I1 => \raddr_reg_n_5_[7]\,
      I2 => \mem_reg_bram_0_i_13__1_n_5\,
      I3 => \mem_reg_bram_0_i_14__1_n_5\,
      I4 => \raddr_reg_n_5_[9]\,
      I5 => \raddr_reg_n_5_[10]\,
      O => rnext(10)
    );
\mem_reg_bram_0_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"009C"
    )
        port map (
      I0 => show_ahead_reg_0,
      I1 => \raddr_reg_n_5_[1]\,
      I2 => \raddr_reg_n_5_[0]\,
      I3 => \mem_reg_bram_0_i_14__1_n_5\,
      O => rnext(1)
    );
\mem_reg_bram_0_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => show_ahead_reg_0,
      I1 => \raddr_reg_n_5_[0]\,
      I2 => \mem_reg_bram_0_i_14__1_n_5\,
      O => rnext(0)
    );
\mem_reg_bram_0_i_13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \mem_reg_bram_0_i_18__1_n_5\,
      I1 => mem_reg_bram_0_0,
      I2 => \^empty_n\,
      I3 => \raddr_reg_n_5_[2]\,
      I4 => \raddr_reg_n_5_[3]\,
      I5 => \mem_reg_bram_0_i_15__2_n_5\,
      O => \mem_reg_bram_0_i_13__1_n_5\
    );
\mem_reg_bram_0_i_14__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20220000"
    )
        port map (
      I0 => \mem_reg_bram_0_i_20__2_n_5\,
      I1 => \mem_reg_bram_0_i_15__2_n_5\,
      I2 => xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_gray_img_src_data_read,
      I3 => \^gray_img_src_data_empty_n\,
      I4 => \^empty_n\,
      O => \mem_reg_bram_0_i_14__1_n_5\
    );
\mem_reg_bram_0_i_15__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \raddr_reg_n_5_[5]\,
      I1 => \raddr_reg_n_5_[4]\,
      I2 => \raddr_reg_n_5_[6]\,
      O => \mem_reg_bram_0_i_15__2_n_5\
    );
\mem_reg_bram_0_i_16__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \raddr_reg_n_5_[3]\,
      I1 => \raddr_reg_n_5_[2]\,
      I2 => \^empty_n\,
      I3 => mem_reg_bram_0_0,
      I4 => \raddr_reg_n_5_[1]\,
      I5 => \raddr_reg_n_5_[0]\,
      O => \mem_reg_bram_0_i_16__1_n_5\
    );
\mem_reg_bram_0_i_18__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \raddr_reg_n_5_[0]\,
      I1 => \raddr_reg_n_5_[1]\,
      O => \mem_reg_bram_0_i_18__1_n_5\
    );
\mem_reg_bram_0_i_20__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \raddr_reg_n_5_[2]\,
      I1 => \raddr_reg_n_5_[8]\,
      I2 => \raddr_reg_n_5_[1]\,
      I3 => \raddr_reg_n_5_[3]\,
      I4 => \mem_reg_bram_0_i_22__0_n_5\,
      O => \mem_reg_bram_0_i_20__2_n_5\
    );
\mem_reg_bram_0_i_22__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \raddr_reg_n_5_[10]\,
      I1 => \raddr_reg_n_5_[9]\,
      I2 => \raddr_reg_n_5_[7]\,
      I3 => \raddr_reg_n_5_[0]\,
      O => \mem_reg_bram_0_i_22__0_n_5\
    );
\mem_reg_bram_0_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F7FF0800"
    )
        port map (
      I0 => \raddr_reg_n_5_[8]\,
      I1 => \raddr_reg_n_5_[7]\,
      I2 => \mem_reg_bram_0_i_15__2_n_5\,
      I3 => \mem_reg_bram_0_i_16__1_n_5\,
      I4 => \raddr_reg_n_5_[9]\,
      I5 => \mem_reg_bram_0_i_14__1_n_5\,
      O => rnext(9)
    );
\mem_reg_bram_0_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44144444"
    )
        port map (
      I0 => \mem_reg_bram_0_i_14__1_n_5\,
      I1 => \raddr_reg_n_5_[8]\,
      I2 => \raddr_reg_n_5_[7]\,
      I3 => \mem_reg_bram_0_i_15__2_n_5\,
      I4 => \mem_reg_bram_0_i_16__1_n_5\,
      O => rnext(8)
    );
\mem_reg_bram_0_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \raddr_reg_n_5_[7]\,
      I1 => \raddr_reg_n_5_[5]\,
      I2 => \raddr_reg_n_5_[4]\,
      I3 => \raddr_reg_n_5_[6]\,
      I4 => \mem_reg_bram_0_i_16__1_n_5\,
      O => rnext(7)
    );
\mem_reg_bram_0_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14505050"
    )
        port map (
      I0 => \mem_reg_bram_0_i_14__1_n_5\,
      I1 => \mem_reg_bram_0_i_16__1_n_5\,
      I2 => \raddr_reg_n_5_[6]\,
      I3 => \raddr_reg_n_5_[4]\,
      I4 => \raddr_reg_n_5_[5]\,
      O => rnext(6)
    );
\mem_reg_bram_0_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1450"
    )
        port map (
      I0 => \mem_reg_bram_0_i_14__1_n_5\,
      I1 => \mem_reg_bram_0_i_16__1_n_5\,
      I2 => \raddr_reg_n_5_[5]\,
      I3 => \raddr_reg_n_5_[4]\,
      O => rnext(5)
    );
mem_reg_bram_0_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => \mem_reg_bram_0_i_14__1_n_5\,
      I1 => \raddr_reg_n_5_[4]\,
      I2 => \mem_reg_bram_0_i_16__1_n_5\,
      O => rnext(4)
    );
\mem_reg_bram_0_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5515555500400000"
    )
        port map (
      I0 => \mem_reg_bram_0_i_14__1_n_5\,
      I1 => \raddr_reg_n_5_[0]\,
      I2 => \raddr_reg_n_5_[1]\,
      I3 => show_ahead_reg_0,
      I4 => \raddr_reg_n_5_[2]\,
      I5 => \raddr_reg_n_5_[3]\,
      O => rnext(3)
    );
\mem_reg_bram_0_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BF40"
    )
        port map (
      I0 => show_ahead_reg_0,
      I1 => \raddr_reg_n_5_[1]\,
      I2 => \raddr_reg_n_5_[0]\,
      I3 => \raddr_reg_n_5_[2]\,
      I4 => \mem_reg_bram_0_i_14__1_n_5\,
      O => rnext(2)
    );
\q_tmp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(0),
      Q => \q_tmp_reg_n_5_[0]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(1),
      Q => \q_tmp_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(2),
      Q => \q_tmp_reg_n_5_[2]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(3),
      Q => \q_tmp_reg_n_5_[3]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(4),
      Q => \q_tmp_reg_n_5_[4]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(5),
      Q => \q_tmp_reg_n_5_[5]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(6),
      Q => \q_tmp_reg_n_5_[6]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(7),
      Q => \q_tmp_reg_n_5_[7]\,
      R => ap_rst_n_inv
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(0),
      Q => \raddr_reg_n_5_[0]\,
      R => ap_rst_n_inv
    );
\raddr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(10),
      Q => \raddr_reg_n_5_[10]\,
      R => ap_rst_n_inv
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(1),
      Q => \raddr_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(2),
      Q => \raddr_reg_n_5_[2]\,
      R => ap_rst_n_inv
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(3),
      Q => \raddr_reg_n_5_[3]\,
      R => ap_rst_n_inv
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(4),
      Q => \raddr_reg_n_5_[4]\,
      R => ap_rst_n_inv
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(5),
      Q => \raddr_reg_n_5_[5]\,
      R => ap_rst_n_inv
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(6),
      Q => \raddr_reg_n_5_[6]\,
      R => ap_rst_n_inv
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(7),
      Q => \raddr_reg_n_5_[7]\,
      R => ap_rst_n_inv
    );
\raddr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(8),
      Q => \raddr_reg_n_5_[8]\,
      R => ap_rst_n_inv
    );
\raddr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(9),
      Q => \raddr_reg_n_5_[9]\,
      R => ap_rst_n_inv
    );
\ram_reg_bram_0_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      I1 => ram_reg_bram_0,
      O => DINADIN(7)
    );
\ram_reg_bram_0_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => ram_reg_bram_0,
      O => DINADIN(6)
    );
\ram_reg_bram_0_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      I1 => ram_reg_bram_0,
      O => DINADIN(5)
    );
\ram_reg_bram_0_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => ram_reg_bram_0,
      O => DINADIN(4)
    );
\ram_reg_bram_0_i_18__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => ram_reg_bram_0,
      O => DINADIN(3)
    );
\ram_reg_bram_0_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => ram_reg_bram_0,
      O => DINADIN(2)
    );
\ram_reg_bram_0_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => ram_reg_bram_0,
      O => DINADIN(1)
    );
\ram_reg_bram_0_i_21__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => ram_reg_bram_0,
      O => DINADIN(0)
    );
\show_ahead_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => push,
      I1 => \empty_n_i_2__1_n_5\,
      I2 => usedw_reg(0),
      I3 => show_ahead_reg_0,
      O => show_ahead0
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead_reg_n_5,
      R => ap_rst_n_inv
    );
\usedw[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => usedw_reg(0),
      O => \usedw[0]_i_1__2_n_5\
    );
\usedw[10]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(9),
      I1 => usedw_reg(10),
      O => \usedw[10]_i_3__0_n_5\
    );
\usedw[10]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(8),
      I1 => usedw_reg(9),
      O => \usedw[10]_i_4__0_n_5\
    );
\usedw[8]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => usedw_reg(1),
      I1 => show_ahead_reg_0,
      I2 => push,
      O => \usedw[8]_i_10_n_5\
    );
\usedw[8]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => usedw_reg(1),
      O => \usedw[8]_i_2__3_n_5\
    );
\usedw[8]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(7),
      I1 => usedw_reg(8),
      O => \usedw[8]_i_3__3_n_5\
    );
\usedw[8]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(6),
      I1 => usedw_reg(7),
      O => \usedw[8]_i_4__3_n_5\
    );
\usedw[8]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(5),
      I1 => usedw_reg(6),
      O => \usedw[8]_i_5__3_n_5\
    );
\usedw[8]_i_6__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(4),
      I1 => usedw_reg(5),
      O => \usedw[8]_i_6__3_n_5\
    );
\usedw[8]_i_7__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(3),
      I1 => usedw_reg(4),
      O => \usedw[8]_i_7__3_n_5\
    );
\usedw[8]_i_8__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(2),
      I1 => usedw_reg(3),
      O => \usedw[8]_i_8__3_n_5\
    );
\usedw[8]_i_9__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(1),
      I1 => usedw_reg(2),
      O => \usedw[8]_i_9__3_n_5\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw_reg[0]_0\(0),
      D => \usedw[0]_i_1__2_n_5\,
      Q => usedw_reg(0),
      R => ap_rst_n_inv
    );
\usedw_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw_reg[0]_0\(0),
      D => \usedw_reg[10]_i_2__0_n_19\,
      Q => usedw_reg(10),
      R => ap_rst_n_inv
    );
\usedw_reg[10]_i_2__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \usedw_reg[8]_i_1__2_n_5\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_usedw_reg[10]_i_2__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \usedw_reg[10]_i_2__0_n_12\,
      DI(7 downto 1) => B"0000000",
      DI(0) => usedw_reg(8),
      O(7 downto 2) => \NLW_usedw_reg[10]_i_2__0_O_UNCONNECTED\(7 downto 2),
      O(1) => \usedw_reg[10]_i_2__0_n_19\,
      O(0) => \usedw_reg[10]_i_2__0_n_20\,
      S(7 downto 2) => B"000000",
      S(1) => \usedw[10]_i_3__0_n_5\,
      S(0) => \usedw[10]_i_4__0_n_5\
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw_reg[0]_0\(0),
      D => \usedw_reg[8]_i_1__2_n_20\,
      Q => usedw_reg(1),
      R => ap_rst_n_inv
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw_reg[0]_0\(0),
      D => \usedw_reg[8]_i_1__2_n_19\,
      Q => usedw_reg(2),
      R => ap_rst_n_inv
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw_reg[0]_0\(0),
      D => \usedw_reg[8]_i_1__2_n_18\,
      Q => usedw_reg(3),
      R => ap_rst_n_inv
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw_reg[0]_0\(0),
      D => \usedw_reg[8]_i_1__2_n_17\,
      Q => usedw_reg(4),
      R => ap_rst_n_inv
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw_reg[0]_0\(0),
      D => \usedw_reg[8]_i_1__2_n_16\,
      Q => usedw_reg(5),
      R => ap_rst_n_inv
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw_reg[0]_0\(0),
      D => \usedw_reg[8]_i_1__2_n_15\,
      Q => usedw_reg(6),
      R => ap_rst_n_inv
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw_reg[0]_0\(0),
      D => \usedw_reg[8]_i_1__2_n_14\,
      Q => usedw_reg(7),
      R => ap_rst_n_inv
    );
\usedw_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw_reg[0]_0\(0),
      D => \usedw_reg[8]_i_1__2_n_13\,
      Q => usedw_reg(8),
      R => ap_rst_n_inv
    );
\usedw_reg[8]_i_1__2\: unisim.vcomponents.CARRY8
     port map (
      CI => usedw_reg(0),
      CI_TOP => '0',
      CO(7) => \usedw_reg[8]_i_1__2_n_5\,
      CO(6) => \usedw_reg[8]_i_1__2_n_6\,
      CO(5) => \usedw_reg[8]_i_1__2_n_7\,
      CO(4) => \usedw_reg[8]_i_1__2_n_8\,
      CO(3) => \usedw_reg[8]_i_1__2_n_9\,
      CO(2) => \usedw_reg[8]_i_1__2_n_10\,
      CO(1) => \usedw_reg[8]_i_1__2_n_11\,
      CO(0) => \usedw_reg[8]_i_1__2_n_12\,
      DI(7 downto 1) => usedw_reg(7 downto 1),
      DI(0) => \usedw[8]_i_2__3_n_5\,
      O(7) => \usedw_reg[8]_i_1__2_n_13\,
      O(6) => \usedw_reg[8]_i_1__2_n_14\,
      O(5) => \usedw_reg[8]_i_1__2_n_15\,
      O(4) => \usedw_reg[8]_i_1__2_n_16\,
      O(3) => \usedw_reg[8]_i_1__2_n_17\,
      O(2) => \usedw_reg[8]_i_1__2_n_18\,
      O(1) => \usedw_reg[8]_i_1__2_n_19\,
      O(0) => \usedw_reg[8]_i_1__2_n_20\,
      S(7) => \usedw[8]_i_3__3_n_5\,
      S(6) => \usedw[8]_i_4__3_n_5\,
      S(5) => \usedw[8]_i_5__3_n_5\,
      S(4) => \usedw[8]_i_6__3_n_5\,
      S(3) => \usedw[8]_i_7__3_n_5\,
      S(2) => \usedw[8]_i_8__3_n_5\,
      S(1) => \usedw[8]_i_9__3_n_5\,
      S(0) => \usedw[8]_i_10_n_5\
    );
\usedw_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw_reg[0]_0\(0),
      D => \usedw_reg[10]_i_2__0_n_20\,
      Q => usedw_reg(9),
      R => ap_rst_n_inv
    );
\waddr[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3323333333333333"
    )
        port map (
      I0 => \waddr[10]_i_2__2_n_5\,
      I1 => waddr(0),
      I2 => waddr(8),
      I3 => waddr(7),
      I4 => waddr(10),
      I5 => waddr(9),
      O => \waddr[0]_i_1__0_n_5\
    );
\waddr[10]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC6CCCCCCCCCCC4C"
    )
        port map (
      I0 => waddr(9),
      I1 => waddr(10),
      I2 => waddr(8),
      I3 => \waddr[10]_i_2__2_n_5\,
      I4 => waddr(7),
      I5 => waddr(0),
      O => \waddr[10]_i_1__3_n_5\
    );
\waddr[10]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(6),
      I2 => waddr(3),
      I3 => waddr(4),
      I4 => waddr(2),
      I5 => waddr(1),
      O => \waddr[10]_i_2__2_n_5\
    );
\waddr[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FB0"
    )
        port map (
      I0 => \waddr[2]_i_2__0_n_5\,
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      O => \waddr[1]_i_1__2_n_5\
    );
\waddr[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FA0"
    )
        port map (
      I0 => waddr(0),
      I1 => \waddr[2]_i_2__0_n_5\,
      I2 => waddr(1),
      I3 => waddr(2),
      O => \waddr[2]_i_1__2_n_5\
    );
\waddr[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => waddr(9),
      I1 => waddr(10),
      I2 => waddr(7),
      I3 => waddr(8),
      I4 => \waddr[2]_i_3__0_n_5\,
      O => \waddr[2]_i_2__0_n_5\
    );
\waddr[2]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(3),
      I2 => waddr(6),
      I3 => waddr(5),
      O => \waddr[2]_i_3__0_n_5\
    );
\waddr[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFB0A0B0A0B0A0B0"
    )
        port map (
      I0 => \waddr[4]_i_2__0_n_5\,
      I1 => waddr(4),
      I2 => waddr(3),
      I3 => waddr(0),
      I4 => waddr(2),
      I5 => waddr(1),
      O => \waddr[3]_i_1__2_n_5\
    );
\waddr[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFFC0000000"
    )
        port map (
      I0 => \waddr[4]_i_2__0_n_5\,
      I1 => waddr(1),
      I2 => waddr(2),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(4),
      O => \waddr[4]_i_1__2_n_5\
    );
\waddr[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF15FFFFFF"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(5),
      I2 => waddr(6),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => \waddr[5]_i_3__0_n_5\,
      O => \waddr[4]_i_2__0_n_5\
    );
\waddr[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0FCF01C"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(0),
      I2 => waddr(5),
      I3 => \waddr[5]_i_2__2_n_5\,
      I4 => \waddr[5]_i_3__0_n_5\,
      I5 => \waddr[5]_i_4__0_n_5\,
      O => \waddr[5]_i_1__2_n_5\
    );
\waddr[5]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(2),
      O => \waddr[5]_i_2__2_n_5\
    );
\waddr[5]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F7FF"
    )
        port map (
      I0 => waddr(9),
      I1 => waddr(10),
      I2 => waddr(7),
      I3 => waddr(8),
      I4 => waddr(0),
      O => \waddr[5]_i_3__0_n_5\
    );
\waddr[5]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(4),
      O => \waddr[5]_i_4__0_n_5\
    );
\waddr[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F858F0F0F0F0F0F0"
    )
        port map (
      I0 => waddr(5),
      I1 => \waddr[6]_i_2__0_n_5\,
      I2 => waddr(6),
      I3 => \waddr[6]_i_3__0_n_5\,
      I4 => waddr(4),
      I5 => waddr(3),
      O => \waddr[6]_i_1__2_n_5\
    );
\waddr[6]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(2),
      I2 => waddr(1),
      O => \waddr[6]_i_2__0_n_5\
    );
\waddr[6]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF51555555"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(8),
      I2 => waddr(7),
      I3 => waddr(10),
      I4 => waddr(9),
      I5 => \waddr[5]_i_2__2_n_5\,
      O => \waddr[6]_i_3__0_n_5\
    );
\waddr[7]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \waddr[7]_i_2__0_n_5\,
      I1 => waddr(7),
      O => \waddr[7]_i_1__2_n_5\
    );
\waddr[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(2),
      I2 => \waddr[5]_i_4__0_n_5\,
      I3 => waddr(6),
      I4 => waddr(5),
      I5 => waddr(0),
      O => \waddr[7]_i_2__0_n_5\
    );
\waddr[8]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCC686C6C6C"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(8),
      I2 => waddr(7),
      I3 => waddr(9),
      I4 => waddr(10),
      I5 => \waddr[10]_i_2__2_n_5\,
      O => \waddr[8]_i_1__2_n_5\
    );
\waddr[9]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC3CCCCCCCCCCC4C"
    )
        port map (
      I0 => waddr(10),
      I1 => waddr(9),
      I2 => waddr(8),
      I3 => \waddr[10]_i_2__2_n_5\,
      I4 => waddr(7),
      I5 => waddr(0),
      O => \waddr[9]_i_1__2_n_5\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[0]_i_1__0_n_5\,
      Q => waddr(0),
      R => ap_rst_n_inv
    );
\waddr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[10]_i_1__3_n_5\,
      Q => waddr(10),
      R => ap_rst_n_inv
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[1]_i_1__2_n_5\,
      Q => waddr(1),
      R => ap_rst_n_inv
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[2]_i_1__2_n_5\,
      Q => waddr(2),
      R => ap_rst_n_inv
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[3]_i_1__2_n_5\,
      Q => waddr(3),
      R => ap_rst_n_inv
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[4]_i_1__2_n_5\,
      Q => waddr(4),
      R => ap_rst_n_inv
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[5]_i_1__2_n_5\,
      Q => waddr(5),
      R => ap_rst_n_inv
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[6]_i_1__2_n_5\,
      Q => waddr(6),
      R => ap_rst_n_inv
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[7]_i_1__2_n_5\,
      Q => waddr(7),
      R => ap_rst_n_inv
    );
\waddr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[8]_i_1__2_n_5\,
      Q => waddr(8),
      R => ap_rst_n_inv
    );
\waddr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[9]_i_1__2_n_5\,
      Q => waddr(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w8_d2_S_shiftReg is
  port (
    DINADIN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_bram_0 : in STD_LOGIC;
    ram_reg_bram_0_0 : in STD_LOGIC;
    ram_reg_bram_0_1 : in STD_LOGIC;
    ram_reg_bram_0_2 : in STD_LOGIC;
    ram_reg_bram_0_3 : in STD_LOGIC;
    ram_reg_bram_0_4 : in STD_LOGIC;
    ram_reg_bram_0_5 : in STD_LOGIC;
    ram_reg_bram_0_6 : in STD_LOGIC;
    ram_reg_bram_0_7 : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w8_d2_S_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w8_d2_S_shiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\ram_reg_bram_0_i_13__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => Q(0),
      I3 => Q(1),
      O => DINADIN(7)
    );
\ram_reg_bram_0_i_14__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => Q(0),
      I3 => Q(1),
      O => DINADIN(6)
    );
\ram_reg_bram_0_i_15__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => Q(0),
      I3 => Q(1),
      O => DINADIN(5)
    );
\ram_reg_bram_0_i_16__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => Q(0),
      I3 => Q(1),
      O => DINADIN(4)
    );
\ram_reg_bram_0_i_17__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => Q(0),
      I3 => Q(1),
      O => DINADIN(3)
    );
\ram_reg_bram_0_i_18__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => Q(0),
      I3 => Q(1),
      O => DINADIN(2)
    );
\ram_reg_bram_0_i_19__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => Q(0),
      I3 => Q(1),
      O => DINADIN(1)
    );
\ram_reg_bram_0_i_20__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => Q(0),
      I3 => Q(1),
      O => DINADIN(0)
    );
\ram_reg_bram_0_i_25__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB88B8B8BB88"
    )
        port map (
      I0 => ram_reg_bram_0,
      I1 => ram_reg_bram_0_0,
      I2 => \SRL_SIG_reg[1]_1\(7),
      I3 => \SRL_SIG_reg[0]_0\(7),
      I4 => Q(0),
      I5 => Q(1),
      O => \SRL_SIG_reg[1][7]_0\(7)
    );
ram_reg_bram_0_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB88B8B8BB88"
    )
        port map (
      I0 => ram_reg_bram_0_1,
      I1 => ram_reg_bram_0_0,
      I2 => \SRL_SIG_reg[1]_1\(6),
      I3 => \SRL_SIG_reg[0]_0\(6),
      I4 => Q(0),
      I5 => Q(1),
      O => \SRL_SIG_reg[1][7]_0\(6)
    );
ram_reg_bram_0_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB88B8B8BB88"
    )
        port map (
      I0 => ram_reg_bram_0_2,
      I1 => ram_reg_bram_0_0,
      I2 => \SRL_SIG_reg[1]_1\(5),
      I3 => \SRL_SIG_reg[0]_0\(5),
      I4 => Q(0),
      I5 => Q(1),
      O => \SRL_SIG_reg[1][7]_0\(5)
    );
ram_reg_bram_0_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB88B8B8BB88"
    )
        port map (
      I0 => ram_reg_bram_0_3,
      I1 => ram_reg_bram_0_0,
      I2 => \SRL_SIG_reg[1]_1\(4),
      I3 => \SRL_SIG_reg[0]_0\(4),
      I4 => Q(0),
      I5 => Q(1),
      O => \SRL_SIG_reg[1][7]_0\(4)
    );
ram_reg_bram_0_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB88B8B8BB88"
    )
        port map (
      I0 => ram_reg_bram_0_4,
      I1 => ram_reg_bram_0_0,
      I2 => \SRL_SIG_reg[1]_1\(3),
      I3 => \SRL_SIG_reg[0]_0\(3),
      I4 => Q(0),
      I5 => Q(1),
      O => \SRL_SIG_reg[1][7]_0\(3)
    );
ram_reg_bram_0_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB88B8B8BB88"
    )
        port map (
      I0 => ram_reg_bram_0_5,
      I1 => ram_reg_bram_0_0,
      I2 => \SRL_SIG_reg[1]_1\(2),
      I3 => \SRL_SIG_reg[0]_0\(2),
      I4 => Q(0),
      I5 => Q(1),
      O => \SRL_SIG_reg[1][7]_0\(2)
    );
ram_reg_bram_0_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB88B8B8BB88"
    )
        port map (
      I0 => ram_reg_bram_0_6,
      I1 => ram_reg_bram_0_0,
      I2 => \SRL_SIG_reg[1]_1\(1),
      I3 => \SRL_SIG_reg[0]_0\(1),
      I4 => Q(0),
      I5 => Q(1),
      O => \SRL_SIG_reg[1][7]_0\(1)
    );
ram_reg_bram_0_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB88B8B8BB88"
    )
        port map (
      I0 => ram_reg_bram_0_7,
      I1 => ram_reg_bram_0_0,
      I2 => \SRL_SIG_reg[1]_1\(0),
      I3 => \SRL_SIG_reg[0]_0\(0),
      I4 => Q(0),
      I5 => Q(1),
      O => \SRL_SIG_reg[1][7]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w8_d5760_A is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    phase_mat_data_empty_n : out STD_LOGIC;
    phase_mat_data_full_n : out STD_LOGIC;
    dout_valid_reg_0 : out STD_LOGIC;
    \dout_buf_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 5 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_reg_bram_1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    push : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_phase_mat_49_read : in STD_LOGIC;
    magnitude_mat_data_empty_n : in STD_LOGIC;
    cmp_i_i161_i_i_reg_879 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w8_d5760_A;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w8_d5760_A is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \dout_buf[0]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_5\ : STD_LOGIC;
  signal \dout_buf[7]_i_2_n_5\ : STD_LOGIC;
  signal \dout_valid_i_1__0_n_5\ : STD_LOGIC;
  signal empty_n : STD_LOGIC;
  signal \empty_n_i_1__0_n_5\ : STD_LOGIC;
  signal \empty_n_i_2__0_n_5\ : STD_LOGIC;
  signal \empty_n_i_3__0_n_5\ : STD_LOGIC;
  signal \empty_n_i_4__0_n_5\ : STD_LOGIC;
  signal \full_n_i_1__0_n_5\ : STD_LOGIC;
  signal \full_n_i_3__0_n_5\ : STD_LOGIC;
  signal \full_n_i_4__0_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_1__4_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_22__1_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_23__0_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_24__0_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_25__0_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_26__0_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_27__0_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_28__0_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_2__0_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_31__0_n_5\ : STD_LOGIC;
  signal mem_reg_bram_0_i_32_n_5 : STD_LOGIC;
  signal \mem_reg_bram_0_i_7__3_n_5\ : STD_LOGIC;
  signal mem_reg_bram_0_n_141 : STD_LOGIC;
  signal mem_reg_bram_0_n_142 : STD_LOGIC;
  signal mem_reg_bram_0_n_143 : STD_LOGIC;
  signal mem_reg_bram_0_n_144 : STD_LOGIC;
  signal mem_reg_bram_0_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_n_6 : STD_LOGIC;
  signal mem_reg_bram_0_n_65 : STD_LOGIC;
  signal mem_reg_bram_0_n_66 : STD_LOGIC;
  signal mem_reg_bram_0_n_67 : STD_LOGIC;
  signal mem_reg_bram_0_n_68 : STD_LOGIC;
  signal mem_reg_bram_0_n_69 : STD_LOGIC;
  signal mem_reg_bram_0_n_70 : STD_LOGIC;
  signal mem_reg_bram_0_n_71 : STD_LOGIC;
  signal mem_reg_bram_0_n_72 : STD_LOGIC;
  signal \mem_reg_bram_1_i_1__0_n_5\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \^phase_mat_data_empty_n\ : STD_LOGIC;
  signal \^phase_mat_data_full_n\ : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal q_tmp : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal raddr : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal rnext : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal show_ahead : STD_LOGIC;
  signal show_ahead0 : STD_LOGIC;
  signal \usedw[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \usedw[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \usedw[12]_i_3__0_n_5\ : STD_LOGIC;
  signal \usedw[12]_i_4__0_n_5\ : STD_LOGIC;
  signal \usedw[12]_i_5__0_n_5\ : STD_LOGIC;
  signal \usedw[12]_i_6__0_n_5\ : STD_LOGIC;
  signal \usedw[8]_i_10__1_n_5\ : STD_LOGIC;
  signal \usedw[8]_i_2__0_n_5\ : STD_LOGIC;
  signal \usedw[8]_i_3__0_n_5\ : STD_LOGIC;
  signal \usedw[8]_i_4__0_n_5\ : STD_LOGIC;
  signal \usedw[8]_i_5__0_n_5\ : STD_LOGIC;
  signal \usedw[8]_i_6__0_n_5\ : STD_LOGIC;
  signal \usedw[8]_i_7__0_n_5\ : STD_LOGIC;
  signal \usedw[8]_i_8__0_n_5\ : STD_LOGIC;
  signal \usedw[8]_i_9__0_n_5\ : STD_LOGIC;
  signal usedw_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \usedw_reg[12]_i_2__0_n_10\ : STD_LOGIC;
  signal \usedw_reg[12]_i_2__0_n_11\ : STD_LOGIC;
  signal \usedw_reg[12]_i_2__0_n_12\ : STD_LOGIC;
  signal \usedw_reg[12]_i_2__0_n_17\ : STD_LOGIC;
  signal \usedw_reg[12]_i_2__0_n_18\ : STD_LOGIC;
  signal \usedw_reg[12]_i_2__0_n_19\ : STD_LOGIC;
  signal \usedw_reg[12]_i_2__0_n_20\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__0_n_10\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__0_n_11\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__0_n_12\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__0_n_13\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__0_n_14\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__0_n_15\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__0_n_16\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__0_n_17\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__0_n_18\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__0_n_19\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__0_n_20\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__0_n_8\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__0_n_9\ : STD_LOGIC;
  signal waddr : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \waddr[0]_i_1__4_n_5\ : STD_LOGIC;
  signal \waddr[10]_i_1__0_n_5\ : STD_LOGIC;
  signal \waddr[10]_i_2__0_n_5\ : STD_LOGIC;
  signal \waddr[11]_i_1__0_n_5\ : STD_LOGIC;
  signal \waddr[12]_i_2__0_n_5\ : STD_LOGIC;
  signal \waddr[12]_i_3__0_n_5\ : STD_LOGIC;
  signal \waddr[12]_i_4__0_n_5\ : STD_LOGIC;
  signal \waddr[12]_i_5__0_n_5\ : STD_LOGIC;
  signal \waddr[12]_i_6__0_n_5\ : STD_LOGIC;
  signal \waddr[1]_i_1__0_n_5\ : STD_LOGIC;
  signal \waddr[2]_i_1__0_n_5\ : STD_LOGIC;
  signal \waddr[3]_i_1__0_n_5\ : STD_LOGIC;
  signal \waddr[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \waddr[5]_i_1__0_n_5\ : STD_LOGIC;
  signal \waddr[5]_i_2__0_n_5\ : STD_LOGIC;
  signal \waddr[6]_i_1__0_n_5\ : STD_LOGIC;
  signal \waddr[7]_i_1__0_n_5\ : STD_LOGIC;
  signal \waddr[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \waddr[9]_i_1__0_n_5\ : STD_LOGIC;
  signal \waddr[9]_i_2__0_n_5\ : STD_LOGIC;
  signal NLW_mem_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_mem_reg_bram_1_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_bram_1_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_bram_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_bram_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_bram_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_bram_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_usedw_reg[12]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_usedw_reg[12]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_buf[0]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \dout_buf[1]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \dout_buf[2]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \dout_buf[3]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \dout_buf[4]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \dout_buf[5]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \dout_buf[6]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \dout_buf[7]_i_2\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \dout_valid_i_1__0\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \empty_n_i_1__0\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \full_n_i_2__0\ : label is "soft_lutpair190";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_bram_0 : label is "";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of mem_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_bram_0 : label is 46072;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_bram_0 : label is "mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_bram_0 : label is "RAM_SDP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg_bram_0 : label is 4095;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg_bram_0 : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_bram_0 : label is 4095;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_bram_0 : label is 7;
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_12__1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_13__0\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_1__4\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_28__0\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_6__0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_7__3\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_8__0\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_9__0\ : label is "soft_lutpair193";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg_bram_1 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg_bram_1 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_bram_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of mem_reg_bram_1 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of mem_reg_bram_1 : label is 46072;
  attribute RTL_RAM_NAME of mem_reg_bram_1 : label is "mem";
  attribute RTL_RAM_TYPE of mem_reg_bram_1 : label is "RAM_SDP";
  attribute bram_addr_begin of mem_reg_bram_1 : label is 4096;
  attribute bram_addr_end of mem_reg_bram_1 : label is 8191;
  attribute bram_slice_begin of mem_reg_bram_1 : label is 0;
  attribute bram_slice_end of mem_reg_bram_1 : label is 7;
  attribute ram_addr_begin of mem_reg_bram_1 : label is 4096;
  attribute ram_addr_end of mem_reg_bram_1 : label is 8191;
  attribute ram_offset of mem_reg_bram_1 : label is 0;
  attribute ram_slice_begin of mem_reg_bram_1 : label is 0;
  attribute ram_slice_end of mem_reg_bram_1 : label is 7;
  attribute SOFT_HLUTNM of \mem_reg_bram_1_i_1__0\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \show_ahead_i_1__0\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \usedw[0]_i_1__0\ : label is "soft_lutpair190";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \usedw_reg[12]_i_2__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[12]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \usedw_reg[8]_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[8]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \waddr[0]_i_1__4\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \waddr[10]_i_1__0\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \waddr[11]_i_1__0\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \waddr[12]_i_2__0\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \waddr[1]_i_1__0\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \waddr[2]_i_1__0\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \waddr[3]_i_1__0\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \waddr[6]_i_1__0\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \waddr[7]_i_1__0\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \waddr[8]_i_1__0\ : label is "soft_lutpair191";
begin
  Q(0) <= \^q\(0);
  phase_mat_data_empty_n <= \^phase_mat_data_empty_n\;
  phase_mat_data_full_n <= \^phase_mat_data_full_n\;
ap_enable_reg_pp1_iter0_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^phase_mat_data_empty_n\,
      I1 => magnitude_mat_data_empty_n,
      I2 => cmp_i_i161_i_i_reg_879,
      O => dout_valid_reg_0
    );
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(2),
      I1 => q_buf(0),
      I2 => show_ahead,
      O => \dout_buf[0]_i_1_n_5\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(1),
      I1 => q_buf(1),
      I2 => show_ahead,
      O => \dout_buf[1]_i_1_n_5\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(2),
      I1 => q_buf(2),
      I2 => show_ahead,
      O => \dout_buf[2]_i_1_n_5\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(3),
      I1 => q_buf(3),
      I2 => show_ahead,
      O => \dout_buf[3]_i_1_n_5\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(6),
      I1 => q_buf(4),
      I2 => show_ahead,
      O => \dout_buf[4]_i_1_n_5\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(5),
      I1 => q_buf(5),
      I2 => show_ahead,
      O => \dout_buf[5]_i_1_n_5\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(6),
      I1 => q_buf(6),
      I2 => show_ahead,
      O => \dout_buf[6]_i_1_n_5\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mem_reg_bram_0_i_28__0_n_5\,
      O => pop
    );
\dout_buf[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(7),
      I1 => q_buf(7),
      I2 => show_ahead,
      O => \dout_buf[7]_i_2_n_5\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[0]_i_1_n_5\,
      Q => \dout_buf_reg[7]_0\(0),
      R => SR(0)
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[1]_i_1_n_5\,
      Q => \dout_buf_reg[7]_0\(1),
      R => SR(0)
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[2]_i_1_n_5\,
      Q => \dout_buf_reg[7]_0\(2),
      R => SR(0)
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[3]_i_1_n_5\,
      Q => \dout_buf_reg[7]_0\(3),
      R => SR(0)
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[4]_i_1_n_5\,
      Q => \dout_buf_reg[7]_0\(4),
      R => SR(0)
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[5]_i_1_n_5\,
      Q => \dout_buf_reg[7]_0\(5),
      R => SR(0)
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[6]_i_1_n_5\,
      Q => \dout_buf_reg[7]_0\(6),
      R => SR(0)
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[7]_i_2_n_5\,
      Q => \dout_buf_reg[7]_0\(7),
      R => SR(0)
    );
\dout_valid_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => empty_n,
      I1 => \^phase_mat_data_empty_n\,
      I2 => xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_phase_mat_49_read,
      O => \dout_valid_i_1__0_n_5\
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_valid_i_1__0_n_5\,
      Q => \^phase_mat_data_empty_n\,
      R => SR(0)
    );
\empty_n_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7F007"
    )
        port map (
      I0 => \empty_n_i_2__0_n_5\,
      I1 => usedw_reg(0),
      I2 => push,
      I3 => \mem_reg_bram_0_i_28__0_n_5\,
      I4 => empty_n,
      O => \empty_n_i_1__0_n_5\
    );
\empty_n_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => usedw_reg(5),
      I1 => usedw_reg(4),
      I2 => usedw_reg(9),
      I3 => usedw_reg(1),
      I4 => \empty_n_i_3__0_n_5\,
      I5 => \empty_n_i_4__0_n_5\,
      O => \empty_n_i_2__0_n_5\
    );
\empty_n_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => usedw_reg(7),
      I1 => usedw_reg(8),
      I2 => usedw_reg(6),
      I3 => usedw_reg(12),
      O => \empty_n_i_3__0_n_5\
    );
\empty_n_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => usedw_reg(2),
      I1 => usedw_reg(11),
      I2 => usedw_reg(3),
      I3 => usedw_reg(10),
      O => \empty_n_i_4__0_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__0_n_5\,
      Q => empty_n,
      R => SR(0)
    );
\full_n_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFD55F"
    )
        port map (
      I0 => ap_rst_n,
      I1 => p_1_in,
      I2 => \mem_reg_bram_0_i_28__0_n_5\,
      I3 => push,
      I4 => \^phase_mat_data_full_n\,
      O => \full_n_i_1__0_n_5\
    );
\full_n_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => \full_n_i_3__0_n_5\,
      I1 => \full_n_i_4__0_n_5\,
      I2 => usedw_reg(0),
      I3 => usedw_reg(3),
      I4 => usedw_reg(12),
      O => p_1_in
    );
\full_n_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFFFFFFFFFF"
    )
        port map (
      I0 => usedw_reg(7),
      I1 => usedw_reg(8),
      I2 => usedw_reg(9),
      I3 => usedw_reg(1),
      I4 => usedw_reg(11),
      I5 => usedw_reg(5),
      O => \full_n_i_3__0_n_5\
    );
\full_n_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => usedw_reg(2),
      I1 => usedw_reg(6),
      I2 => usedw_reg(4),
      I3 => usedw_reg(10),
      O => \full_n_i_4__0_n_5\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__0_n_5\,
      Q => \^phase_mat_data_full_n\,
      R => '0'
    );
mem_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "FIRST",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => waddr(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(14 downto 11) => rnext(11 downto 8),
      ADDRBWRADDR(10) => \mem_reg_bram_0_i_7__3_n_5\,
      ADDRBWRADDR(9 downto 3) => rnext(6 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 8) => NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 8),
      CASDOUTB(7) => mem_reg_bram_0_n_65,
      CASDOUTB(6) => mem_reg_bram_0_n_66,
      CASDOUTB(5) => mem_reg_bram_0_n_67,
      CASDOUTB(4) => mem_reg_bram_0_n_68,
      CASDOUTB(3) => mem_reg_bram_0_n_69,
      CASDOUTB(2) => mem_reg_bram_0_n_70,
      CASDOUTB(1) => mem_reg_bram_0_n_71,
      CASDOUTB(0) => mem_reg_bram_0_n_72,
      CASDOUTPA(3 downto 0) => NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3) => mem_reg_bram_0_n_141,
      CASDOUTPB(2) => mem_reg_bram_0_n_142,
      CASDOUTPB(1) => mem_reg_bram_0_n_143,
      CASDOUTPB(0) => mem_reg_bram_0_n_144,
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => mem_reg_bram_0_n_5,
      CASOUTSBITERR => mem_reg_bram_0_n_6,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_mem_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 5) => D(5 downto 3),
      DINADIN(4) => D(4),
      DINADIN(3 downto 1) => D(2 downto 0),
      DINADIN(0) => D(1),
      DINBDIN(31 downto 0) => B"00000000000000000000000011111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 0) => NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \mem_reg_bram_0_i_1__4_n_5\,
      ENBWREN => \mem_reg_bram_0_i_2__0_n_5\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\mem_reg_bram_0_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D2"
    )
        port map (
      I0 => raddr(3),
      I1 => \mem_reg_bram_0_i_27__0_n_5\,
      I2 => raddr(4),
      I3 => \mem_reg_bram_0_i_24__0_n_5\,
      O => rnext(4)
    );
\mem_reg_bram_0_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BFFF4000"
    )
        port map (
      I0 => \mem_reg_bram_0_i_28__0_n_5\,
      I1 => raddr(2),
      I2 => raddr(0),
      I3 => raddr(1),
      I4 => raddr(3),
      I5 => \mem_reg_bram_0_i_24__0_n_5\,
      O => rnext(3)
    );
\mem_reg_bram_0_i_12__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AA6A"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(0),
      I2 => raddr(1),
      I3 => \mem_reg_bram_0_i_28__0_n_5\,
      I4 => \mem_reg_bram_0_i_24__0_n_5\,
      O => rnext(2)
    );
\mem_reg_bram_0_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D2"
    )
        port map (
      I0 => raddr(0),
      I1 => \mem_reg_bram_0_i_28__0_n_5\,
      I2 => raddr(1),
      I3 => \mem_reg_bram_0_i_24__0_n_5\,
      O => rnext(1)
    );
\mem_reg_bram_0_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \mem_reg_bram_0_i_28__0_n_5\,
      I1 => raddr(0),
      I2 => \mem_reg_bram_0_i_24__0_n_5\,
      O => rnext(0)
    );
\mem_reg_bram_0_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^phase_mat_data_full_n\,
      I1 => \^q\(0),
      O => \mem_reg_bram_0_i_1__4_n_5\
    );
\mem_reg_bram_0_i_22__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => raddr(6),
      I1 => raddr(4),
      I2 => \mem_reg_bram_0_i_27__0_n_5\,
      I3 => raddr(3),
      I4 => raddr(5),
      I5 => raddr(7),
      O => \mem_reg_bram_0_i_22__1_n_5\
    );
\mem_reg_bram_0_i_23__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => raddr(9),
      I1 => raddr(10),
      O => \mem_reg_bram_0_i_23__0_n_5\
    );
\mem_reg_bram_0_i_24__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \mem_reg_bram_0_i_31__0_n_5\,
      I1 => raddr(2),
      I2 => raddr(6),
      I3 => raddr(12),
      I4 => mem_reg_bram_0_i_32_n_5,
      I5 => \mem_reg_bram_0_i_28__0_n_5\,
      O => \mem_reg_bram_0_i_24__0_n_5\
    );
\mem_reg_bram_0_i_25__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => raddr(5),
      I1 => raddr(3),
      I2 => \mem_reg_bram_0_i_27__0_n_5\,
      I3 => raddr(4),
      I4 => raddr(6),
      O => \mem_reg_bram_0_i_25__0_n_5\
    );
\mem_reg_bram_0_i_26__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => raddr(3),
      I1 => \mem_reg_bram_0_i_28__0_n_5\,
      I2 => raddr(2),
      I3 => raddr(0),
      I4 => raddr(1),
      I5 => raddr(4),
      O => \mem_reg_bram_0_i_26__0_n_5\
    );
\mem_reg_bram_0_i_27__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DFFFFFFFFFFFFFF"
    )
        port map (
      I0 => empty_n,
      I1 => \^phase_mat_data_empty_n\,
      I2 => xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_phase_mat_49_read,
      I3 => raddr(2),
      I4 => raddr(0),
      I5 => raddr(1),
      O => \mem_reg_bram_0_i_27__0_n_5\
    );
\mem_reg_bram_0_i_28__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_phase_mat_49_read,
      I1 => \^phase_mat_data_empty_n\,
      I2 => empty_n,
      O => \mem_reg_bram_0_i_28__0_n_5\
    );
\mem_reg_bram_0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2000DFFF"
    )
        port map (
      I0 => raddr(11),
      I1 => \mem_reg_bram_0_i_22__1_n_5\,
      I2 => raddr(8),
      I3 => \mem_reg_bram_0_i_23__0_n_5\,
      I4 => raddr(12),
      I5 => \mem_reg_bram_0_i_24__0_n_5\,
      O => \mem_reg_bram_0_i_2__0_n_5\
    );
\mem_reg_bram_0_i_31__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => raddr(10),
      I1 => raddr(9),
      I2 => raddr(8),
      I3 => raddr(1),
      I4 => raddr(11),
      I5 => raddr(5),
      O => \mem_reg_bram_0_i_31__0_n_5\
    );
mem_reg_bram_0_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => raddr(4),
      I1 => raddr(7),
      I2 => raddr(3),
      I3 => raddr(0),
      O => mem_reg_bram_0_i_32_n_5
    );
\mem_reg_bram_0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AAAAAAAAAAAAAA"
    )
        port map (
      I0 => raddr(11),
      I1 => raddr(7),
      I2 => \mem_reg_bram_0_i_25__0_n_5\,
      I3 => raddr(8),
      I4 => raddr(9),
      I5 => raddr(10),
      O => rnext(11)
    );
\mem_reg_bram_0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444144444444444"
    )
        port map (
      I0 => \mem_reg_bram_0_i_24__0_n_5\,
      I1 => raddr(10),
      I2 => raddr(9),
      I3 => raddr(8),
      I4 => \mem_reg_bram_0_i_25__0_n_5\,
      I5 => raddr(7),
      O => rnext(10)
    );
\mem_reg_bram_0_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51550400"
    )
        port map (
      I0 => \mem_reg_bram_0_i_24__0_n_5\,
      I1 => raddr(7),
      I2 => \mem_reg_bram_0_i_25__0_n_5\,
      I3 => raddr(8),
      I4 => raddr(9),
      O => rnext(9)
    );
\mem_reg_bram_0_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => raddr(8),
      I1 => raddr(6),
      I2 => \mem_reg_bram_0_i_26__0_n_5\,
      I3 => raddr(5),
      I4 => raddr(7),
      O => rnext(8)
    );
\mem_reg_bram_0_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => raddr(7),
      I1 => raddr(6),
      I2 => \mem_reg_bram_0_i_26__0_n_5\,
      I3 => raddr(5),
      O => \mem_reg_bram_0_i_7__3_n_5\
    );
\mem_reg_bram_0_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D2"
    )
        port map (
      I0 => raddr(5),
      I1 => \mem_reg_bram_0_i_26__0_n_5\,
      I2 => raddr(6),
      I3 => \mem_reg_bram_0_i_24__0_n_5\,
      O => rnext(6)
    );
\mem_reg_bram_0_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \mem_reg_bram_0_i_26__0_n_5\,
      I1 => raddr(5),
      I2 => \mem_reg_bram_0_i_24__0_n_5\,
      O => rnext(5)
    );
mem_reg_bram_1: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "LAST",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => waddr(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(14 downto 11) => rnext(11 downto 8),
      ADDRBWRADDR(10) => \mem_reg_bram_0_i_7__3_n_5\,
      ADDRBWRADDR(9 downto 3) => rnext(6 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 8) => B"000000000000000000000000",
      CASDINB(7) => mem_reg_bram_0_n_65,
      CASDINB(6) => mem_reg_bram_0_n_66,
      CASDINB(5) => mem_reg_bram_0_n_67,
      CASDINB(4) => mem_reg_bram_0_n_68,
      CASDINB(3) => mem_reg_bram_0_n_69,
      CASDINB(2) => mem_reg_bram_0_n_70,
      CASDINB(1) => mem_reg_bram_0_n_71,
      CASDINB(0) => mem_reg_bram_0_n_72,
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3) => mem_reg_bram_0_n_141,
      CASDINPB(2) => mem_reg_bram_0_n_142,
      CASDINPB(1) => mem_reg_bram_0_n_143,
      CASDINPB(0) => mem_reg_bram_0_n_144,
      CASDOMUXA => '0',
      CASDOMUXB => \mem_reg_bram_0_i_2__0_n_5\,
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => mem_reg_bram_0_n_5,
      CASINSBITERR => mem_reg_bram_0_n_6,
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_mem_reg_bram_1_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_mem_reg_bram_1_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_mem_reg_bram_1_DBITERR_UNCONNECTED,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 5) => D(5 downto 3),
      DINADIN(4) => D(4),
      DINADIN(3 downto 1) => D(2 downto 0),
      DINADIN(0) => D(1),
      DINBDIN(31 downto 0) => B"00000000000000000000000011111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 8) => NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED(31 downto 8),
      DOUTBDOUT(7 downto 0) => q_buf(7 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_mem_reg_bram_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \mem_reg_bram_1_i_1__0_n_5\,
      ENBWREN => rnext(12),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_mem_reg_bram_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_bram_1_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => mem_reg_bram_1_0(0),
      WEA(2) => mem_reg_bram_1_0(0),
      WEA(1) => mem_reg_bram_1_0(0),
      WEA(0) => mem_reg_bram_1_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\mem_reg_bram_1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^phase_mat_data_full_n\,
      I1 => \^q\(0),
      O => \mem_reg_bram_1_i_1__0_n_5\
    );
\mem_reg_bram_1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444144444444444"
    )
        port map (
      I0 => \mem_reg_bram_0_i_24__0_n_5\,
      I1 => raddr(12),
      I2 => \mem_reg_bram_0_i_23__0_n_5\,
      I3 => raddr(8),
      I4 => \mem_reg_bram_0_i_22__1_n_5\,
      I5 => raddr(11),
      O => rnext(12)
    );
\q_tmp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(0),
      Q => q_tmp(1),
      R => SR(0)
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(1),
      Q => q_tmp(2),
      R => SR(0)
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(2),
      Q => q_tmp(3),
      R => SR(0)
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(3),
      Q => q_tmp(5),
      R => SR(0)
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(4),
      Q => q_tmp(6),
      R => SR(0)
    );
\q_tmp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(5),
      Q => q_tmp(7),
      R => SR(0)
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(0),
      Q => raddr(0),
      R => SR(0)
    );
\raddr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(10),
      Q => raddr(10),
      R => SR(0)
    );
\raddr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(11),
      Q => raddr(11),
      R => SR(0)
    );
\raddr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(12),
      Q => raddr(12),
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(1),
      Q => raddr(1),
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(2),
      Q => raddr(2),
      R => SR(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(3),
      Q => raddr(3),
      R => SR(0)
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(4),
      Q => raddr(4),
      R => SR(0)
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(5),
      Q => raddr(5),
      R => SR(0)
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(6),
      Q => raddr(6),
      R => SR(0)
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mem_reg_bram_0_i_7__3_n_5\,
      Q => raddr(7),
      R => SR(0)
    );
\raddr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(8),
      Q => raddr(8),
      R => SR(0)
    );
\raddr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(9),
      Q => raddr(9),
      R => SR(0)
    );
\show_ahead_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2800"
    )
        port map (
      I0 => \empty_n_i_2__0_n_5\,
      I1 => usedw_reg(0),
      I2 => \mem_reg_bram_0_i_28__0_n_5\,
      I3 => push,
      O => show_ahead0
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead,
      R => SR(0)
    );
\usedw[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => usedw_reg(0),
      O => \usedw[0]_i_1__0_n_5\
    );
\usedw[12]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \mem_reg_bram_0_i_28__0_n_5\,
      I1 => push,
      O => \usedw[12]_i_1__0_n_5\
    );
\usedw[12]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(11),
      I1 => usedw_reg(12),
      O => \usedw[12]_i_3__0_n_5\
    );
\usedw[12]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(10),
      I1 => usedw_reg(11),
      O => \usedw[12]_i_4__0_n_5\
    );
\usedw[12]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(9),
      I1 => usedw_reg(10),
      O => \usedw[12]_i_5__0_n_5\
    );
\usedw[12]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(8),
      I1 => usedw_reg(9),
      O => \usedw[12]_i_6__0_n_5\
    );
\usedw[8]_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => usedw_reg(1),
      I1 => push,
      I2 => \mem_reg_bram_0_i_28__0_n_5\,
      O => \usedw[8]_i_10__1_n_5\
    );
\usedw[8]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => usedw_reg(1),
      O => \usedw[8]_i_2__0_n_5\
    );
\usedw[8]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(7),
      I1 => usedw_reg(8),
      O => \usedw[8]_i_3__0_n_5\
    );
\usedw[8]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(6),
      I1 => usedw_reg(7),
      O => \usedw[8]_i_4__0_n_5\
    );
\usedw[8]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(5),
      I1 => usedw_reg(6),
      O => \usedw[8]_i_5__0_n_5\
    );
\usedw[8]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(4),
      I1 => usedw_reg(5),
      O => \usedw[8]_i_6__0_n_5\
    );
\usedw[8]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(3),
      I1 => usedw_reg(4),
      O => \usedw[8]_i_7__0_n_5\
    );
\usedw[8]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(2),
      I1 => usedw_reg(3),
      O => \usedw[8]_i_8__0_n_5\
    );
\usedw[8]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(1),
      I1 => usedw_reg(2),
      O => \usedw[8]_i_9__0_n_5\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[12]_i_1__0_n_5\,
      D => \usedw[0]_i_1__0_n_5\,
      Q => usedw_reg(0),
      R => SR(0)
    );
\usedw_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[12]_i_1__0_n_5\,
      D => \usedw_reg[12]_i_2__0_n_19\,
      Q => usedw_reg(10),
      R => SR(0)
    );
\usedw_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[12]_i_1__0_n_5\,
      D => \usedw_reg[12]_i_2__0_n_18\,
      Q => usedw_reg(11),
      R => SR(0)
    );
\usedw_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[12]_i_1__0_n_5\,
      D => \usedw_reg[12]_i_2__0_n_17\,
      Q => usedw_reg(12),
      R => SR(0)
    );
\usedw_reg[12]_i_2__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \usedw_reg[8]_i_1__0_n_5\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_usedw_reg[12]_i_2__0_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \usedw_reg[12]_i_2__0_n_10\,
      CO(1) => \usedw_reg[12]_i_2__0_n_11\,
      CO(0) => \usedw_reg[12]_i_2__0_n_12\,
      DI(7 downto 3) => B"00000",
      DI(2 downto 0) => usedw_reg(10 downto 8),
      O(7 downto 4) => \NLW_usedw_reg[12]_i_2__0_O_UNCONNECTED\(7 downto 4),
      O(3) => \usedw_reg[12]_i_2__0_n_17\,
      O(2) => \usedw_reg[12]_i_2__0_n_18\,
      O(1) => \usedw_reg[12]_i_2__0_n_19\,
      O(0) => \usedw_reg[12]_i_2__0_n_20\,
      S(7 downto 4) => B"0000",
      S(3) => \usedw[12]_i_3__0_n_5\,
      S(2) => \usedw[12]_i_4__0_n_5\,
      S(1) => \usedw[12]_i_5__0_n_5\,
      S(0) => \usedw[12]_i_6__0_n_5\
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[12]_i_1__0_n_5\,
      D => \usedw_reg[8]_i_1__0_n_20\,
      Q => usedw_reg(1),
      R => SR(0)
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[12]_i_1__0_n_5\,
      D => \usedw_reg[8]_i_1__0_n_19\,
      Q => usedw_reg(2),
      R => SR(0)
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[12]_i_1__0_n_5\,
      D => \usedw_reg[8]_i_1__0_n_18\,
      Q => usedw_reg(3),
      R => SR(0)
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[12]_i_1__0_n_5\,
      D => \usedw_reg[8]_i_1__0_n_17\,
      Q => usedw_reg(4),
      R => SR(0)
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[12]_i_1__0_n_5\,
      D => \usedw_reg[8]_i_1__0_n_16\,
      Q => usedw_reg(5),
      R => SR(0)
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[12]_i_1__0_n_5\,
      D => \usedw_reg[8]_i_1__0_n_15\,
      Q => usedw_reg(6),
      R => SR(0)
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[12]_i_1__0_n_5\,
      D => \usedw_reg[8]_i_1__0_n_14\,
      Q => usedw_reg(7),
      R => SR(0)
    );
\usedw_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[12]_i_1__0_n_5\,
      D => \usedw_reg[8]_i_1__0_n_13\,
      Q => usedw_reg(8),
      R => SR(0)
    );
\usedw_reg[8]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => usedw_reg(0),
      CI_TOP => '0',
      CO(7) => \usedw_reg[8]_i_1__0_n_5\,
      CO(6) => \usedw_reg[8]_i_1__0_n_6\,
      CO(5) => \usedw_reg[8]_i_1__0_n_7\,
      CO(4) => \usedw_reg[8]_i_1__0_n_8\,
      CO(3) => \usedw_reg[8]_i_1__0_n_9\,
      CO(2) => \usedw_reg[8]_i_1__0_n_10\,
      CO(1) => \usedw_reg[8]_i_1__0_n_11\,
      CO(0) => \usedw_reg[8]_i_1__0_n_12\,
      DI(7 downto 1) => usedw_reg(7 downto 1),
      DI(0) => \usedw[8]_i_2__0_n_5\,
      O(7) => \usedw_reg[8]_i_1__0_n_13\,
      O(6) => \usedw_reg[8]_i_1__0_n_14\,
      O(5) => \usedw_reg[8]_i_1__0_n_15\,
      O(4) => \usedw_reg[8]_i_1__0_n_16\,
      O(3) => \usedw_reg[8]_i_1__0_n_17\,
      O(2) => \usedw_reg[8]_i_1__0_n_18\,
      O(1) => \usedw_reg[8]_i_1__0_n_19\,
      O(0) => \usedw_reg[8]_i_1__0_n_20\,
      S(7) => \usedw[8]_i_3__0_n_5\,
      S(6) => \usedw[8]_i_4__0_n_5\,
      S(5) => \usedw[8]_i_5__0_n_5\,
      S(4) => \usedw[8]_i_6__0_n_5\,
      S(3) => \usedw[8]_i_7__0_n_5\,
      S(2) => \usedw[8]_i_8__0_n_5\,
      S(1) => \usedw[8]_i_9__0_n_5\,
      S(0) => \usedw[8]_i_10__1_n_5\
    );
\usedw_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[12]_i_1__0_n_5\,
      D => \usedw_reg[12]_i_2__0_n_20\,
      Q => usedw_reg(9),
      R => SR(0)
    );
\waddr[0]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \waddr[12]_i_4__0_n_5\,
      I1 => waddr(0),
      O => \waddr[0]_i_1__4_n_5\
    );
\waddr[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => waddr(10),
      I1 => \waddr[10]_i_2__0_n_5\,
      I2 => \waddr[12]_i_4__0_n_5\,
      O => \waddr[10]_i_1__0_n_5\
    );
\waddr[10]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => waddr(9),
      I1 => waddr(7),
      I2 => \waddr[9]_i_2__0_n_5\,
      I3 => waddr(6),
      I4 => waddr(8),
      O => \waddr[10]_i_2__0_n_5\
    );
\waddr[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => waddr(11),
      I1 => \waddr[12]_i_3__0_n_5\,
      I2 => \waddr[12]_i_4__0_n_5\,
      O => \waddr[11]_i_1__0_n_5\
    );
\waddr[12]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => \^q\(0),
      I1 => waddr(11),
      I2 => \waddr[12]_i_3__0_n_5\,
      I3 => \waddr[12]_i_4__0_n_5\,
      O => \waddr[12]_i_2__0_n_5\
    );
\waddr[12]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => waddr(10),
      I1 => waddr(8),
      I2 => waddr(6),
      I3 => \waddr[9]_i_2__0_n_5\,
      I4 => waddr(7),
      I5 => waddr(9),
      O => \waddr[12]_i_3__0_n_5\
    );
\waddr[12]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \waddr[12]_i_5__0_n_5\,
      I1 => \waddr[12]_i_6__0_n_5\,
      I2 => waddr(2),
      I3 => waddr(1),
      I4 => waddr(5),
      I5 => waddr(6),
      O => \waddr[12]_i_4__0_n_5\
    );
\waddr[12]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(10),
      I2 => waddr(9),
      I3 => waddr(3),
      I4 => \^q\(0),
      O => \waddr[12]_i_5__0_n_5\
    );
\waddr[12]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(11),
      I2 => waddr(8),
      I3 => waddr(7),
      O => \waddr[12]_i_6__0_n_5\
    );
\waddr[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(0),
      I2 => \waddr[12]_i_4__0_n_5\,
      O => \waddr[1]_i_1__0_n_5\
    );
\waddr[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => waddr(2),
      I1 => waddr(1),
      I2 => waddr(0),
      I3 => \waddr[12]_i_4__0_n_5\,
      O => \waddr[2]_i_1__0_n_5\
    );
\waddr[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(2),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => \waddr[12]_i_4__0_n_5\,
      O => \waddr[3]_i_1__0_n_5\
    );
\waddr[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(3),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(2),
      I5 => \waddr[12]_i_4__0_n_5\,
      O => \waddr[4]_i_1__0_n_5\
    );
\waddr[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => waddr(5),
      I1 => \waddr[5]_i_2__0_n_5\,
      I2 => \waddr[12]_i_4__0_n_5\,
      O => \waddr[5]_i_1__0_n_5\
    );
\waddr[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(3),
      O => \waddr[5]_i_2__0_n_5\
    );
\waddr[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => waddr(6),
      I1 => \waddr[9]_i_2__0_n_5\,
      I2 => \waddr[12]_i_4__0_n_5\,
      O => \waddr[6]_i_1__0_n_5\
    );
\waddr[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => waddr(7),
      I1 => waddr(6),
      I2 => \waddr[9]_i_2__0_n_5\,
      I3 => \waddr[12]_i_4__0_n_5\,
      O => \waddr[7]_i_1__0_n_5\
    );
\waddr[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => waddr(8),
      I1 => waddr(7),
      I2 => \waddr[9]_i_2__0_n_5\,
      I3 => waddr(6),
      I4 => \waddr[12]_i_4__0_n_5\,
      O => \waddr[8]_i_1__0_n_5\
    );
\waddr[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => waddr(9),
      I1 => waddr(8),
      I2 => waddr(6),
      I3 => \waddr[9]_i_2__0_n_5\,
      I4 => waddr(7),
      I5 => \waddr[12]_i_4__0_n_5\,
      O => \waddr[9]_i_1__0_n_5\
    );
\waddr[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(3),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(2),
      I5 => waddr(4),
      O => \waddr[9]_i_2__0_n_5\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[0]_i_1__4_n_5\,
      Q => waddr(0),
      R => SR(0)
    );
\waddr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[10]_i_1__0_n_5\,
      Q => waddr(10),
      R => SR(0)
    );
\waddr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[11]_i_1__0_n_5\,
      Q => waddr(11),
      R => SR(0)
    );
\waddr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[12]_i_2__0_n_5\,
      Q => \^q\(0),
      R => SR(0)
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[1]_i_1__0_n_5\,
      Q => waddr(1),
      R => SR(0)
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[2]_i_1__0_n_5\,
      Q => waddr(2),
      R => SR(0)
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[3]_i_1__0_n_5\,
      Q => waddr(3),
      R => SR(0)
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[4]_i_1__0_n_5\,
      Q => waddr(4),
      R => SR(0)
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[5]_i_1__0_n_5\,
      Q => waddr(5),
      R => SR(0)
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[6]_i_1__0_n_5\,
      Q => waddr(6),
      R => SR(0)
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[7]_i_1__0_n_5\,
      Q => waddr(7),
      R => SR(0)
    );
\waddr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[8]_i_1__0_n_5\,
      Q => waddr(8),
      R => SR(0)
    );
\waddr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[9]_i_1__0_n_5\,
      Q => waddr(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w8_d5_S_shiftReg is
  port (
    if_dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \high_threshold_read_reg_831_reg[0]\ : in STD_LOGIC;
    \high_threshold_read_reg_831_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w8_d5_S_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w8_d5_S_shiftReg is
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/p_c_U/U_edge_canny_detector_fifo_w8_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/p_c_U/U_edge_canny_detector_fifo_w8_d5_S_ram/SRL_SIG_reg[4][0]_srl5 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_2\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_3\ : label is "soft_lutpair183";
  attribute srl_bus_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/p_c_U/U_edge_canny_detector_fifo_w8_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/p_c_U/U_edge_canny_detector_fifo_w8_d5_S_ram/SRL_SIG_reg[4][1]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/p_c_U/U_edge_canny_detector_fifo_w8_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/p_c_U/U_edge_canny_detector_fifo_w8_d5_S_ram/SRL_SIG_reg[4][2]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/p_c_U/U_edge_canny_detector_fifo_w8_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/p_c_U/U_edge_canny_detector_fifo_w8_d5_S_ram/SRL_SIG_reg[4][3]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/p_c_U/U_edge_canny_detector_fifo_w8_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/p_c_U/U_edge_canny_detector_fifo_w8_d5_S_ram/SRL_SIG_reg[4][4]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/p_c_U/U_edge_canny_detector_fifo_w8_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/p_c_U/U_edge_canny_detector_fifo_w8_d5_S_ram/SRL_SIG_reg[4][5]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/p_c_U/U_edge_canny_detector_fifo_w8_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/p_c_U/U_edge_canny_detector_fifo_w8_d5_S_ram/SRL_SIG_reg[4][6]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/p_c_U/U_edge_canny_detector_fifo_w8_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/p_c_U/U_edge_canny_detector_fifo_w8_d5_S_ram/SRL_SIG_reg[4][7]_srl5 ";
begin
\SRL_SIG_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => if_dout(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \high_threshold_read_reg_831_reg[0]\,
      I1 => \high_threshold_read_reg_831_reg[0]_0\,
      O => shiftReg_ce
    );
\SRL_SIG_reg[4][0]_srl5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[4][0]_srl5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => shiftReg_addr(2)
    );
\SRL_SIG_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => if_dout(1)
    );
\SRL_SIG_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => if_dout(2)
    );
\SRL_SIG_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => if_dout(3)
    );
\SRL_SIG_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => if_dout(4)
    );
\SRL_SIG_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => if_dout(5)
    );
\SRL_SIG_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => if_dout(6)
    );
\SRL_SIG_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => if_dout(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w8_d5_S_shiftReg_27 is
  port (
    if_dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \low_threshold_read_reg_826_reg[0]\ : in STD_LOGIC;
    \low_threshold_read_reg_826_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \low_threshold_read_reg_826_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w8_d5_S_shiftReg_27 : entity is "edge_canny_detector_fifo_w8_d5_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w8_d5_S_shiftReg_27;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w8_d5_S_shiftReg_27 is
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/p_c1_U/U_edge_canny_detector_fifo_w8_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/p_c1_U/U_edge_canny_detector_fifo_w8_d5_S_ram/SRL_SIG_reg[4][0]_srl5 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_2__0\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_3__0\ : label is "soft_lutpair179";
  attribute srl_bus_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/p_c1_U/U_edge_canny_detector_fifo_w8_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/p_c1_U/U_edge_canny_detector_fifo_w8_d5_S_ram/SRL_SIG_reg[4][1]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/p_c1_U/U_edge_canny_detector_fifo_w8_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/p_c1_U/U_edge_canny_detector_fifo_w8_d5_S_ram/SRL_SIG_reg[4][2]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/p_c1_U/U_edge_canny_detector_fifo_w8_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/p_c1_U/U_edge_canny_detector_fifo_w8_d5_S_ram/SRL_SIG_reg[4][3]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/p_c1_U/U_edge_canny_detector_fifo_w8_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/p_c1_U/U_edge_canny_detector_fifo_w8_d5_S_ram/SRL_SIG_reg[4][4]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/p_c1_U/U_edge_canny_detector_fifo_w8_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/p_c1_U/U_edge_canny_detector_fifo_w8_d5_S_ram/SRL_SIG_reg[4][5]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/p_c1_U/U_edge_canny_detector_fifo_w8_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/p_c1_U/U_edge_canny_detector_fifo_w8_d5_S_ram/SRL_SIG_reg[4][6]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/p_c1_U/U_edge_canny_detector_fifo_w8_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/p_c1_U/U_edge_canny_detector_fifo_w8_d5_S_ram/SRL_SIG_reg[4][7]_srl5 ";
begin
\SRL_SIG_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \low_threshold_read_reg_826_reg[7]\(0),
      Q => if_dout(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \low_threshold_read_reg_826_reg[0]\,
      I1 => \low_threshold_read_reg_826_reg[0]_0\,
      O => shiftReg_ce
    );
\SRL_SIG_reg[4][0]_srl5_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[4][0]_srl5_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => shiftReg_addr(2)
    );
\SRL_SIG_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \low_threshold_read_reg_826_reg[7]\(1),
      Q => if_dout(1)
    );
\SRL_SIG_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \low_threshold_read_reg_826_reg[7]\(2),
      Q => if_dout(2)
    );
\SRL_SIG_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \low_threshold_read_reg_826_reg[7]\(3),
      Q => if_dout(3)
    );
\SRL_SIG_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \low_threshold_read_reg_826_reg[7]\(4),
      Q => if_dout(4)
    );
\SRL_SIG_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \low_threshold_read_reg_826_reg[7]\(5),
      Q => if_dout(5)
    );
\SRL_SIG_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \low_threshold_read_reg_826_reg[7]\(6),
      Q => if_dout(6)
    );
\SRL_SIG_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \low_threshold_read_reg_826_reg[7]\(7),
      Q => if_dout(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mac_muladd_16s_16s_32s_32_4_1_DSP48_4 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    CEP : out STD_LOGIC;
    \icmp_ln79_reg_1822_pp0_iter4_reg_reg[0]__0\ : out STD_LOGIC;
    ap_block_pp0_stage0_11001 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    xor_ln3471_fu_498_p2 : out STD_LOGIC;
    select_ln3450_2_fu_654_p3 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC;
    p_0_in0_out : in STD_LOGIC_VECTOR ( 10 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    icmp_ln79_reg_1822_pp0_iter4_reg : in STD_LOGIC;
    tmpQ_4_fu_784_p6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln3471_reg_1858_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    gradx1_mat_data_empty_n : in STD_LOGIC;
    grady1_mat_data_empty_n : in STD_LOGIC;
    \icmp_ln3471_reg_1858_reg[0]_0\ : in STD_LOGIC;
    magnitude_mat_data_full_n : in STD_LOGIC;
    \icmp_ln79_reg_1822[0]_i_3_0\ : in STD_LOGIC;
    icmp_ln79_reg_1822_pp0_iter8_reg : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mac_muladd_16s_16s_32s_32_4_1_DSP48_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mac_muladd_16s_16s_32s_32_4_1_DSP48_4 is
  signal \^cep\ : STD_LOGIC;
  signal \^di\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_block_pp0_stage0_11001\ : STD_LOGIC;
  signal \icmp_ln79_reg_1822[0]_i_6_n_5\ : STD_LOGIC;
  signal p_reg_reg_n_65 : STD_LOGIC;
  signal p_reg_reg_n_66 : STD_LOGIC;
  signal p_reg_reg_n_67 : STD_LOGIC;
  signal p_reg_reg_n_68 : STD_LOGIC;
  signal p_reg_reg_n_69 : STD_LOGIC;
  signal p_reg_reg_n_70 : STD_LOGIC;
  signal p_reg_reg_n_71 : STD_LOGIC;
  signal p_reg_reg_n_72 : STD_LOGIC;
  signal p_reg_reg_n_73 : STD_LOGIC;
  signal p_reg_reg_n_74 : STD_LOGIC;
  signal p_reg_reg_n_75 : STD_LOGIC;
  signal p_reg_reg_n_76 : STD_LOGIC;
  signal p_reg_reg_n_77 : STD_LOGIC;
  signal p_reg_reg_n_78 : STD_LOGIC;
  signal p_reg_reg_n_79 : STD_LOGIC;
  signal p_reg_reg_n_80 : STD_LOGIC;
  signal p_reg_reg_n_81 : STD_LOGIC;
  signal p_reg_reg_n_82 : STD_LOGIC;
  signal p_reg_reg_n_83 : STD_LOGIC;
  signal p_reg_reg_n_84 : STD_LOGIC;
  signal p_reg_reg_n_85 : STD_LOGIC;
  signal p_reg_reg_n_86 : STD_LOGIC;
  signal q_1_reg_18310 : STD_LOGIC;
  signal select_ln3450_1_fu_567_p3 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \select_ln3450_2_reg_1909[7]_i_10_n_5\ : STD_LOGIC;
  signal \select_ln3450_2_reg_1909[7]_i_11_n_5\ : STD_LOGIC;
  signal \select_ln3450_2_reg_1909[7]_i_3_n_5\ : STD_LOGIC;
  signal \select_ln3450_2_reg_1909[7]_i_6_n_5\ : STD_LOGIC;
  signal \select_ln3450_2_reg_1909[7]_i_7_n_5\ : STD_LOGIC;
  signal \select_ln3450_2_reg_1909[7]_i_8_n_5\ : STD_LOGIC;
  signal \select_ln3450_2_reg_1909[7]_i_9_n_5\ : STD_LOGIC;
  signal \select_ln3450_2_reg_1909_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \select_ln3450_2_reg_1909_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \select_ln3450_2_reg_1909_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \select_ln3450_2_reg_1909_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \select_ln3450_2_reg_1909_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \select_ln3450_2_reg_1909_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \select_ln3450_2_reg_1909_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \select_ln3450_2_reg_1909_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \tmp_7_reg_1914_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \tmp_7_reg_1914_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \tmp_7_reg_1914_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 46 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_7_reg_1914_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_tmp_7_reg_1914_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
  CEP <= \^cep\;
  DI(0) <= \^di\(0);
  ap_block_pp0_stage0_11001 <= \^ap_block_pp0_stage0_11001\;
\icmp_ln3471_reg_1858[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1F1F1E0"
    )
        port map (
      I0 => icmp_ln79_reg_1822_pp0_iter4_reg,
      I1 => \^ap_block_pp0_stage0_11001\,
      I2 => tmpQ_4_fu_784_p6(0),
      I3 => p_reg_reg_n_80,
      I4 => p_reg_reg_n_79,
      O => \icmp_ln79_reg_1822_pp0_iter4_reg_reg[0]__0\
    );
\icmp_ln79_reg_1822[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => \^ap_block_pp0_stage0_11001\,
      O => \^cep\
    );
\icmp_ln79_reg_1822[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0070FFFF00700070"
    )
        port map (
      I0 => gradx1_mat_data_empty_n,
      I1 => grady1_mat_data_empty_n,
      I2 => \icmp_ln3471_reg_1858_reg[0]_0\,
      I3 => \icmp_ln3471_reg_1858_reg[0]\,
      I4 => magnitude_mat_data_full_n,
      I5 => \icmp_ln79_reg_1822[0]_i_6_n_5\,
      O => \^ap_block_pp0_stage0_11001\
    );
\icmp_ln79_reg_1822[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \icmp_ln79_reg_1822[0]_i_3_0\,
      I1 => icmp_ln79_reg_1822_pp0_iter8_reg,
      O => \icmp_ln79_reg_1822[0]_i_6_n_5\
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 11) => B"0000000000000000000",
      A(10 downto 0) => p_0_in0_out(10 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 11) => B"0000000",
      B(10 downto 0) => p_0_in0_out(10 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => q_1_reg_18310,
      CEA2 => \^cep\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => q_1_reg_18310,
      CEB2 => \^cep\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => \^cep\,
      CEP => \^cep\,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 46) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 46),
      P(45) => p_reg_reg_n_65,
      P(44) => p_reg_reg_n_66,
      P(43) => p_reg_reg_n_67,
      P(42) => p_reg_reg_n_68,
      P(41) => p_reg_reg_n_69,
      P(40) => p_reg_reg_n_70,
      P(39) => p_reg_reg_n_71,
      P(38) => p_reg_reg_n_72,
      P(37) => p_reg_reg_n_73,
      P(36) => p_reg_reg_n_74,
      P(35) => p_reg_reg_n_75,
      P(34) => p_reg_reg_n_76,
      P(33) => p_reg_reg_n_77,
      P(32) => p_reg_reg_n_78,
      P(31) => p_reg_reg_n_79,
      P(30) => p_reg_reg_n_80,
      P(29) => p_reg_reg_n_81,
      P(28) => p_reg_reg_n_82,
      P(27) => p_reg_reg_n_83,
      P(26) => p_reg_reg_n_84,
      P(25) => p_reg_reg_n_85,
      P(24) => p_reg_reg_n_86,
      P(23 downto 0) => P(23 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => PCOUT(47 downto 0),
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
p_reg_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^cep\,
      I1 => \icmp_ln3471_reg_1858_reg[0]\,
      O => q_1_reg_18310
    );
\select_ln3450_2_reg_1909[7]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_reg_reg_n_85,
      O => \select_ln3450_2_reg_1909[7]_i_10_n_5\
    );
\select_ln3450_2_reg_1909[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_86,
      I1 => select_ln3450_1_fu_567_p3(8),
      O => \select_ln3450_2_reg_1909[7]_i_11_n_5\
    );
\select_ln3450_2_reg_1909[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F100011FFF1"
    )
        port map (
      I0 => p_reg_reg_n_84,
      I1 => p_reg_reg_n_83,
      I2 => p_reg_reg_n_80,
      I3 => p_reg_reg_n_82,
      I4 => p_reg_reg_n_81,
      I5 => p_reg_reg_n_79,
      O => select_ln3450_1_fu_567_p3(4)
    );
\select_ln3450_2_reg_1909[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => p_reg_reg_n_83,
      I1 => p_reg_reg_n_84,
      I2 => p_reg_reg_n_82,
      O => \select_ln3450_2_reg_1909[7]_i_3_n_5\
    );
\select_ln3450_2_reg_1909[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_reg_reg_n_83,
      I1 => p_reg_reg_n_84,
      O => select_ln3450_1_fu_567_p3(1)
    );
\select_ln3450_2_reg_1909[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_reg_reg_n_84,
      O => select_ln3450_1_fu_567_p3(0)
    );
\select_ln3450_2_reg_1909[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FFFE01FFFEFFFF"
    )
        port map (
      I0 => p_reg_reg_n_82,
      I1 => p_reg_reg_n_83,
      I2 => p_reg_reg_n_84,
      I3 => p_reg_reg_n_81,
      I4 => p_reg_reg_n_80,
      I5 => p_reg_reg_n_79,
      O => \select_ln3450_2_reg_1909[7]_i_6_n_5\
    );
\select_ln3450_2_reg_1909[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9A85603A85657FD"
    )
        port map (
      I0 => p_reg_reg_n_82,
      I1 => p_reg_reg_n_84,
      I2 => p_reg_reg_n_83,
      I3 => p_reg_reg_n_81,
      I4 => p_reg_reg_n_80,
      I5 => p_reg_reg_n_79,
      O => \select_ln3450_2_reg_1909[7]_i_7_n_5\
    );
\select_ln3450_2_reg_1909[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3C23C3C3DC3C23D"
    )
        port map (
      I0 => p_reg_reg_n_82,
      I1 => p_reg_reg_n_84,
      I2 => p_reg_reg_n_83,
      I3 => p_reg_reg_n_81,
      I4 => p_reg_reg_n_80,
      I5 => p_reg_reg_n_79,
      O => \select_ln3450_2_reg_1909[7]_i_8_n_5\
    );
\select_ln3450_2_reg_1909[7]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_reg_reg_n_84,
      O => \select_ln3450_2_reg_1909[7]_i_9_n_5\
    );
\select_ln3450_2_reg_1909_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \^di\(0),
      CI_TOP => '0',
      CO(7) => \select_ln3450_2_reg_1909_reg[7]_i_1_n_5\,
      CO(6) => \select_ln3450_2_reg_1909_reg[7]_i_1_n_6\,
      CO(5) => \select_ln3450_2_reg_1909_reg[7]_i_1_n_7\,
      CO(4) => \select_ln3450_2_reg_1909_reg[7]_i_1_n_8\,
      CO(3) => \select_ln3450_2_reg_1909_reg[7]_i_1_n_9\,
      CO(2) => \select_ln3450_2_reg_1909_reg[7]_i_1_n_10\,
      CO(1) => \select_ln3450_2_reg_1909_reg[7]_i_1_n_11\,
      CO(0) => \select_ln3450_2_reg_1909_reg[7]_i_1_n_12\,
      DI(7) => select_ln3450_1_fu_567_p3(4),
      DI(6) => select_ln3450_1_fu_567_p3(8),
      DI(5) => \^di\(0),
      DI(4) => \select_ln3450_2_reg_1909[7]_i_3_n_5\,
      DI(3 downto 2) => select_ln3450_1_fu_567_p3(1 downto 0),
      DI(1) => p_reg_reg_n_85,
      DI(0) => p_reg_reg_n_86,
      O(7 downto 0) => select_ln3450_2_fu_654_p3(7 downto 0),
      S(7 downto 6) => B"11",
      S(5) => \select_ln3450_2_reg_1909[7]_i_6_n_5\,
      S(4) => \select_ln3450_2_reg_1909[7]_i_7_n_5\,
      S(3) => \select_ln3450_2_reg_1909[7]_i_8_n_5\,
      S(2) => \select_ln3450_2_reg_1909[7]_i_9_n_5\,
      S(1) => \select_ln3450_2_reg_1909[7]_i_10_n_5\,
      S(0) => \select_ln3450_2_reg_1909[7]_i_11_n_5\
    );
\tmp_7_reg_1914[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"272727272424247D"
    )
        port map (
      I0 => p_reg_reg_n_79,
      I1 => p_reg_reg_n_80,
      I2 => p_reg_reg_n_81,
      I3 => p_reg_reg_n_84,
      I4 => p_reg_reg_n_83,
      I5 => p_reg_reg_n_82,
      O => select_ln3450_1_fu_567_p3(8)
    );
\tmp_7_reg_1914_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \select_ln3450_2_reg_1909_reg[7]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_tmp_7_reg_1914_reg[0]_i_1_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \tmp_7_reg_1914_reg[0]_i_1_n_10\,
      CO(1) => \tmp_7_reg_1914_reg[0]_i_1_n_11\,
      CO(0) => \tmp_7_reg_1914_reg[0]_i_1_n_12\,
      DI(7 downto 3) => B"00000",
      DI(2) => select_ln3450_1_fu_567_p3(8),
      DI(1) => '0',
      DI(0) => \^di\(0),
      O(7 downto 4) => \NLW_tmp_7_reg_1914_reg[0]_i_1_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => select_ln3450_2_fu_654_p3(11 downto 8),
      S(7 downto 0) => B"00001111"
    );
\xor_ln3471_1_reg_1892[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8D8D8D8DBDBDB82"
    )
        port map (
      I0 => p_reg_reg_n_79,
      I1 => p_reg_reg_n_80,
      I2 => p_reg_reg_n_81,
      I3 => p_reg_reg_n_83,
      I4 => p_reg_reg_n_84,
      I5 => p_reg_reg_n_82,
      O => \^di\(0)
    );
\xor_ln3471_reg_1875[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAFC"
    )
        port map (
      I0 => p_reg_reg_n_79,
      I1 => p_reg_reg_n_81,
      I2 => p_reg_reg_n_82,
      I3 => p_reg_reg_n_80,
      O => xor_ln3471_fu_498_p2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mac_muladd_8ns_13ns_22ns_22_4_1_DSP48_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 21 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0\ : out STD_LOGIC;
    CEA2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \rgb_V_1_reg_162_reg[0]\ : in STD_LOGIC;
    \rgb_V_1_reg_162_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln23_reg_153_pp0_iter5_reg : in STD_LOGIC;
    \rgb_V_1_reg_162_reg[0]_1\ : in STD_LOGIC;
    gray_img_src_data_full_n : in STD_LOGIC;
    rgb_img_src_data_empty_n : in STD_LOGIC;
    \rgb_V_1_reg_162_reg[0]_2\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mac_muladd_8ns_13ns_22ns_22_4_1_DSP48_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mac_muladd_8ns_13ns_22ns_22_4_1_DSP48_1 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0\ : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 22 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
  E(0) <= \^e\(0);
  \icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0\ <= \^icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0\;
\dout_buf[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404FF0404"
    )
        port map (
      I0 => icmp_ln23_reg_153_pp0_iter5_reg,
      I1 => \rgb_V_1_reg_162_reg[0]_1\,
      I2 => gray_img_src_data_full_n,
      I3 => rgb_img_src_data_empty_n,
      I4 => \rgb_V_1_reg_162_reg[0]_2\,
      I5 => \rgb_V_1_reg_162_reg[0]\,
      O => \^icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0\
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000111010011000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 22) => B"00000000000000000000000000",
      C(21 downto 0) => DSP_ALU_INST(21 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \^e\(0),
      CEA2 => CEA2,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => CEA2,
      CEP => CEA2,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 22) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 22),
      P(21 downto 0) => P(21 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\p_reg_reg_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \rgb_V_1_reg_162_reg[0]\,
      I1 => \rgb_V_1_reg_162_reg[0]_0\(0),
      I2 => \^icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0\,
      O => \^e\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mac_muladd_8ns_16ns_22ns_23_4_1_DSP48_2 is
  port (
    P : out STD_LOGIC_VECTOR ( 7 downto 0 );
    CEA1 : out STD_LOGIC;
    CEP : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q_tmp_reg[7]\ : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \icmp_ln23_reg_153_pp0_iter1_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln23_reg_153_pp0_iter1_reg_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0\ : in STD_LOGIC;
    \icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0_0\ : in STD_LOGIC;
    rgb_img_src_data_empty_n : in STD_LOGIC;
    gray_img_src_data_full_n : in STD_LOGIC;
    \icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0_1\ : in STD_LOGIC;
    icmp_ln23_reg_153_pp0_iter5_reg : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mac_muladd_8ns_16ns_22ns_23_4_1_DSP48_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mac_muladd_8ns_16ns_22ns_23_4_1_DSP48_2 is
  signal \^cea1\ : STD_LOGIC;
  signal \^cep\ : STD_LOGIC;
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_109 : STD_LOGIC;
  signal p_reg_reg_n_110 : STD_LOGIC;
  signal p_reg_reg_n_65 : STD_LOGIC;
  signal p_reg_reg_n_66 : STD_LOGIC;
  signal p_reg_reg_n_67 : STD_LOGIC;
  signal p_reg_reg_n_68 : STD_LOGIC;
  signal p_reg_reg_n_69 : STD_LOGIC;
  signal p_reg_reg_n_70 : STD_LOGIC;
  signal p_reg_reg_n_71 : STD_LOGIC;
  signal p_reg_reg_n_72 : STD_LOGIC;
  signal p_reg_reg_n_73 : STD_LOGIC;
  signal p_reg_reg_n_74 : STD_LOGIC;
  signal p_reg_reg_n_75 : STD_LOGIC;
  signal p_reg_reg_n_76 : STD_LOGIC;
  signal p_reg_reg_n_77 : STD_LOGIC;
  signal p_reg_reg_n_78 : STD_LOGIC;
  signal p_reg_reg_n_79 : STD_LOGIC;
  signal p_reg_reg_n_80 : STD_LOGIC;
  signal p_reg_reg_n_81 : STD_LOGIC;
  signal p_reg_reg_n_82 : STD_LOGIC;
  signal p_reg_reg_n_83 : STD_LOGIC;
  signal p_reg_reg_n_84 : STD_LOGIC;
  signal p_reg_reg_n_85 : STD_LOGIC;
  signal p_reg_reg_n_86 : STD_LOGIC;
  signal p_reg_reg_n_87 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 46 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
  CEA1 <= \^cea1\;
  CEP <= \^cep\;
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000100101100100011",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 22) => B"00000000000000000000000000",
      C(21 downto 0) => \q_tmp_reg[7]\(21 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \^cea1\,
      CEA2 => \^cep\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => \^cep\,
      CEP => \^cep\,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 46) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 46),
      P(45) => p_reg_reg_n_65,
      P(44) => p_reg_reg_n_66,
      P(43) => p_reg_reg_n_67,
      P(42) => p_reg_reg_n_68,
      P(41) => p_reg_reg_n_69,
      P(40) => p_reg_reg_n_70,
      P(39) => p_reg_reg_n_71,
      P(38) => p_reg_reg_n_72,
      P(37) => p_reg_reg_n_73,
      P(36) => p_reg_reg_n_74,
      P(35) => p_reg_reg_n_75,
      P(34) => p_reg_reg_n_76,
      P(33) => p_reg_reg_n_77,
      P(32) => p_reg_reg_n_78,
      P(31) => p_reg_reg_n_79,
      P(30) => p_reg_reg_n_80,
      P(29) => p_reg_reg_n_81,
      P(28) => p_reg_reg_n_82,
      P(27) => p_reg_reg_n_83,
      P(26) => p_reg_reg_n_84,
      P(25) => p_reg_reg_n_85,
      P(24) => p_reg_reg_n_86,
      P(23) => p_reg_reg_n_87,
      P(22 downto 15) => P(7 downto 0),
      P(14) => p_reg_reg_n_96,
      P(13) => p_reg_reg_n_97,
      P(12) => p_reg_reg_n_98,
      P(11) => p_reg_reg_n_99,
      P(10) => p_reg_reg_n_100,
      P(9) => p_reg_reg_n_101,
      P(8) => p_reg_reg_n_102,
      P(7) => p_reg_reg_n_103,
      P(6) => p_reg_reg_n_104,
      P(5) => p_reg_reg_n_105,
      P(4) => p_reg_reg_n_106,
      P(3) => p_reg_reg_n_107,
      P(2) => p_reg_reg_n_108,
      P(1) => p_reg_reg_n_109,
      P(0) => p_reg_reg_n_110,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\p_reg_reg_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \icmp_ln23_reg_153_pp0_iter1_reg_reg[0]\(0),
      I1 => \icmp_ln23_reg_153_pp0_iter1_reg_reg[0]_0\,
      O => \^cep\
    );
\p_reg_reg_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFBFB00FBFB"
    )
        port map (
      I0 => \icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0\,
      I1 => \icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0_0\,
      I2 => rgb_img_src_data_empty_n,
      I3 => gray_img_src_data_full_n,
      I4 => \icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0_1\,
      I5 => icmp_ln23_reg_153_pp0_iter5_reg,
      O => \^cea1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mul_17s_15ns_32_2_1_MulnS_0 is
  port (
    CEP : out STD_LOGIC;
    ap_block_pp0_stage0_11001 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_V_8_reg_324 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    tmp_V_reg_319 : in STD_LOGIC_VECTOR ( 0 to 0 );
    phase_mat_data_full_n : in STD_LOGIC;
    \icmp_ln457_reg_310_reg[0]\ : in STD_LOGIC;
    grady2_mat_data_empty_n : in STD_LOGIC;
    \icmp_ln457_reg_310_reg[0]_0\ : in STD_LOGIC;
    gradx2_mat_data_empty_n : in STD_LOGIC;
    \icmp_ln457_reg_310[0]_i_3_0\ : in STD_LOGIC;
    icmp_ln457_reg_310_pp0_iter1_reg : in STD_LOGIC;
    mem_reg_bram_0_i_30_0 : in STD_LOGIC;
    mem_reg_bram_0_i_30_1 : in STD_LOGIC;
    mem_reg_bram_0_i_30_2 : in STD_LOGIC;
    mem_reg_bram_0_i_30_3 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mul_17s_15ns_32_2_1_MulnS_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mul_17s_15ns_32_2_1_MulnS_0 is
  signal \^cep\ : STD_LOGIC;
  signal \^ap_block_pp0_stage0_11001\ : STD_LOGIC;
  signal icmp_ln491_fu_221_p2 : STD_LOGIC;
  signal mem_reg_bram_0_i_30_n_10 : STD_LOGIC;
  signal mem_reg_bram_0_i_30_n_11 : STD_LOGIC;
  signal mem_reg_bram_0_i_30_n_12 : STD_LOGIC;
  signal mem_reg_bram_0_i_30_n_6 : STD_LOGIC;
  signal mem_reg_bram_0_i_30_n_7 : STD_LOGIC;
  signal mem_reg_bram_0_i_30_n_8 : STD_LOGIC;
  signal mem_reg_bram_0_i_30_n_9 : STD_LOGIC;
  signal mem_reg_bram_0_i_35_n_10 : STD_LOGIC;
  signal mem_reg_bram_0_i_35_n_11 : STD_LOGIC;
  signal mem_reg_bram_0_i_35_n_12 : STD_LOGIC;
  signal mem_reg_bram_0_i_35_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_35_n_6 : STD_LOGIC;
  signal mem_reg_bram_0_i_35_n_7 : STD_LOGIC;
  signal mem_reg_bram_0_i_35_n_8 : STD_LOGIC;
  signal mem_reg_bram_0_i_35_n_9 : STD_LOGIC;
  signal mem_reg_bram_0_i_36_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_37_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_38_n_5 : STD_LOGIC;
  signal \mem_reg_bram_0_i_39__0_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_40__0_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_41__0_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_42__0_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_43__0_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_44__0_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_45__0_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_46__0_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_47__0_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_48__0_n_5\ : STD_LOGIC;
  signal mem_reg_bram_0_i_49_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_50_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_51_n_5 : STD_LOGIC;
  signal \mem_reg_bram_0_i_66__0_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_67__0_n_5\ : STD_LOGIC;
  signal mem_reg_bram_0_i_68_n_5 : STD_LOGIC;
  signal \mem_reg_bram_0_i_69__0_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_70__0_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_71__0_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_72__0_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_73__0_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_74__0_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_75__0_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_76__0_n_5\ : STD_LOGIC;
  signal mem_reg_bram_0_i_77_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_78_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_79_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_80_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_81_n_5 : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal p_reg_n_100 : STD_LOGIC;
  signal p_reg_n_101 : STD_LOGIC;
  signal p_reg_n_102 : STD_LOGIC;
  signal p_reg_n_103 : STD_LOGIC;
  signal p_reg_n_104 : STD_LOGIC;
  signal p_reg_n_105 : STD_LOGIC;
  signal p_reg_n_106 : STD_LOGIC;
  signal p_reg_n_107 : STD_LOGIC;
  signal p_reg_n_108 : STD_LOGIC;
  signal p_reg_n_109 : STD_LOGIC;
  signal p_reg_n_110 : STD_LOGIC;
  signal p_reg_n_79 : STD_LOGIC;
  signal p_reg_n_80 : STD_LOGIC;
  signal p_reg_n_81 : STD_LOGIC;
  signal p_reg_n_82 : STD_LOGIC;
  signal p_reg_n_83 : STD_LOGIC;
  signal p_reg_n_84 : STD_LOGIC;
  signal p_reg_n_85 : STD_LOGIC;
  signal p_reg_n_86 : STD_LOGIC;
  signal p_reg_n_87 : STD_LOGIC;
  signal p_reg_n_88 : STD_LOGIC;
  signal p_reg_n_89 : STD_LOGIC;
  signal p_reg_n_90 : STD_LOGIC;
  signal p_reg_n_91 : STD_LOGIC;
  signal p_reg_n_92 : STD_LOGIC;
  signal p_reg_n_93 : STD_LOGIC;
  signal p_reg_n_94 : STD_LOGIC;
  signal p_reg_n_95 : STD_LOGIC;
  signal p_reg_n_96 : STD_LOGIC;
  signal p_reg_n_97 : STD_LOGIC;
  signal p_reg_n_98 : STD_LOGIC;
  signal p_reg_n_99 : STD_LOGIC;
  signal NLW_mem_reg_bram_0_i_30_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_bram_0_i_35_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_p_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_15__0\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_16__0\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_17__4\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of mem_reg_bram_0_i_18 : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of mem_reg_bram_0_i_19 : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of mem_reg_bram_0_i_20 : label is "soft_lutpair214";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of mem_reg_bram_0_i_30 : label is 11;
  attribute COMPARATOR_THRESHOLD of mem_reg_bram_0_i_35 : label is 11;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_reg : label is "{SYNTH-12 {cell *THIS*}}";
begin
  CEP <= \^cep\;
  ap_block_pp0_stage0_11001 <= \^ap_block_pp0_stage0_11001\;
\icmp_ln457_reg_310[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => \^ap_block_pp0_stage0_11001\,
      O => \^cep\
    );
\icmp_ln457_reg_310[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444F44444F4F4"
    )
        port map (
      I0 => phase_mat_data_full_n,
      I1 => p_15_in,
      I2 => \icmp_ln457_reg_310_reg[0]\,
      I3 => grady2_mat_data_empty_n,
      I4 => \icmp_ln457_reg_310_reg[0]_0\,
      I5 => gradx2_mat_data_empty_n,
      O => \^ap_block_pp0_stage0_11001\
    );
\icmp_ln457_reg_310[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \icmp_ln457_reg_310[0]_i_3_0\,
      I1 => icmp_ln457_reg_310_pp0_iter1_reg,
      O => p_15_in
    );
\mem_reg_bram_0_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1001"
    )
        port map (
      I0 => CO(0),
      I1 => icmp_ln491_fu_221_p2,
      I2 => tmp_V_8_reg_324(10),
      I3 => tmp_V_reg_319(0),
      O => D(5)
    );
\mem_reg_bram_0_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CO(0),
      I1 => icmp_ln491_fu_221_p2,
      O => D(4)
    );
\mem_reg_bram_0_i_17__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0110"
    )
        port map (
      I0 => CO(0),
      I1 => icmp_ln491_fu_221_p2,
      I2 => tmp_V_8_reg_324(10),
      I3 => tmp_V_reg_319(0),
      O => D(3)
    );
mem_reg_bram_0_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2332"
    )
        port map (
      I0 => CO(0),
      I1 => icmp_ln491_fu_221_p2,
      I2 => tmp_V_reg_319(0),
      I3 => tmp_V_8_reg_324(10),
      O => D(2)
    );
mem_reg_bram_0_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => icmp_ln491_fu_221_p2,
      I1 => CO(0),
      O => D(1)
    );
mem_reg_bram_0_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3223"
    )
        port map (
      I0 => CO(0),
      I1 => icmp_ln491_fu_221_p2,
      I2 => tmp_V_reg_319(0),
      I3 => tmp_V_8_reg_324(10),
      O => D(0)
    );
mem_reg_bram_0_i_30: unisim.vcomponents.CARRY8
     port map (
      CI => mem_reg_bram_0_i_35_n_5,
      CI_TOP => '0',
      CO(7) => icmp_ln491_fu_221_p2,
      CO(6) => mem_reg_bram_0_i_30_n_6,
      CO(5) => mem_reg_bram_0_i_30_n_7,
      CO(4) => mem_reg_bram_0_i_30_n_8,
      CO(3) => mem_reg_bram_0_i_30_n_9,
      CO(2) => mem_reg_bram_0_i_30_n_10,
      CO(1) => mem_reg_bram_0_i_30_n_11,
      CO(0) => mem_reg_bram_0_i_30_n_12,
      DI(7) => mem_reg_bram_0_i_36_n_5,
      DI(6) => mem_reg_bram_0_i_37_n_5,
      DI(5) => mem_reg_bram_0_i_38_n_5,
      DI(4) => \mem_reg_bram_0_i_39__0_n_5\,
      DI(3) => \mem_reg_bram_0_i_40__0_n_5\,
      DI(2) => \mem_reg_bram_0_i_41__0_n_5\,
      DI(1) => \mem_reg_bram_0_i_42__0_n_5\,
      DI(0) => \mem_reg_bram_0_i_43__0_n_5\,
      O(7 downto 0) => NLW_mem_reg_bram_0_i_30_O_UNCONNECTED(7 downto 0),
      S(7) => \mem_reg_bram_0_i_44__0_n_5\,
      S(6) => \mem_reg_bram_0_i_45__0_n_5\,
      S(5) => \mem_reg_bram_0_i_46__0_n_5\,
      S(4) => \mem_reg_bram_0_i_47__0_n_5\,
      S(3) => \mem_reg_bram_0_i_48__0_n_5\,
      S(2) => mem_reg_bram_0_i_49_n_5,
      S(1) => mem_reg_bram_0_i_50_n_5,
      S(0) => mem_reg_bram_0_i_51_n_5
    );
mem_reg_bram_0_i_35: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => mem_reg_bram_0_i_35_n_5,
      CO(6) => mem_reg_bram_0_i_35_n_6,
      CO(5) => mem_reg_bram_0_i_35_n_7,
      CO(4) => mem_reg_bram_0_i_35_n_8,
      CO(3) => mem_reg_bram_0_i_35_n_9,
      CO(2) => mem_reg_bram_0_i_35_n_10,
      CO(1) => mem_reg_bram_0_i_35_n_11,
      CO(0) => mem_reg_bram_0_i_35_n_12,
      DI(7) => \mem_reg_bram_0_i_66__0_n_5\,
      DI(6) => \mem_reg_bram_0_i_67__0_n_5\,
      DI(5) => mem_reg_bram_0_i_68_n_5,
      DI(4) => \mem_reg_bram_0_i_69__0_n_5\,
      DI(3) => \mem_reg_bram_0_i_70__0_n_5\,
      DI(2) => \mem_reg_bram_0_i_71__0_n_5\,
      DI(1) => \mem_reg_bram_0_i_72__0_n_5\,
      DI(0) => \mem_reg_bram_0_i_73__0_n_5\,
      O(7 downto 0) => NLW_mem_reg_bram_0_i_35_O_UNCONNECTED(7 downto 0),
      S(7) => \mem_reg_bram_0_i_74__0_n_5\,
      S(6) => \mem_reg_bram_0_i_75__0_n_5\,
      S(5) => \mem_reg_bram_0_i_76__0_n_5\,
      S(4) => mem_reg_bram_0_i_77_n_5,
      S(3) => mem_reg_bram_0_i_78_n_5,
      S(2) => mem_reg_bram_0_i_79_n_5,
      S(1) => mem_reg_bram_0_i_80_n_5,
      S(0) => mem_reg_bram_0_i_81_n_5
    );
mem_reg_bram_0_i_36: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_reg_n_80,
      I1 => p_reg_n_79,
      O => mem_reg_bram_0_i_36_n_5
    );
mem_reg_bram_0_i_37: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_reg_n_82,
      I1 => p_reg_n_81,
      O => mem_reg_bram_0_i_37_n_5
    );
mem_reg_bram_0_i_38: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_reg_n_84,
      I1 => p_reg_n_83,
      O => mem_reg_bram_0_i_38_n_5
    );
\mem_reg_bram_0_i_39__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAFA8AA"
    )
        port map (
      I0 => p_reg_n_85,
      I1 => mem_reg_bram_0_i_30_3,
      I2 => tmp_V_8_reg_324(9),
      I3 => tmp_V_8_reg_324(10),
      I4 => p_reg_n_86,
      O => \mem_reg_bram_0_i_39__0_n_5\
    );
\mem_reg_bram_0_i_40__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E88B888222BB2222"
    )
        port map (
      I0 => p_reg_n_87,
      I1 => tmp_V_8_reg_324(8),
      I2 => mem_reg_bram_0_i_30_2,
      I3 => tmp_V_8_reg_324(7),
      I4 => p_reg_n_88,
      I5 => tmp_V_8_reg_324(10),
      O => \mem_reg_bram_0_i_40__0_n_5\
    );
\mem_reg_bram_0_i_41__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E88B888222BB2222"
    )
        port map (
      I0 => p_reg_n_89,
      I1 => tmp_V_8_reg_324(6),
      I2 => mem_reg_bram_0_i_30_1,
      I3 => tmp_V_8_reg_324(5),
      I4 => p_reg_n_90,
      I5 => tmp_V_8_reg_324(10),
      O => \mem_reg_bram_0_i_41__0_n_5\
    );
\mem_reg_bram_0_i_42__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E88B888222BB2222"
    )
        port map (
      I0 => p_reg_n_91,
      I1 => tmp_V_8_reg_324(4),
      I2 => mem_reg_bram_0_i_30_0,
      I3 => tmp_V_8_reg_324(3),
      I4 => p_reg_n_92,
      I5 => tmp_V_8_reg_324(10),
      O => \mem_reg_bram_0_i_42__0_n_5\
    );
\mem_reg_bram_0_i_43__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E08AA00AA80E88EE"
    )
        port map (
      I0 => p_reg_n_93,
      I1 => p_reg_n_94,
      I2 => tmp_V_8_reg_324(10),
      I3 => tmp_V_8_reg_324(2),
      I4 => tmp_V_8_reg_324(0),
      I5 => tmp_V_8_reg_324(1),
      O => \mem_reg_bram_0_i_43__0_n_5\
    );
\mem_reg_bram_0_i_44__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_reg_n_80,
      I1 => p_reg_n_79,
      O => \mem_reg_bram_0_i_44__0_n_5\
    );
\mem_reg_bram_0_i_45__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_reg_n_81,
      I1 => p_reg_n_82,
      O => \mem_reg_bram_0_i_45__0_n_5\
    );
\mem_reg_bram_0_i_46__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_reg_n_83,
      I1 => p_reg_n_84,
      O => \mem_reg_bram_0_i_46__0_n_5\
    );
\mem_reg_bram_0_i_47__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00106C83"
    )
        port map (
      I0 => mem_reg_bram_0_i_30_3,
      I1 => tmp_V_8_reg_324(9),
      I2 => tmp_V_8_reg_324(10),
      I3 => p_reg_n_86,
      I4 => p_reg_n_85,
      O => \mem_reg_bram_0_i_47__0_n_5\
    );
\mem_reg_bram_0_i_48__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1442288182824141"
    )
        port map (
      I0 => p_reg_n_87,
      I1 => p_reg_n_88,
      I2 => tmp_V_8_reg_324(7),
      I3 => mem_reg_bram_0_i_30_2,
      I4 => tmp_V_8_reg_324(8),
      I5 => tmp_V_8_reg_324(10),
      O => \mem_reg_bram_0_i_48__0_n_5\
    );
mem_reg_bram_0_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1442288182824141"
    )
        port map (
      I0 => p_reg_n_89,
      I1 => p_reg_n_90,
      I2 => tmp_V_8_reg_324(5),
      I3 => mem_reg_bram_0_i_30_1,
      I4 => tmp_V_8_reg_324(6),
      I5 => tmp_V_8_reg_324(10),
      O => mem_reg_bram_0_i_49_n_5
    );
mem_reg_bram_0_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1442288182824141"
    )
        port map (
      I0 => p_reg_n_91,
      I1 => p_reg_n_92,
      I2 => tmp_V_8_reg_324(3),
      I3 => mem_reg_bram_0_i_30_0,
      I4 => tmp_V_8_reg_324(4),
      I5 => tmp_V_8_reg_324(10),
      O => mem_reg_bram_0_i_50_n_5
    );
mem_reg_bram_0_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1442288182824141"
    )
        port map (
      I0 => p_reg_n_93,
      I1 => p_reg_n_94,
      I2 => tmp_V_8_reg_324(1),
      I3 => tmp_V_8_reg_324(0),
      I4 => tmp_V_8_reg_324(2),
      I5 => tmp_V_8_reg_324(10),
      O => mem_reg_bram_0_i_51_n_5
    );
\mem_reg_bram_0_i_66__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => tmp_V_8_reg_324(0),
      I1 => p_reg_n_95,
      I2 => p_reg_n_96,
      O => \mem_reg_bram_0_i_66__0_n_5\
    );
\mem_reg_bram_0_i_67__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_reg_n_98,
      I1 => p_reg_n_97,
      O => \mem_reg_bram_0_i_67__0_n_5\
    );
mem_reg_bram_0_i_68: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_reg_n_100,
      I1 => p_reg_n_99,
      O => mem_reg_bram_0_i_68_n_5
    );
\mem_reg_bram_0_i_69__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_reg_n_102,
      I1 => p_reg_n_101,
      O => \mem_reg_bram_0_i_69__0_n_5\
    );
\mem_reg_bram_0_i_70__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_reg_n_104,
      I1 => p_reg_n_103,
      O => \mem_reg_bram_0_i_70__0_n_5\
    );
\mem_reg_bram_0_i_71__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_reg_n_106,
      I1 => p_reg_n_105,
      O => \mem_reg_bram_0_i_71__0_n_5\
    );
\mem_reg_bram_0_i_72__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_reg_n_108,
      I1 => p_reg_n_107,
      O => \mem_reg_bram_0_i_72__0_n_5\
    );
\mem_reg_bram_0_i_73__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_reg_n_110,
      I1 => p_reg_n_109,
      O => \mem_reg_bram_0_i_73__0_n_5\
    );
\mem_reg_bram_0_i_74__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"21"
    )
        port map (
      I0 => tmp_V_8_reg_324(0),
      I1 => p_reg_n_96,
      I2 => p_reg_n_95,
      O => \mem_reg_bram_0_i_74__0_n_5\
    );
\mem_reg_bram_0_i_75__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_reg_n_97,
      I1 => p_reg_n_98,
      O => \mem_reg_bram_0_i_75__0_n_5\
    );
\mem_reg_bram_0_i_76__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_reg_n_99,
      I1 => p_reg_n_100,
      O => \mem_reg_bram_0_i_76__0_n_5\
    );
mem_reg_bram_0_i_77: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_reg_n_101,
      I1 => p_reg_n_102,
      O => mem_reg_bram_0_i_77_n_5
    );
mem_reg_bram_0_i_78: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_reg_n_103,
      I1 => p_reg_n_104,
      O => mem_reg_bram_0_i_78_n_5
    );
mem_reg_bram_0_i_79: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_reg_n_105,
      I1 => p_reg_n_106,
      O => mem_reg_bram_0_i_79_n_5
    );
mem_reg_bram_0_i_80: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_reg_n_107,
      I1 => p_reg_n_108,
      O => mem_reg_bram_0_i_80_n_5
    );
mem_reg_bram_0_i_81: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_reg_n_109,
      I1 => p_reg_n_110,
      O => mem_reg_bram_0_i_81_n_5
    );
p_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 11) => B"0000000000000000000",
      A(10 downto 0) => A(10 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000011010100000101",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \^cep\,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_p_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_p_reg_P_UNCONNECTED(47 downto 32),
      P(31) => p_reg_n_79,
      P(30) => p_reg_n_80,
      P(29) => p_reg_n_81,
      P(28) => p_reg_n_82,
      P(27) => p_reg_n_83,
      P(26) => p_reg_n_84,
      P(25) => p_reg_n_85,
      P(24) => p_reg_n_86,
      P(23) => p_reg_n_87,
      P(22) => p_reg_n_88,
      P(21) => p_reg_n_89,
      P(20) => p_reg_n_90,
      P(19) => p_reg_n_91,
      P(18) => p_reg_n_92,
      P(17) => p_reg_n_93,
      P(16) => p_reg_n_94,
      P(15) => p_reg_n_95,
      P(14) => p_reg_n_96,
      P(13) => p_reg_n_97,
      P(12) => p_reg_n_98,
      P(11) => p_reg_n_99,
      P(10) => p_reg_n_100,
      P(9) => p_reg_n_101,
      P(8) => p_reg_n_102,
      P(7) => p_reg_n_103,
      P(6) => p_reg_n_104,
      P(5) => p_reg_n_105,
      P(4) => p_reg_n_106,
      P(3) => p_reg_n_107,
      P(2) => p_reg_n_108,
      P(1) => p_reg_n_109,
      P(0) => p_reg_n_110,
      PATTERNBDETECT => NLW_p_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mul_mul_16s_16s_32_4_1_DSP48_3 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    p_3_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mul_mul_16s_16s_32_4_1_DSP48_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mul_mul_16s_16s_32_4_1_DSP48_3 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 11) => B"0000000000000000000",
      A(10 downto 0) => A(10 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 11) => B"0000000",
      B(10 downto 0) => A(10 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_3_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_3_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_3_in,
      CEP => p_3_in,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mul_mul_8ns_15ns_22_4_1_DSP48_0 is
  port (
    P : out STD_LOGIC_VECTOR ( 21 downto 0 );
    CEA2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mul_mul_8ns_15ns_22_4_1_DSP48_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mul_mul_8ns_15ns_22_4_1_DSP48_0 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 22 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000010011001000110",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => CEA2,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => CEA2,
      CEP => CEA2,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 22) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 22),
      P(21 downto 0) => P(21 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mux_32_16_1_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DOUTBDOUT : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \l00_buf_V_2_reg_930_reg[0]\ : in STD_LOGIC;
    \l00_buf_V_2_reg_930_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \l00_buf_V_2_reg_930_reg[0]_0\ : in STD_LOGIC;
    \l00_buf_V_2_reg_930_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mux_32_16_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mux_32_16_1_1 is
begin
\l00_buf_V_2_reg_930[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOUTBDOUT(0),
      I1 => \l00_buf_V_2_reg_930_reg[0]\,
      I2 => \l00_buf_V_2_reg_930_reg[15]\(0),
      I3 => \l00_buf_V_2_reg_930_reg[0]_0\,
      I4 => \l00_buf_V_2_reg_930_reg[15]_0\(0),
      O => D(0)
    );
\l00_buf_V_2_reg_930[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOUTBDOUT(10),
      I1 => \l00_buf_V_2_reg_930_reg[0]\,
      I2 => \l00_buf_V_2_reg_930_reg[15]\(10),
      I3 => \l00_buf_V_2_reg_930_reg[0]_0\,
      I4 => \l00_buf_V_2_reg_930_reg[15]_0\(10),
      O => D(10)
    );
\l00_buf_V_2_reg_930[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOUTBDOUT(11),
      I1 => \l00_buf_V_2_reg_930_reg[0]\,
      I2 => \l00_buf_V_2_reg_930_reg[15]\(11),
      I3 => \l00_buf_V_2_reg_930_reg[0]_0\,
      I4 => \l00_buf_V_2_reg_930_reg[15]_0\(11),
      O => D(11)
    );
\l00_buf_V_2_reg_930[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOUTBDOUT(12),
      I1 => \l00_buf_V_2_reg_930_reg[0]\,
      I2 => \l00_buf_V_2_reg_930_reg[15]\(12),
      I3 => \l00_buf_V_2_reg_930_reg[0]_0\,
      I4 => \l00_buf_V_2_reg_930_reg[15]_0\(12),
      O => D(12)
    );
\l00_buf_V_2_reg_930[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOUTBDOUT(13),
      I1 => \l00_buf_V_2_reg_930_reg[0]\,
      I2 => \l00_buf_V_2_reg_930_reg[15]\(13),
      I3 => \l00_buf_V_2_reg_930_reg[0]_0\,
      I4 => \l00_buf_V_2_reg_930_reg[15]_0\(13),
      O => D(13)
    );
\l00_buf_V_2_reg_930[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOUTBDOUT(14),
      I1 => \l00_buf_V_2_reg_930_reg[0]\,
      I2 => \l00_buf_V_2_reg_930_reg[15]\(14),
      I3 => \l00_buf_V_2_reg_930_reg[0]_0\,
      I4 => \l00_buf_V_2_reg_930_reg[15]_0\(14),
      O => D(14)
    );
\l00_buf_V_2_reg_930[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOUTBDOUT(15),
      I1 => \l00_buf_V_2_reg_930_reg[0]\,
      I2 => \l00_buf_V_2_reg_930_reg[15]\(15),
      I3 => \l00_buf_V_2_reg_930_reg[0]_0\,
      I4 => \l00_buf_V_2_reg_930_reg[15]_0\(15),
      O => D(15)
    );
\l00_buf_V_2_reg_930[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOUTBDOUT(1),
      I1 => \l00_buf_V_2_reg_930_reg[0]\,
      I2 => \l00_buf_V_2_reg_930_reg[15]\(1),
      I3 => \l00_buf_V_2_reg_930_reg[0]_0\,
      I4 => \l00_buf_V_2_reg_930_reg[15]_0\(1),
      O => D(1)
    );
\l00_buf_V_2_reg_930[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOUTBDOUT(2),
      I1 => \l00_buf_V_2_reg_930_reg[0]\,
      I2 => \l00_buf_V_2_reg_930_reg[15]\(2),
      I3 => \l00_buf_V_2_reg_930_reg[0]_0\,
      I4 => \l00_buf_V_2_reg_930_reg[15]_0\(2),
      O => D(2)
    );
\l00_buf_V_2_reg_930[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOUTBDOUT(3),
      I1 => \l00_buf_V_2_reg_930_reg[0]\,
      I2 => \l00_buf_V_2_reg_930_reg[15]\(3),
      I3 => \l00_buf_V_2_reg_930_reg[0]_0\,
      I4 => \l00_buf_V_2_reg_930_reg[15]_0\(3),
      O => D(3)
    );
\l00_buf_V_2_reg_930[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOUTBDOUT(4),
      I1 => \l00_buf_V_2_reg_930_reg[0]\,
      I2 => \l00_buf_V_2_reg_930_reg[15]\(4),
      I3 => \l00_buf_V_2_reg_930_reg[0]_0\,
      I4 => \l00_buf_V_2_reg_930_reg[15]_0\(4),
      O => D(4)
    );
\l00_buf_V_2_reg_930[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOUTBDOUT(5),
      I1 => \l00_buf_V_2_reg_930_reg[0]\,
      I2 => \l00_buf_V_2_reg_930_reg[15]\(5),
      I3 => \l00_buf_V_2_reg_930_reg[0]_0\,
      I4 => \l00_buf_V_2_reg_930_reg[15]_0\(5),
      O => D(5)
    );
\l00_buf_V_2_reg_930[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOUTBDOUT(6),
      I1 => \l00_buf_V_2_reg_930_reg[0]\,
      I2 => \l00_buf_V_2_reg_930_reg[15]\(6),
      I3 => \l00_buf_V_2_reg_930_reg[0]_0\,
      I4 => \l00_buf_V_2_reg_930_reg[15]_0\(6),
      O => D(6)
    );
\l00_buf_V_2_reg_930[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOUTBDOUT(7),
      I1 => \l00_buf_V_2_reg_930_reg[0]\,
      I2 => \l00_buf_V_2_reg_930_reg[15]\(7),
      I3 => \l00_buf_V_2_reg_930_reg[0]_0\,
      I4 => \l00_buf_V_2_reg_930_reg[15]_0\(7),
      O => D(7)
    );
\l00_buf_V_2_reg_930[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOUTBDOUT(8),
      I1 => \l00_buf_V_2_reg_930_reg[0]\,
      I2 => \l00_buf_V_2_reg_930_reg[15]\(8),
      I3 => \l00_buf_V_2_reg_930_reg[0]_0\,
      I4 => \l00_buf_V_2_reg_930_reg[15]_0\(8),
      O => D(8)
    );
\l00_buf_V_2_reg_930[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOUTBDOUT(9),
      I1 => \l00_buf_V_2_reg_930_reg[0]\,
      I2 => \l00_buf_V_2_reg_930_reg[15]\(9),
      I3 => \l00_buf_V_2_reg_930_reg[0]_0\,
      I4 => \l00_buf_V_2_reg_930_reg[15]_0\(9),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mux_32_16_1_1_12 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DOUTBDOUT : in STD_LOGIC_VECTOR ( 15 downto 0 );
    empty_42_fu_120 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \l10_buf_V_2_reg_936_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \l10_buf_V_2_reg_936_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mux_32_16_1_1_12 : entity is "edge_canny_detector_mux_32_16_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mux_32_16_1_1_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mux_32_16_1_1_12 is
begin
\l10_buf_V_2_reg_936[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOUTBDOUT(0),
      I1 => empty_42_fu_120(1),
      I2 => \l10_buf_V_2_reg_936_reg[15]\(0),
      I3 => empty_42_fu_120(0),
      I4 => \l10_buf_V_2_reg_936_reg[15]_0\(0),
      O => D(0)
    );
\l10_buf_V_2_reg_936[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOUTBDOUT(10),
      I1 => empty_42_fu_120(1),
      I2 => \l10_buf_V_2_reg_936_reg[15]\(10),
      I3 => empty_42_fu_120(0),
      I4 => \l10_buf_V_2_reg_936_reg[15]_0\(10),
      O => D(10)
    );
\l10_buf_V_2_reg_936[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOUTBDOUT(11),
      I1 => empty_42_fu_120(1),
      I2 => \l10_buf_V_2_reg_936_reg[15]\(11),
      I3 => empty_42_fu_120(0),
      I4 => \l10_buf_V_2_reg_936_reg[15]_0\(11),
      O => D(11)
    );
\l10_buf_V_2_reg_936[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOUTBDOUT(12),
      I1 => empty_42_fu_120(1),
      I2 => \l10_buf_V_2_reg_936_reg[15]\(12),
      I3 => empty_42_fu_120(0),
      I4 => \l10_buf_V_2_reg_936_reg[15]_0\(12),
      O => D(12)
    );
\l10_buf_V_2_reg_936[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOUTBDOUT(13),
      I1 => empty_42_fu_120(1),
      I2 => \l10_buf_V_2_reg_936_reg[15]\(13),
      I3 => empty_42_fu_120(0),
      I4 => \l10_buf_V_2_reg_936_reg[15]_0\(13),
      O => D(13)
    );
\l10_buf_V_2_reg_936[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOUTBDOUT(14),
      I1 => empty_42_fu_120(1),
      I2 => \l10_buf_V_2_reg_936_reg[15]\(14),
      I3 => empty_42_fu_120(0),
      I4 => \l10_buf_V_2_reg_936_reg[15]_0\(14),
      O => D(14)
    );
\l10_buf_V_2_reg_936[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOUTBDOUT(15),
      I1 => empty_42_fu_120(1),
      I2 => \l10_buf_V_2_reg_936_reg[15]\(15),
      I3 => empty_42_fu_120(0),
      I4 => \l10_buf_V_2_reg_936_reg[15]_0\(15),
      O => D(15)
    );
\l10_buf_V_2_reg_936[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOUTBDOUT(1),
      I1 => empty_42_fu_120(1),
      I2 => \l10_buf_V_2_reg_936_reg[15]\(1),
      I3 => empty_42_fu_120(0),
      I4 => \l10_buf_V_2_reg_936_reg[15]_0\(1),
      O => D(1)
    );
\l10_buf_V_2_reg_936[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOUTBDOUT(2),
      I1 => empty_42_fu_120(1),
      I2 => \l10_buf_V_2_reg_936_reg[15]\(2),
      I3 => empty_42_fu_120(0),
      I4 => \l10_buf_V_2_reg_936_reg[15]_0\(2),
      O => D(2)
    );
\l10_buf_V_2_reg_936[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOUTBDOUT(3),
      I1 => empty_42_fu_120(1),
      I2 => \l10_buf_V_2_reg_936_reg[15]\(3),
      I3 => empty_42_fu_120(0),
      I4 => \l10_buf_V_2_reg_936_reg[15]_0\(3),
      O => D(3)
    );
\l10_buf_V_2_reg_936[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOUTBDOUT(4),
      I1 => empty_42_fu_120(1),
      I2 => \l10_buf_V_2_reg_936_reg[15]\(4),
      I3 => empty_42_fu_120(0),
      I4 => \l10_buf_V_2_reg_936_reg[15]_0\(4),
      O => D(4)
    );
\l10_buf_V_2_reg_936[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOUTBDOUT(5),
      I1 => empty_42_fu_120(1),
      I2 => \l10_buf_V_2_reg_936_reg[15]\(5),
      I3 => empty_42_fu_120(0),
      I4 => \l10_buf_V_2_reg_936_reg[15]_0\(5),
      O => D(5)
    );
\l10_buf_V_2_reg_936[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOUTBDOUT(6),
      I1 => empty_42_fu_120(1),
      I2 => \l10_buf_V_2_reg_936_reg[15]\(6),
      I3 => empty_42_fu_120(0),
      I4 => \l10_buf_V_2_reg_936_reg[15]_0\(6),
      O => D(6)
    );
\l10_buf_V_2_reg_936[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOUTBDOUT(7),
      I1 => empty_42_fu_120(1),
      I2 => \l10_buf_V_2_reg_936_reg[15]\(7),
      I3 => empty_42_fu_120(0),
      I4 => \l10_buf_V_2_reg_936_reg[15]_0\(7),
      O => D(7)
    );
\l10_buf_V_2_reg_936[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOUTBDOUT(8),
      I1 => empty_42_fu_120(1),
      I2 => \l10_buf_V_2_reg_936_reg[15]\(8),
      I3 => empty_42_fu_120(0),
      I4 => \l10_buf_V_2_reg_936_reg[15]_0\(8),
      O => D(8)
    );
\l10_buf_V_2_reg_936[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOUTBDOUT(9),
      I1 => empty_42_fu_120(1),
      I2 => \l10_buf_V_2_reg_936_reg[15]\(9),
      I3 => empty_42_fu_120(0),
      I4 => \l10_buf_V_2_reg_936_reg[15]_0\(9),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mux_32_16_1_1_13 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DOUTBDOUT : in STD_LOGIC_VECTOR ( 15 downto 0 );
    empty_42_fu_120 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \l20_buf_V_2_reg_942_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \l20_buf_V_2_reg_942_reg[0]\ : in STD_LOGIC;
    \l20_buf_V_2_reg_942_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mux_32_16_1_1_13 : entity is "edge_canny_detector_mux_32_16_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mux_32_16_1_1_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mux_32_16_1_1_13 is
begin
\l20_buf_V_2_reg_942[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOUTBDOUT(0),
      I1 => empty_42_fu_120(0),
      I2 => \l20_buf_V_2_reg_942_reg[15]\(0),
      I3 => \l20_buf_V_2_reg_942_reg[0]\,
      I4 => \l20_buf_V_2_reg_942_reg[15]_0\(0),
      O => D(0)
    );
\l20_buf_V_2_reg_942[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOUTBDOUT(10),
      I1 => empty_42_fu_120(0),
      I2 => \l20_buf_V_2_reg_942_reg[15]\(10),
      I3 => \l20_buf_V_2_reg_942_reg[0]\,
      I4 => \l20_buf_V_2_reg_942_reg[15]_0\(10),
      O => D(10)
    );
\l20_buf_V_2_reg_942[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOUTBDOUT(11),
      I1 => empty_42_fu_120(0),
      I2 => \l20_buf_V_2_reg_942_reg[15]\(11),
      I3 => \l20_buf_V_2_reg_942_reg[0]\,
      I4 => \l20_buf_V_2_reg_942_reg[15]_0\(11),
      O => D(11)
    );
\l20_buf_V_2_reg_942[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOUTBDOUT(12),
      I1 => empty_42_fu_120(0),
      I2 => \l20_buf_V_2_reg_942_reg[15]\(12),
      I3 => \l20_buf_V_2_reg_942_reg[0]\,
      I4 => \l20_buf_V_2_reg_942_reg[15]_0\(12),
      O => D(12)
    );
\l20_buf_V_2_reg_942[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOUTBDOUT(13),
      I1 => empty_42_fu_120(0),
      I2 => \l20_buf_V_2_reg_942_reg[15]\(13),
      I3 => \l20_buf_V_2_reg_942_reg[0]\,
      I4 => \l20_buf_V_2_reg_942_reg[15]_0\(13),
      O => D(13)
    );
\l20_buf_V_2_reg_942[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOUTBDOUT(14),
      I1 => empty_42_fu_120(0),
      I2 => \l20_buf_V_2_reg_942_reg[15]\(14),
      I3 => \l20_buf_V_2_reg_942_reg[0]\,
      I4 => \l20_buf_V_2_reg_942_reg[15]_0\(14),
      O => D(14)
    );
\l20_buf_V_2_reg_942[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOUTBDOUT(15),
      I1 => empty_42_fu_120(0),
      I2 => \l20_buf_V_2_reg_942_reg[15]\(15),
      I3 => \l20_buf_V_2_reg_942_reg[0]\,
      I4 => \l20_buf_V_2_reg_942_reg[15]_0\(15),
      O => D(15)
    );
\l20_buf_V_2_reg_942[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOUTBDOUT(1),
      I1 => empty_42_fu_120(0),
      I2 => \l20_buf_V_2_reg_942_reg[15]\(1),
      I3 => \l20_buf_V_2_reg_942_reg[0]\,
      I4 => \l20_buf_V_2_reg_942_reg[15]_0\(1),
      O => D(1)
    );
\l20_buf_V_2_reg_942[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOUTBDOUT(2),
      I1 => empty_42_fu_120(0),
      I2 => \l20_buf_V_2_reg_942_reg[15]\(2),
      I3 => \l20_buf_V_2_reg_942_reg[0]\,
      I4 => \l20_buf_V_2_reg_942_reg[15]_0\(2),
      O => D(2)
    );
\l20_buf_V_2_reg_942[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOUTBDOUT(3),
      I1 => empty_42_fu_120(0),
      I2 => \l20_buf_V_2_reg_942_reg[15]\(3),
      I3 => \l20_buf_V_2_reg_942_reg[0]\,
      I4 => \l20_buf_V_2_reg_942_reg[15]_0\(3),
      O => D(3)
    );
\l20_buf_V_2_reg_942[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOUTBDOUT(4),
      I1 => empty_42_fu_120(0),
      I2 => \l20_buf_V_2_reg_942_reg[15]\(4),
      I3 => \l20_buf_V_2_reg_942_reg[0]\,
      I4 => \l20_buf_V_2_reg_942_reg[15]_0\(4),
      O => D(4)
    );
\l20_buf_V_2_reg_942[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOUTBDOUT(5),
      I1 => empty_42_fu_120(0),
      I2 => \l20_buf_V_2_reg_942_reg[15]\(5),
      I3 => \l20_buf_V_2_reg_942_reg[0]\,
      I4 => \l20_buf_V_2_reg_942_reg[15]_0\(5),
      O => D(5)
    );
\l20_buf_V_2_reg_942[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOUTBDOUT(6),
      I1 => empty_42_fu_120(0),
      I2 => \l20_buf_V_2_reg_942_reg[15]\(6),
      I3 => \l20_buf_V_2_reg_942_reg[0]\,
      I4 => \l20_buf_V_2_reg_942_reg[15]_0\(6),
      O => D(6)
    );
\l20_buf_V_2_reg_942[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOUTBDOUT(7),
      I1 => empty_42_fu_120(0),
      I2 => \l20_buf_V_2_reg_942_reg[15]\(7),
      I3 => \l20_buf_V_2_reg_942_reg[0]\,
      I4 => \l20_buf_V_2_reg_942_reg[15]_0\(7),
      O => D(7)
    );
\l20_buf_V_2_reg_942[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOUTBDOUT(8),
      I1 => empty_42_fu_120(0),
      I2 => \l20_buf_V_2_reg_942_reg[15]\(8),
      I3 => \l20_buf_V_2_reg_942_reg[0]\,
      I4 => \l20_buf_V_2_reg_942_reg[15]_0\(8),
      O => D(8)
    );
\l20_buf_V_2_reg_942[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOUTBDOUT(9),
      I1 => empty_42_fu_120(0),
      I2 => \l20_buf_V_2_reg_942_reg[15]\(9),
      I3 => \l20_buf_V_2_reg_942_reg[0]\,
      I4 => \l20_buf_V_2_reg_942_reg[15]_0\(9),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_start_for_Loop_loop_height_proc1719_U0 is
  port (
    start_for_Loop_loop_height_proc1719_U0_full_n : out STD_LOGIC;
    Loop_loop_height_proc1719_U0_ap_start : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    xfgray2rgb_1080_1920_U0_ap_start : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_start_for_Loop_loop_height_proc1719_U0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_start_for_Loop_loop_height_proc1719_U0 is
  signal \^loop_loop_height_proc1719_u0_ap_start\ : STD_LOGIC;
  signal \internal_empty_n_i_1__18_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__20_n_5\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__20_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__13_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__14_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_3__10_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \^start_for_loop_loop_height_proc1719_u0_full_n\ : STD_LOGIC;
begin
  Loop_loop_height_proc1719_U0_ap_start <= \^loop_loop_height_proc1719_u0_ap_start\;
  start_for_Loop_loop_height_proc1719_U0_full_n <= \^start_for_loop_loop_height_proc1719_u0_full_n\;
\internal_empty_n_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF0F0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[1]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => \mOutPtr[1]_i_3__10_n_5\,
      I3 => internal_empty_n_reg_0,
      I4 => \^loop_loop_height_proc1719_u0_ap_start\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__18_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__18_n_5\,
      Q => \^loop_loop_height_proc1719_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFDDD5DDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^start_for_loop_loop_height_proc1719_u0_full_n\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => \mOutPtr_reg_n_5_[0]\,
      I4 => internal_empty_n_reg_0,
      I5 => \mOutPtr[1]_i_3__10_n_5\,
      O => \internal_full_n_i_1__20_n_5\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__20_n_5\,
      Q => \^start_for_loop_loop_height_proc1719_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1__20_n_5\
    );
\mOutPtr[1]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => xfgray2rgb_1080_1920_U0_ap_start,
      I1 => \^start_for_loop_loop_height_proc1719_u0_full_n\,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => \mOutPtr[1]_i_3__10_n_5\,
      O => \mOutPtr[1]_i_1__13_n_5\
    );
\mOutPtr[1]_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF0040FF40FFBF00"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \^start_for_loop_loop_height_proc1719_u0_full_n\,
      I2 => xfgray2rgb_1080_1920_U0_ap_start,
      I3 => \mOutPtr[1]_i_3__10_n_5\,
      I4 => \mOutPtr_reg_n_5_[0]\,
      I5 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_2__14_n_5\
    );
\mOutPtr[1]_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^loop_loop_height_proc1719_u0_ap_start\,
      I1 => \mOutPtr_reg[0]_0\,
      O => \mOutPtr[1]_i_3__10_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__13_n_5\,
      D => \mOutPtr[0]_i_1__20_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__13_n_5\,
      D => \mOutPtr[1]_i_2__14_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_start_for_xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0 is
  port (
    start_for_xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_full_n : out STD_LOGIC;
    xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_ap_start : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_ap_ready : in STD_LOGIC;
    xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_ap_start : in STD_LOGIC;
    start_for_xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_full_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_start_for_xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_start_for_xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0 is
  signal \internal_empty_n_i_1__11_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__11_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_2__16_n_5\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__13_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__8_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__8_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \^start_for_xfanglekernel_2_0_1080_1920_3_0_1_5_1_1920_2_u0_full_n\ : STD_LOGIC;
  signal \^xfanglekernel_2_0_1080_1920_3_0_1_5_1_1920_2_u0_ap_start\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__13\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__8\ : label is "soft_lutpair203";
begin
  start_for_xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_full_n <= \^start_for_xfanglekernel_2_0_1080_1920_3_0_1_5_1_1920_2_u0_full_n\;
  xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_ap_start <= \^xfanglekernel_2_0_1080_1920_3_0_1_5_1_1920_2_u0_ap_start\;
\internal_empty_n_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0E0A0E0A0E000E0"
    )
        port map (
      I0 => \^xfanglekernel_2_0_1080_1920_3_0_1_5_1_1920_2_u0_ap_start\,
      I1 => \internal_full_n_i_2__16_n_5\,
      I2 => ap_rst_n,
      I3 => mOutPtr110_out,
      I4 => \mOutPtr_reg_n_5_[1]\,
      I5 => \mOutPtr_reg_n_5_[0]\,
      O => \internal_empty_n_i_1__11_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__11_n_5\,
      Q => \^xfanglekernel_2_0_1080_1920_3_0_1_5_1_1920_2_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__16_n_5\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[0]\,
      I3 => \^start_for_xfanglekernel_2_0_1080_1920_3_0_1_5_1_1920_2_u0_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__11_n_5\
    );
\internal_full_n_i_2__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000070000000"
    )
        port map (
      I0 => \^xfanglekernel_2_0_1080_1920_3_0_1_5_1_1920_2_u0_ap_start\,
      I1 => xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_ap_ready,
      I2 => \^start_for_xfanglekernel_2_0_1080_1920_3_0_1_5_1_1920_2_u0_full_n\,
      I3 => xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_ap_start,
      I4 => start_for_xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_full_n,
      I5 => start_once_reg,
      O => \internal_full_n_i_2__16_n_5\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__11_n_5\,
      Q => \^start_for_xfanglekernel_2_0_1080_1920_3_0_1_5_1_1920_2_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1__13_n_5\
    );
\mOutPtr[1]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF400040004000"
    )
        port map (
      I0 => start_once_reg,
      I1 => start_for_xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_full_n,
      I2 => xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_ap_start,
      I3 => \^start_for_xfanglekernel_2_0_1080_1920_3_0_1_5_1_1920_2_u0_full_n\,
      I4 => xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_ap_ready,
      I5 => \^xfanglekernel_2_0_1080_1920_3_0_1_5_1_1920_2_u0_ap_start\,
      O => \mOutPtr[1]_i_1__8_n_5\
    );
\mOutPtr[1]_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => mOutPtr110_out,
      I2 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_2__8_n_5\
    );
\mOutPtr[1]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088888888888888"
    )
        port map (
      I0 => xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_ap_ready,
      I1 => \^xfanglekernel_2_0_1080_1920_3_0_1_5_1_1920_2_u0_ap_start\,
      I2 => start_once_reg,
      I3 => start_for_xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_full_n,
      I4 => xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_ap_start,
      I5 => \^start_for_xfanglekernel_2_0_1080_1920_3_0_1_5_1_1920_2_u0_full_n\,
      O => mOutPtr110_out
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__8_n_5\,
      D => \mOutPtr[0]_i_1__13_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      S => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__8_n_5\,
      D => \mOutPtr[1]_i_2__8_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_start_for_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0 is
  port (
    start_for_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_full_n : out STD_LOGIC;
    xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_ap_start : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    start_for_xfrgb2gray_1080_1920_U0_full_n : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_start_for_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_start_for_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0 is
  signal \internal_empty_n_i_1__15_n_5\ : STD_LOGIC;
  signal \internal_empty_n_i_2__4_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__15_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_2__18_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1__15_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__14_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2_n_5\ : STD_LOGIC;
  signal \^start_for_xfcannykernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_u0_full_n\ : STD_LOGIC;
  signal \^xfcannykernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_u0_ap_start\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_1__15\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__18\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__14\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2\ : label is "soft_lutpair146";
begin
  start_for_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_full_n <= \^start_for_xfcannykernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_u0_full_n\;
  xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_ap_start <= \^xfcannykernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_u0_ap_start\;
\internal_empty_n_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \mOutPtr_reg[1]_0\,
      I2 => mOutPtr(1),
      I3 => mOutPtr(2),
      I4 => \internal_empty_n_i_2__4_n_5\,
      O => \internal_empty_n_i_1__15_n_5\
    );
\internal_empty_n_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75777777"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^xfcannykernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_u0_ap_start\,
      I2 => start_once_reg,
      I3 => \^start_for_xfcannykernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_u0_full_n\,
      I4 => start_for_xfrgb2gray_1080_1920_U0_full_n,
      O => \internal_empty_n_i_2__4_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__15_n_5\,
      Q => \^xfcannykernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE0F0FFFFFFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__18_n_5\,
      I1 => start_once_reg,
      I2 => \^start_for_xfcannykernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_u0_full_n\,
      I3 => start_for_xfrgb2gray_1080_1920_U0_full_n,
      I4 => internal_full_n_reg_0,
      I5 => ap_rst_n,
      O => \internal_full_n_i_1__15_n_5\
    );
\internal_full_n_i_2__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      I2 => mOutPtr(0),
      O => \internal_full_n_i_2__18_n_5\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__15_n_5\,
      Q => \^start_for_xfcannykernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__15_n_5\
    );
\mOutPtr[1]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \mOutPtr_reg[1]_0\,
      I2 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__14_n_5\
    );
\mOutPtr[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AA9"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(0),
      I2 => \mOutPtr_reg[1]_0\,
      I3 => mOutPtr(1),
      O => \mOutPtr[2]_i_2_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__15_n_5\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__14_n_5\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_2_n_5\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_start_for_xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0 is
  port (
    start_for_xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_full_n : out STD_LOGIC;
    xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_ap_start : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_start : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_start_for_xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_start_for_xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0 is
  signal \internal_empty_n_i_1__10_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__10_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_2__15_n_5\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__11_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__7_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__7_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_3__11_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \^start_for_xfduplicate_rows_2_1080_1920_3_1_5_1920_u0_full_n\ : STD_LOGIC;
  signal \^xfduplicate_rows_2_1080_1920_3_1_5_1920_u0_ap_start\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__15\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__11\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__7\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_3__11\ : label is "soft_lutpair204";
begin
  start_for_xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_full_n <= \^start_for_xfduplicate_rows_2_1080_1920_3_1_5_1920_u0_full_n\;
  xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_ap_start <= \^xfduplicate_rows_2_1080_1920_3_1_5_1920_u0_ap_start\;
\internal_empty_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0E0A0E0A0E000E0"
    )
        port map (
      I0 => \^xfduplicate_rows_2_1080_1920_3_1_5_1920_u0_ap_start\,
      I1 => \internal_full_n_i_2__15_n_5\,
      I2 => ap_rst_n,
      I3 => \mOutPtr[1]_i_3__11_n_5\,
      I4 => \mOutPtr_reg_n_5_[1]\,
      I5 => \mOutPtr_reg_n_5_[0]\,
      O => \internal_empty_n_i_1__10_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__10_n_5\,
      Q => \^xfduplicate_rows_2_1080_1920_3_1_5_1920_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__15_n_5\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[0]\,
      I3 => \^start_for_xfduplicate_rows_2_1080_1920_3_1_5_1920_u0_full_n\,
      I4 => ap_rst_n,
      I5 => \mOutPtr[1]_i_3__11_n_5\,
      O => \internal_full_n_i_1__10_n_5\
    );
\internal_full_n_i_2__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D000"
    )
        port map (
      I0 => \^xfduplicate_rows_2_1080_1920_3_1_5_1920_u0_ap_start\,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^start_for_xfduplicate_rows_2_1080_1920_3_1_5_1920_u0_full_n\,
      I3 => xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_start,
      I4 => start_once_reg,
      O => \internal_full_n_i_2__15_n_5\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__10_n_5\,
      Q => \^start_for_xfduplicate_rows_2_1080_1920_3_1_5_1920_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1__11_n_5\
    );
\mOutPtr[1]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40BF4040"
    )
        port map (
      I0 => start_once_reg,
      I1 => xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_start,
      I2 => \^start_for_xfduplicate_rows_2_1080_1920_3_1_5_1920_u0_full_n\,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => \^xfduplicate_rows_2_1080_1920_3_1_5_1920_u0_ap_start\,
      O => \mOutPtr[1]_i_1__7_n_5\
    );
\mOutPtr[1]_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr[1]_i_3__11_n_5\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_2__7_n_5\
    );
\mOutPtr[1]_i_3__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008AAA"
    )
        port map (
      I0 => \^xfduplicate_rows_2_1080_1920_3_1_5_1920_u0_ap_start\,
      I1 => start_once_reg,
      I2 => xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_start,
      I3 => \^start_for_xfduplicate_rows_2_1080_1920_3_1_5_1920_u0_full_n\,
      I4 => \mOutPtr_reg[0]_0\,
      O => \mOutPtr[1]_i_3__11_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__7_n_5\,
      D => \mOutPtr[0]_i_1__11_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      S => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__7_n_5\,
      D => \mOutPtr[1]_i_2__7_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_start_for_xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0 is
  port (
    start_for_xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_full_n : out STD_LOGIC;
    xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_ap_start : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_ap_ready : in STD_LOGIC;
    xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_ap_start : in STD_LOGIC;
    start_for_xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_full_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_start_for_xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_start_for_xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0 is
  signal \internal_empty_n_i_1__12_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__12_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_2__17_n_5\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__12_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__9_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__9_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \^start_for_xfmagnitudekernel_2_2_1080_1920_3_3_1_5_5_1920_5760_u0_full_n\ : STD_LOGIC;
  signal \^xfmagnitudekernel_2_2_1080_1920_3_3_1_5_5_1920_5760_u0_ap_start\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__12\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__9\ : label is "soft_lutpair206";
begin
  start_for_xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_full_n <= \^start_for_xfmagnitudekernel_2_2_1080_1920_3_3_1_5_5_1920_5760_u0_full_n\;
  xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_ap_start <= \^xfmagnitudekernel_2_2_1080_1920_3_3_1_5_5_1920_5760_u0_ap_start\;
\internal_empty_n_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0E0A0E0A0E000E0"
    )
        port map (
      I0 => \^xfmagnitudekernel_2_2_1080_1920_3_3_1_5_5_1920_5760_u0_ap_start\,
      I1 => \internal_full_n_i_2__17_n_5\,
      I2 => ap_rst_n,
      I3 => mOutPtr110_out,
      I4 => \mOutPtr_reg_n_5_[1]\,
      I5 => \mOutPtr_reg_n_5_[0]\,
      O => \internal_empty_n_i_1__12_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__12_n_5\,
      Q => \^xfmagnitudekernel_2_2_1080_1920_3_3_1_5_5_1920_5760_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__17_n_5\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[0]\,
      I3 => \^start_for_xfmagnitudekernel_2_2_1080_1920_3_3_1_5_5_1920_5760_u0_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__12_n_5\
    );
\internal_full_n_i_2__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000070000000"
    )
        port map (
      I0 => \^xfmagnitudekernel_2_2_1080_1920_3_3_1_5_5_1920_5760_u0_ap_start\,
      I1 => xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_ap_ready,
      I2 => \^start_for_xfmagnitudekernel_2_2_1080_1920_3_3_1_5_5_1920_5760_u0_full_n\,
      I3 => xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_ap_start,
      I4 => start_for_xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_full_n,
      I5 => start_once_reg,
      O => \internal_full_n_i_2__17_n_5\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__12_n_5\,
      Q => \^start_for_xfmagnitudekernel_2_2_1080_1920_3_3_1_5_5_1920_5760_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1__12_n_5\
    );
\mOutPtr[1]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF400040004000"
    )
        port map (
      I0 => start_once_reg,
      I1 => start_for_xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_full_n,
      I2 => xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_ap_start,
      I3 => \^start_for_xfmagnitudekernel_2_2_1080_1920_3_3_1_5_5_1920_5760_u0_full_n\,
      I4 => xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_ap_ready,
      I5 => \^xfmagnitudekernel_2_2_1080_1920_3_3_1_5_5_1920_5760_u0_ap_start\,
      O => \mOutPtr[1]_i_1__9_n_5\
    );
\mOutPtr[1]_i_2__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => mOutPtr110_out,
      I2 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_2__9_n_5\
    );
\mOutPtr[1]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088888888888888"
    )
        port map (
      I0 => xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_ap_ready,
      I1 => \^xfmagnitudekernel_2_2_1080_1920_3_3_1_5_5_1920_5760_u0_ap_start\,
      I2 => start_once_reg,
      I3 => start_for_xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_full_n,
      I4 => xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_ap_start,
      I5 => \^start_for_xfmagnitudekernel_2_2_1080_1920_3_3_1_5_5_1920_5760_u0_full_n\,
      O => mOutPtr110_out
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__9_n_5\,
      D => \mOutPtr[0]_i_1__12_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      S => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__9_n_5\,
      D => \mOutPtr[1]_i_2__9_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_start_for_xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0 is
  port (
    start_for_xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_full_n : out STD_LOGIC;
    xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_ap_start : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_start_for_xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_start_for_xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0 is
  signal \internal_empty_n_i_1__14_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__14_n_5\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__14_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__11_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \^start_for_xfpacknms_8_0_1080_1920_12_0_1_1_0_1_u0_full_n\ : STD_LOGIC;
  signal \^xfpacknms_8_0_1080_1920_12_0_1_1_0_1_u0_ap_start\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__14\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__11\ : label is "soft_lutpair207";
begin
  start_for_xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_full_n <= \^start_for_xfpacknms_8_0_1080_1920_12_0_1_1_0_1_u0_full_n\;
  xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_ap_start <= \^xfpacknms_8_0_1080_1920_12_0_1_1_0_1_u0_ap_start\;
\internal_empty_n_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0E0A0E0A0E000E0"
    )
        port map (
      I0 => \^xfpacknms_8_0_1080_1920_12_0_1_1_0_1_u0_ap_start\,
      I1 => internal_full_n_reg_0,
      I2 => ap_rst_n,
      I3 => mOutPtr110_out,
      I4 => \mOutPtr_reg_n_5_[1]\,
      I5 => \mOutPtr_reg_n_5_[0]\,
      O => \internal_empty_n_i_1__14_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__14_n_5\,
      Q => \^xfpacknms_8_0_1080_1920_12_0_1_1_0_1_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => internal_full_n_reg_0,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[0]\,
      I3 => \^start_for_xfpacknms_8_0_1080_1920_12_0_1_1_0_1_u0_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__14_n_5\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__14_n_5\,
      Q => \^start_for_xfpacknms_8_0_1080_1920_12_0_1_1_0_1_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1__14_n_5\
    );
\mOutPtr[1]_i_2__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => mOutPtr110_out,
      I2 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_2__11_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__14_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      S => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_2__11_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_start_for_xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0 is
  port (
    start_for_xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_full_n : out STD_LOGIC;
    xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_start : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_ready : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_start_for_xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_start_for_xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0 is
  signal \internal_empty_n_i_1__9_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__9_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_2__14_n_5\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__10_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__6_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__6_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \^start_for_xfsobel_0_2_1080_1920_0_3_1_1_5_3_false_u0_full_n\ : STD_LOGIC;
  signal \^xfsobel_0_2_1080_1920_0_3_1_1_5_3_false_u0_ap_start\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__14\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__10\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__6\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_3__4\ : label is "soft_lutpair208";
begin
  start_for_xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_full_n <= \^start_for_xfsobel_0_2_1080_1920_0_3_1_1_5_3_false_u0_full_n\;
  xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_start <= \^xfsobel_0_2_1080_1920_0_3_1_1_5_3_false_u0_ap_start\;
\internal_empty_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0E0A0E0A0E000E0"
    )
        port map (
      I0 => \^xfsobel_0_2_1080_1920_0_3_1_1_5_3_false_u0_ap_start\,
      I1 => \internal_full_n_i_2__14_n_5\,
      I2 => ap_rst_n,
      I3 => mOutPtr110_out,
      I4 => \mOutPtr_reg_n_5_[1]\,
      I5 => \mOutPtr_reg_n_5_[0]\,
      O => \internal_empty_n_i_1__9_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__9_n_5\,
      Q => \^xfsobel_0_2_1080_1920_0_3_1_1_5_3_false_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__14_n_5\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[0]\,
      I3 => \^start_for_xfsobel_0_2_1080_1920_0_3_1_1_5_3_false_u0_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__9_n_5\
    );
\internal_full_n_i_2__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007000"
    )
        port map (
      I0 => \^xfsobel_0_2_1080_1920_0_3_1_1_5_3_false_u0_ap_start\,
      I1 => xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_ready,
      I2 => \^start_for_xfsobel_0_2_1080_1920_0_3_1_1_5_3_false_u0_full_n\,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => start_once_reg,
      O => \internal_full_n_i_2__14_n_5\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__9_n_5\,
      Q => \^start_for_xfsobel_0_2_1080_1920_0_3_1_1_5_3_false_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1__10_n_5\
    );
\mOutPtr[1]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF404040"
    )
        port map (
      I0 => start_once_reg,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^start_for_xfsobel_0_2_1080_1920_0_3_1_1_5_3_false_u0_full_n\,
      I3 => xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_ready,
      I4 => \^xfsobel_0_2_1080_1920_0_3_1_1_5_3_false_u0_ap_start\,
      O => \mOutPtr[1]_i_1__6_n_5\
    );
\mOutPtr[1]_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => mOutPtr110_out,
      I2 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_2__6_n_5\
    );
\mOutPtr[1]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888888"
    )
        port map (
      I0 => xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_ready,
      I1 => \^xfsobel_0_2_1080_1920_0_3_1_1_5_3_false_u0_ap_start\,
      I2 => start_once_reg,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => \^start_for_xfsobel_0_2_1080_1920_0_3_1_1_5_3_false_u0_full_n\,
      O => mOutPtr110_out
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__6_n_5\,
      D => \mOutPtr[0]_i_1__10_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      S => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__6_n_5\,
      D => \mOutPtr[1]_i_2__6_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_start_for_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    internal_empty_n_reg_0 : out STD_LOGIC;
    start_once_reg_reg : out STD_LOGIC;
    internal_empty_n_reg_1 : out STD_LOGIC;
    xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_ap_start : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    lowthreshold_c_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    highthreshold_c_empty_n : in STD_LOGIC;
    p_c_full_n : in STD_LOGIC;
    p_c1_full_n : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    start_for_xfgray2rgb_1080_1920_U0_full_n : in STD_LOGIC;
    xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_ap_start : in STD_LOGIC;
    start_for_xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_full_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[0]_2\ : in STD_LOGIC;
    \mOutPtr_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_start_for_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_start_for_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0 is
  signal internal_empty_n : STD_LOGIC;
  signal \internal_empty_n_i_1__8_n_5\ : STD_LOGIC;
  signal \^internal_empty_n_reg_0\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__8_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_2__19_n_5\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__8_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__15_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__1_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__1_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__1_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal start_for_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_full_n : STD_LOGIC;
  signal \^start_once_reg_reg\ : STD_LOGIC;
  signal \^xfsuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_u0_ap_start\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_reg_287[10]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__10\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \internal_full_n_i_3__0\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__8\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__15\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_2__1\ : label is "soft_lutpair210";
begin
  internal_empty_n_reg_0 <= \^internal_empty_n_reg_0\;
  start_once_reg_reg <= \^start_once_reg_reg\;
  xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_ap_start <= \^xfsuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_u0_ap_start\;
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^start_once_reg_reg\,
      I1 => lowthreshold_c_empty_n,
      I2 => Q(0),
      I3 => highthreshold_c_empty_n,
      I4 => p_c_full_n,
      I5 => p_c1_full_n,
      O => \^internal_empty_n_reg_0\
    );
\empty_reg_287[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^internal_empty_n_reg_0\,
      I1 => E(0),
      O => SR(0)
    );
\internal_empty_n_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0A0E0"
    )
        port map (
      I0 => \^xfsuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_u0_ap_start\,
      I1 => \internal_full_n_i_2__19_n_5\,
      I2 => ap_rst_n,
      I3 => mOutPtr110_out,
      I4 => internal_empty_n,
      O => \internal_empty_n_i_1__8_n_5\
    );
\internal_empty_n_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(2),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(1),
      O => internal_empty_n
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__8_n_5\,
      Q => \^xfsuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF70FF"
    )
        port map (
      I0 => \internal_full_n_i_2__19_n_5\,
      I1 => internal_full_n,
      I2 => start_for_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_full_n,
      I3 => ap_rst_n,
      I4 => mOutPtr110_out,
      O => \internal_full_n_i_1__8_n_5\
    );
\internal_full_n_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^internal_empty_n_reg_0\,
      I1 => highthreshold_c_empty_n,
      O => internal_empty_n_reg_1
    );
\internal_full_n_i_2__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DF000000"
    )
        port map (
      I0 => \mOutPtr_reg[0]_1\(0),
      I1 => \mOutPtr_reg[0]_2\,
      I2 => \^xfsuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_u0_ap_start\,
      I3 => start_for_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_full_n,
      I4 => \^start_once_reg_reg\,
      I5 => start_once_reg,
      O => \internal_full_n_i_2__19_n_5\
    );
\internal_full_n_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(2),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(1),
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__8_n_5\,
      Q => start_for_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_full_n,
      R => '0'
    );
\mOutPtr[0]_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__8_n_5\
    );
\mOutPtr[1]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr110_out,
      I2 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__15_n_5\
    );
\mOutPtr[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D2B4"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr110_out,
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__1_n_5\
    );
\mOutPtr[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2D2222220F000000"
    )
        port map (
      I0 => \mOutPtr_reg[0]_1\(0),
      I1 => \mOutPtr_reg[0]_2\,
      I2 => start_once_reg,
      I3 => \^start_once_reg_reg\,
      I4 => start_for_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_full_n,
      I5 => \^xfsuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_u0_ap_start\,
      O => \mOutPtr[3]_i_1__1_n_5\
    );
\mOutPtr[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40FD02"
    )
        port map (
      I0 => mOutPtr110_out,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_2__1_n_5\
    );
\mOutPtr[3]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000202020202020"
    )
        port map (
      I0 => \mOutPtr_reg[0]_1\(0),
      I1 => \mOutPtr_reg[0]_2\,
      I2 => \^xfsuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_u0_ap_start\,
      I3 => start_once_reg,
      I4 => \^start_once_reg_reg\,
      I5 => start_for_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_full_n,
      O => mOutPtr110_out
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__1_n_5\,
      D => \mOutPtr[0]_i_1__8_n_5\,
      Q => mOutPtr_reg(0),
      S => \mOutPtr_reg[3]_0\(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__1_n_5\,
      D => \mOutPtr[1]_i_1__15_n_5\,
      Q => mOutPtr_reg(1),
      S => \mOutPtr_reg[3]_0\(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__1_n_5\,
      D => \mOutPtr[2]_i_1__1_n_5\,
      Q => mOutPtr_reg(2),
      S => \mOutPtr_reg[3]_0\(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__1_n_5\,
      D => \mOutPtr[3]_i_2__1_n_5\,
      Q => mOutPtr_reg(3),
      S => \mOutPtr_reg[3]_0\(0)
    );
start_once_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E0E0000000"
    )
        port map (
      I0 => \mOutPtr_reg[0]_0\,
      I1 => start_for_xfgray2rgb_1080_1920_U0_full_n,
      I2 => xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_ap_start,
      I3 => start_for_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_full_n,
      I4 => start_for_xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_full_n,
      I5 => start_once_reg,
      O => \^start_once_reg_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_start_for_xfgray2rgb_1080_1920_U0 is
  port (
    start_for_xfgray2rgb_1080_1920_U0_full_n : out STD_LOGIC;
    xfgray2rgb_1080_1920_U0_ap_start : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    internal_empty_n_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_ap_start : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_start_for_xfgray2rgb_1080_1920_U0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_start_for_xfgray2rgb_1080_1920_U0 is
  signal \internal_empty_n_i_1__16_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__18_n_5\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__19_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__11_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__12_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_3__8_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \^start_for_xfgray2rgb_1080_1920_u0_full_n\ : STD_LOGIC;
  signal \^xfgray2rgb_1080_1920_u0_ap_start\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__19\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__12\ : label is "soft_lutpair147";
begin
  start_for_xfgray2rgb_1080_1920_U0_full_n <= \^start_for_xfgray2rgb_1080_1920_u0_full_n\;
  xfgray2rgb_1080_1920_U0_ap_start <= \^xfgray2rgb_1080_1920_u0_ap_start\;
\internal_empty_n_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFF0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[1]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => Q(0),
      I3 => internal_empty_n_reg_0,
      I4 => \^xfgray2rgb_1080_1920_u0_ap_start\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__16_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__16_n_5\,
      Q => \^xfgray2rgb_1080_1920_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFDDD5DDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^start_for_xfgray2rgb_1080_1920_u0_full_n\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => \mOutPtr_reg_n_5_[0]\,
      I4 => internal_empty_n_reg_0,
      I5 => internal_full_n_reg_0,
      O => \internal_full_n_i_1__18_n_5\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__18_n_5\,
      Q => \^start_for_xfgray2rgb_1080_1920_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1__19_n_5\
    );
\mOutPtr[1]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7080808"
    )
        port map (
      I0 => \^start_for_xfgray2rgb_1080_1920_u0_full_n\,
      I1 => xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_ap_start,
      I2 => start_once_reg,
      I3 => \^xfgray2rgb_1080_1920_u0_ap_start\,
      I4 => Q(0),
      O => \mOutPtr[1]_i_1__11_n_5\
    );
\mOutPtr[1]_i_2__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mOutPtr[1]_i_3__8_n_5\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_2__12_n_5\
    );
\mOutPtr[1]_i_3__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
        port map (
      I0 => \^xfgray2rgb_1080_1920_u0_ap_start\,
      I1 => Q(0),
      I2 => \^start_for_xfgray2rgb_1080_1920_u0_full_n\,
      I3 => xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_ap_start,
      I4 => start_once_reg,
      O => \mOutPtr[1]_i_3__8_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__11_n_5\,
      D => \mOutPtr[0]_i_1__19_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__11_n_5\,
      D => \mOutPtr[1]_i_2__12_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_start_for_xfrgb2gray_1080_1920_U0 is
  port (
    start_for_xfrgb2gray_1080_1920_U0_full_n : out STD_LOGIC;
    xfrgb2gray_1080_1920_U0_ap_start : out STD_LOGIC;
    ap_NS_fsm1 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    start_for_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_full_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_start_for_xfrgb2gray_1080_1920_U0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_start_for_xfrgb2gray_1080_1920_U0 is
  signal \internal_empty_n_i_1__17_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__19_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_2__13_n_5\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__18_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__12_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__13_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_3__9_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \^start_for_xfrgb2gray_1080_1920_u0_full_n\ : STD_LOGIC;
  signal \^xfrgb2gray_1080_1920_u0_ap_start\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__13\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__13\ : label is "soft_lutpair148";
begin
  start_for_xfrgb2gray_1080_1920_U0_full_n <= \^start_for_xfrgb2gray_1080_1920_u0_full_n\;
  xfrgb2gray_1080_1920_U0_ap_start <= \^xfrgb2gray_1080_1920_u0_ap_start\;
\ap_enable_reg_pp0_iter0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^xfrgb2gray_1080_1920_u0_ap_start\,
      I1 => Q(0),
      O => ap_NS_fsm1
    );
\internal_empty_n_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFF0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[1]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => Q(1),
      I3 => \mOutPtr[1]_i_3__9_n_5\,
      I4 => \^xfrgb2gray_1080_1920_u0_ap_start\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__17_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__17_n_5\,
      Q => \^xfrgb2gray_1080_1920_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFDDD5DDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^start_for_xfrgb2gray_1080_1920_u0_full_n\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => \mOutPtr_reg_n_5_[0]\,
      I4 => \mOutPtr[1]_i_3__9_n_5\,
      I5 => \internal_full_n_i_2__13_n_5\,
      O => \internal_full_n_i_1__19_n_5\
    );
\internal_full_n_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^xfrgb2gray_1080_1920_u0_ap_start\,
      I1 => Q(1),
      O => \internal_full_n_i_2__13_n_5\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__19_n_5\,
      Q => \^start_for_xfrgb2gray_1080_1920_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1__18_n_5\
    );
\mOutPtr[1]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF404040"
    )
        port map (
      I0 => start_once_reg,
      I1 => start_for_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_full_n,
      I2 => \^start_for_xfrgb2gray_1080_1920_u0_full_n\,
      I3 => Q(1),
      I4 => \^xfrgb2gray_1080_1920_u0_ap_start\,
      O => \mOutPtr[1]_i_1__12_n_5\
    );
\mOutPtr[1]_i_2__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40BFBF40"
    )
        port map (
      I0 => \mOutPtr[1]_i_3__9_n_5\,
      I1 => \^xfrgb2gray_1080_1920_u0_ap_start\,
      I2 => Q(1),
      I3 => \mOutPtr_reg_n_5_[0]\,
      I4 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_2__13_n_5\
    );
\mOutPtr[1]_i_3__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^start_for_xfrgb2gray_1080_1920_u0_full_n\,
      I1 => start_for_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_full_n,
      I2 => start_once_reg,
      O => \mOutPtr[1]_i_3__9_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__12_n_5\,
      D => \mOutPtr[0]_i_1__18_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__12_n_5\,
      D => \mOutPtr[1]_i_2__13_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram is
  port (
    buf_0_V_ce0 : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 10 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_block_pp3_stage0_subdone : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln882_5_reg_1071_pp3_iter2_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_0_1_reg_1120_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_0 : out STD_LOGIC;
    ram_reg_bram_0_1 : out STD_LOGIC;
    ram_reg_bram_0_2 : out STD_LOGIC;
    ram_reg_bram_0_3 : out STD_LOGIC;
    ram_reg_bram_0_4 : out STD_LOGIC;
    ram_reg_bram_0_5 : out STD_LOGIC;
    ram_reg_bram_0_6 : out STD_LOGIC;
    ram_reg_bram_0_7 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_8 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_bram_0_9 : in STD_LOGIC;
    gaussian_mat_data_empty_n : in STD_LOGIC;
    ram_reg_bram_0_10 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_bram_0_11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp3_iter1 : in STD_LOGIC;
    ap_enable_reg_pp2_iter0 : in STD_LOGIC;
    ap_enable_reg_pp3_iter2 : in STD_LOGIC;
    and_ln203_reg_1087 : in STD_LOGIC;
    \icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_2\ : in STD_LOGIC;
    \src_buf_V_1_1_reg_1113_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]\ : in STD_LOGIC;
    \src_buf_V_1_1_reg_1113_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_1\ : in STD_LOGIC;
    icmp_ln882_6_reg_1080_pp3_iter2_reg : in STD_LOGIC;
    \src_buf_V_0_1_reg_1120_reg[7]_0\ : in STD_LOGIC;
    \src_buf_V_0_1_reg_1120_reg[7]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[0]\ : in STD_LOGIC;
    \src_buf_V_2_0_2_reg_1127_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_2_0_2_reg_1127_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[1]\ : in STD_LOGIC;
    \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[2]\ : in STD_LOGIC;
    \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[3]\ : in STD_LOGIC;
    \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[4]\ : in STD_LOGIC;
    \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[5]\ : in STD_LOGIC;
    \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[6]\ : in STD_LOGIC;
    \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[7]\ : in STD_LOGIC;
    \src_buf_V_0_1_reg_1120_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_0_1_reg_1120_reg[7]_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gradx_mat_data_full_n : in STD_LOGIC;
    grady_mat_data_full_n : in STD_LOGIC;
    icmp_ln886_reg_1109_pp3_iter3_reg : in STD_LOGIC;
    ram_reg_bram_0_12 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_13 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \src_buf_V_0_1_reg_1120_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOUTBDOUT : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_14 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    spec_select971_reg_1056 : in STD_LOGIC;
    \src_buf_V_2_0_2_reg_1127_reg[0]_i_2_0\ : in STD_LOGIC;
    \src_buf_V_2_0_2_reg_1127_reg[0]_i_2_1\ : in STD_LOGIC;
    \src_buf_V_1_1_reg_1113_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_bram_0_15 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_16 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_17 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram is
  signal \^addrardaddr\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^addrbwraddr\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_block_pp3_stage0_subdone\ : STD_LOGIC;
  signal ap_enable_reg_pp3_iter1_i_2_n_5 : STD_LOGIC;
  signal \^buf_0_v_ce0\ : STD_LOGIC;
  signal buf_2_V_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal buf_2_V_we1 : STD_LOGIC;
  signal \^icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \src_buf_V_0_1_reg_1120[0]_i_2_n_5\ : STD_LOGIC;
  signal \src_buf_V_0_1_reg_1120[1]_i_2_n_5\ : STD_LOGIC;
  signal \src_buf_V_0_1_reg_1120[2]_i_2_n_5\ : STD_LOGIC;
  signal \src_buf_V_0_1_reg_1120[3]_i_2_n_5\ : STD_LOGIC;
  signal \src_buf_V_0_1_reg_1120[4]_i_2_n_5\ : STD_LOGIC;
  signal \src_buf_V_0_1_reg_1120[5]_i_2_n_5\ : STD_LOGIC;
  signal \src_buf_V_0_1_reg_1120[6]_i_2_n_5\ : STD_LOGIC;
  signal \src_buf_V_0_1_reg_1120[7]_i_3_n_5\ : STD_LOGIC;
  signal \src_buf_V_1_1_reg_1113[0]_i_2_n_5\ : STD_LOGIC;
  signal \src_buf_V_1_1_reg_1113[1]_i_2_n_5\ : STD_LOGIC;
  signal \src_buf_V_1_1_reg_1113[2]_i_2_n_5\ : STD_LOGIC;
  signal \src_buf_V_1_1_reg_1113[3]_i_2_n_5\ : STD_LOGIC;
  signal \src_buf_V_1_1_reg_1113[4]_i_2_n_5\ : STD_LOGIC;
  signal \src_buf_V_1_1_reg_1113[5]_i_2_n_5\ : STD_LOGIC;
  signal \src_buf_V_1_1_reg_1113[6]_i_2_n_5\ : STD_LOGIC;
  signal \src_buf_V_1_1_reg_1113[7]_i_2_n_5\ : STD_LOGIC;
  signal \src_buf_V_2_0_2_reg_1127[0]_i_3_n_5\ : STD_LOGIC;
  signal \src_buf_V_2_0_2_reg_1127[0]_i_4_n_5\ : STD_LOGIC;
  signal \src_buf_V_2_0_2_reg_1127[1]_i_3_n_5\ : STD_LOGIC;
  signal \src_buf_V_2_0_2_reg_1127[1]_i_4_n_5\ : STD_LOGIC;
  signal \src_buf_V_2_0_2_reg_1127[2]_i_3_n_5\ : STD_LOGIC;
  signal \src_buf_V_2_0_2_reg_1127[2]_i_4_n_5\ : STD_LOGIC;
  signal \src_buf_V_2_0_2_reg_1127[3]_i_3_n_5\ : STD_LOGIC;
  signal \src_buf_V_2_0_2_reg_1127[3]_i_4_n_5\ : STD_LOGIC;
  signal \src_buf_V_2_0_2_reg_1127[4]_i_3_n_5\ : STD_LOGIC;
  signal \src_buf_V_2_0_2_reg_1127[4]_i_4_n_5\ : STD_LOGIC;
  signal \src_buf_V_2_0_2_reg_1127[5]_i_3_n_5\ : STD_LOGIC;
  signal \src_buf_V_2_0_2_reg_1127[5]_i_4_n_5\ : STD_LOGIC;
  signal \src_buf_V_2_0_2_reg_1127[6]_i_3_n_5\ : STD_LOGIC;
  signal \src_buf_V_2_0_2_reg_1127[6]_i_4_n_5\ : STD_LOGIC;
  signal \src_buf_V_2_0_2_reg_1127[7]_i_3_n_5\ : STD_LOGIC;
  signal \src_buf_V_2_0_2_reg_1127[7]_i_4_n_5\ : STD_LOGIC;
  signal \src_buf_V_2_0_2_reg_1127_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \src_buf_V_2_0_2_reg_1127_reg[1]_i_2_n_5\ : STD_LOGIC;
  signal \src_buf_V_2_0_2_reg_1127_reg[2]_i_2_n_5\ : STD_LOGIC;
  signal \src_buf_V_2_0_2_reg_1127_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \src_buf_V_2_0_2_reg_1127_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \src_buf_V_2_0_2_reg_1127_reg[5]_i_2_n_5\ : STD_LOGIC;
  signal \src_buf_V_2_0_2_reg_1127_reg[6]_i_2_n_5\ : STD_LOGIC;
  signal \src_buf_V_2_0_2_reg_1127_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 15360;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16/buf_2_V_U/edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SDP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_bram_0 : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_bram_0 : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_14__1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_15__1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_17__1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_18__1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_19__1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_20__1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_21__2\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_22__2\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_23__0\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_24__0\ : label is "soft_lutpair322";
begin
  ADDRARDADDR(10 downto 0) <= \^addrardaddr\(10 downto 0);
  ADDRBWRADDR(10 downto 0) <= \^addrbwraddr\(10 downto 0);
  WEA(0) <= \^wea\(0);
  ap_block_pp3_stage0_subdone <= \^ap_block_pp3_stage0_subdone\;
  buf_0_V_ce0 <= \^buf_0_v_ce0\;
  \icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]\(7 downto 0) <= \^icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]\(7 downto 0);
  \icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_1\(7 downto 0) <= \^icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_1\(7 downto 0);
ap_enable_reg_pp3_iter1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555515"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter1_i_2_n_5,
      I1 => ap_enable_reg_pp3_iter1,
      I2 => and_ln203_reg_1087,
      I3 => gaussian_mat_data_empty_n,
      I4 => \icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_2\,
      O => \^ap_block_pp3_stage0_subdone\
    );
ap_enable_reg_pp3_iter1_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000070"
    )
        port map (
      I0 => gradx_mat_data_full_n,
      I1 => grady_mat_data_full_n,
      I2 => \src_buf_V_0_1_reg_1120_reg[7]_0\,
      I3 => \src_buf_V_0_1_reg_1120_reg[7]_1\,
      I4 => icmp_ln886_reg_1109_pp3_iter3_reg,
      O => ap_enable_reg_pp3_iter1_i_2_n_5
    );
\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00B8000000B8"
    )
        port map (
      I0 => \src_buf_V_0_1_reg_1120_reg[7]_2\(0),
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]\,
      I2 => \src_buf_V_0_1_reg_1120_reg[7]_3\(0),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_0\,
      I4 => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_1\,
      I5 => \^icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_1\(0),
      O => \src_buf_V_0_1_reg_1120_reg[7]\(0)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00B8000000B8"
    )
        port map (
      I0 => \src_buf_V_0_1_reg_1120_reg[7]_2\(1),
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]\,
      I2 => \src_buf_V_0_1_reg_1120_reg[7]_3\(1),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_0\,
      I4 => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_1\,
      I5 => \^icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_1\(1),
      O => \src_buf_V_0_1_reg_1120_reg[7]\(1)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00B8000000B8"
    )
        port map (
      I0 => \src_buf_V_0_1_reg_1120_reg[7]_2\(2),
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]\,
      I2 => \src_buf_V_0_1_reg_1120_reg[7]_3\(2),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_0\,
      I4 => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_1\,
      I5 => \^icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_1\(2),
      O => \src_buf_V_0_1_reg_1120_reg[7]\(2)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00B8000000B8"
    )
        port map (
      I0 => \src_buf_V_0_1_reg_1120_reg[7]_2\(3),
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]\,
      I2 => \src_buf_V_0_1_reg_1120_reg[7]_3\(3),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_0\,
      I4 => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_1\,
      I5 => \^icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_1\(3),
      O => \src_buf_V_0_1_reg_1120_reg[7]\(3)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00B8000000B8"
    )
        port map (
      I0 => \src_buf_V_0_1_reg_1120_reg[7]_2\(4),
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]\,
      I2 => \src_buf_V_0_1_reg_1120_reg[7]_3\(4),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_0\,
      I4 => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_1\,
      I5 => \^icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_1\(4),
      O => \src_buf_V_0_1_reg_1120_reg[7]\(4)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00B8000000B8"
    )
        port map (
      I0 => \src_buf_V_0_1_reg_1120_reg[7]_2\(5),
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]\,
      I2 => \src_buf_V_0_1_reg_1120_reg[7]_3\(5),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_0\,
      I4 => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_1\,
      I5 => \^icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_1\(5),
      O => \src_buf_V_0_1_reg_1120_reg[7]\(5)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00B8000000B8"
    )
        port map (
      I0 => \src_buf_V_0_1_reg_1120_reg[7]_2\(6),
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]\,
      I2 => \src_buf_V_0_1_reg_1120_reg[7]_3\(6),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_0\,
      I4 => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_1\,
      I5 => \^icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_1\(6),
      O => \src_buf_V_0_1_reg_1120_reg[7]\(6)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00B8000000B8"
    )
        port map (
      I0 => \src_buf_V_0_1_reg_1120_reg[7]_2\(7),
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]\,
      I2 => \src_buf_V_0_1_reg_1120_reg[7]_3\(7),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_0\,
      I4 => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_1\,
      I5 => \^icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_1\(7),
      O => \src_buf_V_0_1_reg_1120_reg[7]\(7)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_1_0_1_reg_427[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00B8000000B8"
    )
        port map (
      I0 => \src_buf_V_1_1_reg_1113_reg[7]\(0),
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]\,
      I2 => \src_buf_V_1_1_reg_1113_reg[7]_0\(0),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_0\,
      I4 => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_1\,
      I5 => \^icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]\(0),
      O => D(0)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_1_0_1_reg_427[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00B8000000B8"
    )
        port map (
      I0 => \src_buf_V_1_1_reg_1113_reg[7]\(1),
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]\,
      I2 => \src_buf_V_1_1_reg_1113_reg[7]_0\(1),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_0\,
      I4 => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_1\,
      I5 => \^icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]\(1),
      O => D(1)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_1_0_1_reg_427[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00B8000000B8"
    )
        port map (
      I0 => \src_buf_V_1_1_reg_1113_reg[7]\(2),
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]\,
      I2 => \src_buf_V_1_1_reg_1113_reg[7]_0\(2),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_0\,
      I4 => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_1\,
      I5 => \^icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]\(2),
      O => D(2)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_1_0_1_reg_427[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00B8000000B8"
    )
        port map (
      I0 => \src_buf_V_1_1_reg_1113_reg[7]\(3),
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]\,
      I2 => \src_buf_V_1_1_reg_1113_reg[7]_0\(3),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_0\,
      I4 => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_1\,
      I5 => \^icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]\(3),
      O => D(3)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_1_0_1_reg_427[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00B8000000B8"
    )
        port map (
      I0 => \src_buf_V_1_1_reg_1113_reg[7]\(4),
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]\,
      I2 => \src_buf_V_1_1_reg_1113_reg[7]_0\(4),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_0\,
      I4 => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_1\,
      I5 => \^icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]\(4),
      O => D(4)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_1_0_1_reg_427[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00B8000000B8"
    )
        port map (
      I0 => \src_buf_V_1_1_reg_1113_reg[7]\(5),
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]\,
      I2 => \src_buf_V_1_1_reg_1113_reg[7]_0\(5),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_0\,
      I4 => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_1\,
      I5 => \^icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]\(5),
      O => D(5)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_1_0_1_reg_427[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00B8000000B8"
    )
        port map (
      I0 => \src_buf_V_1_1_reg_1113_reg[7]\(6),
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]\,
      I2 => \src_buf_V_1_1_reg_1113_reg[7]_0\(6),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_0\,
      I4 => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_1\,
      I5 => \^icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]\(6),
      O => D(6)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_1_0_1_reg_427[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00B8000000B8"
    )
        port map (
      I0 => \src_buf_V_1_1_reg_1113_reg[7]\(7),
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]\,
      I2 => \src_buf_V_1_1_reg_1113_reg[7]_0\(7),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_0\,
      I4 => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_1\,
      I5 => \^icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]\(7),
      O => D(7)
    );
\ap_phi_reg_pp3_iter4_storemerge_reg_451[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_0\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_1\,
      I2 => \src_buf_V_2_0_2_reg_1127_reg[0]_i_2_n_5\,
      I3 => icmp_ln882_6_reg_1080_pp3_iter2_reg,
      I4 => \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[0]\,
      O => \icmp_ln882_5_reg_1071_pp3_iter2_reg_reg[0]\(0)
    );
\ap_phi_reg_pp3_iter4_storemerge_reg_451[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_0\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_1\,
      I2 => \src_buf_V_2_0_2_reg_1127_reg[1]_i_2_n_5\,
      I3 => icmp_ln882_6_reg_1080_pp3_iter2_reg,
      I4 => \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[1]\,
      O => \icmp_ln882_5_reg_1071_pp3_iter2_reg_reg[0]\(1)
    );
\ap_phi_reg_pp3_iter4_storemerge_reg_451[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_0\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_1\,
      I2 => \src_buf_V_2_0_2_reg_1127_reg[2]_i_2_n_5\,
      I3 => icmp_ln882_6_reg_1080_pp3_iter2_reg,
      I4 => \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[2]\,
      O => \icmp_ln882_5_reg_1071_pp3_iter2_reg_reg[0]\(2)
    );
\ap_phi_reg_pp3_iter4_storemerge_reg_451[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_0\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_1\,
      I2 => \src_buf_V_2_0_2_reg_1127_reg[3]_i_2_n_5\,
      I3 => icmp_ln882_6_reg_1080_pp3_iter2_reg,
      I4 => \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[3]\,
      O => \icmp_ln882_5_reg_1071_pp3_iter2_reg_reg[0]\(3)
    );
\ap_phi_reg_pp3_iter4_storemerge_reg_451[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_0\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_1\,
      I2 => \src_buf_V_2_0_2_reg_1127_reg[4]_i_2_n_5\,
      I3 => icmp_ln882_6_reg_1080_pp3_iter2_reg,
      I4 => \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[4]\,
      O => \icmp_ln882_5_reg_1071_pp3_iter2_reg_reg[0]\(4)
    );
\ap_phi_reg_pp3_iter4_storemerge_reg_451[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_0\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_1\,
      I2 => \src_buf_V_2_0_2_reg_1127_reg[5]_i_2_n_5\,
      I3 => icmp_ln882_6_reg_1080_pp3_iter2_reg,
      I4 => \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[5]\,
      O => \icmp_ln882_5_reg_1071_pp3_iter2_reg_reg[0]\(5)
    );
\ap_phi_reg_pp3_iter4_storemerge_reg_451[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_0\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_1\,
      I2 => \src_buf_V_2_0_2_reg_1127_reg[6]_i_2_n_5\,
      I3 => icmp_ln882_6_reg_1080_pp3_iter2_reg,
      I4 => \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[6]\,
      O => \icmp_ln882_5_reg_1071_pp3_iter2_reg_reg[0]\(6)
    );
\ap_phi_reg_pp3_iter4_storemerge_reg_451[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_0\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_1\,
      I2 => \src_buf_V_2_0_2_reg_1127_reg[7]_i_2_n_5\,
      I3 => icmp_ln882_6_reg_1080_pp3_iter2_reg,
      I4 => \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[7]\,
      O => \icmp_ln882_5_reg_1071_pp3_iter2_reg_reg[0]\(7)
    );
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => \^addrardaddr\(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => \^addrbwraddr\(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => buf_2_V_q0(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => buf_2_V_we1,
      ENBWREN => \^buf_0_v_ce0\,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => \^wea\(0),
      WEA(0) => \^wea\(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_bram_0_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_bram_0_12(2),
      I1 => ram_reg_bram_0_10(2),
      I2 => ap_enable_reg_pp3_iter1,
      I3 => ram_reg_bram_0_13(2),
      O => \^addrardaddr\(2)
    );
\ram_reg_bram_0_i_11__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_bram_0_12(1),
      I1 => ram_reg_bram_0_10(2),
      I2 => ap_enable_reg_pp3_iter1,
      I3 => ram_reg_bram_0_13(1),
      O => \^addrardaddr\(1)
    );
\ram_reg_bram_0_i_12__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_bram_0_12(0),
      I1 => ram_reg_bram_0_10(2),
      I2 => ap_enable_reg_pp3_iter1,
      I3 => ram_reg_bram_0_13(0),
      O => \^addrardaddr\(0)
    );
\ram_reg_bram_0_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_15(10),
      I1 => ap_enable_reg_pp3_iter2,
      I2 => ram_reg_bram_0_16(10),
      O => \^addrbwraddr\(10)
    );
\ram_reg_bram_0_i_15__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_15(9),
      I1 => ap_enable_reg_pp3_iter2,
      I2 => ram_reg_bram_0_16(9),
      O => \^addrbwraddr\(9)
    );
\ram_reg_bram_0_i_16__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_15(8),
      I1 => ap_enable_reg_pp3_iter2,
      I2 => ram_reg_bram_0_16(8),
      O => \^addrbwraddr\(8)
    );
\ram_reg_bram_0_i_17__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_15(7),
      I1 => ap_enable_reg_pp3_iter2,
      I2 => ram_reg_bram_0_16(7),
      O => \^addrbwraddr\(7)
    );
\ram_reg_bram_0_i_18__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_15(6),
      I1 => ap_enable_reg_pp3_iter2,
      I2 => ram_reg_bram_0_16(6),
      O => \^addrbwraddr\(6)
    );
\ram_reg_bram_0_i_19__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_15(5),
      I1 => ap_enable_reg_pp3_iter2,
      I2 => ram_reg_bram_0_16(5),
      O => \^addrbwraddr\(5)
    );
\ram_reg_bram_0_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888888888888888"
    )
        port map (
      I0 => ram_reg_bram_0_8,
      I1 => Q(1),
      I2 => ram_reg_bram_0_9,
      I3 => gaussian_mat_data_empty_n,
      I4 => ram_reg_bram_0_10(0),
      I5 => ram_reg_bram_0_11(0),
      O => buf_2_V_we1
    );
\ram_reg_bram_0_i_20__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_15(4),
      I1 => ap_enable_reg_pp3_iter2,
      I2 => ram_reg_bram_0_16(4),
      O => \^addrbwraddr\(4)
    );
\ram_reg_bram_0_i_21__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => ram_reg_bram_0_10(0),
      I1 => gaussian_mat_data_empty_n,
      I2 => ram_reg_bram_0_9,
      I3 => ram_reg_bram_0_10(2),
      I4 => ap_enable_reg_pp3_iter1,
      I5 => \^ap_block_pp3_stage0_subdone\,
      O => \^wea\(0)
    );
\ram_reg_bram_0_i_21__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_15(3),
      I1 => ap_enable_reg_pp3_iter2,
      I2 => ram_reg_bram_0_16(3),
      O => \^addrbwraddr\(3)
    );
\ram_reg_bram_0_i_22__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_15(2),
      I1 => ap_enable_reg_pp3_iter2,
      I2 => ram_reg_bram_0_16(2),
      O => \^addrbwraddr\(2)
    );
\ram_reg_bram_0_i_23__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_15(1),
      I1 => ap_enable_reg_pp3_iter2,
      I2 => ram_reg_bram_0_16(1),
      O => \^addrbwraddr\(1)
    );
\ram_reg_bram_0_i_24__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_15(0),
      I1 => ap_enable_reg_pp3_iter2,
      I2 => ram_reg_bram_0_16(0),
      O => \^addrbwraddr\(0)
    );
\ram_reg_bram_0_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => ram_reg_bram_0_10(1),
      I1 => ap_enable_reg_pp2_iter0,
      I2 => \^ap_block_pp3_stage0_subdone\,
      I3 => ap_enable_reg_pp3_iter2,
      O => \^buf_0_v_ce0\
    );
\ram_reg_bram_0_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_bram_0_12(10),
      I1 => ram_reg_bram_0_10(2),
      I2 => ap_enable_reg_pp3_iter1,
      I3 => ram_reg_bram_0_13(10),
      O => \^addrardaddr\(10)
    );
ram_reg_bram_0_i_38: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_q0(7),
      I1 => ram_reg_bram_0_17(1),
      I2 => DOUTBDOUT(7),
      I3 => ram_reg_bram_0_17(0),
      I4 => ram_reg_bram_0_14(7),
      O => ram_reg_bram_0_0
    );
ram_reg_bram_0_i_39: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_q0(6),
      I1 => ram_reg_bram_0_17(1),
      I2 => DOUTBDOUT(6),
      I3 => ram_reg_bram_0_17(0),
      I4 => ram_reg_bram_0_14(6),
      O => ram_reg_bram_0_1
    );
\ram_reg_bram_0_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_bram_0_12(9),
      I1 => ram_reg_bram_0_10(2),
      I2 => ap_enable_reg_pp3_iter1,
      I3 => ram_reg_bram_0_13(9),
      O => \^addrardaddr\(9)
    );
ram_reg_bram_0_i_40: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_q0(5),
      I1 => ram_reg_bram_0_17(1),
      I2 => DOUTBDOUT(5),
      I3 => ram_reg_bram_0_17(0),
      I4 => ram_reg_bram_0_14(5),
      O => ram_reg_bram_0_2
    );
ram_reg_bram_0_i_41: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_q0(4),
      I1 => ram_reg_bram_0_17(1),
      I2 => DOUTBDOUT(4),
      I3 => ram_reg_bram_0_17(0),
      I4 => ram_reg_bram_0_14(4),
      O => ram_reg_bram_0_3
    );
ram_reg_bram_0_i_42: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_q0(3),
      I1 => ram_reg_bram_0_17(1),
      I2 => DOUTBDOUT(3),
      I3 => ram_reg_bram_0_17(0),
      I4 => ram_reg_bram_0_14(3),
      O => ram_reg_bram_0_4
    );
ram_reg_bram_0_i_43: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_q0(2),
      I1 => ram_reg_bram_0_17(1),
      I2 => DOUTBDOUT(2),
      I3 => ram_reg_bram_0_17(0),
      I4 => ram_reg_bram_0_14(2),
      O => ram_reg_bram_0_5
    );
ram_reg_bram_0_i_44: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_q0(1),
      I1 => ram_reg_bram_0_17(1),
      I2 => DOUTBDOUT(1),
      I3 => ram_reg_bram_0_17(0),
      I4 => ram_reg_bram_0_14(1),
      O => ram_reg_bram_0_6
    );
ram_reg_bram_0_i_45: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_q0(0),
      I1 => ram_reg_bram_0_17(1),
      I2 => DOUTBDOUT(0),
      I3 => ram_reg_bram_0_17(0),
      I4 => ram_reg_bram_0_14(0),
      O => ram_reg_bram_0_7
    );
\ram_reg_bram_0_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_bram_0_12(8),
      I1 => ram_reg_bram_0_10(2),
      I2 => ap_enable_reg_pp3_iter1,
      I3 => ram_reg_bram_0_13(8),
      O => \^addrardaddr\(8)
    );
\ram_reg_bram_0_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_bram_0_12(7),
      I1 => ram_reg_bram_0_10(2),
      I2 => ap_enable_reg_pp3_iter1,
      I3 => ram_reg_bram_0_13(7),
      O => \^addrardaddr\(7)
    );
\ram_reg_bram_0_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_bram_0_12(6),
      I1 => ram_reg_bram_0_10(2),
      I2 => ap_enable_reg_pp3_iter1,
      I3 => ram_reg_bram_0_13(6),
      O => \^addrardaddr\(6)
    );
\ram_reg_bram_0_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_bram_0_12(5),
      I1 => ram_reg_bram_0_10(2),
      I2 => ap_enable_reg_pp3_iter1,
      I3 => ram_reg_bram_0_13(5),
      O => \^addrardaddr\(5)
    );
\ram_reg_bram_0_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_bram_0_12(4),
      I1 => ram_reg_bram_0_10(2),
      I2 => ap_enable_reg_pp3_iter1,
      I3 => ram_reg_bram_0_13(4),
      O => \^addrardaddr\(4)
    );
\ram_reg_bram_0_i_9__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_bram_0_12(3),
      I1 => ram_reg_bram_0_10(2),
      I2 => ap_enable_reg_pp3_iter1,
      I3 => ram_reg_bram_0_13(3),
      O => \^addrardaddr\(3)
    );
\src_buf_V_0_1_reg_1120[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => \src_buf_V_0_1_reg_1120[0]_i_2_n_5\,
      I1 => icmp_ln882_6_reg_1080_pp3_iter2_reg,
      I2 => \src_buf_V_0_1_reg_1120_reg[7]_2\(0),
      I3 => \src_buf_V_0_1_reg_1120_reg[7]_0\,
      I4 => \src_buf_V_0_1_reg_1120_reg[7]_1\,
      I5 => \src_buf_V_0_1_reg_1120_reg[7]_3\(0),
      O => \^icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_1\(0)
    );
\src_buf_V_0_1_reg_1120[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_q0(0),
      I1 => \src_buf_V_0_1_reg_1120_reg[0]\(1),
      I2 => DOUTBDOUT(0),
      I3 => \src_buf_V_0_1_reg_1120_reg[0]\(0),
      I4 => ram_reg_bram_0_14(0),
      O => \src_buf_V_0_1_reg_1120[0]_i_2_n_5\
    );
\src_buf_V_0_1_reg_1120[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => \src_buf_V_0_1_reg_1120[1]_i_2_n_5\,
      I1 => icmp_ln882_6_reg_1080_pp3_iter2_reg,
      I2 => \src_buf_V_0_1_reg_1120_reg[7]_2\(1),
      I3 => \src_buf_V_0_1_reg_1120_reg[7]_0\,
      I4 => \src_buf_V_0_1_reg_1120_reg[7]_1\,
      I5 => \src_buf_V_0_1_reg_1120_reg[7]_3\(1),
      O => \^icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_1\(1)
    );
\src_buf_V_0_1_reg_1120[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_q0(1),
      I1 => \src_buf_V_0_1_reg_1120_reg[0]\(1),
      I2 => DOUTBDOUT(1),
      I3 => \src_buf_V_0_1_reg_1120_reg[0]\(0),
      I4 => ram_reg_bram_0_14(1),
      O => \src_buf_V_0_1_reg_1120[1]_i_2_n_5\
    );
\src_buf_V_0_1_reg_1120[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => \src_buf_V_0_1_reg_1120[2]_i_2_n_5\,
      I1 => icmp_ln882_6_reg_1080_pp3_iter2_reg,
      I2 => \src_buf_V_0_1_reg_1120_reg[7]_2\(2),
      I3 => \src_buf_V_0_1_reg_1120_reg[7]_0\,
      I4 => \src_buf_V_0_1_reg_1120_reg[7]_1\,
      I5 => \src_buf_V_0_1_reg_1120_reg[7]_3\(2),
      O => \^icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_1\(2)
    );
\src_buf_V_0_1_reg_1120[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_q0(2),
      I1 => \src_buf_V_0_1_reg_1120_reg[0]\(1),
      I2 => DOUTBDOUT(2),
      I3 => \src_buf_V_0_1_reg_1120_reg[0]\(0),
      I4 => ram_reg_bram_0_14(2),
      O => \src_buf_V_0_1_reg_1120[2]_i_2_n_5\
    );
\src_buf_V_0_1_reg_1120[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => \src_buf_V_0_1_reg_1120[3]_i_2_n_5\,
      I1 => icmp_ln882_6_reg_1080_pp3_iter2_reg,
      I2 => \src_buf_V_0_1_reg_1120_reg[7]_2\(3),
      I3 => \src_buf_V_0_1_reg_1120_reg[7]_0\,
      I4 => \src_buf_V_0_1_reg_1120_reg[7]_1\,
      I5 => \src_buf_V_0_1_reg_1120_reg[7]_3\(3),
      O => \^icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_1\(3)
    );
\src_buf_V_0_1_reg_1120[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_q0(3),
      I1 => \src_buf_V_0_1_reg_1120_reg[0]\(1),
      I2 => DOUTBDOUT(3),
      I3 => \src_buf_V_0_1_reg_1120_reg[0]\(0),
      I4 => ram_reg_bram_0_14(3),
      O => \src_buf_V_0_1_reg_1120[3]_i_2_n_5\
    );
\src_buf_V_0_1_reg_1120[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => \src_buf_V_0_1_reg_1120[4]_i_2_n_5\,
      I1 => icmp_ln882_6_reg_1080_pp3_iter2_reg,
      I2 => \src_buf_V_0_1_reg_1120_reg[7]_2\(4),
      I3 => \src_buf_V_0_1_reg_1120_reg[7]_0\,
      I4 => \src_buf_V_0_1_reg_1120_reg[7]_1\,
      I5 => \src_buf_V_0_1_reg_1120_reg[7]_3\(4),
      O => \^icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_1\(4)
    );
\src_buf_V_0_1_reg_1120[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_q0(4),
      I1 => \src_buf_V_0_1_reg_1120_reg[0]\(1),
      I2 => DOUTBDOUT(4),
      I3 => \src_buf_V_0_1_reg_1120_reg[0]\(0),
      I4 => ram_reg_bram_0_14(4),
      O => \src_buf_V_0_1_reg_1120[4]_i_2_n_5\
    );
\src_buf_V_0_1_reg_1120[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => \src_buf_V_0_1_reg_1120[5]_i_2_n_5\,
      I1 => icmp_ln882_6_reg_1080_pp3_iter2_reg,
      I2 => \src_buf_V_0_1_reg_1120_reg[7]_2\(5),
      I3 => \src_buf_V_0_1_reg_1120_reg[7]_0\,
      I4 => \src_buf_V_0_1_reg_1120_reg[7]_1\,
      I5 => \src_buf_V_0_1_reg_1120_reg[7]_3\(5),
      O => \^icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_1\(5)
    );
\src_buf_V_0_1_reg_1120[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_q0(5),
      I1 => \src_buf_V_0_1_reg_1120_reg[0]\(1),
      I2 => DOUTBDOUT(5),
      I3 => \src_buf_V_0_1_reg_1120_reg[0]\(0),
      I4 => ram_reg_bram_0_14(5),
      O => \src_buf_V_0_1_reg_1120[5]_i_2_n_5\
    );
\src_buf_V_0_1_reg_1120[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => \src_buf_V_0_1_reg_1120[6]_i_2_n_5\,
      I1 => icmp_ln882_6_reg_1080_pp3_iter2_reg,
      I2 => \src_buf_V_0_1_reg_1120_reg[7]_2\(6),
      I3 => \src_buf_V_0_1_reg_1120_reg[7]_0\,
      I4 => \src_buf_V_0_1_reg_1120_reg[7]_1\,
      I5 => \src_buf_V_0_1_reg_1120_reg[7]_3\(6),
      O => \^icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_1\(6)
    );
\src_buf_V_0_1_reg_1120[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_q0(6),
      I1 => \src_buf_V_0_1_reg_1120_reg[0]\(1),
      I2 => DOUTBDOUT(6),
      I3 => \src_buf_V_0_1_reg_1120_reg[0]\(0),
      I4 => ram_reg_bram_0_14(6),
      O => \src_buf_V_0_1_reg_1120[6]_i_2_n_5\
    );
\src_buf_V_0_1_reg_1120[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => \src_buf_V_0_1_reg_1120[7]_i_3_n_5\,
      I1 => icmp_ln882_6_reg_1080_pp3_iter2_reg,
      I2 => \src_buf_V_0_1_reg_1120_reg[7]_2\(7),
      I3 => \src_buf_V_0_1_reg_1120_reg[7]_0\,
      I4 => \src_buf_V_0_1_reg_1120_reg[7]_1\,
      I5 => \src_buf_V_0_1_reg_1120_reg[7]_3\(7),
      O => \^icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_1\(7)
    );
\src_buf_V_0_1_reg_1120[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_q0(7),
      I1 => \src_buf_V_0_1_reg_1120_reg[0]\(1),
      I2 => DOUTBDOUT(7),
      I3 => \src_buf_V_0_1_reg_1120_reg[0]\(0),
      I4 => ram_reg_bram_0_14(7),
      O => \src_buf_V_0_1_reg_1120[7]_i_3_n_5\
    );
\src_buf_V_1_1_reg_1113[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => \src_buf_V_1_1_reg_1113[0]_i_2_n_5\,
      I1 => icmp_ln882_6_reg_1080_pp3_iter2_reg,
      I2 => \src_buf_V_1_1_reg_1113_reg[7]\(0),
      I3 => \src_buf_V_0_1_reg_1120_reg[7]_0\,
      I4 => \src_buf_V_0_1_reg_1120_reg[7]_1\,
      I5 => \src_buf_V_1_1_reg_1113_reg[7]_0\(0),
      O => \^icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]\(0)
    );
\src_buf_V_1_1_reg_1113[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_q0(0),
      I1 => \src_buf_V_1_1_reg_1113_reg[0]\(1),
      I2 => DOUTBDOUT(0),
      I3 => \src_buf_V_1_1_reg_1113_reg[0]\(0),
      I4 => ram_reg_bram_0_14(0),
      O => \src_buf_V_1_1_reg_1113[0]_i_2_n_5\
    );
\src_buf_V_1_1_reg_1113[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => \src_buf_V_1_1_reg_1113[1]_i_2_n_5\,
      I1 => icmp_ln882_6_reg_1080_pp3_iter2_reg,
      I2 => \src_buf_V_1_1_reg_1113_reg[7]\(1),
      I3 => \src_buf_V_0_1_reg_1120_reg[7]_0\,
      I4 => \src_buf_V_0_1_reg_1120_reg[7]_1\,
      I5 => \src_buf_V_1_1_reg_1113_reg[7]_0\(1),
      O => \^icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]\(1)
    );
\src_buf_V_1_1_reg_1113[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_q0(1),
      I1 => \src_buf_V_1_1_reg_1113_reg[0]\(1),
      I2 => DOUTBDOUT(1),
      I3 => \src_buf_V_1_1_reg_1113_reg[0]\(0),
      I4 => ram_reg_bram_0_14(1),
      O => \src_buf_V_1_1_reg_1113[1]_i_2_n_5\
    );
\src_buf_V_1_1_reg_1113[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => \src_buf_V_1_1_reg_1113[2]_i_2_n_5\,
      I1 => icmp_ln882_6_reg_1080_pp3_iter2_reg,
      I2 => \src_buf_V_1_1_reg_1113_reg[7]\(2),
      I3 => \src_buf_V_0_1_reg_1120_reg[7]_0\,
      I4 => \src_buf_V_0_1_reg_1120_reg[7]_1\,
      I5 => \src_buf_V_1_1_reg_1113_reg[7]_0\(2),
      O => \^icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]\(2)
    );
\src_buf_V_1_1_reg_1113[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_q0(2),
      I1 => \src_buf_V_1_1_reg_1113_reg[0]\(1),
      I2 => DOUTBDOUT(2),
      I3 => \src_buf_V_1_1_reg_1113_reg[0]\(0),
      I4 => ram_reg_bram_0_14(2),
      O => \src_buf_V_1_1_reg_1113[2]_i_2_n_5\
    );
\src_buf_V_1_1_reg_1113[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => \src_buf_V_1_1_reg_1113[3]_i_2_n_5\,
      I1 => icmp_ln882_6_reg_1080_pp3_iter2_reg,
      I2 => \src_buf_V_1_1_reg_1113_reg[7]\(3),
      I3 => \src_buf_V_0_1_reg_1120_reg[7]_0\,
      I4 => \src_buf_V_0_1_reg_1120_reg[7]_1\,
      I5 => \src_buf_V_1_1_reg_1113_reg[7]_0\(3),
      O => \^icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]\(3)
    );
\src_buf_V_1_1_reg_1113[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_q0(3),
      I1 => \src_buf_V_1_1_reg_1113_reg[0]\(1),
      I2 => DOUTBDOUT(3),
      I3 => \src_buf_V_1_1_reg_1113_reg[0]\(0),
      I4 => ram_reg_bram_0_14(3),
      O => \src_buf_V_1_1_reg_1113[3]_i_2_n_5\
    );
\src_buf_V_1_1_reg_1113[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => \src_buf_V_1_1_reg_1113[4]_i_2_n_5\,
      I1 => icmp_ln882_6_reg_1080_pp3_iter2_reg,
      I2 => \src_buf_V_1_1_reg_1113_reg[7]\(4),
      I3 => \src_buf_V_0_1_reg_1120_reg[7]_0\,
      I4 => \src_buf_V_0_1_reg_1120_reg[7]_1\,
      I5 => \src_buf_V_1_1_reg_1113_reg[7]_0\(4),
      O => \^icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]\(4)
    );
\src_buf_V_1_1_reg_1113[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_q0(4),
      I1 => \src_buf_V_1_1_reg_1113_reg[0]\(1),
      I2 => DOUTBDOUT(4),
      I3 => \src_buf_V_1_1_reg_1113_reg[0]\(0),
      I4 => ram_reg_bram_0_14(4),
      O => \src_buf_V_1_1_reg_1113[4]_i_2_n_5\
    );
\src_buf_V_1_1_reg_1113[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => \src_buf_V_1_1_reg_1113[5]_i_2_n_5\,
      I1 => icmp_ln882_6_reg_1080_pp3_iter2_reg,
      I2 => \src_buf_V_1_1_reg_1113_reg[7]\(5),
      I3 => \src_buf_V_0_1_reg_1120_reg[7]_0\,
      I4 => \src_buf_V_0_1_reg_1120_reg[7]_1\,
      I5 => \src_buf_V_1_1_reg_1113_reg[7]_0\(5),
      O => \^icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]\(5)
    );
\src_buf_V_1_1_reg_1113[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_q0(5),
      I1 => \src_buf_V_1_1_reg_1113_reg[0]\(1),
      I2 => DOUTBDOUT(5),
      I3 => \src_buf_V_1_1_reg_1113_reg[0]\(0),
      I4 => ram_reg_bram_0_14(5),
      O => \src_buf_V_1_1_reg_1113[5]_i_2_n_5\
    );
\src_buf_V_1_1_reg_1113[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => \src_buf_V_1_1_reg_1113[6]_i_2_n_5\,
      I1 => icmp_ln882_6_reg_1080_pp3_iter2_reg,
      I2 => \src_buf_V_1_1_reg_1113_reg[7]\(6),
      I3 => \src_buf_V_0_1_reg_1120_reg[7]_0\,
      I4 => \src_buf_V_0_1_reg_1120_reg[7]_1\,
      I5 => \src_buf_V_1_1_reg_1113_reg[7]_0\(6),
      O => \^icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]\(6)
    );
\src_buf_V_1_1_reg_1113[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_q0(6),
      I1 => \src_buf_V_1_1_reg_1113_reg[0]\(1),
      I2 => DOUTBDOUT(6),
      I3 => \src_buf_V_1_1_reg_1113_reg[0]\(0),
      I4 => ram_reg_bram_0_14(6),
      O => \src_buf_V_1_1_reg_1113[6]_i_2_n_5\
    );
\src_buf_V_1_1_reg_1113[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => \src_buf_V_1_1_reg_1113[7]_i_2_n_5\,
      I1 => icmp_ln882_6_reg_1080_pp3_iter2_reg,
      I2 => \src_buf_V_1_1_reg_1113_reg[7]\(7),
      I3 => \src_buf_V_0_1_reg_1120_reg[7]_0\,
      I4 => \src_buf_V_0_1_reg_1120_reg[7]_1\,
      I5 => \src_buf_V_1_1_reg_1113_reg[7]_0\(7),
      O => \^icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]\(7)
    );
\src_buf_V_1_1_reg_1113[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_q0(7),
      I1 => \src_buf_V_1_1_reg_1113_reg[0]\(1),
      I2 => DOUTBDOUT(7),
      I3 => \src_buf_V_1_1_reg_1113_reg[0]\(0),
      I4 => ram_reg_bram_0_14(7),
      O => \src_buf_V_1_1_reg_1113[7]_i_2_n_5\
    );
\src_buf_V_2_0_2_reg_1127[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8BBB8B8B888B8"
    )
        port map (
      I0 => \src_buf_V_2_0_2_reg_1127_reg[0]_i_2_n_5\,
      I1 => icmp_ln882_6_reg_1080_pp3_iter2_reg,
      I2 => \src_buf_V_2_0_2_reg_1127_reg[7]\(0),
      I3 => \src_buf_V_0_1_reg_1120_reg[7]_0\,
      I4 => \src_buf_V_0_1_reg_1120_reg[7]_1\,
      I5 => \src_buf_V_2_0_2_reg_1127_reg[7]_0\(0),
      O => \icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_0\(0)
    );
\src_buf_V_2_0_2_reg_1127[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_q0(0),
      I1 => Q(1),
      I2 => DOUTBDOUT(0),
      I3 => Q(0),
      I4 => ram_reg_bram_0_14(0),
      O => \src_buf_V_2_0_2_reg_1127[0]_i_3_n_5\
    );
\src_buf_V_2_0_2_reg_1127[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_q0(0),
      I1 => \src_buf_V_2_0_2_reg_1127_reg[0]_i_2_0\,
      I2 => DOUTBDOUT(0),
      I3 => \src_buf_V_2_0_2_reg_1127_reg[0]_i_2_1\,
      I4 => ram_reg_bram_0_14(0),
      O => \src_buf_V_2_0_2_reg_1127[0]_i_4_n_5\
    );
\src_buf_V_2_0_2_reg_1127[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8BBB8B8B888B8"
    )
        port map (
      I0 => \src_buf_V_2_0_2_reg_1127_reg[1]_i_2_n_5\,
      I1 => icmp_ln882_6_reg_1080_pp3_iter2_reg,
      I2 => \src_buf_V_2_0_2_reg_1127_reg[7]\(1),
      I3 => \src_buf_V_0_1_reg_1120_reg[7]_0\,
      I4 => \src_buf_V_0_1_reg_1120_reg[7]_1\,
      I5 => \src_buf_V_2_0_2_reg_1127_reg[7]_0\(1),
      O => \icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_0\(1)
    );
\src_buf_V_2_0_2_reg_1127[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_q0(1),
      I1 => Q(1),
      I2 => DOUTBDOUT(1),
      I3 => Q(0),
      I4 => ram_reg_bram_0_14(1),
      O => \src_buf_V_2_0_2_reg_1127[1]_i_3_n_5\
    );
\src_buf_V_2_0_2_reg_1127[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_q0(1),
      I1 => \src_buf_V_2_0_2_reg_1127_reg[0]_i_2_0\,
      I2 => DOUTBDOUT(1),
      I3 => \src_buf_V_2_0_2_reg_1127_reg[0]_i_2_1\,
      I4 => ram_reg_bram_0_14(1),
      O => \src_buf_V_2_0_2_reg_1127[1]_i_4_n_5\
    );
\src_buf_V_2_0_2_reg_1127[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8BBB8B8B888B8"
    )
        port map (
      I0 => \src_buf_V_2_0_2_reg_1127_reg[2]_i_2_n_5\,
      I1 => icmp_ln882_6_reg_1080_pp3_iter2_reg,
      I2 => \src_buf_V_2_0_2_reg_1127_reg[7]\(2),
      I3 => \src_buf_V_0_1_reg_1120_reg[7]_0\,
      I4 => \src_buf_V_0_1_reg_1120_reg[7]_1\,
      I5 => \src_buf_V_2_0_2_reg_1127_reg[7]_0\(2),
      O => \icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_0\(2)
    );
\src_buf_V_2_0_2_reg_1127[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_q0(2),
      I1 => Q(1),
      I2 => DOUTBDOUT(2),
      I3 => Q(0),
      I4 => ram_reg_bram_0_14(2),
      O => \src_buf_V_2_0_2_reg_1127[2]_i_3_n_5\
    );
\src_buf_V_2_0_2_reg_1127[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_q0(2),
      I1 => \src_buf_V_2_0_2_reg_1127_reg[0]_i_2_0\,
      I2 => DOUTBDOUT(2),
      I3 => \src_buf_V_2_0_2_reg_1127_reg[0]_i_2_1\,
      I4 => ram_reg_bram_0_14(2),
      O => \src_buf_V_2_0_2_reg_1127[2]_i_4_n_5\
    );
\src_buf_V_2_0_2_reg_1127[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8BBB8B8B888B8"
    )
        port map (
      I0 => \src_buf_V_2_0_2_reg_1127_reg[3]_i_2_n_5\,
      I1 => icmp_ln882_6_reg_1080_pp3_iter2_reg,
      I2 => \src_buf_V_2_0_2_reg_1127_reg[7]\(3),
      I3 => \src_buf_V_0_1_reg_1120_reg[7]_0\,
      I4 => \src_buf_V_0_1_reg_1120_reg[7]_1\,
      I5 => \src_buf_V_2_0_2_reg_1127_reg[7]_0\(3),
      O => \icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_0\(3)
    );
\src_buf_V_2_0_2_reg_1127[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_q0(3),
      I1 => Q(1),
      I2 => DOUTBDOUT(3),
      I3 => Q(0),
      I4 => ram_reg_bram_0_14(3),
      O => \src_buf_V_2_0_2_reg_1127[3]_i_3_n_5\
    );
\src_buf_V_2_0_2_reg_1127[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_q0(3),
      I1 => \src_buf_V_2_0_2_reg_1127_reg[0]_i_2_0\,
      I2 => DOUTBDOUT(3),
      I3 => \src_buf_V_2_0_2_reg_1127_reg[0]_i_2_1\,
      I4 => ram_reg_bram_0_14(3),
      O => \src_buf_V_2_0_2_reg_1127[3]_i_4_n_5\
    );
\src_buf_V_2_0_2_reg_1127[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8BBB8B8B888B8"
    )
        port map (
      I0 => \src_buf_V_2_0_2_reg_1127_reg[4]_i_2_n_5\,
      I1 => icmp_ln882_6_reg_1080_pp3_iter2_reg,
      I2 => \src_buf_V_2_0_2_reg_1127_reg[7]\(4),
      I3 => \src_buf_V_0_1_reg_1120_reg[7]_0\,
      I4 => \src_buf_V_0_1_reg_1120_reg[7]_1\,
      I5 => \src_buf_V_2_0_2_reg_1127_reg[7]_0\(4),
      O => \icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_0\(4)
    );
\src_buf_V_2_0_2_reg_1127[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_q0(4),
      I1 => Q(1),
      I2 => DOUTBDOUT(4),
      I3 => Q(0),
      I4 => ram_reg_bram_0_14(4),
      O => \src_buf_V_2_0_2_reg_1127[4]_i_3_n_5\
    );
\src_buf_V_2_0_2_reg_1127[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_q0(4),
      I1 => \src_buf_V_2_0_2_reg_1127_reg[0]_i_2_0\,
      I2 => DOUTBDOUT(4),
      I3 => \src_buf_V_2_0_2_reg_1127_reg[0]_i_2_1\,
      I4 => ram_reg_bram_0_14(4),
      O => \src_buf_V_2_0_2_reg_1127[4]_i_4_n_5\
    );
\src_buf_V_2_0_2_reg_1127[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8BBB8B8B888B8"
    )
        port map (
      I0 => \src_buf_V_2_0_2_reg_1127_reg[5]_i_2_n_5\,
      I1 => icmp_ln882_6_reg_1080_pp3_iter2_reg,
      I2 => \src_buf_V_2_0_2_reg_1127_reg[7]\(5),
      I3 => \src_buf_V_0_1_reg_1120_reg[7]_0\,
      I4 => \src_buf_V_0_1_reg_1120_reg[7]_1\,
      I5 => \src_buf_V_2_0_2_reg_1127_reg[7]_0\(5),
      O => \icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_0\(5)
    );
\src_buf_V_2_0_2_reg_1127[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_q0(5),
      I1 => Q(1),
      I2 => DOUTBDOUT(5),
      I3 => Q(0),
      I4 => ram_reg_bram_0_14(5),
      O => \src_buf_V_2_0_2_reg_1127[5]_i_3_n_5\
    );
\src_buf_V_2_0_2_reg_1127[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_q0(5),
      I1 => \src_buf_V_2_0_2_reg_1127_reg[0]_i_2_0\,
      I2 => DOUTBDOUT(5),
      I3 => \src_buf_V_2_0_2_reg_1127_reg[0]_i_2_1\,
      I4 => ram_reg_bram_0_14(5),
      O => \src_buf_V_2_0_2_reg_1127[5]_i_4_n_5\
    );
\src_buf_V_2_0_2_reg_1127[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8BBB8B8B888B8"
    )
        port map (
      I0 => \src_buf_V_2_0_2_reg_1127_reg[6]_i_2_n_5\,
      I1 => icmp_ln882_6_reg_1080_pp3_iter2_reg,
      I2 => \src_buf_V_2_0_2_reg_1127_reg[7]\(6),
      I3 => \src_buf_V_0_1_reg_1120_reg[7]_0\,
      I4 => \src_buf_V_0_1_reg_1120_reg[7]_1\,
      I5 => \src_buf_V_2_0_2_reg_1127_reg[7]_0\(6),
      O => \icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_0\(6)
    );
\src_buf_V_2_0_2_reg_1127[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_q0(6),
      I1 => Q(1),
      I2 => DOUTBDOUT(6),
      I3 => Q(0),
      I4 => ram_reg_bram_0_14(6),
      O => \src_buf_V_2_0_2_reg_1127[6]_i_3_n_5\
    );
\src_buf_V_2_0_2_reg_1127[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_q0(6),
      I1 => \src_buf_V_2_0_2_reg_1127_reg[0]_i_2_0\,
      I2 => DOUTBDOUT(6),
      I3 => \src_buf_V_2_0_2_reg_1127_reg[0]_i_2_1\,
      I4 => ram_reg_bram_0_14(6),
      O => \src_buf_V_2_0_2_reg_1127[6]_i_4_n_5\
    );
\src_buf_V_2_0_2_reg_1127[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8BBB8B8B888B8"
    )
        port map (
      I0 => \src_buf_V_2_0_2_reg_1127_reg[7]_i_2_n_5\,
      I1 => icmp_ln882_6_reg_1080_pp3_iter2_reg,
      I2 => \src_buf_V_2_0_2_reg_1127_reg[7]\(7),
      I3 => \src_buf_V_0_1_reg_1120_reg[7]_0\,
      I4 => \src_buf_V_0_1_reg_1120_reg[7]_1\,
      I5 => \src_buf_V_2_0_2_reg_1127_reg[7]_0\(7),
      O => \icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_0\(7)
    );
\src_buf_V_2_0_2_reg_1127[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_q0(7),
      I1 => Q(1),
      I2 => DOUTBDOUT(7),
      I3 => Q(0),
      I4 => ram_reg_bram_0_14(7),
      O => \src_buf_V_2_0_2_reg_1127[7]_i_3_n_5\
    );
\src_buf_V_2_0_2_reg_1127[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_q0(7),
      I1 => \src_buf_V_2_0_2_reg_1127_reg[0]_i_2_0\,
      I2 => DOUTBDOUT(7),
      I3 => \src_buf_V_2_0_2_reg_1127_reg[0]_i_2_1\,
      I4 => ram_reg_bram_0_14(7),
      O => \src_buf_V_2_0_2_reg_1127[7]_i_4_n_5\
    );
\src_buf_V_2_0_2_reg_1127_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \src_buf_V_2_0_2_reg_1127[0]_i_3_n_5\,
      I1 => \src_buf_V_2_0_2_reg_1127[0]_i_4_n_5\,
      O => \src_buf_V_2_0_2_reg_1127_reg[0]_i_2_n_5\,
      S => spec_select971_reg_1056
    );
\src_buf_V_2_0_2_reg_1127_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \src_buf_V_2_0_2_reg_1127[1]_i_3_n_5\,
      I1 => \src_buf_V_2_0_2_reg_1127[1]_i_4_n_5\,
      O => \src_buf_V_2_0_2_reg_1127_reg[1]_i_2_n_5\,
      S => spec_select971_reg_1056
    );
\src_buf_V_2_0_2_reg_1127_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \src_buf_V_2_0_2_reg_1127[2]_i_3_n_5\,
      I1 => \src_buf_V_2_0_2_reg_1127[2]_i_4_n_5\,
      O => \src_buf_V_2_0_2_reg_1127_reg[2]_i_2_n_5\,
      S => spec_select971_reg_1056
    );
\src_buf_V_2_0_2_reg_1127_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \src_buf_V_2_0_2_reg_1127[3]_i_3_n_5\,
      I1 => \src_buf_V_2_0_2_reg_1127[3]_i_4_n_5\,
      O => \src_buf_V_2_0_2_reg_1127_reg[3]_i_2_n_5\,
      S => spec_select971_reg_1056
    );
\src_buf_V_2_0_2_reg_1127_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \src_buf_V_2_0_2_reg_1127[4]_i_3_n_5\,
      I1 => \src_buf_V_2_0_2_reg_1127[4]_i_4_n_5\,
      O => \src_buf_V_2_0_2_reg_1127_reg[4]_i_2_n_5\,
      S => spec_select971_reg_1056
    );
\src_buf_V_2_0_2_reg_1127_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \src_buf_V_2_0_2_reg_1127[5]_i_3_n_5\,
      I1 => \src_buf_V_2_0_2_reg_1127[5]_i_4_n_5\,
      O => \src_buf_V_2_0_2_reg_1127_reg[5]_i_2_n_5\,
      S => spec_select971_reg_1056
    );
\src_buf_V_2_0_2_reg_1127_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \src_buf_V_2_0_2_reg_1127[6]_i_3_n_5\,
      I1 => \src_buf_V_2_0_2_reg_1127[6]_i_4_n_5\,
      O => \src_buf_V_2_0_2_reg_1127_reg[6]_i_2_n_5\,
      S => spec_select971_reg_1056
    );
\src_buf_V_2_0_2_reg_1127_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \src_buf_V_2_0_2_reg_1127[7]_i_3_n_5\,
      I1 => \src_buf_V_2_0_2_reg_1127[7]_i_4_n_5\,
      O => \src_buf_V_2_0_2_reg_1127_reg[7]_i_2_n_5\,
      S => spec_select971_reg_1056
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram_19 is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    buf_0_V_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC;
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_bram_0_2 : in STD_LOGIC;
    gaussian_mat_data_empty_n : in STD_LOGIC;
    ram_reg_bram_0_3 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram_19 : entity is "edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram_19 is
  signal buf_1_V_we1 : STD_LOGIC;
  signal \ram_reg_bram_0_i_22__1_n_5\ : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 15360;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16/buf_1_V_U/edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SDP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_bram_0 : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_bram_0 : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 7;
begin
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => ADDRARDADDR(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => ADDRBWRADDR(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => DOUTBDOUT(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => buf_1_V_we1,
      ENBWREN => buf_0_V_ce0,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_bram_0_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF404040404040"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => ram_reg_bram_0_0,
      I3 => ram_reg_bram_0_1(1),
      I4 => \ram_reg_bram_0_i_22__1_n_5\,
      I5 => ram_reg_bram_0_1(0),
      O => buf_1_V_we1
    );
\ram_reg_bram_0_i_22__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ram_reg_bram_0_2,
      I1 => gaussian_mat_data_empty_n,
      I2 => ram_reg_bram_0_3(0),
      O => \ram_reg_bram_0_i_22__1_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram_20 is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \and_ln203_reg_1087_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : out STD_LOGIC;
    empty_50_reg_3430 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    buf_0_V_ce0 : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    icmp_ln882_4_reg_1017 : in STD_LOGIC;
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_bram_0_2 : in STD_LOGIC;
    gaussian_mat_data_empty_n : in STD_LOGIC;
    \empty_50_reg_343_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_block_pp3_stage0_subdone : in STD_LOGIC;
    and_ln203_reg_1087 : in STD_LOGIC;
    \empty_50_reg_343_reg[0]_0\ : in STD_LOGIC;
    ap_enable_reg_pp3_iter1 : in STD_LOGIC;
    ram_reg_bram_0_3 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_4 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_enable_reg_pp2_iter1 : in STD_LOGIC;
    ram_reg_bram_0_5 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram_20 : entity is "edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram_20 is
  signal \^and_ln203_reg_1087_reg[0]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[6]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[9]\ : STD_LOGIC;
  signal buf_0_V_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal buf_0_V_ce1 : STD_LOGIC;
  signal buf_0_V_we1 : STD_LOGIC;
  signal \^empty_50_reg_3430\ : STD_LOGIC;
  signal ram_reg_bram_0_i_36_n_5 : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_50_reg_343[10]_i_2\ : label is "soft_lutpair321";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 15360;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16/buf_0_V_U/edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SDP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_bram_0 : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_bram_0 : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 7;
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_37 : label is "soft_lutpair321";
begin
  \and_ln203_reg_1087_reg[0]\ <= \^and_ln203_reg_1087_reg[0]\;
  \ap_CS_fsm_reg[6]\ <= \^ap_cs_fsm_reg[6]\;
  \ap_CS_fsm_reg[9]\ <= \^ap_cs_fsm_reg[9]\;
  empty_50_reg_3430 <= \^empty_50_reg_3430\;
\empty_50_reg_343[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => ap_block_pp3_stage0_subdone,
      I1 => \empty_50_reg_343_reg[0]_0\,
      I2 => \empty_50_reg_343_reg[0]\(2),
      I3 => ap_enable_reg_pp3_iter1,
      O => \^empty_50_reg_3430\
    );
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => buf_0_V_address1(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => ADDRBWRADDR(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => ram_reg_bram_0_0(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => DOUTBDOUT(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => buf_0_V_we1,
      ENBWREN => buf_0_V_ce0,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => buf_0_V_ce1,
      WEA(0) => buf_0_V_ce1,
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_bram_0_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => ram_reg_bram_0_3(3),
      I1 => \^ap_cs_fsm_reg[9]\,
      I2 => ram_reg_bram_0_4(3),
      I3 => \empty_50_reg_343_reg[0]\(1),
      I4 => ap_enable_reg_pp2_iter1,
      I5 => ram_reg_bram_0_5(3),
      O => buf_0_V_address1(3)
    );
\ram_reg_bram_0_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => ram_reg_bram_0_3(2),
      I1 => \^ap_cs_fsm_reg[9]\,
      I2 => ram_reg_bram_0_4(2),
      I3 => \empty_50_reg_343_reg[0]\(1),
      I4 => ap_enable_reg_pp2_iter1,
      I5 => ram_reg_bram_0_5(2),
      O => buf_0_V_address1(2)
    );
\ram_reg_bram_0_i_12__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => ram_reg_bram_0_3(1),
      I1 => \^ap_cs_fsm_reg[9]\,
      I2 => ram_reg_bram_0_4(1),
      I3 => \empty_50_reg_343_reg[0]\(1),
      I4 => ap_enable_reg_pp2_iter1,
      I5 => ram_reg_bram_0_5(1),
      O => buf_0_V_address1(1)
    );
\ram_reg_bram_0_i_13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => ram_reg_bram_0_3(0),
      I1 => \^ap_cs_fsm_reg[9]\,
      I2 => ram_reg_bram_0_4(0),
      I3 => \empty_50_reg_343_reg[0]\(1),
      I4 => ap_enable_reg_pp2_iter1,
      I5 => ram_reg_bram_0_5(0),
      O => buf_0_V_address1(0)
    );
\ram_reg_bram_0_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1010FF10"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => \^and_ln203_reg_1087_reg[0]\,
      I3 => \^ap_cs_fsm_reg[6]\,
      I4 => icmp_ln882_4_reg_1017,
      I5 => ram_reg_bram_0_i_36_n_5,
      O => buf_0_V_we1
    );
ram_reg_bram_0_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8888888"
    )
        port map (
      I0 => ap_block_pp3_stage0_subdone,
      I1 => \^ap_cs_fsm_reg[9]\,
      I2 => ram_reg_bram_0_2,
      I3 => gaussian_mat_data_empty_n,
      I4 => \empty_50_reg_343_reg[0]\(0),
      I5 => \^ap_cs_fsm_reg[6]\,
      O => buf_0_V_ce1
    );
ram_reg_bram_0_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => and_ln203_reg_1087,
      I1 => \^empty_50_reg_3430\,
      O => \^and_ln203_reg_1087_reg[0]\
    );
ram_reg_bram_0_i_35: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_50_reg_343_reg[0]\(1),
      I1 => ap_enable_reg_pp2_iter1,
      O => \^ap_cs_fsm_reg[6]\
    );
ram_reg_bram_0_i_36: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => ram_reg_bram_0_1(0),
      I1 => ram_reg_bram_0_2,
      I2 => gaussian_mat_data_empty_n,
      I3 => \empty_50_reg_343_reg[0]\(0),
      I4 => ram_reg_bram_0_1(1),
      O => ram_reg_bram_0_i_36_n_5
    );
ram_reg_bram_0_i_37: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_50_reg_343_reg[0]\(2),
      I1 => ap_enable_reg_pp3_iter1,
      O => \^ap_cs_fsm_reg[9]\
    );
\ram_reg_bram_0_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => ram_reg_bram_0_3(10),
      I1 => \^ap_cs_fsm_reg[9]\,
      I2 => ram_reg_bram_0_4(10),
      I3 => \empty_50_reg_343_reg[0]\(1),
      I4 => ap_enable_reg_pp2_iter1,
      I5 => ram_reg_bram_0_5(10),
      O => buf_0_V_address1(10)
    );
\ram_reg_bram_0_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => ram_reg_bram_0_3(9),
      I1 => \^ap_cs_fsm_reg[9]\,
      I2 => ram_reg_bram_0_4(9),
      I3 => \empty_50_reg_343_reg[0]\(1),
      I4 => ap_enable_reg_pp2_iter1,
      I5 => ram_reg_bram_0_5(9),
      O => buf_0_V_address1(9)
    );
\ram_reg_bram_0_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => ram_reg_bram_0_3(8),
      I1 => \^ap_cs_fsm_reg[9]\,
      I2 => ram_reg_bram_0_4(8),
      I3 => \empty_50_reg_343_reg[0]\(1),
      I4 => ap_enable_reg_pp2_iter1,
      I5 => ram_reg_bram_0_5(8),
      O => buf_0_V_address1(8)
    );
\ram_reg_bram_0_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => ram_reg_bram_0_3(7),
      I1 => \^ap_cs_fsm_reg[9]\,
      I2 => ram_reg_bram_0_4(7),
      I3 => \empty_50_reg_343_reg[0]\(1),
      I4 => ap_enable_reg_pp2_iter1,
      I5 => ram_reg_bram_0_5(7),
      O => buf_0_V_address1(7)
    );
\ram_reg_bram_0_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => ram_reg_bram_0_3(6),
      I1 => \^ap_cs_fsm_reg[9]\,
      I2 => ram_reg_bram_0_4(6),
      I3 => \empty_50_reg_343_reg[0]\(1),
      I4 => ap_enable_reg_pp2_iter1,
      I5 => ram_reg_bram_0_5(6),
      O => buf_0_V_address1(6)
    );
\ram_reg_bram_0_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => ram_reg_bram_0_3(5),
      I1 => \^ap_cs_fsm_reg[9]\,
      I2 => ram_reg_bram_0_4(5),
      I3 => \empty_50_reg_343_reg[0]\(1),
      I4 => ap_enable_reg_pp2_iter1,
      I5 => ram_reg_bram_0_5(5),
      O => buf_0_V_address1(5)
    );
\ram_reg_bram_0_i_9__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => ram_reg_bram_0_3(4),
      I1 => \^ap_cs_fsm_reg[9]\,
      I2 => ram_reg_bram_0_4(4),
      I3 => \empty_50_reg_343_reg[0]\(1),
      I4 => ap_enable_reg_pp2_iter1,
      I5 => ram_reg_bram_0_5(4),
      O => buf_0_V_address1(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram_24 is
  port (
    ram_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    buf_0_V_ce0 : out STD_LOGIC;
    ap_block_pp1_stage0_subdone : out STD_LOGIC;
    \A00_reg_396_reg[7]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \A00_reg_396_reg[6]\ : out STD_LOGIC;
    \A00_reg_396_reg[5]\ : out STD_LOGIC;
    \A00_reg_396_reg[4]\ : out STD_LOGIC;
    \A00_reg_396_reg[3]\ : out STD_LOGIC;
    \A00_reg_396_reg[2]\ : out STD_LOGIC;
    \src_buf1_V_2_reg_980_reg[7]\ : out STD_LOGIC;
    ram_reg_bram_0_1 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_bram_0_2 : out STD_LOGIC;
    ram_reg_bram_0_3 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_phi_reg_pp1_iter3_buf2_V_reg_421_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \i_op_assign_i_reg_384_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_4 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_0_6 : in STD_LOGIC;
    ap_enable_reg_pp1_iter1 : in STD_LOGIC;
    ram_reg_bram_0_7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp1_iter2 : in STD_LOGIC;
    gray_img_src_data_empty_n : in STD_LOGIC;
    ram_reg_bram_0_8 : in STD_LOGIC;
    gaussian_mat_data_full_n : in STD_LOGIC;
    \icmp_ln882_7_reg_943_pp1_iter3_reg_reg[0]\ : in STD_LOGIC;
    \icmp_ln882_7_reg_943_pp1_iter3_reg_reg[0]_0\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln304_1_i_reg_995[3]_i_9\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln304_1_i_reg_995_reg[7]_i_23\ : in STD_LOGIC;
    \trunc_ln304_1_i_reg_995[3]_i_9_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln304_1_i_reg_995[7]_i_42\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \trunc_ln304_1_i_reg_995_reg[3]\ : in STD_LOGIC;
    \trunc_ln304_1_i_reg_995[7]_i_42_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \trunc_ln304_1_i_reg_995[7]_i_42_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \trunc_ln304_1_i_reg_995_reg[7]_i_23_0\ : in STD_LOGIC;
    \trunc_ln304_1_i_reg_995_reg[7]_i_23_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    zext_ln52_2_fu_840_p1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    empty_97_fu_130 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOUTBDOUT : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf1_V_2_reg_980_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf1_V_2_reg_980_reg[7]_1\ : in STD_LOGIC;
    \src_buf1_V_2_reg_980_reg[7]_2\ : in STD_LOGIC;
    ram_reg_bram_0_9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln304_1_i_reg_995_reg[3]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \trunc_ln304_1_i_reg_995_reg[3]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram_24 : entity is "edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram_24 is
  signal \^a00_reg_396_reg[2]\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^di\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^ap_block_pp1_stage0_subdone\ : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1_i_2_n_5 : STD_LOGIC;
  signal \^buf_0_v_ce0\ : STD_LOGIC;
  signal buf_2_V_ce1 : STD_LOGIC;
  signal buf_2_V_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^i_op_assign_i_reg_384_reg[1]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ram_reg_bram_0_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^ram_reg_bram_0_1\ : STD_LOGIC;
  signal \^ram_reg_bram_0_2\ : STD_LOGIC;
  signal \^ram_reg_bram_0_3\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_1__1_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_2__1_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_3__1_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_4__1_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_5__1_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_6__1_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_7__1_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_8__1_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[7]_i_67_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[7]_i_69_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[7]_i_74_n_5\ : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_enable_reg_pp1_iter1_i_2 : label is "soft_lutpair245";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 15360;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "buf_2_V_U/edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SDP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_bram_0 : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_bram_0 : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 7;
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_1__1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_2__1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_3__1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_4__1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_5__1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_6__1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_7__1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_8__1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_9 : label is "soft_lutpair245";
begin
  \A00_reg_396_reg[2]\ <= \^a00_reg_396_reg[2]\;
  D(7 downto 0) <= \^d\(7 downto 0);
  DI(3 downto 0) <= \^di\(3 downto 0);
  ap_block_pp1_stage0_subdone <= \^ap_block_pp1_stage0_subdone\;
  buf_0_V_ce0 <= \^buf_0_v_ce0\;
  \i_op_assign_i_reg_384_reg[1]\(0) <= \^i_op_assign_i_reg_384_reg[1]\(0);
  ram_reg_bram_0_0(4 downto 0) <= \^ram_reg_bram_0_0\(4 downto 0);
  ram_reg_bram_0_1 <= \^ram_reg_bram_0_1\;
  ram_reg_bram_0_2 <= \^ram_reg_bram_0_2\;
  ram_reg_bram_0_3 <= \^ram_reg_bram_0_3\;
ap_enable_reg_pp1_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFBFBF00BFBF"
    )
        port map (
      I0 => gray_img_src_data_empty_n,
      I1 => ram_reg_bram_0_8,
      I2 => ap_enable_reg_pp1_iter1_i_2_n_5,
      I3 => gaussian_mat_data_full_n,
      I4 => \icmp_ln882_7_reg_943_pp1_iter3_reg_reg[0]\,
      I5 => \icmp_ln882_7_reg_943_pp1_iter3_reg_reg[0]_0\,
      O => \^ap_block_pp1_stage0_subdone\
    );
ap_enable_reg_pp1_iter1_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter1,
      I1 => ram_reg_bram_0_6,
      O => ap_enable_reg_pp1_iter1_i_2_n_5
    );
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => Q(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => ram_reg_bram_0_4(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7) => \ram_reg_bram_0_i_1__1_n_5\,
      DINADIN(6) => \ram_reg_bram_0_i_2__1_n_5\,
      DINADIN(5) => \ram_reg_bram_0_i_3__1_n_5\,
      DINADIN(4) => \ram_reg_bram_0_i_4__1_n_5\,
      DINADIN(3) => \ram_reg_bram_0_i_5__1_n_5\,
      DINADIN(2) => \ram_reg_bram_0_i_6__1_n_5\,
      DINADIN(1) => \ram_reg_bram_0_i_7__1_n_5\,
      DINADIN(0) => \ram_reg_bram_0_i_8__1_n_5\,
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7) => buf_2_V_q0(7),
      DOUTBDOUT(6 downto 2) => \^ram_reg_bram_0_0\(4 downto 0),
      DOUTBDOUT(1 downto 0) => buf_2_V_q0(1 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => '1',
      ENBWREN => \^buf_0_v_ce0\,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => buf_2_V_ce1,
      WEA(0) => buf_2_V_ce1,
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_bram_0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_8,
      I1 => ram_reg_bram_0_9(7),
      O => \ram_reg_bram_0_i_1__1_n_5\
    );
ram_reg_bram_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter2,
      I1 => \^ap_block_pp1_stage0_subdone\,
      O => \^buf_0_v_ce0\
    );
\ram_reg_bram_0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_8,
      I1 => ram_reg_bram_0_9(6),
      O => \ram_reg_bram_0_i_2__1_n_5\
    );
\ram_reg_bram_0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_8,
      I1 => ram_reg_bram_0_9(5),
      O => \ram_reg_bram_0_i_3__1_n_5\
    );
\ram_reg_bram_0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_8,
      I1 => ram_reg_bram_0_9(4),
      O => \ram_reg_bram_0_i_4__1_n_5\
    );
\ram_reg_bram_0_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_8,
      I1 => ram_reg_bram_0_9(3),
      O => \ram_reg_bram_0_i_5__1_n_5\
    );
\ram_reg_bram_0_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_8,
      I1 => ram_reg_bram_0_9(2),
      O => \ram_reg_bram_0_i_6__1_n_5\
    );
\ram_reg_bram_0_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_8,
      I1 => ram_reg_bram_0_9(1),
      O => \ram_reg_bram_0_i_7__1_n_5\
    );
\ram_reg_bram_0_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_8,
      I1 => ram_reg_bram_0_9(0),
      O => \ram_reg_bram_0_i_8__1_n_5\
    );
ram_reg_bram_0_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => ram_reg_bram_0_5(0),
      I1 => ram_reg_bram_0_6,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => ram_reg_bram_0_7(0),
      I4 => \^ap_block_pp1_stage0_subdone\,
      O => buf_2_V_ce1
    );
\src_buf1_V_2_reg_980[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_q0(0),
      I1 => \src_buf1_V_2_reg_980_reg[7]_1\,
      I2 => DOUTBDOUT(0),
      I3 => \src_buf1_V_2_reg_980_reg[7]_2\,
      I4 => \src_buf1_V_2_reg_980_reg[7]_0\(0),
      O => \^d\(0)
    );
\src_buf1_V_2_reg_980[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_q0(1),
      I1 => \src_buf1_V_2_reg_980_reg[7]_1\,
      I2 => DOUTBDOUT(1),
      I3 => \src_buf1_V_2_reg_980_reg[7]_2\,
      I4 => \src_buf1_V_2_reg_980_reg[7]_0\(1),
      O => \^d\(1)
    );
\src_buf1_V_2_reg_980[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(0),
      I1 => \src_buf1_V_2_reg_980_reg[7]_1\,
      I2 => DOUTBDOUT(2),
      I3 => \src_buf1_V_2_reg_980_reg[7]_2\,
      I4 => \src_buf1_V_2_reg_980_reg[7]_0\(2),
      O => \^d\(2)
    );
\src_buf1_V_2_reg_980[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(1),
      I1 => \src_buf1_V_2_reg_980_reg[7]_1\,
      I2 => DOUTBDOUT(3),
      I3 => \src_buf1_V_2_reg_980_reg[7]_2\,
      I4 => \src_buf1_V_2_reg_980_reg[7]_0\(3),
      O => \^d\(3)
    );
\src_buf1_V_2_reg_980[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(2),
      I1 => \src_buf1_V_2_reg_980_reg[7]_1\,
      I2 => DOUTBDOUT(4),
      I3 => \src_buf1_V_2_reg_980_reg[7]_2\,
      I4 => \src_buf1_V_2_reg_980_reg[7]_0\(4),
      O => \^d\(4)
    );
\src_buf1_V_2_reg_980[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(3),
      I1 => \src_buf1_V_2_reg_980_reg[7]_1\,
      I2 => DOUTBDOUT(5),
      I3 => \src_buf1_V_2_reg_980_reg[7]_2\,
      I4 => \src_buf1_V_2_reg_980_reg[7]_0\(5),
      O => \^d\(5)
    );
\src_buf1_V_2_reg_980[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(4),
      I1 => \src_buf1_V_2_reg_980_reg[7]_1\,
      I2 => DOUTBDOUT(6),
      I3 => \src_buf1_V_2_reg_980_reg[7]_2\,
      I4 => \src_buf1_V_2_reg_980_reg[7]_0\(6),
      O => \^d\(6)
    );
\src_buf1_V_2_reg_980[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_q0(7),
      I1 => \src_buf1_V_2_reg_980_reg[7]_1\,
      I2 => DOUTBDOUT(7),
      I3 => \src_buf1_V_2_reg_980_reg[7]_2\,
      I4 => \src_buf1_V_2_reg_980_reg[7]_0\(7),
      O => \^d\(7)
    );
\src_buf2_V_2_reg_985[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_q0(0),
      I1 => empty_97_fu_130(1),
      I2 => DOUTBDOUT(0),
      I3 => empty_97_fu_130(0),
      I4 => \src_buf1_V_2_reg_980_reg[7]_0\(0),
      O => \^ram_reg_bram_0_3\
    );
\src_buf2_V_2_reg_985[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_q0(1),
      I1 => empty_97_fu_130(1),
      I2 => DOUTBDOUT(1),
      I3 => empty_97_fu_130(0),
      I4 => \src_buf1_V_2_reg_980_reg[7]_0\(1),
      O => \^ram_reg_bram_0_2\
    );
\src_buf2_V_2_reg_985[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_q0(7),
      I1 => empty_97_fu_130(1),
      I2 => DOUTBDOUT(7),
      I3 => empty_97_fu_130(0),
      I4 => \src_buf1_V_2_reg_980_reg[7]_0\(7),
      O => \^ram_reg_bram_0_1\
    );
\trunc_ln304_1_i_reg_995[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \trunc_ln304_1_i_reg_995_reg[3]_0\(2),
      I1 => \^a00_reg_396_reg[2]\,
      I2 => \^d\(1),
      I3 => O(1),
      I4 => \trunc_ln304_1_i_reg_995_reg[3]_1\,
      I5 => \trunc_ln304_1_i_reg_995_reg[3]_0\(1),
      O => \ap_phi_reg_pp1_iter3_buf2_V_reg_421_reg[2]\(2)
    );
\trunc_ln304_1_i_reg_995[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5656566A6A6A566A"
    )
        port map (
      I0 => \^i_op_assign_i_reg_384_reg[1]\(0),
      I1 => \^d\(0),
      I2 => O(0),
      I3 => \trunc_ln304_1_i_reg_995[3]_i_9\(0),
      I4 => \trunc_ln304_1_i_reg_995_reg[3]\,
      I5 => \trunc_ln304_1_i_reg_995[3]_i_9_0\(0),
      O => \ap_phi_reg_pp1_iter3_buf2_V_reg_421_reg[2]\(1)
    );
\trunc_ln304_1_i_reg_995[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966699996999666"
    )
        port map (
      I0 => O(0),
      I1 => \^d\(0),
      I2 => \trunc_ln304_1_i_reg_995[3]_i_9_0\(0),
      I3 => \trunc_ln304_1_i_reg_995_reg[3]\,
      I4 => \trunc_ln304_1_i_reg_995[3]_i_9\(0),
      I5 => \trunc_ln304_1_i_reg_995_reg[3]_0\(0),
      O => \ap_phi_reg_pp1_iter3_buf2_V_reg_421_reg[2]\(0)
    );
\trunc_ln304_1_i_reg_995[3]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9699969696669696"
    )
        port map (
      I0 => \^d\(6),
      I1 => O(6),
      I2 => \trunc_ln304_1_i_reg_995[3]_i_9\(6),
      I3 => \trunc_ln304_1_i_reg_995_reg[7]_i_23\,
      I4 => \icmp_ln882_7_reg_943_pp1_iter3_reg_reg[0]\,
      I5 => \trunc_ln304_1_i_reg_995[3]_i_9_0\(6),
      O => \A00_reg_396_reg[6]\
    );
\trunc_ln304_1_i_reg_995[3]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9699969696669696"
    )
        port map (
      I0 => \^d\(5),
      I1 => O(5),
      I2 => \trunc_ln304_1_i_reg_995[3]_i_9\(5),
      I3 => \trunc_ln304_1_i_reg_995_reg[7]_i_23\,
      I4 => \icmp_ln882_7_reg_943_pp1_iter3_reg_reg[0]\,
      I5 => \trunc_ln304_1_i_reg_995[3]_i_9_0\(5),
      O => \A00_reg_396_reg[5]\
    );
\trunc_ln304_1_i_reg_995[3]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9699969696669696"
    )
        port map (
      I0 => \^d\(4),
      I1 => O(4),
      I2 => \trunc_ln304_1_i_reg_995[3]_i_9\(4),
      I3 => \trunc_ln304_1_i_reg_995_reg[7]_i_23\,
      I4 => \icmp_ln882_7_reg_943_pp1_iter3_reg_reg[0]\,
      I5 => \trunc_ln304_1_i_reg_995[3]_i_9_0\(4),
      O => \A00_reg_396_reg[4]\
    );
\trunc_ln304_1_i_reg_995[3]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9699969696669696"
    )
        port map (
      I0 => \^d\(3),
      I1 => O(3),
      I2 => \trunc_ln304_1_i_reg_995[3]_i_9\(3),
      I3 => \trunc_ln304_1_i_reg_995_reg[7]_i_23\,
      I4 => \icmp_ln882_7_reg_943_pp1_iter3_reg_reg[0]\,
      I5 => \trunc_ln304_1_i_reg_995[3]_i_9_0\(3),
      O => \A00_reg_396_reg[3]\
    );
\trunc_ln304_1_i_reg_995[3]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9699969696669696"
    )
        port map (
      I0 => \^d\(2),
      I1 => O(2),
      I2 => \trunc_ln304_1_i_reg_995[3]_i_9\(2),
      I3 => \trunc_ln304_1_i_reg_995_reg[7]_i_23\,
      I4 => \icmp_ln882_7_reg_943_pp1_iter3_reg_reg[0]\,
      I5 => \trunc_ln304_1_i_reg_995[3]_i_9_0\(2),
      O => \^a00_reg_396_reg[2]\
    );
\trunc_ln304_1_i_reg_995[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8B847B84747B8"
    )
        port map (
      I0 => \trunc_ln304_1_i_reg_995[3]_i_9_0\(1),
      I1 => \trunc_ln304_1_i_reg_995_reg[3]\,
      I2 => \trunc_ln304_1_i_reg_995[3]_i_9\(1),
      I3 => O(1),
      I4 => \^d\(1),
      I5 => \trunc_ln304_1_i_reg_995_reg[3]_0\(1),
      O => \^i_op_assign_i_reg_384_reg[1]\(0)
    );
\trunc_ln304_1_i_reg_995[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9699969696669696"
    )
        port map (
      I0 => \^d\(7),
      I1 => O(7),
      I2 => \trunc_ln304_1_i_reg_995[3]_i_9\(7),
      I3 => \trunc_ln304_1_i_reg_995_reg[7]_i_23\,
      I4 => \icmp_ln882_7_reg_943_pp1_iter3_reg_reg[0]\,
      I5 => \trunc_ln304_1_i_reg_995[3]_i_9_0\(7),
      O => \A00_reg_396_reg[7]\
    );
\trunc_ln304_1_i_reg_995[7]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B2BBB2B2B222B2B2"
    )
        port map (
      I0 => \trunc_ln304_1_i_reg_995[7]_i_67_n_5\,
      I1 => \trunc_ln304_1_i_reg_995_reg[7]_i_23_0\,
      I2 => \trunc_ln304_1_i_reg_995_reg[7]_i_23_1\(2),
      I3 => \trunc_ln304_1_i_reg_995_reg[7]_i_23\,
      I4 => \icmp_ln882_7_reg_943_pp1_iter3_reg_reg[0]\,
      I5 => zext_ln52_2_fu_840_p1(2),
      O => \^di\(3)
    );
\trunc_ln304_1_i_reg_995[7]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666696699996999"
    )
        port map (
      I0 => \trunc_ln304_1_i_reg_995[7]_i_67_n_5\,
      I1 => \trunc_ln304_1_i_reg_995_reg[7]_i_23_0\,
      I2 => zext_ln52_2_fu_840_p1(2),
      I3 => \icmp_ln882_7_reg_943_pp1_iter3_reg_reg[0]\,
      I4 => \trunc_ln304_1_i_reg_995_reg[7]_i_23\,
      I5 => \trunc_ln304_1_i_reg_995_reg[7]_i_23_1\(2),
      O => \^di\(2)
    );
\trunc_ln304_1_i_reg_995[7]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65666A66"
    )
        port map (
      I0 => \trunc_ln304_1_i_reg_995[7]_i_69_n_5\,
      I1 => \trunc_ln304_1_i_reg_995_reg[7]_i_23_1\(1),
      I2 => \trunc_ln304_1_i_reg_995_reg[7]_i_23\,
      I3 => \icmp_ln882_7_reg_943_pp1_iter3_reg_reg[0]\,
      I4 => zext_ln52_2_fu_840_p1(1),
      O => \^di\(1)
    );
\trunc_ln304_1_i_reg_995[7]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A956A65959A656A"
    )
        port map (
      I0 => \^ram_reg_bram_0_3\,
      I1 => \trunc_ln304_1_i_reg_995[7]_i_42_0\(0),
      I2 => \trunc_ln304_1_i_reg_995_reg[3]\,
      I3 => \trunc_ln304_1_i_reg_995[7]_i_42_1\(0),
      I4 => \trunc_ln304_1_i_reg_995[7]_i_42\(0),
      I5 => \trunc_ln304_1_i_reg_995[3]_i_9_0\(0),
      O => \^di\(0)
    );
\trunc_ln304_1_i_reg_995[7]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0804F704F7FB08"
    )
        port map (
      I0 => zext_ln52_2_fu_840_p1(1),
      I1 => \icmp_ln882_7_reg_943_pp1_iter3_reg_reg[0]\,
      I2 => \trunc_ln304_1_i_reg_995_reg[7]_i_23\,
      I3 => \trunc_ln304_1_i_reg_995_reg[7]_i_23_1\(1),
      I4 => \trunc_ln304_1_i_reg_995[7]_i_69_n_5\,
      I5 => \trunc_ln304_1_i_reg_995[7]_i_74_n_5\,
      O => S(1)
    );
\trunc_ln304_1_i_reg_995[7]_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65666A66"
    )
        port map (
      I0 => \^di\(0),
      I1 => \trunc_ln304_1_i_reg_995_reg[7]_i_23_1\(0),
      I2 => \trunc_ln304_1_i_reg_995_reg[7]_i_23\,
      I3 => \icmp_ln882_7_reg_943_pp1_iter3_reg_reg[0]\,
      I4 => zext_ln52_2_fu_840_p1(0),
      O => S(0)
    );
\trunc_ln304_1_i_reg_995[7]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A956A65959A656A"
    )
        port map (
      I0 => \^ram_reg_bram_0_1\,
      I1 => \trunc_ln304_1_i_reg_995[7]_i_42\(2),
      I2 => \trunc_ln304_1_i_reg_995_reg[3]\,
      I3 => \trunc_ln304_1_i_reg_995[3]_i_9_0\(7),
      I4 => \trunc_ln304_1_i_reg_995[7]_i_42_0\(2),
      I5 => \trunc_ln304_1_i_reg_995[7]_i_42_1\(2),
      O => \src_buf1_V_2_reg_980_reg[7]\
    );
\trunc_ln304_1_i_reg_995[7]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAEE88A0A0EE88"
    )
        port map (
      I0 => \^ram_reg_bram_0_2\,
      I1 => \trunc_ln304_1_i_reg_995[3]_i_9_0\(1),
      I2 => \trunc_ln304_1_i_reg_995[7]_i_42\(1),
      I3 => \trunc_ln304_1_i_reg_995[7]_i_42_1\(1),
      I4 => \trunc_ln304_1_i_reg_995_reg[3]\,
      I5 => \trunc_ln304_1_i_reg_995[7]_i_42_0\(1),
      O => \trunc_ln304_1_i_reg_995[7]_i_67_n_5\
    );
\trunc_ln304_1_i_reg_995[7]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A956A65959A656A"
    )
        port map (
      I0 => \^ram_reg_bram_0_2\,
      I1 => \trunc_ln304_1_i_reg_995[7]_i_42_0\(1),
      I2 => \trunc_ln304_1_i_reg_995_reg[3]\,
      I3 => \trunc_ln304_1_i_reg_995[7]_i_42_1\(1),
      I4 => \trunc_ln304_1_i_reg_995[7]_i_42\(1),
      I5 => \trunc_ln304_1_i_reg_995[3]_i_9_0\(1),
      O => \trunc_ln304_1_i_reg_995[7]_i_69_n_5\
    );
\trunc_ln304_1_i_reg_995[7]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAEE88A0A0EE88"
    )
        port map (
      I0 => \^ram_reg_bram_0_3\,
      I1 => \trunc_ln304_1_i_reg_995[3]_i_9_0\(0),
      I2 => \trunc_ln304_1_i_reg_995[7]_i_42\(0),
      I3 => \trunc_ln304_1_i_reg_995[7]_i_42_1\(0),
      I4 => \trunc_ln304_1_i_reg_995_reg[3]\,
      I5 => \trunc_ln304_1_i_reg_995[7]_i_42_0\(0),
      O => \trunc_ln304_1_i_reg_995[7]_i_74_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram_25 is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \arrayidx10_i_i539_load_01399_i_i_i_reg_371_reg[7]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_reg_bram_0_0 : out STD_LOGIC;
    ram_reg_bram_0_1 : out STD_LOGIC;
    ram_reg_bram_0_2 : out STD_LOGIC;
    ram_reg_bram_0_3 : out STD_LOGIC;
    ram_reg_bram_0_4 : out STD_LOGIC;
    \i_op_assign_i_reg_384_reg[2]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    buf_0_V_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_5 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_bram_0_6 : in STD_LOGIC;
    ram_reg_bram_0_7 : in STD_LOGIC;
    gray_img_src_data_empty_n : in STD_LOGIC;
    ap_block_pp1_stage0_subdone : in STD_LOGIC;
    ram_reg_bram_0_8 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_9 : in STD_LOGIC;
    ram_reg_bram_0_10 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_11 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_12 : in STD_LOGIC;
    ap_enable_reg_pp1_iter1 : in STD_LOGIC;
    ram_reg_bram_0_13 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \trunc_ln304_1_i_reg_995[7]_i_5_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \trunc_ln304_1_i_reg_995_reg[7]_i_3_0\ : in STD_LOGIC;
    \trunc_ln304_1_i_reg_995_reg[7]_i_3_1\ : in STD_LOGIC;
    \trunc_ln304_1_i_reg_995[7]_i_5_1\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    zext_ln46_fu_640_p1 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \trunc_ln304_1_i_reg_995_reg[7]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \trunc_ln304_1_i_reg_995_reg[7]_0\ : in STD_LOGIC;
    \trunc_ln304_1_i_reg_995_reg[3]\ : in STD_LOGIC;
    zext_ln52_2_fu_840_p1 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    src_buf2_V_2_reg_985 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \trunc_ln304_1_i_reg_995_reg[7]_i_3_2\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \trunc_ln304_1_i_reg_995_reg[7]_i_23_0\ : in STD_LOGIC;
    \trunc_ln304_1_i_reg_995_reg[7]_i_3_3\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \trunc_ln304_1_i_reg_995_reg[7]_i_23_1\ : in STD_LOGIC;
    \trunc_ln304_1_i_reg_995_reg[7]_i_23_2\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \trunc_ln304_1_i_reg_995[7]_i_42_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \trunc_ln304_1_i_reg_995[7]_i_42_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    empty_97_fu_130 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \src_buf2_V_2_reg_985_reg[6]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \src_buf2_V_2_reg_985_reg[6]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \trunc_ln304_1_i_reg_995[3]_i_16\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln304_1_i_reg_995[3]_i_16_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln304_1_i_reg_995_reg[7]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln304_1_i_reg_995_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln304_1_i_reg_995_reg[3]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \trunc_ln304_1_i_reg_995_reg[7]_i_23_3\ : in STD_LOGIC;
    zext_ln47_fu_682_p1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln304_1_i_reg_995_reg[7]_i_23_4\ : in STD_LOGIC;
    \trunc_ln304_1_i_reg_995_reg[7]_i_23_5\ : in STD_LOGIC;
    \trunc_ln304_1_i_reg_995_reg[7]_i_23_6\ : in STD_LOGIC;
    \trunc_ln304_1_i_reg_995_reg[7]_i_8_0\ : in STD_LOGIC;
    \trunc_ln304_1_i_reg_995_reg[7]_i_8_1\ : in STD_LOGIC;
    \trunc_ln304_1_i_reg_995_reg[7]_i_8_2\ : in STD_LOGIC;
    \trunc_ln304_1_i_reg_995_reg[7]_i_8_3\ : in STD_LOGIC;
    \trunc_ln304_1_i_reg_995_reg[7]_i_7_0\ : in STD_LOGIC;
    \trunc_ln304_1_i_reg_995_reg[7]_i_7_1\ : in STD_LOGIC;
    \trunc_ln304_1_i_reg_995_reg[7]_i_7_2\ : in STD_LOGIC;
    \trunc_ln304_1_i_reg_995_reg[7]_i_7_3\ : in STD_LOGIC;
    \trunc_ln304_1_i_reg_995_reg[7]_2\ : in STD_LOGIC;
    \trunc_ln304_1_i_reg_995_reg[3]_2\ : in STD_LOGIC;
    \trunc_ln304_1_i_reg_995_reg[3]_3\ : in STD_LOGIC;
    \trunc_ln304_1_i_reg_995_reg[3]_4\ : in STD_LOGIC;
    \trunc_ln304_1_i_reg_995_reg[3]_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram_25 : entity is "edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram_25 is
  signal \^doutbdout\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^o\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln50_3_fu_714_p2 : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \^arrayidx10_i_i539_load_01399_i_i_i_reg_371_reg[7]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal buf_1_V_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal buf_1_V_ce1 : STD_LOGIC;
  signal buf_1_V_d1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal buf_1_V_we1 : STD_LOGIC;
  signal \^i_op_assign_i_reg_384_reg[2]\ : STD_LOGIC;
  signal \^ram_reg_bram_0_0\ : STD_LOGIC;
  signal \^ram_reg_bram_0_1\ : STD_LOGIC;
  signal \^ram_reg_bram_0_2\ : STD_LOGIC;
  signal \^ram_reg_bram_0_3\ : STD_LOGIC;
  signal \^ram_reg_bram_0_4\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_22__0_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[3]_i_10_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[3]_i_11_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[3]_i_12_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[3]_i_13_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[3]_i_17_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[3]_i_19_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[3]_i_21_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[3]_i_23_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[3]_i_25_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[3]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[3]_i_3_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[3]_i_4_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[3]_i_5_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[3]_i_6_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[3]_i_7_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[3]_i_9_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[7]_i_10_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[7]_i_12_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[7]_i_13_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[7]_i_14_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[7]_i_16_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[7]_i_18_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[7]_i_19_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[7]_i_20_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[7]_i_21_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[7]_i_24_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[7]_i_25_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[7]_i_26_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[7]_i_27_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[7]_i_32_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[7]_i_33_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[7]_i_34_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[7]_i_35_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[7]_i_36_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[7]_i_37_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[7]_i_42_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[7]_i_43_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[7]_i_44_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[7]_i_45_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[7]_i_46_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[7]_i_47_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[7]_i_4_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[7]_i_54_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[7]_i_59_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[7]_i_5_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[7]_i_60_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[7]_i_61_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[7]_i_62_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[7]_i_63_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[7]_i_64_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[7]_i_65_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[7]_i_66_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[7]_i_6_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[7]_i_9_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995_reg[3]_i_1_n_10\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995_reg[3]_i_1_n_11\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995_reg[3]_i_1_n_12\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995_reg[7]_i_23_n_10\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995_reg[7]_i_23_n_11\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995_reg[7]_i_23_n_12\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995_reg[7]_i_23_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995_reg[7]_i_23_n_6\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995_reg[7]_i_23_n_7\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995_reg[7]_i_23_n_8\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995_reg[7]_i_23_n_9\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995_reg[7]_i_2_n_11\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995_reg[7]_i_2_n_12\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995_reg[7]_i_3_n_11\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995_reg[7]_i_3_n_12\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995_reg[7]_i_3_n_18\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995_reg[7]_i_3_n_19\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995_reg[7]_i_3_n_20\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995_reg[7]_i_3_n_9\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995_reg[7]_i_7_n_10\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995_reg[7]_i_7_n_11\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995_reg[7]_i_7_n_12\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995_reg[7]_i_7_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995_reg[7]_i_7_n_6\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995_reg[7]_i_7_n_7\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995_reg[7]_i_7_n_8\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995_reg[7]_i_7_n_9\ : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_trunc_ln304_1_i_reg_995_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_trunc_ln304_1_i_reg_995_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_trunc_ln304_1_i_reg_995_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_trunc_ln304_1_i_reg_995_reg[7]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_trunc_ln304_1_i_reg_995_reg[7]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_trunc_ln304_1_i_reg_995_reg[7]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_trunc_ln304_1_i_reg_995_reg[7]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 15360;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "buf_1_V_U/edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SDP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_bram_0 : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_bram_0 : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_10 : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_11 : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_12 : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_13 : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_15 : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_16 : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_17 : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_18 : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_19 : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_20 : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_2__0\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_3 : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_4 : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_5 : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_6 : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_7 : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_8 : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_9__0\ : label is "soft_lutpair242";
  attribute HLUTNM : string;
  attribute HLUTNM of \trunc_ln304_1_i_reg_995[3]_i_13\ : label is "lutpair0";
  attribute HLUTNM of \trunc_ln304_1_i_reg_995[3]_i_5\ : label is "lutpair0";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \trunc_ln304_1_i_reg_995_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln304_1_i_reg_995_reg[7]_i_2\ : label is 35;
begin
  DOUTBDOUT(7 downto 0) <= \^doutbdout\(7 downto 0);
  O(7 downto 0) <= \^o\(7 downto 0);
  \arrayidx10_i_i539_load_01399_i_i_i_reg_371_reg[7]\(4 downto 0) <= \^arrayidx10_i_i539_load_01399_i_i_i_reg_371_reg[7]\(4 downto 0);
  \i_op_assign_i_reg_384_reg[2]\ <= \^i_op_assign_i_reg_384_reg[2]\;
  ram_reg_bram_0_0 <= \^ram_reg_bram_0_0\;
  ram_reg_bram_0_1 <= \^ram_reg_bram_0_1\;
  ram_reg_bram_0_2 <= \^ram_reg_bram_0_2\;
  ram_reg_bram_0_3 <= \^ram_reg_bram_0_3\;
  ram_reg_bram_0_4 <= \^ram_reg_bram_0_4\;
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => buf_1_V_address1(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => Q(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => buf_1_V_d1(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => \^doutbdout\(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => buf_1_V_we1,
      ENBWREN => buf_0_V_ce0,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => buf_1_V_ce1,
      WEA(0) => buf_1_V_ce1,
      WEBWE(3 downto 0) => B"0000"
    );
ram_reg_bram_0_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_10(2),
      I1 => \ram_reg_bram_0_i_22__0_n_5\,
      I2 => ram_reg_bram_0_11(2),
      O => buf_1_V_address1(2)
    );
ram_reg_bram_0_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_10(1),
      I1 => \ram_reg_bram_0_i_22__0_n_5\,
      I2 => ram_reg_bram_0_11(1),
      O => buf_1_V_address1(1)
    );
ram_reg_bram_0_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_10(0),
      I1 => \ram_reg_bram_0_i_22__0_n_5\,
      I2 => ram_reg_bram_0_11(0),
      O => buf_1_V_address1(0)
    );
ram_reg_bram_0_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => ram_reg_bram_0_8(7),
      I1 => ram_reg_bram_0_9,
      I2 => \ram_reg_bram_0_i_22__0_n_5\,
      O => buf_1_V_d1(7)
    );
ram_reg_bram_0_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => ram_reg_bram_0_8(6),
      I1 => ram_reg_bram_0_9,
      I2 => \ram_reg_bram_0_i_22__0_n_5\,
      O => buf_1_V_d1(6)
    );
ram_reg_bram_0_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => ram_reg_bram_0_8(5),
      I1 => ram_reg_bram_0_9,
      I2 => \ram_reg_bram_0_i_22__0_n_5\,
      O => buf_1_V_d1(5)
    );
ram_reg_bram_0_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => ram_reg_bram_0_8(4),
      I1 => ram_reg_bram_0_9,
      I2 => \ram_reg_bram_0_i_22__0_n_5\,
      O => buf_1_V_d1(4)
    );
ram_reg_bram_0_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => ram_reg_bram_0_8(3),
      I1 => ram_reg_bram_0_9,
      I2 => \ram_reg_bram_0_i_22__0_n_5\,
      O => buf_1_V_d1(3)
    );
ram_reg_bram_0_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => ram_reg_bram_0_8(2),
      I1 => ram_reg_bram_0_9,
      I2 => \ram_reg_bram_0_i_22__0_n_5\,
      O => buf_1_V_d1(2)
    );
ram_reg_bram_0_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => ram_reg_bram_0_8(1),
      I1 => ram_reg_bram_0_9,
      I2 => \ram_reg_bram_0_i_22__0_n_5\,
      O => buf_1_V_d1(1)
    );
\ram_reg_bram_0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF400040004000"
    )
        port map (
      I0 => ram_reg_bram_0_6,
      I1 => gray_img_src_data_empty_n,
      I2 => ram_reg_bram_0_7,
      I3 => ram_reg_bram_0_5(0),
      I4 => \ram_reg_bram_0_i_22__0_n_5\,
      I5 => ap_block_pp1_stage0_subdone,
      O => buf_1_V_we1
    );
ram_reg_bram_0_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => ram_reg_bram_0_8(0),
      I1 => ram_reg_bram_0_9,
      I2 => \ram_reg_bram_0_i_22__0_n_5\,
      O => buf_1_V_d1(0)
    );
ram_reg_bram_0_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA080A080A080"
    )
        port map (
      I0 => ram_reg_bram_0_5(0),
      I1 => ram_reg_bram_0_6,
      I2 => ram_reg_bram_0_7,
      I3 => gray_img_src_data_empty_n,
      I4 => \ram_reg_bram_0_i_22__0_n_5\,
      I5 => ap_block_pp1_stage0_subdone,
      O => buf_1_V_ce1
    );
\ram_reg_bram_0_i_22__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => ram_reg_bram_0_12,
      I1 => ap_enable_reg_pp1_iter1,
      I2 => ram_reg_bram_0_13(0),
      I3 => ram_reg_bram_0_13(1),
      I4 => ram_reg_bram_0_5(1),
      O => \ram_reg_bram_0_i_22__0_n_5\
    );
\ram_reg_bram_0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_10(10),
      I1 => \ram_reg_bram_0_i_22__0_n_5\,
      I2 => ram_reg_bram_0_11(10),
      O => buf_1_V_address1(10)
    );
ram_reg_bram_0_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_10(9),
      I1 => \ram_reg_bram_0_i_22__0_n_5\,
      I2 => ram_reg_bram_0_11(9),
      O => buf_1_V_address1(9)
    );
ram_reg_bram_0_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_10(8),
      I1 => \ram_reg_bram_0_i_22__0_n_5\,
      I2 => ram_reg_bram_0_11(8),
      O => buf_1_V_address1(8)
    );
ram_reg_bram_0_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_10(7),
      I1 => \ram_reg_bram_0_i_22__0_n_5\,
      I2 => ram_reg_bram_0_11(7),
      O => buf_1_V_address1(7)
    );
ram_reg_bram_0_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_10(6),
      I1 => \ram_reg_bram_0_i_22__0_n_5\,
      I2 => ram_reg_bram_0_11(6),
      O => buf_1_V_address1(6)
    );
ram_reg_bram_0_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_10(5),
      I1 => \ram_reg_bram_0_i_22__0_n_5\,
      I2 => ram_reg_bram_0_11(5),
      O => buf_1_V_address1(5)
    );
ram_reg_bram_0_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_10(4),
      I1 => \ram_reg_bram_0_i_22__0_n_5\,
      I2 => ram_reg_bram_0_11(4),
      O => buf_1_V_address1(4)
    );
\ram_reg_bram_0_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_10(3),
      I1 => \ram_reg_bram_0_i_22__0_n_5\,
      I2 => ram_reg_bram_0_11(3),
      O => buf_1_V_address1(3)
    );
\src_buf2_V_2_reg_985[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \^doutbdout\(2),
      I1 => empty_97_fu_130(0),
      I2 => \src_buf2_V_2_reg_985_reg[6]\(0),
      I3 => empty_97_fu_130(1),
      I4 => \src_buf2_V_2_reg_985_reg[6]_0\(0),
      O => \^ram_reg_bram_0_4\
    );
\src_buf2_V_2_reg_985[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \^doutbdout\(3),
      I1 => empty_97_fu_130(0),
      I2 => \src_buf2_V_2_reg_985_reg[6]\(1),
      I3 => empty_97_fu_130(1),
      I4 => \src_buf2_V_2_reg_985_reg[6]_0\(1),
      O => \^ram_reg_bram_0_3\
    );
\src_buf2_V_2_reg_985[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \^doutbdout\(4),
      I1 => empty_97_fu_130(0),
      I2 => \src_buf2_V_2_reg_985_reg[6]\(2),
      I3 => empty_97_fu_130(1),
      I4 => \src_buf2_V_2_reg_985_reg[6]_0\(2),
      O => \^ram_reg_bram_0_2\
    );
\src_buf2_V_2_reg_985[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \^doutbdout\(5),
      I1 => empty_97_fu_130(0),
      I2 => \src_buf2_V_2_reg_985_reg[6]\(3),
      I3 => empty_97_fu_130(1),
      I4 => \src_buf2_V_2_reg_985_reg[6]_0\(3),
      O => \^ram_reg_bram_0_1\
    );
\src_buf2_V_2_reg_985[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \^doutbdout\(6),
      I1 => empty_97_fu_130(0),
      I2 => \src_buf2_V_2_reg_985_reg[6]\(4),
      I3 => empty_97_fu_130(1),
      I4 => \src_buf2_V_2_reg_985_reg[6]_0\(4),
      O => \^ram_reg_bram_0_0\
    );
\trunc_ln304_1_i_reg_995[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \trunc_ln304_1_i_reg_995_reg[7]\(5),
      I1 => \trunc_ln304_1_i_reg_995[3]_i_17_n_5\,
      I2 => \trunc_ln304_1_i_reg_995_reg[3]_5\,
      I3 => \trunc_ln304_1_i_reg_995[3]_i_3_n_5\,
      O => \trunc_ln304_1_i_reg_995[3]_i_10_n_5\
    );
\trunc_ln304_1_i_reg_995[3]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \trunc_ln304_1_i_reg_995_reg[7]\(4),
      I1 => \trunc_ln304_1_i_reg_995[3]_i_19_n_5\,
      I2 => \trunc_ln304_1_i_reg_995_reg[3]_4\,
      I3 => \trunc_ln304_1_i_reg_995[3]_i_4_n_5\,
      O => \trunc_ln304_1_i_reg_995[3]_i_11_n_5\
    );
\trunc_ln304_1_i_reg_995[3]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \trunc_ln304_1_i_reg_995_reg[7]\(3),
      I1 => \trunc_ln304_1_i_reg_995[3]_i_21_n_5\,
      I2 => \trunc_ln304_1_i_reg_995_reg[3]_3\,
      I3 => \trunc_ln304_1_i_reg_995[3]_i_5_n_5\,
      O => \trunc_ln304_1_i_reg_995[3]_i_12_n_5\
    );
\trunc_ln304_1_i_reg_995[3]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \trunc_ln304_1_i_reg_995_reg[7]\(2),
      I1 => \trunc_ln304_1_i_reg_995[3]_i_23_n_5\,
      I2 => \trunc_ln304_1_i_reg_995_reg[3]_2\,
      I3 => \trunc_ln304_1_i_reg_995[3]_i_6_n_5\,
      O => \trunc_ln304_1_i_reg_995[3]_i_13_n_5\
    );
\trunc_ln304_1_i_reg_995[3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFB08FB080000"
    )
        port map (
      I0 => \trunc_ln304_1_i_reg_995[7]_i_5_0\(4),
      I1 => \trunc_ln304_1_i_reg_995_reg[7]_i_3_0\,
      I2 => \trunc_ln304_1_i_reg_995_reg[7]_i_3_1\,
      I3 => \trunc_ln304_1_i_reg_995[7]_i_5_1\(4),
      I4 => \^o\(5),
      I5 => zext_ln46_fu_640_p1(4),
      O => \trunc_ln304_1_i_reg_995[3]_i_17_n_5\
    );
\trunc_ln304_1_i_reg_995[3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFB08FB080000"
    )
        port map (
      I0 => \trunc_ln304_1_i_reg_995[7]_i_5_0\(3),
      I1 => \trunc_ln304_1_i_reg_995_reg[7]_i_3_0\,
      I2 => \trunc_ln304_1_i_reg_995_reg[7]_i_3_1\,
      I3 => \trunc_ln304_1_i_reg_995[7]_i_5_1\(3),
      I4 => \^o\(4),
      I5 => zext_ln46_fu_640_p1(3),
      O => \trunc_ln304_1_i_reg_995[3]_i_19_n_5\
    );
\trunc_ln304_1_i_reg_995[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \trunc_ln304_1_i_reg_995_reg[7]\(5),
      I1 => \trunc_ln304_1_i_reg_995[3]_i_17_n_5\,
      I2 => \trunc_ln304_1_i_reg_995_reg[3]_5\,
      O => \trunc_ln304_1_i_reg_995[3]_i_2_n_5\
    );
\trunc_ln304_1_i_reg_995[3]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFB08FB080000"
    )
        port map (
      I0 => \trunc_ln304_1_i_reg_995[7]_i_5_0\(2),
      I1 => \trunc_ln304_1_i_reg_995_reg[7]_i_3_0\,
      I2 => \trunc_ln304_1_i_reg_995_reg[7]_i_3_1\,
      I3 => \trunc_ln304_1_i_reg_995[7]_i_5_1\(2),
      I4 => \^o\(3),
      I5 => zext_ln46_fu_640_p1(2),
      O => \trunc_ln304_1_i_reg_995[3]_i_21_n_5\
    );
\trunc_ln304_1_i_reg_995[3]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFB08FB080000"
    )
        port map (
      I0 => \trunc_ln304_1_i_reg_995[7]_i_5_0\(1),
      I1 => \trunc_ln304_1_i_reg_995_reg[7]_i_3_0\,
      I2 => \trunc_ln304_1_i_reg_995_reg[7]_i_3_1\,
      I3 => \trunc_ln304_1_i_reg_995[7]_i_5_1\(1),
      I4 => \^o\(2),
      I5 => zext_ln46_fu_640_p1(1),
      O => \trunc_ln304_1_i_reg_995[3]_i_23_n_5\
    );
\trunc_ln304_1_i_reg_995[3]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFB08FB080000"
    )
        port map (
      I0 => \trunc_ln304_1_i_reg_995[7]_i_5_0\(0),
      I1 => \trunc_ln304_1_i_reg_995_reg[7]_i_3_0\,
      I2 => \trunc_ln304_1_i_reg_995_reg[7]_i_3_1\,
      I3 => \trunc_ln304_1_i_reg_995[7]_i_5_1\(0),
      I4 => \^o\(1),
      I5 => zext_ln46_fu_640_p1(0),
      O => \trunc_ln304_1_i_reg_995[3]_i_25_n_5\
    );
\trunc_ln304_1_i_reg_995[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \trunc_ln304_1_i_reg_995_reg[7]\(4),
      I1 => \trunc_ln304_1_i_reg_995[3]_i_19_n_5\,
      I2 => \trunc_ln304_1_i_reg_995_reg[3]_4\,
      O => \trunc_ln304_1_i_reg_995[3]_i_3_n_5\
    );
\trunc_ln304_1_i_reg_995[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \trunc_ln304_1_i_reg_995_reg[7]\(3),
      I1 => \trunc_ln304_1_i_reg_995[3]_i_21_n_5\,
      I2 => \trunc_ln304_1_i_reg_995_reg[3]_3\,
      O => \trunc_ln304_1_i_reg_995[3]_i_4_n_5\
    );
\trunc_ln304_1_i_reg_995[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \trunc_ln304_1_i_reg_995_reg[7]\(2),
      I1 => \trunc_ln304_1_i_reg_995[3]_i_23_n_5\,
      I2 => \trunc_ln304_1_i_reg_995_reg[3]_2\,
      O => \trunc_ln304_1_i_reg_995[3]_i_5_n_5\
    );
\trunc_ln304_1_i_reg_995[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \trunc_ln304_1_i_reg_995[3]_i_25_n_5\,
      I1 => \trunc_ln304_1_i_reg_995_reg[7]\(1),
      I2 => \trunc_ln304_1_i_reg_995_reg[3]\,
      O => \trunc_ln304_1_i_reg_995[3]_i_6_n_5\
    );
\trunc_ln304_1_i_reg_995[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \trunc_ln304_1_i_reg_995[3]_i_25_n_5\,
      I1 => \trunc_ln304_1_i_reg_995_reg[3]\,
      I2 => \trunc_ln304_1_i_reg_995_reg[7]\(1),
      O => \trunc_ln304_1_i_reg_995[3]_i_7_n_5\
    );
\trunc_ln304_1_i_reg_995[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \trunc_ln304_1_i_reg_995[3]_i_2_n_5\,
      I1 => \trunc_ln304_1_i_reg_995_reg[7]\(6),
      I2 => \trunc_ln304_1_i_reg_995_reg[7]_0\,
      I3 => \trunc_ln304_1_i_reg_995[7]_i_14_n_5\,
      O => \trunc_ln304_1_i_reg_995[3]_i_9_n_5\
    );
\trunc_ln304_1_i_reg_995[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFACCFACCA000A0"
    )
        port map (
      I0 => zext_ln52_2_fu_840_p1(4),
      I1 => src_buf2_V_2_reg_985(4),
      I2 => \trunc_ln304_1_i_reg_995_reg[7]_i_3_2\(4),
      I3 => \trunc_ln304_1_i_reg_995_reg[7]_i_23_0\,
      I4 => \trunc_ln304_1_i_reg_995_reg[7]_i_3_3\(5),
      I5 => add_ln50_3_fu_714_p2(6),
      O => \trunc_ln304_1_i_reg_995[7]_i_10_n_5\
    );
\trunc_ln304_1_i_reg_995[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9A55955565AA6A"
    )
        port map (
      I0 => \trunc_ln304_1_i_reg_995[7]_i_9_n_5\,
      I1 => src_buf2_V_2_reg_985(6),
      I2 => \trunc_ln304_1_i_reg_995_reg[7]_i_3_0\,
      I3 => \trunc_ln304_1_i_reg_995_reg[7]_i_3_1\,
      I4 => zext_ln52_2_fu_840_p1(6),
      I5 => \^arrayidx10_i_i539_load_01399_i_i_i_reg_371_reg[7]\(3),
      O => \trunc_ln304_1_i_reg_995[7]_i_12_n_5\
    );
\trunc_ln304_1_i_reg_995[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9A55955565AA6A"
    )
        port map (
      I0 => \trunc_ln304_1_i_reg_995[7]_i_10_n_5\,
      I1 => src_buf2_V_2_reg_985(5),
      I2 => \trunc_ln304_1_i_reg_995_reg[7]_i_3_0\,
      I3 => \trunc_ln304_1_i_reg_995_reg[7]_i_3_1\,
      I4 => zext_ln52_2_fu_840_p1(5),
      I5 => add_ln50_3_fu_714_p2(7),
      O => \trunc_ln304_1_i_reg_995[7]_i_13_n_5\
    );
\trunc_ln304_1_i_reg_995[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFB08FB080000"
    )
        port map (
      I0 => \trunc_ln304_1_i_reg_995[7]_i_5_0\(5),
      I1 => \trunc_ln304_1_i_reg_995_reg[7]_i_3_0\,
      I2 => \trunc_ln304_1_i_reg_995_reg[7]_i_3_1\,
      I3 => \trunc_ln304_1_i_reg_995[7]_i_5_1\(5),
      I4 => \^o\(6),
      I5 => zext_ln46_fu_640_p1(5),
      O => \trunc_ln304_1_i_reg_995[7]_i_14_n_5\
    );
\trunc_ln304_1_i_reg_995[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFB08FB080000"
    )
        port map (
      I0 => \trunc_ln304_1_i_reg_995[7]_i_5_0\(6),
      I1 => \trunc_ln304_1_i_reg_995_reg[7]_i_3_0\,
      I2 => \trunc_ln304_1_i_reg_995_reg[7]_i_3_1\,
      I3 => \trunc_ln304_1_i_reg_995[7]_i_5_1\(6),
      I4 => \^o\(7),
      I5 => zext_ln46_fu_640_p1(6),
      O => \trunc_ln304_1_i_reg_995[7]_i_16_n_5\
    );
\trunc_ln304_1_i_reg_995[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFACCFACCA000A0"
    )
        port map (
      I0 => zext_ln52_2_fu_840_p1(3),
      I1 => src_buf2_V_2_reg_985(3),
      I2 => \trunc_ln304_1_i_reg_995_reg[7]_i_3_2\(3),
      I3 => \trunc_ln304_1_i_reg_995_reg[7]_i_23_0\,
      I4 => \trunc_ln304_1_i_reg_995_reg[7]_i_3_3\(4),
      I5 => add_ln50_3_fu_714_p2(5),
      O => \trunc_ln304_1_i_reg_995[7]_i_18_n_5\
    );
\trunc_ln304_1_i_reg_995[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFACCFACCA000A0"
    )
        port map (
      I0 => zext_ln52_2_fu_840_p1(2),
      I1 => src_buf2_V_2_reg_985(2),
      I2 => \trunc_ln304_1_i_reg_995_reg[7]_i_3_2\(2),
      I3 => \trunc_ln304_1_i_reg_995_reg[7]_i_23_0\,
      I4 => \trunc_ln304_1_i_reg_995_reg[7]_i_3_3\(3),
      I5 => add_ln50_3_fu_714_p2(4),
      O => \trunc_ln304_1_i_reg_995[7]_i_19_n_5\
    );
\trunc_ln304_1_i_reg_995[7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFACCFACCA000A0"
    )
        port map (
      I0 => zext_ln52_2_fu_840_p1(1),
      I1 => src_buf2_V_2_reg_985(1),
      I2 => \trunc_ln304_1_i_reg_995_reg[7]_i_3_2\(1),
      I3 => \trunc_ln304_1_i_reg_995_reg[7]_i_23_0\,
      I4 => \trunc_ln304_1_i_reg_995_reg[7]_i_3_3\(2),
      I5 => add_ln50_3_fu_714_p2(3),
      O => \trunc_ln304_1_i_reg_995[7]_i_20_n_5\
    );
\trunc_ln304_1_i_reg_995[7]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFACCFACCA000A0"
    )
        port map (
      I0 => zext_ln52_2_fu_840_p1(0),
      I1 => src_buf2_V_2_reg_985(0),
      I2 => \trunc_ln304_1_i_reg_995_reg[7]_i_3_2\(0),
      I3 => \trunc_ln304_1_i_reg_995_reg[7]_i_23_0\,
      I4 => \trunc_ln304_1_i_reg_995_reg[7]_i_3_3\(1),
      I5 => \^arrayidx10_i_i539_load_01399_i_i_i_reg_371_reg[7]\(2),
      O => \trunc_ln304_1_i_reg_995[7]_i_21_n_5\
    );
\trunc_ln304_1_i_reg_995[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95956A656A6A959"
    )
        port map (
      I0 => \trunc_ln304_1_i_reg_995[7]_i_18_n_5\,
      I1 => zext_ln52_2_fu_840_p1(4),
      I2 => \trunc_ln304_1_i_reg_995_reg[7]_i_23_0\,
      I3 => src_buf2_V_2_reg_985(4),
      I4 => \trunc_ln304_1_i_reg_995_reg[7]_i_7_3\,
      I5 => add_ln50_3_fu_714_p2(6),
      O => \trunc_ln304_1_i_reg_995[7]_i_24_n_5\
    );
\trunc_ln304_1_i_reg_995[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95956A656A6A959"
    )
        port map (
      I0 => \trunc_ln304_1_i_reg_995[7]_i_19_n_5\,
      I1 => zext_ln52_2_fu_840_p1(3),
      I2 => \trunc_ln304_1_i_reg_995_reg[7]_i_23_0\,
      I3 => src_buf2_V_2_reg_985(3),
      I4 => \trunc_ln304_1_i_reg_995_reg[7]_i_7_2\,
      I5 => add_ln50_3_fu_714_p2(5),
      O => \trunc_ln304_1_i_reg_995[7]_i_25_n_5\
    );
\trunc_ln304_1_i_reg_995[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95956A656A6A959"
    )
        port map (
      I0 => \trunc_ln304_1_i_reg_995[7]_i_20_n_5\,
      I1 => zext_ln52_2_fu_840_p1(2),
      I2 => \trunc_ln304_1_i_reg_995_reg[7]_i_23_0\,
      I3 => src_buf2_V_2_reg_985(2),
      I4 => \trunc_ln304_1_i_reg_995_reg[7]_i_7_1\,
      I5 => add_ln50_3_fu_714_p2(4),
      O => \trunc_ln304_1_i_reg_995[7]_i_26_n_5\
    );
\trunc_ln304_1_i_reg_995[7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95956A656A6A959"
    )
        port map (
      I0 => \trunc_ln304_1_i_reg_995[7]_i_21_n_5\,
      I1 => zext_ln52_2_fu_840_p1(1),
      I2 => \trunc_ln304_1_i_reg_995_reg[7]_i_23_0\,
      I3 => src_buf2_V_2_reg_985(1),
      I4 => \trunc_ln304_1_i_reg_995_reg[7]_i_7_0\,
      I5 => add_ln50_3_fu_714_p2(3),
      O => \trunc_ln304_1_i_reg_995[7]_i_27_n_5\
    );
\trunc_ln304_1_i_reg_995[7]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8EEE8E8E888E8E8"
    )
        port map (
      I0 => \trunc_ln304_1_i_reg_995[7]_i_54_n_5\,
      I1 => \trunc_ln304_1_i_reg_995_reg[7]_i_23_1\,
      I2 => \trunc_ln304_1_i_reg_995_reg[7]_i_23_2\(4),
      I3 => \trunc_ln304_1_i_reg_995_reg[7]_i_3_1\,
      I4 => \trunc_ln304_1_i_reg_995_reg[7]_i_3_0\,
      I5 => zext_ln52_2_fu_840_p1(6),
      O => \trunc_ln304_1_i_reg_995[7]_i_32_n_5\
    );
\trunc_ln304_1_i_reg_995[7]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"177E7EE8"
    )
        port map (
      I0 => \trunc_ln304_1_i_reg_995_reg[7]_i_8_0\,
      I1 => \trunc_ln304_1_i_reg_995[7]_i_54_n_5\,
      I2 => \trunc_ln304_1_i_reg_995_reg[7]_i_8_1\,
      I3 => \trunc_ln304_1_i_reg_995_reg[7]_i_8_2\,
      I4 => \trunc_ln304_1_i_reg_995_reg[7]_i_8_3\,
      O => \trunc_ln304_1_i_reg_995[7]_i_33_n_5\
    );
\trunc_ln304_1_i_reg_995[7]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B2BBB2B2B222B2B2"
    )
        port map (
      I0 => \trunc_ln304_1_i_reg_995[7]_i_59_n_5\,
      I1 => \trunc_ln304_1_i_reg_995[7]_i_60_n_5\,
      I2 => \trunc_ln304_1_i_reg_995_reg[7]_i_23_2\(3),
      I3 => \trunc_ln304_1_i_reg_995_reg[7]_i_3_1\,
      I4 => \trunc_ln304_1_i_reg_995_reg[7]_i_3_0\,
      I5 => zext_ln52_2_fu_840_p1(5),
      O => \trunc_ln304_1_i_reg_995[7]_i_34_n_5\
    );
\trunc_ln304_1_i_reg_995[7]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B2BBB2B2B222B2B2"
    )
        port map (
      I0 => \trunc_ln304_1_i_reg_995[7]_i_61_n_5\,
      I1 => \trunc_ln304_1_i_reg_995[7]_i_62_n_5\,
      I2 => \trunc_ln304_1_i_reg_995_reg[7]_i_23_2\(2),
      I3 => \trunc_ln304_1_i_reg_995_reg[7]_i_3_1\,
      I4 => \trunc_ln304_1_i_reg_995_reg[7]_i_3_0\,
      I5 => zext_ln52_2_fu_840_p1(4),
      O => \trunc_ln304_1_i_reg_995[7]_i_35_n_5\
    );
\trunc_ln304_1_i_reg_995[7]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B2BBB2B2B222B2B2"
    )
        port map (
      I0 => \trunc_ln304_1_i_reg_995[7]_i_63_n_5\,
      I1 => \trunc_ln304_1_i_reg_995[7]_i_64_n_5\,
      I2 => \trunc_ln304_1_i_reg_995_reg[7]_i_23_2\(1),
      I3 => \trunc_ln304_1_i_reg_995_reg[7]_i_3_1\,
      I4 => \trunc_ln304_1_i_reg_995_reg[7]_i_3_0\,
      I5 => zext_ln52_2_fu_840_p1(3),
      O => \trunc_ln304_1_i_reg_995[7]_i_36_n_5\
    );
\trunc_ln304_1_i_reg_995[7]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B2BBB2B2B222B2B2"
    )
        port map (
      I0 => \trunc_ln304_1_i_reg_995[7]_i_65_n_5\,
      I1 => \trunc_ln304_1_i_reg_995[7]_i_66_n_5\,
      I2 => \trunc_ln304_1_i_reg_995_reg[7]_i_23_2\(0),
      I3 => \trunc_ln304_1_i_reg_995_reg[7]_i_3_1\,
      I4 => \trunc_ln304_1_i_reg_995_reg[7]_i_3_0\,
      I5 => zext_ln52_2_fu_840_p1(2),
      O => \trunc_ln304_1_i_reg_995[7]_i_37_n_5\
    );
\trunc_ln304_1_i_reg_995[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \trunc_ln304_1_i_reg_995_reg[7]\(6),
      I1 => \trunc_ln304_1_i_reg_995[7]_i_14_n_5\,
      I2 => \trunc_ln304_1_i_reg_995_reg[7]_0\,
      O => \trunc_ln304_1_i_reg_995[7]_i_4_n_5\
    );
\trunc_ln304_1_i_reg_995[7]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699696966996"
    )
        port map (
      I0 => \trunc_ln304_1_i_reg_995[7]_i_34_n_5\,
      I1 => \trunc_ln304_1_i_reg_995[7]_i_54_n_5\,
      I2 => \trunc_ln304_1_i_reg_995_reg[7]_i_23_1\,
      I3 => \trunc_ln304_1_i_reg_995_reg[7]_i_23_2\(4),
      I4 => \trunc_ln304_1_i_reg_995_reg[7]_i_23_0\,
      I5 => zext_ln52_2_fu_840_p1(6),
      O => \trunc_ln304_1_i_reg_995[7]_i_42_n_5\
    );
\trunc_ln304_1_i_reg_995[7]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996669666699969"
    )
        port map (
      I0 => \trunc_ln304_1_i_reg_995[7]_i_35_n_5\,
      I1 => \trunc_ln304_1_i_reg_995[7]_i_59_n_5\,
      I2 => \trunc_ln304_1_i_reg_995_reg[7]_i_23_2\(3),
      I3 => \trunc_ln304_1_i_reg_995_reg[7]_i_23_0\,
      I4 => zext_ln52_2_fu_840_p1(5),
      I5 => \trunc_ln304_1_i_reg_995[7]_i_60_n_5\,
      O => \trunc_ln304_1_i_reg_995[7]_i_43_n_5\
    );
\trunc_ln304_1_i_reg_995[7]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996669666699969"
    )
        port map (
      I0 => \trunc_ln304_1_i_reg_995[7]_i_36_n_5\,
      I1 => \trunc_ln304_1_i_reg_995[7]_i_61_n_5\,
      I2 => \trunc_ln304_1_i_reg_995_reg[7]_i_23_2\(2),
      I3 => \trunc_ln304_1_i_reg_995_reg[7]_i_23_0\,
      I4 => zext_ln52_2_fu_840_p1(4),
      I5 => \trunc_ln304_1_i_reg_995[7]_i_62_n_5\,
      O => \trunc_ln304_1_i_reg_995[7]_i_44_n_5\
    );
\trunc_ln304_1_i_reg_995[7]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996669666699969"
    )
        port map (
      I0 => \trunc_ln304_1_i_reg_995[7]_i_37_n_5\,
      I1 => \trunc_ln304_1_i_reg_995[7]_i_63_n_5\,
      I2 => \trunc_ln304_1_i_reg_995_reg[7]_i_23_2\(1),
      I3 => \trunc_ln304_1_i_reg_995_reg[7]_i_23_0\,
      I4 => zext_ln52_2_fu_840_p1(3),
      I5 => \trunc_ln304_1_i_reg_995[7]_i_64_n_5\,
      O => \trunc_ln304_1_i_reg_995[7]_i_45_n_5\
    );
\trunc_ln304_1_i_reg_995[7]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996669666699969"
    )
        port map (
      I0 => DI(3),
      I1 => \trunc_ln304_1_i_reg_995[7]_i_65_n_5\,
      I2 => \trunc_ln304_1_i_reg_995_reg[7]_i_23_2\(0),
      I3 => \trunc_ln304_1_i_reg_995_reg[7]_i_23_0\,
      I4 => zext_ln52_2_fu_840_p1(2),
      I5 => \trunc_ln304_1_i_reg_995[7]_i_66_n_5\,
      O => \trunc_ln304_1_i_reg_995[7]_i_46_n_5\
    );
\trunc_ln304_1_i_reg_995[7]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666666966696999"
    )
        port map (
      I0 => \trunc_ln304_1_i_reg_995_reg[7]_i_23_3\,
      I1 => \^i_op_assign_i_reg_384_reg[2]\,
      I2 => zext_ln47_fu_682_p1(0),
      I3 => \trunc_ln304_1_i_reg_995_reg[7]_i_23_4\,
      I4 => \trunc_ln304_1_i_reg_995_reg[7]_i_23_5\,
      I5 => \trunc_ln304_1_i_reg_995_reg[7]_i_23_6\,
      O => \trunc_ln304_1_i_reg_995[7]_i_47_n_5\
    );
\trunc_ln304_1_i_reg_995[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \trunc_ln304_1_i_reg_995[7]_i_16_n_5\,
      I1 => \trunc_ln304_1_i_reg_995_reg[7]_i_3_n_20\,
      I2 => \trunc_ln304_1_i_reg_995_reg[7]_i_3_n_19\,
      O => \trunc_ln304_1_i_reg_995[7]_i_5_n_5\
    );
\trunc_ln304_1_i_reg_995[7]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFACCFACCA000A0"
    )
        port map (
      I0 => \trunc_ln304_1_i_reg_995[7]_i_5_0\(5),
      I1 => \trunc_ln304_1_i_reg_995[7]_i_42_0\(4),
      I2 => \trunc_ln304_1_i_reg_995_reg[7]_i_3_3\(4),
      I3 => \trunc_ln304_1_i_reg_995_reg[7]_i_23_0\,
      I4 => \trunc_ln304_1_i_reg_995[7]_i_42_1\(4),
      I5 => \^ram_reg_bram_0_0\,
      O => \trunc_ln304_1_i_reg_995[7]_i_54_n_5\
    );
\trunc_ln304_1_i_reg_995[7]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFACCFACCA000A0"
    )
        port map (
      I0 => \trunc_ln304_1_i_reg_995[7]_i_5_0\(4),
      I1 => \trunc_ln304_1_i_reg_995[7]_i_42_0\(3),
      I2 => \trunc_ln304_1_i_reg_995_reg[7]_i_3_3\(3),
      I3 => \trunc_ln304_1_i_reg_995_reg[7]_i_23_0\,
      I4 => \trunc_ln304_1_i_reg_995[7]_i_42_1\(3),
      I5 => \^ram_reg_bram_0_1\,
      O => \trunc_ln304_1_i_reg_995[7]_i_59_n_5\
    );
\trunc_ln304_1_i_reg_995[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8818117177E7EE8"
    )
        port map (
      I0 => \trunc_ln304_1_i_reg_995[7]_i_14_n_5\,
      I1 => \trunc_ln304_1_i_reg_995_reg[7]\(6),
      I2 => \trunc_ln304_1_i_reg_995_reg[7]_2\,
      I3 => \^o\(7),
      I4 => zext_ln46_fu_640_p1(6),
      I5 => \trunc_ln304_1_i_reg_995_reg[7]_i_3_n_20\,
      O => \trunc_ln304_1_i_reg_995[7]_i_6_n_5\
    );
\trunc_ln304_1_i_reg_995[7]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A6699A5A56699"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\,
      I1 => \trunc_ln304_1_i_reg_995[7]_i_5_0\(5),
      I2 => \trunc_ln304_1_i_reg_995[7]_i_42_0\(4),
      I3 => \trunc_ln304_1_i_reg_995_reg[7]_i_3_3\(4),
      I4 => \trunc_ln304_1_i_reg_995_reg[7]_i_23_0\,
      I5 => \trunc_ln304_1_i_reg_995[7]_i_42_1\(4),
      O => \trunc_ln304_1_i_reg_995[7]_i_60_n_5\
    );
\trunc_ln304_1_i_reg_995[7]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFACCFACCA000A0"
    )
        port map (
      I0 => \trunc_ln304_1_i_reg_995[7]_i_5_0\(3),
      I1 => \trunc_ln304_1_i_reg_995[7]_i_42_0\(2),
      I2 => \trunc_ln304_1_i_reg_995_reg[7]_i_3_3\(2),
      I3 => \trunc_ln304_1_i_reg_995_reg[7]_i_23_0\,
      I4 => \trunc_ln304_1_i_reg_995[7]_i_42_1\(2),
      I5 => \^ram_reg_bram_0_2\,
      O => \trunc_ln304_1_i_reg_995[7]_i_61_n_5\
    );
\trunc_ln304_1_i_reg_995[7]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A6699A5A56699"
    )
        port map (
      I0 => \^ram_reg_bram_0_1\,
      I1 => \trunc_ln304_1_i_reg_995[7]_i_5_0\(4),
      I2 => \trunc_ln304_1_i_reg_995[7]_i_42_0\(3),
      I3 => \trunc_ln304_1_i_reg_995_reg[7]_i_3_3\(3),
      I4 => \trunc_ln304_1_i_reg_995_reg[7]_i_23_0\,
      I5 => \trunc_ln304_1_i_reg_995[7]_i_42_1\(3),
      O => \trunc_ln304_1_i_reg_995[7]_i_62_n_5\
    );
\trunc_ln304_1_i_reg_995[7]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFACCFACCA000A0"
    )
        port map (
      I0 => \trunc_ln304_1_i_reg_995[7]_i_5_0\(2),
      I1 => \trunc_ln304_1_i_reg_995[7]_i_42_0\(1),
      I2 => \trunc_ln304_1_i_reg_995_reg[7]_i_3_3\(1),
      I3 => \trunc_ln304_1_i_reg_995_reg[7]_i_23_0\,
      I4 => \trunc_ln304_1_i_reg_995[7]_i_42_1\(1),
      I5 => \^ram_reg_bram_0_3\,
      O => \trunc_ln304_1_i_reg_995[7]_i_63_n_5\
    );
\trunc_ln304_1_i_reg_995[7]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A6699A5A56699"
    )
        port map (
      I0 => \^ram_reg_bram_0_2\,
      I1 => \trunc_ln304_1_i_reg_995[7]_i_5_0\(3),
      I2 => \trunc_ln304_1_i_reg_995[7]_i_42_0\(2),
      I3 => \trunc_ln304_1_i_reg_995_reg[7]_i_3_3\(2),
      I4 => \trunc_ln304_1_i_reg_995_reg[7]_i_23_0\,
      I5 => \trunc_ln304_1_i_reg_995[7]_i_42_1\(2),
      O => \trunc_ln304_1_i_reg_995[7]_i_64_n_5\
    );
\trunc_ln304_1_i_reg_995[7]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFACCFACCA000A0"
    )
        port map (
      I0 => \trunc_ln304_1_i_reg_995[7]_i_5_0\(1),
      I1 => \trunc_ln304_1_i_reg_995[7]_i_42_0\(0),
      I2 => \trunc_ln304_1_i_reg_995_reg[7]_i_3_3\(0),
      I3 => \trunc_ln304_1_i_reg_995_reg[7]_i_23_0\,
      I4 => \trunc_ln304_1_i_reg_995[7]_i_42_1\(0),
      I5 => \^ram_reg_bram_0_4\,
      O => \trunc_ln304_1_i_reg_995[7]_i_65_n_5\
    );
\trunc_ln304_1_i_reg_995[7]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A6699A5A56699"
    )
        port map (
      I0 => \^ram_reg_bram_0_3\,
      I1 => \trunc_ln304_1_i_reg_995[7]_i_5_0\(2),
      I2 => \trunc_ln304_1_i_reg_995[7]_i_42_0\(1),
      I3 => \trunc_ln304_1_i_reg_995_reg[7]_i_3_3\(1),
      I4 => \trunc_ln304_1_i_reg_995_reg[7]_i_23_0\,
      I5 => \trunc_ln304_1_i_reg_995[7]_i_42_1\(1),
      O => \trunc_ln304_1_i_reg_995[7]_i_66_n_5\
    );
\trunc_ln304_1_i_reg_995[7]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A6699A5A56699"
    )
        port map (
      I0 => \^ram_reg_bram_0_4\,
      I1 => \trunc_ln304_1_i_reg_995[7]_i_5_0\(1),
      I2 => \trunc_ln304_1_i_reg_995[7]_i_42_0\(0),
      I3 => \trunc_ln304_1_i_reg_995_reg[7]_i_3_3\(0),
      I4 => \trunc_ln304_1_i_reg_995_reg[7]_i_23_0\,
      I5 => \trunc_ln304_1_i_reg_995[7]_i_42_1\(0),
      O => \^i_op_assign_i_reg_384_reg[2]\
    );
\trunc_ln304_1_i_reg_995[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A888088"
    )
        port map (
      I0 => add_ln50_3_fu_714_p2(7),
      I1 => zext_ln52_2_fu_840_p1(5),
      I2 => \trunc_ln304_1_i_reg_995_reg[7]_i_3_1\,
      I3 => \trunc_ln304_1_i_reg_995_reg[7]_i_3_0\,
      I4 => src_buf2_V_2_reg_985(5),
      O => \trunc_ln304_1_i_reg_995[7]_i_9_n_5\
    );
\trunc_ln304_1_i_reg_995_reg[3]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \trunc_ln304_1_i_reg_995_reg[3]_i_1_n_5\,
      CO(6) => \trunc_ln304_1_i_reg_995_reg[3]_i_1_n_6\,
      CO(5) => \trunc_ln304_1_i_reg_995_reg[3]_i_1_n_7\,
      CO(4) => \trunc_ln304_1_i_reg_995_reg[3]_i_1_n_8\,
      CO(3) => \trunc_ln304_1_i_reg_995_reg[3]_i_1_n_9\,
      CO(2) => \trunc_ln304_1_i_reg_995_reg[3]_i_1_n_10\,
      CO(1) => \trunc_ln304_1_i_reg_995_reg[3]_i_1_n_11\,
      CO(0) => \trunc_ln304_1_i_reg_995_reg[3]_i_1_n_12\,
      DI(7) => \trunc_ln304_1_i_reg_995[3]_i_2_n_5\,
      DI(6) => \trunc_ln304_1_i_reg_995[3]_i_3_n_5\,
      DI(5) => \trunc_ln304_1_i_reg_995[3]_i_4_n_5\,
      DI(4) => \trunc_ln304_1_i_reg_995[3]_i_5_n_5\,
      DI(3) => \trunc_ln304_1_i_reg_995[3]_i_6_n_5\,
      DI(2) => \trunc_ln304_1_i_reg_995[3]_i_7_n_5\,
      DI(1) => \trunc_ln304_1_i_reg_995_reg[3]_0\(0),
      DI(0) => \trunc_ln304_1_i_reg_995_reg[7]\(0),
      O(7 downto 4) => D(3 downto 0),
      O(3 downto 0) => \NLW_trunc_ln304_1_i_reg_995_reg[3]_i_1_O_UNCONNECTED\(3 downto 0),
      S(7) => \trunc_ln304_1_i_reg_995[3]_i_9_n_5\,
      S(6) => \trunc_ln304_1_i_reg_995[3]_i_10_n_5\,
      S(5) => \trunc_ln304_1_i_reg_995[3]_i_11_n_5\,
      S(4) => \trunc_ln304_1_i_reg_995[3]_i_12_n_5\,
      S(3) => \trunc_ln304_1_i_reg_995[3]_i_13_n_5\,
      S(2 downto 0) => \trunc_ln304_1_i_reg_995_reg[3]_1\(2 downto 0)
    );
\trunc_ln304_1_i_reg_995_reg[7]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln304_1_i_reg_995_reg[3]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_trunc_ln304_1_i_reg_995_reg[7]_i_2_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \trunc_ln304_1_i_reg_995_reg[7]_i_2_n_10\,
      CO(1) => \trunc_ln304_1_i_reg_995_reg[7]_i_2_n_11\,
      CO(0) => \trunc_ln304_1_i_reg_995_reg[7]_i_2_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1) => \trunc_ln304_1_i_reg_995_reg[7]_i_3_n_19\,
      DI(0) => \trunc_ln304_1_i_reg_995[7]_i_4_n_5\,
      O(7 downto 4) => \NLW_trunc_ln304_1_i_reg_995_reg[7]_i_2_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => D(7 downto 4),
      S(7 downto 4) => B"0000",
      S(3) => \trunc_ln304_1_i_reg_995_reg[7]_i_3_n_9\,
      S(2) => \trunc_ln304_1_i_reg_995_reg[7]_i_3_n_18\,
      S(1) => \trunc_ln304_1_i_reg_995[7]_i_5_n_5\,
      S(0) => \trunc_ln304_1_i_reg_995[7]_i_6_n_5\
    );
\trunc_ln304_1_i_reg_995_reg[7]_i_23\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \trunc_ln304_1_i_reg_995_reg[7]_i_23_n_5\,
      CO(6) => \trunc_ln304_1_i_reg_995_reg[7]_i_23_n_6\,
      CO(5) => \trunc_ln304_1_i_reg_995_reg[7]_i_23_n_7\,
      CO(4) => \trunc_ln304_1_i_reg_995_reg[7]_i_23_n_8\,
      CO(3) => \trunc_ln304_1_i_reg_995_reg[7]_i_23_n_9\,
      CO(2) => \trunc_ln304_1_i_reg_995_reg[7]_i_23_n_10\,
      CO(1) => \trunc_ln304_1_i_reg_995_reg[7]_i_23_n_11\,
      CO(0) => \trunc_ln304_1_i_reg_995_reg[7]_i_23_n_12\,
      DI(7) => \trunc_ln304_1_i_reg_995[7]_i_34_n_5\,
      DI(6) => \trunc_ln304_1_i_reg_995[7]_i_35_n_5\,
      DI(5) => \trunc_ln304_1_i_reg_995[7]_i_36_n_5\,
      DI(4) => \trunc_ln304_1_i_reg_995[7]_i_37_n_5\,
      DI(3 downto 0) => DI(3 downto 0),
      O(7 downto 3) => add_ln50_3_fu_714_p2(7 downto 3),
      O(2 downto 0) => \^arrayidx10_i_i539_load_01399_i_i_i_reg_371_reg[7]\(2 downto 0),
      S(7) => \trunc_ln304_1_i_reg_995[7]_i_42_n_5\,
      S(6) => \trunc_ln304_1_i_reg_995[7]_i_43_n_5\,
      S(5) => \trunc_ln304_1_i_reg_995[7]_i_44_n_5\,
      S(4) => \trunc_ln304_1_i_reg_995[7]_i_45_n_5\,
      S(3) => \trunc_ln304_1_i_reg_995[7]_i_46_n_5\,
      S(2) => \trunc_ln304_1_i_reg_995[7]_i_47_n_5\,
      S(1 downto 0) => S(1 downto 0)
    );
\trunc_ln304_1_i_reg_995_reg[7]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln304_1_i_reg_995_reg[7]_i_7_n_5\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_trunc_ln304_1_i_reg_995_reg[7]_i_3_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \trunc_ln304_1_i_reg_995_reg[7]_i_3_n_9\,
      CO(2) => \NLW_trunc_ln304_1_i_reg_995_reg[7]_i_3_CO_UNCONNECTED\(2),
      CO(1) => \trunc_ln304_1_i_reg_995_reg[7]_i_3_n_11\,
      CO(0) => \trunc_ln304_1_i_reg_995_reg[7]_i_3_n_12\,
      DI(7 downto 3) => B"00000",
      DI(2) => \^arrayidx10_i_i539_load_01399_i_i_i_reg_371_reg[7]\(4),
      DI(1) => \trunc_ln304_1_i_reg_995[7]_i_9_n_5\,
      DI(0) => \trunc_ln304_1_i_reg_995[7]_i_10_n_5\,
      O(7 downto 3) => \NLW_trunc_ln304_1_i_reg_995_reg[7]_i_3_O_UNCONNECTED\(7 downto 3),
      O(2) => \trunc_ln304_1_i_reg_995_reg[7]_i_3_n_18\,
      O(1) => \trunc_ln304_1_i_reg_995_reg[7]_i_3_n_19\,
      O(0) => \trunc_ln304_1_i_reg_995_reg[7]_i_3_n_20\,
      S(7 downto 3) => B"00001",
      S(2) => \trunc_ln304_1_i_reg_995_reg[7]_1\(0),
      S(1) => \trunc_ln304_1_i_reg_995[7]_i_12_n_5\,
      S(0) => \trunc_ln304_1_i_reg_995[7]_i_13_n_5\
    );
\trunc_ln304_1_i_reg_995_reg[7]_i_7\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \trunc_ln304_1_i_reg_995_reg[7]_i_7_n_5\,
      CO(6) => \trunc_ln304_1_i_reg_995_reg[7]_i_7_n_6\,
      CO(5) => \trunc_ln304_1_i_reg_995_reg[7]_i_7_n_7\,
      CO(4) => \trunc_ln304_1_i_reg_995_reg[7]_i_7_n_8\,
      CO(3) => \trunc_ln304_1_i_reg_995_reg[7]_i_7_n_9\,
      CO(2) => \trunc_ln304_1_i_reg_995_reg[7]_i_7_n_10\,
      CO(1) => \trunc_ln304_1_i_reg_995_reg[7]_i_7_n_11\,
      CO(0) => \trunc_ln304_1_i_reg_995_reg[7]_i_7_n_12\,
      DI(7) => \trunc_ln304_1_i_reg_995[7]_i_18_n_5\,
      DI(6) => \trunc_ln304_1_i_reg_995[7]_i_19_n_5\,
      DI(5) => \trunc_ln304_1_i_reg_995[7]_i_20_n_5\,
      DI(4) => \trunc_ln304_1_i_reg_995[7]_i_21_n_5\,
      DI(3) => \trunc_ln304_1_i_reg_995[3]_i_16\(0),
      DI(2 downto 1) => \^arrayidx10_i_i539_load_01399_i_i_i_reg_371_reg[7]\(1 downto 0),
      DI(0) => '0',
      O(7 downto 0) => \^o\(7 downto 0),
      S(7) => \trunc_ln304_1_i_reg_995[7]_i_24_n_5\,
      S(6) => \trunc_ln304_1_i_reg_995[7]_i_25_n_5\,
      S(5) => \trunc_ln304_1_i_reg_995[7]_i_26_n_5\,
      S(4) => \trunc_ln304_1_i_reg_995[7]_i_27_n_5\,
      S(3 downto 0) => \trunc_ln304_1_i_reg_995[3]_i_16_0\(3 downto 0)
    );
\trunc_ln304_1_i_reg_995_reg[7]_i_8\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln304_1_i_reg_995_reg[7]_i_23_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_trunc_ln304_1_i_reg_995_reg[7]_i_8_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \^arrayidx10_i_i539_load_01399_i_i_i_reg_371_reg[7]\(4),
      CO(0) => \NLW_trunc_ln304_1_i_reg_995_reg[7]_i_8_CO_UNCONNECTED\(0),
      DI(7 downto 1) => B"0000000",
      DI(0) => \trunc_ln304_1_i_reg_995[7]_i_32_n_5\,
      O(7 downto 1) => \NLW_trunc_ln304_1_i_reg_995_reg[7]_i_8_O_UNCONNECTED\(7 downto 1),
      O(0) => \^arrayidx10_i_i539_load_01399_i_i_i_reg_371_reg[7]\(3),
      S(7 downto 1) => B"0000001",
      S(0) => \trunc_ln304_1_i_reg_995[7]_i_33_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram_26 is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln882_fu_467_p2 : out STD_LOGIC;
    \p_load8_reg_952_reg[1]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    buf_0_V_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_block_pp1_stage0_subdone : in STD_LOGIC;
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    p_46_in : in STD_LOGIC;
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_bram_0_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_bram_0_4 : in STD_LOGIC;
    ap_enable_reg_pp1_iter1 : in STD_LOGIC;
    ram_reg_bram_0_5 : in STD_LOGIC;
    gray_img_src_data_empty_n : in STD_LOGIC;
    \empty_reg_287_reg[0]\ : in STD_LOGIC;
    \empty_reg_287_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram_26 : entity is "edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram_26;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram_26 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[2]_i_3_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_4_n_5\ : STD_LOGIC;
  signal buf_0_V_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal buf_0_V_ce1 : STD_LOGIC;
  signal buf_0_V_we1 : STD_LOGIC;
  signal \^icmp_ln882_fu_467_p2\ : STD_LOGIC;
  signal ram_reg_bram_0_i_23_n_5 : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 15360;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "buf_0_V_U/edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SDP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_bram_0 : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_bram_0 : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_1 : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_10__0\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_11__0\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_12__0\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_13__0\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_22 : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_3__0\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_5__0\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_6__0\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_7__0\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_8__0\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_9__1\ : label is "soft_lutpair233";
begin
  E(0) <= \^e\(0);
  icmp_ln882_fu_467_p2 <= \^icmp_ln882_fu_467_p2\;
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => ram_reg_bram_0_0(2),
      I1 => ram_reg_bram_0_0(4),
      I2 => ram_reg_bram_0_0(8),
      I3 => ram_reg_bram_0_0(9),
      I4 => \ap_CS_fsm[2]_i_3_n_5\,
      I5 => \ap_CS_fsm[2]_i_4_n_5\,
      O => \^icmp_ln882_fu_467_p2\
    );
\ap_CS_fsm[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
        port map (
      I0 => ram_reg_bram_0_0(1),
      I1 => ram_reg_bram_0_0(0),
      I2 => ram_reg_bram_0_0(6),
      I3 => ram_reg_bram_0_0(3),
      O => \ap_CS_fsm[2]_i_3_n_5\
    );
\ap_CS_fsm[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => ram_reg_bram_0_0(7),
      I1 => ram_reg_bram_0_0(5),
      I2 => ram_reg_bram_0_0(10),
      I3 => ram_reg_bram_0_0(1),
      O => \ap_CS_fsm[2]_i_4_n_5\
    );
\empty_reg_287[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FB0000000000"
    )
        port map (
      I0 => gray_img_src_data_empty_n,
      I1 => \empty_reg_287_reg[0]\,
      I2 => \empty_reg_287_reg[0]_0\,
      I3 => ram_reg_bram_0_3(0),
      I4 => \^icmp_ln882_fu_467_p2\,
      I5 => ap_enable_reg_pp0_iter0,
      O => \^e\(0)
    );
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => buf_0_V_address1(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => Q(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => DOUTBDOUT(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => buf_0_V_we1,
      ENBWREN => buf_0_V_ce0,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => buf_0_V_ce1,
      WEA(0) => buf_0_V_ce1,
      WEBWE(3 downto 0) => B"0000"
    );
ram_reg_bram_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^e\(0),
      I1 => ram_reg_bram_0_i_23_n_5,
      I2 => ap_block_pp1_stage0_subdone,
      O => buf_0_V_we1
    );
\ram_reg_bram_0_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_0(3),
      I1 => ram_reg_bram_0_i_23_n_5,
      I2 => ram_reg_bram_0_1(3),
      O => buf_0_V_address1(3)
    );
\ram_reg_bram_0_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_0(2),
      I1 => ram_reg_bram_0_i_23_n_5,
      I2 => ram_reg_bram_0_1(2),
      O => buf_0_V_address1(2)
    );
\ram_reg_bram_0_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_0(1),
      I1 => ram_reg_bram_0_i_23_n_5,
      I2 => ram_reg_bram_0_1(1),
      O => buf_0_V_address1(1)
    );
\ram_reg_bram_0_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_0(0),
      I1 => ram_reg_bram_0_i_23_n_5,
      I2 => ram_reg_bram_0_1(0),
      O => buf_0_V_address1(0)
    );
ram_reg_bram_0_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => p_46_in,
      I2 => ram_reg_bram_0_i_23_n_5,
      I3 => ap_block_pp1_stage0_subdone,
      O => buf_0_V_ce1
    );
ram_reg_bram_0_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBFFFF"
    )
        port map (
      I0 => ram_reg_bram_0_2(1),
      I1 => ram_reg_bram_0_3(1),
      I2 => ram_reg_bram_0_2(0),
      I3 => ram_reg_bram_0_4,
      I4 => ap_enable_reg_pp1_iter1,
      O => ram_reg_bram_0_i_23_n_5
    );
ram_reg_bram_0_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFFFFFFFFF"
    )
        port map (
      I0 => ram_reg_bram_0_2(1),
      I1 => ram_reg_bram_0_3(1),
      I2 => ram_reg_bram_0_2(0),
      I3 => ap_enable_reg_pp1_iter1,
      I4 => ram_reg_bram_0_4,
      I5 => ram_reg_bram_0_5,
      O => \p_load8_reg_952_reg[1]\
    );
\ram_reg_bram_0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_0(10),
      I1 => ram_reg_bram_0_i_23_n_5,
      I2 => ram_reg_bram_0_1(10),
      O => buf_0_V_address1(10)
    );
\ram_reg_bram_0_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_0(9),
      I1 => ram_reg_bram_0_i_23_n_5,
      I2 => ram_reg_bram_0_1(9),
      O => buf_0_V_address1(9)
    );
\ram_reg_bram_0_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_0(8),
      I1 => ram_reg_bram_0_i_23_n_5,
      I2 => ram_reg_bram_0_1(8),
      O => buf_0_V_address1(8)
    );
\ram_reg_bram_0_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_0(7),
      I1 => ram_reg_bram_0_i_23_n_5,
      I2 => ram_reg_bram_0_1(7),
      O => buf_0_V_address1(7)
    );
\ram_reg_bram_0_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_0(6),
      I1 => ram_reg_bram_0_i_23_n_5,
      I2 => ram_reg_bram_0_1(6),
      O => buf_0_V_address1(6)
    );
\ram_reg_bram_0_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_0(5),
      I1 => ram_reg_bram_0_i_23_n_5,
      I2 => ram_reg_bram_0_1(5),
      O => buf_0_V_address1(5)
    );
\ram_reg_bram_0_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_0(4),
      I1 => ram_reg_bram_0_i_23_n_5,
      I2 => ram_reg_bram_0_1(4),
      O => buf_0_V_address1(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFDuplicate_rows_2_1080_1920_3_1_5_1920_s is
  port (
    start_once_reg : out STD_LOGIC;
    \icmp_ln882_1_reg_149_reg[0]_0\ : out STD_LOGIC;
    \empty_reg_94_reg[0]_0\ : out STD_LOGIC;
    xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_1\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    gradx2_mat_data_full_n : in STD_LOGIC;
    grady1_mat_data_full_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    start_for_xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_full_n : in STD_LOGIC;
    start_for_xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_full_n : in STD_LOGIC;
    xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_ap_start : in STD_LOGIC;
    \icmp_ln882_1_reg_149_reg[0]_1\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFDuplicate_rows_2_1080_1920_3_1_5_1920_s;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFDuplicate_rows_2_1080_1920_3_1_5_1920_s is
  signal add_ln695_1_fu_134_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln695_fu_122_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln695_reg_144 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \add_ln695_reg_144[10]_i_2_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_2__7_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_3__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_4__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_5_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_6_n_5\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__7_n_5\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__0_n_5\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_5 : STD_LOGIC;
  signal empty_84_reg_105 : STD_LOGIC;
  signal empty_84_reg_1050 : STD_LOGIC;
  signal \empty_84_reg_105[10]_i_4_n_5\ : STD_LOGIC;
  signal empty_84_reg_105_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal empty_reg_94 : STD_LOGIC;
  signal \^empty_reg_94_reg[0]_0\ : STD_LOGIC;
  signal \empty_reg_94_reg_n_5_[0]\ : STD_LOGIC;
  signal \empty_reg_94_reg_n_5_[10]\ : STD_LOGIC;
  signal \empty_reg_94_reg_n_5_[1]\ : STD_LOGIC;
  signal \empty_reg_94_reg_n_5_[2]\ : STD_LOGIC;
  signal \empty_reg_94_reg_n_5_[3]\ : STD_LOGIC;
  signal \empty_reg_94_reg_n_5_[4]\ : STD_LOGIC;
  signal \empty_reg_94_reg_n_5_[5]\ : STD_LOGIC;
  signal \empty_reg_94_reg_n_5_[6]\ : STD_LOGIC;
  signal \empty_reg_94_reg_n_5_[7]\ : STD_LOGIC;
  signal \empty_reg_94_reg_n_5_[8]\ : STD_LOGIC;
  signal \empty_reg_94_reg_n_5_[9]\ : STD_LOGIC;
  signal icmp_ln882_1_fu_128_p2 : STD_LOGIC;
  signal \icmp_ln882_1_reg_149[0]_i_1_n_5\ : STD_LOGIC;
  signal \^icmp_ln882_1_reg_149_reg[0]_0\ : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  signal \start_once_reg_i_1__0_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln695_reg_144[1]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \add_ln695_reg_144[2]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \add_ln695_reg_144[3]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \add_ln695_reg_144[4]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \add_ln695_reg_144[6]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \add_ln695_reg_144[8]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \add_ln695_reg_144[9]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__9\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_3__0\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__7\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_3\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_5\ : label is "soft_lutpair293";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of \empty_84_reg_105[0]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \empty_84_reg_105[1]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \empty_84_reg_105[2]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \empty_84_reg_105[3]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \empty_84_reg_105[4]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \empty_84_reg_105[6]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \empty_84_reg_105[8]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \empty_84_reg_105[9]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__5\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_4__1\ : label is "soft_lutpair285";
begin
  \empty_reg_94_reg[0]_0\ <= \^empty_reg_94_reg[0]_0\;
  \icmp_ln882_1_reg_149_reg[0]_0\ <= \^icmp_ln882_1_reg_149_reg[0]_0\;
  start_once_reg <= \^start_once_reg\;
\add_ln695_reg_144[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \empty_reg_94_reg_n_5_[0]\,
      O => add_ln695_fu_122_p2(0)
    );
\add_ln695_reg_144[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF00800000"
    )
        port map (
      I0 => \empty_reg_94_reg_n_5_[9]\,
      I1 => \empty_reg_94_reg_n_5_[7]\,
      I2 => \empty_reg_94_reg_n_5_[6]\,
      I3 => \add_ln695_reg_144[10]_i_2_n_5\,
      I4 => \empty_reg_94_reg_n_5_[8]\,
      I5 => \empty_reg_94_reg_n_5_[10]\,
      O => add_ln695_fu_122_p2(10)
    );
\add_ln695_reg_144[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \empty_reg_94_reg_n_5_[2]\,
      I1 => \empty_reg_94_reg_n_5_[0]\,
      I2 => \empty_reg_94_reg_n_5_[1]\,
      I3 => \empty_reg_94_reg_n_5_[3]\,
      I4 => \empty_reg_94_reg_n_5_[4]\,
      I5 => \empty_reg_94_reg_n_5_[5]\,
      O => \add_ln695_reg_144[10]_i_2_n_5\
    );
\add_ln695_reg_144[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \empty_reg_94_reg_n_5_[0]\,
      I1 => \empty_reg_94_reg_n_5_[1]\,
      O => add_ln695_fu_122_p2(1)
    );
\add_ln695_reg_144[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \empty_reg_94_reg_n_5_[1]\,
      I1 => \empty_reg_94_reg_n_5_[0]\,
      I2 => \empty_reg_94_reg_n_5_[2]\,
      O => add_ln695_fu_122_p2(2)
    );
\add_ln695_reg_144[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \empty_reg_94_reg_n_5_[2]\,
      I1 => \empty_reg_94_reg_n_5_[0]\,
      I2 => \empty_reg_94_reg_n_5_[1]\,
      I3 => \empty_reg_94_reg_n_5_[3]\,
      O => add_ln695_fu_122_p2(3)
    );
\add_ln695_reg_144[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \empty_reg_94_reg_n_5_[3]\,
      I1 => \empty_reg_94_reg_n_5_[1]\,
      I2 => \empty_reg_94_reg_n_5_[0]\,
      I3 => \empty_reg_94_reg_n_5_[2]\,
      I4 => \empty_reg_94_reg_n_5_[4]\,
      O => add_ln695_fu_122_p2(4)
    );
\add_ln695_reg_144[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \empty_reg_94_reg_n_5_[2]\,
      I1 => \empty_reg_94_reg_n_5_[0]\,
      I2 => \empty_reg_94_reg_n_5_[1]\,
      I3 => \empty_reg_94_reg_n_5_[3]\,
      I4 => \empty_reg_94_reg_n_5_[4]\,
      I5 => \empty_reg_94_reg_n_5_[5]\,
      O => add_ln695_fu_122_p2(5)
    );
\add_ln695_reg_144[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln695_reg_144[10]_i_2_n_5\,
      I1 => \empty_reg_94_reg_n_5_[6]\,
      O => add_ln695_fu_122_p2(6)
    );
\add_ln695_reg_144[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln695_reg_144[10]_i_2_n_5\,
      I1 => \empty_reg_94_reg_n_5_[6]\,
      I2 => \empty_reg_94_reg_n_5_[7]\,
      O => add_ln695_fu_122_p2(7)
    );
\add_ln695_reg_144[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => \empty_reg_94_reg_n_5_[7]\,
      I1 => \empty_reg_94_reg_n_5_[6]\,
      I2 => \add_ln695_reg_144[10]_i_2_n_5\,
      I3 => \empty_reg_94_reg_n_5_[8]\,
      O => add_ln695_fu_122_p2(8)
    );
\add_ln695_reg_144[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => \empty_reg_94_reg_n_5_[8]\,
      I1 => \add_ln695_reg_144[10]_i_2_n_5\,
      I2 => \empty_reg_94_reg_n_5_[6]\,
      I3 => \empty_reg_94_reg_n_5_[7]\,
      I4 => \empty_reg_94_reg_n_5_[9]\,
      O => add_ln695_fu_122_p2(9)
    );
\add_ln695_reg_144_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln695_fu_122_p2(0),
      Q => add_ln695_reg_144(0),
      R => '0'
    );
\add_ln695_reg_144_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln695_fu_122_p2(10),
      Q => add_ln695_reg_144(10),
      R => '0'
    );
\add_ln695_reg_144_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln695_fu_122_p2(1),
      Q => add_ln695_reg_144(1),
      R => '0'
    );
\add_ln695_reg_144_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln695_fu_122_p2(2),
      Q => add_ln695_reg_144(2),
      R => '0'
    );
\add_ln695_reg_144_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln695_fu_122_p2(3),
      Q => add_ln695_reg_144(3),
      R => '0'
    );
\add_ln695_reg_144_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln695_fu_122_p2(4),
      Q => add_ln695_reg_144(4),
      R => '0'
    );
\add_ln695_reg_144_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln695_fu_122_p2(5),
      Q => add_ln695_reg_144(5),
      R => '0'
    );
\add_ln695_reg_144_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln695_fu_122_p2(6),
      Q => add_ln695_reg_144(6),
      R => '0'
    );
\add_ln695_reg_144_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln695_fu_122_p2(7),
      Q => add_ln695_reg_144(7),
      R => '0'
    );
\add_ln695_reg_144_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln695_fu_122_p2(8),
      Q => add_ln695_reg_144(8),
      R => '0'
    );
\add_ln695_reg_144_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln695_fu_122_p2(9),
      Q => add_ln695_reg_144(9),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07FF0000FFFFFFFF"
    )
        port map (
      I0 => start_for_xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_full_n,
      I1 => start_for_xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_full_n,
      I2 => \^start_once_reg\,
      I3 => xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_ap_start,
      I4 => \ap_CS_fsm_reg_n_5_[0]\,
      I5 => \^empty_reg_94_reg[0]_0\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFFFFFF"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_3__0_n_5\,
      I1 => \ap_CS_fsm[2]_i_4__0_n_5\,
      I2 => \empty_reg_94_reg_n_5_[0]\,
      I3 => \empty_reg_94_reg_n_5_[1]\,
      I4 => \empty_reg_94_reg_n_5_[2]\,
      I5 => ap_CS_fsm_state2,
      O => \^empty_reg_94_reg[0]_0\
    );
\ap_CS_fsm[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8000000"
    )
        port map (
      I0 => start_for_xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_full_n,
      I1 => start_for_xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_full_n,
      I2 => \^start_once_reg\,
      I3 => xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_ap_start,
      I4 => \ap_CS_fsm_reg_n_5_[0]\,
      I5 => ap_CS_fsm_state5,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70F0FFFF"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2_n_5\,
      I1 => icmp_ln882_1_fu_128_p2,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => \ap_CS_fsm[2]_i_2__7_n_5\,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000008FFFFFFFF"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_3__0_n_5\,
      I1 => \ap_CS_fsm[2]_i_4__0_n_5\,
      I2 => \empty_reg_94_reg_n_5_[0]\,
      I3 => \empty_reg_94_reg_n_5_[1]\,
      I4 => \empty_reg_94_reg_n_5_[2]\,
      I5 => ap_CS_fsm_state2,
      O => \ap_CS_fsm[2]_i_2__7_n_5\
    );
\ap_CS_fsm[2]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \empty_reg_94_reg_n_5_[6]\,
      I1 => \empty_reg_94_reg_n_5_[5]\,
      I2 => \empty_reg_94_reg_n_5_[4]\,
      I3 => \empty_reg_94_reg_n_5_[3]\,
      O => \ap_CS_fsm[2]_i_3__0_n_5\
    );
\ap_CS_fsm[2]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \empty_reg_94_reg_n_5_[9]\,
      I1 => \empty_reg_94_reg_n_5_[10]\,
      I2 => \empty_reg_94_reg_n_5_[8]\,
      I3 => \empty_reg_94_reg_n_5_[7]\,
      O => \ap_CS_fsm[2]_i_4__0_n_5\
    );
\ap_CS_fsm[3]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2_n_5\,
      I1 => icmp_ln882_1_fu_128_p2,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter0,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00ECFFFF"
    )
        port map (
      I0 => grady1_mat_data_full_n,
      I1 => \^icmp_ln882_1_reg_149_reg[0]_0\,
      I2 => gradx2_mat_data_full_n,
      I3 => \icmp_ln882_1_reg_149_reg[0]_1\,
      I4 => ap_enable_reg_pp0_iter1_reg_n_5,
      O => \ap_CS_fsm[3]_i_2_n_5\
    );
\ap_CS_fsm[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_5_n_5\,
      I1 => \ap_CS_fsm[3]_i_6_n_5\,
      I2 => empty_84_reg_105_reg(0),
      I3 => empty_84_reg_105_reg(1),
      I4 => empty_84_reg_105_reg(2),
      O => icmp_ln882_1_fu_128_p2
    );
\ap_CS_fsm[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => empty_84_reg_105_reg(6),
      I1 => empty_84_reg_105_reg(5),
      I2 => empty_84_reg_105_reg(4),
      I3 => empty_84_reg_105_reg(3),
      O => \ap_CS_fsm[3]_i_5_n_5\
    );
\ap_CS_fsm[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => empty_84_reg_105_reg(10),
      I1 => empty_84_reg_105_reg(9),
      I2 => empty_84_reg_105_reg(8),
      I3 => empty_84_reg_105_reg(7),
      O => \ap_CS_fsm[3]_i_6_n_5\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_5_[0]\,
      S => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => SR(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state5,
      R => SR(0)
    );
\ap_enable_reg_pp0_iter0_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70007070F000F0F0"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2_n_5\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_rst_n,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => \ap_CS_fsm[2]_i_2__7_n_5\,
      I5 => icmp_ln882_1_fu_128_p2,
      O => \ap_enable_reg_pp0_iter0_i_1__7_n_5\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__7_n_5\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008888A000A000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \ap_CS_fsm[2]_i_2__7_n_5\,
      I4 => icmp_ln882_1_fu_128_p2,
      I5 => \ap_CS_fsm[3]_i_2_n_5\,
      O => \ap_enable_reg_pp0_iter1_i_1__0_n_5\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__0_n_5\,
      Q => ap_enable_reg_pp0_iter1_reg_n_5,
      R => '0'
    );
\empty_84_reg_105[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_84_reg_105_reg(0),
      O => add_ln695_1_fu_134_p2(0)
    );
\empty_84_reg_105[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF7F"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2_n_5\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => icmp_ln882_1_fu_128_p2,
      I4 => \ap_CS_fsm[2]_i_2__7_n_5\,
      O => empty_84_reg_105
    );
\empty_84_reg_105[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2_n_5\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => icmp_ln882_1_fu_128_p2,
      O => empty_84_reg_1050
    );
\empty_84_reg_105[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF00800000"
    )
        port map (
      I0 => empty_84_reg_105_reg(9),
      I1 => empty_84_reg_105_reg(7),
      I2 => empty_84_reg_105_reg(6),
      I3 => \empty_84_reg_105[10]_i_4_n_5\,
      I4 => empty_84_reg_105_reg(8),
      I5 => empty_84_reg_105_reg(10),
      O => add_ln695_1_fu_134_p2(10)
    );
\empty_84_reg_105[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => empty_84_reg_105_reg(2),
      I1 => empty_84_reg_105_reg(0),
      I2 => empty_84_reg_105_reg(1),
      I3 => empty_84_reg_105_reg(3),
      I4 => empty_84_reg_105_reg(4),
      I5 => empty_84_reg_105_reg(5),
      O => \empty_84_reg_105[10]_i_4_n_5\
    );
\empty_84_reg_105[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => empty_84_reg_105_reg(0),
      I1 => empty_84_reg_105_reg(1),
      O => add_ln695_1_fu_134_p2(1)
    );
\empty_84_reg_105[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => empty_84_reg_105_reg(1),
      I1 => empty_84_reg_105_reg(0),
      I2 => empty_84_reg_105_reg(2),
      O => add_ln695_1_fu_134_p2(2)
    );
\empty_84_reg_105[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => empty_84_reg_105_reg(2),
      I1 => empty_84_reg_105_reg(0),
      I2 => empty_84_reg_105_reg(1),
      I3 => empty_84_reg_105_reg(3),
      O => add_ln695_1_fu_134_p2(3)
    );
\empty_84_reg_105[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => empty_84_reg_105_reg(3),
      I1 => empty_84_reg_105_reg(1),
      I2 => empty_84_reg_105_reg(0),
      I3 => empty_84_reg_105_reg(2),
      I4 => empty_84_reg_105_reg(4),
      O => add_ln695_1_fu_134_p2(4)
    );
\empty_84_reg_105[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => empty_84_reg_105_reg(2),
      I1 => empty_84_reg_105_reg(0),
      I2 => empty_84_reg_105_reg(1),
      I3 => empty_84_reg_105_reg(3),
      I4 => empty_84_reg_105_reg(4),
      I5 => empty_84_reg_105_reg(5),
      O => add_ln695_1_fu_134_p2(5)
    );
\empty_84_reg_105[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \empty_84_reg_105[10]_i_4_n_5\,
      I1 => empty_84_reg_105_reg(6),
      O => add_ln695_1_fu_134_p2(6)
    );
\empty_84_reg_105[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \empty_84_reg_105[10]_i_4_n_5\,
      I1 => empty_84_reg_105_reg(6),
      I2 => empty_84_reg_105_reg(7),
      O => add_ln695_1_fu_134_p2(7)
    );
\empty_84_reg_105[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => empty_84_reg_105_reg(7),
      I1 => empty_84_reg_105_reg(6),
      I2 => \empty_84_reg_105[10]_i_4_n_5\,
      I3 => empty_84_reg_105_reg(8),
      O => add_ln695_1_fu_134_p2(8)
    );
\empty_84_reg_105[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => empty_84_reg_105_reg(8),
      I1 => \empty_84_reg_105[10]_i_4_n_5\,
      I2 => empty_84_reg_105_reg(6),
      I3 => empty_84_reg_105_reg(7),
      I4 => empty_84_reg_105_reg(9),
      O => add_ln695_1_fu_134_p2(9)
    );
\empty_84_reg_105_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_84_reg_1050,
      D => add_ln695_1_fu_134_p2(0),
      Q => empty_84_reg_105_reg(0),
      R => empty_84_reg_105
    );
\empty_84_reg_105_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_84_reg_1050,
      D => add_ln695_1_fu_134_p2(10),
      Q => empty_84_reg_105_reg(10),
      R => empty_84_reg_105
    );
\empty_84_reg_105_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_84_reg_1050,
      D => add_ln695_1_fu_134_p2(1),
      Q => empty_84_reg_105_reg(1),
      R => empty_84_reg_105
    );
\empty_84_reg_105_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_84_reg_1050,
      D => add_ln695_1_fu_134_p2(2),
      Q => empty_84_reg_105_reg(2),
      R => empty_84_reg_105
    );
\empty_84_reg_105_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_84_reg_1050,
      D => add_ln695_1_fu_134_p2(3),
      Q => empty_84_reg_105_reg(3),
      R => empty_84_reg_105
    );
\empty_84_reg_105_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_84_reg_1050,
      D => add_ln695_1_fu_134_p2(4),
      Q => empty_84_reg_105_reg(4),
      R => empty_84_reg_105
    );
\empty_84_reg_105_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_84_reg_1050,
      D => add_ln695_1_fu_134_p2(5),
      Q => empty_84_reg_105_reg(5),
      R => empty_84_reg_105
    );
\empty_84_reg_105_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_84_reg_1050,
      D => add_ln695_1_fu_134_p2(6),
      Q => empty_84_reg_105_reg(6),
      R => empty_84_reg_105
    );
\empty_84_reg_105_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_84_reg_1050,
      D => add_ln695_1_fu_134_p2(7),
      Q => empty_84_reg_105_reg(7),
      R => empty_84_reg_105
    );
\empty_84_reg_105_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_84_reg_1050,
      D => add_ln695_1_fu_134_p2(8),
      Q => empty_84_reg_105_reg(8),
      R => empty_84_reg_105
    );
\empty_84_reg_105_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_84_reg_1050,
      D => add_ln695_1_fu_134_p2(9),
      Q => empty_84_reg_105_reg(9),
      R => empty_84_reg_105
    );
\empty_reg_94[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040400040004000"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_ap_start,
      I3 => \^start_once_reg\,
      I4 => start_for_xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_full_n,
      I5 => start_for_xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_full_n,
      O => empty_reg_94
    );
\empty_reg_94_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln695_reg_144(0),
      Q => \empty_reg_94_reg_n_5_[0]\,
      R => empty_reg_94
    );
\empty_reg_94_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln695_reg_144(10),
      Q => \empty_reg_94_reg_n_5_[10]\,
      R => empty_reg_94
    );
\empty_reg_94_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln695_reg_144(1),
      Q => \empty_reg_94_reg_n_5_[1]\,
      R => empty_reg_94
    );
\empty_reg_94_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln695_reg_144(2),
      Q => \empty_reg_94_reg_n_5_[2]\,
      R => empty_reg_94
    );
\empty_reg_94_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln695_reg_144(3),
      Q => \empty_reg_94_reg_n_5_[3]\,
      R => empty_reg_94
    );
\empty_reg_94_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln695_reg_144(4),
      Q => \empty_reg_94_reg_n_5_[4]\,
      R => empty_reg_94
    );
\empty_reg_94_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln695_reg_144(5),
      Q => \empty_reg_94_reg_n_5_[5]\,
      R => empty_reg_94
    );
\empty_reg_94_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln695_reg_144(6),
      Q => \empty_reg_94_reg_n_5_[6]\,
      R => empty_reg_94
    );
\empty_reg_94_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln695_reg_144(7),
      Q => \empty_reg_94_reg_n_5_[7]\,
      R => empty_reg_94
    );
\empty_reg_94_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln695_reg_144(8),
      Q => \empty_reg_94_reg_n_5_[8]\,
      R => empty_reg_94
    );
\empty_reg_94_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln695_reg_144(9),
      Q => \empty_reg_94_reg_n_5_[9]\,
      R => empty_reg_94
    );
\icmp_ln882_1_reg_149[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2_n_5\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => icmp_ln882_1_fu_128_p2,
      I3 => \^icmp_ln882_1_reg_149_reg[0]_0\,
      O => \icmp_ln882_1_reg_149[0]_i_1_n_5\
    );
\icmp_ln882_1_reg_149_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln882_1_reg_149[0]_i_1_n_5\,
      Q => \^icmp_ln882_1_reg_149_reg[0]_0\,
      R => '0'
    );
\internal_empty_n_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFFFF"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2_n_5\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \^icmp_ln882_1_reg_149_reg[0]_0\,
      I4 => gradx2_mat_data_full_n,
      O => \ap_CS_fsm_reg[2]_0\
    );
\internal_empty_n_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFFFF"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2_n_5\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \^icmp_ln882_1_reg_149_reg[0]_0\,
      I4 => grady1_mat_data_full_n,
      O => \ap_CS_fsm_reg[2]_1\
    );
\mOutPtr[1]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2_n_5\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \^icmp_ln882_1_reg_149_reg[0]_0\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      O => xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read
    );
\start_once_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ECCC0000"
    )
        port map (
      I0 => xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_ap_start,
      I1 => \^start_once_reg\,
      I2 => start_for_xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_full_n,
      I3 => start_for_xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_full_n,
      I4 => \^empty_reg_94_reg[0]_0\,
      O => \start_once_reg_i_1__0_n_5\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \start_once_reg_i_1__0_n_5\,
      Q => \^start_once_reg\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFFindmax3x3_3_0_12_s is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \l20_buf_V_2_reg_942_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \agg_tmp12_i_i_0_i_reg_448_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \agg_tmp12_i_i_0_i_reg_448_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \agg_tmp12_i_i_0_i_reg_448_reg[15]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \l00_buf_V_2_reg_930_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \agg_tmp12_i_i_0_i_reg_448_reg[15]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \l10_buf_V_2_reg_936_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \agg_tmp12_i_i_0_i_reg_448_reg[15]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \agg_tmp12_i_i_0_i_reg_448_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG[0][1]_i_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG[0][1]_i_7_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG[0][1]_i_7_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG[0][1]_i_7_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG[0][1]_i_8\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG[0][1]_i_8_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG[0][1]_i_8_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG[0][1]_i_8_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG[0][0]_i_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG[0][0]_i_2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG[0][0]_i_2_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG[0][0]_i_2_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG[0][0]_i_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG[0][0]_i_5_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG[0][0]_i_5_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG[0][0]_i_5_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[0][1]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[0][1]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFFindmax3x3_3_0_12_s;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFFindmax3x3_3_0_12_s is
  signal icmp_ln886_1_fu_198_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln886_1_fu_198_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln886_1_fu_198_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln886_1_fu_198_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln886_1_fu_198_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln886_1_fu_198_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln886_1_fu_198_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln886_fu_138_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln886_fu_138_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln886_fu_138_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln886_fu_138_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln886_fu_138_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln886_fu_138_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln886_fu_138_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln890_1_fu_132_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln890_1_fu_132_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln890_1_fu_132_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln890_1_fu_132_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln890_1_fu_132_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln890_1_fu_132_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln890_1_fu_132_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln890_2_fu_160_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln890_2_fu_160_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln890_2_fu_160_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln890_2_fu_160_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln890_2_fu_160_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln890_2_fu_160_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln890_2_fu_160_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln890_3_fu_174_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln890_3_fu_174_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln890_3_fu_174_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln890_3_fu_174_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln890_3_fu_174_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln890_3_fu_174_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln890_3_fu_174_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln890_4_fu_180_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln890_4_fu_180_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln890_4_fu_180_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln890_4_fu_180_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln890_4_fu_180_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln890_4_fu_180_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln890_4_fu_180_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln890_5_fu_192_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln890_5_fu_192_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln890_5_fu_192_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln890_5_fu_192_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln890_5_fu_192_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln890_5_fu_192_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln890_5_fu_192_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln890_6_fu_216_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln890_6_fu_216_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln890_6_fu_216_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln890_6_fu_216_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln890_6_fu_216_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln890_6_fu_216_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln890_6_fu_216_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln890_7_fu_222_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln890_7_fu_222_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln890_7_fu_222_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln890_7_fu_222_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln890_7_fu_222_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln890_7_fu_222_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln890_7_fu_222_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln890_fu_120_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln890_fu_120_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln890_fu_120_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln890_fu_120_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln890_fu_120_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln890_fu_120_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln890_fu_120_p2_carry_n_9 : STD_LOGIC;
  signal NLW_icmp_ln886_1_fu_198_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln886_fu_138_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln890_1_fu_132_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln890_2_fu_160_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln890_3_fu_174_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln890_4_fu_180_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln890_5_fu_192_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln890_6_fu_216_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln890_7_fu_222_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln890_fu_120_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln886_1_fu_198_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln886_fu_138_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln890_1_fu_132_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln890_2_fu_160_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln890_3_fu_174_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln890_4_fu_180_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln890_5_fu_192_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln890_6_fu_216_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln890_7_fu_222_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln890_fu_120_p2_carry : label is 11;
begin
icmp_ln886_1_fu_198_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \agg_tmp12_i_i_0_i_reg_448_reg[15]_0\(0),
      CO(6) => icmp_ln886_1_fu_198_p2_carry_n_6,
      CO(5) => icmp_ln886_1_fu_198_p2_carry_n_7,
      CO(4) => icmp_ln886_1_fu_198_p2_carry_n_8,
      CO(3) => icmp_ln886_1_fu_198_p2_carry_n_9,
      CO(2) => icmp_ln886_1_fu_198_p2_carry_n_10,
      CO(1) => icmp_ln886_1_fu_198_p2_carry_n_11,
      CO(0) => icmp_ln886_1_fu_198_p2_carry_n_12,
      DI(7 downto 0) => \SRL_SIG[0][1]_i_8\(7 downto 0),
      O(7 downto 0) => NLW_icmp_ln886_1_fu_198_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 0) => \SRL_SIG[0][1]_i_8_0\(7 downto 0)
    );
icmp_ln886_fu_138_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \l10_buf_V_2_reg_936_reg[15]\(0),
      CO(6) => icmp_ln886_fu_138_p2_carry_n_6,
      CO(5) => icmp_ln886_fu_138_p2_carry_n_7,
      CO(4) => icmp_ln886_fu_138_p2_carry_n_8,
      CO(3) => icmp_ln886_fu_138_p2_carry_n_9,
      CO(2) => icmp_ln886_fu_138_p2_carry_n_10,
      CO(1) => icmp_ln886_fu_138_p2_carry_n_11,
      CO(0) => icmp_ln886_fu_138_p2_carry_n_12,
      DI(7 downto 0) => \SRL_SIG[0][0]_i_5\(7 downto 0),
      O(7 downto 0) => NLW_icmp_ln886_fu_138_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 0) => \SRL_SIG[0][0]_i_5_0\(7 downto 0)
    );
icmp_ln890_1_fu_132_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \agg_tmp12_i_i_0_i_reg_448_reg[15]_3\(0),
      CO(6) => icmp_ln890_1_fu_132_p2_carry_n_6,
      CO(5) => icmp_ln890_1_fu_132_p2_carry_n_7,
      CO(4) => icmp_ln890_1_fu_132_p2_carry_n_8,
      CO(3) => icmp_ln890_1_fu_132_p2_carry_n_9,
      CO(2) => icmp_ln890_1_fu_132_p2_carry_n_10,
      CO(1) => icmp_ln890_1_fu_132_p2_carry_n_11,
      CO(0) => icmp_ln890_1_fu_132_p2_carry_n_12,
      DI(7 downto 0) => \SRL_SIG[0][0]_i_5_1\(7 downto 0),
      O(7 downto 0) => NLW_icmp_ln890_1_fu_132_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 0) => \SRL_SIG[0][0]_i_5_2\(7 downto 0)
    );
icmp_ln890_2_fu_160_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \agg_tmp12_i_i_0_i_reg_448_reg[14]\(0),
      CO(6) => icmp_ln890_2_fu_160_p2_carry_n_6,
      CO(5) => icmp_ln890_2_fu_160_p2_carry_n_7,
      CO(4) => icmp_ln890_2_fu_160_p2_carry_n_8,
      CO(3) => icmp_ln890_2_fu_160_p2_carry_n_9,
      CO(2) => icmp_ln890_2_fu_160_p2_carry_n_10,
      CO(1) => icmp_ln890_2_fu_160_p2_carry_n_11,
      CO(0) => icmp_ln890_2_fu_160_p2_carry_n_12,
      DI(7 downto 0) => \SRL_SIG_reg[0][1]\(7 downto 0),
      O(7 downto 0) => NLW_icmp_ln890_2_fu_160_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 0) => \SRL_SIG_reg[0][1]_0\(7 downto 0)
    );
icmp_ln890_3_fu_174_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \l00_buf_V_2_reg_930_reg[14]\(0),
      CO(6) => icmp_ln890_3_fu_174_p2_carry_n_6,
      CO(5) => icmp_ln890_3_fu_174_p2_carry_n_7,
      CO(4) => icmp_ln890_3_fu_174_p2_carry_n_8,
      CO(3) => icmp_ln890_3_fu_174_p2_carry_n_9,
      CO(2) => icmp_ln890_3_fu_174_p2_carry_n_10,
      CO(1) => icmp_ln890_3_fu_174_p2_carry_n_11,
      CO(0) => icmp_ln890_3_fu_174_p2_carry_n_12,
      DI(7 downto 0) => \SRL_SIG[0][0]_i_2\(7 downto 0),
      O(7 downto 0) => NLW_icmp_ln890_3_fu_174_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 0) => \SRL_SIG[0][0]_i_2_0\(7 downto 0)
    );
icmp_ln890_4_fu_180_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \agg_tmp12_i_i_0_i_reg_448_reg[15]_2\(0),
      CO(6) => icmp_ln890_4_fu_180_p2_carry_n_6,
      CO(5) => icmp_ln890_4_fu_180_p2_carry_n_7,
      CO(4) => icmp_ln890_4_fu_180_p2_carry_n_8,
      CO(3) => icmp_ln890_4_fu_180_p2_carry_n_9,
      CO(2) => icmp_ln890_4_fu_180_p2_carry_n_10,
      CO(1) => icmp_ln890_4_fu_180_p2_carry_n_11,
      CO(0) => icmp_ln890_4_fu_180_p2_carry_n_12,
      DI(7 downto 0) => \SRL_SIG[0][0]_i_2_1\(7 downto 0),
      O(7 downto 0) => NLW_icmp_ln890_4_fu_180_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 0) => \SRL_SIG[0][0]_i_2_2\(7 downto 0)
    );
icmp_ln890_5_fu_192_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \agg_tmp12_i_i_0_i_reg_448_reg[15]_1\(0),
      CO(6) => icmp_ln890_5_fu_192_p2_carry_n_6,
      CO(5) => icmp_ln890_5_fu_192_p2_carry_n_7,
      CO(4) => icmp_ln890_5_fu_192_p2_carry_n_8,
      CO(3) => icmp_ln890_5_fu_192_p2_carry_n_9,
      CO(2) => icmp_ln890_5_fu_192_p2_carry_n_10,
      CO(1) => icmp_ln890_5_fu_192_p2_carry_n_11,
      CO(0) => icmp_ln890_5_fu_192_p2_carry_n_12,
      DI(7 downto 0) => \SRL_SIG[0][1]_i_8_1\(7 downto 0),
      O(7 downto 0) => NLW_icmp_ln890_5_fu_192_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 0) => \SRL_SIG[0][1]_i_8_2\(7 downto 0)
    );
icmp_ln890_6_fu_216_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \agg_tmp12_i_i_0_i_reg_448_reg[15]\(0),
      CO(6) => icmp_ln890_6_fu_216_p2_carry_n_6,
      CO(5) => icmp_ln890_6_fu_216_p2_carry_n_7,
      CO(4) => icmp_ln890_6_fu_216_p2_carry_n_8,
      CO(3) => icmp_ln890_6_fu_216_p2_carry_n_9,
      CO(2) => icmp_ln890_6_fu_216_p2_carry_n_10,
      CO(1) => icmp_ln890_6_fu_216_p2_carry_n_11,
      CO(0) => icmp_ln890_6_fu_216_p2_carry_n_12,
      DI(7 downto 0) => \SRL_SIG[0][1]_i_7_1\(7 downto 0),
      O(7 downto 0) => NLW_icmp_ln890_6_fu_216_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 0) => \SRL_SIG[0][1]_i_7_2\(7 downto 0)
    );
icmp_ln890_7_fu_222_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \l20_buf_V_2_reg_942_reg[14]\(0),
      CO(6) => icmp_ln890_7_fu_222_p2_carry_n_6,
      CO(5) => icmp_ln890_7_fu_222_p2_carry_n_7,
      CO(4) => icmp_ln890_7_fu_222_p2_carry_n_8,
      CO(3) => icmp_ln890_7_fu_222_p2_carry_n_9,
      CO(2) => icmp_ln890_7_fu_222_p2_carry_n_10,
      CO(1) => icmp_ln890_7_fu_222_p2_carry_n_11,
      CO(0) => icmp_ln890_7_fu_222_p2_carry_n_12,
      DI(7 downto 0) => \SRL_SIG[0][1]_i_7\(7 downto 0),
      O(7 downto 0) => NLW_icmp_ln890_7_fu_222_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 0) => \SRL_SIG[0][1]_i_7_0\(7 downto 0)
    );
icmp_ln890_fu_120_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => CO(0),
      CO(6) => icmp_ln890_fu_120_p2_carry_n_6,
      CO(5) => icmp_ln890_fu_120_p2_carry_n_7,
      CO(4) => icmp_ln890_fu_120_p2_carry_n_8,
      CO(3) => icmp_ln890_fu_120_p2_carry_n_9,
      CO(2) => icmp_ln890_fu_120_p2_carry_n_10,
      CO(1) => icmp_ln890_fu_120_p2_carry_n_11,
      CO(0) => icmp_ln890_fu_120_p2_carry_n_12,
      DI(7 downto 0) => DI(7 downto 0),
      O(7 downto 0) => NLW_icmp_ln890_fu_120_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 0) => S(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_s is
  port (
    grp_read_r_fu_76_ap_start_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_nms_mat_410_read : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : out STD_LOGIC;
    mOutPtr110_out : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_read_r_fu_76_ap_start_reg_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    mOutPtr110_out_0 : out STD_LOGIC;
    \ref_tmp_assign_2_reg_139_reg[1]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    \icmp_ln104_reg_125_reg[0]_0\ : in STD_LOGIC;
    nms_mat_data_empty_n : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    gray_img_dst_data_full_n : in STD_LOGIC;
    xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_ap_start : in STD_LOGIC;
    grp_read_r_fu_76_ap_start_reg_reg_1 : in STD_LOGIC;
    xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_ap_start : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    start_for_xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_full_n : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_s;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_s is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[2]_i_2__3_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_3__3_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[33]_i_1_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[34]_i_2_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[34]_i_3_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[34]_i_4_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[34]_i_5_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2__1_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_3__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_2__0_n_5\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage10 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage11 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage12 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage13 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage14 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage15 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage16 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage17 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage18 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage19 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage20 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage21 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage22 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage23 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage24 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage25 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage26 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage27 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage28 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage29 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage30 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage31 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state36 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__2_n_5\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_i_2_n_5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter10 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__4_n_5\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_5 : STD_LOGIC;
  signal \^grp_read_r_fu_76_ap_start_reg\ : STD_LOGIC;
  signal grp_read_r_fu_76_ap_start_reg2 : STD_LOGIC;
  signal grp_read_r_fu_76_ap_start_reg3 : STD_LOGIC;
  signal grp_read_r_fu_76_ap_start_reg46_out : STD_LOGIC;
  signal grp_read_r_fu_76_ap_start_reg5 : STD_LOGIC;
  signal grp_read_r_fu_76_ap_start_reg_i_10_n_5 : STD_LOGIC;
  signal grp_read_r_fu_76_ap_start_reg_i_11_n_5 : STD_LOGIC;
  signal grp_read_r_fu_76_ap_start_reg_i_12_n_5 : STD_LOGIC;
  signal grp_read_r_fu_76_ap_start_reg_i_13_n_5 : STD_LOGIC;
  signal grp_read_r_fu_76_ap_start_reg_i_14_n_5 : STD_LOGIC;
  signal grp_read_r_fu_76_ap_start_reg_i_15_n_5 : STD_LOGIC;
  signal grp_read_r_fu_76_ap_start_reg_i_16_n_5 : STD_LOGIC;
  signal grp_read_r_fu_76_ap_start_reg_i_17_n_5 : STD_LOGIC;
  signal grp_read_r_fu_76_ap_start_reg_i_18_n_5 : STD_LOGIC;
  signal grp_read_r_fu_76_ap_start_reg_i_1_n_5 : STD_LOGIC;
  signal grp_read_r_fu_76_ap_start_reg_i_2_n_5 : STD_LOGIC;
  signal grp_read_r_fu_76_ap_start_reg_i_3_n_5 : STD_LOGIC;
  signal grp_read_r_fu_76_ap_start_reg_i_4_n_5 : STD_LOGIC;
  signal grp_read_r_fu_76_ap_start_reg_i_5_n_5 : STD_LOGIC;
  signal grp_read_r_fu_76_ap_start_reg_i_6_n_5 : STD_LOGIC;
  signal grp_read_r_fu_76_ap_start_reg_i_7_n_5 : STD_LOGIC;
  signal grp_read_r_fu_76_ap_start_reg_i_9_n_5 : STD_LOGIC;
  signal i_1_fu_88_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal i_1_reg_120 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \i_1_reg_120[10]_i_2_n_5\ : STD_LOGIC;
  signal \i_1_reg_120[7]_i_2_n_5\ : STD_LOGIC;
  signal i_reg_53 : STD_LOGIC;
  signal \i_reg_53_reg_n_5_[0]\ : STD_LOGIC;
  signal \i_reg_53_reg_n_5_[10]\ : STD_LOGIC;
  signal \i_reg_53_reg_n_5_[1]\ : STD_LOGIC;
  signal \i_reg_53_reg_n_5_[2]\ : STD_LOGIC;
  signal \i_reg_53_reg_n_5_[3]\ : STD_LOGIC;
  signal \i_reg_53_reg_n_5_[4]\ : STD_LOGIC;
  signal \i_reg_53_reg_n_5_[5]\ : STD_LOGIC;
  signal \i_reg_53_reg_n_5_[6]\ : STD_LOGIC;
  signal \i_reg_53_reg_n_5_[7]\ : STD_LOGIC;
  signal \i_reg_53_reg_n_5_[8]\ : STD_LOGIC;
  signal \i_reg_53_reg_n_5_[9]\ : STD_LOGIC;
  signal icmp_ln104_reg_125 : STD_LOGIC;
  signal \icmp_ln104_reg_125[0]_i_1_n_5\ : STD_LOGIC;
  signal j_1_fu_110_p2 : STD_LOGIC_VECTOR ( 10 downto 5 );
  signal j_1_reg_144 : STD_LOGIC_VECTOR ( 10 downto 5 );
  signal j_reg_64 : STD_LOGIC;
  signal j_reg_640 : STD_LOGIC;
  signal \j_reg_64[10]_i_4_n_5\ : STD_LOGIC;
  signal \j_reg_64[10]_i_5_n_5\ : STD_LOGIC;
  signal \j_reg_64[10]_i_6_n_5\ : STD_LOGIC;
  signal \j_reg_64_reg_n_5_[10]\ : STD_LOGIC;
  signal \j_reg_64_reg_n_5_[5]\ : STD_LOGIC;
  signal \j_reg_64_reg_n_5_[6]\ : STD_LOGIC;
  signal \j_reg_64_reg_n_5_[7]\ : STD_LOGIC;
  signal \j_reg_64_reg_n_5_[8]\ : STD_LOGIC;
  signal \j_reg_64_reg_n_5_[9]\ : STD_LOGIC;
  signal \mOutPtr[1]_i_4__0_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_7_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__9\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2__3\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_3__3\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \ap_CS_fsm[34]_i_3\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \ap_CS_fsm[34]_i_4\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_2__1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_2__0\ : label is "soft_lutpair315";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[18]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[19]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[20]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[21]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[22]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[23]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[24]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[25]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[26]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[27]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[28]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[29]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[30]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[31]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[32]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[33]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[34]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter0_i_1__2\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of grp_read_r_fu_76_ap_start_reg_i_16 : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of grp_read_r_fu_76_ap_start_reg_i_2 : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of grp_read_r_fu_76_ap_start_reg_i_7 : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \i_1_reg_120[1]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \i_1_reg_120[2]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \i_1_reg_120[3]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \i_1_reg_120[4]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \i_1_reg_120[6]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \i_1_reg_120[7]_i_2\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \i_1_reg_120[8]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \i_1_reg_120[9]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \j_1_reg_144[6]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \j_1_reg_144[7]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \j_1_reg_144[8]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \j_1_reg_144[9]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \j_reg_64[10]_i_5\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \j_reg_64[10]_i_6\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_7\ : label is "soft_lutpair317";
begin
  Q(0) <= \^q\(0);
  grp_read_r_fu_76_ap_start_reg <= \^grp_read_r_fu_76_ap_start_reg\;
\ap_CS_fsm[0]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F22"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \j_reg_64[10]_i_4_n_5\,
      I2 => xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_ap_start,
      I3 => \ap_CS_fsm_reg_n_5_[0]\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_ap_start,
      I2 => ap_CS_fsm_state36,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5D5D5D5D5FFD5D5"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2__3_n_5\,
      I1 => \ap_CS_fsm[33]_i_1_n_5\,
      I2 => ap_CS_fsm_pp0_stage31,
      I3 => nms_mat_data_empty_n,
      I4 => \^grp_read_r_fu_76_ap_start_reg\,
      I5 => \ap_CS_fsm[2]_i_3__3_n_5\,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \j_reg_64[10]_i_4_n_5\,
      I1 => ap_CS_fsm_state2,
      O => \ap_CS_fsm[2]_i_2__3_n_5\
    );
\ap_CS_fsm[2]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => icmp_ln104_reg_125,
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => ap_CS_fsm_pp0_stage0,
      O => \ap_CS_fsm[2]_i_3__3_n_5\
    );
\ap_CS_fsm[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => icmp_ln104_reg_125,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \^grp_read_r_fu_76_ap_start_reg\,
      I3 => nms_mat_data_empty_n,
      O => \ap_CS_fsm[33]_i_1_n_5\
    );
\ap_CS_fsm[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444F4444444"
    )
        port map (
      I0 => \ap_CS_fsm[34]_i_2_n_5\,
      I1 => \ap_CS_fsm[34]_i_3_n_5\,
      I2 => \ap_CS_fsm[34]_i_4_n_5\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter1_reg_n_5,
      I5 => \ap_CS_fsm[34]_i_5_n_5\,
      O => ap_NS_fsm(34)
    );
\ap_CS_fsm[34]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \j_reg_64_reg_n_5_[9]\,
      I1 => \j_reg_64_reg_n_5_[7]\,
      I2 => \j_reg_64_reg_n_5_[8]\,
      I3 => \j_reg_64_reg_n_5_[10]\,
      O => \ap_CS_fsm[34]_i_2_n_5\
    );
\ap_CS_fsm[34]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A00"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => icmp_ln104_reg_125,
      I3 => ap_enable_reg_pp0_iter0,
      O => \ap_CS_fsm[34]_i_3_n_5\
    );
\ap_CS_fsm[34]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D000"
    )
        port map (
      I0 => \^grp_read_r_fu_76_ap_start_reg\,
      I1 => nms_mat_data_empty_n,
      I2 => icmp_ln104_reg_125,
      I3 => ap_enable_reg_pp0_iter0,
      O => \ap_CS_fsm[34]_i_4_n_5\
    );
\ap_CS_fsm[34]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => j_1_reg_144(8),
      I1 => j_1_reg_144(7),
      I2 => j_1_reg_144(10),
      I3 => j_1_reg_144(9),
      O => \ap_CS_fsm[34]_i_5_n_5\
    );
\ap_CS_fsm[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55D00000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \ap_CS_fsm[34]_i_5_n_5\,
      I2 => \icmp_ln104_reg_125_reg[0]_0\,
      I3 => \ap_CS_fsm[3]_i_2__1_n_5\,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \ap_CS_fsm[3]_i_3__0_n_5\,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_5,
      I1 => icmp_ln104_reg_125,
      O => \ap_CS_fsm[3]_i_2__1_n_5\
    );
\ap_CS_fsm[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A00FFFF2A002A00"
    )
        port map (
      I0 => \ap_CS_fsm[34]_i_2_n_5\,
      I1 => icmp_ln104_reg_125,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \ap_CS_fsm[33]_i_1_n_5\,
      I5 => ap_CS_fsm_pp0_stage1,
      O => \ap_CS_fsm[3]_i_3__0_n_5\
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF4000CCCCCCCC"
    )
        port map (
      I0 => gray_img_dst_data_full_n,
      I1 => \^q\(0),
      I2 => icmp_ln104_reg_125,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => \ap_CS_fsm[33]_i_1_n_5\,
      O => ap_NS_fsm(6)
    );
\ap_CS_fsm[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFF0200CECC0200"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage5,
      I1 => \ap_CS_fsm[7]_i_2__0_n_5\,
      I2 => nms_mat_data_empty_n,
      I3 => \^grp_read_r_fu_76_ap_start_reg\,
      I4 => \^q\(0),
      I5 => gray_img_dst_data_full_n,
      O => ap_NS_fsm(7)
    );
\ap_CS_fsm[7]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => icmp_ln104_reg_125,
      O => \ap_CS_fsm[7]_i_2__0_n_5\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_5_[0]\,
      S => SR(0)
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[33]_i_1_n_5\,
      D => ap_CS_fsm_pp0_stage7,
      Q => ap_CS_fsm_pp0_stage8,
      R => SR(0)
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[33]_i_1_n_5\,
      D => ap_CS_fsm_pp0_stage8,
      Q => ap_CS_fsm_pp0_stage9,
      R => SR(0)
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[33]_i_1_n_5\,
      D => ap_CS_fsm_pp0_stage9,
      Q => ap_CS_fsm_pp0_stage10,
      R => SR(0)
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[33]_i_1_n_5\,
      D => ap_CS_fsm_pp0_stage10,
      Q => ap_CS_fsm_pp0_stage11,
      R => SR(0)
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[33]_i_1_n_5\,
      D => ap_CS_fsm_pp0_stage11,
      Q => ap_CS_fsm_pp0_stage12,
      R => SR(0)
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[33]_i_1_n_5\,
      D => ap_CS_fsm_pp0_stage12,
      Q => ap_CS_fsm_pp0_stage13,
      R => SR(0)
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[33]_i_1_n_5\,
      D => ap_CS_fsm_pp0_stage13,
      Q => ap_CS_fsm_pp0_stage14,
      R => SR(0)
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[33]_i_1_n_5\,
      D => ap_CS_fsm_pp0_stage14,
      Q => ap_CS_fsm_pp0_stage15,
      R => SR(0)
    );
\ap_CS_fsm_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[33]_i_1_n_5\,
      D => ap_CS_fsm_pp0_stage15,
      Q => ap_CS_fsm_pp0_stage16,
      R => SR(0)
    );
\ap_CS_fsm_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[33]_i_1_n_5\,
      D => ap_CS_fsm_pp0_stage16,
      Q => ap_CS_fsm_pp0_stage17,
      R => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => SR(0)
    );
\ap_CS_fsm_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[33]_i_1_n_5\,
      D => ap_CS_fsm_pp0_stage17,
      Q => ap_CS_fsm_pp0_stage18,
      R => SR(0)
    );
\ap_CS_fsm_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[33]_i_1_n_5\,
      D => ap_CS_fsm_pp0_stage18,
      Q => ap_CS_fsm_pp0_stage19,
      R => SR(0)
    );
\ap_CS_fsm_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[33]_i_1_n_5\,
      D => ap_CS_fsm_pp0_stage19,
      Q => ap_CS_fsm_pp0_stage20,
      R => SR(0)
    );
\ap_CS_fsm_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[33]_i_1_n_5\,
      D => ap_CS_fsm_pp0_stage20,
      Q => ap_CS_fsm_pp0_stage21,
      R => SR(0)
    );
\ap_CS_fsm_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[33]_i_1_n_5\,
      D => ap_CS_fsm_pp0_stage21,
      Q => ap_CS_fsm_pp0_stage22,
      R => SR(0)
    );
\ap_CS_fsm_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[33]_i_1_n_5\,
      D => ap_CS_fsm_pp0_stage22,
      Q => ap_CS_fsm_pp0_stage23,
      R => SR(0)
    );
\ap_CS_fsm_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[33]_i_1_n_5\,
      D => ap_CS_fsm_pp0_stage23,
      Q => ap_CS_fsm_pp0_stage24,
      R => SR(0)
    );
\ap_CS_fsm_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[33]_i_1_n_5\,
      D => ap_CS_fsm_pp0_stage24,
      Q => ap_CS_fsm_pp0_stage25,
      R => SR(0)
    );
\ap_CS_fsm_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[33]_i_1_n_5\,
      D => ap_CS_fsm_pp0_stage25,
      Q => ap_CS_fsm_pp0_stage26,
      R => SR(0)
    );
\ap_CS_fsm_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[33]_i_1_n_5\,
      D => ap_CS_fsm_pp0_stage26,
      Q => ap_CS_fsm_pp0_stage27,
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => SR(0)
    );
\ap_CS_fsm_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[33]_i_1_n_5\,
      D => ap_CS_fsm_pp0_stage27,
      Q => ap_CS_fsm_pp0_stage28,
      R => SR(0)
    );
\ap_CS_fsm_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[33]_i_1_n_5\,
      D => ap_CS_fsm_pp0_stage28,
      Q => ap_CS_fsm_pp0_stage29,
      R => SR(0)
    );
\ap_CS_fsm_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[33]_i_1_n_5\,
      D => ap_CS_fsm_pp0_stage29,
      Q => ap_CS_fsm_pp0_stage30,
      R => SR(0)
    );
\ap_CS_fsm_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[33]_i_1_n_5\,
      D => ap_CS_fsm_pp0_stage30,
      Q => ap_CS_fsm_pp0_stage31,
      R => SR(0)
    );
\ap_CS_fsm_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(34),
      Q => ap_CS_fsm_state36,
      R => SR(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_pp0_stage1,
      R => SR(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[33]_i_1_n_5\,
      D => ap_CS_fsm_pp0_stage1,
      Q => ap_CS_fsm_pp0_stage2,
      R => SR(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[33]_i_1_n_5\,
      D => ap_CS_fsm_pp0_stage2,
      Q => ap_CS_fsm_pp0_stage3,
      R => SR(0)
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => \^q\(0),
      R => SR(0)
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_pp0_stage5,
      R => SR(0)
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[33]_i_1_n_5\,
      D => ap_CS_fsm_pp0_stage5,
      Q => ap_CS_fsm_pp0_stage6,
      R => SR(0)
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[33]_i_1_n_5\,
      D => ap_CS_fsm_pp0_stage6,
      Q => ap_CS_fsm_pp0_stage7,
      R => SR(0)
    );
\ap_enable_reg_pp0_iter0_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \ap_CS_fsm[2]_i_2__3_n_5\,
      I3 => ap_enable_reg_pp0_iter0_i_2_n_5,
      O => \ap_enable_reg_pp0_iter0_i_1__2_n_5\
    );
ap_enable_reg_pp0_iter0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCFCFCFFFCFCFCF"
    )
        port map (
      I0 => \ap_CS_fsm[34]_i_5_n_5\,
      I1 => \ap_CS_fsm[34]_i_2_n_5\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln104_reg_125,
      I4 => ap_enable_reg_pp0_iter1_reg_n_5,
      I5 => \icmp_ln104_reg_125_reg[0]_0\,
      O => ap_enable_reg_pp0_iter0_i_2_n_5
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__2_n_5\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88A08800"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_enable_reg_pp0_iter10,
      I4 => \ap_CS_fsm[2]_i_2__3_n_5\,
      O => \ap_enable_reg_pp0_iter1_i_1__4_n_5\
    );
\ap_enable_reg_pp0_iter1_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0FCFC00F0F4FC"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_5,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_CS_fsm_pp0_stage31,
      I3 => icmp_ln104_reg_125,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => \icmp_ln104_reg_125_reg[0]_0\,
      O => ap_enable_reg_pp0_iter10
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__4_n_5\,
      Q => ap_enable_reg_pp0_iter1_reg_n_5,
      R => '0'
    );
grp_read_r_fu_76_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEAFFFFFAEA0000"
    )
        port map (
      I0 => grp_read_r_fu_76_ap_start_reg_i_2_n_5,
      I1 => grp_read_r_fu_76_ap_start_reg_i_3_n_5,
      I2 => \ap_CS_fsm[34]_i_4_n_5\,
      I3 => grp_read_r_fu_76_ap_start_reg_i_4_n_5,
      I4 => grp_read_r_fu_76_ap_start_reg_i_5_n_5,
      I5 => \^grp_read_r_fu_76_ap_start_reg\,
      O => grp_read_r_fu_76_ap_start_reg_i_1_n_5
    );
grp_read_r_fu_76_ap_start_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ap_CS_fsm[7]_i_2__0_n_5\,
      I2 => \^grp_read_r_fu_76_ap_start_reg\,
      I3 => nms_mat_data_empty_n,
      I4 => grp_read_r_fu_76_ap_start_reg_i_2_n_5,
      I5 => grp_read_r_fu_76_ap_start_reg_i_15_n_5,
      O => grp_read_r_fu_76_ap_start_reg_i_10_n_5
    );
grp_read_r_fu_76_ap_start_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => grp_read_r_fu_76_ap_start_reg_i_14_n_5,
      I1 => ap_CS_fsm_pp0_stage20,
      I2 => ap_CS_fsm_pp0_stage19,
      I3 => ap_CS_fsm_pp0_stage22,
      I4 => ap_CS_fsm_pp0_stage21,
      I5 => grp_read_r_fu_76_ap_start_reg_i_16_n_5,
      O => grp_read_r_fu_76_ap_start_reg_i_11_n_5
    );
grp_read_r_fu_76_ap_start_reg_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage8,
      I1 => ap_CS_fsm_pp0_stage7,
      I2 => ap_CS_fsm_pp0_stage10,
      I3 => ap_CS_fsm_pp0_stage9,
      O => grp_read_r_fu_76_ap_start_reg_i_12_n_5
    );
grp_read_r_fu_76_ap_start_reg_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage13,
      I1 => ap_CS_fsm_pp0_stage14,
      I2 => ap_CS_fsm_pp0_stage11,
      I3 => ap_CS_fsm_pp0_stage12,
      I4 => grp_read_r_fu_76_ap_start_reg_i_17_n_5,
      O => grp_read_r_fu_76_ap_start_reg_i_13_n_5
    );
grp_read_r_fu_76_ap_start_reg_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage24,
      I1 => ap_CS_fsm_pp0_stage23,
      I2 => ap_CS_fsm_pp0_stage26,
      I3 => ap_CS_fsm_pp0_stage25,
      O => grp_read_r_fu_76_ap_start_reg_i_14_n_5
    );
grp_read_r_fu_76_ap_start_reg_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A00000A0A0C000"
    )
        port map (
      I0 => nms_mat_data_empty_n,
      I1 => \ap_CS_fsm[34]_i_5_n_5\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => \^grp_read_r_fu_76_ap_start_reg\,
      I5 => \ap_CS_fsm[7]_i_2__0_n_5\,
      O => grp_read_r_fu_76_ap_start_reg_i_15_n_5
    );
grp_read_r_fu_76_ap_start_reg_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage29,
      I1 => ap_CS_fsm_pp0_stage30,
      I2 => ap_CS_fsm_pp0_stage27,
      I3 => ap_CS_fsm_pp0_stage28,
      I4 => grp_read_r_fu_76_ap_start_reg_i_18_n_5,
      O => grp_read_r_fu_76_ap_start_reg_i_16_n_5
    );
grp_read_r_fu_76_ap_start_reg_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage16,
      I1 => ap_CS_fsm_pp0_stage15,
      I2 => ap_CS_fsm_pp0_stage18,
      I3 => ap_CS_fsm_pp0_stage17,
      O => grp_read_r_fu_76_ap_start_reg_i_17_n_5
    );
grp_read_r_fu_76_ap_start_reg_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage31,
      I1 => gray_img_dst_data_full_n,
      I2 => \^q\(0),
      I3 => ap_CS_fsm_pp0_stage1,
      O => grp_read_r_fu_76_ap_start_reg_i_18_n_5
    );
grp_read_r_fu_76_ap_start_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => icmp_ln104_reg_125,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \ap_CS_fsm[34]_i_2_n_5\,
      O => grp_read_r_fu_76_ap_start_reg_i_2_n_5
    );
grp_read_r_fu_76_ap_start_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888888888888888"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => j_1_reg_144(9),
      I3 => j_1_reg_144(10),
      I4 => j_1_reg_144(7),
      I5 => j_1_reg_144(8),
      O => grp_read_r_fu_76_ap_start_reg_i_3_n_5
    );
grp_read_r_fu_76_ap_start_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => grp_read_r_fu_76_ap_start_reg_i_6_n_5,
      I1 => grp_read_r_fu_76_ap_start_reg_i_7_n_5,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => grp_read_r_fu_76_ap_start_reg_reg_1,
      I4 => ap_CS_fsm_pp0_stage31,
      I5 => grp_read_r_fu_76_ap_start_reg_i_9_n_5,
      O => grp_read_r_fu_76_ap_start_reg_i_4_n_5
    );
grp_read_r_fu_76_ap_start_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBABFBABFBABAAAA"
    )
        port map (
      I0 => grp_read_r_fu_76_ap_start_reg_i_10_n_5,
      I1 => \ap_CS_fsm[7]_i_2__0_n_5\,
      I2 => \^grp_read_r_fu_76_ap_start_reg\,
      I3 => nms_mat_data_empty_n,
      I4 => grp_read_r_fu_76_ap_start_reg_i_6_n_5,
      I5 => grp_read_r_fu_76_ap_start_reg_i_11_n_5,
      O => grp_read_r_fu_76_ap_start_reg_i_5_n_5
    );
grp_read_r_fu_76_ap_start_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => grp_read_r_fu_76_ap_start_reg_i_12_n_5,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => ap_CS_fsm_pp0_stage6,
      I4 => ap_CS_fsm_pp0_stage5,
      I5 => grp_read_r_fu_76_ap_start_reg_i_13_n_5,
      O => grp_read_r_fu_76_ap_start_reg_i_6_n_5
    );
grp_read_r_fu_76_ap_start_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage28,
      I1 => ap_CS_fsm_pp0_stage27,
      I2 => ap_CS_fsm_pp0_stage30,
      I3 => ap_CS_fsm_pp0_stage29,
      O => grp_read_r_fu_76_ap_start_reg_i_7_n_5
    );
grp_read_r_fu_76_ap_start_reg_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage21,
      I1 => ap_CS_fsm_pp0_stage22,
      I2 => ap_CS_fsm_pp0_stage19,
      I3 => ap_CS_fsm_pp0_stage20,
      I4 => grp_read_r_fu_76_ap_start_reg_i_14_n_5,
      O => grp_read_r_fu_76_ap_start_reg_i_9_n_5
    );
grp_read_r_fu_76_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_read_r_fu_76_ap_start_reg_i_1_n_5,
      Q => \^grp_read_r_fu_76_ap_start_reg\,
      R => SR(0)
    );
\i_1_reg_120[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_reg_53_reg_n_5_[0]\,
      O => i_1_fu_88_p2(0)
    );
\i_1_reg_120[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC6CCCCCCCCCCCCC"
    )
        port map (
      I0 => \i_reg_53_reg_n_5_[9]\,
      I1 => \i_reg_53_reg_n_5_[10]\,
      I2 => \i_reg_53_reg_n_5_[7]\,
      I3 => \i_1_reg_120[10]_i_2_n_5\,
      I4 => \i_reg_53_reg_n_5_[6]\,
      I5 => \i_reg_53_reg_n_5_[8]\,
      O => i_1_fu_88_p2(10)
    );
\i_1_reg_120[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \i_reg_53_reg_n_5_[2]\,
      I1 => \i_reg_53_reg_n_5_[0]\,
      I2 => \i_reg_53_reg_n_5_[1]\,
      I3 => \i_reg_53_reg_n_5_[5]\,
      I4 => \i_reg_53_reg_n_5_[3]\,
      I5 => \i_reg_53_reg_n_5_[4]\,
      O => \i_1_reg_120[10]_i_2_n_5\
    );
\i_1_reg_120[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_reg_53_reg_n_5_[0]\,
      I1 => \i_reg_53_reg_n_5_[1]\,
      O => i_1_fu_88_p2(1)
    );
\i_1_reg_120[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_reg_53_reg_n_5_[1]\,
      I1 => \i_reg_53_reg_n_5_[0]\,
      I2 => \i_reg_53_reg_n_5_[2]\,
      O => i_1_fu_88_p2(2)
    );
\i_1_reg_120[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \i_reg_53_reg_n_5_[2]\,
      I1 => \i_reg_53_reg_n_5_[0]\,
      I2 => \i_reg_53_reg_n_5_[1]\,
      I3 => \i_reg_53_reg_n_5_[3]\,
      O => i_1_fu_88_p2(3)
    );
\i_1_reg_120[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \i_reg_53_reg_n_5_[3]\,
      I1 => \i_reg_53_reg_n_5_[1]\,
      I2 => \i_reg_53_reg_n_5_[0]\,
      I3 => \i_reg_53_reg_n_5_[2]\,
      I4 => \i_reg_53_reg_n_5_[4]\,
      O => i_1_fu_88_p2(4)
    );
\i_1_reg_120[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \i_reg_53_reg_n_5_[3]\,
      I1 => \i_reg_53_reg_n_5_[4]\,
      I2 => \i_reg_53_reg_n_5_[1]\,
      I3 => \i_reg_53_reg_n_5_[0]\,
      I4 => \i_reg_53_reg_n_5_[2]\,
      I5 => \i_reg_53_reg_n_5_[5]\,
      O => i_1_fu_88_p2(5)
    );
\i_1_reg_120[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F0080"
    )
        port map (
      I0 => \i_reg_53_reg_n_5_[4]\,
      I1 => \i_reg_53_reg_n_5_[3]\,
      I2 => \i_reg_53_reg_n_5_[5]\,
      I3 => \i_1_reg_120[7]_i_2_n_5\,
      I4 => \i_reg_53_reg_n_5_[6]\,
      O => i_1_fu_88_p2(6)
    );
\i_1_reg_120[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFF20000000"
    )
        port map (
      I0 => \i_reg_53_reg_n_5_[6]\,
      I1 => \i_1_reg_120[7]_i_2_n_5\,
      I2 => \i_reg_53_reg_n_5_[5]\,
      I3 => \i_reg_53_reg_n_5_[3]\,
      I4 => \i_reg_53_reg_n_5_[4]\,
      I5 => \i_reg_53_reg_n_5_[7]\,
      O => i_1_fu_88_p2(7)
    );
\i_1_reg_120[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \i_reg_53_reg_n_5_[1]\,
      I1 => \i_reg_53_reg_n_5_[0]\,
      I2 => \i_reg_53_reg_n_5_[2]\,
      O => \i_1_reg_120[7]_i_2_n_5\
    );
\i_1_reg_120[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \i_reg_53_reg_n_5_[7]\,
      I1 => \i_1_reg_120[10]_i_2_n_5\,
      I2 => \i_reg_53_reg_n_5_[6]\,
      I3 => \i_reg_53_reg_n_5_[8]\,
      O => i_1_fu_88_p2(8)
    );
\i_1_reg_120[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => \i_reg_53_reg_n_5_[8]\,
      I1 => \i_reg_53_reg_n_5_[6]\,
      I2 => \i_1_reg_120[10]_i_2_n_5\,
      I3 => \i_reg_53_reg_n_5_[7]\,
      I4 => \i_reg_53_reg_n_5_[9]\,
      O => i_1_fu_88_p2(9)
    );
\i_1_reg_120_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_1_fu_88_p2(0),
      Q => i_1_reg_120(0),
      R => '0'
    );
\i_1_reg_120_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_1_fu_88_p2(10),
      Q => i_1_reg_120(10),
      R => '0'
    );
\i_1_reg_120_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_1_fu_88_p2(1),
      Q => i_1_reg_120(1),
      R => '0'
    );
\i_1_reg_120_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_1_fu_88_p2(2),
      Q => i_1_reg_120(2),
      R => '0'
    );
\i_1_reg_120_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_1_fu_88_p2(3),
      Q => i_1_reg_120(3),
      R => '0'
    );
\i_1_reg_120_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_1_fu_88_p2(4),
      Q => i_1_reg_120(4),
      R => '0'
    );
\i_1_reg_120_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_1_fu_88_p2(5),
      Q => i_1_reg_120(5),
      R => '0'
    );
\i_1_reg_120_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_1_fu_88_p2(6),
      Q => i_1_reg_120(6),
      R => '0'
    );
\i_1_reg_120_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_1_fu_88_p2(7),
      Q => i_1_reg_120(7),
      R => '0'
    );
\i_1_reg_120_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_1_fu_88_p2(8),
      Q => i_1_reg_120(8),
      R => '0'
    );
\i_1_reg_120_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_1_fu_88_p2(9),
      Q => i_1_reg_120(9),
      R => '0'
    );
\i_reg_53[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => ap_CS_fsm_state36,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_ap_start,
      O => i_reg_53
    );
\i_reg_53_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => i_1_reg_120(0),
      Q => \i_reg_53_reg_n_5_[0]\,
      R => i_reg_53
    );
\i_reg_53_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => i_1_reg_120(10),
      Q => \i_reg_53_reg_n_5_[10]\,
      R => i_reg_53
    );
\i_reg_53_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => i_1_reg_120(1),
      Q => \i_reg_53_reg_n_5_[1]\,
      R => i_reg_53
    );
\i_reg_53_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => i_1_reg_120(2),
      Q => \i_reg_53_reg_n_5_[2]\,
      R => i_reg_53
    );
\i_reg_53_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => i_1_reg_120(3),
      Q => \i_reg_53_reg_n_5_[3]\,
      R => i_reg_53
    );
\i_reg_53_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => i_1_reg_120(4),
      Q => \i_reg_53_reg_n_5_[4]\,
      R => i_reg_53
    );
\i_reg_53_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => i_1_reg_120(5),
      Q => \i_reg_53_reg_n_5_[5]\,
      R => i_reg_53
    );
\i_reg_53_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => i_1_reg_120(6),
      Q => \i_reg_53_reg_n_5_[6]\,
      R => i_reg_53
    );
\i_reg_53_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => i_1_reg_120(7),
      Q => \i_reg_53_reg_n_5_[7]\,
      R => i_reg_53
    );
\i_reg_53_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => i_1_reg_120(8),
      Q => \i_reg_53_reg_n_5_[8]\,
      R => i_reg_53
    );
\i_reg_53_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => i_1_reg_120(9),
      Q => \i_reg_53_reg_n_5_[9]\,
      R => i_reg_53
    );
\icmp_ln104_reg_125[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0C0F07FF040F0"
    )
        port map (
      I0 => \icmp_ln104_reg_125_reg[0]_0\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => icmp_ln104_reg_125,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \ap_CS_fsm[34]_i_2_n_5\,
      I5 => \ap_CS_fsm[34]_i_5_n_5\,
      O => \icmp_ln104_reg_125[0]_i_1_n_5\
    );
\icmp_ln104_reg_125_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln104_reg_125[0]_i_1_n_5\,
      Q => icmp_ln104_reg_125,
      R => '0'
    );
\internal_full_n_i_2__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000DF0000000000"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \j_reg_64[10]_i_4_n_5\,
      I2 => xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_ap_start,
      I3 => start_for_xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_full_n,
      I4 => start_once_reg,
      I5 => xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_ap_start,
      O => \ap_CS_fsm_reg[1]_0\
    );
internal_full_n_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAEAAAEAAAAA"
    )
        port map (
      I0 => \mOutPtr[1]_i_4__0_n_5\,
      I1 => \^grp_read_r_fu_76_ap_start_reg\,
      I2 => nms_mat_data_empty_n,
      I3 => \ap_CS_fsm[7]_i_2__0_n_5\,
      I4 => grp_read_r_fu_76_ap_start_reg_i_6_n_5,
      I5 => grp_read_r_fu_76_ap_start_reg_i_11_n_5,
      O => xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_nms_mat_410_read
    );
\j_1_reg_144[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80880000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => icmp_ln104_reg_125,
      I2 => nms_mat_data_empty_n,
      I3 => \^grp_read_r_fu_76_ap_start_reg\,
      I4 => ap_CS_fsm_pp0_stage31,
      O => grp_read_r_fu_76_ap_start_reg5
    );
\j_1_reg_144[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \j_reg_64_reg_n_5_[8]\,
      I1 => \j_reg_64_reg_n_5_[7]\,
      I2 => \j_reg_64_reg_n_5_[9]\,
      I3 => \j_reg_64_reg_n_5_[5]\,
      I4 => \j_reg_64_reg_n_5_[6]\,
      I5 => \j_reg_64_reg_n_5_[10]\,
      O => j_1_fu_110_p2(10)
    );
\j_1_reg_144[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \j_reg_64_reg_n_5_[5]\,
      O => j_1_fu_110_p2(5)
    );
\j_1_reg_144[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \j_reg_64_reg_n_5_[5]\,
      I1 => \j_reg_64_reg_n_5_[6]\,
      O => j_1_fu_110_p2(6)
    );
\j_1_reg_144[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \j_reg_64_reg_n_5_[6]\,
      I1 => \j_reg_64_reg_n_5_[5]\,
      I2 => \j_reg_64_reg_n_5_[7]\,
      O => j_1_fu_110_p2(7)
    );
\j_1_reg_144[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \j_reg_64_reg_n_5_[7]\,
      I1 => \j_reg_64_reg_n_5_[5]\,
      I2 => \j_reg_64_reg_n_5_[6]\,
      I3 => \j_reg_64_reg_n_5_[8]\,
      O => j_1_fu_110_p2(8)
    );
\j_1_reg_144[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \j_reg_64_reg_n_5_[7]\,
      I1 => \j_reg_64_reg_n_5_[8]\,
      I2 => \j_reg_64_reg_n_5_[5]\,
      I3 => \j_reg_64_reg_n_5_[6]\,
      I4 => \j_reg_64_reg_n_5_[9]\,
      O => j_1_fu_110_p2(9)
    );
\j_1_reg_144_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_read_r_fu_76_ap_start_reg5,
      D => j_1_fu_110_p2(10),
      Q => j_1_reg_144(10),
      R => '0'
    );
\j_1_reg_144_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_read_r_fu_76_ap_start_reg5,
      D => j_1_fu_110_p2(5),
      Q => j_1_reg_144(5),
      R => '0'
    );
\j_1_reg_144_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_read_r_fu_76_ap_start_reg5,
      D => j_1_fu_110_p2(6),
      Q => j_1_reg_144(6),
      R => '0'
    );
\j_1_reg_144_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_read_r_fu_76_ap_start_reg5,
      D => j_1_fu_110_p2(7),
      Q => j_1_reg_144(7),
      R => '0'
    );
\j_1_reg_144_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_read_r_fu_76_ap_start_reg5,
      D => j_1_fu_110_p2(8),
      Q => j_1_reg_144(8),
      R => '0'
    );
\j_1_reg_144_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_read_r_fu_76_ap_start_reg5,
      D => j_1_fu_110_p2(9),
      Q => j_1_reg_144(9),
      R => '0'
    );
\j_reg_64[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA00000000"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => icmp_ln104_reg_125,
      I4 => \icmp_ln104_reg_125_reg[0]_0\,
      I5 => \j_reg_64[10]_i_4_n_5\,
      O => j_reg_64
    );
\j_reg_64[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0000000"
    )
        port map (
      I0 => nms_mat_data_empty_n,
      I1 => \^grp_read_r_fu_76_ap_start_reg\,
      I2 => icmp_ln104_reg_125,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => ap_CS_fsm_pp0_stage0,
      O => j_reg_640
    );
\j_reg_64[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \j_reg_64[10]_i_5_n_5\,
      I1 => \i_reg_53_reg_n_5_[8]\,
      I2 => \i_reg_53_reg_n_5_[7]\,
      I3 => \i_reg_53_reg_n_5_[10]\,
      I4 => \i_reg_53_reg_n_5_[9]\,
      I5 => \j_reg_64[10]_i_6_n_5\,
      O => \j_reg_64[10]_i_4_n_5\
    );
\j_reg_64[10]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \i_reg_53_reg_n_5_[4]\,
      I1 => \i_reg_53_reg_n_5_[3]\,
      I2 => \i_reg_53_reg_n_5_[5]\,
      O => \j_reg_64[10]_i_5_n_5\
    );
\j_reg_64[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \i_reg_53_reg_n_5_[1]\,
      I1 => \i_reg_53_reg_n_5_[0]\,
      I2 => \i_reg_53_reg_n_5_[6]\,
      I3 => \i_reg_53_reg_n_5_[2]\,
      O => \j_reg_64[10]_i_6_n_5\
    );
\j_reg_64_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_640,
      D => j_1_reg_144(10),
      Q => \j_reg_64_reg_n_5_[10]\,
      R => j_reg_64
    );
\j_reg_64_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_640,
      D => j_1_reg_144(5),
      Q => \j_reg_64_reg_n_5_[5]\,
      R => j_reg_64
    );
\j_reg_64_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_640,
      D => j_1_reg_144(6),
      Q => \j_reg_64_reg_n_5_[6]\,
      R => j_reg_64
    );
\j_reg_64_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_640,
      D => j_1_reg_144(7),
      Q => \j_reg_64_reg_n_5_[7]\,
      R => j_reg_64
    );
\j_reg_64_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_640,
      D => j_1_reg_144(8),
      Q => \j_reg_64_reg_n_5_[8]\,
      R => j_reg_64
    );
\j_reg_64_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_640,
      D => j_1_reg_144(9),
      Q => \j_reg_64_reg_n_5_[9]\,
      R => j_reg_64
    );
\mOutPtr[1]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA595555555555"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => grp_read_r_fu_76_ap_start_reg_i_4_n_5,
      I2 => \ap_CS_fsm[7]_i_2__0_n_5\,
      I3 => \^grp_read_r_fu_76_ap_start_reg\,
      I4 => \mOutPtr[1]_i_4__0_n_5\,
      I5 => nms_mat_data_empty_n,
      O => grp_read_r_fu_76_ap_start_reg_reg_0(0)
    );
\mOutPtr[1]_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22D2222200F00000"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \j_reg_64[10]_i_4_n_5\,
      I2 => xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_ap_start,
      I3 => start_once_reg,
      I4 => start_for_xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_full_n,
      I5 => xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_ap_start,
      O => E(0)
    );
\mOutPtr[1]_i_3__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020002020202020"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \j_reg_64[10]_i_4_n_5\,
      I2 => xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_ap_start,
      I3 => xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_ap_start,
      I4 => start_once_reg,
      I5 => start_for_xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_full_n,
      O => mOutPtr110_out
    );
\mOutPtr[1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C080000080800000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_5,
      I1 => \mOutPtr_reg[1]\,
      I2 => icmp_ln104_reg_125,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \^q\(0),
      O => \mOutPtr[1]_i_4__0_n_5\
    );
\mOutPtr[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE0000000000000"
    )
        port map (
      I0 => grp_read_r_fu_76_ap_start_reg_i_11_n_5,
      I1 => grp_read_r_fu_76_ap_start_reg_i_6_n_5,
      I2 => \mOutPtr[1]_i_7_n_5\,
      I3 => \mOutPtr[1]_i_4__0_n_5\,
      I4 => nms_mat_data_empty_n,
      I5 => \mOutPtr_reg[1]_0\,
      O => mOutPtr110_out_0
    );
\mOutPtr[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^grp_read_r_fu_76_ap_start_reg\,
      I1 => nms_mat_data_empty_n,
      I2 => icmp_ln104_reg_125,
      I3 => ap_enable_reg_pp0_iter0,
      O => \mOutPtr[1]_i_7_n_5\
    );
mem_reg_bram_0_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000080008000"
    )
        port map (
      I0 => \^q\(0),
      I1 => gray_img_dst_data_full_n,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => icmp_ln104_reg_125,
      I4 => nms_mat_data_empty_n,
      I5 => \^grp_read_r_fu_76_ap_start_reg\,
      O => WEA(0)
    );
\ref_tmp_assign_1_reg_134[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80880000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => icmp_ln104_reg_125,
      I2 => nms_mat_data_empty_n,
      I3 => \^grp_read_r_fu_76_ap_start_reg\,
      I4 => ap_CS_fsm_pp0_stage2,
      O => grp_read_r_fu_76_ap_start_reg3
    );
\ref_tmp_assign_1_reg_134_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_read_r_fu_76_ap_start_reg3,
      D => D(0),
      Q => \ref_tmp_assign_2_reg_139_reg[1]_0\(2),
      R => '0'
    );
\ref_tmp_assign_1_reg_134_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_read_r_fu_76_ap_start_reg3,
      D => D(1),
      Q => \ref_tmp_assign_2_reg_139_reg[1]_0\(3),
      R => '0'
    );
\ref_tmp_assign_2_reg_139[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80880000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => icmp_ln104_reg_125,
      I2 => nms_mat_data_empty_n,
      I3 => \^grp_read_r_fu_76_ap_start_reg\,
      I4 => ap_CS_fsm_pp0_stage3,
      O => grp_read_r_fu_76_ap_start_reg46_out
    );
\ref_tmp_assign_2_reg_139_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_read_r_fu_76_ap_start_reg46_out,
      D => D(0),
      Q => \ref_tmp_assign_2_reg_139_reg[1]_0\(4),
      R => '0'
    );
\ref_tmp_assign_2_reg_139_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_read_r_fu_76_ap_start_reg46_out,
      D => D(1),
      Q => \ref_tmp_assign_2_reg_139_reg[1]_0\(5),
      R => '0'
    );
\ref_tmp_assign_s_reg_129[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80880000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => icmp_ln104_reg_125,
      I2 => nms_mat_data_empty_n,
      I3 => \^grp_read_r_fu_76_ap_start_reg\,
      I4 => ap_CS_fsm_pp0_stage1,
      O => grp_read_r_fu_76_ap_start_reg2
    );
\ref_tmp_assign_s_reg_129_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_read_r_fu_76_ap_start_reg2,
      D => D(0),
      Q => \ref_tmp_assign_2_reg_139_reg[1]_0\(0),
      R => '0'
    );
\ref_tmp_assign_s_reg_129_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_read_r_fu_76_ap_start_reg2,
      D => D(1),
      Q => \ref_tmp_assign_2_reg_139_reg[1]_0\(1),
      R => '0'
    );
\waddr[10]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000000000000000"
    )
        port map (
      I0 => \^grp_read_r_fu_76_ap_start_reg\,
      I1 => nms_mat_data_empty_n,
      I2 => icmp_ln104_reg_125,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => \^q\(0),
      I5 => gray_img_dst_data_full_n,
      O => push
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_angle_V_0_ram is
  port (
    angle_V_0_ce1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmp_i_i161_i_i_reg_879_reg[0]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC;
    ram_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_3 : in STD_LOGIC;
    phase_mat_data_empty_n : in STD_LOGIC;
    magnitude_mat_data_empty_n : in STD_LOGIC;
    ram_reg_bram_0_4 : in STD_LOGIC;
    ram_reg_bram_0_5 : in STD_LOGIC;
    DOUTBDOUT : in STD_LOGIC_VECTOR ( 7 downto 0 );
    agg_tmp12_i_i_0_i_reg_4480 : in STD_LOGIC;
    trunc_ln230_reg_891 : in STD_LOGIC;
    ram_reg_bram_0_6 : in STD_LOGIC;
    ram_reg_bram_0_7 : in STD_LOGIC;
    icmp_ln874_4_reg_926_pp1_iter3_reg : in STD_LOGIC;
    nms_mat_data_full_n : in STD_LOGIC;
    ap_enable_reg_pp1_iter1 : in STD_LOGIC;
    ram_reg_bram_0_8 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_angle_V_0_ram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_angle_V_0_ram is
  signal \^angle_v_0_ce1\ : STD_LOGIC;
  signal angle_V_1_ce0 : STD_LOGIC;
  signal angle_V_1_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^cmp_i_i161_i_i_reg_879_reg[0]\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_1__8_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_2__7_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_3__7_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_4__7_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_5__7_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_6__7_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_7__7_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_8__7_n_5\ : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 15360;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "angle_V_1_U/edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_angle_V_0_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SDP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_bram_0 : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_bram_0 : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_1__8\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_2__7\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_3__7\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_4__7\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_5__7\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_6__7\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_7__7\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_8__7\ : label is "soft_lutpair367";
begin
  angle_V_0_ce1 <= \^angle_v_0_ce1\;
  \cmp_i_i161_i_i_reg_879_reg[0]\ <= \^cmp_i_i161_i_i_reg_879_reg[0]\;
\agg_tmp31_i_i_0_i_reg_411[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => angle_V_1_q1(0),
      I1 => DOUTBDOUT(0),
      I2 => agg_tmp12_i_i_0_i_reg_4480,
      I3 => trunc_ln230_reg_891,
      O => D(0)
    );
\agg_tmp31_i_i_0_i_reg_411[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => angle_V_1_q1(1),
      I1 => DOUTBDOUT(1),
      I2 => agg_tmp12_i_i_0_i_reg_4480,
      I3 => trunc_ln230_reg_891,
      O => D(1)
    );
\agg_tmp31_i_i_0_i_reg_411[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => angle_V_1_q1(2),
      I1 => DOUTBDOUT(2),
      I2 => agg_tmp12_i_i_0_i_reg_4480,
      I3 => trunc_ln230_reg_891,
      O => D(2)
    );
\agg_tmp31_i_i_0_i_reg_411[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => angle_V_1_q1(3),
      I1 => DOUTBDOUT(3),
      I2 => agg_tmp12_i_i_0_i_reg_4480,
      I3 => trunc_ln230_reg_891,
      O => D(3)
    );
\agg_tmp31_i_i_0_i_reg_411[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => angle_V_1_q1(4),
      I1 => DOUTBDOUT(4),
      I2 => agg_tmp12_i_i_0_i_reg_4480,
      I3 => trunc_ln230_reg_891,
      O => D(4)
    );
\agg_tmp31_i_i_0_i_reg_411[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => angle_V_1_q1(5),
      I1 => DOUTBDOUT(5),
      I2 => agg_tmp12_i_i_0_i_reg_4480,
      I3 => trunc_ln230_reg_891,
      O => D(5)
    );
\agg_tmp31_i_i_0_i_reg_411[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => angle_V_1_q1(6),
      I1 => DOUTBDOUT(6),
      I2 => agg_tmp12_i_i_0_i_reg_4480,
      I3 => trunc_ln230_reg_891,
      O => D(6)
    );
\agg_tmp31_i_i_0_i_reg_411[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => angle_V_1_q1(7),
      I1 => DOUTBDOUT(7),
      I2 => agg_tmp12_i_i_0_i_reg_4480,
      I3 => trunc_ln230_reg_891,
      O => D(7)
    );
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => Q(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => ram_reg_bram_0_0(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7) => \ram_reg_bram_0_i_1__8_n_5\,
      DINADIN(6) => \ram_reg_bram_0_i_2__7_n_5\,
      DINADIN(5) => \ram_reg_bram_0_i_3__7_n_5\,
      DINADIN(4) => \ram_reg_bram_0_i_4__7_n_5\,
      DINADIN(3) => \ram_reg_bram_0_i_5__7_n_5\,
      DINADIN(2) => \ram_reg_bram_0_i_6__7_n_5\,
      DINADIN(1) => \ram_reg_bram_0_i_7__7_n_5\,
      DINADIN(0) => \ram_reg_bram_0_i_8__7_n_5\,
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => angle_V_1_q1(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => '1',
      ENBWREN => \^angle_v_0_ce1\,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => angle_V_1_ce0,
      WEA(0) => angle_V_1_ce0,
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_bram_0_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_1,
      I1 => ram_reg_bram_0_2(7),
      O => \ram_reg_bram_0_i_1__8_n_5\
    );
\ram_reg_bram_0_i_26__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD5FF"
    )
        port map (
      I0 => ram_reg_bram_0_1,
      I1 => magnitude_mat_data_empty_n,
      I2 => phase_mat_data_empty_n,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => ram_reg_bram_0_8,
      O => \^cmp_i_i161_i_i_reg_879_reg[0]\
    );
\ram_reg_bram_0_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888808"
    )
        port map (
      I0 => ram_reg_bram_0_6,
      I1 => \^cmp_i_i161_i_i_reg_879_reg[0]\,
      I2 => ram_reg_bram_0_7,
      I3 => icmp_ln874_4_reg_926_pp1_iter3_reg,
      I4 => nms_mat_data_full_n,
      O => \^angle_v_0_ce1\
    );
\ram_reg_bram_0_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_1,
      I1 => ram_reg_bram_0_2(6),
      O => \ram_reg_bram_0_i_2__7_n_5\
    );
\ram_reg_bram_0_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_1,
      I1 => ram_reg_bram_0_2(5),
      O => \ram_reg_bram_0_i_3__7_n_5\
    );
\ram_reg_bram_0_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_1,
      I1 => ram_reg_bram_0_2(4),
      O => \ram_reg_bram_0_i_4__7_n_5\
    );
\ram_reg_bram_0_i_5__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_1,
      I1 => ram_reg_bram_0_2(3),
      O => \ram_reg_bram_0_i_5__7_n_5\
    );
\ram_reg_bram_0_i_6__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_1,
      I1 => ram_reg_bram_0_2(2),
      O => \ram_reg_bram_0_i_6__7_n_5\
    );
\ram_reg_bram_0_i_7__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_1,
      I1 => ram_reg_bram_0_2(1),
      O => \ram_reg_bram_0_i_7__7_n_5\
    );
\ram_reg_bram_0_i_8__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_1,
      I1 => ram_reg_bram_0_2(0),
      O => \ram_reg_bram_0_i_8__7_n_5\
    );
\ram_reg_bram_0_i_9__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080AA0000"
    )
        port map (
      I0 => ram_reg_bram_0_3,
      I1 => phase_mat_data_empty_n,
      I2 => magnitude_mat_data_empty_n,
      I3 => ram_reg_bram_0_1,
      I4 => ram_reg_bram_0_4,
      I5 => ram_reg_bram_0_5,
      O => angle_V_1_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_angle_V_0_ram_16 is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp1_iter4_reg : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    angle_V_0_ce1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC;
    ram_reg_bram_0_1 : in STD_LOGIC;
    ram_reg_bram_0_2 : in STD_LOGIC;
    ram_reg_bram_0_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_bram_0_4 : in STD_LOGIC;
    ram_reg_bram_0_5 : in STD_LOGIC;
    ap_enable_reg_pp1_iter1 : in STD_LOGIC;
    ram_reg_bram_0_6 : in STD_LOGIC;
    ram_reg_bram_0_7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_8 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_9 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_10 : in STD_LOGIC;
    icmp_ln874_4_reg_926_pp1_iter3_reg : in STD_LOGIC;
    nms_mat_data_full_n : in STD_LOGIC;
    magnitude_mat_data_empty_n : in STD_LOGIC;
    phase_mat_data_empty_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_angle_V_0_ram_16 : entity is "edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_angle_V_0_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_angle_V_0_ram_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_angle_V_0_ram_16 is
  signal angle_V_0_address0 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal angle_V_0_ce0 : STD_LOGIC;
  signal angle_V_0_d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal angle_V_0_we0 : STD_LOGIC;
  signal \^ap_enable_reg_pp1_iter4_reg\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_24__3_n_5\ : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 15360;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "angle_V_0_U/edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_angle_V_0_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SDP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_bram_0 : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_bram_0 : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 7;
begin
  ap_enable_reg_pp1_iter4_reg <= \^ap_enable_reg_pp1_iter4_reg\;
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => angle_V_0_address0(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => Q(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => angle_V_0_d0(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => DOUTBDOUT(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => angle_V_0_we0,
      ENBWREN => angle_V_0_ce1,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => angle_V_0_ce0,
      WEA(0) => angle_V_0_ce0,
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_bram_0_i_10__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAAAAAA2AA"
    )
        port map (
      I0 => ram_reg_bram_0_8(3),
      I1 => ram_reg_bram_0_3(1),
      I2 => ram_reg_bram_0_5,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => ram_reg_bram_0_6,
      I5 => ram_reg_bram_0_9(3),
      O => angle_V_0_address0(3)
    );
\ram_reg_bram_0_i_11__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAAAAAA2AA"
    )
        port map (
      I0 => ram_reg_bram_0_8(2),
      I1 => ram_reg_bram_0_3(1),
      I2 => ram_reg_bram_0_5,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => ram_reg_bram_0_6,
      I5 => ram_reg_bram_0_9(2),
      O => angle_V_0_address0(2)
    );
\ram_reg_bram_0_i_12__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAAAAAA2AA"
    )
        port map (
      I0 => ram_reg_bram_0_8(1),
      I1 => ram_reg_bram_0_3(1),
      I2 => ram_reg_bram_0_5,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => ram_reg_bram_0_6,
      I5 => ram_reg_bram_0_9(1),
      O => angle_V_0_address0(1)
    );
\ram_reg_bram_0_i_13__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAAAAAA2AA"
    )
        port map (
      I0 => ram_reg_bram_0_8(0),
      I1 => ram_reg_bram_0_3(1),
      I2 => ram_reg_bram_0_5,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => ram_reg_bram_0_6,
      I5 => ram_reg_bram_0_9(0),
      O => angle_V_0_address0(0)
    );
\ram_reg_bram_0_i_14__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000000"
    )
        port map (
      I0 => ram_reg_bram_0_4,
      I1 => ram_reg_bram_0_3(1),
      I2 => ram_reg_bram_0_5,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => ram_reg_bram_0_6,
      I5 => ram_reg_bram_0_7(7),
      O => angle_V_0_d0(7)
    );
\ram_reg_bram_0_i_15__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000000"
    )
        port map (
      I0 => ram_reg_bram_0_4,
      I1 => ram_reg_bram_0_3(1),
      I2 => ram_reg_bram_0_5,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => ram_reg_bram_0_6,
      I5 => ram_reg_bram_0_7(6),
      O => angle_V_0_d0(6)
    );
\ram_reg_bram_0_i_16__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000000"
    )
        port map (
      I0 => ram_reg_bram_0_4,
      I1 => ram_reg_bram_0_3(1),
      I2 => ram_reg_bram_0_5,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => ram_reg_bram_0_6,
      I5 => ram_reg_bram_0_7(5),
      O => angle_V_0_d0(5)
    );
\ram_reg_bram_0_i_17__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000000"
    )
        port map (
      I0 => ram_reg_bram_0_4,
      I1 => ram_reg_bram_0_3(1),
      I2 => ram_reg_bram_0_5,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => ram_reg_bram_0_6,
      I5 => ram_reg_bram_0_7(4),
      O => angle_V_0_d0(4)
    );
\ram_reg_bram_0_i_18__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000000"
    )
        port map (
      I0 => ram_reg_bram_0_4,
      I1 => ram_reg_bram_0_3(1),
      I2 => ram_reg_bram_0_5,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => ram_reg_bram_0_6,
      I5 => ram_reg_bram_0_7(3),
      O => angle_V_0_d0(3)
    );
\ram_reg_bram_0_i_19__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000000"
    )
        port map (
      I0 => ram_reg_bram_0_4,
      I1 => ram_reg_bram_0_3(1),
      I2 => ram_reg_bram_0_5,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => ram_reg_bram_0_6,
      I5 => ram_reg_bram_0_7(2),
      O => angle_V_0_d0(2)
    );
\ram_reg_bram_0_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFFF00800080"
    )
        port map (
      I0 => ram_reg_bram_0_2,
      I1 => ram_reg_bram_0_3(0),
      I2 => ram_reg_bram_0_0,
      I3 => ram_reg_bram_0_1,
      I4 => \ram_reg_bram_0_i_24__3_n_5\,
      I5 => \^ap_enable_reg_pp1_iter4_reg\,
      O => angle_V_0_we0
    );
\ram_reg_bram_0_i_20__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000000"
    )
        port map (
      I0 => ram_reg_bram_0_4,
      I1 => ram_reg_bram_0_3(1),
      I2 => ram_reg_bram_0_5,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => ram_reg_bram_0_6,
      I5 => ram_reg_bram_0_7(1),
      O => angle_V_0_d0(1)
    );
\ram_reg_bram_0_i_21__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000000"
    )
        port map (
      I0 => ram_reg_bram_0_4,
      I1 => ram_reg_bram_0_3(1),
      I2 => ram_reg_bram_0_5,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => ram_reg_bram_0_6,
      I5 => ram_reg_bram_0_7(0),
      O => angle_V_0_d0(0)
    );
\ram_reg_bram_0_i_22__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000FFFFE000E000"
    )
        port map (
      I0 => ram_reg_bram_0_0,
      I1 => ram_reg_bram_0_1,
      I2 => ram_reg_bram_0_2,
      I3 => ram_reg_bram_0_3(0),
      I4 => \ram_reg_bram_0_i_24__3_n_5\,
      I5 => \^ap_enable_reg_pp1_iter4_reg\,
      O => angle_V_0_ce0
    );
\ram_reg_bram_0_i_24__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => ram_reg_bram_0_3(1),
      I1 => ram_reg_bram_0_5,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => ram_reg_bram_0_6,
      O => \ram_reg_bram_0_i_24__3_n_5\
    );
\ram_reg_bram_0_i_25__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFD00FD00FD00FD"
    )
        port map (
      I0 => ram_reg_bram_0_10,
      I1 => icmp_ln874_4_reg_926_pp1_iter3_reg,
      I2 => nms_mat_data_full_n,
      I3 => ram_reg_bram_0_4,
      I4 => magnitude_mat_data_empty_n,
      I5 => phase_mat_data_empty_n,
      O => \^ap_enable_reg_pp1_iter4_reg\
    );
\ram_reg_bram_0_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAAAAAA2AA"
    )
        port map (
      I0 => ram_reg_bram_0_8(10),
      I1 => ram_reg_bram_0_3(1),
      I2 => ram_reg_bram_0_5,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => ram_reg_bram_0_6,
      I5 => ram_reg_bram_0_9(10),
      O => angle_V_0_address0(10)
    );
\ram_reg_bram_0_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAAAAAA2AA"
    )
        port map (
      I0 => ram_reg_bram_0_8(9),
      I1 => ram_reg_bram_0_3(1),
      I2 => ram_reg_bram_0_5,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => ram_reg_bram_0_6,
      I5 => ram_reg_bram_0_9(9),
      O => angle_V_0_address0(9)
    );
\ram_reg_bram_0_i_5__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAAAAAA2AA"
    )
        port map (
      I0 => ram_reg_bram_0_8(8),
      I1 => ram_reg_bram_0_3(1),
      I2 => ram_reg_bram_0_5,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => ram_reg_bram_0_6,
      I5 => ram_reg_bram_0_9(8),
      O => angle_V_0_address0(8)
    );
\ram_reg_bram_0_i_6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAAAAAA2AA"
    )
        port map (
      I0 => ram_reg_bram_0_8(7),
      I1 => ram_reg_bram_0_3(1),
      I2 => ram_reg_bram_0_5,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => ram_reg_bram_0_6,
      I5 => ram_reg_bram_0_9(7),
      O => angle_V_0_address0(7)
    );
\ram_reg_bram_0_i_7__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAAAAAA2AA"
    )
        port map (
      I0 => ram_reg_bram_0_8(6),
      I1 => ram_reg_bram_0_3(1),
      I2 => ram_reg_bram_0_5,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => ram_reg_bram_0_6,
      I5 => ram_reg_bram_0_9(6),
      O => angle_V_0_address0(6)
    );
\ram_reg_bram_0_i_8__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAAAAAA2AA"
    )
        port map (
      I0 => ram_reg_bram_0_8(5),
      I1 => ram_reg_bram_0_3(1),
      I2 => ram_reg_bram_0_5,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => ram_reg_bram_0_6,
      I5 => ram_reg_bram_0_9(5),
      O => angle_V_0_address0(5)
    );
\ram_reg_bram_0_i_9__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAAAAAA2AA"
    )
        port map (
      I0 => ram_reg_bram_0_8(4),
      I1 => ram_reg_bram_0_3(1),
      I2 => ram_reg_bram_0_5,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => ram_reg_bram_0_6,
      I5 => ram_reg_bram_0_9(4),
      O => angle_V_0_address0(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_buf_V_0_ram is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    buf_V_0_ce1 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC;
    ram_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    phase_mat_data_empty_n : in STD_LOGIC;
    magnitude_mat_data_empty_n : in STD_LOGIC;
    ram_reg_bram_0_4 : in STD_LOGIC;
    ram_reg_bram_0_5 : in STD_LOGIC;
    ap_enable_reg_pp1_iter2 : in STD_LOGIC;
    ram_reg_bram_0_6 : in STD_LOGIC;
    ram_reg_bram_0_7 : in STD_LOGIC;
    icmp_ln874_4_reg_926_pp1_iter3_reg : in STD_LOGIC;
    nms_mat_data_full_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_buf_V_0_ram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_buf_V_0_ram is
  signal \^buf_v_0_ce1\ : STD_LOGIC;
  signal buf_V_2_ce0 : STD_LOGIC;
  signal \ram_reg_bram_0_i_10__7_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_11__7_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_12__6_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_13__6_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_14__6_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_15__6_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_16__6_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_1__9_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_2__8_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_3__8_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_4__8_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_5__8_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_6__8_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_7__8_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_8__8_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_9__8_n_5\ : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 30720;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "buf_V_2_U/edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_buf_V_0_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SDP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_bram_0 : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_bram_0 : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_10__7\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_11__7\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_12__6\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_13__6\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_14__6\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_15__6\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_16__6\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_1__9\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_2__8\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_3__8\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_4__8\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_5__8\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_6__8\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_7__8\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_8__8\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_9__8\ : label is "soft_lutpair377";
begin
  buf_V_0_ce1 <= \^buf_v_0_ce1\;
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(14 downto 4) => Q(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(14 downto 4) => ram_reg_bram_0_0(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 16) => B"0000000000000000",
      DINADIN(15) => \ram_reg_bram_0_i_1__9_n_5\,
      DINADIN(14) => \ram_reg_bram_0_i_2__8_n_5\,
      DINADIN(13) => \ram_reg_bram_0_i_3__8_n_5\,
      DINADIN(12) => \ram_reg_bram_0_i_4__8_n_5\,
      DINADIN(11) => \ram_reg_bram_0_i_5__8_n_5\,
      DINADIN(10) => \ram_reg_bram_0_i_6__8_n_5\,
      DINADIN(9) => \ram_reg_bram_0_i_7__8_n_5\,
      DINADIN(8) => \ram_reg_bram_0_i_8__8_n_5\,
      DINADIN(7) => \ram_reg_bram_0_i_9__8_n_5\,
      DINADIN(6) => \ram_reg_bram_0_i_10__7_n_5\,
      DINADIN(5) => \ram_reg_bram_0_i_11__7_n_5\,
      DINADIN(4) => \ram_reg_bram_0_i_12__6_n_5\,
      DINADIN(3) => \ram_reg_bram_0_i_13__6_n_5\,
      DINADIN(2) => \ram_reg_bram_0_i_14__6_n_5\,
      DINADIN(1) => \ram_reg_bram_0_i_15__6_n_5\,
      DINADIN(0) => \ram_reg_bram_0_i_16__6_n_5\,
      DINBDIN(31 downto 0) => B"00000000000000001111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 16) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 16),
      DOUTBDOUT(15 downto 0) => DOUTBDOUT(15 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => '1',
      ENBWREN => \^buf_v_0_ce1\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => buf_V_2_ce0,
      WEA(2) => buf_V_2_ce0,
      WEA(1) => buf_V_2_ce0,
      WEA(0) => buf_V_2_ce0,
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_bram_0_i_10__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_1,
      I1 => ram_reg_bram_0_2(6),
      O => \ram_reg_bram_0_i_10__7_n_5\
    );
\ram_reg_bram_0_i_11__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_1,
      I1 => ram_reg_bram_0_2(5),
      O => \ram_reg_bram_0_i_11__7_n_5\
    );
\ram_reg_bram_0_i_12__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_1,
      I1 => ram_reg_bram_0_2(4),
      O => \ram_reg_bram_0_i_12__6_n_5\
    );
\ram_reg_bram_0_i_13__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_1,
      I1 => ram_reg_bram_0_2(3),
      O => \ram_reg_bram_0_i_13__6_n_5\
    );
\ram_reg_bram_0_i_14__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_1,
      I1 => ram_reg_bram_0_2(2),
      O => \ram_reg_bram_0_i_14__6_n_5\
    );
\ram_reg_bram_0_i_15__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_1,
      I1 => ram_reg_bram_0_2(1),
      O => \ram_reg_bram_0_i_15__6_n_5\
    );
\ram_reg_bram_0_i_16__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_1,
      I1 => ram_reg_bram_0_2(0),
      O => \ram_reg_bram_0_i_16__6_n_5\
    );
\ram_reg_bram_0_i_17__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080AA0000"
    )
        port map (
      I0 => ram_reg_bram_0_3(0),
      I1 => phase_mat_data_empty_n,
      I2 => magnitude_mat_data_empty_n,
      I3 => ram_reg_bram_0_1,
      I4 => ram_reg_bram_0_4,
      I5 => ram_reg_bram_0_5,
      O => buf_V_2_ce0
    );
\ram_reg_bram_0_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_1,
      I1 => ram_reg_bram_0_2(15),
      O => \ram_reg_bram_0_i_1__9_n_5\
    );
\ram_reg_bram_0_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888808"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter2,
      I1 => ram_reg_bram_0_6,
      I2 => ram_reg_bram_0_7,
      I3 => icmp_ln874_4_reg_926_pp1_iter3_reg,
      I4 => nms_mat_data_full_n,
      O => \^buf_v_0_ce1\
    );
\ram_reg_bram_0_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_1,
      I1 => ram_reg_bram_0_2(14),
      O => \ram_reg_bram_0_i_2__8_n_5\
    );
\ram_reg_bram_0_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_1,
      I1 => ram_reg_bram_0_2(13),
      O => \ram_reg_bram_0_i_3__8_n_5\
    );
\ram_reg_bram_0_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_1,
      I1 => ram_reg_bram_0_2(12),
      O => \ram_reg_bram_0_i_4__8_n_5\
    );
\ram_reg_bram_0_i_5__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_1,
      I1 => ram_reg_bram_0_2(11),
      O => \ram_reg_bram_0_i_5__8_n_5\
    );
\ram_reg_bram_0_i_6__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_1,
      I1 => ram_reg_bram_0_2(10),
      O => \ram_reg_bram_0_i_6__8_n_5\
    );
\ram_reg_bram_0_i_7__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_1,
      I1 => ram_reg_bram_0_2(9),
      O => \ram_reg_bram_0_i_7__8_n_5\
    );
\ram_reg_bram_0_i_8__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_1,
      I1 => ram_reg_bram_0_2(8),
      O => \ram_reg_bram_0_i_8__8_n_5\
    );
\ram_reg_bram_0_i_9__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_1,
      I1 => ram_reg_bram_0_2(7),
      O => \ram_reg_bram_0_i_9__8_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_buf_V_0_ram_14 is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    buf_V_0_ce1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC;
    ram_reg_bram_0_1 : in STD_LOGIC;
    ram_reg_bram_0_2 : in STD_LOGIC;
    ram_reg_bram_0_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_bram_0_4 : in STD_LOGIC;
    ram_reg_bram_0_5 : in STD_LOGIC;
    ram_reg_bram_0_6 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_bram_0_7 : in STD_LOGIC;
    ram_reg_bram_0_8 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_9 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_10 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_enable_reg_pp1_iter1 : in STD_LOGIC;
    ram_reg_bram_0_11 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_buf_V_0_ram_14 : entity is "edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_buf_V_0_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_buf_V_0_ram_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_buf_V_0_ram_14 is
  signal buf_V_1_address0 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal buf_V_1_ce0 : STD_LOGIC;
  signal buf_V_1_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal buf_V_1_we0 : STD_LOGIC;
  signal \ram_reg_bram_0_i_30__1_n_5\ : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 30720;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "buf_V_1_U/edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_buf_V_0_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SDP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_bram_0 : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_bram_0 : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
begin
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(14 downto 4) => buf_V_1_address0(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(14 downto 4) => Q(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 16) => B"0000000000000000",
      DINADIN(15 downto 0) => buf_V_1_d0(15 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000001111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 16) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 16),
      DOUTBDOUT(15 downto 0) => DOUTBDOUT(15 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => buf_V_1_we0,
      ENBWREN => buf_V_0_ce1,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => buf_V_1_ce0,
      WEA(2) => buf_V_1_ce0,
      WEA(1) => buf_V_1_ce0,
      WEA(0) => buf_V_1_ce0,
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_bram_0_i_10__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAA8AA"
    )
        port map (
      I0 => ram_reg_bram_0_9(2),
      I1 => ram_reg_bram_0_6(1),
      I2 => ram_reg_bram_0_7,
      I3 => ram_reg_bram_0_6(0),
      I4 => ram_reg_bram_0_10(2),
      O => buf_V_1_address0(2)
    );
\ram_reg_bram_0_i_11__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAA8AA"
    )
        port map (
      I0 => ram_reg_bram_0_9(1),
      I1 => ram_reg_bram_0_6(1),
      I2 => ram_reg_bram_0_7,
      I3 => ram_reg_bram_0_6(0),
      I4 => ram_reg_bram_0_10(1),
      O => buf_V_1_address0(1)
    );
\ram_reg_bram_0_i_12__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAA8AA"
    )
        port map (
      I0 => ram_reg_bram_0_9(0),
      I1 => ram_reg_bram_0_6(1),
      I2 => ram_reg_bram_0_7,
      I3 => ram_reg_bram_0_6(0),
      I4 => ram_reg_bram_0_10(0),
      O => buf_V_1_address0(0)
    );
\ram_reg_bram_0_i_13__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0000"
    )
        port map (
      I0 => ram_reg_bram_0_5,
      I1 => ram_reg_bram_0_6(1),
      I2 => ram_reg_bram_0_7,
      I3 => ram_reg_bram_0_6(0),
      I4 => ram_reg_bram_0_8(15),
      O => buf_V_1_d0(15)
    );
\ram_reg_bram_0_i_14__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0000"
    )
        port map (
      I0 => ram_reg_bram_0_5,
      I1 => ram_reg_bram_0_6(1),
      I2 => ram_reg_bram_0_7,
      I3 => ram_reg_bram_0_6(0),
      I4 => ram_reg_bram_0_8(14),
      O => buf_V_1_d0(14)
    );
\ram_reg_bram_0_i_15__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0000"
    )
        port map (
      I0 => ram_reg_bram_0_5,
      I1 => ram_reg_bram_0_6(1),
      I2 => ram_reg_bram_0_7,
      I3 => ram_reg_bram_0_6(0),
      I4 => ram_reg_bram_0_8(13),
      O => buf_V_1_d0(13)
    );
\ram_reg_bram_0_i_16__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0000"
    )
        port map (
      I0 => ram_reg_bram_0_5,
      I1 => ram_reg_bram_0_6(1),
      I2 => ram_reg_bram_0_7,
      I3 => ram_reg_bram_0_6(0),
      I4 => ram_reg_bram_0_8(12),
      O => buf_V_1_d0(12)
    );
\ram_reg_bram_0_i_17__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0000"
    )
        port map (
      I0 => ram_reg_bram_0_5,
      I1 => ram_reg_bram_0_6(1),
      I2 => ram_reg_bram_0_7,
      I3 => ram_reg_bram_0_6(0),
      I4 => ram_reg_bram_0_8(11),
      O => buf_V_1_d0(11)
    );
\ram_reg_bram_0_i_18__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0000"
    )
        port map (
      I0 => ram_reg_bram_0_5,
      I1 => ram_reg_bram_0_6(1),
      I2 => ram_reg_bram_0_7,
      I3 => ram_reg_bram_0_6(0),
      I4 => ram_reg_bram_0_8(10),
      O => buf_V_1_d0(10)
    );
\ram_reg_bram_0_i_19__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0000"
    )
        port map (
      I0 => ram_reg_bram_0_5,
      I1 => ram_reg_bram_0_6(1),
      I2 => ram_reg_bram_0_7,
      I3 => ram_reg_bram_0_6(0),
      I4 => ram_reg_bram_0_8(9),
      O => buf_V_1_d0(9)
    );
\ram_reg_bram_0_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFFF00800080"
    )
        port map (
      I0 => ram_reg_bram_0_2,
      I1 => ram_reg_bram_0_3(0),
      I2 => ram_reg_bram_0_0,
      I3 => ram_reg_bram_0_1,
      I4 => \ram_reg_bram_0_i_30__1_n_5\,
      I5 => ram_reg_bram_0_4,
      O => buf_V_1_we0
    );
\ram_reg_bram_0_i_20__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0000"
    )
        port map (
      I0 => ram_reg_bram_0_5,
      I1 => ram_reg_bram_0_6(1),
      I2 => ram_reg_bram_0_7,
      I3 => ram_reg_bram_0_6(0),
      I4 => ram_reg_bram_0_8(8),
      O => buf_V_1_d0(8)
    );
\ram_reg_bram_0_i_21__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0000"
    )
        port map (
      I0 => ram_reg_bram_0_5,
      I1 => ram_reg_bram_0_6(1),
      I2 => ram_reg_bram_0_7,
      I3 => ram_reg_bram_0_6(0),
      I4 => ram_reg_bram_0_8(7),
      O => buf_V_1_d0(7)
    );
\ram_reg_bram_0_i_22__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0000"
    )
        port map (
      I0 => ram_reg_bram_0_5,
      I1 => ram_reg_bram_0_6(1),
      I2 => ram_reg_bram_0_7,
      I3 => ram_reg_bram_0_6(0),
      I4 => ram_reg_bram_0_8(6),
      O => buf_V_1_d0(6)
    );
\ram_reg_bram_0_i_23__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0000"
    )
        port map (
      I0 => ram_reg_bram_0_5,
      I1 => ram_reg_bram_0_6(1),
      I2 => ram_reg_bram_0_7,
      I3 => ram_reg_bram_0_6(0),
      I4 => ram_reg_bram_0_8(5),
      O => buf_V_1_d0(5)
    );
\ram_reg_bram_0_i_24__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0000"
    )
        port map (
      I0 => ram_reg_bram_0_5,
      I1 => ram_reg_bram_0_6(1),
      I2 => ram_reg_bram_0_7,
      I3 => ram_reg_bram_0_6(0),
      I4 => ram_reg_bram_0_8(4),
      O => buf_V_1_d0(4)
    );
\ram_reg_bram_0_i_25__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0000"
    )
        port map (
      I0 => ram_reg_bram_0_5,
      I1 => ram_reg_bram_0_6(1),
      I2 => ram_reg_bram_0_7,
      I3 => ram_reg_bram_0_6(0),
      I4 => ram_reg_bram_0_8(3),
      O => buf_V_1_d0(3)
    );
\ram_reg_bram_0_i_26__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0000"
    )
        port map (
      I0 => ram_reg_bram_0_5,
      I1 => ram_reg_bram_0_6(1),
      I2 => ram_reg_bram_0_7,
      I3 => ram_reg_bram_0_6(0),
      I4 => ram_reg_bram_0_8(2),
      O => buf_V_1_d0(2)
    );
\ram_reg_bram_0_i_27__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0000"
    )
        port map (
      I0 => ram_reg_bram_0_5,
      I1 => ram_reg_bram_0_6(1),
      I2 => ram_reg_bram_0_7,
      I3 => ram_reg_bram_0_6(0),
      I4 => ram_reg_bram_0_8(1),
      O => buf_V_1_d0(1)
    );
\ram_reg_bram_0_i_28__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0000"
    )
        port map (
      I0 => ram_reg_bram_0_5,
      I1 => ram_reg_bram_0_6(1),
      I2 => ram_reg_bram_0_7,
      I3 => ram_reg_bram_0_6(0),
      I4 => ram_reg_bram_0_8(0),
      O => buf_V_1_d0(0)
    );
\ram_reg_bram_0_i_29__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000FFFFE000E000"
    )
        port map (
      I0 => ram_reg_bram_0_0,
      I1 => ram_reg_bram_0_1,
      I2 => ram_reg_bram_0_2,
      I3 => ram_reg_bram_0_3(0),
      I4 => \ram_reg_bram_0_i_30__1_n_5\,
      I5 => ram_reg_bram_0_4,
      O => buf_V_1_ce0
    );
\ram_reg_bram_0_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAA8AA"
    )
        port map (
      I0 => ram_reg_bram_0_9(10),
      I1 => ram_reg_bram_0_6(1),
      I2 => ram_reg_bram_0_7,
      I3 => ram_reg_bram_0_6(0),
      I4 => ram_reg_bram_0_10(10),
      O => buf_V_1_address0(10)
    );
\ram_reg_bram_0_i_30__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFFFF"
    )
        port map (
      I0 => ram_reg_bram_0_6(1),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => ram_reg_bram_0_11,
      I3 => ram_reg_bram_0_3(1),
      I4 => ram_reg_bram_0_6(0),
      O => \ram_reg_bram_0_i_30__1_n_5\
    );
\ram_reg_bram_0_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAA8AA"
    )
        port map (
      I0 => ram_reg_bram_0_9(9),
      I1 => ram_reg_bram_0_6(1),
      I2 => ram_reg_bram_0_7,
      I3 => ram_reg_bram_0_6(0),
      I4 => ram_reg_bram_0_10(9),
      O => buf_V_1_address0(9)
    );
\ram_reg_bram_0_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAA8AA"
    )
        port map (
      I0 => ram_reg_bram_0_9(8),
      I1 => ram_reg_bram_0_6(1),
      I2 => ram_reg_bram_0_7,
      I3 => ram_reg_bram_0_6(0),
      I4 => ram_reg_bram_0_10(8),
      O => buf_V_1_address0(8)
    );
\ram_reg_bram_0_i_5__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAA8AA"
    )
        port map (
      I0 => ram_reg_bram_0_9(7),
      I1 => ram_reg_bram_0_6(1),
      I2 => ram_reg_bram_0_7,
      I3 => ram_reg_bram_0_6(0),
      I4 => ram_reg_bram_0_10(7),
      O => buf_V_1_address0(7)
    );
\ram_reg_bram_0_i_6__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAA8AA"
    )
        port map (
      I0 => ram_reg_bram_0_9(6),
      I1 => ram_reg_bram_0_6(1),
      I2 => ram_reg_bram_0_7,
      I3 => ram_reg_bram_0_6(0),
      I4 => ram_reg_bram_0_10(6),
      O => buf_V_1_address0(6)
    );
\ram_reg_bram_0_i_7__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAA8AA"
    )
        port map (
      I0 => ram_reg_bram_0_9(5),
      I1 => ram_reg_bram_0_6(1),
      I2 => ram_reg_bram_0_7,
      I3 => ram_reg_bram_0_6(0),
      I4 => ram_reg_bram_0_10(5),
      O => buf_V_1_address0(5)
    );
\ram_reg_bram_0_i_8__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAA8AA"
    )
        port map (
      I0 => ram_reg_bram_0_9(4),
      I1 => ram_reg_bram_0_6(1),
      I2 => ram_reg_bram_0_7,
      I3 => ram_reg_bram_0_6(0),
      I4 => ram_reg_bram_0_10(4),
      O => buf_V_1_address0(4)
    );
\ram_reg_bram_0_i_9__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAA8AA"
    )
        port map (
      I0 => ram_reg_bram_0_9(3),
      I1 => ram_reg_bram_0_6(1),
      I2 => ram_reg_bram_0_7,
      I3 => ram_reg_bram_0_6(0),
      I4 => ram_reg_bram_0_10(3),
      O => buf_V_1_address0(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_buf_V_0_ram_15 is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    internal_full_n_reg : out STD_LOGIC;
    \empty_reg_340_reg[5]\ : out STD_LOGIC;
    ap_enable_reg_pp1_iter1_reg : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    buf_V_0_ce1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC;
    magnitude_mat_data_empty_n : in STD_LOGIC;
    phase_mat_data_empty_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    \empty_reg_340_reg[10]\ : in STD_LOGIC;
    \empty_reg_340_reg[10]_0\ : in STD_LOGIC;
    \empty_reg_340_reg[10]_1\ : in STD_LOGIC;
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_bram_0_4 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_5 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_enable_reg_pp1_iter1 : in STD_LOGIC;
    ram_reg_bram_0_6 : in STD_LOGIC;
    nms_mat_data_full_n : in STD_LOGIC;
    icmp_ln874_4_reg_926_pp1_iter3_reg : in STD_LOGIC;
    ram_reg_bram_0_7 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_buf_V_0_ram_15 : entity is "edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_buf_V_0_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_buf_V_0_ram_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_buf_V_0_ram_15 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[2]_i_3__2_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_4__2_n_5\ : STD_LOGIC;
  signal \^ap_enable_reg_pp1_iter1_reg\ : STD_LOGIC;
  signal buf_V_0_address0 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal buf_V_0_ce0 : STD_LOGIC;
  signal buf_V_0_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal buf_V_0_we0 : STD_LOGIC;
  signal \^empty_reg_340_reg[5]\ : STD_LOGIC;
  signal \^internal_full_n_reg\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_31__0_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_32__0_n_5\ : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 30720;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "buf_V_0_U/edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_buf_V_0_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SDP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_bram_0 : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_bram_0 : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_11__6\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_31__0\ : label is "soft_lutpair371";
begin
  E(0) <= \^e\(0);
  ap_enable_reg_pp1_iter1_reg <= \^ap_enable_reg_pp1_iter1_reg\;
  \empty_reg_340_reg[5]\ <= \^empty_reg_340_reg[5]\;
  internal_full_n_reg <= \^internal_full_n_reg\;
\ap_CS_fsm[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_3__2_n_5\,
      I1 => ram_reg_bram_0_2(5),
      I2 => ram_reg_bram_0_2(4),
      I3 => ram_reg_bram_0_2(10),
      I4 => ram_reg_bram_0_2(6),
      I5 => \ap_CS_fsm[2]_i_4__2_n_5\,
      O => \^empty_reg_340_reg[5]\
    );
\ap_CS_fsm[2]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => ram_reg_bram_0_2(8),
      I1 => ram_reg_bram_0_2(7),
      I2 => ram_reg_bram_0_2(9),
      O => \ap_CS_fsm[2]_i_3__2_n_5\
    );
\ap_CS_fsm[2]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ram_reg_bram_0_2(1),
      I1 => ram_reg_bram_0_2(0),
      I2 => ram_reg_bram_0_2(3),
      I3 => ram_reg_bram_0_2(2),
      O => \ap_CS_fsm[2]_i_4__2_n_5\
    );
\empty_reg_340[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888880800000000"
    )
        port map (
      I0 => \^empty_reg_340_reg[5]\,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \empty_reg_340_reg[10]\,
      I3 => \empty_reg_340_reg[10]_0\,
      I4 => \empty_reg_340_reg[10]_1\,
      I5 => ram_reg_bram_0_1(0),
      O => \^e\(0)
    );
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(14 downto 4) => buf_V_0_address0(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(14 downto 4) => Q(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 16) => B"0000000000000000",
      DINADIN(15 downto 0) => buf_V_0_d0(15 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000001111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 16) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 16),
      DOUTBDOUT(15 downto 0) => DOUTBDOUT(15 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => buf_V_0_we0,
      ENBWREN => buf_V_0_ce1,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => buf_V_0_ce0,
      WEA(2) => buf_V_0_ce0,
      WEA(1) => buf_V_0_ce0,
      WEA(0) => buf_V_0_ce0,
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_bram_0_i_10__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ram_reg_bram_0_2(3),
      I1 => ram_reg_bram_0_3(1),
      I2 => \^ap_enable_reg_pp1_iter1_reg\,
      I3 => ram_reg_bram_0_3(0),
      I4 => ram_reg_bram_0_5(3),
      O => buf_V_0_address0(3)
    );
\ram_reg_bram_0_i_10__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => nms_mat_data_full_n,
      I1 => icmp_ln874_4_reg_926_pp1_iter3_reg,
      I2 => ram_reg_bram_0_7,
      O => \^internal_full_n_reg\
    );
\ram_reg_bram_0_i_11__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ram_reg_bram_0_2(2),
      I1 => ram_reg_bram_0_3(1),
      I2 => \^ap_enable_reg_pp1_iter1_reg\,
      I3 => ram_reg_bram_0_3(0),
      I4 => ram_reg_bram_0_5(2),
      O => buf_V_0_address0(2)
    );
\ram_reg_bram_0_i_11__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter1,
      I1 => ram_reg_bram_0_6,
      I2 => ram_reg_bram_0_1(1),
      O => \^ap_enable_reg_pp1_iter1_reg\
    );
\ram_reg_bram_0_i_12__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ram_reg_bram_0_2(1),
      I1 => ram_reg_bram_0_3(1),
      I2 => \^ap_enable_reg_pp1_iter1_reg\,
      I3 => ram_reg_bram_0_3(0),
      I4 => ram_reg_bram_0_5(1),
      O => buf_V_0_address0(1)
    );
\ram_reg_bram_0_i_13__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ram_reg_bram_0_2(0),
      I1 => ram_reg_bram_0_3(1),
      I2 => \^ap_enable_reg_pp1_iter1_reg\,
      I3 => ram_reg_bram_0_3(0),
      I4 => ram_reg_bram_0_5(0),
      O => buf_V_0_address0(0)
    );
\ram_reg_bram_0_i_14__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => ram_reg_bram_0_3(1),
      I1 => \^ap_enable_reg_pp1_iter1_reg\,
      I2 => ram_reg_bram_0_3(0),
      I3 => ram_reg_bram_0_0,
      I4 => ram_reg_bram_0_4(15),
      O => buf_V_0_d0(15)
    );
\ram_reg_bram_0_i_15__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => ram_reg_bram_0_3(1),
      I1 => \^ap_enable_reg_pp1_iter1_reg\,
      I2 => ram_reg_bram_0_3(0),
      I3 => ram_reg_bram_0_0,
      I4 => ram_reg_bram_0_4(14),
      O => buf_V_0_d0(14)
    );
\ram_reg_bram_0_i_16__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => ram_reg_bram_0_3(1),
      I1 => \^ap_enable_reg_pp1_iter1_reg\,
      I2 => ram_reg_bram_0_3(0),
      I3 => ram_reg_bram_0_0,
      I4 => ram_reg_bram_0_4(13),
      O => buf_V_0_d0(13)
    );
\ram_reg_bram_0_i_17__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => ram_reg_bram_0_3(1),
      I1 => \^ap_enable_reg_pp1_iter1_reg\,
      I2 => ram_reg_bram_0_3(0),
      I3 => ram_reg_bram_0_0,
      I4 => ram_reg_bram_0_4(12),
      O => buf_V_0_d0(12)
    );
\ram_reg_bram_0_i_18__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => ram_reg_bram_0_3(1),
      I1 => \^ap_enable_reg_pp1_iter1_reg\,
      I2 => ram_reg_bram_0_3(0),
      I3 => ram_reg_bram_0_0,
      I4 => ram_reg_bram_0_4(11),
      O => buf_V_0_d0(11)
    );
\ram_reg_bram_0_i_19__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => ram_reg_bram_0_3(1),
      I1 => \^ap_enable_reg_pp1_iter1_reg\,
      I2 => ram_reg_bram_0_3(0),
      I3 => ram_reg_bram_0_0,
      I4 => ram_reg_bram_0_4(10),
      O => buf_V_0_d0(10)
    );
\ram_reg_bram_0_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABAAABAAABAAABA"
    )
        port map (
      I0 => \^e\(0),
      I1 => \ram_reg_bram_0_i_31__0_n_5\,
      I2 => \^internal_full_n_reg\,
      I3 => ram_reg_bram_0_0,
      I4 => magnitude_mat_data_empty_n,
      I5 => phase_mat_data_empty_n,
      O => buf_V_0_we0
    );
\ram_reg_bram_0_i_20__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => ram_reg_bram_0_3(1),
      I1 => \^ap_enable_reg_pp1_iter1_reg\,
      I2 => ram_reg_bram_0_3(0),
      I3 => ram_reg_bram_0_0,
      I4 => ram_reg_bram_0_4(9),
      O => buf_V_0_d0(9)
    );
\ram_reg_bram_0_i_21__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => ram_reg_bram_0_3(1),
      I1 => \^ap_enable_reg_pp1_iter1_reg\,
      I2 => ram_reg_bram_0_3(0),
      I3 => ram_reg_bram_0_0,
      I4 => ram_reg_bram_0_4(8),
      O => buf_V_0_d0(8)
    );
\ram_reg_bram_0_i_22__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => ram_reg_bram_0_3(1),
      I1 => \^ap_enable_reg_pp1_iter1_reg\,
      I2 => ram_reg_bram_0_3(0),
      I3 => ram_reg_bram_0_0,
      I4 => ram_reg_bram_0_4(7),
      O => buf_V_0_d0(7)
    );
\ram_reg_bram_0_i_23__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => ram_reg_bram_0_3(1),
      I1 => \^ap_enable_reg_pp1_iter1_reg\,
      I2 => ram_reg_bram_0_3(0),
      I3 => ram_reg_bram_0_0,
      I4 => ram_reg_bram_0_4(6),
      O => buf_V_0_d0(6)
    );
\ram_reg_bram_0_i_24__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => ram_reg_bram_0_3(1),
      I1 => \^ap_enable_reg_pp1_iter1_reg\,
      I2 => ram_reg_bram_0_3(0),
      I3 => ram_reg_bram_0_0,
      I4 => ram_reg_bram_0_4(5),
      O => buf_V_0_d0(5)
    );
\ram_reg_bram_0_i_25__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => ram_reg_bram_0_3(1),
      I1 => \^ap_enable_reg_pp1_iter1_reg\,
      I2 => ram_reg_bram_0_3(0),
      I3 => ram_reg_bram_0_0,
      I4 => ram_reg_bram_0_4(4),
      O => buf_V_0_d0(4)
    );
\ram_reg_bram_0_i_26__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => ram_reg_bram_0_3(1),
      I1 => \^ap_enable_reg_pp1_iter1_reg\,
      I2 => ram_reg_bram_0_3(0),
      I3 => ram_reg_bram_0_0,
      I4 => ram_reg_bram_0_4(3),
      O => buf_V_0_d0(3)
    );
\ram_reg_bram_0_i_27__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => ram_reg_bram_0_3(1),
      I1 => \^ap_enable_reg_pp1_iter1_reg\,
      I2 => ram_reg_bram_0_3(0),
      I3 => ram_reg_bram_0_0,
      I4 => ram_reg_bram_0_4(2),
      O => buf_V_0_d0(2)
    );
\ram_reg_bram_0_i_28__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => ram_reg_bram_0_3(1),
      I1 => \^ap_enable_reg_pp1_iter1_reg\,
      I2 => ram_reg_bram_0_3(0),
      I3 => ram_reg_bram_0_0,
      I4 => ram_reg_bram_0_4(1),
      O => buf_V_0_d0(1)
    );
\ram_reg_bram_0_i_29__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => ram_reg_bram_0_3(1),
      I1 => \^ap_enable_reg_pp1_iter1_reg\,
      I2 => ram_reg_bram_0_3(0),
      I3 => ram_reg_bram_0_0,
      I4 => ram_reg_bram_0_4(0),
      O => buf_V_0_d0(0)
    );
\ram_reg_bram_0_i_30__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44040404"
    )
        port map (
      I0 => \ram_reg_bram_0_i_31__0_n_5\,
      I1 => \^internal_full_n_reg\,
      I2 => ram_reg_bram_0_0,
      I3 => magnitude_mat_data_empty_n,
      I4 => phase_mat_data_empty_n,
      I5 => \ram_reg_bram_0_i_32__0_n_5\,
      O => buf_V_0_ce0
    );
\ram_reg_bram_0_i_31__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => ram_reg_bram_0_3(1),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => ram_reg_bram_0_6,
      I3 => ram_reg_bram_0_1(1),
      I4 => ram_reg_bram_0_3(0),
      O => \ram_reg_bram_0_i_31__0_n_5\
    );
\ram_reg_bram_0_i_32__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A888AAAA00000000"
    )
        port map (
      I0 => ram_reg_bram_0_1(0),
      I1 => \empty_reg_340_reg[10]_1\,
      I2 => magnitude_mat_data_empty_n,
      I3 => phase_mat_data_empty_n,
      I4 => \empty_reg_340_reg[10]\,
      I5 => ap_enable_reg_pp0_iter0,
      O => \ram_reg_bram_0_i_32__0_n_5\
    );
\ram_reg_bram_0_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ram_reg_bram_0_2(10),
      I1 => ram_reg_bram_0_3(1),
      I2 => \^ap_enable_reg_pp1_iter1_reg\,
      I3 => ram_reg_bram_0_3(0),
      I4 => ram_reg_bram_0_5(10),
      O => buf_V_0_address0(10)
    );
\ram_reg_bram_0_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ram_reg_bram_0_2(9),
      I1 => ram_reg_bram_0_3(1),
      I2 => \^ap_enable_reg_pp1_iter1_reg\,
      I3 => ram_reg_bram_0_3(0),
      I4 => ram_reg_bram_0_5(9),
      O => buf_V_0_address0(9)
    );
\ram_reg_bram_0_i_5__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ram_reg_bram_0_2(8),
      I1 => ram_reg_bram_0_3(1),
      I2 => \^ap_enable_reg_pp1_iter1_reg\,
      I3 => ram_reg_bram_0_3(0),
      I4 => ram_reg_bram_0_5(8),
      O => buf_V_0_address0(8)
    );
\ram_reg_bram_0_i_6__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ram_reg_bram_0_2(7),
      I1 => ram_reg_bram_0_3(1),
      I2 => \^ap_enable_reg_pp1_iter1_reg\,
      I3 => ram_reg_bram_0_3(0),
      I4 => ram_reg_bram_0_5(7),
      O => buf_V_0_address0(7)
    );
\ram_reg_bram_0_i_7__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ram_reg_bram_0_2(6),
      I1 => ram_reg_bram_0_3(1),
      I2 => \^ap_enable_reg_pp1_iter1_reg\,
      I3 => ram_reg_bram_0_3(0),
      I4 => ram_reg_bram_0_5(6),
      O => buf_V_0_address0(6)
    );
\ram_reg_bram_0_i_8__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ram_reg_bram_0_2(5),
      I1 => ram_reg_bram_0_3(1),
      I2 => \^ap_enable_reg_pp1_iter1_reg\,
      I3 => ram_reg_bram_0_3(0),
      I4 => ram_reg_bram_0_5(5),
      O => buf_V_0_address0(5)
    );
\ram_reg_bram_0_i_9__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ram_reg_bram_0_2(4),
      I1 => ram_reg_bram_0_3(1),
      I2 => \^ap_enable_reg_pp1_iter1_reg\,
      I3 => ram_reg_bram_0_3(0),
      I4 => ram_reg_bram_0_5(4),
      O => buf_V_0_address0(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xfgray2rgb_1080_1920_s is
  port (
    start_once_reg_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    pop : out STD_LOGIC;
    start_once_reg_reg_1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_1\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    push_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    start_for_Loop_loop_height_proc1719_U0_full_n : in STD_LOGIC;
    xfgray2rgb_1080_1920_U0_ap_start : in STD_LOGIC;
    empty_n : in STD_LOGIC;
    gray_img_dst_data_empty_n : in STD_LOGIC;
    rgb_img_dst_data_full_n : in STD_LOGIC;
    pop_1 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xfgray2rgb_1080_1920_s;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xfgray2rgb_1080_1920_s is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[1]_i_3__1_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_2__5_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_3__4_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_4__3_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_5_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_6_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_7_n_5\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[0]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ap_NS_fsm16_out : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__5_n_5\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__7_n_5\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_2__2_n_5\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_5 : STD_LOGIC;
  signal \icmp_ln45_reg_87[0]_i_1_n_5\ : STD_LOGIC;
  signal \icmp_ln45_reg_87_reg_n_5_[0]\ : STD_LOGIC;
  signal indvar_flatten_reg_53 : STD_LOGIC;
  signal indvar_flatten_reg_530 : STD_LOGIC;
  signal \indvar_flatten_reg_53[0]_i_4_n_5\ : STD_LOGIC;
  signal indvar_flatten_reg_53_reg : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \indvar_flatten_reg_53_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_53_reg[0]_i_3_n_11\ : STD_LOGIC;
  signal \indvar_flatten_reg_53_reg[0]_i_3_n_12\ : STD_LOGIC;
  signal \indvar_flatten_reg_53_reg[0]_i_3_n_13\ : STD_LOGIC;
  signal \indvar_flatten_reg_53_reg[0]_i_3_n_14\ : STD_LOGIC;
  signal \indvar_flatten_reg_53_reg[0]_i_3_n_15\ : STD_LOGIC;
  signal \indvar_flatten_reg_53_reg[0]_i_3_n_16\ : STD_LOGIC;
  signal \indvar_flatten_reg_53_reg[0]_i_3_n_17\ : STD_LOGIC;
  signal \indvar_flatten_reg_53_reg[0]_i_3_n_18\ : STD_LOGIC;
  signal \indvar_flatten_reg_53_reg[0]_i_3_n_19\ : STD_LOGIC;
  signal \indvar_flatten_reg_53_reg[0]_i_3_n_20\ : STD_LOGIC;
  signal \indvar_flatten_reg_53_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_53_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_53_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_53_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_53_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_53_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_53_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \indvar_flatten_reg_53_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \indvar_flatten_reg_53_reg[16]_i_1_n_16\ : STD_LOGIC;
  signal \indvar_flatten_reg_53_reg[16]_i_1_n_17\ : STD_LOGIC;
  signal \indvar_flatten_reg_53_reg[16]_i_1_n_18\ : STD_LOGIC;
  signal \indvar_flatten_reg_53_reg[16]_i_1_n_19\ : STD_LOGIC;
  signal \indvar_flatten_reg_53_reg[16]_i_1_n_20\ : STD_LOGIC;
  signal \indvar_flatten_reg_53_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_53_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_53_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \indvar_flatten_reg_53_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \indvar_flatten_reg_53_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \indvar_flatten_reg_53_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \indvar_flatten_reg_53_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \indvar_flatten_reg_53_reg[8]_i_1_n_16\ : STD_LOGIC;
  signal \indvar_flatten_reg_53_reg[8]_i_1_n_17\ : STD_LOGIC;
  signal \indvar_flatten_reg_53_reg[8]_i_1_n_18\ : STD_LOGIC;
  signal \indvar_flatten_reg_53_reg[8]_i_1_n_19\ : STD_LOGIC;
  signal \indvar_flatten_reg_53_reg[8]_i_1_n_20\ : STD_LOGIC;
  signal \indvar_flatten_reg_53_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_53_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_53_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_53_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_53_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \^pop\ : STD_LOGIC;
  signal \start_once_reg_i_1__2_n_5\ : STD_LOGIC;
  signal \^start_once_reg_reg_0\ : STD_LOGIC;
  signal \NLW_indvar_flatten_reg_53_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_indvar_flatten_reg_53_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_2__2\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_3__1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_3__4\ : label is "soft_lutpair415";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_2__2\ : label is "soft_lutpair414";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_53_reg[0]_i_3\ : label is 16;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_53_reg[16]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_53_reg[8]_i_1\ : label is 16;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__12\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \internal_full_n_i_3__1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_12__4\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \start_once_reg_i_1__2\ : label is "soft_lutpair417";
begin
  Q(0) <= \^q\(0);
  pop <= \^pop\;
  start_once_reg_reg_0 <= \^start_once_reg_reg_0\;
\ap_CS_fsm[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF57FF"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => \^start_once_reg_reg_0\,
      I2 => start_for_Loop_loop_height_proc1719_U0_full_n,
      I3 => xfgray2rgb_1080_1920_U0_ap_start,
      I4 => \^q\(0),
      I5 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0EEEEEE"
    )
        port map (
      I0 => ap_NS_fsm16_out,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => \ap_CS_fsm[1]_i_3__1_n_5\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => \^start_once_reg_reg_0\,
      I2 => start_for_Loop_loop_height_proc1719_U0_full_n,
      I3 => xfgray2rgb_1080_1920_U0_ap_start,
      O => ap_NS_fsm16_out
    );
\ap_CS_fsm[1]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF8F"
    )
        port map (
      I0 => rgb_img_dst_data_full_n,
      I1 => gray_img_dst_data_empty_n,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \icmp_ln45_reg_87_reg_n_5_[0]\,
      I4 => \ap_CS_fsm[2]_i_2__5_n_5\,
      O => \ap_CS_fsm[1]_i_3__1_n_5\
    );
\ap_CS_fsm[2]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2__5_n_5\,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \ap_CS_fsm[2]_i_3__4_n_5\,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_4__3_n_5\,
      I1 => indvar_flatten_reg_53_reg(8),
      I2 => indvar_flatten_reg_53_reg(12),
      I3 => indvar_flatten_reg_53_reg(5),
      I4 => \ap_CS_fsm[2]_i_5_n_5\,
      I5 => \ap_CS_fsm[2]_i_6_n_5\,
      O => \ap_CS_fsm[2]_i_2__5_n_5\
    );
\ap_CS_fsm[2]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55557F55"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => rgb_img_dst_data_full_n,
      I2 => gray_img_dst_data_empty_n,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => \icmp_ln45_reg_87_reg_n_5_[0]\,
      O => \ap_CS_fsm[2]_i_3__4_n_5\
    );
\ap_CS_fsm[2]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFFFFFFFFF"
    )
        port map (
      I0 => indvar_flatten_reg_53_reg(7),
      I1 => indvar_flatten_reg_53_reg(17),
      I2 => indvar_flatten_reg_53_reg(0),
      I3 => indvar_flatten_reg_53_reg(13),
      I4 => indvar_flatten_reg_53_reg(9),
      I5 => indvar_flatten_reg_53_reg(16),
      O => \ap_CS_fsm[2]_i_4__3_n_5\
    );
\ap_CS_fsm[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => indvar_flatten_reg_53_reg(19),
      I1 => indvar_flatten_reg_53_reg(10),
      I2 => indvar_flatten_reg_53_reg(15),
      I3 => indvar_flatten_reg_53_reg(4),
      O => \ap_CS_fsm[2]_i_5_n_5\
    );
\ap_CS_fsm[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => indvar_flatten_reg_53_reg(14),
      I1 => indvar_flatten_reg_53_reg(18),
      I2 => indvar_flatten_reg_53_reg(3),
      I3 => indvar_flatten_reg_53_reg(20),
      I4 => \ap_CS_fsm[2]_i_7_n_5\,
      O => \ap_CS_fsm[2]_i_6_n_5\
    );
\ap_CS_fsm[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => indvar_flatten_reg_53_reg(6),
      I1 => indvar_flatten_reg_53_reg(2),
      I2 => indvar_flatten_reg_53_reg(11),
      I3 => indvar_flatten_reg_53_reg(1),
      O => \ap_CS_fsm[2]_i_7_n_5\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_5_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE00000"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2__5_n_5\,
      I1 => \ap_CS_fsm[2]_i_3__4_n_5\,
      I2 => ap_NS_fsm16_out,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter0_i_1__5_n_5\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__5_n_5\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C055C00000000000"
    )
        port map (
      I0 => ap_NS_fsm16_out,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \ap_CS_fsm[2]_i_2__5_n_5\,
      I3 => \ap_enable_reg_pp0_iter1_i_2__2_n_5\,
      I4 => ap_enable_reg_pp0_iter1_reg_n_5,
      I5 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter1_i_1__7_n_5\
    );
\ap_enable_reg_pp0_iter1_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBBB"
    )
        port map (
      I0 => \icmp_ln45_reg_87_reg_n_5_[0]\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => gray_img_dst_data_empty_n,
      I3 => rgb_img_dst_data_full_n,
      O => \ap_enable_reg_pp0_iter1_i_2__2_n_5\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__7_n_5\,
      Q => ap_enable_reg_pp0_iter1_reg_n_5,
      R => '0'
    );
\dout_buf[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20AA00AA00AA00AA"
    )
        port map (
      I0 => empty_n,
      I1 => \icmp_ln45_reg_87_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => gray_img_dst_data_empty_n,
      I4 => rgb_img_dst_data_full_n,
      I5 => ap_CS_fsm_pp0_stage0,
      O => \^pop\
    );
\dout_valid_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0F070F0"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => rgb_img_dst_data_full_n,
      I2 => gray_img_dst_data_empty_n,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => \icmp_ln45_reg_87_reg_n_5_[0]\,
      I5 => empty_n,
      O => \ap_CS_fsm_reg[1]_1\
    );
\icmp_ln45_reg_87[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55550000FFFF80AA"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => rgb_img_dst_data_full_n,
      I2 => gray_img_dst_data_empty_n,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => \icmp_ln45_reg_87_reg_n_5_[0]\,
      I5 => \ap_CS_fsm[2]_i_2__5_n_5\,
      O => \icmp_ln45_reg_87[0]_i_1_n_5\
    );
\icmp_ln45_reg_87_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln45_reg_87[0]_i_1_n_5\,
      Q => \icmp_ln45_reg_87_reg_n_5_[0]\,
      R => '0'
    );
\indvar_flatten_reg_53[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A800"
    )
        port map (
      I0 => xfgray2rgb_1080_1920_U0_ap_start,
      I1 => start_for_Loop_loop_height_proc1719_U0_full_n,
      I2 => \^start_once_reg_reg_0\,
      I3 => \ap_CS_fsm_reg_n_5_[0]\,
      I4 => indvar_flatten_reg_530,
      O => indvar_flatten_reg_53
    );
\indvar_flatten_reg_53[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2__5_n_5\,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \ap_CS_fsm[2]_i_3__4_n_5\,
      O => indvar_flatten_reg_530
    );
\indvar_flatten_reg_53[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => indvar_flatten_reg_53_reg(0),
      O => \indvar_flatten_reg_53[0]_i_4_n_5\
    );
\indvar_flatten_reg_53_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_530,
      D => \indvar_flatten_reg_53_reg[0]_i_3_n_20\,
      Q => indvar_flatten_reg_53_reg(0),
      R => indvar_flatten_reg_53
    );
\indvar_flatten_reg_53_reg[0]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \indvar_flatten_reg_53_reg[0]_i_3_n_5\,
      CO(6) => \indvar_flatten_reg_53_reg[0]_i_3_n_6\,
      CO(5) => \indvar_flatten_reg_53_reg[0]_i_3_n_7\,
      CO(4) => \indvar_flatten_reg_53_reg[0]_i_3_n_8\,
      CO(3) => \indvar_flatten_reg_53_reg[0]_i_3_n_9\,
      CO(2) => \indvar_flatten_reg_53_reg[0]_i_3_n_10\,
      CO(1) => \indvar_flatten_reg_53_reg[0]_i_3_n_11\,
      CO(0) => \indvar_flatten_reg_53_reg[0]_i_3_n_12\,
      DI(7 downto 0) => B"00000001",
      O(7) => \indvar_flatten_reg_53_reg[0]_i_3_n_13\,
      O(6) => \indvar_flatten_reg_53_reg[0]_i_3_n_14\,
      O(5) => \indvar_flatten_reg_53_reg[0]_i_3_n_15\,
      O(4) => \indvar_flatten_reg_53_reg[0]_i_3_n_16\,
      O(3) => \indvar_flatten_reg_53_reg[0]_i_3_n_17\,
      O(2) => \indvar_flatten_reg_53_reg[0]_i_3_n_18\,
      O(1) => \indvar_flatten_reg_53_reg[0]_i_3_n_19\,
      O(0) => \indvar_flatten_reg_53_reg[0]_i_3_n_20\,
      S(7 downto 1) => indvar_flatten_reg_53_reg(7 downto 1),
      S(0) => \indvar_flatten_reg_53[0]_i_4_n_5\
    );
\indvar_flatten_reg_53_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_530,
      D => \indvar_flatten_reg_53_reg[8]_i_1_n_18\,
      Q => indvar_flatten_reg_53_reg(10),
      R => indvar_flatten_reg_53
    );
\indvar_flatten_reg_53_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_530,
      D => \indvar_flatten_reg_53_reg[8]_i_1_n_17\,
      Q => indvar_flatten_reg_53_reg(11),
      R => indvar_flatten_reg_53
    );
\indvar_flatten_reg_53_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_530,
      D => \indvar_flatten_reg_53_reg[8]_i_1_n_16\,
      Q => indvar_flatten_reg_53_reg(12),
      R => indvar_flatten_reg_53
    );
\indvar_flatten_reg_53_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_530,
      D => \indvar_flatten_reg_53_reg[8]_i_1_n_15\,
      Q => indvar_flatten_reg_53_reg(13),
      R => indvar_flatten_reg_53
    );
\indvar_flatten_reg_53_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_530,
      D => \indvar_flatten_reg_53_reg[8]_i_1_n_14\,
      Q => indvar_flatten_reg_53_reg(14),
      R => indvar_flatten_reg_53
    );
\indvar_flatten_reg_53_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_530,
      D => \indvar_flatten_reg_53_reg[8]_i_1_n_13\,
      Q => indvar_flatten_reg_53_reg(15),
      R => indvar_flatten_reg_53
    );
\indvar_flatten_reg_53_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_530,
      D => \indvar_flatten_reg_53_reg[16]_i_1_n_20\,
      Q => indvar_flatten_reg_53_reg(16),
      R => indvar_flatten_reg_53
    );
\indvar_flatten_reg_53_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \indvar_flatten_reg_53_reg[8]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_indvar_flatten_reg_53_reg[16]_i_1_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \indvar_flatten_reg_53_reg[16]_i_1_n_9\,
      CO(2) => \indvar_flatten_reg_53_reg[16]_i_1_n_10\,
      CO(1) => \indvar_flatten_reg_53_reg[16]_i_1_n_11\,
      CO(0) => \indvar_flatten_reg_53_reg[16]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 5) => \NLW_indvar_flatten_reg_53_reg[16]_i_1_O_UNCONNECTED\(7 downto 5),
      O(4) => \indvar_flatten_reg_53_reg[16]_i_1_n_16\,
      O(3) => \indvar_flatten_reg_53_reg[16]_i_1_n_17\,
      O(2) => \indvar_flatten_reg_53_reg[16]_i_1_n_18\,
      O(1) => \indvar_flatten_reg_53_reg[16]_i_1_n_19\,
      O(0) => \indvar_flatten_reg_53_reg[16]_i_1_n_20\,
      S(7 downto 5) => B"000",
      S(4 downto 0) => indvar_flatten_reg_53_reg(20 downto 16)
    );
\indvar_flatten_reg_53_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_530,
      D => \indvar_flatten_reg_53_reg[16]_i_1_n_19\,
      Q => indvar_flatten_reg_53_reg(17),
      R => indvar_flatten_reg_53
    );
\indvar_flatten_reg_53_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_530,
      D => \indvar_flatten_reg_53_reg[16]_i_1_n_18\,
      Q => indvar_flatten_reg_53_reg(18),
      R => indvar_flatten_reg_53
    );
\indvar_flatten_reg_53_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_530,
      D => \indvar_flatten_reg_53_reg[16]_i_1_n_17\,
      Q => indvar_flatten_reg_53_reg(19),
      R => indvar_flatten_reg_53
    );
\indvar_flatten_reg_53_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_530,
      D => \indvar_flatten_reg_53_reg[0]_i_3_n_19\,
      Q => indvar_flatten_reg_53_reg(1),
      R => indvar_flatten_reg_53
    );
\indvar_flatten_reg_53_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_530,
      D => \indvar_flatten_reg_53_reg[16]_i_1_n_16\,
      Q => indvar_flatten_reg_53_reg(20),
      R => indvar_flatten_reg_53
    );
\indvar_flatten_reg_53_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_530,
      D => \indvar_flatten_reg_53_reg[0]_i_3_n_18\,
      Q => indvar_flatten_reg_53_reg(2),
      R => indvar_flatten_reg_53
    );
\indvar_flatten_reg_53_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_530,
      D => \indvar_flatten_reg_53_reg[0]_i_3_n_17\,
      Q => indvar_flatten_reg_53_reg(3),
      R => indvar_flatten_reg_53
    );
\indvar_flatten_reg_53_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_530,
      D => \indvar_flatten_reg_53_reg[0]_i_3_n_16\,
      Q => indvar_flatten_reg_53_reg(4),
      R => indvar_flatten_reg_53
    );
\indvar_flatten_reg_53_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_530,
      D => \indvar_flatten_reg_53_reg[0]_i_3_n_15\,
      Q => indvar_flatten_reg_53_reg(5),
      R => indvar_flatten_reg_53
    );
\indvar_flatten_reg_53_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_530,
      D => \indvar_flatten_reg_53_reg[0]_i_3_n_14\,
      Q => indvar_flatten_reg_53_reg(6),
      R => indvar_flatten_reg_53
    );
\indvar_flatten_reg_53_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_530,
      D => \indvar_flatten_reg_53_reg[0]_i_3_n_13\,
      Q => indvar_flatten_reg_53_reg(7),
      R => indvar_flatten_reg_53
    );
\indvar_flatten_reg_53_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_530,
      D => \indvar_flatten_reg_53_reg[8]_i_1_n_20\,
      Q => indvar_flatten_reg_53_reg(8),
      R => indvar_flatten_reg_53
    );
\indvar_flatten_reg_53_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \indvar_flatten_reg_53_reg[0]_i_3_n_5\,
      CI_TOP => '0',
      CO(7) => \indvar_flatten_reg_53_reg[8]_i_1_n_5\,
      CO(6) => \indvar_flatten_reg_53_reg[8]_i_1_n_6\,
      CO(5) => \indvar_flatten_reg_53_reg[8]_i_1_n_7\,
      CO(4) => \indvar_flatten_reg_53_reg[8]_i_1_n_8\,
      CO(3) => \indvar_flatten_reg_53_reg[8]_i_1_n_9\,
      CO(2) => \indvar_flatten_reg_53_reg[8]_i_1_n_10\,
      CO(1) => \indvar_flatten_reg_53_reg[8]_i_1_n_11\,
      CO(0) => \indvar_flatten_reg_53_reg[8]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7) => \indvar_flatten_reg_53_reg[8]_i_1_n_13\,
      O(6) => \indvar_flatten_reg_53_reg[8]_i_1_n_14\,
      O(5) => \indvar_flatten_reg_53_reg[8]_i_1_n_15\,
      O(4) => \indvar_flatten_reg_53_reg[8]_i_1_n_16\,
      O(3) => \indvar_flatten_reg_53_reg[8]_i_1_n_17\,
      O(2) => \indvar_flatten_reg_53_reg[8]_i_1_n_18\,
      O(1) => \indvar_flatten_reg_53_reg[8]_i_1_n_19\,
      O(0) => \indvar_flatten_reg_53_reg[8]_i_1_n_20\,
      S(7 downto 0) => indvar_flatten_reg_53_reg(15 downto 8)
    );
\indvar_flatten_reg_53_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_530,
      D => \indvar_flatten_reg_53_reg[8]_i_1_n_19\,
      Q => indvar_flatten_reg_53_reg(9),
      R => indvar_flatten_reg_53
    );
\internal_full_n_i_2__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^start_once_reg_reg_0\,
      I1 => start_for_Loop_loop_height_proc1719_U0_full_n,
      I2 => xfgray2rgb_1080_1920_U0_ap_start,
      O => start_once_reg_reg_1
    );
\internal_full_n_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => xfgray2rgb_1080_1920_U0_ap_start,
      O => \ap_CS_fsm_reg[2]_0\
    );
\mem_reg_bram_0_i_12__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \icmp_ln45_reg_87_reg_n_5_[0]\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => gray_img_dst_data_empty_n,
      I3 => rgb_img_dst_data_full_n,
      I4 => ap_CS_fsm_pp0_stage0,
      O => push
    );
\start_once_reg_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5444"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^start_once_reg_reg_0\,
      I2 => start_for_Loop_loop_height_proc1719_U0_full_n,
      I3 => xfgray2rgb_1080_1920_U0_ap_start,
      O => \start_once_reg_i_1__2_n_5\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \start_once_reg_i_1__2_n_5\,
      Q => \^start_once_reg_reg_0\,
      R => ap_rst_n_inv
    );
\usedw[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pop\,
      I1 => push_0,
      O => E(0)
    );
\usedw[10]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFF00008000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => rgb_img_dst_data_full_n,
      I2 => gray_img_dst_data_empty_n,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => \icmp_ln45_reg_87_reg_n_5_[0]\,
      I5 => pop_1,
      O => \ap_CS_fsm_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    \eol_reg_154_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter0_reg : out STD_LOGIC;
    Loop_loop_height_proc1821_U0_rgb_img_src_data_write : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ack_out116_out : out STD_LOGIC;
    B_V_data_1_sel0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \icmp_ln122_reg_315_reg[0]\ : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_1\ : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_2\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    \eol_reg_154_reg[0]_0\ : in STD_LOGIC;
    axi_last_V_1_reg_324 : in STD_LOGIC;
    icmp_ln122_reg_315 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    or_ln131_reg_329 : in STD_LOGIC;
    or_ln134_reg_333 : in STD_LOGIC;
    eol_2_reg_208 : in STD_LOGIC;
    src_TVALID : in STD_LOGIC;
    rgb_img_src_data_full_n : in STD_LOGIC;
    \icmp_ln122_fu_243_p2_carry__0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    B_V_data_1_sel_rd_reg_0 : in STD_LOGIC;
    B_V_data_1_sel : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_1 : in STD_LOGIC;
    B_V_data_1_sel_0 : in STD_LOGIC;
    src_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[9]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[9]\ : STD_LOGIC;
  signal \B_V_data_1_sel__0\ : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__1_n_5\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal B_V_data_1_sel_wr_i_1_n_5 : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__1_n_5\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_3_n_5\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \^ack_out116_out\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2__2_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_17__1_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_20__1_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_2__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_3\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__5\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__4\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter0_i_1__3\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \axi_data_V_reg_319[0]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \axi_data_V_reg_319[10]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \axi_data_V_reg_319[11]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \axi_data_V_reg_319[12]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \axi_data_V_reg_319[13]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \axi_data_V_reg_319[14]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \axi_data_V_reg_319[15]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \axi_data_V_reg_319[16]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \axi_data_V_reg_319[17]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \axi_data_V_reg_319[18]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \axi_data_V_reg_319[19]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \axi_data_V_reg_319[1]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \axi_data_V_reg_319[20]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \axi_data_V_reg_319[21]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \axi_data_V_reg_319[22]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \axi_data_V_reg_319[23]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \axi_data_V_reg_319[2]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \axi_data_V_reg_319[3]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \axi_data_V_reg_319[4]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \axi_data_V_reg_319[5]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \axi_data_V_reg_319[6]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \axi_data_V_reg_319[7]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \axi_data_V_reg_319[8]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \axi_data_V_reg_319[9]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \j_reg_166[31]_i_2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \or_ln131_reg_329[0]_i_1\ : label is "soft_lutpair37";
begin
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
  ack_out116_out <= \^ack_out116_out\;
\B_V_data_1_payload_A[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(0),
      Q => \B_V_data_1_payload_A_reg_n_5_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(10),
      Q => \B_V_data_1_payload_A_reg_n_5_[10]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(11),
      Q => \B_V_data_1_payload_A_reg_n_5_[11]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(12),
      Q => \B_V_data_1_payload_A_reg_n_5_[12]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(13),
      Q => \B_V_data_1_payload_A_reg_n_5_[13]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(14),
      Q => \B_V_data_1_payload_A_reg_n_5_[14]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(15),
      Q => \B_V_data_1_payload_A_reg_n_5_[15]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(16),
      Q => \B_V_data_1_payload_A_reg_n_5_[16]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(17),
      Q => \B_V_data_1_payload_A_reg_n_5_[17]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(18),
      Q => \B_V_data_1_payload_A_reg_n_5_[18]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(19),
      Q => \B_V_data_1_payload_A_reg_n_5_[19]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(1),
      Q => \B_V_data_1_payload_A_reg_n_5_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(20),
      Q => \B_V_data_1_payload_A_reg_n_5_[20]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(21),
      Q => \B_V_data_1_payload_A_reg_n_5_[21]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(22),
      Q => \B_V_data_1_payload_A_reg_n_5_[22]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(23),
      Q => \B_V_data_1_payload_A_reg_n_5_[23]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(2),
      Q => \B_V_data_1_payload_A_reg_n_5_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(3),
      Q => \B_V_data_1_payload_A_reg_n_5_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(4),
      Q => \B_V_data_1_payload_A_reg_n_5_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(5),
      Q => \B_V_data_1_payload_A_reg_n_5_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(6),
      Q => \B_V_data_1_payload_A_reg_n_5_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(7),
      Q => \B_V_data_1_payload_A_reg_n_5_[7]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(8),
      Q => \B_V_data_1_payload_A_reg_n_5_[8]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(9),
      Q => \B_V_data_1_payload_A_reg_n_5_[9]\,
      R => '0'
    );
\B_V_data_1_payload_B[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(0),
      Q => \B_V_data_1_payload_B_reg_n_5_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(10),
      Q => \B_V_data_1_payload_B_reg_n_5_[10]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(11),
      Q => \B_V_data_1_payload_B_reg_n_5_[11]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(12),
      Q => \B_V_data_1_payload_B_reg_n_5_[12]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(13),
      Q => \B_V_data_1_payload_B_reg_n_5_[13]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(14),
      Q => \B_V_data_1_payload_B_reg_n_5_[14]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(15),
      Q => \B_V_data_1_payload_B_reg_n_5_[15]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(16),
      Q => \B_V_data_1_payload_B_reg_n_5_[16]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(17),
      Q => \B_V_data_1_payload_B_reg_n_5_[17]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(18),
      Q => \B_V_data_1_payload_B_reg_n_5_[18]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(19),
      Q => \B_V_data_1_payload_B_reg_n_5_[19]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(1),
      Q => \B_V_data_1_payload_B_reg_n_5_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(20),
      Q => \B_V_data_1_payload_B_reg_n_5_[20]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(21),
      Q => \B_V_data_1_payload_B_reg_n_5_[21]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(22),
      Q => \B_V_data_1_payload_B_reg_n_5_[22]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(23),
      Q => \B_V_data_1_payload_B_reg_n_5_[23]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(2),
      Q => \B_V_data_1_payload_B_reg_n_5_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(3),
      Q => \B_V_data_1_payload_B_reg_n_5_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(4),
      Q => \B_V_data_1_payload_B_reg_n_5_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(5),
      Q => \B_V_data_1_payload_B_reg_n_5_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(6),
      Q => \B_V_data_1_payload_B_reg_n_5_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(7),
      Q => \B_V_data_1_payload_B_reg_n_5_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(8),
      Q => \B_V_data_1_payload_B_reg_n_5_[8]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(9),
      Q => \B_V_data_1_payload_B_reg_n_5_[9]\,
      R => '0'
    );
B_V_data_1_sel_rd_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F7FFFFFF080000"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => Q(1),
      I2 => eol_2_reg_208,
      I3 => \^ack_out116_out\,
      I4 => B_V_data_1_sel_rd_reg_0,
      I5 => B_V_data_1_sel,
      O => \B_V_data_1_state_reg[0]_1\
    );
\B_V_data_1_sel_rd_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F7FFFFFF080000"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => Q(1),
      I2 => eol_2_reg_208,
      I3 => \^ack_out116_out\,
      I4 => B_V_data_1_sel_rd_reg_1,
      I5 => B_V_data_1_sel_0,
      O => \B_V_data_1_state_reg[0]_2\
    );
\B_V_data_1_sel_rd_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4555BAAA"
    )
        port map (
      I0 => \^ack_out116_out\,
      I1 => eol_2_reg_208,
      I2 => Q(1),
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_sel_rd_i_1__1_n_5\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__1_n_5\,
      Q => \B_V_data_1_sel__0\,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[1]_0\,
      I1 => src_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_sel_wr_i_1_n_5
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_i_1_n_5,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8D8D8D8F8F8D8F8"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[1]_0\,
      I1 => src_TVALID,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => Q(1),
      I4 => eol_2_reg_208,
      I5 => \^ack_out116_out\,
      O => \B_V_data_1_state[0]_i_1__1_n_5\
    );
\B_V_data_1_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5DFFFFFF5DFF5D"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => Q(1),
      I2 => eol_2_reg_208,
      I3 => \^ack_out116_out\,
      I4 => src_TVALID,
      I5 => \^b_v_data_1_state_reg[1]_0\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAAAAAA"
    )
        port map (
      I0 => \B_V_data_1_state[1]_i_3_n_5\,
      I1 => \mem_reg_bram_0_i_17__1_n_5\,
      I2 => Q(0),
      I3 => CO(0),
      I4 => ap_enable_reg_pp0_iter0,
      O => B_V_data_1_sel0
    );
\B_V_data_1_state[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => eol_2_reg_208,
      I1 => Q(1),
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => \B_V_data_1_state[1]_i_3_n_5\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__1_n_5\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm[2]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBAAAA"
    )
        port map (
      I0 => p_1_in,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \mem_reg_bram_0_i_17__1_n_5\,
      I3 => CO(0),
      I4 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[3]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \ap_CS_fsm[3]_i_2__2_n_5\,
      I2 => CO(0),
      O => D(1)
    );
\ap_CS_fsm[3]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \mem_reg_bram_0_i_17__1_n_5\,
      I1 => Q(0),
      O => \ap_CS_fsm[3]_i_2__2_n_5\
    );
\ap_enable_reg_pp0_iter0_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE00000"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2__2_n_5\,
      I1 => CO(0),
      I2 => p_1_in,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_rst_n,
      O => ap_enable_reg_pp0_iter0_reg
    );
\ap_enable_reg_pp0_iter1_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F40404000000000"
    )
        port map (
      I0 => p_1_in,
      I1 => ap_enable_reg_pp0_iter1_reg_0,
      I2 => \mem_reg_bram_0_i_17__1_n_5\,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => CO(0),
      I5 => ap_rst_n,
      O => ap_enable_reg_pp0_iter1_reg
    );
\axi_data_V_reg_319[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[0]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(0)
    );
\axi_data_V_reg_319[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[10]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[10]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(10)
    );
\axi_data_V_reg_319[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[11]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[11]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(11)
    );
\axi_data_V_reg_319[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[12]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[12]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(12)
    );
\axi_data_V_reg_319[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[13]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[13]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(13)
    );
\axi_data_V_reg_319[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[14]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[14]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(14)
    );
\axi_data_V_reg_319[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[15]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[15]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(15)
    );
\axi_data_V_reg_319[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[16]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[16]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(16)
    );
\axi_data_V_reg_319[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[17]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[17]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(17)
    );
\axi_data_V_reg_319[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[18]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[18]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(18)
    );
\axi_data_V_reg_319[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[19]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[19]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(19)
    );
\axi_data_V_reg_319[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[1]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[1]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(1)
    );
\axi_data_V_reg_319[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[20]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[20]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(20)
    );
\axi_data_V_reg_319[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[21]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[21]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(21)
    );
\axi_data_V_reg_319[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[22]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[22]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(22)
    );
\axi_data_V_reg_319[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[23]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[23]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(23)
    );
\axi_data_V_reg_319[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[2]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(2)
    );
\axi_data_V_reg_319[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[3]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[3]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(3)
    );
\axi_data_V_reg_319[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[4]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[4]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(4)
    );
\axi_data_V_reg_319[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[5]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[5]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(5)
    );
\axi_data_V_reg_319[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[6]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[6]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(6)
    );
\axi_data_V_reg_319[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[7]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[7]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(7)
    );
\axi_data_V_reg_319[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[8]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[8]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(8)
    );
\axi_data_V_reg_319[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[9]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[9]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(9)
    );
\eol_reg_154[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C000AAAACAAA"
    )
        port map (
      I0 => \eol_reg_154_reg[0]_0\,
      I1 => axi_last_V_1_reg_324,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      I3 => icmp_ln122_reg_315,
      I4 => \ap_CS_fsm[3]_i_2__2_n_5\,
      I5 => p_1_in,
      O => \eol_reg_154_reg[0]\
    );
\icmp_ln122_fu_243_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln122_fu_243_p2_carry__0\(9),
      I1 => \icmp_ln122_fu_243_p2_carry__0\(8),
      O => S(4)
    );
\icmp_ln122_fu_243_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln122_fu_243_p2_carry__0\(7),
      I1 => \icmp_ln122_fu_243_p2_carry__0\(6),
      O => S(3)
    );
\icmp_ln122_fu_243_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln122_fu_243_p2_carry__0\(5),
      I1 => \icmp_ln122_fu_243_p2_carry__0\(4),
      O => S(2)
    );
\icmp_ln122_fu_243_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln122_fu_243_p2_carry__0\(3),
      I1 => \icmp_ln122_fu_243_p2_carry__0\(2),
      O => S(1)
    );
\icmp_ln122_fu_243_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln122_fu_243_p2_carry__0\(1),
      I1 => \icmp_ln122_fu_243_p2_carry__0\(0),
      O => S(0)
    );
\icmp_ln122_reg_315[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => icmp_ln122_reg_315,
      I1 => \ap_CS_fsm[3]_i_2__2_n_5\,
      I2 => CO(0),
      O => \icmp_ln122_reg_315_reg[0]\
    );
\j_reg_166[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in,
      I1 => \^ack_out116_out\,
      O => SR(0)
    );
\j_reg_166[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => CO(0),
      I2 => Q(0),
      I3 => \mem_reg_bram_0_i_17__1_n_5\,
      O => \^ack_out116_out\
    );
\mem_reg_bram_0_i_12__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000088080000"
    )
        port map (
      I0 => icmp_ln122_reg_315,
      I1 => ap_enable_reg_pp0_iter1_reg_0,
      I2 => or_ln131_reg_329,
      I3 => or_ln134_reg_333,
      I4 => Q(0),
      I5 => \mem_reg_bram_0_i_17__1_n_5\,
      O => Loop_loop_height_proc1821_U0_rgb_img_src_data_write
    );
\mem_reg_bram_0_i_17__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1111F111"
    )
        port map (
      I0 => \mem_reg_bram_0_i_20__1_n_5\,
      I1 => rgb_img_src_data_full_n,
      I2 => CO(0),
      I3 => ap_enable_reg_pp0_iter0,
      I4 => \^b_v_data_1_state_reg[0]_0\,
      O => \mem_reg_bram_0_i_17__1_n_5\
    );
\mem_reg_bram_0_i_20__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FFF"
    )
        port map (
      I0 => or_ln134_reg_333,
      I1 => or_ln131_reg_329,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      I3 => icmp_ln122_reg_315,
      O => \mem_reg_bram_0_i_20__1_n_5\
    );
\or_ln131_reg_329[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => CO(0),
      I1 => Q(0),
      I2 => \mem_reg_bram_0_i_17__1_n_5\,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both_35 is
  port (
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    \sof_2_reg_142_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_last_V_reg_205_reg[0]\ : out STD_LOGIC;
    icmp_ln190_reg_1960 : out STD_LOGIC;
    \icmp_ln190_reg_196_reg[0]\ : out STD_LOGIC;
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    dst_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : in STD_LOGIC;
    sof_2_reg_142 : in STD_LOGIC;
    sof_reg_106 : in STD_LOGIC;
    icmp_ln190_reg_196_pp0_iter1_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    icmp_ln190_fu_169_p2 : in STD_LOGIC;
    \tmp_last_V_reg_205_reg[0]_0\ : in STD_LOGIC;
    \tmp_last_V_reg_205_reg[0]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_last_V_reg_205_reg[0]_2\ : in STD_LOGIC;
    \tmp_last_V_reg_205_reg[0]_3\ : in STD_LOGIC;
    dst_TREADY : in STD_LOGIC;
    B_V_data_1_sel_wr_reg_0 : in STD_LOGIC;
    rgb_img_dst_data_empty_n : in STD_LOGIC;
    Loop_loop_height_proc1719_U0_ap_start : in STD_LOGIC;
    \j_5_reg_131_reg[0]\ : in STD_LOGIC;
    \B_V_data_1_payload_A_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both_35 : entity is "regslice_both";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both_35;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both_35 is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[9]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[9]\ : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__2_n_5\ : STD_LOGIC;
  signal B_V_data_1_sel_rd_reg_n_5 : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__4_n_5\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__2_n_5\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2__3_n_5\ : STD_LOGIC;
  signal ap_NS_fsm18_out : STD_LOGIC;
  signal dst_TREADY_int_regslice : STD_LOGIC;
  signal \icmp_ln190_reg_196[0]_i_3_n_5\ : STD_LOGIC;
  signal \^icmp_ln190_reg_196_reg[0]\ : STD_LOGIC;
  signal \j_5_reg_131[10]_i_4_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_1__2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_2__3\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_2__3\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__8\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2__6\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__5\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \dst_TDATA[0]_INST_0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \dst_TDATA[10]_INST_0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \dst_TDATA[11]_INST_0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \dst_TDATA[12]_INST_0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \dst_TDATA[13]_INST_0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \dst_TDATA[14]_INST_0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \dst_TDATA[15]_INST_0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \dst_TDATA[16]_INST_0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \dst_TDATA[17]_INST_0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \dst_TDATA[18]_INST_0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \dst_TDATA[19]_INST_0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \dst_TDATA[1]_INST_0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \dst_TDATA[20]_INST_0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \dst_TDATA[21]_INST_0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \dst_TDATA[22]_INST_0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \dst_TDATA[2]_INST_0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \dst_TDATA[3]_INST_0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \dst_TDATA[4]_INST_0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \dst_TDATA[5]_INST_0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \dst_TDATA[6]_INST_0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \dst_TDATA[7]_INST_0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \dst_TDATA[8]_INST_0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \dst_TDATA[9]_INST_0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \i_reg_191[10]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \j_5_reg_131[10]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \j_5_reg_131[10]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \j_5_reg_131[10]_i_4\ : label is "soft_lutpair2";
begin
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
  \icmp_ln190_reg_196_reg[0]\ <= \^icmp_ln190_reg_196_reg[0]\;
\B_V_data_1_payload_A[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => dst_TREADY_int_regslice,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(0),
      Q => \B_V_data_1_payload_A_reg_n_5_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(10),
      Q => \B_V_data_1_payload_A_reg_n_5_[10]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(11),
      Q => \B_V_data_1_payload_A_reg_n_5_[11]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(12),
      Q => \B_V_data_1_payload_A_reg_n_5_[12]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(13),
      Q => \B_V_data_1_payload_A_reg_n_5_[13]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(14),
      Q => \B_V_data_1_payload_A_reg_n_5_[14]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(15),
      Q => \B_V_data_1_payload_A_reg_n_5_[15]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(16),
      Q => \B_V_data_1_payload_A_reg_n_5_[16]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(17),
      Q => \B_V_data_1_payload_A_reg_n_5_[17]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(18),
      Q => \B_V_data_1_payload_A_reg_n_5_[18]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(19),
      Q => \B_V_data_1_payload_A_reg_n_5_[19]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(1),
      Q => \B_V_data_1_payload_A_reg_n_5_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(20),
      Q => \B_V_data_1_payload_A_reg_n_5_[20]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(21),
      Q => \B_V_data_1_payload_A_reg_n_5_[21]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(22),
      Q => \B_V_data_1_payload_A_reg_n_5_[22]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(23),
      Q => \B_V_data_1_payload_A_reg_n_5_[23]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(2),
      Q => \B_V_data_1_payload_A_reg_n_5_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(3),
      Q => \B_V_data_1_payload_A_reg_n_5_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(4),
      Q => \B_V_data_1_payload_A_reg_n_5_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(5),
      Q => \B_V_data_1_payload_A_reg_n_5_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(6),
      Q => \B_V_data_1_payload_A_reg_n_5_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(7),
      Q => \B_V_data_1_payload_A_reg_n_5_[7]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(8),
      Q => \B_V_data_1_payload_A_reg_n_5_[8]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(9),
      Q => \B_V_data_1_payload_A_reg_n_5_[9]\,
      R => '0'
    );
\B_V_data_1_payload_B[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => dst_TREADY_int_regslice,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(0),
      Q => \B_V_data_1_payload_B_reg_n_5_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(10),
      Q => \B_V_data_1_payload_B_reg_n_5_[10]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(11),
      Q => \B_V_data_1_payload_B_reg_n_5_[11]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(12),
      Q => \B_V_data_1_payload_B_reg_n_5_[12]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(13),
      Q => \B_V_data_1_payload_B_reg_n_5_[13]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(14),
      Q => \B_V_data_1_payload_B_reg_n_5_[14]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(15),
      Q => \B_V_data_1_payload_B_reg_n_5_[15]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(16),
      Q => \B_V_data_1_payload_B_reg_n_5_[16]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(17),
      Q => \B_V_data_1_payload_B_reg_n_5_[17]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(18),
      Q => \B_V_data_1_payload_B_reg_n_5_[18]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(19),
      Q => \B_V_data_1_payload_B_reg_n_5_[19]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(1),
      Q => \B_V_data_1_payload_B_reg_n_5_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(20),
      Q => \B_V_data_1_payload_B_reg_n_5_[20]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(21),
      Q => \B_V_data_1_payload_B_reg_n_5_[21]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(22),
      Q => \B_V_data_1_payload_B_reg_n_5_[22]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(23),
      Q => \B_V_data_1_payload_B_reg_n_5_[23]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(2),
      Q => \B_V_data_1_payload_B_reg_n_5_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(3),
      Q => \B_V_data_1_payload_B_reg_n_5_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(4),
      Q => \B_V_data_1_payload_B_reg_n_5_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(5),
      Q => \B_V_data_1_payload_B_reg_n_5_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(6),
      Q => \B_V_data_1_payload_B_reg_n_5_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(7),
      Q => \B_V_data_1_payload_B_reg_n_5_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(8),
      Q => \B_V_data_1_payload_B_reg_n_5_[8]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(9),
      Q => \B_V_data_1_payload_B_reg_n_5_[9]\,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => dst_TREADY,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => \B_V_data_1_sel_rd_i_1__2_n_5\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__2_n_5\,
      Q => B_V_data_1_sel_rd_reg_n_5,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^icmp_ln190_reg_196_reg[0]\,
      I1 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__4_n_5\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__4_n_5\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEEE"
    )
        port map (
      I0 => \^icmp_ln190_reg_196_reg[0]\,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => dst_TREADY,
      I3 => dst_TREADY_int_regslice,
      O => \B_V_data_1_state[0]_i_1__2_n_5\
    );
\B_V_data_1_state[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => B_V_data_1_sel_wr_reg_0,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => Q(2),
      I3 => \icmp_ln190_reg_196[0]_i_3_n_5\,
      O => \^icmp_ln190_reg_196_reg[0]\
    );
\B_V_data_1_state[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => dst_TREADY,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => dst_TREADY_int_regslice,
      I3 => \^icmp_ln190_reg_196_reg[0]\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__2_n_5\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => dst_TREADY_int_regslice,
      R => ap_rst_n_inv
    );
\ap_CS_fsm[0]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => Loop_loop_height_proc1719_U0_ap_start,
      I1 => Q(0),
      I2 => \^b_v_data_1_state_reg[1]_0\,
      O => D(0)
    );
\ap_CS_fsm[0]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70FFFFFF"
    )
        port map (
      I0 => dst_TREADY_int_regslice,
      I1 => dst_TREADY,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => Q(1),
      I4 => \j_5_reg_131_reg[0]\,
      O => \^b_v_data_1_state_reg[1]_0\
    );
\ap_CS_fsm[1]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2__3_n_5\,
      I1 => Q(1),
      I2 => Loop_loop_height_proc1719_U0_ap_start,
      I3 => Q(0),
      I4 => Q(3),
      O => D(1)
    );
\ap_CS_fsm[1]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => dst_TREADY_int_regslice,
      I1 => dst_TREADY,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => \ap_CS_fsm[1]_i_2__3_n_5\
    );
\ap_CS_fsm[2]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFAAAA"
    )
        port map (
      I0 => ap_NS_fsm18_out,
      I1 => \icmp_ln190_reg_196[0]_i_3_n_5\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => Q(2),
      O => D(2)
    );
\ap_CS_fsm[2]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008F00"
    )
        port map (
      I0 => dst_TREADY_int_regslice,
      I1 => dst_TREADY,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => Q(1),
      I4 => \j_5_reg_131_reg[0]\,
      O => ap_NS_fsm18_out
    );
\ap_CS_fsm[3]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => Q(2),
      I1 => \icmp_ln190_reg_196[0]_i_3_n_5\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_enable_reg_pp0_iter0,
      O => D(3)
    );
\ap_enable_reg_pp0_iter0_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFDF0000000000"
    )
        port map (
      I0 => icmp_ln190_fu_169_p2,
      I1 => \icmp_ln190_reg_196[0]_i_3_n_5\,
      I2 => Q(2),
      I3 => ap_NS_fsm18_out,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_rst_n,
      O => \ap_CS_fsm_reg[2]\
    );
\ap_enable_reg_pp0_iter1_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_rst_n,
      I3 => \icmp_ln190_reg_196[0]_i_3_n_5\,
      I4 => ap_NS_fsm18_out,
      O => ap_enable_reg_pp0_iter0_reg
    );
\ap_enable_reg_pp0_iter2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008800F0008800"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_enable_reg_pp0_iter2_reg,
      I3 => ap_rst_n,
      I4 => \icmp_ln190_reg_196[0]_i_3_n_5\,
      I5 => ap_NS_fsm18_out,
      O => ap_enable_reg_pp0_iter1_reg
    );
\dst_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[0]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => dst_TDATA(0)
    );
\dst_TDATA[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[10]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[10]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => dst_TDATA(10)
    );
\dst_TDATA[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[11]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[11]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => dst_TDATA(11)
    );
\dst_TDATA[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[12]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[12]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => dst_TDATA(12)
    );
\dst_TDATA[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[13]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[13]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => dst_TDATA(13)
    );
\dst_TDATA[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[14]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[14]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => dst_TDATA(14)
    );
\dst_TDATA[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[15]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[15]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => dst_TDATA(15)
    );
\dst_TDATA[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[16]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[16]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => dst_TDATA(16)
    );
\dst_TDATA[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[17]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[17]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => dst_TDATA(17)
    );
\dst_TDATA[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[18]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[18]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => dst_TDATA(18)
    );
\dst_TDATA[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[19]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[19]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => dst_TDATA(19)
    );
\dst_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[1]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[1]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => dst_TDATA(1)
    );
\dst_TDATA[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[20]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[20]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => dst_TDATA(20)
    );
\dst_TDATA[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[21]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[21]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => dst_TDATA(21)
    );
\dst_TDATA[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[22]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[22]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => dst_TDATA(22)
    );
\dst_TDATA[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[23]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[23]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => dst_TDATA(23)
    );
\dst_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[2]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => dst_TDATA(2)
    );
\dst_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[3]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[3]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => dst_TDATA(3)
    );
\dst_TDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[4]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[4]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => dst_TDATA(4)
    );
\dst_TDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[5]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[5]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => dst_TDATA(5)
    );
\dst_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[6]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[6]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => dst_TDATA(6)
    );
\dst_TDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[7]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[7]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => dst_TDATA(7)
    );
\dst_TDATA[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[8]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[8]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => dst_TDATA(8)
    );
\dst_TDATA[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[9]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[9]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => dst_TDATA(9)
    );
\i_reg_191[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => Q(1),
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => dst_TREADY,
      I3 => dst_TREADY_int_regslice,
      O => \ap_CS_fsm_reg[1]\(0)
    );
\icmp_ln190_reg_196[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => \icmp_ln190_reg_196[0]_i_3_n_5\,
      O => icmp_ln190_reg_1960
    );
\icmp_ln190_reg_196[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040404040CFF0C0C"
    )
        port map (
      I0 => rgb_img_dst_data_empty_n,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => B_V_data_1_sel_wr_reg_0,
      I3 => icmp_ln190_reg_196_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter2_reg,
      I5 => dst_TREADY_int_regslice,
      O => \icmp_ln190_reg_196[0]_i_3_n_5\
    );
\j_5_reg_131[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \j_5_reg_131[10]_i_4_n_5\,
      I2 => ap_NS_fsm18_out,
      O => SR(0)
    );
\j_5_reg_131[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \j_5_reg_131[10]_i_4_n_5\,
      O => E(0)
    );
\j_5_reg_131[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => Q(2),
      I1 => \icmp_ln190_reg_196[0]_i_3_n_5\,
      I2 => icmp_ln190_fu_169_p2,
      O => \j_5_reg_131[10]_i_4_n_5\
    );
\sof_2_reg_142[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E200E2E2E2E2"
    )
        port map (
      I0 => sof_2_reg_142,
      I1 => ap_NS_fsm18_out,
      I2 => sof_reg_106,
      I3 => \icmp_ln190_reg_196[0]_i_3_n_5\,
      I4 => icmp_ln190_reg_196_pp0_iter1_reg,
      I5 => ap_enable_reg_pp0_iter2_reg,
      O => \sof_2_reg_142_reg[0]\
    );
\tmp_last_V_reg_205[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888888B8"
    )
        port map (
      I0 => \tmp_last_V_reg_205_reg[0]_0\,
      I1 => \j_5_reg_131[10]_i_4_n_5\,
      I2 => \tmp_last_V_reg_205_reg[0]_1\(1),
      I3 => \tmp_last_V_reg_205_reg[0]_2\,
      I4 => \tmp_last_V_reg_205_reg[0]_1\(0),
      I5 => \tmp_last_V_reg_205_reg[0]_3\,
      O => \tmp_last_V_reg_205_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1\ is
  port (
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    B_V_data_1_sel : out STD_LOGIC;
    \eol_reg_154_reg[0]\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[0]_0\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_0 : in STD_LOGIC;
    B_V_data_1_sel0 : in STD_LOGIC;
    src_TVALID : in STD_LOGIC;
    src_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    \eol_2_reg_208_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \eol_2_reg_208_reg[0]_0\ : in STD_LOGIC;
    eol_2_reg_208 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_last_V_1_reg_324 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1\ : entity is "regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__0_n_5\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \^b_v_data_1_sel\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__1_n_5\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1_n_5\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_5_[1]\ : STD_LOGIC;
  signal src_TLAST_int_regslice : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \axi_last_V_1_reg_324[0]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \eol_2_reg_208[0]_i_2\ : label is "soft_lutpair50";
begin
  B_V_data_1_sel <= \^b_v_data_1_sel\;
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
\B_V_data_1_payload_A[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => src_TLAST(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__0_n_5\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__0_n_5\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => src_TLAST(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__0_n_5\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__0_n_5\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_reg_0,
      Q => \^b_v_data_1_sel\,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_5_[1]\,
      I1 => src_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__1_n_5\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__1_n_5\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D8F8"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_5_[1]\,
      I1 => src_TVALID,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => B_V_data_1_sel0,
      O => \B_V_data_1_state[0]_i_1_n_5\
    );
\B_V_data_1_state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => B_V_data_1_sel0,
      I2 => src_TVALID,
      I3 => \B_V_data_1_state_reg_n_5_[1]\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1_n_5\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\axi_last_V_1_reg_324[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A,
      I3 => E(0),
      I4 => axi_last_V_1_reg_324,
      O => \B_V_data_1_payload_B_reg[0]_0\
    );
\eol_2_reg_208[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFAFAFACA0A0A0"
    )
        port map (
      I0 => \eol_2_reg_208_reg[0]\,
      I1 => src_TLAST_int_regslice,
      I2 => Q(0),
      I3 => \eol_2_reg_208_reg[0]_0\,
      I4 => Q(1),
      I5 => eol_2_reg_208,
      O => \eol_reg_154_reg[0]\
    );
\eol_2_reg_208[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A,
      O => src_TLAST_int_regslice
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_34\ is
  port (
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    B_V_data_1_sel : out STD_LOGIC;
    \start_fu_86_reg[0]\ : out STD_LOGIC;
    or_ln131_fu_269_p2 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \start_fu_86_reg[0]_0\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_0 : in STD_LOGIC;
    \start_fu_86_reg[0]_1\ : in STD_LOGIC;
    start_fu_86 : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    B_V_data_1_sel0 : in STD_LOGIC;
    src_TVALID : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    \or_ln134_reg_333_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    or_ln134_reg_333 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_34\ : entity is "regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_34\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_34\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1_n_5\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1_n_5\ : STD_LOGIC;
  signal \^b_v_data_1_sel\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__0_n_5\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_5_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_1__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__1\ : label is "soft_lutpair52";
begin
  B_V_data_1_sel <= \^b_v_data_1_sel\;
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
\B_V_data_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => src_TUSER(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1_n_5\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1_n_5\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => src_TUSER(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1_n_5\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1_n_5\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_reg_0,
      Q => \^b_v_data_1_sel\,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_5_[1]\,
      I1 => src_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__0_n_5\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__0_n_5\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D8F8"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_5_[1]\,
      I1 => src_TVALID,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => B_V_data_1_sel0,
      O => \B_V_data_1_state[0]_i_1__0_n_5\
    );
\B_V_data_1_state[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => B_V_data_1_sel0,
      I2 => src_TVALID,
      I3 => \B_V_data_1_state_reg_n_5_[1]\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__0_n_5\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
j_5_fu_288_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555959595559"
    )
        port map (
      I0 => Q(0),
      I1 => CO(0),
      I2 => start_fu_86(0),
      I3 => B_V_data_1_payload_A,
      I4 => \^b_v_data_1_sel\,
      I5 => B_V_data_1_payload_B,
      O => S(0)
    );
\or_ln131_reg_329[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BABF"
    )
        port map (
      I0 => start_fu_86(0),
      I1 => B_V_data_1_payload_B,
      I2 => \^b_v_data_1_sel\,
      I3 => B_V_data_1_payload_A,
      O => or_ln131_fu_269_p2
    );
\or_ln134_reg_333[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDDD88888888"
    )
        port map (
      I0 => \or_ln134_reg_333_reg[0]\(0),
      I1 => start_fu_86(0),
      I2 => B_V_data_1_payload_B,
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_A,
      I5 => or_ln134_reg_333,
      O => \start_fu_86_reg[0]_0\
    );
\start_fu_86[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCCCFC44444444"
    )
        port map (
      I0 => \start_fu_86_reg[0]_1\,
      I1 => start_fu_86(0),
      I2 => B_V_data_1_payload_A,
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B,
      I5 => E(0),
      O => \start_fu_86_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_36\ is
  port (
    dst_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    dst_TREADY : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_0\ : in STD_LOGIC;
    \B_V_data_1_payload_A_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_36\ : entity is "regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_36\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_36\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__2_n_5\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__2_n_5\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__4_n_5\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__3_n_5\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__4_n_5\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_5_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_5_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__4\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_1__4\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__4\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \dst_TLAST[0]_INST_0\ : label is "soft_lutpair19";
begin
\B_V_data_1_payload_A[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[0]_0\,
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => \B_V_data_1_state_reg_n_5_[0]\,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__2_n_5\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__2_n_5\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[0]_0\,
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => \B_V_data_1_state_reg_n_5_[0]\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__2_n_5\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__2_n_5\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_5_[0]\,
      I1 => dst_TREADY,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__4_n_5\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__4_n_5\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg[1]_0\,
      I1 => \B_V_data_1_state_reg_n_5_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__3_n_5\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__3_n_5\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F2AA"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_5_[0]\,
      I1 => dst_TREADY,
      I2 => \B_V_data_1_state_reg[1]_0\,
      I3 => \B_V_data_1_state_reg_n_5_[1]\,
      O => \B_V_data_1_state[0]_i_1__4_n_5\
    );
\B_V_data_1_state[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => dst_TREADY,
      I1 => \B_V_data_1_state_reg_n_5_[0]\,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => \B_V_data_1_state_reg[1]_0\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__4_n_5\,
      Q => \B_V_data_1_state_reg_n_5_[0]\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\dst_TLAST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => dst_TLAST(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_37\ is
  port (
    dst_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    dst_TREADY : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_0\ : in STD_LOGIC;
    sof_2_reg_142 : in STD_LOGIC;
    \B_V_data_1_payload_A_reg[0]_0\ : in STD_LOGIC;
    icmp_ln190_reg_196_pp0_iter1_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_37\ : entity is "regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_37\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_37\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__1_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_2_n_5\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__1_n_5\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__3_n_5\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__2_n_5\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__3_n_5\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_5_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_5_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[0]_i_2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__3\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \B_V_data_1_sel_wr_i_1__2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_1__3\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__3\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \dst_TUSER[0]_INST_0\ : label is "soft_lutpair22";
begin
\B_V_data_1_payload_A[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFA2000000A2"
    )
        port map (
      I0 => sof_2_reg_142,
      I1 => \B_V_data_1_payload_A_reg[0]_0\,
      I2 => icmp_ln190_reg_196_pp0_iter1_reg,
      I3 => B_V_data_1_sel_wr,
      I4 => \B_V_data_1_payload_A[0]_i_2_n_5\,
      I5 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__1_n_5\
    );
\B_V_data_1_payload_A[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_5_[0]\,
      I1 => \B_V_data_1_state_reg_n_5_[1]\,
      O => \B_V_data_1_payload_A[0]_i_2_n_5\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__1_n_5\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA2FF0000A200"
    )
        port map (
      I0 => sof_2_reg_142,
      I1 => \B_V_data_1_payload_A_reg[0]_0\,
      I2 => icmp_ln190_reg_196_pp0_iter1_reg,
      I3 => B_V_data_1_sel_wr,
      I4 => \B_V_data_1_payload_A[0]_i_2_n_5\,
      I5 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__1_n_5\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__1_n_5\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_5_[0]\,
      I1 => dst_TREADY,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__3_n_5\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__3_n_5\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg[1]_0\,
      I1 => \B_V_data_1_state_reg_n_5_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__2_n_5\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__2_n_5\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F2AA"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_5_[0]\,
      I1 => dst_TREADY,
      I2 => \B_V_data_1_state_reg[1]_0\,
      I3 => \B_V_data_1_state_reg_n_5_[1]\,
      O => \B_V_data_1_state[0]_i_1__3_n_5\
    );
\B_V_data_1_state[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => dst_TREADY,
      I1 => \B_V_data_1_state_reg_n_5_[0]\,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => \B_V_data_1_state_reg[1]_0\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__3_n_5\,
      Q => \B_V_data_1_state_reg_n_5_[0]\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\dst_TUSER[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => dst_TUSER(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_Loop_loop_height_proc1719 is
  port (
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC;
    B_V_data_1_sel_wr01_out : out STD_LOGIC;
    \B_V_data_1_state_reg[1]\ : out STD_LOGIC;
    dst_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    dst_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    dst_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    dst_TREADY : in STD_LOGIC;
    rgb_img_dst_data_empty_n : in STD_LOGIC;
    Loop_loop_height_proc1719_U0_ap_start : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_Loop_loop_height_proc1719;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_Loop_loop_height_proc1719 is
  signal \^b_v_data_1_sel_wr01_out\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_3__5_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_4__4_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_5__0_n_5\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_reg_n_5 : STD_LOGIC;
  signal i_4_reg_120 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal i_4_reg_120_0 : STD_LOGIC;
  signal i_fu_163_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal i_reg_191 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal i_reg_1910 : STD_LOGIC;
  signal \i_reg_191[10]_i_3_n_5\ : STD_LOGIC;
  signal icmp_ln190_fu_169_p2 : STD_LOGIC;
  signal icmp_ln190_reg_1960 : STD_LOGIC;
  signal \icmp_ln190_reg_196[0]_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln190_reg_196[0]_i_5_n_5\ : STD_LOGIC;
  signal icmp_ln190_reg_196_pp0_iter1_reg : STD_LOGIC;
  signal \icmp_ln190_reg_196_reg_n_5_[0]\ : STD_LOGIC;
  signal j_5_reg_131 : STD_LOGIC;
  signal j_5_reg_1310 : STD_LOGIC;
  signal \j_5_reg_131[10]_i_5_n_5\ : STD_LOGIC;
  signal \j_5_reg_131[6]_i_1_n_5\ : STD_LOGIC;
  signal \j_5_reg_131[7]_i_1_n_5\ : STD_LOGIC;
  signal \j_5_reg_131[8]_i_1_n_5\ : STD_LOGIC;
  signal j_5_reg_131_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal j_fu_175_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal regslice_both_dst_V_data_V_U_n_13 : STD_LOGIC;
  signal regslice_both_dst_V_data_V_U_n_15 : STD_LOGIC;
  signal regslice_both_dst_V_data_V_U_n_6 : STD_LOGIC;
  signal regslice_both_dst_V_data_V_U_n_7 : STD_LOGIC;
  signal regslice_both_dst_V_data_V_U_n_8 : STD_LOGIC;
  signal sof_2_reg_142 : STD_LOGIC;
  signal sof_reg_106 : STD_LOGIC;
  signal \sof_reg_106[0]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_last_V_reg_205[0]_i_2_n_5\ : STD_LOGIC;
  signal \tmp_last_V_reg_205[0]_i_3_n_5\ : STD_LOGIC;
  signal \tmp_last_V_reg_205_reg_n_5_[0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_4__4\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_5__0\ : label is "soft_lutpair28";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of \i_reg_191[1]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \i_reg_191[2]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \i_reg_191[3]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \i_reg_191[4]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \i_reg_191[6]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \i_reg_191[7]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \i_reg_191[8]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \i_reg_191[9]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \icmp_ln190_reg_196[0]_i_4\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \icmp_ln190_reg_196[0]_i_5\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \j_5_reg_131[1]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \j_5_reg_131[2]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \j_5_reg_131[3]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \j_5_reg_131[4]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \j_5_reg_131[6]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \j_5_reg_131[7]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \j_5_reg_131[8]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \j_5_reg_131[9]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \tmp_last_V_reg_205[0]_i_2\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \tmp_last_V_reg_205[0]_i_3\ : label is "soft_lutpair30";
begin
  B_V_data_1_sel_wr01_out <= \^b_v_data_1_sel_wr01_out\;
\ap_CS_fsm[2]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => i_4_reg_120(6),
      I1 => i_4_reg_120(7),
      I2 => i_4_reg_120(10),
      I3 => i_4_reg_120(9),
      I4 => \ap_CS_fsm[2]_i_4__4_n_5\,
      I5 => \ap_CS_fsm[2]_i_5__0_n_5\,
      O => \ap_CS_fsm[2]_i_3__5_n_5\
    );
\ap_CS_fsm[2]_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
        port map (
      I0 => i_4_reg_120(1),
      I1 => i_4_reg_120(0),
      I2 => i_4_reg_120(8),
      I3 => i_4_reg_120(2),
      O => \ap_CS_fsm[2]_i_4__4_n_5\
    );
\ap_CS_fsm[2]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => i_4_reg_120(5),
      I1 => i_4_reg_120(3),
      I2 => i_4_reg_120(4),
      I3 => i_4_reg_120(1),
      O => \ap_CS_fsm[2]_i_5__0_n_5\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_5_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_dst_V_data_V_U_n_13,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_dst_V_data_V_U_n_6,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_dst_V_data_V_U_n_7,
      Q => ap_enable_reg_pp0_iter2_reg_n_5,
      R => '0'
    );
\i_4_reg_120[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => Loop_loop_height_proc1719_U0_ap_start,
      I2 => ap_CS_fsm_state6,
      O => i_4_reg_120_0
    );
\i_4_reg_120_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_reg_191(0),
      Q => i_4_reg_120(0),
      R => i_4_reg_120_0
    );
\i_4_reg_120_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_reg_191(10),
      Q => i_4_reg_120(10),
      R => i_4_reg_120_0
    );
\i_4_reg_120_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_reg_191(1),
      Q => i_4_reg_120(1),
      R => i_4_reg_120_0
    );
\i_4_reg_120_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_reg_191(2),
      Q => i_4_reg_120(2),
      R => i_4_reg_120_0
    );
\i_4_reg_120_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_reg_191(3),
      Q => i_4_reg_120(3),
      R => i_4_reg_120_0
    );
\i_4_reg_120_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_reg_191(4),
      Q => i_4_reg_120(4),
      R => i_4_reg_120_0
    );
\i_4_reg_120_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_reg_191(5),
      Q => i_4_reg_120(5),
      R => i_4_reg_120_0
    );
\i_4_reg_120_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_reg_191(6),
      Q => i_4_reg_120(6),
      R => i_4_reg_120_0
    );
\i_4_reg_120_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_reg_191(7),
      Q => i_4_reg_120(7),
      R => i_4_reg_120_0
    );
\i_4_reg_120_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_reg_191(8),
      Q => i_4_reg_120(8),
      R => i_4_reg_120_0
    );
\i_4_reg_120_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_reg_191(9),
      Q => i_4_reg_120(9),
      R => i_4_reg_120_0
    );
\i_reg_191[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_4_reg_120(0),
      O => i_fu_163_p2(0)
    );
\i_reg_191[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => i_4_reg_120(10),
      I1 => i_4_reg_120(8),
      I2 => i_4_reg_120(6),
      I3 => \i_reg_191[10]_i_3_n_5\,
      I4 => i_4_reg_120(7),
      I5 => i_4_reg_120(9),
      O => i_fu_163_p2(10)
    );
\i_reg_191[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => i_4_reg_120(4),
      I1 => i_4_reg_120(2),
      I2 => i_4_reg_120(0),
      I3 => i_4_reg_120(1),
      I4 => i_4_reg_120(3),
      I5 => i_4_reg_120(5),
      O => \i_reg_191[10]_i_3_n_5\
    );
\i_reg_191[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_4_reg_120(0),
      I1 => i_4_reg_120(1),
      O => i_fu_163_p2(1)
    );
\i_reg_191[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => i_4_reg_120(2),
      I1 => i_4_reg_120(0),
      I2 => i_4_reg_120(1),
      O => i_fu_163_p2(2)
    );
\i_reg_191[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => i_4_reg_120(3),
      I1 => i_4_reg_120(1),
      I2 => i_4_reg_120(0),
      I3 => i_4_reg_120(2),
      O => i_fu_163_p2(3)
    );
\i_reg_191[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => i_4_reg_120(4),
      I1 => i_4_reg_120(2),
      I2 => i_4_reg_120(0),
      I3 => i_4_reg_120(1),
      I4 => i_4_reg_120(3),
      O => i_fu_163_p2(4)
    );
\i_reg_191[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => i_4_reg_120(5),
      I1 => i_4_reg_120(3),
      I2 => i_4_reg_120(1),
      I3 => i_4_reg_120(0),
      I4 => i_4_reg_120(2),
      I5 => i_4_reg_120(4),
      O => i_fu_163_p2(5)
    );
\i_reg_191[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \i_reg_191[10]_i_3_n_5\,
      I1 => i_4_reg_120(6),
      O => i_fu_163_p2(6)
    );
\i_reg_191[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => i_4_reg_120(7),
      I1 => \i_reg_191[10]_i_3_n_5\,
      I2 => i_4_reg_120(6),
      O => i_fu_163_p2(7)
    );
\i_reg_191[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => i_4_reg_120(8),
      I1 => i_4_reg_120(6),
      I2 => \i_reg_191[10]_i_3_n_5\,
      I3 => i_4_reg_120(7),
      O => i_fu_163_p2(8)
    );
\i_reg_191[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => i_4_reg_120(9),
      I1 => i_4_reg_120(7),
      I2 => \i_reg_191[10]_i_3_n_5\,
      I3 => i_4_reg_120(6),
      I4 => i_4_reg_120(8),
      O => i_fu_163_p2(9)
    );
\i_reg_191_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1910,
      D => i_fu_163_p2(0),
      Q => i_reg_191(0),
      R => '0'
    );
\i_reg_191_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1910,
      D => i_fu_163_p2(10),
      Q => i_reg_191(10),
      R => '0'
    );
\i_reg_191_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1910,
      D => i_fu_163_p2(1),
      Q => i_reg_191(1),
      R => '0'
    );
\i_reg_191_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1910,
      D => i_fu_163_p2(2),
      Q => i_reg_191(2),
      R => '0'
    );
\i_reg_191_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1910,
      D => i_fu_163_p2(3),
      Q => i_reg_191(3),
      R => '0'
    );
\i_reg_191_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1910,
      D => i_fu_163_p2(4),
      Q => i_reg_191(4),
      R => '0'
    );
\i_reg_191_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1910,
      D => i_fu_163_p2(5),
      Q => i_reg_191(5),
      R => '0'
    );
\i_reg_191_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1910,
      D => i_fu_163_p2(6),
      Q => i_reg_191(6),
      R => '0'
    );
\i_reg_191_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1910,
      D => i_fu_163_p2(7),
      Q => i_reg_191(7),
      R => '0'
    );
\i_reg_191_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1910,
      D => i_fu_163_p2(8),
      Q => i_reg_191(8),
      R => '0'
    );
\i_reg_191_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1910,
      D => i_fu_163_p2(9),
      Q => i_reg_191(9),
      R => '0'
    );
\icmp_ln190_reg_196[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => j_5_reg_131_reg(5),
      I1 => j_5_reg_131_reg(7),
      I2 => j_5_reg_131_reg(8),
      I3 => j_5_reg_131_reg(1),
      I4 => \icmp_ln190_reg_196[0]_i_4_n_5\,
      I5 => \icmp_ln190_reg_196[0]_i_5_n_5\,
      O => icmp_ln190_fu_169_p2
    );
\icmp_ln190_reg_196[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F77"
    )
        port map (
      I0 => j_5_reg_131_reg(10),
      I1 => j_5_reg_131_reg(9),
      I2 => j_5_reg_131_reg(1),
      I3 => j_5_reg_131_reg(0),
      O => \icmp_ln190_reg_196[0]_i_4_n_5\
    );
\icmp_ln190_reg_196[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => j_5_reg_131_reg(4),
      I1 => j_5_reg_131_reg(2),
      I2 => j_5_reg_131_reg(6),
      I3 => j_5_reg_131_reg(3),
      O => \icmp_ln190_reg_196[0]_i_5_n_5\
    );
\icmp_ln190_reg_196_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln190_reg_1960,
      D => \icmp_ln190_reg_196_reg_n_5_[0]\,
      Q => icmp_ln190_reg_196_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln190_reg_196_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln190_reg_1960,
      D => icmp_ln190_fu_169_p2,
      Q => \icmp_ln190_reg_196_reg_n_5_[0]\,
      R => '0'
    );
\j_5_reg_131[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => j_5_reg_131_reg(0),
      O => j_fu_175_p2(0)
    );
\j_5_reg_131[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => j_5_reg_131_reg(10),
      I1 => j_5_reg_131_reg(8),
      I2 => j_5_reg_131_reg(7),
      I3 => \j_5_reg_131[10]_i_5_n_5\,
      I4 => j_5_reg_131_reg(6),
      I5 => j_5_reg_131_reg(9),
      O => j_fu_175_p2(10)
    );
\j_5_reg_131[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => j_5_reg_131_reg(4),
      I1 => j_5_reg_131_reg(2),
      I2 => j_5_reg_131_reg(0),
      I3 => j_5_reg_131_reg(1),
      I4 => j_5_reg_131_reg(3),
      I5 => j_5_reg_131_reg(5),
      O => \j_5_reg_131[10]_i_5_n_5\
    );
\j_5_reg_131[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => j_5_reg_131_reg(0),
      I1 => j_5_reg_131_reg(1),
      O => j_fu_175_p2(1)
    );
\j_5_reg_131[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => j_5_reg_131_reg(2),
      I1 => j_5_reg_131_reg(0),
      I2 => j_5_reg_131_reg(1),
      O => j_fu_175_p2(2)
    );
\j_5_reg_131[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => j_5_reg_131_reg(3),
      I1 => j_5_reg_131_reg(1),
      I2 => j_5_reg_131_reg(0),
      I3 => j_5_reg_131_reg(2),
      O => j_fu_175_p2(3)
    );
\j_5_reg_131[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => j_5_reg_131_reg(4),
      I1 => j_5_reg_131_reg(2),
      I2 => j_5_reg_131_reg(0),
      I3 => j_5_reg_131_reg(1),
      I4 => j_5_reg_131_reg(3),
      O => j_fu_175_p2(4)
    );
\j_5_reg_131[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => j_5_reg_131_reg(5),
      I1 => j_5_reg_131_reg(3),
      I2 => j_5_reg_131_reg(1),
      I3 => j_5_reg_131_reg(0),
      I4 => j_5_reg_131_reg(2),
      I5 => j_5_reg_131_reg(4),
      O => j_fu_175_p2(5)
    );
\j_5_reg_131[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => j_5_reg_131_reg(6),
      I1 => \j_5_reg_131[10]_i_5_n_5\,
      O => \j_5_reg_131[6]_i_1_n_5\
    );
\j_5_reg_131[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => j_5_reg_131_reg(7),
      I1 => j_5_reg_131_reg(6),
      I2 => \j_5_reg_131[10]_i_5_n_5\,
      O => \j_5_reg_131[7]_i_1_n_5\
    );
\j_5_reg_131[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => j_5_reg_131_reg(8),
      I1 => j_5_reg_131_reg(7),
      I2 => \j_5_reg_131[10]_i_5_n_5\,
      I3 => j_5_reg_131_reg(6),
      O => \j_5_reg_131[8]_i_1_n_5\
    );
\j_5_reg_131[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => j_5_reg_131_reg(9),
      I1 => j_5_reg_131_reg(6),
      I2 => \j_5_reg_131[10]_i_5_n_5\,
      I3 => j_5_reg_131_reg(7),
      I4 => j_5_reg_131_reg(8),
      O => j_fu_175_p2(9)
    );
\j_5_reg_131_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_5_reg_1310,
      D => j_fu_175_p2(0),
      Q => j_5_reg_131_reg(0),
      R => j_5_reg_131
    );
\j_5_reg_131_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_5_reg_1310,
      D => j_fu_175_p2(10),
      Q => j_5_reg_131_reg(10),
      R => j_5_reg_131
    );
\j_5_reg_131_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_5_reg_1310,
      D => j_fu_175_p2(1),
      Q => j_5_reg_131_reg(1),
      R => j_5_reg_131
    );
\j_5_reg_131_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_5_reg_1310,
      D => j_fu_175_p2(2),
      Q => j_5_reg_131_reg(2),
      R => j_5_reg_131
    );
\j_5_reg_131_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_5_reg_1310,
      D => j_fu_175_p2(3),
      Q => j_5_reg_131_reg(3),
      R => j_5_reg_131
    );
\j_5_reg_131_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_5_reg_1310,
      D => j_fu_175_p2(4),
      Q => j_5_reg_131_reg(4),
      R => j_5_reg_131
    );
\j_5_reg_131_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_5_reg_1310,
      D => j_fu_175_p2(5),
      Q => j_5_reg_131_reg(5),
      R => j_5_reg_131
    );
\j_5_reg_131_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_5_reg_1310,
      D => \j_5_reg_131[6]_i_1_n_5\,
      Q => j_5_reg_131_reg(6),
      R => j_5_reg_131
    );
\j_5_reg_131_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_5_reg_1310,
      D => \j_5_reg_131[7]_i_1_n_5\,
      Q => j_5_reg_131_reg(7),
      R => j_5_reg_131
    );
\j_5_reg_131_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_5_reg_1310,
      D => \j_5_reg_131[8]_i_1_n_5\,
      Q => j_5_reg_131_reg(8),
      R => j_5_reg_131
    );
\j_5_reg_131_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_5_reg_1310,
      D => j_fu_175_p2(9),
      Q => j_5_reg_131_reg(9),
      R => j_5_reg_131
    );
regslice_both_dst_V_data_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both_35
     port map (
      \B_V_data_1_payload_A_reg[23]_0\(23 downto 0) => Q(23 downto 0),
      B_V_data_1_sel_wr_reg_0 => \icmp_ln190_reg_196_reg_n_5_[0]\,
      \B_V_data_1_state_reg[0]_0\ => \B_V_data_1_state_reg[0]\,
      \B_V_data_1_state_reg[1]_0\ => \B_V_data_1_state_reg[1]\,
      D(3 downto 0) => ap_NS_fsm(3 downto 0),
      E(0) => j_5_reg_1310,
      Loop_loop_height_proc1719_U0_ap_start => Loop_loop_height_proc1719_U0_ap_start,
      Q(3) => ap_CS_fsm_state6,
      Q(2) => ap_CS_fsm_pp0_stage0,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_5_[0]\,
      SR(0) => j_5_reg_131,
      \ap_CS_fsm_reg[1]\(0) => i_reg_1910,
      \ap_CS_fsm_reg[2]\ => regslice_both_dst_V_data_V_U_n_13,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => regslice_both_dst_V_data_V_U_n_6,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_reg => regslice_both_dst_V_data_V_U_n_7,
      ap_enable_reg_pp0_iter2_reg => ap_enable_reg_pp0_iter2_reg_n_5,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dst_TDATA(23 downto 0) => dst_TDATA(23 downto 0),
      dst_TREADY => dst_TREADY,
      icmp_ln190_fu_169_p2 => icmp_ln190_fu_169_p2,
      icmp_ln190_reg_1960 => icmp_ln190_reg_1960,
      icmp_ln190_reg_196_pp0_iter1_reg => icmp_ln190_reg_196_pp0_iter1_reg,
      \icmp_ln190_reg_196_reg[0]\ => \^b_v_data_1_sel_wr01_out\,
      \j_5_reg_131_reg[0]\ => \ap_CS_fsm[2]_i_3__5_n_5\,
      rgb_img_dst_data_empty_n => rgb_img_dst_data_empty_n,
      sof_2_reg_142 => sof_2_reg_142,
      \sof_2_reg_142_reg[0]\ => regslice_both_dst_V_data_V_U_n_8,
      sof_reg_106 => sof_reg_106,
      \tmp_last_V_reg_205_reg[0]\ => regslice_both_dst_V_data_V_U_n_15,
      \tmp_last_V_reg_205_reg[0]_0\ => \tmp_last_V_reg_205_reg_n_5_[0]\,
      \tmp_last_V_reg_205_reg[0]_1\(1 downto 0) => j_5_reg_131_reg(8 downto 7),
      \tmp_last_V_reg_205_reg[0]_2\ => \tmp_last_V_reg_205[0]_i_2_n_5\,
      \tmp_last_V_reg_205_reg[0]_3\ => \tmp_last_V_reg_205[0]_i_3_n_5\
    );
regslice_both_dst_V_last_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_36\
     port map (
      \B_V_data_1_payload_A_reg[0]_0\ => \tmp_last_V_reg_205_reg_n_5_[0]\,
      \B_V_data_1_state_reg[1]_0\ => \^b_v_data_1_sel_wr01_out\,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      dst_TLAST(0) => dst_TLAST(0),
      dst_TREADY => dst_TREADY
    );
regslice_both_dst_V_user_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_37\
     port map (
      \B_V_data_1_payload_A_reg[0]_0\ => ap_enable_reg_pp0_iter2_reg_n_5,
      \B_V_data_1_state_reg[1]_0\ => \^b_v_data_1_sel_wr01_out\,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      dst_TREADY => dst_TREADY,
      dst_TUSER(0) => dst_TUSER(0),
      icmp_ln190_reg_196_pp0_iter1_reg => icmp_ln190_reg_196_pp0_iter1_reg,
      sof_2_reg_142 => sof_2_reg_142
    );
\sof_2_reg_142_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_dst_V_data_V_U_n_8,
      Q => sof_2_reg_142,
      R => '0'
    );
\sof_reg_106[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
        port map (
      I0 => sof_reg_106,
      I1 => Loop_loop_height_proc1719_U0_ap_start,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => ap_CS_fsm_state6,
      O => \sof_reg_106[0]_i_1_n_5\
    );
\sof_reg_106_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sof_reg_106[0]_i_1_n_5\,
      Q => sof_reg_106,
      R => '0'
    );
\tmp_last_V_reg_205[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => j_5_reg_131_reg(9),
      I1 => j_5_reg_131_reg(10),
      O => \tmp_last_V_reg_205[0]_i_2_n_5\
    );
\tmp_last_V_reg_205[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \j_5_reg_131[10]_i_5_n_5\,
      I1 => j_5_reg_131_reg(6),
      O => \tmp_last_V_reg_205[0]_i_3_n_5\
    );
\tmp_last_V_reg_205_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_dst_V_data_V_U_n_15,
      Q => \tmp_last_V_reg_205_reg_n_5_[0]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_Loop_loop_height_proc1821 is
  port (
    \B_V_data_1_state_reg[1]\ : out STD_LOGIC;
    start_once_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    shiftReg_ce : out STD_LOGIC;
    internal_empty_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    Loop_loop_height_proc1821_U0_rgb_img_src_data_write : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_lowthreshold_read : in STD_LOGIC;
    lowthreshold_c_empty_n : in STD_LOGIC;
    highthreshold_c_empty_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    src_TVALID : in STD_LOGIC;
    rgb_img_src_data_full_n : in STD_LOGIC;
    start_for_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_full_n : in STD_LOGIC;
    start_for_xfrgb2gray_1080_1920_U0_full_n : in STD_LOGIC;
    lowthreshold_c_full_n : in STD_LOGIC;
    highthreshold_c_full_n : in STD_LOGIC;
    src_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_Loop_loop_height_proc1821;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_Loop_loop_height_proc1821 is
  signal B_V_data_1_sel : STD_LOGIC;
  signal B_V_data_1_sel0 : STD_LOGIC;
  signal B_V_data_1_sel_0 : STD_LOGIC;
  signal ack_out116_out : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_2__2_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_3__1_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_4__0_n_5\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_5 : STD_LOGIC;
  signal axi_data_V_reg_3190 : STD_LOGIC;
  signal axi_last_V_1_reg_324 : STD_LOGIC;
  signal eol_2_reg_208 : STD_LOGIC;
  signal \eol_reg_154_reg_n_5_[0]\ : STD_LOGIC;
  signal i_3_fu_233_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal i_3_reg_310 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \i_3_reg_310[10]_i_2_n_5\ : STD_LOGIC;
  signal i_reg_143 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal i_reg_143_1 : STD_LOGIC;
  signal icmp_ln122_fu_243_p2 : STD_LOGIC;
  signal \icmp_ln122_fu_243_p2_carry__0_n_10\ : STD_LOGIC;
  signal \icmp_ln122_fu_243_p2_carry__0_n_11\ : STD_LOGIC;
  signal \icmp_ln122_fu_243_p2_carry__0_n_12\ : STD_LOGIC;
  signal \icmp_ln122_fu_243_p2_carry__0_n_9\ : STD_LOGIC;
  signal icmp_ln122_fu_243_p2_carry_i_10_n_5 : STD_LOGIC;
  signal icmp_ln122_fu_243_p2_carry_i_11_n_5 : STD_LOGIC;
  signal icmp_ln122_fu_243_p2_carry_i_1_n_5 : STD_LOGIC;
  signal icmp_ln122_fu_243_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln122_fu_243_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln122_fu_243_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln122_fu_243_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln122_fu_243_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln122_fu_243_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln122_fu_243_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln122_fu_243_p2_carry_i_9_n_5 : STD_LOGIC;
  signal icmp_ln122_fu_243_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln122_fu_243_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln122_fu_243_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln122_fu_243_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln122_fu_243_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln122_fu_243_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln122_fu_243_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln122_fu_243_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln122_reg_315 : STD_LOGIC;
  signal j_5_fu_288_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \j_5_fu_288_p2_carry__0_n_10\ : STD_LOGIC;
  signal \j_5_fu_288_p2_carry__0_n_11\ : STD_LOGIC;
  signal \j_5_fu_288_p2_carry__0_n_12\ : STD_LOGIC;
  signal \j_5_fu_288_p2_carry__0_n_5\ : STD_LOGIC;
  signal \j_5_fu_288_p2_carry__0_n_6\ : STD_LOGIC;
  signal \j_5_fu_288_p2_carry__0_n_7\ : STD_LOGIC;
  signal \j_5_fu_288_p2_carry__0_n_8\ : STD_LOGIC;
  signal \j_5_fu_288_p2_carry__0_n_9\ : STD_LOGIC;
  signal \j_5_fu_288_p2_carry__1_n_10\ : STD_LOGIC;
  signal \j_5_fu_288_p2_carry__1_n_11\ : STD_LOGIC;
  signal \j_5_fu_288_p2_carry__1_n_12\ : STD_LOGIC;
  signal \j_5_fu_288_p2_carry__1_n_5\ : STD_LOGIC;
  signal \j_5_fu_288_p2_carry__1_n_6\ : STD_LOGIC;
  signal \j_5_fu_288_p2_carry__1_n_7\ : STD_LOGIC;
  signal \j_5_fu_288_p2_carry__1_n_8\ : STD_LOGIC;
  signal \j_5_fu_288_p2_carry__1_n_9\ : STD_LOGIC;
  signal \j_5_fu_288_p2_carry__2_n_10\ : STD_LOGIC;
  signal \j_5_fu_288_p2_carry__2_n_11\ : STD_LOGIC;
  signal \j_5_fu_288_p2_carry__2_n_12\ : STD_LOGIC;
  signal \j_5_fu_288_p2_carry__2_n_6\ : STD_LOGIC;
  signal \j_5_fu_288_p2_carry__2_n_7\ : STD_LOGIC;
  signal \j_5_fu_288_p2_carry__2_n_8\ : STD_LOGIC;
  signal \j_5_fu_288_p2_carry__2_n_9\ : STD_LOGIC;
  signal j_5_fu_288_p2_carry_n_10 : STD_LOGIC;
  signal j_5_fu_288_p2_carry_n_11 : STD_LOGIC;
  signal j_5_fu_288_p2_carry_n_12 : STD_LOGIC;
  signal j_5_fu_288_p2_carry_n_5 : STD_LOGIC;
  signal j_5_fu_288_p2_carry_n_6 : STD_LOGIC;
  signal j_5_fu_288_p2_carry_n_7 : STD_LOGIC;
  signal j_5_fu_288_p2_carry_n_8 : STD_LOGIC;
  signal j_5_fu_288_p2_carry_n_9 : STD_LOGIC;
  signal j_reg_166 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal j_reg_166_0 : STD_LOGIC;
  signal or_ln131_fu_269_p2 : STD_LOGIC;
  signal or_ln131_reg_329 : STD_LOGIC;
  signal or_ln134_reg_333 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal regslice_both_src_V_data_V_U_n_11 : STD_LOGIC;
  signal regslice_both_src_V_data_V_U_n_17 : STD_LOGIC;
  signal regslice_both_src_V_data_V_U_n_18 : STD_LOGIC;
  signal regslice_both_src_V_data_V_U_n_19 : STD_LOGIC;
  signal regslice_both_src_V_data_V_U_n_20 : STD_LOGIC;
  signal regslice_both_src_V_data_V_U_n_21 : STD_LOGIC;
  signal regslice_both_src_V_data_V_U_n_22 : STD_LOGIC;
  signal regslice_both_src_V_data_V_U_n_23 : STD_LOGIC;
  signal regslice_both_src_V_data_V_U_n_24 : STD_LOGIC;
  signal regslice_both_src_V_data_V_U_n_6 : STD_LOGIC;
  signal regslice_both_src_V_data_V_U_n_7 : STD_LOGIC;
  signal regslice_both_src_V_data_V_U_n_8 : STD_LOGIC;
  signal regslice_both_src_V_last_V_U_n_5 : STD_LOGIC;
  signal regslice_both_src_V_last_V_U_n_7 : STD_LOGIC;
  signal regslice_both_src_V_last_V_U_n_8 : STD_LOGIC;
  signal regslice_both_src_V_user_V_U_n_10 : STD_LOGIC;
  signal regslice_both_src_V_user_V_U_n_5 : STD_LOGIC;
  signal regslice_both_src_V_user_V_U_n_7 : STD_LOGIC;
  signal regslice_both_src_V_user_V_U_n_9 : STD_LOGIC;
  signal \^shiftreg_ce\ : STD_LOGIC;
  signal src_TDATA_int_regslice : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal start_fu_86 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^start_once_reg\ : STD_LOGIC;
  signal \start_once_reg_i_1__5_n_5\ : STD_LOGIC;
  signal NLW_icmp_ln122_fu_243_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_icmp_ln122_fu_243_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_icmp_ln122_fu_243_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_j_5_fu_288_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_3__1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_4__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1__2\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1__2\ : label is "soft_lutpair60";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute SOFT_HLUTNM of \i_3_reg_310[1]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \i_3_reg_310[2]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \i_3_reg_310[3]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \i_3_reg_310[4]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \i_3_reg_310[6]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \i_3_reg_310[7]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \i_3_reg_310[8]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \i_3_reg_310[9]_i_1\ : label is "soft_lutpair54";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln122_fu_243_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln122_fu_243_p2_carry__0\ : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of j_5_fu_288_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \j_5_fu_288_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \j_5_fu_288_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \j_5_fu_288_p2_carry__2\ : label is 35;
  attribute SOFT_HLUTNM of \j_reg_166[31]_i_3\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__2\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__3\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \start_once_reg_i_1__5\ : label is "soft_lutpair53";
begin
  shiftReg_ce <= \^shiftreg_ce\;
  start_once_reg <= \^start_once_reg\;
\SRL_SIG_reg[2][0]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000000000000"
    )
        port map (
      I0 => start_for_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_full_n,
      I1 => start_for_xfrgb2gray_1080_1920_U0_full_n,
      I2 => \^start_once_reg\,
      I3 => lowthreshold_c_full_n,
      I4 => highthreshold_c_full_n,
      I5 => \ap_CS_fsm_reg_n_5_[0]\,
      O => \^shiftreg_ce\
    );
\ap_CS_fsm[0]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \ap_CS_fsm[0]_i_2__2_n_5\,
      I2 => \^shiftreg_ce\,
      I3 => \ap_CS_fsm_reg_n_5_[0]\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => i_reg_143(6),
      I1 => i_reg_143(7),
      I2 => i_reg_143(10),
      I3 => i_reg_143(9),
      I4 => \ap_CS_fsm[0]_i_3__1_n_5\,
      I5 => \ap_CS_fsm[0]_i_4__0_n_5\,
      O => \ap_CS_fsm[0]_i_2__2_n_5\
    );
\ap_CS_fsm[0]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
        port map (
      I0 => i_reg_143(1),
      I1 => i_reg_143(0),
      I2 => i_reg_143(8),
      I3 => i_reg_143(2),
      O => \ap_CS_fsm[0]_i_3__1_n_5\
    );
\ap_CS_fsm[0]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => i_reg_143(5),
      I1 => i_reg_143(3),
      I2 => i_reg_143(4),
      I3 => i_reg_143(1),
      O => \ap_CS_fsm[0]_i_4__0_n_5\
    );
\ap_CS_fsm[1]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => \^shiftreg_ce\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => eol_2_reg_208,
      I2 => ap_CS_fsm_state6,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[5]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => eol_2_reg_208,
      I1 => ap_CS_fsm_state6,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_5_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state7,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_src_V_data_V_U_n_11,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_src_V_data_V_U_n_7,
      Q => ap_enable_reg_pp0_iter1_reg_n_5,
      R => '0'
    );
\axi_data_V_reg_319_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3190,
      D => src_TDATA_int_regslice(0),
      Q => Q(0),
      R => '0'
    );
\axi_data_V_reg_319_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3190,
      D => src_TDATA_int_regslice(10),
      Q => Q(10),
      R => '0'
    );
\axi_data_V_reg_319_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3190,
      D => src_TDATA_int_regslice(11),
      Q => Q(11),
      R => '0'
    );
\axi_data_V_reg_319_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3190,
      D => src_TDATA_int_regslice(12),
      Q => Q(12),
      R => '0'
    );
\axi_data_V_reg_319_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3190,
      D => src_TDATA_int_regslice(13),
      Q => Q(13),
      R => '0'
    );
\axi_data_V_reg_319_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3190,
      D => src_TDATA_int_regslice(14),
      Q => Q(14),
      R => '0'
    );
\axi_data_V_reg_319_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3190,
      D => src_TDATA_int_regslice(15),
      Q => Q(15),
      R => '0'
    );
\axi_data_V_reg_319_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3190,
      D => src_TDATA_int_regslice(16),
      Q => Q(16),
      R => '0'
    );
\axi_data_V_reg_319_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3190,
      D => src_TDATA_int_regslice(17),
      Q => Q(17),
      R => '0'
    );
\axi_data_V_reg_319_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3190,
      D => src_TDATA_int_regslice(18),
      Q => Q(18),
      R => '0'
    );
\axi_data_V_reg_319_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3190,
      D => src_TDATA_int_regslice(19),
      Q => Q(19),
      R => '0'
    );
\axi_data_V_reg_319_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3190,
      D => src_TDATA_int_regslice(1),
      Q => Q(1),
      R => '0'
    );
\axi_data_V_reg_319_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3190,
      D => src_TDATA_int_regslice(20),
      Q => Q(20),
      R => '0'
    );
\axi_data_V_reg_319_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3190,
      D => src_TDATA_int_regslice(21),
      Q => Q(21),
      R => '0'
    );
\axi_data_V_reg_319_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3190,
      D => src_TDATA_int_regslice(22),
      Q => Q(22),
      R => '0'
    );
\axi_data_V_reg_319_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3190,
      D => src_TDATA_int_regslice(23),
      Q => Q(23),
      R => '0'
    );
\axi_data_V_reg_319_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3190,
      D => src_TDATA_int_regslice(2),
      Q => Q(2),
      R => '0'
    );
\axi_data_V_reg_319_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3190,
      D => src_TDATA_int_regslice(3),
      Q => Q(3),
      R => '0'
    );
\axi_data_V_reg_319_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3190,
      D => src_TDATA_int_regslice(4),
      Q => Q(4),
      R => '0'
    );
\axi_data_V_reg_319_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3190,
      D => src_TDATA_int_regslice(5),
      Q => Q(5),
      R => '0'
    );
\axi_data_V_reg_319_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3190,
      D => src_TDATA_int_regslice(6),
      Q => Q(6),
      R => '0'
    );
\axi_data_V_reg_319_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3190,
      D => src_TDATA_int_regslice(7),
      Q => Q(7),
      R => '0'
    );
\axi_data_V_reg_319_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3190,
      D => src_TDATA_int_regslice(8),
      Q => Q(8),
      R => '0'
    );
\axi_data_V_reg_319_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3190,
      D => src_TDATA_int_regslice(9),
      Q => Q(9),
      R => '0'
    );
\axi_last_V_1_reg_324_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_src_V_last_V_U_n_8,
      Q => axi_last_V_1_reg_324,
      R => '0'
    );
\eol_2_reg_208_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_src_V_last_V_U_n_7,
      Q => eol_2_reg_208,
      R => '0'
    );
\eol_reg_154_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_src_V_data_V_U_n_8,
      Q => \eol_reg_154_reg_n_5_[0]\,
      R => '0'
    );
\i_3_reg_310[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg_143(0),
      O => i_3_fu_233_p2(0)
    );
\i_3_reg_310[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => i_reg_143(10),
      I1 => i_reg_143(8),
      I2 => i_reg_143(6),
      I3 => \i_3_reg_310[10]_i_2_n_5\,
      I4 => i_reg_143(7),
      I5 => i_reg_143(9),
      O => i_3_fu_233_p2(10)
    );
\i_3_reg_310[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => i_reg_143(4),
      I1 => i_reg_143(2),
      I2 => i_reg_143(0),
      I3 => i_reg_143(1),
      I4 => i_reg_143(3),
      I5 => i_reg_143(5),
      O => \i_3_reg_310[10]_i_2_n_5\
    );
\i_3_reg_310[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_reg_143(0),
      I1 => i_reg_143(1),
      O => i_3_fu_233_p2(1)
    );
\i_3_reg_310[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => i_reg_143(2),
      I1 => i_reg_143(0),
      I2 => i_reg_143(1),
      O => i_3_fu_233_p2(2)
    );
\i_3_reg_310[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => i_reg_143(3),
      I1 => i_reg_143(1),
      I2 => i_reg_143(0),
      I3 => i_reg_143(2),
      O => i_3_fu_233_p2(3)
    );
\i_3_reg_310[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => i_reg_143(4),
      I1 => i_reg_143(2),
      I2 => i_reg_143(0),
      I3 => i_reg_143(1),
      I4 => i_reg_143(3),
      O => i_3_fu_233_p2(4)
    );
\i_3_reg_310[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => i_reg_143(5),
      I1 => i_reg_143(3),
      I2 => i_reg_143(1),
      I3 => i_reg_143(0),
      I4 => i_reg_143(2),
      I5 => i_reg_143(4),
      O => i_3_fu_233_p2(5)
    );
\i_3_reg_310[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => i_reg_143(6),
      I1 => \i_3_reg_310[10]_i_2_n_5\,
      O => i_3_fu_233_p2(6)
    );
\i_3_reg_310[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => i_reg_143(7),
      I1 => \i_3_reg_310[10]_i_2_n_5\,
      I2 => i_reg_143(6),
      O => i_3_fu_233_p2(7)
    );
\i_3_reg_310[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => i_reg_143(8),
      I1 => i_reg_143(6),
      I2 => \i_3_reg_310[10]_i_2_n_5\,
      I3 => i_reg_143(7),
      O => i_3_fu_233_p2(8)
    );
\i_3_reg_310[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => i_reg_143(9),
      I1 => i_reg_143(7),
      I2 => \i_3_reg_310[10]_i_2_n_5\,
      I3 => i_reg_143(6),
      I4 => i_reg_143(8),
      O => i_3_fu_233_p2(9)
    );
\i_3_reg_310_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_3_fu_233_p2(0),
      Q => i_3_reg_310(0),
      R => '0'
    );
\i_3_reg_310_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_3_fu_233_p2(10),
      Q => i_3_reg_310(10),
      R => '0'
    );
\i_3_reg_310_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_3_fu_233_p2(1),
      Q => i_3_reg_310(1),
      R => '0'
    );
\i_3_reg_310_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_3_fu_233_p2(2),
      Q => i_3_reg_310(2),
      R => '0'
    );
\i_3_reg_310_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_3_fu_233_p2(3),
      Q => i_3_reg_310(3),
      R => '0'
    );
\i_3_reg_310_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_3_fu_233_p2(4),
      Q => i_3_reg_310(4),
      R => '0'
    );
\i_3_reg_310_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_3_fu_233_p2(5),
      Q => i_3_reg_310(5),
      R => '0'
    );
\i_3_reg_310_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_3_fu_233_p2(6),
      Q => i_3_reg_310(6),
      R => '0'
    );
\i_3_reg_310_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_3_fu_233_p2(7),
      Q => i_3_reg_310(7),
      R => '0'
    );
\i_3_reg_310_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_3_fu_233_p2(8),
      Q => i_3_reg_310(8),
      R => '0'
    );
\i_3_reg_310_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_3_fu_233_p2(9),
      Q => i_3_reg_310(9),
      R => '0'
    );
\i_reg_143[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^shiftreg_ce\,
      I1 => ap_CS_fsm_state7,
      O => i_reg_143_1
    );
\i_reg_143_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_3_reg_310(0),
      Q => i_reg_143(0),
      R => i_reg_143_1
    );
\i_reg_143_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_3_reg_310(10),
      Q => i_reg_143(10),
      R => i_reg_143_1
    );
\i_reg_143_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_3_reg_310(1),
      Q => i_reg_143(1),
      R => i_reg_143_1
    );
\i_reg_143_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_3_reg_310(2),
      Q => i_reg_143(2),
      R => i_reg_143_1
    );
\i_reg_143_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_3_reg_310(3),
      Q => i_reg_143(3),
      R => i_reg_143_1
    );
\i_reg_143_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_3_reg_310(4),
      Q => i_reg_143(4),
      R => i_reg_143_1
    );
\i_reg_143_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_3_reg_310(5),
      Q => i_reg_143(5),
      R => i_reg_143_1
    );
\i_reg_143_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_3_reg_310(6),
      Q => i_reg_143(6),
      R => i_reg_143_1
    );
\i_reg_143_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_3_reg_310(7),
      Q => i_reg_143(7),
      R => i_reg_143_1
    );
\i_reg_143_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_3_reg_310(8),
      Q => i_reg_143(8),
      R => i_reg_143_1
    );
\i_reg_143_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_3_reg_310(9),
      Q => i_reg_143(9),
      R => i_reg_143_1
    );
icmp_ln122_fu_243_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => icmp_ln122_fu_243_p2_carry_n_5,
      CO(6) => icmp_ln122_fu_243_p2_carry_n_6,
      CO(5) => icmp_ln122_fu_243_p2_carry_n_7,
      CO(4) => icmp_ln122_fu_243_p2_carry_n_8,
      CO(3) => icmp_ln122_fu_243_p2_carry_n_9,
      CO(2) => icmp_ln122_fu_243_p2_carry_n_10,
      CO(1) => icmp_ln122_fu_243_p2_carry_n_11,
      CO(0) => icmp_ln122_fu_243_p2_carry_n_12,
      DI(7 downto 3) => B"00000",
      DI(2) => icmp_ln122_fu_243_p2_carry_i_1_n_5,
      DI(1) => icmp_ln122_fu_243_p2_carry_i_2_n_5,
      DI(0) => icmp_ln122_fu_243_p2_carry_i_3_n_5,
      O(7 downto 0) => NLW_icmp_ln122_fu_243_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => icmp_ln122_fu_243_p2_carry_i_4_n_5,
      S(6) => icmp_ln122_fu_243_p2_carry_i_5_n_5,
      S(5) => icmp_ln122_fu_243_p2_carry_i_6_n_5,
      S(4) => icmp_ln122_fu_243_p2_carry_i_7_n_5,
      S(3) => icmp_ln122_fu_243_p2_carry_i_8_n_5,
      S(2) => icmp_ln122_fu_243_p2_carry_i_9_n_5,
      S(1) => icmp_ln122_fu_243_p2_carry_i_10_n_5,
      S(0) => icmp_ln122_fu_243_p2_carry_i_11_n_5
    );
\icmp_ln122_fu_243_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => icmp_ln122_fu_243_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_icmp_ln122_fu_243_p2_carry__0_CO_UNCONNECTED\(7 downto 5),
      CO(4) => icmp_ln122_fu_243_p2,
      CO(3) => \icmp_ln122_fu_243_p2_carry__0_n_9\,
      CO(2) => \icmp_ln122_fu_243_p2_carry__0_n_10\,
      CO(1) => \icmp_ln122_fu_243_p2_carry__0_n_11\,
      CO(0) => \icmp_ln122_fu_243_p2_carry__0_n_12\,
      DI(7 downto 5) => B"000",
      DI(4) => j_reg_166(31),
      DI(3 downto 0) => B"0000",
      O(7 downto 0) => \NLW_icmp_ln122_fu_243_p2_carry__0_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => regslice_both_src_V_data_V_U_n_17,
      S(3) => regslice_both_src_V_data_V_U_n_18,
      S(2) => regslice_both_src_V_data_V_U_n_19,
      S(1) => regslice_both_src_V_data_V_U_n_20,
      S(0) => regslice_both_src_V_data_V_U_n_21
    );
icmp_ln122_fu_243_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => j_reg_166(10),
      I1 => j_reg_166(11),
      O => icmp_ln122_fu_243_p2_carry_i_1_n_5
    );
icmp_ln122_fu_243_p2_carry_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => j_reg_166(8),
      I1 => j_reg_166(9),
      O => icmp_ln122_fu_243_p2_carry_i_10_n_5
    );
icmp_ln122_fu_243_p2_carry_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => j_reg_166(7),
      I1 => j_reg_166(6),
      O => icmp_ln122_fu_243_p2_carry_i_11_n_5
    );
icmp_ln122_fu_243_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => j_reg_166(9),
      I1 => j_reg_166(8),
      O => icmp_ln122_fu_243_p2_carry_i_2_n_5
    );
icmp_ln122_fu_243_p2_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => j_reg_166(7),
      O => icmp_ln122_fu_243_p2_carry_i_3_n_5
    );
icmp_ln122_fu_243_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => j_reg_166(21),
      I1 => j_reg_166(20),
      O => icmp_ln122_fu_243_p2_carry_i_4_n_5
    );
icmp_ln122_fu_243_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => j_reg_166(19),
      I1 => j_reg_166(18),
      O => icmp_ln122_fu_243_p2_carry_i_5_n_5
    );
icmp_ln122_fu_243_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => j_reg_166(17),
      I1 => j_reg_166(16),
      O => icmp_ln122_fu_243_p2_carry_i_6_n_5
    );
icmp_ln122_fu_243_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => j_reg_166(15),
      I1 => j_reg_166(14),
      O => icmp_ln122_fu_243_p2_carry_i_7_n_5
    );
icmp_ln122_fu_243_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => j_reg_166(13),
      I1 => j_reg_166(12),
      O => icmp_ln122_fu_243_p2_carry_i_8_n_5
    );
icmp_ln122_fu_243_p2_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => j_reg_166(10),
      I1 => j_reg_166(11),
      O => icmp_ln122_fu_243_p2_carry_i_9_n_5
    );
\icmp_ln122_reg_315_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_src_V_data_V_U_n_22,
      Q => icmp_ln122_reg_315,
      R => '0'
    );
j_5_fu_288_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => j_5_fu_288_p2_carry_n_5,
      CO(6) => j_5_fu_288_p2_carry_n_6,
      CO(5) => j_5_fu_288_p2_carry_n_7,
      CO(4) => j_5_fu_288_p2_carry_n_8,
      CO(3) => j_5_fu_288_p2_carry_n_9,
      CO(2) => j_5_fu_288_p2_carry_n_10,
      CO(1) => j_5_fu_288_p2_carry_n_11,
      CO(0) => j_5_fu_288_p2_carry_n_12,
      DI(7 downto 1) => B"0000000",
      DI(0) => j_reg_166(0),
      O(7 downto 0) => j_5_fu_288_p2(7 downto 0),
      S(7 downto 1) => j_reg_166(7 downto 1),
      S(0) => regslice_both_src_V_user_V_U_n_9
    );
\j_5_fu_288_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => j_5_fu_288_p2_carry_n_5,
      CI_TOP => '0',
      CO(7) => \j_5_fu_288_p2_carry__0_n_5\,
      CO(6) => \j_5_fu_288_p2_carry__0_n_6\,
      CO(5) => \j_5_fu_288_p2_carry__0_n_7\,
      CO(4) => \j_5_fu_288_p2_carry__0_n_8\,
      CO(3) => \j_5_fu_288_p2_carry__0_n_9\,
      CO(2) => \j_5_fu_288_p2_carry__0_n_10\,
      CO(1) => \j_5_fu_288_p2_carry__0_n_11\,
      CO(0) => \j_5_fu_288_p2_carry__0_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => j_5_fu_288_p2(15 downto 8),
      S(7 downto 0) => j_reg_166(15 downto 8)
    );
\j_5_fu_288_p2_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \j_5_fu_288_p2_carry__0_n_5\,
      CI_TOP => '0',
      CO(7) => \j_5_fu_288_p2_carry__1_n_5\,
      CO(6) => \j_5_fu_288_p2_carry__1_n_6\,
      CO(5) => \j_5_fu_288_p2_carry__1_n_7\,
      CO(4) => \j_5_fu_288_p2_carry__1_n_8\,
      CO(3) => \j_5_fu_288_p2_carry__1_n_9\,
      CO(2) => \j_5_fu_288_p2_carry__1_n_10\,
      CO(1) => \j_5_fu_288_p2_carry__1_n_11\,
      CO(0) => \j_5_fu_288_p2_carry__1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => j_5_fu_288_p2(23 downto 16),
      S(7 downto 0) => j_reg_166(23 downto 16)
    );
\j_5_fu_288_p2_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \j_5_fu_288_p2_carry__1_n_5\,
      CI_TOP => '0',
      CO(7) => \NLW_j_5_fu_288_p2_carry__2_CO_UNCONNECTED\(7),
      CO(6) => \j_5_fu_288_p2_carry__2_n_6\,
      CO(5) => \j_5_fu_288_p2_carry__2_n_7\,
      CO(4) => \j_5_fu_288_p2_carry__2_n_8\,
      CO(3) => \j_5_fu_288_p2_carry__2_n_9\,
      CO(2) => \j_5_fu_288_p2_carry__2_n_10\,
      CO(1) => \j_5_fu_288_p2_carry__2_n_11\,
      CO(0) => \j_5_fu_288_p2_carry__2_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => j_5_fu_288_p2(31 downto 24),
      S(7 downto 0) => j_reg_166(31 downto 24)
    );
\j_reg_166[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \ap_CS_fsm[0]_i_2__2_n_5\,
      O => p_1_in
    );
\j_reg_166_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_5_fu_288_p2(0),
      Q => j_reg_166(0),
      R => j_reg_166_0
    );
\j_reg_166_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_5_fu_288_p2(10),
      Q => j_reg_166(10),
      R => j_reg_166_0
    );
\j_reg_166_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_5_fu_288_p2(11),
      Q => j_reg_166(11),
      R => j_reg_166_0
    );
\j_reg_166_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_5_fu_288_p2(12),
      Q => j_reg_166(12),
      R => j_reg_166_0
    );
\j_reg_166_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_5_fu_288_p2(13),
      Q => j_reg_166(13),
      R => j_reg_166_0
    );
\j_reg_166_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_5_fu_288_p2(14),
      Q => j_reg_166(14),
      R => j_reg_166_0
    );
\j_reg_166_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_5_fu_288_p2(15),
      Q => j_reg_166(15),
      R => j_reg_166_0
    );
\j_reg_166_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_5_fu_288_p2(16),
      Q => j_reg_166(16),
      R => j_reg_166_0
    );
\j_reg_166_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_5_fu_288_p2(17),
      Q => j_reg_166(17),
      R => j_reg_166_0
    );
\j_reg_166_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_5_fu_288_p2(18),
      Q => j_reg_166(18),
      R => j_reg_166_0
    );
\j_reg_166_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_5_fu_288_p2(19),
      Q => j_reg_166(19),
      R => j_reg_166_0
    );
\j_reg_166_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_5_fu_288_p2(1),
      Q => j_reg_166(1),
      R => j_reg_166_0
    );
\j_reg_166_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_5_fu_288_p2(20),
      Q => j_reg_166(20),
      R => j_reg_166_0
    );
\j_reg_166_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_5_fu_288_p2(21),
      Q => j_reg_166(21),
      R => j_reg_166_0
    );
\j_reg_166_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_5_fu_288_p2(22),
      Q => j_reg_166(22),
      R => j_reg_166_0
    );
\j_reg_166_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_5_fu_288_p2(23),
      Q => j_reg_166(23),
      R => j_reg_166_0
    );
\j_reg_166_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_5_fu_288_p2(24),
      Q => j_reg_166(24),
      R => j_reg_166_0
    );
\j_reg_166_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_5_fu_288_p2(25),
      Q => j_reg_166(25),
      R => j_reg_166_0
    );
\j_reg_166_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_5_fu_288_p2(26),
      Q => j_reg_166(26),
      R => j_reg_166_0
    );
\j_reg_166_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_5_fu_288_p2(27),
      Q => j_reg_166(27),
      R => j_reg_166_0
    );
\j_reg_166_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_5_fu_288_p2(28),
      Q => j_reg_166(28),
      R => j_reg_166_0
    );
\j_reg_166_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_5_fu_288_p2(29),
      Q => j_reg_166(29),
      R => j_reg_166_0
    );
\j_reg_166_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_5_fu_288_p2(2),
      Q => j_reg_166(2),
      R => j_reg_166_0
    );
\j_reg_166_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_5_fu_288_p2(30),
      Q => j_reg_166(30),
      R => j_reg_166_0
    );
\j_reg_166_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_5_fu_288_p2(31),
      Q => j_reg_166(31),
      R => j_reg_166_0
    );
\j_reg_166_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_5_fu_288_p2(3),
      Q => j_reg_166(3),
      R => j_reg_166_0
    );
\j_reg_166_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_5_fu_288_p2(4),
      Q => j_reg_166(4),
      R => j_reg_166_0
    );
\j_reg_166_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_5_fu_288_p2(5),
      Q => j_reg_166(5),
      R => j_reg_166_0
    );
\j_reg_166_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_5_fu_288_p2(6),
      Q => j_reg_166(6),
      R => j_reg_166_0
    );
\j_reg_166_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_5_fu_288_p2(7),
      Q => j_reg_166(7),
      R => j_reg_166_0
    );
\j_reg_166_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_5_fu_288_p2(8),
      Q => j_reg_166(8),
      R => j_reg_166_0
    );
\j_reg_166_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_5_fu_288_p2(9),
      Q => j_reg_166(9),
      R => j_reg_166_0
    );
\mOutPtr[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^shiftreg_ce\,
      I1 => xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_lowthreshold_read,
      I2 => lowthreshold_c_empty_n,
      O => E(0)
    );
\mOutPtr[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^shiftreg_ce\,
      I1 => highthreshold_c_empty_n,
      I2 => xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_lowthreshold_read,
      O => internal_empty_n_reg(0)
    );
\or_ln131_reg_329_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3190,
      D => or_ln131_fu_269_p2,
      Q => or_ln131_reg_329,
      R => '0'
    );
\or_ln134_reg_333_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_src_V_user_V_U_n_10,
      Q => or_ln134_reg_333,
      R => '0'
    );
regslice_both_src_V_data_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both
     port map (
      \B_V_data_1_payload_B_reg[23]_0\(23 downto 0) => src_TDATA_int_regslice(23 downto 0),
      B_V_data_1_sel => B_V_data_1_sel,
      B_V_data_1_sel0 => B_V_data_1_sel0,
      B_V_data_1_sel_0 => B_V_data_1_sel_0,
      B_V_data_1_sel_rd_reg_0 => regslice_both_src_V_last_V_U_n_5,
      B_V_data_1_sel_rd_reg_1 => regslice_both_src_V_user_V_U_n_5,
      \B_V_data_1_state_reg[0]_0\ => regslice_both_src_V_data_V_U_n_6,
      \B_V_data_1_state_reg[0]_1\ => regslice_both_src_V_data_V_U_n_23,
      \B_V_data_1_state_reg[0]_2\ => regslice_both_src_V_data_V_U_n_24,
      \B_V_data_1_state_reg[1]_0\ => \B_V_data_1_state_reg[1]\,
      CO(0) => icmp_ln122_fu_243_p2,
      D(1 downto 0) => ap_NS_fsm(3 downto 2),
      E(0) => axi_data_V_reg_3190,
      Loop_loop_height_proc1821_U0_rgb_img_src_data_write => Loop_loop_height_proc1821_U0_rgb_img_src_data_write,
      Q(1) => ap_CS_fsm_state6,
      Q(0) => ap_CS_fsm_pp0_stage0,
      S(4) => regslice_both_src_V_data_V_U_n_17,
      S(3) => regslice_both_src_V_data_V_U_n_18,
      S(2) => regslice_both_src_V_data_V_U_n_19,
      S(1) => regslice_both_src_V_data_V_U_n_20,
      S(0) => regslice_both_src_V_data_V_U_n_21,
      SR(0) => j_reg_166_0,
      ack_out116_out => ack_out116_out,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => regslice_both_src_V_data_V_U_n_11,
      ap_enable_reg_pp0_iter1_reg => regslice_both_src_V_data_V_U_n_7,
      ap_enable_reg_pp0_iter1_reg_0 => ap_enable_reg_pp0_iter1_reg_n_5,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      axi_last_V_1_reg_324 => axi_last_V_1_reg_324,
      eol_2_reg_208 => eol_2_reg_208,
      \eol_reg_154_reg[0]\ => regslice_both_src_V_data_V_U_n_8,
      \eol_reg_154_reg[0]_0\ => \eol_reg_154_reg_n_5_[0]\,
      \icmp_ln122_fu_243_p2_carry__0\(9 downto 0) => j_reg_166(31 downto 22),
      icmp_ln122_reg_315 => icmp_ln122_reg_315,
      \icmp_ln122_reg_315_reg[0]\ => regslice_both_src_V_data_V_U_n_22,
      or_ln131_reg_329 => or_ln131_reg_329,
      or_ln134_reg_333 => or_ln134_reg_333,
      p_1_in => p_1_in,
      rgb_img_src_data_full_n => rgb_img_src_data_full_n,
      src_TDATA(23 downto 0) => src_TDATA(23 downto 0),
      src_TVALID => src_TVALID
    );
regslice_both_src_V_last_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1\
     port map (
      \B_V_data_1_payload_B_reg[0]_0\ => regslice_both_src_V_last_V_U_n_8,
      B_V_data_1_sel => B_V_data_1_sel,
      B_V_data_1_sel0 => B_V_data_1_sel0,
      B_V_data_1_sel_rd_reg_0 => regslice_both_src_V_data_V_U_n_23,
      \B_V_data_1_state_reg[0]_0\ => regslice_both_src_V_last_V_U_n_5,
      E(0) => ack_out116_out,
      Q(1) => ap_CS_fsm_state6,
      Q(0) => ap_CS_fsm_state5,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      axi_last_V_1_reg_324 => axi_last_V_1_reg_324,
      eol_2_reg_208 => eol_2_reg_208,
      \eol_2_reg_208_reg[0]\ => \eol_reg_154_reg_n_5_[0]\,
      \eol_2_reg_208_reg[0]_0\ => regslice_both_src_V_data_V_U_n_6,
      \eol_reg_154_reg[0]\ => regslice_both_src_V_last_V_U_n_7,
      src_TLAST(0) => src_TLAST(0),
      src_TVALID => src_TVALID
    );
regslice_both_src_V_user_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_34\
     port map (
      B_V_data_1_sel => B_V_data_1_sel_0,
      B_V_data_1_sel0 => B_V_data_1_sel0,
      B_V_data_1_sel_rd_reg_0 => regslice_both_src_V_data_V_U_n_24,
      \B_V_data_1_state_reg[0]_0\ => regslice_both_src_V_user_V_U_n_5,
      CO(0) => icmp_ln122_fu_243_p2,
      E(0) => ack_out116_out,
      Q(0) => j_reg_166(0),
      S(0) => regslice_both_src_V_user_V_U_n_9,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      or_ln131_fu_269_p2 => or_ln131_fu_269_p2,
      or_ln134_reg_333 => or_ln134_reg_333,
      \or_ln134_reg_333_reg[0]\(0) => axi_data_V_reg_3190,
      src_TUSER(0) => src_TUSER(0),
      src_TVALID => src_TVALID,
      start_fu_86(0) => start_fu_86(0),
      \start_fu_86_reg[0]\ => regslice_both_src_V_user_V_U_n_7,
      \start_fu_86_reg[0]_0\ => regslice_both_src_V_user_V_U_n_10,
      \start_fu_86_reg[0]_1\ => \^shiftreg_ce\
    );
\start_fu_86_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_src_V_user_V_U_n_7,
      Q => start_fu_86(0),
      R => '0'
    );
\start_once_reg_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77777000"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \ap_CS_fsm[0]_i_2__2_n_5\,
      I2 => start_for_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_full_n,
      I3 => start_for_xfrgb2gray_1080_1920_U0_full_n,
      I4 => \^start_once_reg\,
      O => \start_once_reg_i_1__5_n_5\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \start_once_reg_i_1__5_n_5\,
      Q => \^start_once_reg\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S is
  port (
    gradx1_mat_data_full_n : out STD_LOGIC;
    gradx1_mat_data_empty_n : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_grady1_mat_46_read : in STD_LOGIC;
    xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_din : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S is
  signal \^gradx1_mat_data_empty_n\ : STD_LOGIC;
  signal \^gradx1_mat_data_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__4_n_5\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__4_n_5\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__4_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__2_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__4\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of p_reg_reg_i_15 : label is "soft_lutpair151";
begin
  gradx1_mat_data_empty_n <= \^gradx1_mat_data_empty_n\;
  gradx1_mat_data_full_n <= \^gradx1_mat_data_full_n\;
U_edge_canny_detector_fifo_w16_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_shiftReg_32
     port map (
      A(10 downto 0) => A(10 downto 0),
      Q(1) => \mOutPtr_reg_n_5_[1]\,
      Q(0) => \mOutPtr_reg_n_5_[0]\,
      \SRL_SIG_reg[1][0]_0\ => \^gradx1_mat_data_full_n\,
      ap_clk => ap_clk,
      if_din(10 downto 0) => if_din(10 downto 0),
      shiftReg_addr => shiftReg_addr,
      xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read => xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read
    );
\internal_empty_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080AA80AA80AA80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^gradx1_mat_data_full_n\,
      I2 => xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read,
      I3 => \^gradx1_mat_data_empty_n\,
      I4 => xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_grady1_mat_46_read,
      I5 => internal_full_n,
      O => \internal_empty_n_i_1__4_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__4_n_5\,
      Q => \^gradx1_mat_data_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F777FFFFF333F333"
    )
        port map (
      I0 => internal_full_n,
      I1 => ap_rst_n,
      I2 => xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_grady1_mat_46_read,
      I3 => \^gradx1_mat_data_empty_n\,
      I4 => xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read,
      I5 => \^gradx1_mat_data_full_n\,
      O => \internal_full_n_i_1__4_n_5\
    );
\internal_full_n_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__4_n_5\,
      Q => \^gradx1_mat_data_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1__4_n_5\
    );
\mOutPtr[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55959595AA6A6A6A"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_grady1_mat_46_read,
      I2 => \^gradx1_mat_data_empty_n\,
      I3 => xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read,
      I4 => \^gradx1_mat_data_full_n\,
      I5 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_2__2_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__4_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      S => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_2__2_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      S => SR(0)
    );
p_reg_reg_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      O => shiftReg_addr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_3 is
  port (
    A : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \SRL_SIG_reg[1][13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    gradx2_mat_data_full_n : out STD_LOGIC;
    gradx2_mat_data_empty_n : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read : in STD_LOGIC;
    tmp_21_reg_3350 : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_gradx2_mat_44_read : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_3 : entity is "edge_canny_detector_fifo_w16_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_3 is
  signal \^gradx2_mat_data_empty_n\ : STD_LOGIC;
  signal \^gradx2_mat_data_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__5_n_5\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__5_n_5\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__5_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__3_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__3_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__5\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of p_reg_i_15 : label is "soft_lutpair152";
begin
  gradx2_mat_data_empty_n <= \^gradx2_mat_data_empty_n\;
  gradx2_mat_data_full_n <= \^gradx2_mat_data_full_n\;
U_edge_canny_detector_fifo_w16_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_shiftReg_31
     port map (
      A(10 downto 0) => A(10 downto 0),
      D(10 downto 0) => D(10 downto 0),
      Q(1) => \mOutPtr_reg_n_5_[1]\,
      Q(0) => \mOutPtr_reg_n_5_[0]\,
      \SRL_SIG_reg[1][0]_0\ => \^gradx2_mat_data_full_n\,
      \SRL_SIG_reg[1][13]_0\ => \SRL_SIG_reg[1][13]\(0),
      ap_clk => ap_clk,
      shiftReg_addr => shiftReg_addr,
      xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read => xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read
    );
\internal_empty_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_reg_0,
      I2 => \^gradx2_mat_data_empty_n\,
      I3 => xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_gradx2_mat_44_read,
      I4 => \mOutPtr_reg_n_5_[1]\,
      I5 => \mOutPtr_reg_n_5_[0]\,
      O => \internal_empty_n_i_1__5_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__5_n_5\,
      Q => \^gradx2_mat_data_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F777FFFFF333F333"
    )
        port map (
      I0 => internal_full_n,
      I1 => ap_rst_n,
      I2 => xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_gradx2_mat_44_read,
      I3 => \^gradx2_mat_data_empty_n\,
      I4 => xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read,
      I5 => \^gradx2_mat_data_full_n\,
      O => \internal_full_n_i_1__5_n_5\
    );
\internal_full_n_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__5_n_5\,
      Q => \^gradx2_mat_data_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1__5_n_5\
    );
\mOutPtr[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78888888"
    )
        port map (
      I0 => xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read,
      I1 => \^gradx2_mat_data_full_n\,
      I2 => tmp_21_reg_3350,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => \^gradx2_mat_data_empty_n\,
      O => \mOutPtr[1]_i_1__3_n_5\
    );
\mOutPtr[1]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55959595AA6A6A6A"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_gradx2_mat_44_read,
      I2 => \^gradx2_mat_data_empty_n\,
      I3 => xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read,
      I4 => \^gradx2_mat_data_full_n\,
      I5 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_2__3_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__3_n_5\,
      D => \mOutPtr[0]_i_1__5_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      S => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__3_n_5\,
      D => \mOutPtr[1]_i_2__3_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      S => SR(0)
    );
p_reg_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      O => shiftReg_addr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_4 is
  port (
    gradx_mat_data_full_n : out STD_LOGIC;
    gradx_mat_data_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    internal_empty_n_reg_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    gradx1_mat_data_full_n : in STD_LOGIC;
    grady2_mat_data_full_n : in STD_LOGIC;
    \ap_CS_fsm[3]_i_2\ : in STD_LOGIC;
    grady_mat_data_empty_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][15]\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_4 : entity is "edge_canny_detector_fifo_w16_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_4 is
  signal \^gradx_mat_data_empty_n\ : STD_LOGIC;
  signal \^gradx_mat_data_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__2_n_5\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__2_n_5\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__2_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__0_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__2\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__0\ : label is "soft_lutpair153";
begin
  gradx_mat_data_empty_n <= \^gradx_mat_data_empty_n\;
  gradx_mat_data_full_n <= \^gradx_mat_data_full_n\;
U_edge_canny_detector_fifo_w16_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_shiftReg_30
     port map (
      D(10 downto 0) => D(10 downto 0),
      Q(1) => \mOutPtr_reg_n_5_[1]\,
      Q(0) => \mOutPtr_reg_n_5_[0]\,
      \SRL_SIG_reg[0][15]_0\(10 downto 0) => \SRL_SIG_reg[0][15]\(10 downto 0),
      \SRL_SIG_reg[1][0]_0\(0) => \SRL_SIG_reg[1][0]\(0),
      ap_clk => ap_clk
    );
\ap_CS_fsm[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F00FF"
    )
        port map (
      I0 => \^gradx_mat_data_empty_n\,
      I1 => gradx1_mat_data_full_n,
      I2 => grady2_mat_data_full_n,
      I3 => \ap_CS_fsm[3]_i_2\,
      I4 => grady_mat_data_empty_n,
      O => internal_empty_n_reg_0
    );
\internal_empty_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_full_n_reg_0,
      I2 => \^gradx_mat_data_empty_n\,
      I3 => xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read,
      I4 => \mOutPtr_reg_n_5_[1]\,
      I5 => \mOutPtr_reg_n_5_[0]\,
      O => \internal_empty_n_i_1__2_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__2_n_5\,
      Q => \^gradx_mat_data_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFCFCFCF4F4F4F"
    )
        port map (
      I0 => internal_full_n,
      I1 => \^gradx_mat_data_full_n\,
      I2 => ap_rst_n,
      I3 => xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read,
      I4 => \^gradx_mat_data_empty_n\,
      I5 => internal_full_n_reg_0,
      O => \internal_full_n_i_1__2_n_5\
    );
\internal_full_n_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__2_n_5\,
      Q => \^gradx_mat_data_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1__2_n_5\
    );
\mOutPtr[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95556AAA"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read,
      I2 => \^gradx_mat_data_empty_n\,
      I3 => internal_full_n_reg_0,
      I4 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_2__0_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__2_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      S => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_2__0_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_5 is
  port (
    grady1_mat_data_full_n : out STD_LOGIC;
    grady1_mat_data_empty_n : out STD_LOGIC;
    p_0_in0_out : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_grady1_mat_46_read : in STD_LOGIC;
    xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_din : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_5 : entity is "edge_canny_detector_fifo_w16_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_5 is
  signal \^grady1_mat_data_empty_n\ : STD_LOGIC;
  signal \^grady1_mat_data_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__6_n_5\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__6_n_5\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__6_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__4_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__6\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__6\ : label is "soft_lutpair154";
begin
  grady1_mat_data_empty_n <= \^grady1_mat_data_empty_n\;
  grady1_mat_data_full_n <= \^grady1_mat_data_full_n\;
U_edge_canny_detector_fifo_w16_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_shiftReg_29
     port map (
      Q(1) => \mOutPtr_reg_n_5_[1]\,
      Q(0) => \mOutPtr_reg_n_5_[0]\,
      \SRL_SIG_reg[1][0]_0\ => \^grady1_mat_data_full_n\,
      ap_clk => ap_clk,
      if_din(10 downto 0) => if_din(10 downto 0),
      p_0_in0_out(10 downto 0) => p_0_in0_out(10 downto 0),
      xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read => xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read
    );
\internal_empty_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_reg_0,
      I2 => \^grady1_mat_data_empty_n\,
      I3 => xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_grady1_mat_46_read,
      I4 => \mOutPtr_reg_n_5_[1]\,
      I5 => \mOutPtr_reg_n_5_[0]\,
      O => \internal_empty_n_i_1__6_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__6_n_5\,
      Q => \^grady1_mat_data_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F777FFFFF333F333"
    )
        port map (
      I0 => internal_full_n,
      I1 => ap_rst_n,
      I2 => xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_grady1_mat_46_read,
      I3 => \^grady1_mat_data_empty_n\,
      I4 => xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read,
      I5 => \^grady1_mat_data_full_n\,
      O => \internal_full_n_i_1__6_n_5\
    );
\internal_full_n_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__6_n_5\,
      Q => \^grady1_mat_data_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1__6_n_5\
    );
\mOutPtr[1]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55959595AA6A6A6A"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_grady1_mat_46_read,
      I2 => \^grady1_mat_data_empty_n\,
      I3 => xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read,
      I4 => \^grady1_mat_data_full_n\,
      I5 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_2__4_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__6_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      S => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_2__4_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_6 is
  port (
    grady2_mat_data_full_n : out STD_LOGIC;
    grady2_mat_data_empty_n : out STD_LOGIC;
    grady2_mat_data_dout : out STD_LOGIC_VECTOR ( 10 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read : in STD_LOGIC;
    tmp_21_reg_3350 : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_gradx2_mat_44_read : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_6 : entity is "edge_canny_detector_fifo_w16_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_6 is
  signal \^grady2_mat_data_empty_n\ : STD_LOGIC;
  signal \^grady2_mat_data_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__7_n_5\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__7_n_5\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__7_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__5_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__5_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__7\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__7\ : label is "soft_lutpair155";
begin
  grady2_mat_data_empty_n <= \^grady2_mat_data_empty_n\;
  grady2_mat_data_full_n <= \^grady2_mat_data_full_n\;
U_edge_canny_detector_fifo_w16_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_shiftReg_28
     port map (
      D(10 downto 0) => D(10 downto 0),
      Q(1) => \mOutPtr_reg_n_5_[1]\,
      Q(0) => \mOutPtr_reg_n_5_[0]\,
      \SRL_SIG_reg[1][0]_0\ => \^grady2_mat_data_full_n\,
      ap_clk => ap_clk,
      grady2_mat_data_dout(10 downto 0) => grady2_mat_data_dout(10 downto 0),
      xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read => xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read
    );
\internal_empty_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080AA80AA80AA80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^grady2_mat_data_full_n\,
      I2 => xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read,
      I3 => \^grady2_mat_data_empty_n\,
      I4 => xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_gradx2_mat_44_read,
      I5 => internal_full_n,
      O => \internal_empty_n_i_1__7_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__7_n_5\,
      Q => \^grady2_mat_data_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F777FFFFF333F333"
    )
        port map (
      I0 => internal_full_n,
      I1 => ap_rst_n,
      I2 => xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_gradx2_mat_44_read,
      I3 => \^grady2_mat_data_empty_n\,
      I4 => xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read,
      I5 => \^grady2_mat_data_full_n\,
      O => \internal_full_n_i_1__7_n_5\
    );
\internal_full_n_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__7_n_5\,
      Q => \^grady2_mat_data_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1__7_n_5\
    );
\mOutPtr[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78888888"
    )
        port map (
      I0 => xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read,
      I1 => \^grady2_mat_data_full_n\,
      I2 => tmp_21_reg_3350,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => \^grady2_mat_data_empty_n\,
      O => \mOutPtr[1]_i_1__5_n_5\
    );
\mOutPtr[1]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55959595AA6A6A6A"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_gradx2_mat_44_read,
      I2 => \^grady2_mat_data_empty_n\,
      I3 => xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read,
      I4 => \^grady2_mat_data_full_n\,
      I5 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_2__5_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__5_n_5\,
      D => \mOutPtr[0]_i_1__7_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      S => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__5_n_5\,
      D => \mOutPtr[1]_i_2__5_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_7 is
  port (
    grady_mat_data_full_n : out STD_LOGIC;
    grady_mat_data_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][15]\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_7 : entity is "edge_canny_detector_fifo_w16_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_7 is
  signal \^grady_mat_data_empty_n\ : STD_LOGIC;
  signal \^grady_mat_data_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__3_n_5\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__3_n_5\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__3_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__1_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__3\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__1\ : label is "soft_lutpair149";
begin
  grady_mat_data_empty_n <= \^grady_mat_data_empty_n\;
  grady_mat_data_full_n <= \^grady_mat_data_full_n\;
U_edge_canny_detector_fifo_w16_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_shiftReg
     port map (
      D(10 downto 0) => D(10 downto 0),
      Q(1) => \mOutPtr_reg_n_5_[1]\,
      Q(0) => \mOutPtr_reg_n_5_[0]\,
      \SRL_SIG_reg[0][15]_0\(10 downto 0) => \SRL_SIG_reg[0][15]\(10 downto 0),
      \SRL_SIG_reg[1][0]_0\(0) => \SRL_SIG_reg[1][0]\(0),
      ap_clk => ap_clk
    );
\internal_empty_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_full_n_reg_0,
      I2 => \^grady_mat_data_empty_n\,
      I3 => xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read,
      I4 => \mOutPtr_reg_n_5_[1]\,
      I5 => \mOutPtr_reg_n_5_[0]\,
      O => \internal_empty_n_i_1__3_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__3_n_5\,
      Q => \^grady_mat_data_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFCFCFCF4F4F4F"
    )
        port map (
      I0 => internal_full_n,
      I1 => \^grady_mat_data_full_n\,
      I2 => ap_rst_n,
      I3 => xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read,
      I4 => \^grady_mat_data_empty_n\,
      I5 => internal_full_n_reg_0,
      O => \internal_full_n_i_1__3_n_5\
    );
\internal_full_n_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__3_n_5\,
      Q => \^grady_mat_data_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1__3_n_5\
    );
\mOutPtr[1]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95556AAA"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read,
      I2 => \^grady_mat_data_empty_n\,
      I3 => internal_full_n_reg_0,
      I4 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_2__1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__3_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      S => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_2__1_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w2_d2_S is
  port (
    nms_mat_data_full_n : out STD_LOGIC;
    nms_mat_data_empty_n : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    internal_empty_n_reg_1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    grp_read_r_fu_76_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_nms_mat_410_read : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w2_d2_S;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w2_d2_S is
  signal \internal_empty_n_i_1__13_n_5\ : STD_LOGIC;
  signal \internal_full_n__0\ : STD_LOGIC;
  signal \internal_full_n_i_1__13_n_5\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__9_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__10_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \^nms_mat_data_empty_n\ : STD_LOGIC;
  signal \^nms_mat_data_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__8\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \j_reg_64[10]_i_3\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__10\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_6\ : label is "soft_lutpair178";
begin
  nms_mat_data_empty_n <= \^nms_mat_data_empty_n\;
  nms_mat_data_full_n <= \^nms_mat_data_full_n\;
U_edge_canny_detector_fifo_w2_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w2_d2_S_shiftReg
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(1) => \mOutPtr_reg_n_5_[1]\,
      Q(0) => \mOutPtr_reg_n_5_[0]\,
      \SRL_SIG_reg[0][1]_0\(1 downto 0) => \SRL_SIG_reg[0][1]\(1 downto 0),
      \SRL_SIG_reg[1][0]_0\(0) => \SRL_SIG_reg[1][0]\(0),
      ap_clk => ap_clk
    );
\empty_45_reg_363[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^nms_mat_data_full_n\,
      I1 => Q(0),
      O => E(0)
    );
\internal_empty_n_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_full_n_reg_0,
      I2 => \^nms_mat_data_empty_n\,
      I3 => xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_nms_mat_410_read,
      I4 => \mOutPtr_reg_n_5_[1]\,
      I5 => \mOutPtr_reg_n_5_[0]\,
      O => \internal_empty_n_i_1__13_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__13_n_5\,
      Q => \^nms_mat_data_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFCFCFCF4F4F4F"
    )
        port map (
      I0 => \internal_full_n__0\,
      I1 => \^nms_mat_data_full_n\,
      I2 => ap_rst_n,
      I3 => xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_nms_mat_410_read,
      I4 => \^nms_mat_data_empty_n\,
      I5 => internal_full_n_reg_0,
      O => \internal_full_n_i_1__13_n_5\
    );
\internal_full_n_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      O => \internal_full_n__0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__13_n_5\,
      Q => \^nms_mat_data_full_n\,
      R => '0'
    );
\j_reg_64[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^nms_mat_data_empty_n\,
      I1 => grp_read_r_fu_76_ap_start_reg,
      O => internal_empty_n_reg_0
    );
\mOutPtr[0]_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1__9_n_5\
    );
\mOutPtr[1]_i_2__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => mOutPtr110_out,
      I2 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_2__10_n_5\
    );
\mOutPtr[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^nms_mat_data_empty_n\,
      I1 => grp_read_r_fu_76_ap_start_reg,
      O => internal_empty_n_reg_1
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr_reg[1]_0\(0),
      D => \mOutPtr[0]_i_1__9_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      S => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr_reg[1]_0\(0),
      D => \mOutPtr[1]_i_2__10_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w32_d3_S is
  port (
    highthreshold_c_full_n : out STD_LOGIC;
    highthreshold_c_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_lowthreshold_read : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    highthreshold : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w32_d3_S;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w32_d3_S is
  signal \^highthreshold_c_empty_n\ : STD_LOGIC;
  signal \^highthreshold_c_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__20_n_5\ : STD_LOGIC;
  signal \internal_empty_n_i_2__3_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__17_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1__17_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__17_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2__1_n_5\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__3\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__17\ : label is "soft_lutpair94";
begin
  highthreshold_c_empty_n <= \^highthreshold_c_empty_n\;
  highthreshold_c_full_n <= \^highthreshold_c_full_n\;
U_edge_canny_detector_fifo_w32_d3_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w32_d3_S_shiftReg_33
     port map (
      Q(2 downto 0) => mOutPtr(2 downto 0),
      ap_clk => ap_clk,
      highthreshold(7 downto 0) => highthreshold(7 downto 0),
      \mOutPtr_reg[0]\(0) => shiftReg_addr(0),
      \out\(7 downto 0) => \out\(7 downto 0),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE00000"
    )
        port map (
      I0 => \internal_empty_n_i_2__3_n_5\,
      I1 => mOutPtr(2),
      I2 => shiftReg_ce,
      I3 => \^highthreshold_c_empty_n\,
      I4 => ap_rst_n,
      O => \internal_empty_n_i_1__20_n_5\
    );
\internal_empty_n_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBF"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \^highthreshold_c_empty_n\,
      I2 => xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_lowthreshold_read,
      I3 => shiftReg_ce,
      I4 => mOutPtr(1),
      O => \internal_empty_n_i_2__3_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__20_n_5\,
      Q => \^highthreshold_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFD5DDDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^highthreshold_c_full_n\,
      I2 => mOutPtr(1),
      I3 => shiftReg_addr(0),
      I4 => shiftReg_ce,
      I5 => internal_full_n_reg_0,
      O => \internal_full_n_i_1__17_n_5\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__17_n_5\,
      Q => \^highthreshold_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__17_n_5\
    );
\mOutPtr[1]_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5595AA6A"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \^highthreshold_c_empty_n\,
      I2 => xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_lowthreshold_read,
      I3 => shiftReg_ce,
      I4 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__17_n_5\
    );
\mOutPtr[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666A666AAAA9AAA"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(1),
      I2 => \^highthreshold_c_empty_n\,
      I3 => xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_lowthreshold_read,
      I4 => shiftReg_ce,
      I5 => mOutPtr(0),
      O => \mOutPtr[2]_i_2__1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__17_n_5\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__17_n_5\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_2__1_n_5\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w32_d3_S_1 is
  port (
    lowthreshold_c_full_n : out STD_LOGIC;
    lowthreshold_c_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_lowthreshold_read : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    lowthreshold : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w32_d3_S_1 : entity is "edge_canny_detector_fifo_w32_d3_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w32_d3_S_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w32_d3_S_1 is
  signal \internal_empty_n_i_1__19_n_5\ : STD_LOGIC;
  signal \internal_empty_n_i_2__2_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__16_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_2__9_n_5\ : STD_LOGIC;
  signal \^lowthreshold_c_empty_n\ : STD_LOGIC;
  signal \^lowthreshold_c_full_n\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1__16_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__16_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2__0_n_5\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__2\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__16\ : label is "soft_lutpair96";
begin
  lowthreshold_c_empty_n <= \^lowthreshold_c_empty_n\;
  lowthreshold_c_full_n <= \^lowthreshold_c_full_n\;
U_edge_canny_detector_fifo_w32_d3_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w32_d3_S_shiftReg
     port map (
      Q(2 downto 0) => mOutPtr(2 downto 0),
      ap_clk => ap_clk,
      lowthreshold(7 downto 0) => lowthreshold(7 downto 0),
      \mOutPtr_reg[0]\(0) => shiftReg_addr(0),
      \out\(7 downto 0) => \out\(7 downto 0),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE00000"
    )
        port map (
      I0 => \internal_empty_n_i_2__2_n_5\,
      I1 => mOutPtr(2),
      I2 => shiftReg_ce,
      I3 => \^lowthreshold_c_empty_n\,
      I4 => ap_rst_n,
      O => \internal_empty_n_i_1__19_n_5\
    );
\internal_empty_n_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBF"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_lowthreshold_read,
      I2 => \^lowthreshold_c_empty_n\,
      I3 => shiftReg_ce,
      I4 => mOutPtr(1),
      O => \internal_empty_n_i_2__2_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__19_n_5\,
      Q => \^lowthreshold_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFD5DDDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^lowthreshold_c_full_n\,
      I2 => mOutPtr(1),
      I3 => shiftReg_addr(0),
      I4 => shiftReg_ce,
      I5 => \internal_full_n_i_2__9_n_5\,
      O => \internal_full_n_i_1__16_n_5\
    );
\internal_full_n_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^lowthreshold_c_empty_n\,
      I1 => xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_lowthreshold_read,
      O => \internal_full_n_i_2__9_n_5\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__16_n_5\,
      Q => \^lowthreshold_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__16_n_5\
    );
\mOutPtr[1]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5595AA6A"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_lowthreshold_read,
      I2 => \^lowthreshold_c_empty_n\,
      I3 => shiftReg_ce,
      I4 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__16_n_5\
    );
\mOutPtr[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666A666AAAA9AAA"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(1),
      I2 => xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_lowthreshold_read,
      I3 => \^lowthreshold_c_empty_n\,
      I4 => shiftReg_ce,
      I5 => mOutPtr(0),
      O => \mOutPtr[2]_i_2__0_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__16_n_5\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__16_n_5\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_2__0_n_5\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w8_d2_S is
  port (
    gaussian_mat_data_full_n : out STD_LOGIC;
    gaussian_mat_data_empty_n : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    DINADIN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_gaussian_mat_41_read : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    ram_reg_bram_0 : in STD_LOGIC;
    ram_reg_bram_0_0 : in STD_LOGIC;
    ram_reg_bram_0_1 : in STD_LOGIC;
    ram_reg_bram_0_2 : in STD_LOGIC;
    ram_reg_bram_0_3 : in STD_LOGIC;
    ram_reg_bram_0_4 : in STD_LOGIC;
    ram_reg_bram_0_5 : in STD_LOGIC;
    ram_reg_bram_0_6 : in STD_LOGIC;
    ram_reg_bram_0_7 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w8_d2_S;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w8_d2_S is
  signal \^gaussian_mat_data_empty_n\ : STD_LOGIC;
  signal \^gaussian_mat_data_full_n\ : STD_LOGIC;
  signal internal_empty_n_i_1_n_5 : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal internal_full_n_i_1_n_5 : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of internal_full_n_i_2 : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2\ : label is "soft_lutpair150";
begin
  gaussian_mat_data_empty_n <= \^gaussian_mat_data_empty_n\;
  gaussian_mat_data_full_n <= \^gaussian_mat_data_full_n\;
U_edge_canny_detector_fifo_w8_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w8_d2_S_shiftReg
     port map (
      D(7 downto 0) => D(7 downto 0),
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      Q(1) => \mOutPtr_reg_n_5_[1]\,
      Q(0) => \mOutPtr_reg_n_5_[0]\,
      \SRL_SIG_reg[1][0]_0\(0) => \SRL_SIG_reg[1][0]\(0),
      \SRL_SIG_reg[1][7]_0\(7 downto 0) => \SRL_SIG_reg[1][7]\(7 downto 0),
      ap_clk => ap_clk,
      ram_reg_bram_0 => ram_reg_bram_0,
      ram_reg_bram_0_0 => ram_reg_bram_0_0,
      ram_reg_bram_0_1 => ram_reg_bram_0_1,
      ram_reg_bram_0_2 => ram_reg_bram_0_2,
      ram_reg_bram_0_3 => ram_reg_bram_0_3,
      ram_reg_bram_0_4 => ram_reg_bram_0_4,
      ram_reg_bram_0_5 => ram_reg_bram_0_5,
      ram_reg_bram_0_6 => ram_reg_bram_0_6,
      ram_reg_bram_0_7 => ram_reg_bram_0_7
    );
\empty_100_reg_310[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gaussian_mat_data_full_n\,
      I1 => Q(0),
      O => E(0)
    );
internal_empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_full_n_reg_0,
      I2 => \^gaussian_mat_data_empty_n\,
      I3 => xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_gaussian_mat_41_read,
      I4 => \mOutPtr_reg_n_5_[1]\,
      I5 => \mOutPtr_reg_n_5_[0]\,
      O => internal_empty_n_i_1_n_5
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_empty_n_i_1_n_5,
      Q => \^gaussian_mat_data_empty_n\,
      R => '0'
    );
internal_full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFCFCFCF4F4F4F"
    )
        port map (
      I0 => internal_full_n,
      I1 => \^gaussian_mat_data_full_n\,
      I2 => ap_rst_n,
      I3 => xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_gaussian_mat_41_read,
      I4 => \^gaussian_mat_data_empty_n\,
      I5 => internal_full_n_reg_0,
      O => internal_full_n_i_1_n_5
    );
internal_full_n_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_full_n_i_1_n_5,
      Q => \^gaussian_mat_data_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1_n_5\
    );
\mOutPtr[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95556AAA"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_gaussian_mat_41_read,
      I2 => \^gaussian_mat_data_empty_n\,
      I3 => internal_full_n_reg_0,
      I4 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_2_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr_reg[1]_0\(0),
      D => \mOutPtr[0]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      S => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr_reg[1]_0\(0),
      D => \mOutPtr[1]_i_2_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w8_d5_S is
  port (
    p_c1_empty_n : out STD_LOGIC;
    p_c1_full_n : out STD_LOGIC;
    if_dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    internal_empty_n_reg_0 : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    \low_threshold_read_reg_826_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w8_d5_S;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w8_d5_S is
  signal internal_empty_n : STD_LOGIC;
  signal \internal_empty_n_i_1__1_n_5\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__1_n_5\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__18_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__0_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__0_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__0_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_3_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^p_c1_empty_n\ : STD_LOGIC;
  signal \^p_c1_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__0\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__18\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__0\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_2__0\ : label is "soft_lutpair180";
begin
  p_c1_empty_n <= \^p_c1_empty_n\;
  p_c1_full_n <= \^p_c1_full_n\;
U_edge_canny_detector_fifo_w8_d5_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w8_d5_S_shiftReg_27
     port map (
      Q(3 downto 0) => mOutPtr_reg(3 downto 0),
      ap_clk => ap_clk,
      if_dout(7 downto 0) => if_dout(7 downto 0),
      \low_threshold_read_reg_826_reg[0]\ => \^p_c1_full_n\,
      \low_threshold_read_reg_826_reg[0]_0\ => internal_empty_n_reg_0,
      \low_threshold_read_reg_826_reg[7]\(7 downto 0) => \low_threshold_read_reg_826_reg[7]\(7 downto 0)
    );
\internal_empty_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A888A000AAAAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^p_c1_full_n\,
      I3 => internal_empty_n_reg_0,
      I4 => \^p_c1_empty_n\,
      I5 => internal_empty_n,
      O => \internal_empty_n_i_1__1_n_5\
    );
\internal_empty_n_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(2),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(1),
      O => internal_empty_n
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__1_n_5\,
      Q => \^p_c1_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77FF3333F7FFF3F3"
    )
        port map (
      I0 => internal_full_n,
      I1 => ap_rst_n,
      I2 => \^p_c1_empty_n\,
      I3 => internal_empty_n_reg_0,
      I4 => \^p_c1_full_n\,
      I5 => \mOutPtr_reg[0]_0\,
      O => \internal_full_n_i_1__1_n_5\
    );
\internal_full_n_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(2),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(1),
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__1_n_5\,
      Q => \^p_c1_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__1_n_5\
    );
\mOutPtr[1]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => \mOutPtr[3]_i_3_n_5\,
      I2 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__18_n_5\
    );
\mOutPtr[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D2B4"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => \mOutPtr[3]_i_3_n_5\,
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__0_n_5\
    );
\mOutPtr[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8788"
    )
        port map (
      I0 => internal_empty_n_reg_0,
      I1 => \^p_c1_full_n\,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \^p_c1_empty_n\,
      O => \mOutPtr[3]_i_1__0_n_5\
    );
\mOutPtr[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40FD02"
    )
        port map (
      I0 => \mOutPtr[3]_i_3_n_5\,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_2__0_n_5\
    );
\mOutPtr[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^p_c1_empty_n\,
      I1 => internal_empty_n_reg_0,
      I2 => \^p_c1_full_n\,
      I3 => \mOutPtr_reg[0]_0\,
      O => \mOutPtr[3]_i_3_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__0_n_5\,
      D => \mOutPtr[0]_i_1__1_n_5\,
      Q => mOutPtr_reg(0),
      S => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__0_n_5\,
      D => \mOutPtr[1]_i_1__18_n_5\,
      Q => mOutPtr_reg(1),
      S => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__0_n_5\,
      D => \mOutPtr[2]_i_1__0_n_5\,
      Q => mOutPtr_reg(2),
      S => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__0_n_5\,
      D => \mOutPtr[3]_i_2__0_n_5\,
      Q => mOutPtr_reg(3),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w8_d5_S_8 is
  port (
    p_c_empty_n : out STD_LOGIC;
    p_c_full_n : out STD_LOGIC;
    if_dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    internal_empty_n_reg_0 : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w8_d5_S_8 : entity is "edge_canny_detector_fifo_w8_d5_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w8_d5_S_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w8_d5_S_8 is
  signal internal_empty_n : STD_LOGIC;
  signal \internal_empty_n_i_1__0_n_5\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__0_n_5\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__19_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_3__0_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^p_c_empty_n\ : STD_LOGIC;
  signal \^p_c_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of internal_empty_n_i_2 : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__0\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__0\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__19\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_2\ : label is "soft_lutpair184";
begin
  p_c_empty_n <= \^p_c_empty_n\;
  p_c_full_n <= \^p_c_full_n\;
U_edge_canny_detector_fifo_w8_d5_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w8_d5_S_shiftReg
     port map (
      Q(3 downto 0) => mOutPtr_reg(3 downto 0),
      ap_clk => ap_clk,
      \high_threshold_read_reg_831_reg[0]\ => \^p_c_full_n\,
      \high_threshold_read_reg_831_reg[0]_0\ => internal_empty_n_reg_0,
      if_dout(7 downto 0) => if_dout(7 downto 0),
      \in\(7 downto 0) => \in\(7 downto 0)
    );
\internal_empty_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A888A000AAAAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^p_c_full_n\,
      I3 => internal_empty_n_reg_0,
      I4 => \^p_c_empty_n\,
      I5 => internal_empty_n,
      O => \internal_empty_n_i_1__0_n_5\
    );
internal_empty_n_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(2),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(1),
      O => internal_empty_n
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__0_n_5\,
      Q => \^p_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77FF3333F7FFF3F3"
    )
        port map (
      I0 => internal_full_n,
      I1 => ap_rst_n,
      I2 => \^p_c_empty_n\,
      I3 => internal_empty_n_reg_0,
      I4 => \^p_c_full_n\,
      I5 => \mOutPtr_reg[0]_0\,
      O => \internal_full_n_i_1__0_n_5\
    );
\internal_full_n_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(2),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(1),
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__0_n_5\,
      Q => \^p_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__0_n_5\
    );
\mOutPtr[1]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => \mOutPtr[3]_i_3__0_n_5\,
      I2 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__19_n_5\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D2B4"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => \mOutPtr[3]_i_3__0_n_5\,
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1_n_5\
    );
\mOutPtr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8788"
    )
        port map (
      I0 => internal_empty_n_reg_0,
      I1 => \^p_c_full_n\,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \^p_c_empty_n\,
      O => \mOutPtr[3]_i_1_n_5\
    );
\mOutPtr[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40FD02"
    )
        port map (
      I0 => \mOutPtr[3]_i_3__0_n_5\,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_2_n_5\
    );
\mOutPtr[3]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^p_c_empty_n\,
      I1 => internal_empty_n_reg_0,
      I2 => \^p_c_full_n\,
      I3 => \mOutPtr_reg[0]_0\,
      O => \mOutPtr[3]_i_3__0_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1_n_5\,
      D => \mOutPtr[0]_i_1__0_n_5\,
      Q => mOutPtr_reg(0),
      S => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1_n_5\,
      D => \mOutPtr[1]_i_1__19_n_5\,
      Q => mOutPtr_reg(1),
      S => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1_n_5\,
      D => \mOutPtr[2]_i_1_n_5\,
      Q => mOutPtr_reg(2),
      S => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1_n_5\,
      D => \mOutPtr[3]_i_2_n_5\,
      Q => mOutPtr_reg(3),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mac_muladd_16s_16s_32s_32_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    p_3_in : out STD_LOGIC;
    \icmp_ln79_reg_1822_pp0_iter4_reg_reg[0]__0\ : out STD_LOGIC;
    ap_block_pp0_stage0_11001 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    xor_ln3471_fu_498_p2 : out STD_LOGIC;
    select_ln3450_2_fu_654_p3 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC;
    p_0_in0_out : in STD_LOGIC_VECTOR ( 10 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    icmp_ln79_reg_1822_pp0_iter4_reg : in STD_LOGIC;
    tmpQ_4_fu_784_p6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln3471_reg_1858_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    gradx1_mat_data_empty_n : in STD_LOGIC;
    grady1_mat_data_empty_n : in STD_LOGIC;
    \icmp_ln3471_reg_1858_reg[0]_0\ : in STD_LOGIC;
    magnitude_mat_data_full_n : in STD_LOGIC;
    \icmp_ln79_reg_1822[0]_i_3\ : in STD_LOGIC;
    icmp_ln79_reg_1822_pp0_iter8_reg : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mac_muladd_16s_16s_32s_32_4_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mac_muladd_16s_16s_32s_32_4_1 is
begin
edge_canny_detector_mac_muladd_16s_16s_32s_32_4_1_DSP48_4_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mac_muladd_16s_16s_32s_32_4_1_DSP48_4
     port map (
      CEP => p_3_in,
      DI(0) => DI(0),
      P(23 downto 0) => P(23 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(0) => Q(0),
      ap_block_pp0_stage0_11001 => ap_block_pp0_stage0_11001,
      ap_clk => ap_clk,
      gradx1_mat_data_empty_n => gradx1_mat_data_empty_n,
      grady1_mat_data_empty_n => grady1_mat_data_empty_n,
      \icmp_ln3471_reg_1858_reg[0]\ => \icmp_ln3471_reg_1858_reg[0]\,
      \icmp_ln3471_reg_1858_reg[0]_0\ => \icmp_ln3471_reg_1858_reg[0]_0\,
      \icmp_ln79_reg_1822[0]_i_3_0\ => \icmp_ln79_reg_1822[0]_i_3\,
      icmp_ln79_reg_1822_pp0_iter4_reg => icmp_ln79_reg_1822_pp0_iter4_reg,
      \icmp_ln79_reg_1822_pp0_iter4_reg_reg[0]__0\ => \icmp_ln79_reg_1822_pp0_iter4_reg_reg[0]__0\,
      icmp_ln79_reg_1822_pp0_iter8_reg => icmp_ln79_reg_1822_pp0_iter8_reg,
      magnitude_mat_data_full_n => magnitude_mat_data_full_n,
      p_0_in0_out(10 downto 0) => p_0_in0_out(10 downto 0),
      select_ln3450_2_fu_654_p3(11 downto 0) => select_ln3450_2_fu_654_p3(11 downto 0),
      tmpQ_4_fu_784_p6(0) => tmpQ_4_fu_784_p6(0),
      xor_ln3471_fu_498_p2 => xor_ln3471_fu_498_p2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mac_muladd_8ns_13ns_22ns_22_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 21 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0\ : out STD_LOGIC;
    CEA2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \rgb_V_1_reg_162_reg[0]\ : in STD_LOGIC;
    \rgb_V_1_reg_162_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln23_reg_153_pp0_iter5_reg : in STD_LOGIC;
    \rgb_V_1_reg_162_reg[0]_1\ : in STD_LOGIC;
    gray_img_src_data_full_n : in STD_LOGIC;
    rgb_img_src_data_empty_n : in STD_LOGIC;
    \rgb_V_1_reg_162_reg[0]_2\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mac_muladd_8ns_13ns_22ns_22_4_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mac_muladd_8ns_13ns_22ns_22_4_1 is
begin
edge_canny_detector_mac_muladd_8ns_13ns_22ns_22_4_1_DSP48_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mac_muladd_8ns_13ns_22ns_22_4_1_DSP48_1
     port map (
      CEA2 => CEA2,
      DSP_ALU_INST(21 downto 0) => DSP_ALU_INST(21 downto 0),
      E(0) => E(0),
      P(21 downto 0) => P(21 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      gray_img_src_data_full_n => gray_img_src_data_full_n,
      icmp_ln23_reg_153_pp0_iter5_reg => icmp_ln23_reg_153_pp0_iter5_reg,
      \icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0\ => \icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0\,
      \rgb_V_1_reg_162_reg[0]\ => \rgb_V_1_reg_162_reg[0]\,
      \rgb_V_1_reg_162_reg[0]_0\(0) => \rgb_V_1_reg_162_reg[0]_0\(0),
      \rgb_V_1_reg_162_reg[0]_1\ => \rgb_V_1_reg_162_reg[0]_1\,
      \rgb_V_1_reg_162_reg[0]_2\ => \rgb_V_1_reg_162_reg[0]_2\,
      rgb_img_src_data_empty_n => rgb_img_src_data_empty_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mac_muladd_8ns_16ns_22ns_23_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 7 downto 0 );
    CEA1 : out STD_LOGIC;
    CEA2 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q_tmp_reg[7]\ : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \icmp_ln23_reg_153_pp0_iter1_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln23_reg_153_pp0_iter1_reg_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0\ : in STD_LOGIC;
    \icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0_0\ : in STD_LOGIC;
    rgb_img_src_data_empty_n : in STD_LOGIC;
    gray_img_src_data_full_n : in STD_LOGIC;
    \icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0_1\ : in STD_LOGIC;
    icmp_ln23_reg_153_pp0_iter5_reg : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mac_muladd_8ns_16ns_22ns_23_4_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mac_muladd_8ns_16ns_22ns_23_4_1 is
begin
edge_canny_detector_mac_muladd_8ns_16ns_22ns_23_4_1_DSP48_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mac_muladd_8ns_16ns_22ns_23_4_1_DSP48_2
     port map (
      CEA1 => CEA1,
      CEP => CEA2,
      P(7 downto 0) => P(7 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      gray_img_src_data_full_n => gray_img_src_data_full_n,
      \icmp_ln23_reg_153_pp0_iter1_reg_reg[0]\(0) => \icmp_ln23_reg_153_pp0_iter1_reg_reg[0]\(0),
      \icmp_ln23_reg_153_pp0_iter1_reg_reg[0]_0\ => \icmp_ln23_reg_153_pp0_iter1_reg_reg[0]_0\,
      icmp_ln23_reg_153_pp0_iter5_reg => icmp_ln23_reg_153_pp0_iter5_reg,
      \icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0\ => \icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0\,
      \icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0_0\ => \icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0_0\,
      \icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0_1\ => \icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0_1\,
      \q_tmp_reg[7]\(21 downto 0) => \q_tmp_reg[7]\(21 downto 0),
      rgb_img_src_data_empty_n => rgb_img_src_data_empty_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mul_17s_15ns_32_2_1 is
  port (
    CEP : out STD_LOGIC;
    ap_block_pp0_stage0_11001 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_V_8_reg_324 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    tmp_V_reg_319 : in STD_LOGIC_VECTOR ( 0 to 0 );
    phase_mat_data_full_n : in STD_LOGIC;
    \icmp_ln457_reg_310_reg[0]\ : in STD_LOGIC;
    grady2_mat_data_empty_n : in STD_LOGIC;
    \icmp_ln457_reg_310_reg[0]_0\ : in STD_LOGIC;
    gradx2_mat_data_empty_n : in STD_LOGIC;
    \icmp_ln457_reg_310[0]_i_3\ : in STD_LOGIC;
    icmp_ln457_reg_310_pp0_iter1_reg : in STD_LOGIC;
    mem_reg_bram_0_i_30 : in STD_LOGIC;
    mem_reg_bram_0_i_30_0 : in STD_LOGIC;
    mem_reg_bram_0_i_30_1 : in STD_LOGIC;
    mem_reg_bram_0_i_30_2 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mul_17s_15ns_32_2_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mul_17s_15ns_32_2_1 is
begin
edge_canny_detector_mul_17s_15ns_32_2_1_MulnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mul_17s_15ns_32_2_1_MulnS_0
     port map (
      A(10 downto 0) => A(10 downto 0),
      CEP => CEP,
      CO(0) => CO(0),
      D(5 downto 0) => D(5 downto 0),
      Q(0) => Q(0),
      ap_block_pp0_stage0_11001 => ap_block_pp0_stage0_11001,
      ap_clk => ap_clk,
      gradx2_mat_data_empty_n => gradx2_mat_data_empty_n,
      grady2_mat_data_empty_n => grady2_mat_data_empty_n,
      \icmp_ln457_reg_310[0]_i_3_0\ => \icmp_ln457_reg_310[0]_i_3\,
      icmp_ln457_reg_310_pp0_iter1_reg => icmp_ln457_reg_310_pp0_iter1_reg,
      \icmp_ln457_reg_310_reg[0]\ => \icmp_ln457_reg_310_reg[0]\,
      \icmp_ln457_reg_310_reg[0]_0\ => \icmp_ln457_reg_310_reg[0]_0\,
      mem_reg_bram_0_i_30_0 => mem_reg_bram_0_i_30,
      mem_reg_bram_0_i_30_1 => mem_reg_bram_0_i_30_0,
      mem_reg_bram_0_i_30_2 => mem_reg_bram_0_i_30_1,
      mem_reg_bram_0_i_30_3 => mem_reg_bram_0_i_30_2,
      phase_mat_data_full_n => phase_mat_data_full_n,
      tmp_V_8_reg_324(10 downto 0) => tmp_V_8_reg_324(10 downto 0),
      tmp_V_reg_319(0) => tmp_V_reg_319(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mul_mul_16s_16s_32_4_1 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    p_3_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mul_mul_16s_16s_32_4_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mul_mul_16s_16s_32_4_1 is
begin
edge_canny_detector_mul_mul_16s_16s_32_4_1_DSP48_3_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mul_mul_16s_16s_32_4_1_DSP48_3
     port map (
      A(10 downto 0) => A(10 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      ap_clk => ap_clk,
      p_3_in => p_3_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mul_mul_8ns_15ns_22_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 21 downto 0 );
    CEA2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mul_mul_8ns_15ns_22_4_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mul_mul_8ns_15ns_22_4_1 is
begin
edge_canny_detector_mul_mul_8ns_15ns_22_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mul_mul_8ns_15ns_22_4_1_DSP48_0
     port map (
      CEA2 => CEA2,
      P(21 downto 0) => P(21 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \and_ln203_reg_1087_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : out STD_LOGIC;
    empty_50_reg_3430 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    buf_0_V_ce0 : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    icmp_ln882_4_reg_1017 : in STD_LOGIC;
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC;
    gaussian_mat_data_empty_n : in STD_LOGIC;
    \empty_50_reg_343_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_block_pp3_stage0_subdone : in STD_LOGIC;
    and_ln203_reg_1087 : in STD_LOGIC;
    \empty_50_reg_343_reg[0]_0\ : in STD_LOGIC;
    ap_enable_reg_pp3_iter1 : in STD_LOGIC;
    ram_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_3 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_enable_reg_pp2_iter1 : in STD_LOGIC;
    ram_reg_bram_0_4 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V is
begin
edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram_20
     port map (
      ADDRBWRADDR(10 downto 0) => ADDRBWRADDR(10 downto 0),
      DOUTBDOUT(7 downto 0) => DOUTBDOUT(7 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      and_ln203_reg_1087 => and_ln203_reg_1087,
      \and_ln203_reg_1087_reg[0]\ => \and_ln203_reg_1087_reg[0]\,
      \ap_CS_fsm_reg[6]\ => \ap_CS_fsm_reg[6]\,
      \ap_CS_fsm_reg[9]\ => \ap_CS_fsm_reg[9]\,
      ap_block_pp3_stage0_subdone => ap_block_pp3_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp2_iter1 => ap_enable_reg_pp2_iter1,
      ap_enable_reg_pp3_iter1 => ap_enable_reg_pp3_iter1,
      buf_0_V_ce0 => buf_0_V_ce0,
      empty_50_reg_3430 => empty_50_reg_3430,
      \empty_50_reg_343_reg[0]\(2 downto 0) => \empty_50_reg_343_reg[0]\(2 downto 0),
      \empty_50_reg_343_reg[0]_0\ => \empty_50_reg_343_reg[0]_0\,
      gaussian_mat_data_empty_n => gaussian_mat_data_empty_n,
      icmp_ln882_4_reg_1017 => icmp_ln882_4_reg_1017,
      ram_reg_bram_0_0(7 downto 0) => ram_reg_bram_0(7 downto 0),
      ram_reg_bram_0_1(1 downto 0) => ram_reg_bram_0_0(1 downto 0),
      ram_reg_bram_0_2 => ram_reg_bram_0_1,
      ram_reg_bram_0_3(10 downto 0) => ram_reg_bram_0_2(10 downto 0),
      ram_reg_bram_0_4(10 downto 0) => ram_reg_bram_0_3(10 downto 0),
      ram_reg_bram_0_5(10 downto 0) => ram_reg_bram_0_4(10 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_17 is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    buf_0_V_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_bram_0 : in STD_LOGIC;
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC;
    gaussian_mat_data_empty_n : in STD_LOGIC;
    ram_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_17 : entity is "edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_17 is
begin
edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram_19
     port map (
      ADDRARDADDR(10 downto 0) => ADDRARDADDR(10 downto 0),
      ADDRBWRADDR(10 downto 0) => ADDRBWRADDR(10 downto 0),
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DOUTBDOUT(7 downto 0) => DOUTBDOUT(7 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      buf_0_V_ce0 => buf_0_V_ce0,
      gaussian_mat_data_empty_n => gaussian_mat_data_empty_n,
      ram_reg_bram_0_0 => ram_reg_bram_0,
      ram_reg_bram_0_1(1 downto 0) => ram_reg_bram_0_0(1 downto 0),
      ram_reg_bram_0_2 => ram_reg_bram_0_1,
      ram_reg_bram_0_3(0) => ram_reg_bram_0_2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_18 is
  port (
    buf_0_V_ce0 : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 10 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_block_pp3_stage0_subdone : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln882_5_reg_1071_pp3_iter2_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_0_1_reg_1120_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0 : out STD_LOGIC;
    ram_reg_bram_0_0 : out STD_LOGIC;
    ram_reg_bram_0_1 : out STD_LOGIC;
    ram_reg_bram_0_2 : out STD_LOGIC;
    ram_reg_bram_0_3 : out STD_LOGIC;
    ram_reg_bram_0_4 : out STD_LOGIC;
    ram_reg_bram_0_5 : out STD_LOGIC;
    ram_reg_bram_0_6 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_7 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_bram_0_8 : in STD_LOGIC;
    gaussian_mat_data_empty_n : in STD_LOGIC;
    ram_reg_bram_0_9 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_bram_0_10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp3_iter1 : in STD_LOGIC;
    ap_enable_reg_pp2_iter0 : in STD_LOGIC;
    ap_enable_reg_pp3_iter2 : in STD_LOGIC;
    and_ln203_reg_1087 : in STD_LOGIC;
    \icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_2\ : in STD_LOGIC;
    \src_buf_V_1_1_reg_1113_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]\ : in STD_LOGIC;
    \src_buf_V_1_1_reg_1113_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_1\ : in STD_LOGIC;
    icmp_ln882_6_reg_1080_pp3_iter2_reg : in STD_LOGIC;
    \src_buf_V_0_1_reg_1120_reg[7]_0\ : in STD_LOGIC;
    \src_buf_V_0_1_reg_1120_reg[7]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[0]\ : in STD_LOGIC;
    \src_buf_V_2_0_2_reg_1127_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_2_0_2_reg_1127_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[1]\ : in STD_LOGIC;
    \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[2]\ : in STD_LOGIC;
    \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[3]\ : in STD_LOGIC;
    \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[4]\ : in STD_LOGIC;
    \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[5]\ : in STD_LOGIC;
    \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[6]\ : in STD_LOGIC;
    \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[7]\ : in STD_LOGIC;
    \src_buf_V_0_1_reg_1120_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_0_1_reg_1120_reg[7]_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gradx_mat_data_full_n : in STD_LOGIC;
    grady_mat_data_full_n : in STD_LOGIC;
    icmp_ln886_reg_1109_pp3_iter3_reg : in STD_LOGIC;
    ram_reg_bram_0_11 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_12 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \src_buf_V_0_1_reg_1120_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOUTBDOUT : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_13 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    spec_select971_reg_1056 : in STD_LOGIC;
    \src_buf_V_2_0_2_reg_1127_reg[0]_i_2\ : in STD_LOGIC;
    \src_buf_V_2_0_2_reg_1127_reg[0]_i_2_0\ : in STD_LOGIC;
    \src_buf_V_1_1_reg_1113_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_bram_0_14 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_15 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_16 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_18 : entity is "edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_18 is
begin
edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram
     port map (
      ADDRARDADDR(10 downto 0) => ADDRARDADDR(10 downto 0),
      ADDRBWRADDR(10 downto 0) => ADDRBWRADDR(10 downto 0),
      D(7 downto 0) => D(7 downto 0),
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DOUTBDOUT(7 downto 0) => DOUTBDOUT(7 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      WEA(0) => WEA(0),
      and_ln203_reg_1087 => and_ln203_reg_1087,
      ap_block_pp3_stage0_subdone => ap_block_pp3_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp2_iter0 => ap_enable_reg_pp2_iter0,
      ap_enable_reg_pp3_iter1 => ap_enable_reg_pp3_iter1,
      ap_enable_reg_pp3_iter2 => ap_enable_reg_pp3_iter2,
      \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]\ => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]\,
      \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_0\ => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_0\,
      \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_1\ => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_1\,
      \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[0]\ => \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[0]\,
      \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[1]\ => \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[1]\,
      \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[2]\ => \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[2]\,
      \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[3]\ => \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[3]\,
      \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[4]\ => \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[4]\,
      \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[5]\ => \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[5]\,
      \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[6]\ => \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[6]\,
      \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[7]\ => \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[7]\,
      buf_0_V_ce0 => buf_0_V_ce0,
      gaussian_mat_data_empty_n => gaussian_mat_data_empty_n,
      gradx_mat_data_full_n => gradx_mat_data_full_n,
      grady_mat_data_full_n => grady_mat_data_full_n,
      \icmp_ln882_5_reg_1071_pp3_iter2_reg_reg[0]\(7 downto 0) => \icmp_ln882_5_reg_1071_pp3_iter2_reg_reg[0]\(7 downto 0),
      icmp_ln882_6_reg_1080_pp3_iter2_reg => icmp_ln882_6_reg_1080_pp3_iter2_reg,
      \icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]\(7 downto 0) => \icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]\(7 downto 0),
      \icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_0\(7 downto 0) => \icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_0\(7 downto 0),
      \icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_1\(7 downto 0) => \icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_1\(7 downto 0),
      \icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_2\ => \icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_2\,
      icmp_ln886_reg_1109_pp3_iter3_reg => icmp_ln886_reg_1109_pp3_iter3_reg,
      ram_reg_bram_0_0 => ram_reg_bram_0,
      ram_reg_bram_0_1 => ram_reg_bram_0_0,
      ram_reg_bram_0_10(2 downto 0) => ram_reg_bram_0_9(2 downto 0),
      ram_reg_bram_0_11(0) => ram_reg_bram_0_10(0),
      ram_reg_bram_0_12(10 downto 0) => ram_reg_bram_0_11(10 downto 0),
      ram_reg_bram_0_13(10 downto 0) => ram_reg_bram_0_12(10 downto 0),
      ram_reg_bram_0_14(7 downto 0) => ram_reg_bram_0_13(7 downto 0),
      ram_reg_bram_0_15(10 downto 0) => ram_reg_bram_0_14(10 downto 0),
      ram_reg_bram_0_16(10 downto 0) => ram_reg_bram_0_15(10 downto 0),
      ram_reg_bram_0_17(1 downto 0) => ram_reg_bram_0_16(1 downto 0),
      ram_reg_bram_0_2 => ram_reg_bram_0_1,
      ram_reg_bram_0_3 => ram_reg_bram_0_2,
      ram_reg_bram_0_4 => ram_reg_bram_0_3,
      ram_reg_bram_0_5 => ram_reg_bram_0_4,
      ram_reg_bram_0_6 => ram_reg_bram_0_5,
      ram_reg_bram_0_7 => ram_reg_bram_0_6,
      ram_reg_bram_0_8 => ram_reg_bram_0_7,
      ram_reg_bram_0_9 => ram_reg_bram_0_8,
      spec_select971_reg_1056 => spec_select971_reg_1056,
      \src_buf_V_0_1_reg_1120_reg[0]\(1 downto 0) => \src_buf_V_0_1_reg_1120_reg[0]\(1 downto 0),
      \src_buf_V_0_1_reg_1120_reg[7]\(7 downto 0) => \src_buf_V_0_1_reg_1120_reg[7]\(7 downto 0),
      \src_buf_V_0_1_reg_1120_reg[7]_0\ => \src_buf_V_0_1_reg_1120_reg[7]_0\,
      \src_buf_V_0_1_reg_1120_reg[7]_1\ => \src_buf_V_0_1_reg_1120_reg[7]_1\,
      \src_buf_V_0_1_reg_1120_reg[7]_2\(7 downto 0) => \src_buf_V_0_1_reg_1120_reg[7]_2\(7 downto 0),
      \src_buf_V_0_1_reg_1120_reg[7]_3\(7 downto 0) => \src_buf_V_0_1_reg_1120_reg[7]_3\(7 downto 0),
      \src_buf_V_1_1_reg_1113_reg[0]\(1 downto 0) => \src_buf_V_1_1_reg_1113_reg[0]\(1 downto 0),
      \src_buf_V_1_1_reg_1113_reg[7]\(7 downto 0) => \src_buf_V_1_1_reg_1113_reg[7]\(7 downto 0),
      \src_buf_V_1_1_reg_1113_reg[7]_0\(7 downto 0) => \src_buf_V_1_1_reg_1113_reg[7]_0\(7 downto 0),
      \src_buf_V_2_0_2_reg_1127_reg[0]_i_2_0\ => \src_buf_V_2_0_2_reg_1127_reg[0]_i_2\,
      \src_buf_V_2_0_2_reg_1127_reg[0]_i_2_1\ => \src_buf_V_2_0_2_reg_1127_reg[0]_i_2_0\,
      \src_buf_V_2_0_2_reg_1127_reg[7]\(7 downto 0) => \src_buf_V_2_0_2_reg_1127_reg[7]\(7 downto 0),
      \src_buf_V_2_0_2_reg_1127_reg[7]_0\(7 downto 0) => \src_buf_V_2_0_2_reg_1127_reg[7]_0\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_21 is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln882_fu_467_p2 : out STD_LOGIC;
    \p_load8_reg_952_reg[1]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    buf_0_V_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_block_pp1_stage0_subdone : in STD_LOGIC;
    ram_reg_bram_0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    p_46_in : in STD_LOGIC;
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_bram_0_3 : in STD_LOGIC;
    ap_enable_reg_pp1_iter1 : in STD_LOGIC;
    ram_reg_bram_0_4 : in STD_LOGIC;
    gray_img_src_data_empty_n : in STD_LOGIC;
    \empty_reg_287_reg[0]\ : in STD_LOGIC;
    \empty_reg_287_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_21 : entity is "edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_21 is
begin
edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram_26
     port map (
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DOUTBDOUT(7 downto 0) => DOUTBDOUT(7 downto 0),
      E(0) => E(0),
      Q(10 downto 0) => Q(10 downto 0),
      ap_block_pp1_stage0_subdone => ap_block_pp1_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp1_iter1 => ap_enable_reg_pp1_iter1,
      buf_0_V_ce0 => buf_0_V_ce0,
      \empty_reg_287_reg[0]\ => \empty_reg_287_reg[0]\,
      \empty_reg_287_reg[0]_0\ => \empty_reg_287_reg[0]_0\,
      gray_img_src_data_empty_n => gray_img_src_data_empty_n,
      icmp_ln882_fu_467_p2 => icmp_ln882_fu_467_p2,
      p_46_in => p_46_in,
      \p_load8_reg_952_reg[1]\ => \p_load8_reg_952_reg[1]\,
      ram_reg_bram_0_0(10 downto 0) => ram_reg_bram_0(10 downto 0),
      ram_reg_bram_0_1(10 downto 0) => ram_reg_bram_0_0(10 downto 0),
      ram_reg_bram_0_2(1 downto 0) => ram_reg_bram_0_1(1 downto 0),
      ram_reg_bram_0_3(1 downto 0) => ram_reg_bram_0_2(1 downto 0),
      ram_reg_bram_0_4 => ram_reg_bram_0_3,
      ram_reg_bram_0_5 => ram_reg_bram_0_4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_22 is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \arrayidx10_i_i539_load_01399_i_i_i_reg_371_reg[7]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_reg_bram_0 : out STD_LOGIC;
    ram_reg_bram_0_0 : out STD_LOGIC;
    ram_reg_bram_0_1 : out STD_LOGIC;
    ram_reg_bram_0_2 : out STD_LOGIC;
    ram_reg_bram_0_3 : out STD_LOGIC;
    \i_op_assign_i_reg_384_reg[2]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    buf_0_V_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_4 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_bram_0_5 : in STD_LOGIC;
    ram_reg_bram_0_6 : in STD_LOGIC;
    gray_img_src_data_empty_n : in STD_LOGIC;
    ap_block_pp1_stage0_subdone : in STD_LOGIC;
    ram_reg_bram_0_7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_8 : in STD_LOGIC;
    ram_reg_bram_0_9 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_10 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_11 : in STD_LOGIC;
    ap_enable_reg_pp1_iter1 : in STD_LOGIC;
    ram_reg_bram_0_12 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \trunc_ln304_1_i_reg_995[7]_i_5\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \trunc_ln304_1_i_reg_995_reg[7]_i_3\ : in STD_LOGIC;
    \trunc_ln304_1_i_reg_995_reg[7]_i_3_0\ : in STD_LOGIC;
    \trunc_ln304_1_i_reg_995[7]_i_5_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    zext_ln46_fu_640_p1 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \trunc_ln304_1_i_reg_995_reg[7]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \trunc_ln304_1_i_reg_995_reg[7]_0\ : in STD_LOGIC;
    \trunc_ln304_1_i_reg_995_reg[3]\ : in STD_LOGIC;
    zext_ln52_2_fu_840_p1 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    src_buf2_V_2_reg_985 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \trunc_ln304_1_i_reg_995_reg[7]_i_3_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \trunc_ln304_1_i_reg_995_reg[7]_i_23\ : in STD_LOGIC;
    \trunc_ln304_1_i_reg_995_reg[7]_i_3_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \trunc_ln304_1_i_reg_995_reg[7]_i_23_0\ : in STD_LOGIC;
    \trunc_ln304_1_i_reg_995_reg[7]_i_23_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \trunc_ln304_1_i_reg_995[7]_i_42\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \trunc_ln304_1_i_reg_995[7]_i_42_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    empty_97_fu_130 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \src_buf2_V_2_reg_985_reg[6]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \src_buf2_V_2_reg_985_reg[6]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \trunc_ln304_1_i_reg_995[3]_i_16\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln304_1_i_reg_995[3]_i_16_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln304_1_i_reg_995_reg[7]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln304_1_i_reg_995_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln304_1_i_reg_995_reg[3]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \trunc_ln304_1_i_reg_995_reg[7]_i_23_2\ : in STD_LOGIC;
    zext_ln47_fu_682_p1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln304_1_i_reg_995_reg[7]_i_23_3\ : in STD_LOGIC;
    \trunc_ln304_1_i_reg_995_reg[7]_i_23_4\ : in STD_LOGIC;
    \trunc_ln304_1_i_reg_995_reg[7]_i_23_5\ : in STD_LOGIC;
    \trunc_ln304_1_i_reg_995_reg[7]_i_8\ : in STD_LOGIC;
    \trunc_ln304_1_i_reg_995_reg[7]_i_8_0\ : in STD_LOGIC;
    \trunc_ln304_1_i_reg_995_reg[7]_i_8_1\ : in STD_LOGIC;
    \trunc_ln304_1_i_reg_995_reg[7]_i_8_2\ : in STD_LOGIC;
    \trunc_ln304_1_i_reg_995_reg[7]_i_7\ : in STD_LOGIC;
    \trunc_ln304_1_i_reg_995_reg[7]_i_7_0\ : in STD_LOGIC;
    \trunc_ln304_1_i_reg_995_reg[7]_i_7_1\ : in STD_LOGIC;
    \trunc_ln304_1_i_reg_995_reg[7]_i_7_2\ : in STD_LOGIC;
    \trunc_ln304_1_i_reg_995_reg[7]_2\ : in STD_LOGIC;
    \trunc_ln304_1_i_reg_995_reg[3]_2\ : in STD_LOGIC;
    \trunc_ln304_1_i_reg_995_reg[3]_3\ : in STD_LOGIC;
    \trunc_ln304_1_i_reg_995_reg[3]_4\ : in STD_LOGIC;
    \trunc_ln304_1_i_reg_995_reg[3]_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_22 : entity is "edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_22 is
begin
edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram_25
     port map (
      D(7 downto 0) => D(7 downto 0),
      DI(3 downto 0) => DI(3 downto 0),
      DOUTBDOUT(7 downto 0) => DOUTBDOUT(7 downto 0),
      O(7 downto 0) => O(7 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      S(1 downto 0) => S(1 downto 0),
      ap_block_pp1_stage0_subdone => ap_block_pp1_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter1 => ap_enable_reg_pp1_iter1,
      \arrayidx10_i_i539_load_01399_i_i_i_reg_371_reg[7]\(4 downto 0) => \arrayidx10_i_i539_load_01399_i_i_i_reg_371_reg[7]\(4 downto 0),
      buf_0_V_ce0 => buf_0_V_ce0,
      empty_97_fu_130(1 downto 0) => empty_97_fu_130(1 downto 0),
      gray_img_src_data_empty_n => gray_img_src_data_empty_n,
      \i_op_assign_i_reg_384_reg[2]\ => \i_op_assign_i_reg_384_reg[2]\,
      ram_reg_bram_0_0 => ram_reg_bram_0,
      ram_reg_bram_0_1 => ram_reg_bram_0_0,
      ram_reg_bram_0_10(10 downto 0) => ram_reg_bram_0_9(10 downto 0),
      ram_reg_bram_0_11(10 downto 0) => ram_reg_bram_0_10(10 downto 0),
      ram_reg_bram_0_12 => ram_reg_bram_0_11,
      ram_reg_bram_0_13(1 downto 0) => ram_reg_bram_0_12(1 downto 0),
      ram_reg_bram_0_2 => ram_reg_bram_0_1,
      ram_reg_bram_0_3 => ram_reg_bram_0_2,
      ram_reg_bram_0_4 => ram_reg_bram_0_3,
      ram_reg_bram_0_5(1 downto 0) => ram_reg_bram_0_4(1 downto 0),
      ram_reg_bram_0_6 => ram_reg_bram_0_5,
      ram_reg_bram_0_7 => ram_reg_bram_0_6,
      ram_reg_bram_0_8(7 downto 0) => ram_reg_bram_0_7(7 downto 0),
      ram_reg_bram_0_9 => ram_reg_bram_0_8,
      src_buf2_V_2_reg_985(6 downto 0) => src_buf2_V_2_reg_985(6 downto 0),
      \src_buf2_V_2_reg_985_reg[6]\(4 downto 0) => \src_buf2_V_2_reg_985_reg[6]\(4 downto 0),
      \src_buf2_V_2_reg_985_reg[6]_0\(4 downto 0) => \src_buf2_V_2_reg_985_reg[6]_0\(4 downto 0),
      \trunc_ln304_1_i_reg_995[3]_i_16\(0) => \trunc_ln304_1_i_reg_995[3]_i_16\(0),
      \trunc_ln304_1_i_reg_995[3]_i_16_0\(3 downto 0) => \trunc_ln304_1_i_reg_995[3]_i_16_0\(3 downto 0),
      \trunc_ln304_1_i_reg_995[7]_i_42_0\(4 downto 0) => \trunc_ln304_1_i_reg_995[7]_i_42\(4 downto 0),
      \trunc_ln304_1_i_reg_995[7]_i_42_1\(4 downto 0) => \trunc_ln304_1_i_reg_995[7]_i_42_0\(4 downto 0),
      \trunc_ln304_1_i_reg_995[7]_i_5_0\(6 downto 0) => \trunc_ln304_1_i_reg_995[7]_i_5\(6 downto 0),
      \trunc_ln304_1_i_reg_995[7]_i_5_1\(6 downto 0) => \trunc_ln304_1_i_reg_995[7]_i_5_0\(6 downto 0),
      \trunc_ln304_1_i_reg_995_reg[3]\ => \trunc_ln304_1_i_reg_995_reg[3]\,
      \trunc_ln304_1_i_reg_995_reg[3]_0\(0) => \trunc_ln304_1_i_reg_995_reg[3]_0\(0),
      \trunc_ln304_1_i_reg_995_reg[3]_1\(2 downto 0) => \trunc_ln304_1_i_reg_995_reg[3]_1\(2 downto 0),
      \trunc_ln304_1_i_reg_995_reg[3]_2\ => \trunc_ln304_1_i_reg_995_reg[3]_2\,
      \trunc_ln304_1_i_reg_995_reg[3]_3\ => \trunc_ln304_1_i_reg_995_reg[3]_3\,
      \trunc_ln304_1_i_reg_995_reg[3]_4\ => \trunc_ln304_1_i_reg_995_reg[3]_4\,
      \trunc_ln304_1_i_reg_995_reg[3]_5\ => \trunc_ln304_1_i_reg_995_reg[3]_5\,
      \trunc_ln304_1_i_reg_995_reg[7]\(6 downto 0) => \trunc_ln304_1_i_reg_995_reg[7]\(6 downto 0),
      \trunc_ln304_1_i_reg_995_reg[7]_0\ => \trunc_ln304_1_i_reg_995_reg[7]_0\,
      \trunc_ln304_1_i_reg_995_reg[7]_1\(0) => \trunc_ln304_1_i_reg_995_reg[7]_1\(0),
      \trunc_ln304_1_i_reg_995_reg[7]_2\ => \trunc_ln304_1_i_reg_995_reg[7]_2\,
      \trunc_ln304_1_i_reg_995_reg[7]_i_23_0\ => \trunc_ln304_1_i_reg_995_reg[7]_i_23\,
      \trunc_ln304_1_i_reg_995_reg[7]_i_23_1\ => \trunc_ln304_1_i_reg_995_reg[7]_i_23_0\,
      \trunc_ln304_1_i_reg_995_reg[7]_i_23_2\(4 downto 0) => \trunc_ln304_1_i_reg_995_reg[7]_i_23_1\(4 downto 0),
      \trunc_ln304_1_i_reg_995_reg[7]_i_23_3\ => \trunc_ln304_1_i_reg_995_reg[7]_i_23_2\,
      \trunc_ln304_1_i_reg_995_reg[7]_i_23_4\ => \trunc_ln304_1_i_reg_995_reg[7]_i_23_3\,
      \trunc_ln304_1_i_reg_995_reg[7]_i_23_5\ => \trunc_ln304_1_i_reg_995_reg[7]_i_23_4\,
      \trunc_ln304_1_i_reg_995_reg[7]_i_23_6\ => \trunc_ln304_1_i_reg_995_reg[7]_i_23_5\,
      \trunc_ln304_1_i_reg_995_reg[7]_i_3_0\ => \trunc_ln304_1_i_reg_995_reg[7]_i_3\,
      \trunc_ln304_1_i_reg_995_reg[7]_i_3_1\ => \trunc_ln304_1_i_reg_995_reg[7]_i_3_0\,
      \trunc_ln304_1_i_reg_995_reg[7]_i_3_2\(4 downto 0) => \trunc_ln304_1_i_reg_995_reg[7]_i_3_1\(4 downto 0),
      \trunc_ln304_1_i_reg_995_reg[7]_i_3_3\(5 downto 0) => \trunc_ln304_1_i_reg_995_reg[7]_i_3_2\(5 downto 0),
      \trunc_ln304_1_i_reg_995_reg[7]_i_7_0\ => \trunc_ln304_1_i_reg_995_reg[7]_i_7\,
      \trunc_ln304_1_i_reg_995_reg[7]_i_7_1\ => \trunc_ln304_1_i_reg_995_reg[7]_i_7_0\,
      \trunc_ln304_1_i_reg_995_reg[7]_i_7_2\ => \trunc_ln304_1_i_reg_995_reg[7]_i_7_1\,
      \trunc_ln304_1_i_reg_995_reg[7]_i_7_3\ => \trunc_ln304_1_i_reg_995_reg[7]_i_7_2\,
      \trunc_ln304_1_i_reg_995_reg[7]_i_8_0\ => \trunc_ln304_1_i_reg_995_reg[7]_i_8\,
      \trunc_ln304_1_i_reg_995_reg[7]_i_8_1\ => \trunc_ln304_1_i_reg_995_reg[7]_i_8_0\,
      \trunc_ln304_1_i_reg_995_reg[7]_i_8_2\ => \trunc_ln304_1_i_reg_995_reg[7]_i_8_1\,
      \trunc_ln304_1_i_reg_995_reg[7]_i_8_3\ => \trunc_ln304_1_i_reg_995_reg[7]_i_8_2\,
      zext_ln46_fu_640_p1(6 downto 0) => zext_ln46_fu_640_p1(6 downto 0),
      zext_ln47_fu_682_p1(0) => zext_ln47_fu_682_p1(0),
      zext_ln52_2_fu_840_p1(6 downto 0) => zext_ln52_2_fu_840_p1(6 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_23 is
  port (
    ram_reg_bram_0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    buf_0_V_ce0 : out STD_LOGIC;
    ap_block_pp1_stage0_subdone : out STD_LOGIC;
    \A00_reg_396_reg[7]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \A00_reg_396_reg[6]\ : out STD_LOGIC;
    \A00_reg_396_reg[5]\ : out STD_LOGIC;
    \A00_reg_396_reg[4]\ : out STD_LOGIC;
    \A00_reg_396_reg[3]\ : out STD_LOGIC;
    \A00_reg_396_reg[2]\ : out STD_LOGIC;
    \src_buf1_V_2_reg_980_reg[7]\ : out STD_LOGIC;
    ram_reg_bram_0_0 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_bram_0_1 : out STD_LOGIC;
    ram_reg_bram_0_2 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_phi_reg_pp1_iter3_buf2_V_reg_421_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \i_op_assign_i_reg_384_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_3 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_0_5 : in STD_LOGIC;
    ap_enable_reg_pp1_iter1 : in STD_LOGIC;
    ram_reg_bram_0_6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp1_iter2 : in STD_LOGIC;
    gray_img_src_data_empty_n : in STD_LOGIC;
    ram_reg_bram_0_7 : in STD_LOGIC;
    gaussian_mat_data_full_n : in STD_LOGIC;
    \icmp_ln882_7_reg_943_pp1_iter3_reg_reg[0]\ : in STD_LOGIC;
    \icmp_ln882_7_reg_943_pp1_iter3_reg_reg[0]_0\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln304_1_i_reg_995[3]_i_9\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln304_1_i_reg_995_reg[7]_i_23\ : in STD_LOGIC;
    \trunc_ln304_1_i_reg_995[3]_i_9_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln304_1_i_reg_995[7]_i_42\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \trunc_ln304_1_i_reg_995_reg[3]\ : in STD_LOGIC;
    \trunc_ln304_1_i_reg_995[7]_i_42_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \trunc_ln304_1_i_reg_995[7]_i_42_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \trunc_ln304_1_i_reg_995_reg[7]_i_23_0\ : in STD_LOGIC;
    \trunc_ln304_1_i_reg_995_reg[7]_i_23_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    zext_ln52_2_fu_840_p1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    empty_97_fu_130 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOUTBDOUT : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf1_V_2_reg_980_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf1_V_2_reg_980_reg[7]_1\ : in STD_LOGIC;
    \src_buf1_V_2_reg_980_reg[7]_2\ : in STD_LOGIC;
    ram_reg_bram_0_8 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln304_1_i_reg_995_reg[3]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \trunc_ln304_1_i_reg_995_reg[3]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_23 : entity is "edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_23 is
begin
edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram_24
     port map (
      \A00_reg_396_reg[2]\ => \A00_reg_396_reg[2]\,
      \A00_reg_396_reg[3]\ => \A00_reg_396_reg[3]\,
      \A00_reg_396_reg[4]\ => \A00_reg_396_reg[4]\,
      \A00_reg_396_reg[5]\ => \A00_reg_396_reg[5]\,
      \A00_reg_396_reg[6]\ => \A00_reg_396_reg[6]\,
      \A00_reg_396_reg[7]\ => \A00_reg_396_reg[7]\,
      D(7 downto 0) => D(7 downto 0),
      DI(3 downto 0) => DI(3 downto 0),
      DOUTBDOUT(7 downto 0) => DOUTBDOUT(7 downto 0),
      O(7 downto 0) => O(7 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      S(1 downto 0) => S(1 downto 0),
      ap_block_pp1_stage0_subdone => ap_block_pp1_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter1 => ap_enable_reg_pp1_iter1,
      ap_enable_reg_pp1_iter2 => ap_enable_reg_pp1_iter2,
      \ap_phi_reg_pp1_iter3_buf2_V_reg_421_reg[2]\(2 downto 0) => \ap_phi_reg_pp1_iter3_buf2_V_reg_421_reg[2]\(2 downto 0),
      buf_0_V_ce0 => buf_0_V_ce0,
      empty_97_fu_130(1 downto 0) => empty_97_fu_130(1 downto 0),
      gaussian_mat_data_full_n => gaussian_mat_data_full_n,
      gray_img_src_data_empty_n => gray_img_src_data_empty_n,
      \i_op_assign_i_reg_384_reg[1]\(0) => \i_op_assign_i_reg_384_reg[1]\(0),
      \icmp_ln882_7_reg_943_pp1_iter3_reg_reg[0]\ => \icmp_ln882_7_reg_943_pp1_iter3_reg_reg[0]\,
      \icmp_ln882_7_reg_943_pp1_iter3_reg_reg[0]_0\ => \icmp_ln882_7_reg_943_pp1_iter3_reg_reg[0]_0\,
      ram_reg_bram_0_0(4 downto 0) => ram_reg_bram_0(4 downto 0),
      ram_reg_bram_0_1 => ram_reg_bram_0_0,
      ram_reg_bram_0_2 => ram_reg_bram_0_1,
      ram_reg_bram_0_3 => ram_reg_bram_0_2,
      ram_reg_bram_0_4(10 downto 0) => ram_reg_bram_0_3(10 downto 0),
      ram_reg_bram_0_5(0) => ram_reg_bram_0_4(0),
      ram_reg_bram_0_6 => ram_reg_bram_0_5,
      ram_reg_bram_0_7(0) => ram_reg_bram_0_6(0),
      ram_reg_bram_0_8 => ram_reg_bram_0_7,
      ram_reg_bram_0_9(7 downto 0) => ram_reg_bram_0_8(7 downto 0),
      \src_buf1_V_2_reg_980_reg[7]\ => \src_buf1_V_2_reg_980_reg[7]\,
      \src_buf1_V_2_reg_980_reg[7]_0\(7 downto 0) => \src_buf1_V_2_reg_980_reg[7]_0\(7 downto 0),
      \src_buf1_V_2_reg_980_reg[7]_1\ => \src_buf1_V_2_reg_980_reg[7]_1\,
      \src_buf1_V_2_reg_980_reg[7]_2\ => \src_buf1_V_2_reg_980_reg[7]_2\,
      \trunc_ln304_1_i_reg_995[3]_i_9\(7 downto 0) => \trunc_ln304_1_i_reg_995[3]_i_9\(7 downto 0),
      \trunc_ln304_1_i_reg_995[3]_i_9_0\(7 downto 0) => \trunc_ln304_1_i_reg_995[3]_i_9_0\(7 downto 0),
      \trunc_ln304_1_i_reg_995[7]_i_42\(2 downto 0) => \trunc_ln304_1_i_reg_995[7]_i_42\(2 downto 0),
      \trunc_ln304_1_i_reg_995[7]_i_42_0\(2 downto 0) => \trunc_ln304_1_i_reg_995[7]_i_42_0\(2 downto 0),
      \trunc_ln304_1_i_reg_995[7]_i_42_1\(2 downto 0) => \trunc_ln304_1_i_reg_995[7]_i_42_1\(2 downto 0),
      \trunc_ln304_1_i_reg_995_reg[3]\ => \trunc_ln304_1_i_reg_995_reg[3]\,
      \trunc_ln304_1_i_reg_995_reg[3]_0\(2 downto 0) => \trunc_ln304_1_i_reg_995_reg[3]_0\(2 downto 0),
      \trunc_ln304_1_i_reg_995_reg[3]_1\ => \trunc_ln304_1_i_reg_995_reg[3]_1\,
      \trunc_ln304_1_i_reg_995_reg[7]_i_23\ => \trunc_ln304_1_i_reg_995_reg[7]_i_23\,
      \trunc_ln304_1_i_reg_995_reg[7]_i_23_0\ => \trunc_ln304_1_i_reg_995_reg[7]_i_23_0\,
      \trunc_ln304_1_i_reg_995_reg[7]_i_23_1\(2 downto 0) => \trunc_ln304_1_i_reg_995_reg[7]_i_23_1\(2 downto 0),
      zext_ln52_2_fu_840_p1(2 downto 0) => zext_ln52_2_fu_840_p1(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_angle_V_0 is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp1_iter4_reg : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    angle_V_0_ce1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0 : in STD_LOGIC;
    ram_reg_bram_0_0 : in STD_LOGIC;
    ram_reg_bram_0_1 : in STD_LOGIC;
    ram_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_bram_0_3 : in STD_LOGIC;
    ram_reg_bram_0_4 : in STD_LOGIC;
    ap_enable_reg_pp1_iter1 : in STD_LOGIC;
    ram_reg_bram_0_5 : in STD_LOGIC;
    ram_reg_bram_0_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_7 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_8 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_9 : in STD_LOGIC;
    icmp_ln874_4_reg_926_pp1_iter3_reg : in STD_LOGIC;
    nms_mat_data_full_n : in STD_LOGIC;
    magnitude_mat_data_empty_n : in STD_LOGIC;
    phase_mat_data_empty_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_angle_V_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_angle_V_0 is
begin
edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_angle_V_0_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_angle_V_0_ram_16
     port map (
      DOUTBDOUT(7 downto 0) => DOUTBDOUT(7 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      angle_V_0_ce1 => angle_V_0_ce1,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter1 => ap_enable_reg_pp1_iter1,
      ap_enable_reg_pp1_iter4_reg => ap_enable_reg_pp1_iter4_reg,
      icmp_ln874_4_reg_926_pp1_iter3_reg => icmp_ln874_4_reg_926_pp1_iter3_reg,
      magnitude_mat_data_empty_n => magnitude_mat_data_empty_n,
      nms_mat_data_full_n => nms_mat_data_full_n,
      phase_mat_data_empty_n => phase_mat_data_empty_n,
      ram_reg_bram_0_0 => ram_reg_bram_0,
      ram_reg_bram_0_1 => ram_reg_bram_0_0,
      ram_reg_bram_0_10 => ram_reg_bram_0_9,
      ram_reg_bram_0_2 => ram_reg_bram_0_1,
      ram_reg_bram_0_3(1 downto 0) => ram_reg_bram_0_2(1 downto 0),
      ram_reg_bram_0_4 => ram_reg_bram_0_3,
      ram_reg_bram_0_5 => ram_reg_bram_0_4,
      ram_reg_bram_0_6 => ram_reg_bram_0_5,
      ram_reg_bram_0_7(7 downto 0) => ram_reg_bram_0_6(7 downto 0),
      ram_reg_bram_0_8(10 downto 0) => ram_reg_bram_0_7(10 downto 0),
      ram_reg_bram_0_9(10 downto 0) => ram_reg_bram_0_8(10 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_angle_V_0_9 is
  port (
    angle_V_0_ce1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmp_i_i161_i_i_reg_879_reg[0]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC;
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_2 : in STD_LOGIC;
    phase_mat_data_empty_n : in STD_LOGIC;
    magnitude_mat_data_empty_n : in STD_LOGIC;
    ram_reg_bram_0_3 : in STD_LOGIC;
    ram_reg_bram_0_4 : in STD_LOGIC;
    DOUTBDOUT : in STD_LOGIC_VECTOR ( 7 downto 0 );
    agg_tmp12_i_i_0_i_reg_4480 : in STD_LOGIC;
    trunc_ln230_reg_891 : in STD_LOGIC;
    ram_reg_bram_0_5 : in STD_LOGIC;
    ram_reg_bram_0_6 : in STD_LOGIC;
    icmp_ln874_4_reg_926_pp1_iter3_reg : in STD_LOGIC;
    nms_mat_data_full_n : in STD_LOGIC;
    ap_enable_reg_pp1_iter1 : in STD_LOGIC;
    ram_reg_bram_0_7 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_angle_V_0_9 : entity is "edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_angle_V_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_angle_V_0_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_angle_V_0_9 is
begin
edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_angle_V_0_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_angle_V_0_ram
     port map (
      D(7 downto 0) => D(7 downto 0),
      DOUTBDOUT(7 downto 0) => DOUTBDOUT(7 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      agg_tmp12_i_i_0_i_reg_4480 => agg_tmp12_i_i_0_i_reg_4480,
      angle_V_0_ce1 => angle_V_0_ce1,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter1 => ap_enable_reg_pp1_iter1,
      \cmp_i_i161_i_i_reg_879_reg[0]\ => \cmp_i_i161_i_i_reg_879_reg[0]\,
      icmp_ln874_4_reg_926_pp1_iter3_reg => icmp_ln874_4_reg_926_pp1_iter3_reg,
      magnitude_mat_data_empty_n => magnitude_mat_data_empty_n,
      nms_mat_data_full_n => nms_mat_data_full_n,
      phase_mat_data_empty_n => phase_mat_data_empty_n,
      ram_reg_bram_0_0(10 downto 0) => ram_reg_bram_0(10 downto 0),
      ram_reg_bram_0_1 => ram_reg_bram_0_0,
      ram_reg_bram_0_2(7 downto 0) => ram_reg_bram_0_1(7 downto 0),
      ram_reg_bram_0_3 => ram_reg_bram_0_2,
      ram_reg_bram_0_4 => ram_reg_bram_0_3,
      ram_reg_bram_0_5 => ram_reg_bram_0_4,
      ram_reg_bram_0_6 => ram_reg_bram_0_5,
      ram_reg_bram_0_7 => ram_reg_bram_0_6,
      ram_reg_bram_0_8 => ram_reg_bram_0_7,
      trunc_ln230_reg_891 => trunc_ln230_reg_891
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_buf_V_0 is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    internal_full_n_reg : out STD_LOGIC;
    \empty_reg_340_reg[5]\ : out STD_LOGIC;
    ap_enable_reg_pp1_iter1_reg : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    buf_V_0_ce1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0 : in STD_LOGIC;
    magnitude_mat_data_empty_n : in STD_LOGIC;
    phase_mat_data_empty_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    \empty_reg_340_reg[10]\ : in STD_LOGIC;
    \empty_reg_340_reg[10]_0\ : in STD_LOGIC;
    \empty_reg_340_reg[10]_1\ : in STD_LOGIC;
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_bram_0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_4 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_enable_reg_pp1_iter1 : in STD_LOGIC;
    ram_reg_bram_0_5 : in STD_LOGIC;
    nms_mat_data_full_n : in STD_LOGIC;
    icmp_ln874_4_reg_926_pp1_iter3_reg : in STD_LOGIC;
    ram_reg_bram_0_6 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_buf_V_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_buf_V_0 is
begin
edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_buf_V_0_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_buf_V_0_ram_15
     port map (
      DOUTBDOUT(15 downto 0) => DOUTBDOUT(15 downto 0),
      E(0) => E(0),
      Q(10 downto 0) => Q(10 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp1_iter1 => ap_enable_reg_pp1_iter1,
      ap_enable_reg_pp1_iter1_reg => ap_enable_reg_pp1_iter1_reg,
      buf_V_0_ce1 => buf_V_0_ce1,
      \empty_reg_340_reg[10]\ => \empty_reg_340_reg[10]\,
      \empty_reg_340_reg[10]_0\ => \empty_reg_340_reg[10]_0\,
      \empty_reg_340_reg[10]_1\ => \empty_reg_340_reg[10]_1\,
      \empty_reg_340_reg[5]\ => \empty_reg_340_reg[5]\,
      icmp_ln874_4_reg_926_pp1_iter3_reg => icmp_ln874_4_reg_926_pp1_iter3_reg,
      internal_full_n_reg => internal_full_n_reg,
      magnitude_mat_data_empty_n => magnitude_mat_data_empty_n,
      nms_mat_data_full_n => nms_mat_data_full_n,
      phase_mat_data_empty_n => phase_mat_data_empty_n,
      ram_reg_bram_0_0 => ram_reg_bram_0,
      ram_reg_bram_0_1(1 downto 0) => ram_reg_bram_0_0(1 downto 0),
      ram_reg_bram_0_2(10 downto 0) => ram_reg_bram_0_1(10 downto 0),
      ram_reg_bram_0_3(1 downto 0) => ram_reg_bram_0_2(1 downto 0),
      ram_reg_bram_0_4(15 downto 0) => ram_reg_bram_0_3(15 downto 0),
      ram_reg_bram_0_5(10 downto 0) => ram_reg_bram_0_4(10 downto 0),
      ram_reg_bram_0_6 => ram_reg_bram_0_5,
      ram_reg_bram_0_7 => ram_reg_bram_0_6
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_buf_V_0_10 is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    buf_V_0_ce1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0 : in STD_LOGIC;
    ram_reg_bram_0_0 : in STD_LOGIC;
    ram_reg_bram_0_1 : in STD_LOGIC;
    ram_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_bram_0_3 : in STD_LOGIC;
    ram_reg_bram_0_4 : in STD_LOGIC;
    ram_reg_bram_0_5 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_bram_0_6 : in STD_LOGIC;
    ram_reg_bram_0_7 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_8 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_9 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_enable_reg_pp1_iter1 : in STD_LOGIC;
    ram_reg_bram_0_10 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_buf_V_0_10 : entity is "edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_buf_V_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_buf_V_0_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_buf_V_0_10 is
begin
edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_buf_V_0_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_buf_V_0_ram_14
     port map (
      DOUTBDOUT(15 downto 0) => DOUTBDOUT(15 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter1 => ap_enable_reg_pp1_iter1,
      buf_V_0_ce1 => buf_V_0_ce1,
      ram_reg_bram_0_0 => ram_reg_bram_0,
      ram_reg_bram_0_1 => ram_reg_bram_0_0,
      ram_reg_bram_0_10(10 downto 0) => ram_reg_bram_0_9(10 downto 0),
      ram_reg_bram_0_11 => ram_reg_bram_0_10,
      ram_reg_bram_0_2 => ram_reg_bram_0_1,
      ram_reg_bram_0_3(1 downto 0) => ram_reg_bram_0_2(1 downto 0),
      ram_reg_bram_0_4 => ram_reg_bram_0_3,
      ram_reg_bram_0_5 => ram_reg_bram_0_4,
      ram_reg_bram_0_6(1 downto 0) => ram_reg_bram_0_5(1 downto 0),
      ram_reg_bram_0_7 => ram_reg_bram_0_6,
      ram_reg_bram_0_8(15 downto 0) => ram_reg_bram_0_7(15 downto 0),
      ram_reg_bram_0_9(10 downto 0) => ram_reg_bram_0_8(10 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_buf_V_0_11 is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    buf_V_0_ce1 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC;
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    phase_mat_data_empty_n : in STD_LOGIC;
    magnitude_mat_data_empty_n : in STD_LOGIC;
    ram_reg_bram_0_3 : in STD_LOGIC;
    ram_reg_bram_0_4 : in STD_LOGIC;
    ap_enable_reg_pp1_iter2 : in STD_LOGIC;
    ram_reg_bram_0_5 : in STD_LOGIC;
    ram_reg_bram_0_6 : in STD_LOGIC;
    icmp_ln874_4_reg_926_pp1_iter3_reg : in STD_LOGIC;
    nms_mat_data_full_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_buf_V_0_11 : entity is "edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_buf_V_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_buf_V_0_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_buf_V_0_11 is
begin
edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_buf_V_0_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_buf_V_0_ram
     port map (
      DOUTBDOUT(15 downto 0) => DOUTBDOUT(15 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter2 => ap_enable_reg_pp1_iter2,
      buf_V_0_ce1 => buf_V_0_ce1,
      icmp_ln874_4_reg_926_pp1_iter3_reg => icmp_ln874_4_reg_926_pp1_iter3_reg,
      magnitude_mat_data_empty_n => magnitude_mat_data_empty_n,
      nms_mat_data_full_n => nms_mat_data_full_n,
      phase_mat_data_empty_n => phase_mat_data_empty_n,
      ram_reg_bram_0_0(10 downto 0) => ram_reg_bram_0(10 downto 0),
      ram_reg_bram_0_1 => ram_reg_bram_0_0,
      ram_reg_bram_0_2(15 downto 0) => ram_reg_bram_0_1(15 downto 0),
      ram_reg_bram_0_3(0) => ram_reg_bram_0_2(0),
      ram_reg_bram_0_4 => ram_reg_bram_0_3,
      ram_reg_bram_0_5 => ram_reg_bram_0_4,
      ram_reg_bram_0_6 => ram_reg_bram_0_5,
      ram_reg_bram_0_7 => ram_reg_bram_0_6
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_s is
  port (
    tmp_21_reg_3350 : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_enable_reg_pp0_iter2_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : out STD_LOGIC;
    xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_ap_ready : out STD_LOGIC;
    xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_gradx2_mat_44_read : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \tmp_V_reg_319_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grady2_mat_data_dout : in STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    phase_mat_data_full_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    grady2_mat_data_empty_n : in STD_LOGIC;
    gradx2_mat_data_empty_n : in STD_LOGIC;
    xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_ap_start : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_s;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_s is
  signal add_ln494_fu_234_p2_n_100 : STD_LOGIC;
  signal add_ln494_fu_234_p2_n_101 : STD_LOGIC;
  signal add_ln494_fu_234_p2_n_102 : STD_LOGIC;
  signal add_ln494_fu_234_p2_n_103 : STD_LOGIC;
  signal add_ln494_fu_234_p2_n_104 : STD_LOGIC;
  signal add_ln494_fu_234_p2_n_105 : STD_LOGIC;
  signal add_ln494_fu_234_p2_n_106 : STD_LOGIC;
  signal add_ln494_fu_234_p2_n_107 : STD_LOGIC;
  signal add_ln494_fu_234_p2_n_108 : STD_LOGIC;
  signal add_ln494_fu_234_p2_n_109 : STD_LOGIC;
  signal add_ln494_fu_234_p2_n_110 : STD_LOGIC;
  signal add_ln494_fu_234_p2_n_79 : STD_LOGIC;
  signal add_ln494_fu_234_p2_n_80 : STD_LOGIC;
  signal add_ln494_fu_234_p2_n_81 : STD_LOGIC;
  signal add_ln494_fu_234_p2_n_82 : STD_LOGIC;
  signal add_ln494_fu_234_p2_n_83 : STD_LOGIC;
  signal add_ln494_fu_234_p2_n_84 : STD_LOGIC;
  signal add_ln494_fu_234_p2_n_85 : STD_LOGIC;
  signal add_ln494_fu_234_p2_n_86 : STD_LOGIC;
  signal add_ln494_fu_234_p2_n_87 : STD_LOGIC;
  signal add_ln494_fu_234_p2_n_88 : STD_LOGIC;
  signal add_ln494_fu_234_p2_n_89 : STD_LOGIC;
  signal add_ln494_fu_234_p2_n_90 : STD_LOGIC;
  signal add_ln494_fu_234_p2_n_91 : STD_LOGIC;
  signal add_ln494_fu_234_p2_n_92 : STD_LOGIC;
  signal add_ln494_fu_234_p2_n_93 : STD_LOGIC;
  signal add_ln494_fu_234_p2_n_94 : STD_LOGIC;
  signal add_ln494_fu_234_p2_n_95 : STD_LOGIC;
  signal add_ln494_fu_234_p2_n_96 : STD_LOGIC;
  signal add_ln494_fu_234_p2_n_97 : STD_LOGIC;
  signal add_ln494_fu_234_p2_n_98 : STD_LOGIC;
  signal add_ln494_fu_234_p2_n_99 : STD_LOGIC;
  signal add_ln695_12_fu_143_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln695_fu_131_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln695_reg_305 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \add_ln695_reg_305[10]_i_2_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_3__1_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_5__1_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_1__6_n_5\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ap_block_pp0_stage0_11001 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter00 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__0_n_5\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__2_n_5\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1_reg_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_i_1_n_5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_reg_n_5 : STD_LOGIC;
  signal empty_102_reg_114 : STD_LOGIC;
  signal empty_102_reg_1140 : STD_LOGIC;
  signal \empty_102_reg_114[10]_i_5_n_5\ : STD_LOGIC;
  signal empty_102_reg_114_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal empty_reg_103 : STD_LOGIC;
  signal \empty_reg_103_reg_n_5_[0]\ : STD_LOGIC;
  signal \empty_reg_103_reg_n_5_[10]\ : STD_LOGIC;
  signal \empty_reg_103_reg_n_5_[1]\ : STD_LOGIC;
  signal \empty_reg_103_reg_n_5_[2]\ : STD_LOGIC;
  signal \empty_reg_103_reg_n_5_[3]\ : STD_LOGIC;
  signal \empty_reg_103_reg_n_5_[4]\ : STD_LOGIC;
  signal \empty_reg_103_reg_n_5_[5]\ : STD_LOGIC;
  signal \empty_reg_103_reg_n_5_[6]\ : STD_LOGIC;
  signal \empty_reg_103_reg_n_5_[7]\ : STD_LOGIC;
  signal \empty_reg_103_reg_n_5_[8]\ : STD_LOGIC;
  signal \empty_reg_103_reg_n_5_[9]\ : STD_LOGIC;
  signal icmp_ln450_fu_125_p2 : STD_LOGIC;
  signal icmp_ln457_fu_137_p2 : STD_LOGIC;
  signal \icmp_ln457_reg_310[0]_i_4_n_5\ : STD_LOGIC;
  signal icmp_ln457_reg_310_pp0_iter1_reg : STD_LOGIC;
  signal \icmp_ln457_reg_310_reg_n_5_[0]\ : STD_LOGIC;
  signal icmp_ln495_fu_240_p2 : STD_LOGIC;
  signal mem_reg_bram_0_i_33_n_10 : STD_LOGIC;
  signal mem_reg_bram_0_i_33_n_11 : STD_LOGIC;
  signal mem_reg_bram_0_i_33_n_12 : STD_LOGIC;
  signal mem_reg_bram_0_i_33_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_33_n_6 : STD_LOGIC;
  signal mem_reg_bram_0_i_33_n_7 : STD_LOGIC;
  signal mem_reg_bram_0_i_33_n_8 : STD_LOGIC;
  signal mem_reg_bram_0_i_33_n_9 : STD_LOGIC;
  signal mem_reg_bram_0_i_34_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_52_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_53_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_54_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_55_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_56_n_5 : STD_LOGIC;
  signal \mem_reg_bram_0_i_57__0_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_58__0_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_59__0_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_60__0_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_61__0_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_62__0_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_63__0_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_64__0_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_65__0_n_5\ : STD_LOGIC;
  signal mem_reg_bram_0_i_82_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_83_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_84_n_5 : STD_LOGIC;
  signal \mem_reg_bram_0_i_85__0_n_5\ : STD_LOGIC;
  signal mul_17s_15ns_32_2_1_U60_n_5 : STD_LOGIC;
  signal \^tmp_21_reg_3350\ : STD_LOGIC;
  signal tmp_V_8_reg_324 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_reg_319 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \^xfanglekernel_2_0_1080_1920_3_0_1_5_1_1920_2_u0_ap_ready\ : STD_LOGIC;
  signal NLW_add_ln494_fu_234_p2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln494_fu_234_p2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln494_fu_234_p2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln494_fu_234_p2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln494_fu_234_p2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln494_fu_234_p2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln494_fu_234_p2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_add_ln494_fu_234_p2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_add_ln494_fu_234_p2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_ln494_fu_234_p2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_add_ln494_fu_234_p2_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_add_ln494_fu_234_p2_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_bram_0_i_29_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_mem_reg_bram_0_i_29_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_bram_0_i_33_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of add_ln494_fu_234_p2 : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln695_reg_305[1]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \add_ln695_reg_305[2]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \add_ln695_reg_305[3]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \add_ln695_reg_305[4]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \add_ln695_reg_305[6]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \add_ln695_reg_305[7]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \add_ln695_reg_305[8]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \add_ln695_reg_305[9]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__3\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__2\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2__1\ : label is "soft_lutpair224";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of \empty_102_reg_114[10]_i_4\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \empty_102_reg_114[1]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \empty_102_reg_114[2]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \empty_102_reg_114[3]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \empty_102_reg_114[4]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \empty_102_reg_114[6]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \empty_102_reg_114[7]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \empty_102_reg_114[8]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \empty_102_reg_114[9]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_21__1\ : label is "soft_lutpair223";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of mem_reg_bram_0_i_29 : label is 11;
  attribute COMPARATOR_THRESHOLD of mem_reg_bram_0_i_33 : label is 11;
  attribute SOFT_HLUTNM of mem_reg_bram_0_i_82 : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of mem_reg_bram_0_i_83 : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of mem_reg_bram_0_i_84 : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_85__0\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of mem_reg_bram_1_i_3 : label is "soft_lutpair223";
begin
  ap_enable_reg_pp0_iter1_reg_0 <= \^ap_enable_reg_pp0_iter1_reg_0\;
  tmp_21_reg_3350 <= \^tmp_21_reg_3350\;
  xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_ap_ready <= \^xfanglekernel_2_0_1080_1920_3_0_1_5_1_1920_2_u0_ap_ready\;
add_ln494_fu_234_p2: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 11) => B"0000000000000000000",
      A(10 downto 0) => A(10 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_add_ln494_fu_234_p2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000011010100000101",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_add_ln494_fu_234_p2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 27) => B"000000000000000000000",
      C(26 downto 16) => A(10 downto 0),
      C(15 downto 0) => B"0000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_add_ln494_fu_234_p2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_add_ln494_fu_234_p2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => \^tmp_21_reg_3350\,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => mul_17s_15ns_32_2_1_U60_n_5,
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_add_ln494_fu_234_p2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_add_ln494_fu_234_p2_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_add_ln494_fu_234_p2_P_UNCONNECTED(47 downto 32),
      P(31) => add_ln494_fu_234_p2_n_79,
      P(30) => add_ln494_fu_234_p2_n_80,
      P(29) => add_ln494_fu_234_p2_n_81,
      P(28) => add_ln494_fu_234_p2_n_82,
      P(27) => add_ln494_fu_234_p2_n_83,
      P(26) => add_ln494_fu_234_p2_n_84,
      P(25) => add_ln494_fu_234_p2_n_85,
      P(24) => add_ln494_fu_234_p2_n_86,
      P(23) => add_ln494_fu_234_p2_n_87,
      P(22) => add_ln494_fu_234_p2_n_88,
      P(21) => add_ln494_fu_234_p2_n_89,
      P(20) => add_ln494_fu_234_p2_n_90,
      P(19) => add_ln494_fu_234_p2_n_91,
      P(18) => add_ln494_fu_234_p2_n_92,
      P(17) => add_ln494_fu_234_p2_n_93,
      P(16) => add_ln494_fu_234_p2_n_94,
      P(15) => add_ln494_fu_234_p2_n_95,
      P(14) => add_ln494_fu_234_p2_n_96,
      P(13) => add_ln494_fu_234_p2_n_97,
      P(12) => add_ln494_fu_234_p2_n_98,
      P(11) => add_ln494_fu_234_p2_n_99,
      P(10) => add_ln494_fu_234_p2_n_100,
      P(9) => add_ln494_fu_234_p2_n_101,
      P(8) => add_ln494_fu_234_p2_n_102,
      P(7) => add_ln494_fu_234_p2_n_103,
      P(6) => add_ln494_fu_234_p2_n_104,
      P(5) => add_ln494_fu_234_p2_n_105,
      P(4) => add_ln494_fu_234_p2_n_106,
      P(3) => add_ln494_fu_234_p2_n_107,
      P(2) => add_ln494_fu_234_p2_n_108,
      P(1) => add_ln494_fu_234_p2_n_109,
      P(0) => add_ln494_fu_234_p2_n_110,
      PATTERNBDETECT => NLW_add_ln494_fu_234_p2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_add_ln494_fu_234_p2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_add_ln494_fu_234_p2_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_add_ln494_fu_234_p2_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_add_ln494_fu_234_p2_XOROUT_UNCONNECTED(7 downto 0)
    );
\add_ln695_reg_305[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \empty_reg_103_reg_n_5_[0]\,
      O => add_ln695_fu_131_p2(0)
    );
\add_ln695_reg_305[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \empty_reg_103_reg_n_5_[8]\,
      I1 => \empty_reg_103_reg_n_5_[6]\,
      I2 => \add_ln695_reg_305[10]_i_2_n_5\,
      I3 => \empty_reg_103_reg_n_5_[7]\,
      I4 => \empty_reg_103_reg_n_5_[9]\,
      I5 => \empty_reg_103_reg_n_5_[10]\,
      O => add_ln695_fu_131_p2(10)
    );
\add_ln695_reg_305[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \empty_reg_103_reg_n_5_[5]\,
      I1 => \empty_reg_103_reg_n_5_[3]\,
      I2 => \empty_reg_103_reg_n_5_[1]\,
      I3 => \empty_reg_103_reg_n_5_[0]\,
      I4 => \empty_reg_103_reg_n_5_[2]\,
      I5 => \empty_reg_103_reg_n_5_[4]\,
      O => \add_ln695_reg_305[10]_i_2_n_5\
    );
\add_ln695_reg_305[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \empty_reg_103_reg_n_5_[0]\,
      I1 => \empty_reg_103_reg_n_5_[1]\,
      O => add_ln695_fu_131_p2(1)
    );
\add_ln695_reg_305[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \empty_reg_103_reg_n_5_[0]\,
      I1 => \empty_reg_103_reg_n_5_[1]\,
      I2 => \empty_reg_103_reg_n_5_[2]\,
      O => add_ln695_fu_131_p2(2)
    );
\add_ln695_reg_305[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \empty_reg_103_reg_n_5_[1]\,
      I1 => \empty_reg_103_reg_n_5_[0]\,
      I2 => \empty_reg_103_reg_n_5_[2]\,
      I3 => \empty_reg_103_reg_n_5_[3]\,
      O => add_ln695_fu_131_p2(3)
    );
\add_ln695_reg_305[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \empty_reg_103_reg_n_5_[2]\,
      I1 => \empty_reg_103_reg_n_5_[0]\,
      I2 => \empty_reg_103_reg_n_5_[1]\,
      I3 => \empty_reg_103_reg_n_5_[3]\,
      I4 => \empty_reg_103_reg_n_5_[4]\,
      O => add_ln695_fu_131_p2(4)
    );
\add_ln695_reg_305[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \empty_reg_103_reg_n_5_[3]\,
      I1 => \empty_reg_103_reg_n_5_[1]\,
      I2 => \empty_reg_103_reg_n_5_[0]\,
      I3 => \empty_reg_103_reg_n_5_[2]\,
      I4 => \empty_reg_103_reg_n_5_[4]\,
      I5 => \empty_reg_103_reg_n_5_[5]\,
      O => add_ln695_fu_131_p2(5)
    );
\add_ln695_reg_305[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln695_reg_305[10]_i_2_n_5\,
      I1 => \empty_reg_103_reg_n_5_[6]\,
      O => add_ln695_fu_131_p2(6)
    );
\add_ln695_reg_305[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \add_ln695_reg_305[10]_i_2_n_5\,
      I1 => \empty_reg_103_reg_n_5_[6]\,
      I2 => \empty_reg_103_reg_n_5_[7]\,
      O => add_ln695_fu_131_p2(7)
    );
\add_ln695_reg_305[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \empty_reg_103_reg_n_5_[6]\,
      I1 => \add_ln695_reg_305[10]_i_2_n_5\,
      I2 => \empty_reg_103_reg_n_5_[7]\,
      I3 => \empty_reg_103_reg_n_5_[8]\,
      O => add_ln695_fu_131_p2(8)
    );
\add_ln695_reg_305[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \empty_reg_103_reg_n_5_[7]\,
      I1 => \add_ln695_reg_305[10]_i_2_n_5\,
      I2 => \empty_reg_103_reg_n_5_[6]\,
      I3 => \empty_reg_103_reg_n_5_[8]\,
      I4 => \empty_reg_103_reg_n_5_[9]\,
      O => add_ln695_fu_131_p2(9)
    );
\add_ln695_reg_305_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln695_fu_131_p2(0),
      Q => add_ln695_reg_305(0),
      R => '0'
    );
\add_ln695_reg_305_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln695_fu_131_p2(10),
      Q => add_ln695_reg_305(10),
      R => '0'
    );
\add_ln695_reg_305_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln695_fu_131_p2(1),
      Q => add_ln695_reg_305(1),
      R => '0'
    );
\add_ln695_reg_305_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln695_fu_131_p2(2),
      Q => add_ln695_reg_305(2),
      R => '0'
    );
\add_ln695_reg_305_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln695_fu_131_p2(3),
      Q => add_ln695_reg_305(3),
      R => '0'
    );
\add_ln695_reg_305_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln695_fu_131_p2(4),
      Q => add_ln695_reg_305(4),
      R => '0'
    );
\add_ln695_reg_305_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln695_fu_131_p2(5),
      Q => add_ln695_reg_305(5),
      R => '0'
    );
\add_ln695_reg_305_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln695_fu_131_p2(6),
      Q => add_ln695_reg_305(6),
      R => '0'
    );
\add_ln695_reg_305_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln695_fu_131_p2(7),
      Q => add_ln695_reg_305(7),
      R => '0'
    );
\add_ln695_reg_305_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln695_fu_131_p2(8),
      Q => add_ln695_reg_305(8),
      R => '0'
    );
\add_ln695_reg_305_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln695_fu_131_p2(9),
      Q => add_ln695_reg_305(9),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_ap_start,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => \^xfanglekernel_2_0_1080_1920_3_0_1_5_1_1920_2_u0_ap_ready\,
      I3 => ap_CS_fsm_state2,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_ap_start,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => ap_CS_fsm_state6,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^xfanglekernel_2_0_1080_1920_3_0_1_5_1_1920_2_u0_ap_ready\,
      I1 => ap_CS_fsm_state2,
      I2 => \ap_CS_fsm[2]_i_3__1_n_5\,
      I3 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => icmp_ln450_fu_125_p2,
      O => \^xfanglekernel_2_0_1080_1920_3_0_1_5_1_1920_2_u0_ap_ready\
    );
\ap_CS_fsm[2]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF07"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => icmp_ln457_fu_137_p2,
      I2 => ap_enable_reg_pp0_iter2_reg_n_5,
      I3 => ap_block_pp0_stage0_11001,
      I4 => \^ap_enable_reg_pp0_iter1_reg_0\,
      O => \ap_CS_fsm[2]_i_3__1_n_5\
    );
\ap_CS_fsm[2]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \empty_reg_103_reg_n_5_[10]\,
      I1 => \empty_reg_103_reg_n_5_[9]\,
      I2 => \empty_reg_103_reg_n_5_[6]\,
      I3 => \ap_CS_fsm[2]_i_5__1_n_5\,
      I4 => \empty_reg_103_reg_n_5_[8]\,
      I5 => \empty_reg_103_reg_n_5_[7]\,
      O => icmp_ln450_fu_125_p2
    );
\ap_CS_fsm[2]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \empty_reg_103_reg_n_5_[0]\,
      I1 => \empty_reg_103_reg_n_5_[1]\,
      I2 => \empty_reg_103_reg_n_5_[2]\,
      I3 => \empty_reg_103_reg_n_5_[3]\,
      I4 => \empty_reg_103_reg_n_5_[5]\,
      I5 => \empty_reg_103_reg_n_5_[4]\,
      O => \ap_CS_fsm[2]_i_5__1_n_5\
    );
\ap_CS_fsm[3]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020002000200"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => ap_block_pp0_stage0_11001,
      I3 => ap_enable_reg_pp0_iter2_reg_n_5,
      I4 => icmp_ln457_fu_137_p2,
      I5 => ap_enable_reg_pp0_iter0,
      O => \ap_CS_fsm[3]_i_1__6_n_5\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_5_[0]\,
      S => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => SR(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[3]_i_1__6_n_5\,
      Q => ap_CS_fsm_state6,
      R => SR(0)
    );
\ap_enable_reg_pp0_iter0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000E0E0E0E0E0E0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_enable_reg_pp0_iter00,
      I2 => ap_rst_n,
      I3 => ap_block_pp0_stage0_11001,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => icmp_ln457_fu_137_p2,
      O => \ap_enable_reg_pp0_iter0_i_1__0_n_5\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__0_n_5\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C000A0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => ap_rst_n,
      I3 => icmp_ln457_fu_137_p2,
      I4 => ap_block_pp0_stage0_11001,
      O => \ap_enable_reg_pp0_iter1_i_1__2_n_5\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__2_n_5\,
      Q => \^ap_enable_reg_pp0_iter1_reg_0\,
      R => '0'
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I1 => ap_enable_reg_pp0_iter2_reg_n_5,
      I2 => ap_rst_n,
      I3 => ap_block_pp0_stage0_11001,
      I4 => ap_enable_reg_pp0_iter00,
      O => ap_enable_reg_pp0_iter2_i_1_n_5
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2_i_1_n_5,
      Q => ap_enable_reg_pp0_iter2_reg_n_5,
      R => '0'
    );
\empty_102_reg_114[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_102_reg_114_reg(0),
      O => add_ln695_12_fu_143_p2(0)
    );
\empty_102_reg_114[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0000"
    )
        port map (
      I0 => ap_block_pp0_stage0_11001,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => icmp_ln457_fu_137_p2,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_enable_reg_pp0_iter00,
      O => empty_102_reg_114
    );
\empty_102_reg_114[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => ap_block_pp0_stage0_11001,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => icmp_ln457_fu_137_p2,
      I3 => ap_enable_reg_pp0_iter0,
      O => empty_102_reg_1140
    );
\empty_102_reg_114[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => empty_102_reg_114_reg(8),
      I1 => empty_102_reg_114_reg(6),
      I2 => \empty_102_reg_114[10]_i_5_n_5\,
      I3 => empty_102_reg_114_reg(7),
      I4 => empty_102_reg_114_reg(9),
      I5 => empty_102_reg_114_reg(10),
      O => add_ln695_12_fu_143_p2(10)
    );
\empty_102_reg_114[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => icmp_ln450_fu_125_p2,
      O => ap_enable_reg_pp0_iter00
    );
\empty_102_reg_114[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => empty_102_reg_114_reg(5),
      I1 => empty_102_reg_114_reg(3),
      I2 => empty_102_reg_114_reg(1),
      I3 => empty_102_reg_114_reg(0),
      I4 => empty_102_reg_114_reg(2),
      I5 => empty_102_reg_114_reg(4),
      O => \empty_102_reg_114[10]_i_5_n_5\
    );
\empty_102_reg_114[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => empty_102_reg_114_reg(0),
      I1 => empty_102_reg_114_reg(1),
      O => add_ln695_12_fu_143_p2(1)
    );
\empty_102_reg_114[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => empty_102_reg_114_reg(0),
      I1 => empty_102_reg_114_reg(1),
      I2 => empty_102_reg_114_reg(2),
      O => add_ln695_12_fu_143_p2(2)
    );
\empty_102_reg_114[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => empty_102_reg_114_reg(1),
      I1 => empty_102_reg_114_reg(0),
      I2 => empty_102_reg_114_reg(2),
      I3 => empty_102_reg_114_reg(3),
      O => add_ln695_12_fu_143_p2(3)
    );
\empty_102_reg_114[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => empty_102_reg_114_reg(2),
      I1 => empty_102_reg_114_reg(0),
      I2 => empty_102_reg_114_reg(1),
      I3 => empty_102_reg_114_reg(3),
      I4 => empty_102_reg_114_reg(4),
      O => add_ln695_12_fu_143_p2(4)
    );
\empty_102_reg_114[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => empty_102_reg_114_reg(3),
      I1 => empty_102_reg_114_reg(1),
      I2 => empty_102_reg_114_reg(0),
      I3 => empty_102_reg_114_reg(2),
      I4 => empty_102_reg_114_reg(4),
      I5 => empty_102_reg_114_reg(5),
      O => add_ln695_12_fu_143_p2(5)
    );
\empty_102_reg_114[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \empty_102_reg_114[10]_i_5_n_5\,
      I1 => empty_102_reg_114_reg(6),
      O => add_ln695_12_fu_143_p2(6)
    );
\empty_102_reg_114[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \empty_102_reg_114[10]_i_5_n_5\,
      I1 => empty_102_reg_114_reg(6),
      I2 => empty_102_reg_114_reg(7),
      O => add_ln695_12_fu_143_p2(7)
    );
\empty_102_reg_114[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => empty_102_reg_114_reg(6),
      I1 => \empty_102_reg_114[10]_i_5_n_5\,
      I2 => empty_102_reg_114_reg(7),
      I3 => empty_102_reg_114_reg(8),
      O => add_ln695_12_fu_143_p2(8)
    );
\empty_102_reg_114[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => empty_102_reg_114_reg(7),
      I1 => \empty_102_reg_114[10]_i_5_n_5\,
      I2 => empty_102_reg_114_reg(6),
      I3 => empty_102_reg_114_reg(8),
      I4 => empty_102_reg_114_reg(9),
      O => add_ln695_12_fu_143_p2(9)
    );
\empty_102_reg_114_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_102_reg_1140,
      D => add_ln695_12_fu_143_p2(0),
      Q => empty_102_reg_114_reg(0),
      R => empty_102_reg_114
    );
\empty_102_reg_114_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_102_reg_1140,
      D => add_ln695_12_fu_143_p2(10),
      Q => empty_102_reg_114_reg(10),
      R => empty_102_reg_114
    );
\empty_102_reg_114_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_102_reg_1140,
      D => add_ln695_12_fu_143_p2(1),
      Q => empty_102_reg_114_reg(1),
      R => empty_102_reg_114
    );
\empty_102_reg_114_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_102_reg_1140,
      D => add_ln695_12_fu_143_p2(2),
      Q => empty_102_reg_114_reg(2),
      R => empty_102_reg_114
    );
\empty_102_reg_114_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_102_reg_1140,
      D => add_ln695_12_fu_143_p2(3),
      Q => empty_102_reg_114_reg(3),
      R => empty_102_reg_114
    );
\empty_102_reg_114_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_102_reg_1140,
      D => add_ln695_12_fu_143_p2(4),
      Q => empty_102_reg_114_reg(4),
      R => empty_102_reg_114
    );
\empty_102_reg_114_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_102_reg_1140,
      D => add_ln695_12_fu_143_p2(5),
      Q => empty_102_reg_114_reg(5),
      R => empty_102_reg_114
    );
\empty_102_reg_114_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_102_reg_1140,
      D => add_ln695_12_fu_143_p2(6),
      Q => empty_102_reg_114_reg(6),
      R => empty_102_reg_114
    );
\empty_102_reg_114_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_102_reg_1140,
      D => add_ln695_12_fu_143_p2(7),
      Q => empty_102_reg_114_reg(7),
      R => empty_102_reg_114
    );
\empty_102_reg_114_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_102_reg_1140,
      D => add_ln695_12_fu_143_p2(8),
      Q => empty_102_reg_114_reg(8),
      R => empty_102_reg_114
    );
\empty_102_reg_114_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_102_reg_1140,
      D => add_ln695_12_fu_143_p2(9),
      Q => empty_102_reg_114_reg(9),
      R => empty_102_reg_114
    );
\empty_reg_103[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_ap_start,
      I2 => ap_CS_fsm_state6,
      O => empty_reg_103
    );
\empty_reg_103_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln695_reg_305(0),
      Q => \empty_reg_103_reg_n_5_[0]\,
      R => empty_reg_103
    );
\empty_reg_103_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln695_reg_305(10),
      Q => \empty_reg_103_reg_n_5_[10]\,
      R => empty_reg_103
    );
\empty_reg_103_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln695_reg_305(1),
      Q => \empty_reg_103_reg_n_5_[1]\,
      R => empty_reg_103
    );
\empty_reg_103_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln695_reg_305(2),
      Q => \empty_reg_103_reg_n_5_[2]\,
      R => empty_reg_103
    );
\empty_reg_103_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln695_reg_305(3),
      Q => \empty_reg_103_reg_n_5_[3]\,
      R => empty_reg_103
    );
\empty_reg_103_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln695_reg_305(4),
      Q => \empty_reg_103_reg_n_5_[4]\,
      R => empty_reg_103
    );
\empty_reg_103_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln695_reg_305(5),
      Q => \empty_reg_103_reg_n_5_[5]\,
      R => empty_reg_103
    );
\empty_reg_103_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln695_reg_305(6),
      Q => \empty_reg_103_reg_n_5_[6]\,
      R => empty_reg_103
    );
\empty_reg_103_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln695_reg_305(7),
      Q => \empty_reg_103_reg_n_5_[7]\,
      R => empty_reg_103
    );
\empty_reg_103_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln695_reg_305(8),
      Q => \empty_reg_103_reg_n_5_[8]\,
      R => empty_reg_103
    );
\empty_reg_103_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln695_reg_305(9),
      Q => \empty_reg_103_reg_n_5_[9]\,
      R => empty_reg_103
    );
\icmp_ln457_reg_310[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => empty_102_reg_114_reg(10),
      I1 => empty_102_reg_114_reg(6),
      I2 => \icmp_ln457_reg_310[0]_i_4_n_5\,
      I3 => empty_102_reg_114_reg(8),
      I4 => empty_102_reg_114_reg(7),
      I5 => empty_102_reg_114_reg(9),
      O => icmp_ln457_fu_137_p2
    );
\icmp_ln457_reg_310[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => empty_102_reg_114_reg(3),
      I1 => empty_102_reg_114_reg(0),
      I2 => empty_102_reg_114_reg(1),
      I3 => empty_102_reg_114_reg(2),
      I4 => empty_102_reg_114_reg(5),
      I5 => empty_102_reg_114_reg(4),
      O => \icmp_ln457_reg_310[0]_i_4_n_5\
    );
\icmp_ln457_reg_310_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_17s_15ns_32_2_1_U60_n_5,
      D => \icmp_ln457_reg_310_reg_n_5_[0]\,
      Q => icmp_ln457_reg_310_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln457_reg_310_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_17s_15ns_32_2_1_U60_n_5,
      D => icmp_ln457_fu_137_p2,
      Q => \icmp_ln457_reg_310_reg_n_5_[0]\,
      R => '0'
    );
\mOutPtr[1]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I1 => \^tmp_21_reg_3350\,
      O => xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_gradx2_mat_44_read
    );
\mem_reg_bram_0_i_21__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => ap_block_pp0_stage0_11001,
      I1 => ap_enable_reg_pp0_iter2_reg_n_5,
      I2 => icmp_ln457_reg_310_pp0_iter1_reg,
      I3 => Q(0),
      O => WEA(0)
    );
mem_reg_bram_0_i_29: unisim.vcomponents.CARRY8
     port map (
      CI => mem_reg_bram_0_i_33_n_5,
      CI_TOP => '0',
      CO(7 downto 1) => NLW_mem_reg_bram_0_i_29_CO_UNCONNECTED(7 downto 1),
      CO(0) => icmp_ln495_fu_240_p2,
      DI(7 downto 1) => B"0000000",
      DI(0) => add_ln494_fu_234_p2_n_79,
      O(7 downto 0) => NLW_mem_reg_bram_0_i_29_O_UNCONNECTED(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => mem_reg_bram_0_i_34_n_5
    );
mem_reg_bram_0_i_33: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => mem_reg_bram_0_i_33_n_5,
      CO(6) => mem_reg_bram_0_i_33_n_6,
      CO(5) => mem_reg_bram_0_i_33_n_7,
      CO(4) => mem_reg_bram_0_i_33_n_8,
      CO(3) => mem_reg_bram_0_i_33_n_9,
      CO(2) => mem_reg_bram_0_i_33_n_10,
      CO(1) => mem_reg_bram_0_i_33_n_11,
      CO(0) => mem_reg_bram_0_i_33_n_12,
      DI(7 downto 6) => B"00",
      DI(5) => mem_reg_bram_0_i_52_n_5,
      DI(4) => mem_reg_bram_0_i_53_n_5,
      DI(3) => mem_reg_bram_0_i_54_n_5,
      DI(2) => mem_reg_bram_0_i_55_n_5,
      DI(1) => mem_reg_bram_0_i_56_n_5,
      DI(0) => \mem_reg_bram_0_i_57__0_n_5\,
      O(7 downto 0) => NLW_mem_reg_bram_0_i_33_O_UNCONNECTED(7 downto 0),
      S(7) => \mem_reg_bram_0_i_58__0_n_5\,
      S(6) => \mem_reg_bram_0_i_59__0_n_5\,
      S(5) => \mem_reg_bram_0_i_60__0_n_5\,
      S(4) => \mem_reg_bram_0_i_61__0_n_5\,
      S(3) => \mem_reg_bram_0_i_62__0_n_5\,
      S(2) => \mem_reg_bram_0_i_63__0_n_5\,
      S(1) => \mem_reg_bram_0_i_64__0_n_5\,
      S(0) => \mem_reg_bram_0_i_65__0_n_5\
    );
mem_reg_bram_0_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln494_fu_234_p2_n_80,
      I1 => add_ln494_fu_234_p2_n_79,
      O => mem_reg_bram_0_i_34_n_5
    );
mem_reg_bram_0_i_52: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01101130"
    )
        port map (
      I0 => add_ln494_fu_234_p2_n_86,
      I1 => add_ln494_fu_234_p2_n_85,
      I2 => tmp_V_8_reg_324(15),
      I3 => tmp_V_8_reg_324(9),
      I4 => mem_reg_bram_0_i_82_n_5,
      O => mem_reg_bram_0_i_52_n_5
    );
mem_reg_bram_0_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000042485A787EFC"
    )
        port map (
      I0 => tmp_V_8_reg_324(15),
      I1 => tmp_V_8_reg_324(7),
      I2 => tmp_V_8_reg_324(8),
      I3 => mem_reg_bram_0_i_83_n_5,
      I4 => add_ln494_fu_234_p2_n_88,
      I5 => add_ln494_fu_234_p2_n_87,
      O => mem_reg_bram_0_i_53_n_5
    );
mem_reg_bram_0_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000042485A787EFC"
    )
        port map (
      I0 => tmp_V_8_reg_324(15),
      I1 => tmp_V_8_reg_324(5),
      I2 => tmp_V_8_reg_324(6),
      I3 => mem_reg_bram_0_i_84_n_5,
      I4 => add_ln494_fu_234_p2_n_90,
      I5 => add_ln494_fu_234_p2_n_89,
      O => mem_reg_bram_0_i_54_n_5
    );
mem_reg_bram_0_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000042485A787EFC"
    )
        port map (
      I0 => tmp_V_8_reg_324(15),
      I1 => tmp_V_8_reg_324(3),
      I2 => tmp_V_8_reg_324(4),
      I3 => \mem_reg_bram_0_i_85__0_n_5\,
      I4 => add_ln494_fu_234_p2_n_92,
      I5 => add_ln494_fu_234_p2_n_91,
      O => mem_reg_bram_0_i_55_n_5
    );
mem_reg_bram_0_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000042485A787EFC"
    )
        port map (
      I0 => tmp_V_8_reg_324(15),
      I1 => tmp_V_8_reg_324(1),
      I2 => tmp_V_8_reg_324(2),
      I3 => tmp_V_8_reg_324(0),
      I4 => add_ln494_fu_234_p2_n_94,
      I5 => add_ln494_fu_234_p2_n_93,
      O => mem_reg_bram_0_i_56_n_5
    );
\mem_reg_bram_0_i_57__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_V_8_reg_324(0),
      I1 => add_ln494_fu_234_p2_n_95,
      O => \mem_reg_bram_0_i_57__0_n_5\
    );
\mem_reg_bram_0_i_58__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln494_fu_234_p2_n_82,
      I1 => add_ln494_fu_234_p2_n_81,
      O => \mem_reg_bram_0_i_58__0_n_5\
    );
\mem_reg_bram_0_i_59__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln494_fu_234_p2_n_84,
      I1 => add_ln494_fu_234_p2_n_83,
      O => \mem_reg_bram_0_i_59__0_n_5\
    );
\mem_reg_bram_0_i_60__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006C0291"
    )
        port map (
      I0 => tmp_V_8_reg_324(15),
      I1 => tmp_V_8_reg_324(9),
      I2 => mem_reg_bram_0_i_82_n_5,
      I3 => add_ln494_fu_234_p2_n_85,
      I4 => add_ln494_fu_234_p2_n_86,
      O => \mem_reg_bram_0_i_60__0_n_5\
    );
\mem_reg_bram_0_i_61__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1842248148228411"
    )
        port map (
      I0 => add_ln494_fu_234_p2_n_87,
      I1 => add_ln494_fu_234_p2_n_88,
      I2 => tmp_V_8_reg_324(15),
      I3 => tmp_V_8_reg_324(7),
      I4 => tmp_V_8_reg_324(8),
      I5 => mem_reg_bram_0_i_83_n_5,
      O => \mem_reg_bram_0_i_61__0_n_5\
    );
\mem_reg_bram_0_i_62__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1842248148228411"
    )
        port map (
      I0 => add_ln494_fu_234_p2_n_89,
      I1 => add_ln494_fu_234_p2_n_90,
      I2 => tmp_V_8_reg_324(15),
      I3 => tmp_V_8_reg_324(5),
      I4 => tmp_V_8_reg_324(6),
      I5 => mem_reg_bram_0_i_84_n_5,
      O => \mem_reg_bram_0_i_62__0_n_5\
    );
\mem_reg_bram_0_i_63__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1842248148228411"
    )
        port map (
      I0 => add_ln494_fu_234_p2_n_91,
      I1 => add_ln494_fu_234_p2_n_92,
      I2 => tmp_V_8_reg_324(15),
      I3 => tmp_V_8_reg_324(3),
      I4 => tmp_V_8_reg_324(4),
      I5 => \mem_reg_bram_0_i_85__0_n_5\,
      O => \mem_reg_bram_0_i_63__0_n_5\
    );
\mem_reg_bram_0_i_64__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1842248148228411"
    )
        port map (
      I0 => add_ln494_fu_234_p2_n_93,
      I1 => add_ln494_fu_234_p2_n_94,
      I2 => tmp_V_8_reg_324(15),
      I3 => tmp_V_8_reg_324(1),
      I4 => tmp_V_8_reg_324(2),
      I5 => tmp_V_8_reg_324(0),
      O => \mem_reg_bram_0_i_64__0_n_5\
    );
\mem_reg_bram_0_i_65__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => add_ln494_fu_234_p2_n_96,
      I1 => add_ln494_fu_234_p2_n_95,
      I2 => tmp_V_8_reg_324(0),
      O => \mem_reg_bram_0_i_65__0_n_5\
    );
mem_reg_bram_0_i_82: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => tmp_V_8_reg_324(7),
      I1 => tmp_V_8_reg_324(5),
      I2 => mem_reg_bram_0_i_84_n_5,
      I3 => tmp_V_8_reg_324(6),
      I4 => tmp_V_8_reg_324(8),
      O => mem_reg_bram_0_i_82_n_5
    );
mem_reg_bram_0_i_83: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => tmp_V_8_reg_324(5),
      I1 => mem_reg_bram_0_i_84_n_5,
      I2 => tmp_V_8_reg_324(6),
      O => mem_reg_bram_0_i_83_n_5
    );
mem_reg_bram_0_i_84: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => tmp_V_8_reg_324(3),
      I1 => tmp_V_8_reg_324(1),
      I2 => tmp_V_8_reg_324(0),
      I3 => tmp_V_8_reg_324(2),
      I4 => tmp_V_8_reg_324(4),
      O => mem_reg_bram_0_i_84_n_5
    );
\mem_reg_bram_0_i_85__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => tmp_V_8_reg_324(1),
      I1 => tmp_V_8_reg_324(0),
      I2 => tmp_V_8_reg_324(2),
      O => \mem_reg_bram_0_i_85__0_n_5\
    );
mem_reg_bram_1_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => ap_block_pp0_stage0_11001,
      I1 => ap_enable_reg_pp0_iter2_reg_n_5,
      I2 => icmp_ln457_reg_310_pp0_iter1_reg,
      I3 => Q(0),
      O => ap_enable_reg_pp0_iter2_reg_0(0)
    );
mul_17s_15ns_32_2_1_U60: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mul_17s_15ns_32_2_1
     port map (
      A(10 downto 0) => A(10 downto 0),
      CEP => mul_17s_15ns_32_2_1_U60_n_5,
      CO(0) => icmp_ln495_fu_240_p2,
      D(5 downto 0) => D(5 downto 0),
      Q(0) => ap_CS_fsm_pp0_stage0,
      ap_block_pp0_stage0_11001 => ap_block_pp0_stage0_11001,
      ap_clk => ap_clk,
      gradx2_mat_data_empty_n => gradx2_mat_data_empty_n,
      grady2_mat_data_empty_n => grady2_mat_data_empty_n,
      \icmp_ln457_reg_310[0]_i_3\ => ap_enable_reg_pp0_iter2_reg_n_5,
      icmp_ln457_reg_310_pp0_iter1_reg => icmp_ln457_reg_310_pp0_iter1_reg,
      \icmp_ln457_reg_310_reg[0]\ => \^ap_enable_reg_pp0_iter1_reg_0\,
      \icmp_ln457_reg_310_reg[0]_0\ => \icmp_ln457_reg_310_reg_n_5_[0]\,
      mem_reg_bram_0_i_30 => \mem_reg_bram_0_i_85__0_n_5\,
      mem_reg_bram_0_i_30_0 => mem_reg_bram_0_i_84_n_5,
      mem_reg_bram_0_i_30_1 => mem_reg_bram_0_i_83_n_5,
      mem_reg_bram_0_i_30_2 => mem_reg_bram_0_i_82_n_5,
      phase_mat_data_full_n => phase_mat_data_full_n,
      tmp_V_8_reg_324(10) => tmp_V_8_reg_324(15),
      tmp_V_8_reg_324(9 downto 0) => tmp_V_8_reg_324(9 downto 0),
      tmp_V_reg_319(0) => tmp_V_reg_319(15)
    );
\tmp_V_8_reg_324[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => ap_block_pp0_stage0_11001,
      I1 => \icmp_ln457_reg_310_reg_n_5_[0]\,
      I2 => ap_CS_fsm_pp0_stage0,
      O => \^tmp_21_reg_3350\
    );
\tmp_V_8_reg_324_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^tmp_21_reg_3350\,
      D => grady2_mat_data_dout(0),
      Q => tmp_V_8_reg_324(0),
      R => '0'
    );
\tmp_V_8_reg_324_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^tmp_21_reg_3350\,
      D => grady2_mat_data_dout(10),
      Q => tmp_V_8_reg_324(15),
      R => '0'
    );
\tmp_V_8_reg_324_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^tmp_21_reg_3350\,
      D => grady2_mat_data_dout(1),
      Q => tmp_V_8_reg_324(1),
      R => '0'
    );
\tmp_V_8_reg_324_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^tmp_21_reg_3350\,
      D => grady2_mat_data_dout(2),
      Q => tmp_V_8_reg_324(2),
      R => '0'
    );
\tmp_V_8_reg_324_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^tmp_21_reg_3350\,
      D => grady2_mat_data_dout(3),
      Q => tmp_V_8_reg_324(3),
      R => '0'
    );
\tmp_V_8_reg_324_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^tmp_21_reg_3350\,
      D => grady2_mat_data_dout(4),
      Q => tmp_V_8_reg_324(4),
      R => '0'
    );
\tmp_V_8_reg_324_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^tmp_21_reg_3350\,
      D => grady2_mat_data_dout(5),
      Q => tmp_V_8_reg_324(5),
      R => '0'
    );
\tmp_V_8_reg_324_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^tmp_21_reg_3350\,
      D => grady2_mat_data_dout(6),
      Q => tmp_V_8_reg_324(6),
      R => '0'
    );
\tmp_V_8_reg_324_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^tmp_21_reg_3350\,
      D => grady2_mat_data_dout(7),
      Q => tmp_V_8_reg_324(7),
      R => '0'
    );
\tmp_V_8_reg_324_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^tmp_21_reg_3350\,
      D => grady2_mat_data_dout(8),
      Q => tmp_V_8_reg_324(8),
      R => '0'
    );
\tmp_V_8_reg_324_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^tmp_21_reg_3350\,
      D => grady2_mat_data_dout(9),
      Q => tmp_V_8_reg_324(9),
      R => '0'
    );
\tmp_V_reg_319_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^tmp_21_reg_3350\,
      D => \tmp_V_reg_319_reg[15]_0\(0),
      Q => tmp_V_reg_319(15),
      R => '0'
    );
\waddr[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => ap_block_pp0_stage0_11001,
      I1 => ap_enable_reg_pp0_iter2_reg_n_5,
      I2 => icmp_ln457_reg_310_pp0_iter1_reg,
      I3 => phase_mat_data_full_n,
      O => push
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24 is
  port (
    start_once_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_gray_img_src_data_read : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_load8_reg_952_reg[1]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmp_i_i362_i_i_i_i_reg_939_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cmp_i_i362_i_i_i_i_reg_939_reg[0]_1\ : out STD_LOGIC;
    dout_valid_reg : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]_3\ : out STD_LOGIC;
    internal_full_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln874_9_reg_976_pp1_iter3_reg_reg[0]_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    gray_img_src_data_empty_n : in STD_LOGIC;
    \empty_100_reg_310_reg[12]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    gaussian_mat_data_full_n : in STD_LOGIC;
    \ap_phi_reg_pp1_iter2_buf2_V_reg_421_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    empty_n : in STD_LOGIC;
    xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_ap_start : in STD_LOGIC;
    start_for_xfgray2rgb_1080_1920_U0_full_n : in STD_LOGIC;
    start_once_reg_reg_0 : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    start_for_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_full_n : in STD_LOGIC;
    start_for_xfrgb2gray_1080_1920_U0_full_n : in STD_LOGIC;
    start_once_reg_reg_1 : in STD_LOGIC;
    \empty_reg_287_reg[10]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24 is
  signal A00_reg_396 : STD_LOGIC;
  signal A00_reg_3960 : STD_LOGIC;
  signal \A00_reg_396_reg_n_5_[0]\ : STD_LOGIC;
  signal \A00_reg_396_reg_n_5_[1]\ : STD_LOGIC;
  signal \A00_reg_396_reg_n_5_[2]\ : STD_LOGIC;
  signal \A00_reg_396_reg_n_5_[3]\ : STD_LOGIC;
  signal \A00_reg_396_reg_n_5_[4]\ : STD_LOGIC;
  signal \A00_reg_396_reg_n_5_[5]\ : STD_LOGIC;
  signal \A00_reg_396_reg_n_5_[6]\ : STD_LOGIC;
  signal \A00_reg_396_reg_n_5_[7]\ : STD_LOGIC;
  signal A01_reg_346 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \SRL_SIG[0][4]_i_10_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][4]_i_11_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][4]_i_12_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][4]_i_13_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][4]_i_14_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][4]_i_15_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][4]_i_16_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][4]_i_17_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][4]_i_18_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][4]_i_19_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][4]_i_20_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][4]_i_21_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][4]_i_22_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][4]_i_23_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][4]_i_24_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][4]_i_25_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][4]_i_26_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][4]_i_27_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][4]_i_28_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][4]_i_29_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][4]_i_30_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][4]_i_31_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][4]_i_32_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][4]_i_33_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][4]_i_34_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][4]_i_35_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][4]_i_36_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][4]_i_37_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][4]_i_38_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][4]_i_39_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][4]_i_3_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][4]_i_4_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][4]_i_5_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][4]_i_6_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][4]_i_7_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][4]_i_8_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][4]_i_9_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_10_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_11_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_12_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_13_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_14_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_15_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_16_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_4_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_5_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_6_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_7_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_8_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_9_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][4]_i_2_n_10\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][4]_i_2_n_11\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][4]_i_2_n_12\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][4]_i_2_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][4]_i_2_n_6\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][4]_i_2_n_7\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][4]_i_2_n_8\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][4]_i_2_n_9\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][7]_i_3_n_12\ : STD_LOGIC;
  signal add_ln50_3_fu_714_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal add_ln52_1_fu_854_p2 : STD_LOGIC_VECTOR ( 11 downto 4 );
  signal add_ln52_3_fu_758_p2 : STD_LOGIC_VECTOR ( 11 downto 4 );
  signal add_ln695_10_fu_871_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal add_ln695_11_fu_891_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln695_9_fu_577_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \add_ln695_9_reg_947[10]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln695_9_reg_947[10]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln695_9_reg_947[10]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln695_9_reg_947[10]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln695_9_reg_947[10]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln695_9_reg_947[2]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln695_9_reg_947[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln695_9_reg_947[4]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln695_9_reg_947[5]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln695_9_reg_947[8]_i_2_n_5\ : STD_LOGIC;
  signal add_ln695_9_reg_947_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln695_fu_473_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \ap_CS_fsm[0]_i_2_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3_n_5\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ap_block_pp1_stage0_subdone : STD_LOGIC;
  signal ap_condition_204 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_i_1_n_5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_1_n_5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_2_n_5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_5 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp1_iter0_i_1__1_n_5\ : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter3_i_1_n_5 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter3_reg_n_5 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter4_i_1_n_5 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter4_reg_n_5 : STD_LOGIC;
  signal ap_phi_reg_pp1_iter2_buf2_V_reg_421 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp1_iter2_buf2_V_reg_421[7]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter2_buf2_V_reg_421[7]_i_2_n_5\ : STD_LOGIC;
  signal ap_phi_reg_pp1_iter3_buf2_V_reg_421 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal arrayidx10_i_i539_load_01399_i_i_i_reg_371 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal arrayidx25_i_i494_load_01405_i_i_i_reg_334 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal buf_0_V_ce0 : STD_LOGIC;
  signal buf_0_V_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal buf_1_V_U_n_13 : STD_LOGIC;
  signal buf_1_V_U_n_14 : STD_LOGIC;
  signal buf_1_V_U_n_15 : STD_LOGIC;
  signal buf_1_V_U_n_16 : STD_LOGIC;
  signal buf_1_V_U_n_17 : STD_LOGIC;
  signal buf_1_V_U_n_18 : STD_LOGIC;
  signal buf_1_V_U_n_19 : STD_LOGIC;
  signal buf_1_V_U_n_20 : STD_LOGIC;
  signal buf_1_V_U_n_26 : STD_LOGIC;
  signal buf_1_V_U_n_27 : STD_LOGIC;
  signal buf_1_V_U_n_28 : STD_LOGIC;
  signal buf_1_V_U_n_29 : STD_LOGIC;
  signal buf_1_V_U_n_30 : STD_LOGIC;
  signal buf_1_V_U_n_31 : STD_LOGIC;
  signal buf_1_V_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal buf_2_V_U_n_12 : STD_LOGIC;
  signal buf_2_V_U_n_21 : STD_LOGIC;
  signal buf_2_V_U_n_22 : STD_LOGIC;
  signal buf_2_V_U_n_23 : STD_LOGIC;
  signal buf_2_V_U_n_24 : STD_LOGIC;
  signal buf_2_V_U_n_25 : STD_LOGIC;
  signal buf_2_V_U_n_26 : STD_LOGIC;
  signal buf_2_V_U_n_27 : STD_LOGIC;
  signal buf_2_V_U_n_28 : STD_LOGIC;
  signal buf_2_V_U_n_29 : STD_LOGIC;
  signal buf_2_V_U_n_30 : STD_LOGIC;
  signal buf_2_V_U_n_31 : STD_LOGIC;
  signal buf_2_V_U_n_32 : STD_LOGIC;
  signal buf_2_V_U_n_33 : STD_LOGIC;
  signal buf_2_V_U_n_34 : STD_LOGIC;
  signal buf_2_V_U_n_35 : STD_LOGIC;
  signal buf_2_V_U_n_36 : STD_LOGIC;
  signal buf_2_V_U_n_37 : STD_LOGIC;
  signal buf_2_V_U_n_38 : STD_LOGIC;
  signal buf_2_V_U_n_39 : STD_LOGIC;
  signal buf_2_V_q0 : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal call_ret_i_i_i_reg_990 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal call_ret_i_i_i_reg_9900 : STD_LOGIC;
  signal \cmp_i_i362_i_i_i_i_reg_939[0]_i_1_n_5\ : STD_LOGIC;
  signal \cmp_i_i362_i_i_i_i_reg_939[0]_i_2_n_5\ : STD_LOGIC;
  signal \^cmp_i_i362_i_i_i_i_reg_939_reg[0]_1\ : STD_LOGIC;
  signal \cmp_i_i362_i_i_i_i_reg_939_reg_n_5_[0]\ : STD_LOGIC;
  signal dout_valid_i_2_n_5 : STD_LOGIC;
  signal empty_100_reg_310 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal empty_100_reg_3100_in : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \empty_100_reg_310[10]_i_2_n_5\ : STD_LOGIC;
  signal \empty_100_reg_310[12]_i_4_n_5\ : STD_LOGIC;
  signal \empty_100_reg_310[12]_i_5_n_5\ : STD_LOGIC;
  signal \empty_100_reg_310[12]_i_6_n_5\ : STD_LOGIC;
  signal \empty_100_reg_310[12]_i_7_n_5\ : STD_LOGIC;
  signal \empty_100_reg_310[12]_i_8_n_5\ : STD_LOGIC;
  signal \empty_100_reg_310[1]_i_1_n_5\ : STD_LOGIC;
  signal \empty_100_reg_310[8]_i_2_n_5\ : STD_LOGIC;
  signal empty_101_reg_322 : STD_LOGIC;
  signal empty_101_reg_3220 : STD_LOGIC;
  signal empty_101_reg_322_pp1_iter1_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \empty_101_reg_322_reg_n_5_[0]\ : STD_LOGIC;
  signal \empty_101_reg_322_reg_n_5_[10]\ : STD_LOGIC;
  signal \empty_101_reg_322_reg_n_5_[1]\ : STD_LOGIC;
  signal \empty_101_reg_322_reg_n_5_[2]\ : STD_LOGIC;
  signal \empty_101_reg_322_reg_n_5_[3]\ : STD_LOGIC;
  signal \empty_101_reg_322_reg_n_5_[4]\ : STD_LOGIC;
  signal \empty_101_reg_322_reg_n_5_[5]\ : STD_LOGIC;
  signal \empty_101_reg_322_reg_n_5_[6]\ : STD_LOGIC;
  signal \empty_101_reg_322_reg_n_5_[7]\ : STD_LOGIC;
  signal \empty_101_reg_322_reg_n_5_[8]\ : STD_LOGIC;
  signal \empty_101_reg_322_reg_n_5_[9]\ : STD_LOGIC;
  signal empty_96_fu_126 : STD_LOGIC;
  signal empty_96_fu_1261 : STD_LOGIC;
  signal \empty_96_fu_126_reg_n_5_[0]\ : STD_LOGIC;
  signal empty_97_fu_130 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \empty_97_fu_130[0]_i_1_n_5\ : STD_LOGIC;
  signal \empty_97_fu_130[0]_i_2_n_5\ : STD_LOGIC;
  signal \empty_97_fu_130[1]_i_2_n_5\ : STD_LOGIC;
  signal \empty_97_fu_130[1]_i_3_n_5\ : STD_LOGIC;
  signal \empty_97_fu_130[1]_i_4_n_5\ : STD_LOGIC;
  signal \empty_97_fu_130[1]_i_5_n_5\ : STD_LOGIC;
  signal \empty_98_fu_134[0]_i_1_n_5\ : STD_LOGIC;
  signal \empty_98_fu_134[1]_i_1_n_5\ : STD_LOGIC;
  signal \empty_98_fu_134_reg_n_5_[0]\ : STD_LOGIC;
  signal \empty_98_fu_134_reg_n_5_[1]\ : STD_LOGIC;
  signal \empty_99_reg_298[10]_i_2_n_5\ : STD_LOGIC;
  signal \empty_99_reg_298[7]_i_2_n_5\ : STD_LOGIC;
  signal empty_99_reg_298_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \empty_reg_287[10]_i_4_n_5\ : STD_LOGIC;
  signal empty_reg_287_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal i_op_assign_i_reg_384 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal icmp_ln874_9_reg_9760 : STD_LOGIC;
  signal \icmp_ln874_9_reg_976[0]_i_1_n_5\ : STD_LOGIC;
  signal \icmp_ln874_9_reg_976[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln874_9_reg_976[0]_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln874_9_reg_976_pp1_iter3_reg_reg_n_5_[0]\ : STD_LOGIC;
  signal \icmp_ln874_9_reg_976_reg_n_5_[0]\ : STD_LOGIC;
  signal icmp_ln882_7_fu_571_p2 : STD_LOGIC;
  signal \icmp_ln882_7_reg_943[0]_i_1_n_5\ : STD_LOGIC;
  signal \icmp_ln882_7_reg_943[0]_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln882_7_reg_943[0]_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln882_7_reg_943[0]_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln882_7_reg_943[0]_i_6_n_5\ : STD_LOGIC;
  signal \icmp_ln882_7_reg_943[0]_i_7_n_5\ : STD_LOGIC;
  signal \icmp_ln882_7_reg_943[0]_i_8_n_5\ : STD_LOGIC;
  signal \icmp_ln882_7_reg_943[0]_i_9_n_5\ : STD_LOGIC;
  signal icmp_ln882_7_reg_943_pp1_iter1_reg : STD_LOGIC;
  signal icmp_ln882_7_reg_943_pp1_iter2_reg : STD_LOGIC;
  signal \icmp_ln882_7_reg_943_pp1_iter3_reg_reg_n_5_[0]\ : STD_LOGIC;
  signal \icmp_ln882_7_reg_943_reg_n_5_[0]\ : STD_LOGIC;
  signal icmp_ln882_fu_467_p2 : STD_LOGIC;
  signal \icmp_ln882_reg_897[0]_i_1_n_5\ : STD_LOGIC;
  signal \icmp_ln882_reg_897_reg_n_5_[0]\ : STD_LOGIC;
  signal p_0_in0 : STD_LOGIC;
  signal p_1_in7_in : STD_LOGIC;
  signal p_46_in : STD_LOGIC;
  signal p_load8_reg_952 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_load8_reg_9520 : STD_LOGIC;
  signal src_buf1_V_2_reg_980 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf2_V_2_reg_985 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^start_once_reg_0\ : STD_LOGIC;
  signal \start_once_reg_i_1__4_n_5\ : STD_LOGIC;
  signal trunc_ln304_1_i_reg_995 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln304_1_i_reg_9950 : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[3]_i_27_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[3]_i_28_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[7]_i_11_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[7]_i_17_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[7]_i_22_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[7]_i_28_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[7]_i_29_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[7]_i_30_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[7]_i_50_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[7]_i_51_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[7]_i_52_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[7]_i_53_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[7]_i_56_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[7]_i_57_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[7]_i_58_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[7]_i_70_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[7]_i_72_n_5\ : STD_LOGIC;
  signal \trunc_ln304_1_i_reg_995[7]_i_73_n_5\ : STD_LOGIC;
  signal zext_ln46_1_fu_644_p1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal zext_ln46_fu_640_p1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal zext_ln47_fu_682_p1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal zext_ln52_2_fu_840_p1 : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal zext_ln538_reg_906_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal zext_ln538_reg_906_reg0 : STD_LOGIC;
  signal \NLW_SRL_SIG_reg[0][4]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_SRL_SIG_reg[0][7]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_SRL_SIG_reg[0][7]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \SRL_SIG[0][2]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_20\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_21\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_25\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_27\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_28\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_32\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_35\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \SRL_SIG[0][5]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \SRL_SIG[0][6]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_12\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_13\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_15\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_16\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_2\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_8\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \add_ln695_9_reg_947[0]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \add_ln695_9_reg_947[10]_i_7\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \add_ln695_9_reg_947[1]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \add_ln695_9_reg_947[2]_i_2\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \add_ln695_9_reg_947[3]_i_2\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \add_ln695_9_reg_947[8]_i_2\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__7\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_3\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_2\ : label is "soft_lutpair274";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute SOFT_HLUTNM of \cmp_i_i362_i_i_i_i_reg_939[0]_i_2\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \dout_valid_i_1__1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of dout_valid_i_2 : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \empty_100_reg_310[11]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \empty_100_reg_310[12]_i_3\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \empty_100_reg_310[12]_i_8\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \empty_100_reg_310[2]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \empty_100_reg_310[3]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \empty_100_reg_310[4]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \empty_100_reg_310[6]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \empty_100_reg_310[7]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \empty_100_reg_310[8]_i_2\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \empty_97_fu_130[0]_i_2\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \empty_99_reg_298[2]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \empty_99_reg_298[3]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \empty_99_reg_298[4]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \empty_99_reg_298[6]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \empty_99_reg_298[9]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \empty_reg_287[1]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \empty_reg_287[2]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \empty_reg_287[3]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \empty_reg_287[4]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \empty_reg_287[6]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \empty_reg_287[7]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \empty_reg_287[8]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \empty_reg_287[9]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \icmp_ln882_reg_897[0]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \internal_full_n_i_3__2\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_3__1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_17__0\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_25 : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \start_once_reg_i_1__3\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \trunc_ln304_1_i_reg_995[3]_i_27\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \trunc_ln304_1_i_reg_995[3]_i_28\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \trunc_ln304_1_i_reg_995[7]_i_17\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \trunc_ln304_1_i_reg_995[7]_i_50\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \trunc_ln304_1_i_reg_995[7]_i_57\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \trunc_ln304_1_i_reg_995[7]_i_58\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \trunc_ln304_1_i_reg_995[7]_i_70\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \trunc_ln304_1_i_reg_995[7]_i_73\ : label is "soft_lutpair268";
begin
  E(0) <= \^e\(0);
  Q(1 downto 0) <= \^q\(1 downto 0);
  \cmp_i_i362_i_i_i_i_reg_939_reg[0]_1\ <= \^cmp_i_i362_i_i_i_i_reg_939_reg[0]_1\;
  start_once_reg_0 <= \^start_once_reg_0\;
\A00_reg_396_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => A00_reg_3960,
      D => i_op_assign_i_reg_384(0),
      Q => \A00_reg_396_reg_n_5_[0]\,
      R => A00_reg_396
    );
\A00_reg_396_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => A00_reg_3960,
      D => i_op_assign_i_reg_384(1),
      Q => \A00_reg_396_reg_n_5_[1]\,
      R => A00_reg_396
    );
\A00_reg_396_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => A00_reg_3960,
      D => i_op_assign_i_reg_384(2),
      Q => \A00_reg_396_reg_n_5_[2]\,
      R => A00_reg_396
    );
\A00_reg_396_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => A00_reg_3960,
      D => i_op_assign_i_reg_384(3),
      Q => \A00_reg_396_reg_n_5_[3]\,
      R => A00_reg_396
    );
\A00_reg_396_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => A00_reg_3960,
      D => i_op_assign_i_reg_384(4),
      Q => \A00_reg_396_reg_n_5_[4]\,
      R => A00_reg_396
    );
\A00_reg_396_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => A00_reg_3960,
      D => i_op_assign_i_reg_384(5),
      Q => \A00_reg_396_reg_n_5_[5]\,
      R => A00_reg_396
    );
\A00_reg_396_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => A00_reg_3960,
      D => i_op_assign_i_reg_384(6),
      Q => \A00_reg_396_reg_n_5_[6]\,
      R => A00_reg_396
    );
\A00_reg_396_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => A00_reg_3960,
      D => i_op_assign_i_reg_384(7),
      Q => \A00_reg_396_reg_n_5_[7]\,
      R => A00_reg_396
    );
\A01_reg_346_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => A00_reg_3960,
      D => arrayidx25_i_i494_load_01405_i_i_i_reg_334(0),
      Q => A01_reg_346(0),
      R => A00_reg_396
    );
\A01_reg_346_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => A00_reg_3960,
      D => arrayidx25_i_i494_load_01405_i_i_i_reg_334(1),
      Q => A01_reg_346(1),
      R => A00_reg_396
    );
\A01_reg_346_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => A00_reg_3960,
      D => arrayidx25_i_i494_load_01405_i_i_i_reg_334(2),
      Q => A01_reg_346(2),
      R => A00_reg_396
    );
\A01_reg_346_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => A00_reg_3960,
      D => arrayidx25_i_i494_load_01405_i_i_i_reg_334(3),
      Q => A01_reg_346(3),
      R => A00_reg_396
    );
\A01_reg_346_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => A00_reg_3960,
      D => arrayidx25_i_i494_load_01405_i_i_i_reg_334(4),
      Q => A01_reg_346(4),
      R => A00_reg_396
    );
\A01_reg_346_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => A00_reg_3960,
      D => arrayidx25_i_i494_load_01405_i_i_i_reg_334(5),
      Q => A01_reg_346(5),
      R => A00_reg_396
    );
\A01_reg_346_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => A00_reg_3960,
      D => arrayidx25_i_i494_load_01405_i_i_i_reg_334(6),
      Q => A01_reg_346(6),
      R => A00_reg_396
    );
\A01_reg_346_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => A00_reg_3960,
      D => arrayidx25_i_i494_load_01405_i_i_i_reg_334(7),
      Q => A01_reg_346(7),
      R => A00_reg_396
    );
\A2_reg_409_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => A00_reg_3960,
      D => src_buf2_V_2_reg_985(0),
      Q => zext_ln52_2_fu_840_p1(2),
      R => A00_reg_396
    );
\A2_reg_409_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => A00_reg_3960,
      D => src_buf2_V_2_reg_985(1),
      Q => zext_ln52_2_fu_840_p1(3),
      R => A00_reg_396
    );
\A2_reg_409_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => A00_reg_3960,
      D => src_buf2_V_2_reg_985(2),
      Q => zext_ln52_2_fu_840_p1(4),
      R => A00_reg_396
    );
\A2_reg_409_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => A00_reg_3960,
      D => src_buf2_V_2_reg_985(3),
      Q => zext_ln52_2_fu_840_p1(5),
      R => A00_reg_396
    );
\A2_reg_409_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => A00_reg_3960,
      D => src_buf2_V_2_reg_985(4),
      Q => zext_ln52_2_fu_840_p1(6),
      R => A00_reg_396
    );
\A2_reg_409_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => A00_reg_3960,
      D => src_buf2_V_2_reg_985(5),
      Q => zext_ln52_2_fu_840_p1(7),
      R => A00_reg_396
    );
\A2_reg_409_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => A00_reg_3960,
      D => src_buf2_V_2_reg_985(6),
      Q => zext_ln52_2_fu_840_p1(8),
      R => A00_reg_396
    );
\A2_reg_409_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => A00_reg_3960,
      D => src_buf2_V_2_reg_985(7),
      Q => zext_ln52_2_fu_840_p1(9),
      R => A00_reg_396
    );
\SRL_SIG[0][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln52_1_fu_854_p2(4),
      I1 => \^q\(1),
      I2 => trunc_ln304_1_i_reg_995(0),
      O => D(0)
    );
\SRL_SIG[0][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln52_1_fu_854_p2(5),
      I1 => \^q\(1),
      I2 => trunc_ln304_1_i_reg_995(1),
      O => D(1)
    );
\SRL_SIG[0][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln52_1_fu_854_p2(6),
      I1 => \^q\(1),
      I2 => trunc_ln304_1_i_reg_995(2),
      O => D(2)
    );
\SRL_SIG[0][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln52_1_fu_854_p2(7),
      I1 => \^q\(1),
      I2 => trunc_ln304_1_i_reg_995(3),
      O => D(3)
    );
\SRL_SIG[0][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln52_1_fu_854_p2(8),
      I1 => \^q\(1),
      I2 => trunc_ln304_1_i_reg_995(4),
      O => D(4)
    );
\SRL_SIG[0][4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A9A956A95656A9"
    )
        port map (
      I0 => \SRL_SIG[0][4]_i_3_n_5\,
      I1 => \SRL_SIG[0][4]_i_29_n_5\,
      I2 => \SRL_SIG[0][4]_i_30_n_5\,
      I3 => zext_ln52_2_fu_840_p1(8),
      I4 => \SRL_SIG[0][7]_i_10_n_5\,
      I5 => \SRL_SIG[0][7]_i_9_n_5\,
      O => \SRL_SIG[0][4]_i_10_n_5\
    );
\SRL_SIG[0][4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \SRL_SIG[0][4]_i_4_n_5\,
      I1 => A01_reg_346(7),
      I2 => \SRL_SIG[0][4]_i_18_n_5\,
      I3 => zext_ln52_2_fu_840_p1(7),
      I4 => \A00_reg_396_reg_n_5_[7]\,
      I5 => \SRL_SIG[0][7]_i_11_n_5\,
      O => \SRL_SIG[0][4]_i_11_n_5\
    );
\SRL_SIG[0][4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \SRL_SIG[0][4]_i_5_n_5\,
      I1 => A01_reg_346(6),
      I2 => \SRL_SIG[0][4]_i_19_n_5\,
      I3 => \SRL_SIG[0][4]_i_20_n_5\,
      I4 => zext_ln52_2_fu_840_p1(6),
      I5 => \A00_reg_396_reg_n_5_[6]\,
      O => \SRL_SIG[0][4]_i_12_n_5\
    );
\SRL_SIG[0][4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \SRL_SIG[0][4]_i_21_n_5\,
      I1 => zext_ln52_2_fu_840_p1(5),
      I2 => \A00_reg_396_reg_n_5_[5]\,
      I3 => \SRL_SIG[0][4]_i_6_n_5\,
      I4 => A01_reg_346(5),
      I5 => \SRL_SIG[0][4]_i_22_n_5\,
      O => \SRL_SIG[0][4]_i_13_n_5\
    );
\SRL_SIG[0][4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \SRL_SIG[0][4]_i_23_n_5\,
      I1 => zext_ln52_2_fu_840_p1(4),
      I2 => \A00_reg_396_reg_n_5_[4]\,
      I3 => \SRL_SIG[0][4]_i_7_n_5\,
      I4 => A01_reg_346(4),
      I5 => \SRL_SIG[0][4]_i_24_n_5\,
      O => \SRL_SIG[0][4]_i_14_n_5\
    );
\SRL_SIG[0][4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \SRL_SIG[0][4]_i_8_n_5\,
      I1 => A01_reg_346(3),
      I2 => \SRL_SIG[0][4]_i_25_n_5\,
      I3 => \A00_reg_396_reg_n_5_[3]\,
      I4 => zext_ln52_2_fu_840_p1(3),
      I5 => \SRL_SIG[0][4]_i_26_n_5\,
      O => \SRL_SIG[0][4]_i_15_n_5\
    );
\SRL_SIG[0][4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \SRL_SIG[0][4]_i_9_n_5\,
      I1 => A01_reg_346(2),
      I2 => \SRL_SIG[0][4]_i_31_n_5\,
      I3 => zext_ln52_2_fu_840_p1(2),
      I4 => \A00_reg_396_reg_n_5_[2]\,
      I5 => \SRL_SIG[0][4]_i_32_n_5\,
      O => \SRL_SIG[0][4]_i_16_n_5\
    );
\SRL_SIG[0][4]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \A00_reg_396_reg_n_5_[0]\,
      I1 => A01_reg_346(0),
      I2 => \SRL_SIG[0][4]_i_28_n_5\,
      I3 => A01_reg_346(1),
      O => \SRL_SIG[0][4]_i_17_n_5\
    );
\SRL_SIG[0][4]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E88E8EE8"
    )
        port map (
      I0 => \A00_reg_396_reg_n_5_[6]\,
      I1 => zext_ln52_2_fu_840_p1(6),
      I2 => \SRL_SIG[0][7]_i_15_n_5\,
      I3 => \SRL_SIG[0][4]_i_33_n_5\,
      I4 => \SRL_SIG[0][7]_i_14_n_5\,
      O => \SRL_SIG[0][4]_i_18_n_5\
    );
\SRL_SIG[0][4]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \A00_reg_396_reg_n_5_[5]\,
      I1 => zext_ln52_2_fu_840_p1(5),
      I2 => \SRL_SIG[0][4]_i_21_n_5\,
      O => \SRL_SIG[0][4]_i_19_n_5\
    );
\SRL_SIG[0][4]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \SRL_SIG[0][7]_i_15_n_5\,
      I1 => \SRL_SIG[0][4]_i_33_n_5\,
      I2 => i_op_assign_i_reg_384(4),
      I3 => arrayidx10_i_i539_load_01399_i_i_i_reg_371(4),
      I4 => arrayidx25_i_i494_load_01405_i_i_i_reg_334(4),
      O => \SRL_SIG[0][4]_i_20_n_5\
    );
\SRL_SIG[0][4]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \SRL_SIG[0][4]_i_34_n_5\,
      I1 => \SRL_SIG[0][4]_i_35_n_5\,
      I2 => i_op_assign_i_reg_384(3),
      I3 => arrayidx10_i_i539_load_01399_i_i_i_reg_371(3),
      I4 => arrayidx25_i_i494_load_01405_i_i_i_reg_334(3),
      O => \SRL_SIG[0][4]_i_21_n_5\
    );
\SRL_SIG[0][4]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \A00_reg_396_reg_n_5_[4]\,
      I1 => zext_ln52_2_fu_840_p1(4),
      I2 => \SRL_SIG[0][4]_i_23_n_5\,
      O => \SRL_SIG[0][4]_i_22_n_5\
    );
\SRL_SIG[0][4]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E187871E871E1E78"
    )
        port map (
      I0 => \SRL_SIG[0][4]_i_36_n_5\,
      I1 => \SRL_SIG[0][4]_i_37_n_5\,
      I2 => \SRL_SIG[0][4]_i_38_n_5\,
      I3 => i_op_assign_i_reg_384(2),
      I4 => arrayidx10_i_i539_load_01399_i_i_i_reg_371(2),
      I5 => arrayidx25_i_i494_load_01405_i_i_i_reg_334(2),
      O => \SRL_SIG[0][4]_i_23_n_5\
    );
\SRL_SIG[0][4]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \SRL_SIG[0][4]_i_26_n_5\,
      I1 => \A00_reg_396_reg_n_5_[3]\,
      I2 => zext_ln52_2_fu_840_p1(3),
      O => \SRL_SIG[0][4]_i_24_n_5\
    );
\SRL_SIG[0][4]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \SRL_SIG[0][4]_i_31_n_5\,
      I1 => \A00_reg_396_reg_n_5_[2]\,
      I2 => zext_ln52_2_fu_840_p1(2),
      O => \SRL_SIG[0][4]_i_25_n_5\
    );
\SRL_SIG[0][4]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \SRL_SIG[0][4]_i_36_n_5\,
      I1 => \SRL_SIG[0][4]_i_37_n_5\,
      I2 => arrayidx25_i_i494_load_01405_i_i_i_reg_334(2),
      I3 => i_op_assign_i_reg_384(2),
      I4 => arrayidx10_i_i539_load_01399_i_i_i_reg_371(2),
      O => \SRL_SIG[0][4]_i_26_n_5\
    );
\SRL_SIG[0][4]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \SRL_SIG[0][4]_i_31_n_5\,
      I1 => zext_ln52_2_fu_840_p1(2),
      I2 => \A00_reg_396_reg_n_5_[2]\,
      O => \SRL_SIG[0][4]_i_27_n_5\
    );
\SRL_SIG[0][4]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \A00_reg_396_reg_n_5_[1]\,
      I1 => i_op_assign_i_reg_384(0),
      I2 => arrayidx10_i_i539_load_01399_i_i_i_reg_371(0),
      I3 => arrayidx25_i_i494_load_01405_i_i_i_reg_334(0),
      O => \SRL_SIG[0][4]_i_28_n_5\
    );
\SRL_SIG[0][4]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \A00_reg_396_reg_n_5_[7]\,
      I1 => zext_ln52_2_fu_840_p1(7),
      O => \SRL_SIG[0][4]_i_29_n_5\
    );
\SRL_SIG[0][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8EE8E88E"
    )
        port map (
      I0 => \SRL_SIG[0][4]_i_18_n_5\,
      I1 => A01_reg_346(7),
      I2 => zext_ln52_2_fu_840_p1(7),
      I3 => \A00_reg_396_reg_n_5_[7]\,
      I4 => \SRL_SIG[0][7]_i_11_n_5\,
      O => \SRL_SIG[0][4]_i_3_n_5\
    );
\SRL_SIG[0][4]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00006A566A566A56"
    )
        port map (
      I0 => \SRL_SIG[0][4]_i_39_n_5\,
      I1 => \SRL_SIG[0][7]_i_14_n_5\,
      I2 => \SRL_SIG[0][4]_i_33_n_5\,
      I3 => \SRL_SIG[0][7]_i_15_n_5\,
      I4 => zext_ln52_2_fu_840_p1(7),
      I5 => \A00_reg_396_reg_n_5_[7]\,
      O => \SRL_SIG[0][4]_i_30_n_5\
    );
\SRL_SIG[0][4]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966996696969"
    )
        port map (
      I0 => i_op_assign_i_reg_384(1),
      I1 => arrayidx10_i_i539_load_01399_i_i_i_reg_371(1),
      I2 => arrayidx25_i_i494_load_01405_i_i_i_reg_334(1),
      I3 => arrayidx25_i_i494_load_01405_i_i_i_reg_334(0),
      I4 => arrayidx10_i_i539_load_01399_i_i_i_reg_371(0),
      I5 => i_op_assign_i_reg_384(0),
      O => \SRL_SIG[0][4]_i_31_n_5\
    );
\SRL_SIG[0][4]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8228"
    )
        port map (
      I0 => \A00_reg_396_reg_n_5_[1]\,
      I1 => arrayidx10_i_i539_load_01399_i_i_i_reg_371(0),
      I2 => i_op_assign_i_reg_384(0),
      I3 => arrayidx25_i_i494_load_01405_i_i_i_reg_334(0),
      O => \SRL_SIG[0][4]_i_32_n_5\
    );
\SRL_SIG[0][4]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => arrayidx25_i_i494_load_01405_i_i_i_reg_334(5),
      I1 => arrayidx10_i_i539_load_01399_i_i_i_reg_371(5),
      I2 => i_op_assign_i_reg_384(5),
      O => \SRL_SIG[0][4]_i_33_n_5\
    );
\SRL_SIG[0][4]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDD5D554D5545440"
    )
        port map (
      I0 => \SRL_SIG[0][4]_i_38_n_5\,
      I1 => arrayidx25_i_i494_load_01405_i_i_i_reg_334(2),
      I2 => arrayidx10_i_i539_load_01399_i_i_i_reg_371(2),
      I3 => i_op_assign_i_reg_384(2),
      I4 => \SRL_SIG[0][4]_i_37_n_5\,
      I5 => \SRL_SIG[0][4]_i_36_n_5\,
      O => \SRL_SIG[0][4]_i_34_n_5\
    );
\SRL_SIG[0][4]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => arrayidx25_i_i494_load_01405_i_i_i_reg_334(4),
      I1 => arrayidx10_i_i539_load_01399_i_i_i_reg_371(4),
      I2 => i_op_assign_i_reg_384(4),
      O => \SRL_SIG[0][4]_i_35_n_5\
    );
\SRL_SIG[0][4]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => i_op_assign_i_reg_384(1),
      I1 => arrayidx10_i_i539_load_01399_i_i_i_reg_371(1),
      I2 => arrayidx25_i_i494_load_01405_i_i_i_reg_334(1),
      I3 => arrayidx25_i_i494_load_01405_i_i_i_reg_334(0),
      I4 => arrayidx10_i_i539_load_01399_i_i_i_reg_371(0),
      I5 => i_op_assign_i_reg_384(0),
      O => \SRL_SIG[0][4]_i_36_n_5\
    );
\SRL_SIG[0][4]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => arrayidx25_i_i494_load_01405_i_i_i_reg_334(1),
      I1 => arrayidx10_i_i539_load_01399_i_i_i_reg_371(1),
      I2 => i_op_assign_i_reg_384(1),
      O => \SRL_SIG[0][4]_i_37_n_5\
    );
\SRL_SIG[0][4]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => arrayidx25_i_i494_load_01405_i_i_i_reg_334(3),
      I1 => arrayidx10_i_i539_load_01399_i_i_i_reg_371(3),
      I2 => i_op_assign_i_reg_384(3),
      O => \SRL_SIG[0][4]_i_38_n_5\
    );
\SRL_SIG[0][4]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => arrayidx25_i_i494_load_01405_i_i_i_reg_334(5),
      I1 => arrayidx10_i_i539_load_01399_i_i_i_reg_371(5),
      I2 => i_op_assign_i_reg_384(5),
      I3 => i_op_assign_i_reg_384(6),
      I4 => arrayidx10_i_i539_load_01399_i_i_i_reg_371(6),
      I5 => arrayidx25_i_i494_load_01405_i_i_i_reg_334(6),
      O => \SRL_SIG[0][4]_i_39_n_5\
    );
\SRL_SIG[0][4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BB2B22B"
    )
        port map (
      I0 => A01_reg_346(6),
      I1 => \SRL_SIG[0][4]_i_19_n_5\,
      I2 => \SRL_SIG[0][4]_i_20_n_5\,
      I3 => zext_ln52_2_fu_840_p1(6),
      I4 => \A00_reg_396_reg_n_5_[6]\,
      O => \SRL_SIG[0][4]_i_4_n_5\
    );
\SRL_SIG[0][4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF696900"
    )
        port map (
      I0 => \SRL_SIG[0][4]_i_21_n_5\,
      I1 => zext_ln52_2_fu_840_p1(5),
      I2 => \A00_reg_396_reg_n_5_[5]\,
      I3 => \SRL_SIG[0][4]_i_22_n_5\,
      I4 => A01_reg_346(5),
      O => \SRL_SIG[0][4]_i_5_n_5\
    );
\SRL_SIG[0][4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6900FF69"
    )
        port map (
      I0 => \SRL_SIG[0][4]_i_23_n_5\,
      I1 => zext_ln52_2_fu_840_p1(4),
      I2 => \A00_reg_396_reg_n_5_[4]\,
      I3 => A01_reg_346(4),
      I4 => \SRL_SIG[0][4]_i_24_n_5\,
      O => \SRL_SIG[0][4]_i_6_n_5\
    );
\SRL_SIG[0][4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DD4D44D"
    )
        port map (
      I0 => \SRL_SIG[0][4]_i_25_n_5\,
      I1 => A01_reg_346(3),
      I2 => \A00_reg_396_reg_n_5_[3]\,
      I3 => zext_ln52_2_fu_840_p1(3),
      I4 => \SRL_SIG[0][4]_i_26_n_5\,
      O => \SRL_SIG[0][4]_i_7_n_5\
    );
\SRL_SIG[0][4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D44444D444D4D444"
    )
        port map (
      I0 => \SRL_SIG[0][4]_i_27_n_5\,
      I1 => A01_reg_346(2),
      I2 => \A00_reg_396_reg_n_5_[1]\,
      I3 => arrayidx10_i_i539_load_01399_i_i_i_reg_371(0),
      I4 => i_op_assign_i_reg_384(0),
      I5 => arrayidx25_i_i494_load_01405_i_i_i_reg_334(0),
      O => \SRL_SIG[0][4]_i_8_n_5\
    );
\SRL_SIG[0][4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => A01_reg_346(1),
      I1 => \SRL_SIG[0][4]_i_28_n_5\,
      I2 => A01_reg_346(0),
      I3 => \A00_reg_396_reg_n_5_[0]\,
      O => \SRL_SIG[0][4]_i_9_n_5\
    );
\SRL_SIG[0][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln52_1_fu_854_p2(9),
      I1 => \^q\(1),
      I2 => trunc_ln304_1_i_reg_995(5),
      O => D(5)
    );
\SRL_SIG[0][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln52_1_fu_854_p2(10),
      I1 => \^q\(1),
      I2 => trunc_ln304_1_i_reg_995(6),
      O => D(6)
    );
\SRL_SIG[0][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888A888"
    )
        port map (
      I0 => gaussian_mat_data_full_n,
      I1 => \^q\(1),
      I2 => ap_block_pp1_stage0_subdone,
      I3 => ap_enable_reg_pp1_iter4_reg_n_5,
      I4 => \icmp_ln874_9_reg_976_pp1_iter3_reg_reg_n_5_[0]\,
      O => internal_full_n_reg(0)
    );
\SRL_SIG[0][7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => arrayidx25_i_i494_load_01405_i_i_i_reg_334(6),
      I1 => arrayidx10_i_i539_load_01399_i_i_i_reg_371(6),
      I2 => i_op_assign_i_reg_384(6),
      I3 => i_op_assign_i_reg_384(7),
      I4 => arrayidx10_i_i539_load_01399_i_i_i_reg_371(7),
      I5 => arrayidx25_i_i494_load_01405_i_i_i_reg_334(7),
      O => \SRL_SIG[0][7]_i_10_n_5\
    );
\SRL_SIG[0][7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B42D2D4B2D4B4BD2"
    )
        port map (
      I0 => \SRL_SIG[0][7]_i_15_n_5\,
      I1 => \SRL_SIG[0][7]_i_14_n_5\,
      I2 => \SRL_SIG[0][7]_i_16_n_5\,
      I3 => i_op_assign_i_reg_384(5),
      I4 => arrayidx10_i_i539_load_01399_i_i_i_reg_371(5),
      I5 => arrayidx25_i_i494_load_01405_i_i_i_reg_334(5),
      O => \SRL_SIG[0][7]_i_11_n_5\
    );
\SRL_SIG[0][7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => i_op_assign_i_reg_384(7),
      I1 => arrayidx10_i_i539_load_01399_i_i_i_reg_371(7),
      I2 => arrayidx25_i_i494_load_01405_i_i_i_reg_334(7),
      O => \SRL_SIG[0][7]_i_12_n_5\
    );
\SRL_SIG[0][7]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => arrayidx25_i_i494_load_01405_i_i_i_reg_334(7),
      I1 => arrayidx10_i_i539_load_01399_i_i_i_reg_371(7),
      I2 => i_op_assign_i_reg_384(7),
      O => \SRL_SIG[0][7]_i_13_n_5\
    );
\SRL_SIG[0][7]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => i_op_assign_i_reg_384(4),
      I1 => arrayidx10_i_i539_load_01399_i_i_i_reg_371(4),
      I2 => arrayidx25_i_i494_load_01405_i_i_i_reg_334(4),
      O => \SRL_SIG[0][7]_i_14_n_5\
    );
\SRL_SIG[0][7]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8FF00E8"
    )
        port map (
      I0 => arrayidx25_i_i494_load_01405_i_i_i_reg_334(3),
      I1 => arrayidx10_i_i539_load_01399_i_i_i_reg_371(3),
      I2 => i_op_assign_i_reg_384(3),
      I3 => \SRL_SIG[0][4]_i_35_n_5\,
      I4 => \SRL_SIG[0][4]_i_34_n_5\,
      O => \SRL_SIG[0][7]_i_15_n_5\
    );
\SRL_SIG[0][7]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => arrayidx25_i_i494_load_01405_i_i_i_reg_334(6),
      I1 => arrayidx10_i_i539_load_01399_i_i_i_reg_371(6),
      I2 => i_op_assign_i_reg_384(6),
      O => \SRL_SIG[0][7]_i_16_n_5\
    );
\SRL_SIG[0][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln52_1_fu_854_p2(11),
      I1 => \^q\(1),
      I2 => trunc_ln304_1_i_reg_995(7),
      O => D(7)
    );
\SRL_SIG[0][7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088A8AA28AA2A220"
    )
        port map (
      I0 => zext_ln52_2_fu_840_p1(9),
      I1 => \SRL_SIG[0][7]_i_8_n_5\,
      I2 => i_op_assign_i_reg_384(7),
      I3 => arrayidx10_i_i539_load_01399_i_i_i_reg_371(7),
      I4 => arrayidx25_i_i494_load_01405_i_i_i_reg_334(7),
      I5 => \SRL_SIG[0][7]_i_9_n_5\,
      O => \SRL_SIG[0][7]_i_4_n_5\
    );
\SRL_SIG[0][7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BE282828BEBEBE28"
    )
        port map (
      I0 => zext_ln52_2_fu_840_p1(8),
      I1 => \SRL_SIG[0][7]_i_10_n_5\,
      I2 => \SRL_SIG[0][7]_i_9_n_5\,
      I3 => \A00_reg_396_reg_n_5_[7]\,
      I4 => zext_ln52_2_fu_840_p1(7),
      I5 => \SRL_SIG[0][7]_i_11_n_5\,
      O => \SRL_SIG[0][7]_i_5_n_5\
    );
\SRL_SIG[0][7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBABAA2BAA2A220"
    )
        port map (
      I0 => zext_ln52_2_fu_840_p1(9),
      I1 => \SRL_SIG[0][7]_i_8_n_5\,
      I2 => i_op_assign_i_reg_384(7),
      I3 => arrayidx10_i_i539_load_01399_i_i_i_reg_371(7),
      I4 => arrayidx25_i_i494_load_01405_i_i_i_reg_334(7),
      I5 => \SRL_SIG[0][7]_i_9_n_5\,
      O => \SRL_SIG[0][7]_i_6_n_5\
    );
\SRL_SIG[0][7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6696969999696966"
    )
        port map (
      I0 => \SRL_SIG[0][7]_i_5_n_5\,
      I1 => \SRL_SIG[0][7]_i_12_n_5\,
      I2 => \SRL_SIG[0][7]_i_9_n_5\,
      I3 => \SRL_SIG[0][7]_i_13_n_5\,
      I4 => \SRL_SIG[0][7]_i_8_n_5\,
      I5 => zext_ln52_2_fu_840_p1(9),
      O => \SRL_SIG[0][7]_i_7_n_5\
    );
\SRL_SIG[0][7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => i_op_assign_i_reg_384(6),
      I1 => arrayidx10_i_i539_load_01399_i_i_i_reg_371(6),
      I2 => arrayidx25_i_i494_load_01405_i_i_i_reg_334(6),
      O => \SRL_SIG[0][7]_i_8_n_5\
    );
\SRL_SIG[0][7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D4404000FFFDFDD4"
    )
        port map (
      I0 => \SRL_SIG[0][7]_i_14_n_5\,
      I1 => i_op_assign_i_reg_384(5),
      I2 => arrayidx10_i_i539_load_01399_i_i_i_reg_371(5),
      I3 => arrayidx25_i_i494_load_01405_i_i_i_reg_334(5),
      I4 => \SRL_SIG[0][7]_i_15_n_5\,
      I5 => \SRL_SIG[0][7]_i_16_n_5\,
      O => \SRL_SIG[0][7]_i_9_n_5\
    );
\SRL_SIG_reg[0][4]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \SRL_SIG_reg[0][4]_i_2_n_5\,
      CO(6) => \SRL_SIG_reg[0][4]_i_2_n_6\,
      CO(5) => \SRL_SIG_reg[0][4]_i_2_n_7\,
      CO(4) => \SRL_SIG_reg[0][4]_i_2_n_8\,
      CO(3) => \SRL_SIG_reg[0][4]_i_2_n_9\,
      CO(2) => \SRL_SIG_reg[0][4]_i_2_n_10\,
      CO(1) => \SRL_SIG_reg[0][4]_i_2_n_11\,
      CO(0) => \SRL_SIG_reg[0][4]_i_2_n_12\,
      DI(7) => \SRL_SIG[0][4]_i_3_n_5\,
      DI(6) => \SRL_SIG[0][4]_i_4_n_5\,
      DI(5) => \SRL_SIG[0][4]_i_5_n_5\,
      DI(4) => \SRL_SIG[0][4]_i_6_n_5\,
      DI(3) => \SRL_SIG[0][4]_i_7_n_5\,
      DI(2) => \SRL_SIG[0][4]_i_8_n_5\,
      DI(1) => \SRL_SIG[0][4]_i_9_n_5\,
      DI(0) => '0',
      O(7 downto 3) => add_ln52_1_fu_854_p2(8 downto 4),
      O(2 downto 0) => \NLW_SRL_SIG_reg[0][4]_i_2_O_UNCONNECTED\(2 downto 0),
      S(7) => \SRL_SIG[0][4]_i_10_n_5\,
      S(6) => \SRL_SIG[0][4]_i_11_n_5\,
      S(5) => \SRL_SIG[0][4]_i_12_n_5\,
      S(4) => \SRL_SIG[0][4]_i_13_n_5\,
      S(3) => \SRL_SIG[0][4]_i_14_n_5\,
      S(2) => \SRL_SIG[0][4]_i_15_n_5\,
      S(1) => \SRL_SIG[0][4]_i_16_n_5\,
      S(0) => \SRL_SIG[0][4]_i_17_n_5\
    );
\SRL_SIG_reg[0][7]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \SRL_SIG_reg[0][4]_i_2_n_5\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_SRL_SIG_reg[0][7]_i_3_CO_UNCONNECTED\(7 downto 3),
      CO(2) => add_ln52_1_fu_854_p2(11),
      CO(1) => \NLW_SRL_SIG_reg[0][7]_i_3_CO_UNCONNECTED\(1),
      CO(0) => \SRL_SIG_reg[0][7]_i_3_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1) => \SRL_SIG[0][7]_i_4_n_5\,
      DI(0) => \SRL_SIG[0][7]_i_5_n_5\,
      O(7 downto 2) => \NLW_SRL_SIG_reg[0][7]_i_3_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => add_ln52_1_fu_854_p2(10 downto 9),
      S(7 downto 2) => B"000001",
      S(1) => \SRL_SIG[0][7]_i_6_n_5\,
      S(0) => \SRL_SIG[0][7]_i_7_n_5\
    );
\add_ln695_9_reg_947[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"551555D5"
    )
        port map (
      I0 => \empty_101_reg_322_reg_n_5_[0]\,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \icmp_ln882_7_reg_943_reg_n_5_[0]\,
      I4 => add_ln695_9_reg_947_reg(0),
      O => add_ln695_9_fu_577_p2(0)
    );
\add_ln695_9_reg_947[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_block_pp1_stage0_subdone,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter0,
      O => ap_condition_204
    );
\add_ln695_9_reg_947[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \add_ln695_9_reg_947[10]_i_3_n_5\,
      I1 => \add_ln695_9_reg_947[10]_i_4_n_5\,
      I2 => \add_ln695_9_reg_947[10]_i_5_n_5\,
      I3 => \add_ln695_9_reg_947[10]_i_6_n_5\,
      I4 => \icmp_ln882_7_reg_943[0]_i_5_n_5\,
      I5 => \add_ln695_9_reg_947[10]_i_7_n_5\,
      O => add_ln695_9_fu_577_p2(10)
    );
\add_ln695_9_reg_947[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => add_ln695_9_reg_947_reg(10),
      I1 => \icmp_ln882_7_reg_943_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => \empty_101_reg_322_reg_n_5_[10]\,
      O => \add_ln695_9_reg_947[10]_i_3_n_5\
    );
\add_ln695_9_reg_947[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => add_ln695_9_reg_947_reg(8),
      I1 => \icmp_ln882_7_reg_943_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => \empty_101_reg_322_reg_n_5_[8]\,
      O => \add_ln695_9_reg_947[10]_i_4_n_5\
    );
\add_ln695_9_reg_947[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => add_ln695_9_reg_947_reg(6),
      I1 => \icmp_ln882_7_reg_943_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => \empty_101_reg_322_reg_n_5_[6]\,
      O => \add_ln695_9_reg_947[10]_i_5_n_5\
    );
\add_ln695_9_reg_947[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAA2A00000000"
    )
        port map (
      I0 => \empty_101_reg_322_reg_n_5_[5]\,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \icmp_ln882_7_reg_943_reg_n_5_[0]\,
      I4 => add_ln695_9_reg_947_reg(5),
      I5 => \add_ln695_9_reg_947[5]_i_2_n_5\,
      O => \add_ln695_9_reg_947[10]_i_6_n_5\
    );
\add_ln695_9_reg_947[10]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => add_ln695_9_reg_947_reg(9),
      I1 => \icmp_ln882_7_reg_943_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => \empty_101_reg_322_reg_n_5_[9]\,
      O => \add_ln695_9_reg_947[10]_i_7_n_5\
    );
\add_ln695_9_reg_947[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \empty_101_reg_322_reg_n_5_[1]\,
      I1 => add_ln695_9_reg_947_reg(1),
      I2 => \empty_101_reg_322_reg_n_5_[0]\,
      I3 => \add_ln695_9_reg_947[8]_i_2_n_5\,
      I4 => add_ln695_9_reg_947_reg(0),
      O => add_ln695_9_fu_577_p2(1)
    );
\add_ln695_9_reg_947[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC5A5A3CCCAAAA"
    )
        port map (
      I0 => \empty_101_reg_322_reg_n_5_[2]\,
      I1 => add_ln695_9_reg_947_reg(2),
      I2 => \add_ln695_9_reg_947[2]_i_2_n_5\,
      I3 => add_ln695_9_reg_947_reg(1),
      I4 => \add_ln695_9_reg_947[8]_i_2_n_5\,
      I5 => \empty_101_reg_322_reg_n_5_[1]\,
      O => add_ln695_9_fu_577_p2(2)
    );
\add_ln695_9_reg_947[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => add_ln695_9_reg_947_reg(0),
      I1 => \icmp_ln882_7_reg_943_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => \empty_101_reg_322_reg_n_5_[0]\,
      O => \add_ln695_9_reg_947[2]_i_2_n_5\
    );
\add_ln695_9_reg_947[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC5A5A3CCCAAAA"
    )
        port map (
      I0 => \empty_101_reg_322_reg_n_5_[3]\,
      I1 => add_ln695_9_reg_947_reg(3),
      I2 => \add_ln695_9_reg_947[3]_i_2_n_5\,
      I3 => add_ln695_9_reg_947_reg(2),
      I4 => \add_ln695_9_reg_947[8]_i_2_n_5\,
      I5 => \empty_101_reg_322_reg_n_5_[2]\,
      O => add_ln695_9_fu_577_p2(3)
    );
\add_ln695_9_reg_947[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => \empty_101_reg_322_reg_n_5_[1]\,
      I1 => add_ln695_9_reg_947_reg(1),
      I2 => \empty_101_reg_322_reg_n_5_[0]\,
      I3 => \add_ln695_9_reg_947[8]_i_2_n_5\,
      I4 => add_ln695_9_reg_947_reg(0),
      O => \add_ln695_9_reg_947[3]_i_2_n_5\
    );
\add_ln695_9_reg_947[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC5A5A3CCCAAAA"
    )
        port map (
      I0 => \empty_101_reg_322_reg_n_5_[4]\,
      I1 => add_ln695_9_reg_947_reg(4),
      I2 => \add_ln695_9_reg_947[4]_i_2_n_5\,
      I3 => add_ln695_9_reg_947_reg(3),
      I4 => \add_ln695_9_reg_947[8]_i_2_n_5\,
      I5 => \empty_101_reg_322_reg_n_5_[3]\,
      O => add_ln695_9_fu_577_p2(4)
    );
\add_ln695_9_reg_947[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000A0A0C0000000"
    )
        port map (
      I0 => \empty_101_reg_322_reg_n_5_[2]\,
      I1 => add_ln695_9_reg_947_reg(2),
      I2 => \add_ln695_9_reg_947[2]_i_2_n_5\,
      I3 => add_ln695_9_reg_947_reg(1),
      I4 => \add_ln695_9_reg_947[8]_i_2_n_5\,
      I5 => \empty_101_reg_322_reg_n_5_[1]\,
      O => \add_ln695_9_reg_947[4]_i_2_n_5\
    );
\add_ln695_9_reg_947[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"551555D5AAEAAA2A"
    )
        port map (
      I0 => \empty_101_reg_322_reg_n_5_[5]\,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \icmp_ln882_7_reg_943_reg_n_5_[0]\,
      I4 => add_ln695_9_reg_947_reg(5),
      I5 => \add_ln695_9_reg_947[5]_i_2_n_5\,
      O => add_ln695_9_fu_577_p2(5)
    );
\add_ln695_9_reg_947[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000A0A0C0000000"
    )
        port map (
      I0 => \empty_101_reg_322_reg_n_5_[4]\,
      I1 => add_ln695_9_reg_947_reg(4),
      I2 => \add_ln695_9_reg_947[4]_i_2_n_5\,
      I3 => add_ln695_9_reg_947_reg(3),
      I4 => \add_ln695_9_reg_947[8]_i_2_n_5\,
      I5 => \empty_101_reg_322_reg_n_5_[3]\,
      O => \add_ln695_9_reg_947[5]_i_2_n_5\
    );
\add_ln695_9_reg_947[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"551555D5AAEAAA2A"
    )
        port map (
      I0 => \empty_101_reg_322_reg_n_5_[6]\,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \icmp_ln882_7_reg_943_reg_n_5_[0]\,
      I4 => add_ln695_9_reg_947_reg(6),
      I5 => \add_ln695_9_reg_947[10]_i_6_n_5\,
      O => add_ln695_9_fu_577_p2(6)
    );
\add_ln695_9_reg_947[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC5A5A3CCCAAAA"
    )
        port map (
      I0 => \empty_101_reg_322_reg_n_5_[7]\,
      I1 => add_ln695_9_reg_947_reg(7),
      I2 => \add_ln695_9_reg_947[10]_i_6_n_5\,
      I3 => add_ln695_9_reg_947_reg(6),
      I4 => \add_ln695_9_reg_947[8]_i_2_n_5\,
      I5 => \empty_101_reg_322_reg_n_5_[6]\,
      O => add_ln695_9_fu_577_p2(7)
    );
\add_ln695_9_reg_947[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DE2E2E2E2E2E2E2"
    )
        port map (
      I0 => \empty_101_reg_322_reg_n_5_[8]\,
      I1 => \add_ln695_9_reg_947[8]_i_2_n_5\,
      I2 => add_ln695_9_reg_947_reg(8),
      I3 => \add_ln695_9_reg_947[10]_i_5_n_5\,
      I4 => \add_ln695_9_reg_947[10]_i_6_n_5\,
      I5 => \icmp_ln882_7_reg_943[0]_i_5_n_5\,
      O => add_ln695_9_fu_577_p2(8)
    );
\add_ln695_9_reg_947[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \icmp_ln882_7_reg_943_reg_n_5_[0]\,
      I1 => ap_enable_reg_pp1_iter1,
      I2 => ap_CS_fsm_pp1_stage0,
      O => \add_ln695_9_reg_947[8]_i_2_n_5\
    );
\add_ln695_9_reg_947[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \add_ln695_9_reg_947[10]_i_7_n_5\,
      I1 => \icmp_ln882_7_reg_943[0]_i_5_n_5\,
      I2 => \add_ln695_9_reg_947[10]_i_6_n_5\,
      I3 => \add_ln695_9_reg_947[10]_i_5_n_5\,
      I4 => \add_ln695_9_reg_947[10]_i_4_n_5\,
      O => add_ln695_9_fu_577_p2(9)
    );
\add_ln695_9_reg_947_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_204,
      D => add_ln695_9_fu_577_p2(0),
      Q => add_ln695_9_reg_947_reg(0),
      R => '0'
    );
\add_ln695_9_reg_947_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_204,
      D => add_ln695_9_fu_577_p2(10),
      Q => add_ln695_9_reg_947_reg(10),
      R => '0'
    );
\add_ln695_9_reg_947_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_204,
      D => add_ln695_9_fu_577_p2(1),
      Q => add_ln695_9_reg_947_reg(1),
      R => '0'
    );
\add_ln695_9_reg_947_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_204,
      D => add_ln695_9_fu_577_p2(2),
      Q => add_ln695_9_reg_947_reg(2),
      R => '0'
    );
\add_ln695_9_reg_947_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_204,
      D => add_ln695_9_fu_577_p2(3),
      Q => add_ln695_9_reg_947_reg(3),
      R => '0'
    );
\add_ln695_9_reg_947_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_204,
      D => add_ln695_9_fu_577_p2(4),
      Q => add_ln695_9_reg_947_reg(4),
      R => '0'
    );
\add_ln695_9_reg_947_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_204,
      D => add_ln695_9_fu_577_p2(5),
      Q => add_ln695_9_reg_947_reg(5),
      R => '0'
    );
\add_ln695_9_reg_947_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_204,
      D => add_ln695_9_fu_577_p2(6),
      Q => add_ln695_9_reg_947_reg(6),
      R => '0'
    );
\add_ln695_9_reg_947_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_204,
      D => add_ln695_9_fu_577_p2(7),
      Q => add_ln695_9_reg_947_reg(7),
      R => '0'
    );
\add_ln695_9_reg_947_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_204,
      D => add_ln695_9_fu_577_p2(8),
      Q => add_ln695_9_reg_947_reg(8),
      R => '0'
    );
\add_ln695_9_reg_947_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_204,
      D => add_ln695_9_fu_577_p2(9),
      Q => add_ln695_9_reg_947_reg(9),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => \ap_CS_fsm[0]_i_2_n_5\,
      I2 => \ap_CS_fsm_reg[0]_0\,
      I3 => \^q\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \empty_99_reg_298[7]_i_2_n_5\,
      I1 => \cmp_i_i362_i_i_i_i_reg_939[0]_i_2_n_5\,
      I2 => empty_99_reg_298_reg(0),
      I3 => empty_99_reg_298_reg(1),
      I4 => empty_99_reg_298_reg(10),
      I5 => empty_99_reg_298_reg(2),
      O => \ap_CS_fsm[0]_i_2_n_5\
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[0]_0\,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \ap_CS_fsm[1]_i_3_n_5\,
      I3 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
        port map (
      I0 => \icmp_ln882_reg_897_reg_n_5_[0]\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => gray_img_src_data_empty_n,
      I3 => icmp_ln882_fu_467_p2,
      O => \ap_CS_fsm[1]_i_3_n_5\
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808080008080"
    )
        port map (
      I0 => icmp_ln882_fu_467_p2,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \icmp_ln882_reg_897_reg_n_5_[0]\,
      I4 => ap_enable_reg_pp0_iter1_reg_n_5,
      I5 => gray_img_src_data_empty_n,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => p_0_in0,
      I1 => \^q\(1),
      I2 => gaussian_mat_data_full_n,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFAAAA"
    )
        port map (
      I0 => p_1_in7_in,
      I1 => ap_block_pp1_stage0_subdone,
      I2 => ap_enable_reg_pp1_iter3_reg_n_5,
      I3 => ap_enable_reg_pp1_iter2,
      I4 => ap_CS_fsm_pp1_stage0,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => \ap_CS_fsm[0]_i_2_n_5\,
      O => p_1_in7_in
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444F4444444"
    )
        port map (
      I0 => gaussian_mat_data_full_n,
      I1 => \^q\(1),
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_block_pp1_stage0_subdone,
      I4 => ap_enable_reg_pp1_iter3_reg_n_5,
      I5 => ap_enable_reg_pp1_iter2,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage0,
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => p_0_in0,
      R => SR(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state5,
      R => SR(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_pp1_stage0,
      R => SR(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => \^q\(1),
      R => SR(0)
    );
ap_enable_reg_pp0_iter0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A800A8A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \ap_CS_fsm_reg[0]_0\,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \ap_CS_fsm[1]_i_3_n_5\,
      I4 => ap_CS_fsm_pp0_stage0,
      O => ap_enable_reg_pp0_iter0_i_1_n_5
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0_i_1_n_5,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F40404000000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[0]_0\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => ap_enable_reg_pp0_iter1_i_2_n_5,
      I3 => \ap_CS_fsm[1]_i_3_n_5\,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_rst_n,
      O => ap_enable_reg_pp0_iter1_i_1_n_5
    );
ap_enable_reg_pp0_iter1_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => gray_img_src_data_empty_n,
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => \icmp_ln882_reg_897_reg_n_5_[0]\,
      O => ap_enable_reg_pp0_iter1_i_2_n_5
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1_i_1_n_5,
      Q => ap_enable_reg_pp0_iter1_reg_n_5,
      R => '0'
    );
\ap_enable_reg_pp1_iter0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F0000000000"
    )
        port map (
      I0 => ap_block_pp1_stage0_subdone,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => icmp_ln882_7_fu_571_p2,
      I3 => p_1_in7_in,
      I4 => ap_enable_reg_pp1_iter0,
      I5 => ap_rst_n,
      O => \ap_enable_reg_pp1_iter0_i_1__1_n_5\
    );
ap_enable_reg_pp1_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp1_iter0_i_1__1_n_5\,
      Q => ap_enable_reg_pp1_iter0,
      R => '0'
    );
ap_enable_reg_pp1_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => ap_enable_reg_pp1_iter0,
      Q => ap_enable_reg_pp1_iter1,
      R => SR(0)
    );
ap_enable_reg_pp1_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => ap_enable_reg_pp1_iter1,
      Q => ap_enable_reg_pp1_iter2,
      R => SR(0)
    );
ap_enable_reg_pp1_iter3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C000A0"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter3_reg_n_5,
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ap_rst_n,
      I3 => p_1_in7_in,
      I4 => ap_block_pp1_stage0_subdone,
      O => ap_enable_reg_pp1_iter3_i_1_n_5
    );
ap_enable_reg_pp1_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter3_i_1_n_5,
      Q => ap_enable_reg_pp1_iter3_reg_n_5,
      R => '0'
    );
ap_enable_reg_pp1_iter4_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000C0000000AA00"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter4_reg_n_5,
      I1 => ap_enable_reg_pp1_iter3_reg_n_5,
      I2 => ap_enable_reg_pp1_iter2,
      I3 => ap_rst_n,
      I4 => p_1_in7_in,
      I5 => ap_block_pp1_stage0_subdone,
      O => ap_enable_reg_pp1_iter4_i_1_n_5
    );
ap_enable_reg_pp1_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter4_i_1_n_5,
      Q => ap_enable_reg_pp1_iter4_reg_n_5,
      R => '0'
    );
\ap_phi_reg_pp1_iter2_buf2_V_reg_421[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88080000"
    )
        port map (
      I0 => ap_block_pp1_stage0_subdone,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => \cmp_i_i362_i_i_i_i_reg_939_reg_n_5_[0]\,
      I3 => \icmp_ln882_7_reg_943_reg_n_5_[0]\,
      I4 => ap_enable_reg_pp1_iter1,
      O => \ap_phi_reg_pp1_iter2_buf2_V_reg_421[7]_i_1_n_5\
    );
\ap_phi_reg_pp1_iter2_buf2_V_reg_421[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_block_pp1_stage0_subdone,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      O => \ap_phi_reg_pp1_iter2_buf2_V_reg_421[7]_i_2_n_5\
    );
\ap_phi_reg_pp1_iter2_buf2_V_reg_421_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp1_iter2_buf2_V_reg_421[7]_i_2_n_5\,
      D => \ap_phi_reg_pp1_iter2_buf2_V_reg_421_reg[7]_0\(0),
      Q => ap_phi_reg_pp1_iter2_buf2_V_reg_421(0),
      R => \ap_phi_reg_pp1_iter2_buf2_V_reg_421[7]_i_1_n_5\
    );
\ap_phi_reg_pp1_iter2_buf2_V_reg_421_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp1_iter2_buf2_V_reg_421[7]_i_2_n_5\,
      D => \ap_phi_reg_pp1_iter2_buf2_V_reg_421_reg[7]_0\(1),
      Q => ap_phi_reg_pp1_iter2_buf2_V_reg_421(1),
      R => \ap_phi_reg_pp1_iter2_buf2_V_reg_421[7]_i_1_n_5\
    );
\ap_phi_reg_pp1_iter2_buf2_V_reg_421_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp1_iter2_buf2_V_reg_421[7]_i_2_n_5\,
      D => \ap_phi_reg_pp1_iter2_buf2_V_reg_421_reg[7]_0\(2),
      Q => ap_phi_reg_pp1_iter2_buf2_V_reg_421(2),
      R => \ap_phi_reg_pp1_iter2_buf2_V_reg_421[7]_i_1_n_5\
    );
\ap_phi_reg_pp1_iter2_buf2_V_reg_421_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp1_iter2_buf2_V_reg_421[7]_i_2_n_5\,
      D => \ap_phi_reg_pp1_iter2_buf2_V_reg_421_reg[7]_0\(3),
      Q => ap_phi_reg_pp1_iter2_buf2_V_reg_421(3),
      R => \ap_phi_reg_pp1_iter2_buf2_V_reg_421[7]_i_1_n_5\
    );
\ap_phi_reg_pp1_iter2_buf2_V_reg_421_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp1_iter2_buf2_V_reg_421[7]_i_2_n_5\,
      D => \ap_phi_reg_pp1_iter2_buf2_V_reg_421_reg[7]_0\(4),
      Q => ap_phi_reg_pp1_iter2_buf2_V_reg_421(4),
      R => \ap_phi_reg_pp1_iter2_buf2_V_reg_421[7]_i_1_n_5\
    );
\ap_phi_reg_pp1_iter2_buf2_V_reg_421_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp1_iter2_buf2_V_reg_421[7]_i_2_n_5\,
      D => \ap_phi_reg_pp1_iter2_buf2_V_reg_421_reg[7]_0\(5),
      Q => ap_phi_reg_pp1_iter2_buf2_V_reg_421(5),
      R => \ap_phi_reg_pp1_iter2_buf2_V_reg_421[7]_i_1_n_5\
    );
\ap_phi_reg_pp1_iter2_buf2_V_reg_421_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp1_iter2_buf2_V_reg_421[7]_i_2_n_5\,
      D => \ap_phi_reg_pp1_iter2_buf2_V_reg_421_reg[7]_0\(6),
      Q => ap_phi_reg_pp1_iter2_buf2_V_reg_421(6),
      R => \ap_phi_reg_pp1_iter2_buf2_V_reg_421[7]_i_1_n_5\
    );
\ap_phi_reg_pp1_iter2_buf2_V_reg_421_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp1_iter2_buf2_V_reg_421[7]_i_2_n_5\,
      D => \ap_phi_reg_pp1_iter2_buf2_V_reg_421_reg[7]_0\(7),
      Q => ap_phi_reg_pp1_iter2_buf2_V_reg_421(7),
      R => \ap_phi_reg_pp1_iter2_buf2_V_reg_421[7]_i_1_n_5\
    );
\ap_phi_reg_pp1_iter3_buf2_V_reg_421_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_0_V_ce0,
      D => ap_phi_reg_pp1_iter2_buf2_V_reg_421(0),
      Q => ap_phi_reg_pp1_iter3_buf2_V_reg_421(0),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_buf2_V_reg_421_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_0_V_ce0,
      D => ap_phi_reg_pp1_iter2_buf2_V_reg_421(1),
      Q => ap_phi_reg_pp1_iter3_buf2_V_reg_421(1),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_buf2_V_reg_421_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_0_V_ce0,
      D => ap_phi_reg_pp1_iter2_buf2_V_reg_421(2),
      Q => ap_phi_reg_pp1_iter3_buf2_V_reg_421(2),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_buf2_V_reg_421_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_0_V_ce0,
      D => ap_phi_reg_pp1_iter2_buf2_V_reg_421(3),
      Q => ap_phi_reg_pp1_iter3_buf2_V_reg_421(3),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_buf2_V_reg_421_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_0_V_ce0,
      D => ap_phi_reg_pp1_iter2_buf2_V_reg_421(4),
      Q => ap_phi_reg_pp1_iter3_buf2_V_reg_421(4),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_buf2_V_reg_421_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_0_V_ce0,
      D => ap_phi_reg_pp1_iter2_buf2_V_reg_421(5),
      Q => ap_phi_reg_pp1_iter3_buf2_V_reg_421(5),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_buf2_V_reg_421_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_0_V_ce0,
      D => ap_phi_reg_pp1_iter2_buf2_V_reg_421(6),
      Q => ap_phi_reg_pp1_iter3_buf2_V_reg_421(6),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_buf2_V_reg_421_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_0_V_ce0,
      D => ap_phi_reg_pp1_iter2_buf2_V_reg_421(7),
      Q => ap_phi_reg_pp1_iter3_buf2_V_reg_421(7),
      R => '0'
    );
\arrayidx10_i_i539_load_01399_i_i_i_reg_371_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => A00_reg_3960,
      D => zext_ln52_2_fu_840_p1(2),
      Q => arrayidx10_i_i539_load_01399_i_i_i_reg_371(0),
      R => A00_reg_396
    );
\arrayidx10_i_i539_load_01399_i_i_i_reg_371_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => A00_reg_3960,
      D => zext_ln52_2_fu_840_p1(3),
      Q => arrayidx10_i_i539_load_01399_i_i_i_reg_371(1),
      R => A00_reg_396
    );
\arrayidx10_i_i539_load_01399_i_i_i_reg_371_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => A00_reg_3960,
      D => zext_ln52_2_fu_840_p1(4),
      Q => arrayidx10_i_i539_load_01399_i_i_i_reg_371(2),
      R => A00_reg_396
    );
\arrayidx10_i_i539_load_01399_i_i_i_reg_371_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => A00_reg_3960,
      D => zext_ln52_2_fu_840_p1(5),
      Q => arrayidx10_i_i539_load_01399_i_i_i_reg_371(3),
      R => A00_reg_396
    );
\arrayidx10_i_i539_load_01399_i_i_i_reg_371_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => A00_reg_3960,
      D => zext_ln52_2_fu_840_p1(6),
      Q => arrayidx10_i_i539_load_01399_i_i_i_reg_371(4),
      R => A00_reg_396
    );
\arrayidx10_i_i539_load_01399_i_i_i_reg_371_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => A00_reg_3960,
      D => zext_ln52_2_fu_840_p1(7),
      Q => arrayidx10_i_i539_load_01399_i_i_i_reg_371(5),
      R => A00_reg_396
    );
\arrayidx10_i_i539_load_01399_i_i_i_reg_371_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => A00_reg_3960,
      D => zext_ln52_2_fu_840_p1(8),
      Q => arrayidx10_i_i539_load_01399_i_i_i_reg_371(6),
      R => A00_reg_396
    );
\arrayidx10_i_i539_load_01399_i_i_i_reg_371_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => A00_reg_3960,
      D => zext_ln52_2_fu_840_p1(9),
      Q => arrayidx10_i_i539_load_01399_i_i_i_reg_371(7),
      R => A00_reg_396
    );
\arrayidx25_i_i494_load_01405_i_i_i_reg_334_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => A00_reg_3960,
      D => call_ret_i_i_i_reg_990(0),
      Q => arrayidx25_i_i494_load_01405_i_i_i_reg_334(0),
      R => A00_reg_396
    );
\arrayidx25_i_i494_load_01405_i_i_i_reg_334_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => A00_reg_3960,
      D => call_ret_i_i_i_reg_990(1),
      Q => arrayidx25_i_i494_load_01405_i_i_i_reg_334(1),
      R => A00_reg_396
    );
\arrayidx25_i_i494_load_01405_i_i_i_reg_334_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => A00_reg_3960,
      D => call_ret_i_i_i_reg_990(2),
      Q => arrayidx25_i_i494_load_01405_i_i_i_reg_334(2),
      R => A00_reg_396
    );
\arrayidx25_i_i494_load_01405_i_i_i_reg_334_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => A00_reg_3960,
      D => call_ret_i_i_i_reg_990(3),
      Q => arrayidx25_i_i494_load_01405_i_i_i_reg_334(3),
      R => A00_reg_396
    );
\arrayidx25_i_i494_load_01405_i_i_i_reg_334_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => A00_reg_3960,
      D => call_ret_i_i_i_reg_990(4),
      Q => arrayidx25_i_i494_load_01405_i_i_i_reg_334(4),
      R => A00_reg_396
    );
\arrayidx25_i_i494_load_01405_i_i_i_reg_334_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => A00_reg_3960,
      D => call_ret_i_i_i_reg_990(5),
      Q => arrayidx25_i_i494_load_01405_i_i_i_reg_334(5),
      R => A00_reg_396
    );
\arrayidx25_i_i494_load_01405_i_i_i_reg_334_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => A00_reg_3960,
      D => call_ret_i_i_i_reg_990(6),
      Q => arrayidx25_i_i494_load_01405_i_i_i_reg_334(6),
      R => A00_reg_396
    );
\arrayidx25_i_i494_load_01405_i_i_i_reg_334_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => A00_reg_3960,
      D => call_ret_i_i_i_reg_990(7),
      Q => arrayidx25_i_i494_load_01405_i_i_i_reg_334(7),
      R => A00_reg_396
    );
buf_0_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_21
     port map (
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DOUTBDOUT(7 downto 0) => buf_0_V_q0(7 downto 0),
      E(0) => \^e\(0),
      Q(10 downto 0) => empty_101_reg_322_pp1_iter1_reg(10 downto 0),
      ap_block_pp1_stage0_subdone => ap_block_pp1_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp1_iter1 => ap_enable_reg_pp1_iter1,
      buf_0_V_ce0 => buf_0_V_ce0,
      \empty_reg_287_reg[0]\ => ap_enable_reg_pp0_iter1_reg_n_5,
      \empty_reg_287_reg[0]_0\ => \icmp_ln882_reg_897_reg_n_5_[0]\,
      gray_img_src_data_empty_n => gray_img_src_data_empty_n,
      icmp_ln882_fu_467_p2 => icmp_ln882_fu_467_p2,
      p_46_in => p_46_in,
      \p_load8_reg_952_reg[1]\ => \p_load8_reg_952_reg[1]_0\,
      ram_reg_bram_0(10 downto 0) => empty_reg_287_reg(10 downto 0),
      ram_reg_bram_0_0(10) => \empty_101_reg_322_reg_n_5_[10]\,
      ram_reg_bram_0_0(9) => \empty_101_reg_322_reg_n_5_[9]\,
      ram_reg_bram_0_0(8) => \empty_101_reg_322_reg_n_5_[8]\,
      ram_reg_bram_0_0(7) => \empty_101_reg_322_reg_n_5_[7]\,
      ram_reg_bram_0_0(6) => \empty_101_reg_322_reg_n_5_[6]\,
      ram_reg_bram_0_0(5) => \empty_101_reg_322_reg_n_5_[5]\,
      ram_reg_bram_0_0(4) => \empty_101_reg_322_reg_n_5_[4]\,
      ram_reg_bram_0_0(3) => \empty_101_reg_322_reg_n_5_[3]\,
      ram_reg_bram_0_0(2) => \empty_101_reg_322_reg_n_5_[2]\,
      ram_reg_bram_0_0(1) => \empty_101_reg_322_reg_n_5_[1]\,
      ram_reg_bram_0_0(0) => \empty_101_reg_322_reg_n_5_[0]\,
      ram_reg_bram_0_1(1 downto 0) => p_load8_reg_952(1 downto 0),
      ram_reg_bram_0_2(1) => ap_CS_fsm_pp1_stage0,
      ram_reg_bram_0_2(0) => ap_CS_fsm_pp0_stage0,
      ram_reg_bram_0_3 => \icmp_ln882_7_reg_943_reg_n_5_[0]\,
      ram_reg_bram_0_4 => \cmp_i_i362_i_i_i_i_reg_939_reg_n_5_[0]\
    );
buf_1_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_22
     port map (
      D(7 downto 0) => add_ln52_3_fu_758_p2(11 downto 4),
      DI(3) => buf_2_V_U_n_28,
      DI(2) => buf_2_V_U_n_29,
      DI(1) => buf_2_V_U_n_30,
      DI(0) => buf_2_V_U_n_31,
      DOUTBDOUT(7 downto 0) => buf_1_V_q0(7 downto 0),
      O(7) => buf_1_V_U_n_13,
      O(6) => buf_1_V_U_n_14,
      O(5) => buf_1_V_U_n_15,
      O(4) => buf_1_V_U_n_16,
      O(3) => buf_1_V_U_n_17,
      O(2) => buf_1_V_U_n_18,
      O(1) => buf_1_V_U_n_19,
      O(0) => buf_1_V_U_n_20,
      Q(10 downto 0) => empty_101_reg_322_pp1_iter1_reg(10 downto 0),
      S(1) => buf_2_V_U_n_34,
      S(0) => buf_2_V_U_n_35,
      ap_block_pp1_stage0_subdone => ap_block_pp1_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter1 => ap_enable_reg_pp1_iter1,
      \arrayidx10_i_i539_load_01399_i_i_i_reg_371_reg[7]\(4 downto 3) => add_ln50_3_fu_714_p2(9 downto 8),
      \arrayidx10_i_i539_load_01399_i_i_i_reg_371_reg[7]\(2 downto 0) => add_ln50_3_fu_714_p2(2 downto 0),
      buf_0_V_ce0 => buf_0_V_ce0,
      empty_97_fu_130(1 downto 0) => empty_97_fu_130(1 downto 0),
      gray_img_src_data_empty_n => gray_img_src_data_empty_n,
      \i_op_assign_i_reg_384_reg[2]\ => buf_1_V_U_n_31,
      ram_reg_bram_0 => buf_1_V_U_n_26,
      ram_reg_bram_0_0 => buf_1_V_U_n_27,
      ram_reg_bram_0_1 => buf_1_V_U_n_28,
      ram_reg_bram_0_10(10 downto 0) => zext_ln538_reg_906_reg(10 downto 0),
      ram_reg_bram_0_11 => \icmp_ln882_7_reg_943_reg_n_5_[0]\,
      ram_reg_bram_0_12(1 downto 0) => p_load8_reg_952(1 downto 0),
      ram_reg_bram_0_2 => buf_1_V_U_n_29,
      ram_reg_bram_0_3 => buf_1_V_U_n_30,
      ram_reg_bram_0_4(1) => ap_CS_fsm_pp1_stage0,
      ram_reg_bram_0_4(0) => ap_CS_fsm_pp0_stage0,
      ram_reg_bram_0_5 => \icmp_ln882_reg_897_reg_n_5_[0]\,
      ram_reg_bram_0_6 => ap_enable_reg_pp0_iter1_reg_n_5,
      ram_reg_bram_0_7(7 downto 0) => \ap_phi_reg_pp1_iter2_buf2_V_reg_421_reg[7]_0\(7 downto 0),
      ram_reg_bram_0_8 => \cmp_i_i362_i_i_i_i_reg_939_reg_n_5_[0]\,
      ram_reg_bram_0_9(10) => \empty_101_reg_322_reg_n_5_[10]\,
      ram_reg_bram_0_9(9) => \empty_101_reg_322_reg_n_5_[9]\,
      ram_reg_bram_0_9(8) => \empty_101_reg_322_reg_n_5_[8]\,
      ram_reg_bram_0_9(7) => \empty_101_reg_322_reg_n_5_[7]\,
      ram_reg_bram_0_9(6) => \empty_101_reg_322_reg_n_5_[6]\,
      ram_reg_bram_0_9(5) => \empty_101_reg_322_reg_n_5_[5]\,
      ram_reg_bram_0_9(4) => \empty_101_reg_322_reg_n_5_[4]\,
      ram_reg_bram_0_9(3) => \empty_101_reg_322_reg_n_5_[3]\,
      ram_reg_bram_0_9(2) => \empty_101_reg_322_reg_n_5_[2]\,
      ram_reg_bram_0_9(1) => \empty_101_reg_322_reg_n_5_[1]\,
      ram_reg_bram_0_9(0) => \empty_101_reg_322_reg_n_5_[0]\,
      src_buf2_V_2_reg_985(6 downto 0) => src_buf2_V_2_reg_985(7 downto 1),
      \src_buf2_V_2_reg_985_reg[6]\(4 downto 0) => buf_0_V_q0(6 downto 2),
      \src_buf2_V_2_reg_985_reg[6]_0\(4 downto 0) => buf_2_V_q0(6 downto 2),
      \trunc_ln304_1_i_reg_995[3]_i_16\(0) => \trunc_ln304_1_i_reg_995[7]_i_22_n_5\,
      \trunc_ln304_1_i_reg_995[3]_i_16_0\(3) => \trunc_ln304_1_i_reg_995[7]_i_28_n_5\,
      \trunc_ln304_1_i_reg_995[3]_i_16_0\(2) => \trunc_ln304_1_i_reg_995[7]_i_29_n_5\,
      \trunc_ln304_1_i_reg_995[3]_i_16_0\(1) => \trunc_ln304_1_i_reg_995[7]_i_30_n_5\,
      \trunc_ln304_1_i_reg_995[3]_i_16_0\(0) => zext_ln46_1_fu_644_p1(0),
      \trunc_ln304_1_i_reg_995[7]_i_42\(4 downto 0) => src_buf1_V_2_reg_980(6 downto 2),
      \trunc_ln304_1_i_reg_995[7]_i_42_0\(4 downto 0) => call_ret_i_i_i_reg_990(6 downto 2),
      \trunc_ln304_1_i_reg_995[7]_i_5\(6 downto 0) => i_op_assign_i_reg_384(7 downto 1),
      \trunc_ln304_1_i_reg_995[7]_i_5_0\(6) => \A00_reg_396_reg_n_5_[7]\,
      \trunc_ln304_1_i_reg_995[7]_i_5_0\(5) => \A00_reg_396_reg_n_5_[6]\,
      \trunc_ln304_1_i_reg_995[7]_i_5_0\(4) => \A00_reg_396_reg_n_5_[5]\,
      \trunc_ln304_1_i_reg_995[7]_i_5_0\(3) => \A00_reg_396_reg_n_5_[4]\,
      \trunc_ln304_1_i_reg_995[7]_i_5_0\(2) => \A00_reg_396_reg_n_5_[3]\,
      \trunc_ln304_1_i_reg_995[7]_i_5_0\(1) => \A00_reg_396_reg_n_5_[2]\,
      \trunc_ln304_1_i_reg_995[7]_i_5_0\(0) => \A00_reg_396_reg_n_5_[1]\,
      \trunc_ln304_1_i_reg_995_reg[3]\ => buf_2_V_U_n_25,
      \trunc_ln304_1_i_reg_995_reg[3]_0\(0) => buf_2_V_U_n_39,
      \trunc_ln304_1_i_reg_995_reg[3]_1\(2) => buf_2_V_U_n_36,
      \trunc_ln304_1_i_reg_995_reg[3]_1\(1) => buf_2_V_U_n_37,
      \trunc_ln304_1_i_reg_995_reg[3]_1\(0) => buf_2_V_U_n_38,
      \trunc_ln304_1_i_reg_995_reg[3]_2\ => buf_2_V_U_n_24,
      \trunc_ln304_1_i_reg_995_reg[3]_3\ => buf_2_V_U_n_23,
      \trunc_ln304_1_i_reg_995_reg[3]_4\ => buf_2_V_U_n_22,
      \trunc_ln304_1_i_reg_995_reg[3]_5\ => buf_2_V_U_n_21,
      \trunc_ln304_1_i_reg_995_reg[7]\(6 downto 1) => ap_phi_reg_pp1_iter3_buf2_V_reg_421(7 downto 2),
      \trunc_ln304_1_i_reg_995_reg[7]\(0) => ap_phi_reg_pp1_iter3_buf2_V_reg_421(0),
      \trunc_ln304_1_i_reg_995_reg[7]_0\ => buf_2_V_U_n_12,
      \trunc_ln304_1_i_reg_995_reg[7]_1\(0) => \trunc_ln304_1_i_reg_995[7]_i_11_n_5\,
      \trunc_ln304_1_i_reg_995_reg[7]_2\ => \trunc_ln304_1_i_reg_995[7]_i_17_n_5\,
      \trunc_ln304_1_i_reg_995_reg[7]_i_23\ => \trunc_ln304_1_i_reg_995[3]_i_27_n_5\,
      \trunc_ln304_1_i_reg_995_reg[7]_i_23_0\ => buf_2_V_U_n_26,
      \trunc_ln304_1_i_reg_995_reg[7]_i_23_1\(4 downto 0) => arrayidx10_i_i539_load_01399_i_i_i_reg_371(7 downto 3),
      \trunc_ln304_1_i_reg_995_reg[7]_i_23_2\ => \trunc_ln304_1_i_reg_995[7]_i_70_n_5\,
      \trunc_ln304_1_i_reg_995_reg[7]_i_23_3\ => buf_2_V_U_n_32,
      \trunc_ln304_1_i_reg_995_reg[7]_i_23_4\ => \trunc_ln304_1_i_reg_995[7]_i_72_n_5\,
      \trunc_ln304_1_i_reg_995_reg[7]_i_23_5\ => \trunc_ln304_1_i_reg_995[7]_i_73_n_5\,
      \trunc_ln304_1_i_reg_995_reg[7]_i_3\ => ap_enable_reg_pp1_iter4_reg_n_5,
      \trunc_ln304_1_i_reg_995_reg[7]_i_3_0\ => \icmp_ln882_7_reg_943_pp1_iter3_reg_reg_n_5_[0]\,
      \trunc_ln304_1_i_reg_995_reg[7]_i_3_1\(4 downto 0) => A01_reg_346(7 downto 3),
      \trunc_ln304_1_i_reg_995_reg[7]_i_3_2\(5 downto 0) => arrayidx25_i_i494_load_01405_i_i_i_reg_334(7 downto 2),
      \trunc_ln304_1_i_reg_995_reg[7]_i_7\ => \trunc_ln304_1_i_reg_995[7]_i_53_n_5\,
      \trunc_ln304_1_i_reg_995_reg[7]_i_7_0\ => \trunc_ln304_1_i_reg_995[7]_i_52_n_5\,
      \trunc_ln304_1_i_reg_995_reg[7]_i_7_1\ => \trunc_ln304_1_i_reg_995[7]_i_51_n_5\,
      \trunc_ln304_1_i_reg_995_reg[7]_i_7_2\ => \trunc_ln304_1_i_reg_995[7]_i_50_n_5\,
      \trunc_ln304_1_i_reg_995_reg[7]_i_8\ => \trunc_ln304_1_i_reg_995[7]_i_56_n_5\,
      \trunc_ln304_1_i_reg_995_reg[7]_i_8_0\ => buf_2_V_U_n_27,
      \trunc_ln304_1_i_reg_995_reg[7]_i_8_1\ => \trunc_ln304_1_i_reg_995[7]_i_57_n_5\,
      \trunc_ln304_1_i_reg_995_reg[7]_i_8_2\ => \trunc_ln304_1_i_reg_995[7]_i_58_n_5\,
      zext_ln46_fu_640_p1(6 downto 0) => zext_ln46_fu_640_p1(7 downto 1),
      zext_ln47_fu_682_p1(0) => zext_ln47_fu_682_p1(1),
      zext_ln52_2_fu_840_p1(6 downto 0) => zext_ln52_2_fu_840_p1(9 downto 3)
    );
buf_2_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_23
     port map (
      \A00_reg_396_reg[2]\ => buf_2_V_U_n_25,
      \A00_reg_396_reg[3]\ => buf_2_V_U_n_24,
      \A00_reg_396_reg[4]\ => buf_2_V_U_n_23,
      \A00_reg_396_reg[5]\ => buf_2_V_U_n_22,
      \A00_reg_396_reg[6]\ => buf_2_V_U_n_21,
      \A00_reg_396_reg[7]\ => buf_2_V_U_n_12,
      D(7 downto 0) => zext_ln46_fu_640_p1(7 downto 0),
      DI(3) => buf_2_V_U_n_28,
      DI(2) => buf_2_V_U_n_29,
      DI(1) => buf_2_V_U_n_30,
      DI(0) => buf_2_V_U_n_31,
      DOUTBDOUT(7 downto 0) => buf_1_V_q0(7 downto 0),
      O(7) => buf_1_V_U_n_13,
      O(6) => buf_1_V_U_n_14,
      O(5) => buf_1_V_U_n_15,
      O(4) => buf_1_V_U_n_16,
      O(3) => buf_1_V_U_n_17,
      O(2) => buf_1_V_U_n_18,
      O(1) => buf_1_V_U_n_19,
      O(0) => buf_1_V_U_n_20,
      Q(10) => \empty_101_reg_322_reg_n_5_[10]\,
      Q(9) => \empty_101_reg_322_reg_n_5_[9]\,
      Q(8) => \empty_101_reg_322_reg_n_5_[8]\,
      Q(7) => \empty_101_reg_322_reg_n_5_[7]\,
      Q(6) => \empty_101_reg_322_reg_n_5_[6]\,
      Q(5) => \empty_101_reg_322_reg_n_5_[5]\,
      Q(4) => \empty_101_reg_322_reg_n_5_[4]\,
      Q(3) => \empty_101_reg_322_reg_n_5_[3]\,
      Q(2) => \empty_101_reg_322_reg_n_5_[2]\,
      Q(1) => \empty_101_reg_322_reg_n_5_[1]\,
      Q(0) => \empty_101_reg_322_reg_n_5_[0]\,
      S(1) => buf_2_V_U_n_34,
      S(0) => buf_2_V_U_n_35,
      ap_block_pp1_stage0_subdone => ap_block_pp1_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter1 => ap_enable_reg_pp1_iter1,
      ap_enable_reg_pp1_iter2 => ap_enable_reg_pp1_iter2,
      \ap_phi_reg_pp1_iter3_buf2_V_reg_421_reg[2]\(2) => buf_2_V_U_n_36,
      \ap_phi_reg_pp1_iter3_buf2_V_reg_421_reg[2]\(1) => buf_2_V_U_n_37,
      \ap_phi_reg_pp1_iter3_buf2_V_reg_421_reg[2]\(0) => buf_2_V_U_n_38,
      buf_0_V_ce0 => buf_0_V_ce0,
      empty_97_fu_130(1 downto 0) => empty_97_fu_130(1 downto 0),
      gaussian_mat_data_full_n => gaussian_mat_data_full_n,
      gray_img_src_data_empty_n => gray_img_src_data_empty_n,
      \i_op_assign_i_reg_384_reg[1]\(0) => buf_2_V_U_n_39,
      \icmp_ln882_7_reg_943_pp1_iter3_reg_reg[0]\ => ap_enable_reg_pp1_iter4_reg_n_5,
      \icmp_ln882_7_reg_943_pp1_iter3_reg_reg[0]_0\ => \icmp_ln874_9_reg_976_pp1_iter3_reg_reg_n_5_[0]\,
      ram_reg_bram_0(4 downto 0) => buf_2_V_q0(6 downto 2),
      ram_reg_bram_0_0 => buf_2_V_U_n_27,
      ram_reg_bram_0_1 => buf_2_V_U_n_32,
      ram_reg_bram_0_2 => buf_2_V_U_n_33,
      ram_reg_bram_0_3(10 downto 0) => empty_101_reg_322_pp1_iter1_reg(10 downto 0),
      ram_reg_bram_0_4(0) => p_load8_reg_952(1),
      ram_reg_bram_0_5 => \icmp_ln882_7_reg_943_reg_n_5_[0]\,
      ram_reg_bram_0_6(0) => ap_CS_fsm_pp1_stage0,
      ram_reg_bram_0_7 => \cmp_i_i362_i_i_i_i_reg_939_reg_n_5_[0]\,
      ram_reg_bram_0_8(7 downto 0) => \ap_phi_reg_pp1_iter2_buf2_V_reg_421_reg[7]_0\(7 downto 0),
      \src_buf1_V_2_reg_980_reg[7]\ => buf_2_V_U_n_26,
      \src_buf1_V_2_reg_980_reg[7]_0\(7 downto 0) => buf_0_V_q0(7 downto 0),
      \src_buf1_V_2_reg_980_reg[7]_1\ => \empty_98_fu_134_reg_n_5_[1]\,
      \src_buf1_V_2_reg_980_reg[7]_2\ => \empty_98_fu_134_reg_n_5_[0]\,
      \trunc_ln304_1_i_reg_995[3]_i_9\(7) => \A00_reg_396_reg_n_5_[7]\,
      \trunc_ln304_1_i_reg_995[3]_i_9\(6) => \A00_reg_396_reg_n_5_[6]\,
      \trunc_ln304_1_i_reg_995[3]_i_9\(5) => \A00_reg_396_reg_n_5_[5]\,
      \trunc_ln304_1_i_reg_995[3]_i_9\(4) => \A00_reg_396_reg_n_5_[4]\,
      \trunc_ln304_1_i_reg_995[3]_i_9\(3) => \A00_reg_396_reg_n_5_[3]\,
      \trunc_ln304_1_i_reg_995[3]_i_9\(2) => \A00_reg_396_reg_n_5_[2]\,
      \trunc_ln304_1_i_reg_995[3]_i_9\(1) => \A00_reg_396_reg_n_5_[1]\,
      \trunc_ln304_1_i_reg_995[3]_i_9\(0) => \A00_reg_396_reg_n_5_[0]\,
      \trunc_ln304_1_i_reg_995[3]_i_9_0\(7 downto 0) => i_op_assign_i_reg_384(7 downto 0),
      \trunc_ln304_1_i_reg_995[7]_i_42\(2) => src_buf1_V_2_reg_980(7),
      \trunc_ln304_1_i_reg_995[7]_i_42\(1 downto 0) => src_buf1_V_2_reg_980(1 downto 0),
      \trunc_ln304_1_i_reg_995[7]_i_42_0\(2) => call_ret_i_i_i_reg_990(7),
      \trunc_ln304_1_i_reg_995[7]_i_42_0\(1 downto 0) => call_ret_i_i_i_reg_990(1 downto 0),
      \trunc_ln304_1_i_reg_995[7]_i_42_1\(2) => arrayidx25_i_i494_load_01405_i_i_i_reg_334(7),
      \trunc_ln304_1_i_reg_995[7]_i_42_1\(1 downto 0) => arrayidx25_i_i494_load_01405_i_i_i_reg_334(1 downto 0),
      \trunc_ln304_1_i_reg_995_reg[3]\ => \trunc_ln304_1_i_reg_995[3]_i_27_n_5\,
      \trunc_ln304_1_i_reg_995_reg[3]_0\(2 downto 0) => ap_phi_reg_pp1_iter3_buf2_V_reg_421(2 downto 0),
      \trunc_ln304_1_i_reg_995_reg[3]_1\ => \trunc_ln304_1_i_reg_995[3]_i_28_n_5\,
      \trunc_ln304_1_i_reg_995_reg[7]_i_23\ => \icmp_ln882_7_reg_943_pp1_iter3_reg_reg_n_5_[0]\,
      \trunc_ln304_1_i_reg_995_reg[7]_i_23_0\ => buf_1_V_U_n_31,
      \trunc_ln304_1_i_reg_995_reg[7]_i_23_1\(2 downto 0) => arrayidx10_i_i539_load_01399_i_i_i_reg_371(2 downto 0),
      zext_ln52_2_fu_840_p1(2 downto 0) => zext_ln52_2_fu_840_p1(4 downto 2)
    );
\call_ret_i_i_i_reg_990_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => call_ret_i_i_i_reg_9900,
      D => ap_phi_reg_pp1_iter3_buf2_V_reg_421(0),
      Q => call_ret_i_i_i_reg_990(0),
      R => '0'
    );
\call_ret_i_i_i_reg_990_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => call_ret_i_i_i_reg_9900,
      D => ap_phi_reg_pp1_iter3_buf2_V_reg_421(1),
      Q => call_ret_i_i_i_reg_990(1),
      R => '0'
    );
\call_ret_i_i_i_reg_990_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => call_ret_i_i_i_reg_9900,
      D => ap_phi_reg_pp1_iter3_buf2_V_reg_421(2),
      Q => call_ret_i_i_i_reg_990(2),
      R => '0'
    );
\call_ret_i_i_i_reg_990_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => call_ret_i_i_i_reg_9900,
      D => ap_phi_reg_pp1_iter3_buf2_V_reg_421(3),
      Q => call_ret_i_i_i_reg_990(3),
      R => '0'
    );
\call_ret_i_i_i_reg_990_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => call_ret_i_i_i_reg_9900,
      D => ap_phi_reg_pp1_iter3_buf2_V_reg_421(4),
      Q => call_ret_i_i_i_reg_990(4),
      R => '0'
    );
\call_ret_i_i_i_reg_990_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => call_ret_i_i_i_reg_9900,
      D => ap_phi_reg_pp1_iter3_buf2_V_reg_421(5),
      Q => call_ret_i_i_i_reg_990(5),
      R => '0'
    );
\call_ret_i_i_i_reg_990_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => call_ret_i_i_i_reg_9900,
      D => ap_phi_reg_pp1_iter3_buf2_V_reg_421(6),
      Q => call_ret_i_i_i_reg_990(6),
      R => '0'
    );
\call_ret_i_i_i_reg_990_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => call_ret_i_i_i_reg_9900,
      D => ap_phi_reg_pp1_iter3_buf2_V_reg_421(7),
      Q => call_ret_i_i_i_reg_990(7),
      R => '0'
    );
\cmp_i_i362_i_i_i_i_reg_939[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5DFF5D00"
    )
        port map (
      I0 => empty_99_reg_298_reg(10),
      I1 => \empty_99_reg_298[7]_i_2_n_5\,
      I2 => \cmp_i_i362_i_i_i_i_reg_939[0]_i_2_n_5\,
      I3 => p_1_in7_in,
      I4 => \cmp_i_i362_i_i_i_i_reg_939_reg_n_5_[0]\,
      O => \cmp_i_i362_i_i_i_i_reg_939[0]_i_1_n_5\
    );
\cmp_i_i362_i_i_i_i_reg_939[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => empty_99_reg_298_reg(9),
      I1 => empty_99_reg_298_reg(6),
      I2 => empty_99_reg_298_reg(8),
      I3 => empty_99_reg_298_reg(7),
      O => \cmp_i_i362_i_i_i_i_reg_939[0]_i_2_n_5\
    );
\cmp_i_i362_i_i_i_i_reg_939_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \cmp_i_i362_i_i_i_i_reg_939[0]_i_1_n_5\,
      Q => \cmp_i_i362_i_i_i_i_reg_939_reg_n_5_[0]\,
      R => '0'
    );
\dout_buf[7]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cmp_i_i362_i_i_i_i_reg_939_reg[0]_1\,
      O => \cmp_i_i362_i_i_i_i_reg_939_reg[0]_0\(0)
    );
\dout_valid_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAEEE"
    )
        port map (
      I0 => empty_n,
      I1 => gray_img_src_data_empty_n,
      I2 => \cmp_i_i362_i_i_i_i_reg_939_reg_n_5_[0]\,
      I3 => empty_101_reg_3220,
      I4 => dout_valid_i_2_n_5,
      O => empty_n_reg
    );
dout_valid_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => gray_img_src_data_empty_n,
      I3 => \icmp_ln882_reg_897_reg_n_5_[0]\,
      O => dout_valid_i_2_n_5
    );
\empty_100_reg_310[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_100_reg_310(0),
      O => add_ln695_10_fu_871_p2(0)
    );
\empty_100_reg_310[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => empty_100_reg_310(10),
      I1 => empty_100_reg_310(8),
      I2 => empty_100_reg_310(6),
      I3 => \empty_100_reg_310[10]_i_2_n_5\,
      I4 => empty_100_reg_310(7),
      I5 => empty_100_reg_310(9),
      O => add_ln695_10_fu_871_p2(10)
    );
\empty_100_reg_310[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => empty_100_reg_310(5),
      I1 => empty_100_reg_310(3),
      I2 => empty_100_reg_310(2),
      I3 => empty_100_reg_310(1),
      I4 => empty_100_reg_310(0),
      I5 => empty_100_reg_310(4),
      O => \empty_100_reg_310[10]_i_2_n_5\
    );
\empty_100_reg_310[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => empty_100_reg_310(11),
      I1 => empty_100_reg_310(9),
      I2 => \empty_100_reg_310[12]_i_5_n_5\,
      I3 => empty_100_reg_310(10),
      O => add_ln695_10_fu_871_p2(11)
    );
\empty_100_reg_310[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in0,
      I1 => \empty_100_reg_310[12]_i_4_n_5\,
      O => empty_100_reg_3100_in(8)
    );
\empty_100_reg_310[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => empty_100_reg_310(11),
      I1 => empty_100_reg_310(9),
      I2 => \empty_100_reg_310[12]_i_5_n_5\,
      I3 => empty_100_reg_310(10),
      I4 => empty_100_reg_310(12),
      O => add_ln695_10_fu_871_p2(12)
    );
\empty_100_reg_310[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000001"
    )
        port map (
      I0 => empty_100_reg_310(12),
      I1 => empty_100_reg_310(10),
      I2 => \empty_100_reg_310[12]_i_6_n_5\,
      I3 => empty_100_reg_310(9),
      I4 => \empty_100_reg_310[12]_i_5_n_5\,
      I5 => empty_100_reg_310(11),
      O => \empty_100_reg_310[12]_i_4_n_5\
    );
\empty_100_reg_310[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => empty_100_reg_310(8),
      I1 => empty_100_reg_310(6),
      I2 => empty_100_reg_310(4),
      I3 => \empty_100_reg_310[8]_i_2_n_5\,
      I4 => empty_100_reg_310(5),
      I5 => empty_100_reg_310(7),
      O => \empty_100_reg_310[12]_i_5_n_5\
    );
\empty_100_reg_310[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFE"
    )
        port map (
      I0 => empty_100_reg_310(8),
      I1 => empty_100_reg_310(6),
      I2 => \empty_100_reg_310[12]_i_7_n_5\,
      I3 => empty_100_reg_310(5),
      I4 => \empty_100_reg_310[12]_i_8_n_5\,
      I5 => empty_100_reg_310(7),
      O => \empty_100_reg_310[12]_i_6_n_5\
    );
\empty_100_reg_310[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFFFFFF"
    )
        port map (
      I0 => empty_100_reg_310(4),
      I1 => \empty_100_reg_310_reg[12]_0\(0),
      I2 => empty_100_reg_310(3),
      I3 => empty_100_reg_310(2),
      I4 => empty_100_reg_310(0),
      I5 => empty_100_reg_310(1),
      O => \empty_100_reg_310[12]_i_7_n_5\
    );
\empty_100_reg_310[12]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => empty_100_reg_310(4),
      I1 => empty_100_reg_310(0),
      I2 => empty_100_reg_310(1),
      I3 => empty_100_reg_310(2),
      I4 => empty_100_reg_310(3),
      O => \empty_100_reg_310[12]_i_8_n_5\
    );
\empty_100_reg_310[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF12222222"
    )
        port map (
      I0 => empty_100_reg_310(1),
      I1 => \empty_100_reg_310[12]_i_4_n_5\,
      I2 => gaussian_mat_data_full_n,
      I3 => \^q\(1),
      I4 => empty_100_reg_310(0),
      I5 => p_0_in0,
      O => \empty_100_reg_310[1]_i_1_n_5\
    );
\empty_100_reg_310[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => empty_100_reg_310(2),
      I1 => empty_100_reg_310(1),
      I2 => empty_100_reg_310(0),
      O => add_ln695_10_fu_871_p2(2)
    );
\empty_100_reg_310[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => empty_100_reg_310(0),
      I1 => empty_100_reg_310(1),
      I2 => empty_100_reg_310(2),
      I3 => empty_100_reg_310(3),
      O => add_ln695_10_fu_871_p2(3)
    );
\empty_100_reg_310[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => empty_100_reg_310(4),
      I1 => empty_100_reg_310(0),
      I2 => empty_100_reg_310(1),
      I3 => empty_100_reg_310(2),
      I4 => empty_100_reg_310(3),
      O => add_ln695_10_fu_871_p2(4)
    );
\empty_100_reg_310[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => empty_100_reg_310(5),
      I1 => empty_100_reg_310(3),
      I2 => empty_100_reg_310(2),
      I3 => empty_100_reg_310(1),
      I4 => empty_100_reg_310(0),
      I5 => empty_100_reg_310(4),
      O => add_ln695_10_fu_871_p2(5)
    );
\empty_100_reg_310[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => empty_100_reg_310(6),
      I1 => empty_100_reg_310(4),
      I2 => \empty_100_reg_310[8]_i_2_n_5\,
      I3 => empty_100_reg_310(5),
      O => add_ln695_10_fu_871_p2(6)
    );
\empty_100_reg_310[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => empty_100_reg_310(7),
      I1 => empty_100_reg_310(5),
      I2 => \empty_100_reg_310[8]_i_2_n_5\,
      I3 => empty_100_reg_310(4),
      I4 => empty_100_reg_310(6),
      O => add_ln695_10_fu_871_p2(7)
    );
\empty_100_reg_310[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => empty_100_reg_310(8),
      I1 => empty_100_reg_310(6),
      I2 => empty_100_reg_310(4),
      I3 => \empty_100_reg_310[8]_i_2_n_5\,
      I4 => empty_100_reg_310(5),
      I5 => empty_100_reg_310(7),
      O => add_ln695_10_fu_871_p2(8)
    );
\empty_100_reg_310[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => empty_100_reg_310(3),
      I1 => empty_100_reg_310(2),
      I2 => empty_100_reg_310(1),
      I3 => empty_100_reg_310(0),
      O => \empty_100_reg_310[8]_i_2_n_5\
    );
\empty_100_reg_310[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => empty_100_reg_310(9),
      I1 => empty_100_reg_310(7),
      I2 => \empty_100_reg_310[10]_i_2_n_5\,
      I3 => empty_100_reg_310(6),
      I4 => empty_100_reg_310(8),
      O => add_ln695_10_fu_871_p2(9)
    );
\empty_100_reg_310_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_100_reg_310_reg[12]_0\(0),
      D => add_ln695_10_fu_871_p2(0),
      Q => empty_100_reg_310(0),
      R => empty_100_reg_3100_in(8)
    );
\empty_100_reg_310_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_100_reg_310_reg[12]_0\(0),
      D => add_ln695_10_fu_871_p2(10),
      Q => empty_100_reg_310(10),
      R => empty_100_reg_3100_in(8)
    );
\empty_100_reg_310_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_100_reg_310_reg[12]_0\(0),
      D => add_ln695_10_fu_871_p2(11),
      Q => empty_100_reg_310(11),
      R => empty_100_reg_3100_in(8)
    );
\empty_100_reg_310_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_100_reg_310_reg[12]_0\(0),
      D => add_ln695_10_fu_871_p2(12),
      Q => empty_100_reg_310(12),
      R => empty_100_reg_3100_in(8)
    );
\empty_100_reg_310_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_100_reg_310[1]_i_1_n_5\,
      Q => empty_100_reg_310(1),
      R => '0'
    );
\empty_100_reg_310_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_100_reg_310_reg[12]_0\(0),
      D => add_ln695_10_fu_871_p2(2),
      Q => empty_100_reg_310(2),
      R => empty_100_reg_3100_in(8)
    );
\empty_100_reg_310_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_100_reg_310_reg[12]_0\(0),
      D => add_ln695_10_fu_871_p2(3),
      Q => empty_100_reg_310(3),
      R => empty_100_reg_3100_in(8)
    );
\empty_100_reg_310_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_100_reg_310_reg[12]_0\(0),
      D => add_ln695_10_fu_871_p2(4),
      Q => empty_100_reg_310(4),
      R => empty_100_reg_3100_in(8)
    );
\empty_100_reg_310_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_100_reg_310_reg[12]_0\(0),
      D => add_ln695_10_fu_871_p2(5),
      Q => empty_100_reg_310(5),
      R => empty_100_reg_3100_in(8)
    );
\empty_100_reg_310_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_100_reg_310_reg[12]_0\(0),
      D => add_ln695_10_fu_871_p2(6),
      Q => empty_100_reg_310(6),
      R => empty_100_reg_3100_in(8)
    );
\empty_100_reg_310_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_100_reg_310_reg[12]_0\(0),
      D => add_ln695_10_fu_871_p2(7),
      Q => empty_100_reg_310(7),
      R => empty_100_reg_3100_in(8)
    );
\empty_100_reg_310_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_100_reg_310_reg[12]_0\(0),
      D => add_ln695_10_fu_871_p2(8),
      Q => empty_100_reg_310(8),
      R => empty_100_reg_3100_in(8)
    );
\empty_100_reg_310_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_100_reg_310_reg[12]_0\(0),
      D => add_ln695_10_fu_871_p2(9),
      Q => empty_100_reg_310(9),
      R => empty_100_reg_3100_in(8)
    );
\empty_101_reg_322[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAAAAAA"
    )
        port map (
      I0 => p_1_in7_in,
      I1 => \icmp_ln882_7_reg_943_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => ap_block_pp1_stage0_subdone,
      O => empty_101_reg_322
    );
\empty_101_reg_322[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ap_block_pp1_stage0_subdone,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \icmp_ln882_7_reg_943_reg_n_5_[0]\,
      O => empty_101_reg_3220
    );
\empty_101_reg_322_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln882_7_reg_943[0]_i_1_n_5\,
      D => \empty_101_reg_322_reg_n_5_[0]\,
      Q => empty_101_reg_322_pp1_iter1_reg(0),
      R => '0'
    );
\empty_101_reg_322_pp1_iter1_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln882_7_reg_943[0]_i_1_n_5\,
      D => \empty_101_reg_322_reg_n_5_[10]\,
      Q => empty_101_reg_322_pp1_iter1_reg(10),
      R => '0'
    );
\empty_101_reg_322_pp1_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln882_7_reg_943[0]_i_1_n_5\,
      D => \empty_101_reg_322_reg_n_5_[1]\,
      Q => empty_101_reg_322_pp1_iter1_reg(1),
      R => '0'
    );
\empty_101_reg_322_pp1_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln882_7_reg_943[0]_i_1_n_5\,
      D => \empty_101_reg_322_reg_n_5_[2]\,
      Q => empty_101_reg_322_pp1_iter1_reg(2),
      R => '0'
    );
\empty_101_reg_322_pp1_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln882_7_reg_943[0]_i_1_n_5\,
      D => \empty_101_reg_322_reg_n_5_[3]\,
      Q => empty_101_reg_322_pp1_iter1_reg(3),
      R => '0'
    );
\empty_101_reg_322_pp1_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln882_7_reg_943[0]_i_1_n_5\,
      D => \empty_101_reg_322_reg_n_5_[4]\,
      Q => empty_101_reg_322_pp1_iter1_reg(4),
      R => '0'
    );
\empty_101_reg_322_pp1_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln882_7_reg_943[0]_i_1_n_5\,
      D => \empty_101_reg_322_reg_n_5_[5]\,
      Q => empty_101_reg_322_pp1_iter1_reg(5),
      R => '0'
    );
\empty_101_reg_322_pp1_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln882_7_reg_943[0]_i_1_n_5\,
      D => \empty_101_reg_322_reg_n_5_[6]\,
      Q => empty_101_reg_322_pp1_iter1_reg(6),
      R => '0'
    );
\empty_101_reg_322_pp1_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln882_7_reg_943[0]_i_1_n_5\,
      D => \empty_101_reg_322_reg_n_5_[7]\,
      Q => empty_101_reg_322_pp1_iter1_reg(7),
      R => '0'
    );
\empty_101_reg_322_pp1_iter1_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln882_7_reg_943[0]_i_1_n_5\,
      D => \empty_101_reg_322_reg_n_5_[8]\,
      Q => empty_101_reg_322_pp1_iter1_reg(8),
      R => '0'
    );
\empty_101_reg_322_pp1_iter1_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln882_7_reg_943[0]_i_1_n_5\,
      D => \empty_101_reg_322_reg_n_5_[9]\,
      Q => empty_101_reg_322_pp1_iter1_reg(9),
      R => '0'
    );
\empty_101_reg_322_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_101_reg_3220,
      D => add_ln695_9_reg_947_reg(0),
      Q => \empty_101_reg_322_reg_n_5_[0]\,
      R => empty_101_reg_322
    );
\empty_101_reg_322_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_101_reg_3220,
      D => add_ln695_9_reg_947_reg(10),
      Q => \empty_101_reg_322_reg_n_5_[10]\,
      R => empty_101_reg_322
    );
\empty_101_reg_322_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_101_reg_3220,
      D => add_ln695_9_reg_947_reg(1),
      Q => \empty_101_reg_322_reg_n_5_[1]\,
      R => empty_101_reg_322
    );
\empty_101_reg_322_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_101_reg_3220,
      D => add_ln695_9_reg_947_reg(2),
      Q => \empty_101_reg_322_reg_n_5_[2]\,
      R => empty_101_reg_322
    );
\empty_101_reg_322_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_101_reg_3220,
      D => add_ln695_9_reg_947_reg(3),
      Q => \empty_101_reg_322_reg_n_5_[3]\,
      R => empty_101_reg_322
    );
\empty_101_reg_322_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_101_reg_3220,
      D => add_ln695_9_reg_947_reg(4),
      Q => \empty_101_reg_322_reg_n_5_[4]\,
      R => empty_101_reg_322
    );
\empty_101_reg_322_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_101_reg_3220,
      D => add_ln695_9_reg_947_reg(5),
      Q => \empty_101_reg_322_reg_n_5_[5]\,
      R => empty_101_reg_322
    );
\empty_101_reg_322_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_101_reg_3220,
      D => add_ln695_9_reg_947_reg(6),
      Q => \empty_101_reg_322_reg_n_5_[6]\,
      R => empty_101_reg_322
    );
\empty_101_reg_322_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_101_reg_3220,
      D => add_ln695_9_reg_947_reg(7),
      Q => \empty_101_reg_322_reg_n_5_[7]\,
      R => empty_101_reg_322
    );
\empty_101_reg_322_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_101_reg_3220,
      D => add_ln695_9_reg_947_reg(8),
      Q => \empty_101_reg_322_reg_n_5_[8]\,
      R => empty_101_reg_322
    );
\empty_101_reg_322_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_101_reg_3220,
      D => add_ln695_9_reg_947_reg(9),
      Q => \empty_101_reg_322_reg_n_5_[9]\,
      R => empty_101_reg_322
    );
\empty_96_fu_126[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => empty_100_reg_310(9),
      I1 => empty_100_reg_310(12),
      I2 => empty_100_reg_310(10),
      I3 => empty_100_reg_310(11),
      I4 => \empty_97_fu_130[1]_i_4_n_5\,
      I5 => empty_100_reg_310(0),
      O => empty_96_fu_1261
    );
\empty_96_fu_126_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_96_fu_126,
      D => empty_96_fu_1261,
      Q => \empty_96_fu_126_reg_n_5_[0]\,
      R => '0'
    );
\empty_97_fu_130[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => empty_96_fu_1261,
      I1 => empty_100_reg_310(9),
      I2 => empty_100_reg_310(11),
      I3 => empty_100_reg_310(10),
      I4 => \empty_97_fu_130[0]_i_2_n_5\,
      O => \empty_97_fu_130[0]_i_1_n_5\
    );
\empty_97_fu_130[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => empty_100_reg_310(3),
      I1 => empty_100_reg_310(2),
      I2 => empty_100_reg_310(0),
      I3 => empty_100_reg_310(1),
      O => \empty_97_fu_130[0]_i_2_n_5\
    );
\empty_97_fu_130[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01030000"
    )
        port map (
      I0 => empty_100_reg_310(1),
      I1 => \empty_97_fu_130[1]_i_3_n_5\,
      I2 => \empty_97_fu_130[1]_i_4_n_5\,
      I3 => empty_100_reg_310(0),
      I4 => p_1_in7_in,
      O => empty_96_fu_126
    );
\empty_97_fu_130[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_100_reg_310(1),
      I1 => empty_96_fu_1261,
      O => \empty_97_fu_130[1]_i_2_n_5\
    );
\empty_97_fu_130[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => empty_100_reg_310(11),
      I1 => empty_100_reg_310(10),
      I2 => empty_100_reg_310(12),
      I3 => empty_100_reg_310(9),
      O => \empty_97_fu_130[1]_i_3_n_5\
    );
\empty_97_fu_130[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => empty_100_reg_310(5),
      I1 => empty_100_reg_310(6),
      I2 => empty_100_reg_310(7),
      I3 => \empty_97_fu_130[1]_i_5_n_5\,
      I4 => empty_100_reg_310(4),
      I5 => empty_100_reg_310(8),
      O => \empty_97_fu_130[1]_i_4_n_5\
    );
\empty_97_fu_130[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => empty_100_reg_310(3),
      I1 => empty_100_reg_310(2),
      O => \empty_97_fu_130[1]_i_5_n_5\
    );
\empty_97_fu_130_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_96_fu_126,
      D => \empty_97_fu_130[0]_i_1_n_5\,
      Q => empty_97_fu_130(0),
      R => '0'
    );
\empty_97_fu_130_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_96_fu_126,
      D => \empty_97_fu_130[1]_i_2_n_5\,
      Q => empty_97_fu_130(1),
      R => '0'
    );
\empty_98_fu_134[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA8A3A"
    )
        port map (
      I0 => \empty_98_fu_134_reg_n_5_[0]\,
      I1 => empty_100_reg_310(1),
      I2 => p_1_in7_in,
      I3 => empty_100_reg_310(0),
      I4 => \empty_97_fu_130[1]_i_4_n_5\,
      I5 => \empty_97_fu_130[1]_i_3_n_5\,
      O => \empty_98_fu_134[0]_i_1_n_5\
    );
\empty_98_fu_134[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAA8B8AAAA"
    )
        port map (
      I0 => \empty_98_fu_134_reg_n_5_[1]\,
      I1 => \empty_97_fu_130[1]_i_4_n_5\,
      I2 => empty_100_reg_310(0),
      I3 => empty_100_reg_310(1),
      I4 => p_1_in7_in,
      I5 => \empty_97_fu_130[1]_i_3_n_5\,
      O => \empty_98_fu_134[1]_i_1_n_5\
    );
\empty_98_fu_134_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_98_fu_134[0]_i_1_n_5\,
      Q => \empty_98_fu_134_reg_n_5_[0]\,
      R => '0'
    );
\empty_98_fu_134_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_98_fu_134[1]_i_1_n_5\,
      Q => \empty_98_fu_134_reg_n_5_[1]\,
      R => '0'
    );
\empty_99_reg_298[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_99_reg_298_reg(0),
      O => add_ln695_11_fu_891_p2(0)
    );
\empty_99_reg_298[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => empty_99_reg_298_reg(10),
      I1 => empty_99_reg_298_reg(8),
      I2 => empty_99_reg_298_reg(6),
      I3 => \empty_99_reg_298[10]_i_2_n_5\,
      I4 => empty_99_reg_298_reg(7),
      I5 => empty_99_reg_298_reg(9),
      O => add_ln695_11_fu_891_p2(10)
    );
\empty_99_reg_298[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => empty_99_reg_298_reg(0),
      I1 => empty_99_reg_298_reg(1),
      I2 => empty_99_reg_298_reg(2),
      I3 => empty_99_reg_298_reg(3),
      I4 => empty_99_reg_298_reg(4),
      I5 => empty_99_reg_298_reg(5),
      O => \empty_99_reg_298[10]_i_2_n_5\
    );
\empty_99_reg_298[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => empty_99_reg_298_reg(0),
      I1 => empty_99_reg_298_reg(1),
      O => add_ln695_11_fu_891_p2(1)
    );
\empty_99_reg_298[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => empty_99_reg_298_reg(2),
      I1 => empty_99_reg_298_reg(1),
      I2 => empty_99_reg_298_reg(0),
      O => add_ln695_11_fu_891_p2(2)
    );
\empty_99_reg_298[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => empty_99_reg_298_reg(3),
      I1 => empty_99_reg_298_reg(0),
      I2 => empty_99_reg_298_reg(1),
      I3 => empty_99_reg_298_reg(2),
      O => add_ln695_11_fu_891_p2(3)
    );
\empty_99_reg_298[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => empty_99_reg_298_reg(4),
      I1 => empty_99_reg_298_reg(2),
      I2 => empty_99_reg_298_reg(1),
      I3 => empty_99_reg_298_reg(0),
      I4 => empty_99_reg_298_reg(3),
      O => add_ln695_11_fu_891_p2(4)
    );
\empty_99_reg_298[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => empty_99_reg_298_reg(5),
      I1 => empty_99_reg_298_reg(3),
      I2 => empty_99_reg_298_reg(0),
      I3 => empty_99_reg_298_reg(1),
      I4 => empty_99_reg_298_reg(2),
      I5 => empty_99_reg_298_reg(4),
      O => add_ln695_11_fu_891_p2(5)
    );
\empty_99_reg_298[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAAAAAA"
    )
        port map (
      I0 => empty_99_reg_298_reg(6),
      I1 => \empty_99_reg_298[7]_i_2_n_5\,
      I2 => empty_99_reg_298_reg(2),
      I3 => empty_99_reg_298_reg(1),
      I4 => empty_99_reg_298_reg(0),
      O => add_ln695_11_fu_891_p2(6)
    );
\empty_99_reg_298[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAAAAAAAAA"
    )
        port map (
      I0 => empty_99_reg_298_reg(7),
      I1 => empty_99_reg_298_reg(0),
      I2 => empty_99_reg_298_reg(1),
      I3 => empty_99_reg_298_reg(2),
      I4 => \empty_99_reg_298[7]_i_2_n_5\,
      I5 => empty_99_reg_298_reg(6),
      O => add_ln695_11_fu_891_p2(7)
    );
\empty_99_reg_298[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => empty_99_reg_298_reg(5),
      I1 => empty_99_reg_298_reg(4),
      I2 => empty_99_reg_298_reg(3),
      O => \empty_99_reg_298[7]_i_2_n_5\
    );
\empty_99_reg_298[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => empty_99_reg_298_reg(8),
      I1 => empty_99_reg_298_reg(6),
      I2 => \empty_99_reg_298[10]_i_2_n_5\,
      I3 => empty_99_reg_298_reg(7),
      O => add_ln695_11_fu_891_p2(8)
    );
\empty_99_reg_298[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => empty_99_reg_298_reg(9),
      I1 => empty_99_reg_298_reg(7),
      I2 => \empty_99_reg_298[10]_i_2_n_5\,
      I3 => empty_99_reg_298_reg(6),
      I4 => empty_99_reg_298_reg(8),
      O => add_ln695_11_fu_891_p2(9)
    );
\empty_99_reg_298_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \empty_100_reg_310_reg[12]_0\(0),
      D => add_ln695_11_fu_891_p2(0),
      Q => empty_99_reg_298_reg(0),
      S => p_0_in0
    );
\empty_99_reg_298_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_100_reg_310_reg[12]_0\(0),
      D => add_ln695_11_fu_891_p2(10),
      Q => empty_99_reg_298_reg(10),
      R => p_0_in0
    );
\empty_99_reg_298_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_100_reg_310_reg[12]_0\(0),
      D => add_ln695_11_fu_891_p2(1),
      Q => empty_99_reg_298_reg(1),
      R => p_0_in0
    );
\empty_99_reg_298_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_100_reg_310_reg[12]_0\(0),
      D => add_ln695_11_fu_891_p2(2),
      Q => empty_99_reg_298_reg(2),
      R => p_0_in0
    );
\empty_99_reg_298_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_100_reg_310_reg[12]_0\(0),
      D => add_ln695_11_fu_891_p2(3),
      Q => empty_99_reg_298_reg(3),
      R => p_0_in0
    );
\empty_99_reg_298_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_100_reg_310_reg[12]_0\(0),
      D => add_ln695_11_fu_891_p2(4),
      Q => empty_99_reg_298_reg(4),
      R => p_0_in0
    );
\empty_99_reg_298_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_100_reg_310_reg[12]_0\(0),
      D => add_ln695_11_fu_891_p2(5),
      Q => empty_99_reg_298_reg(5),
      R => p_0_in0
    );
\empty_99_reg_298_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_100_reg_310_reg[12]_0\(0),
      D => add_ln695_11_fu_891_p2(6),
      Q => empty_99_reg_298_reg(6),
      R => p_0_in0
    );
\empty_99_reg_298_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_100_reg_310_reg[12]_0\(0),
      D => add_ln695_11_fu_891_p2(7),
      Q => empty_99_reg_298_reg(7),
      R => p_0_in0
    );
\empty_99_reg_298_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_100_reg_310_reg[12]_0\(0),
      D => add_ln695_11_fu_891_p2(8),
      Q => empty_99_reg_298_reg(8),
      R => p_0_in0
    );
\empty_99_reg_298_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_100_reg_310_reg[12]_0\(0),
      D => add_ln695_11_fu_891_p2(9),
      Q => empty_99_reg_298_reg(9),
      R => p_0_in0
    );
\empty_reg_287[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_reg_287_reg(0),
      O => add_ln695_fu_473_p2(0)
    );
\empty_reg_287[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => empty_reg_287_reg(10),
      I1 => empty_reg_287_reg(8),
      I2 => empty_reg_287_reg(6),
      I3 => \empty_reg_287[10]_i_4_n_5\,
      I4 => empty_reg_287_reg(7),
      I5 => empty_reg_287_reg(9),
      O => add_ln695_fu_473_p2(10)
    );
\empty_reg_287[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => empty_reg_287_reg(5),
      I1 => empty_reg_287_reg(3),
      I2 => empty_reg_287_reg(0),
      I3 => empty_reg_287_reg(1),
      I4 => empty_reg_287_reg(2),
      I5 => empty_reg_287_reg(4),
      O => \empty_reg_287[10]_i_4_n_5\
    );
\empty_reg_287[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => empty_reg_287_reg(0),
      I1 => empty_reg_287_reg(1),
      O => add_ln695_fu_473_p2(1)
    );
\empty_reg_287[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => empty_reg_287_reg(2),
      I1 => empty_reg_287_reg(1),
      I2 => empty_reg_287_reg(0),
      O => add_ln695_fu_473_p2(2)
    );
\empty_reg_287[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => empty_reg_287_reg(3),
      I1 => empty_reg_287_reg(0),
      I2 => empty_reg_287_reg(1),
      I3 => empty_reg_287_reg(2),
      O => add_ln695_fu_473_p2(3)
    );
\empty_reg_287[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => empty_reg_287_reg(4),
      I1 => empty_reg_287_reg(2),
      I2 => empty_reg_287_reg(1),
      I3 => empty_reg_287_reg(0),
      I4 => empty_reg_287_reg(3),
      O => add_ln695_fu_473_p2(4)
    );
\empty_reg_287[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => empty_reg_287_reg(5),
      I1 => empty_reg_287_reg(3),
      I2 => empty_reg_287_reg(0),
      I3 => empty_reg_287_reg(1),
      I4 => empty_reg_287_reg(2),
      I5 => empty_reg_287_reg(4),
      O => add_ln695_fu_473_p2(5)
    );
\empty_reg_287[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => empty_reg_287_reg(6),
      I1 => \empty_reg_287[10]_i_4_n_5\,
      O => add_ln695_fu_473_p2(6)
    );
\empty_reg_287[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => empty_reg_287_reg(7),
      I1 => \empty_reg_287[10]_i_4_n_5\,
      I2 => empty_reg_287_reg(6),
      O => add_ln695_fu_473_p2(7)
    );
\empty_reg_287[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => empty_reg_287_reg(8),
      I1 => empty_reg_287_reg(6),
      I2 => \empty_reg_287[10]_i_4_n_5\,
      I3 => empty_reg_287_reg(7),
      O => add_ln695_fu_473_p2(8)
    );
\empty_reg_287[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => empty_reg_287_reg(9),
      I1 => empty_reg_287_reg(7),
      I2 => \empty_reg_287[10]_i_4_n_5\,
      I3 => empty_reg_287_reg(6),
      I4 => empty_reg_287_reg(8),
      O => add_ln695_fu_473_p2(9)
    );
\empty_reg_287_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => add_ln695_fu_473_p2(0),
      Q => empty_reg_287_reg(0),
      R => \empty_reg_287_reg[10]_0\(0)
    );
\empty_reg_287_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => add_ln695_fu_473_p2(10),
      Q => empty_reg_287_reg(10),
      R => \empty_reg_287_reg[10]_0\(0)
    );
\empty_reg_287_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => add_ln695_fu_473_p2(1),
      Q => empty_reg_287_reg(1),
      R => \empty_reg_287_reg[10]_0\(0)
    );
\empty_reg_287_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => add_ln695_fu_473_p2(2),
      Q => empty_reg_287_reg(2),
      R => \empty_reg_287_reg[10]_0\(0)
    );
\empty_reg_287_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => add_ln695_fu_473_p2(3),
      Q => empty_reg_287_reg(3),
      R => \empty_reg_287_reg[10]_0\(0)
    );
\empty_reg_287_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => add_ln695_fu_473_p2(4),
      Q => empty_reg_287_reg(4),
      R => \empty_reg_287_reg[10]_0\(0)
    );
\empty_reg_287_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => add_ln695_fu_473_p2(5),
      Q => empty_reg_287_reg(5),
      R => \empty_reg_287_reg[10]_0\(0)
    );
\empty_reg_287_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => add_ln695_fu_473_p2(6),
      Q => empty_reg_287_reg(6),
      R => \empty_reg_287_reg[10]_0\(0)
    );
\empty_reg_287_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => add_ln695_fu_473_p2(7),
      Q => empty_reg_287_reg(7),
      R => \empty_reg_287_reg[10]_0\(0)
    );
\empty_reg_287_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => add_ln695_fu_473_p2(8),
      Q => empty_reg_287_reg(8),
      R => \empty_reg_287_reg[10]_0\(0)
    );
\empty_reg_287_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => add_ln695_fu_473_p2(9),
      Q => empty_reg_287_reg(9),
      R => \empty_reg_287_reg[10]_0\(0)
    );
\i_op_assign_i_reg_384[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => ap_block_pp1_stage0_subdone,
      I1 => \icmp_ln882_7_reg_943_pp1_iter3_reg_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp1_iter4_reg_n_5,
      I3 => p_1_in7_in,
      O => A00_reg_396
    );
\i_op_assign_i_reg_384[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_block_pp1_stage0_subdone,
      I1 => \icmp_ln882_7_reg_943_pp1_iter3_reg_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp1_iter4_reg_n_5,
      O => A00_reg_3960
    );
\i_op_assign_i_reg_384_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => A00_reg_3960,
      D => src_buf1_V_2_reg_980(0),
      Q => i_op_assign_i_reg_384(0),
      R => A00_reg_396
    );
\i_op_assign_i_reg_384_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => A00_reg_3960,
      D => src_buf1_V_2_reg_980(1),
      Q => i_op_assign_i_reg_384(1),
      R => A00_reg_396
    );
\i_op_assign_i_reg_384_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => A00_reg_3960,
      D => src_buf1_V_2_reg_980(2),
      Q => i_op_assign_i_reg_384(2),
      R => A00_reg_396
    );
\i_op_assign_i_reg_384_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => A00_reg_3960,
      D => src_buf1_V_2_reg_980(3),
      Q => i_op_assign_i_reg_384(3),
      R => A00_reg_396
    );
\i_op_assign_i_reg_384_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => A00_reg_3960,
      D => src_buf1_V_2_reg_980(4),
      Q => i_op_assign_i_reg_384(4),
      R => A00_reg_396
    );
\i_op_assign_i_reg_384_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => A00_reg_3960,
      D => src_buf1_V_2_reg_980(5),
      Q => i_op_assign_i_reg_384(5),
      R => A00_reg_396
    );
\i_op_assign_i_reg_384_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => A00_reg_3960,
      D => src_buf1_V_2_reg_980(6),
      Q => i_op_assign_i_reg_384(6),
      R => A00_reg_396
    );
\i_op_assign_i_reg_384_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => A00_reg_3960,
      D => src_buf1_V_2_reg_980(7),
      Q => i_op_assign_i_reg_384(7),
      R => A00_reg_396
    );
\icmp_ln874_9_reg_976[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000003AAAAAAAA"
    )
        port map (
      I0 => \icmp_ln874_9_reg_976_reg_n_5_[0]\,
      I1 => empty_101_reg_322_pp1_iter1_reg(0),
      I2 => empty_101_reg_322_pp1_iter1_reg(7),
      I3 => empty_101_reg_322_pp1_iter1_reg(5),
      I4 => \icmp_ln874_9_reg_976[0]_i_2_n_5\,
      I5 => icmp_ln874_9_reg_9760,
      O => \icmp_ln874_9_reg_976[0]_i_1_n_5\
    );
\icmp_ln874_9_reg_976[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => empty_101_reg_322_pp1_iter1_reg(3),
      I1 => empty_101_reg_322_pp1_iter1_reg(9),
      I2 => empty_101_reg_322_pp1_iter1_reg(2),
      I3 => empty_101_reg_322_pp1_iter1_reg(10),
      I4 => \icmp_ln874_9_reg_976[0]_i_4_n_5\,
      O => \icmp_ln874_9_reg_976[0]_i_2_n_5\
    );
\icmp_ln874_9_reg_976[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_block_pp1_stage0_subdone,
      I1 => icmp_ln882_7_reg_943_pp1_iter1_reg,
      O => icmp_ln874_9_reg_9760
    );
\icmp_ln874_9_reg_976[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => empty_101_reg_322_pp1_iter1_reg(8),
      I1 => empty_101_reg_322_pp1_iter1_reg(4),
      I2 => empty_101_reg_322_pp1_iter1_reg(6),
      I3 => empty_101_reg_322_pp1_iter1_reg(1),
      O => \icmp_ln874_9_reg_976[0]_i_4_n_5\
    );
\icmp_ln874_9_reg_976_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => \icmp_ln874_9_reg_976_reg_n_5_[0]\,
      Q => \icmp_ln874_9_reg_976_pp1_iter3_reg_reg_n_5_[0]\,
      R => '0'
    );
\icmp_ln874_9_reg_976_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln874_9_reg_976[0]_i_1_n_5\,
      Q => \icmp_ln874_9_reg_976_reg_n_5_[0]\,
      R => '0'
    );
\icmp_ln882_7_reg_943[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_block_pp1_stage0_subdone,
      I1 => ap_CS_fsm_pp1_stage0,
      O => \icmp_ln882_7_reg_943[0]_i_1_n_5\
    );
\icmp_ln882_7_reg_943[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \icmp_ln882_7_reg_943[0]_i_3_n_5\,
      I1 => \icmp_ln882_7_reg_943[0]_i_4_n_5\,
      I2 => \icmp_ln882_7_reg_943[0]_i_5_n_5\,
      I3 => \icmp_ln882_7_reg_943[0]_i_6_n_5\,
      I4 => \icmp_ln882_7_reg_943[0]_i_7_n_5\,
      I5 => \icmp_ln882_7_reg_943[0]_i_8_n_5\,
      O => icmp_ln882_7_fu_571_p2
    );
\icmp_ln882_7_reg_943[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030000000305050"
    )
        port map (
      I0 => \empty_101_reg_322_reg_n_5_[3]\,
      I1 => add_ln695_9_reg_947_reg(3),
      I2 => \add_ln695_9_reg_947[10]_i_7_n_5\,
      I3 => add_ln695_9_reg_947_reg(6),
      I4 => \add_ln695_9_reg_947[8]_i_2_n_5\,
      I5 => \empty_101_reg_322_reg_n_5_[6]\,
      O => \icmp_ln882_7_reg_943[0]_i_3_n_5\
    );
\icmp_ln882_7_reg_943[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEFEFEFFFFFFF"
    )
        port map (
      I0 => \add_ln695_9_reg_947[2]_i_2_n_5\,
      I1 => \icmp_ln882_7_reg_943[0]_i_9_n_5\,
      I2 => \add_ln695_9_reg_947[10]_i_4_n_5\,
      I3 => add_ln695_9_reg_947_reg(10),
      I4 => \add_ln695_9_reg_947[8]_i_2_n_5\,
      I5 => \empty_101_reg_322_reg_n_5_[10]\,
      O => \icmp_ln882_7_reg_943[0]_i_4_n_5\
    );
\icmp_ln882_7_reg_943[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => add_ln695_9_reg_947_reg(7),
      I1 => \icmp_ln882_7_reg_943_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => \empty_101_reg_322_reg_n_5_[7]\,
      O => \icmp_ln882_7_reg_943[0]_i_5_n_5\
    );
\icmp_ln882_7_reg_943[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => add_ln695_9_reg_947_reg(4),
      I1 => \icmp_ln882_7_reg_943_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => \empty_101_reg_322_reg_n_5_[4]\,
      O => \icmp_ln882_7_reg_943[0]_i_6_n_5\
    );
\icmp_ln882_7_reg_943[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => add_ln695_9_reg_947_reg(2),
      I1 => \icmp_ln882_7_reg_943_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => \empty_101_reg_322_reg_n_5_[2]\,
      O => \icmp_ln882_7_reg_943[0]_i_7_n_5\
    );
\icmp_ln882_7_reg_943[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => add_ln695_9_reg_947_reg(1),
      I1 => \icmp_ln882_7_reg_943_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => \empty_101_reg_322_reg_n_5_[1]\,
      O => \icmp_ln882_7_reg_943[0]_i_8_n_5\
    );
\icmp_ln882_7_reg_943[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => add_ln695_9_reg_947_reg(5),
      I1 => \icmp_ln882_7_reg_943_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => \empty_101_reg_322_reg_n_5_[5]\,
      O => \icmp_ln882_7_reg_943[0]_i_9_n_5\
    );
\icmp_ln882_7_reg_943_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln882_7_reg_943[0]_i_1_n_5\,
      D => \icmp_ln882_7_reg_943_reg_n_5_[0]\,
      Q => icmp_ln882_7_reg_943_pp1_iter1_reg,
      R => '0'
    );
\icmp_ln882_7_reg_943_pp1_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => icmp_ln882_7_reg_943_pp1_iter1_reg,
      Q => icmp_ln882_7_reg_943_pp1_iter2_reg,
      R => '0'
    );
\icmp_ln882_7_reg_943_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => icmp_ln882_7_reg_943_pp1_iter2_reg,
      Q => \icmp_ln882_7_reg_943_pp1_iter3_reg_reg_n_5_[0]\,
      R => '0'
    );
\icmp_ln882_7_reg_943_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln882_7_reg_943[0]_i_1_n_5\,
      D => icmp_ln882_7_fu_571_p2,
      Q => \icmp_ln882_7_reg_943_reg_n_5_[0]\,
      R => '0'
    );
\icmp_ln882_reg_897[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B0B8"
    )
        port map (
      I0 => icmp_ln882_fu_467_p2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \icmp_ln882_reg_897_reg_n_5_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => gray_img_src_data_empty_n,
      O => \icmp_ln882_reg_897[0]_i_1_n_5\
    );
\icmp_ln882_reg_897_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln882_reg_897[0]_i_1_n_5\,
      Q => \icmp_ln882_reg_897_reg_n_5_[0]\,
      R => '0'
    );
\internal_full_n_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => \ap_CS_fsm[0]_i_2_n_5\,
      I2 => xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_ap_start,
      O => \ap_CS_fsm_reg[3]_1\
    );
\mOutPtr[1]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00BFFFFF"
    )
        port map (
      I0 => \icmp_ln874_9_reg_976_pp1_iter3_reg_reg_n_5_[0]\,
      I1 => ap_enable_reg_pp1_iter4_reg_n_5,
      I2 => ap_block_pp1_stage0_subdone,
      I3 => \^q\(1),
      I4 => gaussian_mat_data_full_n,
      O => \icmp_ln874_9_reg_976_pp1_iter3_reg_reg[0]_0\
    );
\mOutPtr[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"878888880F000000"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => \ap_CS_fsm[0]_i_2_n_5\,
      I2 => start_once_reg,
      I3 => start_for_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_full_n,
      I4 => start_for_xfrgb2gray_1080_1920_U0_full_n,
      I5 => xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_ap_start,
      O => \ap_CS_fsm_reg[3]_2\(0)
    );
\mOutPtr[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F777777FFFFFFFF"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => \ap_CS_fsm[0]_i_2_n_5\,
      I2 => start_once_reg,
      I3 => start_for_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_full_n,
      I4 => start_for_xfrgb2gray_1080_1920_U0_full_n,
      I5 => xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_ap_start,
      O => \ap_CS_fsm_reg[3]_3\
    );
\mem_reg_bram_0_i_17__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1500FFFF"
    )
        port map (
      I0 => dout_valid_i_2_n_5,
      I1 => empty_101_reg_3220,
      I2 => \cmp_i_i362_i_i_i_i_reg_939_reg_n_5_[0]\,
      I3 => gray_img_src_data_empty_n,
      I4 => empty_n,
      O => \^cmp_i_i362_i_i_i_i_reg_939_reg[0]_1\
    );
\mem_reg_bram_0_i_19__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002AAA"
    )
        port map (
      I0 => gray_img_src_data_empty_n,
      I1 => \cmp_i_i362_i_i_i_i_reg_939_reg_n_5_[0]\,
      I2 => \add_ln695_9_reg_947[8]_i_2_n_5\,
      I3 => ap_block_pp1_stage0_subdone,
      I4 => dout_valid_i_2_n_5,
      O => dout_valid_reg
    );
mem_reg_bram_0_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF40404040404040"
    )
        port map (
      I0 => \icmp_ln882_reg_897_reg_n_5_[0]\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => p_46_in,
      I3 => ap_block_pp1_stage0_subdone,
      I4 => \add_ln695_9_reg_947[8]_i_2_n_5\,
      I5 => \cmp_i_i362_i_i_i_i_reg_939_reg_n_5_[0]\,
      O => xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_gray_img_src_data_read
    );
\p_load8_reg_952[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ap_block_pp1_stage0_subdone,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter0,
      I3 => icmp_ln882_7_fu_571_p2,
      O => p_load8_reg_9520
    );
\p_load8_reg_952_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_load8_reg_9520,
      D => \empty_96_fu_126_reg_n_5_[0]\,
      Q => p_load8_reg_952(0),
      R => '0'
    );
\p_load8_reg_952_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_load8_reg_9520,
      D => empty_97_fu_130(0),
      Q => p_load8_reg_952(1),
      R => '0'
    );
ram_reg_bram_0_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \icmp_ln882_reg_897_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => gray_img_src_data_empty_n,
      O => p_46_in
    );
\src_buf1_V_2_reg_980[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter3_reg_n_5,
      I1 => icmp_ln882_7_reg_943_pp1_iter2_reg,
      I2 => ap_block_pp1_stage0_subdone,
      O => call_ret_i_i_i_reg_9900
    );
\src_buf1_V_2_reg_980_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => call_ret_i_i_i_reg_9900,
      D => zext_ln46_fu_640_p1(0),
      Q => src_buf1_V_2_reg_980(0),
      R => '0'
    );
\src_buf1_V_2_reg_980_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => call_ret_i_i_i_reg_9900,
      D => zext_ln46_fu_640_p1(1),
      Q => src_buf1_V_2_reg_980(1),
      R => '0'
    );
\src_buf1_V_2_reg_980_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => call_ret_i_i_i_reg_9900,
      D => zext_ln46_fu_640_p1(2),
      Q => src_buf1_V_2_reg_980(2),
      R => '0'
    );
\src_buf1_V_2_reg_980_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => call_ret_i_i_i_reg_9900,
      D => zext_ln46_fu_640_p1(3),
      Q => src_buf1_V_2_reg_980(3),
      R => '0'
    );
\src_buf1_V_2_reg_980_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => call_ret_i_i_i_reg_9900,
      D => zext_ln46_fu_640_p1(4),
      Q => src_buf1_V_2_reg_980(4),
      R => '0'
    );
\src_buf1_V_2_reg_980_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => call_ret_i_i_i_reg_9900,
      D => zext_ln46_fu_640_p1(5),
      Q => src_buf1_V_2_reg_980(5),
      R => '0'
    );
\src_buf1_V_2_reg_980_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => call_ret_i_i_i_reg_9900,
      D => zext_ln46_fu_640_p1(6),
      Q => src_buf1_V_2_reg_980(6),
      R => '0'
    );
\src_buf1_V_2_reg_980_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => call_ret_i_i_i_reg_9900,
      D => zext_ln46_fu_640_p1(7),
      Q => src_buf1_V_2_reg_980(7),
      R => '0'
    );
\src_buf2_V_2_reg_985_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => call_ret_i_i_i_reg_9900,
      D => buf_2_V_U_n_33,
      Q => src_buf2_V_2_reg_985(0),
      R => '0'
    );
\src_buf2_V_2_reg_985_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => call_ret_i_i_i_reg_9900,
      D => buf_2_V_U_n_32,
      Q => src_buf2_V_2_reg_985(1),
      R => '0'
    );
\src_buf2_V_2_reg_985_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => call_ret_i_i_i_reg_9900,
      D => buf_1_V_U_n_30,
      Q => src_buf2_V_2_reg_985(2),
      R => '0'
    );
\src_buf2_V_2_reg_985_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => call_ret_i_i_i_reg_9900,
      D => buf_1_V_U_n_29,
      Q => src_buf2_V_2_reg_985(3),
      R => '0'
    );
\src_buf2_V_2_reg_985_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => call_ret_i_i_i_reg_9900,
      D => buf_1_V_U_n_28,
      Q => src_buf2_V_2_reg_985(4),
      R => '0'
    );
\src_buf2_V_2_reg_985_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => call_ret_i_i_i_reg_9900,
      D => buf_1_V_U_n_27,
      Q => src_buf2_V_2_reg_985(5),
      R => '0'
    );
\src_buf2_V_2_reg_985_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => call_ret_i_i_i_reg_9900,
      D => buf_1_V_U_n_26,
      Q => src_buf2_V_2_reg_985(6),
      R => '0'
    );
\src_buf2_V_2_reg_985_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => call_ret_i_i_i_reg_9900,
      D => buf_2_V_U_n_27,
      Q => src_buf2_V_2_reg_985(7),
      R => '0'
    );
\start_once_reg_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77777000"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => \ap_CS_fsm[0]_i_2_n_5\,
      I2 => xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_ap_start,
      I3 => start_for_xfgray2rgb_1080_1920_U0_full_n,
      I4 => start_once_reg_reg_0,
      O => \ap_CS_fsm_reg[3]_0\
    );
\start_once_reg_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7770"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => \ap_CS_fsm[0]_i_2_n_5\,
      I2 => start_once_reg_reg_1,
      I3 => \^start_once_reg_0\,
      O => \start_once_reg_i_1__4_n_5\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \start_once_reg_i_1__4_n_5\,
      Q => \^start_once_reg_0\,
      R => SR(0)
    );
\trunc_ln304_1_i_reg_995[3]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter4_reg_n_5,
      I1 => \icmp_ln882_7_reg_943_pp1_iter3_reg_reg_n_5_[0]\,
      O => \trunc_ln304_1_i_reg_995[3]_i_27_n_5\
    );
\trunc_ln304_1_i_reg_995[3]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => i_op_assign_i_reg_384(1),
      I1 => ap_enable_reg_pp1_iter4_reg_n_5,
      I2 => \icmp_ln882_7_reg_943_pp1_iter3_reg_reg_n_5_[0]\,
      I3 => \A00_reg_396_reg_n_5_[1]\,
      O => \trunc_ln304_1_i_reg_995[3]_i_28_n_5\
    );
\trunc_ln304_1_i_reg_995[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_block_pp1_stage0_subdone,
      I1 => icmp_ln882_7_reg_943_pp1_iter2_reg,
      O => trunc_ln304_1_i_reg_9950
    );
\trunc_ln304_1_i_reg_995[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04F7FFFFFB080000"
    )
        port map (
      I0 => src_buf2_V_2_reg_985(7),
      I1 => ap_enable_reg_pp1_iter4_reg_n_5,
      I2 => \icmp_ln882_7_reg_943_pp1_iter3_reg_reg_n_5_[0]\,
      I3 => zext_ln52_2_fu_840_p1(9),
      I4 => add_ln50_3_fu_714_p2(8),
      I5 => add_ln50_3_fu_714_p2(9),
      O => \trunc_ln304_1_i_reg_995[7]_i_11_n_5\
    );
\trunc_ln304_1_i_reg_995[7]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => i_op_assign_i_reg_384(7),
      I1 => ap_enable_reg_pp1_iter4_reg_n_5,
      I2 => \icmp_ln882_7_reg_943_pp1_iter3_reg_reg_n_5_[0]\,
      I3 => \A00_reg_396_reg_n_5_[7]\,
      O => \trunc_ln304_1_i_reg_995[7]_i_17_n_5\
    );
\trunc_ln304_1_i_reg_995[7]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5A599665A5A9966"
    )
        port map (
      I0 => add_ln50_3_fu_714_p2(2),
      I1 => zext_ln52_2_fu_840_p1(3),
      I2 => src_buf2_V_2_reg_985(1),
      I3 => A01_reg_346(3),
      I4 => \trunc_ln304_1_i_reg_995[3]_i_27_n_5\,
      I5 => arrayidx25_i_i494_load_01405_i_i_i_reg_334(3),
      O => \trunc_ln304_1_i_reg_995[7]_i_22_n_5\
    );
\trunc_ln304_1_i_reg_995[7]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656AA5AA6A6AAAAA"
    )
        port map (
      I0 => \trunc_ln304_1_i_reg_995[7]_i_22_n_5\,
      I1 => src_buf2_V_2_reg_985(0),
      I2 => \trunc_ln304_1_i_reg_995[3]_i_27_n_5\,
      I3 => zext_ln52_2_fu_840_p1(2),
      I4 => arrayidx25_i_i494_load_01405_i_i_i_reg_334(2),
      I5 => A01_reg_346(2),
      O => \trunc_ln304_1_i_reg_995[7]_i_28_n_5\
    );
\trunc_ln304_1_i_reg_995[7]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8748B47478B74B8"
    )
        port map (
      I0 => src_buf2_V_2_reg_985(0),
      I1 => \trunc_ln304_1_i_reg_995[3]_i_27_n_5\,
      I2 => zext_ln52_2_fu_840_p1(2),
      I3 => arrayidx25_i_i494_load_01405_i_i_i_reg_334(2),
      I4 => A01_reg_346(2),
      I5 => add_ln50_3_fu_714_p2(1),
      O => \trunc_ln304_1_i_reg_995[7]_i_29_n_5\
    );
\trunc_ln304_1_i_reg_995[7]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65666A66"
    )
        port map (
      I0 => add_ln50_3_fu_714_p2(0),
      I1 => A01_reg_346(1),
      I2 => \icmp_ln882_7_reg_943_pp1_iter3_reg_reg_n_5_[0]\,
      I3 => ap_enable_reg_pp1_iter4_reg_n_5,
      I4 => arrayidx25_i_i494_load_01405_i_i_i_reg_334(1),
      O => \trunc_ln304_1_i_reg_995[7]_i_30_n_5\
    );
\trunc_ln304_1_i_reg_995[7]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => arrayidx25_i_i494_load_01405_i_i_i_reg_334(0),
      I1 => ap_enable_reg_pp1_iter4_reg_n_5,
      I2 => \icmp_ln882_7_reg_943_pp1_iter3_reg_reg_n_5_[0]\,
      I3 => A01_reg_346(0),
      O => zext_ln46_1_fu_644_p1(0)
    );
\trunc_ln304_1_i_reg_995[7]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F7"
    )
        port map (
      I0 => arrayidx25_i_i494_load_01405_i_i_i_reg_334(7),
      I1 => ap_enable_reg_pp1_iter4_reg_n_5,
      I2 => \icmp_ln882_7_reg_943_pp1_iter3_reg_reg_n_5_[0]\,
      I3 => A01_reg_346(7),
      O => \trunc_ln304_1_i_reg_995[7]_i_50_n_5\
    );
\trunc_ln304_1_i_reg_995[7]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F7"
    )
        port map (
      I0 => arrayidx25_i_i494_load_01405_i_i_i_reg_334(6),
      I1 => ap_enable_reg_pp1_iter4_reg_n_5,
      I2 => \icmp_ln882_7_reg_943_pp1_iter3_reg_reg_n_5_[0]\,
      I3 => A01_reg_346(6),
      O => \trunc_ln304_1_i_reg_995[7]_i_51_n_5\
    );
\trunc_ln304_1_i_reg_995[7]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F7"
    )
        port map (
      I0 => arrayidx25_i_i494_load_01405_i_i_i_reg_334(5),
      I1 => ap_enable_reg_pp1_iter4_reg_n_5,
      I2 => \icmp_ln882_7_reg_943_pp1_iter3_reg_reg_n_5_[0]\,
      I3 => A01_reg_346(5),
      O => \trunc_ln304_1_i_reg_995[7]_i_52_n_5\
    );
\trunc_ln304_1_i_reg_995[7]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F7"
    )
        port map (
      I0 => arrayidx25_i_i494_load_01405_i_i_i_reg_334(4),
      I1 => ap_enable_reg_pp1_iter4_reg_n_5,
      I2 => \icmp_ln882_7_reg_943_pp1_iter3_reg_reg_n_5_[0]\,
      I3 => A01_reg_346(4),
      O => \trunc_ln304_1_i_reg_995[7]_i_53_n_5\
    );
\trunc_ln304_1_i_reg_995[7]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => zext_ln52_2_fu_840_p1(9),
      I1 => ap_enable_reg_pp1_iter4_reg_n_5,
      I2 => \icmp_ln882_7_reg_943_pp1_iter3_reg_reg_n_5_[0]\,
      I3 => arrayidx10_i_i539_load_01399_i_i_i_reg_371(7),
      O => \trunc_ln304_1_i_reg_995[7]_i_56_n_5\
    );
\trunc_ln304_1_i_reg_995[7]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => src_buf1_V_2_reg_980(7),
      I1 => ap_enable_reg_pp1_iter4_reg_n_5,
      I2 => \icmp_ln882_7_reg_943_pp1_iter3_reg_reg_n_5_[0]\,
      I3 => i_op_assign_i_reg_384(7),
      O => \trunc_ln304_1_i_reg_995[7]_i_57_n_5\
    );
\trunc_ln304_1_i_reg_995[7]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => call_ret_i_i_i_reg_990(7),
      I1 => ap_enable_reg_pp1_iter4_reg_n_5,
      I2 => \icmp_ln882_7_reg_943_pp1_iter3_reg_reg_n_5_[0]\,
      I3 => arrayidx25_i_i494_load_01405_i_i_i_reg_334(7),
      O => \trunc_ln304_1_i_reg_995[7]_i_58_n_5\
    );
\trunc_ln304_1_i_reg_995[7]_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => zext_ln52_2_fu_840_p1(4),
      I1 => ap_enable_reg_pp1_iter4_reg_n_5,
      I2 => \icmp_ln882_7_reg_943_pp1_iter3_reg_reg_n_5_[0]\,
      I3 => arrayidx10_i_i539_load_01399_i_i_i_reg_371(2),
      O => \trunc_ln304_1_i_reg_995[7]_i_70_n_5\
    );
\trunc_ln304_1_i_reg_995[7]_i_71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => zext_ln52_2_fu_840_p1(3),
      I1 => ap_enable_reg_pp1_iter4_reg_n_5,
      I2 => \icmp_ln882_7_reg_943_pp1_iter3_reg_reg_n_5_[0]\,
      I3 => arrayidx10_i_i539_load_01399_i_i_i_reg_371(1),
      O => zext_ln47_fu_682_p1(1)
    );
\trunc_ln304_1_i_reg_995[7]_i_72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => call_ret_i_i_i_reg_990(1),
      I1 => ap_enable_reg_pp1_iter4_reg_n_5,
      I2 => \icmp_ln882_7_reg_943_pp1_iter3_reg_reg_n_5_[0]\,
      I3 => arrayidx25_i_i494_load_01405_i_i_i_reg_334(1),
      O => \trunc_ln304_1_i_reg_995[7]_i_72_n_5\
    );
\trunc_ln304_1_i_reg_995[7]_i_73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => src_buf1_V_2_reg_980(1),
      I1 => ap_enable_reg_pp1_iter4_reg_n_5,
      I2 => \icmp_ln882_7_reg_943_pp1_iter3_reg_reg_n_5_[0]\,
      I3 => i_op_assign_i_reg_384(1),
      O => \trunc_ln304_1_i_reg_995[7]_i_73_n_5\
    );
\trunc_ln304_1_i_reg_995_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln304_1_i_reg_9950,
      D => add_ln52_3_fu_758_p2(4),
      Q => trunc_ln304_1_i_reg_995(0),
      R => '0'
    );
\trunc_ln304_1_i_reg_995_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln304_1_i_reg_9950,
      D => add_ln52_3_fu_758_p2(5),
      Q => trunc_ln304_1_i_reg_995(1),
      R => '0'
    );
\trunc_ln304_1_i_reg_995_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln304_1_i_reg_9950,
      D => add_ln52_3_fu_758_p2(6),
      Q => trunc_ln304_1_i_reg_995(2),
      R => '0'
    );
\trunc_ln304_1_i_reg_995_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln304_1_i_reg_9950,
      D => add_ln52_3_fu_758_p2(7),
      Q => trunc_ln304_1_i_reg_995(3),
      R => '0'
    );
\trunc_ln304_1_i_reg_995_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln304_1_i_reg_9950,
      D => add_ln52_3_fu_758_p2(8),
      Q => trunc_ln304_1_i_reg_995(4),
      R => '0'
    );
\trunc_ln304_1_i_reg_995_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln304_1_i_reg_9950,
      D => add_ln52_3_fu_758_p2(9),
      Q => trunc_ln304_1_i_reg_995(5),
      R => '0'
    );
\trunc_ln304_1_i_reg_995_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln304_1_i_reg_9950,
      D => add_ln52_3_fu_758_p2(10),
      Q => trunc_ln304_1_i_reg_995(6),
      R => '0'
    );
\trunc_ln304_1_i_reg_995_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln304_1_i_reg_9950,
      D => add_ln52_3_fu_758_p2(11),
      Q => trunc_ln304_1_i_reg_995(7),
      R => '0'
    );
\zext_ln538_reg_906[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FB00"
    )
        port map (
      I0 => gray_img_src_data_empty_n,
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => \icmp_ln882_reg_897_reg_n_5_[0]\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => icmp_ln882_fu_467_p2,
      O => zext_ln538_reg_906_reg0
    );
\zext_ln538_reg_906_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln538_reg_906_reg0,
      D => empty_reg_287_reg(0),
      Q => zext_ln538_reg_906_reg(0),
      R => '0'
    );
\zext_ln538_reg_906_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln538_reg_906_reg0,
      D => empty_reg_287_reg(10),
      Q => zext_ln538_reg_906_reg(10),
      R => '0'
    );
\zext_ln538_reg_906_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln538_reg_906_reg0,
      D => empty_reg_287_reg(1),
      Q => zext_ln538_reg_906_reg(1),
      R => '0'
    );
\zext_ln538_reg_906_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln538_reg_906_reg0,
      D => empty_reg_287_reg(2),
      Q => zext_ln538_reg_906_reg(2),
      R => '0'
    );
\zext_ln538_reg_906_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln538_reg_906_reg0,
      D => empty_reg_287_reg(3),
      Q => zext_ln538_reg_906_reg(3),
      R => '0'
    );
\zext_ln538_reg_906_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln538_reg_906_reg0,
      D => empty_reg_287_reg(4),
      Q => zext_ln538_reg_906_reg(4),
      R => '0'
    );
\zext_ln538_reg_906_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln538_reg_906_reg0,
      D => empty_reg_287_reg(5),
      Q => zext_ln538_reg_906_reg(5),
      R => '0'
    );
\zext_ln538_reg_906_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln538_reg_906_reg0,
      D => empty_reg_287_reg(6),
      Q => zext_ln538_reg_906_reg(6),
      R => '0'
    );
\zext_ln538_reg_906_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln538_reg_906_reg0,
      D => empty_reg_287_reg(7),
      Q => zext_ln538_reg_906_reg(7),
      R => '0'
    );
\zext_ln538_reg_906_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln538_reg_906_reg0,
      D => empty_reg_287_reg(8),
      Q => zext_ln538_reg_906_reg(8),
      R => '0'
    );
\zext_ln538_reg_906_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln538_reg_906_reg0,
      D => empty_reg_287_reg(9),
      Q => zext_ln538_reg_906_reg(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_s is
  port (
    \icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \empty_82_reg_2106_reg[27]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \empty_82_reg_2106_reg[27]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    \empty_82_reg_2106_reg[27]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln79_reg_1822_pp0_iter8_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    internal_full_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \empty_reg_2074_reg[27]_0\ : out STD_LOGIC_VECTOR ( 18 downto 0 );
    xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_ap_ready : out STD_LOGIC;
    \icmp_ln79_reg_1822_pp0_iter8_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_grady1_mat_46_read : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    A : in STD_LOGIC_VECTOR ( 10 downto 0 );
    p_0_in0_out : in STD_LOGIC_VECTOR ( 10 downto 0 );
    S : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mem_reg_bram_0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    magnitude_mat_data_full_n : in STD_LOGIC;
    xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read : in STD_LOGIC;
    gradx1_mat_data_full_n : in STD_LOGIC;
    gradx1_mat_data_empty_n : in STD_LOGIC;
    grady1_mat_data_full_n : in STD_LOGIC;
    grady1_mat_data_empty_n : in STD_LOGIC;
    \empty_82_reg_2106_reg[24]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_17_reg_2100_reg[0]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln3471_11_reg_2093_reg[0]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_ap_start : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_s;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_s is
  signal R_1_10_fu_1330_p3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal R_1_13_fu_1582_p3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal R_1_14_fu_1666_p3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \R_1_14_fu_1666_p3__0\ : STD_LOGIC_VECTOR ( 16 downto 3 );
  signal R_1_4_cast_fu_780_p1 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal R_1_8_cast_fu_1093_p1 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \ap_CS_fsm[3]_i_2__0_n_5\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state13 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_block_pp0_stage0_11001 : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__8_n_5\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__1_n_5\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter6 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter7 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter8 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter9_i_1_n_5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter9_reg_n_5 : STD_LOGIC;
  signal empty_82_reg_21060 : STD_LOGIC;
  signal \empty_82_reg_2106[0]_i_1_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[16]_i_10_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[16]_i_11_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[16]_i_12_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[16]_i_13_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[16]_i_14_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[16]_i_15_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[16]_i_16_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[16]_i_18_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[16]_i_3_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[16]_i_4_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[16]_i_5_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[16]_i_6_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[16]_i_7_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[16]_i_8_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[16]_i_9_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[24]_i_10_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[24]_i_15_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[24]_i_16_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[24]_i_17_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[24]_i_18_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[24]_i_19_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[24]_i_20_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[24]_i_21_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[24]_i_22_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[24]_i_23_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[24]_i_24_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[24]_i_25_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[24]_i_26_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[24]_i_3_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[24]_i_4_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[24]_i_5_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[24]_i_6_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[24]_i_7_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[24]_i_8_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[24]_i_9_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[29]_i_10_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[29]_i_11_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[29]_i_29_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[29]_i_30_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[29]_i_31_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[29]_i_32_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[29]_i_33_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[29]_i_34_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[29]_i_35_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[29]_i_36_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[29]_i_37_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[29]_i_38_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[29]_i_39_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[29]_i_40_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[29]_i_41_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[29]_i_42_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[29]_i_43_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[29]_i_44_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[29]_i_5_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[29]_i_6_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[29]_i_7_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[29]_i_8_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[29]_i_9_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[8]_i_2_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[8]_i_3_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[8]_i_4_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[8]_i_5_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[8]_i_6_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[8]_i_7_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[8]_i_9_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[16]_i_1_n_16\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[16]_i_1_n_17\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[16]_i_1_n_18\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[16]_i_1_n_19\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[16]_i_1_n_20\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[16]_i_2_n_10\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[16]_i_2_n_11\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[16]_i_2_n_12\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[16]_i_2_n_8\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[16]_i_2_n_9\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[24]_i_11_n_10\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[24]_i_11_n_11\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[24]_i_11_n_12\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[24]_i_11_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[24]_i_11_n_6\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[24]_i_11_n_7\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[24]_i_11_n_8\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[24]_i_11_n_9\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[24]_i_1_n_10\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[24]_i_1_n_11\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[24]_i_1_n_12\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[24]_i_1_n_13\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[24]_i_1_n_14\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[24]_i_1_n_15\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[24]_i_1_n_16\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[24]_i_1_n_17\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[24]_i_1_n_18\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[24]_i_1_n_19\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[24]_i_1_n_20\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[24]_i_1_n_8\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[24]_i_1_n_9\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[24]_i_2_n_10\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[24]_i_2_n_11\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[24]_i_2_n_12\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[24]_i_2_n_7\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[24]_i_2_n_8\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[24]_i_2_n_9\ : STD_LOGIC;
  signal \^empty_82_reg_2106_reg[27]_0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^empty_82_reg_2106_reg[27]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \empty_82_reg_2106_reg[29]_i_12_n_10\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[29]_i_12_n_11\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[29]_i_12_n_12\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[29]_i_12_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[29]_i_12_n_6\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[29]_i_12_n_7\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[29]_i_12_n_8\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[29]_i_12_n_9\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[29]_i_20_n_10\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[29]_i_20_n_11\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[29]_i_20_n_12\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[29]_i_20_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[29]_i_20_n_6\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[29]_i_20_n_7\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[29]_i_20_n_8\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[29]_i_20_n_9\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[29]_i_2_n_10\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[29]_i_2_n_11\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[29]_i_2_n_12\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[29]_i_2_n_14\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[29]_i_2_n_16\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[29]_i_2_n_17\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[29]_i_2_n_18\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[29]_i_2_n_19\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[29]_i_2_n_20\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[29]_i_2_n_7\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[29]_i_2_n_8\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[29]_i_2_n_9\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[29]_i_3_n_10\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[29]_i_3_n_11\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[29]_i_3_n_12\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[29]_i_3_n_7\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[29]_i_3_n_8\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[29]_i_3_n_9\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[29]_i_4_n_10\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[29]_i_4_n_11\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[29]_i_4_n_12\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[29]_i_4_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[29]_i_4_n_6\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[29]_i_4_n_7\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[29]_i_4_n_8\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[29]_i_4_n_9\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[8]_i_1_n_16\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[8]_i_1_n_17\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[8]_i_1_n_18\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[8]_i_1_n_19\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[8]_i_1_n_20\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \empty_82_reg_2106_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal empty_reg_20740 : STD_LOGIC;
  signal \empty_reg_2074[0]_i_1_n_5\ : STD_LOGIC;
  signal \empty_reg_2074[16]_i_10_n_5\ : STD_LOGIC;
  signal \empty_reg_2074[16]_i_2_n_5\ : STD_LOGIC;
  signal \empty_reg_2074[16]_i_3_n_5\ : STD_LOGIC;
  signal \empty_reg_2074[16]_i_4_n_5\ : STD_LOGIC;
  signal \empty_reg_2074[16]_i_5_n_5\ : STD_LOGIC;
  signal \empty_reg_2074[16]_i_6_n_5\ : STD_LOGIC;
  signal \empty_reg_2074[16]_i_7_n_5\ : STD_LOGIC;
  signal \empty_reg_2074[16]_i_8_n_5\ : STD_LOGIC;
  signal \empty_reg_2074[16]_i_9_n_5\ : STD_LOGIC;
  signal \empty_reg_2074[24]_i_10_n_5\ : STD_LOGIC;
  signal \empty_reg_2074[24]_i_13_n_5\ : STD_LOGIC;
  signal \empty_reg_2074[24]_i_14_n_5\ : STD_LOGIC;
  signal \empty_reg_2074[24]_i_15_n_5\ : STD_LOGIC;
  signal \empty_reg_2074[24]_i_16_n_5\ : STD_LOGIC;
  signal \empty_reg_2074[24]_i_17_n_5\ : STD_LOGIC;
  signal \empty_reg_2074[24]_i_18_n_5\ : STD_LOGIC;
  signal \empty_reg_2074[24]_i_19_n_5\ : STD_LOGIC;
  signal \empty_reg_2074[24]_i_20_n_5\ : STD_LOGIC;
  signal \empty_reg_2074[24]_i_21_n_5\ : STD_LOGIC;
  signal \empty_reg_2074[24]_i_22_n_5\ : STD_LOGIC;
  signal \empty_reg_2074[24]_i_23_n_5\ : STD_LOGIC;
  signal \empty_reg_2074[24]_i_24_n_5\ : STD_LOGIC;
  signal \empty_reg_2074[24]_i_25_n_5\ : STD_LOGIC;
  signal \empty_reg_2074[24]_i_26_n_5\ : STD_LOGIC;
  signal \empty_reg_2074[24]_i_27_n_5\ : STD_LOGIC;
  signal \empty_reg_2074[24]_i_3_n_5\ : STD_LOGIC;
  signal \empty_reg_2074[24]_i_4_n_5\ : STD_LOGIC;
  signal \empty_reg_2074[24]_i_5_n_5\ : STD_LOGIC;
  signal \empty_reg_2074[24]_i_6_n_5\ : STD_LOGIC;
  signal \empty_reg_2074[24]_i_7_n_5\ : STD_LOGIC;
  signal \empty_reg_2074[24]_i_8_n_5\ : STD_LOGIC;
  signal \empty_reg_2074[24]_i_9_n_5\ : STD_LOGIC;
  signal \empty_reg_2074[29]_i_10_n_5\ : STD_LOGIC;
  signal \empty_reg_2074[29]_i_12_n_5\ : STD_LOGIC;
  signal \empty_reg_2074[29]_i_13_n_5\ : STD_LOGIC;
  signal \empty_reg_2074[29]_i_14_n_5\ : STD_LOGIC;
  signal \empty_reg_2074[29]_i_15_n_5\ : STD_LOGIC;
  signal \empty_reg_2074[29]_i_16_n_5\ : STD_LOGIC;
  signal \empty_reg_2074[29]_i_17_n_5\ : STD_LOGIC;
  signal \empty_reg_2074[29]_i_18_n_5\ : STD_LOGIC;
  signal \empty_reg_2074[29]_i_19_n_5\ : STD_LOGIC;
  signal \empty_reg_2074[29]_i_20_n_5\ : STD_LOGIC;
  signal \empty_reg_2074[29]_i_21_n_5\ : STD_LOGIC;
  signal \empty_reg_2074[29]_i_22_n_5\ : STD_LOGIC;
  signal \empty_reg_2074[29]_i_23_n_5\ : STD_LOGIC;
  signal \empty_reg_2074[29]_i_24_n_5\ : STD_LOGIC;
  signal \empty_reg_2074[29]_i_25_n_5\ : STD_LOGIC;
  signal \empty_reg_2074[29]_i_26_n_5\ : STD_LOGIC;
  signal \empty_reg_2074[29]_i_27_n_5\ : STD_LOGIC;
  signal \empty_reg_2074[29]_i_4_n_5\ : STD_LOGIC;
  signal \empty_reg_2074[29]_i_5_n_5\ : STD_LOGIC;
  signal \empty_reg_2074[29]_i_6_n_5\ : STD_LOGIC;
  signal \empty_reg_2074[29]_i_7_n_5\ : STD_LOGIC;
  signal \empty_reg_2074[29]_i_8_n_5\ : STD_LOGIC;
  signal \empty_reg_2074[29]_i_9_n_5\ : STD_LOGIC;
  signal \empty_reg_2074[8]_i_10_n_5\ : STD_LOGIC;
  signal \empty_reg_2074[8]_i_11_n_5\ : STD_LOGIC;
  signal \empty_reg_2074[8]_i_12_n_5\ : STD_LOGIC;
  signal \empty_reg_2074[8]_i_13_n_5\ : STD_LOGIC;
  signal \empty_reg_2074[8]_i_14_n_5\ : STD_LOGIC;
  signal \empty_reg_2074[8]_i_15_n_5\ : STD_LOGIC;
  signal \empty_reg_2074[8]_i_3_n_5\ : STD_LOGIC;
  signal \empty_reg_2074[8]_i_4_n_5\ : STD_LOGIC;
  signal \empty_reg_2074[8]_i_5_n_5\ : STD_LOGIC;
  signal \empty_reg_2074[8]_i_6_n_5\ : STD_LOGIC;
  signal \empty_reg_2074[8]_i_7_n_5\ : STD_LOGIC;
  signal \empty_reg_2074[8]_i_8_n_5\ : STD_LOGIC;
  signal \empty_reg_2074[8]_i_9_n_5\ : STD_LOGIC;
  signal \empty_reg_2074_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \empty_reg_2074_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \empty_reg_2074_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \empty_reg_2074_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \empty_reg_2074_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \empty_reg_2074_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \empty_reg_2074_reg[16]_i_1_n_16\ : STD_LOGIC;
  signal \empty_reg_2074_reg[16]_i_1_n_17\ : STD_LOGIC;
  signal \empty_reg_2074_reg[16]_i_1_n_18\ : STD_LOGIC;
  signal \empty_reg_2074_reg[16]_i_1_n_19\ : STD_LOGIC;
  signal \empty_reg_2074_reg[16]_i_1_n_20\ : STD_LOGIC;
  signal \empty_reg_2074_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \empty_reg_2074_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \empty_reg_2074_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \empty_reg_2074_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \empty_reg_2074_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \empty_reg_2074_reg[24]_i_12_n_10\ : STD_LOGIC;
  signal \empty_reg_2074_reg[24]_i_12_n_11\ : STD_LOGIC;
  signal \empty_reg_2074_reg[24]_i_12_n_12\ : STD_LOGIC;
  signal \empty_reg_2074_reg[24]_i_12_n_5\ : STD_LOGIC;
  signal \empty_reg_2074_reg[24]_i_12_n_6\ : STD_LOGIC;
  signal \empty_reg_2074_reg[24]_i_12_n_7\ : STD_LOGIC;
  signal \empty_reg_2074_reg[24]_i_12_n_8\ : STD_LOGIC;
  signal \empty_reg_2074_reg[24]_i_12_n_9\ : STD_LOGIC;
  signal \empty_reg_2074_reg[24]_i_1_n_10\ : STD_LOGIC;
  signal \empty_reg_2074_reg[24]_i_1_n_11\ : STD_LOGIC;
  signal \empty_reg_2074_reg[24]_i_1_n_12\ : STD_LOGIC;
  signal \empty_reg_2074_reg[24]_i_1_n_13\ : STD_LOGIC;
  signal \empty_reg_2074_reg[24]_i_1_n_14\ : STD_LOGIC;
  signal \empty_reg_2074_reg[24]_i_1_n_15\ : STD_LOGIC;
  signal \empty_reg_2074_reg[24]_i_1_n_16\ : STD_LOGIC;
  signal \empty_reg_2074_reg[24]_i_1_n_17\ : STD_LOGIC;
  signal \empty_reg_2074_reg[24]_i_1_n_18\ : STD_LOGIC;
  signal \empty_reg_2074_reg[24]_i_1_n_19\ : STD_LOGIC;
  signal \empty_reg_2074_reg[24]_i_1_n_20\ : STD_LOGIC;
  signal \empty_reg_2074_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \empty_reg_2074_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \empty_reg_2074_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \empty_reg_2074_reg[24]_i_1_n_8\ : STD_LOGIC;
  signal \empty_reg_2074_reg[24]_i_1_n_9\ : STD_LOGIC;
  signal \empty_reg_2074_reg[24]_i_2_n_10\ : STD_LOGIC;
  signal \empty_reg_2074_reg[24]_i_2_n_11\ : STD_LOGIC;
  signal \empty_reg_2074_reg[24]_i_2_n_12\ : STD_LOGIC;
  signal \empty_reg_2074_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \empty_reg_2074_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \empty_reg_2074_reg[24]_i_2_n_7\ : STD_LOGIC;
  signal \empty_reg_2074_reg[24]_i_2_n_8\ : STD_LOGIC;
  signal \empty_reg_2074_reg[24]_i_2_n_9\ : STD_LOGIC;
  signal \^empty_reg_2074_reg[27]_0\ : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \empty_reg_2074_reg[29]_i_11_n_10\ : STD_LOGIC;
  signal \empty_reg_2074_reg[29]_i_11_n_11\ : STD_LOGIC;
  signal \empty_reg_2074_reg[29]_i_11_n_12\ : STD_LOGIC;
  signal \empty_reg_2074_reg[29]_i_11_n_5\ : STD_LOGIC;
  signal \empty_reg_2074_reg[29]_i_11_n_6\ : STD_LOGIC;
  signal \empty_reg_2074_reg[29]_i_11_n_7\ : STD_LOGIC;
  signal \empty_reg_2074_reg[29]_i_11_n_8\ : STD_LOGIC;
  signal \empty_reg_2074_reg[29]_i_11_n_9\ : STD_LOGIC;
  signal \empty_reg_2074_reg[29]_i_2_n_10\ : STD_LOGIC;
  signal \empty_reg_2074_reg[29]_i_2_n_11\ : STD_LOGIC;
  signal \empty_reg_2074_reg[29]_i_2_n_12\ : STD_LOGIC;
  signal \empty_reg_2074_reg[29]_i_2_n_14\ : STD_LOGIC;
  signal \empty_reg_2074_reg[29]_i_2_n_16\ : STD_LOGIC;
  signal \empty_reg_2074_reg[29]_i_2_n_17\ : STD_LOGIC;
  signal \empty_reg_2074_reg[29]_i_2_n_18\ : STD_LOGIC;
  signal \empty_reg_2074_reg[29]_i_2_n_19\ : STD_LOGIC;
  signal \empty_reg_2074_reg[29]_i_2_n_20\ : STD_LOGIC;
  signal \empty_reg_2074_reg[29]_i_2_n_7\ : STD_LOGIC;
  signal \empty_reg_2074_reg[29]_i_2_n_8\ : STD_LOGIC;
  signal \empty_reg_2074_reg[29]_i_2_n_9\ : STD_LOGIC;
  signal \empty_reg_2074_reg[29]_i_3_n_10\ : STD_LOGIC;
  signal \empty_reg_2074_reg[29]_i_3_n_11\ : STD_LOGIC;
  signal \empty_reg_2074_reg[29]_i_3_n_12\ : STD_LOGIC;
  signal \empty_reg_2074_reg[29]_i_3_n_5\ : STD_LOGIC;
  signal \empty_reg_2074_reg[29]_i_3_n_6\ : STD_LOGIC;
  signal \empty_reg_2074_reg[29]_i_3_n_7\ : STD_LOGIC;
  signal \empty_reg_2074_reg[29]_i_3_n_8\ : STD_LOGIC;
  signal \empty_reg_2074_reg[29]_i_3_n_9\ : STD_LOGIC;
  signal \empty_reg_2074_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \empty_reg_2074_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \empty_reg_2074_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \empty_reg_2074_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \empty_reg_2074_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \empty_reg_2074_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \empty_reg_2074_reg[8]_i_1_n_16\ : STD_LOGIC;
  signal \empty_reg_2074_reg[8]_i_1_n_17\ : STD_LOGIC;
  signal \empty_reg_2074_reg[8]_i_1_n_18\ : STD_LOGIC;
  signal \empty_reg_2074_reg[8]_i_1_n_19\ : STD_LOGIC;
  signal \empty_reg_2074_reg[8]_i_1_n_20\ : STD_LOGIC;
  signal \empty_reg_2074_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \empty_reg_2074_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \empty_reg_2074_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \empty_reg_2074_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \empty_reg_2074_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \empty_reg_2074_reg[8]_i_2_n_10\ : STD_LOGIC;
  signal \empty_reg_2074_reg[8]_i_2_n_11\ : STD_LOGIC;
  signal \empty_reg_2074_reg[8]_i_2_n_12\ : STD_LOGIC;
  signal \empty_reg_2074_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \empty_reg_2074_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \empty_reg_2074_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \empty_reg_2074_reg[8]_i_2_n_8\ : STD_LOGIC;
  signal \empty_reg_2074_reg[8]_i_2_n_9\ : STD_LOGIC;
  signal i_2_fu_297_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal i_2_reg_1817 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \i_2_reg_1817[10]_i_2_n_5\ : STD_LOGIC;
  signal i_reg_269 : STD_LOGIC;
  signal \i_reg_269_reg_n_5_[0]\ : STD_LOGIC;
  signal \i_reg_269_reg_n_5_[10]\ : STD_LOGIC;
  signal \i_reg_269_reg_n_5_[1]\ : STD_LOGIC;
  signal \i_reg_269_reg_n_5_[2]\ : STD_LOGIC;
  signal \i_reg_269_reg_n_5_[3]\ : STD_LOGIC;
  signal \i_reg_269_reg_n_5_[4]\ : STD_LOGIC;
  signal \i_reg_269_reg_n_5_[5]\ : STD_LOGIC;
  signal \i_reg_269_reg_n_5_[6]\ : STD_LOGIC;
  signal \i_reg_269_reg_n_5_[7]\ : STD_LOGIC;
  signal \i_reg_269_reg_n_5_[8]\ : STD_LOGIC;
  signal \i_reg_269_reg_n_5_[9]\ : STD_LOGIC;
  signal icmp_ln3471_reg_18580 : STD_LOGIC;
  signal \^icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal icmp_ln72_fu_291_p2 : STD_LOGIC;
  signal icmp_ln79_fu_303_p2 : STD_LOGIC;
  signal \icmp_ln79_reg_1822[0]_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln79_reg_1822[0]_i_5_n_5\ : STD_LOGIC;
  signal icmp_ln79_reg_1822_pp0_iter1_reg : STD_LOGIC;
  signal \icmp_ln79_reg_1822_pp0_iter3_reg_reg[0]_srl2_n_5\ : STD_LOGIC;
  signal icmp_ln79_reg_1822_pp0_iter4_reg : STD_LOGIC;
  signal icmp_ln79_reg_1822_pp0_iter5_reg : STD_LOGIC;
  signal icmp_ln79_reg_1822_pp0_iter6_reg : STD_LOGIC;
  signal icmp_ln79_reg_1822_pp0_iter7_reg : STD_LOGIC;
  signal icmp_ln79_reg_1822_pp0_iter8_reg : STD_LOGIC;
  signal \icmp_ln79_reg_1822_reg_n_5_[0]\ : STD_LOGIC;
  signal j_2_fu_309_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal j_reg_280 : STD_LOGIC;
  signal j_reg_2800 : STD_LOGIC;
  signal \j_reg_280[10]_i_5_n_5\ : STD_LOGIC;
  signal \j_reg_280[10]_i_6_n_5\ : STD_LOGIC;
  signal \j_reg_280[10]_i_7_n_5\ : STD_LOGIC;
  signal j_reg_280_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal mac_muladd_16s_16s_32s_32_4_1_U54_n_10 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_32_4_1_U54_n_11 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_32_4_1_U54_n_12 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_32_4_1_U54_n_13 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_32_4_1_U54_n_14 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_32_4_1_U54_n_15 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_32_4_1_U54_n_16 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_32_4_1_U54_n_17 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_32_4_1_U54_n_18 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_32_4_1_U54_n_19 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_32_4_1_U54_n_20 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_32_4_1_U54_n_21 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_32_4_1_U54_n_22 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_32_4_1_U54_n_23 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_32_4_1_U54_n_24 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_32_4_1_U54_n_27 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_32_4_1_U54_n_28 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_32_4_1_U54_n_30 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_32_4_1_U54_n_5 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_32_4_1_U54_n_6 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_32_4_1_U54_n_7 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_32_4_1_U54_n_8 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_32_4_1_U54_n_9 : STD_LOGIC;
  signal mem_reg_bram_0_i_100_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_101_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_102_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_103_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_104_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_105_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_106_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_107_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_108_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_110_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_111_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_112_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_113_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_114_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_115_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_116_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_117_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_26_n_10 : STD_LOGIC;
  signal mem_reg_bram_0_i_26_n_11 : STD_LOGIC;
  signal mem_reg_bram_0_i_26_n_12 : STD_LOGIC;
  signal mem_reg_bram_0_i_26_n_7 : STD_LOGIC;
  signal mem_reg_bram_0_i_26_n_8 : STD_LOGIC;
  signal mem_reg_bram_0_i_26_n_9 : STD_LOGIC;
  signal mem_reg_bram_0_i_27_n_10 : STD_LOGIC;
  signal mem_reg_bram_0_i_27_n_11 : STD_LOGIC;
  signal mem_reg_bram_0_i_27_n_12 : STD_LOGIC;
  signal mem_reg_bram_0_i_27_n_7 : STD_LOGIC;
  signal mem_reg_bram_0_i_27_n_8 : STD_LOGIC;
  signal mem_reg_bram_0_i_27_n_9 : STD_LOGIC;
  signal mem_reg_bram_0_i_28_n_10 : STD_LOGIC;
  signal mem_reg_bram_0_i_28_n_11 : STD_LOGIC;
  signal mem_reg_bram_0_i_28_n_12 : STD_LOGIC;
  signal mem_reg_bram_0_i_28_n_7 : STD_LOGIC;
  signal mem_reg_bram_0_i_28_n_8 : STD_LOGIC;
  signal mem_reg_bram_0_i_28_n_9 : STD_LOGIC;
  signal mem_reg_bram_0_i_31_n_10 : STD_LOGIC;
  signal mem_reg_bram_0_i_31_n_11 : STD_LOGIC;
  signal mem_reg_bram_0_i_31_n_12 : STD_LOGIC;
  signal mem_reg_bram_0_i_31_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_31_n_6 : STD_LOGIC;
  signal mem_reg_bram_0_i_31_n_7 : STD_LOGIC;
  signal mem_reg_bram_0_i_31_n_8 : STD_LOGIC;
  signal mem_reg_bram_0_i_31_n_9 : STD_LOGIC;
  signal \mem_reg_bram_0_i_32__0_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_33__0_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_34__0_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_35__0_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_36__0_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_37__0_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_38__0_n_5\ : STD_LOGIC;
  signal mem_reg_bram_0_i_39_n_10 : STD_LOGIC;
  signal mem_reg_bram_0_i_39_n_11 : STD_LOGIC;
  signal mem_reg_bram_0_i_39_n_12 : STD_LOGIC;
  signal mem_reg_bram_0_i_39_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_39_n_6 : STD_LOGIC;
  signal mem_reg_bram_0_i_39_n_7 : STD_LOGIC;
  signal mem_reg_bram_0_i_39_n_8 : STD_LOGIC;
  signal mem_reg_bram_0_i_39_n_9 : STD_LOGIC;
  signal mem_reg_bram_0_i_47_n_10 : STD_LOGIC;
  signal mem_reg_bram_0_i_47_n_11 : STD_LOGIC;
  signal mem_reg_bram_0_i_47_n_12 : STD_LOGIC;
  signal mem_reg_bram_0_i_47_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_47_n_6 : STD_LOGIC;
  signal mem_reg_bram_0_i_47_n_7 : STD_LOGIC;
  signal mem_reg_bram_0_i_47_n_8 : STD_LOGIC;
  signal mem_reg_bram_0_i_47_n_9 : STD_LOGIC;
  signal mem_reg_bram_0_i_48_n_10 : STD_LOGIC;
  signal mem_reg_bram_0_i_48_n_11 : STD_LOGIC;
  signal mem_reg_bram_0_i_48_n_12 : STD_LOGIC;
  signal mem_reg_bram_0_i_48_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_48_n_6 : STD_LOGIC;
  signal mem_reg_bram_0_i_48_n_7 : STD_LOGIC;
  signal mem_reg_bram_0_i_48_n_8 : STD_LOGIC;
  signal mem_reg_bram_0_i_48_n_9 : STD_LOGIC;
  signal \mem_reg_bram_0_i_49__0_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_50__0_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_51__0_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_52__0_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_53__0_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_54__0_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_55__0_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_56__0_n_5\ : STD_LOGIC;
  signal mem_reg_bram_0_i_57_n_10 : STD_LOGIC;
  signal mem_reg_bram_0_i_57_n_11 : STD_LOGIC;
  signal mem_reg_bram_0_i_57_n_12 : STD_LOGIC;
  signal mem_reg_bram_0_i_57_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_57_n_6 : STD_LOGIC;
  signal mem_reg_bram_0_i_57_n_7 : STD_LOGIC;
  signal mem_reg_bram_0_i_57_n_8 : STD_LOGIC;
  signal mem_reg_bram_0_i_57_n_9 : STD_LOGIC;
  signal mem_reg_bram_0_i_66_n_10 : STD_LOGIC;
  signal mem_reg_bram_0_i_66_n_11 : STD_LOGIC;
  signal mem_reg_bram_0_i_66_n_12 : STD_LOGIC;
  signal mem_reg_bram_0_i_66_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_66_n_6 : STD_LOGIC;
  signal mem_reg_bram_0_i_66_n_7 : STD_LOGIC;
  signal mem_reg_bram_0_i_66_n_8 : STD_LOGIC;
  signal mem_reg_bram_0_i_66_n_9 : STD_LOGIC;
  signal mem_reg_bram_0_i_67_n_10 : STD_LOGIC;
  signal mem_reg_bram_0_i_67_n_11 : STD_LOGIC;
  signal mem_reg_bram_0_i_67_n_12 : STD_LOGIC;
  signal mem_reg_bram_0_i_67_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_67_n_6 : STD_LOGIC;
  signal mem_reg_bram_0_i_67_n_7 : STD_LOGIC;
  signal mem_reg_bram_0_i_67_n_8 : STD_LOGIC;
  signal mem_reg_bram_0_i_67_n_9 : STD_LOGIC;
  signal \mem_reg_bram_0_i_68__0_n_5\ : STD_LOGIC;
  signal mem_reg_bram_0_i_69_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_70_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_71_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_72_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_73_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_74_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_75_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_76_n_10 : STD_LOGIC;
  signal mem_reg_bram_0_i_76_n_11 : STD_LOGIC;
  signal mem_reg_bram_0_i_76_n_12 : STD_LOGIC;
  signal mem_reg_bram_0_i_76_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_76_n_6 : STD_LOGIC;
  signal mem_reg_bram_0_i_76_n_7 : STD_LOGIC;
  signal mem_reg_bram_0_i_76_n_8 : STD_LOGIC;
  signal mem_reg_bram_0_i_76_n_9 : STD_LOGIC;
  signal \mem_reg_bram_0_i_77__0_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_78__0_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_79__0_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_80__0_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_81__0_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_82__0_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_83__0_n_5\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_84__0_n_5\ : STD_LOGIC;
  signal mem_reg_bram_0_i_85_n_10 : STD_LOGIC;
  signal mem_reg_bram_0_i_85_n_11 : STD_LOGIC;
  signal mem_reg_bram_0_i_85_n_12 : STD_LOGIC;
  signal mem_reg_bram_0_i_85_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_85_n_6 : STD_LOGIC;
  signal mem_reg_bram_0_i_85_n_7 : STD_LOGIC;
  signal mem_reg_bram_0_i_85_n_8 : STD_LOGIC;
  signal mem_reg_bram_0_i_85_n_9 : STD_LOGIC;
  signal mem_reg_bram_0_i_86_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_87_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_88_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_89_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_90_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_91_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_92_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_93_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_94_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_95_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_96_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_97_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_98_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_99_n_5 : STD_LOGIC;
  signal mul_mul_16s_16s_32_4_1_U53_n_10 : STD_LOGIC;
  signal mul_mul_16s_16s_32_4_1_U53_n_11 : STD_LOGIC;
  signal mul_mul_16s_16s_32_4_1_U53_n_12 : STD_LOGIC;
  signal mul_mul_16s_16s_32_4_1_U53_n_13 : STD_LOGIC;
  signal mul_mul_16s_16s_32_4_1_U53_n_14 : STD_LOGIC;
  signal mul_mul_16s_16s_32_4_1_U53_n_15 : STD_LOGIC;
  signal mul_mul_16s_16s_32_4_1_U53_n_16 : STD_LOGIC;
  signal mul_mul_16s_16s_32_4_1_U53_n_17 : STD_LOGIC;
  signal mul_mul_16s_16s_32_4_1_U53_n_18 : STD_LOGIC;
  signal mul_mul_16s_16s_32_4_1_U53_n_19 : STD_LOGIC;
  signal mul_mul_16s_16s_32_4_1_U53_n_20 : STD_LOGIC;
  signal mul_mul_16s_16s_32_4_1_U53_n_21 : STD_LOGIC;
  signal mul_mul_16s_16s_32_4_1_U53_n_22 : STD_LOGIC;
  signal mul_mul_16s_16s_32_4_1_U53_n_23 : STD_LOGIC;
  signal mul_mul_16s_16s_32_4_1_U53_n_24 : STD_LOGIC;
  signal mul_mul_16s_16s_32_4_1_U53_n_25 : STD_LOGIC;
  signal mul_mul_16s_16s_32_4_1_U53_n_26 : STD_LOGIC;
  signal mul_mul_16s_16s_32_4_1_U53_n_27 : STD_LOGIC;
  signal mul_mul_16s_16s_32_4_1_U53_n_28 : STD_LOGIC;
  signal mul_mul_16s_16s_32_4_1_U53_n_29 : STD_LOGIC;
  signal mul_mul_16s_16s_32_4_1_U53_n_30 : STD_LOGIC;
  signal mul_mul_16s_16s_32_4_1_U53_n_31 : STD_LOGIC;
  signal mul_mul_16s_16s_32_4_1_U53_n_32 : STD_LOGIC;
  signal mul_mul_16s_16s_32_4_1_U53_n_33 : STD_LOGIC;
  signal mul_mul_16s_16s_32_4_1_U53_n_34 : STD_LOGIC;
  signal mul_mul_16s_16s_32_4_1_U53_n_35 : STD_LOGIC;
  signal mul_mul_16s_16s_32_4_1_U53_n_36 : STD_LOGIC;
  signal mul_mul_16s_16s_32_4_1_U53_n_37 : STD_LOGIC;
  signal mul_mul_16s_16s_32_4_1_U53_n_38 : STD_LOGIC;
  signal mul_mul_16s_16s_32_4_1_U53_n_39 : STD_LOGIC;
  signal mul_mul_16s_16s_32_4_1_U53_n_40 : STD_LOGIC;
  signal mul_mul_16s_16s_32_4_1_U53_n_41 : STD_LOGIC;
  signal mul_mul_16s_16s_32_4_1_U53_n_42 : STD_LOGIC;
  signal mul_mul_16s_16s_32_4_1_U53_n_43 : STD_LOGIC;
  signal mul_mul_16s_16s_32_4_1_U53_n_44 : STD_LOGIC;
  signal mul_mul_16s_16s_32_4_1_U53_n_45 : STD_LOGIC;
  signal mul_mul_16s_16s_32_4_1_U53_n_46 : STD_LOGIC;
  signal mul_mul_16s_16s_32_4_1_U53_n_47 : STD_LOGIC;
  signal mul_mul_16s_16s_32_4_1_U53_n_48 : STD_LOGIC;
  signal mul_mul_16s_16s_32_4_1_U53_n_49 : STD_LOGIC;
  signal mul_mul_16s_16s_32_4_1_U53_n_5 : STD_LOGIC;
  signal mul_mul_16s_16s_32_4_1_U53_n_50 : STD_LOGIC;
  signal mul_mul_16s_16s_32_4_1_U53_n_51 : STD_LOGIC;
  signal mul_mul_16s_16s_32_4_1_U53_n_52 : STD_LOGIC;
  signal mul_mul_16s_16s_32_4_1_U53_n_6 : STD_LOGIC;
  signal mul_mul_16s_16s_32_4_1_U53_n_7 : STD_LOGIC;
  signal mul_mul_16s_16s_32_4_1_U53_n_8 : STD_LOGIC;
  signal mul_mul_16s_16s_32_4_1_U53_n_9 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_3_in : STD_LOGIC;
  signal select_ln3450_10_fu_1386_p3 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal select_ln3450_11_fu_1470_p3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal select_ln3450_2_fu_654_p3 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal select_ln3450_3_fu_827_p3 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal select_ln3450_4_fu_904_p3 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal select_ln3450_5_fu_984_p3 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal select_ln3450_6_fu_1066_p3 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal select_ln3450_6_reg_20270 : STD_LOGIC;
  signal \select_ln3450_6_reg_2027[14]_i_10_n_5\ : STD_LOGIC;
  signal \select_ln3450_6_reg_2027[14]_i_11_n_5\ : STD_LOGIC;
  signal \select_ln3450_6_reg_2027[14]_i_12_n_5\ : STD_LOGIC;
  signal \select_ln3450_6_reg_2027[14]_i_13_n_5\ : STD_LOGIC;
  signal \select_ln3450_6_reg_2027[14]_i_14_n_5\ : STD_LOGIC;
  signal \select_ln3450_6_reg_2027[14]_i_15_n_5\ : STD_LOGIC;
  signal \select_ln3450_6_reg_2027[14]_i_16_n_5\ : STD_LOGIC;
  signal \select_ln3450_6_reg_2027[14]_i_17_n_5\ : STD_LOGIC;
  signal \select_ln3450_6_reg_2027[14]_i_4_n_5\ : STD_LOGIC;
  signal \select_ln3450_6_reg_2027[14]_i_5_n_5\ : STD_LOGIC;
  signal \select_ln3450_6_reg_2027[14]_i_6_n_5\ : STD_LOGIC;
  signal \select_ln3450_6_reg_2027[14]_i_7_n_5\ : STD_LOGIC;
  signal \select_ln3450_6_reg_2027[14]_i_8_n_5\ : STD_LOGIC;
  signal \select_ln3450_6_reg_2027[14]_i_9_n_5\ : STD_LOGIC;
  signal \select_ln3450_6_reg_2027[22]_i_2_n_5\ : STD_LOGIC;
  signal \select_ln3450_6_reg_2027[22]_i_3_n_5\ : STD_LOGIC;
  signal \select_ln3450_6_reg_2027[22]_i_4_n_5\ : STD_LOGIC;
  signal \select_ln3450_6_reg_2027[22]_i_5_n_5\ : STD_LOGIC;
  signal \select_ln3450_6_reg_2027[22]_i_6_n_5\ : STD_LOGIC;
  signal \select_ln3450_6_reg_2027[22]_i_7_n_5\ : STD_LOGIC;
  signal \select_ln3450_6_reg_2027[22]_i_8_n_5\ : STD_LOGIC;
  signal \select_ln3450_6_reg_2027[22]_i_9_n_5\ : STD_LOGIC;
  signal \select_ln3450_6_reg_2027[6]_i_2_n_5\ : STD_LOGIC;
  signal \select_ln3450_6_reg_2027[6]_i_3_n_5\ : STD_LOGIC;
  signal \select_ln3450_6_reg_2027[6]_i_4_n_5\ : STD_LOGIC;
  signal \select_ln3450_6_reg_2027[6]_i_5_n_5\ : STD_LOGIC;
  signal \select_ln3450_6_reg_2027[6]_i_6_n_5\ : STD_LOGIC;
  signal \select_ln3450_6_reg_2027[6]_i_7_n_5\ : STD_LOGIC;
  signal \select_ln3450_6_reg_2027_reg[14]_i_1_n_10\ : STD_LOGIC;
  signal \select_ln3450_6_reg_2027_reg[14]_i_1_n_11\ : STD_LOGIC;
  signal \select_ln3450_6_reg_2027_reg[14]_i_1_n_12\ : STD_LOGIC;
  signal \select_ln3450_6_reg_2027_reg[14]_i_1_n_5\ : STD_LOGIC;
  signal \select_ln3450_6_reg_2027_reg[14]_i_1_n_6\ : STD_LOGIC;
  signal \select_ln3450_6_reg_2027_reg[14]_i_1_n_7\ : STD_LOGIC;
  signal \select_ln3450_6_reg_2027_reg[14]_i_1_n_8\ : STD_LOGIC;
  signal \select_ln3450_6_reg_2027_reg[14]_i_1_n_9\ : STD_LOGIC;
  signal \select_ln3450_6_reg_2027_reg[14]_i_3_n_10\ : STD_LOGIC;
  signal \select_ln3450_6_reg_2027_reg[14]_i_3_n_11\ : STD_LOGIC;
  signal \select_ln3450_6_reg_2027_reg[14]_i_3_n_12\ : STD_LOGIC;
  signal \select_ln3450_6_reg_2027_reg[14]_i_3_n_5\ : STD_LOGIC;
  signal \select_ln3450_6_reg_2027_reg[14]_i_3_n_6\ : STD_LOGIC;
  signal \select_ln3450_6_reg_2027_reg[14]_i_3_n_7\ : STD_LOGIC;
  signal \select_ln3450_6_reg_2027_reg[14]_i_3_n_8\ : STD_LOGIC;
  signal \select_ln3450_6_reg_2027_reg[14]_i_3_n_9\ : STD_LOGIC;
  signal \select_ln3450_6_reg_2027_reg[22]_i_1_n_10\ : STD_LOGIC;
  signal \select_ln3450_6_reg_2027_reg[22]_i_1_n_11\ : STD_LOGIC;
  signal \select_ln3450_6_reg_2027_reg[22]_i_1_n_12\ : STD_LOGIC;
  signal \select_ln3450_6_reg_2027_reg[22]_i_1_n_5\ : STD_LOGIC;
  signal \select_ln3450_6_reg_2027_reg[22]_i_1_n_6\ : STD_LOGIC;
  signal \select_ln3450_6_reg_2027_reg[22]_i_1_n_7\ : STD_LOGIC;
  signal \select_ln3450_6_reg_2027_reg[22]_i_1_n_8\ : STD_LOGIC;
  signal \select_ln3450_6_reg_2027_reg[22]_i_1_n_9\ : STD_LOGIC;
  signal \select_ln3450_6_reg_2027_reg[6]_i_1_n_10\ : STD_LOGIC;
  signal \select_ln3450_6_reg_2027_reg[6]_i_1_n_11\ : STD_LOGIC;
  signal \select_ln3450_6_reg_2027_reg[6]_i_1_n_12\ : STD_LOGIC;
  signal \select_ln3450_6_reg_2027_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \select_ln3450_6_reg_2027_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \select_ln3450_6_reg_2027_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \select_ln3450_6_reg_2027_reg[6]_i_1_n_8\ : STD_LOGIC;
  signal \select_ln3450_6_reg_2027_reg[6]_i_1_n_9\ : STD_LOGIC;
  signal select_ln3450_7_fu_1144_p3 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal select_ln3450_8_fu_1225_p3 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal tmpQ_10_fu_1336_p13 : STD_LOGIC_VECTOR ( 12 downto 2 );
  signal tmpQ_4_fu_784_p6 : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal tmpQ_8_fu_1097_p10 : STD_LOGIC_VECTOR ( 9 downto 3 );
  signal tmp_10_cast_reg_1950 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp_10_cast_reg_1950_pp0_iter6_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp_11_cast_reg_1955 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp_11_cast_reg_1955_pp0_iter6_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp_12_cast_reg_1960 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp_12_cast_reg_1960_pp0_iter6_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp_12_cast_reg_1960_pp0_iter7_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp_1313_cast_reg_1965 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp_1313_cast_reg_1965_pp0_iter6_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp_1313_cast_reg_1965_pp0_iter7_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp_14_cast_reg_1970 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \tmp_14_cast_reg_1970_pp0_iter7_reg_reg[0]_srl2_n_5\ : STD_LOGIC;
  signal \tmp_14_cast_reg_1970_pp0_iter7_reg_reg[1]_srl2_n_5\ : STD_LOGIC;
  signal tmp_14_reg_2068 : STD_LOGIC;
  signal tmp_17_reg_2100 : STD_LOGIC;
  signal tmp_5_cast_reg_1925 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp_6_cast_reg_1930 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp_7_cast_reg_1935 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp_7_reg_1914 : STD_LOGIC;
  signal tmp_8_cast_reg_1940 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp_9_cast_reg_1945 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp_9_cast_reg_1945_pp0_iter6_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal trunc_ln67_reg_1853 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \trunc_ln67_reg_1853_pp0_iter7_reg_reg[0]_srl2_n_5\ : STD_LOGIC;
  signal \trunc_ln67_reg_1853_pp0_iter7_reg_reg[1]_srl2_n_5\ : STD_LOGIC;
  signal \^xfmagnitudekernel_2_2_1080_1920_3_3_1_5_5_1920_5760_u0_ap_ready\ : STD_LOGIC;
  signal xor_ln3471_10_fu_1401_p2 : STD_LOGIC;
  signal \xor_ln3471_10_reg_2086[0]_i_3_n_5\ : STD_LOGIC;
  signal \xor_ln3471_10_reg_2086[0]_i_4_n_5\ : STD_LOGIC;
  signal \xor_ln3471_10_reg_2086[0]_i_5_n_5\ : STD_LOGIC;
  signal \xor_ln3471_10_reg_2086[0]_i_6_n_5\ : STD_LOGIC;
  signal \xor_ln3471_10_reg_2086[0]_i_7_n_5\ : STD_LOGIC;
  signal \xor_ln3471_10_reg_2086[0]_i_8_n_5\ : STD_LOGIC;
  signal \xor_ln3471_10_reg_2086[0]_i_9_n_5\ : STD_LOGIC;
  signal \xor_ln3471_10_reg_2086_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \xor_ln3471_10_reg_2086_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \xor_ln3471_10_reg_2086_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \xor_ln3471_10_reg_2086_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \xor_ln3471_10_reg_2086_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \xor_ln3471_10_reg_2086_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal xor_ln3471_11_fu_1486_p2 : STD_LOGIC;
  signal xor_ln3471_1_fu_583_p2 : STD_LOGIC;
  signal xor_ln3471_3_fu_842_p2 : STD_LOGIC;
  signal \xor_ln3471_3_reg_1988[0]_i_10_n_5\ : STD_LOGIC;
  signal \xor_ln3471_3_reg_1988[0]_i_11_n_5\ : STD_LOGIC;
  signal \xor_ln3471_3_reg_1988[0]_i_12_n_5\ : STD_LOGIC;
  signal \xor_ln3471_3_reg_1988[0]_i_13_n_5\ : STD_LOGIC;
  signal \xor_ln3471_3_reg_1988[0]_i_14_n_5\ : STD_LOGIC;
  signal \xor_ln3471_3_reg_1988[0]_i_15_n_5\ : STD_LOGIC;
  signal \xor_ln3471_3_reg_1988[0]_i_3_n_5\ : STD_LOGIC;
  signal \xor_ln3471_3_reg_1988[0]_i_4_n_5\ : STD_LOGIC;
  signal \xor_ln3471_3_reg_1988[0]_i_5_n_5\ : STD_LOGIC;
  signal \xor_ln3471_3_reg_1988[0]_i_6_n_5\ : STD_LOGIC;
  signal \xor_ln3471_3_reg_1988[0]_i_7_n_5\ : STD_LOGIC;
  signal \xor_ln3471_3_reg_1988[0]_i_8_n_5\ : STD_LOGIC;
  signal \xor_ln3471_3_reg_1988[0]_i_9_n_5\ : STD_LOGIC;
  signal \xor_ln3471_3_reg_1988_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \xor_ln3471_3_reg_1988_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \xor_ln3471_3_reg_1988_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \xor_ln3471_3_reg_1988_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \xor_ln3471_3_reg_1988_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \xor_ln3471_3_reg_1988_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \xor_ln3471_3_reg_1988_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \xor_ln3471_3_reg_1988_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \xor_ln3471_3_reg_1988_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \xor_ln3471_3_reg_1988_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \xor_ln3471_3_reg_1988_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \xor_ln3471_3_reg_1988_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \xor_ln3471_3_reg_1988_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal xor_ln3471_4_fu_920_p2 : STD_LOGIC;
  signal \xor_ln3471_4_reg_2001[0]_i_2_n_5\ : STD_LOGIC;
  signal \xor_ln3471_4_reg_2001[0]_i_3_n_5\ : STD_LOGIC;
  signal \xor_ln3471_4_reg_2001_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal xor_ln3471_5_fu_1000_p2 : STD_LOGIC;
  signal \xor_ln3471_5_reg_2014[0]_i_12_n_5\ : STD_LOGIC;
  signal \xor_ln3471_5_reg_2014[0]_i_13_n_5\ : STD_LOGIC;
  signal \xor_ln3471_5_reg_2014[0]_i_14_n_5\ : STD_LOGIC;
  signal \xor_ln3471_5_reg_2014[0]_i_15_n_5\ : STD_LOGIC;
  signal \xor_ln3471_5_reg_2014[0]_i_16_n_5\ : STD_LOGIC;
  signal \xor_ln3471_5_reg_2014[0]_i_17_n_5\ : STD_LOGIC;
  signal \xor_ln3471_5_reg_2014[0]_i_18_n_5\ : STD_LOGIC;
  signal \xor_ln3471_5_reg_2014[0]_i_19_n_5\ : STD_LOGIC;
  signal \xor_ln3471_5_reg_2014[0]_i_21_n_5\ : STD_LOGIC;
  signal \xor_ln3471_5_reg_2014[0]_i_22_n_5\ : STD_LOGIC;
  signal \xor_ln3471_5_reg_2014[0]_i_23_n_5\ : STD_LOGIC;
  signal \xor_ln3471_5_reg_2014[0]_i_24_n_5\ : STD_LOGIC;
  signal \xor_ln3471_5_reg_2014[0]_i_25_n_5\ : STD_LOGIC;
  signal \xor_ln3471_5_reg_2014[0]_i_26_n_5\ : STD_LOGIC;
  signal \xor_ln3471_5_reg_2014[0]_i_27_n_5\ : STD_LOGIC;
  signal \xor_ln3471_5_reg_2014[0]_i_28_n_5\ : STD_LOGIC;
  signal \xor_ln3471_5_reg_2014[0]_i_29_n_5\ : STD_LOGIC;
  signal \xor_ln3471_5_reg_2014[0]_i_30_n_5\ : STD_LOGIC;
  signal \xor_ln3471_5_reg_2014[0]_i_31_n_5\ : STD_LOGIC;
  signal \xor_ln3471_5_reg_2014[0]_i_32_n_5\ : STD_LOGIC;
  signal \xor_ln3471_5_reg_2014[0]_i_33_n_5\ : STD_LOGIC;
  signal \xor_ln3471_5_reg_2014[0]_i_34_n_5\ : STD_LOGIC;
  signal \xor_ln3471_5_reg_2014[0]_i_5_n_5\ : STD_LOGIC;
  signal \xor_ln3471_5_reg_2014[0]_i_6_n_5\ : STD_LOGIC;
  signal \xor_ln3471_5_reg_2014[0]_i_7_n_5\ : STD_LOGIC;
  signal \xor_ln3471_5_reg_2014[0]_i_8_n_5\ : STD_LOGIC;
  signal \xor_ln3471_5_reg_2014[0]_i_9_n_5\ : STD_LOGIC;
  signal \xor_ln3471_5_reg_2014_reg[0]_i_11_n_10\ : STD_LOGIC;
  signal \xor_ln3471_5_reg_2014_reg[0]_i_11_n_11\ : STD_LOGIC;
  signal \xor_ln3471_5_reg_2014_reg[0]_i_11_n_12\ : STD_LOGIC;
  signal \xor_ln3471_5_reg_2014_reg[0]_i_11_n_5\ : STD_LOGIC;
  signal \xor_ln3471_5_reg_2014_reg[0]_i_11_n_6\ : STD_LOGIC;
  signal \xor_ln3471_5_reg_2014_reg[0]_i_11_n_7\ : STD_LOGIC;
  signal \xor_ln3471_5_reg_2014_reg[0]_i_11_n_8\ : STD_LOGIC;
  signal \xor_ln3471_5_reg_2014_reg[0]_i_11_n_9\ : STD_LOGIC;
  signal \xor_ln3471_5_reg_2014_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \xor_ln3471_5_reg_2014_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \xor_ln3471_5_reg_2014_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \xor_ln3471_5_reg_2014_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \xor_ln3471_5_reg_2014_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \xor_ln3471_5_reg_2014_reg[0]_i_3_n_11\ : STD_LOGIC;
  signal \xor_ln3471_5_reg_2014_reg[0]_i_3_n_12\ : STD_LOGIC;
  signal \xor_ln3471_5_reg_2014_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \xor_ln3471_5_reg_2014_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \xor_ln3471_5_reg_2014_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \xor_ln3471_5_reg_2014_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \xor_ln3471_5_reg_2014_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \xor_ln3471_5_reg_2014_reg[0]_i_4_n_10\ : STD_LOGIC;
  signal \xor_ln3471_5_reg_2014_reg[0]_i_4_n_11\ : STD_LOGIC;
  signal \xor_ln3471_5_reg_2014_reg[0]_i_4_n_12\ : STD_LOGIC;
  signal \xor_ln3471_5_reg_2014_reg[0]_i_4_n_5\ : STD_LOGIC;
  signal \xor_ln3471_5_reg_2014_reg[0]_i_4_n_6\ : STD_LOGIC;
  signal \xor_ln3471_5_reg_2014_reg[0]_i_4_n_7\ : STD_LOGIC;
  signal \xor_ln3471_5_reg_2014_reg[0]_i_4_n_8\ : STD_LOGIC;
  signal \xor_ln3471_5_reg_2014_reg[0]_i_4_n_9\ : STD_LOGIC;
  signal \xor_ln3471_6_reg_2038[0]_i_1_n_5\ : STD_LOGIC;
  signal xor_ln3471_7_fu_1159_p2 : STD_LOGIC;
  signal \xor_ln3471_7_reg_2048[0]_i_2_n_5\ : STD_LOGIC;
  signal \xor_ln3471_7_reg_2048[0]_i_3_n_5\ : STD_LOGIC;
  signal \xor_ln3471_7_reg_2048_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal xor_ln3471_8_fu_1241_p2 : STD_LOGIC;
  signal \xor_ln3471_8_reg_2058[0]_i_10_n_5\ : STD_LOGIC;
  signal \xor_ln3471_8_reg_2058[0]_i_11_n_5\ : STD_LOGIC;
  signal \xor_ln3471_8_reg_2058[0]_i_12_n_5\ : STD_LOGIC;
  signal \xor_ln3471_8_reg_2058[0]_i_13_n_5\ : STD_LOGIC;
  signal \xor_ln3471_8_reg_2058[0]_i_14_n_5\ : STD_LOGIC;
  signal \xor_ln3471_8_reg_2058[0]_i_15_n_5\ : STD_LOGIC;
  signal \xor_ln3471_8_reg_2058[0]_i_16_n_5\ : STD_LOGIC;
  signal \xor_ln3471_8_reg_2058[0]_i_3_n_5\ : STD_LOGIC;
  signal \xor_ln3471_8_reg_2058[0]_i_4_n_5\ : STD_LOGIC;
  signal \xor_ln3471_8_reg_2058[0]_i_5_n_5\ : STD_LOGIC;
  signal \xor_ln3471_8_reg_2058[0]_i_6_n_5\ : STD_LOGIC;
  signal \xor_ln3471_8_reg_2058[0]_i_7_n_5\ : STD_LOGIC;
  signal \xor_ln3471_8_reg_2058[0]_i_8_n_5\ : STD_LOGIC;
  signal \xor_ln3471_8_reg_2058[0]_i_9_n_5\ : STD_LOGIC;
  signal \xor_ln3471_8_reg_2058_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \xor_ln3471_8_reg_2058_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \xor_ln3471_8_reg_2058_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \xor_ln3471_8_reg_2058_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \xor_ln3471_8_reg_2058_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \xor_ln3471_8_reg_2058_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \xor_ln3471_8_reg_2058_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \xor_ln3471_8_reg_2058_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \xor_ln3471_8_reg_2058_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \xor_ln3471_8_reg_2058_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \xor_ln3471_8_reg_2058_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \xor_ln3471_8_reg_2058_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \xor_ln3471_8_reg_2058_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal xor_ln3471_fu_498_p2 : STD_LOGIC;
  signal \NLW_empty_82_reg_2106_reg[29]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_empty_82_reg_2106_reg[29]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_empty_82_reg_2106_reg[29]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_empty_82_reg_2106_reg[29]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_empty_reg_2074_reg[29]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_empty_reg_2074_reg[29]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_empty_reg_2074_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mem_reg_bram_0_i_26_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal NLW_mem_reg_bram_0_i_26_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal NLW_mem_reg_bram_0_i_27_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal NLW_mem_reg_bram_0_i_27_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_bram_0_i_28_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal NLW_mem_reg_bram_0_i_28_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_bram_0_i_39_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_bram_0_i_47_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_bram_0_i_57_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_bram_0_i_66_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_bram_0_i_76_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_bram_0_i_85_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_select_ln3450_6_reg_2027_reg[14]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_select_ln3450_6_reg_2027_reg[23]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_select_ln3450_6_reg_2027_reg[23]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_select_ln3450_6_reg_2027_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_xor_ln3471_10_reg_2086_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_xor_ln3471_10_reg_2086_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_xor_ln3471_3_reg_1988_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_xor_ln3471_3_reg_1988_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_xor_ln3471_4_reg_2001_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_xor_ln3471_4_reg_2001_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_xor_ln3471_5_reg_2014_reg[0]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_xor_ln3471_5_reg_2014_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_xor_ln3471_5_reg_2014_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_xor_ln3471_7_reg_2048_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_xor_ln3471_7_reg_2048_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_xor_ln3471_8_reg_2058_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_xor_ln3471_8_reg_2058_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__2\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2__0\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__1\ : label is "soft_lutpair302";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \empty_82_reg_2106_reg[16]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \empty_82_reg_2106_reg[16]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \empty_82_reg_2106_reg[16]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \empty_82_reg_2106_reg[16]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \empty_82_reg_2106_reg[24]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \empty_82_reg_2106_reg[24]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \empty_82_reg_2106_reg[24]_i_11\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \empty_82_reg_2106_reg[24]_i_11\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \empty_82_reg_2106_reg[24]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \empty_82_reg_2106_reg[24]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \empty_82_reg_2106_reg[29]_i_12\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \empty_82_reg_2106_reg[29]_i_12\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \empty_82_reg_2106_reg[29]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \empty_82_reg_2106_reg[29]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \empty_82_reg_2106_reg[29]_i_20\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \empty_82_reg_2106_reg[29]_i_20\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \empty_82_reg_2106_reg[29]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \empty_82_reg_2106_reg[29]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \empty_82_reg_2106_reg[29]_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \empty_82_reg_2106_reg[29]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \empty_82_reg_2106_reg[8]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \empty_82_reg_2106_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \empty_reg_2074_reg[16]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \empty_reg_2074_reg[16]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \empty_reg_2074_reg[24]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \empty_reg_2074_reg[24]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \empty_reg_2074_reg[24]_i_12\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \empty_reg_2074_reg[24]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \empty_reg_2074_reg[29]_i_11\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \empty_reg_2074_reg[29]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \empty_reg_2074_reg[29]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \empty_reg_2074_reg[29]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \empty_reg_2074_reg[8]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \empty_reg_2074_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \empty_reg_2074_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \i_2_reg_1817[1]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \i_2_reg_1817[2]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \i_2_reg_1817[3]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \i_2_reg_1817[4]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \i_2_reg_1817[6]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \i_2_reg_1817[7]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \i_2_reg_1817[8]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \i_2_reg_1817[9]_i_1\ : label is "soft_lutpair297";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \icmp_ln79_reg_1822_pp0_iter3_reg_reg[0]_srl2\ : label is "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/icmp_ln79_reg_1822_pp0_iter3_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \icmp_ln79_reg_1822_pp0_iter3_reg_reg[0]_srl2\ : label is "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/icmp_ln79_reg_1822_pp0_iter3_reg_reg[0]_srl2 ";
  attribute SOFT_HLUTNM of \j_reg_280[1]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \j_reg_280[2]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \j_reg_280[3]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \j_reg_280[4]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \j_reg_280[6]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \j_reg_280[7]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \j_reg_280[8]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \j_reg_280[9]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_18__4\ : label is "soft_lutpair300";
  attribute ADDER_THRESHOLD of mem_reg_bram_0_i_26 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_bram_0_i_26 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of mem_reg_bram_0_i_27 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_bram_0_i_27 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of mem_reg_bram_0_i_28 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_bram_0_i_28 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of mem_reg_bram_0_i_31 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_bram_0_i_31 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of mem_reg_bram_0_i_39 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_bram_0_i_39 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of mem_reg_bram_0_i_47 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_bram_0_i_47 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of mem_reg_bram_0_i_48 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_bram_0_i_48 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of mem_reg_bram_0_i_57 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_bram_0_i_57 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of mem_reg_bram_0_i_66 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_bram_0_i_66 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of mem_reg_bram_0_i_67 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_bram_0_i_67 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of mem_reg_bram_0_i_76 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_bram_0_i_76 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of mem_reg_bram_0_i_85 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_bram_0_i_85 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \mem_reg_bram_1_i_3__0\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of mem_reg_bram_2_i_1 : label is "soft_lutpair301";
  attribute METHODOLOGY_DRC_VIOS of \select_ln3450_6_reg_2027_reg[14]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \select_ln3450_6_reg_2027_reg[14]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \select_ln3450_6_reg_2027_reg[22]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \select_ln3450_6_reg_2027_reg[23]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \select_ln3450_6_reg_2027_reg[6]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute srl_bus_name of \tmp_14_cast_reg_1970_pp0_iter7_reg_reg[0]_srl2\ : label is "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/tmp_14_cast_reg_1970_pp0_iter7_reg_reg ";
  attribute srl_name of \tmp_14_cast_reg_1970_pp0_iter7_reg_reg[0]_srl2\ : label is "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/tmp_14_cast_reg_1970_pp0_iter7_reg_reg[0]_srl2 ";
  attribute srl_bus_name of \tmp_14_cast_reg_1970_pp0_iter7_reg_reg[1]_srl2\ : label is "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/tmp_14_cast_reg_1970_pp0_iter7_reg_reg ";
  attribute srl_name of \tmp_14_cast_reg_1970_pp0_iter7_reg_reg[1]_srl2\ : label is "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/tmp_14_cast_reg_1970_pp0_iter7_reg_reg[1]_srl2 ";
  attribute srl_bus_name of \trunc_ln67_reg_1853_pp0_iter7_reg_reg[0]_srl2\ : label is "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/trunc_ln67_reg_1853_pp0_iter7_reg_reg ";
  attribute srl_name of \trunc_ln67_reg_1853_pp0_iter7_reg_reg[0]_srl2\ : label is "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/trunc_ln67_reg_1853_pp0_iter7_reg_reg[0]_srl2 ";
  attribute srl_bus_name of \trunc_ln67_reg_1853_pp0_iter7_reg_reg[1]_srl2\ : label is "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/trunc_ln67_reg_1853_pp0_iter7_reg_reg ";
  attribute srl_name of \trunc_ln67_reg_1853_pp0_iter7_reg_reg[1]_srl2\ : label is "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/trunc_ln67_reg_1853_pp0_iter7_reg_reg[1]_srl2 ";
  attribute SOFT_HLUTNM of \waddr[12]_i_1__0\ : label is "soft_lutpair301";
  attribute ADDER_THRESHOLD of \xor_ln3471_10_reg_2086_reg[0]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \xor_ln3471_10_reg_2086_reg[0]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \xor_ln3471_3_reg_1988_reg[0]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \xor_ln3471_3_reg_1988_reg[0]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \xor_ln3471_4_reg_2001_reg[0]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \xor_ln3471_5_reg_2014_reg[0]_i_11\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \xor_ln3471_5_reg_2014_reg[0]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \xor_ln3471_5_reg_2014_reg[0]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \xor_ln3471_5_reg_2014_reg[0]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \xor_ln3471_7_reg_2048_reg[0]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \xor_ln3471_8_reg_2058_reg[0]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \xor_ln3471_8_reg_2058_reg[0]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  \empty_82_reg_2106_reg[27]_0\(14 downto 0) <= \^empty_82_reg_2106_reg[27]_0\(14 downto 0);
  \empty_82_reg_2106_reg[27]_1\(0) <= \^empty_82_reg_2106_reg[27]_1\(0);
  \empty_reg_2074_reg[27]_0\(18 downto 0) <= \^empty_reg_2074_reg[27]_0\(18 downto 0);
  \icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0\(13 downto 0) <= \^icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0\(13 downto 0);
  xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_ap_ready <= \^xfmagnitudekernel_2_2_1080_1920_3_3_1_5_5_1920_5760_u0_ap_ready\;
\ap_CS_fsm[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F8"
    )
        port map (
      I0 => \^xfmagnitudekernel_2_2_1080_1920_3_3_1_5_5_1920_5760_u0_ap_ready\,
      I1 => ap_CS_fsm_state2,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_ap_start,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_ap_start,
      I2 => ap_CS_fsm_state13,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2__0_n_5\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \^xfmagnitudekernel_2_2_1080_1920_3_3_1_5_5_1920_5760_u0_ap_ready\,
      I3 => ap_CS_fsm_state2,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => icmp_ln72_fu_291_p2,
      O => \^xfmagnitudekernel_2_2_1080_1920_3_3_1_5_5_1920_5760_u0_ap_ready\
    );
\ap_CS_fsm[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2__0_n_5\,
      I1 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022F22222"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter9_reg_n_5,
      I1 => ap_enable_reg_pp0_iter8,
      I2 => icmp_ln79_fu_303_p2,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_block_pp0_stage0_11001,
      O => \ap_CS_fsm[3]_i_2__0_n_5\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_5_[0]\,
      S => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => SR(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state13,
      R => SR(0)
    );
\ap_enable_reg_pp0_iter0_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F200F200F200"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => icmp_ln72_fu_291_p2,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_rst_n,
      I4 => p_3_in,
      I5 => icmp_ln79_fu_303_p2,
      O => \ap_enable_reg_pp0_iter0_i_1__8_n_5\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__8_n_5\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C000A0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => ap_rst_n,
      I3 => icmp_ln79_fu_303_p2,
      I4 => ap_block_pp0_stage0_11001,
      O => \ap_enable_reg_pp0_iter1_i_1__1_n_5\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__1_n_5\,
      Q => ap_enable_reg_pp0_iter1_reg_n_5,
      R => '0'
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter1_reg_n_5,
      Q => ap_enable_reg_pp0_iter2,
      R => SR(0)
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => SR(0)
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter3,
      Q => ap_enable_reg_pp0_iter4,
      R => SR(0)
    );
ap_enable_reg_pp0_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter4,
      Q => ap_enable_reg_pp0_iter5,
      R => SR(0)
    );
ap_enable_reg_pp0_iter6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter5,
      Q => ap_enable_reg_pp0_iter6,
      R => SR(0)
    );
ap_enable_reg_pp0_iter7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter6,
      Q => ap_enable_reg_pp0_iter7,
      R => SR(0)
    );
ap_enable_reg_pp0_iter8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter7,
      Q => ap_enable_reg_pp0_iter8,
      R => SR(0)
    );
ap_enable_reg_pp0_iter9_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD000000F0F00000"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => icmp_ln72_fu_291_p2,
      I2 => ap_enable_reg_pp0_iter8,
      I3 => ap_enable_reg_pp0_iter9_reg_n_5,
      I4 => ap_rst_n,
      I5 => ap_block_pp0_stage0_11001,
      O => ap_enable_reg_pp0_iter9_i_1_n_5
    );
ap_enable_reg_pp0_iter9_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter9_i_1_n_5,
      Q => ap_enable_reg_pp0_iter9_reg_n_5,
      R => '0'
    );
\empty_82_reg_2106[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1313_cast_reg_1965_pp0_iter7_reg(0),
      O => \empty_82_reg_2106[0]_i_1_n_5\
    );
\empty_82_reg_2106[16]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmpQ_10_fu_1336_p13(7),
      I1 => select_ln3450_11_fu_1470_p3(31),
      I2 => select_ln3450_11_fu_1470_p3(7),
      O => \empty_82_reg_2106[16]_i_10_n_5\
    );
\empty_82_reg_2106[16]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmpQ_10_fu_1336_p13(7),
      I1 => \^empty_reg_2074_reg[27]_0\(18),
      I2 => select_ln3450_10_fu_1386_p3(6),
      O => \empty_82_reg_2106[16]_i_11_n_5\
    );
\empty_82_reg_2106[16]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmpQ_10_fu_1336_p13(6),
      I1 => \^empty_reg_2074_reg[27]_0\(18),
      I2 => select_ln3450_10_fu_1386_p3(5),
      O => \empty_82_reg_2106[16]_i_12_n_5\
    );
\empty_82_reg_2106[16]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmpQ_10_fu_1336_p13(5),
      I1 => \^empty_reg_2074_reg[27]_0\(18),
      I2 => select_ln3450_10_fu_1386_p3(4),
      O => \empty_82_reg_2106[16]_i_13_n_5\
    );
\empty_82_reg_2106[16]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmpQ_10_fu_1336_p13(4),
      I1 => \^empty_reg_2074_reg[27]_0\(18),
      I2 => select_ln3450_10_fu_1386_p3(3),
      O => \empty_82_reg_2106[16]_i_14_n_5\
    );
\empty_82_reg_2106[16]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmpQ_10_fu_1336_p13(3),
      I1 => \^empty_reg_2074_reg[27]_0\(18),
      I2 => select_ln3450_10_fu_1386_p3(2),
      O => \empty_82_reg_2106[16]_i_15_n_5\
    );
\empty_82_reg_2106[16]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp_14_reg_2068,
      I1 => \^empty_reg_2074_reg[27]_0\(18),
      I2 => select_ln3450_10_fu_1386_p3(1),
      O => \empty_82_reg_2106[16]_i_16_n_5\
    );
\empty_82_reg_2106[16]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => R_1_10_fu_1330_p3(0),
      O => select_ln3450_10_fu_1386_p3(0)
    );
\empty_82_reg_2106[16]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_12_cast_reg_1960_pp0_iter7_reg(1),
      O => \empty_82_reg_2106[16]_i_18_n_5\
    );
\empty_82_reg_2106[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_11_fu_1470_p3(13),
      I1 => select_ln3450_11_fu_1470_p3(14),
      O => \empty_82_reg_2106[16]_i_3_n_5\
    );
\empty_82_reg_2106[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_11_fu_1470_p3(13),
      I1 => select_ln3450_11_fu_1470_p3(31),
      O => \empty_82_reg_2106[16]_i_4_n_5\
    );
\empty_82_reg_2106[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmpQ_10_fu_1336_p13(12),
      I1 => select_ln3450_11_fu_1470_p3(31),
      I2 => select_ln3450_11_fu_1470_p3(12),
      O => \empty_82_reg_2106[16]_i_5_n_5\
    );
\empty_82_reg_2106[16]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmpQ_10_fu_1336_p13(11),
      I1 => select_ln3450_11_fu_1470_p3(31),
      I2 => select_ln3450_11_fu_1470_p3(11),
      O => \empty_82_reg_2106[16]_i_6_n_5\
    );
\empty_82_reg_2106[16]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmpQ_10_fu_1336_p13(10),
      I1 => select_ln3450_11_fu_1470_p3(31),
      I2 => select_ln3450_11_fu_1470_p3(10),
      O => \empty_82_reg_2106[16]_i_7_n_5\
    );
\empty_82_reg_2106[16]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmpQ_10_fu_1336_p13(9),
      I1 => select_ln3450_11_fu_1470_p3(31),
      I2 => select_ln3450_11_fu_1470_p3(9),
      O => \empty_82_reg_2106[16]_i_8_n_5\
    );
\empty_82_reg_2106[16]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmpQ_10_fu_1336_p13(8),
      I1 => select_ln3450_11_fu_1470_p3(31),
      I2 => select_ln3450_11_fu_1470_p3(8),
      O => \empty_82_reg_2106[16]_i_9_n_5\
    );
\empty_82_reg_2106[24]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_11_fu_1470_p3(14),
      I1 => select_ln3450_11_fu_1470_p3(15),
      O => \empty_82_reg_2106[24]_i_10_n_5\
    );
\empty_82_reg_2106[24]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmpQ_10_fu_1336_p13(12),
      I1 => \^empty_reg_2074_reg[27]_0\(18),
      I2 => select_ln3450_10_fu_1386_p3(11),
      O => \empty_82_reg_2106[24]_i_15_n_5\
    );
\empty_82_reg_2106[24]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmpQ_10_fu_1336_p13(11),
      I1 => \^empty_reg_2074_reg[27]_0\(18),
      I2 => select_ln3450_10_fu_1386_p3(10),
      O => \empty_82_reg_2106[24]_i_16_n_5\
    );
\empty_82_reg_2106[24]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmpQ_10_fu_1336_p13(10),
      I1 => \^empty_reg_2074_reg[27]_0\(18),
      I2 => select_ln3450_10_fu_1386_p3(9),
      O => \empty_82_reg_2106[24]_i_17_n_5\
    );
\empty_82_reg_2106[24]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmpQ_10_fu_1336_p13(9),
      I1 => \^empty_reg_2074_reg[27]_0\(18),
      I2 => select_ln3450_10_fu_1386_p3(8),
      O => \empty_82_reg_2106[24]_i_18_n_5\
    );
\empty_82_reg_2106[24]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmpQ_10_fu_1336_p13(8),
      I1 => \^empty_reg_2074_reg[27]_0\(18),
      I2 => select_ln3450_10_fu_1386_p3(7),
      O => \empty_82_reg_2106[24]_i_19_n_5\
    );
\empty_82_reg_2106[24]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmpQ_10_fu_1336_p13(8),
      I1 => tmp_14_reg_2068,
      I2 => R_1_10_fu_1330_p3(8),
      O => \empty_82_reg_2106[24]_i_20_n_5\
    );
\empty_82_reg_2106[24]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmpQ_10_fu_1336_p13(7),
      I1 => tmp_14_reg_2068,
      I2 => R_1_10_fu_1330_p3(7),
      O => \empty_82_reg_2106[24]_i_21_n_5\
    );
\empty_82_reg_2106[24]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmpQ_10_fu_1336_p13(6),
      I1 => tmp_14_reg_2068,
      I2 => R_1_10_fu_1330_p3(6),
      O => \empty_82_reg_2106[24]_i_22_n_5\
    );
\empty_82_reg_2106[24]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmpQ_10_fu_1336_p13(5),
      I1 => tmp_14_reg_2068,
      I2 => R_1_10_fu_1330_p3(5),
      O => \empty_82_reg_2106[24]_i_23_n_5\
    );
\empty_82_reg_2106[24]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmpQ_10_fu_1336_p13(4),
      I1 => tmp_14_reg_2068,
      I2 => R_1_10_fu_1330_p3(4),
      O => \empty_82_reg_2106[24]_i_24_n_5\
    );
\empty_82_reg_2106[24]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmpQ_10_fu_1336_p13(3),
      I1 => tmp_14_reg_2068,
      I2 => R_1_10_fu_1330_p3(3),
      O => \empty_82_reg_2106[24]_i_25_n_5\
    );
\empty_82_reg_2106[24]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => R_1_10_fu_1330_p3(1),
      O => \empty_82_reg_2106[24]_i_26_n_5\
    );
\empty_82_reg_2106[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_11_fu_1470_p3(21),
      I1 => select_ln3450_11_fu_1470_p3(22),
      O => \empty_82_reg_2106[24]_i_3_n_5\
    );
\empty_82_reg_2106[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_11_fu_1470_p3(20),
      I1 => select_ln3450_11_fu_1470_p3(21),
      O => \empty_82_reg_2106[24]_i_4_n_5\
    );
\empty_82_reg_2106[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_11_fu_1470_p3(19),
      I1 => select_ln3450_11_fu_1470_p3(20),
      O => \empty_82_reg_2106[24]_i_5_n_5\
    );
\empty_82_reg_2106[24]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_11_fu_1470_p3(18),
      I1 => select_ln3450_11_fu_1470_p3(19),
      O => \empty_82_reg_2106[24]_i_6_n_5\
    );
\empty_82_reg_2106[24]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_11_fu_1470_p3(17),
      I1 => select_ln3450_11_fu_1470_p3(18),
      O => \empty_82_reg_2106[24]_i_7_n_5\
    );
\empty_82_reg_2106[24]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_11_fu_1470_p3(16),
      I1 => select_ln3450_11_fu_1470_p3(17),
      O => \empty_82_reg_2106[24]_i_8_n_5\
    );
\empty_82_reg_2106[24]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_11_fu_1470_p3(15),
      I1 => select_ln3450_11_fu_1470_p3(16),
      O => \empty_82_reg_2106[24]_i_9_n_5\
    );
\empty_82_reg_2106[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => icmp_ln79_reg_1822_pp0_iter7_reg,
      I1 => ap_block_pp0_stage0_11001,
      O => empty_82_reg_21060
    );
\empty_82_reg_2106[29]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_11_fu_1470_p3(23),
      I1 => select_ln3450_11_fu_1470_p3(24),
      O => \empty_82_reg_2106[29]_i_10_n_5\
    );
\empty_82_reg_2106[29]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_11_fu_1470_p3(22),
      I1 => select_ln3450_11_fu_1470_p3(23),
      O => \empty_82_reg_2106[29]_i_11_n_5\
    );
\empty_82_reg_2106[29]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_1_10_fu_1330_p3(23),
      I1 => R_1_10_fu_1330_p3(24),
      O => \empty_82_reg_2106[29]_i_29_n_5\
    );
\empty_82_reg_2106[29]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_1_10_fu_1330_p3(22),
      I1 => R_1_10_fu_1330_p3(23),
      O => \empty_82_reg_2106[29]_i_30_n_5\
    );
\empty_82_reg_2106[29]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_1_10_fu_1330_p3(21),
      I1 => R_1_10_fu_1330_p3(22),
      O => \empty_82_reg_2106[29]_i_31_n_5\
    );
\empty_82_reg_2106[29]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_1_10_fu_1330_p3(20),
      I1 => R_1_10_fu_1330_p3(21),
      O => \empty_82_reg_2106[29]_i_32_n_5\
    );
\empty_82_reg_2106[29]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_1_10_fu_1330_p3(19),
      I1 => R_1_10_fu_1330_p3(20),
      O => \empty_82_reg_2106[29]_i_33_n_5\
    );
\empty_82_reg_2106[29]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_1_10_fu_1330_p3(18),
      I1 => R_1_10_fu_1330_p3(19),
      O => \empty_82_reg_2106[29]_i_34_n_5\
    );
\empty_82_reg_2106[29]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_1_10_fu_1330_p3(17),
      I1 => R_1_10_fu_1330_p3(18),
      O => \empty_82_reg_2106[29]_i_35_n_5\
    );
\empty_82_reg_2106[29]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_1_10_fu_1330_p3(16),
      I1 => R_1_10_fu_1330_p3(17),
      O => \empty_82_reg_2106[29]_i_36_n_5\
    );
\empty_82_reg_2106[29]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_1_10_fu_1330_p3(15),
      I1 => R_1_10_fu_1330_p3(16),
      O => \empty_82_reg_2106[29]_i_37_n_5\
    );
\empty_82_reg_2106[29]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_1_10_fu_1330_p3(14),
      I1 => R_1_10_fu_1330_p3(15),
      O => \empty_82_reg_2106[29]_i_38_n_5\
    );
\empty_82_reg_2106[29]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_1_10_fu_1330_p3(13),
      I1 => R_1_10_fu_1330_p3(14),
      O => \empty_82_reg_2106[29]_i_39_n_5\
    );
\empty_82_reg_2106[29]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_1_10_fu_1330_p3(13),
      I1 => tmp_14_reg_2068,
      O => \empty_82_reg_2106[29]_i_40_n_5\
    );
\empty_82_reg_2106[29]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmpQ_10_fu_1336_p13(12),
      I1 => tmp_14_reg_2068,
      I2 => R_1_10_fu_1330_p3(12),
      O => \empty_82_reg_2106[29]_i_41_n_5\
    );
\empty_82_reg_2106[29]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmpQ_10_fu_1336_p13(11),
      I1 => tmp_14_reg_2068,
      I2 => R_1_10_fu_1330_p3(11),
      O => \empty_82_reg_2106[29]_i_42_n_5\
    );
\empty_82_reg_2106[29]_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmpQ_10_fu_1336_p13(10),
      I1 => tmp_14_reg_2068,
      I2 => R_1_10_fu_1330_p3(10),
      O => \empty_82_reg_2106[29]_i_43_n_5\
    );
\empty_82_reg_2106[29]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmpQ_10_fu_1336_p13(9),
      I1 => tmp_14_reg_2068,
      I2 => R_1_10_fu_1330_p3(9),
      O => \empty_82_reg_2106[29]_i_44_n_5\
    );
\empty_82_reg_2106[29]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_11_fu_1470_p3(28),
      I1 => select_ln3450_11_fu_1470_p3(29),
      O => \empty_82_reg_2106[29]_i_5_n_5\
    );
\empty_82_reg_2106[29]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_11_fu_1470_p3(27),
      I1 => select_ln3450_11_fu_1470_p3(28),
      O => \empty_82_reg_2106[29]_i_6_n_5\
    );
\empty_82_reg_2106[29]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_11_fu_1470_p3(26),
      I1 => select_ln3450_11_fu_1470_p3(27),
      O => \empty_82_reg_2106[29]_i_7_n_5\
    );
\empty_82_reg_2106[29]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_11_fu_1470_p3(25),
      I1 => select_ln3450_11_fu_1470_p3(26),
      O => \empty_82_reg_2106[29]_i_8_n_5\
    );
\empty_82_reg_2106[29]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_11_fu_1470_p3(24),
      I1 => select_ln3450_11_fu_1470_p3(25),
      O => \empty_82_reg_2106[29]_i_9_n_5\
    );
\empty_82_reg_2106[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmpQ_10_fu_1336_p13(6),
      I1 => select_ln3450_11_fu_1470_p3(31),
      I2 => select_ln3450_11_fu_1470_p3(6),
      O => \empty_82_reg_2106[8]_i_2_n_5\
    );
\empty_82_reg_2106[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmpQ_10_fu_1336_p13(5),
      I1 => select_ln3450_11_fu_1470_p3(31),
      I2 => select_ln3450_11_fu_1470_p3(5),
      O => \empty_82_reg_2106[8]_i_3_n_5\
    );
\empty_82_reg_2106[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmpQ_10_fu_1336_p13(4),
      I1 => select_ln3450_11_fu_1470_p3(31),
      I2 => select_ln3450_11_fu_1470_p3(4),
      O => \empty_82_reg_2106[8]_i_4_n_5\
    );
\empty_82_reg_2106[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmpQ_10_fu_1336_p13(3),
      I1 => select_ln3450_11_fu_1470_p3(31),
      I2 => select_ln3450_11_fu_1470_p3(3),
      O => \empty_82_reg_2106[8]_i_5_n_5\
    );
\empty_82_reg_2106[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp_14_reg_2068,
      I1 => select_ln3450_11_fu_1470_p3(31),
      I2 => select_ln3450_11_fu_1470_p3(2),
      O => \empty_82_reg_2106[8]_i_6_n_5\
    );
\empty_82_reg_2106[8]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^empty_reg_2074_reg[27]_0\(18),
      I1 => select_ln3450_11_fu_1470_p3(31),
      I2 => select_ln3450_11_fu_1470_p3(1),
      O => \empty_82_reg_2106[8]_i_7_n_5\
    );
\empty_82_reg_2106[8]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_12_cast_reg_1960_pp0_iter7_reg(0),
      O => select_ln3450_11_fu_1470_p3(0)
    );
\empty_82_reg_2106[8]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1313_cast_reg_1965_pp0_iter7_reg(1),
      O => \empty_82_reg_2106[8]_i_9_n_5\
    );
\empty_82_reg_2106_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_82_reg_21060,
      D => \empty_82_reg_2106[0]_i_1_n_5\,
      Q => R_1_13_fu_1582_p3(2),
      R => '0'
    );
\empty_82_reg_2106_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_82_reg_21060,
      D => \empty_82_reg_2106_reg[16]_i_1_n_19\,
      Q => R_1_13_fu_1582_p3(12),
      R => '0'
    );
\empty_82_reg_2106_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_82_reg_21060,
      D => \empty_82_reg_2106_reg[16]_i_1_n_18\,
      Q => R_1_13_fu_1582_p3(13),
      R => '0'
    );
\empty_82_reg_2106_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_82_reg_21060,
      D => \empty_82_reg_2106_reg[16]_i_1_n_17\,
      Q => R_1_13_fu_1582_p3(14),
      R => '0'
    );
\empty_82_reg_2106_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_82_reg_21060,
      D => \empty_82_reg_2106_reg[16]_i_1_n_16\,
      Q => R_1_13_fu_1582_p3(15),
      R => '0'
    );
\empty_82_reg_2106_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_82_reg_21060,
      D => \empty_82_reg_2106_reg[16]_i_1_n_15\,
      Q => R_1_13_fu_1582_p3(16),
      R => '0'
    );
\empty_82_reg_2106_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_82_reg_21060,
      D => \empty_82_reg_2106_reg[16]_i_1_n_14\,
      Q => R_1_13_fu_1582_p3(17),
      R => '0'
    );
\empty_82_reg_2106_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_82_reg_21060,
      D => \empty_82_reg_2106_reg[16]_i_1_n_13\,
      Q => R_1_13_fu_1582_p3(18),
      R => '0'
    );
\empty_82_reg_2106_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_82_reg_2106_reg[8]_i_1_n_5\,
      CI_TOP => '0',
      CO(7) => \empty_82_reg_2106_reg[16]_i_1_n_5\,
      CO(6) => \empty_82_reg_2106_reg[16]_i_1_n_6\,
      CO(5) => \empty_82_reg_2106_reg[16]_i_1_n_7\,
      CO(4) => \empty_82_reg_2106_reg[16]_i_1_n_8\,
      CO(3) => \empty_82_reg_2106_reg[16]_i_1_n_9\,
      CO(2) => \empty_82_reg_2106_reg[16]_i_1_n_10\,
      CO(1) => \empty_82_reg_2106_reg[16]_i_1_n_11\,
      CO(0) => \empty_82_reg_2106_reg[16]_i_1_n_12\,
      DI(7) => select_ln3450_11_fu_1470_p3(13),
      DI(6) => select_ln3450_11_fu_1470_p3(31),
      DI(5 downto 0) => select_ln3450_11_fu_1470_p3(12 downto 7),
      O(7) => \empty_82_reg_2106_reg[16]_i_1_n_13\,
      O(6) => \empty_82_reg_2106_reg[16]_i_1_n_14\,
      O(5) => \empty_82_reg_2106_reg[16]_i_1_n_15\,
      O(4) => \empty_82_reg_2106_reg[16]_i_1_n_16\,
      O(3) => \empty_82_reg_2106_reg[16]_i_1_n_17\,
      O(2) => \empty_82_reg_2106_reg[16]_i_1_n_18\,
      O(1) => \empty_82_reg_2106_reg[16]_i_1_n_19\,
      O(0) => \empty_82_reg_2106_reg[16]_i_1_n_20\,
      S(7) => \empty_82_reg_2106[16]_i_3_n_5\,
      S(6) => \empty_82_reg_2106[16]_i_4_n_5\,
      S(5) => \empty_82_reg_2106[16]_i_5_n_5\,
      S(4) => \empty_82_reg_2106[16]_i_6_n_5\,
      S(3) => \empty_82_reg_2106[16]_i_7_n_5\,
      S(2) => \empty_82_reg_2106[16]_i_8_n_5\,
      S(1) => \empty_82_reg_2106[16]_i_9_n_5\,
      S(0) => \empty_82_reg_2106[16]_i_10_n_5\
    );
\empty_82_reg_2106_reg[16]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => tmp_12_cast_reg_1960_pp0_iter7_reg(0),
      CI_TOP => '0',
      CO(7) => \empty_82_reg_2106_reg[16]_i_2_n_5\,
      CO(6) => \empty_82_reg_2106_reg[16]_i_2_n_6\,
      CO(5) => \empty_82_reg_2106_reg[16]_i_2_n_7\,
      CO(4) => \empty_82_reg_2106_reg[16]_i_2_n_8\,
      CO(3) => \empty_82_reg_2106_reg[16]_i_2_n_9\,
      CO(2) => \empty_82_reg_2106_reg[16]_i_2_n_10\,
      CO(1) => \empty_82_reg_2106_reg[16]_i_2_n_11\,
      CO(0) => \empty_82_reg_2106_reg[16]_i_2_n_12\,
      DI(7 downto 2) => select_ln3450_10_fu_1386_p3(6 downto 1),
      DI(1) => '0',
      DI(0) => tmp_12_cast_reg_1960_pp0_iter7_reg(1),
      O(7 downto 0) => select_ln3450_11_fu_1470_p3(8 downto 1),
      S(7) => \empty_82_reg_2106[16]_i_11_n_5\,
      S(6) => \empty_82_reg_2106[16]_i_12_n_5\,
      S(5) => \empty_82_reg_2106[16]_i_13_n_5\,
      S(4) => \empty_82_reg_2106[16]_i_14_n_5\,
      S(3) => \empty_82_reg_2106[16]_i_15_n_5\,
      S(2) => \empty_82_reg_2106[16]_i_16_n_5\,
      S(1) => select_ln3450_10_fu_1386_p3(0),
      S(0) => \empty_82_reg_2106[16]_i_18_n_5\
    );
\empty_82_reg_2106_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_82_reg_21060,
      D => \empty_82_reg_2106_reg[24]_i_1_n_20\,
      Q => R_1_13_fu_1582_p3(19),
      R => '0'
    );
\empty_82_reg_2106_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_82_reg_21060,
      D => \empty_82_reg_2106_reg[24]_i_1_n_19\,
      Q => R_1_13_fu_1582_p3(20),
      R => '0'
    );
\empty_82_reg_2106_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_82_reg_21060,
      D => \empty_82_reg_2106_reg[24]_i_1_n_18\,
      Q => R_1_13_fu_1582_p3(21),
      R => '0'
    );
\empty_82_reg_2106_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_82_reg_21060,
      D => \empty_82_reg_2106_reg[8]_i_1_n_20\,
      Q => R_1_13_fu_1582_p3(3),
      R => '0'
    );
\empty_82_reg_2106_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_82_reg_21060,
      D => \empty_82_reg_2106_reg[24]_i_1_n_17\,
      Q => R_1_13_fu_1582_p3(22),
      R => '0'
    );
\empty_82_reg_2106_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_82_reg_21060,
      D => \empty_82_reg_2106_reg[24]_i_1_n_16\,
      Q => R_1_13_fu_1582_p3(23),
      R => '0'
    );
\empty_82_reg_2106_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_82_reg_21060,
      D => \empty_82_reg_2106_reg[24]_i_1_n_15\,
      Q => R_1_13_fu_1582_p3(24),
      R => '0'
    );
\empty_82_reg_2106_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_82_reg_21060,
      D => \empty_82_reg_2106_reg[24]_i_1_n_14\,
      Q => R_1_13_fu_1582_p3(25),
      R => '0'
    );
\empty_82_reg_2106_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_82_reg_21060,
      D => \empty_82_reg_2106_reg[24]_i_1_n_13\,
      Q => R_1_13_fu_1582_p3(26),
      R => '0'
    );
\empty_82_reg_2106_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_82_reg_2106_reg[16]_i_1_n_5\,
      CI_TOP => '0',
      CO(7) => \empty_82_reg_2106_reg[24]_i_1_n_5\,
      CO(6) => \empty_82_reg_2106_reg[24]_i_1_n_6\,
      CO(5) => \empty_82_reg_2106_reg[24]_i_1_n_7\,
      CO(4) => \empty_82_reg_2106_reg[24]_i_1_n_8\,
      CO(3) => \empty_82_reg_2106_reg[24]_i_1_n_9\,
      CO(2) => \empty_82_reg_2106_reg[24]_i_1_n_10\,
      CO(1) => \empty_82_reg_2106_reg[24]_i_1_n_11\,
      CO(0) => \empty_82_reg_2106_reg[24]_i_1_n_12\,
      DI(7 downto 0) => select_ln3450_11_fu_1470_p3(21 downto 14),
      O(7) => \empty_82_reg_2106_reg[24]_i_1_n_13\,
      O(6) => \empty_82_reg_2106_reg[24]_i_1_n_14\,
      O(5) => \empty_82_reg_2106_reg[24]_i_1_n_15\,
      O(4) => \empty_82_reg_2106_reg[24]_i_1_n_16\,
      O(3) => \empty_82_reg_2106_reg[24]_i_1_n_17\,
      O(2) => \empty_82_reg_2106_reg[24]_i_1_n_18\,
      O(1) => \empty_82_reg_2106_reg[24]_i_1_n_19\,
      O(0) => \empty_82_reg_2106_reg[24]_i_1_n_20\,
      S(7) => \empty_82_reg_2106[24]_i_3_n_5\,
      S(6) => \empty_82_reg_2106[24]_i_4_n_5\,
      S(5) => \empty_82_reg_2106[24]_i_5_n_5\,
      S(4) => \empty_82_reg_2106[24]_i_6_n_5\,
      S(3) => \empty_82_reg_2106[24]_i_7_n_5\,
      S(2) => \empty_82_reg_2106[24]_i_8_n_5\,
      S(1) => \empty_82_reg_2106[24]_i_9_n_5\,
      S(0) => \empty_82_reg_2106[24]_i_10_n_5\
    );
\empty_82_reg_2106_reg[24]_i_11\: unisim.vcomponents.CARRY8
     port map (
      CI => R_1_10_fu_1330_p3(0),
      CI_TOP => '0',
      CO(7) => \empty_82_reg_2106_reg[24]_i_11_n_5\,
      CO(6) => \empty_82_reg_2106_reg[24]_i_11_n_6\,
      CO(5) => \empty_82_reg_2106_reg[24]_i_11_n_7\,
      CO(4) => \empty_82_reg_2106_reg[24]_i_11_n_8\,
      CO(3) => \empty_82_reg_2106_reg[24]_i_11_n_9\,
      CO(2) => \empty_82_reg_2106_reg[24]_i_11_n_10\,
      CO(1) => \empty_82_reg_2106_reg[24]_i_11_n_11\,
      CO(0) => \empty_82_reg_2106_reg[24]_i_11_n_12\,
      DI(7 downto 2) => R_1_10_fu_1330_p3(8 downto 3),
      DI(1) => '0',
      DI(0) => R_1_10_fu_1330_p3(1),
      O(7 downto 0) => select_ln3450_10_fu_1386_p3(8 downto 1),
      S(7) => \empty_82_reg_2106[24]_i_20_n_5\,
      S(6) => \empty_82_reg_2106[24]_i_21_n_5\,
      S(5) => \empty_82_reg_2106[24]_i_22_n_5\,
      S(4) => \empty_82_reg_2106[24]_i_23_n_5\,
      S(3) => \empty_82_reg_2106[24]_i_24_n_5\,
      S(2) => \empty_82_reg_2106[24]_i_25_n_5\,
      S(1) => R_1_10_fu_1330_p3(2),
      S(0) => \empty_82_reg_2106[24]_i_26_n_5\
    );
\empty_82_reg_2106_reg[24]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_82_reg_2106_reg[16]_i_2_n_5\,
      CI_TOP => '0',
      CO(7) => \empty_82_reg_2106_reg[24]_i_2_n_5\,
      CO(6) => \empty_82_reg_2106_reg[24]_i_2_n_6\,
      CO(5) => \empty_82_reg_2106_reg[24]_i_2_n_7\,
      CO(4) => \empty_82_reg_2106_reg[24]_i_2_n_8\,
      CO(3) => \empty_82_reg_2106_reg[24]_i_2_n_9\,
      CO(2) => \empty_82_reg_2106_reg[24]_i_2_n_10\,
      CO(1) => \empty_82_reg_2106_reg[24]_i_2_n_11\,
      CO(0) => \empty_82_reg_2106_reg[24]_i_2_n_12\,
      DI(7 downto 6) => \^empty_reg_2074_reg[27]_0\(1 downto 0),
      DI(5) => \^empty_reg_2074_reg[27]_0\(18),
      DI(4 downto 0) => select_ln3450_10_fu_1386_p3(11 downto 7),
      O(7 downto 0) => select_ln3450_11_fu_1470_p3(16 downto 9),
      S(7 downto 5) => \empty_82_reg_2106_reg[24]_0\(2 downto 0),
      S(4) => \empty_82_reg_2106[24]_i_15_n_5\,
      S(3) => \empty_82_reg_2106[24]_i_16_n_5\,
      S(2) => \empty_82_reg_2106[24]_i_17_n_5\,
      S(1) => \empty_82_reg_2106[24]_i_18_n_5\,
      S(0) => \empty_82_reg_2106[24]_i_19_n_5\
    );
\empty_82_reg_2106_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_82_reg_21060,
      D => \empty_82_reg_2106_reg[29]_i_2_n_20\,
      Q => R_1_13_fu_1582_p3(27),
      R => '0'
    );
\empty_82_reg_2106_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_82_reg_21060,
      D => \empty_82_reg_2106_reg[29]_i_2_n_19\,
      Q => R_1_13_fu_1582_p3(28),
      R => '0'
    );
\empty_82_reg_2106_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_82_reg_21060,
      D => \empty_82_reg_2106_reg[29]_i_2_n_18\,
      Q => R_1_13_fu_1582_p3(29),
      R => '0'
    );
\empty_82_reg_2106_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_82_reg_21060,
      D => \empty_82_reg_2106_reg[29]_i_2_n_17\,
      Q => R_1_13_fu_1582_p3(30),
      R => '0'
    );
\empty_82_reg_2106_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_82_reg_21060,
      D => \empty_82_reg_2106_reg[29]_i_2_n_16\,
      Q => R_1_13_fu_1582_p3(31),
      R => '0'
    );
\empty_82_reg_2106_reg[29]_i_12\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_82_reg_2106_reg[29]_i_20_n_5\,
      CI_TOP => '0',
      CO(7) => \empty_82_reg_2106_reg[29]_i_12_n_5\,
      CO(6) => \empty_82_reg_2106_reg[29]_i_12_n_6\,
      CO(5) => \empty_82_reg_2106_reg[29]_i_12_n_7\,
      CO(4) => \empty_82_reg_2106_reg[29]_i_12_n_8\,
      CO(3) => \empty_82_reg_2106_reg[29]_i_12_n_9\,
      CO(2) => \empty_82_reg_2106_reg[29]_i_12_n_10\,
      CO(1) => \empty_82_reg_2106_reg[29]_i_12_n_11\,
      CO(0) => \empty_82_reg_2106_reg[29]_i_12_n_12\,
      DI(7 downto 0) => R_1_10_fu_1330_p3(23 downto 16),
      O(7 downto 0) => \^empty_reg_2074_reg[27]_0\(12 downto 5),
      S(7) => \empty_82_reg_2106[29]_i_29_n_5\,
      S(6) => \empty_82_reg_2106[29]_i_30_n_5\,
      S(5) => \empty_82_reg_2106[29]_i_31_n_5\,
      S(4) => \empty_82_reg_2106[29]_i_32_n_5\,
      S(3) => \empty_82_reg_2106[29]_i_33_n_5\,
      S(2) => \empty_82_reg_2106[29]_i_34_n_5\,
      S(1) => \empty_82_reg_2106[29]_i_35_n_5\,
      S(0) => \empty_82_reg_2106[29]_i_36_n_5\
    );
\empty_82_reg_2106_reg[29]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_82_reg_2106_reg[24]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_empty_82_reg_2106_reg[29]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \empty_82_reg_2106_reg[29]_i_2_n_7\,
      CO(4) => \empty_82_reg_2106_reg[29]_i_2_n_8\,
      CO(3) => \empty_82_reg_2106_reg[29]_i_2_n_9\,
      CO(2) => \empty_82_reg_2106_reg[29]_i_2_n_10\,
      CO(1) => \empty_82_reg_2106_reg[29]_i_2_n_11\,
      CO(0) => \empty_82_reg_2106_reg[29]_i_2_n_12\,
      DI(7 downto 6) => B"00",
      DI(5 downto 0) => select_ln3450_11_fu_1470_p3(27 downto 22),
      O(7) => \NLW_empty_82_reg_2106_reg[29]_i_2_O_UNCONNECTED\(7),
      O(6) => \empty_82_reg_2106_reg[29]_i_2_n_14\,
      O(5) => \NLW_empty_82_reg_2106_reg[29]_i_2_O_UNCONNECTED\(5),
      O(4) => \empty_82_reg_2106_reg[29]_i_2_n_16\,
      O(3) => \empty_82_reg_2106_reg[29]_i_2_n_17\,
      O(2) => \empty_82_reg_2106_reg[29]_i_2_n_18\,
      O(1) => \empty_82_reg_2106_reg[29]_i_2_n_19\,
      O(0) => \empty_82_reg_2106_reg[29]_i_2_n_20\,
      S(7) => '0',
      S(6) => \empty_82_reg_2106[29]_i_5_n_5\,
      S(5) => \empty_82_reg_2106[29]_i_6_n_5\,
      S(4) => \empty_82_reg_2106[29]_i_7_n_5\,
      S(3) => \empty_82_reg_2106[29]_i_8_n_5\,
      S(2) => \empty_82_reg_2106[29]_i_9_n_5\,
      S(1) => \empty_82_reg_2106[29]_i_10_n_5\,
      S(0) => \empty_82_reg_2106[29]_i_11_n_5\
    );
\empty_82_reg_2106_reg[29]_i_20\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_82_reg_2106_reg[24]_i_11_n_5\,
      CI_TOP => '0',
      CO(7) => \empty_82_reg_2106_reg[29]_i_20_n_5\,
      CO(6) => \empty_82_reg_2106_reg[29]_i_20_n_6\,
      CO(5) => \empty_82_reg_2106_reg[29]_i_20_n_7\,
      CO(4) => \empty_82_reg_2106_reg[29]_i_20_n_8\,
      CO(3) => \empty_82_reg_2106_reg[29]_i_20_n_9\,
      CO(2) => \empty_82_reg_2106_reg[29]_i_20_n_10\,
      CO(1) => \empty_82_reg_2106_reg[29]_i_20_n_11\,
      CO(0) => \empty_82_reg_2106_reg[29]_i_20_n_12\,
      DI(7 downto 5) => R_1_10_fu_1330_p3(15 downto 13),
      DI(4) => tmp_14_reg_2068,
      DI(3 downto 0) => R_1_10_fu_1330_p3(12 downto 9),
      O(7 downto 3) => \^empty_reg_2074_reg[27]_0\(4 downto 0),
      O(2 downto 0) => select_ln3450_10_fu_1386_p3(11 downto 9),
      S(7) => \empty_82_reg_2106[29]_i_37_n_5\,
      S(6) => \empty_82_reg_2106[29]_i_38_n_5\,
      S(5) => \empty_82_reg_2106[29]_i_39_n_5\,
      S(4) => \empty_82_reg_2106[29]_i_40_n_5\,
      S(3) => \empty_82_reg_2106[29]_i_41_n_5\,
      S(2) => \empty_82_reg_2106[29]_i_42_n_5\,
      S(1) => \empty_82_reg_2106[29]_i_43_n_5\,
      S(0) => \empty_82_reg_2106[29]_i_44_n_5\
    );
\empty_82_reg_2106_reg[29]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_82_reg_2106_reg[29]_i_4_n_5\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_empty_82_reg_2106_reg[29]_i_3_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \empty_82_reg_2106_reg[29]_i_3_n_7\,
      CO(4) => \empty_82_reg_2106_reg[29]_i_3_n_8\,
      CO(3) => \empty_82_reg_2106_reg[29]_i_3_n_9\,
      CO(2) => \empty_82_reg_2106_reg[29]_i_3_n_10\,
      CO(1) => \empty_82_reg_2106_reg[29]_i_3_n_11\,
      CO(0) => \empty_82_reg_2106_reg[29]_i_3_n_12\,
      DI(7 downto 6) => B"00",
      DI(5 downto 0) => \^empty_reg_2074_reg[27]_0\(15 downto 10),
      O(7) => \NLW_empty_82_reg_2106_reg[29]_i_3_O_UNCONNECTED\(7),
      O(6) => select_ln3450_11_fu_1470_p3(31),
      O(5) => \NLW_empty_82_reg_2106_reg[29]_i_3_O_UNCONNECTED\(5),
      O(4 downto 0) => select_ln3450_11_fu_1470_p3(29 downto 25),
      S(7) => '0',
      S(6 downto 0) => \xor_ln3471_11_reg_2093_reg[0]_0\(6 downto 0)
    );
\empty_82_reg_2106_reg[29]_i_4\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_82_reg_2106_reg[24]_i_2_n_5\,
      CI_TOP => '0',
      CO(7) => \empty_82_reg_2106_reg[29]_i_4_n_5\,
      CO(6) => \empty_82_reg_2106_reg[29]_i_4_n_6\,
      CO(5) => \empty_82_reg_2106_reg[29]_i_4_n_7\,
      CO(4) => \empty_82_reg_2106_reg[29]_i_4_n_8\,
      CO(3) => \empty_82_reg_2106_reg[29]_i_4_n_9\,
      CO(2) => \empty_82_reg_2106_reg[29]_i_4_n_10\,
      CO(1) => \empty_82_reg_2106_reg[29]_i_4_n_11\,
      CO(0) => \empty_82_reg_2106_reg[29]_i_4_n_12\,
      DI(7 downto 0) => \^empty_reg_2074_reg[27]_0\(9 downto 2),
      O(7 downto 0) => select_ln3450_11_fu_1470_p3(24 downto 17),
      S(7 downto 0) => \tmp_17_reg_2100_reg[0]_0\(7 downto 0)
    );
\empty_82_reg_2106_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_82_reg_21060,
      D => \empty_82_reg_2106_reg[8]_i_1_n_19\,
      Q => R_1_13_fu_1582_p3(4),
      R => '0'
    );
\empty_82_reg_2106_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_82_reg_21060,
      D => \empty_82_reg_2106_reg[8]_i_1_n_18\,
      Q => R_1_13_fu_1582_p3(5),
      R => '0'
    );
\empty_82_reg_2106_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_82_reg_21060,
      D => \empty_82_reg_2106_reg[8]_i_1_n_17\,
      Q => R_1_13_fu_1582_p3(6),
      R => '0'
    );
\empty_82_reg_2106_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_82_reg_21060,
      D => \empty_82_reg_2106_reg[8]_i_1_n_16\,
      Q => R_1_13_fu_1582_p3(7),
      R => '0'
    );
\empty_82_reg_2106_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_82_reg_21060,
      D => \empty_82_reg_2106_reg[8]_i_1_n_15\,
      Q => R_1_13_fu_1582_p3(8),
      R => '0'
    );
\empty_82_reg_2106_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_82_reg_21060,
      D => \empty_82_reg_2106_reg[8]_i_1_n_14\,
      Q => R_1_13_fu_1582_p3(9),
      R => '0'
    );
\empty_82_reg_2106_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_82_reg_21060,
      D => \empty_82_reg_2106_reg[8]_i_1_n_13\,
      Q => R_1_13_fu_1582_p3(10),
      R => '0'
    );
\empty_82_reg_2106_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => tmp_1313_cast_reg_1965_pp0_iter7_reg(0),
      CI_TOP => '0',
      CO(7) => \empty_82_reg_2106_reg[8]_i_1_n_5\,
      CO(6) => \empty_82_reg_2106_reg[8]_i_1_n_6\,
      CO(5) => \empty_82_reg_2106_reg[8]_i_1_n_7\,
      CO(4) => \empty_82_reg_2106_reg[8]_i_1_n_8\,
      CO(3) => \empty_82_reg_2106_reg[8]_i_1_n_9\,
      CO(2) => \empty_82_reg_2106_reg[8]_i_1_n_10\,
      CO(1) => \empty_82_reg_2106_reg[8]_i_1_n_11\,
      CO(0) => \empty_82_reg_2106_reg[8]_i_1_n_12\,
      DI(7 downto 2) => select_ln3450_11_fu_1470_p3(6 downto 1),
      DI(1) => '0',
      DI(0) => tmp_1313_cast_reg_1965_pp0_iter7_reg(1),
      O(7) => \empty_82_reg_2106_reg[8]_i_1_n_13\,
      O(6) => \empty_82_reg_2106_reg[8]_i_1_n_14\,
      O(5) => \empty_82_reg_2106_reg[8]_i_1_n_15\,
      O(4) => \empty_82_reg_2106_reg[8]_i_1_n_16\,
      O(3) => \empty_82_reg_2106_reg[8]_i_1_n_17\,
      O(2) => \empty_82_reg_2106_reg[8]_i_1_n_18\,
      O(1) => \empty_82_reg_2106_reg[8]_i_1_n_19\,
      O(0) => \empty_82_reg_2106_reg[8]_i_1_n_20\,
      S(7) => \empty_82_reg_2106[8]_i_2_n_5\,
      S(6) => \empty_82_reg_2106[8]_i_3_n_5\,
      S(5) => \empty_82_reg_2106[8]_i_4_n_5\,
      S(4) => \empty_82_reg_2106[8]_i_5_n_5\,
      S(3) => \empty_82_reg_2106[8]_i_6_n_5\,
      S(2) => \empty_82_reg_2106[8]_i_7_n_5\,
      S(1) => select_ln3450_11_fu_1470_p3(0),
      S(0) => \empty_82_reg_2106[8]_i_9_n_5\
    );
\empty_82_reg_2106_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_82_reg_21060,
      D => \empty_82_reg_2106_reg[16]_i_1_n_20\,
      Q => R_1_13_fu_1582_p3(11),
      R => '0'
    );
\empty_reg_2074[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_cast_reg_1950_pp0_iter6_reg(0),
      O => \empty_reg_2074[0]_i_1_n_5\
    );
\empty_reg_2074[16]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmpQ_8_fu_1097_p10(7),
      I1 => xor_ln3471_8_fu_1241_p2,
      I2 => select_ln3450_8_fu_1225_p3(7),
      O => \empty_reg_2074[16]_i_10_n_5\
    );
\empty_reg_2074[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => select_ln3450_8_fu_1225_p3(10),
      O => \empty_reg_2074[16]_i_2_n_5\
    );
\empty_reg_2074[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_8_fu_1225_p3(13),
      I1 => select_ln3450_8_fu_1225_p3(14),
      O => \empty_reg_2074[16]_i_3_n_5\
    );
\empty_reg_2074[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_8_fu_1225_p3(12),
      I1 => select_ln3450_8_fu_1225_p3(13),
      O => \empty_reg_2074[16]_i_4_n_5\
    );
\empty_reg_2074[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_8_fu_1225_p3(11),
      I1 => select_ln3450_8_fu_1225_p3(12),
      O => \empty_reg_2074[16]_i_5_n_5\
    );
\empty_reg_2074[16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_8_fu_1225_p3(10),
      I1 => select_ln3450_8_fu_1225_p3(11),
      O => \empty_reg_2074[16]_i_6_n_5\
    );
\empty_reg_2074[16]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => select_ln3450_8_fu_1225_p3(10),
      I1 => xor_ln3471_8_fu_1241_p2,
      O => \empty_reg_2074[16]_i_7_n_5\
    );
\empty_reg_2074[16]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmpQ_8_fu_1097_p10(9),
      I1 => xor_ln3471_8_fu_1241_p2,
      I2 => select_ln3450_8_fu_1225_p3(9),
      O => \empty_reg_2074[16]_i_8_n_5\
    );
\empty_reg_2074[16]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmpQ_8_fu_1097_p10(8),
      I1 => xor_ln3471_8_fu_1241_p2,
      I2 => select_ln3450_8_fu_1225_p3(8),
      O => \empty_reg_2074[16]_i_9_n_5\
    );
\empty_reg_2074[24]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_8_fu_1225_p3(14),
      I1 => select_ln3450_8_fu_1225_p3(15),
      O => \empty_reg_2074[24]_i_10_n_5\
    );
\empty_reg_2074[24]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => xor_ln3471_7_fu_1159_p2,
      O => select_ln3450_7_fu_1144_p3(26)
    );
\empty_reg_2074[24]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_7_fu_1144_p3(11),
      I1 => select_ln3450_7_fu_1144_p3(12),
      O => \empty_reg_2074[24]_i_13_n_5\
    );
\empty_reg_2074[24]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_7_fu_1144_p3(10),
      I1 => select_ln3450_7_fu_1144_p3(11),
      O => \empty_reg_2074[24]_i_14_n_5\
    );
\empty_reg_2074[24]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => xor_ln3471_7_fu_1159_p2,
      I1 => select_ln3450_7_fu_1144_p3(10),
      O => \empty_reg_2074[24]_i_15_n_5\
    );
\empty_reg_2074[24]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => xor_ln3471_7_fu_1159_p2,
      I1 => select_ln3450_7_fu_1144_p3(9),
      O => \empty_reg_2074[24]_i_16_n_5\
    );
\empty_reg_2074[24]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => select_ln3450_7_fu_1144_p3(8),
      I1 => tmpQ_8_fu_1097_p10(9),
      I2 => xor_ln3471_7_fu_1159_p2,
      O => \empty_reg_2074[24]_i_17_n_5\
    );
\empty_reg_2074[24]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => select_ln3450_7_fu_1144_p3(7),
      I1 => tmpQ_8_fu_1097_p10(8),
      I2 => xor_ln3471_7_fu_1159_p2,
      O => \empty_reg_2074[24]_i_18_n_5\
    );
\empty_reg_2074[24]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => select_ln3450_7_fu_1144_p3(6),
      I1 => tmpQ_8_fu_1097_p10(7),
      I2 => xor_ln3471_7_fu_1159_p2,
      O => \empty_reg_2074[24]_i_19_n_5\
    );
\empty_reg_2074[24]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => select_ln3450_7_fu_1144_p3(5),
      I1 => tmpQ_8_fu_1097_p10(6),
      I2 => xor_ln3471_7_fu_1159_p2,
      O => \empty_reg_2074[24]_i_20_n_5\
    );
\empty_reg_2074[24]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => R_1_8_cast_fu_1093_p1(7),
      I1 => tmpQ_8_fu_1097_p10(7),
      I2 => R_1_8_cast_fu_1093_p1(25),
      O => \empty_reg_2074[24]_i_21_n_5\
    );
\empty_reg_2074[24]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => R_1_8_cast_fu_1093_p1(6),
      I1 => tmpQ_8_fu_1097_p10(6),
      I2 => R_1_8_cast_fu_1093_p1(25),
      O => \empty_reg_2074[24]_i_22_n_5\
    );
\empty_reg_2074[24]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => R_1_8_cast_fu_1093_p1(5),
      I1 => tmpQ_8_fu_1097_p10(5),
      I2 => R_1_8_cast_fu_1093_p1(25),
      O => \empty_reg_2074[24]_i_23_n_5\
    );
\empty_reg_2074[24]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => R_1_8_cast_fu_1093_p1(4),
      I1 => tmpQ_8_fu_1097_p10(4),
      I2 => R_1_8_cast_fu_1093_p1(25),
      O => \empty_reg_2074[24]_i_24_n_5\
    );
\empty_reg_2074[24]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => R_1_8_cast_fu_1093_p1(3),
      I1 => tmpQ_8_fu_1097_p10(3),
      I2 => R_1_8_cast_fu_1093_p1(25),
      O => \empty_reg_2074[24]_i_25_n_5\
    );
\empty_reg_2074[24]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => R_1_8_cast_fu_1093_p1(1),
      O => \empty_reg_2074[24]_i_26_n_5\
    );
\empty_reg_2074[24]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => R_1_8_cast_fu_1093_p1(0),
      I1 => R_1_8_cast_fu_1093_p1(25),
      O => \empty_reg_2074[24]_i_27_n_5\
    );
\empty_reg_2074[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_8_fu_1225_p3(21),
      I1 => select_ln3450_8_fu_1225_p3(22),
      O => \empty_reg_2074[24]_i_3_n_5\
    );
\empty_reg_2074[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_8_fu_1225_p3(20),
      I1 => select_ln3450_8_fu_1225_p3(21),
      O => \empty_reg_2074[24]_i_4_n_5\
    );
\empty_reg_2074[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_8_fu_1225_p3(19),
      I1 => select_ln3450_8_fu_1225_p3(20),
      O => \empty_reg_2074[24]_i_5_n_5\
    );
\empty_reg_2074[24]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_8_fu_1225_p3(18),
      I1 => select_ln3450_8_fu_1225_p3(19),
      O => \empty_reg_2074[24]_i_6_n_5\
    );
\empty_reg_2074[24]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_8_fu_1225_p3(17),
      I1 => select_ln3450_8_fu_1225_p3(18),
      O => \empty_reg_2074[24]_i_7_n_5\
    );
\empty_reg_2074[24]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_8_fu_1225_p3(16),
      I1 => select_ln3450_8_fu_1225_p3(17),
      O => \empty_reg_2074[24]_i_8_n_5\
    );
\empty_reg_2074[24]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_8_fu_1225_p3(15),
      I1 => select_ln3450_8_fu_1225_p3(16),
      O => \empty_reg_2074[24]_i_9_n_5\
    );
\empty_reg_2074[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => icmp_ln79_reg_1822_pp0_iter6_reg,
      I1 => ap_block_pp0_stage0_11001,
      O => empty_reg_20740
    );
\empty_reg_2074[29]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_8_fu_1225_p3(22),
      I1 => select_ln3450_8_fu_1225_p3(23),
      O => \empty_reg_2074[29]_i_10_n_5\
    );
\empty_reg_2074[29]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_7_fu_1144_p3(19),
      I1 => select_ln3450_7_fu_1144_p3(20),
      O => \empty_reg_2074[29]_i_12_n_5\
    );
\empty_reg_2074[29]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_7_fu_1144_p3(18),
      I1 => select_ln3450_7_fu_1144_p3(19),
      O => \empty_reg_2074[29]_i_13_n_5\
    );
\empty_reg_2074[29]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_7_fu_1144_p3(17),
      I1 => select_ln3450_7_fu_1144_p3(18),
      O => \empty_reg_2074[29]_i_14_n_5\
    );
\empty_reg_2074[29]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_7_fu_1144_p3(16),
      I1 => select_ln3450_7_fu_1144_p3(17),
      O => \empty_reg_2074[29]_i_15_n_5\
    );
\empty_reg_2074[29]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_7_fu_1144_p3(15),
      I1 => select_ln3450_7_fu_1144_p3(16),
      O => \empty_reg_2074[29]_i_16_n_5\
    );
\empty_reg_2074[29]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_7_fu_1144_p3(14),
      I1 => select_ln3450_7_fu_1144_p3(15),
      O => \empty_reg_2074[29]_i_17_n_5\
    );
\empty_reg_2074[29]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_7_fu_1144_p3(13),
      I1 => select_ln3450_7_fu_1144_p3(14),
      O => \empty_reg_2074[29]_i_18_n_5\
    );
\empty_reg_2074[29]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_7_fu_1144_p3(12),
      I1 => select_ln3450_7_fu_1144_p3(13),
      O => \empty_reg_2074[29]_i_19_n_5\
    );
\empty_reg_2074[29]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_1_8_cast_fu_1093_p1(14),
      I1 => R_1_8_cast_fu_1093_p1(15),
      O => \empty_reg_2074[29]_i_20_n_5\
    );
\empty_reg_2074[29]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_1_8_cast_fu_1093_p1(13),
      I1 => R_1_8_cast_fu_1093_p1(14),
      O => \empty_reg_2074[29]_i_21_n_5\
    );
\empty_reg_2074[29]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_1_8_cast_fu_1093_p1(12),
      I1 => R_1_8_cast_fu_1093_p1(13),
      O => \empty_reg_2074[29]_i_22_n_5\
    );
\empty_reg_2074[29]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_1_8_cast_fu_1093_p1(11),
      I1 => R_1_8_cast_fu_1093_p1(12),
      O => \empty_reg_2074[29]_i_23_n_5\
    );
\empty_reg_2074[29]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_1_8_cast_fu_1093_p1(25),
      I1 => R_1_8_cast_fu_1093_p1(11),
      O => \empty_reg_2074[29]_i_24_n_5\
    );
\empty_reg_2074[29]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_1_8_cast_fu_1093_p1(25),
      I1 => R_1_8_cast_fu_1093_p1(10),
      O => \empty_reg_2074[29]_i_25_n_5\
    );
\empty_reg_2074[29]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => R_1_8_cast_fu_1093_p1(9),
      I1 => tmpQ_8_fu_1097_p10(9),
      I2 => R_1_8_cast_fu_1093_p1(25),
      O => \empty_reg_2074[29]_i_26_n_5\
    );
\empty_reg_2074[29]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => R_1_8_cast_fu_1093_p1(8),
      I1 => tmpQ_8_fu_1097_p10(8),
      I2 => R_1_8_cast_fu_1093_p1(25),
      O => \empty_reg_2074[29]_i_27_n_5\
    );
\empty_reg_2074[29]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => select_ln3450_8_fu_1225_p3(28),
      I1 => xor_ln3471_8_fu_1241_p2,
      O => \empty_reg_2074[29]_i_4_n_5\
    );
\empty_reg_2074[29]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_8_fu_1225_p3(27),
      I1 => select_ln3450_8_fu_1225_p3(28),
      O => \empty_reg_2074[29]_i_5_n_5\
    );
\empty_reg_2074[29]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_8_fu_1225_p3(26),
      I1 => select_ln3450_8_fu_1225_p3(27),
      O => \empty_reg_2074[29]_i_6_n_5\
    );
\empty_reg_2074[29]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_8_fu_1225_p3(25),
      I1 => select_ln3450_8_fu_1225_p3(26),
      O => \empty_reg_2074[29]_i_7_n_5\
    );
\empty_reg_2074[29]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_8_fu_1225_p3(24),
      I1 => select_ln3450_8_fu_1225_p3(25),
      O => \empty_reg_2074[29]_i_8_n_5\
    );
\empty_reg_2074[29]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_8_fu_1225_p3(23),
      I1 => select_ln3450_8_fu_1225_p3(24),
      O => \empty_reg_2074[29]_i_9_n_5\
    );
\empty_reg_2074[8]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => select_ln3450_7_fu_1144_p3(4),
      I1 => tmpQ_8_fu_1097_p10(5),
      I2 => xor_ln3471_7_fu_1159_p2,
      O => \empty_reg_2074[8]_i_10_n_5\
    );
\empty_reg_2074[8]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => select_ln3450_7_fu_1144_p3(3),
      I1 => tmpQ_8_fu_1097_p10(4),
      I2 => xor_ln3471_7_fu_1159_p2,
      O => \empty_reg_2074[8]_i_11_n_5\
    );
\empty_reg_2074[8]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => select_ln3450_7_fu_1144_p3(2),
      I1 => tmpQ_8_fu_1097_p10(3),
      I2 => xor_ln3471_7_fu_1159_p2,
      O => \empty_reg_2074[8]_i_12_n_5\
    );
\empty_reg_2074[8]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => select_ln3450_7_fu_1144_p3(1),
      I1 => R_1_8_cast_fu_1093_p1(25),
      I2 => xor_ln3471_7_fu_1159_p2,
      O => \empty_reg_2074[8]_i_13_n_5\
    );
\empty_reg_2074[8]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_9_cast_reg_1945_pp0_iter6_reg(1),
      O => \empty_reg_2074[8]_i_14_n_5\
    );
\empty_reg_2074[8]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_9_cast_reg_1945_pp0_iter6_reg(0),
      I1 => xor_ln3471_7_fu_1159_p2,
      O => \empty_reg_2074[8]_i_15_n_5\
    );
\empty_reg_2074[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmpQ_8_fu_1097_p10(6),
      I1 => xor_ln3471_8_fu_1241_p2,
      I2 => select_ln3450_8_fu_1225_p3(6),
      O => \empty_reg_2074[8]_i_3_n_5\
    );
\empty_reg_2074[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmpQ_8_fu_1097_p10(5),
      I1 => xor_ln3471_8_fu_1241_p2,
      I2 => select_ln3450_8_fu_1225_p3(5),
      O => \empty_reg_2074[8]_i_4_n_5\
    );
\empty_reg_2074[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmpQ_8_fu_1097_p10(4),
      I1 => xor_ln3471_8_fu_1241_p2,
      I2 => select_ln3450_8_fu_1225_p3(4),
      O => \empty_reg_2074[8]_i_5_n_5\
    );
\empty_reg_2074[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmpQ_8_fu_1097_p10(3),
      I1 => xor_ln3471_8_fu_1241_p2,
      I2 => select_ln3450_8_fu_1225_p3(3),
      O => \empty_reg_2074[8]_i_6_n_5\
    );
\empty_reg_2074[8]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => R_1_8_cast_fu_1093_p1(25),
      I1 => xor_ln3471_8_fu_1241_p2,
      I2 => select_ln3450_8_fu_1225_p3(2),
      O => \empty_reg_2074[8]_i_7_n_5\
    );
\empty_reg_2074[8]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => xor_ln3471_7_fu_1159_p2,
      I1 => xor_ln3471_8_fu_1241_p2,
      I2 => select_ln3450_8_fu_1225_p3(1),
      O => \empty_reg_2074[8]_i_8_n_5\
    );
\empty_reg_2074[8]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_cast_reg_1950_pp0_iter6_reg(1),
      O => \empty_reg_2074[8]_i_9_n_5\
    );
\empty_reg_2074_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_reg_20740,
      D => \empty_reg_2074[0]_i_1_n_5\,
      Q => R_1_10_fu_1330_p3(2),
      R => '0'
    );
\empty_reg_2074_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_reg_20740,
      D => \empty_reg_2074_reg[16]_i_1_n_19\,
      Q => R_1_10_fu_1330_p3(12),
      R => '0'
    );
\empty_reg_2074_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_reg_20740,
      D => \empty_reg_2074_reg[16]_i_1_n_18\,
      Q => R_1_10_fu_1330_p3(13),
      R => '0'
    );
\empty_reg_2074_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_reg_20740,
      D => \empty_reg_2074_reg[16]_i_1_n_17\,
      Q => R_1_10_fu_1330_p3(14),
      R => '0'
    );
\empty_reg_2074_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_reg_20740,
      D => \empty_reg_2074_reg[16]_i_1_n_16\,
      Q => R_1_10_fu_1330_p3(15),
      R => '0'
    );
\empty_reg_2074_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_reg_20740,
      D => \empty_reg_2074_reg[16]_i_1_n_15\,
      Q => R_1_10_fu_1330_p3(16),
      R => '0'
    );
\empty_reg_2074_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_reg_20740,
      D => \empty_reg_2074_reg[16]_i_1_n_14\,
      Q => R_1_10_fu_1330_p3(17),
      R => '0'
    );
\empty_reg_2074_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_reg_20740,
      D => \empty_reg_2074_reg[16]_i_1_n_13\,
      Q => R_1_10_fu_1330_p3(18),
      R => '0'
    );
\empty_reg_2074_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_reg_2074_reg[8]_i_1_n_5\,
      CI_TOP => '0',
      CO(7) => \empty_reg_2074_reg[16]_i_1_n_5\,
      CO(6) => \empty_reg_2074_reg[16]_i_1_n_6\,
      CO(5) => \empty_reg_2074_reg[16]_i_1_n_7\,
      CO(4) => \empty_reg_2074_reg[16]_i_1_n_8\,
      CO(3) => \empty_reg_2074_reg[16]_i_1_n_9\,
      CO(2) => \empty_reg_2074_reg[16]_i_1_n_10\,
      CO(1) => \empty_reg_2074_reg[16]_i_1_n_11\,
      CO(0) => \empty_reg_2074_reg[16]_i_1_n_12\,
      DI(7 downto 4) => select_ln3450_8_fu_1225_p3(13 downto 10),
      DI(3) => \empty_reg_2074[16]_i_2_n_5\,
      DI(2 downto 0) => select_ln3450_8_fu_1225_p3(9 downto 7),
      O(7) => \empty_reg_2074_reg[16]_i_1_n_13\,
      O(6) => \empty_reg_2074_reg[16]_i_1_n_14\,
      O(5) => \empty_reg_2074_reg[16]_i_1_n_15\,
      O(4) => \empty_reg_2074_reg[16]_i_1_n_16\,
      O(3) => \empty_reg_2074_reg[16]_i_1_n_17\,
      O(2) => \empty_reg_2074_reg[16]_i_1_n_18\,
      O(1) => \empty_reg_2074_reg[16]_i_1_n_19\,
      O(0) => \empty_reg_2074_reg[16]_i_1_n_20\,
      S(7) => \empty_reg_2074[16]_i_3_n_5\,
      S(6) => \empty_reg_2074[16]_i_4_n_5\,
      S(5) => \empty_reg_2074[16]_i_5_n_5\,
      S(4) => \empty_reg_2074[16]_i_6_n_5\,
      S(3) => \empty_reg_2074[16]_i_7_n_5\,
      S(2) => \empty_reg_2074[16]_i_8_n_5\,
      S(1) => \empty_reg_2074[16]_i_9_n_5\,
      S(0) => \empty_reg_2074[16]_i_10_n_5\
    );
\empty_reg_2074_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_reg_20740,
      D => \empty_reg_2074_reg[24]_i_1_n_20\,
      Q => R_1_10_fu_1330_p3(19),
      R => '0'
    );
\empty_reg_2074_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_reg_20740,
      D => \empty_reg_2074_reg[24]_i_1_n_19\,
      Q => R_1_10_fu_1330_p3(20),
      R => '0'
    );
\empty_reg_2074_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_reg_20740,
      D => \empty_reg_2074_reg[24]_i_1_n_18\,
      Q => R_1_10_fu_1330_p3(21),
      R => '0'
    );
\empty_reg_2074_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_reg_20740,
      D => \empty_reg_2074_reg[8]_i_1_n_20\,
      Q => R_1_10_fu_1330_p3(3),
      R => '0'
    );
\empty_reg_2074_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_reg_20740,
      D => \empty_reg_2074_reg[24]_i_1_n_17\,
      Q => R_1_10_fu_1330_p3(22),
      R => '0'
    );
\empty_reg_2074_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_reg_20740,
      D => \empty_reg_2074_reg[24]_i_1_n_16\,
      Q => R_1_10_fu_1330_p3(23),
      R => '0'
    );
\empty_reg_2074_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_reg_20740,
      D => \empty_reg_2074_reg[24]_i_1_n_15\,
      Q => R_1_10_fu_1330_p3(24),
      R => '0'
    );
\empty_reg_2074_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_reg_20740,
      D => \empty_reg_2074_reg[24]_i_1_n_14\,
      Q => R_1_10_fu_1330_p3(25),
      R => '0'
    );
\empty_reg_2074_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_reg_20740,
      D => \empty_reg_2074_reg[24]_i_1_n_13\,
      Q => R_1_10_fu_1330_p3(26),
      R => '0'
    );
\empty_reg_2074_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_reg_2074_reg[16]_i_1_n_5\,
      CI_TOP => '0',
      CO(7) => \empty_reg_2074_reg[24]_i_1_n_5\,
      CO(6) => \empty_reg_2074_reg[24]_i_1_n_6\,
      CO(5) => \empty_reg_2074_reg[24]_i_1_n_7\,
      CO(4) => \empty_reg_2074_reg[24]_i_1_n_8\,
      CO(3) => \empty_reg_2074_reg[24]_i_1_n_9\,
      CO(2) => \empty_reg_2074_reg[24]_i_1_n_10\,
      CO(1) => \empty_reg_2074_reg[24]_i_1_n_11\,
      CO(0) => \empty_reg_2074_reg[24]_i_1_n_12\,
      DI(7 downto 0) => select_ln3450_8_fu_1225_p3(21 downto 14),
      O(7) => \empty_reg_2074_reg[24]_i_1_n_13\,
      O(6) => \empty_reg_2074_reg[24]_i_1_n_14\,
      O(5) => \empty_reg_2074_reg[24]_i_1_n_15\,
      O(4) => \empty_reg_2074_reg[24]_i_1_n_16\,
      O(3) => \empty_reg_2074_reg[24]_i_1_n_17\,
      O(2) => \empty_reg_2074_reg[24]_i_1_n_18\,
      O(1) => \empty_reg_2074_reg[24]_i_1_n_19\,
      O(0) => \empty_reg_2074_reg[24]_i_1_n_20\,
      S(7) => \empty_reg_2074[24]_i_3_n_5\,
      S(6) => \empty_reg_2074[24]_i_4_n_5\,
      S(5) => \empty_reg_2074[24]_i_5_n_5\,
      S(4) => \empty_reg_2074[24]_i_6_n_5\,
      S(3) => \empty_reg_2074[24]_i_7_n_5\,
      S(2) => \empty_reg_2074[24]_i_8_n_5\,
      S(1) => \empty_reg_2074[24]_i_9_n_5\,
      S(0) => \empty_reg_2074[24]_i_10_n_5\
    );
\empty_reg_2074_reg[24]_i_12\: unisim.vcomponents.CARRY8
     port map (
      CI => \xor_ln3471_6_reg_2038[0]_i_1_n_5\,
      CI_TOP => '0',
      CO(7) => \empty_reg_2074_reg[24]_i_12_n_5\,
      CO(6) => \empty_reg_2074_reg[24]_i_12_n_6\,
      CO(5) => \empty_reg_2074_reg[24]_i_12_n_7\,
      CO(4) => \empty_reg_2074_reg[24]_i_12_n_8\,
      CO(3) => \empty_reg_2074_reg[24]_i_12_n_9\,
      CO(2) => \empty_reg_2074_reg[24]_i_12_n_10\,
      CO(1) => \empty_reg_2074_reg[24]_i_12_n_11\,
      CO(0) => \empty_reg_2074_reg[24]_i_12_n_12\,
      DI(7 downto 0) => R_1_8_cast_fu_1093_p1(7 downto 0),
      O(7 downto 0) => select_ln3450_7_fu_1144_p3(7 downto 0),
      S(7) => \empty_reg_2074[24]_i_21_n_5\,
      S(6) => \empty_reg_2074[24]_i_22_n_5\,
      S(5) => \empty_reg_2074[24]_i_23_n_5\,
      S(4) => \empty_reg_2074[24]_i_24_n_5\,
      S(3) => \empty_reg_2074[24]_i_25_n_5\,
      S(2) => R_1_8_cast_fu_1093_p1(2),
      S(1) => \empty_reg_2074[24]_i_26_n_5\,
      S(0) => \empty_reg_2074[24]_i_27_n_5\
    );
\empty_reg_2074_reg[24]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_reg_2074_reg[8]_i_2_n_5\,
      CI_TOP => '0',
      CO(7) => \empty_reg_2074_reg[24]_i_2_n_5\,
      CO(6) => \empty_reg_2074_reg[24]_i_2_n_6\,
      CO(5) => \empty_reg_2074_reg[24]_i_2_n_7\,
      CO(4) => \empty_reg_2074_reg[24]_i_2_n_8\,
      CO(3) => \empty_reg_2074_reg[24]_i_2_n_9\,
      CO(2) => \empty_reg_2074_reg[24]_i_2_n_10\,
      CO(1) => \empty_reg_2074_reg[24]_i_2_n_11\,
      CO(0) => \empty_reg_2074_reg[24]_i_2_n_12\,
      DI(7 downto 6) => select_ln3450_7_fu_1144_p3(11 downto 10),
      DI(5) => select_ln3450_7_fu_1144_p3(26),
      DI(4) => xor_ln3471_7_fu_1159_p2,
      DI(3 downto 0) => select_ln3450_7_fu_1144_p3(8 downto 5),
      O(7 downto 0) => select_ln3450_8_fu_1225_p3(14 downto 7),
      S(7) => \empty_reg_2074[24]_i_13_n_5\,
      S(6) => \empty_reg_2074[24]_i_14_n_5\,
      S(5) => \empty_reg_2074[24]_i_15_n_5\,
      S(4) => \empty_reg_2074[24]_i_16_n_5\,
      S(3) => \empty_reg_2074[24]_i_17_n_5\,
      S(2) => \empty_reg_2074[24]_i_18_n_5\,
      S(1) => \empty_reg_2074[24]_i_19_n_5\,
      S(0) => \empty_reg_2074[24]_i_20_n_5\
    );
\empty_reg_2074_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_reg_20740,
      D => \empty_reg_2074_reg[29]_i_2_n_20\,
      Q => R_1_10_fu_1330_p3(27),
      R => '0'
    );
\empty_reg_2074_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_reg_20740,
      D => \empty_reg_2074_reg[29]_i_2_n_19\,
      Q => R_1_10_fu_1330_p3(28),
      R => '0'
    );
\empty_reg_2074_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_reg_20740,
      D => \empty_reg_2074_reg[29]_i_2_n_18\,
      Q => R_1_10_fu_1330_p3(29),
      R => '0'
    );
\empty_reg_2074_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_reg_20740,
      D => \empty_reg_2074_reg[29]_i_2_n_17\,
      Q => R_1_10_fu_1330_p3(30),
      R => '0'
    );
\empty_reg_2074_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_reg_20740,
      D => \empty_reg_2074_reg[29]_i_2_n_16\,
      Q => R_1_10_fu_1330_p3(31),
      R => '0'
    );
\empty_reg_2074_reg[29]_i_11\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_reg_2074_reg[24]_i_12_n_5\,
      CI_TOP => '0',
      CO(7) => \empty_reg_2074_reg[29]_i_11_n_5\,
      CO(6) => \empty_reg_2074_reg[29]_i_11_n_6\,
      CO(5) => \empty_reg_2074_reg[29]_i_11_n_7\,
      CO(4) => \empty_reg_2074_reg[29]_i_11_n_8\,
      CO(3) => \empty_reg_2074_reg[29]_i_11_n_9\,
      CO(2) => \empty_reg_2074_reg[29]_i_11_n_10\,
      CO(1) => \empty_reg_2074_reg[29]_i_11_n_11\,
      CO(0) => \empty_reg_2074_reg[29]_i_11_n_12\,
      DI(7 downto 4) => R_1_8_cast_fu_1093_p1(14 downto 11),
      DI(3) => R_1_8_cast_fu_1093_p1(25),
      DI(2 downto 0) => R_1_8_cast_fu_1093_p1(10 downto 8),
      O(7 downto 0) => select_ln3450_7_fu_1144_p3(15 downto 8),
      S(7) => \empty_reg_2074[29]_i_20_n_5\,
      S(6) => \empty_reg_2074[29]_i_21_n_5\,
      S(5) => \empty_reg_2074[29]_i_22_n_5\,
      S(4) => \empty_reg_2074[29]_i_23_n_5\,
      S(3) => \empty_reg_2074[29]_i_24_n_5\,
      S(2) => \empty_reg_2074[29]_i_25_n_5\,
      S(1) => \empty_reg_2074[29]_i_26_n_5\,
      S(0) => \empty_reg_2074[29]_i_27_n_5\
    );
\empty_reg_2074_reg[29]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_reg_2074_reg[24]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_empty_reg_2074_reg[29]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \empty_reg_2074_reg[29]_i_2_n_7\,
      CO(4) => \empty_reg_2074_reg[29]_i_2_n_8\,
      CO(3) => \empty_reg_2074_reg[29]_i_2_n_9\,
      CO(2) => \empty_reg_2074_reg[29]_i_2_n_10\,
      CO(1) => \empty_reg_2074_reg[29]_i_2_n_11\,
      CO(0) => \empty_reg_2074_reg[29]_i_2_n_12\,
      DI(7 downto 6) => B"00",
      DI(5 downto 0) => select_ln3450_8_fu_1225_p3(27 downto 22),
      O(7) => \NLW_empty_reg_2074_reg[29]_i_2_O_UNCONNECTED\(7),
      O(6) => \empty_reg_2074_reg[29]_i_2_n_14\,
      O(5) => \NLW_empty_reg_2074_reg[29]_i_2_O_UNCONNECTED\(5),
      O(4) => \empty_reg_2074_reg[29]_i_2_n_16\,
      O(3) => \empty_reg_2074_reg[29]_i_2_n_17\,
      O(2) => \empty_reg_2074_reg[29]_i_2_n_18\,
      O(1) => \empty_reg_2074_reg[29]_i_2_n_19\,
      O(0) => \empty_reg_2074_reg[29]_i_2_n_20\,
      S(7) => '0',
      S(6) => \empty_reg_2074[29]_i_4_n_5\,
      S(5) => \empty_reg_2074[29]_i_5_n_5\,
      S(4) => \empty_reg_2074[29]_i_6_n_5\,
      S(3) => \empty_reg_2074[29]_i_7_n_5\,
      S(2) => \empty_reg_2074[29]_i_8_n_5\,
      S(1) => \empty_reg_2074[29]_i_9_n_5\,
      S(0) => \empty_reg_2074[29]_i_10_n_5\
    );
\empty_reg_2074_reg[29]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_reg_2074_reg[24]_i_2_n_5\,
      CI_TOP => '0',
      CO(7) => \empty_reg_2074_reg[29]_i_3_n_5\,
      CO(6) => \empty_reg_2074_reg[29]_i_3_n_6\,
      CO(5) => \empty_reg_2074_reg[29]_i_3_n_7\,
      CO(4) => \empty_reg_2074_reg[29]_i_3_n_8\,
      CO(3) => \empty_reg_2074_reg[29]_i_3_n_9\,
      CO(2) => \empty_reg_2074_reg[29]_i_3_n_10\,
      CO(1) => \empty_reg_2074_reg[29]_i_3_n_11\,
      CO(0) => \empty_reg_2074_reg[29]_i_3_n_12\,
      DI(7 downto 0) => select_ln3450_7_fu_1144_p3(19 downto 12),
      O(7 downto 0) => select_ln3450_8_fu_1225_p3(22 downto 15),
      S(7) => \empty_reg_2074[29]_i_12_n_5\,
      S(6) => \empty_reg_2074[29]_i_13_n_5\,
      S(5) => \empty_reg_2074[29]_i_14_n_5\,
      S(4) => \empty_reg_2074[29]_i_15_n_5\,
      S(3) => \empty_reg_2074[29]_i_16_n_5\,
      S(2) => \empty_reg_2074[29]_i_17_n_5\,
      S(1) => \empty_reg_2074[29]_i_18_n_5\,
      S(0) => \empty_reg_2074[29]_i_19_n_5\
    );
\empty_reg_2074_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_reg_20740,
      D => \empty_reg_2074_reg[8]_i_1_n_19\,
      Q => R_1_10_fu_1330_p3(4),
      R => '0'
    );
\empty_reg_2074_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_reg_20740,
      D => \empty_reg_2074_reg[8]_i_1_n_18\,
      Q => R_1_10_fu_1330_p3(5),
      R => '0'
    );
\empty_reg_2074_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_reg_20740,
      D => \empty_reg_2074_reg[8]_i_1_n_17\,
      Q => R_1_10_fu_1330_p3(6),
      R => '0'
    );
\empty_reg_2074_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_reg_20740,
      D => \empty_reg_2074_reg[8]_i_1_n_16\,
      Q => R_1_10_fu_1330_p3(7),
      R => '0'
    );
\empty_reg_2074_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_reg_20740,
      D => \empty_reg_2074_reg[8]_i_1_n_15\,
      Q => R_1_10_fu_1330_p3(8),
      R => '0'
    );
\empty_reg_2074_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_reg_20740,
      D => \empty_reg_2074_reg[8]_i_1_n_14\,
      Q => R_1_10_fu_1330_p3(9),
      R => '0'
    );
\empty_reg_2074_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_reg_20740,
      D => \empty_reg_2074_reg[8]_i_1_n_13\,
      Q => R_1_10_fu_1330_p3(10),
      R => '0'
    );
\empty_reg_2074_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => tmp_10_cast_reg_1950_pp0_iter6_reg(0),
      CI_TOP => '0',
      CO(7) => \empty_reg_2074_reg[8]_i_1_n_5\,
      CO(6) => \empty_reg_2074_reg[8]_i_1_n_6\,
      CO(5) => \empty_reg_2074_reg[8]_i_1_n_7\,
      CO(4) => \empty_reg_2074_reg[8]_i_1_n_8\,
      CO(3) => \empty_reg_2074_reg[8]_i_1_n_9\,
      CO(2) => \empty_reg_2074_reg[8]_i_1_n_10\,
      CO(1) => \empty_reg_2074_reg[8]_i_1_n_11\,
      CO(0) => \empty_reg_2074_reg[8]_i_1_n_12\,
      DI(7 downto 2) => select_ln3450_8_fu_1225_p3(6 downto 1),
      DI(1) => '0',
      DI(0) => tmp_10_cast_reg_1950_pp0_iter6_reg(1),
      O(7) => \empty_reg_2074_reg[8]_i_1_n_13\,
      O(6) => \empty_reg_2074_reg[8]_i_1_n_14\,
      O(5) => \empty_reg_2074_reg[8]_i_1_n_15\,
      O(4) => \empty_reg_2074_reg[8]_i_1_n_16\,
      O(3) => \empty_reg_2074_reg[8]_i_1_n_17\,
      O(2) => \empty_reg_2074_reg[8]_i_1_n_18\,
      O(1) => \empty_reg_2074_reg[8]_i_1_n_19\,
      O(0) => \empty_reg_2074_reg[8]_i_1_n_20\,
      S(7) => \empty_reg_2074[8]_i_3_n_5\,
      S(6) => \empty_reg_2074[8]_i_4_n_5\,
      S(5) => \empty_reg_2074[8]_i_5_n_5\,
      S(4) => \empty_reg_2074[8]_i_6_n_5\,
      S(3) => \empty_reg_2074[8]_i_7_n_5\,
      S(2) => \empty_reg_2074[8]_i_8_n_5\,
      S(1) => select_ln3450_8_fu_1225_p3(0),
      S(0) => \empty_reg_2074[8]_i_9_n_5\
    );
\empty_reg_2074_reg[8]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => xor_ln3471_7_fu_1159_p2,
      CI_TOP => '0',
      CO(7) => \empty_reg_2074_reg[8]_i_2_n_5\,
      CO(6) => \empty_reg_2074_reg[8]_i_2_n_6\,
      CO(5) => \empty_reg_2074_reg[8]_i_2_n_7\,
      CO(4) => \empty_reg_2074_reg[8]_i_2_n_8\,
      CO(3) => \empty_reg_2074_reg[8]_i_2_n_9\,
      CO(2) => \empty_reg_2074_reg[8]_i_2_n_10\,
      CO(1) => \empty_reg_2074_reg[8]_i_2_n_11\,
      CO(0) => \empty_reg_2074_reg[8]_i_2_n_12\,
      DI(7 downto 3) => select_ln3450_7_fu_1144_p3(4 downto 0),
      DI(2 downto 1) => tmp_9_cast_reg_1945_pp0_iter6_reg(1 downto 0),
      DI(0) => '0',
      O(7 downto 1) => select_ln3450_8_fu_1225_p3(6 downto 0),
      O(0) => \NLW_empty_reg_2074_reg[8]_i_2_O_UNCONNECTED\(0),
      S(7) => \empty_reg_2074[8]_i_10_n_5\,
      S(6) => \empty_reg_2074[8]_i_11_n_5\,
      S(5) => \empty_reg_2074[8]_i_12_n_5\,
      S(4) => \empty_reg_2074[8]_i_13_n_5\,
      S(3) => select_ln3450_7_fu_1144_p3(0),
      S(2) => \empty_reg_2074[8]_i_14_n_5\,
      S(1) => \empty_reg_2074[8]_i_15_n_5\,
      S(0) => '1'
    );
\empty_reg_2074_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_reg_20740,
      D => \empty_reg_2074_reg[16]_i_1_n_20\,
      Q => R_1_10_fu_1330_p3(11),
      R => '0'
    );
\i_2_reg_1817[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_reg_269_reg_n_5_[0]\,
      O => i_2_fu_297_p2(0)
    );
\i_2_reg_1817[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \i_reg_269_reg_n_5_[8]\,
      I1 => \i_reg_269_reg_n_5_[6]\,
      I2 => \i_2_reg_1817[10]_i_2_n_5\,
      I3 => \i_reg_269_reg_n_5_[7]\,
      I4 => \i_reg_269_reg_n_5_[9]\,
      I5 => \i_reg_269_reg_n_5_[10]\,
      O => i_2_fu_297_p2(10)
    );
\i_2_reg_1817[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \i_reg_269_reg_n_5_[5]\,
      I1 => \i_reg_269_reg_n_5_[3]\,
      I2 => \i_reg_269_reg_n_5_[1]\,
      I3 => \i_reg_269_reg_n_5_[0]\,
      I4 => \i_reg_269_reg_n_5_[2]\,
      I5 => \i_reg_269_reg_n_5_[4]\,
      O => \i_2_reg_1817[10]_i_2_n_5\
    );
\i_2_reg_1817[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_reg_269_reg_n_5_[0]\,
      I1 => \i_reg_269_reg_n_5_[1]\,
      O => i_2_fu_297_p2(1)
    );
\i_2_reg_1817[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_reg_269_reg_n_5_[0]\,
      I1 => \i_reg_269_reg_n_5_[1]\,
      I2 => \i_reg_269_reg_n_5_[2]\,
      O => i_2_fu_297_p2(2)
    );
\i_2_reg_1817[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \i_reg_269_reg_n_5_[1]\,
      I1 => \i_reg_269_reg_n_5_[0]\,
      I2 => \i_reg_269_reg_n_5_[2]\,
      I3 => \i_reg_269_reg_n_5_[3]\,
      O => i_2_fu_297_p2(3)
    );
\i_2_reg_1817[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \i_reg_269_reg_n_5_[2]\,
      I1 => \i_reg_269_reg_n_5_[0]\,
      I2 => \i_reg_269_reg_n_5_[1]\,
      I3 => \i_reg_269_reg_n_5_[3]\,
      I4 => \i_reg_269_reg_n_5_[4]\,
      O => i_2_fu_297_p2(4)
    );
\i_2_reg_1817[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \i_reg_269_reg_n_5_[3]\,
      I1 => \i_reg_269_reg_n_5_[1]\,
      I2 => \i_reg_269_reg_n_5_[0]\,
      I3 => \i_reg_269_reg_n_5_[2]\,
      I4 => \i_reg_269_reg_n_5_[4]\,
      I5 => \i_reg_269_reg_n_5_[5]\,
      O => i_2_fu_297_p2(5)
    );
\i_2_reg_1817[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_2_reg_1817[10]_i_2_n_5\,
      I1 => \i_reg_269_reg_n_5_[6]\,
      O => i_2_fu_297_p2(6)
    );
\i_2_reg_1817[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_2_reg_1817[10]_i_2_n_5\,
      I1 => \i_reg_269_reg_n_5_[6]\,
      I2 => \i_reg_269_reg_n_5_[7]\,
      O => i_2_fu_297_p2(7)
    );
\i_2_reg_1817[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \i_reg_269_reg_n_5_[6]\,
      I1 => \i_2_reg_1817[10]_i_2_n_5\,
      I2 => \i_reg_269_reg_n_5_[7]\,
      I3 => \i_reg_269_reg_n_5_[8]\,
      O => i_2_fu_297_p2(8)
    );
\i_2_reg_1817[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \i_reg_269_reg_n_5_[7]\,
      I1 => \i_2_reg_1817[10]_i_2_n_5\,
      I2 => \i_reg_269_reg_n_5_[6]\,
      I3 => \i_reg_269_reg_n_5_[8]\,
      I4 => \i_reg_269_reg_n_5_[9]\,
      O => i_2_fu_297_p2(9)
    );
\i_2_reg_1817_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_2_fu_297_p2(0),
      Q => i_2_reg_1817(0),
      R => '0'
    );
\i_2_reg_1817_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_2_fu_297_p2(10),
      Q => i_2_reg_1817(10),
      R => '0'
    );
\i_2_reg_1817_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_2_fu_297_p2(1),
      Q => i_2_reg_1817(1),
      R => '0'
    );
\i_2_reg_1817_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_2_fu_297_p2(2),
      Q => i_2_reg_1817(2),
      R => '0'
    );
\i_2_reg_1817_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_2_fu_297_p2(3),
      Q => i_2_reg_1817(3),
      R => '0'
    );
\i_2_reg_1817_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_2_fu_297_p2(4),
      Q => i_2_reg_1817(4),
      R => '0'
    );
\i_2_reg_1817_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_2_fu_297_p2(5),
      Q => i_2_reg_1817(5),
      R => '0'
    );
\i_2_reg_1817_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_2_fu_297_p2(6),
      Q => i_2_reg_1817(6),
      R => '0'
    );
\i_2_reg_1817_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_2_fu_297_p2(7),
      Q => i_2_reg_1817(7),
      R => '0'
    );
\i_2_reg_1817_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_2_fu_297_p2(8),
      Q => i_2_reg_1817(8),
      R => '0'
    );
\i_2_reg_1817_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_2_fu_297_p2(9),
      Q => i_2_reg_1817(9),
      R => '0'
    );
\i_reg_269[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_ap_start,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => ap_CS_fsm_state13,
      O => i_reg_269
    );
\i_reg_269_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => i_2_reg_1817(0),
      Q => \i_reg_269_reg_n_5_[0]\,
      R => i_reg_269
    );
\i_reg_269_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => i_2_reg_1817(10),
      Q => \i_reg_269_reg_n_5_[10]\,
      R => i_reg_269
    );
\i_reg_269_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => i_2_reg_1817(1),
      Q => \i_reg_269_reg_n_5_[1]\,
      R => i_reg_269
    );
\i_reg_269_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => i_2_reg_1817(2),
      Q => \i_reg_269_reg_n_5_[2]\,
      R => i_reg_269
    );
\i_reg_269_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => i_2_reg_1817(3),
      Q => \i_reg_269_reg_n_5_[3]\,
      R => i_reg_269
    );
\i_reg_269_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => i_2_reg_1817(4),
      Q => \i_reg_269_reg_n_5_[4]\,
      R => i_reg_269
    );
\i_reg_269_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => i_2_reg_1817(5),
      Q => \i_reg_269_reg_n_5_[5]\,
      R => i_reg_269
    );
\i_reg_269_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => i_2_reg_1817(6),
      Q => \i_reg_269_reg_n_5_[6]\,
      R => i_reg_269
    );
\i_reg_269_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => i_2_reg_1817(7),
      Q => \i_reg_269_reg_n_5_[7]\,
      R => i_reg_269
    );
\i_reg_269_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => i_2_reg_1817(8),
      Q => \i_reg_269_reg_n_5_[8]\,
      R => i_reg_269
    );
\i_reg_269_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => i_2_reg_1817(9),
      Q => \i_reg_269_reg_n_5_[9]\,
      R => i_reg_269
    );
\icmp_ln3471_reg_1858_pp0_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmpQ_4_fu_784_p6(5),
      Q => tmpQ_8_fu_1097_p10(9),
      R => '0'
    );
\icmp_ln3471_reg_1858_pp0_iter7_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmpQ_8_fu_1097_p10(9),
      Q => tmpQ_10_fu_1336_p13(12),
      R => '0'
    );
\icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmpQ_10_fu_1336_p13(12),
      Q => \^icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0\(13),
      R => '0'
    );
\icmp_ln3471_reg_1858_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_16s_16s_32s_32_4_1_U54_n_30,
      Q => tmpQ_4_fu_784_p6(5),
      R => '0'
    );
\icmp_ln79_reg_1822[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70000000"
    )
        port map (
      I0 => j_reg_280_reg(6),
      I1 => j_reg_280_reg(7),
      I2 => j_reg_280_reg(8),
      I3 => \icmp_ln79_reg_1822[0]_i_4_n_5\,
      I4 => \icmp_ln79_reg_1822[0]_i_5_n_5\,
      O => icmp_ln79_fu_303_p2
    );
\icmp_ln79_reg_1822[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000023"
    )
        port map (
      I0 => j_reg_280_reg(4),
      I1 => j_reg_280_reg(5),
      I2 => j_reg_280_reg(3),
      I3 => j_reg_280_reg(0),
      I4 => j_reg_280_reg(1),
      I5 => j_reg_280_reg(2),
      O => \icmp_ln79_reg_1822[0]_i_4_n_5\
    );
\icmp_ln79_reg_1822[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => j_reg_280_reg(4),
      I1 => j_reg_280_reg(5),
      I2 => j_reg_280_reg(7),
      I3 => j_reg_280_reg(8),
      I4 => j_reg_280_reg(10),
      I5 => j_reg_280_reg(9),
      O => \icmp_ln79_reg_1822[0]_i_5_n_5\
    );
\icmp_ln79_reg_1822_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \icmp_ln79_reg_1822_reg_n_5_[0]\,
      Q => icmp_ln79_reg_1822_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln79_reg_1822_pp0_iter3_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => icmp_ln79_reg_1822_pp0_iter1_reg,
      Q => \icmp_ln79_reg_1822_pp0_iter3_reg_reg[0]_srl2_n_5\
    );
\icmp_ln79_reg_1822_pp0_iter4_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln79_reg_1822_pp0_iter3_reg_reg[0]_srl2_n_5\,
      Q => icmp_ln79_reg_1822_pp0_iter4_reg,
      R => '0'
    );
\icmp_ln79_reg_1822_pp0_iter5_reg[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_block_pp0_stage0_11001,
      O => ap_block_pp0_stage0_subdone
    );
\icmp_ln79_reg_1822_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln79_reg_1822_pp0_iter4_reg,
      Q => icmp_ln79_reg_1822_pp0_iter5_reg,
      R => '0'
    );
\icmp_ln79_reg_1822_pp0_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln79_reg_1822_pp0_iter5_reg,
      Q => icmp_ln79_reg_1822_pp0_iter6_reg,
      R => '0'
    );
\icmp_ln79_reg_1822_pp0_iter7_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln79_reg_1822_pp0_iter6_reg,
      Q => icmp_ln79_reg_1822_pp0_iter7_reg,
      R => '0'
    );
\icmp_ln79_reg_1822_pp0_iter8_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln79_reg_1822_pp0_iter7_reg,
      Q => icmp_ln79_reg_1822_pp0_iter8_reg,
      R => '0'
    );
\icmp_ln79_reg_1822_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => icmp_ln79_fu_303_p2,
      Q => \icmp_ln79_reg_1822_reg_n_5_[0]\,
      R => '0'
    );
\j_reg_280[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => j_reg_280_reg(0),
      O => j_2_fu_309_p2(0)
    );
\j_reg_280[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F700"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => p_3_in,
      I2 => icmp_ln79_fu_303_p2,
      I3 => ap_CS_fsm_state2,
      I4 => icmp_ln72_fu_291_p2,
      O => j_reg_280
    );
\j_reg_280[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => p_3_in,
      I2 => icmp_ln79_fu_303_p2,
      O => j_reg_2800
    );
\j_reg_280[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => j_reg_280_reg(8),
      I1 => j_reg_280_reg(6),
      I2 => \j_reg_280[10]_i_5_n_5\,
      I3 => j_reg_280_reg(7),
      I4 => j_reg_280_reg(9),
      I5 => j_reg_280_reg(10),
      O => j_2_fu_309_p2(10)
    );
\j_reg_280[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"31000000"
    )
        port map (
      I0 => \i_reg_269_reg_n_5_[6]\,
      I1 => \i_reg_269_reg_n_5_[8]\,
      I2 => \i_reg_269_reg_n_5_[7]\,
      I3 => \j_reg_280[10]_i_6_n_5\,
      I4 => \j_reg_280[10]_i_7_n_5\,
      O => icmp_ln72_fu_291_p2
    );
\j_reg_280[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => j_reg_280_reg(5),
      I1 => j_reg_280_reg(3),
      I2 => j_reg_280_reg(1),
      I3 => j_reg_280_reg(0),
      I4 => j_reg_280_reg(2),
      I5 => j_reg_280_reg(4),
      O => \j_reg_280[10]_i_5_n_5\
    );
\j_reg_280[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000D5"
    )
        port map (
      I0 => \i_reg_269_reg_n_5_[5]\,
      I1 => \i_reg_269_reg_n_5_[3]\,
      I2 => \i_reg_269_reg_n_5_[4]\,
      I3 => \i_reg_269_reg_n_5_[0]\,
      I4 => \i_reg_269_reg_n_5_[1]\,
      I5 => \i_reg_269_reg_n_5_[2]\,
      O => \j_reg_280[10]_i_6_n_5\
    );
\j_reg_280[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \i_reg_269_reg_n_5_[4]\,
      I1 => \i_reg_269_reg_n_5_[5]\,
      I2 => \i_reg_269_reg_n_5_[7]\,
      I3 => \i_reg_269_reg_n_5_[8]\,
      I4 => \i_reg_269_reg_n_5_[9]\,
      I5 => \i_reg_269_reg_n_5_[10]\,
      O => \j_reg_280[10]_i_7_n_5\
    );
\j_reg_280[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => j_reg_280_reg(0),
      I1 => j_reg_280_reg(1),
      O => j_2_fu_309_p2(1)
    );
\j_reg_280[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => j_reg_280_reg(0),
      I1 => j_reg_280_reg(1),
      I2 => j_reg_280_reg(2),
      O => j_2_fu_309_p2(2)
    );
\j_reg_280[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => j_reg_280_reg(1),
      I1 => j_reg_280_reg(0),
      I2 => j_reg_280_reg(2),
      I3 => j_reg_280_reg(3),
      O => j_2_fu_309_p2(3)
    );
\j_reg_280[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => j_reg_280_reg(2),
      I1 => j_reg_280_reg(0),
      I2 => j_reg_280_reg(1),
      I3 => j_reg_280_reg(3),
      I4 => j_reg_280_reg(4),
      O => j_2_fu_309_p2(4)
    );
\j_reg_280[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => j_reg_280_reg(3),
      I1 => j_reg_280_reg(1),
      I2 => j_reg_280_reg(0),
      I3 => j_reg_280_reg(2),
      I4 => j_reg_280_reg(4),
      I5 => j_reg_280_reg(5),
      O => j_2_fu_309_p2(5)
    );
\j_reg_280[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \j_reg_280[10]_i_5_n_5\,
      I1 => j_reg_280_reg(6),
      O => j_2_fu_309_p2(6)
    );
\j_reg_280[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \j_reg_280[10]_i_5_n_5\,
      I1 => j_reg_280_reg(6),
      I2 => j_reg_280_reg(7),
      O => j_2_fu_309_p2(7)
    );
\j_reg_280[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => j_reg_280_reg(6),
      I1 => \j_reg_280[10]_i_5_n_5\,
      I2 => j_reg_280_reg(7),
      I3 => j_reg_280_reg(8),
      O => j_2_fu_309_p2(8)
    );
\j_reg_280[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => j_reg_280_reg(7),
      I1 => \j_reg_280[10]_i_5_n_5\,
      I2 => j_reg_280_reg(6),
      I3 => j_reg_280_reg(8),
      I4 => j_reg_280_reg(9),
      O => j_2_fu_309_p2(9)
    );
\j_reg_280_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_2800,
      D => j_2_fu_309_p2(0),
      Q => j_reg_280_reg(0),
      R => j_reg_280
    );
\j_reg_280_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_2800,
      D => j_2_fu_309_p2(10),
      Q => j_reg_280_reg(10),
      R => j_reg_280
    );
\j_reg_280_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_2800,
      D => j_2_fu_309_p2(1),
      Q => j_reg_280_reg(1),
      R => j_reg_280
    );
\j_reg_280_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_2800,
      D => j_2_fu_309_p2(2),
      Q => j_reg_280_reg(2),
      R => j_reg_280
    );
\j_reg_280_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_2800,
      D => j_2_fu_309_p2(3),
      Q => j_reg_280_reg(3),
      R => j_reg_280
    );
\j_reg_280_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_2800,
      D => j_2_fu_309_p2(4),
      Q => j_reg_280_reg(4),
      R => j_reg_280
    );
\j_reg_280_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_2800,
      D => j_2_fu_309_p2(5),
      Q => j_reg_280_reg(5),
      R => j_reg_280
    );
\j_reg_280_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_2800,
      D => j_2_fu_309_p2(6),
      Q => j_reg_280_reg(6),
      R => j_reg_280
    );
\j_reg_280_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_2800,
      D => j_2_fu_309_p2(7),
      Q => j_reg_280_reg(7),
      R => j_reg_280
    );
\j_reg_280_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_2800,
      D => j_2_fu_309_p2(8),
      Q => j_reg_280_reg(8),
      R => j_reg_280
    );
\j_reg_280_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_2800,
      D => j_2_fu_309_p2(9),
      Q => j_reg_280_reg(9),
      R => j_reg_280
    );
\mOutPtr[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888788888888888"
    )
        port map (
      I0 => xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read,
      I1 => gradx1_mat_data_full_n,
      I2 => p_3_in,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => \icmp_ln79_reg_1822_reg_n_5_[0]\,
      I5 => gradx1_mat_data_empty_n,
      O => E(0)
    );
\mOutPtr[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888788888888888"
    )
        port map (
      I0 => xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read,
      I1 => grady1_mat_data_full_n,
      I2 => p_3_in,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => \icmp_ln79_reg_1822_reg_n_5_[0]\,
      I5 => grady1_mat_data_empty_n,
      O => internal_full_n_reg(0)
    );
\mOutPtr[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \icmp_ln79_reg_1822_reg_n_5_[0]\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => p_3_in,
      O => xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_grady1_mat_46_read
    );
mac_muladd_16s_16s_32s_32_4_1_U54: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mac_muladd_16s_16s_32s_32_4_1
     port map (
      DI(0) => xor_ln3471_1_fu_583_p2,
      P(23) => mac_muladd_16s_16s_32s_32_4_1_U54_n_5,
      P(22) => mac_muladd_16s_16s_32s_32_4_1_U54_n_6,
      P(21) => mac_muladd_16s_16s_32s_32_4_1_U54_n_7,
      P(20) => mac_muladd_16s_16s_32s_32_4_1_U54_n_8,
      P(19) => mac_muladd_16s_16s_32s_32_4_1_U54_n_9,
      P(18) => mac_muladd_16s_16s_32s_32_4_1_U54_n_10,
      P(17) => mac_muladd_16s_16s_32s_32_4_1_U54_n_11,
      P(16) => mac_muladd_16s_16s_32s_32_4_1_U54_n_12,
      P(15) => mac_muladd_16s_16s_32s_32_4_1_U54_n_13,
      P(14) => mac_muladd_16s_16s_32s_32_4_1_U54_n_14,
      P(13) => mac_muladd_16s_16s_32s_32_4_1_U54_n_15,
      P(12) => mac_muladd_16s_16s_32s_32_4_1_U54_n_16,
      P(11) => mac_muladd_16s_16s_32s_32_4_1_U54_n_17,
      P(10) => mac_muladd_16s_16s_32s_32_4_1_U54_n_18,
      P(9) => mac_muladd_16s_16s_32s_32_4_1_U54_n_19,
      P(8) => mac_muladd_16s_16s_32s_32_4_1_U54_n_20,
      P(7) => mac_muladd_16s_16s_32s_32_4_1_U54_n_21,
      P(6) => mac_muladd_16s_16s_32s_32_4_1_U54_n_22,
      P(5) => mac_muladd_16s_16s_32s_32_4_1_U54_n_23,
      P(4) => mac_muladd_16s_16s_32s_32_4_1_U54_n_24,
      P(3 downto 2) => p_0_in(1 downto 0),
      P(1) => mac_muladd_16s_16s_32s_32_4_1_U54_n_27,
      P(0) => mac_muladd_16s_16s_32s_32_4_1_U54_n_28,
      PCOUT(47) => mul_mul_16s_16s_32_4_1_U53_n_5,
      PCOUT(46) => mul_mul_16s_16s_32_4_1_U53_n_6,
      PCOUT(45) => mul_mul_16s_16s_32_4_1_U53_n_7,
      PCOUT(44) => mul_mul_16s_16s_32_4_1_U53_n_8,
      PCOUT(43) => mul_mul_16s_16s_32_4_1_U53_n_9,
      PCOUT(42) => mul_mul_16s_16s_32_4_1_U53_n_10,
      PCOUT(41) => mul_mul_16s_16s_32_4_1_U53_n_11,
      PCOUT(40) => mul_mul_16s_16s_32_4_1_U53_n_12,
      PCOUT(39) => mul_mul_16s_16s_32_4_1_U53_n_13,
      PCOUT(38) => mul_mul_16s_16s_32_4_1_U53_n_14,
      PCOUT(37) => mul_mul_16s_16s_32_4_1_U53_n_15,
      PCOUT(36) => mul_mul_16s_16s_32_4_1_U53_n_16,
      PCOUT(35) => mul_mul_16s_16s_32_4_1_U53_n_17,
      PCOUT(34) => mul_mul_16s_16s_32_4_1_U53_n_18,
      PCOUT(33) => mul_mul_16s_16s_32_4_1_U53_n_19,
      PCOUT(32) => mul_mul_16s_16s_32_4_1_U53_n_20,
      PCOUT(31) => mul_mul_16s_16s_32_4_1_U53_n_21,
      PCOUT(30) => mul_mul_16s_16s_32_4_1_U53_n_22,
      PCOUT(29) => mul_mul_16s_16s_32_4_1_U53_n_23,
      PCOUT(28) => mul_mul_16s_16s_32_4_1_U53_n_24,
      PCOUT(27) => mul_mul_16s_16s_32_4_1_U53_n_25,
      PCOUT(26) => mul_mul_16s_16s_32_4_1_U53_n_26,
      PCOUT(25) => mul_mul_16s_16s_32_4_1_U53_n_27,
      PCOUT(24) => mul_mul_16s_16s_32_4_1_U53_n_28,
      PCOUT(23) => mul_mul_16s_16s_32_4_1_U53_n_29,
      PCOUT(22) => mul_mul_16s_16s_32_4_1_U53_n_30,
      PCOUT(21) => mul_mul_16s_16s_32_4_1_U53_n_31,
      PCOUT(20) => mul_mul_16s_16s_32_4_1_U53_n_32,
      PCOUT(19) => mul_mul_16s_16s_32_4_1_U53_n_33,
      PCOUT(18) => mul_mul_16s_16s_32_4_1_U53_n_34,
      PCOUT(17) => mul_mul_16s_16s_32_4_1_U53_n_35,
      PCOUT(16) => mul_mul_16s_16s_32_4_1_U53_n_36,
      PCOUT(15) => mul_mul_16s_16s_32_4_1_U53_n_37,
      PCOUT(14) => mul_mul_16s_16s_32_4_1_U53_n_38,
      PCOUT(13) => mul_mul_16s_16s_32_4_1_U53_n_39,
      PCOUT(12) => mul_mul_16s_16s_32_4_1_U53_n_40,
      PCOUT(11) => mul_mul_16s_16s_32_4_1_U53_n_41,
      PCOUT(10) => mul_mul_16s_16s_32_4_1_U53_n_42,
      PCOUT(9) => mul_mul_16s_16s_32_4_1_U53_n_43,
      PCOUT(8) => mul_mul_16s_16s_32_4_1_U53_n_44,
      PCOUT(7) => mul_mul_16s_16s_32_4_1_U53_n_45,
      PCOUT(6) => mul_mul_16s_16s_32_4_1_U53_n_46,
      PCOUT(5) => mul_mul_16s_16s_32_4_1_U53_n_47,
      PCOUT(4) => mul_mul_16s_16s_32_4_1_U53_n_48,
      PCOUT(3) => mul_mul_16s_16s_32_4_1_U53_n_49,
      PCOUT(2) => mul_mul_16s_16s_32_4_1_U53_n_50,
      PCOUT(1) => mul_mul_16s_16s_32_4_1_U53_n_51,
      PCOUT(0) => mul_mul_16s_16s_32_4_1_U53_n_52,
      Q(0) => ap_CS_fsm_pp0_stage0,
      ap_block_pp0_stage0_11001 => ap_block_pp0_stage0_11001,
      ap_clk => ap_clk,
      gradx1_mat_data_empty_n => gradx1_mat_data_empty_n,
      grady1_mat_data_empty_n => grady1_mat_data_empty_n,
      \icmp_ln3471_reg_1858_reg[0]\ => \icmp_ln79_reg_1822_reg_n_5_[0]\,
      \icmp_ln3471_reg_1858_reg[0]_0\ => ap_enable_reg_pp0_iter1_reg_n_5,
      \icmp_ln79_reg_1822[0]_i_3\ => ap_enable_reg_pp0_iter9_reg_n_5,
      icmp_ln79_reg_1822_pp0_iter4_reg => icmp_ln79_reg_1822_pp0_iter4_reg,
      \icmp_ln79_reg_1822_pp0_iter4_reg_reg[0]__0\ => mac_muladd_16s_16s_32s_32_4_1_U54_n_30,
      icmp_ln79_reg_1822_pp0_iter8_reg => icmp_ln79_reg_1822_pp0_iter8_reg,
      magnitude_mat_data_full_n => magnitude_mat_data_full_n,
      p_0_in0_out(10 downto 0) => p_0_in0_out(10 downto 0),
      p_3_in => p_3_in,
      select_ln3450_2_fu_654_p3(11 downto 0) => select_ln3450_2_fu_654_p3(11 downto 0),
      tmpQ_4_fu_784_p6(0) => tmpQ_4_fu_784_p6(5),
      xor_ln3471_fu_498_p2 => xor_ln3471_fu_498_p2
    );
mem_reg_bram_0_i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => R_1_13_fu_1582_p3(1),
      O => mem_reg_bram_0_i_100_n_5
    );
mem_reg_bram_0_i_101: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \R_1_14_fu_1666_p3__0\(8),
      I1 => \^icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0\(5),
      O => mem_reg_bram_0_i_101_n_5
    );
mem_reg_bram_0_i_102: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \R_1_14_fu_1666_p3__0\(7),
      I1 => \^icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0\(4),
      O => mem_reg_bram_0_i_102_n_5
    );
mem_reg_bram_0_i_103: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \R_1_14_fu_1666_p3__0\(6),
      I1 => \^icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0\(3),
      O => mem_reg_bram_0_i_103_n_5
    );
mem_reg_bram_0_i_104: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \R_1_14_fu_1666_p3__0\(5),
      I1 => \^icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0\(2),
      O => mem_reg_bram_0_i_104_n_5
    );
mem_reg_bram_0_i_105: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \R_1_14_fu_1666_p3__0\(4),
      I1 => \^icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0\(1),
      O => mem_reg_bram_0_i_105_n_5
    );
mem_reg_bram_0_i_106: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \R_1_14_fu_1666_p3__0\(3),
      I1 => tmp_17_reg_2100,
      O => mem_reg_bram_0_i_106_n_5
    );
mem_reg_bram_0_i_107: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_1_13_fu_1582_p3(0),
      I1 => \^empty_82_reg_2106_reg[27]_1\(0),
      O => mem_reg_bram_0_i_107_n_5
    );
mem_reg_bram_0_i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => R_1_14_fu_1666_p3(1),
      O => mem_reg_bram_0_i_108_n_5
    );
mem_reg_bram_0_i_110: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0\(5),
      I1 => \R_1_14_fu_1666_p3__0\(8),
      O => mem_reg_bram_0_i_110_n_5
    );
mem_reg_bram_0_i_111: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0\(4),
      I1 => \R_1_14_fu_1666_p3__0\(7),
      O => mem_reg_bram_0_i_111_n_5
    );
mem_reg_bram_0_i_112: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0\(3),
      I1 => \R_1_14_fu_1666_p3__0\(6),
      O => mem_reg_bram_0_i_112_n_5
    );
mem_reg_bram_0_i_113: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0\(2),
      I1 => \R_1_14_fu_1666_p3__0\(5),
      O => mem_reg_bram_0_i_113_n_5
    );
mem_reg_bram_0_i_114: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0\(1),
      I1 => \R_1_14_fu_1666_p3__0\(4),
      O => mem_reg_bram_0_i_114_n_5
    );
mem_reg_bram_0_i_115: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_17_reg_2100,
      I1 => \R_1_14_fu_1666_p3__0\(3),
      O => mem_reg_bram_0_i_115_n_5
    );
mem_reg_bram_0_i_116: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^empty_82_reg_2106_reg[27]_1\(0),
      I1 => R_1_13_fu_1582_p3(0),
      O => mem_reg_bram_0_i_116_n_5
    );
mem_reg_bram_0_i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => R_1_14_fu_1666_p3(1),
      O => mem_reg_bram_0_i_117_n_5
    );
mem_reg_bram_0_i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_17_reg_2100,
      O => \^icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0\(0)
    );
\mem_reg_bram_0_i_18__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => icmp_ln79_reg_1822_pp0_iter8_reg,
      I1 => ap_enable_reg_pp0_iter9_reg_n_5,
      I2 => ap_block_pp0_stage0_11001,
      I3 => Q(0),
      O => WEA(0)
    );
mem_reg_bram_0_i_26: unisim.vcomponents.CARRY8
     port map (
      CI => mem_reg_bram_0_i_31_n_5,
      CI_TOP => '0',
      CO(7 downto 6) => NLW_mem_reg_bram_0_i_26_CO_UNCONNECTED(7 downto 6),
      CO(5) => mem_reg_bram_0_i_26_n_7,
      CO(4) => mem_reg_bram_0_i_26_n_8,
      CO(3) => mem_reg_bram_0_i_26_n_9,
      CO(2) => mem_reg_bram_0_i_26_n_10,
      CO(1) => mem_reg_bram_0_i_26_n_11,
      CO(0) => mem_reg_bram_0_i_26_n_12,
      DI(7 downto 6) => B"00",
      DI(5 downto 0) => R_1_13_fu_1582_p3(29 downto 24),
      O(7) => NLW_mem_reg_bram_0_i_26_O_UNCONNECTED(7),
      O(6) => \^empty_82_reg_2106_reg[27]_1\(0),
      O(5) => NLW_mem_reg_bram_0_i_26_O_UNCONNECTED(5),
      O(4 downto 0) => \^empty_82_reg_2106_reg[27]_0\(14 downto 10),
      S(7) => '0',
      S(6) => \mem_reg_bram_0_i_32__0_n_5\,
      S(5) => \mem_reg_bram_0_i_33__0_n_5\,
      S(4) => \mem_reg_bram_0_i_34__0_n_5\,
      S(3) => \mem_reg_bram_0_i_35__0_n_5\,
      S(2) => \mem_reg_bram_0_i_36__0_n_5\,
      S(1) => \mem_reg_bram_0_i_37__0_n_5\,
      S(0) => \mem_reg_bram_0_i_38__0_n_5\
    );
mem_reg_bram_0_i_27: unisim.vcomponents.CARRY8
     port map (
      CI => mem_reg_bram_0_i_39_n_5,
      CI_TOP => '0',
      CO(7 downto 6) => NLW_mem_reg_bram_0_i_27_CO_UNCONNECTED(7 downto 6),
      CO(5) => mem_reg_bram_0_i_27_n_7,
      CO(4) => mem_reg_bram_0_i_27_n_8,
      CO(3) => mem_reg_bram_0_i_27_n_9,
      CO(2) => mem_reg_bram_0_i_27_n_10,
      CO(1) => mem_reg_bram_0_i_27_n_11,
      CO(0) => mem_reg_bram_0_i_27_n_12,
      DI(7 downto 6) => B"00",
      DI(5 downto 0) => \^empty_82_reg_2106_reg[27]_0\(13 downto 8),
      O(7) => NLW_mem_reg_bram_0_i_27_O_UNCONNECTED(7),
      O(6) => O(0),
      O(5 downto 0) => NLW_mem_reg_bram_0_i_27_O_UNCONNECTED(5 downto 0),
      S(7) => '0',
      S(6 downto 0) => mem_reg_bram_0(6 downto 0)
    );
mem_reg_bram_0_i_28: unisim.vcomponents.CARRY8
     port map (
      CI => mem_reg_bram_0_i_47_n_5,
      CI_TOP => '0',
      CO(7 downto 6) => NLW_mem_reg_bram_0_i_28_CO_UNCONNECTED(7 downto 6),
      CO(5) => mem_reg_bram_0_i_28_n_7,
      CO(4) => mem_reg_bram_0_i_28_n_8,
      CO(3) => mem_reg_bram_0_i_28_n_9,
      CO(2) => mem_reg_bram_0_i_28_n_10,
      CO(1) => mem_reg_bram_0_i_28_n_11,
      CO(0) => mem_reg_bram_0_i_28_n_12,
      DI(7 downto 0) => B"00000000",
      O(7) => NLW_mem_reg_bram_0_i_28_O_UNCONNECTED(7),
      O(6) => \empty_82_reg_2106_reg[27]_2\(0),
      O(5 downto 0) => NLW_mem_reg_bram_0_i_28_O_UNCONNECTED(5 downto 0),
      S(7) => '0',
      S(6 downto 0) => \^empty_82_reg_2106_reg[27]_0\(14 downto 8)
    );
mem_reg_bram_0_i_31: unisim.vcomponents.CARRY8
     port map (
      CI => mem_reg_bram_0_i_48_n_5,
      CI_TOP => '0',
      CO(7) => mem_reg_bram_0_i_31_n_5,
      CO(6) => mem_reg_bram_0_i_31_n_6,
      CO(5) => mem_reg_bram_0_i_31_n_7,
      CO(4) => mem_reg_bram_0_i_31_n_8,
      CO(3) => mem_reg_bram_0_i_31_n_9,
      CO(2) => mem_reg_bram_0_i_31_n_10,
      CO(1) => mem_reg_bram_0_i_31_n_11,
      CO(0) => mem_reg_bram_0_i_31_n_12,
      DI(7 downto 0) => R_1_13_fu_1582_p3(23 downto 16),
      O(7 downto 0) => \^empty_82_reg_2106_reg[27]_0\(9 downto 2),
      S(7) => \mem_reg_bram_0_i_49__0_n_5\,
      S(6) => \mem_reg_bram_0_i_50__0_n_5\,
      S(5) => \mem_reg_bram_0_i_51__0_n_5\,
      S(4) => \mem_reg_bram_0_i_52__0_n_5\,
      S(3) => \mem_reg_bram_0_i_53__0_n_5\,
      S(2) => \mem_reg_bram_0_i_54__0_n_5\,
      S(1) => \mem_reg_bram_0_i_55__0_n_5\,
      S(0) => \mem_reg_bram_0_i_56__0_n_5\
    );
\mem_reg_bram_0_i_32__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_1_13_fu_1582_p3(30),
      I1 => R_1_13_fu_1582_p3(31),
      O => \mem_reg_bram_0_i_32__0_n_5\
    );
\mem_reg_bram_0_i_33__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_1_13_fu_1582_p3(29),
      I1 => R_1_13_fu_1582_p3(30),
      O => \mem_reg_bram_0_i_33__0_n_5\
    );
\mem_reg_bram_0_i_34__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_1_13_fu_1582_p3(28),
      I1 => R_1_13_fu_1582_p3(29),
      O => \mem_reg_bram_0_i_34__0_n_5\
    );
\mem_reg_bram_0_i_35__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_1_13_fu_1582_p3(27),
      I1 => R_1_13_fu_1582_p3(28),
      O => \mem_reg_bram_0_i_35__0_n_5\
    );
\mem_reg_bram_0_i_36__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_1_13_fu_1582_p3(26),
      I1 => R_1_13_fu_1582_p3(27),
      O => \mem_reg_bram_0_i_36__0_n_5\
    );
\mem_reg_bram_0_i_37__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_1_13_fu_1582_p3(25),
      I1 => R_1_13_fu_1582_p3(26),
      O => \mem_reg_bram_0_i_37__0_n_5\
    );
\mem_reg_bram_0_i_38__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_1_13_fu_1582_p3(24),
      I1 => R_1_13_fu_1582_p3(25),
      O => \mem_reg_bram_0_i_38__0_n_5\
    );
mem_reg_bram_0_i_39: unisim.vcomponents.CARRY8
     port map (
      CI => mem_reg_bram_0_i_57_n_5,
      CI_TOP => '0',
      CO(7) => mem_reg_bram_0_i_39_n_5,
      CO(6) => mem_reg_bram_0_i_39_n_6,
      CO(5) => mem_reg_bram_0_i_39_n_7,
      CO(4) => mem_reg_bram_0_i_39_n_8,
      CO(3) => mem_reg_bram_0_i_39_n_9,
      CO(2) => mem_reg_bram_0_i_39_n_10,
      CO(1) => mem_reg_bram_0_i_39_n_11,
      CO(0) => mem_reg_bram_0_i_39_n_12,
      DI(7 downto 0) => \^empty_82_reg_2106_reg[27]_0\(7 downto 0),
      O(7 downto 0) => NLW_mem_reg_bram_0_i_39_O_UNCONNECTED(7 downto 0),
      S(7 downto 0) => S(7 downto 0)
    );
mem_reg_bram_0_i_47: unisim.vcomponents.CARRY8
     port map (
      CI => mem_reg_bram_0_i_66_n_5,
      CI_TOP => '0',
      CO(7) => mem_reg_bram_0_i_47_n_5,
      CO(6) => mem_reg_bram_0_i_47_n_6,
      CO(5) => mem_reg_bram_0_i_47_n_7,
      CO(4) => mem_reg_bram_0_i_47_n_8,
      CO(3) => mem_reg_bram_0_i_47_n_9,
      CO(2) => mem_reg_bram_0_i_47_n_10,
      CO(1) => mem_reg_bram_0_i_47_n_11,
      CO(0) => mem_reg_bram_0_i_47_n_12,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => NLW_mem_reg_bram_0_i_47_O_UNCONNECTED(7 downto 0),
      S(7 downto 0) => \^empty_82_reg_2106_reg[27]_0\(7 downto 0)
    );
mem_reg_bram_0_i_48: unisim.vcomponents.CARRY8
     port map (
      CI => mem_reg_bram_0_i_67_n_5,
      CI_TOP => '0',
      CO(7) => mem_reg_bram_0_i_48_n_5,
      CO(6) => mem_reg_bram_0_i_48_n_6,
      CO(5) => mem_reg_bram_0_i_48_n_7,
      CO(4) => mem_reg_bram_0_i_48_n_8,
      CO(3) => mem_reg_bram_0_i_48_n_9,
      CO(2) => mem_reg_bram_0_i_48_n_10,
      CO(1) => mem_reg_bram_0_i_48_n_11,
      CO(0) => mem_reg_bram_0_i_48_n_12,
      DI(7) => tmp_17_reg_2100,
      DI(6 downto 0) => R_1_13_fu_1582_p3(15 downto 9),
      O(7 downto 6) => \^empty_82_reg_2106_reg[27]_0\(1 downto 0),
      O(5 downto 0) => \R_1_14_fu_1666_p3__0\(16 downto 11),
      S(7) => \mem_reg_bram_0_i_68__0_n_5\,
      S(6) => mem_reg_bram_0_i_69_n_5,
      S(5) => mem_reg_bram_0_i_70_n_5,
      S(4) => mem_reg_bram_0_i_71_n_5,
      S(3) => mem_reg_bram_0_i_72_n_5,
      S(2) => mem_reg_bram_0_i_73_n_5,
      S(1) => mem_reg_bram_0_i_74_n_5,
      S(0) => mem_reg_bram_0_i_75_n_5
    );
\mem_reg_bram_0_i_49__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_1_13_fu_1582_p3(23),
      I1 => R_1_13_fu_1582_p3(24),
      O => \mem_reg_bram_0_i_49__0_n_5\
    );
\mem_reg_bram_0_i_50__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_1_13_fu_1582_p3(22),
      I1 => R_1_13_fu_1582_p3(23),
      O => \mem_reg_bram_0_i_50__0_n_5\
    );
\mem_reg_bram_0_i_51__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_1_13_fu_1582_p3(21),
      I1 => R_1_13_fu_1582_p3(22),
      O => \mem_reg_bram_0_i_51__0_n_5\
    );
\mem_reg_bram_0_i_52__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_1_13_fu_1582_p3(20),
      I1 => R_1_13_fu_1582_p3(21),
      O => \mem_reg_bram_0_i_52__0_n_5\
    );
\mem_reg_bram_0_i_53__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_1_13_fu_1582_p3(19),
      I1 => R_1_13_fu_1582_p3(20),
      O => \mem_reg_bram_0_i_53__0_n_5\
    );
\mem_reg_bram_0_i_54__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_1_13_fu_1582_p3(18),
      I1 => R_1_13_fu_1582_p3(19),
      O => \mem_reg_bram_0_i_54__0_n_5\
    );
\mem_reg_bram_0_i_55__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_1_13_fu_1582_p3(17),
      I1 => R_1_13_fu_1582_p3(18),
      O => \mem_reg_bram_0_i_55__0_n_5\
    );
\mem_reg_bram_0_i_56__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_1_13_fu_1582_p3(16),
      I1 => R_1_13_fu_1582_p3(17),
      O => \mem_reg_bram_0_i_56__0_n_5\
    );
mem_reg_bram_0_i_57: unisim.vcomponents.CARRY8
     port map (
      CI => mem_reg_bram_0_i_76_n_5,
      CI_TOP => '0',
      CO(7) => mem_reg_bram_0_i_57_n_5,
      CO(6) => mem_reg_bram_0_i_57_n_6,
      CO(5) => mem_reg_bram_0_i_57_n_7,
      CO(4) => mem_reg_bram_0_i_57_n_8,
      CO(3) => mem_reg_bram_0_i_57_n_9,
      CO(2) => mem_reg_bram_0_i_57_n_10,
      CO(1) => mem_reg_bram_0_i_57_n_11,
      CO(0) => mem_reg_bram_0_i_57_n_12,
      DI(7 downto 0) => \R_1_14_fu_1666_p3__0\(16 downto 9),
      O(7 downto 0) => NLW_mem_reg_bram_0_i_57_O_UNCONNECTED(7 downto 0),
      S(7) => \mem_reg_bram_0_i_77__0_n_5\,
      S(6) => \mem_reg_bram_0_i_78__0_n_5\,
      S(5) => \mem_reg_bram_0_i_79__0_n_5\,
      S(4) => \mem_reg_bram_0_i_80__0_n_5\,
      S(3) => \mem_reg_bram_0_i_81__0_n_5\,
      S(2) => \mem_reg_bram_0_i_82__0_n_5\,
      S(1) => \mem_reg_bram_0_i_83__0_n_5\,
      S(0) => \mem_reg_bram_0_i_84__0_n_5\
    );
mem_reg_bram_0_i_66: unisim.vcomponents.CARRY8
     port map (
      CI => mem_reg_bram_0_i_85_n_5,
      CI_TOP => '0',
      CO(7) => mem_reg_bram_0_i_66_n_5,
      CO(6) => mem_reg_bram_0_i_66_n_6,
      CO(5) => mem_reg_bram_0_i_66_n_7,
      CO(4) => mem_reg_bram_0_i_66_n_8,
      CO(3) => mem_reg_bram_0_i_66_n_9,
      CO(2) => mem_reg_bram_0_i_66_n_10,
      CO(1) => mem_reg_bram_0_i_66_n_11,
      CO(0) => mem_reg_bram_0_i_66_n_12,
      DI(7 downto 0) => \^icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0\(13 downto 6),
      O(7 downto 0) => NLW_mem_reg_bram_0_i_66_O_UNCONNECTED(7 downto 0),
      S(7) => mem_reg_bram_0_i_86_n_5,
      S(6) => mem_reg_bram_0_i_87_n_5,
      S(5) => mem_reg_bram_0_i_88_n_5,
      S(4) => mem_reg_bram_0_i_89_n_5,
      S(3) => mem_reg_bram_0_i_90_n_5,
      S(2) => mem_reg_bram_0_i_91_n_5,
      S(1) => mem_reg_bram_0_i_92_n_5,
      S(0) => mem_reg_bram_0_i_93_n_5
    );
mem_reg_bram_0_i_67: unisim.vcomponents.CARRY8
     port map (
      CI => R_1_13_fu_1582_p3(0),
      CI_TOP => '0',
      CO(7) => mem_reg_bram_0_i_67_n_5,
      CO(6) => mem_reg_bram_0_i_67_n_6,
      CO(5) => mem_reg_bram_0_i_67_n_7,
      CO(4) => mem_reg_bram_0_i_67_n_8,
      CO(3) => mem_reg_bram_0_i_67_n_9,
      CO(2) => mem_reg_bram_0_i_67_n_10,
      CO(1) => mem_reg_bram_0_i_67_n_11,
      CO(0) => mem_reg_bram_0_i_67_n_12,
      DI(7 downto 2) => R_1_13_fu_1582_p3(8 downto 3),
      DI(1) => '0',
      DI(0) => R_1_13_fu_1582_p3(1),
      O(7 downto 0) => \R_1_14_fu_1666_p3__0\(10 downto 3),
      S(7) => mem_reg_bram_0_i_94_n_5,
      S(6) => mem_reg_bram_0_i_95_n_5,
      S(5) => mem_reg_bram_0_i_96_n_5,
      S(4) => mem_reg_bram_0_i_97_n_5,
      S(3) => mem_reg_bram_0_i_98_n_5,
      S(2) => mem_reg_bram_0_i_99_n_5,
      S(1) => R_1_13_fu_1582_p3(2),
      S(0) => mem_reg_bram_0_i_100_n_5
    );
\mem_reg_bram_0_i_68__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_1_13_fu_1582_p3(16),
      I1 => tmp_17_reg_2100,
      O => \mem_reg_bram_0_i_68__0_n_5\
    );
mem_reg_bram_0_i_69: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0\(13),
      I1 => tmp_17_reg_2100,
      I2 => R_1_13_fu_1582_p3(15),
      O => mem_reg_bram_0_i_69_n_5
    );
mem_reg_bram_0_i_70: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0\(12),
      I1 => tmp_17_reg_2100,
      I2 => R_1_13_fu_1582_p3(14),
      O => mem_reg_bram_0_i_70_n_5
    );
mem_reg_bram_0_i_71: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0\(11),
      I1 => tmp_17_reg_2100,
      I2 => R_1_13_fu_1582_p3(13),
      O => mem_reg_bram_0_i_71_n_5
    );
mem_reg_bram_0_i_72: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0\(10),
      I1 => tmp_17_reg_2100,
      I2 => R_1_13_fu_1582_p3(12),
      O => mem_reg_bram_0_i_72_n_5
    );
mem_reg_bram_0_i_73: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0\(9),
      I1 => tmp_17_reg_2100,
      I2 => R_1_13_fu_1582_p3(11),
      O => mem_reg_bram_0_i_73_n_5
    );
mem_reg_bram_0_i_74: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0\(8),
      I1 => tmp_17_reg_2100,
      I2 => R_1_13_fu_1582_p3(10),
      O => mem_reg_bram_0_i_74_n_5
    );
mem_reg_bram_0_i_75: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0\(7),
      I1 => tmp_17_reg_2100,
      I2 => R_1_13_fu_1582_p3(9),
      O => mem_reg_bram_0_i_75_n_5
    );
mem_reg_bram_0_i_76: unisim.vcomponents.CARRY8
     port map (
      CI => R_1_14_fu_1666_p3(0),
      CI_TOP => '0',
      CO(7) => mem_reg_bram_0_i_76_n_5,
      CO(6) => mem_reg_bram_0_i_76_n_6,
      CO(5) => mem_reg_bram_0_i_76_n_7,
      CO(4) => mem_reg_bram_0_i_76_n_8,
      CO(3) => mem_reg_bram_0_i_76_n_9,
      CO(2) => mem_reg_bram_0_i_76_n_10,
      CO(1) => mem_reg_bram_0_i_76_n_11,
      CO(0) => mem_reg_bram_0_i_76_n_12,
      DI(7 downto 2) => \R_1_14_fu_1666_p3__0\(8 downto 3),
      DI(1) => \^empty_82_reg_2106_reg[27]_1\(0),
      DI(0) => R_1_14_fu_1666_p3(1),
      O(7 downto 0) => NLW_mem_reg_bram_0_i_76_O_UNCONNECTED(7 downto 0),
      S(7) => mem_reg_bram_0_i_101_n_5,
      S(6) => mem_reg_bram_0_i_102_n_5,
      S(5) => mem_reg_bram_0_i_103_n_5,
      S(4) => mem_reg_bram_0_i_104_n_5,
      S(3) => mem_reg_bram_0_i_105_n_5,
      S(2) => mem_reg_bram_0_i_106_n_5,
      S(1) => mem_reg_bram_0_i_107_n_5,
      S(0) => mem_reg_bram_0_i_108_n_5
    );
\mem_reg_bram_0_i_77__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \R_1_14_fu_1666_p3__0\(16),
      I1 => \^icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0\(13),
      O => \mem_reg_bram_0_i_77__0_n_5\
    );
\mem_reg_bram_0_i_78__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \R_1_14_fu_1666_p3__0\(15),
      I1 => \^icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0\(12),
      O => \mem_reg_bram_0_i_78__0_n_5\
    );
\mem_reg_bram_0_i_79__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \R_1_14_fu_1666_p3__0\(14),
      I1 => \^icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0\(11),
      O => \mem_reg_bram_0_i_79__0_n_5\
    );
\mem_reg_bram_0_i_80__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \R_1_14_fu_1666_p3__0\(13),
      I1 => \^icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0\(10),
      O => \mem_reg_bram_0_i_80__0_n_5\
    );
\mem_reg_bram_0_i_81__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \R_1_14_fu_1666_p3__0\(12),
      I1 => \^icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0\(9),
      O => \mem_reg_bram_0_i_81__0_n_5\
    );
\mem_reg_bram_0_i_82__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \R_1_14_fu_1666_p3__0\(11),
      I1 => \^icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0\(8),
      O => \mem_reg_bram_0_i_82__0_n_5\
    );
\mem_reg_bram_0_i_83__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \R_1_14_fu_1666_p3__0\(10),
      I1 => \^icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0\(7),
      O => \mem_reg_bram_0_i_83__0_n_5\
    );
\mem_reg_bram_0_i_84__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \R_1_14_fu_1666_p3__0\(9),
      I1 => \^icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0\(6),
      O => \mem_reg_bram_0_i_84__0_n_5\
    );
mem_reg_bram_0_i_85: unisim.vcomponents.CARRY8
     port map (
      CI => R_1_14_fu_1666_p3(0),
      CI_TOP => '0',
      CO(7) => mem_reg_bram_0_i_85_n_5,
      CO(6) => mem_reg_bram_0_i_85_n_6,
      CO(5) => mem_reg_bram_0_i_85_n_7,
      CO(4) => mem_reg_bram_0_i_85_n_8,
      CO(3) => mem_reg_bram_0_i_85_n_9,
      CO(2) => mem_reg_bram_0_i_85_n_10,
      CO(1) => mem_reg_bram_0_i_85_n_11,
      CO(0) => mem_reg_bram_0_i_85_n_12,
      DI(7 downto 3) => \^icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0\(5 downto 1),
      DI(2) => \R_1_14_fu_1666_p3__0\(3),
      DI(1) => DI(0),
      DI(0) => R_1_14_fu_1666_p3(1),
      O(7 downto 0) => NLW_mem_reg_bram_0_i_85_O_UNCONNECTED(7 downto 0),
      S(7) => mem_reg_bram_0_i_110_n_5,
      S(6) => mem_reg_bram_0_i_111_n_5,
      S(5) => mem_reg_bram_0_i_112_n_5,
      S(4) => mem_reg_bram_0_i_113_n_5,
      S(3) => mem_reg_bram_0_i_114_n_5,
      S(2) => mem_reg_bram_0_i_115_n_5,
      S(1) => mem_reg_bram_0_i_116_n_5,
      S(0) => mem_reg_bram_0_i_117_n_5
    );
mem_reg_bram_0_i_86: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0\(13),
      I1 => \R_1_14_fu_1666_p3__0\(16),
      O => mem_reg_bram_0_i_86_n_5
    );
mem_reg_bram_0_i_87: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0\(12),
      I1 => \R_1_14_fu_1666_p3__0\(15),
      O => mem_reg_bram_0_i_87_n_5
    );
mem_reg_bram_0_i_88: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0\(11),
      I1 => \R_1_14_fu_1666_p3__0\(14),
      O => mem_reg_bram_0_i_88_n_5
    );
mem_reg_bram_0_i_89: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0\(10),
      I1 => \R_1_14_fu_1666_p3__0\(13),
      O => mem_reg_bram_0_i_89_n_5
    );
mem_reg_bram_0_i_90: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0\(9),
      I1 => \R_1_14_fu_1666_p3__0\(12),
      O => mem_reg_bram_0_i_90_n_5
    );
mem_reg_bram_0_i_91: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0\(8),
      I1 => \R_1_14_fu_1666_p3__0\(11),
      O => mem_reg_bram_0_i_91_n_5
    );
mem_reg_bram_0_i_92: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0\(7),
      I1 => \R_1_14_fu_1666_p3__0\(10),
      O => mem_reg_bram_0_i_92_n_5
    );
mem_reg_bram_0_i_93: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0\(6),
      I1 => \R_1_14_fu_1666_p3__0\(9),
      O => mem_reg_bram_0_i_93_n_5
    );
mem_reg_bram_0_i_94: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0\(6),
      I1 => tmp_17_reg_2100,
      I2 => R_1_13_fu_1582_p3(8),
      O => mem_reg_bram_0_i_94_n_5
    );
mem_reg_bram_0_i_95: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0\(5),
      I1 => tmp_17_reg_2100,
      I2 => R_1_13_fu_1582_p3(7),
      O => mem_reg_bram_0_i_95_n_5
    );
mem_reg_bram_0_i_96: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0\(4),
      I1 => tmp_17_reg_2100,
      I2 => R_1_13_fu_1582_p3(6),
      O => mem_reg_bram_0_i_96_n_5
    );
mem_reg_bram_0_i_97: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0\(3),
      I1 => tmp_17_reg_2100,
      I2 => R_1_13_fu_1582_p3(5),
      O => mem_reg_bram_0_i_97_n_5
    );
mem_reg_bram_0_i_98: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0\(2),
      I1 => tmp_17_reg_2100,
      I2 => R_1_13_fu_1582_p3(4),
      O => mem_reg_bram_0_i_98_n_5
    );
mem_reg_bram_0_i_99: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0\(1),
      I1 => tmp_17_reg_2100,
      I2 => R_1_13_fu_1582_p3(3),
      O => mem_reg_bram_0_i_99_n_5
    );
\mem_reg_bram_1_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => icmp_ln79_reg_1822_pp0_iter8_reg,
      I1 => ap_enable_reg_pp0_iter9_reg_n_5,
      I2 => ap_block_pp0_stage0_11001,
      I3 => Q(0),
      O => \icmp_ln79_reg_1822_pp0_iter8_reg_reg[0]_0\(0)
    );
mem_reg_bram_2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => icmp_ln79_reg_1822_pp0_iter8_reg,
      I1 => ap_enable_reg_pp0_iter9_reg_n_5,
      I2 => ap_block_pp0_stage0_11001,
      O => \icmp_ln79_reg_1822_pp0_iter8_reg_reg[0]_1\(0)
    );
mul_mul_16s_16s_32_4_1_U53: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mul_mul_16s_16s_32_4_1
     port map (
      A(10 downto 0) => A(10 downto 0),
      PCOUT(47) => mul_mul_16s_16s_32_4_1_U53_n_5,
      PCOUT(46) => mul_mul_16s_16s_32_4_1_U53_n_6,
      PCOUT(45) => mul_mul_16s_16s_32_4_1_U53_n_7,
      PCOUT(44) => mul_mul_16s_16s_32_4_1_U53_n_8,
      PCOUT(43) => mul_mul_16s_16s_32_4_1_U53_n_9,
      PCOUT(42) => mul_mul_16s_16s_32_4_1_U53_n_10,
      PCOUT(41) => mul_mul_16s_16s_32_4_1_U53_n_11,
      PCOUT(40) => mul_mul_16s_16s_32_4_1_U53_n_12,
      PCOUT(39) => mul_mul_16s_16s_32_4_1_U53_n_13,
      PCOUT(38) => mul_mul_16s_16s_32_4_1_U53_n_14,
      PCOUT(37) => mul_mul_16s_16s_32_4_1_U53_n_15,
      PCOUT(36) => mul_mul_16s_16s_32_4_1_U53_n_16,
      PCOUT(35) => mul_mul_16s_16s_32_4_1_U53_n_17,
      PCOUT(34) => mul_mul_16s_16s_32_4_1_U53_n_18,
      PCOUT(33) => mul_mul_16s_16s_32_4_1_U53_n_19,
      PCOUT(32) => mul_mul_16s_16s_32_4_1_U53_n_20,
      PCOUT(31) => mul_mul_16s_16s_32_4_1_U53_n_21,
      PCOUT(30) => mul_mul_16s_16s_32_4_1_U53_n_22,
      PCOUT(29) => mul_mul_16s_16s_32_4_1_U53_n_23,
      PCOUT(28) => mul_mul_16s_16s_32_4_1_U53_n_24,
      PCOUT(27) => mul_mul_16s_16s_32_4_1_U53_n_25,
      PCOUT(26) => mul_mul_16s_16s_32_4_1_U53_n_26,
      PCOUT(25) => mul_mul_16s_16s_32_4_1_U53_n_27,
      PCOUT(24) => mul_mul_16s_16s_32_4_1_U53_n_28,
      PCOUT(23) => mul_mul_16s_16s_32_4_1_U53_n_29,
      PCOUT(22) => mul_mul_16s_16s_32_4_1_U53_n_30,
      PCOUT(21) => mul_mul_16s_16s_32_4_1_U53_n_31,
      PCOUT(20) => mul_mul_16s_16s_32_4_1_U53_n_32,
      PCOUT(19) => mul_mul_16s_16s_32_4_1_U53_n_33,
      PCOUT(18) => mul_mul_16s_16s_32_4_1_U53_n_34,
      PCOUT(17) => mul_mul_16s_16s_32_4_1_U53_n_35,
      PCOUT(16) => mul_mul_16s_16s_32_4_1_U53_n_36,
      PCOUT(15) => mul_mul_16s_16s_32_4_1_U53_n_37,
      PCOUT(14) => mul_mul_16s_16s_32_4_1_U53_n_38,
      PCOUT(13) => mul_mul_16s_16s_32_4_1_U53_n_39,
      PCOUT(12) => mul_mul_16s_16s_32_4_1_U53_n_40,
      PCOUT(11) => mul_mul_16s_16s_32_4_1_U53_n_41,
      PCOUT(10) => mul_mul_16s_16s_32_4_1_U53_n_42,
      PCOUT(9) => mul_mul_16s_16s_32_4_1_U53_n_43,
      PCOUT(8) => mul_mul_16s_16s_32_4_1_U53_n_44,
      PCOUT(7) => mul_mul_16s_16s_32_4_1_U53_n_45,
      PCOUT(6) => mul_mul_16s_16s_32_4_1_U53_n_46,
      PCOUT(5) => mul_mul_16s_16s_32_4_1_U53_n_47,
      PCOUT(4) => mul_mul_16s_16s_32_4_1_U53_n_48,
      PCOUT(3) => mul_mul_16s_16s_32_4_1_U53_n_49,
      PCOUT(2) => mul_mul_16s_16s_32_4_1_U53_n_50,
      PCOUT(1) => mul_mul_16s_16s_32_4_1_U53_n_51,
      PCOUT(0) => mul_mul_16s_16s_32_4_1_U53_n_52,
      ap_clk => ap_clk,
      p_3_in => p_3_in
    );
\select_ln3450_2_reg_1909_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln3471_reg_18580,
      D => select_ln3450_2_fu_654_p3(0),
      Q => R_1_4_cast_fu_780_p1(2),
      R => '0'
    );
\select_ln3450_2_reg_1909_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln3471_reg_18580,
      D => select_ln3450_2_fu_654_p3(10),
      Q => R_1_4_cast_fu_780_p1(12),
      R => '0'
    );
\select_ln3450_2_reg_1909_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln3471_reg_18580,
      D => select_ln3450_2_fu_654_p3(1),
      Q => R_1_4_cast_fu_780_p1(3),
      R => '0'
    );
\select_ln3450_2_reg_1909_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln3471_reg_18580,
      D => select_ln3450_2_fu_654_p3(2),
      Q => R_1_4_cast_fu_780_p1(4),
      R => '0'
    );
\select_ln3450_2_reg_1909_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln3471_reg_18580,
      D => select_ln3450_2_fu_654_p3(3),
      Q => R_1_4_cast_fu_780_p1(5),
      R => '0'
    );
\select_ln3450_2_reg_1909_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln3471_reg_18580,
      D => select_ln3450_2_fu_654_p3(4),
      Q => R_1_4_cast_fu_780_p1(6),
      R => '0'
    );
\select_ln3450_2_reg_1909_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln3471_reg_18580,
      D => select_ln3450_2_fu_654_p3(5),
      Q => R_1_4_cast_fu_780_p1(7),
      R => '0'
    );
\select_ln3450_2_reg_1909_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln3471_reg_18580,
      D => select_ln3450_2_fu_654_p3(6),
      Q => R_1_4_cast_fu_780_p1(8),
      R => '0'
    );
\select_ln3450_2_reg_1909_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln3471_reg_18580,
      D => select_ln3450_2_fu_654_p3(7),
      Q => R_1_4_cast_fu_780_p1(9),
      R => '0'
    );
\select_ln3450_2_reg_1909_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln3471_reg_18580,
      D => select_ln3450_2_fu_654_p3(8),
      Q => R_1_4_cast_fu_780_p1(10),
      R => '0'
    );
\select_ln3450_2_reg_1909_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln3471_reg_18580,
      D => select_ln3450_2_fu_654_p3(9),
      Q => R_1_4_cast_fu_780_p1(11),
      R => '0'
    );
\select_ln3450_6_reg_2027[14]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => select_ln3450_5_fu_984_p3(6),
      I1 => tmpQ_4_fu_784_p6(5),
      I2 => xor_ln3471_5_fu_1000_p2,
      O => \select_ln3450_6_reg_2027[14]_i_10_n_5\
    );
\select_ln3450_6_reg_2027[14]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => select_ln3450_5_fu_984_p3(5),
      I1 => tmpQ_4_fu_784_p6(4),
      I2 => xor_ln3471_5_fu_1000_p2,
      O => \select_ln3450_6_reg_2027[14]_i_11_n_5\
    );
\select_ln3450_6_reg_2027[14]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => select_ln3450_4_fu_904_p3(4),
      I1 => tmpQ_4_fu_784_p6(4),
      I2 => xor_ln3471_4_fu_920_p2,
      O => \select_ln3450_6_reg_2027[14]_i_12_n_5\
    );
\select_ln3450_6_reg_2027[14]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => select_ln3450_4_fu_904_p3(3),
      I1 => tmpQ_4_fu_784_p6(3),
      I2 => xor_ln3471_4_fu_920_p2,
      O => \select_ln3450_6_reg_2027[14]_i_13_n_5\
    );
\select_ln3450_6_reg_2027[14]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => select_ln3450_4_fu_904_p3(2),
      I1 => tmp_7_reg_1914,
      I2 => xor_ln3471_4_fu_920_p2,
      O => \select_ln3450_6_reg_2027[14]_i_14_n_5\
    );
\select_ln3450_6_reg_2027[14]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => select_ln3450_4_fu_904_p3(1),
      I1 => xor_ln3471_3_fu_842_p2,
      I2 => xor_ln3471_4_fu_920_p2,
      O => \select_ln3450_6_reg_2027[14]_i_15_n_5\
    );
\select_ln3450_6_reg_2027[14]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_6_cast_reg_1930(1),
      O => \select_ln3450_6_reg_2027[14]_i_16_n_5\
    );
\select_ln3450_6_reg_2027[14]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_6_cast_reg_1930(0),
      I1 => xor_ln3471_4_fu_920_p2,
      O => \select_ln3450_6_reg_2027[14]_i_17_n_5\
    );
\select_ln3450_6_reg_2027[14]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => xor_ln3471_5_fu_1000_p2,
      O => select_ln3450_5_fu_984_p3(20)
    );
\select_ln3450_6_reg_2027[14]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_5_fu_984_p3(11),
      I1 => select_ln3450_5_fu_984_p3(12),
      O => \select_ln3450_6_reg_2027[14]_i_4_n_5\
    );
\select_ln3450_6_reg_2027[14]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_5_fu_984_p3(10),
      I1 => select_ln3450_5_fu_984_p3(11),
      O => \select_ln3450_6_reg_2027[14]_i_5_n_5\
    );
\select_ln3450_6_reg_2027[14]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_5_fu_984_p3(9),
      I1 => select_ln3450_5_fu_984_p3(10),
      O => \select_ln3450_6_reg_2027[14]_i_6_n_5\
    );
\select_ln3450_6_reg_2027[14]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_5_fu_984_p3(8),
      I1 => select_ln3450_5_fu_984_p3(9),
      O => \select_ln3450_6_reg_2027[14]_i_7_n_5\
    );
\select_ln3450_6_reg_2027[14]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => xor_ln3471_5_fu_1000_p2,
      I1 => select_ln3450_5_fu_984_p3(8),
      O => \select_ln3450_6_reg_2027[14]_i_8_n_5\
    );
\select_ln3450_6_reg_2027[14]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => xor_ln3471_5_fu_1000_p2,
      I1 => select_ln3450_5_fu_984_p3(7),
      O => \select_ln3450_6_reg_2027[14]_i_9_n_5\
    );
\select_ln3450_6_reg_2027[22]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => select_ln3450_5_fu_984_p3(19),
      I1 => xor_ln3471_5_fu_1000_p2,
      O => \select_ln3450_6_reg_2027[22]_i_2_n_5\
    );
\select_ln3450_6_reg_2027[22]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_5_fu_984_p3(18),
      I1 => select_ln3450_5_fu_984_p3(19),
      O => \select_ln3450_6_reg_2027[22]_i_3_n_5\
    );
\select_ln3450_6_reg_2027[22]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_5_fu_984_p3(17),
      I1 => select_ln3450_5_fu_984_p3(18),
      O => \select_ln3450_6_reg_2027[22]_i_4_n_5\
    );
\select_ln3450_6_reg_2027[22]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_5_fu_984_p3(16),
      I1 => select_ln3450_5_fu_984_p3(17),
      O => \select_ln3450_6_reg_2027[22]_i_5_n_5\
    );
\select_ln3450_6_reg_2027[22]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_5_fu_984_p3(15),
      I1 => select_ln3450_5_fu_984_p3(16),
      O => \select_ln3450_6_reg_2027[22]_i_6_n_5\
    );
\select_ln3450_6_reg_2027[22]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_5_fu_984_p3(14),
      I1 => select_ln3450_5_fu_984_p3(15),
      O => \select_ln3450_6_reg_2027[22]_i_7_n_5\
    );
\select_ln3450_6_reg_2027[22]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_5_fu_984_p3(13),
      I1 => select_ln3450_5_fu_984_p3(14),
      O => \select_ln3450_6_reg_2027[22]_i_8_n_5\
    );
\select_ln3450_6_reg_2027[22]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_5_fu_984_p3(12),
      I1 => select_ln3450_5_fu_984_p3(13),
      O => \select_ln3450_6_reg_2027[22]_i_9_n_5\
    );
\select_ln3450_6_reg_2027[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => select_ln3450_5_fu_984_p3(4),
      I1 => tmpQ_4_fu_784_p6(3),
      I2 => xor_ln3471_5_fu_1000_p2,
      O => \select_ln3450_6_reg_2027[6]_i_2_n_5\
    );
\select_ln3450_6_reg_2027[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => select_ln3450_5_fu_984_p3(3),
      I1 => tmp_7_reg_1914,
      I2 => xor_ln3471_5_fu_1000_p2,
      O => \select_ln3450_6_reg_2027[6]_i_3_n_5\
    );
\select_ln3450_6_reg_2027[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => select_ln3450_5_fu_984_p3(2),
      I1 => xor_ln3471_3_fu_842_p2,
      I2 => xor_ln3471_5_fu_1000_p2,
      O => \select_ln3450_6_reg_2027[6]_i_4_n_5\
    );
\select_ln3450_6_reg_2027[6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => select_ln3450_5_fu_984_p3(1),
      I1 => xor_ln3471_4_fu_920_p2,
      I2 => xor_ln3471_5_fu_1000_p2,
      O => \select_ln3450_6_reg_2027[6]_i_5_n_5\
    );
\select_ln3450_6_reg_2027[6]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_7_cast_reg_1935(1),
      O => \select_ln3450_6_reg_2027[6]_i_6_n_5\
    );
\select_ln3450_6_reg_2027[6]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_7_cast_reg_1935(0),
      I1 => xor_ln3471_5_fu_1000_p2,
      O => \select_ln3450_6_reg_2027[6]_i_7_n_5\
    );
\select_ln3450_6_reg_2027_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln3450_6_reg_20270,
      D => select_ln3450_6_fu_1066_p3(0),
      Q => R_1_8_cast_fu_1093_p1(2),
      R => '0'
    );
\select_ln3450_6_reg_2027_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln3450_6_reg_20270,
      D => select_ln3450_6_fu_1066_p3(10),
      Q => R_1_8_cast_fu_1093_p1(12),
      R => '0'
    );
\select_ln3450_6_reg_2027_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln3450_6_reg_20270,
      D => select_ln3450_6_fu_1066_p3(11),
      Q => R_1_8_cast_fu_1093_p1(13),
      R => '0'
    );
\select_ln3450_6_reg_2027_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln3450_6_reg_20270,
      D => select_ln3450_6_fu_1066_p3(12),
      Q => R_1_8_cast_fu_1093_p1(14),
      R => '0'
    );
\select_ln3450_6_reg_2027_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln3450_6_reg_20270,
      D => select_ln3450_6_fu_1066_p3(13),
      Q => R_1_8_cast_fu_1093_p1(15),
      R => '0'
    );
\select_ln3450_6_reg_2027_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln3450_6_reg_20270,
      D => select_ln3450_6_fu_1066_p3(14),
      Q => R_1_8_cast_fu_1093_p1(16),
      R => '0'
    );
\select_ln3450_6_reg_2027_reg[14]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \select_ln3450_6_reg_2027_reg[6]_i_1_n_5\,
      CI_TOP => '0',
      CO(7) => \select_ln3450_6_reg_2027_reg[14]_i_1_n_5\,
      CO(6) => \select_ln3450_6_reg_2027_reg[14]_i_1_n_6\,
      CO(5) => \select_ln3450_6_reg_2027_reg[14]_i_1_n_7\,
      CO(4) => \select_ln3450_6_reg_2027_reg[14]_i_1_n_8\,
      CO(3) => \select_ln3450_6_reg_2027_reg[14]_i_1_n_9\,
      CO(2) => \select_ln3450_6_reg_2027_reg[14]_i_1_n_10\,
      CO(1) => \select_ln3450_6_reg_2027_reg[14]_i_1_n_11\,
      CO(0) => \select_ln3450_6_reg_2027_reg[14]_i_1_n_12\,
      DI(7 downto 4) => select_ln3450_5_fu_984_p3(11 downto 8),
      DI(3) => select_ln3450_5_fu_984_p3(20),
      DI(2) => xor_ln3471_5_fu_1000_p2,
      DI(1 downto 0) => select_ln3450_5_fu_984_p3(6 downto 5),
      O(7 downto 0) => select_ln3450_6_fu_1066_p3(14 downto 7),
      S(7) => \select_ln3450_6_reg_2027[14]_i_4_n_5\,
      S(6) => \select_ln3450_6_reg_2027[14]_i_5_n_5\,
      S(5) => \select_ln3450_6_reg_2027[14]_i_6_n_5\,
      S(4) => \select_ln3450_6_reg_2027[14]_i_7_n_5\,
      S(3) => \select_ln3450_6_reg_2027[14]_i_8_n_5\,
      S(2) => \select_ln3450_6_reg_2027[14]_i_9_n_5\,
      S(1) => \select_ln3450_6_reg_2027[14]_i_10_n_5\,
      S(0) => \select_ln3450_6_reg_2027[14]_i_11_n_5\
    );
\select_ln3450_6_reg_2027_reg[14]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => xor_ln3471_4_fu_920_p2,
      CI_TOP => '0',
      CO(7) => \select_ln3450_6_reg_2027_reg[14]_i_3_n_5\,
      CO(6) => \select_ln3450_6_reg_2027_reg[14]_i_3_n_6\,
      CO(5) => \select_ln3450_6_reg_2027_reg[14]_i_3_n_7\,
      CO(4) => \select_ln3450_6_reg_2027_reg[14]_i_3_n_8\,
      CO(3) => \select_ln3450_6_reg_2027_reg[14]_i_3_n_9\,
      CO(2) => \select_ln3450_6_reg_2027_reg[14]_i_3_n_10\,
      CO(1) => \select_ln3450_6_reg_2027_reg[14]_i_3_n_11\,
      CO(0) => \select_ln3450_6_reg_2027_reg[14]_i_3_n_12\,
      DI(7 downto 3) => select_ln3450_4_fu_904_p3(4 downto 0),
      DI(2 downto 1) => tmp_6_cast_reg_1930(1 downto 0),
      DI(0) => '0',
      O(7 downto 1) => select_ln3450_5_fu_984_p3(6 downto 0),
      O(0) => \NLW_select_ln3450_6_reg_2027_reg[14]_i_3_O_UNCONNECTED\(0),
      S(7) => \select_ln3450_6_reg_2027[14]_i_12_n_5\,
      S(6) => \select_ln3450_6_reg_2027[14]_i_13_n_5\,
      S(5) => \select_ln3450_6_reg_2027[14]_i_14_n_5\,
      S(4) => \select_ln3450_6_reg_2027[14]_i_15_n_5\,
      S(3) => select_ln3450_4_fu_904_p3(0),
      S(2) => \select_ln3450_6_reg_2027[14]_i_16_n_5\,
      S(1) => \select_ln3450_6_reg_2027[14]_i_17_n_5\,
      S(0) => '1'
    );
\select_ln3450_6_reg_2027_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln3450_6_reg_20270,
      D => select_ln3450_6_fu_1066_p3(15),
      Q => R_1_8_cast_fu_1093_p1(17),
      R => '0'
    );
\select_ln3450_6_reg_2027_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln3450_6_reg_20270,
      D => select_ln3450_6_fu_1066_p3(16),
      Q => R_1_8_cast_fu_1093_p1(18),
      R => '0'
    );
\select_ln3450_6_reg_2027_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln3450_6_reg_20270,
      D => select_ln3450_6_fu_1066_p3(17),
      Q => R_1_8_cast_fu_1093_p1(19),
      R => '0'
    );
\select_ln3450_6_reg_2027_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln3450_6_reg_20270,
      D => select_ln3450_6_fu_1066_p3(18),
      Q => R_1_8_cast_fu_1093_p1(20),
      R => '0'
    );
\select_ln3450_6_reg_2027_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln3450_6_reg_20270,
      D => select_ln3450_6_fu_1066_p3(19),
      Q => R_1_8_cast_fu_1093_p1(21),
      R => '0'
    );
\select_ln3450_6_reg_2027_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln3450_6_reg_20270,
      D => select_ln3450_6_fu_1066_p3(1),
      Q => R_1_8_cast_fu_1093_p1(3),
      R => '0'
    );
\select_ln3450_6_reg_2027_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln3450_6_reg_20270,
      D => select_ln3450_6_fu_1066_p3(20),
      Q => R_1_8_cast_fu_1093_p1(22),
      R => '0'
    );
\select_ln3450_6_reg_2027_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln3450_6_reg_20270,
      D => select_ln3450_6_fu_1066_p3(21),
      Q => R_1_8_cast_fu_1093_p1(23),
      R => '0'
    );
\select_ln3450_6_reg_2027_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln3450_6_reg_20270,
      D => select_ln3450_6_fu_1066_p3(22),
      Q => R_1_8_cast_fu_1093_p1(24),
      R => '0'
    );
\select_ln3450_6_reg_2027_reg[22]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \select_ln3450_6_reg_2027_reg[14]_i_1_n_5\,
      CI_TOP => '0',
      CO(7) => \select_ln3450_6_reg_2027_reg[22]_i_1_n_5\,
      CO(6) => \select_ln3450_6_reg_2027_reg[22]_i_1_n_6\,
      CO(5) => \select_ln3450_6_reg_2027_reg[22]_i_1_n_7\,
      CO(4) => \select_ln3450_6_reg_2027_reg[22]_i_1_n_8\,
      CO(3) => \select_ln3450_6_reg_2027_reg[22]_i_1_n_9\,
      CO(2) => \select_ln3450_6_reg_2027_reg[22]_i_1_n_10\,
      CO(1) => \select_ln3450_6_reg_2027_reg[22]_i_1_n_11\,
      CO(0) => \select_ln3450_6_reg_2027_reg[22]_i_1_n_12\,
      DI(7 downto 0) => select_ln3450_5_fu_984_p3(19 downto 12),
      O(7 downto 0) => select_ln3450_6_fu_1066_p3(22 downto 15),
      S(7) => \select_ln3450_6_reg_2027[22]_i_2_n_5\,
      S(6) => \select_ln3450_6_reg_2027[22]_i_3_n_5\,
      S(5) => \select_ln3450_6_reg_2027[22]_i_4_n_5\,
      S(4) => \select_ln3450_6_reg_2027[22]_i_5_n_5\,
      S(3) => \select_ln3450_6_reg_2027[22]_i_6_n_5\,
      S(2) => \select_ln3450_6_reg_2027[22]_i_7_n_5\,
      S(1) => \select_ln3450_6_reg_2027[22]_i_8_n_5\,
      S(0) => \select_ln3450_6_reg_2027[22]_i_9_n_5\
    );
\select_ln3450_6_reg_2027_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln3450_6_reg_20270,
      D => select_ln3450_6_fu_1066_p3(23),
      Q => R_1_8_cast_fu_1093_p1(25),
      R => '0'
    );
\select_ln3450_6_reg_2027_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \select_ln3450_6_reg_2027_reg[22]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_select_ln3450_6_reg_2027_reg[23]_i_1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_select_ln3450_6_reg_2027_reg[23]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => select_ln3450_6_fu_1066_p3(23),
      S(7 downto 0) => B"00000001"
    );
\select_ln3450_6_reg_2027_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln3450_6_reg_20270,
      D => select_ln3450_6_fu_1066_p3(2),
      Q => R_1_8_cast_fu_1093_p1(4),
      R => '0'
    );
\select_ln3450_6_reg_2027_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln3450_6_reg_20270,
      D => select_ln3450_6_fu_1066_p3(3),
      Q => R_1_8_cast_fu_1093_p1(5),
      R => '0'
    );
\select_ln3450_6_reg_2027_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln3450_6_reg_20270,
      D => select_ln3450_6_fu_1066_p3(4),
      Q => R_1_8_cast_fu_1093_p1(6),
      R => '0'
    );
\select_ln3450_6_reg_2027_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln3450_6_reg_20270,
      D => select_ln3450_6_fu_1066_p3(5),
      Q => R_1_8_cast_fu_1093_p1(7),
      R => '0'
    );
\select_ln3450_6_reg_2027_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln3450_6_reg_20270,
      D => select_ln3450_6_fu_1066_p3(6),
      Q => R_1_8_cast_fu_1093_p1(8),
      R => '0'
    );
\select_ln3450_6_reg_2027_reg[6]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => xor_ln3471_5_fu_1000_p2,
      CI_TOP => '0',
      CO(7) => \select_ln3450_6_reg_2027_reg[6]_i_1_n_5\,
      CO(6) => \select_ln3450_6_reg_2027_reg[6]_i_1_n_6\,
      CO(5) => \select_ln3450_6_reg_2027_reg[6]_i_1_n_7\,
      CO(4) => \select_ln3450_6_reg_2027_reg[6]_i_1_n_8\,
      CO(3) => \select_ln3450_6_reg_2027_reg[6]_i_1_n_9\,
      CO(2) => \select_ln3450_6_reg_2027_reg[6]_i_1_n_10\,
      CO(1) => \select_ln3450_6_reg_2027_reg[6]_i_1_n_11\,
      CO(0) => \select_ln3450_6_reg_2027_reg[6]_i_1_n_12\,
      DI(7 downto 3) => select_ln3450_5_fu_984_p3(4 downto 0),
      DI(2 downto 1) => tmp_7_cast_reg_1935(1 downto 0),
      DI(0) => '0',
      O(7 downto 1) => select_ln3450_6_fu_1066_p3(6 downto 0),
      O(0) => \NLW_select_ln3450_6_reg_2027_reg[6]_i_1_O_UNCONNECTED\(0),
      S(7) => \select_ln3450_6_reg_2027[6]_i_2_n_5\,
      S(6) => \select_ln3450_6_reg_2027[6]_i_3_n_5\,
      S(5) => \select_ln3450_6_reg_2027[6]_i_4_n_5\,
      S(4) => \select_ln3450_6_reg_2027[6]_i_5_n_5\,
      S(3) => select_ln3450_5_fu_984_p3(0),
      S(2) => \select_ln3450_6_reg_2027[6]_i_6_n_5\,
      S(1) => \select_ln3450_6_reg_2027[6]_i_7_n_5\,
      S(0) => '1'
    );
\select_ln3450_6_reg_2027_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln3450_6_reg_20270,
      D => select_ln3450_6_fu_1066_p3(7),
      Q => R_1_8_cast_fu_1093_p1(9),
      R => '0'
    );
\select_ln3450_6_reg_2027_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln3450_6_reg_20270,
      D => select_ln3450_6_fu_1066_p3(8),
      Q => R_1_8_cast_fu_1093_p1(10),
      R => '0'
    );
\select_ln3450_6_reg_2027_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln3450_6_reg_20270,
      D => select_ln3450_6_fu_1066_p3(9),
      Q => R_1_8_cast_fu_1093_p1(11),
      R => '0'
    );
\tmp_10_cast_reg_1950_pp0_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_10_cast_reg_1950(0),
      Q => tmp_10_cast_reg_1950_pp0_iter6_reg(0),
      R => '0'
    );
\tmp_10_cast_reg_1950_pp0_iter6_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_10_cast_reg_1950(1),
      Q => tmp_10_cast_reg_1950_pp0_iter6_reg(1),
      R => '0'
    );
\tmp_10_cast_reg_1950_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln3471_reg_18580,
      D => mac_muladd_16s_16s_32s_32_4_1_U54_n_18,
      Q => tmp_10_cast_reg_1950(0),
      R => '0'
    );
\tmp_10_cast_reg_1950_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln3471_reg_18580,
      D => mac_muladd_16s_16s_32s_32_4_1_U54_n_17,
      Q => tmp_10_cast_reg_1950(1),
      R => '0'
    );
\tmp_11_cast_reg_1955_pp0_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_11_cast_reg_1955(0),
      Q => tmp_11_cast_reg_1955_pp0_iter6_reg(0),
      R => '0'
    );
\tmp_11_cast_reg_1955_pp0_iter6_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_11_cast_reg_1955(1),
      Q => tmp_11_cast_reg_1955_pp0_iter6_reg(1),
      R => '0'
    );
\tmp_11_cast_reg_1955_pp0_iter7_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_11_cast_reg_1955_pp0_iter6_reg(0),
      Q => R_1_10_fu_1330_p3(0),
      R => '0'
    );
\tmp_11_cast_reg_1955_pp0_iter7_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_11_cast_reg_1955_pp0_iter6_reg(1),
      Q => R_1_10_fu_1330_p3(1),
      R => '0'
    );
\tmp_11_cast_reg_1955_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln3471_reg_18580,
      D => mac_muladd_16s_16s_32s_32_4_1_U54_n_20,
      Q => tmp_11_cast_reg_1955(0),
      R => '0'
    );
\tmp_11_cast_reg_1955_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln3471_reg_18580,
      D => mac_muladd_16s_16s_32s_32_4_1_U54_n_19,
      Q => tmp_11_cast_reg_1955(1),
      R => '0'
    );
\tmp_12_cast_reg_1960_pp0_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_12_cast_reg_1960(0),
      Q => tmp_12_cast_reg_1960_pp0_iter6_reg(0),
      R => '0'
    );
\tmp_12_cast_reg_1960_pp0_iter6_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_12_cast_reg_1960(1),
      Q => tmp_12_cast_reg_1960_pp0_iter6_reg(1),
      R => '0'
    );
\tmp_12_cast_reg_1960_pp0_iter7_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_12_cast_reg_1960_pp0_iter6_reg(0),
      Q => tmp_12_cast_reg_1960_pp0_iter7_reg(0),
      R => '0'
    );
\tmp_12_cast_reg_1960_pp0_iter7_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_12_cast_reg_1960_pp0_iter6_reg(1),
      Q => tmp_12_cast_reg_1960_pp0_iter7_reg(1),
      R => '0'
    );
\tmp_12_cast_reg_1960_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln3471_reg_18580,
      D => mac_muladd_16s_16s_32s_32_4_1_U54_n_22,
      Q => tmp_12_cast_reg_1960(0),
      R => '0'
    );
\tmp_12_cast_reg_1960_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln3471_reg_18580,
      D => mac_muladd_16s_16s_32s_32_4_1_U54_n_21,
      Q => tmp_12_cast_reg_1960(1),
      R => '0'
    );
\tmp_1313_cast_reg_1965_pp0_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_1313_cast_reg_1965(0),
      Q => tmp_1313_cast_reg_1965_pp0_iter6_reg(0),
      R => '0'
    );
\tmp_1313_cast_reg_1965_pp0_iter6_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_1313_cast_reg_1965(1),
      Q => tmp_1313_cast_reg_1965_pp0_iter6_reg(1),
      R => '0'
    );
\tmp_1313_cast_reg_1965_pp0_iter7_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_1313_cast_reg_1965_pp0_iter6_reg(0),
      Q => tmp_1313_cast_reg_1965_pp0_iter7_reg(0),
      R => '0'
    );
\tmp_1313_cast_reg_1965_pp0_iter7_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_1313_cast_reg_1965_pp0_iter6_reg(1),
      Q => tmp_1313_cast_reg_1965_pp0_iter7_reg(1),
      R => '0'
    );
\tmp_1313_cast_reg_1965_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln3471_reg_18580,
      D => mac_muladd_16s_16s_32s_32_4_1_U54_n_24,
      Q => tmp_1313_cast_reg_1965(0),
      R => '0'
    );
\tmp_1313_cast_reg_1965_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln3471_reg_18580,
      D => mac_muladd_16s_16s_32s_32_4_1_U54_n_23,
      Q => tmp_1313_cast_reg_1965(1),
      R => '0'
    );
\tmp_14_cast_reg_1970[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => icmp_ln79_reg_1822_pp0_iter4_reg,
      I1 => ap_block_pp0_stage0_11001,
      O => icmp_ln3471_reg_18580
    );
\tmp_14_cast_reg_1970_pp0_iter7_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => tmp_14_cast_reg_1970(0),
      Q => \tmp_14_cast_reg_1970_pp0_iter7_reg_reg[0]_srl2_n_5\
    );
\tmp_14_cast_reg_1970_pp0_iter7_reg_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => tmp_14_cast_reg_1970(1),
      Q => \tmp_14_cast_reg_1970_pp0_iter7_reg_reg[1]_srl2_n_5\
    );
\tmp_14_cast_reg_1970_pp0_iter8_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_14_cast_reg_1970_pp0_iter7_reg_reg[0]_srl2_n_5\,
      Q => R_1_13_fu_1582_p3(0),
      R => '0'
    );
\tmp_14_cast_reg_1970_pp0_iter8_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_14_cast_reg_1970_pp0_iter7_reg_reg[1]_srl2_n_5\,
      Q => R_1_13_fu_1582_p3(1),
      R => '0'
    );
\tmp_14_cast_reg_1970_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln3471_reg_18580,
      D => p_0_in(0),
      Q => tmp_14_cast_reg_1970(0),
      R => '0'
    );
\tmp_14_cast_reg_1970_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln3471_reg_18580,
      D => p_0_in(1),
      Q => tmp_14_cast_reg_1970(1),
      R => '0'
    );
\tmp_14_reg_2068_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_reg_20740,
      D => \empty_reg_2074_reg[29]_i_2_n_14\,
      Q => tmp_14_reg_2068,
      R => '0'
    );
\tmp_17_reg_2100_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_82_reg_21060,
      D => \empty_82_reg_2106_reg[29]_i_2_n_14\,
      Q => tmp_17_reg_2100,
      R => '0'
    );
\tmp_4_cast_reg_1920_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln3471_reg_18580,
      D => mac_muladd_16s_16s_32s_32_4_1_U54_n_6,
      Q => R_1_4_cast_fu_780_p1(0),
      R => '0'
    );
\tmp_4_cast_reg_1920_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln3471_reg_18580,
      D => mac_muladd_16s_16s_32s_32_4_1_U54_n_5,
      Q => R_1_4_cast_fu_780_p1(1),
      R => '0'
    );
\tmp_5_cast_reg_1925_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln3471_reg_18580,
      D => mac_muladd_16s_16s_32s_32_4_1_U54_n_8,
      Q => tmp_5_cast_reg_1925(0),
      R => '0'
    );
\tmp_5_cast_reg_1925_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln3471_reg_18580,
      D => mac_muladd_16s_16s_32s_32_4_1_U54_n_7,
      Q => tmp_5_cast_reg_1925(1),
      R => '0'
    );
\tmp_6_cast_reg_1930_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln3471_reg_18580,
      D => mac_muladd_16s_16s_32s_32_4_1_U54_n_10,
      Q => tmp_6_cast_reg_1930(0),
      R => '0'
    );
\tmp_6_cast_reg_1930_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln3471_reg_18580,
      D => mac_muladd_16s_16s_32s_32_4_1_U54_n_9,
      Q => tmp_6_cast_reg_1930(1),
      R => '0'
    );
\tmp_7_cast_reg_1935_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln3471_reg_18580,
      D => mac_muladd_16s_16s_32s_32_4_1_U54_n_12,
      Q => tmp_7_cast_reg_1935(0),
      R => '0'
    );
\tmp_7_cast_reg_1935_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln3471_reg_18580,
      D => mac_muladd_16s_16s_32s_32_4_1_U54_n_11,
      Q => tmp_7_cast_reg_1935(1),
      R => '0'
    );
\tmp_7_reg_1914_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln3471_reg_18580,
      D => select_ln3450_2_fu_654_p3(11),
      Q => tmp_7_reg_1914,
      R => '0'
    );
\tmp_8_cast_reg_1940_pp0_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_8_cast_reg_1940(0),
      Q => R_1_8_cast_fu_1093_p1(0),
      R => '0'
    );
\tmp_8_cast_reg_1940_pp0_iter6_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_8_cast_reg_1940(1),
      Q => R_1_8_cast_fu_1093_p1(1),
      R => '0'
    );
\tmp_8_cast_reg_1940_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln3471_reg_18580,
      D => mac_muladd_16s_16s_32s_32_4_1_U54_n_14,
      Q => tmp_8_cast_reg_1940(0),
      R => '0'
    );
\tmp_8_cast_reg_1940_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln3471_reg_18580,
      D => mac_muladd_16s_16s_32s_32_4_1_U54_n_13,
      Q => tmp_8_cast_reg_1940(1),
      R => '0'
    );
\tmp_9_cast_reg_1945_pp0_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_9_cast_reg_1945(0),
      Q => tmp_9_cast_reg_1945_pp0_iter6_reg(0),
      R => '0'
    );
\tmp_9_cast_reg_1945_pp0_iter6_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_9_cast_reg_1945(1),
      Q => tmp_9_cast_reg_1945_pp0_iter6_reg(1),
      R => '0'
    );
\tmp_9_cast_reg_1945_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln3471_reg_18580,
      D => mac_muladd_16s_16s_32s_32_4_1_U54_n_16,
      Q => tmp_9_cast_reg_1945(0),
      R => '0'
    );
\tmp_9_cast_reg_1945_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln3471_reg_18580,
      D => mac_muladd_16s_16s_32s_32_4_1_U54_n_15,
      Q => tmp_9_cast_reg_1945(1),
      R => '0'
    );
\trunc_ln67_reg_1853_pp0_iter7_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln67_reg_1853(0),
      Q => \trunc_ln67_reg_1853_pp0_iter7_reg_reg[0]_srl2_n_5\
    );
\trunc_ln67_reg_1853_pp0_iter7_reg_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln67_reg_1853(1),
      Q => \trunc_ln67_reg_1853_pp0_iter7_reg_reg[1]_srl2_n_5\
    );
\trunc_ln67_reg_1853_pp0_iter8_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln67_reg_1853_pp0_iter7_reg_reg[0]_srl2_n_5\,
      Q => R_1_14_fu_1666_p3(0),
      R => '0'
    );
\trunc_ln67_reg_1853_pp0_iter8_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln67_reg_1853_pp0_iter7_reg_reg[1]_srl2_n_5\,
      Q => R_1_14_fu_1666_p3(1),
      R => '0'
    );
\trunc_ln67_reg_1853_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln3471_reg_18580,
      D => mac_muladd_16s_16s_32s_32_4_1_U54_n_28,
      Q => trunc_ln67_reg_1853(0),
      R => '0'
    );
\trunc_ln67_reg_1853_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln3471_reg_18580,
      D => mac_muladd_16s_16s_32s_32_4_1_U54_n_27,
      Q => trunc_ln67_reg_1853(1),
      R => '0'
    );
\waddr[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => icmp_ln79_reg_1822_pp0_iter8_reg,
      I1 => ap_enable_reg_pp0_iter9_reg_n_5,
      I2 => ap_block_pp0_stage0_11001,
      I3 => magnitude_mat_data_full_n,
      O => push
    );
\xor_ln3471_10_reg_2086[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^empty_reg_2074_reg[27]_0\(18),
      O => xor_ln3471_10_fu_1401_p2
    );
\xor_ln3471_10_reg_2086[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_1_10_fu_1330_p3(30),
      I1 => R_1_10_fu_1330_p3(31),
      O => \xor_ln3471_10_reg_2086[0]_i_3_n_5\
    );
\xor_ln3471_10_reg_2086[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_1_10_fu_1330_p3(29),
      I1 => R_1_10_fu_1330_p3(30),
      O => \xor_ln3471_10_reg_2086[0]_i_4_n_5\
    );
\xor_ln3471_10_reg_2086[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_1_10_fu_1330_p3(28),
      I1 => R_1_10_fu_1330_p3(29),
      O => \xor_ln3471_10_reg_2086[0]_i_5_n_5\
    );
\xor_ln3471_10_reg_2086[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_1_10_fu_1330_p3(27),
      I1 => R_1_10_fu_1330_p3(28),
      O => \xor_ln3471_10_reg_2086[0]_i_6_n_5\
    );
\xor_ln3471_10_reg_2086[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_1_10_fu_1330_p3(26),
      I1 => R_1_10_fu_1330_p3(27),
      O => \xor_ln3471_10_reg_2086[0]_i_7_n_5\
    );
\xor_ln3471_10_reg_2086[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_1_10_fu_1330_p3(25),
      I1 => R_1_10_fu_1330_p3(26),
      O => \xor_ln3471_10_reg_2086[0]_i_8_n_5\
    );
\xor_ln3471_10_reg_2086[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_1_10_fu_1330_p3(24),
      I1 => R_1_10_fu_1330_p3(25),
      O => \xor_ln3471_10_reg_2086[0]_i_9_n_5\
    );
\xor_ln3471_10_reg_2086_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_82_reg_21060,
      D => xor_ln3471_10_fu_1401_p2,
      Q => \^icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0\(2),
      R => '0'
    );
\xor_ln3471_10_reg_2086_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_82_reg_2106_reg[29]_i_12_n_5\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_xor_ln3471_10_reg_2086_reg[0]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \xor_ln3471_10_reg_2086_reg[0]_i_2_n_7\,
      CO(4) => \xor_ln3471_10_reg_2086_reg[0]_i_2_n_8\,
      CO(3) => \xor_ln3471_10_reg_2086_reg[0]_i_2_n_9\,
      CO(2) => \xor_ln3471_10_reg_2086_reg[0]_i_2_n_10\,
      CO(1) => \xor_ln3471_10_reg_2086_reg[0]_i_2_n_11\,
      CO(0) => \xor_ln3471_10_reg_2086_reg[0]_i_2_n_12\,
      DI(7 downto 6) => B"00",
      DI(5 downto 0) => R_1_10_fu_1330_p3(29 downto 24),
      O(7) => \NLW_xor_ln3471_10_reg_2086_reg[0]_i_2_O_UNCONNECTED\(7),
      O(6) => \^empty_reg_2074_reg[27]_0\(18),
      O(5) => \NLW_xor_ln3471_10_reg_2086_reg[0]_i_2_O_UNCONNECTED\(5),
      O(4 downto 0) => \^empty_reg_2074_reg[27]_0\(17 downto 13),
      S(7) => '0',
      S(6) => \xor_ln3471_10_reg_2086[0]_i_3_n_5\,
      S(5) => \xor_ln3471_10_reg_2086[0]_i_4_n_5\,
      S(4) => \xor_ln3471_10_reg_2086[0]_i_5_n_5\,
      S(3) => \xor_ln3471_10_reg_2086[0]_i_6_n_5\,
      S(2) => \xor_ln3471_10_reg_2086[0]_i_7_n_5\,
      S(1) => \xor_ln3471_10_reg_2086[0]_i_8_n_5\,
      S(0) => \xor_ln3471_10_reg_2086[0]_i_9_n_5\
    );
\xor_ln3471_11_reg_2093[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => select_ln3450_11_fu_1470_p3(31),
      O => xor_ln3471_11_fu_1486_p2
    );
\xor_ln3471_11_reg_2093_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_82_reg_21060,
      D => xor_ln3471_11_fu_1486_p2,
      Q => \^icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0\(1),
      R => '0'
    );
\xor_ln3471_1_reg_1892_pp0_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmpQ_4_fu_784_p6(3),
      Q => tmpQ_8_fu_1097_p10(7),
      R => '0'
    );
\xor_ln3471_1_reg_1892_pp0_iter7_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmpQ_8_fu_1097_p10(7),
      Q => tmpQ_10_fu_1336_p13(10),
      R => '0'
    );
\xor_ln3471_1_reg_1892_pp0_iter8_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmpQ_10_fu_1336_p13(10),
      Q => \^icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0\(11),
      R => '0'
    );
\xor_ln3471_1_reg_1892_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln3471_reg_18580,
      D => xor_ln3471_1_fu_583_p2,
      Q => tmpQ_4_fu_784_p6(3),
      R => '0'
    );
\xor_ln3471_2_reg_1975[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_7_reg_1914,
      O => tmpQ_4_fu_784_p6(2)
    );
\xor_ln3471_2_reg_1975_pp0_iter7_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmpQ_8_fu_1097_p10(6),
      Q => tmpQ_10_fu_1336_p13(9),
      R => '0'
    );
\xor_ln3471_2_reg_1975_pp0_iter8_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmpQ_10_fu_1336_p13(9),
      Q => \^icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0\(10),
      R => '0'
    );
\xor_ln3471_2_reg_1975_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln3450_6_reg_20270,
      D => tmpQ_4_fu_784_p6(2),
      Q => tmpQ_8_fu_1097_p10(6),
      R => '0'
    );
\xor_ln3471_3_reg_1988[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_7_reg_1914,
      I1 => R_1_4_cast_fu_780_p1(6),
      O => \xor_ln3471_3_reg_1988[0]_i_10_n_5\
    );
\xor_ln3471_3_reg_1988[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => R_1_4_cast_fu_780_p1(5),
      I1 => tmpQ_4_fu_784_p6(5),
      I2 => tmp_7_reg_1914,
      O => \xor_ln3471_3_reg_1988[0]_i_11_n_5\
    );
\xor_ln3471_3_reg_1988[0]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => R_1_4_cast_fu_780_p1(4),
      I1 => tmpQ_4_fu_784_p6(4),
      I2 => tmp_7_reg_1914,
      O => \xor_ln3471_3_reg_1988[0]_i_12_n_5\
    );
\xor_ln3471_3_reg_1988[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => R_1_4_cast_fu_780_p1(3),
      I1 => tmpQ_4_fu_784_p6(3),
      I2 => tmp_7_reg_1914,
      O => \xor_ln3471_3_reg_1988[0]_i_13_n_5\
    );
\xor_ln3471_3_reg_1988[0]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => R_1_4_cast_fu_780_p1(1),
      O => \xor_ln3471_3_reg_1988[0]_i_14_n_5\
    );
\xor_ln3471_3_reg_1988[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => R_1_4_cast_fu_780_p1(0),
      I1 => tmp_7_reg_1914,
      O => \xor_ln3471_3_reg_1988[0]_i_15_n_5\
    );
\xor_ln3471_3_reg_1988[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_1_4_cast_fu_780_p1(12),
      I1 => tmp_7_reg_1914,
      O => \xor_ln3471_3_reg_1988[0]_i_3_n_5\
    );
\xor_ln3471_3_reg_1988[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_1_4_cast_fu_780_p1(11),
      I1 => R_1_4_cast_fu_780_p1(12),
      O => \xor_ln3471_3_reg_1988[0]_i_4_n_5\
    );
\xor_ln3471_3_reg_1988[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_1_4_cast_fu_780_p1(10),
      I1 => R_1_4_cast_fu_780_p1(11),
      O => \xor_ln3471_3_reg_1988[0]_i_5_n_5\
    );
\xor_ln3471_3_reg_1988[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_1_4_cast_fu_780_p1(9),
      I1 => R_1_4_cast_fu_780_p1(10),
      O => \xor_ln3471_3_reg_1988[0]_i_6_n_5\
    );
\xor_ln3471_3_reg_1988[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_1_4_cast_fu_780_p1(8),
      I1 => R_1_4_cast_fu_780_p1(9),
      O => \xor_ln3471_3_reg_1988[0]_i_7_n_5\
    );
\xor_ln3471_3_reg_1988[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_1_4_cast_fu_780_p1(7),
      I1 => R_1_4_cast_fu_780_p1(8),
      O => \xor_ln3471_3_reg_1988[0]_i_8_n_5\
    );
\xor_ln3471_3_reg_1988[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_7_reg_1914,
      I1 => R_1_4_cast_fu_780_p1(7),
      O => \xor_ln3471_3_reg_1988[0]_i_9_n_5\
    );
\xor_ln3471_3_reg_1988_pp0_iter7_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmpQ_8_fu_1097_p10(5),
      Q => tmpQ_10_fu_1336_p13(8),
      R => '0'
    );
\xor_ln3471_3_reg_1988_pp0_iter8_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmpQ_10_fu_1336_p13(8),
      Q => \^icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0\(9),
      R => '0'
    );
\xor_ln3471_3_reg_1988_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln3450_6_reg_20270,
      D => xor_ln3471_3_fu_842_p2,
      Q => tmpQ_8_fu_1097_p10(5),
      R => '0'
    );
\xor_ln3471_3_reg_1988_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xor_ln3471_3_reg_1988_reg[0]_i_2_n_5\,
      CI_TOP => '0',
      CO(7) => \NLW_xor_ln3471_3_reg_1988_reg[0]_i_1_CO_UNCONNECTED\(7),
      CO(6) => xor_ln3471_3_fu_842_p2,
      CO(5) => \NLW_xor_ln3471_3_reg_1988_reg[0]_i_1_CO_UNCONNECTED\(5),
      CO(4) => \xor_ln3471_3_reg_1988_reg[0]_i_1_n_8\,
      CO(3) => \xor_ln3471_3_reg_1988_reg[0]_i_1_n_9\,
      CO(2) => \xor_ln3471_3_reg_1988_reg[0]_i_1_n_10\,
      CO(1) => \xor_ln3471_3_reg_1988_reg[0]_i_1_n_11\,
      CO(0) => \xor_ln3471_3_reg_1988_reg[0]_i_1_n_12\,
      DI(7 downto 6) => B"00",
      DI(5 downto 0) => R_1_4_cast_fu_780_p1(12 downto 7),
      O(7 downto 6) => \NLW_xor_ln3471_3_reg_1988_reg[0]_i_1_O_UNCONNECTED\(7 downto 6),
      O(5 downto 0) => select_ln3450_3_fu_827_p3(13 downto 8),
      S(7 downto 6) => B"01",
      S(5) => \xor_ln3471_3_reg_1988[0]_i_3_n_5\,
      S(4) => \xor_ln3471_3_reg_1988[0]_i_4_n_5\,
      S(3) => \xor_ln3471_3_reg_1988[0]_i_5_n_5\,
      S(2) => \xor_ln3471_3_reg_1988[0]_i_6_n_5\,
      S(1) => \xor_ln3471_3_reg_1988[0]_i_7_n_5\,
      S(0) => \xor_ln3471_3_reg_1988[0]_i_8_n_5\
    );
\xor_ln3471_3_reg_1988_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => tmpQ_4_fu_784_p6(2),
      CI_TOP => '0',
      CO(7) => \xor_ln3471_3_reg_1988_reg[0]_i_2_n_5\,
      CO(6) => \xor_ln3471_3_reg_1988_reg[0]_i_2_n_6\,
      CO(5) => \xor_ln3471_3_reg_1988_reg[0]_i_2_n_7\,
      CO(4) => \xor_ln3471_3_reg_1988_reg[0]_i_2_n_8\,
      CO(3) => \xor_ln3471_3_reg_1988_reg[0]_i_2_n_9\,
      CO(2) => \xor_ln3471_3_reg_1988_reg[0]_i_2_n_10\,
      CO(1) => \xor_ln3471_3_reg_1988_reg[0]_i_2_n_11\,
      CO(0) => \xor_ln3471_3_reg_1988_reg[0]_i_2_n_12\,
      DI(7) => tmp_7_reg_1914,
      DI(6 downto 0) => R_1_4_cast_fu_780_p1(6 downto 0),
      O(7 downto 0) => select_ln3450_3_fu_827_p3(7 downto 0),
      S(7) => \xor_ln3471_3_reg_1988[0]_i_9_n_5\,
      S(6) => \xor_ln3471_3_reg_1988[0]_i_10_n_5\,
      S(5) => \xor_ln3471_3_reg_1988[0]_i_11_n_5\,
      S(4) => \xor_ln3471_3_reg_1988[0]_i_12_n_5\,
      S(3) => \xor_ln3471_3_reg_1988[0]_i_13_n_5\,
      S(2) => R_1_4_cast_fu_780_p1(2),
      S(1) => \xor_ln3471_3_reg_1988[0]_i_14_n_5\,
      S(0) => \xor_ln3471_3_reg_1988[0]_i_15_n_5\
    );
\xor_ln3471_4_reg_2001[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => select_ln3450_3_fu_827_p3(13),
      I1 => xor_ln3471_3_fu_842_p2,
      O => \xor_ln3471_4_reg_2001[0]_i_2_n_5\
    );
\xor_ln3471_4_reg_2001[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_3_fu_827_p3(12),
      I1 => select_ln3450_3_fu_827_p3(13),
      O => \xor_ln3471_4_reg_2001[0]_i_3_n_5\
    );
\xor_ln3471_4_reg_2001_pp0_iter7_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmpQ_8_fu_1097_p10(4),
      Q => tmpQ_10_fu_1336_p13(7),
      R => '0'
    );
\xor_ln3471_4_reg_2001_pp0_iter8_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmpQ_10_fu_1336_p13(7),
      Q => \^icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0\(8),
      R => '0'
    );
\xor_ln3471_4_reg_2001_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln3450_6_reg_20270,
      D => xor_ln3471_4_fu_920_p2,
      Q => tmpQ_8_fu_1097_p10(4),
      R => '0'
    );
\xor_ln3471_4_reg_2001_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xor_ln3471_5_reg_2014_reg[0]_i_4_n_5\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_xor_ln3471_4_reg_2001_reg[0]_i_1_CO_UNCONNECTED\(7 downto 3),
      CO(2) => xor_ln3471_4_fu_920_p2,
      CO(1) => \NLW_xor_ln3471_4_reg_2001_reg[0]_i_1_CO_UNCONNECTED\(1),
      CO(0) => \xor_ln3471_4_reg_2001_reg[0]_i_1_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => select_ln3450_3_fu_827_p3(13 downto 12),
      O(7 downto 2) => \NLW_xor_ln3471_4_reg_2001_reg[0]_i_1_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => select_ln3450_4_fu_904_p3(16 downto 15),
      S(7 downto 2) => B"000001",
      S(1) => \xor_ln3471_4_reg_2001[0]_i_2_n_5\,
      S(0) => \xor_ln3471_4_reg_2001[0]_i_3_n_5\
    );
\xor_ln3471_5_reg_2014[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => icmp_ln79_reg_1822_pp0_iter5_reg,
      I1 => ap_block_pp0_stage0_11001,
      O => select_ln3450_6_reg_20270
    );
\xor_ln3471_5_reg_2014[0]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => xor_ln3471_4_fu_920_p2,
      O => select_ln3450_4_fu_904_p3(17)
    );
\xor_ln3471_5_reg_2014[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_4_fu_904_p3(11),
      I1 => select_ln3450_4_fu_904_p3(12),
      O => \xor_ln3471_5_reg_2014[0]_i_12_n_5\
    );
\xor_ln3471_5_reg_2014[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_4_fu_904_p3(10),
      I1 => select_ln3450_4_fu_904_p3(11),
      O => \xor_ln3471_5_reg_2014[0]_i_13_n_5\
    );
\xor_ln3471_5_reg_2014[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_4_fu_904_p3(9),
      I1 => select_ln3450_4_fu_904_p3(10),
      O => \xor_ln3471_5_reg_2014[0]_i_14_n_5\
    );
\xor_ln3471_5_reg_2014[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_4_fu_904_p3(8),
      I1 => select_ln3450_4_fu_904_p3(9),
      O => \xor_ln3471_5_reg_2014[0]_i_15_n_5\
    );
\xor_ln3471_5_reg_2014[0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_4_fu_904_p3(7),
      I1 => select_ln3450_4_fu_904_p3(8),
      O => \xor_ln3471_5_reg_2014[0]_i_16_n_5\
    );
\xor_ln3471_5_reg_2014[0]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => xor_ln3471_4_fu_920_p2,
      I1 => select_ln3450_4_fu_904_p3(7),
      O => \xor_ln3471_5_reg_2014[0]_i_17_n_5\
    );
\xor_ln3471_5_reg_2014[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => xor_ln3471_4_fu_920_p2,
      I1 => select_ln3450_4_fu_904_p3(6),
      O => \xor_ln3471_5_reg_2014[0]_i_18_n_5\
    );
\xor_ln3471_5_reg_2014[0]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => select_ln3450_4_fu_904_p3(5),
      I1 => tmpQ_4_fu_784_p6(5),
      I2 => xor_ln3471_4_fu_920_p2,
      O => \xor_ln3471_5_reg_2014[0]_i_19_n_5\
    );
\xor_ln3471_5_reg_2014[0]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => xor_ln3471_3_fu_842_p2,
      O => select_ln3450_3_fu_827_p3(14)
    );
\xor_ln3471_5_reg_2014[0]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_3_fu_827_p3(11),
      I1 => select_ln3450_3_fu_827_p3(12),
      O => \xor_ln3471_5_reg_2014[0]_i_21_n_5\
    );
\xor_ln3471_5_reg_2014[0]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_3_fu_827_p3(10),
      I1 => select_ln3450_3_fu_827_p3(11),
      O => \xor_ln3471_5_reg_2014[0]_i_22_n_5\
    );
\xor_ln3471_5_reg_2014[0]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_3_fu_827_p3(9),
      I1 => select_ln3450_3_fu_827_p3(10),
      O => \xor_ln3471_5_reg_2014[0]_i_23_n_5\
    );
\xor_ln3471_5_reg_2014[0]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_3_fu_827_p3(8),
      I1 => select_ln3450_3_fu_827_p3(9),
      O => \xor_ln3471_5_reg_2014[0]_i_24_n_5\
    );
\xor_ln3471_5_reg_2014[0]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_3_fu_827_p3(7),
      I1 => select_ln3450_3_fu_827_p3(8),
      O => \xor_ln3471_5_reg_2014[0]_i_25_n_5\
    );
\xor_ln3471_5_reg_2014[0]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_3_fu_827_p3(6),
      I1 => select_ln3450_3_fu_827_p3(7),
      O => \xor_ln3471_5_reg_2014[0]_i_26_n_5\
    );
\xor_ln3471_5_reg_2014[0]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => xor_ln3471_3_fu_842_p2,
      I1 => select_ln3450_3_fu_827_p3(6),
      O => \xor_ln3471_5_reg_2014[0]_i_27_n_5\
    );
\xor_ln3471_5_reg_2014[0]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => xor_ln3471_3_fu_842_p2,
      I1 => select_ln3450_3_fu_827_p3(5),
      O => \xor_ln3471_5_reg_2014[0]_i_28_n_5\
    );
\xor_ln3471_5_reg_2014[0]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => select_ln3450_3_fu_827_p3(4),
      I1 => tmpQ_4_fu_784_p6(5),
      I2 => xor_ln3471_3_fu_842_p2,
      O => \xor_ln3471_5_reg_2014[0]_i_29_n_5\
    );
\xor_ln3471_5_reg_2014[0]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => select_ln3450_3_fu_827_p3(3),
      I1 => tmpQ_4_fu_784_p6(4),
      I2 => xor_ln3471_3_fu_842_p2,
      O => \xor_ln3471_5_reg_2014[0]_i_30_n_5\
    );
\xor_ln3471_5_reg_2014[0]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => select_ln3450_3_fu_827_p3(2),
      I1 => tmpQ_4_fu_784_p6(3),
      I2 => xor_ln3471_3_fu_842_p2,
      O => \xor_ln3471_5_reg_2014[0]_i_31_n_5\
    );
\xor_ln3471_5_reg_2014[0]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => select_ln3450_3_fu_827_p3(1),
      I1 => tmp_7_reg_1914,
      I2 => xor_ln3471_3_fu_842_p2,
      O => \xor_ln3471_5_reg_2014[0]_i_32_n_5\
    );
\xor_ln3471_5_reg_2014[0]_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_5_cast_reg_1925(1),
      O => \xor_ln3471_5_reg_2014[0]_i_33_n_5\
    );
\xor_ln3471_5_reg_2014[0]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_5_cast_reg_1925(0),
      I1 => xor_ln3471_3_fu_842_p2,
      O => \xor_ln3471_5_reg_2014[0]_i_34_n_5\
    );
\xor_ln3471_5_reg_2014[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => select_ln3450_4_fu_904_p3(16),
      I1 => xor_ln3471_4_fu_920_p2,
      O => \xor_ln3471_5_reg_2014[0]_i_5_n_5\
    );
\xor_ln3471_5_reg_2014[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_4_fu_904_p3(15),
      I1 => select_ln3450_4_fu_904_p3(16),
      O => \xor_ln3471_5_reg_2014[0]_i_6_n_5\
    );
\xor_ln3471_5_reg_2014[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_4_fu_904_p3(14),
      I1 => select_ln3450_4_fu_904_p3(15),
      O => \xor_ln3471_5_reg_2014[0]_i_7_n_5\
    );
\xor_ln3471_5_reg_2014[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_4_fu_904_p3(13),
      I1 => select_ln3450_4_fu_904_p3(14),
      O => \xor_ln3471_5_reg_2014[0]_i_8_n_5\
    );
\xor_ln3471_5_reg_2014[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_4_fu_904_p3(12),
      I1 => select_ln3450_4_fu_904_p3(13),
      O => \xor_ln3471_5_reg_2014[0]_i_9_n_5\
    );
\xor_ln3471_5_reg_2014_pp0_iter7_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmpQ_8_fu_1097_p10(3),
      Q => tmpQ_10_fu_1336_p13(6),
      R => '0'
    );
\xor_ln3471_5_reg_2014_pp0_iter8_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmpQ_10_fu_1336_p13(6),
      Q => \^icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0\(7),
      R => '0'
    );
\xor_ln3471_5_reg_2014_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln3450_6_reg_20270,
      D => xor_ln3471_5_fu_1000_p2,
      Q => tmpQ_8_fu_1097_p10(3),
      R => '0'
    );
\xor_ln3471_5_reg_2014_reg[0]_i_11\: unisim.vcomponents.CARRY8
     port map (
      CI => xor_ln3471_3_fu_842_p2,
      CI_TOP => '0',
      CO(7) => \xor_ln3471_5_reg_2014_reg[0]_i_11_n_5\,
      CO(6) => \xor_ln3471_5_reg_2014_reg[0]_i_11_n_6\,
      CO(5) => \xor_ln3471_5_reg_2014_reg[0]_i_11_n_7\,
      CO(4) => \xor_ln3471_5_reg_2014_reg[0]_i_11_n_8\,
      CO(3) => \xor_ln3471_5_reg_2014_reg[0]_i_11_n_9\,
      CO(2) => \xor_ln3471_5_reg_2014_reg[0]_i_11_n_10\,
      CO(1) => \xor_ln3471_5_reg_2014_reg[0]_i_11_n_11\,
      CO(0) => \xor_ln3471_5_reg_2014_reg[0]_i_11_n_12\,
      DI(7 downto 3) => select_ln3450_3_fu_827_p3(4 downto 0),
      DI(2 downto 1) => tmp_5_cast_reg_1925(1 downto 0),
      DI(0) => '0',
      O(7 downto 1) => select_ln3450_4_fu_904_p3(6 downto 0),
      O(0) => \NLW_xor_ln3471_5_reg_2014_reg[0]_i_11_O_UNCONNECTED\(0),
      S(7) => \xor_ln3471_5_reg_2014[0]_i_29_n_5\,
      S(6) => \xor_ln3471_5_reg_2014[0]_i_30_n_5\,
      S(5) => \xor_ln3471_5_reg_2014[0]_i_31_n_5\,
      S(4) => \xor_ln3471_5_reg_2014[0]_i_32_n_5\,
      S(3) => select_ln3450_3_fu_827_p3(0),
      S(2) => \xor_ln3471_5_reg_2014[0]_i_33_n_5\,
      S(1) => \xor_ln3471_5_reg_2014[0]_i_34_n_5\,
      S(0) => '1'
    );
\xor_ln3471_5_reg_2014_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \xor_ln3471_5_reg_2014_reg[0]_i_3_n_5\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_xor_ln3471_5_reg_2014_reg[0]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => xor_ln3471_5_fu_1000_p2,
      CO(4) => \NLW_xor_ln3471_5_reg_2014_reg[0]_i_2_CO_UNCONNECTED\(4),
      CO(3) => \xor_ln3471_5_reg_2014_reg[0]_i_2_n_9\,
      CO(2) => \xor_ln3471_5_reg_2014_reg[0]_i_2_n_10\,
      CO(1) => \xor_ln3471_5_reg_2014_reg[0]_i_2_n_11\,
      CO(0) => \xor_ln3471_5_reg_2014_reg[0]_i_2_n_12\,
      DI(7 downto 5) => B"000",
      DI(4 downto 0) => select_ln3450_4_fu_904_p3(16 downto 12),
      O(7 downto 5) => \NLW_xor_ln3471_5_reg_2014_reg[0]_i_2_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => select_ln3450_5_fu_984_p3(19 downto 15),
      S(7 downto 5) => B"001",
      S(4) => \xor_ln3471_5_reg_2014[0]_i_5_n_5\,
      S(3) => \xor_ln3471_5_reg_2014[0]_i_6_n_5\,
      S(2) => \xor_ln3471_5_reg_2014[0]_i_7_n_5\,
      S(1) => \xor_ln3471_5_reg_2014[0]_i_8_n_5\,
      S(0) => \xor_ln3471_5_reg_2014[0]_i_9_n_5\
    );
\xor_ln3471_5_reg_2014_reg[0]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \select_ln3450_6_reg_2027_reg[14]_i_3_n_5\,
      CI_TOP => '0',
      CO(7) => \xor_ln3471_5_reg_2014_reg[0]_i_3_n_5\,
      CO(6) => \xor_ln3471_5_reg_2014_reg[0]_i_3_n_6\,
      CO(5) => \xor_ln3471_5_reg_2014_reg[0]_i_3_n_7\,
      CO(4) => \xor_ln3471_5_reg_2014_reg[0]_i_3_n_8\,
      CO(3) => \xor_ln3471_5_reg_2014_reg[0]_i_3_n_9\,
      CO(2) => \xor_ln3471_5_reg_2014_reg[0]_i_3_n_10\,
      CO(1) => \xor_ln3471_5_reg_2014_reg[0]_i_3_n_11\,
      CO(0) => \xor_ln3471_5_reg_2014_reg[0]_i_3_n_12\,
      DI(7 downto 3) => select_ln3450_4_fu_904_p3(11 downto 7),
      DI(2) => select_ln3450_4_fu_904_p3(17),
      DI(1) => xor_ln3471_4_fu_920_p2,
      DI(0) => select_ln3450_4_fu_904_p3(5),
      O(7 downto 0) => select_ln3450_5_fu_984_p3(14 downto 7),
      S(7) => \xor_ln3471_5_reg_2014[0]_i_12_n_5\,
      S(6) => \xor_ln3471_5_reg_2014[0]_i_13_n_5\,
      S(5) => \xor_ln3471_5_reg_2014[0]_i_14_n_5\,
      S(4) => \xor_ln3471_5_reg_2014[0]_i_15_n_5\,
      S(3) => \xor_ln3471_5_reg_2014[0]_i_16_n_5\,
      S(2) => \xor_ln3471_5_reg_2014[0]_i_17_n_5\,
      S(1) => \xor_ln3471_5_reg_2014[0]_i_18_n_5\,
      S(0) => \xor_ln3471_5_reg_2014[0]_i_19_n_5\
    );
\xor_ln3471_5_reg_2014_reg[0]_i_4\: unisim.vcomponents.CARRY8
     port map (
      CI => \xor_ln3471_5_reg_2014_reg[0]_i_11_n_5\,
      CI_TOP => '0',
      CO(7) => \xor_ln3471_5_reg_2014_reg[0]_i_4_n_5\,
      CO(6) => \xor_ln3471_5_reg_2014_reg[0]_i_4_n_6\,
      CO(5) => \xor_ln3471_5_reg_2014_reg[0]_i_4_n_7\,
      CO(4) => \xor_ln3471_5_reg_2014_reg[0]_i_4_n_8\,
      CO(3) => \xor_ln3471_5_reg_2014_reg[0]_i_4_n_9\,
      CO(2) => \xor_ln3471_5_reg_2014_reg[0]_i_4_n_10\,
      CO(1) => \xor_ln3471_5_reg_2014_reg[0]_i_4_n_11\,
      CO(0) => \xor_ln3471_5_reg_2014_reg[0]_i_4_n_12\,
      DI(7 downto 2) => select_ln3450_3_fu_827_p3(11 downto 6),
      DI(1) => select_ln3450_3_fu_827_p3(14),
      DI(0) => xor_ln3471_3_fu_842_p2,
      O(7 downto 0) => select_ln3450_4_fu_904_p3(14 downto 7),
      S(7) => \xor_ln3471_5_reg_2014[0]_i_21_n_5\,
      S(6) => \xor_ln3471_5_reg_2014[0]_i_22_n_5\,
      S(5) => \xor_ln3471_5_reg_2014[0]_i_23_n_5\,
      S(4) => \xor_ln3471_5_reg_2014[0]_i_24_n_5\,
      S(3) => \xor_ln3471_5_reg_2014[0]_i_25_n_5\,
      S(2) => \xor_ln3471_5_reg_2014[0]_i_26_n_5\,
      S(1) => \xor_ln3471_5_reg_2014[0]_i_27_n_5\,
      S(0) => \xor_ln3471_5_reg_2014[0]_i_28_n_5\
    );
\xor_ln3471_6_reg_2038[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => R_1_8_cast_fu_1093_p1(25),
      O => \xor_ln3471_6_reg_2038[0]_i_1_n_5\
    );
\xor_ln3471_6_reg_2038_pp0_iter8_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmpQ_10_fu_1336_p13(5),
      Q => \^icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0\(6),
      R => '0'
    );
\xor_ln3471_6_reg_2038_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_reg_20740,
      D => \xor_ln3471_6_reg_2038[0]_i_1_n_5\,
      Q => tmpQ_10_fu_1336_p13(5),
      R => '0'
    );
\xor_ln3471_7_reg_2048[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_1_8_cast_fu_1093_p1(24),
      I1 => R_1_8_cast_fu_1093_p1(25),
      O => \xor_ln3471_7_reg_2048[0]_i_2_n_5\
    );
\xor_ln3471_7_reg_2048[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_1_8_cast_fu_1093_p1(23),
      I1 => R_1_8_cast_fu_1093_p1(24),
      O => \xor_ln3471_7_reg_2048[0]_i_3_n_5\
    );
\xor_ln3471_7_reg_2048_pp0_iter8_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmpQ_10_fu_1336_p13(4),
      Q => \^icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0\(5),
      R => '0'
    );
\xor_ln3471_7_reg_2048_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_reg_20740,
      D => xor_ln3471_7_fu_1159_p2,
      Q => tmpQ_10_fu_1336_p13(4),
      R => '0'
    );
\xor_ln3471_7_reg_2048_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xor_ln3471_8_reg_2058_reg[0]_i_2_n_5\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_xor_ln3471_7_reg_2048_reg[0]_i_1_CO_UNCONNECTED\(7 downto 3),
      CO(2) => xor_ln3471_7_fu_1159_p2,
      CO(1) => \NLW_xor_ln3471_7_reg_2048_reg[0]_i_1_CO_UNCONNECTED\(1),
      CO(0) => \xor_ln3471_7_reg_2048_reg[0]_i_1_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => R_1_8_cast_fu_1093_p1(24 downto 23),
      O(7 downto 2) => \NLW_xor_ln3471_7_reg_2048_reg[0]_i_1_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => select_ln3450_7_fu_1144_p3(25 downto 24),
      S(7 downto 2) => B"000001",
      S(1) => \xor_ln3471_7_reg_2048[0]_i_2_n_5\,
      S(0) => \xor_ln3471_7_reg_2048[0]_i_3_n_5\
    );
\xor_ln3471_8_reg_2058[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_1_8_cast_fu_1093_p1(21),
      I1 => R_1_8_cast_fu_1093_p1(22),
      O => \xor_ln3471_8_reg_2058[0]_i_10_n_5\
    );
\xor_ln3471_8_reg_2058[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_1_8_cast_fu_1093_p1(20),
      I1 => R_1_8_cast_fu_1093_p1(21),
      O => \xor_ln3471_8_reg_2058[0]_i_11_n_5\
    );
\xor_ln3471_8_reg_2058[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_1_8_cast_fu_1093_p1(19),
      I1 => R_1_8_cast_fu_1093_p1(20),
      O => \xor_ln3471_8_reg_2058[0]_i_12_n_5\
    );
\xor_ln3471_8_reg_2058[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_1_8_cast_fu_1093_p1(18),
      I1 => R_1_8_cast_fu_1093_p1(19),
      O => \xor_ln3471_8_reg_2058[0]_i_13_n_5\
    );
\xor_ln3471_8_reg_2058[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_1_8_cast_fu_1093_p1(17),
      I1 => R_1_8_cast_fu_1093_p1(18),
      O => \xor_ln3471_8_reg_2058[0]_i_14_n_5\
    );
\xor_ln3471_8_reg_2058[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_1_8_cast_fu_1093_p1(16),
      I1 => R_1_8_cast_fu_1093_p1(17),
      O => \xor_ln3471_8_reg_2058[0]_i_15_n_5\
    );
\xor_ln3471_8_reg_2058[0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_1_8_cast_fu_1093_p1(15),
      I1 => R_1_8_cast_fu_1093_p1(16),
      O => \xor_ln3471_8_reg_2058[0]_i_16_n_5\
    );
\xor_ln3471_8_reg_2058[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => select_ln3450_7_fu_1144_p3(25),
      I1 => xor_ln3471_7_fu_1159_p2,
      O => \xor_ln3471_8_reg_2058[0]_i_3_n_5\
    );
\xor_ln3471_8_reg_2058[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_7_fu_1144_p3(24),
      I1 => select_ln3450_7_fu_1144_p3(25),
      O => \xor_ln3471_8_reg_2058[0]_i_4_n_5\
    );
\xor_ln3471_8_reg_2058[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_7_fu_1144_p3(23),
      I1 => select_ln3450_7_fu_1144_p3(24),
      O => \xor_ln3471_8_reg_2058[0]_i_5_n_5\
    );
\xor_ln3471_8_reg_2058[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_7_fu_1144_p3(22),
      I1 => select_ln3450_7_fu_1144_p3(23),
      O => \xor_ln3471_8_reg_2058[0]_i_6_n_5\
    );
\xor_ln3471_8_reg_2058[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_7_fu_1144_p3(21),
      I1 => select_ln3450_7_fu_1144_p3(22),
      O => \xor_ln3471_8_reg_2058[0]_i_7_n_5\
    );
\xor_ln3471_8_reg_2058[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln3450_7_fu_1144_p3(20),
      I1 => select_ln3450_7_fu_1144_p3(21),
      O => \xor_ln3471_8_reg_2058[0]_i_8_n_5\
    );
\xor_ln3471_8_reg_2058[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_1_8_cast_fu_1093_p1(22),
      I1 => R_1_8_cast_fu_1093_p1(23),
      O => \xor_ln3471_8_reg_2058[0]_i_9_n_5\
    );
\xor_ln3471_8_reg_2058_pp0_iter8_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmpQ_10_fu_1336_p13(3),
      Q => \^icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0\(4),
      R => '0'
    );
\xor_ln3471_8_reg_2058_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_reg_20740,
      D => xor_ln3471_8_fu_1241_p2,
      Q => tmpQ_10_fu_1336_p13(3),
      R => '0'
    );
\xor_ln3471_8_reg_2058_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_reg_2074_reg[29]_i_3_n_5\,
      CI_TOP => '0',
      CO(7) => \NLW_xor_ln3471_8_reg_2058_reg[0]_i_1_CO_UNCONNECTED\(7),
      CO(6) => xor_ln3471_8_fu_1241_p2,
      CO(5) => \NLW_xor_ln3471_8_reg_2058_reg[0]_i_1_CO_UNCONNECTED\(5),
      CO(4) => \xor_ln3471_8_reg_2058_reg[0]_i_1_n_8\,
      CO(3) => \xor_ln3471_8_reg_2058_reg[0]_i_1_n_9\,
      CO(2) => \xor_ln3471_8_reg_2058_reg[0]_i_1_n_10\,
      CO(1) => \xor_ln3471_8_reg_2058_reg[0]_i_1_n_11\,
      CO(0) => \xor_ln3471_8_reg_2058_reg[0]_i_1_n_12\,
      DI(7 downto 6) => B"00",
      DI(5 downto 0) => select_ln3450_7_fu_1144_p3(25 downto 20),
      O(7 downto 6) => \NLW_xor_ln3471_8_reg_2058_reg[0]_i_1_O_UNCONNECTED\(7 downto 6),
      O(5 downto 0) => select_ln3450_8_fu_1225_p3(28 downto 23),
      S(7 downto 6) => B"01",
      S(5) => \xor_ln3471_8_reg_2058[0]_i_3_n_5\,
      S(4) => \xor_ln3471_8_reg_2058[0]_i_4_n_5\,
      S(3) => \xor_ln3471_8_reg_2058[0]_i_5_n_5\,
      S(2) => \xor_ln3471_8_reg_2058[0]_i_6_n_5\,
      S(1) => \xor_ln3471_8_reg_2058[0]_i_7_n_5\,
      S(0) => \xor_ln3471_8_reg_2058[0]_i_8_n_5\
    );
\xor_ln3471_8_reg_2058_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_reg_2074_reg[29]_i_11_n_5\,
      CI_TOP => '0',
      CO(7) => \xor_ln3471_8_reg_2058_reg[0]_i_2_n_5\,
      CO(6) => \xor_ln3471_8_reg_2058_reg[0]_i_2_n_6\,
      CO(5) => \xor_ln3471_8_reg_2058_reg[0]_i_2_n_7\,
      CO(4) => \xor_ln3471_8_reg_2058_reg[0]_i_2_n_8\,
      CO(3) => \xor_ln3471_8_reg_2058_reg[0]_i_2_n_9\,
      CO(2) => \xor_ln3471_8_reg_2058_reg[0]_i_2_n_10\,
      CO(1) => \xor_ln3471_8_reg_2058_reg[0]_i_2_n_11\,
      CO(0) => \xor_ln3471_8_reg_2058_reg[0]_i_2_n_12\,
      DI(7 downto 0) => R_1_8_cast_fu_1093_p1(22 downto 15),
      O(7 downto 0) => select_ln3450_7_fu_1144_p3(23 downto 16),
      S(7) => \xor_ln3471_8_reg_2058[0]_i_9_n_5\,
      S(6) => \xor_ln3471_8_reg_2058[0]_i_10_n_5\,
      S(5) => \xor_ln3471_8_reg_2058[0]_i_11_n_5\,
      S(4) => \xor_ln3471_8_reg_2058[0]_i_12_n_5\,
      S(3) => \xor_ln3471_8_reg_2058[0]_i_13_n_5\,
      S(2) => \xor_ln3471_8_reg_2058[0]_i_14_n_5\,
      S(1) => \xor_ln3471_8_reg_2058[0]_i_15_n_5\,
      S(0) => \xor_ln3471_8_reg_2058[0]_i_16_n_5\
    );
\xor_ln3471_9_reg_2079[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_14_reg_2068,
      O => tmpQ_10_fu_1336_p13(2)
    );
\xor_ln3471_9_reg_2079_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_82_reg_21060,
      D => tmpQ_10_fu_1336_p13(2),
      Q => \^icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0\(3),
      R => '0'
    );
\xor_ln3471_reg_1875_pp0_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmpQ_4_fu_784_p6(4),
      Q => tmpQ_8_fu_1097_p10(8),
      R => '0'
    );
\xor_ln3471_reg_1875_pp0_iter7_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmpQ_8_fu_1097_p10(8),
      Q => tmpQ_10_fu_1336_p13(11),
      R => '0'
    );
\xor_ln3471_reg_1875_pp0_iter8_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmpQ_10_fu_1336_p13(11),
      Q => \^icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0\(12),
      R => '0'
    );
\xor_ln3471_reg_1875_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln3471_reg_18580,
      D => xor_ln3471_fu_498_p2,
      Q => tmpQ_4_fu_784_p6(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s is
  port (
    \src_buf_V_2_0_0_reg_367_reg[7]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \src_buf_V_0_2_3_reg_403_reg[6]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \ap_CS_fsm_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp3_iter4_reg_0 : out STD_LOGIC;
    internal_full_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    internal_empty_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp3_iter4_reg_1 : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[6]_0\ : out STD_LOGIC;
    xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_gaussian_mat_41_read : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    ram_reg_bram_0 : out STD_LOGIC;
    ram_reg_bram_0_0 : out STD_LOGIC;
    ram_reg_bram_0_1 : out STD_LOGIC;
    ram_reg_bram_0_2 : out STD_LOGIC;
    ram_reg_bram_0_3 : out STD_LOGIC;
    ram_reg_bram_0_4 : out STD_LOGIC;
    ram_reg_bram_0_5 : out STD_LOGIC;
    ram_reg_bram_0_6 : out STD_LOGIC;
    start_once_reg_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ram_reg_bram_0_7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gaussian_mat_data_empty_n : in STD_LOGIC;
    xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read : in STD_LOGIC;
    gradx_mat_data_empty_n : in STD_LOGIC;
    gradx_mat_data_full_n : in STD_LOGIC;
    grady_mat_data_empty_n : in STD_LOGIC;
    grady_mat_data_full_n : in STD_LOGIC;
    grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16_ap_start_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_1\ : in STD_LOGIC;
    start_for_xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_full_n : in STD_LOGIC;
    xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_start : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s is
  signal add_ln456_fu_540_p2 : STD_LOGIC_VECTOR ( 63 downto 1 );
  signal add_ln695_6_fu_552_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln695_7_fu_930_p2 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal add_ln695_8_fu_641_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln695_8_reg_10750 : STD_LOGIC;
  signal \add_ln695_8_reg_1075[10]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln695_8_reg_1075[10]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln695_8_reg_1075[10]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln695_8_reg_1075[10]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln695_8_reg_1075[1]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln695_8_reg_1075[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln695_8_reg_1075[4]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln695_8_reg_1075[5]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln695_8_reg_1075[8]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln695_8_reg_1075[9]_i_2_n_5\ : STD_LOGIC;
  signal add_ln695_8_reg_1075_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln695_fu_527_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln695_reg_10070 : STD_LOGIC;
  signal \add_ln695_reg_1007[10]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln695_reg_1007[10]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln695_reg_1007[10]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln695_reg_1007[10]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln695_reg_1007[10]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln695_reg_1007[10]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln695_reg_1007[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln695_reg_1007[4]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln695_reg_1007[5]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln695_reg_1007[8]_i_2_n_5\ : STD_LOGIC;
  signal add_ln695_reg_1007_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \add_ln69_1_fu_919_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \add_ln69_1_fu_919_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \add_ln69_1_fu_919_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \add_ln69_1_fu_919_p2_carry__0_n_11\ : STD_LOGIC;
  signal \add_ln69_1_fu_919_p2_carry__0_n_12\ : STD_LOGIC;
  signal add_ln69_1_fu_919_p2_carry_i_10_n_5 : STD_LOGIC;
  signal add_ln69_1_fu_919_p2_carry_i_11_n_5 : STD_LOGIC;
  signal add_ln69_1_fu_919_p2_carry_i_12_n_5 : STD_LOGIC;
  signal add_ln69_1_fu_919_p2_carry_i_13_n_5 : STD_LOGIC;
  signal add_ln69_1_fu_919_p2_carry_i_1_n_5 : STD_LOGIC;
  signal add_ln69_1_fu_919_p2_carry_i_2_n_5 : STD_LOGIC;
  signal add_ln69_1_fu_919_p2_carry_i_3_n_5 : STD_LOGIC;
  signal add_ln69_1_fu_919_p2_carry_i_4_n_5 : STD_LOGIC;
  signal add_ln69_1_fu_919_p2_carry_i_5_n_5 : STD_LOGIC;
  signal add_ln69_1_fu_919_p2_carry_i_6_n_5 : STD_LOGIC;
  signal add_ln69_1_fu_919_p2_carry_i_7_n_5 : STD_LOGIC;
  signal add_ln69_1_fu_919_p2_carry_i_8_n_5 : STD_LOGIC;
  signal add_ln69_1_fu_919_p2_carry_i_9_n_5 : STD_LOGIC;
  signal add_ln69_1_fu_919_p2_carry_n_10 : STD_LOGIC;
  signal add_ln69_1_fu_919_p2_carry_n_11 : STD_LOGIC;
  signal add_ln69_1_fu_919_p2_carry_n_12 : STD_LOGIC;
  signal add_ln69_1_fu_919_p2_carry_n_5 : STD_LOGIC;
  signal add_ln69_1_fu_919_p2_carry_n_6 : STD_LOGIC;
  signal add_ln69_1_fu_919_p2_carry_n_7 : STD_LOGIC;
  signal add_ln69_1_fu_919_p2_carry_n_8 : STD_LOGIC;
  signal add_ln69_1_fu_919_p2_carry_n_9 : STD_LOGIC;
  signal and_ln203_fu_653_p2 : STD_LOGIC;
  signal and_ln203_reg_1087 : STD_LOGIC;
  signal and_ln203_reg_10870 : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_3_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_2__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_3_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_4_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_5_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_6_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_3_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_4_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_5_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_6_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_7_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_3_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_4_n_5\ : STD_LOGIC;
  signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp2_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp3_stage0 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[1]_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state17 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal ap_NS_fsm139_out : STD_LOGIC;
  signal ap_block_pp3_stage0_subdone : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter00 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0_i_1_n_5 : STD_LOGIC;
  signal \ap_enable_reg_pp1_iter1_i_1__0_n_5\ : STD_LOGIC;
  signal \ap_enable_reg_pp1_iter1_i_2__0_n_5\ : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1_reg_n_5 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter0_i_1_n_5 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter1_i_1_n_5 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter0_i_1_n_5 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter3_i_1_n_5 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter3_reg_n_5 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter4_i_1_n_5 : STD_LOGIC;
  signal \^ap_enable_reg_pp3_iter4_reg_0\ : STD_LOGIC;
  signal \^ap_enable_reg_pp3_iter4_reg_1\ : STD_LOGIC;
  signal ap_enable_reg_pp3_iter4_reg_n_5 : STD_LOGIC;
  signal ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_4390 : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439[7]_i_3_n_5\ : STD_LOGIC;
  signal ap_phi_reg_pp3_iter4_src_buf_V_1_0_1_reg_427 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp3_iter4_storemerge_reg_451 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp3_iter4_storemerge_reg_451[0]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter4_storemerge_reg_451[1]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter4_storemerge_reg_451[2]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter4_storemerge_reg_451[3]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter4_storemerge_reg_451[4]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter4_storemerge_reg_451[5]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter4_storemerge_reg_451[6]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter4_storemerge_reg_451[7]_i_2_n_5\ : STD_LOGIC;
  signal buf_0_V_U_n_13 : STD_LOGIC;
  signal buf_0_V_U_n_15 : STD_LOGIC;
  signal buf_0_V_addr_1_reg_1026 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal buf_0_V_addr_1_reg_10260 : STD_LOGIC;
  signal buf_0_V_address0 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal buf_0_V_ce0 : STD_LOGIC;
  signal buf_0_V_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal buf_1_V_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal buf_1_V_ce1 : STD_LOGIC;
  signal buf_1_V_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal buf_2_V_U_n_30 : STD_LOGIC;
  signal buf_2_V_U_n_31 : STD_LOGIC;
  signal buf_2_V_U_n_32 : STD_LOGIC;
  signal buf_2_V_U_n_33 : STD_LOGIC;
  signal buf_2_V_U_n_34 : STD_LOGIC;
  signal buf_2_V_U_n_35 : STD_LOGIC;
  signal buf_2_V_U_n_36 : STD_LOGIC;
  signal buf_2_V_U_n_37 : STD_LOGIC;
  signal buf_2_V_U_n_46 : STD_LOGIC;
  signal buf_2_V_U_n_47 : STD_LOGIC;
  signal buf_2_V_U_n_48 : STD_LOGIC;
  signal buf_2_V_U_n_49 : STD_LOGIC;
  signal buf_2_V_U_n_50 : STD_LOGIC;
  signal buf_2_V_U_n_51 : STD_LOGIC;
  signal buf_2_V_U_n_52 : STD_LOGIC;
  signal buf_2_V_U_n_53 : STD_LOGIC;
  signal buf_2_V_U_n_62 : STD_LOGIC;
  signal buf_2_V_U_n_63 : STD_LOGIC;
  signal buf_2_V_U_n_64 : STD_LOGIC;
  signal buf_2_V_U_n_65 : STD_LOGIC;
  signal buf_2_V_U_n_66 : STD_LOGIC;
  signal buf_2_V_U_n_67 : STD_LOGIC;
  signal buf_2_V_U_n_68 : STD_LOGIC;
  signal buf_2_V_U_n_69 : STD_LOGIC;
  signal cmp_i_i227_i_2_fu_615_p2 : STD_LOGIC;
  signal cmp_i_i227_i_2_fu_615_p2_carry_i_10_n_5 : STD_LOGIC;
  signal cmp_i_i227_i_2_fu_615_p2_carry_i_11_n_5 : STD_LOGIC;
  signal cmp_i_i227_i_2_fu_615_p2_carry_i_12_n_5 : STD_LOGIC;
  signal cmp_i_i227_i_2_fu_615_p2_carry_i_1_n_5 : STD_LOGIC;
  signal cmp_i_i227_i_2_fu_615_p2_carry_i_2_n_5 : STD_LOGIC;
  signal cmp_i_i227_i_2_fu_615_p2_carry_i_3_n_5 : STD_LOGIC;
  signal cmp_i_i227_i_2_fu_615_p2_carry_i_4_n_5 : STD_LOGIC;
  signal cmp_i_i227_i_2_fu_615_p2_carry_i_5_n_5 : STD_LOGIC;
  signal cmp_i_i227_i_2_fu_615_p2_carry_i_6_n_5 : STD_LOGIC;
  signal cmp_i_i227_i_2_fu_615_p2_carry_i_7_n_5 : STD_LOGIC;
  signal cmp_i_i227_i_2_fu_615_p2_carry_i_8_n_5 : STD_LOGIC;
  signal cmp_i_i227_i_2_fu_615_p2_carry_i_9_n_5 : STD_LOGIC;
  signal cmp_i_i227_i_2_fu_615_p2_carry_n_10 : STD_LOGIC;
  signal cmp_i_i227_i_2_fu_615_p2_carry_n_11 : STD_LOGIC;
  signal cmp_i_i227_i_2_fu_615_p2_carry_n_12 : STD_LOGIC;
  signal cmp_i_i227_i_2_fu_615_p2_carry_n_8 : STD_LOGIC;
  signal cmp_i_i227_i_2_fu_615_p2_carry_n_9 : STD_LOGIC;
  signal cmp_i_i326_i_fu_583_p2 : STD_LOGIC;
  signal cmp_i_i326_i_reg_1046 : STD_LOGIC;
  signal \cmp_i_i326_i_reg_1046[0]_i_3_n_5\ : STD_LOGIC;
  signal empty_47_reg_2870 : STD_LOGIC;
  signal \empty_47_reg_287[10]_i_3_n_5\ : STD_LOGIC;
  signal empty_47_reg_287_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \empty_48_reg_331[10]_i_2_n_5\ : STD_LOGIC;
  signal \empty_48_reg_331[7]_i_2_n_5\ : STD_LOGIC;
  signal empty_48_reg_331_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \empty_48_reg_331_reg__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal empty_50_reg_343 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal empty_50_reg_3430 : STD_LOGIC;
  signal empty_50_reg_343_3 : STD_LOGIC;
  signal empty_50_reg_343_pp3_iter1_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal empty_50_reg_343_pp3_iter1_reg0 : STD_LOGIC;
  signal empty_reg_275 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal empty_reg_2750 : STD_LOGIC;
  signal empty_reg_275_2 : STD_LOGIC;
  signal grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16_ap_start_reg_i_2_n_5 : STD_LOGIC;
  signal icmp_ln882_2_fu_509_p2 : STD_LOGIC;
  signal \icmp_ln882_2_fu_509_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \icmp_ln882_2_fu_509_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln882_2_fu_509_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln882_2_fu_509_p2_carry__0_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln882_2_fu_509_p2_carry__0_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln882_2_fu_509_p2_carry__0_i_6_n_5\ : STD_LOGIC;
  signal \icmp_ln882_2_fu_509_p2_carry__0_i_7_n_5\ : STD_LOGIC;
  signal \icmp_ln882_2_fu_509_p2_carry__0_i_8_n_5\ : STD_LOGIC;
  signal \icmp_ln882_2_fu_509_p2_carry__0_n_10\ : STD_LOGIC;
  signal \icmp_ln882_2_fu_509_p2_carry__0_n_11\ : STD_LOGIC;
  signal \icmp_ln882_2_fu_509_p2_carry__0_n_12\ : STD_LOGIC;
  signal \icmp_ln882_2_fu_509_p2_carry__0_n_5\ : STD_LOGIC;
  signal \icmp_ln882_2_fu_509_p2_carry__0_n_6\ : STD_LOGIC;
  signal \icmp_ln882_2_fu_509_p2_carry__0_n_7\ : STD_LOGIC;
  signal \icmp_ln882_2_fu_509_p2_carry__0_n_8\ : STD_LOGIC;
  signal \icmp_ln882_2_fu_509_p2_carry__0_n_9\ : STD_LOGIC;
  signal \icmp_ln882_2_fu_509_p2_carry__1_i_1_n_5\ : STD_LOGIC;
  signal \icmp_ln882_2_fu_509_p2_carry__1_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln882_2_fu_509_p2_carry__1_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln882_2_fu_509_p2_carry__1_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln882_2_fu_509_p2_carry__1_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln882_2_fu_509_p2_carry__1_i_6_n_5\ : STD_LOGIC;
  signal \icmp_ln882_2_fu_509_p2_carry__1_i_7_n_5\ : STD_LOGIC;
  signal \icmp_ln882_2_fu_509_p2_carry__1_i_8_n_5\ : STD_LOGIC;
  signal \icmp_ln882_2_fu_509_p2_carry__1_n_10\ : STD_LOGIC;
  signal \icmp_ln882_2_fu_509_p2_carry__1_n_11\ : STD_LOGIC;
  signal \icmp_ln882_2_fu_509_p2_carry__1_n_12\ : STD_LOGIC;
  signal \icmp_ln882_2_fu_509_p2_carry__1_n_5\ : STD_LOGIC;
  signal \icmp_ln882_2_fu_509_p2_carry__1_n_6\ : STD_LOGIC;
  signal \icmp_ln882_2_fu_509_p2_carry__1_n_7\ : STD_LOGIC;
  signal \icmp_ln882_2_fu_509_p2_carry__1_n_8\ : STD_LOGIC;
  signal \icmp_ln882_2_fu_509_p2_carry__1_n_9\ : STD_LOGIC;
  signal \icmp_ln882_2_fu_509_p2_carry__2_i_1_n_5\ : STD_LOGIC;
  signal \icmp_ln882_2_fu_509_p2_carry__2_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln882_2_fu_509_p2_carry__2_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln882_2_fu_509_p2_carry__2_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln882_2_fu_509_p2_carry__2_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln882_2_fu_509_p2_carry__2_i_6_n_5\ : STD_LOGIC;
  signal \icmp_ln882_2_fu_509_p2_carry__2_i_7_n_5\ : STD_LOGIC;
  signal \icmp_ln882_2_fu_509_p2_carry__2_i_8_n_5\ : STD_LOGIC;
  signal \icmp_ln882_2_fu_509_p2_carry__2_n_10\ : STD_LOGIC;
  signal \icmp_ln882_2_fu_509_p2_carry__2_n_11\ : STD_LOGIC;
  signal \icmp_ln882_2_fu_509_p2_carry__2_n_12\ : STD_LOGIC;
  signal \icmp_ln882_2_fu_509_p2_carry__2_n_6\ : STD_LOGIC;
  signal \icmp_ln882_2_fu_509_p2_carry__2_n_7\ : STD_LOGIC;
  signal \icmp_ln882_2_fu_509_p2_carry__2_n_8\ : STD_LOGIC;
  signal \icmp_ln882_2_fu_509_p2_carry__2_n_9\ : STD_LOGIC;
  signal icmp_ln882_2_fu_509_p2_carry_i_1_n_5 : STD_LOGIC;
  signal icmp_ln882_2_fu_509_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln882_2_fu_509_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln882_2_fu_509_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln882_2_fu_509_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln882_2_fu_509_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln882_2_fu_509_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln882_2_fu_509_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln882_2_fu_509_p2_carry_i_9_n_5 : STD_LOGIC;
  signal icmp_ln882_2_fu_509_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln882_2_fu_509_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln882_2_fu_509_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln882_2_fu_509_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln882_2_fu_509_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln882_2_fu_509_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln882_2_fu_509_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln882_2_fu_509_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln882_3_fu_521_p2 : STD_LOGIC;
  signal icmp_ln882_3_reg_1003 : STD_LOGIC;
  signal \icmp_ln882_3_reg_1003[0]_i_1_n_5\ : STD_LOGIC;
  signal icmp_ln882_4_fu_546_p2 : STD_LOGIC;
  signal icmp_ln882_4_reg_1017 : STD_LOGIC;
  signal \icmp_ln882_4_reg_1017[0]_i_1_n_5\ : STD_LOGIC;
  signal icmp_ln882_5_fu_635_p2 : STD_LOGIC;
  signal \icmp_ln882_5_reg_1071[0]_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln882_5_reg_1071[0]_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln882_5_reg_1071[0]_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln882_5_reg_1071[0]_i_6_n_5\ : STD_LOGIC;
  signal \icmp_ln882_5_reg_1071[0]_i_7_n_5\ : STD_LOGIC;
  signal \icmp_ln882_5_reg_1071[0]_i_8_n_5\ : STD_LOGIC;
  signal icmp_ln882_5_reg_1071_pp3_iter1_reg : STD_LOGIC;
  signal \icmp_ln882_5_reg_1071_pp3_iter2_reg_reg_n_5_[0]\ : STD_LOGIC;
  signal \icmp_ln882_5_reg_1071_pp3_iter3_reg_reg_n_5_[0]\ : STD_LOGIC;
  signal \icmp_ln882_5_reg_1071_reg_n_5_[0]\ : STD_LOGIC;
  signal icmp_ln882_6_fu_647_p2 : STD_LOGIC;
  signal icmp_ln882_6_reg_1080 : STD_LOGIC;
  signal icmp_ln882_6_reg_1080_pp3_iter1_reg : STD_LOGIC;
  signal icmp_ln882_6_reg_1080_pp3_iter2_reg : STD_LOGIC;
  signal icmp_ln886_reg_11090 : STD_LOGIC;
  signal \icmp_ln886_reg_1109[0]_i_1_n_5\ : STD_LOGIC;
  signal \icmp_ln886_reg_1109[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln886_reg_1109[0]_i_4_n_5\ : STD_LOGIC;
  signal icmp_ln886_reg_1109_pp3_iter3_reg : STD_LOGIC;
  signal \icmp_ln886_reg_1109_reg_n_5_[0]\ : STD_LOGIC;
  signal \init_buf_reg_265[0]_i_1_n_5\ : STD_LOGIC;
  signal \init_buf_reg_265[1]_i_1_n_5\ : STD_LOGIC;
  signal \init_buf_reg_265_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \init_buf_reg_265_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \init_buf_reg_265_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \init_buf_reg_265_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \init_buf_reg_265_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \init_buf_reg_265_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \init_buf_reg_265_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \init_buf_reg_265_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \init_buf_reg_265_reg[24]_i_1_n_10\ : STD_LOGIC;
  signal \init_buf_reg_265_reg[24]_i_1_n_11\ : STD_LOGIC;
  signal \init_buf_reg_265_reg[24]_i_1_n_12\ : STD_LOGIC;
  signal \init_buf_reg_265_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \init_buf_reg_265_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \init_buf_reg_265_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \init_buf_reg_265_reg[24]_i_1_n_8\ : STD_LOGIC;
  signal \init_buf_reg_265_reg[24]_i_1_n_9\ : STD_LOGIC;
  signal \init_buf_reg_265_reg[32]_i_1_n_10\ : STD_LOGIC;
  signal \init_buf_reg_265_reg[32]_i_1_n_11\ : STD_LOGIC;
  signal \init_buf_reg_265_reg[32]_i_1_n_12\ : STD_LOGIC;
  signal \init_buf_reg_265_reg[32]_i_1_n_5\ : STD_LOGIC;
  signal \init_buf_reg_265_reg[32]_i_1_n_6\ : STD_LOGIC;
  signal \init_buf_reg_265_reg[32]_i_1_n_7\ : STD_LOGIC;
  signal \init_buf_reg_265_reg[32]_i_1_n_8\ : STD_LOGIC;
  signal \init_buf_reg_265_reg[32]_i_1_n_9\ : STD_LOGIC;
  signal \init_buf_reg_265_reg[40]_i_1_n_10\ : STD_LOGIC;
  signal \init_buf_reg_265_reg[40]_i_1_n_11\ : STD_LOGIC;
  signal \init_buf_reg_265_reg[40]_i_1_n_12\ : STD_LOGIC;
  signal \init_buf_reg_265_reg[40]_i_1_n_5\ : STD_LOGIC;
  signal \init_buf_reg_265_reg[40]_i_1_n_6\ : STD_LOGIC;
  signal \init_buf_reg_265_reg[40]_i_1_n_7\ : STD_LOGIC;
  signal \init_buf_reg_265_reg[40]_i_1_n_8\ : STD_LOGIC;
  signal \init_buf_reg_265_reg[40]_i_1_n_9\ : STD_LOGIC;
  signal \init_buf_reg_265_reg[48]_i_1_n_10\ : STD_LOGIC;
  signal \init_buf_reg_265_reg[48]_i_1_n_11\ : STD_LOGIC;
  signal \init_buf_reg_265_reg[48]_i_1_n_12\ : STD_LOGIC;
  signal \init_buf_reg_265_reg[48]_i_1_n_5\ : STD_LOGIC;
  signal \init_buf_reg_265_reg[48]_i_1_n_6\ : STD_LOGIC;
  signal \init_buf_reg_265_reg[48]_i_1_n_7\ : STD_LOGIC;
  signal \init_buf_reg_265_reg[48]_i_1_n_8\ : STD_LOGIC;
  signal \init_buf_reg_265_reg[48]_i_1_n_9\ : STD_LOGIC;
  signal \init_buf_reg_265_reg[56]_i_1_n_10\ : STD_LOGIC;
  signal \init_buf_reg_265_reg[56]_i_1_n_11\ : STD_LOGIC;
  signal \init_buf_reg_265_reg[56]_i_1_n_12\ : STD_LOGIC;
  signal \init_buf_reg_265_reg[56]_i_1_n_5\ : STD_LOGIC;
  signal \init_buf_reg_265_reg[56]_i_1_n_6\ : STD_LOGIC;
  signal \init_buf_reg_265_reg[56]_i_1_n_7\ : STD_LOGIC;
  signal \init_buf_reg_265_reg[56]_i_1_n_8\ : STD_LOGIC;
  signal \init_buf_reg_265_reg[56]_i_1_n_9\ : STD_LOGIC;
  signal \init_buf_reg_265_reg[63]_i_1_n_10\ : STD_LOGIC;
  signal \init_buf_reg_265_reg[63]_i_1_n_11\ : STD_LOGIC;
  signal \init_buf_reg_265_reg[63]_i_1_n_12\ : STD_LOGIC;
  signal \init_buf_reg_265_reg[63]_i_1_n_7\ : STD_LOGIC;
  signal \init_buf_reg_265_reg[63]_i_1_n_8\ : STD_LOGIC;
  signal \init_buf_reg_265_reg[63]_i_1_n_9\ : STD_LOGIC;
  signal \init_buf_reg_265_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \init_buf_reg_265_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \init_buf_reg_265_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \init_buf_reg_265_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \init_buf_reg_265_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \init_buf_reg_265_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \init_buf_reg_265_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \init_buf_reg_265_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \init_buf_reg_265_reg_n_5_[0]\ : STD_LOGIC;
  signal \init_buf_reg_265_reg_n_5_[10]\ : STD_LOGIC;
  signal \init_buf_reg_265_reg_n_5_[11]\ : STD_LOGIC;
  signal \init_buf_reg_265_reg_n_5_[12]\ : STD_LOGIC;
  signal \init_buf_reg_265_reg_n_5_[13]\ : STD_LOGIC;
  signal \init_buf_reg_265_reg_n_5_[14]\ : STD_LOGIC;
  signal \init_buf_reg_265_reg_n_5_[15]\ : STD_LOGIC;
  signal \init_buf_reg_265_reg_n_5_[16]\ : STD_LOGIC;
  signal \init_buf_reg_265_reg_n_5_[17]\ : STD_LOGIC;
  signal \init_buf_reg_265_reg_n_5_[18]\ : STD_LOGIC;
  signal \init_buf_reg_265_reg_n_5_[19]\ : STD_LOGIC;
  signal \init_buf_reg_265_reg_n_5_[1]\ : STD_LOGIC;
  signal \init_buf_reg_265_reg_n_5_[20]\ : STD_LOGIC;
  signal \init_buf_reg_265_reg_n_5_[21]\ : STD_LOGIC;
  signal \init_buf_reg_265_reg_n_5_[22]\ : STD_LOGIC;
  signal \init_buf_reg_265_reg_n_5_[23]\ : STD_LOGIC;
  signal \init_buf_reg_265_reg_n_5_[24]\ : STD_LOGIC;
  signal \init_buf_reg_265_reg_n_5_[25]\ : STD_LOGIC;
  signal \init_buf_reg_265_reg_n_5_[26]\ : STD_LOGIC;
  signal \init_buf_reg_265_reg_n_5_[27]\ : STD_LOGIC;
  signal \init_buf_reg_265_reg_n_5_[28]\ : STD_LOGIC;
  signal \init_buf_reg_265_reg_n_5_[29]\ : STD_LOGIC;
  signal \init_buf_reg_265_reg_n_5_[2]\ : STD_LOGIC;
  signal \init_buf_reg_265_reg_n_5_[30]\ : STD_LOGIC;
  signal \init_buf_reg_265_reg_n_5_[31]\ : STD_LOGIC;
  signal \init_buf_reg_265_reg_n_5_[32]\ : STD_LOGIC;
  signal \init_buf_reg_265_reg_n_5_[33]\ : STD_LOGIC;
  signal \init_buf_reg_265_reg_n_5_[34]\ : STD_LOGIC;
  signal \init_buf_reg_265_reg_n_5_[35]\ : STD_LOGIC;
  signal \init_buf_reg_265_reg_n_5_[36]\ : STD_LOGIC;
  signal \init_buf_reg_265_reg_n_5_[37]\ : STD_LOGIC;
  signal \init_buf_reg_265_reg_n_5_[38]\ : STD_LOGIC;
  signal \init_buf_reg_265_reg_n_5_[39]\ : STD_LOGIC;
  signal \init_buf_reg_265_reg_n_5_[3]\ : STD_LOGIC;
  signal \init_buf_reg_265_reg_n_5_[40]\ : STD_LOGIC;
  signal \init_buf_reg_265_reg_n_5_[41]\ : STD_LOGIC;
  signal \init_buf_reg_265_reg_n_5_[42]\ : STD_LOGIC;
  signal \init_buf_reg_265_reg_n_5_[43]\ : STD_LOGIC;
  signal \init_buf_reg_265_reg_n_5_[44]\ : STD_LOGIC;
  signal \init_buf_reg_265_reg_n_5_[45]\ : STD_LOGIC;
  signal \init_buf_reg_265_reg_n_5_[46]\ : STD_LOGIC;
  signal \init_buf_reg_265_reg_n_5_[47]\ : STD_LOGIC;
  signal \init_buf_reg_265_reg_n_5_[48]\ : STD_LOGIC;
  signal \init_buf_reg_265_reg_n_5_[49]\ : STD_LOGIC;
  signal \init_buf_reg_265_reg_n_5_[4]\ : STD_LOGIC;
  signal \init_buf_reg_265_reg_n_5_[50]\ : STD_LOGIC;
  signal \init_buf_reg_265_reg_n_5_[51]\ : STD_LOGIC;
  signal \init_buf_reg_265_reg_n_5_[52]\ : STD_LOGIC;
  signal \init_buf_reg_265_reg_n_5_[53]\ : STD_LOGIC;
  signal \init_buf_reg_265_reg_n_5_[54]\ : STD_LOGIC;
  signal \init_buf_reg_265_reg_n_5_[55]\ : STD_LOGIC;
  signal \init_buf_reg_265_reg_n_5_[56]\ : STD_LOGIC;
  signal \init_buf_reg_265_reg_n_5_[57]\ : STD_LOGIC;
  signal \init_buf_reg_265_reg_n_5_[58]\ : STD_LOGIC;
  signal \init_buf_reg_265_reg_n_5_[59]\ : STD_LOGIC;
  signal \init_buf_reg_265_reg_n_5_[5]\ : STD_LOGIC;
  signal \init_buf_reg_265_reg_n_5_[60]\ : STD_LOGIC;
  signal \init_buf_reg_265_reg_n_5_[61]\ : STD_LOGIC;
  signal \init_buf_reg_265_reg_n_5_[62]\ : STD_LOGIC;
  signal \init_buf_reg_265_reg_n_5_[63]\ : STD_LOGIC;
  signal \init_buf_reg_265_reg_n_5_[6]\ : STD_LOGIC;
  signal \init_buf_reg_265_reg_n_5_[7]\ : STD_LOGIC;
  signal \init_buf_reg_265_reg_n_5_[8]\ : STD_LOGIC;
  signal \init_buf_reg_265_reg_n_5_[9]\ : STD_LOGIC;
  signal init_row_ind_fu_478_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_1_in5_in : STD_LOGIC;
  signal \row_ind_V_0_0_fu_96[1]_i_1_n_5\ : STD_LOGIC;
  signal row_ind_V_0_0_fu_96_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \row_ind_V_0_0_load_reg_954_reg_n_5_[0]\ : STD_LOGIC;
  signal \row_ind_V_0_0_load_reg_954_reg_n_5_[1]\ : STD_LOGIC;
  signal row_ind_V_0_2_reg_254 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal row_ind_V_0_2_reg_254_1 : STD_LOGIC;
  signal \row_ind_V_0_reg_308[0]_i_1_n_5\ : STD_LOGIC;
  signal \row_ind_V_0_reg_308[1]_i_1_n_5\ : STD_LOGIC;
  signal \row_ind_V_0_reg_308_reg_n_5_[0]\ : STD_LOGIC;
  signal \row_ind_V_0_reg_308_reg_n_5_[1]\ : STD_LOGIC;
  signal row_ind_V_1_0_fu_100_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal row_ind_V_1_0_fu_100_reg0 : STD_LOGIC;
  signal row_ind_V_1_1_reg_298 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \row_ind_V_1_1_reg_298[0]_i_1_n_5\ : STD_LOGIC;
  signal \row_ind_V_1_1_reg_298[1]_i_1_n_5\ : STD_LOGIC;
  signal row_ind_V_2_0_fu_104_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal row_ind_V_2_0_fu_104_reg0 : STD_LOGIC;
  signal row_ind_V_2_0_load_reg_966_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \row_ind_V_2_reg_319[0]_i_1_n_5\ : STD_LOGIC;
  signal \row_ind_V_2_reg_319[1]_i_1_n_5\ : STD_LOGIC;
  signal \row_ind_V_2_reg_319_reg_n_5_[0]\ : STD_LOGIC;
  signal \row_ind_V_2_reg_319_reg_n_5_[1]\ : STD_LOGIC;
  signal spec_select971_fu_621_p2 : STD_LOGIC;
  signal spec_select971_reg_1056 : STD_LOGIC;
  signal src_buf_V_0_0_0_reg_415 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_0_0_0_reg_4150 : STD_LOGIC;
  signal src_buf_V_0_0_0_reg_415_0 : STD_LOGIC;
  signal src_buf_V_0_1_fu_761_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_0_1_reg_1120 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_0_1_reg_11200 : STD_LOGIC;
  signal src_buf_V_0_2_3_reg_403 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_1_0_0_reg_391 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_1_1_fu_754_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_1_2_3_reg_379 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_2_0_0_reg_367 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_2_0_2_fu_768_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_2_0_2_reg_1127 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \src_buf_V_2_0_2_reg_1127[7]_i_5_n_5\ : STD_LOGIC;
  signal \src_buf_V_2_0_2_reg_1127[7]_i_6_n_5\ : STD_LOGIC;
  signal sub_i239_i_reg_1051 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sub_i_i256_i_fu_603_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \sub_ln69_1_fu_848_p2__1_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln69_1_fu_848_p2__1_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \sub_ln69_1_fu_848_p2__1_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \sub_ln69_1_fu_848_p2__1_carry__0_i_4_n_5\ : STD_LOGIC;
  signal \sub_ln69_1_fu_848_p2__1_carry__0_i_5_n_5\ : STD_LOGIC;
  signal \sub_ln69_1_fu_848_p2__1_carry__0_i_6_n_5\ : STD_LOGIC;
  signal \sub_ln69_1_fu_848_p2__1_carry__0_i_7_n_5\ : STD_LOGIC;
  signal \sub_ln69_1_fu_848_p2__1_carry__0_i_8_n_5\ : STD_LOGIC;
  signal \sub_ln69_1_fu_848_p2__1_carry__0_i_9_n_5\ : STD_LOGIC;
  signal \sub_ln69_1_fu_848_p2__1_carry__0_n_11\ : STD_LOGIC;
  signal \sub_ln69_1_fu_848_p2__1_carry__0_n_12\ : STD_LOGIC;
  signal \sub_ln69_1_fu_848_p2__1_carry_i_10_n_5\ : STD_LOGIC;
  signal \sub_ln69_1_fu_848_p2__1_carry_i_11_n_5\ : STD_LOGIC;
  signal \sub_ln69_1_fu_848_p2__1_carry_i_12_n_5\ : STD_LOGIC;
  signal \sub_ln69_1_fu_848_p2__1_carry_i_13_n_5\ : STD_LOGIC;
  signal \sub_ln69_1_fu_848_p2__1_carry_i_14_n_5\ : STD_LOGIC;
  signal \sub_ln69_1_fu_848_p2__1_carry_i_15_n_5\ : STD_LOGIC;
  signal \sub_ln69_1_fu_848_p2__1_carry_i_16_n_5\ : STD_LOGIC;
  signal \sub_ln69_1_fu_848_p2__1_carry_i_17_n_5\ : STD_LOGIC;
  signal \sub_ln69_1_fu_848_p2__1_carry_i_18_n_5\ : STD_LOGIC;
  signal \sub_ln69_1_fu_848_p2__1_carry_i_19_n_5\ : STD_LOGIC;
  signal \sub_ln69_1_fu_848_p2__1_carry_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln69_1_fu_848_p2__1_carry_i_20_n_5\ : STD_LOGIC;
  signal \sub_ln69_1_fu_848_p2__1_carry_i_21_n_5\ : STD_LOGIC;
  signal \sub_ln69_1_fu_848_p2__1_carry_i_22_n_5\ : STD_LOGIC;
  signal \sub_ln69_1_fu_848_p2__1_carry_i_23_n_5\ : STD_LOGIC;
  signal \sub_ln69_1_fu_848_p2__1_carry_i_24_n_5\ : STD_LOGIC;
  signal \sub_ln69_1_fu_848_p2__1_carry_i_25_n_5\ : STD_LOGIC;
  signal \sub_ln69_1_fu_848_p2__1_carry_i_26_n_5\ : STD_LOGIC;
  signal \sub_ln69_1_fu_848_p2__1_carry_i_27_n_5\ : STD_LOGIC;
  signal \sub_ln69_1_fu_848_p2__1_carry_i_28_n_5\ : STD_LOGIC;
  signal \sub_ln69_1_fu_848_p2__1_carry_i_29_n_5\ : STD_LOGIC;
  signal \sub_ln69_1_fu_848_p2__1_carry_i_2_n_5\ : STD_LOGIC;
  signal \sub_ln69_1_fu_848_p2__1_carry_i_30_n_5\ : STD_LOGIC;
  signal \sub_ln69_1_fu_848_p2__1_carry_i_31_n_5\ : STD_LOGIC;
  signal \sub_ln69_1_fu_848_p2__1_carry_i_32_n_5\ : STD_LOGIC;
  signal \sub_ln69_1_fu_848_p2__1_carry_i_33_n_5\ : STD_LOGIC;
  signal \sub_ln69_1_fu_848_p2__1_carry_i_34_n_5\ : STD_LOGIC;
  signal \sub_ln69_1_fu_848_p2__1_carry_i_35_n_5\ : STD_LOGIC;
  signal \sub_ln69_1_fu_848_p2__1_carry_i_36_n_5\ : STD_LOGIC;
  signal \sub_ln69_1_fu_848_p2__1_carry_i_37_n_5\ : STD_LOGIC;
  signal \sub_ln69_1_fu_848_p2__1_carry_i_38_n_5\ : STD_LOGIC;
  signal \sub_ln69_1_fu_848_p2__1_carry_i_3_n_5\ : STD_LOGIC;
  signal \sub_ln69_1_fu_848_p2__1_carry_i_4_n_5\ : STD_LOGIC;
  signal \sub_ln69_1_fu_848_p2__1_carry_i_5_n_5\ : STD_LOGIC;
  signal \sub_ln69_1_fu_848_p2__1_carry_i_6_n_5\ : STD_LOGIC;
  signal \sub_ln69_1_fu_848_p2__1_carry_i_7_n_5\ : STD_LOGIC;
  signal \sub_ln69_1_fu_848_p2__1_carry_i_8_n_5\ : STD_LOGIC;
  signal \sub_ln69_1_fu_848_p2__1_carry_i_9_n_5\ : STD_LOGIC;
  signal \sub_ln69_1_fu_848_p2__1_carry_n_10\ : STD_LOGIC;
  signal \sub_ln69_1_fu_848_p2__1_carry_n_11\ : STD_LOGIC;
  signal \sub_ln69_1_fu_848_p2__1_carry_n_12\ : STD_LOGIC;
  signal \sub_ln69_1_fu_848_p2__1_carry_n_5\ : STD_LOGIC;
  signal \sub_ln69_1_fu_848_p2__1_carry_n_6\ : STD_LOGIC;
  signal \sub_ln69_1_fu_848_p2__1_carry_n_7\ : STD_LOGIC;
  signal \sub_ln69_1_fu_848_p2__1_carry_n_8\ : STD_LOGIC;
  signal \sub_ln69_1_fu_848_p2__1_carry_n_9\ : STD_LOGIC;
  signal sub_ln69_2_fu_903_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \sub_ln69_2_fu_903_p2__1_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln69_2_fu_903_p2__1_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \sub_ln69_2_fu_903_p2__1_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \sub_ln69_2_fu_903_p2__1_carry__0_n_11\ : STD_LOGIC;
  signal \sub_ln69_2_fu_903_p2__1_carry_i_10_n_5\ : STD_LOGIC;
  signal \sub_ln69_2_fu_903_p2__1_carry_i_11_n_5\ : STD_LOGIC;
  signal \sub_ln69_2_fu_903_p2__1_carry_i_12_n_5\ : STD_LOGIC;
  signal \sub_ln69_2_fu_903_p2__1_carry_i_13_n_5\ : STD_LOGIC;
  signal \sub_ln69_2_fu_903_p2__1_carry_i_14_n_5\ : STD_LOGIC;
  signal \sub_ln69_2_fu_903_p2__1_carry_i_15_n_5\ : STD_LOGIC;
  signal \sub_ln69_2_fu_903_p2__1_carry_i_16_n_5\ : STD_LOGIC;
  signal \sub_ln69_2_fu_903_p2__1_carry_i_17_n_5\ : STD_LOGIC;
  signal \sub_ln69_2_fu_903_p2__1_carry_i_18_n_5\ : STD_LOGIC;
  signal \sub_ln69_2_fu_903_p2__1_carry_i_19_n_5\ : STD_LOGIC;
  signal \sub_ln69_2_fu_903_p2__1_carry_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln69_2_fu_903_p2__1_carry_i_20_n_5\ : STD_LOGIC;
  signal \sub_ln69_2_fu_903_p2__1_carry_i_21_n_5\ : STD_LOGIC;
  signal \sub_ln69_2_fu_903_p2__1_carry_i_22_n_5\ : STD_LOGIC;
  signal \sub_ln69_2_fu_903_p2__1_carry_i_23_n_5\ : STD_LOGIC;
  signal \sub_ln69_2_fu_903_p2__1_carry_i_2_n_5\ : STD_LOGIC;
  signal \sub_ln69_2_fu_903_p2__1_carry_i_3_n_5\ : STD_LOGIC;
  signal \sub_ln69_2_fu_903_p2__1_carry_i_4_n_5\ : STD_LOGIC;
  signal \sub_ln69_2_fu_903_p2__1_carry_i_5_n_5\ : STD_LOGIC;
  signal \sub_ln69_2_fu_903_p2__1_carry_i_6_n_5\ : STD_LOGIC;
  signal \sub_ln69_2_fu_903_p2__1_carry_i_7_n_5\ : STD_LOGIC;
  signal \sub_ln69_2_fu_903_p2__1_carry_i_8_n_5\ : STD_LOGIC;
  signal \sub_ln69_2_fu_903_p2__1_carry_i_9_n_5\ : STD_LOGIC;
  signal \sub_ln69_2_fu_903_p2__1_carry_n_10\ : STD_LOGIC;
  signal \sub_ln69_2_fu_903_p2__1_carry_n_11\ : STD_LOGIC;
  signal \sub_ln69_2_fu_903_p2__1_carry_n_12\ : STD_LOGIC;
  signal \sub_ln69_2_fu_903_p2__1_carry_n_5\ : STD_LOGIC;
  signal \sub_ln69_2_fu_903_p2__1_carry_n_6\ : STD_LOGIC;
  signal \sub_ln69_2_fu_903_p2__1_carry_n_7\ : STD_LOGIC;
  signal \sub_ln69_2_fu_903_p2__1_carry_n_8\ : STD_LOGIC;
  signal \sub_ln69_2_fu_903_p2__1_carry_n_9\ : STD_LOGIC;
  signal trunc_ln324_1_fu_518_p1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal trunc_ln324_1_reg_998 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \trunc_ln324_1_reg_998[1]_i_1_n_5\ : STD_LOGIC;
  signal trunc_ln324_2_reg_1061 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal trunc_ln324_3_reg_1066 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal trunc_ln324_reg_994 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal wide_trip_count_reg_985 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal zext_ln1350_4_fu_879_p1 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal zext_ln215_fu_794_p1 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \NLW_add_ln69_1_fu_919_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_add_ln69_1_fu_919_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_cmp_i_i227_i_2_fu_615_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal NLW_cmp_i_i227_i_2_fu_615_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln882_2_fu_509_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_icmp_ln882_2_fu_509_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_icmp_ln882_2_fu_509_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_icmp_ln882_2_fu_509_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_init_buf_reg_265_reg[63]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_init_buf_reg_265_reg[63]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_sub_ln69_1_fu_848_p2__1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_sub_ln69_1_fu_848_p2__1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_sub_ln69_2_fu_903_p2__1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_sub_ln69_2_fu_903_p2__1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln695_8_reg_1075[0]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \add_ln695_8_reg_1075[9]_i_2\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \add_ln695_reg_1007[0]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \add_ln695_reg_1007[1]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \add_ln695_reg_1007[3]_i_2\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \add_ln695_reg_1007[8]_i_2\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \and_ln203_reg_1087[0]_i_2\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__0\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \ap_CS_fsm[10]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__0\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_2__0\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__0\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1__0\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1__0\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_3\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_4\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_1\ : label is "soft_lutpair338";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp1_iter1_i_2__0\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439[7]_i_3\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter4_storemerge_reg_451[0]_i_2\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter4_storemerge_reg_451[1]_i_2\ : label is "soft_lutpair351";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of cmp_i_i227_i_2_fu_615_p2_carry : label is 11;
  attribute SOFT_HLUTNM of \cmp_i_i326_i_reg_1046[0]_i_3\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \empty_47_reg_287[1]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \empty_47_reg_287[2]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \empty_47_reg_287[3]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \empty_47_reg_287[4]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \empty_47_reg_287[6]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \empty_47_reg_287[7]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \empty_47_reg_287[8]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \empty_47_reg_287[9]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \empty_48_reg_331[1]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \empty_48_reg_331[2]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \empty_48_reg_331[3]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \empty_48_reg_331[4]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \empty_48_reg_331[6]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \empty_48_reg_331[7]_i_2\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \empty_48_reg_331[8]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \empty_48_reg_331[9]_i_1\ : label is "soft_lutpair342";
  attribute COMPARATOR_THRESHOLD of icmp_ln882_2_fu_509_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln882_2_fu_509_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln882_2_fu_509_p2_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln882_2_fu_509_p2_carry__2\ : label is 11;
  attribute SOFT_HLUTNM of \icmp_ln882_6_reg_1080[0]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \init_buf_reg_265[0]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \init_buf_reg_265[1]_i_1\ : label is "soft_lutpair360";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \init_buf_reg_265_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \init_buf_reg_265_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \init_buf_reg_265_reg[32]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \init_buf_reg_265_reg[40]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \init_buf_reg_265_reg[48]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \init_buf_reg_265_reg[56]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \init_buf_reg_265_reg[63]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \init_buf_reg_265_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__0\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \row_ind_V_0_2_reg_254[0]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \row_ind_V_0_2_reg_254[1]_i_3\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \row_ind_V_0_reg_308[0]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \row_ind_V_0_reg_308[1]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \row_ind_V_1_1_reg_298[0]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \row_ind_V_1_1_reg_298[1]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \row_ind_V_2_reg_319[0]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \row_ind_V_2_reg_319[1]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \sub_i239_i_reg_1051[0]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \sub_ln69_1_fu_848_p2__1_carry__0_i_5\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \sub_ln69_1_fu_848_p2__1_carry__0_i_6\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \sub_ln69_1_fu_848_p2__1_carry__0_i_7\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \sub_ln69_1_fu_848_p2__1_carry__0_i_8\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \sub_ln69_1_fu_848_p2__1_carry__0_i_9\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \sub_ln69_1_fu_848_p2__1_carry_i_15\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \sub_ln69_1_fu_848_p2__1_carry_i_17\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \sub_ln69_1_fu_848_p2__1_carry_i_18\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \sub_ln69_1_fu_848_p2__1_carry_i_19\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \sub_ln69_1_fu_848_p2__1_carry_i_22\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \sub_ln69_1_fu_848_p2__1_carry_i_23\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \sub_ln69_1_fu_848_p2__1_carry_i_26\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \sub_ln69_1_fu_848_p2__1_carry_i_28\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \sub_ln69_1_fu_848_p2__1_carry_i_29\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \sub_ln69_1_fu_848_p2__1_carry_i_31\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \sub_ln69_1_fu_848_p2__1_carry_i_32\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \sub_ln69_1_fu_848_p2__1_carry_i_33\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \sub_ln69_1_fu_848_p2__1_carry_i_34\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \sub_ln69_1_fu_848_p2__1_carry_i_35\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \sub_ln69_1_fu_848_p2__1_carry_i_36\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \sub_ln69_2_fu_903_p2__1_carry_i_16\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \sub_ln69_2_fu_903_p2__1_carry_i_17\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \sub_ln69_2_fu_903_p2__1_carry_i_18\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \sub_ln69_2_fu_903_p2__1_carry_i_22\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \sub_ln69_2_fu_903_p2__1_carry_i_23\ : label is "soft_lutpair351";
begin
  \ap_CS_fsm_reg[1]_0\ <= \^ap_cs_fsm_reg[1]_0\;
  ap_enable_reg_pp3_iter4_reg_0 <= \^ap_enable_reg_pp3_iter4_reg_0\;
  ap_enable_reg_pp3_iter4_reg_1 <= \^ap_enable_reg_pp3_iter4_reg_1\;
\SRL_SIG[0][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => gradx_mat_data_full_n,
      I1 => ap_block_pp3_stage0_subdone,
      I2 => Q(1),
      I3 => icmp_ln886_reg_1109_pp3_iter3_reg,
      I4 => \icmp_ln882_5_reg_1071_pp3_iter3_reg_reg_n_5_[0]\,
      I5 => ap_enable_reg_pp3_iter4_reg_n_5,
      O => internal_full_n_reg(0)
    );
\SRL_SIG[0][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => grady_mat_data_full_n,
      I1 => ap_block_pp3_stage0_subdone,
      I2 => Q(1),
      I3 => icmp_ln886_reg_1109_pp3_iter3_reg,
      I4 => \icmp_ln882_5_reg_1071_pp3_iter3_reg_reg_n_5_[0]\,
      I5 => ap_enable_reg_pp3_iter4_reg_n_5,
      O => internal_full_n_reg_0(0)
    );
\add_ln695_8_reg_1075[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FF7F"
    )
        port map (
      I0 => add_ln695_8_reg_1075_reg(0),
      I1 => ap_enable_reg_pp3_iter1,
      I2 => ap_CS_fsm_pp3_stage0,
      I3 => \icmp_ln882_5_reg_1071_reg_n_5_[0]\,
      I4 => empty_50_reg_343(0),
      O => add_ln695_8_fu_641_p2(0)
    );
\add_ln695_8_reg_1075[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_CS_fsm_pp3_stage0,
      I1 => ap_block_pp3_stage0_subdone,
      I2 => ap_enable_reg_pp3_iter0,
      O => add_ln695_8_reg_10750
    );
\add_ln695_8_reg_1075[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \add_ln695_8_reg_1075[10]_i_3_n_5\,
      I1 => \add_ln695_8_reg_1075[10]_i_4_n_5\,
      I2 => \add_ln695_8_reg_1075[10]_i_5_n_5\,
      I3 => \icmp_ln882_5_reg_1071[0]_i_7_n_5\,
      I4 => \add_ln695_8_reg_1075[10]_i_6_n_5\,
      O => add_ln695_8_fu_641_p2(10)
    );
\add_ln695_8_reg_1075[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => add_ln695_8_reg_1075_reg(10),
      I1 => ap_enable_reg_pp3_iter1,
      I2 => ap_CS_fsm_pp3_stage0,
      I3 => \icmp_ln882_5_reg_1071_reg_n_5_[0]\,
      I4 => empty_50_reg_343(10),
      O => \add_ln695_8_reg_1075[10]_i_3_n_5\
    );
\add_ln695_8_reg_1075[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0CCA0A0A000A0A0"
    )
        port map (
      I0 => empty_50_reg_343(8),
      I1 => add_ln695_8_reg_1075_reg(8),
      I2 => empty_50_reg_343(7),
      I3 => \icmp_ln882_5_reg_1071_reg_n_5_[0]\,
      I4 => buf_0_V_U_n_15,
      I5 => add_ln695_8_reg_1075_reg(7),
      O => \add_ln695_8_reg_1075[10]_i_4_n_5\
    );
\add_ln695_8_reg_1075[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAA8AAA00000000"
    )
        port map (
      I0 => empty_50_reg_343(5),
      I1 => \icmp_ln882_5_reg_1071_reg_n_5_[0]\,
      I2 => ap_CS_fsm_pp3_stage0,
      I3 => ap_enable_reg_pp3_iter1,
      I4 => add_ln695_8_reg_1075_reg(5),
      I5 => \add_ln695_8_reg_1075[5]_i_2_n_5\,
      O => \add_ln695_8_reg_1075[10]_i_5_n_5\
    );
\add_ln695_8_reg_1075[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => add_ln695_8_reg_1075_reg(9),
      I1 => ap_enable_reg_pp3_iter1,
      I2 => ap_CS_fsm_pp3_stage0,
      I3 => \icmp_ln882_5_reg_1071_reg_n_5_[0]\,
      I4 => empty_50_reg_343(9),
      O => \add_ln695_8_reg_1075[10]_i_6_n_5\
    );
\add_ln695_8_reg_1075[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A335A5A5ACC5A5A"
    )
        port map (
      I0 => empty_50_reg_343(1),
      I1 => add_ln695_8_reg_1075_reg(1),
      I2 => empty_50_reg_343(0),
      I3 => \icmp_ln882_5_reg_1071_reg_n_5_[0]\,
      I4 => buf_0_V_U_n_15,
      I5 => add_ln695_8_reg_1075_reg(0),
      O => \add_ln695_8_reg_1075[1]_i_1_n_5\
    );
\add_ln695_8_reg_1075[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3CCA5A5C3CCAAAA"
    )
        port map (
      I0 => empty_50_reg_343(2),
      I1 => add_ln695_8_reg_1075_reg(2),
      I2 => add_ln695_8_fu_641_p2(0),
      I3 => add_ln695_8_reg_1075_reg(1),
      I4 => \add_ln695_8_reg_1075[9]_i_2_n_5\,
      I5 => empty_50_reg_343(1),
      O => add_ln695_8_fu_641_p2(2)
    );
\add_ln695_8_reg_1075[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC5A5A3CCCAAAA"
    )
        port map (
      I0 => empty_50_reg_343(3),
      I1 => add_ln695_8_reg_1075_reg(3),
      I2 => \add_ln695_8_reg_1075[3]_i_2_n_5\,
      I3 => add_ln695_8_reg_1075_reg(2),
      I4 => \add_ln695_8_reg_1075[9]_i_2_n_5\,
      I5 => empty_50_reg_343(2),
      O => add_ln695_8_fu_641_p2(3)
    );
\add_ln695_8_reg_1075[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0CCA0A0A000A0A0"
    )
        port map (
      I0 => empty_50_reg_343(1),
      I1 => add_ln695_8_reg_1075_reg(1),
      I2 => empty_50_reg_343(0),
      I3 => \icmp_ln882_5_reg_1071_reg_n_5_[0]\,
      I4 => buf_0_V_U_n_15,
      I5 => add_ln695_8_reg_1075_reg(0),
      O => \add_ln695_8_reg_1075[3]_i_2_n_5\
    );
\add_ln695_8_reg_1075[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC5A5A3CCCAAAA"
    )
        port map (
      I0 => empty_50_reg_343(4),
      I1 => add_ln695_8_reg_1075_reg(4),
      I2 => \add_ln695_8_reg_1075[4]_i_2_n_5\,
      I3 => add_ln695_8_reg_1075_reg(3),
      I4 => \add_ln695_8_reg_1075[9]_i_2_n_5\,
      I5 => empty_50_reg_343(3),
      O => add_ln695_8_fu_641_p2(4)
    );
\add_ln695_8_reg_1075[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C000A0A0C000000"
    )
        port map (
      I0 => empty_50_reg_343(2),
      I1 => add_ln695_8_reg_1075_reg(2),
      I2 => add_ln695_8_fu_641_p2(0),
      I3 => add_ln695_8_reg_1075_reg(1),
      I4 => \add_ln695_8_reg_1075[9]_i_2_n_5\,
      I5 => empty_50_reg_343(1),
      O => \add_ln695_8_reg_1075[4]_i_2_n_5\
    );
\add_ln695_8_reg_1075[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45557555BAAA8AAA"
    )
        port map (
      I0 => empty_50_reg_343(5),
      I1 => \icmp_ln882_5_reg_1071_reg_n_5_[0]\,
      I2 => ap_CS_fsm_pp3_stage0,
      I3 => ap_enable_reg_pp3_iter1,
      I4 => add_ln695_8_reg_1075_reg(5),
      I5 => \add_ln695_8_reg_1075[5]_i_2_n_5\,
      O => add_ln695_8_fu_641_p2(5)
    );
\add_ln695_8_reg_1075[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000A0A0C0000000"
    )
        port map (
      I0 => empty_50_reg_343(4),
      I1 => add_ln695_8_reg_1075_reg(4),
      I2 => \add_ln695_8_reg_1075[4]_i_2_n_5\,
      I3 => add_ln695_8_reg_1075_reg(3),
      I4 => \add_ln695_8_reg_1075[9]_i_2_n_5\,
      I5 => empty_50_reg_343(3),
      O => \add_ln695_8_reg_1075[5]_i_2_n_5\
    );
\add_ln695_8_reg_1075[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45557555BAAA8AAA"
    )
        port map (
      I0 => empty_50_reg_343(6),
      I1 => \icmp_ln882_5_reg_1071_reg_n_5_[0]\,
      I2 => ap_CS_fsm_pp3_stage0,
      I3 => ap_enable_reg_pp3_iter1,
      I4 => add_ln695_8_reg_1075_reg(6),
      I5 => \add_ln695_8_reg_1075[10]_i_5_n_5\,
      O => add_ln695_8_fu_641_p2(6)
    );
\add_ln695_8_reg_1075[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC5A5A3CCCAAAA"
    )
        port map (
      I0 => empty_50_reg_343(7),
      I1 => add_ln695_8_reg_1075_reg(7),
      I2 => \add_ln695_8_reg_1075[10]_i_5_n_5\,
      I3 => add_ln695_8_reg_1075_reg(6),
      I4 => \add_ln695_8_reg_1075[9]_i_2_n_5\,
      I5 => empty_50_reg_343(6),
      O => add_ln695_8_fu_641_p2(7)
    );
\add_ln695_8_reg_1075[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DE2E2E2E2E2E2E2"
    )
        port map (
      I0 => empty_50_reg_343(8),
      I1 => \add_ln695_8_reg_1075[9]_i_2_n_5\,
      I2 => add_ln695_8_reg_1075_reg(8),
      I3 => \icmp_ln882_5_reg_1071[0]_i_7_n_5\,
      I4 => \add_ln695_8_reg_1075[10]_i_5_n_5\,
      I5 => \add_ln695_8_reg_1075[8]_i_2_n_5\,
      O => add_ln695_8_fu_641_p2(8)
    );
\add_ln695_8_reg_1075[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => add_ln695_8_reg_1075_reg(7),
      I1 => ap_enable_reg_pp3_iter1,
      I2 => ap_CS_fsm_pp3_stage0,
      I3 => \icmp_ln882_5_reg_1071_reg_n_5_[0]\,
      I4 => empty_50_reg_343(7),
      O => \add_ln695_8_reg_1075[8]_i_2_n_5\
    );
\add_ln695_8_reg_1075[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DE2E2E2E2E2E2E2"
    )
        port map (
      I0 => empty_50_reg_343(9),
      I1 => \add_ln695_8_reg_1075[9]_i_2_n_5\,
      I2 => add_ln695_8_reg_1075_reg(9),
      I3 => \icmp_ln882_5_reg_1071[0]_i_7_n_5\,
      I4 => \add_ln695_8_reg_1075[10]_i_5_n_5\,
      I5 => \add_ln695_8_reg_1075[10]_i_4_n_5\,
      O => add_ln695_8_fu_641_p2(9)
    );
\add_ln695_8_reg_1075[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter1,
      I1 => ap_CS_fsm_pp3_stage0,
      I2 => \icmp_ln882_5_reg_1071_reg_n_5_[0]\,
      O => \add_ln695_8_reg_1075[9]_i_2_n_5\
    );
\add_ln695_8_reg_1075_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln695_8_reg_10750,
      D => add_ln695_8_fu_641_p2(0),
      Q => add_ln695_8_reg_1075_reg(0),
      R => '0'
    );
\add_ln695_8_reg_1075_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln695_8_reg_10750,
      D => add_ln695_8_fu_641_p2(10),
      Q => add_ln695_8_reg_1075_reg(10),
      R => '0'
    );
\add_ln695_8_reg_1075_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln695_8_reg_10750,
      D => \add_ln695_8_reg_1075[1]_i_1_n_5\,
      Q => add_ln695_8_reg_1075_reg(1),
      R => '0'
    );
\add_ln695_8_reg_1075_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln695_8_reg_10750,
      D => add_ln695_8_fu_641_p2(2),
      Q => add_ln695_8_reg_1075_reg(2),
      R => '0'
    );
\add_ln695_8_reg_1075_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln695_8_reg_10750,
      D => add_ln695_8_fu_641_p2(3),
      Q => add_ln695_8_reg_1075_reg(3),
      R => '0'
    );
\add_ln695_8_reg_1075_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln695_8_reg_10750,
      D => add_ln695_8_fu_641_p2(4),
      Q => add_ln695_8_reg_1075_reg(4),
      R => '0'
    );
\add_ln695_8_reg_1075_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln695_8_reg_10750,
      D => add_ln695_8_fu_641_p2(5),
      Q => add_ln695_8_reg_1075_reg(5),
      R => '0'
    );
\add_ln695_8_reg_1075_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln695_8_reg_10750,
      D => add_ln695_8_fu_641_p2(6),
      Q => add_ln695_8_reg_1075_reg(6),
      R => '0'
    );
\add_ln695_8_reg_1075_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln695_8_reg_10750,
      D => add_ln695_8_fu_641_p2(7),
      Q => add_ln695_8_reg_1075_reg(7),
      R => '0'
    );
\add_ln695_8_reg_1075_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln695_8_reg_10750,
      D => add_ln695_8_fu_641_p2(8),
      Q => add_ln695_8_reg_1075_reg(8),
      R => '0'
    );
\add_ln695_8_reg_1075_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln695_8_reg_10750,
      D => add_ln695_8_fu_641_p2(9),
      Q => add_ln695_8_reg_1075_reg(9),
      R => '0'
    );
\add_ln695_reg_1007[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FF7F"
    )
        port map (
      I0 => add_ln695_reg_1007_reg(0),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1_reg_n_5,
      I3 => icmp_ln882_3_reg_1003,
      I4 => empty_reg_275(0),
      O => add_ln695_fu_527_p2(0)
    );
\add_ln695_reg_1007[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A200"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => ap_enable_reg_pp1_iter1_reg_n_5,
      I2 => gaussian_mat_data_empty_n,
      I3 => ap_CS_fsm_pp1_stage0,
      O => add_ln695_reg_10070
    );
\add_ln695_reg_1007[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \add_ln695_reg_1007[10]_i_3_n_5\,
      I1 => \add_ln695_reg_1007[10]_i_4_n_5\,
      I2 => \add_ln695_reg_1007[10]_i_5_n_5\,
      I3 => \add_ln695_reg_1007[10]_i_6_n_5\,
      I4 => \add_ln695_reg_1007[10]_i_7_n_5\,
      I5 => \add_ln695_reg_1007[10]_i_8_n_5\,
      O => add_ln695_fu_527_p2(10)
    );
\add_ln695_reg_1007[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => add_ln695_reg_1007_reg(10),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1_reg_n_5,
      I3 => icmp_ln882_3_reg_1003,
      I4 => empty_reg_275(10),
      O => \add_ln695_reg_1007[10]_i_3_n_5\
    );
\add_ln695_reg_1007[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => add_ln695_reg_1007_reg(8),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1_reg_n_5,
      I3 => icmp_ln882_3_reg_1003,
      I4 => empty_reg_275(8),
      O => \add_ln695_reg_1007[10]_i_4_n_5\
    );
\add_ln695_reg_1007[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => add_ln695_reg_1007_reg(6),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1_reg_n_5,
      I3 => icmp_ln882_3_reg_1003,
      I4 => empty_reg_275(6),
      O => \add_ln695_reg_1007[10]_i_5_n_5\
    );
\add_ln695_reg_1007[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAA8AAA00000000"
    )
        port map (
      I0 => empty_reg_275(5),
      I1 => icmp_ln882_3_reg_1003,
      I2 => ap_enable_reg_pp1_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => add_ln695_reg_1007_reg(5),
      I5 => \add_ln695_reg_1007[5]_i_2_n_5\,
      O => \add_ln695_reg_1007[10]_i_6_n_5\
    );
\add_ln695_reg_1007[10]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => add_ln695_reg_1007_reg(7),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1_reg_n_5,
      I3 => icmp_ln882_3_reg_1003,
      I4 => empty_reg_275(7),
      O => \add_ln695_reg_1007[10]_i_7_n_5\
    );
\add_ln695_reg_1007[10]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => add_ln695_reg_1007_reg(9),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1_reg_n_5,
      I3 => icmp_ln882_3_reg_1003,
      I4 => empty_reg_275(9),
      O => \add_ln695_reg_1007[10]_i_8_n_5\
    );
\add_ln695_reg_1007[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => empty_reg_275(1),
      I1 => add_ln695_reg_1007_reg(1),
      I2 => empty_reg_275(0),
      I3 => \add_ln695_reg_1007[8]_i_2_n_5\,
      I4 => add_ln695_reg_1007_reg(0),
      O => add_ln695_fu_527_p2(1)
    );
\add_ln695_reg_1007[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3CCA5A5C3CCAAAA"
    )
        port map (
      I0 => empty_reg_275(2),
      I1 => add_ln695_reg_1007_reg(2),
      I2 => add_ln695_fu_527_p2(0),
      I3 => add_ln695_reg_1007_reg(1),
      I4 => \add_ln695_reg_1007[8]_i_2_n_5\,
      I5 => empty_reg_275(1),
      O => add_ln695_fu_527_p2(2)
    );
\add_ln695_reg_1007[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC5A5A3CCCAAAA"
    )
        port map (
      I0 => empty_reg_275(3),
      I1 => add_ln695_reg_1007_reg(3),
      I2 => \add_ln695_reg_1007[3]_i_2_n_5\,
      I3 => add_ln695_reg_1007_reg(2),
      I4 => \add_ln695_reg_1007[8]_i_2_n_5\,
      I5 => empty_reg_275(2),
      O => add_ln695_fu_527_p2(3)
    );
\add_ln695_reg_1007[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => empty_reg_275(1),
      I1 => add_ln695_reg_1007_reg(1),
      I2 => empty_reg_275(0),
      I3 => \add_ln695_reg_1007[8]_i_2_n_5\,
      I4 => add_ln695_reg_1007_reg(0),
      O => \add_ln695_reg_1007[3]_i_2_n_5\
    );
\add_ln695_reg_1007[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC5A5A3CCCAAAA"
    )
        port map (
      I0 => empty_reg_275(4),
      I1 => add_ln695_reg_1007_reg(4),
      I2 => \add_ln695_reg_1007[4]_i_2_n_5\,
      I3 => add_ln695_reg_1007_reg(3),
      I4 => \add_ln695_reg_1007[8]_i_2_n_5\,
      I5 => empty_reg_275(3),
      O => add_ln695_fu_527_p2(4)
    );
\add_ln695_reg_1007[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C000A0A0C000000"
    )
        port map (
      I0 => empty_reg_275(2),
      I1 => add_ln695_reg_1007_reg(2),
      I2 => add_ln695_fu_527_p2(0),
      I3 => add_ln695_reg_1007_reg(1),
      I4 => \add_ln695_reg_1007[8]_i_2_n_5\,
      I5 => empty_reg_275(1),
      O => \add_ln695_reg_1007[4]_i_2_n_5\
    );
\add_ln695_reg_1007[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4575BA8A"
    )
        port map (
      I0 => empty_reg_275(5),
      I1 => icmp_ln882_3_reg_1003,
      I2 => ap_enable_reg_pp1_iter1_reg_n_5,
      I3 => add_ln695_reg_1007_reg(5),
      I4 => \add_ln695_reg_1007[5]_i_2_n_5\,
      O => add_ln695_fu_527_p2(5)
    );
\add_ln695_reg_1007[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000A0A0C0000000"
    )
        port map (
      I0 => empty_reg_275(4),
      I1 => add_ln695_reg_1007_reg(4),
      I2 => \add_ln695_reg_1007[4]_i_2_n_5\,
      I3 => add_ln695_reg_1007_reg(3),
      I4 => \add_ln695_reg_1007[8]_i_2_n_5\,
      I5 => empty_reg_275(3),
      O => \add_ln695_reg_1007[5]_i_2_n_5\
    );
\add_ln695_reg_1007[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4575BA8A"
    )
        port map (
      I0 => empty_reg_275(6),
      I1 => icmp_ln882_3_reg_1003,
      I2 => ap_enable_reg_pp1_iter1_reg_n_5,
      I3 => add_ln695_reg_1007_reg(6),
      I4 => \add_ln695_reg_1007[10]_i_6_n_5\,
      O => add_ln695_fu_527_p2(6)
    );
\add_ln695_reg_1007[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC5A5A3CCCAAAA"
    )
        port map (
      I0 => empty_reg_275(7),
      I1 => add_ln695_reg_1007_reg(7),
      I2 => \add_ln695_reg_1007[10]_i_6_n_5\,
      I3 => add_ln695_reg_1007_reg(6),
      I4 => \add_ln695_reg_1007[8]_i_2_n_5\,
      I5 => empty_reg_275(6),
      O => add_ln695_fu_527_p2(7)
    );
\add_ln695_reg_1007[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DE2E2E2E2E2E2E2"
    )
        port map (
      I0 => empty_reg_275(8),
      I1 => \add_ln695_reg_1007[8]_i_2_n_5\,
      I2 => add_ln695_reg_1007_reg(8),
      I3 => \add_ln695_reg_1007[10]_i_5_n_5\,
      I4 => \add_ln695_reg_1007[10]_i_6_n_5\,
      I5 => \add_ln695_reg_1007[10]_i_7_n_5\,
      O => add_ln695_fu_527_p2(8)
    );
\add_ln695_reg_1007[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => ap_enable_reg_pp1_iter1_reg_n_5,
      I2 => icmp_ln882_3_reg_1003,
      O => \add_ln695_reg_1007[8]_i_2_n_5\
    );
\add_ln695_reg_1007[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \add_ln695_reg_1007[10]_i_8_n_5\,
      I1 => \add_ln695_reg_1007[10]_i_7_n_5\,
      I2 => \add_ln695_reg_1007[10]_i_6_n_5\,
      I3 => \add_ln695_reg_1007[10]_i_5_n_5\,
      I4 => \add_ln695_reg_1007[10]_i_4_n_5\,
      O => add_ln695_fu_527_p2(9)
    );
\add_ln695_reg_1007_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln695_reg_10070,
      D => add_ln695_fu_527_p2(0),
      Q => add_ln695_reg_1007_reg(0),
      R => '0'
    );
\add_ln695_reg_1007_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln695_reg_10070,
      D => add_ln695_fu_527_p2(10),
      Q => add_ln695_reg_1007_reg(10),
      R => '0'
    );
\add_ln695_reg_1007_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln695_reg_10070,
      D => add_ln695_fu_527_p2(1),
      Q => add_ln695_reg_1007_reg(1),
      R => '0'
    );
\add_ln695_reg_1007_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln695_reg_10070,
      D => add_ln695_fu_527_p2(2),
      Q => add_ln695_reg_1007_reg(2),
      R => '0'
    );
\add_ln695_reg_1007_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln695_reg_10070,
      D => add_ln695_fu_527_p2(3),
      Q => add_ln695_reg_1007_reg(3),
      R => '0'
    );
\add_ln695_reg_1007_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln695_reg_10070,
      D => add_ln695_fu_527_p2(4),
      Q => add_ln695_reg_1007_reg(4),
      R => '0'
    );
\add_ln695_reg_1007_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln695_reg_10070,
      D => add_ln695_fu_527_p2(5),
      Q => add_ln695_reg_1007_reg(5),
      R => '0'
    );
\add_ln695_reg_1007_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln695_reg_10070,
      D => add_ln695_fu_527_p2(6),
      Q => add_ln695_reg_1007_reg(6),
      R => '0'
    );
\add_ln695_reg_1007_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln695_reg_10070,
      D => add_ln695_fu_527_p2(7),
      Q => add_ln695_reg_1007_reg(7),
      R => '0'
    );
\add_ln695_reg_1007_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln695_reg_10070,
      D => add_ln695_fu_527_p2(8),
      Q => add_ln695_reg_1007_reg(8),
      R => '0'
    );
\add_ln695_reg_1007_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln695_reg_10070,
      D => add_ln695_fu_527_p2(9),
      Q => add_ln695_reg_1007_reg(9),
      R => '0'
    );
add_ln69_1_fu_919_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => add_ln69_1_fu_919_p2_carry_n_5,
      CO(6) => add_ln69_1_fu_919_p2_carry_n_6,
      CO(5) => add_ln69_1_fu_919_p2_carry_n_7,
      CO(4) => add_ln69_1_fu_919_p2_carry_n_8,
      CO(3) => add_ln69_1_fu_919_p2_carry_n_9,
      CO(2) => add_ln69_1_fu_919_p2_carry_n_10,
      CO(1) => add_ln69_1_fu_919_p2_carry_n_11,
      CO(0) => add_ln69_1_fu_919_p2_carry_n_12,
      DI(7) => add_ln69_1_fu_919_p2_carry_i_1_n_5,
      DI(6) => add_ln69_1_fu_919_p2_carry_i_2_n_5,
      DI(5) => add_ln69_1_fu_919_p2_carry_i_3_n_5,
      DI(4) => add_ln69_1_fu_919_p2_carry_i_4_n_5,
      DI(3) => add_ln69_1_fu_919_p2_carry_i_5_n_5,
      DI(2) => add_ln69_1_fu_919_p2_carry_i_6_n_5,
      DI(1) => sub_ln69_2_fu_903_p2(1),
      DI(0) => '0',
      O(7 downto 0) => \src_buf_V_0_2_3_reg_403_reg[6]_0\(7 downto 0),
      S(7) => add_ln69_1_fu_919_p2_carry_i_7_n_5,
      S(6) => add_ln69_1_fu_919_p2_carry_i_8_n_5,
      S(5) => add_ln69_1_fu_919_p2_carry_i_9_n_5,
      S(4) => add_ln69_1_fu_919_p2_carry_i_10_n_5,
      S(3) => add_ln69_1_fu_919_p2_carry_i_11_n_5,
      S(2) => add_ln69_1_fu_919_p2_carry_i_12_n_5,
      S(1) => add_ln69_1_fu_919_p2_carry_i_13_n_5,
      S(0) => sub_ln69_2_fu_903_p2(0)
    );
\add_ln69_1_fu_919_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => add_ln69_1_fu_919_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_add_ln69_1_fu_919_p2_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \add_ln69_1_fu_919_p2_carry__0_n_11\,
      CO(0) => \add_ln69_1_fu_919_p2_carry__0_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1) => \sub_ln69_2_fu_903_p2__1_carry__0_n_11\,
      DI(0) => \add_ln69_1_fu_919_p2_carry__0_i_1_n_5\,
      O(7 downto 3) => \NLW_add_ln69_1_fu_919_p2_carry__0_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => \src_buf_V_0_2_3_reg_403_reg[6]_0\(10 downto 8),
      S(7 downto 2) => B"000001",
      S(1) => \add_ln69_1_fu_919_p2_carry__0_i_2_n_5\,
      S(0) => \add_ln69_1_fu_919_p2_carry__0_i_3_n_5\
    );
\add_ln69_1_fu_919_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => src_buf_V_0_2_3_reg_403(6),
      I1 => sub_ln69_2_fu_903_p2(7),
      I2 => zext_ln1350_4_fu_879_p1(7),
      O => \add_ln69_1_fu_919_p2_carry__0_i_1_n_5\
    );
\add_ln69_1_fu_919_p2_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"718E"
    )
        port map (
      I0 => zext_ln1350_4_fu_879_p1(8),
      I1 => sub_ln69_2_fu_903_p2(8),
      I2 => src_buf_V_0_2_3_reg_403(7),
      I3 => \sub_ln69_2_fu_903_p2__1_carry__0_n_11\,
      O => \add_ln69_1_fu_919_p2_carry__0_i_2_n_5\
    );
\add_ln69_1_fu_919_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => zext_ln1350_4_fu_879_p1(7),
      I1 => sub_ln69_2_fu_903_p2(7),
      I2 => src_buf_V_0_2_3_reg_403(6),
      I3 => sub_ln69_2_fu_903_p2(8),
      I4 => src_buf_V_0_2_3_reg_403(7),
      I5 => zext_ln1350_4_fu_879_p1(8),
      O => \add_ln69_1_fu_919_p2_carry__0_i_3_n_5\
    );
add_ln69_1_fu_919_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => src_buf_V_0_2_3_reg_403(5),
      I1 => sub_ln69_2_fu_903_p2(6),
      I2 => zext_ln1350_4_fu_879_p1(6),
      O => add_ln69_1_fu_919_p2_carry_i_1_n_5
    );
add_ln69_1_fu_919_p2_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => zext_ln1350_4_fu_879_p1(3),
      I1 => sub_ln69_2_fu_903_p2(3),
      I2 => src_buf_V_0_2_3_reg_403(2),
      I3 => sub_ln69_2_fu_903_p2(4),
      I4 => src_buf_V_0_2_3_reg_403(3),
      I5 => zext_ln1350_4_fu_879_p1(4),
      O => add_ln69_1_fu_919_p2_carry_i_10_n_5
    );
add_ln69_1_fu_919_p2_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => zext_ln1350_4_fu_879_p1(2),
      I1 => sub_ln69_2_fu_903_p2(2),
      I2 => src_buf_V_0_2_3_reg_403(1),
      I3 => sub_ln69_2_fu_903_p2(3),
      I4 => src_buf_V_0_2_3_reg_403(2),
      I5 => zext_ln1350_4_fu_879_p1(3),
      O => add_ln69_1_fu_919_p2_carry_i_11_n_5
    );
add_ln69_1_fu_919_p2_carry_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D22D2DD2"
    )
        port map (
      I0 => src_buf_V_0_2_3_reg_403(0),
      I1 => zext_ln1350_4_fu_879_p1(1),
      I2 => sub_ln69_2_fu_903_p2(2),
      I3 => src_buf_V_0_2_3_reg_403(1),
      I4 => zext_ln1350_4_fu_879_p1(2),
      O => add_ln69_1_fu_919_p2_carry_i_12_n_5
    );
add_ln69_1_fu_919_p2_carry_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => src_buf_V_0_2_3_reg_403(0),
      I1 => zext_ln1350_4_fu_879_p1(1),
      I2 => sub_ln69_2_fu_903_p2(1),
      O => add_ln69_1_fu_919_p2_carry_i_13_n_5
    );
add_ln69_1_fu_919_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => src_buf_V_0_2_3_reg_403(4),
      I1 => sub_ln69_2_fu_903_p2(5),
      I2 => zext_ln1350_4_fu_879_p1(5),
      O => add_ln69_1_fu_919_p2_carry_i_2_n_5
    );
add_ln69_1_fu_919_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => src_buf_V_0_2_3_reg_403(3),
      I1 => sub_ln69_2_fu_903_p2(4),
      I2 => zext_ln1350_4_fu_879_p1(4),
      O => add_ln69_1_fu_919_p2_carry_i_3_n_5
    );
add_ln69_1_fu_919_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => src_buf_V_0_2_3_reg_403(2),
      I1 => sub_ln69_2_fu_903_p2(3),
      I2 => zext_ln1350_4_fu_879_p1(3),
      O => add_ln69_1_fu_919_p2_carry_i_4_n_5
    );
add_ln69_1_fu_919_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => src_buf_V_0_2_3_reg_403(1),
      I1 => sub_ln69_2_fu_903_p2(2),
      I2 => zext_ln1350_4_fu_879_p1(2),
      O => add_ln69_1_fu_919_p2_carry_i_5_n_5
    );
add_ln69_1_fu_919_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => zext_ln1350_4_fu_879_p1(1),
      I1 => src_buf_V_0_2_3_reg_403(0),
      O => add_ln69_1_fu_919_p2_carry_i_6_n_5
    );
add_ln69_1_fu_919_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => zext_ln1350_4_fu_879_p1(6),
      I1 => sub_ln69_2_fu_903_p2(6),
      I2 => src_buf_V_0_2_3_reg_403(5),
      I3 => sub_ln69_2_fu_903_p2(7),
      I4 => src_buf_V_0_2_3_reg_403(6),
      I5 => zext_ln1350_4_fu_879_p1(7),
      O => add_ln69_1_fu_919_p2_carry_i_7_n_5
    );
add_ln69_1_fu_919_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => zext_ln1350_4_fu_879_p1(5),
      I1 => sub_ln69_2_fu_903_p2(5),
      I2 => src_buf_V_0_2_3_reg_403(4),
      I3 => sub_ln69_2_fu_903_p2(6),
      I4 => src_buf_V_0_2_3_reg_403(5),
      I5 => zext_ln1350_4_fu_879_p1(6),
      O => add_ln69_1_fu_919_p2_carry_i_8_n_5
    );
add_ln69_1_fu_919_p2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => zext_ln1350_4_fu_879_p1(4),
      I1 => sub_ln69_2_fu_903_p2(4),
      I2 => src_buf_V_0_2_3_reg_403(3),
      I3 => sub_ln69_2_fu_903_p2(5),
      I4 => src_buf_V_0_2_3_reg_403(4),
      I5 => zext_ln1350_4_fu_879_p1(5),
      O => add_ln69_1_fu_919_p2_carry_i_9_n_5
    );
\and_ln203_reg_1087[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_CS_fsm_pp3_stage0,
      I1 => ap_block_pp3_stage0_subdone,
      I2 => icmp_ln882_5_fu_635_p2,
      O => and_ln203_reg_10870
    );
\and_ln203_reg_1087[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cmp_i_i326_i_reg_1046,
      I1 => \icmp_ln882_5_reg_1071[0]_i_3_n_5\,
      O => and_ln203_fu_653_p2
    );
\and_ln203_reg_1087_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln203_reg_10870,
      D => and_ln203_fu_653_p2,
      Q => and_ln203_reg_1087,
      R => '0'
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22F2"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16_ap_start_reg,
      I2 => ap_CS_fsm_state11,
      I3 => \ap_CS_fsm[0]_i_2__0_n_5\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5757FF00"
    )
        port map (
      I0 => xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_start,
      I1 => start_for_xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_full_n,
      I2 => \ap_CS_fsm_reg[0]_1\,
      I3 => \^ap_cs_fsm_reg[1]_0\,
      I4 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
        port map (
      I0 => empty_48_reg_331_reg(2),
      I1 => empty_48_reg_331_reg(10),
      I2 => empty_48_reg_331_reg(9),
      I3 => \empty_48_reg_331_reg__0\(1),
      I4 => empty_48_reg_331_reg(0),
      I5 => \ap_CS_fsm[0]_i_3_n_5\,
      O => \ap_CS_fsm[0]_i_2__0_n_5\
    );
\ap_CS_fsm[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFFFFFFFF"
    )
        port map (
      I0 => empty_48_reg_331_reg(6),
      I1 => empty_48_reg_331_reg(7),
      I2 => empty_48_reg_331_reg(8),
      I3 => empty_48_reg_331_reg(4),
      I4 => empty_48_reg_331_reg(5),
      I5 => empty_48_reg_331_reg(3),
      O => \ap_CS_fsm[0]_i_3_n_5\
    );
\ap_CS_fsm[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter3_reg_n_5,
      I1 => ap_block_pp3_stage0_subdone,
      I2 => ap_CS_fsm_pp3_stage0,
      I3 => ap_enable_reg_pp3_iter2,
      O => ap_NS_fsm(10)
    );
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF707070"
    )
        port map (
      I0 => row_ind_V_0_2_reg_254(1),
      I1 => row_ind_V_0_2_reg_254(0),
      I2 => ap_CS_fsm_state2,
      I3 => grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16_ap_start_reg,
      I4 => \ap_CS_fsm_reg_n_5_[0]\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB11111"
    )
        port map (
      I0 => Q(0),
      I1 => \^ap_cs_fsm_reg[1]_0\,
      I2 => \ap_CS_fsm_reg[0]_1\,
      I3 => start_for_xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_full_n,
      I4 => xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_start,
      O => D(1)
    );
\ap_CS_fsm[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808AA08"
    )
        port map (
      I0 => Q(1),
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16_ap_start_reg,
      I3 => ap_CS_fsm_state11,
      I4 => \ap_CS_fsm[0]_i_2__0_n_5\,
      O => \^ap_cs_fsm_reg[1]_0\
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => row_ind_V_0_2_reg_254(0),
      I2 => row_ind_V_0_2_reg_254(1),
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => ap_CS_fsm_state3,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFBAAAAAAAA"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter00,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => \ap_CS_fsm[4]_i_2__0_n_5\,
      I3 => ap_enable_reg_pp1_iter1_reg_n_5,
      I4 => gaussian_mat_data_empty_n,
      I5 => ap_CS_fsm_pp1_stage0,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => \add_ln695_reg_1007[10]_i_5_n_5\,
      I1 => \add_ln695_reg_1007[10]_i_7_n_5\,
      I2 => \ap_CS_fsm[4]_i_3_n_5\,
      I3 => \add_ln695_reg_1007[10]_i_4_n_5\,
      I4 => \ap_CS_fsm[4]_i_4_n_5\,
      O => \ap_CS_fsm[4]_i_2__0_n_5\
    );
\ap_CS_fsm[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => add_ln695_reg_1007_reg(5),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1_reg_n_5,
      I3 => icmp_ln882_3_reg_1003,
      I4 => empty_reg_275(5),
      O => \ap_CS_fsm[4]_i_3_n_5\
    );
\ap_CS_fsm[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => \ap_CS_fsm[5]_i_5_n_5\,
      I1 => \ap_CS_fsm[4]_i_5_n_5\,
      I2 => \ap_CS_fsm[5]_i_7_n_5\,
      I3 => \ap_CS_fsm[4]_i_6_n_5\,
      I4 => \ap_CS_fsm[5]_i_6_n_5\,
      I5 => add_ln695_fu_527_p2(0),
      O => \ap_CS_fsm[4]_i_4_n_5\
    );
\ap_CS_fsm[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => add_ln695_reg_1007_reg(3),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1_reg_n_5,
      I3 => icmp_ln882_3_reg_1003,
      I4 => empty_reg_275(3),
      O => \ap_CS_fsm[4]_i_5_n_5\
    );
\ap_CS_fsm[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335FFF5F"
    )
        port map (
      I0 => empty_reg_275(9),
      I1 => add_ln695_reg_1007_reg(9),
      I2 => empty_reg_275(10),
      I3 => \add_ln695_reg_1007[8]_i_2_n_5\,
      I4 => add_ln695_reg_1007_reg(10),
      O => \ap_CS_fsm[4]_i_6_n_5\
    );
\ap_CS_fsm[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80880000"
    )
        port map (
      I0 => icmp_ln882_3_fu_521_p2,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => gaussian_mat_data_empty_n,
      I3 => ap_enable_reg_pp1_iter1_reg_n_5,
      I4 => ap_enable_reg_pp1_iter0,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \ap_CS_fsm[5]_i_3_n_5\,
      I1 => \ap_CS_fsm[5]_i_4_n_5\,
      I2 => \add_ln695_reg_1007[10]_i_7_n_5\,
      I3 => \ap_CS_fsm[5]_i_5_n_5\,
      I4 => \ap_CS_fsm[5]_i_6_n_5\,
      I5 => \ap_CS_fsm[5]_i_7_n_5\,
      O => icmp_ln882_3_fu_521_p2
    );
\ap_CS_fsm[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030000000305050"
    )
        port map (
      I0 => empty_reg_275(3),
      I1 => add_ln695_reg_1007_reg(3),
      I2 => \add_ln695_reg_1007[10]_i_8_n_5\,
      I3 => add_ln695_reg_1007_reg(6),
      I4 => \add_ln695_reg_1007[8]_i_2_n_5\,
      I5 => empty_reg_275(6),
      O => \ap_CS_fsm[5]_i_3_n_5\
    );
\ap_CS_fsm[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFDFDFDFFFFFFF"
    )
        port map (
      I0 => add_ln695_fu_527_p2(0),
      I1 => \ap_CS_fsm[4]_i_3_n_5\,
      I2 => \add_ln695_reg_1007[10]_i_4_n_5\,
      I3 => add_ln695_reg_1007_reg(10),
      I4 => \add_ln695_reg_1007[8]_i_2_n_5\,
      I5 => empty_reg_275(10),
      O => \ap_CS_fsm[5]_i_4_n_5\
    );
\ap_CS_fsm[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => add_ln695_reg_1007_reg(4),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1_reg_n_5,
      I3 => icmp_ln882_3_reg_1003,
      I4 => empty_reg_275(4),
      O => \ap_CS_fsm[5]_i_5_n_5\
    );
\ap_CS_fsm[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FF7F"
    )
        port map (
      I0 => add_ln695_reg_1007_reg(1),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1_reg_n_5,
      I3 => icmp_ln882_3_reg_1003,
      I4 => empty_reg_275(1),
      O => \ap_CS_fsm[5]_i_6_n_5\
    );
\ap_CS_fsm[5]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => add_ln695_reg_1007_reg(2),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1_reg_n_5,
      I3 => icmp_ln882_3_reg_1003,
      I4 => empty_reg_275(2),
      O => \ap_CS_fsm[5]_i_7_n_5\
    );
\ap_CS_fsm[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A2AFF2A"
    )
        port map (
      I0 => ap_CS_fsm_pp2_stage0,
      I1 => icmp_ln882_4_fu_546_p2,
      I2 => ap_enable_reg_pp2_iter0,
      I3 => ap_CS_fsm_state4,
      I4 => icmp_ln882_2_fu_509_p2,
      O => ap_NS_fsm(6)
    );
\ap_CS_fsm[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => icmp_ln882_4_fu_546_p2,
      I1 => ap_CS_fsm_pp2_stage0,
      I2 => ap_enable_reg_pp2_iter0,
      O => ap_NS_fsm(7)
    );
\ap_CS_fsm[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => empty_47_reg_287_reg(2),
      I1 => empty_47_reg_287_reg(4),
      I2 => empty_47_reg_287_reg(8),
      I3 => empty_47_reg_287_reg(9),
      I4 => \ap_CS_fsm[7]_i_3_n_5\,
      I5 => \ap_CS_fsm[7]_i_4_n_5\,
      O => icmp_ln882_4_fu_546_p2
    );
\ap_CS_fsm[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
        port map (
      I0 => empty_47_reg_287_reg(1),
      I1 => empty_47_reg_287_reg(0),
      I2 => empty_47_reg_287_reg(6),
      I3 => empty_47_reg_287_reg(3),
      O => \ap_CS_fsm[7]_i_3_n_5\
    );
\ap_CS_fsm[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => empty_47_reg_287_reg(10),
      I1 => empty_47_reg_287_reg(1),
      I2 => empty_47_reg_287_reg(7),
      I3 => empty_47_reg_287_reg(5),
      O => \ap_CS_fsm[7]_i_4_n_5\
    );
\ap_CS_fsm[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state17,
      I1 => ap_CS_fsm_state10,
      O => ap_NS_fsm(8)
    );
\ap_CS_fsm[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7F0F0"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter3_reg_n_5,
      I1 => ap_block_pp3_stage0_subdone,
      I2 => p_1_in5_in,
      I3 => ap_enable_reg_pp3_iter2,
      I4 => ap_CS_fsm_pp3_stage0,
      O => ap_NS_fsm(9)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_5_[0]\,
      S => SR(0)
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(10),
      Q => ap_CS_fsm_state17,
      R => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => SR(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => SR(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_pp1_stage0,
      R => SR(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state7,
      R => SR(0)
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_pp2_stage0,
      R => SR(0)
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state10,
      R => SR(0)
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_state11,
      R => SR(0)
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(9),
      Q => ap_CS_fsm_pp3_stage0,
      R => SR(0)
    );
ap_enable_reg_pp1_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA80AA80AA80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => icmp_ln882_2_fu_509_p2,
      I2 => ap_CS_fsm_state4,
      I3 => ap_enable_reg_pp1_iter0,
      I4 => \ap_enable_reg_pp1_iter1_i_2__0_n_5\,
      I5 => ap_CS_fsm_pp1_stage0,
      O => ap_enable_reg_pp1_iter0_i_1_n_5
    );
ap_enable_reg_pp1_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter0_i_1_n_5,
      Q => ap_enable_reg_pp1_iter0,
      R => '0'
    );
\ap_enable_reg_pp1_iter1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404F70400000000"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter00,
      I1 => ap_enable_reg_pp1_iter1_reg_n_5,
      I2 => gaussian_mat_data_empty_n,
      I3 => ap_enable_reg_pp1_iter0,
      I4 => \ap_enable_reg_pp1_iter1_i_2__0_n_5\,
      I5 => ap_rst_n,
      O => \ap_enable_reg_pp1_iter1_i_1__0_n_5\
    );
\ap_enable_reg_pp1_iter1_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => icmp_ln882_3_fu_521_p2,
      I1 => gaussian_mat_data_empty_n,
      I2 => ap_enable_reg_pp1_iter1_reg_n_5,
      O => \ap_enable_reg_pp1_iter1_i_2__0_n_5\
    );
ap_enable_reg_pp1_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp1_iter1_i_1__0_n_5\,
      Q => ap_enable_reg_pp1_iter1_reg_n_5,
      R => '0'
    );
ap_enable_reg_pp2_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777070000000000"
    )
        port map (
      I0 => icmp_ln882_4_fu_546_p2,
      I1 => ap_CS_fsm_pp2_stage0,
      I2 => icmp_ln882_2_fu_509_p2,
      I3 => ap_CS_fsm_state4,
      I4 => ap_enable_reg_pp2_iter0,
      I5 => ap_rst_n,
      O => ap_enable_reg_pp2_iter0_i_1_n_5
    );
ap_enable_reg_pp2_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp2_iter0_i_1_n_5,
      Q => ap_enable_reg_pp2_iter0,
      R => '0'
    );
ap_enable_reg_pp2_iter1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp2_iter0,
      I1 => icmp_ln882_4_fu_546_p2,
      O => ap_enable_reg_pp2_iter1_i_1_n_5
    );
ap_enable_reg_pp2_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp2_iter1_i_1_n_5,
      Q => ap_enable_reg_pp2_iter1,
      R => SR(0)
    );
ap_enable_reg_pp3_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F0000000000"
    )
        port map (
      I0 => ap_CS_fsm_pp3_stage0,
      I1 => ap_block_pp3_stage0_subdone,
      I2 => icmp_ln882_5_fu_635_p2,
      I3 => p_1_in5_in,
      I4 => ap_enable_reg_pp3_iter0,
      I5 => ap_rst_n,
      O => ap_enable_reg_pp3_iter0_i_1_n_5
    );
ap_enable_reg_pp3_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp3_iter0_i_1_n_5,
      Q => ap_enable_reg_pp3_iter0,
      R => '0'
    );
ap_enable_reg_pp3_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => ap_enable_reg_pp3_iter0,
      Q => ap_enable_reg_pp3_iter1,
      R => SR(0)
    );
ap_enable_reg_pp3_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => ap_enable_reg_pp3_iter1,
      Q => ap_enable_reg_pp3_iter2,
      R => SR(0)
    );
ap_enable_reg_pp3_iter3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C000A0"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter3_reg_n_5,
      I1 => ap_enable_reg_pp3_iter2,
      I2 => ap_rst_n,
      I3 => p_1_in5_in,
      I4 => ap_block_pp3_stage0_subdone,
      O => ap_enable_reg_pp3_iter3_i_1_n_5
    );
ap_enable_reg_pp3_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp3_iter3_i_1_n_5,
      Q => ap_enable_reg_pp3_iter3_reg_n_5,
      R => '0'
    );
ap_enable_reg_pp3_iter4_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000C0000000AA00"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter4_reg_n_5,
      I1 => ap_enable_reg_pp3_iter3_reg_n_5,
      I2 => ap_enable_reg_pp3_iter2,
      I3 => ap_rst_n,
      I4 => p_1_in5_in,
      I5 => ap_block_pp3_stage0_subdone,
      O => ap_enable_reg_pp3_iter4_i_1_n_5
    );
ap_enable_reg_pp3_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp3_iter4_i_1_n_5,
      Q => ap_enable_reg_pp3_iter4_reg_n_5,
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter3_reg_n_5,
      I1 => ap_block_pp3_stage0_subdone,
      O => ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_4390
    );
\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter4_reg_n_5,
      I1 => \icmp_ln882_5_reg_1071_pp3_iter3_reg_reg_n_5_[0]\,
      O => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439[7]_i_3_n_5\
    );
\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_4390,
      D => buf_2_V_U_n_69,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439(0),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_4390,
      D => buf_2_V_U_n_68,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439(1),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_4390,
      D => buf_2_V_U_n_67,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439(2),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_4390,
      D => buf_2_V_U_n_66,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439(3),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_4390,
      D => buf_2_V_U_n_65,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439(4),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_4390,
      D => buf_2_V_U_n_64,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439(5),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_4390,
      D => buf_2_V_U_n_63,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439(6),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_4390,
      D => buf_2_V_U_n_62,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439(7),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_1_0_1_reg_427_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_4390,
      D => buf_2_V_U_n_37,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_1_0_1_reg_427(0),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_1_0_1_reg_427_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_4390,
      D => buf_2_V_U_n_36,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_1_0_1_reg_427(1),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_1_0_1_reg_427_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_4390,
      D => buf_2_V_U_n_35,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_1_0_1_reg_427(2),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_1_0_1_reg_427_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_4390,
      D => buf_2_V_U_n_34,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_1_0_1_reg_427(3),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_1_0_1_reg_427_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_4390,
      D => buf_2_V_U_n_33,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_1_0_1_reg_427(4),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_1_0_1_reg_427_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_4390,
      D => buf_2_V_U_n_32,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_1_0_1_reg_427(5),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_1_0_1_reg_427_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_4390,
      D => buf_2_V_U_n_31,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_1_0_1_reg_427(6),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_1_0_1_reg_427_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_4390,
      D => buf_2_V_U_n_30,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_1_0_1_reg_427(7),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_storemerge_reg_451[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => zext_ln1350_4_fu_879_p1(1),
      I1 => ap_enable_reg_pp3_iter4_reg_n_5,
      I2 => \icmp_ln882_5_reg_1071_pp3_iter3_reg_reg_n_5_[0]\,
      I3 => src_buf_V_2_0_2_reg_1127(0),
      O => \ap_phi_reg_pp3_iter4_storemerge_reg_451[0]_i_2_n_5\
    );
\ap_phi_reg_pp3_iter4_storemerge_reg_451[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => zext_ln1350_4_fu_879_p1(2),
      I1 => ap_enable_reg_pp3_iter4_reg_n_5,
      I2 => \icmp_ln882_5_reg_1071_pp3_iter3_reg_reg_n_5_[0]\,
      I3 => src_buf_V_2_0_2_reg_1127(1),
      O => \ap_phi_reg_pp3_iter4_storemerge_reg_451[1]_i_2_n_5\
    );
\ap_phi_reg_pp3_iter4_storemerge_reg_451[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => zext_ln1350_4_fu_879_p1(3),
      I1 => ap_enable_reg_pp3_iter4_reg_n_5,
      I2 => \icmp_ln882_5_reg_1071_pp3_iter3_reg_reg_n_5_[0]\,
      I3 => src_buf_V_2_0_2_reg_1127(2),
      O => \ap_phi_reg_pp3_iter4_storemerge_reg_451[2]_i_2_n_5\
    );
\ap_phi_reg_pp3_iter4_storemerge_reg_451[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => zext_ln1350_4_fu_879_p1(4),
      I1 => ap_enable_reg_pp3_iter4_reg_n_5,
      I2 => \icmp_ln882_5_reg_1071_pp3_iter3_reg_reg_n_5_[0]\,
      I3 => src_buf_V_2_0_2_reg_1127(3),
      O => \ap_phi_reg_pp3_iter4_storemerge_reg_451[3]_i_2_n_5\
    );
\ap_phi_reg_pp3_iter4_storemerge_reg_451[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => zext_ln1350_4_fu_879_p1(5),
      I1 => ap_enable_reg_pp3_iter4_reg_n_5,
      I2 => \icmp_ln882_5_reg_1071_pp3_iter3_reg_reg_n_5_[0]\,
      I3 => src_buf_V_2_0_2_reg_1127(4),
      O => \ap_phi_reg_pp3_iter4_storemerge_reg_451[4]_i_2_n_5\
    );
\ap_phi_reg_pp3_iter4_storemerge_reg_451[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => zext_ln1350_4_fu_879_p1(6),
      I1 => ap_enable_reg_pp3_iter4_reg_n_5,
      I2 => \icmp_ln882_5_reg_1071_pp3_iter3_reg_reg_n_5_[0]\,
      I3 => src_buf_V_2_0_2_reg_1127(5),
      O => \ap_phi_reg_pp3_iter4_storemerge_reg_451[5]_i_2_n_5\
    );
\ap_phi_reg_pp3_iter4_storemerge_reg_451[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => zext_ln1350_4_fu_879_p1(7),
      I1 => ap_enable_reg_pp3_iter4_reg_n_5,
      I2 => \icmp_ln882_5_reg_1071_pp3_iter3_reg_reg_n_5_[0]\,
      I3 => src_buf_V_2_0_2_reg_1127(6),
      O => \ap_phi_reg_pp3_iter4_storemerge_reg_451[6]_i_2_n_5\
    );
\ap_phi_reg_pp3_iter4_storemerge_reg_451[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => zext_ln1350_4_fu_879_p1(8),
      I1 => ap_enable_reg_pp3_iter4_reg_n_5,
      I2 => \icmp_ln882_5_reg_1071_pp3_iter3_reg_reg_n_5_[0]\,
      I3 => src_buf_V_2_0_2_reg_1127(7),
      O => \ap_phi_reg_pp3_iter4_storemerge_reg_451[7]_i_2_n_5\
    );
\ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_4390,
      D => buf_2_V_U_n_53,
      Q => ap_phi_reg_pp3_iter4_storemerge_reg_451(0),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_4390,
      D => buf_2_V_U_n_52,
      Q => ap_phi_reg_pp3_iter4_storemerge_reg_451(1),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_4390,
      D => buf_2_V_U_n_51,
      Q => ap_phi_reg_pp3_iter4_storemerge_reg_451(2),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_4390,
      D => buf_2_V_U_n_50,
      Q => ap_phi_reg_pp3_iter4_storemerge_reg_451(3),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_4390,
      D => buf_2_V_U_n_49,
      Q => ap_phi_reg_pp3_iter4_storemerge_reg_451(4),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_4390,
      D => buf_2_V_U_n_48,
      Q => ap_phi_reg_pp3_iter4_storemerge_reg_451(5),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_4390,
      D => buf_2_V_U_n_47,
      Q => ap_phi_reg_pp3_iter4_storemerge_reg_451(6),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_4390,
      D => buf_2_V_U_n_46,
      Q => ap_phi_reg_pp3_iter4_storemerge_reg_451(7),
      R => '0'
    );
buf_0_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V
     port map (
      ADDRBWRADDR(10 downto 0) => buf_0_V_address0(10 downto 0),
      DOUTBDOUT(7 downto 0) => buf_0_V_q0(7 downto 0),
      Q(1 downto 0) => row_ind_V_1_1_reg_298(1 downto 0),
      and_ln203_reg_1087 => and_ln203_reg_1087,
      \and_ln203_reg_1087_reg[0]\ => buf_0_V_U_n_13,
      \ap_CS_fsm_reg[6]\ => \ap_CS_fsm_reg[6]_0\,
      \ap_CS_fsm_reg[9]\ => buf_0_V_U_n_15,
      ap_block_pp3_stage0_subdone => ap_block_pp3_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp2_iter1 => ap_enable_reg_pp2_iter1,
      ap_enable_reg_pp3_iter1 => ap_enable_reg_pp3_iter1,
      buf_0_V_ce0 => buf_0_V_ce0,
      empty_50_reg_3430 => empty_50_reg_3430,
      \empty_50_reg_343_reg[0]\(2) => ap_CS_fsm_pp3_stage0,
      \empty_50_reg_343_reg[0]\(1) => ap_CS_fsm_pp2_stage0,
      \empty_50_reg_343_reg[0]\(0) => ap_CS_fsm_pp1_stage0,
      \empty_50_reg_343_reg[0]_0\ => \icmp_ln882_5_reg_1071_reg_n_5_[0]\,
      gaussian_mat_data_empty_n => gaussian_mat_data_empty_n,
      icmp_ln882_4_reg_1017 => icmp_ln882_4_reg_1017,
      ram_reg_bram_0(7 downto 0) => ram_reg_bram_0_7(7 downto 0),
      ram_reg_bram_0_0(1 downto 0) => trunc_ln324_reg_994(1 downto 0),
      ram_reg_bram_0_1 => ap_enable_reg_pp1_iter1_reg_n_5,
      ram_reg_bram_0_2(10 downto 0) => empty_50_reg_343(10 downto 0),
      ram_reg_bram_0_3(10 downto 0) => buf_0_V_addr_1_reg_1026(10 downto 0),
      ram_reg_bram_0_4(10 downto 0) => empty_reg_275(10 downto 0)
    );
\buf_0_V_addr_1_reg_1026[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp2_stage0,
      I1 => icmp_ln882_4_fu_546_p2,
      O => buf_0_V_addr_1_reg_10260
    );
\buf_0_V_addr_1_reg_1026_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_0_V_addr_1_reg_10260,
      D => empty_47_reg_287_reg(0),
      Q => buf_0_V_addr_1_reg_1026(0),
      R => '0'
    );
\buf_0_V_addr_1_reg_1026_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_0_V_addr_1_reg_10260,
      D => empty_47_reg_287_reg(10),
      Q => buf_0_V_addr_1_reg_1026(10),
      R => '0'
    );
\buf_0_V_addr_1_reg_1026_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_0_V_addr_1_reg_10260,
      D => empty_47_reg_287_reg(1),
      Q => buf_0_V_addr_1_reg_1026(1),
      R => '0'
    );
\buf_0_V_addr_1_reg_1026_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_0_V_addr_1_reg_10260,
      D => empty_47_reg_287_reg(2),
      Q => buf_0_V_addr_1_reg_1026(2),
      R => '0'
    );
\buf_0_V_addr_1_reg_1026_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_0_V_addr_1_reg_10260,
      D => empty_47_reg_287_reg(3),
      Q => buf_0_V_addr_1_reg_1026(3),
      R => '0'
    );
\buf_0_V_addr_1_reg_1026_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_0_V_addr_1_reg_10260,
      D => empty_47_reg_287_reg(4),
      Q => buf_0_V_addr_1_reg_1026(4),
      R => '0'
    );
\buf_0_V_addr_1_reg_1026_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_0_V_addr_1_reg_10260,
      D => empty_47_reg_287_reg(5),
      Q => buf_0_V_addr_1_reg_1026(5),
      R => '0'
    );
\buf_0_V_addr_1_reg_1026_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_0_V_addr_1_reg_10260,
      D => empty_47_reg_287_reg(6),
      Q => buf_0_V_addr_1_reg_1026(6),
      R => '0'
    );
\buf_0_V_addr_1_reg_1026_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_0_V_addr_1_reg_10260,
      D => empty_47_reg_287_reg(7),
      Q => buf_0_V_addr_1_reg_1026(7),
      R => '0'
    );
\buf_0_V_addr_1_reg_1026_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_0_V_addr_1_reg_10260,
      D => empty_47_reg_287_reg(8),
      Q => buf_0_V_addr_1_reg_1026(8),
      R => '0'
    );
\buf_0_V_addr_1_reg_1026_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_0_V_addr_1_reg_10260,
      D => empty_47_reg_287_reg(9),
      Q => buf_0_V_addr_1_reg_1026(9),
      R => '0'
    );
buf_1_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_17
     port map (
      ADDRARDADDR(10 downto 0) => buf_1_V_address1(10 downto 0),
      ADDRBWRADDR(10 downto 0) => buf_0_V_address0(10 downto 0),
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DOUTBDOUT(7 downto 0) => buf_1_V_q0(7 downto 0),
      Q(1 downto 0) => row_ind_V_1_1_reg_298(1 downto 0),
      WEA(0) => buf_1_V_ce1,
      ap_clk => ap_clk,
      buf_0_V_ce0 => buf_0_V_ce0,
      gaussian_mat_data_empty_n => gaussian_mat_data_empty_n,
      ram_reg_bram_0 => buf_0_V_U_n_13,
      ram_reg_bram_0_0(1 downto 0) => trunc_ln324_reg_994(1 downto 0),
      ram_reg_bram_0_1 => ap_enable_reg_pp1_iter1_reg_n_5,
      ram_reg_bram_0_2(0) => ap_CS_fsm_pp1_stage0
    );
buf_2_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_18
     port map (
      ADDRARDADDR(10 downto 0) => buf_1_V_address1(10 downto 0),
      ADDRBWRADDR(10 downto 0) => buf_0_V_address0(10 downto 0),
      D(7) => buf_2_V_U_n_30,
      D(6) => buf_2_V_U_n_31,
      D(5) => buf_2_V_U_n_32,
      D(4) => buf_2_V_U_n_33,
      D(3) => buf_2_V_U_n_34,
      D(2) => buf_2_V_U_n_35,
      D(1) => buf_2_V_U_n_36,
      D(0) => buf_2_V_U_n_37,
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DOUTBDOUT(7 downto 0) => buf_1_V_q0(7 downto 0),
      Q(1 downto 0) => row_ind_V_1_1_reg_298(1 downto 0),
      WEA(0) => buf_1_V_ce1,
      and_ln203_reg_1087 => and_ln203_reg_1087,
      ap_block_pp3_stage0_subdone => ap_block_pp3_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp2_iter0 => ap_enable_reg_pp2_iter0,
      ap_enable_reg_pp3_iter1 => ap_enable_reg_pp3_iter1,
      ap_enable_reg_pp3_iter2 => ap_enable_reg_pp3_iter2,
      \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]\ => \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439[7]_i_3_n_5\,
      \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_0\ => \icmp_ln882_5_reg_1071_pp3_iter2_reg_reg_n_5_[0]\,
      \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_1\ => \icmp_ln886_reg_1109_reg_n_5_[0]\,
      \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[0]\ => \ap_phi_reg_pp3_iter4_storemerge_reg_451[0]_i_2_n_5\,
      \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[1]\ => \ap_phi_reg_pp3_iter4_storemerge_reg_451[1]_i_2_n_5\,
      \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[2]\ => \ap_phi_reg_pp3_iter4_storemerge_reg_451[2]_i_2_n_5\,
      \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[3]\ => \ap_phi_reg_pp3_iter4_storemerge_reg_451[3]_i_2_n_5\,
      \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[4]\ => \ap_phi_reg_pp3_iter4_storemerge_reg_451[4]_i_2_n_5\,
      \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[5]\ => \ap_phi_reg_pp3_iter4_storemerge_reg_451[5]_i_2_n_5\,
      \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[6]\ => \ap_phi_reg_pp3_iter4_storemerge_reg_451[6]_i_2_n_5\,
      \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[7]\ => \ap_phi_reg_pp3_iter4_storemerge_reg_451[7]_i_2_n_5\,
      buf_0_V_ce0 => buf_0_V_ce0,
      gaussian_mat_data_empty_n => gaussian_mat_data_empty_n,
      gradx_mat_data_full_n => gradx_mat_data_full_n,
      grady_mat_data_full_n => grady_mat_data_full_n,
      \icmp_ln882_5_reg_1071_pp3_iter2_reg_reg[0]\(7) => buf_2_V_U_n_46,
      \icmp_ln882_5_reg_1071_pp3_iter2_reg_reg[0]\(6) => buf_2_V_U_n_47,
      \icmp_ln882_5_reg_1071_pp3_iter2_reg_reg[0]\(5) => buf_2_V_U_n_48,
      \icmp_ln882_5_reg_1071_pp3_iter2_reg_reg[0]\(4) => buf_2_V_U_n_49,
      \icmp_ln882_5_reg_1071_pp3_iter2_reg_reg[0]\(3) => buf_2_V_U_n_50,
      \icmp_ln882_5_reg_1071_pp3_iter2_reg_reg[0]\(2) => buf_2_V_U_n_51,
      \icmp_ln882_5_reg_1071_pp3_iter2_reg_reg[0]\(1) => buf_2_V_U_n_52,
      \icmp_ln882_5_reg_1071_pp3_iter2_reg_reg[0]\(0) => buf_2_V_U_n_53,
      icmp_ln882_6_reg_1080_pp3_iter2_reg => icmp_ln882_6_reg_1080_pp3_iter2_reg,
      \icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]\(7 downto 0) => src_buf_V_1_1_fu_754_p3(7 downto 0),
      \icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_0\(7 downto 0) => src_buf_V_2_0_2_fu_768_p3(7 downto 0),
      \icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_1\(7 downto 0) => src_buf_V_0_1_fu_761_p3(7 downto 0),
      \icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_2\ => \icmp_ln882_5_reg_1071_reg_n_5_[0]\,
      icmp_ln886_reg_1109_pp3_iter3_reg => icmp_ln886_reg_1109_pp3_iter3_reg,
      ram_reg_bram_0 => ram_reg_bram_0,
      ram_reg_bram_0_0 => ram_reg_bram_0_0,
      ram_reg_bram_0_1 => ram_reg_bram_0_1,
      ram_reg_bram_0_10(0) => trunc_ln324_reg_994(1),
      ram_reg_bram_0_11(10 downto 0) => empty_50_reg_343(10 downto 0),
      ram_reg_bram_0_12(10 downto 0) => empty_reg_275(10 downto 0),
      ram_reg_bram_0_13(7 downto 0) => buf_0_V_q0(7 downto 0),
      ram_reg_bram_0_14(10 downto 0) => empty_50_reg_343_pp3_iter1_reg(10 downto 0),
      ram_reg_bram_0_15(10 downto 0) => empty_47_reg_287_reg(10 downto 0),
      ram_reg_bram_0_16(1 downto 0) => trunc_ln324_1_reg_998(1 downto 0),
      ram_reg_bram_0_2 => ram_reg_bram_0_2,
      ram_reg_bram_0_3 => ram_reg_bram_0_3,
      ram_reg_bram_0_4 => ram_reg_bram_0_4,
      ram_reg_bram_0_5 => ram_reg_bram_0_5,
      ram_reg_bram_0_6 => ram_reg_bram_0_6,
      ram_reg_bram_0_7 => buf_0_V_U_n_13,
      ram_reg_bram_0_8 => ap_enable_reg_pp1_iter1_reg_n_5,
      ram_reg_bram_0_9(2) => ap_CS_fsm_pp3_stage0,
      ram_reg_bram_0_9(1) => ap_CS_fsm_pp2_stage0,
      ram_reg_bram_0_9(0) => ap_CS_fsm_pp1_stage0,
      spec_select971_reg_1056 => spec_select971_reg_1056,
      \src_buf_V_0_1_reg_1120_reg[0]\(1 downto 0) => trunc_ln324_2_reg_1061(1 downto 0),
      \src_buf_V_0_1_reg_1120_reg[7]\(7) => buf_2_V_U_n_62,
      \src_buf_V_0_1_reg_1120_reg[7]\(6) => buf_2_V_U_n_63,
      \src_buf_V_0_1_reg_1120_reg[7]\(5) => buf_2_V_U_n_64,
      \src_buf_V_0_1_reg_1120_reg[7]\(4) => buf_2_V_U_n_65,
      \src_buf_V_0_1_reg_1120_reg[7]\(3) => buf_2_V_U_n_66,
      \src_buf_V_0_1_reg_1120_reg[7]\(2) => buf_2_V_U_n_67,
      \src_buf_V_0_1_reg_1120_reg[7]\(1) => buf_2_V_U_n_68,
      \src_buf_V_0_1_reg_1120_reg[7]\(0) => buf_2_V_U_n_69,
      \src_buf_V_0_1_reg_1120_reg[7]_0\ => ap_enable_reg_pp3_iter4_reg_n_5,
      \src_buf_V_0_1_reg_1120_reg[7]_1\ => \icmp_ln882_5_reg_1071_pp3_iter3_reg_reg_n_5_[0]\,
      \src_buf_V_0_1_reg_1120_reg[7]_2\(7 downto 0) => src_buf_V_0_1_reg_1120(7 downto 0),
      \src_buf_V_0_1_reg_1120_reg[7]_3\(7 downto 0) => src_buf_V_0_2_3_reg_403(7 downto 0),
      \src_buf_V_1_1_reg_1113_reg[0]\(1 downto 0) => trunc_ln324_3_reg_1066(1 downto 0),
      \src_buf_V_1_1_reg_1113_reg[7]\(7 downto 0) => zext_ln215_fu_794_p1(8 downto 1),
      \src_buf_V_1_1_reg_1113_reg[7]_0\(7 downto 0) => src_buf_V_1_2_3_reg_379(7 downto 0),
      \src_buf_V_2_0_2_reg_1127_reg[0]_i_2\ => \src_buf_V_2_0_2_reg_1127[7]_i_5_n_5\,
      \src_buf_V_2_0_2_reg_1127_reg[0]_i_2_0\ => \src_buf_V_2_0_2_reg_1127[7]_i_6_n_5\,
      \src_buf_V_2_0_2_reg_1127_reg[7]\(7 downto 0) => zext_ln1350_4_fu_879_p1(8 downto 1),
      \src_buf_V_2_0_2_reg_1127_reg[7]_0\(7 downto 0) => src_buf_V_2_0_2_reg_1127(7 downto 0)
    );
cmp_i_i227_i_2_fu_615_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 6) => NLW_cmp_i_i227_i_2_fu_615_p2_carry_CO_UNCONNECTED(7 downto 6),
      CO(5) => cmp_i_i227_i_2_fu_615_p2,
      CO(4) => cmp_i_i227_i_2_fu_615_p2_carry_n_8,
      CO(3) => cmp_i_i227_i_2_fu_615_p2_carry_n_9,
      CO(2) => cmp_i_i227_i_2_fu_615_p2_carry_n_10,
      CO(1) => cmp_i_i227_i_2_fu_615_p2_carry_n_11,
      CO(0) => cmp_i_i227_i_2_fu_615_p2_carry_n_12,
      DI(7 downto 5) => B"000",
      DI(4) => cmp_i_i227_i_2_fu_615_p2_carry_i_1_n_5,
      DI(3) => cmp_i_i227_i_2_fu_615_p2_carry_i_2_n_5,
      DI(2) => cmp_i_i227_i_2_fu_615_p2_carry_i_3_n_5,
      DI(1) => cmp_i_i227_i_2_fu_615_p2_carry_i_4_n_5,
      DI(0) => cmp_i_i227_i_2_fu_615_p2_carry_i_5_n_5,
      O(7 downto 0) => NLW_cmp_i_i227_i_2_fu_615_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 6) => B"00",
      S(5) => cmp_i_i227_i_2_fu_615_p2_carry_i_6_n_5,
      S(4) => cmp_i_i227_i_2_fu_615_p2_carry_i_7_n_5,
      S(3) => cmp_i_i227_i_2_fu_615_p2_carry_i_8_n_5,
      S(2) => cmp_i_i227_i_2_fu_615_p2_carry_i_9_n_5,
      S(1) => cmp_i_i227_i_2_fu_615_p2_carry_i_10_n_5,
      S(0) => cmp_i_i227_i_2_fu_615_p2_carry_i_11_n_5
    );
cmp_i_i227_i_2_fu_615_p2_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAA9"
    )
        port map (
      I0 => empty_48_reg_331_reg(8),
      I1 => cmp_i_i227_i_2_fu_615_p2_carry_i_12_n_5,
      I2 => empty_48_reg_331_reg(6),
      I3 => empty_48_reg_331_reg(7),
      I4 => empty_48_reg_331_reg(9),
      O => cmp_i_i227_i_2_fu_615_p2_carry_i_1_n_5
    );
cmp_i_i227_i_2_fu_615_p2_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"402A"
    )
        port map (
      I0 => empty_48_reg_331_reg(3),
      I1 => empty_48_reg_331_reg(0),
      I2 => \empty_48_reg_331_reg__0\(1),
      I3 => empty_48_reg_331_reg(2),
      O => cmp_i_i227_i_2_fu_615_p2_carry_i_10_n_5
    );
cmp_i_i227_i_2_fu_615_p2_carry_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => empty_48_reg_331_reg(0),
      I1 => \empty_48_reg_331_reg__0\(1),
      O => cmp_i_i227_i_2_fu_615_p2_carry_i_11_n_5
    );
cmp_i_i227_i_2_fu_615_p2_carry_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888880000000"
    )
        port map (
      I0 => empty_48_reg_331_reg(5),
      I1 => empty_48_reg_331_reg(4),
      I2 => empty_48_reg_331_reg(2),
      I3 => \empty_48_reg_331_reg__0\(1),
      I4 => empty_48_reg_331_reg(0),
      I5 => empty_48_reg_331_reg(3),
      O => cmp_i_i227_i_2_fu_615_p2_carry_i_12_n_5
    );
cmp_i_i227_i_2_fu_615_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EB"
    )
        port map (
      I0 => empty_48_reg_331_reg(7),
      I1 => empty_48_reg_331_reg(6),
      I2 => cmp_i_i227_i_2_fu_615_p2_carry_i_12_n_5,
      O => cmp_i_i227_i_2_fu_615_p2_carry_i_2_n_5
    );
cmp_i_i227_i_2_fu_615_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555FFFFFFFFEAAA"
    )
        port map (
      I0 => empty_48_reg_331_reg(3),
      I1 => empty_48_reg_331_reg(0),
      I2 => \empty_48_reg_331_reg__0\(1),
      I3 => empty_48_reg_331_reg(2),
      I4 => empty_48_reg_331_reg(4),
      I5 => empty_48_reg_331_reg(5),
      O => cmp_i_i227_i_2_fu_615_p2_carry_i_3_n_5
    );
cmp_i_i227_i_2_fu_615_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA7F"
    )
        port map (
      I0 => empty_48_reg_331_reg(2),
      I1 => \empty_48_reg_331_reg__0\(1),
      I2 => empty_48_reg_331_reg(0),
      I3 => empty_48_reg_331_reg(3),
      O => cmp_i_i227_i_2_fu_615_p2_carry_i_4_n_5
    );
cmp_i_i227_i_2_fu_615_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \empty_48_reg_331_reg__0\(1),
      I1 => empty_48_reg_331_reg(0),
      O => cmp_i_i227_i_2_fu_615_p2_carry_i_5_n_5
    );
cmp_i_i227_i_2_fu_615_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => empty_48_reg_331_reg(10),
      I1 => empty_48_reg_331_reg(9),
      I2 => empty_48_reg_331_reg(6),
      I3 => empty_48_reg_331_reg(7),
      I4 => empty_48_reg_331_reg(8),
      I5 => cmp_i_i227_i_2_fu_615_p2_carry_i_12_n_5,
      O => cmp_i_i227_i_2_fu_615_p2_carry_i_6_n_5
    );
cmp_i_i227_i_2_fu_615_p2_carry_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00015554"
    )
        port map (
      I0 => empty_48_reg_331_reg(9),
      I1 => empty_48_reg_331_reg(7),
      I2 => empty_48_reg_331_reg(6),
      I3 => cmp_i_i227_i_2_fu_615_p2_carry_i_12_n_5,
      I4 => empty_48_reg_331_reg(8),
      O => cmp_i_i227_i_2_fu_615_p2_carry_i_7_n_5
    );
cmp_i_i227_i_2_fu_615_p2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => cmp_i_i227_i_2_fu_615_p2_carry_i_12_n_5,
      I1 => empty_48_reg_331_reg(6),
      I2 => empty_48_reg_331_reg(7),
      O => cmp_i_i227_i_2_fu_615_p2_carry_i_8_n_5
    );
cmp_i_i227_i_2_fu_615_p2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888881111111"
    )
        port map (
      I0 => empty_48_reg_331_reg(5),
      I1 => empty_48_reg_331_reg(4),
      I2 => empty_48_reg_331_reg(2),
      I3 => \empty_48_reg_331_reg__0\(1),
      I4 => empty_48_reg_331_reg(0),
      I5 => empty_48_reg_331_reg(3),
      O => cmp_i_i227_i_2_fu_615_p2_carry_i_9_n_5
    );
\cmp_i_i326_i_reg_1046[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state11,
      I1 => \ap_CS_fsm[0]_i_2__0_n_5\,
      O => p_1_in5_in
    );
\cmp_i_i326_i_reg_1046[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555555555555D"
    )
        port map (
      I0 => empty_48_reg_331_reg(10),
      I1 => \cmp_i_i326_i_reg_1046[0]_i_3_n_5\,
      I2 => empty_48_reg_331_reg(9),
      I3 => empty_48_reg_331_reg(6),
      I4 => empty_48_reg_331_reg(7),
      I5 => empty_48_reg_331_reg(8),
      O => cmp_i_i326_i_fu_583_p2
    );
\cmp_i_i326_i_reg_1046[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => empty_48_reg_331_reg(3),
      I1 => empty_48_reg_331_reg(5),
      I2 => empty_48_reg_331_reg(4),
      O => \cmp_i_i326_i_reg_1046[0]_i_3_n_5\
    );
\cmp_i_i326_i_reg_1046_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in5_in,
      D => cmp_i_i326_i_fu_583_p2,
      Q => cmp_i_i326_i_reg_1046,
      R => '0'
    );
\empty_47_reg_287[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_47_reg_287_reg(0),
      O => add_ln695_6_fu_552_p2(0)
    );
\empty_47_reg_287[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_CS_fsm_pp2_stage0,
      I1 => icmp_ln882_4_fu_546_p2,
      I2 => ap_enable_reg_pp2_iter0,
      O => empty_47_reg_2870
    );
\empty_47_reg_287[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => empty_47_reg_287_reg(10),
      I1 => empty_47_reg_287_reg(8),
      I2 => empty_47_reg_287_reg(6),
      I3 => \empty_47_reg_287[10]_i_3_n_5\,
      I4 => empty_47_reg_287_reg(7),
      I5 => empty_47_reg_287_reg(9),
      O => add_ln695_6_fu_552_p2(10)
    );
\empty_47_reg_287[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => empty_47_reg_287_reg(5),
      I1 => empty_47_reg_287_reg(3),
      I2 => empty_47_reg_287_reg(0),
      I3 => empty_47_reg_287_reg(1),
      I4 => empty_47_reg_287_reg(2),
      I5 => empty_47_reg_287_reg(4),
      O => \empty_47_reg_287[10]_i_3_n_5\
    );
\empty_47_reg_287[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => empty_47_reg_287_reg(0),
      I1 => empty_47_reg_287_reg(1),
      O => add_ln695_6_fu_552_p2(1)
    );
\empty_47_reg_287[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => empty_47_reg_287_reg(2),
      I1 => empty_47_reg_287_reg(1),
      I2 => empty_47_reg_287_reg(0),
      O => add_ln695_6_fu_552_p2(2)
    );
\empty_47_reg_287[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => empty_47_reg_287_reg(3),
      I1 => empty_47_reg_287_reg(0),
      I2 => empty_47_reg_287_reg(1),
      I3 => empty_47_reg_287_reg(2),
      O => add_ln695_6_fu_552_p2(3)
    );
\empty_47_reg_287[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => empty_47_reg_287_reg(4),
      I1 => empty_47_reg_287_reg(2),
      I2 => empty_47_reg_287_reg(1),
      I3 => empty_47_reg_287_reg(0),
      I4 => empty_47_reg_287_reg(3),
      O => add_ln695_6_fu_552_p2(4)
    );
\empty_47_reg_287[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => empty_47_reg_287_reg(5),
      I1 => empty_47_reg_287_reg(3),
      I2 => empty_47_reg_287_reg(0),
      I3 => empty_47_reg_287_reg(1),
      I4 => empty_47_reg_287_reg(2),
      I5 => empty_47_reg_287_reg(4),
      O => add_ln695_6_fu_552_p2(5)
    );
\empty_47_reg_287[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => empty_47_reg_287_reg(6),
      I1 => \empty_47_reg_287[10]_i_3_n_5\,
      O => add_ln695_6_fu_552_p2(6)
    );
\empty_47_reg_287[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => empty_47_reg_287_reg(7),
      I1 => \empty_47_reg_287[10]_i_3_n_5\,
      I2 => empty_47_reg_287_reg(6),
      O => add_ln695_6_fu_552_p2(7)
    );
\empty_47_reg_287[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => empty_47_reg_287_reg(8),
      I1 => empty_47_reg_287_reg(6),
      I2 => \empty_47_reg_287[10]_i_3_n_5\,
      I3 => empty_47_reg_287_reg(7),
      O => add_ln695_6_fu_552_p2(8)
    );
\empty_47_reg_287[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => empty_47_reg_287_reg(9),
      I1 => empty_47_reg_287_reg(7),
      I2 => \empty_47_reg_287[10]_i_3_n_5\,
      I3 => empty_47_reg_287_reg(6),
      I4 => empty_47_reg_287_reg(8),
      O => add_ln695_6_fu_552_p2(9)
    );
\empty_47_reg_287_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_47_reg_2870,
      D => add_ln695_6_fu_552_p2(0),
      Q => empty_47_reg_287_reg(0),
      R => \trunc_ln324_1_reg_998[1]_i_1_n_5\
    );
\empty_47_reg_287_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_47_reg_2870,
      D => add_ln695_6_fu_552_p2(10),
      Q => empty_47_reg_287_reg(10),
      R => \trunc_ln324_1_reg_998[1]_i_1_n_5\
    );
\empty_47_reg_287_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_47_reg_2870,
      D => add_ln695_6_fu_552_p2(1),
      Q => empty_47_reg_287_reg(1),
      R => \trunc_ln324_1_reg_998[1]_i_1_n_5\
    );
\empty_47_reg_287_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_47_reg_2870,
      D => add_ln695_6_fu_552_p2(2),
      Q => empty_47_reg_287_reg(2),
      R => \trunc_ln324_1_reg_998[1]_i_1_n_5\
    );
\empty_47_reg_287_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_47_reg_2870,
      D => add_ln695_6_fu_552_p2(3),
      Q => empty_47_reg_287_reg(3),
      R => \trunc_ln324_1_reg_998[1]_i_1_n_5\
    );
\empty_47_reg_287_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_47_reg_2870,
      D => add_ln695_6_fu_552_p2(4),
      Q => empty_47_reg_287_reg(4),
      R => \trunc_ln324_1_reg_998[1]_i_1_n_5\
    );
\empty_47_reg_287_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_47_reg_2870,
      D => add_ln695_6_fu_552_p2(5),
      Q => empty_47_reg_287_reg(5),
      R => \trunc_ln324_1_reg_998[1]_i_1_n_5\
    );
\empty_47_reg_287_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_47_reg_2870,
      D => add_ln695_6_fu_552_p2(6),
      Q => empty_47_reg_287_reg(6),
      R => \trunc_ln324_1_reg_998[1]_i_1_n_5\
    );
\empty_47_reg_287_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_47_reg_2870,
      D => add_ln695_6_fu_552_p2(7),
      Q => empty_47_reg_287_reg(7),
      R => \trunc_ln324_1_reg_998[1]_i_1_n_5\
    );
\empty_47_reg_287_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_47_reg_2870,
      D => add_ln695_6_fu_552_p2(8),
      Q => empty_47_reg_287_reg(8),
      R => \trunc_ln324_1_reg_998[1]_i_1_n_5\
    );
\empty_47_reg_287_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_47_reg_2870,
      D => add_ln695_6_fu_552_p2(9),
      Q => empty_47_reg_287_reg(9),
      R => \trunc_ln324_1_reg_998[1]_i_1_n_5\
    );
\empty_48_reg_331[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => empty_48_reg_331_reg(10),
      I1 => empty_48_reg_331_reg(9),
      I2 => empty_48_reg_331_reg(8),
      I3 => \empty_48_reg_331[10]_i_2_n_5\,
      I4 => empty_48_reg_331_reg(6),
      I5 => empty_48_reg_331_reg(7),
      O => add_ln695_7_fu_930_p2(10)
    );
\empty_48_reg_331[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => empty_48_reg_331_reg(0),
      I1 => \empty_48_reg_331_reg__0\(1),
      I2 => empty_48_reg_331_reg(2),
      I3 => empty_48_reg_331_reg(4),
      I4 => empty_48_reg_331_reg(5),
      I5 => empty_48_reg_331_reg(3),
      O => \empty_48_reg_331[10]_i_2_n_5\
    );
\empty_48_reg_331[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => empty_48_reg_331_reg(0),
      I1 => \empty_48_reg_331_reg__0\(1),
      O => add_ln695_7_fu_930_p2(1)
    );
\empty_48_reg_331[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => empty_48_reg_331_reg(2),
      I1 => \empty_48_reg_331_reg__0\(1),
      I2 => empty_48_reg_331_reg(0),
      O => add_ln695_7_fu_930_p2(2)
    );
\empty_48_reg_331[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => empty_48_reg_331_reg(3),
      I1 => empty_48_reg_331_reg(0),
      I2 => \empty_48_reg_331_reg__0\(1),
      I3 => empty_48_reg_331_reg(2),
      O => add_ln695_7_fu_930_p2(3)
    );
\empty_48_reg_331[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => empty_48_reg_331_reg(4),
      I1 => empty_48_reg_331_reg(3),
      I2 => empty_48_reg_331_reg(2),
      I3 => \empty_48_reg_331_reg__0\(1),
      I4 => empty_48_reg_331_reg(0),
      O => add_ln695_7_fu_930_p2(4)
    );
\empty_48_reg_331[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => empty_48_reg_331_reg(5),
      I1 => empty_48_reg_331_reg(0),
      I2 => \empty_48_reg_331_reg__0\(1),
      I3 => empty_48_reg_331_reg(2),
      I4 => empty_48_reg_331_reg(3),
      I5 => empty_48_reg_331_reg(4),
      O => add_ln695_7_fu_930_p2(5)
    );
\empty_48_reg_331[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => empty_48_reg_331_reg(6),
      I1 => empty_48_reg_331_reg(3),
      I2 => empty_48_reg_331_reg(5),
      I3 => empty_48_reg_331_reg(4),
      I4 => \empty_48_reg_331[7]_i_2_n_5\,
      O => add_ln695_7_fu_930_p2(6)
    );
\empty_48_reg_331[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => empty_48_reg_331_reg(7),
      I1 => empty_48_reg_331_reg(6),
      I2 => \empty_48_reg_331[7]_i_2_n_5\,
      I3 => empty_48_reg_331_reg(4),
      I4 => empty_48_reg_331_reg(5),
      I5 => empty_48_reg_331_reg(3),
      O => add_ln695_7_fu_930_p2(7)
    );
\empty_48_reg_331[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => empty_48_reg_331_reg(2),
      I1 => \empty_48_reg_331_reg__0\(1),
      I2 => empty_48_reg_331_reg(0),
      O => \empty_48_reg_331[7]_i_2_n_5\
    );
\empty_48_reg_331[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => empty_48_reg_331_reg(8),
      I1 => \empty_48_reg_331[10]_i_2_n_5\,
      I2 => empty_48_reg_331_reg(6),
      I3 => empty_48_reg_331_reg(7),
      O => add_ln695_7_fu_930_p2(8)
    );
\empty_48_reg_331[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => empty_48_reg_331_reg(9),
      I1 => empty_48_reg_331_reg(7),
      I2 => empty_48_reg_331_reg(6),
      I3 => \empty_48_reg_331[10]_i_2_n_5\,
      I4 => empty_48_reg_331_reg(8),
      O => add_ln695_7_fu_930_p2(9)
    );
\empty_48_reg_331_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => sub_i_i256_i_fu_603_p2(0),
      Q => empty_48_reg_331_reg(0),
      S => ap_CS_fsm_state10
    );
\empty_48_reg_331_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => add_ln695_7_fu_930_p2(10),
      Q => empty_48_reg_331_reg(10),
      R => ap_CS_fsm_state10
    );
\empty_48_reg_331_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => add_ln695_7_fu_930_p2(1),
      Q => \empty_48_reg_331_reg__0\(1),
      R => ap_CS_fsm_state10
    );
\empty_48_reg_331_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => add_ln695_7_fu_930_p2(2),
      Q => empty_48_reg_331_reg(2),
      R => ap_CS_fsm_state10
    );
\empty_48_reg_331_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => add_ln695_7_fu_930_p2(3),
      Q => empty_48_reg_331_reg(3),
      R => ap_CS_fsm_state10
    );
\empty_48_reg_331_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => add_ln695_7_fu_930_p2(4),
      Q => empty_48_reg_331_reg(4),
      R => ap_CS_fsm_state10
    );
\empty_48_reg_331_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => add_ln695_7_fu_930_p2(5),
      Q => empty_48_reg_331_reg(5),
      R => ap_CS_fsm_state10
    );
\empty_48_reg_331_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => add_ln695_7_fu_930_p2(6),
      Q => empty_48_reg_331_reg(6),
      R => ap_CS_fsm_state10
    );
\empty_48_reg_331_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => add_ln695_7_fu_930_p2(7),
      Q => empty_48_reg_331_reg(7),
      R => ap_CS_fsm_state10
    );
\empty_48_reg_331_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => add_ln695_7_fu_930_p2(8),
      Q => empty_48_reg_331_reg(8),
      R => ap_CS_fsm_state10
    );
\empty_48_reg_331_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => add_ln695_7_fu_930_p2(9),
      Q => empty_48_reg_331_reg(9),
      R => ap_CS_fsm_state10
    );
\empty_50_reg_343[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in5_in,
      I1 => empty_50_reg_3430,
      O => empty_50_reg_343_3
    );
\empty_50_reg_343_pp3_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_50_reg_343_pp3_iter1_reg0,
      D => empty_50_reg_343(0),
      Q => empty_50_reg_343_pp3_iter1_reg(0),
      R => '0'
    );
\empty_50_reg_343_pp3_iter1_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_50_reg_343_pp3_iter1_reg0,
      D => empty_50_reg_343(10),
      Q => empty_50_reg_343_pp3_iter1_reg(10),
      R => '0'
    );
\empty_50_reg_343_pp3_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_50_reg_343_pp3_iter1_reg0,
      D => empty_50_reg_343(1),
      Q => empty_50_reg_343_pp3_iter1_reg(1),
      R => '0'
    );
\empty_50_reg_343_pp3_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_50_reg_343_pp3_iter1_reg0,
      D => empty_50_reg_343(2),
      Q => empty_50_reg_343_pp3_iter1_reg(2),
      R => '0'
    );
\empty_50_reg_343_pp3_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_50_reg_343_pp3_iter1_reg0,
      D => empty_50_reg_343(3),
      Q => empty_50_reg_343_pp3_iter1_reg(3),
      R => '0'
    );
\empty_50_reg_343_pp3_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_50_reg_343_pp3_iter1_reg0,
      D => empty_50_reg_343(4),
      Q => empty_50_reg_343_pp3_iter1_reg(4),
      R => '0'
    );
\empty_50_reg_343_pp3_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_50_reg_343_pp3_iter1_reg0,
      D => empty_50_reg_343(5),
      Q => empty_50_reg_343_pp3_iter1_reg(5),
      R => '0'
    );
\empty_50_reg_343_pp3_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_50_reg_343_pp3_iter1_reg0,
      D => empty_50_reg_343(6),
      Q => empty_50_reg_343_pp3_iter1_reg(6),
      R => '0'
    );
\empty_50_reg_343_pp3_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_50_reg_343_pp3_iter1_reg0,
      D => empty_50_reg_343(7),
      Q => empty_50_reg_343_pp3_iter1_reg(7),
      R => '0'
    );
\empty_50_reg_343_pp3_iter1_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_50_reg_343_pp3_iter1_reg0,
      D => empty_50_reg_343(8),
      Q => empty_50_reg_343_pp3_iter1_reg(8),
      R => '0'
    );
\empty_50_reg_343_pp3_iter1_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_50_reg_343_pp3_iter1_reg0,
      D => empty_50_reg_343(9),
      Q => empty_50_reg_343_pp3_iter1_reg(9),
      R => '0'
    );
\empty_50_reg_343_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_50_reg_3430,
      D => add_ln695_8_reg_1075_reg(0),
      Q => empty_50_reg_343(0),
      R => empty_50_reg_343_3
    );
\empty_50_reg_343_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_50_reg_3430,
      D => add_ln695_8_reg_1075_reg(10),
      Q => empty_50_reg_343(10),
      R => empty_50_reg_343_3
    );
\empty_50_reg_343_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_50_reg_3430,
      D => add_ln695_8_reg_1075_reg(1),
      Q => empty_50_reg_343(1),
      R => empty_50_reg_343_3
    );
\empty_50_reg_343_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_50_reg_3430,
      D => add_ln695_8_reg_1075_reg(2),
      Q => empty_50_reg_343(2),
      R => empty_50_reg_343_3
    );
\empty_50_reg_343_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_50_reg_3430,
      D => add_ln695_8_reg_1075_reg(3),
      Q => empty_50_reg_343(3),
      R => empty_50_reg_343_3
    );
\empty_50_reg_343_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_50_reg_3430,
      D => add_ln695_8_reg_1075_reg(4),
      Q => empty_50_reg_343(4),
      R => empty_50_reg_343_3
    );
\empty_50_reg_343_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_50_reg_3430,
      D => add_ln695_8_reg_1075_reg(5),
      Q => empty_50_reg_343(5),
      R => empty_50_reg_343_3
    );
\empty_50_reg_343_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_50_reg_3430,
      D => add_ln695_8_reg_1075_reg(6),
      Q => empty_50_reg_343(6),
      R => empty_50_reg_343_3
    );
\empty_50_reg_343_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_50_reg_3430,
      D => add_ln695_8_reg_1075_reg(7),
      Q => empty_50_reg_343(7),
      R => empty_50_reg_343_3
    );
\empty_50_reg_343_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_50_reg_3430,
      D => add_ln695_8_reg_1075_reg(8),
      Q => empty_50_reg_343(8),
      R => empty_50_reg_343_3
    );
\empty_50_reg_343_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_50_reg_3430,
      D => add_ln695_8_reg_1075_reg(9),
      Q => empty_50_reg_343(9),
      R => empty_50_reg_343_3
    );
\empty_reg_275[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088888888888888"
    )
        port map (
      I0 => icmp_ln882_2_fu_509_p2,
      I1 => ap_CS_fsm_state4,
      I2 => icmp_ln882_3_reg_1003,
      I3 => ap_enable_reg_pp1_iter1_reg_n_5,
      I4 => ap_CS_fsm_pp1_stage0,
      I5 => gaussian_mat_data_empty_n,
      O => empty_reg_275_2
    );
\empty_reg_275[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => gaussian_mat_data_empty_n,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1_reg_n_5,
      I3 => icmp_ln882_3_reg_1003,
      O => empty_reg_2750
    );
\empty_reg_275_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_reg_2750,
      D => add_ln695_reg_1007_reg(0),
      Q => empty_reg_275(0),
      R => empty_reg_275_2
    );
\empty_reg_275_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_reg_2750,
      D => add_ln695_reg_1007_reg(10),
      Q => empty_reg_275(10),
      R => empty_reg_275_2
    );
\empty_reg_275_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_reg_2750,
      D => add_ln695_reg_1007_reg(1),
      Q => empty_reg_275(1),
      R => empty_reg_275_2
    );
\empty_reg_275_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_reg_2750,
      D => add_ln695_reg_1007_reg(2),
      Q => empty_reg_275(2),
      R => empty_reg_275_2
    );
\empty_reg_275_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_reg_2750,
      D => add_ln695_reg_1007_reg(3),
      Q => empty_reg_275(3),
      R => empty_reg_275_2
    );
\empty_reg_275_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_reg_2750,
      D => add_ln695_reg_1007_reg(4),
      Q => empty_reg_275(4),
      R => empty_reg_275_2
    );
\empty_reg_275_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_reg_2750,
      D => add_ln695_reg_1007_reg(5),
      Q => empty_reg_275(5),
      R => empty_reg_275_2
    );
\empty_reg_275_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_reg_2750,
      D => add_ln695_reg_1007_reg(6),
      Q => empty_reg_275(6),
      R => empty_reg_275_2
    );
\empty_reg_275_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_reg_2750,
      D => add_ln695_reg_1007_reg(7),
      Q => empty_reg_275(7),
      R => empty_reg_275_2
    );
\empty_reg_275_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_reg_2750,
      D => add_ln695_reg_1007_reg(8),
      Q => empty_reg_275(8),
      R => empty_reg_275_2
    );
\empty_reg_275_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_reg_2750,
      D => add_ln695_reg_1007_reg(9),
      Q => empty_reg_275(9),
      R => empty_reg_275_2
    );
grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5D5D555C0C0C000"
    )
        port map (
      I0 => grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16_ap_start_reg_i_2_n_5,
      I1 => Q(0),
      I2 => xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_start,
      I3 => start_for_xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_full_n,
      I4 => \ap_CS_fsm_reg[0]_1\,
      I5 => grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16_ap_start_reg,
      O => \ap_CS_fsm_reg[0]_0\
    );
grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16_ap_start_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state11,
      I1 => \ap_CS_fsm[0]_i_2__0_n_5\,
      O => grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16_ap_start_reg_i_2_n_5
    );
icmp_ln882_2_fu_509_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => icmp_ln882_2_fu_509_p2_carry_n_5,
      CO(6) => icmp_ln882_2_fu_509_p2_carry_n_6,
      CO(5) => icmp_ln882_2_fu_509_p2_carry_n_7,
      CO(4) => icmp_ln882_2_fu_509_p2_carry_n_8,
      CO(3) => icmp_ln882_2_fu_509_p2_carry_n_9,
      CO(2) => icmp_ln882_2_fu_509_p2_carry_n_10,
      CO(1) => icmp_ln882_2_fu_509_p2_carry_n_11,
      CO(0) => icmp_ln882_2_fu_509_p2_carry_n_12,
      DI(7 downto 1) => B"0000000",
      DI(0) => icmp_ln882_2_fu_509_p2_carry_i_1_n_5,
      O(7 downto 0) => NLW_icmp_ln882_2_fu_509_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => icmp_ln882_2_fu_509_p2_carry_i_2_n_5,
      S(6) => icmp_ln882_2_fu_509_p2_carry_i_3_n_5,
      S(5) => icmp_ln882_2_fu_509_p2_carry_i_4_n_5,
      S(4) => icmp_ln882_2_fu_509_p2_carry_i_5_n_5,
      S(3) => icmp_ln882_2_fu_509_p2_carry_i_6_n_5,
      S(2) => icmp_ln882_2_fu_509_p2_carry_i_7_n_5,
      S(1) => icmp_ln882_2_fu_509_p2_carry_i_8_n_5,
      S(0) => icmp_ln882_2_fu_509_p2_carry_i_9_n_5
    );
\icmp_ln882_2_fu_509_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => icmp_ln882_2_fu_509_p2_carry_n_5,
      CI_TOP => '0',
      CO(7) => \icmp_ln882_2_fu_509_p2_carry__0_n_5\,
      CO(6) => \icmp_ln882_2_fu_509_p2_carry__0_n_6\,
      CO(5) => \icmp_ln882_2_fu_509_p2_carry__0_n_7\,
      CO(4) => \icmp_ln882_2_fu_509_p2_carry__0_n_8\,
      CO(3) => \icmp_ln882_2_fu_509_p2_carry__0_n_9\,
      CO(2) => \icmp_ln882_2_fu_509_p2_carry__0_n_10\,
      CO(1) => \icmp_ln882_2_fu_509_p2_carry__0_n_11\,
      CO(0) => \icmp_ln882_2_fu_509_p2_carry__0_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_icmp_ln882_2_fu_509_p2_carry__0_O_UNCONNECTED\(7 downto 0),
      S(7) => \icmp_ln882_2_fu_509_p2_carry__0_i_1_n_5\,
      S(6) => \icmp_ln882_2_fu_509_p2_carry__0_i_2_n_5\,
      S(5) => \icmp_ln882_2_fu_509_p2_carry__0_i_3_n_5\,
      S(4) => \icmp_ln882_2_fu_509_p2_carry__0_i_4_n_5\,
      S(3) => \icmp_ln882_2_fu_509_p2_carry__0_i_5_n_5\,
      S(2) => \icmp_ln882_2_fu_509_p2_carry__0_i_6_n_5\,
      S(1) => \icmp_ln882_2_fu_509_p2_carry__0_i_7_n_5\,
      S(0) => \icmp_ln882_2_fu_509_p2_carry__0_i_8_n_5\
    );
\icmp_ln882_2_fu_509_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_buf_reg_265_reg_n_5_[31]\,
      I1 => \init_buf_reg_265_reg_n_5_[30]\,
      O => \icmp_ln882_2_fu_509_p2_carry__0_i_1_n_5\
    );
\icmp_ln882_2_fu_509_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_buf_reg_265_reg_n_5_[29]\,
      I1 => \init_buf_reg_265_reg_n_5_[28]\,
      O => \icmp_ln882_2_fu_509_p2_carry__0_i_2_n_5\
    );
\icmp_ln882_2_fu_509_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_buf_reg_265_reg_n_5_[27]\,
      I1 => \init_buf_reg_265_reg_n_5_[26]\,
      O => \icmp_ln882_2_fu_509_p2_carry__0_i_3_n_5\
    );
\icmp_ln882_2_fu_509_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_buf_reg_265_reg_n_5_[25]\,
      I1 => \init_buf_reg_265_reg_n_5_[24]\,
      O => \icmp_ln882_2_fu_509_p2_carry__0_i_4_n_5\
    );
\icmp_ln882_2_fu_509_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_buf_reg_265_reg_n_5_[23]\,
      I1 => \init_buf_reg_265_reg_n_5_[22]\,
      O => \icmp_ln882_2_fu_509_p2_carry__0_i_5_n_5\
    );
\icmp_ln882_2_fu_509_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_buf_reg_265_reg_n_5_[21]\,
      I1 => \init_buf_reg_265_reg_n_5_[20]\,
      O => \icmp_ln882_2_fu_509_p2_carry__0_i_6_n_5\
    );
\icmp_ln882_2_fu_509_p2_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_buf_reg_265_reg_n_5_[19]\,
      I1 => \init_buf_reg_265_reg_n_5_[18]\,
      O => \icmp_ln882_2_fu_509_p2_carry__0_i_7_n_5\
    );
\icmp_ln882_2_fu_509_p2_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_buf_reg_265_reg_n_5_[17]\,
      I1 => \init_buf_reg_265_reg_n_5_[16]\,
      O => \icmp_ln882_2_fu_509_p2_carry__0_i_8_n_5\
    );
\icmp_ln882_2_fu_509_p2_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \icmp_ln882_2_fu_509_p2_carry__0_n_5\,
      CI_TOP => '0',
      CO(7) => \icmp_ln882_2_fu_509_p2_carry__1_n_5\,
      CO(6) => \icmp_ln882_2_fu_509_p2_carry__1_n_6\,
      CO(5) => \icmp_ln882_2_fu_509_p2_carry__1_n_7\,
      CO(4) => \icmp_ln882_2_fu_509_p2_carry__1_n_8\,
      CO(3) => \icmp_ln882_2_fu_509_p2_carry__1_n_9\,
      CO(2) => \icmp_ln882_2_fu_509_p2_carry__1_n_10\,
      CO(1) => \icmp_ln882_2_fu_509_p2_carry__1_n_11\,
      CO(0) => \icmp_ln882_2_fu_509_p2_carry__1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_icmp_ln882_2_fu_509_p2_carry__1_O_UNCONNECTED\(7 downto 0),
      S(7) => \icmp_ln882_2_fu_509_p2_carry__1_i_1_n_5\,
      S(6) => \icmp_ln882_2_fu_509_p2_carry__1_i_2_n_5\,
      S(5) => \icmp_ln882_2_fu_509_p2_carry__1_i_3_n_5\,
      S(4) => \icmp_ln882_2_fu_509_p2_carry__1_i_4_n_5\,
      S(3) => \icmp_ln882_2_fu_509_p2_carry__1_i_5_n_5\,
      S(2) => \icmp_ln882_2_fu_509_p2_carry__1_i_6_n_5\,
      S(1) => \icmp_ln882_2_fu_509_p2_carry__1_i_7_n_5\,
      S(0) => \icmp_ln882_2_fu_509_p2_carry__1_i_8_n_5\
    );
\icmp_ln882_2_fu_509_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_buf_reg_265_reg_n_5_[47]\,
      I1 => \init_buf_reg_265_reg_n_5_[46]\,
      O => \icmp_ln882_2_fu_509_p2_carry__1_i_1_n_5\
    );
\icmp_ln882_2_fu_509_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_buf_reg_265_reg_n_5_[45]\,
      I1 => \init_buf_reg_265_reg_n_5_[44]\,
      O => \icmp_ln882_2_fu_509_p2_carry__1_i_2_n_5\
    );
\icmp_ln882_2_fu_509_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_buf_reg_265_reg_n_5_[43]\,
      I1 => \init_buf_reg_265_reg_n_5_[42]\,
      O => \icmp_ln882_2_fu_509_p2_carry__1_i_3_n_5\
    );
\icmp_ln882_2_fu_509_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_buf_reg_265_reg_n_5_[41]\,
      I1 => \init_buf_reg_265_reg_n_5_[40]\,
      O => \icmp_ln882_2_fu_509_p2_carry__1_i_4_n_5\
    );
\icmp_ln882_2_fu_509_p2_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_buf_reg_265_reg_n_5_[39]\,
      I1 => \init_buf_reg_265_reg_n_5_[38]\,
      O => \icmp_ln882_2_fu_509_p2_carry__1_i_5_n_5\
    );
\icmp_ln882_2_fu_509_p2_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_buf_reg_265_reg_n_5_[37]\,
      I1 => \init_buf_reg_265_reg_n_5_[36]\,
      O => \icmp_ln882_2_fu_509_p2_carry__1_i_6_n_5\
    );
\icmp_ln882_2_fu_509_p2_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_buf_reg_265_reg_n_5_[35]\,
      I1 => \init_buf_reg_265_reg_n_5_[34]\,
      O => \icmp_ln882_2_fu_509_p2_carry__1_i_7_n_5\
    );
\icmp_ln882_2_fu_509_p2_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_buf_reg_265_reg_n_5_[33]\,
      I1 => \init_buf_reg_265_reg_n_5_[32]\,
      O => \icmp_ln882_2_fu_509_p2_carry__1_i_8_n_5\
    );
\icmp_ln882_2_fu_509_p2_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \icmp_ln882_2_fu_509_p2_carry__1_n_5\,
      CI_TOP => '0',
      CO(7) => icmp_ln882_2_fu_509_p2,
      CO(6) => \icmp_ln882_2_fu_509_p2_carry__2_n_6\,
      CO(5) => \icmp_ln882_2_fu_509_p2_carry__2_n_7\,
      CO(4) => \icmp_ln882_2_fu_509_p2_carry__2_n_8\,
      CO(3) => \icmp_ln882_2_fu_509_p2_carry__2_n_9\,
      CO(2) => \icmp_ln882_2_fu_509_p2_carry__2_n_10\,
      CO(1) => \icmp_ln882_2_fu_509_p2_carry__2_n_11\,
      CO(0) => \icmp_ln882_2_fu_509_p2_carry__2_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_icmp_ln882_2_fu_509_p2_carry__2_O_UNCONNECTED\(7 downto 0),
      S(7) => \icmp_ln882_2_fu_509_p2_carry__2_i_1_n_5\,
      S(6) => \icmp_ln882_2_fu_509_p2_carry__2_i_2_n_5\,
      S(5) => \icmp_ln882_2_fu_509_p2_carry__2_i_3_n_5\,
      S(4) => \icmp_ln882_2_fu_509_p2_carry__2_i_4_n_5\,
      S(3) => \icmp_ln882_2_fu_509_p2_carry__2_i_5_n_5\,
      S(2) => \icmp_ln882_2_fu_509_p2_carry__2_i_6_n_5\,
      S(1) => \icmp_ln882_2_fu_509_p2_carry__2_i_7_n_5\,
      S(0) => \icmp_ln882_2_fu_509_p2_carry__2_i_8_n_5\
    );
\icmp_ln882_2_fu_509_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_buf_reg_265_reg_n_5_[63]\,
      I1 => \init_buf_reg_265_reg_n_5_[62]\,
      O => \icmp_ln882_2_fu_509_p2_carry__2_i_1_n_5\
    );
\icmp_ln882_2_fu_509_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_buf_reg_265_reg_n_5_[61]\,
      I1 => \init_buf_reg_265_reg_n_5_[60]\,
      O => \icmp_ln882_2_fu_509_p2_carry__2_i_2_n_5\
    );
\icmp_ln882_2_fu_509_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_buf_reg_265_reg_n_5_[59]\,
      I1 => \init_buf_reg_265_reg_n_5_[58]\,
      O => \icmp_ln882_2_fu_509_p2_carry__2_i_3_n_5\
    );
\icmp_ln882_2_fu_509_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_buf_reg_265_reg_n_5_[57]\,
      I1 => \init_buf_reg_265_reg_n_5_[56]\,
      O => \icmp_ln882_2_fu_509_p2_carry__2_i_4_n_5\
    );
\icmp_ln882_2_fu_509_p2_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_buf_reg_265_reg_n_5_[55]\,
      I1 => \init_buf_reg_265_reg_n_5_[54]\,
      O => \icmp_ln882_2_fu_509_p2_carry__2_i_5_n_5\
    );
\icmp_ln882_2_fu_509_p2_carry__2_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_buf_reg_265_reg_n_5_[53]\,
      I1 => \init_buf_reg_265_reg_n_5_[52]\,
      O => \icmp_ln882_2_fu_509_p2_carry__2_i_6_n_5\
    );
\icmp_ln882_2_fu_509_p2_carry__2_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_buf_reg_265_reg_n_5_[51]\,
      I1 => \init_buf_reg_265_reg_n_5_[50]\,
      O => \icmp_ln882_2_fu_509_p2_carry__2_i_7_n_5\
    );
\icmp_ln882_2_fu_509_p2_carry__2_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_buf_reg_265_reg_n_5_[49]\,
      I1 => \init_buf_reg_265_reg_n_5_[48]\,
      O => \icmp_ln882_2_fu_509_p2_carry__2_i_8_n_5\
    );
icmp_ln882_2_fu_509_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => wide_trip_count_reg_985(1),
      I1 => \init_buf_reg_265_reg_n_5_[1]\,
      I2 => wide_trip_count_reg_985(0),
      I3 => \init_buf_reg_265_reg_n_5_[0]\,
      O => icmp_ln882_2_fu_509_p2_carry_i_1_n_5
    );
icmp_ln882_2_fu_509_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_buf_reg_265_reg_n_5_[15]\,
      I1 => \init_buf_reg_265_reg_n_5_[14]\,
      O => icmp_ln882_2_fu_509_p2_carry_i_2_n_5
    );
icmp_ln882_2_fu_509_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_buf_reg_265_reg_n_5_[13]\,
      I1 => \init_buf_reg_265_reg_n_5_[12]\,
      O => icmp_ln882_2_fu_509_p2_carry_i_3_n_5
    );
icmp_ln882_2_fu_509_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_buf_reg_265_reg_n_5_[11]\,
      I1 => \init_buf_reg_265_reg_n_5_[10]\,
      O => icmp_ln882_2_fu_509_p2_carry_i_4_n_5
    );
icmp_ln882_2_fu_509_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_buf_reg_265_reg_n_5_[9]\,
      I1 => \init_buf_reg_265_reg_n_5_[8]\,
      O => icmp_ln882_2_fu_509_p2_carry_i_5_n_5
    );
icmp_ln882_2_fu_509_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_buf_reg_265_reg_n_5_[7]\,
      I1 => \init_buf_reg_265_reg_n_5_[6]\,
      O => icmp_ln882_2_fu_509_p2_carry_i_6_n_5
    );
icmp_ln882_2_fu_509_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_buf_reg_265_reg_n_5_[5]\,
      I1 => \init_buf_reg_265_reg_n_5_[4]\,
      O => icmp_ln882_2_fu_509_p2_carry_i_7_n_5
    );
icmp_ln882_2_fu_509_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_buf_reg_265_reg_n_5_[3]\,
      I1 => \init_buf_reg_265_reg_n_5_[2]\,
      O => icmp_ln882_2_fu_509_p2_carry_i_8_n_5
    );
icmp_ln882_2_fu_509_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \init_buf_reg_265_reg_n_5_[1]\,
      I1 => wide_trip_count_reg_985(1),
      I2 => \init_buf_reg_265_reg_n_5_[0]\,
      I3 => wide_trip_count_reg_985(0),
      O => icmp_ln882_2_fu_509_p2_carry_i_9_n_5
    );
\icmp_ln882_3_reg_1003[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => icmp_ln882_3_fu_521_p2,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => gaussian_mat_data_empty_n,
      I3 => ap_enable_reg_pp1_iter1_reg_n_5,
      I4 => icmp_ln882_3_reg_1003,
      O => \icmp_ln882_3_reg_1003[0]_i_1_n_5\
    );
\icmp_ln882_3_reg_1003_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln882_3_reg_1003[0]_i_1_n_5\,
      Q => icmp_ln882_3_reg_1003,
      R => '0'
    );
\icmp_ln882_4_reg_1017[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => icmp_ln882_4_fu_546_p2,
      I1 => ap_CS_fsm_pp2_stage0,
      I2 => icmp_ln882_4_reg_1017,
      O => \icmp_ln882_4_reg_1017[0]_i_1_n_5\
    );
\icmp_ln882_4_reg_1017_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln882_4_reg_1017[0]_i_1_n_5\,
      Q => icmp_ln882_4_reg_1017,
      R => '0'
    );
\icmp_ln882_5_reg_1071[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp3_stage0,
      I1 => ap_block_pp3_stage0_subdone,
      O => empty_50_reg_343_pp3_iter1_reg0
    );
\icmp_ln882_5_reg_1071[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \icmp_ln882_5_reg_1071[0]_i_3_n_5\,
      I1 => \icmp_ln882_5_reg_1071[0]_i_4_n_5\,
      I2 => \icmp_ln882_5_reg_1071[0]_i_5_n_5\,
      I3 => \icmp_ln882_5_reg_1071[0]_i_6_n_5\,
      I4 => \icmp_ln882_5_reg_1071[0]_i_7_n_5\,
      I5 => \icmp_ln882_5_reg_1071[0]_i_8_n_5\,
      O => icmp_ln882_5_fu_635_p2
    );
\icmp_ln882_5_reg_1071[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A800A0080800000"
    )
        port map (
      I0 => \add_ln695_8_reg_1075[10]_i_4_n_5\,
      I1 => add_ln695_8_reg_1075_reg(9),
      I2 => \add_ln695_8_reg_1075[9]_i_2_n_5\,
      I3 => empty_50_reg_343(9),
      I4 => add_ln695_8_reg_1075_reg(10),
      I5 => empty_50_reg_343(10),
      O => \icmp_ln882_5_reg_1071[0]_i_3_n_5\
    );
\icmp_ln882_5_reg_1071[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => add_ln695_8_reg_1075_reg(4),
      I1 => ap_enable_reg_pp3_iter1,
      I2 => ap_CS_fsm_pp3_stage0,
      I3 => \icmp_ln882_5_reg_1071_reg_n_5_[0]\,
      I4 => empty_50_reg_343(4),
      O => \icmp_ln882_5_reg_1071[0]_i_4_n_5\
    );
\icmp_ln882_5_reg_1071[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => add_ln695_8_reg_1075_reg(5),
      I1 => ap_enable_reg_pp3_iter1,
      I2 => ap_CS_fsm_pp3_stage0,
      I3 => \icmp_ln882_5_reg_1071_reg_n_5_[0]\,
      I4 => empty_50_reg_343(5),
      O => \icmp_ln882_5_reg_1071[0]_i_5_n_5\
    );
\icmp_ln882_5_reg_1071[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => add_ln695_8_reg_1075_reg(3),
      I1 => ap_enable_reg_pp3_iter1,
      I2 => ap_CS_fsm_pp3_stage0,
      I3 => \icmp_ln882_5_reg_1071_reg_n_5_[0]\,
      I4 => empty_50_reg_343(3),
      O => \icmp_ln882_5_reg_1071[0]_i_6_n_5\
    );
\icmp_ln882_5_reg_1071[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => add_ln695_8_reg_1075_reg(6),
      I1 => ap_enable_reg_pp3_iter1,
      I2 => ap_CS_fsm_pp3_stage0,
      I3 => \icmp_ln882_5_reg_1071_reg_n_5_[0]\,
      I4 => empty_50_reg_343(6),
      O => \icmp_ln882_5_reg_1071[0]_i_7_n_5\
    );
\icmp_ln882_5_reg_1071[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFFFFFCFAFA"
    )
        port map (
      I0 => empty_50_reg_343(2),
      I1 => add_ln695_8_reg_1075_reg(2),
      I2 => add_ln695_8_fu_641_p2(0),
      I3 => add_ln695_8_reg_1075_reg(1),
      I4 => \add_ln695_8_reg_1075[9]_i_2_n_5\,
      I5 => empty_50_reg_343(1),
      O => \icmp_ln882_5_reg_1071[0]_i_8_n_5\
    );
\icmp_ln882_5_reg_1071_pp3_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_50_reg_343_pp3_iter1_reg0,
      D => \icmp_ln882_5_reg_1071_reg_n_5_[0]\,
      Q => icmp_ln882_5_reg_1071_pp3_iter1_reg,
      R => '0'
    );
\icmp_ln882_5_reg_1071_pp3_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => icmp_ln882_5_reg_1071_pp3_iter1_reg,
      Q => \icmp_ln882_5_reg_1071_pp3_iter2_reg_reg_n_5_[0]\,
      R => '0'
    );
\icmp_ln882_5_reg_1071_pp3_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => \icmp_ln882_5_reg_1071_pp3_iter2_reg_reg_n_5_[0]\,
      Q => \icmp_ln882_5_reg_1071_pp3_iter3_reg_reg_n_5_[0]\,
      R => '0'
    );
\icmp_ln882_5_reg_1071_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_50_reg_343_pp3_iter1_reg0,
      D => icmp_ln882_5_fu_635_p2,
      Q => \icmp_ln882_5_reg_1071_reg_n_5_[0]\,
      R => '0'
    );
\icmp_ln882_6_reg_1080[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln882_5_reg_1071[0]_i_3_n_5\,
      O => icmp_ln882_6_fu_647_p2
    );
\icmp_ln882_6_reg_1080_pp3_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_50_reg_343_pp3_iter1_reg0,
      D => icmp_ln882_6_reg_1080,
      Q => icmp_ln882_6_reg_1080_pp3_iter1_reg,
      R => '0'
    );
\icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => icmp_ln882_6_reg_1080_pp3_iter1_reg,
      Q => icmp_ln882_6_reg_1080_pp3_iter2_reg,
      R => '0'
    );
\icmp_ln882_6_reg_1080_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln203_reg_10870,
      D => icmp_ln882_6_fu_647_p2,
      Q => icmp_ln882_6_reg_1080,
      R => '0'
    );
\icmp_ln886_reg_1109[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000003AAAAAAAA"
    )
        port map (
      I0 => \icmp_ln886_reg_1109_reg_n_5_[0]\,
      I1 => empty_50_reg_343_pp3_iter1_reg(4),
      I2 => empty_50_reg_343_pp3_iter1_reg(3),
      I3 => empty_50_reg_343_pp3_iter1_reg(5),
      I4 => \icmp_ln886_reg_1109[0]_i_2_n_5\,
      I5 => icmp_ln886_reg_11090,
      O => \icmp_ln886_reg_1109[0]_i_1_n_5\
    );
\icmp_ln886_reg_1109[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => empty_50_reg_343_pp3_iter1_reg(6),
      I1 => empty_50_reg_343_pp3_iter1_reg(10),
      I2 => empty_50_reg_343_pp3_iter1_reg(2),
      I3 => empty_50_reg_343_pp3_iter1_reg(1),
      I4 => \icmp_ln886_reg_1109[0]_i_4_n_5\,
      O => \icmp_ln886_reg_1109[0]_i_2_n_5\
    );
\icmp_ln886_reg_1109[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_block_pp3_stage0_subdone,
      I1 => icmp_ln882_5_reg_1071_pp3_iter1_reg,
      O => icmp_ln886_reg_11090
    );
\icmp_ln886_reg_1109[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => empty_50_reg_343_pp3_iter1_reg(9),
      I1 => empty_50_reg_343_pp3_iter1_reg(7),
      I2 => empty_50_reg_343_pp3_iter1_reg(8),
      I3 => empty_50_reg_343_pp3_iter1_reg(0),
      O => \icmp_ln886_reg_1109[0]_i_4_n_5\
    );
\icmp_ln886_reg_1109_pp3_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => \icmp_ln886_reg_1109_reg_n_5_[0]\,
      Q => icmp_ln886_reg_1109_pp3_iter3_reg,
      R => '0'
    );
\icmp_ln886_reg_1109_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln886_reg_1109[0]_i_1_n_5\,
      Q => \icmp_ln886_reg_1109_reg_n_5_[0]\,
      R => '0'
    );
\init_buf_reg_265[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => trunc_ln324_1_fu_518_p1(0),
      I1 => ap_CS_fsm_state3,
      I2 => \init_buf_reg_265_reg_n_5_[0]\,
      O => \init_buf_reg_265[0]_i_1_n_5\
    );
\init_buf_reg_265[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trunc_ln324_1_fu_518_p1(1),
      I1 => ap_CS_fsm_state3,
      I2 => add_ln456_fu_540_p2(1),
      O => \init_buf_reg_265[1]_i_1_n_5\
    );
\init_buf_reg_265_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \init_buf_reg_265[0]_i_1_n_5\,
      Q => \init_buf_reg_265_reg_n_5_[0]\,
      R => '0'
    );
\init_buf_reg_265_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln456_fu_540_p2(10),
      Q => \init_buf_reg_265_reg_n_5_[10]\,
      R => ap_CS_fsm_state3
    );
\init_buf_reg_265_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln456_fu_540_p2(11),
      Q => \init_buf_reg_265_reg_n_5_[11]\,
      R => ap_CS_fsm_state3
    );
\init_buf_reg_265_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln456_fu_540_p2(12),
      Q => \init_buf_reg_265_reg_n_5_[12]\,
      R => ap_CS_fsm_state3
    );
\init_buf_reg_265_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln456_fu_540_p2(13),
      Q => \init_buf_reg_265_reg_n_5_[13]\,
      R => ap_CS_fsm_state3
    );
\init_buf_reg_265_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln456_fu_540_p2(14),
      Q => \init_buf_reg_265_reg_n_5_[14]\,
      R => ap_CS_fsm_state3
    );
\init_buf_reg_265_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln456_fu_540_p2(15),
      Q => \init_buf_reg_265_reg_n_5_[15]\,
      R => ap_CS_fsm_state3
    );
\init_buf_reg_265_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln456_fu_540_p2(16),
      Q => \init_buf_reg_265_reg_n_5_[16]\,
      R => ap_CS_fsm_state3
    );
\init_buf_reg_265_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \init_buf_reg_265_reg[8]_i_1_n_5\,
      CI_TOP => '0',
      CO(7) => \init_buf_reg_265_reg[16]_i_1_n_5\,
      CO(6) => \init_buf_reg_265_reg[16]_i_1_n_6\,
      CO(5) => \init_buf_reg_265_reg[16]_i_1_n_7\,
      CO(4) => \init_buf_reg_265_reg[16]_i_1_n_8\,
      CO(3) => \init_buf_reg_265_reg[16]_i_1_n_9\,
      CO(2) => \init_buf_reg_265_reg[16]_i_1_n_10\,
      CO(1) => \init_buf_reg_265_reg[16]_i_1_n_11\,
      CO(0) => \init_buf_reg_265_reg[16]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => add_ln456_fu_540_p2(16 downto 9),
      S(7) => \init_buf_reg_265_reg_n_5_[16]\,
      S(6) => \init_buf_reg_265_reg_n_5_[15]\,
      S(5) => \init_buf_reg_265_reg_n_5_[14]\,
      S(4) => \init_buf_reg_265_reg_n_5_[13]\,
      S(3) => \init_buf_reg_265_reg_n_5_[12]\,
      S(2) => \init_buf_reg_265_reg_n_5_[11]\,
      S(1) => \init_buf_reg_265_reg_n_5_[10]\,
      S(0) => \init_buf_reg_265_reg_n_5_[9]\
    );
\init_buf_reg_265_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln456_fu_540_p2(17),
      Q => \init_buf_reg_265_reg_n_5_[17]\,
      R => ap_CS_fsm_state3
    );
\init_buf_reg_265_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln456_fu_540_p2(18),
      Q => \init_buf_reg_265_reg_n_5_[18]\,
      R => ap_CS_fsm_state3
    );
\init_buf_reg_265_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln456_fu_540_p2(19),
      Q => \init_buf_reg_265_reg_n_5_[19]\,
      R => ap_CS_fsm_state3
    );
\init_buf_reg_265_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \init_buf_reg_265[1]_i_1_n_5\,
      Q => \init_buf_reg_265_reg_n_5_[1]\,
      R => '0'
    );
\init_buf_reg_265_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln456_fu_540_p2(20),
      Q => \init_buf_reg_265_reg_n_5_[20]\,
      R => ap_CS_fsm_state3
    );
\init_buf_reg_265_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln456_fu_540_p2(21),
      Q => \init_buf_reg_265_reg_n_5_[21]\,
      R => ap_CS_fsm_state3
    );
\init_buf_reg_265_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln456_fu_540_p2(22),
      Q => \init_buf_reg_265_reg_n_5_[22]\,
      R => ap_CS_fsm_state3
    );
\init_buf_reg_265_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln456_fu_540_p2(23),
      Q => \init_buf_reg_265_reg_n_5_[23]\,
      R => ap_CS_fsm_state3
    );
\init_buf_reg_265_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln456_fu_540_p2(24),
      Q => \init_buf_reg_265_reg_n_5_[24]\,
      R => ap_CS_fsm_state3
    );
\init_buf_reg_265_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \init_buf_reg_265_reg[16]_i_1_n_5\,
      CI_TOP => '0',
      CO(7) => \init_buf_reg_265_reg[24]_i_1_n_5\,
      CO(6) => \init_buf_reg_265_reg[24]_i_1_n_6\,
      CO(5) => \init_buf_reg_265_reg[24]_i_1_n_7\,
      CO(4) => \init_buf_reg_265_reg[24]_i_1_n_8\,
      CO(3) => \init_buf_reg_265_reg[24]_i_1_n_9\,
      CO(2) => \init_buf_reg_265_reg[24]_i_1_n_10\,
      CO(1) => \init_buf_reg_265_reg[24]_i_1_n_11\,
      CO(0) => \init_buf_reg_265_reg[24]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => add_ln456_fu_540_p2(24 downto 17),
      S(7) => \init_buf_reg_265_reg_n_5_[24]\,
      S(6) => \init_buf_reg_265_reg_n_5_[23]\,
      S(5) => \init_buf_reg_265_reg_n_5_[22]\,
      S(4) => \init_buf_reg_265_reg_n_5_[21]\,
      S(3) => \init_buf_reg_265_reg_n_5_[20]\,
      S(2) => \init_buf_reg_265_reg_n_5_[19]\,
      S(1) => \init_buf_reg_265_reg_n_5_[18]\,
      S(0) => \init_buf_reg_265_reg_n_5_[17]\
    );
\init_buf_reg_265_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln456_fu_540_p2(25),
      Q => \init_buf_reg_265_reg_n_5_[25]\,
      R => ap_CS_fsm_state3
    );
\init_buf_reg_265_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln456_fu_540_p2(26),
      Q => \init_buf_reg_265_reg_n_5_[26]\,
      R => ap_CS_fsm_state3
    );
\init_buf_reg_265_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln456_fu_540_p2(27),
      Q => \init_buf_reg_265_reg_n_5_[27]\,
      R => ap_CS_fsm_state3
    );
\init_buf_reg_265_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln456_fu_540_p2(28),
      Q => \init_buf_reg_265_reg_n_5_[28]\,
      R => ap_CS_fsm_state3
    );
\init_buf_reg_265_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln456_fu_540_p2(29),
      Q => \init_buf_reg_265_reg_n_5_[29]\,
      R => ap_CS_fsm_state3
    );
\init_buf_reg_265_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln456_fu_540_p2(2),
      Q => \init_buf_reg_265_reg_n_5_[2]\,
      R => ap_CS_fsm_state3
    );
\init_buf_reg_265_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln456_fu_540_p2(30),
      Q => \init_buf_reg_265_reg_n_5_[30]\,
      R => ap_CS_fsm_state3
    );
\init_buf_reg_265_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln456_fu_540_p2(31),
      Q => \init_buf_reg_265_reg_n_5_[31]\,
      R => ap_CS_fsm_state3
    );
\init_buf_reg_265_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln456_fu_540_p2(32),
      Q => \init_buf_reg_265_reg_n_5_[32]\,
      R => ap_CS_fsm_state3
    );
\init_buf_reg_265_reg[32]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \init_buf_reg_265_reg[24]_i_1_n_5\,
      CI_TOP => '0',
      CO(7) => \init_buf_reg_265_reg[32]_i_1_n_5\,
      CO(6) => \init_buf_reg_265_reg[32]_i_1_n_6\,
      CO(5) => \init_buf_reg_265_reg[32]_i_1_n_7\,
      CO(4) => \init_buf_reg_265_reg[32]_i_1_n_8\,
      CO(3) => \init_buf_reg_265_reg[32]_i_1_n_9\,
      CO(2) => \init_buf_reg_265_reg[32]_i_1_n_10\,
      CO(1) => \init_buf_reg_265_reg[32]_i_1_n_11\,
      CO(0) => \init_buf_reg_265_reg[32]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => add_ln456_fu_540_p2(32 downto 25),
      S(7) => \init_buf_reg_265_reg_n_5_[32]\,
      S(6) => \init_buf_reg_265_reg_n_5_[31]\,
      S(5) => \init_buf_reg_265_reg_n_5_[30]\,
      S(4) => \init_buf_reg_265_reg_n_5_[29]\,
      S(3) => \init_buf_reg_265_reg_n_5_[28]\,
      S(2) => \init_buf_reg_265_reg_n_5_[27]\,
      S(1) => \init_buf_reg_265_reg_n_5_[26]\,
      S(0) => \init_buf_reg_265_reg_n_5_[25]\
    );
\init_buf_reg_265_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln456_fu_540_p2(33),
      Q => \init_buf_reg_265_reg_n_5_[33]\,
      R => ap_CS_fsm_state3
    );
\init_buf_reg_265_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln456_fu_540_p2(34),
      Q => \init_buf_reg_265_reg_n_5_[34]\,
      R => ap_CS_fsm_state3
    );
\init_buf_reg_265_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln456_fu_540_p2(35),
      Q => \init_buf_reg_265_reg_n_5_[35]\,
      R => ap_CS_fsm_state3
    );
\init_buf_reg_265_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln456_fu_540_p2(36),
      Q => \init_buf_reg_265_reg_n_5_[36]\,
      R => ap_CS_fsm_state3
    );
\init_buf_reg_265_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln456_fu_540_p2(37),
      Q => \init_buf_reg_265_reg_n_5_[37]\,
      R => ap_CS_fsm_state3
    );
\init_buf_reg_265_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln456_fu_540_p2(38),
      Q => \init_buf_reg_265_reg_n_5_[38]\,
      R => ap_CS_fsm_state3
    );
\init_buf_reg_265_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln456_fu_540_p2(39),
      Q => \init_buf_reg_265_reg_n_5_[39]\,
      R => ap_CS_fsm_state3
    );
\init_buf_reg_265_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln456_fu_540_p2(3),
      Q => \init_buf_reg_265_reg_n_5_[3]\,
      R => ap_CS_fsm_state3
    );
\init_buf_reg_265_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln456_fu_540_p2(40),
      Q => \init_buf_reg_265_reg_n_5_[40]\,
      R => ap_CS_fsm_state3
    );
\init_buf_reg_265_reg[40]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \init_buf_reg_265_reg[32]_i_1_n_5\,
      CI_TOP => '0',
      CO(7) => \init_buf_reg_265_reg[40]_i_1_n_5\,
      CO(6) => \init_buf_reg_265_reg[40]_i_1_n_6\,
      CO(5) => \init_buf_reg_265_reg[40]_i_1_n_7\,
      CO(4) => \init_buf_reg_265_reg[40]_i_1_n_8\,
      CO(3) => \init_buf_reg_265_reg[40]_i_1_n_9\,
      CO(2) => \init_buf_reg_265_reg[40]_i_1_n_10\,
      CO(1) => \init_buf_reg_265_reg[40]_i_1_n_11\,
      CO(0) => \init_buf_reg_265_reg[40]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => add_ln456_fu_540_p2(40 downto 33),
      S(7) => \init_buf_reg_265_reg_n_5_[40]\,
      S(6) => \init_buf_reg_265_reg_n_5_[39]\,
      S(5) => \init_buf_reg_265_reg_n_5_[38]\,
      S(4) => \init_buf_reg_265_reg_n_5_[37]\,
      S(3) => \init_buf_reg_265_reg_n_5_[36]\,
      S(2) => \init_buf_reg_265_reg_n_5_[35]\,
      S(1) => \init_buf_reg_265_reg_n_5_[34]\,
      S(0) => \init_buf_reg_265_reg_n_5_[33]\
    );
\init_buf_reg_265_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln456_fu_540_p2(41),
      Q => \init_buf_reg_265_reg_n_5_[41]\,
      R => ap_CS_fsm_state3
    );
\init_buf_reg_265_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln456_fu_540_p2(42),
      Q => \init_buf_reg_265_reg_n_5_[42]\,
      R => ap_CS_fsm_state3
    );
\init_buf_reg_265_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln456_fu_540_p2(43),
      Q => \init_buf_reg_265_reg_n_5_[43]\,
      R => ap_CS_fsm_state3
    );
\init_buf_reg_265_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln456_fu_540_p2(44),
      Q => \init_buf_reg_265_reg_n_5_[44]\,
      R => ap_CS_fsm_state3
    );
\init_buf_reg_265_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln456_fu_540_p2(45),
      Q => \init_buf_reg_265_reg_n_5_[45]\,
      R => ap_CS_fsm_state3
    );
\init_buf_reg_265_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln456_fu_540_p2(46),
      Q => \init_buf_reg_265_reg_n_5_[46]\,
      R => ap_CS_fsm_state3
    );
\init_buf_reg_265_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln456_fu_540_p2(47),
      Q => \init_buf_reg_265_reg_n_5_[47]\,
      R => ap_CS_fsm_state3
    );
\init_buf_reg_265_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln456_fu_540_p2(48),
      Q => \init_buf_reg_265_reg_n_5_[48]\,
      R => ap_CS_fsm_state3
    );
\init_buf_reg_265_reg[48]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \init_buf_reg_265_reg[40]_i_1_n_5\,
      CI_TOP => '0',
      CO(7) => \init_buf_reg_265_reg[48]_i_1_n_5\,
      CO(6) => \init_buf_reg_265_reg[48]_i_1_n_6\,
      CO(5) => \init_buf_reg_265_reg[48]_i_1_n_7\,
      CO(4) => \init_buf_reg_265_reg[48]_i_1_n_8\,
      CO(3) => \init_buf_reg_265_reg[48]_i_1_n_9\,
      CO(2) => \init_buf_reg_265_reg[48]_i_1_n_10\,
      CO(1) => \init_buf_reg_265_reg[48]_i_1_n_11\,
      CO(0) => \init_buf_reg_265_reg[48]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => add_ln456_fu_540_p2(48 downto 41),
      S(7) => \init_buf_reg_265_reg_n_5_[48]\,
      S(6) => \init_buf_reg_265_reg_n_5_[47]\,
      S(5) => \init_buf_reg_265_reg_n_5_[46]\,
      S(4) => \init_buf_reg_265_reg_n_5_[45]\,
      S(3) => \init_buf_reg_265_reg_n_5_[44]\,
      S(2) => \init_buf_reg_265_reg_n_5_[43]\,
      S(1) => \init_buf_reg_265_reg_n_5_[42]\,
      S(0) => \init_buf_reg_265_reg_n_5_[41]\
    );
\init_buf_reg_265_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln456_fu_540_p2(49),
      Q => \init_buf_reg_265_reg_n_5_[49]\,
      R => ap_CS_fsm_state3
    );
\init_buf_reg_265_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln456_fu_540_p2(4),
      Q => \init_buf_reg_265_reg_n_5_[4]\,
      R => ap_CS_fsm_state3
    );
\init_buf_reg_265_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln456_fu_540_p2(50),
      Q => \init_buf_reg_265_reg_n_5_[50]\,
      R => ap_CS_fsm_state3
    );
\init_buf_reg_265_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln456_fu_540_p2(51),
      Q => \init_buf_reg_265_reg_n_5_[51]\,
      R => ap_CS_fsm_state3
    );
\init_buf_reg_265_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln456_fu_540_p2(52),
      Q => \init_buf_reg_265_reg_n_5_[52]\,
      R => ap_CS_fsm_state3
    );
\init_buf_reg_265_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln456_fu_540_p2(53),
      Q => \init_buf_reg_265_reg_n_5_[53]\,
      R => ap_CS_fsm_state3
    );
\init_buf_reg_265_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln456_fu_540_p2(54),
      Q => \init_buf_reg_265_reg_n_5_[54]\,
      R => ap_CS_fsm_state3
    );
\init_buf_reg_265_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln456_fu_540_p2(55),
      Q => \init_buf_reg_265_reg_n_5_[55]\,
      R => ap_CS_fsm_state3
    );
\init_buf_reg_265_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln456_fu_540_p2(56),
      Q => \init_buf_reg_265_reg_n_5_[56]\,
      R => ap_CS_fsm_state3
    );
\init_buf_reg_265_reg[56]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \init_buf_reg_265_reg[48]_i_1_n_5\,
      CI_TOP => '0',
      CO(7) => \init_buf_reg_265_reg[56]_i_1_n_5\,
      CO(6) => \init_buf_reg_265_reg[56]_i_1_n_6\,
      CO(5) => \init_buf_reg_265_reg[56]_i_1_n_7\,
      CO(4) => \init_buf_reg_265_reg[56]_i_1_n_8\,
      CO(3) => \init_buf_reg_265_reg[56]_i_1_n_9\,
      CO(2) => \init_buf_reg_265_reg[56]_i_1_n_10\,
      CO(1) => \init_buf_reg_265_reg[56]_i_1_n_11\,
      CO(0) => \init_buf_reg_265_reg[56]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => add_ln456_fu_540_p2(56 downto 49),
      S(7) => \init_buf_reg_265_reg_n_5_[56]\,
      S(6) => \init_buf_reg_265_reg_n_5_[55]\,
      S(5) => \init_buf_reg_265_reg_n_5_[54]\,
      S(4) => \init_buf_reg_265_reg_n_5_[53]\,
      S(3) => \init_buf_reg_265_reg_n_5_[52]\,
      S(2) => \init_buf_reg_265_reg_n_5_[51]\,
      S(1) => \init_buf_reg_265_reg_n_5_[50]\,
      S(0) => \init_buf_reg_265_reg_n_5_[49]\
    );
\init_buf_reg_265_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln456_fu_540_p2(57),
      Q => \init_buf_reg_265_reg_n_5_[57]\,
      R => ap_CS_fsm_state3
    );
\init_buf_reg_265_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln456_fu_540_p2(58),
      Q => \init_buf_reg_265_reg_n_5_[58]\,
      R => ap_CS_fsm_state3
    );
\init_buf_reg_265_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln456_fu_540_p2(59),
      Q => \init_buf_reg_265_reg_n_5_[59]\,
      R => ap_CS_fsm_state3
    );
\init_buf_reg_265_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln456_fu_540_p2(5),
      Q => \init_buf_reg_265_reg_n_5_[5]\,
      R => ap_CS_fsm_state3
    );
\init_buf_reg_265_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln456_fu_540_p2(60),
      Q => \init_buf_reg_265_reg_n_5_[60]\,
      R => ap_CS_fsm_state3
    );
\init_buf_reg_265_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln456_fu_540_p2(61),
      Q => \init_buf_reg_265_reg_n_5_[61]\,
      R => ap_CS_fsm_state3
    );
\init_buf_reg_265_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln456_fu_540_p2(62),
      Q => \init_buf_reg_265_reg_n_5_[62]\,
      R => ap_CS_fsm_state3
    );
\init_buf_reg_265_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln456_fu_540_p2(63),
      Q => \init_buf_reg_265_reg_n_5_[63]\,
      R => ap_CS_fsm_state3
    );
\init_buf_reg_265_reg[63]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \init_buf_reg_265_reg[56]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_init_buf_reg_265_reg[63]_i_1_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \init_buf_reg_265_reg[63]_i_1_n_7\,
      CO(4) => \init_buf_reg_265_reg[63]_i_1_n_8\,
      CO(3) => \init_buf_reg_265_reg[63]_i_1_n_9\,
      CO(2) => \init_buf_reg_265_reg[63]_i_1_n_10\,
      CO(1) => \init_buf_reg_265_reg[63]_i_1_n_11\,
      CO(0) => \init_buf_reg_265_reg[63]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_init_buf_reg_265_reg[63]_i_1_O_UNCONNECTED\(7),
      O(6 downto 0) => add_ln456_fu_540_p2(63 downto 57),
      S(7) => '0',
      S(6) => \init_buf_reg_265_reg_n_5_[63]\,
      S(5) => \init_buf_reg_265_reg_n_5_[62]\,
      S(4) => \init_buf_reg_265_reg_n_5_[61]\,
      S(3) => \init_buf_reg_265_reg_n_5_[60]\,
      S(2) => \init_buf_reg_265_reg_n_5_[59]\,
      S(1) => \init_buf_reg_265_reg_n_5_[58]\,
      S(0) => \init_buf_reg_265_reg_n_5_[57]\
    );
\init_buf_reg_265_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln456_fu_540_p2(6),
      Q => \init_buf_reg_265_reg_n_5_[6]\,
      R => ap_CS_fsm_state3
    );
\init_buf_reg_265_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln456_fu_540_p2(7),
      Q => \init_buf_reg_265_reg_n_5_[7]\,
      R => ap_CS_fsm_state3
    );
\init_buf_reg_265_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln456_fu_540_p2(8),
      Q => \init_buf_reg_265_reg_n_5_[8]\,
      R => ap_CS_fsm_state3
    );
\init_buf_reg_265_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \init_buf_reg_265_reg_n_5_[0]\,
      CI_TOP => '0',
      CO(7) => \init_buf_reg_265_reg[8]_i_1_n_5\,
      CO(6) => \init_buf_reg_265_reg[8]_i_1_n_6\,
      CO(5) => \init_buf_reg_265_reg[8]_i_1_n_7\,
      CO(4) => \init_buf_reg_265_reg[8]_i_1_n_8\,
      CO(3) => \init_buf_reg_265_reg[8]_i_1_n_9\,
      CO(2) => \init_buf_reg_265_reg[8]_i_1_n_10\,
      CO(1) => \init_buf_reg_265_reg[8]_i_1_n_11\,
      CO(0) => \init_buf_reg_265_reg[8]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => add_ln456_fu_540_p2(8 downto 1),
      S(7) => \init_buf_reg_265_reg_n_5_[8]\,
      S(6) => \init_buf_reg_265_reg_n_5_[7]\,
      S(5) => \init_buf_reg_265_reg_n_5_[6]\,
      S(4) => \init_buf_reg_265_reg_n_5_[5]\,
      S(3) => \init_buf_reg_265_reg_n_5_[4]\,
      S(2) => \init_buf_reg_265_reg_n_5_[3]\,
      S(1) => \init_buf_reg_265_reg_n_5_[2]\,
      S(0) => \init_buf_reg_265_reg_n_5_[1]\
    );
\init_buf_reg_265_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln456_fu_540_p2(9),
      Q => \init_buf_reg_265_reg_n_5_[9]\,
      R => ap_CS_fsm_state3
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA95555555555555"
    )
        port map (
      I0 => \mOutPtr_reg[1]\,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1_reg_n_5,
      I3 => buf_0_V_U_n_13,
      I4 => Q(1),
      I5 => gaussian_mat_data_empty_n,
      O => \ap_CS_fsm_reg[4]_0\(0)
    );
\mOutPtr[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \^ap_enable_reg_pp3_iter4_reg_0\,
      I1 => xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read,
      I2 => gradx_mat_data_empty_n,
      O => E(0)
    );
\mOutPtr[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \^ap_enable_reg_pp3_iter4_reg_1\,
      I1 => xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read,
      I2 => grady_mat_data_empty_n,
      O => internal_empty_n_reg(0)
    );
\mOutPtr[1]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFFFFFFFFFF"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter4_reg_n_5,
      I1 => \icmp_ln882_5_reg_1071_pp3_iter3_reg_reg_n_5_[0]\,
      I2 => icmp_ln886_reg_1109_pp3_iter3_reg,
      I3 => Q(1),
      I4 => ap_block_pp3_stage0_subdone,
      I5 => gradx_mat_data_full_n,
      O => \^ap_enable_reg_pp3_iter4_reg_0\
    );
\mOutPtr[1]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFFFFFFFFFF"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter4_reg_n_5,
      I1 => \icmp_ln882_5_reg_1071_pp3_iter3_reg_reg_n_5_[0]\,
      I2 => icmp_ln886_reg_1109_pp3_iter3_reg,
      I3 => Q(1),
      I4 => ap_block_pp3_stage0_subdone,
      I5 => grady_mat_data_full_n,
      O => \^ap_enable_reg_pp3_iter4_reg_1\
    );
\mOutPtr[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80808080808080"
    )
        port map (
      I0 => Q(1),
      I1 => and_ln203_reg_1087,
      I2 => empty_50_reg_3430,
      I3 => ap_enable_reg_pp1_iter1_reg_n_5,
      I4 => gaussian_mat_data_empty_n,
      I5 => ap_CS_fsm_pp1_stage0,
      O => xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_gaussian_mat_41_read
    );
\row_ind_V_0_0_fu_96[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => row_ind_V_0_2_reg_254(0),
      I1 => ap_CS_fsm_state2,
      I2 => row_ind_V_0_2_reg_254(1),
      O => \row_ind_V_0_0_fu_96[1]_i_1_n_5\
    );
\row_ind_V_0_0_fu_96_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_V_0_0_fu_96[1]_i_1_n_5\,
      D => row_ind_V_0_2_reg_254(0),
      Q => row_ind_V_0_0_fu_96_reg(0),
      R => '0'
    );
\row_ind_V_0_0_fu_96_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_V_0_0_fu_96[1]_i_1_n_5\,
      D => row_ind_V_0_2_reg_254(1),
      Q => row_ind_V_0_0_fu_96_reg(1),
      R => '0'
    );
\row_ind_V_0_0_load_reg_954_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_ind_V_0_0_fu_96_reg(0),
      Q => \row_ind_V_0_0_load_reg_954_reg_n_5_[0]\,
      R => '0'
    );
\row_ind_V_0_0_load_reg_954_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_ind_V_0_0_fu_96_reg(1),
      Q => \row_ind_V_0_0_load_reg_954_reg_n_5_[1]\,
      R => '0'
    );
\row_ind_V_0_2_reg_254[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => row_ind_V_0_2_reg_254(0),
      O => init_row_ind_fu_478_p2(0)
    );
\row_ind_V_0_2_reg_254[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80008888"
    )
        port map (
      I0 => grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => row_ind_V_0_2_reg_254(1),
      I3 => row_ind_V_0_2_reg_254(0),
      I4 => ap_CS_fsm_state2,
      O => row_ind_V_0_2_reg_254_1
    );
\row_ind_V_0_2_reg_254[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => row_ind_V_0_2_reg_254(0),
      I2 => row_ind_V_0_2_reg_254(1),
      O => ap_NS_fsm139_out
    );
\row_ind_V_0_2_reg_254[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => row_ind_V_0_2_reg_254(1),
      I1 => row_ind_V_0_2_reg_254(0),
      O => init_row_ind_fu_478_p2(1)
    );
\row_ind_V_0_2_reg_254_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm139_out,
      D => init_row_ind_fu_478_p2(0),
      Q => row_ind_V_0_2_reg_254(0),
      R => row_ind_V_0_2_reg_254_1
    );
\row_ind_V_0_2_reg_254_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm139_out,
      D => init_row_ind_fu_478_p2(1),
      Q => row_ind_V_0_2_reg_254(1),
      R => row_ind_V_0_2_reg_254_1
    );
\row_ind_V_0_reg_308[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trunc_ln324_1_fu_518_p1(0),
      I1 => ap_CS_fsm_state10,
      I2 => row_ind_V_1_1_reg_298(0),
      O => \row_ind_V_0_reg_308[0]_i_1_n_5\
    );
\row_ind_V_0_reg_308[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trunc_ln324_1_fu_518_p1(1),
      I1 => ap_CS_fsm_state10,
      I2 => row_ind_V_1_1_reg_298(1),
      O => \row_ind_V_0_reg_308[1]_i_1_n_5\
    );
\row_ind_V_0_reg_308_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => \row_ind_V_0_reg_308[0]_i_1_n_5\,
      Q => \row_ind_V_0_reg_308_reg_n_5_[0]\,
      R => '0'
    );
\row_ind_V_0_reg_308_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => \row_ind_V_0_reg_308[1]_i_1_n_5\,
      Q => \row_ind_V_0_reg_308_reg_n_5_[1]\,
      R => '0'
    );
\row_ind_V_1_0_fu_100[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => row_ind_V_0_2_reg_254(0),
      I1 => ap_CS_fsm_state2,
      I2 => row_ind_V_0_2_reg_254(1),
      O => row_ind_V_1_0_fu_100_reg0
    );
\row_ind_V_1_0_fu_100_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_ind_V_1_0_fu_100_reg0,
      D => row_ind_V_0_2_reg_254(0),
      Q => row_ind_V_1_0_fu_100_reg(0),
      R => '0'
    );
\row_ind_V_1_0_fu_100_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_ind_V_1_0_fu_100_reg0,
      D => row_ind_V_0_2_reg_254(1),
      Q => row_ind_V_1_0_fu_100_reg(1),
      R => '0'
    );
\row_ind_V_1_0_load_reg_959_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_ind_V_1_0_fu_100_reg(0),
      Q => trunc_ln324_1_fu_518_p1(0),
      R => '0'
    );
\row_ind_V_1_0_load_reg_959_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_ind_V_1_0_fu_100_reg(1),
      Q => trunc_ln324_1_fu_518_p1(1),
      R => '0'
    );
\row_ind_V_1_1_reg_298[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => row_ind_V_2_0_load_reg_966_reg(0),
      I1 => ap_CS_fsm_state10,
      I2 => \row_ind_V_2_reg_319_reg_n_5_[0]\,
      O => \row_ind_V_1_1_reg_298[0]_i_1_n_5\
    );
\row_ind_V_1_1_reg_298[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => row_ind_V_2_0_load_reg_966_reg(1),
      I1 => ap_CS_fsm_state10,
      I2 => \row_ind_V_2_reg_319_reg_n_5_[1]\,
      O => \row_ind_V_1_1_reg_298[1]_i_1_n_5\
    );
\row_ind_V_1_1_reg_298_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => \row_ind_V_1_1_reg_298[0]_i_1_n_5\,
      Q => row_ind_V_1_1_reg_298(0),
      R => '0'
    );
\row_ind_V_1_1_reg_298_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => \row_ind_V_1_1_reg_298[1]_i_1_n_5\,
      Q => row_ind_V_1_1_reg_298(1),
      R => '0'
    );
\row_ind_V_2_0_fu_104[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => row_ind_V_0_2_reg_254(1),
      I1 => row_ind_V_0_2_reg_254(0),
      I2 => ap_CS_fsm_state2,
      O => row_ind_V_2_0_fu_104_reg0
    );
\row_ind_V_2_0_fu_104_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_ind_V_2_0_fu_104_reg0,
      D => row_ind_V_0_2_reg_254(0),
      Q => row_ind_V_2_0_fu_104_reg(0),
      R => '0'
    );
\row_ind_V_2_0_fu_104_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_ind_V_2_0_fu_104_reg0,
      D => row_ind_V_0_2_reg_254(1),
      Q => row_ind_V_2_0_fu_104_reg(1),
      R => '0'
    );
\row_ind_V_2_0_load_reg_966_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_ind_V_2_0_fu_104_reg(0),
      Q => row_ind_V_2_0_load_reg_966_reg(0),
      R => '0'
    );
\row_ind_V_2_0_load_reg_966_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_ind_V_2_0_fu_104_reg(1),
      Q => row_ind_V_2_0_load_reg_966_reg(1),
      R => '0'
    );
\row_ind_V_2_reg_319[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \row_ind_V_0_0_load_reg_954_reg_n_5_[0]\,
      I1 => ap_CS_fsm_state10,
      I2 => \row_ind_V_0_reg_308_reg_n_5_[0]\,
      O => \row_ind_V_2_reg_319[0]_i_1_n_5\
    );
\row_ind_V_2_reg_319[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \row_ind_V_0_0_load_reg_954_reg_n_5_[1]\,
      I1 => ap_CS_fsm_state10,
      I2 => \row_ind_V_0_reg_308_reg_n_5_[1]\,
      O => \row_ind_V_2_reg_319[1]_i_1_n_5\
    );
\row_ind_V_2_reg_319_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => \row_ind_V_2_reg_319[0]_i_1_n_5\,
      Q => \row_ind_V_2_reg_319_reg_n_5_[0]\,
      R => '0'
    );
\row_ind_V_2_reg_319_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => \row_ind_V_2_reg_319[1]_i_1_n_5\,
      Q => \row_ind_V_2_reg_319_reg_n_5_[1]\,
      R => '0'
    );
\spec_select971_reg_1056[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cmp_i_i227_i_2_fu_615_p2,
      I1 => cmp_i_i326_i_fu_583_p2,
      O => spec_select971_fu_621_p2
    );
\spec_select971_reg_1056_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in5_in,
      D => spec_select971_fu_621_p2,
      Q => spec_select971_reg_1056,
      R => '0'
    );
\src_buf_V_0_0_0_reg_415_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_0_0_reg_4150,
      D => ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439(0),
      Q => src_buf_V_0_0_0_reg_415(0),
      R => src_buf_V_0_0_0_reg_415_0
    );
\src_buf_V_0_0_0_reg_415_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_0_0_reg_4150,
      D => ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439(1),
      Q => src_buf_V_0_0_0_reg_415(1),
      R => src_buf_V_0_0_0_reg_415_0
    );
\src_buf_V_0_0_0_reg_415_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_0_0_reg_4150,
      D => ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439(2),
      Q => src_buf_V_0_0_0_reg_415(2),
      R => src_buf_V_0_0_0_reg_415_0
    );
\src_buf_V_0_0_0_reg_415_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_0_0_reg_4150,
      D => ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439(3),
      Q => src_buf_V_0_0_0_reg_415(3),
      R => src_buf_V_0_0_0_reg_415_0
    );
\src_buf_V_0_0_0_reg_415_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_0_0_reg_4150,
      D => ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439(4),
      Q => src_buf_V_0_0_0_reg_415(4),
      R => src_buf_V_0_0_0_reg_415_0
    );
\src_buf_V_0_0_0_reg_415_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_0_0_reg_4150,
      D => ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439(5),
      Q => src_buf_V_0_0_0_reg_415(5),
      R => src_buf_V_0_0_0_reg_415_0
    );
\src_buf_V_0_0_0_reg_415_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_0_0_reg_4150,
      D => ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439(6),
      Q => src_buf_V_0_0_0_reg_415(6),
      R => src_buf_V_0_0_0_reg_415_0
    );
\src_buf_V_0_0_0_reg_415_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_0_0_reg_4150,
      D => ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439(7),
      Q => src_buf_V_0_0_0_reg_415(7),
      R => src_buf_V_0_0_0_reg_415_0
    );
\src_buf_V_0_1_reg_1120[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter3_reg_n_5,
      I1 => ap_block_pp3_stage0_subdone,
      I2 => \icmp_ln882_5_reg_1071_pp3_iter2_reg_reg_n_5_[0]\,
      O => src_buf_V_0_1_reg_11200
    );
\src_buf_V_0_1_reg_1120_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_1_reg_11200,
      D => src_buf_V_0_1_fu_761_p3(0),
      Q => src_buf_V_0_1_reg_1120(0),
      R => '0'
    );
\src_buf_V_0_1_reg_1120_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_1_reg_11200,
      D => src_buf_V_0_1_fu_761_p3(1),
      Q => src_buf_V_0_1_reg_1120(1),
      R => '0'
    );
\src_buf_V_0_1_reg_1120_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_1_reg_11200,
      D => src_buf_V_0_1_fu_761_p3(2),
      Q => src_buf_V_0_1_reg_1120(2),
      R => '0'
    );
\src_buf_V_0_1_reg_1120_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_1_reg_11200,
      D => src_buf_V_0_1_fu_761_p3(3),
      Q => src_buf_V_0_1_reg_1120(3),
      R => '0'
    );
\src_buf_V_0_1_reg_1120_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_1_reg_11200,
      D => src_buf_V_0_1_fu_761_p3(4),
      Q => src_buf_V_0_1_reg_1120(4),
      R => '0'
    );
\src_buf_V_0_1_reg_1120_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_1_reg_11200,
      D => src_buf_V_0_1_fu_761_p3(5),
      Q => src_buf_V_0_1_reg_1120(5),
      R => '0'
    );
\src_buf_V_0_1_reg_1120_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_1_reg_11200,
      D => src_buf_V_0_1_fu_761_p3(6),
      Q => src_buf_V_0_1_reg_1120(6),
      R => '0'
    );
\src_buf_V_0_1_reg_1120_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_1_reg_11200,
      D => src_buf_V_0_1_fu_761_p3(7),
      Q => src_buf_V_0_1_reg_1120(7),
      R => '0'
    );
\src_buf_V_0_2_3_reg_403[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF00"
    )
        port map (
      I0 => \icmp_ln882_5_reg_1071_pp3_iter3_reg_reg_n_5_[0]\,
      I1 => ap_enable_reg_pp3_iter4_reg_n_5,
      I2 => ap_block_pp3_stage0_subdone,
      I3 => p_1_in5_in,
      O => src_buf_V_0_0_0_reg_415_0
    );
\src_buf_V_0_2_3_reg_403[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \icmp_ln882_5_reg_1071_pp3_iter3_reg_reg_n_5_[0]\,
      I1 => ap_enable_reg_pp3_iter4_reg_n_5,
      I2 => ap_block_pp3_stage0_subdone,
      O => src_buf_V_0_0_0_reg_4150
    );
\src_buf_V_0_2_3_reg_403_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_0_0_reg_4150,
      D => src_buf_V_0_1_reg_1120(0),
      Q => src_buf_V_0_2_3_reg_403(0),
      R => src_buf_V_0_0_0_reg_415_0
    );
\src_buf_V_0_2_3_reg_403_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_0_0_reg_4150,
      D => src_buf_V_0_1_reg_1120(1),
      Q => src_buf_V_0_2_3_reg_403(1),
      R => src_buf_V_0_0_0_reg_415_0
    );
\src_buf_V_0_2_3_reg_403_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_0_0_reg_4150,
      D => src_buf_V_0_1_reg_1120(2),
      Q => src_buf_V_0_2_3_reg_403(2),
      R => src_buf_V_0_0_0_reg_415_0
    );
\src_buf_V_0_2_3_reg_403_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_0_0_reg_4150,
      D => src_buf_V_0_1_reg_1120(3),
      Q => src_buf_V_0_2_3_reg_403(3),
      R => src_buf_V_0_0_0_reg_415_0
    );
\src_buf_V_0_2_3_reg_403_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_0_0_reg_4150,
      D => src_buf_V_0_1_reg_1120(4),
      Q => src_buf_V_0_2_3_reg_403(4),
      R => src_buf_V_0_0_0_reg_415_0
    );
\src_buf_V_0_2_3_reg_403_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_0_0_reg_4150,
      D => src_buf_V_0_1_reg_1120(5),
      Q => src_buf_V_0_2_3_reg_403(5),
      R => src_buf_V_0_0_0_reg_415_0
    );
\src_buf_V_0_2_3_reg_403_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_0_0_reg_4150,
      D => src_buf_V_0_1_reg_1120(6),
      Q => src_buf_V_0_2_3_reg_403(6),
      R => src_buf_V_0_0_0_reg_415_0
    );
\src_buf_V_0_2_3_reg_403_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_0_0_reg_4150,
      D => src_buf_V_0_1_reg_1120(7),
      Q => src_buf_V_0_2_3_reg_403(7),
      R => src_buf_V_0_0_0_reg_415_0
    );
\src_buf_V_1_0_0_reg_391_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_0_0_reg_4150,
      D => ap_phi_reg_pp3_iter4_src_buf_V_1_0_1_reg_427(0),
      Q => src_buf_V_1_0_0_reg_391(0),
      R => src_buf_V_0_0_0_reg_415_0
    );
\src_buf_V_1_0_0_reg_391_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_0_0_reg_4150,
      D => ap_phi_reg_pp3_iter4_src_buf_V_1_0_1_reg_427(1),
      Q => src_buf_V_1_0_0_reg_391(1),
      R => src_buf_V_0_0_0_reg_415_0
    );
\src_buf_V_1_0_0_reg_391_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_0_0_reg_4150,
      D => ap_phi_reg_pp3_iter4_src_buf_V_1_0_1_reg_427(2),
      Q => src_buf_V_1_0_0_reg_391(2),
      R => src_buf_V_0_0_0_reg_415_0
    );
\src_buf_V_1_0_0_reg_391_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_0_0_reg_4150,
      D => ap_phi_reg_pp3_iter4_src_buf_V_1_0_1_reg_427(3),
      Q => src_buf_V_1_0_0_reg_391(3),
      R => src_buf_V_0_0_0_reg_415_0
    );
\src_buf_V_1_0_0_reg_391_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_0_0_reg_4150,
      D => ap_phi_reg_pp3_iter4_src_buf_V_1_0_1_reg_427(4),
      Q => src_buf_V_1_0_0_reg_391(4),
      R => src_buf_V_0_0_0_reg_415_0
    );
\src_buf_V_1_0_0_reg_391_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_0_0_reg_4150,
      D => ap_phi_reg_pp3_iter4_src_buf_V_1_0_1_reg_427(5),
      Q => src_buf_V_1_0_0_reg_391(5),
      R => src_buf_V_0_0_0_reg_415_0
    );
\src_buf_V_1_0_0_reg_391_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_0_0_reg_4150,
      D => ap_phi_reg_pp3_iter4_src_buf_V_1_0_1_reg_427(6),
      Q => src_buf_V_1_0_0_reg_391(6),
      R => src_buf_V_0_0_0_reg_415_0
    );
\src_buf_V_1_0_0_reg_391_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_0_0_reg_4150,
      D => ap_phi_reg_pp3_iter4_src_buf_V_1_0_1_reg_427(7),
      Q => src_buf_V_1_0_0_reg_391(7),
      R => src_buf_V_0_0_0_reg_415_0
    );
\src_buf_V_1_1_reg_1113_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_1_reg_11200,
      D => src_buf_V_1_1_fu_754_p3(0),
      Q => zext_ln215_fu_794_p1(1),
      R => '0'
    );
\src_buf_V_1_1_reg_1113_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_1_reg_11200,
      D => src_buf_V_1_1_fu_754_p3(1),
      Q => zext_ln215_fu_794_p1(2),
      R => '0'
    );
\src_buf_V_1_1_reg_1113_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_1_reg_11200,
      D => src_buf_V_1_1_fu_754_p3(2),
      Q => zext_ln215_fu_794_p1(3),
      R => '0'
    );
\src_buf_V_1_1_reg_1113_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_1_reg_11200,
      D => src_buf_V_1_1_fu_754_p3(3),
      Q => zext_ln215_fu_794_p1(4),
      R => '0'
    );
\src_buf_V_1_1_reg_1113_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_1_reg_11200,
      D => src_buf_V_1_1_fu_754_p3(4),
      Q => zext_ln215_fu_794_p1(5),
      R => '0'
    );
\src_buf_V_1_1_reg_1113_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_1_reg_11200,
      D => src_buf_V_1_1_fu_754_p3(5),
      Q => zext_ln215_fu_794_p1(6),
      R => '0'
    );
\src_buf_V_1_1_reg_1113_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_1_reg_11200,
      D => src_buf_V_1_1_fu_754_p3(6),
      Q => zext_ln215_fu_794_p1(7),
      R => '0'
    );
\src_buf_V_1_1_reg_1113_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_1_reg_11200,
      D => src_buf_V_1_1_fu_754_p3(7),
      Q => zext_ln215_fu_794_p1(8),
      R => '0'
    );
\src_buf_V_1_2_3_reg_379_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_0_0_reg_4150,
      D => zext_ln215_fu_794_p1(1),
      Q => src_buf_V_1_2_3_reg_379(0),
      R => src_buf_V_0_0_0_reg_415_0
    );
\src_buf_V_1_2_3_reg_379_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_0_0_reg_4150,
      D => zext_ln215_fu_794_p1(2),
      Q => src_buf_V_1_2_3_reg_379(1),
      R => src_buf_V_0_0_0_reg_415_0
    );
\src_buf_V_1_2_3_reg_379_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_0_0_reg_4150,
      D => zext_ln215_fu_794_p1(3),
      Q => src_buf_V_1_2_3_reg_379(2),
      R => src_buf_V_0_0_0_reg_415_0
    );
\src_buf_V_1_2_3_reg_379_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_0_0_reg_4150,
      D => zext_ln215_fu_794_p1(4),
      Q => src_buf_V_1_2_3_reg_379(3),
      R => src_buf_V_0_0_0_reg_415_0
    );
\src_buf_V_1_2_3_reg_379_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_0_0_reg_4150,
      D => zext_ln215_fu_794_p1(5),
      Q => src_buf_V_1_2_3_reg_379(4),
      R => src_buf_V_0_0_0_reg_415_0
    );
\src_buf_V_1_2_3_reg_379_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_0_0_reg_4150,
      D => zext_ln215_fu_794_p1(6),
      Q => src_buf_V_1_2_3_reg_379(5),
      R => src_buf_V_0_0_0_reg_415_0
    );
\src_buf_V_1_2_3_reg_379_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_0_0_reg_4150,
      D => zext_ln215_fu_794_p1(7),
      Q => src_buf_V_1_2_3_reg_379(6),
      R => src_buf_V_0_0_0_reg_415_0
    );
\src_buf_V_1_2_3_reg_379_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_0_0_reg_4150,
      D => zext_ln215_fu_794_p1(8),
      Q => src_buf_V_1_2_3_reg_379(7),
      R => src_buf_V_0_0_0_reg_415_0
    );
\src_buf_V_2_0_0_reg_367_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_0_0_reg_4150,
      D => ap_phi_reg_pp3_iter4_storemerge_reg_451(0),
      Q => src_buf_V_2_0_0_reg_367(0),
      R => src_buf_V_0_0_0_reg_415_0
    );
\src_buf_V_2_0_0_reg_367_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_0_0_reg_4150,
      D => ap_phi_reg_pp3_iter4_storemerge_reg_451(1),
      Q => src_buf_V_2_0_0_reg_367(1),
      R => src_buf_V_0_0_0_reg_415_0
    );
\src_buf_V_2_0_0_reg_367_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_0_0_reg_4150,
      D => ap_phi_reg_pp3_iter4_storemerge_reg_451(2),
      Q => src_buf_V_2_0_0_reg_367(2),
      R => src_buf_V_0_0_0_reg_415_0
    );
\src_buf_V_2_0_0_reg_367_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_0_0_reg_4150,
      D => ap_phi_reg_pp3_iter4_storemerge_reg_451(3),
      Q => src_buf_V_2_0_0_reg_367(3),
      R => src_buf_V_0_0_0_reg_415_0
    );
\src_buf_V_2_0_0_reg_367_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_0_0_reg_4150,
      D => ap_phi_reg_pp3_iter4_storemerge_reg_451(4),
      Q => src_buf_V_2_0_0_reg_367(4),
      R => src_buf_V_0_0_0_reg_415_0
    );
\src_buf_V_2_0_0_reg_367_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_0_0_reg_4150,
      D => ap_phi_reg_pp3_iter4_storemerge_reg_451(5),
      Q => src_buf_V_2_0_0_reg_367(5),
      R => src_buf_V_0_0_0_reg_415_0
    );
\src_buf_V_2_0_0_reg_367_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_0_0_reg_4150,
      D => ap_phi_reg_pp3_iter4_storemerge_reg_451(6),
      Q => src_buf_V_2_0_0_reg_367(6),
      R => src_buf_V_0_0_0_reg_415_0
    );
\src_buf_V_2_0_0_reg_367_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_0_0_reg_4150,
      D => ap_phi_reg_pp3_iter4_storemerge_reg_451(7),
      Q => src_buf_V_2_0_0_reg_367(7),
      R => src_buf_V_0_0_0_reg_415_0
    );
\src_buf_V_2_0_2_reg_1127[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => row_ind_V_1_1_reg_298(1),
      I1 => sub_i239_i_reg_1051(1),
      I2 => \row_ind_V_0_reg_308_reg_n_5_[1]\,
      I3 => sub_i239_i_reg_1051(0),
      I4 => \row_ind_V_2_reg_319_reg_n_5_[1]\,
      O => \src_buf_V_2_0_2_reg_1127[7]_i_5_n_5\
    );
\src_buf_V_2_0_2_reg_1127[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => row_ind_V_1_1_reg_298(0),
      I1 => sub_i239_i_reg_1051(1),
      I2 => \row_ind_V_0_reg_308_reg_n_5_[0]\,
      I3 => sub_i239_i_reg_1051(0),
      I4 => \row_ind_V_2_reg_319_reg_n_5_[0]\,
      O => \src_buf_V_2_0_2_reg_1127[7]_i_6_n_5\
    );
\src_buf_V_2_0_2_reg_1127_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_1_reg_11200,
      D => src_buf_V_2_0_2_fu_768_p3(0),
      Q => src_buf_V_2_0_2_reg_1127(0),
      R => '0'
    );
\src_buf_V_2_0_2_reg_1127_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_1_reg_11200,
      D => src_buf_V_2_0_2_fu_768_p3(1),
      Q => src_buf_V_2_0_2_reg_1127(1),
      R => '0'
    );
\src_buf_V_2_0_2_reg_1127_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_1_reg_11200,
      D => src_buf_V_2_0_2_fu_768_p3(2),
      Q => src_buf_V_2_0_2_reg_1127(2),
      R => '0'
    );
\src_buf_V_2_0_2_reg_1127_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_1_reg_11200,
      D => src_buf_V_2_0_2_fu_768_p3(3),
      Q => src_buf_V_2_0_2_reg_1127(3),
      R => '0'
    );
\src_buf_V_2_0_2_reg_1127_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_1_reg_11200,
      D => src_buf_V_2_0_2_fu_768_p3(4),
      Q => src_buf_V_2_0_2_reg_1127(4),
      R => '0'
    );
\src_buf_V_2_0_2_reg_1127_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_1_reg_11200,
      D => src_buf_V_2_0_2_fu_768_p3(5),
      Q => src_buf_V_2_0_2_reg_1127(5),
      R => '0'
    );
\src_buf_V_2_0_2_reg_1127_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_1_reg_11200,
      D => src_buf_V_2_0_2_fu_768_p3(6),
      Q => src_buf_V_2_0_2_reg_1127(6),
      R => '0'
    );
\src_buf_V_2_0_2_reg_1127_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_1_reg_11200,
      D => src_buf_V_2_0_2_fu_768_p3(7),
      Q => src_buf_V_2_0_2_reg_1127(7),
      R => '0'
    );
\src_buf_V_2_0_reg_355_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_0_0_reg_4150,
      D => src_buf_V_2_0_2_reg_1127(0),
      Q => zext_ln1350_4_fu_879_p1(1),
      R => src_buf_V_0_0_0_reg_415_0
    );
\src_buf_V_2_0_reg_355_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_0_0_reg_4150,
      D => src_buf_V_2_0_2_reg_1127(1),
      Q => zext_ln1350_4_fu_879_p1(2),
      R => src_buf_V_0_0_0_reg_415_0
    );
\src_buf_V_2_0_reg_355_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_0_0_reg_4150,
      D => src_buf_V_2_0_2_reg_1127(2),
      Q => zext_ln1350_4_fu_879_p1(3),
      R => src_buf_V_0_0_0_reg_415_0
    );
\src_buf_V_2_0_reg_355_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_0_0_reg_4150,
      D => src_buf_V_2_0_2_reg_1127(3),
      Q => zext_ln1350_4_fu_879_p1(4),
      R => src_buf_V_0_0_0_reg_415_0
    );
\src_buf_V_2_0_reg_355_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_0_0_reg_4150,
      D => src_buf_V_2_0_2_reg_1127(4),
      Q => zext_ln1350_4_fu_879_p1(5),
      R => src_buf_V_0_0_0_reg_415_0
    );
\src_buf_V_2_0_reg_355_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_0_0_reg_4150,
      D => src_buf_V_2_0_2_reg_1127(5),
      Q => zext_ln1350_4_fu_879_p1(6),
      R => src_buf_V_0_0_0_reg_415_0
    );
\src_buf_V_2_0_reg_355_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_0_0_reg_4150,
      D => src_buf_V_2_0_2_reg_1127(6),
      Q => zext_ln1350_4_fu_879_p1(7),
      R => src_buf_V_0_0_0_reg_415_0
    );
\src_buf_V_2_0_reg_355_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_0_0_reg_4150,
      D => src_buf_V_2_0_2_reg_1127(7),
      Q => zext_ln1350_4_fu_879_p1(8),
      R => src_buf_V_0_0_0_reg_415_0
    );
start_once_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5444"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\,
      I1 => \ap_CS_fsm_reg[0]_1\,
      I2 => start_for_xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_full_n,
      I3 => xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_start,
      O => start_once_reg_reg
    );
\sub_i239_i_reg_1051[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_48_reg_331_reg(0),
      O => sub_i_i256_i_fu_603_p2(0)
    );
\sub_i239_i_reg_1051_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in5_in,
      D => sub_i_i256_i_fu_603_p2(0),
      Q => sub_i239_i_reg_1051(0),
      R => '0'
    );
\sub_i239_i_reg_1051_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in5_in,
      D => \empty_48_reg_331_reg__0\(1),
      Q => sub_i239_i_reg_1051(1),
      R => '0'
    );
\sub_ln69_1_fu_848_p2__1_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \sub_ln69_1_fu_848_p2__1_carry_n_5\,
      CO(6) => \sub_ln69_1_fu_848_p2__1_carry_n_6\,
      CO(5) => \sub_ln69_1_fu_848_p2__1_carry_n_7\,
      CO(4) => \sub_ln69_1_fu_848_p2__1_carry_n_8\,
      CO(3) => \sub_ln69_1_fu_848_p2__1_carry_n_9\,
      CO(2) => \sub_ln69_1_fu_848_p2__1_carry_n_10\,
      CO(1) => \sub_ln69_1_fu_848_p2__1_carry_n_11\,
      CO(0) => \sub_ln69_1_fu_848_p2__1_carry_n_12\,
      DI(7) => \sub_ln69_1_fu_848_p2__1_carry_i_1_n_5\,
      DI(6) => \sub_ln69_1_fu_848_p2__1_carry_i_2_n_5\,
      DI(5) => \sub_ln69_1_fu_848_p2__1_carry_i_3_n_5\,
      DI(4) => \sub_ln69_1_fu_848_p2__1_carry_i_4_n_5\,
      DI(3) => \sub_ln69_1_fu_848_p2__1_carry_i_5_n_5\,
      DI(2) => \sub_ln69_1_fu_848_p2__1_carry_i_6_n_5\,
      DI(1 downto 0) => B"01",
      O(7 downto 0) => \src_buf_V_2_0_0_reg_367_reg[7]_0\(7 downto 0),
      S(7) => \sub_ln69_1_fu_848_p2__1_carry_i_7_n_5\,
      S(6) => \sub_ln69_1_fu_848_p2__1_carry_i_8_n_5\,
      S(5) => \sub_ln69_1_fu_848_p2__1_carry_i_9_n_5\,
      S(4) => \sub_ln69_1_fu_848_p2__1_carry_i_10_n_5\,
      S(3) => \sub_ln69_1_fu_848_p2__1_carry_i_11_n_5\,
      S(2) => \sub_ln69_1_fu_848_p2__1_carry_i_12_n_5\,
      S(1) => \sub_ln69_1_fu_848_p2__1_carry_i_13_n_5\,
      S(0) => \sub_ln69_1_fu_848_p2__1_carry_i_14_n_5\
    );
\sub_ln69_1_fu_848_p2__1_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \sub_ln69_1_fu_848_p2__1_carry_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_sub_ln69_1_fu_848_p2__1_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \sub_ln69_1_fu_848_p2__1_carry__0_n_11\,
      CO(0) => \sub_ln69_1_fu_848_p2__1_carry__0_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1) => \sub_ln69_1_fu_848_p2__1_carry__0_i_1_n_5\,
      DI(0) => \sub_ln69_1_fu_848_p2__1_carry__0_i_2_n_5\,
      O(7 downto 3) => \NLW_sub_ln69_1_fu_848_p2__1_carry__0_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => \src_buf_V_2_0_0_reg_367_reg[7]_0\(10 downto 8),
      S(7 downto 2) => B"000001",
      S(1) => \sub_ln69_1_fu_848_p2__1_carry__0_i_3_n_5\,
      S(0) => \sub_ln69_1_fu_848_p2__1_carry__0_i_4_n_5\
    );
\sub_ln69_1_fu_848_p2__1_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D4FDFDFF004040D4"
    )
        port map (
      I0 => src_buf_V_2_0_0_reg_367(7),
      I1 => src_buf_V_0_1_reg_1120(7),
      I2 => src_buf_V_2_0_2_reg_1127(7),
      I3 => \sub_ln69_1_fu_848_p2__1_carry__0_i_5_n_5\,
      I4 => src_buf_V_0_0_0_reg_415(7),
      I5 => \sub_ln69_1_fu_848_p2__1_carry__0_i_6_n_5\,
      O => \sub_ln69_1_fu_848_p2__1_carry__0_i_1_n_5\
    );
\sub_ln69_1_fu_848_p2__1_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6900FF69"
    )
        port map (
      I0 => src_buf_V_2_0_0_reg_367(7),
      I1 => \sub_ln69_1_fu_848_p2__1_carry_i_33_n_5\,
      I2 => src_buf_V_0_0_0_reg_415(7),
      I3 => \sub_ln69_1_fu_848_p2__1_carry_i_31_n_5\,
      I4 => \sub_ln69_1_fu_848_p2__1_carry_i_32_n_5\,
      O => \sub_ln69_1_fu_848_p2__1_carry__0_i_2_n_5\
    );
\sub_ln69_1_fu_848_p2__1_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77717111888E8EEE"
    )
        port map (
      I0 => \sub_ln69_1_fu_848_p2__1_carry__0_i_6_n_5\,
      I1 => \sub_ln69_1_fu_848_p2__1_carry__0_i_7_n_5\,
      I2 => src_buf_V_0_0_0_reg_415(7),
      I3 => \sub_ln69_1_fu_848_p2__1_carry_i_33_n_5\,
      I4 => src_buf_V_2_0_0_reg_367(7),
      I5 => \sub_ln69_1_fu_848_p2__1_carry__0_i_8_n_5\,
      O => \sub_ln69_1_fu_848_p2__1_carry__0_i_3_n_5\
    );
\sub_ln69_1_fu_848_p2__1_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A995566A566AA995"
    )
        port map (
      I0 => \sub_ln69_1_fu_848_p2__1_carry__0_i_2_n_5\,
      I1 => src_buf_V_2_0_0_reg_367(7),
      I2 => \sub_ln69_1_fu_848_p2__1_carry_i_33_n_5\,
      I3 => src_buf_V_0_0_0_reg_415(7),
      I4 => \sub_ln69_1_fu_848_p2__1_carry__0_i_7_n_5\,
      I5 => \sub_ln69_1_fu_848_p2__1_carry__0_i_6_n_5\,
      O => \sub_ln69_1_fu_848_p2__1_carry__0_i_4_n_5\
    );
\sub_ln69_1_fu_848_p2__1_carry__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002B2BFF"
    )
        port map (
      I0 => \sub_ln69_1_fu_848_p2__1_carry_i_35_n_5\,
      I1 => src_buf_V_2_0_2_reg_1127(5),
      I2 => src_buf_V_0_1_reg_1120(5),
      I3 => src_buf_V_2_0_2_reg_1127(6),
      I4 => src_buf_V_0_1_reg_1120(6),
      O => \sub_ln69_1_fu_848_p2__1_carry__0_i_5_n_5\
    );
\sub_ln69_1_fu_848_p2__1_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69699669"
    )
        port map (
      I0 => \sub_ln69_1_fu_848_p2__1_carry__0_i_9_n_5\,
      I1 => src_buf_V_1_0_0_reg_391(7),
      I2 => zext_ln215_fu_794_p1(8),
      I3 => zext_ln215_fu_794_p1(7),
      I4 => src_buf_V_1_0_0_reg_391(6),
      O => \sub_ln69_1_fu_848_p2__1_carry__0_i_6_n_5\
    );
\sub_ln69_1_fu_848_p2__1_carry__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \sub_ln69_1_fu_848_p2__1_carry__0_i_5_n_5\,
      I1 => src_buf_V_2_0_2_reg_1127(7),
      I2 => src_buf_V_0_1_reg_1120(7),
      O => \sub_ln69_1_fu_848_p2__1_carry__0_i_7_n_5\
    );
\sub_ln69_1_fu_848_p2__1_carry__0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFF00BA"
    )
        port map (
      I0 => \sub_ln69_1_fu_848_p2__1_carry__0_i_9_n_5\,
      I1 => src_buf_V_1_0_0_reg_391(6),
      I2 => zext_ln215_fu_794_p1(7),
      I3 => src_buf_V_1_0_0_reg_391(7),
      I4 => zext_ln215_fu_794_p1(8),
      O => \sub_ln69_1_fu_848_p2__1_carry__0_i_8_n_5\
    );
\sub_ln69_1_fu_848_p2__1_carry__0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09009909"
    )
        port map (
      I0 => zext_ln215_fu_794_p1(7),
      I1 => src_buf_V_1_0_0_reg_391(6),
      I2 => src_buf_V_1_0_0_reg_391(5),
      I3 => zext_ln215_fu_794_p1(6),
      I4 => \sub_ln69_1_fu_848_p2__1_carry_i_36_n_5\,
      O => \sub_ln69_1_fu_848_p2__1_carry__0_i_9_n_5\
    );
\sub_ln69_1_fu_848_p2__1_carry_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69FF0069"
    )
        port map (
      I0 => src_buf_V_2_0_0_reg_367(6),
      I1 => \sub_ln69_1_fu_848_p2__1_carry_i_15_n_5\,
      I2 => src_buf_V_0_0_0_reg_415(6),
      I3 => \sub_ln69_1_fu_848_p2__1_carry_i_16_n_5\,
      I4 => \sub_ln69_1_fu_848_p2__1_carry_i_17_n_5\,
      O => \sub_ln69_1_fu_848_p2__1_carry_i_1_n_5\
    );
\sub_ln69_1_fu_848_p2__1_carry_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \sub_ln69_1_fu_848_p2__1_carry_i_4_n_5\,
      I1 => src_buf_V_0_0_0_reg_415(4),
      I2 => \sub_ln69_1_fu_848_p2__1_carry_i_23_n_5\,
      I3 => src_buf_V_2_0_0_reg_367(4),
      I4 => \sub_ln69_1_fu_848_p2__1_carry_i_21_n_5\,
      I5 => \sub_ln69_1_fu_848_p2__1_carry_i_22_n_5\,
      O => \sub_ln69_1_fu_848_p2__1_carry_i_10_n_5\
    );
\sub_ln69_1_fu_848_p2__1_carry_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669699999969666"
    )
        port map (
      I0 => \sub_ln69_1_fu_848_p2__1_carry_i_5_n_5\,
      I1 => \sub_ln69_1_fu_848_p2__1_carry_i_24_n_5\,
      I2 => src_buf_V_0_0_0_reg_415(2),
      I3 => \sub_ln69_1_fu_848_p2__1_carry_i_25_n_5\,
      I4 => src_buf_V_2_0_0_reg_367(2),
      I5 => \sub_ln69_1_fu_848_p2__1_carry_i_26_n_5\,
      O => \sub_ln69_1_fu_848_p2__1_carry_i_11_n_5\
    );
\sub_ln69_1_fu_848_p2__1_carry_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \sub_ln69_1_fu_848_p2__1_carry_i_6_n_5\,
      I1 => \sub_ln69_1_fu_848_p2__1_carry_i_27_n_5\,
      I2 => \sub_ln69_1_fu_848_p2__1_carry_i_34_n_5\,
      I3 => src_buf_V_0_0_0_reg_415(2),
      I4 => \sub_ln69_1_fu_848_p2__1_carry_i_25_n_5\,
      I5 => src_buf_V_2_0_0_reg_367(2),
      O => \sub_ln69_1_fu_848_p2__1_carry_i_12_n_5\
    );
\sub_ln69_1_fu_848_p2__1_carry_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"066FF990F990066F"
    )
        port map (
      I0 => src_buf_V_0_1_reg_1120(0),
      I1 => src_buf_V_2_0_2_reg_1127(0),
      I2 => src_buf_V_2_0_0_reg_367(0),
      I3 => src_buf_V_0_0_0_reg_415(0),
      I4 => \sub_ln69_1_fu_848_p2__1_carry_i_30_n_5\,
      I5 => \sub_ln69_1_fu_848_p2__1_carry_i_29_n_5\,
      O => \sub_ln69_1_fu_848_p2__1_carry_i_13_n_5\
    );
\sub_ln69_1_fu_848_p2__1_carry_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => src_buf_V_2_0_0_reg_367(0),
      I1 => src_buf_V_0_0_0_reg_415(0),
      I2 => src_buf_V_0_1_reg_1120(0),
      I3 => src_buf_V_2_0_2_reg_1127(0),
      O => \sub_ln69_1_fu_848_p2__1_carry_i_14_n_5\
    );
\sub_ln69_1_fu_848_p2__1_carry_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69996669"
    )
        port map (
      I0 => src_buf_V_0_1_reg_1120(6),
      I1 => src_buf_V_2_0_2_reg_1127(6),
      I2 => src_buf_V_0_1_reg_1120(5),
      I3 => src_buf_V_2_0_2_reg_1127(5),
      I4 => \sub_ln69_1_fu_848_p2__1_carry_i_35_n_5\,
      O => \sub_ln69_1_fu_848_p2__1_carry_i_15_n_5\
    );
\sub_ln69_1_fu_848_p2__1_carry_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => src_buf_V_1_0_0_reg_391(5),
      I1 => zext_ln215_fu_794_p1(6),
      I2 => \sub_ln69_1_fu_848_p2__1_carry_i_36_n_5\,
      O => \sub_ln69_1_fu_848_p2__1_carry_i_16_n_5\
    );
\sub_ln69_1_fu_848_p2__1_carry_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => src_buf_V_0_0_0_reg_415(5),
      I1 => \sub_ln69_1_fu_848_p2__1_carry_i_20_n_5\,
      I2 => src_buf_V_2_0_0_reg_367(5),
      O => \sub_ln69_1_fu_848_p2__1_carry_i_17_n_5\
    );
\sub_ln69_1_fu_848_p2__1_carry_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => src_buf_V_0_0_0_reg_415(4),
      I1 => \sub_ln69_1_fu_848_p2__1_carry_i_23_n_5\,
      I2 => src_buf_V_2_0_0_reg_367(4),
      O => \sub_ln69_1_fu_848_p2__1_carry_i_18_n_5\
    );
\sub_ln69_1_fu_848_p2__1_carry_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69669969"
    )
        port map (
      I0 => src_buf_V_1_0_0_reg_391(4),
      I1 => zext_ln215_fu_794_p1(5),
      I2 => src_buf_V_1_0_0_reg_391(3),
      I3 => zext_ln215_fu_794_p1(4),
      I4 => \sub_ln69_1_fu_848_p2__1_carry_i_37_n_5\,
      O => \sub_ln69_1_fu_848_p2__1_carry_i_19_n_5\
    );
\sub_ln69_1_fu_848_p2__1_carry_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BB2B22B"
    )
        port map (
      I0 => \sub_ln69_1_fu_848_p2__1_carry_i_18_n_5\,
      I1 => \sub_ln69_1_fu_848_p2__1_carry_i_19_n_5\,
      I2 => src_buf_V_2_0_0_reg_367(5),
      I3 => \sub_ln69_1_fu_848_p2__1_carry_i_20_n_5\,
      I4 => src_buf_V_0_0_0_reg_415(5),
      O => \sub_ln69_1_fu_848_p2__1_carry_i_2_n_5\
    );
\sub_ln69_1_fu_848_p2__1_carry_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => src_buf_V_0_1_reg_1120(5),
      I1 => src_buf_V_2_0_2_reg_1127(5),
      I2 => \sub_ln69_1_fu_848_p2__1_carry_i_35_n_5\,
      O => \sub_ln69_1_fu_848_p2__1_carry_i_20_n_5\
    );
\sub_ln69_1_fu_848_p2__1_carry_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => src_buf_V_1_0_0_reg_391(3),
      I1 => zext_ln215_fu_794_p1(4),
      I2 => \sub_ln69_1_fu_848_p2__1_carry_i_37_n_5\,
      O => \sub_ln69_1_fu_848_p2__1_carry_i_21_n_5\
    );
\sub_ln69_1_fu_848_p2__1_carry_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14417DD7"
    )
        port map (
      I0 => src_buf_V_0_0_0_reg_415(3),
      I1 => \sub_ln69_1_fu_848_p2__1_carry_i_38_n_5\,
      I2 => src_buf_V_2_0_2_reg_1127(3),
      I3 => src_buf_V_0_1_reg_1120(3),
      I4 => src_buf_V_2_0_0_reg_367(3),
      O => \sub_ln69_1_fu_848_p2__1_carry_i_22_n_5\
    );
\sub_ln69_1_fu_848_p2__1_carry_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69996669"
    )
        port map (
      I0 => src_buf_V_0_1_reg_1120(4),
      I1 => src_buf_V_2_0_2_reg_1127(4),
      I2 => src_buf_V_0_1_reg_1120(3),
      I3 => src_buf_V_2_0_2_reg_1127(3),
      I4 => \sub_ln69_1_fu_848_p2__1_carry_i_38_n_5\,
      O => \sub_ln69_1_fu_848_p2__1_carry_i_23_n_5\
    );
\sub_ln69_1_fu_848_p2__1_carry_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9969999966669969"
    )
        port map (
      I0 => src_buf_V_1_0_0_reg_391(2),
      I1 => zext_ln215_fu_794_p1(3),
      I2 => src_buf_V_1_0_0_reg_391(0),
      I3 => zext_ln215_fu_794_p1(1),
      I4 => src_buf_V_1_0_0_reg_391(1),
      I5 => zext_ln215_fu_794_p1(2),
      O => \sub_ln69_1_fu_848_p2__1_carry_i_24_n_5\
    );
\sub_ln69_1_fu_848_p2__1_carry_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666699969999999"
    )
        port map (
      I0 => src_buf_V_0_1_reg_1120(2),
      I1 => src_buf_V_2_0_2_reg_1127(2),
      I2 => src_buf_V_0_1_reg_1120(0),
      I3 => src_buf_V_2_0_2_reg_1127(0),
      I4 => src_buf_V_0_1_reg_1120(1),
      I5 => src_buf_V_2_0_2_reg_1127(1),
      O => \sub_ln69_1_fu_848_p2__1_carry_i_25_n_5\
    );
\sub_ln69_1_fu_848_p2__1_carry_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => src_buf_V_2_0_0_reg_367(3),
      I1 => src_buf_V_0_1_reg_1120(3),
      I2 => src_buf_V_2_0_2_reg_1127(3),
      I3 => \sub_ln69_1_fu_848_p2__1_carry_i_38_n_5\,
      I4 => src_buf_V_0_0_0_reg_415(3),
      O => \sub_ln69_1_fu_848_p2__1_carry_i_26_n_5\
    );
\sub_ln69_1_fu_848_p2__1_carry_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8EEEE888E8888EEE"
    )
        port map (
      I0 => src_buf_V_2_0_0_reg_367(1),
      I1 => src_buf_V_0_0_0_reg_415(1),
      I2 => src_buf_V_0_1_reg_1120(0),
      I3 => src_buf_V_2_0_2_reg_1127(0),
      I4 => src_buf_V_0_1_reg_1120(1),
      I5 => src_buf_V_2_0_2_reg_1127(1),
      O => \sub_ln69_1_fu_848_p2__1_carry_i_27_n_5\
    );
\sub_ln69_1_fu_848_p2__1_carry_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => src_buf_V_2_0_0_reg_367(2),
      I1 => \sub_ln69_1_fu_848_p2__1_carry_i_25_n_5\,
      I2 => src_buf_V_0_0_0_reg_415(2),
      O => \sub_ln69_1_fu_848_p2__1_carry_i_28_n_5\
    );
\sub_ln69_1_fu_848_p2__1_carry_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => src_buf_V_1_0_0_reg_391(0),
      I1 => zext_ln215_fu_794_p1(1),
      O => \sub_ln69_1_fu_848_p2__1_carry_i_29_n_5\
    );
\sub_ln69_1_fu_848_p2__1_carry_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DD4D44D"
    )
        port map (
      I0 => \sub_ln69_1_fu_848_p2__1_carry_i_21_n_5\,
      I1 => \sub_ln69_1_fu_848_p2__1_carry_i_22_n_5\,
      I2 => src_buf_V_2_0_0_reg_367(4),
      I3 => \sub_ln69_1_fu_848_p2__1_carry_i_23_n_5\,
      I4 => src_buf_V_0_0_0_reg_415(4),
      O => \sub_ln69_1_fu_848_p2__1_carry_i_3_n_5\
    );
\sub_ln69_1_fu_848_p2__1_carry_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999966696666999"
    )
        port map (
      I0 => src_buf_V_2_0_2_reg_1127(1),
      I1 => src_buf_V_0_1_reg_1120(1),
      I2 => src_buf_V_2_0_2_reg_1127(0),
      I3 => src_buf_V_0_1_reg_1120(0),
      I4 => src_buf_V_0_0_0_reg_415(1),
      I5 => src_buf_V_2_0_0_reg_367(1),
      O => \sub_ln69_1_fu_848_p2__1_carry_i_30_n_5\
    );
\sub_ln69_1_fu_848_p2__1_carry_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => src_buf_V_0_0_0_reg_415(6),
      I1 => \sub_ln69_1_fu_848_p2__1_carry_i_15_n_5\,
      I2 => src_buf_V_2_0_0_reg_367(6),
      O => \sub_ln69_1_fu_848_p2__1_carry_i_31_n_5\
    );
\sub_ln69_1_fu_848_p2__1_carry_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69669969"
    )
        port map (
      I0 => zext_ln215_fu_794_p1(7),
      I1 => src_buf_V_1_0_0_reg_391(6),
      I2 => src_buf_V_1_0_0_reg_391(5),
      I3 => zext_ln215_fu_794_p1(6),
      I4 => \sub_ln69_1_fu_848_p2__1_carry_i_36_n_5\,
      O => \sub_ln69_1_fu_848_p2__1_carry_i_32_n_5\
    );
\sub_ln69_1_fu_848_p2__1_carry_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => src_buf_V_0_1_reg_1120(7),
      I1 => src_buf_V_2_0_2_reg_1127(7),
      I2 => \sub_ln69_1_fu_848_p2__1_carry__0_i_5_n_5\,
      O => \sub_ln69_1_fu_848_p2__1_carry_i_33_n_5\
    );
\sub_ln69_1_fu_848_p2__1_carry_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => src_buf_V_1_0_0_reg_391(0),
      I1 => zext_ln215_fu_794_p1(1),
      I2 => src_buf_V_1_0_0_reg_391(1),
      I3 => zext_ln215_fu_794_p1(2),
      O => \sub_ln69_1_fu_848_p2__1_carry_i_34_n_5\
    );
\sub_ln69_1_fu_848_p2__1_carry_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002B2BFF"
    )
        port map (
      I0 => \sub_ln69_1_fu_848_p2__1_carry_i_38_n_5\,
      I1 => src_buf_V_2_0_2_reg_1127(3),
      I2 => src_buf_V_0_1_reg_1120(3),
      I3 => src_buf_V_2_0_2_reg_1127(4),
      I4 => src_buf_V_0_1_reg_1120(4),
      O => \sub_ln69_1_fu_848_p2__1_carry_i_35_n_5\
    );
\sub_ln69_1_fu_848_p2__1_carry_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B2FF00B2"
    )
        port map (
      I0 => \sub_ln69_1_fu_848_p2__1_carry_i_37_n_5\,
      I1 => zext_ln215_fu_794_p1(4),
      I2 => src_buf_V_1_0_0_reg_391(3),
      I3 => zext_ln215_fu_794_p1(5),
      I4 => src_buf_V_1_0_0_reg_391(4),
      O => \sub_ln69_1_fu_848_p2__1_carry_i_36_n_5\
    );
\sub_ln69_1_fu_848_p2__1_carry_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D44FFFF00004D44"
    )
        port map (
      I0 => zext_ln215_fu_794_p1(2),
      I1 => src_buf_V_1_0_0_reg_391(1),
      I2 => zext_ln215_fu_794_p1(1),
      I3 => src_buf_V_1_0_0_reg_391(0),
      I4 => zext_ln215_fu_794_p1(3),
      I5 => src_buf_V_1_0_0_reg_391(2),
      O => \sub_ln69_1_fu_848_p2__1_carry_i_37_n_5\
    );
\sub_ln69_1_fu_848_p2__1_carry_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000017771777FFFF"
    )
        port map (
      I0 => src_buf_V_2_0_2_reg_1127(1),
      I1 => src_buf_V_0_1_reg_1120(1),
      I2 => src_buf_V_2_0_2_reg_1127(0),
      I3 => src_buf_V_0_1_reg_1120(0),
      I4 => src_buf_V_2_0_2_reg_1127(2),
      I5 => src_buf_V_0_1_reg_1120(2),
      O => \sub_ln69_1_fu_848_p2__1_carry_i_38_n_5\
    );
\sub_ln69_1_fu_848_p2__1_carry_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"577F0115"
    )
        port map (
      I0 => \sub_ln69_1_fu_848_p2__1_carry_i_24_n_5\,
      I1 => src_buf_V_2_0_0_reg_367(2),
      I2 => \sub_ln69_1_fu_848_p2__1_carry_i_25_n_5\,
      I3 => src_buf_V_0_0_0_reg_415(2),
      I4 => \sub_ln69_1_fu_848_p2__1_carry_i_26_n_5\,
      O => \sub_ln69_1_fu_848_p2__1_carry_i_4_n_5\
    );
\sub_ln69_1_fu_848_p2__1_carry_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"144114147DD77D7D"
    )
        port map (
      I0 => \sub_ln69_1_fu_848_p2__1_carry_i_27_n_5\,
      I1 => zext_ln215_fu_794_p1(2),
      I2 => src_buf_V_1_0_0_reg_391(1),
      I3 => zext_ln215_fu_794_p1(1),
      I4 => src_buf_V_1_0_0_reg_391(0),
      I5 => \sub_ln69_1_fu_848_p2__1_carry_i_28_n_5\,
      O => \sub_ln69_1_fu_848_p2__1_carry_i_5_n_5\
    );
\sub_ln69_1_fu_848_p2__1_carry_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000017711771FFFF"
    )
        port map (
      I0 => src_buf_V_0_0_0_reg_415(0),
      I1 => src_buf_V_2_0_0_reg_367(0),
      I2 => src_buf_V_2_0_2_reg_1127(0),
      I3 => src_buf_V_0_1_reg_1120(0),
      I4 => \sub_ln69_1_fu_848_p2__1_carry_i_29_n_5\,
      I5 => \sub_ln69_1_fu_848_p2__1_carry_i_30_n_5\,
      O => \sub_ln69_1_fu_848_p2__1_carry_i_6_n_5\
    );
\sub_ln69_1_fu_848_p2__1_carry_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \sub_ln69_1_fu_848_p2__1_carry_i_1_n_5\,
      I1 => \sub_ln69_1_fu_848_p2__1_carry_i_31_n_5\,
      I2 => \sub_ln69_1_fu_848_p2__1_carry_i_32_n_5\,
      I3 => src_buf_V_2_0_0_reg_367(7),
      I4 => \sub_ln69_1_fu_848_p2__1_carry_i_33_n_5\,
      I5 => src_buf_V_0_0_0_reg_415(7),
      O => \sub_ln69_1_fu_848_p2__1_carry_i_7_n_5\
    );
\sub_ln69_1_fu_848_p2__1_carry_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \sub_ln69_1_fu_848_p2__1_carry_i_2_n_5\,
      I1 => src_buf_V_2_0_0_reg_367(6),
      I2 => \sub_ln69_1_fu_848_p2__1_carry_i_15_n_5\,
      I3 => src_buf_V_0_0_0_reg_415(6),
      I4 => \sub_ln69_1_fu_848_p2__1_carry_i_16_n_5\,
      I5 => \sub_ln69_1_fu_848_p2__1_carry_i_17_n_5\,
      O => \sub_ln69_1_fu_848_p2__1_carry_i_8_n_5\
    );
\sub_ln69_1_fu_848_p2__1_carry_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \sub_ln69_1_fu_848_p2__1_carry_i_3_n_5\,
      I1 => \sub_ln69_1_fu_848_p2__1_carry_i_18_n_5\,
      I2 => \sub_ln69_1_fu_848_p2__1_carry_i_19_n_5\,
      I3 => src_buf_V_2_0_0_reg_367(5),
      I4 => \sub_ln69_1_fu_848_p2__1_carry_i_20_n_5\,
      I5 => src_buf_V_0_0_0_reg_415(5),
      O => \sub_ln69_1_fu_848_p2__1_carry_i_9_n_5\
    );
\sub_ln69_2_fu_903_p2__1_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \sub_ln69_2_fu_903_p2__1_carry_n_5\,
      CO(6) => \sub_ln69_2_fu_903_p2__1_carry_n_6\,
      CO(5) => \sub_ln69_2_fu_903_p2__1_carry_n_7\,
      CO(4) => \sub_ln69_2_fu_903_p2__1_carry_n_8\,
      CO(3) => \sub_ln69_2_fu_903_p2__1_carry_n_9\,
      CO(2) => \sub_ln69_2_fu_903_p2__1_carry_n_10\,
      CO(1) => \sub_ln69_2_fu_903_p2__1_carry_n_11\,
      CO(0) => \sub_ln69_2_fu_903_p2__1_carry_n_12\,
      DI(7) => \sub_ln69_2_fu_903_p2__1_carry_i_1_n_5\,
      DI(6) => \sub_ln69_2_fu_903_p2__1_carry_i_2_n_5\,
      DI(5) => \sub_ln69_2_fu_903_p2__1_carry_i_3_n_5\,
      DI(4) => \sub_ln69_2_fu_903_p2__1_carry_i_4_n_5\,
      DI(3) => \sub_ln69_2_fu_903_p2__1_carry_i_5_n_5\,
      DI(2) => \sub_ln69_2_fu_903_p2__1_carry_i_6_n_5\,
      DI(1) => \sub_ln69_2_fu_903_p2__1_carry_i_7_n_5\,
      DI(0) => src_buf_V_2_0_0_reg_367(0),
      O(7 downto 0) => sub_ln69_2_fu_903_p2(7 downto 0),
      S(7) => \sub_ln69_2_fu_903_p2__1_carry_i_8_n_5\,
      S(6) => \sub_ln69_2_fu_903_p2__1_carry_i_9_n_5\,
      S(5) => \sub_ln69_2_fu_903_p2__1_carry_i_10_n_5\,
      S(4) => \sub_ln69_2_fu_903_p2__1_carry_i_11_n_5\,
      S(3) => \sub_ln69_2_fu_903_p2__1_carry_i_12_n_5\,
      S(2) => \sub_ln69_2_fu_903_p2__1_carry_i_13_n_5\,
      S(1) => \sub_ln69_2_fu_903_p2__1_carry_i_14_n_5\,
      S(0) => \sub_ln69_2_fu_903_p2__1_carry_i_15_n_5\
    );
\sub_ln69_2_fu_903_p2__1_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \sub_ln69_2_fu_903_p2__1_carry_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_sub_ln69_2_fu_903_p2__1_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \sub_ln69_2_fu_903_p2__1_carry__0_n_11\,
      CO(0) => \NLW_sub_ln69_2_fu_903_p2__1_carry__0_CO_UNCONNECTED\(0),
      DI(7 downto 1) => B"0000000",
      DI(0) => \sub_ln69_2_fu_903_p2__1_carry__0_i_1_n_5\,
      O(7 downto 1) => \NLW_sub_ln69_2_fu_903_p2__1_carry__0_O_UNCONNECTED\(7 downto 1),
      O(0) => sub_ln69_2_fu_903_p2(8),
      S(7 downto 1) => B"0000001",
      S(0) => \sub_ln69_2_fu_903_p2__1_carry__0_i_2_n_5\
    );
\sub_ln69_2_fu_903_p2__1_carry__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8EEE888E"
    )
        port map (
      I0 => \sub_ln69_2_fu_903_p2__1_carry_i_20_n_5\,
      I1 => src_buf_V_2_0_0_reg_367(7),
      I2 => src_buf_V_0_1_reg_1120(6),
      I3 => src_buf_V_0_0_0_reg_415(6),
      I4 => src_buf_V_2_0_2_reg_1127(6),
      O => \sub_ln69_2_fu_903_p2__1_carry__0_i_1_n_5\
    );
\sub_ln69_2_fu_903_p2__1_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D4BDBD2B"
    )
        port map (
      I0 => \sub_ln69_2_fu_903_p2__1_carry__0_i_3_n_5\,
      I1 => src_buf_V_2_0_0_reg_367(7),
      I2 => src_buf_V_2_0_2_reg_1127(7),
      I3 => src_buf_V_0_0_0_reg_415(7),
      I4 => src_buf_V_0_1_reg_1120(7),
      O => \sub_ln69_2_fu_903_p2__1_carry__0_i_2_n_5\
    );
\sub_ln69_2_fu_903_p2__1_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => src_buf_V_0_1_reg_1120(6),
      I1 => src_buf_V_0_0_0_reg_415(6),
      I2 => src_buf_V_2_0_2_reg_1127(6),
      O => \sub_ln69_2_fu_903_p2__1_carry__0_i_3_n_5\
    );
\sub_ln69_2_fu_903_p2__1_carry_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8EEE888E"
    )
        port map (
      I0 => \sub_ln69_2_fu_903_p2__1_carry_i_16_n_5\,
      I1 => src_buf_V_2_0_0_reg_367(6),
      I2 => src_buf_V_0_1_reg_1120(5),
      I3 => src_buf_V_0_0_0_reg_415(5),
      I4 => src_buf_V_2_0_2_reg_1127(5),
      O => \sub_ln69_2_fu_903_p2__1_carry_i_1_n_5\
    );
\sub_ln69_2_fu_903_p2__1_carry_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \sub_ln69_2_fu_903_p2__1_carry_i_3_n_5\,
      I1 => \sub_ln69_2_fu_903_p2__1_carry_i_21_n_5\,
      I2 => src_buf_V_0_0_0_reg_415(5),
      I3 => src_buf_V_0_1_reg_1120(5),
      I4 => src_buf_V_2_0_2_reg_1127(5),
      I5 => src_buf_V_2_0_0_reg_367(5),
      O => \sub_ln69_2_fu_903_p2__1_carry_i_10_n_5\
    );
\sub_ln69_2_fu_903_p2__1_carry_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95A96A566A5695A9"
    )
        port map (
      I0 => \sub_ln69_2_fu_903_p2__1_carry_i_4_n_5\,
      I1 => src_buf_V_0_1_reg_1120(3),
      I2 => src_buf_V_0_0_0_reg_415(3),
      I3 => src_buf_V_2_0_2_reg_1127(3),
      I4 => src_buf_V_2_0_0_reg_367(4),
      I5 => \sub_ln69_2_fu_903_p2__1_carry_i_18_n_5\,
      O => \sub_ln69_2_fu_903_p2__1_carry_i_11_n_5\
    );
\sub_ln69_2_fu_903_p2__1_carry_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95A96A566A5695A9"
    )
        port map (
      I0 => \sub_ln69_2_fu_903_p2__1_carry_i_5_n_5\,
      I1 => src_buf_V_0_1_reg_1120(2),
      I2 => src_buf_V_0_0_0_reg_415(2),
      I3 => src_buf_V_2_0_2_reg_1127(2),
      I4 => src_buf_V_2_0_0_reg_367(3),
      I5 => \sub_ln69_2_fu_903_p2__1_carry_i_19_n_5\,
      O => \sub_ln69_2_fu_903_p2__1_carry_i_12_n_5\
    );
\sub_ln69_2_fu_903_p2__1_carry_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B44B2DD2D22DB44B"
    )
        port map (
      I0 => src_buf_V_0_0_0_reg_415(1),
      I1 => src_buf_V_2_0_0_reg_367(1),
      I2 => \sub_ln69_2_fu_903_p2__1_carry_i_22_n_5\,
      I3 => src_buf_V_2_0_0_reg_367(2),
      I4 => src_buf_V_0_1_reg_1120(1),
      I5 => src_buf_V_2_0_2_reg_1127(1),
      O => \sub_ln69_2_fu_903_p2__1_carry_i_13_n_5\
    );
\sub_ln69_2_fu_903_p2__1_carry_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696996966996"
    )
        port map (
      I0 => src_buf_V_2_0_0_reg_367(1),
      I1 => src_buf_V_0_0_0_reg_415(1),
      I2 => \sub_ln69_2_fu_903_p2__1_carry_i_23_n_5\,
      I3 => src_buf_V_0_0_0_reg_415(0),
      I4 => src_buf_V_2_0_2_reg_1127(0),
      I5 => src_buf_V_0_1_reg_1120(0),
      O => \sub_ln69_2_fu_903_p2__1_carry_i_14_n_5\
    );
\sub_ln69_2_fu_903_p2__1_carry_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => src_buf_V_2_0_2_reg_1127(0),
      I1 => src_buf_V_0_1_reg_1120(0),
      I2 => src_buf_V_0_0_0_reg_415(0),
      I3 => src_buf_V_2_0_0_reg_367(0),
      O => \sub_ln69_2_fu_903_p2__1_carry_i_15_n_5\
    );
\sub_ln69_2_fu_903_p2__1_carry_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => src_buf_V_0_0_0_reg_415(6),
      I1 => src_buf_V_0_1_reg_1120(6),
      I2 => src_buf_V_2_0_2_reg_1127(6),
      O => \sub_ln69_2_fu_903_p2__1_carry_i_16_n_5\
    );
\sub_ln69_2_fu_903_p2__1_carry_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => src_buf_V_0_0_0_reg_415(5),
      I1 => src_buf_V_0_1_reg_1120(5),
      I2 => src_buf_V_2_0_2_reg_1127(5),
      O => \sub_ln69_2_fu_903_p2__1_carry_i_17_n_5\
    );
\sub_ln69_2_fu_903_p2__1_carry_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => src_buf_V_0_0_0_reg_415(4),
      I1 => src_buf_V_0_1_reg_1120(4),
      I2 => src_buf_V_2_0_2_reg_1127(4),
      O => \sub_ln69_2_fu_903_p2__1_carry_i_18_n_5\
    );
\sub_ln69_2_fu_903_p2__1_carry_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => src_buf_V_0_0_0_reg_415(3),
      I1 => src_buf_V_0_1_reg_1120(3),
      I2 => src_buf_V_2_0_2_reg_1127(3),
      O => \sub_ln69_2_fu_903_p2__1_carry_i_19_n_5\
    );
\sub_ln69_2_fu_903_p2__1_carry_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF717100"
    )
        port map (
      I0 => src_buf_V_0_1_reg_1120(4),
      I1 => src_buf_V_0_0_0_reg_415(4),
      I2 => src_buf_V_2_0_2_reg_1127(4),
      I3 => src_buf_V_2_0_0_reg_367(5),
      I4 => \sub_ln69_2_fu_903_p2__1_carry_i_17_n_5\,
      O => \sub_ln69_2_fu_903_p2__1_carry_i_2_n_5\
    );
\sub_ln69_2_fu_903_p2__1_carry_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => src_buf_V_0_0_0_reg_415(7),
      I1 => src_buf_V_0_1_reg_1120(7),
      I2 => src_buf_V_2_0_2_reg_1127(7),
      O => \sub_ln69_2_fu_903_p2__1_carry_i_20_n_5\
    );
\sub_ln69_2_fu_903_p2__1_carry_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => src_buf_V_0_1_reg_1120(4),
      I1 => src_buf_V_0_0_0_reg_415(4),
      I2 => src_buf_V_2_0_2_reg_1127(4),
      O => \sub_ln69_2_fu_903_p2__1_carry_i_21_n_5\
    );
\sub_ln69_2_fu_903_p2__1_carry_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => src_buf_V_0_0_0_reg_415(2),
      I1 => src_buf_V_0_1_reg_1120(2),
      I2 => src_buf_V_2_0_2_reg_1127(2),
      O => \sub_ln69_2_fu_903_p2__1_carry_i_22_n_5\
    );
\sub_ln69_2_fu_903_p2__1_carry_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_buf_V_2_0_2_reg_1127(1),
      I1 => src_buf_V_0_1_reg_1120(1),
      O => \sub_ln69_2_fu_903_p2__1_carry_i_23_n_5\
    );
\sub_ln69_2_fu_903_p2__1_carry_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8EEE888E"
    )
        port map (
      I0 => \sub_ln69_2_fu_903_p2__1_carry_i_18_n_5\,
      I1 => src_buf_V_2_0_0_reg_367(4),
      I2 => src_buf_V_0_1_reg_1120(3),
      I3 => src_buf_V_0_0_0_reg_415(3),
      I4 => src_buf_V_2_0_2_reg_1127(3),
      O => \sub_ln69_2_fu_903_p2__1_carry_i_3_n_5\
    );
\sub_ln69_2_fu_903_p2__1_carry_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8EEE888E"
    )
        port map (
      I0 => \sub_ln69_2_fu_903_p2__1_carry_i_19_n_5\,
      I1 => src_buf_V_2_0_0_reg_367(3),
      I2 => src_buf_V_0_1_reg_1120(2),
      I3 => src_buf_V_0_0_0_reg_415(2),
      I4 => src_buf_V_2_0_2_reg_1127(2),
      O => \sub_ln69_2_fu_903_p2__1_carry_i_4_n_5\
    );
\sub_ln69_2_fu_903_p2__1_carry_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBBEEBBE8228EBBE"
    )
        port map (
      I0 => src_buf_V_2_0_0_reg_367(2),
      I1 => src_buf_V_2_0_2_reg_1127(2),
      I2 => src_buf_V_0_1_reg_1120(2),
      I3 => src_buf_V_0_0_0_reg_415(2),
      I4 => src_buf_V_0_1_reg_1120(1),
      I5 => src_buf_V_2_0_2_reg_1127(1),
      O => \sub_ln69_2_fu_903_p2__1_carry_i_5_n_5\
    );
\sub_ln69_2_fu_903_p2__1_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"60F6"
    )
        port map (
      I0 => src_buf_V_2_0_2_reg_1127(1),
      I1 => src_buf_V_0_1_reg_1120(1),
      I2 => src_buf_V_2_0_0_reg_367(1),
      I3 => src_buf_V_0_0_0_reg_415(1),
      O => \sub_ln69_2_fu_903_p2__1_carry_i_6_n_5\
    );
\sub_ln69_2_fu_903_p2__1_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => src_buf_V_0_1_reg_1120(1),
      I1 => src_buf_V_2_0_2_reg_1127(1),
      I2 => src_buf_V_0_0_0_reg_415(1),
      I3 => src_buf_V_2_0_0_reg_367(1),
      O => \sub_ln69_2_fu_903_p2__1_carry_i_7_n_5\
    );
\sub_ln69_2_fu_903_p2__1_carry_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95A96A566A5695A9"
    )
        port map (
      I0 => \sub_ln69_2_fu_903_p2__1_carry_i_1_n_5\,
      I1 => src_buf_V_0_1_reg_1120(6),
      I2 => src_buf_V_0_0_0_reg_415(6),
      I3 => src_buf_V_2_0_2_reg_1127(6),
      I4 => src_buf_V_2_0_0_reg_367(7),
      I5 => \sub_ln69_2_fu_903_p2__1_carry_i_20_n_5\,
      O => \sub_ln69_2_fu_903_p2__1_carry_i_8_n_5\
    );
\sub_ln69_2_fu_903_p2__1_carry_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95A96A566A5695A9"
    )
        port map (
      I0 => \sub_ln69_2_fu_903_p2__1_carry_i_2_n_5\,
      I1 => src_buf_V_0_1_reg_1120(5),
      I2 => src_buf_V_0_0_0_reg_415(5),
      I3 => src_buf_V_2_0_2_reg_1127(5),
      I4 => src_buf_V_2_0_0_reg_367(6),
      I5 => \sub_ln69_2_fu_903_p2__1_carry_i_16_n_5\,
      O => \sub_ln69_2_fu_903_p2__1_carry_i_9_n_5\
    );
\trunc_ln324_1_reg_998[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => icmp_ln882_2_fu_509_p2,
      O => \trunc_ln324_1_reg_998[1]_i_1_n_5\
    );
\trunc_ln324_1_reg_998_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln324_1_reg_998[1]_i_1_n_5\,
      D => trunc_ln324_1_fu_518_p1(0),
      Q => trunc_ln324_1_reg_998(0),
      R => '0'
    );
\trunc_ln324_1_reg_998_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln324_1_reg_998[1]_i_1_n_5\,
      D => trunc_ln324_1_fu_518_p1(1),
      Q => trunc_ln324_1_reg_998(1),
      R => '0'
    );
\trunc_ln324_2_reg_1061_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in5_in,
      D => \row_ind_V_2_reg_319_reg_n_5_[0]\,
      Q => trunc_ln324_2_reg_1061(0),
      R => '0'
    );
\trunc_ln324_2_reg_1061_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in5_in,
      D => \row_ind_V_2_reg_319_reg_n_5_[1]\,
      Q => trunc_ln324_2_reg_1061(1),
      R => '0'
    );
\trunc_ln324_3_reg_1066_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in5_in,
      D => \row_ind_V_0_reg_308_reg_n_5_[0]\,
      Q => trunc_ln324_3_reg_1066(0),
      R => '0'
    );
\trunc_ln324_3_reg_1066_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in5_in,
      D => \row_ind_V_0_reg_308_reg_n_5_[1]\,
      Q => trunc_ln324_3_reg_1066(1),
      R => '0'
    );
\trunc_ln324_reg_994[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => icmp_ln882_2_fu_509_p2,
      O => ap_enable_reg_pp1_iter00
    );
\trunc_ln324_reg_994_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => \init_buf_reg_265_reg_n_5_[0]\,
      Q => trunc_ln324_reg_994(0),
      R => '0'
    );
\trunc_ln324_reg_994_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => \init_buf_reg_265_reg_n_5_[1]\,
      Q => trunc_ln324_reg_994(1),
      R => '0'
    );
\wide_trip_count_reg_985_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => row_ind_V_2_0_load_reg_966_reg(0),
      Q => wide_trip_count_reg_985(0),
      R => '0'
    );
\wide_trip_count_reg_985_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => row_ind_V_2_0_load_reg_966_reg(1),
      Q => wide_trip_count_reg_985(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s is
  port (
    cmp_i_i161_i_i_reg_879 : out STD_LOGIC;
    start_once_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \empty_44_reg_351_reg[2]_0\ : out STD_LOGIC;
    internal_full_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC;
    start_once_reg_reg_0 : out STD_LOGIC;
    xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_phase_mat_49_read : out STD_LOGIC;
    \agg_tmp31_i_i_0_i_reg_411_reg[0]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ram_reg_bram_0 : in STD_LOGIC;
    magnitude_mat_data_empty_n : in STD_LOGIC;
    phase_mat_data_empty_n : in STD_LOGIC;
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_c1_empty_n : in STD_LOGIC;
    p_c_empty_n : in STD_LOGIC;
    nms_mat_data_full_n : in STD_LOGIC;
    ap_enable_reg_pp1_iter0_reg_0 : in STD_LOGIC;
    start_for_xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_full_n : in STD_LOGIC;
    xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_ap_start : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \high_threshold_read_reg_831_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s is
  signal I3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal I4 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \SRL_SIG[0][0]_i_2_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][0]_i_3_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][0]_i_4_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][0]_i_5_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][0]_i_6_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][0]_i_7_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][0]_i_8_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][1]_i_3_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][1]_i_4_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][1]_i_5_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][1]_i_6_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][1]_i_7_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][1]_i_8_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][1]_i_9_n_5\ : STD_LOGIC;
  signal add_ln695_1_fu_760_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal add_ln695_3_fu_772_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal add_ln695_4_fu_820_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln695_5_fu_676_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \add_ln695_5_reg_900[10]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln695_5_reg_900[10]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln695_5_reg_900[10]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln695_5_reg_900[2]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln695_5_reg_900[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln695_5_reg_900[3]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln695_5_reg_900[4]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln695_5_reg_900[4]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln695_5_reg_900[5]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln695_5_reg_900[5]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln695_5_reg_900[6]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln695_5_reg_900[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln695_5_reg_900[8]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln695_5_reg_900[8]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln695_5_reg_900[9]_i_2_n_5\ : STD_LOGIC;
  signal add_ln695_5_reg_900_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln695_fu_560_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal agg_tmp12_i_i_0_i_reg_4480 : STD_LOGIC;
  signal \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\ : STD_LOGIC;
  signal \agg_tmp12_i_i_0_i_reg_448[15]_i_3_n_5\ : STD_LOGIC;
  signal \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[0]\ : STD_LOGIC;
  signal \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[10]\ : STD_LOGIC;
  signal \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[11]\ : STD_LOGIC;
  signal \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[12]\ : STD_LOGIC;
  signal \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[13]\ : STD_LOGIC;
  signal \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[14]\ : STD_LOGIC;
  signal \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[15]\ : STD_LOGIC;
  signal \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[1]\ : STD_LOGIC;
  signal \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[2]\ : STD_LOGIC;
  signal \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[3]\ : STD_LOGIC;
  signal \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[4]\ : STD_LOGIC;
  signal \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[5]\ : STD_LOGIC;
  signal \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[6]\ : STD_LOGIC;
  signal \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[7]\ : STD_LOGIC;
  signal \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[8]\ : STD_LOGIC;
  signal \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[9]\ : STD_LOGIC;
  signal agg_tmp139_0_i_reg_485 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal agg_tmp20_i_i_0_i_reg_435 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal agg_tmp23_i_i_0_i_reg_423 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal agg_tmp2_i_i_0_i_reg_473 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal agg_tmp31_i_i_0_i_reg_411 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \agg_tmp31_i_i_0_i_reg_411[7]_i_1_n_5\ : STD_LOGIC;
  signal agg_tmp9_i_i_0_i_reg_460 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal angle_V_0_U_n_13 : STD_LOGIC;
  signal angle_V_0_ce1 : STD_LOGIC;
  signal angle_V_0_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal angle_V_1_U_n_10 : STD_LOGIC;
  signal angle_V_1_U_n_11 : STD_LOGIC;
  signal angle_V_1_U_n_12 : STD_LOGIC;
  signal angle_V_1_U_n_13 : STD_LOGIC;
  signal angle_V_1_U_n_14 : STD_LOGIC;
  signal angle_V_1_U_n_6 : STD_LOGIC;
  signal angle_V_1_U_n_7 : STD_LOGIC;
  signal angle_V_1_U_n_8 : STD_LOGIC;
  signal angle_V_1_U_n_9 : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_3__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_4_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_2__1_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_2__0_n_5\ : STD_LOGIC;
  signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[1]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ap_block_pp1_stage0_subdone : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__1_n_5\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__3_n_5\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_5 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp1_iter0_i_1__0_n_5\ : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0_i_2_n_5 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0_i_3_n_5 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0_i_4_n_5 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter2 : STD_LOGIC;
  signal \ap_enable_reg_pp1_iter3_i_1__0_n_5\ : STD_LOGIC;
  signal ap_enable_reg_pp1_iter3_reg_n_5 : STD_LOGIC;
  signal \ap_enable_reg_pp1_iter4_i_1__0_n_5\ : STD_LOGIC;
  signal ap_enable_reg_pp1_iter4_i_2_n_5 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter4_reg_n_5 : STD_LOGIC;
  signal ap_return : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal buf_V_0_U_n_21 : STD_LOGIC;
  signal buf_V_0_U_n_22 : STD_LOGIC;
  signal buf_V_0_U_n_23 : STD_LOGIC;
  signal buf_V_0_U_n_24 : STD_LOGIC;
  signal buf_V_0_ce1 : STD_LOGIC;
  signal buf_V_0_q1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal buf_V_1_q1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal buf_V_2_q1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal clear : STD_LOGIC;
  signal cmp_i_i161_i_i_fu_652_p2 : STD_LOGIC;
  signal \^cmp_i_i161_i_i_reg_879\ : STD_LOGIC;
  signal \cmp_i_i161_i_i_reg_879[0]_i_2_n_5\ : STD_LOGIC;
  signal dout_valid_i_3_n_5 : STD_LOGIC;
  signal \empty_41_fu_116_reg_n_5_[0]\ : STD_LOGIC;
  signal empty_42_fu_120 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \empty_42_fu_120[0]_i_1_n_5\ : STD_LOGIC;
  signal \empty_42_fu_120[1]_i_1_n_5\ : STD_LOGIC;
  signal \empty_42_fu_120[1]_i_2_n_5\ : STD_LOGIC;
  signal \empty_43_fu_124[0]_i_1_n_5\ : STD_LOGIC;
  signal \empty_43_fu_124[1]_i_1_n_5\ : STD_LOGIC;
  signal \empty_43_fu_124_reg_n_5_[0]\ : STD_LOGIC;
  signal \empty_43_fu_124_reg_n_5_[1]\ : STD_LOGIC;
  signal \empty_44_reg_351[10]_i_2_n_5\ : STD_LOGIC;
  signal empty_44_reg_351_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^empty_44_reg_351_reg[2]_0\ : STD_LOGIC;
  signal empty_45_reg_3630_in : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \empty_45_reg_363[10]_i_2_n_5\ : STD_LOGIC;
  signal \empty_45_reg_363[11]_i_2_n_5\ : STD_LOGIC;
  signal \empty_45_reg_363[12]_i_4_n_5\ : STD_LOGIC;
  signal \empty_45_reg_363[12]_i_5_n_5\ : STD_LOGIC;
  signal \empty_45_reg_363[12]_i_6_n_5\ : STD_LOGIC;
  signal \empty_45_reg_363[12]_i_7_n_5\ : STD_LOGIC;
  signal \empty_45_reg_363[1]_i_1_n_5\ : STD_LOGIC;
  signal \empty_45_reg_363[6]_i_2_n_5\ : STD_LOGIC;
  signal empty_46_reg_3990 : STD_LOGIC;
  signal \empty_46_reg_399[10]_i_1_n_5\ : STD_LOGIC;
  signal empty_46_reg_399_pp1_iter1_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal empty_46_reg_399_pp1_iter1_reg0 : STD_LOGIC;
  signal \empty_46_reg_399_reg_n_5_[0]\ : STD_LOGIC;
  signal \empty_46_reg_399_reg_n_5_[10]\ : STD_LOGIC;
  signal \empty_46_reg_399_reg_n_5_[1]\ : STD_LOGIC;
  signal \empty_46_reg_399_reg_n_5_[2]\ : STD_LOGIC;
  signal \empty_46_reg_399_reg_n_5_[3]\ : STD_LOGIC;
  signal \empty_46_reg_399_reg_n_5_[4]\ : STD_LOGIC;
  signal \empty_46_reg_399_reg_n_5_[5]\ : STD_LOGIC;
  signal \empty_46_reg_399_reg_n_5_[6]\ : STD_LOGIC;
  signal \empty_46_reg_399_reg_n_5_[7]\ : STD_LOGIC;
  signal \empty_46_reg_399_reg_n_5_[8]\ : STD_LOGIC;
  signal \empty_46_reg_399_reg_n_5_[9]\ : STD_LOGIC;
  signal \empty_reg_340[10]_i_4_n_5\ : STD_LOGIC;
  signal \empty_reg_340[10]_i_5_n_5\ : STD_LOGIC;
  signal \empty_reg_340[10]_i_6_n_5\ : STD_LOGIC;
  signal empty_reg_340_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_xFFindmax3x3_3_0_12_s_fu_498_n_14 : STD_LOGIC;
  signal high_threshold_read_reg_831 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal icmp_ln874_4_reg_9260 : STD_LOGIC;
  signal \icmp_ln874_4_reg_926[0]_i_1_n_5\ : STD_LOGIC;
  signal \icmp_ln874_4_reg_926[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln874_4_reg_926[0]_i_3_n_5\ : STD_LOGIC;
  signal icmp_ln874_4_reg_926_pp1_iter3_reg : STD_LOGIC;
  signal \icmp_ln874_4_reg_926_reg_n_5_[0]\ : STD_LOGIC;
  signal icmp_ln882_1_fu_670_p2 : STD_LOGIC;
  signal \icmp_ln882_1_reg_896[0]_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln882_1_reg_896[0]_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln882_1_reg_896[0]_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln882_1_reg_896[0]_i_6_n_5\ : STD_LOGIC;
  signal \icmp_ln882_1_reg_896[0]_i_7_n_5\ : STD_LOGIC;
  signal \icmp_ln882_1_reg_896[0]_i_8_n_5\ : STD_LOGIC;
  signal icmp_ln882_1_reg_896_pp1_iter1_reg : STD_LOGIC;
  signal icmp_ln882_1_reg_896_pp1_iter2_reg : STD_LOGIC;
  signal \icmp_ln882_1_reg_896_pp1_iter3_reg_reg_n_5_[0]\ : STD_LOGIC;
  signal \icmp_ln882_1_reg_896_reg_n_5_[0]\ : STD_LOGIC;
  signal \icmp_ln882_reg_836[0]_i_1_n_5\ : STD_LOGIC;
  signal \icmp_ln882_reg_836_reg_n_5_[0]\ : STD_LOGIC;
  signal icmp_ln886_1_fu_198_p2 : STD_LOGIC;
  signal icmp_ln886_1_fu_198_p2_carry_i_10_n_5 : STD_LOGIC;
  signal icmp_ln886_1_fu_198_p2_carry_i_11_n_5 : STD_LOGIC;
  signal icmp_ln886_1_fu_198_p2_carry_i_12_n_5 : STD_LOGIC;
  signal icmp_ln886_1_fu_198_p2_carry_i_13_n_5 : STD_LOGIC;
  signal icmp_ln886_1_fu_198_p2_carry_i_14_n_5 : STD_LOGIC;
  signal icmp_ln886_1_fu_198_p2_carry_i_15_n_5 : STD_LOGIC;
  signal icmp_ln886_1_fu_198_p2_carry_i_16_n_5 : STD_LOGIC;
  signal icmp_ln886_1_fu_198_p2_carry_i_1_n_5 : STD_LOGIC;
  signal icmp_ln886_1_fu_198_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln886_1_fu_198_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln886_1_fu_198_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln886_1_fu_198_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln886_1_fu_198_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln886_1_fu_198_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln886_1_fu_198_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln886_1_fu_198_p2_carry_i_9_n_5 : STD_LOGIC;
  signal icmp_ln886_fu_138_p2 : STD_LOGIC;
  signal icmp_ln886_fu_138_p2_carry_i_10_n_5 : STD_LOGIC;
  signal icmp_ln886_fu_138_p2_carry_i_11_n_5 : STD_LOGIC;
  signal icmp_ln886_fu_138_p2_carry_i_12_n_5 : STD_LOGIC;
  signal icmp_ln886_fu_138_p2_carry_i_13_n_5 : STD_LOGIC;
  signal icmp_ln886_fu_138_p2_carry_i_14_n_5 : STD_LOGIC;
  signal icmp_ln886_fu_138_p2_carry_i_15_n_5 : STD_LOGIC;
  signal icmp_ln886_fu_138_p2_carry_i_16_n_5 : STD_LOGIC;
  signal icmp_ln886_fu_138_p2_carry_i_1_n_5 : STD_LOGIC;
  signal icmp_ln886_fu_138_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln886_fu_138_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln886_fu_138_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln886_fu_138_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln886_fu_138_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln886_fu_138_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln886_fu_138_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln886_fu_138_p2_carry_i_9_n_5 : STD_LOGIC;
  signal icmp_ln890_1_fu_132_p2 : STD_LOGIC;
  signal icmp_ln890_1_fu_132_p2_carry_i_10_n_5 : STD_LOGIC;
  signal icmp_ln890_1_fu_132_p2_carry_i_11_n_5 : STD_LOGIC;
  signal icmp_ln890_1_fu_132_p2_carry_i_12_n_5 : STD_LOGIC;
  signal icmp_ln890_1_fu_132_p2_carry_i_13_n_5 : STD_LOGIC;
  signal icmp_ln890_1_fu_132_p2_carry_i_14_n_5 : STD_LOGIC;
  signal icmp_ln890_1_fu_132_p2_carry_i_15_n_5 : STD_LOGIC;
  signal icmp_ln890_1_fu_132_p2_carry_i_16_n_5 : STD_LOGIC;
  signal icmp_ln890_1_fu_132_p2_carry_i_1_n_5 : STD_LOGIC;
  signal icmp_ln890_1_fu_132_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln890_1_fu_132_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln890_1_fu_132_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln890_1_fu_132_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln890_1_fu_132_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln890_1_fu_132_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln890_1_fu_132_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln890_1_fu_132_p2_carry_i_9_n_5 : STD_LOGIC;
  signal icmp_ln890_2_fu_160_p2_carry_i_10_n_5 : STD_LOGIC;
  signal icmp_ln890_2_fu_160_p2_carry_i_11_n_5 : STD_LOGIC;
  signal icmp_ln890_2_fu_160_p2_carry_i_12_n_5 : STD_LOGIC;
  signal icmp_ln890_2_fu_160_p2_carry_i_13_n_5 : STD_LOGIC;
  signal icmp_ln890_2_fu_160_p2_carry_i_14_n_5 : STD_LOGIC;
  signal icmp_ln890_2_fu_160_p2_carry_i_15_n_5 : STD_LOGIC;
  signal icmp_ln890_2_fu_160_p2_carry_i_16_n_5 : STD_LOGIC;
  signal icmp_ln890_2_fu_160_p2_carry_i_1_n_5 : STD_LOGIC;
  signal icmp_ln890_2_fu_160_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln890_2_fu_160_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln890_2_fu_160_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln890_2_fu_160_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln890_2_fu_160_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln890_2_fu_160_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln890_2_fu_160_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln890_2_fu_160_p2_carry_i_9_n_5 : STD_LOGIC;
  signal icmp_ln890_3_fu_174_p2 : STD_LOGIC;
  signal icmp_ln890_3_fu_174_p2_carry_i_10_n_5 : STD_LOGIC;
  signal icmp_ln890_3_fu_174_p2_carry_i_11_n_5 : STD_LOGIC;
  signal icmp_ln890_3_fu_174_p2_carry_i_12_n_5 : STD_LOGIC;
  signal icmp_ln890_3_fu_174_p2_carry_i_13_n_5 : STD_LOGIC;
  signal icmp_ln890_3_fu_174_p2_carry_i_14_n_5 : STD_LOGIC;
  signal icmp_ln890_3_fu_174_p2_carry_i_15_n_5 : STD_LOGIC;
  signal icmp_ln890_3_fu_174_p2_carry_i_16_n_5 : STD_LOGIC;
  signal icmp_ln890_3_fu_174_p2_carry_i_1_n_5 : STD_LOGIC;
  signal icmp_ln890_3_fu_174_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln890_3_fu_174_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln890_3_fu_174_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln890_3_fu_174_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln890_3_fu_174_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln890_3_fu_174_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln890_3_fu_174_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln890_3_fu_174_p2_carry_i_9_n_5 : STD_LOGIC;
  signal icmp_ln890_4_fu_180_p2 : STD_LOGIC;
  signal icmp_ln890_4_fu_180_p2_carry_i_10_n_5 : STD_LOGIC;
  signal icmp_ln890_4_fu_180_p2_carry_i_11_n_5 : STD_LOGIC;
  signal icmp_ln890_4_fu_180_p2_carry_i_12_n_5 : STD_LOGIC;
  signal icmp_ln890_4_fu_180_p2_carry_i_13_n_5 : STD_LOGIC;
  signal icmp_ln890_4_fu_180_p2_carry_i_14_n_5 : STD_LOGIC;
  signal icmp_ln890_4_fu_180_p2_carry_i_15_n_5 : STD_LOGIC;
  signal icmp_ln890_4_fu_180_p2_carry_i_16_n_5 : STD_LOGIC;
  signal icmp_ln890_4_fu_180_p2_carry_i_1_n_5 : STD_LOGIC;
  signal icmp_ln890_4_fu_180_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln890_4_fu_180_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln890_4_fu_180_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln890_4_fu_180_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln890_4_fu_180_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln890_4_fu_180_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln890_4_fu_180_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln890_4_fu_180_p2_carry_i_9_n_5 : STD_LOGIC;
  signal icmp_ln890_5_fu_192_p2 : STD_LOGIC;
  signal icmp_ln890_5_fu_192_p2_carry_i_10_n_5 : STD_LOGIC;
  signal icmp_ln890_5_fu_192_p2_carry_i_11_n_5 : STD_LOGIC;
  signal icmp_ln890_5_fu_192_p2_carry_i_12_n_5 : STD_LOGIC;
  signal icmp_ln890_5_fu_192_p2_carry_i_13_n_5 : STD_LOGIC;
  signal icmp_ln890_5_fu_192_p2_carry_i_14_n_5 : STD_LOGIC;
  signal icmp_ln890_5_fu_192_p2_carry_i_15_n_5 : STD_LOGIC;
  signal icmp_ln890_5_fu_192_p2_carry_i_16_n_5 : STD_LOGIC;
  signal icmp_ln890_5_fu_192_p2_carry_i_1_n_5 : STD_LOGIC;
  signal icmp_ln890_5_fu_192_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln890_5_fu_192_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln890_5_fu_192_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln890_5_fu_192_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln890_5_fu_192_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln890_5_fu_192_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln890_5_fu_192_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln890_5_fu_192_p2_carry_i_9_n_5 : STD_LOGIC;
  signal icmp_ln890_6_fu_216_p2 : STD_LOGIC;
  signal icmp_ln890_6_fu_216_p2_carry_i_10_n_5 : STD_LOGIC;
  signal icmp_ln890_6_fu_216_p2_carry_i_11_n_5 : STD_LOGIC;
  signal icmp_ln890_6_fu_216_p2_carry_i_12_n_5 : STD_LOGIC;
  signal icmp_ln890_6_fu_216_p2_carry_i_13_n_5 : STD_LOGIC;
  signal icmp_ln890_6_fu_216_p2_carry_i_14_n_5 : STD_LOGIC;
  signal icmp_ln890_6_fu_216_p2_carry_i_15_n_5 : STD_LOGIC;
  signal icmp_ln890_6_fu_216_p2_carry_i_16_n_5 : STD_LOGIC;
  signal icmp_ln890_6_fu_216_p2_carry_i_1_n_5 : STD_LOGIC;
  signal icmp_ln890_6_fu_216_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln890_6_fu_216_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln890_6_fu_216_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln890_6_fu_216_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln890_6_fu_216_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln890_6_fu_216_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln890_6_fu_216_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln890_6_fu_216_p2_carry_i_9_n_5 : STD_LOGIC;
  signal icmp_ln890_7_fu_222_p2 : STD_LOGIC;
  signal icmp_ln890_7_fu_222_p2_carry_i_10_n_5 : STD_LOGIC;
  signal icmp_ln890_7_fu_222_p2_carry_i_11_n_5 : STD_LOGIC;
  signal icmp_ln890_7_fu_222_p2_carry_i_12_n_5 : STD_LOGIC;
  signal icmp_ln890_7_fu_222_p2_carry_i_13_n_5 : STD_LOGIC;
  signal icmp_ln890_7_fu_222_p2_carry_i_14_n_5 : STD_LOGIC;
  signal icmp_ln890_7_fu_222_p2_carry_i_15_n_5 : STD_LOGIC;
  signal icmp_ln890_7_fu_222_p2_carry_i_16_n_5 : STD_LOGIC;
  signal icmp_ln890_7_fu_222_p2_carry_i_1_n_5 : STD_LOGIC;
  signal icmp_ln890_7_fu_222_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln890_7_fu_222_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln890_7_fu_222_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln890_7_fu_222_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln890_7_fu_222_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln890_7_fu_222_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln890_7_fu_222_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln890_7_fu_222_p2_carry_i_9_n_5 : STD_LOGIC;
  signal icmp_ln890_fu_120_p2_carry_i_10_n_5 : STD_LOGIC;
  signal icmp_ln890_fu_120_p2_carry_i_11_n_5 : STD_LOGIC;
  signal icmp_ln890_fu_120_p2_carry_i_12_n_5 : STD_LOGIC;
  signal icmp_ln890_fu_120_p2_carry_i_13_n_5 : STD_LOGIC;
  signal icmp_ln890_fu_120_p2_carry_i_14_n_5 : STD_LOGIC;
  signal icmp_ln890_fu_120_p2_carry_i_15_n_5 : STD_LOGIC;
  signal icmp_ln890_fu_120_p2_carry_i_16_n_5 : STD_LOGIC;
  signal icmp_ln890_fu_120_p2_carry_i_1_n_5 : STD_LOGIC;
  signal icmp_ln890_fu_120_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln890_fu_120_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln890_fu_120_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln890_fu_120_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln890_fu_120_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln890_fu_120_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln890_fu_120_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln890_fu_120_p2_carry_i_9_n_5 : STD_LOGIC;
  signal l00_buf_V_2_reg_930 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal l00_buf_V_2_reg_9300 : STD_LOGIC;
  signal l10_buf_V_2_reg_936 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal l20_buf_V_2_reg_942 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal low_threshold_read_reg_826 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in0 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in6_in : STD_LOGIC;
  signal p_5_in6_in : STD_LOGIC;
  signal \read_ind635_load_0372530_i_reg_375[0]_i_1_n_5\ : STD_LOGIC;
  signal \read_ind635_load_0372530_i_reg_375_reg_n_5_[0]\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 13 to 13 );
  signal \sel0__0\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^start_once_reg\ : STD_LOGIC;
  signal \start_once_reg_i_1__1_n_5\ : STD_LOGIC;
  signal \^start_once_reg_reg_0\ : STD_LOGIC;
  signal trunc_ln213_reg_883 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \trunc_ln214_reg_887_reg_n_5_[0]\ : STD_LOGIC;
  signal trunc_ln230_reg_891 : STD_LOGIC;
  signal \trunc_ln230_reg_891[0]_i_2_n_5\ : STD_LOGIC;
  signal \write_ind628_load_0374529_i_reg_387[10]_i_2_n_5\ : STD_LOGIC;
  signal \write_ind628_load_0374529_i_reg_387[12]_i_1_n_5\ : STD_LOGIC;
  signal \write_ind628_load_0374529_i_reg_387[12]_i_3_n_5\ : STD_LOGIC;
  signal \write_ind628_load_0374529_i_reg_387[12]_i_4_n_5\ : STD_LOGIC;
  signal \write_ind628_load_0374529_i_reg_387[12]_i_5_n_5\ : STD_LOGIC;
  signal write_ind628_load_0374529_i_reg_387_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \write_ind628_load_0374529_i_reg_387_reg__0\ : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_high_threshold_read : STD_LOGIC;
  signal \zext_ln324_reg_905_reg_n_5_[0]\ : STD_LOGIC;
  signal \zext_ln324_reg_905_reg_n_5_[10]\ : STD_LOGIC;
  signal \zext_ln324_reg_905_reg_n_5_[1]\ : STD_LOGIC;
  signal \zext_ln324_reg_905_reg_n_5_[2]\ : STD_LOGIC;
  signal \zext_ln324_reg_905_reg_n_5_[3]\ : STD_LOGIC;
  signal \zext_ln324_reg_905_reg_n_5_[4]\ : STD_LOGIC;
  signal \zext_ln324_reg_905_reg_n_5_[5]\ : STD_LOGIC;
  signal \zext_ln324_reg_905_reg_n_5_[6]\ : STD_LOGIC;
  signal \zext_ln324_reg_905_reg_n_5_[7]\ : STD_LOGIC;
  signal \zext_ln324_reg_905_reg_n_5_[8]\ : STD_LOGIC;
  signal \zext_ln324_reg_905_reg_n_5_[9]\ : STD_LOGIC;
  signal zext_ln538_reg_845_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal zext_ln538_reg_845_reg0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_3\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_6\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_7\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_8\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_1__2\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_4\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_9\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \add_ln695_5_reg_900[10]_i_3\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \add_ln695_5_reg_900[10]_i_4\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \add_ln695_5_reg_900[1]_i_1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \add_ln695_5_reg_900[2]_i_2\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \add_ln695_5_reg_900[4]_i_2\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \add_ln695_5_reg_900[4]_i_3\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \add_ln695_5_reg_900[5]_i_2\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \add_ln695_5_reg_900[5]_i_3\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \add_ln695_5_reg_900[6]_i_1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \add_ln695_5_reg_900[8]_i_2\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \add_ln695_5_reg_900[8]_i_3\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \add_ln695_5_reg_900[9]_i_2\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \agg_tmp12_i_i_0_i_reg_448[15]_i_3\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_3__0\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_4\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_3__0\ : label is "soft_lutpair384";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_2__0\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of ap_enable_reg_pp1_iter0_i_2 : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of ap_enable_reg_pp1_iter0_i_3 : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \cmp_i_i161_i_i_reg_879[0]_i_2\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of dout_valid_i_3 : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \empty_42_fu_120[0]_i_1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \empty_42_fu_120[1]_i_2\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \empty_43_fu_124[0]_i_1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \empty_44_reg_351[1]_i_1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \empty_44_reg_351[3]_i_1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \empty_44_reg_351[4]_i_1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \empty_44_reg_351[7]_i_1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \empty_44_reg_351[8]_i_1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \empty_44_reg_351[9]_i_1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \empty_45_reg_363[0]_i_1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \empty_45_reg_363[2]_i_1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \empty_45_reg_363[3]_i_1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \empty_45_reg_363[4]_i_1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \empty_45_reg_363[6]_i_2\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \empty_45_reg_363[8]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \empty_45_reg_363[9]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \empty_reg_340[10]_i_6\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \empty_reg_340[1]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \empty_reg_340[2]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \empty_reg_340[3]_i_1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \empty_reg_340[4]_i_1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \empty_reg_340[6]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \empty_reg_340[7]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \empty_reg_340[8]_i_1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \empty_reg_340[9]_i_1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \icmp_ln882_1_reg_896[0]_i_2\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \icmp_ln882_1_reg_896[0]_i_7\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \icmp_ln882_1_reg_896[0]_i_8\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_3__7\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \start_once_reg_i_1__1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \write_ind628_load_0374529_i_reg_387[11]_i_1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \write_ind628_load_0374529_i_reg_387[12]_i_2\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \write_ind628_load_0374529_i_reg_387[1]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \write_ind628_load_0374529_i_reg_387[2]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \write_ind628_load_0374529_i_reg_387[3]_i_1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \write_ind628_load_0374529_i_reg_387[4]_i_1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \write_ind628_load_0374529_i_reg_387[6]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \write_ind628_load_0374529_i_reg_387[7]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \write_ind628_load_0374529_i_reg_387[8]_i_1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \write_ind628_load_0374529_i_reg_387[9]_i_1\ : label is "soft_lutpair391";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  cmp_i_i161_i_i_reg_879 <= \^cmp_i_i161_i_i_reg_879\;
  \empty_44_reg_351_reg[2]_0\ <= \^empty_44_reg_351_reg[2]_0\;
  start_once_reg <= \^start_once_reg\;
  start_once_reg_reg_0 <= \^start_once_reg_reg_0\;
\SRL_SIG[0][0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF80"
    )
        port map (
      I0 => \SRL_SIG[0][0]_i_2_n_5\,
      I1 => \SRL_SIG[0][0]_i_3_n_5\,
      I2 => \SRL_SIG[0][0]_i_4_n_5\,
      I3 => \SRL_SIG[0][0]_i_5_n_5\,
      I4 => \SRL_SIG[0][1]_i_7_n_5\,
      I5 => \SRL_SIG[0][0]_i_6_n_5\,
      O => \agg_tmp31_i_i_0_i_reg_411_reg[0]_0\(0)
    );
\SRL_SIG[0][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => icmp_ln890_3_fu_174_p2,
      I1 => p_5_in6_in,
      I2 => \SRL_SIG[0][0]_i_7_n_5\,
      I3 => agg_tmp31_i_i_0_i_reg_411(3),
      I4 => agg_tmp31_i_i_0_i_reg_411(5),
      I5 => icmp_ln890_4_fu_180_p2,
      O => \SRL_SIG[0][0]_i_2_n_5\
    );
\SRL_SIG[0][0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => agg_tmp31_i_i_0_i_reg_411(1),
      I1 => agg_tmp31_i_i_0_i_reg_411(7),
      O => \SRL_SIG[0][0]_i_3_n_5\
    );
\SRL_SIG[0][0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => agg_tmp31_i_i_0_i_reg_411(0),
      I1 => agg_tmp31_i_i_0_i_reg_411(2),
      O => \SRL_SIG[0][0]_i_4_n_5\
    );
\SRL_SIG[0][0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \SRL_SIG[0][0]_i_8_n_5\,
      I1 => icmp_ln886_fu_138_p2,
      I2 => icmp_ln890_1_fu_132_p2,
      I3 => agg_tmp31_i_i_0_i_reg_411(7),
      I4 => agg_tmp31_i_i_0_i_reg_411(1),
      I5 => \SRL_SIG[0][1]_i_4_n_5\,
      O => \SRL_SIG[0][0]_i_5_n_5\
    );
\SRL_SIG[0][0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => agg_tmp31_i_i_0_i_reg_411(0),
      I1 => agg_tmp31_i_i_0_i_reg_411(2),
      I2 => agg_tmp31_i_i_0_i_reg_411(1),
      I3 => agg_tmp31_i_i_0_i_reg_411(3),
      I4 => \SRL_SIG[0][1]_i_8_n_5\,
      O => \SRL_SIG[0][0]_i_6_n_5\
    );
\SRL_SIG[0][0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => agg_tmp31_i_i_0_i_reg_411(4),
      I1 => agg_tmp31_i_i_0_i_reg_411(6),
      O => \SRL_SIG[0][0]_i_7_n_5\
    );
\SRL_SIG[0][0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => agg_tmp31_i_i_0_i_reg_411(0),
      I1 => agg_tmp31_i_i_0_i_reg_411(2),
      O => \SRL_SIG[0][0]_i_8_n_5\
    );
\SRL_SIG[0][1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0800"
    )
        port map (
      I0 => nms_mat_data_full_n,
      I1 => angle_V_1_U_n_14,
      I2 => icmp_ln874_4_reg_926_pp1_iter3_reg,
      I3 => ap_enable_reg_pp1_iter4_reg_n_5,
      I4 => \^q\(1),
      O => internal_full_n_reg(0)
    );
\SRL_SIG[0][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF8FFF8FFF8"
    )
        port map (
      I0 => \SRL_SIG[0][1]_i_3_n_5\,
      I1 => \SRL_SIG[0][1]_i_4_n_5\,
      I2 => \SRL_SIG[0][1]_i_5_n_5\,
      I3 => \SRL_SIG[0][1]_i_6_n_5\,
      I4 => \SRL_SIG[0][1]_i_7_n_5\,
      I5 => grp_xFFindmax3x3_3_0_12_s_fu_498_n_14,
      O => \agg_tmp31_i_i_0_i_reg_411_reg[0]_0\(1)
    );
\SRL_SIG[0][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \SRL_SIG[0][0]_i_3_n_5\,
      I1 => agg_tmp31_i_i_0_i_reg_411(0),
      I2 => agg_tmp31_i_i_0_i_reg_411(2),
      I3 => grp_xFFindmax3x3_3_0_12_s_fu_498_n_14,
      I4 => icmp_ln890_1_fu_132_p2,
      I5 => icmp_ln886_fu_138_p2,
      O => \SRL_SIG[0][1]_i_3_n_5\
    );
\SRL_SIG[0][1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => agg_tmp31_i_i_0_i_reg_411(4),
      I1 => agg_tmp31_i_i_0_i_reg_411(6),
      I2 => p_5_in6_in,
      I3 => agg_tmp31_i_i_0_i_reg_411(5),
      I4 => agg_tmp31_i_i_0_i_reg_411(3),
      O => \SRL_SIG[0][1]_i_4_n_5\
    );
\SRL_SIG[0][1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => agg_tmp31_i_i_0_i_reg_411(1),
      I1 => agg_tmp31_i_i_0_i_reg_411(7),
      I2 => agg_tmp31_i_i_0_i_reg_411(2),
      I3 => agg_tmp31_i_i_0_i_reg_411(0),
      I4 => grp_xFFindmax3x3_3_0_12_s_fu_498_n_14,
      I5 => \SRL_SIG[0][0]_i_2_n_5\,
      O => \SRL_SIG[0][1]_i_5_n_5\
    );
\SRL_SIG[0][1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => agg_tmp31_i_i_0_i_reg_411(0),
      I1 => agg_tmp31_i_i_0_i_reg_411(2),
      I2 => agg_tmp31_i_i_0_i_reg_411(3),
      I3 => agg_tmp31_i_i_0_i_reg_411(1),
      I4 => grp_xFFindmax3x3_3_0_12_s_fu_498_n_14,
      I5 => \SRL_SIG[0][1]_i_8_n_5\,
      O => \SRL_SIG[0][1]_i_6_n_5\
    );
\SRL_SIG[0][1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \SRL_SIG[0][0]_i_4_n_5\,
      I1 => icmp_ln890_7_fu_222_p2,
      I2 => icmp_ln890_6_fu_216_p2,
      I3 => agg_tmp31_i_i_0_i_reg_411(7),
      I4 => agg_tmp31_i_i_0_i_reg_411(1),
      I5 => \SRL_SIG[0][1]_i_4_n_5\,
      O => \SRL_SIG[0][1]_i_7_n_5\
    );
\SRL_SIG[0][1]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => icmp_ln890_5_fu_192_p2,
      I1 => icmp_ln886_1_fu_198_p2,
      I2 => p_5_in6_in,
      I3 => agg_tmp31_i_i_0_i_reg_411(5),
      I4 => \SRL_SIG[0][1]_i_9_n_5\,
      O => \SRL_SIG[0][1]_i_8_n_5\
    );
\SRL_SIG[0][1]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => agg_tmp31_i_i_0_i_reg_411(7),
      I1 => agg_tmp31_i_i_0_i_reg_411(6),
      I2 => agg_tmp31_i_i_0_i_reg_411(4),
      O => \SRL_SIG[0][1]_i_9_n_5\
    );
\add_ln695_5_reg_900[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"515D"
    )
        port map (
      I0 => \empty_46_reg_399_reg_n_5_[0]\,
      I1 => ap_enable_reg_pp1_iter1,
      I2 => \icmp_ln882_1_reg_896_reg_n_5_[0]\,
      I3 => add_ln695_5_reg_900_reg(0),
      O => add_ln695_5_fu_676_p2(0)
    );
\add_ln695_5_reg_900[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080800080808080"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => angle_V_1_U_n_14,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => nms_mat_data_full_n,
      I4 => icmp_ln874_4_reg_926_pp1_iter3_reg,
      I5 => ap_enable_reg_pp1_iter4_reg_n_5,
      O => \add_ln695_5_reg_900[10]_i_1_n_5\
    );
\add_ln695_5_reg_900[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00A6A600FFA6A6"
    )
        port map (
      I0 => add_ln695_5_reg_900_reg(10),
      I1 => add_ln695_5_reg_900_reg(9),
      I2 => \add_ln695_5_reg_900[10]_i_3_n_5\,
      I3 => \empty_46_reg_399_reg_n_5_[10]\,
      I4 => buf_V_0_U_n_24,
      I5 => \add_ln695_5_reg_900[10]_i_4_n_5\,
      O => add_ln695_5_fu_676_p2(10)
    );
\add_ln695_5_reg_900[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => add_ln695_5_reg_900_reg(8),
      I1 => add_ln695_5_reg_900_reg(7),
      I2 => add_ln695_5_reg_900_reg(6),
      I3 => \add_ln695_5_reg_900[6]_i_2_n_5\,
      O => \add_ln695_5_reg_900[10]_i_3_n_5\
    );
\add_ln695_5_reg_900[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => \add_ln695_5_reg_900[7]_i_2_n_5\,
      I1 => \empty_46_reg_399_reg_n_5_[6]\,
      I2 => \empty_46_reg_399_reg_n_5_[7]\,
      I3 => \empty_46_reg_399_reg_n_5_[8]\,
      I4 => \empty_46_reg_399_reg_n_5_[9]\,
      O => \add_ln695_5_reg_900[10]_i_4_n_5\
    );
\add_ln695_5_reg_900[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF06666"
    )
        port map (
      I0 => add_ln695_5_reg_900_reg(1),
      I1 => add_ln695_5_reg_900_reg(0),
      I2 => \empty_46_reg_399_reg_n_5_[1]\,
      I3 => \empty_46_reg_399_reg_n_5_[0]\,
      I4 => buf_V_0_U_n_24,
      O => add_ln695_5_fu_676_p2(1)
    );
\add_ln695_5_reg_900[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0000FF6A6A6A6A"
    )
        port map (
      I0 => add_ln695_5_reg_900_reg(2),
      I1 => add_ln695_5_reg_900_reg(0),
      I2 => add_ln695_5_reg_900_reg(1),
      I3 => \empty_46_reg_399_reg_n_5_[2]\,
      I4 => \add_ln695_5_reg_900[2]_i_2_n_5\,
      I5 => buf_V_0_U_n_24,
      O => add_ln695_5_fu_676_p2(2)
    );
\add_ln695_5_reg_900[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \empty_46_reg_399_reg_n_5_[0]\,
      I1 => \empty_46_reg_399_reg_n_5_[1]\,
      O => \add_ln695_5_reg_900[2]_i_2_n_5\
    );
\add_ln695_5_reg_900[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00F9999"
    )
        port map (
      I0 => add_ln695_5_reg_900_reg(3),
      I1 => \add_ln695_5_reg_900[3]_i_2_n_5\,
      I2 => \empty_46_reg_399_reg_n_5_[3]\,
      I3 => \add_ln695_5_reg_900[3]_i_3_n_5\,
      I4 => buf_V_0_U_n_24,
      O => add_ln695_5_fu_676_p2(3)
    );
\add_ln695_5_reg_900[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => add_ln695_5_reg_900_reg(1),
      I1 => add_ln695_5_reg_900_reg(0),
      I2 => add_ln695_5_reg_900_reg(2),
      O => \add_ln695_5_reg_900[3]_i_2_n_5\
    );
\add_ln695_5_reg_900[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \empty_46_reg_399_reg_n_5_[1]\,
      I1 => \empty_46_reg_399_reg_n_5_[0]\,
      I2 => \empty_46_reg_399_reg_n_5_[2]\,
      O => \add_ln695_5_reg_900[3]_i_3_n_5\
    );
\add_ln695_5_reg_900[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0990F99"
    )
        port map (
      I0 => add_ln695_5_reg_900_reg(4),
      I1 => \add_ln695_5_reg_900[4]_i_2_n_5\,
      I2 => \empty_46_reg_399_reg_n_5_[4]\,
      I3 => buf_V_0_U_n_24,
      I4 => \add_ln695_5_reg_900[4]_i_3_n_5\,
      O => add_ln695_5_fu_676_p2(4)
    );
\add_ln695_5_reg_900[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => add_ln695_5_reg_900_reg(2),
      I1 => add_ln695_5_reg_900_reg(0),
      I2 => add_ln695_5_reg_900_reg(1),
      I3 => add_ln695_5_reg_900_reg(3),
      O => \add_ln695_5_reg_900[4]_i_2_n_5\
    );
\add_ln695_5_reg_900[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \empty_46_reg_399_reg_n_5_[2]\,
      I1 => \empty_46_reg_399_reg_n_5_[0]\,
      I2 => \empty_46_reg_399_reg_n_5_[1]\,
      I3 => \empty_46_reg_399_reg_n_5_[3]\,
      O => \add_ln695_5_reg_900[4]_i_3_n_5\
    );
\add_ln695_5_reg_900[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0990F99"
    )
        port map (
      I0 => add_ln695_5_reg_900_reg(5),
      I1 => \add_ln695_5_reg_900[5]_i_2_n_5\,
      I2 => \empty_46_reg_399_reg_n_5_[5]\,
      I3 => buf_V_0_U_n_24,
      I4 => \add_ln695_5_reg_900[5]_i_3_n_5\,
      O => add_ln695_5_fu_676_p2(5)
    );
\add_ln695_5_reg_900[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => add_ln695_5_reg_900_reg(3),
      I1 => add_ln695_5_reg_900_reg(1),
      I2 => add_ln695_5_reg_900_reg(0),
      I3 => add_ln695_5_reg_900_reg(2),
      I4 => add_ln695_5_reg_900_reg(4),
      O => \add_ln695_5_reg_900[5]_i_2_n_5\
    );
\add_ln695_5_reg_900[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \empty_46_reg_399_reg_n_5_[3]\,
      I1 => \empty_46_reg_399_reg_n_5_[1]\,
      I2 => \empty_46_reg_399_reg_n_5_[0]\,
      I3 => \empty_46_reg_399_reg_n_5_[2]\,
      I4 => \empty_46_reg_399_reg_n_5_[4]\,
      O => \add_ln695_5_reg_900[5]_i_3_n_5\
    );
\add_ln695_5_reg_900[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0990F99"
    )
        port map (
      I0 => add_ln695_5_reg_900_reg(6),
      I1 => \add_ln695_5_reg_900[6]_i_2_n_5\,
      I2 => \empty_46_reg_399_reg_n_5_[6]\,
      I3 => buf_V_0_U_n_24,
      I4 => \add_ln695_5_reg_900[7]_i_2_n_5\,
      O => add_ln695_5_fu_676_p2(6)
    );
\add_ln695_5_reg_900[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => add_ln695_5_reg_900_reg(4),
      I1 => add_ln695_5_reg_900_reg(2),
      I2 => add_ln695_5_reg_900_reg(0),
      I3 => add_ln695_5_reg_900_reg(1),
      I4 => add_ln695_5_reg_900_reg(3),
      I5 => add_ln695_5_reg_900_reg(5),
      O => \add_ln695_5_reg_900[6]_i_2_n_5\
    );
\add_ln695_5_reg_900[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB4444F00FF00F"
    )
        port map (
      I0 => \add_ln695_5_reg_900[7]_i_2_n_5\,
      I1 => \empty_46_reg_399_reg_n_5_[6]\,
      I2 => add_ln695_5_reg_900_reg(7),
      I3 => \add_ln695_5_reg_900[8]_i_2_n_5\,
      I4 => \empty_46_reg_399_reg_n_5_[7]\,
      I5 => buf_V_0_U_n_24,
      O => add_ln695_5_fu_676_p2(7)
    );
\add_ln695_5_reg_900[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \empty_46_reg_399_reg_n_5_[4]\,
      I1 => \empty_46_reg_399_reg_n_5_[2]\,
      I2 => \empty_46_reg_399_reg_n_5_[0]\,
      I3 => \empty_46_reg_399_reg_n_5_[1]\,
      I4 => \empty_46_reg_399_reg_n_5_[3]\,
      I5 => \empty_46_reg_399_reg_n_5_[5]\,
      O => \add_ln695_5_reg_900[7]_i_2_n_5\
    );
\add_ln695_5_reg_900[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00A6A600FFA6A6"
    )
        port map (
      I0 => add_ln695_5_reg_900_reg(8),
      I1 => add_ln695_5_reg_900_reg(7),
      I2 => \add_ln695_5_reg_900[8]_i_2_n_5\,
      I3 => \empty_46_reg_399_reg_n_5_[8]\,
      I4 => buf_V_0_U_n_24,
      I5 => \add_ln695_5_reg_900[8]_i_3_n_5\,
      O => add_ln695_5_fu_676_p2(8)
    );
\add_ln695_5_reg_900[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \add_ln695_5_reg_900[6]_i_2_n_5\,
      I1 => add_ln695_5_reg_900_reg(6),
      O => \add_ln695_5_reg_900[8]_i_2_n_5\
    );
\add_ln695_5_reg_900[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \empty_46_reg_399_reg_n_5_[6]\,
      I1 => \add_ln695_5_reg_900[7]_i_2_n_5\,
      I2 => \empty_46_reg_399_reg_n_5_[7]\,
      O => \add_ln695_5_reg_900[8]_i_3_n_5\
    );
\add_ln695_5_reg_900[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0990F99"
    )
        port map (
      I0 => add_ln695_5_reg_900_reg(9),
      I1 => \add_ln695_5_reg_900[10]_i_3_n_5\,
      I2 => \empty_46_reg_399_reg_n_5_[9]\,
      I3 => buf_V_0_U_n_24,
      I4 => \add_ln695_5_reg_900[9]_i_2_n_5\,
      O => add_ln695_5_fu_676_p2(9)
    );
\add_ln695_5_reg_900[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \empty_46_reg_399_reg_n_5_[8]\,
      I1 => \empty_46_reg_399_reg_n_5_[7]\,
      I2 => \empty_46_reg_399_reg_n_5_[6]\,
      I3 => \add_ln695_5_reg_900[7]_i_2_n_5\,
      O => \add_ln695_5_reg_900[9]_i_2_n_5\
    );
\add_ln695_5_reg_900_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln695_5_reg_900[10]_i_1_n_5\,
      D => add_ln695_5_fu_676_p2(0),
      Q => add_ln695_5_reg_900_reg(0),
      R => '0'
    );
\add_ln695_5_reg_900_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln695_5_reg_900[10]_i_1_n_5\,
      D => add_ln695_5_fu_676_p2(10),
      Q => add_ln695_5_reg_900_reg(10),
      R => '0'
    );
\add_ln695_5_reg_900_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln695_5_reg_900[10]_i_1_n_5\,
      D => add_ln695_5_fu_676_p2(1),
      Q => add_ln695_5_reg_900_reg(1),
      R => '0'
    );
\add_ln695_5_reg_900_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln695_5_reg_900[10]_i_1_n_5\,
      D => add_ln695_5_fu_676_p2(2),
      Q => add_ln695_5_reg_900_reg(2),
      R => '0'
    );
\add_ln695_5_reg_900_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln695_5_reg_900[10]_i_1_n_5\,
      D => add_ln695_5_fu_676_p2(3),
      Q => add_ln695_5_reg_900_reg(3),
      R => '0'
    );
\add_ln695_5_reg_900_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln695_5_reg_900[10]_i_1_n_5\,
      D => add_ln695_5_fu_676_p2(4),
      Q => add_ln695_5_reg_900_reg(4),
      R => '0'
    );
\add_ln695_5_reg_900_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln695_5_reg_900[10]_i_1_n_5\,
      D => add_ln695_5_fu_676_p2(5),
      Q => add_ln695_5_reg_900_reg(5),
      R => '0'
    );
\add_ln695_5_reg_900_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln695_5_reg_900[10]_i_1_n_5\,
      D => add_ln695_5_fu_676_p2(6),
      Q => add_ln695_5_reg_900_reg(6),
      R => '0'
    );
\add_ln695_5_reg_900_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln695_5_reg_900[10]_i_1_n_5\,
      D => add_ln695_5_fu_676_p2(7),
      Q => add_ln695_5_reg_900_reg(7),
      R => '0'
    );
\add_ln695_5_reg_900_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln695_5_reg_900[10]_i_1_n_5\,
      D => add_ln695_5_fu_676_p2(8),
      Q => add_ln695_5_reg_900_reg(8),
      R => '0'
    );
\add_ln695_5_reg_900_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln695_5_reg_900[10]_i_1_n_5\,
      D => add_ln695_5_fu_676_p2(9),
      Q => add_ln695_5_reg_900_reg(9),
      R => '0'
    );
\agg_tmp12_i_i_0_i_reg_448[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAABAAA"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448[15]_i_3_n_5\,
      I1 => ram_reg_bram_0,
      I2 => \^cmp_i_i161_i_i_reg_879\,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => \icmp_ln882_1_reg_896_reg_n_5_[0]\,
      I5 => \trunc_ln230_reg_891[0]_i_2_n_5\,
      O => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp12_i_i_0_i_reg_448[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A80000"
    )
        port map (
      I0 => angle_V_1_U_n_14,
      I1 => icmp_ln874_4_reg_926_pp1_iter3_reg,
      I2 => nms_mat_data_full_n,
      I3 => \icmp_ln882_1_reg_896_pp1_iter3_reg_reg_n_5_[0]\,
      I4 => ap_enable_reg_pp1_iter4_reg_n_5,
      O => agg_tmp12_i_i_0_i_reg_4480
    );
\agg_tmp12_i_i_0_i_reg_448[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DDDF"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter4_reg_n_5,
      I1 => \icmp_ln882_1_reg_896_pp1_iter3_reg_reg_n_5_[0]\,
      I2 => nms_mat_data_full_n,
      I3 => icmp_ln874_4_reg_926_pp1_iter3_reg,
      O => \agg_tmp12_i_i_0_i_reg_448[15]_i_3_n_5\
    );
\agg_tmp12_i_i_0_i_reg_448_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => l10_buf_V_2_reg_936(0),
      Q => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[0]\,
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp12_i_i_0_i_reg_448_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => l10_buf_V_2_reg_936(10),
      Q => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[10]\,
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp12_i_i_0_i_reg_448_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => l10_buf_V_2_reg_936(11),
      Q => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[11]\,
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp12_i_i_0_i_reg_448_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => l10_buf_V_2_reg_936(12),
      Q => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[12]\,
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp12_i_i_0_i_reg_448_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => l10_buf_V_2_reg_936(13),
      Q => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[13]\,
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp12_i_i_0_i_reg_448_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => l10_buf_V_2_reg_936(14),
      Q => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[14]\,
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp12_i_i_0_i_reg_448_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => l10_buf_V_2_reg_936(15),
      Q => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[15]\,
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp12_i_i_0_i_reg_448_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => l10_buf_V_2_reg_936(1),
      Q => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[1]\,
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp12_i_i_0_i_reg_448_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => l10_buf_V_2_reg_936(2),
      Q => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[2]\,
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp12_i_i_0_i_reg_448_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => l10_buf_V_2_reg_936(3),
      Q => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[3]\,
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp12_i_i_0_i_reg_448_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => l10_buf_V_2_reg_936(4),
      Q => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[4]\,
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp12_i_i_0_i_reg_448_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => l10_buf_V_2_reg_936(5),
      Q => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[5]\,
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp12_i_i_0_i_reg_448_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => l10_buf_V_2_reg_936(6),
      Q => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[6]\,
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp12_i_i_0_i_reg_448_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => l10_buf_V_2_reg_936(7),
      Q => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[7]\,
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp12_i_i_0_i_reg_448_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => l10_buf_V_2_reg_936(8),
      Q => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[8]\,
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp12_i_i_0_i_reg_448_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => l10_buf_V_2_reg_936(9),
      Q => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[9]\,
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp139_0_i_reg_485_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => agg_tmp2_i_i_0_i_reg_473(0),
      Q => agg_tmp139_0_i_reg_485(0),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp139_0_i_reg_485_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => agg_tmp2_i_i_0_i_reg_473(10),
      Q => agg_tmp139_0_i_reg_485(10),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp139_0_i_reg_485_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => agg_tmp2_i_i_0_i_reg_473(11),
      Q => agg_tmp139_0_i_reg_485(11),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp139_0_i_reg_485_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => agg_tmp2_i_i_0_i_reg_473(12),
      Q => agg_tmp139_0_i_reg_485(12),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp139_0_i_reg_485_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => agg_tmp2_i_i_0_i_reg_473(13),
      Q => agg_tmp139_0_i_reg_485(13),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp139_0_i_reg_485_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => agg_tmp2_i_i_0_i_reg_473(14),
      Q => agg_tmp139_0_i_reg_485(14),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp139_0_i_reg_485_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => agg_tmp2_i_i_0_i_reg_473(15),
      Q => agg_tmp139_0_i_reg_485(15),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp139_0_i_reg_485_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => agg_tmp2_i_i_0_i_reg_473(1),
      Q => agg_tmp139_0_i_reg_485(1),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp139_0_i_reg_485_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => agg_tmp2_i_i_0_i_reg_473(2),
      Q => agg_tmp139_0_i_reg_485(2),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp139_0_i_reg_485_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => agg_tmp2_i_i_0_i_reg_473(3),
      Q => agg_tmp139_0_i_reg_485(3),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp139_0_i_reg_485_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => agg_tmp2_i_i_0_i_reg_473(4),
      Q => agg_tmp139_0_i_reg_485(4),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp139_0_i_reg_485_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => agg_tmp2_i_i_0_i_reg_473(5),
      Q => agg_tmp139_0_i_reg_485(5),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp139_0_i_reg_485_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => agg_tmp2_i_i_0_i_reg_473(6),
      Q => agg_tmp139_0_i_reg_485(6),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp139_0_i_reg_485_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => agg_tmp2_i_i_0_i_reg_473(7),
      Q => agg_tmp139_0_i_reg_485(7),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp139_0_i_reg_485_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => agg_tmp2_i_i_0_i_reg_473(8),
      Q => agg_tmp139_0_i_reg_485(8),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp139_0_i_reg_485_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => agg_tmp2_i_i_0_i_reg_473(9),
      Q => agg_tmp139_0_i_reg_485(9),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp20_i_i_0_i_reg_435_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => agg_tmp23_i_i_0_i_reg_423(0),
      Q => agg_tmp20_i_i_0_i_reg_435(0),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp20_i_i_0_i_reg_435_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => agg_tmp23_i_i_0_i_reg_423(10),
      Q => agg_tmp20_i_i_0_i_reg_435(10),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp20_i_i_0_i_reg_435_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => agg_tmp23_i_i_0_i_reg_423(11),
      Q => agg_tmp20_i_i_0_i_reg_435(11),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp20_i_i_0_i_reg_435_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => agg_tmp23_i_i_0_i_reg_423(12),
      Q => agg_tmp20_i_i_0_i_reg_435(12),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp20_i_i_0_i_reg_435_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => agg_tmp23_i_i_0_i_reg_423(13),
      Q => agg_tmp20_i_i_0_i_reg_435(13),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp20_i_i_0_i_reg_435_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => agg_tmp23_i_i_0_i_reg_423(14),
      Q => agg_tmp20_i_i_0_i_reg_435(14),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp20_i_i_0_i_reg_435_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => agg_tmp23_i_i_0_i_reg_423(15),
      Q => agg_tmp20_i_i_0_i_reg_435(15),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp20_i_i_0_i_reg_435_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => agg_tmp23_i_i_0_i_reg_423(1),
      Q => agg_tmp20_i_i_0_i_reg_435(1),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp20_i_i_0_i_reg_435_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => agg_tmp23_i_i_0_i_reg_423(2),
      Q => agg_tmp20_i_i_0_i_reg_435(2),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp20_i_i_0_i_reg_435_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => agg_tmp23_i_i_0_i_reg_423(3),
      Q => agg_tmp20_i_i_0_i_reg_435(3),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp20_i_i_0_i_reg_435_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => agg_tmp23_i_i_0_i_reg_423(4),
      Q => agg_tmp20_i_i_0_i_reg_435(4),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp20_i_i_0_i_reg_435_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => agg_tmp23_i_i_0_i_reg_423(5),
      Q => agg_tmp20_i_i_0_i_reg_435(5),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp20_i_i_0_i_reg_435_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => agg_tmp23_i_i_0_i_reg_423(6),
      Q => agg_tmp20_i_i_0_i_reg_435(6),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp20_i_i_0_i_reg_435_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => agg_tmp23_i_i_0_i_reg_423(7),
      Q => agg_tmp20_i_i_0_i_reg_435(7),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp20_i_i_0_i_reg_435_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => agg_tmp23_i_i_0_i_reg_423(8),
      Q => agg_tmp20_i_i_0_i_reg_435(8),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp20_i_i_0_i_reg_435_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => agg_tmp23_i_i_0_i_reg_423(9),
      Q => agg_tmp20_i_i_0_i_reg_435(9),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp23_i_i_0_i_reg_423_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => l20_buf_V_2_reg_942(0),
      Q => agg_tmp23_i_i_0_i_reg_423(0),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp23_i_i_0_i_reg_423_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => l20_buf_V_2_reg_942(10),
      Q => agg_tmp23_i_i_0_i_reg_423(10),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp23_i_i_0_i_reg_423_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => l20_buf_V_2_reg_942(11),
      Q => agg_tmp23_i_i_0_i_reg_423(11),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp23_i_i_0_i_reg_423_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => l20_buf_V_2_reg_942(12),
      Q => agg_tmp23_i_i_0_i_reg_423(12),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp23_i_i_0_i_reg_423_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => l20_buf_V_2_reg_942(13),
      Q => agg_tmp23_i_i_0_i_reg_423(13),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp23_i_i_0_i_reg_423_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => l20_buf_V_2_reg_942(14),
      Q => agg_tmp23_i_i_0_i_reg_423(14),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp23_i_i_0_i_reg_423_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => l20_buf_V_2_reg_942(15),
      Q => agg_tmp23_i_i_0_i_reg_423(15),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp23_i_i_0_i_reg_423_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => l20_buf_V_2_reg_942(1),
      Q => agg_tmp23_i_i_0_i_reg_423(1),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp23_i_i_0_i_reg_423_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => l20_buf_V_2_reg_942(2),
      Q => agg_tmp23_i_i_0_i_reg_423(2),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp23_i_i_0_i_reg_423_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => l20_buf_V_2_reg_942(3),
      Q => agg_tmp23_i_i_0_i_reg_423(3),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp23_i_i_0_i_reg_423_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => l20_buf_V_2_reg_942(4),
      Q => agg_tmp23_i_i_0_i_reg_423(4),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp23_i_i_0_i_reg_423_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => l20_buf_V_2_reg_942(5),
      Q => agg_tmp23_i_i_0_i_reg_423(5),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp23_i_i_0_i_reg_423_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => l20_buf_V_2_reg_942(6),
      Q => agg_tmp23_i_i_0_i_reg_423(6),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp23_i_i_0_i_reg_423_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => l20_buf_V_2_reg_942(7),
      Q => agg_tmp23_i_i_0_i_reg_423(7),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp23_i_i_0_i_reg_423_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => l20_buf_V_2_reg_942(8),
      Q => agg_tmp23_i_i_0_i_reg_423(8),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp23_i_i_0_i_reg_423_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => l20_buf_V_2_reg_942(9),
      Q => agg_tmp23_i_i_0_i_reg_423(9),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp2_i_i_0_i_reg_473_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => l00_buf_V_2_reg_930(0),
      Q => agg_tmp2_i_i_0_i_reg_473(0),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp2_i_i_0_i_reg_473_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => l00_buf_V_2_reg_930(10),
      Q => agg_tmp2_i_i_0_i_reg_473(10),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp2_i_i_0_i_reg_473_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => l00_buf_V_2_reg_930(11),
      Q => agg_tmp2_i_i_0_i_reg_473(11),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp2_i_i_0_i_reg_473_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => l00_buf_V_2_reg_930(12),
      Q => agg_tmp2_i_i_0_i_reg_473(12),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp2_i_i_0_i_reg_473_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => l00_buf_V_2_reg_930(13),
      Q => agg_tmp2_i_i_0_i_reg_473(13),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp2_i_i_0_i_reg_473_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => l00_buf_V_2_reg_930(14),
      Q => agg_tmp2_i_i_0_i_reg_473(14),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp2_i_i_0_i_reg_473_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => l00_buf_V_2_reg_930(15),
      Q => agg_tmp2_i_i_0_i_reg_473(15),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp2_i_i_0_i_reg_473_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => l00_buf_V_2_reg_930(1),
      Q => agg_tmp2_i_i_0_i_reg_473(1),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp2_i_i_0_i_reg_473_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => l00_buf_V_2_reg_930(2),
      Q => agg_tmp2_i_i_0_i_reg_473(2),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp2_i_i_0_i_reg_473_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => l00_buf_V_2_reg_930(3),
      Q => agg_tmp2_i_i_0_i_reg_473(3),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp2_i_i_0_i_reg_473_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => l00_buf_V_2_reg_930(4),
      Q => agg_tmp2_i_i_0_i_reg_473(4),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp2_i_i_0_i_reg_473_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => l00_buf_V_2_reg_930(5),
      Q => agg_tmp2_i_i_0_i_reg_473(5),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp2_i_i_0_i_reg_473_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => l00_buf_V_2_reg_930(6),
      Q => agg_tmp2_i_i_0_i_reg_473(6),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp2_i_i_0_i_reg_473_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => l00_buf_V_2_reg_930(7),
      Q => agg_tmp2_i_i_0_i_reg_473(7),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp2_i_i_0_i_reg_473_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => l00_buf_V_2_reg_930(8),
      Q => agg_tmp2_i_i_0_i_reg_473(8),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp2_i_i_0_i_reg_473_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => l00_buf_V_2_reg_930(9),
      Q => agg_tmp2_i_i_0_i_reg_473(9),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp31_i_i_0_i_reg_411[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => agg_tmp12_i_i_0_i_reg_4480,
      I1 => \trunc_ln230_reg_891[0]_i_2_n_5\,
      O => \agg_tmp31_i_i_0_i_reg_411[7]_i_1_n_5\
    );
\agg_tmp31_i_i_0_i_reg_411_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \agg_tmp31_i_i_0_i_reg_411[7]_i_1_n_5\,
      D => angle_V_1_U_n_13,
      Q => agg_tmp31_i_i_0_i_reg_411(0),
      R => '0'
    );
\agg_tmp31_i_i_0_i_reg_411_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \agg_tmp31_i_i_0_i_reg_411[7]_i_1_n_5\,
      D => angle_V_1_U_n_12,
      Q => agg_tmp31_i_i_0_i_reg_411(1),
      R => '0'
    );
\agg_tmp31_i_i_0_i_reg_411_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \agg_tmp31_i_i_0_i_reg_411[7]_i_1_n_5\,
      D => angle_V_1_U_n_11,
      Q => agg_tmp31_i_i_0_i_reg_411(2),
      R => '0'
    );
\agg_tmp31_i_i_0_i_reg_411_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \agg_tmp31_i_i_0_i_reg_411[7]_i_1_n_5\,
      D => angle_V_1_U_n_10,
      Q => agg_tmp31_i_i_0_i_reg_411(3),
      R => '0'
    );
\agg_tmp31_i_i_0_i_reg_411_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \agg_tmp31_i_i_0_i_reg_411[7]_i_1_n_5\,
      D => angle_V_1_U_n_9,
      Q => agg_tmp31_i_i_0_i_reg_411(4),
      R => '0'
    );
\agg_tmp31_i_i_0_i_reg_411_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \agg_tmp31_i_i_0_i_reg_411[7]_i_1_n_5\,
      D => angle_V_1_U_n_8,
      Q => agg_tmp31_i_i_0_i_reg_411(5),
      R => '0'
    );
\agg_tmp31_i_i_0_i_reg_411_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \agg_tmp31_i_i_0_i_reg_411[7]_i_1_n_5\,
      D => angle_V_1_U_n_7,
      Q => agg_tmp31_i_i_0_i_reg_411(6),
      R => '0'
    );
\agg_tmp31_i_i_0_i_reg_411_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \agg_tmp31_i_i_0_i_reg_411[7]_i_1_n_5\,
      D => angle_V_1_U_n_6,
      Q => agg_tmp31_i_i_0_i_reg_411(7),
      R => '0'
    );
\agg_tmp9_i_i_0_i_reg_460_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[0]\,
      Q => agg_tmp9_i_i_0_i_reg_460(0),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp9_i_i_0_i_reg_460_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[10]\,
      Q => agg_tmp9_i_i_0_i_reg_460(10),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp9_i_i_0_i_reg_460_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[11]\,
      Q => agg_tmp9_i_i_0_i_reg_460(11),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp9_i_i_0_i_reg_460_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[12]\,
      Q => agg_tmp9_i_i_0_i_reg_460(12),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp9_i_i_0_i_reg_460_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[13]\,
      Q => agg_tmp9_i_i_0_i_reg_460(13),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp9_i_i_0_i_reg_460_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[14]\,
      Q => agg_tmp9_i_i_0_i_reg_460(14),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp9_i_i_0_i_reg_460_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[15]\,
      Q => agg_tmp9_i_i_0_i_reg_460(15),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp9_i_i_0_i_reg_460_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[1]\,
      Q => agg_tmp9_i_i_0_i_reg_460(1),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp9_i_i_0_i_reg_460_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[2]\,
      Q => agg_tmp9_i_i_0_i_reg_460(2),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp9_i_i_0_i_reg_460_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[3]\,
      Q => agg_tmp9_i_i_0_i_reg_460(3),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp9_i_i_0_i_reg_460_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[4]\,
      Q => agg_tmp9_i_i_0_i_reg_460(4),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp9_i_i_0_i_reg_460_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[5]\,
      Q => agg_tmp9_i_i_0_i_reg_460(5),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp9_i_i_0_i_reg_460_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[6]\,
      Q => agg_tmp9_i_i_0_i_reg_460(6),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp9_i_i_0_i_reg_460_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[7]\,
      Q => agg_tmp9_i_i_0_i_reg_460(7),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp9_i_i_0_i_reg_460_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[8]\,
      Q => agg_tmp9_i_i_0_i_reg_460(8),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
\agg_tmp9_i_i_0_i_reg_460_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => agg_tmp12_i_i_0_i_reg_4480,
      D => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[9]\,
      Q => agg_tmp9_i_i_0_i_reg_460(9),
      R => \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5\
    );
angle_V_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_angle_V_0
     port map (
      DOUTBDOUT(7 downto 0) => angle_V_0_q1(7 downto 0),
      Q(10) => \zext_ln324_reg_905_reg_n_5_[10]\,
      Q(9) => \zext_ln324_reg_905_reg_n_5_[9]\,
      Q(8) => \zext_ln324_reg_905_reg_n_5_[8]\,
      Q(7) => \zext_ln324_reg_905_reg_n_5_[7]\,
      Q(6) => \zext_ln324_reg_905_reg_n_5_[6]\,
      Q(5) => \zext_ln324_reg_905_reg_n_5_[5]\,
      Q(4) => \zext_ln324_reg_905_reg_n_5_[4]\,
      Q(3) => \zext_ln324_reg_905_reg_n_5_[3]\,
      Q(2) => \zext_ln324_reg_905_reg_n_5_[2]\,
      Q(1) => \zext_ln324_reg_905_reg_n_5_[1]\,
      Q(0) => \zext_ln324_reg_905_reg_n_5_[0]\,
      angle_V_0_ce1 => angle_V_0_ce1,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter1 => ap_enable_reg_pp1_iter1,
      ap_enable_reg_pp1_iter4_reg => angle_V_0_U_n_13,
      icmp_ln874_4_reg_926_pp1_iter3_reg => icmp_ln874_4_reg_926_pp1_iter3_reg,
      magnitude_mat_data_empty_n => magnitude_mat_data_empty_n,
      nms_mat_data_full_n => nms_mat_data_full_n,
      phase_mat_data_empty_n => phase_mat_data_empty_n,
      ram_reg_bram_0 => ram_reg_bram_0,
      ram_reg_bram_0_0 => \icmp_ln882_reg_836_reg_n_5_[0]\,
      ram_reg_bram_0_1 => ap_enable_reg_pp0_iter1_reg_n_5,
      ram_reg_bram_0_2(1) => ap_CS_fsm_pp1_stage0,
      ram_reg_bram_0_2(0) => \ap_CS_fsm_reg_n_5_[1]\,
      ram_reg_bram_0_3 => \^cmp_i_i161_i_i_reg_879\,
      ram_reg_bram_0_4 => \icmp_ln882_1_reg_896_reg_n_5_[0]\,
      ram_reg_bram_0_5 => \trunc_ln214_reg_887_reg_n_5_[0]\,
      ram_reg_bram_0_6(7 downto 0) => ram_reg_bram_0_0(7 downto 0),
      ram_reg_bram_0_7(10 downto 0) => zext_ln538_reg_845_reg(10 downto 0),
      ram_reg_bram_0_8(10) => \empty_46_reg_399_reg_n_5_[10]\,
      ram_reg_bram_0_8(9) => \empty_46_reg_399_reg_n_5_[9]\,
      ram_reg_bram_0_8(8) => \empty_46_reg_399_reg_n_5_[8]\,
      ram_reg_bram_0_8(7) => \empty_46_reg_399_reg_n_5_[7]\,
      ram_reg_bram_0_8(6) => \empty_46_reg_399_reg_n_5_[6]\,
      ram_reg_bram_0_8(5) => \empty_46_reg_399_reg_n_5_[5]\,
      ram_reg_bram_0_8(4) => \empty_46_reg_399_reg_n_5_[4]\,
      ram_reg_bram_0_8(3) => \empty_46_reg_399_reg_n_5_[3]\,
      ram_reg_bram_0_8(2) => \empty_46_reg_399_reg_n_5_[2]\,
      ram_reg_bram_0_8(1) => \empty_46_reg_399_reg_n_5_[1]\,
      ram_reg_bram_0_8(0) => \empty_46_reg_399_reg_n_5_[0]\,
      ram_reg_bram_0_9 => ap_enable_reg_pp1_iter4_reg_n_5
    );
angle_V_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_angle_V_0_9
     port map (
      D(7) => angle_V_1_U_n_6,
      D(6) => angle_V_1_U_n_7,
      D(5) => angle_V_1_U_n_8,
      D(4) => angle_V_1_U_n_9,
      D(3) => angle_V_1_U_n_10,
      D(2) => angle_V_1_U_n_11,
      D(1) => angle_V_1_U_n_12,
      D(0) => angle_V_1_U_n_13,
      DOUTBDOUT(7 downto 0) => angle_V_0_q1(7 downto 0),
      Q(10) => \empty_46_reg_399_reg_n_5_[10]\,
      Q(9) => \empty_46_reg_399_reg_n_5_[9]\,
      Q(8) => \empty_46_reg_399_reg_n_5_[8]\,
      Q(7) => \empty_46_reg_399_reg_n_5_[7]\,
      Q(6) => \empty_46_reg_399_reg_n_5_[6]\,
      Q(5) => \empty_46_reg_399_reg_n_5_[5]\,
      Q(4) => \empty_46_reg_399_reg_n_5_[4]\,
      Q(3) => \empty_46_reg_399_reg_n_5_[3]\,
      Q(2) => \empty_46_reg_399_reg_n_5_[2]\,
      Q(1) => \empty_46_reg_399_reg_n_5_[1]\,
      Q(0) => \empty_46_reg_399_reg_n_5_[0]\,
      agg_tmp12_i_i_0_i_reg_4480 => agg_tmp12_i_i_0_i_reg_4480,
      angle_V_0_ce1 => angle_V_0_ce1,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter1 => ap_enable_reg_pp1_iter1,
      \cmp_i_i161_i_i_reg_879_reg[0]\ => angle_V_1_U_n_14,
      icmp_ln874_4_reg_926_pp1_iter3_reg => icmp_ln874_4_reg_926_pp1_iter3_reg,
      magnitude_mat_data_empty_n => magnitude_mat_data_empty_n,
      nms_mat_data_full_n => nms_mat_data_full_n,
      phase_mat_data_empty_n => phase_mat_data_empty_n,
      ram_reg_bram_0(10) => \zext_ln324_reg_905_reg_n_5_[10]\,
      ram_reg_bram_0(9) => \zext_ln324_reg_905_reg_n_5_[9]\,
      ram_reg_bram_0(8) => \zext_ln324_reg_905_reg_n_5_[8]\,
      ram_reg_bram_0(7) => \zext_ln324_reg_905_reg_n_5_[7]\,
      ram_reg_bram_0(6) => \zext_ln324_reg_905_reg_n_5_[6]\,
      ram_reg_bram_0(5) => \zext_ln324_reg_905_reg_n_5_[5]\,
      ram_reg_bram_0(4) => \zext_ln324_reg_905_reg_n_5_[4]\,
      ram_reg_bram_0(3) => \zext_ln324_reg_905_reg_n_5_[3]\,
      ram_reg_bram_0(2) => \zext_ln324_reg_905_reg_n_5_[2]\,
      ram_reg_bram_0(1) => \zext_ln324_reg_905_reg_n_5_[1]\,
      ram_reg_bram_0(0) => \zext_ln324_reg_905_reg_n_5_[0]\,
      ram_reg_bram_0_0 => \^cmp_i_i161_i_i_reg_879\,
      ram_reg_bram_0_1(7 downto 0) => ram_reg_bram_0_0(7 downto 0),
      ram_reg_bram_0_2 => \trunc_ln214_reg_887_reg_n_5_[0]\,
      ram_reg_bram_0_3 => buf_V_0_U_n_22,
      ram_reg_bram_0_4 => buf_V_0_U_n_24,
      ram_reg_bram_0_5 => ap_enable_reg_pp1_iter3_reg_n_5,
      ram_reg_bram_0_6 => ap_enable_reg_pp1_iter4_reg_n_5,
      ram_reg_bram_0_7 => \icmp_ln882_1_reg_896_reg_n_5_[0]\,
      trunc_ln230_reg_891 => trunc_ln230_reg_891
    );
\ap_CS_fsm[0]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2F2F222F2F2F2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^empty_44_reg_351_reg[2]_0\,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => p_c1_empty_n,
      I4 => p_c_empty_n,
      I5 => \ap_CS_fsm[0]_i_3__0_n_5\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \cmp_i_i161_i_i_reg_879[0]_i_2_n_5\,
      I1 => empty_44_reg_351_reg(2),
      I2 => empty_44_reg_351_reg(1),
      I3 => empty_44_reg_351_reg(10),
      I4 => empty_44_reg_351_reg(9),
      I5 => \ap_CS_fsm[0]_i_4_n_5\,
      O => \^empty_44_reg_351_reg[2]_0\
    );
\ap_CS_fsm[0]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \^start_once_reg\,
      I1 => start_for_xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_full_n,
      I2 => xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_ap_start,
      O => \ap_CS_fsm[0]_i_3__0_n_5\
    );
\ap_CS_fsm[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => empty_44_reg_351_reg(5),
      I1 => empty_44_reg_351_reg(3),
      I2 => empty_44_reg_351_reg(4),
      I3 => empty_44_reg_351_reg(0),
      O => \ap_CS_fsm[0]_i_4_n_5\
    );
\ap_CS_fsm[1]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F575"
    )
        port map (
      I0 => \^start_once_reg_reg_0\,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \ap_CS_fsm_reg_n_5_[1]\,
      I3 => \ap_CS_fsm[1]_i_3__0_n_5\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^start_once_reg\,
      I1 => start_for_xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_full_n,
      I2 => xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_ap_start,
      I3 => p_c_empty_n,
      I4 => p_c1_empty_n,
      I5 => \ap_CS_fsm_reg_n_5_[0]\,
      O => \^start_once_reg_reg_0\
    );
\ap_CS_fsm[1]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0070"
    )
        port map (
      I0 => magnitude_mat_data_empty_n,
      I1 => phase_mat_data_empty_n,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \icmp_ln882_reg_836_reg_n_5_[0]\,
      I4 => buf_V_0_U_n_23,
      O => \ap_CS_fsm[1]_i_3__0_n_5\
    );
\ap_CS_fsm[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAA20000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => ram_reg_bram_0,
      I3 => \icmp_ln882_reg_836_reg_n_5_[0]\,
      I4 => \ap_CS_fsm_reg_n_5_[1]\,
      I5 => buf_V_0_U_n_23,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^q\(1),
      I1 => nms_mat_data_full_n,
      I2 => p_0_in0,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF557555755575"
    )
        port map (
      I0 => \trunc_ln230_reg_891[0]_i_2_n_5\,
      I1 => ram_reg_bram_0,
      I2 => \^cmp_i_i161_i_i_reg_879\,
      I3 => buf_V_0_U_n_24,
      I4 => ap_CS_fsm_pp1_stage0,
      I5 => \ap_CS_fsm[4]_i_2__1_n_5\,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[4]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10FFFF"
    )
        port map (
      I0 => nms_mat_data_full_n,
      I1 => icmp_ln874_4_reg_926_pp1_iter3_reg,
      I2 => ap_enable_reg_pp1_iter4_reg_n_5,
      I3 => ap_enable_reg_pp1_iter2,
      I4 => ap_enable_reg_pp1_iter3_reg_n_5,
      O => \ap_CS_fsm[4]_i_2__1_n_5\
    );
\ap_CS_fsm[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000FFFF20002000"
    )
        port map (
      I0 => buf_V_0_U_n_22,
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ap_enable_reg_pp1_iter3_reg_n_5,
      I3 => \ap_CS_fsm[5]_i_2__0_n_5\,
      I4 => nms_mat_data_full_n,
      I5 => \^q\(1),
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBFFFF00000000"
    )
        port map (
      I0 => \icmp_ln882_1_reg_896_reg_n_5_[0]\,
      I1 => ap_enable_reg_pp1_iter1,
      I2 => phase_mat_data_empty_n,
      I3 => magnitude_mat_data_empty_n,
      I4 => \^cmp_i_i161_i_i_reg_879\,
      I5 => ap_CS_fsm_pp1_stage0,
      O => \ap_CS_fsm[5]_i_2__0_n_5\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_5_[0]\,
      S => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \ap_CS_fsm_reg_n_5_[1]\,
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => p_0_in0,
      R => SR(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => \^q\(0),
      R => SR(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_pp1_stage0,
      R => SR(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => \^q\(1),
      R => SR(0)
    );
\ap_enable_reg_pp0_iter0_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A8A008A"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \^start_once_reg_reg_0\,
      I3 => \ap_CS_fsm_reg_n_5_[1]\,
      I4 => \ap_CS_fsm[1]_i_3__0_n_5\,
      O => \ap_enable_reg_pp0_iter0_i_1__1_n_5\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__1_n_5\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080AA0080800000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \ap_CS_fsm[1]_i_3__0_n_5\,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => p_1_in,
      I5 => \^start_once_reg_reg_0\,
      O => \ap_enable_reg_pp0_iter1_i_1__3_n_5\
    );
\ap_enable_reg_pp0_iter1_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAFF"
    )
        port map (
      I0 => \icmp_ln882_reg_836_reg_n_5_[0]\,
      I1 => magnitude_mat_data_empty_n,
      I2 => phase_mat_data_empty_n,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      O => p_1_in
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__3_n_5\,
      Q => ap_enable_reg_pp0_iter1_reg_n_5,
      R => '0'
    );
\ap_enable_reg_pp1_iter0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00AE00FF00AF00"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0_i_2_n_5,
      I1 => \icmp_ln882_1_reg_896[0]_i_4_n_5\,
      I2 => ap_enable_reg_pp1_iter0_i_3_n_5,
      I3 => ap_enable_reg_pp1_iter0_i_4_n_5,
      I4 => \icmp_ln882_1_reg_896[0]_i_3_n_5\,
      I5 => ap_enable_reg_pp1_iter0_reg_0,
      O => \ap_enable_reg_pp1_iter0_i_1__0_n_5\
    );
ap_enable_reg_pp1_iter0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02FF"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter4_reg_n_5,
      I1 => icmp_ln874_4_reg_926_pp1_iter3_reg,
      I2 => nms_mat_data_full_n,
      I3 => ap_CS_fsm_pp1_stage0,
      O => ap_enable_reg_pp1_iter0_i_2_n_5
    );
ap_enable_reg_pp1_iter0_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \icmp_ln882_1_reg_896_reg_n_5_[0]\,
      I1 => ap_enable_reg_pp1_iter1,
      O => ap_enable_reg_pp1_iter0_i_3_n_5
    );
ap_enable_reg_pp1_iter0_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \trunc_ln230_reg_891[0]_i_2_n_5\,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => ap_rst_n,
      O => ap_enable_reg_pp1_iter0_i_4_n_5
    );
ap_enable_reg_pp1_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp1_iter0_i_1__0_n_5\,
      Q => ap_enable_reg_pp1_iter0,
      R => '0'
    );
\ap_enable_reg_pp1_iter1_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8A8A8AAAAAAAAA"
    )
        port map (
      I0 => buf_V_0_U_n_22,
      I1 => \icmp_ln882_1_reg_896_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => phase_mat_data_empty_n,
      I4 => magnitude_mat_data_empty_n,
      I5 => \^cmp_i_i161_i_i_reg_879\,
      O => ap_block_pp1_stage0_subdone
    );
ap_enable_reg_pp1_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => ap_enable_reg_pp1_iter0,
      Q => ap_enable_reg_pp1_iter1,
      R => SR(0)
    );
ap_enable_reg_pp1_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => ap_enable_reg_pp1_iter1,
      Q => ap_enable_reg_pp1_iter2,
      R => SR(0)
    );
\ap_enable_reg_pp1_iter3_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888A000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ap_enable_reg_pp1_iter3_reg_n_5,
      I3 => \trunc_ln230_reg_891[0]_i_2_n_5\,
      I4 => ap_block_pp1_stage0_subdone,
      O => \ap_enable_reg_pp1_iter3_i_1__0_n_5\
    );
ap_enable_reg_pp1_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp1_iter3_i_1__0_n_5\,
      Q => ap_enable_reg_pp1_iter3_reg_n_5,
      R => '0'
    );
\ap_enable_reg_pp1_iter4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888A000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp1_iter4_i_2_n_5,
      I2 => ap_enable_reg_pp1_iter4_reg_n_5,
      I3 => \trunc_ln230_reg_891[0]_i_2_n_5\,
      I4 => ap_block_pp1_stage0_subdone,
      O => \ap_enable_reg_pp1_iter4_i_1__0_n_5\
    );
ap_enable_reg_pp1_iter4_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB00BB00BF00BB00"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter2,
      I1 => buf_V_0_U_n_22,
      I2 => ap_enable_reg_pp1_iter0_reg_0,
      I3 => ap_enable_reg_pp1_iter3_reg_n_5,
      I4 => ap_enable_reg_pp1_iter1,
      I5 => \icmp_ln882_1_reg_896_reg_n_5_[0]\,
      O => ap_enable_reg_pp1_iter4_i_2_n_5
    );
ap_enable_reg_pp1_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp1_iter4_i_1__0_n_5\,
      Q => ap_enable_reg_pp1_iter4_reg_n_5,
      R => '0'
    );
buf_V_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_buf_V_0
     port map (
      DOUTBDOUT(15 downto 0) => buf_V_0_q1(15 downto 0),
      E(0) => buf_V_0_U_n_21,
      Q(10 downto 0) => empty_46_reg_399_pp1_iter1_reg(10 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp1_iter1 => ap_enable_reg_pp1_iter1,
      ap_enable_reg_pp1_iter1_reg => buf_V_0_U_n_24,
      buf_V_0_ce1 => buf_V_0_ce1,
      \empty_reg_340_reg[10]\ => ap_enable_reg_pp0_iter1_reg_n_5,
      \empty_reg_340_reg[10]_0\ => ram_reg_bram_0,
      \empty_reg_340_reg[10]_1\ => \icmp_ln882_reg_836_reg_n_5_[0]\,
      \empty_reg_340_reg[5]\ => buf_V_0_U_n_23,
      icmp_ln874_4_reg_926_pp1_iter3_reg => icmp_ln874_4_reg_926_pp1_iter3_reg,
      internal_full_n_reg => buf_V_0_U_n_22,
      magnitude_mat_data_empty_n => magnitude_mat_data_empty_n,
      nms_mat_data_full_n => nms_mat_data_full_n,
      phase_mat_data_empty_n => phase_mat_data_empty_n,
      ram_reg_bram_0 => \^cmp_i_i161_i_i_reg_879\,
      ram_reg_bram_0_0(1) => ap_CS_fsm_pp1_stage0,
      ram_reg_bram_0_0(0) => \ap_CS_fsm_reg_n_5_[1]\,
      ram_reg_bram_0_1(10 downto 0) => empty_reg_340_reg(10 downto 0),
      ram_reg_bram_0_2(1 downto 0) => trunc_ln213_reg_883(1 downto 0),
      ram_reg_bram_0_3(15 downto 0) => ram_reg_bram_0_1(15 downto 0),
      ram_reg_bram_0_4(10) => \empty_46_reg_399_reg_n_5_[10]\,
      ram_reg_bram_0_4(9) => \empty_46_reg_399_reg_n_5_[9]\,
      ram_reg_bram_0_4(8) => \empty_46_reg_399_reg_n_5_[8]\,
      ram_reg_bram_0_4(7) => \empty_46_reg_399_reg_n_5_[7]\,
      ram_reg_bram_0_4(6) => \empty_46_reg_399_reg_n_5_[6]\,
      ram_reg_bram_0_4(5) => \empty_46_reg_399_reg_n_5_[5]\,
      ram_reg_bram_0_4(4) => \empty_46_reg_399_reg_n_5_[4]\,
      ram_reg_bram_0_4(3) => \empty_46_reg_399_reg_n_5_[3]\,
      ram_reg_bram_0_4(2) => \empty_46_reg_399_reg_n_5_[2]\,
      ram_reg_bram_0_4(1) => \empty_46_reg_399_reg_n_5_[1]\,
      ram_reg_bram_0_4(0) => \empty_46_reg_399_reg_n_5_[0]\,
      ram_reg_bram_0_5 => \icmp_ln882_1_reg_896_reg_n_5_[0]\,
      ram_reg_bram_0_6 => ap_enable_reg_pp1_iter4_reg_n_5
    );
buf_V_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_buf_V_0_10
     port map (
      DOUTBDOUT(15 downto 0) => buf_V_1_q1(15 downto 0),
      Q(10 downto 0) => empty_46_reg_399_pp1_iter1_reg(10 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter1 => ap_enable_reg_pp1_iter1,
      buf_V_0_ce1 => buf_V_0_ce1,
      ram_reg_bram_0 => ram_reg_bram_0,
      ram_reg_bram_0_0 => \icmp_ln882_reg_836_reg_n_5_[0]\,
      ram_reg_bram_0_1 => ap_enable_reg_pp0_iter1_reg_n_5,
      ram_reg_bram_0_10 => \icmp_ln882_1_reg_896_reg_n_5_[0]\,
      ram_reg_bram_0_2(1) => ap_CS_fsm_pp1_stage0,
      ram_reg_bram_0_2(0) => \ap_CS_fsm_reg_n_5_[1]\,
      ram_reg_bram_0_3 => angle_V_0_U_n_13,
      ram_reg_bram_0_4 => \^cmp_i_i161_i_i_reg_879\,
      ram_reg_bram_0_5(1 downto 0) => trunc_ln213_reg_883(1 downto 0),
      ram_reg_bram_0_6 => buf_V_0_U_n_24,
      ram_reg_bram_0_7(15 downto 0) => ram_reg_bram_0_1(15 downto 0),
      ram_reg_bram_0_8(10 downto 0) => zext_ln538_reg_845_reg(10 downto 0),
      ram_reg_bram_0_9(10) => \empty_46_reg_399_reg_n_5_[10]\,
      ram_reg_bram_0_9(9) => \empty_46_reg_399_reg_n_5_[9]\,
      ram_reg_bram_0_9(8) => \empty_46_reg_399_reg_n_5_[8]\,
      ram_reg_bram_0_9(7) => \empty_46_reg_399_reg_n_5_[7]\,
      ram_reg_bram_0_9(6) => \empty_46_reg_399_reg_n_5_[6]\,
      ram_reg_bram_0_9(5) => \empty_46_reg_399_reg_n_5_[5]\,
      ram_reg_bram_0_9(4) => \empty_46_reg_399_reg_n_5_[4]\,
      ram_reg_bram_0_9(3) => \empty_46_reg_399_reg_n_5_[3]\,
      ram_reg_bram_0_9(2) => \empty_46_reg_399_reg_n_5_[2]\,
      ram_reg_bram_0_9(1) => \empty_46_reg_399_reg_n_5_[1]\,
      ram_reg_bram_0_9(0) => \empty_46_reg_399_reg_n_5_[0]\
    );
buf_V_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_buf_V_0_11
     port map (
      DOUTBDOUT(15 downto 0) => buf_V_2_q1(15 downto 0),
      Q(10) => \empty_46_reg_399_reg_n_5_[10]\,
      Q(9) => \empty_46_reg_399_reg_n_5_[9]\,
      Q(8) => \empty_46_reg_399_reg_n_5_[8]\,
      Q(7) => \empty_46_reg_399_reg_n_5_[7]\,
      Q(6) => \empty_46_reg_399_reg_n_5_[6]\,
      Q(5) => \empty_46_reg_399_reg_n_5_[5]\,
      Q(4) => \empty_46_reg_399_reg_n_5_[4]\,
      Q(3) => \empty_46_reg_399_reg_n_5_[3]\,
      Q(2) => \empty_46_reg_399_reg_n_5_[2]\,
      Q(1) => \empty_46_reg_399_reg_n_5_[1]\,
      Q(0) => \empty_46_reg_399_reg_n_5_[0]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter2 => ap_enable_reg_pp1_iter2,
      buf_V_0_ce1 => buf_V_0_ce1,
      icmp_ln874_4_reg_926_pp1_iter3_reg => icmp_ln874_4_reg_926_pp1_iter3_reg,
      magnitude_mat_data_empty_n => magnitude_mat_data_empty_n,
      nms_mat_data_full_n => nms_mat_data_full_n,
      phase_mat_data_empty_n => phase_mat_data_empty_n,
      ram_reg_bram_0(10 downto 0) => empty_46_reg_399_pp1_iter1_reg(10 downto 0),
      ram_reg_bram_0_0 => \^cmp_i_i161_i_i_reg_879\,
      ram_reg_bram_0_1(15 downto 0) => ram_reg_bram_0_1(15 downto 0),
      ram_reg_bram_0_2(0) => trunc_ln213_reg_883(1),
      ram_reg_bram_0_3 => buf_V_0_U_n_22,
      ram_reg_bram_0_4 => buf_V_0_U_n_24,
      ram_reg_bram_0_5 => angle_V_1_U_n_14,
      ram_reg_bram_0_6 => ap_enable_reg_pp1_iter4_reg_n_5
    );
\cmp_i_i161_i_i_reg_879[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001555FFFFFFFF"
    )
        port map (
      I0 => \cmp_i_i161_i_i_reg_879[0]_i_2_n_5\,
      I1 => empty_44_reg_351_reg(5),
      I2 => empty_44_reg_351_reg(3),
      I3 => empty_44_reg_351_reg(4),
      I4 => empty_44_reg_351_reg(9),
      I5 => empty_44_reg_351_reg(10),
      O => cmp_i_i161_i_i_fu_652_p2
    );
\cmp_i_i161_i_i_reg_879[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => empty_44_reg_351_reg(8),
      I1 => empty_44_reg_351_reg(7),
      I2 => empty_44_reg_351_reg(6),
      O => \cmp_i_i161_i_i_reg_879[0]_i_2_n_5\
    );
\cmp_i_i161_i_i_reg_879_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in6_in,
      D => cmp_i_i161_i_i_fu_652_p2,
      Q => \^cmp_i_i161_i_i_reg_879\,
      R => '0'
    );
\dout_valid_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F22000022220000"
    )
        port map (
      I0 => dout_valid_i_3_n_5,
      I1 => \icmp_ln882_reg_836_reg_n_5_[0]\,
      I2 => buf_V_0_U_n_24,
      I3 => \^cmp_i_i161_i_i_reg_879\,
      I4 => ram_reg_bram_0,
      I5 => buf_V_0_U_n_22,
      O => xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_phase_mat_49_read
    );
dout_valid_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_5,
      I1 => \ap_CS_fsm_reg_n_5_[1]\,
      O => dout_valid_i_3_n_5
    );
\empty_41_fu_116[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \empty_45_reg_363[12]_i_4_n_5\,
      I1 => \sel0__0\(0),
      O => sel0(13)
    );
\empty_41_fu_116_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_42_fu_120[1]_i_1_n_5\,
      D => sel0(13),
      Q => \empty_41_fu_116_reg_n_5_[0]\,
      R => '0'
    );
\empty_42_fu_120[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \empty_45_reg_363[12]_i_4_n_5\,
      I1 => \sel0__0\(0),
      I2 => \sel0__0\(1),
      O => \empty_42_fu_120[0]_i_1_n_5\
    );
\empty_42_fu_120[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0015"
    )
        port map (
      I0 => \empty_45_reg_363[12]_i_4_n_5\,
      I1 => \sel0__0\(1),
      I2 => \sel0__0\(0),
      I3 => \trunc_ln230_reg_891[0]_i_2_n_5\,
      O => \empty_42_fu_120[1]_i_1_n_5\
    );
\empty_42_fu_120[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \empty_45_reg_363[12]_i_4_n_5\,
      I1 => \sel0__0\(0),
      I2 => \sel0__0\(1),
      O => \empty_42_fu_120[1]_i_2_n_5\
    );
\empty_42_fu_120_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_42_fu_120[1]_i_1_n_5\,
      D => \empty_42_fu_120[0]_i_1_n_5\,
      Q => empty_42_fu_120(0),
      R => '0'
    );
\empty_42_fu_120_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_42_fu_120[1]_i_1_n_5\,
      D => \empty_42_fu_120[1]_i_2_n_5\,
      Q => empty_42_fu_120(1),
      R => '0'
    );
\empty_43_fu_124[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFB0001"
    )
        port map (
      I0 => \empty_45_reg_363[12]_i_4_n_5\,
      I1 => \sel0__0\(0),
      I2 => \trunc_ln230_reg_891[0]_i_2_n_5\,
      I3 => \sel0__0\(1),
      I4 => \empty_43_fu_124_reg_n_5_[0]\,
      O => \empty_43_fu_124[0]_i_1_n_5\
    );
\empty_43_fu_124[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFC0004"
    )
        port map (
      I0 => \sel0__0\(1),
      I1 => \sel0__0\(0),
      I2 => \empty_45_reg_363[12]_i_4_n_5\,
      I3 => \trunc_ln230_reg_891[0]_i_2_n_5\,
      I4 => \empty_43_fu_124_reg_n_5_[1]\,
      O => \empty_43_fu_124[1]_i_1_n_5\
    );
\empty_43_fu_124_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_43_fu_124[0]_i_1_n_5\,
      Q => \empty_43_fu_124_reg_n_5_[0]\,
      R => '0'
    );
\empty_43_fu_124_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_43_fu_124[1]_i_1_n_5\,
      Q => \empty_43_fu_124_reg_n_5_[1]\,
      R => '0'
    );
\empty_44_reg_351[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_44_reg_351_reg(0),
      O => add_ln695_4_fu_820_p2(0)
    );
\empty_44_reg_351[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC6CCCCCCCCCCCCC"
    )
        port map (
      I0 => empty_44_reg_351_reg(9),
      I1 => empty_44_reg_351_reg(10),
      I2 => empty_44_reg_351_reg(7),
      I3 => \empty_44_reg_351[10]_i_2_n_5\,
      I4 => empty_44_reg_351_reg(6),
      I5 => empty_44_reg_351_reg(8),
      O => add_ln695_4_fu_820_p2(10)
    );
\empty_44_reg_351[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => empty_44_reg_351_reg(2),
      I1 => empty_44_reg_351_reg(1),
      I2 => empty_44_reg_351_reg(0),
      I3 => empty_44_reg_351_reg(4),
      I4 => empty_44_reg_351_reg(3),
      I5 => empty_44_reg_351_reg(5),
      O => \empty_44_reg_351[10]_i_2_n_5\
    );
\empty_44_reg_351[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => empty_44_reg_351_reg(0),
      I1 => empty_44_reg_351_reg(1),
      O => add_ln695_4_fu_820_p2(1)
    );
\empty_44_reg_351[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => empty_44_reg_351_reg(1),
      I1 => empty_44_reg_351_reg(0),
      I2 => empty_44_reg_351_reg(2),
      O => add_ln695_4_fu_820_p2(2)
    );
\empty_44_reg_351[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => empty_44_reg_351_reg(0),
      I1 => empty_44_reg_351_reg(1),
      I2 => empty_44_reg_351_reg(2),
      I3 => empty_44_reg_351_reg(3),
      O => add_ln695_4_fu_820_p2(3)
    );
\empty_44_reg_351[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => empty_44_reg_351_reg(3),
      I1 => empty_44_reg_351_reg(2),
      I2 => empty_44_reg_351_reg(1),
      I3 => empty_44_reg_351_reg(0),
      I4 => empty_44_reg_351_reg(4),
      O => add_ln695_4_fu_820_p2(4)
    );
\empty_44_reg_351[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => empty_44_reg_351_reg(3),
      I1 => empty_44_reg_351_reg(4),
      I2 => empty_44_reg_351_reg(2),
      I3 => empty_44_reg_351_reg(1),
      I4 => empty_44_reg_351_reg(0),
      I5 => empty_44_reg_351_reg(5),
      O => add_ln695_4_fu_820_p2(5)
    );
\empty_44_reg_351[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \empty_44_reg_351[10]_i_2_n_5\,
      I1 => empty_44_reg_351_reg(6),
      O => add_ln695_4_fu_820_p2(6)
    );
\empty_44_reg_351[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => empty_44_reg_351_reg(6),
      I1 => \empty_44_reg_351[10]_i_2_n_5\,
      I2 => empty_44_reg_351_reg(7),
      O => add_ln695_4_fu_820_p2(7)
    );
\empty_44_reg_351[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => empty_44_reg_351_reg(7),
      I1 => \empty_44_reg_351[10]_i_2_n_5\,
      I2 => empty_44_reg_351_reg(6),
      I3 => empty_44_reg_351_reg(8),
      O => add_ln695_4_fu_820_p2(8)
    );
\empty_44_reg_351[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => empty_44_reg_351_reg(8),
      I1 => empty_44_reg_351_reg(6),
      I2 => \empty_44_reg_351[10]_i_2_n_5\,
      I3 => empty_44_reg_351_reg(7),
      I4 => empty_44_reg_351_reg(9),
      O => add_ln695_4_fu_820_p2(9)
    );
\empty_44_reg_351_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln695_4_fu_820_p2(0),
      Q => empty_44_reg_351_reg(0),
      S => p_0_in0
    );
\empty_44_reg_351_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln695_4_fu_820_p2(10),
      Q => empty_44_reg_351_reg(10),
      R => p_0_in0
    );
\empty_44_reg_351_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln695_4_fu_820_p2(1),
      Q => empty_44_reg_351_reg(1),
      R => p_0_in0
    );
\empty_44_reg_351_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln695_4_fu_820_p2(2),
      Q => empty_44_reg_351_reg(2),
      R => p_0_in0
    );
\empty_44_reg_351_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln695_4_fu_820_p2(3),
      Q => empty_44_reg_351_reg(3),
      R => p_0_in0
    );
\empty_44_reg_351_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln695_4_fu_820_p2(4),
      Q => empty_44_reg_351_reg(4),
      R => p_0_in0
    );
\empty_44_reg_351_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln695_4_fu_820_p2(5),
      Q => empty_44_reg_351_reg(5),
      R => p_0_in0
    );
\empty_44_reg_351_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln695_4_fu_820_p2(6),
      Q => empty_44_reg_351_reg(6),
      R => p_0_in0
    );
\empty_44_reg_351_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln695_4_fu_820_p2(7),
      Q => empty_44_reg_351_reg(7),
      R => p_0_in0
    );
\empty_44_reg_351_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln695_4_fu_820_p2(8),
      Q => empty_44_reg_351_reg(8),
      R => p_0_in0
    );
\empty_44_reg_351_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln695_4_fu_820_p2(9),
      Q => empty_44_reg_351_reg(9),
      R => p_0_in0
    );
\empty_45_reg_363[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sel0__0\(0),
      O => add_ln695_1_fu_760_p2(0)
    );
\empty_45_reg_363[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \sel0__0\(9),
      I1 => \sel0__0\(7),
      I2 => \empty_45_reg_363[10]_i_2_n_5\,
      I3 => \sel0__0\(6),
      I4 => \sel0__0\(8),
      I5 => \sel0__0\(10),
      O => add_ln695_1_fu_760_p2(10)
    );
\empty_45_reg_363[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \sel0__0\(4),
      I1 => \sel0__0\(2),
      I2 => \sel0__0\(0),
      I3 => \sel0__0\(1),
      I4 => \sel0__0\(3),
      I5 => \sel0__0\(5),
      O => \empty_45_reg_363[10]_i_2_n_5\
    );
\empty_45_reg_363[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \sel0__0\(10),
      I1 => \sel0__0\(8),
      I2 => \empty_45_reg_363[11]_i_2_n_5\,
      I3 => \sel0__0\(7),
      I4 => \sel0__0\(9),
      I5 => \sel0__0\(11),
      O => add_ln695_1_fu_760_p2(11)
    );
\empty_45_reg_363[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \sel0__0\(5),
      I1 => \sel0__0\(3),
      I2 => \empty_45_reg_363[6]_i_2_n_5\,
      I3 => \sel0__0\(2),
      I4 => \sel0__0\(4),
      I5 => \sel0__0\(6),
      O => \empty_45_reg_363[11]_i_2_n_5\
    );
\empty_45_reg_363[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
        port map (
      I0 => \empty_45_reg_363[12]_i_4_n_5\,
      I1 => \sel0__0\(0),
      I2 => \^q\(1),
      I3 => nms_mat_data_full_n,
      I4 => \sel0__0\(1),
      I5 => p_0_in0,
      O => empty_45_reg_3630_in(8)
    );
\empty_45_reg_363[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \sel0__0\(11),
      I1 => \empty_45_reg_363[12]_i_5_n_5\,
      I2 => \sel0__0\(12),
      O => add_ln695_1_fu_760_p2(12)
    );
\empty_45_reg_363[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \sel0__0\(12),
      I1 => \sel0__0\(11),
      I2 => \sel0__0\(2),
      I3 => \empty_45_reg_363[12]_i_6_n_5\,
      I4 => \empty_45_reg_363[12]_i_7_n_5\,
      O => \empty_45_reg_363[12]_i_4_n_5\
    );
\empty_45_reg_363[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \sel0__0\(9),
      I1 => \sel0__0\(7),
      I2 => \empty_45_reg_363[10]_i_2_n_5\,
      I3 => \sel0__0\(6),
      I4 => \sel0__0\(8),
      I5 => \sel0__0\(10),
      O => \empty_45_reg_363[12]_i_5_n_5\
    );
\empty_45_reg_363[12]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sel0__0\(8),
      I1 => \sel0__0\(7),
      I2 => \sel0__0\(10),
      I3 => \sel0__0\(9),
      O => \empty_45_reg_363[12]_i_6_n_5\
    );
\empty_45_reg_363[12]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sel0__0\(4),
      I1 => \sel0__0\(3),
      I2 => \sel0__0\(6),
      I3 => \sel0__0\(5),
      O => \empty_45_reg_363[12]_i_7_n_5\
    );
\empty_45_reg_363[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFFC000"
    )
        port map (
      I0 => \empty_45_reg_363[12]_i_4_n_5\,
      I1 => \sel0__0\(0),
      I2 => \^q\(1),
      I3 => nms_mat_data_full_n,
      I4 => \sel0__0\(1),
      O => \empty_45_reg_363[1]_i_1_n_5\
    );
\empty_45_reg_363[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \sel0__0\(1),
      I1 => \sel0__0\(0),
      I2 => \sel0__0\(2),
      O => add_ln695_1_fu_760_p2(2)
    );
\empty_45_reg_363[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \sel0__0\(2),
      I1 => \sel0__0\(0),
      I2 => \sel0__0\(1),
      I3 => \sel0__0\(3),
      O => add_ln695_1_fu_760_p2(3)
    );
\empty_45_reg_363[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \sel0__0\(3),
      I1 => \sel0__0\(1),
      I2 => \sel0__0\(0),
      I3 => \sel0__0\(2),
      I4 => \sel0__0\(4),
      O => add_ln695_1_fu_760_p2(4)
    );
\empty_45_reg_363[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \sel0__0\(4),
      I1 => \sel0__0\(2),
      I2 => \sel0__0\(0),
      I3 => \sel0__0\(1),
      I4 => \sel0__0\(3),
      I5 => \sel0__0\(5),
      O => add_ln695_1_fu_760_p2(5)
    );
\empty_45_reg_363[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \sel0__0\(5),
      I1 => \sel0__0\(3),
      I2 => \empty_45_reg_363[6]_i_2_n_5\,
      I3 => \sel0__0\(2),
      I4 => \sel0__0\(4),
      I5 => \sel0__0\(6),
      O => add_ln695_1_fu_760_p2(6)
    );
\empty_45_reg_363[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \sel0__0\(0),
      I1 => \sel0__0\(1),
      O => \empty_45_reg_363[6]_i_2_n_5\
    );
\empty_45_reg_363[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \sel0__0\(6),
      I1 => \empty_45_reg_363[10]_i_2_n_5\,
      I2 => \sel0__0\(7),
      O => add_ln695_1_fu_760_p2(7)
    );
\empty_45_reg_363[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \sel0__0\(7),
      I1 => \empty_45_reg_363[10]_i_2_n_5\,
      I2 => \sel0__0\(6),
      I3 => \sel0__0\(8),
      O => add_ln695_1_fu_760_p2(8)
    );
\empty_45_reg_363[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => \sel0__0\(8),
      I1 => \sel0__0\(6),
      I2 => \empty_45_reg_363[10]_i_2_n_5\,
      I3 => \sel0__0\(7),
      I4 => \sel0__0\(9),
      O => add_ln695_1_fu_760_p2(9)
    );
\empty_45_reg_363_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln695_1_fu_760_p2(0),
      Q => \sel0__0\(0),
      R => empty_45_reg_3630_in(8)
    );
\empty_45_reg_363_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln695_1_fu_760_p2(10),
      Q => \sel0__0\(10),
      R => empty_45_reg_3630_in(8)
    );
\empty_45_reg_363_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln695_1_fu_760_p2(11),
      Q => \sel0__0\(11),
      R => empty_45_reg_3630_in(8)
    );
\empty_45_reg_363_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln695_1_fu_760_p2(12),
      Q => \sel0__0\(12),
      R => empty_45_reg_3630_in(8)
    );
\empty_45_reg_363_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_45_reg_363[1]_i_1_n_5\,
      Q => \sel0__0\(1),
      S => p_0_in0
    );
\empty_45_reg_363_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln695_1_fu_760_p2(2),
      Q => \sel0__0\(2),
      R => empty_45_reg_3630_in(8)
    );
\empty_45_reg_363_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln695_1_fu_760_p2(3),
      Q => \sel0__0\(3),
      R => empty_45_reg_3630_in(8)
    );
\empty_45_reg_363_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln695_1_fu_760_p2(4),
      Q => \sel0__0\(4),
      R => empty_45_reg_3630_in(8)
    );
\empty_45_reg_363_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln695_1_fu_760_p2(5),
      Q => \sel0__0\(5),
      R => empty_45_reg_3630_in(8)
    );
\empty_45_reg_363_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln695_1_fu_760_p2(6),
      Q => \sel0__0\(6),
      R => empty_45_reg_3630_in(8)
    );
\empty_45_reg_363_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln695_1_fu_760_p2(7),
      Q => \sel0__0\(7),
      R => empty_45_reg_3630_in(8)
    );
\empty_45_reg_363_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln695_1_fu_760_p2(8),
      Q => \sel0__0\(8),
      R => empty_45_reg_3630_in(8)
    );
\empty_45_reg_363_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln695_1_fu_760_p2(9),
      Q => \sel0__0\(9),
      R => empty_45_reg_3630_in(8)
    );
\empty_46_reg_399[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBFBFBFB"
    )
        port map (
      I0 => buf_V_0_U_n_24,
      I1 => buf_V_0_U_n_22,
      I2 => \^cmp_i_i161_i_i_reg_879\,
      I3 => magnitude_mat_data_empty_n,
      I4 => phase_mat_data_empty_n,
      I5 => \trunc_ln230_reg_891[0]_i_2_n_5\,
      O => \empty_46_reg_399[10]_i_1_n_5\
    );
\empty_46_reg_399[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D500"
    )
        port map (
      I0 => \^cmp_i_i161_i_i_reg_879\,
      I1 => magnitude_mat_data_empty_n,
      I2 => phase_mat_data_empty_n,
      I3 => buf_V_0_U_n_22,
      I4 => buf_V_0_U_n_24,
      O => empty_46_reg_3990
    );
\empty_46_reg_399_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_46_reg_399_pp1_iter1_reg0,
      D => \empty_46_reg_399_reg_n_5_[0]\,
      Q => empty_46_reg_399_pp1_iter1_reg(0),
      R => '0'
    );
\empty_46_reg_399_pp1_iter1_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_46_reg_399_pp1_iter1_reg0,
      D => \empty_46_reg_399_reg_n_5_[10]\,
      Q => empty_46_reg_399_pp1_iter1_reg(10),
      R => '0'
    );
\empty_46_reg_399_pp1_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_46_reg_399_pp1_iter1_reg0,
      D => \empty_46_reg_399_reg_n_5_[1]\,
      Q => empty_46_reg_399_pp1_iter1_reg(1),
      R => '0'
    );
\empty_46_reg_399_pp1_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_46_reg_399_pp1_iter1_reg0,
      D => \empty_46_reg_399_reg_n_5_[2]\,
      Q => empty_46_reg_399_pp1_iter1_reg(2),
      R => '0'
    );
\empty_46_reg_399_pp1_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_46_reg_399_pp1_iter1_reg0,
      D => \empty_46_reg_399_reg_n_5_[3]\,
      Q => empty_46_reg_399_pp1_iter1_reg(3),
      R => '0'
    );
\empty_46_reg_399_pp1_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_46_reg_399_pp1_iter1_reg0,
      D => \empty_46_reg_399_reg_n_5_[4]\,
      Q => empty_46_reg_399_pp1_iter1_reg(4),
      R => '0'
    );
\empty_46_reg_399_pp1_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_46_reg_399_pp1_iter1_reg0,
      D => \empty_46_reg_399_reg_n_5_[5]\,
      Q => empty_46_reg_399_pp1_iter1_reg(5),
      R => '0'
    );
\empty_46_reg_399_pp1_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_46_reg_399_pp1_iter1_reg0,
      D => \empty_46_reg_399_reg_n_5_[6]\,
      Q => empty_46_reg_399_pp1_iter1_reg(6),
      R => '0'
    );
\empty_46_reg_399_pp1_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_46_reg_399_pp1_iter1_reg0,
      D => \empty_46_reg_399_reg_n_5_[7]\,
      Q => empty_46_reg_399_pp1_iter1_reg(7),
      R => '0'
    );
\empty_46_reg_399_pp1_iter1_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_46_reg_399_pp1_iter1_reg0,
      D => \empty_46_reg_399_reg_n_5_[8]\,
      Q => empty_46_reg_399_pp1_iter1_reg(8),
      R => '0'
    );
\empty_46_reg_399_pp1_iter1_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_46_reg_399_pp1_iter1_reg0,
      D => \empty_46_reg_399_reg_n_5_[9]\,
      Q => empty_46_reg_399_pp1_iter1_reg(9),
      R => '0'
    );
\empty_46_reg_399_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_46_reg_3990,
      D => add_ln695_5_reg_900_reg(0),
      Q => \empty_46_reg_399_reg_n_5_[0]\,
      R => \empty_46_reg_399[10]_i_1_n_5\
    );
\empty_46_reg_399_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_46_reg_3990,
      D => add_ln695_5_reg_900_reg(10),
      Q => \empty_46_reg_399_reg_n_5_[10]\,
      R => \empty_46_reg_399[10]_i_1_n_5\
    );
\empty_46_reg_399_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_46_reg_3990,
      D => add_ln695_5_reg_900_reg(1),
      Q => \empty_46_reg_399_reg_n_5_[1]\,
      R => \empty_46_reg_399[10]_i_1_n_5\
    );
\empty_46_reg_399_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_46_reg_3990,
      D => add_ln695_5_reg_900_reg(2),
      Q => \empty_46_reg_399_reg_n_5_[2]\,
      R => \empty_46_reg_399[10]_i_1_n_5\
    );
\empty_46_reg_399_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_46_reg_3990,
      D => add_ln695_5_reg_900_reg(3),
      Q => \empty_46_reg_399_reg_n_5_[3]\,
      R => \empty_46_reg_399[10]_i_1_n_5\
    );
\empty_46_reg_399_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_46_reg_3990,
      D => add_ln695_5_reg_900_reg(4),
      Q => \empty_46_reg_399_reg_n_5_[4]\,
      R => \empty_46_reg_399[10]_i_1_n_5\
    );
\empty_46_reg_399_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_46_reg_3990,
      D => add_ln695_5_reg_900_reg(5),
      Q => \empty_46_reg_399_reg_n_5_[5]\,
      R => \empty_46_reg_399[10]_i_1_n_5\
    );
\empty_46_reg_399_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_46_reg_3990,
      D => add_ln695_5_reg_900_reg(6),
      Q => \empty_46_reg_399_reg_n_5_[6]\,
      R => \empty_46_reg_399[10]_i_1_n_5\
    );
\empty_46_reg_399_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_46_reg_3990,
      D => add_ln695_5_reg_900_reg(7),
      Q => \empty_46_reg_399_reg_n_5_[7]\,
      R => \empty_46_reg_399[10]_i_1_n_5\
    );
\empty_46_reg_399_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_46_reg_3990,
      D => add_ln695_5_reg_900_reg(8),
      Q => \empty_46_reg_399_reg_n_5_[8]\,
      R => \empty_46_reg_399[10]_i_1_n_5\
    );
\empty_46_reg_399_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_46_reg_3990,
      D => add_ln695_5_reg_900_reg(9),
      Q => \empty_46_reg_399_reg_n_5_[9]\,
      R => \empty_46_reg_399[10]_i_1_n_5\
    );
\empty_reg_340[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_reg_340_reg(0),
      O => add_ln695_fu_560_p2(0)
    );
\empty_reg_340[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDCFCFCF"
    )
        port map (
      I0 => buf_V_0_U_n_23,
      I1 => \empty_reg_340[10]_i_4_n_5\,
      I2 => \^start_once_reg_reg_0\,
      I3 => \ap_CS_fsm_reg_n_5_[1]\,
      I4 => ap_enable_reg_pp0_iter0,
      O => clear
    );
\empty_reg_340[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4F0F0F0F0F0F0F0"
    )
        port map (
      I0 => \empty_reg_340[10]_i_5_n_5\,
      I1 => empty_reg_340_reg(6),
      I2 => empty_reg_340_reg(10),
      I3 => empty_reg_340_reg(9),
      I4 => empty_reg_340_reg(7),
      I5 => empty_reg_340_reg(8),
      O => add_ln695_fu_560_p2(10)
    );
\empty_reg_340[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
        port map (
      I0 => \empty_reg_340[10]_i_6_n_5\,
      I1 => \^start_once_reg\,
      I2 => start_for_xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_full_n,
      I3 => ram_reg_bram_0,
      I4 => p_c1_empty_n,
      I5 => p_c_empty_n,
      O => \empty_reg_340[10]_i_4_n_5\
    );
\empty_reg_340[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => empty_reg_340_reg(4),
      I1 => empty_reg_340_reg(2),
      I2 => empty_reg_340_reg(0),
      I3 => empty_reg_340_reg(1),
      I4 => empty_reg_340_reg(3),
      I5 => empty_reg_340_reg(5),
      O => \empty_reg_340[10]_i_5_n_5\
    );
\empty_reg_340[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_5,
      I1 => xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_ap_start,
      I2 => \icmp_ln882_reg_836_reg_n_5_[0]\,
      I3 => \ap_CS_fsm_reg_n_5_[0]\,
      O => \empty_reg_340[10]_i_6_n_5\
    );
\empty_reg_340[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => empty_reg_340_reg(0),
      I1 => empty_reg_340_reg(1),
      O => add_ln695_fu_560_p2(1)
    );
\empty_reg_340[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => empty_reg_340_reg(1),
      I1 => empty_reg_340_reg(0),
      I2 => empty_reg_340_reg(2),
      O => add_ln695_fu_560_p2(2)
    );
\empty_reg_340[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => empty_reg_340_reg(2),
      I1 => empty_reg_340_reg(0),
      I2 => empty_reg_340_reg(1),
      I3 => empty_reg_340_reg(3),
      O => add_ln695_fu_560_p2(3)
    );
\empty_reg_340[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => empty_reg_340_reg(3),
      I1 => empty_reg_340_reg(1),
      I2 => empty_reg_340_reg(0),
      I3 => empty_reg_340_reg(2),
      I4 => empty_reg_340_reg(4),
      O => add_ln695_fu_560_p2(4)
    );
\empty_reg_340[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => empty_reg_340_reg(4),
      I1 => empty_reg_340_reg(2),
      I2 => empty_reg_340_reg(0),
      I3 => empty_reg_340_reg(1),
      I4 => empty_reg_340_reg(3),
      I5 => empty_reg_340_reg(5),
      O => add_ln695_fu_560_p2(5)
    );
\empty_reg_340[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \empty_reg_340[10]_i_5_n_5\,
      I1 => empty_reg_340_reg(6),
      O => add_ln695_fu_560_p2(6)
    );
\empty_reg_340[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => empty_reg_340_reg(6),
      I1 => \empty_reg_340[10]_i_5_n_5\,
      I2 => empty_reg_340_reg(7),
      O => add_ln695_fu_560_p2(7)
    );
\empty_reg_340[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => empty_reg_340_reg(7),
      I1 => \empty_reg_340[10]_i_5_n_5\,
      I2 => empty_reg_340_reg(6),
      I3 => empty_reg_340_reg(8),
      O => add_ln695_fu_560_p2(8)
    );
\empty_reg_340[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => empty_reg_340_reg(7),
      I1 => empty_reg_340_reg(8),
      I2 => \empty_reg_340[10]_i_5_n_5\,
      I3 => empty_reg_340_reg(6),
      I4 => empty_reg_340_reg(9),
      O => add_ln695_fu_560_p2(9)
    );
\empty_reg_340_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_V_0_U_n_21,
      D => add_ln695_fu_560_p2(0),
      Q => empty_reg_340_reg(0),
      R => clear
    );
\empty_reg_340_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_V_0_U_n_21,
      D => add_ln695_fu_560_p2(10),
      Q => empty_reg_340_reg(10),
      R => clear
    );
\empty_reg_340_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_V_0_U_n_21,
      D => add_ln695_fu_560_p2(1),
      Q => empty_reg_340_reg(1),
      R => clear
    );
\empty_reg_340_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_V_0_U_n_21,
      D => add_ln695_fu_560_p2(2),
      Q => empty_reg_340_reg(2),
      R => clear
    );
\empty_reg_340_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_V_0_U_n_21,
      D => add_ln695_fu_560_p2(3),
      Q => empty_reg_340_reg(3),
      R => clear
    );
\empty_reg_340_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_V_0_U_n_21,
      D => add_ln695_fu_560_p2(4),
      Q => empty_reg_340_reg(4),
      R => clear
    );
\empty_reg_340_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_V_0_U_n_21,
      D => add_ln695_fu_560_p2(5),
      Q => empty_reg_340_reg(5),
      R => clear
    );
\empty_reg_340_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_V_0_U_n_21,
      D => add_ln695_fu_560_p2(6),
      Q => empty_reg_340_reg(6),
      R => clear
    );
\empty_reg_340_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_V_0_U_n_21,
      D => add_ln695_fu_560_p2(7),
      Q => empty_reg_340_reg(7),
      R => clear
    );
\empty_reg_340_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_V_0_U_n_21,
      D => add_ln695_fu_560_p2(8),
      Q => empty_reg_340_reg(8),
      R => clear
    );
\empty_reg_340_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_V_0_U_n_21,
      D => add_ln695_fu_560_p2(9),
      Q => empty_reg_340_reg(9),
      R => clear
    );
grp_xFFindmax3x3_3_0_12_s_fu_498: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFFindmax3x3_3_0_12_s
     port map (
      CO(0) => p_5_in6_in,
      DI(7) => icmp_ln890_fu_120_p2_carry_i_1_n_5,
      DI(6) => icmp_ln890_fu_120_p2_carry_i_2_n_5,
      DI(5) => icmp_ln890_fu_120_p2_carry_i_3_n_5,
      DI(4) => icmp_ln890_fu_120_p2_carry_i_4_n_5,
      DI(3) => icmp_ln890_fu_120_p2_carry_i_5_n_5,
      DI(2) => icmp_ln890_fu_120_p2_carry_i_6_n_5,
      DI(1) => icmp_ln890_fu_120_p2_carry_i_7_n_5,
      DI(0) => icmp_ln890_fu_120_p2_carry_i_8_n_5,
      S(7) => icmp_ln890_fu_120_p2_carry_i_9_n_5,
      S(6) => icmp_ln890_fu_120_p2_carry_i_10_n_5,
      S(5) => icmp_ln890_fu_120_p2_carry_i_11_n_5,
      S(4) => icmp_ln890_fu_120_p2_carry_i_12_n_5,
      S(3) => icmp_ln890_fu_120_p2_carry_i_13_n_5,
      S(2) => icmp_ln890_fu_120_p2_carry_i_14_n_5,
      S(1) => icmp_ln890_fu_120_p2_carry_i_15_n_5,
      S(0) => icmp_ln890_fu_120_p2_carry_i_16_n_5,
      \SRL_SIG[0][0]_i_2\(7) => icmp_ln890_3_fu_174_p2_carry_i_1_n_5,
      \SRL_SIG[0][0]_i_2\(6) => icmp_ln890_3_fu_174_p2_carry_i_2_n_5,
      \SRL_SIG[0][0]_i_2\(5) => icmp_ln890_3_fu_174_p2_carry_i_3_n_5,
      \SRL_SIG[0][0]_i_2\(4) => icmp_ln890_3_fu_174_p2_carry_i_4_n_5,
      \SRL_SIG[0][0]_i_2\(3) => icmp_ln890_3_fu_174_p2_carry_i_5_n_5,
      \SRL_SIG[0][0]_i_2\(2) => icmp_ln890_3_fu_174_p2_carry_i_6_n_5,
      \SRL_SIG[0][0]_i_2\(1) => icmp_ln890_3_fu_174_p2_carry_i_7_n_5,
      \SRL_SIG[0][0]_i_2\(0) => icmp_ln890_3_fu_174_p2_carry_i_8_n_5,
      \SRL_SIG[0][0]_i_2_0\(7) => icmp_ln890_3_fu_174_p2_carry_i_9_n_5,
      \SRL_SIG[0][0]_i_2_0\(6) => icmp_ln890_3_fu_174_p2_carry_i_10_n_5,
      \SRL_SIG[0][0]_i_2_0\(5) => icmp_ln890_3_fu_174_p2_carry_i_11_n_5,
      \SRL_SIG[0][0]_i_2_0\(4) => icmp_ln890_3_fu_174_p2_carry_i_12_n_5,
      \SRL_SIG[0][0]_i_2_0\(3) => icmp_ln890_3_fu_174_p2_carry_i_13_n_5,
      \SRL_SIG[0][0]_i_2_0\(2) => icmp_ln890_3_fu_174_p2_carry_i_14_n_5,
      \SRL_SIG[0][0]_i_2_0\(1) => icmp_ln890_3_fu_174_p2_carry_i_15_n_5,
      \SRL_SIG[0][0]_i_2_0\(0) => icmp_ln890_3_fu_174_p2_carry_i_16_n_5,
      \SRL_SIG[0][0]_i_2_1\(7) => icmp_ln890_4_fu_180_p2_carry_i_1_n_5,
      \SRL_SIG[0][0]_i_2_1\(6) => icmp_ln890_4_fu_180_p2_carry_i_2_n_5,
      \SRL_SIG[0][0]_i_2_1\(5) => icmp_ln890_4_fu_180_p2_carry_i_3_n_5,
      \SRL_SIG[0][0]_i_2_1\(4) => icmp_ln890_4_fu_180_p2_carry_i_4_n_5,
      \SRL_SIG[0][0]_i_2_1\(3) => icmp_ln890_4_fu_180_p2_carry_i_5_n_5,
      \SRL_SIG[0][0]_i_2_1\(2) => icmp_ln890_4_fu_180_p2_carry_i_6_n_5,
      \SRL_SIG[0][0]_i_2_1\(1) => icmp_ln890_4_fu_180_p2_carry_i_7_n_5,
      \SRL_SIG[0][0]_i_2_1\(0) => icmp_ln890_4_fu_180_p2_carry_i_8_n_5,
      \SRL_SIG[0][0]_i_2_2\(7) => icmp_ln890_4_fu_180_p2_carry_i_9_n_5,
      \SRL_SIG[0][0]_i_2_2\(6) => icmp_ln890_4_fu_180_p2_carry_i_10_n_5,
      \SRL_SIG[0][0]_i_2_2\(5) => icmp_ln890_4_fu_180_p2_carry_i_11_n_5,
      \SRL_SIG[0][0]_i_2_2\(4) => icmp_ln890_4_fu_180_p2_carry_i_12_n_5,
      \SRL_SIG[0][0]_i_2_2\(3) => icmp_ln890_4_fu_180_p2_carry_i_13_n_5,
      \SRL_SIG[0][0]_i_2_2\(2) => icmp_ln890_4_fu_180_p2_carry_i_14_n_5,
      \SRL_SIG[0][0]_i_2_2\(1) => icmp_ln890_4_fu_180_p2_carry_i_15_n_5,
      \SRL_SIG[0][0]_i_2_2\(0) => icmp_ln890_4_fu_180_p2_carry_i_16_n_5,
      \SRL_SIG[0][0]_i_5\(7) => icmp_ln886_fu_138_p2_carry_i_1_n_5,
      \SRL_SIG[0][0]_i_5\(6) => icmp_ln886_fu_138_p2_carry_i_2_n_5,
      \SRL_SIG[0][0]_i_5\(5) => icmp_ln886_fu_138_p2_carry_i_3_n_5,
      \SRL_SIG[0][0]_i_5\(4) => icmp_ln886_fu_138_p2_carry_i_4_n_5,
      \SRL_SIG[0][0]_i_5\(3) => icmp_ln886_fu_138_p2_carry_i_5_n_5,
      \SRL_SIG[0][0]_i_5\(2) => icmp_ln886_fu_138_p2_carry_i_6_n_5,
      \SRL_SIG[0][0]_i_5\(1) => icmp_ln886_fu_138_p2_carry_i_7_n_5,
      \SRL_SIG[0][0]_i_5\(0) => icmp_ln886_fu_138_p2_carry_i_8_n_5,
      \SRL_SIG[0][0]_i_5_0\(7) => icmp_ln886_fu_138_p2_carry_i_9_n_5,
      \SRL_SIG[0][0]_i_5_0\(6) => icmp_ln886_fu_138_p2_carry_i_10_n_5,
      \SRL_SIG[0][0]_i_5_0\(5) => icmp_ln886_fu_138_p2_carry_i_11_n_5,
      \SRL_SIG[0][0]_i_5_0\(4) => icmp_ln886_fu_138_p2_carry_i_12_n_5,
      \SRL_SIG[0][0]_i_5_0\(3) => icmp_ln886_fu_138_p2_carry_i_13_n_5,
      \SRL_SIG[0][0]_i_5_0\(2) => icmp_ln886_fu_138_p2_carry_i_14_n_5,
      \SRL_SIG[0][0]_i_5_0\(1) => icmp_ln886_fu_138_p2_carry_i_15_n_5,
      \SRL_SIG[0][0]_i_5_0\(0) => icmp_ln886_fu_138_p2_carry_i_16_n_5,
      \SRL_SIG[0][0]_i_5_1\(7) => icmp_ln890_1_fu_132_p2_carry_i_1_n_5,
      \SRL_SIG[0][0]_i_5_1\(6) => icmp_ln890_1_fu_132_p2_carry_i_2_n_5,
      \SRL_SIG[0][0]_i_5_1\(5) => icmp_ln890_1_fu_132_p2_carry_i_3_n_5,
      \SRL_SIG[0][0]_i_5_1\(4) => icmp_ln890_1_fu_132_p2_carry_i_4_n_5,
      \SRL_SIG[0][0]_i_5_1\(3) => icmp_ln890_1_fu_132_p2_carry_i_5_n_5,
      \SRL_SIG[0][0]_i_5_1\(2) => icmp_ln890_1_fu_132_p2_carry_i_6_n_5,
      \SRL_SIG[0][0]_i_5_1\(1) => icmp_ln890_1_fu_132_p2_carry_i_7_n_5,
      \SRL_SIG[0][0]_i_5_1\(0) => icmp_ln890_1_fu_132_p2_carry_i_8_n_5,
      \SRL_SIG[0][0]_i_5_2\(7) => icmp_ln890_1_fu_132_p2_carry_i_9_n_5,
      \SRL_SIG[0][0]_i_5_2\(6) => icmp_ln890_1_fu_132_p2_carry_i_10_n_5,
      \SRL_SIG[0][0]_i_5_2\(5) => icmp_ln890_1_fu_132_p2_carry_i_11_n_5,
      \SRL_SIG[0][0]_i_5_2\(4) => icmp_ln890_1_fu_132_p2_carry_i_12_n_5,
      \SRL_SIG[0][0]_i_5_2\(3) => icmp_ln890_1_fu_132_p2_carry_i_13_n_5,
      \SRL_SIG[0][0]_i_5_2\(2) => icmp_ln890_1_fu_132_p2_carry_i_14_n_5,
      \SRL_SIG[0][0]_i_5_2\(1) => icmp_ln890_1_fu_132_p2_carry_i_15_n_5,
      \SRL_SIG[0][0]_i_5_2\(0) => icmp_ln890_1_fu_132_p2_carry_i_16_n_5,
      \SRL_SIG[0][1]_i_7\(7) => icmp_ln890_7_fu_222_p2_carry_i_1_n_5,
      \SRL_SIG[0][1]_i_7\(6) => icmp_ln890_7_fu_222_p2_carry_i_2_n_5,
      \SRL_SIG[0][1]_i_7\(5) => icmp_ln890_7_fu_222_p2_carry_i_3_n_5,
      \SRL_SIG[0][1]_i_7\(4) => icmp_ln890_7_fu_222_p2_carry_i_4_n_5,
      \SRL_SIG[0][1]_i_7\(3) => icmp_ln890_7_fu_222_p2_carry_i_5_n_5,
      \SRL_SIG[0][1]_i_7\(2) => icmp_ln890_7_fu_222_p2_carry_i_6_n_5,
      \SRL_SIG[0][1]_i_7\(1) => icmp_ln890_7_fu_222_p2_carry_i_7_n_5,
      \SRL_SIG[0][1]_i_7\(0) => icmp_ln890_7_fu_222_p2_carry_i_8_n_5,
      \SRL_SIG[0][1]_i_7_0\(7) => icmp_ln890_7_fu_222_p2_carry_i_9_n_5,
      \SRL_SIG[0][1]_i_7_0\(6) => icmp_ln890_7_fu_222_p2_carry_i_10_n_5,
      \SRL_SIG[0][1]_i_7_0\(5) => icmp_ln890_7_fu_222_p2_carry_i_11_n_5,
      \SRL_SIG[0][1]_i_7_0\(4) => icmp_ln890_7_fu_222_p2_carry_i_12_n_5,
      \SRL_SIG[0][1]_i_7_0\(3) => icmp_ln890_7_fu_222_p2_carry_i_13_n_5,
      \SRL_SIG[0][1]_i_7_0\(2) => icmp_ln890_7_fu_222_p2_carry_i_14_n_5,
      \SRL_SIG[0][1]_i_7_0\(1) => icmp_ln890_7_fu_222_p2_carry_i_15_n_5,
      \SRL_SIG[0][1]_i_7_0\(0) => icmp_ln890_7_fu_222_p2_carry_i_16_n_5,
      \SRL_SIG[0][1]_i_7_1\(7) => icmp_ln890_6_fu_216_p2_carry_i_1_n_5,
      \SRL_SIG[0][1]_i_7_1\(6) => icmp_ln890_6_fu_216_p2_carry_i_2_n_5,
      \SRL_SIG[0][1]_i_7_1\(5) => icmp_ln890_6_fu_216_p2_carry_i_3_n_5,
      \SRL_SIG[0][1]_i_7_1\(4) => icmp_ln890_6_fu_216_p2_carry_i_4_n_5,
      \SRL_SIG[0][1]_i_7_1\(3) => icmp_ln890_6_fu_216_p2_carry_i_5_n_5,
      \SRL_SIG[0][1]_i_7_1\(2) => icmp_ln890_6_fu_216_p2_carry_i_6_n_5,
      \SRL_SIG[0][1]_i_7_1\(1) => icmp_ln890_6_fu_216_p2_carry_i_7_n_5,
      \SRL_SIG[0][1]_i_7_1\(0) => icmp_ln890_6_fu_216_p2_carry_i_8_n_5,
      \SRL_SIG[0][1]_i_7_2\(7) => icmp_ln890_6_fu_216_p2_carry_i_9_n_5,
      \SRL_SIG[0][1]_i_7_2\(6) => icmp_ln890_6_fu_216_p2_carry_i_10_n_5,
      \SRL_SIG[0][1]_i_7_2\(5) => icmp_ln890_6_fu_216_p2_carry_i_11_n_5,
      \SRL_SIG[0][1]_i_7_2\(4) => icmp_ln890_6_fu_216_p2_carry_i_12_n_5,
      \SRL_SIG[0][1]_i_7_2\(3) => icmp_ln890_6_fu_216_p2_carry_i_13_n_5,
      \SRL_SIG[0][1]_i_7_2\(2) => icmp_ln890_6_fu_216_p2_carry_i_14_n_5,
      \SRL_SIG[0][1]_i_7_2\(1) => icmp_ln890_6_fu_216_p2_carry_i_15_n_5,
      \SRL_SIG[0][1]_i_7_2\(0) => icmp_ln890_6_fu_216_p2_carry_i_16_n_5,
      \SRL_SIG[0][1]_i_8\(7) => icmp_ln886_1_fu_198_p2_carry_i_1_n_5,
      \SRL_SIG[0][1]_i_8\(6) => icmp_ln886_1_fu_198_p2_carry_i_2_n_5,
      \SRL_SIG[0][1]_i_8\(5) => icmp_ln886_1_fu_198_p2_carry_i_3_n_5,
      \SRL_SIG[0][1]_i_8\(4) => icmp_ln886_1_fu_198_p2_carry_i_4_n_5,
      \SRL_SIG[0][1]_i_8\(3) => icmp_ln886_1_fu_198_p2_carry_i_5_n_5,
      \SRL_SIG[0][1]_i_8\(2) => icmp_ln886_1_fu_198_p2_carry_i_6_n_5,
      \SRL_SIG[0][1]_i_8\(1) => icmp_ln886_1_fu_198_p2_carry_i_7_n_5,
      \SRL_SIG[0][1]_i_8\(0) => icmp_ln886_1_fu_198_p2_carry_i_8_n_5,
      \SRL_SIG[0][1]_i_8_0\(7) => icmp_ln886_1_fu_198_p2_carry_i_9_n_5,
      \SRL_SIG[0][1]_i_8_0\(6) => icmp_ln886_1_fu_198_p2_carry_i_10_n_5,
      \SRL_SIG[0][1]_i_8_0\(5) => icmp_ln886_1_fu_198_p2_carry_i_11_n_5,
      \SRL_SIG[0][1]_i_8_0\(4) => icmp_ln886_1_fu_198_p2_carry_i_12_n_5,
      \SRL_SIG[0][1]_i_8_0\(3) => icmp_ln886_1_fu_198_p2_carry_i_13_n_5,
      \SRL_SIG[0][1]_i_8_0\(2) => icmp_ln886_1_fu_198_p2_carry_i_14_n_5,
      \SRL_SIG[0][1]_i_8_0\(1) => icmp_ln886_1_fu_198_p2_carry_i_15_n_5,
      \SRL_SIG[0][1]_i_8_0\(0) => icmp_ln886_1_fu_198_p2_carry_i_16_n_5,
      \SRL_SIG[0][1]_i_8_1\(7) => icmp_ln890_5_fu_192_p2_carry_i_1_n_5,
      \SRL_SIG[0][1]_i_8_1\(6) => icmp_ln890_5_fu_192_p2_carry_i_2_n_5,
      \SRL_SIG[0][1]_i_8_1\(5) => icmp_ln890_5_fu_192_p2_carry_i_3_n_5,
      \SRL_SIG[0][1]_i_8_1\(4) => icmp_ln890_5_fu_192_p2_carry_i_4_n_5,
      \SRL_SIG[0][1]_i_8_1\(3) => icmp_ln890_5_fu_192_p2_carry_i_5_n_5,
      \SRL_SIG[0][1]_i_8_1\(2) => icmp_ln890_5_fu_192_p2_carry_i_6_n_5,
      \SRL_SIG[0][1]_i_8_1\(1) => icmp_ln890_5_fu_192_p2_carry_i_7_n_5,
      \SRL_SIG[0][1]_i_8_1\(0) => icmp_ln890_5_fu_192_p2_carry_i_8_n_5,
      \SRL_SIG[0][1]_i_8_2\(7) => icmp_ln890_5_fu_192_p2_carry_i_9_n_5,
      \SRL_SIG[0][1]_i_8_2\(6) => icmp_ln890_5_fu_192_p2_carry_i_10_n_5,
      \SRL_SIG[0][1]_i_8_2\(5) => icmp_ln890_5_fu_192_p2_carry_i_11_n_5,
      \SRL_SIG[0][1]_i_8_2\(4) => icmp_ln890_5_fu_192_p2_carry_i_12_n_5,
      \SRL_SIG[0][1]_i_8_2\(3) => icmp_ln890_5_fu_192_p2_carry_i_13_n_5,
      \SRL_SIG[0][1]_i_8_2\(2) => icmp_ln890_5_fu_192_p2_carry_i_14_n_5,
      \SRL_SIG[0][1]_i_8_2\(1) => icmp_ln890_5_fu_192_p2_carry_i_15_n_5,
      \SRL_SIG[0][1]_i_8_2\(0) => icmp_ln890_5_fu_192_p2_carry_i_16_n_5,
      \SRL_SIG_reg[0][1]\(7) => icmp_ln890_2_fu_160_p2_carry_i_1_n_5,
      \SRL_SIG_reg[0][1]\(6) => icmp_ln890_2_fu_160_p2_carry_i_2_n_5,
      \SRL_SIG_reg[0][1]\(5) => icmp_ln890_2_fu_160_p2_carry_i_3_n_5,
      \SRL_SIG_reg[0][1]\(4) => icmp_ln890_2_fu_160_p2_carry_i_4_n_5,
      \SRL_SIG_reg[0][1]\(3) => icmp_ln890_2_fu_160_p2_carry_i_5_n_5,
      \SRL_SIG_reg[0][1]\(2) => icmp_ln890_2_fu_160_p2_carry_i_6_n_5,
      \SRL_SIG_reg[0][1]\(1) => icmp_ln890_2_fu_160_p2_carry_i_7_n_5,
      \SRL_SIG_reg[0][1]\(0) => icmp_ln890_2_fu_160_p2_carry_i_8_n_5,
      \SRL_SIG_reg[0][1]_0\(7) => icmp_ln890_2_fu_160_p2_carry_i_9_n_5,
      \SRL_SIG_reg[0][1]_0\(6) => icmp_ln890_2_fu_160_p2_carry_i_10_n_5,
      \SRL_SIG_reg[0][1]_0\(5) => icmp_ln890_2_fu_160_p2_carry_i_11_n_5,
      \SRL_SIG_reg[0][1]_0\(4) => icmp_ln890_2_fu_160_p2_carry_i_12_n_5,
      \SRL_SIG_reg[0][1]_0\(3) => icmp_ln890_2_fu_160_p2_carry_i_13_n_5,
      \SRL_SIG_reg[0][1]_0\(2) => icmp_ln890_2_fu_160_p2_carry_i_14_n_5,
      \SRL_SIG_reg[0][1]_0\(1) => icmp_ln890_2_fu_160_p2_carry_i_15_n_5,
      \SRL_SIG_reg[0][1]_0\(0) => icmp_ln890_2_fu_160_p2_carry_i_16_n_5,
      \agg_tmp12_i_i_0_i_reg_448_reg[14]\(0) => grp_xFFindmax3x3_3_0_12_s_fu_498_n_14,
      \agg_tmp12_i_i_0_i_reg_448_reg[15]\(0) => icmp_ln890_6_fu_216_p2,
      \agg_tmp12_i_i_0_i_reg_448_reg[15]_0\(0) => icmp_ln886_1_fu_198_p2,
      \agg_tmp12_i_i_0_i_reg_448_reg[15]_1\(0) => icmp_ln890_5_fu_192_p2,
      \agg_tmp12_i_i_0_i_reg_448_reg[15]_2\(0) => icmp_ln890_4_fu_180_p2,
      \agg_tmp12_i_i_0_i_reg_448_reg[15]_3\(0) => icmp_ln890_1_fu_132_p2,
      \l00_buf_V_2_reg_930_reg[14]\(0) => icmp_ln890_3_fu_174_p2,
      \l10_buf_V_2_reg_936_reg[15]\(0) => icmp_ln886_fu_138_p2,
      \l20_buf_V_2_reg_942_reg[14]\(0) => icmp_ln890_7_fu_222_p2
    );
\high_threshold_read_reg_831_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_high_threshold_read,
      D => \high_threshold_read_reg_831_reg[7]_0\(0),
      Q => high_threshold_read_reg_831(0),
      R => '0'
    );
\high_threshold_read_reg_831_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_high_threshold_read,
      D => \high_threshold_read_reg_831_reg[7]_0\(1),
      Q => high_threshold_read_reg_831(1),
      R => '0'
    );
\high_threshold_read_reg_831_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_high_threshold_read,
      D => \high_threshold_read_reg_831_reg[7]_0\(2),
      Q => high_threshold_read_reg_831(2),
      R => '0'
    );
\high_threshold_read_reg_831_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_high_threshold_read,
      D => \high_threshold_read_reg_831_reg[7]_0\(3),
      Q => high_threshold_read_reg_831(3),
      R => '0'
    );
\high_threshold_read_reg_831_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_high_threshold_read,
      D => \high_threshold_read_reg_831_reg[7]_0\(4),
      Q => high_threshold_read_reg_831(4),
      R => '0'
    );
\high_threshold_read_reg_831_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_high_threshold_read,
      D => \high_threshold_read_reg_831_reg[7]_0\(5),
      Q => high_threshold_read_reg_831(5),
      R => '0'
    );
\high_threshold_read_reg_831_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_high_threshold_read,
      D => \high_threshold_read_reg_831_reg[7]_0\(6),
      Q => high_threshold_read_reg_831(6),
      R => '0'
    );
\high_threshold_read_reg_831_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_high_threshold_read,
      D => \high_threshold_read_reg_831_reg[7]_0\(7),
      Q => high_threshold_read_reg_831(7),
      R => '0'
    );
\icmp_ln874_4_reg_926[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFFFFF88000000"
    )
        port map (
      I0 => \icmp_ln874_4_reg_926[0]_i_2_n_5\,
      I1 => \icmp_ln874_4_reg_926[0]_i_3_n_5\,
      I2 => icmp_ln882_1_reg_896_pp1_iter1_reg,
      I3 => angle_V_1_U_n_14,
      I4 => buf_V_0_U_n_22,
      I5 => \icmp_ln874_4_reg_926_reg_n_5_[0]\,
      O => \icmp_ln874_4_reg_926[0]_i_1_n_5\
    );
\icmp_ln874_4_reg_926[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => empty_46_reg_399_pp1_iter1_reg(2),
      I1 => empty_46_reg_399_pp1_iter1_reg(3),
      I2 => empty_46_reg_399_pp1_iter1_reg(0),
      I3 => empty_46_reg_399_pp1_iter1_reg(1),
      I4 => empty_46_reg_399_pp1_iter1_reg(5),
      I5 => empty_46_reg_399_pp1_iter1_reg(4),
      O => \icmp_ln874_4_reg_926[0]_i_2_n_5\
    );
\icmp_ln874_4_reg_926[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => empty_46_reg_399_pp1_iter1_reg(8),
      I1 => empty_46_reg_399_pp1_iter1_reg(9),
      I2 => empty_46_reg_399_pp1_iter1_reg(6),
      I3 => empty_46_reg_399_pp1_iter1_reg(7),
      I4 => icmp_ln882_1_reg_896_pp1_iter1_reg,
      I5 => empty_46_reg_399_pp1_iter1_reg(10),
      O => \icmp_ln874_4_reg_926[0]_i_3_n_5\
    );
\icmp_ln874_4_reg_926_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => \icmp_ln874_4_reg_926_reg_n_5_[0]\,
      Q => icmp_ln874_4_reg_926_pp1_iter3_reg,
      R => '0'
    );
\icmp_ln874_4_reg_926_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln874_4_reg_926[0]_i_1_n_5\,
      Q => \icmp_ln874_4_reg_926_reg_n_5_[0]\,
      R => '0'
    );
\icmp_ln882_1_reg_896[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888808"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => angle_V_1_U_n_14,
      I2 => ap_enable_reg_pp1_iter4_reg_n_5,
      I3 => icmp_ln874_4_reg_926_pp1_iter3_reg,
      I4 => nms_mat_data_full_n,
      O => empty_46_reg_399_pp1_iter1_reg0
    );
\icmp_ln882_1_reg_896[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"515D"
    )
        port map (
      I0 => \icmp_ln882_1_reg_896[0]_i_3_n_5\,
      I1 => ap_enable_reg_pp1_iter1,
      I2 => \icmp_ln882_1_reg_896_reg_n_5_[0]\,
      I3 => \icmp_ln882_1_reg_896[0]_i_4_n_5\,
      O => icmp_ln882_1_fu_670_p2
    );
\icmp_ln882_1_reg_896[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \icmp_ln882_1_reg_896[0]_i_5_n_5\,
      I1 => \empty_46_reg_399_reg_n_5_[3]\,
      I2 => \empty_46_reg_399_reg_n_5_[4]\,
      I3 => \empty_46_reg_399_reg_n_5_[1]\,
      I4 => \empty_46_reg_399_reg_n_5_[2]\,
      O => \icmp_ln882_1_reg_896[0]_i_3_n_5\
    );
\icmp_ln882_1_reg_896[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \icmp_ln882_1_reg_896[0]_i_6_n_5\,
      I1 => add_ln695_5_reg_900_reg(3),
      I2 => add_ln695_5_reg_900_reg(4),
      I3 => add_ln695_5_reg_900_reg(1),
      I4 => add_ln695_5_reg_900_reg(2),
      O => \icmp_ln882_1_reg_896[0]_i_4_n_5\
    );
\icmp_ln882_1_reg_896[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => \empty_46_reg_399_reg_n_5_[9]\,
      I1 => \empty_46_reg_399_reg_n_5_[10]\,
      I2 => \empty_46_reg_399_reg_n_5_[5]\,
      I3 => \empty_46_reg_399_reg_n_5_[6]\,
      I4 => \empty_46_reg_399_reg_n_5_[0]\,
      I5 => \icmp_ln882_1_reg_896[0]_i_7_n_5\,
      O => \icmp_ln882_1_reg_896[0]_i_5_n_5\
    );
\icmp_ln882_1_reg_896[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => add_ln695_5_reg_900_reg(9),
      I1 => add_ln695_5_reg_900_reg(10),
      I2 => add_ln695_5_reg_900_reg(5),
      I3 => add_ln695_5_reg_900_reg(6),
      I4 => add_ln695_5_reg_900_reg(0),
      I5 => \icmp_ln882_1_reg_896[0]_i_8_n_5\,
      O => \icmp_ln882_1_reg_896[0]_i_6_n_5\
    );
\icmp_ln882_1_reg_896[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \empty_46_reg_399_reg_n_5_[7]\,
      I1 => \empty_46_reg_399_reg_n_5_[8]\,
      O => \icmp_ln882_1_reg_896[0]_i_7_n_5\
    );
\icmp_ln882_1_reg_896[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => add_ln695_5_reg_900_reg(7),
      I1 => add_ln695_5_reg_900_reg(8),
      O => \icmp_ln882_1_reg_896[0]_i_8_n_5\
    );
\icmp_ln882_1_reg_896_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_46_reg_399_pp1_iter1_reg0,
      D => \icmp_ln882_1_reg_896_reg_n_5_[0]\,
      Q => icmp_ln882_1_reg_896_pp1_iter1_reg,
      R => '0'
    );
\icmp_ln882_1_reg_896_pp1_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => icmp_ln882_1_reg_896_pp1_iter1_reg,
      Q => icmp_ln882_1_reg_896_pp1_iter2_reg,
      R => '0'
    );
\icmp_ln882_1_reg_896_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => icmp_ln882_1_reg_896_pp1_iter2_reg,
      Q => \icmp_ln882_1_reg_896_pp1_iter3_reg_reg_n_5_[0]\,
      R => '0'
    );
\icmp_ln882_1_reg_896_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_46_reg_399_pp1_iter1_reg0,
      D => icmp_ln882_1_fu_670_p2,
      Q => \icmp_ln882_1_reg_896_reg_n_5_[0]\,
      R => '0'
    );
\icmp_ln882_reg_836[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555111FFFF0000"
    )
        port map (
      I0 => buf_V_0_U_n_23,
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => phase_mat_data_empty_n,
      I3 => magnitude_mat_data_empty_n,
      I4 => \icmp_ln882_reg_836_reg_n_5_[0]\,
      I5 => \ap_CS_fsm_reg_n_5_[1]\,
      O => \icmp_ln882_reg_836[0]_i_1_n_5\
    );
\icmp_ln882_reg_836_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln882_reg_836[0]_i_1_n_5\,
      Q => \icmp_ln882_reg_836_reg_n_5_[0]\,
      R => '0'
    );
icmp_ln886_1_fu_198_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A8E"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[15]\,
      I1 => agg_tmp23_i_i_0_i_reg_423(14),
      I2 => agg_tmp23_i_i_0_i_reg_423(15),
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[14]\,
      O => icmp_ln886_1_fu_198_p2_carry_i_1_n_5
    );
icmp_ln886_1_fu_198_p2_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => agg_tmp23_i_i_0_i_reg_423(13),
      I1 => agg_tmp23_i_i_0_i_reg_423(12),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[13]\,
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[12]\,
      O => icmp_ln886_1_fu_198_p2_carry_i_10_n_5
    );
icmp_ln886_1_fu_198_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => agg_tmp23_i_i_0_i_reg_423(11),
      I1 => agg_tmp23_i_i_0_i_reg_423(10),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[11]\,
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[10]\,
      O => icmp_ln886_1_fu_198_p2_carry_i_11_n_5
    );
icmp_ln886_1_fu_198_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => agg_tmp23_i_i_0_i_reg_423(9),
      I1 => agg_tmp23_i_i_0_i_reg_423(8),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[9]\,
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[8]\,
      O => icmp_ln886_1_fu_198_p2_carry_i_12_n_5
    );
icmp_ln886_1_fu_198_p2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => agg_tmp23_i_i_0_i_reg_423(7),
      I1 => agg_tmp23_i_i_0_i_reg_423(6),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[7]\,
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[6]\,
      O => icmp_ln886_1_fu_198_p2_carry_i_13_n_5
    );
icmp_ln886_1_fu_198_p2_carry_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => agg_tmp23_i_i_0_i_reg_423(5),
      I1 => agg_tmp23_i_i_0_i_reg_423(4),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[5]\,
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[4]\,
      O => icmp_ln886_1_fu_198_p2_carry_i_14_n_5
    );
icmp_ln886_1_fu_198_p2_carry_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => agg_tmp23_i_i_0_i_reg_423(3),
      I1 => agg_tmp23_i_i_0_i_reg_423(2),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[3]\,
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[2]\,
      O => icmp_ln886_1_fu_198_p2_carry_i_15_n_5
    );
icmp_ln886_1_fu_198_p2_carry_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => agg_tmp23_i_i_0_i_reg_423(1),
      I1 => agg_tmp23_i_i_0_i_reg_423(0),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[1]\,
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[0]\,
      O => icmp_ln886_1_fu_198_p2_carry_i_16_n_5
    );
icmp_ln886_1_fu_198_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[13]\,
      I1 => agg_tmp23_i_i_0_i_reg_423(12),
      I2 => agg_tmp23_i_i_0_i_reg_423(13),
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[12]\,
      O => icmp_ln886_1_fu_198_p2_carry_i_2_n_5
    );
icmp_ln886_1_fu_198_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[11]\,
      I1 => agg_tmp23_i_i_0_i_reg_423(10),
      I2 => agg_tmp23_i_i_0_i_reg_423(11),
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[10]\,
      O => icmp_ln886_1_fu_198_p2_carry_i_3_n_5
    );
icmp_ln886_1_fu_198_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[9]\,
      I1 => agg_tmp23_i_i_0_i_reg_423(8),
      I2 => agg_tmp23_i_i_0_i_reg_423(9),
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[8]\,
      O => icmp_ln886_1_fu_198_p2_carry_i_4_n_5
    );
icmp_ln886_1_fu_198_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[7]\,
      I1 => agg_tmp23_i_i_0_i_reg_423(6),
      I2 => agg_tmp23_i_i_0_i_reg_423(7),
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[6]\,
      O => icmp_ln886_1_fu_198_p2_carry_i_5_n_5
    );
icmp_ln886_1_fu_198_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[5]\,
      I1 => agg_tmp23_i_i_0_i_reg_423(4),
      I2 => agg_tmp23_i_i_0_i_reg_423(5),
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[4]\,
      O => icmp_ln886_1_fu_198_p2_carry_i_6_n_5
    );
icmp_ln886_1_fu_198_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[3]\,
      I1 => agg_tmp23_i_i_0_i_reg_423(2),
      I2 => agg_tmp23_i_i_0_i_reg_423(3),
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[2]\,
      O => icmp_ln886_1_fu_198_p2_carry_i_7_n_5
    );
icmp_ln886_1_fu_198_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[1]\,
      I1 => agg_tmp23_i_i_0_i_reg_423(0),
      I2 => agg_tmp23_i_i_0_i_reg_423(1),
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[0]\,
      O => icmp_ln886_1_fu_198_p2_carry_i_8_n_5
    );
icmp_ln886_1_fu_198_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => agg_tmp23_i_i_0_i_reg_423(15),
      I1 => agg_tmp23_i_i_0_i_reg_423(14),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[15]\,
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[14]\,
      O => icmp_ln886_1_fu_198_p2_carry_i_9_n_5
    );
icmp_ln886_fu_138_p2_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F5FD0004"
    )
        port map (
      I0 => l10_buf_V_2_reg_936(15),
      I1 => l10_buf_V_2_reg_936(14),
      I2 => \^q\(1),
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[14]\,
      I4 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[15]\,
      O => icmp_ln886_fu_138_p2_carry_i_1_n_5
    );
icmp_ln886_fu_138_p2_carry_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080204F1"
    )
        port map (
      I0 => l10_buf_V_2_reg_936(13),
      I1 => l10_buf_V_2_reg_936(12),
      I2 => \^q\(1),
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[12]\,
      I4 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[13]\,
      O => icmp_ln886_fu_138_p2_carry_i_10_n_5
    );
icmp_ln886_fu_138_p2_carry_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080204F1"
    )
        port map (
      I0 => l10_buf_V_2_reg_936(11),
      I1 => l10_buf_V_2_reg_936(10),
      I2 => \^q\(1),
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[10]\,
      I4 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[11]\,
      O => icmp_ln886_fu_138_p2_carry_i_11_n_5
    );
icmp_ln886_fu_138_p2_carry_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080204F1"
    )
        port map (
      I0 => l10_buf_V_2_reg_936(9),
      I1 => l10_buf_V_2_reg_936(8),
      I2 => \^q\(1),
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[8]\,
      I4 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[9]\,
      O => icmp_ln886_fu_138_p2_carry_i_12_n_5
    );
icmp_ln886_fu_138_p2_carry_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080204F1"
    )
        port map (
      I0 => l10_buf_V_2_reg_936(7),
      I1 => l10_buf_V_2_reg_936(6),
      I2 => \^q\(1),
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[6]\,
      I4 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[7]\,
      O => icmp_ln886_fu_138_p2_carry_i_13_n_5
    );
icmp_ln886_fu_138_p2_carry_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080204F1"
    )
        port map (
      I0 => l10_buf_V_2_reg_936(5),
      I1 => l10_buf_V_2_reg_936(4),
      I2 => \^q\(1),
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[4]\,
      I4 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[5]\,
      O => icmp_ln886_fu_138_p2_carry_i_14_n_5
    );
icmp_ln886_fu_138_p2_carry_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080204F1"
    )
        port map (
      I0 => l10_buf_V_2_reg_936(3),
      I1 => l10_buf_V_2_reg_936(2),
      I2 => \^q\(1),
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[2]\,
      I4 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[3]\,
      O => icmp_ln886_fu_138_p2_carry_i_15_n_5
    );
icmp_ln886_fu_138_p2_carry_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080204F1"
    )
        port map (
      I0 => l10_buf_V_2_reg_936(1),
      I1 => l10_buf_V_2_reg_936(0),
      I2 => \^q\(1),
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[0]\,
      I4 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[1]\,
      O => icmp_ln886_fu_138_p2_carry_i_16_n_5
    );
icmp_ln886_fu_138_p2_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05000D04"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[13]\,
      I1 => l10_buf_V_2_reg_936(12),
      I2 => \^q\(1),
      I3 => l10_buf_V_2_reg_936(13),
      I4 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[12]\,
      O => icmp_ln886_fu_138_p2_carry_i_2_n_5
    );
icmp_ln886_fu_138_p2_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05000D04"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[11]\,
      I1 => l10_buf_V_2_reg_936(10),
      I2 => \^q\(1),
      I3 => l10_buf_V_2_reg_936(11),
      I4 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[10]\,
      O => icmp_ln886_fu_138_p2_carry_i_3_n_5
    );
icmp_ln886_fu_138_p2_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05000D04"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[9]\,
      I1 => l10_buf_V_2_reg_936(8),
      I2 => \^q\(1),
      I3 => l10_buf_V_2_reg_936(9),
      I4 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[8]\,
      O => icmp_ln886_fu_138_p2_carry_i_4_n_5
    );
icmp_ln886_fu_138_p2_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05000D04"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[7]\,
      I1 => l10_buf_V_2_reg_936(6),
      I2 => \^q\(1),
      I3 => l10_buf_V_2_reg_936(7),
      I4 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[6]\,
      O => icmp_ln886_fu_138_p2_carry_i_5_n_5
    );
icmp_ln886_fu_138_p2_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05000D04"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[5]\,
      I1 => l10_buf_V_2_reg_936(4),
      I2 => \^q\(1),
      I3 => l10_buf_V_2_reg_936(5),
      I4 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[4]\,
      O => icmp_ln886_fu_138_p2_carry_i_6_n_5
    );
icmp_ln886_fu_138_p2_carry_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05000D04"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[3]\,
      I1 => l10_buf_V_2_reg_936(2),
      I2 => \^q\(1),
      I3 => l10_buf_V_2_reg_936(3),
      I4 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[2]\,
      O => icmp_ln886_fu_138_p2_carry_i_7_n_5
    );
icmp_ln886_fu_138_p2_carry_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05000D04"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[1]\,
      I1 => l10_buf_V_2_reg_936(0),
      I2 => \^q\(1),
      I3 => l10_buf_V_2_reg_936(1),
      I4 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[0]\,
      O => icmp_ln886_fu_138_p2_carry_i_8_n_5
    );
icmp_ln886_fu_138_p2_carry_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080204F1"
    )
        port map (
      I0 => l10_buf_V_2_reg_936(14),
      I1 => l10_buf_V_2_reg_936(15),
      I2 => \^q\(1),
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[15]\,
      I4 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[14]\,
      O => icmp_ln886_fu_138_p2_carry_i_9_n_5
    );
icmp_ln890_1_fu_132_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7150"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[15]\,
      I1 => agg_tmp9_i_i_0_i_reg_460(14),
      I2 => agg_tmp9_i_i_0_i_reg_460(15),
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[14]\,
      O => icmp_ln890_1_fu_132_p2_carry_i_1_n_5
    );
icmp_ln890_1_fu_132_p2_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => agg_tmp9_i_i_0_i_reg_460(13),
      I1 => agg_tmp9_i_i_0_i_reg_460(12),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[13]\,
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[12]\,
      O => icmp_ln890_1_fu_132_p2_carry_i_10_n_5
    );
icmp_ln890_1_fu_132_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => agg_tmp9_i_i_0_i_reg_460(11),
      I1 => agg_tmp9_i_i_0_i_reg_460(10),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[11]\,
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[10]\,
      O => icmp_ln890_1_fu_132_p2_carry_i_11_n_5
    );
icmp_ln890_1_fu_132_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => agg_tmp9_i_i_0_i_reg_460(9),
      I1 => agg_tmp9_i_i_0_i_reg_460(8),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[9]\,
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[8]\,
      O => icmp_ln890_1_fu_132_p2_carry_i_12_n_5
    );
icmp_ln890_1_fu_132_p2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => agg_tmp9_i_i_0_i_reg_460(7),
      I1 => agg_tmp9_i_i_0_i_reg_460(6),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[7]\,
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[6]\,
      O => icmp_ln890_1_fu_132_p2_carry_i_13_n_5
    );
icmp_ln890_1_fu_132_p2_carry_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => agg_tmp9_i_i_0_i_reg_460(5),
      I1 => agg_tmp9_i_i_0_i_reg_460(4),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[5]\,
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[4]\,
      O => icmp_ln890_1_fu_132_p2_carry_i_14_n_5
    );
icmp_ln890_1_fu_132_p2_carry_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => agg_tmp9_i_i_0_i_reg_460(3),
      I1 => agg_tmp9_i_i_0_i_reg_460(2),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[3]\,
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[2]\,
      O => icmp_ln890_1_fu_132_p2_carry_i_15_n_5
    );
icmp_ln890_1_fu_132_p2_carry_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => agg_tmp9_i_i_0_i_reg_460(1),
      I1 => agg_tmp9_i_i_0_i_reg_460(0),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[1]\,
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[0]\,
      O => icmp_ln890_1_fu_132_p2_carry_i_16_n_5
    );
icmp_ln890_1_fu_132_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[13]\,
      I1 => agg_tmp9_i_i_0_i_reg_460(12),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[12]\,
      I3 => agg_tmp9_i_i_0_i_reg_460(13),
      O => icmp_ln890_1_fu_132_p2_carry_i_2_n_5
    );
icmp_ln890_1_fu_132_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[11]\,
      I1 => agg_tmp9_i_i_0_i_reg_460(10),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[10]\,
      I3 => agg_tmp9_i_i_0_i_reg_460(11),
      O => icmp_ln890_1_fu_132_p2_carry_i_3_n_5
    );
icmp_ln890_1_fu_132_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[9]\,
      I1 => agg_tmp9_i_i_0_i_reg_460(8),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[8]\,
      I3 => agg_tmp9_i_i_0_i_reg_460(9),
      O => icmp_ln890_1_fu_132_p2_carry_i_4_n_5
    );
icmp_ln890_1_fu_132_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[7]\,
      I1 => agg_tmp9_i_i_0_i_reg_460(6),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[6]\,
      I3 => agg_tmp9_i_i_0_i_reg_460(7),
      O => icmp_ln890_1_fu_132_p2_carry_i_5_n_5
    );
icmp_ln890_1_fu_132_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[5]\,
      I1 => agg_tmp9_i_i_0_i_reg_460(4),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[4]\,
      I3 => agg_tmp9_i_i_0_i_reg_460(5),
      O => icmp_ln890_1_fu_132_p2_carry_i_6_n_5
    );
icmp_ln890_1_fu_132_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[3]\,
      I1 => agg_tmp9_i_i_0_i_reg_460(2),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[2]\,
      I3 => agg_tmp9_i_i_0_i_reg_460(3),
      O => icmp_ln890_1_fu_132_p2_carry_i_7_n_5
    );
icmp_ln890_1_fu_132_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[1]\,
      I1 => agg_tmp9_i_i_0_i_reg_460(0),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[0]\,
      I3 => agg_tmp9_i_i_0_i_reg_460(1),
      O => icmp_ln890_1_fu_132_p2_carry_i_8_n_5
    );
icmp_ln890_1_fu_132_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => agg_tmp9_i_i_0_i_reg_460(15),
      I1 => agg_tmp9_i_i_0_i_reg_460(14),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[15]\,
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[14]\,
      O => icmp_ln890_1_fu_132_p2_carry_i_9_n_5
    );
icmp_ln890_2_fu_160_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[14]\,
      I1 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[15]\,
      O => icmp_ln890_2_fu_160_p2_carry_i_1_n_5
    );
icmp_ln890_2_fu_160_p2_carry_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[13]\,
      I1 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[12]\,
      O => icmp_ln890_2_fu_160_p2_carry_i_10_n_5
    );
icmp_ln890_2_fu_160_p2_carry_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[11]\,
      I1 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[10]\,
      O => icmp_ln890_2_fu_160_p2_carry_i_11_n_5
    );
icmp_ln890_2_fu_160_p2_carry_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[9]\,
      I1 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[8]\,
      O => icmp_ln890_2_fu_160_p2_carry_i_12_n_5
    );
icmp_ln890_2_fu_160_p2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => high_threshold_read_reg_831(7),
      I1 => high_threshold_read_reg_831(6),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[7]\,
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[6]\,
      O => icmp_ln890_2_fu_160_p2_carry_i_13_n_5
    );
icmp_ln890_2_fu_160_p2_carry_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => high_threshold_read_reg_831(5),
      I1 => high_threshold_read_reg_831(4),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[5]\,
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[4]\,
      O => icmp_ln890_2_fu_160_p2_carry_i_14_n_5
    );
icmp_ln890_2_fu_160_p2_carry_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => high_threshold_read_reg_831(3),
      I1 => high_threshold_read_reg_831(2),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[3]\,
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[2]\,
      O => icmp_ln890_2_fu_160_p2_carry_i_15_n_5
    );
icmp_ln890_2_fu_160_p2_carry_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => high_threshold_read_reg_831(1),
      I1 => high_threshold_read_reg_831(0),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[1]\,
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[0]\,
      O => icmp_ln890_2_fu_160_p2_carry_i_16_n_5
    );
icmp_ln890_2_fu_160_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[12]\,
      I1 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[13]\,
      O => icmp_ln890_2_fu_160_p2_carry_i_2_n_5
    );
icmp_ln890_2_fu_160_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[10]\,
      I1 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[11]\,
      O => icmp_ln890_2_fu_160_p2_carry_i_3_n_5
    );
icmp_ln890_2_fu_160_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[8]\,
      I1 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[9]\,
      O => icmp_ln890_2_fu_160_p2_carry_i_4_n_5
    );
icmp_ln890_2_fu_160_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[7]\,
      I1 => high_threshold_read_reg_831(6),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[6]\,
      I3 => high_threshold_read_reg_831(7),
      O => icmp_ln890_2_fu_160_p2_carry_i_5_n_5
    );
icmp_ln890_2_fu_160_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[5]\,
      I1 => high_threshold_read_reg_831(4),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[4]\,
      I3 => high_threshold_read_reg_831(5),
      O => icmp_ln890_2_fu_160_p2_carry_i_6_n_5
    );
icmp_ln890_2_fu_160_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[3]\,
      I1 => high_threshold_read_reg_831(2),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[2]\,
      I3 => high_threshold_read_reg_831(3),
      O => icmp_ln890_2_fu_160_p2_carry_i_7_n_5
    );
icmp_ln890_2_fu_160_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[1]\,
      I1 => high_threshold_read_reg_831(0),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[0]\,
      I3 => high_threshold_read_reg_831(1),
      O => icmp_ln890_2_fu_160_p2_carry_i_8_n_5
    );
icmp_ln890_2_fu_160_p2_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[14]\,
      I1 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[15]\,
      O => icmp_ln890_2_fu_160_p2_carry_i_9_n_5
    );
icmp_ln890_3_fu_174_p2_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C0C4F04"
    )
        port map (
      I0 => l00_buf_V_2_reg_930(14),
      I1 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[14]\,
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[15]\,
      I3 => l00_buf_V_2_reg_930(15),
      I4 => \^q\(1),
      O => icmp_ln890_3_fu_174_p2_carry_i_1_n_5
    );
icmp_ln890_3_fu_174_p2_carry_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080402F1"
    )
        port map (
      I0 => l00_buf_V_2_reg_930(12),
      I1 => l00_buf_V_2_reg_930(13),
      I2 => \^q\(1),
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[12]\,
      I4 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[13]\,
      O => icmp_ln890_3_fu_174_p2_carry_i_10_n_5
    );
icmp_ln890_3_fu_174_p2_carry_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080402F1"
    )
        port map (
      I0 => l00_buf_V_2_reg_930(10),
      I1 => l00_buf_V_2_reg_930(11),
      I2 => \^q\(1),
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[10]\,
      I4 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[11]\,
      O => icmp_ln890_3_fu_174_p2_carry_i_11_n_5
    );
icmp_ln890_3_fu_174_p2_carry_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080402F1"
    )
        port map (
      I0 => l00_buf_V_2_reg_930(8),
      I1 => l00_buf_V_2_reg_930(9),
      I2 => \^q\(1),
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[8]\,
      I4 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[9]\,
      O => icmp_ln890_3_fu_174_p2_carry_i_12_n_5
    );
icmp_ln890_3_fu_174_p2_carry_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080402F1"
    )
        port map (
      I0 => l00_buf_V_2_reg_930(6),
      I1 => l00_buf_V_2_reg_930(7),
      I2 => \^q\(1),
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[6]\,
      I4 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[7]\,
      O => icmp_ln890_3_fu_174_p2_carry_i_13_n_5
    );
icmp_ln890_3_fu_174_p2_carry_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080402F1"
    )
        port map (
      I0 => l00_buf_V_2_reg_930(4),
      I1 => l00_buf_V_2_reg_930(5),
      I2 => \^q\(1),
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[4]\,
      I4 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[5]\,
      O => icmp_ln890_3_fu_174_p2_carry_i_14_n_5
    );
icmp_ln890_3_fu_174_p2_carry_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080402F1"
    )
        port map (
      I0 => l00_buf_V_2_reg_930(2),
      I1 => l00_buf_V_2_reg_930(3),
      I2 => \^q\(1),
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[2]\,
      I4 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[3]\,
      O => icmp_ln890_3_fu_174_p2_carry_i_15_n_5
    );
icmp_ln890_3_fu_174_p2_carry_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080402F1"
    )
        port map (
      I0 => l00_buf_V_2_reg_930(0),
      I1 => l00_buf_V_2_reg_930(1),
      I2 => \^q\(1),
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[0]\,
      I4 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[1]\,
      O => icmp_ln890_3_fu_174_p2_carry_i_16_n_5
    );
icmp_ln890_3_fu_174_p2_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE08EEAE"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[13]\,
      I1 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[12]\,
      I2 => l00_buf_V_2_reg_930(12),
      I3 => \^q\(1),
      I4 => l00_buf_V_2_reg_930(13),
      O => icmp_ln890_3_fu_174_p2_carry_i_2_n_5
    );
icmp_ln890_3_fu_174_p2_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE08EEAE"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[11]\,
      I1 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[10]\,
      I2 => l00_buf_V_2_reg_930(10),
      I3 => \^q\(1),
      I4 => l00_buf_V_2_reg_930(11),
      O => icmp_ln890_3_fu_174_p2_carry_i_3_n_5
    );
icmp_ln890_3_fu_174_p2_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE08EEAE"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[9]\,
      I1 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[8]\,
      I2 => l00_buf_V_2_reg_930(8),
      I3 => \^q\(1),
      I4 => l00_buf_V_2_reg_930(9),
      O => icmp_ln890_3_fu_174_p2_carry_i_4_n_5
    );
icmp_ln890_3_fu_174_p2_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE08EEAE"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[7]\,
      I1 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[6]\,
      I2 => l00_buf_V_2_reg_930(6),
      I3 => \^q\(1),
      I4 => l00_buf_V_2_reg_930(7),
      O => icmp_ln890_3_fu_174_p2_carry_i_5_n_5
    );
icmp_ln890_3_fu_174_p2_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE08EEAE"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[5]\,
      I1 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[4]\,
      I2 => l00_buf_V_2_reg_930(4),
      I3 => \^q\(1),
      I4 => l00_buf_V_2_reg_930(5),
      O => icmp_ln890_3_fu_174_p2_carry_i_6_n_5
    );
icmp_ln890_3_fu_174_p2_carry_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE08EEAE"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[3]\,
      I1 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[2]\,
      I2 => l00_buf_V_2_reg_930(2),
      I3 => \^q\(1),
      I4 => l00_buf_V_2_reg_930(3),
      O => icmp_ln890_3_fu_174_p2_carry_i_7_n_5
    );
icmp_ln890_3_fu_174_p2_carry_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE08EEAE"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[1]\,
      I1 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[0]\,
      I2 => l00_buf_V_2_reg_930(0),
      I3 => \^q\(1),
      I4 => l00_buf_V_2_reg_930(1),
      O => icmp_ln890_3_fu_174_p2_carry_i_8_n_5
    );
icmp_ln890_3_fu_174_p2_carry_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080204F1"
    )
        port map (
      I0 => l00_buf_V_2_reg_930(15),
      I1 => l00_buf_V_2_reg_930(14),
      I2 => \^q\(1),
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[14]\,
      I4 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[15]\,
      O => icmp_ln890_3_fu_174_p2_carry_i_9_n_5
    );
icmp_ln890_4_fu_180_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7150"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[15]\,
      I1 => agg_tmp20_i_i_0_i_reg_435(14),
      I2 => agg_tmp20_i_i_0_i_reg_435(15),
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[14]\,
      O => icmp_ln890_4_fu_180_p2_carry_i_1_n_5
    );
icmp_ln890_4_fu_180_p2_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => agg_tmp20_i_i_0_i_reg_435(13),
      I1 => agg_tmp20_i_i_0_i_reg_435(12),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[13]\,
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[12]\,
      O => icmp_ln890_4_fu_180_p2_carry_i_10_n_5
    );
icmp_ln890_4_fu_180_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => agg_tmp20_i_i_0_i_reg_435(11),
      I1 => agg_tmp20_i_i_0_i_reg_435(10),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[11]\,
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[10]\,
      O => icmp_ln890_4_fu_180_p2_carry_i_11_n_5
    );
icmp_ln890_4_fu_180_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => agg_tmp20_i_i_0_i_reg_435(9),
      I1 => agg_tmp20_i_i_0_i_reg_435(8),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[9]\,
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[8]\,
      O => icmp_ln890_4_fu_180_p2_carry_i_12_n_5
    );
icmp_ln890_4_fu_180_p2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => agg_tmp20_i_i_0_i_reg_435(7),
      I1 => agg_tmp20_i_i_0_i_reg_435(6),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[7]\,
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[6]\,
      O => icmp_ln890_4_fu_180_p2_carry_i_13_n_5
    );
icmp_ln890_4_fu_180_p2_carry_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => agg_tmp20_i_i_0_i_reg_435(5),
      I1 => agg_tmp20_i_i_0_i_reg_435(4),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[5]\,
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[4]\,
      O => icmp_ln890_4_fu_180_p2_carry_i_14_n_5
    );
icmp_ln890_4_fu_180_p2_carry_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => agg_tmp20_i_i_0_i_reg_435(3),
      I1 => agg_tmp20_i_i_0_i_reg_435(2),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[3]\,
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[2]\,
      O => icmp_ln890_4_fu_180_p2_carry_i_15_n_5
    );
icmp_ln890_4_fu_180_p2_carry_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => agg_tmp20_i_i_0_i_reg_435(1),
      I1 => agg_tmp20_i_i_0_i_reg_435(0),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[1]\,
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[0]\,
      O => icmp_ln890_4_fu_180_p2_carry_i_16_n_5
    );
icmp_ln890_4_fu_180_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[13]\,
      I1 => agg_tmp20_i_i_0_i_reg_435(12),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[12]\,
      I3 => agg_tmp20_i_i_0_i_reg_435(13),
      O => icmp_ln890_4_fu_180_p2_carry_i_2_n_5
    );
icmp_ln890_4_fu_180_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[11]\,
      I1 => agg_tmp20_i_i_0_i_reg_435(10),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[10]\,
      I3 => agg_tmp20_i_i_0_i_reg_435(11),
      O => icmp_ln890_4_fu_180_p2_carry_i_3_n_5
    );
icmp_ln890_4_fu_180_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[9]\,
      I1 => agg_tmp20_i_i_0_i_reg_435(8),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[8]\,
      I3 => agg_tmp20_i_i_0_i_reg_435(9),
      O => icmp_ln890_4_fu_180_p2_carry_i_4_n_5
    );
icmp_ln890_4_fu_180_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[7]\,
      I1 => agg_tmp20_i_i_0_i_reg_435(6),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[6]\,
      I3 => agg_tmp20_i_i_0_i_reg_435(7),
      O => icmp_ln890_4_fu_180_p2_carry_i_5_n_5
    );
icmp_ln890_4_fu_180_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[5]\,
      I1 => agg_tmp20_i_i_0_i_reg_435(4),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[4]\,
      I3 => agg_tmp20_i_i_0_i_reg_435(5),
      O => icmp_ln890_4_fu_180_p2_carry_i_6_n_5
    );
icmp_ln890_4_fu_180_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[3]\,
      I1 => agg_tmp20_i_i_0_i_reg_435(2),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[2]\,
      I3 => agg_tmp20_i_i_0_i_reg_435(3),
      O => icmp_ln890_4_fu_180_p2_carry_i_7_n_5
    );
icmp_ln890_4_fu_180_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[1]\,
      I1 => agg_tmp20_i_i_0_i_reg_435(0),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[0]\,
      I3 => agg_tmp20_i_i_0_i_reg_435(1),
      O => icmp_ln890_4_fu_180_p2_carry_i_8_n_5
    );
icmp_ln890_4_fu_180_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => agg_tmp20_i_i_0_i_reg_435(15),
      I1 => agg_tmp20_i_i_0_i_reg_435(14),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[15]\,
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[14]\,
      O => icmp_ln890_4_fu_180_p2_carry_i_9_n_5
    );
icmp_ln890_5_fu_192_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7150"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[15]\,
      I1 => agg_tmp2_i_i_0_i_reg_473(14),
      I2 => agg_tmp2_i_i_0_i_reg_473(15),
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[14]\,
      O => icmp_ln890_5_fu_192_p2_carry_i_1_n_5
    );
icmp_ln890_5_fu_192_p2_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => agg_tmp2_i_i_0_i_reg_473(13),
      I1 => agg_tmp2_i_i_0_i_reg_473(12),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[13]\,
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[12]\,
      O => icmp_ln890_5_fu_192_p2_carry_i_10_n_5
    );
icmp_ln890_5_fu_192_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => agg_tmp2_i_i_0_i_reg_473(11),
      I1 => agg_tmp2_i_i_0_i_reg_473(10),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[11]\,
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[10]\,
      O => icmp_ln890_5_fu_192_p2_carry_i_11_n_5
    );
icmp_ln890_5_fu_192_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => agg_tmp2_i_i_0_i_reg_473(9),
      I1 => agg_tmp2_i_i_0_i_reg_473(8),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[9]\,
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[8]\,
      O => icmp_ln890_5_fu_192_p2_carry_i_12_n_5
    );
icmp_ln890_5_fu_192_p2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => agg_tmp2_i_i_0_i_reg_473(7),
      I1 => agg_tmp2_i_i_0_i_reg_473(6),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[7]\,
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[6]\,
      O => icmp_ln890_5_fu_192_p2_carry_i_13_n_5
    );
icmp_ln890_5_fu_192_p2_carry_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => agg_tmp2_i_i_0_i_reg_473(5),
      I1 => agg_tmp2_i_i_0_i_reg_473(4),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[5]\,
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[4]\,
      O => icmp_ln890_5_fu_192_p2_carry_i_14_n_5
    );
icmp_ln890_5_fu_192_p2_carry_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => agg_tmp2_i_i_0_i_reg_473(3),
      I1 => agg_tmp2_i_i_0_i_reg_473(2),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[3]\,
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[2]\,
      O => icmp_ln890_5_fu_192_p2_carry_i_15_n_5
    );
icmp_ln890_5_fu_192_p2_carry_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => agg_tmp2_i_i_0_i_reg_473(1),
      I1 => agg_tmp2_i_i_0_i_reg_473(0),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[1]\,
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[0]\,
      O => icmp_ln890_5_fu_192_p2_carry_i_16_n_5
    );
icmp_ln890_5_fu_192_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[13]\,
      I1 => agg_tmp2_i_i_0_i_reg_473(12),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[12]\,
      I3 => agg_tmp2_i_i_0_i_reg_473(13),
      O => icmp_ln890_5_fu_192_p2_carry_i_2_n_5
    );
icmp_ln890_5_fu_192_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[11]\,
      I1 => agg_tmp2_i_i_0_i_reg_473(10),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[10]\,
      I3 => agg_tmp2_i_i_0_i_reg_473(11),
      O => icmp_ln890_5_fu_192_p2_carry_i_3_n_5
    );
icmp_ln890_5_fu_192_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[9]\,
      I1 => agg_tmp2_i_i_0_i_reg_473(8),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[8]\,
      I3 => agg_tmp2_i_i_0_i_reg_473(9),
      O => icmp_ln890_5_fu_192_p2_carry_i_4_n_5
    );
icmp_ln890_5_fu_192_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[7]\,
      I1 => agg_tmp2_i_i_0_i_reg_473(6),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[6]\,
      I3 => agg_tmp2_i_i_0_i_reg_473(7),
      O => icmp_ln890_5_fu_192_p2_carry_i_5_n_5
    );
icmp_ln890_5_fu_192_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[5]\,
      I1 => agg_tmp2_i_i_0_i_reg_473(4),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[4]\,
      I3 => agg_tmp2_i_i_0_i_reg_473(5),
      O => icmp_ln890_5_fu_192_p2_carry_i_6_n_5
    );
icmp_ln890_5_fu_192_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[3]\,
      I1 => agg_tmp2_i_i_0_i_reg_473(2),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[2]\,
      I3 => agg_tmp2_i_i_0_i_reg_473(3),
      O => icmp_ln890_5_fu_192_p2_carry_i_7_n_5
    );
icmp_ln890_5_fu_192_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[1]\,
      I1 => agg_tmp2_i_i_0_i_reg_473(0),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[0]\,
      I3 => agg_tmp2_i_i_0_i_reg_473(1),
      O => icmp_ln890_5_fu_192_p2_carry_i_8_n_5
    );
icmp_ln890_5_fu_192_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => agg_tmp2_i_i_0_i_reg_473(15),
      I1 => agg_tmp2_i_i_0_i_reg_473(14),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[15]\,
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[14]\,
      O => icmp_ln890_5_fu_192_p2_carry_i_9_n_5
    );
icmp_ln890_6_fu_216_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7150"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[15]\,
      I1 => agg_tmp139_0_i_reg_485(14),
      I2 => agg_tmp139_0_i_reg_485(15),
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[14]\,
      O => icmp_ln890_6_fu_216_p2_carry_i_1_n_5
    );
icmp_ln890_6_fu_216_p2_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => agg_tmp139_0_i_reg_485(13),
      I1 => agg_tmp139_0_i_reg_485(12),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[13]\,
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[12]\,
      O => icmp_ln890_6_fu_216_p2_carry_i_10_n_5
    );
icmp_ln890_6_fu_216_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => agg_tmp139_0_i_reg_485(11),
      I1 => agg_tmp139_0_i_reg_485(10),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[11]\,
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[10]\,
      O => icmp_ln890_6_fu_216_p2_carry_i_11_n_5
    );
icmp_ln890_6_fu_216_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => agg_tmp139_0_i_reg_485(9),
      I1 => agg_tmp139_0_i_reg_485(8),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[9]\,
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[8]\,
      O => icmp_ln890_6_fu_216_p2_carry_i_12_n_5
    );
icmp_ln890_6_fu_216_p2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => agg_tmp139_0_i_reg_485(7),
      I1 => agg_tmp139_0_i_reg_485(6),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[7]\,
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[6]\,
      O => icmp_ln890_6_fu_216_p2_carry_i_13_n_5
    );
icmp_ln890_6_fu_216_p2_carry_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => agg_tmp139_0_i_reg_485(5),
      I1 => agg_tmp139_0_i_reg_485(4),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[5]\,
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[4]\,
      O => icmp_ln890_6_fu_216_p2_carry_i_14_n_5
    );
icmp_ln890_6_fu_216_p2_carry_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => agg_tmp139_0_i_reg_485(3),
      I1 => agg_tmp139_0_i_reg_485(2),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[3]\,
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[2]\,
      O => icmp_ln890_6_fu_216_p2_carry_i_15_n_5
    );
icmp_ln890_6_fu_216_p2_carry_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => agg_tmp139_0_i_reg_485(1),
      I1 => agg_tmp139_0_i_reg_485(0),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[1]\,
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[0]\,
      O => icmp_ln890_6_fu_216_p2_carry_i_16_n_5
    );
icmp_ln890_6_fu_216_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[13]\,
      I1 => agg_tmp139_0_i_reg_485(12),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[12]\,
      I3 => agg_tmp139_0_i_reg_485(13),
      O => icmp_ln890_6_fu_216_p2_carry_i_2_n_5
    );
icmp_ln890_6_fu_216_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[11]\,
      I1 => agg_tmp139_0_i_reg_485(10),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[10]\,
      I3 => agg_tmp139_0_i_reg_485(11),
      O => icmp_ln890_6_fu_216_p2_carry_i_3_n_5
    );
icmp_ln890_6_fu_216_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[9]\,
      I1 => agg_tmp139_0_i_reg_485(8),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[8]\,
      I3 => agg_tmp139_0_i_reg_485(9),
      O => icmp_ln890_6_fu_216_p2_carry_i_4_n_5
    );
icmp_ln890_6_fu_216_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[7]\,
      I1 => agg_tmp139_0_i_reg_485(6),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[6]\,
      I3 => agg_tmp139_0_i_reg_485(7),
      O => icmp_ln890_6_fu_216_p2_carry_i_5_n_5
    );
icmp_ln890_6_fu_216_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[5]\,
      I1 => agg_tmp139_0_i_reg_485(4),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[4]\,
      I3 => agg_tmp139_0_i_reg_485(5),
      O => icmp_ln890_6_fu_216_p2_carry_i_6_n_5
    );
icmp_ln890_6_fu_216_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[3]\,
      I1 => agg_tmp139_0_i_reg_485(2),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[2]\,
      I3 => agg_tmp139_0_i_reg_485(3),
      O => icmp_ln890_6_fu_216_p2_carry_i_7_n_5
    );
icmp_ln890_6_fu_216_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[1]\,
      I1 => agg_tmp139_0_i_reg_485(0),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[0]\,
      I3 => agg_tmp139_0_i_reg_485(1),
      O => icmp_ln890_6_fu_216_p2_carry_i_8_n_5
    );
icmp_ln890_6_fu_216_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => agg_tmp139_0_i_reg_485(15),
      I1 => agg_tmp139_0_i_reg_485(14),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[15]\,
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[14]\,
      O => icmp_ln890_6_fu_216_p2_carry_i_9_n_5
    );
icmp_ln890_7_fu_222_p2_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C0C4F04"
    )
        port map (
      I0 => l20_buf_V_2_reg_942(14),
      I1 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[14]\,
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[15]\,
      I3 => l20_buf_V_2_reg_942(15),
      I4 => \^q\(1),
      O => icmp_ln890_7_fu_222_p2_carry_i_1_n_5
    );
icmp_ln890_7_fu_222_p2_carry_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080402F1"
    )
        port map (
      I0 => l20_buf_V_2_reg_942(12),
      I1 => l20_buf_V_2_reg_942(13),
      I2 => \^q\(1),
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[12]\,
      I4 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[13]\,
      O => icmp_ln890_7_fu_222_p2_carry_i_10_n_5
    );
icmp_ln890_7_fu_222_p2_carry_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080402F1"
    )
        port map (
      I0 => l20_buf_V_2_reg_942(10),
      I1 => l20_buf_V_2_reg_942(11),
      I2 => \^q\(1),
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[10]\,
      I4 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[11]\,
      O => icmp_ln890_7_fu_222_p2_carry_i_11_n_5
    );
icmp_ln890_7_fu_222_p2_carry_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080402F1"
    )
        port map (
      I0 => l20_buf_V_2_reg_942(8),
      I1 => l20_buf_V_2_reg_942(9),
      I2 => \^q\(1),
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[8]\,
      I4 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[9]\,
      O => icmp_ln890_7_fu_222_p2_carry_i_12_n_5
    );
icmp_ln890_7_fu_222_p2_carry_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080402F1"
    )
        port map (
      I0 => l20_buf_V_2_reg_942(6),
      I1 => l20_buf_V_2_reg_942(7),
      I2 => \^q\(1),
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[6]\,
      I4 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[7]\,
      O => icmp_ln890_7_fu_222_p2_carry_i_13_n_5
    );
icmp_ln890_7_fu_222_p2_carry_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080402F1"
    )
        port map (
      I0 => l20_buf_V_2_reg_942(4),
      I1 => l20_buf_V_2_reg_942(5),
      I2 => \^q\(1),
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[4]\,
      I4 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[5]\,
      O => icmp_ln890_7_fu_222_p2_carry_i_14_n_5
    );
icmp_ln890_7_fu_222_p2_carry_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080402F1"
    )
        port map (
      I0 => l20_buf_V_2_reg_942(2),
      I1 => l20_buf_V_2_reg_942(3),
      I2 => \^q\(1),
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[2]\,
      I4 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[3]\,
      O => icmp_ln890_7_fu_222_p2_carry_i_15_n_5
    );
icmp_ln890_7_fu_222_p2_carry_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080402F1"
    )
        port map (
      I0 => l20_buf_V_2_reg_942(0),
      I1 => l20_buf_V_2_reg_942(1),
      I2 => \^q\(1),
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[0]\,
      I4 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[1]\,
      O => icmp_ln890_7_fu_222_p2_carry_i_16_n_5
    );
icmp_ln890_7_fu_222_p2_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE08EEAE"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[13]\,
      I1 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[12]\,
      I2 => l20_buf_V_2_reg_942(12),
      I3 => \^q\(1),
      I4 => l20_buf_V_2_reg_942(13),
      O => icmp_ln890_7_fu_222_p2_carry_i_2_n_5
    );
icmp_ln890_7_fu_222_p2_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE08EEAE"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[11]\,
      I1 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[10]\,
      I2 => l20_buf_V_2_reg_942(10),
      I3 => \^q\(1),
      I4 => l20_buf_V_2_reg_942(11),
      O => icmp_ln890_7_fu_222_p2_carry_i_3_n_5
    );
icmp_ln890_7_fu_222_p2_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE08EEAE"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[9]\,
      I1 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[8]\,
      I2 => l20_buf_V_2_reg_942(8),
      I3 => \^q\(1),
      I4 => l20_buf_V_2_reg_942(9),
      O => icmp_ln890_7_fu_222_p2_carry_i_4_n_5
    );
icmp_ln890_7_fu_222_p2_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE08EEAE"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[7]\,
      I1 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[6]\,
      I2 => l20_buf_V_2_reg_942(6),
      I3 => \^q\(1),
      I4 => l20_buf_V_2_reg_942(7),
      O => icmp_ln890_7_fu_222_p2_carry_i_5_n_5
    );
icmp_ln890_7_fu_222_p2_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE08EEAE"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[5]\,
      I1 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[4]\,
      I2 => l20_buf_V_2_reg_942(4),
      I3 => \^q\(1),
      I4 => l20_buf_V_2_reg_942(5),
      O => icmp_ln890_7_fu_222_p2_carry_i_6_n_5
    );
icmp_ln890_7_fu_222_p2_carry_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE08EEAE"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[3]\,
      I1 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[2]\,
      I2 => l20_buf_V_2_reg_942(2),
      I3 => \^q\(1),
      I4 => l20_buf_V_2_reg_942(3),
      O => icmp_ln890_7_fu_222_p2_carry_i_7_n_5
    );
icmp_ln890_7_fu_222_p2_carry_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE08EEAE"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[1]\,
      I1 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[0]\,
      I2 => l20_buf_V_2_reg_942(0),
      I3 => \^q\(1),
      I4 => l20_buf_V_2_reg_942(1),
      O => icmp_ln890_7_fu_222_p2_carry_i_8_n_5
    );
icmp_ln890_7_fu_222_p2_carry_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080204F1"
    )
        port map (
      I0 => l20_buf_V_2_reg_942(15),
      I1 => l20_buf_V_2_reg_942(14),
      I2 => \^q\(1),
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[14]\,
      I4 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[15]\,
      O => icmp_ln890_7_fu_222_p2_carry_i_9_n_5
    );
icmp_ln890_fu_120_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[14]\,
      I1 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[15]\,
      O => icmp_ln890_fu_120_p2_carry_i_1_n_5
    );
icmp_ln890_fu_120_p2_carry_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[13]\,
      I1 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[12]\,
      O => icmp_ln890_fu_120_p2_carry_i_10_n_5
    );
icmp_ln890_fu_120_p2_carry_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[11]\,
      I1 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[10]\,
      O => icmp_ln890_fu_120_p2_carry_i_11_n_5
    );
icmp_ln890_fu_120_p2_carry_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[9]\,
      I1 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[8]\,
      O => icmp_ln890_fu_120_p2_carry_i_12_n_5
    );
icmp_ln890_fu_120_p2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => low_threshold_read_reg_826(7),
      I1 => low_threshold_read_reg_826(6),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[7]\,
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[6]\,
      O => icmp_ln890_fu_120_p2_carry_i_13_n_5
    );
icmp_ln890_fu_120_p2_carry_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => low_threshold_read_reg_826(5),
      I1 => low_threshold_read_reg_826(4),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[5]\,
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[4]\,
      O => icmp_ln890_fu_120_p2_carry_i_14_n_5
    );
icmp_ln890_fu_120_p2_carry_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => low_threshold_read_reg_826(3),
      I1 => low_threshold_read_reg_826(2),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[3]\,
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[2]\,
      O => icmp_ln890_fu_120_p2_carry_i_15_n_5
    );
icmp_ln890_fu_120_p2_carry_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => low_threshold_read_reg_826(1),
      I1 => low_threshold_read_reg_826(0),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[1]\,
      I3 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[0]\,
      O => icmp_ln890_fu_120_p2_carry_i_16_n_5
    );
icmp_ln890_fu_120_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[12]\,
      I1 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[13]\,
      O => icmp_ln890_fu_120_p2_carry_i_2_n_5
    );
icmp_ln890_fu_120_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[10]\,
      I1 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[11]\,
      O => icmp_ln890_fu_120_p2_carry_i_3_n_5
    );
icmp_ln890_fu_120_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[8]\,
      I1 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[9]\,
      O => icmp_ln890_fu_120_p2_carry_i_4_n_5
    );
icmp_ln890_fu_120_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[7]\,
      I1 => low_threshold_read_reg_826(6),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[6]\,
      I3 => low_threshold_read_reg_826(7),
      O => icmp_ln890_fu_120_p2_carry_i_5_n_5
    );
icmp_ln890_fu_120_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[5]\,
      I1 => low_threshold_read_reg_826(4),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[4]\,
      I3 => low_threshold_read_reg_826(5),
      O => icmp_ln890_fu_120_p2_carry_i_6_n_5
    );
icmp_ln890_fu_120_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[3]\,
      I1 => low_threshold_read_reg_826(2),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[2]\,
      I3 => low_threshold_read_reg_826(3),
      O => icmp_ln890_fu_120_p2_carry_i_7_n_5
    );
icmp_ln890_fu_120_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[1]\,
      I1 => low_threshold_read_reg_826(0),
      I2 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[0]\,
      I3 => low_threshold_read_reg_826(1),
      O => icmp_ln890_fu_120_p2_carry_i_8_n_5
    );
icmp_ln890_fu_120_p2_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[14]\,
      I1 => \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[15]\,
      O => icmp_ln890_fu_120_p2_carry_i_9_n_5
    );
\l00_buf_V_2_reg_930_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_V_2_reg_9300,
      D => ap_return(0),
      Q => l00_buf_V_2_reg_930(0),
      R => '0'
    );
\l00_buf_V_2_reg_930_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_V_2_reg_9300,
      D => ap_return(10),
      Q => l00_buf_V_2_reg_930(10),
      R => '0'
    );
\l00_buf_V_2_reg_930_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_V_2_reg_9300,
      D => ap_return(11),
      Q => l00_buf_V_2_reg_930(11),
      R => '0'
    );
\l00_buf_V_2_reg_930_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_V_2_reg_9300,
      D => ap_return(12),
      Q => l00_buf_V_2_reg_930(12),
      R => '0'
    );
\l00_buf_V_2_reg_930_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_V_2_reg_9300,
      D => ap_return(13),
      Q => l00_buf_V_2_reg_930(13),
      R => '0'
    );
\l00_buf_V_2_reg_930_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_V_2_reg_9300,
      D => ap_return(14),
      Q => l00_buf_V_2_reg_930(14),
      R => '0'
    );
\l00_buf_V_2_reg_930_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_V_2_reg_9300,
      D => ap_return(15),
      Q => l00_buf_V_2_reg_930(15),
      R => '0'
    );
\l00_buf_V_2_reg_930_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_V_2_reg_9300,
      D => ap_return(1),
      Q => l00_buf_V_2_reg_930(1),
      R => '0'
    );
\l00_buf_V_2_reg_930_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_V_2_reg_9300,
      D => ap_return(2),
      Q => l00_buf_V_2_reg_930(2),
      R => '0'
    );
\l00_buf_V_2_reg_930_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_V_2_reg_9300,
      D => ap_return(3),
      Q => l00_buf_V_2_reg_930(3),
      R => '0'
    );
\l00_buf_V_2_reg_930_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_V_2_reg_9300,
      D => ap_return(4),
      Q => l00_buf_V_2_reg_930(4),
      R => '0'
    );
\l00_buf_V_2_reg_930_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_V_2_reg_9300,
      D => ap_return(5),
      Q => l00_buf_V_2_reg_930(5),
      R => '0'
    );
\l00_buf_V_2_reg_930_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_V_2_reg_9300,
      D => ap_return(6),
      Q => l00_buf_V_2_reg_930(6),
      R => '0'
    );
\l00_buf_V_2_reg_930_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_V_2_reg_9300,
      D => ap_return(7),
      Q => l00_buf_V_2_reg_930(7),
      R => '0'
    );
\l00_buf_V_2_reg_930_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_V_2_reg_9300,
      D => ap_return(8),
      Q => l00_buf_V_2_reg_930(8),
      R => '0'
    );
\l00_buf_V_2_reg_930_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_V_2_reg_9300,
      D => ap_return(9),
      Q => l00_buf_V_2_reg_930(9),
      R => '0'
    );
\l10_buf_V_2_reg_936[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080808080008"
    )
        port map (
      I0 => angle_V_1_U_n_14,
      I1 => ap_enable_reg_pp1_iter3_reg_n_5,
      I2 => icmp_ln882_1_reg_896_pp1_iter2_reg,
      I3 => ap_enable_reg_pp1_iter4_reg_n_5,
      I4 => icmp_ln874_4_reg_926_pp1_iter3_reg,
      I5 => nms_mat_data_full_n,
      O => l00_buf_V_2_reg_9300
    );
\l10_buf_V_2_reg_936_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_V_2_reg_9300,
      D => I3(0),
      Q => l10_buf_V_2_reg_936(0),
      R => '0'
    );
\l10_buf_V_2_reg_936_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_V_2_reg_9300,
      D => I3(10),
      Q => l10_buf_V_2_reg_936(10),
      R => '0'
    );
\l10_buf_V_2_reg_936_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_V_2_reg_9300,
      D => I3(11),
      Q => l10_buf_V_2_reg_936(11),
      R => '0'
    );
\l10_buf_V_2_reg_936_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_V_2_reg_9300,
      D => I3(12),
      Q => l10_buf_V_2_reg_936(12),
      R => '0'
    );
\l10_buf_V_2_reg_936_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_V_2_reg_9300,
      D => I3(13),
      Q => l10_buf_V_2_reg_936(13),
      R => '0'
    );
\l10_buf_V_2_reg_936_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_V_2_reg_9300,
      D => I3(14),
      Q => l10_buf_V_2_reg_936(14),
      R => '0'
    );
\l10_buf_V_2_reg_936_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_V_2_reg_9300,
      D => I3(15),
      Q => l10_buf_V_2_reg_936(15),
      R => '0'
    );
\l10_buf_V_2_reg_936_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_V_2_reg_9300,
      D => I3(1),
      Q => l10_buf_V_2_reg_936(1),
      R => '0'
    );
\l10_buf_V_2_reg_936_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_V_2_reg_9300,
      D => I3(2),
      Q => l10_buf_V_2_reg_936(2),
      R => '0'
    );
\l10_buf_V_2_reg_936_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_V_2_reg_9300,
      D => I3(3),
      Q => l10_buf_V_2_reg_936(3),
      R => '0'
    );
\l10_buf_V_2_reg_936_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_V_2_reg_9300,
      D => I3(4),
      Q => l10_buf_V_2_reg_936(4),
      R => '0'
    );
\l10_buf_V_2_reg_936_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_V_2_reg_9300,
      D => I3(5),
      Q => l10_buf_V_2_reg_936(5),
      R => '0'
    );
\l10_buf_V_2_reg_936_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_V_2_reg_9300,
      D => I3(6),
      Q => l10_buf_V_2_reg_936(6),
      R => '0'
    );
\l10_buf_V_2_reg_936_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_V_2_reg_9300,
      D => I3(7),
      Q => l10_buf_V_2_reg_936(7),
      R => '0'
    );
\l10_buf_V_2_reg_936_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_V_2_reg_9300,
      D => I3(8),
      Q => l10_buf_V_2_reg_936(8),
      R => '0'
    );
\l10_buf_V_2_reg_936_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_V_2_reg_9300,
      D => I3(9),
      Q => l10_buf_V_2_reg_936(9),
      R => '0'
    );
\l20_buf_V_2_reg_942_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_V_2_reg_9300,
      D => I4(0),
      Q => l20_buf_V_2_reg_942(0),
      R => '0'
    );
\l20_buf_V_2_reg_942_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_V_2_reg_9300,
      D => I4(10),
      Q => l20_buf_V_2_reg_942(10),
      R => '0'
    );
\l20_buf_V_2_reg_942_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_V_2_reg_9300,
      D => I4(11),
      Q => l20_buf_V_2_reg_942(11),
      R => '0'
    );
\l20_buf_V_2_reg_942_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_V_2_reg_9300,
      D => I4(12),
      Q => l20_buf_V_2_reg_942(12),
      R => '0'
    );
\l20_buf_V_2_reg_942_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_V_2_reg_9300,
      D => I4(13),
      Q => l20_buf_V_2_reg_942(13),
      R => '0'
    );
\l20_buf_V_2_reg_942_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_V_2_reg_9300,
      D => I4(14),
      Q => l20_buf_V_2_reg_942(14),
      R => '0'
    );
\l20_buf_V_2_reg_942_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_V_2_reg_9300,
      D => I4(15),
      Q => l20_buf_V_2_reg_942(15),
      R => '0'
    );
\l20_buf_V_2_reg_942_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_V_2_reg_9300,
      D => I4(1),
      Q => l20_buf_V_2_reg_942(1),
      R => '0'
    );
\l20_buf_V_2_reg_942_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_V_2_reg_9300,
      D => I4(2),
      Q => l20_buf_V_2_reg_942(2),
      R => '0'
    );
\l20_buf_V_2_reg_942_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_V_2_reg_9300,
      D => I4(3),
      Q => l20_buf_V_2_reg_942(3),
      R => '0'
    );
\l20_buf_V_2_reg_942_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_V_2_reg_9300,
      D => I4(4),
      Q => l20_buf_V_2_reg_942(4),
      R => '0'
    );
\l20_buf_V_2_reg_942_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_V_2_reg_9300,
      D => I4(5),
      Q => l20_buf_V_2_reg_942(5),
      R => '0'
    );
\l20_buf_V_2_reg_942_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_V_2_reg_9300,
      D => I4(6),
      Q => l20_buf_V_2_reg_942(6),
      R => '0'
    );
\l20_buf_V_2_reg_942_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_V_2_reg_9300,
      D => I4(7),
      Q => l20_buf_V_2_reg_942(7),
      R => '0'
    );
\l20_buf_V_2_reg_942_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_V_2_reg_9300,
      D => I4(8),
      Q => l20_buf_V_2_reg_942(8),
      R => '0'
    );
\l20_buf_V_2_reg_942_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_V_2_reg_9300,
      D => I4(9),
      Q => l20_buf_V_2_reg_942(9),
      R => '0'
    );
\low_threshold_read_reg_826[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => p_c1_empty_n,
      I2 => p_c_empty_n,
      I3 => xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_ap_start,
      I4 => start_for_xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_full_n,
      I5 => \^start_once_reg\,
      O => xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_high_threshold_read
    );
\low_threshold_read_reg_826_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_high_threshold_read,
      D => D(0),
      Q => low_threshold_read_reg_826(0),
      R => '0'
    );
\low_threshold_read_reg_826_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_high_threshold_read,
      D => D(1),
      Q => low_threshold_read_reg_826(1),
      R => '0'
    );
\low_threshold_read_reg_826_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_high_threshold_read,
      D => D(2),
      Q => low_threshold_read_reg_826(2),
      R => '0'
    );
\low_threshold_read_reg_826_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_high_threshold_read,
      D => D(3),
      Q => low_threshold_read_reg_826(3),
      R => '0'
    );
\low_threshold_read_reg_826_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_high_threshold_read,
      D => D(4),
      Q => low_threshold_read_reg_826(4),
      R => '0'
    );
\low_threshold_read_reg_826_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_high_threshold_read,
      D => D(5),
      Q => low_threshold_read_reg_826(5),
      R => '0'
    );
\low_threshold_read_reg_826_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_high_threshold_read,
      D => D(6),
      Q => low_threshold_read_reg_826(6),
      R => '0'
    );
\low_threshold_read_reg_826_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_high_threshold_read,
      D => D(7),
      Q => low_threshold_read_reg_826(7),
      R => '0'
    );
\mOutPtr[1]_i_3__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5155FFFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => ap_enable_reg_pp1_iter4_reg_n_5,
      I2 => icmp_ln874_4_reg_926_pp1_iter3_reg,
      I3 => angle_V_1_U_n_14,
      I4 => nms_mat_data_full_n,
      O => \ap_CS_fsm_reg[5]_0\
    );
mux_32_16_1_1_U78: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mux_32_16_1_1
     port map (
      D(15 downto 0) => ap_return(15 downto 0),
      DOUTBDOUT(15 downto 0) => buf_V_2_q1(15 downto 0),
      \l00_buf_V_2_reg_930_reg[0]\ => \empty_43_fu_124_reg_n_5_[1]\,
      \l00_buf_V_2_reg_930_reg[0]_0\ => \empty_43_fu_124_reg_n_5_[0]\,
      \l00_buf_V_2_reg_930_reg[15]\(15 downto 0) => buf_V_1_q1(15 downto 0),
      \l00_buf_V_2_reg_930_reg[15]_0\(15 downto 0) => buf_V_0_q1(15 downto 0)
    );
mux_32_16_1_1_U79: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mux_32_16_1_1_12
     port map (
      D(15 downto 0) => I3(15 downto 0),
      DOUTBDOUT(15 downto 0) => buf_V_2_q1(15 downto 0),
      empty_42_fu_120(1 downto 0) => empty_42_fu_120(1 downto 0),
      \l10_buf_V_2_reg_936_reg[15]\(15 downto 0) => buf_V_1_q1(15 downto 0),
      \l10_buf_V_2_reg_936_reg[15]_0\(15 downto 0) => buf_V_0_q1(15 downto 0)
    );
mux_32_16_1_1_U80: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mux_32_16_1_1_13
     port map (
      D(15 downto 0) => I4(15 downto 0),
      DOUTBDOUT(15 downto 0) => buf_V_2_q1(15 downto 0),
      empty_42_fu_120(0) => empty_42_fu_120(0),
      \l20_buf_V_2_reg_942_reg[0]\ => \empty_41_fu_116_reg_n_5_[0]\,
      \l20_buf_V_2_reg_942_reg[15]\(15 downto 0) => buf_V_1_q1(15 downto 0),
      \l20_buf_V_2_reg_942_reg[15]_0\(15 downto 0) => buf_V_0_q1(15 downto 0)
    );
\read_ind635_load_0372530_i_reg_375[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(1),
      I1 => nms_mat_data_full_n,
      I2 => \read_ind635_load_0372530_i_reg_375_reg_n_5_[0]\,
      O => \read_ind635_load_0372530_i_reg_375[0]_i_1_n_5\
    );
\read_ind635_load_0372530_i_reg_375_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \read_ind635_load_0372530_i_reg_375[0]_i_1_n_5\,
      Q => \read_ind635_load_0372530_i_reg_375_reg_n_5_[0]\,
      S => p_0_in0
    );
\start_once_reg_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBB000"
    )
        port map (
      I0 => \^empty_44_reg_351_reg[2]_0\,
      I1 => \^q\(0),
      I2 => xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_ap_start,
      I3 => start_for_xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_full_n,
      I4 => \^start_once_reg\,
      O => \start_once_reg_i_1__1_n_5\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \start_once_reg_i_1__1_n_5\,
      Q => \^start_once_reg\,
      R => SR(0)
    );
\trunc_ln213_reg_883_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in6_in,
      D => \sel0__0\(0),
      Q => trunc_ln213_reg_883(0),
      R => '0'
    );
\trunc_ln213_reg_883_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in6_in,
      D => \sel0__0\(1),
      Q => trunc_ln213_reg_883(1),
      R => '0'
    );
\trunc_ln214_reg_887_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in6_in,
      D => \read_ind635_load_0372530_i_reg_375_reg_n_5_[0]\,
      Q => \trunc_ln214_reg_887_reg_n_5_[0]\,
      R => '0'
    );
\trunc_ln230_reg_891[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \trunc_ln230_reg_891[0]_i_2_n_5\,
      O => p_1_in6_in
    );
\trunc_ln230_reg_891[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^empty_44_reg_351_reg[2]_0\,
      I1 => \^q\(0),
      O => \trunc_ln230_reg_891[0]_i_2_n_5\
    );
\trunc_ln230_reg_891_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in6_in,
      D => write_ind628_load_0374529_i_reg_387_reg(0),
      Q => trunc_ln230_reg_891,
      R => '0'
    );
\write_ind628_load_0374529_i_reg_387[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_ind628_load_0374529_i_reg_387_reg(0),
      O => add_ln695_3_fu_772_p2(0)
    );
\write_ind628_load_0374529_i_reg_387[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \write_ind628_load_0374529_i_reg_387_reg__0\(9),
      I1 => \write_ind628_load_0374529_i_reg_387_reg__0\(7),
      I2 => \write_ind628_load_0374529_i_reg_387[10]_i_2_n_5\,
      I3 => \write_ind628_load_0374529_i_reg_387_reg__0\(6),
      I4 => \write_ind628_load_0374529_i_reg_387_reg__0\(8),
      I5 => \write_ind628_load_0374529_i_reg_387_reg__0\(10),
      O => add_ln695_3_fu_772_p2(10)
    );
\write_ind628_load_0374529_i_reg_387[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \write_ind628_load_0374529_i_reg_387_reg__0\(4),
      I1 => \write_ind628_load_0374529_i_reg_387_reg__0\(2),
      I2 => write_ind628_load_0374529_i_reg_387_reg(0),
      I3 => \write_ind628_load_0374529_i_reg_387_reg__0\(1),
      I4 => \write_ind628_load_0374529_i_reg_387_reg__0\(3),
      I5 => \write_ind628_load_0374529_i_reg_387_reg__0\(5),
      O => \write_ind628_load_0374529_i_reg_387[10]_i_2_n_5\
    );
\write_ind628_load_0374529_i_reg_387[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \write_ind628_load_0374529_i_reg_387[12]_i_5_n_5\,
      I1 => \write_ind628_load_0374529_i_reg_387_reg__0\(11),
      O => add_ln695_3_fu_772_p2(11)
    );
\write_ind628_load_0374529_i_reg_387[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \write_ind628_load_0374529_i_reg_387[12]_i_3_n_5\,
      I1 => write_ind628_load_0374529_i_reg_387_reg(0),
      I2 => nms_mat_data_full_n,
      I3 => \^q\(1),
      I4 => \write_ind628_load_0374529_i_reg_387[12]_i_4_n_5\,
      I5 => p_0_in0,
      O => \write_ind628_load_0374529_i_reg_387[12]_i_1_n_5\
    );
\write_ind628_load_0374529_i_reg_387[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \write_ind628_load_0374529_i_reg_387_reg__0\(11),
      I1 => \write_ind628_load_0374529_i_reg_387[12]_i_5_n_5\,
      I2 => \write_ind628_load_0374529_i_reg_387_reg__0\(12),
      O => add_ln695_3_fu_772_p2(12)
    );
\write_ind628_load_0374529_i_reg_387[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \write_ind628_load_0374529_i_reg_387_reg__0\(3),
      I1 => \write_ind628_load_0374529_i_reg_387_reg__0\(4),
      I2 => \write_ind628_load_0374529_i_reg_387_reg__0\(1),
      I3 => \write_ind628_load_0374529_i_reg_387_reg__0\(2),
      I4 => \write_ind628_load_0374529_i_reg_387_reg__0\(6),
      I5 => \write_ind628_load_0374529_i_reg_387_reg__0\(5),
      O => \write_ind628_load_0374529_i_reg_387[12]_i_3_n_5\
    );
\write_ind628_load_0374529_i_reg_387[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \write_ind628_load_0374529_i_reg_387_reg__0\(9),
      I1 => \write_ind628_load_0374529_i_reg_387_reg__0\(10),
      I2 => \write_ind628_load_0374529_i_reg_387_reg__0\(7),
      I3 => \write_ind628_load_0374529_i_reg_387_reg__0\(8),
      I4 => \write_ind628_load_0374529_i_reg_387_reg__0\(12),
      I5 => \write_ind628_load_0374529_i_reg_387_reg__0\(11),
      O => \write_ind628_load_0374529_i_reg_387[12]_i_4_n_5\
    );
\write_ind628_load_0374529_i_reg_387[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \write_ind628_load_0374529_i_reg_387_reg__0\(9),
      I1 => \write_ind628_load_0374529_i_reg_387_reg__0\(7),
      I2 => \write_ind628_load_0374529_i_reg_387[10]_i_2_n_5\,
      I3 => \write_ind628_load_0374529_i_reg_387_reg__0\(6),
      I4 => \write_ind628_load_0374529_i_reg_387_reg__0\(8),
      I5 => \write_ind628_load_0374529_i_reg_387_reg__0\(10),
      O => \write_ind628_load_0374529_i_reg_387[12]_i_5_n_5\
    );
\write_ind628_load_0374529_i_reg_387[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_ind628_load_0374529_i_reg_387_reg(0),
      I1 => \write_ind628_load_0374529_i_reg_387_reg__0\(1),
      O => add_ln695_3_fu_772_p2(1)
    );
\write_ind628_load_0374529_i_reg_387[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \write_ind628_load_0374529_i_reg_387_reg__0\(1),
      I1 => write_ind628_load_0374529_i_reg_387_reg(0),
      I2 => \write_ind628_load_0374529_i_reg_387_reg__0\(2),
      O => add_ln695_3_fu_772_p2(2)
    );
\write_ind628_load_0374529_i_reg_387[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \write_ind628_load_0374529_i_reg_387_reg__0\(2),
      I1 => write_ind628_load_0374529_i_reg_387_reg(0),
      I2 => \write_ind628_load_0374529_i_reg_387_reg__0\(1),
      I3 => \write_ind628_load_0374529_i_reg_387_reg__0\(3),
      O => add_ln695_3_fu_772_p2(3)
    );
\write_ind628_load_0374529_i_reg_387[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \write_ind628_load_0374529_i_reg_387_reg__0\(3),
      I1 => \write_ind628_load_0374529_i_reg_387_reg__0\(1),
      I2 => write_ind628_load_0374529_i_reg_387_reg(0),
      I3 => \write_ind628_load_0374529_i_reg_387_reg__0\(2),
      I4 => \write_ind628_load_0374529_i_reg_387_reg__0\(4),
      O => add_ln695_3_fu_772_p2(4)
    );
\write_ind628_load_0374529_i_reg_387[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \write_ind628_load_0374529_i_reg_387_reg__0\(4),
      I1 => \write_ind628_load_0374529_i_reg_387_reg__0\(2),
      I2 => write_ind628_load_0374529_i_reg_387_reg(0),
      I3 => \write_ind628_load_0374529_i_reg_387_reg__0\(1),
      I4 => \write_ind628_load_0374529_i_reg_387_reg__0\(3),
      I5 => \write_ind628_load_0374529_i_reg_387_reg__0\(5),
      O => add_ln695_3_fu_772_p2(5)
    );
\write_ind628_load_0374529_i_reg_387[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \write_ind628_load_0374529_i_reg_387[10]_i_2_n_5\,
      I1 => \write_ind628_load_0374529_i_reg_387_reg__0\(6),
      O => add_ln695_3_fu_772_p2(6)
    );
\write_ind628_load_0374529_i_reg_387[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \write_ind628_load_0374529_i_reg_387_reg__0\(6),
      I1 => \write_ind628_load_0374529_i_reg_387[10]_i_2_n_5\,
      I2 => \write_ind628_load_0374529_i_reg_387_reg__0\(7),
      O => add_ln695_3_fu_772_p2(7)
    );
\write_ind628_load_0374529_i_reg_387[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \write_ind628_load_0374529_i_reg_387_reg__0\(7),
      I1 => \write_ind628_load_0374529_i_reg_387[10]_i_2_n_5\,
      I2 => \write_ind628_load_0374529_i_reg_387_reg__0\(6),
      I3 => \write_ind628_load_0374529_i_reg_387_reg__0\(8),
      O => add_ln695_3_fu_772_p2(8)
    );
\write_ind628_load_0374529_i_reg_387[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => \write_ind628_load_0374529_i_reg_387_reg__0\(8),
      I1 => \write_ind628_load_0374529_i_reg_387_reg__0\(6),
      I2 => \write_ind628_load_0374529_i_reg_387[10]_i_2_n_5\,
      I3 => \write_ind628_load_0374529_i_reg_387_reg__0\(7),
      I4 => \write_ind628_load_0374529_i_reg_387_reg__0\(9),
      O => add_ln695_3_fu_772_p2(9)
    );
\write_ind628_load_0374529_i_reg_387_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln695_3_fu_772_p2(0),
      Q => write_ind628_load_0374529_i_reg_387_reg(0),
      R => \write_ind628_load_0374529_i_reg_387[12]_i_1_n_5\
    );
\write_ind628_load_0374529_i_reg_387_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln695_3_fu_772_p2(10),
      Q => \write_ind628_load_0374529_i_reg_387_reg__0\(10),
      R => \write_ind628_load_0374529_i_reg_387[12]_i_1_n_5\
    );
\write_ind628_load_0374529_i_reg_387_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln695_3_fu_772_p2(11),
      Q => \write_ind628_load_0374529_i_reg_387_reg__0\(11),
      R => \write_ind628_load_0374529_i_reg_387[12]_i_1_n_5\
    );
\write_ind628_load_0374529_i_reg_387_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln695_3_fu_772_p2(12),
      Q => \write_ind628_load_0374529_i_reg_387_reg__0\(12),
      R => \write_ind628_load_0374529_i_reg_387[12]_i_1_n_5\
    );
\write_ind628_load_0374529_i_reg_387_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln695_3_fu_772_p2(1),
      Q => \write_ind628_load_0374529_i_reg_387_reg__0\(1),
      R => \write_ind628_load_0374529_i_reg_387[12]_i_1_n_5\
    );
\write_ind628_load_0374529_i_reg_387_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln695_3_fu_772_p2(2),
      Q => \write_ind628_load_0374529_i_reg_387_reg__0\(2),
      R => \write_ind628_load_0374529_i_reg_387[12]_i_1_n_5\
    );
\write_ind628_load_0374529_i_reg_387_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln695_3_fu_772_p2(3),
      Q => \write_ind628_load_0374529_i_reg_387_reg__0\(3),
      R => \write_ind628_load_0374529_i_reg_387[12]_i_1_n_5\
    );
\write_ind628_load_0374529_i_reg_387_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln695_3_fu_772_p2(4),
      Q => \write_ind628_load_0374529_i_reg_387_reg__0\(4),
      R => \write_ind628_load_0374529_i_reg_387[12]_i_1_n_5\
    );
\write_ind628_load_0374529_i_reg_387_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln695_3_fu_772_p2(5),
      Q => \write_ind628_load_0374529_i_reg_387_reg__0\(5),
      R => \write_ind628_load_0374529_i_reg_387[12]_i_1_n_5\
    );
\write_ind628_load_0374529_i_reg_387_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln695_3_fu_772_p2(6),
      Q => \write_ind628_load_0374529_i_reg_387_reg__0\(6),
      R => \write_ind628_load_0374529_i_reg_387[12]_i_1_n_5\
    );
\write_ind628_load_0374529_i_reg_387_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln695_3_fu_772_p2(7),
      Q => \write_ind628_load_0374529_i_reg_387_reg__0\(7),
      R => \write_ind628_load_0374529_i_reg_387[12]_i_1_n_5\
    );
\write_ind628_load_0374529_i_reg_387_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln695_3_fu_772_p2(8),
      Q => \write_ind628_load_0374529_i_reg_387_reg__0\(8),
      R => \write_ind628_load_0374529_i_reg_387[12]_i_1_n_5\
    );
\write_ind628_load_0374529_i_reg_387_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln695_3_fu_772_p2(9),
      Q => \write_ind628_load_0374529_i_reg_387_reg__0\(9),
      R => \write_ind628_load_0374529_i_reg_387[12]_i_1_n_5\
    );
\zext_ln324_reg_905[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444404"
    )
        port map (
      I0 => icmp_ln882_1_reg_896_pp1_iter1_reg,
      I1 => angle_V_1_U_n_14,
      I2 => ap_enable_reg_pp1_iter4_reg_n_5,
      I3 => icmp_ln874_4_reg_926_pp1_iter3_reg,
      I4 => nms_mat_data_full_n,
      O => icmp_ln874_4_reg_9260
    );
\zext_ln324_reg_905_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln874_4_reg_9260,
      D => empty_46_reg_399_pp1_iter1_reg(0),
      Q => \zext_ln324_reg_905_reg_n_5_[0]\,
      R => '0'
    );
\zext_ln324_reg_905_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln874_4_reg_9260,
      D => empty_46_reg_399_pp1_iter1_reg(10),
      Q => \zext_ln324_reg_905_reg_n_5_[10]\,
      R => '0'
    );
\zext_ln324_reg_905_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln874_4_reg_9260,
      D => empty_46_reg_399_pp1_iter1_reg(1),
      Q => \zext_ln324_reg_905_reg_n_5_[1]\,
      R => '0'
    );
\zext_ln324_reg_905_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln874_4_reg_9260,
      D => empty_46_reg_399_pp1_iter1_reg(2),
      Q => \zext_ln324_reg_905_reg_n_5_[2]\,
      R => '0'
    );
\zext_ln324_reg_905_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln874_4_reg_9260,
      D => empty_46_reg_399_pp1_iter1_reg(3),
      Q => \zext_ln324_reg_905_reg_n_5_[3]\,
      R => '0'
    );
\zext_ln324_reg_905_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln874_4_reg_9260,
      D => empty_46_reg_399_pp1_iter1_reg(4),
      Q => \zext_ln324_reg_905_reg_n_5_[4]\,
      R => '0'
    );
\zext_ln324_reg_905_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln874_4_reg_9260,
      D => empty_46_reg_399_pp1_iter1_reg(5),
      Q => \zext_ln324_reg_905_reg_n_5_[5]\,
      R => '0'
    );
\zext_ln324_reg_905_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln874_4_reg_9260,
      D => empty_46_reg_399_pp1_iter1_reg(6),
      Q => \zext_ln324_reg_905_reg_n_5_[6]\,
      R => '0'
    );
\zext_ln324_reg_905_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln874_4_reg_9260,
      D => empty_46_reg_399_pp1_iter1_reg(7),
      Q => \zext_ln324_reg_905_reg_n_5_[7]\,
      R => '0'
    );
\zext_ln324_reg_905_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln874_4_reg_9260,
      D => empty_46_reg_399_pp1_iter1_reg(8),
      Q => \zext_ln324_reg_905_reg_n_5_[8]\,
      R => '0'
    );
\zext_ln324_reg_905_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln874_4_reg_9260,
      D => empty_46_reg_399_pp1_iter1_reg(9),
      Q => \zext_ln324_reg_905_reg_n_5_[9]\,
      R => '0'
    );
\zext_ln538_reg_845[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880808088888888"
    )
        port map (
      I0 => buf_V_0_U_n_23,
      I1 => \ap_CS_fsm_reg_n_5_[1]\,
      I2 => \icmp_ln882_reg_836_reg_n_5_[0]\,
      I3 => magnitude_mat_data_empty_n,
      I4 => phase_mat_data_empty_n,
      I5 => ap_enable_reg_pp0_iter1_reg_n_5,
      O => zext_ln538_reg_845_reg0
    );
\zext_ln538_reg_845_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln538_reg_845_reg0,
      D => empty_reg_340_reg(0),
      Q => zext_ln538_reg_845_reg(0),
      R => '0'
    );
\zext_ln538_reg_845_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln538_reg_845_reg0,
      D => empty_reg_340_reg(10),
      Q => zext_ln538_reg_845_reg(10),
      R => '0'
    );
\zext_ln538_reg_845_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln538_reg_845_reg0,
      D => empty_reg_340_reg(1),
      Q => zext_ln538_reg_845_reg(1),
      R => '0'
    );
\zext_ln538_reg_845_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln538_reg_845_reg0,
      D => empty_reg_340_reg(2),
      Q => zext_ln538_reg_845_reg(2),
      R => '0'
    );
\zext_ln538_reg_845_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln538_reg_845_reg0,
      D => empty_reg_340_reg(3),
      Q => zext_ln538_reg_845_reg(3),
      R => '0'
    );
\zext_ln538_reg_845_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln538_reg_845_reg0,
      D => empty_reg_340_reg(4),
      Q => zext_ln538_reg_845_reg(4),
      R => '0'
    );
\zext_ln538_reg_845_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln538_reg_845_reg0,
      D => empty_reg_340_reg(5),
      Q => zext_ln538_reg_845_reg(5),
      R => '0'
    );
\zext_ln538_reg_845_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln538_reg_845_reg0,
      D => empty_reg_340_reg(6),
      Q => zext_ln538_reg_845_reg(6),
      R => '0'
    );
\zext_ln538_reg_845_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln538_reg_845_reg0,
      D => empty_reg_340_reg(7),
      Q => zext_ln538_reg_845_reg(7),
      R => '0'
    );
\zext_ln538_reg_845_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln538_reg_845_reg0,
      D => empty_reg_340_reg(8),
      Q => zext_ln538_reg_845_reg(8),
      R => '0'
    );
\zext_ln538_reg_845_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln538_reg_845_reg0,
      D => empty_reg_340_reg(9),
      Q => zext_ln538_reg_845_reg(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xfrgb2gray_1080_1920_s is
  port (
    P : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    pop : out STD_LOGIC;
    push : out STD_LOGIC;
    \icmp_ln23_reg_153_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout_valid_reg : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    xfrgb2gray_1080_1920_U0_ap_start : in STD_LOGIC;
    Loop_loop_height_proc1821_U0_rgb_img_src_data_write : in STD_LOGIC;
    ap_NS_fsm1 : in STD_LOGIC;
    empty_n : in STD_LOGIC;
    rgb_img_src_data_empty_n : in STD_LOGIC;
    gray_img_src_data_full_n : in STD_LOGIC;
    \usedw_reg[0]\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xfrgb2gray_1080_1920_s;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xfrgb2gray_1080_1920_s is
  signal \ap_CS_fsm[0]_i_1__6_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_2__4_n_5\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[2]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__4_n_5\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__6_n_5\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter6_i_1_n_5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter6_reg_n_5 : STD_LOGIC;
  signal grp_fu_129_ce : STD_LOGIC;
  signal icmp_ln23_fu_82_p2 : STD_LOGIC;
  signal \icmp_ln23_reg_153[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln23_reg_153[0]_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln23_reg_153[0]_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln23_reg_153[0]_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln23_reg_153[0]_i_6_n_5\ : STD_LOGIC;
  signal icmp_ln23_reg_153_pp0_iter1_reg : STD_LOGIC;
  signal \icmp_ln23_reg_153_pp0_iter4_reg_reg[0]_srl3_n_5\ : STD_LOGIC;
  signal icmp_ln23_reg_153_pp0_iter5_reg : STD_LOGIC;
  signal \icmp_ln23_reg_153_reg_n_5_[0]\ : STD_LOGIC;
  signal indvar_flatten_reg_65 : STD_LOGIC;
  signal indvar_flatten_reg_650 : STD_LOGIC;
  signal \indvar_flatten_reg_65[0]_i_4_n_5\ : STD_LOGIC;
  signal indvar_flatten_reg_65_reg : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \indvar_flatten_reg_65_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_65_reg[0]_i_3_n_11\ : STD_LOGIC;
  signal \indvar_flatten_reg_65_reg[0]_i_3_n_12\ : STD_LOGIC;
  signal \indvar_flatten_reg_65_reg[0]_i_3_n_13\ : STD_LOGIC;
  signal \indvar_flatten_reg_65_reg[0]_i_3_n_14\ : STD_LOGIC;
  signal \indvar_flatten_reg_65_reg[0]_i_3_n_15\ : STD_LOGIC;
  signal \indvar_flatten_reg_65_reg[0]_i_3_n_16\ : STD_LOGIC;
  signal \indvar_flatten_reg_65_reg[0]_i_3_n_17\ : STD_LOGIC;
  signal \indvar_flatten_reg_65_reg[0]_i_3_n_18\ : STD_LOGIC;
  signal \indvar_flatten_reg_65_reg[0]_i_3_n_19\ : STD_LOGIC;
  signal \indvar_flatten_reg_65_reg[0]_i_3_n_20\ : STD_LOGIC;
  signal \indvar_flatten_reg_65_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_65_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_65_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_65_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_65_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_65_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_65_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \indvar_flatten_reg_65_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \indvar_flatten_reg_65_reg[16]_i_1_n_16\ : STD_LOGIC;
  signal \indvar_flatten_reg_65_reg[16]_i_1_n_17\ : STD_LOGIC;
  signal \indvar_flatten_reg_65_reg[16]_i_1_n_18\ : STD_LOGIC;
  signal \indvar_flatten_reg_65_reg[16]_i_1_n_19\ : STD_LOGIC;
  signal \indvar_flatten_reg_65_reg[16]_i_1_n_20\ : STD_LOGIC;
  signal \indvar_flatten_reg_65_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_65_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_65_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \indvar_flatten_reg_65_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \indvar_flatten_reg_65_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \indvar_flatten_reg_65_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \indvar_flatten_reg_65_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \indvar_flatten_reg_65_reg[8]_i_1_n_16\ : STD_LOGIC;
  signal \indvar_flatten_reg_65_reg[8]_i_1_n_17\ : STD_LOGIC;
  signal \indvar_flatten_reg_65_reg[8]_i_1_n_18\ : STD_LOGIC;
  signal \indvar_flatten_reg_65_reg[8]_i_1_n_19\ : STD_LOGIC;
  signal \indvar_flatten_reg_65_reg[8]_i_1_n_20\ : STD_LOGIC;
  signal \indvar_flatten_reg_65_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_65_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_65_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_65_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_65_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_28 : STD_LOGIC;
  signal mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_9 : STD_LOGIC;
  signal mul_mul_8ns_15ns_22_4_1_U15_n_10 : STD_LOGIC;
  signal mul_mul_8ns_15ns_22_4_1_U15_n_11 : STD_LOGIC;
  signal mul_mul_8ns_15ns_22_4_1_U15_n_12 : STD_LOGIC;
  signal mul_mul_8ns_15ns_22_4_1_U15_n_13 : STD_LOGIC;
  signal mul_mul_8ns_15ns_22_4_1_U15_n_14 : STD_LOGIC;
  signal mul_mul_8ns_15ns_22_4_1_U15_n_15 : STD_LOGIC;
  signal mul_mul_8ns_15ns_22_4_1_U15_n_16 : STD_LOGIC;
  signal mul_mul_8ns_15ns_22_4_1_U15_n_17 : STD_LOGIC;
  signal mul_mul_8ns_15ns_22_4_1_U15_n_18 : STD_LOGIC;
  signal mul_mul_8ns_15ns_22_4_1_U15_n_19 : STD_LOGIC;
  signal mul_mul_8ns_15ns_22_4_1_U15_n_20 : STD_LOGIC;
  signal mul_mul_8ns_15ns_22_4_1_U15_n_21 : STD_LOGIC;
  signal mul_mul_8ns_15ns_22_4_1_U15_n_22 : STD_LOGIC;
  signal mul_mul_8ns_15ns_22_4_1_U15_n_23 : STD_LOGIC;
  signal mul_mul_8ns_15ns_22_4_1_U15_n_24 : STD_LOGIC;
  signal mul_mul_8ns_15ns_22_4_1_U15_n_25 : STD_LOGIC;
  signal mul_mul_8ns_15ns_22_4_1_U15_n_26 : STD_LOGIC;
  signal mul_mul_8ns_15ns_22_4_1_U15_n_5 : STD_LOGIC;
  signal mul_mul_8ns_15ns_22_4_1_U15_n_6 : STD_LOGIC;
  signal mul_mul_8ns_15ns_22_4_1_U15_n_7 : STD_LOGIC;
  signal mul_mul_8ns_15ns_22_4_1_U15_n_8 : STD_LOGIC;
  signal mul_mul_8ns_15ns_22_4_1_U15_n_9 : STD_LOGIC;
  signal \^pop\ : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  signal rgb_V_1_reg_162 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rgb_V_1_reg_1620 : STD_LOGIC;
  signal \NLW_indvar_flatten_reg_65_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_indvar_flatten_reg_65_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__8\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__6\ : label is "soft_lutpair418";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \icmp_ln23_reg_153_pp0_iter4_reg_reg[0]_srl3\ : label is "inst/\xfrgb2gray_1080_1920_U0/icmp_ln23_reg_153_pp0_iter4_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \icmp_ln23_reg_153_pp0_iter4_reg_reg[0]_srl3\ : label is "inst/\xfrgb2gray_1080_1920_U0/icmp_ln23_reg_153_pp0_iter4_reg_reg[0]_srl3 ";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_65_reg[0]_i_3\ : label is 16;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_65_reg[16]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_65_reg[8]_i_1\ : label is 16;
begin
  \ap_CS_fsm_reg[2]_0\(1 downto 0) <= \^ap_cs_fsm_reg[2]_0\(1 downto 0);
  pop <= \^pop\;
  push <= \^push\;
\ap_CS_fsm[0]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \^ap_cs_fsm_reg[2]_0\(1),
      I2 => xfrgb2gray_1080_1920_U0_ap_start,
      I3 => \^ap_cs_fsm_reg[2]_0\(0),
      O => \ap_CS_fsm[0]_i_1__6_n_5\
    );
\ap_CS_fsm[1]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FAC0"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2__4_n_5\,
      I1 => xfrgb2gray_1080_1920_U0_ap_start,
      I2 => \^ap_cs_fsm_reg[2]_0\(0),
      I3 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \ap_CS_fsm[2]_i_2__4_n_5\,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBBBBFFFFB0BB"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter5,
      I1 => ap_enable_reg_pp0_iter6_reg_n_5,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_28,
      I5 => \icmp_ln23_reg_153[0]_i_2_n_5\,
      O => \ap_CS_fsm[2]_i_2__4_n_5\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[0]_i_1__6_n_5\,
      Q => \^ap_cs_fsm_reg[2]_0\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \^ap_cs_fsm_reg[2]_0\(1),
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E000E0E0E0E0"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_rst_n,
      I3 => \icmp_ln23_reg_153[0]_i_2_n_5\,
      I4 => mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_28,
      I5 => ap_CS_fsm_pp0_stage0,
      O => \ap_enable_reg_pp0_iter0_i_1__4_n_5\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__4_n_5\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAC00000"
    )
        port map (
      I0 => \icmp_ln23_reg_153[0]_i_2_n_5\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_28,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter1_i_1__6_n_5\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__6_n_5\,
      Q => ap_enable_reg_pp0_iter1_reg_n_5,
      R => '0'
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter1_reg_n_5,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter3,
      Q => ap_enable_reg_pp0_iter4,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter4,
      Q => ap_enable_reg_pp0_iter5,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter6_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70FF700000000000"
    )
        port map (
      I0 => xfrgb2gray_1080_1920_U0_ap_start,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => ap_enable_reg_pp0_iter6_reg_n_5,
      I3 => mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_28,
      I4 => ap_enable_reg_pp0_iter5,
      I5 => ap_rst_n,
      O => ap_enable_reg_pp0_iter6_i_1_n_5
    );
ap_enable_reg_pp0_iter6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter6_i_1_n_5,
      Q => ap_enable_reg_pp0_iter6_reg_n_5,
      R => '0'
    );
\dout_buf[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002000AAAAAAAA"
    )
        port map (
      I0 => empty_n,
      I1 => \icmp_ln23_reg_153_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_28,
      I5 => rgb_img_src_data_empty_n,
      O => \^pop\
    );
\dout_valid_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAA8AAA"
    )
        port map (
      I0 => rgb_img_src_data_empty_n,
      I1 => mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_28,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => \icmp_ln23_reg_153_reg_n_5_[0]\,
      I5 => empty_n,
      O => dout_valid_reg
    );
\icmp_ln23_reg_153[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln23_reg_153[0]_i_2_n_5\,
      O => icmp_ln23_fu_82_p2
    );
\icmp_ln23_reg_153[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \icmp_ln23_reg_153[0]_i_3_n_5\,
      I1 => indvar_flatten_reg_65_reg(8),
      I2 => indvar_flatten_reg_65_reg(12),
      I3 => indvar_flatten_reg_65_reg(5),
      I4 => \icmp_ln23_reg_153[0]_i_4_n_5\,
      I5 => \icmp_ln23_reg_153[0]_i_5_n_5\,
      O => \icmp_ln23_reg_153[0]_i_2_n_5\
    );
\icmp_ln23_reg_153[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFFFFFF"
    )
        port map (
      I0 => indvar_flatten_reg_65_reg(16),
      I1 => indvar_flatten_reg_65_reg(9),
      I2 => indvar_flatten_reg_65_reg(7),
      I3 => indvar_flatten_reg_65_reg(17),
      I4 => indvar_flatten_reg_65_reg(0),
      I5 => indvar_flatten_reg_65_reg(13),
      O => \icmp_ln23_reg_153[0]_i_3_n_5\
    );
\icmp_ln23_reg_153[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => indvar_flatten_reg_65_reg(19),
      I1 => indvar_flatten_reg_65_reg(10),
      I2 => indvar_flatten_reg_65_reg(15),
      I3 => indvar_flatten_reg_65_reg(4),
      O => \icmp_ln23_reg_153[0]_i_4_n_5\
    );
\icmp_ln23_reg_153[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => indvar_flatten_reg_65_reg(14),
      I1 => indvar_flatten_reg_65_reg(18),
      I2 => indvar_flatten_reg_65_reg(3),
      I3 => indvar_flatten_reg_65_reg(20),
      I4 => \icmp_ln23_reg_153[0]_i_6_n_5\,
      O => \icmp_ln23_reg_153[0]_i_5_n_5\
    );
\icmp_ln23_reg_153[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => indvar_flatten_reg_65_reg(6),
      I1 => indvar_flatten_reg_65_reg(2),
      I2 => indvar_flatten_reg_65_reg(11),
      I3 => indvar_flatten_reg_65_reg(1),
      O => \icmp_ln23_reg_153[0]_i_6_n_5\
    );
\icmp_ln23_reg_153_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_129_ce,
      D => \icmp_ln23_reg_153_reg_n_5_[0]\,
      Q => icmp_ln23_reg_153_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln23_reg_153_pp0_iter4_reg_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => icmp_ln23_reg_153_pp0_iter1_reg,
      Q => \icmp_ln23_reg_153_pp0_iter4_reg_reg[0]_srl3_n_5\
    );
\icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln23_reg_153_pp0_iter4_reg_reg[0]_srl3_n_5\,
      Q => icmp_ln23_reg_153_pp0_iter5_reg,
      R => '0'
    );
\icmp_ln23_reg_153_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_129_ce,
      D => icmp_ln23_fu_82_p2,
      Q => \icmp_ln23_reg_153_reg_n_5_[0]\,
      R => '0'
    );
\indvar_flatten_reg_65[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF000000000000"
    )
        port map (
      I0 => \icmp_ln23_reg_153[0]_i_2_n_5\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_28,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => \^ap_cs_fsm_reg[2]_0\(0),
      I5 => xfrgb2gray_1080_1920_U0_ap_start,
      O => indvar_flatten_reg_65
    );
\indvar_flatten_reg_65[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \icmp_ln23_reg_153[0]_i_2_n_5\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_28,
      I3 => ap_enable_reg_pp0_iter0,
      O => indvar_flatten_reg_650
    );
\indvar_flatten_reg_65[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => indvar_flatten_reg_65_reg(0),
      O => \indvar_flatten_reg_65[0]_i_4_n_5\
    );
\indvar_flatten_reg_65_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_650,
      D => \indvar_flatten_reg_65_reg[0]_i_3_n_20\,
      Q => indvar_flatten_reg_65_reg(0),
      R => indvar_flatten_reg_65
    );
\indvar_flatten_reg_65_reg[0]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \indvar_flatten_reg_65_reg[0]_i_3_n_5\,
      CO(6) => \indvar_flatten_reg_65_reg[0]_i_3_n_6\,
      CO(5) => \indvar_flatten_reg_65_reg[0]_i_3_n_7\,
      CO(4) => \indvar_flatten_reg_65_reg[0]_i_3_n_8\,
      CO(3) => \indvar_flatten_reg_65_reg[0]_i_3_n_9\,
      CO(2) => \indvar_flatten_reg_65_reg[0]_i_3_n_10\,
      CO(1) => \indvar_flatten_reg_65_reg[0]_i_3_n_11\,
      CO(0) => \indvar_flatten_reg_65_reg[0]_i_3_n_12\,
      DI(7 downto 0) => B"00000001",
      O(7) => \indvar_flatten_reg_65_reg[0]_i_3_n_13\,
      O(6) => \indvar_flatten_reg_65_reg[0]_i_3_n_14\,
      O(5) => \indvar_flatten_reg_65_reg[0]_i_3_n_15\,
      O(4) => \indvar_flatten_reg_65_reg[0]_i_3_n_16\,
      O(3) => \indvar_flatten_reg_65_reg[0]_i_3_n_17\,
      O(2) => \indvar_flatten_reg_65_reg[0]_i_3_n_18\,
      O(1) => \indvar_flatten_reg_65_reg[0]_i_3_n_19\,
      O(0) => \indvar_flatten_reg_65_reg[0]_i_3_n_20\,
      S(7 downto 1) => indvar_flatten_reg_65_reg(7 downto 1),
      S(0) => \indvar_flatten_reg_65[0]_i_4_n_5\
    );
\indvar_flatten_reg_65_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_650,
      D => \indvar_flatten_reg_65_reg[8]_i_1_n_18\,
      Q => indvar_flatten_reg_65_reg(10),
      R => indvar_flatten_reg_65
    );
\indvar_flatten_reg_65_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_650,
      D => \indvar_flatten_reg_65_reg[8]_i_1_n_17\,
      Q => indvar_flatten_reg_65_reg(11),
      R => indvar_flatten_reg_65
    );
\indvar_flatten_reg_65_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_650,
      D => \indvar_flatten_reg_65_reg[8]_i_1_n_16\,
      Q => indvar_flatten_reg_65_reg(12),
      R => indvar_flatten_reg_65
    );
\indvar_flatten_reg_65_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_650,
      D => \indvar_flatten_reg_65_reg[8]_i_1_n_15\,
      Q => indvar_flatten_reg_65_reg(13),
      R => indvar_flatten_reg_65
    );
\indvar_flatten_reg_65_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_650,
      D => \indvar_flatten_reg_65_reg[8]_i_1_n_14\,
      Q => indvar_flatten_reg_65_reg(14),
      R => indvar_flatten_reg_65
    );
\indvar_flatten_reg_65_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_650,
      D => \indvar_flatten_reg_65_reg[8]_i_1_n_13\,
      Q => indvar_flatten_reg_65_reg(15),
      R => indvar_flatten_reg_65
    );
\indvar_flatten_reg_65_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_650,
      D => \indvar_flatten_reg_65_reg[16]_i_1_n_20\,
      Q => indvar_flatten_reg_65_reg(16),
      R => indvar_flatten_reg_65
    );
\indvar_flatten_reg_65_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \indvar_flatten_reg_65_reg[8]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_indvar_flatten_reg_65_reg[16]_i_1_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \indvar_flatten_reg_65_reg[16]_i_1_n_9\,
      CO(2) => \indvar_flatten_reg_65_reg[16]_i_1_n_10\,
      CO(1) => \indvar_flatten_reg_65_reg[16]_i_1_n_11\,
      CO(0) => \indvar_flatten_reg_65_reg[16]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 5) => \NLW_indvar_flatten_reg_65_reg[16]_i_1_O_UNCONNECTED\(7 downto 5),
      O(4) => \indvar_flatten_reg_65_reg[16]_i_1_n_16\,
      O(3) => \indvar_flatten_reg_65_reg[16]_i_1_n_17\,
      O(2) => \indvar_flatten_reg_65_reg[16]_i_1_n_18\,
      O(1) => \indvar_flatten_reg_65_reg[16]_i_1_n_19\,
      O(0) => \indvar_flatten_reg_65_reg[16]_i_1_n_20\,
      S(7 downto 5) => B"000",
      S(4 downto 0) => indvar_flatten_reg_65_reg(20 downto 16)
    );
\indvar_flatten_reg_65_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_650,
      D => \indvar_flatten_reg_65_reg[16]_i_1_n_19\,
      Q => indvar_flatten_reg_65_reg(17),
      R => indvar_flatten_reg_65
    );
\indvar_flatten_reg_65_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_650,
      D => \indvar_flatten_reg_65_reg[16]_i_1_n_18\,
      Q => indvar_flatten_reg_65_reg(18),
      R => indvar_flatten_reg_65
    );
\indvar_flatten_reg_65_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_650,
      D => \indvar_flatten_reg_65_reg[16]_i_1_n_17\,
      Q => indvar_flatten_reg_65_reg(19),
      R => indvar_flatten_reg_65
    );
\indvar_flatten_reg_65_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_650,
      D => \indvar_flatten_reg_65_reg[0]_i_3_n_19\,
      Q => indvar_flatten_reg_65_reg(1),
      R => indvar_flatten_reg_65
    );
\indvar_flatten_reg_65_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_650,
      D => \indvar_flatten_reg_65_reg[16]_i_1_n_16\,
      Q => indvar_flatten_reg_65_reg(20),
      R => indvar_flatten_reg_65
    );
\indvar_flatten_reg_65_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_650,
      D => \indvar_flatten_reg_65_reg[0]_i_3_n_18\,
      Q => indvar_flatten_reg_65_reg(2),
      R => indvar_flatten_reg_65
    );
\indvar_flatten_reg_65_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_650,
      D => \indvar_flatten_reg_65_reg[0]_i_3_n_17\,
      Q => indvar_flatten_reg_65_reg(3),
      R => indvar_flatten_reg_65
    );
\indvar_flatten_reg_65_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_650,
      D => \indvar_flatten_reg_65_reg[0]_i_3_n_16\,
      Q => indvar_flatten_reg_65_reg(4),
      R => indvar_flatten_reg_65
    );
\indvar_flatten_reg_65_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_650,
      D => \indvar_flatten_reg_65_reg[0]_i_3_n_15\,
      Q => indvar_flatten_reg_65_reg(5),
      R => indvar_flatten_reg_65
    );
\indvar_flatten_reg_65_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_650,
      D => \indvar_flatten_reg_65_reg[0]_i_3_n_14\,
      Q => indvar_flatten_reg_65_reg(6),
      R => indvar_flatten_reg_65
    );
\indvar_flatten_reg_65_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_650,
      D => \indvar_flatten_reg_65_reg[0]_i_3_n_13\,
      Q => indvar_flatten_reg_65_reg(7),
      R => indvar_flatten_reg_65
    );
\indvar_flatten_reg_65_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_650,
      D => \indvar_flatten_reg_65_reg[8]_i_1_n_20\,
      Q => indvar_flatten_reg_65_reg(8),
      R => indvar_flatten_reg_65
    );
\indvar_flatten_reg_65_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \indvar_flatten_reg_65_reg[0]_i_3_n_5\,
      CI_TOP => '0',
      CO(7) => \indvar_flatten_reg_65_reg[8]_i_1_n_5\,
      CO(6) => \indvar_flatten_reg_65_reg[8]_i_1_n_6\,
      CO(5) => \indvar_flatten_reg_65_reg[8]_i_1_n_7\,
      CO(4) => \indvar_flatten_reg_65_reg[8]_i_1_n_8\,
      CO(3) => \indvar_flatten_reg_65_reg[8]_i_1_n_9\,
      CO(2) => \indvar_flatten_reg_65_reg[8]_i_1_n_10\,
      CO(1) => \indvar_flatten_reg_65_reg[8]_i_1_n_11\,
      CO(0) => \indvar_flatten_reg_65_reg[8]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7) => \indvar_flatten_reg_65_reg[8]_i_1_n_13\,
      O(6) => \indvar_flatten_reg_65_reg[8]_i_1_n_14\,
      O(5) => \indvar_flatten_reg_65_reg[8]_i_1_n_15\,
      O(4) => \indvar_flatten_reg_65_reg[8]_i_1_n_16\,
      O(3) => \indvar_flatten_reg_65_reg[8]_i_1_n_17\,
      O(2) => \indvar_flatten_reg_65_reg[8]_i_1_n_18\,
      O(1) => \indvar_flatten_reg_65_reg[8]_i_1_n_19\,
      O(0) => \indvar_flatten_reg_65_reg[8]_i_1_n_20\,
      S(7 downto 0) => indvar_flatten_reg_65_reg(15 downto 8)
    );
\indvar_flatten_reg_65_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_650,
      D => \indvar_flatten_reg_65_reg[8]_i_1_n_19\,
      Q => indvar_flatten_reg_65_reg(9),
      R => indvar_flatten_reg_65
    );
mac_muladd_8ns_13ns_22ns_22_4_1_U16: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mac_muladd_8ns_13ns_22ns_22_4_1
     port map (
      CEA2 => grp_fu_129_ce,
      DSP_ALU_INST(21) => mul_mul_8ns_15ns_22_4_1_U15_n_5,
      DSP_ALU_INST(20) => mul_mul_8ns_15ns_22_4_1_U15_n_6,
      DSP_ALU_INST(19) => mul_mul_8ns_15ns_22_4_1_U15_n_7,
      DSP_ALU_INST(18) => mul_mul_8ns_15ns_22_4_1_U15_n_8,
      DSP_ALU_INST(17) => mul_mul_8ns_15ns_22_4_1_U15_n_9,
      DSP_ALU_INST(16) => mul_mul_8ns_15ns_22_4_1_U15_n_10,
      DSP_ALU_INST(15) => mul_mul_8ns_15ns_22_4_1_U15_n_11,
      DSP_ALU_INST(14) => mul_mul_8ns_15ns_22_4_1_U15_n_12,
      DSP_ALU_INST(13) => mul_mul_8ns_15ns_22_4_1_U15_n_13,
      DSP_ALU_INST(12) => mul_mul_8ns_15ns_22_4_1_U15_n_14,
      DSP_ALU_INST(11) => mul_mul_8ns_15ns_22_4_1_U15_n_15,
      DSP_ALU_INST(10) => mul_mul_8ns_15ns_22_4_1_U15_n_16,
      DSP_ALU_INST(9) => mul_mul_8ns_15ns_22_4_1_U15_n_17,
      DSP_ALU_INST(8) => mul_mul_8ns_15ns_22_4_1_U15_n_18,
      DSP_ALU_INST(7) => mul_mul_8ns_15ns_22_4_1_U15_n_19,
      DSP_ALU_INST(6) => mul_mul_8ns_15ns_22_4_1_U15_n_20,
      DSP_ALU_INST(5) => mul_mul_8ns_15ns_22_4_1_U15_n_21,
      DSP_ALU_INST(4) => mul_mul_8ns_15ns_22_4_1_U15_n_22,
      DSP_ALU_INST(3) => mul_mul_8ns_15ns_22_4_1_U15_n_23,
      DSP_ALU_INST(2) => mul_mul_8ns_15ns_22_4_1_U15_n_24,
      DSP_ALU_INST(1) => mul_mul_8ns_15ns_22_4_1_U15_n_25,
      DSP_ALU_INST(0) => mul_mul_8ns_15ns_22_4_1_U15_n_26,
      E(0) => rgb_V_1_reg_1620,
      P(21) => mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_5,
      P(20) => mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_6,
      P(19) => mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_7,
      P(18) => mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_8,
      P(17) => mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_9,
      P(16) => mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_10,
      P(15) => mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_11,
      P(14) => mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_12,
      P(13) => mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_13,
      P(12) => mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_14,
      P(11) => mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_15,
      P(10) => mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_16,
      P(9) => mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_17,
      P(8) => mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_18,
      P(7) => mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_19,
      P(6) => mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_20,
      P(5) => mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_21,
      P(4) => mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_22,
      P(3) => mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_23,
      P(2) => mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_24,
      P(1) => mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_25,
      P(0) => mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_26,
      Q(7 downto 0) => Q(23 downto 16),
      ap_clk => ap_clk,
      gray_img_src_data_full_n => gray_img_src_data_full_n,
      icmp_ln23_reg_153_pp0_iter5_reg => icmp_ln23_reg_153_pp0_iter5_reg,
      \icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0\ => mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_28,
      \rgb_V_1_reg_162_reg[0]\ => \icmp_ln23_reg_153_reg_n_5_[0]\,
      \rgb_V_1_reg_162_reg[0]_0\(0) => ap_CS_fsm_pp0_stage0,
      \rgb_V_1_reg_162_reg[0]_1\ => ap_enable_reg_pp0_iter6_reg_n_5,
      \rgb_V_1_reg_162_reg[0]_2\ => ap_enable_reg_pp0_iter1_reg_n_5,
      rgb_img_src_data_empty_n => rgb_img_src_data_empty_n
    );
mac_muladd_8ns_16ns_22ns_23_4_1_U17: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mac_muladd_8ns_16ns_22ns_23_4_1
     port map (
      CEA1 => ap_block_pp0_stage0_subdone,
      CEA2 => grp_fu_129_ce,
      P(7 downto 0) => P(7 downto 0),
      Q(7 downto 0) => rgb_V_1_reg_162(7 downto 0),
      ap_clk => ap_clk,
      gray_img_src_data_full_n => gray_img_src_data_full_n,
      \icmp_ln23_reg_153_pp0_iter1_reg_reg[0]\(0) => ap_CS_fsm_pp0_stage0,
      \icmp_ln23_reg_153_pp0_iter1_reg_reg[0]_0\ => mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_28,
      icmp_ln23_reg_153_pp0_iter5_reg => icmp_ln23_reg_153_pp0_iter5_reg,
      \icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0\ => \icmp_ln23_reg_153_reg_n_5_[0]\,
      \icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0_0\ => ap_enable_reg_pp0_iter1_reg_n_5,
      \icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0_1\ => ap_enable_reg_pp0_iter6_reg_n_5,
      \q_tmp_reg[7]\(21) => mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_5,
      \q_tmp_reg[7]\(20) => mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_6,
      \q_tmp_reg[7]\(19) => mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_7,
      \q_tmp_reg[7]\(18) => mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_8,
      \q_tmp_reg[7]\(17) => mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_9,
      \q_tmp_reg[7]\(16) => mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_10,
      \q_tmp_reg[7]\(15) => mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_11,
      \q_tmp_reg[7]\(14) => mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_12,
      \q_tmp_reg[7]\(13) => mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_13,
      \q_tmp_reg[7]\(12) => mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_14,
      \q_tmp_reg[7]\(11) => mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_15,
      \q_tmp_reg[7]\(10) => mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_16,
      \q_tmp_reg[7]\(9) => mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_17,
      \q_tmp_reg[7]\(8) => mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_18,
      \q_tmp_reg[7]\(7) => mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_19,
      \q_tmp_reg[7]\(6) => mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_20,
      \q_tmp_reg[7]\(5) => mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_21,
      \q_tmp_reg[7]\(4) => mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_22,
      \q_tmp_reg[7]\(3) => mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_23,
      \q_tmp_reg[7]\(2) => mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_24,
      \q_tmp_reg[7]\(1) => mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_25,
      \q_tmp_reg[7]\(0) => mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_26,
      rgb_img_src_data_empty_n => rgb_img_src_data_empty_n
    );
\mem_reg_bram_0_i_12__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FB000000"
    )
        port map (
      I0 => \icmp_ln23_reg_153_reg_n_5_[0]\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => rgb_img_src_data_empty_n,
      I3 => gray_img_src_data_full_n,
      I4 => ap_enable_reg_pp0_iter6_reg_n_5,
      I5 => icmp_ln23_reg_153_pp0_iter5_reg,
      O => \^push\
    );
mul_mul_8ns_15ns_22_4_1_U15: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mul_mul_8ns_15ns_22_4_1
     port map (
      CEA2 => grp_fu_129_ce,
      P(21) => mul_mul_8ns_15ns_22_4_1_U15_n_5,
      P(20) => mul_mul_8ns_15ns_22_4_1_U15_n_6,
      P(19) => mul_mul_8ns_15ns_22_4_1_U15_n_7,
      P(18) => mul_mul_8ns_15ns_22_4_1_U15_n_8,
      P(17) => mul_mul_8ns_15ns_22_4_1_U15_n_9,
      P(16) => mul_mul_8ns_15ns_22_4_1_U15_n_10,
      P(15) => mul_mul_8ns_15ns_22_4_1_U15_n_11,
      P(14) => mul_mul_8ns_15ns_22_4_1_U15_n_12,
      P(13) => mul_mul_8ns_15ns_22_4_1_U15_n_13,
      P(12) => mul_mul_8ns_15ns_22_4_1_U15_n_14,
      P(11) => mul_mul_8ns_15ns_22_4_1_U15_n_15,
      P(10) => mul_mul_8ns_15ns_22_4_1_U15_n_16,
      P(9) => mul_mul_8ns_15ns_22_4_1_U15_n_17,
      P(8) => mul_mul_8ns_15ns_22_4_1_U15_n_18,
      P(7) => mul_mul_8ns_15ns_22_4_1_U15_n_19,
      P(6) => mul_mul_8ns_15ns_22_4_1_U15_n_20,
      P(5) => mul_mul_8ns_15ns_22_4_1_U15_n_21,
      P(4) => mul_mul_8ns_15ns_22_4_1_U15_n_22,
      P(3) => mul_mul_8ns_15ns_22_4_1_U15_n_23,
      P(2) => mul_mul_8ns_15ns_22_4_1_U15_n_24,
      P(1) => mul_mul_8ns_15ns_22_4_1_U15_n_25,
      P(0) => mul_mul_8ns_15ns_22_4_1_U15_n_26,
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk
    );
\rgb_V_1_reg_162_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rgb_V_1_reg_1620,
      D => Q(8),
      Q => rgb_V_1_reg_162(0),
      R => '0'
    );
\rgb_V_1_reg_162_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rgb_V_1_reg_1620,
      D => Q(9),
      Q => rgb_V_1_reg_162(1),
      R => '0'
    );
\rgb_V_1_reg_162_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rgb_V_1_reg_1620,
      D => Q(10),
      Q => rgb_V_1_reg_162(2),
      R => '0'
    );
\rgb_V_1_reg_162_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rgb_V_1_reg_1620,
      D => Q(11),
      Q => rgb_V_1_reg_162(3),
      R => '0'
    );
\rgb_V_1_reg_162_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rgb_V_1_reg_1620,
      D => Q(12),
      Q => rgb_V_1_reg_162(4),
      R => '0'
    );
\rgb_V_1_reg_162_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rgb_V_1_reg_1620,
      D => Q(13),
      Q => rgb_V_1_reg_162(5),
      R => '0'
    );
\rgb_V_1_reg_162_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rgb_V_1_reg_1620,
      D => Q(14),
      Q => rgb_V_1_reg_162(6),
      R => '0'
    );
\rgb_V_1_reg_162_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rgb_V_1_reg_1620,
      D => Q(15),
      Q => rgb_V_1_reg_162(7),
      R => '0'
    );
\usedw[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pop\,
      I1 => Loop_loop_height_proc1821_U0_rgb_img_src_data_write,
      O => E(0)
    );
\usedw[10]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^push\,
      I1 => \usedw_reg[0]\,
      O => \icmp_ln23_reg_153_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_s is
  port (
    \src_buf_V_2_0_0_reg_367_reg[7]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \src_buf_V_0_2_3_reg_403_reg[6]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    start_once_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp3_iter4_reg : out STD_LOGIC;
    internal_full_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    internal_empty_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp3_iter4_reg_0 : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[6]\ : out STD_LOGIC;
    xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_gaussian_mat_41_read : out STD_LOGIC;
    xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_ready : out STD_LOGIC;
    ram_reg_bram_0 : out STD_LOGIC;
    ram_reg_bram_0_0 : out STD_LOGIC;
    ram_reg_bram_0_1 : out STD_LOGIC;
    ram_reg_bram_0_2 : out STD_LOGIC;
    ram_reg_bram_0_3 : out STD_LOGIC;
    ram_reg_bram_0_4 : out STD_LOGIC;
    ram_reg_bram_0_5 : out STD_LOGIC;
    ram_reg_bram_0_6 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ram_reg_bram_0_7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    gaussian_mat_data_empty_n : in STD_LOGIC;
    xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read : in STD_LOGIC;
    gradx_mat_data_empty_n : in STD_LOGIC;
    gradx_mat_data_full_n : in STD_LOGIC;
    grady_mat_data_empty_n : in STD_LOGIC;
    grady_mat_data_full_n : in STD_LOGIC;
    start_for_xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_full_n : in STD_LOGIC;
    xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_start : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_s;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_s is
  signal \ap_CS_fsm_reg_n_5_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16_ap_start_reg : STD_LOGIC;
  signal grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16_n_36 : STD_LOGIC;
  signal grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16_n_37 : STD_LOGIC;
  signal grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16_n_47 : STD_LOGIC;
  signal grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16_n_48 : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
begin
  start_once_reg <= \^start_once_reg\;
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16_n_37,
      Q => \ap_CS_fsm_reg_n_5_[0]\,
      S => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16_n_36,
      Q => ap_CS_fsm_state2,
      R => SR(0)
    );
grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s
     port map (
      D(1) => grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16_n_36,
      D(0) => grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16_n_37,
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      E(0) => E(0),
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_5_[0]\,
      SR(0) => SR(0),
      \ap_CS_fsm_reg[0]_0\ => grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16_n_48,
      \ap_CS_fsm_reg[0]_1\ => \^start_once_reg\,
      \ap_CS_fsm_reg[1]_0\ => xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_ready,
      \ap_CS_fsm_reg[4]_0\(0) => \ap_CS_fsm_reg[4]\(0),
      \ap_CS_fsm_reg[6]_0\ => \ap_CS_fsm_reg[6]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp3_iter4_reg_0 => ap_enable_reg_pp3_iter4_reg,
      ap_enable_reg_pp3_iter4_reg_1 => ap_enable_reg_pp3_iter4_reg_0,
      ap_rst_n => ap_rst_n,
      gaussian_mat_data_empty_n => gaussian_mat_data_empty_n,
      gradx_mat_data_empty_n => gradx_mat_data_empty_n,
      gradx_mat_data_full_n => gradx_mat_data_full_n,
      grady_mat_data_empty_n => grady_mat_data_empty_n,
      grady_mat_data_full_n => grady_mat_data_full_n,
      grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16_ap_start_reg => grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16_ap_start_reg,
      internal_empty_n_reg(0) => internal_empty_n_reg(0),
      internal_full_n_reg(0) => internal_full_n_reg(0),
      internal_full_n_reg_0(0) => internal_full_n_reg_0(0),
      \mOutPtr_reg[1]\ => \mOutPtr_reg[1]\,
      ram_reg_bram_0 => ram_reg_bram_0,
      ram_reg_bram_0_0 => ram_reg_bram_0_0,
      ram_reg_bram_0_1 => ram_reg_bram_0_1,
      ram_reg_bram_0_2 => ram_reg_bram_0_2,
      ram_reg_bram_0_3 => ram_reg_bram_0_3,
      ram_reg_bram_0_4 => ram_reg_bram_0_4,
      ram_reg_bram_0_5 => ram_reg_bram_0_5,
      ram_reg_bram_0_6 => ram_reg_bram_0_6,
      ram_reg_bram_0_7(7 downto 0) => ram_reg_bram_0_7(7 downto 0),
      \src_buf_V_0_2_3_reg_403_reg[6]_0\(10 downto 0) => \src_buf_V_0_2_3_reg_403_reg[6]\(10 downto 0),
      \src_buf_V_2_0_0_reg_367_reg[7]_0\(10 downto 0) => \src_buf_V_2_0_0_reg_367_reg[7]\(10 downto 0),
      start_for_xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_full_n => start_for_xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_full_n,
      start_once_reg_reg => grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16_n_47,
      xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read => xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read,
      xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_start => xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_start,
      xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_gaussian_mat_41_read => xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_gaussian_mat_41_read
    );
grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16_n_48,
      Q => grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16_ap_start_reg,
      R => SR(0)
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16_n_47,
      Q => \^start_once_reg\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_s is
  port (
    ap_rst_n_inv : out STD_LOGIC;
    start_once_reg_0 : out STD_LOGIC;
    xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_lowthreshold_read : out STD_LOGIC;
    xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_gray_img_src_data_read : out STD_LOGIC;
    \p_load8_reg_952_reg[1]\ : out STD_LOGIC;
    \empty_82_reg_2106_reg[27]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    internal_empty_n_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cmp_i_i362_i_i_i_i_reg_939_reg[0]\ : out STD_LOGIC;
    dout_valid_reg : out STD_LOGIC;
    push : out STD_LOGIC;
    start_once_reg_reg_0 : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]_1\ : out STD_LOGIC;
    \SRL_SIG_reg[1][1]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_reg_2074_reg[27]\ : out STD_LOGIC_VECTOR ( 18 downto 0 );
    ap_clk : in STD_LOGIC;
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n : in STD_LOGIC;
    lowthreshold_c_empty_n : in STD_LOGIC;
    highthreshold_c_empty_n : in STD_LOGIC;
    start_for_xfgray2rgb_1080_1920_U0_full_n : in STD_LOGIC;
    xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_ap_start : in STD_LOGIC;
    gray_img_src_data_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mem_reg_bram_0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    gray_img_dst_data_full_n : in STD_LOGIC;
    grp_read_r_fu_76_ap_start_reg_reg : in STD_LOGIC;
    empty_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    start_for_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_full_n : in STD_LOGIC;
    start_for_xfrgb2gray_1080_1920_U0_full_n : in STD_LOGIC;
    \empty_82_reg_2106_reg[24]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_17_reg_2100_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln3471_11_reg_2093_reg[0]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \low_threshold_read_reg_826_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_s;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_s is
  signal A : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal A_0 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \^o\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^srl_sig_reg[1][1]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln3469_14_fu_1722_p2 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state11_11 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_NS_fsm147_out : STD_LOGIC;
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal cmp_i_i161_i_i_reg_879 : STD_LOGIC;
  signal empty_reg_287 : STD_LOGIC;
  signal gaussian_mat_data_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gaussian_mat_data_empty_n : STD_LOGIC;
  signal gaussian_mat_data_full_n : STD_LOGIC;
  signal gradx1_mat_data_dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal gradx1_mat_data_empty_n : STD_LOGIC;
  signal gradx1_mat_data_full_n : STD_LOGIC;
  signal gradx2_mat_data_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal gradx2_mat_data_empty_n : STD_LOGIC;
  signal gradx2_mat_data_full_n : STD_LOGIC;
  signal gradx_mat_data_U_n_18 : STD_LOGIC;
  signal gradx_mat_data_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal gradx_mat_data_empty_n : STD_LOGIC;
  signal gradx_mat_data_full_n : STD_LOGIC;
  signal grady1_mat_data_U_n_10 : STD_LOGIC;
  signal grady1_mat_data_U_n_11 : STD_LOGIC;
  signal grady1_mat_data_U_n_12 : STD_LOGIC;
  signal grady1_mat_data_U_n_13 : STD_LOGIC;
  signal grady1_mat_data_U_n_14 : STD_LOGIC;
  signal grady1_mat_data_U_n_15 : STD_LOGIC;
  signal grady1_mat_data_U_n_16 : STD_LOGIC;
  signal grady1_mat_data_U_n_17 : STD_LOGIC;
  signal grady1_mat_data_U_n_7 : STD_LOGIC;
  signal grady1_mat_data_U_n_8 : STD_LOGIC;
  signal grady1_mat_data_U_n_9 : STD_LOGIC;
  signal grady1_mat_data_empty_n : STD_LOGIC;
  signal grady1_mat_data_full_n : STD_LOGIC;
  signal grady2_mat_data_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grady2_mat_data_empty_n : STD_LOGIC;
  signal grady2_mat_data_full_n : STD_LOGIC;
  signal grady_mat_data_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grady_mat_data_empty_n : STD_LOGIC;
  signal grady_mat_data_full_n : STD_LOGIC;
  signal grp_read_r_fu_76_ap_start_reg : STD_LOGIC;
  signal \grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16/buf_0_V_d1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mOutPtr110_out : STD_LOGIC;
  signal mOutPtr110_out_6 : STD_LOGIC;
  signal magnitude_mat_data_U_n_8 : STD_LOGIC;
  signal magnitude_mat_data_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal magnitude_mat_data_empty_n : STD_LOGIC;
  signal magnitude_mat_data_full_n : STD_LOGIC;
  signal nms_mat_data_U_n_7 : STD_LOGIC;
  signal nms_mat_data_U_n_8 : STD_LOGIC;
  signal nms_mat_data_empty_n : STD_LOGIC;
  signal nms_mat_data_full_n : STD_LOGIC;
  signal p_c1_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_c1_empty_n : STD_LOGIC;
  signal p_c1_full_n : STD_LOGIC;
  signal p_c_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_c_empty_n : STD_LOGIC;
  signal p_c_full_n : STD_LOGIC;
  signal phase_mat_data_U_n_8 : STD_LOGIC;
  signal phase_mat_data_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal phase_mat_data_empty_n : STD_LOGIC;
  signal phase_mat_data_full_n : STD_LOGIC;
  signal push_2 : STD_LOGIC;
  signal push_5 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal shiftReg_ce : STD_LOGIC;
  signal shiftReg_ce_10 : STD_LOGIC;
  signal shiftReg_ce_7 : STD_LOGIC;
  signal shiftReg_ce_8 : STD_LOGIC;
  signal start_for_xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_full_n : STD_LOGIC;
  signal start_for_xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_full_n : STD_LOGIC;
  signal start_for_xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_full_n : STD_LOGIC;
  signal start_for_xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_full_n : STD_LOGIC;
  signal start_for_xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_full_n : STD_LOGIC;
  signal start_for_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_U_n_7 : STD_LOGIC;
  signal \^start_once_reg_0\ : STD_LOGIC;
  signal start_once_reg_12 : STD_LOGIC;
  signal start_once_reg_3 : STD_LOGIC;
  signal start_once_reg_4 : STD_LOGIC;
  signal start_once_reg_9 : STD_LOGIC;
  signal sub_ln3459_14_fu_1706_p2 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal tmp_21_reg_3350 : STD_LOGIC;
  signal waddr : STD_LOGIC_VECTOR ( 12 to 12 );
  signal waddr_1 : STD_LOGIC_VECTOR ( 12 to 12 );
  signal xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_ap_ready : STD_LOGIC;
  signal xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_ap_start : STD_LOGIC;
  signal xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_gradx2_mat_44_read : STD_LOGIC;
  signal xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_n_10 : STD_LOGIC;
  signal xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_n_14 : STD_LOGIC;
  signal xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_n_6 : STD_LOGIC;
  signal xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_n_7 : STD_LOGIC;
  signal xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_phase_mat_49_din : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_U0_gaussian_mat_data_din : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_U0_n_23 : STD_LOGIC;
  signal xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_U0_n_28 : STD_LOGIC;
  signal xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_U0_n_6 : STD_LOGIC;
  signal xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_U0_n_9 : STD_LOGIC;
  signal \^xfcannykernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_u0_lowthreshold_read\ : STD_LOGIC;
  signal xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_ap_start : STD_LOGIC;
  signal xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read : STD_LOGIC;
  signal xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_n_10 : STD_LOGIC;
  signal xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_n_6 : STD_LOGIC;
  signal xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_n_7 : STD_LOGIC;
  signal xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_n_9 : STD_LOGIC;
  signal xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_ap_ready : STD_LOGIC;
  signal xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_ap_start : STD_LOGIC;
  signal xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_grady1_mat_46_read : STD_LOGIC;
  signal xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_magnitude_mat_48_din : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_magnitude_mat_48_write : STD_LOGIC;
  signal xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_n_37 : STD_LOGIC;
  signal xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_n_39 : STD_LOGIC;
  signal xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_n_40 : STD_LOGIC;
  signal xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_n_41 : STD_LOGIC;
  signal xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_ap_start : STD_LOGIC;
  signal xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_n_11 : STD_LOGIC;
  signal xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_n_12 : STD_LOGIC;
  signal xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_n_13 : STD_LOGIC;
  signal xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_nms_mat_410_read : STD_LOGIC;
  signal xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_ready : STD_LOGIC;
  signal xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_start : STD_LOGIC;
  signal xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_gaussian_mat_41_read : STD_LOGIC;
  signal xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_gradx_mat_42_din : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_grady_mat_45_din : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_28 : STD_LOGIC;
  signal xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_29 : STD_LOGIC;
  signal xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_30 : STD_LOGIC;
  signal xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_32 : STD_LOGIC;
  signal xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_33 : STD_LOGIC;
  signal xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_35 : STD_LOGIC;
  signal xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_38 : STD_LOGIC;
  signal xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_39 : STD_LOGIC;
  signal xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_40 : STD_LOGIC;
  signal xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_41 : STD_LOGIC;
  signal xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_42 : STD_LOGIC;
  signal xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_43 : STD_LOGIC;
  signal xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_44 : STD_LOGIC;
  signal xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_45 : STD_LOGIC;
  signal xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_ap_start : STD_LOGIC;
  signal xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_n_11 : STD_LOGIC;
  signal xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_n_12 : STD_LOGIC;
  signal xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_n_9 : STD_LOGIC;
  signal xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_nms_mat_410_din : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_phase_mat_49_read : STD_LOGIC;
begin
  O(0) <= \^o\(0);
  \SRL_SIG_reg[1][1]\(7 downto 0) <= \^srl_sig_reg[1][1]\(7 downto 0);
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  start_once_reg_0 <= \^start_once_reg_0\;
  xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_lowthreshold_read <= \^xfcannykernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_u0_lowthreshold_read\;
gaussian_mat_data_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w8_d2_S
     port map (
      D(7 downto 0) => xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_U0_gaussian_mat_data_din(7 downto 0),
      DINADIN(7 downto 0) => gaussian_mat_data_dout(7 downto 0),
      E(0) => ap_NS_fsm147_out,
      Q(0) => ap_CS_fsm_state11,
      SR(0) => \^ap_rst_n_inv\,
      \SRL_SIG_reg[1][0]\(0) => shiftReg_ce,
      \SRL_SIG_reg[1][7]\(7 downto 0) => \grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16/buf_0_V_d1\(7 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      gaussian_mat_data_empty_n => gaussian_mat_data_empty_n,
      gaussian_mat_data_full_n => gaussian_mat_data_full_n,
      internal_full_n_reg_0 => xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_U0_n_28,
      \mOutPtr_reg[1]_0\(0) => xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_28,
      ram_reg_bram_0 => xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_38,
      ram_reg_bram_0_0 => xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_35,
      ram_reg_bram_0_1 => xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_39,
      ram_reg_bram_0_2 => xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_40,
      ram_reg_bram_0_3 => xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_41,
      ram_reg_bram_0_4 => xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_42,
      ram_reg_bram_0_5 => xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_43,
      ram_reg_bram_0_6 => xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_44,
      ram_reg_bram_0_7 => xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_45,
      xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_gaussian_mat_41_read => xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_gaussian_mat_41_read
    );
gradx1_mat_data_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S
     port map (
      A(10 downto 1) => A(10 downto 1),
      A(0) => gradx1_mat_data_dout(0),
      E(0) => xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_n_40,
      SR(0) => \^ap_rst_n_inv\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      gradx1_mat_data_empty_n => gradx1_mat_data_empty_n,
      gradx1_mat_data_full_n => gradx1_mat_data_full_n,
      if_din(10) => gradx_mat_data_dout(15),
      if_din(9 downto 0) => gradx_mat_data_dout(9 downto 0),
      xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read => xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read,
      xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_grady1_mat_46_read => xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_grady1_mat_46_read
    );
gradx2_mat_data_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_3
     port map (
      A(10 downto 1) => A_0(10 downto 1),
      A(0) => gradx2_mat_data_dout(0),
      D(10) => gradx_mat_data_dout(15),
      D(9 downto 0) => gradx_mat_data_dout(9 downto 0),
      SR(0) => \^ap_rst_n_inv\,
      \SRL_SIG_reg[1][13]\(0) => gradx2_mat_data_dout(15),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      gradx2_mat_data_empty_n => gradx2_mat_data_empty_n,
      gradx2_mat_data_full_n => gradx2_mat_data_full_n,
      internal_empty_n_reg_0 => xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_n_9,
      \mOutPtr_reg[0]_0\ => xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_n_6,
      tmp_21_reg_3350 => tmp_21_reg_3350,
      xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_gradx2_mat_44_read => xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_gradx2_mat_44_read,
      xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read => xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read
    );
gradx_mat_data_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_4
     port map (
      D(10) => gradx_mat_data_dout(15),
      D(9 downto 0) => gradx_mat_data_dout(9 downto 0),
      E(0) => xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_29,
      SR(0) => \^ap_rst_n_inv\,
      \SRL_SIG_reg[0][15]\(10) => xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_gradx_mat_42_din(15),
      \SRL_SIG_reg[0][15]\(9 downto 0) => xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_gradx_mat_42_din(9 downto 0),
      \SRL_SIG_reg[1][0]\(0) => shiftReg_ce_8,
      \ap_CS_fsm[3]_i_2\ => xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_n_6,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      gradx1_mat_data_full_n => gradx1_mat_data_full_n,
      gradx_mat_data_empty_n => gradx_mat_data_empty_n,
      gradx_mat_data_full_n => gradx_mat_data_full_n,
      grady2_mat_data_full_n => grady2_mat_data_full_n,
      grady_mat_data_empty_n => grady_mat_data_empty_n,
      internal_empty_n_reg_0 => gradx_mat_data_U_n_18,
      internal_full_n_reg_0 => xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_30,
      xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read => xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read
    );
grady1_mat_data_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_5
     port map (
      E(0) => xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_n_41,
      SR(0) => \^ap_rst_n_inv\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      grady1_mat_data_empty_n => grady1_mat_data_empty_n,
      grady1_mat_data_full_n => grady1_mat_data_full_n,
      if_din(10) => grady_mat_data_dout(15),
      if_din(9 downto 0) => grady_mat_data_dout(9 downto 0),
      internal_empty_n_reg_0 => xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_n_10,
      p_0_in0_out(10) => grady1_mat_data_U_n_7,
      p_0_in0_out(9) => grady1_mat_data_U_n_8,
      p_0_in0_out(8) => grady1_mat_data_U_n_9,
      p_0_in0_out(7) => grady1_mat_data_U_n_10,
      p_0_in0_out(6) => grady1_mat_data_U_n_11,
      p_0_in0_out(5) => grady1_mat_data_U_n_12,
      p_0_in0_out(4) => grady1_mat_data_U_n_13,
      p_0_in0_out(3) => grady1_mat_data_U_n_14,
      p_0_in0_out(2) => grady1_mat_data_U_n_15,
      p_0_in0_out(1) => grady1_mat_data_U_n_16,
      p_0_in0_out(0) => grady1_mat_data_U_n_17,
      xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read => xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read,
      xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_grady1_mat_46_read => xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_grady1_mat_46_read
    );
grady2_mat_data_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_6
     port map (
      D(10) => grady_mat_data_dout(15),
      D(9 downto 0) => grady_mat_data_dout(9 downto 0),
      SR(0) => \^ap_rst_n_inv\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      grady2_mat_data_dout(10) => grady2_mat_data_dout(15),
      grady2_mat_data_dout(9 downto 0) => grady2_mat_data_dout(9 downto 0),
      grady2_mat_data_empty_n => grady2_mat_data_empty_n,
      grady2_mat_data_full_n => grady2_mat_data_full_n,
      \mOutPtr_reg[0]_0\ => xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_n_6,
      tmp_21_reg_3350 => tmp_21_reg_3350,
      xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_gradx2_mat_44_read => xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_gradx2_mat_44_read,
      xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read => xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read
    );
grady_mat_data_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_7
     port map (
      D(10) => grady_mat_data_dout(15),
      D(9 downto 0) => grady_mat_data_dout(9 downto 0),
      E(0) => xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_32,
      SR(0) => \^ap_rst_n_inv\,
      \SRL_SIG_reg[0][15]\(10) => xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_grady_mat_45_din(15),
      \SRL_SIG_reg[0][15]\(9 downto 0) => xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_grady_mat_45_din(9 downto 0),
      \SRL_SIG_reg[1][0]\(0) => shiftReg_ce_7,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      grady_mat_data_empty_n => grady_mat_data_empty_n,
      grady_mat_data_full_n => grady_mat_data_full_n,
      internal_full_n_reg_0 => xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_33,
      xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read => xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read
    );
\internal_full_n_i_2__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^start_once_reg_0\,
      I1 => xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_ap_start,
      I2 => start_for_xfgray2rgb_1080_1920_U0_full_n,
      O => start_once_reg_reg_0
    );
magnitude_mat_data_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d5760_A
     port map (
      O(0) => sub_ln3459_14_fu_1706_p2(31),
      Q(0) => waddr(12),
      SR(0) => \^ap_rst_n_inv\,
      WEA(0) => xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_n_39,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \dout_buf_reg[15]_0\(15 downto 0) => magnitude_mat_data_dout(15 downto 0),
      dout_valid_reg_0 => magnitude_mat_data_U_n_8,
      magnitude_mat_data_empty_n => magnitude_mat_data_empty_n,
      magnitude_mat_data_full_n => magnitude_mat_data_full_n,
      mem_reg_bram_0_0(0) => \^o\(0),
      mem_reg_bram_0_1(0) => add_ln3469_14_fu_1722_p2(31),
      mem_reg_bram_1_0(0) => xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_n_37,
      mem_reg_bram_3_0(0) => xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_magnitude_mat_48_write,
      phase_mat_data_empty_n => phase_mat_data_empty_n,
      push => push_5,
      \q_tmp_reg[15]_0\(13 downto 0) => xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_magnitude_mat_48_din(15 downto 2),
      xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_phase_mat_49_read => xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_phase_mat_49_read
    );
nms_mat_data_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w2_d2_S
     port map (
      D(1 downto 0) => \^srl_sig_reg[1][1]\(7 downto 6),
      E(0) => sel,
      Q(0) => ap_CS_fsm_state11_11,
      SR(0) => \^ap_rst_n_inv\,
      \SRL_SIG_reg[0][1]\(1 downto 0) => xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_nms_mat_410_din(1 downto 0),
      \SRL_SIG_reg[1][0]\(0) => shiftReg_ce_10,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      grp_read_r_fu_76_ap_start_reg => grp_read_r_fu_76_ap_start_reg,
      internal_empty_n_reg_0 => nms_mat_data_U_n_7,
      internal_empty_n_reg_1 => nms_mat_data_U_n_8,
      internal_full_n_reg_0 => xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_n_11,
      mOutPtr110_out => mOutPtr110_out,
      \mOutPtr_reg[1]_0\(0) => xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_n_13,
      nms_mat_data_empty_n => nms_mat_data_empty_n,
      nms_mat_data_full_n => nms_mat_data_full_n,
      xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_nms_mat_410_read => xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_nms_mat_410_read
    );
p_c1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w8_d5_S
     port map (
      SR(0) => \^ap_rst_n_inv\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      if_dout(7 downto 0) => p_c1_dout(7 downto 0),
      internal_empty_n_reg_0 => \^xfcannykernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_u0_lowthreshold_read\,
      \low_threshold_read_reg_826_reg[7]\(7 downto 0) => \low_threshold_read_reg_826_reg[7]\(7 downto 0),
      \mOutPtr_reg[0]_0\ => xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_n_12,
      p_c1_empty_n => p_c1_empty_n,
      p_c1_full_n => p_c1_full_n
    );
p_c_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w8_d5_S_8
     port map (
      SR(0) => \^ap_rst_n_inv\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      if_dout(7 downto 0) => p_c_dout(7 downto 0),
      \in\(7 downto 0) => \in\(7 downto 0),
      internal_empty_n_reg_0 => \^xfcannykernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_u0_lowthreshold_read\,
      \mOutPtr_reg[0]_0\ => xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_n_12,
      p_c_empty_n => p_c_empty_n,
      p_c_full_n => p_c_full_n
    );
phase_mat_data_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w8_d5760_A
     port map (
      D(5 downto 4) => xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_phase_mat_49_din(7 downto 6),
      D(3) => xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_n_10,
      D(2 downto 0) => xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_phase_mat_49_din(3 downto 1),
      Q(0) => waddr_1(12),
      SR(0) => \^ap_rst_n_inv\,
      WEA(0) => xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_n_7,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cmp_i_i161_i_i_reg_879 => cmp_i_i161_i_i_reg_879,
      \dout_buf_reg[7]_0\(7 downto 0) => phase_mat_data_dout(7 downto 0),
      dout_valid_reg_0 => phase_mat_data_U_n_8,
      magnitude_mat_data_empty_n => magnitude_mat_data_empty_n,
      mem_reg_bram_1_0(0) => xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_n_14,
      phase_mat_data_empty_n => phase_mat_data_empty_n,
      phase_mat_data_full_n => phase_mat_data_full_n,
      push => push_2,
      xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_phase_mat_49_read => xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_phase_mat_49_read
    );
start_for_xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_start_for_xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0
     port map (
      SR(0) => \^ap_rst_n_inv\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      start_for_xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_full_n => start_for_xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_full_n,
      start_for_xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_full_n => start_for_xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_full_n,
      start_once_reg => start_once_reg_4,
      xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_ap_ready => xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_ap_ready,
      xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_ap_start => xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_ap_start,
      xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_ap_start => xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_ap_start
    );
start_for_xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_start_for_xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0
     port map (
      SR(0) => \^ap_rst_n_inv\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \mOutPtr_reg[0]_0\ => xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_n_7,
      start_for_xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_full_n => start_for_xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_full_n,
      start_once_reg => start_once_reg_9,
      xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_ap_start => xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_ap_start,
      xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_start => xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_start
    );
start_for_xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_start_for_xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0
     port map (
      SR(0) => \^ap_rst_n_inv\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      start_for_xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_full_n => start_for_xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_full_n,
      start_for_xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_full_n => start_for_xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_full_n,
      start_once_reg => start_once_reg_4,
      xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_ap_start => xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_ap_start,
      xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_ap_ready => xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_ap_ready,
      xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_ap_start => xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_ap_start
    );
start_for_xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_start_for_xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0
     port map (
      E(0) => xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_n_12,
      SR(0) => \^ap_rst_n_inv\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      internal_full_n_reg_0 => xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_n_11,
      mOutPtr110_out => mOutPtr110_out_6,
      start_for_xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_full_n => start_for_xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_full_n,
      xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_ap_start => xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_ap_start
    );
start_for_xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_start_for_xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0
     port map (
      SR(0) => \^ap_rst_n_inv\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \mOutPtr_reg[0]_0\ => start_for_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_U_n_7,
      start_for_xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_full_n => start_for_xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_full_n,
      start_once_reg => start_once_reg_3,
      xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_ready => xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_ready,
      xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_start => xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_start
    );
start_for_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_start_for_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0
     port map (
      E(0) => xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_U0_n_6,
      Q(0) => xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_U0_n_9,
      SR(0) => empty_reg_287,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      highthreshold_c_empty_n => highthreshold_c_empty_n,
      internal_empty_n_reg_0 => \^xfcannykernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_u0_lowthreshold_read\,
      internal_empty_n_reg_1 => internal_empty_n_reg,
      lowthreshold_c_empty_n => lowthreshold_c_empty_n,
      \mOutPtr_reg[0]_0\ => \^start_once_reg_0\,
      \mOutPtr_reg[0]_1\(0) => ap_CS_fsm_state5,
      \mOutPtr_reg[0]_2\ => xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_n_9,
      \mOutPtr_reg[3]_0\(0) => \^ap_rst_n_inv\,
      p_c1_full_n => p_c1_full_n,
      p_c_full_n => p_c_full_n,
      start_for_xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_full_n => start_for_xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_full_n,
      start_for_xfgray2rgb_1080_1920_U0_full_n => start_for_xfgray2rgb_1080_1920_U0_full_n,
      start_once_reg => start_once_reg_3,
      start_once_reg_reg => start_for_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_U_n_7,
      xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_ap_start => xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_ap_start,
      xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_ap_start => xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_ap_start
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_U0_n_23,
      Q => \^start_once_reg_0\,
      R => \^ap_rst_n_inv\
    );
xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_s
     port map (
      A(10 downto 1) => A_0(10 downto 1),
      A(0) => gradx2_mat_data_dout(0),
      D(5 downto 4) => xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_phase_mat_49_din(7 downto 6),
      D(3) => xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_n_10,
      D(2 downto 0) => xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_phase_mat_49_din(3 downto 1),
      Q(0) => waddr_1(12),
      SR(0) => \^ap_rst_n_inv\,
      WEA(0) => xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_n_7,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg_0 => xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_n_6,
      ap_enable_reg_pp0_iter2_reg_0(0) => xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_n_14,
      ap_rst_n => ap_rst_n,
      gradx2_mat_data_empty_n => gradx2_mat_data_empty_n,
      grady2_mat_data_dout(10) => grady2_mat_data_dout(15),
      grady2_mat_data_dout(9 downto 0) => grady2_mat_data_dout(9 downto 0),
      grady2_mat_data_empty_n => grady2_mat_data_empty_n,
      phase_mat_data_full_n => phase_mat_data_full_n,
      push => push_2,
      tmp_21_reg_3350 => tmp_21_reg_3350,
      \tmp_V_reg_319_reg[15]_0\(0) => gradx2_mat_data_dout(15),
      xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_ap_ready => xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_ap_ready,
      xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_ap_start => xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_ap_start,
      xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_gradx2_mat_44_read => xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_gradx2_mat_44_read
    );
xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24
     port map (
      D(7 downto 0) => xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_U0_gaussian_mat_data_din(7 downto 0),
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      E(0) => xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_U0_n_6,
      Q(1) => ap_CS_fsm_state11,
      Q(0) => xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_U0_n_9,
      SR(0) => \^ap_rst_n_inv\,
      \ap_CS_fsm_reg[0]_0\ => \^xfcannykernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_u0_lowthreshold_read\,
      \ap_CS_fsm_reg[3]_0\ => xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_U0_n_23,
      \ap_CS_fsm_reg[3]_1\ => \ap_CS_fsm_reg[3]\,
      \ap_CS_fsm_reg[3]_2\(0) => \ap_CS_fsm_reg[3]_0\(0),
      \ap_CS_fsm_reg[3]_3\ => \ap_CS_fsm_reg[3]_1\,
      ap_clk => ap_clk,
      \ap_phi_reg_pp1_iter2_buf2_V_reg_421_reg[7]_0\(7 downto 0) => Q(7 downto 0),
      ap_rst_n => ap_rst_n,
      \cmp_i_i362_i_i_i_i_reg_939_reg[0]_0\(0) => E(0),
      \cmp_i_i362_i_i_i_i_reg_939_reg[0]_1\ => \cmp_i_i362_i_i_i_i_reg_939_reg[0]\,
      dout_valid_reg => dout_valid_reg,
      \empty_100_reg_310_reg[12]_0\(0) => ap_NS_fsm147_out,
      empty_n => empty_n,
      empty_n_reg => empty_n_reg,
      \empty_reg_287_reg[10]_0\(0) => empty_reg_287,
      gaussian_mat_data_full_n => gaussian_mat_data_full_n,
      gray_img_src_data_empty_n => gray_img_src_data_empty_n,
      \icmp_ln874_9_reg_976_pp1_iter3_reg_reg[0]_0\ => xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_U0_n_28,
      internal_full_n_reg(0) => shiftReg_ce,
      \p_load8_reg_952_reg[1]_0\ => \p_load8_reg_952_reg[1]\,
      start_for_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_full_n => start_for_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_full_n,
      start_for_xfgray2rgb_1080_1920_U0_full_n => start_for_xfgray2rgb_1080_1920_U0_full_n,
      start_for_xfrgb2gray_1080_1920_U0_full_n => start_for_xfrgb2gray_1080_1920_U0_full_n,
      start_once_reg => start_once_reg,
      start_once_reg_0 => start_once_reg_3,
      start_once_reg_reg_0 => \^start_once_reg_0\,
      start_once_reg_reg_1 => start_for_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_U_n_7,
      xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_ap_start => xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_ap_start,
      xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_gray_img_src_data_read => xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_gray_img_src_data_read
    );
xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFDuplicate_rows_2_1080_1920_3_1_5_1920_s
     port map (
      SR(0) => \^ap_rst_n_inv\,
      \ap_CS_fsm_reg[2]_0\ => xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_n_9,
      \ap_CS_fsm_reg[2]_1\ => xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_n_10,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \empty_reg_94_reg[0]_0\ => xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_n_7,
      gradx2_mat_data_full_n => gradx2_mat_data_full_n,
      grady1_mat_data_full_n => grady1_mat_data_full_n,
      \icmp_ln882_1_reg_149_reg[0]_0\ => xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_n_6,
      \icmp_ln882_1_reg_149_reg[0]_1\ => gradx_mat_data_U_n_18,
      start_for_xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_full_n => start_for_xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_full_n,
      start_for_xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_full_n => start_for_xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_full_n,
      start_once_reg => start_once_reg_4,
      xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_ap_start => xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_ap_start,
      xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read => xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read
    );
xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_s
     port map (
      A(10 downto 1) => A(10 downto 1),
      A(0) => gradx1_mat_data_dout(0),
      DI(0) => DI(0),
      E(0) => xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_n_40,
      O(0) => sub_ln3459_14_fu_1706_p2(31),
      Q(0) => waddr(12),
      S(7 downto 0) => S(7 downto 0),
      SR(0) => \^ap_rst_n_inv\,
      WEA(0) => xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_n_39,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \empty_82_reg_2106_reg[24]_0\(2 downto 0) => \empty_82_reg_2106_reg[24]\(2 downto 0),
      \empty_82_reg_2106_reg[27]_0\(14 downto 0) => \empty_82_reg_2106_reg[27]\(14 downto 0),
      \empty_82_reg_2106_reg[27]_1\(0) => \^o\(0),
      \empty_82_reg_2106_reg[27]_2\(0) => add_ln3469_14_fu_1722_p2(31),
      \empty_reg_2074_reg[27]_0\(18 downto 0) => \empty_reg_2074_reg[27]\(18 downto 0),
      gradx1_mat_data_empty_n => gradx1_mat_data_empty_n,
      gradx1_mat_data_full_n => gradx1_mat_data_full_n,
      grady1_mat_data_empty_n => grady1_mat_data_empty_n,
      grady1_mat_data_full_n => grady1_mat_data_full_n,
      \icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0\(13 downto 0) => xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_magnitude_mat_48_din(15 downto 2),
      \icmp_ln79_reg_1822_pp0_iter8_reg_reg[0]_0\(0) => xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_n_37,
      \icmp_ln79_reg_1822_pp0_iter8_reg_reg[0]_1\(0) => xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_magnitude_mat_48_write,
      internal_full_n_reg(0) => xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_n_41,
      magnitude_mat_data_full_n => magnitude_mat_data_full_n,
      mem_reg_bram_0(6 downto 0) => mem_reg_bram_0(6 downto 0),
      p_0_in0_out(10) => grady1_mat_data_U_n_7,
      p_0_in0_out(9) => grady1_mat_data_U_n_8,
      p_0_in0_out(8) => grady1_mat_data_U_n_9,
      p_0_in0_out(7) => grady1_mat_data_U_n_10,
      p_0_in0_out(6) => grady1_mat_data_U_n_11,
      p_0_in0_out(5) => grady1_mat_data_U_n_12,
      p_0_in0_out(4) => grady1_mat_data_U_n_13,
      p_0_in0_out(3) => grady1_mat_data_U_n_14,
      p_0_in0_out(2) => grady1_mat_data_U_n_15,
      p_0_in0_out(1) => grady1_mat_data_U_n_16,
      p_0_in0_out(0) => grady1_mat_data_U_n_17,
      push => push_5,
      \tmp_17_reg_2100_reg[0]_0\(7 downto 0) => \tmp_17_reg_2100_reg[0]\(7 downto 0),
      xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read => xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read,
      xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_ap_ready => xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_ap_ready,
      xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_ap_start => xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_ap_start,
      xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_grady1_mat_46_read => xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_grady1_mat_46_read,
      \xor_ln3471_11_reg_2093_reg[0]_0\(6 downto 0) => \xor_ln3471_11_reg_2093_reg[0]\(6 downto 0)
    );
xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_s
     port map (
      D(1 downto 0) => \^srl_sig_reg[1][1]\(7 downto 6),
      E(0) => xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_n_12,
      Q(0) => \ap_CS_fsm_reg[6]\(0),
      SR(0) => \^ap_rst_n_inv\,
      WEA(0) => WEA(0),
      \ap_CS_fsm_reg[1]_0\ => xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_n_11,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      gray_img_dst_data_full_n => gray_img_dst_data_full_n,
      grp_read_r_fu_76_ap_start_reg => grp_read_r_fu_76_ap_start_reg,
      grp_read_r_fu_76_ap_start_reg_reg_0(0) => xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_n_13,
      grp_read_r_fu_76_ap_start_reg_reg_1 => grp_read_r_fu_76_ap_start_reg_reg,
      \icmp_ln104_reg_125_reg[0]_0\ => nms_mat_data_U_n_7,
      mOutPtr110_out => mOutPtr110_out_6,
      mOutPtr110_out_0 => mOutPtr110_out,
      \mOutPtr_reg[1]\ => nms_mat_data_U_n_8,
      \mOutPtr_reg[1]_0\ => xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_n_11,
      nms_mat_data_empty_n => nms_mat_data_empty_n,
      push => push,
      \ref_tmp_assign_2_reg_139_reg[1]_0\(5 downto 0) => \^srl_sig_reg[1][1]\(5 downto 0),
      start_for_xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_full_n => start_for_xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_full_n,
      start_once_reg => start_once_reg_12,
      xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_ap_start => xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_ap_start,
      xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_nms_mat_410_read => xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_nms_mat_410_read,
      xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_ap_start => xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_ap_start
    );
xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_s
     port map (
      DINADIN(7 downto 0) => gaussian_mat_data_dout(7 downto 0),
      E(0) => xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_29,
      SR(0) => \^ap_rst_n_inv\,
      \ap_CS_fsm_reg[4]\(0) => xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_28,
      \ap_CS_fsm_reg[6]\ => xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_35,
      ap_clk => ap_clk,
      ap_enable_reg_pp3_iter4_reg => xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_30,
      ap_enable_reg_pp3_iter4_reg_0 => xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_33,
      ap_rst_n => ap_rst_n,
      gaussian_mat_data_empty_n => gaussian_mat_data_empty_n,
      gradx_mat_data_empty_n => gradx_mat_data_empty_n,
      gradx_mat_data_full_n => gradx_mat_data_full_n,
      grady_mat_data_empty_n => grady_mat_data_empty_n,
      grady_mat_data_full_n => grady_mat_data_full_n,
      internal_empty_n_reg(0) => xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_32,
      internal_full_n_reg(0) => shiftReg_ce_8,
      internal_full_n_reg_0(0) => shiftReg_ce_7,
      \mOutPtr_reg[1]\ => xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_U0_n_28,
      ram_reg_bram_0 => xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_38,
      ram_reg_bram_0_0 => xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_39,
      ram_reg_bram_0_1 => xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_40,
      ram_reg_bram_0_2 => xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_41,
      ram_reg_bram_0_3 => xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_42,
      ram_reg_bram_0_4 => xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_43,
      ram_reg_bram_0_5 => xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_44,
      ram_reg_bram_0_6 => xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_45,
      ram_reg_bram_0_7(7 downto 0) => \grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16/buf_0_V_d1\(7 downto 0),
      \src_buf_V_0_2_3_reg_403_reg[6]\(10) => xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_grady_mat_45_din(15),
      \src_buf_V_0_2_3_reg_403_reg[6]\(9 downto 0) => xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_grady_mat_45_din(9 downto 0),
      \src_buf_V_2_0_0_reg_367_reg[7]\(10) => xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_gradx_mat_42_din(15),
      \src_buf_V_2_0_0_reg_367_reg[7]\(9 downto 0) => xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_gradx_mat_42_din(9 downto 0),
      start_for_xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_full_n => start_for_xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_full_n,
      start_once_reg => start_once_reg_9,
      xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read => xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read,
      xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_ready => xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_ready,
      xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_start => xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_start,
      xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_gaussian_mat_41_read => xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_gaussian_mat_41_read
    );
xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s
     port map (
      D(7 downto 0) => p_c1_dout(7 downto 0),
      E(0) => sel,
      Q(1) => ap_CS_fsm_state11_11,
      Q(0) => ap_CS_fsm_state5,
      SR(0) => \^ap_rst_n_inv\,
      \agg_tmp31_i_i_0_i_reg_411_reg[0]_0\(1 downto 0) => xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_nms_mat_410_din(1 downto 0),
      \ap_CS_fsm_reg[5]_0\ => xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_n_11,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter0_reg_0 => phase_mat_data_U_n_8,
      ap_rst_n => ap_rst_n,
      cmp_i_i161_i_i_reg_879 => cmp_i_i161_i_i_reg_879,
      \empty_44_reg_351_reg[2]_0\ => xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_n_9,
      \high_threshold_read_reg_831_reg[7]_0\(7 downto 0) => p_c_dout(7 downto 0),
      internal_full_n_reg(0) => shiftReg_ce_10,
      magnitude_mat_data_empty_n => magnitude_mat_data_empty_n,
      nms_mat_data_full_n => nms_mat_data_full_n,
      p_c1_empty_n => p_c1_empty_n,
      p_c_empty_n => p_c_empty_n,
      phase_mat_data_empty_n => phase_mat_data_empty_n,
      ram_reg_bram_0 => magnitude_mat_data_U_n_8,
      ram_reg_bram_0_0(7 downto 0) => phase_mat_data_dout(7 downto 0),
      ram_reg_bram_0_1(15 downto 0) => magnitude_mat_data_dout(15 downto 0),
      start_for_xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_full_n => start_for_xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_full_n,
      start_once_reg => start_once_reg_12,
      start_once_reg_reg_0 => xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_n_12,
      xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_ap_start => xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_ap_start,
      xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_phase_mat_49_read => xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_phase_mat_49_read
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector is
  port (
    src_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    src_TKEEP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    src_TSTRB : in STD_LOGIC_VECTOR ( 2 downto 0 );
    src_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    dst_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    dst_TKEEP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    dst_TSTRB : out STD_LOGIC_VECTOR ( 2 downto 0 );
    dst_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    dst_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    dst_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    dst_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    lowthreshold : in STD_LOGIC_VECTOR ( 31 downto 0 );
    highthreshold : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    src_TVALID : in STD_LOGIC;
    src_TREADY : out STD_LOGIC;
    dst_TVALID : out STD_LOGIC;
    dst_TREADY : in STD_LOGIC
  );
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal Loop_loop_height_proc1719_U0_ap_start : STD_LOGIC;
  signal Loop_loop_height_proc1719_U0_n_7 : STD_LOGIC;
  signal Loop_loop_height_proc1821_U0_n_7 : STD_LOGIC;
  signal Loop_loop_height_proc1821_U0_n_9 : STD_LOGIC;
  signal Loop_loop_height_proc1821_U0_rgb_img_src_data_din : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal Loop_loop_height_proc1821_U0_rgb_img_src_data_write : STD_LOGIC;
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal call_ret_ExtractPixel_fu_76_ap_return_1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal call_ret_ExtractPixel_fu_76_ap_return_2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \empty_82_reg_2106[24]_i_12_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[24]_i_13_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[24]_i_14_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[29]_i_13_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[29]_i_14_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[29]_i_15_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[29]_i_16_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[29]_i_17_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[29]_i_18_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[29]_i_19_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[29]_i_21_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[29]_i_22_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[29]_i_23_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[29]_i_24_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[29]_i_25_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[29]_i_26_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[29]_i_27_n_5\ : STD_LOGIC;
  signal \empty_82_reg_2106[29]_i_28_n_5\ : STD_LOGIC;
  signal empty_n : STD_LOGIC;
  signal empty_n_0 : STD_LOGIC;
  signal empty_n_1 : STD_LOGIC;
  signal gray_img_dst_data_U_n_7 : STD_LOGIC;
  signal gray_img_dst_data_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gray_img_dst_data_empty_n : STD_LOGIC;
  signal gray_img_dst_data_full_n : STD_LOGIC;
  signal gray_img_src_data_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gray_img_src_data_empty_n : STD_LOGIC;
  signal gray_img_src_data_full_n : STD_LOGIC;
  signal highthreshold_c_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal highthreshold_c_empty_n : STD_LOGIC;
  signal highthreshold_c_full_n : STD_LOGIC;
  signal lowthreshold_c_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal lowthreshold_c_empty_n : STD_LOGIC;
  signal lowthreshold_c_full_n : STD_LOGIC;
  signal mem_reg_bram_0_i_109_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_40_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_41_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_42_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_43_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_44_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_45_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_46_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_58_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_59_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_60_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_61_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_62_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_63_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_64_n_5 : STD_LOGIC;
  signal mem_reg_bram_0_i_65_n_5 : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal pop_2 : STD_LOGIC;
  signal pop_5 : STD_LOGIC;
  signal pop_7 : STD_LOGIC;
  signal push : STD_LOGIC;
  signal push_4 : STD_LOGIC;
  signal push_6 : STD_LOGIC;
  signal \regslice_both_dst_V_data_V_U/B_V_data_1_sel_wr01_out\ : STD_LOGIC;
  signal rgb_img_dst_data_U_n_10 : STD_LOGIC;
  signal rgb_img_dst_data_U_n_11 : STD_LOGIC;
  signal rgb_img_dst_data_U_n_12 : STD_LOGIC;
  signal rgb_img_dst_data_U_n_13 : STD_LOGIC;
  signal rgb_img_dst_data_U_n_14 : STD_LOGIC;
  signal rgb_img_dst_data_U_n_15 : STD_LOGIC;
  signal rgb_img_dst_data_U_n_16 : STD_LOGIC;
  signal rgb_img_dst_data_U_n_17 : STD_LOGIC;
  signal rgb_img_dst_data_U_n_18 : STD_LOGIC;
  signal rgb_img_dst_data_U_n_19 : STD_LOGIC;
  signal rgb_img_dst_data_U_n_20 : STD_LOGIC;
  signal rgb_img_dst_data_U_n_21 : STD_LOGIC;
  signal rgb_img_dst_data_U_n_22 : STD_LOGIC;
  signal rgb_img_dst_data_U_n_23 : STD_LOGIC;
  signal rgb_img_dst_data_U_n_24 : STD_LOGIC;
  signal rgb_img_dst_data_U_n_25 : STD_LOGIC;
  signal rgb_img_dst_data_U_n_26 : STD_LOGIC;
  signal rgb_img_dst_data_U_n_27 : STD_LOGIC;
  signal rgb_img_dst_data_U_n_28 : STD_LOGIC;
  signal rgb_img_dst_data_U_n_29 : STD_LOGIC;
  signal rgb_img_dst_data_U_n_30 : STD_LOGIC;
  signal rgb_img_dst_data_U_n_31 : STD_LOGIC;
  signal rgb_img_dst_data_U_n_8 : STD_LOGIC;
  signal rgb_img_dst_data_U_n_9 : STD_LOGIC;
  signal rgb_img_dst_data_empty_n : STD_LOGIC;
  signal rgb_img_dst_data_full_n : STD_LOGIC;
  signal rgb_img_src_data_U_n_23 : STD_LOGIC;
  signal rgb_img_src_data_U_n_24 : STD_LOGIC;
  signal rgb_img_src_data_U_n_25 : STD_LOGIC;
  signal rgb_img_src_data_U_n_26 : STD_LOGIC;
  signal rgb_img_src_data_U_n_27 : STD_LOGIC;
  signal rgb_img_src_data_U_n_28 : STD_LOGIC;
  signal rgb_img_src_data_U_n_29 : STD_LOGIC;
  signal rgb_img_src_data_U_n_30 : STD_LOGIC;
  signal rgb_img_src_data_empty_n : STD_LOGIC;
  signal rgb_img_src_data_full_n : STD_LOGIC;
  signal shiftReg_ce : STD_LOGIC;
  signal start_for_Loop_loop_height_proc1719_U0_full_n : STD_LOGIC;
  signal start_for_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_full_n : STD_LOGIC;
  signal start_for_xfgray2rgb_1080_1920_U0_full_n : STD_LOGIC;
  signal start_for_xfrgb2gray_1080_1920_U0_full_n : STD_LOGIC;
  signal start_once_reg : STD_LOGIC;
  signal start_once_reg_3 : STD_LOGIC;
  signal \xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_U0/buf_0_V_d1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_ap_start : STD_LOGIC;
  signal xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_gray_img_dst_data_din : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_gray_img_dst_data_write : STD_LOGIC;
  signal xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_gray_img_src_data_read : STD_LOGIC;
  signal xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_lowthreshold_read : STD_LOGIC;
  signal xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_n_25 : STD_LOGIC;
  signal xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_n_28 : STD_LOGIC;
  signal xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_n_30 : STD_LOGIC;
  signal xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_n_31 : STD_LOGIC;
  signal xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_n_33 : STD_LOGIC;
  signal xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_n_34 : STD_LOGIC;
  signal xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_n_35 : STD_LOGIC;
  signal xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_n_36 : STD_LOGIC;
  signal xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_n_37 : STD_LOGIC;
  signal xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_n_9 : STD_LOGIC;
  signal \xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/R_1_14_fu_1666_p3\ : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal \xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3\ : STD_LOGIC_VECTOR ( 31 downto 12 );
  signal \xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0/ap_CS_fsm_pp0_stage4\ : STD_LOGIC;
  signal xfgray2rgb_1080_1920_U0_ap_ready : STD_LOGIC;
  signal xfgray2rgb_1080_1920_U0_ap_start : STD_LOGIC;
  signal xfgray2rgb_1080_1920_U0_n_10 : STD_LOGIC;
  signal xfgray2rgb_1080_1920_U0_n_12 : STD_LOGIC;
  signal xfgray2rgb_1080_1920_U0_n_13 : STD_LOGIC;
  signal xfgray2rgb_1080_1920_U0_n_5 : STD_LOGIC;
  signal xfgray2rgb_1080_1920_U0_n_6 : STD_LOGIC;
  signal xfgray2rgb_1080_1920_U0_n_8 : STD_LOGIC;
  signal xfrgb2gray_1080_1920_U0_ap_ready : STD_LOGIC;
  signal xfrgb2gray_1080_1920_U0_ap_start : STD_LOGIC;
  signal xfrgb2gray_1080_1920_U0_gray_img_src_4207_din : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xfrgb2gray_1080_1920_U0_n_14 : STD_LOGIC;
  signal xfrgb2gray_1080_1920_U0_n_15 : STD_LOGIC;
  signal xfrgb2gray_1080_1920_U0_n_18 : STD_LOGIC;
  signal xfrgb2gray_1080_1920_U0_n_19 : STD_LOGIC;
begin
  dst_TDEST(0) <= \<const0>\;
  dst_TID(0) <= \<const0>\;
  dst_TKEEP(2) <= \<const1>\;
  dst_TKEEP(1) <= \<const1>\;
  dst_TKEEP(0) <= \<const1>\;
  dst_TSTRB(2) <= \<const0>\;
  dst_TSTRB(1) <= \<const0>\;
  dst_TSTRB(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
Loop_loop_height_proc1719_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_Loop_loop_height_proc1719
     port map (
      B_V_data_1_sel_wr01_out => \regslice_both_dst_V_data_V_U/B_V_data_1_sel_wr01_out\,
      \B_V_data_1_state_reg[0]\ => dst_TVALID,
      \B_V_data_1_state_reg[1]\ => Loop_loop_height_proc1719_U0_n_7,
      Loop_loop_height_proc1719_U0_ap_start => Loop_loop_height_proc1719_U0_ap_start,
      Q(23) => rgb_img_dst_data_U_n_8,
      Q(22) => rgb_img_dst_data_U_n_9,
      Q(21) => rgb_img_dst_data_U_n_10,
      Q(20) => rgb_img_dst_data_U_n_11,
      Q(19) => rgb_img_dst_data_U_n_12,
      Q(18) => rgb_img_dst_data_U_n_13,
      Q(17) => rgb_img_dst_data_U_n_14,
      Q(16) => rgb_img_dst_data_U_n_15,
      Q(15) => rgb_img_dst_data_U_n_16,
      Q(14) => rgb_img_dst_data_U_n_17,
      Q(13) => rgb_img_dst_data_U_n_18,
      Q(12) => rgb_img_dst_data_U_n_19,
      Q(11) => rgb_img_dst_data_U_n_20,
      Q(10) => rgb_img_dst_data_U_n_21,
      Q(9) => rgb_img_dst_data_U_n_22,
      Q(8) => rgb_img_dst_data_U_n_23,
      Q(7) => rgb_img_dst_data_U_n_24,
      Q(6) => rgb_img_dst_data_U_n_25,
      Q(5) => rgb_img_dst_data_U_n_26,
      Q(4) => rgb_img_dst_data_U_n_27,
      Q(3) => rgb_img_dst_data_U_n_28,
      Q(2) => rgb_img_dst_data_U_n_29,
      Q(1) => rgb_img_dst_data_U_n_30,
      Q(0) => rgb_img_dst_data_U_n_31,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dst_TDATA(23 downto 0) => dst_TDATA(23 downto 0),
      dst_TLAST(0) => dst_TLAST(0),
      dst_TREADY => dst_TREADY,
      dst_TUSER(0) => dst_TUSER(0),
      rgb_img_dst_data_empty_n => rgb_img_dst_data_empty_n
    );
Loop_loop_height_proc1821_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_Loop_loop_height_proc1821
     port map (
      \B_V_data_1_state_reg[1]\ => src_TREADY,
      E(0) => Loop_loop_height_proc1821_U0_n_7,
      Loop_loop_height_proc1821_U0_rgb_img_src_data_write => Loop_loop_height_proc1821_U0_rgb_img_src_data_write,
      Q(23 downto 0) => Loop_loop_height_proc1821_U0_rgb_img_src_data_din(23 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      highthreshold_c_empty_n => highthreshold_c_empty_n,
      highthreshold_c_full_n => highthreshold_c_full_n,
      internal_empty_n_reg(0) => Loop_loop_height_proc1821_U0_n_9,
      lowthreshold_c_empty_n => lowthreshold_c_empty_n,
      lowthreshold_c_full_n => lowthreshold_c_full_n,
      rgb_img_src_data_full_n => rgb_img_src_data_full_n,
      shiftReg_ce => shiftReg_ce,
      src_TDATA(23 downto 0) => src_TDATA(23 downto 0),
      src_TLAST(0) => src_TLAST(0),
      src_TUSER(0) => src_TUSER(0),
      src_TVALID => src_TVALID,
      start_for_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_full_n => start_for_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_full_n,
      start_for_xfrgb2gray_1080_1920_U0_full_n => start_for_xfrgb2gray_1080_1920_U0_full_n,
      start_once_reg => start_once_reg,
      xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_lowthreshold_read => xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_lowthreshold_read
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
\empty_82_reg_2106[24]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3\(13),
      I1 => \xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3\(14),
      O => \empty_82_reg_2106[24]_i_12_n_5\
    );
\empty_82_reg_2106[24]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3\(12),
      I1 => \xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3\(13),
      O => \empty_82_reg_2106[24]_i_13_n_5\
    );
\empty_82_reg_2106[24]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3\(12),
      I1 => \xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3\(31),
      O => \empty_82_reg_2106[24]_i_14_n_5\
    );
\empty_82_reg_2106[29]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3\(28),
      I1 => \xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3\(29),
      O => \empty_82_reg_2106[29]_i_13_n_5\
    );
\empty_82_reg_2106[29]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3\(27),
      I1 => \xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3\(28),
      O => \empty_82_reg_2106[29]_i_14_n_5\
    );
\empty_82_reg_2106[29]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3\(26),
      I1 => \xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3\(27),
      O => \empty_82_reg_2106[29]_i_15_n_5\
    );
\empty_82_reg_2106[29]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3\(25),
      I1 => \xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3\(26),
      O => \empty_82_reg_2106[29]_i_16_n_5\
    );
\empty_82_reg_2106[29]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3\(24),
      I1 => \xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3\(25),
      O => \empty_82_reg_2106[29]_i_17_n_5\
    );
\empty_82_reg_2106[29]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3\(23),
      I1 => \xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3\(24),
      O => \empty_82_reg_2106[29]_i_18_n_5\
    );
\empty_82_reg_2106[29]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3\(22),
      I1 => \xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3\(23),
      O => \empty_82_reg_2106[29]_i_19_n_5\
    );
\empty_82_reg_2106[29]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3\(21),
      I1 => \xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3\(22),
      O => \empty_82_reg_2106[29]_i_21_n_5\
    );
\empty_82_reg_2106[29]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3\(20),
      I1 => \xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3\(21),
      O => \empty_82_reg_2106[29]_i_22_n_5\
    );
\empty_82_reg_2106[29]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3\(19),
      I1 => \xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3\(20),
      O => \empty_82_reg_2106[29]_i_23_n_5\
    );
\empty_82_reg_2106[29]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3\(18),
      I1 => \xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3\(19),
      O => \empty_82_reg_2106[29]_i_24_n_5\
    );
\empty_82_reg_2106[29]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3\(17),
      I1 => \xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3\(18),
      O => \empty_82_reg_2106[29]_i_25_n_5\
    );
\empty_82_reg_2106[29]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3\(16),
      I1 => \xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3\(17),
      O => \empty_82_reg_2106[29]_i_26_n_5\
    );
\empty_82_reg_2106[29]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3\(15),
      I1 => \xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3\(16),
      O => \empty_82_reg_2106[29]_i_27_n_5\
    );
\empty_82_reg_2106[29]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3\(14),
      I1 => \xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3\(15),
      O => \empty_82_reg_2106[29]_i_28_n_5\
    );
gray_img_dst_data_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w8_d1920_A
     port map (
      DINADIN(7 downto 0) => xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_gray_img_dst_data_din(7 downto 0),
      E(0) => xfgray2rgb_1080_1920_U0_n_6,
      Q(0) => \xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0/ap_CS_fsm_pp0_stage4\,
      WEA(0) => xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_gray_img_dst_data_write,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \dout_buf_reg[7]_0\(7 downto 0) => gray_img_dst_data_dout(7 downto 0),
      dout_valid_reg_0 => xfgray2rgb_1080_1920_U0_n_13,
      empty_n => empty_n,
      full_n_reg_0 => gray_img_dst_data_U_n_7,
      gray_img_dst_data_empty_n => gray_img_dst_data_empty_n,
      gray_img_dst_data_full_n => gray_img_dst_data_full_n,
      pop => pop_5,
      push => push
    );
gray_img_src_data_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w8_d1920_A_0
     port map (
      D(7 downto 0) => xfrgb2gray_1080_1920_U0_gray_img_src_4207_din(7 downto 0),
      DINADIN(7 downto 0) => \xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_U0/buf_0_V_d1\(7 downto 0),
      E(0) => pop_2,
      Q(7 downto 0) => gray_img_src_data_dout(7 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dout_valid_reg_0 => xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_n_34,
      empty_n => empty_n_0,
      gray_img_src_data_empty_n => gray_img_src_data_empty_n,
      gray_img_src_data_full_n => gray_img_src_data_full_n,
      mem_reg_bram_0_0 => xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_n_31,
      push => push_6,
      ram_reg_bram_0 => xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_n_9,
      show_ahead_reg_0 => xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_n_30,
      \usedw_reg[0]_0\(0) => xfrgb2gray_1080_1920_U0_n_18,
      xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_gray_img_src_data_read => xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_gray_img_src_data_read
    );
highthreshold_c_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w32_d3_S
     port map (
      E(0) => Loop_loop_height_proc1821_U0_n_9,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      highthreshold(7 downto 0) => highthreshold(7 downto 0),
      highthreshold_c_empty_n => highthreshold_c_empty_n,
      highthreshold_c_full_n => highthreshold_c_full_n,
      internal_full_n_reg_0 => xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_n_28,
      \out\(7 downto 0) => highthreshold_c_dout(7 downto 0),
      shiftReg_ce => shiftReg_ce,
      xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_lowthreshold_read => xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_lowthreshold_read
    );
lowthreshold_c_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w32_d3_S_1
     port map (
      E(0) => Loop_loop_height_proc1821_U0_n_7,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      lowthreshold(7 downto 0) => lowthreshold(7 downto 0),
      lowthreshold_c_empty_n => lowthreshold_c_empty_n,
      lowthreshold_c_full_n => lowthreshold_c_full_n,
      \out\(7 downto 0) => lowthreshold_c_dout(7 downto 0),
      shiftReg_ce => shiftReg_ce,
      xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_lowthreshold_read => xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_lowthreshold_read
    );
mem_reg_bram_0_i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_n_25,
      O => mem_reg_bram_0_i_109_n_5
    );
mem_reg_bram_0_i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/R_1_14_fu_1666_p3\(31),
      O => mem_reg_bram_0_i_40_n_5
    );
mem_reg_bram_0_i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/R_1_14_fu_1666_p3\(30),
      O => mem_reg_bram_0_i_41_n_5
    );
mem_reg_bram_0_i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/R_1_14_fu_1666_p3\(29),
      O => mem_reg_bram_0_i_42_n_5
    );
mem_reg_bram_0_i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/R_1_14_fu_1666_p3\(28),
      O => mem_reg_bram_0_i_43_n_5
    );
mem_reg_bram_0_i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/R_1_14_fu_1666_p3\(27),
      O => mem_reg_bram_0_i_44_n_5
    );
mem_reg_bram_0_i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/R_1_14_fu_1666_p3\(26),
      O => mem_reg_bram_0_i_45_n_5
    );
mem_reg_bram_0_i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/R_1_14_fu_1666_p3\(25),
      O => mem_reg_bram_0_i_46_n_5
    );
mem_reg_bram_0_i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/R_1_14_fu_1666_p3\(24),
      O => mem_reg_bram_0_i_58_n_5
    );
mem_reg_bram_0_i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/R_1_14_fu_1666_p3\(23),
      O => mem_reg_bram_0_i_59_n_5
    );
mem_reg_bram_0_i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/R_1_14_fu_1666_p3\(22),
      O => mem_reg_bram_0_i_60_n_5
    );
mem_reg_bram_0_i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/R_1_14_fu_1666_p3\(21),
      O => mem_reg_bram_0_i_61_n_5
    );
mem_reg_bram_0_i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/R_1_14_fu_1666_p3\(20),
      O => mem_reg_bram_0_i_62_n_5
    );
mem_reg_bram_0_i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/R_1_14_fu_1666_p3\(19),
      O => mem_reg_bram_0_i_63_n_5
    );
mem_reg_bram_0_i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/R_1_14_fu_1666_p3\(18),
      O => mem_reg_bram_0_i_64_n_5
    );
mem_reg_bram_0_i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/R_1_14_fu_1666_p3\(17),
      O => mem_reg_bram_0_i_65_n_5
    );
rgb_img_dst_data_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w24_d1920_A
     port map (
      B_V_data_1_sel_wr01_out => \regslice_both_dst_V_data_V_U/B_V_data_1_sel_wr01_out\,
      E(0) => xfgray2rgb_1080_1920_U0_n_10,
      Q(23) => rgb_img_dst_data_U_n_8,
      Q(22) => rgb_img_dst_data_U_n_9,
      Q(21) => rgb_img_dst_data_U_n_10,
      Q(20) => rgb_img_dst_data_U_n_11,
      Q(19) => rgb_img_dst_data_U_n_12,
      Q(18) => rgb_img_dst_data_U_n_13,
      Q(17) => rgb_img_dst_data_U_n_14,
      Q(16) => rgb_img_dst_data_U_n_15,
      Q(15) => rgb_img_dst_data_U_n_16,
      Q(14) => rgb_img_dst_data_U_n_17,
      Q(13) => rgb_img_dst_data_U_n_18,
      Q(12) => rgb_img_dst_data_U_n_19,
      Q(11) => rgb_img_dst_data_U_n_20,
      Q(10) => rgb_img_dst_data_U_n_21,
      Q(9) => rgb_img_dst_data_U_n_22,
      Q(8) => rgb_img_dst_data_U_n_23,
      Q(7) => rgb_img_dst_data_U_n_24,
      Q(6) => rgb_img_dst_data_U_n_25,
      Q(5) => rgb_img_dst_data_U_n_26,
      Q(4) => rgb_img_dst_data_U_n_27,
      Q(3) => rgb_img_dst_data_U_n_28,
      Q(2) => rgb_img_dst_data_U_n_29,
      Q(1) => rgb_img_dst_data_U_n_30,
      Q(0) => rgb_img_dst_data_U_n_31,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      if_din(7 downto 0) => gray_img_dst_data_dout(7 downto 0),
      pop => pop,
      push => push_4,
      rgb_img_dst_data_empty_n => rgb_img_dst_data_empty_n,
      rgb_img_dst_data_full_n => rgb_img_dst_data_full_n
    );
rgb_img_src_data_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w24_d1920_A_2
     port map (
      E(0) => xfrgb2gray_1080_1920_U0_n_15,
      Loop_loop_height_proc1821_U0_rgb_img_src_data_write => Loop_loop_height_proc1821_U0_rgb_img_src_data_write,
      Q(23 downto 16) => call_ret_ExtractPixel_fu_76_ap_return_2(7 downto 0),
      Q(15 downto 8) => call_ret_ExtractPixel_fu_76_ap_return_1(7 downto 0),
      Q(7) => rgb_img_src_data_U_n_23,
      Q(6) => rgb_img_src_data_U_n_24,
      Q(5) => rgb_img_src_data_U_n_25,
      Q(4) => rgb_img_src_data_U_n_26,
      Q(3) => rgb_img_src_data_U_n_27,
      Q(2) => rgb_img_src_data_U_n_28,
      Q(1) => rgb_img_src_data_U_n_29,
      Q(0) => rgb_img_src_data_U_n_30,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dout_valid_reg_0 => xfrgb2gray_1080_1920_U0_n_19,
      empty_n => empty_n_1,
      if_din(23 downto 0) => Loop_loop_height_proc1821_U0_rgb_img_src_data_din(23 downto 0),
      pop => pop_7,
      rgb_img_src_data_empty_n => rgb_img_src_data_empty_n,
      rgb_img_src_data_full_n => rgb_img_src_data_full_n
    );
start_for_Loop_loop_height_proc1719_U0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_start_for_Loop_loop_height_proc1719_U0
     port map (
      Loop_loop_height_proc1719_U0_ap_start => Loop_loop_height_proc1719_U0_ap_start,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      internal_empty_n_reg_0 => xfgray2rgb_1080_1920_U0_n_8,
      \mOutPtr_reg[0]_0\ => Loop_loop_height_proc1719_U0_n_7,
      \mOutPtr_reg[1]_0\ => xfgray2rgb_1080_1920_U0_n_5,
      start_for_Loop_loop_height_proc1719_U0_full_n => start_for_Loop_loop_height_proc1719_U0_full_n,
      xfgray2rgb_1080_1920_U0_ap_start => xfgray2rgb_1080_1920_U0_ap_start
    );
start_for_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_start_for_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0
     port map (
      E(0) => xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_n_36,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      internal_full_n_reg_0 => xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_n_35,
      \mOutPtr_reg[1]_0\ => xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_n_37,
      start_for_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_full_n => start_for_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_full_n,
      start_for_xfrgb2gray_1080_1920_U0_full_n => start_for_xfrgb2gray_1080_1920_U0_full_n,
      start_once_reg => start_once_reg,
      xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_ap_start => xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_ap_start
    );
start_for_xfgray2rgb_1080_1920_U0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_start_for_xfgray2rgb_1080_1920_U0
     port map (
      Q(0) => xfgray2rgb_1080_1920_U0_ap_ready,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      internal_empty_n_reg_0 => xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_n_33,
      internal_full_n_reg_0 => xfgray2rgb_1080_1920_U0_n_12,
      start_for_xfgray2rgb_1080_1920_U0_full_n => start_for_xfgray2rgb_1080_1920_U0_full_n,
      start_once_reg => start_once_reg_3,
      xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_ap_start => xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_ap_start,
      xfgray2rgb_1080_1920_U0_ap_start => xfgray2rgb_1080_1920_U0_ap_start
    );
start_for_xfrgb2gray_1080_1920_U0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_start_for_xfrgb2gray_1080_1920_U0
     port map (
      Q(1) => xfrgb2gray_1080_1920_U0_ap_ready,
      Q(0) => xfrgb2gray_1080_1920_U0_n_14,
      ap_NS_fsm1 => ap_NS_fsm1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      start_for_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_full_n => start_for_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_full_n,
      start_for_xfrgb2gray_1080_1920_U0_full_n => start_for_xfrgb2gray_1080_1920_U0_full_n,
      start_once_reg => start_once_reg,
      xfrgb2gray_1080_1920_U0_ap_start => xfrgb2gray_1080_1920_U0_ap_start
    );
xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_s
     port map (
      DI(0) => mem_reg_bram_0_i_109_n_5,
      DINADIN(7 downto 0) => \xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_U0/buf_0_V_d1\(7 downto 0),
      E(0) => pop_2,
      O(0) => xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_n_25,
      Q(7 downto 0) => gray_img_src_data_dout(7 downto 0),
      S(7) => mem_reg_bram_0_i_58_n_5,
      S(6) => mem_reg_bram_0_i_59_n_5,
      S(5) => mem_reg_bram_0_i_60_n_5,
      S(4) => mem_reg_bram_0_i_61_n_5,
      S(3) => mem_reg_bram_0_i_62_n_5,
      S(2) => mem_reg_bram_0_i_63_n_5,
      S(1) => mem_reg_bram_0_i_64_n_5,
      S(0) => mem_reg_bram_0_i_65_n_5,
      \SRL_SIG_reg[1][1]\(7 downto 0) => xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_gray_img_dst_data_din(7 downto 0),
      WEA(0) => xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_gray_img_dst_data_write,
      \ap_CS_fsm_reg[3]\ => xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_n_35,
      \ap_CS_fsm_reg[3]_0\(0) => xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_n_36,
      \ap_CS_fsm_reg[3]_1\ => xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_n_37,
      \ap_CS_fsm_reg[6]\(0) => \xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0/ap_CS_fsm_pp0_stage4\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \cmp_i_i362_i_i_i_i_reg_939_reg[0]\ => xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_n_30,
      dout_valid_reg => xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_n_31,
      \empty_82_reg_2106_reg[24]\(2) => \empty_82_reg_2106[24]_i_12_n_5\,
      \empty_82_reg_2106_reg[24]\(1) => \empty_82_reg_2106[24]_i_13_n_5\,
      \empty_82_reg_2106_reg[24]\(0) => \empty_82_reg_2106[24]_i_14_n_5\,
      \empty_82_reg_2106_reg[27]\(14 downto 0) => \xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/R_1_14_fu_1666_p3\(31 downto 17),
      empty_n => empty_n_0,
      empty_n_reg => xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_n_34,
      \empty_reg_2074_reg[27]\(18) => \xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3\(31),
      \empty_reg_2074_reg[27]\(17 downto 0) => \xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3\(29 downto 12),
      gray_img_dst_data_full_n => gray_img_dst_data_full_n,
      gray_img_src_data_empty_n => gray_img_src_data_empty_n,
      grp_read_r_fu_76_ap_start_reg_reg => gray_img_dst_data_U_n_7,
      highthreshold_c_empty_n => highthreshold_c_empty_n,
      \in\(7 downto 0) => highthreshold_c_dout(7 downto 0),
      internal_empty_n_reg => xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_n_28,
      \low_threshold_read_reg_826_reg[7]\(7 downto 0) => lowthreshold_c_dout(7 downto 0),
      lowthreshold_c_empty_n => lowthreshold_c_empty_n,
      mem_reg_bram_0(6) => mem_reg_bram_0_i_40_n_5,
      mem_reg_bram_0(5) => mem_reg_bram_0_i_41_n_5,
      mem_reg_bram_0(4) => mem_reg_bram_0_i_42_n_5,
      mem_reg_bram_0(3) => mem_reg_bram_0_i_43_n_5,
      mem_reg_bram_0(2) => mem_reg_bram_0_i_44_n_5,
      mem_reg_bram_0(1) => mem_reg_bram_0_i_45_n_5,
      mem_reg_bram_0(0) => mem_reg_bram_0_i_46_n_5,
      \p_load8_reg_952_reg[1]\ => xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_n_9,
      push => push,
      start_for_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_full_n => start_for_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_full_n,
      start_for_xfgray2rgb_1080_1920_U0_full_n => start_for_xfgray2rgb_1080_1920_U0_full_n,
      start_for_xfrgb2gray_1080_1920_U0_full_n => start_for_xfrgb2gray_1080_1920_U0_full_n,
      start_once_reg => start_once_reg,
      start_once_reg_0 => start_once_reg_3,
      start_once_reg_reg_0 => xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_n_33,
      \tmp_17_reg_2100_reg[0]\(7) => \empty_82_reg_2106[29]_i_21_n_5\,
      \tmp_17_reg_2100_reg[0]\(6) => \empty_82_reg_2106[29]_i_22_n_5\,
      \tmp_17_reg_2100_reg[0]\(5) => \empty_82_reg_2106[29]_i_23_n_5\,
      \tmp_17_reg_2100_reg[0]\(4) => \empty_82_reg_2106[29]_i_24_n_5\,
      \tmp_17_reg_2100_reg[0]\(3) => \empty_82_reg_2106[29]_i_25_n_5\,
      \tmp_17_reg_2100_reg[0]\(2) => \empty_82_reg_2106[29]_i_26_n_5\,
      \tmp_17_reg_2100_reg[0]\(1) => \empty_82_reg_2106[29]_i_27_n_5\,
      \tmp_17_reg_2100_reg[0]\(0) => \empty_82_reg_2106[29]_i_28_n_5\,
      xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_ap_start => xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_ap_start,
      xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_gray_img_src_data_read => xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_gray_img_src_data_read,
      xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_lowthreshold_read => xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_lowthreshold_read,
      \xor_ln3471_11_reg_2093_reg[0]\(6) => \empty_82_reg_2106[29]_i_13_n_5\,
      \xor_ln3471_11_reg_2093_reg[0]\(5) => \empty_82_reg_2106[29]_i_14_n_5\,
      \xor_ln3471_11_reg_2093_reg[0]\(4) => \empty_82_reg_2106[29]_i_15_n_5\,
      \xor_ln3471_11_reg_2093_reg[0]\(3) => \empty_82_reg_2106[29]_i_16_n_5\,
      \xor_ln3471_11_reg_2093_reg[0]\(2) => \empty_82_reg_2106[29]_i_17_n_5\,
      \xor_ln3471_11_reg_2093_reg[0]\(1) => \empty_82_reg_2106[29]_i_18_n_5\,
      \xor_ln3471_11_reg_2093_reg[0]\(0) => \empty_82_reg_2106[29]_i_19_n_5\
    );
xfgray2rgb_1080_1920_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xfgray2rgb_1080_1920_s
     port map (
      E(0) => xfgray2rgb_1080_1920_U0_n_6,
      Q(0) => xfgray2rgb_1080_1920_U0_ap_ready,
      \ap_CS_fsm_reg[1]_0\(0) => xfgray2rgb_1080_1920_U0_n_10,
      \ap_CS_fsm_reg[1]_1\ => xfgray2rgb_1080_1920_U0_n_13,
      \ap_CS_fsm_reg[2]_0\ => xfgray2rgb_1080_1920_U0_n_12,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      empty_n => empty_n,
      gray_img_dst_data_empty_n => gray_img_dst_data_empty_n,
      pop => pop_5,
      pop_1 => pop,
      push => push_4,
      push_0 => push,
      rgb_img_dst_data_full_n => rgb_img_dst_data_full_n,
      start_for_Loop_loop_height_proc1719_U0_full_n => start_for_Loop_loop_height_proc1719_U0_full_n,
      start_once_reg_reg_0 => xfgray2rgb_1080_1920_U0_n_5,
      start_once_reg_reg_1 => xfgray2rgb_1080_1920_U0_n_8,
      xfgray2rgb_1080_1920_U0_ap_start => xfgray2rgb_1080_1920_U0_ap_start
    );
xfrgb2gray_1080_1920_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xfrgb2gray_1080_1920_s
     port map (
      E(0) => xfrgb2gray_1080_1920_U0_n_15,
      Loop_loop_height_proc1821_U0_rgb_img_src_data_write => Loop_loop_height_proc1821_U0_rgb_img_src_data_write,
      P(7 downto 0) => xfrgb2gray_1080_1920_U0_gray_img_src_4207_din(7 downto 0),
      Q(23 downto 16) => call_ret_ExtractPixel_fu_76_ap_return_2(7 downto 0),
      Q(15 downto 8) => call_ret_ExtractPixel_fu_76_ap_return_1(7 downto 0),
      Q(7) => rgb_img_src_data_U_n_23,
      Q(6) => rgb_img_src_data_U_n_24,
      Q(5) => rgb_img_src_data_U_n_25,
      Q(4) => rgb_img_src_data_U_n_26,
      Q(3) => rgb_img_src_data_U_n_27,
      Q(2) => rgb_img_src_data_U_n_28,
      Q(1) => rgb_img_src_data_U_n_29,
      Q(0) => rgb_img_src_data_U_n_30,
      \ap_CS_fsm_reg[2]_0\(1) => xfrgb2gray_1080_1920_U0_ap_ready,
      \ap_CS_fsm_reg[2]_0\(0) => xfrgb2gray_1080_1920_U0_n_14,
      ap_NS_fsm1 => ap_NS_fsm1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dout_valid_reg => xfrgb2gray_1080_1920_U0_n_19,
      empty_n => empty_n_1,
      gray_img_src_data_full_n => gray_img_src_data_full_n,
      \icmp_ln23_reg_153_reg[0]_0\(0) => xfrgb2gray_1080_1920_U0_n_18,
      pop => pop_7,
      push => push_6,
      rgb_img_src_data_empty_n => rgb_img_src_data_empty_n,
      \usedw_reg[0]\ => xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_n_30,
      xfrgb2gray_1080_1920_U0_ap_start => xfrgb2gray_1080_1920_U0_ap_start
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    src_TVALID : in STD_LOGIC;
    src_TREADY : out STD_LOGIC;
    src_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    src_TKEEP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    src_TSTRB : in STD_LOGIC_VECTOR ( 2 downto 0 );
    src_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    dst_TVALID : out STD_LOGIC;
    dst_TREADY : in STD_LOGIC;
    dst_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    dst_TKEEP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    dst_TSTRB : out STD_LOGIC_VECTOR ( 2 downto 0 );
    dst_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    dst_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    dst_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    dst_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    lowthreshold : in STD_LOGIC_VECTOR ( 31 downto 0 );
    highthreshold : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_edge_canny_detector_0_0,edge_canny_detector,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "edge_canny_detector,Vivado 2020.1";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute SDX_KERNEL : string;
  attribute SDX_KERNEL of inst : label is "true";
  attribute SDX_KERNEL_SYNTH_INST : string;
  attribute SDX_KERNEL_SYNTH_INST of inst : label is "inst";
  attribute SDX_KERNEL_TYPE : string;
  attribute SDX_KERNEL_TYPE of inst : label is "hls";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF src:dst, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 148146667, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of dst_TREADY : signal is "xilinx.com:interface:axis:1.0 dst TREADY";
  attribute X_INTERFACE_INFO of dst_TVALID : signal is "xilinx.com:interface:axis:1.0 dst TVALID";
  attribute X_INTERFACE_INFO of src_TREADY : signal is "xilinx.com:interface:axis:1.0 src TREADY";
  attribute X_INTERFACE_INFO of src_TVALID : signal is "xilinx.com:interface:axis:1.0 src TVALID";
  attribute X_INTERFACE_INFO of dst_TDATA : signal is "xilinx.com:interface:axis:1.0 dst TDATA";
  attribute X_INTERFACE_INFO of dst_TDEST : signal is "xilinx.com:interface:axis:1.0 dst TDEST";
  attribute X_INTERFACE_PARAMETER of dst_TDEST : signal is "XIL_INTERFACENAME dst, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 148146667, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of dst_TID : signal is "xilinx.com:interface:axis:1.0 dst TID";
  attribute X_INTERFACE_INFO of dst_TKEEP : signal is "xilinx.com:interface:axis:1.0 dst TKEEP";
  attribute X_INTERFACE_INFO of dst_TLAST : signal is "xilinx.com:interface:axis:1.0 dst TLAST";
  attribute X_INTERFACE_INFO of dst_TSTRB : signal is "xilinx.com:interface:axis:1.0 dst TSTRB";
  attribute X_INTERFACE_INFO of dst_TUSER : signal is "xilinx.com:interface:axis:1.0 dst TUSER";
  attribute X_INTERFACE_INFO of highthreshold : signal is "xilinx.com:signal:data:1.0 highthreshold DATA";
  attribute X_INTERFACE_PARAMETER of highthreshold : signal is "XIL_INTERFACENAME highthreshold, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of lowthreshold : signal is "xilinx.com:signal:data:1.0 lowthreshold DATA";
  attribute X_INTERFACE_PARAMETER of lowthreshold : signal is "XIL_INTERFACENAME lowthreshold, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of src_TDATA : signal is "xilinx.com:interface:axis:1.0 src TDATA";
  attribute X_INTERFACE_INFO of src_TDEST : signal is "xilinx.com:interface:axis:1.0 src TDEST";
  attribute X_INTERFACE_PARAMETER of src_TDEST : signal is "XIL_INTERFACENAME src, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 148146667, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of src_TID : signal is "xilinx.com:interface:axis:1.0 src TID";
  attribute X_INTERFACE_INFO of src_TKEEP : signal is "xilinx.com:interface:axis:1.0 src TKEEP";
  attribute X_INTERFACE_INFO of src_TLAST : signal is "xilinx.com:interface:axis:1.0 src TLAST";
  attribute X_INTERFACE_INFO of src_TSTRB : signal is "xilinx.com:interface:axis:1.0 src TSTRB";
  attribute X_INTERFACE_INFO of src_TUSER : signal is "xilinx.com:interface:axis:1.0 src TUSER";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      dst_TDATA(23 downto 0) => dst_TDATA(23 downto 0),
      dst_TDEST(0) => dst_TDEST(0),
      dst_TID(0) => dst_TID(0),
      dst_TKEEP(2 downto 0) => dst_TKEEP(2 downto 0),
      dst_TLAST(0) => dst_TLAST(0),
      dst_TREADY => dst_TREADY,
      dst_TSTRB(2 downto 0) => dst_TSTRB(2 downto 0),
      dst_TUSER(0) => dst_TUSER(0),
      dst_TVALID => dst_TVALID,
      highthreshold(31 downto 0) => highthreshold(31 downto 0),
      lowthreshold(31 downto 0) => lowthreshold(31 downto 0),
      src_TDATA(23 downto 0) => src_TDATA(23 downto 0),
      src_TDEST(0) => src_TDEST(0),
      src_TID(0) => src_TID(0),
      src_TKEEP(2 downto 0) => src_TKEEP(2 downto 0),
      src_TLAST(0) => src_TLAST(0),
      src_TREADY => src_TREADY,
      src_TSTRB(2 downto 0) => src_TSTRB(2 downto 0),
      src_TUSER(0) => src_TUSER(0),
      src_TVALID => src_TVALID
    );
end STRUCTURE;
