# 15. Combinational Logic



## Truth Tables

## Logic Gates

### AND, OR, NOT

<figure><img src=".gitbook/assets/截屏2025-02-10 14.26.33.png" alt="" width="375"><figcaption></figcaption></figure>

### XOR(exclusive-OR), NAND, NOR

<figure><img src=".gitbook/assets/截屏2025-02-10 14.27.29.png" alt="" width="375"><figcaption></figcaption></figure>

XNOR

<figure><img src=".gitbook/assets/image (2) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1).png" alt="" width="149"><figcaption></figcaption></figure>

> NOR can be used to express AND, OR, and NOT gates. Thus, <mark style="color:yellow;">NOR is ’functionally complete’</mark> and <mark style="color:red;">can be used to represent any possible Boolean expression, and thus any CL circuit</mark>
>
> A well-known complete set of connectives is { [AND](https://en.wikipedia.org/wiki/Logical_conjunction), [NOT](https://en.wikipedia.org/wiki/Negation) }. Each of the [singleton](https://en.wikipedia.org/wiki/Singleton_\(mathematics\)) sets { [NAND](https://en.wikipedia.org/wiki/Sheffer_stroke) } and { [NOR](https://en.wikipedia.org/wiki/Logical_NOR) } is functionally complete. However, the set { AND, [OR](https://en.wikipedia.org/wiki/Logical_disjunction) } is incomplete, due to its inability to express NOT.

### **N-input XOR:**&#x20;

<mark style="color:yellow;">XOR is a 1 if the number of 1s input is odd</mark>

<figure><img src=".gitbook/assets/image (10) (1) (1) (1) (1) (1) (1).png" alt="" width="151"><figcaption></figcaption></figure>

## Majority

<mark style="color:yellow;">y = bc + ac + ab</mark>

<figure><img src=".gitbook/assets/image (131).png" alt="" width="156"><figcaption></figcaption></figure>



<figure><img src=".gitbook/assets/image (136).png" alt="" width="217"><figcaption></figcaption></figure>

## Boolean Algebra

FSM

<figure><img src=".gitbook/assets/image (11) (1) (1) (1) (1) (1) (1).png" alt="" width="375"><figcaption></figcaption></figure>

<figure><img src=".gitbook/assets/截屏2025-02-10 17.24.23 (1).png" alt=""><figcaption></figcaption></figure>

$$
output = PS_0 \cdot \overline{PS_1} \cdot input
$$

Laws of Boolean Algebra

$$
(x+y)(x+z) = x\cdot x + x \cdot z + x \cdot y + y \cdot z = x\cdot (1+y+z) +y z = x+yz
$$

<figure><img src=".gitbook/assets/截屏2025-02-10 17.26.36.png" alt=""><figcaption></figcaption></figure>

$$
x + \overline{x}y = x(1+y) + \overline{x}y=x+y
$$

## Transform

<figure><img src=".gitbook/assets/截屏2025-02-10 17.25.11.png" alt="" width="375"><figcaption></figcaption></figure>

## True or False

Q: N-input gates can be thought of cascaded 2-input gates. I.e., (a ∆ bc ∆ d ∆ e) = a ∆ (bc ∆ (d ∆ e)) where ∆ is one of AND, OR, XOR, NAND

A: False, only AND, OR and XOR, not NAND

<figure><img src=".gitbook/assets/image (99).png" alt="" width="375"><figcaption></figcaption></figure>

* AND: if left Y is 0, output 0; if Y is 1, output Z;
* OR: if left Y is 0, output Z; if Y is 1, output 1;
* XOR: if left Y is 0, ouput Z, if Y is 1, ouput NOT(Z); (<mark style="color:yellow;">Conditional Inverter</mark>)
* NAND: if left Y is 0, ouput 1, is Y is 1, output NOT(Z);

<figure><img src=".gitbook/assets/image (100).png" alt="" width="375"><figcaption></figcaption></figure>
