{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1725426437813 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725426437813 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 04 15:07:16 2024 " "Processing started: Wed Sep 04 15:07:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725426437813 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1725426437813 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab3 -c Lab3 " "Command: quartus_sta Lab3 -c Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1725426437813 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1725426438002 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1725426438302 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1725426438302 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725426438354 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725426438354 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "The Timing Analyzer is analyzing 12 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1725426438571 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab3.sdc " "Synopsys Design Constraints File file not found: 'Lab3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1725426438619 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1725426438619 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_100:clk_gen\|clock_100 clock_100:clk_gen\|clock_100 " "create_clock -period 1.000 -name clock_100:clk_gen\|clock_100 clock_100:clk_gen\|clock_100" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1725426438635 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1725426438635 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name hundredths\[1\] hundredths\[1\] " "create_clock -period 1.000 -name hundredths\[1\] hundredths\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1725426438635 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name hundredths\[2\] hundredths\[2\] " "create_clock -period 1.000 -name hundredths\[2\] hundredths\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1725426438635 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name seconds\[1\] seconds\[1\] " "create_clock -period 1.000 -name seconds\[1\] seconds\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1725426438635 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name minutes\[1\] minutes\[1\] " "create_clock -period 1.000 -name minutes\[1\] minutes\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1725426438635 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1725426438635 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout " "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426438637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout " "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426438637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout " "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426438637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout " "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426438637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[26\]~31  from: datac  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[26\]~31  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426438637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[27\]~32  from: datac  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[27\]~32  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426438637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[28\]~30  from: datac  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[28\]~30  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426438637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426438637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426438637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426438637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426438637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|StageOut\[26\]~31  from: datac  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|StageOut\[26\]~31  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426438637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|StageOut\[27\]~32  from: datac  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|StageOut\[27\]~32  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426438637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|StageOut\[28\]~30  from: datac  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|StageOut\[28\]~30  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426438637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426438637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426438637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426438637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426438637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|StageOut\[36\]~63  from: datad  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|StageOut\[36\]~63  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426438637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|StageOut\[37\]~64  from: datad  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|StageOut\[37\]~64  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426438637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|StageOut\[38\]~62  from: datad  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|StageOut\[38\]~62  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426438637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426438637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426438637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426438637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426438637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: dataa  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426438637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: datab  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426438637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: cin  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426438637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: dataa  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426438637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: datab  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426438637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: cin  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426438637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: dataa  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426438637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: datab  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426438637 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1725426438637 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1725426438637 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1725426438637 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1725426438637 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1725426438654 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1725426438667 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1725426438667 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.964 " "Worst-case setup slack is -18.964" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426438687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426438687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.964             -55.504 hundredths\[1\]  " "  -18.964             -55.504 hundredths\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426438687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.161             -89.757 hundredths\[2\]  " "  -18.161             -89.757 hundredths\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426438687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.734             -36.521 minutes\[1\]  " "  -12.734             -36.521 minutes\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426438687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.931             -34.116 seconds\[1\]  " "  -11.931             -34.116 seconds\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426438687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.316             -98.041 clock_100:clk_gen\|clock_100  " "   -6.316             -98.041 clock_100:clk_gen\|clock_100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426438687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.899             -32.463 CLOCK_50  " "   -3.899             -32.463 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426438687 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725426438687 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.378 " "Worst-case hold slack is 0.378" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426438699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426438699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 clock_100:clk_gen\|clock_100  " "    0.378               0.000 clock_100:clk_gen\|clock_100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426438699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 CLOCK_50  " "    0.418               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426438699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.701               0.000 hundredths\[2\]  " "    0.701               0.000 hundredths\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426438699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.418               0.000 minutes\[1\]  " "    1.418               0.000 minutes\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426438699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.476               0.000 seconds\[1\]  " "    1.476               0.000 seconds\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426438699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.213               0.000 hundredths\[1\]  " "    2.213               0.000 hundredths\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426438699 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725426438699 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1725426438704 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1725426438704 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.050 " "Worst-case minimum pulse width slack is -3.050" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426438715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426438715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.050            -206.359 hundredths\[2\]  " "   -3.050            -206.359 hundredths\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426438715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -31.060 CLOCK_50  " "   -3.000             -31.060 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426438715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.077             -54.371 hundredths\[1\]  " "   -2.077             -54.371 hundredths\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426438715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.745             -39.973 seconds\[1\]  " "   -1.745             -39.973 seconds\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426438715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -28.060 clock_100:clk_gen\|clock_100  " "   -1.403             -28.060 clock_100:clk_gen\|clock_100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426438715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.393             -32.601 minutes\[1\]  " "   -1.393             -32.601 minutes\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426438715 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725426438715 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1725426438746 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1725426438777 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1725426439360 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout " "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426439440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout " "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426439440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout " "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426439440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout " "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426439440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[26\]~31  from: datac  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[26\]~31  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426439440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[27\]~32  from: datac  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[27\]~32  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426439440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[28\]~30  from: datac  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[28\]~30  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426439440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426439440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426439440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426439440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426439440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|StageOut\[26\]~31  from: datac  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|StageOut\[26\]~31  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426439440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|StageOut\[27\]~32  from: datac  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|StageOut\[27\]~32  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426439440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|StageOut\[28\]~30  from: datac  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|StageOut\[28\]~30  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426439440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426439440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426439440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426439440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426439440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|StageOut\[36\]~63  from: datad  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|StageOut\[36\]~63  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426439440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|StageOut\[37\]~64  from: datad  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|StageOut\[37\]~64  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426439440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|StageOut\[38\]~62  from: datad  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|StageOut\[38\]~62  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426439440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426439440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426439440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426439440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426439440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: dataa  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426439440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: datab  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426439440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: cin  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426439440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: dataa  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426439440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: datab  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426439440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: cin  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426439440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: dataa  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426439440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: datab  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426439440 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1725426439440 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1725426439440 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1725426439471 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.489 " "Worst-case setup slack is -17.489" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426439471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426439471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.489             -51.200 hundredths\[1\]  " "  -17.489             -51.200 hundredths\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426439471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.730             -82.527 hundredths\[2\]  " "  -16.730             -82.527 hundredths\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426439471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.794             -33.584 minutes\[1\]  " "  -11.794             -33.584 minutes\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426439471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.048             -31.565 seconds\[1\]  " "  -11.048             -31.565 seconds\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426439471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.694             -87.231 clock_100:clk_gen\|clock_100  " "   -5.694             -87.231 clock_100:clk_gen\|clock_100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426439471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.548             -27.849 CLOCK_50  " "   -3.548             -27.849 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426439471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725426439471 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.339 " "Worst-case hold slack is 0.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426439487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426439487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 clock_100:clk_gen\|clock_100  " "    0.339               0.000 clock_100:clk_gen\|clock_100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426439487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 CLOCK_50  " "    0.383               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426439487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.538               0.000 hundredths\[2\]  " "    0.538               0.000 hundredths\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426439487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.266               0.000 seconds\[1\]  " "    1.266               0.000 seconds\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426439487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.324               0.000 minutes\[1\]  " "    1.324               0.000 minutes\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426439487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.894               0.000 hundredths\[1\]  " "    1.894               0.000 hundredths\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426439487 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725426439487 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1725426439506 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1725426439506 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426439521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426439521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -31.060 CLOCK_50  " "   -3.000             -31.060 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426439521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.642            -180.388 hundredths\[2\]  " "   -2.642            -180.388 hundredths\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426439521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.885             -45.895 hundredths\[1\]  " "   -1.885             -45.895 hundredths\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426439521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.536             -34.393 seconds\[1\]  " "   -1.536             -34.393 seconds\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426439521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -28.060 clock_100:clk_gen\|clock_100  " "   -1.403             -28.060 clock_100:clk_gen\|clock_100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426439521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.269             -27.731 minutes\[1\]  " "   -1.269             -27.731 minutes\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426439521 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725426439521 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1725426439552 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout " "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426439724 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout " "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426439724 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout " "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426439724 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout " "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426439724 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[26\]~31  from: datac  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[26\]~31  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426439724 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[27\]~32  from: datac  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[27\]~32  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426439724 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[28\]~30  from: datac  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[28\]~30  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426439724 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426439724 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426439724 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426439724 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426439724 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|StageOut\[26\]~31  from: datac  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|StageOut\[26\]~31  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426439724 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|StageOut\[27\]~32  from: datac  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|StageOut\[27\]~32  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426439724 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|StageOut\[28\]~30  from: datac  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|StageOut\[28\]~30  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426439724 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426439724 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426439724 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426439724 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426439724 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|StageOut\[36\]~63  from: datad  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|StageOut\[36\]~63  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426439724 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|StageOut\[37\]~64  from: datad  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|StageOut\[37\]~64  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426439724 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|StageOut\[38\]~62  from: datad  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|StageOut\[38\]~62  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426439724 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426439724 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426439724 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426439724 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426439724 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: dataa  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426439724 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: datab  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426439724 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: cin  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426439724 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: dataa  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426439724 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: datab  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426439724 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: cin  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426439724 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: dataa  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426439724 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: datab  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725426439724 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1725426439724 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1725426439724 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1725426439741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.779 " "Worst-case setup slack is -7.779" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426439756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426439756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.779             -22.328 hundredths\[1\]  " "   -7.779             -22.328 hundredths\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426439756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.579             -34.414 hundredths\[2\]  " "   -7.579             -34.414 hundredths\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426439756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.912             -13.757 minutes\[1\]  " "   -4.912             -13.757 minutes\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426439756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.470             -12.758 seconds\[1\]  " "   -4.470             -12.758 seconds\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426439756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.856             -42.041 clock_100:clk_gen\|clock_100  " "   -2.856             -42.041 clock_100:clk_gen\|clock_100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426439756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.199              -3.870 CLOCK_50  " "   -1.199              -3.870 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426439756 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725426439756 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.166 " "Worst-case hold slack is 0.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426439756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426439756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 clock_100:clk_gen\|clock_100  " "    0.166               0.000 clock_100:clk_gen\|clock_100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426439756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 CLOCK_50  " "    0.168               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426439756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 hundredths\[2\]  " "    0.404               0.000 hundredths\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426439756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.657               0.000 seconds\[1\]  " "    0.657               0.000 seconds\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426439756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.721               0.000 minutes\[1\]  " "    0.721               0.000 minutes\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426439756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.994               0.000 hundredths\[1\]  " "    0.994               0.000 hundredths\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426439756 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725426439756 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1725426439777 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1725426439777 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426439788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426439788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -26.410 CLOCK_50  " "   -3.000             -26.410 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426439788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.011             -49.971 hundredths\[2\]  " "   -1.011             -49.971 hundredths\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426439788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -20.000 clock_100:clk_gen\|clock_100  " "   -1.000             -20.000 clock_100:clk_gen\|clock_100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426439788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.655             -10.895 hundredths\[1\]  " "   -0.655             -10.895 hundredths\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426439788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.480              -6.526 seconds\[1\]  " "   -0.480              -6.526 seconds\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426439788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.330              -3.902 minutes\[1\]  " "   -0.330              -3.902 minutes\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725426439788 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725426439788 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1725426440795 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1725426440795 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4918 " "Peak virtual memory: 4918 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725426440952 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 04 15:07:20 2024 " "Processing ended: Wed Sep 04 15:07:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725426440952 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725426440952 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725426440952 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1725426440952 ""}
