

================================================================
== Vitis HLS Report for 'dft_Pipeline_All_Loop'
================================================================
* Date:           Sun Nov 13 21:43:41 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        dft
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.34 ns|  3.254 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1026|     1026|  3.427 us|  3.427 us|  1026|  1026|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- All_Loop  |     1024|     1024|         2|          1|          1|  1024|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     38|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     59|    -|
|Register         |        -|    -|      99|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      99|     97|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_2_fu_210_p2                     |         +|   0|  0|  12|          11|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op21_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op22_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op23_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op24_read_state1     |       and|   0|  0|   2|           1|           1|
    |icmp_ln51_fu_204_p2               |      icmp|   0|  0|  12|          11|          12|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  38|          29|          21|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |X_I_TDATA_blk_n          |   9|          2|    1|          2|
    |X_R_TDATA_blk_n          |   9|          2|    1|          2|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |  14|          3|   11|         33|
    |i_fu_72                  |   9|          2|   11|         22|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  59|         13|   26|         63|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |bitcast_ln56_reg_290     |  32|   0|   32|          0|
    |i_2_reg_285              |  11|   0|   11|          0|
    |i_fu_72                  |  11|   0|   11|          0|
    |or_ln56_1_reg_303        |   2|   0|    2|          0|
    |or_ln_reg_298            |   8|   0|    8|          0|
    |reg_192                  |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  99|   0|   99|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  dft_Pipeline_All_Loop|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  dft_Pipeline_All_Loop|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  dft_Pipeline_All_Loop|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  dft_Pipeline_All_Loop|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  dft_Pipeline_All_Loop|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  dft_Pipeline_All_Loop|  return value|
|X_R_TVALID         |   in|    1|        axis|                    X_R|       pointer|
|X_R_TDATA          |   in|   32|        axis|                    X_R|       pointer|
|X_R_TREADY         |  out|    1|        axis|                    X_R|       pointer|
|X_I_TVALID         |   in|    1|        axis|                    X_I|       pointer|
|X_I_TDATA          |   in|   32|        axis|                    X_I|       pointer|
|X_I_TREADY         |  out|    1|        axis|                    X_I|       pointer|
|buf0_I_address0    |  out|    8|   ap_memory|                 buf0_I|         array|
|buf0_I_ce0         |  out|    1|   ap_memory|                 buf0_I|         array|
|buf0_I_we0         |  out|    1|   ap_memory|                 buf0_I|         array|
|buf0_I_d0          |  out|   32|   ap_memory|                 buf0_I|         array|
|buf0_R_address0    |  out|    8|   ap_memory|                 buf0_R|         array|
|buf0_R_ce0         |  out|    1|   ap_memory|                 buf0_R|         array|
|buf0_R_we0         |  out|    1|   ap_memory|                 buf0_R|         array|
|buf0_R_d0          |  out|   32|   ap_memory|                 buf0_R|         array|
|buf0_R_1_address0  |  out|    8|   ap_memory|               buf0_R_1|         array|
|buf0_R_1_ce0       |  out|    1|   ap_memory|               buf0_R_1|         array|
|buf0_R_1_we0       |  out|    1|   ap_memory|               buf0_R_1|         array|
|buf0_R_1_d0        |  out|   32|   ap_memory|               buf0_R_1|         array|
|buf0_R_2_address0  |  out|    8|   ap_memory|               buf0_R_2|         array|
|buf0_R_2_ce0       |  out|    1|   ap_memory|               buf0_R_2|         array|
|buf0_R_2_we0       |  out|    1|   ap_memory|               buf0_R_2|         array|
|buf0_R_2_d0        |  out|   32|   ap_memory|               buf0_R_2|         array|
|buf0_R_3_address0  |  out|    8|   ap_memory|               buf0_R_3|         array|
|buf0_R_3_ce0       |  out|    1|   ap_memory|               buf0_R_3|         array|
|buf0_R_3_we0       |  out|    1|   ap_memory|               buf0_R_3|         array|
|buf0_R_3_d0        |  out|   32|   ap_memory|               buf0_R_3|         array|
|buf0_I_1_address0  |  out|    8|   ap_memory|               buf0_I_1|         array|
|buf0_I_1_ce0       |  out|    1|   ap_memory|               buf0_I_1|         array|
|buf0_I_1_we0       |  out|    1|   ap_memory|               buf0_I_1|         array|
|buf0_I_1_d0        |  out|   32|   ap_memory|               buf0_I_1|         array|
|buf0_I_2_address0  |  out|    8|   ap_memory|               buf0_I_2|         array|
|buf0_I_2_ce0       |  out|    1|   ap_memory|               buf0_I_2|         array|
|buf0_I_2_we0       |  out|    1|   ap_memory|               buf0_I_2|         array|
|buf0_I_2_d0        |  out|   32|   ap_memory|               buf0_I_2|         array|
|buf0_I_3_address0  |  out|    8|   ap_memory|               buf0_I_3|         array|
|buf0_I_3_ce0       |  out|    1|   ap_memory|               buf0_I_3|         array|
|buf0_I_3_we0       |  out|    1|   ap_memory|               buf0_I_3|         array|
|buf0_I_3_d0        |  out|   32|   ap_memory|               buf0_I_3|         array|
+-------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.88>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_I, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_R, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %i"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %Reversal_Loop.i"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_1 = load i11 %i" [fft.cpp:51]   --->   Operation 10 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 11 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.88ns)   --->   "%icmp_ln51 = icmp_eq  i11 %i_1, i11 1024" [fft.cpp:51]   --->   Operation 12 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.63ns)   --->   "%i_2 = add i11 %i_1, i11 1" [fft.cpp:51]   --->   Operation 14 'add' 'i_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %Reversal_Loop.i.split, void %_Z11bit_reversePfS_S_S_.exit.exitStub" [fft.cpp:51]   --->   Operation 15 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%X_R_read = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %X_R" [fft.cpp:56]   --->   Operation 16 'read' 'X_R_read' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%bitcast_ln56 = bitcast i32 %X_R_read" [fft.cpp:56]   --->   Operation 17 'bitcast' 'bitcast_ln56' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%or_ln = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %i_1, i32 7, i32 0" [fft.cpp:56]   --->   Operation 18 'partselect' 'or_ln' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%or_ln56_1 = partselect i2 @_ssdm_op_PartSelect.i2.i11.i32.i32, i11 %i_1, i32 9, i32 8" [fft.cpp:56]   --->   Operation 19 'partselect' 'or_ln56_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.95ns)   --->   "%switch_ln56 = switch i2 %or_ln56_1, void %arrayidx15.i359.case.3, i2 0, void %arrayidx15.i359.case.0, i2 1, void %arrayidx15.i359.case.1, i2 2, void %arrayidx15.i359.case.2" [fft.cpp:56]   --->   Operation 20 'switch' 'switch_ln56' <Predicate = (!icmp_ln51)> <Delay = 0.95>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%X_I_read_3 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %X_I" [fft.cpp:57]   --->   Operation 21 'read' 'X_I_read_3' <Predicate = (!icmp_ln51 & or_ln56_1 == 2)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%X_I_read_2 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %X_I" [fft.cpp:57]   --->   Operation 22 'read' 'X_I_read_2' <Predicate = (!icmp_ln51 & or_ln56_1 == 1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%X_I_read_1 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %X_I" [fft.cpp:57]   --->   Operation 23 'read' 'X_I_read_1' <Predicate = (!icmp_ln51 & or_ln56_1 == 0)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%X_I_read = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %X_I" [fft.cpp:57]   --->   Operation 24 'read' 'X_I_read' <Predicate = (!icmp_ln51 & or_ln56_1 == 3)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 53 'ret' 'ret_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [fft.cpp:52]   --->   Operation 25 'specloopname' 'specloopname_ln52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i8 %or_ln" [fft.cpp:56]   --->   Operation 26 'zext' 'zext_ln56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%buf0_R_addr = getelementptr i32 %buf0_R, i64 0, i64 %zext_ln56" [fft.cpp:56]   --->   Operation 27 'getelementptr' 'buf0_R_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%buf0_R_1_addr = getelementptr i32 %buf0_R_1, i64 0, i64 %zext_ln56" [fft.cpp:56]   --->   Operation 28 'getelementptr' 'buf0_R_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%buf0_R_2_addr = getelementptr i32 %buf0_R_2, i64 0, i64 %zext_ln56" [fft.cpp:56]   --->   Operation 29 'getelementptr' 'buf0_R_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%buf0_R_3_addr = getelementptr i32 %buf0_R_3, i64 0, i64 %zext_ln56" [fft.cpp:56]   --->   Operation 30 'getelementptr' 'buf0_R_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (3.25ns)   --->   "%store_ln56 = store i32 %bitcast_ln56, i8 %buf0_R_2_addr" [fft.cpp:56]   --->   Operation 31 'store' 'store_ln56' <Predicate = (or_ln56_1 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%bitcast_ln57_3 = bitcast i32 %X_I_read_3" [fft.cpp:57]   --->   Operation 32 'bitcast' 'bitcast_ln57_3' <Predicate = (or_ln56_1 == 2)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%buf0_I_2_addr = getelementptr i32 %buf0_I_2, i64 0, i64 %zext_ln56" [fft.cpp:57]   --->   Operation 33 'getelementptr' 'buf0_I_2_addr' <Predicate = (or_ln56_1 == 2)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %bitcast_ln57_3, i8 %buf0_I_2_addr" [fft.cpp:57]   --->   Operation 34 'store' 'store_ln57' <Predicate = (or_ln56_1 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln57 = br void %arrayidx15.i359.exit" [fft.cpp:57]   --->   Operation 35 'br' 'br_ln57' <Predicate = (or_ln56_1 == 2)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (3.25ns)   --->   "%store_ln56 = store i32 %bitcast_ln56, i8 %buf0_R_1_addr" [fft.cpp:56]   --->   Operation 36 'store' 'store_ln56' <Predicate = (or_ln56_1 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%bitcast_ln57_2 = bitcast i32 %X_I_read_2" [fft.cpp:57]   --->   Operation 37 'bitcast' 'bitcast_ln57_2' <Predicate = (or_ln56_1 == 1)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%buf0_I_1_addr = getelementptr i32 %buf0_I_1, i64 0, i64 %zext_ln56" [fft.cpp:57]   --->   Operation 38 'getelementptr' 'buf0_I_1_addr' <Predicate = (or_ln56_1 == 1)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %bitcast_ln57_2, i8 %buf0_I_1_addr" [fft.cpp:57]   --->   Operation 39 'store' 'store_ln57' <Predicate = (or_ln56_1 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln57 = br void %arrayidx15.i359.exit" [fft.cpp:57]   --->   Operation 40 'br' 'br_ln57' <Predicate = (or_ln56_1 == 1)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (3.25ns)   --->   "%store_ln56 = store i32 %bitcast_ln56, i8 %buf0_R_addr" [fft.cpp:56]   --->   Operation 41 'store' 'store_ln56' <Predicate = (or_ln56_1 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%bitcast_ln57_1 = bitcast i32 %X_I_read_1" [fft.cpp:57]   --->   Operation 42 'bitcast' 'bitcast_ln57_1' <Predicate = (or_ln56_1 == 0)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%buf0_I_addr = getelementptr i32 %buf0_I, i64 0, i64 %zext_ln56" [fft.cpp:57]   --->   Operation 43 'getelementptr' 'buf0_I_addr' <Predicate = (or_ln56_1 == 0)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %bitcast_ln57_1, i8 %buf0_I_addr" [fft.cpp:57]   --->   Operation 44 'store' 'store_ln57' <Predicate = (or_ln56_1 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln57 = br void %arrayidx15.i359.exit" [fft.cpp:57]   --->   Operation 45 'br' 'br_ln57' <Predicate = (or_ln56_1 == 0)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (3.25ns)   --->   "%store_ln56 = store i32 %bitcast_ln56, i8 %buf0_R_3_addr" [fft.cpp:56]   --->   Operation 46 'store' 'store_ln56' <Predicate = (or_ln56_1 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%bitcast_ln57 = bitcast i32 %X_I_read" [fft.cpp:57]   --->   Operation 47 'bitcast' 'bitcast_ln57' <Predicate = (or_ln56_1 == 3)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%buf0_I_3_addr = getelementptr i32 %buf0_I_3, i64 0, i64 %zext_ln56" [fft.cpp:57]   --->   Operation 48 'getelementptr' 'buf0_I_3_addr' <Predicate = (or_ln56_1 == 3)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %bitcast_ln57, i8 %buf0_I_3_addr" [fft.cpp:57]   --->   Operation 49 'store' 'store_ln57' <Predicate = (or_ln56_1 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln57 = br void %arrayidx15.i359.exit" [fft.cpp:57]   --->   Operation 50 'br' 'br_ln57' <Predicate = (or_ln56_1 == 3)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln51 = store i11 %i_2, i11 %i" [fft.cpp:51]   --->   Operation 51 'store' 'store_ln51' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln51 = br void %Reversal_Loop.i" [fft.cpp:51]   --->   Operation 52 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ buf0_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ X_R]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ buf0_R]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buf0_R_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buf0_R_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buf0_R_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buf0_I_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buf0_I_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buf0_I_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 011]
specinterface_ln0 (specinterface    ) [ 000]
specinterface_ln0 (specinterface    ) [ 000]
store_ln0         (store            ) [ 000]
br_ln0            (br               ) [ 000]
i_1               (load             ) [ 000]
specpipeline_ln0  (specpipeline     ) [ 000]
icmp_ln51         (icmp             ) [ 010]
empty             (speclooptripcount) [ 000]
i_2               (add              ) [ 011]
br_ln51           (br               ) [ 000]
X_R_read          (read             ) [ 000]
bitcast_ln56      (bitcast          ) [ 011]
or_ln             (partselect       ) [ 011]
or_ln56_1         (partselect       ) [ 011]
switch_ln56       (switch           ) [ 000]
X_I_read_3        (read             ) [ 011]
X_I_read_2        (read             ) [ 011]
X_I_read_1        (read             ) [ 011]
X_I_read          (read             ) [ 011]
specloopname_ln52 (specloopname     ) [ 000]
zext_ln56         (zext             ) [ 000]
buf0_R_addr       (getelementptr    ) [ 000]
buf0_R_1_addr     (getelementptr    ) [ 000]
buf0_R_2_addr     (getelementptr    ) [ 000]
buf0_R_3_addr     (getelementptr    ) [ 000]
store_ln56        (store            ) [ 000]
bitcast_ln57_3    (bitcast          ) [ 000]
buf0_I_2_addr     (getelementptr    ) [ 000]
store_ln57        (store            ) [ 000]
br_ln57           (br               ) [ 000]
store_ln56        (store            ) [ 000]
bitcast_ln57_2    (bitcast          ) [ 000]
buf0_I_1_addr     (getelementptr    ) [ 000]
store_ln57        (store            ) [ 000]
br_ln57           (br               ) [ 000]
store_ln56        (store            ) [ 000]
bitcast_ln57_1    (bitcast          ) [ 000]
buf0_I_addr       (getelementptr    ) [ 000]
store_ln57        (store            ) [ 000]
br_ln57           (br               ) [ 000]
store_ln56        (store            ) [ 000]
bitcast_ln57      (bitcast          ) [ 000]
buf0_I_3_addr     (getelementptr    ) [ 000]
store_ln57        (store            ) [ 000]
br_ln57           (br               ) [ 000]
store_ln51        (store            ) [ 000]
br_ln51           (br               ) [ 000]
ret_ln0           (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X_I">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buf0_I">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf0_I"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="X_R">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buf0_R">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf0_R"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buf0_R_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf0_R_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buf0_R_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf0_R_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="buf0_R_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf0_R_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="buf0_I_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf0_I_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="buf0_I_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf0_I_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="buf0_I_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf0_I_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="i_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="X_R_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="X_R_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="X_I_read_3/1 X_I_read_2/1 X_I_read_1/1 X_I_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="buf0_R_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="8" slack="0"/>
<pin id="92" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf0_R_addr/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="buf0_R_1_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="8" slack="0"/>
<pin id="99" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf0_R_1_addr/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="buf0_R_2_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="8" slack="0"/>
<pin id="106" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf0_R_2_addr/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="buf0_R_3_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="8" slack="0"/>
<pin id="113" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf0_R_3_addr/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln56_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="1"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="buf0_I_2_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="8" slack="0"/>
<pin id="126" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf0_I_2_addr/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="store_ln57_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="8" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="0"/>
<pin id="132" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="store_ln56_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="8" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="1"/>
<pin id="138" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="buf0_I_1_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="8" slack="0"/>
<pin id="145" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf0_I_1_addr/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln57_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln56_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="1"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="buf0_I_addr_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="8" slack="0"/>
<pin id="164" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf0_I_addr/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln57_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="0"/>
<pin id="170" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln56_access_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="1"/>
<pin id="176" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="buf0_I_3_addr_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="8" slack="0"/>
<pin id="183" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf0_I_3_addr/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln57_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/2 "/>
</bind>
</comp>

<comp id="192" class="1005" name="reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="1"/>
<pin id="194" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="X_I_read_3 X_I_read_2 X_I_read_1 X_I_read "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln0_store_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="11" slack="0"/>
<pin id="199" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="i_1_load_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="11" slack="0"/>
<pin id="203" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="icmp_ln51_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="11" slack="0"/>
<pin id="206" dir="0" index="1" bw="11" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="i_2_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="11" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="bitcast_ln56_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln56/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="or_ln_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="0" index="1" bw="11" slack="0"/>
<pin id="223" dir="0" index="2" bw="4" slack="0"/>
<pin id="224" dir="0" index="3" bw="1" slack="0"/>
<pin id="225" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="or_ln/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="or_ln56_1_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="2" slack="0"/>
<pin id="232" dir="0" index="1" bw="11" slack="0"/>
<pin id="233" dir="0" index="2" bw="5" slack="0"/>
<pin id="234" dir="0" index="3" bw="5" slack="0"/>
<pin id="235" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="or_ln56_1/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="zext_ln56_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="1"/>
<pin id="242" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="bitcast_ln57_3_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="1"/>
<pin id="253" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln57_3/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="bitcast_ln57_2_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="1"/>
<pin id="258" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln57_2/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="bitcast_ln57_1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="1"/>
<pin id="263" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln57_1/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="bitcast_ln57_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="1"/>
<pin id="268" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln57/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="store_ln51_store_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="11" slack="1"/>
<pin id="273" dir="0" index="1" bw="11" slack="1"/>
<pin id="274" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/2 "/>
</bind>
</comp>

<comp id="275" class="1005" name="i_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="11" slack="0"/>
<pin id="277" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="285" class="1005" name="i_2_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="11" slack="1"/>
<pin id="287" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="290" class="1005" name="bitcast_ln56_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="1"/>
<pin id="292" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln56 "/>
</bind>
</comp>

<comp id="298" class="1005" name="or_ln_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="1"/>
<pin id="300" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="or_ln "/>
</bind>
</comp>

<comp id="303" class="1005" name="or_ln56_1_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="2" slack="1"/>
<pin id="305" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln56_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="20" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="48" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="48" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="70" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="8" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="70" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="70" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="12" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="70" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="102" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="16" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="70" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="122" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="140"><net_src comp="95" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="146"><net_src comp="14" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="70" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="141" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="159"><net_src comp="88" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="2" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="70" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="160" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="178"><net_src comp="109" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="184"><net_src comp="18" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="70" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="179" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="195"><net_src comp="82" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="34" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="208"><net_src comp="201" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="40" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="201" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="46" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="219"><net_src comp="76" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="50" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="201" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="228"><net_src comp="52" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="229"><net_src comp="26" pin="0"/><net_sink comp="220" pin=3"/></net>

<net id="236"><net_src comp="54" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="201" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="238"><net_src comp="56" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="239"><net_src comp="58" pin="0"/><net_sink comp="230" pin=3"/></net>

<net id="243"><net_src comp="240" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="245"><net_src comp="240" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="246"><net_src comp="240" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="247"><net_src comp="240" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="248"><net_src comp="240" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="249"><net_src comp="240" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="250"><net_src comp="240" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="254"><net_src comp="192" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="259"><net_src comp="192" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="264"><net_src comp="192" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="269"><net_src comp="192" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="278"><net_src comp="72" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="280"><net_src comp="275" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="281"><net_src comp="275" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="288"><net_src comp="210" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="293"><net_src comp="216" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="295"><net_src comp="290" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="296"><net_src comp="290" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="297"><net_src comp="290" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="301"><net_src comp="220" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="306"><net_src comp="230" pin="4"/><net_sink comp="303" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: X_I | {}
	Port: buf0_I | {2 }
	Port: X_R | {}
	Port: buf0_R | {2 }
	Port: buf0_R_1 | {2 }
	Port: buf0_R_2 | {2 }
	Port: buf0_R_3 | {2 }
	Port: buf0_I_1 | {2 }
	Port: buf0_I_2 | {2 }
	Port: buf0_I_3 | {2 }
 - Input state : 
	Port: dft_Pipeline_All_Loop : X_I | {1 }
	Port: dft_Pipeline_All_Loop : X_R | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln51 : 2
		i_2 : 2
		br_ln51 : 3
		or_ln : 2
		or_ln56_1 : 2
		switch_ln56 : 3
	State 2
		buf0_R_addr : 1
		buf0_R_1_addr : 1
		buf0_R_2_addr : 1
		buf0_R_3_addr : 1
		store_ln56 : 2
		buf0_I_2_addr : 1
		store_ln57 : 2
		store_ln56 : 2
		buf0_I_1_addr : 1
		store_ln57 : 2
		store_ln56 : 2
		buf0_I_addr : 1
		store_ln57 : 2
		store_ln56 : 2
		buf0_I_3_addr : 1
		store_ln57 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|    add   |      i_2_fu_210     |    0    |    12   |
|----------|---------------------|---------|---------|
|   icmp   |   icmp_ln51_fu_204  |    0    |    11   |
|----------|---------------------|---------|---------|
|   read   | X_R_read_read_fu_76 |    0    |    0    |
|          |    grp_read_fu_82   |    0    |    0    |
|----------|---------------------|---------|---------|
|partselect|     or_ln_fu_220    |    0    |    0    |
|          |   or_ln56_1_fu_230  |    0    |    0    |
|----------|---------------------|---------|---------|
|   zext   |   zext_ln56_fu_240  |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    23   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|bitcast_ln56_reg_290|   32   |
|     i_2_reg_285    |   11   |
|      i_reg_275     |   11   |
|  or_ln56_1_reg_303 |    2   |
|    or_ln_reg_298   |    8   |
|       reg_192      |   32   |
+--------------------+--------+
|        Total       |   96   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   23   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   96   |    -   |
+-----------+--------+--------+
|   Total   |   96   |   23   |
+-----------+--------+--------+
