\hypertarget{md__readme_autotoc_md1}{}\doxysection{This driver still under development}\label{md__readme_autotoc_md1}
\hypertarget{md__readme_autotoc_md2}{}\doxysection{A\+U\+T\+O\+S\+A\+R Layers}\label{md__readme_autotoc_md2}


In A\+U\+T\+O\+S\+AR, ordinary G\+P\+IO Driver is divided into 2 drivers\+:
\begin{DoxyItemize}
\item $\ast$$\ast$ Dio Driver $\ast$$\ast$ which responsible of writing/reading digital 0 or 1.
\item $\ast$$\ast$ Port Driver $\ast$$\ast$ which responsible of setting all HW pins configurations (General Purpose D\+IO or alternative function, Analog or digital, input or output, etc.)
\end{DoxyItemize}

From the picture you can relate that Port \& Dio are HW dependant, so that for every HW you need to build a new Dio \& Port drivers

This projects implements both Dio and Port Drivers for S\+T\+M32\+F429 and S\+T\+M32\+F407 using static configuration (\#define) in Platform\+\_\+\+Types.\+h file, this approach made just to save time to implement another A\+U\+T\+O\+S\+AR Drivers.

$\ast$$\ast$ At the end of development, there will be a P\+DF generated by doxygen that describes the Port \& Dio drivers components like\+: $\ast$$\ast$
\begin{DoxyItemize}
\item Structures \& Enums used in the code
\item A\+PI names and its parameters
\item How to use these A\+P\+Is, structures and enums
\end{DoxyItemize}

$\ast$$\ast$ Note\+: AF Function \& Ordinary G\+P\+IO works properly on S\+T\+M32\+F429 $\ast$$\ast$

$\ast$$\ast$ Note\+: This driver needs\+: $\ast$$\ast$

Note\+: This driver needs\+:
\begin{DoxyEnumerate}
\item Testing on S\+T\+M32\+F407
\end{DoxyEnumerate}
\begin{DoxyEnumerate}
\item Write Test cases for Both HW to ensure that Port \& Dio works properly
\end{DoxyEnumerate}
\begin{DoxyEnumerate}
\item Start Alternative Function Enum for S\+T\+M32\+F407 
\end{DoxyEnumerate}