
AMT_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006b08  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000108  08006d08  08006d08  00016d08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006e10  08006e10  000201b0  2**0
                  CONTENTS
  4 .ARM          00000008  08006e10  08006e10  00016e10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006e18  08006e18  000201b0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006e18  08006e18  00016e18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006e1c  08006e1c  00016e1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08006e20  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  20000070  08006e90  00020070  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  20000110  08006f30  00020110  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          000007b0  200001b0  08006fd0  000201b0  2**2
                  ALLOC
 12 ._user_heap_stack 00000600  20000960  08006fd0  00020960  2**0
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  000201b0  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001974e  00000000  00000000  000201de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00002e0c  00000000  00000000  0003992c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001428  00000000  00000000  0003c738  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00001300  00000000  00000000  0003db60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002ab16  00000000  00000000  0003ee60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001736b  00000000  00000000  00069976  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    00106b6c  00000000  00000000  00080ce1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000050  00000000  00000000  0018784d  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00005dc8  00000000  00000000  001878a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001b0 	.word	0x200001b0
 800021c:	00000000 	.word	0x00000000
 8000220:	08006cf0 	.word	0x08006cf0

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001b4 	.word	0x200001b4
 800023c:	08006cf0 	.word	0x08006cf0

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295
 80002f4:	f000 b974 	b.w	80005e0 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	4604      	mov	r4, r0
 8000318:	468e      	mov	lr, r1
 800031a:	2b00      	cmp	r3, #0
 800031c:	d14d      	bne.n	80003ba <__udivmoddi4+0xaa>
 800031e:	428a      	cmp	r2, r1
 8000320:	4694      	mov	ip, r2
 8000322:	d969      	bls.n	80003f8 <__udivmoddi4+0xe8>
 8000324:	fab2 f282 	clz	r2, r2
 8000328:	b152      	cbz	r2, 8000340 <__udivmoddi4+0x30>
 800032a:	fa01 f302 	lsl.w	r3, r1, r2
 800032e:	f1c2 0120 	rsb	r1, r2, #32
 8000332:	fa20 f101 	lsr.w	r1, r0, r1
 8000336:	fa0c fc02 	lsl.w	ip, ip, r2
 800033a:	ea41 0e03 	orr.w	lr, r1, r3
 800033e:	4094      	lsls	r4, r2
 8000340:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000344:	0c21      	lsrs	r1, r4, #16
 8000346:	fbbe f6f8 	udiv	r6, lr, r8
 800034a:	fa1f f78c 	uxth.w	r7, ip
 800034e:	fb08 e316 	mls	r3, r8, r6, lr
 8000352:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000356:	fb06 f107 	mul.w	r1, r6, r7
 800035a:	4299      	cmp	r1, r3
 800035c:	d90a      	bls.n	8000374 <__udivmoddi4+0x64>
 800035e:	eb1c 0303 	adds.w	r3, ip, r3
 8000362:	f106 30ff 	add.w	r0, r6, #4294967295
 8000366:	f080 811f 	bcs.w	80005a8 <__udivmoddi4+0x298>
 800036a:	4299      	cmp	r1, r3
 800036c:	f240 811c 	bls.w	80005a8 <__udivmoddi4+0x298>
 8000370:	3e02      	subs	r6, #2
 8000372:	4463      	add	r3, ip
 8000374:	1a5b      	subs	r3, r3, r1
 8000376:	b2a4      	uxth	r4, r4
 8000378:	fbb3 f0f8 	udiv	r0, r3, r8
 800037c:	fb08 3310 	mls	r3, r8, r0, r3
 8000380:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000384:	fb00 f707 	mul.w	r7, r0, r7
 8000388:	42a7      	cmp	r7, r4
 800038a:	d90a      	bls.n	80003a2 <__udivmoddi4+0x92>
 800038c:	eb1c 0404 	adds.w	r4, ip, r4
 8000390:	f100 33ff 	add.w	r3, r0, #4294967295
 8000394:	f080 810a 	bcs.w	80005ac <__udivmoddi4+0x29c>
 8000398:	42a7      	cmp	r7, r4
 800039a:	f240 8107 	bls.w	80005ac <__udivmoddi4+0x29c>
 800039e:	4464      	add	r4, ip
 80003a0:	3802      	subs	r0, #2
 80003a2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003a6:	1be4      	subs	r4, r4, r7
 80003a8:	2600      	movs	r6, #0
 80003aa:	b11d      	cbz	r5, 80003b4 <__udivmoddi4+0xa4>
 80003ac:	40d4      	lsrs	r4, r2
 80003ae:	2300      	movs	r3, #0
 80003b0:	e9c5 4300 	strd	r4, r3, [r5]
 80003b4:	4631      	mov	r1, r6
 80003b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ba:	428b      	cmp	r3, r1
 80003bc:	d909      	bls.n	80003d2 <__udivmoddi4+0xc2>
 80003be:	2d00      	cmp	r5, #0
 80003c0:	f000 80ef 	beq.w	80005a2 <__udivmoddi4+0x292>
 80003c4:	2600      	movs	r6, #0
 80003c6:	e9c5 0100 	strd	r0, r1, [r5]
 80003ca:	4630      	mov	r0, r6
 80003cc:	4631      	mov	r1, r6
 80003ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003d2:	fab3 f683 	clz	r6, r3
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	d14a      	bne.n	8000470 <__udivmoddi4+0x160>
 80003da:	428b      	cmp	r3, r1
 80003dc:	d302      	bcc.n	80003e4 <__udivmoddi4+0xd4>
 80003de:	4282      	cmp	r2, r0
 80003e0:	f200 80f9 	bhi.w	80005d6 <__udivmoddi4+0x2c6>
 80003e4:	1a84      	subs	r4, r0, r2
 80003e6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ea:	2001      	movs	r0, #1
 80003ec:	469e      	mov	lr, r3
 80003ee:	2d00      	cmp	r5, #0
 80003f0:	d0e0      	beq.n	80003b4 <__udivmoddi4+0xa4>
 80003f2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003f6:	e7dd      	b.n	80003b4 <__udivmoddi4+0xa4>
 80003f8:	b902      	cbnz	r2, 80003fc <__udivmoddi4+0xec>
 80003fa:	deff      	udf	#255	; 0xff
 80003fc:	fab2 f282 	clz	r2, r2
 8000400:	2a00      	cmp	r2, #0
 8000402:	f040 8092 	bne.w	800052a <__udivmoddi4+0x21a>
 8000406:	eba1 010c 	sub.w	r1, r1, ip
 800040a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800040e:	fa1f fe8c 	uxth.w	lr, ip
 8000412:	2601      	movs	r6, #1
 8000414:	0c20      	lsrs	r0, r4, #16
 8000416:	fbb1 f3f7 	udiv	r3, r1, r7
 800041a:	fb07 1113 	mls	r1, r7, r3, r1
 800041e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000422:	fb0e f003 	mul.w	r0, lr, r3
 8000426:	4288      	cmp	r0, r1
 8000428:	d908      	bls.n	800043c <__udivmoddi4+0x12c>
 800042a:	eb1c 0101 	adds.w	r1, ip, r1
 800042e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000432:	d202      	bcs.n	800043a <__udivmoddi4+0x12a>
 8000434:	4288      	cmp	r0, r1
 8000436:	f200 80cb 	bhi.w	80005d0 <__udivmoddi4+0x2c0>
 800043a:	4643      	mov	r3, r8
 800043c:	1a09      	subs	r1, r1, r0
 800043e:	b2a4      	uxth	r4, r4
 8000440:	fbb1 f0f7 	udiv	r0, r1, r7
 8000444:	fb07 1110 	mls	r1, r7, r0, r1
 8000448:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800044c:	fb0e fe00 	mul.w	lr, lr, r0
 8000450:	45a6      	cmp	lr, r4
 8000452:	d908      	bls.n	8000466 <__udivmoddi4+0x156>
 8000454:	eb1c 0404 	adds.w	r4, ip, r4
 8000458:	f100 31ff 	add.w	r1, r0, #4294967295
 800045c:	d202      	bcs.n	8000464 <__udivmoddi4+0x154>
 800045e:	45a6      	cmp	lr, r4
 8000460:	f200 80bb 	bhi.w	80005da <__udivmoddi4+0x2ca>
 8000464:	4608      	mov	r0, r1
 8000466:	eba4 040e 	sub.w	r4, r4, lr
 800046a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800046e:	e79c      	b.n	80003aa <__udivmoddi4+0x9a>
 8000470:	f1c6 0720 	rsb	r7, r6, #32
 8000474:	40b3      	lsls	r3, r6
 8000476:	fa22 fc07 	lsr.w	ip, r2, r7
 800047a:	ea4c 0c03 	orr.w	ip, ip, r3
 800047e:	fa20 f407 	lsr.w	r4, r0, r7
 8000482:	fa01 f306 	lsl.w	r3, r1, r6
 8000486:	431c      	orrs	r4, r3
 8000488:	40f9      	lsrs	r1, r7
 800048a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800048e:	fa00 f306 	lsl.w	r3, r0, r6
 8000492:	fbb1 f8f9 	udiv	r8, r1, r9
 8000496:	0c20      	lsrs	r0, r4, #16
 8000498:	fa1f fe8c 	uxth.w	lr, ip
 800049c:	fb09 1118 	mls	r1, r9, r8, r1
 80004a0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004a4:	fb08 f00e 	mul.w	r0, r8, lr
 80004a8:	4288      	cmp	r0, r1
 80004aa:	fa02 f206 	lsl.w	r2, r2, r6
 80004ae:	d90b      	bls.n	80004c8 <__udivmoddi4+0x1b8>
 80004b0:	eb1c 0101 	adds.w	r1, ip, r1
 80004b4:	f108 3aff 	add.w	sl, r8, #4294967295
 80004b8:	f080 8088 	bcs.w	80005cc <__udivmoddi4+0x2bc>
 80004bc:	4288      	cmp	r0, r1
 80004be:	f240 8085 	bls.w	80005cc <__udivmoddi4+0x2bc>
 80004c2:	f1a8 0802 	sub.w	r8, r8, #2
 80004c6:	4461      	add	r1, ip
 80004c8:	1a09      	subs	r1, r1, r0
 80004ca:	b2a4      	uxth	r4, r4
 80004cc:	fbb1 f0f9 	udiv	r0, r1, r9
 80004d0:	fb09 1110 	mls	r1, r9, r0, r1
 80004d4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004d8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004dc:	458e      	cmp	lr, r1
 80004de:	d908      	bls.n	80004f2 <__udivmoddi4+0x1e2>
 80004e0:	eb1c 0101 	adds.w	r1, ip, r1
 80004e4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004e8:	d26c      	bcs.n	80005c4 <__udivmoddi4+0x2b4>
 80004ea:	458e      	cmp	lr, r1
 80004ec:	d96a      	bls.n	80005c4 <__udivmoddi4+0x2b4>
 80004ee:	3802      	subs	r0, #2
 80004f0:	4461      	add	r1, ip
 80004f2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004f6:	fba0 9402 	umull	r9, r4, r0, r2
 80004fa:	eba1 010e 	sub.w	r1, r1, lr
 80004fe:	42a1      	cmp	r1, r4
 8000500:	46c8      	mov	r8, r9
 8000502:	46a6      	mov	lr, r4
 8000504:	d356      	bcc.n	80005b4 <__udivmoddi4+0x2a4>
 8000506:	d053      	beq.n	80005b0 <__udivmoddi4+0x2a0>
 8000508:	b15d      	cbz	r5, 8000522 <__udivmoddi4+0x212>
 800050a:	ebb3 0208 	subs.w	r2, r3, r8
 800050e:	eb61 010e 	sbc.w	r1, r1, lr
 8000512:	fa01 f707 	lsl.w	r7, r1, r7
 8000516:	fa22 f306 	lsr.w	r3, r2, r6
 800051a:	40f1      	lsrs	r1, r6
 800051c:	431f      	orrs	r7, r3
 800051e:	e9c5 7100 	strd	r7, r1, [r5]
 8000522:	2600      	movs	r6, #0
 8000524:	4631      	mov	r1, r6
 8000526:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	40d8      	lsrs	r0, r3
 8000530:	fa0c fc02 	lsl.w	ip, ip, r2
 8000534:	fa21 f303 	lsr.w	r3, r1, r3
 8000538:	4091      	lsls	r1, r2
 800053a:	4301      	orrs	r1, r0
 800053c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000540:	fa1f fe8c 	uxth.w	lr, ip
 8000544:	fbb3 f0f7 	udiv	r0, r3, r7
 8000548:	fb07 3610 	mls	r6, r7, r0, r3
 800054c:	0c0b      	lsrs	r3, r1, #16
 800054e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000552:	fb00 f60e 	mul.w	r6, r0, lr
 8000556:	429e      	cmp	r6, r3
 8000558:	fa04 f402 	lsl.w	r4, r4, r2
 800055c:	d908      	bls.n	8000570 <__udivmoddi4+0x260>
 800055e:	eb1c 0303 	adds.w	r3, ip, r3
 8000562:	f100 38ff 	add.w	r8, r0, #4294967295
 8000566:	d22f      	bcs.n	80005c8 <__udivmoddi4+0x2b8>
 8000568:	429e      	cmp	r6, r3
 800056a:	d92d      	bls.n	80005c8 <__udivmoddi4+0x2b8>
 800056c:	3802      	subs	r0, #2
 800056e:	4463      	add	r3, ip
 8000570:	1b9b      	subs	r3, r3, r6
 8000572:	b289      	uxth	r1, r1
 8000574:	fbb3 f6f7 	udiv	r6, r3, r7
 8000578:	fb07 3316 	mls	r3, r7, r6, r3
 800057c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000580:	fb06 f30e 	mul.w	r3, r6, lr
 8000584:	428b      	cmp	r3, r1
 8000586:	d908      	bls.n	800059a <__udivmoddi4+0x28a>
 8000588:	eb1c 0101 	adds.w	r1, ip, r1
 800058c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000590:	d216      	bcs.n	80005c0 <__udivmoddi4+0x2b0>
 8000592:	428b      	cmp	r3, r1
 8000594:	d914      	bls.n	80005c0 <__udivmoddi4+0x2b0>
 8000596:	3e02      	subs	r6, #2
 8000598:	4461      	add	r1, ip
 800059a:	1ac9      	subs	r1, r1, r3
 800059c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80005a0:	e738      	b.n	8000414 <__udivmoddi4+0x104>
 80005a2:	462e      	mov	r6, r5
 80005a4:	4628      	mov	r0, r5
 80005a6:	e705      	b.n	80003b4 <__udivmoddi4+0xa4>
 80005a8:	4606      	mov	r6, r0
 80005aa:	e6e3      	b.n	8000374 <__udivmoddi4+0x64>
 80005ac:	4618      	mov	r0, r3
 80005ae:	e6f8      	b.n	80003a2 <__udivmoddi4+0x92>
 80005b0:	454b      	cmp	r3, r9
 80005b2:	d2a9      	bcs.n	8000508 <__udivmoddi4+0x1f8>
 80005b4:	ebb9 0802 	subs.w	r8, r9, r2
 80005b8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80005bc:	3801      	subs	r0, #1
 80005be:	e7a3      	b.n	8000508 <__udivmoddi4+0x1f8>
 80005c0:	4646      	mov	r6, r8
 80005c2:	e7ea      	b.n	800059a <__udivmoddi4+0x28a>
 80005c4:	4620      	mov	r0, r4
 80005c6:	e794      	b.n	80004f2 <__udivmoddi4+0x1e2>
 80005c8:	4640      	mov	r0, r8
 80005ca:	e7d1      	b.n	8000570 <__udivmoddi4+0x260>
 80005cc:	46d0      	mov	r8, sl
 80005ce:	e77b      	b.n	80004c8 <__udivmoddi4+0x1b8>
 80005d0:	3b02      	subs	r3, #2
 80005d2:	4461      	add	r1, ip
 80005d4:	e732      	b.n	800043c <__udivmoddi4+0x12c>
 80005d6:	4630      	mov	r0, r6
 80005d8:	e709      	b.n	80003ee <__udivmoddi4+0xde>
 80005da:	4464      	add	r4, ip
 80005dc:	3802      	subs	r0, #2
 80005de:	e742      	b.n	8000466 <__udivmoddi4+0x156>

080005e0 <__aeabi_idiv0>:
 80005e0:	4770      	bx	lr
 80005e2:	bf00      	nop

080005e4 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(uint8_t ch)
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */

PUTCHAR_PROTOTYPE {
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b082      	sub	sp, #8
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	4603      	mov	r3, r0
 80005ec:	71fb      	strb	r3, [r7, #7]
    HAL_UART_Transmit(&huart3, &ch, 1, 500);
 80005ee:	1df9      	adds	r1, r7, #7
 80005f0:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80005f4:	2201      	movs	r2, #1
 80005f6:	4804      	ldr	r0, [pc, #16]	; (8000608 <__io_putchar+0x24>)
 80005f8:	f004 f872 	bl	80046e0 <HAL_UART_Transmit>
    return ch;
 80005fc:	79fb      	ldrb	r3, [r7, #7]
}
 80005fe:	4618      	mov	r0, r3
 8000600:	3708      	adds	r7, #8
 8000602:	46bd      	mov	sp, r7
 8000604:	bd80      	pop	{r7, pc}
 8000606:	bf00      	nop
 8000608:	2000034c 	.word	0x2000034c

0800060c <EncoderUpdateData>:
 *
 * @param
 * @return
 * @note
 */
void EncoderUpdateData(Enc_HandleTypedef *enc_state) {
 800060c:	b480      	push	{r7}
 800060e:	b087      	sub	sp, #28
 8000610:	af00      	add	r7, sp, #0
 8000612:	6078      	str	r0, [r7, #4]
	int32_t present_cnt = __HAL_TIM_GET_COUNTER(enc_state->Init.htim);
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	681b      	ldr	r3, [r3, #0]
 800061a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800061c:	617b      	str	r3, [r7, #20]
	int32_t diff_cnt;
	volatile float diff;

	//å·®
	diff_cnt = enc_state->Init.cnt_dir * (present_cnt - enc_state->prev_cnt);
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8000624:	4619      	mov	r1, r3
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	691b      	ldr	r3, [r3, #16]
 800062a:	697a      	ldr	r2, [r7, #20]
 800062c:	1ad3      	subs	r3, r2, r3
 800062e:	fb01 f303 	mul.w	r3, r1, r3
 8000632:	613b      	str	r3, [r7, #16]

	//a.
	diff = (float)diff_cnt * enc_state->Init.value_per_pulse / 4;
 8000634:	693b      	ldr	r3, [r7, #16]
 8000636:	ee07 3a90 	vmov	s15, r3
 800063a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	edd3 7a03 	vldr	s15, [r3, #12]
 8000644:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000648:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 800064c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000650:	edc7 7a03 	vstr	s15, [r7, #12]

	//b.é€Ÿåº¦ã®??¿½?¿½?
	enc_state->vel = diff / enc_state->Init.update_freq;
 8000654:	edd7 6a03 	vldr	s13, [r7, #12]
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	ed93 7a01 	vldr	s14, [r3, #4]
 800065e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	edc3 7a06 	vstr	s15, [r3, #24]

	//c.ä½ç½®ã®??¿½?¿½?
	enc_state->pos += diff;
 8000668:	ed97 7a03 	vldr	s14, [r7, #12]
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	edd3 7a05 	vldr	s15, [r3, #20]
 8000672:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000676:	687b      	ldr	r3, [r7, #4]
 8000678:	edc3 7a05 	vstr	s15, [r3, #20]

	//d.
	enc_state->prev_cnt = present_cnt;
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	697a      	ldr	r2, [r7, #20]
 8000680:	611a      	str	r2, [r3, #16]
	//e.
	if ((present_cnt > (ENC_CNT_PERIOD-ENC_CNT_MARGIN)) || (present_cnt < ENC_CNT_MARGIN)) {
 8000682:	697b      	ldr	r3, [r7, #20]
 8000684:	f64e 4278 	movw	r2, #60536	; 0xec78
 8000688:	4293      	cmp	r3, r2
 800068a:	dc04      	bgt.n	8000696 <EncoderUpdateData+0x8a>
 800068c:	697b      	ldr	r3, [r7, #20]
 800068e:	f241 3287 	movw	r2, #4999	; 0x1387
 8000692:	4293      	cmp	r3, r2
 8000694:	dc09      	bgt.n	80006aa <EncoderUpdateData+0x9e>
		__HAL_TIM_SET_COUNTER(enc_state->Init.htim, ENC_CNT_RESET);
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	681b      	ldr	r3, [r3, #0]
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80006a0:	625a      	str	r2, [r3, #36]	; 0x24
		enc_state->prev_cnt = ENC_CNT_RESET;
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80006a8:	611a      	str	r2, [r3, #16]
	}
}
 80006aa:	bf00      	nop
 80006ac:	371c      	adds	r7, #28
 80006ae:	46bd      	mov	sp, r7
 80006b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b4:	4770      	bx	lr
	...

080006b8 <EncoderEnable>:
/*
 *
 * @param
 * @return
 */
void EncoderEnable(Enc_HandleTypedef* enc_state) {
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b082      	sub	sp, #8
 80006bc:	af00      	add	r7, sp, #0
 80006be:	6078      	str	r0, [r7, #4]
	printf("Encoder : Enable\n\r");
 80006c0:	480b      	ldr	r0, [pc, #44]	; (80006f0 <EncoderEnable+0x38>)
 80006c2:	f005 fb87 	bl	8005dd4 <iprintf>
	HAL_TIM_Encoder_Start(enc_state->Init.htim, TIM_CHANNEL_ALL);
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	681b      	ldr	r3, [r3, #0]
 80006ca:	213c      	movs	r1, #60	; 0x3c
 80006cc:	4618      	mov	r0, r3
 80006ce:	f003 fc67 	bl	8003fa0 <HAL_TIM_Encoder_Start>
	__HAL_TIM_SET_COUNTER(enc_state->Init.htim, ENC_CNT_RESET);
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	681b      	ldr	r3, [r3, #0]
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80006dc:	625a      	str	r2, [r3, #36]	; 0x24
	enc_state->prev_cnt = ENC_CNT_RESET;
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80006e4:	611a      	str	r2, [r3, #16]
}
 80006e6:	bf00      	nop
 80006e8:	3708      	adds	r7, #8
 80006ea:	46bd      	mov	sp, r7
 80006ec:	bd80      	pop	{r7, pc}
 80006ee:	bf00      	nop
 80006f0:	08006d08 	.word	0x08006d08

080006f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b084      	sub	sp, #16
 80006f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
    HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 80006fa:	2180      	movs	r1, #128	; 0x80
 80006fc:	4845      	ldr	r0, [pc, #276]	; (8000814 <main+0x120>)
 80006fe:	f002 f8ea 	bl	80028d6 <HAL_GPIO_TogglePin>
    printf("for Debug");
 8000702:	4845      	ldr	r0, [pc, #276]	; (8000818 <main+0x124>)
 8000704:	f005 fb66 	bl	8005dd4 <iprintf>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000708:	f000 feeb 	bl	80014e2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800070c:	f000 f896 	bl	800083c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000710:	f000 fa80 	bl	8000c14 <MX_GPIO_Init>
  MX_DMA_Init();
 8000714:	f000 fa60 	bl	8000bd8 <MX_DMA_Init>
  MX_USART3_UART_Init();
 8000718:	f000 fa00 	bl	8000b1c <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 800071c:	f000 fa2e 	bl	8000b7c <MX_USB_OTG_FS_PCD_Init>
  MX_ETH_Init();
 8000720:	f000 f8fe 	bl	8000920 <MX_ETH_Init>
  MX_TIM3_Init();
 8000724:	f000 f9a4 	bl	8000a70 <MX_TIM3_Init>
  MX_TIM1_Init();
 8000728:	f000 f948 	bl	80009bc <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

#ifdef pointer
  //enc_state_1->Init.htim = &htim1;
  enc_state_1->Init.htim = &htim3;
 800072c:	4b3b      	ldr	r3, [pc, #236]	; (800081c <main+0x128>)
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	4a3b      	ldr	r2, [pc, #236]	; (8000820 <main+0x12c>)
 8000732:	601a      	str	r2, [r3, #0]
  enc_state_1->Init.update_freq = 1.0f / 1000.0f;
 8000734:	4b39      	ldr	r3, [pc, #228]	; (800081c <main+0x128>)
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	4a3a      	ldr	r2, [pc, #232]	; (8000824 <main+0x130>)
 800073a:	605a      	str	r2, [r3, #4]

  EncoderEnable(&enc_state_1);
 800073c:	4837      	ldr	r0, [pc, #220]	; (800081c <main+0x128>)
 800073e:	f7ff ffbb 	bl	80006b8 <EncoderEnable>

  enc_state_1->pos = 0;
 8000742:	4b36      	ldr	r3, [pc, #216]	; (800081c <main+0x128>)
 8000744:	681b      	ldr	r3, [r3, #0]
 8000746:	f04f 0200 	mov.w	r2, #0
 800074a:	615a      	str	r2, [r3, #20]

  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 800074c:	213c      	movs	r1, #60	; 0x3c
 800074e:	4836      	ldr	r0, [pc, #216]	; (8000828 <main+0x134>)
 8000750:	f003 fc26 	bl	8003fa0 <HAL_TIM_Encoder_Start>
  enc_state_1.Init.htim = &htim3;
  enc_state_1.Init.update_freq = 1.0f / 1000.0f;

  EncoderEnable(&enc_state_1);
#endif
  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 8000754:	2101      	movs	r1, #1
 8000756:	482f      	ldr	r0, [pc, #188]	; (8000814 <main+0x120>)
 8000758:	f002 f8bd 	bl	80028d6 <HAL_GPIO_TogglePin>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  EncoderUpdateData(&enc_state_1);
 800075c:	482f      	ldr	r0, [pc, #188]	; (800081c <main+0x128>)
 800075e:	f7ff ff55 	bl	800060c <EncoderUpdateData>
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 8000762:	2180      	movs	r1, #128	; 0x80
 8000764:	482b      	ldr	r0, [pc, #172]	; (8000814 <main+0x120>)
 8000766:	f002 f8b6 	bl	80028d6 <HAL_GPIO_TogglePin>
	  printf("AMT value %d\n\r",((int)(enc_state_1->pos))*10);
 800076a:	4b2c      	ldr	r3, [pc, #176]	; (800081c <main+0x128>)
 800076c:	681b      	ldr	r3, [r3, #0]
 800076e:	edd3 7a05 	vldr	s15, [r3, #20]
 8000772:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000776:	ee17 2a90 	vmov	r2, s15
 800077a:	4613      	mov	r3, r2
 800077c:	009b      	lsls	r3, r3, #2
 800077e:	4413      	add	r3, r2
 8000780:	005b      	lsls	r3, r3, #1
 8000782:	4619      	mov	r1, r3
 8000784:	4829      	ldr	r0, [pc, #164]	; (800082c <main+0x138>)
 8000786:	f005 fb25 	bl	8005dd4 <iprintf>
	  HAL_Delay(100);
 800078a:	2064      	movs	r0, #100	; 0x64
 800078c:	f000 ff06 	bl	800159c <HAL_Delay>


	  float x = __HAL_TIM_GET_COUNTER(&htim1);
 8000790:	4b25      	ldr	r3, [pc, #148]	; (8000828 <main+0x134>)
 8000792:	681b      	ldr	r3, [r3, #0]
 8000794:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000796:	ee07 3a90 	vmov	s15, r3
 800079a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800079e:	edc7 7a03 	vstr	s15, [r7, #12]
	  float y = TIM1->CNT;
 80007a2:	4b23      	ldr	r3, [pc, #140]	; (8000830 <main+0x13c>)
 80007a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80007a6:	ee07 3a90 	vmov	s15, r3
 80007aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80007ae:	edc7 7a02 	vstr	s15, [r7, #8]
	  printf("%d   %d\n\r",(int)x,(int)y);
 80007b2:	edd7 7a03 	vldr	s15, [r7, #12]
 80007b6:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80007ba:	edd7 7a02 	vldr	s15, [r7, #8]
 80007be:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80007c2:	ee17 2a90 	vmov	r2, s15
 80007c6:	ee17 1a10 	vmov	r1, s14
 80007ca:	481a      	ldr	r0, [pc, #104]	; (8000834 <main+0x140>)
 80007cc:	f005 fb02 	bl	8005dd4 <iprintf>

	  float z = __HAL_TIM_GET_COUNTER(&htim3);
 80007d0:	4b13      	ldr	r3, [pc, #76]	; (8000820 <main+0x12c>)
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80007d6:	ee07 3a90 	vmov	s15, r3
 80007da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80007de:	edc7 7a01 	vstr	s15, [r7, #4]
	  float w = TIM3->CNT;
 80007e2:	4b15      	ldr	r3, [pc, #84]	; (8000838 <main+0x144>)
 80007e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80007e6:	ee07 3a90 	vmov	s15, r3
 80007ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80007ee:	edc7 7a00 	vstr	s15, [r7]
	  printf("%d   %d\n\r",(int)z,(int)w);
 80007f2:	edd7 7a01 	vldr	s15, [r7, #4]
 80007f6:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80007fa:	edd7 7a00 	vldr	s15, [r7]
 80007fe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000802:	ee17 2a90 	vmov	r2, s15
 8000806:	ee17 1a10 	vmov	r1, s14
 800080a:	480a      	ldr	r0, [pc, #40]	; (8000834 <main+0x140>)
 800080c:	f005 fae2 	bl	8005dd4 <iprintf>
  {
 8000810:	e7a4      	b.n	800075c <main+0x68>
 8000812:	bf00      	nop
 8000814:	40020400 	.word	0x40020400
 8000818:	08006d30 	.word	0x08006d30
 800081c:	2000093c 	.word	0x2000093c
 8000820:	20000300 	.word	0x20000300
 8000824:	3a83126f 	.word	0x3a83126f
 8000828:	200002b4 	.word	0x200002b4
 800082c:	08006d3c 	.word	0x08006d3c
 8000830:	40010000 	.word	0x40010000
 8000834:	08006d4c 	.word	0x08006d4c
 8000838:	40000400 	.word	0x40000400

0800083c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	b094      	sub	sp, #80	; 0x50
 8000840:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000842:	f107 031c 	add.w	r3, r7, #28
 8000846:	2234      	movs	r2, #52	; 0x34
 8000848:	2100      	movs	r1, #0
 800084a:	4618      	mov	r0, r3
 800084c:	f005 faba 	bl	8005dc4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000850:	f107 0308 	add.w	r3, r7, #8
 8000854:	2200      	movs	r2, #0
 8000856:	601a      	str	r2, [r3, #0]
 8000858:	605a      	str	r2, [r3, #4]
 800085a:	609a      	str	r2, [r3, #8]
 800085c:	60da      	str	r2, [r3, #12]
 800085e:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000860:	f002 f99c 	bl	8002b9c <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000864:	4b2c      	ldr	r3, [pc, #176]	; (8000918 <SystemClock_Config+0xdc>)
 8000866:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000868:	4a2b      	ldr	r2, [pc, #172]	; (8000918 <SystemClock_Config+0xdc>)
 800086a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800086e:	6413      	str	r3, [r2, #64]	; 0x40
 8000870:	4b29      	ldr	r3, [pc, #164]	; (8000918 <SystemClock_Config+0xdc>)
 8000872:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000874:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000878:	607b      	str	r3, [r7, #4]
 800087a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800087c:	4b27      	ldr	r3, [pc, #156]	; (800091c <SystemClock_Config+0xe0>)
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000884:	4a25      	ldr	r2, [pc, #148]	; (800091c <SystemClock_Config+0xe0>)
 8000886:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800088a:	6013      	str	r3, [r2, #0]
 800088c:	4b23      	ldr	r3, [pc, #140]	; (800091c <SystemClock_Config+0xe0>)
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000894:	603b      	str	r3, [r7, #0]
 8000896:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000898:	2301      	movs	r3, #1
 800089a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800089c:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80008a0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008a2:	2302      	movs	r3, #2
 80008a4:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80008a6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80008aa:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 80008ac:	2304      	movs	r3, #4
 80008ae:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 96;
 80008b0:	2360      	movs	r3, #96	; 0x60
 80008b2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80008b4:	2302      	movs	r3, #2
 80008b6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80008b8:	2304      	movs	r3, #4
 80008ba:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80008bc:	2302      	movs	r3, #2
 80008be:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008c0:	f107 031c 	add.w	r3, r7, #28
 80008c4:	4618      	mov	r0, r3
 80008c6:	f002 f9c9 	bl	8002c5c <HAL_RCC_OscConfig>
 80008ca:	4603      	mov	r3, r0
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d001      	beq.n	80008d4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80008d0:	f000 fa4e 	bl	8000d70 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80008d4:	f002 f972 	bl	8002bbc <HAL_PWREx_EnableOverDrive>
 80008d8:	4603      	mov	r3, r0
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d001      	beq.n	80008e2 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80008de:	f000 fa47 	bl	8000d70 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008e2:	230f      	movs	r3, #15
 80008e4:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008e6:	2302      	movs	r3, #2
 80008e8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008ea:	2300      	movs	r3, #0
 80008ec:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80008ee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80008f2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008f4:	2300      	movs	r3, #0
 80008f6:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80008f8:	f107 0308 	add.w	r3, r7, #8
 80008fc:	2103      	movs	r1, #3
 80008fe:	4618      	mov	r0, r3
 8000900:	f002 fc5a 	bl	80031b8 <HAL_RCC_ClockConfig>
 8000904:	4603      	mov	r3, r0
 8000906:	2b00      	cmp	r3, #0
 8000908:	d001      	beq.n	800090e <SystemClock_Config+0xd2>
  {
    Error_Handler();
 800090a:	f000 fa31 	bl	8000d70 <Error_Handler>
  }
}
 800090e:	bf00      	nop
 8000910:	3750      	adds	r7, #80	; 0x50
 8000912:	46bd      	mov	sp, r7
 8000914:	bd80      	pop	{r7, pc}
 8000916:	bf00      	nop
 8000918:	40023800 	.word	0x40023800
 800091c:	40007000 	.word	0x40007000

08000920 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000924:	4b1f      	ldr	r3, [pc, #124]	; (80009a4 <MX_ETH_Init+0x84>)
 8000926:	4a20      	ldr	r2, [pc, #128]	; (80009a8 <MX_ETH_Init+0x88>)
 8000928:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800092a:	4b20      	ldr	r3, [pc, #128]	; (80009ac <MX_ETH_Init+0x8c>)
 800092c:	2200      	movs	r2, #0
 800092e:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8000930:	4b1e      	ldr	r3, [pc, #120]	; (80009ac <MX_ETH_Init+0x8c>)
 8000932:	2280      	movs	r2, #128	; 0x80
 8000934:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8000936:	4b1d      	ldr	r3, [pc, #116]	; (80009ac <MX_ETH_Init+0x8c>)
 8000938:	22e1      	movs	r2, #225	; 0xe1
 800093a:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 800093c:	4b1b      	ldr	r3, [pc, #108]	; (80009ac <MX_ETH_Init+0x8c>)
 800093e:	2200      	movs	r2, #0
 8000940:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8000942:	4b1a      	ldr	r3, [pc, #104]	; (80009ac <MX_ETH_Init+0x8c>)
 8000944:	2200      	movs	r2, #0
 8000946:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8000948:	4b18      	ldr	r3, [pc, #96]	; (80009ac <MX_ETH_Init+0x8c>)
 800094a:	2200      	movs	r2, #0
 800094c:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 800094e:	4b15      	ldr	r3, [pc, #84]	; (80009a4 <MX_ETH_Init+0x84>)
 8000950:	4a16      	ldr	r2, [pc, #88]	; (80009ac <MX_ETH_Init+0x8c>)
 8000952:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000954:	4b13      	ldr	r3, [pc, #76]	; (80009a4 <MX_ETH_Init+0x84>)
 8000956:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800095a:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800095c:	4b11      	ldr	r3, [pc, #68]	; (80009a4 <MX_ETH_Init+0x84>)
 800095e:	4a14      	ldr	r2, [pc, #80]	; (80009b0 <MX_ETH_Init+0x90>)
 8000960:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8000962:	4b10      	ldr	r3, [pc, #64]	; (80009a4 <MX_ETH_Init+0x84>)
 8000964:	4a13      	ldr	r2, [pc, #76]	; (80009b4 <MX_ETH_Init+0x94>)
 8000966:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8000968:	4b0e      	ldr	r3, [pc, #56]	; (80009a4 <MX_ETH_Init+0x84>)
 800096a:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800096e:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8000970:	480c      	ldr	r0, [pc, #48]	; (80009a4 <MX_ETH_Init+0x84>)
 8000972:	f001 fac5 	bl	8001f00 <HAL_ETH_Init>
 8000976:	4603      	mov	r3, r0
 8000978:	2b00      	cmp	r3, #0
 800097a:	d001      	beq.n	8000980 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 800097c:	f000 f9f8 	bl	8000d70 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8000980:	2238      	movs	r2, #56	; 0x38
 8000982:	2100      	movs	r1, #0
 8000984:	480c      	ldr	r0, [pc, #48]	; (80009b8 <MX_ETH_Init+0x98>)
 8000986:	f005 fa1d 	bl	8005dc4 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800098a:	4b0b      	ldr	r3, [pc, #44]	; (80009b8 <MX_ETH_Init+0x98>)
 800098c:	2221      	movs	r2, #33	; 0x21
 800098e:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8000990:	4b09      	ldr	r3, [pc, #36]	; (80009b8 <MX_ETH_Init+0x98>)
 8000992:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 8000996:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8000998:	4b07      	ldr	r3, [pc, #28]	; (80009b8 <MX_ETH_Init+0x98>)
 800099a:	2200      	movs	r2, #0
 800099c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 800099e:	bf00      	nop
 80009a0:	bd80      	pop	{r7, pc}
 80009a2:	bf00      	nop
 80009a4:	20000204 	.word	0x20000204
 80009a8:	40028000 	.word	0x40028000
 80009ac:	20000940 	.word	0x20000940
 80009b0:	20000110 	.word	0x20000110
 80009b4:	20000070 	.word	0x20000070
 80009b8:	200001cc 	.word	0x200001cc

080009bc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	b08c      	sub	sp, #48	; 0x30
 80009c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80009c2:	f107 030c 	add.w	r3, r7, #12
 80009c6:	2224      	movs	r2, #36	; 0x24
 80009c8:	2100      	movs	r1, #0
 80009ca:	4618      	mov	r0, r3
 80009cc:	f005 f9fa 	bl	8005dc4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009d0:	463b      	mov	r3, r7
 80009d2:	2200      	movs	r2, #0
 80009d4:	601a      	str	r2, [r3, #0]
 80009d6:	605a      	str	r2, [r3, #4]
 80009d8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80009da:	4b23      	ldr	r3, [pc, #140]	; (8000a68 <MX_TIM1_Init+0xac>)
 80009dc:	4a23      	ldr	r2, [pc, #140]	; (8000a6c <MX_TIM1_Init+0xb0>)
 80009de:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80009e0:	4b21      	ldr	r3, [pc, #132]	; (8000a68 <MX_TIM1_Init+0xac>)
 80009e2:	2200      	movs	r2, #0
 80009e4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009e6:	4b20      	ldr	r3, [pc, #128]	; (8000a68 <MX_TIM1_Init+0xac>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80009ec:	4b1e      	ldr	r3, [pc, #120]	; (8000a68 <MX_TIM1_Init+0xac>)
 80009ee:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80009f2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009f4:	4b1c      	ldr	r3, [pc, #112]	; (8000a68 <MX_TIM1_Init+0xac>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80009fa:	4b1b      	ldr	r3, [pc, #108]	; (8000a68 <MX_TIM1_Init+0xac>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a00:	4b19      	ldr	r3, [pc, #100]	; (8000a68 <MX_TIM1_Init+0xac>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000a06:	2303      	movs	r3, #3
 8000a08:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000a0e:	2301      	movs	r3, #1
 8000a10:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000a12:	2300      	movs	r3, #0
 8000a14:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8000a16:	2300      	movs	r3, #0
 8000a18:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000a1e:	2301      	movs	r3, #1
 8000a20:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000a22:	2300      	movs	r3, #0
 8000a24:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8000a26:	2300      	movs	r3, #0
 8000a28:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8000a2a:	f107 030c 	add.w	r3, r7, #12
 8000a2e:	4619      	mov	r1, r3
 8000a30:	480d      	ldr	r0, [pc, #52]	; (8000a68 <MX_TIM1_Init+0xac>)
 8000a32:	f003 fa0f 	bl	8003e54 <HAL_TIM_Encoder_Init>
 8000a36:	4603      	mov	r3, r0
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d001      	beq.n	8000a40 <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 8000a3c:	f000 f998 	bl	8000d70 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a40:	2300      	movs	r3, #0
 8000a42:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000a44:	2300      	movs	r3, #0
 8000a46:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a48:	2300      	movs	r3, #0
 8000a4a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000a4c:	463b      	mov	r3, r7
 8000a4e:	4619      	mov	r1, r3
 8000a50:	4805      	ldr	r0, [pc, #20]	; (8000a68 <MX_TIM1_Init+0xac>)
 8000a52:	f003 fd4b 	bl	80044ec <HAL_TIMEx_MasterConfigSynchronization>
 8000a56:	4603      	mov	r3, r0
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d001      	beq.n	8000a60 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8000a5c:	f000 f988 	bl	8000d70 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000a60:	bf00      	nop
 8000a62:	3730      	adds	r7, #48	; 0x30
 8000a64:	46bd      	mov	sp, r7
 8000a66:	bd80      	pop	{r7, pc}
 8000a68:	200002b4 	.word	0x200002b4
 8000a6c:	40010000 	.word	0x40010000

08000a70 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b08c      	sub	sp, #48	; 0x30
 8000a74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000a76:	f107 030c 	add.w	r3, r7, #12
 8000a7a:	2224      	movs	r2, #36	; 0x24
 8000a7c:	2100      	movs	r1, #0
 8000a7e:	4618      	mov	r0, r3
 8000a80:	f005 f9a0 	bl	8005dc4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a84:	463b      	mov	r3, r7
 8000a86:	2200      	movs	r2, #0
 8000a88:	601a      	str	r2, [r3, #0]
 8000a8a:	605a      	str	r2, [r3, #4]
 8000a8c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000a8e:	4b21      	ldr	r3, [pc, #132]	; (8000b14 <MX_TIM3_Init+0xa4>)
 8000a90:	4a21      	ldr	r2, [pc, #132]	; (8000b18 <MX_TIM3_Init+0xa8>)
 8000a92:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000a94:	4b1f      	ldr	r3, [pc, #124]	; (8000b14 <MX_TIM3_Init+0xa4>)
 8000a96:	2200      	movs	r2, #0
 8000a98:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a9a:	4b1e      	ldr	r3, [pc, #120]	; (8000b14 <MX_TIM3_Init+0xa4>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000aa0:	4b1c      	ldr	r3, [pc, #112]	; (8000b14 <MX_TIM3_Init+0xa4>)
 8000aa2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000aa6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000aa8:	4b1a      	ldr	r3, [pc, #104]	; (8000b14 <MX_TIM3_Init+0xa4>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000aae:	4b19      	ldr	r3, [pc, #100]	; (8000b14 <MX_TIM3_Init+0xa4>)
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000ab4:	2303      	movs	r3, #3
 8000ab6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000abc:	2301      	movs	r3, #1
 8000abe:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000acc:	2301      	movs	r3, #1
 8000ace:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8000ad8:	f107 030c 	add.w	r3, r7, #12
 8000adc:	4619      	mov	r1, r3
 8000ade:	480d      	ldr	r0, [pc, #52]	; (8000b14 <MX_TIM3_Init+0xa4>)
 8000ae0:	f003 f9b8 	bl	8003e54 <HAL_TIM_Encoder_Init>
 8000ae4:	4603      	mov	r3, r0
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d001      	beq.n	8000aee <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8000aea:	f000 f941 	bl	8000d70 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000aee:	2300      	movs	r3, #0
 8000af0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000af2:	2300      	movs	r3, #0
 8000af4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000af6:	463b      	mov	r3, r7
 8000af8:	4619      	mov	r1, r3
 8000afa:	4806      	ldr	r0, [pc, #24]	; (8000b14 <MX_TIM3_Init+0xa4>)
 8000afc:	f003 fcf6 	bl	80044ec <HAL_TIMEx_MasterConfigSynchronization>
 8000b00:	4603      	mov	r3, r0
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d001      	beq.n	8000b0a <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8000b06:	f000 f933 	bl	8000d70 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000b0a:	bf00      	nop
 8000b0c:	3730      	adds	r7, #48	; 0x30
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	bd80      	pop	{r7, pc}
 8000b12:	bf00      	nop
 8000b14:	20000300 	.word	0x20000300
 8000b18:	40000400 	.word	0x40000400

08000b1c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000b20:	4b14      	ldr	r3, [pc, #80]	; (8000b74 <MX_USART3_UART_Init+0x58>)
 8000b22:	4a15      	ldr	r2, [pc, #84]	; (8000b78 <MX_USART3_UART_Init+0x5c>)
 8000b24:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000b26:	4b13      	ldr	r3, [pc, #76]	; (8000b74 <MX_USART3_UART_Init+0x58>)
 8000b28:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000b2c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000b2e:	4b11      	ldr	r3, [pc, #68]	; (8000b74 <MX_USART3_UART_Init+0x58>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000b34:	4b0f      	ldr	r3, [pc, #60]	; (8000b74 <MX_USART3_UART_Init+0x58>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000b3a:	4b0e      	ldr	r3, [pc, #56]	; (8000b74 <MX_USART3_UART_Init+0x58>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000b40:	4b0c      	ldr	r3, [pc, #48]	; (8000b74 <MX_USART3_UART_Init+0x58>)
 8000b42:	220c      	movs	r2, #12
 8000b44:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b46:	4b0b      	ldr	r3, [pc, #44]	; (8000b74 <MX_USART3_UART_Init+0x58>)
 8000b48:	2200      	movs	r2, #0
 8000b4a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b4c:	4b09      	ldr	r3, [pc, #36]	; (8000b74 <MX_USART3_UART_Init+0x58>)
 8000b4e:	2200      	movs	r2, #0
 8000b50:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b52:	4b08      	ldr	r3, [pc, #32]	; (8000b74 <MX_USART3_UART_Init+0x58>)
 8000b54:	2200      	movs	r2, #0
 8000b56:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b58:	4b06      	ldr	r3, [pc, #24]	; (8000b74 <MX_USART3_UART_Init+0x58>)
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000b5e:	4805      	ldr	r0, [pc, #20]	; (8000b74 <MX_USART3_UART_Init+0x58>)
 8000b60:	f003 fd70 	bl	8004644 <HAL_UART_Init>
 8000b64:	4603      	mov	r3, r0
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d001      	beq.n	8000b6e <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000b6a:	f000 f901 	bl	8000d70 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000b6e:	bf00      	nop
 8000b70:	bd80      	pop	{r7, pc}
 8000b72:	bf00      	nop
 8000b74:	2000034c 	.word	0x2000034c
 8000b78:	40004800 	.word	0x40004800

08000b7c <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000b80:	4b14      	ldr	r3, [pc, #80]	; (8000bd4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b82:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000b86:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8000b88:	4b12      	ldr	r3, [pc, #72]	; (8000bd4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b8a:	2206      	movs	r2, #6
 8000b8c:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000b8e:	4b11      	ldr	r3, [pc, #68]	; (8000bd4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b90:	2202      	movs	r2, #2
 8000b92:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000b94:	4b0f      	ldr	r3, [pc, #60]	; (8000bd4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b96:	2200      	movs	r2, #0
 8000b98:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000b9a:	4b0e      	ldr	r3, [pc, #56]	; (8000bd4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b9c:	2202      	movs	r2, #2
 8000b9e:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8000ba0:	4b0c      	ldr	r3, [pc, #48]	; (8000bd4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ba2:	2201      	movs	r2, #1
 8000ba4:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000ba6:	4b0b      	ldr	r3, [pc, #44]	; (8000bd4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ba8:	2200      	movs	r2, #0
 8000baa:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000bac:	4b09      	ldr	r3, [pc, #36]	; (8000bd4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000bb2:	4b08      	ldr	r3, [pc, #32]	; (8000bd4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000bb4:	2201      	movs	r2, #1
 8000bb6:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000bb8:	4b06      	ldr	r3, [pc, #24]	; (8000bd4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000bbe:	4805      	ldr	r0, [pc, #20]	; (8000bd4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000bc0:	f001 fea3 	bl	800290a <HAL_PCD_Init>
 8000bc4:	4603      	mov	r3, r0
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d001      	beq.n	8000bce <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000bca:	f000 f8d1 	bl	8000d70 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000bce:	bf00      	nop
 8000bd0:	bd80      	pop	{r7, pc}
 8000bd2:	bf00      	nop
 8000bd4:	20000434 	.word	0x20000434

08000bd8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b082      	sub	sp, #8
 8000bdc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000bde:	4b0c      	ldr	r3, [pc, #48]	; (8000c10 <MX_DMA_Init+0x38>)
 8000be0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000be2:	4a0b      	ldr	r2, [pc, #44]	; (8000c10 <MX_DMA_Init+0x38>)
 8000be4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000be8:	6313      	str	r3, [r2, #48]	; 0x30
 8000bea:	4b09      	ldr	r3, [pc, #36]	; (8000c10 <MX_DMA_Init+0x38>)
 8000bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bee:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000bf2:	607b      	str	r3, [r7, #4]
 8000bf4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	2100      	movs	r1, #0
 8000bfa:	200e      	movs	r0, #14
 8000bfc:	f000 fdcd 	bl	800179a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000c00:	200e      	movs	r0, #14
 8000c02:	f000 fde6 	bl	80017d2 <HAL_NVIC_EnableIRQ>

}
 8000c06:	bf00      	nop
 8000c08:	3708      	adds	r7, #8
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	bd80      	pop	{r7, pc}
 8000c0e:	bf00      	nop
 8000c10:	40023800 	.word	0x40023800

08000c14 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b08c      	sub	sp, #48	; 0x30
 8000c18:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c1a:	f107 031c 	add.w	r3, r7, #28
 8000c1e:	2200      	movs	r2, #0
 8000c20:	601a      	str	r2, [r3, #0]
 8000c22:	605a      	str	r2, [r3, #4]
 8000c24:	609a      	str	r2, [r3, #8]
 8000c26:	60da      	str	r2, [r3, #12]
 8000c28:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c2a:	4b4d      	ldr	r3, [pc, #308]	; (8000d60 <MX_GPIO_Init+0x14c>)
 8000c2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c2e:	4a4c      	ldr	r2, [pc, #304]	; (8000d60 <MX_GPIO_Init+0x14c>)
 8000c30:	f043 0304 	orr.w	r3, r3, #4
 8000c34:	6313      	str	r3, [r2, #48]	; 0x30
 8000c36:	4b4a      	ldr	r3, [pc, #296]	; (8000d60 <MX_GPIO_Init+0x14c>)
 8000c38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c3a:	f003 0304 	and.w	r3, r3, #4
 8000c3e:	61bb      	str	r3, [r7, #24]
 8000c40:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c42:	4b47      	ldr	r3, [pc, #284]	; (8000d60 <MX_GPIO_Init+0x14c>)
 8000c44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c46:	4a46      	ldr	r2, [pc, #280]	; (8000d60 <MX_GPIO_Init+0x14c>)
 8000c48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000c4c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c4e:	4b44      	ldr	r3, [pc, #272]	; (8000d60 <MX_GPIO_Init+0x14c>)
 8000c50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000c56:	617b      	str	r3, [r7, #20]
 8000c58:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c5a:	4b41      	ldr	r3, [pc, #260]	; (8000d60 <MX_GPIO_Init+0x14c>)
 8000c5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c5e:	4a40      	ldr	r2, [pc, #256]	; (8000d60 <MX_GPIO_Init+0x14c>)
 8000c60:	f043 0301 	orr.w	r3, r3, #1
 8000c64:	6313      	str	r3, [r2, #48]	; 0x30
 8000c66:	4b3e      	ldr	r3, [pc, #248]	; (8000d60 <MX_GPIO_Init+0x14c>)
 8000c68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c6a:	f003 0301 	and.w	r3, r3, #1
 8000c6e:	613b      	str	r3, [r7, #16]
 8000c70:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c72:	4b3b      	ldr	r3, [pc, #236]	; (8000d60 <MX_GPIO_Init+0x14c>)
 8000c74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c76:	4a3a      	ldr	r2, [pc, #232]	; (8000d60 <MX_GPIO_Init+0x14c>)
 8000c78:	f043 0302 	orr.w	r3, r3, #2
 8000c7c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c7e:	4b38      	ldr	r3, [pc, #224]	; (8000d60 <MX_GPIO_Init+0x14c>)
 8000c80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c82:	f003 0302 	and.w	r3, r3, #2
 8000c86:	60fb      	str	r3, [r7, #12]
 8000c88:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000c8a:	4b35      	ldr	r3, [pc, #212]	; (8000d60 <MX_GPIO_Init+0x14c>)
 8000c8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c8e:	4a34      	ldr	r2, [pc, #208]	; (8000d60 <MX_GPIO_Init+0x14c>)
 8000c90:	f043 0310 	orr.w	r3, r3, #16
 8000c94:	6313      	str	r3, [r2, #48]	; 0x30
 8000c96:	4b32      	ldr	r3, [pc, #200]	; (8000d60 <MX_GPIO_Init+0x14c>)
 8000c98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c9a:	f003 0310 	and.w	r3, r3, #16
 8000c9e:	60bb      	str	r3, [r7, #8]
 8000ca0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ca2:	4b2f      	ldr	r3, [pc, #188]	; (8000d60 <MX_GPIO_Init+0x14c>)
 8000ca4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ca6:	4a2e      	ldr	r2, [pc, #184]	; (8000d60 <MX_GPIO_Init+0x14c>)
 8000ca8:	f043 0308 	orr.w	r3, r3, #8
 8000cac:	6313      	str	r3, [r2, #48]	; 0x30
 8000cae:	4b2c      	ldr	r3, [pc, #176]	; (8000d60 <MX_GPIO_Init+0x14c>)
 8000cb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cb2:	f003 0308 	and.w	r3, r3, #8
 8000cb6:	607b      	str	r3, [r7, #4]
 8000cb8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000cba:	4b29      	ldr	r3, [pc, #164]	; (8000d60 <MX_GPIO_Init+0x14c>)
 8000cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cbe:	4a28      	ldr	r2, [pc, #160]	; (8000d60 <MX_GPIO_Init+0x14c>)
 8000cc0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000cc4:	6313      	str	r3, [r2, #48]	; 0x30
 8000cc6:	4b26      	ldr	r3, [pc, #152]	; (8000d60 <MX_GPIO_Init+0x14c>)
 8000cc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000cce:	603b      	str	r3, [r7, #0]
 8000cd0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	f244 0181 	movw	r1, #16513	; 0x4081
 8000cd8:	4822      	ldr	r0, [pc, #136]	; (8000d64 <MX_GPIO_Init+0x150>)
 8000cda:	f001 fde3 	bl	80028a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000cde:	2200      	movs	r2, #0
 8000ce0:	2140      	movs	r1, #64	; 0x40
 8000ce2:	4821      	ldr	r0, [pc, #132]	; (8000d68 <MX_GPIO_Init+0x154>)
 8000ce4:	f001 fdde 	bl	80028a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000ce8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000cec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000cee:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000cf2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000cf8:	f107 031c 	add.w	r3, r7, #28
 8000cfc:	4619      	mov	r1, r3
 8000cfe:	481b      	ldr	r0, [pc, #108]	; (8000d6c <MX_GPIO_Init+0x158>)
 8000d00:	f001 fc24 	bl	800254c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000d04:	f244 0381 	movw	r3, #16513	; 0x4081
 8000d08:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d0a:	2301      	movs	r3, #1
 8000d0c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d0e:	2300      	movs	r3, #0
 8000d10:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d12:	2300      	movs	r3, #0
 8000d14:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d16:	f107 031c 	add.w	r3, r7, #28
 8000d1a:	4619      	mov	r1, r3
 8000d1c:	4811      	ldr	r0, [pc, #68]	; (8000d64 <MX_GPIO_Init+0x150>)
 8000d1e:	f001 fc15 	bl	800254c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000d22:	2340      	movs	r3, #64	; 0x40
 8000d24:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d26:	2301      	movs	r3, #1
 8000d28:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000d32:	f107 031c 	add.w	r3, r7, #28
 8000d36:	4619      	mov	r1, r3
 8000d38:	480b      	ldr	r0, [pc, #44]	; (8000d68 <MX_GPIO_Init+0x154>)
 8000d3a:	f001 fc07 	bl	800254c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000d3e:	2380      	movs	r3, #128	; 0x80
 8000d40:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d42:	2300      	movs	r3, #0
 8000d44:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d46:	2300      	movs	r3, #0
 8000d48:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000d4a:	f107 031c 	add.w	r3, r7, #28
 8000d4e:	4619      	mov	r1, r3
 8000d50:	4805      	ldr	r0, [pc, #20]	; (8000d68 <MX_GPIO_Init+0x154>)
 8000d52:	f001 fbfb 	bl	800254c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000d56:	bf00      	nop
 8000d58:	3730      	adds	r7, #48	; 0x30
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bd80      	pop	{r7, pc}
 8000d5e:	bf00      	nop
 8000d60:	40023800 	.word	0x40023800
 8000d64:	40020400 	.word	0x40020400
 8000d68:	40021800 	.word	0x40021800
 8000d6c:	40020800 	.word	0x40020800

08000d70 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d70:	b480      	push	{r7}
 8000d72:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d74:	b672      	cpsid	i
}
 8000d76:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d78:	e7fe      	b.n	8000d78 <Error_Handler+0x8>
	...

08000d7c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	b083      	sub	sp, #12
 8000d80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000d82:	4b0f      	ldr	r3, [pc, #60]	; (8000dc0 <HAL_MspInit+0x44>)
 8000d84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d86:	4a0e      	ldr	r2, [pc, #56]	; (8000dc0 <HAL_MspInit+0x44>)
 8000d88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d8c:	6413      	str	r3, [r2, #64]	; 0x40
 8000d8e:	4b0c      	ldr	r3, [pc, #48]	; (8000dc0 <HAL_MspInit+0x44>)
 8000d90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d96:	607b      	str	r3, [r7, #4]
 8000d98:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d9a:	4b09      	ldr	r3, [pc, #36]	; (8000dc0 <HAL_MspInit+0x44>)
 8000d9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d9e:	4a08      	ldr	r2, [pc, #32]	; (8000dc0 <HAL_MspInit+0x44>)
 8000da0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000da4:	6453      	str	r3, [r2, #68]	; 0x44
 8000da6:	4b06      	ldr	r3, [pc, #24]	; (8000dc0 <HAL_MspInit+0x44>)
 8000da8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000daa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000dae:	603b      	str	r3, [r7, #0]
 8000db0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000db2:	bf00      	nop
 8000db4:	370c      	adds	r7, #12
 8000db6:	46bd      	mov	sp, r7
 8000db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dbc:	4770      	bx	lr
 8000dbe:	bf00      	nop
 8000dc0:	40023800 	.word	0x40023800

08000dc4 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b08e      	sub	sp, #56	; 0x38
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dcc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	601a      	str	r2, [r3, #0]
 8000dd4:	605a      	str	r2, [r3, #4]
 8000dd6:	609a      	str	r2, [r3, #8]
 8000dd8:	60da      	str	r2, [r3, #12]
 8000dda:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	4a4e      	ldr	r2, [pc, #312]	; (8000f1c <HAL_ETH_MspInit+0x158>)
 8000de2:	4293      	cmp	r3, r2
 8000de4:	f040 8096 	bne.w	8000f14 <HAL_ETH_MspInit+0x150>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8000de8:	4b4d      	ldr	r3, [pc, #308]	; (8000f20 <HAL_ETH_MspInit+0x15c>)
 8000dea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dec:	4a4c      	ldr	r2, [pc, #304]	; (8000f20 <HAL_ETH_MspInit+0x15c>)
 8000dee:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000df2:	6313      	str	r3, [r2, #48]	; 0x30
 8000df4:	4b4a      	ldr	r3, [pc, #296]	; (8000f20 <HAL_ETH_MspInit+0x15c>)
 8000df6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000df8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000dfc:	623b      	str	r3, [r7, #32]
 8000dfe:	6a3b      	ldr	r3, [r7, #32]
 8000e00:	4b47      	ldr	r3, [pc, #284]	; (8000f20 <HAL_ETH_MspInit+0x15c>)
 8000e02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e04:	4a46      	ldr	r2, [pc, #280]	; (8000f20 <HAL_ETH_MspInit+0x15c>)
 8000e06:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000e0a:	6313      	str	r3, [r2, #48]	; 0x30
 8000e0c:	4b44      	ldr	r3, [pc, #272]	; (8000f20 <HAL_ETH_MspInit+0x15c>)
 8000e0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e10:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000e14:	61fb      	str	r3, [r7, #28]
 8000e16:	69fb      	ldr	r3, [r7, #28]
 8000e18:	4b41      	ldr	r3, [pc, #260]	; (8000f20 <HAL_ETH_MspInit+0x15c>)
 8000e1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e1c:	4a40      	ldr	r2, [pc, #256]	; (8000f20 <HAL_ETH_MspInit+0x15c>)
 8000e1e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8000e22:	6313      	str	r3, [r2, #48]	; 0x30
 8000e24:	4b3e      	ldr	r3, [pc, #248]	; (8000f20 <HAL_ETH_MspInit+0x15c>)
 8000e26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e28:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000e2c:	61bb      	str	r3, [r7, #24]
 8000e2e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e30:	4b3b      	ldr	r3, [pc, #236]	; (8000f20 <HAL_ETH_MspInit+0x15c>)
 8000e32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e34:	4a3a      	ldr	r2, [pc, #232]	; (8000f20 <HAL_ETH_MspInit+0x15c>)
 8000e36:	f043 0304 	orr.w	r3, r3, #4
 8000e3a:	6313      	str	r3, [r2, #48]	; 0x30
 8000e3c:	4b38      	ldr	r3, [pc, #224]	; (8000f20 <HAL_ETH_MspInit+0x15c>)
 8000e3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e40:	f003 0304 	and.w	r3, r3, #4
 8000e44:	617b      	str	r3, [r7, #20]
 8000e46:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e48:	4b35      	ldr	r3, [pc, #212]	; (8000f20 <HAL_ETH_MspInit+0x15c>)
 8000e4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e4c:	4a34      	ldr	r2, [pc, #208]	; (8000f20 <HAL_ETH_MspInit+0x15c>)
 8000e4e:	f043 0301 	orr.w	r3, r3, #1
 8000e52:	6313      	str	r3, [r2, #48]	; 0x30
 8000e54:	4b32      	ldr	r3, [pc, #200]	; (8000f20 <HAL_ETH_MspInit+0x15c>)
 8000e56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e58:	f003 0301 	and.w	r3, r3, #1
 8000e5c:	613b      	str	r3, [r7, #16]
 8000e5e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e60:	4b2f      	ldr	r3, [pc, #188]	; (8000f20 <HAL_ETH_MspInit+0x15c>)
 8000e62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e64:	4a2e      	ldr	r2, [pc, #184]	; (8000f20 <HAL_ETH_MspInit+0x15c>)
 8000e66:	f043 0302 	orr.w	r3, r3, #2
 8000e6a:	6313      	str	r3, [r2, #48]	; 0x30
 8000e6c:	4b2c      	ldr	r3, [pc, #176]	; (8000f20 <HAL_ETH_MspInit+0x15c>)
 8000e6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e70:	f003 0302 	and.w	r3, r3, #2
 8000e74:	60fb      	str	r3, [r7, #12]
 8000e76:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000e78:	4b29      	ldr	r3, [pc, #164]	; (8000f20 <HAL_ETH_MspInit+0x15c>)
 8000e7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e7c:	4a28      	ldr	r2, [pc, #160]	; (8000f20 <HAL_ETH_MspInit+0x15c>)
 8000e7e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000e82:	6313      	str	r3, [r2, #48]	; 0x30
 8000e84:	4b26      	ldr	r3, [pc, #152]	; (8000f20 <HAL_ETH_MspInit+0x15c>)
 8000e86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000e8c:	60bb      	str	r3, [r7, #8]
 8000e8e:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000e90:	2332      	movs	r3, #50	; 0x32
 8000e92:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e94:	2302      	movs	r3, #2
 8000e96:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e9c:	2303      	movs	r3, #3
 8000e9e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000ea0:	230b      	movs	r3, #11
 8000ea2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ea4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ea8:	4619      	mov	r1, r3
 8000eaa:	481e      	ldr	r0, [pc, #120]	; (8000f24 <HAL_ETH_MspInit+0x160>)
 8000eac:	f001 fb4e 	bl	800254c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000eb0:	2386      	movs	r3, #134	; 0x86
 8000eb2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eb4:	2302      	movs	r3, #2
 8000eb6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb8:	2300      	movs	r3, #0
 8000eba:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ebc:	2303      	movs	r3, #3
 8000ebe:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000ec0:	230b      	movs	r3, #11
 8000ec2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ec4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ec8:	4619      	mov	r1, r3
 8000eca:	4817      	ldr	r0, [pc, #92]	; (8000f28 <HAL_ETH_MspInit+0x164>)
 8000ecc:	f001 fb3e 	bl	800254c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000ed0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000ed4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ed6:	2302      	movs	r3, #2
 8000ed8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eda:	2300      	movs	r3, #0
 8000edc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ede:	2303      	movs	r3, #3
 8000ee0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000ee2:	230b      	movs	r3, #11
 8000ee4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000ee6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000eea:	4619      	mov	r1, r3
 8000eec:	480f      	ldr	r0, [pc, #60]	; (8000f2c <HAL_ETH_MspInit+0x168>)
 8000eee:	f001 fb2d 	bl	800254c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000ef2:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8000ef6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ef8:	2302      	movs	r3, #2
 8000efa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000efc:	2300      	movs	r3, #0
 8000efe:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f00:	2303      	movs	r3, #3
 8000f02:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000f04:	230b      	movs	r3, #11
 8000f06:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000f08:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	4808      	ldr	r0, [pc, #32]	; (8000f30 <HAL_ETH_MspInit+0x16c>)
 8000f10:	f001 fb1c 	bl	800254c <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8000f14:	bf00      	nop
 8000f16:	3738      	adds	r7, #56	; 0x38
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	bd80      	pop	{r7, pc}
 8000f1c:	40028000 	.word	0x40028000
 8000f20:	40023800 	.word	0x40023800
 8000f24:	40020800 	.word	0x40020800
 8000f28:	40020000 	.word	0x40020000
 8000f2c:	40020400 	.word	0x40020400
 8000f30:	40021800 	.word	0x40021800

08000f34 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b08c      	sub	sp, #48	; 0x30
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f3c:	f107 031c 	add.w	r3, r7, #28
 8000f40:	2200      	movs	r2, #0
 8000f42:	601a      	str	r2, [r3, #0]
 8000f44:	605a      	str	r2, [r3, #4]
 8000f46:	609a      	str	r2, [r3, #8]
 8000f48:	60da      	str	r2, [r3, #12]
 8000f4a:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	4a40      	ldr	r2, [pc, #256]	; (8001054 <HAL_TIM_Encoder_MspInit+0x120>)
 8000f52:	4293      	cmp	r3, r2
 8000f54:	d129      	bne.n	8000faa <HAL_TIM_Encoder_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000f56:	4b40      	ldr	r3, [pc, #256]	; (8001058 <HAL_TIM_Encoder_MspInit+0x124>)
 8000f58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f5a:	4a3f      	ldr	r2, [pc, #252]	; (8001058 <HAL_TIM_Encoder_MspInit+0x124>)
 8000f5c:	f043 0301 	orr.w	r3, r3, #1
 8000f60:	6453      	str	r3, [r2, #68]	; 0x44
 8000f62:	4b3d      	ldr	r3, [pc, #244]	; (8001058 <HAL_TIM_Encoder_MspInit+0x124>)
 8000f64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f66:	f003 0301 	and.w	r3, r3, #1
 8000f6a:	61bb      	str	r3, [r7, #24]
 8000f6c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000f6e:	4b3a      	ldr	r3, [pc, #232]	; (8001058 <HAL_TIM_Encoder_MspInit+0x124>)
 8000f70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f72:	4a39      	ldr	r2, [pc, #228]	; (8001058 <HAL_TIM_Encoder_MspInit+0x124>)
 8000f74:	f043 0310 	orr.w	r3, r3, #16
 8000f78:	6313      	str	r3, [r2, #48]	; 0x30
 8000f7a:	4b37      	ldr	r3, [pc, #220]	; (8001058 <HAL_TIM_Encoder_MspInit+0x124>)
 8000f7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f7e:	f003 0310 	and.w	r3, r3, #16
 8000f82:	617b      	str	r3, [r7, #20]
 8000f84:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 8000f86:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8000f8a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f8c:	2302      	movs	r3, #2
 8000f8e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f90:	2300      	movs	r3, #0
 8000f92:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f94:	2300      	movs	r3, #0
 8000f96:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000f98:	2301      	movs	r3, #1
 8000f9a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f9c:	f107 031c 	add.w	r3, r7, #28
 8000fa0:	4619      	mov	r1, r3
 8000fa2:	482e      	ldr	r0, [pc, #184]	; (800105c <HAL_TIM_Encoder_MspInit+0x128>)
 8000fa4:	f001 fad2 	bl	800254c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000fa8:	e050      	b.n	800104c <HAL_TIM_Encoder_MspInit+0x118>
  else if(htim_encoder->Instance==TIM3)
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	4a2c      	ldr	r2, [pc, #176]	; (8001060 <HAL_TIM_Encoder_MspInit+0x12c>)
 8000fb0:	4293      	cmp	r3, r2
 8000fb2:	d14b      	bne.n	800104c <HAL_TIM_Encoder_MspInit+0x118>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000fb4:	4b28      	ldr	r3, [pc, #160]	; (8001058 <HAL_TIM_Encoder_MspInit+0x124>)
 8000fb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fb8:	4a27      	ldr	r2, [pc, #156]	; (8001058 <HAL_TIM_Encoder_MspInit+0x124>)
 8000fba:	f043 0302 	orr.w	r3, r3, #2
 8000fbe:	6413      	str	r3, [r2, #64]	; 0x40
 8000fc0:	4b25      	ldr	r3, [pc, #148]	; (8001058 <HAL_TIM_Encoder_MspInit+0x124>)
 8000fc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fc4:	f003 0302 	and.w	r3, r3, #2
 8000fc8:	613b      	str	r3, [r7, #16]
 8000fca:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fcc:	4b22      	ldr	r3, [pc, #136]	; (8001058 <HAL_TIM_Encoder_MspInit+0x124>)
 8000fce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fd0:	4a21      	ldr	r2, [pc, #132]	; (8001058 <HAL_TIM_Encoder_MspInit+0x124>)
 8000fd2:	f043 0301 	orr.w	r3, r3, #1
 8000fd6:	6313      	str	r3, [r2, #48]	; 0x30
 8000fd8:	4b1f      	ldr	r3, [pc, #124]	; (8001058 <HAL_TIM_Encoder_MspInit+0x124>)
 8000fda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fdc:	f003 0301 	and.w	r3, r3, #1
 8000fe0:	60fb      	str	r3, [r7, #12]
 8000fe2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fe4:	4b1c      	ldr	r3, [pc, #112]	; (8001058 <HAL_TIM_Encoder_MspInit+0x124>)
 8000fe6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fe8:	4a1b      	ldr	r2, [pc, #108]	; (8001058 <HAL_TIM_Encoder_MspInit+0x124>)
 8000fea:	f043 0304 	orr.w	r3, r3, #4
 8000fee:	6313      	str	r3, [r2, #48]	; 0x30
 8000ff0:	4b19      	ldr	r3, [pc, #100]	; (8001058 <HAL_TIM_Encoder_MspInit+0x124>)
 8000ff2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ff4:	f003 0304 	and.w	r3, r3, #4
 8000ff8:	60bb      	str	r3, [r7, #8]
 8000ffa:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000ffc:	2340      	movs	r3, #64	; 0x40
 8000ffe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001000:	2302      	movs	r3, #2
 8001002:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001004:	2300      	movs	r3, #0
 8001006:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001008:	2300      	movs	r3, #0
 800100a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800100c:	2302      	movs	r3, #2
 800100e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001010:	f107 031c 	add.w	r3, r7, #28
 8001014:	4619      	mov	r1, r3
 8001016:	4813      	ldr	r0, [pc, #76]	; (8001064 <HAL_TIM_Encoder_MspInit+0x130>)
 8001018:	f001 fa98 	bl	800254c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800101c:	2380      	movs	r3, #128	; 0x80
 800101e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001020:	2302      	movs	r3, #2
 8001022:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001024:	2300      	movs	r3, #0
 8001026:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001028:	2300      	movs	r3, #0
 800102a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800102c:	2302      	movs	r3, #2
 800102e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001030:	f107 031c 	add.w	r3, r7, #28
 8001034:	4619      	mov	r1, r3
 8001036:	480c      	ldr	r0, [pc, #48]	; (8001068 <HAL_TIM_Encoder_MspInit+0x134>)
 8001038:	f001 fa88 	bl	800254c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800103c:	2200      	movs	r2, #0
 800103e:	2100      	movs	r1, #0
 8001040:	201d      	movs	r0, #29
 8001042:	f000 fbaa 	bl	800179a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001046:	201d      	movs	r0, #29
 8001048:	f000 fbc3 	bl	80017d2 <HAL_NVIC_EnableIRQ>
}
 800104c:	bf00      	nop
 800104e:	3730      	adds	r7, #48	; 0x30
 8001050:	46bd      	mov	sp, r7
 8001052:	bd80      	pop	{r7, pc}
 8001054:	40010000 	.word	0x40010000
 8001058:	40023800 	.word	0x40023800
 800105c:	40021000 	.word	0x40021000
 8001060:	40000400 	.word	0x40000400
 8001064:	40020000 	.word	0x40020000
 8001068:	40020800 	.word	0x40020800

0800106c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b0ae      	sub	sp, #184	; 0xb8
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001074:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001078:	2200      	movs	r2, #0
 800107a:	601a      	str	r2, [r3, #0]
 800107c:	605a      	str	r2, [r3, #4]
 800107e:	609a      	str	r2, [r3, #8]
 8001080:	60da      	str	r2, [r3, #12]
 8001082:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001084:	f107 0314 	add.w	r3, r7, #20
 8001088:	2290      	movs	r2, #144	; 0x90
 800108a:	2100      	movs	r1, #0
 800108c:	4618      	mov	r0, r3
 800108e:	f004 fe99 	bl	8005dc4 <memset>
  if(huart->Instance==USART3)
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	4a3d      	ldr	r2, [pc, #244]	; (800118c <HAL_UART_MspInit+0x120>)
 8001098:	4293      	cmp	r3, r2
 800109a:	d172      	bne.n	8001182 <HAL_UART_MspInit+0x116>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800109c:	f44f 7380 	mov.w	r3, #256	; 0x100
 80010a0:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80010a2:	2300      	movs	r3, #0
 80010a4:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80010a6:	f107 0314 	add.w	r3, r7, #20
 80010aa:	4618      	mov	r0, r3
 80010ac:	f002 faaa 	bl	8003604 <HAL_RCCEx_PeriphCLKConfig>
 80010b0:	4603      	mov	r3, r0
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d001      	beq.n	80010ba <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80010b6:	f7ff fe5b 	bl	8000d70 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80010ba:	4b35      	ldr	r3, [pc, #212]	; (8001190 <HAL_UART_MspInit+0x124>)
 80010bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010be:	4a34      	ldr	r2, [pc, #208]	; (8001190 <HAL_UART_MspInit+0x124>)
 80010c0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80010c4:	6413      	str	r3, [r2, #64]	; 0x40
 80010c6:	4b32      	ldr	r3, [pc, #200]	; (8001190 <HAL_UART_MspInit+0x124>)
 80010c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010ca:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80010ce:	613b      	str	r3, [r7, #16]
 80010d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80010d2:	4b2f      	ldr	r3, [pc, #188]	; (8001190 <HAL_UART_MspInit+0x124>)
 80010d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010d6:	4a2e      	ldr	r2, [pc, #184]	; (8001190 <HAL_UART_MspInit+0x124>)
 80010d8:	f043 0308 	orr.w	r3, r3, #8
 80010dc:	6313      	str	r3, [r2, #48]	; 0x30
 80010de:	4b2c      	ldr	r3, [pc, #176]	; (8001190 <HAL_UART_MspInit+0x124>)
 80010e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010e2:	f003 0308 	and.w	r3, r3, #8
 80010e6:	60fb      	str	r3, [r7, #12]
 80010e8:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80010ea:	f44f 7340 	mov.w	r3, #768	; 0x300
 80010ee:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010f2:	2302      	movs	r3, #2
 80010f4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f8:	2300      	movs	r3, #0
 80010fa:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010fe:	2303      	movs	r3, #3
 8001100:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001104:	2307      	movs	r3, #7
 8001106:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800110a:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800110e:	4619      	mov	r1, r3
 8001110:	4820      	ldr	r0, [pc, #128]	; (8001194 <HAL_UART_MspInit+0x128>)
 8001112:	f001 fa1b 	bl	800254c <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Stream3;
 8001116:	4b20      	ldr	r3, [pc, #128]	; (8001198 <HAL_UART_MspInit+0x12c>)
 8001118:	4a20      	ldr	r2, [pc, #128]	; (800119c <HAL_UART_MspInit+0x130>)
 800111a:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 800111c:	4b1e      	ldr	r3, [pc, #120]	; (8001198 <HAL_UART_MspInit+0x12c>)
 800111e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001122:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001124:	4b1c      	ldr	r3, [pc, #112]	; (8001198 <HAL_UART_MspInit+0x12c>)
 8001126:	2240      	movs	r2, #64	; 0x40
 8001128:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800112a:	4b1b      	ldr	r3, [pc, #108]	; (8001198 <HAL_UART_MspInit+0x12c>)
 800112c:	2200      	movs	r2, #0
 800112e:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001130:	4b19      	ldr	r3, [pc, #100]	; (8001198 <HAL_UART_MspInit+0x12c>)
 8001132:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001136:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001138:	4b17      	ldr	r3, [pc, #92]	; (8001198 <HAL_UART_MspInit+0x12c>)
 800113a:	2200      	movs	r2, #0
 800113c:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800113e:	4b16      	ldr	r3, [pc, #88]	; (8001198 <HAL_UART_MspInit+0x12c>)
 8001140:	2200      	movs	r2, #0
 8001142:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8001144:	4b14      	ldr	r3, [pc, #80]	; (8001198 <HAL_UART_MspInit+0x12c>)
 8001146:	2200      	movs	r2, #0
 8001148:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 800114a:	4b13      	ldr	r3, [pc, #76]	; (8001198 <HAL_UART_MspInit+0x12c>)
 800114c:	2200      	movs	r2, #0
 800114e:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001150:	4b11      	ldr	r3, [pc, #68]	; (8001198 <HAL_UART_MspInit+0x12c>)
 8001152:	2200      	movs	r2, #0
 8001154:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8001156:	4810      	ldr	r0, [pc, #64]	; (8001198 <HAL_UART_MspInit+0x12c>)
 8001158:	f000 fb56 	bl	8001808 <HAL_DMA_Init>
 800115c:	4603      	mov	r3, r0
 800115e:	2b00      	cmp	r3, #0
 8001160:	d001      	beq.n	8001166 <HAL_UART_MspInit+0xfa>
    {
      Error_Handler();
 8001162:	f7ff fe05 	bl	8000d70 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	4a0b      	ldr	r2, [pc, #44]	; (8001198 <HAL_UART_MspInit+0x12c>)
 800116a:	671a      	str	r2, [r3, #112]	; 0x70
 800116c:	4a0a      	ldr	r2, [pc, #40]	; (8001198 <HAL_UART_MspInit+0x12c>)
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001172:	2200      	movs	r2, #0
 8001174:	2100      	movs	r1, #0
 8001176:	2027      	movs	r0, #39	; 0x27
 8001178:	f000 fb0f 	bl	800179a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800117c:	2027      	movs	r0, #39	; 0x27
 800117e:	f000 fb28 	bl	80017d2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001182:	bf00      	nop
 8001184:	37b8      	adds	r7, #184	; 0xb8
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}
 800118a:	bf00      	nop
 800118c:	40004800 	.word	0x40004800
 8001190:	40023800 	.word	0x40023800
 8001194:	40020c00 	.word	0x40020c00
 8001198:	200003d4 	.word	0x200003d4
 800119c:	40026058 	.word	0x40026058

080011a0 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b0ae      	sub	sp, #184	; 0xb8
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011a8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80011ac:	2200      	movs	r2, #0
 80011ae:	601a      	str	r2, [r3, #0]
 80011b0:	605a      	str	r2, [r3, #4]
 80011b2:	609a      	str	r2, [r3, #8]
 80011b4:	60da      	str	r2, [r3, #12]
 80011b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80011b8:	f107 0314 	add.w	r3, r7, #20
 80011bc:	2290      	movs	r2, #144	; 0x90
 80011be:	2100      	movs	r1, #0
 80011c0:	4618      	mov	r0, r3
 80011c2:	f004 fdff 	bl	8005dc4 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80011ce:	d159      	bne.n	8001284 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 80011d0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80011d4:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 80011d6:	2300      	movs	r3, #0
 80011d8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80011dc:	f107 0314 	add.w	r3, r7, #20
 80011e0:	4618      	mov	r0, r3
 80011e2:	f002 fa0f 	bl	8003604 <HAL_RCCEx_PeriphCLKConfig>
 80011e6:	4603      	mov	r3, r0
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d001      	beq.n	80011f0 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 80011ec:	f7ff fdc0 	bl	8000d70 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011f0:	4b26      	ldr	r3, [pc, #152]	; (800128c <HAL_PCD_MspInit+0xec>)
 80011f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011f4:	4a25      	ldr	r2, [pc, #148]	; (800128c <HAL_PCD_MspInit+0xec>)
 80011f6:	f043 0301 	orr.w	r3, r3, #1
 80011fa:	6313      	str	r3, [r2, #48]	; 0x30
 80011fc:	4b23      	ldr	r3, [pc, #140]	; (800128c <HAL_PCD_MspInit+0xec>)
 80011fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001200:	f003 0301 	and.w	r3, r3, #1
 8001204:	613b      	str	r3, [r7, #16]
 8001206:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001208:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 800120c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001210:	2302      	movs	r3, #2
 8001212:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001216:	2300      	movs	r3, #0
 8001218:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800121c:	2303      	movs	r3, #3
 800121e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001222:	230a      	movs	r3, #10
 8001224:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001228:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800122c:	4619      	mov	r1, r3
 800122e:	4818      	ldr	r0, [pc, #96]	; (8001290 <HAL_PCD_MspInit+0xf0>)
 8001230:	f001 f98c 	bl	800254c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001234:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001238:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800123c:	2300      	movs	r3, #0
 800123e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001242:	2300      	movs	r3, #0
 8001244:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001248:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800124c:	4619      	mov	r1, r3
 800124e:	4810      	ldr	r0, [pc, #64]	; (8001290 <HAL_PCD_MspInit+0xf0>)
 8001250:	f001 f97c 	bl	800254c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001254:	4b0d      	ldr	r3, [pc, #52]	; (800128c <HAL_PCD_MspInit+0xec>)
 8001256:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001258:	4a0c      	ldr	r2, [pc, #48]	; (800128c <HAL_PCD_MspInit+0xec>)
 800125a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800125e:	6353      	str	r3, [r2, #52]	; 0x34
 8001260:	4b0a      	ldr	r3, [pc, #40]	; (800128c <HAL_PCD_MspInit+0xec>)
 8001262:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001264:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001268:	60fb      	str	r3, [r7, #12]
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	4b07      	ldr	r3, [pc, #28]	; (800128c <HAL_PCD_MspInit+0xec>)
 800126e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001270:	4a06      	ldr	r2, [pc, #24]	; (800128c <HAL_PCD_MspInit+0xec>)
 8001272:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001276:	6453      	str	r3, [r2, #68]	; 0x44
 8001278:	4b04      	ldr	r3, [pc, #16]	; (800128c <HAL_PCD_MspInit+0xec>)
 800127a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800127c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001280:	60bb      	str	r3, [r7, #8]
 8001282:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8001284:	bf00      	nop
 8001286:	37b8      	adds	r7, #184	; 0xb8
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}
 800128c:	40023800 	.word	0x40023800
 8001290:	40020000 	.word	0x40020000

08001294 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001294:	b480      	push	{r7}
 8001296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001298:	e7fe      	b.n	8001298 <NMI_Handler+0x4>

0800129a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800129a:	b480      	push	{r7}
 800129c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800129e:	e7fe      	b.n	800129e <HardFault_Handler+0x4>

080012a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012a0:	b480      	push	{r7}
 80012a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012a4:	e7fe      	b.n	80012a4 <MemManage_Handler+0x4>

080012a6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012a6:	b480      	push	{r7}
 80012a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012aa:	e7fe      	b.n	80012aa <BusFault_Handler+0x4>

080012ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012ac:	b480      	push	{r7}
 80012ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012b0:	e7fe      	b.n	80012b0 <UsageFault_Handler+0x4>

080012b2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012b2:	b480      	push	{r7}
 80012b4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012b6:	bf00      	nop
 80012b8:	46bd      	mov	sp, r7
 80012ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012be:	4770      	bx	lr

080012c0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012c0:	b480      	push	{r7}
 80012c2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012c4:	bf00      	nop
 80012c6:	46bd      	mov	sp, r7
 80012c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012cc:	4770      	bx	lr

080012ce <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012ce:	b480      	push	{r7}
 80012d0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012d2:	bf00      	nop
 80012d4:	46bd      	mov	sp, r7
 80012d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012da:	4770      	bx	lr

080012dc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012e0:	f000 f93c 	bl	800155c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012e4:	bf00      	nop
 80012e6:	bd80      	pop	{r7, pc}

080012e8 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 80012ec:	4802      	ldr	r0, [pc, #8]	; (80012f8 <DMA1_Stream3_IRQHandler+0x10>)
 80012ee:	f000 fbcb 	bl	8001a88 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80012f2:	bf00      	nop
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	bf00      	nop
 80012f8:	200003d4 	.word	0x200003d4

080012fc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001300:	4802      	ldr	r0, [pc, #8]	; (800130c <TIM3_IRQHandler+0x10>)
 8001302:	f002 fedb 	bl	80040bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001306:	bf00      	nop
 8001308:	bd80      	pop	{r7, pc}
 800130a:	bf00      	nop
 800130c:	20000300 	.word	0x20000300

08001310 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001314:	4802      	ldr	r0, [pc, #8]	; (8001320 <USART3_IRQHandler+0x10>)
 8001316:	f003 fa67 	bl	80047e8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800131a:	bf00      	nop
 800131c:	bd80      	pop	{r7, pc}
 800131e:	bf00      	nop
 8001320:	2000034c 	.word	0x2000034c

08001324 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b086      	sub	sp, #24
 8001328:	af00      	add	r7, sp, #0
 800132a:	60f8      	str	r0, [r7, #12]
 800132c:	60b9      	str	r1, [r7, #8]
 800132e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001330:	2300      	movs	r3, #0
 8001332:	617b      	str	r3, [r7, #20]
 8001334:	e00a      	b.n	800134c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001336:	f3af 8000 	nop.w
 800133a:	4601      	mov	r1, r0
 800133c:	68bb      	ldr	r3, [r7, #8]
 800133e:	1c5a      	adds	r2, r3, #1
 8001340:	60ba      	str	r2, [r7, #8]
 8001342:	b2ca      	uxtb	r2, r1
 8001344:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001346:	697b      	ldr	r3, [r7, #20]
 8001348:	3301      	adds	r3, #1
 800134a:	617b      	str	r3, [r7, #20]
 800134c:	697a      	ldr	r2, [r7, #20]
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	429a      	cmp	r2, r3
 8001352:	dbf0      	blt.n	8001336 <_read+0x12>
  }

  return len;
 8001354:	687b      	ldr	r3, [r7, #4]
}
 8001356:	4618      	mov	r0, r3
 8001358:	3718      	adds	r7, #24
 800135a:	46bd      	mov	sp, r7
 800135c:	bd80      	pop	{r7, pc}

0800135e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800135e:	b580      	push	{r7, lr}
 8001360:	b086      	sub	sp, #24
 8001362:	af00      	add	r7, sp, #0
 8001364:	60f8      	str	r0, [r7, #12]
 8001366:	60b9      	str	r1, [r7, #8]
 8001368:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800136a:	2300      	movs	r3, #0
 800136c:	617b      	str	r3, [r7, #20]
 800136e:	e009      	b.n	8001384 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001370:	68bb      	ldr	r3, [r7, #8]
 8001372:	1c5a      	adds	r2, r3, #1
 8001374:	60ba      	str	r2, [r7, #8]
 8001376:	781b      	ldrb	r3, [r3, #0]
 8001378:	4618      	mov	r0, r3
 800137a:	f7ff f933 	bl	80005e4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800137e:	697b      	ldr	r3, [r7, #20]
 8001380:	3301      	adds	r3, #1
 8001382:	617b      	str	r3, [r7, #20]
 8001384:	697a      	ldr	r2, [r7, #20]
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	429a      	cmp	r2, r3
 800138a:	dbf1      	blt.n	8001370 <_write+0x12>
  }
  return len;
 800138c:	687b      	ldr	r3, [r7, #4]
}
 800138e:	4618      	mov	r0, r3
 8001390:	3718      	adds	r7, #24
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}

08001396 <_close>:

int _close(int file)
{
 8001396:	b480      	push	{r7}
 8001398:	b083      	sub	sp, #12
 800139a:	af00      	add	r7, sp, #0
 800139c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800139e:	f04f 33ff 	mov.w	r3, #4294967295
}
 80013a2:	4618      	mov	r0, r3
 80013a4:	370c      	adds	r7, #12
 80013a6:	46bd      	mov	sp, r7
 80013a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ac:	4770      	bx	lr

080013ae <_fstat>:


int _fstat(int file, struct stat *st)
{
 80013ae:	b480      	push	{r7}
 80013b0:	b083      	sub	sp, #12
 80013b2:	af00      	add	r7, sp, #0
 80013b4:	6078      	str	r0, [r7, #4]
 80013b6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80013b8:	683b      	ldr	r3, [r7, #0]
 80013ba:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80013be:	605a      	str	r2, [r3, #4]
  return 0;
 80013c0:	2300      	movs	r3, #0
}
 80013c2:	4618      	mov	r0, r3
 80013c4:	370c      	adds	r7, #12
 80013c6:	46bd      	mov	sp, r7
 80013c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013cc:	4770      	bx	lr

080013ce <_isatty>:

int _isatty(int file)
{
 80013ce:	b480      	push	{r7}
 80013d0:	b083      	sub	sp, #12
 80013d2:	af00      	add	r7, sp, #0
 80013d4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80013d6:	2301      	movs	r3, #1
}
 80013d8:	4618      	mov	r0, r3
 80013da:	370c      	adds	r7, #12
 80013dc:	46bd      	mov	sp, r7
 80013de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e2:	4770      	bx	lr

080013e4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80013e4:	b480      	push	{r7}
 80013e6:	b085      	sub	sp, #20
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	60f8      	str	r0, [r7, #12]
 80013ec:	60b9      	str	r1, [r7, #8]
 80013ee:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80013f0:	2300      	movs	r3, #0
}
 80013f2:	4618      	mov	r0, r3
 80013f4:	3714      	adds	r7, #20
 80013f6:	46bd      	mov	sp, r7
 80013f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fc:	4770      	bx	lr
	...

08001400 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b086      	sub	sp, #24
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001408:	4a14      	ldr	r2, [pc, #80]	; (800145c <_sbrk+0x5c>)
 800140a:	4b15      	ldr	r3, [pc, #84]	; (8001460 <_sbrk+0x60>)
 800140c:	1ad3      	subs	r3, r2, r3
 800140e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001410:	697b      	ldr	r3, [r7, #20]
 8001412:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001414:	4b13      	ldr	r3, [pc, #76]	; (8001464 <_sbrk+0x64>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	2b00      	cmp	r3, #0
 800141a:	d102      	bne.n	8001422 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800141c:	4b11      	ldr	r3, [pc, #68]	; (8001464 <_sbrk+0x64>)
 800141e:	4a12      	ldr	r2, [pc, #72]	; (8001468 <_sbrk+0x68>)
 8001420:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001422:	4b10      	ldr	r3, [pc, #64]	; (8001464 <_sbrk+0x64>)
 8001424:	681a      	ldr	r2, [r3, #0]
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	4413      	add	r3, r2
 800142a:	693a      	ldr	r2, [r7, #16]
 800142c:	429a      	cmp	r2, r3
 800142e:	d207      	bcs.n	8001440 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001430:	f004 fc9e 	bl	8005d70 <__errno>
 8001434:	4603      	mov	r3, r0
 8001436:	220c      	movs	r2, #12
 8001438:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800143a:	f04f 33ff 	mov.w	r3, #4294967295
 800143e:	e009      	b.n	8001454 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001440:	4b08      	ldr	r3, [pc, #32]	; (8001464 <_sbrk+0x64>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001446:	4b07      	ldr	r3, [pc, #28]	; (8001464 <_sbrk+0x64>)
 8001448:	681a      	ldr	r2, [r3, #0]
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	4413      	add	r3, r2
 800144e:	4a05      	ldr	r2, [pc, #20]	; (8001464 <_sbrk+0x64>)
 8001450:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001452:	68fb      	ldr	r3, [r7, #12]
}
 8001454:	4618      	mov	r0, r3
 8001456:	3718      	adds	r7, #24
 8001458:	46bd      	mov	sp, r7
 800145a:	bd80      	pop	{r7, pc}
 800145c:	20080000 	.word	0x20080000
 8001460:	00000400 	.word	0x00000400
 8001464:	20000948 	.word	0x20000948
 8001468:	20000960 	.word	0x20000960

0800146c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800146c:	b480      	push	{r7}
 800146e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001470:	4b06      	ldr	r3, [pc, #24]	; (800148c <SystemInit+0x20>)
 8001472:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001476:	4a05      	ldr	r2, [pc, #20]	; (800148c <SystemInit+0x20>)
 8001478:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800147c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001480:	bf00      	nop
 8001482:	46bd      	mov	sp, r7
 8001484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001488:	4770      	bx	lr
 800148a:	bf00      	nop
 800148c:	e000ed00 	.word	0xe000ed00

08001490 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001490:	f8df d034 	ldr.w	sp, [pc, #52]	; 80014c8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001494:	480d      	ldr	r0, [pc, #52]	; (80014cc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001496:	490e      	ldr	r1, [pc, #56]	; (80014d0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001498:	4a0e      	ldr	r2, [pc, #56]	; (80014d4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800149a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800149c:	e002      	b.n	80014a4 <LoopCopyDataInit>

0800149e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800149e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014a2:	3304      	adds	r3, #4

080014a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80014a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80014a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014a8:	d3f9      	bcc.n	800149e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014aa:	4a0b      	ldr	r2, [pc, #44]	; (80014d8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80014ac:	4c0b      	ldr	r4, [pc, #44]	; (80014dc <LoopFillZerobss+0x26>)
  movs r3, #0
 80014ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014b0:	e001      	b.n	80014b6 <LoopFillZerobss>

080014b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014b4:	3204      	adds	r2, #4

080014b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014b8:	d3fb      	bcc.n	80014b2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80014ba:	f7ff ffd7 	bl	800146c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80014be:	f004 fc5d 	bl	8005d7c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80014c2:	f7ff f917 	bl	80006f4 <main>
  bx  lr    
 80014c6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80014c8:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 80014cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80014d0:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80014d4:	08006e20 	.word	0x08006e20
  ldr r2, =_sbss
 80014d8:	200001b0 	.word	0x200001b0
  ldr r4, =_ebss
 80014dc:	20000960 	.word	0x20000960

080014e0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80014e0:	e7fe      	b.n	80014e0 <ADC_IRQHandler>

080014e2 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014e2:	b580      	push	{r7, lr}
 80014e4:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014e6:	2003      	movs	r0, #3
 80014e8:	f000 f94c 	bl	8001784 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80014ec:	2000      	movs	r0, #0
 80014ee:	f000 f805 	bl	80014fc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014f2:	f7ff fc43 	bl	8000d7c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014f6:	2300      	movs	r3, #0
}
 80014f8:	4618      	mov	r0, r3
 80014fa:	bd80      	pop	{r7, pc}

080014fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b082      	sub	sp, #8
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001504:	4b12      	ldr	r3, [pc, #72]	; (8001550 <HAL_InitTick+0x54>)
 8001506:	681a      	ldr	r2, [r3, #0]
 8001508:	4b12      	ldr	r3, [pc, #72]	; (8001554 <HAL_InitTick+0x58>)
 800150a:	781b      	ldrb	r3, [r3, #0]
 800150c:	4619      	mov	r1, r3
 800150e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001512:	fbb3 f3f1 	udiv	r3, r3, r1
 8001516:	fbb2 f3f3 	udiv	r3, r2, r3
 800151a:	4618      	mov	r0, r3
 800151c:	f000 f967 	bl	80017ee <HAL_SYSTICK_Config>
 8001520:	4603      	mov	r3, r0
 8001522:	2b00      	cmp	r3, #0
 8001524:	d001      	beq.n	800152a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001526:	2301      	movs	r3, #1
 8001528:	e00e      	b.n	8001548 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	2b0f      	cmp	r3, #15
 800152e:	d80a      	bhi.n	8001546 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001530:	2200      	movs	r2, #0
 8001532:	6879      	ldr	r1, [r7, #4]
 8001534:	f04f 30ff 	mov.w	r0, #4294967295
 8001538:	f000 f92f 	bl	800179a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800153c:	4a06      	ldr	r2, [pc, #24]	; (8001558 <HAL_InitTick+0x5c>)
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001542:	2300      	movs	r3, #0
 8001544:	e000      	b.n	8001548 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001546:	2301      	movs	r3, #1
}
 8001548:	4618      	mov	r0, r3
 800154a:	3708      	adds	r7, #8
 800154c:	46bd      	mov	sp, r7
 800154e:	bd80      	pop	{r7, pc}
 8001550:	20000000 	.word	0x20000000
 8001554:	20000008 	.word	0x20000008
 8001558:	20000004 	.word	0x20000004

0800155c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800155c:	b480      	push	{r7}
 800155e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001560:	4b06      	ldr	r3, [pc, #24]	; (800157c <HAL_IncTick+0x20>)
 8001562:	781b      	ldrb	r3, [r3, #0]
 8001564:	461a      	mov	r2, r3
 8001566:	4b06      	ldr	r3, [pc, #24]	; (8001580 <HAL_IncTick+0x24>)
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	4413      	add	r3, r2
 800156c:	4a04      	ldr	r2, [pc, #16]	; (8001580 <HAL_IncTick+0x24>)
 800156e:	6013      	str	r3, [r2, #0]
}
 8001570:	bf00      	nop
 8001572:	46bd      	mov	sp, r7
 8001574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001578:	4770      	bx	lr
 800157a:	bf00      	nop
 800157c:	20000008 	.word	0x20000008
 8001580:	2000094c 	.word	0x2000094c

08001584 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001584:	b480      	push	{r7}
 8001586:	af00      	add	r7, sp, #0
  return uwTick;
 8001588:	4b03      	ldr	r3, [pc, #12]	; (8001598 <HAL_GetTick+0x14>)
 800158a:	681b      	ldr	r3, [r3, #0]
}
 800158c:	4618      	mov	r0, r3
 800158e:	46bd      	mov	sp, r7
 8001590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001594:	4770      	bx	lr
 8001596:	bf00      	nop
 8001598:	2000094c 	.word	0x2000094c

0800159c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b084      	sub	sp, #16
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80015a4:	f7ff ffee 	bl	8001584 <HAL_GetTick>
 80015a8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80015b4:	d005      	beq.n	80015c2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80015b6:	4b0a      	ldr	r3, [pc, #40]	; (80015e0 <HAL_Delay+0x44>)
 80015b8:	781b      	ldrb	r3, [r3, #0]
 80015ba:	461a      	mov	r2, r3
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	4413      	add	r3, r2
 80015c0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80015c2:	bf00      	nop
 80015c4:	f7ff ffde 	bl	8001584 <HAL_GetTick>
 80015c8:	4602      	mov	r2, r0
 80015ca:	68bb      	ldr	r3, [r7, #8]
 80015cc:	1ad3      	subs	r3, r2, r3
 80015ce:	68fa      	ldr	r2, [r7, #12]
 80015d0:	429a      	cmp	r2, r3
 80015d2:	d8f7      	bhi.n	80015c4 <HAL_Delay+0x28>
  {
  }
}
 80015d4:	bf00      	nop
 80015d6:	bf00      	nop
 80015d8:	3710      	adds	r7, #16
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}
 80015de:	bf00      	nop
 80015e0:	20000008 	.word	0x20000008

080015e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015e4:	b480      	push	{r7}
 80015e6:	b085      	sub	sp, #20
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	f003 0307 	and.w	r3, r3, #7
 80015f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015f4:	4b0b      	ldr	r3, [pc, #44]	; (8001624 <__NVIC_SetPriorityGrouping+0x40>)
 80015f6:	68db      	ldr	r3, [r3, #12]
 80015f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015fa:	68ba      	ldr	r2, [r7, #8]
 80015fc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001600:	4013      	ands	r3, r2
 8001602:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001608:	68bb      	ldr	r3, [r7, #8]
 800160a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800160c:	4b06      	ldr	r3, [pc, #24]	; (8001628 <__NVIC_SetPriorityGrouping+0x44>)
 800160e:	4313      	orrs	r3, r2
 8001610:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001612:	4a04      	ldr	r2, [pc, #16]	; (8001624 <__NVIC_SetPriorityGrouping+0x40>)
 8001614:	68bb      	ldr	r3, [r7, #8]
 8001616:	60d3      	str	r3, [r2, #12]
}
 8001618:	bf00      	nop
 800161a:	3714      	adds	r7, #20
 800161c:	46bd      	mov	sp, r7
 800161e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001622:	4770      	bx	lr
 8001624:	e000ed00 	.word	0xe000ed00
 8001628:	05fa0000 	.word	0x05fa0000

0800162c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800162c:	b480      	push	{r7}
 800162e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001630:	4b04      	ldr	r3, [pc, #16]	; (8001644 <__NVIC_GetPriorityGrouping+0x18>)
 8001632:	68db      	ldr	r3, [r3, #12]
 8001634:	0a1b      	lsrs	r3, r3, #8
 8001636:	f003 0307 	and.w	r3, r3, #7
}
 800163a:	4618      	mov	r0, r3
 800163c:	46bd      	mov	sp, r7
 800163e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001642:	4770      	bx	lr
 8001644:	e000ed00 	.word	0xe000ed00

08001648 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001648:	b480      	push	{r7}
 800164a:	b083      	sub	sp, #12
 800164c:	af00      	add	r7, sp, #0
 800164e:	4603      	mov	r3, r0
 8001650:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001652:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001656:	2b00      	cmp	r3, #0
 8001658:	db0b      	blt.n	8001672 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800165a:	79fb      	ldrb	r3, [r7, #7]
 800165c:	f003 021f 	and.w	r2, r3, #31
 8001660:	4907      	ldr	r1, [pc, #28]	; (8001680 <__NVIC_EnableIRQ+0x38>)
 8001662:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001666:	095b      	lsrs	r3, r3, #5
 8001668:	2001      	movs	r0, #1
 800166a:	fa00 f202 	lsl.w	r2, r0, r2
 800166e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001672:	bf00      	nop
 8001674:	370c      	adds	r7, #12
 8001676:	46bd      	mov	sp, r7
 8001678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167c:	4770      	bx	lr
 800167e:	bf00      	nop
 8001680:	e000e100 	.word	0xe000e100

08001684 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001684:	b480      	push	{r7}
 8001686:	b083      	sub	sp, #12
 8001688:	af00      	add	r7, sp, #0
 800168a:	4603      	mov	r3, r0
 800168c:	6039      	str	r1, [r7, #0]
 800168e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001690:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001694:	2b00      	cmp	r3, #0
 8001696:	db0a      	blt.n	80016ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001698:	683b      	ldr	r3, [r7, #0]
 800169a:	b2da      	uxtb	r2, r3
 800169c:	490c      	ldr	r1, [pc, #48]	; (80016d0 <__NVIC_SetPriority+0x4c>)
 800169e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016a2:	0112      	lsls	r2, r2, #4
 80016a4:	b2d2      	uxtb	r2, r2
 80016a6:	440b      	add	r3, r1
 80016a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80016ac:	e00a      	b.n	80016c4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	b2da      	uxtb	r2, r3
 80016b2:	4908      	ldr	r1, [pc, #32]	; (80016d4 <__NVIC_SetPriority+0x50>)
 80016b4:	79fb      	ldrb	r3, [r7, #7]
 80016b6:	f003 030f 	and.w	r3, r3, #15
 80016ba:	3b04      	subs	r3, #4
 80016bc:	0112      	lsls	r2, r2, #4
 80016be:	b2d2      	uxtb	r2, r2
 80016c0:	440b      	add	r3, r1
 80016c2:	761a      	strb	r2, [r3, #24]
}
 80016c4:	bf00      	nop
 80016c6:	370c      	adds	r7, #12
 80016c8:	46bd      	mov	sp, r7
 80016ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ce:	4770      	bx	lr
 80016d0:	e000e100 	.word	0xe000e100
 80016d4:	e000ed00 	.word	0xe000ed00

080016d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016d8:	b480      	push	{r7}
 80016da:	b089      	sub	sp, #36	; 0x24
 80016dc:	af00      	add	r7, sp, #0
 80016de:	60f8      	str	r0, [r7, #12]
 80016e0:	60b9      	str	r1, [r7, #8]
 80016e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	f003 0307 	and.w	r3, r3, #7
 80016ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016ec:	69fb      	ldr	r3, [r7, #28]
 80016ee:	f1c3 0307 	rsb	r3, r3, #7
 80016f2:	2b04      	cmp	r3, #4
 80016f4:	bf28      	it	cs
 80016f6:	2304      	movcs	r3, #4
 80016f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016fa:	69fb      	ldr	r3, [r7, #28]
 80016fc:	3304      	adds	r3, #4
 80016fe:	2b06      	cmp	r3, #6
 8001700:	d902      	bls.n	8001708 <NVIC_EncodePriority+0x30>
 8001702:	69fb      	ldr	r3, [r7, #28]
 8001704:	3b03      	subs	r3, #3
 8001706:	e000      	b.n	800170a <NVIC_EncodePriority+0x32>
 8001708:	2300      	movs	r3, #0
 800170a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800170c:	f04f 32ff 	mov.w	r2, #4294967295
 8001710:	69bb      	ldr	r3, [r7, #24]
 8001712:	fa02 f303 	lsl.w	r3, r2, r3
 8001716:	43da      	mvns	r2, r3
 8001718:	68bb      	ldr	r3, [r7, #8]
 800171a:	401a      	ands	r2, r3
 800171c:	697b      	ldr	r3, [r7, #20]
 800171e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001720:	f04f 31ff 	mov.w	r1, #4294967295
 8001724:	697b      	ldr	r3, [r7, #20]
 8001726:	fa01 f303 	lsl.w	r3, r1, r3
 800172a:	43d9      	mvns	r1, r3
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001730:	4313      	orrs	r3, r2
         );
}
 8001732:	4618      	mov	r0, r3
 8001734:	3724      	adds	r7, #36	; 0x24
 8001736:	46bd      	mov	sp, r7
 8001738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173c:	4770      	bx	lr
	...

08001740 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b082      	sub	sp, #8
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	3b01      	subs	r3, #1
 800174c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001750:	d301      	bcc.n	8001756 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001752:	2301      	movs	r3, #1
 8001754:	e00f      	b.n	8001776 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001756:	4a0a      	ldr	r2, [pc, #40]	; (8001780 <SysTick_Config+0x40>)
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	3b01      	subs	r3, #1
 800175c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800175e:	210f      	movs	r1, #15
 8001760:	f04f 30ff 	mov.w	r0, #4294967295
 8001764:	f7ff ff8e 	bl	8001684 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001768:	4b05      	ldr	r3, [pc, #20]	; (8001780 <SysTick_Config+0x40>)
 800176a:	2200      	movs	r2, #0
 800176c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800176e:	4b04      	ldr	r3, [pc, #16]	; (8001780 <SysTick_Config+0x40>)
 8001770:	2207      	movs	r2, #7
 8001772:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001774:	2300      	movs	r3, #0
}
 8001776:	4618      	mov	r0, r3
 8001778:	3708      	adds	r7, #8
 800177a:	46bd      	mov	sp, r7
 800177c:	bd80      	pop	{r7, pc}
 800177e:	bf00      	nop
 8001780:	e000e010 	.word	0xe000e010

08001784 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b082      	sub	sp, #8
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800178c:	6878      	ldr	r0, [r7, #4]
 800178e:	f7ff ff29 	bl	80015e4 <__NVIC_SetPriorityGrouping>
}
 8001792:	bf00      	nop
 8001794:	3708      	adds	r7, #8
 8001796:	46bd      	mov	sp, r7
 8001798:	bd80      	pop	{r7, pc}

0800179a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800179a:	b580      	push	{r7, lr}
 800179c:	b086      	sub	sp, #24
 800179e:	af00      	add	r7, sp, #0
 80017a0:	4603      	mov	r3, r0
 80017a2:	60b9      	str	r1, [r7, #8]
 80017a4:	607a      	str	r2, [r7, #4]
 80017a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80017a8:	2300      	movs	r3, #0
 80017aa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80017ac:	f7ff ff3e 	bl	800162c <__NVIC_GetPriorityGrouping>
 80017b0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80017b2:	687a      	ldr	r2, [r7, #4]
 80017b4:	68b9      	ldr	r1, [r7, #8]
 80017b6:	6978      	ldr	r0, [r7, #20]
 80017b8:	f7ff ff8e 	bl	80016d8 <NVIC_EncodePriority>
 80017bc:	4602      	mov	r2, r0
 80017be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017c2:	4611      	mov	r1, r2
 80017c4:	4618      	mov	r0, r3
 80017c6:	f7ff ff5d 	bl	8001684 <__NVIC_SetPriority>
}
 80017ca:	bf00      	nop
 80017cc:	3718      	adds	r7, #24
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bd80      	pop	{r7, pc}

080017d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017d2:	b580      	push	{r7, lr}
 80017d4:	b082      	sub	sp, #8
 80017d6:	af00      	add	r7, sp, #0
 80017d8:	4603      	mov	r3, r0
 80017da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80017dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017e0:	4618      	mov	r0, r3
 80017e2:	f7ff ff31 	bl	8001648 <__NVIC_EnableIRQ>
}
 80017e6:	bf00      	nop
 80017e8:	3708      	adds	r7, #8
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}

080017ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80017ee:	b580      	push	{r7, lr}
 80017f0:	b082      	sub	sp, #8
 80017f2:	af00      	add	r7, sp, #0
 80017f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80017f6:	6878      	ldr	r0, [r7, #4]
 80017f8:	f7ff ffa2 	bl	8001740 <SysTick_Config>
 80017fc:	4603      	mov	r3, r0
}
 80017fe:	4618      	mov	r0, r3
 8001800:	3708      	adds	r7, #8
 8001802:	46bd      	mov	sp, r7
 8001804:	bd80      	pop	{r7, pc}
	...

08001808 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b086      	sub	sp, #24
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001810:	2300      	movs	r3, #0
 8001812:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001814:	f7ff feb6 	bl	8001584 <HAL_GetTick>
 8001818:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	2b00      	cmp	r3, #0
 800181e:	d101      	bne.n	8001824 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001820:	2301      	movs	r3, #1
 8001822:	e099      	b.n	8001958 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	2202      	movs	r2, #2
 8001828:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	2200      	movs	r2, #0
 8001830:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	681a      	ldr	r2, [r3, #0]
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	f022 0201 	bic.w	r2, r2, #1
 8001842:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001844:	e00f      	b.n	8001866 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001846:	f7ff fe9d 	bl	8001584 <HAL_GetTick>
 800184a:	4602      	mov	r2, r0
 800184c:	693b      	ldr	r3, [r7, #16]
 800184e:	1ad3      	subs	r3, r2, r3
 8001850:	2b05      	cmp	r3, #5
 8001852:	d908      	bls.n	8001866 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	2220      	movs	r2, #32
 8001858:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	2203      	movs	r2, #3
 800185e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001862:	2303      	movs	r3, #3
 8001864:	e078      	b.n	8001958 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	f003 0301 	and.w	r3, r3, #1
 8001870:	2b00      	cmp	r3, #0
 8001872:	d1e8      	bne.n	8001846 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800187c:	697a      	ldr	r2, [r7, #20]
 800187e:	4b38      	ldr	r3, [pc, #224]	; (8001960 <HAL_DMA_Init+0x158>)
 8001880:	4013      	ands	r3, r2
 8001882:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	685a      	ldr	r2, [r3, #4]
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	689b      	ldr	r3, [r3, #8]
 800188c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001892:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	691b      	ldr	r3, [r3, #16]
 8001898:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800189e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	699b      	ldr	r3, [r3, #24]
 80018a4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80018aa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	6a1b      	ldr	r3, [r3, #32]
 80018b0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80018b2:	697a      	ldr	r2, [r7, #20]
 80018b4:	4313      	orrs	r3, r2
 80018b6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018bc:	2b04      	cmp	r3, #4
 80018be:	d107      	bne.n	80018d0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018c8:	4313      	orrs	r3, r2
 80018ca:	697a      	ldr	r2, [r7, #20]
 80018cc:	4313      	orrs	r3, r2
 80018ce:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	697a      	ldr	r2, [r7, #20]
 80018d6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	695b      	ldr	r3, [r3, #20]
 80018de:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80018e0:	697b      	ldr	r3, [r7, #20]
 80018e2:	f023 0307 	bic.w	r3, r3, #7
 80018e6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018ec:	697a      	ldr	r2, [r7, #20]
 80018ee:	4313      	orrs	r3, r2
 80018f0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018f6:	2b04      	cmp	r3, #4
 80018f8:	d117      	bne.n	800192a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018fe:	697a      	ldr	r2, [r7, #20]
 8001900:	4313      	orrs	r3, r2
 8001902:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001908:	2b00      	cmp	r3, #0
 800190a:	d00e      	beq.n	800192a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800190c:	6878      	ldr	r0, [r7, #4]
 800190e:	f000 fa7b 	bl	8001e08 <DMA_CheckFifoParam>
 8001912:	4603      	mov	r3, r0
 8001914:	2b00      	cmp	r3, #0
 8001916:	d008      	beq.n	800192a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	2240      	movs	r2, #64	; 0x40
 800191c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	2201      	movs	r2, #1
 8001922:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001926:	2301      	movs	r3, #1
 8001928:	e016      	b.n	8001958 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	697a      	ldr	r2, [r7, #20]
 8001930:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001932:	6878      	ldr	r0, [r7, #4]
 8001934:	f000 fa32 	bl	8001d9c <DMA_CalcBaseAndBitshift>
 8001938:	4603      	mov	r3, r0
 800193a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001940:	223f      	movs	r2, #63	; 0x3f
 8001942:	409a      	lsls	r2, r3
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	2200      	movs	r2, #0
 800194c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	2201      	movs	r2, #1
 8001952:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001956:	2300      	movs	r3, #0
}
 8001958:	4618      	mov	r0, r3
 800195a:	3718      	adds	r7, #24
 800195c:	46bd      	mov	sp, r7
 800195e:	bd80      	pop	{r7, pc}
 8001960:	e010803f 	.word	0xe010803f

08001964 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b084      	sub	sp, #16
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001970:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001972:	f7ff fe07 	bl	8001584 <HAL_GetTick>
 8001976:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800197e:	b2db      	uxtb	r3, r3
 8001980:	2b02      	cmp	r3, #2
 8001982:	d008      	beq.n	8001996 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	2280      	movs	r2, #128	; 0x80
 8001988:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	2200      	movs	r2, #0
 800198e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001992:	2301      	movs	r3, #1
 8001994:	e052      	b.n	8001a3c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	681a      	ldr	r2, [r3, #0]
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	f022 0216 	bic.w	r2, r2, #22
 80019a4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	695a      	ldr	r2, [r3, #20]
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80019b4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d103      	bne.n	80019c6 <HAL_DMA_Abort+0x62>
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d007      	beq.n	80019d6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	681a      	ldr	r2, [r3, #0]
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	f022 0208 	bic.w	r2, r2, #8
 80019d4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	681a      	ldr	r2, [r3, #0]
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	f022 0201 	bic.w	r2, r2, #1
 80019e4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80019e6:	e013      	b.n	8001a10 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80019e8:	f7ff fdcc 	bl	8001584 <HAL_GetTick>
 80019ec:	4602      	mov	r2, r0
 80019ee:	68bb      	ldr	r3, [r7, #8]
 80019f0:	1ad3      	subs	r3, r2, r3
 80019f2:	2b05      	cmp	r3, #5
 80019f4:	d90c      	bls.n	8001a10 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	2220      	movs	r2, #32
 80019fa:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	2203      	movs	r2, #3
 8001a00:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	2200      	movs	r2, #0
 8001a08:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8001a0c:	2303      	movs	r3, #3
 8001a0e:	e015      	b.n	8001a3c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f003 0301 	and.w	r3, r3, #1
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d1e4      	bne.n	80019e8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a22:	223f      	movs	r2, #63	; 0x3f
 8001a24:	409a      	lsls	r2, r3
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	2201      	movs	r2, #1
 8001a2e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	2200      	movs	r2, #0
 8001a36:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 8001a3a:	2300      	movs	r3, #0
}
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	3710      	adds	r7, #16
 8001a40:	46bd      	mov	sp, r7
 8001a42:	bd80      	pop	{r7, pc}

08001a44 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001a44:	b480      	push	{r7}
 8001a46:	b083      	sub	sp, #12
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001a52:	b2db      	uxtb	r3, r3
 8001a54:	2b02      	cmp	r3, #2
 8001a56:	d004      	beq.n	8001a62 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	2280      	movs	r2, #128	; 0x80
 8001a5c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001a5e:	2301      	movs	r3, #1
 8001a60:	e00c      	b.n	8001a7c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	2205      	movs	r2, #5
 8001a66:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	681a      	ldr	r2, [r3, #0]
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f022 0201 	bic.w	r2, r2, #1
 8001a78:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001a7a:	2300      	movs	r3, #0
}
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	370c      	adds	r7, #12
 8001a80:	46bd      	mov	sp, r7
 8001a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a86:	4770      	bx	lr

08001a88 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b086      	sub	sp, #24
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8001a90:	2300      	movs	r3, #0
 8001a92:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8001a94:	4b8e      	ldr	r3, [pc, #568]	; (8001cd0 <HAL_DMA_IRQHandler+0x248>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	4a8e      	ldr	r2, [pc, #568]	; (8001cd4 <HAL_DMA_IRQHandler+0x24c>)
 8001a9a:	fba2 2303 	umull	r2, r3, r2, r3
 8001a9e:	0a9b      	lsrs	r3, r3, #10
 8001aa0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001aa6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001aa8:	693b      	ldr	r3, [r7, #16]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ab2:	2208      	movs	r2, #8
 8001ab4:	409a      	lsls	r2, r3
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	4013      	ands	r3, r2
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d01a      	beq.n	8001af4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f003 0304 	and.w	r3, r3, #4
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d013      	beq.n	8001af4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	681a      	ldr	r2, [r3, #0]
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	f022 0204 	bic.w	r2, r2, #4
 8001ada:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ae0:	2208      	movs	r2, #8
 8001ae2:	409a      	lsls	r2, r3
 8001ae4:	693b      	ldr	r3, [r7, #16]
 8001ae6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001aec:	f043 0201 	orr.w	r2, r3, #1
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001af8:	2201      	movs	r2, #1
 8001afa:	409a      	lsls	r2, r3
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	4013      	ands	r3, r2
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d012      	beq.n	8001b2a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	695b      	ldr	r3, [r3, #20]
 8001b0a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d00b      	beq.n	8001b2a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b16:	2201      	movs	r2, #1
 8001b18:	409a      	lsls	r2, r3
 8001b1a:	693b      	ldr	r3, [r7, #16]
 8001b1c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b22:	f043 0202 	orr.w	r2, r3, #2
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b2e:	2204      	movs	r2, #4
 8001b30:	409a      	lsls	r2, r3
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	4013      	ands	r3, r2
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d012      	beq.n	8001b60 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	f003 0302 	and.w	r3, r3, #2
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d00b      	beq.n	8001b60 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b4c:	2204      	movs	r2, #4
 8001b4e:	409a      	lsls	r2, r3
 8001b50:	693b      	ldr	r3, [r7, #16]
 8001b52:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b58:	f043 0204 	orr.w	r2, r3, #4
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b64:	2210      	movs	r2, #16
 8001b66:	409a      	lsls	r2, r3
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	4013      	ands	r3, r2
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d043      	beq.n	8001bf8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	f003 0308 	and.w	r3, r3, #8
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d03c      	beq.n	8001bf8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b82:	2210      	movs	r2, #16
 8001b84:	409a      	lsls	r2, r3
 8001b86:	693b      	ldr	r3, [r7, #16]
 8001b88:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d018      	beq.n	8001bca <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d108      	bne.n	8001bb8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d024      	beq.n	8001bf8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bb2:	6878      	ldr	r0, [r7, #4]
 8001bb4:	4798      	blx	r3
 8001bb6:	e01f      	b.n	8001bf8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d01b      	beq.n	8001bf8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001bc4:	6878      	ldr	r0, [r7, #4]
 8001bc6:	4798      	blx	r3
 8001bc8:	e016      	b.n	8001bf8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d107      	bne.n	8001be8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	681a      	ldr	r2, [r3, #0]
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	f022 0208 	bic.w	r2, r2, #8
 8001be6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d003      	beq.n	8001bf8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bf4:	6878      	ldr	r0, [r7, #4]
 8001bf6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bfc:	2220      	movs	r2, #32
 8001bfe:	409a      	lsls	r2, r3
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	4013      	ands	r3, r2
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	f000 808f 	beq.w	8001d28 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	f003 0310 	and.w	r3, r3, #16
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	f000 8087 	beq.w	8001d28 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c1e:	2220      	movs	r2, #32
 8001c20:	409a      	lsls	r2, r3
 8001c22:	693b      	ldr	r3, [r7, #16]
 8001c24:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001c2c:	b2db      	uxtb	r3, r3
 8001c2e:	2b05      	cmp	r3, #5
 8001c30:	d136      	bne.n	8001ca0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	681a      	ldr	r2, [r3, #0]
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	f022 0216 	bic.w	r2, r2, #22
 8001c40:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	695a      	ldr	r2, [r3, #20]
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001c50:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d103      	bne.n	8001c62 <HAL_DMA_IRQHandler+0x1da>
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d007      	beq.n	8001c72 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	681a      	ldr	r2, [r3, #0]
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	f022 0208 	bic.w	r2, r2, #8
 8001c70:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c76:	223f      	movs	r2, #63	; 0x3f
 8001c78:	409a      	lsls	r2, r3
 8001c7a:	693b      	ldr	r3, [r7, #16]
 8001c7c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	2201      	movs	r2, #1
 8001c82:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	2200      	movs	r2, #0
 8001c8a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d07e      	beq.n	8001d94 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001c9a:	6878      	ldr	r0, [r7, #4]
 8001c9c:	4798      	blx	r3
        }
        return;
 8001c9e:	e079      	b.n	8001d94 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d01d      	beq.n	8001cea <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d10d      	bne.n	8001cd8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d031      	beq.n	8001d28 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cc8:	6878      	ldr	r0, [r7, #4]
 8001cca:	4798      	blx	r3
 8001ccc:	e02c      	b.n	8001d28 <HAL_DMA_IRQHandler+0x2a0>
 8001cce:	bf00      	nop
 8001cd0:	20000000 	.word	0x20000000
 8001cd4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d023      	beq.n	8001d28 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ce4:	6878      	ldr	r0, [r7, #4]
 8001ce6:	4798      	blx	r3
 8001ce8:	e01e      	b.n	8001d28 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d10f      	bne.n	8001d18 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	681a      	ldr	r2, [r3, #0]
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	f022 0210 	bic.w	r2, r2, #16
 8001d06:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	2201      	movs	r2, #1
 8001d0c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	2200      	movs	r2, #0
 8001d14:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d003      	beq.n	8001d28 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d24:	6878      	ldr	r0, [r7, #4]
 8001d26:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d032      	beq.n	8001d96 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d34:	f003 0301 	and.w	r3, r3, #1
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d022      	beq.n	8001d82 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	2205      	movs	r2, #5
 8001d40:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	681a      	ldr	r2, [r3, #0]
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f022 0201 	bic.w	r2, r2, #1
 8001d52:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001d54:	68bb      	ldr	r3, [r7, #8]
 8001d56:	3301      	adds	r3, #1
 8001d58:	60bb      	str	r3, [r7, #8]
 8001d5a:	697a      	ldr	r2, [r7, #20]
 8001d5c:	429a      	cmp	r2, r3
 8001d5e:	d307      	bcc.n	8001d70 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f003 0301 	and.w	r3, r3, #1
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d1f2      	bne.n	8001d54 <HAL_DMA_IRQHandler+0x2cc>
 8001d6e:	e000      	b.n	8001d72 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8001d70:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	2201      	movs	r2, #1
 8001d76:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d005      	beq.n	8001d96 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d8e:	6878      	ldr	r0, [r7, #4]
 8001d90:	4798      	blx	r3
 8001d92:	e000      	b.n	8001d96 <HAL_DMA_IRQHandler+0x30e>
        return;
 8001d94:	bf00      	nop
    }
  }
}
 8001d96:	3718      	adds	r7, #24
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	bd80      	pop	{r7, pc}

08001d9c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	b085      	sub	sp, #20
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	b2db      	uxtb	r3, r3
 8001daa:	3b10      	subs	r3, #16
 8001dac:	4a13      	ldr	r2, [pc, #76]	; (8001dfc <DMA_CalcBaseAndBitshift+0x60>)
 8001dae:	fba2 2303 	umull	r2, r3, r2, r3
 8001db2:	091b      	lsrs	r3, r3, #4
 8001db4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001db6:	4a12      	ldr	r2, [pc, #72]	; (8001e00 <DMA_CalcBaseAndBitshift+0x64>)
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	4413      	add	r3, r2
 8001dbc:	781b      	ldrb	r3, [r3, #0]
 8001dbe:	461a      	mov	r2, r3
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	2b03      	cmp	r3, #3
 8001dc8:	d908      	bls.n	8001ddc <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	461a      	mov	r2, r3
 8001dd0:	4b0c      	ldr	r3, [pc, #48]	; (8001e04 <DMA_CalcBaseAndBitshift+0x68>)
 8001dd2:	4013      	ands	r3, r2
 8001dd4:	1d1a      	adds	r2, r3, #4
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	659a      	str	r2, [r3, #88]	; 0x58
 8001dda:	e006      	b.n	8001dea <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	461a      	mov	r2, r3
 8001de2:	4b08      	ldr	r3, [pc, #32]	; (8001e04 <DMA_CalcBaseAndBitshift+0x68>)
 8001de4:	4013      	ands	r3, r2
 8001de6:	687a      	ldr	r2, [r7, #4]
 8001de8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8001dee:	4618      	mov	r0, r3
 8001df0:	3714      	adds	r7, #20
 8001df2:	46bd      	mov	sp, r7
 8001df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df8:	4770      	bx	lr
 8001dfa:	bf00      	nop
 8001dfc:	aaaaaaab 	.word	0xaaaaaaab
 8001e00:	08006d70 	.word	0x08006d70
 8001e04:	fffffc00 	.word	0xfffffc00

08001e08 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001e08:	b480      	push	{r7}
 8001e0a:	b085      	sub	sp, #20
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001e10:	2300      	movs	r3, #0
 8001e12:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e18:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	699b      	ldr	r3, [r3, #24]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d11f      	bne.n	8001e62 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001e22:	68bb      	ldr	r3, [r7, #8]
 8001e24:	2b03      	cmp	r3, #3
 8001e26:	d856      	bhi.n	8001ed6 <DMA_CheckFifoParam+0xce>
 8001e28:	a201      	add	r2, pc, #4	; (adr r2, 8001e30 <DMA_CheckFifoParam+0x28>)
 8001e2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e2e:	bf00      	nop
 8001e30:	08001e41 	.word	0x08001e41
 8001e34:	08001e53 	.word	0x08001e53
 8001e38:	08001e41 	.word	0x08001e41
 8001e3c:	08001ed7 	.word	0x08001ed7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e44:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d046      	beq.n	8001eda <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001e4c:	2301      	movs	r3, #1
 8001e4e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001e50:	e043      	b.n	8001eda <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e56:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001e5a:	d140      	bne.n	8001ede <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001e5c:	2301      	movs	r3, #1
 8001e5e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001e60:	e03d      	b.n	8001ede <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	699b      	ldr	r3, [r3, #24]
 8001e66:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001e6a:	d121      	bne.n	8001eb0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001e6c:	68bb      	ldr	r3, [r7, #8]
 8001e6e:	2b03      	cmp	r3, #3
 8001e70:	d837      	bhi.n	8001ee2 <DMA_CheckFifoParam+0xda>
 8001e72:	a201      	add	r2, pc, #4	; (adr r2, 8001e78 <DMA_CheckFifoParam+0x70>)
 8001e74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e78:	08001e89 	.word	0x08001e89
 8001e7c:	08001e8f 	.word	0x08001e8f
 8001e80:	08001e89 	.word	0x08001e89
 8001e84:	08001ea1 	.word	0x08001ea1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001e88:	2301      	movs	r3, #1
 8001e8a:	73fb      	strb	r3, [r7, #15]
      break;
 8001e8c:	e030      	b.n	8001ef0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e92:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d025      	beq.n	8001ee6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8001e9a:	2301      	movs	r3, #1
 8001e9c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001e9e:	e022      	b.n	8001ee6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ea4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001ea8:	d11f      	bne.n	8001eea <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8001eaa:	2301      	movs	r3, #1
 8001eac:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001eae:	e01c      	b.n	8001eea <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001eb0:	68bb      	ldr	r3, [r7, #8]
 8001eb2:	2b02      	cmp	r3, #2
 8001eb4:	d903      	bls.n	8001ebe <DMA_CheckFifoParam+0xb6>
 8001eb6:	68bb      	ldr	r3, [r7, #8]
 8001eb8:	2b03      	cmp	r3, #3
 8001eba:	d003      	beq.n	8001ec4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001ebc:	e018      	b.n	8001ef0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8001ebe:	2301      	movs	r3, #1
 8001ec0:	73fb      	strb	r3, [r7, #15]
      break;
 8001ec2:	e015      	b.n	8001ef0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ec8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d00e      	beq.n	8001eee <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8001ed0:	2301      	movs	r3, #1
 8001ed2:	73fb      	strb	r3, [r7, #15]
      break;
 8001ed4:	e00b      	b.n	8001eee <DMA_CheckFifoParam+0xe6>
      break;
 8001ed6:	bf00      	nop
 8001ed8:	e00a      	b.n	8001ef0 <DMA_CheckFifoParam+0xe8>
      break;
 8001eda:	bf00      	nop
 8001edc:	e008      	b.n	8001ef0 <DMA_CheckFifoParam+0xe8>
      break;
 8001ede:	bf00      	nop
 8001ee0:	e006      	b.n	8001ef0 <DMA_CheckFifoParam+0xe8>
      break;
 8001ee2:	bf00      	nop
 8001ee4:	e004      	b.n	8001ef0 <DMA_CheckFifoParam+0xe8>
      break;
 8001ee6:	bf00      	nop
 8001ee8:	e002      	b.n	8001ef0 <DMA_CheckFifoParam+0xe8>
      break;   
 8001eea:	bf00      	nop
 8001eec:	e000      	b.n	8001ef0 <DMA_CheckFifoParam+0xe8>
      break;
 8001eee:	bf00      	nop
    }
  } 
  
  return status; 
 8001ef0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	3714      	adds	r7, #20
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efc:	4770      	bx	lr
 8001efe:	bf00      	nop

08001f00 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b084      	sub	sp, #16
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d101      	bne.n	8001f12 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8001f0e:	2301      	movs	r3, #1
 8001f10:	e06a      	b.n	8001fe8 <HAL_ETH_Init+0xe8>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d106      	bne.n	8001f2a <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	2223      	movs	r2, #35	; 0x23
 8001f20:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8001f24:	6878      	ldr	r0, [r7, #4]
 8001f26:	f7fe ff4d 	bl	8000dc4 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f2a:	4b31      	ldr	r3, [pc, #196]	; (8001ff0 <HAL_ETH_Init+0xf0>)
 8001f2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f2e:	4a30      	ldr	r2, [pc, #192]	; (8001ff0 <HAL_ETH_Init+0xf0>)
 8001f30:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f34:	6453      	str	r3, [r2, #68]	; 0x44
 8001f36:	4b2e      	ldr	r3, [pc, #184]	; (8001ff0 <HAL_ETH_Init+0xf0>)
 8001f38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f3a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f3e:	60bb      	str	r3, [r7, #8]
 8001f40:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8001f42:	4b2c      	ldr	r3, [pc, #176]	; (8001ff4 <HAL_ETH_Init+0xf4>)
 8001f44:	685b      	ldr	r3, [r3, #4]
 8001f46:	4a2b      	ldr	r2, [pc, #172]	; (8001ff4 <HAL_ETH_Init+0xf4>)
 8001f48:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8001f4c:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8001f4e:	4b29      	ldr	r3, [pc, #164]	; (8001ff4 <HAL_ETH_Init+0xf4>)
 8001f50:	685a      	ldr	r2, [r3, #4]
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	689b      	ldr	r3, [r3, #8]
 8001f56:	4927      	ldr	r1, [pc, #156]	; (8001ff4 <HAL_ETH_Init+0xf4>)
 8001f58:	4313      	orrs	r3, r2
 8001f5a:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8001f5c:	4b25      	ldr	r3, [pc, #148]	; (8001ff4 <HAL_ETH_Init+0xf4>)
 8001f5e:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	687a      	ldr	r2, [r7, #4]
 8001f6c:	6812      	ldr	r2, [r2, #0]
 8001f6e:	f043 0301 	orr.w	r3, r3, #1
 8001f72:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001f76:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001f78:	f7ff fb04 	bl	8001584 <HAL_GetTick>
 8001f7c:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8001f7e:	e011      	b.n	8001fa4 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8001f80:	f7ff fb00 	bl	8001584 <HAL_GetTick>
 8001f84:	4602      	mov	r2, r0
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	1ad3      	subs	r3, r2, r3
 8001f8a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001f8e:	d909      	bls.n	8001fa4 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	2204      	movs	r2, #4
 8001f94:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	22e0      	movs	r2, #224	; 0xe0
 8001f9c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 8001fa0:	2301      	movs	r3, #1
 8001fa2:	e021      	b.n	8001fe8 <HAL_ETH_Init+0xe8>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f003 0301 	and.w	r3, r3, #1
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d1e4      	bne.n	8001f80 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8001fb6:	6878      	ldr	r0, [r7, #4]
 8001fb8:	f000 f958 	bl	800226c <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8001fbc:	6878      	ldr	r0, [r7, #4]
 8001fbe:	f000 f9ff 	bl	80023c0 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8001fc2:	6878      	ldr	r0, [r7, #4]
 8001fc4:	f000 fa55 	bl	8002472 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	685b      	ldr	r3, [r3, #4]
 8001fcc:	461a      	mov	r2, r3
 8001fce:	2100      	movs	r1, #0
 8001fd0:	6878      	ldr	r0, [r7, #4]
 8001fd2:	f000 f9bd 	bl	8002350 <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	2200      	movs	r2, #0
 8001fda:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	2210      	movs	r2, #16
 8001fe2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8001fe6:	2300      	movs	r3, #0
}
 8001fe8:	4618      	mov	r0, r3
 8001fea:	3710      	adds	r7, #16
 8001fec:	46bd      	mov	sp, r7
 8001fee:	bd80      	pop	{r7, pc}
 8001ff0:	40023800 	.word	0x40023800
 8001ff4:	40013800 	.word	0x40013800

08001ff8 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b084      	sub	sp, #16
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
 8002000:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 800200a:	68fa      	ldr	r2, [r7, #12]
 800200c:	4b51      	ldr	r3, [pc, #324]	; (8002154 <ETH_SetMACConfig+0x15c>)
 800200e:	4013      	ands	r3, r2
 8002010:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002012:	683b      	ldr	r3, [r7, #0]
 8002014:	7c1b      	ldrb	r3, [r3, #16]
 8002016:	2b00      	cmp	r3, #0
 8002018:	d102      	bne.n	8002020 <ETH_SetMACConfig+0x28>
 800201a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800201e:	e000      	b.n	8002022 <ETH_SetMACConfig+0x2a>
 8002020:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8002022:	683b      	ldr	r3, [r7, #0]
 8002024:	7c5b      	ldrb	r3, [r3, #17]
 8002026:	2b00      	cmp	r3, #0
 8002028:	d102      	bne.n	8002030 <ETH_SetMACConfig+0x38>
 800202a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800202e:	e000      	b.n	8002032 <ETH_SetMACConfig+0x3a>
 8002030:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002032:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8002038:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800203a:	683b      	ldr	r3, [r7, #0]
 800203c:	7fdb      	ldrb	r3, [r3, #31]
 800203e:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8002040:	431a      	orrs	r2, r3
                        macconf->Speed |
 8002042:	683b      	ldr	r3, [r7, #0]
 8002044:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8002046:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8002048:	683a      	ldr	r2, [r7, #0]
 800204a:	7f92      	ldrb	r2, [r2, #30]
 800204c:	2a00      	cmp	r2, #0
 800204e:	d102      	bne.n	8002056 <ETH_SetMACConfig+0x5e>
 8002050:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002054:	e000      	b.n	8002058 <ETH_SetMACConfig+0x60>
 8002056:	2200      	movs	r2, #0
                        macconf->Speed |
 8002058:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800205a:	683b      	ldr	r3, [r7, #0]
 800205c:	7f1b      	ldrb	r3, [r3, #28]
 800205e:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8002060:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8002062:	683b      	ldr	r3, [r7, #0]
 8002064:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8002066:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	791b      	ldrb	r3, [r3, #4]
 800206c:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 800206e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8002070:	683a      	ldr	r2, [r7, #0]
 8002072:	f892 2020 	ldrb.w	r2, [r2, #32]
 8002076:	2a00      	cmp	r2, #0
 8002078:	d102      	bne.n	8002080 <ETH_SetMACConfig+0x88>
 800207a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800207e:	e000      	b.n	8002082 <ETH_SetMACConfig+0x8a>
 8002080:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8002082:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	7bdb      	ldrb	r3, [r3, #15]
 8002088:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 800208a:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8002090:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002098:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800209a:	4313      	orrs	r3, r2
 800209c:	68fa      	ldr	r2, [r7, #12]
 800209e:	4313      	orrs	r3, r2
 80020a0:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	68fa      	ldr	r2, [r7, #12]
 80020a8:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80020b2:	2001      	movs	r0, #1
 80020b4:	f7ff fa72 	bl	800159c <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	68fa      	ldr	r2, [r7, #12]
 80020be:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	699b      	ldr	r3, [r3, #24]
 80020c6:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 80020c8:	68fa      	ldr	r2, [r7, #12]
 80020ca:	f64f 7341 	movw	r3, #65345	; 0xff41
 80020ce:	4013      	ands	r3, r2
 80020d0:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80020d2:	683b      	ldr	r3, [r7, #0]
 80020d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80020d6:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80020d8:	683a      	ldr	r2, [r7, #0]
 80020da:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 80020de:	2a00      	cmp	r2, #0
 80020e0:	d101      	bne.n	80020e6 <ETH_SetMACConfig+0xee>
 80020e2:	2280      	movs	r2, #128	; 0x80
 80020e4:	e000      	b.n	80020e8 <ETH_SetMACConfig+0xf0>
 80020e6:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80020e8:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80020ee:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80020f0:	683a      	ldr	r2, [r7, #0]
 80020f2:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 80020f6:	2a01      	cmp	r2, #1
 80020f8:	d101      	bne.n	80020fe <ETH_SetMACConfig+0x106>
 80020fa:	2208      	movs	r2, #8
 80020fc:	e000      	b.n	8002100 <ETH_SetMACConfig+0x108>
 80020fe:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8002100:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8002102:	683a      	ldr	r2, [r7, #0]
 8002104:	f892 2056 	ldrb.w	r2, [r2, #86]	; 0x56
 8002108:	2a01      	cmp	r2, #1
 800210a:	d101      	bne.n	8002110 <ETH_SetMACConfig+0x118>
 800210c:	2204      	movs	r2, #4
 800210e:	e000      	b.n	8002112 <ETH_SetMACConfig+0x11a>
 8002110:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8002112:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8002114:	683a      	ldr	r2, [r7, #0]
 8002116:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 800211a:	2a01      	cmp	r2, #1
 800211c:	d101      	bne.n	8002122 <ETH_SetMACConfig+0x12a>
 800211e:	2202      	movs	r2, #2
 8002120:	e000      	b.n	8002124 <ETH_SetMACConfig+0x12c>
 8002122:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002124:	4313      	orrs	r3, r2
 8002126:	68fa      	ldr	r2, [r7, #12]
 8002128:	4313      	orrs	r3, r2
 800212a:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	68fa      	ldr	r2, [r7, #12]
 8002132:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	699b      	ldr	r3, [r3, #24]
 800213a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800213c:	2001      	movs	r0, #1
 800213e:	f7ff fa2d 	bl	800159c <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	68fa      	ldr	r2, [r7, #12]
 8002148:	619a      	str	r2, [r3, #24]
}
 800214a:	bf00      	nop
 800214c:	3710      	adds	r7, #16
 800214e:	46bd      	mov	sp, r7
 8002150:	bd80      	pop	{r7, pc}
 8002152:	bf00      	nop
 8002154:	ff20810f 	.word	0xff20810f

08002158 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	b084      	sub	sp, #16
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
 8002160:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800216a:	699b      	ldr	r3, [r3, #24]
 800216c:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 800216e:	68fa      	ldr	r2, [r7, #12]
 8002170:	4b3d      	ldr	r3, [pc, #244]	; (8002268 <ETH_SetDMAConfig+0x110>)
 8002172:	4013      	ands	r3, r2
 8002174:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002176:	683b      	ldr	r3, [r7, #0]
 8002178:	7b1b      	ldrb	r3, [r3, #12]
 800217a:	2b00      	cmp	r3, #0
 800217c:	d102      	bne.n	8002184 <ETH_SetDMAConfig+0x2c>
 800217e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8002182:	e000      	b.n	8002186 <ETH_SetDMAConfig+0x2e>
 8002184:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	7b5b      	ldrb	r3, [r3, #13]
 800218a:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800218c:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 800218e:	683a      	ldr	r2, [r7, #0]
 8002190:	7f52      	ldrb	r2, [r2, #29]
 8002192:	2a00      	cmp	r2, #0
 8002194:	d102      	bne.n	800219c <ETH_SetDMAConfig+0x44>
 8002196:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800219a:	e000      	b.n	800219e <ETH_SetDMAConfig+0x46>
 800219c:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800219e:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	7b9b      	ldrb	r3, [r3, #14]
 80021a4:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80021a6:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 80021a8:	683b      	ldr	r3, [r7, #0]
 80021aa:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80021ac:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80021ae:	683b      	ldr	r3, [r7, #0]
 80021b0:	7f1b      	ldrb	r3, [r3, #28]
 80021b2:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 80021b4:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80021b6:	683b      	ldr	r3, [r7, #0]
 80021b8:	7f9b      	ldrb	r3, [r3, #30]
 80021ba:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80021bc:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 80021be:	683b      	ldr	r3, [r7, #0]
 80021c0:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80021c2:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80021ca:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80021cc:	4313      	orrs	r3, r2
 80021ce:	68fa      	ldr	r2, [r7, #12]
 80021d0:	4313      	orrs	r3, r2
 80021d2:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80021dc:	461a      	mov	r2, r3
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80021ea:	699b      	ldr	r3, [r3, #24]
 80021ec:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80021ee:	2001      	movs	r0, #1
 80021f0:	f7ff f9d4 	bl	800159c <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80021fc:	461a      	mov	r2, r3
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002202:	683b      	ldr	r3, [r7, #0]
 8002204:	791b      	ldrb	r3, [r3, #4]
 8002206:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800220c:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 800220e:	683b      	ldr	r3, [r7, #0]
 8002210:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8002212:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8002214:	683b      	ldr	r3, [r7, #0]
 8002216:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8002218:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800221a:	683b      	ldr	r3, [r7, #0]
 800221c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002220:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8002222:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002228:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800222a:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8002230:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002232:	687a      	ldr	r2, [r7, #4]
 8002234:	6812      	ldr	r2, [r2, #0]
 8002236:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800223a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800223e:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800224c:	2001      	movs	r0, #1
 800224e:	f7ff f9a5 	bl	800159c <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800225a:	461a      	mov	r2, r3
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	6013      	str	r3, [r2, #0]
}
 8002260:	bf00      	nop
 8002262:	3710      	adds	r7, #16
 8002264:	46bd      	mov	sp, r7
 8002266:	bd80      	pop	{r7, pc}
 8002268:	f8de3f23 	.word	0xf8de3f23

0800226c <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b0a6      	sub	sp, #152	; 0x98
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8002274:	2301      	movs	r3, #1
 8002276:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  macDefaultConf.Jabber = ENABLE;
 800227a:	2301      	movs	r3, #1
 800227c:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8002280:	2300      	movs	r3, #0
 8002282:	63fb      	str	r3, [r7, #60]	; 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8002284:	2300      	movs	r3, #0
 8002286:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 800228a:	2301      	movs	r3, #1
 800228c:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8002290:	2300      	movs	r3, #0
 8002292:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 8002296:	2301      	movs	r3, #1
 8002298:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 800229c:	2300      	movs	r3, #0
 800229e:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 80022a2:	2300      	movs	r3, #0
 80022a4:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80022a8:	2300      	movs	r3, #0
 80022aa:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 80022ac:	2300      	movs	r3, #0
 80022ae:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.PauseTime = 0x0U;
 80022b2:	2300      	movs	r3, #0
 80022b4:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 80022b6:	2300      	movs	r3, #0
 80022b8:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 80022bc:	2300      	movs	r3, #0
 80022be:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 80022c2:	2300      	movs	r3, #0
 80022c4:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 80022c8:	2300      	movs	r3, #0
 80022ca:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 80022ce:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80022d2:	64bb      	str	r3, [r7, #72]	; 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 80022d4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80022d8:	64fb      	str	r3, [r7, #76]	; 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80022da:	2300      	movs	r3, #0
 80022dc:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80022e0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80022e4:	4619      	mov	r1, r3
 80022e6:	6878      	ldr	r0, [r7, #4]
 80022e8:	f7ff fe86 	bl	8001ff8 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 80022ec:	2301      	movs	r3, #1
 80022ee:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 80022f0:	2301      	movs	r3, #1
 80022f2:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 80022f4:	2301      	movs	r3, #1
 80022f6:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 80022fa:	2301      	movs	r3, #1
 80022fc:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 80022fe:	2300      	movs	r3, #0
 8002300:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8002302:	2300      	movs	r3, #0
 8002304:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8002308:	2300      	movs	r3, #0
 800230a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 800230e:	2300      	movs	r3, #0
 8002310:	62bb      	str	r3, [r7, #40]	; 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8002312:	2301      	movs	r3, #1
 8002314:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8002318:	2301      	movs	r3, #1
 800231a:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 800231c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002320:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8002322:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002326:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8002328:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800232c:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 800232e:	2301      	movs	r3, #1
 8002330:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8002334:	2300      	movs	r3, #0
 8002336:	633b      	str	r3, [r7, #48]	; 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8002338:	2300      	movs	r3, #0
 800233a:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 800233c:	f107 0308 	add.w	r3, r7, #8
 8002340:	4619      	mov	r1, r3
 8002342:	6878      	ldr	r0, [r7, #4]
 8002344:	f7ff ff08 	bl	8002158 <ETH_SetDMAConfig>
}
 8002348:	bf00      	nop
 800234a:	3798      	adds	r7, #152	; 0x98
 800234c:	46bd      	mov	sp, r7
 800234e:	bd80      	pop	{r7, pc}

08002350 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8002350:	b480      	push	{r7}
 8002352:	b087      	sub	sp, #28
 8002354:	af00      	add	r7, sp, #0
 8002356:	60f8      	str	r0, [r7, #12]
 8002358:	60b9      	str	r1, [r7, #8]
 800235a:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	3305      	adds	r3, #5
 8002360:	781b      	ldrb	r3, [r3, #0]
 8002362:	021b      	lsls	r3, r3, #8
 8002364:	687a      	ldr	r2, [r7, #4]
 8002366:	3204      	adds	r2, #4
 8002368:	7812      	ldrb	r2, [r2, #0]
 800236a:	4313      	orrs	r3, r2
 800236c:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 800236e:	68ba      	ldr	r2, [r7, #8]
 8002370:	4b11      	ldr	r3, [pc, #68]	; (80023b8 <ETH_MACAddressConfig+0x68>)
 8002372:	4413      	add	r3, r2
 8002374:	461a      	mov	r2, r3
 8002376:	697b      	ldr	r3, [r7, #20]
 8002378:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	3303      	adds	r3, #3
 800237e:	781b      	ldrb	r3, [r3, #0]
 8002380:	061a      	lsls	r2, r3, #24
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	3302      	adds	r3, #2
 8002386:	781b      	ldrb	r3, [r3, #0]
 8002388:	041b      	lsls	r3, r3, #16
 800238a:	431a      	orrs	r2, r3
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	3301      	adds	r3, #1
 8002390:	781b      	ldrb	r3, [r3, #0]
 8002392:	021b      	lsls	r3, r3, #8
 8002394:	4313      	orrs	r3, r2
 8002396:	687a      	ldr	r2, [r7, #4]
 8002398:	7812      	ldrb	r2, [r2, #0]
 800239a:	4313      	orrs	r3, r2
 800239c:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 800239e:	68ba      	ldr	r2, [r7, #8]
 80023a0:	4b06      	ldr	r3, [pc, #24]	; (80023bc <ETH_MACAddressConfig+0x6c>)
 80023a2:	4413      	add	r3, r2
 80023a4:	461a      	mov	r2, r3
 80023a6:	697b      	ldr	r3, [r7, #20]
 80023a8:	6013      	str	r3, [r2, #0]
}
 80023aa:	bf00      	nop
 80023ac:	371c      	adds	r7, #28
 80023ae:	46bd      	mov	sp, r7
 80023b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b4:	4770      	bx	lr
 80023b6:	bf00      	nop
 80023b8:	40028040 	.word	0x40028040
 80023bc:	40028044 	.word	0x40028044

080023c0 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 80023c0:	b480      	push	{r7}
 80023c2:	b085      	sub	sp, #20
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80023c8:	2300      	movs	r3, #0
 80023ca:	60fb      	str	r3, [r7, #12]
 80023cc:	e03e      	b.n	800244c <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	68d9      	ldr	r1, [r3, #12]
 80023d2:	68fa      	ldr	r2, [r7, #12]
 80023d4:	4613      	mov	r3, r2
 80023d6:	009b      	lsls	r3, r3, #2
 80023d8:	4413      	add	r3, r2
 80023da:	00db      	lsls	r3, r3, #3
 80023dc:	440b      	add	r3, r1
 80023de:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 80023e0:	68bb      	ldr	r3, [r7, #8]
 80023e2:	2200      	movs	r2, #0
 80023e4:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 80023e6:	68bb      	ldr	r3, [r7, #8]
 80023e8:	2200      	movs	r2, #0
 80023ea:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 80023ec:	68bb      	ldr	r3, [r7, #8]
 80023ee:	2200      	movs	r2, #0
 80023f0:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 80023f2:	68bb      	ldr	r3, [r7, #8]
 80023f4:	2200      	movs	r2, #0
 80023f6:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 80023f8:	68b9      	ldr	r1, [r7, #8]
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	68fa      	ldr	r2, [r7, #12]
 80023fe:	3206      	adds	r2, #6
 8002400:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8002404:	68bb      	ldr	r3, [r7, #8]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800240c:	68bb      	ldr	r3, [r7, #8]
 800240e:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	2b02      	cmp	r3, #2
 8002414:	d80c      	bhi.n	8002430 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	68d9      	ldr	r1, [r3, #12]
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	1c5a      	adds	r2, r3, #1
 800241e:	4613      	mov	r3, r2
 8002420:	009b      	lsls	r3, r3, #2
 8002422:	4413      	add	r3, r2
 8002424:	00db      	lsls	r3, r3, #3
 8002426:	440b      	add	r3, r1
 8002428:	461a      	mov	r2, r3
 800242a:	68bb      	ldr	r3, [r7, #8]
 800242c:	60da      	str	r2, [r3, #12]
 800242e:	e004      	b.n	800243a <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	68db      	ldr	r3, [r3, #12]
 8002434:	461a      	mov	r2, r3
 8002436:	68bb      	ldr	r3, [r7, #8]
 8002438:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 800243a:	68bb      	ldr	r3, [r7, #8]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 8002442:	68bb      	ldr	r3, [r7, #8]
 8002444:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	3301      	adds	r3, #1
 800244a:	60fb      	str	r3, [r7, #12]
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	2b03      	cmp	r3, #3
 8002450:	d9bd      	bls.n	80023ce <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	2200      	movs	r2, #0
 8002456:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	68da      	ldr	r2, [r3, #12]
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002464:	611a      	str	r2, [r3, #16]
}
 8002466:	bf00      	nop
 8002468:	3714      	adds	r7, #20
 800246a:	46bd      	mov	sp, r7
 800246c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002470:	4770      	bx	lr

08002472 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8002472:	b480      	push	{r7}
 8002474:	b085      	sub	sp, #20
 8002476:	af00      	add	r7, sp, #0
 8002478:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 800247a:	2300      	movs	r3, #0
 800247c:	60fb      	str	r3, [r7, #12]
 800247e:	e046      	b.n	800250e <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	6919      	ldr	r1, [r3, #16]
 8002484:	68fa      	ldr	r2, [r7, #12]
 8002486:	4613      	mov	r3, r2
 8002488:	009b      	lsls	r3, r3, #2
 800248a:	4413      	add	r3, r2
 800248c:	00db      	lsls	r3, r3, #3
 800248e:	440b      	add	r3, r1
 8002490:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8002492:	68bb      	ldr	r3, [r7, #8]
 8002494:	2200      	movs	r2, #0
 8002496:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8002498:	68bb      	ldr	r3, [r7, #8]
 800249a:	2200      	movs	r2, #0
 800249c:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 800249e:	68bb      	ldr	r3, [r7, #8]
 80024a0:	2200      	movs	r2, #0
 80024a2:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 80024a4:	68bb      	ldr	r3, [r7, #8]
 80024a6:	2200      	movs	r2, #0
 80024a8:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 80024aa:	68bb      	ldr	r3, [r7, #8]
 80024ac:	2200      	movs	r2, #0
 80024ae:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 80024b0:	68bb      	ldr	r3, [r7, #8]
 80024b2:	2200      	movs	r2, #0
 80024b4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 80024b6:	68bb      	ldr	r3, [r7, #8]
 80024b8:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80024bc:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 80024be:	68bb      	ldr	r3, [r7, #8]
 80024c0:	f244 52f4 	movw	r2, #17908	; 0x45f4
 80024c4:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 80024c6:	68bb      	ldr	r3, [r7, #8]
 80024c8:	685b      	ldr	r3, [r3, #4]
 80024ca:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80024ce:	68bb      	ldr	r3, [r7, #8]
 80024d0:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 80024d2:	68b9      	ldr	r1, [r7, #8]
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	68fa      	ldr	r2, [r7, #12]
 80024d8:	3212      	adds	r2, #18
 80024da:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	2b02      	cmp	r3, #2
 80024e2:	d80c      	bhi.n	80024fe <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	6919      	ldr	r1, [r3, #16]
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	1c5a      	adds	r2, r3, #1
 80024ec:	4613      	mov	r3, r2
 80024ee:	009b      	lsls	r3, r3, #2
 80024f0:	4413      	add	r3, r2
 80024f2:	00db      	lsls	r3, r3, #3
 80024f4:	440b      	add	r3, r1
 80024f6:	461a      	mov	r2, r3
 80024f8:	68bb      	ldr	r3, [r7, #8]
 80024fa:	60da      	str	r2, [r3, #12]
 80024fc:	e004      	b.n	8002508 <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	691b      	ldr	r3, [r3, #16]
 8002502:	461a      	mov	r2, r3
 8002504:	68bb      	ldr	r3, [r7, #8]
 8002506:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	3301      	adds	r3, #1
 800250c:	60fb      	str	r3, [r7, #12]
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	2b03      	cmp	r3, #3
 8002512:	d9b5      	bls.n	8002480 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2200      	movs	r2, #0
 8002518:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	2200      	movs	r2, #0
 800251e:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	2200      	movs	r2, #0
 8002524:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	2200      	movs	r2, #0
 800252a:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	2200      	movs	r2, #0
 8002530:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	691a      	ldr	r2, [r3, #16]
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800253e:	60da      	str	r2, [r3, #12]
}
 8002540:	bf00      	nop
 8002542:	3714      	adds	r7, #20
 8002544:	46bd      	mov	sp, r7
 8002546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254a:	4770      	bx	lr

0800254c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800254c:	b480      	push	{r7}
 800254e:	b089      	sub	sp, #36	; 0x24
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
 8002554:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002556:	2300      	movs	r3, #0
 8002558:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800255a:	2300      	movs	r3, #0
 800255c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800255e:	2300      	movs	r3, #0
 8002560:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8002562:	2300      	movs	r3, #0
 8002564:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8002566:	2300      	movs	r3, #0
 8002568:	61fb      	str	r3, [r7, #28]
 800256a:	e175      	b.n	8002858 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800256c:	2201      	movs	r2, #1
 800256e:	69fb      	ldr	r3, [r7, #28]
 8002570:	fa02 f303 	lsl.w	r3, r2, r3
 8002574:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002576:	683b      	ldr	r3, [r7, #0]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	697a      	ldr	r2, [r7, #20]
 800257c:	4013      	ands	r3, r2
 800257e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002580:	693a      	ldr	r2, [r7, #16]
 8002582:	697b      	ldr	r3, [r7, #20]
 8002584:	429a      	cmp	r2, r3
 8002586:	f040 8164 	bne.w	8002852 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800258a:	683b      	ldr	r3, [r7, #0]
 800258c:	685b      	ldr	r3, [r3, #4]
 800258e:	f003 0303 	and.w	r3, r3, #3
 8002592:	2b01      	cmp	r3, #1
 8002594:	d005      	beq.n	80025a2 <HAL_GPIO_Init+0x56>
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	685b      	ldr	r3, [r3, #4]
 800259a:	f003 0303 	and.w	r3, r3, #3
 800259e:	2b02      	cmp	r3, #2
 80025a0:	d130      	bne.n	8002604 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	689b      	ldr	r3, [r3, #8]
 80025a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80025a8:	69fb      	ldr	r3, [r7, #28]
 80025aa:	005b      	lsls	r3, r3, #1
 80025ac:	2203      	movs	r2, #3
 80025ae:	fa02 f303 	lsl.w	r3, r2, r3
 80025b2:	43db      	mvns	r3, r3
 80025b4:	69ba      	ldr	r2, [r7, #24]
 80025b6:	4013      	ands	r3, r2
 80025b8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	68da      	ldr	r2, [r3, #12]
 80025be:	69fb      	ldr	r3, [r7, #28]
 80025c0:	005b      	lsls	r3, r3, #1
 80025c2:	fa02 f303 	lsl.w	r3, r2, r3
 80025c6:	69ba      	ldr	r2, [r7, #24]
 80025c8:	4313      	orrs	r3, r2
 80025ca:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	69ba      	ldr	r2, [r7, #24]
 80025d0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	685b      	ldr	r3, [r3, #4]
 80025d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80025d8:	2201      	movs	r2, #1
 80025da:	69fb      	ldr	r3, [r7, #28]
 80025dc:	fa02 f303 	lsl.w	r3, r2, r3
 80025e0:	43db      	mvns	r3, r3
 80025e2:	69ba      	ldr	r2, [r7, #24]
 80025e4:	4013      	ands	r3, r2
 80025e6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	685b      	ldr	r3, [r3, #4]
 80025ec:	091b      	lsrs	r3, r3, #4
 80025ee:	f003 0201 	and.w	r2, r3, #1
 80025f2:	69fb      	ldr	r3, [r7, #28]
 80025f4:	fa02 f303 	lsl.w	r3, r2, r3
 80025f8:	69ba      	ldr	r2, [r7, #24]
 80025fa:	4313      	orrs	r3, r2
 80025fc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	69ba      	ldr	r2, [r7, #24]
 8002602:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	685b      	ldr	r3, [r3, #4]
 8002608:	f003 0303 	and.w	r3, r3, #3
 800260c:	2b03      	cmp	r3, #3
 800260e:	d017      	beq.n	8002640 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	68db      	ldr	r3, [r3, #12]
 8002614:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002616:	69fb      	ldr	r3, [r7, #28]
 8002618:	005b      	lsls	r3, r3, #1
 800261a:	2203      	movs	r2, #3
 800261c:	fa02 f303 	lsl.w	r3, r2, r3
 8002620:	43db      	mvns	r3, r3
 8002622:	69ba      	ldr	r2, [r7, #24]
 8002624:	4013      	ands	r3, r2
 8002626:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002628:	683b      	ldr	r3, [r7, #0]
 800262a:	689a      	ldr	r2, [r3, #8]
 800262c:	69fb      	ldr	r3, [r7, #28]
 800262e:	005b      	lsls	r3, r3, #1
 8002630:	fa02 f303 	lsl.w	r3, r2, r3
 8002634:	69ba      	ldr	r2, [r7, #24]
 8002636:	4313      	orrs	r3, r2
 8002638:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	69ba      	ldr	r2, [r7, #24]
 800263e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	685b      	ldr	r3, [r3, #4]
 8002644:	f003 0303 	and.w	r3, r3, #3
 8002648:	2b02      	cmp	r3, #2
 800264a:	d123      	bne.n	8002694 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800264c:	69fb      	ldr	r3, [r7, #28]
 800264e:	08da      	lsrs	r2, r3, #3
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	3208      	adds	r2, #8
 8002654:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002658:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800265a:	69fb      	ldr	r3, [r7, #28]
 800265c:	f003 0307 	and.w	r3, r3, #7
 8002660:	009b      	lsls	r3, r3, #2
 8002662:	220f      	movs	r2, #15
 8002664:	fa02 f303 	lsl.w	r3, r2, r3
 8002668:	43db      	mvns	r3, r3
 800266a:	69ba      	ldr	r2, [r7, #24]
 800266c:	4013      	ands	r3, r2
 800266e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	691a      	ldr	r2, [r3, #16]
 8002674:	69fb      	ldr	r3, [r7, #28]
 8002676:	f003 0307 	and.w	r3, r3, #7
 800267a:	009b      	lsls	r3, r3, #2
 800267c:	fa02 f303 	lsl.w	r3, r2, r3
 8002680:	69ba      	ldr	r2, [r7, #24]
 8002682:	4313      	orrs	r3, r2
 8002684:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8002686:	69fb      	ldr	r3, [r7, #28]
 8002688:	08da      	lsrs	r2, r3, #3
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	3208      	adds	r2, #8
 800268e:	69b9      	ldr	r1, [r7, #24]
 8002690:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800269a:	69fb      	ldr	r3, [r7, #28]
 800269c:	005b      	lsls	r3, r3, #1
 800269e:	2203      	movs	r2, #3
 80026a0:	fa02 f303 	lsl.w	r3, r2, r3
 80026a4:	43db      	mvns	r3, r3
 80026a6:	69ba      	ldr	r2, [r7, #24]
 80026a8:	4013      	ands	r3, r2
 80026aa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80026ac:	683b      	ldr	r3, [r7, #0]
 80026ae:	685b      	ldr	r3, [r3, #4]
 80026b0:	f003 0203 	and.w	r2, r3, #3
 80026b4:	69fb      	ldr	r3, [r7, #28]
 80026b6:	005b      	lsls	r3, r3, #1
 80026b8:	fa02 f303 	lsl.w	r3, r2, r3
 80026bc:	69ba      	ldr	r2, [r7, #24]
 80026be:	4313      	orrs	r3, r2
 80026c0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	69ba      	ldr	r2, [r7, #24]
 80026c6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	685b      	ldr	r3, [r3, #4]
 80026cc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	f000 80be 	beq.w	8002852 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80026d6:	4b66      	ldr	r3, [pc, #408]	; (8002870 <HAL_GPIO_Init+0x324>)
 80026d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026da:	4a65      	ldr	r2, [pc, #404]	; (8002870 <HAL_GPIO_Init+0x324>)
 80026dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80026e0:	6453      	str	r3, [r2, #68]	; 0x44
 80026e2:	4b63      	ldr	r3, [pc, #396]	; (8002870 <HAL_GPIO_Init+0x324>)
 80026e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80026ea:	60fb      	str	r3, [r7, #12]
 80026ec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80026ee:	4a61      	ldr	r2, [pc, #388]	; (8002874 <HAL_GPIO_Init+0x328>)
 80026f0:	69fb      	ldr	r3, [r7, #28]
 80026f2:	089b      	lsrs	r3, r3, #2
 80026f4:	3302      	adds	r3, #2
 80026f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80026fc:	69fb      	ldr	r3, [r7, #28]
 80026fe:	f003 0303 	and.w	r3, r3, #3
 8002702:	009b      	lsls	r3, r3, #2
 8002704:	220f      	movs	r2, #15
 8002706:	fa02 f303 	lsl.w	r3, r2, r3
 800270a:	43db      	mvns	r3, r3
 800270c:	69ba      	ldr	r2, [r7, #24]
 800270e:	4013      	ands	r3, r2
 8002710:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	4a58      	ldr	r2, [pc, #352]	; (8002878 <HAL_GPIO_Init+0x32c>)
 8002716:	4293      	cmp	r3, r2
 8002718:	d037      	beq.n	800278a <HAL_GPIO_Init+0x23e>
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	4a57      	ldr	r2, [pc, #348]	; (800287c <HAL_GPIO_Init+0x330>)
 800271e:	4293      	cmp	r3, r2
 8002720:	d031      	beq.n	8002786 <HAL_GPIO_Init+0x23a>
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	4a56      	ldr	r2, [pc, #344]	; (8002880 <HAL_GPIO_Init+0x334>)
 8002726:	4293      	cmp	r3, r2
 8002728:	d02b      	beq.n	8002782 <HAL_GPIO_Init+0x236>
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	4a55      	ldr	r2, [pc, #340]	; (8002884 <HAL_GPIO_Init+0x338>)
 800272e:	4293      	cmp	r3, r2
 8002730:	d025      	beq.n	800277e <HAL_GPIO_Init+0x232>
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	4a54      	ldr	r2, [pc, #336]	; (8002888 <HAL_GPIO_Init+0x33c>)
 8002736:	4293      	cmp	r3, r2
 8002738:	d01f      	beq.n	800277a <HAL_GPIO_Init+0x22e>
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	4a53      	ldr	r2, [pc, #332]	; (800288c <HAL_GPIO_Init+0x340>)
 800273e:	4293      	cmp	r3, r2
 8002740:	d019      	beq.n	8002776 <HAL_GPIO_Init+0x22a>
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	4a52      	ldr	r2, [pc, #328]	; (8002890 <HAL_GPIO_Init+0x344>)
 8002746:	4293      	cmp	r3, r2
 8002748:	d013      	beq.n	8002772 <HAL_GPIO_Init+0x226>
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	4a51      	ldr	r2, [pc, #324]	; (8002894 <HAL_GPIO_Init+0x348>)
 800274e:	4293      	cmp	r3, r2
 8002750:	d00d      	beq.n	800276e <HAL_GPIO_Init+0x222>
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	4a50      	ldr	r2, [pc, #320]	; (8002898 <HAL_GPIO_Init+0x34c>)
 8002756:	4293      	cmp	r3, r2
 8002758:	d007      	beq.n	800276a <HAL_GPIO_Init+0x21e>
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	4a4f      	ldr	r2, [pc, #316]	; (800289c <HAL_GPIO_Init+0x350>)
 800275e:	4293      	cmp	r3, r2
 8002760:	d101      	bne.n	8002766 <HAL_GPIO_Init+0x21a>
 8002762:	2309      	movs	r3, #9
 8002764:	e012      	b.n	800278c <HAL_GPIO_Init+0x240>
 8002766:	230a      	movs	r3, #10
 8002768:	e010      	b.n	800278c <HAL_GPIO_Init+0x240>
 800276a:	2308      	movs	r3, #8
 800276c:	e00e      	b.n	800278c <HAL_GPIO_Init+0x240>
 800276e:	2307      	movs	r3, #7
 8002770:	e00c      	b.n	800278c <HAL_GPIO_Init+0x240>
 8002772:	2306      	movs	r3, #6
 8002774:	e00a      	b.n	800278c <HAL_GPIO_Init+0x240>
 8002776:	2305      	movs	r3, #5
 8002778:	e008      	b.n	800278c <HAL_GPIO_Init+0x240>
 800277a:	2304      	movs	r3, #4
 800277c:	e006      	b.n	800278c <HAL_GPIO_Init+0x240>
 800277e:	2303      	movs	r3, #3
 8002780:	e004      	b.n	800278c <HAL_GPIO_Init+0x240>
 8002782:	2302      	movs	r3, #2
 8002784:	e002      	b.n	800278c <HAL_GPIO_Init+0x240>
 8002786:	2301      	movs	r3, #1
 8002788:	e000      	b.n	800278c <HAL_GPIO_Init+0x240>
 800278a:	2300      	movs	r3, #0
 800278c:	69fa      	ldr	r2, [r7, #28]
 800278e:	f002 0203 	and.w	r2, r2, #3
 8002792:	0092      	lsls	r2, r2, #2
 8002794:	4093      	lsls	r3, r2
 8002796:	69ba      	ldr	r2, [r7, #24]
 8002798:	4313      	orrs	r3, r2
 800279a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 800279c:	4935      	ldr	r1, [pc, #212]	; (8002874 <HAL_GPIO_Init+0x328>)
 800279e:	69fb      	ldr	r3, [r7, #28]
 80027a0:	089b      	lsrs	r3, r3, #2
 80027a2:	3302      	adds	r3, #2
 80027a4:	69ba      	ldr	r2, [r7, #24]
 80027a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80027aa:	4b3d      	ldr	r3, [pc, #244]	; (80028a0 <HAL_GPIO_Init+0x354>)
 80027ac:	689b      	ldr	r3, [r3, #8]
 80027ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027b0:	693b      	ldr	r3, [r7, #16]
 80027b2:	43db      	mvns	r3, r3
 80027b4:	69ba      	ldr	r2, [r7, #24]
 80027b6:	4013      	ands	r3, r2
 80027b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	685b      	ldr	r3, [r3, #4]
 80027be:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d003      	beq.n	80027ce <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80027c6:	69ba      	ldr	r2, [r7, #24]
 80027c8:	693b      	ldr	r3, [r7, #16]
 80027ca:	4313      	orrs	r3, r2
 80027cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80027ce:	4a34      	ldr	r2, [pc, #208]	; (80028a0 <HAL_GPIO_Init+0x354>)
 80027d0:	69bb      	ldr	r3, [r7, #24]
 80027d2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80027d4:	4b32      	ldr	r3, [pc, #200]	; (80028a0 <HAL_GPIO_Init+0x354>)
 80027d6:	68db      	ldr	r3, [r3, #12]
 80027d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027da:	693b      	ldr	r3, [r7, #16]
 80027dc:	43db      	mvns	r3, r3
 80027de:	69ba      	ldr	r2, [r7, #24]
 80027e0:	4013      	ands	r3, r2
 80027e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	685b      	ldr	r3, [r3, #4]
 80027e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d003      	beq.n	80027f8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80027f0:	69ba      	ldr	r2, [r7, #24]
 80027f2:	693b      	ldr	r3, [r7, #16]
 80027f4:	4313      	orrs	r3, r2
 80027f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80027f8:	4a29      	ldr	r2, [pc, #164]	; (80028a0 <HAL_GPIO_Init+0x354>)
 80027fa:	69bb      	ldr	r3, [r7, #24]
 80027fc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80027fe:	4b28      	ldr	r3, [pc, #160]	; (80028a0 <HAL_GPIO_Init+0x354>)
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002804:	693b      	ldr	r3, [r7, #16]
 8002806:	43db      	mvns	r3, r3
 8002808:	69ba      	ldr	r2, [r7, #24]
 800280a:	4013      	ands	r3, r2
 800280c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	685b      	ldr	r3, [r3, #4]
 8002812:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002816:	2b00      	cmp	r3, #0
 8002818:	d003      	beq.n	8002822 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800281a:	69ba      	ldr	r2, [r7, #24]
 800281c:	693b      	ldr	r3, [r7, #16]
 800281e:	4313      	orrs	r3, r2
 8002820:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002822:	4a1f      	ldr	r2, [pc, #124]	; (80028a0 <HAL_GPIO_Init+0x354>)
 8002824:	69bb      	ldr	r3, [r7, #24]
 8002826:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002828:	4b1d      	ldr	r3, [pc, #116]	; (80028a0 <HAL_GPIO_Init+0x354>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800282e:	693b      	ldr	r3, [r7, #16]
 8002830:	43db      	mvns	r3, r3
 8002832:	69ba      	ldr	r2, [r7, #24]
 8002834:	4013      	ands	r3, r2
 8002836:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002838:	683b      	ldr	r3, [r7, #0]
 800283a:	685b      	ldr	r3, [r3, #4]
 800283c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002840:	2b00      	cmp	r3, #0
 8002842:	d003      	beq.n	800284c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002844:	69ba      	ldr	r2, [r7, #24]
 8002846:	693b      	ldr	r3, [r7, #16]
 8002848:	4313      	orrs	r3, r2
 800284a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800284c:	4a14      	ldr	r2, [pc, #80]	; (80028a0 <HAL_GPIO_Init+0x354>)
 800284e:	69bb      	ldr	r3, [r7, #24]
 8002850:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8002852:	69fb      	ldr	r3, [r7, #28]
 8002854:	3301      	adds	r3, #1
 8002856:	61fb      	str	r3, [r7, #28]
 8002858:	69fb      	ldr	r3, [r7, #28]
 800285a:	2b0f      	cmp	r3, #15
 800285c:	f67f ae86 	bls.w	800256c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002860:	bf00      	nop
 8002862:	bf00      	nop
 8002864:	3724      	adds	r7, #36	; 0x24
 8002866:	46bd      	mov	sp, r7
 8002868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286c:	4770      	bx	lr
 800286e:	bf00      	nop
 8002870:	40023800 	.word	0x40023800
 8002874:	40013800 	.word	0x40013800
 8002878:	40020000 	.word	0x40020000
 800287c:	40020400 	.word	0x40020400
 8002880:	40020800 	.word	0x40020800
 8002884:	40020c00 	.word	0x40020c00
 8002888:	40021000 	.word	0x40021000
 800288c:	40021400 	.word	0x40021400
 8002890:	40021800 	.word	0x40021800
 8002894:	40021c00 	.word	0x40021c00
 8002898:	40022000 	.word	0x40022000
 800289c:	40022400 	.word	0x40022400
 80028a0:	40013c00 	.word	0x40013c00

080028a4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80028a4:	b480      	push	{r7}
 80028a6:	b083      	sub	sp, #12
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
 80028ac:	460b      	mov	r3, r1
 80028ae:	807b      	strh	r3, [r7, #2]
 80028b0:	4613      	mov	r3, r2
 80028b2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80028b4:	787b      	ldrb	r3, [r7, #1]
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d003      	beq.n	80028c2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80028ba:	887a      	ldrh	r2, [r7, #2]
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80028c0:	e003      	b.n	80028ca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80028c2:	887b      	ldrh	r3, [r7, #2]
 80028c4:	041a      	lsls	r2, r3, #16
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	619a      	str	r2, [r3, #24]
}
 80028ca:	bf00      	nop
 80028cc:	370c      	adds	r7, #12
 80028ce:	46bd      	mov	sp, r7
 80028d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d4:	4770      	bx	lr

080028d6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80028d6:	b480      	push	{r7}
 80028d8:	b085      	sub	sp, #20
 80028da:	af00      	add	r7, sp, #0
 80028dc:	6078      	str	r0, [r7, #4]
 80028de:	460b      	mov	r3, r1
 80028e0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	695b      	ldr	r3, [r3, #20]
 80028e6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80028e8:	887a      	ldrh	r2, [r7, #2]
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	4013      	ands	r3, r2
 80028ee:	041a      	lsls	r2, r3, #16
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	43d9      	mvns	r1, r3
 80028f4:	887b      	ldrh	r3, [r7, #2]
 80028f6:	400b      	ands	r3, r1
 80028f8:	431a      	orrs	r2, r3
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	619a      	str	r2, [r3, #24]
}
 80028fe:	bf00      	nop
 8002900:	3714      	adds	r7, #20
 8002902:	46bd      	mov	sp, r7
 8002904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002908:	4770      	bx	lr

0800290a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800290a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800290c:	b08f      	sub	sp, #60	; 0x3c
 800290e:	af0a      	add	r7, sp, #40	; 0x28
 8002910:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	2b00      	cmp	r3, #0
 8002916:	d101      	bne.n	800291c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002918:	2301      	movs	r3, #1
 800291a:	e116      	b.n	8002b4a <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8002928:	b2db      	uxtb	r3, r3
 800292a:	2b00      	cmp	r3, #0
 800292c:	d106      	bne.n	800293c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	2200      	movs	r2, #0
 8002932:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002936:	6878      	ldr	r0, [r7, #4]
 8002938:	f7fe fc32 	bl	80011a0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2203      	movs	r2, #3
 8002940:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002944:	68bb      	ldr	r3, [r7, #8]
 8002946:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002948:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800294c:	2b00      	cmp	r3, #0
 800294e:	d102      	bne.n	8002956 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	2200      	movs	r2, #0
 8002954:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	4618      	mov	r0, r3
 800295c:	f002 ff6c 	bl	8005838 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	603b      	str	r3, [r7, #0]
 8002966:	687e      	ldr	r6, [r7, #4]
 8002968:	466d      	mov	r5, sp
 800296a:	f106 0410 	add.w	r4, r6, #16
 800296e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002970:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002972:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002974:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002976:	e894 0003 	ldmia.w	r4, {r0, r1}
 800297a:	e885 0003 	stmia.w	r5, {r0, r1}
 800297e:	1d33      	adds	r3, r6, #4
 8002980:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002982:	6838      	ldr	r0, [r7, #0]
 8002984:	f002 ff00 	bl	8005788 <USB_CoreInit>
 8002988:	4603      	mov	r3, r0
 800298a:	2b00      	cmp	r3, #0
 800298c:	d005      	beq.n	800299a <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	2202      	movs	r2, #2
 8002992:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8002996:	2301      	movs	r3, #1
 8002998:	e0d7      	b.n	8002b4a <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	2100      	movs	r1, #0
 80029a0:	4618      	mov	r0, r3
 80029a2:	f002 ff5a 	bl	800585a <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80029a6:	2300      	movs	r3, #0
 80029a8:	73fb      	strb	r3, [r7, #15]
 80029aa:	e04a      	b.n	8002a42 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80029ac:	7bfa      	ldrb	r2, [r7, #15]
 80029ae:	6879      	ldr	r1, [r7, #4]
 80029b0:	4613      	mov	r3, r2
 80029b2:	00db      	lsls	r3, r3, #3
 80029b4:	4413      	add	r3, r2
 80029b6:	009b      	lsls	r3, r3, #2
 80029b8:	440b      	add	r3, r1
 80029ba:	333d      	adds	r3, #61	; 0x3d
 80029bc:	2201      	movs	r2, #1
 80029be:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80029c0:	7bfa      	ldrb	r2, [r7, #15]
 80029c2:	6879      	ldr	r1, [r7, #4]
 80029c4:	4613      	mov	r3, r2
 80029c6:	00db      	lsls	r3, r3, #3
 80029c8:	4413      	add	r3, r2
 80029ca:	009b      	lsls	r3, r3, #2
 80029cc:	440b      	add	r3, r1
 80029ce:	333c      	adds	r3, #60	; 0x3c
 80029d0:	7bfa      	ldrb	r2, [r7, #15]
 80029d2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80029d4:	7bfa      	ldrb	r2, [r7, #15]
 80029d6:	7bfb      	ldrb	r3, [r7, #15]
 80029d8:	b298      	uxth	r0, r3
 80029da:	6879      	ldr	r1, [r7, #4]
 80029dc:	4613      	mov	r3, r2
 80029de:	00db      	lsls	r3, r3, #3
 80029e0:	4413      	add	r3, r2
 80029e2:	009b      	lsls	r3, r3, #2
 80029e4:	440b      	add	r3, r1
 80029e6:	3344      	adds	r3, #68	; 0x44
 80029e8:	4602      	mov	r2, r0
 80029ea:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80029ec:	7bfa      	ldrb	r2, [r7, #15]
 80029ee:	6879      	ldr	r1, [r7, #4]
 80029f0:	4613      	mov	r3, r2
 80029f2:	00db      	lsls	r3, r3, #3
 80029f4:	4413      	add	r3, r2
 80029f6:	009b      	lsls	r3, r3, #2
 80029f8:	440b      	add	r3, r1
 80029fa:	3340      	adds	r3, #64	; 0x40
 80029fc:	2200      	movs	r2, #0
 80029fe:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002a00:	7bfa      	ldrb	r2, [r7, #15]
 8002a02:	6879      	ldr	r1, [r7, #4]
 8002a04:	4613      	mov	r3, r2
 8002a06:	00db      	lsls	r3, r3, #3
 8002a08:	4413      	add	r3, r2
 8002a0a:	009b      	lsls	r3, r3, #2
 8002a0c:	440b      	add	r3, r1
 8002a0e:	3348      	adds	r3, #72	; 0x48
 8002a10:	2200      	movs	r2, #0
 8002a12:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002a14:	7bfa      	ldrb	r2, [r7, #15]
 8002a16:	6879      	ldr	r1, [r7, #4]
 8002a18:	4613      	mov	r3, r2
 8002a1a:	00db      	lsls	r3, r3, #3
 8002a1c:	4413      	add	r3, r2
 8002a1e:	009b      	lsls	r3, r3, #2
 8002a20:	440b      	add	r3, r1
 8002a22:	334c      	adds	r3, #76	; 0x4c
 8002a24:	2200      	movs	r2, #0
 8002a26:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002a28:	7bfa      	ldrb	r2, [r7, #15]
 8002a2a:	6879      	ldr	r1, [r7, #4]
 8002a2c:	4613      	mov	r3, r2
 8002a2e:	00db      	lsls	r3, r3, #3
 8002a30:	4413      	add	r3, r2
 8002a32:	009b      	lsls	r3, r3, #2
 8002a34:	440b      	add	r3, r1
 8002a36:	3354      	adds	r3, #84	; 0x54
 8002a38:	2200      	movs	r2, #0
 8002a3a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002a3c:	7bfb      	ldrb	r3, [r7, #15]
 8002a3e:	3301      	adds	r3, #1
 8002a40:	73fb      	strb	r3, [r7, #15]
 8002a42:	7bfa      	ldrb	r2, [r7, #15]
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	429a      	cmp	r2, r3
 8002a4a:	d3af      	bcc.n	80029ac <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	73fb      	strb	r3, [r7, #15]
 8002a50:	e044      	b.n	8002adc <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002a52:	7bfa      	ldrb	r2, [r7, #15]
 8002a54:	6879      	ldr	r1, [r7, #4]
 8002a56:	4613      	mov	r3, r2
 8002a58:	00db      	lsls	r3, r3, #3
 8002a5a:	4413      	add	r3, r2
 8002a5c:	009b      	lsls	r3, r3, #2
 8002a5e:	440b      	add	r3, r1
 8002a60:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8002a64:	2200      	movs	r2, #0
 8002a66:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002a68:	7bfa      	ldrb	r2, [r7, #15]
 8002a6a:	6879      	ldr	r1, [r7, #4]
 8002a6c:	4613      	mov	r3, r2
 8002a6e:	00db      	lsls	r3, r3, #3
 8002a70:	4413      	add	r3, r2
 8002a72:	009b      	lsls	r3, r3, #2
 8002a74:	440b      	add	r3, r1
 8002a76:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8002a7a:	7bfa      	ldrb	r2, [r7, #15]
 8002a7c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002a7e:	7bfa      	ldrb	r2, [r7, #15]
 8002a80:	6879      	ldr	r1, [r7, #4]
 8002a82:	4613      	mov	r3, r2
 8002a84:	00db      	lsls	r3, r3, #3
 8002a86:	4413      	add	r3, r2
 8002a88:	009b      	lsls	r3, r3, #2
 8002a8a:	440b      	add	r3, r1
 8002a8c:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8002a90:	2200      	movs	r2, #0
 8002a92:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002a94:	7bfa      	ldrb	r2, [r7, #15]
 8002a96:	6879      	ldr	r1, [r7, #4]
 8002a98:	4613      	mov	r3, r2
 8002a9a:	00db      	lsls	r3, r3, #3
 8002a9c:	4413      	add	r3, r2
 8002a9e:	009b      	lsls	r3, r3, #2
 8002aa0:	440b      	add	r3, r1
 8002aa2:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002aaa:	7bfa      	ldrb	r2, [r7, #15]
 8002aac:	6879      	ldr	r1, [r7, #4]
 8002aae:	4613      	mov	r3, r2
 8002ab0:	00db      	lsls	r3, r3, #3
 8002ab2:	4413      	add	r3, r2
 8002ab4:	009b      	lsls	r3, r3, #2
 8002ab6:	440b      	add	r3, r1
 8002ab8:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8002abc:	2200      	movs	r2, #0
 8002abe:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002ac0:	7bfa      	ldrb	r2, [r7, #15]
 8002ac2:	6879      	ldr	r1, [r7, #4]
 8002ac4:	4613      	mov	r3, r2
 8002ac6:	00db      	lsls	r3, r3, #3
 8002ac8:	4413      	add	r3, r2
 8002aca:	009b      	lsls	r3, r3, #2
 8002acc:	440b      	add	r3, r1
 8002ace:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002ad6:	7bfb      	ldrb	r3, [r7, #15]
 8002ad8:	3301      	adds	r3, #1
 8002ada:	73fb      	strb	r3, [r7, #15]
 8002adc:	7bfa      	ldrb	r2, [r7, #15]
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	685b      	ldr	r3, [r3, #4]
 8002ae2:	429a      	cmp	r2, r3
 8002ae4:	d3b5      	bcc.n	8002a52 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	603b      	str	r3, [r7, #0]
 8002aec:	687e      	ldr	r6, [r7, #4]
 8002aee:	466d      	mov	r5, sp
 8002af0:	f106 0410 	add.w	r4, r6, #16
 8002af4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002af6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002af8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002afa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002afc:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002b00:	e885 0003 	stmia.w	r5, {r0, r1}
 8002b04:	1d33      	adds	r3, r6, #4
 8002b06:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002b08:	6838      	ldr	r0, [r7, #0]
 8002b0a:	f002 fef3 	bl	80058f4 <USB_DevInit>
 8002b0e:	4603      	mov	r3, r0
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d005      	beq.n	8002b20 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2202      	movs	r2, #2
 8002b18:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	e014      	b.n	8002b4a <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2200      	movs	r2, #0
 8002b24:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	2201      	movs	r2, #1
 8002b2c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b34:	2b01      	cmp	r3, #1
 8002b36:	d102      	bne.n	8002b3e <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002b38:	6878      	ldr	r0, [r7, #4]
 8002b3a:	f000 f80b 	bl	8002b54 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	4618      	mov	r0, r3
 8002b44:	f003 f8b1 	bl	8005caa <USB_DevDisconnect>

  return HAL_OK;
 8002b48:	2300      	movs	r3, #0
}
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	3714      	adds	r7, #20
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08002b54 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002b54:	b480      	push	{r7}
 8002b56:	b085      	sub	sp, #20
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	2201      	movs	r2, #1
 8002b66:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	699b      	ldr	r3, [r3, #24]
 8002b76:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002b82:	4b05      	ldr	r3, [pc, #20]	; (8002b98 <HAL_PCDEx_ActivateLPM+0x44>)
 8002b84:	4313      	orrs	r3, r2
 8002b86:	68fa      	ldr	r2, [r7, #12]
 8002b88:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8002b8a:	2300      	movs	r3, #0
}
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	3714      	adds	r7, #20
 8002b90:	46bd      	mov	sp, r7
 8002b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b96:	4770      	bx	lr
 8002b98:	10000003 	.word	0x10000003

08002b9c <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002b9c:	b480      	push	{r7}
 8002b9e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002ba0:	4b05      	ldr	r3, [pc, #20]	; (8002bb8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	4a04      	ldr	r2, [pc, #16]	; (8002bb8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002ba6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002baa:	6013      	str	r3, [r2, #0]
}
 8002bac:	bf00      	nop
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb4:	4770      	bx	lr
 8002bb6:	bf00      	nop
 8002bb8:	40007000 	.word	0x40007000

08002bbc <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b082      	sub	sp, #8
 8002bc0:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002bc6:	4b23      	ldr	r3, [pc, #140]	; (8002c54 <HAL_PWREx_EnableOverDrive+0x98>)
 8002bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bca:	4a22      	ldr	r2, [pc, #136]	; (8002c54 <HAL_PWREx_EnableOverDrive+0x98>)
 8002bcc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002bd0:	6413      	str	r3, [r2, #64]	; 0x40
 8002bd2:	4b20      	ldr	r3, [pc, #128]	; (8002c54 <HAL_PWREx_EnableOverDrive+0x98>)
 8002bd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bda:	603b      	str	r3, [r7, #0]
 8002bdc:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002bde:	4b1e      	ldr	r3, [pc, #120]	; (8002c58 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	4a1d      	ldr	r2, [pc, #116]	; (8002c58 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002be4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002be8:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002bea:	f7fe fccb 	bl	8001584 <HAL_GetTick>
 8002bee:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002bf0:	e009      	b.n	8002c06 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002bf2:	f7fe fcc7 	bl	8001584 <HAL_GetTick>
 8002bf6:	4602      	mov	r2, r0
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	1ad3      	subs	r3, r2, r3
 8002bfc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002c00:	d901      	bls.n	8002c06 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8002c02:	2303      	movs	r3, #3
 8002c04:	e022      	b.n	8002c4c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002c06:	4b14      	ldr	r3, [pc, #80]	; (8002c58 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002c08:	685b      	ldr	r3, [r3, #4]
 8002c0a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c0e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c12:	d1ee      	bne.n	8002bf2 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002c14:	4b10      	ldr	r3, [pc, #64]	; (8002c58 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	4a0f      	ldr	r2, [pc, #60]	; (8002c58 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002c1a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c1e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002c20:	f7fe fcb0 	bl	8001584 <HAL_GetTick>
 8002c24:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002c26:	e009      	b.n	8002c3c <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002c28:	f7fe fcac 	bl	8001584 <HAL_GetTick>
 8002c2c:	4602      	mov	r2, r0
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	1ad3      	subs	r3, r2, r3
 8002c32:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002c36:	d901      	bls.n	8002c3c <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8002c38:	2303      	movs	r3, #3
 8002c3a:	e007      	b.n	8002c4c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002c3c:	4b06      	ldr	r3, [pc, #24]	; (8002c58 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002c3e:	685b      	ldr	r3, [r3, #4]
 8002c40:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c44:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002c48:	d1ee      	bne.n	8002c28 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8002c4a:	2300      	movs	r3, #0
}
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	3708      	adds	r7, #8
 8002c50:	46bd      	mov	sp, r7
 8002c52:	bd80      	pop	{r7, pc}
 8002c54:	40023800 	.word	0x40023800
 8002c58:	40007000 	.word	0x40007000

08002c5c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b086      	sub	sp, #24
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002c64:	2300      	movs	r3, #0
 8002c66:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d101      	bne.n	8002c72 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8002c6e:	2301      	movs	r3, #1
 8002c70:	e29b      	b.n	80031aa <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f003 0301 	and.w	r3, r3, #1
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	f000 8087 	beq.w	8002d8e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002c80:	4b96      	ldr	r3, [pc, #600]	; (8002edc <HAL_RCC_OscConfig+0x280>)
 8002c82:	689b      	ldr	r3, [r3, #8]
 8002c84:	f003 030c 	and.w	r3, r3, #12
 8002c88:	2b04      	cmp	r3, #4
 8002c8a:	d00c      	beq.n	8002ca6 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002c8c:	4b93      	ldr	r3, [pc, #588]	; (8002edc <HAL_RCC_OscConfig+0x280>)
 8002c8e:	689b      	ldr	r3, [r3, #8]
 8002c90:	f003 030c 	and.w	r3, r3, #12
 8002c94:	2b08      	cmp	r3, #8
 8002c96:	d112      	bne.n	8002cbe <HAL_RCC_OscConfig+0x62>
 8002c98:	4b90      	ldr	r3, [pc, #576]	; (8002edc <HAL_RCC_OscConfig+0x280>)
 8002c9a:	685b      	ldr	r3, [r3, #4]
 8002c9c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ca0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002ca4:	d10b      	bne.n	8002cbe <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ca6:	4b8d      	ldr	r3, [pc, #564]	; (8002edc <HAL_RCC_OscConfig+0x280>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d06c      	beq.n	8002d8c <HAL_RCC_OscConfig+0x130>
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	685b      	ldr	r3, [r3, #4]
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d168      	bne.n	8002d8c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002cba:	2301      	movs	r3, #1
 8002cbc:	e275      	b.n	80031aa <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	685b      	ldr	r3, [r3, #4]
 8002cc2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002cc6:	d106      	bne.n	8002cd6 <HAL_RCC_OscConfig+0x7a>
 8002cc8:	4b84      	ldr	r3, [pc, #528]	; (8002edc <HAL_RCC_OscConfig+0x280>)
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	4a83      	ldr	r2, [pc, #524]	; (8002edc <HAL_RCC_OscConfig+0x280>)
 8002cce:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002cd2:	6013      	str	r3, [r2, #0]
 8002cd4:	e02e      	b.n	8002d34 <HAL_RCC_OscConfig+0xd8>
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	685b      	ldr	r3, [r3, #4]
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d10c      	bne.n	8002cf8 <HAL_RCC_OscConfig+0x9c>
 8002cde:	4b7f      	ldr	r3, [pc, #508]	; (8002edc <HAL_RCC_OscConfig+0x280>)
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	4a7e      	ldr	r2, [pc, #504]	; (8002edc <HAL_RCC_OscConfig+0x280>)
 8002ce4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ce8:	6013      	str	r3, [r2, #0]
 8002cea:	4b7c      	ldr	r3, [pc, #496]	; (8002edc <HAL_RCC_OscConfig+0x280>)
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	4a7b      	ldr	r2, [pc, #492]	; (8002edc <HAL_RCC_OscConfig+0x280>)
 8002cf0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002cf4:	6013      	str	r3, [r2, #0]
 8002cf6:	e01d      	b.n	8002d34 <HAL_RCC_OscConfig+0xd8>
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	685b      	ldr	r3, [r3, #4]
 8002cfc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002d00:	d10c      	bne.n	8002d1c <HAL_RCC_OscConfig+0xc0>
 8002d02:	4b76      	ldr	r3, [pc, #472]	; (8002edc <HAL_RCC_OscConfig+0x280>)
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	4a75      	ldr	r2, [pc, #468]	; (8002edc <HAL_RCC_OscConfig+0x280>)
 8002d08:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002d0c:	6013      	str	r3, [r2, #0]
 8002d0e:	4b73      	ldr	r3, [pc, #460]	; (8002edc <HAL_RCC_OscConfig+0x280>)
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	4a72      	ldr	r2, [pc, #456]	; (8002edc <HAL_RCC_OscConfig+0x280>)
 8002d14:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d18:	6013      	str	r3, [r2, #0]
 8002d1a:	e00b      	b.n	8002d34 <HAL_RCC_OscConfig+0xd8>
 8002d1c:	4b6f      	ldr	r3, [pc, #444]	; (8002edc <HAL_RCC_OscConfig+0x280>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	4a6e      	ldr	r2, [pc, #440]	; (8002edc <HAL_RCC_OscConfig+0x280>)
 8002d22:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d26:	6013      	str	r3, [r2, #0]
 8002d28:	4b6c      	ldr	r3, [pc, #432]	; (8002edc <HAL_RCC_OscConfig+0x280>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4a6b      	ldr	r2, [pc, #428]	; (8002edc <HAL_RCC_OscConfig+0x280>)
 8002d2e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002d32:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d013      	beq.n	8002d64 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d3c:	f7fe fc22 	bl	8001584 <HAL_GetTick>
 8002d40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d42:	e008      	b.n	8002d56 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d44:	f7fe fc1e 	bl	8001584 <HAL_GetTick>
 8002d48:	4602      	mov	r2, r0
 8002d4a:	693b      	ldr	r3, [r7, #16]
 8002d4c:	1ad3      	subs	r3, r2, r3
 8002d4e:	2b64      	cmp	r3, #100	; 0x64
 8002d50:	d901      	bls.n	8002d56 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002d52:	2303      	movs	r3, #3
 8002d54:	e229      	b.n	80031aa <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d56:	4b61      	ldr	r3, [pc, #388]	; (8002edc <HAL_RCC_OscConfig+0x280>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d0f0      	beq.n	8002d44 <HAL_RCC_OscConfig+0xe8>
 8002d62:	e014      	b.n	8002d8e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d64:	f7fe fc0e 	bl	8001584 <HAL_GetTick>
 8002d68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d6a:	e008      	b.n	8002d7e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d6c:	f7fe fc0a 	bl	8001584 <HAL_GetTick>
 8002d70:	4602      	mov	r2, r0
 8002d72:	693b      	ldr	r3, [r7, #16]
 8002d74:	1ad3      	subs	r3, r2, r3
 8002d76:	2b64      	cmp	r3, #100	; 0x64
 8002d78:	d901      	bls.n	8002d7e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002d7a:	2303      	movs	r3, #3
 8002d7c:	e215      	b.n	80031aa <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d7e:	4b57      	ldr	r3, [pc, #348]	; (8002edc <HAL_RCC_OscConfig+0x280>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d1f0      	bne.n	8002d6c <HAL_RCC_OscConfig+0x110>
 8002d8a:	e000      	b.n	8002d8e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d8c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f003 0302 	and.w	r3, r3, #2
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d069      	beq.n	8002e6e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002d9a:	4b50      	ldr	r3, [pc, #320]	; (8002edc <HAL_RCC_OscConfig+0x280>)
 8002d9c:	689b      	ldr	r3, [r3, #8]
 8002d9e:	f003 030c 	and.w	r3, r3, #12
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d00b      	beq.n	8002dbe <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002da6:	4b4d      	ldr	r3, [pc, #308]	; (8002edc <HAL_RCC_OscConfig+0x280>)
 8002da8:	689b      	ldr	r3, [r3, #8]
 8002daa:	f003 030c 	and.w	r3, r3, #12
 8002dae:	2b08      	cmp	r3, #8
 8002db0:	d11c      	bne.n	8002dec <HAL_RCC_OscConfig+0x190>
 8002db2:	4b4a      	ldr	r3, [pc, #296]	; (8002edc <HAL_RCC_OscConfig+0x280>)
 8002db4:	685b      	ldr	r3, [r3, #4]
 8002db6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d116      	bne.n	8002dec <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002dbe:	4b47      	ldr	r3, [pc, #284]	; (8002edc <HAL_RCC_OscConfig+0x280>)
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f003 0302 	and.w	r3, r3, #2
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d005      	beq.n	8002dd6 <HAL_RCC_OscConfig+0x17a>
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	68db      	ldr	r3, [r3, #12]
 8002dce:	2b01      	cmp	r3, #1
 8002dd0:	d001      	beq.n	8002dd6 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002dd2:	2301      	movs	r3, #1
 8002dd4:	e1e9      	b.n	80031aa <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002dd6:	4b41      	ldr	r3, [pc, #260]	; (8002edc <HAL_RCC_OscConfig+0x280>)
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	691b      	ldr	r3, [r3, #16]
 8002de2:	00db      	lsls	r3, r3, #3
 8002de4:	493d      	ldr	r1, [pc, #244]	; (8002edc <HAL_RCC_OscConfig+0x280>)
 8002de6:	4313      	orrs	r3, r2
 8002de8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002dea:	e040      	b.n	8002e6e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	68db      	ldr	r3, [r3, #12]
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d023      	beq.n	8002e3c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002df4:	4b39      	ldr	r3, [pc, #228]	; (8002edc <HAL_RCC_OscConfig+0x280>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	4a38      	ldr	r2, [pc, #224]	; (8002edc <HAL_RCC_OscConfig+0x280>)
 8002dfa:	f043 0301 	orr.w	r3, r3, #1
 8002dfe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e00:	f7fe fbc0 	bl	8001584 <HAL_GetTick>
 8002e04:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e06:	e008      	b.n	8002e1a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e08:	f7fe fbbc 	bl	8001584 <HAL_GetTick>
 8002e0c:	4602      	mov	r2, r0
 8002e0e:	693b      	ldr	r3, [r7, #16]
 8002e10:	1ad3      	subs	r3, r2, r3
 8002e12:	2b02      	cmp	r3, #2
 8002e14:	d901      	bls.n	8002e1a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8002e16:	2303      	movs	r3, #3
 8002e18:	e1c7      	b.n	80031aa <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e1a:	4b30      	ldr	r3, [pc, #192]	; (8002edc <HAL_RCC_OscConfig+0x280>)
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f003 0302 	and.w	r3, r3, #2
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d0f0      	beq.n	8002e08 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e26:	4b2d      	ldr	r3, [pc, #180]	; (8002edc <HAL_RCC_OscConfig+0x280>)
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	691b      	ldr	r3, [r3, #16]
 8002e32:	00db      	lsls	r3, r3, #3
 8002e34:	4929      	ldr	r1, [pc, #164]	; (8002edc <HAL_RCC_OscConfig+0x280>)
 8002e36:	4313      	orrs	r3, r2
 8002e38:	600b      	str	r3, [r1, #0]
 8002e3a:	e018      	b.n	8002e6e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e3c:	4b27      	ldr	r3, [pc, #156]	; (8002edc <HAL_RCC_OscConfig+0x280>)
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	4a26      	ldr	r2, [pc, #152]	; (8002edc <HAL_RCC_OscConfig+0x280>)
 8002e42:	f023 0301 	bic.w	r3, r3, #1
 8002e46:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e48:	f7fe fb9c 	bl	8001584 <HAL_GetTick>
 8002e4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e4e:	e008      	b.n	8002e62 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e50:	f7fe fb98 	bl	8001584 <HAL_GetTick>
 8002e54:	4602      	mov	r2, r0
 8002e56:	693b      	ldr	r3, [r7, #16]
 8002e58:	1ad3      	subs	r3, r2, r3
 8002e5a:	2b02      	cmp	r3, #2
 8002e5c:	d901      	bls.n	8002e62 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002e5e:	2303      	movs	r3, #3
 8002e60:	e1a3      	b.n	80031aa <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e62:	4b1e      	ldr	r3, [pc, #120]	; (8002edc <HAL_RCC_OscConfig+0x280>)
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f003 0302 	and.w	r3, r3, #2
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d1f0      	bne.n	8002e50 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f003 0308 	and.w	r3, r3, #8
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d038      	beq.n	8002eec <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	695b      	ldr	r3, [r3, #20]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d019      	beq.n	8002eb6 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e82:	4b16      	ldr	r3, [pc, #88]	; (8002edc <HAL_RCC_OscConfig+0x280>)
 8002e84:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e86:	4a15      	ldr	r2, [pc, #84]	; (8002edc <HAL_RCC_OscConfig+0x280>)
 8002e88:	f043 0301 	orr.w	r3, r3, #1
 8002e8c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e8e:	f7fe fb79 	bl	8001584 <HAL_GetTick>
 8002e92:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e94:	e008      	b.n	8002ea8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e96:	f7fe fb75 	bl	8001584 <HAL_GetTick>
 8002e9a:	4602      	mov	r2, r0
 8002e9c:	693b      	ldr	r3, [r7, #16]
 8002e9e:	1ad3      	subs	r3, r2, r3
 8002ea0:	2b02      	cmp	r3, #2
 8002ea2:	d901      	bls.n	8002ea8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002ea4:	2303      	movs	r3, #3
 8002ea6:	e180      	b.n	80031aa <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ea8:	4b0c      	ldr	r3, [pc, #48]	; (8002edc <HAL_RCC_OscConfig+0x280>)
 8002eaa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002eac:	f003 0302 	and.w	r3, r3, #2
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d0f0      	beq.n	8002e96 <HAL_RCC_OscConfig+0x23a>
 8002eb4:	e01a      	b.n	8002eec <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002eb6:	4b09      	ldr	r3, [pc, #36]	; (8002edc <HAL_RCC_OscConfig+0x280>)
 8002eb8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002eba:	4a08      	ldr	r2, [pc, #32]	; (8002edc <HAL_RCC_OscConfig+0x280>)
 8002ebc:	f023 0301 	bic.w	r3, r3, #1
 8002ec0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ec2:	f7fe fb5f 	bl	8001584 <HAL_GetTick>
 8002ec6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ec8:	e00a      	b.n	8002ee0 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002eca:	f7fe fb5b 	bl	8001584 <HAL_GetTick>
 8002ece:	4602      	mov	r2, r0
 8002ed0:	693b      	ldr	r3, [r7, #16]
 8002ed2:	1ad3      	subs	r3, r2, r3
 8002ed4:	2b02      	cmp	r3, #2
 8002ed6:	d903      	bls.n	8002ee0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002ed8:	2303      	movs	r3, #3
 8002eda:	e166      	b.n	80031aa <HAL_RCC_OscConfig+0x54e>
 8002edc:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ee0:	4b92      	ldr	r3, [pc, #584]	; (800312c <HAL_RCC_OscConfig+0x4d0>)
 8002ee2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ee4:	f003 0302 	and.w	r3, r3, #2
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d1ee      	bne.n	8002eca <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f003 0304 	and.w	r3, r3, #4
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	f000 80a4 	beq.w	8003042 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002efa:	4b8c      	ldr	r3, [pc, #560]	; (800312c <HAL_RCC_OscConfig+0x4d0>)
 8002efc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002efe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d10d      	bne.n	8002f22 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f06:	4b89      	ldr	r3, [pc, #548]	; (800312c <HAL_RCC_OscConfig+0x4d0>)
 8002f08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f0a:	4a88      	ldr	r2, [pc, #544]	; (800312c <HAL_RCC_OscConfig+0x4d0>)
 8002f0c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f10:	6413      	str	r3, [r2, #64]	; 0x40
 8002f12:	4b86      	ldr	r3, [pc, #536]	; (800312c <HAL_RCC_OscConfig+0x4d0>)
 8002f14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f1a:	60bb      	str	r3, [r7, #8]
 8002f1c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f1e:	2301      	movs	r3, #1
 8002f20:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f22:	4b83      	ldr	r3, [pc, #524]	; (8003130 <HAL_RCC_OscConfig+0x4d4>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d118      	bne.n	8002f60 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8002f2e:	4b80      	ldr	r3, [pc, #512]	; (8003130 <HAL_RCC_OscConfig+0x4d4>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	4a7f      	ldr	r2, [pc, #508]	; (8003130 <HAL_RCC_OscConfig+0x4d4>)
 8002f34:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f38:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f3a:	f7fe fb23 	bl	8001584 <HAL_GetTick>
 8002f3e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f40:	e008      	b.n	8002f54 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f42:	f7fe fb1f 	bl	8001584 <HAL_GetTick>
 8002f46:	4602      	mov	r2, r0
 8002f48:	693b      	ldr	r3, [r7, #16]
 8002f4a:	1ad3      	subs	r3, r2, r3
 8002f4c:	2b64      	cmp	r3, #100	; 0x64
 8002f4e:	d901      	bls.n	8002f54 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002f50:	2303      	movs	r3, #3
 8002f52:	e12a      	b.n	80031aa <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f54:	4b76      	ldr	r3, [pc, #472]	; (8003130 <HAL_RCC_OscConfig+0x4d4>)
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d0f0      	beq.n	8002f42 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	689b      	ldr	r3, [r3, #8]
 8002f64:	2b01      	cmp	r3, #1
 8002f66:	d106      	bne.n	8002f76 <HAL_RCC_OscConfig+0x31a>
 8002f68:	4b70      	ldr	r3, [pc, #448]	; (800312c <HAL_RCC_OscConfig+0x4d0>)
 8002f6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f6c:	4a6f      	ldr	r2, [pc, #444]	; (800312c <HAL_RCC_OscConfig+0x4d0>)
 8002f6e:	f043 0301 	orr.w	r3, r3, #1
 8002f72:	6713      	str	r3, [r2, #112]	; 0x70
 8002f74:	e02d      	b.n	8002fd2 <HAL_RCC_OscConfig+0x376>
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	689b      	ldr	r3, [r3, #8]
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d10c      	bne.n	8002f98 <HAL_RCC_OscConfig+0x33c>
 8002f7e:	4b6b      	ldr	r3, [pc, #428]	; (800312c <HAL_RCC_OscConfig+0x4d0>)
 8002f80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f82:	4a6a      	ldr	r2, [pc, #424]	; (800312c <HAL_RCC_OscConfig+0x4d0>)
 8002f84:	f023 0301 	bic.w	r3, r3, #1
 8002f88:	6713      	str	r3, [r2, #112]	; 0x70
 8002f8a:	4b68      	ldr	r3, [pc, #416]	; (800312c <HAL_RCC_OscConfig+0x4d0>)
 8002f8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f8e:	4a67      	ldr	r2, [pc, #412]	; (800312c <HAL_RCC_OscConfig+0x4d0>)
 8002f90:	f023 0304 	bic.w	r3, r3, #4
 8002f94:	6713      	str	r3, [r2, #112]	; 0x70
 8002f96:	e01c      	b.n	8002fd2 <HAL_RCC_OscConfig+0x376>
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	689b      	ldr	r3, [r3, #8]
 8002f9c:	2b05      	cmp	r3, #5
 8002f9e:	d10c      	bne.n	8002fba <HAL_RCC_OscConfig+0x35e>
 8002fa0:	4b62      	ldr	r3, [pc, #392]	; (800312c <HAL_RCC_OscConfig+0x4d0>)
 8002fa2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fa4:	4a61      	ldr	r2, [pc, #388]	; (800312c <HAL_RCC_OscConfig+0x4d0>)
 8002fa6:	f043 0304 	orr.w	r3, r3, #4
 8002faa:	6713      	str	r3, [r2, #112]	; 0x70
 8002fac:	4b5f      	ldr	r3, [pc, #380]	; (800312c <HAL_RCC_OscConfig+0x4d0>)
 8002fae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fb0:	4a5e      	ldr	r2, [pc, #376]	; (800312c <HAL_RCC_OscConfig+0x4d0>)
 8002fb2:	f043 0301 	orr.w	r3, r3, #1
 8002fb6:	6713      	str	r3, [r2, #112]	; 0x70
 8002fb8:	e00b      	b.n	8002fd2 <HAL_RCC_OscConfig+0x376>
 8002fba:	4b5c      	ldr	r3, [pc, #368]	; (800312c <HAL_RCC_OscConfig+0x4d0>)
 8002fbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fbe:	4a5b      	ldr	r2, [pc, #364]	; (800312c <HAL_RCC_OscConfig+0x4d0>)
 8002fc0:	f023 0301 	bic.w	r3, r3, #1
 8002fc4:	6713      	str	r3, [r2, #112]	; 0x70
 8002fc6:	4b59      	ldr	r3, [pc, #356]	; (800312c <HAL_RCC_OscConfig+0x4d0>)
 8002fc8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fca:	4a58      	ldr	r2, [pc, #352]	; (800312c <HAL_RCC_OscConfig+0x4d0>)
 8002fcc:	f023 0304 	bic.w	r3, r3, #4
 8002fd0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	689b      	ldr	r3, [r3, #8]
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d015      	beq.n	8003006 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fda:	f7fe fad3 	bl	8001584 <HAL_GetTick>
 8002fde:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fe0:	e00a      	b.n	8002ff8 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fe2:	f7fe facf 	bl	8001584 <HAL_GetTick>
 8002fe6:	4602      	mov	r2, r0
 8002fe8:	693b      	ldr	r3, [r7, #16]
 8002fea:	1ad3      	subs	r3, r2, r3
 8002fec:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ff0:	4293      	cmp	r3, r2
 8002ff2:	d901      	bls.n	8002ff8 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002ff4:	2303      	movs	r3, #3
 8002ff6:	e0d8      	b.n	80031aa <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ff8:	4b4c      	ldr	r3, [pc, #304]	; (800312c <HAL_RCC_OscConfig+0x4d0>)
 8002ffa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ffc:	f003 0302 	and.w	r3, r3, #2
 8003000:	2b00      	cmp	r3, #0
 8003002:	d0ee      	beq.n	8002fe2 <HAL_RCC_OscConfig+0x386>
 8003004:	e014      	b.n	8003030 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003006:	f7fe fabd 	bl	8001584 <HAL_GetTick>
 800300a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800300c:	e00a      	b.n	8003024 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800300e:	f7fe fab9 	bl	8001584 <HAL_GetTick>
 8003012:	4602      	mov	r2, r0
 8003014:	693b      	ldr	r3, [r7, #16]
 8003016:	1ad3      	subs	r3, r2, r3
 8003018:	f241 3288 	movw	r2, #5000	; 0x1388
 800301c:	4293      	cmp	r3, r2
 800301e:	d901      	bls.n	8003024 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003020:	2303      	movs	r3, #3
 8003022:	e0c2      	b.n	80031aa <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003024:	4b41      	ldr	r3, [pc, #260]	; (800312c <HAL_RCC_OscConfig+0x4d0>)
 8003026:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003028:	f003 0302 	and.w	r3, r3, #2
 800302c:	2b00      	cmp	r3, #0
 800302e:	d1ee      	bne.n	800300e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003030:	7dfb      	ldrb	r3, [r7, #23]
 8003032:	2b01      	cmp	r3, #1
 8003034:	d105      	bne.n	8003042 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003036:	4b3d      	ldr	r3, [pc, #244]	; (800312c <HAL_RCC_OscConfig+0x4d0>)
 8003038:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800303a:	4a3c      	ldr	r2, [pc, #240]	; (800312c <HAL_RCC_OscConfig+0x4d0>)
 800303c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003040:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	699b      	ldr	r3, [r3, #24]
 8003046:	2b00      	cmp	r3, #0
 8003048:	f000 80ae 	beq.w	80031a8 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800304c:	4b37      	ldr	r3, [pc, #220]	; (800312c <HAL_RCC_OscConfig+0x4d0>)
 800304e:	689b      	ldr	r3, [r3, #8]
 8003050:	f003 030c 	and.w	r3, r3, #12
 8003054:	2b08      	cmp	r3, #8
 8003056:	d06d      	beq.n	8003134 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	699b      	ldr	r3, [r3, #24]
 800305c:	2b02      	cmp	r3, #2
 800305e:	d14b      	bne.n	80030f8 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003060:	4b32      	ldr	r3, [pc, #200]	; (800312c <HAL_RCC_OscConfig+0x4d0>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	4a31      	ldr	r2, [pc, #196]	; (800312c <HAL_RCC_OscConfig+0x4d0>)
 8003066:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800306a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800306c:	f7fe fa8a 	bl	8001584 <HAL_GetTick>
 8003070:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003072:	e008      	b.n	8003086 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003074:	f7fe fa86 	bl	8001584 <HAL_GetTick>
 8003078:	4602      	mov	r2, r0
 800307a:	693b      	ldr	r3, [r7, #16]
 800307c:	1ad3      	subs	r3, r2, r3
 800307e:	2b02      	cmp	r3, #2
 8003080:	d901      	bls.n	8003086 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8003082:	2303      	movs	r3, #3
 8003084:	e091      	b.n	80031aa <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003086:	4b29      	ldr	r3, [pc, #164]	; (800312c <HAL_RCC_OscConfig+0x4d0>)
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800308e:	2b00      	cmp	r3, #0
 8003090:	d1f0      	bne.n	8003074 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	69da      	ldr	r2, [r3, #28]
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6a1b      	ldr	r3, [r3, #32]
 800309a:	431a      	orrs	r2, r3
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030a0:	019b      	lsls	r3, r3, #6
 80030a2:	431a      	orrs	r2, r3
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030a8:	085b      	lsrs	r3, r3, #1
 80030aa:	3b01      	subs	r3, #1
 80030ac:	041b      	lsls	r3, r3, #16
 80030ae:	431a      	orrs	r2, r3
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030b4:	061b      	lsls	r3, r3, #24
 80030b6:	431a      	orrs	r2, r3
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030bc:	071b      	lsls	r3, r3, #28
 80030be:	491b      	ldr	r1, [pc, #108]	; (800312c <HAL_RCC_OscConfig+0x4d0>)
 80030c0:	4313      	orrs	r3, r2
 80030c2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80030c4:	4b19      	ldr	r3, [pc, #100]	; (800312c <HAL_RCC_OscConfig+0x4d0>)
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	4a18      	ldr	r2, [pc, #96]	; (800312c <HAL_RCC_OscConfig+0x4d0>)
 80030ca:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80030ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030d0:	f7fe fa58 	bl	8001584 <HAL_GetTick>
 80030d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030d6:	e008      	b.n	80030ea <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030d8:	f7fe fa54 	bl	8001584 <HAL_GetTick>
 80030dc:	4602      	mov	r2, r0
 80030de:	693b      	ldr	r3, [r7, #16]
 80030e0:	1ad3      	subs	r3, r2, r3
 80030e2:	2b02      	cmp	r3, #2
 80030e4:	d901      	bls.n	80030ea <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 80030e6:	2303      	movs	r3, #3
 80030e8:	e05f      	b.n	80031aa <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030ea:	4b10      	ldr	r3, [pc, #64]	; (800312c <HAL_RCC_OscConfig+0x4d0>)
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d0f0      	beq.n	80030d8 <HAL_RCC_OscConfig+0x47c>
 80030f6:	e057      	b.n	80031a8 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030f8:	4b0c      	ldr	r3, [pc, #48]	; (800312c <HAL_RCC_OscConfig+0x4d0>)
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	4a0b      	ldr	r2, [pc, #44]	; (800312c <HAL_RCC_OscConfig+0x4d0>)
 80030fe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003102:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003104:	f7fe fa3e 	bl	8001584 <HAL_GetTick>
 8003108:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800310a:	e008      	b.n	800311e <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800310c:	f7fe fa3a 	bl	8001584 <HAL_GetTick>
 8003110:	4602      	mov	r2, r0
 8003112:	693b      	ldr	r3, [r7, #16]
 8003114:	1ad3      	subs	r3, r2, r3
 8003116:	2b02      	cmp	r3, #2
 8003118:	d901      	bls.n	800311e <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 800311a:	2303      	movs	r3, #3
 800311c:	e045      	b.n	80031aa <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800311e:	4b03      	ldr	r3, [pc, #12]	; (800312c <HAL_RCC_OscConfig+0x4d0>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003126:	2b00      	cmp	r3, #0
 8003128:	d1f0      	bne.n	800310c <HAL_RCC_OscConfig+0x4b0>
 800312a:	e03d      	b.n	80031a8 <HAL_RCC_OscConfig+0x54c>
 800312c:	40023800 	.word	0x40023800
 8003130:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003134:	4b1f      	ldr	r3, [pc, #124]	; (80031b4 <HAL_RCC_OscConfig+0x558>)
 8003136:	685b      	ldr	r3, [r3, #4]
 8003138:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	699b      	ldr	r3, [r3, #24]
 800313e:	2b01      	cmp	r3, #1
 8003140:	d030      	beq.n	80031a4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800314c:	429a      	cmp	r2, r3
 800314e:	d129      	bne.n	80031a4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800315a:	429a      	cmp	r2, r3
 800315c:	d122      	bne.n	80031a4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800315e:	68fa      	ldr	r2, [r7, #12]
 8003160:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003164:	4013      	ands	r3, r2
 8003166:	687a      	ldr	r2, [r7, #4]
 8003168:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800316a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800316c:	4293      	cmp	r3, r2
 800316e:	d119      	bne.n	80031a4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800317a:	085b      	lsrs	r3, r3, #1
 800317c:	3b01      	subs	r3, #1
 800317e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003180:	429a      	cmp	r2, r3
 8003182:	d10f      	bne.n	80031a4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800318e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003190:	429a      	cmp	r2, r3
 8003192:	d107      	bne.n	80031a4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800319e:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80031a0:	429a      	cmp	r2, r3
 80031a2:	d001      	beq.n	80031a8 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80031a4:	2301      	movs	r3, #1
 80031a6:	e000      	b.n	80031aa <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 80031a8:	2300      	movs	r3, #0
}
 80031aa:	4618      	mov	r0, r3
 80031ac:	3718      	adds	r7, #24
 80031ae:	46bd      	mov	sp, r7
 80031b0:	bd80      	pop	{r7, pc}
 80031b2:	bf00      	nop
 80031b4:	40023800 	.word	0x40023800

080031b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b084      	sub	sp, #16
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
 80031c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80031c2:	2300      	movs	r3, #0
 80031c4:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d101      	bne.n	80031d0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80031cc:	2301      	movs	r3, #1
 80031ce:	e0d0      	b.n	8003372 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80031d0:	4b6a      	ldr	r3, [pc, #424]	; (800337c <HAL_RCC_ClockConfig+0x1c4>)
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f003 030f 	and.w	r3, r3, #15
 80031d8:	683a      	ldr	r2, [r7, #0]
 80031da:	429a      	cmp	r2, r3
 80031dc:	d910      	bls.n	8003200 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031de:	4b67      	ldr	r3, [pc, #412]	; (800337c <HAL_RCC_ClockConfig+0x1c4>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f023 020f 	bic.w	r2, r3, #15
 80031e6:	4965      	ldr	r1, [pc, #404]	; (800337c <HAL_RCC_ClockConfig+0x1c4>)
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	4313      	orrs	r3, r2
 80031ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80031ee:	4b63      	ldr	r3, [pc, #396]	; (800337c <HAL_RCC_ClockConfig+0x1c4>)
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f003 030f 	and.w	r3, r3, #15
 80031f6:	683a      	ldr	r2, [r7, #0]
 80031f8:	429a      	cmp	r2, r3
 80031fa:	d001      	beq.n	8003200 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80031fc:	2301      	movs	r3, #1
 80031fe:	e0b8      	b.n	8003372 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f003 0302 	and.w	r3, r3, #2
 8003208:	2b00      	cmp	r3, #0
 800320a:	d020      	beq.n	800324e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f003 0304 	and.w	r3, r3, #4
 8003214:	2b00      	cmp	r3, #0
 8003216:	d005      	beq.n	8003224 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003218:	4b59      	ldr	r3, [pc, #356]	; (8003380 <HAL_RCC_ClockConfig+0x1c8>)
 800321a:	689b      	ldr	r3, [r3, #8]
 800321c:	4a58      	ldr	r2, [pc, #352]	; (8003380 <HAL_RCC_ClockConfig+0x1c8>)
 800321e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003222:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f003 0308 	and.w	r3, r3, #8
 800322c:	2b00      	cmp	r3, #0
 800322e:	d005      	beq.n	800323c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003230:	4b53      	ldr	r3, [pc, #332]	; (8003380 <HAL_RCC_ClockConfig+0x1c8>)
 8003232:	689b      	ldr	r3, [r3, #8]
 8003234:	4a52      	ldr	r2, [pc, #328]	; (8003380 <HAL_RCC_ClockConfig+0x1c8>)
 8003236:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800323a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800323c:	4b50      	ldr	r3, [pc, #320]	; (8003380 <HAL_RCC_ClockConfig+0x1c8>)
 800323e:	689b      	ldr	r3, [r3, #8]
 8003240:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	689b      	ldr	r3, [r3, #8]
 8003248:	494d      	ldr	r1, [pc, #308]	; (8003380 <HAL_RCC_ClockConfig+0x1c8>)
 800324a:	4313      	orrs	r3, r2
 800324c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f003 0301 	and.w	r3, r3, #1
 8003256:	2b00      	cmp	r3, #0
 8003258:	d040      	beq.n	80032dc <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	685b      	ldr	r3, [r3, #4]
 800325e:	2b01      	cmp	r3, #1
 8003260:	d107      	bne.n	8003272 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003262:	4b47      	ldr	r3, [pc, #284]	; (8003380 <HAL_RCC_ClockConfig+0x1c8>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800326a:	2b00      	cmp	r3, #0
 800326c:	d115      	bne.n	800329a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800326e:	2301      	movs	r3, #1
 8003270:	e07f      	b.n	8003372 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	685b      	ldr	r3, [r3, #4]
 8003276:	2b02      	cmp	r3, #2
 8003278:	d107      	bne.n	800328a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800327a:	4b41      	ldr	r3, [pc, #260]	; (8003380 <HAL_RCC_ClockConfig+0x1c8>)
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003282:	2b00      	cmp	r3, #0
 8003284:	d109      	bne.n	800329a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003286:	2301      	movs	r3, #1
 8003288:	e073      	b.n	8003372 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800328a:	4b3d      	ldr	r3, [pc, #244]	; (8003380 <HAL_RCC_ClockConfig+0x1c8>)
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f003 0302 	and.w	r3, r3, #2
 8003292:	2b00      	cmp	r3, #0
 8003294:	d101      	bne.n	800329a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003296:	2301      	movs	r3, #1
 8003298:	e06b      	b.n	8003372 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800329a:	4b39      	ldr	r3, [pc, #228]	; (8003380 <HAL_RCC_ClockConfig+0x1c8>)
 800329c:	689b      	ldr	r3, [r3, #8]
 800329e:	f023 0203 	bic.w	r2, r3, #3
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	685b      	ldr	r3, [r3, #4]
 80032a6:	4936      	ldr	r1, [pc, #216]	; (8003380 <HAL_RCC_ClockConfig+0x1c8>)
 80032a8:	4313      	orrs	r3, r2
 80032aa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80032ac:	f7fe f96a 	bl	8001584 <HAL_GetTick>
 80032b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032b2:	e00a      	b.n	80032ca <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032b4:	f7fe f966 	bl	8001584 <HAL_GetTick>
 80032b8:	4602      	mov	r2, r0
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	1ad3      	subs	r3, r2, r3
 80032be:	f241 3288 	movw	r2, #5000	; 0x1388
 80032c2:	4293      	cmp	r3, r2
 80032c4:	d901      	bls.n	80032ca <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80032c6:	2303      	movs	r3, #3
 80032c8:	e053      	b.n	8003372 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032ca:	4b2d      	ldr	r3, [pc, #180]	; (8003380 <HAL_RCC_ClockConfig+0x1c8>)
 80032cc:	689b      	ldr	r3, [r3, #8]
 80032ce:	f003 020c 	and.w	r2, r3, #12
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	685b      	ldr	r3, [r3, #4]
 80032d6:	009b      	lsls	r3, r3, #2
 80032d8:	429a      	cmp	r2, r3
 80032da:	d1eb      	bne.n	80032b4 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80032dc:	4b27      	ldr	r3, [pc, #156]	; (800337c <HAL_RCC_ClockConfig+0x1c4>)
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f003 030f 	and.w	r3, r3, #15
 80032e4:	683a      	ldr	r2, [r7, #0]
 80032e6:	429a      	cmp	r2, r3
 80032e8:	d210      	bcs.n	800330c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032ea:	4b24      	ldr	r3, [pc, #144]	; (800337c <HAL_RCC_ClockConfig+0x1c4>)
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f023 020f 	bic.w	r2, r3, #15
 80032f2:	4922      	ldr	r1, [pc, #136]	; (800337c <HAL_RCC_ClockConfig+0x1c4>)
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	4313      	orrs	r3, r2
 80032f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80032fa:	4b20      	ldr	r3, [pc, #128]	; (800337c <HAL_RCC_ClockConfig+0x1c4>)
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f003 030f 	and.w	r3, r3, #15
 8003302:	683a      	ldr	r2, [r7, #0]
 8003304:	429a      	cmp	r2, r3
 8003306:	d001      	beq.n	800330c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003308:	2301      	movs	r3, #1
 800330a:	e032      	b.n	8003372 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f003 0304 	and.w	r3, r3, #4
 8003314:	2b00      	cmp	r3, #0
 8003316:	d008      	beq.n	800332a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003318:	4b19      	ldr	r3, [pc, #100]	; (8003380 <HAL_RCC_ClockConfig+0x1c8>)
 800331a:	689b      	ldr	r3, [r3, #8]
 800331c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	68db      	ldr	r3, [r3, #12]
 8003324:	4916      	ldr	r1, [pc, #88]	; (8003380 <HAL_RCC_ClockConfig+0x1c8>)
 8003326:	4313      	orrs	r3, r2
 8003328:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f003 0308 	and.w	r3, r3, #8
 8003332:	2b00      	cmp	r3, #0
 8003334:	d009      	beq.n	800334a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003336:	4b12      	ldr	r3, [pc, #72]	; (8003380 <HAL_RCC_ClockConfig+0x1c8>)
 8003338:	689b      	ldr	r3, [r3, #8]
 800333a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	691b      	ldr	r3, [r3, #16]
 8003342:	00db      	lsls	r3, r3, #3
 8003344:	490e      	ldr	r1, [pc, #56]	; (8003380 <HAL_RCC_ClockConfig+0x1c8>)
 8003346:	4313      	orrs	r3, r2
 8003348:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800334a:	f000 f821 	bl	8003390 <HAL_RCC_GetSysClockFreq>
 800334e:	4602      	mov	r2, r0
 8003350:	4b0b      	ldr	r3, [pc, #44]	; (8003380 <HAL_RCC_ClockConfig+0x1c8>)
 8003352:	689b      	ldr	r3, [r3, #8]
 8003354:	091b      	lsrs	r3, r3, #4
 8003356:	f003 030f 	and.w	r3, r3, #15
 800335a:	490a      	ldr	r1, [pc, #40]	; (8003384 <HAL_RCC_ClockConfig+0x1cc>)
 800335c:	5ccb      	ldrb	r3, [r1, r3]
 800335e:	fa22 f303 	lsr.w	r3, r2, r3
 8003362:	4a09      	ldr	r2, [pc, #36]	; (8003388 <HAL_RCC_ClockConfig+0x1d0>)
 8003364:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003366:	4b09      	ldr	r3, [pc, #36]	; (800338c <HAL_RCC_ClockConfig+0x1d4>)
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	4618      	mov	r0, r3
 800336c:	f7fe f8c6 	bl	80014fc <HAL_InitTick>

  return HAL_OK;
 8003370:	2300      	movs	r3, #0
}
 8003372:	4618      	mov	r0, r3
 8003374:	3710      	adds	r7, #16
 8003376:	46bd      	mov	sp, r7
 8003378:	bd80      	pop	{r7, pc}
 800337a:	bf00      	nop
 800337c:	40023c00 	.word	0x40023c00
 8003380:	40023800 	.word	0x40023800
 8003384:	08006d58 	.word	0x08006d58
 8003388:	20000000 	.word	0x20000000
 800338c:	20000004 	.word	0x20000004

08003390 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003390:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003394:	b094      	sub	sp, #80	; 0x50
 8003396:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8003398:	2300      	movs	r3, #0
 800339a:	647b      	str	r3, [r7, #68]	; 0x44
 800339c:	2300      	movs	r3, #0
 800339e:	64fb      	str	r3, [r7, #76]	; 0x4c
 80033a0:	2300      	movs	r3, #0
 80033a2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 80033a4:	2300      	movs	r3, #0
 80033a6:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80033a8:	4b79      	ldr	r3, [pc, #484]	; (8003590 <HAL_RCC_GetSysClockFreq+0x200>)
 80033aa:	689b      	ldr	r3, [r3, #8]
 80033ac:	f003 030c 	and.w	r3, r3, #12
 80033b0:	2b08      	cmp	r3, #8
 80033b2:	d00d      	beq.n	80033d0 <HAL_RCC_GetSysClockFreq+0x40>
 80033b4:	2b08      	cmp	r3, #8
 80033b6:	f200 80e1 	bhi.w	800357c <HAL_RCC_GetSysClockFreq+0x1ec>
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d002      	beq.n	80033c4 <HAL_RCC_GetSysClockFreq+0x34>
 80033be:	2b04      	cmp	r3, #4
 80033c0:	d003      	beq.n	80033ca <HAL_RCC_GetSysClockFreq+0x3a>
 80033c2:	e0db      	b.n	800357c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80033c4:	4b73      	ldr	r3, [pc, #460]	; (8003594 <HAL_RCC_GetSysClockFreq+0x204>)
 80033c6:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80033c8:	e0db      	b.n	8003582 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80033ca:	4b73      	ldr	r3, [pc, #460]	; (8003598 <HAL_RCC_GetSysClockFreq+0x208>)
 80033cc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80033ce:	e0d8      	b.n	8003582 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80033d0:	4b6f      	ldr	r3, [pc, #444]	; (8003590 <HAL_RCC_GetSysClockFreq+0x200>)
 80033d2:	685b      	ldr	r3, [r3, #4]
 80033d4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80033d8:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80033da:	4b6d      	ldr	r3, [pc, #436]	; (8003590 <HAL_RCC_GetSysClockFreq+0x200>)
 80033dc:	685b      	ldr	r3, [r3, #4]
 80033de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d063      	beq.n	80034ae <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80033e6:	4b6a      	ldr	r3, [pc, #424]	; (8003590 <HAL_RCC_GetSysClockFreq+0x200>)
 80033e8:	685b      	ldr	r3, [r3, #4]
 80033ea:	099b      	lsrs	r3, r3, #6
 80033ec:	2200      	movs	r2, #0
 80033ee:	63bb      	str	r3, [r7, #56]	; 0x38
 80033f0:	63fa      	str	r2, [r7, #60]	; 0x3c
 80033f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80033f8:	633b      	str	r3, [r7, #48]	; 0x30
 80033fa:	2300      	movs	r3, #0
 80033fc:	637b      	str	r3, [r7, #52]	; 0x34
 80033fe:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003402:	4622      	mov	r2, r4
 8003404:	462b      	mov	r3, r5
 8003406:	f04f 0000 	mov.w	r0, #0
 800340a:	f04f 0100 	mov.w	r1, #0
 800340e:	0159      	lsls	r1, r3, #5
 8003410:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003414:	0150      	lsls	r0, r2, #5
 8003416:	4602      	mov	r2, r0
 8003418:	460b      	mov	r3, r1
 800341a:	4621      	mov	r1, r4
 800341c:	1a51      	subs	r1, r2, r1
 800341e:	6139      	str	r1, [r7, #16]
 8003420:	4629      	mov	r1, r5
 8003422:	eb63 0301 	sbc.w	r3, r3, r1
 8003426:	617b      	str	r3, [r7, #20]
 8003428:	f04f 0200 	mov.w	r2, #0
 800342c:	f04f 0300 	mov.w	r3, #0
 8003430:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003434:	4659      	mov	r1, fp
 8003436:	018b      	lsls	r3, r1, #6
 8003438:	4651      	mov	r1, sl
 800343a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800343e:	4651      	mov	r1, sl
 8003440:	018a      	lsls	r2, r1, #6
 8003442:	4651      	mov	r1, sl
 8003444:	ebb2 0801 	subs.w	r8, r2, r1
 8003448:	4659      	mov	r1, fp
 800344a:	eb63 0901 	sbc.w	r9, r3, r1
 800344e:	f04f 0200 	mov.w	r2, #0
 8003452:	f04f 0300 	mov.w	r3, #0
 8003456:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800345a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800345e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003462:	4690      	mov	r8, r2
 8003464:	4699      	mov	r9, r3
 8003466:	4623      	mov	r3, r4
 8003468:	eb18 0303 	adds.w	r3, r8, r3
 800346c:	60bb      	str	r3, [r7, #8]
 800346e:	462b      	mov	r3, r5
 8003470:	eb49 0303 	adc.w	r3, r9, r3
 8003474:	60fb      	str	r3, [r7, #12]
 8003476:	f04f 0200 	mov.w	r2, #0
 800347a:	f04f 0300 	mov.w	r3, #0
 800347e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003482:	4629      	mov	r1, r5
 8003484:	024b      	lsls	r3, r1, #9
 8003486:	4621      	mov	r1, r4
 8003488:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800348c:	4621      	mov	r1, r4
 800348e:	024a      	lsls	r2, r1, #9
 8003490:	4610      	mov	r0, r2
 8003492:	4619      	mov	r1, r3
 8003494:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003496:	2200      	movs	r2, #0
 8003498:	62bb      	str	r3, [r7, #40]	; 0x28
 800349a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800349c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80034a0:	f7fc ff1e 	bl	80002e0 <__aeabi_uldivmod>
 80034a4:	4602      	mov	r2, r0
 80034a6:	460b      	mov	r3, r1
 80034a8:	4613      	mov	r3, r2
 80034aa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80034ac:	e058      	b.n	8003560 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80034ae:	4b38      	ldr	r3, [pc, #224]	; (8003590 <HAL_RCC_GetSysClockFreq+0x200>)
 80034b0:	685b      	ldr	r3, [r3, #4]
 80034b2:	099b      	lsrs	r3, r3, #6
 80034b4:	2200      	movs	r2, #0
 80034b6:	4618      	mov	r0, r3
 80034b8:	4611      	mov	r1, r2
 80034ba:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80034be:	623b      	str	r3, [r7, #32]
 80034c0:	2300      	movs	r3, #0
 80034c2:	627b      	str	r3, [r7, #36]	; 0x24
 80034c4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80034c8:	4642      	mov	r2, r8
 80034ca:	464b      	mov	r3, r9
 80034cc:	f04f 0000 	mov.w	r0, #0
 80034d0:	f04f 0100 	mov.w	r1, #0
 80034d4:	0159      	lsls	r1, r3, #5
 80034d6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80034da:	0150      	lsls	r0, r2, #5
 80034dc:	4602      	mov	r2, r0
 80034de:	460b      	mov	r3, r1
 80034e0:	4641      	mov	r1, r8
 80034e2:	ebb2 0a01 	subs.w	sl, r2, r1
 80034e6:	4649      	mov	r1, r9
 80034e8:	eb63 0b01 	sbc.w	fp, r3, r1
 80034ec:	f04f 0200 	mov.w	r2, #0
 80034f0:	f04f 0300 	mov.w	r3, #0
 80034f4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80034f8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80034fc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003500:	ebb2 040a 	subs.w	r4, r2, sl
 8003504:	eb63 050b 	sbc.w	r5, r3, fp
 8003508:	f04f 0200 	mov.w	r2, #0
 800350c:	f04f 0300 	mov.w	r3, #0
 8003510:	00eb      	lsls	r3, r5, #3
 8003512:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003516:	00e2      	lsls	r2, r4, #3
 8003518:	4614      	mov	r4, r2
 800351a:	461d      	mov	r5, r3
 800351c:	4643      	mov	r3, r8
 800351e:	18e3      	adds	r3, r4, r3
 8003520:	603b      	str	r3, [r7, #0]
 8003522:	464b      	mov	r3, r9
 8003524:	eb45 0303 	adc.w	r3, r5, r3
 8003528:	607b      	str	r3, [r7, #4]
 800352a:	f04f 0200 	mov.w	r2, #0
 800352e:	f04f 0300 	mov.w	r3, #0
 8003532:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003536:	4629      	mov	r1, r5
 8003538:	028b      	lsls	r3, r1, #10
 800353a:	4621      	mov	r1, r4
 800353c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003540:	4621      	mov	r1, r4
 8003542:	028a      	lsls	r2, r1, #10
 8003544:	4610      	mov	r0, r2
 8003546:	4619      	mov	r1, r3
 8003548:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800354a:	2200      	movs	r2, #0
 800354c:	61bb      	str	r3, [r7, #24]
 800354e:	61fa      	str	r2, [r7, #28]
 8003550:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003554:	f7fc fec4 	bl	80002e0 <__aeabi_uldivmod>
 8003558:	4602      	mov	r2, r0
 800355a:	460b      	mov	r3, r1
 800355c:	4613      	mov	r3, r2
 800355e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8003560:	4b0b      	ldr	r3, [pc, #44]	; (8003590 <HAL_RCC_GetSysClockFreq+0x200>)
 8003562:	685b      	ldr	r3, [r3, #4]
 8003564:	0c1b      	lsrs	r3, r3, #16
 8003566:	f003 0303 	and.w	r3, r3, #3
 800356a:	3301      	adds	r3, #1
 800356c:	005b      	lsls	r3, r3, #1
 800356e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8003570:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003572:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003574:	fbb2 f3f3 	udiv	r3, r2, r3
 8003578:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800357a:	e002      	b.n	8003582 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800357c:	4b05      	ldr	r3, [pc, #20]	; (8003594 <HAL_RCC_GetSysClockFreq+0x204>)
 800357e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003580:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003582:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003584:	4618      	mov	r0, r3
 8003586:	3750      	adds	r7, #80	; 0x50
 8003588:	46bd      	mov	sp, r7
 800358a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800358e:	bf00      	nop
 8003590:	40023800 	.word	0x40023800
 8003594:	00f42400 	.word	0x00f42400
 8003598:	007a1200 	.word	0x007a1200

0800359c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800359c:	b480      	push	{r7}
 800359e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80035a0:	4b03      	ldr	r3, [pc, #12]	; (80035b0 <HAL_RCC_GetHCLKFreq+0x14>)
 80035a2:	681b      	ldr	r3, [r3, #0]
}
 80035a4:	4618      	mov	r0, r3
 80035a6:	46bd      	mov	sp, r7
 80035a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ac:	4770      	bx	lr
 80035ae:	bf00      	nop
 80035b0:	20000000 	.word	0x20000000

080035b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80035b8:	f7ff fff0 	bl	800359c <HAL_RCC_GetHCLKFreq>
 80035bc:	4602      	mov	r2, r0
 80035be:	4b05      	ldr	r3, [pc, #20]	; (80035d4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80035c0:	689b      	ldr	r3, [r3, #8]
 80035c2:	0a9b      	lsrs	r3, r3, #10
 80035c4:	f003 0307 	and.w	r3, r3, #7
 80035c8:	4903      	ldr	r1, [pc, #12]	; (80035d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80035ca:	5ccb      	ldrb	r3, [r1, r3]
 80035cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80035d0:	4618      	mov	r0, r3
 80035d2:	bd80      	pop	{r7, pc}
 80035d4:	40023800 	.word	0x40023800
 80035d8:	08006d68 	.word	0x08006d68

080035dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80035e0:	f7ff ffdc 	bl	800359c <HAL_RCC_GetHCLKFreq>
 80035e4:	4602      	mov	r2, r0
 80035e6:	4b05      	ldr	r3, [pc, #20]	; (80035fc <HAL_RCC_GetPCLK2Freq+0x20>)
 80035e8:	689b      	ldr	r3, [r3, #8]
 80035ea:	0b5b      	lsrs	r3, r3, #13
 80035ec:	f003 0307 	and.w	r3, r3, #7
 80035f0:	4903      	ldr	r1, [pc, #12]	; (8003600 <HAL_RCC_GetPCLK2Freq+0x24>)
 80035f2:	5ccb      	ldrb	r3, [r1, r3]
 80035f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80035f8:	4618      	mov	r0, r3
 80035fa:	bd80      	pop	{r7, pc}
 80035fc:	40023800 	.word	0x40023800
 8003600:	08006d68 	.word	0x08006d68

08003604 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b088      	sub	sp, #32
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800360c:	2300      	movs	r3, #0
 800360e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8003610:	2300      	movs	r3, #0
 8003612:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8003614:	2300      	movs	r3, #0
 8003616:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8003618:	2300      	movs	r3, #0
 800361a:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 800361c:	2300      	movs	r3, #0
 800361e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f003 0301 	and.w	r3, r3, #1
 8003628:	2b00      	cmp	r3, #0
 800362a:	d012      	beq.n	8003652 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800362c:	4b69      	ldr	r3, [pc, #420]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800362e:	689b      	ldr	r3, [r3, #8]
 8003630:	4a68      	ldr	r2, [pc, #416]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003632:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003636:	6093      	str	r3, [r2, #8]
 8003638:	4b66      	ldr	r3, [pc, #408]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800363a:	689a      	ldr	r2, [r3, #8]
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003640:	4964      	ldr	r1, [pc, #400]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003642:	4313      	orrs	r3, r2
 8003644:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800364a:	2b00      	cmp	r3, #0
 800364c:	d101      	bne.n	8003652 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800364e:	2301      	movs	r3, #1
 8003650:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800365a:	2b00      	cmp	r3, #0
 800365c:	d017      	beq.n	800368e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800365e:	4b5d      	ldr	r3, [pc, #372]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003660:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003664:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800366c:	4959      	ldr	r1, [pc, #356]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800366e:	4313      	orrs	r3, r2
 8003670:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003678:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800367c:	d101      	bne.n	8003682 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800367e:	2301      	movs	r3, #1
 8003680:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003686:	2b00      	cmp	r3, #0
 8003688:	d101      	bne.n	800368e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800368a:	2301      	movs	r3, #1
 800368c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003696:	2b00      	cmp	r3, #0
 8003698:	d017      	beq.n	80036ca <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800369a:	4b4e      	ldr	r3, [pc, #312]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800369c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80036a0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036a8:	494a      	ldr	r1, [pc, #296]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80036aa:	4313      	orrs	r3, r2
 80036ac:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036b4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80036b8:	d101      	bne.n	80036be <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80036ba:	2301      	movs	r3, #1
 80036bc:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d101      	bne.n	80036ca <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80036c6:	2301      	movs	r3, #1
 80036c8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d001      	beq.n	80036da <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80036d6:	2301      	movs	r3, #1
 80036d8:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f003 0320 	and.w	r3, r3, #32
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	f000 808b 	beq.w	80037fe <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80036e8:	4b3a      	ldr	r3, [pc, #232]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80036ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036ec:	4a39      	ldr	r2, [pc, #228]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80036ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80036f2:	6413      	str	r3, [r2, #64]	; 0x40
 80036f4:	4b37      	ldr	r3, [pc, #220]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80036f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036fc:	60bb      	str	r3, [r7, #8]
 80036fe:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003700:	4b35      	ldr	r3, [pc, #212]	; (80037d8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	4a34      	ldr	r2, [pc, #208]	; (80037d8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003706:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800370a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800370c:	f7fd ff3a 	bl	8001584 <HAL_GetTick>
 8003710:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003712:	e008      	b.n	8003726 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003714:	f7fd ff36 	bl	8001584 <HAL_GetTick>
 8003718:	4602      	mov	r2, r0
 800371a:	697b      	ldr	r3, [r7, #20]
 800371c:	1ad3      	subs	r3, r2, r3
 800371e:	2b64      	cmp	r3, #100	; 0x64
 8003720:	d901      	bls.n	8003726 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8003722:	2303      	movs	r3, #3
 8003724:	e38f      	b.n	8003e46 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003726:	4b2c      	ldr	r3, [pc, #176]	; (80037d8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800372e:	2b00      	cmp	r3, #0
 8003730:	d0f0      	beq.n	8003714 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003732:	4b28      	ldr	r3, [pc, #160]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003734:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003736:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800373a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800373c:	693b      	ldr	r3, [r7, #16]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d035      	beq.n	80037ae <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003746:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800374a:	693a      	ldr	r2, [r7, #16]
 800374c:	429a      	cmp	r2, r3
 800374e:	d02e      	beq.n	80037ae <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003750:	4b20      	ldr	r3, [pc, #128]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003752:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003754:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003758:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800375a:	4b1e      	ldr	r3, [pc, #120]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800375c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800375e:	4a1d      	ldr	r2, [pc, #116]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003760:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003764:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003766:	4b1b      	ldr	r3, [pc, #108]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003768:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800376a:	4a1a      	ldr	r2, [pc, #104]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800376c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003770:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8003772:	4a18      	ldr	r2, [pc, #96]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003774:	693b      	ldr	r3, [r7, #16]
 8003776:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003778:	4b16      	ldr	r3, [pc, #88]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800377a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800377c:	f003 0301 	and.w	r3, r3, #1
 8003780:	2b01      	cmp	r3, #1
 8003782:	d114      	bne.n	80037ae <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003784:	f7fd fefe 	bl	8001584 <HAL_GetTick>
 8003788:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800378a:	e00a      	b.n	80037a2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800378c:	f7fd fefa 	bl	8001584 <HAL_GetTick>
 8003790:	4602      	mov	r2, r0
 8003792:	697b      	ldr	r3, [r7, #20]
 8003794:	1ad3      	subs	r3, r2, r3
 8003796:	f241 3288 	movw	r2, #5000	; 0x1388
 800379a:	4293      	cmp	r3, r2
 800379c:	d901      	bls.n	80037a2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800379e:	2303      	movs	r3, #3
 80037a0:	e351      	b.n	8003e46 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037a2:	4b0c      	ldr	r3, [pc, #48]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80037a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037a6:	f003 0302 	and.w	r3, r3, #2
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d0ee      	beq.n	800378c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80037b6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80037ba:	d111      	bne.n	80037e0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80037bc:	4b05      	ldr	r3, [pc, #20]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80037be:	689b      	ldr	r3, [r3, #8]
 80037c0:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80037c8:	4b04      	ldr	r3, [pc, #16]	; (80037dc <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80037ca:	400b      	ands	r3, r1
 80037cc:	4901      	ldr	r1, [pc, #4]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80037ce:	4313      	orrs	r3, r2
 80037d0:	608b      	str	r3, [r1, #8]
 80037d2:	e00b      	b.n	80037ec <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80037d4:	40023800 	.word	0x40023800
 80037d8:	40007000 	.word	0x40007000
 80037dc:	0ffffcff 	.word	0x0ffffcff
 80037e0:	4bac      	ldr	r3, [pc, #688]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80037e2:	689b      	ldr	r3, [r3, #8]
 80037e4:	4aab      	ldr	r2, [pc, #684]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80037e6:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80037ea:	6093      	str	r3, [r2, #8]
 80037ec:	4ba9      	ldr	r3, [pc, #676]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80037ee:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80037f8:	49a6      	ldr	r1, [pc, #664]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80037fa:	4313      	orrs	r3, r2
 80037fc:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f003 0310 	and.w	r3, r3, #16
 8003806:	2b00      	cmp	r3, #0
 8003808:	d010      	beq.n	800382c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800380a:	4ba2      	ldr	r3, [pc, #648]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800380c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003810:	4aa0      	ldr	r2, [pc, #640]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003812:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003816:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800381a:	4b9e      	ldr	r3, [pc, #632]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800381c:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003824:	499b      	ldr	r1, [pc, #620]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003826:	4313      	orrs	r3, r2
 8003828:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003834:	2b00      	cmp	r3, #0
 8003836:	d00a      	beq.n	800384e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003838:	4b96      	ldr	r3, [pc, #600]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800383a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800383e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003846:	4993      	ldr	r1, [pc, #588]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003848:	4313      	orrs	r3, r2
 800384a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003856:	2b00      	cmp	r3, #0
 8003858:	d00a      	beq.n	8003870 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800385a:	4b8e      	ldr	r3, [pc, #568]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800385c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003860:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003868:	498a      	ldr	r1, [pc, #552]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800386a:	4313      	orrs	r3, r2
 800386c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003878:	2b00      	cmp	r3, #0
 800387a:	d00a      	beq.n	8003892 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800387c:	4b85      	ldr	r3, [pc, #532]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800387e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003882:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800388a:	4982      	ldr	r1, [pc, #520]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800388c:	4313      	orrs	r3, r2
 800388e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800389a:	2b00      	cmp	r3, #0
 800389c:	d00a      	beq.n	80038b4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800389e:	4b7d      	ldr	r3, [pc, #500]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80038a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038a4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038ac:	4979      	ldr	r1, [pc, #484]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80038ae:	4313      	orrs	r3, r2
 80038b0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d00a      	beq.n	80038d6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80038c0:	4b74      	ldr	r3, [pc, #464]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80038c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038c6:	f023 0203 	bic.w	r2, r3, #3
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038ce:	4971      	ldr	r1, [pc, #452]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80038d0:	4313      	orrs	r3, r2
 80038d2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d00a      	beq.n	80038f8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80038e2:	4b6c      	ldr	r3, [pc, #432]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80038e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038e8:	f023 020c 	bic.w	r2, r3, #12
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80038f0:	4968      	ldr	r1, [pc, #416]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80038f2:	4313      	orrs	r3, r2
 80038f4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003900:	2b00      	cmp	r3, #0
 8003902:	d00a      	beq.n	800391a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003904:	4b63      	ldr	r3, [pc, #396]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003906:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800390a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003912:	4960      	ldr	r1, [pc, #384]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003914:	4313      	orrs	r3, r2
 8003916:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003922:	2b00      	cmp	r3, #0
 8003924:	d00a      	beq.n	800393c <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003926:	4b5b      	ldr	r3, [pc, #364]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003928:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800392c:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003934:	4957      	ldr	r1, [pc, #348]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003936:	4313      	orrs	r3, r2
 8003938:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003944:	2b00      	cmp	r3, #0
 8003946:	d00a      	beq.n	800395e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003948:	4b52      	ldr	r3, [pc, #328]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800394a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800394e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003956:	494f      	ldr	r1, [pc, #316]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003958:	4313      	orrs	r3, r2
 800395a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003966:	2b00      	cmp	r3, #0
 8003968:	d00a      	beq.n	8003980 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800396a:	4b4a      	ldr	r3, [pc, #296]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800396c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003970:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003978:	4946      	ldr	r1, [pc, #280]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800397a:	4313      	orrs	r3, r2
 800397c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003988:	2b00      	cmp	r3, #0
 800398a:	d00a      	beq.n	80039a2 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800398c:	4b41      	ldr	r3, [pc, #260]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800398e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003992:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800399a:	493e      	ldr	r1, [pc, #248]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800399c:	4313      	orrs	r3, r2
 800399e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d00a      	beq.n	80039c4 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80039ae:	4b39      	ldr	r3, [pc, #228]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80039b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039b4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80039bc:	4935      	ldr	r1, [pc, #212]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80039be:	4313      	orrs	r3, r2
 80039c0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d00a      	beq.n	80039e6 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80039d0:	4b30      	ldr	r3, [pc, #192]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80039d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039d6:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80039de:	492d      	ldr	r1, [pc, #180]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80039e0:	4313      	orrs	r3, r2
 80039e2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d011      	beq.n	8003a16 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80039f2:	4b28      	ldr	r3, [pc, #160]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80039f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039f8:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003a00:	4924      	ldr	r1, [pc, #144]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003a02:	4313      	orrs	r3, r2
 8003a04:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003a0c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003a10:	d101      	bne.n	8003a16 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8003a12:	2301      	movs	r3, #1
 8003a14:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f003 0308 	and.w	r3, r3, #8
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d001      	beq.n	8003a26 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8003a22:	2301      	movs	r3, #1
 8003a24:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d00a      	beq.n	8003a48 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003a32:	4b18      	ldr	r3, [pc, #96]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003a34:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a38:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a40:	4914      	ldr	r1, [pc, #80]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003a42:	4313      	orrs	r3, r2
 8003a44:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d00b      	beq.n	8003a6c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003a54:	4b0f      	ldr	r3, [pc, #60]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003a56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a5a:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003a64:	490b      	ldr	r1, [pc, #44]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003a66:	4313      	orrs	r3, r2
 8003a68:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d00f      	beq.n	8003a98 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8003a78:	4b06      	ldr	r3, [pc, #24]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003a7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a7e:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003a88:	4902      	ldr	r1, [pc, #8]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003a8a:	4313      	orrs	r3, r2
 8003a8c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003a90:	e002      	b.n	8003a98 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8003a92:	bf00      	nop
 8003a94:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d00b      	beq.n	8003abc <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003aa4:	4b8a      	ldr	r3, [pc, #552]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003aa6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003aaa:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ab4:	4986      	ldr	r1, [pc, #536]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003ab6:	4313      	orrs	r3, r2
 8003ab8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d00b      	beq.n	8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003ac8:	4b81      	ldr	r3, [pc, #516]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003aca:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003ace:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003ad8:	497d      	ldr	r1, [pc, #500]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003ada:	4313      	orrs	r3, r2
 8003adc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003ae0:	69fb      	ldr	r3, [r7, #28]
 8003ae2:	2b01      	cmp	r3, #1
 8003ae4:	d006      	beq.n	8003af4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	f000 80d6 	beq.w	8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003af4:	4b76      	ldr	r3, [pc, #472]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	4a75      	ldr	r2, [pc, #468]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003afa:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003afe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b00:	f7fd fd40 	bl	8001584 <HAL_GetTick>
 8003b04:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003b06:	e008      	b.n	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003b08:	f7fd fd3c 	bl	8001584 <HAL_GetTick>
 8003b0c:	4602      	mov	r2, r0
 8003b0e:	697b      	ldr	r3, [r7, #20]
 8003b10:	1ad3      	subs	r3, r2, r3
 8003b12:	2b64      	cmp	r3, #100	; 0x64
 8003b14:	d901      	bls.n	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003b16:	2303      	movs	r3, #3
 8003b18:	e195      	b.n	8003e46 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003b1a:	4b6d      	ldr	r3, [pc, #436]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d1f0      	bne.n	8003b08 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f003 0301 	and.w	r3, r3, #1
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d021      	beq.n	8003b76 <HAL_RCCEx_PeriphCLKConfig+0x572>
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d11d      	bne.n	8003b76 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003b3a:	4b65      	ldr	r3, [pc, #404]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003b3c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003b40:	0c1b      	lsrs	r3, r3, #16
 8003b42:	f003 0303 	and.w	r3, r3, #3
 8003b46:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003b48:	4b61      	ldr	r3, [pc, #388]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003b4a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003b4e:	0e1b      	lsrs	r3, r3, #24
 8003b50:	f003 030f 	and.w	r3, r3, #15
 8003b54:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	685b      	ldr	r3, [r3, #4]
 8003b5a:	019a      	lsls	r2, r3, #6
 8003b5c:	693b      	ldr	r3, [r7, #16]
 8003b5e:	041b      	lsls	r3, r3, #16
 8003b60:	431a      	orrs	r2, r3
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	061b      	lsls	r3, r3, #24
 8003b66:	431a      	orrs	r2, r3
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	689b      	ldr	r3, [r3, #8]
 8003b6c:	071b      	lsls	r3, r3, #28
 8003b6e:	4958      	ldr	r1, [pc, #352]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003b70:	4313      	orrs	r3, r2
 8003b72:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d004      	beq.n	8003b8c <HAL_RCCEx_PeriphCLKConfig+0x588>
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b86:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003b8a:	d00a      	beq.n	8003ba2 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d02e      	beq.n	8003bf6 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b9c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003ba0:	d129      	bne.n	8003bf6 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003ba2:	4b4b      	ldr	r3, [pc, #300]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003ba4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003ba8:	0c1b      	lsrs	r3, r3, #16
 8003baa:	f003 0303 	and.w	r3, r3, #3
 8003bae:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003bb0:	4b47      	ldr	r3, [pc, #284]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003bb2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003bb6:	0f1b      	lsrs	r3, r3, #28
 8003bb8:	f003 0307 	and.w	r3, r3, #7
 8003bbc:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	685b      	ldr	r3, [r3, #4]
 8003bc2:	019a      	lsls	r2, r3, #6
 8003bc4:	693b      	ldr	r3, [r7, #16]
 8003bc6:	041b      	lsls	r3, r3, #16
 8003bc8:	431a      	orrs	r2, r3
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	68db      	ldr	r3, [r3, #12]
 8003bce:	061b      	lsls	r3, r3, #24
 8003bd0:	431a      	orrs	r2, r3
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	071b      	lsls	r3, r3, #28
 8003bd6:	493e      	ldr	r1, [pc, #248]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003bd8:	4313      	orrs	r3, r2
 8003bda:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003bde:	4b3c      	ldr	r3, [pc, #240]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003be0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003be4:	f023 021f 	bic.w	r2, r3, #31
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bec:	3b01      	subs	r3, #1
 8003bee:	4938      	ldr	r1, [pc, #224]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003bf0:	4313      	orrs	r3, r2
 8003bf2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d01d      	beq.n	8003c3e <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003c02:	4b33      	ldr	r3, [pc, #204]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003c04:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003c08:	0e1b      	lsrs	r3, r3, #24
 8003c0a:	f003 030f 	and.w	r3, r3, #15
 8003c0e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003c10:	4b2f      	ldr	r3, [pc, #188]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003c12:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003c16:	0f1b      	lsrs	r3, r3, #28
 8003c18:	f003 0307 	and.w	r3, r3, #7
 8003c1c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	685b      	ldr	r3, [r3, #4]
 8003c22:	019a      	lsls	r2, r3, #6
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	691b      	ldr	r3, [r3, #16]
 8003c28:	041b      	lsls	r3, r3, #16
 8003c2a:	431a      	orrs	r2, r3
 8003c2c:	693b      	ldr	r3, [r7, #16]
 8003c2e:	061b      	lsls	r3, r3, #24
 8003c30:	431a      	orrs	r2, r3
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	071b      	lsls	r3, r3, #28
 8003c36:	4926      	ldr	r1, [pc, #152]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003c38:	4313      	orrs	r3, r2
 8003c3a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d011      	beq.n	8003c6e <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	685b      	ldr	r3, [r3, #4]
 8003c4e:	019a      	lsls	r2, r3, #6
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	691b      	ldr	r3, [r3, #16]
 8003c54:	041b      	lsls	r3, r3, #16
 8003c56:	431a      	orrs	r2, r3
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	68db      	ldr	r3, [r3, #12]
 8003c5c:	061b      	lsls	r3, r3, #24
 8003c5e:	431a      	orrs	r2, r3
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	689b      	ldr	r3, [r3, #8]
 8003c64:	071b      	lsls	r3, r3, #28
 8003c66:	491a      	ldr	r1, [pc, #104]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003c68:	4313      	orrs	r3, r2
 8003c6a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003c6e:	4b18      	ldr	r3, [pc, #96]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	4a17      	ldr	r2, [pc, #92]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003c74:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003c78:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003c7a:	f7fd fc83 	bl	8001584 <HAL_GetTick>
 8003c7e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003c80:	e008      	b.n	8003c94 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003c82:	f7fd fc7f 	bl	8001584 <HAL_GetTick>
 8003c86:	4602      	mov	r2, r0
 8003c88:	697b      	ldr	r3, [r7, #20]
 8003c8a:	1ad3      	subs	r3, r2, r3
 8003c8c:	2b64      	cmp	r3, #100	; 0x64
 8003c8e:	d901      	bls.n	8003c94 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003c90:	2303      	movs	r3, #3
 8003c92:	e0d8      	b.n	8003e46 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003c94:	4b0e      	ldr	r3, [pc, #56]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d0f0      	beq.n	8003c82 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003ca0:	69bb      	ldr	r3, [r7, #24]
 8003ca2:	2b01      	cmp	r3, #1
 8003ca4:	f040 80ce 	bne.w	8003e44 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003ca8:	4b09      	ldr	r3, [pc, #36]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	4a08      	ldr	r2, [pc, #32]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003cae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003cb2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003cb4:	f7fd fc66 	bl	8001584 <HAL_GetTick>
 8003cb8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003cba:	e00b      	b.n	8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003cbc:	f7fd fc62 	bl	8001584 <HAL_GetTick>
 8003cc0:	4602      	mov	r2, r0
 8003cc2:	697b      	ldr	r3, [r7, #20]
 8003cc4:	1ad3      	subs	r3, r2, r3
 8003cc6:	2b64      	cmp	r3, #100	; 0x64
 8003cc8:	d904      	bls.n	8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003cca:	2303      	movs	r3, #3
 8003ccc:	e0bb      	b.n	8003e46 <HAL_RCCEx_PeriphCLKConfig+0x842>
 8003cce:	bf00      	nop
 8003cd0:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003cd4:	4b5e      	ldr	r3, [pc, #376]	; (8003e50 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003cdc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003ce0:	d0ec      	beq.n	8003cbc <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d003      	beq.n	8003cf6 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d009      	beq.n	8003d0a <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d02e      	beq.n	8003d60 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d12a      	bne.n	8003d60 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003d0a:	4b51      	ldr	r3, [pc, #324]	; (8003e50 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003d0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d10:	0c1b      	lsrs	r3, r3, #16
 8003d12:	f003 0303 	and.w	r3, r3, #3
 8003d16:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003d18:	4b4d      	ldr	r3, [pc, #308]	; (8003e50 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003d1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d1e:	0f1b      	lsrs	r3, r3, #28
 8003d20:	f003 0307 	and.w	r3, r3, #7
 8003d24:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	695b      	ldr	r3, [r3, #20]
 8003d2a:	019a      	lsls	r2, r3, #6
 8003d2c:	693b      	ldr	r3, [r7, #16]
 8003d2e:	041b      	lsls	r3, r3, #16
 8003d30:	431a      	orrs	r2, r3
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	699b      	ldr	r3, [r3, #24]
 8003d36:	061b      	lsls	r3, r3, #24
 8003d38:	431a      	orrs	r2, r3
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	071b      	lsls	r3, r3, #28
 8003d3e:	4944      	ldr	r1, [pc, #272]	; (8003e50 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003d40:	4313      	orrs	r3, r2
 8003d42:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003d46:	4b42      	ldr	r3, [pc, #264]	; (8003e50 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003d48:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003d4c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d54:	3b01      	subs	r3, #1
 8003d56:	021b      	lsls	r3, r3, #8
 8003d58:	493d      	ldr	r1, [pc, #244]	; (8003e50 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003d5a:	4313      	orrs	r3, r2
 8003d5c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d022      	beq.n	8003db2 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003d70:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003d74:	d11d      	bne.n	8003db2 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003d76:	4b36      	ldr	r3, [pc, #216]	; (8003e50 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003d78:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d7c:	0e1b      	lsrs	r3, r3, #24
 8003d7e:	f003 030f 	and.w	r3, r3, #15
 8003d82:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003d84:	4b32      	ldr	r3, [pc, #200]	; (8003e50 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003d86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d8a:	0f1b      	lsrs	r3, r3, #28
 8003d8c:	f003 0307 	and.w	r3, r3, #7
 8003d90:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	695b      	ldr	r3, [r3, #20]
 8003d96:	019a      	lsls	r2, r3, #6
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	6a1b      	ldr	r3, [r3, #32]
 8003d9c:	041b      	lsls	r3, r3, #16
 8003d9e:	431a      	orrs	r2, r3
 8003da0:	693b      	ldr	r3, [r7, #16]
 8003da2:	061b      	lsls	r3, r3, #24
 8003da4:	431a      	orrs	r2, r3
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	071b      	lsls	r3, r3, #28
 8003daa:	4929      	ldr	r1, [pc, #164]	; (8003e50 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003dac:	4313      	orrs	r3, r2
 8003dae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f003 0308 	and.w	r3, r3, #8
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d028      	beq.n	8003e10 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003dbe:	4b24      	ldr	r3, [pc, #144]	; (8003e50 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003dc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003dc4:	0e1b      	lsrs	r3, r3, #24
 8003dc6:	f003 030f 	and.w	r3, r3, #15
 8003dca:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003dcc:	4b20      	ldr	r3, [pc, #128]	; (8003e50 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003dce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003dd2:	0c1b      	lsrs	r3, r3, #16
 8003dd4:	f003 0303 	and.w	r3, r3, #3
 8003dd8:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	695b      	ldr	r3, [r3, #20]
 8003dde:	019a      	lsls	r2, r3, #6
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	041b      	lsls	r3, r3, #16
 8003de4:	431a      	orrs	r2, r3
 8003de6:	693b      	ldr	r3, [r7, #16]
 8003de8:	061b      	lsls	r3, r3, #24
 8003dea:	431a      	orrs	r2, r3
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	69db      	ldr	r3, [r3, #28]
 8003df0:	071b      	lsls	r3, r3, #28
 8003df2:	4917      	ldr	r1, [pc, #92]	; (8003e50 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003df4:	4313      	orrs	r3, r2
 8003df6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003dfa:	4b15      	ldr	r3, [pc, #84]	; (8003e50 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003dfc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003e00:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e08:	4911      	ldr	r1, [pc, #68]	; (8003e50 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003e0a:	4313      	orrs	r3, r2
 8003e0c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003e10:	4b0f      	ldr	r3, [pc, #60]	; (8003e50 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	4a0e      	ldr	r2, [pc, #56]	; (8003e50 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003e16:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e1a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e1c:	f7fd fbb2 	bl	8001584 <HAL_GetTick>
 8003e20:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003e22:	e008      	b.n	8003e36 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003e24:	f7fd fbae 	bl	8001584 <HAL_GetTick>
 8003e28:	4602      	mov	r2, r0
 8003e2a:	697b      	ldr	r3, [r7, #20]
 8003e2c:	1ad3      	subs	r3, r2, r3
 8003e2e:	2b64      	cmp	r3, #100	; 0x64
 8003e30:	d901      	bls.n	8003e36 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003e32:	2303      	movs	r3, #3
 8003e34:	e007      	b.n	8003e46 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003e36:	4b06      	ldr	r3, [pc, #24]	; (8003e50 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003e3e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003e42:	d1ef      	bne.n	8003e24 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8003e44:	2300      	movs	r3, #0
}
 8003e46:	4618      	mov	r0, r3
 8003e48:	3720      	adds	r7, #32
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	bd80      	pop	{r7, pc}
 8003e4e:	bf00      	nop
 8003e50:	40023800 	.word	0x40023800

08003e54 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8003e54:	b580      	push	{r7, lr}
 8003e56:	b086      	sub	sp, #24
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
 8003e5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d101      	bne.n	8003e68 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003e64:	2301      	movs	r3, #1
 8003e66:	e08f      	b.n	8003f88 <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e6e:	b2db      	uxtb	r3, r3
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d106      	bne.n	8003e82 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2200      	movs	r2, #0
 8003e78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003e7c:	6878      	ldr	r0, [r7, #4]
 8003e7e:	f7fd f859 	bl	8000f34 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	2202      	movs	r2, #2
 8003e86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	6899      	ldr	r1, [r3, #8]
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681a      	ldr	r2, [r3, #0]
 8003e94:	4b3e      	ldr	r3, [pc, #248]	; (8003f90 <HAL_TIM_Encoder_Init+0x13c>)
 8003e96:	400b      	ands	r3, r1
 8003e98:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681a      	ldr	r2, [r3, #0]
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	3304      	adds	r3, #4
 8003ea2:	4619      	mov	r1, r3
 8003ea4:	4610      	mov	r0, r2
 8003ea6:	f000 fa5b 	bl	8004360 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	689b      	ldr	r3, [r3, #8]
 8003eb0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	699b      	ldr	r3, [r3, #24]
 8003eb8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	6a1b      	ldr	r3, [r3, #32]
 8003ec0:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8003ec2:	683b      	ldr	r3, [r7, #0]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	697a      	ldr	r2, [r7, #20]
 8003ec8:	4313      	orrs	r3, r2
 8003eca:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003ecc:	693a      	ldr	r2, [r7, #16]
 8003ece:	4b31      	ldr	r3, [pc, #196]	; (8003f94 <HAL_TIM_Encoder_Init+0x140>)
 8003ed0:	4013      	ands	r3, r2
 8003ed2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003ed4:	683b      	ldr	r3, [r7, #0]
 8003ed6:	689a      	ldr	r2, [r3, #8]
 8003ed8:	683b      	ldr	r3, [r7, #0]
 8003eda:	699b      	ldr	r3, [r3, #24]
 8003edc:	021b      	lsls	r3, r3, #8
 8003ede:	4313      	orrs	r3, r2
 8003ee0:	693a      	ldr	r2, [r7, #16]
 8003ee2:	4313      	orrs	r3, r2
 8003ee4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003ee6:	693a      	ldr	r2, [r7, #16]
 8003ee8:	4b2b      	ldr	r3, [pc, #172]	; (8003f98 <HAL_TIM_Encoder_Init+0x144>)
 8003eea:	4013      	ands	r3, r2
 8003eec:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8003eee:	693a      	ldr	r2, [r7, #16]
 8003ef0:	4b2a      	ldr	r3, [pc, #168]	; (8003f9c <HAL_TIM_Encoder_Init+0x148>)
 8003ef2:	4013      	ands	r3, r2
 8003ef4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	68da      	ldr	r2, [r3, #12]
 8003efa:	683b      	ldr	r3, [r7, #0]
 8003efc:	69db      	ldr	r3, [r3, #28]
 8003efe:	021b      	lsls	r3, r3, #8
 8003f00:	4313      	orrs	r3, r2
 8003f02:	693a      	ldr	r2, [r7, #16]
 8003f04:	4313      	orrs	r3, r2
 8003f06:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	691b      	ldr	r3, [r3, #16]
 8003f0c:	011a      	lsls	r2, r3, #4
 8003f0e:	683b      	ldr	r3, [r7, #0]
 8003f10:	6a1b      	ldr	r3, [r3, #32]
 8003f12:	031b      	lsls	r3, r3, #12
 8003f14:	4313      	orrs	r3, r2
 8003f16:	693a      	ldr	r2, [r7, #16]
 8003f18:	4313      	orrs	r3, r2
 8003f1a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8003f22:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8003f2a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	685a      	ldr	r2, [r3, #4]
 8003f30:	683b      	ldr	r3, [r7, #0]
 8003f32:	695b      	ldr	r3, [r3, #20]
 8003f34:	011b      	lsls	r3, r3, #4
 8003f36:	4313      	orrs	r3, r2
 8003f38:	68fa      	ldr	r2, [r7, #12]
 8003f3a:	4313      	orrs	r3, r2
 8003f3c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	697a      	ldr	r2, [r7, #20]
 8003f44:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	693a      	ldr	r2, [r7, #16]
 8003f4c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	68fa      	ldr	r2, [r7, #12]
 8003f54:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	2201      	movs	r2, #1
 8003f5a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	2201      	movs	r2, #1
 8003f62:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	2201      	movs	r2, #1
 8003f6a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	2201      	movs	r2, #1
 8003f72:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	2201      	movs	r2, #1
 8003f7a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	2201      	movs	r2, #1
 8003f82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003f86:	2300      	movs	r3, #0
}
 8003f88:	4618      	mov	r0, r3
 8003f8a:	3718      	adds	r7, #24
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	bd80      	pop	{r7, pc}
 8003f90:	fffebff8 	.word	0xfffebff8
 8003f94:	fffffcfc 	.word	0xfffffcfc
 8003f98:	fffff3f3 	.word	0xfffff3f3
 8003f9c:	ffff0f0f 	.word	0xffff0f0f

08003fa0 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b084      	sub	sp, #16
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
 8003fa8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003fb0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003fb8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003fc0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003fc8:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8003fca:	683b      	ldr	r3, [r7, #0]
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d110      	bne.n	8003ff2 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003fd0:	7bfb      	ldrb	r3, [r7, #15]
 8003fd2:	2b01      	cmp	r3, #1
 8003fd4:	d102      	bne.n	8003fdc <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8003fd6:	7b7b      	ldrb	r3, [r7, #13]
 8003fd8:	2b01      	cmp	r3, #1
 8003fda:	d001      	beq.n	8003fe0 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8003fdc:	2301      	movs	r3, #1
 8003fde:	e069      	b.n	80040b4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2202      	movs	r2, #2
 8003fe4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2202      	movs	r2, #2
 8003fec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003ff0:	e031      	b.n	8004056 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8003ff2:	683b      	ldr	r3, [r7, #0]
 8003ff4:	2b04      	cmp	r3, #4
 8003ff6:	d110      	bne.n	800401a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003ff8:	7bbb      	ldrb	r3, [r7, #14]
 8003ffa:	2b01      	cmp	r3, #1
 8003ffc:	d102      	bne.n	8004004 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003ffe:	7b3b      	ldrb	r3, [r7, #12]
 8004000:	2b01      	cmp	r3, #1
 8004002:	d001      	beq.n	8004008 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8004004:	2301      	movs	r3, #1
 8004006:	e055      	b.n	80040b4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2202      	movs	r2, #2
 800400c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	2202      	movs	r2, #2
 8004014:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004018:	e01d      	b.n	8004056 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800401a:	7bfb      	ldrb	r3, [r7, #15]
 800401c:	2b01      	cmp	r3, #1
 800401e:	d108      	bne.n	8004032 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004020:	7bbb      	ldrb	r3, [r7, #14]
 8004022:	2b01      	cmp	r3, #1
 8004024:	d105      	bne.n	8004032 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004026:	7b7b      	ldrb	r3, [r7, #13]
 8004028:	2b01      	cmp	r3, #1
 800402a:	d102      	bne.n	8004032 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800402c:	7b3b      	ldrb	r3, [r7, #12]
 800402e:	2b01      	cmp	r3, #1
 8004030:	d001      	beq.n	8004036 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8004032:	2301      	movs	r3, #1
 8004034:	e03e      	b.n	80040b4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	2202      	movs	r2, #2
 800403a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	2202      	movs	r2, #2
 8004042:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2202      	movs	r2, #2
 800404a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2202      	movs	r2, #2
 8004052:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8004056:	683b      	ldr	r3, [r7, #0]
 8004058:	2b00      	cmp	r3, #0
 800405a:	d003      	beq.n	8004064 <HAL_TIM_Encoder_Start+0xc4>
 800405c:	683b      	ldr	r3, [r7, #0]
 800405e:	2b04      	cmp	r3, #4
 8004060:	d008      	beq.n	8004074 <HAL_TIM_Encoder_Start+0xd4>
 8004062:	e00f      	b.n	8004084 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	2201      	movs	r2, #1
 800406a:	2100      	movs	r1, #0
 800406c:	4618      	mov	r0, r3
 800406e:	f000 fa17 	bl	80044a0 <TIM_CCxChannelCmd>
      break;
 8004072:	e016      	b.n	80040a2 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	2201      	movs	r2, #1
 800407a:	2104      	movs	r1, #4
 800407c:	4618      	mov	r0, r3
 800407e:	f000 fa0f 	bl	80044a0 <TIM_CCxChannelCmd>
      break;
 8004082:	e00e      	b.n	80040a2 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	2201      	movs	r2, #1
 800408a:	2100      	movs	r1, #0
 800408c:	4618      	mov	r0, r3
 800408e:	f000 fa07 	bl	80044a0 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	2201      	movs	r2, #1
 8004098:	2104      	movs	r1, #4
 800409a:	4618      	mov	r0, r3
 800409c:	f000 fa00 	bl	80044a0 <TIM_CCxChannelCmd>
      break;
 80040a0:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	681a      	ldr	r2, [r3, #0]
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f042 0201 	orr.w	r2, r2, #1
 80040b0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80040b2:	2300      	movs	r3, #0
}
 80040b4:	4618      	mov	r0, r3
 80040b6:	3710      	adds	r7, #16
 80040b8:	46bd      	mov	sp, r7
 80040ba:	bd80      	pop	{r7, pc}

080040bc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	b082      	sub	sp, #8
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	691b      	ldr	r3, [r3, #16]
 80040ca:	f003 0302 	and.w	r3, r3, #2
 80040ce:	2b02      	cmp	r3, #2
 80040d0:	d122      	bne.n	8004118 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	68db      	ldr	r3, [r3, #12]
 80040d8:	f003 0302 	and.w	r3, r3, #2
 80040dc:	2b02      	cmp	r3, #2
 80040de:	d11b      	bne.n	8004118 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f06f 0202 	mvn.w	r2, #2
 80040e8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	2201      	movs	r2, #1
 80040ee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	699b      	ldr	r3, [r3, #24]
 80040f6:	f003 0303 	and.w	r3, r3, #3
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d003      	beq.n	8004106 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80040fe:	6878      	ldr	r0, [r7, #4]
 8004100:	f000 f90f 	bl	8004322 <HAL_TIM_IC_CaptureCallback>
 8004104:	e005      	b.n	8004112 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004106:	6878      	ldr	r0, [r7, #4]
 8004108:	f000 f901 	bl	800430e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800410c:	6878      	ldr	r0, [r7, #4]
 800410e:	f000 f912 	bl	8004336 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	2200      	movs	r2, #0
 8004116:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	691b      	ldr	r3, [r3, #16]
 800411e:	f003 0304 	and.w	r3, r3, #4
 8004122:	2b04      	cmp	r3, #4
 8004124:	d122      	bne.n	800416c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	68db      	ldr	r3, [r3, #12]
 800412c:	f003 0304 	and.w	r3, r3, #4
 8004130:	2b04      	cmp	r3, #4
 8004132:	d11b      	bne.n	800416c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f06f 0204 	mvn.w	r2, #4
 800413c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2202      	movs	r2, #2
 8004142:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	699b      	ldr	r3, [r3, #24]
 800414a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800414e:	2b00      	cmp	r3, #0
 8004150:	d003      	beq.n	800415a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004152:	6878      	ldr	r0, [r7, #4]
 8004154:	f000 f8e5 	bl	8004322 <HAL_TIM_IC_CaptureCallback>
 8004158:	e005      	b.n	8004166 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800415a:	6878      	ldr	r0, [r7, #4]
 800415c:	f000 f8d7 	bl	800430e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004160:	6878      	ldr	r0, [r7, #4]
 8004162:	f000 f8e8 	bl	8004336 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	2200      	movs	r2, #0
 800416a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	691b      	ldr	r3, [r3, #16]
 8004172:	f003 0308 	and.w	r3, r3, #8
 8004176:	2b08      	cmp	r3, #8
 8004178:	d122      	bne.n	80041c0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	68db      	ldr	r3, [r3, #12]
 8004180:	f003 0308 	and.w	r3, r3, #8
 8004184:	2b08      	cmp	r3, #8
 8004186:	d11b      	bne.n	80041c0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f06f 0208 	mvn.w	r2, #8
 8004190:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	2204      	movs	r2, #4
 8004196:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	69db      	ldr	r3, [r3, #28]
 800419e:	f003 0303 	and.w	r3, r3, #3
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d003      	beq.n	80041ae <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80041a6:	6878      	ldr	r0, [r7, #4]
 80041a8:	f000 f8bb 	bl	8004322 <HAL_TIM_IC_CaptureCallback>
 80041ac:	e005      	b.n	80041ba <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80041ae:	6878      	ldr	r0, [r7, #4]
 80041b0:	f000 f8ad 	bl	800430e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041b4:	6878      	ldr	r0, [r7, #4]
 80041b6:	f000 f8be 	bl	8004336 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	2200      	movs	r2, #0
 80041be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	691b      	ldr	r3, [r3, #16]
 80041c6:	f003 0310 	and.w	r3, r3, #16
 80041ca:	2b10      	cmp	r3, #16
 80041cc:	d122      	bne.n	8004214 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	68db      	ldr	r3, [r3, #12]
 80041d4:	f003 0310 	and.w	r3, r3, #16
 80041d8:	2b10      	cmp	r3, #16
 80041da:	d11b      	bne.n	8004214 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f06f 0210 	mvn.w	r2, #16
 80041e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	2208      	movs	r2, #8
 80041ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	69db      	ldr	r3, [r3, #28]
 80041f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d003      	beq.n	8004202 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80041fa:	6878      	ldr	r0, [r7, #4]
 80041fc:	f000 f891 	bl	8004322 <HAL_TIM_IC_CaptureCallback>
 8004200:	e005      	b.n	800420e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004202:	6878      	ldr	r0, [r7, #4]
 8004204:	f000 f883 	bl	800430e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004208:	6878      	ldr	r0, [r7, #4]
 800420a:	f000 f894 	bl	8004336 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	2200      	movs	r2, #0
 8004212:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	691b      	ldr	r3, [r3, #16]
 800421a:	f003 0301 	and.w	r3, r3, #1
 800421e:	2b01      	cmp	r3, #1
 8004220:	d10e      	bne.n	8004240 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	68db      	ldr	r3, [r3, #12]
 8004228:	f003 0301 	and.w	r3, r3, #1
 800422c:	2b01      	cmp	r3, #1
 800422e:	d107      	bne.n	8004240 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f06f 0201 	mvn.w	r2, #1
 8004238:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800423a:	6878      	ldr	r0, [r7, #4]
 800423c:	f000 f85d 	bl	80042fa <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	691b      	ldr	r3, [r3, #16]
 8004246:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800424a:	2b80      	cmp	r3, #128	; 0x80
 800424c:	d10e      	bne.n	800426c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	68db      	ldr	r3, [r3, #12]
 8004254:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004258:	2b80      	cmp	r3, #128	; 0x80
 800425a:	d107      	bne.n	800426c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004264:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004266:	6878      	ldr	r0, [r7, #4]
 8004268:	f000 f9d8 	bl	800461c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	691b      	ldr	r3, [r3, #16]
 8004272:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004276:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800427a:	d10e      	bne.n	800429a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	68db      	ldr	r3, [r3, #12]
 8004282:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004286:	2b80      	cmp	r3, #128	; 0x80
 8004288:	d107      	bne.n	800429a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004292:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004294:	6878      	ldr	r0, [r7, #4]
 8004296:	f000 f9cb 	bl	8004630 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	691b      	ldr	r3, [r3, #16]
 80042a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042a4:	2b40      	cmp	r3, #64	; 0x40
 80042a6:	d10e      	bne.n	80042c6 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	68db      	ldr	r3, [r3, #12]
 80042ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042b2:	2b40      	cmp	r3, #64	; 0x40
 80042b4:	d107      	bne.n	80042c6 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80042be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80042c0:	6878      	ldr	r0, [r7, #4]
 80042c2:	f000 f842 	bl	800434a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	691b      	ldr	r3, [r3, #16]
 80042cc:	f003 0320 	and.w	r3, r3, #32
 80042d0:	2b20      	cmp	r3, #32
 80042d2:	d10e      	bne.n	80042f2 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	68db      	ldr	r3, [r3, #12]
 80042da:	f003 0320 	and.w	r3, r3, #32
 80042de:	2b20      	cmp	r3, #32
 80042e0:	d107      	bne.n	80042f2 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f06f 0220 	mvn.w	r2, #32
 80042ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80042ec:	6878      	ldr	r0, [r7, #4]
 80042ee:	f000 f98b 	bl	8004608 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80042f2:	bf00      	nop
 80042f4:	3708      	adds	r7, #8
 80042f6:	46bd      	mov	sp, r7
 80042f8:	bd80      	pop	{r7, pc}

080042fa <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80042fa:	b480      	push	{r7}
 80042fc:	b083      	sub	sp, #12
 80042fe:	af00      	add	r7, sp, #0
 8004300:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004302:	bf00      	nop
 8004304:	370c      	adds	r7, #12
 8004306:	46bd      	mov	sp, r7
 8004308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430c:	4770      	bx	lr

0800430e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800430e:	b480      	push	{r7}
 8004310:	b083      	sub	sp, #12
 8004312:	af00      	add	r7, sp, #0
 8004314:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004316:	bf00      	nop
 8004318:	370c      	adds	r7, #12
 800431a:	46bd      	mov	sp, r7
 800431c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004320:	4770      	bx	lr

08004322 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004322:	b480      	push	{r7}
 8004324:	b083      	sub	sp, #12
 8004326:	af00      	add	r7, sp, #0
 8004328:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800432a:	bf00      	nop
 800432c:	370c      	adds	r7, #12
 800432e:	46bd      	mov	sp, r7
 8004330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004334:	4770      	bx	lr

08004336 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004336:	b480      	push	{r7}
 8004338:	b083      	sub	sp, #12
 800433a:	af00      	add	r7, sp, #0
 800433c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800433e:	bf00      	nop
 8004340:	370c      	adds	r7, #12
 8004342:	46bd      	mov	sp, r7
 8004344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004348:	4770      	bx	lr

0800434a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800434a:	b480      	push	{r7}
 800434c:	b083      	sub	sp, #12
 800434e:	af00      	add	r7, sp, #0
 8004350:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004352:	bf00      	nop
 8004354:	370c      	adds	r7, #12
 8004356:	46bd      	mov	sp, r7
 8004358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800435c:	4770      	bx	lr
	...

08004360 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004360:	b480      	push	{r7}
 8004362:	b085      	sub	sp, #20
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]
 8004368:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	4a40      	ldr	r2, [pc, #256]	; (8004474 <TIM_Base_SetConfig+0x114>)
 8004374:	4293      	cmp	r3, r2
 8004376:	d013      	beq.n	80043a0 <TIM_Base_SetConfig+0x40>
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800437e:	d00f      	beq.n	80043a0 <TIM_Base_SetConfig+0x40>
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	4a3d      	ldr	r2, [pc, #244]	; (8004478 <TIM_Base_SetConfig+0x118>)
 8004384:	4293      	cmp	r3, r2
 8004386:	d00b      	beq.n	80043a0 <TIM_Base_SetConfig+0x40>
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	4a3c      	ldr	r2, [pc, #240]	; (800447c <TIM_Base_SetConfig+0x11c>)
 800438c:	4293      	cmp	r3, r2
 800438e:	d007      	beq.n	80043a0 <TIM_Base_SetConfig+0x40>
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	4a3b      	ldr	r2, [pc, #236]	; (8004480 <TIM_Base_SetConfig+0x120>)
 8004394:	4293      	cmp	r3, r2
 8004396:	d003      	beq.n	80043a0 <TIM_Base_SetConfig+0x40>
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	4a3a      	ldr	r2, [pc, #232]	; (8004484 <TIM_Base_SetConfig+0x124>)
 800439c:	4293      	cmp	r3, r2
 800439e:	d108      	bne.n	80043b2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	685b      	ldr	r3, [r3, #4]
 80043ac:	68fa      	ldr	r2, [r7, #12]
 80043ae:	4313      	orrs	r3, r2
 80043b0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	4a2f      	ldr	r2, [pc, #188]	; (8004474 <TIM_Base_SetConfig+0x114>)
 80043b6:	4293      	cmp	r3, r2
 80043b8:	d02b      	beq.n	8004412 <TIM_Base_SetConfig+0xb2>
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80043c0:	d027      	beq.n	8004412 <TIM_Base_SetConfig+0xb2>
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	4a2c      	ldr	r2, [pc, #176]	; (8004478 <TIM_Base_SetConfig+0x118>)
 80043c6:	4293      	cmp	r3, r2
 80043c8:	d023      	beq.n	8004412 <TIM_Base_SetConfig+0xb2>
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	4a2b      	ldr	r2, [pc, #172]	; (800447c <TIM_Base_SetConfig+0x11c>)
 80043ce:	4293      	cmp	r3, r2
 80043d0:	d01f      	beq.n	8004412 <TIM_Base_SetConfig+0xb2>
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	4a2a      	ldr	r2, [pc, #168]	; (8004480 <TIM_Base_SetConfig+0x120>)
 80043d6:	4293      	cmp	r3, r2
 80043d8:	d01b      	beq.n	8004412 <TIM_Base_SetConfig+0xb2>
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	4a29      	ldr	r2, [pc, #164]	; (8004484 <TIM_Base_SetConfig+0x124>)
 80043de:	4293      	cmp	r3, r2
 80043e0:	d017      	beq.n	8004412 <TIM_Base_SetConfig+0xb2>
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	4a28      	ldr	r2, [pc, #160]	; (8004488 <TIM_Base_SetConfig+0x128>)
 80043e6:	4293      	cmp	r3, r2
 80043e8:	d013      	beq.n	8004412 <TIM_Base_SetConfig+0xb2>
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	4a27      	ldr	r2, [pc, #156]	; (800448c <TIM_Base_SetConfig+0x12c>)
 80043ee:	4293      	cmp	r3, r2
 80043f0:	d00f      	beq.n	8004412 <TIM_Base_SetConfig+0xb2>
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	4a26      	ldr	r2, [pc, #152]	; (8004490 <TIM_Base_SetConfig+0x130>)
 80043f6:	4293      	cmp	r3, r2
 80043f8:	d00b      	beq.n	8004412 <TIM_Base_SetConfig+0xb2>
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	4a25      	ldr	r2, [pc, #148]	; (8004494 <TIM_Base_SetConfig+0x134>)
 80043fe:	4293      	cmp	r3, r2
 8004400:	d007      	beq.n	8004412 <TIM_Base_SetConfig+0xb2>
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	4a24      	ldr	r2, [pc, #144]	; (8004498 <TIM_Base_SetConfig+0x138>)
 8004406:	4293      	cmp	r3, r2
 8004408:	d003      	beq.n	8004412 <TIM_Base_SetConfig+0xb2>
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	4a23      	ldr	r2, [pc, #140]	; (800449c <TIM_Base_SetConfig+0x13c>)
 800440e:	4293      	cmp	r3, r2
 8004410:	d108      	bne.n	8004424 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004418:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800441a:	683b      	ldr	r3, [r7, #0]
 800441c:	68db      	ldr	r3, [r3, #12]
 800441e:	68fa      	ldr	r2, [r7, #12]
 8004420:	4313      	orrs	r3, r2
 8004422:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800442a:	683b      	ldr	r3, [r7, #0]
 800442c:	695b      	ldr	r3, [r3, #20]
 800442e:	4313      	orrs	r3, r2
 8004430:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	68fa      	ldr	r2, [r7, #12]
 8004436:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	689a      	ldr	r2, [r3, #8]
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004440:	683b      	ldr	r3, [r7, #0]
 8004442:	681a      	ldr	r2, [r3, #0]
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	4a0a      	ldr	r2, [pc, #40]	; (8004474 <TIM_Base_SetConfig+0x114>)
 800444c:	4293      	cmp	r3, r2
 800444e:	d003      	beq.n	8004458 <TIM_Base_SetConfig+0xf8>
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	4a0c      	ldr	r2, [pc, #48]	; (8004484 <TIM_Base_SetConfig+0x124>)
 8004454:	4293      	cmp	r3, r2
 8004456:	d103      	bne.n	8004460 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004458:	683b      	ldr	r3, [r7, #0]
 800445a:	691a      	ldr	r2, [r3, #16]
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2201      	movs	r2, #1
 8004464:	615a      	str	r2, [r3, #20]
}
 8004466:	bf00      	nop
 8004468:	3714      	adds	r7, #20
 800446a:	46bd      	mov	sp, r7
 800446c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004470:	4770      	bx	lr
 8004472:	bf00      	nop
 8004474:	40010000 	.word	0x40010000
 8004478:	40000400 	.word	0x40000400
 800447c:	40000800 	.word	0x40000800
 8004480:	40000c00 	.word	0x40000c00
 8004484:	40010400 	.word	0x40010400
 8004488:	40014000 	.word	0x40014000
 800448c:	40014400 	.word	0x40014400
 8004490:	40014800 	.word	0x40014800
 8004494:	40001800 	.word	0x40001800
 8004498:	40001c00 	.word	0x40001c00
 800449c:	40002000 	.word	0x40002000

080044a0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80044a0:	b480      	push	{r7}
 80044a2:	b087      	sub	sp, #28
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	60f8      	str	r0, [r7, #12]
 80044a8:	60b9      	str	r1, [r7, #8]
 80044aa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80044ac:	68bb      	ldr	r3, [r7, #8]
 80044ae:	f003 031f 	and.w	r3, r3, #31
 80044b2:	2201      	movs	r2, #1
 80044b4:	fa02 f303 	lsl.w	r3, r2, r3
 80044b8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	6a1a      	ldr	r2, [r3, #32]
 80044be:	697b      	ldr	r3, [r7, #20]
 80044c0:	43db      	mvns	r3, r3
 80044c2:	401a      	ands	r2, r3
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	6a1a      	ldr	r2, [r3, #32]
 80044cc:	68bb      	ldr	r3, [r7, #8]
 80044ce:	f003 031f 	and.w	r3, r3, #31
 80044d2:	6879      	ldr	r1, [r7, #4]
 80044d4:	fa01 f303 	lsl.w	r3, r1, r3
 80044d8:	431a      	orrs	r2, r3
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	621a      	str	r2, [r3, #32]
}
 80044de:	bf00      	nop
 80044e0:	371c      	adds	r7, #28
 80044e2:	46bd      	mov	sp, r7
 80044e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e8:	4770      	bx	lr
	...

080044ec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80044ec:	b480      	push	{r7}
 80044ee:	b085      	sub	sp, #20
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	6078      	str	r0, [r7, #4]
 80044f4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80044fc:	2b01      	cmp	r3, #1
 80044fe:	d101      	bne.n	8004504 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004500:	2302      	movs	r3, #2
 8004502:	e06d      	b.n	80045e0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2201      	movs	r2, #1
 8004508:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2202      	movs	r2, #2
 8004510:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	685b      	ldr	r3, [r3, #4]
 800451a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	689b      	ldr	r3, [r3, #8]
 8004522:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	4a30      	ldr	r2, [pc, #192]	; (80045ec <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800452a:	4293      	cmp	r3, r2
 800452c:	d004      	beq.n	8004538 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	4a2f      	ldr	r2, [pc, #188]	; (80045f0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004534:	4293      	cmp	r3, r2
 8004536:	d108      	bne.n	800454a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800453e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004540:	683b      	ldr	r3, [r7, #0]
 8004542:	685b      	ldr	r3, [r3, #4]
 8004544:	68fa      	ldr	r2, [r7, #12]
 8004546:	4313      	orrs	r3, r2
 8004548:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004550:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004552:	683b      	ldr	r3, [r7, #0]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	68fa      	ldr	r2, [r7, #12]
 8004558:	4313      	orrs	r3, r2
 800455a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	68fa      	ldr	r2, [r7, #12]
 8004562:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	4a20      	ldr	r2, [pc, #128]	; (80045ec <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800456a:	4293      	cmp	r3, r2
 800456c:	d022      	beq.n	80045b4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004576:	d01d      	beq.n	80045b4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	4a1d      	ldr	r2, [pc, #116]	; (80045f4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800457e:	4293      	cmp	r3, r2
 8004580:	d018      	beq.n	80045b4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	4a1c      	ldr	r2, [pc, #112]	; (80045f8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004588:	4293      	cmp	r3, r2
 800458a:	d013      	beq.n	80045b4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	4a1a      	ldr	r2, [pc, #104]	; (80045fc <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8004592:	4293      	cmp	r3, r2
 8004594:	d00e      	beq.n	80045b4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	4a15      	ldr	r2, [pc, #84]	; (80045f0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800459c:	4293      	cmp	r3, r2
 800459e:	d009      	beq.n	80045b4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	4a16      	ldr	r2, [pc, #88]	; (8004600 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80045a6:	4293      	cmp	r3, r2
 80045a8:	d004      	beq.n	80045b4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	4a15      	ldr	r2, [pc, #84]	; (8004604 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80045b0:	4293      	cmp	r3, r2
 80045b2:	d10c      	bne.n	80045ce <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80045b4:	68bb      	ldr	r3, [r7, #8]
 80045b6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80045ba:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80045bc:	683b      	ldr	r3, [r7, #0]
 80045be:	689b      	ldr	r3, [r3, #8]
 80045c0:	68ba      	ldr	r2, [r7, #8]
 80045c2:	4313      	orrs	r3, r2
 80045c4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	68ba      	ldr	r2, [r7, #8]
 80045cc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	2201      	movs	r2, #1
 80045d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2200      	movs	r2, #0
 80045da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80045de:	2300      	movs	r3, #0
}
 80045e0:	4618      	mov	r0, r3
 80045e2:	3714      	adds	r7, #20
 80045e4:	46bd      	mov	sp, r7
 80045e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ea:	4770      	bx	lr
 80045ec:	40010000 	.word	0x40010000
 80045f0:	40010400 	.word	0x40010400
 80045f4:	40000400 	.word	0x40000400
 80045f8:	40000800 	.word	0x40000800
 80045fc:	40000c00 	.word	0x40000c00
 8004600:	40014000 	.word	0x40014000
 8004604:	40001800 	.word	0x40001800

08004608 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004608:	b480      	push	{r7}
 800460a:	b083      	sub	sp, #12
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004610:	bf00      	nop
 8004612:	370c      	adds	r7, #12
 8004614:	46bd      	mov	sp, r7
 8004616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461a:	4770      	bx	lr

0800461c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800461c:	b480      	push	{r7}
 800461e:	b083      	sub	sp, #12
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004624:	bf00      	nop
 8004626:	370c      	adds	r7, #12
 8004628:	46bd      	mov	sp, r7
 800462a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800462e:	4770      	bx	lr

08004630 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004630:	b480      	push	{r7}
 8004632:	b083      	sub	sp, #12
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004638:	bf00      	nop
 800463a:	370c      	adds	r7, #12
 800463c:	46bd      	mov	sp, r7
 800463e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004642:	4770      	bx	lr

08004644 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004644:	b580      	push	{r7, lr}
 8004646:	b082      	sub	sp, #8
 8004648:	af00      	add	r7, sp, #0
 800464a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2b00      	cmp	r3, #0
 8004650:	d101      	bne.n	8004656 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004652:	2301      	movs	r3, #1
 8004654:	e040      	b.n	80046d8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800465a:	2b00      	cmp	r3, #0
 800465c:	d106      	bne.n	800466c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	2200      	movs	r2, #0
 8004662:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004666:	6878      	ldr	r0, [r7, #4]
 8004668:	f7fc fd00 	bl	800106c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2224      	movs	r2, #36	; 0x24
 8004670:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	681a      	ldr	r2, [r3, #0]
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f022 0201 	bic.w	r2, r2, #1
 8004680:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004682:	6878      	ldr	r0, [r7, #4]
 8004684:	f000 fbc2 	bl	8004e0c <UART_SetConfig>
 8004688:	4603      	mov	r3, r0
 800468a:	2b01      	cmp	r3, #1
 800468c:	d101      	bne.n	8004692 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800468e:	2301      	movs	r3, #1
 8004690:	e022      	b.n	80046d8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004696:	2b00      	cmp	r3, #0
 8004698:	d002      	beq.n	80046a0 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800469a:	6878      	ldr	r0, [r7, #4]
 800469c:	f000 fe1a 	bl	80052d4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	685a      	ldr	r2, [r3, #4]
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80046ae:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	689a      	ldr	r2, [r3, #8]
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80046be:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	681a      	ldr	r2, [r3, #0]
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f042 0201 	orr.w	r2, r2, #1
 80046ce:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80046d0:	6878      	ldr	r0, [r7, #4]
 80046d2:	f000 fea1 	bl	8005418 <UART_CheckIdleState>
 80046d6:	4603      	mov	r3, r0
}
 80046d8:	4618      	mov	r0, r3
 80046da:	3708      	adds	r7, #8
 80046dc:	46bd      	mov	sp, r7
 80046de:	bd80      	pop	{r7, pc}

080046e0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80046e0:	b580      	push	{r7, lr}
 80046e2:	b08a      	sub	sp, #40	; 0x28
 80046e4:	af02      	add	r7, sp, #8
 80046e6:	60f8      	str	r0, [r7, #12]
 80046e8:	60b9      	str	r1, [r7, #8]
 80046ea:	603b      	str	r3, [r7, #0]
 80046ec:	4613      	mov	r3, r2
 80046ee:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80046f4:	2b20      	cmp	r3, #32
 80046f6:	d171      	bne.n	80047dc <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80046f8:	68bb      	ldr	r3, [r7, #8]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d002      	beq.n	8004704 <HAL_UART_Transmit+0x24>
 80046fe:	88fb      	ldrh	r3, [r7, #6]
 8004700:	2b00      	cmp	r3, #0
 8004702:	d101      	bne.n	8004708 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004704:	2301      	movs	r3, #1
 8004706:	e06a      	b.n	80047de <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	2200      	movs	r2, #0
 800470c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	2221      	movs	r2, #33	; 0x21
 8004714:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004716:	f7fc ff35 	bl	8001584 <HAL_GetTick>
 800471a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	88fa      	ldrh	r2, [r7, #6]
 8004720:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	88fa      	ldrh	r2, [r7, #6]
 8004728:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	689b      	ldr	r3, [r3, #8]
 8004730:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004734:	d108      	bne.n	8004748 <HAL_UART_Transmit+0x68>
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	691b      	ldr	r3, [r3, #16]
 800473a:	2b00      	cmp	r3, #0
 800473c:	d104      	bne.n	8004748 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800473e:	2300      	movs	r3, #0
 8004740:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004742:	68bb      	ldr	r3, [r7, #8]
 8004744:	61bb      	str	r3, [r7, #24]
 8004746:	e003      	b.n	8004750 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004748:	68bb      	ldr	r3, [r7, #8]
 800474a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800474c:	2300      	movs	r3, #0
 800474e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004750:	e02c      	b.n	80047ac <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	9300      	str	r3, [sp, #0]
 8004756:	697b      	ldr	r3, [r7, #20]
 8004758:	2200      	movs	r2, #0
 800475a:	2180      	movs	r1, #128	; 0x80
 800475c:	68f8      	ldr	r0, [r7, #12]
 800475e:	f000 fea8 	bl	80054b2 <UART_WaitOnFlagUntilTimeout>
 8004762:	4603      	mov	r3, r0
 8004764:	2b00      	cmp	r3, #0
 8004766:	d001      	beq.n	800476c <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 8004768:	2303      	movs	r3, #3
 800476a:	e038      	b.n	80047de <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 800476c:	69fb      	ldr	r3, [r7, #28]
 800476e:	2b00      	cmp	r3, #0
 8004770:	d10b      	bne.n	800478a <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004772:	69bb      	ldr	r3, [r7, #24]
 8004774:	881b      	ldrh	r3, [r3, #0]
 8004776:	461a      	mov	r2, r3
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004780:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004782:	69bb      	ldr	r3, [r7, #24]
 8004784:	3302      	adds	r3, #2
 8004786:	61bb      	str	r3, [r7, #24]
 8004788:	e007      	b.n	800479a <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800478a:	69fb      	ldr	r3, [r7, #28]
 800478c:	781a      	ldrb	r2, [r3, #0]
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004794:	69fb      	ldr	r3, [r7, #28]
 8004796:	3301      	adds	r3, #1
 8004798:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80047a0:	b29b      	uxth	r3, r3
 80047a2:	3b01      	subs	r3, #1
 80047a4:	b29a      	uxth	r2, r3
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80047b2:	b29b      	uxth	r3, r3
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d1cc      	bne.n	8004752 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80047b8:	683b      	ldr	r3, [r7, #0]
 80047ba:	9300      	str	r3, [sp, #0]
 80047bc:	697b      	ldr	r3, [r7, #20]
 80047be:	2200      	movs	r2, #0
 80047c0:	2140      	movs	r1, #64	; 0x40
 80047c2:	68f8      	ldr	r0, [r7, #12]
 80047c4:	f000 fe75 	bl	80054b2 <UART_WaitOnFlagUntilTimeout>
 80047c8:	4603      	mov	r3, r0
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d001      	beq.n	80047d2 <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 80047ce:	2303      	movs	r3, #3
 80047d0:	e005      	b.n	80047de <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	2220      	movs	r2, #32
 80047d6:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80047d8:	2300      	movs	r3, #0
 80047da:	e000      	b.n	80047de <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80047dc:	2302      	movs	r3, #2
  }
}
 80047de:	4618      	mov	r0, r3
 80047e0:	3720      	adds	r7, #32
 80047e2:	46bd      	mov	sp, r7
 80047e4:	bd80      	pop	{r7, pc}
	...

080047e8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80047e8:	b580      	push	{r7, lr}
 80047ea:	b0ba      	sub	sp, #232	; 0xe8
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	69db      	ldr	r3, [r3, #28]
 80047f6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	689b      	ldr	r3, [r3, #8]
 800480a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800480e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8004812:	f640 030f 	movw	r3, #2063	; 0x80f
 8004816:	4013      	ands	r3, r2
 8004818:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800481c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004820:	2b00      	cmp	r3, #0
 8004822:	d115      	bne.n	8004850 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8004824:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004828:	f003 0320 	and.w	r3, r3, #32
 800482c:	2b00      	cmp	r3, #0
 800482e:	d00f      	beq.n	8004850 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004830:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004834:	f003 0320 	and.w	r3, r3, #32
 8004838:	2b00      	cmp	r3, #0
 800483a:	d009      	beq.n	8004850 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004840:	2b00      	cmp	r3, #0
 8004842:	f000 82ac 	beq.w	8004d9e <HAL_UART_IRQHandler+0x5b6>
      {
        huart->RxISR(huart);
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800484a:	6878      	ldr	r0, [r7, #4]
 800484c:	4798      	blx	r3
      }
      return;
 800484e:	e2a6      	b.n	8004d9e <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8004850:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004854:	2b00      	cmp	r3, #0
 8004856:	f000 8117 	beq.w	8004a88 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800485a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800485e:	f003 0301 	and.w	r3, r3, #1
 8004862:	2b00      	cmp	r3, #0
 8004864:	d106      	bne.n	8004874 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8004866:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800486a:	4b85      	ldr	r3, [pc, #532]	; (8004a80 <HAL_UART_IRQHandler+0x298>)
 800486c:	4013      	ands	r3, r2
 800486e:	2b00      	cmp	r3, #0
 8004870:	f000 810a 	beq.w	8004a88 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004874:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004878:	f003 0301 	and.w	r3, r3, #1
 800487c:	2b00      	cmp	r3, #0
 800487e:	d011      	beq.n	80048a4 <HAL_UART_IRQHandler+0xbc>
 8004880:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004884:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004888:	2b00      	cmp	r3, #0
 800488a:	d00b      	beq.n	80048a4 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	2201      	movs	r2, #1
 8004892:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800489a:	f043 0201 	orr.w	r2, r3, #1
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80048a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80048a8:	f003 0302 	and.w	r3, r3, #2
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d011      	beq.n	80048d4 <HAL_UART_IRQHandler+0xec>
 80048b0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80048b4:	f003 0301 	and.w	r3, r3, #1
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d00b      	beq.n	80048d4 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	2202      	movs	r2, #2
 80048c2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80048ca:	f043 0204 	orr.w	r2, r3, #4
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80048d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80048d8:	f003 0304 	and.w	r3, r3, #4
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d011      	beq.n	8004904 <HAL_UART_IRQHandler+0x11c>
 80048e0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80048e4:	f003 0301 	and.w	r3, r3, #1
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d00b      	beq.n	8004904 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	2204      	movs	r2, #4
 80048f2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80048fa:	f043 0202 	orr.w	r2, r3, #2
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004904:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004908:	f003 0308 	and.w	r3, r3, #8
 800490c:	2b00      	cmp	r3, #0
 800490e:	d017      	beq.n	8004940 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004910:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004914:	f003 0320 	and.w	r3, r3, #32
 8004918:	2b00      	cmp	r3, #0
 800491a:	d105      	bne.n	8004928 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800491c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004920:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004924:	2b00      	cmp	r3, #0
 8004926:	d00b      	beq.n	8004940 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	2208      	movs	r2, #8
 800492e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004936:	f043 0208 	orr.w	r2, r3, #8
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004940:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004944:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004948:	2b00      	cmp	r3, #0
 800494a:	d012      	beq.n	8004972 <HAL_UART_IRQHandler+0x18a>
 800494c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004950:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004954:	2b00      	cmp	r3, #0
 8004956:	d00c      	beq.n	8004972 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004960:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004968:	f043 0220 	orr.w	r2, r3, #32
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004978:	2b00      	cmp	r3, #0
 800497a:	f000 8212 	beq.w	8004da2 <HAL_UART_IRQHandler+0x5ba>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800497e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004982:	f003 0320 	and.w	r3, r3, #32
 8004986:	2b00      	cmp	r3, #0
 8004988:	d00d      	beq.n	80049a6 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800498a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800498e:	f003 0320 	and.w	r3, r3, #32
 8004992:	2b00      	cmp	r3, #0
 8004994:	d007      	beq.n	80049a6 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800499a:	2b00      	cmp	r3, #0
 800499c:	d003      	beq.n	80049a6 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80049a2:	6878      	ldr	r0, [r7, #4]
 80049a4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80049ac:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	689b      	ldr	r3, [r3, #8]
 80049b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049ba:	2b40      	cmp	r3, #64	; 0x40
 80049bc:	d005      	beq.n	80049ca <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80049be:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80049c2:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d04f      	beq.n	8004a6a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80049ca:	6878      	ldr	r0, [r7, #4]
 80049cc:	f000 fe37 	bl	800563e <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	689b      	ldr	r3, [r3, #8]
 80049d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049da:	2b40      	cmp	r3, #64	; 0x40
 80049dc:	d141      	bne.n	8004a62 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	3308      	adds	r3, #8
 80049e4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049e8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80049ec:	e853 3f00 	ldrex	r3, [r3]
 80049f0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80049f4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80049f8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80049fc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	3308      	adds	r3, #8
 8004a06:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004a0a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004a0e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a12:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004a16:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004a1a:	e841 2300 	strex	r3, r2, [r1]
 8004a1e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004a22:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d1d9      	bne.n	80049de <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d013      	beq.n	8004a5a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004a36:	4a13      	ldr	r2, [pc, #76]	; (8004a84 <HAL_UART_IRQHandler+0x29c>)
 8004a38:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004a3e:	4618      	mov	r0, r3
 8004a40:	f7fd f800 	bl	8001a44 <HAL_DMA_Abort_IT>
 8004a44:	4603      	mov	r3, r0
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d017      	beq.n	8004a7a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004a4e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004a50:	687a      	ldr	r2, [r7, #4]
 8004a52:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8004a54:	4610      	mov	r0, r2
 8004a56:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a58:	e00f      	b.n	8004a7a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004a5a:	6878      	ldr	r0, [r7, #4]
 8004a5c:	f000 f9b6 	bl	8004dcc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a60:	e00b      	b.n	8004a7a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004a62:	6878      	ldr	r0, [r7, #4]
 8004a64:	f000 f9b2 	bl	8004dcc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a68:	e007      	b.n	8004a7a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004a6a:	6878      	ldr	r0, [r7, #4]
 8004a6c:	f000 f9ae 	bl	8004dcc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2200      	movs	r2, #0
 8004a74:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8004a78:	e193      	b.n	8004da2 <HAL_UART_IRQHandler+0x5ba>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a7a:	bf00      	nop
    return;
 8004a7c:	e191      	b.n	8004da2 <HAL_UART_IRQHandler+0x5ba>
 8004a7e:	bf00      	nop
 8004a80:	04000120 	.word	0x04000120
 8004a84:	08005707 	.word	0x08005707

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004a8c:	2b01      	cmp	r3, #1
 8004a8e:	f040 814c 	bne.w	8004d2a <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004a92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004a96:	f003 0310 	and.w	r3, r3, #16
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	f000 8145 	beq.w	8004d2a <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004aa0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004aa4:	f003 0310 	and.w	r3, r3, #16
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	f000 813e 	beq.w	8004d2a <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	2210      	movs	r2, #16
 8004ab4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	689b      	ldr	r3, [r3, #8]
 8004abc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ac0:	2b40      	cmp	r3, #64	; 0x40
 8004ac2:	f040 80b6 	bne.w	8004c32 <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	685b      	ldr	r3, [r3, #4]
 8004ace:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004ad2:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	f000 8165 	beq.w	8004da6 <HAL_UART_IRQHandler+0x5be>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8004ae2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004ae6:	429a      	cmp	r2, r3
 8004ae8:	f080 815d 	bcs.w	8004da6 <HAL_UART_IRQHandler+0x5be>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004af2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004afa:	69db      	ldr	r3, [r3, #28]
 8004afc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004b00:	f000 8086 	beq.w	8004c10 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b0c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004b10:	e853 3f00 	ldrex	r3, [r3]
 8004b14:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004b18:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004b1c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004b20:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	461a      	mov	r2, r3
 8004b2a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8004b2e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8004b32:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b36:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004b3a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004b3e:	e841 2300 	strex	r3, r2, [r1]
 8004b42:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004b46:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d1da      	bne.n	8004b04 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	3308      	adds	r3, #8
 8004b54:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b56:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004b58:	e853 3f00 	ldrex	r3, [r3]
 8004b5c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004b5e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004b60:	f023 0301 	bic.w	r3, r3, #1
 8004b64:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	3308      	adds	r3, #8
 8004b6e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004b72:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004b76:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b78:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004b7a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004b7e:	e841 2300 	strex	r3, r2, [r1]
 8004b82:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004b84:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d1e1      	bne.n	8004b4e <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	3308      	adds	r3, #8
 8004b90:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b92:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004b94:	e853 3f00 	ldrex	r3, [r3]
 8004b98:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004b9a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004b9c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004ba0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	3308      	adds	r3, #8
 8004baa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004bae:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004bb0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bb2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004bb4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004bb6:	e841 2300 	strex	r3, r2, [r1]
 8004bba:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004bbc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d1e3      	bne.n	8004b8a <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	2220      	movs	r2, #32
 8004bc6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	2200      	movs	r2, #0
 8004bce:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bd6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004bd8:	e853 3f00 	ldrex	r3, [r3]
 8004bdc:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004bde:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004be0:	f023 0310 	bic.w	r3, r3, #16
 8004be4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	461a      	mov	r2, r3
 8004bee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004bf2:	65bb      	str	r3, [r7, #88]	; 0x58
 8004bf4:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bf6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004bf8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004bfa:	e841 2300 	strex	r3, r2, [r1]
 8004bfe:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004c00:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d1e4      	bne.n	8004bd0 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	f7fc feaa 	bl	8001964 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2202      	movs	r2, #2
 8004c14:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004c22:	b29b      	uxth	r3, r3
 8004c24:	1ad3      	subs	r3, r2, r3
 8004c26:	b29b      	uxth	r3, r3
 8004c28:	4619      	mov	r1, r3
 8004c2a:	6878      	ldr	r0, [r7, #4]
 8004c2c:	f000 f8d8 	bl	8004de0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004c30:	e0b9      	b.n	8004da6 <HAL_UART_IRQHandler+0x5be>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004c3e:	b29b      	uxth	r3, r3
 8004c40:	1ad3      	subs	r3, r2, r3
 8004c42:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004c4c:	b29b      	uxth	r3, r3
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	f000 80ab 	beq.w	8004daa <HAL_UART_IRQHandler+0x5c2>
          && (nb_rx_data > 0U))
 8004c54:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	f000 80a6 	beq.w	8004daa <HAL_UART_IRQHandler+0x5c2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c66:	e853 3f00 	ldrex	r3, [r3]
 8004c6a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004c6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c6e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004c72:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	461a      	mov	r2, r3
 8004c7c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004c80:	647b      	str	r3, [r7, #68]	; 0x44
 8004c82:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c84:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004c86:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004c88:	e841 2300 	strex	r3, r2, [r1]
 8004c8c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004c8e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d1e4      	bne.n	8004c5e <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	3308      	adds	r3, #8
 8004c9a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c9e:	e853 3f00 	ldrex	r3, [r3]
 8004ca2:	623b      	str	r3, [r7, #32]
   return(result);
 8004ca4:	6a3b      	ldr	r3, [r7, #32]
 8004ca6:	f023 0301 	bic.w	r3, r3, #1
 8004caa:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	3308      	adds	r3, #8
 8004cb4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004cb8:	633a      	str	r2, [r7, #48]	; 0x30
 8004cba:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cbc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004cbe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004cc0:	e841 2300 	strex	r3, r2, [r1]
 8004cc4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004cc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d1e3      	bne.n	8004c94 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2220      	movs	r2, #32
 8004cd0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2200      	movs	r2, #0
 8004cd8:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	2200      	movs	r2, #0
 8004cde:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ce6:	693b      	ldr	r3, [r7, #16]
 8004ce8:	e853 3f00 	ldrex	r3, [r3]
 8004cec:	60fb      	str	r3, [r7, #12]
   return(result);
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	f023 0310 	bic.w	r3, r3, #16
 8004cf4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	461a      	mov	r2, r3
 8004cfe:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004d02:	61fb      	str	r3, [r7, #28]
 8004d04:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d06:	69b9      	ldr	r1, [r7, #24]
 8004d08:	69fa      	ldr	r2, [r7, #28]
 8004d0a:	e841 2300 	strex	r3, r2, [r1]
 8004d0e:	617b      	str	r3, [r7, #20]
   return(result);
 8004d10:	697b      	ldr	r3, [r7, #20]
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d1e4      	bne.n	8004ce0 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	2202      	movs	r2, #2
 8004d1a:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004d1c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004d20:	4619      	mov	r1, r3
 8004d22:	6878      	ldr	r0, [r7, #4]
 8004d24:	f000 f85c 	bl	8004de0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004d28:	e03f      	b.n	8004daa <HAL_UART_IRQHandler+0x5c2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004d2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004d2e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d00e      	beq.n	8004d54 <HAL_UART_IRQHandler+0x56c>
 8004d36:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004d3a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d008      	beq.n	8004d54 <HAL_UART_IRQHandler+0x56c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004d4a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004d4c:	6878      	ldr	r0, [r7, #4]
 8004d4e:	f000 f853 	bl	8004df8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004d52:	e02d      	b.n	8004db0 <HAL_UART_IRQHandler+0x5c8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004d54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004d58:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d00e      	beq.n	8004d7e <HAL_UART_IRQHandler+0x596>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004d60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004d64:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d008      	beq.n	8004d7e <HAL_UART_IRQHandler+0x596>
  {
    if (huart->TxISR != NULL)
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d01c      	beq.n	8004dae <HAL_UART_IRQHandler+0x5c6>
    {
      huart->TxISR(huart);
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004d78:	6878      	ldr	r0, [r7, #4]
 8004d7a:	4798      	blx	r3
    }
    return;
 8004d7c:	e017      	b.n	8004dae <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004d7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004d82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d012      	beq.n	8004db0 <HAL_UART_IRQHandler+0x5c8>
 8004d8a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004d8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d00c      	beq.n	8004db0 <HAL_UART_IRQHandler+0x5c8>
  {
    UART_EndTransmit_IT(huart);
 8004d96:	6878      	ldr	r0, [r7, #4]
 8004d98:	f000 fccb 	bl	8005732 <UART_EndTransmit_IT>
    return;
 8004d9c:	e008      	b.n	8004db0 <HAL_UART_IRQHandler+0x5c8>
      return;
 8004d9e:	bf00      	nop
 8004da0:	e006      	b.n	8004db0 <HAL_UART_IRQHandler+0x5c8>
    return;
 8004da2:	bf00      	nop
 8004da4:	e004      	b.n	8004db0 <HAL_UART_IRQHandler+0x5c8>
      return;
 8004da6:	bf00      	nop
 8004da8:	e002      	b.n	8004db0 <HAL_UART_IRQHandler+0x5c8>
      return;
 8004daa:	bf00      	nop
 8004dac:	e000      	b.n	8004db0 <HAL_UART_IRQHandler+0x5c8>
    return;
 8004dae:	bf00      	nop
  }

}
 8004db0:	37e8      	adds	r7, #232	; 0xe8
 8004db2:	46bd      	mov	sp, r7
 8004db4:	bd80      	pop	{r7, pc}
 8004db6:	bf00      	nop

08004db8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004db8:	b480      	push	{r7}
 8004dba:	b083      	sub	sp, #12
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004dc0:	bf00      	nop
 8004dc2:	370c      	adds	r7, #12
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dca:	4770      	bx	lr

08004dcc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004dcc:	b480      	push	{r7}
 8004dce:	b083      	sub	sp, #12
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004dd4:	bf00      	nop
 8004dd6:	370c      	adds	r7, #12
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dde:	4770      	bx	lr

08004de0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004de0:	b480      	push	{r7}
 8004de2:	b083      	sub	sp, #12
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
 8004de8:	460b      	mov	r3, r1
 8004dea:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004dec:	bf00      	nop
 8004dee:	370c      	adds	r7, #12
 8004df0:	46bd      	mov	sp, r7
 8004df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df6:	4770      	bx	lr

08004df8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004df8:	b480      	push	{r7}
 8004dfa:	b083      	sub	sp, #12
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004e00:	bf00      	nop
 8004e02:	370c      	adds	r7, #12
 8004e04:	46bd      	mov	sp, r7
 8004e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0a:	4770      	bx	lr

08004e0c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	b088      	sub	sp, #32
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004e14:	2300      	movs	r3, #0
 8004e16:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	689a      	ldr	r2, [r3, #8]
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	691b      	ldr	r3, [r3, #16]
 8004e20:	431a      	orrs	r2, r3
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	695b      	ldr	r3, [r3, #20]
 8004e26:	431a      	orrs	r2, r3
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	69db      	ldr	r3, [r3, #28]
 8004e2c:	4313      	orrs	r3, r2
 8004e2e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	681a      	ldr	r2, [r3, #0]
 8004e36:	4ba6      	ldr	r3, [pc, #664]	; (80050d0 <UART_SetConfig+0x2c4>)
 8004e38:	4013      	ands	r3, r2
 8004e3a:	687a      	ldr	r2, [r7, #4]
 8004e3c:	6812      	ldr	r2, [r2, #0]
 8004e3e:	6979      	ldr	r1, [r7, #20]
 8004e40:	430b      	orrs	r3, r1
 8004e42:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	685b      	ldr	r3, [r3, #4]
 8004e4a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	68da      	ldr	r2, [r3, #12]
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	430a      	orrs	r2, r1
 8004e58:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	699b      	ldr	r3, [r3, #24]
 8004e5e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	6a1b      	ldr	r3, [r3, #32]
 8004e64:	697a      	ldr	r2, [r7, #20]
 8004e66:	4313      	orrs	r3, r2
 8004e68:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	689b      	ldr	r3, [r3, #8]
 8004e70:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	697a      	ldr	r2, [r7, #20]
 8004e7a:	430a      	orrs	r2, r1
 8004e7c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	4a94      	ldr	r2, [pc, #592]	; (80050d4 <UART_SetConfig+0x2c8>)
 8004e84:	4293      	cmp	r3, r2
 8004e86:	d120      	bne.n	8004eca <UART_SetConfig+0xbe>
 8004e88:	4b93      	ldr	r3, [pc, #588]	; (80050d8 <UART_SetConfig+0x2cc>)
 8004e8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e8e:	f003 0303 	and.w	r3, r3, #3
 8004e92:	2b03      	cmp	r3, #3
 8004e94:	d816      	bhi.n	8004ec4 <UART_SetConfig+0xb8>
 8004e96:	a201      	add	r2, pc, #4	; (adr r2, 8004e9c <UART_SetConfig+0x90>)
 8004e98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e9c:	08004ead 	.word	0x08004ead
 8004ea0:	08004eb9 	.word	0x08004eb9
 8004ea4:	08004eb3 	.word	0x08004eb3
 8004ea8:	08004ebf 	.word	0x08004ebf
 8004eac:	2301      	movs	r3, #1
 8004eae:	77fb      	strb	r3, [r7, #31]
 8004eb0:	e150      	b.n	8005154 <UART_SetConfig+0x348>
 8004eb2:	2302      	movs	r3, #2
 8004eb4:	77fb      	strb	r3, [r7, #31]
 8004eb6:	e14d      	b.n	8005154 <UART_SetConfig+0x348>
 8004eb8:	2304      	movs	r3, #4
 8004eba:	77fb      	strb	r3, [r7, #31]
 8004ebc:	e14a      	b.n	8005154 <UART_SetConfig+0x348>
 8004ebe:	2308      	movs	r3, #8
 8004ec0:	77fb      	strb	r3, [r7, #31]
 8004ec2:	e147      	b.n	8005154 <UART_SetConfig+0x348>
 8004ec4:	2310      	movs	r3, #16
 8004ec6:	77fb      	strb	r3, [r7, #31]
 8004ec8:	e144      	b.n	8005154 <UART_SetConfig+0x348>
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	4a83      	ldr	r2, [pc, #524]	; (80050dc <UART_SetConfig+0x2d0>)
 8004ed0:	4293      	cmp	r3, r2
 8004ed2:	d132      	bne.n	8004f3a <UART_SetConfig+0x12e>
 8004ed4:	4b80      	ldr	r3, [pc, #512]	; (80050d8 <UART_SetConfig+0x2cc>)
 8004ed6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004eda:	f003 030c 	and.w	r3, r3, #12
 8004ede:	2b0c      	cmp	r3, #12
 8004ee0:	d828      	bhi.n	8004f34 <UART_SetConfig+0x128>
 8004ee2:	a201      	add	r2, pc, #4	; (adr r2, 8004ee8 <UART_SetConfig+0xdc>)
 8004ee4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ee8:	08004f1d 	.word	0x08004f1d
 8004eec:	08004f35 	.word	0x08004f35
 8004ef0:	08004f35 	.word	0x08004f35
 8004ef4:	08004f35 	.word	0x08004f35
 8004ef8:	08004f29 	.word	0x08004f29
 8004efc:	08004f35 	.word	0x08004f35
 8004f00:	08004f35 	.word	0x08004f35
 8004f04:	08004f35 	.word	0x08004f35
 8004f08:	08004f23 	.word	0x08004f23
 8004f0c:	08004f35 	.word	0x08004f35
 8004f10:	08004f35 	.word	0x08004f35
 8004f14:	08004f35 	.word	0x08004f35
 8004f18:	08004f2f 	.word	0x08004f2f
 8004f1c:	2300      	movs	r3, #0
 8004f1e:	77fb      	strb	r3, [r7, #31]
 8004f20:	e118      	b.n	8005154 <UART_SetConfig+0x348>
 8004f22:	2302      	movs	r3, #2
 8004f24:	77fb      	strb	r3, [r7, #31]
 8004f26:	e115      	b.n	8005154 <UART_SetConfig+0x348>
 8004f28:	2304      	movs	r3, #4
 8004f2a:	77fb      	strb	r3, [r7, #31]
 8004f2c:	e112      	b.n	8005154 <UART_SetConfig+0x348>
 8004f2e:	2308      	movs	r3, #8
 8004f30:	77fb      	strb	r3, [r7, #31]
 8004f32:	e10f      	b.n	8005154 <UART_SetConfig+0x348>
 8004f34:	2310      	movs	r3, #16
 8004f36:	77fb      	strb	r3, [r7, #31]
 8004f38:	e10c      	b.n	8005154 <UART_SetConfig+0x348>
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	4a68      	ldr	r2, [pc, #416]	; (80050e0 <UART_SetConfig+0x2d4>)
 8004f40:	4293      	cmp	r3, r2
 8004f42:	d120      	bne.n	8004f86 <UART_SetConfig+0x17a>
 8004f44:	4b64      	ldr	r3, [pc, #400]	; (80050d8 <UART_SetConfig+0x2cc>)
 8004f46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f4a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004f4e:	2b30      	cmp	r3, #48	; 0x30
 8004f50:	d013      	beq.n	8004f7a <UART_SetConfig+0x16e>
 8004f52:	2b30      	cmp	r3, #48	; 0x30
 8004f54:	d814      	bhi.n	8004f80 <UART_SetConfig+0x174>
 8004f56:	2b20      	cmp	r3, #32
 8004f58:	d009      	beq.n	8004f6e <UART_SetConfig+0x162>
 8004f5a:	2b20      	cmp	r3, #32
 8004f5c:	d810      	bhi.n	8004f80 <UART_SetConfig+0x174>
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d002      	beq.n	8004f68 <UART_SetConfig+0x15c>
 8004f62:	2b10      	cmp	r3, #16
 8004f64:	d006      	beq.n	8004f74 <UART_SetConfig+0x168>
 8004f66:	e00b      	b.n	8004f80 <UART_SetConfig+0x174>
 8004f68:	2300      	movs	r3, #0
 8004f6a:	77fb      	strb	r3, [r7, #31]
 8004f6c:	e0f2      	b.n	8005154 <UART_SetConfig+0x348>
 8004f6e:	2302      	movs	r3, #2
 8004f70:	77fb      	strb	r3, [r7, #31]
 8004f72:	e0ef      	b.n	8005154 <UART_SetConfig+0x348>
 8004f74:	2304      	movs	r3, #4
 8004f76:	77fb      	strb	r3, [r7, #31]
 8004f78:	e0ec      	b.n	8005154 <UART_SetConfig+0x348>
 8004f7a:	2308      	movs	r3, #8
 8004f7c:	77fb      	strb	r3, [r7, #31]
 8004f7e:	e0e9      	b.n	8005154 <UART_SetConfig+0x348>
 8004f80:	2310      	movs	r3, #16
 8004f82:	77fb      	strb	r3, [r7, #31]
 8004f84:	e0e6      	b.n	8005154 <UART_SetConfig+0x348>
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	4a56      	ldr	r2, [pc, #344]	; (80050e4 <UART_SetConfig+0x2d8>)
 8004f8c:	4293      	cmp	r3, r2
 8004f8e:	d120      	bne.n	8004fd2 <UART_SetConfig+0x1c6>
 8004f90:	4b51      	ldr	r3, [pc, #324]	; (80050d8 <UART_SetConfig+0x2cc>)
 8004f92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f96:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004f9a:	2bc0      	cmp	r3, #192	; 0xc0
 8004f9c:	d013      	beq.n	8004fc6 <UART_SetConfig+0x1ba>
 8004f9e:	2bc0      	cmp	r3, #192	; 0xc0
 8004fa0:	d814      	bhi.n	8004fcc <UART_SetConfig+0x1c0>
 8004fa2:	2b80      	cmp	r3, #128	; 0x80
 8004fa4:	d009      	beq.n	8004fba <UART_SetConfig+0x1ae>
 8004fa6:	2b80      	cmp	r3, #128	; 0x80
 8004fa8:	d810      	bhi.n	8004fcc <UART_SetConfig+0x1c0>
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d002      	beq.n	8004fb4 <UART_SetConfig+0x1a8>
 8004fae:	2b40      	cmp	r3, #64	; 0x40
 8004fb0:	d006      	beq.n	8004fc0 <UART_SetConfig+0x1b4>
 8004fb2:	e00b      	b.n	8004fcc <UART_SetConfig+0x1c0>
 8004fb4:	2300      	movs	r3, #0
 8004fb6:	77fb      	strb	r3, [r7, #31]
 8004fb8:	e0cc      	b.n	8005154 <UART_SetConfig+0x348>
 8004fba:	2302      	movs	r3, #2
 8004fbc:	77fb      	strb	r3, [r7, #31]
 8004fbe:	e0c9      	b.n	8005154 <UART_SetConfig+0x348>
 8004fc0:	2304      	movs	r3, #4
 8004fc2:	77fb      	strb	r3, [r7, #31]
 8004fc4:	e0c6      	b.n	8005154 <UART_SetConfig+0x348>
 8004fc6:	2308      	movs	r3, #8
 8004fc8:	77fb      	strb	r3, [r7, #31]
 8004fca:	e0c3      	b.n	8005154 <UART_SetConfig+0x348>
 8004fcc:	2310      	movs	r3, #16
 8004fce:	77fb      	strb	r3, [r7, #31]
 8004fd0:	e0c0      	b.n	8005154 <UART_SetConfig+0x348>
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	4a44      	ldr	r2, [pc, #272]	; (80050e8 <UART_SetConfig+0x2dc>)
 8004fd8:	4293      	cmp	r3, r2
 8004fda:	d125      	bne.n	8005028 <UART_SetConfig+0x21c>
 8004fdc:	4b3e      	ldr	r3, [pc, #248]	; (80050d8 <UART_SetConfig+0x2cc>)
 8004fde:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004fe2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004fe6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004fea:	d017      	beq.n	800501c <UART_SetConfig+0x210>
 8004fec:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004ff0:	d817      	bhi.n	8005022 <UART_SetConfig+0x216>
 8004ff2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004ff6:	d00b      	beq.n	8005010 <UART_SetConfig+0x204>
 8004ff8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004ffc:	d811      	bhi.n	8005022 <UART_SetConfig+0x216>
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d003      	beq.n	800500a <UART_SetConfig+0x1fe>
 8005002:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005006:	d006      	beq.n	8005016 <UART_SetConfig+0x20a>
 8005008:	e00b      	b.n	8005022 <UART_SetConfig+0x216>
 800500a:	2300      	movs	r3, #0
 800500c:	77fb      	strb	r3, [r7, #31]
 800500e:	e0a1      	b.n	8005154 <UART_SetConfig+0x348>
 8005010:	2302      	movs	r3, #2
 8005012:	77fb      	strb	r3, [r7, #31]
 8005014:	e09e      	b.n	8005154 <UART_SetConfig+0x348>
 8005016:	2304      	movs	r3, #4
 8005018:	77fb      	strb	r3, [r7, #31]
 800501a:	e09b      	b.n	8005154 <UART_SetConfig+0x348>
 800501c:	2308      	movs	r3, #8
 800501e:	77fb      	strb	r3, [r7, #31]
 8005020:	e098      	b.n	8005154 <UART_SetConfig+0x348>
 8005022:	2310      	movs	r3, #16
 8005024:	77fb      	strb	r3, [r7, #31]
 8005026:	e095      	b.n	8005154 <UART_SetConfig+0x348>
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	4a2f      	ldr	r2, [pc, #188]	; (80050ec <UART_SetConfig+0x2e0>)
 800502e:	4293      	cmp	r3, r2
 8005030:	d125      	bne.n	800507e <UART_SetConfig+0x272>
 8005032:	4b29      	ldr	r3, [pc, #164]	; (80050d8 <UART_SetConfig+0x2cc>)
 8005034:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005038:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800503c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005040:	d017      	beq.n	8005072 <UART_SetConfig+0x266>
 8005042:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005046:	d817      	bhi.n	8005078 <UART_SetConfig+0x26c>
 8005048:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800504c:	d00b      	beq.n	8005066 <UART_SetConfig+0x25a>
 800504e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005052:	d811      	bhi.n	8005078 <UART_SetConfig+0x26c>
 8005054:	2b00      	cmp	r3, #0
 8005056:	d003      	beq.n	8005060 <UART_SetConfig+0x254>
 8005058:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800505c:	d006      	beq.n	800506c <UART_SetConfig+0x260>
 800505e:	e00b      	b.n	8005078 <UART_SetConfig+0x26c>
 8005060:	2301      	movs	r3, #1
 8005062:	77fb      	strb	r3, [r7, #31]
 8005064:	e076      	b.n	8005154 <UART_SetConfig+0x348>
 8005066:	2302      	movs	r3, #2
 8005068:	77fb      	strb	r3, [r7, #31]
 800506a:	e073      	b.n	8005154 <UART_SetConfig+0x348>
 800506c:	2304      	movs	r3, #4
 800506e:	77fb      	strb	r3, [r7, #31]
 8005070:	e070      	b.n	8005154 <UART_SetConfig+0x348>
 8005072:	2308      	movs	r3, #8
 8005074:	77fb      	strb	r3, [r7, #31]
 8005076:	e06d      	b.n	8005154 <UART_SetConfig+0x348>
 8005078:	2310      	movs	r3, #16
 800507a:	77fb      	strb	r3, [r7, #31]
 800507c:	e06a      	b.n	8005154 <UART_SetConfig+0x348>
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	4a1b      	ldr	r2, [pc, #108]	; (80050f0 <UART_SetConfig+0x2e4>)
 8005084:	4293      	cmp	r3, r2
 8005086:	d138      	bne.n	80050fa <UART_SetConfig+0x2ee>
 8005088:	4b13      	ldr	r3, [pc, #76]	; (80050d8 <UART_SetConfig+0x2cc>)
 800508a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800508e:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8005092:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8005096:	d017      	beq.n	80050c8 <UART_SetConfig+0x2bc>
 8005098:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800509c:	d82a      	bhi.n	80050f4 <UART_SetConfig+0x2e8>
 800509e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80050a2:	d00b      	beq.n	80050bc <UART_SetConfig+0x2b0>
 80050a4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80050a8:	d824      	bhi.n	80050f4 <UART_SetConfig+0x2e8>
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d003      	beq.n	80050b6 <UART_SetConfig+0x2aa>
 80050ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80050b2:	d006      	beq.n	80050c2 <UART_SetConfig+0x2b6>
 80050b4:	e01e      	b.n	80050f4 <UART_SetConfig+0x2e8>
 80050b6:	2300      	movs	r3, #0
 80050b8:	77fb      	strb	r3, [r7, #31]
 80050ba:	e04b      	b.n	8005154 <UART_SetConfig+0x348>
 80050bc:	2302      	movs	r3, #2
 80050be:	77fb      	strb	r3, [r7, #31]
 80050c0:	e048      	b.n	8005154 <UART_SetConfig+0x348>
 80050c2:	2304      	movs	r3, #4
 80050c4:	77fb      	strb	r3, [r7, #31]
 80050c6:	e045      	b.n	8005154 <UART_SetConfig+0x348>
 80050c8:	2308      	movs	r3, #8
 80050ca:	77fb      	strb	r3, [r7, #31]
 80050cc:	e042      	b.n	8005154 <UART_SetConfig+0x348>
 80050ce:	bf00      	nop
 80050d0:	efff69f3 	.word	0xefff69f3
 80050d4:	40011000 	.word	0x40011000
 80050d8:	40023800 	.word	0x40023800
 80050dc:	40004400 	.word	0x40004400
 80050e0:	40004800 	.word	0x40004800
 80050e4:	40004c00 	.word	0x40004c00
 80050e8:	40005000 	.word	0x40005000
 80050ec:	40011400 	.word	0x40011400
 80050f0:	40007800 	.word	0x40007800
 80050f4:	2310      	movs	r3, #16
 80050f6:	77fb      	strb	r3, [r7, #31]
 80050f8:	e02c      	b.n	8005154 <UART_SetConfig+0x348>
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	4a72      	ldr	r2, [pc, #456]	; (80052c8 <UART_SetConfig+0x4bc>)
 8005100:	4293      	cmp	r3, r2
 8005102:	d125      	bne.n	8005150 <UART_SetConfig+0x344>
 8005104:	4b71      	ldr	r3, [pc, #452]	; (80052cc <UART_SetConfig+0x4c0>)
 8005106:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800510a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800510e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8005112:	d017      	beq.n	8005144 <UART_SetConfig+0x338>
 8005114:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8005118:	d817      	bhi.n	800514a <UART_SetConfig+0x33e>
 800511a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800511e:	d00b      	beq.n	8005138 <UART_SetConfig+0x32c>
 8005120:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005124:	d811      	bhi.n	800514a <UART_SetConfig+0x33e>
 8005126:	2b00      	cmp	r3, #0
 8005128:	d003      	beq.n	8005132 <UART_SetConfig+0x326>
 800512a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800512e:	d006      	beq.n	800513e <UART_SetConfig+0x332>
 8005130:	e00b      	b.n	800514a <UART_SetConfig+0x33e>
 8005132:	2300      	movs	r3, #0
 8005134:	77fb      	strb	r3, [r7, #31]
 8005136:	e00d      	b.n	8005154 <UART_SetConfig+0x348>
 8005138:	2302      	movs	r3, #2
 800513a:	77fb      	strb	r3, [r7, #31]
 800513c:	e00a      	b.n	8005154 <UART_SetConfig+0x348>
 800513e:	2304      	movs	r3, #4
 8005140:	77fb      	strb	r3, [r7, #31]
 8005142:	e007      	b.n	8005154 <UART_SetConfig+0x348>
 8005144:	2308      	movs	r3, #8
 8005146:	77fb      	strb	r3, [r7, #31]
 8005148:	e004      	b.n	8005154 <UART_SetConfig+0x348>
 800514a:	2310      	movs	r3, #16
 800514c:	77fb      	strb	r3, [r7, #31]
 800514e:	e001      	b.n	8005154 <UART_SetConfig+0x348>
 8005150:	2310      	movs	r3, #16
 8005152:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	69db      	ldr	r3, [r3, #28]
 8005158:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800515c:	d15b      	bne.n	8005216 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800515e:	7ffb      	ldrb	r3, [r7, #31]
 8005160:	2b08      	cmp	r3, #8
 8005162:	d828      	bhi.n	80051b6 <UART_SetConfig+0x3aa>
 8005164:	a201      	add	r2, pc, #4	; (adr r2, 800516c <UART_SetConfig+0x360>)
 8005166:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800516a:	bf00      	nop
 800516c:	08005191 	.word	0x08005191
 8005170:	08005199 	.word	0x08005199
 8005174:	080051a1 	.word	0x080051a1
 8005178:	080051b7 	.word	0x080051b7
 800517c:	080051a7 	.word	0x080051a7
 8005180:	080051b7 	.word	0x080051b7
 8005184:	080051b7 	.word	0x080051b7
 8005188:	080051b7 	.word	0x080051b7
 800518c:	080051af 	.word	0x080051af
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005190:	f7fe fa10 	bl	80035b4 <HAL_RCC_GetPCLK1Freq>
 8005194:	61b8      	str	r0, [r7, #24]
        break;
 8005196:	e013      	b.n	80051c0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005198:	f7fe fa20 	bl	80035dc <HAL_RCC_GetPCLK2Freq>
 800519c:	61b8      	str	r0, [r7, #24]
        break;
 800519e:	e00f      	b.n	80051c0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80051a0:	4b4b      	ldr	r3, [pc, #300]	; (80052d0 <UART_SetConfig+0x4c4>)
 80051a2:	61bb      	str	r3, [r7, #24]
        break;
 80051a4:	e00c      	b.n	80051c0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80051a6:	f7fe f8f3 	bl	8003390 <HAL_RCC_GetSysClockFreq>
 80051aa:	61b8      	str	r0, [r7, #24]
        break;
 80051ac:	e008      	b.n	80051c0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80051ae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80051b2:	61bb      	str	r3, [r7, #24]
        break;
 80051b4:	e004      	b.n	80051c0 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80051b6:	2300      	movs	r3, #0
 80051b8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80051ba:	2301      	movs	r3, #1
 80051bc:	77bb      	strb	r3, [r7, #30]
        break;
 80051be:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80051c0:	69bb      	ldr	r3, [r7, #24]
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d074      	beq.n	80052b0 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80051c6:	69bb      	ldr	r3, [r7, #24]
 80051c8:	005a      	lsls	r2, r3, #1
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	685b      	ldr	r3, [r3, #4]
 80051ce:	085b      	lsrs	r3, r3, #1
 80051d0:	441a      	add	r2, r3
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	685b      	ldr	r3, [r3, #4]
 80051d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80051da:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80051dc:	693b      	ldr	r3, [r7, #16]
 80051de:	2b0f      	cmp	r3, #15
 80051e0:	d916      	bls.n	8005210 <UART_SetConfig+0x404>
 80051e2:	693b      	ldr	r3, [r7, #16]
 80051e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80051e8:	d212      	bcs.n	8005210 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80051ea:	693b      	ldr	r3, [r7, #16]
 80051ec:	b29b      	uxth	r3, r3
 80051ee:	f023 030f 	bic.w	r3, r3, #15
 80051f2:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80051f4:	693b      	ldr	r3, [r7, #16]
 80051f6:	085b      	lsrs	r3, r3, #1
 80051f8:	b29b      	uxth	r3, r3
 80051fa:	f003 0307 	and.w	r3, r3, #7
 80051fe:	b29a      	uxth	r2, r3
 8005200:	89fb      	ldrh	r3, [r7, #14]
 8005202:	4313      	orrs	r3, r2
 8005204:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	89fa      	ldrh	r2, [r7, #14]
 800520c:	60da      	str	r2, [r3, #12]
 800520e:	e04f      	b.n	80052b0 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8005210:	2301      	movs	r3, #1
 8005212:	77bb      	strb	r3, [r7, #30]
 8005214:	e04c      	b.n	80052b0 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005216:	7ffb      	ldrb	r3, [r7, #31]
 8005218:	2b08      	cmp	r3, #8
 800521a:	d828      	bhi.n	800526e <UART_SetConfig+0x462>
 800521c:	a201      	add	r2, pc, #4	; (adr r2, 8005224 <UART_SetConfig+0x418>)
 800521e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005222:	bf00      	nop
 8005224:	08005249 	.word	0x08005249
 8005228:	08005251 	.word	0x08005251
 800522c:	08005259 	.word	0x08005259
 8005230:	0800526f 	.word	0x0800526f
 8005234:	0800525f 	.word	0x0800525f
 8005238:	0800526f 	.word	0x0800526f
 800523c:	0800526f 	.word	0x0800526f
 8005240:	0800526f 	.word	0x0800526f
 8005244:	08005267 	.word	0x08005267
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005248:	f7fe f9b4 	bl	80035b4 <HAL_RCC_GetPCLK1Freq>
 800524c:	61b8      	str	r0, [r7, #24]
        break;
 800524e:	e013      	b.n	8005278 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005250:	f7fe f9c4 	bl	80035dc <HAL_RCC_GetPCLK2Freq>
 8005254:	61b8      	str	r0, [r7, #24]
        break;
 8005256:	e00f      	b.n	8005278 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005258:	4b1d      	ldr	r3, [pc, #116]	; (80052d0 <UART_SetConfig+0x4c4>)
 800525a:	61bb      	str	r3, [r7, #24]
        break;
 800525c:	e00c      	b.n	8005278 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800525e:	f7fe f897 	bl	8003390 <HAL_RCC_GetSysClockFreq>
 8005262:	61b8      	str	r0, [r7, #24]
        break;
 8005264:	e008      	b.n	8005278 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005266:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800526a:	61bb      	str	r3, [r7, #24]
        break;
 800526c:	e004      	b.n	8005278 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800526e:	2300      	movs	r3, #0
 8005270:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005272:	2301      	movs	r3, #1
 8005274:	77bb      	strb	r3, [r7, #30]
        break;
 8005276:	bf00      	nop
    }

    if (pclk != 0U)
 8005278:	69bb      	ldr	r3, [r7, #24]
 800527a:	2b00      	cmp	r3, #0
 800527c:	d018      	beq.n	80052b0 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	685b      	ldr	r3, [r3, #4]
 8005282:	085a      	lsrs	r2, r3, #1
 8005284:	69bb      	ldr	r3, [r7, #24]
 8005286:	441a      	add	r2, r3
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	685b      	ldr	r3, [r3, #4]
 800528c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005290:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005292:	693b      	ldr	r3, [r7, #16]
 8005294:	2b0f      	cmp	r3, #15
 8005296:	d909      	bls.n	80052ac <UART_SetConfig+0x4a0>
 8005298:	693b      	ldr	r3, [r7, #16]
 800529a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800529e:	d205      	bcs.n	80052ac <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80052a0:	693b      	ldr	r3, [r7, #16]
 80052a2:	b29a      	uxth	r2, r3
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	60da      	str	r2, [r3, #12]
 80052aa:	e001      	b.n	80052b0 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80052ac:	2301      	movs	r3, #1
 80052ae:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2200      	movs	r2, #0
 80052b4:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	2200      	movs	r2, #0
 80052ba:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80052bc:	7fbb      	ldrb	r3, [r7, #30]
}
 80052be:	4618      	mov	r0, r3
 80052c0:	3720      	adds	r7, #32
 80052c2:	46bd      	mov	sp, r7
 80052c4:	bd80      	pop	{r7, pc}
 80052c6:	bf00      	nop
 80052c8:	40007c00 	.word	0x40007c00
 80052cc:	40023800 	.word	0x40023800
 80052d0:	00f42400 	.word	0x00f42400

080052d4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80052d4:	b480      	push	{r7}
 80052d6:	b083      	sub	sp, #12
 80052d8:	af00      	add	r7, sp, #0
 80052da:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052e0:	f003 0301 	and.w	r3, r3, #1
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d00a      	beq.n	80052fe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	685b      	ldr	r3, [r3, #4]
 80052ee:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	430a      	orrs	r2, r1
 80052fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005302:	f003 0302 	and.w	r3, r3, #2
 8005306:	2b00      	cmp	r3, #0
 8005308:	d00a      	beq.n	8005320 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	685b      	ldr	r3, [r3, #4]
 8005310:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	430a      	orrs	r2, r1
 800531e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005324:	f003 0304 	and.w	r3, r3, #4
 8005328:	2b00      	cmp	r3, #0
 800532a:	d00a      	beq.n	8005342 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	685b      	ldr	r3, [r3, #4]
 8005332:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	430a      	orrs	r2, r1
 8005340:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005346:	f003 0308 	and.w	r3, r3, #8
 800534a:	2b00      	cmp	r3, #0
 800534c:	d00a      	beq.n	8005364 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	685b      	ldr	r3, [r3, #4]
 8005354:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	430a      	orrs	r2, r1
 8005362:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005368:	f003 0310 	and.w	r3, r3, #16
 800536c:	2b00      	cmp	r3, #0
 800536e:	d00a      	beq.n	8005386 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	689b      	ldr	r3, [r3, #8]
 8005376:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	430a      	orrs	r2, r1
 8005384:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800538a:	f003 0320 	and.w	r3, r3, #32
 800538e:	2b00      	cmp	r3, #0
 8005390:	d00a      	beq.n	80053a8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	689b      	ldr	r3, [r3, #8]
 8005398:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	430a      	orrs	r2, r1
 80053a6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d01a      	beq.n	80053ea <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	685b      	ldr	r3, [r3, #4]
 80053ba:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	430a      	orrs	r2, r1
 80053c8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053ce:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80053d2:	d10a      	bne.n	80053ea <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	685b      	ldr	r3, [r3, #4]
 80053da:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	430a      	orrs	r2, r1
 80053e8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d00a      	beq.n	800540c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	685b      	ldr	r3, [r3, #4]
 80053fc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	430a      	orrs	r2, r1
 800540a:	605a      	str	r2, [r3, #4]
  }
}
 800540c:	bf00      	nop
 800540e:	370c      	adds	r7, #12
 8005410:	46bd      	mov	sp, r7
 8005412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005416:	4770      	bx	lr

08005418 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005418:	b580      	push	{r7, lr}
 800541a:	b086      	sub	sp, #24
 800541c:	af02      	add	r7, sp, #8
 800541e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2200      	movs	r2, #0
 8005424:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005428:	f7fc f8ac 	bl	8001584 <HAL_GetTick>
 800542c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f003 0308 	and.w	r3, r3, #8
 8005438:	2b08      	cmp	r3, #8
 800543a:	d10e      	bne.n	800545a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800543c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005440:	9300      	str	r3, [sp, #0]
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	2200      	movs	r2, #0
 8005446:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800544a:	6878      	ldr	r0, [r7, #4]
 800544c:	f000 f831 	bl	80054b2 <UART_WaitOnFlagUntilTimeout>
 8005450:	4603      	mov	r3, r0
 8005452:	2b00      	cmp	r3, #0
 8005454:	d001      	beq.n	800545a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005456:	2303      	movs	r3, #3
 8005458:	e027      	b.n	80054aa <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f003 0304 	and.w	r3, r3, #4
 8005464:	2b04      	cmp	r3, #4
 8005466:	d10e      	bne.n	8005486 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005468:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800546c:	9300      	str	r3, [sp, #0]
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	2200      	movs	r2, #0
 8005472:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005476:	6878      	ldr	r0, [r7, #4]
 8005478:	f000 f81b 	bl	80054b2 <UART_WaitOnFlagUntilTimeout>
 800547c:	4603      	mov	r3, r0
 800547e:	2b00      	cmp	r3, #0
 8005480:	d001      	beq.n	8005486 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005482:	2303      	movs	r3, #3
 8005484:	e011      	b.n	80054aa <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	2220      	movs	r2, #32
 800548a:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2220      	movs	r2, #32
 8005490:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2200      	movs	r2, #0
 8005498:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	2200      	movs	r2, #0
 800549e:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2200      	movs	r2, #0
 80054a4:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 80054a8:	2300      	movs	r3, #0
}
 80054aa:	4618      	mov	r0, r3
 80054ac:	3710      	adds	r7, #16
 80054ae:	46bd      	mov	sp, r7
 80054b0:	bd80      	pop	{r7, pc}

080054b2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80054b2:	b580      	push	{r7, lr}
 80054b4:	b09c      	sub	sp, #112	; 0x70
 80054b6:	af00      	add	r7, sp, #0
 80054b8:	60f8      	str	r0, [r7, #12]
 80054ba:	60b9      	str	r1, [r7, #8]
 80054bc:	603b      	str	r3, [r7, #0]
 80054be:	4613      	mov	r3, r2
 80054c0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80054c2:	e0a7      	b.n	8005614 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80054c4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80054c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054ca:	f000 80a3 	beq.w	8005614 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80054ce:	f7fc f859 	bl	8001584 <HAL_GetTick>
 80054d2:	4602      	mov	r2, r0
 80054d4:	683b      	ldr	r3, [r7, #0]
 80054d6:	1ad3      	subs	r3, r2, r3
 80054d8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80054da:	429a      	cmp	r2, r3
 80054dc:	d302      	bcc.n	80054e4 <UART_WaitOnFlagUntilTimeout+0x32>
 80054de:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d13f      	bne.n	8005564 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054ea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80054ec:	e853 3f00 	ldrex	r3, [r3]
 80054f0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80054f2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80054f4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80054f8:	667b      	str	r3, [r7, #100]	; 0x64
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	461a      	mov	r2, r3
 8005500:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005502:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005504:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005506:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005508:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800550a:	e841 2300 	strex	r3, r2, [r1]
 800550e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8005510:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005512:	2b00      	cmp	r3, #0
 8005514:	d1e6      	bne.n	80054e4 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	3308      	adds	r3, #8
 800551c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800551e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005520:	e853 3f00 	ldrex	r3, [r3]
 8005524:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005526:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005528:	f023 0301 	bic.w	r3, r3, #1
 800552c:	663b      	str	r3, [r7, #96]	; 0x60
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	3308      	adds	r3, #8
 8005534:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005536:	64ba      	str	r2, [r7, #72]	; 0x48
 8005538:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800553a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800553c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800553e:	e841 2300 	strex	r3, r2, [r1]
 8005542:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005544:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005546:	2b00      	cmp	r3, #0
 8005548:	d1e5      	bne.n	8005516 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	2220      	movs	r2, #32
 800554e:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	2220      	movs	r2, #32
 8005554:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	2200      	movs	r2, #0
 800555c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8005560:	2303      	movs	r3, #3
 8005562:	e068      	b.n	8005636 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f003 0304 	and.w	r3, r3, #4
 800556e:	2b00      	cmp	r3, #0
 8005570:	d050      	beq.n	8005614 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	69db      	ldr	r3, [r3, #28]
 8005578:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800557c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005580:	d148      	bne.n	8005614 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800558a:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005592:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005594:	e853 3f00 	ldrex	r3, [r3]
 8005598:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800559a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800559c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80055a0:	66fb      	str	r3, [r7, #108]	; 0x6c
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	461a      	mov	r2, r3
 80055a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80055aa:	637b      	str	r3, [r7, #52]	; 0x34
 80055ac:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055ae:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80055b0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80055b2:	e841 2300 	strex	r3, r2, [r1]
 80055b6:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80055b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d1e6      	bne.n	800558c <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	3308      	adds	r3, #8
 80055c4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055c6:	697b      	ldr	r3, [r7, #20]
 80055c8:	e853 3f00 	ldrex	r3, [r3]
 80055cc:	613b      	str	r3, [r7, #16]
   return(result);
 80055ce:	693b      	ldr	r3, [r7, #16]
 80055d0:	f023 0301 	bic.w	r3, r3, #1
 80055d4:	66bb      	str	r3, [r7, #104]	; 0x68
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	3308      	adds	r3, #8
 80055dc:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80055de:	623a      	str	r2, [r7, #32]
 80055e0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055e2:	69f9      	ldr	r1, [r7, #28]
 80055e4:	6a3a      	ldr	r2, [r7, #32]
 80055e6:	e841 2300 	strex	r3, r2, [r1]
 80055ea:	61bb      	str	r3, [r7, #24]
   return(result);
 80055ec:	69bb      	ldr	r3, [r7, #24]
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d1e5      	bne.n	80055be <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	2220      	movs	r2, #32
 80055f6:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	2220      	movs	r2, #32
 80055fc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	2220      	movs	r2, #32
 8005604:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	2200      	movs	r2, #0
 800560c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8005610:	2303      	movs	r3, #3
 8005612:	e010      	b.n	8005636 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	69da      	ldr	r2, [r3, #28]
 800561a:	68bb      	ldr	r3, [r7, #8]
 800561c:	4013      	ands	r3, r2
 800561e:	68ba      	ldr	r2, [r7, #8]
 8005620:	429a      	cmp	r2, r3
 8005622:	bf0c      	ite	eq
 8005624:	2301      	moveq	r3, #1
 8005626:	2300      	movne	r3, #0
 8005628:	b2db      	uxtb	r3, r3
 800562a:	461a      	mov	r2, r3
 800562c:	79fb      	ldrb	r3, [r7, #7]
 800562e:	429a      	cmp	r2, r3
 8005630:	f43f af48 	beq.w	80054c4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005634:	2300      	movs	r3, #0
}
 8005636:	4618      	mov	r0, r3
 8005638:	3770      	adds	r7, #112	; 0x70
 800563a:	46bd      	mov	sp, r7
 800563c:	bd80      	pop	{r7, pc}

0800563e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800563e:	b480      	push	{r7}
 8005640:	b095      	sub	sp, #84	; 0x54
 8005642:	af00      	add	r7, sp, #0
 8005644:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800564c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800564e:	e853 3f00 	ldrex	r3, [r3]
 8005652:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005654:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005656:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800565a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	461a      	mov	r2, r3
 8005662:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005664:	643b      	str	r3, [r7, #64]	; 0x40
 8005666:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005668:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800566a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800566c:	e841 2300 	strex	r3, r2, [r1]
 8005670:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005672:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005674:	2b00      	cmp	r3, #0
 8005676:	d1e6      	bne.n	8005646 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	3308      	adds	r3, #8
 800567e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005680:	6a3b      	ldr	r3, [r7, #32]
 8005682:	e853 3f00 	ldrex	r3, [r3]
 8005686:	61fb      	str	r3, [r7, #28]
   return(result);
 8005688:	69fb      	ldr	r3, [r7, #28]
 800568a:	f023 0301 	bic.w	r3, r3, #1
 800568e:	64bb      	str	r3, [r7, #72]	; 0x48
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	3308      	adds	r3, #8
 8005696:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005698:	62fa      	str	r2, [r7, #44]	; 0x2c
 800569a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800569c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800569e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80056a0:	e841 2300 	strex	r3, r2, [r1]
 80056a4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80056a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d1e5      	bne.n	8005678 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80056b0:	2b01      	cmp	r3, #1
 80056b2:	d118      	bne.n	80056e6 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	e853 3f00 	ldrex	r3, [r3]
 80056c0:	60bb      	str	r3, [r7, #8]
   return(result);
 80056c2:	68bb      	ldr	r3, [r7, #8]
 80056c4:	f023 0310 	bic.w	r3, r3, #16
 80056c8:	647b      	str	r3, [r7, #68]	; 0x44
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	461a      	mov	r2, r3
 80056d0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80056d2:	61bb      	str	r3, [r7, #24]
 80056d4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056d6:	6979      	ldr	r1, [r7, #20]
 80056d8:	69ba      	ldr	r2, [r7, #24]
 80056da:	e841 2300 	strex	r3, r2, [r1]
 80056de:	613b      	str	r3, [r7, #16]
   return(result);
 80056e0:	693b      	ldr	r3, [r7, #16]
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d1e6      	bne.n	80056b4 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	2220      	movs	r2, #32
 80056ea:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	2200      	movs	r2, #0
 80056f2:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2200      	movs	r2, #0
 80056f8:	669a      	str	r2, [r3, #104]	; 0x68
}
 80056fa:	bf00      	nop
 80056fc:	3754      	adds	r7, #84	; 0x54
 80056fe:	46bd      	mov	sp, r7
 8005700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005704:	4770      	bx	lr

08005706 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005706:	b580      	push	{r7, lr}
 8005708:	b084      	sub	sp, #16
 800570a:	af00      	add	r7, sp, #0
 800570c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005712:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	2200      	movs	r2, #0
 8005718:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	2200      	movs	r2, #0
 8005720:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005724:	68f8      	ldr	r0, [r7, #12]
 8005726:	f7ff fb51 	bl	8004dcc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800572a:	bf00      	nop
 800572c:	3710      	adds	r7, #16
 800572e:	46bd      	mov	sp, r7
 8005730:	bd80      	pop	{r7, pc}

08005732 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005732:	b580      	push	{r7, lr}
 8005734:	b088      	sub	sp, #32
 8005736:	af00      	add	r7, sp, #0
 8005738:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	e853 3f00 	ldrex	r3, [r3]
 8005746:	60bb      	str	r3, [r7, #8]
   return(result);
 8005748:	68bb      	ldr	r3, [r7, #8]
 800574a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800574e:	61fb      	str	r3, [r7, #28]
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	461a      	mov	r2, r3
 8005756:	69fb      	ldr	r3, [r7, #28]
 8005758:	61bb      	str	r3, [r7, #24]
 800575a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800575c:	6979      	ldr	r1, [r7, #20]
 800575e:	69ba      	ldr	r2, [r7, #24]
 8005760:	e841 2300 	strex	r3, r2, [r1]
 8005764:	613b      	str	r3, [r7, #16]
   return(result);
 8005766:	693b      	ldr	r3, [r7, #16]
 8005768:	2b00      	cmp	r3, #0
 800576a:	d1e6      	bne.n	800573a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2220      	movs	r2, #32
 8005770:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	2200      	movs	r2, #0
 8005776:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005778:	6878      	ldr	r0, [r7, #4]
 800577a:	f7ff fb1d 	bl	8004db8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800577e:	bf00      	nop
 8005780:	3720      	adds	r7, #32
 8005782:	46bd      	mov	sp, r7
 8005784:	bd80      	pop	{r7, pc}
	...

08005788 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005788:	b084      	sub	sp, #16
 800578a:	b580      	push	{r7, lr}
 800578c:	b084      	sub	sp, #16
 800578e:	af00      	add	r7, sp, #0
 8005790:	6078      	str	r0, [r7, #4]
 8005792:	f107 001c 	add.w	r0, r7, #28
 8005796:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800579a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800579c:	2b01      	cmp	r3, #1
 800579e:	d120      	bne.n	80057e2 <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057a4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	68da      	ldr	r2, [r3, #12]
 80057b0:	4b20      	ldr	r3, [pc, #128]	; (8005834 <USB_CoreInit+0xac>)
 80057b2:	4013      	ands	r3, r2
 80057b4:	687a      	ldr	r2, [r7, #4]
 80057b6:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	68db      	ldr	r3, [r3, #12]
 80057bc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80057c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80057c6:	2b01      	cmp	r3, #1
 80057c8:	d105      	bne.n	80057d6 <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	68db      	ldr	r3, [r3, #12]
 80057ce:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80057d6:	6878      	ldr	r0, [r7, #4]
 80057d8:	f000 fa96 	bl	8005d08 <USB_CoreReset>
 80057dc:	4603      	mov	r3, r0
 80057de:	73fb      	strb	r3, [r7, #15]
 80057e0:	e010      	b.n	8005804 <USB_CoreInit+0x7c>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	68db      	ldr	r3, [r3, #12]
 80057e6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80057ee:	6878      	ldr	r0, [r7, #4]
 80057f0:	f000 fa8a 	bl	8005d08 <USB_CoreReset>
 80057f4:	4603      	mov	r3, r0
 80057f6:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057fc:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 8005804:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005806:	2b01      	cmp	r3, #1
 8005808:	d10b      	bne.n	8005822 <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	689b      	ldr	r3, [r3, #8]
 800580e:	f043 0206 	orr.w	r2, r3, #6
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	689b      	ldr	r3, [r3, #8]
 800581a:	f043 0220 	orr.w	r2, r3, #32
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005822:	7bfb      	ldrb	r3, [r7, #15]
}
 8005824:	4618      	mov	r0, r3
 8005826:	3710      	adds	r7, #16
 8005828:	46bd      	mov	sp, r7
 800582a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800582e:	b004      	add	sp, #16
 8005830:	4770      	bx	lr
 8005832:	bf00      	nop
 8005834:	ffbdffbf 	.word	0xffbdffbf

08005838 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005838:	b480      	push	{r7}
 800583a:	b083      	sub	sp, #12
 800583c:	af00      	add	r7, sp, #0
 800583e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	689b      	ldr	r3, [r3, #8]
 8005844:	f023 0201 	bic.w	r2, r3, #1
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800584c:	2300      	movs	r3, #0
}
 800584e:	4618      	mov	r0, r3
 8005850:	370c      	adds	r7, #12
 8005852:	46bd      	mov	sp, r7
 8005854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005858:	4770      	bx	lr

0800585a <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800585a:	b580      	push	{r7, lr}
 800585c:	b084      	sub	sp, #16
 800585e:	af00      	add	r7, sp, #0
 8005860:	6078      	str	r0, [r7, #4]
 8005862:	460b      	mov	r3, r1
 8005864:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005866:	2300      	movs	r3, #0
 8005868:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	68db      	ldr	r3, [r3, #12]
 800586e:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005876:	78fb      	ldrb	r3, [r7, #3]
 8005878:	2b01      	cmp	r3, #1
 800587a:	d115      	bne.n	80058a8 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	68db      	ldr	r3, [r3, #12]
 8005880:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8005888:	2001      	movs	r0, #1
 800588a:	f7fb fe87 	bl	800159c <HAL_Delay>
      ms++;
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	3301      	adds	r3, #1
 8005892:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8005894:	6878      	ldr	r0, [r7, #4]
 8005896:	f000 fa29 	bl	8005cec <USB_GetMode>
 800589a:	4603      	mov	r3, r0
 800589c:	2b01      	cmp	r3, #1
 800589e:	d01e      	beq.n	80058de <USB_SetCurrentMode+0x84>
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	2b31      	cmp	r3, #49	; 0x31
 80058a4:	d9f0      	bls.n	8005888 <USB_SetCurrentMode+0x2e>
 80058a6:	e01a      	b.n	80058de <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80058a8:	78fb      	ldrb	r3, [r7, #3]
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d115      	bne.n	80058da <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	68db      	ldr	r3, [r3, #12]
 80058b2:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80058ba:	2001      	movs	r0, #1
 80058bc:	f7fb fe6e 	bl	800159c <HAL_Delay>
      ms++;
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	3301      	adds	r3, #1
 80058c4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80058c6:	6878      	ldr	r0, [r7, #4]
 80058c8:	f000 fa10 	bl	8005cec <USB_GetMode>
 80058cc:	4603      	mov	r3, r0
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d005      	beq.n	80058de <USB_SetCurrentMode+0x84>
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	2b31      	cmp	r3, #49	; 0x31
 80058d6:	d9f0      	bls.n	80058ba <USB_SetCurrentMode+0x60>
 80058d8:	e001      	b.n	80058de <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80058da:	2301      	movs	r3, #1
 80058dc:	e005      	b.n	80058ea <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	2b32      	cmp	r3, #50	; 0x32
 80058e2:	d101      	bne.n	80058e8 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80058e4:	2301      	movs	r3, #1
 80058e6:	e000      	b.n	80058ea <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80058e8:	2300      	movs	r3, #0
}
 80058ea:	4618      	mov	r0, r3
 80058ec:	3710      	adds	r7, #16
 80058ee:	46bd      	mov	sp, r7
 80058f0:	bd80      	pop	{r7, pc}
	...

080058f4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80058f4:	b084      	sub	sp, #16
 80058f6:	b580      	push	{r7, lr}
 80058f8:	b086      	sub	sp, #24
 80058fa:	af00      	add	r7, sp, #0
 80058fc:	6078      	str	r0, [r7, #4]
 80058fe:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8005902:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005906:	2300      	movs	r3, #0
 8005908:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800590e:	2300      	movs	r3, #0
 8005910:	613b      	str	r3, [r7, #16]
 8005912:	e009      	b.n	8005928 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005914:	687a      	ldr	r2, [r7, #4]
 8005916:	693b      	ldr	r3, [r7, #16]
 8005918:	3340      	adds	r3, #64	; 0x40
 800591a:	009b      	lsls	r3, r3, #2
 800591c:	4413      	add	r3, r2
 800591e:	2200      	movs	r2, #0
 8005920:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8005922:	693b      	ldr	r3, [r7, #16]
 8005924:	3301      	adds	r3, #1
 8005926:	613b      	str	r3, [r7, #16]
 8005928:	693b      	ldr	r3, [r7, #16]
 800592a:	2b0e      	cmp	r3, #14
 800592c:	d9f2      	bls.n	8005914 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800592e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005930:	2b00      	cmp	r3, #0
 8005932:	d11c      	bne.n	800596e <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800593a:	685b      	ldr	r3, [r3, #4]
 800593c:	68fa      	ldr	r2, [r7, #12]
 800593e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005942:	f043 0302 	orr.w	r3, r3, #2
 8005946:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800594c:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	601a      	str	r2, [r3, #0]
 800596c:	e005      	b.n	800597a <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005972:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005980:	461a      	mov	r2, r3
 8005982:	2300      	movs	r3, #0
 8005984:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800598c:	4619      	mov	r1, r3
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005994:	461a      	mov	r2, r3
 8005996:	680b      	ldr	r3, [r1, #0]
 8005998:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800599a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800599c:	2b01      	cmp	r3, #1
 800599e:	d10c      	bne.n	80059ba <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80059a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d104      	bne.n	80059b0 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80059a6:	2100      	movs	r1, #0
 80059a8:	6878      	ldr	r0, [r7, #4]
 80059aa:	f000 f965 	bl	8005c78 <USB_SetDevSpeed>
 80059ae:	e008      	b.n	80059c2 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80059b0:	2101      	movs	r1, #1
 80059b2:	6878      	ldr	r0, [r7, #4]
 80059b4:	f000 f960 	bl	8005c78 <USB_SetDevSpeed>
 80059b8:	e003      	b.n	80059c2 <USB_DevInit+0xce>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80059ba:	2103      	movs	r1, #3
 80059bc:	6878      	ldr	r0, [r7, #4]
 80059be:	f000 f95b 	bl	8005c78 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80059c2:	2110      	movs	r1, #16
 80059c4:	6878      	ldr	r0, [r7, #4]
 80059c6:	f000 f8f3 	bl	8005bb0 <USB_FlushTxFifo>
 80059ca:	4603      	mov	r3, r0
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d001      	beq.n	80059d4 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 80059d0:	2301      	movs	r3, #1
 80059d2:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80059d4:	6878      	ldr	r0, [r7, #4]
 80059d6:	f000 f91f 	bl	8005c18 <USB_FlushRxFifo>
 80059da:	4603      	mov	r3, r0
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d001      	beq.n	80059e4 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 80059e0:	2301      	movs	r3, #1
 80059e2:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80059ea:	461a      	mov	r2, r3
 80059ec:	2300      	movs	r3, #0
 80059ee:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80059f6:	461a      	mov	r2, r3
 80059f8:	2300      	movs	r3, #0
 80059fa:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005a02:	461a      	mov	r2, r3
 8005a04:	2300      	movs	r3, #0
 8005a06:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005a08:	2300      	movs	r3, #0
 8005a0a:	613b      	str	r3, [r7, #16]
 8005a0c:	e043      	b.n	8005a96 <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005a0e:	693b      	ldr	r3, [r7, #16]
 8005a10:	015a      	lsls	r2, r3, #5
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	4413      	add	r3, r2
 8005a16:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005a20:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005a24:	d118      	bne.n	8005a58 <USB_DevInit+0x164>
    {
      if (i == 0U)
 8005a26:	693b      	ldr	r3, [r7, #16]
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d10a      	bne.n	8005a42 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005a2c:	693b      	ldr	r3, [r7, #16]
 8005a2e:	015a      	lsls	r2, r3, #5
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	4413      	add	r3, r2
 8005a34:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a38:	461a      	mov	r2, r3
 8005a3a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005a3e:	6013      	str	r3, [r2, #0]
 8005a40:	e013      	b.n	8005a6a <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005a42:	693b      	ldr	r3, [r7, #16]
 8005a44:	015a      	lsls	r2, r3, #5
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	4413      	add	r3, r2
 8005a4a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a4e:	461a      	mov	r2, r3
 8005a50:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005a54:	6013      	str	r3, [r2, #0]
 8005a56:	e008      	b.n	8005a6a <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005a58:	693b      	ldr	r3, [r7, #16]
 8005a5a:	015a      	lsls	r2, r3, #5
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	4413      	add	r3, r2
 8005a60:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a64:	461a      	mov	r2, r3
 8005a66:	2300      	movs	r3, #0
 8005a68:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005a6a:	693b      	ldr	r3, [r7, #16]
 8005a6c:	015a      	lsls	r2, r3, #5
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	4413      	add	r3, r2
 8005a72:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a76:	461a      	mov	r2, r3
 8005a78:	2300      	movs	r3, #0
 8005a7a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005a7c:	693b      	ldr	r3, [r7, #16]
 8005a7e:	015a      	lsls	r2, r3, #5
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	4413      	add	r3, r2
 8005a84:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a88:	461a      	mov	r2, r3
 8005a8a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005a8e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005a90:	693b      	ldr	r3, [r7, #16]
 8005a92:	3301      	adds	r3, #1
 8005a94:	613b      	str	r3, [r7, #16]
 8005a96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a98:	693a      	ldr	r2, [r7, #16]
 8005a9a:	429a      	cmp	r2, r3
 8005a9c:	d3b7      	bcc.n	8005a0e <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005a9e:	2300      	movs	r3, #0
 8005aa0:	613b      	str	r3, [r7, #16]
 8005aa2:	e043      	b.n	8005b2c <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005aa4:	693b      	ldr	r3, [r7, #16]
 8005aa6:	015a      	lsls	r2, r3, #5
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	4413      	add	r3, r2
 8005aac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005ab6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005aba:	d118      	bne.n	8005aee <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8005abc:	693b      	ldr	r3, [r7, #16]
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d10a      	bne.n	8005ad8 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005ac2:	693b      	ldr	r3, [r7, #16]
 8005ac4:	015a      	lsls	r2, r3, #5
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	4413      	add	r3, r2
 8005aca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005ace:	461a      	mov	r2, r3
 8005ad0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005ad4:	6013      	str	r3, [r2, #0]
 8005ad6:	e013      	b.n	8005b00 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005ad8:	693b      	ldr	r3, [r7, #16]
 8005ada:	015a      	lsls	r2, r3, #5
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	4413      	add	r3, r2
 8005ae0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005ae4:	461a      	mov	r2, r3
 8005ae6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005aea:	6013      	str	r3, [r2, #0]
 8005aec:	e008      	b.n	8005b00 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005aee:	693b      	ldr	r3, [r7, #16]
 8005af0:	015a      	lsls	r2, r3, #5
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	4413      	add	r3, r2
 8005af6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005afa:	461a      	mov	r2, r3
 8005afc:	2300      	movs	r3, #0
 8005afe:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005b00:	693b      	ldr	r3, [r7, #16]
 8005b02:	015a      	lsls	r2, r3, #5
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	4413      	add	r3, r2
 8005b08:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b0c:	461a      	mov	r2, r3
 8005b0e:	2300      	movs	r3, #0
 8005b10:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005b12:	693b      	ldr	r3, [r7, #16]
 8005b14:	015a      	lsls	r2, r3, #5
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	4413      	add	r3, r2
 8005b1a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b1e:	461a      	mov	r2, r3
 8005b20:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005b24:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005b26:	693b      	ldr	r3, [r7, #16]
 8005b28:	3301      	adds	r3, #1
 8005b2a:	613b      	str	r3, [r7, #16]
 8005b2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b2e:	693a      	ldr	r2, [r7, #16]
 8005b30:	429a      	cmp	r2, r3
 8005b32:	d3b7      	bcc.n	8005aa4 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b3a:	691b      	ldr	r3, [r3, #16]
 8005b3c:	68fa      	ldr	r2, [r7, #12]
 8005b3e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005b42:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005b46:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8005b54:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005b56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d105      	bne.n	8005b68 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	699b      	ldr	r3, [r3, #24]
 8005b60:	f043 0210 	orr.w	r2, r3, #16
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	699a      	ldr	r2, [r3, #24]
 8005b6c:	4b0e      	ldr	r3, [pc, #56]	; (8005ba8 <USB_DevInit+0x2b4>)
 8005b6e:	4313      	orrs	r3, r2
 8005b70:	687a      	ldr	r2, [r7, #4]
 8005b72:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005b74:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d005      	beq.n	8005b86 <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	699b      	ldr	r3, [r3, #24]
 8005b7e:	f043 0208 	orr.w	r2, r3, #8
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005b86:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005b88:	2b01      	cmp	r3, #1
 8005b8a:	d105      	bne.n	8005b98 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	699a      	ldr	r2, [r3, #24]
 8005b90:	4b06      	ldr	r3, [pc, #24]	; (8005bac <USB_DevInit+0x2b8>)
 8005b92:	4313      	orrs	r3, r2
 8005b94:	687a      	ldr	r2, [r7, #4]
 8005b96:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005b98:	7dfb      	ldrb	r3, [r7, #23]
}
 8005b9a:	4618      	mov	r0, r3
 8005b9c:	3718      	adds	r7, #24
 8005b9e:	46bd      	mov	sp, r7
 8005ba0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005ba4:	b004      	add	sp, #16
 8005ba6:	4770      	bx	lr
 8005ba8:	803c3800 	.word	0x803c3800
 8005bac:	40000004 	.word	0x40000004

08005bb0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005bb0:	b480      	push	{r7}
 8005bb2:	b085      	sub	sp, #20
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	6078      	str	r0, [r7, #4]
 8005bb8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005bba:	2300      	movs	r3, #0
 8005bbc:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	3301      	adds	r3, #1
 8005bc2:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	4a13      	ldr	r2, [pc, #76]	; (8005c14 <USB_FlushTxFifo+0x64>)
 8005bc8:	4293      	cmp	r3, r2
 8005bca:	d901      	bls.n	8005bd0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005bcc:	2303      	movs	r3, #3
 8005bce:	e01b      	b.n	8005c08 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	691b      	ldr	r3, [r3, #16]
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	daf2      	bge.n	8005bbe <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005bd8:	2300      	movs	r3, #0
 8005bda:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005bdc:	683b      	ldr	r3, [r7, #0]
 8005bde:	019b      	lsls	r3, r3, #6
 8005be0:	f043 0220 	orr.w	r2, r3, #32
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	3301      	adds	r3, #1
 8005bec:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	4a08      	ldr	r2, [pc, #32]	; (8005c14 <USB_FlushTxFifo+0x64>)
 8005bf2:	4293      	cmp	r3, r2
 8005bf4:	d901      	bls.n	8005bfa <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005bf6:	2303      	movs	r3, #3
 8005bf8:	e006      	b.n	8005c08 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	691b      	ldr	r3, [r3, #16]
 8005bfe:	f003 0320 	and.w	r3, r3, #32
 8005c02:	2b20      	cmp	r3, #32
 8005c04:	d0f0      	beq.n	8005be8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005c06:	2300      	movs	r3, #0
}
 8005c08:	4618      	mov	r0, r3
 8005c0a:	3714      	adds	r7, #20
 8005c0c:	46bd      	mov	sp, r7
 8005c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c12:	4770      	bx	lr
 8005c14:	00030d40 	.word	0x00030d40

08005c18 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005c18:	b480      	push	{r7}
 8005c1a:	b085      	sub	sp, #20
 8005c1c:	af00      	add	r7, sp, #0
 8005c1e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005c20:	2300      	movs	r3, #0
 8005c22:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	3301      	adds	r3, #1
 8005c28:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	4a11      	ldr	r2, [pc, #68]	; (8005c74 <USB_FlushRxFifo+0x5c>)
 8005c2e:	4293      	cmp	r3, r2
 8005c30:	d901      	bls.n	8005c36 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005c32:	2303      	movs	r3, #3
 8005c34:	e018      	b.n	8005c68 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	691b      	ldr	r3, [r3, #16]
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	daf2      	bge.n	8005c24 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005c3e:	2300      	movs	r3, #0
 8005c40:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	2210      	movs	r2, #16
 8005c46:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	3301      	adds	r3, #1
 8005c4c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	4a08      	ldr	r2, [pc, #32]	; (8005c74 <USB_FlushRxFifo+0x5c>)
 8005c52:	4293      	cmp	r3, r2
 8005c54:	d901      	bls.n	8005c5a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005c56:	2303      	movs	r3, #3
 8005c58:	e006      	b.n	8005c68 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	691b      	ldr	r3, [r3, #16]
 8005c5e:	f003 0310 	and.w	r3, r3, #16
 8005c62:	2b10      	cmp	r3, #16
 8005c64:	d0f0      	beq.n	8005c48 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005c66:	2300      	movs	r3, #0
}
 8005c68:	4618      	mov	r0, r3
 8005c6a:	3714      	adds	r7, #20
 8005c6c:	46bd      	mov	sp, r7
 8005c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c72:	4770      	bx	lr
 8005c74:	00030d40 	.word	0x00030d40

08005c78 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005c78:	b480      	push	{r7}
 8005c7a:	b085      	sub	sp, #20
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	6078      	str	r0, [r7, #4]
 8005c80:	460b      	mov	r3, r1
 8005c82:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c8e:	681a      	ldr	r2, [r3, #0]
 8005c90:	78fb      	ldrb	r3, [r7, #3]
 8005c92:	68f9      	ldr	r1, [r7, #12]
 8005c94:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005c98:	4313      	orrs	r3, r2
 8005c9a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005c9c:	2300      	movs	r3, #0
}
 8005c9e:	4618      	mov	r0, r3
 8005ca0:	3714      	adds	r7, #20
 8005ca2:	46bd      	mov	sp, r7
 8005ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca8:	4770      	bx	lr

08005caa <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8005caa:	b480      	push	{r7}
 8005cac:	b085      	sub	sp, #20
 8005cae:	af00      	add	r7, sp, #0
 8005cb0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	68fa      	ldr	r2, [r7, #12]
 8005cc0:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8005cc4:	f023 0303 	bic.w	r3, r3, #3
 8005cc8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005cd0:	685b      	ldr	r3, [r3, #4]
 8005cd2:	68fa      	ldr	r2, [r7, #12]
 8005cd4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005cd8:	f043 0302 	orr.w	r3, r3, #2
 8005cdc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005cde:	2300      	movs	r3, #0
}
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	3714      	adds	r7, #20
 8005ce4:	46bd      	mov	sp, r7
 8005ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cea:	4770      	bx	lr

08005cec <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8005cec:	b480      	push	{r7}
 8005cee:	b083      	sub	sp, #12
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	695b      	ldr	r3, [r3, #20]
 8005cf8:	f003 0301 	and.w	r3, r3, #1
}
 8005cfc:	4618      	mov	r0, r3
 8005cfe:	370c      	adds	r7, #12
 8005d00:	46bd      	mov	sp, r7
 8005d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d06:	4770      	bx	lr

08005d08 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005d08:	b480      	push	{r7}
 8005d0a:	b085      	sub	sp, #20
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005d10:	2300      	movs	r3, #0
 8005d12:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	3301      	adds	r3, #1
 8005d18:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	4a13      	ldr	r2, [pc, #76]	; (8005d6c <USB_CoreReset+0x64>)
 8005d1e:	4293      	cmp	r3, r2
 8005d20:	d901      	bls.n	8005d26 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005d22:	2303      	movs	r3, #3
 8005d24:	e01b      	b.n	8005d5e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	691b      	ldr	r3, [r3, #16]
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	daf2      	bge.n	8005d14 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8005d2e:	2300      	movs	r3, #0
 8005d30:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	691b      	ldr	r3, [r3, #16]
 8005d36:	f043 0201 	orr.w	r2, r3, #1
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	3301      	adds	r3, #1
 8005d42:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	4a09      	ldr	r2, [pc, #36]	; (8005d6c <USB_CoreReset+0x64>)
 8005d48:	4293      	cmp	r3, r2
 8005d4a:	d901      	bls.n	8005d50 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8005d4c:	2303      	movs	r3, #3
 8005d4e:	e006      	b.n	8005d5e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	691b      	ldr	r3, [r3, #16]
 8005d54:	f003 0301 	and.w	r3, r3, #1
 8005d58:	2b01      	cmp	r3, #1
 8005d5a:	d0f0      	beq.n	8005d3e <USB_CoreReset+0x36>

  return HAL_OK;
 8005d5c:	2300      	movs	r3, #0
}
 8005d5e:	4618      	mov	r0, r3
 8005d60:	3714      	adds	r7, #20
 8005d62:	46bd      	mov	sp, r7
 8005d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d68:	4770      	bx	lr
 8005d6a:	bf00      	nop
 8005d6c:	00030d40 	.word	0x00030d40

08005d70 <__errno>:
 8005d70:	4b01      	ldr	r3, [pc, #4]	; (8005d78 <__errno+0x8>)
 8005d72:	6818      	ldr	r0, [r3, #0]
 8005d74:	4770      	bx	lr
 8005d76:	bf00      	nop
 8005d78:	2000000c 	.word	0x2000000c

08005d7c <__libc_init_array>:
 8005d7c:	b570      	push	{r4, r5, r6, lr}
 8005d7e:	4d0d      	ldr	r5, [pc, #52]	; (8005db4 <__libc_init_array+0x38>)
 8005d80:	4c0d      	ldr	r4, [pc, #52]	; (8005db8 <__libc_init_array+0x3c>)
 8005d82:	1b64      	subs	r4, r4, r5
 8005d84:	10a4      	asrs	r4, r4, #2
 8005d86:	2600      	movs	r6, #0
 8005d88:	42a6      	cmp	r6, r4
 8005d8a:	d109      	bne.n	8005da0 <__libc_init_array+0x24>
 8005d8c:	4d0b      	ldr	r5, [pc, #44]	; (8005dbc <__libc_init_array+0x40>)
 8005d8e:	4c0c      	ldr	r4, [pc, #48]	; (8005dc0 <__libc_init_array+0x44>)
 8005d90:	f000 ffae 	bl	8006cf0 <_init>
 8005d94:	1b64      	subs	r4, r4, r5
 8005d96:	10a4      	asrs	r4, r4, #2
 8005d98:	2600      	movs	r6, #0
 8005d9a:	42a6      	cmp	r6, r4
 8005d9c:	d105      	bne.n	8005daa <__libc_init_array+0x2e>
 8005d9e:	bd70      	pop	{r4, r5, r6, pc}
 8005da0:	f855 3b04 	ldr.w	r3, [r5], #4
 8005da4:	4798      	blx	r3
 8005da6:	3601      	adds	r6, #1
 8005da8:	e7ee      	b.n	8005d88 <__libc_init_array+0xc>
 8005daa:	f855 3b04 	ldr.w	r3, [r5], #4
 8005dae:	4798      	blx	r3
 8005db0:	3601      	adds	r6, #1
 8005db2:	e7f2      	b.n	8005d9a <__libc_init_array+0x1e>
 8005db4:	08006e18 	.word	0x08006e18
 8005db8:	08006e18 	.word	0x08006e18
 8005dbc:	08006e18 	.word	0x08006e18
 8005dc0:	08006e1c 	.word	0x08006e1c

08005dc4 <memset>:
 8005dc4:	4402      	add	r2, r0
 8005dc6:	4603      	mov	r3, r0
 8005dc8:	4293      	cmp	r3, r2
 8005dca:	d100      	bne.n	8005dce <memset+0xa>
 8005dcc:	4770      	bx	lr
 8005dce:	f803 1b01 	strb.w	r1, [r3], #1
 8005dd2:	e7f9      	b.n	8005dc8 <memset+0x4>

08005dd4 <iprintf>:
 8005dd4:	b40f      	push	{r0, r1, r2, r3}
 8005dd6:	4b0a      	ldr	r3, [pc, #40]	; (8005e00 <iprintf+0x2c>)
 8005dd8:	b513      	push	{r0, r1, r4, lr}
 8005dda:	681c      	ldr	r4, [r3, #0]
 8005ddc:	b124      	cbz	r4, 8005de8 <iprintf+0x14>
 8005dde:	69a3      	ldr	r3, [r4, #24]
 8005de0:	b913      	cbnz	r3, 8005de8 <iprintf+0x14>
 8005de2:	4620      	mov	r0, r4
 8005de4:	f000 f866 	bl	8005eb4 <__sinit>
 8005de8:	ab05      	add	r3, sp, #20
 8005dea:	9a04      	ldr	r2, [sp, #16]
 8005dec:	68a1      	ldr	r1, [r4, #8]
 8005dee:	9301      	str	r3, [sp, #4]
 8005df0:	4620      	mov	r0, r4
 8005df2:	f000 f9bd 	bl	8006170 <_vfiprintf_r>
 8005df6:	b002      	add	sp, #8
 8005df8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005dfc:	b004      	add	sp, #16
 8005dfe:	4770      	bx	lr
 8005e00:	2000000c 	.word	0x2000000c

08005e04 <std>:
 8005e04:	2300      	movs	r3, #0
 8005e06:	b510      	push	{r4, lr}
 8005e08:	4604      	mov	r4, r0
 8005e0a:	e9c0 3300 	strd	r3, r3, [r0]
 8005e0e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005e12:	6083      	str	r3, [r0, #8]
 8005e14:	8181      	strh	r1, [r0, #12]
 8005e16:	6643      	str	r3, [r0, #100]	; 0x64
 8005e18:	81c2      	strh	r2, [r0, #14]
 8005e1a:	6183      	str	r3, [r0, #24]
 8005e1c:	4619      	mov	r1, r3
 8005e1e:	2208      	movs	r2, #8
 8005e20:	305c      	adds	r0, #92	; 0x5c
 8005e22:	f7ff ffcf 	bl	8005dc4 <memset>
 8005e26:	4b05      	ldr	r3, [pc, #20]	; (8005e3c <std+0x38>)
 8005e28:	6263      	str	r3, [r4, #36]	; 0x24
 8005e2a:	4b05      	ldr	r3, [pc, #20]	; (8005e40 <std+0x3c>)
 8005e2c:	62a3      	str	r3, [r4, #40]	; 0x28
 8005e2e:	4b05      	ldr	r3, [pc, #20]	; (8005e44 <std+0x40>)
 8005e30:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005e32:	4b05      	ldr	r3, [pc, #20]	; (8005e48 <std+0x44>)
 8005e34:	6224      	str	r4, [r4, #32]
 8005e36:	6323      	str	r3, [r4, #48]	; 0x30
 8005e38:	bd10      	pop	{r4, pc}
 8005e3a:	bf00      	nop
 8005e3c:	08006719 	.word	0x08006719
 8005e40:	0800673b 	.word	0x0800673b
 8005e44:	08006773 	.word	0x08006773
 8005e48:	08006797 	.word	0x08006797

08005e4c <_cleanup_r>:
 8005e4c:	4901      	ldr	r1, [pc, #4]	; (8005e54 <_cleanup_r+0x8>)
 8005e4e:	f000 b8af 	b.w	8005fb0 <_fwalk_reent>
 8005e52:	bf00      	nop
 8005e54:	08006a71 	.word	0x08006a71

08005e58 <__sfmoreglue>:
 8005e58:	b570      	push	{r4, r5, r6, lr}
 8005e5a:	2268      	movs	r2, #104	; 0x68
 8005e5c:	1e4d      	subs	r5, r1, #1
 8005e5e:	4355      	muls	r5, r2
 8005e60:	460e      	mov	r6, r1
 8005e62:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005e66:	f000 f8e5 	bl	8006034 <_malloc_r>
 8005e6a:	4604      	mov	r4, r0
 8005e6c:	b140      	cbz	r0, 8005e80 <__sfmoreglue+0x28>
 8005e6e:	2100      	movs	r1, #0
 8005e70:	e9c0 1600 	strd	r1, r6, [r0]
 8005e74:	300c      	adds	r0, #12
 8005e76:	60a0      	str	r0, [r4, #8]
 8005e78:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005e7c:	f7ff ffa2 	bl	8005dc4 <memset>
 8005e80:	4620      	mov	r0, r4
 8005e82:	bd70      	pop	{r4, r5, r6, pc}

08005e84 <__sfp_lock_acquire>:
 8005e84:	4801      	ldr	r0, [pc, #4]	; (8005e8c <__sfp_lock_acquire+0x8>)
 8005e86:	f000 b8b3 	b.w	8005ff0 <__retarget_lock_acquire_recursive>
 8005e8a:	bf00      	nop
 8005e8c:	20000951 	.word	0x20000951

08005e90 <__sfp_lock_release>:
 8005e90:	4801      	ldr	r0, [pc, #4]	; (8005e98 <__sfp_lock_release+0x8>)
 8005e92:	f000 b8ae 	b.w	8005ff2 <__retarget_lock_release_recursive>
 8005e96:	bf00      	nop
 8005e98:	20000951 	.word	0x20000951

08005e9c <__sinit_lock_acquire>:
 8005e9c:	4801      	ldr	r0, [pc, #4]	; (8005ea4 <__sinit_lock_acquire+0x8>)
 8005e9e:	f000 b8a7 	b.w	8005ff0 <__retarget_lock_acquire_recursive>
 8005ea2:	bf00      	nop
 8005ea4:	20000952 	.word	0x20000952

08005ea8 <__sinit_lock_release>:
 8005ea8:	4801      	ldr	r0, [pc, #4]	; (8005eb0 <__sinit_lock_release+0x8>)
 8005eaa:	f000 b8a2 	b.w	8005ff2 <__retarget_lock_release_recursive>
 8005eae:	bf00      	nop
 8005eb0:	20000952 	.word	0x20000952

08005eb4 <__sinit>:
 8005eb4:	b510      	push	{r4, lr}
 8005eb6:	4604      	mov	r4, r0
 8005eb8:	f7ff fff0 	bl	8005e9c <__sinit_lock_acquire>
 8005ebc:	69a3      	ldr	r3, [r4, #24]
 8005ebe:	b11b      	cbz	r3, 8005ec8 <__sinit+0x14>
 8005ec0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ec4:	f7ff bff0 	b.w	8005ea8 <__sinit_lock_release>
 8005ec8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005ecc:	6523      	str	r3, [r4, #80]	; 0x50
 8005ece:	4b13      	ldr	r3, [pc, #76]	; (8005f1c <__sinit+0x68>)
 8005ed0:	4a13      	ldr	r2, [pc, #76]	; (8005f20 <__sinit+0x6c>)
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	62a2      	str	r2, [r4, #40]	; 0x28
 8005ed6:	42a3      	cmp	r3, r4
 8005ed8:	bf04      	itt	eq
 8005eda:	2301      	moveq	r3, #1
 8005edc:	61a3      	streq	r3, [r4, #24]
 8005ede:	4620      	mov	r0, r4
 8005ee0:	f000 f820 	bl	8005f24 <__sfp>
 8005ee4:	6060      	str	r0, [r4, #4]
 8005ee6:	4620      	mov	r0, r4
 8005ee8:	f000 f81c 	bl	8005f24 <__sfp>
 8005eec:	60a0      	str	r0, [r4, #8]
 8005eee:	4620      	mov	r0, r4
 8005ef0:	f000 f818 	bl	8005f24 <__sfp>
 8005ef4:	2200      	movs	r2, #0
 8005ef6:	60e0      	str	r0, [r4, #12]
 8005ef8:	2104      	movs	r1, #4
 8005efa:	6860      	ldr	r0, [r4, #4]
 8005efc:	f7ff ff82 	bl	8005e04 <std>
 8005f00:	68a0      	ldr	r0, [r4, #8]
 8005f02:	2201      	movs	r2, #1
 8005f04:	2109      	movs	r1, #9
 8005f06:	f7ff ff7d 	bl	8005e04 <std>
 8005f0a:	68e0      	ldr	r0, [r4, #12]
 8005f0c:	2202      	movs	r2, #2
 8005f0e:	2112      	movs	r1, #18
 8005f10:	f7ff ff78 	bl	8005e04 <std>
 8005f14:	2301      	movs	r3, #1
 8005f16:	61a3      	str	r3, [r4, #24]
 8005f18:	e7d2      	b.n	8005ec0 <__sinit+0xc>
 8005f1a:	bf00      	nop
 8005f1c:	08006d78 	.word	0x08006d78
 8005f20:	08005e4d 	.word	0x08005e4d

08005f24 <__sfp>:
 8005f24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f26:	4607      	mov	r7, r0
 8005f28:	f7ff ffac 	bl	8005e84 <__sfp_lock_acquire>
 8005f2c:	4b1e      	ldr	r3, [pc, #120]	; (8005fa8 <__sfp+0x84>)
 8005f2e:	681e      	ldr	r6, [r3, #0]
 8005f30:	69b3      	ldr	r3, [r6, #24]
 8005f32:	b913      	cbnz	r3, 8005f3a <__sfp+0x16>
 8005f34:	4630      	mov	r0, r6
 8005f36:	f7ff ffbd 	bl	8005eb4 <__sinit>
 8005f3a:	3648      	adds	r6, #72	; 0x48
 8005f3c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005f40:	3b01      	subs	r3, #1
 8005f42:	d503      	bpl.n	8005f4c <__sfp+0x28>
 8005f44:	6833      	ldr	r3, [r6, #0]
 8005f46:	b30b      	cbz	r3, 8005f8c <__sfp+0x68>
 8005f48:	6836      	ldr	r6, [r6, #0]
 8005f4a:	e7f7      	b.n	8005f3c <__sfp+0x18>
 8005f4c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005f50:	b9d5      	cbnz	r5, 8005f88 <__sfp+0x64>
 8005f52:	4b16      	ldr	r3, [pc, #88]	; (8005fac <__sfp+0x88>)
 8005f54:	60e3      	str	r3, [r4, #12]
 8005f56:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005f5a:	6665      	str	r5, [r4, #100]	; 0x64
 8005f5c:	f000 f847 	bl	8005fee <__retarget_lock_init_recursive>
 8005f60:	f7ff ff96 	bl	8005e90 <__sfp_lock_release>
 8005f64:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005f68:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005f6c:	6025      	str	r5, [r4, #0]
 8005f6e:	61a5      	str	r5, [r4, #24]
 8005f70:	2208      	movs	r2, #8
 8005f72:	4629      	mov	r1, r5
 8005f74:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005f78:	f7ff ff24 	bl	8005dc4 <memset>
 8005f7c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005f80:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005f84:	4620      	mov	r0, r4
 8005f86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005f88:	3468      	adds	r4, #104	; 0x68
 8005f8a:	e7d9      	b.n	8005f40 <__sfp+0x1c>
 8005f8c:	2104      	movs	r1, #4
 8005f8e:	4638      	mov	r0, r7
 8005f90:	f7ff ff62 	bl	8005e58 <__sfmoreglue>
 8005f94:	4604      	mov	r4, r0
 8005f96:	6030      	str	r0, [r6, #0]
 8005f98:	2800      	cmp	r0, #0
 8005f9a:	d1d5      	bne.n	8005f48 <__sfp+0x24>
 8005f9c:	f7ff ff78 	bl	8005e90 <__sfp_lock_release>
 8005fa0:	230c      	movs	r3, #12
 8005fa2:	603b      	str	r3, [r7, #0]
 8005fa4:	e7ee      	b.n	8005f84 <__sfp+0x60>
 8005fa6:	bf00      	nop
 8005fa8:	08006d78 	.word	0x08006d78
 8005fac:	ffff0001 	.word	0xffff0001

08005fb0 <_fwalk_reent>:
 8005fb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005fb4:	4606      	mov	r6, r0
 8005fb6:	4688      	mov	r8, r1
 8005fb8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005fbc:	2700      	movs	r7, #0
 8005fbe:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005fc2:	f1b9 0901 	subs.w	r9, r9, #1
 8005fc6:	d505      	bpl.n	8005fd4 <_fwalk_reent+0x24>
 8005fc8:	6824      	ldr	r4, [r4, #0]
 8005fca:	2c00      	cmp	r4, #0
 8005fcc:	d1f7      	bne.n	8005fbe <_fwalk_reent+0xe>
 8005fce:	4638      	mov	r0, r7
 8005fd0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005fd4:	89ab      	ldrh	r3, [r5, #12]
 8005fd6:	2b01      	cmp	r3, #1
 8005fd8:	d907      	bls.n	8005fea <_fwalk_reent+0x3a>
 8005fda:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005fde:	3301      	adds	r3, #1
 8005fe0:	d003      	beq.n	8005fea <_fwalk_reent+0x3a>
 8005fe2:	4629      	mov	r1, r5
 8005fe4:	4630      	mov	r0, r6
 8005fe6:	47c0      	blx	r8
 8005fe8:	4307      	orrs	r7, r0
 8005fea:	3568      	adds	r5, #104	; 0x68
 8005fec:	e7e9      	b.n	8005fc2 <_fwalk_reent+0x12>

08005fee <__retarget_lock_init_recursive>:
 8005fee:	4770      	bx	lr

08005ff0 <__retarget_lock_acquire_recursive>:
 8005ff0:	4770      	bx	lr

08005ff2 <__retarget_lock_release_recursive>:
 8005ff2:	4770      	bx	lr

08005ff4 <sbrk_aligned>:
 8005ff4:	b570      	push	{r4, r5, r6, lr}
 8005ff6:	4e0e      	ldr	r6, [pc, #56]	; (8006030 <sbrk_aligned+0x3c>)
 8005ff8:	460c      	mov	r4, r1
 8005ffa:	6831      	ldr	r1, [r6, #0]
 8005ffc:	4605      	mov	r5, r0
 8005ffe:	b911      	cbnz	r1, 8006006 <sbrk_aligned+0x12>
 8006000:	f000 fb7a 	bl	80066f8 <_sbrk_r>
 8006004:	6030      	str	r0, [r6, #0]
 8006006:	4621      	mov	r1, r4
 8006008:	4628      	mov	r0, r5
 800600a:	f000 fb75 	bl	80066f8 <_sbrk_r>
 800600e:	1c43      	adds	r3, r0, #1
 8006010:	d00a      	beq.n	8006028 <sbrk_aligned+0x34>
 8006012:	1cc4      	adds	r4, r0, #3
 8006014:	f024 0403 	bic.w	r4, r4, #3
 8006018:	42a0      	cmp	r0, r4
 800601a:	d007      	beq.n	800602c <sbrk_aligned+0x38>
 800601c:	1a21      	subs	r1, r4, r0
 800601e:	4628      	mov	r0, r5
 8006020:	f000 fb6a 	bl	80066f8 <_sbrk_r>
 8006024:	3001      	adds	r0, #1
 8006026:	d101      	bne.n	800602c <sbrk_aligned+0x38>
 8006028:	f04f 34ff 	mov.w	r4, #4294967295
 800602c:	4620      	mov	r0, r4
 800602e:	bd70      	pop	{r4, r5, r6, pc}
 8006030:	20000958 	.word	0x20000958

08006034 <_malloc_r>:
 8006034:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006038:	1ccd      	adds	r5, r1, #3
 800603a:	f025 0503 	bic.w	r5, r5, #3
 800603e:	3508      	adds	r5, #8
 8006040:	2d0c      	cmp	r5, #12
 8006042:	bf38      	it	cc
 8006044:	250c      	movcc	r5, #12
 8006046:	2d00      	cmp	r5, #0
 8006048:	4607      	mov	r7, r0
 800604a:	db01      	blt.n	8006050 <_malloc_r+0x1c>
 800604c:	42a9      	cmp	r1, r5
 800604e:	d905      	bls.n	800605c <_malloc_r+0x28>
 8006050:	230c      	movs	r3, #12
 8006052:	603b      	str	r3, [r7, #0]
 8006054:	2600      	movs	r6, #0
 8006056:	4630      	mov	r0, r6
 8006058:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800605c:	4e2e      	ldr	r6, [pc, #184]	; (8006118 <_malloc_r+0xe4>)
 800605e:	f000 fdbb 	bl	8006bd8 <__malloc_lock>
 8006062:	6833      	ldr	r3, [r6, #0]
 8006064:	461c      	mov	r4, r3
 8006066:	bb34      	cbnz	r4, 80060b6 <_malloc_r+0x82>
 8006068:	4629      	mov	r1, r5
 800606a:	4638      	mov	r0, r7
 800606c:	f7ff ffc2 	bl	8005ff4 <sbrk_aligned>
 8006070:	1c43      	adds	r3, r0, #1
 8006072:	4604      	mov	r4, r0
 8006074:	d14d      	bne.n	8006112 <_malloc_r+0xde>
 8006076:	6834      	ldr	r4, [r6, #0]
 8006078:	4626      	mov	r6, r4
 800607a:	2e00      	cmp	r6, #0
 800607c:	d140      	bne.n	8006100 <_malloc_r+0xcc>
 800607e:	6823      	ldr	r3, [r4, #0]
 8006080:	4631      	mov	r1, r6
 8006082:	4638      	mov	r0, r7
 8006084:	eb04 0803 	add.w	r8, r4, r3
 8006088:	f000 fb36 	bl	80066f8 <_sbrk_r>
 800608c:	4580      	cmp	r8, r0
 800608e:	d13a      	bne.n	8006106 <_malloc_r+0xd2>
 8006090:	6821      	ldr	r1, [r4, #0]
 8006092:	3503      	adds	r5, #3
 8006094:	1a6d      	subs	r5, r5, r1
 8006096:	f025 0503 	bic.w	r5, r5, #3
 800609a:	3508      	adds	r5, #8
 800609c:	2d0c      	cmp	r5, #12
 800609e:	bf38      	it	cc
 80060a0:	250c      	movcc	r5, #12
 80060a2:	4629      	mov	r1, r5
 80060a4:	4638      	mov	r0, r7
 80060a6:	f7ff ffa5 	bl	8005ff4 <sbrk_aligned>
 80060aa:	3001      	adds	r0, #1
 80060ac:	d02b      	beq.n	8006106 <_malloc_r+0xd2>
 80060ae:	6823      	ldr	r3, [r4, #0]
 80060b0:	442b      	add	r3, r5
 80060b2:	6023      	str	r3, [r4, #0]
 80060b4:	e00e      	b.n	80060d4 <_malloc_r+0xa0>
 80060b6:	6822      	ldr	r2, [r4, #0]
 80060b8:	1b52      	subs	r2, r2, r5
 80060ba:	d41e      	bmi.n	80060fa <_malloc_r+0xc6>
 80060bc:	2a0b      	cmp	r2, #11
 80060be:	d916      	bls.n	80060ee <_malloc_r+0xba>
 80060c0:	1961      	adds	r1, r4, r5
 80060c2:	42a3      	cmp	r3, r4
 80060c4:	6025      	str	r5, [r4, #0]
 80060c6:	bf18      	it	ne
 80060c8:	6059      	strne	r1, [r3, #4]
 80060ca:	6863      	ldr	r3, [r4, #4]
 80060cc:	bf08      	it	eq
 80060ce:	6031      	streq	r1, [r6, #0]
 80060d0:	5162      	str	r2, [r4, r5]
 80060d2:	604b      	str	r3, [r1, #4]
 80060d4:	4638      	mov	r0, r7
 80060d6:	f104 060b 	add.w	r6, r4, #11
 80060da:	f000 fd83 	bl	8006be4 <__malloc_unlock>
 80060de:	f026 0607 	bic.w	r6, r6, #7
 80060e2:	1d23      	adds	r3, r4, #4
 80060e4:	1af2      	subs	r2, r6, r3
 80060e6:	d0b6      	beq.n	8006056 <_malloc_r+0x22>
 80060e8:	1b9b      	subs	r3, r3, r6
 80060ea:	50a3      	str	r3, [r4, r2]
 80060ec:	e7b3      	b.n	8006056 <_malloc_r+0x22>
 80060ee:	6862      	ldr	r2, [r4, #4]
 80060f0:	42a3      	cmp	r3, r4
 80060f2:	bf0c      	ite	eq
 80060f4:	6032      	streq	r2, [r6, #0]
 80060f6:	605a      	strne	r2, [r3, #4]
 80060f8:	e7ec      	b.n	80060d4 <_malloc_r+0xa0>
 80060fa:	4623      	mov	r3, r4
 80060fc:	6864      	ldr	r4, [r4, #4]
 80060fe:	e7b2      	b.n	8006066 <_malloc_r+0x32>
 8006100:	4634      	mov	r4, r6
 8006102:	6876      	ldr	r6, [r6, #4]
 8006104:	e7b9      	b.n	800607a <_malloc_r+0x46>
 8006106:	230c      	movs	r3, #12
 8006108:	603b      	str	r3, [r7, #0]
 800610a:	4638      	mov	r0, r7
 800610c:	f000 fd6a 	bl	8006be4 <__malloc_unlock>
 8006110:	e7a1      	b.n	8006056 <_malloc_r+0x22>
 8006112:	6025      	str	r5, [r4, #0]
 8006114:	e7de      	b.n	80060d4 <_malloc_r+0xa0>
 8006116:	bf00      	nop
 8006118:	20000954 	.word	0x20000954

0800611c <__sfputc_r>:
 800611c:	6893      	ldr	r3, [r2, #8]
 800611e:	3b01      	subs	r3, #1
 8006120:	2b00      	cmp	r3, #0
 8006122:	b410      	push	{r4}
 8006124:	6093      	str	r3, [r2, #8]
 8006126:	da08      	bge.n	800613a <__sfputc_r+0x1e>
 8006128:	6994      	ldr	r4, [r2, #24]
 800612a:	42a3      	cmp	r3, r4
 800612c:	db01      	blt.n	8006132 <__sfputc_r+0x16>
 800612e:	290a      	cmp	r1, #10
 8006130:	d103      	bne.n	800613a <__sfputc_r+0x1e>
 8006132:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006136:	f000 bb33 	b.w	80067a0 <__swbuf_r>
 800613a:	6813      	ldr	r3, [r2, #0]
 800613c:	1c58      	adds	r0, r3, #1
 800613e:	6010      	str	r0, [r2, #0]
 8006140:	7019      	strb	r1, [r3, #0]
 8006142:	4608      	mov	r0, r1
 8006144:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006148:	4770      	bx	lr

0800614a <__sfputs_r>:
 800614a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800614c:	4606      	mov	r6, r0
 800614e:	460f      	mov	r7, r1
 8006150:	4614      	mov	r4, r2
 8006152:	18d5      	adds	r5, r2, r3
 8006154:	42ac      	cmp	r4, r5
 8006156:	d101      	bne.n	800615c <__sfputs_r+0x12>
 8006158:	2000      	movs	r0, #0
 800615a:	e007      	b.n	800616c <__sfputs_r+0x22>
 800615c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006160:	463a      	mov	r2, r7
 8006162:	4630      	mov	r0, r6
 8006164:	f7ff ffda 	bl	800611c <__sfputc_r>
 8006168:	1c43      	adds	r3, r0, #1
 800616a:	d1f3      	bne.n	8006154 <__sfputs_r+0xa>
 800616c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006170 <_vfiprintf_r>:
 8006170:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006174:	460d      	mov	r5, r1
 8006176:	b09d      	sub	sp, #116	; 0x74
 8006178:	4614      	mov	r4, r2
 800617a:	4698      	mov	r8, r3
 800617c:	4606      	mov	r6, r0
 800617e:	b118      	cbz	r0, 8006188 <_vfiprintf_r+0x18>
 8006180:	6983      	ldr	r3, [r0, #24]
 8006182:	b90b      	cbnz	r3, 8006188 <_vfiprintf_r+0x18>
 8006184:	f7ff fe96 	bl	8005eb4 <__sinit>
 8006188:	4b89      	ldr	r3, [pc, #548]	; (80063b0 <_vfiprintf_r+0x240>)
 800618a:	429d      	cmp	r5, r3
 800618c:	d11b      	bne.n	80061c6 <_vfiprintf_r+0x56>
 800618e:	6875      	ldr	r5, [r6, #4]
 8006190:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006192:	07d9      	lsls	r1, r3, #31
 8006194:	d405      	bmi.n	80061a2 <_vfiprintf_r+0x32>
 8006196:	89ab      	ldrh	r3, [r5, #12]
 8006198:	059a      	lsls	r2, r3, #22
 800619a:	d402      	bmi.n	80061a2 <_vfiprintf_r+0x32>
 800619c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800619e:	f7ff ff27 	bl	8005ff0 <__retarget_lock_acquire_recursive>
 80061a2:	89ab      	ldrh	r3, [r5, #12]
 80061a4:	071b      	lsls	r3, r3, #28
 80061a6:	d501      	bpl.n	80061ac <_vfiprintf_r+0x3c>
 80061a8:	692b      	ldr	r3, [r5, #16]
 80061aa:	b9eb      	cbnz	r3, 80061e8 <_vfiprintf_r+0x78>
 80061ac:	4629      	mov	r1, r5
 80061ae:	4630      	mov	r0, r6
 80061b0:	f000 fb5a 	bl	8006868 <__swsetup_r>
 80061b4:	b1c0      	cbz	r0, 80061e8 <_vfiprintf_r+0x78>
 80061b6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80061b8:	07dc      	lsls	r4, r3, #31
 80061ba:	d50e      	bpl.n	80061da <_vfiprintf_r+0x6a>
 80061bc:	f04f 30ff 	mov.w	r0, #4294967295
 80061c0:	b01d      	add	sp, #116	; 0x74
 80061c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80061c6:	4b7b      	ldr	r3, [pc, #492]	; (80063b4 <_vfiprintf_r+0x244>)
 80061c8:	429d      	cmp	r5, r3
 80061ca:	d101      	bne.n	80061d0 <_vfiprintf_r+0x60>
 80061cc:	68b5      	ldr	r5, [r6, #8]
 80061ce:	e7df      	b.n	8006190 <_vfiprintf_r+0x20>
 80061d0:	4b79      	ldr	r3, [pc, #484]	; (80063b8 <_vfiprintf_r+0x248>)
 80061d2:	429d      	cmp	r5, r3
 80061d4:	bf08      	it	eq
 80061d6:	68f5      	ldreq	r5, [r6, #12]
 80061d8:	e7da      	b.n	8006190 <_vfiprintf_r+0x20>
 80061da:	89ab      	ldrh	r3, [r5, #12]
 80061dc:	0598      	lsls	r0, r3, #22
 80061de:	d4ed      	bmi.n	80061bc <_vfiprintf_r+0x4c>
 80061e0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80061e2:	f7ff ff06 	bl	8005ff2 <__retarget_lock_release_recursive>
 80061e6:	e7e9      	b.n	80061bc <_vfiprintf_r+0x4c>
 80061e8:	2300      	movs	r3, #0
 80061ea:	9309      	str	r3, [sp, #36]	; 0x24
 80061ec:	2320      	movs	r3, #32
 80061ee:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80061f2:	f8cd 800c 	str.w	r8, [sp, #12]
 80061f6:	2330      	movs	r3, #48	; 0x30
 80061f8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80063bc <_vfiprintf_r+0x24c>
 80061fc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006200:	f04f 0901 	mov.w	r9, #1
 8006204:	4623      	mov	r3, r4
 8006206:	469a      	mov	sl, r3
 8006208:	f813 2b01 	ldrb.w	r2, [r3], #1
 800620c:	b10a      	cbz	r2, 8006212 <_vfiprintf_r+0xa2>
 800620e:	2a25      	cmp	r2, #37	; 0x25
 8006210:	d1f9      	bne.n	8006206 <_vfiprintf_r+0x96>
 8006212:	ebba 0b04 	subs.w	fp, sl, r4
 8006216:	d00b      	beq.n	8006230 <_vfiprintf_r+0xc0>
 8006218:	465b      	mov	r3, fp
 800621a:	4622      	mov	r2, r4
 800621c:	4629      	mov	r1, r5
 800621e:	4630      	mov	r0, r6
 8006220:	f7ff ff93 	bl	800614a <__sfputs_r>
 8006224:	3001      	adds	r0, #1
 8006226:	f000 80aa 	beq.w	800637e <_vfiprintf_r+0x20e>
 800622a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800622c:	445a      	add	r2, fp
 800622e:	9209      	str	r2, [sp, #36]	; 0x24
 8006230:	f89a 3000 	ldrb.w	r3, [sl]
 8006234:	2b00      	cmp	r3, #0
 8006236:	f000 80a2 	beq.w	800637e <_vfiprintf_r+0x20e>
 800623a:	2300      	movs	r3, #0
 800623c:	f04f 32ff 	mov.w	r2, #4294967295
 8006240:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006244:	f10a 0a01 	add.w	sl, sl, #1
 8006248:	9304      	str	r3, [sp, #16]
 800624a:	9307      	str	r3, [sp, #28]
 800624c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006250:	931a      	str	r3, [sp, #104]	; 0x68
 8006252:	4654      	mov	r4, sl
 8006254:	2205      	movs	r2, #5
 8006256:	f814 1b01 	ldrb.w	r1, [r4], #1
 800625a:	4858      	ldr	r0, [pc, #352]	; (80063bc <_vfiprintf_r+0x24c>)
 800625c:	f7f9 fff0 	bl	8000240 <memchr>
 8006260:	9a04      	ldr	r2, [sp, #16]
 8006262:	b9d8      	cbnz	r0, 800629c <_vfiprintf_r+0x12c>
 8006264:	06d1      	lsls	r1, r2, #27
 8006266:	bf44      	itt	mi
 8006268:	2320      	movmi	r3, #32
 800626a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800626e:	0713      	lsls	r3, r2, #28
 8006270:	bf44      	itt	mi
 8006272:	232b      	movmi	r3, #43	; 0x2b
 8006274:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006278:	f89a 3000 	ldrb.w	r3, [sl]
 800627c:	2b2a      	cmp	r3, #42	; 0x2a
 800627e:	d015      	beq.n	80062ac <_vfiprintf_r+0x13c>
 8006280:	9a07      	ldr	r2, [sp, #28]
 8006282:	4654      	mov	r4, sl
 8006284:	2000      	movs	r0, #0
 8006286:	f04f 0c0a 	mov.w	ip, #10
 800628a:	4621      	mov	r1, r4
 800628c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006290:	3b30      	subs	r3, #48	; 0x30
 8006292:	2b09      	cmp	r3, #9
 8006294:	d94e      	bls.n	8006334 <_vfiprintf_r+0x1c4>
 8006296:	b1b0      	cbz	r0, 80062c6 <_vfiprintf_r+0x156>
 8006298:	9207      	str	r2, [sp, #28]
 800629a:	e014      	b.n	80062c6 <_vfiprintf_r+0x156>
 800629c:	eba0 0308 	sub.w	r3, r0, r8
 80062a0:	fa09 f303 	lsl.w	r3, r9, r3
 80062a4:	4313      	orrs	r3, r2
 80062a6:	9304      	str	r3, [sp, #16]
 80062a8:	46a2      	mov	sl, r4
 80062aa:	e7d2      	b.n	8006252 <_vfiprintf_r+0xe2>
 80062ac:	9b03      	ldr	r3, [sp, #12]
 80062ae:	1d19      	adds	r1, r3, #4
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	9103      	str	r1, [sp, #12]
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	bfbb      	ittet	lt
 80062b8:	425b      	neglt	r3, r3
 80062ba:	f042 0202 	orrlt.w	r2, r2, #2
 80062be:	9307      	strge	r3, [sp, #28]
 80062c0:	9307      	strlt	r3, [sp, #28]
 80062c2:	bfb8      	it	lt
 80062c4:	9204      	strlt	r2, [sp, #16]
 80062c6:	7823      	ldrb	r3, [r4, #0]
 80062c8:	2b2e      	cmp	r3, #46	; 0x2e
 80062ca:	d10c      	bne.n	80062e6 <_vfiprintf_r+0x176>
 80062cc:	7863      	ldrb	r3, [r4, #1]
 80062ce:	2b2a      	cmp	r3, #42	; 0x2a
 80062d0:	d135      	bne.n	800633e <_vfiprintf_r+0x1ce>
 80062d2:	9b03      	ldr	r3, [sp, #12]
 80062d4:	1d1a      	adds	r2, r3, #4
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	9203      	str	r2, [sp, #12]
 80062da:	2b00      	cmp	r3, #0
 80062dc:	bfb8      	it	lt
 80062de:	f04f 33ff 	movlt.w	r3, #4294967295
 80062e2:	3402      	adds	r4, #2
 80062e4:	9305      	str	r3, [sp, #20]
 80062e6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80063cc <_vfiprintf_r+0x25c>
 80062ea:	7821      	ldrb	r1, [r4, #0]
 80062ec:	2203      	movs	r2, #3
 80062ee:	4650      	mov	r0, sl
 80062f0:	f7f9 ffa6 	bl	8000240 <memchr>
 80062f4:	b140      	cbz	r0, 8006308 <_vfiprintf_r+0x198>
 80062f6:	2340      	movs	r3, #64	; 0x40
 80062f8:	eba0 000a 	sub.w	r0, r0, sl
 80062fc:	fa03 f000 	lsl.w	r0, r3, r0
 8006300:	9b04      	ldr	r3, [sp, #16]
 8006302:	4303      	orrs	r3, r0
 8006304:	3401      	adds	r4, #1
 8006306:	9304      	str	r3, [sp, #16]
 8006308:	f814 1b01 	ldrb.w	r1, [r4], #1
 800630c:	482c      	ldr	r0, [pc, #176]	; (80063c0 <_vfiprintf_r+0x250>)
 800630e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006312:	2206      	movs	r2, #6
 8006314:	f7f9 ff94 	bl	8000240 <memchr>
 8006318:	2800      	cmp	r0, #0
 800631a:	d03f      	beq.n	800639c <_vfiprintf_r+0x22c>
 800631c:	4b29      	ldr	r3, [pc, #164]	; (80063c4 <_vfiprintf_r+0x254>)
 800631e:	bb1b      	cbnz	r3, 8006368 <_vfiprintf_r+0x1f8>
 8006320:	9b03      	ldr	r3, [sp, #12]
 8006322:	3307      	adds	r3, #7
 8006324:	f023 0307 	bic.w	r3, r3, #7
 8006328:	3308      	adds	r3, #8
 800632a:	9303      	str	r3, [sp, #12]
 800632c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800632e:	443b      	add	r3, r7
 8006330:	9309      	str	r3, [sp, #36]	; 0x24
 8006332:	e767      	b.n	8006204 <_vfiprintf_r+0x94>
 8006334:	fb0c 3202 	mla	r2, ip, r2, r3
 8006338:	460c      	mov	r4, r1
 800633a:	2001      	movs	r0, #1
 800633c:	e7a5      	b.n	800628a <_vfiprintf_r+0x11a>
 800633e:	2300      	movs	r3, #0
 8006340:	3401      	adds	r4, #1
 8006342:	9305      	str	r3, [sp, #20]
 8006344:	4619      	mov	r1, r3
 8006346:	f04f 0c0a 	mov.w	ip, #10
 800634a:	4620      	mov	r0, r4
 800634c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006350:	3a30      	subs	r2, #48	; 0x30
 8006352:	2a09      	cmp	r2, #9
 8006354:	d903      	bls.n	800635e <_vfiprintf_r+0x1ee>
 8006356:	2b00      	cmp	r3, #0
 8006358:	d0c5      	beq.n	80062e6 <_vfiprintf_r+0x176>
 800635a:	9105      	str	r1, [sp, #20]
 800635c:	e7c3      	b.n	80062e6 <_vfiprintf_r+0x176>
 800635e:	fb0c 2101 	mla	r1, ip, r1, r2
 8006362:	4604      	mov	r4, r0
 8006364:	2301      	movs	r3, #1
 8006366:	e7f0      	b.n	800634a <_vfiprintf_r+0x1da>
 8006368:	ab03      	add	r3, sp, #12
 800636a:	9300      	str	r3, [sp, #0]
 800636c:	462a      	mov	r2, r5
 800636e:	4b16      	ldr	r3, [pc, #88]	; (80063c8 <_vfiprintf_r+0x258>)
 8006370:	a904      	add	r1, sp, #16
 8006372:	4630      	mov	r0, r6
 8006374:	f3af 8000 	nop.w
 8006378:	4607      	mov	r7, r0
 800637a:	1c78      	adds	r0, r7, #1
 800637c:	d1d6      	bne.n	800632c <_vfiprintf_r+0x1bc>
 800637e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006380:	07d9      	lsls	r1, r3, #31
 8006382:	d405      	bmi.n	8006390 <_vfiprintf_r+0x220>
 8006384:	89ab      	ldrh	r3, [r5, #12]
 8006386:	059a      	lsls	r2, r3, #22
 8006388:	d402      	bmi.n	8006390 <_vfiprintf_r+0x220>
 800638a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800638c:	f7ff fe31 	bl	8005ff2 <__retarget_lock_release_recursive>
 8006390:	89ab      	ldrh	r3, [r5, #12]
 8006392:	065b      	lsls	r3, r3, #25
 8006394:	f53f af12 	bmi.w	80061bc <_vfiprintf_r+0x4c>
 8006398:	9809      	ldr	r0, [sp, #36]	; 0x24
 800639a:	e711      	b.n	80061c0 <_vfiprintf_r+0x50>
 800639c:	ab03      	add	r3, sp, #12
 800639e:	9300      	str	r3, [sp, #0]
 80063a0:	462a      	mov	r2, r5
 80063a2:	4b09      	ldr	r3, [pc, #36]	; (80063c8 <_vfiprintf_r+0x258>)
 80063a4:	a904      	add	r1, sp, #16
 80063a6:	4630      	mov	r0, r6
 80063a8:	f000 f880 	bl	80064ac <_printf_i>
 80063ac:	e7e4      	b.n	8006378 <_vfiprintf_r+0x208>
 80063ae:	bf00      	nop
 80063b0:	08006d9c 	.word	0x08006d9c
 80063b4:	08006dbc 	.word	0x08006dbc
 80063b8:	08006d7c 	.word	0x08006d7c
 80063bc:	08006ddc 	.word	0x08006ddc
 80063c0:	08006de6 	.word	0x08006de6
 80063c4:	00000000 	.word	0x00000000
 80063c8:	0800614b 	.word	0x0800614b
 80063cc:	08006de2 	.word	0x08006de2

080063d0 <_printf_common>:
 80063d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80063d4:	4616      	mov	r6, r2
 80063d6:	4699      	mov	r9, r3
 80063d8:	688a      	ldr	r2, [r1, #8]
 80063da:	690b      	ldr	r3, [r1, #16]
 80063dc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80063e0:	4293      	cmp	r3, r2
 80063e2:	bfb8      	it	lt
 80063e4:	4613      	movlt	r3, r2
 80063e6:	6033      	str	r3, [r6, #0]
 80063e8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80063ec:	4607      	mov	r7, r0
 80063ee:	460c      	mov	r4, r1
 80063f0:	b10a      	cbz	r2, 80063f6 <_printf_common+0x26>
 80063f2:	3301      	adds	r3, #1
 80063f4:	6033      	str	r3, [r6, #0]
 80063f6:	6823      	ldr	r3, [r4, #0]
 80063f8:	0699      	lsls	r1, r3, #26
 80063fa:	bf42      	ittt	mi
 80063fc:	6833      	ldrmi	r3, [r6, #0]
 80063fe:	3302      	addmi	r3, #2
 8006400:	6033      	strmi	r3, [r6, #0]
 8006402:	6825      	ldr	r5, [r4, #0]
 8006404:	f015 0506 	ands.w	r5, r5, #6
 8006408:	d106      	bne.n	8006418 <_printf_common+0x48>
 800640a:	f104 0a19 	add.w	sl, r4, #25
 800640e:	68e3      	ldr	r3, [r4, #12]
 8006410:	6832      	ldr	r2, [r6, #0]
 8006412:	1a9b      	subs	r3, r3, r2
 8006414:	42ab      	cmp	r3, r5
 8006416:	dc26      	bgt.n	8006466 <_printf_common+0x96>
 8006418:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800641c:	1e13      	subs	r3, r2, #0
 800641e:	6822      	ldr	r2, [r4, #0]
 8006420:	bf18      	it	ne
 8006422:	2301      	movne	r3, #1
 8006424:	0692      	lsls	r2, r2, #26
 8006426:	d42b      	bmi.n	8006480 <_printf_common+0xb0>
 8006428:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800642c:	4649      	mov	r1, r9
 800642e:	4638      	mov	r0, r7
 8006430:	47c0      	blx	r8
 8006432:	3001      	adds	r0, #1
 8006434:	d01e      	beq.n	8006474 <_printf_common+0xa4>
 8006436:	6823      	ldr	r3, [r4, #0]
 8006438:	68e5      	ldr	r5, [r4, #12]
 800643a:	6832      	ldr	r2, [r6, #0]
 800643c:	f003 0306 	and.w	r3, r3, #6
 8006440:	2b04      	cmp	r3, #4
 8006442:	bf08      	it	eq
 8006444:	1aad      	subeq	r5, r5, r2
 8006446:	68a3      	ldr	r3, [r4, #8]
 8006448:	6922      	ldr	r2, [r4, #16]
 800644a:	bf0c      	ite	eq
 800644c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006450:	2500      	movne	r5, #0
 8006452:	4293      	cmp	r3, r2
 8006454:	bfc4      	itt	gt
 8006456:	1a9b      	subgt	r3, r3, r2
 8006458:	18ed      	addgt	r5, r5, r3
 800645a:	2600      	movs	r6, #0
 800645c:	341a      	adds	r4, #26
 800645e:	42b5      	cmp	r5, r6
 8006460:	d11a      	bne.n	8006498 <_printf_common+0xc8>
 8006462:	2000      	movs	r0, #0
 8006464:	e008      	b.n	8006478 <_printf_common+0xa8>
 8006466:	2301      	movs	r3, #1
 8006468:	4652      	mov	r2, sl
 800646a:	4649      	mov	r1, r9
 800646c:	4638      	mov	r0, r7
 800646e:	47c0      	blx	r8
 8006470:	3001      	adds	r0, #1
 8006472:	d103      	bne.n	800647c <_printf_common+0xac>
 8006474:	f04f 30ff 	mov.w	r0, #4294967295
 8006478:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800647c:	3501      	adds	r5, #1
 800647e:	e7c6      	b.n	800640e <_printf_common+0x3e>
 8006480:	18e1      	adds	r1, r4, r3
 8006482:	1c5a      	adds	r2, r3, #1
 8006484:	2030      	movs	r0, #48	; 0x30
 8006486:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800648a:	4422      	add	r2, r4
 800648c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006490:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006494:	3302      	adds	r3, #2
 8006496:	e7c7      	b.n	8006428 <_printf_common+0x58>
 8006498:	2301      	movs	r3, #1
 800649a:	4622      	mov	r2, r4
 800649c:	4649      	mov	r1, r9
 800649e:	4638      	mov	r0, r7
 80064a0:	47c0      	blx	r8
 80064a2:	3001      	adds	r0, #1
 80064a4:	d0e6      	beq.n	8006474 <_printf_common+0xa4>
 80064a6:	3601      	adds	r6, #1
 80064a8:	e7d9      	b.n	800645e <_printf_common+0x8e>
	...

080064ac <_printf_i>:
 80064ac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80064b0:	7e0f      	ldrb	r7, [r1, #24]
 80064b2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80064b4:	2f78      	cmp	r7, #120	; 0x78
 80064b6:	4691      	mov	r9, r2
 80064b8:	4680      	mov	r8, r0
 80064ba:	460c      	mov	r4, r1
 80064bc:	469a      	mov	sl, r3
 80064be:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80064c2:	d807      	bhi.n	80064d4 <_printf_i+0x28>
 80064c4:	2f62      	cmp	r7, #98	; 0x62
 80064c6:	d80a      	bhi.n	80064de <_printf_i+0x32>
 80064c8:	2f00      	cmp	r7, #0
 80064ca:	f000 80d8 	beq.w	800667e <_printf_i+0x1d2>
 80064ce:	2f58      	cmp	r7, #88	; 0x58
 80064d0:	f000 80a3 	beq.w	800661a <_printf_i+0x16e>
 80064d4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80064d8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80064dc:	e03a      	b.n	8006554 <_printf_i+0xa8>
 80064de:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80064e2:	2b15      	cmp	r3, #21
 80064e4:	d8f6      	bhi.n	80064d4 <_printf_i+0x28>
 80064e6:	a101      	add	r1, pc, #4	; (adr r1, 80064ec <_printf_i+0x40>)
 80064e8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80064ec:	08006545 	.word	0x08006545
 80064f0:	08006559 	.word	0x08006559
 80064f4:	080064d5 	.word	0x080064d5
 80064f8:	080064d5 	.word	0x080064d5
 80064fc:	080064d5 	.word	0x080064d5
 8006500:	080064d5 	.word	0x080064d5
 8006504:	08006559 	.word	0x08006559
 8006508:	080064d5 	.word	0x080064d5
 800650c:	080064d5 	.word	0x080064d5
 8006510:	080064d5 	.word	0x080064d5
 8006514:	080064d5 	.word	0x080064d5
 8006518:	08006665 	.word	0x08006665
 800651c:	08006589 	.word	0x08006589
 8006520:	08006647 	.word	0x08006647
 8006524:	080064d5 	.word	0x080064d5
 8006528:	080064d5 	.word	0x080064d5
 800652c:	08006687 	.word	0x08006687
 8006530:	080064d5 	.word	0x080064d5
 8006534:	08006589 	.word	0x08006589
 8006538:	080064d5 	.word	0x080064d5
 800653c:	080064d5 	.word	0x080064d5
 8006540:	0800664f 	.word	0x0800664f
 8006544:	682b      	ldr	r3, [r5, #0]
 8006546:	1d1a      	adds	r2, r3, #4
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	602a      	str	r2, [r5, #0]
 800654c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006550:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006554:	2301      	movs	r3, #1
 8006556:	e0a3      	b.n	80066a0 <_printf_i+0x1f4>
 8006558:	6820      	ldr	r0, [r4, #0]
 800655a:	6829      	ldr	r1, [r5, #0]
 800655c:	0606      	lsls	r6, r0, #24
 800655e:	f101 0304 	add.w	r3, r1, #4
 8006562:	d50a      	bpl.n	800657a <_printf_i+0xce>
 8006564:	680e      	ldr	r6, [r1, #0]
 8006566:	602b      	str	r3, [r5, #0]
 8006568:	2e00      	cmp	r6, #0
 800656a:	da03      	bge.n	8006574 <_printf_i+0xc8>
 800656c:	232d      	movs	r3, #45	; 0x2d
 800656e:	4276      	negs	r6, r6
 8006570:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006574:	485e      	ldr	r0, [pc, #376]	; (80066f0 <_printf_i+0x244>)
 8006576:	230a      	movs	r3, #10
 8006578:	e019      	b.n	80065ae <_printf_i+0x102>
 800657a:	680e      	ldr	r6, [r1, #0]
 800657c:	602b      	str	r3, [r5, #0]
 800657e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006582:	bf18      	it	ne
 8006584:	b236      	sxthne	r6, r6
 8006586:	e7ef      	b.n	8006568 <_printf_i+0xbc>
 8006588:	682b      	ldr	r3, [r5, #0]
 800658a:	6820      	ldr	r0, [r4, #0]
 800658c:	1d19      	adds	r1, r3, #4
 800658e:	6029      	str	r1, [r5, #0]
 8006590:	0601      	lsls	r1, r0, #24
 8006592:	d501      	bpl.n	8006598 <_printf_i+0xec>
 8006594:	681e      	ldr	r6, [r3, #0]
 8006596:	e002      	b.n	800659e <_printf_i+0xf2>
 8006598:	0646      	lsls	r6, r0, #25
 800659a:	d5fb      	bpl.n	8006594 <_printf_i+0xe8>
 800659c:	881e      	ldrh	r6, [r3, #0]
 800659e:	4854      	ldr	r0, [pc, #336]	; (80066f0 <_printf_i+0x244>)
 80065a0:	2f6f      	cmp	r7, #111	; 0x6f
 80065a2:	bf0c      	ite	eq
 80065a4:	2308      	moveq	r3, #8
 80065a6:	230a      	movne	r3, #10
 80065a8:	2100      	movs	r1, #0
 80065aa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80065ae:	6865      	ldr	r5, [r4, #4]
 80065b0:	60a5      	str	r5, [r4, #8]
 80065b2:	2d00      	cmp	r5, #0
 80065b4:	bfa2      	ittt	ge
 80065b6:	6821      	ldrge	r1, [r4, #0]
 80065b8:	f021 0104 	bicge.w	r1, r1, #4
 80065bc:	6021      	strge	r1, [r4, #0]
 80065be:	b90e      	cbnz	r6, 80065c4 <_printf_i+0x118>
 80065c0:	2d00      	cmp	r5, #0
 80065c2:	d04d      	beq.n	8006660 <_printf_i+0x1b4>
 80065c4:	4615      	mov	r5, r2
 80065c6:	fbb6 f1f3 	udiv	r1, r6, r3
 80065ca:	fb03 6711 	mls	r7, r3, r1, r6
 80065ce:	5dc7      	ldrb	r7, [r0, r7]
 80065d0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80065d4:	4637      	mov	r7, r6
 80065d6:	42bb      	cmp	r3, r7
 80065d8:	460e      	mov	r6, r1
 80065da:	d9f4      	bls.n	80065c6 <_printf_i+0x11a>
 80065dc:	2b08      	cmp	r3, #8
 80065de:	d10b      	bne.n	80065f8 <_printf_i+0x14c>
 80065e0:	6823      	ldr	r3, [r4, #0]
 80065e2:	07de      	lsls	r6, r3, #31
 80065e4:	d508      	bpl.n	80065f8 <_printf_i+0x14c>
 80065e6:	6923      	ldr	r3, [r4, #16]
 80065e8:	6861      	ldr	r1, [r4, #4]
 80065ea:	4299      	cmp	r1, r3
 80065ec:	bfde      	ittt	le
 80065ee:	2330      	movle	r3, #48	; 0x30
 80065f0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80065f4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80065f8:	1b52      	subs	r2, r2, r5
 80065fa:	6122      	str	r2, [r4, #16]
 80065fc:	f8cd a000 	str.w	sl, [sp]
 8006600:	464b      	mov	r3, r9
 8006602:	aa03      	add	r2, sp, #12
 8006604:	4621      	mov	r1, r4
 8006606:	4640      	mov	r0, r8
 8006608:	f7ff fee2 	bl	80063d0 <_printf_common>
 800660c:	3001      	adds	r0, #1
 800660e:	d14c      	bne.n	80066aa <_printf_i+0x1fe>
 8006610:	f04f 30ff 	mov.w	r0, #4294967295
 8006614:	b004      	add	sp, #16
 8006616:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800661a:	4835      	ldr	r0, [pc, #212]	; (80066f0 <_printf_i+0x244>)
 800661c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006620:	6829      	ldr	r1, [r5, #0]
 8006622:	6823      	ldr	r3, [r4, #0]
 8006624:	f851 6b04 	ldr.w	r6, [r1], #4
 8006628:	6029      	str	r1, [r5, #0]
 800662a:	061d      	lsls	r5, r3, #24
 800662c:	d514      	bpl.n	8006658 <_printf_i+0x1ac>
 800662e:	07df      	lsls	r7, r3, #31
 8006630:	bf44      	itt	mi
 8006632:	f043 0320 	orrmi.w	r3, r3, #32
 8006636:	6023      	strmi	r3, [r4, #0]
 8006638:	b91e      	cbnz	r6, 8006642 <_printf_i+0x196>
 800663a:	6823      	ldr	r3, [r4, #0]
 800663c:	f023 0320 	bic.w	r3, r3, #32
 8006640:	6023      	str	r3, [r4, #0]
 8006642:	2310      	movs	r3, #16
 8006644:	e7b0      	b.n	80065a8 <_printf_i+0xfc>
 8006646:	6823      	ldr	r3, [r4, #0]
 8006648:	f043 0320 	orr.w	r3, r3, #32
 800664c:	6023      	str	r3, [r4, #0]
 800664e:	2378      	movs	r3, #120	; 0x78
 8006650:	4828      	ldr	r0, [pc, #160]	; (80066f4 <_printf_i+0x248>)
 8006652:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006656:	e7e3      	b.n	8006620 <_printf_i+0x174>
 8006658:	0659      	lsls	r1, r3, #25
 800665a:	bf48      	it	mi
 800665c:	b2b6      	uxthmi	r6, r6
 800665e:	e7e6      	b.n	800662e <_printf_i+0x182>
 8006660:	4615      	mov	r5, r2
 8006662:	e7bb      	b.n	80065dc <_printf_i+0x130>
 8006664:	682b      	ldr	r3, [r5, #0]
 8006666:	6826      	ldr	r6, [r4, #0]
 8006668:	6961      	ldr	r1, [r4, #20]
 800666a:	1d18      	adds	r0, r3, #4
 800666c:	6028      	str	r0, [r5, #0]
 800666e:	0635      	lsls	r5, r6, #24
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	d501      	bpl.n	8006678 <_printf_i+0x1cc>
 8006674:	6019      	str	r1, [r3, #0]
 8006676:	e002      	b.n	800667e <_printf_i+0x1d2>
 8006678:	0670      	lsls	r0, r6, #25
 800667a:	d5fb      	bpl.n	8006674 <_printf_i+0x1c8>
 800667c:	8019      	strh	r1, [r3, #0]
 800667e:	2300      	movs	r3, #0
 8006680:	6123      	str	r3, [r4, #16]
 8006682:	4615      	mov	r5, r2
 8006684:	e7ba      	b.n	80065fc <_printf_i+0x150>
 8006686:	682b      	ldr	r3, [r5, #0]
 8006688:	1d1a      	adds	r2, r3, #4
 800668a:	602a      	str	r2, [r5, #0]
 800668c:	681d      	ldr	r5, [r3, #0]
 800668e:	6862      	ldr	r2, [r4, #4]
 8006690:	2100      	movs	r1, #0
 8006692:	4628      	mov	r0, r5
 8006694:	f7f9 fdd4 	bl	8000240 <memchr>
 8006698:	b108      	cbz	r0, 800669e <_printf_i+0x1f2>
 800669a:	1b40      	subs	r0, r0, r5
 800669c:	6060      	str	r0, [r4, #4]
 800669e:	6863      	ldr	r3, [r4, #4]
 80066a0:	6123      	str	r3, [r4, #16]
 80066a2:	2300      	movs	r3, #0
 80066a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80066a8:	e7a8      	b.n	80065fc <_printf_i+0x150>
 80066aa:	6923      	ldr	r3, [r4, #16]
 80066ac:	462a      	mov	r2, r5
 80066ae:	4649      	mov	r1, r9
 80066b0:	4640      	mov	r0, r8
 80066b2:	47d0      	blx	sl
 80066b4:	3001      	adds	r0, #1
 80066b6:	d0ab      	beq.n	8006610 <_printf_i+0x164>
 80066b8:	6823      	ldr	r3, [r4, #0]
 80066ba:	079b      	lsls	r3, r3, #30
 80066bc:	d413      	bmi.n	80066e6 <_printf_i+0x23a>
 80066be:	68e0      	ldr	r0, [r4, #12]
 80066c0:	9b03      	ldr	r3, [sp, #12]
 80066c2:	4298      	cmp	r0, r3
 80066c4:	bfb8      	it	lt
 80066c6:	4618      	movlt	r0, r3
 80066c8:	e7a4      	b.n	8006614 <_printf_i+0x168>
 80066ca:	2301      	movs	r3, #1
 80066cc:	4632      	mov	r2, r6
 80066ce:	4649      	mov	r1, r9
 80066d0:	4640      	mov	r0, r8
 80066d2:	47d0      	blx	sl
 80066d4:	3001      	adds	r0, #1
 80066d6:	d09b      	beq.n	8006610 <_printf_i+0x164>
 80066d8:	3501      	adds	r5, #1
 80066da:	68e3      	ldr	r3, [r4, #12]
 80066dc:	9903      	ldr	r1, [sp, #12]
 80066de:	1a5b      	subs	r3, r3, r1
 80066e0:	42ab      	cmp	r3, r5
 80066e2:	dcf2      	bgt.n	80066ca <_printf_i+0x21e>
 80066e4:	e7eb      	b.n	80066be <_printf_i+0x212>
 80066e6:	2500      	movs	r5, #0
 80066e8:	f104 0619 	add.w	r6, r4, #25
 80066ec:	e7f5      	b.n	80066da <_printf_i+0x22e>
 80066ee:	bf00      	nop
 80066f0:	08006ded 	.word	0x08006ded
 80066f4:	08006dfe 	.word	0x08006dfe

080066f8 <_sbrk_r>:
 80066f8:	b538      	push	{r3, r4, r5, lr}
 80066fa:	4d06      	ldr	r5, [pc, #24]	; (8006714 <_sbrk_r+0x1c>)
 80066fc:	2300      	movs	r3, #0
 80066fe:	4604      	mov	r4, r0
 8006700:	4608      	mov	r0, r1
 8006702:	602b      	str	r3, [r5, #0]
 8006704:	f7fa fe7c 	bl	8001400 <_sbrk>
 8006708:	1c43      	adds	r3, r0, #1
 800670a:	d102      	bne.n	8006712 <_sbrk_r+0x1a>
 800670c:	682b      	ldr	r3, [r5, #0]
 800670e:	b103      	cbz	r3, 8006712 <_sbrk_r+0x1a>
 8006710:	6023      	str	r3, [r4, #0]
 8006712:	bd38      	pop	{r3, r4, r5, pc}
 8006714:	2000095c 	.word	0x2000095c

08006718 <__sread>:
 8006718:	b510      	push	{r4, lr}
 800671a:	460c      	mov	r4, r1
 800671c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006720:	f000 fab2 	bl	8006c88 <_read_r>
 8006724:	2800      	cmp	r0, #0
 8006726:	bfab      	itete	ge
 8006728:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800672a:	89a3      	ldrhlt	r3, [r4, #12]
 800672c:	181b      	addge	r3, r3, r0
 800672e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006732:	bfac      	ite	ge
 8006734:	6563      	strge	r3, [r4, #84]	; 0x54
 8006736:	81a3      	strhlt	r3, [r4, #12]
 8006738:	bd10      	pop	{r4, pc}

0800673a <__swrite>:
 800673a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800673e:	461f      	mov	r7, r3
 8006740:	898b      	ldrh	r3, [r1, #12]
 8006742:	05db      	lsls	r3, r3, #23
 8006744:	4605      	mov	r5, r0
 8006746:	460c      	mov	r4, r1
 8006748:	4616      	mov	r6, r2
 800674a:	d505      	bpl.n	8006758 <__swrite+0x1e>
 800674c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006750:	2302      	movs	r3, #2
 8006752:	2200      	movs	r2, #0
 8006754:	f000 f9c8 	bl	8006ae8 <_lseek_r>
 8006758:	89a3      	ldrh	r3, [r4, #12]
 800675a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800675e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006762:	81a3      	strh	r3, [r4, #12]
 8006764:	4632      	mov	r2, r6
 8006766:	463b      	mov	r3, r7
 8006768:	4628      	mov	r0, r5
 800676a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800676e:	f000 b869 	b.w	8006844 <_write_r>

08006772 <__sseek>:
 8006772:	b510      	push	{r4, lr}
 8006774:	460c      	mov	r4, r1
 8006776:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800677a:	f000 f9b5 	bl	8006ae8 <_lseek_r>
 800677e:	1c43      	adds	r3, r0, #1
 8006780:	89a3      	ldrh	r3, [r4, #12]
 8006782:	bf15      	itete	ne
 8006784:	6560      	strne	r0, [r4, #84]	; 0x54
 8006786:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800678a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800678e:	81a3      	strheq	r3, [r4, #12]
 8006790:	bf18      	it	ne
 8006792:	81a3      	strhne	r3, [r4, #12]
 8006794:	bd10      	pop	{r4, pc}

08006796 <__sclose>:
 8006796:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800679a:	f000 b8d3 	b.w	8006944 <_close_r>
	...

080067a0 <__swbuf_r>:
 80067a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067a2:	460e      	mov	r6, r1
 80067a4:	4614      	mov	r4, r2
 80067a6:	4605      	mov	r5, r0
 80067a8:	b118      	cbz	r0, 80067b2 <__swbuf_r+0x12>
 80067aa:	6983      	ldr	r3, [r0, #24]
 80067ac:	b90b      	cbnz	r3, 80067b2 <__swbuf_r+0x12>
 80067ae:	f7ff fb81 	bl	8005eb4 <__sinit>
 80067b2:	4b21      	ldr	r3, [pc, #132]	; (8006838 <__swbuf_r+0x98>)
 80067b4:	429c      	cmp	r4, r3
 80067b6:	d12b      	bne.n	8006810 <__swbuf_r+0x70>
 80067b8:	686c      	ldr	r4, [r5, #4]
 80067ba:	69a3      	ldr	r3, [r4, #24]
 80067bc:	60a3      	str	r3, [r4, #8]
 80067be:	89a3      	ldrh	r3, [r4, #12]
 80067c0:	071a      	lsls	r2, r3, #28
 80067c2:	d52f      	bpl.n	8006824 <__swbuf_r+0x84>
 80067c4:	6923      	ldr	r3, [r4, #16]
 80067c6:	b36b      	cbz	r3, 8006824 <__swbuf_r+0x84>
 80067c8:	6923      	ldr	r3, [r4, #16]
 80067ca:	6820      	ldr	r0, [r4, #0]
 80067cc:	1ac0      	subs	r0, r0, r3
 80067ce:	6963      	ldr	r3, [r4, #20]
 80067d0:	b2f6      	uxtb	r6, r6
 80067d2:	4283      	cmp	r3, r0
 80067d4:	4637      	mov	r7, r6
 80067d6:	dc04      	bgt.n	80067e2 <__swbuf_r+0x42>
 80067d8:	4621      	mov	r1, r4
 80067da:	4628      	mov	r0, r5
 80067dc:	f000 f948 	bl	8006a70 <_fflush_r>
 80067e0:	bb30      	cbnz	r0, 8006830 <__swbuf_r+0x90>
 80067e2:	68a3      	ldr	r3, [r4, #8]
 80067e4:	3b01      	subs	r3, #1
 80067e6:	60a3      	str	r3, [r4, #8]
 80067e8:	6823      	ldr	r3, [r4, #0]
 80067ea:	1c5a      	adds	r2, r3, #1
 80067ec:	6022      	str	r2, [r4, #0]
 80067ee:	701e      	strb	r6, [r3, #0]
 80067f0:	6963      	ldr	r3, [r4, #20]
 80067f2:	3001      	adds	r0, #1
 80067f4:	4283      	cmp	r3, r0
 80067f6:	d004      	beq.n	8006802 <__swbuf_r+0x62>
 80067f8:	89a3      	ldrh	r3, [r4, #12]
 80067fa:	07db      	lsls	r3, r3, #31
 80067fc:	d506      	bpl.n	800680c <__swbuf_r+0x6c>
 80067fe:	2e0a      	cmp	r6, #10
 8006800:	d104      	bne.n	800680c <__swbuf_r+0x6c>
 8006802:	4621      	mov	r1, r4
 8006804:	4628      	mov	r0, r5
 8006806:	f000 f933 	bl	8006a70 <_fflush_r>
 800680a:	b988      	cbnz	r0, 8006830 <__swbuf_r+0x90>
 800680c:	4638      	mov	r0, r7
 800680e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006810:	4b0a      	ldr	r3, [pc, #40]	; (800683c <__swbuf_r+0x9c>)
 8006812:	429c      	cmp	r4, r3
 8006814:	d101      	bne.n	800681a <__swbuf_r+0x7a>
 8006816:	68ac      	ldr	r4, [r5, #8]
 8006818:	e7cf      	b.n	80067ba <__swbuf_r+0x1a>
 800681a:	4b09      	ldr	r3, [pc, #36]	; (8006840 <__swbuf_r+0xa0>)
 800681c:	429c      	cmp	r4, r3
 800681e:	bf08      	it	eq
 8006820:	68ec      	ldreq	r4, [r5, #12]
 8006822:	e7ca      	b.n	80067ba <__swbuf_r+0x1a>
 8006824:	4621      	mov	r1, r4
 8006826:	4628      	mov	r0, r5
 8006828:	f000 f81e 	bl	8006868 <__swsetup_r>
 800682c:	2800      	cmp	r0, #0
 800682e:	d0cb      	beq.n	80067c8 <__swbuf_r+0x28>
 8006830:	f04f 37ff 	mov.w	r7, #4294967295
 8006834:	e7ea      	b.n	800680c <__swbuf_r+0x6c>
 8006836:	bf00      	nop
 8006838:	08006d9c 	.word	0x08006d9c
 800683c:	08006dbc 	.word	0x08006dbc
 8006840:	08006d7c 	.word	0x08006d7c

08006844 <_write_r>:
 8006844:	b538      	push	{r3, r4, r5, lr}
 8006846:	4d07      	ldr	r5, [pc, #28]	; (8006864 <_write_r+0x20>)
 8006848:	4604      	mov	r4, r0
 800684a:	4608      	mov	r0, r1
 800684c:	4611      	mov	r1, r2
 800684e:	2200      	movs	r2, #0
 8006850:	602a      	str	r2, [r5, #0]
 8006852:	461a      	mov	r2, r3
 8006854:	f7fa fd83 	bl	800135e <_write>
 8006858:	1c43      	adds	r3, r0, #1
 800685a:	d102      	bne.n	8006862 <_write_r+0x1e>
 800685c:	682b      	ldr	r3, [r5, #0]
 800685e:	b103      	cbz	r3, 8006862 <_write_r+0x1e>
 8006860:	6023      	str	r3, [r4, #0]
 8006862:	bd38      	pop	{r3, r4, r5, pc}
 8006864:	2000095c 	.word	0x2000095c

08006868 <__swsetup_r>:
 8006868:	4b32      	ldr	r3, [pc, #200]	; (8006934 <__swsetup_r+0xcc>)
 800686a:	b570      	push	{r4, r5, r6, lr}
 800686c:	681d      	ldr	r5, [r3, #0]
 800686e:	4606      	mov	r6, r0
 8006870:	460c      	mov	r4, r1
 8006872:	b125      	cbz	r5, 800687e <__swsetup_r+0x16>
 8006874:	69ab      	ldr	r3, [r5, #24]
 8006876:	b913      	cbnz	r3, 800687e <__swsetup_r+0x16>
 8006878:	4628      	mov	r0, r5
 800687a:	f7ff fb1b 	bl	8005eb4 <__sinit>
 800687e:	4b2e      	ldr	r3, [pc, #184]	; (8006938 <__swsetup_r+0xd0>)
 8006880:	429c      	cmp	r4, r3
 8006882:	d10f      	bne.n	80068a4 <__swsetup_r+0x3c>
 8006884:	686c      	ldr	r4, [r5, #4]
 8006886:	89a3      	ldrh	r3, [r4, #12]
 8006888:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800688c:	0719      	lsls	r1, r3, #28
 800688e:	d42c      	bmi.n	80068ea <__swsetup_r+0x82>
 8006890:	06dd      	lsls	r5, r3, #27
 8006892:	d411      	bmi.n	80068b8 <__swsetup_r+0x50>
 8006894:	2309      	movs	r3, #9
 8006896:	6033      	str	r3, [r6, #0]
 8006898:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800689c:	81a3      	strh	r3, [r4, #12]
 800689e:	f04f 30ff 	mov.w	r0, #4294967295
 80068a2:	e03e      	b.n	8006922 <__swsetup_r+0xba>
 80068a4:	4b25      	ldr	r3, [pc, #148]	; (800693c <__swsetup_r+0xd4>)
 80068a6:	429c      	cmp	r4, r3
 80068a8:	d101      	bne.n	80068ae <__swsetup_r+0x46>
 80068aa:	68ac      	ldr	r4, [r5, #8]
 80068ac:	e7eb      	b.n	8006886 <__swsetup_r+0x1e>
 80068ae:	4b24      	ldr	r3, [pc, #144]	; (8006940 <__swsetup_r+0xd8>)
 80068b0:	429c      	cmp	r4, r3
 80068b2:	bf08      	it	eq
 80068b4:	68ec      	ldreq	r4, [r5, #12]
 80068b6:	e7e6      	b.n	8006886 <__swsetup_r+0x1e>
 80068b8:	0758      	lsls	r0, r3, #29
 80068ba:	d512      	bpl.n	80068e2 <__swsetup_r+0x7a>
 80068bc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80068be:	b141      	cbz	r1, 80068d2 <__swsetup_r+0x6a>
 80068c0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80068c4:	4299      	cmp	r1, r3
 80068c6:	d002      	beq.n	80068ce <__swsetup_r+0x66>
 80068c8:	4630      	mov	r0, r6
 80068ca:	f000 f991 	bl	8006bf0 <_free_r>
 80068ce:	2300      	movs	r3, #0
 80068d0:	6363      	str	r3, [r4, #52]	; 0x34
 80068d2:	89a3      	ldrh	r3, [r4, #12]
 80068d4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80068d8:	81a3      	strh	r3, [r4, #12]
 80068da:	2300      	movs	r3, #0
 80068dc:	6063      	str	r3, [r4, #4]
 80068de:	6923      	ldr	r3, [r4, #16]
 80068e0:	6023      	str	r3, [r4, #0]
 80068e2:	89a3      	ldrh	r3, [r4, #12]
 80068e4:	f043 0308 	orr.w	r3, r3, #8
 80068e8:	81a3      	strh	r3, [r4, #12]
 80068ea:	6923      	ldr	r3, [r4, #16]
 80068ec:	b94b      	cbnz	r3, 8006902 <__swsetup_r+0x9a>
 80068ee:	89a3      	ldrh	r3, [r4, #12]
 80068f0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80068f4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80068f8:	d003      	beq.n	8006902 <__swsetup_r+0x9a>
 80068fa:	4621      	mov	r1, r4
 80068fc:	4630      	mov	r0, r6
 80068fe:	f000 f92b 	bl	8006b58 <__smakebuf_r>
 8006902:	89a0      	ldrh	r0, [r4, #12]
 8006904:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006908:	f010 0301 	ands.w	r3, r0, #1
 800690c:	d00a      	beq.n	8006924 <__swsetup_r+0xbc>
 800690e:	2300      	movs	r3, #0
 8006910:	60a3      	str	r3, [r4, #8]
 8006912:	6963      	ldr	r3, [r4, #20]
 8006914:	425b      	negs	r3, r3
 8006916:	61a3      	str	r3, [r4, #24]
 8006918:	6923      	ldr	r3, [r4, #16]
 800691a:	b943      	cbnz	r3, 800692e <__swsetup_r+0xc6>
 800691c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006920:	d1ba      	bne.n	8006898 <__swsetup_r+0x30>
 8006922:	bd70      	pop	{r4, r5, r6, pc}
 8006924:	0781      	lsls	r1, r0, #30
 8006926:	bf58      	it	pl
 8006928:	6963      	ldrpl	r3, [r4, #20]
 800692a:	60a3      	str	r3, [r4, #8]
 800692c:	e7f4      	b.n	8006918 <__swsetup_r+0xb0>
 800692e:	2000      	movs	r0, #0
 8006930:	e7f7      	b.n	8006922 <__swsetup_r+0xba>
 8006932:	bf00      	nop
 8006934:	2000000c 	.word	0x2000000c
 8006938:	08006d9c 	.word	0x08006d9c
 800693c:	08006dbc 	.word	0x08006dbc
 8006940:	08006d7c 	.word	0x08006d7c

08006944 <_close_r>:
 8006944:	b538      	push	{r3, r4, r5, lr}
 8006946:	4d06      	ldr	r5, [pc, #24]	; (8006960 <_close_r+0x1c>)
 8006948:	2300      	movs	r3, #0
 800694a:	4604      	mov	r4, r0
 800694c:	4608      	mov	r0, r1
 800694e:	602b      	str	r3, [r5, #0]
 8006950:	f7fa fd21 	bl	8001396 <_close>
 8006954:	1c43      	adds	r3, r0, #1
 8006956:	d102      	bne.n	800695e <_close_r+0x1a>
 8006958:	682b      	ldr	r3, [r5, #0]
 800695a:	b103      	cbz	r3, 800695e <_close_r+0x1a>
 800695c:	6023      	str	r3, [r4, #0]
 800695e:	bd38      	pop	{r3, r4, r5, pc}
 8006960:	2000095c 	.word	0x2000095c

08006964 <__sflush_r>:
 8006964:	898a      	ldrh	r2, [r1, #12]
 8006966:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800696a:	4605      	mov	r5, r0
 800696c:	0710      	lsls	r0, r2, #28
 800696e:	460c      	mov	r4, r1
 8006970:	d458      	bmi.n	8006a24 <__sflush_r+0xc0>
 8006972:	684b      	ldr	r3, [r1, #4]
 8006974:	2b00      	cmp	r3, #0
 8006976:	dc05      	bgt.n	8006984 <__sflush_r+0x20>
 8006978:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800697a:	2b00      	cmp	r3, #0
 800697c:	dc02      	bgt.n	8006984 <__sflush_r+0x20>
 800697e:	2000      	movs	r0, #0
 8006980:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006984:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006986:	2e00      	cmp	r6, #0
 8006988:	d0f9      	beq.n	800697e <__sflush_r+0x1a>
 800698a:	2300      	movs	r3, #0
 800698c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006990:	682f      	ldr	r7, [r5, #0]
 8006992:	602b      	str	r3, [r5, #0]
 8006994:	d032      	beq.n	80069fc <__sflush_r+0x98>
 8006996:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006998:	89a3      	ldrh	r3, [r4, #12]
 800699a:	075a      	lsls	r2, r3, #29
 800699c:	d505      	bpl.n	80069aa <__sflush_r+0x46>
 800699e:	6863      	ldr	r3, [r4, #4]
 80069a0:	1ac0      	subs	r0, r0, r3
 80069a2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80069a4:	b10b      	cbz	r3, 80069aa <__sflush_r+0x46>
 80069a6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80069a8:	1ac0      	subs	r0, r0, r3
 80069aa:	2300      	movs	r3, #0
 80069ac:	4602      	mov	r2, r0
 80069ae:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80069b0:	6a21      	ldr	r1, [r4, #32]
 80069b2:	4628      	mov	r0, r5
 80069b4:	47b0      	blx	r6
 80069b6:	1c43      	adds	r3, r0, #1
 80069b8:	89a3      	ldrh	r3, [r4, #12]
 80069ba:	d106      	bne.n	80069ca <__sflush_r+0x66>
 80069bc:	6829      	ldr	r1, [r5, #0]
 80069be:	291d      	cmp	r1, #29
 80069c0:	d82c      	bhi.n	8006a1c <__sflush_r+0xb8>
 80069c2:	4a2a      	ldr	r2, [pc, #168]	; (8006a6c <__sflush_r+0x108>)
 80069c4:	40ca      	lsrs	r2, r1
 80069c6:	07d6      	lsls	r6, r2, #31
 80069c8:	d528      	bpl.n	8006a1c <__sflush_r+0xb8>
 80069ca:	2200      	movs	r2, #0
 80069cc:	6062      	str	r2, [r4, #4]
 80069ce:	04d9      	lsls	r1, r3, #19
 80069d0:	6922      	ldr	r2, [r4, #16]
 80069d2:	6022      	str	r2, [r4, #0]
 80069d4:	d504      	bpl.n	80069e0 <__sflush_r+0x7c>
 80069d6:	1c42      	adds	r2, r0, #1
 80069d8:	d101      	bne.n	80069de <__sflush_r+0x7a>
 80069da:	682b      	ldr	r3, [r5, #0]
 80069dc:	b903      	cbnz	r3, 80069e0 <__sflush_r+0x7c>
 80069de:	6560      	str	r0, [r4, #84]	; 0x54
 80069e0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80069e2:	602f      	str	r7, [r5, #0]
 80069e4:	2900      	cmp	r1, #0
 80069e6:	d0ca      	beq.n	800697e <__sflush_r+0x1a>
 80069e8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80069ec:	4299      	cmp	r1, r3
 80069ee:	d002      	beq.n	80069f6 <__sflush_r+0x92>
 80069f0:	4628      	mov	r0, r5
 80069f2:	f000 f8fd 	bl	8006bf0 <_free_r>
 80069f6:	2000      	movs	r0, #0
 80069f8:	6360      	str	r0, [r4, #52]	; 0x34
 80069fa:	e7c1      	b.n	8006980 <__sflush_r+0x1c>
 80069fc:	6a21      	ldr	r1, [r4, #32]
 80069fe:	2301      	movs	r3, #1
 8006a00:	4628      	mov	r0, r5
 8006a02:	47b0      	blx	r6
 8006a04:	1c41      	adds	r1, r0, #1
 8006a06:	d1c7      	bne.n	8006998 <__sflush_r+0x34>
 8006a08:	682b      	ldr	r3, [r5, #0]
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d0c4      	beq.n	8006998 <__sflush_r+0x34>
 8006a0e:	2b1d      	cmp	r3, #29
 8006a10:	d001      	beq.n	8006a16 <__sflush_r+0xb2>
 8006a12:	2b16      	cmp	r3, #22
 8006a14:	d101      	bne.n	8006a1a <__sflush_r+0xb6>
 8006a16:	602f      	str	r7, [r5, #0]
 8006a18:	e7b1      	b.n	800697e <__sflush_r+0x1a>
 8006a1a:	89a3      	ldrh	r3, [r4, #12]
 8006a1c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006a20:	81a3      	strh	r3, [r4, #12]
 8006a22:	e7ad      	b.n	8006980 <__sflush_r+0x1c>
 8006a24:	690f      	ldr	r7, [r1, #16]
 8006a26:	2f00      	cmp	r7, #0
 8006a28:	d0a9      	beq.n	800697e <__sflush_r+0x1a>
 8006a2a:	0793      	lsls	r3, r2, #30
 8006a2c:	680e      	ldr	r6, [r1, #0]
 8006a2e:	bf08      	it	eq
 8006a30:	694b      	ldreq	r3, [r1, #20]
 8006a32:	600f      	str	r7, [r1, #0]
 8006a34:	bf18      	it	ne
 8006a36:	2300      	movne	r3, #0
 8006a38:	eba6 0807 	sub.w	r8, r6, r7
 8006a3c:	608b      	str	r3, [r1, #8]
 8006a3e:	f1b8 0f00 	cmp.w	r8, #0
 8006a42:	dd9c      	ble.n	800697e <__sflush_r+0x1a>
 8006a44:	6a21      	ldr	r1, [r4, #32]
 8006a46:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006a48:	4643      	mov	r3, r8
 8006a4a:	463a      	mov	r2, r7
 8006a4c:	4628      	mov	r0, r5
 8006a4e:	47b0      	blx	r6
 8006a50:	2800      	cmp	r0, #0
 8006a52:	dc06      	bgt.n	8006a62 <__sflush_r+0xfe>
 8006a54:	89a3      	ldrh	r3, [r4, #12]
 8006a56:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006a5a:	81a3      	strh	r3, [r4, #12]
 8006a5c:	f04f 30ff 	mov.w	r0, #4294967295
 8006a60:	e78e      	b.n	8006980 <__sflush_r+0x1c>
 8006a62:	4407      	add	r7, r0
 8006a64:	eba8 0800 	sub.w	r8, r8, r0
 8006a68:	e7e9      	b.n	8006a3e <__sflush_r+0xda>
 8006a6a:	bf00      	nop
 8006a6c:	20400001 	.word	0x20400001

08006a70 <_fflush_r>:
 8006a70:	b538      	push	{r3, r4, r5, lr}
 8006a72:	690b      	ldr	r3, [r1, #16]
 8006a74:	4605      	mov	r5, r0
 8006a76:	460c      	mov	r4, r1
 8006a78:	b913      	cbnz	r3, 8006a80 <_fflush_r+0x10>
 8006a7a:	2500      	movs	r5, #0
 8006a7c:	4628      	mov	r0, r5
 8006a7e:	bd38      	pop	{r3, r4, r5, pc}
 8006a80:	b118      	cbz	r0, 8006a8a <_fflush_r+0x1a>
 8006a82:	6983      	ldr	r3, [r0, #24]
 8006a84:	b90b      	cbnz	r3, 8006a8a <_fflush_r+0x1a>
 8006a86:	f7ff fa15 	bl	8005eb4 <__sinit>
 8006a8a:	4b14      	ldr	r3, [pc, #80]	; (8006adc <_fflush_r+0x6c>)
 8006a8c:	429c      	cmp	r4, r3
 8006a8e:	d11b      	bne.n	8006ac8 <_fflush_r+0x58>
 8006a90:	686c      	ldr	r4, [r5, #4]
 8006a92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d0ef      	beq.n	8006a7a <_fflush_r+0xa>
 8006a9a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006a9c:	07d0      	lsls	r0, r2, #31
 8006a9e:	d404      	bmi.n	8006aaa <_fflush_r+0x3a>
 8006aa0:	0599      	lsls	r1, r3, #22
 8006aa2:	d402      	bmi.n	8006aaa <_fflush_r+0x3a>
 8006aa4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006aa6:	f7ff faa3 	bl	8005ff0 <__retarget_lock_acquire_recursive>
 8006aaa:	4628      	mov	r0, r5
 8006aac:	4621      	mov	r1, r4
 8006aae:	f7ff ff59 	bl	8006964 <__sflush_r>
 8006ab2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006ab4:	07da      	lsls	r2, r3, #31
 8006ab6:	4605      	mov	r5, r0
 8006ab8:	d4e0      	bmi.n	8006a7c <_fflush_r+0xc>
 8006aba:	89a3      	ldrh	r3, [r4, #12]
 8006abc:	059b      	lsls	r3, r3, #22
 8006abe:	d4dd      	bmi.n	8006a7c <_fflush_r+0xc>
 8006ac0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006ac2:	f7ff fa96 	bl	8005ff2 <__retarget_lock_release_recursive>
 8006ac6:	e7d9      	b.n	8006a7c <_fflush_r+0xc>
 8006ac8:	4b05      	ldr	r3, [pc, #20]	; (8006ae0 <_fflush_r+0x70>)
 8006aca:	429c      	cmp	r4, r3
 8006acc:	d101      	bne.n	8006ad2 <_fflush_r+0x62>
 8006ace:	68ac      	ldr	r4, [r5, #8]
 8006ad0:	e7df      	b.n	8006a92 <_fflush_r+0x22>
 8006ad2:	4b04      	ldr	r3, [pc, #16]	; (8006ae4 <_fflush_r+0x74>)
 8006ad4:	429c      	cmp	r4, r3
 8006ad6:	bf08      	it	eq
 8006ad8:	68ec      	ldreq	r4, [r5, #12]
 8006ada:	e7da      	b.n	8006a92 <_fflush_r+0x22>
 8006adc:	08006d9c 	.word	0x08006d9c
 8006ae0:	08006dbc 	.word	0x08006dbc
 8006ae4:	08006d7c 	.word	0x08006d7c

08006ae8 <_lseek_r>:
 8006ae8:	b538      	push	{r3, r4, r5, lr}
 8006aea:	4d07      	ldr	r5, [pc, #28]	; (8006b08 <_lseek_r+0x20>)
 8006aec:	4604      	mov	r4, r0
 8006aee:	4608      	mov	r0, r1
 8006af0:	4611      	mov	r1, r2
 8006af2:	2200      	movs	r2, #0
 8006af4:	602a      	str	r2, [r5, #0]
 8006af6:	461a      	mov	r2, r3
 8006af8:	f7fa fc74 	bl	80013e4 <_lseek>
 8006afc:	1c43      	adds	r3, r0, #1
 8006afe:	d102      	bne.n	8006b06 <_lseek_r+0x1e>
 8006b00:	682b      	ldr	r3, [r5, #0]
 8006b02:	b103      	cbz	r3, 8006b06 <_lseek_r+0x1e>
 8006b04:	6023      	str	r3, [r4, #0]
 8006b06:	bd38      	pop	{r3, r4, r5, pc}
 8006b08:	2000095c 	.word	0x2000095c

08006b0c <__swhatbuf_r>:
 8006b0c:	b570      	push	{r4, r5, r6, lr}
 8006b0e:	460e      	mov	r6, r1
 8006b10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b14:	2900      	cmp	r1, #0
 8006b16:	b096      	sub	sp, #88	; 0x58
 8006b18:	4614      	mov	r4, r2
 8006b1a:	461d      	mov	r5, r3
 8006b1c:	da08      	bge.n	8006b30 <__swhatbuf_r+0x24>
 8006b1e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8006b22:	2200      	movs	r2, #0
 8006b24:	602a      	str	r2, [r5, #0]
 8006b26:	061a      	lsls	r2, r3, #24
 8006b28:	d410      	bmi.n	8006b4c <__swhatbuf_r+0x40>
 8006b2a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006b2e:	e00e      	b.n	8006b4e <__swhatbuf_r+0x42>
 8006b30:	466a      	mov	r2, sp
 8006b32:	f000 f8bb 	bl	8006cac <_fstat_r>
 8006b36:	2800      	cmp	r0, #0
 8006b38:	dbf1      	blt.n	8006b1e <__swhatbuf_r+0x12>
 8006b3a:	9a01      	ldr	r2, [sp, #4]
 8006b3c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006b40:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006b44:	425a      	negs	r2, r3
 8006b46:	415a      	adcs	r2, r3
 8006b48:	602a      	str	r2, [r5, #0]
 8006b4a:	e7ee      	b.n	8006b2a <__swhatbuf_r+0x1e>
 8006b4c:	2340      	movs	r3, #64	; 0x40
 8006b4e:	2000      	movs	r0, #0
 8006b50:	6023      	str	r3, [r4, #0]
 8006b52:	b016      	add	sp, #88	; 0x58
 8006b54:	bd70      	pop	{r4, r5, r6, pc}
	...

08006b58 <__smakebuf_r>:
 8006b58:	898b      	ldrh	r3, [r1, #12]
 8006b5a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006b5c:	079d      	lsls	r5, r3, #30
 8006b5e:	4606      	mov	r6, r0
 8006b60:	460c      	mov	r4, r1
 8006b62:	d507      	bpl.n	8006b74 <__smakebuf_r+0x1c>
 8006b64:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006b68:	6023      	str	r3, [r4, #0]
 8006b6a:	6123      	str	r3, [r4, #16]
 8006b6c:	2301      	movs	r3, #1
 8006b6e:	6163      	str	r3, [r4, #20]
 8006b70:	b002      	add	sp, #8
 8006b72:	bd70      	pop	{r4, r5, r6, pc}
 8006b74:	ab01      	add	r3, sp, #4
 8006b76:	466a      	mov	r2, sp
 8006b78:	f7ff ffc8 	bl	8006b0c <__swhatbuf_r>
 8006b7c:	9900      	ldr	r1, [sp, #0]
 8006b7e:	4605      	mov	r5, r0
 8006b80:	4630      	mov	r0, r6
 8006b82:	f7ff fa57 	bl	8006034 <_malloc_r>
 8006b86:	b948      	cbnz	r0, 8006b9c <__smakebuf_r+0x44>
 8006b88:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b8c:	059a      	lsls	r2, r3, #22
 8006b8e:	d4ef      	bmi.n	8006b70 <__smakebuf_r+0x18>
 8006b90:	f023 0303 	bic.w	r3, r3, #3
 8006b94:	f043 0302 	orr.w	r3, r3, #2
 8006b98:	81a3      	strh	r3, [r4, #12]
 8006b9a:	e7e3      	b.n	8006b64 <__smakebuf_r+0xc>
 8006b9c:	4b0d      	ldr	r3, [pc, #52]	; (8006bd4 <__smakebuf_r+0x7c>)
 8006b9e:	62b3      	str	r3, [r6, #40]	; 0x28
 8006ba0:	89a3      	ldrh	r3, [r4, #12]
 8006ba2:	6020      	str	r0, [r4, #0]
 8006ba4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006ba8:	81a3      	strh	r3, [r4, #12]
 8006baa:	9b00      	ldr	r3, [sp, #0]
 8006bac:	6163      	str	r3, [r4, #20]
 8006bae:	9b01      	ldr	r3, [sp, #4]
 8006bb0:	6120      	str	r0, [r4, #16]
 8006bb2:	b15b      	cbz	r3, 8006bcc <__smakebuf_r+0x74>
 8006bb4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006bb8:	4630      	mov	r0, r6
 8006bba:	f000 f889 	bl	8006cd0 <_isatty_r>
 8006bbe:	b128      	cbz	r0, 8006bcc <__smakebuf_r+0x74>
 8006bc0:	89a3      	ldrh	r3, [r4, #12]
 8006bc2:	f023 0303 	bic.w	r3, r3, #3
 8006bc6:	f043 0301 	orr.w	r3, r3, #1
 8006bca:	81a3      	strh	r3, [r4, #12]
 8006bcc:	89a0      	ldrh	r0, [r4, #12]
 8006bce:	4305      	orrs	r5, r0
 8006bd0:	81a5      	strh	r5, [r4, #12]
 8006bd2:	e7cd      	b.n	8006b70 <__smakebuf_r+0x18>
 8006bd4:	08005e4d 	.word	0x08005e4d

08006bd8 <__malloc_lock>:
 8006bd8:	4801      	ldr	r0, [pc, #4]	; (8006be0 <__malloc_lock+0x8>)
 8006bda:	f7ff ba09 	b.w	8005ff0 <__retarget_lock_acquire_recursive>
 8006bde:	bf00      	nop
 8006be0:	20000950 	.word	0x20000950

08006be4 <__malloc_unlock>:
 8006be4:	4801      	ldr	r0, [pc, #4]	; (8006bec <__malloc_unlock+0x8>)
 8006be6:	f7ff ba04 	b.w	8005ff2 <__retarget_lock_release_recursive>
 8006bea:	bf00      	nop
 8006bec:	20000950 	.word	0x20000950

08006bf0 <_free_r>:
 8006bf0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006bf2:	2900      	cmp	r1, #0
 8006bf4:	d044      	beq.n	8006c80 <_free_r+0x90>
 8006bf6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006bfa:	9001      	str	r0, [sp, #4]
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	f1a1 0404 	sub.w	r4, r1, #4
 8006c02:	bfb8      	it	lt
 8006c04:	18e4      	addlt	r4, r4, r3
 8006c06:	f7ff ffe7 	bl	8006bd8 <__malloc_lock>
 8006c0a:	4a1e      	ldr	r2, [pc, #120]	; (8006c84 <_free_r+0x94>)
 8006c0c:	9801      	ldr	r0, [sp, #4]
 8006c0e:	6813      	ldr	r3, [r2, #0]
 8006c10:	b933      	cbnz	r3, 8006c20 <_free_r+0x30>
 8006c12:	6063      	str	r3, [r4, #4]
 8006c14:	6014      	str	r4, [r2, #0]
 8006c16:	b003      	add	sp, #12
 8006c18:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006c1c:	f7ff bfe2 	b.w	8006be4 <__malloc_unlock>
 8006c20:	42a3      	cmp	r3, r4
 8006c22:	d908      	bls.n	8006c36 <_free_r+0x46>
 8006c24:	6825      	ldr	r5, [r4, #0]
 8006c26:	1961      	adds	r1, r4, r5
 8006c28:	428b      	cmp	r3, r1
 8006c2a:	bf01      	itttt	eq
 8006c2c:	6819      	ldreq	r1, [r3, #0]
 8006c2e:	685b      	ldreq	r3, [r3, #4]
 8006c30:	1949      	addeq	r1, r1, r5
 8006c32:	6021      	streq	r1, [r4, #0]
 8006c34:	e7ed      	b.n	8006c12 <_free_r+0x22>
 8006c36:	461a      	mov	r2, r3
 8006c38:	685b      	ldr	r3, [r3, #4]
 8006c3a:	b10b      	cbz	r3, 8006c40 <_free_r+0x50>
 8006c3c:	42a3      	cmp	r3, r4
 8006c3e:	d9fa      	bls.n	8006c36 <_free_r+0x46>
 8006c40:	6811      	ldr	r1, [r2, #0]
 8006c42:	1855      	adds	r5, r2, r1
 8006c44:	42a5      	cmp	r5, r4
 8006c46:	d10b      	bne.n	8006c60 <_free_r+0x70>
 8006c48:	6824      	ldr	r4, [r4, #0]
 8006c4a:	4421      	add	r1, r4
 8006c4c:	1854      	adds	r4, r2, r1
 8006c4e:	42a3      	cmp	r3, r4
 8006c50:	6011      	str	r1, [r2, #0]
 8006c52:	d1e0      	bne.n	8006c16 <_free_r+0x26>
 8006c54:	681c      	ldr	r4, [r3, #0]
 8006c56:	685b      	ldr	r3, [r3, #4]
 8006c58:	6053      	str	r3, [r2, #4]
 8006c5a:	4421      	add	r1, r4
 8006c5c:	6011      	str	r1, [r2, #0]
 8006c5e:	e7da      	b.n	8006c16 <_free_r+0x26>
 8006c60:	d902      	bls.n	8006c68 <_free_r+0x78>
 8006c62:	230c      	movs	r3, #12
 8006c64:	6003      	str	r3, [r0, #0]
 8006c66:	e7d6      	b.n	8006c16 <_free_r+0x26>
 8006c68:	6825      	ldr	r5, [r4, #0]
 8006c6a:	1961      	adds	r1, r4, r5
 8006c6c:	428b      	cmp	r3, r1
 8006c6e:	bf04      	itt	eq
 8006c70:	6819      	ldreq	r1, [r3, #0]
 8006c72:	685b      	ldreq	r3, [r3, #4]
 8006c74:	6063      	str	r3, [r4, #4]
 8006c76:	bf04      	itt	eq
 8006c78:	1949      	addeq	r1, r1, r5
 8006c7a:	6021      	streq	r1, [r4, #0]
 8006c7c:	6054      	str	r4, [r2, #4]
 8006c7e:	e7ca      	b.n	8006c16 <_free_r+0x26>
 8006c80:	b003      	add	sp, #12
 8006c82:	bd30      	pop	{r4, r5, pc}
 8006c84:	20000954 	.word	0x20000954

08006c88 <_read_r>:
 8006c88:	b538      	push	{r3, r4, r5, lr}
 8006c8a:	4d07      	ldr	r5, [pc, #28]	; (8006ca8 <_read_r+0x20>)
 8006c8c:	4604      	mov	r4, r0
 8006c8e:	4608      	mov	r0, r1
 8006c90:	4611      	mov	r1, r2
 8006c92:	2200      	movs	r2, #0
 8006c94:	602a      	str	r2, [r5, #0]
 8006c96:	461a      	mov	r2, r3
 8006c98:	f7fa fb44 	bl	8001324 <_read>
 8006c9c:	1c43      	adds	r3, r0, #1
 8006c9e:	d102      	bne.n	8006ca6 <_read_r+0x1e>
 8006ca0:	682b      	ldr	r3, [r5, #0]
 8006ca2:	b103      	cbz	r3, 8006ca6 <_read_r+0x1e>
 8006ca4:	6023      	str	r3, [r4, #0]
 8006ca6:	bd38      	pop	{r3, r4, r5, pc}
 8006ca8:	2000095c 	.word	0x2000095c

08006cac <_fstat_r>:
 8006cac:	b538      	push	{r3, r4, r5, lr}
 8006cae:	4d07      	ldr	r5, [pc, #28]	; (8006ccc <_fstat_r+0x20>)
 8006cb0:	2300      	movs	r3, #0
 8006cb2:	4604      	mov	r4, r0
 8006cb4:	4608      	mov	r0, r1
 8006cb6:	4611      	mov	r1, r2
 8006cb8:	602b      	str	r3, [r5, #0]
 8006cba:	f7fa fb78 	bl	80013ae <_fstat>
 8006cbe:	1c43      	adds	r3, r0, #1
 8006cc0:	d102      	bne.n	8006cc8 <_fstat_r+0x1c>
 8006cc2:	682b      	ldr	r3, [r5, #0]
 8006cc4:	b103      	cbz	r3, 8006cc8 <_fstat_r+0x1c>
 8006cc6:	6023      	str	r3, [r4, #0]
 8006cc8:	bd38      	pop	{r3, r4, r5, pc}
 8006cca:	bf00      	nop
 8006ccc:	2000095c 	.word	0x2000095c

08006cd0 <_isatty_r>:
 8006cd0:	b538      	push	{r3, r4, r5, lr}
 8006cd2:	4d06      	ldr	r5, [pc, #24]	; (8006cec <_isatty_r+0x1c>)
 8006cd4:	2300      	movs	r3, #0
 8006cd6:	4604      	mov	r4, r0
 8006cd8:	4608      	mov	r0, r1
 8006cda:	602b      	str	r3, [r5, #0]
 8006cdc:	f7fa fb77 	bl	80013ce <_isatty>
 8006ce0:	1c43      	adds	r3, r0, #1
 8006ce2:	d102      	bne.n	8006cea <_isatty_r+0x1a>
 8006ce4:	682b      	ldr	r3, [r5, #0]
 8006ce6:	b103      	cbz	r3, 8006cea <_isatty_r+0x1a>
 8006ce8:	6023      	str	r3, [r4, #0]
 8006cea:	bd38      	pop	{r3, r4, r5, pc}
 8006cec:	2000095c 	.word	0x2000095c

08006cf0 <_init>:
 8006cf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006cf2:	bf00      	nop
 8006cf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006cf6:	bc08      	pop	{r3}
 8006cf8:	469e      	mov	lr, r3
 8006cfa:	4770      	bx	lr

08006cfc <_fini>:
 8006cfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006cfe:	bf00      	nop
 8006d00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d02:	bc08      	pop	{r3}
 8006d04:	469e      	mov	lr, r3
 8006d06:	4770      	bx	lr
