Source Block: hdl/library/axi_dmac/request_arb.v@293:303@HdlIdDef

reg src_dest_valid_hs = 1'b0;
wire src_dest_valid_hs_masked;
wire src_dest_ready_hs;

wire req_rewind_req_valid;
wire [ID_WIDTH+3-1:0] req_rewind_req_data;

wire completion_req_valid;
wire completion_req_last;
wire [1:0] completion_transfer_id;

Diff Content:
+ 298 wire req_rewind_req_ready;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_dmac/request_arb.v@291:301
wire [ID_WIDTH-1:0] dest_burst_info_id;
wire                dest_burst_info_write;

reg src_dest_valid_hs = 1'b0;
wire src_dest_valid_hs_masked;
wire src_dest_ready_hs;

wire req_rewind_req_valid;
wire [ID_WIDTH+3-1:0] req_rewind_req_data;

wire completion_req_valid;

Clone Blocks 2:
hdl/library/axi_dmac/request_arb.v@298:308
wire req_rewind_req_valid;
wire [ID_WIDTH+3-1:0] req_rewind_req_data;

wire completion_req_valid;
wire completion_req_last;
wire [1:0] completion_transfer_id;

wire rewind_req_valid;
wire rewind_req_ready;
wire [ID_WIDTH+3-1:0] rewind_req_data;


Clone Blocks 3:
hdl/library/axi_dmac/request_arb.v@297:307

wire req_rewind_req_valid;
wire [ID_WIDTH+3-1:0] req_rewind_req_data;

wire completion_req_valid;
wire completion_req_last;
wire [1:0] completion_transfer_id;

wire rewind_req_valid;
wire rewind_req_ready;
wire [ID_WIDTH+3-1:0] rewind_req_data;

Clone Blocks 4:
hdl/library/axi_dmac/request_arb.v@301:311
wire completion_req_valid;
wire completion_req_last;
wire [1:0] completion_transfer_id;

wire rewind_req_valid;
wire rewind_req_ready;
wire [ID_WIDTH+3-1:0] rewind_req_data;

reg src_throttler_enabled = 1'b1;
wire src_throttler_enable;
wire rewind_state;

Clone Blocks 5:
hdl/library/axi_dmac/request_arb.v@294:304
reg src_dest_valid_hs = 1'b0;
wire src_dest_valid_hs_masked;
wire src_dest_ready_hs;

wire req_rewind_req_valid;
wire [ID_WIDTH+3-1:0] req_rewind_req_data;

wire completion_req_valid;
wire completion_req_last;
wire [1:0] completion_transfer_id;


Clone Blocks 6:
hdl/library/axi_dmac/request_arb.v@296:306
wire src_dest_ready_hs;

wire req_rewind_req_valid;
wire [ID_WIDTH+3-1:0] req_rewind_req_data;

wire completion_req_valid;
wire completion_req_last;
wire [1:0] completion_transfer_id;

wire rewind_req_valid;
wire rewind_req_ready;

Clone Blocks 7:
hdl/library/axi_dmac/request_arb.v@302:312
wire completion_req_last;
wire [1:0] completion_transfer_id;

wire rewind_req_valid;
wire rewind_req_ready;
wire [ID_WIDTH+3-1:0] rewind_req_data;

reg src_throttler_enabled = 1'b1;
wire src_throttler_enable;
wire rewind_state;


Clone Blocks 8:
hdl/library/axi_dmac/request_arb.v@290:300
wire                             dest_burst_info_partial;
wire [ID_WIDTH-1:0] dest_burst_info_id;
wire                dest_burst_info_write;

reg src_dest_valid_hs = 1'b0;
wire src_dest_valid_hs_masked;
wire src_dest_ready_hs;

wire req_rewind_req_valid;
wire [ID_WIDTH+3-1:0] req_rewind_req_data;


Clone Blocks 9:
hdl/library/axi_dmac/request_arb.v@300:310

wire completion_req_valid;
wire completion_req_last;
wire [1:0] completion_transfer_id;

wire rewind_req_valid;
wire rewind_req_ready;
wire [ID_WIDTH+3-1:0] rewind_req_data;

reg src_throttler_enabled = 1'b1;
wire src_throttler_enable;

