// Seed: 2848356492
module module_0 (
    output wor id_0,
    output wor id_1,
    input uwire id_2,
    input supply1 id_3,
    input wire id_4,
    input wire id_5,
    output tri1 id_6,
    input wire id_7,
    output tri1 id_8,
    input tri1 id_9,
    output supply1 id_10,
    output wor id_11,
    output wor id_12,
    input supply0 id_13,
    input tri id_14,
    input tri0 id_15,
    output tri0 id_16,
    output tri0 id_17,
    output tri1 id_18,
    output uwire id_19,
    input tri0 id_20,
    input supply1 id_21,
    input wor id_22,
    input wor id_23
);
  assign module_1.id_18 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd57
) (
    output wire id_0,
    input wand id_1,
    input wor _id_2,
    input supply1 id_3,
    output tri0 id_4,
    input tri0 id_5,
    output uwire id_6,
    input wire id_7,
    input wand id_8,
    output tri id_9,
    input wand id_10,
    output wand id_11,
    output tri0 id_12,
    output wire id_13,
    input wor id_14,
    output wand id_15,
    input tri id_16,
    input uwire id_17,
    output wand id_18,
    input supply1 id_19,
    input wor id_20,
    output wire id_21,
    output supply1 id_22,
    input supply1 id_23,
    input wand id_24,
    output wor id_25,
    output tri id_26,
    input tri0 id_27,
    input tri id_28
);
  module_0 modCall_1 (
      id_0,
      id_26,
      id_16,
      id_1,
      id_5,
      id_24,
      id_13,
      id_1,
      id_18,
      id_27,
      id_4,
      id_13,
      id_26,
      id_14,
      id_20,
      id_17,
      id_12,
      id_4,
      id_22,
      id_12,
      id_19,
      id_27,
      id_16,
      id_23
  );
  logic [id_2 : 1] id_30;
  ;
endmodule
