# Minihardware-project-SUTD
1D minihard-ware project FPGA part, using lucid to programe FPGA to test whether "full adder" is functional. 

will show "good", on io_sel board if all the cases passes, and will show "ERR " if one case fails.

you can view a more detailed version on [my logbook](https://www.evernote.com/l/AoLmKouIknROm4UlzPOVdCkO6-1b6Nncipw)
