#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2009.vpi";
S_0000028084ba1bb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000028084ba0b20 .scope module, "tb_frequency_sweeper" "tb_frequency_sweeper" 3 3;
 .timescale -9 -12;
P_0000028084b687d0 .param/l "CLK_PERIOD" 0 3 33, +C4<00000000000000000000000000010100>;
P_0000028084b68808 .param/l "CYCLES_PER_STEP" 0 3 37, C4<0000010000000000>;
P_0000028084b68840 .param/l "FREQ_STEP" 0 3 38, C4<00000000000000010000000000000000>;
P_0000028084b68878 .param/l "INIT_FREQ" 0 3 36, C4<00000001000000000000000000000000>;
P_0000028084b688b0 .param/l "SWEEP_INSTRUCTION" 0 3 41, C4<00000001000000000000000000000000000001000000000000000000000000010000000000000000>;
v0000028084bf8e30_0 .var "clk", 0 0;
v0000028084bf8b10_0 .net "dac_data", 7 0, v0000028084ba04c0_0;  1 drivers
v0000028084bf73f0_0 .net "data_valid", 0 0, v0000028084bf55b0_0;  1 drivers
v0000028084bf72b0_0 .net "dds_freq", 31 0, v0000028084bf5ab0_0;  1 drivers
v0000028084bf8d90_0 .var "fifo_data", 79 0;
v0000028084bf7d50_0 .var "fifo_empty", 0 0;
v0000028084bf7210_0 .net "fifo_rd_en", 0 0, v0000028084bf8890_0;  1 drivers
v0000028084bf81b0_0 .net "magnitude_out", 15 0, v0000028084bf58d0_0;  1 drivers
v0000028084bf7490_0 .net "phase_accumulator_reset", 0 0, v0000028084b73cf0_0;  1 drivers
v0000028084bf8cf0_0 .net "phase_out", 15 0, v0000028084bf5dd0_0;  1 drivers
v0000028084bf8750_0 .net "q_dac_data", 7 0, v0000028084bf5b50_0;  1 drivers
v0000028084bf7350_0 .var "reset", 0 0;
v0000028084bf7990_0 .net "sweep_done", 0 0, v0000028084bf86b0_0;  1 drivers
v0000028084bf8bb0_0 .net "sweep_start", 0 0, v0000028084bf7c10_0;  1 drivers
E_0000028084b6b9d0 .event anyedge, v0000028084bf86b0_0;
E_0000028084b6bcd0 .event anyedge, v0000028084bf8890_0;
S_0000028084b740d0 .scope module, "dds" "dds_sine_generator" 3 55, 4 3 0, S_0000028084ba0b20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "freq_tuning_word";
    .port_info 3 /OUTPUT 8 "dac_data";
    .port_info 4 /OUTPUT 8 "q_dac_data";
    .port_info 5 /OUTPUT 1 "phase_accumulator_reset";
v0000028084ba1300_0 .net "clk", 0 0, v0000028084bf8e30_0;  1 drivers
v0000028084ba04c0_0 .var "dac_data", 7 0;
v0000028084b74260_0 .net "freq_tuning_word", 31 0, v0000028084bf5ab0_0;  alias, 1 drivers
v0000028084b73c50_0 .var "phase_accumulator", 31 0;
v0000028084b73cf0_0 .var "phase_accumulator_reset", 0 0;
v0000028084ba2c30_0 .var "pre_freq_tuning_word", 31 0;
v0000028084bf5b50_0 .var "q_dac_data", 7 0;
v0000028084bf5c90_0 .net "reset", 0 0, v0000028084bf7350_0;  1 drivers
v0000028084bf5010 .array "sine_rom", 255 0, 7 0;
E_0000028084b6a550 .event posedge, v0000028084bf5c90_0, v0000028084ba1300_0;
E_0000028084b6a910 .event posedge, v0000028084ba1300_0;
S_0000028084ba2aa0 .scope begin, "$unm_blk_15" "$unm_blk_15" 4 22, 4 22 0, S_0000028084b740d0;
 .timescale -9 -12;
v0000028084ba0cb0_0 .var/i "i", 31 0;
S_0000028084ba2cd0 .scope module, "pd" "phase_detector" 3 64, 5 1 0, S_0000028084ba0b20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "trigger";
    .port_info 3 /INPUT 8 "signal";
    .port_info 4 /INPUT 8 "ref_sig";
    .port_info 5 /INPUT 8 "ref_sig_q";
    .port_info 6 /OUTPUT 16 "phase_out";
    .port_info 7 /OUTPUT 16 "magnitude_out";
    .port_info 8 /OUTPUT 1 "data_valid";
P_0000028084b7cc90 .param/l "ACCUMULATE" 0 5 18, C4<01>;
P_0000028084b7ccc8 .param/l "HOLD" 0 5 19, C4<10>;
P_0000028084b7cd00 .param/l "IDLE" 0 5 17, C4<00>;
L_0000028084b995d0 .functor NOT 1, v0000028084bf53d0_0, C4<0>, C4<0>, C4<0>;
L_0000028084b998e0 .functor AND 1, v0000028084b73cf0_0, L_0000028084b995d0, C4<1>, C4<1>;
v0000028084bf4f70_0 .net *"_ivl_0", 0 0, L_0000028084b995d0;  1 drivers
v0000028084bf5650_0 .net "clk", 0 0, v0000028084bf8e30_0;  alias, 1 drivers
v0000028084bf55b0_0 .var "data_valid", 0 0;
v0000028084bf5d30_0 .var/s "i_accum", 31 0;
v0000028084bf50b0_0 .var/s "i_product", 23 0;
v0000028084bf58d0_0 .var "magnitude_out", 15 0;
v0000028084bf5dd0_0 .var/s "phase_out", 15 0;
v0000028084bf5bf0_0 .var/s "q_accum", 31 0;
v0000028084bf5e70_0 .var/s "q_product", 23 0;
v0000028084bf5330_0 .net "ref_sig", 7 0, v0000028084ba04c0_0;  alias, 1 drivers
v0000028084bf56f0_0 .net "ref_sig_q", 7 0, v0000028084bf5b50_0;  alias, 1 drivers
v0000028084bf5790_0 .net "reset", 0 0, v0000028084bf7350_0;  alias, 1 drivers
v0000028084bf5830_0 .net "signal", 7 0, v0000028084bf5b50_0;  alias, 1 drivers
v0000028084bf5a10_0 .var "state", 1 0;
v0000028084bf5150_0 .net "trigger", 0 0, v0000028084b73cf0_0;  alias, 1 drivers
v0000028084bf53d0_0 .var "trigger_delay", 0 0;
v0000028084bf5470_0 .net "trigger_rise", 0 0, L_0000028084b998e0;  1 drivers
S_0000028084b7ce50 .scope module, "uut" "frequency_sweeper" 3 44, 6 1 0, S_0000028084ba0b20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 80 "fifo_data";
    .port_info 3 /INPUT 1 "fifo_empty";
    .port_info 4 /OUTPUT 1 "fifo_rd_en";
    .port_info 5 /OUTPUT 32 "dds_freq";
    .port_info 6 /OUTPUT 1 "sweep_start";
    .port_info 7 /OUTPUT 1 "sweep_done";
P_0000028084b7cfe0 .param/l "IDLE" 1 6 26, C4<00>;
P_0000028084b7d018 .param/l "LOAD" 1 6 27, C4<01>;
P_0000028084b7d050 .param/l "SWEEP" 1 6 28, C4<10>;
v0000028084bf51f0_0 .net "clk", 0 0, v0000028084bf8e30_0;  alias, 1 drivers
v0000028084bf5290_0 .var "cycle_counter", 15 0;
v0000028084bf5510_0 .var "cycles_per_step", 15 0;
v0000028084bf5ab0_0 .var "dds_freq", 31 0;
v0000028084bf78f0_0 .net "dds_freq_wire", 0 0, L_0000028084bf8c50;  1 drivers
v0000028084bf7710_0 .net "fifo_data", 79 0, v0000028084bf8d90_0;  1 drivers
v0000028084bf7df0_0 .net "fifo_empty", 0 0, v0000028084bf7d50_0;  1 drivers
v0000028084bf8890_0 .var "fifo_rd_en", 0 0;
v0000028084bf8610_0 .var "freq_step", 31 0;
v0000028084bf7670_0 .var "init_freq", 31 0;
v0000028084bf8a70_0 .net "reset", 0 0, v0000028084bf7350_0;  alias, 1 drivers
v0000028084bf7170_0 .var "state", 1 0;
v0000028084bf7ad0_0 .var "step_counter", 7 0;
v0000028084bf86b0_0 .var "sweep_done", 0 0;
v0000028084bf7c10_0 .var "sweep_start", 0 0;
L_0000028084bf8c50 .part v0000028084bf5ab0_0, 0, 1;
    .scope S_0000028084b7ce50;
T_0 ;
    %wait E_0000028084b6a550;
    %load/vec4 v0000028084bf8a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000028084bf7170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028084bf8890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028084bf7c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028084bf86b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028084bf5ab0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000028084bf7170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %jmp T_0.5;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028084bf86b0_0, 0;
    %load/vec4 v0000028084bf7df0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028084bf8890_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000028084bf7170_0, 0;
T_0.6 ;
    %jmp T_0.5;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028084bf8890_0, 0;
    %load/vec4 v0000028084bf7710_0;
    %split/vec4 32;
    %assign/vec4 v0000028084bf8610_0, 0;
    %split/vec4 16;
    %assign/vec4 v0000028084bf5510_0, 0;
    %assign/vec4 v0000028084bf7670_0, 0;
    %load/vec4 v0000028084bf7710_0;
    %parti/s 32, 48, 7;
    %assign/vec4 v0000028084bf5ab0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000028084bf5290_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000028084bf7ad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028084bf7c10_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000028084bf7170_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028084bf7c10_0, 0;
    %load/vec4 v0000028084bf5290_0;
    %load/vec4 v0000028084bf5510_0;
    %cmp/u;
    %jmp/0xz  T_0.8, 5;
    %load/vec4 v0000028084bf5290_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000028084bf5290_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000028084bf5290_0, 0;
    %load/vec4 v0000028084bf7ad0_0;
    %pad/u 32;
    %cmpi/u 255, 0, 32;
    %jmp/0xz  T_0.10, 5;
    %load/vec4 v0000028084bf7ad0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000028084bf7ad0_0, 0;
    %load/vec4 v0000028084bf5ab0_0;
    %load/vec4 v0000028084bf8610_0;
    %add;
    %assign/vec4 v0000028084bf5ab0_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028084bf86b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000028084bf7170_0, 0;
T_0.11 ;
T_0.9 ;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000028084b740d0;
T_1 ;
    %fork t_1, S_0000028084ba2aa0;
    %jmp t_0;
    .scope S_0000028084ba2aa0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028084ba0cb0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000028084ba0cb0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 128, 0, 32;
    %cvt/rv/s;
    %pushi/real 2130706432, 4072; load=127.000
    %pushi/real 1686629713, 4068; load=6.28319
    %pushi/real 273688, 4046; load=6.28319
    %add/wr;
    %load/vec4 v0000028084ba0cb0_0;
    %cvt/rv/s;
    %mul/wr;
    %pushi/real 1073741824, 4074; load=256.000
    %div/wr;
    %vpi_func/r 4 25 "$sin", W<0,r> {0 1 0};
    %mul/wr;
    %vpi_func/r 4 25 "$floor", W<0,r> {0 1 0};
    %add/wr;
    %cvt/vr 8;
    %ix/getv/s 4, v0000028084ba0cb0_0;
    %store/vec4a v0000028084bf5010, 4, 0;
    %load/vec4 v0000028084ba0cb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028084ba0cb0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .scope S_0000028084b740d0;
t_0 %join;
    %end;
    .thread T_1;
    .scope S_0000028084b740d0;
T_2 ;
    %wait E_0000028084b6a910;
    %load/vec4 v0000028084bf5c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028084ba2c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028084b73cf0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000028084b74260_0;
    %assign/vec4 v0000028084ba2c30_0, 0;
    %load/vec4 v0000028084ba2c30_0;
    %load/vec4 v0000028084b74260_0;
    %cmp/e;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028084b73cf0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028084b73cf0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000028084b740d0;
T_3 ;
    %wait E_0000028084b6a550;
    %load/vec4 v0000028084bf5c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028084b73c50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000028084ba04c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000028084bf5b50_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000028084b73c50_0;
    %load/vec4 v0000028084b74260_0;
    %add;
    %assign/vec4 v0000028084b73c50_0, 0;
    %load/vec4 v0000028084b73c50_0;
    %parti/s 8, 24, 6;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000028084bf5010, 4;
    %assign/vec4 v0000028084ba04c0_0, 0;
    %load/vec4 v0000028084b73c50_0;
    %parti/s 8, 24, 6;
    %subi 64, 0, 8;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000028084bf5010, 4;
    %assign/vec4 v0000028084bf5b50_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000028084ba2cd0;
T_4 ;
    %wait E_0000028084b6a550;
    %load/vec4 v0000028084bf5790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000028084bf5a10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028084bf5d30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028084bf5bf0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000028084bf5dd0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000028084bf58d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028084bf55b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028084bf53d0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000028084bf5150_0;
    %assign/vec4 v0000028084bf53d0_0, 0;
    %load/vec4 v0000028084bf5a10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %jmp T_4.5;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028084bf55b0_0, 0;
    %load/vec4 v0000028084bf5470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028084bf5d30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028084bf5bf0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000028084bf5a10_0, 0;
T_4.6 ;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0000028084bf5830_0;
    %pad/s 24;
    %load/vec4 v0000028084bf5330_0;
    %pad/s 24;
    %mul;
    %assign/vec4 v0000028084bf50b0_0, 0;
    %load/vec4 v0000028084bf5830_0;
    %pad/s 24;
    %load/vec4 v0000028084bf56f0_0;
    %pad/s 24;
    %mul;
    %assign/vec4 v0000028084bf5e70_0, 0;
    %load/vec4 v0000028084bf5d30_0;
    %load/vec4 v0000028084bf50b0_0;
    %pad/s 32;
    %add;
    %assign/vec4 v0000028084bf5d30_0, 0;
    %load/vec4 v0000028084bf5bf0_0;
    %load/vec4 v0000028084bf5e70_0;
    %pad/s 32;
    %add;
    %assign/vec4 v0000028084bf5bf0_0, 0;
    %load/vec4 v0000028084bf5470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000028084bf5a10_0, 0;
T_4.8 ;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0000028084bf5d30_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.10, 4;
    %load/vec4 v0000028084bf5bf0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_4.12, 8;
    %pushi/vec4 9000, 0, 16;
    %jmp/1 T_4.13, 8;
T_4.12 ; End of true expr.
    %pushi/vec4 56536, 0, 16;
    %jmp/0 T_4.13, 8;
 ; End of false expr.
    %blend;
T_4.13;
    %assign/vec4 v0000028084bf5dd0_0, 0;
    %jmp T_4.11;
T_4.10 ;
    %load/vec4 v0000028084bf5bf0_0;
    %muli 1000, 0, 32;
    %load/vec4 v0000028084bf5d30_0;
    %div/s;
    %pad/s 16;
    %assign/vec4 v0000028084bf5dd0_0, 0;
T_4.11 ;
    %load/vec4 v0000028084bf5d30_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0 T_4.14, 8;
    %load/vec4 v0000028084bf5d30_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %jmp/1 T_4.15, 8;
T_4.14 ; End of true expr.
    %load/vec4 v0000028084bf5d30_0;
    %jmp/0 T_4.15, 8;
 ; End of false expr.
    %blend;
T_4.15;
    %load/vec4 v0000028084bf5bf0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0 T_4.16, 8;
    %load/vec4 v0000028084bf5bf0_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %jmp/1 T_4.17, 8;
T_4.16 ; End of true expr.
    %load/vec4 v0000028084bf5bf0_0;
    %jmp/0 T_4.17, 8;
 ; End of false expr.
    %blend;
T_4.17;
    %add;
    %pad/s 16;
    %assign/vec4 v0000028084bf58d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028084bf55b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000028084bf5a10_0, 0;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000028084ba0b20;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028084bf8e30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028084bf8e30_0, 0, 1;
    %delay 10000, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0000028084ba0b20;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028084bf7350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028084bf7d50_0, 0, 1;
    %pushi/vec4 2147483650, 0, 39;
    %concati/vec4 65536, 0, 41;
    %store/vec4 v0000028084bf8d90_0, 0, 80;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028084bf7350_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028084bf7d50_0, 0, 1;
T_6.0 ;
    %load/vec4 v0000028084bf7210_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_6.1, 6;
    %wait E_0000028084b6bcd0;
    %jmp T_6.0;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028084bf7d50_0, 0, 1;
    %vpi_call/w 3 107 "$display", "============================================" {0 0 0};
    %vpi_call/w 3 108 "$display", "Sweep Parameters:" {0 0 0};
    %vpi_call/w 3 109 "$display", "Initial Frequency: %h", P_0000028084b68878 {0 0 0};
    %vpi_call/w 3 110 "$display", "Cycles per Step: %d", P_0000028084b68808 {0 0 0};
    %vpi_call/w 3 111 "$display", "Frequency Step: %h", P_0000028084b68840 {0 0 0};
    %vpi_call/w 3 112 "$display", "Total Steps: 256 (fixed in module)" {0 0 0};
    %vpi_call/w 3 113 "$display", "============================================" {0 0 0};
    %vpi_call/w 3 114 "$display", "Sweep started at time %0t ns", $time {0 0 0};
T_6.2 ;
    %load/vec4 v0000028084bf7990_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_6.3, 6;
    %wait E_0000028084b6b9d0;
    %jmp T_6.2;
T_6.3 ;
    %vpi_call/w 3 118 "$display", "Sweep completed at time %0t ns", $time {0 0 0};
    %vpi_func 3 119 "$time" 64 {0 0 0};
    %subi 160, 0, 64;
    %vpi_call/w 3 119 "$display", "Total sweep duration: %0t ns", S<0,vec4,u64> {1 0 0};
    %delay 20000, 0;
    %vpi_call/w 3 123 "$display", "Final frequency tuning word: %h", v0000028084bf72b0_0 {0 0 0};
    %vpi_call/w 3 124 "$display", "Expected final frequency: %h", 32'b00000100111111110000000000000000 {0 0 0};
    %delay 200000, 0;
    %vpi_call/w 3 128 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000028084ba0b20;
T_7 ;
    %vpi_call/w 3 135 "$dumpfile", "frequency_sweep.vcd" {0 0 0};
    %vpi_call/w 3 136 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000028084ba0b20 {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "tb_frequency_sweeper.sv";
    "dds_sine_generator.sv";
    "phase_detector.v";
    "frequency_sweeper.v";
