Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Oct 23 20:53:25 2019
| Host         : DESKTOP-52TN4RU running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file HDMI_Demo_control_sets_placed.rpt
| Design       : HDMI_Demo
| Device       : xc7s15
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            1 |
|      8 |            1 |
|    16+ |            7 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             288 |           51 |
| No           | No                    | Yes                    |              12 |            2 |
| No           | Yes                   | No                     |              84 |           21 |
| Yes          | No                    | No                     |              70 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+----------------------------------+-------------------------------------------------------------------------------+------------------+----------------+
|            Clock Signal            |           Enable Signal          |                                Set/Reset Signal                               | Slice Load Count | Bel Load Count |
+------------------------------------+----------------------------------+-------------------------------------------------------------------------------+------------------+----------------+
|  clk_10/inst/clk_out1              |                                  |                                                                               |                1 |              2 |
|  clk_system_BUFG                   |                                  | rgb2dvi/U0/ClockGenInternal.ClockGenX/in0                                     |                1 |              4 |
|  clk_system_BUFG                   |                                  | rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1] |                1 |              8 |
|  clk_system_BUFG                   |                                  | rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0              |                5 |             20 |
|  clk_system_BUFG                   | Driver_HDMI0/E[0]                |                                                                               |                3 |             22 |
|  clk_system_BUFG                   | Driver_HDMI0/Set_X0_carry__0_n_2 |                                                                               |                4 |             24 |
|  clk_system_BUFG                   | Driver_HDMI0/VSync_Cnt0          |                                                                               |                3 |             24 |
|  Driver_HDMI0/TMDS_Tx_Data_N[0][0] |                                  |                                                                               |                4 |             28 |
|  clk_system_BUFG                   |                                  | rgb2dvi/U0/DataEncoders[0].DataEncoder/SR[0]                                  |               16 |             64 |
|  clk_system_BUFG                   |                                  |                                                                               |               46 |            258 |
+------------------------------------+----------------------------------+-------------------------------------------------------------------------------+------------------+----------------+


