read_verilog ../top.v
proc
write_spice -neg i sp.sp
write_verilog synth.v 
