`default_nettype none

// The register file is effectively a single cycle memory with 32-bit words
// and depth 32. It has two asynchronous read ports, allowing two independent
// registers to be read at the same time combinationally, and one synchronous
// write port, allowing a register to be written to on the next clock edge.
//
// The register `x0` is hardwired to zero.
// NOTE: This can be implemented either by silently discarding writesto
// address 5'd0, or by muxing the output to zero when reading from that
// address.
module rf #(
    // When this parameter is set to 1, "RF bypass" mode is enabled. This
    // allows data at the write port to be observed at the read ports
    // immediately without having to wait for the next clock edge. This is
    // a common forwarding optimization in a pipelined core (phase 5), but will
    // cause a single-cycle processor to behave incorrectly. You are required
    // to implement and test both modes. In phase 4, you will disable this
    // parameter, before enabling it in phase 6.
    parameter BYPASS_EN = 0
) (
    // Global clock.
    input  wire        i_clk,
    // Synchronous active-high reset.
    input  wire        i_rst,
    // Both read register ports are asynchronous (zero-cycle). That is, read
    // data is visible combinationally without having to wait for a clock.
    //
    // The read ports are *independent* and can read two different registers
    // (but of course, also the same register if needed).
    //
    // Register `x0` is hardwired to zero, so reading from address 5'd0
    // should always return 32'd0 on either port regardless of any writes.
    //
    // Register read port 1, with input address [0, 31] and output data.
    input  wire [ 4:0] i_rs1_raddr,
    output wire [31:0] o_rs1_rdata,
    // Register read port 2, with input address [0, 31] and output data.
    input  wire [ 4:0] i_rs2_raddr,
    output wire [31:0] o_rs2_rdata,
    // The register write port is synchronous. When write is enabled, the
    // data at the write port will be written to the specified register
    // at the next clock edge. When the writen enable is low, the register
    // file should remain unchanged at the clock edge.
    //
    // Write register enable, address [0, 31] and input data.
    // input  wire        i_rd_wen, remve this signal
    input  wire [ 4:0] i_rd_waddr,
    input  wire [31:0] i_rd_wdata
);
    // Your implementation goes under here
    // ------------------------------------

    // Register storage: 32 registers of 32 bits each
    // x0 (registers[0]) is hardwired to zero via read muxing
    reg [31:0] registers [31:0];
    integer     i;
   

    // ========================================
    // Synchronous Write Port
    // ========================================
    always @(posedge i_clk) begin
        if (i_rst) begin
            // Reset all registers to zero
           registers[0] <= 32'b0;
           registers[1] <= 32'b0;
           registers[2] <= 32'b0;
           registers[3] <= 32'b0;
           registers[4] <= 32'b0;
           registers[5] <= 32'b0;
           registers[6] <= 32'b0;
           registers[7] <= 32'b0;
           registers[8] <= 32'b0;
           registers[9] <= 32'b0;
           registers[10] <= 32'b0;
           registers[11] <= 32'b0;
           registers[12] <= 32'b0;
           registers[13] <= 32'b0;
           registers[14] <= 32'b0;
           registers[15] <= 32'b0;
           registers[16] <= 32'b0;
           registers[17] <= 32'b0;
           registers[18] <= 32'b0;
           registers[19] <= 32'b0;
           registers[20] <= 32'b0;
           registers[21] <= 32'b0;
           registers[22] <= 32'b0;
           registers[23] <= 32'b0;
           registers[24] <= 32'b0;
           registers[25] <= 32'b0;
           registers[26] <= 32'b0;
           registers[27] <= 32'b0;
           registers[28] <= 32'b0;
           registers[29] <= 32'b0;
           registers[30] <= 32'b0;
           registers[31] <= 32'b0;
           
        end else if (i_rd_wen && i_rd_waddr != 5'b0) begin
            // Write to register file (except x0, which is read-only)
            // The condition i_rd_waddr != 5'b0 prevents writes to x0
            registers[i_rd_waddr] <= i_rd_wdata;
        end
    end

    // ========================================
    // Asynchronous Read Ports
    // ========================================
    wire [31:0] rs1_data = (i_rs1_raddr == 5'b0) ? 32'b0 : registers[i_rs1_raddr];
    wire [31:0] rs2_data = (i_rs2_raddr == 5'b0) ? 32'b0 : registers[i_rs2_raddr];

    // ========================================
    // Bypass Logic (Optional)
    // ========================================
    // In bypass mode, if a write is happening to the same register being read,
    // forward the write data immediately without waiting for the clock edge.
    // This is a common optimization in pipelined cores.
    generate
        if (BYPASS_EN) begin : bypass_mode
            // Read port 1: forward write data if address matches
            assign o_rs1_rdata = (i_rd_wen && i_rd_waddr == i_rs1_raddr && i_rd_waddr != 5'b0) 
                                 ? i_rd_wdata 
                                 : rs1_data;
            
            // Read port 2: forward write data if address matches
            assign o_rs2_rdata = (i_rd_wen && i_rd_waddr == i_rs2_raddr && i_rd_waddr != 5'b0) 
                                 ? i_rd_wdata 
                                 : rs2_data;
        end else begin : no_bypass_mode
            // Without bypass, reads see only what's in the register file
            assign o_rs1_rdata = rs1_data;
            assign o_rs2_rdata = rs2_data;
        end
    endgenerate

endmodule // rf

`default_nettype wire
