
*** Running vivado
    with args -log design_1_My_Output_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_My_Output_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_My_Output_0_0.tcl -notrace
Command: synth_design -top design_1_My_Output_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2664 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:36 . Memory (MB): peak = 354.039 ; gain = 143.875
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_My_Output_0_0' [c:/Studienarbeit_Final/Final_Design/Final_Design.srcs/sources_1/bd/design_1/ip/design_1_My_Output_0_0/synth/design_1_My_Output_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'My_Output_v1_0' [c:/Studienarbeit_Final/Final_Design/Final_Design.srcs/sources_1/bd/design_1/ipshared/6dc4/hdl/My_Output_v1_0.v:4]
	Parameter PWM_COUNTER_MAX bound to: 1024 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'My_Output_v1_0_S00_AXI' [c:/Studienarbeit_Final/Final_Design/Final_Design.srcs/sources_1/bd/design_1/ipshared/6dc4/hdl/My_Output_v1_0_S00_AXI.v:4]
	Parameter PWM_COUNTER_MAX bound to: 1024 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Studienarbeit_Final/Final_Design/Final_Design.srcs/sources_1/bd/design_1/ipshared/6dc4/hdl/My_Output_v1_0_S00_AXI.v:223]
INFO: [Synth 8-226] default block is never used [c:/Studienarbeit_Final/Final_Design/Final_Design.srcs/sources_1/bd/design_1/ipshared/6dc4/hdl/My_Output_v1_0_S00_AXI.v:364]
INFO: [Synth 8-256] done synthesizing module 'My_Output_v1_0_S00_AXI' (1#1) [c:/Studienarbeit_Final/Final_Design/Final_Design.srcs/sources_1/bd/design_1/ipshared/6dc4/hdl/My_Output_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'My_Output_v1_0' (2#1) [c:/Studienarbeit_Final/Final_Design/Final_Design.srcs/sources_1/bd/design_1/ipshared/6dc4/hdl/My_Output_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_My_Output_0_0' (3#1) [c:/Studienarbeit_Final/Final_Design/Final_Design.srcs/sources_1/bd/design_1/ip/design_1_My_Output_0_0/synth/design_1_My_Output_0_0.v:57]
WARNING: [Synth 8-3331] design My_Output_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design My_Output_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design My_Output_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design My_Output_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design My_Output_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design My_Output_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:40 . Memory (MB): peak = 390.594 ; gain = 180.430
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:40 . Memory (MB): peak = 390.594 ; gain = 180.430
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.218 . Memory (MB): peak = 680.727 ; gain = 0.102
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:01:16 . Memory (MB): peak = 680.727 ; gain = 470.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:01:16 . Memory (MB): peak = 680.727 ; gain = 470.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:01:16 . Memory (MB): peak = 680.727 ; gain = 470.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:01:18 . Memory (MB): peak = 680.727 ; gain = 470.563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module My_Output_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design design_1_My_Output_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_My_Output_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_My_Output_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_My_Output_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_My_Output_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_My_Output_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/My_Output_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/My_Output_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/My_Output_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/My_Output_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/My_Output_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/My_Output_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/My_Output_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_My_Output_0_0.
INFO: [Synth 8-3332] Sequential element (inst/My_Output_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_My_Output_0_0.
INFO: [Synth 8-3332] Sequential element (inst/My_Output_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_My_Output_0_0.
INFO: [Synth 8-3332] Sequential element (inst/My_Output_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_My_Output_0_0.
INFO: [Synth 8-3332] Sequential element (inst/My_Output_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_My_Output_0_0.
INFO: [Synth 8-3332] Sequential element (inst/My_Output_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_My_Output_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:01:21 . Memory (MB): peak = 680.727 ; gain = 470.563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:01:49 . Memory (MB): peak = 680.727 ; gain = 470.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:01:49 . Memory (MB): peak = 680.727 ; gain = 470.563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:01:51 . Memory (MB): peak = 680.727 ; gain = 470.563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:01:53 . Memory (MB): peak = 680.727 ; gain = 470.563
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:01:53 . Memory (MB): peak = 680.727 ; gain = 470.563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:01:53 . Memory (MB): peak = 680.727 ; gain = 470.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:01:53 . Memory (MB): peak = 680.727 ; gain = 470.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:01:53 . Memory (MB): peak = 680.727 ; gain = 470.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:01:53 . Memory (MB): peak = 680.727 ; gain = 470.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     9|
|2     |LUT1   |    17|
|3     |LUT2   |     9|
|4     |LUT3   |     3|
|5     |LUT4   |    36|
|6     |LUT5   |     2|
|7     |LUT6   |    36|
|8     |FDRE   |   185|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------------+-----------------------+------+
|      |Instance                        |Module                 |Cells |
+------+--------------------------------+-----------------------+------+
|1     |top                             |                       |   297|
|2     |  inst                          |My_Output_v1_0         |   297|
|3     |    My_Output_v1_0_S00_AXI_inst |My_Output_v1_0_S00_AXI |   297|
+------+--------------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:01:53 . Memory (MB): peak = 680.727 ; gain = 470.563
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:01:04 . Memory (MB): peak = 680.727 ; gain = 112.215
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:01:54 . Memory (MB): peak = 680.727 ; gain = 470.563
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:01:38 . Memory (MB): peak = 680.727 ; gain = 402.348
INFO: [Common 17-1381] The checkpoint 'C:/Studienarbeit_Final/Final_Design/Final_Design.runs/design_1_My_Output_0_0_synth_1/design_1_My_Output_0_0.dcp' has been generated.
