Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Aug 22 21:52:57 2018
| Host         : DESKTOP-3VDLSPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file challenge_6_timing_summary_routed.rpt -pb challenge_6_timing_summary_routed.pb -rpx challenge_6_timing_summary_routed.rpx -warn_on_violation
| Design       : challenge_6
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.127        0.000                      0                   48        1.668        0.000                      0                   48       10.500        0.000                       0                    17  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 11.000}     22.000          45.455          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.127        0.000                      0                   48        1.668        0.000                      0                   48       10.500        0.000                       0                    17  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.668ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       10.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 o_LED_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            o_LED[14]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            22.000ns  (sys_clk_pin rise@22.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.456ns  (logic 4.140ns (64.124%)  route 2.316ns (35.876%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -5.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22.000 - 22.000 ) 
    Source Clock Delay      (SCD):    5.382ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.748     5.382    i_CLK_IBUF_BUFG
    SLICE_X42Y17         FDRE                                         r  o_LED_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.518     5.900 r  o_LED_reg[14]/Q
                         net (fo=1, routed)           2.316     8.216    o_LED_OBUF[14]
    Y16                  OBUF (Prop_obuf_I_O)         3.622    11.838 r  o_LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000    11.838    o_LED[14]
    Y16                                                               r  o_LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     22.000    22.000 r  
                         clock pessimism              0.000    22.000    
                         clock uncertainty           -0.035    21.965    
                         output delay               -10.000    11.965    
  -------------------------------------------------------------------
                         required time                         11.965    
                         arrival time                         -11.838    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.292ns  (required time - arrival time)
  Source:                 o_LED_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            o_LED[9]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            22.000ns  (sys_clk_pin rise@22.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.290ns  (logic 4.175ns (66.377%)  route 2.115ns (33.623%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -5.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22.000 - 22.000 ) 
    Source Clock Delay      (SCD):    5.382ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.748     5.382    i_CLK_IBUF_BUFG
    SLICE_X42Y17         FDRE                                         r  o_LED_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.478     5.860 r  o_LED_reg[9]/Q
                         net (fo=1, routed)           2.115     7.975    o_LED_OBUF[9]
    W19                  OBUF (Prop_obuf_I_O)         3.697    11.672 r  o_LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.672    o_LED[9]
    W19                                                               r  o_LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     22.000    22.000 r  
                         clock pessimism              0.000    22.000    
                         clock uncertainty           -0.035    21.965    
                         output delay               -10.000    11.965    
  -------------------------------------------------------------------
                         required time                         11.965    
                         arrival time                         -11.672    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.737ns  (required time - arrival time)
  Source:                 o_LED_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            o_LED[3]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            22.000ns  (sys_clk_pin rise@22.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.845ns  (logic 3.993ns (68.316%)  route 1.852ns (31.684%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -5.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22.000 - 22.000 ) 
    Source Clock Delay      (SCD):    5.382ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.748     5.382    i_CLK_IBUF_BUFG
    SLICE_X43Y17         FDRE                                         r  o_LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE (Prop_fdre_C_Q)         0.456     5.838 r  o_LED_reg[3]/Q
                         net (fo=1, routed)           1.852     7.690    o_LED_OBUF[3]
    T20                  OBUF (Prop_obuf_I_O)         3.537    11.228 r  o_LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.228    o_LED[3]
    T20                                                               r  o_LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     22.000    22.000 r  
                         clock pessimism              0.000    22.000    
                         clock uncertainty           -0.035    21.965    
                         output delay               -10.000    11.965    
  -------------------------------------------------------------------
                         required time                         11.965    
                         arrival time                         -11.228    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.770ns  (required time - arrival time)
  Source:                 o_LED_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            o_LED[7]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            22.000ns  (sys_clk_pin rise@22.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.812ns  (logic 4.002ns (68.864%)  route 1.810ns (31.136%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -5.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22.000 - 22.000 ) 
    Source Clock Delay      (SCD):    5.382ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.748     5.382    i_CLK_IBUF_BUFG
    SLICE_X43Y17         FDRE                                         r  o_LED_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE (Prop_fdre_C_Q)         0.456     5.838 r  o_LED_reg[7]/Q
                         net (fo=1, routed)           1.810     7.648    o_LED_OBUF[7]
    Y19                  OBUF (Prop_obuf_I_O)         3.546    11.194 r  o_LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.194    o_LED[7]
    Y19                                                               r  o_LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     22.000    22.000 r  
                         clock pessimism              0.000    22.000    
                         clock uncertainty           -0.035    21.965    
                         output delay               -10.000    11.965    
  -------------------------------------------------------------------
                         required time                         11.965    
                         arrival time                         -11.194    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.770ns  (required time - arrival time)
  Source:                 o_LED_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            o_LED[13]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            22.000ns  (sys_clk_pin rise@22.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.811ns  (logic 4.096ns (70.490%)  route 1.715ns (29.510%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -5.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22.000 - 22.000 ) 
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.749     5.383    i_CLK_IBUF_BUFG
    SLICE_X43Y33         FDRE                                         r  o_LED_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.456     5.839 r  o_LED_reg[13]/Q
                         net (fo=1, routed)           1.715     7.554    o_LED_OBUF[13]
    Y14                  OBUF (Prop_obuf_I_O)         3.640    11.194 r  o_LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000    11.194    o_LED[13]
    Y14                                                               r  o_LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     22.000    22.000 r  
                         clock pessimism              0.000    22.000    
                         clock uncertainty           -0.035    21.965    
                         output delay               -10.000    11.965    
  -------------------------------------------------------------------
                         required time                         11.965    
                         arrival time                         -11.194    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.793ns  (required time - arrival time)
  Source:                 o_LED_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            o_LED[15]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            22.000ns  (sys_clk_pin rise@22.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.786ns  (logic 4.071ns (70.362%)  route 1.715ns (29.638%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -5.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22.000 - 22.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.752     5.386    i_CLK_IBUF_BUFG
    SLICE_X43Y35         FDRE                                         r  o_LED_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.456     5.842 r  o_LED_reg[15]/Q
                         net (fo=1, routed)           1.715     7.557    o_LED_OBUF[15]
    Y17                  OBUF (Prop_obuf_I_O)         3.615    11.172 r  o_LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000    11.172    o_LED[15]
    Y17                                                               r  o_LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     22.000    22.000 r  
                         clock pessimism              0.000    22.000    
                         clock uncertainty           -0.035    21.965    
                         output delay               -10.000    11.965    
  -------------------------------------------------------------------
                         required time                         11.965    
                         arrival time                         -11.172    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.821ns  (required time - arrival time)
  Source:                 o_LED_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            o_LED[11]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            22.000ns  (sys_clk_pin rise@22.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.761ns  (logic 4.049ns (70.280%)  route 1.712ns (29.720%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -5.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22.000 - 22.000 ) 
    Source Clock Delay      (SCD):    5.382ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.748     5.382    i_CLK_IBUF_BUFG
    SLICE_X42Y17         FDRE                                         r  o_LED_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.518     5.900 r  o_LED_reg[11]/Q
                         net (fo=1, routed)           1.712     7.612    o_LED_OBUF[11]
    W16                  OBUF (Prop_obuf_I_O)         3.531    11.143 r  o_LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.143    o_LED[11]
    W16                                                               r  o_LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     22.000    22.000 r  
                         clock pessimism              0.000    22.000    
                         clock uncertainty           -0.035    21.965    
                         output delay               -10.000    11.965    
  -------------------------------------------------------------------
                         required time                         11.965    
                         arrival time                         -11.143    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.845ns  (required time - arrival time)
  Source:                 o_LED_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            o_LED[12]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            22.000ns  (sys_clk_pin rise@22.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.738ns  (logic 4.071ns (70.952%)  route 1.667ns (29.048%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -5.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22.000 - 22.000 ) 
    Source Clock Delay      (SCD):    5.382ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.748     5.382    i_CLK_IBUF_BUFG
    SLICE_X42Y17         FDRE                                         r  o_LED_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.518     5.900 r  o_LED_reg[12]/Q
                         net (fo=1, routed)           1.667     7.567    o_LED_OBUF[12]
    Y18                  OBUF (Prop_obuf_I_O)         3.553    11.120 r  o_LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000    11.120    o_LED[12]
    Y18                                                               r  o_LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     22.000    22.000 r  
                         clock pessimism              0.000    22.000    
                         clock uncertainty           -0.035    21.965    
                         output delay               -10.000    11.965    
  -------------------------------------------------------------------
                         required time                         11.965    
                         arrival time                         -11.120    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.849ns  (required time - arrival time)
  Source:                 o_LED_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            o_LED[2]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            22.000ns  (sys_clk_pin rise@22.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.723ns  (logic 4.008ns (70.037%)  route 1.715ns (29.963%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -5.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22.000 - 22.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.758     5.392    i_CLK_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  o_LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456     5.848 r  o_LED_reg[2]/Q
                         net (fo=1, routed)           1.715     7.563    o_LED_OBUF[2]
    R19                  OBUF (Prop_obuf_I_O)         3.552    11.115 r  o_LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.115    o_LED[2]
    R19                                                               r  o_LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     22.000    22.000 r  
                         clock pessimism              0.000    22.000    
                         clock uncertainty           -0.035    21.965    
                         output delay               -10.000    11.965    
  -------------------------------------------------------------------
                         required time                         11.965    
                         arrival time                         -11.115    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.850ns  (required time - arrival time)
  Source:                 o_LED_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            o_LED[8]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            22.000ns  (sys_clk_pin rise@22.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.733ns  (logic 4.063ns (70.866%)  route 1.670ns (29.134%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -5.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22.000 - 22.000 ) 
    Source Clock Delay      (SCD):    5.382ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.748     5.382    i_CLK_IBUF_BUFG
    SLICE_X42Y17         FDRE                                         r  o_LED_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.518     5.900 r  o_LED_reg[8]/Q
                         net (fo=1, routed)           1.670     7.570    o_LED_OBUF[8]
    V20                  OBUF (Prop_obuf_I_O)         3.545    11.115 r  o_LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.115    o_LED[8]
    V20                                                               r  o_LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     22.000    22.000 r  
                         clock pessimism              0.000    22.000    
                         clock uncertainty           -0.035    21.965    
                         output delay               -10.000    11.965    
  -------------------------------------------------------------------
                         required time                         11.965    
                         arrival time                         -11.115    
  -------------------------------------------------------------------
                         slack                                  0.850    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.668ns  (arrival time - required time)
  Source:                 i_SW[1]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            o_LED_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.355ns  (logic 1.505ns (63.916%)  route 0.850ns (36.084%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.382ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    U20                                               0.000     5.000 r  i_SW[1] (IN)
                         net (fo=0)                   0.000     5.000    i_SW[1]
    U20                  IBUF (Prop_ibuf_I_O)         1.408     6.408 r  i_SW_IBUF[1]_inst/O
                         net (fo=8, routed)           0.850     7.258    i_SW_IBUF[1]
    SLICE_X43Y17         LUT3 (Prop_lut3_I2_O)        0.097     7.355 r  o_LED[15]_i_2/O
                         net (fo=2, routed)           0.000     7.355    o_LED[15]_i_2_n_0
    SLICE_X43Y17         FDRE                                         r  o_LED_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.748     5.382    i_CLK_IBUF_BUFG
    SLICE_X43Y17         FDRE                                         r  o_LED_reg[7]/C
                         clock pessimism              0.000     5.382    
                         clock uncertainty            0.035     5.418    
    SLICE_X43Y17         FDRE (Hold_fdre_C_D)         0.269     5.687    o_LED_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.687    
                         arrival time                           7.355    
  -------------------------------------------------------------------
                         slack                                  1.668    

Slack (MET) :             1.858ns  (arrival time - required time)
  Source:                 i_SW[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            o_LED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 1.477ns (58.041%)  route 1.067ns (41.959%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.382ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    R17                                               0.000     5.000 r  i_SW[0] (IN)
                         net (fo=0)                   0.000     5.000    i_SW[0]
    R17                  IBUF (Prop_ibuf_I_O)         1.377     6.377 r  i_SW_IBUF[0]_inst/O
                         net (fo=8, routed)           1.067     7.444    i_SW_IBUF[0]
    SLICE_X43Y17         LUT3 (Prop_lut3_I0_O)        0.100     7.544 r  o_LED[11]_i_1/O
                         net (fo=2, routed)           0.000     7.544    o_LED[11]_i_1_n_0
    SLICE_X43Y17         FDRE                                         r  o_LED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.748     5.382    i_CLK_IBUF_BUFG
    SLICE_X43Y17         FDRE                                         r  o_LED_reg[3]/C
                         clock pessimism              0.000     5.382    
                         clock uncertainty            0.035     5.418    
    SLICE_X43Y17         FDRE (Hold_fdre_C_D)         0.269     5.687    o_LED_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.687    
                         arrival time                           7.544    
  -------------------------------------------------------------------
                         slack                                  1.858    

Slack (MET) :             2.078ns  (arrival time - required time)
  Source:                 i_SW[1]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            o_LED_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.675ns  (logic 1.508ns (56.374%)  route 1.167ns (43.626%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.382ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    U20                                               0.000     5.000 r  i_SW[1] (IN)
                         net (fo=0)                   0.000     5.000    i_SW[1]
    U20                  IBUF (Prop_ibuf_I_O)         1.408     6.408 r  i_SW_IBUF[1]_inst/O
                         net (fo=8, routed)           0.850     7.258    i_SW_IBUF[1]
    SLICE_X43Y17         LUT3 (Prop_lut3_I2_O)        0.100     7.358 r  o_LED[14]_i_1/O
                         net (fo=2, routed)           0.317     7.675    o_LED[14]_i_1_n_0
    SLICE_X43Y17         FDRE                                         r  o_LED_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.748     5.382    i_CLK_IBUF_BUFG
    SLICE_X43Y17         FDRE                                         r  o_LED_reg[6]/C
                         clock pessimism              0.000     5.382    
                         clock uncertainty            0.035     5.418    
    SLICE_X43Y17         FDRE (Hold_fdre_C_D)         0.180     5.598    o_LED_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.598    
                         arrival time                           7.675    
  -------------------------------------------------------------------
                         slack                                  2.078    

Slack (MET) :             2.108ns  (arrival time - required time)
  Source:                 i_SW[3]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            o_LED_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 1.404ns (55.792%)  route 1.112ns (44.208%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.392ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    N16                                               0.000     5.000 r  i_SW[3] (IN)
                         net (fo=0)                   0.000     5.000    i_SW[3]
    N16                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  i_SW_IBUF[3]_inst/O
                         net (fo=9, routed)           1.112     7.516    i_SW_IBUF[3]
    SLICE_X43Y49         FDRE                                         r  o_LED_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.758     5.392    i_CLK_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  o_LED_reg[2]/C
                         clock pessimism              0.000     5.392    
                         clock uncertainty            0.035     5.428    
    SLICE_X43Y49         FDRE (Hold_fdre_C_R)        -0.020     5.408    o_LED_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.408    
                         arrival time                           7.516    
  -------------------------------------------------------------------
                         slack                                  2.108    

Slack (MET) :             2.170ns  (arrival time - required time)
  Source:                 i_SW[1]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            o_LED_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.833ns  (logic 1.508ns (53.226%)  route 1.325ns (46.774%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.382ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    U20                                               0.000     5.000 r  i_SW[1] (IN)
                         net (fo=0)                   0.000     5.000    i_SW[1]
    U20                  IBUF (Prop_ibuf_I_O)         1.408     6.408 r  i_SW_IBUF[1]_inst/O
                         net (fo=8, routed)           0.850     7.258    i_SW_IBUF[1]
    SLICE_X43Y17         LUT3 (Prop_lut3_I2_O)        0.100     7.358 r  o_LED[14]_i_1/O
                         net (fo=2, routed)           0.476     7.833    o_LED[14]_i_1_n_0
    SLICE_X42Y17         FDRE                                         r  o_LED_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.748     5.382    i_CLK_IBUF_BUFG
    SLICE_X42Y17         FDRE                                         r  o_LED_reg[14]/C
                         clock pessimism              0.000     5.382    
                         clock uncertainty            0.035     5.418    
    SLICE_X42Y17         FDRE (Hold_fdre_C_D)         0.246     5.664    o_LED_reg[14]
  -------------------------------------------------------------------
                         required time                         -5.664    
                         arrival time                           7.833    
  -------------------------------------------------------------------
                         slack                                  2.170    

Slack (MET) :             2.289ns  (arrival time - required time)
  Source:                 i_SW[3]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            o_LED_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.695ns  (logic 1.404ns (52.078%)  route 1.292ns (47.922%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.391ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    N16                                               0.000     5.000 r  i_SW[3] (IN)
                         net (fo=0)                   0.000     5.000    i_SW[3]
    N16                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  i_SW_IBUF[3]_inst/O
                         net (fo=9, routed)           1.292     7.695    i_SW_IBUF[3]
    SLICE_X43Y43         FDRE                                         r  o_LED_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.757     5.391    i_CLK_IBUF_BUFG
    SLICE_X43Y43         FDRE                                         r  o_LED_reg[4]/C
                         clock pessimism              0.000     5.391    
                         clock uncertainty            0.035     5.427    
    SLICE_X43Y43         FDRE (Hold_fdre_C_R)        -0.020     5.407    o_LED_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.407    
                         arrival time                           7.695    
  -------------------------------------------------------------------
                         slack                                  2.289    

Slack (MET) :             2.290ns  (arrival time - required time)
  Source:                 i_SW[1]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            o_LED_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.771ns  (logic 1.504ns (54.275%)  route 1.267ns (45.725%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.382ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    U20                                               0.000     5.000 f  i_SW[1] (IN)
                         net (fo=0)                   0.000     5.000    i_SW[1]
    U20                  IBUF (Prop_ibuf_I_O)         1.408     6.408 f  i_SW_IBUF[1]_inst/O
                         net (fo=8, routed)           0.970     7.378    i_SW_IBUF[1]
    SLICE_X43Y17         LUT3 (Prop_lut3_I2_O)        0.096     7.474 r  o_LED[12]_i_1/O
                         net (fo=2, routed)           0.298     7.771    o_LED[12]_i_1_n_0
    SLICE_X42Y17         FDRE                                         r  o_LED_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.748     5.382    i_CLK_IBUF_BUFG
    SLICE_X42Y17         FDRE                                         r  o_LED_reg[12]/C
                         clock pessimism              0.000     5.382    
                         clock uncertainty            0.035     5.418    
    SLICE_X42Y17         FDRE (Hold_fdre_C_D)         0.064     5.482    o_LED_reg[12]
  -------------------------------------------------------------------
                         required time                         -5.482    
                         arrival time                           7.771    
  -------------------------------------------------------------------
                         slack                                  2.290    

Slack (MET) :             2.328ns  (arrival time - required time)
  Source:                 i_SW[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            o_LED_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.477ns (49.745%)  route 1.492ns (50.255%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.382ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    R17                                               0.000     5.000 r  i_SW[0] (IN)
                         net (fo=0)                   0.000     5.000    i_SW[0]
    R17                  IBUF (Prop_ibuf_I_O)         1.377     6.377 r  i_SW_IBUF[0]_inst/O
                         net (fo=8, routed)           1.067     7.444    i_SW_IBUF[0]
    SLICE_X43Y17         LUT3 (Prop_lut3_I0_O)        0.100     7.544 r  o_LED[11]_i_1/O
                         net (fo=2, routed)           0.424     7.968    o_LED[11]_i_1_n_0
    SLICE_X42Y17         FDRE                                         r  o_LED_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.748     5.382    i_CLK_IBUF_BUFG
    SLICE_X42Y17         FDRE                                         r  o_LED_reg[11]/C
                         clock pessimism              0.000     5.382    
                         clock uncertainty            0.035     5.418    
    SLICE_X42Y17         FDRE (Hold_fdre_C_D)         0.223     5.641    o_LED_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.641    
                         arrival time                           7.968    
  -------------------------------------------------------------------
                         slack                                  2.328    

Slack (MET) :             2.344ns  (arrival time - required time)
  Source:                 i_SW[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            o_LED_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.008ns  (logic 1.477ns (49.092%)  route 1.531ns (50.908%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.382ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    R17                                               0.000     5.000 f  i_SW[0] (IN)
                         net (fo=0)                   0.000     5.000    i_SW[0]
    R17                  IBUF (Prop_ibuf_I_O)         1.377     6.377 f  i_SW_IBUF[0]_inst/O
                         net (fo=8, routed)           1.007     7.383    i_SW_IBUF[0]
    SLICE_X43Y17         LUT3 (Prop_lut3_I0_O)        0.100     7.483 r  o_LED[8]_i_1/O
                         net (fo=2, routed)           0.525     8.008    o_LED[8]_i_1_n_0
    SLICE_X42Y17         FDRE                                         r  o_LED_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.748     5.382    i_CLK_IBUF_BUFG
    SLICE_X42Y17         FDRE                                         r  o_LED_reg[8]/C
                         clock pessimism              0.000     5.382    
                         clock uncertainty            0.035     5.418    
    SLICE_X42Y17         FDRE (Hold_fdre_C_D)         0.246     5.664    o_LED_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.664    
                         arrival time                           8.008    
  -------------------------------------------------------------------
                         slack                                  2.344    

Slack (MET) :             2.488ns  (arrival time - required time)
  Source:                 i_SW[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            o_LED_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.971ns  (logic 1.471ns (49.495%)  route 1.501ns (50.505%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.382ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    R17                                               0.000     5.000 r  i_SW[0] (IN)
                         net (fo=0)                   0.000     5.000    i_SW[0]
    R17                  IBUF (Prop_ibuf_I_O)         1.377     6.377 r  i_SW_IBUF[0]_inst/O
                         net (fo=8, routed)           1.007     7.383    i_SW_IBUF[0]
    SLICE_X43Y17         LUT3 (Prop_lut3_I1_O)        0.094     7.477 r  o_LED[9]_i_1/O
                         net (fo=2, routed)           0.494     7.971    o_LED[9]_i_1_n_0
    SLICE_X42Y17         FDRE                                         r  o_LED_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.748     5.382    i_CLK_IBUF_BUFG
    SLICE_X42Y17         FDRE                                         r  o_LED_reg[9]/C
                         clock pessimism              0.000     5.382    
                         clock uncertainty            0.035     5.418    
    SLICE_X42Y17         FDRE (Hold_fdre_C_D)         0.066     5.484    o_LED_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.484    
                         arrival time                           7.971    
  -------------------------------------------------------------------
                         slack                                  2.488    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 11.000 }
Period(ns):         22.000
Sources:            { i_CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         22.000      19.845     BUFGCTRL_X0Y16  i_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         22.000      21.000     SLICE_X43Y21    o_LED_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         22.000      21.000     SLICE_X43Y5     o_LED_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         22.000      21.000     SLICE_X42Y17    o_LED_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         22.000      21.000     SLICE_X42Y17    o_LED_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         22.000      21.000     SLICE_X43Y33    o_LED_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         22.000      21.000     SLICE_X42Y17    o_LED_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         22.000      21.000     SLICE_X43Y35    o_LED_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         22.000      21.000     SLICE_X43Y21    o_LED_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         22.000      21.000     SLICE_X43Y49    o_LED_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         11.000      10.500     SLICE_X43Y21    o_LED_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         11.000      10.500     SLICE_X43Y5     o_LED_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         11.000      10.500     SLICE_X42Y17    o_LED_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         11.000      10.500     SLICE_X42Y17    o_LED_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         11.000      10.500     SLICE_X42Y17    o_LED_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         11.000      10.500     SLICE_X43Y21    o_LED_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         11.000      10.500     SLICE_X43Y17    o_LED_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         11.000      10.500     SLICE_X43Y43    o_LED_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         11.000      10.500     SLICE_X43Y17    o_LED_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         11.000      10.500     SLICE_X43Y17    o_LED_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         11.000      10.500     SLICE_X42Y17    o_LED_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         11.000      10.500     SLICE_X42Y17    o_LED_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         11.000      10.500     SLICE_X43Y33    o_LED_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         11.000      10.500     SLICE_X42Y17    o_LED_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         11.000      10.500     SLICE_X43Y17    o_LED_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         11.000      10.500     SLICE_X43Y17    o_LED_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         11.000      10.500     SLICE_X43Y17    o_LED_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         11.000      10.500     SLICE_X42Y17    o_LED_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         11.000      10.500     SLICE_X42Y17    o_LED_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         11.000      10.500     SLICE_X43Y21    o_LED_reg[0]/C



