/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  reg [6:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [28:0] celloutsig_0_18z;
  wire [23:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  reg [2:0] celloutsig_0_22z;
  wire [9:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [2:0] celloutsig_0_26z;
  wire [20:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  reg [14:0] celloutsig_0_29z;
  wire [11:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [4:0] celloutsig_0_34z;
  wire [2:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  reg [4:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  reg [44:0] celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire [3:0] celloutsig_0_55z;
  reg [3:0] celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire [6:0] celloutsig_0_5z;
  wire celloutsig_0_64z;
  wire [3:0] celloutsig_0_67z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_71z;
  wire celloutsig_0_73z;
  wire [10:0] celloutsig_0_74z;
  wire [12:0] celloutsig_0_76z;
  reg [10:0] celloutsig_0_77z;
  wire celloutsig_0_7z;
  wire celloutsig_0_82z;
  wire [4:0] celloutsig_0_89z;
  wire celloutsig_0_8z;
  wire celloutsig_0_90z;
  reg [6:0] celloutsig_0_9z;
  reg [4:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_16z = ~(celloutsig_0_4z & celloutsig_0_7z);
  assign celloutsig_0_25z = ~(celloutsig_0_18z[14] & celloutsig_0_16z);
  assign celloutsig_0_31z = !(celloutsig_0_14z[1] ? celloutsig_0_12z : celloutsig_0_29z[1]);
  assign celloutsig_0_47z = !(celloutsig_0_30z ? celloutsig_0_21z : celloutsig_0_4z);
  assign celloutsig_0_51z = !(celloutsig_0_32z ? celloutsig_0_33z : celloutsig_0_36z);
  assign celloutsig_0_57z = !(celloutsig_0_46z ? celloutsig_0_18z[6] : celloutsig_0_16z);
  assign celloutsig_1_5z = !(celloutsig_1_0z[1] ? celloutsig_1_4z : in_data[129]);
  assign celloutsig_0_10z = !(celloutsig_0_1z ? celloutsig_0_8z : celloutsig_0_2z[1]);
  assign celloutsig_0_12z = !(celloutsig_0_3z ? celloutsig_0_0z[2] : celloutsig_0_3z);
  assign celloutsig_0_30z = ~(celloutsig_0_4z | celloutsig_0_15z[5]);
  assign celloutsig_0_64z = ~celloutsig_0_52z[26];
  assign celloutsig_0_43z = ~((celloutsig_0_39z[1] | celloutsig_0_13z) & celloutsig_0_37z);
  assign celloutsig_0_46z = ~((in_data[94] | celloutsig_0_9z[3]) & celloutsig_0_21z);
  assign celloutsig_0_49z = ~((celloutsig_0_0z[1] | celloutsig_0_16z) & celloutsig_0_40z);
  assign celloutsig_1_4z = ~((celloutsig_1_2z[1] | in_data[163]) & celloutsig_1_3z[0]);
  assign celloutsig_1_11z = ~((celloutsig_1_5z | celloutsig_1_4z) & celloutsig_1_4z);
  assign celloutsig_1_14z = ~((celloutsig_1_1z | celloutsig_1_11z) & celloutsig_1_7z[3]);
  assign celloutsig_1_19z = ~((celloutsig_1_7z[1] | celloutsig_1_4z) & celloutsig_1_1z);
  assign celloutsig_0_13z = ~((celloutsig_0_8z | in_data[27]) & celloutsig_0_2z[2]);
  assign celloutsig_0_1z = ~((celloutsig_0_0z[0] | celloutsig_0_0z[1]) & celloutsig_0_0z[1]);
  assign celloutsig_0_28z = ~((celloutsig_0_0z[3] | celloutsig_0_26z[0]) & celloutsig_0_6z[1]);
  assign celloutsig_0_3z = celloutsig_0_2z[10] | celloutsig_0_2z[4];
  assign celloutsig_0_41z = celloutsig_0_19z[20] | celloutsig_0_2z[11];
  assign celloutsig_0_7z = ~(celloutsig_0_2z[9] ^ in_data[36]);
  assign celloutsig_0_34z = celloutsig_0_9z[4:0] + { celloutsig_0_24z, celloutsig_0_26z, celloutsig_0_32z };
  assign celloutsig_0_11z = { celloutsig_0_9z[0], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_6z } + { celloutsig_0_2z[5:0], celloutsig_0_7z };
  assign celloutsig_0_23z = celloutsig_0_19z[23:14] + { in_data[92:86], celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_16z };
  assign celloutsig_0_26z = { celloutsig_0_22z[1:0], celloutsig_0_21z } + in_data[47:45];
  assign celloutsig_0_27z = { in_data[72:67], celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_6z } + in_data[66:46];
  assign celloutsig_0_2z = in_data[23:12] + { in_data[42:41], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_76z = { celloutsig_0_74z[9:5], celloutsig_0_34z, celloutsig_0_28z, celloutsig_0_51z, celloutsig_0_1z } / { 1'h1, celloutsig_0_9z[4:2], celloutsig_0_33z, celloutsig_0_47z, celloutsig_0_73z, celloutsig_0_64z, celloutsig_0_57z, celloutsig_0_67z };
  assign celloutsig_0_40z = { celloutsig_0_34z[1:0], celloutsig_0_24z, celloutsig_0_35z, celloutsig_0_10z, celloutsig_0_33z, celloutsig_0_23z } == { celloutsig_0_2z[9:4], celloutsig_0_2z };
  assign celloutsig_0_24z = { celloutsig_0_19z[20:11], celloutsig_0_5z, celloutsig_0_16z } >= { celloutsig_0_19z[10:5], celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_7z };
  assign celloutsig_0_8z = celloutsig_0_2z[10:4] > celloutsig_0_5z;
  assign celloutsig_0_73z = { celloutsig_0_23z[7:1], celloutsig_0_17z } <= { celloutsig_0_52z[44:39], celloutsig_0_37z, celloutsig_0_49z };
  assign celloutsig_0_37z = ! { celloutsig_0_9z[4], celloutsig_0_7z, celloutsig_0_21z };
  assign celloutsig_0_4z = ! { in_data[25:22], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_71z = ! { celloutsig_0_18z[10:9], celloutsig_0_55z, celloutsig_0_33z, celloutsig_0_33z };
  assign celloutsig_0_17z = ! { celloutsig_0_2z[5:3], celloutsig_0_10z, celloutsig_0_5z };
  assign celloutsig_0_32z = { celloutsig_0_0z[3:1], celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_24z } < { celloutsig_0_11z[6:4], celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_0_42z = { celloutsig_0_14z[3], celloutsig_0_17z, celloutsig_0_33z, celloutsig_0_26z, celloutsig_0_7z, celloutsig_0_1z } < { celloutsig_0_34z[1], celloutsig_0_40z, celloutsig_0_33z, celloutsig_0_39z };
  assign celloutsig_0_53z = { celloutsig_0_19z[19:18], celloutsig_0_16z, celloutsig_0_25z } < { celloutsig_0_35z, celloutsig_0_46z };
  assign celloutsig_0_5z = { celloutsig_0_2z[1], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z } % { 1'h1, in_data[50:45] };
  assign celloutsig_0_6z = in_data[94:91] % { 1'h1, celloutsig_0_5z[5], celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_7z = in_data[159:155] % { 1'h1, celloutsig_1_2z[5:2] };
  assign celloutsig_1_2z = { in_data[172:171], celloutsig_1_0z, celloutsig_1_1z } * { in_data[149:147], celloutsig_1_0z };
  assign celloutsig_0_74z = ~ { celloutsig_0_23z, celloutsig_0_40z };
  assign celloutsig_0_55z = in_data[18:15] | { celloutsig_0_29z[6:5], celloutsig_0_42z, celloutsig_0_24z };
  assign celloutsig_0_67z = { celloutsig_0_14z[6:4], celloutsig_0_58z } | { celloutsig_0_22z[2:1], celloutsig_0_30z, celloutsig_0_43z };
  assign celloutsig_0_19z = { celloutsig_0_18z[21:0], celloutsig_0_4z, celloutsig_0_12z } | { celloutsig_0_18z[12:11], celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_9z };
  assign celloutsig_0_90z = ^ { celloutsig_0_76z[11:5], celloutsig_0_71z, celloutsig_0_47z, celloutsig_0_55z, celloutsig_0_25z, celloutsig_0_40z, celloutsig_0_32z, celloutsig_0_41z, celloutsig_0_58z, celloutsig_0_82z };
  assign celloutsig_1_1z = ^ { celloutsig_1_0z[3:2], celloutsig_1_0z };
  assign celloutsig_0_21z = ^ { celloutsig_0_18z[7:6], celloutsig_0_16z, celloutsig_0_11z };
  assign celloutsig_1_3z = in_data[174:168] >> in_data[175:169];
  assign celloutsig_0_14z = { celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_10z } >> celloutsig_0_2z[10:4];
  assign celloutsig_0_35z = celloutsig_0_0z[2:0] >> celloutsig_0_27z[20:18];
  assign celloutsig_0_89z = { celloutsig_0_35z[2], celloutsig_0_56z } >> celloutsig_0_77z[6:2];
  assign celloutsig_0_18z = { celloutsig_0_15z[4], celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_7z } - { celloutsig_0_15z[3:2], celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_15z };
  assign celloutsig_0_58z = ~((celloutsig_0_26z[0] & celloutsig_0_31z) | celloutsig_0_1z);
  assign celloutsig_1_18z = ~((celloutsig_1_5z & celloutsig_1_14z) | in_data[116]);
  always_latch
    if (celloutsig_1_18z) celloutsig_0_0z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_0z = in_data[43:40];
  always_latch
    if (celloutsig_1_18z) celloutsig_0_39z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_39z = celloutsig_0_11z[4:0];
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_52z = 45'h000000000000;
    else if (clkin_data[0]) celloutsig_0_52z = { celloutsig_0_11z[2:0], celloutsig_0_41z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_46z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_56z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_56z = { celloutsig_0_26z[1], celloutsig_0_53z, celloutsig_0_12z, celloutsig_0_46z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_77z = 11'h000;
    else if (clkin_data[0]) celloutsig_0_77z = { celloutsig_0_52z[18:10], celloutsig_0_58z, celloutsig_0_73z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_0z = 5'h00;
    else if (clkin_data[32]) celloutsig_1_0z = in_data[165:161];
  always_latch
    if (celloutsig_1_18z) celloutsig_0_9z = 7'h00;
    else if (!clkin_data[0]) celloutsig_0_9z = celloutsig_0_5z;
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_15z = 7'h00;
    else if (clkin_data[0]) celloutsig_0_15z = { celloutsig_0_14z[3:0], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_22z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_22z = { celloutsig_0_11z[1], celloutsig_0_3z, celloutsig_0_3z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_29z = 15'h0000;
    else if (!clkin_data[0]) celloutsig_0_29z = { celloutsig_0_2z[10:6], celloutsig_0_23z };
  assign celloutsig_0_33z = ~((celloutsig_0_27z[12] & in_data[47]) | (celloutsig_0_30z & celloutsig_0_29z[12]));
  assign celloutsig_0_36z = ~((in_data[75] & celloutsig_0_21z) | (celloutsig_0_2z[11] & celloutsig_0_29z[10]));
  assign celloutsig_0_82z = ~((celloutsig_0_71z & celloutsig_0_41z) | (celloutsig_0_23z[5] & celloutsig_0_71z));
  assign { out_data[128], out_data[96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_89z, celloutsig_0_90z };
endmodule
