Start time: 10:31:08 on Apr 15,2024
qverilog string.sv 
-- Compiling module str

Top level modules:
	str
# vsim -lib work work.str -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.str(fast)
# run -all
# the length of System is           6
# the changed SysTem
# out is  101 , e
# the length of verilog is           7
# the updated strings are str1 = SYSTEM str2=system
# the compare 1 is         -32,compare 2 is           0
# the substr is SysT 
# asiic to binary 00000000000000000000000000000000
# ** Note: $finish    : string.sv(26)
#    Time: 0 ns  Iteration: 0  Instance: /str
# End time: 10:31:13 on Apr 15,2024, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
