
*** Running vivado
    with args -log jesd204_dac.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source jesd204_dac.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source jesd204_dac.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 369.965 ; gain = 159.688
INFO: [Synth 8-638] synthesizing module 'jesd204_dac' [d:/NewLand/Learn/Verilog/clock/project/TEST/prj/testbench/testbench.srcs/sources_1/ip/jesd204_dac/synth/jesd204_dac.v:55]
INFO: [Synth 8-638] synthesizing module 'jesd204_dac_block' [d:/NewLand/Learn/Verilog/clock/project/TEST/prj/testbench/testbench.srcs/sources_1/ip/jesd204_dac/synth/jesd204_dac_block.v:52]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_single' [E:/vivado/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:99]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_single' (5#1) [E:/vivado/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:99]
INFO: [Synth 8-638] synthesizing module 'jesd204_dac_axi_lite_ipif' [d:/NewLand/Learn/Verilog/clock/project/TEST/prj/testbench/testbench.srcs/sources_1/ip/jesd204_dac/synth/axi_ipif/jesd204_dac_axi_lite_ipif.v:88]
INFO: [Synth 8-638] synthesizing module 'jesd204_dac_slave_attachment' [d:/NewLand/Learn/Verilog/clock/project/TEST/prj/testbench/testbench.srcs/sources_1/ip/jesd204_dac/synth/axi_ipif/jesd204_dac_slave_attachment.v:83]
INFO: [Synth 8-638] synthesizing module 'jesd204_dac_counter_f' [d:/NewLand/Learn/Verilog/clock/project/TEST/prj/testbench/testbench.srcs/sources_1/ip/jesd204_dac/synth/axi_ipif/jesd204_dac_counter_f.v:54]
INFO: [Synth 8-256] done synthesizing module 'jesd204_dac_counter_f' (6#1) [d:/NewLand/Learn/Verilog/clock/project/TEST/prj/testbench/testbench.srcs/sources_1/ip/jesd204_dac/synth/axi_ipif/jesd204_dac_counter_f.v:54]
INFO: [Synth 8-638] synthesizing module 'jesd204_dac_address_decoder' [d:/NewLand/Learn/Verilog/clock/project/TEST/prj/testbench/testbench.srcs/sources_1/ip/jesd204_dac/synth/axi_ipif/jesd204_dac_address_decoder.v:65]
INFO: [Synth 8-256] done synthesizing module 'jesd204_dac_address_decoder' (7#1) [d:/NewLand/Learn/Verilog/clock/project/TEST/prj/testbench/testbench.srcs/sources_1/ip/jesd204_dac/synth/axi_ipif/jesd204_dac_address_decoder.v:65]
INFO: [Synth 8-256] done synthesizing module 'jesd204_dac_slave_attachment' (8#1) [d:/NewLand/Learn/Verilog/clock/project/TEST/prj/testbench/testbench.srcs/sources_1/ip/jesd204_dac/synth/axi_ipif/jesd204_dac_slave_attachment.v:83]
INFO: [Synth 8-256] done synthesizing module 'jesd204_dac_axi_lite_ipif' (9#1) [d:/NewLand/Learn/Verilog/clock/project/TEST/prj/testbench/testbench.srcs/sources_1/ip/jesd204_dac/synth/axi_ipif/jesd204_dac_axi_lite_ipif.v:88]
INFO: [Synth 8-638] synthesizing module 'jesd204_dac_register_decode' [d:/NewLand/Learn/Verilog/clock/project/TEST/prj/testbench/testbench.srcs/sources_1/ip/jesd204_dac/synth/jesd204_dac_register_decode.v:51]
INFO: [Synth 8-256] done synthesizing module 'jesd204_dac_register_decode' (10#1) [d:/NewLand/Learn/Verilog/clock/project/TEST/prj/testbench/testbench.srcs/sources_1/ip/jesd204_dac/synth/jesd204_dac_register_decode.v:51]
INFO: [Synth 8-638] synthesizing module 'jesd204_dac_reset_block' [d:/NewLand/Learn/Verilog/clock/project/TEST/prj/testbench/testbench.srcs/sources_1/ip/jesd204_dac/synth/jesd204_dac_reset_block.v:47]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_async_rst' [E:/vivado/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:884]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_async_rst' (11#1) [E:/vivado/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:884]
INFO: [Synth 8-256] done synthesizing module 'jesd204_dac_reset_block' (12#1) [d:/NewLand/Learn/Verilog/clock/project/TEST/prj/testbench/testbench.srcs/sources_1/ip/jesd204_dac/synth/jesd204_dac_reset_block.v:47]
INFO: [Synth 8-256] done synthesizing module 'jesd204_dac_block' (13#1) [d:/NewLand/Learn/Verilog/clock/project/TEST/prj/testbench/testbench.srcs/sources_1/ip/jesd204_dac/synth/jesd204_dac_block.v:52]
INFO: [Synth 8-256] done synthesizing module 'jesd204_dac' (14#1) [d:/NewLand/Learn/Verilog/clock/project/TEST/prj/testbench/testbench.srcs/sources_1/ip/jesd204_dac/synth/jesd204_dac.v:55]
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 426.781 ; gain = 216.504
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 426.781 ; gain = 216.504
INFO: [Device 21-403] Loading part xc7k325tfbg676-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 787.121 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 787.121 ; gain = 576.844
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 787.121 ; gain = 576.844
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 787.121 ; gain = 576.844
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 787.121 ; gain = 576.844
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 787.121 ; gain = 576.844
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:45 . Memory (MB): peak = 787.121 ; gain = 576.844
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:47 . Memory (MB): peak = 787.121 ; gain = 576.844
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:50 . Memory (MB): peak = 801.453 ; gain = 591.176
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:51 . Memory (MB): peak = 801.453 ; gain = 591.176
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:51 . Memory (MB): peak = 801.453 ; gain = 591.176
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:51 . Memory (MB): peak = 801.453 ; gain = 591.176
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:51 . Memory (MB): peak = 801.453 ; gain = 591.176
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:52 . Memory (MB): peak = 801.453 ; gain = 591.176
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:52 . Memory (MB): peak = 801.453 ; gain = 591.176

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   114|
|2     |LUT1   |   128|
|3     |LUT2   |   244|
|4     |LUT3   |   675|
|5     |LUT4   |   476|
|6     |LUT5   |   891|
|7     |LUT6   |  1388|
|8     |MUXF7  |    22|
|9     |MUXF8  |     1|
|10    |SRL16E |    37|
|11    |FDCE   |     5|
|12    |FDPE   |    13|
|13    |FDRE   |  2650|
|14    |FDSE   |    39|
+------+-------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:52 . Memory (MB): peak = 801.453 ; gain = 591.176
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:51 . Memory (MB): peak = 1270.051 ; gain = 978.898
