[%General]
%3Csource%3E=E:/Penny/graduate/1_1/AAML/Nexys-A7-100T-OOB-2018.2-1/vivado_proj/Nexys-A7-100T-OOB.srcs/sources_1/imports/src/hdl/Dbncr.vhd
%3Cfilename%3E=E:/Penny/graduate/1_1/AAML/Nexys-A7-100T-OOB-2018.2-1/vivado_proj/Nexys-A7-100T-OOB.srcs/sources_1/imports/src/hdl/dbncr.v
%3Cclass%3E=100
%3Cbasename%3E=Dbncr
%3Csubpkgs%3E=@Invalid()

[Data]
%3CgenericOrder%3E=nr_of_clks
%3CportOrder%3E=clk_i, sig_i, pls_o
behavioral\category=101
behavioral\port=0
behavioral\alias=Behavioral
clk_i\category=117
clk_i\port=1
clk_i\alias=clk_i
clk_i\type\Subtype\mark1=ieee::std_logic
clk_i\type\Subtype\mark2=ieee::std_logic
cnt\category=117
cnt\port=0
cnt\alias=cnt
cnt\type\Subtype\constraint\0\Subtype\mark1=ieee::integer
cnt\type\Subtype\constraint\0\Subtype\constraint\0\Range\dir=true
cnt\type\Subtype\constraint\0\Subtype\constraint\0\Range\left\Constant\value=0
cnt\type\Subtype\constraint\0\Subtype\constraint\0\Range\left\Constant\units=
cnt\type\Subtype\constraint\0\Subtype\constraint\0\Range\left\Constant\typeClass=304
cnt\type\Subtype\constraint\0\Subtype\constraint\0\Range\right\Binop\op=423
cnt\type\Subtype\constraint\0\Subtype\constraint\0\Range\right\Binop\left\Signal\entry=dbncr::nr_of_clks
cnt\type\Subtype\constraint\0\Subtype\constraint\0\Range\right\Binop\right\Constant\value=1
cnt\type\Subtype\constraint\0\Subtype\constraint\0\Range\right\Binop\right\Constant\units=
cnt\type\Subtype\constraint\0\Subtype\constraint\0\Range\right\Binop\right\Constant\typeClass=304
dbncr\category=100
dbncr\port=0
dbncr\alias=Dbncr
deb\category=113
deb\port=0
deb\alias=DEB
nr_of_clks\category=111
nr_of_clks\port=0
nr_of_clks\alias=NR_OF_CLKS
nr_of_clks\type\Subtype\mark1=ieee::integer
nr_of_clks\type\Subtype\mark2=ieee::integer
nr_of_clks\init\Constant\value=4095
nr_of_clks\init\Constant\units=
nr_of_clks\init\Constant\typeClass=304
pls\category=113
pls\port=0
pls\alias=PLS
pls_o\category=117
pls_o\port=2
pls_o\alias=pls_o
pls_o\type\Subtype\mark1=ieee::std_logic
pls_o\type\Subtype\mark2=ieee::std_logic
sig_i\category=117
sig_i\port=1
sig_i\alias=sig_i
sig_i\type\Subtype\mark1=ieee::std_logic
sig_i\type\Subtype\mark2=ieee::std_logic
sigtmp\category=117
sigtmp\port=0
sigtmp\alias=sigTmp
sigtmp\type\Subtype\mark1=ieee::std_logic
sigtmp\type\Subtype\mark2=ieee::std_logic
stble\category=117
stble\port=0
stble\alias=stble
stble\type\Subtype\mark1=ieee::std_logic
stble\type\Subtype\mark2=ieee::std_logic
stbletmp\category=117
stbletmp\port=0
stbletmp\alias=stbleTmp
stbletmp\type\Subtype\mark1=ieee::std_logic
stbletmp\type\Subtype\mark2=ieee::std_logic
%3ChasCode%3E=true
