`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date:    20:39:10 11/24/2018 
// Design Name: 
// Module Name:    tx_top 
// Project Name: 
// Target Devices: 
// Tool versions: 
// Description: 
//
// Dependencies: 
//
// Revision: 
// Revision 0.01 - File Created
// Additional Comments: 
//
//////////////////////////////////////////////////////////////////////////////////
module tx_top(
   clk,rst_n,serial_data_tx,key_in_save,key_in_fetch,yuyin_one_en,yuyin_end_en,location_end,jingbao);
	input clk;
	input [1:0]yuyin_one_en;
	input rst_n;             //å¤ä½
	input key_in_save;
	input key_in_fetch;
	input[1:0]yuyin_end_en;
	input [6:0]location_end;
	input jingbao;
	output serial_data_tx;    //å‘é€çš„ä¸²è¡Œæ•°æ®
	wire tx_down;
	wire [7:0]date_byte;
	wire send_en;
	//æä¾›å‘é€æ•°æ®æ¨¡å
	provide_uart_tx_data uu2(
		.clk(clk),
		.rst_n(rst_n),
		.location_end(location_end),
		.yuyin_end_en(yuyin_end_en),
		.yuyin_one_en(yuyin_one_en),
		.key_in_save(key_in_save),
		.key_in_fetch(key_in_fetch),
		.tx_down(tx_down),
		.date_byte(date_byte),
		.send_en(send_en),
		.jingbao(jingbao)
		);
	//å•å­—èŠ‚ï¼ˆbyteï¼šå­—èŠ‚ï¼‰å‘é€æ¨¡å
	uartuart_byte_tx uu3(
		.clk(clk),      //ç³»ç»Ÿæ—¶é’Ÿä¿¡å·
		.rst_n(rst_n),    //å¤ä½ä¿¡å·
		.send_en(send_en),     //å‘é€ä½¿èƒ½ä¿¡å
		.date_byte(date_byte),    //è¢«å‘é€çš„å•ä¸ªå­—èŠ‚ï¼ˆå¹¶è¡Œï¼‰
		.serial_data_tx(serial_data_tx),     //å‘é€çš„ä¸²è¡Œæ•°æ®
		.tx_down(tx_down)      //ä¸€ä¸ªå­—èŠ‚å‘é€å®Œæˆä¿¡å
	);



endmodule
