memory[0]=20010005
memory[1]=2002ffff
memory[2]=220820
memory[3]=8c03002c
memory[4]=2063ffff
memory[5]=ac03002c
memory[6]=10200008
memory[7]=1000ffe8
memory[8]=20
memory[9]=fc000000
memory[10]=8
memory[11]=20
12 memory words
	instruction memory:
		instrMem[ 0 ] = addi 1 0 5
		instrMem[ 1 ] = addi 2 0 -1
		instrMem[ 2 ] = add 1 1 2
		instrMem[ 3 ] = lw 3 0 44
		instrMem[ 4 ] = addi 3 3 -1
		instrMem[ 5 ] = sw 3 0 44
		instrMem[ 6 ] = beqz 0 1 8
		instrMem[ 7 ] = beqz 0 0 -24
		instrMem[ 8 ] = add 0 0 0
		instrMem[ 9 ] = halt
		instrMem[ 10 ] = data: 8
		instrMem[ 11 ] = add 0 0 0
@@@
state before cycle 0 starts
	pc 0
	data memory:
		dataMem[ 0 ] 536936453
		dataMem[ 1 ] 537067519
		dataMem[ 2 ] 2230304
		dataMem[ 3 ] -1945960404
		dataMem[ 4 ] 543424511
		dataMem[ 5 ] -1409089492
		dataMem[ 6 ] 270532616
		dataMem[ 7 ] 268500968
		dataMem[ 8 ] 32
		dataMem[ 9 ] -67108864
		dataMem[ 10 ] 8
		dataMem[ 11 ] 32
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction add 0 0 0
		pcPlus1 0
	IDEX:
		instruction add 0 0 0
		pcPlus1 0
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction add 0 0 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction add 0 0 0
		writeData 0
	WBEND:
		instruction add 0 0 0
		writeData 0
@@@
state before cycle 1 starts
	pc 4
	data memory:
		dataMem[ 0 ] 536936453
		dataMem[ 1 ] 537067519
		dataMem[ 2 ] 2230304
		dataMem[ 3 ] -1945960404
		dataMem[ 4 ] 543424511
		dataMem[ 5 ] -1409089492
		dataMem[ 6 ] 270532616
		dataMem[ 7 ] 268500968
		dataMem[ 8 ] 32
		dataMem[ 9 ] -67108864
		dataMem[ 10 ] 8
		dataMem[ 11 ] 32
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction addi 1 0 5
		pcPlus1 4
	IDEX:
		instruction add 0 0 0
		pcPlus1 0
		readRegA 0
		readRegB 0
		offset 32
	EXMEM:
		instruction add 0 0 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction add 0 0 0
		writeData 0
	WBEND:
		instruction add 0 0 0
		writeData 0
@@@
state before cycle 2 starts
	pc 8
	data memory:
		dataMem[ 0 ] 536936453
		dataMem[ 1 ] 537067519
		dataMem[ 2 ] 2230304
		dataMem[ 3 ] -1945960404
		dataMem[ 4 ] 543424511
		dataMem[ 5 ] -1409089492
		dataMem[ 6 ] 270532616
		dataMem[ 7 ] 268500968
		dataMem[ 8 ] 32
		dataMem[ 9 ] -67108864
		dataMem[ 10 ] 8
		dataMem[ 11 ] 32
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction addi 2 0 -1
		pcPlus1 8
	IDEX:
		instruction addi 1 0 5
		pcPlus1 4
		readRegA 0
		readRegB 0
		offset 5
	EXMEM:
		instruction add 0 0 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction add 0 0 0
		writeData 0
	WBEND:
		instruction add 0 0 0
		writeData 0
@@@
state before cycle 3 starts
	pc 12
	data memory:
		dataMem[ 0 ] 536936453
		dataMem[ 1 ] 537067519
		dataMem[ 2 ] 2230304
		dataMem[ 3 ] -1945960404
		dataMem[ 4 ] 543424511
		dataMem[ 5 ] -1409089492
		dataMem[ 6 ] 270532616
		dataMem[ 7 ] 268500968
		dataMem[ 8 ] 32
		dataMem[ 9 ] -67108864
		dataMem[ 10 ] 8
		dataMem[ 11 ] 32
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction add 1 1 2
		pcPlus1 12
	IDEX:
		instruction addi 2 0 -1
		pcPlus1 8
		readRegA 0
		readRegB 0
		offset -1
	EXMEM:
		instruction addi 1 0 5
		aluResult 5
		readRegB 0
	MEMWB:
		instruction add 0 0 0
		writeData 0
	WBEND:
		instruction add 0 0 0
		writeData 0
@@@
state before cycle 4 starts
	pc 16
	data memory:
		dataMem[ 0 ] 536936453
		dataMem[ 1 ] 537067519
		dataMem[ 2 ] 2230304
		dataMem[ 3 ] -1945960404
		dataMem[ 4 ] 543424511
		dataMem[ 5 ] -1409089492
		dataMem[ 6 ] 270532616
		dataMem[ 7 ] 268500968
		dataMem[ 8 ] 32
		dataMem[ 9 ] -67108864
		dataMem[ 10 ] 8
		dataMem[ 11 ] 32
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction lw 3 0 44
		pcPlus1 16
	IDEX:
		instruction add 1 1 2
		pcPlus1 12
		readRegA 0
		readRegB 0
		offset 2080
	EXMEM:
		instruction addi 2 0 -1
		aluResult -1
		readRegB 0
	MEMWB:
		instruction addi 1 0 5
		writeData 5
	WBEND:
		instruction add 0 0 0
		writeData 0
@@@
state before cycle 5 starts
	pc 20
	data memory:
		dataMem[ 0 ] 536936453
		dataMem[ 1 ] 537067519
		dataMem[ 2 ] 2230304
		dataMem[ 3 ] -1945960404
		dataMem[ 4 ] 543424511
		dataMem[ 5 ] -1409089492
		dataMem[ 6 ] 270532616
		dataMem[ 7 ] 268500968
		dataMem[ 8 ] 32
		dataMem[ 9 ] -67108864
		dataMem[ 10 ] 8
		dataMem[ 11 ] 32
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 5
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction addi 3 3 -1
		pcPlus1 20
	IDEX:
		instruction lw 3 0 44
		pcPlus1 16
		readRegA 0
		readRegB 0
		offset 44
	EXMEM:
		instruction add 1 1 2
		aluResult 4
		readRegB -1
	MEMWB:
		instruction addi 2 0 -1
		writeData -1
	WBEND:
		instruction addi 1 0 5
		writeData 5
@@@
state before cycle 6 starts
	pc 20
	data memory:
		dataMem[ 0 ] 536936453
		dataMem[ 1 ] 537067519
		dataMem[ 2 ] 2230304
		dataMem[ 3 ] -1945960404
		dataMem[ 4 ] 543424511
		dataMem[ 5 ] -1409089492
		dataMem[ 6 ] 270532616
		dataMem[ 7 ] 268500968
		dataMem[ 8 ] 32
		dataMem[ 9 ] -67108864
		dataMem[ 10 ] 8
		dataMem[ 11 ] 32
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 5
		reg[ 2 ] -1
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction addi 3 3 -1
		pcPlus1 20
	IDEX:
		instruction add 0 0 0
		pcPlus1 0
		readRegA 0
		readRegB 0
		offset 32
	EXMEM:
		instruction lw 3 0 44
		aluResult 44
		readRegB 0
	MEMWB:
		instruction add 1 1 2
		writeData 4
	WBEND:
		instruction addi 2 0 -1
		writeData -1
@@@
state before cycle 7 starts
	pc 24
	data memory:
		dataMem[ 0 ] 536936453
		dataMem[ 1 ] 537067519
		dataMem[ 2 ] 2230304
		dataMem[ 3 ] -1945960404
		dataMem[ 4 ] 543424511
		dataMem[ 5 ] -1409089492
		dataMem[ 6 ] 270532616
		dataMem[ 7 ] 268500968
		dataMem[ 8 ] 32
		dataMem[ 9 ] -67108864
		dataMem[ 10 ] 8
		dataMem[ 11 ] 32
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 4
		reg[ 2 ] -1
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction sw 3 0 44
		pcPlus1 24
	IDEX:
		instruction addi 3 3 -1
		pcPlus1 20
		readRegA 0
		readRegB 0
		offset -1
	EXMEM:
		instruction add 0 0 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction lw 3 0 44
		writeData 32
	WBEND:
		instruction add 1 1 2
		writeData 4
@@@
state before cycle 8 starts
	pc 28
	data memory:
		dataMem[ 0 ] 536936453
		dataMem[ 1 ] 537067519
		dataMem[ 2 ] 2230304
		dataMem[ 3 ] -1945960404
		dataMem[ 4 ] 543424511
		dataMem[ 5 ] -1409089492
		dataMem[ 6 ] 270532616
		dataMem[ 7 ] 268500968
		dataMem[ 8 ] 32
		dataMem[ 9 ] -67108864
		dataMem[ 10 ] 8
		dataMem[ 11 ] 32
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 4
		reg[ 2 ] -1
		reg[ 3 ] 32
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction beqz 0 1 8
		pcPlus1 28
	IDEX:
		instruction sw 3 0 44
		pcPlus1 24
		readRegA 0
		readRegB 0
		offset 44
	EXMEM:
		instruction addi 3 3 -1
		aluResult 31
		readRegB 0
	MEMWB:
		instruction add 0 0 0
		writeData 0
	WBEND:
		instruction lw 3 0 44
		writeData 32
@@@
state before cycle 9 starts
	pc 8
	data memory:
		dataMem[ 0 ] 536936453
		dataMem[ 1 ] 537067519
		dataMem[ 2 ] 2230304
		dataMem[ 3 ] -1945960404
		dataMem[ 4 ] 543424511
		dataMem[ 5 ] -1409089492
		dataMem[ 6 ] 270532616
		dataMem[ 7 ] 268500968
		dataMem[ 8 ] 32
		dataMem[ 9 ] -67108864
		dataMem[ 10 ] 8
		dataMem[ 11 ] 32
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 4
		reg[ 2 ] -1
		reg[ 3 ] 32
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction beqz 0 0 -24
		pcPlus1 32
	IDEX:
		instruction beqz 0 1 8
		pcPlus1 28
		readRegA 4
		readRegB 0
		offset 8
	EXMEM:
		instruction sw 3 0 44
		aluResult 44
		readRegB 31
	MEMWB:
		instruction addi 3 3 -1
		writeData 31
	WBEND:
		instruction add 0 0 0
		writeData 0
@@@
state before cycle 10 starts
	pc 12
	data memory:
		dataMem[ 0 ] 536936453
		dataMem[ 1 ] 537067519
		dataMem[ 2 ] 2230304
		dataMem[ 3 ] -1945960404
		dataMem[ 4 ] 543424511
		dataMem[ 5 ] -1409089492
		dataMem[ 6 ] 270532616
		dataMem[ 7 ] 268500968
		dataMem[ 8 ] 32
		dataMem[ 9 ] -67108864
		dataMem[ 10 ] 8
		dataMem[ 11 ] 31
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 4
		reg[ 2 ] -1
		reg[ 3 ] 31
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction add 1 1 2
		pcPlus1 12
	IDEX:
		instruction beqz 0 0 -24
		pcPlus1 32
		readRegA 0
		readRegB 0
		offset -24
	EXMEM:
		instruction beqz 0 1 8
		aluResult 36
		readRegB 0
	MEMWB:
		instruction sw 3 0 44
		writeData 31
	WBEND:
		instruction addi 3 3 -1
		writeData 31
@@@
state before cycle 11 starts
	pc 16
	data memory:
		dataMem[ 0 ] 536936453
		dataMem[ 1 ] 537067519
		dataMem[ 2 ] 2230304
		dataMem[ 3 ] -1945960404
		dataMem[ 4 ] 543424511
		dataMem[ 5 ] -1409089492
		dataMem[ 6 ] 270532616
		dataMem[ 7 ] 268500968
		dataMem[ 8 ] 32
		dataMem[ 9 ] -67108864
		dataMem[ 10 ] 8
		dataMem[ 11 ] 31
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 4
		reg[ 2 ] -1
		reg[ 3 ] 31
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction lw 3 0 44
		pcPlus1 16
	IDEX:
		instruction add 1 1 2
		pcPlus1 12
		readRegA 4
		readRegB -1
		offset 2080
	EXMEM:
		instruction beqz 0 0 -24
		aluResult 8
		readRegB 0
	MEMWB:
		instruction beqz 0 1 8
		writeData 36
	WBEND:
		instruction sw 3 0 44
		writeData 31
@@@
state before cycle 12 starts
	pc 20
	data memory:
		dataMem[ 0 ] 536936453
		dataMem[ 1 ] 537067519
		dataMem[ 2 ] 2230304
		dataMem[ 3 ] -1945960404
		dataMem[ 4 ] 543424511
		dataMem[ 5 ] -1409089492
		dataMem[ 6 ] 270532616
		dataMem[ 7 ] 268500968
		dataMem[ 8 ] 32
		dataMem[ 9 ] -67108864
		dataMem[ 10 ] 8
		dataMem[ 11 ] 31
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 4
		reg[ 2 ] -1
		reg[ 3 ] 31
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction addi 3 3 -1
		pcPlus1 20
	IDEX:
		instruction lw 3 0 44
		pcPlus1 16
		readRegA 0
		readRegB 31
		offset 44
	EXMEM:
		instruction add 1 1 2
		aluResult 3
		readRegB -1
	MEMWB:
		instruction beqz 0 0 -24
		writeData 8
	WBEND:
		instruction beqz 0 1 8
		writeData 36
@@@
state before cycle 13 starts
	pc 20
	data memory:
		dataMem[ 0 ] 536936453
		dataMem[ 1 ] 537067519
		dataMem[ 2 ] 2230304
		dataMem[ 3 ] -1945960404
		dataMem[ 4 ] 543424511
		dataMem[ 5 ] -1409089492
		dataMem[ 6 ] 270532616
		dataMem[ 7 ] 268500968
		dataMem[ 8 ] 32
		dataMem[ 9 ] -67108864
		dataMem[ 10 ] 8
		dataMem[ 11 ] 31
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 4
		reg[ 2 ] -1
		reg[ 3 ] 31
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction addi 3 3 -1
		pcPlus1 20
	IDEX:
		instruction add 0 0 0
		pcPlus1 0
		readRegA 0
		readRegB 0
		offset 32
	EXMEM:
		instruction lw 3 0 44
		aluResult 44
		readRegB 31
	MEMWB:
		instruction add 1 1 2
		writeData 3
	WBEND:
		instruction beqz 0 0 -24
		writeData 8
@@@
state before cycle 14 starts
	pc 24
	data memory:
		dataMem[ 0 ] 536936453
		dataMem[ 1 ] 537067519
		dataMem[ 2 ] 2230304
		dataMem[ 3 ] -1945960404
		dataMem[ 4 ] 543424511
		dataMem[ 5 ] -1409089492
		dataMem[ 6 ] 270532616
		dataMem[ 7 ] 268500968
		dataMem[ 8 ] 32
		dataMem[ 9 ] -67108864
		dataMem[ 10 ] 8
		dataMem[ 11 ] 31
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 3
		reg[ 2 ] -1
		reg[ 3 ] 31
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction sw 3 0 44
		pcPlus1 24
	IDEX:
		instruction addi 3 3 -1
		pcPlus1 20
		readRegA 31
		readRegB 31
		offset -1
	EXMEM:
		instruction add 0 0 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction lw 3 0 44
		writeData 31
	WBEND:
		instruction add 1 1 2
		writeData 3
@@@
state before cycle 15 starts
	pc 28
	data memory:
		dataMem[ 0 ] 536936453
		dataMem[ 1 ] 537067519
		dataMem[ 2 ] 2230304
		dataMem[ 3 ] -1945960404
		dataMem[ 4 ] 543424511
		dataMem[ 5 ] -1409089492
		dataMem[ 6 ] 270532616
		dataMem[ 7 ] 268500968
		dataMem[ 8 ] 32
		dataMem[ 9 ] -67108864
		dataMem[ 10 ] 8
		dataMem[ 11 ] 31
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 3
		reg[ 2 ] -1
		reg[ 3 ] 31
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction beqz 0 1 8
		pcPlus1 28
	IDEX:
		instruction sw 3 0 44
		pcPlus1 24
		readRegA 0
		readRegB 31
		offset 44
	EXMEM:
		instruction addi 3 3 -1
		aluResult 30
		readRegB 31
	MEMWB:
		instruction add 0 0 0
		writeData 0
	WBEND:
		instruction lw 3 0 44
		writeData 31
@@@
state before cycle 16 starts
	pc 8
	data memory:
		dataMem[ 0 ] 536936453
		dataMem[ 1 ] 537067519
		dataMem[ 2 ] 2230304
		dataMem[ 3 ] -1945960404
		dataMem[ 4 ] 543424511
		dataMem[ 5 ] -1409089492
		dataMem[ 6 ] 270532616
		dataMem[ 7 ] 268500968
		dataMem[ 8 ] 32
		dataMem[ 9 ] -67108864
		dataMem[ 10 ] 8
		dataMem[ 11 ] 31
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 3
		reg[ 2 ] -1
		reg[ 3 ] 31
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction beqz 0 0 -24
		pcPlus1 32
	IDEX:
		instruction beqz 0 1 8
		pcPlus1 28
		readRegA 3
		readRegB 0
		offset 8
	EXMEM:
		instruction sw 3 0 44
		aluResult 44
		readRegB 30
	MEMWB:
		instruction addi 3 3 -1
		writeData 30
	WBEND:
		instruction add 0 0 0
		writeData 0
@@@
state before cycle 17 starts
	pc 12
	data memory:
		dataMem[ 0 ] 536936453
		dataMem[ 1 ] 537067519
		dataMem[ 2 ] 2230304
		dataMem[ 3 ] -1945960404
		dataMem[ 4 ] 543424511
		dataMem[ 5 ] -1409089492
		dataMem[ 6 ] 270532616
		dataMem[ 7 ] 268500968
		dataMem[ 8 ] 32
		dataMem[ 9 ] -67108864
		dataMem[ 10 ] 8
		dataMem[ 11 ] 30
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 3
		reg[ 2 ] -1
		reg[ 3 ] 30
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction add 1 1 2
		pcPlus1 12
	IDEX:
		instruction beqz 0 0 -24
		pcPlus1 32
		readRegA 0
		readRegB 0
		offset -24
	EXMEM:
		instruction beqz 0 1 8
		aluResult 36
		readRegB 0
	MEMWB:
		instruction sw 3 0 44
		writeData 30
	WBEND:
		instruction addi 3 3 -1
		writeData 30
@@@
state before cycle 18 starts
	pc 16
	data memory:
		dataMem[ 0 ] 536936453
		dataMem[ 1 ] 537067519
		dataMem[ 2 ] 2230304
		dataMem[ 3 ] -1945960404
		dataMem[ 4 ] 543424511
		dataMem[ 5 ] -1409089492
		dataMem[ 6 ] 270532616
		dataMem[ 7 ] 268500968
		dataMem[ 8 ] 32
		dataMem[ 9 ] -67108864
		dataMem[ 10 ] 8
		dataMem[ 11 ] 30
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 3
		reg[ 2 ] -1
		reg[ 3 ] 30
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction lw 3 0 44
		pcPlus1 16
	IDEX:
		instruction add 1 1 2
		pcPlus1 12
		readRegA 3
		readRegB -1
		offset 2080
	EXMEM:
		instruction beqz 0 0 -24
		aluResult 8
		readRegB 0
	MEMWB:
		instruction beqz 0 1 8
		writeData 36
	WBEND:
		instruction sw 3 0 44
		writeData 30
@@@
state before cycle 19 starts
	pc 20
	data memory:
		dataMem[ 0 ] 536936453
		dataMem[ 1 ] 537067519
		dataMem[ 2 ] 2230304
		dataMem[ 3 ] -1945960404
		dataMem[ 4 ] 543424511
		dataMem[ 5 ] -1409089492
		dataMem[ 6 ] 270532616
		dataMem[ 7 ] 268500968
		dataMem[ 8 ] 32
		dataMem[ 9 ] -67108864
		dataMem[ 10 ] 8
		dataMem[ 11 ] 30
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 3
		reg[ 2 ] -1
		reg[ 3 ] 30
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction addi 3 3 -1
		pcPlus1 20
	IDEX:
		instruction lw 3 0 44
		pcPlus1 16
		readRegA 0
		readRegB 30
		offset 44
	EXMEM:
		instruction add 1 1 2
		aluResult 2
		readRegB -1
	MEMWB:
		instruction beqz 0 0 -24
		writeData 8
	WBEND:
		instruction beqz 0 1 8
		writeData 36
@@@
state before cycle 20 starts
	pc 20
	data memory:
		dataMem[ 0 ] 536936453
		dataMem[ 1 ] 537067519
		dataMem[ 2 ] 2230304
		dataMem[ 3 ] -1945960404
		dataMem[ 4 ] 543424511
		dataMem[ 5 ] -1409089492
		dataMem[ 6 ] 270532616
		dataMem[ 7 ] 268500968
		dataMem[ 8 ] 32
		dataMem[ 9 ] -67108864
		dataMem[ 10 ] 8
		dataMem[ 11 ] 30
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 3
		reg[ 2 ] -1
		reg[ 3 ] 30
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction addi 3 3 -1
		pcPlus1 20
	IDEX:
		instruction add 0 0 0
		pcPlus1 0
		readRegA 0
		readRegB 0
		offset 32
	EXMEM:
		instruction lw 3 0 44
		aluResult 44
		readRegB 30
	MEMWB:
		instruction add 1 1 2
		writeData 2
	WBEND:
		instruction beqz 0 0 -24
		writeData 8
@@@
state before cycle 21 starts
	pc 24
	data memory:
		dataMem[ 0 ] 536936453
		dataMem[ 1 ] 537067519
		dataMem[ 2 ] 2230304
		dataMem[ 3 ] -1945960404
		dataMem[ 4 ] 543424511
		dataMem[ 5 ] -1409089492
		dataMem[ 6 ] 270532616
		dataMem[ 7 ] 268500968
		dataMem[ 8 ] 32
		dataMem[ 9 ] -67108864
		dataMem[ 10 ] 8
		dataMem[ 11 ] 30
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 2
		reg[ 2 ] -1
		reg[ 3 ] 30
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction sw 3 0 44
		pcPlus1 24
	IDEX:
		instruction addi 3 3 -1
		pcPlus1 20
		readRegA 30
		readRegB 30
		offset -1
	EXMEM:
		instruction add 0 0 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction lw 3 0 44
		writeData 30
	WBEND:
		instruction add 1 1 2
		writeData 2
@@@
state before cycle 22 starts
	pc 28
	data memory:
		dataMem[ 0 ] 536936453
		dataMem[ 1 ] 537067519
		dataMem[ 2 ] 2230304
		dataMem[ 3 ] -1945960404
		dataMem[ 4 ] 543424511
		dataMem[ 5 ] -1409089492
		dataMem[ 6 ] 270532616
		dataMem[ 7 ] 268500968
		dataMem[ 8 ] 32
		dataMem[ 9 ] -67108864
		dataMem[ 10 ] 8
		dataMem[ 11 ] 30
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 2
		reg[ 2 ] -1
		reg[ 3 ] 30
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction beqz 0 1 8
		pcPlus1 28
	IDEX:
		instruction sw 3 0 44
		pcPlus1 24
		readRegA 0
		readRegB 30
		offset 44
	EXMEM:
		instruction addi 3 3 -1
		aluResult 29
		readRegB 30
	MEMWB:
		instruction add 0 0 0
		writeData 0
	WBEND:
		instruction lw 3 0 44
		writeData 30
@@@
state before cycle 23 starts
	pc 8
	data memory:
		dataMem[ 0 ] 536936453
		dataMem[ 1 ] 537067519
		dataMem[ 2 ] 2230304
		dataMem[ 3 ] -1945960404
		dataMem[ 4 ] 543424511
		dataMem[ 5 ] -1409089492
		dataMem[ 6 ] 270532616
		dataMem[ 7 ] 268500968
		dataMem[ 8 ] 32
		dataMem[ 9 ] -67108864
		dataMem[ 10 ] 8
		dataMem[ 11 ] 30
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 2
		reg[ 2 ] -1
		reg[ 3 ] 30
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction beqz 0 0 -24
		pcPlus1 32
	IDEX:
		instruction beqz 0 1 8
		pcPlus1 28
		readRegA 2
		readRegB 0
		offset 8
	EXMEM:
		instruction sw 3 0 44
		aluResult 44
		readRegB 29
	MEMWB:
		instruction addi 3 3 -1
		writeData 29
	WBEND:
		instruction add 0 0 0
		writeData 0
@@@
state before cycle 24 starts
	pc 12
	data memory:
		dataMem[ 0 ] 536936453
		dataMem[ 1 ] 537067519
		dataMem[ 2 ] 2230304
		dataMem[ 3 ] -1945960404
		dataMem[ 4 ] 543424511
		dataMem[ 5 ] -1409089492
		dataMem[ 6 ] 270532616
		dataMem[ 7 ] 268500968
		dataMem[ 8 ] 32
		dataMem[ 9 ] -67108864
		dataMem[ 10 ] 8
		dataMem[ 11 ] 29
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 2
		reg[ 2 ] -1
		reg[ 3 ] 29
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction add 1 1 2
		pcPlus1 12
	IDEX:
		instruction beqz 0 0 -24
		pcPlus1 32
		readRegA 0
		readRegB 0
		offset -24
	EXMEM:
		instruction beqz 0 1 8
		aluResult 36
		readRegB 0
	MEMWB:
		instruction sw 3 0 44
		writeData 29
	WBEND:
		instruction addi 3 3 -1
		writeData 29
@@@
state before cycle 25 starts
	pc 16
	data memory:
		dataMem[ 0 ] 536936453
		dataMem[ 1 ] 537067519
		dataMem[ 2 ] 2230304
		dataMem[ 3 ] -1945960404
		dataMem[ 4 ] 543424511
		dataMem[ 5 ] -1409089492
		dataMem[ 6 ] 270532616
		dataMem[ 7 ] 268500968
		dataMem[ 8 ] 32
		dataMem[ 9 ] -67108864
		dataMem[ 10 ] 8
		dataMem[ 11 ] 29
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 2
		reg[ 2 ] -1
		reg[ 3 ] 29
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction lw 3 0 44
		pcPlus1 16
	IDEX:
		instruction add 1 1 2
		pcPlus1 12
		readRegA 2
		readRegB -1
		offset 2080
	EXMEM:
		instruction beqz 0 0 -24
		aluResult 8
		readRegB 0
	MEMWB:
		instruction beqz 0 1 8
		writeData 36
	WBEND:
		instruction sw 3 0 44
		writeData 29
@@@
state before cycle 26 starts
	pc 20
	data memory:
		dataMem[ 0 ] 536936453
		dataMem[ 1 ] 537067519
		dataMem[ 2 ] 2230304
		dataMem[ 3 ] -1945960404
		dataMem[ 4 ] 543424511
		dataMem[ 5 ] -1409089492
		dataMem[ 6 ] 270532616
		dataMem[ 7 ] 268500968
		dataMem[ 8 ] 32
		dataMem[ 9 ] -67108864
		dataMem[ 10 ] 8
		dataMem[ 11 ] 29
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 2
		reg[ 2 ] -1
		reg[ 3 ] 29
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction addi 3 3 -1
		pcPlus1 20
	IDEX:
		instruction lw 3 0 44
		pcPlus1 16
		readRegA 0
		readRegB 29
		offset 44
	EXMEM:
		instruction add 1 1 2
		aluResult 1
		readRegB -1
	MEMWB:
		instruction beqz 0 0 -24
		writeData 8
	WBEND:
		instruction beqz 0 1 8
		writeData 36
@@@
state before cycle 27 starts
	pc 20
	data memory:
		dataMem[ 0 ] 536936453
		dataMem[ 1 ] 537067519
		dataMem[ 2 ] 2230304
		dataMem[ 3 ] -1945960404
		dataMem[ 4 ] 543424511
		dataMem[ 5 ] -1409089492
		dataMem[ 6 ] 270532616
		dataMem[ 7 ] 268500968
		dataMem[ 8 ] 32
		dataMem[ 9 ] -67108864
		dataMem[ 10 ] 8
		dataMem[ 11 ] 29
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 2
		reg[ 2 ] -1
		reg[ 3 ] 29
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction addi 3 3 -1
		pcPlus1 20
	IDEX:
		instruction add 0 0 0
		pcPlus1 0
		readRegA 0
		readRegB 0
		offset 32
	EXMEM:
		instruction lw 3 0 44
		aluResult 44
		readRegB 29
	MEMWB:
		instruction add 1 1 2
		writeData 1
	WBEND:
		instruction beqz 0 0 -24
		writeData 8
@@@
state before cycle 28 starts
	pc 24
	data memory:
		dataMem[ 0 ] 536936453
		dataMem[ 1 ] 537067519
		dataMem[ 2 ] 2230304
		dataMem[ 3 ] -1945960404
		dataMem[ 4 ] 543424511
		dataMem[ 5 ] -1409089492
		dataMem[ 6 ] 270532616
		dataMem[ 7 ] 268500968
		dataMem[ 8 ] 32
		dataMem[ 9 ] -67108864
		dataMem[ 10 ] 8
		dataMem[ 11 ] 29
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] -1
		reg[ 3 ] 29
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction sw 3 0 44
		pcPlus1 24
	IDEX:
		instruction addi 3 3 -1
		pcPlus1 20
		readRegA 29
		readRegB 29
		offset -1
	EXMEM:
		instruction add 0 0 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction lw 3 0 44
		writeData 29
	WBEND:
		instruction add 1 1 2
		writeData 1
@@@
state before cycle 29 starts
	pc 28
	data memory:
		dataMem[ 0 ] 536936453
		dataMem[ 1 ] 537067519
		dataMem[ 2 ] 2230304
		dataMem[ 3 ] -1945960404
		dataMem[ 4 ] 543424511
		dataMem[ 5 ] -1409089492
		dataMem[ 6 ] 270532616
		dataMem[ 7 ] 268500968
		dataMem[ 8 ] 32
		dataMem[ 9 ] -67108864
		dataMem[ 10 ] 8
		dataMem[ 11 ] 29
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] -1
		reg[ 3 ] 29
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction beqz 0 1 8
		pcPlus1 28
	IDEX:
		instruction sw 3 0 44
		pcPlus1 24
		readRegA 0
		readRegB 29
		offset 44
	EXMEM:
		instruction addi 3 3 -1
		aluResult 28
		readRegB 29
	MEMWB:
		instruction add 0 0 0
		writeData 0
	WBEND:
		instruction lw 3 0 44
		writeData 29
@@@
state before cycle 30 starts
	pc 8
	data memory:
		dataMem[ 0 ] 536936453
		dataMem[ 1 ] 537067519
		dataMem[ 2 ] 2230304
		dataMem[ 3 ] -1945960404
		dataMem[ 4 ] 543424511
		dataMem[ 5 ] -1409089492
		dataMem[ 6 ] 270532616
		dataMem[ 7 ] 268500968
		dataMem[ 8 ] 32
		dataMem[ 9 ] -67108864
		dataMem[ 10 ] 8
		dataMem[ 11 ] 29
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] -1
		reg[ 3 ] 29
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction beqz 0 0 -24
		pcPlus1 32
	IDEX:
		instruction beqz 0 1 8
		pcPlus1 28
		readRegA 1
		readRegB 0
		offset 8
	EXMEM:
		instruction sw 3 0 44
		aluResult 44
		readRegB 28
	MEMWB:
		instruction addi 3 3 -1
		writeData 28
	WBEND:
		instruction add 0 0 0
		writeData 0
@@@
state before cycle 31 starts
	pc 12
	data memory:
		dataMem[ 0 ] 536936453
		dataMem[ 1 ] 537067519
		dataMem[ 2 ] 2230304
		dataMem[ 3 ] -1945960404
		dataMem[ 4 ] 543424511
		dataMem[ 5 ] -1409089492
		dataMem[ 6 ] 270532616
		dataMem[ 7 ] 268500968
		dataMem[ 8 ] 32
		dataMem[ 9 ] -67108864
		dataMem[ 10 ] 8
		dataMem[ 11 ] 28
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] -1
		reg[ 3 ] 28
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction add 1 1 2
		pcPlus1 12
	IDEX:
		instruction beqz 0 0 -24
		pcPlus1 32
		readRegA 0
		readRegB 0
		offset -24
	EXMEM:
		instruction beqz 0 1 8
		aluResult 36
		readRegB 0
	MEMWB:
		instruction sw 3 0 44
		writeData 28
	WBEND:
		instruction addi 3 3 -1
		writeData 28
@@@
state before cycle 32 starts
	pc 16
	data memory:
		dataMem[ 0 ] 536936453
		dataMem[ 1 ] 537067519
		dataMem[ 2 ] 2230304
		dataMem[ 3 ] -1945960404
		dataMem[ 4 ] 543424511
		dataMem[ 5 ] -1409089492
		dataMem[ 6 ] 270532616
		dataMem[ 7 ] 268500968
		dataMem[ 8 ] 32
		dataMem[ 9 ] -67108864
		dataMem[ 10 ] 8
		dataMem[ 11 ] 28
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] -1
		reg[ 3 ] 28
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction lw 3 0 44
		pcPlus1 16
	IDEX:
		instruction add 1 1 2
		pcPlus1 12
		readRegA 1
		readRegB -1
		offset 2080
	EXMEM:
		instruction beqz 0 0 -24
		aluResult 8
		readRegB 0
	MEMWB:
		instruction beqz 0 1 8
		writeData 36
	WBEND:
		instruction sw 3 0 44
		writeData 28
@@@
state before cycle 33 starts
	pc 20
	data memory:
		dataMem[ 0 ] 536936453
		dataMem[ 1 ] 537067519
		dataMem[ 2 ] 2230304
		dataMem[ 3 ] -1945960404
		dataMem[ 4 ] 543424511
		dataMem[ 5 ] -1409089492
		dataMem[ 6 ] 270532616
		dataMem[ 7 ] 268500968
		dataMem[ 8 ] 32
		dataMem[ 9 ] -67108864
		dataMem[ 10 ] 8
		dataMem[ 11 ] 28
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] -1
		reg[ 3 ] 28
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction addi 3 3 -1
		pcPlus1 20
	IDEX:
		instruction lw 3 0 44
		pcPlus1 16
		readRegA 0
		readRegB 28
		offset 44
	EXMEM:
		instruction add 1 1 2
		aluResult 0
		readRegB -1
	MEMWB:
		instruction beqz 0 0 -24
		writeData 8
	WBEND:
		instruction beqz 0 1 8
		writeData 36
@@@
state before cycle 34 starts
	pc 20
	data memory:
		dataMem[ 0 ] 536936453
		dataMem[ 1 ] 537067519
		dataMem[ 2 ] 2230304
		dataMem[ 3 ] -1945960404
		dataMem[ 4 ] 543424511
		dataMem[ 5 ] -1409089492
		dataMem[ 6 ] 270532616
		dataMem[ 7 ] 268500968
		dataMem[ 8 ] 32
		dataMem[ 9 ] -67108864
		dataMem[ 10 ] 8
		dataMem[ 11 ] 28
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] -1
		reg[ 3 ] 28
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction addi 3 3 -1
		pcPlus1 20
	IDEX:
		instruction add 0 0 0
		pcPlus1 0
		readRegA 0
		readRegB 0
		offset 32
	EXMEM:
		instruction lw 3 0 44
		aluResult 44
		readRegB 28
	MEMWB:
		instruction add 1 1 2
		writeData 0
	WBEND:
		instruction beqz 0 0 -24
		writeData 8
@@@
state before cycle 35 starts
	pc 24
	data memory:
		dataMem[ 0 ] 536936453
		dataMem[ 1 ] 537067519
		dataMem[ 2 ] 2230304
		dataMem[ 3 ] -1945960404
		dataMem[ 4 ] 543424511
		dataMem[ 5 ] -1409089492
		dataMem[ 6 ] 270532616
		dataMem[ 7 ] 268500968
		dataMem[ 8 ] 32
		dataMem[ 9 ] -67108864
		dataMem[ 10 ] 8
		dataMem[ 11 ] 28
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] -1
		reg[ 3 ] 28
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction sw 3 0 44
		pcPlus1 24
	IDEX:
		instruction addi 3 3 -1
		pcPlus1 20
		readRegA 28
		readRegB 28
		offset -1
	EXMEM:
		instruction add 0 0 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction lw 3 0 44
		writeData 28
	WBEND:
		instruction add 1 1 2
		writeData 0
@@@
state before cycle 36 starts
	pc 28
	data memory:
		dataMem[ 0 ] 536936453
		dataMem[ 1 ] 537067519
		dataMem[ 2 ] 2230304
		dataMem[ 3 ] -1945960404
		dataMem[ 4 ] 543424511
		dataMem[ 5 ] -1409089492
		dataMem[ 6 ] 270532616
		dataMem[ 7 ] 268500968
		dataMem[ 8 ] 32
		dataMem[ 9 ] -67108864
		dataMem[ 10 ] 8
		dataMem[ 11 ] 28
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] -1
		reg[ 3 ] 28
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction beqz 0 1 8
		pcPlus1 28
	IDEX:
		instruction sw 3 0 44
		pcPlus1 24
		readRegA 0
		readRegB 28
		offset 44
	EXMEM:
		instruction addi 3 3 -1
		aluResult 27
		readRegB 28
	MEMWB:
		instruction add 0 0 0
		writeData 0
	WBEND:
		instruction lw 3 0 44
		writeData 28
@@@
state before cycle 37 starts
	pc 8
	data memory:
		dataMem[ 0 ] 536936453
		dataMem[ 1 ] 537067519
		dataMem[ 2 ] 2230304
		dataMem[ 3 ] -1945960404
		dataMem[ 4 ] 543424511
		dataMem[ 5 ] -1409089492
		dataMem[ 6 ] 270532616
		dataMem[ 7 ] 268500968
		dataMem[ 8 ] 32
		dataMem[ 9 ] -67108864
		dataMem[ 10 ] 8
		dataMem[ 11 ] 28
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] -1
		reg[ 3 ] 28
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction beqz 0 0 -24
		pcPlus1 32
	IDEX:
		instruction beqz 0 1 8
		pcPlus1 28
		readRegA 0
		readRegB 0
		offset 8
	EXMEM:
		instruction sw 3 0 44
		aluResult 44
		readRegB 27
	MEMWB:
		instruction addi 3 3 -1
		writeData 27
	WBEND:
		instruction add 0 0 0
		writeData 0
@@@
state before cycle 38 starts
	pc 36
	data memory:
		dataMem[ 0 ] 536936453
		dataMem[ 1 ] 537067519
		dataMem[ 2 ] 2230304
		dataMem[ 3 ] -1945960404
		dataMem[ 4 ] 543424511
		dataMem[ 5 ] -1409089492
		dataMem[ 6 ] 270532616
		dataMem[ 7 ] 268500968
		dataMem[ 8 ] 32
		dataMem[ 9 ] -67108864
		dataMem[ 10 ] 8
		dataMem[ 11 ] 27
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] -1
		reg[ 3 ] 27
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction add 0 0 0
		pcPlus1 0
	IDEX:
		instruction add 0 0 0
		pcPlus1 0
		readRegA 0
		readRegB 0
		offset 32
	EXMEM:
		instruction beqz 0 1 8
		aluResult 36
		readRegB 0
	MEMWB:
		instruction sw 3 0 44
		writeData 27
	WBEND:
		instruction addi 3 3 -1
		writeData 27
@@@
state before cycle 39 starts
	pc 40
	data memory:
		dataMem[ 0 ] 536936453
		dataMem[ 1 ] 537067519
		dataMem[ 2 ] 2230304
		dataMem[ 3 ] -1945960404
		dataMem[ 4 ] 543424511
		dataMem[ 5 ] -1409089492
		dataMem[ 6 ] 270532616
		dataMem[ 7 ] 268500968
		dataMem[ 8 ] 32
		dataMem[ 9 ] -67108864
		dataMem[ 10 ] 8
		dataMem[ 11 ] 27
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] -1
		reg[ 3 ] 27
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction halt
		pcPlus1 40
	IDEX:
		instruction add 0 0 0
		pcPlus1 0
		readRegA 0
		readRegB 0
		offset 32
	EXMEM:
		instruction add 0 0 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction beqz 0 1 8
		writeData 36
	WBEND:
		instruction sw 3 0 44
		writeData 27
@@@
state before cycle 40 starts
	pc 44
	data memory:
		dataMem[ 0 ] 536936453
		dataMem[ 1 ] 537067519
		dataMem[ 2 ] 2230304
		dataMem[ 3 ] -1945960404
		dataMem[ 4 ] 543424511
		dataMem[ 5 ] -1409089492
		dataMem[ 6 ] 270532616
		dataMem[ 7 ] 268500968
		dataMem[ 8 ] 32
		dataMem[ 9 ] -67108864
		dataMem[ 10 ] 8
		dataMem[ 11 ] 27
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] -1
		reg[ 3 ] 27
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction data: 8
		pcPlus1 44
	IDEX:
		instruction halt
		pcPlus1 40
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction add 0 0 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction add 0 0 0
		writeData 0
	WBEND:
		instruction beqz 0 1 8
		writeData 36
@@@
state before cycle 41 starts
	pc 48
	data memory:
		dataMem[ 0 ] 536936453
		dataMem[ 1 ] 537067519
		dataMem[ 2 ] 2230304
		dataMem[ 3 ] -1945960404
		dataMem[ 4 ] 543424511
		dataMem[ 5 ] -1409089492
		dataMem[ 6 ] 270532616
		dataMem[ 7 ] 268500968
		dataMem[ 8 ] 32
		dataMem[ 9 ] -67108864
		dataMem[ 10 ] 8
		dataMem[ 11 ] 27
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] -1
		reg[ 3 ] 27
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction add 0 0 0
		pcPlus1 48
	IDEX:
		instruction data: 8
		pcPlus1 44
		readRegA 0
		readRegB 0
		offset 8
	EXMEM:
		instruction halt
		aluResult 0
		readRegB 0
	MEMWB:
		instruction add 0 0 0
		writeData 0
	WBEND:
		instruction add 0 0 0
		writeData 0
@@@
state before cycle 42 starts
	pc 52
	data memory:
		dataMem[ 0 ] 536936453
		dataMem[ 1 ] 537067519
		dataMem[ 2 ] 2230304
		dataMem[ 3 ] -1945960404
		dataMem[ 4 ] 543424511
		dataMem[ 5 ] -1409089492
		dataMem[ 6 ] 270532616
		dataMem[ 7 ] 268500968
		dataMem[ 8 ] 32
		dataMem[ 9 ] -67108864
		dataMem[ 10 ] 8
		dataMem[ 11 ] 27
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] -1
		reg[ 3 ] 27
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction data: 0
		pcPlus1 52
	IDEX:
		instruction add 0 0 0
		pcPlus1 48
		readRegA 0
		readRegB 0
		offset 32
	EXMEM:
		instruction data: 8
		aluResult 0
		readRegB 0
	MEMWB:
		instruction halt
		writeData 0
	WBEND:
		instruction add 0 0 0
		writeData 0
machine halted
total of 42 cycles executed
