#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1ae2c10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1ae2da0 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1af6090 .functor NOT 1, L_0x1b26530, C4<0>, C4<0>, C4<0>;
L_0x1b262c0 .functor XOR 1, L_0x1b26160, L_0x1b26220, C4<0>, C4<0>;
L_0x1b26420 .functor XOR 1, L_0x1b262c0, L_0x1b26380, C4<0>, C4<0>;
v0x1b1f190_0 .net *"_ivl_10", 0 0, L_0x1b26380;  1 drivers
v0x1b1f290_0 .net *"_ivl_12", 0 0, L_0x1b26420;  1 drivers
v0x1b1f370_0 .net *"_ivl_2", 0 0, L_0x1b21e20;  1 drivers
v0x1b1f430_0 .net *"_ivl_4", 0 0, L_0x1b26160;  1 drivers
v0x1b1f510_0 .net *"_ivl_6", 0 0, L_0x1b26220;  1 drivers
v0x1b1f640_0 .net *"_ivl_8", 0 0, L_0x1b262c0;  1 drivers
v0x1b1f720_0 .net "a", 0 0, v0x1b1a600_0;  1 drivers
v0x1b1f7c0_0 .net "b", 0 0, v0x1b1a6a0_0;  1 drivers
v0x1b1f860_0 .net "c", 0 0, v0x1b1a740_0;  1 drivers
v0x1b1f900_0 .var "clk", 0 0;
v0x1b1f9a0_0 .net "d", 0 0, v0x1b1a8b0_0;  1 drivers
v0x1b1fa40_0 .net "out_dut", 0 0, L_0x1b26000;  1 drivers
v0x1b1fae0_0 .net "out_ref", 0 0, L_0x1b209a0;  1 drivers
v0x1b1fb80_0 .var/2u "stats1", 159 0;
v0x1b1fc20_0 .var/2u "strobe", 0 0;
v0x1b1fcc0_0 .net "tb_match", 0 0, L_0x1b26530;  1 drivers
v0x1b1fd80_0 .net "tb_mismatch", 0 0, L_0x1af6090;  1 drivers
v0x1b1fe40_0 .net "wavedrom_enable", 0 0, v0x1b1a9a0_0;  1 drivers
v0x1b1fee0_0 .net "wavedrom_title", 511 0, v0x1b1aa40_0;  1 drivers
L_0x1b21e20 .concat [ 1 0 0 0], L_0x1b209a0;
L_0x1b26160 .concat [ 1 0 0 0], L_0x1b209a0;
L_0x1b26220 .concat [ 1 0 0 0], L_0x1b26000;
L_0x1b26380 .concat [ 1 0 0 0], L_0x1b209a0;
L_0x1b26530 .cmp/eeq 1, L_0x1b21e20, L_0x1b26420;
S_0x1ae2f30 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1ae2da0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1ae36b0 .functor NOT 1, v0x1b1a740_0, C4<0>, C4<0>, C4<0>;
L_0x1af6950 .functor NOT 1, v0x1b1a6a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b200f0 .functor AND 1, L_0x1ae36b0, L_0x1af6950, C4<1>, C4<1>;
L_0x1b20190 .functor NOT 1, v0x1b1a8b0_0, C4<0>, C4<0>, C4<0>;
L_0x1b202c0 .functor NOT 1, v0x1b1a600_0, C4<0>, C4<0>, C4<0>;
L_0x1b203c0 .functor AND 1, L_0x1b20190, L_0x1b202c0, C4<1>, C4<1>;
L_0x1b204a0 .functor OR 1, L_0x1b200f0, L_0x1b203c0, C4<0>, C4<0>;
L_0x1b20560 .functor AND 1, v0x1b1a600_0, v0x1b1a740_0, C4<1>, C4<1>;
L_0x1b20620 .functor AND 1, L_0x1b20560, v0x1b1a8b0_0, C4<1>, C4<1>;
L_0x1b206e0 .functor OR 1, L_0x1b204a0, L_0x1b20620, C4<0>, C4<0>;
L_0x1b20850 .functor AND 1, v0x1b1a6a0_0, v0x1b1a740_0, C4<1>, C4<1>;
L_0x1b208c0 .functor AND 1, L_0x1b20850, v0x1b1a8b0_0, C4<1>, C4<1>;
L_0x1b209a0 .functor OR 1, L_0x1b206e0, L_0x1b208c0, C4<0>, C4<0>;
v0x1af6300_0 .net *"_ivl_0", 0 0, L_0x1ae36b0;  1 drivers
v0x1af63a0_0 .net *"_ivl_10", 0 0, L_0x1b203c0;  1 drivers
v0x1b18df0_0 .net *"_ivl_12", 0 0, L_0x1b204a0;  1 drivers
v0x1b18eb0_0 .net *"_ivl_14", 0 0, L_0x1b20560;  1 drivers
v0x1b18f90_0 .net *"_ivl_16", 0 0, L_0x1b20620;  1 drivers
v0x1b190c0_0 .net *"_ivl_18", 0 0, L_0x1b206e0;  1 drivers
v0x1b191a0_0 .net *"_ivl_2", 0 0, L_0x1af6950;  1 drivers
v0x1b19280_0 .net *"_ivl_20", 0 0, L_0x1b20850;  1 drivers
v0x1b19360_0 .net *"_ivl_22", 0 0, L_0x1b208c0;  1 drivers
v0x1b19440_0 .net *"_ivl_4", 0 0, L_0x1b200f0;  1 drivers
v0x1b19520_0 .net *"_ivl_6", 0 0, L_0x1b20190;  1 drivers
v0x1b19600_0 .net *"_ivl_8", 0 0, L_0x1b202c0;  1 drivers
v0x1b196e0_0 .net "a", 0 0, v0x1b1a600_0;  alias, 1 drivers
v0x1b197a0_0 .net "b", 0 0, v0x1b1a6a0_0;  alias, 1 drivers
v0x1b19860_0 .net "c", 0 0, v0x1b1a740_0;  alias, 1 drivers
v0x1b19920_0 .net "d", 0 0, v0x1b1a8b0_0;  alias, 1 drivers
v0x1b199e0_0 .net "out", 0 0, L_0x1b209a0;  alias, 1 drivers
S_0x1b19b40 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1ae2da0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1b1a600_0 .var "a", 0 0;
v0x1b1a6a0_0 .var "b", 0 0;
v0x1b1a740_0 .var "c", 0 0;
v0x1b1a810_0 .net "clk", 0 0, v0x1b1f900_0;  1 drivers
v0x1b1a8b0_0 .var "d", 0 0;
v0x1b1a9a0_0 .var "wavedrom_enable", 0 0;
v0x1b1aa40_0 .var "wavedrom_title", 511 0;
S_0x1b19de0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1b19b40;
 .timescale -12 -12;
v0x1b1a040_0 .var/2s "count", 31 0;
E_0x1addb60/0 .event negedge, v0x1b1a810_0;
E_0x1addb60/1 .event posedge, v0x1b1a810_0;
E_0x1addb60 .event/or E_0x1addb60/0, E_0x1addb60/1;
E_0x1adddb0 .event negedge, v0x1b1a810_0;
E_0x1ac69f0 .event posedge, v0x1b1a810_0;
S_0x1b1a140 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1b19b40;
 .timescale -12 -12;
v0x1b1a340_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1b1a420 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1b19b40;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1b1aba0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1ae2da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1b20b00 .functor NOT 1, v0x1b1a600_0, C4<0>, C4<0>, C4<0>;
L_0x1b20b70 .functor NOT 1, v0x1b1a6a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b20c00 .functor AND 1, L_0x1b20b00, L_0x1b20b70, C4<1>, C4<1>;
L_0x1b20d10 .functor NOT 1, v0x1b1a740_0, C4<0>, C4<0>, C4<0>;
L_0x1b20db0 .functor AND 1, L_0x1b20c00, L_0x1b20d10, C4<1>, C4<1>;
L_0x1b20ec0 .functor NOT 1, v0x1b1a8b0_0, C4<0>, C4<0>, C4<0>;
L_0x1b20f70 .functor AND 1, L_0x1b20db0, L_0x1b20ec0, C4<1>, C4<1>;
L_0x1b21080 .functor NOT 1, v0x1b1a600_0, C4<0>, C4<0>, C4<0>;
L_0x1b21140 .functor NOT 1, v0x1b1a6a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b211b0 .functor AND 1, L_0x1b21080, L_0x1b21140, C4<1>, C4<1>;
L_0x1b21320 .functor NOT 1, v0x1b1a740_0, C4<0>, C4<0>, C4<0>;
L_0x1b214a0 .functor AND 1, L_0x1b211b0, L_0x1b21320, C4<1>, C4<1>;
L_0x1b215d0 .functor AND 1, L_0x1b214a0, v0x1b1a8b0_0, C4<1>, C4<1>;
L_0x1b217a0 .functor OR 1, L_0x1b20f70, L_0x1b215d0, C4<0>, C4<0>;
L_0x1b21560 .functor NOT 1, v0x1b1a600_0, C4<0>, C4<0>, C4<0>;
L_0x1b21a40 .functor AND 1, L_0x1b21560, v0x1b1a6a0_0, C4<1>, C4<1>;
L_0x1b21ca0 .functor NOT 1, v0x1b1a740_0, C4<0>, C4<0>, C4<0>;
L_0x1b21d10 .functor AND 1, L_0x1b21a40, L_0x1b21ca0, C4<1>, C4<1>;
L_0x1b21ec0 .functor NOT 1, v0x1b1a8b0_0, C4<0>, C4<0>, C4<0>;
L_0x1b21f30 .functor AND 1, L_0x1b21d10, L_0x1b21ec0, C4<1>, C4<1>;
L_0x1b220f0 .functor OR 1, L_0x1b217a0, L_0x1b21f30, C4<0>, C4<0>;
L_0x1b22200 .functor NOT 1, v0x1b1a600_0, C4<0>, C4<0>, C4<0>;
L_0x1b22330 .functor AND 1, L_0x1b22200, v0x1b1a6a0_0, C4<1>, C4<1>;
L_0x1b223f0 .functor AND 1, L_0x1b22330, v0x1b1a8b0_0, C4<1>, C4<1>;
L_0x1b22580 .functor OR 1, L_0x1b220f0, L_0x1b223f0, C4<0>, C4<0>;
L_0x1b22690 .functor AND 1, v0x1b1a600_0, v0x1b1a6a0_0, C4<1>, C4<1>;
L_0x1b227e0 .functor NOT 1, v0x1b1a740_0, C4<0>, C4<0>, C4<0>;
L_0x1b22850 .functor AND 1, L_0x1b22690, L_0x1b227e0, C4<1>, C4<1>;
L_0x1b22a50 .functor AND 1, L_0x1b22850, v0x1b1a8b0_0, C4<1>, C4<1>;
L_0x1b22b10 .functor OR 1, L_0x1b22580, L_0x1b22a50, C4<0>, C4<0>;
L_0x1b22d20 .functor AND 1, v0x1b1a600_0, v0x1b1a6a0_0, C4<1>, C4<1>;
L_0x1b22d90 .functor AND 1, L_0x1b22d20, v0x1b1a740_0, C4<1>, C4<1>;
L_0x1b22f60 .functor NOT 1, v0x1b1a8b0_0, C4<0>, C4<0>, C4<0>;
L_0x1b22fd0 .functor AND 1, L_0x1b22d90, L_0x1b22f60, C4<1>, C4<1>;
L_0x1b23200 .functor OR 1, L_0x1b22b10, L_0x1b22fd0, C4<0>, C4<0>;
L_0x1b23310 .functor NOT 1, v0x1b1a6a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b234b0 .functor AND 1, v0x1b1a600_0, L_0x1b23310, C4<1>, C4<1>;
L_0x1b23570 .functor AND 1, L_0x1b234b0, v0x1b1a740_0, C4<1>, C4<1>;
L_0x1b23770 .functor NOT 1, v0x1b1a8b0_0, C4<0>, C4<0>, C4<0>;
L_0x1b237e0 .functor AND 1, L_0x1b23570, L_0x1b23770, C4<1>, C4<1>;
L_0x1b23a40 .functor OR 1, L_0x1b23200, L_0x1b237e0, C4<0>, C4<0>;
L_0x1b23b50 .functor NOT 1, v0x1b1a600_0, C4<0>, C4<0>, C4<0>;
L_0x1b23d20 .functor NOT 1, v0x1b1a6a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b23d90 .functor AND 1, L_0x1b23b50, L_0x1b23d20, C4<1>, C4<1>;
L_0x1b24010 .functor AND 1, L_0x1b23d90, v0x1b1a740_0, C4<1>, C4<1>;
L_0x1b240d0 .functor AND 1, L_0x1b24010, v0x1b1a8b0_0, C4<1>, C4<1>;
L_0x1b24310 .functor OR 1, L_0x1b23a40, L_0x1b240d0, C4<0>, C4<0>;
L_0x1b24420 .functor AND 1, v0x1b1a600_0, v0x1b1a6a0_0, C4<1>, C4<1>;
L_0x1b24620 .functor AND 1, L_0x1b24420, v0x1b1a740_0, C4<1>, C4<1>;
L_0x1b246e0 .functor AND 1, L_0x1b24620, v0x1b1a8b0_0, C4<1>, C4<1>;
L_0x1b24940 .functor OR 1, L_0x1b24310, L_0x1b246e0, C4<0>, C4<0>;
L_0x1b24a50 .functor NOT 1, v0x1b1a6a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b24c70 .functor AND 1, v0x1b1a600_0, L_0x1b24a50, C4<1>, C4<1>;
L_0x1b24d30 .functor AND 1, L_0x1b24c70, v0x1b1a740_0, C4<1>, C4<1>;
L_0x1b24fb0 .functor AND 1, L_0x1b24d30, v0x1b1a8b0_0, C4<1>, C4<1>;
L_0x1b25070 .functor OR 1, L_0x1b24940, L_0x1b24fb0, C4<0>, C4<0>;
L_0x1b25350 .functor AND 1, v0x1b1a600_0, v0x1b1a6a0_0, C4<1>, C4<1>;
L_0x1b257e0 .functor NOT 1, v0x1b1a740_0, C4<0>, C4<0>, C4<0>;
L_0x1b25c40 .functor AND 1, L_0x1b25350, L_0x1b257e0, C4<1>, C4<1>;
L_0x1b25d50 .functor AND 1, L_0x1b25c40, v0x1b1a8b0_0, C4<1>, C4<1>;
L_0x1b26000 .functor OR 1, L_0x1b25070, L_0x1b25d50, C4<0>, C4<0>;
v0x1b1ae90_0 .net *"_ivl_0", 0 0, L_0x1b20b00;  1 drivers
v0x1b1af70_0 .net *"_ivl_10", 0 0, L_0x1b20ec0;  1 drivers
v0x1b1b050_0 .net *"_ivl_100", 0 0, L_0x1b24940;  1 drivers
v0x1b1b140_0 .net *"_ivl_102", 0 0, L_0x1b24a50;  1 drivers
v0x1b1b220_0 .net *"_ivl_104", 0 0, L_0x1b24c70;  1 drivers
v0x1b1b350_0 .net *"_ivl_106", 0 0, L_0x1b24d30;  1 drivers
v0x1b1b430_0 .net *"_ivl_108", 0 0, L_0x1b24fb0;  1 drivers
v0x1b1b510_0 .net *"_ivl_110", 0 0, L_0x1b25070;  1 drivers
v0x1b1b5f0_0 .net *"_ivl_112", 0 0, L_0x1b25350;  1 drivers
v0x1b1b6d0_0 .net *"_ivl_114", 0 0, L_0x1b257e0;  1 drivers
v0x1b1b7b0_0 .net *"_ivl_116", 0 0, L_0x1b25c40;  1 drivers
v0x1b1b890_0 .net *"_ivl_118", 0 0, L_0x1b25d50;  1 drivers
v0x1b1b970_0 .net *"_ivl_12", 0 0, L_0x1b20f70;  1 drivers
v0x1b1ba50_0 .net *"_ivl_14", 0 0, L_0x1b21080;  1 drivers
v0x1b1bb30_0 .net *"_ivl_16", 0 0, L_0x1b21140;  1 drivers
v0x1b1bc10_0 .net *"_ivl_18", 0 0, L_0x1b211b0;  1 drivers
v0x1b1bcf0_0 .net *"_ivl_2", 0 0, L_0x1b20b70;  1 drivers
v0x1b1bee0_0 .net *"_ivl_20", 0 0, L_0x1b21320;  1 drivers
v0x1b1bfc0_0 .net *"_ivl_22", 0 0, L_0x1b214a0;  1 drivers
v0x1b1c0a0_0 .net *"_ivl_24", 0 0, L_0x1b215d0;  1 drivers
v0x1b1c180_0 .net *"_ivl_26", 0 0, L_0x1b217a0;  1 drivers
v0x1b1c260_0 .net *"_ivl_28", 0 0, L_0x1b21560;  1 drivers
v0x1b1c340_0 .net *"_ivl_30", 0 0, L_0x1b21a40;  1 drivers
v0x1b1c420_0 .net *"_ivl_32", 0 0, L_0x1b21ca0;  1 drivers
v0x1b1c500_0 .net *"_ivl_34", 0 0, L_0x1b21d10;  1 drivers
v0x1b1c5e0_0 .net *"_ivl_36", 0 0, L_0x1b21ec0;  1 drivers
v0x1b1c6c0_0 .net *"_ivl_38", 0 0, L_0x1b21f30;  1 drivers
v0x1b1c7a0_0 .net *"_ivl_4", 0 0, L_0x1b20c00;  1 drivers
v0x1b1c880_0 .net *"_ivl_40", 0 0, L_0x1b220f0;  1 drivers
v0x1b1c960_0 .net *"_ivl_42", 0 0, L_0x1b22200;  1 drivers
v0x1b1ca40_0 .net *"_ivl_44", 0 0, L_0x1b22330;  1 drivers
v0x1b1cb20_0 .net *"_ivl_46", 0 0, L_0x1b223f0;  1 drivers
v0x1b1cc00_0 .net *"_ivl_48", 0 0, L_0x1b22580;  1 drivers
v0x1b1cef0_0 .net *"_ivl_50", 0 0, L_0x1b22690;  1 drivers
v0x1b1cfd0_0 .net *"_ivl_52", 0 0, L_0x1b227e0;  1 drivers
v0x1b1d0b0_0 .net *"_ivl_54", 0 0, L_0x1b22850;  1 drivers
v0x1b1d190_0 .net *"_ivl_56", 0 0, L_0x1b22a50;  1 drivers
v0x1b1d270_0 .net *"_ivl_58", 0 0, L_0x1b22b10;  1 drivers
v0x1b1d350_0 .net *"_ivl_6", 0 0, L_0x1b20d10;  1 drivers
v0x1b1d430_0 .net *"_ivl_60", 0 0, L_0x1b22d20;  1 drivers
v0x1b1d510_0 .net *"_ivl_62", 0 0, L_0x1b22d90;  1 drivers
v0x1b1d5f0_0 .net *"_ivl_64", 0 0, L_0x1b22f60;  1 drivers
v0x1b1d6d0_0 .net *"_ivl_66", 0 0, L_0x1b22fd0;  1 drivers
v0x1b1d7b0_0 .net *"_ivl_68", 0 0, L_0x1b23200;  1 drivers
v0x1b1d890_0 .net *"_ivl_70", 0 0, L_0x1b23310;  1 drivers
v0x1b1d970_0 .net *"_ivl_72", 0 0, L_0x1b234b0;  1 drivers
v0x1b1da50_0 .net *"_ivl_74", 0 0, L_0x1b23570;  1 drivers
v0x1b1db30_0 .net *"_ivl_76", 0 0, L_0x1b23770;  1 drivers
v0x1b1dc10_0 .net *"_ivl_78", 0 0, L_0x1b237e0;  1 drivers
v0x1b1dcf0_0 .net *"_ivl_8", 0 0, L_0x1b20db0;  1 drivers
v0x1b1ddd0_0 .net *"_ivl_80", 0 0, L_0x1b23a40;  1 drivers
v0x1b1deb0_0 .net *"_ivl_82", 0 0, L_0x1b23b50;  1 drivers
v0x1b1df90_0 .net *"_ivl_84", 0 0, L_0x1b23d20;  1 drivers
v0x1b1e070_0 .net *"_ivl_86", 0 0, L_0x1b23d90;  1 drivers
v0x1b1e150_0 .net *"_ivl_88", 0 0, L_0x1b24010;  1 drivers
v0x1b1e230_0 .net *"_ivl_90", 0 0, L_0x1b240d0;  1 drivers
v0x1b1e310_0 .net *"_ivl_92", 0 0, L_0x1b24310;  1 drivers
v0x1b1e3f0_0 .net *"_ivl_94", 0 0, L_0x1b24420;  1 drivers
v0x1b1e4d0_0 .net *"_ivl_96", 0 0, L_0x1b24620;  1 drivers
v0x1b1e5b0_0 .net *"_ivl_98", 0 0, L_0x1b246e0;  1 drivers
v0x1b1e690_0 .net "a", 0 0, v0x1b1a600_0;  alias, 1 drivers
v0x1b1e730_0 .net "b", 0 0, v0x1b1a6a0_0;  alias, 1 drivers
v0x1b1e820_0 .net "c", 0 0, v0x1b1a740_0;  alias, 1 drivers
v0x1b1e910_0 .net "d", 0 0, v0x1b1a8b0_0;  alias, 1 drivers
v0x1b1ea00_0 .net "out", 0 0, L_0x1b26000;  alias, 1 drivers
S_0x1b1ef70 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1ae2da0;
 .timescale -12 -12;
E_0x1add900 .event anyedge, v0x1b1fc20_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b1fc20_0;
    %nor/r;
    %assign/vec4 v0x1b1fc20_0, 0;
    %wait E_0x1add900;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b19b40;
T_3 ;
    %fork t_1, S_0x1b19de0;
    %jmp t_0;
    .scope S_0x1b19de0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1b1a040_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b1a8b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b1a740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b1a6a0_0, 0;
    %assign/vec4 v0x1b1a600_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ac69f0;
    %load/vec4 v0x1b1a040_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1b1a040_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1b1a8b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b1a740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b1a6a0_0, 0;
    %assign/vec4 v0x1b1a600_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1adddb0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1b1a420;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1addb60;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1b1a600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b1a6a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b1a740_0, 0;
    %assign/vec4 v0x1b1a8b0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1b19b40;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1ae2da0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b1f900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b1fc20_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1ae2da0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b1f900_0;
    %inv;
    %store/vec4 v0x1b1f900_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1ae2da0;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b1a810_0, v0x1b1fd80_0, v0x1b1f720_0, v0x1b1f7c0_0, v0x1b1f860_0, v0x1b1f9a0_0, v0x1b1fae0_0, v0x1b1fa40_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1ae2da0;
T_7 ;
    %load/vec4 v0x1b1fb80_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1b1fb80_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b1fb80_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1b1fb80_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b1fb80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b1fb80_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b1fb80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1ae2da0;
T_8 ;
    %wait E_0x1addb60;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b1fb80_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b1fb80_0, 4, 32;
    %load/vec4 v0x1b1fcc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1b1fb80_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b1fb80_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b1fb80_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b1fb80_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1b1fae0_0;
    %load/vec4 v0x1b1fae0_0;
    %load/vec4 v0x1b1fa40_0;
    %xor;
    %load/vec4 v0x1b1fae0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1b1fb80_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b1fb80_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1b1fb80_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b1fb80_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/kmap2/iter0/response36/top_module.sv";
