// Seed: 2391405812
module module_0 (
    input wire id_0,
    input uwire id_1,
    output tri0 id_2,
    input wand id_3,
    input tri0 id_4,
    output wand id_5,
    input supply0 id_6,
    output uwire id_7,
    input tri id_8,
    input uwire id_9
    , id_15,
    input wor id_10,
    input tri id_11,
    output wand id_12,
    input tri0 id_13
);
  wire [-1 : -1] id_16;
  initial id_15 = id_13;
endmodule
module module_1 #(
    parameter id_5 = 32'd13
) (
    input wand id_0,
    input supply0 id_1,
    input wand id_2,
    input uwire id_3
    , id_16,
    output wire id_4,
    input wand _id_5,
    input supply1 id_6,
    input wire id_7,
    input tri1 id_8,
    input supply0 id_9,
    input tri id_10,
    output wand id_11,
    output wire id_12,
    input supply0 id_13,
    output tri1 id_14
);
  wire id_17;
  assign id_16 = -1 == 1;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_14,
      id_10,
      id_1,
      id_4,
      id_8,
      id_12,
      id_0,
      id_2,
      id_2,
      id_8,
      id_12,
      id_10
  );
  assign modCall_1.id_10 = 0;
  assign id_14 = ~id_16;
  logic [1 'b0 ==?  id_5 : id_5] id_18;
endmodule
