git clone --depth 1 --no-tags https://github.com/bitofsomesh/Linear-Feedback-Shift-Register.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680148682
git clone --depth 1 --no-tags https://github.com/nazmulhasan77/DSD_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680343176
git clone --depth 1 --no-tags https://github.com/alfadelta10010/pes-asic-class.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679794608
git clone --depth 1 --no-tags https://github.com/Preetham2808/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679909710
git clone --depth 1 --no-tags https://github.com/xuantungbrian/Digital-systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679787883
git clone --depth 1 --no-tags https://github.com/alokiitb/Asynchronus_FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679828201
git clone --depth 1 --no-tags https://github.com/RahulV-24/32-bit_Pipeline_MIPS_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679435937
git clone --depth 1 --no-tags https://github.com/Muhammadussain/100Days_of_RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680542000
git clone --depth 1 --no-tags https://github.com/YagizKesepara/delta.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683841609
git clone --depth 1 --no-tags https://github.com/tusharshenoy/8-BIT-Ripple-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683694348
git clone --depth 1 --no-tags https://github.com/Mohammed-Mairajuddin-Musharraf/GCD_algorithmn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679221677
git clone --depth 1 --no-tags https://github.com/donlon/verilator-testcases.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679247176
git clone --depth 1 --no-tags https://github.com/saipraveenankireddy/asynch_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679389853
git clone --depth 1 --no-tags https://github.com/smsarmava/Asynchronous_FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679809292
git clone --depth 1 --no-tags https://github.com/purveshthummar/FIFO-first_in_first_out.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680383000
git clone --depth 1 --no-tags https://github.com/Mohammed-Mairajuddin-Musharraf/4x16_Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680254176
git clone --depth 1 --no-tags https://github.com/rajendra-17/Linear-Feedback-Shift-Register.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680121147
git clone --depth 1 --no-tags https://github.com/Abrahamhossainrahat/DSD_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679763008
git clone --depth 1 --no-tags https://github.com/mattvenn/tt04-rgb-mixer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681261731
git clone --depth 1 --no-tags https://github.com/sumit11899/32bit-Floating-point-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681607248
git clone --depth 1 --no-tags https://github.com/YunJoongChul/Verilog-LeNet5-08.22.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681518733
git clone --depth 1 --no-tags https://github.com/surendrayerragorla/Asynchronous_FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681614919
git clone --depth 1 --no-tags https://github.com/Sumit94790/DataStreamMultiplexer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682990636
git clone --depth 1 --no-tags https://github.com/xyhy/EECS207001_Logic-Design-Laboratory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682050280
git clone --depth 1 --no-tags https://github.com/vaishnavks98/Designed-an-Automated-Washing-Machine-Control-System-in-Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683111874
git clone --depth 1 --no-tags https://github.com/VarshaIITG/Hexadeciaml-Scanner.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683131964
git clone --depth 1 --no-tags https://github.com/sandeep-sai-dannapaneni/CRC-Encoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683123192
git clone --depth 1 --no-tags https://github.com/AnubhavSinghPawar/1X3_Router.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683124116
git clone --depth 1 --no-tags https://github.com/Rabindrakharga/MIPS-32_Verilog_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682776505
git clone --depth 1 --no-tags https://github.com/aryanmohansaxena/Automatic-Washing-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683152586
git clone --depth 1 --no-tags https://github.com/petersn/micro1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683552855
git clone --depth 1 --no-tags https://github.com/JiteshNayak2004/PD_ASIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679795566
git clone --depth 1 --no-tags https://github.com/Liu-Bingxu/ysyx-for-LiuBingxu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682110292
git clone --depth 1 --no-tags https://github.com/Albertokeroro/Input_Arbiter_TFG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679723399
git clone --depth 1 --no-tags https://github.com/catpupu/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/684008438
git clone --depth 1 --no-tags https://github.com/joyjacobcharles/joy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683804869
git clone --depth 1 --no-tags https://github.com/isomoye/analog_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680388242
git clone --depth 1 --no-tags https://github.com/SantaCRC/maquina-de-estado.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680649733
git clone --depth 1 --no-tags https://github.com/Srini-web/pes_asic_class.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677911991
git clone --depth 1 --no-tags https://github.com/light389/uart-protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678020896
git clone --depth 1 --no-tags https://github.com/MohamedDawod29/n-bit-counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683529690
git clone --depth 1 --no-tags https://github.com/nyinyioo/HDLBitsSolns.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683531666
git clone --depth 1 --no-tags https://github.com/vaidik-08/Efficiency_Improved_Dadda_Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683716564
git clone --depth 1 --no-tags https://github.com/sumit200697/FIFO-DESIGN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683386805
git clone --depth 1 --no-tags https://github.com/KommalaNagasai/100-days-of-RTL-README.md.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683352401
git clone --depth 1 --no-tags https://github.com/Momoi2309/LDH-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/684625437
git clone --depth 1 --no-tags https://github.com/Kavinnnnnn/chck.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/684567016
git clone --depth 1 --no-tags https://github.com/gunavant-s/Majority_Detector-Day-026.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678263034
git clone --depth 1 --no-tags https://github.com/segivens/alarm-clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678536019
git clone --depth 1 --no-tags https://github.com/tinywaferShark/tiny_user_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678871114
git clone --depth 1 --no-tags https://github.com/Brijeshpate/Single-Port-RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677976653
git clone --depth 1 --no-tags https://github.com/Rabindrakharga/Designing_backend_unit_of_mixed_signal_IC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682777100
git clone --depth 1 --no-tags https://github.com/Kushal-Varma/VLSI_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682283297
git clone --depth 1 --no-tags https://github.com/shubham-swadi/Digital-Lottery-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682551139
git clone --depth 1 --no-tags https://github.com/akshayeagle/FSM-multiplication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679986787
git clone --depth 1 --no-tags https://github.com/pratyushpare/256_Bit_AES_Encryption_System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679611130
git clone --depth 1 --no-tags https://github.com/ujwaluttarwar/Design-of-Asynchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680034635
git clone --depth 1 --no-tags https://github.com/zl-guo/hw_core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680133439
git clone --depth 1 --no-tags https://github.com/tanmay0550/SAT_Attack.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680000311
git clone --depth 1 --no-tags https://github.com/AnshumatDinesh/Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682309099
git clone --depth 1 --no-tags https://github.com/RahulTripathy/MIPS-Pipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681308869
git clone --depth 1 --no-tags https://github.com/alankuo04/sdram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681589340
git clone --depth 1 --no-tags https://github.com/ketzx/Building-a-Processor-with-Verilog-HDL-from-Scratch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681606823
git clone --depth 1 --no-tags https://github.com/rajitha0119/100-DAYS-OF-RTL-DAY-31.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683134818
git clone --depth 1 --no-tags https://github.com/ArunSaiJaligama/Tic-Tac-Toe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683123225
git clone --depth 1 --no-tags https://github.com/cncherisher/zynq.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681907702
git clone --depth 1 --no-tags https://github.com/nailasuely/IOInterfacesProblem1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681179257
git clone --depth 1 --no-tags https://github.com/gavaskark/new.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681648832
git clone --depth 1 --no-tags https://github.com/Inventor-X/MASAR-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681479754
git clone --depth 1 --no-tags https://github.com/LuizGustavo8/nRISC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/684328556
git clone --depth 1 --no-tags https://github.com/jx-zheng/hdlbits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679220511
git clone --depth 1 --no-tags https://github.com/velicharlagokulkumar/quartus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680018834
git clone --depth 1 --no-tags https://github.com/omarmuhamed123/encryption_decryption.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682643354
git clone --depth 1 --no-tags https://github.com/Saangetheya/ComputerSystemDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682994380
git clone --depth 1 --no-tags https://github.com/vtneil/cp-eng-hwsynlab2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681255536
git clone --depth 1 --no-tags https://github.com/WebKingdom/CPRE587.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682213789
git clone --depth 1 --no-tags https://github.com/AbdelrahmanKhaled826/pwm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678765554
git clone --depth 1 --no-tags https://github.com/TonyHo722/perl_study.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683904897
git clone --depth 1 --no-tags https://github.com/Sohansik02/Core-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/684567122
git clone --depth 1 --no-tags https://github.com/EngAhmed21/SPI_Master-Slave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681879129
git clone --depth 1 --no-tags https://github.com/Beyant1711/16Bit_RISC_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682148759
git clone --depth 1 --no-tags https://github.com/akash0758/Verilog-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682520938
git clone --depth 1 --no-tags https://github.com/callmemahmud/lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679178507
git clone --depth 1 --no-tags https://github.com/mahdimoeini8102/DigitalSystems_RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678878853
git clone --depth 1 --no-tags https://github.com/kakhileshrao/Asynchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679016750
git clone --depth 1 --no-tags https://github.com/aryavivek/TCL-Workshop-by-VSD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681598091
git clone --depth 1 --no-tags https://github.com/Revenant01/ALU_Structral_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680043993
git clone --depth 1 --no-tags https://github.com/som0305/uart_hex_calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678263978
git clone --depth 1 --no-tags https://github.com/souvik4374/dadda-wallace_multiplier_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679880980
git clone --depth 1 --no-tags https://github.com/HajraKamran/RTL_codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681099083
git clone --depth 1 --no-tags https://github.com/furiousprd15/8-bit-microprocessor-main.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/684055770
git clone --depth 1 --no-tags https://github.com/SR-Rishab/Digital-system-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683627881
git clone --depth 1 --no-tags https://github.com/radic2682/Wallace_Tree_Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683750961
git clone --depth 1 --no-tags https://github.com/MukeshIITB/processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680256306
git clone --depth 1 --no-tags https://github.com/qinjiuyin/fastinput_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680413393
git clone --depth 1 --no-tags https://github.com/Ajay-Jarapla/syn_FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680813736
git clone --depth 1 --no-tags https://github.com/yikoulian2001/Nvme-rootport.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680545558
git clone --depth 1 --no-tags https://github.com/ege-turan/reaction_timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681258111
git clone --depth 1 --no-tags https://github.com/Ananvai/CNN_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682976005
