Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sat Nov 30 19:29:14 2024
| Host         : Host-003 running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mini_alu_timing_summary_routed.rpt -pb mini_alu_timing_summary_routed.pb -rpx mini_alu_timing_summary_routed.rpx -warn_on_violation
| Design       : mini_alu
| Device       : 7z020-clg400
| Speed File   : -3  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   17          inf        0.000                      0                   17           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C
                            (input port)
  Destination:            output[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.513ns  (logic 3.894ns (23.583%)  route 12.619ns (76.417%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT4=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W6                   IBUF (Prop_ibuf_I_O)         0.805     0.805 r  C_IBUF_inst/O
                         net (fo=37, routed)          5.005     5.810    C_IBUF
    SLICE_X112Y57        LUT2 (Prop_lut2_I0_O)        0.113     5.923 r  output[12]_INST_0_i_5/O
                         net (fo=1, routed)           0.715     6.638    output[12]_INST_0_i_5_n_0
    SLICE_X112Y55        LUT6 (Prop_lut6_I1_O)        0.250     6.888 r  output[12]_INST_0_i_4/O
                         net (fo=2, routed)           0.316     7.205    output[12]_INST_0_i_4_n_0
    SLICE_X112Y58        LUT6 (Prop_lut6_I5_O)        0.097     7.302 r  output[12]_INST_0_i_3/O
                         net (fo=1, routed)           0.615     7.917    output[12]_INST_0_i_3_n_0
    SLICE_X112Y60        LUT6 (Prop_lut6_I5_O)        0.097     8.014 r  output[12]_INST_0_i_2/O
                         net (fo=2, routed)           0.588     8.601    output[12]_INST_0_i_2_n_0
    SLICE_X112Y61        LUT6 (Prop_lut6_I5_O)        0.097     8.698 r  output[14]_INST_0_i_2/O
                         net (fo=2, routed)           0.596     9.295    output[14]_INST_0_i_2_n_0
    SLICE_X112Y62        LUT4 (Prop_lut4_I0_O)        0.097     9.392 r  output[13]_INST_0_i_1/O
                         net (fo=1, routed)           4.783    14.175    output_OBUF[13]
    W8                   OBUF (Prop_obuf_I_O)         2.338    16.513 r  output[13]_INST_0/O
                         net (fo=0)                   0.000    16.513    output[13]
    W8                                                                r  output[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C
                            (input port)
  Destination:            output[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.508ns  (logic 3.894ns (23.589%)  route 12.614ns (76.411%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W6                   IBUF (Prop_ibuf_I_O)         0.805     0.805 r  C_IBUF_inst/O
                         net (fo=37, routed)          5.005     5.810    C_IBUF
    SLICE_X112Y57        LUT2 (Prop_lut2_I0_O)        0.113     5.923 r  output[12]_INST_0_i_5/O
                         net (fo=1, routed)           0.715     6.638    output[12]_INST_0_i_5_n_0
    SLICE_X112Y55        LUT6 (Prop_lut6_I1_O)        0.250     6.888 r  output[12]_INST_0_i_4/O
                         net (fo=2, routed)           0.316     7.205    output[12]_INST_0_i_4_n_0
    SLICE_X112Y58        LUT6 (Prop_lut6_I5_O)        0.097     7.302 r  output[12]_INST_0_i_3/O
                         net (fo=1, routed)           0.615     7.917    output[12]_INST_0_i_3_n_0
    SLICE_X112Y60        LUT6 (Prop_lut6_I5_O)        0.097     8.014 r  output[12]_INST_0_i_2/O
                         net (fo=2, routed)           0.588     8.601    output[12]_INST_0_i_2_n_0
    SLICE_X112Y61        LUT6 (Prop_lut6_I5_O)        0.097     8.698 r  output[14]_INST_0_i_2/O
                         net (fo=2, routed)           0.593     9.292    output[14]_INST_0_i_2_n_0
    SLICE_X112Y62        LUT6 (Prop_lut6_I0_O)        0.097     9.389 r  output[14]_INST_0_i_1/O
                         net (fo=1, routed)           4.781    14.170    output_OBUF[14]
    V8                   OBUF (Prop_obuf_I_O)         2.338    16.508 r  output[14]_INST_0/O
                         net (fo=0)                   0.000    16.508    output[14]
    V8                                                                r  output[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C
                            (input port)
  Destination:            output[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.355ns  (logic 3.856ns (23.575%)  route 12.499ns (76.425%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W6                   IBUF (Prop_ibuf_I_O)         0.805     0.805 r  C_IBUF_inst/O
                         net (fo=37, routed)          5.005     5.810    C_IBUF
    SLICE_X112Y57        LUT2 (Prop_lut2_I0_O)        0.113     5.923 r  output[12]_INST_0_i_5/O
                         net (fo=1, routed)           0.715     6.638    output[12]_INST_0_i_5_n_0
    SLICE_X112Y55        LUT6 (Prop_lut6_I1_O)        0.250     6.888 r  output[12]_INST_0_i_4/O
                         net (fo=2, routed)           0.525     7.414    output[12]_INST_0_i_4_n_0
    SLICE_X112Y58        LUT6 (Prop_lut6_I0_O)        0.097     7.511 f  output[16]_INST_0_i_7/O
                         net (fo=1, routed)           0.216     7.727    output[16]_INST_0_i_7_n_0
    SLICE_X112Y60        LUT6 (Prop_lut6_I5_O)        0.097     7.824 r  output[16]_INST_0_i_3/O
                         net (fo=1, routed)           0.596     8.420    output[16]_INST_0_i_3_n_0
    SLICE_X113Y62        LUT6 (Prop_lut6_I5_O)        0.097     8.517 r  output[16]_INST_0_i_2/O
                         net (fo=2, routed)           0.591     9.107    output[16]_INST_0_i_2_n_0
    SLICE_X112Y62        LUT6 (Prop_lut6_I2_O)        0.097     9.204 r  output[15]_INST_0_i_1/O
                         net (fo=1, routed)           4.851    14.055    output_OBUF[15]
    Y8                   OBUF (Prop_obuf_I_O)         2.300    16.355 r  output[15]_INST_0/O
                         net (fo=0)                   0.000    16.355    output[15]
    Y8                                                                r  output[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C
                            (input port)
  Destination:            output[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.789ns  (logic 3.764ns (23.838%)  route 12.025ns (76.162%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W6                   IBUF (Prop_ibuf_I_O)         0.805     0.805 r  C_IBUF_inst/O
                         net (fo=37, routed)          5.005     5.810    C_IBUF
    SLICE_X112Y57        LUT2 (Prop_lut2_I0_O)        0.113     5.923 r  output[12]_INST_0_i_5/O
                         net (fo=1, routed)           0.715     6.638    output[12]_INST_0_i_5_n_0
    SLICE_X112Y55        LUT6 (Prop_lut6_I1_O)        0.250     6.888 r  output[12]_INST_0_i_4/O
                         net (fo=2, routed)           0.316     7.205    output[12]_INST_0_i_4_n_0
    SLICE_X112Y58        LUT6 (Prop_lut6_I5_O)        0.097     7.302 r  output[12]_INST_0_i_3/O
                         net (fo=1, routed)           0.615     7.917    output[12]_INST_0_i_3_n_0
    SLICE_X112Y60        LUT6 (Prop_lut6_I5_O)        0.097     8.014 r  output[12]_INST_0_i_2/O
                         net (fo=2, routed)           0.591     8.604    output[12]_INST_0_i_2_n_0
    SLICE_X112Y61        LUT6 (Prop_lut6_I0_O)        0.097     8.701 r  output[12]_INST_0_i_1/O
                         net (fo=1, routed)           4.783    13.484    output_OBUF[12]
    W10                  OBUF (Prop_obuf_I_O)         2.305    15.789 r  output[12]_INST_0/O
                         net (fo=0)                   0.000    15.789    output[12]
    W10                                                               r  output[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C
                            (input port)
  Destination:            output[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.542ns  (logic 3.873ns (24.917%)  route 11.669ns (75.083%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W6                   IBUF (Prop_ibuf_I_O)         0.805     0.805 r  C_IBUF_inst/O
                         net (fo=37, routed)          5.005     5.810    C_IBUF
    SLICE_X112Y57        LUT2 (Prop_lut2_I0_O)        0.113     5.923 f  output[12]_INST_0_i_5/O
                         net (fo=1, routed)           0.715     6.638    output[12]_INST_0_i_5_n_0
    SLICE_X112Y55        LUT6 (Prop_lut6_I1_O)        0.250     6.888 f  output[12]_INST_0_i_4/O
                         net (fo=2, routed)           0.525     7.414    output[12]_INST_0_i_4_n_0
    SLICE_X112Y58        LUT6 (Prop_lut6_I0_O)        0.097     7.511 r  output[16]_INST_0_i_7/O
                         net (fo=1, routed)           0.216     7.727    output[16]_INST_0_i_7_n_0
    SLICE_X112Y60        LUT6 (Prop_lut6_I5_O)        0.097     7.824 f  output[16]_INST_0_i_3/O
                         net (fo=1, routed)           0.596     8.420    output[16]_INST_0_i_3_n_0
    SLICE_X113Y62        LUT6 (Prop_lut6_I5_O)        0.097     8.517 f  output[16]_INST_0_i_2/O
                         net (fo=2, routed)           0.601     9.117    output[16]_INST_0_i_2_n_0
    SLICE_X112Y62        LUT6 (Prop_lut6_I2_O)        0.097     9.214 r  output[16]_INST_0_i_1/O
                         net (fo=1, routed)           4.011    13.225    output_OBUF[16]
    Y9                   OBUF (Prop_obuf_I_O)         2.317    15.542 r  output[16]_INST_0/O
                         net (fo=0)                   0.000    15.542    output[16]
    Y9                                                                r  output[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C
                            (input port)
  Destination:            output[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.461ns  (logic 3.838ns (24.823%)  route 11.623ns (75.177%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W6                   IBUF (Prop_ibuf_I_O)         0.805     0.805 r  C_IBUF_inst/O
                         net (fo=37, routed)          4.304     5.109    C_IBUF
    SLICE_X113Y51        LUT5 (Prop_lut5_I2_O)        0.097     5.206 r  output[3]_INST_0_i_2/O
                         net (fo=4, routed)           0.736     5.943    output[3]_INST_0_i_2_n_0
    SLICE_X112Y54        LUT6 (Prop_lut6_I5_O)        0.097     6.040 r  output[5]_INST_0_i_2/O
                         net (fo=3, routed)           0.316     6.356    output[5]_INST_0_i_2_n_0
    SLICE_X112Y56        LUT6 (Prop_lut6_I5_O)        0.097     6.453 r  output[7]_INST_0_i_2/O
                         net (fo=3, routed)           0.580     7.033    output[7]_INST_0_i_2_n_0
    SLICE_X112Y57        LUT6 (Prop_lut6_I5_O)        0.097     7.130 r  output[9]_INST_0_i_2/O
                         net (fo=3, routed)           0.313     7.443    output[9]_INST_0_i_2_n_0
    SLICE_X112Y59        LUT6 (Prop_lut6_I5_O)        0.097     7.540 r  output[11]_INST_0_i_2/O
                         net (fo=2, routed)           0.596     8.137    output[11]_INST_0_i_2_n_0
    SLICE_X112Y60        LUT4 (Prop_lut4_I0_O)        0.100     8.237 r  output[10]_INST_0_i_1/O
                         net (fo=1, routed)           4.776    13.013    output_OBUF[10]
    U9                   OBUF (Prop_obuf_I_O)         2.448    15.461 r  output[10]_INST_0/O
                         net (fo=0)                   0.000    15.461    output[10]
    U9                                                                r  output[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C
                            (input port)
  Destination:            output[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.399ns  (logic 3.674ns (23.859%)  route 11.725ns (76.141%))
  Logic Levels:           8  (IBUF=1 LUT5=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W6                   IBUF (Prop_ibuf_I_O)         0.805     0.805 r  C_IBUF_inst/O
                         net (fo=37, routed)          4.304     5.109    C_IBUF
    SLICE_X113Y51        LUT5 (Prop_lut5_I2_O)        0.097     5.206 r  output[3]_INST_0_i_2/O
                         net (fo=4, routed)           0.736     5.943    output[3]_INST_0_i_2_n_0
    SLICE_X112Y54        LUT6 (Prop_lut6_I5_O)        0.097     6.040 r  output[5]_INST_0_i_2/O
                         net (fo=3, routed)           0.316     6.356    output[5]_INST_0_i_2_n_0
    SLICE_X112Y56        LUT6 (Prop_lut6_I5_O)        0.097     6.453 r  output[7]_INST_0_i_2/O
                         net (fo=3, routed)           0.580     7.033    output[7]_INST_0_i_2_n_0
    SLICE_X112Y57        LUT6 (Prop_lut6_I5_O)        0.097     7.130 r  output[9]_INST_0_i_2/O
                         net (fo=3, routed)           0.313     7.443    output[9]_INST_0_i_2_n_0
    SLICE_X112Y59        LUT6 (Prop_lut6_I5_O)        0.097     7.540 r  output[11]_INST_0_i_2/O
                         net (fo=2, routed)           0.593     8.134    output[11]_INST_0_i_2_n_0
    SLICE_X112Y60        LUT6 (Prop_lut6_I0_O)        0.097     8.231 r  output[11]_INST_0_i_1/O
                         net (fo=1, routed)           4.881    13.112    output_OBUF[11]
    W9                   OBUF (Prop_obuf_I_O)         2.287    15.399 r  output[11]_INST_0/O
                         net (fo=0)                   0.000    15.399    output[11]
    W9                                                                r  output[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C
                            (input port)
  Destination:            output[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.054ns  (logic 3.731ns (24.784%)  route 11.323ns (75.216%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W6                   IBUF (Prop_ibuf_I_O)         0.805     0.805 r  C_IBUF_inst/O
                         net (fo=37, routed)          4.304     5.109    C_IBUF
    SLICE_X113Y51        LUT5 (Prop_lut5_I2_O)        0.097     5.206 r  output[3]_INST_0_i_2/O
                         net (fo=4, routed)           0.736     5.943    output[3]_INST_0_i_2_n_0
    SLICE_X112Y54        LUT6 (Prop_lut6_I5_O)        0.097     6.040 r  output[5]_INST_0_i_2/O
                         net (fo=3, routed)           0.316     6.356    output[5]_INST_0_i_2_n_0
    SLICE_X112Y56        LUT6 (Prop_lut6_I5_O)        0.097     6.453 r  output[7]_INST_0_i_2/O
                         net (fo=3, routed)           0.580     7.033    output[7]_INST_0_i_2_n_0
    SLICE_X112Y57        LUT6 (Prop_lut6_I5_O)        0.097     7.130 r  output[9]_INST_0_i_2/O
                         net (fo=3, routed)           0.610     7.740    output[9]_INST_0_i_2_n_0
    SLICE_X112Y58        LUT4 (Prop_lut4_I0_O)        0.100     7.840 r  output[8]_INST_0_i_1/O
                         net (fo=1, routed)           4.776    12.616    output_OBUF[8]
    W11                  OBUF (Prop_obuf_I_O)         2.438    15.054 r  output[8]_INST_0/O
                         net (fo=0)                   0.000    15.054    output[8]
    W11                                                               r  output[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C
                            (input port)
  Destination:            output[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.813ns  (logic 3.580ns (24.168%)  route 11.233ns (75.832%))
  Logic Levels:           7  (IBUF=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W6                   IBUF (Prop_ibuf_I_O)         0.805     0.805 r  C_IBUF_inst/O
                         net (fo=37, routed)          4.304     5.109    C_IBUF
    SLICE_X113Y51        LUT5 (Prop_lut5_I2_O)        0.097     5.206 r  output[3]_INST_0_i_2/O
                         net (fo=4, routed)           0.736     5.943    output[3]_INST_0_i_2_n_0
    SLICE_X112Y54        LUT6 (Prop_lut6_I5_O)        0.097     6.040 r  output[5]_INST_0_i_2/O
                         net (fo=3, routed)           0.316     6.356    output[5]_INST_0_i_2_n_0
    SLICE_X112Y56        LUT6 (Prop_lut6_I5_O)        0.097     6.453 r  output[7]_INST_0_i_2/O
                         net (fo=3, routed)           0.580     7.033    output[7]_INST_0_i_2_n_0
    SLICE_X112Y57        LUT6 (Prop_lut6_I5_O)        0.097     7.130 r  output[9]_INST_0_i_2/O
                         net (fo=3, routed)           0.522     7.652    output[9]_INST_0_i_2_n_0
    SLICE_X112Y59        LUT6 (Prop_lut6_I0_O)        0.097     7.749 r  output[9]_INST_0_i_1/O
                         net (fo=1, routed)           4.773    12.523    output_OBUF[9]
    U8                   OBUF (Prop_obuf_I_O)         2.290    14.813 r  output[9]_INST_0/O
                         net (fo=0)                   0.000    14.813    output[9]
    U8                                                                r  output[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C
                            (input port)
  Destination:            output[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.348ns  (logic 3.480ns (24.251%)  route 10.868ns (75.749%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W6                   IBUF (Prop_ibuf_I_O)         0.805     0.805 r  C_IBUF_inst/O
                         net (fo=37, routed)          4.304     5.109    C_IBUF
    SLICE_X113Y51        LUT5 (Prop_lut5_I2_O)        0.097     5.206 r  output[3]_INST_0_i_2/O
                         net (fo=4, routed)           0.736     5.943    output[3]_INST_0_i_2_n_0
    SLICE_X112Y54        LUT6 (Prop_lut6_I5_O)        0.097     6.040 r  output[5]_INST_0_i_2/O
                         net (fo=3, routed)           0.316     6.356    output[5]_INST_0_i_2_n_0
    SLICE_X112Y56        LUT6 (Prop_lut6_I5_O)        0.097     6.453 r  output[7]_INST_0_i_2/O
                         net (fo=3, routed)           0.729     7.182    output[7]_INST_0_i_2_n_0
    SLICE_X112Y57        LUT4 (Prop_lut4_I0_O)        0.097     7.279 r  output[6]_INST_0_i_1/O
                         net (fo=1, routed)           4.782    12.061    output_OBUF[6]
    T5                   OBUF (Prop_obuf_I_O)         2.287    14.348 r  output[6]_INST_0/O
                         net (fo=0)                   0.000    14.348    output[6]
    T5                                                                r  output[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[5]
                            (input port)
  Destination:            output[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.620ns  (logic 1.368ns (37.795%)  route 2.252ns (62.205%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  A[5] (IN)
                         net (fo=0)                   0.000     0.000    A[5]
    W19                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  A_IBUF[5]_inst/O
                         net (fo=3, routed)           0.417     0.618    A_IBUF[5]
    SLICE_X112Y55        LUT6 (Prop_lut6_I5_O)        0.045     0.663 r  output[5]_INST_0_i_1/O
                         net (fo=1, routed)           1.834     2.497    output_OBUF[5]
    U5                   OBUF (Prop_obuf_I_O)         1.123     3.620 r  output[5]_INST_0/O
                         net (fo=0)                   0.000     3.620    output[5]
    U5                                                                r  output[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[14]
                            (input port)
  Destination:            output[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.831ns  (logic 1.466ns (38.281%)  route 2.364ns (61.719%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  A[14] (IN)
                         net (fo=0)                   0.000     0.000    A[14]
    V16                  IBUF (Prop_ibuf_I_O)         0.212     0.212 f  A_IBUF[14]_inst/O
                         net (fo=3, routed)           0.366     0.578    A_IBUF[14]
    SLICE_X112Y62        LUT6 (Prop_lut6_I0_O)        0.045     0.623 r  output[16]_INST_0_i_1/O
                         net (fo=1, routed)           1.998     2.621    output_OBUF[16]
    Y9                   OBUF (Prop_obuf_I_O)         1.209     3.831 r  output[16]_INST_0/O
                         net (fo=0)                   0.000     3.831    output[16]
    Y9                                                                r  output[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            output[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.251ns  (logic 1.477ns (34.736%)  route 2.774ns (65.264%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    P15                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  A_IBUF[2]_inst/O
                         net (fo=4, routed)           0.441     0.635    A_IBUF[2]
    SLICE_X112Y54        LUT4 (Prop_lut4_I1_O)        0.046     0.681 r  output[2]_INST_0_i_1/O
                         net (fo=1, routed)           2.333     3.014    output_OBUF[2]
    V11                  OBUF (Prop_obuf_I_O)         1.237     4.251 r  output[2]_INST_0/O
                         net (fo=0)                   0.000     4.251    output[2]
    V11                                                               r  output[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[9]
                            (input port)
  Destination:            output[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.317ns  (logic 1.415ns (32.768%)  route 2.902ns (67.232%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  A[9] (IN)
                         net (fo=0)                   0.000     0.000    A[9]
    R18                  IBUF (Prop_ibuf_I_O)         0.186     0.186 r  A_IBUF[9]_inst/O
                         net (fo=5, routed)           0.369     0.556    A_IBUF[9]
    SLICE_X112Y59        LUT6 (Prop_lut6_I5_O)        0.045     0.601 r  output[9]_INST_0_i_1/O
                         net (fo=1, routed)           2.533     3.134    output_OBUF[9]
    U8                   OBUF (Prop_obuf_I_O)         1.183     4.317 r  output[9]_INST_0/O
                         net (fo=0)                   0.000     4.317    output[9]
    U8                                                                r  output[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[7]
                            (input port)
  Destination:            output[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.342ns  (logic 1.459ns (33.609%)  route 2.883ns (66.391%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  A[7] (IN)
                         net (fo=0)                   0.000     0.000    A[7]
    V18                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  A_IBUF[7]_inst/O
                         net (fo=4, routed)           0.349     0.566    A_IBUF[7]
    SLICE_X112Y57        LUT6 (Prop_lut6_I5_O)        0.045     0.611 r  output[7]_INST_0_i_1/O
                         net (fo=1, routed)           2.533     3.145    output_OBUF[7]
    Y11                  OBUF (Prop_obuf_I_O)         1.197     4.342 r  output[7]_INST_0/O
                         net (fo=0)                   0.000     4.342    output[7]
    Y11                                                               r  output[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[11]
                            (input port)
  Destination:            output[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.347ns  (logic 1.413ns (32.500%)  route 2.934ns (67.500%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  A[11] (IN)
                         net (fo=0)                   0.000     0.000    A[11]
    R17                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  A_IBUF[11]_inst/O
                         net (fo=4, routed)           0.365     0.552    A_IBUF[11]
    SLICE_X112Y60        LUT6 (Prop_lut6_I5_O)        0.045     0.597 r  output[11]_INST_0_i_1/O
                         net (fo=1, routed)           2.569     3.166    output_OBUF[11]
    W9                   OBUF (Prop_obuf_I_O)         1.180     4.347 r  output[11]_INST_0/O
                         net (fo=0)                   0.000     4.347    output[11]
    W9                                                                r  output[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[11]
                            (input port)
  Destination:            output[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.366ns  (logic 1.430ns (32.754%)  route 2.936ns (67.246%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  A[11] (IN)
                         net (fo=0)                   0.000     0.000    A[11]
    R17                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  A_IBUF[11]_inst/O
                         net (fo=4, routed)           0.414     0.601    A_IBUF[11]
    SLICE_X112Y61        LUT6 (Prop_lut6_I2_O)        0.045     0.646 r  output[12]_INST_0_i_1/O
                         net (fo=1, routed)           2.523     3.168    output_OBUF[12]
    W10                  OBUF (Prop_obuf_I_O)         1.198     4.366 r  output[12]_INST_0/O
                         net (fo=0)                   0.000     4.366    output[12]
    W10                                                               r  output[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            output[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.375ns  (logic 1.476ns (33.731%)  route 2.899ns (66.269%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    P16                  IBUF (Prop_ibuf_I_O)         0.198     0.198 r  A_IBUF[1]_inst/O
                         net (fo=2, routed)           0.363     0.561    A_IBUF[1]
    SLICE_X113Y51        LUT5 (Prop_lut5_I0_O)        0.046     0.607 r  output[1]_INST_0_i_1/O
                         net (fo=1, routed)           2.536     3.144    output_OBUF[1]
    V10                  OBUF (Prop_obuf_I_O)         1.231     4.375 r  output[1]_INST_0/O
                         net (fo=0)                   0.000     4.375    output[1]
    V10                                                               r  output[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[14]
                            (input port)
  Destination:            output[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.391ns  (logic 1.450ns (33.017%)  route 2.941ns (66.983%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  A[14] (IN)
                         net (fo=0)                   0.000     0.000    A[14]
    V16                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  A_IBUF[14]_inst/O
                         net (fo=3, routed)           0.375     0.587    A_IBUF[14]
    SLICE_X112Y62        LUT6 (Prop_lut6_I5_O)        0.045     0.632 r  output[15]_INST_0_i_1/O
                         net (fo=1, routed)           2.566     3.198    output_OBUF[15]
    Y8                   OBUF (Prop_obuf_I_O)         1.193     4.391 r  output[15]_INST_0/O
                         net (fo=0)                   0.000     4.391    output[15]
    Y8                                                                r  output[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            output[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.398ns  (logic 1.376ns (31.279%)  route 3.022ns (68.721%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    T19                  IBUF (Prop_ibuf_I_O)         0.200     0.200 r  A_IBUF[0]_inst/O
                         net (fo=3, routed)           0.500     0.700    A_IBUF[0]
    SLICE_X113Y51        LUT2 (Prop_lut2_I1_O)        0.045     0.745 r  output[0]_INST_0_i_1/O
                         net (fo=1, routed)           2.522     3.267    output_OBUF[0]
    V6                   OBUF (Prop_obuf_I_O)         1.130     4.398 r  output[0]_INST_0/O
                         net (fo=0)                   0.000     4.398    output[0]
    V6                                                                r  output[0] (OUT)
  -------------------------------------------------------------------    -------------------





