;redcode
;assert 1
	SPL 0, <502
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 12, 250
	MOV -7, <-20
	SUB -7, <2
	SUB -7, <2
	SUB #2, @-0
	SUB 0, <-1
	ADD -30, 9
	SUB @-127, 107
	MOV -207, <-120
	SPL 0, <502
	SLT 720, 200
	CMP -207, <-120
	SPL -700, -600
	CMP @-127, 100
	SUB @-127, 100
	SUB -7, <2
	MOV -7, <-20
	SUB 912, 50
	SUB 120, 500
	CMP 12, 250
	ADD -30, 9
	SLT 721, 0
	CMP #2, @-0
	MOV -7, <-20
	SUB 912, 50
	SUB 912, 50
	CMP @-127, 100
	CMP 12, @-10
	CMP @3, 0
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	SPL 0, <502
	SUB 1, <-1
	SLT @3, 0
	SUB @127, 106
	SUB 912, 50
	CMP -207, <-120
	CMP -207, <-120
	MOV -7, <-20
	SPL 0, <502
	MOV -7, <-20
	SPL 0, <502
	SPL 0, <502
	SUB -7, <2
