<annotationInfo>
<annotationInfo>
<item  id="40" filename="pool_core/pool_core.cpp" linenumber="21" name="lhs_V" contextFuncName="Pool" moduleName="Pool" rtlName="lhs_V_fu_406_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="41" filename="pool_core/pool_core.cpp" linenumber="21" name="r_V_15" contextFuncName="Pool" moduleName="Pool" rtlName="Pool_udiv_16ns_8nfYi_U5" latency="19" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="43" filename="pool_core/pool_core.cpp" linenumber="24" name="tmp_4" contextFuncName="Pool" moduleName="Pool" rtlName="Pool_udiv_16ns_8nfYi_U6" latency="19" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="44" filename="pool_core/pool_core.cpp" linenumber="29" name="tmp_6" contextFuncName="Pool" moduleName="Pool" rtlName="tmp_6_fu_440_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="45" filename="pool_core/pool_core.cpp" linenumber="32" name="tmp_7" contextFuncName="Pool" moduleName="Pool" rtlName="tmp_7_fu_445_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="46" filename="pool_core/pool_core.cpp" linenumber="43" name="rhs_V_1" contextFuncName="Pool" moduleName="Pool" rtlName="rhs_V_1_fu_450_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="47" filename="pool_core/pool_core.cpp" linenumber="43" name="rhs_V_2" contextFuncName="Pool" moduleName="Pool" rtlName="rhs_V_2_fu_453_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="48" filename="pool_core/pool_core.cpp" linenumber="50" name="r_V_16" contextFuncName="Pool" moduleName="Pool" rtlName="r_V_16_fu_426_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="41" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="49" filename="pool_core/pool_core.cpp" linenumber="50" name="tmp_s" contextFuncName="Pool" moduleName="Pool" rtlName="grp_fu_378_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="50" filename="pool_core/pool_core.cpp" linenumber="50" name="tmp_1" contextFuncName="Pool" moduleName="Pool" rtlName="Pool_sitofp_32ns_dEe_U3" latency="5" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="51" filename="pool_core/pool_core.cpp" linenumber="51" name="rhs_V_1_cast" contextFuncName="Pool" moduleName="Pool" rtlName="rhs_V_1_cast_fu_456_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="52" filename="pool_core/pool_core.cpp" linenumber="51" name="rhs_V_2_cast" contextFuncName="Pool" moduleName="Pool" rtlName="rhs_V_2_cast_fu_460_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="53" filename="pool_core/pool_core.cpp" linenumber="29" name="sum" contextFuncName="Pool" moduleName="Pool" rtlName="sum_fu_463_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="54" filename="pool_core/pool_core.cpp" linenumber="29" name="tmp_2" contextFuncName="Pool" moduleName="Pool" rtlName="tmp_2_fu_471_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="55" filename="pool_core/pool_core.cpp" linenumber="29" name="p_sum" contextFuncName="Pool" moduleName="Pool" rtlName="p_sum_fu_477_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="59" filename="pool_core/pool_core.cpp" linenumber="24" name="i_op_assign_17_cast6" contextFuncName="Pool" moduleName="Pool" rtlName="i_op_assign_17_cast6_fu_485_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="60" filename="pool_core/pool_core.cpp" linenumber="24" name="exitcond1" contextFuncName="Pool" moduleName="Pool" rtlName="exitcond1_fu_489_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="62" filename="pool_core/pool_core.cpp" linenumber="24" name="c" contextFuncName="Pool" moduleName="Pool" rtlName="c_fu_494_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="65" filename="pool_core/pool_core.cpp" linenumber="51" name="rhs_V_7_cast" contextFuncName="Pool" moduleName="Pool" rtlName="rhs_V_7_cast_fu_500_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="71" filename="pool_core/pool_core.cpp" linenumber="51" name="next_mul1" contextFuncName="Pool" moduleName="Pool" rtlName="next_mul1_fu_504_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="73" filename="pool_core/pool_core.cpp" linenumber="25" name="exitcond2" contextFuncName="Pool" moduleName="Pool" rtlName="exitcond2_fu_514_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="75" filename="pool_core/pool_core.cpp" linenumber="25" name="i" contextFuncName="Pool" moduleName="Pool" rtlName="i_fu_519_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="78" filename="pool_core/pool_core.cpp" linenumber="51" name="r_V_cast" contextFuncName="Pool" moduleName="Pool" rtlName="r_V_1_fu_529_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="79" filename="pool_core/pool_core.cpp" linenumber="51" name="r_V_1" contextFuncName="Pool" moduleName="Pool" rtlName="r_V_1_fu_529_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="85" filename="pool_core/pool_core.cpp" linenumber="21" name="next_mul9" contextFuncName="Pool" moduleName="Pool" rtlName="next_mul9_fu_534_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="86" filename="pool_core/pool_core.cpp" linenumber="43" name="next_mul" contextFuncName="Pool" moduleName="Pool" rtlName="next_mul_fu_539_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="87" filename="pool_core/pool_core.cpp" linenumber="26" name="exitcond" contextFuncName="Pool" moduleName="Pool" rtlName="exitcond_fu_544_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="89" filename="pool_core/pool_core.cpp" linenumber="26" name="j" contextFuncName="Pool" moduleName="Pool" rtlName="j_fu_549_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="96" filename="pool_core/pool_core.cpp" linenumber="36" name="exitcond3" contextFuncName="Pool" moduleName="Pool" rtlName="exitcond3_fu_555_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="98" filename="pool_core/pool_core.cpp" linenumber="36" name="ii" contextFuncName="Pool" moduleName="Pool" rtlName="ii_fu_560_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="101" filename="pool_core/pool_core.cpp" linenumber="39" name="tmp_8" contextFuncName="Pool" moduleName="Pool" rtlName="tmp_8_fu_566_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="102" filename="pool_core/pool_core.cpp" linenumber="39" name="h_V" contextFuncName="Pool" moduleName="Pool" rtlName="h_V_fu_570_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="104" filename="pool_core/pool_core.cpp" linenumber="43" name="r_V" contextFuncName="Pool" moduleName="Pool" rtlName="Pool_mul_mul_16s_g8j_U7" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="106" filename="pool_core/pool_core.cpp" linenumber="43" name="r_V_2" contextFuncName="Pool" moduleName="Pool" rtlName="r_V_2_fu_583_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="111" filename="pool_core/pool_core.cpp" linenumber="37" name="exitcond4" contextFuncName="Pool" moduleName="Pool" rtlName="exitcond4_fu_588_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="113" filename="pool_core/pool_core.cpp" linenumber="37" name="jj" contextFuncName="Pool" moduleName="Pool" rtlName="jj_fu_593_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="116" filename="pool_core/pool_core.cpp" linenumber="40" name="tmp_10" contextFuncName="Pool" moduleName="Pool" rtlName="tmp_10_fu_599_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="117" filename="pool_core/pool_core.cpp" linenumber="40" name="w_V" contextFuncName="Pool" moduleName="Pool" rtlName="w_V_fu_603_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="121" filename="pool_core/pool_core.cpp" linenumber="45" name="r_V_12" contextFuncName="Pool" moduleName="Pool" rtlName="Pool_mac_muladd_1hbi_U8" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="122" filename="pool_core/pool_core.cpp" linenumber="45" name="rhs_V_9_cast" contextFuncName="Pool" moduleName="Pool" rtlName="Pool_mac_muladd_1hbi_U8" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="123" filename="pool_core/pool_core.cpp" linenumber="45" name="r_V_13" contextFuncName="Pool" moduleName="Pool" rtlName="Pool_mac_muladd_1hbi_U8" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="124" filename="pool_core/pool_core.cpp" linenumber="45" name="r_V_14" contextFuncName="Pool" moduleName="Pool" rtlName="r_V_14_fu_612_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="48" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="125" filename="pool_core/pool_core.cpp" linenumber="45" name="feature_in2_sum" contextFuncName="Pool" moduleName="Pool" rtlName="feature_in2_sum_fu_616_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="48" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="126" filename="pool_core/pool_core.cpp" linenumber="45" name="feature_in2_sum_cast" contextFuncName="Pool" moduleName="Pool" rtlName="feature_in2_sum_cast_fu_621_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="130" filename="pool_core/pool_core.cpp" linenumber="29" name="sum_3_to_int7" contextFuncName="Pool" moduleName="Pool" rtlName="sum_3_to_int7_fu_653_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="131" filename="pool_core/pool_core.cpp" linenumber="29" name="tmp_19" contextFuncName="Pool" moduleName="Pool" rtlName="tmp_19_fu_657_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="132" filename="pool_core/pool_core.cpp" linenumber="29" name="tmp_20" contextFuncName="Pool" moduleName="Pool" rtlName="tmp_20_fu_667_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="133" filename="pool_core/pool_core.cpp" linenumber="45" name="feature_in_load_2_to" contextFuncName="Pool" moduleName="Pool" rtlName="feature_in_load_2_to_fu_671_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="134" filename="pool_core/pool_core.cpp" linenumber="45" name="tmp_21" contextFuncName="Pool" moduleName="Pool" rtlName="tmp_21_fu_674_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="135" filename="pool_core/pool_core.cpp" linenumber="45" name="tmp_22" contextFuncName="Pool" moduleName="Pool" rtlName="tmp_22_fu_684_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="136" filename="pool_core/pool_core.cpp" linenumber="29" name="notlhs" contextFuncName="Pool" moduleName="Pool" rtlName="notlhs_fu_688_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="137" filename="pool_core/pool_core.cpp" linenumber="29" name="notrhs" contextFuncName="Pool" moduleName="Pool" rtlName="notrhs_fu_694_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="138" filename="pool_core/pool_core.cpp" linenumber="29" name="tmp_23" contextFuncName="Pool" moduleName="Pool" rtlName="tmp_23_fu_700_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="139" filename="pool_core/pool_core.cpp" linenumber="45" name="notlhs8" contextFuncName="Pool" moduleName="Pool" rtlName="notlhs8_fu_706_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="140" filename="pool_core/pool_core.cpp" linenumber="45" name="notrhs9" contextFuncName="Pool" moduleName="Pool" rtlName="notrhs9_fu_712_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="141" filename="pool_core/pool_core.cpp" linenumber="45" name="tmp_24" contextFuncName="Pool" moduleName="Pool" rtlName="tmp_24_fu_718_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="142" filename="pool_core/pool_core.cpp" linenumber="29" name="tmp_25" contextFuncName="Pool" moduleName="Pool" rtlName="tmp_25_fu_724_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="143" filename="pool_core/pool_core.cpp" linenumber="45" name="tmp_26" contextFuncName="Pool" moduleName="Pool" rtlName="Pool_fcmp_32ns_32eOg_U4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="144" filename="pool_core/pool_core.cpp" linenumber="45" name="tmp_27" contextFuncName="Pool" moduleName="Pool" rtlName="tmp_27_fu_730_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="145" filename="pool_core/pool_core.cpp" linenumber="45" name="sum_3_feature_in_loa" contextFuncName="Pool" moduleName="Pool" rtlName="sum_3_feature_in_loa_fu_735_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="149" filename="pool_core/pool_core.cpp" linenumber="44" name="r_V_8" contextFuncName="Pool" moduleName="Pool" rtlName="Pool_mac_muladd_1hbi_U9" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="150" filename="pool_core/pool_core.cpp" linenumber="44" name="rhs_V_8_cast" contextFuncName="Pool" moduleName="Pool" rtlName="Pool_mac_muladd_1hbi_U9" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="151" filename="pool_core/pool_core.cpp" linenumber="44" name="r_V_9" contextFuncName="Pool" moduleName="Pool" rtlName="Pool_mac_muladd_1hbi_U9" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="152" filename="pool_core/pool_core.cpp" linenumber="44" name="r_V_11" contextFuncName="Pool" moduleName="Pool" rtlName="r_V_11_fu_634_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="48" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="153" filename="pool_core/pool_core.cpp" linenumber="44" name="feature_in2_sum5" contextFuncName="Pool" moduleName="Pool" rtlName="feature_in2_sum5_fu_638_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="48" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="154" filename="pool_core/pool_core.cpp" linenumber="44" name="feature_in2_sum5_cas" contextFuncName="Pool" moduleName="Pool" rtlName="feature_in2_sum5_cas_fu_643_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="158" filename="pool_core/pool_core.cpp" linenumber="29" name="sum_3_to_int" contextFuncName="Pool" moduleName="Pool" rtlName="sum_3_to_int_fu_742_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="159" filename="pool_core/pool_core.cpp" linenumber="29" name="tmp" contextFuncName="Pool" moduleName="Pool" rtlName="tmp_fu_746_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="160" filename="pool_core/pool_core.cpp" linenumber="29" name="tmp_11" contextFuncName="Pool" moduleName="Pool" rtlName="tmp_11_fu_756_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="161" filename="pool_core/pool_core.cpp" linenumber="44" name="feature_in_load_1_to" contextFuncName="Pool" moduleName="Pool" rtlName="feature_in_load_1_to_fu_760_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="162" filename="pool_core/pool_core.cpp" linenumber="44" name="tmp_12" contextFuncName="Pool" moduleName="Pool" rtlName="tmp_12_fu_763_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="163" filename="pool_core/pool_core.cpp" linenumber="44" name="tmp_13" contextFuncName="Pool" moduleName="Pool" rtlName="tmp_13_fu_773_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="164" filename="pool_core/pool_core.cpp" linenumber="29" name="notlhs1" contextFuncName="Pool" moduleName="Pool" rtlName="notlhs1_fu_777_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="165" filename="pool_core/pool_core.cpp" linenumber="29" name="notrhs1" contextFuncName="Pool" moduleName="Pool" rtlName="notrhs1_fu_783_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="166" filename="pool_core/pool_core.cpp" linenumber="29" name="tmp_14" contextFuncName="Pool" moduleName="Pool" rtlName="tmp_14_fu_789_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="167" filename="pool_core/pool_core.cpp" linenumber="44" name="notlhs2" contextFuncName="Pool" moduleName="Pool" rtlName="notlhs2_fu_795_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="168" filename="pool_core/pool_core.cpp" linenumber="44" name="notrhs2" contextFuncName="Pool" moduleName="Pool" rtlName="notrhs2_fu_801_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="169" filename="pool_core/pool_core.cpp" linenumber="44" name="tmp_15" contextFuncName="Pool" moduleName="Pool" rtlName="tmp_15_fu_807_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="170" filename="pool_core/pool_core.cpp" linenumber="29" name="tmp_16" contextFuncName="Pool" moduleName="Pool" rtlName="tmp_16_fu_813_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="171" filename="pool_core/pool_core.cpp" linenumber="44" name="tmp_17" contextFuncName="Pool" moduleName="Pool" rtlName="Pool_fcmp_32ns_32eOg_U4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="172" filename="pool_core/pool_core.cpp" linenumber="44" name="tmp_18" contextFuncName="Pool" moduleName="Pool" rtlName="tmp_18_fu_819_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="173" filename="pool_core/pool_core.cpp" linenumber="44" name="feature_in_load_1_su" contextFuncName="Pool" moduleName="Pool" rtlName="feature_in_load_1_su_fu_824_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="177" filename="pool_core/pool_core.cpp" linenumber="43" name="r_V_5" contextFuncName="Pool" moduleName="Pool" rtlName="Pool_mac_muladd_1hbi_U10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="178" filename="pool_core/pool_core.cpp" linenumber="43" name="rhs_V_6_cast" contextFuncName="Pool" moduleName="Pool" rtlName="Pool_mac_muladd_1hbi_U10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="179" filename="pool_core/pool_core.cpp" linenumber="43" name="r_V_6" contextFuncName="Pool" moduleName="Pool" rtlName="Pool_mac_muladd_1hbi_U10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="180" filename="pool_core/pool_core.cpp" linenumber="43" name="r_V_7" contextFuncName="Pool" moduleName="Pool" rtlName="r_V_7_fu_834_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="48" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="181" filename="pool_core/pool_core.cpp" linenumber="43" name="feature_in2_sum6" contextFuncName="Pool" moduleName="Pool" rtlName="feature_in2_sum6_fu_838_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="48" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="182" filename="pool_core/pool_core.cpp" linenumber="43" name="feature_in2_sum6_cas" contextFuncName="Pool" moduleName="Pool" rtlName="feature_in2_sum6_cas_fu_843_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="186" filename="pool_core/pool_core.cpp" linenumber="43" name="sum_2" contextFuncName="Pool" moduleName="Pool" rtlName="Pool_fadd_32ns_32bkb_U1" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="196" filename="pool_core/pool_core.cpp" linenumber="50" name="sum_1" contextFuncName="Pool" moduleName="Pool" rtlName="Pool_fdiv_32ns_32cud_U2" latency="15" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="200" filename="pool_core/pool_core.cpp" linenumber="51" name="tmp1" contextFuncName="Pool" moduleName="Pool" rtlName="tmp1_fu_853_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="201" filename="pool_core/pool_core.cpp" linenumber="51" name="tmp1_cast" contextFuncName="Pool" moduleName="Pool" rtlName="tmp1_cast_fu_858_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="202" filename="pool_core/pool_core.cpp" linenumber="51" name="tmp_9" contextFuncName="Pool" moduleName="Pool" rtlName="tmp_9_fu_862_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="55" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="203" filename="pool_core/pool_core.cpp" linenumber="51" name="tmp_17_cast_cast" contextFuncName="Pool" moduleName="Pool" rtlName="tmp_17_cast_cast_fu_867_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="204" filename="pool_core/pool_core.cpp" linenumber="51" name="feature_out4_sum" contextFuncName="Pool" moduleName="Pool" rtlName="feature_out4_sum_fu_870_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="56" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<item  id="205" filename="pool_core/pool_core.cpp" linenumber="51" name="feature_out4_sum_cas" contextFuncName="Pool" moduleName="Pool" rtlName="feature_out4_sum_cas_fu_875_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls"><\/item>
<\/annotationInfo>
</annotationInfo>
