#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Apr 11 21:28:24 2020
# Process ID: 20916
# Current directory: D:/ICS2/Single-cycle
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2824 D:\ICS2\Single-cycle\Single-cycle.xpr
# Log file: D:/ICS2/Single-cycle/vivado.log
# Journal file: D:/ICS2/Single-cycle\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ICS2/Single-cycle/Single-cycle.xpr
INFO: [Project 1-313] Project file moved from 'D:/Vivado/Projects/Single-cycle' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.3/data/ip'.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ICS2/Single-cycle/Single-cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ICS2/Single-cycle/Single-cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ICS2/Single-cycle/Single-cycle.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ICS2/Single-cycle/Single-cycle.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ICS2/Single-cycle/Single-cycle.srcs/sources_1/new/aludecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludecoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ICS2/Single-cycle/Single-cycle.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ICS2/Single-cycle/Single-cycle.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ICS2/Single-cycle/Single-cycle.srcs/sources_1/new/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ICS2/Single-cycle/Single-cycle.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ICS2/Single-cycle/Single-cycle.srcs/sources_1/new/mux21.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux21
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ICS2/Single-cycle/Single-cycle.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ICS2/Single-cycle/Single-cycle.srcs/sources_1/new/shift2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ICS2/Single-cycle/Single-cycle.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ICS2/Single-cycle/Single-cycle.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ICS2/Single-cycle/Single-cycle.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ICS2/Single-cycle/Single-cycle.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ICS2/Single-cycle/Single-cycle.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ICS2/Single-cycle/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ICS2/Single-cycle/Single-cycle.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ICS2/Single-cycle/Single-cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 369ebdb0ec484e0f97d785405bad9602 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.aludecoder
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.shift2
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux21
Compiling module xil_defaultlib.mux21(width=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "D:/ICS2/Single-cycle/benchtest/cpu_tb.sv" Line 35. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "D:/ICS2/Single-cycle/benchtest/cpu_tb.sv" Line 53. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "D:/ICS2/Single-cycle/benchtest/cpu_tb.sv" Line 108. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "D:/ICS2/Single-cycle/benchtest/cpu_tb.sv" Line 118. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "D:/ICS2/Single-cycle/benchtest/cpu_tb.sv" Line 136. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/ICS2/Single-cycle/Single-cycle.sim/sim_1/behav/xsim/xsim.dir/cpu_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Apr 11 21:28:54 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ICS2/Single-cycle/Single-cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /cpu_tb/summary was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
========== Test: ad hoc ==========
WARNING: file D:/Vivado/Projects/Single-cycle/benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
         19 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] ad hoc

========== Test: factorial ==========
WARNING: file D:/Vivado/Projects/Single-cycle/benchtest/factorial/factorial.data could not be opened
========== In init ==========
         25 instructions in total
========== In runtime checker ==========
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 708.324 ; gain = 12.242
close_sim
INFO: [Simtcl 6-16] Simulation closed
export_ip_user_files -of_objects  [get_files D:/ICS2/Single-cycle/benchtest/cpu_tb.sv] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/ICS2/Single-cycle/benchtest/cpu_tb.sv
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/Vivado/Projects/Pipeline/benchtest/cpu_tb.sv
export_ip_user_files -of_objects  [get_files D:/Vivado/Projects/Pipeline/benchtest/cpu_tb.sv] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/Vivado/Projects/Pipeline/benchtest/cpu_tb.sv
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/Vivado/Projects/Single-cycle/benchtest/cpu_tb.sv
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ICS2/Single-cycle/Single-cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ICS2/Single-cycle/Single-cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/Projects/Single-cycle/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ICS2/Single-cycle/Single-cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 369ebdb0ec484e0f97d785405bad9602 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/ICS2/Single-cycle/Single-cycle.srcs/sources_1/new/mips.sv" Line 23. Module mips has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/ICS2/Single-cycle/Single-cycle.srcs/sources_1/new/controller.sv" Line 23. Module controller has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/ICS2/Single-cycle/Single-cycle.srcs/sources_1/new/decoder.sv" Line 23. Module decoder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/ICS2/Single-cycle/Single-cycle.srcs/sources_1/new/aludecoder.sv" Line 23. Module aludecoder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/ICS2/Single-cycle/Single-cycle.srcs/sources_1/new/datapath.sv" Line 23. Module datapath has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/ICS2/Single-cycle/Single-cycle.srcs/sources_1/new/flopr.sv" Line 23. Module flopr has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/ICS2/Single-cycle/Single-cycle.srcs/sources_1/new/regfile.sv" Line 23. Module regfile has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/ICS2/Single-cycle/Single-cycle.srcs/sources_1/new/alu.sv" Line 23. Module alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/ICS2/Single-cycle/Single-cycle.srcs/sources_1/new/signext.sv" Line 23. Module signext has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/ICS2/Single-cycle/Single-cycle.srcs/sources_1/new/shift2.sv" Line 23. Module shift2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/ICS2/Single-cycle/Single-cycle.srcs/sources_1/new/adder.sv" Line 23. Module adder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/ICS2/Single-cycle/Single-cycle.srcs/sources_1/new/adder.sv" Line 23. Module adder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/ICS2/Single-cycle/Single-cycle.srcs/sources_1/new/mux21.sv" Line 23. Module mux21 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/ICS2/Single-cycle/Single-cycle.srcs/sources_1/new/mux21.sv" Line 23. Module mux21 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/ICS2/Single-cycle/Single-cycle.srcs/sources_1/new/mux21.sv" Line 23. Module mux21(width=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/ICS2/Single-cycle/Single-cycle.srcs/sources_1/new/mux21.sv" Line 23. Module mux21 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/ICS2/Single-cycle/Single-cycle.srcs/sources_1/new/mux21.sv" Line 23. Module mux21 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/ICS2/Single-cycle/Single-cycle.srcs/sources_1/new/mux21.sv" Line 23. Module mux21 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/ICS2/Single-cycle/Single-cycle.srcs/sources_1/new/imem.sv" Line 23. Module imem has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/ICS2/Single-cycle/Single-cycle.srcs/sources_1/new/dmem.sv" Line 23. Module dmem has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/ICS2/Single-cycle/Single-cycle.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.aludecoder
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.shift2
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux21
Compiling module xil_defaultlib.mux21(width=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "D:/Vivado/Projects/Single-cycle/benchtest/cpu_tb.sv" Line 35. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "D:/Vivado/Projects/Single-cycle/benchtest/cpu_tb.sv" Line 53. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "D:/Vivado/Projects/Single-cycle/benchtest/cpu_tb.sv" Line 108. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "D:/Vivado/Projects/Single-cycle/benchtest/cpu_tb.sv" Line 118. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "D:/Vivado/Projects/Single-cycle/benchtest/cpu_tb.sv" Line 136. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ICS2/Single-cycle/Single-cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /cpu_tb/summary was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
========== Test: ad hoc ==========
WARNING: file D:/Vivado/Projects/Single-cycle/benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
         19 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] ad hoc

========== Test: factorial ==========
WARNING: file D:/Vivado/Projects/Single-cycle/benchtest/factorial/factorial.data could not be opened
========== In init ==========
         25 instructions in total
========== In runtime checker ==========
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/cpu_tb/mips/data/regfile}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ICS2/Single-cycle/Single-cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ICS2/Single-cycle/Single-cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ICS2/Single-cycle/Single-cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ICS2/Single-cycle/Single-cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 369ebdb0ec484e0f97d785405bad9602 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: ad hoc ==========
WARNING: file D:/Vivado/Projects/Single-cycle/benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
         19 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] ad hoc

========== Test: factorial ==========
WARNING: file D:/Vivado/Projects/Single-cycle/benchtest/factorial/factorial.data could not be opened
========== In init ==========
         25 instructions in total
========== In runtime checker ==========
run all
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] factorial

========== Test: bubble sort ==========
========== In init ==========
         18 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] bubble sort

========== Test: gcd ==========
WARNING: file D:/Vivado/Projects/Single-cycle/benchtest/gcd/gcd.data could not be opened
========== In init ==========
         15 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] gcd

========== Test: quick multiply ==========
WARNING: file D:/Vivado/Projects/Single-cycle/benchtest/quick multiply/quick multiply.data could not be opened
========== In init ==========
         14 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] quick multiply

========== Test: bisection ==========
========== In init ==========
         18 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] bisection

[Done]

$finish called at time : 138740 ns : File "D:/Vivado/Projects/Single-cycle/benchtest/cpu_tb.sv" Line 160
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr 11 23:35:36 2020...
