// Seed: 617120757
module module_0;
endmodule
module module_1 (
    input tri1 id_0,
    output tri id_1,
    output supply0 id_2,
    input tri1 id_3,
    input supply1 id_4,
    output uwire id_5,
    output tri1 id_6,
    output supply1 id_7
);
  and (id_1, id_3, id_4);
  module_0();
  wire id_9;
endmodule
module module_2 (
    output tri0 id_0
    , id_7,
    input uwire id_1,
    input wire id_2
    , id_8, id_9,
    input tri0 id_3,
    input supply1 id_4,
    input wor id_5
);
  wire id_10;
  module_0();
  wire id_11;
endmodule
