
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1.2 (64-bit)
  **** SW Build 5096458 on Sep  5 2024
  **** IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
  **** SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
  **** Start of session at: Fri Nov 21 00:34:46 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/software/xilinx/ARCHIVE/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'awanna3' on host 'chao-srv2.ece.gatech.edu' (Linux_x86_64 version 5.14.0-570.52.1.el9_6.x86_64) on Fri Nov 21 00:34:47 EST 2025
INFO: [HLS 200-10] In directory '/usr/scratch/awanna3/ssched_simulator/hardware-hls'
WARNING: [HLS 200-2053] The vitis_hls executable is deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'run_sw_qps.tcl'
INFO: [HLS 200-1510] Running: open_project -reset sw_qps_project 
INFO: [HLS 200-10] Opening and resetting project '/usr/scratch/awanna3/ssched_simulator/hardware-hls/sw_qps_project'.
INFO: [HLS 200-1510] Running: set_top sw_qps_top 
INFO: [HLS 200-1510] Running: add_files src/sw_qps_top.cpp 
INFO: [HLS 200-10] Adding design file 'src/sw_qps_top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files src/sliding_window.h 
INFO: [HLS 200-10] Adding design file 'src/sliding_window.h' to the project
INFO: [HLS 200-1510] Running: add_files src/input_port.h 
INFO: [HLS 200-10] Adding design file 'src/input_port.h' to the project
INFO: [HLS 200-1510] Running: add_files src/output_port.h 
INFO: [HLS 200-10] Adding design file 'src/output_port.h' to the project
INFO: [HLS 200-1510] Running: add_files src/qps_sampler.cpp 
INFO: [HLS 200-10] Adding design file 'src/qps_sampler.cpp' to the project
INFO: [HLS 200-1510] Running: add_files src/utils.h 
INFO: [HLS 200-10] Adding design file 'src/utils.h' to the project
INFO: [HLS 200-1510] Running: add_files src/sw_qps_types.h 
INFO: [HLS 200-10] Adding design file 'src/sw_qps_types.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb tb/tb_sw_qps_hls.cpp 
INFO: [HLS 200-10] Adding test bench file 'tb/tb_sw_qps_hls.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb tb/tb_sw_qps_pure.cpp -cflags -std=c++11 -DSW_QPS_PURE_DISABLE_MAIN 
INFO: [HLS 200-10] Adding test bench file 'tb/tb_sw_qps_pure.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Creating and opening solution '/usr/scratch/awanna3/ssched_simulator/hardware-hls/sw_qps_project/solution1'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
=========================================
Step 1: Running C Simulation...
=========================================
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../tb/tb_sw_qps_pure.cpp in debug mode
   Compiling ../../../../tb/tb_sw_qps_hls.cpp in debug mode
   Compiling ../../../../src/qps_sampler.cpp in debug mode
   Compiling ../../../../src/sw_qps_top.cpp in debug mode
   Generating csim.exe
========================================
SW-QPS HLS CO-SIMULATION TESTBENCH
========================================
Configuration:
  N = 64 ports
  T = 16 window size
  Knockout = 3


=== Testing Single Cycle Interface ===

1. Diagonal traffic:
  Iterations: 1, Matching size: 0
  Iterations: 2, Matching size: 0
  Iterations: 4, Matching size: 0
  Iterations: 8, Matching size: 0
  Iterations: 16, Matching size: 0

2. Full mesh traffic:
  Matching size with full mesh: 0
  Conflicts: 0
âœ“ Single cycle interface test passed

========================================
Testing: uniform traffic, load = 0.1
========================================

  Warning: System unstable at cycle 0

  Warning: System unstable at cycle 1000

  Warning: System unstable at cycle 2000

  Warning: System unstable at cycle 3000

  Warning: System unstable at cycle 4000

  Warning: System unstable at cycle 5000

  Warning: System unstable at cycle 6000

  Warning: System unstable at cycle 7000

  Warning: System unstable at cycle 8000

  Warning: System unstable at cycle 9000

  Warning: System unstable at cycle 10000

=== Performance Summary ===
Traffic Pattern: uniform
Offered Load: 0.1
Total Cycles: 10000

Throughput Metrics:
  Packets Arrived: 64492
  Packets Departed: 890000
  Throughput: 89 packets/cycle
  Normalized Throughput: 1390.62%

Matching Metrics:
  Average Matching Size: 89
  Matching Efficiency: 139.062%

Queue Metrics:
  Max VOQ Length: 1
  Avg VOQ Length: 8.05664e-05

========================================
Testing: uniform traffic, load = 0.3
========================================

  Warning: System unstable at cycle 0

  Warning: System unstable at cycle 1000

  Warning: System unstable at cycle 2000

  Warning: System unstable at cycle 3000

  Warning: System unstable at cycle 4000

  Warning: System unstable at cycle 5000

  Warning: System unstable at cycle 6000

  Warning: System unstable at cycle 7000

  Warning: System unstable at cycle 8000

  Warning: System unstable at cycle 9000

  Warning: System unstable at cycle 10000

=== Performance Summary ===
Traffic Pattern: uniform
Offered Load: 0.3
Total Cycles: 10000

Throughput Metrics:
  Packets Arrived: 191965
  Packets Departed: 890000
  Throughput: 89 packets/cycle
  Normalized Throughput: 463.542%

Matching Metrics:
  Average Matching Size: 89
  Matching Efficiency: 139.062%

Queue Metrics:
  Max VOQ Length: 1
  Avg VOQ Length: 0.00157227

========================================
Testing: uniform traffic, load = 0.5
========================================

  Warning: System unstable at cycle 0

  Warning: System unstable at cycle 1000

  Warning: System unstable at cycle 2000

  Warning: System unstable at cycle 3000

  Warning: System unstable at cycle 4000

  Warning: System unstable at cycle 5000

  Warning: System unstable at cycle 6000

  Warning: System unstable at cycle 7000

  Warning: System unstable at cycle 8000

  Warning: System unstable at cycle 9000

  Warning: System unstable at cycle 10000

=== Performance Summary ===
Traffic Pattern: uniform
Offered Load: 0.5
Total Cycles: 10000

Throughput Metrics:
  Packets Arrived: 319583
  Packets Departed: 890000
  Throughput: 89 packets/cycle
  Normalized Throughput: 278.125%

Matching Metrics:
  Average Matching Size: 89
  Matching Efficiency: 139.062%

Queue Metrics:
  Max VOQ Length: 4
  Avg VOQ Length: 0.0308374

========================================
Testing: uniform traffic, load = 0.7
========================================

  Warning: System unstable at cycle 0

  Warning: System unstable at cycle 1000

  Warning: System unstable at cycle 2000

  Warning: System unstable at cycle 3000

  Warning: System unstable at cycle 4000

  Warning: System unstable at cycle 5000

  Warning: System unstable at cycle 6000

  Warning: System unstable at cycle 7000

  Warning: System unstable at cycle 8000

  Warning: System unstable at cycle 9000

  Warning: System unstable at cycle 10000

=== Performance Summary ===
Traffic Pattern: uniform
Offered Load: 0.7
Total Cycles: 10000

Throughput Metrics:
  Packets Arrived: 447362
  Packets Departed: 890000
  Throughput: 89 packets/cycle
  Normalized Throughput: 198.661%

Matching Metrics:
  Average Matching Size: 89
  Matching Efficiency: 139.062%

Queue Metrics:
  Max VOQ Length: 24
  Avg VOQ Length: 0.122051

========================================
Testing: uniform traffic, load = 0.8
========================================

  Warning: System unstable at cycle 0

  Warning: System unstable at cycle 1000

  Warning: System unstable at cycle 2000

  Warning: System unstable at cycle 3000

  Warning: System unstable at cycle 4000

  Warning: System unstable at cycle 5000

  Warning: System unstable at cycle 6000

  Warning: System unstable at cycle 7000

  Warning: System unstable at cycle 8000

  Warning: System unstable at cycle 9000

  Warning: System unstable at cycle 10000

=== Performance Summary ===
Traffic Pattern: uniform
Offered Load: 0.8
Total Cycles: 10000

Throughput Metrics:
  Packets Arrived: 511906
  Packets Departed: 890000
  Throughput: 89 packets/cycle
  Normalized Throughput: 173.828%

Matching Metrics:
  Average Matching Size: 89
  Matching Efficiency: 139.062%

Queue Metrics:
  Max VOQ Length: 110
  Avg VOQ Length: 0.125747

========================================
Testing: uniform traffic, load = 0.9
========================================

  Warning: System unstable at cycle 0

  Warning: System unstable at cycle 1000

  Warning: System unstable at cycle 2000

  Warning: System unstable at cycle 3000

  Warning: System unstable at cycle 4000

  Warning: System unstable at cycle 5000

  Warning: System unstable at cycle 6000

  Warning: System unstable at cycle 7000

  Warning: System unstable at cycle 8000

  Warning: System unstable at cycle 9000

  Warning: System unstable at cycle 10000

=== Performance Summary ===
Traffic Pattern: uniform
Offered Load: 0.9
Total Cycles: 10000

Throughput Metrics:
  Packets Arrived: 575905
  Packets Departed: 890000
  Throughput: 89 packets/cycle
  Normalized Throughput: 154.514%

Matching Metrics:
  Average Matching Size: 89
  Matching Efficiency: 139.062%

Queue Metrics:
  Max VOQ Length: 153
  Avg VOQ Length: 0.135715
  Checking throughput at high load...

========================================
Testing: uniform traffic, load = 0.95
========================================

  Warning: System unstable at cycle 0

  Warning: System unstable at cycle 1000

  Warning: System unstable at cycle 2000

  Warning: System unstable at cycle 3000

  Warning: System unstable at cycle 4000

  Warning: System unstable at cycle 5000

  Warning: System unstable at cycle 6000

  Warning: System unstable at cycle 7000

  Warning: System unstable at cycle 8000

  Warning: System unstable at cycle 9000

  Warning: System unstable at cycle 10000

=== Performance Summary ===
Traffic Pattern: uniform
Offered Load: 0.95
Total Cycles: 10000

Throughput Metrics:
  Packets Arrived: 608164
  Packets Departed: 1590000
  Throughput: 159 packets/cycle
  Normalized Throughput: 261.513%

Matching Metrics:
  Average Matching Size: 159
  Matching Efficiency: 248.438%

Queue Metrics:
  Max VOQ Length: 179
  Avg VOQ Length: 0.110601
  Checking throughput at high load...

========================================
Testing: diagonal traffic, load = 0.1
========================================

  Warning: System unstable at cycle 0

  Warning: System unstable at cycle 1000

  Warning: System unstable at cycle 2000

  Warning: System unstable at cycle 3000

  Warning: System unstable at cycle 4000

  Warning: System unstable at cycle 5000

  Warning: System unstable at cycle 6000

  Warning: System unstable at cycle 7000

  Warning: System unstable at cycle 8000

  Warning: System unstable at cycle 9000

  Warning: System unstable at cycle 10000

=== Performance Summary ===
Traffic Pattern: diagonal
Offered Load: 0.1
Total Cycles: 10000

Throughput Metrics:
  Packets Arrived: 64222
  Packets Departed: 1590000
  Throughput: 159 packets/cycle
  Normalized Throughput: 2484.38%

Matching Metrics:
  Average Matching Size: 159
  Matching Efficiency: 248.438%

Queue Metrics:
  Max VOQ Length: 1
  Avg VOQ Length: 3.17383e-05

========================================
Testing: diagonal traffic, load = 0.3
========================================

  Warning: System unstable at cycle 0

  Warning: System unstable at cycle 1000

  Warning: System unstable at cycle 2000

  Warning: System unstable at cycle 3000

  Warning: System unstable at cycle 4000

  Warning: System unstable at cycle 5000

  Warning: System unstable at cycle 6000

  Warning: System unstable at cycle 7000

  Warning: System unstable at cycle 8000

  Warning: System unstable at cycle 9000

  Warning: System unstable at cycle 10000

=== Performance Summary ===
Traffic Pattern: diagonal
Offered Load: 0.3
Total Cycles: 10000

Throughput Metrics:
  Packets Arrived: 192045
  Packets Departed: 1590000
  Throughput: 159 packets/cycle
  Normalized Throughput: 828.125%

Matching Metrics:
  Average Matching Size: 159
  Matching Efficiency: 248.438%

Queue Metrics:
  Max VOQ Length: 2
  Avg VOQ Length: 0.000466309

========================================
Testing: diagonal traffic, load = 0.5
========================================

  Warning: System unstable at cycle 0

  Warning: System unstable at cycle 1000

  Warning: System unstable at cycle 2000

  Warning: System unstable at cycle 3000

  Warning: System unstable at cycle 4000

  Warning: System unstable at cycle 5000

  Warning: System unstable at cycle 6000

  Warning: System unstable at cycle 7000

  Warning: System unstable at cycle 8000

  Warning: System unstable at cycle 9000

  Warning: System unstable at cycle 10000

=== Performance Summary ===
Traffic Pattern: diagonal
Offered Load: 0.5
Total Cycles: 10000

Throughput Metrics:
  Packets Arrived: 319831
  Packets Departed: 1590000
  Throughput: 159 packets/cycle
  Normalized Throughput: 496.875%

Matching Metrics:
  Average Matching Size: 159
  Matching Efficiency: 248.438%

Queue Metrics:
  Max VOQ Length: 2
  Avg VOQ Length: 0.00256348

========================================
Testing: diagonal traffic, load = 0.7
========================================

  Warning: System unstable at cycle 0

  Warning: System unstable at cycle 1000

  Warning: System unstable at cycle 2000

  Warning: System unstable at cycle 3000

  Warning: System unstable at cycle 4000

  Warning: System unstable at cycle 5000

  Warning: System unstable at cycle 6000

  Warning: System unstable at cycle 7000

  Warning: System unstable at cycle 8000

  Warning: System unstable at cycle 9000

  Warning: System unstable at cycle 10000

=== Performance Summary ===
Traffic Pattern: diagonal
Offered Load: 0.7
Total Cycles: 10000

Throughput Metrics:
  Packets Arrived: 447583
  Packets Departed: 1590000
  Throughput: 159 packets/cycle
  Normalized Throughput: 354.911%

Matching Metrics:
  Average Matching Size: 159
  Matching Efficiency: 248.438%

Queue Metrics:
  Max VOQ Length: 7
  Avg VOQ Length: 0.0173682

========================================
Testing: diagonal traffic, load = 0.8
========================================

  Warning: System unstable at cycle 0

  Warning: System unstable at cycle 1000

  Warning: System unstable at cycle 2000

  Warning: System unstable at cycle 3000

  Warning: System unstable at cycle 4000

  Warning: System unstable at cycle 5000

  Warning: System unstable at cycle 6000

  Warning: System unstable at cycle 7000

  Warning: System unstable at cycle 8000

  Warning: System unstable at cycle 9000

  Warning: System unstable at cycle 10000

=== Performance Summary ===
Traffic Pattern: diagonal
Offered Load: 0.8
Total Cycles: 10000

Throughput Metrics:
  Packets Arrived: 512043
  Packets Departed: 1590000
  Throughput: 159 packets/cycle
  Normalized Throughput: 310.547%

Matching Metrics:
  Average Matching Size: 159
  Matching Efficiency: 248.438%

Queue Metrics:
  Max VOQ Length: 320
  Avg VOQ Length: 0.130295

========================================
Testing: diagonal traffic, load = 0.9
========================================

  Warning: System unstable at cycle 0

  Warning: System unstable at cycle 1000

  Warning: System unstable at cycle 2000

  Warning: System unstable at cycle 3000

  Warning: System unstable at cycle 4000

  Warning: System unstable at cycle 5000

  Warning: System unstable at cycle 6000

  Warning: System unstable at cycle 7000

  Warning: System unstable at cycle 8000

  Warning: System unstable at cycle 9000

  Warning: System unstable at cycle 10000

=== Performance Summary ===
Traffic Pattern: diagonal
Offered Load: 0.9
Total Cycles: 10000

Throughput Metrics:
  Packets Arrived: 576157
  Packets Departed: 1590000
  Throughput: 159 packets/cycle
  Normalized Throughput: 276.042%

Matching Metrics:
  Average Matching Size: 159
  Matching Efficiency: 248.438%

Queue Metrics:
  Max VOQ Length: 1023
  Avg VOQ Length: 0.133291
  Checking throughput at high load...

========================================
Testing: diagonal traffic, load = 0.95
========================================

  Warning: System unstable at cycle 0

  Warning: System unstable at cycle 1000

  Warning: System unstable at cycle 2000

  Warning: System unstable at cycle 3000

  Warning: System unstable at cycle 4000

  Warning: System unstable at cycle 5000

  Warning: System unstable at cycle 6000

  Warning: System unstable at cycle 7000

  Warning: System unstable at cycle 8000

  Warning: System unstable at cycle 9000

  Warning: System unstable at cycle 10000

=== Performance Summary ===
Traffic Pattern: diagonal
Offered Load: 0.95
Total Cycles: 10000

Throughput Metrics:
  Packets Arrived: 608148
  Packets Departed: 1590000
  Throughput: 159 packets/cycle
  Normalized Throughput: 261.513%

Matching Metrics:
  Average Matching Size: 159
  Matching Efficiency: 248.438%

Queue Metrics:
  Max VOQ Length: 1022
  Avg VOQ Length: 0.119204
  Checking throughput at high load...

========================================
Testing: quasi-diagonal traffic, load = 0.1
========================================

  Warning: System unstable at cycle 0

  Warning: System unstable at cycle 1000

  Warning: System unstable at cycle 2000

  Warning: System unstable at cycle 3000

  Warning: System unstable at cycle 4000

  Warning: System unstable at cycle 5000

  Warning: System unstable at cycle 6000

  Warning: System unstable at cycle 7000

  Warning: System unstable at cycle 8000

  Warning: System unstable at cycle 9000

  Warning: System unstable at cycle 10000

=== Performance Summary ===
Traffic Pattern: quasi-diagonal
Offered Load: 0.1
Total Cycles: 10000

Throughput Metrics:
  Packets Arrived: 64310
  Packets Departed: 1590000
  Throughput: 159 packets/cycle
  Normalized Throughput: 2484.38%

Matching Metrics:
  Average Matching Size: 159
  Matching Efficiency: 248.438%

Queue Metrics:
  Max VOQ Length: 1
  Avg VOQ Length: 9.27734e-05

========================================
Testing: quasi-diagonal traffic, load = 0.3
========================================

  Warning: System unstable at cycle 0

  Warning: System unstable at cycle 1000

  Warning: System unstable at cycle 2000

  Warning: System unstable at cycle 3000

  Warning: System unstable at cycle 4000

  Warning: System unstable at cycle 5000

  Warning: System unstable at cycle 6000

  Warning: System unstable at cycle 7000

  Warning: System unstable at cycle 8000

  Warning: System unstable at cycle 9000

  Warning: System unstable at cycle 10000

=== Performance Summary ===
Traffic Pattern: quasi-diagonal
Offered Load: 0.3
Total Cycles: 10000

Throughput Metrics:
  Packets Arrived: 192103
  Packets Departed: 1590000
  Throughput: 159 packets/cycle
  Normalized Throughput: 828.125%

Matching Metrics:
  Average Matching Size: 159
  Matching Efficiency: 248.438%

Queue Metrics:
  Max VOQ Length: 2
  Avg VOQ Length: 0.00119141

========================================
Testing: quasi-diagonal traffic, load = 0.5
========================================

  Warning: System unstable at cycle 0

  Warning: System unstable at cycle 1000

  Warning: System unstable at cycle 2000

  Warning: System unstable at cycle 3000

  Warning: System unstable at cycle 4000

  Warning: System unstable at cycle 5000

  Warning: System unstable at cycle 6000

  Warning: System unstable at cycle 7000

  Warning: System unstable at cycle 8000

  Warning: System unstable at cycle 9000

  Warning: System unstable at cycle 10000

=== Performance Summary ===
Traffic Pattern: quasi-diagonal
Offered Load: 0.5
Total Cycles: 10000

Throughput Metrics:
  Packets Arrived: 320116
  Packets Departed: 1590000
  Throughput: 159 packets/cycle
  Normalized Throughput: 496.875%

Matching Metrics:
  Average Matching Size: 159
  Matching Efficiency: 248.438%

Queue Metrics:
  Max VOQ Length: 5
  Avg VOQ Length: 0.0102051

========================================
Testing: quasi-diagonal traffic, load = 0.7
========================================

  Warning: System unstable at cycle 0

  Warning: System unstable at cycle 1000

  Warning: System unstable at cycle 2000

  Warning: System unstable at cycle 3000

  Warning: System unstable at cycle 4000

  Warning: System unstable at cycle 5000

  Warning: System unstable at cycle 6000

  Warning: System unstable at cycle 7000

  Warning: System unstable at cycle 8000

  Warning: System unstable at cycle 9000

  Warning: System unstable at cycle 10000

=== Performance Summary ===
Traffic Pattern: quasi-diagonal
Offered Load: 0.7
Total Cycles: 10000

Throughput Metrics:
  Packets Arrived: 447582
  Packets Departed: 1590000
  Throughput: 159 packets/cycle
  Normalized Throughput: 354.911%

Matching Metrics:
  Average Matching Size: 159
  Matching Efficiency: 248.438%

Queue Metrics:
  Max VOQ Length: 208
  Avg VOQ Length: 0.12271

========================================
Testing: quasi-diagonal traffic, load = 0.8
========================================

  Warning: System unstable at cycle 0

  Warning: System unstable at cycle 1000

  Warning: System unstable at cycle 2000

  Warning: System unstable at cycle 3000

  Warning: System unstable at cycle 4000

  Warning: System unstable at cycle 5000

  Warning: System unstable at cycle 6000

  Warning: System unstable at cycle 7000

  Warning: System unstable at cycle 8000

  Warning: System unstable at cycle 9000

  Warning: System unstable at cycle 10000

=== Performance Summary ===
Traffic Pattern: quasi-diagonal
Offered Load: 0.8
Total Cycles: 10000

Throughput Metrics:
  Packets Arrived: 511653
  Packets Departed: 1590000
  Throughput: 159 packets/cycle
  Normalized Throughput: 310.547%

Matching Metrics:
  Average Matching Size: 159
  Matching Efficiency: 248.438%

Queue Metrics:
  Max VOQ Length: 1023
  Avg VOQ Length: 0.129963

========================================
Testing: quasi-diagonal traffic, load = 0.9
========================================

  Warning: System unstable at cycle 0

  Warning: System unstable at cycle 1000

  Warning: System unstable at cycle 2000

  Warning: System unstable at cycle 3000

  Warning: System unstable at cycle 4000

  Warning: System unstable at cycle 5000

  Warning: System unstable at cycle 6000

  Warning: System unstable at cycle 7000

  Warning: System unstable at cycle 8000

  Warning: System unstable at cycle 9000

  Warning: System unstable at cycle 10000

=== Performance Summary ===
Traffic Pattern: quasi-diagonal
Offered Load: 0.9
Total Cycles: 10000

Throughput Metrics:
  Packets Arrived: 575869
  Packets Departed: 1590000
  Throughput: 159 packets/cycle
  Normalized Throughput: 276.042%

Matching Metrics:
  Average Matching Size: 159
  Matching Efficiency: 248.438%

Queue Metrics:
  Max VOQ Length: 1023
  Avg VOQ Length: 0.137354
  Checking throughput at high load...

========================================
Testing: quasi-diagonal traffic, load = 0.95
========================================

  Warning: System unstable at cycle 0

  Warning: System unstable at cycle 1000

  Warning: System unstable at cycle 2000

  Warning: System unstable at cycle 3000

  Warning: System unstable at cycle 4000

  Warning: System unstable at cycle 5000

  Warning: System unstable at cycle 6000

  Warning: System unstable at cycle 7000

  Warning: System unstable at cycle 8000

  Warning: System unstable at cycle 9000

  Warning: System unstable at cycle 10000

=== Performance Summary ===
Traffic Pattern: quasi-diagonal
Offered Load: 0.95
Total Cycles: 10000

Throughput Metrics:
  Packets Arrived: 607911
  Packets Departed: 1590000
  Throughput: 159 packets/cycle
  Normalized Throughput: 261.513%

Matching Metrics:
  Average Matching Size: 159
  Matching Efficiency: 248.438%

Queue Metrics:
  Max VOQ Length: 1023
  Avg VOQ Length: 0.12283
  Checking throughput at high load...

========================================
Testing: log-diagonal traffic, load = 0.1
========================================

  Warning: System unstable at cycle 0

  Warning: System unstable at cycle 1000

  Warning: System unstable at cycle 2000

  Warning: System unstable at cycle 3000

  Warning: System unstable at cycle 4000

  Warning: System unstable at cycle 5000

  Warning: System unstable at cycle 6000

  Warning: System unstable at cycle 7000

  Warning: System unstable at cycle 8000

  Warning: System unstable at cycle 9000

  Warning: System unstable at cycle 10000

=== Performance Summary ===
Traffic Pattern: log-diagonal
Offered Load: 0.1
Total Cycles: 10000

Throughput Metrics:
  Packets Arrived: 64349
  Packets Departed: 1590000
  Throughput: 159 packets/cycle
  Normalized Throughput: 2484.38%

Matching Metrics:
  Average Matching Size: 159
  Matching Efficiency: 248.438%

Queue Metrics:
  Max VOQ Length: 1
  Avg VOQ Length: 5.61523e-05

========================================
Testing: log-diagonal traffic, load = 0.3
========================================

  Warning: System unstable at cycle 0

  Warning: System unstable at cycle 1000

  Warning: System unstable at cycle 2000

  Warning: System unstable at cycle 3000

  Warning: System unstable at cycle 4000

  Warning: System unstable at cycle 5000

  Warning: System unstable at cycle 6000

  Warning: System unstable at cycle 7000

  Warning: System unstable at cycle 8000

  Warning: System unstable at cycle 9000

  Warning: System unstable at cycle 10000

=== Performance Summary ===
Traffic Pattern: log-diagonal
Offered Load: 0.3
Total Cycles: 10000

Throughput Metrics:
  Packets Arrived: 192604
  Packets Departed: 1590000
  Throughput: 159 packets/cycle
  Normalized Throughput: 828.125%

Matching Metrics:
  Average Matching Size: 159
  Matching Efficiency: 248.438%

Queue Metrics:
  Max VOQ Length: 2
  Avg VOQ Length: 0.000820312

========================================
Testing: log-diagonal traffic, load = 0.5
========================================

  Warning: System unstable at cycle 0

  Warning: System unstable at cycle 1000

  Warning: System unstable at cycle 2000

  Warning: System unstable at cycle 3000

  Warning: System unstable at cycle 4000

  Warning: System unstable at cycle 5000

  Warning: System unstable at cycle 6000

  Warning: System unstable at cycle 7000

  Warning: System unstable at cycle 8000

  Warning: System unstable at cycle 9000

  Warning: System unstable at cycle 10000

=== Performance Summary ===
Traffic Pattern: log-diagonal
Offered Load: 0.5
Total Cycles: 10000

Throughput Metrics:
  Packets Arrived: 319763
  Packets Departed: 1590000
  Throughput: 159 packets/cycle
  Normalized Throughput: 496.875%

Matching Metrics:
  Average Matching Size: 159
  Matching Efficiency: 248.438%

Queue Metrics:
  Max VOQ Length: 3
  Avg VOQ Length: 0.00610596

========================================
Testing: log-diagonal traffic, load = 0.7
========================================

  Warning: System unstable at cycle 0

  Warning: System unstable at cycle 1000

  Warning: System unstable at cycle 2000

  Warning: System unstable at cycle 3000

  Warning: System unstable at cycle 4000

  Warning: System unstable at cycle 5000

  Warning: System unstable at cycle 6000

  Warning: System unstable at cycle 7000

  Warning: System unstable at cycle 8000

  Warning: System unstable at cycle 9000

  Warning: System unstable at cycle 10000

=== Performance Summary ===
Traffic Pattern: log-diagonal
Offered Load: 0.7
Total Cycles: 10000

Throughput Metrics:
  Packets Arrived: 447643
  Packets Departed: 1590000
  Throughput: 159 packets/cycle
  Normalized Throughput: 354.911%

Matching Metrics:
  Average Matching Size: 159
  Matching Efficiency: 248.438%

Queue Metrics:
  Max VOQ Length: 114
  Avg VOQ Length: 0.124954

========================================
Testing: log-diagonal traffic, load = 0.8
========================================

  Warning: System unstable at cycle 0

  Warning: System unstable at cycle 1000

  Warning: System unstable at cycle 2000

  Warning: System unstable at cycle 3000

  Warning: System unstable at cycle 4000

  Warning: System unstable at cycle 5000

  Warning: System unstable at cycle 6000

  Warning: System unstable at cycle 7000

  Warning: System unstable at cycle 8000

  Warning: System unstable at cycle 9000

  Warning: System unstable at cycle 10000

=== Performance Summary ===
Traffic Pattern: log-diagonal
Offered Load: 0.8
Total Cycles: 10000

Throughput Metrics:
  Packets Arrived: 512350
  Packets Departed: 1590000
  Throughput: 159 packets/cycle
  Normalized Throughput: 310.547%

Matching Metrics:
  Average Matching Size: 159
  Matching Efficiency: 248.438%

Queue Metrics:
  Max VOQ Length: 1012
  Avg VOQ Length: 0.124417

========================================
Testing: log-diagonal traffic, load = 0.9
========================================

  Warning: System unstable at cycle 0

  Warning: System unstable at cycle 1000

  Warning: System unstable at cycle 2000

  Warning: System unstable at cycle 3000

  Warning: System unstable at cycle 4000

  Warning: System unstable at cycle 5000

  Warning: System unstable at cycle 6000

  Warning: System unstable at cycle 7000

  Warning: System unstable at cycle 8000

  Warning: System unstable at cycle 9000

  Warning: System unstable at cycle 10000

=== Performance Summary ===
Traffic Pattern: log-diagonal
Offered Load: 0.9
Total Cycles: 10000

Throughput Metrics:
  Packets Arrived: 575857
  Packets Departed: 1590000
  Throughput: 159 packets/cycle
  Normalized Throughput: 276.042%

Matching Metrics:
  Average Matching Size: 159
  Matching Efficiency: 248.438%

Queue Metrics:
  Max VOQ Length: 1023
  Avg VOQ Length: 0.11719
  Checking throughput at high load...

========================================
Testing: log-diagonal traffic, load = 0.95
========================================

  Warning: System unstable at cycle 0

  Warning: System unstable at cycle 1000

  Warning: System unstable at cycle 2000

  Warning: System unstable at cycle 3000

  Warning: System unstable at cycle 4000

  Warning: System unstable at cycle 5000

  Warning: System unstable at cycle 6000

  Warning: System unstable at cycle 7000

  Warning: System unstable at cycle 8000

  Warning: System unstable at cycle 9000

  Warning: System unstable at cycle 10000

=== Performance Summary ===
Traffic Pattern: log-diagonal
Offered Load: 0.95
Total Cycles: 10000

Throughput Metrics:
  Packets Arrived: 607967
  Packets Departed: 1590000
  Throughput: 159 packets/cycle
  Normalized Throughput: 261.513%

Matching Metrics:
  Average Matching Size: 159
  Matching Efficiency: 248.438%

Queue Metrics:
  Max VOQ Length: 1023
  Avg VOQ Length: 0.122974
  Checking throughput at high load...

========================================
ALL HLS TESTS COMPLETED!
Results saved to: sw_qps_hls_results.csv
========================================
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:07:22; Allocated memory: 0.000 MB.
=========================================
Step 2: Running Synthesis...
=========================================
INFO: [HLS 200-1510] Running: config_compile -name_max_length 100 
INFO: [XFORM 203-1161] The maximum of name length is set to 100.
INFO: [HLS 200-1510] Running: config_schedule -effort high 
WARNING: [HLS 200-484] The 'config_schedule -effort' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'config_bind' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Analyzing design file 'src/qps_sampler.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/sw_qps_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.45 seconds. CPU system time: 0.94 seconds. Elapsed time: 5.48 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 5,086 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /usr/scratch/awanna3/ssched_simulator/hardware-hls/sw_qps_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,993 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /usr/scratch/awanna3/ssched_simulator/hardware-hls/sw_qps_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,213 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /usr/scratch/awanna3/ssched_simulator/hardware-hls/sw_qps_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,191 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /usr/scratch/awanna3/ssched_simulator/hardware-hls/sw_qps_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,107 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /usr/scratch/awanna3/ssched_simulator/hardware-hls/sw_qps_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 51,160 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /usr/scratch/awanna3/ssched_simulator/hardware-hls/sw_qps_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 24,455 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /usr/scratch/awanna3/ssched_simulator/hardware-hls/sw_qps_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 25,031 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /usr/scratch/awanna3/ssched_simulator/hardware-hls/sw_qps_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 24,839 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /usr/scratch/awanna3/ssched_simulator/hardware-hls/sw_qps_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 24,688 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /usr/scratch/awanna3/ssched_simulator/hardware-hls/sw_qps_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 25,484 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /usr/scratch/awanna3/ssched_simulator/hardware-hls/sw_qps_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 25,318 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /usr/scratch/awanna3/ssched_simulator/hardware-hls/sw_qps_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 25,357 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /usr/scratch/awanna3/ssched_simulator/hardware-hls/sw_qps_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 25,113 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /usr/scratch/awanna3/ssched_simulator/hardware-hls/sw_qps_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 25,178 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /usr/scratch/awanna3/ssched_simulator/hardware-hls/sw_qps_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26,104 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /usr/scratch/awanna3/ssched_simulator/hardware-hls/sw_qps_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'OutputPort::initialize(ap_uint<7>)' into 'SlidingWindowManager::initialize(ap_uint<32>)' (src/sliding_window.h:65:18)
INFO: [HLS 214-131] Inlining function 'InputPort::initialize(ap_uint<7>, ap_uint<32>)' into 'SlidingWindowManager::initialize(ap_uint<32>)' (src/sliding_window.h:59:17)
INFO: [HLS 214-131] Inlining function 'InputPort::addPacket(ap_uint<7>, ap_uint<10>)' into 'SlidingWindowManager::addPacket(ap_uint<7>, ap_uint<7>)' (src/sliding_window.h:219:32)
INFO: [HLS 214-131] Inlining function 'lfsr_next(ap_uint<32>)' into 'InputPort::generateProposal()' (src/input_port.h:83:22)
INFO: [HLS 214-131] Inlining function 'find_first_set(ap_uint<16>)' into 'first_fit_accept(ap_uint<16>, ap_uint<16>)' (src/utils.h:75:12)
INFO: [HLS 214-131] Inlining function 'first_fit_accept(ap_uint<16>, ap_uint<16>)' into 'OutputPort::processProposals(Proposal*, int, Accept*, int&)' (src/output_port.h:103:30)
INFO: [HLS 214-131] Inlining function 'InputPort::processAccept(Accept const&)' into 'SlidingWindowManager::runIteration()' (src/sliding_window.h:156:44)
INFO: [HLS 214-131] Inlining function 'InputPort::getVOQLength(ap_uint<7>) const' into 'SlidingWindowManager::runIteration()' (src/sliding_window.h:104:58)
INFO: [HLS 214-131] Inlining function 'InputPort::getVOQLength(ap_uint<7>) const' into 'SlidingWindowManager::runIteration()' (src/sliding_window.h:108:40)
INFO: [HLS 214-131] Inlining function 'InputPort::removePacket(ap_uint<7>)' into 'InputPort::graduateSlot(bool, ap_uint<7>)' (src/input_port.h:118:13)
INFO: [HLS 214-131] Inlining function 'OutputPort::graduateSlot()' into 'SlidingWindowManager::graduateMatching()' (src/sliding_window.h:180:41)
INFO: [HLS 214-131] Inlining function 'InputPort::graduateSlot(bool, ap_uint<7>)' into 'SlidingWindowManager::graduateMatching()' (src/sliding_window.h:205:36)
INFO: [HLS 214-131] Inlining function 'InputPort::graduateSlot(bool, ap_uint<7>)' into 'SlidingWindowManager::graduateMatching()' (src/sliding_window.h:188:36)
INFO: [HLS 214-131] Inlining function 'InputPort::getVOQLength(ap_uint<7>) const' into 'SlidingWindowManager::isStable(ap_uint<10>)' (src/sliding_window.h:269:36)
INFO: [HLS 214-131] Inlining function 'SlidingWindowManager::addPacket(ap_uint<7>, ap_uint<7>)' into 'sw_qps_top(PacketArrival*, bool, bool, ap_uint<7>*, ap_uint<8>, bool, bool)' (src/sw_qps_top.cpp:39:24)
INFO: [HLS 214-377] Adding 'sw_qps_top(PacketArrival*, bool, bool, ap_uint<7>*, ap_uint<8>, bool, bool)::sw_manager' into disaggregation list because there's array-partition pragma applied on the struct field (src/sw_qps_top.cpp:23:30)
INFO: [HLS 214-210] Disaggregating variable 'sw_qps_top(PacketArrival*, bool, bool, ap_uint<7>*, ap_uint<8>, bool, bool)::sw_manager' (src/sw_qps_top.cpp:23:0)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'sw_qps_top(PacketArrival*, bool, bool, ap_uint<7>*, ap_uint<8>, bool, bool)::sw_manager (.output_ports)' (src/sw_qps_top.cpp:23:0)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'sw_qps_top(PacketArrival*, bool, bool, ap_uint<7>*, ap_uint<8>, bool, bool)::sw_manager (.output_ports.calendar)' (src/sw_qps_top.cpp:23:0)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'sw_qps_top(PacketArrival*, bool, bool, ap_uint<7>*, ap_uint<8>, bool, bool)::sw_manager (.input_ports)' (src/sw_qps_top.cpp:23:0)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'sw_qps_top(PacketArrival*, bool, bool, ap_uint<7>*, ap_uint<8>, bool, bool)::sw_manager (.input_ports.voq_state)' (src/sw_qps_top.cpp:23:0)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-291] Loop 'VITIS_LOOP_71_1' is marked as complete unroll implied by the pipeline pragma (src/qps_sampler.cpp:71:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_27_1' (src/sw_qps_top.cpp:27:26) in function 'sw_qps_top' completely with a factor of 64 (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_3' (src/sw_qps_top.cpp:49:26) in function 'sw_qps_top' completely with a factor of 64 (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_55_4' (src/sw_qps_top.cpp:55:26) in function 'sw_qps_top' completely with a factor of 64 (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_36_2' (src/sw_qps_top.cpp:36:22) in function 'sw_qps_top' partially with a factor of 4 (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_193_2' (src/sliding_window.h:193:27) in function 'SlidingWindowManager::graduateMatching' partially with a factor of 4 (src/sliding_window.h:170:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_177_1' (src/sliding_window.h:177:27) in function 'SlidingWindowManager::graduateMatching' partially with a factor of 4 (src/sliding_window.h:170:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_138_1' (src/output_port.h:138:27) in function 'SlidingWindowManager::graduateMatching' completely with a factor of 15 (src/sliding_window.h:170:0)
INFO: [HLS 214-188] Unrolling loop 'ACCEPT_PHASE' (src/sliding_window.h:125:23) in function 'SlidingWindowManager::runIteration' partially with a factor of 4 (src/sliding_window.h:72:0)
INFO: [HLS 214-188] Unrolling loop 'PROPOSE_PHASE' (src/sliding_window.h:90:24) in function 'SlidingWindowManager::runIteration' partially with a factor of 4 (src/sliding_window.h:72:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_84_1' (src/sliding_window.h:84:19) in function 'SlidingWindowManager::runIteration' completely with a factor of 64 (src/sliding_window.h:72:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_63_2' (src/sliding_window.h:63:26) in function 'SlidingWindowManager::initialize' partially with a factor of 4 (src/sliding_window.h:49:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_35_1' (src/output_port.h:35:26) in function 'SlidingWindowManager::initialize' completely with a factor of 16 (src/sliding_window.h:49:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_57_1' (src/sliding_window.h:57:26) in function 'SlidingWindowManager::initialize' partially with a factor of 4 (src/sliding_window.h:49:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_39_1' (src/input_port.h:39:26) in function 'SlidingWindowManager::initialize' partially with a factor of 4 (src/sliding_window.h:49:0)
WARNING: [HLS 214-366] Duplicating function 'Accept::Accept()' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/output_port.h:114:24)
WARNING: [HLS 214-366] Duplicating function 'Proposal::Proposal()' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/input_port.h:77:11)
INFO: [HLS 214-178] Inlining function 'Proposal::Proposal() (.144)' into 'InputPort::generateProposal()' (src/input_port.h:73:0)
INFO: [HLS 214-178] Inlining function 'Proposal::Proposal()' into 'OutputPort::processProposals(Proposal*, int, Accept*, int&)' (src/output_port.h:54:0)
INFO: [HLS 214-178] Inlining function 'Accept::Accept() (.143)' into 'OutputPort::processProposals(Proposal*, int, Accept*, int&)' (src/output_port.h:54:0)
INFO: [HLS 214-178] Inlining function 'Proposal::Proposal()' into 'SlidingWindowManager::runIteration()' (src/sliding_window.h:72:0)
INFO: [HLS 214-178] Inlining function 'Accept::Accept()' into 'SlidingWindowManager::runIteration()' (src/sliding_window.h:72:0)
INFO: [HLS 214-178] Inlining function 'MatchingResult::MatchingResult()' into 'SlidingWindowManager::graduateMatching()' (src/sliding_window.h:170:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_71_1' (src/qps_sampler.cpp:71:26) in function 'QPSSampler::sample' completely with a factor of 64 (src/qps_sampler.cpp:57:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10sw_qps_topP13PacketArrivalbbP7ap_uintILi7EES1_ILi8EEbbE10sw_manager.output_ports.calendar.schedule': Complete partitioning on dimension 2. (src/sw_qps_top.cpp:23:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10sw_qps_topP13PacketArrivalbbP7ap_uintILi7EES1_ILi8EEbbE10sw_manager.input_ports.voq_state.lengths': Complete partitioning on dimension 2. (src/sw_qps_top.cpp:23:0)
INFO: [HLS 214-248] Applying array_partition to 'sorted_proposals.input_id': Complete partitioning on dimension 1. (src/output_port.h:66:18)
INFO: [HLS 214-248] Applying array_partition to 'sorted_proposals.availability': Complete partitioning on dimension 1. (src/output_port.h:66:18)
INFO: [HLS 214-248] Applying array_partition to 'sorted_proposals.valid': Complete partitioning on dimension 1. (src/output_port.h:66:18)
INFO: [HLS 214-248] Applying array_partition to 'proposals_per_output.input_id': Complete partitioning on dimension 1. (src/sliding_window.h:77:11)
INFO: [HLS 214-248] Applying array_partition to 'proposals_per_output.voq_len': Complete partitioning on dimension 1. (src/sliding_window.h:77:11)
INFO: [HLS 214-248] Applying array_partition to 'proposals_per_output.availability': Complete partitioning on dimension 1. (src/sliding_window.h:77:11)
INFO: [HLS 214-248] Applying array_partition to 'proposals_per_output.valid': Complete partitioning on dimension 1. (src/sliding_window.h:77:11)
INFO: [HLS 214-248] Applying array_partition to 'num_proposals_per_output': Complete partitioning on dimension 1. (src/sliding_window.h:78:13)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (src/input_port.h:88:72)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (src/output_port.h:110:17)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (src/input_port.h:132:16)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (src/sliding_window.h:115:31)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (src/input_port.h:63:57)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (src/input_port.h:53:44)
INFO: [HLS 214-248] Applying array_partition to 'arrivals': Complete partitioning on dimension 1. (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-248] Applying array_partition to 'matching': Complete partitioning on dimension 1. (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-241] Aggregating scalar variable 'arrivals_63' with compact=bit mode in 15-bits (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-241] Aggregating scalar variable 'arrivals_62' with compact=bit mode in 15-bits (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-241] Aggregating scalar variable 'arrivals_61' with compact=bit mode in 15-bits (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-241] Aggregating scalar variable 'arrivals_60' with compact=bit mode in 15-bits (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-241] Aggregating scalar variable 'arrivals_59' with compact=bit mode in 15-bits (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-241] Aggregating scalar variable 'arrivals_58' with compact=bit mode in 15-bits (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-241] Aggregating scalar variable 'arrivals_57' with compact=bit mode in 15-bits (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-241] Aggregating scalar variable 'arrivals_56' with compact=bit mode in 15-bits (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-241] Aggregating scalar variable 'arrivals_55' with compact=bit mode in 15-bits (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-241] Aggregating scalar variable 'arrivals_54' with compact=bit mode in 15-bits (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-241] Aggregating scalar variable 'arrivals_53' with compact=bit mode in 15-bits (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-241] Aggregating scalar variable 'arrivals_52' with compact=bit mode in 15-bits (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-241] Aggregating scalar variable 'arrivals_51' with compact=bit mode in 15-bits (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-241] Aggregating scalar variable 'arrivals_50' with compact=bit mode in 15-bits (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-241] Aggregating scalar variable 'arrivals_49' with compact=bit mode in 15-bits (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-241] Aggregating scalar variable 'arrivals_48' with compact=bit mode in 15-bits (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-241] Aggregating scalar variable 'arrivals_47' with compact=bit mode in 15-bits (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-241] Aggregating scalar variable 'arrivals_46' with compact=bit mode in 15-bits (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-241] Aggregating scalar variable 'arrivals_45' with compact=bit mode in 15-bits (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-241] Aggregating scalar variable 'arrivals_44' with compact=bit mode in 15-bits (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-241] Aggregating scalar variable 'arrivals_43' with compact=bit mode in 15-bits (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-241] Aggregating scalar variable 'arrivals_42' with compact=bit mode in 15-bits (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-241] Aggregating scalar variable 'arrivals_41' with compact=bit mode in 15-bits (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-241] Aggregating scalar variable 'arrivals_40' with compact=bit mode in 15-bits (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-241] Aggregating scalar variable 'arrivals_39' with compact=bit mode in 15-bits (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-241] Aggregating scalar variable 'arrivals_38' with compact=bit mode in 15-bits (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-241] Aggregating scalar variable 'arrivals_37' with compact=bit mode in 15-bits (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-241] Aggregating scalar variable 'arrivals_36' with compact=bit mode in 15-bits (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-241] Aggregating scalar variable 'arrivals_35' with compact=bit mode in 15-bits (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-241] Aggregating scalar variable 'arrivals_34' with compact=bit mode in 15-bits (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-241] Aggregating scalar variable 'arrivals_33' with compact=bit mode in 15-bits (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-241] Aggregating scalar variable 'arrivals_32' with compact=bit mode in 15-bits (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-241] Aggregating scalar variable 'arrivals_31' with compact=bit mode in 15-bits (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-241] Aggregating scalar variable 'arrivals_30' with compact=bit mode in 15-bits (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-241] Aggregating scalar variable 'arrivals_29' with compact=bit mode in 15-bits (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-241] Aggregating scalar variable 'arrivals_28' with compact=bit mode in 15-bits (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-241] Aggregating scalar variable 'arrivals_27' with compact=bit mode in 15-bits (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-241] Aggregating scalar variable 'arrivals_26' with compact=bit mode in 15-bits (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-241] Aggregating scalar variable 'arrivals_25' with compact=bit mode in 15-bits (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-241] Aggregating scalar variable 'arrivals_24' with compact=bit mode in 15-bits (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-241] Aggregating scalar variable 'arrivals_23' with compact=bit mode in 15-bits (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-241] Aggregating scalar variable 'arrivals_22' with compact=bit mode in 15-bits (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-241] Aggregating scalar variable 'arrivals_21' with compact=bit mode in 15-bits (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-241] Aggregating scalar variable 'arrivals_20' with compact=bit mode in 15-bits (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-241] Aggregating scalar variable 'arrivals_19' with compact=bit mode in 15-bits (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-241] Aggregating scalar variable 'arrivals_18' with compact=bit mode in 15-bits (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-241] Aggregating scalar variable 'arrivals_17' with compact=bit mode in 15-bits (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-241] Aggregating scalar variable 'arrivals_16' with compact=bit mode in 15-bits (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-241] Aggregating scalar variable 'arrivals_15' with compact=bit mode in 15-bits (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-241] Aggregating scalar variable 'arrivals_14' with compact=bit mode in 15-bits (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-241] Aggregating scalar variable 'arrivals_13' with compact=bit mode in 15-bits (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-241] Aggregating scalar variable 'arrivals_12' with compact=bit mode in 15-bits (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-241] Aggregating scalar variable 'arrivals_11' with compact=bit mode in 15-bits (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-241] Aggregating scalar variable 'arrivals_10' with compact=bit mode in 15-bits (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-241] Aggregating scalar variable 'arrivals_9' with compact=bit mode in 15-bits (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-241] Aggregating scalar variable 'arrivals_8' with compact=bit mode in 15-bits (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-241] Aggregating scalar variable 'arrivals_7' with compact=bit mode in 15-bits (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-241] Aggregating scalar variable 'arrivals_6' with compact=bit mode in 15-bits (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-241] Aggregating scalar variable 'arrivals_5' with compact=bit mode in 15-bits (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-241] Aggregating scalar variable 'arrivals_4' with compact=bit mode in 15-bits (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-241] Aggregating scalar variable 'arrivals_3' with compact=bit mode in 15-bits (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-241] Aggregating scalar variable 'arrivals_2' with compact=bit mode in 15-bits (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-241] Aggregating scalar variable 'arrivals_1' with compact=bit mode in 15-bits (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-241] Aggregating scalar variable 'arrivals_0' with compact=bit mode in 15-bits (src/sw_qps_top.cpp:11:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_25_1> at src/sliding_window.h:25:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_177_1> at src/sliding_window.h:177:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_193_2> at src/sliding_window.h:193:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_78_2> at src/output_port.h:78:30 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_97_3> at src/output_port.h:97:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at src/sliding_window.h:77:11 
INFO: [HLS 214-376] automatically set the pipeline for Loop< PROPOSE_PHASE> at src/sliding_window.h:90:24 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_145_4> at src/sliding_window.h:145:39 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_154_5> at src/sliding_window.h:154:39 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at src/sliding_window.h:128:9 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_46_1> at src/utils.h:46:19 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at src/output_port.h:66:18 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_39_1> at src/input_port.h:39:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_63_2> at src/sliding_window.h:63:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_36_2> at src/sw_qps_top.cpp:36:22 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_197_3' is marked as complete unroll implied by the pipeline pragma (src/sliding_window.h:197:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_107_2' is marked as complete unroll implied by the pipeline pragma (src/sliding_window.h:107:35)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_197_3' (src/sliding_window.h:197:31) in function 'SlidingWindowManager::graduateMatching' completely with a factor of 64 (src/sliding_window.h:170:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_2' (src/sliding_window.h:107:35) in function 'SlidingWindowManager::runIteration' completely with a factor of 64 (src/sliding_window.h:72:0)
INFO: [HLS 214-437] Automatically disabling loop flattening for loop 'VITIS_LOOP_73_1'. (src/output_port.h:73:26)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=1' for array 'sw_qps_top(PacketArrival*, bool, bool, ap_uint<7>*, ap_uint<8>, bool, bool)::sw_manager (.input_ports.availability)' due to pipeline pragma (src/sw_qps_top.cpp:23:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'sw_qps_top(PacketArrival*, bool, bool, ap_uint<7>*, ap_uint<8>, bool, bool)::sw_manager (.input_ports.voq_state.availability)' due to pipeline pragma (src/sw_qps_top.cpp:23:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'result.matching' due to pipeline pragma (src/sw_qps_top.cpp:48:24)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10sw_qps_topP13PacketArrivalbbP7ap_uintILi7EES1_ILi8EEbbE10sw_manager.input_ports.voq_state.availability': Cyclic partitioning with factor 2 on dimension 1. (src/sw_qps_top.cpp:23:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10sw_qps_topP13PacketArrivalbbP7ap_uintILi7EES1_ILi8EEbbE10sw_manager.input_ports.availability': Cyclic partitioning with factor 4 on dimension 1. (src/sw_qps_top.cpp:23:0)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations.
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (src/sliding_window.h:188:55)
INFO: [HLS 214-248] Applying array_partition to 'result.matching': Complete partitioning on dimension 1. (src/sw_qps_top.cpp:48:24)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_46_1' (src/utils.h:46:19) in function 'OutputPort::processProposals' as it has a variable trip count (src/utils.h:46:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 13.22 seconds. CPU system time: 0.45 seconds. Elapsed time: 17.83 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] src/utils.h:48: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.87 seconds. CPU system time: 0 seconds. Elapsed time: 0.88 seconds; current allocated memory: 0.000 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/sliding_window.h:104:74) to (src/sliding_window.h:114:42) in function 'SlidingWindowManager::runIteration'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/sliding_window.h:104:74) to (src/sliding_window.h:114:42) in function 'SlidingWindowManager::runIteration'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/sliding_window.h:104:74) to (src/sliding_window.h:114:42) in function 'SlidingWindowManager::runIteration'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/sliding_window.h:104:74) to (src/sliding_window.h:114:42) in function 'SlidingWindowManager::runIteration'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/input_port.h:106:36) to (src/input_port.h:107:9) in function 'SlidingWindowManager::runIteration'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/input_port.h:106:36) to (src/input_port.h:107:9) in function 'SlidingWindowManager::runIteration'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/input_port.h:106:36) to (src/input_port.h:107:9) in function 'SlidingWindowManager::runIteration'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/input_port.h:106:36) to (src/input_port.h:107:9) in function 'SlidingWindowManager::runIteration'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/input_port.h:123:32) to (src/sliding_window.h:189:13) in function 'SlidingWindowManager::graduateMatching'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/input_port.h:123:32) to (src/sliding_window.h:189:13) in function 'SlidingWindowManager::graduateMatching'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/input_port.h:123:32) to (src/sliding_window.h:189:13) in function 'SlidingWindowManager::graduateMatching'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/input_port.h:123:32) to (src/sliding_window.h:189:13) in function 'SlidingWindowManager::graduateMatching'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/output_port.h:93:33) to (src/output_port.h:73:26) in function 'OutputPort::processProposals'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/input_port.h:96:5) in function 'InputPort::generateProposal'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'SlidingWindowManager::graduateMatching' (src/input_port.h:25:9)...252 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'InputPort::generateProposal' (src/input_port.h:22:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 6.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.18 seconds; current allocated memory: 0.000 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'Loop-1' (src/sliding_window.h:77:11) in function 'SlidingWindowManager::runIteration' either the parent loop or sub loop is do-while loop.
Resolution: For help on HLS 200-960 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-960.html
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 16 in function runIteration'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 16 in function runIteration'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 16 in function runIteration'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 16 in function runIteration'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 16 in function runIteration'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 16 in function runIteration'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 16 in function runIteration'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 16 in function runIteration'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 16 in function runIteration'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 16 in function runIteration'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 16 in function runIteration'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 16 in function runIteration'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 16 in function runIteration'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 16 in function runIteration'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 16 in function runIteration'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 16 in function runIteration'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 16 in function runIteration'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 16 in function runIteration'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 16 in function runIteration'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 16 in function runIteration'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 16 in function runIteration'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 16 in function runIteration'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 16 in function runIteration'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 16 in function runIteration'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 16 in function runIteration'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 16 in function runIteration'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 16 in function runIteration'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 16 in function runIteration'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 16 in function runIteration'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 16 in function runIteration'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 16 in function runIteration'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 16 in function runIteration'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 16 in function runIteration'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 16 in function runIteration'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 16 in function runIteration'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 16 in function runIteration'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 16 in function runIteration'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 16 in function runIteration'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 16 in function runIteration'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 16 in function runIteration'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 16 in function runIteration'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 16 in function runIteration'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 16 in function runIteration'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 16 in function runIteration'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 16 in function runIteration'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 16 in function runIteration'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 16 in function runIteration'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 16 in function runIteration'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 16 in function runIteration'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 16 in function runIteration'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 16 in function runIteration'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 16 in function runIteration'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 16 in function runIteration'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 16 in function runIteration'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 16 in function runIteration'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 16 in function runIteration'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 16 in function runIteration'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 16 in function runIteration'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 16 in function runIteration'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 16 in function runIteration'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 13.41 seconds. CPU system time: 0.13 seconds. Elapsed time: 13.56 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sw_qps_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sw_qps_top_Pipeline_VITIS_LOOP_36_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_2'.
WARNING: [HLS 200-880] The II Violation in module 'sw_qps_top_Pipeline_VITIS_LOOP_36_2' (loop 'VITIS_LOOP_36_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation 0 bit ('sw_manager_input_ports_voq_state_sum_addr_write_ln54', src/input_port.h:54->src/sliding_window.h:219->src/sw_qps_top.cpp:39) of variable 'add_ln54', src/input_port.h:54->src/sliding_window.h:219->src/sw_qps_top.cpp:39 on array 'sw_manager_input_ports_voq_state_sum' and 'load' operation 10 bit ('sw_manager_input_ports_voq_state_sum_load', src/input_port.h:54->src/sliding_window.h:219->src/sw_qps_top.cpp:39) on array 'sw_manager_input_ports_voq_state_sum'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'sw_qps_top_Pipeline_VITIS_LOOP_36_2' (loop 'VITIS_LOOP_36_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation 0 bit ('sw_manager_input_ports_voq_state_sum_addr_1_write_ln54', src/input_port.h:54->src/sliding_window.h:219->src/sw_qps_top.cpp:39) of variable 'add_ln54_1', src/input_port.h:54->src/sliding_window.h:219->src/sw_qps_top.cpp:39 on array 'sw_manager_input_ports_voq_state_sum' and 'load' operation 10 bit ('sw_manager_input_ports_voq_state_sum_load', src/input_port.h:54->src/sliding_window.h:219->src/sw_qps_top.cpp:39) on array 'sw_manager_input_ports_voq_state_sum'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'sw_qps_top_Pipeline_VITIS_LOOP_36_2' (loop 'VITIS_LOOP_36_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation 0 bit ('sw_manager_input_ports_voq_state_sum_addr_1_write_ln54', src/input_port.h:54->src/sliding_window.h:219->src/sw_qps_top.cpp:39) of variable 'add_ln54_1', src/input_port.h:54->src/sliding_window.h:219->src/sw_qps_top.cpp:39 on array 'sw_manager_input_ports_voq_state_sum' and 'load' operation 10 bit ('sw_manager_input_ports_voq_state_sum_load', src/input_port.h:54->src/sliding_window.h:219->src/sw_qps_top.cpp:39) on array 'sw_manager_input_ports_voq_state_sum'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'sw_qps_top_Pipeline_VITIS_LOOP_36_2' (loop 'VITIS_LOOP_36_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation 0 bit ('sw_manager_input_ports_voq_state_sum_addr_2_write_ln54', src/input_port.h:54->src/sliding_window.h:219->src/sw_qps_top.cpp:39) of variable 'add_ln54_2', src/input_port.h:54->src/sliding_window.h:219->src/sw_qps_top.cpp:39 on array 'sw_manager_input_ports_voq_state_sum' and 'load' operation 10 bit ('sw_manager_input_ports_voq_state_sum_load', src/input_port.h:54->src/sliding_window.h:219->src/sw_qps_top.cpp:39) on array 'sw_manager_input_ports_voq_state_sum'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'sw_qps_top_Pipeline_VITIS_LOOP_36_2' (loop 'VITIS_LOOP_36_2'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'store' operation 0 bit ('sw_manager_input_ports_voq_state_sum_addr_3_write_ln54', src/input_port.h:54->src/sliding_window.h:219->src/sw_qps_top.cpp:39) of variable 'add_ln54_3', src/input_port.h:54->src/sliding_window.h:219->src/sw_qps_top.cpp:39 on array 'sw_manager_input_ports_voq_state_sum' and 'load' operation 10 bit ('sw_manager_input_ports_voq_state_sum_load', src/input_port.h:54->src/sliding_window.h:219->src/sw_qps_top.cpp:39) on array 'sw_manager_input_ports_voq_state_sum'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 8, loop 'VITIS_LOOP_36_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.09 seconds. CPU system time: 0.06 seconds. Elapsed time: 4.18 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 9490
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0     625    375     9490   
INFO: [BIND 205-100]   1     22      8      1      0     625    375    8143.6  
INFO: [BIND 205-100]   2     17      8      1      0     625    375    7246.4  
INFO: [BIND 205-100]   3     17     11      1      0     625    375    7248.4  
INFO: [BIND 205-100]   4     17     11      1      0     625    375    7251.4  
INFO: [BIND 205-100]   5     17     11      1      0     625    375    7254.4  
INFO: [BIND 205-100]   6     17     11      1      0     625    375    7257.4  
INFO: [BIND 205-100]   7     17     11      1      0     625    375    7260.4  
INFO: [BIND 205-100]   8     17     11      1      0     625    375    7263.4  
INFO: [BIND 205-100]   9     17     11      1      0     625    375    7266.4  
INFO: [BIND 205-100]   10    17     11      1      0     625    375    7269.4  
INFO: [BIND 205-100]   11    17     11      1      0     625    375    7272.4  
INFO: [BIND 205-100]   12    17     11      1      0     625    375    7275.4  
INFO: [BIND 205-100]   13    17     11      1      0     625    375    7278.4  
INFO: [BIND 205-100]   14    17     11      1      0     625    375    7281.4  
INFO: [BIND 205-100]   15    17     11      1      0     625    375    7284.4  
INFO: [BIND 205-100]   16    17     11      1      0     625    375    7287.4  
INFO: [BIND 205-100] Final cost: 7287.4
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 42.1547 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 42.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 42.41 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runIteration_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sample' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sample'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 52, function 'sample'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 7403.6
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0     199    148    7403.6  
INFO: [BIND 205-100]   1     39     39      0      0     199    148    7403.6  
INFO: [BIND 205-100]   2     38     38      0      0     199    148    7403.6  
INFO: [BIND 205-100]   3     39     39      0      0     199    148    7403.6  
INFO: [BIND 205-100] Final cost: 7403.6
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 0.791547 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.83 seconds. CPU system time: 0 seconds. Elapsed time: 0.84 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateProposal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generateProposal'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 53, function 'generateProposal'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 8997.31
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0     92     68     8997.31 
INFO: [BIND 205-100]   1     40     40      0      0     92     68     8997.31 
INFO: [BIND 205-100]   2     39     39      0      0     92     68     8997.31 
INFO: [BIND 205-100]   3     40     40      0      0     92     68     8997.31 
INFO: [BIND 205-100] Final cost: 8997.31
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 0.436011 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runIteration_Pipeline_PROPOSE_PHASE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PROPOSE_PHASE'.
WARNING: [HLS 200-880] The II Violation in module 'runIteration_Pipeline_PROPOSE_PHASE' (loop 'PROPOSE_PHASE'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'br' operation 0 bit ('br_ln95', src/sliding_window.h:95) and 'sparsemux' operation 32 bit ('idx', src/sliding_window.h:115).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'runIteration_Pipeline_PROPOSE_PHASE' (loop 'PROPOSE_PHASE'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'br' operation 0 bit ('br_ln116', src/sliding_window.h:116) and 'sparsemux' operation 32 bit ('idx', src/sliding_window.h:115).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'runIteration_Pipeline_PROPOSE_PHASE' (loop 'PROPOSE_PHASE'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation 0 bit ('proposals_per_output_availability_addr_3_write_ln117', src/sliding_window.h:117) of variable 'prop.availability', src/sliding_window.h:93 on array 'proposals_per_output_availability' and 'store' operation 0 bit ('proposals_per_output_availability_addr_write_ln117', src/sliding_window.h:117) of variable 'prop.availability', src/sliding_window.h:93 on array 'proposals_per_output_availability'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
