;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -1, <-20
	SUB @0, @302
	CMP -207, <-120
	ADD -430, 9
	SUB @0, @2
	SUB @0, @2
	SUB #0, -63
	JMN @12, #200
	ADD 270, 60
	ADD 270, 60
	SPL 0, <402
	DJN -1, @-20
	DJN -91, @-20
	DJN -91, @-20
	ADD 210, 60
	SUB @121, 106
	JMP @72, #200
	SPL 0, <2
	SPL 0, <402
	CMP 12, @10
	SUB @121, 103
	MOV -7, <-20
	JMN 0, <402
	ADD -430, 9
	ADD -430, 9
	CMP @127, 106
	ADD 30, 9
	CMP @127, 106
	SPL 0, 202
	SPL 0, 202
	JMZ -7, @-20
	JMP @0, -63
	SPL 0, 202
	SPL 0, 202
	SPL 0, 202
	SPL 0, 202
	ADD 270, 60
	CMP -700, @600
	DJN 200, 3
	DJN -1, @-20
	CMP -207, <-120
	JMN 0, <402
	ADD 603, @20
	MOV -1, <-20
	CMP -207, <-120
	SUB @700, @2
	SPL 0, <702
	DJN -1, @-20
	DJN -1, @-20
	SUB @121, 103
