Timing Analyzer report for test_VGA
Thu Jul 22 20:58:52 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk31|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'clk31|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clk31|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 0C Model Hold: 'clk31|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clk31|altpll_component|auto_generated|pll1|clk[0]'
 30. Fast 1200mV 0C Model Hold: 'clk31|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; test_VGA                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE10E22C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;   0.3%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; clk                                               ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { clk }                                               ;
; clk31|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clk    ; clk31|altpll_component|auto_generated|pll1|inclk[0] ; { clk31|altpll_component|auto_generated|pll1|clk[0] } ;
; clk31|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 41.666 ; 24.0 MHz  ; 0.000 ; 20.833 ; 50.00      ; 25        ; 12          ;       ;        ;           ;            ; false    ; clk    ; clk31|altpll_component|auto_generated|pll1|inclk[0] ; { clk31|altpll_component|auto_generated|pll1|clk[1] } ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 275.71 MHz ; 275.71 MHz      ; clk31|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; clk31|altpll_component|auto_generated|pll1|clk[0] ; 16.373 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.489 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; clk31|altpll_component|auto_generated|pll1|clk[0] ; 9.718 ; 0.000         ;
; clk                                               ; 9.934 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk31|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                            ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 16.373 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[2]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.547      ;
; 16.373 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[10] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.547      ;
; 16.373 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[0]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.547      ;
; 16.373 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[1]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.547      ;
; 16.373 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[3]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.547      ;
; 16.373 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[4]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.547      ;
; 16.373 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[5]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.547      ;
; 16.373 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[6]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.547      ;
; 16.373 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[7]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.547      ;
; 16.373 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[8]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.547      ;
; 16.373 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[9]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.547      ;
; 16.479 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[2]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.441      ;
; 16.479 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[10] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.441      ;
; 16.479 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[0]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.441      ;
; 16.479 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[1]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.441      ;
; 16.479 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[3]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.441      ;
; 16.479 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[4]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.441      ;
; 16.479 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[5]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.441      ;
; 16.479 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[6]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.441      ;
; 16.479 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[7]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.441      ;
; 16.479 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[8]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.441      ;
; 16.479 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[9]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.441      ;
; 16.566 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[2]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.354      ;
; 16.566 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[10] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.354      ;
; 16.566 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[0]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.354      ;
; 16.566 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[1]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.354      ;
; 16.566 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[3]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.354      ;
; 16.566 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[4]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.354      ;
; 16.566 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[5]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.354      ;
; 16.566 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[6]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.354      ;
; 16.566 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[7]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.354      ;
; 16.566 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[8]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.354      ;
; 16.566 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[9]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.354      ;
; 16.600 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[2]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.320      ;
; 16.600 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[10] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.320      ;
; 16.600 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[0]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.320      ;
; 16.600 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[1]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.320      ;
; 16.600 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[3]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.320      ;
; 16.600 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[4]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.320      ;
; 16.600 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[5]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.320      ;
; 16.600 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[6]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.320      ;
; 16.600 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[7]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.320      ;
; 16.600 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[8]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.320      ;
; 16.600 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[9]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.320      ;
; 16.626 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countY[2]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 3.293      ;
; 16.626 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countY[10] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 3.293      ;
; 16.626 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countY[0]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 3.293      ;
; 16.626 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countY[1]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 3.293      ;
; 16.626 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countY[3]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 3.293      ;
; 16.626 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countY[4]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 3.293      ;
; 16.626 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countY[5]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 3.293      ;
; 16.626 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countY[6]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 3.293      ;
; 16.626 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countY[7]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 3.293      ;
; 16.626 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countY[8]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 3.293      ;
; 16.626 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countY[9]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 3.293      ;
; 16.659 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countY[2]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 3.260      ;
; 16.659 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countY[10] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 3.260      ;
; 16.659 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countY[0]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 3.260      ;
; 16.659 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countY[1]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 3.260      ;
; 16.659 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countY[3]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 3.260      ;
; 16.659 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countY[4]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 3.260      ;
; 16.659 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countY[5]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 3.260      ;
; 16.659 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countY[6]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 3.260      ;
; 16.659 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countY[7]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 3.260      ;
; 16.659 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countY[8]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 3.260      ;
; 16.659 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countY[9]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 3.260      ;
; 16.694 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[2]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.226      ;
; 16.694 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[10] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.226      ;
; 16.694 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[0]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.226      ;
; 16.694 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[1]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.226      ;
; 16.694 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[3]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.226      ;
; 16.694 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[4]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.226      ;
; 16.694 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[5]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.226      ;
; 16.694 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[6]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.226      ;
; 16.694 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[7]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.226      ;
; 16.694 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[8]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.226      ;
; 16.694 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[9]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.226      ;
; 16.736 ; VGA_Driver640x480:VGA640x480|countY[10] ; VGA_Driver640x480:VGA640x480|countY[2]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.184      ;
; 16.736 ; VGA_Driver640x480:VGA640x480|countY[10] ; VGA_Driver640x480:VGA640x480|countY[10] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.184      ;
; 16.736 ; VGA_Driver640x480:VGA640x480|countY[10] ; VGA_Driver640x480:VGA640x480|countY[0]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.184      ;
; 16.736 ; VGA_Driver640x480:VGA640x480|countY[10] ; VGA_Driver640x480:VGA640x480|countY[1]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.184      ;
; 16.736 ; VGA_Driver640x480:VGA640x480|countY[10] ; VGA_Driver640x480:VGA640x480|countY[3]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.184      ;
; 16.736 ; VGA_Driver640x480:VGA640x480|countY[10] ; VGA_Driver640x480:VGA640x480|countY[4]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.184      ;
; 16.736 ; VGA_Driver640x480:VGA640x480|countY[10] ; VGA_Driver640x480:VGA640x480|countY[5]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.184      ;
; 16.736 ; VGA_Driver640x480:VGA640x480|countY[10] ; VGA_Driver640x480:VGA640x480|countY[6]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.184      ;
; 16.736 ; VGA_Driver640x480:VGA640x480|countY[10] ; VGA_Driver640x480:VGA640x480|countY[7]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.184      ;
; 16.736 ; VGA_Driver640x480:VGA640x480|countY[10] ; VGA_Driver640x480:VGA640x480|countY[8]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.184      ;
; 16.736 ; VGA_Driver640x480:VGA640x480|countY[10] ; VGA_Driver640x480:VGA640x480|countY[9]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.184      ;
; 16.754 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[6]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 3.165      ;
; 16.754 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[9]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 3.165      ;
; 16.754 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[0]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 3.165      ;
; 16.754 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[1]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 3.165      ;
; 16.754 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[2]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 3.165      ;
; 16.754 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[3]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 3.165      ;
; 16.754 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[4]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 3.165      ;
; 16.754 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[5]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 3.165      ;
; 16.754 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[7]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 3.165      ;
; 16.754 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[8]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 3.165      ;
; 16.754 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[10] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 3.165      ;
; 16.781 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[2]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.139      ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk31|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                            ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.489 ; VGA_Driver640x480:VGA640x480|countY[10] ; VGA_Driver640x480:VGA640x480|countY[10] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.782      ;
; 0.737 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[1]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.031      ;
; 0.738 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[2]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.032      ;
; 0.743 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[9]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.036      ;
; 0.745 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[1]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.754 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[0]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.048      ;
; 0.754 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[5]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.048      ;
; 0.756 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[6]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.050      ;
; 0.756 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[4]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.050      ;
; 0.762 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[7]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.764 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[5]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.766 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[6]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[8]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.771 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[0]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.064      ;
; 0.772 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[2]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.772 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[3]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.774 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[4]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.067      ;
; 0.779 ; VGA_Driver640x480:VGA640x480|countX[9]  ; VGA_Driver640x480:VGA640x480|countX[9]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.073      ;
; 0.779 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[8]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.073      ;
; 0.780 ; VGA_Driver640x480:VGA640x480|countX[10] ; VGA_Driver640x480:VGA640x480|countX[10] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.074      ;
; 0.944 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[3]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.238      ;
; 0.973 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[7]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.267      ;
; 1.091 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[2]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.385      ;
; 1.098 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[10] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.391      ;
; 1.098 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[1]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.392      ;
; 1.099 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[3]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.393      ;
; 1.100 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[2]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.393      ;
; 1.107 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[2]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.401      ;
; 1.108 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[6]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.402      ;
; 1.108 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[4]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.402      ;
; 1.109 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[1]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.402      ;
; 1.117 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[8]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[5]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.411      ;
; 1.117 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[7]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.411      ;
; 1.118 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[6]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[2]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.411      ;
; 1.126 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[4]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[8]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.420      ;
; 1.126 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[6]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.420      ;
; 1.127 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[9]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.420      ;
; 1.127 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[7]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.420      ;
; 1.133 ; VGA_Driver640x480:VGA640x480|countX[9]  ; VGA_Driver640x480:VGA640x480|countX[10] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.427      ;
; 1.133 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[3]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.426      ;
; 1.135 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[5]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.428      ;
; 1.136 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[10] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.429      ;
; 1.136 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[8]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.429      ;
; 1.140 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[9]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.434      ;
; 1.142 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[4]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.435      ;
; 1.144 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[6]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.437      ;
; 1.149 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[10] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.443      ;
; 1.222 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[3]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.516      ;
; 1.231 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[4]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.525      ;
; 1.231 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[3]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.524      ;
; 1.238 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[3]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.532      ;
; 1.239 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[5]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.533      ;
; 1.239 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[7]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.533      ;
; 1.240 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[4]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.533      ;
; 1.247 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[4]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.541      ;
; 1.248 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[8]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.542      ;
; 1.248 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[6]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.542      ;
; 1.248 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[9]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.541      ;
; 1.249 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[7]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.542      ;
; 1.249 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[3]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.542      ;
; 1.257 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[5]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.550      ;
; 1.257 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[10] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.550      ;
; 1.257 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[9]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.551      ;
; 1.257 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[7]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.551      ;
; 1.258 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[8]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.551      ;
; 1.258 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[4]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.551      ;
; 1.266 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[6]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.559      ;
; 1.266 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[10] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.560      ;
; 1.266 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[8]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.560      ;
; 1.267 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[9]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.560      ;
; 1.273 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[5]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.566      ;
; 1.275 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[7]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.568      ;
; 1.276 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[10] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.569      ;
; 1.282 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[6]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.575      ;
; 1.284 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[8]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.577      ;
; 1.298 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[4]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.592      ;
; 1.328 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[8]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.622      ;
; 1.362 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[5]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.656      ;
; 1.371 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[6]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.665      ;
; 1.371 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[5]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.664      ;
; 1.378 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[5]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.672      ;
; 1.379 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[9]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.673      ;
; 1.379 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[7]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.673      ;
; 1.380 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[6]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.673      ;
; 1.387 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[6]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.681      ;
; 1.388 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[10] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.682      ;
; 1.388 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[8]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.682      ;
; 1.389 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[9]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.682      ;
; 1.389 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[5]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.682      ;
; 1.397 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[5]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.691      ;
; 1.397 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[7]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.690      ;
; 1.397 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[9]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.691      ;
; 1.398 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[10] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.691      ;
; 1.398 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[6]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.691      ;
; 1.406 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[8]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.699      ;
; 1.406 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[10] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.700      ;
; 1.413 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[7]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.706      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 293.69 MHz ; 293.69 MHz      ; clk31|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; clk31|altpll_component|auto_generated|pll1|clk[0] ; 16.595 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.452 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; clk31|altpll_component|auto_generated|pll1|clk[0] ; 9.715 ; 0.000         ;
; clk                                               ; 9.943 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk31|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                             ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 16.595 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[2]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.334      ;
; 16.595 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[10] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.334      ;
; 16.595 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[0]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.334      ;
; 16.595 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[1]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.334      ;
; 16.595 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[3]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.334      ;
; 16.595 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[4]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.334      ;
; 16.595 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[5]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.334      ;
; 16.595 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[6]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.334      ;
; 16.595 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[7]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.334      ;
; 16.595 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[8]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.334      ;
; 16.595 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[9]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.334      ;
; 16.691 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[2]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.238      ;
; 16.691 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[10] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.238      ;
; 16.691 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[0]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.238      ;
; 16.691 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[1]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.238      ;
; 16.691 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[3]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.238      ;
; 16.691 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[4]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.238      ;
; 16.691 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[5]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.238      ;
; 16.691 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[6]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.238      ;
; 16.691 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[7]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.238      ;
; 16.691 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[8]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.238      ;
; 16.691 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[9]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.238      ;
; 16.808 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[2]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.121      ;
; 16.808 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[10] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.121      ;
; 16.808 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[0]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.121      ;
; 16.808 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[1]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.121      ;
; 16.808 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[3]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.121      ;
; 16.808 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[4]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.121      ;
; 16.808 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[5]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.121      ;
; 16.808 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[6]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.121      ;
; 16.808 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[7]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.121      ;
; 16.808 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[8]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.121      ;
; 16.808 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[9]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.121      ;
; 16.843 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[2]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.086      ;
; 16.843 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[10] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.086      ;
; 16.843 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[0]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.086      ;
; 16.843 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[1]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.086      ;
; 16.843 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[3]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.086      ;
; 16.843 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[4]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.086      ;
; 16.843 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[5]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.086      ;
; 16.843 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[6]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.086      ;
; 16.843 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[7]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.086      ;
; 16.843 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[8]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.086      ;
; 16.843 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[9]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.086      ;
; 16.845 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countY[2]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 3.083      ;
; 16.845 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countY[10] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 3.083      ;
; 16.845 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countY[0]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 3.083      ;
; 16.845 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countY[1]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 3.083      ;
; 16.845 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countY[3]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 3.083      ;
; 16.845 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countY[4]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 3.083      ;
; 16.845 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countY[5]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 3.083      ;
; 16.845 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countY[6]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 3.083      ;
; 16.845 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countY[7]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 3.083      ;
; 16.845 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countY[8]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 3.083      ;
; 16.845 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countY[9]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 3.083      ;
; 16.881 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countY[2]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 3.047      ;
; 16.881 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countY[10] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 3.047      ;
; 16.881 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countY[0]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 3.047      ;
; 16.881 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countY[1]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 3.047      ;
; 16.881 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countY[3]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 3.047      ;
; 16.881 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countY[4]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 3.047      ;
; 16.881 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countY[5]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 3.047      ;
; 16.881 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countY[6]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 3.047      ;
; 16.881 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countY[7]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 3.047      ;
; 16.881 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countY[8]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 3.047      ;
; 16.881 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countY[9]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 3.047      ;
; 16.896 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[2]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.033      ;
; 16.896 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[10] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.033      ;
; 16.896 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[0]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.033      ;
; 16.896 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[1]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.033      ;
; 16.896 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[3]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.033      ;
; 16.896 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[4]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.033      ;
; 16.896 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[5]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.033      ;
; 16.896 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[6]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.033      ;
; 16.896 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[7]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.033      ;
; 16.896 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[8]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.033      ;
; 16.896 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[9]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.033      ;
; 16.971 ; VGA_Driver640x480:VGA640x480|countY[10] ; VGA_Driver640x480:VGA640x480|countY[2]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 2.958      ;
; 16.971 ; VGA_Driver640x480:VGA640x480|countY[10] ; VGA_Driver640x480:VGA640x480|countY[10] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 2.958      ;
; 16.971 ; VGA_Driver640x480:VGA640x480|countY[10] ; VGA_Driver640x480:VGA640x480|countY[0]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 2.958      ;
; 16.971 ; VGA_Driver640x480:VGA640x480|countY[10] ; VGA_Driver640x480:VGA640x480|countY[1]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 2.958      ;
; 16.971 ; VGA_Driver640x480:VGA640x480|countY[10] ; VGA_Driver640x480:VGA640x480|countY[3]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 2.958      ;
; 16.971 ; VGA_Driver640x480:VGA640x480|countY[10] ; VGA_Driver640x480:VGA640x480|countY[4]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 2.958      ;
; 16.971 ; VGA_Driver640x480:VGA640x480|countY[10] ; VGA_Driver640x480:VGA640x480|countY[5]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 2.958      ;
; 16.971 ; VGA_Driver640x480:VGA640x480|countY[10] ; VGA_Driver640x480:VGA640x480|countY[6]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 2.958      ;
; 16.971 ; VGA_Driver640x480:VGA640x480|countY[10] ; VGA_Driver640x480:VGA640x480|countY[7]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 2.958      ;
; 16.971 ; VGA_Driver640x480:VGA640x480|countY[10] ; VGA_Driver640x480:VGA640x480|countY[8]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 2.958      ;
; 16.971 ; VGA_Driver640x480:VGA640x480|countY[10] ; VGA_Driver640x480:VGA640x480|countY[9]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 2.958      ;
; 16.997 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[6]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 2.932      ;
; 16.997 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[9]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 2.932      ;
; 16.997 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[0]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 2.932      ;
; 16.997 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[1]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 2.932      ;
; 16.997 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[2]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 2.932      ;
; 16.997 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[3]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 2.932      ;
; 16.997 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[4]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 2.932      ;
; 16.997 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[5]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 2.932      ;
; 16.997 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[7]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 2.932      ;
; 16.997 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[8]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 2.932      ;
; 16.997 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[10] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 2.932      ;
; 17.012 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[2]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 2.917      ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk31|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                             ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.452 ; VGA_Driver640x480:VGA640x480|countY[10] ; VGA_Driver640x480:VGA640x480|countY[10] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.720      ;
; 0.686 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[2]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.954      ;
; 0.687 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[1]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.955      ;
; 0.691 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[9]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.959      ;
; 0.693 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[1]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.961      ;
; 0.703 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[5]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.971      ;
; 0.705 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[6]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[7]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[0]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[4]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.709 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[5]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.711 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[8]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.712 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[6]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.714 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[2]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.982      ;
; 0.716 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[3]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.984      ;
; 0.718 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[4]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.986      ;
; 0.722 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[0]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.990      ;
; 0.722 ; VGA_Driver640x480:VGA640x480|countX[9]  ; VGA_Driver640x480:VGA640x480|countX[9]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.990      ;
; 0.723 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[8]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.991      ;
; 0.726 ; VGA_Driver640x480:VGA640x480|countX[10] ; VGA_Driver640x480:VGA640x480|countX[10] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.994      ;
; 0.863 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[3]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.131      ;
; 0.901 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[7]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.169      ;
; 1.005 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[1]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.273      ;
; 1.005 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[3]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.273      ;
; 1.011 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[2]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.279      ;
; 1.013 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[10] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.281      ;
; 1.015 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[2]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.283      ;
; 1.017 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[1]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.285      ;
; 1.020 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[4]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.288      ;
; 1.020 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[2]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.288      ;
; 1.024 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[7]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.292      ;
; 1.026 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[5]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.294      ;
; 1.027 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[6]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.028 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[8]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.296      ;
; 1.029 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[9]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.297      ;
; 1.030 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[7]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.298      ;
; 1.032 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[2]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.300      ;
; 1.033 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[6]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.301      ;
; 1.033 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[3]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.301      ;
; 1.037 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[5]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.305      ;
; 1.039 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[8]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.307      ;
; 1.040 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[4]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.308      ;
; 1.041 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[6]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.309      ;
; 1.042 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[9]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.310      ;
; 1.045 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[10] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.313      ;
; 1.046 ; VGA_Driver640x480:VGA640x480|countX[9]  ; VGA_Driver640x480:VGA640x480|countX[10] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.314      ;
; 1.046 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[8]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.314      ;
; 1.048 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[4]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.316      ;
; 1.052 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[6]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.320      ;
; 1.057 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[10] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.325      ;
; 1.105 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[3]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.373      ;
; 1.112 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[3]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.380      ;
; 1.121 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[9]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.389      ;
; 1.126 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[7]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.394      ;
; 1.127 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[5]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.395      ;
; 1.127 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[3]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.395      ;
; 1.128 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[7]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.396      ;
; 1.133 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[4]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.401      ;
; 1.137 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[4]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.405      ;
; 1.138 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[5]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.406      ;
; 1.139 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[3]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.407      ;
; 1.142 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[6]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.410      ;
; 1.142 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[4]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.410      ;
; 1.146 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[9]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.414      ;
; 1.148 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[7]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.416      ;
; 1.149 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[8]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.417      ;
; 1.150 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[10] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.418      ;
; 1.152 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[9]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.420      ;
; 1.154 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[4]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.422      ;
; 1.155 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[8]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.423      ;
; 1.155 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[5]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.423      ;
; 1.159 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[7]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.427      ;
; 1.161 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[10] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.429      ;
; 1.162 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[6]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.430      ;
; 1.163 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[8]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.431      ;
; 1.168 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[10] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.436      ;
; 1.170 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[6]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.438      ;
; 1.174 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[8]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.442      ;
; 1.220 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[4]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.488      ;
; 1.227 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[5]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.495      ;
; 1.234 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[5]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.502      ;
; 1.248 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[8]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.516      ;
; 1.248 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[9]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.516      ;
; 1.249 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[7]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.517      ;
; 1.249 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[5]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.517      ;
; 1.250 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[5]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.518      ;
; 1.250 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[9]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.518      ;
; 1.255 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[6]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.523      ;
; 1.259 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[6]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.527      ;
; 1.260 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[7]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.528      ;
; 1.261 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[5]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.529      ;
; 1.264 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[8]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.532      ;
; 1.264 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[6]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.532      ;
; 1.270 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[9]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.538      ;
; 1.271 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[10] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.539      ;
; 1.276 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[9]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.544      ;
; 1.276 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[6]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.544      ;
; 1.277 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[10] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.545      ;
; 1.277 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[7]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.545      ;
; 1.281 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[9]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.549      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; clk31|altpll_component|auto_generated|pll1|clk[0] ; 18.457 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.195 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; clk                                               ; 9.594 ; 0.000         ;
; clk31|altpll_component|auto_generated|pll1|clk[0] ; 9.798 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk31|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                             ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 18.457 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[2]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.493      ;
; 18.457 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[10] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.493      ;
; 18.457 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[0]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.493      ;
; 18.457 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[1]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.493      ;
; 18.457 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[3]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.493      ;
; 18.457 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[4]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.493      ;
; 18.457 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[5]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.493      ;
; 18.457 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[6]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.493      ;
; 18.457 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[7]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.493      ;
; 18.457 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[8]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.493      ;
; 18.457 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[9]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.493      ;
; 18.522 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[2]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.428      ;
; 18.522 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[10] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.428      ;
; 18.522 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[0]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.428      ;
; 18.522 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[1]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.428      ;
; 18.522 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[3]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.428      ;
; 18.522 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[4]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.428      ;
; 18.522 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[5]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.428      ;
; 18.522 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[6]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.428      ;
; 18.522 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[7]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.428      ;
; 18.522 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[8]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.428      ;
; 18.522 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[9]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.428      ;
; 18.560 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[2]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.390      ;
; 18.560 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[10] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.390      ;
; 18.560 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[0]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.390      ;
; 18.560 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[1]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.390      ;
; 18.560 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[3]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.390      ;
; 18.560 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[4]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.390      ;
; 18.560 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[5]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.390      ;
; 18.560 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[6]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.390      ;
; 18.560 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[7]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.390      ;
; 18.560 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[8]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.390      ;
; 18.560 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[9]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.390      ;
; 18.567 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countY[2]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.383      ;
; 18.567 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countY[10] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.383      ;
; 18.567 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countY[0]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.383      ;
; 18.567 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countY[1]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.383      ;
; 18.567 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countY[3]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.383      ;
; 18.567 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countY[4]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.383      ;
; 18.567 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countY[5]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.383      ;
; 18.567 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countY[6]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.383      ;
; 18.567 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countY[7]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.383      ;
; 18.567 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countY[8]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.383      ;
; 18.567 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countY[9]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.383      ;
; 18.584 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[2]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.366      ;
; 18.584 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[10] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.366      ;
; 18.584 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[0]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.366      ;
; 18.584 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[1]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.366      ;
; 18.584 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[3]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.366      ;
; 18.584 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[4]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.366      ;
; 18.584 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[5]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.366      ;
; 18.584 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[6]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.366      ;
; 18.584 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[7]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.366      ;
; 18.584 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[8]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.366      ;
; 18.584 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[9]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.366      ;
; 18.595 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countY[2]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.355      ;
; 18.595 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countY[10] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.355      ;
; 18.595 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countY[0]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.355      ;
; 18.595 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countY[1]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.355      ;
; 18.595 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countY[3]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.355      ;
; 18.595 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countY[4]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.355      ;
; 18.595 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countY[5]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.355      ;
; 18.595 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countY[6]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.355      ;
; 18.595 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countY[7]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.355      ;
; 18.595 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countY[8]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.355      ;
; 18.595 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countY[9]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.355      ;
; 18.605 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[2]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.345      ;
; 18.605 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[10] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.345      ;
; 18.605 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[0]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.345      ;
; 18.605 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[1]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.345      ;
; 18.605 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[3]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.345      ;
; 18.605 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[4]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.345      ;
; 18.605 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[5]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.345      ;
; 18.605 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[6]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.345      ;
; 18.605 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[7]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.345      ;
; 18.605 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[8]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.345      ;
; 18.605 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[9]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.345      ;
; 18.621 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[6]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 1.330      ;
; 18.621 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[9]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 1.330      ;
; 18.621 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[0]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 1.330      ;
; 18.621 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[1]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 1.330      ;
; 18.621 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[2]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 1.330      ;
; 18.621 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[3]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 1.330      ;
; 18.621 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[4]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 1.330      ;
; 18.621 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[5]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 1.330      ;
; 18.621 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[7]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 1.330      ;
; 18.621 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[8]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 1.330      ;
; 18.621 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[10] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 1.330      ;
; 18.649 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[6]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 1.302      ;
; 18.649 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[9]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 1.302      ;
; 18.649 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[0]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 1.302      ;
; 18.649 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[1]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 1.302      ;
; 18.649 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[2]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 1.302      ;
; 18.649 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[3]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 1.302      ;
; 18.649 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[4]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 1.302      ;
; 18.649 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[5]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 1.302      ;
; 18.649 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[7]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 1.302      ;
; 18.649 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[8]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 1.302      ;
; 18.649 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[10] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 1.302      ;
; 18.658 ; VGA_Driver640x480:VGA640x480|countY[10] ; VGA_Driver640x480:VGA640x480|countY[2]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.292      ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk31|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                             ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.195 ; VGA_Driver640x480:VGA640x480|countY[10] ; VGA_Driver640x480:VGA640x480|countY[10] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.295 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[1]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[2]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[9]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.298 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[1]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.303 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[5]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[7]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[0]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[5]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[6]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[4]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.307 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[6]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[8]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.309 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[2]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.310 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[3]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[4]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.311 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[0]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.432      ;
; 0.314 ; VGA_Driver640x480:VGA640x480|countX[9]  ; VGA_Driver640x480:VGA640x480|countX[9]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.434      ;
; 0.316 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[8]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; VGA_Driver640x480:VGA640x480|countX[10] ; VGA_Driver640x480:VGA640x480|countX[10] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.367 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[3]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.487      ;
; 0.382 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[7]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.502      ;
; 0.444 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[2]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.564      ;
; 0.445 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[10] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.566      ;
; 0.447 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[2]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.568      ;
; 0.452 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[6]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.572      ;
; 0.453 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[1]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[8]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[3]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[6]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.456 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[4]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[2]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.458 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[1]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.579      ;
; 0.459 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[4]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.580      ;
; 0.461 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[2]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.582      ;
; 0.463 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[5]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.583      ;
; 0.463 ; VGA_Driver640x480:VGA640x480|countX[9]  ; VGA_Driver640x480:VGA640x480|countX[10] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.583      ;
; 0.463 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[7]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.583      ;
; 0.465 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[9]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[7]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.586      ;
; 0.466 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[8]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[6]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.467 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[3]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.468 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[5]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.589      ;
; 0.468 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[10] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.589      ;
; 0.468 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[8]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.589      ;
; 0.470 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[4]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.591      ;
; 0.471 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[6]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.592      ;
; 0.474 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[9]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.594      ;
; 0.477 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[10] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.597      ;
; 0.507 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[3]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.627      ;
; 0.510 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[4]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.630      ;
; 0.510 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[3]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.631      ;
; 0.513 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[4]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.634      ;
; 0.515 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[7]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.635      ;
; 0.516 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[4]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.636      ;
; 0.516 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[9]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.637      ;
; 0.517 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[7]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.638      ;
; 0.518 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[8]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.638      ;
; 0.519 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[5]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.639      ;
; 0.519 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[10] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[3]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.639      ;
; 0.520 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[8]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.641      ;
; 0.522 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[6]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.642      ;
; 0.522 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[5]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.643      ;
; 0.522 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[4]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.642      ;
; 0.524 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[3]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.645      ;
; 0.525 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[6]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.646      ;
; 0.527 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[4]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.648      ;
; 0.529 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[9]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.649      ;
; 0.529 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[7]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.649      ;
; 0.531 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[8]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.651      ;
; 0.531 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[9]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.652      ;
; 0.532 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[10] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.652      ;
; 0.532 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[8]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.652      ;
; 0.533 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[5]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.654      ;
; 0.534 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[7]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.655      ;
; 0.534 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[10] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.655      ;
; 0.536 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[6]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.657      ;
; 0.537 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[8]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.658      ;
; 0.573 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[5]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.693      ;
; 0.576 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[6]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.696      ;
; 0.576 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[5]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.697      ;
; 0.579 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[5]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.699      ;
; 0.579 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[6]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.700      ;
; 0.581 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[9]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.701      ;
; 0.582 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[6]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.702      ;
; 0.583 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[9]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.704      ;
; 0.584 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[10] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.704      ;
; 0.585 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[7]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.705      ;
; 0.585 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[5]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.705      ;
; 0.586 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[10] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.707      ;
; 0.588 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[8]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.708      ;
; 0.588 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[7]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.709      ;
; 0.588 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[6]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.708      ;
; 0.590 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[5]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.711      ;
; 0.591 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[8]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.712      ;
; 0.593 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[6]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.714      ;
; 0.594 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[9]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.714      ;
; 0.595 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[9]  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.715      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                              ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; 16.373 ; 0.195 ; N/A      ; N/A     ; 9.594               ;
;  clk                                               ; N/A    ; N/A   ; N/A      ; N/A     ; 9.594               ;
;  clk31|altpll_component|auto_generated|pll1|clk[0] ; 16.373 ; 0.195 ; N/A      ; N/A     ; 9.715               ;
; Design-wide TNS                                    ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                               ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; pwdn          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; xclk          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; resetcam      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_Hsync_n   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_Vsync_n   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; clkout        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; dat[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dat[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dat[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dat[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dat[4]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dat[5]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dat[6]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dat[7]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sync                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; pclk                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; href                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FILTER[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FILTER[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FILTER[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FILTER[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FILTER[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FILTER[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FILTER[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FILTER[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pwdn          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; xclk          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; resetcam      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; VGA_Hsync_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_Vsync_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; VGA_G         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; VGA_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; clkout        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pwdn          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; xclk          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; resetcam      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; VGA_Hsync_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_Vsync_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; clkout        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pwdn          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; xclk          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; resetcam      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; VGA_Hsync_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_Vsync_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; clkout        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 429      ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 429      ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 31    ; 31   ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 35    ; 35   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                            ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; Target                                            ; Clock                                             ; Type      ; Status      ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; clk                                               ; clk                                               ; Base      ; Constrained ;
; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; clk31|altpll_component|auto_generated|pll1|clk[1] ; clk31|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; FILTER[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FILTER[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FILTER[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FILTER[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FILTER[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FILTER[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FILTER[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FILTER[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; VGA_B       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_Hsync_n ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_Vsync_n ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; resetcam    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xclk        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; FILTER[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FILTER[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FILTER[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FILTER[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FILTER[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FILTER[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FILTER[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FILTER[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; VGA_B       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_Hsync_n ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_Vsync_n ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; resetcam    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xclk        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Thu Jul 22 20:58:50 2021
Info: Command: quartus_sta test_VGA -c test_VGA
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'test_VGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {clk31|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {clk31|altpll_component|auto_generated|pll1|clk[0]} {clk31|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {clk31|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name {clk31|altpll_component|auto_generated|pll1|clk[1]} {clk31|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 16.373
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.373               0.000 clk31|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.489
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.489               0.000 clk31|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.718
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.718               0.000 clk31|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.934               0.000 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 16.595
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.595               0.000 clk31|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.452               0.000 clk31|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.715
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.715               0.000 clk31|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.943               0.000 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 18.457
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.457               0.000 clk31|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.195
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.195               0.000 clk31|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.594
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.594               0.000 clk 
    Info (332119):     9.798               0.000 clk31|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4781 megabytes
    Info: Processing ended: Thu Jul 22 20:58:52 2021
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


