/**
 * @brief QN8066 ARDUINO LIBRARY
 *
 *
 * @author PU2CLR - Ricardo Lima Caratti
 * @date  2024-06
 */

#ifndef _QN8066_H // Prevent this file from being compiled more than once
#define _QN8066_H

#include <Arduino.h>
#include <Wire.h>


#define QN8066_I2C_ADDRESS  0x21  // See Datasheet pag. 16. 



/** @defgroup group01 Union, Struct and Defined Data Types
 * @section group01 Data Types
 *
 * @brief QN8066 data representation
 *
 * @details 
 * 
 */

/**
 * @ingroup group01
 *
 * @brief System1 - Sets device modes (Address: 00h)
 *
 * @see Data Sheet - Quintic - QN8066 - Digital FM Transceiver for Portable Devices, pag. 19
 */

typedef union
{
    struct
    {
        uint8_t cca_ch_dis : 1;     //!<  0 = RX_CH is decided by internal CCA; 1 = RX_CH is decided writing in RX_CH[9:0]
        uint8_t ccs_ch_dis : 1;     //!<  0 = TX_CH is decided by internal CCS; 1 = TX_CH is decided writing in TX_CH[9:0]
        uint8_t chsc : 1;           //!< Channel Scan mode enable - 0 = Normal operation; 1 = Channel Scan mode operation
        uint8_t txreq : 1;          //!< Transmission request - 0 = Non TX mode; 1 = Enter transmit mode
        uint8_t rxreq : 1;          //!< Receiving request - 0 = Non RX mode; 1 = Enter Receiving mode
        uint8_t stnby : 1;          //!< Request Immediately enter Standby mode whatever state chip is in - 0 = Non standby mode; 1 = Enter standby mode
        uint8_t recal : 1;          //!< Reset the state to initial states and recalibrate all blocks - 0 = No action. FSM runs normally;  1 =  Reset the FSM. After this bit is de-asserted, FSM will go through all the power up and calibration sequence.
        uint8_t swrst : 1;          //!< Reset all registers to default values; 0 = Keep the current value; 1 = Reset to default values
    } arg;   
    uint8_t raw;           
} qn8066_system1;


/**
 * @ingroup group01
 *
 * @brief System2 - Sets device modes (Address: 01h)
 *
 * @see Data Sheet - Quintic - QN8066 - Digital FM Transceiver for Portable Devices, pag. 20
 */

typedef union
{
    struct
    {
        uint8_t tc : 1;        //!<  Pre-emphasis and de-emphasis time constant; 0 = 50; 1 = 75
        uint8_t rdsrdy : 1;    //!<  RDS transmitting ready; - If user want the chip transmitting all the 8 bytes in RDS0~RDS7, user should toggle this bit.
        uint8_t tx_mute : 1;   //!<  TX audio mute enabel - 0 = Mute Disabled; 1 = Mute Enabled
        uint8_t rx_mute : 1;   //!<  RX audio Mute enable - 0 = Mute Disabled; 1 = Mute Enabled
        uint8_t tx_mono : 1;   //!<  TX stereo and mono mode selection; 0 = Stereo;  1 = Mono
        uint8_t force_mo : 1;  //!<  Force receiver in MONO mode; 0 = Not forced. ST/MONO auto selected; Forced in MONO mode
        uint8_t tx_rdsen : 1;  //!<  Transmitter RDS enable; 0 = RDS Disable; 1 = RDS Enable
        uint8_t rx_rdsen : 1;  //!<  Receiver RDS enable; 0 = RDS Disable; 1 = RDS Enable

    } arg;              
    uint8_t raw;   
} qn8066_system2;


/**
 * @ingroup group01
 *
 * @brief CCA - Sets CCA parameters ( Address: 02h)
 *
 * @see Data Sheet - Quintic - QN8066 - Digital FM Transceiver for Portable Devices, pag. 21
 */


typedef union
{
    struct
    {
        uint8_t SNR_CCA_TH : 6;  //!<  The threshold for determination of whether current channel is valid by check its SNR.
        uint8_t imr : 1;         //!<  Image Rejection. 0 = LO<RF, image is in lower side; 1 = LO>RF, image is in upper side 
        uint8_t xtal_inj : 1;    //!<  Select the reference clock source. 0 = Inject sine-wave clock; 1 = Inject digital clock 
    } arg;              
    uint8_t raw;   
} qn8066_cca;


/**
 * @ingroup group01
 *
 * @brief SRN - Estimate RF input CNR value( Address: 03h - Read Only)
 * @details Estimated RF input SNR.
 * @see Data Sheet - Quintic - QN8066 - Digital FM Transceiver for Portable Devices, pag. 21
 */

typedef union
{
    uint8_t SNRDB;           
    uint8_t raw;   
} qn8066_srn;


/**
 * @ingroup group01
 *
 * @brief RSSISIG - In-band signal RSSI (Received signal strength indicator) dBuV value. dBuV=RSSI-49( Address: 04h - Read Only)
 *
 * @see Data Sheet - Quintic - QN8066 - Digital FM Transceiver for Portable Devices, pag. 22
 */

typedef union
{
    uint8_t RSSISIG;           
    uint8_t raw;   
} qn8066_rssisig;



/**
 * @ingroup group01
 *
 * @brief CID1 - Device ID numbers ( Address: 05h - Read Only)
 *
 * @see Data Sheet - Quintic - QN8066 - Digital FM Transceiver for Portable Devices, pag. 22
 */


typedef union
{
    struct
    {
        uint8_t CID2 : 2;   //!<  Chip ID for minor revision: 1~4 
        uint8_t CID1 : 3;   //!<  Chip ID for product family: 000 = FM; others Reserved  
        uint8_t RSVD : 3;   //!<  Reserved
    } arg;   
    uint8_t raw;   
} qn8066_cid1;


/**
 * @ingroup group01
 *
 * @brief CID2 - Device ID numbers ( Address: 06h - Read Only)
 *
 * @see Data Sheet - Quintic - QN8066 - Digital FM Transceiver for Portable Devices, pag. 22
 */

typedef union
{
    struct
    {
        uint8_t CID4 : 2;   //!<  Sequency integer values from 0 to 4.
        uint8_t CID3 : 6;   //!<  Chip ID for product ID. 001101 = Transceiver â€“ QN8066; Others = Reserved unkown 
    } arg;   
    uint8_t raw;   
} qn8066_cid2;

/**
 * @ingroup group01
 *
 * @brief XTAL_DIV0 - Frequency select of reference clock source (Lower bits -  Address: 07h - Write Only)
 *
 * @see Data Sheet - Quintic - QN8066 - Digital FM Transceiver for Portable Devices, pag. 23
 */

typedef union
{
    uint8_t xtal_div;       // !< Lower 8 bits of xtal_div[10:0]. Xtal_div[10:0] = round(freq of xtal/32.768KHz).
    uint8_t raw;   
} qn8066_xtal_div0;


/**
 * @ingroup group01
 *
 * @brief XTAL_DIV1 - Frequency select of reference clock source (Lower bits -  Address: 08h - Write Only)
 *
 * @see Data Sheet - Quintic - QN8066 - Digital FM Transceiver for Portable Devices, pag. 23
 */

typedef union
{
    struct
    {
        uint8_t xtal_div : 3;   //!<  Higher 3 bits of xtal_div[10:0]. Xtal_div[10:0] = round(freq of xtal/32.768KHz)
        uint8_t pll_dlt  : 5;   //!<  Lower 5 bits of pll_dlt[12:0].
    } arg;  
    uint8_t raw;   
} qn8066_xtal_div1;



/**
 * @ingroup group01
 *
 * @brief XTAL_DIV2 - Frequency select of reference clock source (Lower bits -  Address: 09h - Write Only)
 *
 * @see Data Sheet - Quintic - QN8066 - Digital FM Transceiver for Portable Devices, pag. 23
 */

typedef union
{
    uint8_t pll_dlt;
    uint8_t raw;   
} qn8066_xtal_div2;


/**
 * @ingroup group01
 *
 * @brief STATUS1 -  System status ( Address: 0Ah - Read Only)
 *
 * | FSM Status | Description  | 
 * | ---------- | ------------ |
 * |  0 - 0000  | STBY         | 
 * |  1 - 0001  | RESET        |
 * |  2 - 0010  | CALI         | 
 * |  3 - 0011  | IDLE         |
 * |  4 - 0100  | CALIPLL      | 
 * |  5 - 0101  | Reserved     | 
 * |  6 - 0110  | Reserved     | 
 * |  7 - 0111  | TXPLLC       |
 * |  8 - 1000  | TX_RSTB      | 
 * |  9 - 1001  | PACAL        | 
 * | 10 - 1010  | TRANSMIT     |
 * | 11 - 1011  | TXCCA        |
 * | Others     | Reserved     |  
 *    
 * @see Data Sheet - Quintic - QN8066 - Digital FM Transceiver for Portable Devices, pag. 24
 */

typedef union
{
    struct
    {
        uint8_t ST_MO_RX : 1;   //!<< Stereo receiving status. 0 = Stereo; 1 = Mono
        uint8_t RXSTATUS : 1;   //!<< RX Status. 0 = No receiving; 1 = Receiving
        uint8_t RXAGCSET : 1;   //!<< RX AGC Settling status. 0 = Not settled; 1 = Settled
        uint8_t rxcca_fail : 1; //!<< RXCCA status flag. To indicate whether a valid channel is found during RX CCA. 0 = RX CCA success to find a valid channel; 1 = RX CCA fail to find a valid channel
        uint8_t FSM : 4;        //!<< Top FSM state code 
    } arg;   
    uint8_t raw;   
} qn8066_status1;


/**
 * @ingroup group01
 *
 * @brief   RX_CH - Lower 8 bit of 10-bit receiver channel index (Address: 0Bh - Write Only)
 * @details Channel used for RX have two origins, one is from RXCH register (REG0EH[1:0]+REG0BH) 
 * @details which can be written by the user, another is from CCA. CCA selected channel is stored in an internal register, which is
 * @details physically a different register with CH register, but it can be read out through register CH and be used for RX when 
 * @details CCA_CH_DIS(REG0[0])=0.
 * @details FM channel: (60+RXCH*0.05)MHz
 * @see Data Sheet - Quintic - QN8066 - Digital FM Transceiver for Portable Devices, pag. 25
 */

typedef union
{
    uint8_t RXCH; 
    uint8_t raw;   
} qn8066_rx_ch;


/**
 * @ingroup group01
 *
 * @brief CH_START - Lower 8 bits of 10-bit CCA(channel scan) start channel index (Address: 0Ch - Write Only)
 *
 * @see Data Sheet - Quintic - QN8066 - Digital FM Transceiver for Portable Devices, pag. 25
 */

typedef union
{
    uint8_t CH_START; 
    uint8_t raw;   
} qn8066_ch_start;


/**
 * @ingroup group01
 *
 * @brief CH_STOP - Lower 8 bits of 10-bit channel scan stop channel index (Address: 0Dh - Write Only)
 *
 * @see Data Sheet - Quintic - QN8066 - Digital FM Transceiver for Portable Devices, pag. 25
 */

typedef union
{
    uint8_t CH_STOP; 
    uint8_t raw;   
} qn8066_ch_stop;


/**
 * @ingroup group01
 *
 * @brief CH_STEP - Channel scan frequency step (Address: 0Eh - Write Only)
 *
 * @see Data Sheet - Quintic - QN8066 - Digital FM Transceiver for Portable Devices, pag. 26
 */

typedef union
{
    struct
    {
        uint8_t RXCH : 2;       //!< Highest 2 bits of 10-bit channel index. Channel freq is (60+RXCH*0.05)MHz
        uint8_t CH_STA : 2;     //!< Highest 2 bits of 10-bit CCA(channel scan) start channel index. Start freq is (60+RXCH_STA*0.05)MHz
        uint8_t CH_STP : 2;     //!< Highest 2 bits of 10-bit CCA(channel scan) stop channel index. Stop freq is (60+RXCH_STP*0.05)MHz
        uint8_t CH_FSTEP : 2;   //!< CCA (channel scan) frequency step. 00=50kHz; 01=100kHz; 10 = 200kHz; 11=Reserved 
    } arg;  
    uint8_t raw;   
} qn8066_ch_step;


/**
 * @ingroup group01
 *
 * @brief RDS - RDS data byte 0 to byte 7 (Address: 0Fh to 16h - Read Only)
 *
 * @see Data Sheet - Quintic - QN8066 - Digital FM Transceiver for Portable Devices, pag. 26-28
 */

typedef union
{
    struct
    {
        uint8_t RX_RDSD0;          //!< RDS data byte 0  - 0Fh
        uint8_t RX_RDSD1;          //!< RDS data byte 1  - 10h
        uint8_t RX_RDSD2;          //!< RDS data byte 2  - 11h
        uint8_t RX_RDSD3;          //!< RDS data byte 3  - 12h
        uint8_t RX_RDSD4;          //!< RDS data byte 4  - 13h 
        uint8_t RX_RDSD5;          //!< RDS data byte 5  - 14h
        uint8_t RX_RDSD6;          //!< RDS data byte 6  - 15h
        uint8_t RX_RDSD7;          //!< RDS data byte 7  - 16h
    } arg;   
    uint8_t data[8];   
} qn8066_rx_rds;


/**
 * @ingroup group01
 *
 * @brief STATUS2 - Receiver RDS status indicators (Address: 17h - Read Only)
 *
 * @details RDS_RXUPD - RDS RX: RDS received group updated. Each time a new group is received, this bit will be toggled.
 * @details             If RDS_INT_EN=1, then at the same time this bit is toggled, interrupt output will out put a 4.5 ms low pulse
 * @details             0->1 or 1->0 -> A new set (8 Byte) of data is received
 * @details             0->0 or 1->1 -> New data is in receiving
 * @see Data Sheet - Quintic - QN8066 - Digital FM Transceiver for Portable Devices, pag. 28-29
 */

typedef union
{
    struct
    {
        uint8_t RDS3ERR : 1;     //!< 0 = No Error
        uint8_t RDS2ERR : 1;     //!< 0 = No Error
        uint8_t RDS1ERR : 1;     //!< 0 = No Error
        uint8_t RDS0ERR : 1;     //!< 0 = No Error 
        uint8_t RDSSYNC : 1;     //!< RDS block synchronous indicator. 0 = Non-synchronous;  1 = Synchronous
        uint8_t RDSC0C1 : 1;     //!< Type indicator of the RDS third block in one group. 0 = C0; 1 = C1
        uint8_t E_DET : 1;       //!< â€˜Eâ€™ block (MMBS block) detected. 0 = Not detected; 1 = Detected  
        uint8_t RDS_RXUPD : 1;   //!< RDS received group updated. Each time a new group is received, this bit will be toggled.  See comment above.
    } arg;              
    uint8_t raw;   
} qn8066_status2;


/**
 * @ingroup group01
 *
 * @brief VOL_CT -  Audio volume control (Address: 18h - Write Only)
 *
 * @see Data Sheet - Quintic - QN8066 - Digital FM Transceiver for Portable Devices, pag. 29
 */

typedef union
{
    struct
    {
        uint8_t GAIN_ANA : 3;   //!< set volume control gain of analog portion. From 7 to 0:  111 (7) = 0dB ... 000(0) = -42dB (see Datasheet)  
        uint8_t GAIN_DIG : 3;   //!< set digital volume gain. From 5 to 0; 101 (5) = -5dB ... 000 (0) = 0dB  (see Datasheet)
        uint8_t DAC_HOLD : 1;   //!< DAC output control. 0 = Normal operation; 1 = Hold DAC output to a fixed voltage.
        uint8_t TX_DIFF : 1;    //!< Tx audio input mode selection. 0 = Single ended; 1 = Differential. 
    } arg;              
    uint8_t raw;   
} qn8066_vol_ctl;


/**
 * @ingroup group01
 *
 * @brief INT_CTRL -  Receiver RDS control (Address: 19h - Write Only)
 *
 * @see Data Sheet - Quintic - QN8066 - Digital FM Transceiver for Portable Devices, pag. 30
 */

typedef union
{
    struct
    {
        uint8_t TXCH : 2;        //!< Highest 2 bits of 10-bit channel index.  hannel freq is (60+TXCH*0.05)MHz
        uint8_t priv_mode : 1;   //!< Private mode for RX/TX
        uint8_t rds_4k_mode : 1; //!< Enable RDS RX/TX 4k Mode: with or without the privacy mode (audio scramble and RDS encryption)
        uint8_t s1k_en : 1;      //!< Internal 1K tone selection. It will be used as DAC output when RXREQ. 0 = Disabled; 1 = Enabled  
        uint8_t rds_only : 1;    //!< RDS Mode Selection. 0 = Received bit-stream have both RDS and MMBS blocks (â€˜Eâ€™ block); 1 = Received bit-stream has RDS block only, no MMBS block (â€˜Eâ€™ block)
        uint8_t cca_int_en : 1;  //!< RX CCA interrupt enable. When CCA_INT_EN=1, a 4.5ms low pulse will be output from pad din (RX mode) when a RXCCA (RX mode) is finished. 0 = Disabled; 1 = Enabled
        uint8_t rds_int_en : 1;  //!< RDS RX interrupt enable. When RDS_INT_EN=1, a 4.5ms low pulse will be output from pad din (RX mode) when a new group data is received and stored into RDS0~RDS7 (RX mode). 0 = Disabled; 1 = Enabled
    } arg;              
    uint8_t raw;   
} qn8066_int_ctrl;


/**
 * @ingroup group01
 *
 * @brief STATUS3 -  Receiver audio peak level and AGC status (Address: 1Ah - Read Only)
 *
 * @see Data Sheet - Quintic - QN8066 - Digital FM Transceiver for Portable Devices, pag. 30-31
 */

typedef union
{
    struct
    {
        uint8_t rsvd : 1;       //!< Reserved
        uint8_t rxagcerr : 1;   //!< RXAGC Error Flag. 0 = No Error; 1 = Error
        uint8_t RDS_TXUPD : 1;  //!< RDS TX: To transmit the 8 bytes in RDS0~RDS7, user should toggle the register bit RDSRDY. Then the chip internally fetches these bytes after completing transmitting of current group. Once the chip internally fetched these bytes, it will toggle this bit, and user can write in another group.
        uint8_t aud_pk : 4;     //!< Audio peak value at ADC input is aud_pk * 45mV 
        uint8_t CAP_SH : 1;     //!< Large CAP short detection flag. 1 indicates a short. This bit is the OR-ed result of Poly phase filter I path and Poly phase filter Q path.
    } arg;              
    uint8_t raw;   
} qn8066_status3;


/**
 * @ingroup group01
 *
 * @brief TXCH - Lower 8 bit of 10-bit transmitter channel index (Address: 1Bh - Read and Write)
 * @details Lower 8 bits of 10-bit Channel index. Channel used for TX have two origins, one is from TXCH register (REG19H[1:0]+REG1BH) which can be written by the user,
 * @details another is from CCS. CCS selected channel is stored in an internal register, which is physically a different register with TXCH register, but it can be read out through
 * @details register TXCH and be used for TX when CCS_CH_DIS(REG0[0])=0. FM channel: (60+TXCH*0.05)MHz
 * @see Data Sheet - Quintic - QN8066 - Digital FM Transceiver for Portable Devices, pag. 31
 */

typedef union
{
    uint8_t TXCH; 
    uint8_t raw;   
} qn8066_tx_ch;


/**
 * @ingroup group01
 *
 * @brief RDS - RDS tx data from byte 0 to byte 7 (Address: 1Ch to 23h - Write Only)
 *
 * @see Data Sheet - Quintic - QN8066 - Digital FM Transceiver for Portable Devices, pag. 31-33
 */

typedef union
{
    struct
    {
        uint8_t TX_RDSD0;          //!< RDS data byte 0  - 0Fh
        uint8_t TX_RDSD1;          //!< RDS data byte 1  - 10h
        uint8_t TX_RDSD2;          //!< RDS data byte 2  - 11h
        uint8_t TX_RDSD3;          //!< RDS data byte 3  - 12h
        uint8_t TX_RDSD4;          //!< RDS data byte 4  - 13h 
        uint8_t TX_RDSD5;          //!< RDS data byte 5  - 14h
        uint8_t TX_RDSD6;          //!< RDS data byte 6  - 15h
        uint8_t TX_RDSD7;          //!< RDS data byte 7  - 16h
    } arg;   
    uint8_t data[8];   
} qn8066_tx_rds;


/**
 * @ingroup group01
 *
 * @brief PAC - PA output power target control (Address: 24h - Write Only)
 * @details  PA_TRGT  - PA output power target is 0.91*PA_TRGT+70.2dBu. Valid values are 24-56. 
 * @details  TXPD_CLR -  TX aud_pk clear signal. Audio peak value is max-hold and stored in aud_pk[3:0]. Once TXPD_CLR is toggled, the aud_pk value is cleared and restarted again.
 * @see Data Sheet - Quintic - QN8066 - Digital FM Transceiver for Portable Devices, pag. 33
 */

typedef union
{
    struct
    {
        uint8_t PA_TRGT : 7;    //!< PA output power target is 0.91*PA_TRGT+70.2dBu. Valid values are 24-56. 
        uint8_t TXPD_CLR: 1;    //!< TX aud_pk clear signal. Audio peak value is max-hold and stored in aud_pk[3:0]. Once TXPD_CLR is toggled, the aud_pk value is cleared and restarted again.
    } arg; 
    uint8_t raw;   
} qn8066_pac;



/**
 * @ingroup group01
 *
 * @brief FDEV - Specify total TX frequency deviation (Address: 25h - Write Only)
 * @details Specify total TX frequency deviation. TX frequency deviation = 0.69KHz*TX_FEDV. From 0 to 255
 * @see Data Sheet - Quintic - QN8066 - Digital FM Transceiver for Portable Devices, pag. 33
 */

typedef union
{
    uint8_t TX_FDEV;  //!< Specify total TX frequency deviation. TX frequency deviation = 0.69KHz*TX_FEDV. From 0 to 255
    uint8_t raw;   
} qn8066_fdev;


/**
 * @ingroup group01
 *
 * @brief RDS - Specify transmit RDS frequency deviation (Address: 26h - Write Only)
 * @details RDSFDEV - RDS frequency deviation = 0.35KHz*RDSFDEV in normal mode. RDS frequency deviation = 0.207KHz*RDSFDEV in 4k mode and private mode. Values = from 0 to 127
 * @see Data Sheet - Quintic - QN8066 - Digital FM Transceiver for Portable Devices, pag. 34
 */

typedef union
{
    struct
    {
        uint8_t RDSFDEV : 7;     //!< RDS frequency deviation = 0.35KHz*RDSFDEV in normal mode. RDS frequency deviation = 0.207KHz*RDSFDEV in 4k mode and private mode. Values = from 0 to 127
        uint8_t line_in_en : 1;  //!< Audio Line-in enable control. 0 = Disable; 1 = Enable
    } arg;              
    uint8_t raw;   
} qn8066_rds;




/**
 * @ingroup group01
 *
 * @brief GPLT - Transmitter soft chip threshold, gain of TX pilot (Address: 27h - Write Only)
 *
 * | GAIN_TXPLT | value | 
 * | ---------- | ----- | 
 * |  7 - 0111  | 7% * 75KHz | 
 * |  8 - 1000  | 8% * 75KHz | 
 * |  9 - 1001  | 9% * 75KHz | 
 * | 10 - 1010  | 10% * 75KHz |
 *
 * | t1m_sel    | value | 
 * | ---------- | ----- | 
 * |  0 - 00    | 57s | 
 * |  1 - 01    | 58s | 
 * |  2 - 10    | 59s | 
 * |  3 - 11    | Infinity (Never) |
 * 
 * | tx_sftclpth | value | 
 * | ----------  | ----- | 
 * |  0 - 00     | 12â€™d2051 (3db back off from 0.5v) | 
 * |  1 - 01     | 12â€™d1725 (4.5db back off from 0.5v) | 
 * |  2 - 10     | 12â€™d1452 (6db back off from 0.5v) | 
 * |  3 - 11     | 12â€™d1028 (9db back off from 0.5v) |
 *
 * @see Data Sheet - Quintic - QN8066 - Digital FM Transceiver for Portable Devices, pag. 34
 */

typedef union
{
    struct
    {
        uint8_t GAIN_TXPLT : 4;   //!< Gain of TX pilot to adjust pilot frequency deviation. Refer to peak frequency deviation of MPX signal when audio input is full scale. 
        uint8_t t1m_sel : 2;      //!< Selection of 1 minute time for PA off when no audio.   
        uint8_t tx_sftclpth : 2;  //!< TX soft clip threshold
    } arg;              
    uint8_t raw;   
} qn8066_gplt;


/**
 * @ingroup group01
 *
 * @brief REG_VGA - X AGC gain (Address: 28h - Read and Write)
 *
 * | RIN        | Input impedance (K Ohoms) | 
 * | ---------- | ------------------------- | 
 * |  0 - 00    | 10    | 
 * |  1 - 01    | 20    | 
 * |  2 - 10    | 40    | 
 * |  3 - 11    | 80    |
 *
 * | TXAGC_GDB  | TX digital gain | 
 * | ---------- | ----- | 
 * |  0 - 00    | 0 dB | 
 * |  1 - 01    | 1 dB | 
 * |  2 - 10    | 2 dB | 
 * |  3 - 11    | Reserved |
 * 
 * | TXAGC_GVGA  | Attenuation depending on RIN - 0, 1, 2 AND 3 RESPECTIVELY  | 
 * | ----------  | ---------------------------------------------------------- | 
 * |  0 - 000    |  3; -3; -9; -15   | 
 * |  1 - 001    |  6;  0; -6; -12   | 
 * |  2 - 010    |  9;  3; -3; -9    | 
 * |  3 - 011    | 12;  6;  0; -6    |
 * |  4 - 100    | 15;  9;  3; -3    |
 * |  5 - 101    | 18; 12;  6;  0    | 
 * |  Others     | Reserved | 
 *
 * @see Data Sheet - Quintic - QN8066 - Digital FM Transceiver for Portable Devices, pag. 35
 *
 */

typedef union
{
    struct
    {
        uint8_t RIN : 2;         //!< TX mode input impedance for both L/R channels. See table above
        uint8_t TXAGC_GDB: 2;    //!< TX digital gain. See table above.
        uint8_t TXAGC_GVGA : 3;  //!< TX input buffer gain. See table above
        uint8_t tx_sftclpen : 1; //!< TX soft clipping enable 
    } arg;              
    uint8_t raw;   
} qn8066_reg_vga;



/**
 * @ingroup  CLASSDEF 
 * @brief QN8066 Class 
 * @details This class implements all functions that will help you to control the QN8066 devices. 
 * 
 * @author PU2CLR - Ricardo Lima Caratti 
 */
class QN8066
{
    private: 
        uint16_t resetDelay = 1000;          //!<< Delay after reset (default 1s)

    protected: 

    public: 

    bool detectDevice();
    uint8_t scanI2CBus(uint8_t *device); 
    void setResetDelay(uint16_t delayAfterReset) { this->resetDelay = delayAfterReset;};
    void setup(); 
    void reset();
    void stopTransmitting();
    void startTransmitting(); 
    void setFrequency(uint16_t frequency); 
};



#endif // _QN8066_H