
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000680                       # Number of seconds simulated
sim_ticks                                   680290000                       # Number of ticks simulated
final_tick                                  680290000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                   5303                       # Simulator instruction rate (inst/s)
host_op_rate                                     6546                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2504604                       # Simulator tick rate (ticks/s)
host_mem_usage                                 635940                       # Number of bytes of host memory used
host_seconds                                   271.62                       # Real time elapsed on the host
sim_insts                                     1440361                       # Number of instructions simulated
sim_ops                                       1778008                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::cpu.inst           48064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           15872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              63936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        48064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         48064                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              751                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              248                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 999                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           70652222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           23331226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              93983448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      70652222                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         70652222                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          70652222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          23331226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             93983448                       # Total bandwidth to/from this memory (bytes/s)
system.membus.throughput                     93983448                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq                 930                       # Transaction distribution
system.membus.trans_dist::ReadResp                930                       # Transaction distribution
system.membus.trans_dist::ReadExReq                69                       # Transaction distribution
system.membus.trans_dist::ReadExResp               69                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1502                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          496                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1998                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        48064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        15872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total               63936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus                  63936                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy             1473580                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            6952732                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy            2300012                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.3                       # Layer utilization (%)
system.cpu.branchPred.lookups                  362150                       # Number of BP lookups
system.cpu.branchPred.condPredicted            279781                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             25071                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               156927                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  149107                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.016791                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   44377                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               2329                       # Number of incorrect RAS predictions.
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.vulnerability                        0                       # Vulenerability of the TLB in bit-ticks
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.vulnerability                        0                       # Vulenerability of the TLB in bit-ticks
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                    8                       # Number of system calls
system.cpu.numCycles                          1360581                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              41057                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1980451                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      362150                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             193484                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1127464                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   79343                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                 118183                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                  101                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.IcacheWaitRetryStallCycles          226                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    660863                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   644                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1339863                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.817419                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.167872                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   212399     15.85%     15.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   421187     31.44%     47.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   104925      7.83%     55.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   601352     44.88%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1339863                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.266173                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.455592                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   105564                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 99813                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1065393                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 18061                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  51032                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                64810                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  1877                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                2271545                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                102545                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  51032                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   178548                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    6043                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          67083                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1010208                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 26949                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                2172999                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 45398                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                  8071                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   1547                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                  2915                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands             2982010                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              10070602                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          9710364                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups               110                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               2404767                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   577224                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               4468                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           2415                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     50161                       # count of insts added to the skid buffer
system.cpu.rename.map.vulnerability        2422881958                       # Vulnerability of the Rename Map in bit-ticks
system.cpu.rename.histbuf.vulnerability      78651168                       # Vulnerability of the History Buffer in bit-ticks
system.cpu.memDep0.insertedLoads               218869                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              124369                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               576                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               47                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    2119466                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                3399                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   1897221                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             38581                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          343449                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1100916                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             12                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1339863                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.415981                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.025064                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              348064     25.98%     25.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              272349     20.33%     46.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              540623     40.35%     86.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              171682     12.81%     99.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                7145      0.53%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1339863                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  380396     67.45%     67.45% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     67.45% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     67.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     67.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     67.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     67.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     67.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     67.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     67.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     67.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     67.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     67.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     67.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     67.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     67.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     67.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     67.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     67.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     67.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     67.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     67.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     67.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     67.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     67.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     67.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     67.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     67.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     67.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     67.45% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 114938     20.38%     87.83% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 68615     12.17%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1551003     81.75%     81.75% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                34179      1.80%     83.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     83.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     83.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     83.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     83.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     83.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     83.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     83.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     83.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     83.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     83.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     83.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     83.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     83.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     83.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     83.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     83.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     83.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     83.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     83.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     83.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     83.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     83.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc           3294      0.17%     83.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     83.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     83.73% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               192464     10.14%     93.87% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              116281      6.13%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1897221                       # Type of FU issued
system.cpu.iq.rate                           1.394420                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      563949                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.297250                       # FU busy rate (busy events/executed inst)
system.cpu.iq.vulnerability                 379973117                       # Vulnerability of the instruction queue in bit-ticks
system.cpu.iq.int_inst_queue_reads            5736596                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2466029                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1868173                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                 237                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                298                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           59                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                2461043                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                     127                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads              959                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        39942                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           45                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        11544                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            31                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.vulnerability    142869133                       # Vulnerability of the LSQ Unit in bit-ticks
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  51032                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                     423                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                    23                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             2122865                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                218869                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               124369                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               2415                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      6                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             13                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          14982                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        10531                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                25513                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               1871997                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                185005                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             25222                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       299915                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   272017                       # Number of branches executed
system.cpu.iew.exec_stores                     114910                       # Number of stores executed
system.cpu.iew.exec_rate                     1.375881                       # Inst execution rate
system.cpu.iew.wb_sent                        1869100                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       1868232                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   1218929                       # num instructions producing a value
system.cpu.iew.wb_consumers                   3099886                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.373113                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.393217                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts          299509                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            3387                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             23271                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1288831                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.379551                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.677269                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       428862     33.28%     33.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       430655     33.41%     66.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       245873     19.08%     85.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        79874      6.20%     91.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        32564      2.53%     94.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        13962      1.08%     95.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        15527      1.20%     96.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         9355      0.73%     97.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        32159      2.50%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1288831                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1440361                       # Number of instructions committed
system.cpu.commit.committedOps                1778008                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         291752                       # Number of memory references committed
system.cpu.commit.loads                        178927                       # Number of loads committed
system.cpu.commit.membars                         984                       # Number of memory barriers committed
system.cpu.commit.branches                     261697                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1606671                       # Number of committed integer instructions.
system.cpu.commit.function_calls                42187                       # Number of function calls committed.
system.cpu.commit.bw_lim_events                 32159                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                      3332673                       # The number of ROB reads
system.cpu.rob.rob_writes                     4204724                       # The number of ROB writes
system.cpu.rob.vulnerability                241807586                       # Vulnerability of the ROB in bit-ticks
system.cpu.timesIdled                             508                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           20718                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1440361                       # Number of Instructions Simulated
system.cpu.committedOps                       1778008                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total               1440361                       # Number of Instructions Simulated
system.cpu.cpi                               0.944611                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.944611                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.058637                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.058637                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  8446019                       # number of integer regfile reads
system.cpu.int_regfile_writes                 2530278                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.fp_regfile_writes                       43                       # number of floating regfile writes
system.cpu.misc_regfile_reads                  272637                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   3379                       # number of misc regfile writes
system.cpu.regfile_vulnerability            632827974                       # Vulnerability of the register file in bit-ticks
system.cpu.commit_rename_map.vulnerability         9940                       # Vulnerability of the commit rename map in bit-ticks
system.cpu.vulnerability.fetchQueue                 0                       # Vulnerability of the fetch queue
system.cpu.icache.tags.replacements               370                       # number of replacements
system.cpu.icache.tags.tagsinuse           367.874315                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              659923                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               751                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            878.725699                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   367.874315                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.718505                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.718505                       # Average percentage of cache occupancy
system.cpu.icache.tags.vulnerability                0                       # Vulnerability of tag arrays in bit-ticks
system.cpu.icache.ReadReq_hits::cpu.inst       659923                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          659923                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        659923                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           659923                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       659923                       # number of overall hits
system.cpu.icache.overall_hits::total          659923                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          937                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           937                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          937                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            937                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          937                       # number of overall misses
system.cpu.icache.overall_misses::total           937                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     29058161                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     29058161                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     29058161                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     29058161                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     29058161                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     29058161                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       660860                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       660860                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       660860                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       660860                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       660860                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       660860                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001418                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001418                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001418                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001418                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001418                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001418                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 31011.911419                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 31011.911419                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 31011.911419                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 31011.911419                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 31011.911419                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 31011.911419                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         4005                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                89                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           45                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          186                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          186                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          186                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          186                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          186                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          186                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          751                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          751                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          751                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          751                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          751                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          751                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     23339261                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     23339261                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     23339261                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     23339261                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     23339261                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     23339261                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001136                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001136                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001136                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001136                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001136                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001136                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 31077.577896                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 31077.577896                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 31077.577896                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 31077.577896                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 31077.577896                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 31077.577896                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.vulnerability                     0                       # Cache vulnerability in bit-ticks
system.cpu.icache.mshr.vulnerability                0                       # MSHR Vulnerability in bit-ticks
system.cpu.icache.wb.vulnerability                  0                       # Write Buffer vulnerability
system.cpu.dcache.tags.replacements                 4                       # number of replacements
system.cpu.dcache.tags.tagsinuse           225.594572                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              260593                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               248                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1050.778226                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   225.594572                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.220307                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.220307                       # Average percentage of cache occupancy
system.cpu.dcache.tags.vulnerability                0                       # Vulnerability of tag arrays in bit-ticks
system.cpu.dcache.ReadReq_hits::cpu.data       147475                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          147475                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       111154                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         111154                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          981                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          981                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          983                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          983                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        258629                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           258629                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       258629                       # number of overall hits
system.cpu.dcache.overall_hits::total          258629                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          418                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           418                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          245                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          245                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data          663                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            663                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          663                       # number of overall misses
system.cpu.dcache.overall_misses::total           663                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     15466760                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     15466760                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data      8741984                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      8741984                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data        87500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        87500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     24208744                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     24208744                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     24208744                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     24208744                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       147893                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       147893                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       111399                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       111399                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          984                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          984                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          983                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          983                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       259292                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       259292                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       259292                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       259292                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002826                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002826                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.002199                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002199                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.003049                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.003049                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.002557                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002557                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.002557                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002557                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 37001.818182                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37001.818182                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 35681.567347                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 35681.567347                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 29166.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 29166.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 36513.942685                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 36513.942685                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 36513.942685                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 36513.942685                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          838                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              19                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    44.105263                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          239                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          239                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          176                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          176                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          415                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          415                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          415                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          415                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          179                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          179                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data           69                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           69                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          248                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          248                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          248                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          248                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      5733644                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5733644                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      2242844                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2242844                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data      7976488                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      7976488                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data      7976488                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      7976488                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001210                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001210                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000619                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000619                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000956                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000956                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000956                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000956                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 32031.530726                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32031.530726                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 32504.985507                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32504.985507                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 32163.258065                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 32163.258065                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 32163.258065                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32163.258065                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.vulnerability                     0                       # Cache vulnerability in bit-ticks
system.cpu.dcache.mshr.vulnerability                0                       # MSHR Vulnerability in bit-ticks
system.cpu.dcache.wb.vulnerability                  0                       # Write Buffer vulnerability

---------- End Simulation Statistics   ----------
