Core: MebX_Qsys_Project_m1_ddr2_memory_p0 - Instance: SOPC_INST|m1_ddr2_memory
Path, Setup Margin, Hold Margin
"Address Command (Slow 900mV 85C Model)",0.191,0.59
"Bus Turnaround Time (Slow 900mV 85C Model)",5.444,--
"Core (Slow 900mV 85C Model)",0.426,-0.029
"Core Recovery/Removal (Slow 900mV 85C Model)",1.077,0.462
"Read Capture (Slow 900mV 85C Model)",0.15,0.102
"Read Resync (Slow 900mV 85C Model)",2.711,5.293
"Write (Slow 900mV 85C Model)",-0.085,-0.085
"Write Leveling tDQSS (Slow 900mV 85C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Slow 900mV 85C Model)",0.42,0.42
"Address Command (Slow 900mV 0C Model)",0.179,0.647
"Bus Turnaround Time (Slow 900mV 0C Model)",5.472,--
"Core (Slow 900mV 0C Model)",0.557,0.032
"Core Recovery/Removal (Slow 900mV 0C Model)",1.255,0.45
"Read Capture (Slow 900mV 0C Model)",0.152,0.104
"Read Resync (Slow 900mV 0C Model)",2.789,5.414
"Write (Slow 900mV 0C Model)",-0.054,-0.054
"Write Leveling tDQSS (Slow 900mV 0C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Slow 900mV 0C Model)",0.42,0.42
"Address Command (Fast 900mV 0C Model)",0.135,0.829
"Bus Turnaround Time (Fast 900mV 0C Model)",5.515,--
"Core (Fast 900mV 0C Model)",0.603,0.142
"Core Recovery/Removal (Fast 900mV 0C Model)",2.672,0.255
"Read Capture (Fast 900mV 0C Model)",0.182,0.134
"Read Resync (Fast 900mV 0C Model)",3.239,5.776
"Write (Fast 900mV 0C Model)",-0.072,-0.072
"Write Leveling tDQSS (Fast 900mV 0C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Fast 900mV 0C Model)",0.42,0.42
