
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.35-s114_1, built Thu Oct 13 12:11:47 PDT 2022
Options:	-cds_lib_file /mnt/imesl/Projects/MSE_PA_Jansky_Meyer/digital/digital_flow/lib/cds.lib -files ../tcl/innovus_top.tcl 
Date:		Thu Oct 19 11:34:37 2023
Host:		srimes01.ost.ch (x86_64 w/Linux 3.10.0-1160.95.1.el7.x86_64) (16cores*64cpus*Intel(R) Xeon(R) Gold 6246R CPU @ 3.40GHz 36608KB)
OS:		Red Hat Enterprise Linux Server release 7.9 (Maipo)

License:
		[11:34:37.375194] Configured Lic search path (21.01-s002): 5280@cadence.lic.ost.ch:2100@xilinx.lic.ost.ch

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (771 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
<CMD> getVersion
<CMD> getVersion
[INFO] Loading PVS 21.12 fill procedures
Sourcing file "../tcl/innovus_top.tcl" ...
<CMD> set auto_file_dir ../reports/par/auto/
<CMD> setOaxMode -compressLevel 0
<CMD> setOaxMode -allowBitConnection true
<CMD> setOaxMode -allowTechUpdate false
<CMD> setOaxMode -updateMode true
<CMD> setOaxMode -pinPurpose true
<CMD> setDesignMode -process 250
##  Process: 250           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 250nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setViaGenMode -symmetrical_via_only true
<CMD> set_table_style -no_frame_fix_width
<CMD> set_global timing_report_enable_auto_column_width true
<CMD> set init_oa_design_lib Lib1
<CMD> set init_top_cell top
<CMD> set init_oa_ref_lib D_CELLSL_5V
<CMD> set init_verilog ./../results/synth/top.v
<CMD> set init_mmmc_file ../tcl/mmcm.tcl
<CMD> set init_io_file ../io/top.io
<CMD> set init_pwr_net vdd5!
<CMD> set init_gnd_net gnd!
<CMD> set init_abstract_view abstract
<CMD> set init_layout_view layout
<CMD> init_design
#% Begin Load MMMC data ... (date=10/19 11:34:55, mem=735.9M)
#% End Load MMMC data ... (date=10/19 11:34:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=736.9M, current mem=736.9M)
rc_cBest rc_cWorst
Reading tech data from OA library 'D_CELLSL_5V' ...
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
**WARN: (IMPOAX-1645):	'minWidth' constraint is not supported on layer 'POLY1'. This constraint will be ignored by tool.
**WARN: (IMPOAX-1645):	'minSpacing' constraint is not supported on layer 'POLY1'. This constraint will be ignored by tool.
Set DBUPerIGU to M2 pitch 1400.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only. StdViaDef (VIARULE GENERATE) 'PD_C' contains a non-routing layer hence, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only. StdViaDef (VIARULE GENERATE) 'ND_C' contains a non-routing layer hence, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only. StdViaDef (VIARULE GENERATE) 'P2_C' contains a non-routing layer hence, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only. StdViaDef (VIARULE GENERATE) 'P1_CL' contains a non-routing layer hence, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only. StdViaDef (VIARULE GENERATE) 'P1_C' contains a non-routing layer hence, enclosure and width values will be ignored by the tool.
LEFDefaultRouteSpec(LDRS) is read from rule 'LEFDefaultRouteSpec' and library 'TECH_XH035'. Only default vias, routing layers, pitch, routing width, routing direction, layer offset, wire extension constraints are read from it and rest of rules are read from foundry constraint group.

##  Check design process and node:  
##  Design tech node is not set.

**WARN: (IMPOAX-722):	Layer 'METL' read from technology data is not defined in Innovus database. Check the layer information in OpenAccess technology database.
**WARN: (IMPOAX-1594):	While reading blockage/OBS  of cell 'MPROBEBUL5VX8' from library 'D_CELLSL_5V', shape with bounding box '9.3 -1.4 23.5 11.8' is found on layer 'METL'. This will be ignored by tool.
**WARN: (IMPOAX-6021):	Blockages for cell can not read for cell 'MPROBEBUL5VX8'  as layer 'METL' is not defined in Innovus database.
**WARN: (IMPOAX-722):	Layer 'METL' read from technology data is not defined in Innovus database. Check the layer information in OpenAccess technology database.
**WARN: (IMPOAX-1594):	While reading blockage/OBS  of cell 'MPROBEL5V' from library 'D_CELLSL_5V', shape with bounding box '1.45 -1.4 15.65 11.8' is found on layer 'METL'. This will be ignored by tool.
**WARN: (IMPOAX-6021):	Blockages for cell can not read for cell 'MPROBEL5V'  as layer 'METL' is not defined in Innovus database.
**WARN: (IMPOAX-773):	Pin 'A' in macro 'ANTENNACELLN25L5V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly. 
Type 'man IMPOAX-773' for more detail.
**WARN: (IMPOAX-773):	Pin 'A' in macro 'ANTENNACELL25L5V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly. 
Type 'man IMPOAX-773' for more detail.
**WARN: (IMPOAX-773):	Pin 'A' in macro 'ANTENNACELL2L5V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly. 
Type 'man IMPOAX-773' for more detail.
**WARN: (IMPOAX-773):	Pin 'A' in macro 'ANTENNACELLNP2L5V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly. 
Type 'man IMPOAX-773' for more detail.
**WARN: (IMPOAX-773):	Pin 'A' in macro 'ANTENNACELLN2L5V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly. 
Type 'man IMPOAX-773' for more detail.
**WARN: (IMPOAX-773):	Pin 'A' in macro 'ANTENNACELL5L5V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly. 
Type 'man IMPOAX-773' for more detail.
**WARN: (IMPOAX-773):	Pin 'A' in macro 'ANTENNACELL10L5V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly. 
Type 'man IMPOAX-773' for more detail.
**WARN: (IMPOAX-773):	Pin 'A' in macro 'MPROBEL5V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly. 
Type 'man IMPOAX-773' for more detail.
**WARN: (IMPOAX-773):	Pin 'A' in macro 'ANTENNACELLN5L5V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly. 
Type 'man IMPOAX-773' for more detail.
**WARN: (IMPOAX-773):	Pin 'A' in macro 'ANTENNACELLN10L5V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly. 
Type 'man IMPOAX-773' for more detail.
Loading view definition file from ../tcl/mmcm.tcl
Reading ls_wc timing library '/opt/cds_dk/xfab/XKIT/xh035/diglibs/D_CELLSL_5V/v3_1/liberty_MOS5/v3_1_2/PVT_5_00V_range/D_CELLSL_5V_MOS5_slow_4_50V_125C.lib' ...
Read 412 cells in library 'D_CELLSL_5V_MOS5_slow_4_50V_125C' 
Reading ls_bc timing library '/opt/cds_dk/xfab/XKIT/xh035/diglibs/D_CELLSL_5V/v3_1/liberty_MOS5/v3_1_2/PVT_5_00V_range/D_CELLSL_5V_MOS5_fast_5_50V_m40C.lib' ...
Read 412 cells in library 'D_CELLSL_5V_MOS5_fast_5_50V_m40C' 
*** End library_loading (cpu=0.01min, real=0.02min, mem=16.0M, fe_cpu=0.31min, fe_real=0.33min, fe_mem=1043.8M) ***
#% Begin Load netlist data ... (date=10/19 11:34:57, mem=775.7M)
*** Begin netlist parsing (mem=1043.8M) ***
Searching cell 'CLKVBUFL5V' in refLibs ...
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'ANTENNACELLNP2L5V' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin '\vdd5! ' of cell 'ANTENNACELLNP2L5V' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin '\vdd5! ' of cell 'ANTENNACELLN25L5V' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'ANTENNACELLN25L5V' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin '\vdd5! ' of cell 'ANTENNACELLN10L5V' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'ANTENNACELLN10L5V' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin '\vdd5! ' of cell 'ANTENNACELLN5L5V' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'ANTENNACELLN5L5V' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin '\vdd5! ' of cell 'ANTENNACELLN2L5V' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'ANTENNACELLN2L5V' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'ANTENNACELL25L5V' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin '\vdd5! ' of cell 'ANTENNACELL25L5V' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin '\vdd5! ' of cell 'ANTENNACELL10L5V' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'ANTENNACELL10L5V' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin '\vdd5! ' of cell 'ANTENNACELL5L5V' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'ANTENNACELL5L5V' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin '\vdd5! ' of cell 'ANTENNACELL2L5V' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'ANTENNACELL2L5V' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin '\vdd5! ' of cell 'DECAP25L5V' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'DECAP25L5V' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 412 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist './../results/synth/top.v'

*** Memory Usage v#1 (Current mem = 1043.770M, initial mem = 476.031M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1043.8M) ***
#% End Load netlist data ... (date=10/19 11:34:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=785.6M, current mem=785.6M)
Set top cell to top.
Hooked 824 DB cells to tlib cells.
** Removed 1 unused lib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell top ...
*** Netlist is unique.
** info: there are 826 modules.
** info: there are 390 stdCell insts.

*** Memory Usage v#1 (Current mem = 1091.195M, initial mem = 476.031M) ***
Reading IO assignment file "../io/top.io" ...
Start create_tracks
Generated pitch 1.3 in MET4 is different from 1.4 defined in technology file in unpreferred direction.
Generated pitch 1.4 in MET3 is different from 1.3 defined in technology file in unpreferred direction.
Generated pitch 1.3 in MET2 is different from 1.4 defined in technology file in unpreferred direction.
Generated pitch 1.4 in MET1 is different from 1.3 defined in technology file in unpreferred direction.
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Capacitance Table File /opt/cds_dk/xfab/XKIT/xh035/cadence/v6_5/capTbl/v6_5_1/xh035_xx2x_METAL4_max.capTbl ...
Process name: xh035_xx2x_METAL4_max.
Reading Capacitance Table File /opt/cds_dk/xfab/XKIT/xh035/cadence/v6_5/capTbl/v6_5_1/xh035_xx2x_METAL4_min.capTbl ...
Process name: xh035_xx2x_METAL4_min.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: av_wc
    RC-Corner Name        : rc_cWorst
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/opt/cds_dk/xfab/XKIT/xh035/cadence/v6_5/capTbl/v6_5_1/xh035_xx2x_METAL4_max.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/opt/cds_dk/xfab/XKIT/xh035/cadence/v6_6/QRC_pvs/v6_6_2/XH035_1121/QRC-Max/qrcTechFile'
 
 Analysis View: av_bc
    RC-Corner Name        : rc_cBest
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/opt/cds_dk/xfab/XKIT/xh035/cadence/v6_5/capTbl/v6_5_1/xh035_xx2x_METAL4_min.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/opt/cds_dk/xfab/XKIT/xh035/cadence/v6_6/QRC_pvs/v6_6_2/XH035_1121/QRC-Min/qrcTechFile'
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file './../results/synth/top.sdc' ...
Current (total cpu=0:00:19.1, real=0:00:21.0, peak res=1068.1M, current mem=1068.1M)
top
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1088.3M, current mem=1088.3M)
Current (total cpu=0:00:19.2, real=0:00:21.0, peak res=1088.3M, current mem=1088.3M)
Total number of combinational cells: 253
Total number of sequential cells: 126
Total number of tristate cells: 32
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUCL5VX16 BUCL5VX6 BUCL5VX8 BUL5VX16 BUL5VX2 BUL5VX1 BUL5VX4 BUL5VX3 BUL5VX6 BUL5VX8
Total number of usable buffers: 10
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INCL5VX16 INCL5VX6 INCL5VX8 INL5VX16 INL5VX1 INL5VX3 INL5VX2 INL5VX4 INL5VX6 INL5VX8
Total number of usable inverters: 10
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1L5VX1 DLY2L5VX1 DLY4L5VX1 DLY8L5VX1
Total number of identified usable delay cells: 4
List of identified unusable delay cells: STL5VX2 STL5VX1 STL5VX4 STL5VX3
Total number of identified unusable delay cells: 4

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
WARNING   IMPVL-159          822  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPOAX-1594          2  While reading %s of cell '%s' from libra...
WARNING   IMPOAX-1637          5  Enclosure and width are supported on rou...
WARNING   IMPOAX-1645          2  '%s' constraint is not supported on laye...
WARNING   IMPOAX-722           2  Layer '%s' read from technology data is ...
WARNING   IMPOAX-773          10  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPOAX-6021          2  Blockages for cell can not read for cell...
*** Message Summary: 846 warning(s), 0 error(s)

<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 3
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
#WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
<CMD> setRouteMode -earlyGlobalMaxRouteLayer 3
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
<CMD> setRouteMode -earlyGlobalMinRouteLayer 1
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
<CMD> setTrialRouteMode -maxRouteLayer 3
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
**WARN: (IMPTR-9998):	The setTrialRouteMode command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use setRouteMode to set modes for earlyGlobalRoute which is the replacement tool for trialRoute.
<CMD> setAttribute -net * -bottom_preferred_routing_layer 1
<CMD> setAttribute -net * -top_preferred_routing_layer 3
<CMD> floorPlan -s 1040.2 83.2 11.2 10.4 11.2 10.4
Start create_tracks
Generated pitch 1.3 in MET4 is different from 1.4 defined in technology file in unpreferred direction.
Generated pitch 1.4 in MET3 is different from 1.3 defined in technology file in unpreferred direction.
Generated pitch 1.3 in MET2 is different from 1.4 defined in technology file in unpreferred direction.
Generated pitch 1.4 in MET1 is different from 1.3 defined in technology file in unpreferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> loadIoFile ../io/top.io
Reading IO assignment file "../io/top.io" ...
<CMD> clearGlobalNets
<CMD> globalNetConnect vdd5! -type pgpin -pin vdd5! -inst * -all -override
<CMD> globalNetConnect gnd! -type pgpin -pin gnd! -inst * -all -override
<CMD> deleteAllPowerPreroutes
<CMD> addRing -nets {gnd! vdd5!} -type core_rings -layer {top MET3 bottom MET3 left MET2 right MET2} -width 2 -spacing 1 -offset 0 -center 0
#% Begin addRing (date=10/19 11:34:58, mem=1111.3M)

viaInitial starts at Thu Oct 19 11:34:58 2023
viaInitial ends at Thu Oct 19 11:34:58 2023
-parameterized_via_only is set to 1. ViaGen will generate parameterized vias only, which means the DEF syntax of generated vias is with +VIARULE.
'setViaGenMode -parameterized_via_only true' is set by default for this OA design. 

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1392.7M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  MET2  |        4       |       NA       |
|  VIA2  |        8       |        0       |
|  MET3  |        4       |       NA       |
+--------+----------------+----------------+
'setViaGenMode -parameterized_via_only true' is set by default for this OA design. 
setViaGenMode -parameterized_via_only is reset to default value: true.
#% End addRing (date=10/19 11:34:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1113.6M, current mem=1113.6M)
<CMD> add_via_definition -via_rule VIA1_CV2_small -row_col {2 2}
<CMD> add_via_definition -via_rule VIA2_CV2_small -row_col {2 2}
<CMD> add_shape -shape STRIPE -width 2 -pathSeg 100.8 8.4 100.8 95.6 -layer MET2 -net gnd!
<CMD> add_shape -shape STRIPE -width 2 -pathSeg 103.8 5.4 103.8 98.6 -layer MET2 -net vdd5!
<CMD> add_via -shape STRIPE -net gnd! -via 0x7f47e9a39670 -pt 100.8 9.4
<CMD> add_via -shape STRIPE -net gnd! -via 0x7f47e9a39670 -pt 100.8 94.6
<CMD> add_via -shape STRIPE -net vdd5! -via 0x7f47e9a39670 -pt 103.8 6.4
<CMD> add_via -shape STRIPE -net vdd5! -via 0x7f47e9a39670 -pt 103.8 97.6
<CMD> add_shape -shape STRIPE -width 2 -pathSeg 194.6 8.4 194.6 95.6 -layer MET2 -net gnd!
<CMD> add_shape -shape STRIPE -width 2 -pathSeg 197.6 5.4 197.6 98.6 -layer MET2 -net vdd5!
<CMD> add_via -shape STRIPE -net gnd! -via 0x7f47e9a39670 -pt 194.6 9.4
<CMD> add_via -shape STRIPE -net gnd! -via 0x7f47e9a39670 -pt 194.6 94.6
<CMD> add_via -shape STRIPE -net vdd5! -via 0x7f47e9a39670 -pt 197.6 6.4
<CMD> add_via -shape STRIPE -net vdd5! -via 0x7f47e9a39670 -pt 197.6 97.6
<CMD> add_shape -shape STRIPE -width 2 -pathSeg 289.8 8.4 289.8 95.6 -layer MET2 -net gnd!
<CMD> add_shape -shape STRIPE -width 2 -pathSeg 292.8 5.4 292.8 98.6 -layer MET2 -net vdd5!
<CMD> add_via -shape STRIPE -net gnd! -via 0x7f47e9a39670 -pt 289.8 9.4
<CMD> add_via -shape STRIPE -net gnd! -via 0x7f47e9a39670 -pt 289.8 94.6
<CMD> add_via -shape STRIPE -net vdd5! -via 0x7f47e9a39670 -pt 292.8 6.4
<CMD> add_via -shape STRIPE -net vdd5! -via 0x7f47e9a39670 -pt 292.8 97.6
<CMD> add_shape -shape STRIPE -width 2 -pathSeg 383.6 8.4 383.6 95.6 -layer MET2 -net gnd!
<CMD> add_shape -shape STRIPE -width 2 -pathSeg 386.6 5.4 386.6 98.6 -layer MET2 -net vdd5!
<CMD> add_via -shape STRIPE -net gnd! -via 0x7f47e9a39670 -pt 383.6 9.4
<CMD> add_via -shape STRIPE -net gnd! -via 0x7f47e9a39670 -pt 383.6 94.6
<CMD> add_via -shape STRIPE -net vdd5! -via 0x7f47e9a39670 -pt 386.6 6.4
<CMD> add_via -shape STRIPE -net vdd5! -via 0x7f47e9a39670 -pt 386.6 97.6
<CMD> add_shape -shape STRIPE -width 2 -pathSeg 477.4 8.4 477.4 95.6 -layer MET2 -net gnd!
<CMD> add_shape -shape STRIPE -width 2 -pathSeg 480.4 5.4 480.4 98.6 -layer MET2 -net vdd5!
<CMD> add_via -shape STRIPE -net gnd! -via 0x7f47e9a39670 -pt 477.4 9.4
<CMD> add_via -shape STRIPE -net gnd! -via 0x7f47e9a39670 -pt 477.4 94.6
<CMD> add_via -shape STRIPE -net vdd5! -via 0x7f47e9a39670 -pt 480.4 6.4
<CMD> add_via -shape STRIPE -net vdd5! -via 0x7f47e9a39670 -pt 480.4 97.6
<CMD> add_shape -shape STRIPE -width 2 -pathSeg 572.6 8.4 572.6 95.6 -layer MET2 -net gnd!
<CMD> add_shape -shape STRIPE -width 2 -pathSeg 575.6 5.4 575.6 98.6 -layer MET2 -net vdd5!
<CMD> add_via -shape STRIPE -net gnd! -via 0x7f47e9a39670 -pt 572.6 9.4
<CMD> add_via -shape STRIPE -net gnd! -via 0x7f47e9a39670 -pt 572.6 94.6
<CMD> add_via -shape STRIPE -net vdd5! -via 0x7f47e9a39670 -pt 575.6 6.4
<CMD> add_via -shape STRIPE -net vdd5! -via 0x7f47e9a39670 -pt 575.6 97.6
<CMD> add_shape -shape STRIPE -width 2 -pathSeg 666.4 8.4 666.4 95.6 -layer MET2 -net gnd!
<CMD> add_shape -shape STRIPE -width 2 -pathSeg 669.4 5.4 669.4 98.6 -layer MET2 -net vdd5!
<CMD> add_via -shape STRIPE -net gnd! -via 0x7f47e9a39670 -pt 666.4 9.4
<CMD> add_via -shape STRIPE -net gnd! -via 0x7f47e9a39670 -pt 666.4 94.6
<CMD> add_via -shape STRIPE -net vdd5! -via 0x7f47e9a39670 -pt 669.4 6.4
<CMD> add_via -shape STRIPE -net vdd5! -via 0x7f47e9a39670 -pt 669.4 97.6
<CMD> add_shape -shape STRIPE -width 2 -pathSeg 761.6 8.4 761.6 95.6 -layer MET2 -net gnd!
<CMD> add_shape -shape STRIPE -width 2 -pathSeg 764.6 5.4 764.6 98.6 -layer MET2 -net vdd5!
<CMD> add_via -shape STRIPE -net gnd! -via 0x7f47e9a39670 -pt 761.6 9.4
<CMD> add_via -shape STRIPE -net gnd! -via 0x7f47e9a39670 -pt 761.6 94.6
<CMD> add_via -shape STRIPE -net vdd5! -via 0x7f47e9a39670 -pt 764.6 6.4
<CMD> add_via -shape STRIPE -net vdd5! -via 0x7f47e9a39670 -pt 764.6 97.6
<CMD> add_shape -shape STRIPE -width 2 -pathSeg 855.4 8.4 855.4 95.6 -layer MET2 -net gnd!
<CMD> add_shape -shape STRIPE -width 2 -pathSeg 858.4 5.4 858.4 98.6 -layer MET2 -net vdd5!
<CMD> add_via -shape STRIPE -net gnd! -via 0x7f47e9a39670 -pt 855.4 9.4
<CMD> add_via -shape STRIPE -net gnd! -via 0x7f47e9a39670 -pt 855.4 94.6
<CMD> add_via -shape STRIPE -net vdd5! -via 0x7f47e9a39670 -pt 858.4 6.4
<CMD> add_via -shape STRIPE -net vdd5! -via 0x7f47e9a39670 -pt 858.4 97.6
<CMD> add_shape -shape STRIPE -width 2 -pathSeg 949.2 8.4 949.2 95.6 -layer MET2 -net gnd!
<CMD> add_shape -shape STRIPE -width 2 -pathSeg 952.2 5.4 952.2 98.6 -layer MET2 -net vdd5!
<CMD> add_via -shape STRIPE -net gnd! -via 0x7f47e9a39670 -pt 949.2 9.4
<CMD> add_via -shape STRIPE -net gnd! -via 0x7f47e9a39670 -pt 949.2 94.6
<CMD> add_via -shape STRIPE -net vdd5! -via 0x7f47e9a39670 -pt 952.2 6.4
<CMD> add_via -shape STRIPE -net vdd5! -via 0x7f47e9a39670 -pt 952.2 97.6
<CMD> sroute -allowJogging 1 -allowLayerChange 1 -connect {blockPin padPin padRing corePin} -nets {gnd! vdd5!}
#% Begin sroute (date=10/19 11:34:58, mem=1113.7M)
*** Begin SPECIAL ROUTE on Thu Oct 19 11:34:58 2023 ***
SPECIAL ROUTE ran on directory: /mnt/imesl/Projects/MSE_PA_Jansky_Meyer/digital/digital_flow/log
SPECIAL ROUTE ran on machine: srimes01.ost.ch (Linux 3.10.0-1160.95.1.el7.x86_64 Xeon 3.40Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "gnd! vdd5!"
routeSpecial set to true
srouteConnectConverterPin set to false
srouteConnectStripe set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2840.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 9 layers, 4 routing layers, 1 overlap layer
Read in 411 macros, 41 used
Read in 32 components
  32 core components: 32 unplaced, 0 placed, 0 fixed
Read in 103 physical pins
  103 physical pins: 0 unplaced, 0 placed, 103 fixed
Read in 103 nets
Read in 2 special nets, 2 routed
Read in 167 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vdd5! net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vdd5! net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net vdd5!. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the gnd! net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the gnd! net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net gnd!. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for vdd5! FollowPin 0 seconds
CPU time for gnd! FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Core ports routed: 18
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 9
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2845.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 103 io pins ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 27 wires.
ViaGen created 108 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  MET1  |       27       |       NA       |
|  VIA1  |       108      |        0       |
+--------+----------------+----------------+
#% End sroute (date=10/19 11:34:58, total cpu=0:00:00.2, real=0:00:00.0, peak res=1133.9M, current mem=1128.7M)
<CMD> createPGPin vdd5! -net vdd5! -geom MET2 6.2 5.4 8.2 7.4
**WARN: (IMPDB-2074):	Escape fterm name for cell (top) from (vdd5!) to (\vdd5! ).
<CMD> createPGPin gnd! -net gnd! -geom MET2 9.2 8.4 11.2 10.4
**WARN: (IMPDB-2074):	Escape fterm name for cell (top) from (gnd!) to (\gnd! ).
<CMD> createBasicPathGroups -expanded
Created reg2reg path group
Effort level <high> specified for reg2reg path_group
<CMD> check_timing -verbose
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=1422.8 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1509.34)
Total number of fetched objects 404
End delay calculation. (MEM=1647.43 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1610.81 CPU=0:00:00.2 REAL=0:00:00.0)
    -------------------------------------------------------------------------------  
                                 TIMING CHECK SUMMARY                                
    -------------------------------------------------------------------------------  
     Warning                            Warning Description              Number of   
                                                                         Warnings    
    -------------------------------------------------------------------------------  
    ideal_clock_waveform     Clock waveform is ideal                    1
    no_drive                 No drive assertion                         13
    -------------------------------------------------------------------------------
    ------------------------------------------------------------------------  
                              TIMING CHECK DETAIL                             
    ------------------------------------------------------------------------  
     Pin                                         Warning               View   
    ------------------------------------------------------------------------  
    clk                              No drive assertion               av_wc
    rst                              No drive assertion               av_wc
    i_sclk                           No drive assertion               av_wc
    i_ss                             No drive assertion               av_wc
    i_mosi                           No drive assertion               av_wc
    i_register[7]                    No drive assertion               av_wc
    i_register[6]                    No drive assertion               av_wc
    i_register[5]                    No drive assertion               av_wc
    i_register[4]                    No drive assertion               av_wc
    i_register[3]                    No drive assertion               av_wc
    i_register[2]                    No drive assertion               av_wc
    i_register[1]                    No drive assertion               av_wc
    i_register[0]                    No drive assertion               av_wc
    ------------------------------------------------------------------------------------------------------------
    -----------------------------------------------------------------  
                        TIMING CHECK IDEAL CLOCKS                      
    -----------------------------------------------------------------  
     Clock Waveform                   View                             
    -----------------------------------------------------------------  
    CLK_ext                          av_wc
    -----------------------------------------------------------------
<CMD> checkDesign -all -outdir ../reports/par/checkDesign_pre/
Estimated cell power/ground rail width = 2.762 um
Begin checking placement ... (start mem=1610.8M, init mem=1610.9M)
*info: Recommended don't use cell = 0           
*info: Placed = 0             
*info: Unplaced = 390         
Placement Density:76.53%(66233/86545)
Placement Density (including fixed std cells):76.53%(66233/86545)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1610.9M)
Design: top

------ Design Summary:
Total Standard Cell Number   (cells) : 390
Total Block Cell Number      (cells) : 0
Total I/O Pad Cell Number    (cells) : 0
Total Standard Cell Area     ( um^2) : 66233.44
Total Block Cell Area        ( um^2) : 0.00
Total I/O Pad Cell Area      ( um^2) : 0.00

------ Design Statistics:

Number of Instances            : 390
Number of Non-uniquified Insts : 383
Number of Nets                 : 470
Average number of Pins per Net : 3.44
Maximum number of Pins in Net  : 148

------ I/O Port summary

Number of Primary I/O Ports    : 103
Number of Input Ports          : 13
Number of Output Ports         : 90
Number of Bidirectional Ports  : 0
Number of Power/Ground Ports   : 2
Number of Floating Ports                     *: 0
Number of Ports Connected to Multiple Pads   *: 0
Number of Ports Connected to Core Instances   : 103
**WARN: (IMPREPO-202):	There are 103 Ports connected to core instances.

------ Design Rule Checking:

Number of Output Pins connect to Power/Ground *: 0
Number of Insts with Input Pins tied together ?: 0
Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
Number of Input/InOut Floating Pins            : 0
Number of Output Floating Pins                 : 0
Number of Output Term Marked TieHi/Lo         *: 0

Number of nets with tri-state drivers          : 0
Number of nets with parallel drivers           : 0
Number of nets with multiple drivers           : 0
Number of nets with no driver (No FanIn)       : 0
Number of Output Floating nets (No FanOut)     : 64
Number of High Fanout nets (>50)               : 2
**WARN: (IMPREPO-227):	There are 2 High Fanout nets (>50).
**WARN: (IMPREPO-213):	There are 103 I/O Pins connected to Non-IO Insts.
Checking for any assigns in the netlist...
  No assigns found.
Checking routing tracks.....
Checking other grids.....
Checking routing blockage.....
Checking components.....
Checking constraints (guide/region/fence).....
Checking groups.....
Checking Ptn Core Box.....

Checking Preroutes.....
No. of regular pre-routes not on tracks : 0 
 Design check done.
Report saved in file ../reports/par/checkDesign_pre//top.main.htm.ascii

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPREPO-227          1  There are %d High Fanout nets (>50).     
WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
WARNING   IMPREPO-213          1  There are %d I/O Pins connected to Non-I...
*** Message Summary: 3 warning(s), 0 error(s)

<CMD> setPlaceMode -place_global_clock_gate_aware true -place_global_place_io_pins false -place_detail_preroute_as_obs {} -congEffort high -place_global_cong_effort high
<CMD> setNanoRouteMode -drouteUseMultiCutViaEffort high -drouteUseMinSpacingForBlockage false -routeInsertAntennaDiode true -routeAntennaCellName ANTENNACELL2L5V -timingEngine {} -drouteAutoStop false
<CMD> setOptMode -clkGateAware true -fixDRC true -fixFanoutLoad true -timeDesignCompressReports false -usefulSkew true -effort high -checkRoutingCongestion true -usefulSkewCCOpt extreme
**WARN: The option "setOptMode -clkGateAware true" setting can result in sub-optimal timing performance because of too much optimization focus on the clock gate paths. Therefore use "setOptMode -clkGateAware force" option to enable this functionality.

<CMD> place_opt_design -out_dir ../reports/par/timingReports/opt_design/
**INFO: User settings:
setDesignMode -process                       250
setExtractRCMode -coupling_c_th              3
setExtractRCMode -relative_c_th              0.03
setExtractRCMode -total_c_th                 5
setDelayCalMode -engine                      aae
setOptMode -checkRoutingCongestion           true
setOptMode -clkGateAware                     false
setOptMode -effort                           high
setOptMode -fixDrc                           true
setOptMode -fixFanoutLoad                    true
setOptMode -timeDesignCompressReports        false
setOptMode -usefulSkew                       true
setOptMode -usefulSkewCCOpt                  extreme
setPlaceMode -place_detail_preroute_as_obs   {}
setPlaceMode -place_global_clock_gate_aware  true
setPlaceMode -place_global_cong_effort       high
setPlaceMode -place_global_place_io_pins     false
setRouteMode -earlyGlobalMaxRouteLayer       3
setRouteMode -earlyGlobalMinRouteLayer       1

*** place_opt_design #1 [begin] : totSession cpu/real = 0:00:20.7/0:00:21.2 (1.0), mem = 1610.8M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
*** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:20.8/0:00:21.3 (1.0), mem = 1579.8M
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 42.18% flops. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 94 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.1) ***
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 131 (42.1%) nets
3		: 63 (20.3%) nets
4     -	14	: 112 (36.0%) nets
15    -	39	: 2 (0.6%) nets
40    -	79	: 1 (0.3%) nets
80    -	159	: 2 (0.6%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware pinGuide congEffort=high gpeffort=medium 
#std cell=297 (0 fixed + 297 movable) #buf cell=0 #inv cell=9 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=311 #term=1361 #term/net=4.38, #fixedIo=103, #floatIo=0, #fixedPin=103, #floatPin=0
stdCell: 297 single + 0 double + 0 multi
Total standard cell length = 5.7302 (mm), area = 0.0596 (mm^2)
Average module density = 0.689.
Density for the design = 0.689.
       = stdcell_area 4093 sites (59594 um^2) / alloc_area 5944 sites (86545 um^2).
Pin Density = 0.2290.
            = total # of pins 1361 / total area 5944.
=== lastAutoLevel = 7 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 3.595e+04 (2.96e+04 6.32e+03)
              Est.  stn bbox = 3.932e+04 (3.26e+04 6.72e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1574.7M
Iteration  2: Total net bbox = 3.595e+04 (2.96e+04 6.32e+03)
              Est.  stn bbox = 3.932e+04 (3.26e+04 6.72e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1574.7M
Iteration  3: Total net bbox = 2.342e+04 (2.11e+04 2.37e+03)
              Est.  stn bbox = 2.756e+04 (2.48e+04 2.74e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1576.1M
Iteration  4: Total net bbox = 3.157e+04 (2.92e+04 2.37e+03)
              Est.  stn bbox = 3.654e+04 (3.38e+04 2.74e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1576.1M
Iteration  5: Total net bbox = 3.154e+04 (2.92e+04 2.35e+03)
              Est.  stn bbox = 3.728e+04 (3.46e+04 2.72e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1576.1M
Iteration  6: Total net bbox = 3.386e+04 (3.11e+04 2.79e+03)
              Est.  stn bbox = 4.127e+04 (3.80e+04 3.29e+03)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 1576.1M
Finished Global Placement (cpu=0:00:00.3, real=0:00:01.0, mem=1576.1M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:00:21.4 mem=1576.1M) ***
Total net bbox length = 3.413e+04 (3.132e+04 2.808e+03) (ext = 5.425e+03)
Move report: Detail placement moves 297 insts, mean move: 41.72 um, max move: 119.52 um 
	Max move on inst (i_register_sync2_reg[5]): (626.62, 82.93) --> (694.40, 31.20)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1604.2MB
Summary Report:
Instances move: 297 (out of 297 movable)
Instances flipped: 0
Mean displacement: 41.72 um
Max displacement: 119.52 um (Instance: i_register_sync2_reg[5]) (626.615, 82.93) -> (694.4, 31.2)
	Length: 19 sites, height: 1 rows, site name: core_l_5v, cell type: DFRRQL5VX1
Total net bbox length = 4.238e+04 (3.234e+04 1.004e+04) (ext = 5.713e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1604.2MB
*** Finished refinePlace (0:00:21.4 mem=1604.2M) ***
*** Finished Initial Placement (cpu=0:00:00.4, real=0:00:01.0, mem=1601.2M) ***

*** Start incrementalPlace ***
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  av_wc
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] Read 367 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 16577
[NR-eGR] #PG Blockages       : 367
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 311 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 311
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 311 net(s) in layer range [1, 3]
[NR-eGR] Early Global Route overflow of layer group 1: 2.52% H + 0.43% V. EstWL: 4.812080e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)        13( 1.40%)         0( 0.00%)         0( 0.00%)   ( 1.40%) 
[NR-eGR]    MET3 ( 3)        38( 3.72%)        10( 0.98%)         1( 0.10%)   ( 4.80%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total        51( 2.17%)        10( 0.42%)         1( 0.04%)   ( 2.63%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 1.75% H + 1.26% V
Early Global Route congestion estimation runtime: 0.04 seconds, mem = 1601.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 2.00, normalized total congestion hotspot area = 2.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]               Length (um)  Vias 
[NR-eGR] --------------------------------
[NR-eGR]  MET1  (1H)          3290  1462 
[NR-eGR]  MET2  (2V)         15781  1444 
[NR-eGR]  MET3  (3H)         31864     0 
[NR-eGR]  MET4  (4V)             0     0 
[NR-eGR] --------------------------------
[NR-eGR]        Total        50935  2906 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 42377um
[NR-eGR] Total length: 50935um, number of vias: 2906
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2905um, number of vias: 323
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.02 seconds, mem = 1601.2M
Tdgp not successfully inited but do clear! skip clearing

*** Finished incrementalPlace (cpu=0:00:00.1, real=0:00:00.0)***
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 42.18% flops. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
Tdgp not successfully inited but do clear! skip clearing
**placeDesign ... cpu = 0: 0: 1, real = 0: 0: 2, mem = 1601.2M **
*** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.8/0:00:01.8 (0.4), totSession cpu/real = 0:00:21.6/0:00:23.1 (0.9), mem = 1601.2M
Enable CTE adjustment.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1244.0M, totSessionCpu=0:00:22 **
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:21.6/0:00:23.1 (0.9), mem = 1601.2M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE DB initialization (MEM=1607.18 CPU=0:00:00.0 REAL=0:00:00.0) 
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1250.2M, totSessionCpu=0:00:23 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1609.18 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] Read 367 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 16577
[NR-eGR] #PG Blockages       : 367
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 311 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 311
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 311 net(s) in layer range [1, 3]
[NR-eGR] Early Global Route overflow of layer group 1: 1.61% H + 0.33% V. EstWL: 4.825600e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)        10( 1.08%)         1( 0.11%)   ( 1.19%) 
[NR-eGR]    MET3 ( 3)        26( 2.55%)        11( 1.08%)   ( 3.62%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        36( 1.53%)        12( 0.51%)   ( 2.04%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.97% H + 1.07% V
[NR-eGR]               Length (um)  Vias 
[NR-eGR] --------------------------------
[NR-eGR]  MET1  (1H)          2700  1457 
[NR-eGR]  MET2  (2V)         15757  1460 
[NR-eGR]  MET3  (3H)         32607     0 
[NR-eGR]  MET4  (4V)             0     0 
[NR-eGR] --------------------------------
[NR-eGR]        Total        51065  2917 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 42377um
[NR-eGR] Total length: 51065um, number of vias: 2917
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3060um, number of vias: 328
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 1610.18 MB )
Extraction called for design 'top' of instances=297 and nets=433 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1610.176M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1634.77)
Total number of fetched objects 311
End delay calculation. (MEM=1701.63 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1665.01 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:25.3 mem=1665.0M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 av_wc 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 149.512 |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   496   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     91 (91)      |   -1.718   |     91 (91)      |
|   max_tran     |     92 (414)     |  -38.275   |     92 (414)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.859%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1295.6M, totSessionCpu=0:00:25 **
*** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:03.8/0:00:03.8 (1.0), totSession cpu/real = 0:00:25.3/0:00:26.9 (0.9), mem = 1640.3M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1640.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1640.3M) ***
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:25.3/0:00:26.9 (0.9), mem = 1640.3M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+-------------+------------+------------+----------+
|    Layer    |     DB     |    CLK     |   Rule   |
+-------------+------------+------------+----------+
| MET1 (z=1)  |        310 |          1 | default  |
+-------------+------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.8), totSession cpu/real = 0:00:25.4/0:00:27.0 (0.9), mem = 1699.7M
End: GigaOpt Route Type Constraints Refinement
The useful skew maximum allowed delay is: 0.3
*** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:25.4/0:00:27.0 (0.9), mem = 1697.7M
Info: 1 clock net  excluded from IPO operation.

Footprint cell information for calculating maxBufDist
*info: There are 10 candidate Buffer cells
*info: There are 9 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:00:27.1/0:00:28.7 (0.9), mem = 1684.8M
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:27.1/0:00:28.7 (0.9), mem = 1684.8M
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:00:28.7/0:00:30.3 (0.9), mem = 1685.0M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:28.7/0:00:30.3 (0.9), mem = 1685.0M
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    95|   423|   -39.85|    91|    91|    -1.77|     0|     0|     0|     0|   149.51|     0.00|       0|       0|       0| 68.86%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|   184.84|     0.00|      91|       0|       1| 78.33%| 0:00:00.0|  1783.3M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|   184.84|     0.00|       0|       0|       0| 78.33%| 0:00:00.0|  1783.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=1783.3M) ***

*** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:29.1/0:00:30.7 (0.9), mem = 1703.2M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1341.5M, totSessionCpu=0:00:29 **

Active setup views:
 av_wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:29.2/0:00:30.7 (0.9), mem = 1742.4M
*info: 1 clock net excluded
*info: 120 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|            End Point            |
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+
|   0.000|   0.000|   78.33%|   0:00:00.0| 1780.5M|     av_wc|       NA| NA                              |
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1780.5M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1780.5M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:00:30.9/0:00:32.4 (1.0), mem = 1708.5M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:30.9/0:00:32.5 (1.0), mem = 1765.7M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 78.33
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   78.33%|        -|   0.000|   0.000|   0:00:00.0| 1767.7M|
|   78.33%|        0|   0.000|   0.000|   0:00:00.0| 1768.7M|
|   78.33%|        0|   0.000|   0.000|   0:00:00.0| 1768.7M|
|   78.33%|        0|   0.000|   0.000|   0:00:00.0| 1769.7M|
|   78.13%|        6|   0.000|   0.000|   0:00:00.0| 1794.3M|
|   78.13%|        0|   0.000|   0.000|   0:00:00.0| 1794.3M|
|   78.13%|        0|   0.000|   0.000|   0:00:00.0| 1794.3M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 78.13

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:01.6) (real = 0:00:01.0) **
*** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:00:32.5/0:00:34.1 (1.0), mem = 1794.3M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:01, mem=1714.23M, totSessionCpu=0:00:33).
*** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:32.5/0:00:34.1 (1.0), mem = 1714.2M

*** Start incrementalPlace ***
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  av_wc
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] Read 367 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 18311
[NR-eGR] #PG Blockages       : 367
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 402 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 402
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 402 net(s) in layer range [1, 3]
[NR-eGR] Early Global Route overflow of layer group 1: 2.18% H + 0.33% V. EstWL: 4.873440e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)             (5-6)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)        14( 1.51%)         2( 0.22%)         0( 0.00%)   ( 1.72%) 
[NR-eGR]    MET3 ( 3)        24( 2.35%)        12( 1.18%)         5( 0.49%)   ( 4.02%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total        38( 1.62%)        14( 0.60%)         5( 0.21%)   ( 2.43%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.78% H + 1.55% V
Early Global Route congestion estimation runtime: 0.05 seconds, mem = 1714.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 1.00, normalized total congestion hotspot area = 2.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
*** Finished SKP initialization (cpu=0:00:00.1, real=0:00:00.0)***
Iteration  5: Total net bbox = 3.468e+04 (3.23e+04 2.41e+03)
              Est.  stn bbox = 4.222e+04 (3.94e+04 2.87e+03)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 1687.1M
Iteration  6: Total net bbox = 4.053e+04 (3.41e+04 6.40e+03)
              Est.  stn bbox = 4.873e+04 (4.16e+04 7.16e+03)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 1687.1M
Iteration  7: Total net bbox = 4.338e+04 (3.56e+04 7.82e+03)
              Est.  stn bbox = 5.243e+04 (4.35e+04 8.92e+03)
              cpu = 0:00:01.7 real = 0:00:02.0 mem = 1687.1M
Iteration  8: Total net bbox = 4.511e+04 (3.57e+04 9.45e+03)
              Est.  stn bbox = 5.413e+04 (4.35e+04 1.07e+04)
              cpu = 0:00:01.5 real = 0:00:01.0 mem = 1687.1M
Iteration  9: Total net bbox = 3.893e+04 (2.93e+04 9.58e+03)
              Est.  stn bbox = 4.709e+04 (3.63e+04 1.08e+04)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 1687.1M
Move report: Timing Driven Placement moves 388 insts, mean move: 72.74 um, max move: 245.16 um 
	Max move on inst (mux_inst/g2754__1705): (1020.60, 62.40) --> (827.44, 10.40)

Finished Incremental Placement (cpu=0:00:05.2, real=0:00:06.0, mem=1687.1M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:00:37.9 mem=1687.1M) ***
Total net bbox length = 4.092e+04 (3.117e+04 9.753e+03) (ext = 6.401e+03)
Move report: Detail placement moves 388 insts, mean move: 12.81 um, max move: 110.85 um 
	Max move on inst (i_register_sync2_reg[5]): (633.73, 72.78) --> (723.80, 52.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1690.2MB
Summary Report:
Instances move: 388 (out of 388 movable)
Instances flipped: 0
Mean displacement: 12.81 um
Max displacement: 110.85 um (Instance: i_register_sync2_reg[5]) (633.731, 72.783) -> (723.8, 52)
	Length: 19 sites, height: 1 rows, site name: core_l_5v, cell type: DFRRQL5VX1
Total net bbox length = 4.259e+04 (3.120e+04 1.139e+04) (ext = 6.549e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1690.2MB
*** Finished refinePlace (0:00:37.9 mem=1690.2M) ***
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] Read 367 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 18311
[NR-eGR] #PG Blockages       : 367
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 402 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 402
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 402 net(s) in layer range [1, 3]
[NR-eGR] Early Global Route overflow of layer group 1: 0.29% H + 0.10% V. EstWL: 4.844320e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)         4( 0.43%)   ( 0.43%) 
[NR-eGR]    MET3 ( 3)        20( 1.96%)   ( 1.96%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        24( 1.06%)   ( 1.06%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.39% V
Early Global Route congestion estimation runtime: 0.04 seconds, mem = 1687.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR]               Length (um)  Vias 
[NR-eGR] --------------------------------
[NR-eGR]  MET1  (1H)          2789  1659 
[NR-eGR]  MET2  (2V)         17451  1583 
[NR-eGR]  MET3  (3H)         31302     0 
[NR-eGR]  MET4  (4V)             0     0 
[NR-eGR] --------------------------------
[NR-eGR]        Total        51543  3242 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 42594um
[NR-eGR] Total length: 51543um, number of vias: 3242
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3142um, number of vias: 319
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.02 seconds, mem = 1687.2M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:05.4, real=0:00:06.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1687.2M)
Extraction called for design 'top' of instances=388 and nets=524 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1687.188M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:16, real = 0:00:17, mem = 1324.5M, totSessionCpu=0:00:38 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1698.83)
Total number of fetched objects 402
End delay calculation. (MEM=1720.79 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1720.79 CPU=0:00:00.1 REAL=0:00:00.0)
*** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:05.8/0:00:05.8 (1.0), totSession cpu/real = 0:00:38.3/0:00:39.9 (1.0), mem = 1720.8M
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:38.4/0:00:39.9 (1.0), mem = 1755.9M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 78.13
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   78.13%|        -|   0.000|   0.000|   0:00:00.0| 1771.9M|
|   78.13%|        0|   0.000|   0.000|   0:00:00.0| 1771.9M|
|   78.13%|        0|   0.000|   0.000|   0:00:00.0| 1771.9M|
|   78.13%|        0|   0.000|   0.000|   0:00:00.0| 1771.9M|
|   78.13%|        0|   0.000|   0.000|   0:00:00.0| 1771.9M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 78.13

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.2) (real = 0:00:00.0) **
*** Starting refinePlace (0:00:38.6 mem=1763.9M) ***
Total net bbox length = 4.259e+04 (3.120e+04 1.139e+04) (ext = 6.549e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1763.9MB
Summary Report:
Instances move: 0 (out of 388 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.259e+04 (3.120e+04 1.139e+04) (ext = 6.549e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1763.9MB
*** Finished refinePlace (0:00:38.6 mem=1763.9M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1763.9M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1763.9M) ***
*** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:00:38.6/0:00:40.2 (1.0), mem = 1763.9M
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=1706.79M, totSessionCpu=0:00:39).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:38.7/0:00:40.2 (1.0), mem = 1706.8M
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|   184.94|     0.00|       0|       0|       0| 78.13%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|   184.94|     0.00|       0|       0|       0| 78.13%| 0:00:00.0|  1764.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1764.0M) ***

*** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:00:38.8/0:00:40.4 (1.0), mem = 1706.9M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
*** Starting refinePlace (0:00:38.8 mem=1706.9M) ***

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1706.9M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1706.9MB
Summary Report:
Instances move: 0 (out of 388 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1706.9MB
*** Finished refinePlace (0:00:38.8 mem=1706.9M) ***
Register exp ratio and priority group on 0 nets on 402 nets : 

Active setup views:
 av_wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'top' of instances=388 and nets=524 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1682.590M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1706.43)
Total number of fetched objects 402
End delay calculation. (MEM=1716.11 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1716.11 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:39.2 mem=1716.1M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] Read 367 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 18311
[NR-eGR] #PG Blockages       : 367
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 402 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 402
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 402 net(s) in layer range [1, 3]
[NR-eGR] Early Global Route overflow of layer group 1: 0.29% H + 0.10% V. EstWL: 4.844320e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)         4( 0.43%)   ( 0.43%) 
[NR-eGR]    MET3 ( 3)        20( 1.96%)   ( 1.96%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        24( 1.06%)   ( 1.06%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.39% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1724.12 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ../reports/par/timingReports/opt_design/
**optDesign ... cpu = 0:00:18, real = 0:00:18, mem = 1362.0M, totSessionCpu=0:00:39 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 av_wc 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 184.944 | 184.944 | 189.052 | 192.053 |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   496   |   283   |   159   |   90    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.129%
Routing Overflow: 0.00% H and 0.39% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:18, real = 0:00:18, mem = 1364.4M, totSessionCpu=0:00:39 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
Disable CTE adjustment.
**place_opt_design ... cpu = 0:00:19, real = 0:00:20, mem = 1672.6M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
*** Message Summary: 5 warning(s), 2 error(s)

*** place_opt_design #1 [finish] : cpu/real = 0:00:18.7/0:00:19.8 (0.9), totSession cpu/real = 0:00:39.4/0:00:41.1 (1.0), mem = 1672.6M
<CMD> checkPlace -ignoreOutOfCore ../reports/par/top.checkPlace
Begin checking placement ... (start mem=1672.6M, init mem=1672.6M)
*info: Placed = 388           
*info: Unplaced = 0           
Placement Density:78.13%(67617/86545)
Placement Density (including fixed std cells):78.13%(67617/86545)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1672.6M)
<CMD> timeDesign -preCTS -outDir ../reports/par/timingReports/
*** timeDesign #1 [begin] : totSession cpu/real = 0:00:39.5/0:00:41.1 (1.0), mem = 1672.6M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1672.6M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 av_wc 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 184.944 | 184.944 | 189.052 | 192.053 |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   496   |   283   |   159   |   90    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.129%
Routing Overflow: 0.00% H and 0.39% V
------------------------------------------------------------------
Reported timing to dir ../reports/par/timingReports/
Total CPU time: 0.12 sec
Total Real time: 0.0 sec
Total Memory Usage: 1672.773438 Mbytes
*** timeDesign #1 [finish] : cpu/real = 0:00:00.1/0:00:00.2 (0.8), totSession cpu/real = 0:00:39.6/0:00:41.2 (1.0), mem = 1672.8M
<CMD> timeDesign -preCTS -hold -outDir ../reports/par/timingReports/
*** timeDesign #2 [begin] : totSession cpu/real = 0:00:39.6/0:00:41.2 (1.0), mem = 1672.8M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1649.3M)
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1667.57)
*** Calculating scaling factor for ls_bc libraries using the default operating condition of each library.
Total number of fetched objects 402
End delay calculation. (MEM=1697.53 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1697.53 CPU=0:00:00.1 REAL=0:00:00.0)
Turning on fast DC mode.
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:00:39.9 mem=1697.5M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 av_bc 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.245  |  0.303  | -0.245  |  0.828  |   N/A   |  0.000  |
|           TNS (ns):| -2.184  |  0.000  | -2.184  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    9    |    0    |    9    |    0    |   N/A   |    0    |
|          All Paths:|   496   |   283   |   159   |   90    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 78.129%
Routing Overflow: 0.00% H and 0.39% V
------------------------------------------------------------------
Reported timing to dir ../reports/par/timingReports/
Total CPU time: 0.38 sec
Total Real time: 1.0 sec
Total Memory Usage: 1632.035156 Mbytes
*** timeDesign #2 [finish] : cpu/real = 0:00:00.4/0:00:00.4 (0.9), totSession cpu/real = 0:00:40.0/0:00:41.7 (1.0), mem = 1632.0M
<CMD> delete_ccopt_clock_tree_spec
<CMD> create_ccopt_clock_tree_spec -file ../results/par/ccopt.spec
Creating clock tree spec for modes (timing configs): cm
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: ../results/par/ccopt.spec
<CMD> get_ccopt_clock_trees
<CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
<CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
<CMD> create_ccopt_clock_tree -name CLK_ext -source clk -no_skew_group
Extracting original clock gating for CLK_ext...
  clock_tree CLK_ext contains 147 sinks and 0 clock gates.
Extracting original clock gating for CLK_ext done.
<CMD> set_ccopt_property target_max_trans_sdc -delay_corner dc_wc -early -clock_tree CLK_ext 5.000
<CMD> set_ccopt_property target_max_trans_sdc -delay_corner dc_wc -late -clock_tree CLK_ext 5.000
<CMD> set_ccopt_property clock_period -pin clk 200
<CMD> set_ccopt_property timing_connectivity_info {}
<CMD> create_ccopt_skew_group -name CLK_ext/cm -sources clk -auto_sinks
The skew group CLK_ext/cm was created. It contains 147 sinks and 1 sources.
<CMD> set_ccopt_property include_source_latency -skew_group CLK_ext/cm true
<CMD> set_ccopt_property extracted_from_clock_name -skew_group CLK_ext/cm CLK_ext
<CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group CLK_ext/cm cm
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group CLK_ext/cm {dc_wc dc_bc}
<CMD> check_ccopt_clock_tree_convergence
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> get_ccopt_property auto_design_state_for_ilms
<CMD> set_ccopt_property allow_resize_of_dont_touch_cells false
**WARN: (IMPCCOPT-2033):	The property allow_resize_of_dont_touch_cells is obsolete. The value is not stored, and setting the value has no effect.
Remove references to this property from any scripts.
<CMD> set_ccopt_property max_fanout 10
**WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
**WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
<CMD> ccopt_design -cts
#% Begin ccopt_design (date=10/19 11:35:20, mem=1299.1M)
Turning off fast DC mode.
*** ccopt_design #1 [begin] : totSession cpu/real = 0:00:40.1/0:00:41.8 (1.0), mem = 1635.1M
Runtime...
**INFO: User's settings:
setNanoRouteMode -drouteAutoStop                  false
setNanoRouteMode -drouteUseMinSpacingForBlockage  false
setNanoRouteMode -drouteUseMultiCutViaEffort      high
setNanoRouteMode -extractThirdPartyCompatible     false
setNanoRouteMode -grouteExpTdStdDelay             184.6
setNanoRouteMode -routeAntennaCellName            ANTENNACELL2L5V
setNanoRouteMode -routeBottomRoutingLayer         1
setNanoRouteMode -routeInsertAntennaDiode         true
setNanoRouteMode -routeTopRoutingLayer            3
setNanoRouteMode -timingEngine                    {}
setDesignMode -process                            250
setExtractRCMode -coupling_c_th                   3
setExtractRCMode -engine                          preRoute
setExtractRCMode -relative_c_th                   0.03
setExtractRCMode -total_c_th                      5
setDelayCalMode -enable_high_fanout               true
setDelayCalMode -engine                           aae
setDelayCalMode -ignoreNetLoad                    false
setDelayCalMode -socv_accuracy_mode               low
setPlaceMode -place_detail_preroute_as_obs        {}
setPlaceMode -place_global_clock_gate_aware       true
setPlaceMode -place_global_cong_effort            high
setPlaceMode -place_global_place_io_pins          false
setRouteMode -earlyGlobalMaxRouteLayer            3
setRouteMode -earlyGlobalMinRouteLayer            1

(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1635.1M, init mem=1635.1M)
*info: Placed = 388           
*info: Unplaced = 0           
Placement Density:78.13%(67617/86545)
Placement Density (including fixed std cells):78.13%(67617/86545)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1635.1M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
*** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:40.2/0:00:41.9 (1.0), mem = 1635.1M
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 147 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 147 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1635.10 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] Read 367 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 18311
[NR-eGR] #PG Blockages       : 367
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 402 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 402
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 402 net(s) in layer range [1, 3]
[NR-eGR] Early Global Route overflow of layer group 1: 0.29% H + 0.10% V. EstWL: 4.844320e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)         4( 0.43%)   ( 0.43%) 
[NR-eGR]    MET3 ( 3)        20( 1.96%)   ( 1.96%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        24( 1.06%)   ( 1.06%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.39% V
[NR-eGR]               Length (um)  Vias 
[NR-eGR] --------------------------------
[NR-eGR]  MET1  (1H)          2789  1659 
[NR-eGR]  MET2  (2V)         17451  1583 
[NR-eGR]  MET3  (3H)         31302     0 
[NR-eGR]  MET4  (4V)             0     0 
[NR-eGR] --------------------------------
[NR-eGR]        Total        51543  3242 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 42594um
[NR-eGR] Total length: 51543um, number of vias: 3242
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3142um, number of vias: 319
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 1643.10 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.1 real=0:00:00.1)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    buffer_cells is set for at least one object
    inverter_cells is set for at least one object
    route_type is set for at least one object
    target_max_trans_sdc is set for at least one object
  Private non-default CCOpt properties:
    cluster_when_starting_skewing: 1 (default: false)
    mini_not_full_band_size_factor: 0 (default: 100)
    r2r_iterations: 5 (default: 1)
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (EMS-27):	Message (IMPCCOPT-5067) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree CLK_ext. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
Library trimming inverters in power domain auto-default and half-corner dc_wc:setup.late removed 3 of 7 cells
Original list had 7 cells:
INL5VX16 INL5VX8 INL5VX6 INL5VX4 INL5VX3 INL5VX2 INL5VX1 
New trimmed list has 4 cells:
INL5VX8 INL5VX6 INL5VX4 INL5VX3 
Clock tree balancer configuration for clock_tree CLK_ext:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     {BUL5VX16 BUL5VX8 BUL5VX6 BUL5VX4 BUL5VX2 BUL5VX1}
  Inverters:   {INL5VX8 INL5VX6 INL5VX4 INL5VX3}
  Unblocked area available for placement of any clock cells in power_domain auto-default: 86528.000um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MET4/MET3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MET4/MET3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: MET4/MET3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner dc_wc:setup, late and power domain auto-default:
  Slew time target (leaf):    5.000ns
  Slew time target (trunk):   5.000ns
  Slew time target (top):     5.000ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.733ns
  Buffer max distance: 11827.924um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:BUL5VX16, fastest_considered_half_corner=dc_wc:setup.late, optimalDrivingDistance=8418.312um, saturatedSlew=2.662ns, speed=3265.316um per ns, cellArea=24.214um^2 per 1000um}
  Inverter  : {lib_cell:INL5VX8, fastest_considered_half_corner=dc_wc:setup.late, optimalDrivingDistance=6333.437um, saturatedSlew=3.254ns, speed=2092.660um per ns, cellArea=13.793um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group CLK_ext/cm:
  Sources:                     pin clk
  Total number of sinks:       147
  Delay constrained sinks:     147
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner dc_wc:setup.late:
  Skew target:                 0.733ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree CLK_ext: preferred layers MET3-MET4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Type 'man IMPCCOPT-1361' for more detail.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree CLK_ext: preferred layers MET3-MET4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Type 'man IMPCCOPT-1361' for more detail.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree CLK_ext: preferred layers MET3-MET4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Type 'man IMPCCOPT-1361' for more detail.
Primary reporting skew groups are:
skew_group CLK_ext/cm with 147 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
  sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
  misc counts      : r=1, pp=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:01.9 real=0:00:01.9)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:02.0 real=0:00:02.0)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Computing optimal clock node locations...
    : ...20% ...40% ...60% ...80% ...100% 
    Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree CLK_ext...
          Clock tree timing engine global stage delay update for dc_wc:setup.late...
          Clock tree timing engine global stage delay update for dc_wc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
      Clustering clock_tree CLK_ext done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
      sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
      misc counts      : r=1, pp=0
      cell areas       : b=3465.280um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=3465.280um^2
      hp wire lengths  : top=0.000um, trunk=760.600um, leaf=1882.200um, total=2642.800um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: BUL5VX16: 17 
    Bottom-up phase done. (took cpu=0:00:00.1 real=0:00:00.1)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:00:42.3 mem=1647.8M) ***
Total net bbox length = 4.498e+04 (3.258e+04 1.240e+04) (ext = 6.591e+03)
Move report: Detail placement moves 267 insts, mean move: 21.13 um, max move: 120.40 um 
	Max move on inst (I2/ctrl_reg_ps_reg[1][5]): (630.00, 62.40) --> (509.60, 62.40)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1666.8MB
Summary Report:
Instances move: 267 (out of 405 movable)
Instances flipped: 0
Mean displacement: 21.13 um
Max displacement: 120.40 um (Instance: I2/ctrl_reg_ps_reg[1][5]) (630, 62.4) -> (509.6, 62.4)
	Length: 19 sites, height: 1 rows, site name: core_l_5v, cell type: DFRRQL5VX1
Total net bbox length = 4.974e+04 (3.566e+04 1.408e+04) (ext = 6.570e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1666.8MB
*** Finished refinePlace (0:00:42.3 mem=1666.8M) ***
    ClockRefiner summary
    All clock instances: Moved 92, flipped 33 and cell swapped 0 (out of a total of 164).
    The largest move was 120 um for I2/ctrl_reg_ps_reg[1][5].
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree timing engine global stage delay update for dc_wc:setup.late...
    Clock tree timing engine global stage delay update for dc_wc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    
    Clock tree legalization - Histogram:
    ====================================
    
    ------------------------------------
    Movement (um)        Number of cells
    ------------------------------------
    [14,16.2667)                1
    [16.2667,18.5333)           1
    [18.5333,20.8)              2
    ------------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    ----------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired             Achieved            Node
                     location            location            
    ----------------------------------------------------------------------------------------------------------------------------------------------------
        20.8         (898.800,83.200)    (898.800,62.400)    CTS_ccl_a_buf_00009 (a lib_cell BUL5VX16) at (898.800,62.400), in power domain auto-default
        20.8         (471.800,62.400)    (471.800,41.600)    CTS_ccl_a_buf_00017 (a lib_cell BUL5VX16) at (471.800,41.600), in power domain auto-default
        18.2         (471.800,62.400)    (490.000,62.400)    CTS_ccl_a_buf_00010 (a lib_cell BUL5VX16) at (490.000,62.400), in power domain auto-default
        14           (898.800,83.200)    (912.800,83.200)    CTS_ccl_a_buf_00016 (a lib_cell BUL5VX16) at (912.800,83.200), in power domain auto-default
         0           (633.200,86.700)    (633.200,86.700)    CTS_ccl_a_buf_00003 (a lib_cell BUL5VX16) at (621.600,83.200), in power domain auto-default
         0           (631.800,45.100)    (631.800,45.100)    CTS_ccl_a_buf_00006 (a lib_cell BUL5VX16) at (620.200,41.600), in power domain auto-default
         0           (734.000,24.300)    (734.000,24.300)    CTS_ccl_a_buf_00005 (a lib_cell BUL5VX16) at (722.400,20.800), in power domain auto-default
         0           (749.400,86.700)    (749.400,86.700)    CTS_ccl_a_buf_00004 (a lib_cell BUL5VX16) at (737.800,83.200), in power domain auto-default
         0           (704.600,86.700)    (704.600,86.700)    CTS_ccl_a_buf_00001 (a lib_cell BUL5VX16) at (693.000,83.200), in power domain auto-default
         0           (924.400,86.700)    (924.400,86.700)    CTS_ccl_a_buf_00016 (a lib_cell BUL5VX16) at (912.800,83.200), in power domain auto-default
    ----------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock DAG stats after 'Clustering':
      cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
      sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
      misc counts      : r=1, pp=0
      cell areas       : b=3465.280um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=3465.280um^2
      cell capacitance : b=0.700pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.700pF
      sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=0.209pF, leaf=0.574pF, total=0.782pF
      wire lengths     : top=0.000um, trunk=1442.850um, leaf=3407.350um, total=4850.200um
      hp wire lengths  : top=0.000um, trunk=772.000um, leaf=2051.050um, total=2823.050um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=5.000ns count=3 avg=0.326ns sd=0.270ns min=0.015ns max=0.502ns {3 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
      Leaf  : target=5.000ns count=15 avg=0.197ns sd=0.010ns min=0.179ns max=0.212ns {15 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: BUL5VX16: 17 
    Primary reporting skew groups after 'Clustering':
      skew_group CLK_ext/cm: insertion delay [min=1.015, max=1.065, avg=1.038, sd=0.013], skew [0.049 vs 0.733], 100% {1.015, 1.065} (wid=0.033 ws=0.024) (gid=1.041 gs=0.041)
    Skew group summary after 'Clustering':
      skew_group CLK_ext/cm: insertion delay [min=1.015, max=1.065, avg=1.038, sd=0.013], skew [0.049 vs 0.733], 100% {1.015, 1.065} (wid=0.033 ws=0.024) (gid=1.041 gs=0.041)
    Legalizer API calls during this step: 191 succeeded with high effort: 191 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:00.2 real=0:00:00.2)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:        18 (unrouted=18, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1107 (unrouted=706, trialRouted=401, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=706, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 18 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 18 nets for routing of which 18 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
(ccopt eGR): Start to route 18 all nets
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] Read 367 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 18770
[NR-eGR] #PG Blockages       : 367
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 419 nets ( ignored 401 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 18 clock nets ( 18 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 18
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 18 net(s) in layer range [2, 3]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.804800e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]               Length (um)  Vias 
[NR-eGR] --------------------------------
[NR-eGR]  MET1  (1H)          2736  1684 
[NR-eGR]  MET2  (2V)         17822  1588 
[NR-eGR]  MET3  (3H)         32713     0 
[NR-eGR]  MET4  (4V)             0     0 
[NR-eGR] --------------------------------
[NR-eGR]        Total        53271  3272 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 49744um
[NR-eGR] Total length: 53271um, number of vias: 3272
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4870um, number of vias: 349
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]               Length (um)  Vias 
[NR-eGR] --------------------------------
[NR-eGR]  MET1  (1H)           144   185 
[NR-eGR]  MET2  (2V)          1910   164 
[NR-eGR]  MET3  (3H)          2817     0 
[NR-eGR]  MET4  (4V)             0     0 
[NR-eGR] --------------------------------
[NR-eGR]        Total         4870   349 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 3552um
[NR-eGR] Total length: 4870um, number of vias: 349
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4870um, number of vias: 349
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1664.00 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
      Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
    Routing using eGR only done.
Net route status summary:
  Clock:        18 (unrouted=0, trialRouted=0, noStatus=0, routed=18, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1107 (unrouted=706, trialRouted=401, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=706, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:00:42.5/0:00:44.2 (1.0), mem = 1664.0M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] Read 367 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 18770
[NR-eGR] #PG Blockages       : 367
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 18  Num Prerouted Wires = 520
[NR-eGR] Read 419 nets ( ignored 18 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 401
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 401 net(s) in layer range [1, 3]
[NR-eGR] Early Global Route overflow of layer group 1: 3.26% H + 1.28% V. EstWL: 5.125120e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)        22( 2.37%)         4( 0.43%)   ( 2.80%) 
[NR-eGR]    MET3 ( 3)        69( 6.76%)        18( 1.76%)   ( 8.52%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        91( 4.05%)        22( 0.98%)   ( 5.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 1.26% H + 2.52% V
Early Global Route congestion estimation runtime: 0.04 seconds, mem = 1664.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 1.00, normalized total congestion hotspot area = 1.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]               Length (um)  Vias 
[NR-eGR] --------------------------------
[NR-eGR]  MET1  (1H)          3552  1706 
[NR-eGR]  MET2  (2V)         20388  1685 
[NR-eGR]  MET3  (3H)         35029     0 
[NR-eGR]  MET4  (4V)             0     0 
[NR-eGR] --------------------------------
[NR-eGR]        Total        58968  3391 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 49744um
[NR-eGR] Total length: 58968um, number of vias: 3391
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.02 seconds, mem = 1664.0M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:00:42.5/0:00:44.2 (1.0), mem = 1664.0M
    Congestion Repair done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.2 real=0:00:00.2)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'top' of instances=405 and nets=1125 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1664.000M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for dc_wc:setup.late...
  Clock tree timing engine global stage delay update for dc_wc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
    sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
    misc counts      : r=1, pp=0
    cell areas       : b=3465.280um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=3465.280um^2
    cell capacitance : b=0.700pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.700pF
    sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
    wire capacitance : top=0.000pF, trunk=0.213pF, leaf=0.582pF, total=0.795pF
    wire lengths     : top=0.000um, trunk=1442.850um, leaf=3407.350um, total=4850.200um
    hp wire lengths  : top=0.000um, trunk=772.000um, leaf=2051.050um, total=2823.050um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=5.000ns count=3 avg=0.327ns sd=0.271ns min=0.015ns max=0.503ns {3 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
    Leaf  : target=5.000ns count=15 avg=0.197ns sd=0.009ns min=0.180ns max=0.213ns {15 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: BUL5VX16: 17 
  Primary reporting skew groups after clustering cong repair call:
    skew_group CLK_ext/cm: insertion delay [min=1.017, max=1.067, avg=1.040, sd=0.013], skew [0.050 vs 0.733], 100% {1.017, 1.067} (wid=0.033 ws=0.024) (gid=1.043 gs=0.042)
  Skew group summary after clustering cong repair call:
    skew_group CLK_ext/cm: insertion delay [min=1.017, max=1.067, avg=1.040, sd=0.013], skew [0.050 vs 0.733], 100% {1.017, 1.067} (wid=0.033 ws=0.024) (gid=1.043 gs=0.042)
  CongRepair After Initial Clustering done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Clustering done. (took cpu=0:00:00.4 real=0:00:00.4)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
      sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
      misc counts      : r=1, pp=0
      cell areas       : b=3465.280um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=3465.280um^2
      cell capacitance : b=0.700pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.700pF
      sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=0.213pF, leaf=0.582pF, total=0.795pF
      wire lengths     : top=0.000um, trunk=1442.850um, leaf=3407.350um, total=4850.200um
      hp wire lengths  : top=0.000um, trunk=772.000um, leaf=2051.050um, total=2823.050um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=5.000ns count=3 avg=0.327ns sd=0.271ns min=0.015ns max=0.503ns {3 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
      Leaf  : target=5.000ns count=15 avg=0.197ns sd=0.009ns min=0.180ns max=0.213ns {15 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: BUL5VX16: 17 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group CLK_ext/cm: insertion delay [min=1.017, max=1.067], skew [0.050 vs 0.733]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group CLK_ext/cm: insertion delay [min=1.017, max=1.067], skew [0.050 vs 0.733]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
      sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
      misc counts      : r=1, pp=0
      cell areas       : b=3465.280um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=3465.280um^2
      cell capacitance : b=0.700pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.700pF
      sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=0.213pF, leaf=0.582pF, total=0.795pF
      wire lengths     : top=0.000um, trunk=1442.850um, leaf=3407.350um, total=4850.200um
      hp wire lengths  : top=0.000um, trunk=772.000um, leaf=2051.050um, total=2823.050um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=5.000ns count=3 avg=0.327ns sd=0.271ns min=0.015ns max=0.503ns {3 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
      Leaf  : target=5.000ns count=15 avg=0.197ns sd=0.009ns min=0.180ns max=0.213ns {15 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: BUL5VX16: 17 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group CLK_ext/cm: insertion delay [min=1.017, max=1.067, avg=1.040, sd=0.013], skew [0.050 vs 0.733], 100% {1.017, 1.067} (wid=0.033 ws=0.024) (gid=1.043 gs=0.042)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group CLK_ext/cm: insertion delay [min=1.017, max=1.067, avg=1.040, sd=0.013], skew [0.050 vs 0.733], 100% {1.017, 1.067} (wid=0.033 ws=0.024) (gid=1.043 gs=0.042)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
      sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
      misc counts      : r=1, pp=0
      cell areas       : b=3465.280um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=3465.280um^2
      cell capacitance : b=0.700pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.700pF
      sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=0.213pF, leaf=0.582pF, total=0.795pF
      wire lengths     : top=0.000um, trunk=1442.850um, leaf=3407.350um, total=4850.200um
      hp wire lengths  : top=0.000um, trunk=772.000um, leaf=2051.050um, total=2823.050um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=5.000ns count=3 avg=0.327ns sd=0.271ns min=0.015ns max=0.503ns {3 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
      Leaf  : target=5.000ns count=15 avg=0.197ns sd=0.009ns min=0.180ns max=0.213ns {15 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: BUL5VX16: 17 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group CLK_ext/cm: insertion delay [min=1.017, max=1.067], skew [0.050 vs 0.733]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group CLK_ext/cm: insertion delay [min=1.017, max=1.067], skew [0.050 vs 0.733]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
      sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
      misc counts      : r=1, pp=0
      cell areas       : b=3465.280um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=3465.280um^2
      cell capacitance : b=0.700pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.700pF
      sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=0.213pF, leaf=0.582pF, total=0.795pF
      wire lengths     : top=0.000um, trunk=1442.850um, leaf=3407.350um, total=4850.200um
      hp wire lengths  : top=0.000um, trunk=772.000um, leaf=2051.050um, total=2823.050um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=5.000ns count=3 avg=0.327ns sd=0.271ns min=0.015ns max=0.503ns {3 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
      Leaf  : target=5.000ns count=15 avg=0.197ns sd=0.009ns min=0.180ns max=0.213ns {15 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: BUL5VX16: 17 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group CLK_ext/cm: insertion delay [min=1.017, max=1.067], skew [0.050 vs 0.733]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group CLK_ext/cm: insertion delay [min=1.017, max=1.067], skew [0.050 vs 0.733]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
      sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
      misc counts      : r=1, pp=0
      cell areas       : b=3465.280um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=3465.280um^2
      cell capacitance : b=0.700pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.700pF
      sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=0.213pF, leaf=0.582pF, total=0.795pF
      wire lengths     : top=0.000um, trunk=1442.850um, leaf=3407.350um, total=4850.200um
      hp wire lengths  : top=0.000um, trunk=772.000um, leaf=2051.050um, total=2823.050um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=5.000ns count=3 avg=0.327ns sd=0.271ns min=0.015ns max=0.503ns {3 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
      Leaf  : target=5.000ns count=15 avg=0.197ns sd=0.009ns min=0.180ns max=0.213ns {15 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: BUL5VX16: 17 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group CLK_ext/cm: insertion delay [min=1.017, max=1.067], skew [0.050 vs 0.733]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group CLK_ext/cm: insertion delay [min=1.017, max=1.067], skew [0.050 vs 0.733]
    Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
      sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
      misc counts      : r=1, pp=0
      cell areas       : b=3465.280um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=3465.280um^2
      cell capacitance : b=0.700pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.700pF
      sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=0.213pF, leaf=0.582pF, total=0.795pF
      wire lengths     : top=0.000um, trunk=1442.850um, leaf=3407.350um, total=4850.200um
      hp wire lengths  : top=0.000um, trunk=772.000um, leaf=2051.050um, total=2823.050um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=5.000ns count=3 avg=0.327ns sd=0.271ns min=0.015ns max=0.503ns {3 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
      Leaf  : target=5.000ns count=15 avg=0.197ns sd=0.009ns min=0.180ns max=0.213ns {15 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: BUL5VX16: 17 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group CLK_ext/cm: insertion delay [min=1.017, max=1.067], skew [0.050 vs 0.733]
    Skew group summary after 'Removing longest path buffering':
      skew_group CLK_ext/cm: insertion delay [min=1.017, max=1.067], skew [0.050 vs 0.733]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
      sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
      misc counts      : r=1, pp=0
      cell areas       : b=3465.280um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=3465.280um^2
      cell capacitance : b=0.700pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.700pF
      sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=0.200pF, leaf=0.577pF, total=0.777pF
      wire lengths     : top=0.000um, trunk=1419.450um, leaf=3367.850um, total=4787.300um
      hp wire lengths  : top=0.000um, trunk=758.000um, leaf=2043.350um, total=2801.350um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=5.000ns count=3 avg=0.325ns sd=0.267ns min=0.017ns max=0.497ns {3 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
      Leaf  : target=5.000ns count=15 avg=0.197ns sd=0.009ns min=0.180ns max=0.213ns {15 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: BUL5VX16: 17 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group CLK_ext/cm: insertion delay [min=1.018, max=1.053, avg=1.038, sd=0.010], skew [0.035 vs 0.733], 100% {1.018, 1.053} (wid=0.034 ws=0.021) (gid=1.038 gs=0.037)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group CLK_ext/cm: insertion delay [min=1.018, max=1.053, avg=1.038, sd=0.010], skew [0.035 vs 0.733], 100% {1.018, 1.053} (wid=0.034 ws=0.021) (gid=1.038 gs=0.037)
    Legalizer API calls during this step: 96 succeeded with high effort: 96 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::Construction done. (took cpu=0:00:00.5 real=0:00:00.5)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
      sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
      misc counts      : r=1, pp=0
      cell areas       : b=3465.280um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=3465.280um^2
      cell capacitance : b=0.700pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.700pF
      sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=0.200pF, leaf=0.577pF, total=0.777pF
      wire lengths     : top=0.000um, trunk=1419.450um, leaf=3367.850um, total=4787.300um
      hp wire lengths  : top=0.000um, trunk=758.000um, leaf=2043.350um, total=2801.350um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=5.000ns count=3 avg=0.325ns sd=0.267ns min=0.017ns max=0.497ns {3 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
      Leaf  : target=5.000ns count=15 avg=0.197ns sd=0.009ns min=0.180ns max=0.213ns {15 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: BUL5VX16: 17 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group CLK_ext/cm: insertion delay [min=1.018, max=1.053], skew [0.035 vs 0.733]
    Skew group summary after 'Improving clock tree routing':
      skew_group CLK_ext/cm: insertion delay [min=1.018, max=1.053], skew [0.035 vs 0.733]
    Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 1:
      cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
      sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
      misc counts      : r=1, pp=0
      cell areas       : b=2737.280um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=2737.280um^2
      cell capacitance : b=0.533pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.533pF
      sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=0.200pF, leaf=0.575pF, total=0.775pF
      wire lengths     : top=0.000um, trunk=1418.050um, leaf=3361.948um, total=4779.998um
      hp wire lengths  : top=0.000um, trunk=758.000um, leaf=2043.350um, total=2801.350um
    Clock DAG net violations after reducing clock tree power 1 iteration 1: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
      Trunk : target=5.000ns count=3 avg=0.265ns sd=0.224ns min=0.017ns max=0.453ns {3 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
      Leaf  : target=5.000ns count=15 avg=0.259ns sd=0.069ns min=0.186ns max=0.397ns {15 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
       Bufs: BUL5VX16: 9 BUL5VX8: 7 BUL5VX6: 1 
    Primary reporting skew groups after reducing clock tree power 1 iteration 1:
      skew_group CLK_ext/cm: insertion delay [min=0.898, max=1.095], skew [0.196 vs 0.733]
    Skew group summary after reducing clock tree power 1 iteration 1:
      skew_group CLK_ext/cm: insertion delay [min=0.898, max=1.095], skew [0.196 vs 0.733]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 2:
      cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
      sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
      misc counts      : r=1, pp=0
      cell areas       : b=1776.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1776.320um^2
      cell capacitance : b=0.314pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.314pF
      sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=0.200pF, leaf=0.567pF, total=0.767pF
      wire lengths     : top=0.000um, trunk=1418.050um, leaf=3301.497um, total=4719.547um
      hp wire lengths  : top=0.000um, trunk=758.000um, leaf=2043.350um, total=2801.350um
    Clock DAG net violations after reducing clock tree power 1 iteration 2: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 2:
      Trunk : target=5.000ns count=3 avg=0.190ns sd=0.150ns min=0.017ns max=0.286ns {3 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
      Leaf  : target=5.000ns count=15 avg=0.380ns sd=0.056ns min=0.278ns max=0.480ns {15 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 2 {count}:
       Bufs: BUL5VX16: 2 BUL5VX8: 3 BUL5VX6: 10 BUL5VX4: 2 
    Primary reporting skew groups after reducing clock tree power 1 iteration 2:
      skew_group CLK_ext/cm: insertion delay [min=0.920, max=1.101], skew [0.181 vs 0.733]
    Skew group summary after reducing clock tree power 1 iteration 2:
      skew_group CLK_ext/cm: insertion delay [min=0.920, max=1.101], skew [0.181 vs 0.733]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
      sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
      misc counts      : r=1, pp=0
      cell areas       : b=1616.160um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1616.160um^2
      cell capacitance : b=0.276pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.276pF
      sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=0.200pF, leaf=0.563pF, total=0.763pF
      wire lengths     : top=0.000um, trunk=1419.450um, leaf=3275.947um, total=4695.397um
      hp wire lengths  : top=0.000um, trunk=758.000um, leaf=2043.350um, total=2801.350um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=5.000ns count=3 avg=0.176ns sd=0.139ns min=0.017ns max=0.266ns {3 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
      Leaf  : target=5.000ns count=15 avg=0.436ns sd=0.041ns min=0.392ns max=0.511ns {15 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: BUL5VX16: 2 BUL5VX6: 8 BUL5VX4: 7 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group CLK_ext/cm: insertion delay [min=0.986, max=1.078], skew [0.092 vs 0.733]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group CLK_ext/cm: insertion delay [min=0.986, max=1.078], skew [0.092 vs 0.733]
    Legalizer API calls during this step: 155 succeeded with high effort: 155 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.2 real=0:00:00.2)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
      sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
      misc counts      : r=1, pp=0
      cell areas       : b=1616.160um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1616.160um^2
      cell capacitance : b=0.276pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.276pF
      sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=0.200pF, leaf=0.563pF, total=0.763pF
      wire lengths     : top=0.000um, trunk=1419.450um, leaf=3275.947um, total=4695.397um
      hp wire lengths  : top=0.000um, trunk=758.000um, leaf=2043.350um, total=2801.350um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=5.000ns count=3 avg=0.176ns sd=0.139ns min=0.017ns max=0.266ns {3 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
      Leaf  : target=5.000ns count=15 avg=0.436ns sd=0.041ns min=0.392ns max=0.511ns {15 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: BUL5VX16: 2 BUL5VX6: 8 BUL5VX4: 7 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group CLK_ext/cm: insertion delay [min=0.986, max=1.078, avg=1.033, sd=0.023], skew [0.092 vs 0.733], 100% {0.986, 1.078} (wid=0.023 ws=0.014) (gid=1.067 gs=0.091)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group CLK_ext/cm: insertion delay [min=0.986, max=1.078, avg=1.033, sd=0.023], skew [0.092 vs 0.733], 100% {0.986, 1.078} (wid=0.023 ws=0.014) (gid=1.067 gs=0.091)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 19 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
          sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
          misc counts      : r=1, pp=0
          cell areas       : b=1616.160um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1616.160um^2
          cell capacitance : b=0.276pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.276pF
          sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
          wire capacitance : top=0.000pF, trunk=0.200pF, leaf=0.563pF, total=0.763pF
          wire lengths     : top=0.000um, trunk=1419.450um, leaf=3275.947um, total=4695.397um
          hp wire lengths  : top=0.000um, trunk=758.000um, leaf=2043.350um, total=2801.350um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=5.000ns count=3 avg=0.176ns sd=0.139ns min=0.017ns max=0.266ns {3 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
          Leaf  : target=5.000ns count=15 avg=0.436ns sd=0.041ns min=0.392ns max=0.511ns {15 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: BUL5VX16: 2 BUL5VX6: 8 BUL5VX4: 7 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
          sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
          misc counts      : r=1, pp=0
          cell areas       : b=1616.160um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1616.160um^2
          cell capacitance : b=0.276pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.276pF
          sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
          wire capacitance : top=0.000pF, trunk=0.200pF, leaf=0.563pF, total=0.763pF
          wire lengths     : top=0.000um, trunk=1419.450um, leaf=3275.947um, total=4695.397um
          hp wire lengths  : top=0.000um, trunk=758.000um, leaf=2043.350um, total=2801.350um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=5.000ns count=3 avg=0.176ns sd=0.139ns min=0.017ns max=0.266ns {3 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
          Leaf  : target=5.000ns count=15 avg=0.436ns sd=0.041ns min=0.392ns max=0.511ns {15 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: BUL5VX16: 2 BUL5VX6: 8 BUL5VX4: 7 
        Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
          sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
          misc counts      : r=1, pp=0
          cell areas       : b=1616.160um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1616.160um^2
          cell capacitance : b=0.276pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.276pF
          sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
          wire capacitance : top=0.000pF, trunk=0.200pF, leaf=0.563pF, total=0.763pF
          wire lengths     : top=0.000um, trunk=1419.450um, leaf=3275.947um, total=4695.397um
          hp wire lengths  : top=0.000um, trunk=758.000um, leaf=2043.350um, total=2801.350um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=5.000ns count=3 avg=0.176ns sd=0.139ns min=0.017ns max=0.266ns {3 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
          Leaf  : target=5.000ns count=15 avg=0.436ns sd=0.041ns min=0.392ns max=0.511ns {15 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: BUL5VX16: 2 BUL5VX6: 8 BUL5VX4: 7 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
      sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
      misc counts      : r=1, pp=0
      cell areas       : b=1616.160um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1616.160um^2
      cell capacitance : b=0.276pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.276pF
      sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=0.200pF, leaf=0.563pF, total=0.763pF
      wire lengths     : top=0.000um, trunk=1419.450um, leaf=3275.947um, total=4695.397um
      hp wire lengths  : top=0.000um, trunk=758.000um, leaf=2043.350um, total=2801.350um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=5.000ns count=3 avg=0.176ns sd=0.139ns min=0.017ns max=0.266ns {3 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
      Leaf  : target=5.000ns count=15 avg=0.436ns sd=0.041ns min=0.392ns max=0.511ns {15 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: BUL5VX16: 2 BUL5VX6: 8 BUL5VX4: 7 
    Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
    sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
    misc counts      : r=1, pp=0
    cell areas       : b=1616.160um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1616.160um^2
    cell capacitance : b=0.276pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.276pF
    sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
    wire capacitance : top=0.000pF, trunk=0.200pF, leaf=0.563pF, total=0.763pF
    wire lengths     : top=0.000um, trunk=1419.450um, leaf=3275.947um, total=4695.397um
    hp wire lengths  : top=0.000um, trunk=758.000um, leaf=2043.350um, total=2801.350um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=5.000ns count=3 avg=0.176ns sd=0.139ns min=0.017ns max=0.266ns {3 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
    Leaf  : target=5.000ns count=15 avg=0.436ns sd=0.041ns min=0.392ns max=0.511ns {15 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: BUL5VX16: 2 BUL5VX6: 8 BUL5VX4: 7 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group CLK_ext/cm: insertion delay [min=0.986, max=1.078], skew [0.092 vs 0.733]
  Skew group summary after Approximately balancing fragments:
    skew_group CLK_ext/cm: insertion delay [min=0.986, max=1.078], skew [0.092 vs 0.733]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
      sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
      misc counts      : r=1, pp=0
      cell areas       : b=1616.160um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1616.160um^2
      cell capacitance : b=0.276pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.276pF
      sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=0.200pF, leaf=0.563pF, total=0.763pF
      wire lengths     : top=0.000um, trunk=1419.450um, leaf=3275.947um, total=4695.397um
      hp wire lengths  : top=0.000um, trunk=758.000um, leaf=2043.350um, total=2801.350um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=5.000ns count=3 avg=0.176ns sd=0.139ns min=0.017ns max=0.266ns {3 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
      Leaf  : target=5.000ns count=15 avg=0.436ns sd=0.041ns min=0.392ns max=0.511ns {15 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: BUL5VX16: 2 BUL5VX6: 8 BUL5VX4: 7 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group CLK_ext/cm: insertion delay [min=0.986, max=1.078], skew [0.092 vs 0.733]
    Skew group summary after 'Improving fragments clock skew':
      skew_group CLK_ext/cm: insertion delay [min=0.986, max=1.078], skew [0.092 vs 0.733]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
          sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
          misc counts      : r=1, pp=0
          cell areas       : b=1616.160um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1616.160um^2
          cell capacitance : b=0.276pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.276pF
          sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
          wire capacitance : top=0.000pF, trunk=0.200pF, leaf=0.563pF, total=0.763pF
          wire lengths     : top=0.000um, trunk=1419.450um, leaf=3275.947um, total=4695.397um
          hp wire lengths  : top=0.000um, trunk=758.000um, leaf=2043.350um, total=2801.350um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=5.000ns count=3 avg=0.176ns sd=0.139ns min=0.017ns max=0.266ns {3 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
          Leaf  : target=5.000ns count=15 avg=0.436ns sd=0.041ns min=0.392ns max=0.511ns {15 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: BUL5VX16: 2 BUL5VX6: 8 BUL5VX4: 7 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
      sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
      misc counts      : r=1, pp=0
      cell areas       : b=1616.160um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1616.160um^2
      cell capacitance : b=0.276pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.276pF
      sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=0.200pF, leaf=0.563pF, total=0.763pF
      wire lengths     : top=0.000um, trunk=1419.450um, leaf=3275.947um, total=4695.397um
      hp wire lengths  : top=0.000um, trunk=758.000um, leaf=2043.350um, total=2801.350um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=5.000ns count=3 avg=0.176ns sd=0.139ns min=0.017ns max=0.266ns {3 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
      Leaf  : target=5.000ns count=15 avg=0.436ns sd=0.041ns min=0.392ns max=0.511ns {15 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: BUL5VX16: 2 BUL5VX6: 8 BUL5VX4: 7 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group CLK_ext/cm: insertion delay [min=0.986, max=1.078], skew [0.092 vs 0.733]
    Skew group summary after 'Approximately balancing step':
      skew_group CLK_ext/cm: insertion delay [min=0.986, max=1.078], skew [0.092 vs 0.733]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
      sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
      misc counts      : r=1, pp=0
      cell areas       : b=1616.160um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1616.160um^2
      cell capacitance : b=0.276pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.276pF
      sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=0.200pF, leaf=0.563pF, total=0.763pF
      wire lengths     : top=0.000um, trunk=1419.450um, leaf=3275.947um, total=4695.397um
      hp wire lengths  : top=0.000um, trunk=758.000um, leaf=2043.350um, total=2801.350um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=5.000ns count=3 avg=0.176ns sd=0.139ns min=0.017ns max=0.266ns {3 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
      Leaf  : target=5.000ns count=15 avg=0.436ns sd=0.041ns min=0.392ns max=0.511ns {15 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: BUL5VX16: 2 BUL5VX6: 8 BUL5VX4: 7 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group CLK_ext/cm: insertion delay [min=0.986, max=1.078], skew [0.092 vs 0.733]
    Skew group summary after 'Fixing clock tree overload':
      skew_group CLK_ext/cm: insertion delay [min=0.986, max=1.078], skew [0.092 vs 0.733]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
      sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
      misc counts      : r=1, pp=0
      cell areas       : b=1616.160um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1616.160um^2
      cell capacitance : b=0.276pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.276pF
      sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=0.200pF, leaf=0.563pF, total=0.763pF
      wire lengths     : top=0.000um, trunk=1419.450um, leaf=3275.947um, total=4695.397um
      hp wire lengths  : top=0.000um, trunk=758.000um, leaf=2043.350um, total=2801.350um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=5.000ns count=3 avg=0.176ns sd=0.139ns min=0.017ns max=0.266ns {3 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
      Leaf  : target=5.000ns count=15 avg=0.436ns sd=0.041ns min=0.392ns max=0.511ns {15 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: BUL5VX16: 2 BUL5VX6: 8 BUL5VX4: 7 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group CLK_ext/cm: insertion delay [min=0.986, max=1.078, avg=1.033, sd=0.023], skew [0.092 vs 0.733], 100% {0.986, 1.078} (wid=0.023 ws=0.014) (gid=1.067 gs=0.091)
    Skew group summary after 'Approximately balancing paths':
      skew_group CLK_ext/cm: insertion delay [min=0.986, max=1.078, avg=1.033, sd=0.023], skew [0.092 vs 0.733], 100% {0.986, 1.078} (wid=0.023 ws=0.014) (gid=1.067 gs=0.091)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Polishing...
  Clock tree timing engine global stage delay update for dc_wc:setup.late...
  Clock tree timing engine global stage delay update for dc_wc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats before polishing:
    cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
    sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
    misc counts      : r=1, pp=0
    cell areas       : b=1616.160um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1616.160um^2
    cell capacitance : b=0.276pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.276pF
    sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
    wire capacitance : top=0.000pF, trunk=0.200pF, leaf=0.563pF, total=0.763pF
    wire lengths     : top=0.000um, trunk=1419.450um, leaf=3275.947um, total=4695.397um
    hp wire lengths  : top=0.000um, trunk=758.000um, leaf=2043.350um, total=2801.350um
  Clock DAG net violations before polishing: none
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=5.000ns count=3 avg=0.176ns sd=0.139ns min=0.017ns max=0.266ns {3 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
    Leaf  : target=5.000ns count=15 avg=0.436ns sd=0.041ns min=0.392ns max=0.511ns {15 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: BUL5VX16: 2 BUL5VX6: 8 BUL5VX4: 7 
  Primary reporting skew groups before polishing:
    skew_group CLK_ext/cm: insertion delay [min=0.986, max=1.078], skew [0.092 vs 0.733]
  Skew group summary before polishing:
    skew_group CLK_ext/cm: insertion delay [min=0.986, max=1.078], skew [0.092 vs 0.733]
  Merging balancing drivers for power...
    Tried: 19 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
      sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
      misc counts      : r=1, pp=0
      cell areas       : b=1616.160um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1616.160um^2
      cell capacitance : b=0.276pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.276pF
      sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=0.200pF, leaf=0.563pF, total=0.763pF
      wire lengths     : top=0.000um, trunk=1419.450um, leaf=3275.947um, total=4695.397um
      hp wire lengths  : top=0.000um, trunk=758.000um, leaf=2043.350um, total=2801.350um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=5.000ns count=3 avg=0.176ns sd=0.139ns min=0.017ns max=0.266ns {3 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
      Leaf  : target=5.000ns count=15 avg=0.436ns sd=0.041ns min=0.392ns max=0.511ns {15 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: BUL5VX16: 2 BUL5VX6: 8 BUL5VX4: 7 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group CLK_ext/cm: insertion delay [min=0.986, max=1.078], skew [0.092 vs 0.733]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group CLK_ext/cm: insertion delay [min=0.986, max=1.078], skew [0.092 vs 0.733]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
      sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
      misc counts      : r=1, pp=0
      cell areas       : b=1616.160um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1616.160um^2
      cell capacitance : b=0.276pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.276pF
      sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=0.200pF, leaf=0.563pF, total=0.763pF
      wire lengths     : top=0.000um, trunk=1419.450um, leaf=3275.947um, total=4695.397um
      hp wire lengths  : top=0.000um, trunk=758.000um, leaf=2043.350um, total=2801.350um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=5.000ns count=3 avg=0.176ns sd=0.139ns min=0.017ns max=0.266ns {3 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
      Leaf  : target=5.000ns count=15 avg=0.436ns sd=0.041ns min=0.392ns max=0.511ns {15 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: BUL5VX16: 2 BUL5VX6: 8 BUL5VX4: 7 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group CLK_ext/cm: insertion delay [min=0.986, max=1.078, avg=1.033, sd=0.023], skew [0.092 vs 0.733], 100% {0.986, 1.078} (wid=0.023 ws=0.014) (gid=1.067 gs=0.091)
    Skew group summary after 'Improving clock skew':
      skew_group CLK_ext/cm: insertion delay [min=0.986, max=1.078, avg=1.033, sd=0.023], skew [0.092 vs 0.733], 100% {0.986, 1.078} (wid=0.023 ws=0.014) (gid=1.067 gs=0.091)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 109 succeeded with high effort: 109 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.1 real=0:00:00.1)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 238 succeeded with high effort: 238 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.1 real=0:00:00.1)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 113 succeeded with high effort: 113 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 238 succeeded with high effort: 238 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.1 real=0:00:00.1)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
      sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
      misc counts      : r=1, pp=0
      cell areas       : b=1616.160um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1616.160um^2
      cell capacitance : b=0.276pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.276pF
      sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=0.164pF, leaf=0.544pF, total=0.708pF
      wire lengths     : top=0.000um, trunk=1193.749um, leaf=3176.649um, total=4370.398um
      hp wire lengths  : top=0.000um, trunk=674.400um, leaf=2110.450um, total=2784.850um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=5.000ns count=3 avg=0.167ns sd=0.133ns min=0.014ns max=0.258ns {3 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
      Leaf  : target=5.000ns count=15 avg=0.432ns sd=0.043ns min=0.387ns max=0.501ns {15 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: BUL5VX16: 2 BUL5VX6: 8 BUL5VX4: 7 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group CLK_ext/cm: insertion delay [min=0.968, max=1.054, avg=1.015, sd=0.021], skew [0.086 vs 0.733], 100% {0.968, 1.054} (wid=0.021 ws=0.012) (gid=1.040 gs=0.082)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group CLK_ext/cm: insertion delay [min=0.968, max=1.054, avg=1.015, sd=0.021], skew [0.086 vs 0.733], 100% {0.968, 1.054} (wid=0.021 ws=0.012) (gid=1.040 gs=0.082)
    Legalizer API calls during this step: 698 succeeded with high effort: 698 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:00.4 real=0:00:00.4)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=1.209pF fall=1.232pF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Iteration 1: gate capacitance is (rise=1.194pF fall=1.216pF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Iteration 2: gate capacitance is (rise=1.179pF fall=1.201pF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
      sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
      misc counts      : r=1, pp=0
      cell areas       : b=1499.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1499.680um^2
      cell capacitance : b=0.245pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.245pF
      sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=0.165pF, leaf=0.544pF, total=0.709pF
      wire lengths     : top=0.000um, trunk=1203.549um, leaf=3170.649um, total=4374.198um
      hp wire lengths  : top=0.000um, trunk=674.400um, leaf=2110.450um, total=2784.850um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=5.000ns count=3 avg=0.157ns sd=0.123ns min=0.014ns max=0.230ns {3 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
      Leaf  : target=5.000ns count=15 avg=0.508ns sd=0.038ns min=0.438ns max=0.548ns {15 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: BUL5VX16: 2 BUL5VX4: 15 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group CLK_ext/cm: insertion delay [min=1.003, max=1.087, avg=1.058, sd=0.028], skew [0.084 vs 0.733], 100% {1.003, 1.087} (wid=0.019 ws=0.010) (gid=1.073 gs=0.081)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group CLK_ext/cm: insertion delay [min=1.003, max=1.087, avg=1.058, sd=0.028], skew [0.084 vs 0.733], 100% {1.003, 1.087} (wid=0.019 ws=0.010) (gid=1.073 gs=0.081)
    Legalizer API calls during this step: 115 succeeded with high effort: 115 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
      sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
      misc counts      : r=1, pp=0
      cell areas       : b=1499.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1499.680um^2
      cell capacitance : b=0.245pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.245pF
      sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=0.165pF, leaf=0.544pF, total=0.709pF
      wire lengths     : top=0.000um, trunk=1203.549um, leaf=3170.649um, total=4374.198um
      hp wire lengths  : top=0.000um, trunk=674.400um, leaf=2110.450um, total=2784.850um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=5.000ns count=3 avg=0.157ns sd=0.123ns min=0.014ns max=0.230ns {3 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
      Leaf  : target=5.000ns count=15 avg=0.508ns sd=0.038ns min=0.438ns max=0.548ns {15 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: BUL5VX16: 2 BUL5VX4: 15 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group CLK_ext/cm: insertion delay [min=1.003, max=1.087, avg=1.058, sd=0.028], skew [0.084 vs 0.733], 100% {1.003, 1.087} (wid=0.019 ws=0.010) (gid=1.073 gs=0.081)
    Skew group summary after 'Improving insertion delay':
      skew_group CLK_ext/cm: insertion delay [min=1.003, max=1.087, avg=1.058, sd=0.028], skew [0.084 vs 0.733], 100% {1.003, 1.087} (wid=0.019 ws=0.010) (gid=1.073 gs=0.081)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=18, filtered=18, permitted=17, cannotCompute=2, computed=15, moveTooSmall=39, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=5, legalizedMoveTooSmall=17, ignoredLeafDriver=0, worse=28, accepted=1
        Max accepted move=12.600um, total accepted move=12.600um, average move=12.600um
        Move for wirelength. considered=18, filtered=18, permitted=17, cannotCompute=2, computed=15, moveTooSmall=43, resolved=0, predictFail=2, currentlyIllegal=0, legalizationFail=3, legalizedMoveTooSmall=17, ignoredLeafDriver=0, worse=28, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 102 succeeded with high effort: 102 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A1...
        Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=18, filtered=18, permitted=17, cannotCompute=13, computed=4, moveTooSmall=20, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=2, ignoredLeafDriver=0, worse=5, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 71 succeeded with high effort: 71 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - branch...
        Move for wirelength. considered=18, filtered=18, permitted=17, cannotCompute=0, computed=17, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=21, accepted=2
        Max accepted move=4.200um, total accepted move=7.000um, average move=3.500um
        Move for wirelength. considered=18, filtered=18, permitted=17, cannotCompute=15, computed=2, moveTooSmall=0, resolved=0, predictFail=25, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=3, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 26 succeeded with high effort: 26 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
        sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
        misc counts      : r=1, pp=0
        cell areas       : b=1499.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1499.680um^2
        cell capacitance : b=0.245pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.245pF
        sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
        wire capacitance : top=0.000pF, trunk=0.163pF, leaf=0.540pF, total=0.703pF
        wire lengths     : top=0.000um, trunk=1187.950um, leaf=3149.549um, total=4337.499um
        hp wire lengths  : top=0.000um, trunk=674.400um, leaf=2110.450um, total=2784.850um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=5.000ns count=3 avg=0.156ns sd=0.122ns min=0.015ns max=0.230ns {3 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
        Leaf  : target=5.000ns count=15 avg=0.507ns sd=0.037ns min=0.438ns max=0.548ns {15 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: BUL5VX16: 2 BUL5VX4: 15 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group CLK_ext/cm: insertion delay [min=0.999, max=1.087, avg=1.056, sd=0.029], skew [0.088 vs 0.733], 100% {0.999, 1.087} (wid=0.019 ws=0.010) (gid=1.073 gs=0.084)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group CLK_ext/cm: insertion delay [min=0.999, max=1.087, avg=1.056, sd=0.029], skew [0.088 vs 0.733], 100% {0.999, 1.087} (wid=0.019 ws=0.010) (gid=1.073 gs=0.084)
      Legalizer API calls during this step: 224 succeeded with high effort: 224 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.1 real=0:00:00.1)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 19 , Succeeded = 3 , Constraints Broken = 14 , CannotMove = 2 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
      sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
      misc counts      : r=1, pp=0
      cell areas       : b=1499.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1499.680um^2
      cell capacitance : b=0.245pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.245pF
      sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=0.162pF, leaf=0.539pF, total=0.701pF
      wire lengths     : top=0.000um, trunk=1182.350um, leaf=3140.799um, total=4323.149um
      hp wire lengths  : top=0.000um, trunk=674.400um, leaf=2110.450um, total=2784.850um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=4.926ns count=2 avg=0.226ns sd=0.005ns min=0.222ns max=0.229ns {2 <= 2.956ns, 0 <= 3.941ns, 0 <= 4.433ns, 0 <= 4.680ns, 0 <= 4.926ns}
      Trunk : target=5.000ns count=1 avg=0.015ns sd=0.000ns min=0.015ns max=0.015ns {1 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
      Leaf  : target=4.885ns count=15 avg=0.507ns sd=0.037ns min=0.438ns max=0.546ns {15 <= 2.931ns, 0 <= 3.908ns, 0 <= 4.396ns, 0 <= 4.641ns, 0 <= 4.885ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: BUL5VX16: 2 BUL5VX4: 15 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group CLK_ext/cm: insertion delay [min=0.999, max=1.087, avg=1.055, sd=0.029], skew [0.088 vs 0.733], 100% {0.999, 1.087} (wid=0.019 ws=0.010) (gid=1.071 gs=0.083)
    Skew group summary after 'Wire Opt OverFix':
      skew_group CLK_ext/cm: insertion delay [min=0.999, max=1.087, avg=1.055, sd=0.029], skew [0.088 vs 0.733], 100% {0.999, 1.087} (wid=0.019 ws=0.010) (gid=1.071 gs=0.083)
    Legalizer API calls during this step: 224 succeeded with high effort: 224 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.1 real=0:00:00.1)
  Total capacitance is (rise=1.880pF fall=1.902pF), of which (rise=0.701pF fall=0.701pF) is wire, and (rise=1.179pF fall=1.201pF) is gate.
  Stage::Polishing done. (took cpu=0:00:00.6 real=0:00:00.6)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 17 clock instances.
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:00:43.7 mem=1664.2M) ***
Total net bbox length = 4.944e+04 (3.546e+04 1.399e+04) (ext = 6.802e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1664.2MB
Summary Report:
Instances move: 0 (out of 405 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.944e+04 (3.546e+04 1.399e+04) (ext = 6.802e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1664.2MB
*** Finished refinePlace (0:00:43.7 mem=1664.2M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 164).
  Restoring pStatusCts on 17 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Updating netlist done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Implementation done. (took cpu=0:00:01.0 real=0:00:01.0)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        18 (unrouted=18, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1107 (unrouted=706, trialRouted=401, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=706, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 18 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 18 nets for routing of which 18 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
(ccopt eGR): Start to route 18 all nets
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] Read 367 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 18635
[NR-eGR] #PG Blockages       : 367
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 419 nets ( ignored 401 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 18 clock nets ( 18 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 18
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 18 net(s) in layer range [2, 3]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.253600e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]               Length (um)  Vias 
[NR-eGR] --------------------------------
[NR-eGR]  MET1  (1H)          3574  1703 
[NR-eGR]  MET2  (2V)         20154  1687 
[NR-eGR]  MET3  (3H)         34749     0 
[NR-eGR]  MET4  (4V)             0     0 
[NR-eGR] --------------------------------
[NR-eGR]        Total        58477  3390 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 49444um
[NR-eGR] Total length: 58477um, number of vias: 3390
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4379um, number of vias: 348
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]               Length (um)  Vias 
[NR-eGR] --------------------------------
[NR-eGR]  MET1  (1H)           166   182 
[NR-eGR]  MET2  (2V)          1676   166 
[NR-eGR]  MET3  (3H)          2538     0 
[NR-eGR]  MET4  (4V)             0     0 
[NR-eGR] --------------------------------
[NR-eGR]        Total         4379   348 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 3253um
[NR-eGR] Total length: 4379um, number of vias: 348
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4379um, number of vias: 348
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 1664.21 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
        Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
      Routing using eGR only done.
Net route status summary:
  Clock:        18 (unrouted=0, trialRouted=0, noStatus=0, routed=18, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1107 (unrouted=706, trialRouted=401, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=706, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'top' of instances=405 and nets=1125 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1664.211M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for dc_wc:setup.late...
        Clock tree timing engine global stage delay update for dc_wc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
          sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
          misc counts      : r=1, pp=0
          cell areas       : b=1499.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1499.680um^2
          cell capacitance : b=0.245pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.245pF
          sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
          wire capacitance : top=0.000pF, trunk=0.173pF, leaf=0.575pF, total=0.747pF
          wire lengths     : top=0.000um, trunk=1180.750um, leaf=3198.650um, total=4379.400um
          hp wire lengths  : top=0.000um, trunk=674.400um, leaf=2110.450um, total=2784.850um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=4.926ns count=2 avg=0.226ns sd=0.007ns min=0.221ns max=0.230ns {2 <= 2.956ns, 0 <= 3.941ns, 0 <= 4.433ns, 0 <= 4.680ns, 0 <= 4.926ns}
          Trunk : target=5.000ns count=1 avg=0.014ns sd=0.000ns min=0.014ns max=0.014ns {1 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
          Leaf  : target=4.885ns count=15 avg=0.517ns sd=0.039ns min=0.446ns max=0.569ns {15 <= 2.931ns, 0 <= 3.908ns, 0 <= 4.396ns, 0 <= 4.641ns, 0 <= 4.885ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: BUL5VX16: 2 BUL5VX4: 15 
        Primary reporting skew groups eGRPC initial state:
          skew_group CLK_ext/cm: insertion delay [min=1.004, max=1.106, avg=1.063, sd=0.032], skew [0.102 vs 0.733], 100% {1.004, 1.106} (wid=0.020 ws=0.012) (gid=1.088 gs=0.094)
        Skew group summary eGRPC initial state:
          skew_group CLK_ext/cm: insertion delay [min=1.004, max=1.106, avg=1.063, sd=0.032], skew [0.102 vs 0.733], 100% {1.004, 1.106} (wid=0.020 ws=0.012) (gid=1.088 gs=0.094)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
            sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
            misc counts      : r=1, pp=0
            cell areas       : b=1499.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1499.680um^2
            cell capacitance : b=0.245pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.245pF
            sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
            wire capacitance : top=0.000pF, trunk=0.173pF, leaf=0.575pF, total=0.747pF
            wire lengths     : top=0.000um, trunk=1180.750um, leaf=3198.650um, total=4379.400um
            hp wire lengths  : top=0.000um, trunk=674.400um, leaf=2110.450um, total=2784.850um
          Clock DAG net violations after 'eGRPC Moving buffers': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=4.926ns count=2 avg=0.226ns sd=0.007ns min=0.221ns max=0.230ns {2 <= 2.956ns, 0 <= 3.941ns, 0 <= 4.433ns, 0 <= 4.680ns, 0 <= 4.926ns}
            Trunk : target=5.000ns count=1 avg=0.014ns sd=0.000ns min=0.014ns max=0.014ns {1 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
            Leaf  : target=4.885ns count=15 avg=0.517ns sd=0.039ns min=0.446ns max=0.569ns {15 <= 2.931ns, 0 <= 3.908ns, 0 <= 4.396ns, 0 <= 4.641ns, 0 <= 4.885ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: BUL5VX16: 2 BUL5VX4: 15 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group CLK_ext/cm: insertion delay [min=1.004, max=1.106], skew [0.102 vs 0.733]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group CLK_ext/cm: insertion delay [min=1.004, max=1.106], skew [0.102 vs 0.733]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 13, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 5
          CCOpt-eGRPC Downsizing: considered: 13, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 13, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
            sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
            misc counts      : r=1, pp=0
            cell areas       : b=1499.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1499.680um^2
            cell capacitance : b=0.245pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.245pF
            sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
            wire capacitance : top=0.000pF, trunk=0.173pF, leaf=0.575pF, total=0.747pF
            wire lengths     : top=0.000um, trunk=1180.750um, leaf=3198.650um, total=4379.400um
            hp wire lengths  : top=0.000um, trunk=674.400um, leaf=2110.450um, total=2784.850um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=4.926ns count=2 avg=0.226ns sd=0.007ns min=0.221ns max=0.230ns {2 <= 2.956ns, 0 <= 3.941ns, 0 <= 4.433ns, 0 <= 4.680ns, 0 <= 4.926ns}
            Trunk : target=5.000ns count=1 avg=0.014ns sd=0.000ns min=0.014ns max=0.014ns {1 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
            Leaf  : target=4.885ns count=15 avg=0.517ns sd=0.039ns min=0.446ns max=0.569ns {15 <= 2.931ns, 0 <= 3.908ns, 0 <= 4.396ns, 0 <= 4.641ns, 0 <= 4.885ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: BUL5VX16: 2 BUL5VX4: 15 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group CLK_ext/cm: insertion delay [min=1.004, max=1.106], skew [0.102 vs 0.733]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group CLK_ext/cm: insertion delay [min=1.004, max=1.106], skew [0.102 vs 0.733]
          Legalizer API calls during this step: 26 succeeded with high effort: 26 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.1 real=0:00:00.1)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 18, tested: 18, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          
          Statistics: Fix DRVs (cell sizing):
          ===================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
            sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
            misc counts      : r=1, pp=0
            cell areas       : b=1499.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1499.680um^2
            cell capacitance : b=0.245pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.245pF
            sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
            wire capacitance : top=0.000pF, trunk=0.173pF, leaf=0.575pF, total=0.747pF
            wire lengths     : top=0.000um, trunk=1180.750um, leaf=3198.650um, total=4379.400um
            hp wire lengths  : top=0.000um, trunk=674.400um, leaf=2110.450um, total=2784.850um
          Clock DAG net violations after 'eGRPC Fixing DRVs': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=4.926ns count=2 avg=0.226ns sd=0.007ns min=0.221ns max=0.230ns {2 <= 2.956ns, 0 <= 3.941ns, 0 <= 4.433ns, 0 <= 4.680ns, 0 <= 4.926ns}
            Trunk : target=5.000ns count=1 avg=0.014ns sd=0.000ns min=0.014ns max=0.014ns {1 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
            Leaf  : target=4.885ns count=15 avg=0.517ns sd=0.039ns min=0.446ns max=0.569ns {15 <= 2.931ns, 0 <= 3.908ns, 0 <= 4.396ns, 0 <= 4.641ns, 0 <= 4.885ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: BUL5VX16: 2 BUL5VX4: 15 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group CLK_ext/cm: insertion delay [min=1.004, max=1.106], skew [0.102 vs 0.733]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group CLK_ext/cm: insertion delay [min=1.004, max=1.106], skew [0.102 vs 0.733]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
          sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
          misc counts      : r=1, pp=0
          cell areas       : b=1499.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1499.680um^2
          cell capacitance : b=0.245pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.245pF
          sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
          wire capacitance : top=0.000pF, trunk=0.173pF, leaf=0.575pF, total=0.747pF
          wire lengths     : top=0.000um, trunk=1180.750um, leaf=3198.650um, total=4379.400um
          hp wire lengths  : top=0.000um, trunk=674.400um, leaf=2110.450um, total=2784.850um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=4.926ns count=2 avg=0.226ns sd=0.007ns min=0.221ns max=0.230ns {2 <= 2.956ns, 0 <= 3.941ns, 0 <= 4.433ns, 0 <= 4.680ns, 0 <= 4.926ns}
          Trunk : target=5.000ns count=1 avg=0.014ns sd=0.000ns min=0.014ns max=0.014ns {1 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
          Leaf  : target=4.885ns count=15 avg=0.517ns sd=0.039ns min=0.446ns max=0.569ns {15 <= 2.931ns, 0 <= 3.908ns, 0 <= 4.396ns, 0 <= 4.641ns, 0 <= 4.885ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: BUL5VX16: 2 BUL5VX4: 15 
        Primary reporting skew groups before routing clock trees:
          skew_group CLK_ext/cm: insertion delay [min=1.004, max=1.106, avg=1.063, sd=0.032], skew [0.102 vs 0.733], 100% {1.004, 1.106} (wid=0.020 ws=0.012) (gid=1.088 gs=0.094)
        Skew group summary before routing clock trees:
          skew_group CLK_ext/cm: insertion delay [min=1.004, max=1.106, avg=1.063, sd=0.032], skew [0.102 vs 0.733], 100% {1.004, 1.106} (wid=0.020 ws=0.012) (gid=1.088 gs=0.094)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 17 clock instances.
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:00:43.9 mem=1664.4M) ***
Total net bbox length = 4.944e+04 (3.546e+04 1.399e+04) (ext = 6.802e+03)
Move report: Detail placement moves 61 insts, mean move: 8.85 um, max move: 43.40 um 
	Max move on inst (mux_inst/g2724__2346): (868.00, 52.00) --> (911.40, 52.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1667.4MB
Summary Report:
Instances move: 61 (out of 405 movable)
Instances flipped: 0
Mean displacement: 8.85 um
Max displacement: 43.40 um (Instance: mux_inst/g2724__2346) (868, 52) -> (911.4, 52)
	Length: 4 sites, height: 1 rows, site name: core_l_5v, cell type: OR2L5VX1
Total net bbox length = 4.976e+04 (3.579e+04 1.397e+04) (ext = 6.866e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1667.4MB
*** Finished refinePlace (0:00:44.0 mem=1667.4M) ***
  ClockRefiner summary
  All clock instances: Moved 20, flipped 4 and cell swapped 0 (out of a total of 164).
  The largest move was 14.6 um for I2/ctrl_reg_ps_reg[4][7].
  Restoring pStatusCts on 17 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:00.3 real=0:00:00.3)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        18 (unrouted=0, trialRouted=0, noStatus=0, routed=18, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1107 (unrouted=706, trialRouted=401, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=706, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 18 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 18 nets for routing of which 18 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
(ccopt eGR): Start to route 18 all nets
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] Read 367 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 18635
[NR-eGR] #PG Blockages       : 367
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 419 nets ( ignored 401 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 18 clock nets ( 18 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 18
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 18 net(s) in layer range [2, 3]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.295200e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]               Length (um)  Vias 
[NR-eGR] --------------------------------
[NR-eGR]  MET1  (1H)          3562  1702 
[NR-eGR]  MET2  (2V)         20175  1686 
[NR-eGR]  MET3  (3H)         34762     0 
[NR-eGR]  MET4  (4V)             0     0 
[NR-eGR] --------------------------------
[NR-eGR]        Total        58498  3388 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 49764um
[NR-eGR] Total length: 58498um, number of vias: 3388
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4400um, number of vias: 346
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]               Length (um)  Vias 
[NR-eGR] --------------------------------
[NR-eGR]  MET1  (1H)           154   181 
[NR-eGR]  MET2  (2V)          1697   165 
[NR-eGR]  MET3  (3H)          2550     0 
[NR-eGR]  MET4  (4V)             0     0 
[NR-eGR] --------------------------------
[NR-eGR]        Total         4400   346 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 3260um
[NR-eGR] Total length: 4400um, number of vias: 346
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4400um, number of vias: 346
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1664.42 MB )
**WARN: (EMS-27):	Message (IMPPSP-1003) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.1 real=0:00:00.1)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 18 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
#WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
-drouteAutoStop true
-drouteUseMultiCutViaEffort low
-routeAntennaCellName ""
-routeInsertAntennaDiode false
#WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
**WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=10/19 11:35:24, mem=1313.0M)

globalDetailRoute

#Start globalDetailRoute on Thu Oct 19 11:35:24 2023
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=18)
#num needed restored net=0
#need_extraction net=0 (total=1125)
#NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
#
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 18
#Total wire length = 4400 um.
#Total half perimeter of net bounding box = 3322 um.
#Total wire length on LAYER MET1 = 154 um.
#Total wire length on LAYER MET2 = 1696 um.
#Total wire length on LAYER MET3 = 2550 um.
#Total wire length on LAYER MET4 = 0 um.
#Total number of vias = 346
#Up-Via Summary (total 346):
#           
#-----------------------
# MET1              181
# MET2              165
#-----------------------
#                   346 
#
#Start routing data preparation on Thu Oct 19 11:35:24 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 5.500.
#Voltage range [0.000 - 5.500] has 1123 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [4.500 - 5.500] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# MET1         H   Track-Pitch = 1.3000    Line-2-Via Pitch = 1.1500
# MET2         V   Track-Pitch = 1.4000    Line-2-Via Pitch = 1.2000
# MET3         H   Track-Pitch = 1.3000    Line-2-Via Pitch = 1.2000
# MET4         V   Track-Pitch = 1.4000    Line-2-Via Pitch = 1.3000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1319.70 (MB), peak = 1364.70 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 1.4000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1321.69 (MB), peak = 1364.70 (MB)
#Data initialization: cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#Successfully loaded pre-route RC model
#Enabled timing driven Line Assignment.
#
#Begin Line Assignment ...
#
#Begin build data ...
#
#Distribution of nets:
#      221 ( 2         pin),     64 ( 3         pin),     57 ( 4         pin),
#       18 ( 5         pin),      4 ( 6         pin),      4 ( 7         pin),
#        8 ( 8         pin),     15 ( 9         pin),     25 (10-19      pin),
#        1 (40-49      pin),      1 (50-59      pin),      1 (60-69      pin),
#        0 (>=2000     pin).
#Total: 1125 nets, 419 non-trivial nets, 18 fully global routed, 18 clocks,
#       18 nets have extra space, 18 nets have layer range, 18 nets have weight,
#       18 nets have avoid detour, 18 nets have priority.
#
#Nets in 1 layer range:
#   (MET3, ----) :       18 ( 4.3%)
#
#18 nets selected.
#
#End build data: cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
#
#Line Assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.41 (MB)
#Total memory = 1326.76 (MB)
#Peak memory = 1364.70 (MB)
#End Line Assignment: cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
#
#Begin assignment summary ...
#
#  Total number of segments             = 172
#  Total number of overlap segments     =   0 (  0.0%)
#  Total number of assigned segments    =  52 ( 30.2%)
#  Total number of shifted segments     =   2 (  1.2%)
#  Average movement of shifted segments =   1.00 tracks
#
#  Total number of overlaps             =   0
#  Total length of overlaps             =   0 um
#
#End assignment summary.
#
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 18
#Total wire length = 4510 um.
#Total half perimeter of net bounding box = 3322 um.
#Total wire length on LAYER MET1 = 185 um.
#Total wire length on LAYER MET2 = 1835 um.
#Total wire length on LAYER MET3 = 2491 um.
#Total wire length on LAYER MET4 = 0 um.
#Total number of vias = 346
#Up-Via Summary (total 346):
#           
#-----------------------
# MET1              207
# MET2              139
#-----------------------
#                   346 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 11.00 (MB)
#Total memory = 1324.96 (MB)
#Peak memory = 1364.70 (MB)
#Skip comparing routing design signature in db-snapshot flow
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1328.86 (MB), peak = 1364.70 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 18
#Total wire length = 4765 um.
#Total half perimeter of net bounding box = 3322 um.
#Total wire length on LAYER MET1 = 5 um.
#Total wire length on LAYER MET2 = 1492 um.
#Total wire length on LAYER MET3 = 3268 um.
#Total wire length on LAYER MET4 = 0 um.
#Total number of vias = 351
#Total number of multi-cut vias = 255 ( 72.6%)
#Total number of single cut vias = 96 ( 27.4%)
#Up-Via Summary (total 351):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# MET1              96 ( 52.7%)        86 ( 47.3%)        182
# MET2               0 (  0.0%)       169 (100.0%)        169
#-----------------------------------------------------------
#                   96 ( 27.4%)       255 ( 72.6%)        351 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.94 (MB)
#Total memory = 1328.90 (MB)
#Peak memory = 1364.70 (MB)
#
#Start Post Route via swapping..
#99.61% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1327.82 (MB), peak = 1364.70 (MB)
#CELL_VIEW top,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 18
#Total wire length = 4765 um.
#Total half perimeter of net bounding box = 3322 um.
#Total wire length on LAYER MET1 = 5 um.
#Total wire length on LAYER MET2 = 1492 um.
#Total wire length on LAYER MET3 = 3268 um.
#Total wire length on LAYER MET4 = 0 um.
#Total number of vias = 351
#Total number of multi-cut vias = 256 ( 72.9%)
#Total number of single cut vias = 95 ( 27.1%)
#Up-Via Summary (total 351):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# MET1              95 ( 52.2%)        87 ( 47.8%)        182
# MET2               0 (  0.0%)       169 (100.0%)        169
#-----------------------------------------------------------
#                   95 ( 27.1%)       256 ( 72.9%)        351 
#
#Skip updating routing design signature in db-snapshot flow
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.86 (MB)
#Total memory = 1327.82 (MB)
#Peak memory = 1364.70 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 24.65 (MB)
#Total memory = 1337.70 (MB)
#Peak memory = 1364.70 (MB)
#Number of warnings = 0
#Total number of warnings = 7
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Oct 19 11:35:25 2023
#
% End globalDetailRoute (date=10/19 11:35:25, total cpu=0:00:00.8, real=0:00:01.0, peak res=1337.6M, current mem=1337.6M)
        NanoRoute done. (took cpu=0:00:00.8 real=0:00:00.8)
      Clock detailed routing done.
#WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 18 net(s)
Set FIXED placed status on 17 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1680.10 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] Read 367 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 18635
[NR-eGR] #PG Blockages       : 367
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 18  Num Prerouted Wires = 495
[NR-eGR] Read 419 nets ( ignored 18 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 401
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 401 net(s) in layer range [1, 3]
[NR-eGR] Early Global Route overflow of layer group 1: 5.52% H + 2.26% V. EstWL: 5.160480e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)        19( 2.05%)         3( 0.32%)         2( 0.22%)   ( 2.59%) 
[NR-eGR]    MET3 ( 3)        87( 8.52%)        20( 1.96%)         1( 0.10%)   (10.58%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total       106( 4.68%)        23( 1.02%)         3( 0.13%)   ( 5.83%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 2.23% H + 2.33% V
[NR-eGR]               Length (um)  Vias 
[NR-eGR] --------------------------------
[NR-eGR]  MET1  (1H)          3381  1699 
[NR-eGR]  MET2  (2V)         19966  1694 
[NR-eGR]  MET3  (3H)         35780     0 
[NR-eGR]  MET4  (4V)             0     0 
[NR-eGR] --------------------------------
[NR-eGR]        Total        59127  3393 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 49764um
[NR-eGR] Total length: 59127um, number of vias: 3393
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1680.10 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.1 real=0:00:00.1)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:        18 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=18, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1107 (unrouted=706, trialRouted=401, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=706, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.0 real=0:00:01.0)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'top' of instances=405 and nets=1125 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1680.102M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for dc_wc:setup.late...
  Clock tree timing engine global stage delay update for dc_wc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
    sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
    misc counts      : r=1, pp=0
    cell areas       : b=1499.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1499.680um^2
    cell capacitance : b=0.245pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.245pF
    sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
    wire capacitance : top=0.000pF, trunk=0.204pF, leaf=0.671pF, total=0.874pF
    wire lengths     : top=0.000um, trunk=1313.300um, leaf=3451.800um, total=4765.100um
    hp wire lengths  : top=0.000um, trunk=674.400um, leaf=2117.450um, total=2791.850um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=4.926ns count=2 avg=0.241ns sd=0.003ns min=0.239ns max=0.243ns {2 <= 2.956ns, 0 <= 3.941ns, 0 <= 4.433ns, 0 <= 4.680ns, 0 <= 4.926ns}
    Trunk : target=5.000ns count=1 avg=0.014ns sd=0.000ns min=0.014ns max=0.014ns {1 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
    Leaf  : target=4.885ns count=15 avg=0.545ns sd=0.051ns min=0.461ns max=0.612ns {15 <= 2.931ns, 0 <= 3.908ns, 0 <= 4.396ns, 0 <= 4.641ns, 0 <= 4.885ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: BUL5VX16: 2 BUL5VX4: 15 
  Primary reporting skew groups after routing clock trees:
    skew_group CLK_ext/cm: insertion delay [min=1.032, max=1.150, avg=1.098, sd=0.037], skew [0.118 vs 0.733], 100% {1.032, 1.150} (wid=0.018 ws=0.009) (gid=1.134 gs=0.111)
  Skew group summary after routing clock trees:
    skew_group CLK_ext/cm: insertion delay [min=1.032, max=1.150, avg=1.098, sd=0.037], skew [0.118 vs 0.733], 100% {1.032, 1.150} (wid=0.018 ws=0.009) (gid=1.134 gs=0.111)
  CCOpt::Phase::Routing done. (took cpu=0:00:01.0 real=0:00:01.0)
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 18, tested: 18, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (initial upsizing):
      ========================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
        sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
        misc counts      : r=1, pp=0
        cell areas       : b=1499.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1499.680um^2
        cell capacitance : b=0.245pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.245pF
        sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
        wire capacitance : top=0.000pF, trunk=0.204pF, leaf=0.671pF, total=0.874pF
        wire lengths     : top=0.000um, trunk=1313.300um, leaf=3451.800um, total=4765.100um
        hp wire lengths  : top=0.000um, trunk=674.400um, leaf=2117.450um, total=2791.850um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=4.926ns count=2 avg=0.241ns sd=0.003ns min=0.239ns max=0.243ns {2 <= 2.956ns, 0 <= 3.941ns, 0 <= 4.433ns, 0 <= 4.680ns, 0 <= 4.926ns}
        Trunk : target=5.000ns count=1 avg=0.014ns sd=0.000ns min=0.014ns max=0.014ns {1 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
        Leaf  : target=4.885ns count=15 avg=0.545ns sd=0.051ns min=0.461ns max=0.612ns {15 <= 2.931ns, 0 <= 3.908ns, 0 <= 4.396ns, 0 <= 4.641ns, 0 <= 4.885ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: BUL5VX16: 2 BUL5VX4: 15 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group CLK_ext/cm: insertion delay [min=1.032, max=1.150], skew [0.118 vs 0.733]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group CLK_ext/cm: insertion delay [min=1.032, max=1.150], skew [0.118 vs 0.733]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 18, tested: 18, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
        sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
        misc counts      : r=1, pp=0
        cell areas       : b=1499.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1499.680um^2
        cell capacitance : b=0.245pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.245pF
        sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
        wire capacitance : top=0.000pF, trunk=0.204pF, leaf=0.671pF, total=0.874pF
        wire lengths     : top=0.000um, trunk=1313.300um, leaf=3451.800um, total=4765.100um
        hp wire lengths  : top=0.000um, trunk=674.400um, leaf=2117.450um, total=2791.850um
      Clock DAG net violations after 'PostConditioning Fixing DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=4.926ns count=2 avg=0.241ns sd=0.003ns min=0.239ns max=0.243ns {2 <= 2.956ns, 0 <= 3.941ns, 0 <= 4.433ns, 0 <= 4.680ns, 0 <= 4.926ns}
        Trunk : target=5.000ns count=1 avg=0.014ns sd=0.000ns min=0.014ns max=0.014ns {1 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
        Leaf  : target=4.885ns count=15 avg=0.545ns sd=0.051ns min=0.461ns max=0.612ns {15 <= 2.931ns, 0 <= 3.908ns, 0 <= 4.396ns, 0 <= 4.641ns, 0 <= 4.885ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: BUL5VX16: 2 BUL5VX4: 15 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group CLK_ext/cm: insertion delay [min=1.032, max=1.150], skew [0.118 vs 0.733]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group CLK_ext/cm: insertion delay [min=1.032, max=1.150], skew [0.118 vs 0.733]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 18, nets tested: 18, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
      sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
      misc counts      : r=1, pp=0
      cell areas       : b=1499.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1499.680um^2
      cell capacitance : b=0.245pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.245pF
      sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=0.204pF, leaf=0.671pF, total=0.874pF
      wire lengths     : top=0.000um, trunk=1313.300um, leaf=3451.800um, total=4765.100um
      hp wire lengths  : top=0.000um, trunk=674.400um, leaf=2117.450um, total=2791.850um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=4.926ns count=2 avg=0.241ns sd=0.003ns min=0.239ns max=0.243ns {2 <= 2.956ns, 0 <= 3.941ns, 0 <= 4.433ns, 0 <= 4.680ns, 0 <= 4.926ns}
      Trunk : target=5.000ns count=1 avg=0.014ns sd=0.000ns min=0.014ns max=0.014ns {1 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
      Leaf  : target=4.885ns count=15 avg=0.545ns sd=0.051ns min=0.461ns max=0.612ns {15 <= 2.931ns, 0 <= 3.908ns, 0 <= 4.396ns, 0 <= 4.641ns, 0 <= 4.885ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: BUL5VX16: 2 BUL5VX4: 15 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group CLK_ext/cm: insertion delay [min=1.032, max=1.150, avg=1.098, sd=0.037], skew [0.118 vs 0.733], 100% {1.032, 1.150} (wid=0.018 ws=0.009) (gid=1.134 gs=0.111)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group CLK_ext/cm: insertion delay [min=1.032, max=1.150, avg=1.098, sd=0.037], skew [0.118 vs 0.733], 100% {1.032, 1.150} (wid=0.018 ws=0.009) (gid=1.134 gs=0.111)
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
  PostConditioning done.
Net route status summary:
  Clock:        18 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=18, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1107 (unrouted=706, trialRouted=401, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=706, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for dc_wc:setup.late...
  Clock tree timing engine global stage delay update for dc_wc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
    sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
    misc counts      : r=1, pp=0
    cell areas       : b=1499.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1499.680um^2
    cell capacitance : b=0.245pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.245pF
    sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
    wire capacitance : top=0.000pF, trunk=0.204pF, leaf=0.671pF, total=0.874pF
    wire lengths     : top=0.000um, trunk=1313.300um, leaf=3451.800um, total=4765.100um
    hp wire lengths  : top=0.000um, trunk=674.400um, leaf=2117.450um, total=2791.850um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=4.926ns count=2 avg=0.241ns sd=0.003ns min=0.239ns max=0.243ns {2 <= 2.956ns, 0 <= 3.941ns, 0 <= 4.433ns, 0 <= 4.680ns, 0 <= 4.926ns}
    Trunk : target=5.000ns count=1 avg=0.014ns sd=0.000ns min=0.014ns max=0.014ns {1 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
    Leaf  : target=4.885ns count=15 avg=0.545ns sd=0.051ns min=0.461ns max=0.612ns {15 <= 2.931ns, 0 <= 3.908ns, 0 <= 4.396ns, 0 <= 4.641ns, 0 <= 4.885ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: BUL5VX16: 2 BUL5VX4: 15 
  Primary reporting skew groups after post-conditioning:
    skew_group CLK_ext/cm: insertion delay [min=1.032, max=1.150, avg=1.098, sd=0.037], skew [0.118 vs 0.733], 100% {1.032, 1.150} (wid=0.018 ws=0.009) (gid=1.134 gs=0.111)
  Skew group summary after post-conditioning:
    skew_group CLK_ext/cm: insertion delay [min=1.032, max=1.150, avg=1.098, sd=0.037], skew [0.118 vs 0.733], 100% {1.032, 1.150} (wid=0.018 ws=0.009) (gid=1.134 gs=0.111)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  ----------------------------------------------------------
  Cell type                 Count    Area        Capacitance
  ----------------------------------------------------------
  Buffers                    17      1499.680       0.245
  Inverters                   0         0.000       0.000
  Integrated Clock Gates      0         0.000       0.000
  Discrete Clock Gates        0         0.000       0.000
  Clock Logic                 0         0.000       0.000
  All                        17      1499.680       0.245
  ----------------------------------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular              147
  Enable Latch           0
  Load Capacitance       0
  Antenna Diode          0
  Node Sink              0
  Total                147
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk     1313.300
  Leaf      3451.800
  Total     4765.100
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk        674.400
  Leaf        2117.450
  Total       2791.850
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.245    0.204    0.449
  Leaf     0.956    0.671    1.626
  Total    1.201    0.874    2.075
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  -----------------------------------------------
  Total    Average    Std. Dev.    Min      Max
  -----------------------------------------------
  0.954     0.006       0.000      0.006    0.007
  -----------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       4.926       2       0.241       0.003      0.239    0.243    {2 <= 2.956ns, 0 <= 3.941ns, 0 <= 4.433ns, 0 <= 4.680ns, 0 <= 4.926ns}          -
  Trunk       5.000       1       0.014       0.000      0.014    0.014    {1 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}          -
  Leaf        4.885      15       0.545       0.051      0.461    0.612    {15 <= 2.931ns, 0 <= 3.908ns, 0 <= 4.396ns, 0 <= 4.641ns, 0 <= 4.885ns}         -
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  -----------------------------------------
  Name        Type      Inst     Inst Area 
                        Count    (um^2)
  -----------------------------------------
  BUL5VX16    buffer      2        407.680
  BUL5VX4     buffer     15       1092.000
  -----------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner         Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------------
  dc_wc:setup.late    CLK_ext/cm    1.032     1.150     0.118       0.733         0.009           0.002           1.098        0.037     100% {1.032, 1.150}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner         Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------------
  dc_wc:setup.late    CLK_ext/cm    1.032     1.150     0.118       0.733         0.009           0.002           1.098        0.037     100% {1.032, 1.150}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1751.48)
*** Calculating scaling factor for ls_wc libraries using the default operating condition of each library.
Total number of fetched objects 419
Total number of fetched objects 419
End delay calculation. (MEM=1777.69 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1777.69 CPU=0:00:00.1 REAL=0:00:00.0)
	Clock: CLK_ext, View: av_wc, Ideal Latency: 0, Propagated Latency: 1.09845
	 Executing: set_clock_latency -source -early -max -rise -1.09845 [get_pins clk]
	Clock: CLK_ext, View: av_wc, Ideal Latency: 0, Propagated Latency: 1.09845
	 Executing: set_clock_latency -source -late -max -rise -1.09845 [get_pins clk]
	Clock: CLK_ext, View: av_wc, Ideal Latency: 0, Propagated Latency: 1.28791
	 Executing: set_clock_latency -source -early -max -fall -1.28791 [get_pins clk]
	Clock: CLK_ext, View: av_wc, Ideal Latency: 0, Propagated Latency: 1.28791
	 Executing: set_clock_latency -source -late -max -fall -1.28791 [get_pins clk]
	Clock: CLK_ext, View: av_bc, Ideal Latency: 0, Propagated Latency: 0.428958
	 Executing: set_clock_latency -source -early -min -rise -0.428958 [get_pins clk]
	Clock: CLK_ext, View: av_bc, Ideal Latency: 0, Propagated Latency: 0.428958
	 Executing: set_clock_latency -source -late -min -rise -0.428958 [get_pins clk]
	Clock: CLK_ext, View: av_bc, Ideal Latency: 0, Propagated Latency: 0.502732
	 Executing: set_clock_latency -source -early -min -fall -0.502732 [get_pins clk]
	Clock: CLK_ext, View: av_bc, Ideal Latency: 0, Propagated Latency: 0.502732
	 Executing: set_clock_latency -source -late -min -fall -0.502732 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:00.4 real=0:00:00.4)
Clock DAG stats after update timingGraph:
  cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
  sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
  misc counts      : r=1, pp=0
  cell areas       : b=1499.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1499.680um^2
  cell capacitance : b=0.245pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.245pF
  sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
  wire capacitance : top=0.000pF, trunk=0.204pF, leaf=0.671pF, total=0.874pF
  wire lengths     : top=0.000um, trunk=1313.300um, leaf=3451.800um, total=4765.100um
  hp wire lengths  : top=0.000um, trunk=674.400um, leaf=2117.450um, total=2791.850um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=4.926ns count=2 avg=0.241ns sd=0.003ns min=0.239ns max=0.243ns {2 <= 2.956ns, 0 <= 3.941ns, 0 <= 4.433ns, 0 <= 4.680ns, 0 <= 4.926ns}
  Trunk : target=5.000ns count=1 avg=0.014ns sd=0.000ns min=0.014ns max=0.014ns {1 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
  Leaf  : target=4.885ns count=15 avg=0.545ns sd=0.051ns min=0.461ns max=0.612ns {15 <= 2.931ns, 0 <= 3.908ns, 0 <= 4.396ns, 0 <= 4.641ns, 0 <= 4.885ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: BUL5VX16: 2 BUL5VX4: 15 
Primary reporting skew groups after update timingGraph:
  skew_group CLK_ext/cm: insertion delay [min=1.032, max=1.150, avg=1.098, sd=0.037], skew [0.118 vs 0.733], 100% {1.032, 1.150} (wid=0.018 ws=0.009) (gid=1.134 gs=0.111)
Skew group summary after update timingGraph:
  skew_group CLK_ext/cm: insertion delay [min=1.032, max=1.150, avg=1.098, sd=0.037], skew [0.118 vs 0.733], 100% {1.032, 1.150} (wid=0.018 ws=0.009) (gid=1.134 gs=0.111)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.4 real=0:00:00.4)
Runtime done. (took cpu=0:00:05.3 real=0:00:05.3)
Runtime Summary
===============
Clock Runtime:  (68%) Core CTS           3.59 (Init 1.95, Construction 0.31, Implementation 0.98, eGRPC 0.14, PostConditioning 0.05, Other 0.16)
Clock Runtime:  (20%) CTS services       1.10 (RefinePlace 0.10, EarlyGlobalClock 0.16, NanoRoute 0.77, ExtractRC 0.07, TimingAnalysis 0.00)
Clock Runtime:  (10%) Other CTS          0.56 (Init 0.07, CongRepair/EGR-DP 0.13, TimingUpdate 0.36, Other 0.00)
Clock Runtime: (100%) Total              5.25

Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
*** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:05.2/0:00:05.3 (1.0), totSession cpu/real = 0:00:45.4/0:00:47.1 (1.0), mem = 1661.5M
Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-1182        1  The clock_gating_cells property has no u...
WARNING   IMPCCOPT-5067    11657  Top layer net attribute %s for net %s is...
WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
WARNING   IMPPSP-1003         24  Found use of '%s'. This will continue to...
*** Message Summary: 11688 warning(s), 0 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:00:05.3/0:00:05.3 (1.0), totSession cpu/real = 0:00:45.4/0:00:47.1 (1.0), mem = 1661.5M
#% End ccopt_design (date=10/19 11:35:25, total cpu=0:00:05.3, real=0:00:05.0, peak res=1386.8M, current mem=1343.9M)
<CMD> optDesign -postCTS -outDir ../reports/par/timingReports/opt_design/
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1343.9M, totSessionCpu=0:00:45 **
*** optDesign #1 [begin] : totSession cpu/real = 0:00:45.4/0:00:47.2 (1.0), mem = 1661.5M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:45.4/0:00:47.2 (1.0), mem = 1661.5M
**INFO: User settings:
setDesignMode -process                       250
setExtractRCMode -coupling_c_th              3
setExtractRCMode -engine                     preRoute
setExtractRCMode -relative_c_th              0.03
setExtractRCMode -total_c_th                 5
setDelayCalMode -enable_high_fanout          true
setDelayCalMode -engine                      aae
setDelayCalMode -ignoreNetLoad               false
setDelayCalMode -socv_accuracy_mode          low
setOptMode -activeHoldViews                  { av_bc }
setOptMode -activeSetupViews                 { av_wc }
setOptMode -autoSetupViews                   { av_wc}
setOptMode -autoTDGRSetupViews               { av_wc}
setOptMode -checkRoutingCongestion           true
setOptMode -clkGateAware                     false
setOptMode -drcMargin                        0
setOptMode -effort                           high
setOptMode -fixDrc                           true
setOptMode -fixFanoutLoad                    true
setOptMode -optimizeFF                       true
setOptMode -preserveAllSequential            false
setOptMode -setupTargetSlack                 0
setOptMode -timeDesignCompressReports        false
setOptMode -usefulSkew                       true
setOptMode -usefulSkewCCOpt                  extreme
setPlaceMode -place_detail_preroute_as_obs   {}
setPlaceMode -place_global_clock_gate_aware  true
setPlaceMode -place_global_cong_effort       high
setPlaceMode -place_global_place_io_pins     false
setAnalysisMode -checkType                   setup
setAnalysisMode -clkSrcPath                  true
setAnalysisMode -clockPropagation            sdcControl
setAnalysisMode -usefulSkew                  true
setRouteMode -earlyGlobalMaxRouteLayer       3
setRouteMode -earlyGlobalMinRouteLayer       1

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1367.6M, totSessionCpu=0:00:47 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1687.1M)
Compute RC Scale Done ...
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1781.08)
Total number of fetched objects 419
End delay calculation. (MEM=1765.08 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1765.08 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:48.9 mem=1765.1M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 av_wc 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 184.703 |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   496   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.862%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 1413.2M, totSessionCpu=0:00:49 **
*** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:03.5/0:00:03.5 (1.0), totSession cpu/real = 0:00:48.9/0:00:50.6 (1.0), mem = 1740.3M
** INFO : this run is activating 'allEndPoints' option
** INFO : the automation is 'placeOptPostCts'
OPTC: m1 20.0 20.0
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:49.0/0:00:50.7 (1.0), mem = 1740.3M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+-------------+------------+------------+----------+
|    Layer    |     DB     |    CLK     |   Rule   |
+-------------+------------+------------+----------+
| MET1 (z=1)  |        401 |          0 | default  |
| MET3 (z=3)  |          0 |         18 | default  |
+-------------+------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:49.0/0:00:50.7 (1.0), mem = 1740.3M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 1740.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1740.3M) ***
*** Starting optimizing excluded clock nets MEM= 1740.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1740.3M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:49.0/0:00:50.7 (1.0), mem = 1740.3M
Info: 18 nets with fixed/cover wires excluded.
Info: 18 clock nets excluded from IPO operation.
*** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:00:49.1/0:00:50.8 (1.0), mem = 1740.5M
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 18 nets with fixed/cover wires excluded.
Info: 18 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:49.2/0:00:50.9 (1.0), mem = 1740.5M
*info: 18 clock nets excluded
*info: 120 no-driver nets excluded.
*info: 18 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|            End Point            |
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+
|   0.000|   0.000|   79.86%|   0:00:00.0| 1823.7M|     av_wc|       NA| NA                              |
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1823.7M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1823.7M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:00:50.8/0:00:52.6 (1.0), mem = 1764.7M
End: GigaOpt Global Optimization
Info: 18 nets with fixed/cover wires excluded.
Info: 18 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:50.8/0:00:52.6 (1.0), mem = 1821.9M
Usable buffer cells for single buffer setup transform:
BUL5VX2 BUL5VX1 BUL5VX4 BUL5VX3 BUL5VX6 BUL5VX8 BUCL5VX6 BUCL5VX8 BUL5VX16 BUCL5VX16 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 79.86
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   79.86%|        -|   0.100|   0.000|   0:00:00.0| 1823.9M|
|   79.86%|        0|   0.100|   0.000|   0:00:00.0| 1824.9M|
|   79.86%|        0|   0.100|   0.000|   0:00:00.0| 1824.9M|
|   79.86%|        0|   0.100|   0.000|   0:00:00.0| 1825.9M|
|   79.86%|        0|   0.100|   0.000|   0:00:00.0| 1825.9M|
|   79.86%|        0|   0.100|   0.000|   0:00:00.0| 1825.9M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 79.86

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:01.6) (real = 0:00:01.0) **
*** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.6/0:00:01.7 (1.0), totSession cpu/real = 0:00:52.5/0:00:54.2 (1.0), mem = 1825.9M
Executing incremental physical updates
Executing incremental physical updates
*** Starting refinePlace (0:00:52.5 mem=1825.9M) ***
Total net bbox length = 4.976e+04 (3.579e+04 1.397e+04) (ext = 6.866e+03)

Starting Small incrNP...
Density distribution unevenness ratio = 8.882%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1825.9M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 109 insts, mean move: 13.04 um, max move: 50.40 um 
	Max move on inst (mux_inst/FE_OFC83_o_analog_p_7): (763.00, 83.20) --> (712.60, 83.20)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1829.0MB
Summary Report:
Instances move: 109 (out of 388 movable)
Instances flipped: 25
Mean displacement: 13.04 um
Max displacement: 50.40 um (Instance: mux_inst/FE_OFC83_o_analog_p_7) (763, 83.2) -> (712.6, 83.2)
	Length: 6 sites, height: 1 rows, site name: core_l_5v, cell type: BUL5VX6
Total net bbox length = 4.888e+04 (3.490e+04 1.397e+04) (ext = 6.963e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1829.0MB
*** Finished refinePlace (0:00:52.5 mem=1829.0M) ***
Ripped up 124 affected routes.
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:01, mem=1768.88M, totSessionCpu=0:00:53).
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] Read 367 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 18635
[NR-eGR] #PG Blockages       : 367
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 18  Num Prerouted Wires = 495
[NR-eGR] Read 419 nets ( ignored 18 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 401
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 401 net(s) in layer range [1, 3]
[NR-eGR] Early Global Route overflow of layer group 1: 3.91% H + 1.73% V. EstWL: 5.077280e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)             (5-6)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)        24( 2.59%)         1( 0.11%)         1( 0.11%)   ( 2.80%) 
[NR-eGR]    MET3 ( 3)        63( 6.17%)        24( 2.35%)         1( 0.10%)   ( 8.62%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total        87( 3.85%)        25( 1.11%)         2( 0.09%)   ( 5.04%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 1.16% H + 2.52% V
[NR-eGR]               Length (um)  Vias 
[NR-eGR] --------------------------------
[NR-eGR]  MET1  (1H)          3390  1688 
[NR-eGR]  MET2  (2V)         19965  1631 
[NR-eGR]  MET3  (3H)         35016     0 
[NR-eGR]  MET4  (4V)             0     0 
[NR-eGR] --------------------------------
[NR-eGR]        Total        58370  3319 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 48876um
[NR-eGR] Total length: 58370um, number of vias: 3319
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.08 sec, Curr Mem: 1751.36 MB )
Extraction called for design 'top' of instances=405 and nets=541 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1751.363M)
Compute RC Scale Done ...
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1779.96)
Total number of fetched objects 419
End delay calculation. (MEM=1786.84 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1786.84 CPU=0:00:00.1 REAL=0:00:00.0)
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Info: 18 nets with fixed/cover wires excluded.
Info: 18 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:00:53.1/0:00:54.8 (1.0), mem = 1808.1M
Usable buffer cells for single buffer setup transform:
BUL5VX2 BUL5VX1 BUL5VX4 BUL5VX3 BUL5VX6 BUL5VX8 BUCL5VX6 BUCL5VX8 BUL5VX16 BUCL5VX16 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 79.86
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   79.86%|        -|   0.100|   0.000|   0:00:00.0| 1828.1M|
|   79.86%|        0|   0.100|   0.000|   0:00:00.0| 1829.1M|
|   79.86%|        0|   0.100|   0.000|   0:00:00.0| 1829.1M|
|   79.86%|        0|   0.100|   0.000|   0:00:00.0| 1830.1M|
|   79.86%|        0|   0.100|   0.000|   0:00:00.0| 1830.1M|
|   79.86%|        0|   0.100|   0.000|   0:00:00.0| 1830.1M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 79.86

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:01.9) (real = 0:00:02.0) **
*** Starting refinePlace (0:00:55.0 mem=1830.1M) ***
Total net bbox length = 4.888e+04 (3.490e+04 1.397e+04) (ext = 6.963e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1830.1MB
Summary Report:
Instances move: 0 (out of 388 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.888e+04 (3.490e+04 1.397e+04) (ext = 6.963e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1830.1MB
*** Finished refinePlace (0:00:55.0 mem=1830.1M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1830.1M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1830.1M) ***
*** AreaOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 0:00:55.0/0:00:56.7 (1.0), mem = 1830.1M
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1773.02M, totSessionCpu=0:00:55).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
*** Starting refinePlace (0:00:55.0 mem=1773.0M) ***
**WARN: (IMPSP-12502):	Slack driven placement is disabled because either timing libraries or timing constraint files are not provided.
**WARN: AAE based timing driven is off.
Move report: Detail placement moves 143 insts, mean move: 38.10 um, max move: 145.40 um 
	Max move on inst (I2/FE_OFC7_o_register_51): (421.40, 10.40) --> (546.00, 31.20)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1777.1MB
Summary Report:
Instances move: 143 (out of 388 movable)
Instances flipped: 0
Mean displacement: 38.10 um
Max displacement: 145.40 um (Instance: I2/FE_OFC7_o_register_51) (421.4, 10.4) -> (546, 31.2)
	Length: 6 sites, height: 1 rows, site name: core_l_5v, cell type: BUL5VX6
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1777.1MB
*** Finished refinePlace (0:00:55.1 mem=1777.1M) ***
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1774.08)
Total number of fetched objects 419
End delay calculation. (MEM=1789.77 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1789.77 CPU=0:00:00.1 REAL=0:00:00.0)
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] Read 367 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 18635
[NR-eGR] #PG Blockages       : 367
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 18  Num Prerouted Wires = 495
[NR-eGR] Read 419 nets ( ignored 18 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 401
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 401 net(s) in layer range [1, 3]
[NR-eGR] Early Global Route overflow of layer group 1: 2.91% H + 1.08% V. EstWL: 4.772560e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)        15( 1.62%)         1( 0.11%)         0( 0.00%)   ( 1.72%) 
[NR-eGR]    MET3 ( 3)        66( 6.46%)        16( 1.57%)         1( 0.10%)   ( 8.13%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total        81( 3.59%)        17( 0.75%)         1( 0.04%)   ( 4.39%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 1.26% H + 1.55% V
[NR-eGR]               Length (um)  Vias 
[NR-eGR] --------------------------------
[NR-eGR]  MET1  (1H)          3221  1674 
[NR-eGR]  MET2  (2V)         17626  1625 
[NR-eGR]  MET3  (3H)         34365     0 
[NR-eGR]  MET4  (4V)             0     0 
[NR-eGR] --------------------------------
[NR-eGR]        Total        55212  3299 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 46593um
[NR-eGR] Total length: 55212um, number of vias: 3299
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 1735.25 MB )
Extraction called for design 'top' of instances=405 and nets=541 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1735.254M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (optDesign #1) : totSession cpu/real = 0:00:55.5/0:00:57.3 (1.0), mem = 1754.3M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+-------------+------------+------------+----------+
|    Layer    |     DB     |    CLK     |   Rule   |
+-------------+------------+------------+----------+
| MET1 (z=1)  |        401 |          0 | default  |
| MET3 (z=3)  |          0 |         18 | default  |
+-------------+------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:55.5/0:00:57.3 (1.0), mem = 1754.3M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1763.85)
Total number of fetched objects 419
End delay calculation. (MEM=1794 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1794 CPU=0:00:00.1 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:00:55.8/0:00:57.5 (1.0), mem = 1794.0M
Info: 18 nets with fixed/cover wires excluded.
Info: 18 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|   185.08|     0.00|       0|       0|       0| 79.86%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|   185.08|     0.00|       0|       0|       0| 79.86%| 0:00:00.0|  1844.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1844.3M) ***

*** DrvOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:00:55.9/0:00:57.7 (1.0), mem = 1779.3M
End: GigaOpt postEco DRV Optimization
**INFO: Skipping refine place as no non-legal commits were detected
*** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Register exp ratio and priority group on 0 nets on 419 nets : 

Active setup views:
 av_wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'top' of instances=405 and nets=541 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1761.910M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1777.45)
Total number of fetched objects 419
End delay calculation. (MEM=1793.88 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1793.88 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:56.2 mem=1793.9M)
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1793.88 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] Read 367 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 18635
[NR-eGR] #PG Blockages       : 367
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 18  Num Prerouted Wires = 495
[NR-eGR] Read 419 nets ( ignored 18 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 401
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 401 net(s) in layer range [1, 3]
[NR-eGR] Early Global Route overflow of layer group 1: 2.91% H + 1.08% V. EstWL: 4.772560e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)        15( 1.62%)         1( 0.11%)         0( 0.00%)   ( 1.72%) 
[NR-eGR]    MET3 ( 3)        66( 6.46%)        16( 1.57%)         1( 0.10%)   ( 8.13%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total        81( 3.59%)        17( 0.75%)         1( 0.04%)   ( 4.39%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 1.26% H + 1.55% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1801.88 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ../reports/par/timingReports/opt_design/
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1428.0M, totSessionCpu=0:00:56 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 av_wc 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 185.085 | 185.085 | 188.346 | 192.571 |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   496   |   283   |   159   |   90    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.862%
Routing Overflow: 1.26% H and 1.55% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1429.4M, totSessionCpu=0:00:56 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #1 [finish] : cpu/real = 0:00:11.0/0:00:11.1 (1.0), totSession cpu/real = 0:00:56.5/0:00:58.3 (1.0), mem = 1775.3M
<CMD> optDesign -postCTS -hold -outDir ../reports/par/timingReports/opt_design/
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1394.8M, totSessionCpu=0:00:56 **
*** optDesign #2 [begin] : totSession cpu/real = 0:00:56.5/0:00:58.3 (1.0), mem = 1747.3M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:00:56.5/0:00:58.3 (1.0), mem = 1747.3M
**INFO: User settings:
setDesignMode -process                       250
setExtractRCMode -coupling_c_th              3
setExtractRCMode -engine                     preRoute
setExtractRCMode -relative_c_th              0.03
setExtractRCMode -total_c_th                 5
setUsefulSkewMode -ecoRoute                  false
setDelayCalMode -enable_high_fanout          true
setDelayCalMode -engine                      aae
setDelayCalMode -ignoreNetLoad               false
setDelayCalMode -socv_accuracy_mode          low
setOptMode -activeSetupViews                 { av_wc }
setOptMode -autoSetupViews                   { av_wc}
setOptMode -autoTDGRSetupViews               { av_wc}
setOptMode -checkRoutingCongestion           true
setOptMode -clkGateAware                     false
setOptMode -drcMargin                        0
setOptMode -effort                           high
setOptMode -fixDrc                           true
setOptMode -fixFanoutLoad                    true
setOptMode -optimizeFF                       true
setOptMode -preserveAllSequential            false
setOptMode -setupTargetSlack                 0
setOptMode -timeDesignCompressReports        false
setOptMode -usefulSkew                       true
setOptMode -usefulSkewCCOpt                  extreme
setPlaceMode -place_detail_preroute_as_obs   {}
setPlaceMode -place_global_clock_gate_aware  true
setPlaceMode -place_global_cong_effort       high
setPlaceMode -place_global_place_io_pins     false
setAnalysisMode -checkType                   setup
setAnalysisMode -clkSrcPath                  true
setAnalysisMode -clockPropagation            sdcControl
setAnalysisMode -usefulSkew                  true
setRouteMode -earlyGlobalMaxRouteLayer       3
setRouteMode -earlyGlobalMinRouteLayer       1

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1400.8M, totSessionCpu=0:00:58 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1763.4M)
Compute RC Scale Done ...
*** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:03.5/0:00:03.5 (1.0), totSession cpu/real = 0:01:00.0/0:01:01.7 (1.0), mem = 1843.1M
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:02 mem=1793.1M ***
*** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:01:01.6/0:01:03.4 (1.0), mem = 1793.1M
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1823.66)
*** Calculating scaling factor for ls_bc libraries using the default operating condition of each library.
Total number of fetched objects 419
End delay calculation. (MEM=1803.47 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1803.47 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:01:02 mem=1803.5M)

Active hold views:
 av_bc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:01:02 mem=1834.7M ***
Done building hold timer [280 node(s), 288 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:01:02 mem=1834.7M ***
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:01:03 mem=1834.7M ***

*Info: minBufDelay = 404.9 ps, libStdDelay = 184.6 ps, minBufSize = 58240000 (4.0)
*Info: worst delay setup view: av_wc

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 av_wc
Hold views included:
 av_bc

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 185.085 | 185.085 | 188.346 | 192.571 |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   496   |   283   |   159   |   90    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.257  |  0.508  | -0.257  |  0.766  |   N/A   |  0.000  |
|           TNS (ns):| -0.406  |  0.000  | -0.406  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    9    |    0    |    9    |    0    |   N/A   |    0    |
|          All Paths:|   496   |   283   |   159   |   90    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.862%
Routing Overflow: 1.26% H and 1.55% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1444.6M, totSessionCpu=0:01:04 **
*** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:02.8/0:00:02.8 (1.0), totSession cpu/real = 0:01:04.4/0:01:06.2 (1.0), mem = 1788.9M
*** HoldOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:01:04.4/0:01:06.2 (1.0), mem = 1788.9M
*info: Run optDesign holdfix with 1 thread.
Info: 18 nets with fixed/cover wires excluded.
Info: 18 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:02.8 real=0:00:02.0 totSessionCpu=0:01:04 mem=1849.1M density=79.862% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.257|    -0.41|       9|          0|       0(     0)|   79.86%|   0:00:00.0|  1859.1M|
|   1|  -0.257|    -0.41|       9|          0|       0(     0)|   79.86%|   0:00:00.0|  1859.1M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.257|    -0.41|       9|          0|       0(     0)|   79.86%|   0:00:00.0|  1859.1M|
|   1|   0.158|     0.00|       0|          9|       0(     0)|   80.47%|   0:00:01.0|  1886.8M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 9 cells added for Phase I
*info:        in which 0 is ripple commits (0.000%)

*** Finished Core Fixing (fixHold) cpu=0:00:02.9 real=0:00:03.0 totSessionCpu=0:01:05 mem=1896.8M density=80.468% ***

*info:
*info: Added a total of 9 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            9 cells of type 'BUL5VX2' used

*** Starting refinePlace (0:01:05 mem=1879.8M) ***
Total net bbox length = 4.717e+04 (3.476e+04 1.241e+04) (ext = 7.405e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1880.8MB
Summary Report:
Instances move: 0 (out of 397 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.717e+04 (3.476e+04 1.241e+04) (ext = 7.405e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1880.8MB
*** Finished refinePlace (0:01:05 mem=1880.8M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1880.8M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1880.8M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:03.0 real=0:00:03.0 totSessionCpu=0:01:05 mem=1890.8M density=80.468%) ***
**INFO: total 20 insts, 20 nets marked don't touch
**INFO: total 20 insts, 20 nets marked don't touch DB property
**INFO: total 20 insts, 20 nets unmarked don't touch

*** HoldOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:01:04.6/0:01:06.5 (1.0), mem = 1800.7M
*** Steiner Routed Nets: 4.206%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt_HOLD: max_tran 0 => 0, max_cap 0 => 0 (threshold 10) - Skip drv recovery
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: WNS bump threshold: 0.0923
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization

Active setup views:
 av_wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] Read 367 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 18779
[NR-eGR] #PG Blockages       : 367
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 18  Num Prerouted Wires = 495
[NR-eGR] Read 428 nets ( ignored 18 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 410
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 410 net(s) in layer range [1, 3]
[NR-eGR] Early Global Route overflow of layer group 1: 3.50% H + 1.18% V. EstWL: 4.833920e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)        16( 1.72%)         1( 0.11%)         0( 0.00%)   ( 1.83%) 
[NR-eGR]    MET3 ( 3)        63( 6.17%)        16( 1.57%)         1( 0.10%)   ( 7.84%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total        79( 3.50%)        17( 0.75%)         1( 0.04%)   ( 4.30%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 1.36% H + 1.65% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1838.87 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ../reports/par/timingReports/opt_design/
**optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 1412.9M, totSessionCpu=0:01:05 **
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1794.91)
*** Calculating scaling factor for ls_bc libraries using the default operating condition of each library.
Total number of fetched objects 428
End delay calculation. (MEM=1811.34 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1811.34 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:01:05 mem=1811.3M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1767.37)
*** Calculating scaling factor for ls_wc libraries using the default operating condition of each library.
Total number of fetched objects 428
End delay calculation. (MEM=1815.06 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1815.06 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:01:05 mem=1815.1M)

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 av_wc 
Hold views included:
 av_bc

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 185.085 | 185.085 | 188.346 | 192.571 |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   496   |   283   |   159   |   90    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.158  |  0.508  |  0.158  |  0.766  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   496   |   283   |   159   |   90    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.468%
Routing Overflow: 1.36% H and 1.65% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 1451.9M, totSessionCpu=0:01:06 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #2 [finish] : cpu/real = 0:00:09.1/0:00:09.3 (1.0), totSession cpu/real = 0:01:05.6/0:01:07.6 (1.0), mem = 1786.5M
<CMD> setLimitedAccessFeature legacy_fects_final_release 1
INFO: You have enabled new technology 'legacy_fects_final_release' that has been internally qualified at Cadence but has only limited customer testing. You are encouraged to work with Cadence directly to qualify your usage and make sure it meets your needs before deploying it widely. Final production licensing of this feature is subject to change.
**WARN: (IMPSYC-3131):	Command "bufferTreeSynthesis" is obsolete. Use "optDesign -drv -preCTS -selectedNets <file_name>".
<CMD> get_message -id IMPCK-8086 -suppress
<CMD> suppressMessage -silent IMPCK-8086
<CMD> getAttribute -quiet -net rst
<CMD> all_hold_analysis_views
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -doneQuickCTS -quiet
Checking spec file integrity...

Reading clock tree spec file 'bts.cts_spec' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View av_wc :
Est. Cap                : 0.164798(V=0.146233 H=0.183364) (ff/um) [0.000164798]
Est. Res                : 0.154984(V=0.096657 H=0.213312)(ohm/um) [0.000154984]
Est. Via Res            : 2.47752(ohm) [4.95504]
Est. Via Cap            : 0.497435(ff)
M1(H) w=0.5(um) s=0.45(um) p=1.3(um) es=2.1(um) cap=0.17(ff/um) res=0.28(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.6(um) s=0.5(um) p=1.4(um) es=2.2(um) cap=0.183(ff/um) res=0.233(ohm/um) viaRes=2.47752(ohm) viaCap=0.547867(ff)
M3(H) w=0.6(um) s=0.5(um) p=1.3(um) es=2(um) cap=0.183(ff/um) res=0.213(ohm/um) viaRes=2.47752(ohm) viaCap=0.548386(ff)
M4(V) w=0.6(um) s=0.6(um) p=1.4(um) es=2.2(um) cap=0.146(ff/um) res=0.0967(ohm/um) viaRes=2.47752(ohm) viaCap=0.497435(ff)

RC Information for View av_bc :
Est. Cap                : 0.127061(V=0.115867 H=0.138255) (ff/um) [0.000127061]
Est. Res                : 0.0685328(V=0.0444015 H=0.092664)(ohm/um) [6.85327e-05]
Est. Via Res            : 0.64764(ohm) [1.29528]
Est. Via Cap            : 0.385552(ff)
M1(H) w=0.5(um) s=0.45(um) p=1.3(um) es=2.1(um) cap=0.127(ff/um) res=0.116(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.6(um) s=0.5(um) p=1.4(um) es=2.2(um) cap=0.138(ff/um) res=0.0965(ohm/um) viaRes=0.64764(ohm) viaCap=0.414873(ff)
M3(H) w=0.6(um) s=0.5(um) p=1.3(um) es=2(um) cap=0.138(ff/um) res=0.0927(ohm/um) viaRes=0.64764(ohm) viaCap=0.416716(ff)
M4(V) w=0.6(um) s=0.6(um) p=1.4(um) es=2.2(um) cap=0.116(ff/um) res=0.0444(ohm/um) viaRes=0.64764(ohm) viaCap=0.385552(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View av_wc :
Est. Cap                : 0.164798(V=0.146233 H=0.183364) (ff/um) [0.000164798]
Est. Res                : 0.154984(V=0.096657 H=0.213312)(ohm/um) [0.000154984]
Est. Via Res            : 2.47752(ohm) [4.95504]
Est. Via Cap            : 0.497435(ff)
M1(H) w=0.5(um) s=0.45(um) p=1.3(um) es=2.1(um) cap=0.17(ff/um) res=0.28(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.6(um) s=0.5(um) p=1.4(um) es=2.2(um) cap=0.183(ff/um) res=0.233(ohm/um) viaRes=2.47752(ohm) viaCap=0.547867(ff)
M3(H) w=0.6(um) s=0.5(um) p=1.3(um) es=2(um) cap=0.183(ff/um) res=0.213(ohm/um) viaRes=2.47752(ohm) viaCap=0.548386(ff)
M4(V) w=0.6(um) s=0.6(um) p=1.4(um) es=2.2(um) cap=0.146(ff/um) res=0.0967(ohm/um) viaRes=2.47752(ohm) viaCap=0.497435(ff)

RC Information for View av_bc :
Est. Cap                : 0.127061(V=0.115867 H=0.138255) (ff/um) [0.000127061]
Est. Res                : 0.0685328(V=0.0444015 H=0.092664)(ohm/um) [6.85327e-05]
Est. Via Res            : 0.64764(ohm) [1.29528]
Est. Via Cap            : 0.385552(ff)
M1(H) w=0.5(um) s=0.45(um) p=1.3(um) es=2.1(um) cap=0.127(ff/um) res=0.116(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.6(um) s=0.5(um) p=1.4(um) es=2.2(um) cap=0.138(ff/um) res=0.0965(ohm/um) viaRes=0.64764(ohm) viaCap=0.414873(ff)
M3(H) w=0.6(um) s=0.5(um) p=1.3(um) es=2(um) cap=0.138(ff/um) res=0.0927(ohm/um) viaRes=0.64764(ohm) viaCap=0.416716(ff)
M4(V) w=0.6(um) s=0.6(um) p=1.4(um) es=2.2(um) cap=0.116(ff/um) res=0.0444(ohm/um) viaRes=0.64764(ohm) viaCap=0.385552(ff)

Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 av_wc
#2 av_bc
Default Analysis Views is av_wc


****** AutoClockRootPin ******
AutoClockRootPin 1: rst
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      NO
# PostOpt          NO
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1796.5M) ***
<CMD> getPlaceMode -doneQuickCTS -quiet
<CMD> ::MSV_CTS::ckSynthesis -forceReconvergent
Redoing specifyClockTree ...
Checking spec file integrity...
List of dont use cells: LGCNL5VX1 LGCNL5VX2 LGCNL5VX3 LGCNL5VX4 LGCNL5VX8 DECAP2L5V MPROBEBUL5VX8 LGCPL5VX1 LGCPL5VX2 LGCPL5VX3 LGCPL5VX4 LGCPL5VX8 ANTENNACELLN10L5V LSGCNL5VX1 LSGCNL5VX2 LSGCNL5VX3 LSGCNL5VX4 LSGCNL5VX8 ANTENNACELLN5L5V LSGCPL5VX1 LSGCPL5VX2 LSGCPL5VX3 LSGCPL5VX4 LSGCPL5VX8 LSOGCPL5VX8 LSOGCPL5VX4 LSOGCPL5VX3 LSOGCPL5VX2 LSOGCPL5VX1 LSOGCNL5VX3 LSOGCNL5VX8 LSOGCNL5VX2 LSOGCNL5VX1 LSOGCNL5VX4 MPROBEL5V FEED10L5V ANTENNACELL10L5V R_FEED4L5V DECAP25L5V ANTENNACELL5L5V ANTENNACELLN2L5V DECAP10L5V FEED5L5V STL5VX1 STL5VX2 STL5VX3 STL5VX4 ANTENNACELLNP2L5V ANTENNACELL2L5V DECAP5L5V ANTENNACELL25L5V SIGNALHOLDL5V DECAP3L5V FEED1L5V FEEDCAP2L5V FEED2L5V FEED25L5V FEEDCAP5L5V R_FEED25L5V ANTENNACELLN25L5V FEEDCAP25L5V FEEDCAP10L5V FEED3L5V 
List of dont touch cells: DECAP2L5V MPROBEBUL5VX8 ANTENNACELLN10L5V ANTENNACELLN5L5V MPROBEL5V FEED10L5V ANTENNACELL10L5V R_FEED4L5V DECAP25L5V ANTENNACELL5L5V ANTENNACELLN2L5V DECAP10L5V FEED5L5V ANTENNACELLNP2L5V ANTENNACELL2L5V DECAP5L5V ANTENNACELL25L5V SIGNALHOLDL5V DECAP3L5V FEED1L5V FEEDCAP2L5V FEED2L5V FEED25L5V FEEDCAP5L5V R_FEED25L5V ANTENNACELLN25L5V FEEDCAP25L5V FEEDCAP10L5V FEED3L5V 
List of valid cells: BUL5VX1 BUL5VX2 BUL5VX3 BUL5VX4 BUL5VX6 BUL5VX8 BUL5VX16 
***** Allocate Placement Memory Finished (MEM: 1778.508M)

Start to trace clock trees ...
*** Begin Tracer (mem=1778.5M) ***
Tracing Clock rst ...

Reconvergent mux Check for spec:rst 
============================================================

Reconvergent mux Checks Finished, CPU=0:00:00.0 
============================================================
*** End Tracer (mem=1778.5M) ***
***** Allocate Obstruction Memory  Finished (MEM: 1778.508M)

#############################################################################
#
# Pre-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check cell drive strength                         :          enabled
Check root input transition                       :          enabled
Check pin capacitance                             :          enabled
Check multiple path through MUX                   :          enabled
Check gating depth                                :          enabled
Check placement near clock pins                   :          enabled
Check route blockages over clock pins             :          enabled
Report FIXED, DontUse and DontTouch               :          enabled
clock gating checks                               :          enabled
MacroModel checks                                 :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Pin capacitance check
   Threshold for MaxCap check                     :          90% of constraint (default)
2) Gating depth check
   Maximum gating depth                           :          10 levels (default)
3) Placement near clock pin check
   Threshold distance for placeable location      :          0(um) (default)
4) Clock gating location check
   Allowed clock gate detour                      :          2030(um) (default)
   Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
5) Macromodel check
   MacroModel max delay threshold                 :          0.9 (default)
   MacroModel max skew threshold                  :          0.9 (default)
   MacroModel variance step size                  :          100ps  (default)


****** Clock (rst) Diagnostic check Parameters
Assumed driver input transition                   :          133(ps) (derived from BUL5VX16)
Threshold for MaxBufTran check                    :          9819(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          9819(ps) derived from 90% (default) MaxSinkTran constraint
Root Input Transition                             :          [10910(ps) 10910(ps)]



Max Cap Limit Checks
============================================================

Max Cap Limit Checks Finished, CPU=0:00:00.0 
============================================================

Deep Gating Level Checks
============================================================
** INFO Clock rst has a maximum of 0 levels of logic before synthesis.

Deep Gating Level Checks Finished, CPU=0:00:00.0 
============================================================

Max placement distance Checks
============================================================

Max placement distance Checks Finished, CPU=0:00:00.0 
============================================================

Root input tran Checks
============================================================
**WARN: (IMPCK-6320):	The root input transition specified at rst is 10910p. This may make it difficult to achieve an acceptable transition time.

Root input tran Checks Finished, CPU=0:00:00.0 
============================================================

Attribute settings check 
============================================================

Following standard cells instances have FIXED placement
---------------------------------------------------------

Following instances are marked as DontTouch
+------------------------------------------------------------------------------------------+---------------------------------------+
| Instance                                                                                 | Analysis Views                        |
+------------------------------------------------------------------------------------------+---------------------------------------+
+------------------------------------------------------------------------------------------+---------------------------------------+

Following Cells are marked as DontUse in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontUse in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Attribute settings check Finished, CPU=0:00:00.0 
============================================================

Routing OBS checks
============================================================

Routing OBS Checks Finished, CPU=0:00:00.0 
============================================================

Weak Cell Checks
============================================================


Weak Cell Checks Finished, CPU=0:00:00.0 
============================================================

MacroModel Debugging Check
==========================

MacroModel Debugging Check Finished, CPU=0:00:00.0 
============================================================

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of Pre-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check cell drive strength                         :          0
Check root input transition                       :          1
Check pin capacitance                             :          0
Check multiple path through MUX                   :          0
Check gating depth                                :          0
Check placement near clock pins                   :          0
Check route blockages over clock pins             :          0
Report FIXED, DontUse and DontTouch               :          0
clock gating checks                               :          0
MacroModel checks                                 :          0

Switching off Advanced RC Correlation modes in AAE mode.

#############################################################################
#
# During-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          enabled
Check route layer follows preference              :          enabled
Check route follows guide                         :          enabled
clock gating checks                               :          enabled
Wire resistance check                             :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Route layer follows preference check
   Minimum preferred layer utilization            :          80% (default)
   Minimum length to check threshold              :          280(um) (default)
2) Route follows guide check
   Deviation in length from route guide           :          50% (user set)
   Minimum length to check threshold              :          280(um) (default)
   Delay threshold                                :          10(ps) (default)
3) Saving intermediate database
   Save long-running subtrees time                :          0(min) (default)
   Maximum number of saved databases              :          1 (default)
4) Clock gating location check
   Allowed clock gate detour                      :          2030(um) (default)
5) Wire resistance check
   Allowed resistance deviation                   :          0.2 (default)
   Resistance threshold                           :          49.5504 Ohm (user set)
   Net length threshold for resistance checks     :          280 um (derived 200*M2 layer pitch)


****** Clock (rst) Diagnostic check Parameters
Assumed driver input transition                   :          133(ps) (derived from BUL5VX16)
Threshold for MaxBufTran check                    :          9819(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          9819(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          2.600000(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [10910(ps) 10910(ps)]



****** Clock Tree (rst) Structure
Max. Skew           : 100000(ps)
Max. Sink Transition: 10910(ps)
Max. Buf Transition : 10910(ps)
Max. Delay          : 10000(ps)
Min. Delay          : 0(ps)
Buffer              : (BUL5VX1) (BUL5VX2) (BUL5VX3) (BUL5VX4) (BUL5VX6) (BUL5VX8) (BUL5VX16) 
Nr. Subtrees                    : 1
Nr. Sinks                       : 40
Nr.          Rising  Sync Pins  : 40
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
Nr. Unsync Pins                 : 0
***********************************************************
MaxFanout: BUL5VX1=10 BUL5VX2=10 BUL5VX3=10 BUL5VX4=10 BUL5VX6=10 BUL5VX8=10 BUL5VX16=10 

SubTree No: 0

Input_Pin:  (NULL)
Output_Pin: (rst)
Output_Net: (rst)   
**** CK_START: TopDown Tree Construction for rst (40-leaf) (maxFan=10) (mem=1786.5M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Total 2 topdown clustering. 
Trig. Edge Skew=41[1178,1219] N40 B5 G1 A18(17.5) L[3,3] score=600 cpu=0:00:00.0 mem=1787M 

**** CK_END: TopDown Tree Construction for rst (cpu=0:00:00.1, real=0:00:00.0, mem=1786.5M)



**** CK_START: Update Database (mem=1786.5M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1786.5M)

Refine place movement check
============================================================


**INFO: The distance threshold for maximum refine placement move is 2.600000 microns (5% of max driving distance).

***** Start Refine Placement.....
*** Starting refinePlace (0:01:06 mem=1778.5M) ***
Total net bbox length = 4.759e+04 (3.498e+04 1.261e+04) (ext = 7.401e+03)
Move report: Detail placement moves 100 insts, mean move: 13.21 um, max move: 155.40 um 
	Max move on inst (mux_inst/g2): (826.00, 10.40) --> (743.40, 83.20)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1797.6MB
Summary Report:
Instances move: 100 (out of 402 movable)
Instances flipped: 0
Mean displacement: 13.21 um
Max displacement: 155.40 um (Instance: mux_inst/g2) (826, 10.4) -> (743.4, 83.2)
	Length: 5 sites, height: 1 rows, site name: core_l_5v, cell type: AN21L5VX1
Total net bbox length = 4.921e+04 (3.617e+04 1.304e+04) (ext = 7.537e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1797.6MB
*** Finished refinePlace (0:01:06 mem=1797.6M) ***
***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 1797.566M)
**WARN: (IMPCK-6323):	The placement of mux_inst/g2 was moved by 155.4 microns during refinePlace. Original location : (826, 10.4), Refined location : (743.4, 83.2)
**WARN: (IMPCK-6323):	The placement of mux_inst/g2872__9945 was moved by 117 microns during refinePlace. Original location : (821.8, 20.8), Refined location : (767.2, 83.2)
**WARN: (IMPCK-6323):	The placement of mux_inst/g2758__6131 was moved by 100.8 microns during refinePlace. Original location : (838.6, 83.2), Refined location : (737.8, 83.2)
**WARN: (IMPCK-6323):	The placement of mux_inst/g2864__7482 was moved by 68.2 microns during refinePlace. Original location : (809.2, 41.6), Refined location : (835.8, 83.2)
**WARN: (IMPCK-6323):	The placement of mux_inst/g2734__2398 was moved by 49.4 microns during refinePlace. Original location : (820.4, 10.4), Refined location : (802.2, 41.6)
**WARN: (IMPCK-6323):	The placement of mux_inst/FE_OFC73_o_analog_p_17 was moved by 37 microns during refinePlace. Original location : (856.8, 52), Refined location : (883.4, 41.6)
**WARN: (IMPCK-6323):	The placement of mux_inst/FE_OFC63_o_analog_p_27 was moved by 36.2 microns during refinePlace. Original location : (912.8, 31.2), Refined location : (928.2, 10.4)
**WARN: (IMPCK-6323):	The placement of I1/g543__8246 was moved by 34.8 microns during refinePlace. Original location : (684.6, 31.2), Refined location : (698.6, 52)
**WARN: (IMPCK-6323):	The placement of mux_inst/FE_OFC87_o_analog_p_3 was moved by 34.2 microns during refinePlace. Original location : (698.6, 52), Refined location : (722.4, 41.6)
**WARN: (IMPCK-6323):	The placement of mux_inst/FE_OFC90_o_analog_p_0 was moved by 30.8 microns during refinePlace. Original location : (786.8, 10.4), Refined location : (817.6, 10.4)
**WARN: (IMPCK-6324):	More than 10 instances moved during refinePlace by a value exceeding threshold value of 2.6 microns.
Refer to file "CTS_RP_MOVE.txt" for complete detail.


**INFO: Total instances moved beyond threshold limit during refinePlace are 78...


Refine place movement check finished, CPU=0:00:00.0 
============================================================
***** Start Refine Placement.....
*** Starting refinePlace (0:01:06 mem=1794.6M) ***
Total net bbox length = 4.921e+04 (3.617e+04 1.304e+04) (ext = 7.537e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1794.6MB
Summary Report:
Instances move: 0 (out of 402 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.921e+04 (3.617e+04 1.304e+04) (ext = 7.537e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1794.6MB
*** Finished refinePlace (0:01:06 mem=1794.6M) ***
***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 1794.566M)

**** Clock Tree rst Stat ****
Total Clock Level	: 3
***** Top Nodes *****
rst delay[0(ps) 0(ps)] (  rst__L1_I0/A )
Level 3 (Total=40	Sink=40)
Level 2 (Total=4	Sink=0	BUL5VX16=4)
Level 1 (Total=1	Sink=0	BUL5VX16=1)
Total Sinks		: 40

# Analysis View: av_wc
********** Clock rst Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 40
Nr. of Buffer                  : 5
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 10910(ps)
Root Fall Input Tran           : 10910(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): FE_DBTC0_rst/A 1223.2(ps)
Min trig. edge delay at sink(R): mux_inst/g2691__9315/A 1180.5(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1180.5~1223.2(ps)      0~10000(ps)         
Fall Phase Delay               : 3073.8~3115.3(ps)      0~10000(ps)         
Trig. Edge Skew                : 42.7(ps)               100000(ps)          
Rise Skew                      : 42.7(ps)               
Fall Skew                      : 41.5(ps)               
Max. Rise Buffer Tran.         : 476.2(ps)              10910(ps)           
Max. Fall Buffer Tran.         : 431.3(ps)              10910(ps)           
Max. Rise Sink Tran.           : 235.7(ps)              10910(ps)           
Max. Fall Sink Tran.           : 198.1(ps)              10910(ps)           
Min. Rise Buffer Tran.         : 476.2(ps)              0(ps)               
Min. Fall Buffer Tran.         : 431.3(ps)              0(ps)               
Min. Rise Sink Tran.           : 188.7(ps)              0(ps)               
Min. Fall Sink Tran.           : 161.6(ps)              0(ps)               

view av_wc : skew = 42.7ps (required = 100000ps)
view av_bc : skew = 18ps (required = 100000ps)


Clock Analysis (CPU Time 0:00:00.0)



Routing correlation check
============================================================

Min length threshold value is :: 280 microns

Allowed deviation from route guide is 50%


Routing correlation check finished, CPU=0:00:00.0 
============================================================

Wire resistance checks
============================================================
**WARN: (IMPCK-6351):	Clock rst has not been routed yet. Wire resistance checks do not work without clock routing.

Wire resistance checks Finished, CPU=0:00:00.0 
============================================================

**** Clock Tree rst Stat ****
Total Clock Level	: 3
***** Top Nodes *****
rst delay[0(ps) 0(ps)] (  rst__L1_I0/A )
Level 3 (Total=40	Sink=40)
Level 2 (Total=4	Sink=0	BUL5VX16=4)
Level 1 (Total=1	Sink=0	BUL5VX16=1)
Total Sinks		: 40

# Analysis View: av_wc
********** Clock rst Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 40
Nr. of Buffer                  : 5
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 10910(ps)
Root Fall Input Tran           : 10910(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): FE_DBTC0_rst/A 1223.2(ps)
Min trig. edge delay at sink(R): mux_inst/g2691__9315/A 1180.5(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1180.5~1223.2(ps)      0~10000(ps)         
Fall Phase Delay               : 3073.8~3115.3(ps)      0~10000(ps)         
Trig. Edge Skew                : 42.7(ps)               100000(ps)          
Rise Skew                      : 42.7(ps)               
Fall Skew                      : 41.5(ps)               
Max. Rise Buffer Tran.         : 476.2(ps)              10910(ps)           
Max. Fall Buffer Tran.         : 431.3(ps)              10910(ps)           
Max. Rise Sink Tran.           : 235.7(ps)              10910(ps)           
Max. Fall Sink Tran.           : 198.1(ps)              10910(ps)           
Min. Rise Buffer Tran.         : 476.2(ps)              0(ps)               
Min. Fall Buffer Tran.         : 431.3(ps)              0(ps)               
Min. Rise Sink Tran.           : 188.7(ps)              0(ps)               
Min. Fall Sink Tran.           : 161.6(ps)              0(ps)               

view av_wc : skew = 42.7ps (required = 100000ps)
view av_bc : skew = 18ps (required = 100000ps)


Clock Analysis (CPU Time 0:00:00.0)


**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.

None of the clock tree buffers/gates are modified by the skew optimization.

Switching to the default view 'av_wc' ...

*** None of the buffer chains at roots are modified by the fine-tune process.

**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
*** Look For Reconvergent Clock Component ***
The clock tree rst has no reconvergent cell.

**** Clock Tree rst Stat ****
Total Clock Level	: 3
***** Top Nodes *****
rst delay[0(ps) 0(ps)] (  rst__L1_I0/A )
Level 3 (Total=40	Sink=40)
Level 2 (Total=4	Sink=0	BUL5VX16=4)
Level 1 (Total=1	Sink=0	BUL5VX16=1)
Total Sinks		: 40

# Analysis View: av_wc
********** Clock rst Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 40
Nr. of Buffer                  : 5
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 10910(ps)
Root Fall Input Tran           : 10910(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): FE_DBTC0_rst/A 1223.2(ps)
Min trig. edge delay at sink(R): mux_inst/g2691__9315/A 1180.5(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1180.5~1223.2(ps)      0~10000(ps)         
Fall Phase Delay               : 3073.8~3115.3(ps)      0~10000(ps)         
Trig. Edge Skew                : 42.7(ps)               100000(ps)          
Rise Skew                      : 42.7(ps)               
Fall Skew                      : 41.5(ps)               
Max. Rise Buffer Tran.         : 476.2(ps)              10910(ps)           
Max. Fall Buffer Tran.         : 431.3(ps)              10910(ps)           
Max. Rise Sink Tran.           : 235.7(ps)              10910(ps)           
Max. Fall Sink Tran.           : 198.1(ps)              10910(ps)           
Min. Rise Buffer Tran.         : 476.2(ps)              0(ps)               
Min. Fall Buffer Tran.         : 431.3(ps)              0(ps)               
Min. Rise Sink Tran.           : 188.7(ps)              0(ps)               
Min. Fall Sink Tran.           : 161.6(ps)              0(ps)               

view av_wc : skew = 42.7ps (required = 100000ps)
view av_bc : skew = 18ps (required = 100000ps)


Generating Clock Analysis Report top.ctsrpt ....
Generating Clock Routing Guide top.rguide ....
Clock Analysis (CPU Time 0:00:00.0)



Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of During-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          78
Check route layer follows preference              :          0
Check route follows guide                         :          0
clock gating checks                               :          0
Wire resistance checks                            :          0

*** End ckSynthesis (cpu=0:00:00.3, real=0:00:00.0, mem=1794.6M) ***
<CMD> getPlaceMode -doneQuickCTS -quiet
<CMD> ::MSV_CTS::ckSynthesis -prePlace -check -trace trace.9519 -forceReconvergent
Checking spec file integrity...
List of dont use cells: LGCNL5VX1 LGCNL5VX2 LGCNL5VX3 LGCNL5VX4 LGCNL5VX8 DECAP2L5V MPROBEBUL5VX8 LGCPL5VX1 LGCPL5VX2 LGCPL5VX3 LGCPL5VX4 LGCPL5VX8 ANTENNACELLN10L5V LSGCNL5VX1 LSGCNL5VX2 LSGCNL5VX3 LSGCNL5VX4 LSGCNL5VX8 ANTENNACELLN5L5V LSGCPL5VX1 LSGCPL5VX2 LSGCPL5VX3 LSGCPL5VX4 LSGCPL5VX8 LSOGCPL5VX8 LSOGCPL5VX4 LSOGCPL5VX3 LSOGCPL5VX2 LSOGCPL5VX1 LSOGCNL5VX3 LSOGCNL5VX8 LSOGCNL5VX2 LSOGCNL5VX1 LSOGCNL5VX4 MPROBEL5V FEED10L5V ANTENNACELL10L5V R_FEED4L5V DECAP25L5V ANTENNACELL5L5V ANTENNACELLN2L5V DECAP10L5V FEED5L5V STL5VX1 STL5VX2 STL5VX3 STL5VX4 ANTENNACELLNP2L5V ANTENNACELL2L5V DECAP5L5V ANTENNACELL25L5V SIGNALHOLDL5V DECAP3L5V FEED1L5V FEEDCAP2L5V FEED2L5V FEED25L5V FEEDCAP5L5V R_FEED25L5V ANTENNACELLN25L5V FEEDCAP25L5V FEEDCAP10L5V FEED3L5V 
List of dont touch cells: DECAP2L5V MPROBEBUL5VX8 ANTENNACELLN10L5V ANTENNACELLN5L5V MPROBEL5V FEED10L5V ANTENNACELL10L5V R_FEED4L5V DECAP25L5V ANTENNACELL5L5V ANTENNACELLN2L5V DECAP10L5V FEED5L5V ANTENNACELLNP2L5V ANTENNACELL2L5V DECAP5L5V ANTENNACELL25L5V SIGNALHOLDL5V DECAP3L5V FEED1L5V FEEDCAP2L5V FEED2L5V FEED25L5V FEEDCAP5L5V R_FEED25L5V ANTENNACELLN25L5V FEEDCAP25L5V FEEDCAP10L5V FEED3L5V 
List of valid cells: BUL5VX1 BUL5VX2 BUL5VX3 BUL5VX4 BUL5VX6 BUL5VX8 BUL5VX16 

Start to trace clock trees ...
*** Begin Tracer (mem=1794.6M) ***
**WARN: (IMPCK-767):	Find clock buffer rst__L1_I0 in the clock tree.
Type 'man IMPCK-767' for more detail.
**WARN: (IMPCK-209):	Clock rst has been synthesized. Type 'man ENCCK-209' to see extended message about this warning.
Type 'man IMPCK-209' for more detail.
Tracing Clock rst ...
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (BUL5VX16/A) is 0.0092. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (BUL5VX16/A) is 0.0092. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (BUL5VX16/A) is 0.0092. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (BUL5VX16/A) is 0.0092. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (BUL5VX16/A) is 0.0092. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.

Reconvergent mux Check for spec:rst 
============================================================

Reconvergent mux Checks Finished, CPU=0:00:00.0 
============================================================
*** End Tracer (mem=1794.6M) ***

****** Clock Tree (rst) Structure
Max. Skew           : 100000(ps)
Max. Sink Transition: 10910(ps)
Max. Buf Transition : 10910(ps)
Max. Delay          : 10000(ps)
Min. Delay          : 0(ps)
Buffer              : (BUL5VX1) (BUL5VX2) (BUL5VX3) (BUL5VX4) (BUL5VX6) (BUL5VX8) (BUL5VX16) 
Nr. Subtrees                    : 6
Nr. Sinks                       : 40
Nr.          Rising  Sync Pins  : 40
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
Nr. Unsync Pins                 : 0
***********************************************************
MaxFanout: BUL5VX1=10 BUL5VX2=10 BUL5VX3=10 BUL5VX4=10 BUL5VX6=10 BUL5VX8=10 BUL5VX16=10 


#############################################################################
#
# Pre-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check multiple path through MUX                   :          enabled
Check gating depth                                :          enabled
Report FIXED, DontUse and DontTouch               :          enabled
MacroModel checks                                 :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Gating depth check
   Maximum gating depth                           :          10 levels (default)
2) Macromodel check
   MacroModel max delay threshold                 :          0.9 (default)
   MacroModel max skew threshold                  :          0.9 (default)
   MacroModel variance step size                  :          100ps  (default)



Deep Gating Level Checks
============================================================
** INFO Clock rst has a maximum of 2 levels of logic before synthesis.

Deep Gating Level Checks Finished, CPU=0:00:00.0 
============================================================

Attribute settings check 
============================================================

Following standard cells instances have FIXED placement
---------------------------------------------------------
BUL5VX16             : rst__L2_I3          
BUL5VX16             : rst__L2_I2          
BUL5VX16             : rst__L2_I1          
BUL5VX16             : rst__L2_I0          
BUL5VX16             : rst__L1_I0          

Following instances are marked as DontTouch
+------------------------------------------------------------------------------------------+---------------------------------------+
| Instance                                                                                 | Analysis Views                        |
+------------------------------------------------------------------------------------------+---------------------------------------+
+------------------------------------------------------------------------------------------+---------------------------------------+

Following Cells are marked as DontUse in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontUse in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Attribute settings check Finished, CPU=0:00:00.0 
============================================================

MacroModel Debugging Check
==========================

MacroModel Debugging Check Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of Pre-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check multiple path through MUX                   :          0
Check gating depth                                :          0
Report FIXED, DontUse and DontTouch               :          0
MacroModel checks                                 :          0

*** End ckSynthesis (cpu=0:00:00.0, real=0:00:00.0, mem=1794.6M) ***
<CMD> redirect -quiet -nolog {getClockTreeSpec -list} >& /dev/null
<CMD> all_hold_analysis_views
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -doneQuickCTS -quiet
Redoing specifyClockTree ...
Checking spec file integrity...
<CMD> getenv BTS_FAST_TRACE_UPDATE
<CMD_INTERNAL> getReport -quiet {saveClockNets -output .clkNets} > /dev/null
Checking spec file integrity...
*** BTS ckSynthesis: noFenceBuf=0
restoring prefer layers ...
<CMD_INTERNAL> getReport -quiet {setAttribute -net rst -bottom_preferred_routing_layer 1} > /dev/null
<CMD_INTERNAL> getReport -quiet {setAttribute -net rst -top_preferred_routing_layer 3} > /dev/null
<CMD_INTERNAL> getReport -quiet {setAttribute -net rst__L1_N0 -bottom_preferred_routing_layer 1} > /dev/null
<CMD_INTERNAL> getReport -quiet {setAttribute -net rst__L1_N0 -top_preferred_routing_layer 3} > /dev/null
<CMD_INTERNAL> getReport -quiet {setAttribute -net rst__L2_N0 -bottom_preferred_routing_layer 1} > /dev/null
<CMD_INTERNAL> getReport -quiet {setAttribute -net rst__L2_N0 -top_preferred_routing_layer 3} > /dev/null
<CMD_INTERNAL> getReport -quiet {setAttribute -net rst__L2_N1 -bottom_preferred_routing_layer 1} > /dev/null
<CMD_INTERNAL> getReport -quiet {setAttribute -net rst__L2_N1 -top_preferred_routing_layer 3} > /dev/null
<CMD_INTERNAL> getReport -quiet {setAttribute -net rst__L2_N2 -bottom_preferred_routing_layer 1} > /dev/null
<CMD_INTERNAL> getReport -quiet {setAttribute -net rst__L2_N2 -top_preferred_routing_layer 3} > /dev/null
<CMD_INTERNAL> getReport -quiet {setAttribute -net rst__L2_N3 -bottom_preferred_routing_layer 1} > /dev/null
<CMD_INTERNAL> getReport -quiet {setAttribute -net rst__L2_N3 -top_preferred_routing_layer 3} > /dev/null
<CMD> all_hold_analysis_views
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -doneQuickCTS -quiet
Redoing specifyClockTree ...
Checking spec file integrity...
<CMD> get_interactive_constraint_modes
<CMD> all_constraint_modes -active
cm
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> set_dont_touch [get_net {rst}] true
<CMD> set_dont_touch [get_net {rst__L1_N0}] true
<CMD> set_dont_touch [get_net {rst__L2_N0}] true
<CMD> set_dont_touch [get_net {rst__L2_N1}] true
<CMD> set_dont_touch [get_net {rst__L2_N2}] true
<CMD> set_dont_touch [get_net {rst__L2_N3}] true
<CMD> set_interactive_constraint_modes ${_savedInteractiveModes}
<CMD> getPlaceMode -doneQuickCTS -quiet
**WARN: (IMPSYC-1982):	Command changeInstName will be obsolete in future release. Use command rename_obj instead.
**WARN: (IMPSYC-1982):	Command changeInstName will be obsolete in future release. Use command rename_obj instead.
**WARN: (IMPSYC-1982):	Command changeInstName will be obsolete in future release. Use command rename_obj instead.
**WARN: (IMPSYC-1982):	Command changeInstName will be obsolete in future release. Use command rename_obj instead.
**WARN: (IMPSYC-1982):	Command changeInstName will be obsolete in future release. Use command rename_obj instead.
MSV BTS finished successfully.
<CMD> unsuppressMessage IMPCK-8086
<CMD> setDelayCalMode -engine aae
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> setNanoRouteMode -routeWithTimingDriven false -routeWithSiDriven true -droutePostRouteSpreadWire false
<CMD> setAttribute -net * -bottom_preferred_routing_layer 1
<CMD> setAttribute -net * -top_preferred_routing_layer 3
<CMD> routeDesign -globalDetail -viaOpt -wireOpt
#% Begin routeDesign (date=10/19 11:35:46, mem=1389.4M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1389.46 (MB), peak = 1498.44 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
#WARNING (NRIG-144) Cannot combine -viaOpt with -globalDetail option. The -viaOpt will be ignored.
**INFO: User settings:
setNanoRouteMode -drouteAutoStop                  false
setNanoRouteMode -droutePostRouteSpreadWire       false
setNanoRouteMode -drouteStartIteration            0
setNanoRouteMode -drouteUseMinSpacingForBlockage  false
setNanoRouteMode -drouteUseMultiCutViaEffort      high
setNanoRouteMode -extractThirdPartyCompatible     false
setNanoRouteMode -grouteExpTdStdDelay             184.6
setNanoRouteMode -routeAntennaCellName            ANTENNACELL2L5V
setNanoRouteMode -routeBottomRoutingLayer         1
setNanoRouteMode -routeInsertAntennaDiode         true
setNanoRouteMode -routeTopRoutingLayer            3
setNanoRouteMode -routeWithSiDriven               true
setNanoRouteMode -routeWithTimingDriven           false
setNanoRouteMode -timingEngine                    {}
setDesignMode -process                            250
setExtractRCMode -coupling_c_th                   3
setExtractRCMode -engine                          preRoute
setExtractRCMode -relative_c_th                   0.03
setExtractRCMode -total_c_th                      5
setDelayCalMode -enable_high_fanout               true
setDelayCalMode -engine                           aae
setDelayCalMode -ignoreNetLoad                    false
setDelayCalMode -socv_accuracy_mode               low
setSIMode -separate_delta_delay_on_data           true

#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1769.1M, init mem=1769.1M)
*info: Placed = 419            (Fixed = 22)
*info: Unplaced = 0           
Placement Density:81.43%(69640/85525)
Placement Density (including fixed std cells):81.65%(70660/86545)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1769.1M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (18) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1769.1M) ***
% Begin globalDetailRoute (date=10/19 11:35:46, mem=1389.5M)

globalDetailRoute

#Start globalDetailRoute on Thu Oct 19 11:35:46 2023
#
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=555)
#NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
#Total number of trivial nets (e.g. < 2 pins) = 122 (skipped).
#Total number of routable nets = 433.
#Total number of nets in the design = 555.
#420 routable nets do not have any wires.
#13 routable nets have routed wires.
#420 nets will be global routed.
#420 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#13 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Thu Oct 19 11:35:46 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 5.500.
#Voltage range [0.000 - 5.500] has 553 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [4.500 - 5.500] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# MET1         H   Track-Pitch = 1.3000    Line-2-Via Pitch = 1.1500
# MET2         V   Track-Pitch = 1.4000    Line-2-Via Pitch = 1.2000
# MET3         H   Track-Pitch = 1.3000    Line-2-Via Pitch = 1.2000
# MET4         V   Track-Pitch = 1.4000    Line-2-Via Pitch = 1.3000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1392.38 (MB), peak = 1498.44 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer MET2's pitch = 1.4000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1393.93 (MB), peak = 1498.44 (MB)
#
#Finished routing data preparation on Thu Oct 19 11:35:47 2023
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 5.64 (MB)
#Total memory = 1393.97 (MB)
#Peak memory = 1498.44 (MB)
#
#
#Start global routing on Thu Oct 19 11:35:47 2023
#
#
#Start global routing initialization on Thu Oct 19 11:35:47 2023
#
#Number of eco nets is 5
#
#Start global routing data preparation on Thu Oct 19 11:35:47 2023
#
#Start routing resource analysis on Thu Oct 19 11:35:47 2023
#
#Routing resource analysis is done on Thu Oct 19 11:35:47 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  MET1           H          16          64         152    44.74%
#  MET2           V         649         110         152     0.00%
#  MET3           H          61          19         152     0.00%
#  --------------------------------------------------------------
#  Total                    726      39.21%         456    14.91%
#
#  24 nets (4.32%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Oct 19 11:35:47 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1394.17 (MB), peak = 1498.44 (MB)
#
#
#Global routing initialization is done on Thu Oct 19 11:35:47 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1394.23 (MB), peak = 1498.44 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1394.75 (MB), peak = 1498.44 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1394.78 (MB), peak = 1498.44 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1394.78 (MB), peak = 1498.44 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1394.78 (MB), peak = 1498.44 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 122 (skipped).
#Total number of routable nets = 433.
#Total number of nets in the design = 555.
#
#433 routable nets have routed wires.
#420 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#13 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#-------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Unconstrained  
#-------------------------------------------------------------
#      Default                 11          409               0  
#-------------------------------------------------------------
#        Total                 11          409               0  
#-------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Unconstrained  
#-------------------------------------------------------------
#      Default                 24          409               0  
#-------------------------------------------------------------
#        Total                 24          409               0  
#-------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)           (7)   OverCon
#  --------------------------------------------------------------------------
#  MET1          5(5.32%)      1(1.06%)      0(0.00%)      0(0.00%)   (6.38%)
#  MET2          7(4.61%)      3(1.97%)      1(0.66%)      0(0.00%)   (7.24%)
#  MET3         28(18.4%)      8(5.26%)      0(0.00%)      1(0.66%)   (24.3%)
#  --------------------------------------------------------------------------
#     Total     40(10.1%)     12(3.02%)      1(0.25%)      1(0.25%)   (13.6%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 7
#  Overflow after GR: 10.80% H + 2.76% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |     MET1(H)    |              2.00 |              5.00 |   415.98    -0.03   499.18    41.58 |
[hotspot] |     MET2(V)    |              3.00 |              4.00 |   748.77    41.58   873.58    83.17 |
[hotspot] |     MET3(H)    |             10.00 |             22.00 |   332.78    -0.03   540.77   104.03 |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |   (MET3)    10.00 |   (MET3)    22.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |             15.00 |             28.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 15.00/28.00 (area is in unit of 4 std-cell row bins)
[hotspot] top 4 congestion hotspot bounding boxes and scores of all layers hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   291.18    -0.03   540.77   104.03 |       15.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   707.18    -0.03   873.58   104.03 |        9.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |   124.78    -0.03   166.38   104.03 |        3.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |    41.58    -0.03    83.17    41.58 |        1.00   |
[hotspot] +-----+-------------------------------------+---------------+
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 24
#Total wire length = 59120 um.
#Total half perimeter of net bounding box = 50740 um.
#Total wire length on LAYER MET1 = 6557 um.
#Total wire length on LAYER MET2 = 18291 um.
#Total wire length on LAYER MET3 = 34271 um.
#Total wire length on LAYER MET4 = 0 um.
#Total number of vias = 2878
#Total number of multi-cut vias = 254 (  8.8%)
#Total number of single cut vias = 2624 ( 91.2%)
#Up-Via Summary (total 2878):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# MET1            1643 ( 95.0%)        86 (  5.0%)       1729
# MET2             981 ( 85.4%)       168 ( 14.6%)       1149
#-----------------------------------------------------------
#                 2624 ( 91.2%)       254 (  8.8%)       2878 
#
#Max overcon = 7 tracks.
#Total overcon = 14.32%.
#Worst layer Gcell overcon rate = 24.34%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.89 (MB)
#Total memory = 1394.86 (MB)
#Peak memory = 1498.44 (MB)
#
#Finished global routing on Thu Oct 19 11:35:47 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1394.87 (MB), peak = 1498.44 (MB)
#Start Track Assignment.
#Done with 734 horizontal wires in 1 hboxes and 585 vertical wires in 2 hboxes.
#Done with 251 horizontal wires in 1 hboxes and 142 vertical wires in 2 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 2 vertical wires in 2 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# MET1        6421.30 	  5.32%  	  0.00% 	  0.00%
# MET2       16542.78 	  0.18%  	  0.00% 	  0.00%
# MET3       30513.93 	  0.54%  	  0.00% 	  0.10%
#------------------------------------------------------------------------
# All       53478.00  	  1.00% 	  0.00% 	  0.10%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 24
#Total wire length = 58358 um.
#Total half perimeter of net bounding box = 50740 um.
#Total wire length on LAYER MET1 = 6419 um.
#Total wire length on LAYER MET2 = 17797 um.
#Total wire length on LAYER MET3 = 34142 um.
#Total wire length on LAYER MET4 = 0 um.
#Total number of vias = 2878
#Total number of multi-cut vias = 254 (  8.8%)
#Total number of single cut vias = 2624 ( 91.2%)
#Up-Via Summary (total 2878):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# MET1            1643 ( 95.0%)        86 (  5.0%)       1729
# MET2             981 ( 85.4%)       168 ( 14.6%)       1149
#-----------------------------------------------------------
#                 2624 ( 91.2%)       254 (  8.8%)       2878 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1395.21 (MB), peak = 1498.44 (MB)
#
#number of short segments in preferred routing layers
#	MET1      MET2      MET3      Total 
#	26        457       393       876       
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 6.96 (MB)
#Total memory = 1395.21 (MB)
#Peak memory = 1498.44 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 72
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   Totals
#	MET1          0        0        0        0
#	MET2          4       50        1       55
#	MET3          0       17        0       17
#	Totals        4       67        1       72
#251 out of 419 instances (59.9%) need to be verified(marked ipoed), dirty area = 28.3%.
#   number of violations = 73
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   Totals
#	MET1          0        0        0        0
#	MET2          4       51        1       56
#	MET3          0       17        0       17
#	Totals        4       68        1       73
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1406.79 (MB), peak = 1498.44 (MB)
#start 1st optimization iteration ...
#   number of violations = 28
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   Totals
#	MET1          0        0        0        0
#	MET2          1       21        2       24
#	MET3          0        4        0        4
#	Totals        1       25        2       28
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1406.82 (MB), peak = 1498.44 (MB)
#start 2nd optimization iteration ...
#   number of violations = 27
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   Totals
#	MET1          0        0        0        0
#	MET2          9       15        2       26
#	MET3          0        1        0        1
#	Totals        9       16        2       27
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1407.04 (MB), peak = 1498.44 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1406.89 (MB), peak = 1498.44 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 24
#Total wire length = 60008 um.
#Total half perimeter of net bounding box = 50740 um.
#Total wire length on LAYER MET1 = 6817 um.
#Total wire length on LAYER MET2 = 20927 um.
#Total wire length on LAYER MET3 = 32264 um.
#Total wire length on LAYER MET4 = 0 um.
#Total number of vias = 3430
#Total number of multi-cut vias = 999 ( 29.1%)
#Total number of single cut vias = 2431 ( 70.9%)
#Up-Via Summary (total 3430):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# MET1            1371 ( 76.8%)       414 ( 23.2%)       1785
# MET2            1060 ( 64.4%)       585 ( 35.6%)       1645
#-----------------------------------------------------------
#                 2431 ( 70.9%)       999 ( 29.1%)       3430 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 11.68 (MB)
#Total memory = 1406.89 (MB)
#Peak memory = 1498.44 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1406.93 (MB), peak = 1498.44 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 24
#Total wire length = 60008 um.
#Total half perimeter of net bounding box = 50740 um.
#Total wire length on LAYER MET1 = 6817 um.
#Total wire length on LAYER MET2 = 20927 um.
#Total wire length on LAYER MET3 = 32264 um.
#Total wire length on LAYER MET4 = 0 um.
#Total number of vias = 3430
#Total number of multi-cut vias = 999 ( 29.1%)
#Total number of single cut vias = 2431 ( 70.9%)
#Up-Via Summary (total 3430):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# MET1            1371 ( 76.8%)       414 ( 23.2%)       1785
# MET2            1060 ( 64.4%)       585 ( 35.6%)       1645
#-----------------------------------------------------------
#                 2431 ( 70.9%)       999 ( 29.1%)       3430 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 24
#Total wire length = 60008 um.
#Total half perimeter of net bounding box = 50740 um.
#Total wire length on LAYER MET1 = 6817 um.
#Total wire length on LAYER MET2 = 20927 um.
#Total wire length on LAYER MET3 = 32264 um.
#Total wire length on LAYER MET4 = 0 um.
#Total number of vias = 3430
#Total number of multi-cut vias = 999 ( 29.1%)
#Total number of single cut vias = 2431 ( 70.9%)
#Up-Via Summary (total 3430):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# MET1            1371 ( 76.8%)       414 ( 23.2%)       1785
# MET2            1060 ( 64.4%)       585 ( 35.6%)       1645
#-----------------------------------------------------------
#                 2431 ( 70.9%)       999 ( 29.1%)       3430 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 11.74 (MB)
#Total memory = 1406.95 (MB)
#Peak memory = 1498.44 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 15.44 (MB)
#Total memory = 1404.94 (MB)
#Peak memory = 1498.44 (MB)
#Number of warnings = 1
#Total number of warnings = 14
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Oct 19 11:35:55 2023
#
% End globalDetailRoute (date=10/19 11:35:55, total cpu=0:00:08.2, real=0:00:09.0, peak res=1404.9M, current mem=1404.9M)
#Default setup view is reset to av_wc.
% Begin detailRoute (date=10/19 11:35:55, mem=1405.0M)

detailRoute

#Start detailRoute on Thu Oct 19 11:35:55 2023
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=555)
#NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
#Start routing data preparation on Thu Oct 19 11:35:55 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 5.500.
#Voltage range [0.000 - 5.500] has 553 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [4.500 - 5.500] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# MET1         H   Track-Pitch = 1.3000    Line-2-Via Pitch = 1.1500
# MET2         V   Track-Pitch = 1.4000    Line-2-Via Pitch = 1.2000
# MET3         H   Track-Pitch = 1.3000    Line-2-Via Pitch = 1.2000
# MET4         V   Track-Pitch = 1.4000    Line-2-Via Pitch = 1.3000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1409.22 (MB), peak = 1498.44 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer MET2's pitch = 1.4000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1410.74 (MB), peak = 1498.44 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1410.74 (MB), peak = 1498.44 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 24
#Total wire length = 60008 um.
#Total half perimeter of net bounding box = 50740 um.
#Total wire length on LAYER MET1 = 6817 um.
#Total wire length on LAYER MET2 = 20927 um.
#Total wire length on LAYER MET3 = 32264 um.
#Total wire length on LAYER MET4 = 0 um.
#Total number of vias = 3430
#Total number of multi-cut vias = 999 ( 29.1%)
#Total number of single cut vias = 2431 ( 70.9%)
#Up-Via Summary (total 3430):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# MET1            1371 ( 76.8%)       414 ( 23.2%)       1785
# MET2            1060 ( 64.4%)       585 ( 35.6%)       1645
#-----------------------------------------------------------
#                 2431 ( 70.9%)       999 ( 29.1%)       3430 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 5.29 (MB)
#Total memory = 1410.74 (MB)
#Peak memory = 1498.44 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1410.66 (MB), peak = 1498.44 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 24
#Total wire length = 60008 um.
#Total half perimeter of net bounding box = 50740 um.
#Total wire length on LAYER MET1 = 6817 um.
#Total wire length on LAYER MET2 = 20927 um.
#Total wire length on LAYER MET3 = 32264 um.
#Total wire length on LAYER MET4 = 0 um.
#Total number of vias = 3430
#Total number of multi-cut vias = 999 ( 29.1%)
#Total number of single cut vias = 2431 ( 70.9%)
#Up-Via Summary (total 3430):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# MET1            1371 ( 76.8%)       414 ( 23.2%)       1785
# MET2            1060 ( 64.4%)       585 ( 35.6%)       1645
#-----------------------------------------------------------
#                 2431 ( 70.9%)       999 ( 29.1%)       3430 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 24
#Total wire length = 60008 um.
#Total half perimeter of net bounding box = 50740 um.
#Total wire length on LAYER MET1 = 6817 um.
#Total wire length on LAYER MET2 = 20927 um.
#Total wire length on LAYER MET3 = 32264 um.
#Total wire length on LAYER MET4 = 0 um.
#Total number of vias = 3430
#Total number of multi-cut vias = 999 ( 29.1%)
#Total number of single cut vias = 2431 ( 70.9%)
#Up-Via Summary (total 3430):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# MET1            1371 ( 76.8%)       414 ( 23.2%)       1785
# MET2            1060 ( 64.4%)       585 ( 35.6%)       1645
#-----------------------------------------------------------
#                 2431 ( 70.9%)       999 ( 29.1%)       3430 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#	no debugging net set
#
#detailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.69 (MB)
#Total memory = 1408.64 (MB)
#Peak memory = 1498.44 (MB)
#Number of warnings = 0
#Total number of warnings = 14
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Thu Oct 19 11:35:55 2023
#
% End detailRoute (date=10/19 11:35:55, total cpu=0:00:00.3, real=0:00:00.0, peak res=1408.8M, current mem=1408.8M)
#Default setup view is reset to av_wc.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1408.77 (MB), peak = 1498.44 (MB)
*** Message Summary: 0 warning(s), 0 error(s)

#% End routeDesign (date=10/19 11:35:55, total cpu=0:00:08.6, real=0:00:09.0, peak res=1408.8M, current mem=1408.8M)
<CMD> setDelayCalMode -SIAware false
<CMD> optDesign -postRoute -setup -hold -outDir ../reports/par/timingReports/opt_design/
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1408.8M, totSessionCpu=0:01:15 **
*** optDesign #3 [begin] : totSession cpu/real = 0:01:14.8/0:01:16.9 (1.0), mem = 1780.6M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:01:14.8/0:01:16.9 (1.0), mem = 1780.6M
**INFO: User settings:
setNanoRouteMode -drouteAutoStop                                false
setNanoRouteMode -droutePostRouteSpreadWire                     false
setNanoRouteMode -drouteStartIteration                          0
setNanoRouteMode -drouteUseMinSpacingForBlockage                false
setNanoRouteMode -drouteUseMultiCutViaEffort                    high
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           184.6
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeAntennaCellName                          ANTENNACELL2L5V
setNanoRouteMode -routeBottomRoutingLayer                       1
setNanoRouteMode -routeInsertAntennaDiode                       true
setNanoRouteMode -routeTopRoutingLayer                          3
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithTimingDriven                         false
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          250
setExtractRCMode -coupling_c_th                                 3
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 0.03
setExtractRCMode -total_c_th                                    5
setUsefulSkewMode -ecoRoute                                     false
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        false
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeHoldViews                                     { av_bc }
setOptMode -activeSetupViews                                    { av_wc }
setOptMode -autoHoldViews                                       { av_bc}
setOptMode -autoSetupViews                                      { av_wc}
setOptMode -autoTDGRSetupViews                                  { av_wc}
setOptMode -autoViewHoldTargetSlack                             0
setOptMode -checkRoutingCongestion                              true
setOptMode -clkGateAware                                        false
setOptMode -drcMargin                                           0
setOptMode -effort                                              high
setOptMode -fixDrc                                              true
setOptMode -fixFanoutLoad                                       true
setOptMode -optimizeFF                                          true
setOptMode -preserveAllSequential                               false
setOptMode -setupTargetSlack                                    0
setOptMode -timeDesignCompressReports                           false
setOptMode -usefulSkew                                          true
setOptMode -usefulSkewCCOpt                                     extreme
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -place_detail_preroute_as_obs                      {}
setPlaceMode -place_global_clock_gate_aware                     true
setPlaceMode -place_global_cong_effort                          high
setPlaceMode -place_global_place_io_pins                        false
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -cppr                                           both
setAnalysisMode -usefulSkew                                     true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1437.4M, totSessionCpu=0:01:17 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=1802.2M, init mem=1802.2M)
*info: Placed = 419            (Fixed = 22)
*info: Unplaced = 0           
Placement Density:81.43%(69640/85525)
Placement Density (including fixed std cells):81.65%(70660/86545)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1802.2M)
**WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
setExtractRCMode -engine postRoute
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Opt: RC extraction mode changed to 'detail'
Multi-VT timing optimization disabled based on library information.
*** InitOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 0:01:16.7/0:01:18.7 (1.0), mem = 1802.2M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #1 InitialSummary
Extraction called for design 'top' of instances=419 and nets=555 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design top.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: rc_cWorst
 Corner: rc_cBest
extractDetailRC Option : -outfile /tmp/innovus_temp_9519_srimes01.ost.ch_matthias.meyer_Dg8Oay/top_9519_FMAQo2.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1796.2M)
Extracted 10.0294% (CPU Time= 0:00:00.0  MEM= 1848.2M)
Extracted 20.0378% (CPU Time= 0:00:00.0  MEM= 1848.2M)
Extracted 30.0252% (CPU Time= 0:00:00.0  MEM= 1848.2M)
Extracted 40.0336% (CPU Time= 0:00:00.0  MEM= 1848.2M)
Extracted 50.0421% (CPU Time= 0:00:00.0  MEM= 1848.2M)
Extracted 60.0294% (CPU Time= 0:00:00.1  MEM= 1848.2M)
Extracted 70.0378% (CPU Time= 0:00:00.1  MEM= 1848.2M)
Extracted 80.0252% (CPU Time= 0:00:00.1  MEM= 1848.2M)
Extracted 90.0336% (CPU Time= 0:00:00.1  MEM= 1848.2M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 1848.2M)
Number of Extracted Resistors     : 8373
Number of Extracted Ground Cap.   : 8734
Number of Extracted Coupling Cap. : 23204
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: rc_cWorst
 Corner: rc_cBest
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1816.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:02.0  MEM: 1824.945M)
*** BuildHoldData #1 [begin] (optDesign #3) : totSession cpu/real = 0:01:17.6/0:01:20.5 (1.0), mem = 1824.9M
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=1832.48 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 250nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1844)
*** Calculating scaling factor for ls_bc libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 433
End delay calculation. (MEM=1904.51 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1867.89 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:01:18 mem=1891.9M)

Active hold views:
 av_bc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (HoldAware) cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:01:18 mem=1923.2M ***
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 250nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1899.16)
*** Calculating scaling factor for ls_wc libraries using the default operating condition of each library.
Total number of fetched objects 433
End delay calculation. (MEM=1867.89 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1867.89 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:01:19 mem=1891.9M)

------------------------------------------------------------------
     Initial Non-SI Timing Summary
------------------------------------------------------------------

Setup views included:
 av_wc 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 185.262 | 185.262 | 186.934 | 192.349 |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   496   |   283   |   159   |   90    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 81.427%
------------------------------------------------------------------
*** BuildHoldData #1 [finish] (optDesign #3) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:01:18.6/0:01:21.4 (1.0), mem = 1907.2M
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1472.0M, totSessionCpu=0:01:19 **
OPTC: m1 20.0 20.0
Info: Done creating the CCOpt slew target map.
**INFO: flowCheckPoint #2 OptimizationPass1
*** ClockDrv #1 [begin] (optDesign #3) : totSession cpu/real = 0:01:18.6/0:01:21.5 (1.0), mem = 1845.2M
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:        18 (unrouted=0, trialRouted=0, noStatus=0, routed=18, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   537 (unrouted=122, trialRouted=0, noStatus=0, routed=415, fixed=0, [crossesIlmBoundary=0, tooFewTerms=122, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 17 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconstructing clock tree datastructures, skew aware...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        adjacent_rows_legal: true (default: false)
        buffer_cells is set for at least one object
        cell_density is set for at least one object
        cell_halo_rows: 0 (default: 1)
        cell_halo_sites: 0 (default: 4)
        inverter_cells is set for at least one object
        route_type is set for at least one object
        target_insertion_delay is set for at least one object
        target_max_trans_sdc is set for at least one object
        target_skew is set for at least one object
        target_skew_wire is set for at least one object
      Private non-default CCOpt properties:
        allow_non_fterm_identical_swaps: 0 (default: true)
        clock_nets_detailed_routed: 1 (default: false)
        cluster_when_starting_skewing: 1 (default: false)
        exp_use_early_global_min_max_route_layers: 0 (default: true)
        force_design_routing_status: 1 (default: auto)
        mini_not_full_band_size_factor: 0 (default: 100)
        pro_enable_post_commit_delay_update: 1 (default: false)
        r2r_iterations: 5 (default: 1)
    Route type trimming info:
      No route type modifications were made.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (EMS-27):	Message (IMPCCOPT-5067) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree CLK_ext. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
    Library trimming inverters in power domain auto-default and half-corner dc_wc:setup.late removed 3 of 7 cells
    Original list had 7 cells:
    INL5VX16 INL5VX8 INL5VX6 INL5VX4 INL5VX3 INL5VX2 INL5VX1 
    New trimmed list has 4 cells:
    INL5VX8 INL5VX6 INL5VX4 INL5VX3 
    Clock tree balancer configuration for clock_tree CLK_ext:
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        cell_density: 1 (default: 0.75)
        route_type (leaf): default_route_type_leaf (default: default)
        route_type (top): default_route_type_nonleaf (default: default)
        route_type (trunk): default_route_type_nonleaf (default: default)
      No private non-default CCOpt properties
    For power domain auto-default:
      Buffers:     {BUL5VX16 BUL5VX8 BUL5VX6 BUL5VX4 BUL5VX2 BUL5VX1}
      Inverters:   {INL5VX8 INL5VX6 INL5VX4 INL5VX3}
      Unblocked area available for placement of any clock cells in power_domain auto-default: 86528.000um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MET4/MET3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MET4/MET3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: MET4/MET3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner dc_wc:setup, late and power domain auto-default:
      Slew time target (leaf):    5.000ns
      Slew time target (trunk):   5.000ns
      Slew time target (top):     5.000ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.736ns
      Buffer max distance: 11827.924um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:BUL5VX16, fastest_considered_half_corner=dc_wc:setup.late, optimalDrivingDistance=8418.312um, saturatedSlew=2.662ns, speed=3265.316um per ns, cellArea=24.214um^2 per 1000um}
      Inverter  : {lib_cell:INL5VX8, fastest_considered_half_corner=dc_wc:setup.late, optimalDrivingDistance=6333.437um, saturatedSlew=3.254ns, speed=2092.660um per ns, cellArea=13.793um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group CLK_ext/cm:
      Sources:                     pin clk
      Total number of sinks:       147
      Delay constrained sinks:     147
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner dc_wc:setup.late:
      Skew target:                 0.736ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree CLK_ext: preferred layers MET3-MET4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Type 'man IMPCCOPT-1361' for more detail.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree CLK_ext: preferred layers MET3-MET4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Type 'man IMPCCOPT-1361' for more detail.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree CLK_ext: preferred layers MET3-MET4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Type 'man IMPCCOPT-1361' for more detail.
    Primary reporting skew groups are:
    skew_group CLK_ext/cm with 147 clock sinks
    
    Clock DAG stats initial state:
      cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
      sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
      misc counts      : r=1, pp=0
      cell areas       : b=1499.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1499.680um^2
      hp wire lengths  : top=0.000um, trunk=674.400um, leaf=2134.250um, total=2808.650um
    Clock DAG library cell distribution initial state {count}:
       Bufs: BUL5VX16: 2 BUL5VX4: 15 
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    No dont_touch hpins found in the clock network.
    Checking for illegal sizes of clock logic instances...
    Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
    Validating CTS configuration done. (took cpu=0:00:02.0 real=0:00:02.0)
**WARN: (IMPCCOPT-1261):	The skew target of 0.733ns for skew_group CLK_ext/cm in primary delay corner dc_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.736ns. The skew target has been relaxed to 0.736ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures, skew aware done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for dc_wc:setup.late...
  Clock tree timing engine global stage delay update for dc_wc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO initial state:
    cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
    sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
    misc counts      : r=1, pp=0
    cell areas       : b=1499.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1499.680um^2
    cell capacitance : b=0.245pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.245pF
    sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
    wire capacitance : top=0.000pF, trunk=0.200pF, leaf=0.645pF, total=0.845pF
    wire lengths     : top=0.000um, trunk=1327.800um, leaf=3480.750um, total=4808.550um
    hp wire lengths  : top=0.000um, trunk=674.400um, leaf=2134.250um, total=2808.650um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=4.926ns count=2 avg=0.238ns sd=0.000ns min=0.238ns max=0.238ns {2 <= 2.956ns, 0 <= 3.941ns, 0 <= 4.433ns, 0 <= 4.680ns, 0 <= 4.926ns}
    Trunk : target=5.000ns count=1 avg=0.013ns sd=0.000ns min=0.013ns max=0.013ns {1 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
    Leaf  : target=4.885ns count=15 avg=0.537ns sd=0.049ns min=0.467ns max=0.599ns {15 <= 2.931ns, 0 <= 3.908ns, 0 <= 4.396ns, 0 <= 4.641ns, 0 <= 4.885ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: BUL5VX16: 2 BUL5VX4: 15 
  Primary reporting skew groups PRO initial state:
    skew_group default.CLK_ext/cm: unconstrained
  Skew group summary PRO initial state:
    skew_group CLK_ext/cm: insertion delay [min=1.038, max=1.134, avg=1.090, sd=0.034], skew [0.096 vs 0.736], 100% {1.038, 1.134} (wid=0.018 ws=0.010) (gid=1.119 gs=0.091)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
  PRO Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PRO: considered: 18, tested: 18, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    Statistics: Fix DRVs (cell sizing):
    ===================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats after 'PRO Fixing DRVs':
      cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
      sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
      misc counts      : r=1, pp=0
      cell areas       : b=1499.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1499.680um^2
      cell capacitance : b=0.245pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.245pF
      sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=0.200pF, leaf=0.645pF, total=0.845pF
      wire lengths     : top=0.000um, trunk=1327.800um, leaf=3480.750um, total=4808.550um
      hp wire lengths  : top=0.000um, trunk=674.400um, leaf=2134.250um, total=2808.650um
    Clock DAG net violations after 'PRO Fixing DRVs': none
    Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
      Trunk : target=4.926ns count=2 avg=0.238ns sd=0.000ns min=0.238ns max=0.238ns {2 <= 2.956ns, 0 <= 3.941ns, 0 <= 4.433ns, 0 <= 4.680ns, 0 <= 4.926ns}
      Trunk : target=5.000ns count=1 avg=0.013ns sd=0.000ns min=0.013ns max=0.013ns {1 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
      Leaf  : target=4.885ns count=15 avg=0.537ns sd=0.049ns min=0.467ns max=0.599ns {15 <= 2.931ns, 0 <= 3.908ns, 0 <= 4.396ns, 0 <= 4.641ns, 0 <= 4.885ns}
    Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
       Bufs: BUL5VX16: 2 BUL5VX4: 15 
    Primary reporting skew groups after 'PRO Fixing DRVs':
      skew_group default.CLK_ext/cm: unconstrained
    Skew group summary after 'PRO Fixing DRVs':
      skew_group CLK_ext/cm: insertion delay [min=1.038, max=1.134], skew [0.096 vs 0.736]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for dc_wc:setup.late...
  Clock tree timing engine global stage delay update for dc_wc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO final:
    cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
    sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
    misc counts      : r=1, pp=0
    cell areas       : b=1499.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1499.680um^2
    cell capacitance : b=0.245pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.245pF
    sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
    wire capacitance : top=0.000pF, trunk=0.200pF, leaf=0.645pF, total=0.845pF
    wire lengths     : top=0.000um, trunk=1327.800um, leaf=3480.750um, total=4808.550um
    hp wire lengths  : top=0.000um, trunk=674.400um, leaf=2134.250um, total=2808.650um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=4.926ns count=2 avg=0.238ns sd=0.000ns min=0.238ns max=0.238ns {2 <= 2.956ns, 0 <= 3.941ns, 0 <= 4.433ns, 0 <= 4.680ns, 0 <= 4.926ns}
    Trunk : target=5.000ns count=1 avg=0.013ns sd=0.000ns min=0.013ns max=0.013ns {1 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
    Leaf  : target=4.885ns count=15 avg=0.537ns sd=0.049ns min=0.467ns max=0.599ns {15 <= 2.931ns, 0 <= 3.908ns, 0 <= 4.396ns, 0 <= 4.641ns, 0 <= 4.885ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BUL5VX16: 2 BUL5VX4: 15 
  Primary reporting skew groups PRO final:
    skew_group default.CLK_ext/cm: unconstrained
  Skew group summary PRO final:
    skew_group CLK_ext/cm: insertion delay [min=1.038, max=1.134, avg=1.090, sd=0.034], skew [0.096 vs 0.736], 100% {1.038, 1.134} (wid=0.018 ws=0.010) (gid=1.119 gs=0.091)
PRO done.
Net route status summary:
  Clock:        18 (unrouted=0, trialRouted=0, noStatus=0, routed=18, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   537 (unrouted=122, trialRouted=0, noStatus=0, routed=415, fixed=0, [crossesIlmBoundary=0, tooFewTerms=122, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:02.1 real=0:00:02.1)
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
*** ClockDrv #1 [finish] (optDesign #3) : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:01:20.7/0:01:23.6 (1.0), mem = 1846.1M
**INFO: Start fixing DRV (Mem = 1846.12M) ...
Begin: GigaOpt DRV Optimization
*** DrvOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:01:20.8/0:01:23.6 (1.0), mem = 1846.1M
Info: 6 don't touch nets, 0 undriven net  excluded from IPO operation.
Info: 18 clock nets excluded from IPO operation.
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
**INFO: Disabling fanout fix in postRoute stage.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|   185.27|     0.00|       0|       0|       0| 81.43%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|   185.27|     0.00|       0|       0|       0| 81.43%| 0:00:00.0|  1959.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1959.7M) ***

*** DrvOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 0:01:22.7/0:01:25.5 (1.0), mem = 1896.6M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:02, Mem = 1896.58M).

------------------------------------------------------------------
     Non-SI Timing Summary (cpu=0.03min real=0.03min mem=1896.6M)
------------------------------------------------------------------

Setup views included:
 av_wc 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 185.267 | 185.267 | 186.938 | 192.349 |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   496   |   283   |   159   |   90    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 81.427%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 1506.4M, totSessionCpu=0:01:23 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
**INFO: flowCheckPoint #3 OptimizationHold
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:24 mem=1934.9M ***
*** BuildHoldData #2 [begin] (optDesign #3) : totSession cpu/real = 0:01:24.4/0:01:27.2 (1.0), mem = 1934.9M
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 250nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1902.69)
*** Calculating scaling factor for ls_bc libraries using the default operating condition of each library.
Total number of fetched objects 433
End delay calculation. (MEM=1880.63 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1880.63 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:01:25 mem=1904.6M)
Done building cte hold timing graph (fixHold) cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:01:25 mem=1904.6M ***
Done building hold timer [308 node(s), 318 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:01:25 mem=1919.9M ***
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:01:25 mem=1905.4M ***
OPTC: m1 20.0 20.0

*Info: minBufDelay = 404.9 ps, libStdDelay = 184.6 ps, minBufSize = 58240000 (4.0)
*Info: worst delay setup view: av_wc

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 av_wc
Hold views included:
 av_bc

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 185.267 | 185.267 | 186.938 | 192.349 |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   496   |   283   |   159   |   90    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.303  |  0.488  | -0.303  |  0.791  |   N/A   |  0.000  |
|           TNS (ns):| -3.001  |  0.000  | -3.001  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|   11    |    0    |   11    |    0    |   N/A   |    0    |
|          All Paths:|   496   |   283   |   159   |   90    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 81.427%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:12, real = 0:00:13, mem = 1549.1M, totSessionCpu=0:01:27 **
*** BuildHoldData #2 [finish] (optDesign #3) : cpu/real = 0:00:02.8/0:00:02.9 (1.0), totSession cpu/real = 0:01:27.2/0:01:30.1 (1.0), mem = 1918.6M
*** HoldOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:01:27.2/0:01:30.1 (1.0), mem = 1918.6M
*info: Run optDesign holdfix with 1 thread.
Info: 6 don't touch nets, 0 undriven net  excluded from IPO operation.
Info: 18 clock nets excluded from IPO operation.
Info: Do not create the CCOpt slew target map as it already exists.

*** Starting Core Fixing (fixHold) cpu=0:00:02.9 real=0:00:03.0 totSessionCpu=0:01:27 mem=1978.8M density=81.427% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.303|    -3.00|      11|          0|       0(     0)|   81.43%|   0:00:00.0|  1988.8M|
|   1|  -0.303|    -3.00|      11|          0|       0(     0)|   81.43%|   0:00:00.0|  1988.8M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.303|    -3.00|      11|          0|       0(     0)|   81.43%|   0:00:00.0|  1988.8M|
|   1|  -0.017|    -0.02|       1|         11|       0(     0)|   82.43%|   0:00:00.0|  2027.0M|
|   2|   0.013|     0.00|       0|          1|       0(     0)|   82.50%|   0:00:00.0|  2029.5M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 12 cells added for Phase I
*info:        in which 0 is ripple commits (0.000%)

*** Finished Core Fixing (fixHold) cpu=0:00:03.0 real=0:00:03.0 totSessionCpu=0:01:27 mem=2029.5M density=82.499% ***

*info:
*info: Added a total of 12 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            4 cells of type 'BUL5VX1' used
*info:            3 cells of type 'BUL5VX2' used
*info:            5 cells of type 'DLY1L5VX1' used

*** Finish Post Route Hold Fixing (cpu=0:00:03.0 real=0:00:03.0 totSessionCpu=0:01:27 mem=2029.5M density=82.499%) ***
**INFO: total 12 insts, 0 nets marked don't touch
**INFO: total 12 insts, 0 nets marked don't touch DB property
**INFO: total 12 insts, 0 nets unmarked don't touch

*** HoldOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:01:27.4/0:01:30.3 (1.0), mem = 1896.4M
**INFO: Skipping refine place as no non-legal commits were detected
**INFO: flowCheckPoint #4 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:13, real = 0:00:14, mem = 1503.8M, totSessionCpu=0:01:27 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:02, real=0:00:01, mem=1896.56M, totSessionCpu=0:01:29).
**optDesign ... cpu = 0:00:14, real = 0:00:15, mem = 1507.9M, totSessionCpu=0:01:29 **

Skipping pre eco harden opt
Running refinePlace -preserveRouting true -hardFence false
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
*** Starting refinePlace (0:01:29 mem=1934.7M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1934.7MB
Summary Report:
Instances move: 0 (out of 409 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1934.7MB
*** Finished refinePlace (0:01:29 mem=1934.7M) ***
Max routing layer is set too low at 3, unable to procedd with layer assignment
Max routing layer is set too low at 3, unable to procedd with layer assignment

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 av_wc 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 185.267 | 185.267 | 186.938 | 192.349 |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   496   |   283   |   159   |   90    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 82.499%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:14, real = 0:00:15, mem = 1508.5M, totSessionCpu=0:01:29 **
**INFO: flowCheckPoint #5 GlobalDetailRoute
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
Existing Dirty Nets : 23
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 23
*** EcoRoute #1 [begin] (optDesign #3) : totSession cpu/real = 0:01:29.2/0:01:32.1 (1.0), mem = 1896.9M

globalDetailRoute

#Start globalDetailRoute on Thu Oct 19 11:36:10 2023
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=567)
#NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 122 (skipped).
#Total number of routable nets = 445.
#Total number of nets in the design = 567.
#23 routable nets do not have any wires.
#422 routable nets have routed wires.
#23 nets will be global routed.
#23 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#422 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Thu Oct 19 11:36:10 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 5.500.
#Voltage range [0.000 - 5.500] has 565 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [4.500 - 5.500] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# MET1         H   Track-Pitch = 1.3000    Line-2-Via Pitch = 1.1500
# MET2         V   Track-Pitch = 1.4000    Line-2-Via Pitch = 1.2000
# MET3         H   Track-Pitch = 1.3000    Line-2-Via Pitch = 1.2000
# MET4         V   Track-Pitch = 1.4000    Line-2-Via Pitch = 1.3000
#Processed 12/0 dirty instances, 11/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(12 insts marked dirty, reset pre-exisiting dirty flag on 12 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1511.01 (MB), peak = 1566.34 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer MET2's pitch = 1.4000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1512.55 (MB), peak = 1566.34 (MB)
#
#Finished routing data preparation on Thu Oct 19 11:36:10 2023
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 5.52 (MB)
#Total memory = 1512.55 (MB)
#Peak memory = 1566.34 (MB)
#
#
#Start global routing on Thu Oct 19 11:36:10 2023
#
#
#Start global routing initialization on Thu Oct 19 11:36:10 2023
#
#Number of eco nets is 15
#
#Start global routing data preparation on Thu Oct 19 11:36:10 2023
#
#Start routing resource analysis on Thu Oct 19 11:36:10 2023
#
#Routing resource analysis is done on Thu Oct 19 11:36:10 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  MET1           H           7          73         152    44.74%
#  MET2           V         178         581         152     0.00%
#  MET3           H          21          59         152     0.00%
#  --------------------------------------------------------------
#  Total                    207      80.08%         456    14.91%
#
#  24 nets (4.23%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Oct 19 11:36:10 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1512.55 (MB), peak = 1566.34 (MB)
#
#
#Global routing initialization is done on Thu Oct 19 11:36:10 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1512.55 (MB), peak = 1566.34 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1512.83 (MB), peak = 1566.34 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1512.83 (MB), peak = 1566.34 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1512.83 (MB), peak = 1566.34 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1512.83 (MB), peak = 1566.34 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 122 (skipped).
#Total number of routable nets = 445.
#Total number of nets in the design = 567.
#
#445 routable nets have routed wires.
#23 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#422 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------
#        Rules   Pref Layer   Unconstrained  
#------------------------------------------
#      Default           23               0  
#------------------------------------------
#        Total           23               0  
#------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Unconstrained  
#-------------------------------------------------------------
#      Default                 24          421               0  
#-------------------------------------------------------------
#        Total                 24          421               0  
#-------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  MET1          0(0.00%)      0(0.00%)   (0.00%)
#  MET2          6(3.95%)      3(1.97%)   (5.92%)
#  MET3          4(2.63%)      0(0.00%)   (2.63%)
#  ----------------------------------------------
#     Total     10(2.54%)      3(0.76%)   (3.30%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 1.02% H + 2.28% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 24
#Total wire length = 64856 um.
#Total half perimeter of net bounding box = 53898 um.
#Total wire length on LAYER MET1 = 7948 um.
#Total wire length on LAYER MET2 = 22219 um.
#Total wire length on LAYER MET3 = 34689 um.
#Total wire length on LAYER MET4 = 0 um.
#Total number of vias = 3505
#Total number of multi-cut vias = 994 ( 28.4%)
#Total number of single cut vias = 2511 ( 71.6%)
#Up-Via Summary (total 3505):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# MET1            1406 ( 77.3%)       412 ( 22.7%)       1818
# MET2            1105 ( 65.5%)       582 ( 34.5%)       1687
#-----------------------------------------------------------
#                 2511 ( 71.6%)       994 ( 28.4%)       3505 
#
#Max overcon = 2 tracks.
#Total overcon = 3.30%.
#Worst layer Gcell overcon rate = 2.63%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.28 (MB)
#Total memory = 1512.84 (MB)
#Peak memory = 1566.34 (MB)
#
#Finished global routing on Thu Oct 19 11:36:10 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1512.84 (MB), peak = 1566.34 (MB)
#Start Track Assignment.
#Done with 31 horizontal wires in 1 hboxes and 27 vertical wires in 2 hboxes.
#Done with 3 horizontal wires in 1 hboxes and 7 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 24
#Total wire length = 64789 um.
#Total half perimeter of net bounding box = 53898 um.
#Total wire length on LAYER MET1 = 7931 um.
#Total wire length on LAYER MET2 = 22255 um.
#Total wire length on LAYER MET3 = 34604 um.
#Total wire length on LAYER MET4 = 0 um.
#Total number of vias = 3505
#Total number of multi-cut vias = 994 ( 28.4%)
#Total number of single cut vias = 2511 ( 71.6%)
#Up-Via Summary (total 3505):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# MET1            1406 ( 77.3%)       412 ( 22.7%)       1818
# MET2            1105 ( 65.5%)       582 ( 34.5%)       1687
#-----------------------------------------------------------
#                 2511 ( 71.6%)       994 ( 28.4%)       3505 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1512.91 (MB), peak = 1566.34 (MB)
#
#number of short segments in preferred routing layers
#	MET1      MET2      MET3      Total 
#	1         11        8         20        
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 5.88 (MB)
#Total memory = 1512.91 (MB)
#Peak memory = 1566.34 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 16.7% of the total area was rechecked for DRC, and 83.3% required routing.
#   number of violations = 30
#
#    By Layer and Type :
#	         MetSpc    Short   CShort   Totals
#	MET1          2        5        1        8
#	MET2          1       15        0       16
#	MET3          0        6        0        6
#	Totals        3       26        1       30
#12 out of 431 instances (2.8%) need to be verified(marked ipoed), dirty area = 1.0%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 30
#
#    By Layer and Type :
#	         MetSpc    Short   CShort   Totals
#	MET1          2        5        1        8
#	MET2          1       15        0       16
#	MET3          0        6        0        6
#	Totals        3       26        1       30
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1520.57 (MB), peak = 1566.34 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1520.19 (MB), peak = 1566.34 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 24
#Total wire length = 64666 um.
#Total half perimeter of net bounding box = 53898 um.
#Total wire length on LAYER MET1 = 7683 um.
#Total wire length on LAYER MET2 = 22393 um.
#Total wire length on LAYER MET3 = 34590 um.
#Total wire length on LAYER MET4 = 0 um.
#Total number of vias = 3586
#Total number of multi-cut vias = 898 ( 25.0%)
#Total number of single cut vias = 2688 ( 75.0%)
#Up-Via Summary (total 3586):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# MET1            1455 ( 79.8%)       369 ( 20.2%)       1824
# MET2            1233 ( 70.0%)       529 ( 30.0%)       1762
#-----------------------------------------------------------
#                 2688 ( 75.0%)       898 ( 25.0%)       3586 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 7.27 (MB)
#Total memory = 1520.19 (MB)
#Peak memory = 1566.34 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1520.10 (MB), peak = 1566.34 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 24
#Total wire length = 64666 um.
#Total half perimeter of net bounding box = 53898 um.
#Total wire length on LAYER MET1 = 7683 um.
#Total wire length on LAYER MET2 = 22393 um.
#Total wire length on LAYER MET3 = 34590 um.
#Total wire length on LAYER MET4 = 0 um.
#Total number of vias = 3586
#Total number of multi-cut vias = 898 ( 25.0%)
#Total number of single cut vias = 2688 ( 75.0%)
#Up-Via Summary (total 3586):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# MET1            1455 ( 79.8%)       369 ( 20.2%)       1824
# MET2            1233 ( 70.0%)       529 ( 30.0%)       1762
#-----------------------------------------------------------
#                 2688 ( 75.0%)       898 ( 25.0%)       3586 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 24
#Total wire length = 64666 um.
#Total half perimeter of net bounding box = 53898 um.
#Total wire length on LAYER MET1 = 7683 um.
#Total wire length on LAYER MET2 = 22393 um.
#Total wire length on LAYER MET3 = 34590 um.
#Total wire length on LAYER MET4 = 0 um.
#Total number of vias = 3586
#Total number of multi-cut vias = 898 ( 25.0%)
#Total number of single cut vias = 2688 ( 75.0%)
#Up-Via Summary (total 3586):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# MET1            1455 ( 79.8%)       369 ( 20.2%)       1824
# MET2            1233 ( 70.0%)       529 ( 30.0%)       1762
#-----------------------------------------------------------
#                 2688 ( 75.0%)       898 ( 25.0%)       3586 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 7.18 (MB)
#Total memory = 1520.10 (MB)
#Peak memory = 1566.34 (MB)
#Skip updating routing design signature in db-snapshot flow
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -44.19 (MB)
#Total memory = 1464.33 (MB)
#Peak memory = 1566.34 (MB)
#Number of warnings = 0
#Total number of warnings = 14
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Oct 19 11:36:12 2023
#
*** EcoRoute #1 [finish] (optDesign #3) : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:01:30.8/0:01:33.7 (1.0), mem = 1865.8M
**optDesign ... cpu = 0:00:16, real = 0:00:17, mem = 1464.3M, totSessionCpu=0:01:31 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #6 PostEcoSummary
Extraction called for design 'top' of instances=431 and nets=567 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design top.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: rc_cWorst
 Corner: rc_cBest
extractDetailRC Option : -outfile /tmp/innovus_temp_9519_srimes01.ost.ch_matthias.meyer_Dg8Oay/top_9519_FMAQo2.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1865.8M)
Extracted 10.0224% (CPU Time= 0:00:00.1  MEM= 1917.8M)
Extracted 20.0244% (CPU Time= 0:00:00.1  MEM= 1917.8M)
Extracted 30.0264% (CPU Time= 0:00:00.1  MEM= 1917.8M)
Extracted 40.0285% (CPU Time= 0:00:00.1  MEM= 1917.8M)
Extracted 50.0305% (CPU Time= 0:00:00.1  MEM= 1917.8M)
Extracted 60.0325% (CPU Time= 0:00:00.1  MEM= 1917.8M)
Extracted 70.0346% (CPU Time= 0:00:00.1  MEM= 1917.8M)
Extracted 80.0366% (CPU Time= 0:00:00.1  MEM= 1917.8M)
Extracted 90.0386% (CPU Time= 0:00:00.1  MEM= 1917.8M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 1917.8M)
Number of Extracted Resistors     : 8704
Number of Extracted Ground Cap.   : 9071
Number of Extracted Coupling Cap. : 24672
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: rc_cWorst
 Corner: rc_cBest
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1886.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:02.0  MEM: 1894.555M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 250nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1904.28)
*** Calculating scaling factor for ls_wc libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 445
End delay calculation. (MEM=1919.96 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1919.96 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:01:32 mem=1944.0M)

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 av_wc 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 185.277 | 185.277 | 187.026 | 192.410 |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   496   |   283   |   159   |   90    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 82.499%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:17, real = 0:00:19, mem = 1519.0M, totSessionCpu=0:01:32 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #7 OptimizationRecovery
*** Timing Is met
*** Check timing (0:00:00.0)
**INFO: flowCheckPoint #8 FinalSummary
Reported timing to dir ../reports/par/timingReports/opt_design/
**optDesign ... cpu = 0:00:17, real = 0:00:19, mem = 1517.0M, totSessionCpu=0:01:32 **
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 250nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1905.55)
*** Calculating scaling factor for ls_bc libraries using the default operating condition of each library.
Total number of fetched objects 445
End delay calculation. (MEM=1917.58 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1917.58 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:01:33 mem=1941.6M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph

------------------------------------------------------------------
     optDesign Final Non-SI Timing Summary
------------------------------------------------------------------

Setup views included:
 av_wc 
Hold views included:
 av_bc

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 185.277 | 185.277 | 187.026 | 192.410 |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   496   |   283   |   159   |   90    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.011  |  0.492  |  0.011  |  0.790  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   496   |   283   |   159   |   90    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 82.499%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:19, real = 0:00:21, mem = 1568.4M, totSessionCpu=0:01:34 **
Opt: RC extraction mode changed to 'detail'
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #3 [finish] : cpu/real = 0:00:18.7/0:00:20.6 (0.9), totSession cpu/real = 0:01:33.6/0:01:37.4 (1.0), mem = 1921.1M
#Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=567)
#CELL_VIEW top,init
#Number of pins = 105
#Number of insts = 431
#Number of special nets = 2
#Number of nets = 567
#Begin net statistic report:
#    number of nets with preferred extra spacing = 24
#    number of nets with default rule = 567
#    number of nets with pin count 0 = 122
#    number of nets with pin count 2 = 243
#    number of nets with pin count 3 = 64
#    number of nets with pin count 4 = 57
#    number of nets with pin count 5 = 19
#    number of nets with pin count 6 = 4
#    number of nets with pin count 7 = 4
#    number of nets with pin count 8 = 8
#    number of nets with pin count 9 = 15
#    number of nets with pin count 10 = 9
#    number of nets with pin count 11 = 17
#    number of nets with pin count 12 = 1
#    number of nets with pin count 18 = 1
#    number of nets with pin count 19 = 1
#    number of nets with pin count [50 to 59) = 1
#    number of nets with pin count [60 to 69) = 1
#    average number of pin counts = 3.00
#    maximum number of pin counts = 64
#End net statistic report
#
#Begin instance pin statistic report:
#    number of pins on layer MET1 = 1597
#    number of pins with multiple layers = 0
#End instance pin statistic report
#
#Total number of nets with non-default rule or having extra spacing = 24
#Total wire length = 64666 um.
#Total half perimeter of net bounding box = 53898 um.
#Total wire length on LAYER MET1 = 7683 um.
#Total wire length on LAYER MET2 = 22393 um.
#Total wire length on LAYER MET3 = 34590 um.
#Total wire length on LAYER MET4 = 0 um.
#Total number of vias = 3586
#Total number of multi-cut vias = 898 ( 25.0%)
#Total number of single cut vias = 2688 ( 75.0%)
#Up-Via Summary (total 3586):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# MET1            1455 ( 79.8%)       369 ( 20.2%)       1824
# MET2            1233 ( 70.0%)       529 ( 30.0%)       1762
#-----------------------------------------------------------
#                 2688 ( 75.0%)       898 ( 25.0%)       3586 
#
#
#Vias used for rule 'DEFAULT'
# VIA1_C_via                 1455	(single)
# VIA1_CV1_via                119
# VIA1_CV2_via                112
# VIA1_CH2_via                 80
# VIA1_CH1_via                 58
# VIA2_C_via                 1233	(single)
# VIA2_CV1_via                209
# VIA2_CV2_via                143
# VIA2_CH1_via                 90
# VIA2_CH2_via                 87
#
#Total number of DRC violations = 0
#	no debugging net set
<CMD> setFillerMode -core {DECAP25L5V DECAP10L5V DECAP5L5V DECAP3L5V DECAP2L5V FEED25L5V FEED4L5V FEED3L5V FEED2L5V FEED1L5V} -merge true -corePrefix FILL -add_fillers_with_drc true -fitGap true -ecoMode true -diffCellViol true
**WARN: (IMPSP-5123):	Cell FEED4L5V is not found.
Type 'man IMPSP-5123' for more detail.
<CMD> addFiller -check_signal_drc true
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Deleted 0 overlapping filler instances
*INFO: Adding fillers to top-module.
*INFO:   Added 16 filler insts (cell DECAP25L5V / prefix FILL).
*INFO:   Added 0 filler inst  (cell FEED25L5V / prefix FILL).
*INFO:   Added 17 filler insts (cell DECAP10L5V / prefix FILL).
*INFO:   Added 24 filler insts (cell DECAP5L5V / prefix FILL).
*INFO:   Added 22 filler insts (cell DECAP3L5V / prefix FILL).
*INFO:   Added 40 filler insts (cell FEED3L5V / prefix FILL).
*INFO:   Added 25 filler insts (cell DECAP2L5V / prefix FILL).
*INFO:   Added 21 filler insts (cell FEED2L5V / prefix FILL).
*INFO:   Added 60 filler insts (cell FEED1L5V / prefix FILL).
*INFO: Total 225 filler insts added - prefix FILL (CPU: 0:00:00.0).
For 225 new insts, <CMD> ecoRoute -fix_drc
**INFO: User settings:
setNanoRouteMode -drouteAutoStop                                false
setNanoRouteMode -droutePostRouteSpreadWire                     false
setNanoRouteMode -drouteStartIteration                          0
setNanoRouteMode -drouteUseMinSpacingForBlockage                false
setNanoRouteMode -drouteUseMultiCutViaEffort                    high
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           184.6
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeAntennaCellName                          ANTENNACELL2L5V
setNanoRouteMode -routeBottomRoutingLayer                       1
setNanoRouteMode -routeInsertAntennaDiode                       true
setNanoRouteMode -routeTopRoutingLayer                          3
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithTimingDriven                         false
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          250

#% Begin detailRoute (date=10/19 11:36:16, mem=1540.4M)

detailRoute -fix_drc

#Start detailRoute on Thu Oct 19 11:36:16 2023
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=567)
#NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
#WARNING (NRDB-942) Reset routeExpWithEcoForShielding to false because there is no existing shielding wire.
#Start routing data preparation on Thu Oct 19 11:36:16 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 5.500.
#Voltage range [0.000 - 5.500] has 565 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [4.500 - 5.500] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# MET1         H   Track-Pitch = 1.3000    Line-2-Via Pitch = 1.1500
# MET2         V   Track-Pitch = 1.4000    Line-2-Via Pitch = 1.2000
# MET3         H   Track-Pitch = 1.3000    Line-2-Via Pitch = 1.2000
# MET4         V   Track-Pitch = 1.4000    Line-2-Via Pitch = 1.3000
#Processed 225/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(225 insts marked dirty, reset pre-exisiting dirty flag on 225 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1542.64 (MB), peak = 1618.50 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer MET2's pitch = 1.4000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1544.18 (MB), peak = 1618.50 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 100.0% of the total area was rechecked for DRC, and 0.0% required routing.
#   number of violations = 0
#225 out of 656 instances (34.3%) need to be verified(marked ipoed), dirty area = 16.1%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1551.36 (MB), peak = 1618.50 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 24
#Total wire length = 64666 um.
#Total half perimeter of net bounding box = 53898 um.
#Total wire length on LAYER MET1 = 7683 um.
#Total wire length on LAYER MET2 = 22393 um.
#Total wire length on LAYER MET3 = 34590 um.
#Total wire length on LAYER MET4 = 0 um.
#Total number of vias = 3586
#Total number of multi-cut vias = 898 ( 25.0%)
#Total number of single cut vias = 2688 ( 75.0%)
#Up-Via Summary (total 3586):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# MET1            1455 ( 79.8%)       369 ( 20.2%)       1824
# MET2            1233 ( 70.0%)       529 ( 30.0%)       1762
#-----------------------------------------------------------
#                 2688 ( 75.0%)       898 ( 25.0%)       3586 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 12.73 (MB)
#Total memory = 1551.36 (MB)
#Peak memory = 1618.50 (MB)
#	no debugging net set
#
#detailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -41.96 (MB)
#Total memory = 1498.43 (MB)
#Peak memory = 1618.50 (MB)
#Number of warnings = 1
#Total number of warnings = 15
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Thu Oct 19 11:36:16 2023
#
#% End detailRoute (date=10/19 11:36:16, total cpu=0:00:00.5, real=0:00:00.0, peak res=1540.4M, current mem=1497.4M)
<CMD> setExtractRCMode -engine postRoute -coupled true -effortLevel low
<CMD> extractRC
Extraction called for design 'top' of instances=656 and nets=567 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design top.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: rc_cWorst
 Corner: rc_cBest
extractDetailRC Option : -outfile /tmp/innovus_temp_9519_srimes01.ost.ch_matthias.meyer_Dg8Oay/top_9519_FMAQo2.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1886.2M)
Extracted 10.0224% (CPU Time= 0:00:00.1  MEM= 1938.2M)
Extracted 20.0244% (CPU Time= 0:00:00.1  MEM= 1938.2M)
Extracted 30.0264% (CPU Time= 0:00:00.1  MEM= 1938.2M)
Extracted 40.0285% (CPU Time= 0:00:00.1  MEM= 1938.2M)
Extracted 50.0305% (CPU Time= 0:00:00.1  MEM= 1938.2M)
Extracted 60.0325% (CPU Time= 0:00:00.1  MEM= 1938.2M)
Extracted 70.0346% (CPU Time= 0:00:00.1  MEM= 1938.2M)
Extracted 80.0366% (CPU Time= 0:00:00.1  MEM= 1938.2M)
Extracted 90.0386% (CPU Time= 0:00:00.1  MEM= 1938.2M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 1938.2M)
Number of Extracted Resistors     : 8704
Number of Extracted Ground Cap.   : 9071
Number of Extracted Coupling Cap. : 24672
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: rc_cWorst
 Corner: rc_cBest
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1906.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:02.0  MEM: 1914.906M)
<CMD> timeDesign -signOff -reportOnly -outDir ../reports/par/timingReports/
**WARN: (IMPOPT-7250):	Option -signOff for command timeDesign is obsolete and has been replaced by signoffTimeDesign.
The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use signoffTimeDesign.
The 'setDelayCalMode -SIAware false' command is set. Running Signoff Base AAE Analysis. If Signoff SI AAE Analysis is required set 'setDelayCalMode -SIAware true'.
*** timeDesign #3 [begin] : totSession cpu/real = 0:01:35.2/0:01:39.8 (1.0), mem = 1914.9M
Restoring the original setting for timing_disable_library_data_to_data_checks. Setting it to 'false'.
Restoring the original setting for timing_disable_user_data_to_data_checks. Setting it to 'false'.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
Deleting AAE DB and timing data for delay calculations...
AAE DB initialization (MEM=1914.91 CPU=0:00:00.0 REAL=0:00:00.0) 
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 250nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1932.67)
*** Calculating scaling factor for ls_wc libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
End delay calculation. (MEM=1946.81 CPU=0:00:00.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1938.81 CPU=0:00:00.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:01:36 mem=1962.8M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 av_wc 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 185.276 | 185.276 | 187.020 | 192.407 |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   496   |   283   |   159   |   90    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 82.499%
       (100.000% with Fillers)
------------------------------------------------------------------
Reported timing to dir ../reports/par/timingReports/
Total CPU time: 0.69 sec
Total Real time: 1.0 sec
Total Memory Usage: 1920.257812 Mbytes
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
*** timeDesign #3 [finish] : cpu/real = 0:00:00.7/0:00:00.8 (0.9), totSession cpu/real = 0:01:35.9/0:01:40.7 (1.0), mem = 1896.3M
<CMD> timeDesign -signOff -hold -reportOnly -outDir ../reports/par/timingReports/
**WARN: (IMPOPT-7250):	Option -signOff for command timeDesign is obsolete and has been replaced by signoffTimeDesign.
The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use signoffTimeDesign.
The 'setDelayCalMode -SIAware false' command is set. Running Signoff Base AAE Analysis. If Signoff SI AAE Analysis is required set 'setDelayCalMode -SIAware true'.
*** timeDesign #4 [begin] : totSession cpu/real = 0:01:35.9/0:01:40.7 (1.0), mem = 1896.3M
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 250nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1918.58)
*** Calculating scaling factor for ls_bc libraries using the default operating condition of each library.
End delay calculation. (MEM=1930.6 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1930.6 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:01:36 mem=1954.6M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 av_bc 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.011  |  0.492  |  0.011  |  0.790  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   496   |   283   |   159   |   90    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 82.499%
       (100.000% with Fillers)
------------------------------------------------------------------
Reported timing to dir ../reports/par/timingReports/
Total CPU time: 1.1 sec
Total Real time: 1.0 sec
Total Memory Usage: 1920.703125 Mbytes
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
*** timeDesign #4 [finish] : cpu/real = 0:00:01.1/0:00:01.2 (0.9), totSession cpu/real = 0:01:37.0/0:01:41.9 (1.0), mem = 1920.7M
<CMD> report_timing > $REPORTS_PATH/timing.txt
<CMD> verifyConnectivity -report ../reports/par/verifyConn.rpt
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu Oct 19 11:36:20 2023

Design Name: top
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (1062.6000, 104.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Thu Oct 19 11:36:20 2023
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> verify_drc -report ../reports/par/verifyDrc.rpt
#-check_same_via_cell true               # bool, default=false, user setting
#-report ../reports/par/verifyDrc.rpt    # string, default="", user setting
 *** Starting Verify DRC (MEM: 1944.7) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 256.1M) ***

<CMD> verifyProcessAntenna -report ../reports/par/verifyProcessAnt.rpt

******* START VERIFY ANTENNA ********
Report File: ../reports/par/verifyProcessAnt.rpt
LEF Macro File: top.antenna.lef
Verification Complete: 0 Violations
******* DONE VERIFY ANTENNA ********
(CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> saveNetlist ../results/par/top_impl.v -excludeLeafCell
Writing Netlist "../results/par/top_impl.v" ...
<CMD> saveNetlist ../results/par/top_impl_phys.v -includePhysicalInst -excludeCellInst {FEED25L5V FEED10L5V FEED5L5V FEED3L5V FEED2L5V FEED1L5V}
Writing Netlist "../results/par/top_impl_phys.v" ...
Pwr name (\vdd5! ).
Gnd name (\gnd! ).
1 Pwr names and 1 Gnd names.
<CMD> set dbgLefDefOutVersion 5.8
<CMD> defOut -floorplan -routing ../results/par/top.def
Writing DEF file '../results/par/top.def', current time is Thu Oct 19 11:36:20 2023 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '../results/par/top.def' is written, current time is Thu Oct 19 11:36:20 2023 ...
<CMD> rcOut -view av_wc -spef ../results/par/top_wc.spef
RC Out has the following PVT Info:
   RC:rc_cWorst, Operating temperature 125 C
Dumping Spef file.....
Printing D_NET...
RC Out from RCDB Completed (CPU Time= 0:00:00.1  MEM= 2240.8M)
<CMD> checkDesign -all -outdir ../reports/par/checkDesign_post/
Begin checking placement ... (start mem=2240.8M, init mem=2240.8M)
*info: Recommended don't use cell = 0           
*info: Placed = 656            (Fixed = 22)
*info: Unplaced = 0           
Placement Density:100.00%(85525/85525)
Placement Density (including fixed std cells):100.00%(86545/86545)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2240.8M)
Design: top

------ Design Summary:
Total Standard Cell Number   (cells) : 656
Total Block Cell Number      (cells) : 0
Total I/O Pad Cell Number    (cells) : 0
Total Standard Cell Area     ( um^2) : 86544.64
Total Block Cell Area        ( um^2) : 0.00
Total I/O Pad Cell Area      ( um^2) : 0.00

------ Design Statistics:

Number of Instances            : 656
Number of Non-uniquified Insts : 647
Number of Nets                 : 567
Average number of Pins per Net : 3.00
Maximum number of Pins in Net  : 64

------ I/O Port summary

Number of Primary I/O Ports    : 103
Number of Input Ports          : 13
Number of Output Ports         : 90
Number of Bidirectional Ports  : 0
Number of Power/Ground Ports   : 2
Number of Floating Ports                     *: 0
Number of Ports Connected to Multiple Pads   *: 0
Number of Ports Connected to Core Instances   : 103
**WARN: (IMPREPO-202):	There are 103 Ports connected to core instances.

------ Design Rule Checking:

Number of Output Pins connect to Power/Ground *: 0
Number of Insts with Input Pins tied together ?: 0
Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
Number of Input/InOut Floating Pins            : 0
Number of Output Floating Pins                 : 0
Number of Output Term Marked TieHi/Lo         *: 0

Number of nets with tri-state drivers          : 0
Number of nets with parallel drivers           : 0
Number of nets with multiple drivers           : 0
Number of nets with no driver (No FanIn)       : 0
Number of Output Floating nets (No FanOut)     : 120
Number of High Fanout nets (>50)               : 2
**WARN: (IMPREPO-227):	There are 2 High Fanout nets (>50).
**WARN: (IMPREPO-231):	Input netlist has a cell 'DECAP3L5V' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
**WARN: (IMPREPO-231):	Input netlist has a cell 'FEED1L5V' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
**WARN: (IMPREPO-231):	Input netlist has a cell 'FEED1L5V' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
**WARN: (IMPREPO-231):	Input netlist has a cell 'FEED1L5V' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
**WARN: (IMPREPO-231):	Input netlist has a cell 'FEED3L5V' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
**WARN: (IMPREPO-231):	Input netlist has a cell 'DECAP5L5V' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
**WARN: (IMPREPO-231):	Input netlist has a cell 'FEED2L5V' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
**WARN: (IMPREPO-231):	Input netlist has a cell 'FEED1L5V' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
**WARN: (IMPREPO-231):	Input netlist has a cell 'DECAP3L5V' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
**WARN: (IMPREPO-231):	Input netlist has a cell 'FEED3L5V' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
**WARN: (IMPREPO-231):	Input netlist has a cell 'FEED1L5V' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
**WARN: (IMPREPO-231):	Input netlist has a cell 'DECAP2L5V' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
**WARN: (IMPREPO-231):	Input netlist has a cell 'FEED2L5V' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
**WARN: (IMPREPO-231):	Input netlist has a cell 'FEED2L5V' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
**WARN: (IMPREPO-231):	Input netlist has a cell 'FEED3L5V' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
**WARN: (IMPREPO-231):	Input netlist has a cell 'FEED2L5V' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
**WARN: (IMPREPO-231):	Input netlist has a cell 'FEED1L5V' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
**WARN: (IMPREPO-231):	Input netlist has a cell 'DECAP2L5V' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
**WARN: (IMPREPO-231):	Input netlist has a cell 'FEED1L5V' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
**WARN: (IMPREPO-231):	Input netlist has a cell 'DECAP25L5V' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
**WARN: (EMS-27):	Message (IMPREPO-231) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

# Number of cells of input netlist marked dont_use = 225.

**WARN: (IMPREPO-213):	There are 103 I/O Pins connected to Non-IO Insts.
Checking for any assigns in the netlist...
  No assigns found.
Checking routing tracks.....
Checking other grids.....
Checking routing blockage.....
Checking components.....
Checking constraints (guide/region/fence).....
Checking groups.....
Checking Ptn Core Box.....

Checking Preroutes.....
No. of regular pre-routes not on tracks : 0 
 Design check done.
Report saved in file ../reports/par/checkDesign_post//top.main.htm.ascii

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPREPO-227          1  There are %d High Fanout nets (>50).     
WARNING   IMPREPO-231        225  Input netlist has a cell '%s' which is m...
WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
WARNING   IMPREPO-213          1  There are %d I/O Pins connected to Non-I...
*** Message Summary: 228 warning(s), 0 error(s)

<CMD> write_sdf -setuphold merge_always \
          -recrem merge_always -version 3.0 \
          -min_view av_bc -max_view av_wc \
          -target_application verilog $OUTPUTS_PATH/${DESIGN}.sdf
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 250nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2217.07)
*** Calculating scaling factor for ls_wc libraries using the default operating condition of each library.
End delay calculation. (MEM=2185.06 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2185.06 CPU=0:00:00.2 REAL=0:00:00.0)
<CMD> summaryReport -outdir ../reports/par/summary
Start to collect the design information.
Build netlist information for Cell top.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file ../reports/par/summary/top.main.htm.ascii
<CMD> add_text -label clk -height 0.6 -alignment centerLeft -pt {{960.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {959.7 102.8 960.3 104.0} -layer MET1 -net clk
<CMD> add_text -label rst -height 0.6 -alignment centerLeft -pt {{945.0 0.0}} -layer M1T -orient R90 -oaPurpose drawing
<CMD> add_shape -rect {944.7 0.0 945.3 1.2} -layer MET1 -net rst
<CMD> add_text -label i_sclk -height 0.6 -alignment centerLeft -pt {{315.0 0.0}} -layer M1T -orient R90 -oaPurpose drawing
<CMD> add_shape -rect {314.7 0.0 315.3 1.2} -layer MET1 -net i_sclk
<CMD> add_text -label i_ss -height 0.6 -alignment centerLeft -pt {{105.0 0.0}} -layer M1T -orient R90 -oaPurpose drawing
<CMD> add_shape -rect {104.7 0.0 105.3 1.2} -layer MET1 -net i_ss
<CMD> add_text -label i_mosi -height 0.6 -alignment centerLeft -pt {{725.0 0.0}} -layer M1T -orient R90 -oaPurpose drawing
<CMD> add_shape -rect {724.7 0.0 725.3 1.2} -layer MET1 -net i_mosi
<CMD> add_text -label o_miso -height 0.6 -alignment centerLeft -pt {{525.0 0.0}} -layer M1T -orient R90 -oaPurpose drawing
<CMD> add_shape -rect {524.7 0.0 525.3 1.2} -layer MET1 -net o_miso
<CMD> add_text -label o_miso_en -height 0.6 -alignment centerLeft -pt {{535.0 0.0}} -layer M1T -orient R90 -oaPurpose drawing
<CMD> add_shape -rect {534.7 0.0 535.3 1.2} -layer MET1 -net o_miso_en
<CMD> add_text -label o_register<55> -height 0.6 -alignment centerLeft -pt {{550.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {549.7 102.8 550.3 104.0} -layer MET1 -net {{o_register[55]}}
<CMD> add_text -label o_register<54> -height 0.6 -alignment centerLeft -pt {{540.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {539.7 102.8 540.3 104.0} -layer MET1 -net {{o_register[54]}}
<CMD> add_text -label o_register<53> -height 0.6 -alignment centerLeft -pt {{530.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {529.7 102.8 530.3 104.0} -layer MET1 -net {{o_register[53]}}
<CMD> add_text -label o_register<52> -height 0.6 -alignment centerLeft -pt {{520.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {519.7 102.8 520.3 104.0} -layer MET1 -net {{o_register[52]}}
<CMD> add_text -label o_register<51> -height 0.6 -alignment centerLeft -pt {{510.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {509.7 102.8 510.3 104.0} -layer MET1 -net {{o_register[51]}}
<CMD> add_text -label o_register<50> -height 0.6 -alignment centerLeft -pt {{500.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {499.7 102.8 500.3 104.0} -layer MET1 -net {{o_register[50]}}
<CMD> add_text -label o_register<49> -height 0.6 -alignment centerLeft -pt {{490.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {489.7 102.8 490.3 104.0} -layer MET1 -net {{o_register[49]}}
<CMD> add_text -label o_register<48> -height 0.6 -alignment centerLeft -pt {{480.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {479.7 102.8 480.3 104.0} -layer MET1 -net {{o_register[48]}}
<CMD> add_text -label o_register<47> -height 0.6 -alignment centerLeft -pt {{470.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {469.7 102.8 470.3 104.0} -layer MET1 -net {{o_register[47]}}
<CMD> add_text -label o_register<46> -height 0.6 -alignment centerLeft -pt {{460.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {459.7 102.8 460.3 104.0} -layer MET1 -net {{o_register[46]}}
<CMD> add_text -label o_register<45> -height 0.6 -alignment centerLeft -pt {{450.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {449.7 102.8 450.3 104.0} -layer MET1 -net {{o_register[45]}}
<CMD> add_text -label o_register<44> -height 0.6 -alignment centerLeft -pt {{440.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {439.7 102.8 440.3 104.0} -layer MET1 -net {{o_register[44]}}
<CMD> add_text -label o_register<43> -height 0.6 -alignment centerLeft -pt {{430.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {429.7 102.8 430.3 104.0} -layer MET1 -net {{o_register[43]}}
<CMD> add_text -label o_register<42> -height 0.6 -alignment centerLeft -pt {{420.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {419.7 102.8 420.3 104.0} -layer MET1 -net {{o_register[42]}}
<CMD> add_text -label o_register<41> -height 0.6 -alignment centerLeft -pt {{410.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {409.7 102.8 410.3 104.0} -layer MET1 -net {{o_register[41]}}
<CMD> add_text -label o_register<40> -height 0.6 -alignment centerLeft -pt {{400.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {399.7 102.8 400.3 104.0} -layer MET1 -net {{o_register[40]}}
<CMD> add_text -label o_register<39> -height 0.6 -alignment centerLeft -pt {{390.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {389.7 102.8 390.3 104.0} -layer MET1 -net {{o_register[39]}}
<CMD> add_text -label o_register<38> -height 0.6 -alignment centerLeft -pt {{380.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {379.7 102.8 380.3 104.0} -layer MET1 -net {{o_register[38]}}
<CMD> add_text -label o_register<37> -height 0.6 -alignment centerLeft -pt {{370.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {369.7 102.8 370.3 104.0} -layer MET1 -net {{o_register[37]}}
<CMD> add_text -label o_register<36> -height 0.6 -alignment centerLeft -pt {{360.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {359.7 102.8 360.3 104.0} -layer MET1 -net {{o_register[36]}}
<CMD> add_text -label o_register<35> -height 0.6 -alignment centerLeft -pt {{350.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {349.7 102.8 350.3 104.0} -layer MET1 -net {{o_register[35]}}
<CMD> add_text -label o_register<34> -height 0.6 -alignment centerLeft -pt {{340.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {339.7 102.8 340.3 104.0} -layer MET1 -net {{o_register[34]}}
<CMD> add_text -label o_register<33> -height 0.6 -alignment centerLeft -pt {{330.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {329.7 102.8 330.3 104.0} -layer MET1 -net {{o_register[33]}}
<CMD> add_text -label o_register<32> -height 0.6 -alignment centerLeft -pt {{320.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {319.7 102.8 320.3 104.0} -layer MET1 -net {{o_register[32]}}
<CMD> add_text -label o_register<31> -height 0.6 -alignment centerLeft -pt {{310.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {309.7 102.8 310.3 104.0} -layer MET1 -net {{o_register[31]}}
<CMD> add_text -label o_register<30> -height 0.6 -alignment centerLeft -pt {{300.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {299.7 102.8 300.3 104.0} -layer MET1 -net {{o_register[30]}}
<CMD> add_text -label o_register<29> -height 0.6 -alignment centerLeft -pt {{290.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {289.7 102.8 290.3 104.0} -layer MET1 -net {{o_register[29]}}
<CMD> add_text -label o_register<28> -height 0.6 -alignment centerLeft -pt {{280.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {279.7 102.8 280.3 104.0} -layer MET1 -net {{o_register[28]}}
<CMD> add_text -label o_register<27> -height 0.6 -alignment centerLeft -pt {{270.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {269.7 102.8 270.3 104.0} -layer MET1 -net {{o_register[27]}}
<CMD> add_text -label o_register<26> -height 0.6 -alignment centerLeft -pt {{260.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {259.7 102.8 260.3 104.0} -layer MET1 -net {{o_register[26]}}
<CMD> add_text -label o_register<25> -height 0.6 -alignment centerLeft -pt {{250.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {249.7 102.8 250.3 104.0} -layer MET1 -net {{o_register[25]}}
<CMD> add_text -label o_register<24> -height 0.6 -alignment centerLeft -pt {{240.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {239.7 102.8 240.3 104.0} -layer MET1 -net {{o_register[24]}}
<CMD> add_text -label o_register<23> -height 0.6 -alignment centerLeft -pt {{230.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {229.7 102.8 230.3 104.0} -layer MET1 -net {{o_register[23]}}
<CMD> add_text -label o_register<22> -height 0.6 -alignment centerLeft -pt {{220.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {219.7 102.8 220.3 104.0} -layer MET1 -net {{o_register[22]}}
<CMD> add_text -label o_register<21> -height 0.6 -alignment centerLeft -pt {{210.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {209.7 102.8 210.3 104.0} -layer MET1 -net {{o_register[21]}}
<CMD> add_text -label o_register<20> -height 0.6 -alignment centerLeft -pt {{200.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {199.7 102.8 200.3 104.0} -layer MET1 -net {{o_register[20]}}
<CMD> add_text -label o_register<19> -height 0.6 -alignment centerLeft -pt {{190.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {189.7 102.8 190.3 104.0} -layer MET1 -net {{o_register[19]}}
<CMD> add_text -label o_register<18> -height 0.6 -alignment centerLeft -pt {{180.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {179.7 102.8 180.3 104.0} -layer MET1 -net {{o_register[18]}}
<CMD> add_text -label o_register<17> -height 0.6 -alignment centerLeft -pt {{170.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {169.7 102.8 170.3 104.0} -layer MET1 -net {{o_register[17]}}
<CMD> add_text -label o_register<16> -height 0.6 -alignment centerLeft -pt {{160.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {159.7 102.8 160.3 104.0} -layer MET1 -net {{o_register[16]}}
<CMD> add_text -label o_register<15> -height 0.6 -alignment centerLeft -pt {{150.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {149.7 102.8 150.3 104.0} -layer MET1 -net {{o_register[15]}}
<CMD> add_text -label o_register<14> -height 0.6 -alignment centerLeft -pt {{140.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {139.7 102.8 140.3 104.0} -layer MET1 -net {{o_register[14]}}
<CMD> add_text -label o_register<13> -height 0.6 -alignment centerLeft -pt {{130.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {129.7 102.8 130.3 104.0} -layer MET1 -net {{o_register[13]}}
<CMD> add_text -label o_register<12> -height 0.6 -alignment centerLeft -pt {{120.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {119.7 102.8 120.3 104.0} -layer MET1 -net {{o_register[12]}}
<CMD> add_text -label o_register<11> -height 0.6 -alignment centerLeft -pt {{110.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {109.7 102.8 110.3 104.0} -layer MET1 -net {{o_register[11]}}
<CMD> add_text -label o_register<10> -height 0.6 -alignment centerLeft -pt {{100.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {99.7 102.8 100.3 104.0} -layer MET1 -net {{o_register[10]}}
<CMD> add_text -label o_register<9> -height 0.6 -alignment centerLeft -pt {{90.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {89.7 102.8 90.3 104.0} -layer MET1 -net {{o_register[9]}}
<CMD> add_text -label o_register<8> -height 0.6 -alignment centerLeft -pt {{80.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {79.7 102.8 80.3 104.0} -layer MET1 -net {{o_register[8]}}
<CMD> add_text -label o_register<7> -height 0.6 -alignment centerLeft -pt {{70.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {69.7 102.8 70.3 104.0} -layer MET1 -net {{o_register[7]}}
<CMD> add_text -label o_register<6> -height 0.6 -alignment centerLeft -pt {{60.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {59.7 102.8 60.3 104.0} -layer MET1 -net {{o_register[6]}}
<CMD> add_text -label o_register<5> -height 0.6 -alignment centerLeft -pt {{50.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {49.7 102.8 50.3 104.0} -layer MET1 -net {{o_register[5]}}
<CMD> add_text -label o_register<4> -height 0.6 -alignment centerLeft -pt {{40.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {39.7 102.8 40.3 104.0} -layer MET1 -net {{o_register[4]}}
<CMD> add_text -label o_register<3> -height 0.6 -alignment centerLeft -pt {{30.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {29.7 102.8 30.3 104.0} -layer MET1 -net {{o_register[3]}}
<CMD> add_text -label o_register<2> -height 0.6 -alignment centerLeft -pt {{20.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {19.7 102.8 20.3 104.0} -layer MET1 -net {{o_register[2]}}
<CMD> add_text -label o_register<1> -height 0.6 -alignment centerLeft -pt {{10.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {9.7 102.8 10.3 104.0} -layer MET1 -net {{o_register[1]}}
<CMD> add_text -label o_register<0> -height 0.6 -alignment centerLeft -pt {{5.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {4.7 102.8 5.3 104.0} -layer MET1 -net {{o_register[0]}}
<CMD> add_text -label i_register<7> -height 0.6 -alignment centerLeft -pt {{630.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {629.7 102.8 630.3 104.0} -layer MET1 -net {{i_register[7]}}
<CMD> add_text -label i_register<6> -height 0.6 -alignment centerLeft -pt {{620.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {619.7 102.8 620.3 104.0} -layer MET1 -net {{i_register[6]}}
<CMD> add_text -label i_register<5> -height 0.6 -alignment centerLeft -pt {{610.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {609.7 102.8 610.3 104.0} -layer MET1 -net {{i_register[5]}}
<CMD> add_text -label i_register<4> -height 0.6 -alignment centerLeft -pt {{600.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {599.7 102.8 600.3 104.0} -layer MET1 -net {{i_register[4]}}
<CMD> add_text -label i_register<3> -height 0.6 -alignment centerLeft -pt {{590.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {589.7 102.8 590.3 104.0} -layer MET1 -net {{i_register[3]}}
<CMD> add_text -label i_register<2> -height 0.6 -alignment centerLeft -pt {{580.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {579.7 102.8 580.3 104.0} -layer MET1 -net {{i_register[2]}}
<CMD> add_text -label i_register<1> -height 0.6 -alignment centerLeft -pt {{570.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {569.7 102.8 570.3 104.0} -layer MET1 -net {{i_register[1]}}
<CMD> add_text -label i_register<0> -height 0.6 -alignment centerLeft -pt {{560.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {559.7 102.8 560.3 104.0} -layer MET1 -net {{i_register[0]}}
<CMD> add_text -label o_analog_p<31> -height 0.6 -alignment centerLeft -pt {{950.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {949.7 102.8 950.3 104.0} -layer MET1 -net {{o_analog_p[31]}}
<CMD> add_text -label o_analog_p<30> -height 0.6 -alignment centerLeft -pt {{940.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {939.7 102.8 940.3 104.0} -layer MET1 -net {{o_analog_p[30]}}
<CMD> add_text -label o_analog_p<29> -height 0.6 -alignment centerLeft -pt {{930.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {929.7 102.8 930.3 104.0} -layer MET1 -net {{o_analog_p[29]}}
<CMD> add_text -label o_analog_p<28> -height 0.6 -alignment centerLeft -pt {{920.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {919.7 102.8 920.3 104.0} -layer MET1 -net {{o_analog_p[28]}}
<CMD> add_text -label o_analog_p<27> -height 0.6 -alignment centerLeft -pt {{910.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {909.7 102.8 910.3 104.0} -layer MET1 -net {{o_analog_p[27]}}
<CMD> add_text -label o_analog_p<26> -height 0.6 -alignment centerLeft -pt {{900.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {899.7 102.8 900.3 104.0} -layer MET1 -net {{o_analog_p[26]}}
<CMD> add_text -label o_analog_p<25> -height 0.6 -alignment centerLeft -pt {{890.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {889.7 102.8 890.3 104.0} -layer MET1 -net {{o_analog_p[25]}}
<CMD> add_text -label o_analog_p<24> -height 0.6 -alignment centerLeft -pt {{880.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {879.7 102.8 880.3 104.0} -layer MET1 -net {{o_analog_p[24]}}
<CMD> add_text -label o_analog_p<23> -height 0.6 -alignment centerLeft -pt {{870.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {869.7 102.8 870.3 104.0} -layer MET1 -net {{o_analog_p[23]}}
<CMD> add_text -label o_analog_p<22> -height 0.6 -alignment centerLeft -pt {{860.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {859.7 102.8 860.3 104.0} -layer MET1 -net {{o_analog_p[22]}}
<CMD> add_text -label o_analog_p<21> -height 0.6 -alignment centerLeft -pt {{850.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {849.7 102.8 850.3 104.0} -layer MET1 -net {{o_analog_p[21]}}
<CMD> add_text -label o_analog_p<20> -height 0.6 -alignment centerLeft -pt {{840.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {839.7 102.8 840.3 104.0} -layer MET1 -net {{o_analog_p[20]}}
<CMD> add_text -label o_analog_p<19> -height 0.6 -alignment centerLeft -pt {{830.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {829.7 102.8 830.3 104.0} -layer MET1 -net {{o_analog_p[19]}}
<CMD> add_text -label o_analog_p<18> -height 0.6 -alignment centerLeft -pt {{820.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {819.7 102.8 820.3 104.0} -layer MET1 -net {{o_analog_p[18]}}
<CMD> add_text -label o_analog_p<17> -height 0.6 -alignment centerLeft -pt {{810.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {809.7 102.8 810.3 104.0} -layer MET1 -net {{o_analog_p[17]}}
<CMD> add_text -label o_analog_p<16> -height 0.6 -alignment centerLeft -pt {{800.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {799.7 102.8 800.3 104.0} -layer MET1 -net {{o_analog_p[16]}}
<CMD> add_text -label o_analog_p<15> -height 0.6 -alignment centerLeft -pt {{790.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {789.7 102.8 790.3 104.0} -layer MET1 -net {{o_analog_p[15]}}
<CMD> add_text -label o_analog_p<14> -height 0.6 -alignment centerLeft -pt {{780.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {779.7 102.8 780.3 104.0} -layer MET1 -net {{o_analog_p[14]}}
<CMD> add_text -label o_analog_p<13> -height 0.6 -alignment centerLeft -pt {{770.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {769.7 102.8 770.3 104.0} -layer MET1 -net {{o_analog_p[13]}}
<CMD> add_text -label o_analog_p<12> -height 0.6 -alignment centerLeft -pt {{760.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {759.7 102.8 760.3 104.0} -layer MET1 -net {{o_analog_p[12]}}
<CMD> add_text -label o_analog_p<11> -height 0.6 -alignment centerLeft -pt {{750.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {749.7 102.8 750.3 104.0} -layer MET1 -net {{o_analog_p[11]}}
<CMD> add_text -label o_analog_p<10> -height 0.6 -alignment centerLeft -pt {{740.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {739.7 102.8 740.3 104.0} -layer MET1 -net {{o_analog_p[10]}}
<CMD> add_text -label o_analog_p<9> -height 0.6 -alignment centerLeft -pt {{730.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {729.7 102.8 730.3 104.0} -layer MET1 -net {{o_analog_p[9]}}
<CMD> add_text -label o_analog_p<8> -height 0.6 -alignment centerLeft -pt {{720.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {719.7 102.8 720.3 104.0} -layer MET1 -net {{o_analog_p[8]}}
<CMD> add_text -label o_analog_p<7> -height 0.6 -alignment centerLeft -pt {{710.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {709.7 102.8 710.3 104.0} -layer MET1 -net {{o_analog_p[7]}}
<CMD> add_text -label o_analog_p<6> -height 0.6 -alignment centerLeft -pt {{700.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {699.7 102.8 700.3 104.0} -layer MET1 -net {{o_analog_p[6]}}
<CMD> add_text -label o_analog_p<5> -height 0.6 -alignment centerLeft -pt {{690.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {689.7 102.8 690.3 104.0} -layer MET1 -net {{o_analog_p[5]}}
<CMD> add_text -label o_analog_p<4> -height 0.6 -alignment centerLeft -pt {{680.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {679.7 102.8 680.3 104.0} -layer MET1 -net {{o_analog_p[4]}}
<CMD> add_text -label o_analog_p<3> -height 0.6 -alignment centerLeft -pt {{670.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {669.7 102.8 670.3 104.0} -layer MET1 -net {{o_analog_p[3]}}
<CMD> add_text -label o_analog_p<2> -height 0.6 -alignment centerLeft -pt {{660.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {659.7 102.8 660.3 104.0} -layer MET1 -net {{o_analog_p[2]}}
<CMD> add_text -label o_analog_p<1> -height 0.6 -alignment centerLeft -pt {{650.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {649.7 102.8 650.3 104.0} -layer MET1 -net {{o_analog_p[1]}}
<CMD> add_text -label o_analog_p<0> -height 0.6 -alignment centerLeft -pt {{640.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
<CMD> add_shape -rect {639.7 102.8 640.3 104.0} -layer MET1 -net {{o_analog_p[0]}}
<CMD> add_text -label vdd5! -height 2.0 -alignment centerLeft -pt {{7.2 6.4}} -layer M2T -orient {} -oaPurpose drawing
<CMD> add_text -label gnd! -height 2.0 -alignment centerLeft -pt {{10.2 9.4}} -layer M2T -orient {} -oaPurpose drawing
<CMD> setOaxMode -textPurpose drawing
<CMD> deleteRouteBlk -type all
**WARN: (IMPFP-6001):	NO matching routing blockage found. Nothing deleted. 
<CMD> deletePlaceBlockage -all
<CMD> oaOut Lib1 top layout -leafViewNames layout
----- oaOut ---------------------------
Saving OpenAccess database: Lib: Lib1, Cell: top, View: layout
**WARN: (IMPOAX-1820):	Not able to save Site 'core_l_5v' in the technology library 'TECH_XH035'. Check if 'setOaxMode -allowTechUpdate true' or lib 'TECH_XH035' should not have technology data attached to it, modifying technology attached to design lib is not recommended. .
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 158 strips and 156 vias are created in OpenAccess database.
Signal Routes: Created 2308 routes.
Created 656 insts; 1312 instTerms; 568 nets; 0 routes.
TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
TIMER: Purge OA from memory: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0.
TIMER: oaOut total process: 0h 0m  0.10s cpu {0h 0m 0s elapsed} Memory = 0.0.
<CMD> win

--------------------------------------------------------------------------------
Exiting Innovus on Thu Oct 19 13:05:16 2023
  Total CPU time:     0:10:53
  Total real time:    1:30:40
  Peak memory (main): 1766.15MB


*** Memory Usage v#1 (Current mem = 2679.301M, initial mem = 476.031M) ***
*** Message Summary: 22822 warning(s), 2 error(s)

--- Ending "Innovus" (totcpu=0:10:47, real=1:30:39, mem=2679.3M) ---
