{
    "code": "module TopModule (\n    input logic clk,\n    input logic in,\n    input logic reset,\n    output logic [7:0] out_byte,\n    output logic done\n);\n\n    // State encoding\n    typedef enum logic [2:0] {\n        IDLE  = 3'b000,\n        START = 3'b001,\n        DATA  = 3'b010,\n        STOP  = 3'b011,\n        DONE  = 3'b100\n    } state_t;\n\n    // State registers\n    state_t current_state, next_state;\n    logic [2:0] bit_count;\n    logic [7:0] data_reg;\n\n    // State transition logic\n    always_ff @(posedge clk) begin\n        if (reset) begin\n            current_state <= IDLE;\n            bit_count <= 3'b000;\n            data_reg <= 8'b00000000;\n            out_byte <= 8'b00000000;\n            done <= 1'b0;\n        end else begin\n            current_state <= next_state;\n        end\n    end\n\n    // Next state logic and output logic\n    always_comb begin\n        // Default assignments\n        next_state = current_state;\n        done = 1'b0;\n\n        case (current_state)\n            IDLE: begin\n                if (in == 1'b0) begin\n                    next_state = START;\n                end\n            end\n            START: begin\n                next_state = DATA;\n                bit_count = 3'b000;\n            end\n            DATA: begin\n                data_reg[bit_count] = in;\n                if (bit_count == 3'b111) begin\n                    next_state = STOP;\n                end else begin\n                    bit_count = bit_count + 1;\n                end\n            end\n            STOP: begin\n                if (in == 1'b1) begin\n                    next_state = DONE;\n                end else begin\n                    next_state = IDLE; // Error recovery\n                end\n            end\n            DONE: begin\n                out_byte = data_reg;\n                done = 1'b1;\n                next_state = IDLE;\n            end\n            default: begin\n                next_state = IDLE; // Default case for synthesis\n            end\n        endcase\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 60,
        "passfail": "R"
    }
}