// Seed: 191495343
`timescale 1 ps / 1ps
module module_0 (
    input  id_0,
    output id_1,
    input  id_2
);
  always @(posedge (1) + id_0 or posedge id_0) begin
    id_1 <= 1;
  end
  logic id_3;
  logic id_4;
endmodule
