// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.1
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="doHistStretch,hls_ip_2016_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.133000,HLS_SYN_LAT=262177,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=3,HLS_SYN_FF=1532,HLS_SYN_LUT=2319}" *)

module doHistStretch (
        ap_clk,
        ap_rst_n,
        inStream_TDATA,
        inStream_TVALID,
        inStream_TREADY,
        inStream_TKEEP,
        inStream_TSTRB,
        inStream_TUSER,
        inStream_TLAST,
        inStream_TID,
        inStream_TDEST,
        outStream_TDATA,
        outStream_TVALID,
        outStream_TREADY,
        outStream_TKEEP,
        outStream_TSTRB,
        outStream_TUSER,
        outStream_TLAST,
        outStream_TID,
        outStream_TDEST,
        s_axi_CTRL_BUS_AWVALID,
        s_axi_CTRL_BUS_AWREADY,
        s_axi_CTRL_BUS_AWADDR,
        s_axi_CTRL_BUS_WVALID,
        s_axi_CTRL_BUS_WREADY,
        s_axi_CTRL_BUS_WDATA,
        s_axi_CTRL_BUS_WSTRB,
        s_axi_CTRL_BUS_ARVALID,
        s_axi_CTRL_BUS_ARREADY,
        s_axi_CTRL_BUS_ARADDR,
        s_axi_CTRL_BUS_RVALID,
        s_axi_CTRL_BUS_RREADY,
        s_axi_CTRL_BUS_RDATA,
        s_axi_CTRL_BUS_RRESP,
        s_axi_CTRL_BUS_BVALID,
        s_axi_CTRL_BUS_BREADY,
        s_axi_CTRL_BUS_BRESP,
        interrupt
);

parameter    ap_ST_st1_fsm_0 = 9'b1;
parameter    ap_ST_st2_fsm_1 = 9'b10;
parameter    ap_ST_st3_fsm_2 = 9'b100;
parameter    ap_ST_st4_fsm_3 = 9'b1000;
parameter    ap_ST_st5_fsm_4 = 9'b10000;
parameter    ap_ST_st6_fsm_5 = 9'b100000;
parameter    ap_ST_st7_fsm_6 = 9'b1000000;
parameter    ap_ST_pp0_stg0_fsm_7 = 9'b10000000;
parameter    ap_ST_st35_fsm_8 = 9'b100000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_7 = 32'b111;
parameter    C_S_AXI_CTRL_BUS_DATA_WIDTH = 32;
parameter    ap_const_int64_8 = 8;
parameter    C_S_AXI_CTRL_BUS_ADDR_WIDTH = 5;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv19_0 = 19'b0000000000000000000;
parameter    ap_const_lv32_437F0000 = 32'b1000011011111110000000000000000;
parameter    ap_const_lv19_40000 = 19'b1000000000000000000;
parameter    ap_const_lv19_1 = 19'b1;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv9_181 = 9'b110000001;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv8_7F = 8'b1111111;

parameter C_S_AXI_CTRL_BUS_WSTRB_WIDTH = (C_S_AXI_CTRL_BUS_DATA_WIDTH / ap_const_int64_8);
parameter C_S_AXI_WSTRB_WIDTH = (C_S_AXI_DATA_WIDTH / ap_const_int64_8);

input   ap_clk;
input   ap_rst_n;
input  [7:0] inStream_TDATA;
input   inStream_TVALID;
output   inStream_TREADY;
input  [0:0] inStream_TKEEP;
input  [0:0] inStream_TSTRB;
input  [1:0] inStream_TUSER;
input  [0:0] inStream_TLAST;
input  [4:0] inStream_TID;
input  [5:0] inStream_TDEST;
output  [7:0] outStream_TDATA;
output   outStream_TVALID;
input   outStream_TREADY;
output  [0:0] outStream_TKEEP;
output  [0:0] outStream_TSTRB;
output  [1:0] outStream_TUSER;
output  [0:0] outStream_TLAST;
output  [4:0] outStream_TID;
output  [5:0] outStream_TDEST;
input   s_axi_CTRL_BUS_AWVALID;
output   s_axi_CTRL_BUS_AWREADY;
input  [C_S_AXI_CTRL_BUS_ADDR_WIDTH - 1 : 0] s_axi_CTRL_BUS_AWADDR;
input   s_axi_CTRL_BUS_WVALID;
output   s_axi_CTRL_BUS_WREADY;
input  [C_S_AXI_CTRL_BUS_DATA_WIDTH - 1 : 0] s_axi_CTRL_BUS_WDATA;
input  [C_S_AXI_CTRL_BUS_WSTRB_WIDTH - 1 : 0] s_axi_CTRL_BUS_WSTRB;
input   s_axi_CTRL_BUS_ARVALID;
output   s_axi_CTRL_BUS_ARREADY;
input  [C_S_AXI_CTRL_BUS_ADDR_WIDTH - 1 : 0] s_axi_CTRL_BUS_ARADDR;
output   s_axi_CTRL_BUS_RVALID;
input   s_axi_CTRL_BUS_RREADY;
output  [C_S_AXI_CTRL_BUS_DATA_WIDTH - 1 : 0] s_axi_CTRL_BUS_RDATA;
output  [1:0] s_axi_CTRL_BUS_RRESP;
output   s_axi_CTRL_BUS_BVALID;
input   s_axi_CTRL_BUS_BREADY;
output  [1:0] s_axi_CTRL_BUS_BRESP;
output   interrupt;

reg inStream_TREADY;
reg outStream_TVALID;

reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_26;
reg    ap_ready;
wire   [7:0] xMin;
wire   [7:0] xMax;
reg    inStream_TDATA_blk_n;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_7;
reg    ap_sig_59;
reg    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1;
reg    ap_reg_ppiten_pp0_it2;
reg    ap_reg_ppiten_pp0_it3;
reg    ap_reg_ppiten_pp0_it4;
reg    ap_reg_ppiten_pp0_it5;
reg    ap_reg_ppiten_pp0_it6;
reg    ap_reg_ppiten_pp0_it7;
reg    ap_reg_ppiten_pp0_it8;
reg    ap_reg_ppiten_pp0_it9;
reg    ap_reg_ppiten_pp0_it10;
reg    ap_reg_ppiten_pp0_it11;
reg    ap_reg_ppiten_pp0_it12;
reg    ap_reg_ppiten_pp0_it13;
reg    ap_reg_ppiten_pp0_it14;
reg    ap_reg_ppiten_pp0_it15;
reg    ap_reg_ppiten_pp0_it16;
reg    ap_reg_ppiten_pp0_it17;
reg    ap_reg_ppiten_pp0_it18;
reg    ap_reg_ppiten_pp0_it19;
reg    ap_reg_ppiten_pp0_it20;
reg    ap_reg_ppiten_pp0_it21;
reg    ap_reg_ppiten_pp0_it22;
reg    ap_reg_ppiten_pp0_it23;
reg    ap_reg_ppiten_pp0_it24;
reg    ap_reg_ppiten_pp0_it25;
reg    ap_reg_ppiten_pp0_it26;
wire   [0:0] exitcond_fu_197_p2;
reg    outStream_TDATA_blk_n;
reg   [0:0] exitcond_reg_394;
reg   [0:0] ap_reg_ppstg_exitcond_reg_394_pp0_iter25;
reg   [18:0] idxPixel_reg_157;
reg   [7:0] xMax_read_reg_369;
reg   [7:0] xMin_read_reg_374;
wire   [8:0] tmp_cast_fu_180_p1;
reg   [8:0] tmp_cast_reg_379;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_177;
wire  signed [31:0] xMax_minus_xMin6_fu_192_p1;
wire   [31:0] grp_fu_177_p1;
reg   [31:0] xMax_minus_xMin_reg_389;
reg    ap_sig_cseq_ST_st7_fsm_6;
reg    ap_sig_188;
reg    ap_sig_192;
reg    ap_sig_ioackin_outStream_TREADY;
reg   [0:0] ap_reg_ppstg_exitcond_reg_394_pp0_iter1;
reg   [0:0] ap_reg_ppstg_exitcond_reg_394_pp0_iter2;
reg   [0:0] ap_reg_ppstg_exitcond_reg_394_pp0_iter3;
reg   [0:0] ap_reg_ppstg_exitcond_reg_394_pp0_iter4;
reg   [0:0] ap_reg_ppstg_exitcond_reg_394_pp0_iter5;
reg   [0:0] ap_reg_ppstg_exitcond_reg_394_pp0_iter6;
reg   [0:0] ap_reg_ppstg_exitcond_reg_394_pp0_iter7;
reg   [0:0] ap_reg_ppstg_exitcond_reg_394_pp0_iter8;
reg   [0:0] ap_reg_ppstg_exitcond_reg_394_pp0_iter9;
reg   [0:0] ap_reg_ppstg_exitcond_reg_394_pp0_iter10;
reg   [0:0] ap_reg_ppstg_exitcond_reg_394_pp0_iter11;
reg   [0:0] ap_reg_ppstg_exitcond_reg_394_pp0_iter12;
reg   [0:0] ap_reg_ppstg_exitcond_reg_394_pp0_iter13;
reg   [0:0] ap_reg_ppstg_exitcond_reg_394_pp0_iter14;
reg   [0:0] ap_reg_ppstg_exitcond_reg_394_pp0_iter15;
reg   [0:0] ap_reg_ppstg_exitcond_reg_394_pp0_iter16;
reg   [0:0] ap_reg_ppstg_exitcond_reg_394_pp0_iter17;
reg   [0:0] ap_reg_ppstg_exitcond_reg_394_pp0_iter18;
reg   [0:0] ap_reg_ppstg_exitcond_reg_394_pp0_iter19;
reg   [0:0] ap_reg_ppstg_exitcond_reg_394_pp0_iter20;
reg   [0:0] ap_reg_ppstg_exitcond_reg_394_pp0_iter21;
reg   [0:0] ap_reg_ppstg_exitcond_reg_394_pp0_iter22;
reg   [0:0] ap_reg_ppstg_exitcond_reg_394_pp0_iter23;
reg   [0:0] ap_reg_ppstg_exitcond_reg_394_pp0_iter24;
wire   [18:0] idxPixel_1_fu_203_p2;
reg   [0:0] tmp_keep_V_reg_403;
reg   [0:0] ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter1;
reg   [0:0] ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter2;
reg   [0:0] ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter3;
reg   [0:0] ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter4;
reg   [0:0] ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter5;
reg   [0:0] ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter6;
reg   [0:0] ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter7;
reg   [0:0] ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter8;
reg   [0:0] ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter9;
reg   [0:0] ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter10;
reg   [0:0] ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter11;
reg   [0:0] ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter12;
reg   [0:0] ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter13;
reg   [0:0] ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter14;
reg   [0:0] ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter15;
reg   [0:0] ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter16;
reg   [0:0] ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter17;
reg   [0:0] ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter18;
reg   [0:0] ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter19;
reg   [0:0] ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter20;
reg   [0:0] ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter21;
reg   [0:0] ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter22;
reg   [0:0] ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter23;
reg   [0:0] ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter24;
reg   [0:0] ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter25;
reg   [0:0] tmp_strb_V_reg_408;
reg   [0:0] ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter1;
reg   [0:0] ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter2;
reg   [0:0] ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter3;
reg   [0:0] ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter4;
reg   [0:0] ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter5;
reg   [0:0] ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter6;
reg   [0:0] ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter7;
reg   [0:0] ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter8;
reg   [0:0] ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter9;
reg   [0:0] ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter10;
reg   [0:0] ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter11;
reg   [0:0] ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter12;
reg   [0:0] ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter13;
reg   [0:0] ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter14;
reg   [0:0] ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter15;
reg   [0:0] ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter16;
reg   [0:0] ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter17;
reg   [0:0] ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter18;
reg   [0:0] ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter19;
reg   [0:0] ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter20;
reg   [0:0] ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter21;
reg   [0:0] ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter22;
reg   [0:0] ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter23;
reg   [0:0] ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter24;
reg   [0:0] ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter25;
reg   [1:0] tmp_user_V_reg_413;
reg   [1:0] ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter1;
reg   [1:0] ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter2;
reg   [1:0] ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter3;
reg   [1:0] ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter4;
reg   [1:0] ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter5;
reg   [1:0] ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter6;
reg   [1:0] ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter7;
reg   [1:0] ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter8;
reg   [1:0] ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter9;
reg   [1:0] ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter10;
reg   [1:0] ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter11;
reg   [1:0] ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter12;
reg   [1:0] ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter13;
reg   [1:0] ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter14;
reg   [1:0] ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter15;
reg   [1:0] ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter16;
reg   [1:0] ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter17;
reg   [1:0] ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter18;
reg   [1:0] ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter19;
reg   [1:0] ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter20;
reg   [1:0] ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter21;
reg   [1:0] ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter22;
reg   [1:0] ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter23;
reg   [1:0] ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter24;
reg   [1:0] ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter25;
reg   [0:0] tmp_last_V_reg_418;
reg   [0:0] ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter1;
reg   [0:0] ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter2;
reg   [0:0] ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter3;
reg   [0:0] ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter4;
reg   [0:0] ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter5;
reg   [0:0] ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter6;
reg   [0:0] ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter7;
reg   [0:0] ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter8;
reg   [0:0] ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter9;
reg   [0:0] ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter10;
reg   [0:0] ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter11;
reg   [0:0] ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter12;
reg   [0:0] ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter13;
reg   [0:0] ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter14;
reg   [0:0] ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter15;
reg   [0:0] ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter16;
reg   [0:0] ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter17;
reg   [0:0] ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter18;
reg   [0:0] ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter19;
reg   [0:0] ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter20;
reg   [0:0] ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter21;
reg   [0:0] ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter22;
reg   [0:0] ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter23;
reg   [0:0] ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter24;
reg   [0:0] ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter25;
reg   [4:0] tmp_id_V_reg_423;
reg   [4:0] ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter1;
reg   [4:0] ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter2;
reg   [4:0] ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter3;
reg   [4:0] ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter4;
reg   [4:0] ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter5;
reg   [4:0] ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter6;
reg   [4:0] ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter7;
reg   [4:0] ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter8;
reg   [4:0] ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter9;
reg   [4:0] ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter10;
reg   [4:0] ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter11;
reg   [4:0] ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter12;
reg   [4:0] ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter13;
reg   [4:0] ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter14;
reg   [4:0] ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter15;
reg   [4:0] ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter16;
reg   [4:0] ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter17;
reg   [4:0] ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter18;
reg   [4:0] ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter19;
reg   [4:0] ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter20;
reg   [4:0] ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter21;
reg   [4:0] ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter22;
reg   [4:0] ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter23;
reg   [4:0] ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter24;
reg   [4:0] ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter25;
reg   [5:0] tmp_dest_V_reg_428;
reg   [5:0] ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter1;
reg   [5:0] ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter2;
reg   [5:0] ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter3;
reg   [5:0] ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter4;
reg   [5:0] ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter5;
reg   [5:0] ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter6;
reg   [5:0] ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter7;
reg   [5:0] ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter8;
reg   [5:0] ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter9;
reg   [5:0] ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter10;
reg   [5:0] ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter11;
reg   [5:0] ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter12;
reg   [5:0] ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter13;
reg   [5:0] ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter14;
reg   [5:0] ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter15;
reg   [5:0] ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter16;
reg   [5:0] ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter17;
reg   [5:0] ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter18;
reg   [5:0] ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter19;
reg   [5:0] ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter20;
reg   [5:0] ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter21;
reg   [5:0] ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter22;
reg   [5:0] ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter23;
reg   [5:0] ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter24;
reg   [5:0] ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter25;
wire  signed [31:0] tmp_s_fu_246_p1;
reg   [31:0] tmp_5_reg_438;
wire   [31:0] grp_fu_173_p2;
reg   [31:0] tmp_6_reg_443;
reg   [7:0] loc_V_reg_448;
wire   [22:0] loc_V_1_fu_265_p1;
reg   [22:0] loc_V_1_reg_454;
reg    ap_reg_ioackin_outStream_TREADY;
reg  signed [31:0] grp_fu_177_p0;
wire   [8:0] tmp_cast_6_fu_183_p1;
wire   [8:0] tmp_1_fu_186_p2;
wire   [8:0] tmp_3_cast_fu_237_p1;
wire   [8:0] tmp_4_fu_241_p2;
wire   [31:0] grp_fu_168_p2;
wire   [31:0] p_Val2_s_fu_251_p1;
wire   [23:0] p_Result_s_fu_269_p3;
wire   [8:0] tmp_i_i_i_cast1_fu_280_p1;
wire   [8:0] sh_assign_fu_283_p2;
wire   [7:0] tmp_4_i_i_fu_297_p2;
wire   [0:0] isNeg_fu_289_p3;
wire  signed [8:0] tmp_4_i_i_cast_fu_302_p1;
wire   [8:0] sh_assign_1_fu_306_p3;
wire  signed [31:0] sh_assign_1_cast_fu_314_p1;
wire  signed [23:0] sh_assign_1_cast_cast_fu_318_p1;
wire   [53:0] tmp_2_i_i_fu_276_p1;
wire   [53:0] tmp_6_i_i_fu_322_p1;
wire   [23:0] tmp_7_i_i_fu_326_p2;
wire   [0:0] tmp_9_fu_338_p3;
wire   [53:0] tmp_9_i_i_fu_332_p2;
wire   [7:0] tmp_fu_346_p1;
wire   [7:0] tmp_3_fu_350_p4;
reg    grp_fu_168_ce;
reg    grp_fu_173_ce;
reg    grp_fu_177_ce;
reg    ap_sig_cseq_ST_st35_fsm_8;
reg    ap_sig_702;
reg   [8:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 9'b1;
#0 ap_reg_ppiten_pp0_it0 = 1'b0;
#0 ap_reg_ppiten_pp0_it1 = 1'b0;
#0 ap_reg_ppiten_pp0_it2 = 1'b0;
#0 ap_reg_ppiten_pp0_it3 = 1'b0;
#0 ap_reg_ppiten_pp0_it4 = 1'b0;
#0 ap_reg_ppiten_pp0_it5 = 1'b0;
#0 ap_reg_ppiten_pp0_it6 = 1'b0;
#0 ap_reg_ppiten_pp0_it7 = 1'b0;
#0 ap_reg_ppiten_pp0_it8 = 1'b0;
#0 ap_reg_ppiten_pp0_it9 = 1'b0;
#0 ap_reg_ppiten_pp0_it10 = 1'b0;
#0 ap_reg_ppiten_pp0_it11 = 1'b0;
#0 ap_reg_ppiten_pp0_it12 = 1'b0;
#0 ap_reg_ppiten_pp0_it13 = 1'b0;
#0 ap_reg_ppiten_pp0_it14 = 1'b0;
#0 ap_reg_ppiten_pp0_it15 = 1'b0;
#0 ap_reg_ppiten_pp0_it16 = 1'b0;
#0 ap_reg_ppiten_pp0_it17 = 1'b0;
#0 ap_reg_ppiten_pp0_it18 = 1'b0;
#0 ap_reg_ppiten_pp0_it19 = 1'b0;
#0 ap_reg_ppiten_pp0_it20 = 1'b0;
#0 ap_reg_ppiten_pp0_it21 = 1'b0;
#0 ap_reg_ppiten_pp0_it22 = 1'b0;
#0 ap_reg_ppiten_pp0_it23 = 1'b0;
#0 ap_reg_ppiten_pp0_it24 = 1'b0;
#0 ap_reg_ppiten_pp0_it25 = 1'b0;
#0 ap_reg_ppiten_pp0_it26 = 1'b0;
#0 ap_reg_ioackin_outStream_TREADY = 1'b0;
end

doHistStretch_CTRL_BUS_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CTRL_BUS_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CTRL_BUS_DATA_WIDTH ))
doHistStretch_CTRL_BUS_s_axi_U(
    .AWVALID(s_axi_CTRL_BUS_AWVALID),
    .AWREADY(s_axi_CTRL_BUS_AWREADY),
    .AWADDR(s_axi_CTRL_BUS_AWADDR),
    .WVALID(s_axi_CTRL_BUS_WVALID),
    .WREADY(s_axi_CTRL_BUS_WREADY),
    .WDATA(s_axi_CTRL_BUS_WDATA),
    .WSTRB(s_axi_CTRL_BUS_WSTRB),
    .ARVALID(s_axi_CTRL_BUS_ARVALID),
    .ARREADY(s_axi_CTRL_BUS_ARREADY),
    .ARADDR(s_axi_CTRL_BUS_ARADDR),
    .RVALID(s_axi_CTRL_BUS_RVALID),
    .RREADY(s_axi_CTRL_BUS_RREADY),
    .RDATA(s_axi_CTRL_BUS_RDATA),
    .RRESP(s_axi_CTRL_BUS_RRESP),
    .BVALID(s_axi_CTRL_BUS_BVALID),
    .BREADY(s_axi_CTRL_BUS_BREADY),
    .BRESP(s_axi_CTRL_BUS_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .xMin(xMin),
    .xMax(xMax)
);

doHistStretch_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(tmp_6_reg_443),
    .din1(ap_const_lv32_437F0000),
    .ce(grp_fu_168_ce),
    .dout(grp_fu_168_p2)
);

doHistStretch_fdiv_32ns_32ns_32_16 #(
    .ID( 1 ),
    .NUM_STAGE( 16 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
doHistStretch_fdiv_32ns_32ns_32_16_U2(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(tmp_5_reg_438),
    .din1(xMax_minus_xMin_reg_389),
    .ce(grp_fu_173_ce),
    .dout(grp_fu_173_p2)
);

doHistStretch_sitofp_32s_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
doHistStretch_sitofp_32s_32_6_U3(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_177_p0),
    .ce(grp_fu_177_ce),
    .dout(grp_fu_177_p1)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_outStream_TREADY <= 1'b0;
    end else begin
        if (((1'b1 == ap_reg_ppiten_pp0_it26) & (1'b0 == ap_reg_ppstg_exitcond_reg_394_pp0_iter25) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_192) | ((1'b1 == ap_reg_ppiten_pp0_it26) & (1'b0 == ap_reg_ppstg_exitcond_reg_394_pp0_iter25) & (1'b0 == ap_sig_ioackin_outStream_TREADY))))) begin
            ap_reg_ioackin_outStream_TREADY <= 1'b0;
        end else if (((1'b1 == ap_reg_ppiten_pp0_it26) & (1'b0 == ap_reg_ppstg_exitcond_reg_394_pp0_iter25) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_192) & (1'b1 == outStream_TREADY))) begin
            ap_reg_ioackin_outStream_TREADY <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_7) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_192) | ((1'b1 == ap_reg_ppiten_pp0_it26) & (1'b0 == ap_reg_ppstg_exitcond_reg_394_pp0_iter25) & (1'b0 == ap_sig_ioackin_outStream_TREADY))) & ~(exitcond_fu_197_p2 == 1'b0))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b0;
        end else if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
            ap_reg_ppiten_pp0_it0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_7) & (exitcond_fu_197_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_192) | ((1'b1 == ap_reg_ppiten_pp0_it26) & (1'b0 == ap_reg_ppstg_exitcond_reg_394_pp0_iter25) & (1'b0 == ap_sig_ioackin_outStream_TREADY))))) begin
            ap_reg_ppiten_pp0_it1 <= 1'b1;
        end else if (((1'b1 == ap_sig_cseq_ST_st7_fsm_6) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_7) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_192) | ((1'b1 == ap_reg_ppiten_pp0_it26) & (1'b0 == ap_reg_ppstg_exitcond_reg_394_pp0_iter25) & (1'b0 == ap_sig_ioackin_outStream_TREADY))) & ~(exitcond_fu_197_p2 == 1'b0)))) begin
            ap_reg_ppiten_pp0_it1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it10 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_192) | ((1'b1 == ap_reg_ppiten_pp0_it26) & (1'b0 == ap_reg_ppstg_exitcond_reg_394_pp0_iter25) & (1'b0 == ap_sig_ioackin_outStream_TREADY)))) begin
            ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it11 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_192) | ((1'b1 == ap_reg_ppiten_pp0_it26) & (1'b0 == ap_reg_ppstg_exitcond_reg_394_pp0_iter25) & (1'b0 == ap_sig_ioackin_outStream_TREADY)))) begin
            ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it12 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_192) | ((1'b1 == ap_reg_ppiten_pp0_it26) & (1'b0 == ap_reg_ppstg_exitcond_reg_394_pp0_iter25) & (1'b0 == ap_sig_ioackin_outStream_TREADY)))) begin
            ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it13 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_192) | ((1'b1 == ap_reg_ppiten_pp0_it26) & (1'b0 == ap_reg_ppstg_exitcond_reg_394_pp0_iter25) & (1'b0 == ap_sig_ioackin_outStream_TREADY)))) begin
            ap_reg_ppiten_pp0_it13 <= ap_reg_ppiten_pp0_it12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it14 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_192) | ((1'b1 == ap_reg_ppiten_pp0_it26) & (1'b0 == ap_reg_ppstg_exitcond_reg_394_pp0_iter25) & (1'b0 == ap_sig_ioackin_outStream_TREADY)))) begin
            ap_reg_ppiten_pp0_it14 <= ap_reg_ppiten_pp0_it13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it15 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_192) | ((1'b1 == ap_reg_ppiten_pp0_it26) & (1'b0 == ap_reg_ppstg_exitcond_reg_394_pp0_iter25) & (1'b0 == ap_sig_ioackin_outStream_TREADY)))) begin
            ap_reg_ppiten_pp0_it15 <= ap_reg_ppiten_pp0_it14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it16 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_192) | ((1'b1 == ap_reg_ppiten_pp0_it26) & (1'b0 == ap_reg_ppstg_exitcond_reg_394_pp0_iter25) & (1'b0 == ap_sig_ioackin_outStream_TREADY)))) begin
            ap_reg_ppiten_pp0_it16 <= ap_reg_ppiten_pp0_it15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it17 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_192) | ((1'b1 == ap_reg_ppiten_pp0_it26) & (1'b0 == ap_reg_ppstg_exitcond_reg_394_pp0_iter25) & (1'b0 == ap_sig_ioackin_outStream_TREADY)))) begin
            ap_reg_ppiten_pp0_it17 <= ap_reg_ppiten_pp0_it16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it18 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_192) | ((1'b1 == ap_reg_ppiten_pp0_it26) & (1'b0 == ap_reg_ppstg_exitcond_reg_394_pp0_iter25) & (1'b0 == ap_sig_ioackin_outStream_TREADY)))) begin
            ap_reg_ppiten_pp0_it18 <= ap_reg_ppiten_pp0_it17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it19 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_192) | ((1'b1 == ap_reg_ppiten_pp0_it26) & (1'b0 == ap_reg_ppstg_exitcond_reg_394_pp0_iter25) & (1'b0 == ap_sig_ioackin_outStream_TREADY)))) begin
            ap_reg_ppiten_pp0_it19 <= ap_reg_ppiten_pp0_it18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_192) | ((1'b1 == ap_reg_ppiten_pp0_it26) & (1'b0 == ap_reg_ppstg_exitcond_reg_394_pp0_iter25) & (1'b0 == ap_sig_ioackin_outStream_TREADY)))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it20 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_192) | ((1'b1 == ap_reg_ppiten_pp0_it26) & (1'b0 == ap_reg_ppstg_exitcond_reg_394_pp0_iter25) & (1'b0 == ap_sig_ioackin_outStream_TREADY)))) begin
            ap_reg_ppiten_pp0_it20 <= ap_reg_ppiten_pp0_it19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it21 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_192) | ((1'b1 == ap_reg_ppiten_pp0_it26) & (1'b0 == ap_reg_ppstg_exitcond_reg_394_pp0_iter25) & (1'b0 == ap_sig_ioackin_outStream_TREADY)))) begin
            ap_reg_ppiten_pp0_it21 <= ap_reg_ppiten_pp0_it20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it22 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_192) | ((1'b1 == ap_reg_ppiten_pp0_it26) & (1'b0 == ap_reg_ppstg_exitcond_reg_394_pp0_iter25) & (1'b0 == ap_sig_ioackin_outStream_TREADY)))) begin
            ap_reg_ppiten_pp0_it22 <= ap_reg_ppiten_pp0_it21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it23 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_192) | ((1'b1 == ap_reg_ppiten_pp0_it26) & (1'b0 == ap_reg_ppstg_exitcond_reg_394_pp0_iter25) & (1'b0 == ap_sig_ioackin_outStream_TREADY)))) begin
            ap_reg_ppiten_pp0_it23 <= ap_reg_ppiten_pp0_it22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it24 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_192) | ((1'b1 == ap_reg_ppiten_pp0_it26) & (1'b0 == ap_reg_ppstg_exitcond_reg_394_pp0_iter25) & (1'b0 == ap_sig_ioackin_outStream_TREADY)))) begin
            ap_reg_ppiten_pp0_it24 <= ap_reg_ppiten_pp0_it23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it25 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_192) | ((1'b1 == ap_reg_ppiten_pp0_it26) & (1'b0 == ap_reg_ppstg_exitcond_reg_394_pp0_iter25) & (1'b0 == ap_sig_ioackin_outStream_TREADY)))) begin
            ap_reg_ppiten_pp0_it25 <= ap_reg_ppiten_pp0_it24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it26 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_192) | ((1'b1 == ap_reg_ppiten_pp0_it26) & (1'b0 == ap_reg_ppstg_exitcond_reg_394_pp0_iter25) & (1'b0 == ap_sig_ioackin_outStream_TREADY)))) begin
            ap_reg_ppiten_pp0_it26 <= ap_reg_ppiten_pp0_it25;
        end else if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
            ap_reg_ppiten_pp0_it26 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_192) | ((1'b1 == ap_reg_ppiten_pp0_it26) & (1'b0 == ap_reg_ppstg_exitcond_reg_394_pp0_iter25) & (1'b0 == ap_sig_ioackin_outStream_TREADY)))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_192) | ((1'b1 == ap_reg_ppiten_pp0_it26) & (1'b0 == ap_reg_ppstg_exitcond_reg_394_pp0_iter25) & (1'b0 == ap_sig_ioackin_outStream_TREADY)))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_192) | ((1'b1 == ap_reg_ppiten_pp0_it26) & (1'b0 == ap_reg_ppstg_exitcond_reg_394_pp0_iter25) & (1'b0 == ap_sig_ioackin_outStream_TREADY)))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_192) | ((1'b1 == ap_reg_ppiten_pp0_it26) & (1'b0 == ap_reg_ppstg_exitcond_reg_394_pp0_iter25) & (1'b0 == ap_sig_ioackin_outStream_TREADY)))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_192) | ((1'b1 == ap_reg_ppiten_pp0_it26) & (1'b0 == ap_reg_ppstg_exitcond_reg_394_pp0_iter25) & (1'b0 == ap_sig_ioackin_outStream_TREADY)))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_192) | ((1'b1 == ap_reg_ppiten_pp0_it26) & (1'b0 == ap_reg_ppstg_exitcond_reg_394_pp0_iter25) & (1'b0 == ap_sig_ioackin_outStream_TREADY)))) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_192) | ((1'b1 == ap_reg_ppiten_pp0_it26) & (1'b0 == ap_reg_ppstg_exitcond_reg_394_pp0_iter25) & (1'b0 == ap_sig_ioackin_outStream_TREADY)))) begin
            ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_7) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_fu_197_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_192) | ((1'b1 == ap_reg_ppiten_pp0_it26) & (1'b0 == ap_reg_ppstg_exitcond_reg_394_pp0_iter25) & (1'b0 == ap_sig_ioackin_outStream_TREADY))))) begin
        idxPixel_reg_157 <= idxPixel_1_fu_203_p2;
    end else if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        idxPixel_reg_157 <= ap_const_lv19_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_7) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_192) | ((1'b1 == ap_reg_ppiten_pp0_it26) & (1'b0 == ap_reg_ppstg_exitcond_reg_394_pp0_iter25) & (1'b0 == ap_sig_ioackin_outStream_TREADY))))) begin
        ap_reg_ppstg_exitcond_reg_394_pp0_iter1 <= exitcond_reg_394;
        ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter1 <= tmp_dest_V_reg_428;
        ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter1 <= tmp_id_V_reg_423;
        ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter1 <= tmp_keep_V_reg_403;
        ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter1 <= tmp_last_V_reg_418;
        ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter1 <= tmp_strb_V_reg_408;
        ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter1 <= tmp_user_V_reg_413;
        exitcond_reg_394 <= exitcond_fu_197_p2;
    end
end

always @ (posedge ap_clk) begin
    if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_192) | ((1'b1 == ap_reg_ppiten_pp0_it26) & (1'b0 == ap_reg_ppstg_exitcond_reg_394_pp0_iter25) & (1'b0 == ap_sig_ioackin_outStream_TREADY)))) begin
        ap_reg_ppstg_exitcond_reg_394_pp0_iter10 <= ap_reg_ppstg_exitcond_reg_394_pp0_iter9;
        ap_reg_ppstg_exitcond_reg_394_pp0_iter11 <= ap_reg_ppstg_exitcond_reg_394_pp0_iter10;
        ap_reg_ppstg_exitcond_reg_394_pp0_iter12 <= ap_reg_ppstg_exitcond_reg_394_pp0_iter11;
        ap_reg_ppstg_exitcond_reg_394_pp0_iter13 <= ap_reg_ppstg_exitcond_reg_394_pp0_iter12;
        ap_reg_ppstg_exitcond_reg_394_pp0_iter14 <= ap_reg_ppstg_exitcond_reg_394_pp0_iter13;
        ap_reg_ppstg_exitcond_reg_394_pp0_iter15 <= ap_reg_ppstg_exitcond_reg_394_pp0_iter14;
        ap_reg_ppstg_exitcond_reg_394_pp0_iter16 <= ap_reg_ppstg_exitcond_reg_394_pp0_iter15;
        ap_reg_ppstg_exitcond_reg_394_pp0_iter17 <= ap_reg_ppstg_exitcond_reg_394_pp0_iter16;
        ap_reg_ppstg_exitcond_reg_394_pp0_iter18 <= ap_reg_ppstg_exitcond_reg_394_pp0_iter17;
        ap_reg_ppstg_exitcond_reg_394_pp0_iter19 <= ap_reg_ppstg_exitcond_reg_394_pp0_iter18;
        ap_reg_ppstg_exitcond_reg_394_pp0_iter2 <= ap_reg_ppstg_exitcond_reg_394_pp0_iter1;
        ap_reg_ppstg_exitcond_reg_394_pp0_iter20 <= ap_reg_ppstg_exitcond_reg_394_pp0_iter19;
        ap_reg_ppstg_exitcond_reg_394_pp0_iter21 <= ap_reg_ppstg_exitcond_reg_394_pp0_iter20;
        ap_reg_ppstg_exitcond_reg_394_pp0_iter22 <= ap_reg_ppstg_exitcond_reg_394_pp0_iter21;
        ap_reg_ppstg_exitcond_reg_394_pp0_iter23 <= ap_reg_ppstg_exitcond_reg_394_pp0_iter22;
        ap_reg_ppstg_exitcond_reg_394_pp0_iter24 <= ap_reg_ppstg_exitcond_reg_394_pp0_iter23;
        ap_reg_ppstg_exitcond_reg_394_pp0_iter25 <= ap_reg_ppstg_exitcond_reg_394_pp0_iter24;
        ap_reg_ppstg_exitcond_reg_394_pp0_iter3 <= ap_reg_ppstg_exitcond_reg_394_pp0_iter2;
        ap_reg_ppstg_exitcond_reg_394_pp0_iter4 <= ap_reg_ppstg_exitcond_reg_394_pp0_iter3;
        ap_reg_ppstg_exitcond_reg_394_pp0_iter5 <= ap_reg_ppstg_exitcond_reg_394_pp0_iter4;
        ap_reg_ppstg_exitcond_reg_394_pp0_iter6 <= ap_reg_ppstg_exitcond_reg_394_pp0_iter5;
        ap_reg_ppstg_exitcond_reg_394_pp0_iter7 <= ap_reg_ppstg_exitcond_reg_394_pp0_iter6;
        ap_reg_ppstg_exitcond_reg_394_pp0_iter8 <= ap_reg_ppstg_exitcond_reg_394_pp0_iter7;
        ap_reg_ppstg_exitcond_reg_394_pp0_iter9 <= ap_reg_ppstg_exitcond_reg_394_pp0_iter8;
        ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter10 <= ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter9;
        ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter11 <= ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter10;
        ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter12 <= ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter11;
        ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter13 <= ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter12;
        ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter14 <= ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter13;
        ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter15 <= ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter14;
        ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter16 <= ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter15;
        ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter17 <= ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter16;
        ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter18 <= ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter17;
        ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter19 <= ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter18;
        ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter2 <= ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter1;
        ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter20 <= ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter19;
        ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter21 <= ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter20;
        ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter22 <= ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter21;
        ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter23 <= ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter22;
        ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter24 <= ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter23;
        ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter25 <= ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter24;
        ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter3 <= ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter2;
        ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter4 <= ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter3;
        ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter5 <= ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter4;
        ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter6 <= ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter5;
        ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter7 <= ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter6;
        ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter8 <= ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter7;
        ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter9 <= ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter8;
        ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter10 <= ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter9;
        ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter11 <= ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter10;
        ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter12 <= ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter11;
        ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter13 <= ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter12;
        ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter14 <= ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter13;
        ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter15 <= ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter14;
        ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter16 <= ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter15;
        ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter17 <= ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter16;
        ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter18 <= ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter17;
        ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter19 <= ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter18;
        ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter2 <= ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter1;
        ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter20 <= ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter19;
        ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter21 <= ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter20;
        ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter22 <= ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter21;
        ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter23 <= ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter22;
        ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter24 <= ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter23;
        ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter25 <= ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter24;
        ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter3 <= ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter2;
        ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter4 <= ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter3;
        ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter5 <= ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter4;
        ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter6 <= ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter5;
        ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter7 <= ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter6;
        ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter8 <= ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter7;
        ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter9 <= ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter8;
        ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter10 <= ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter9;
        ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter11 <= ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter10;
        ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter12 <= ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter11;
        ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter13 <= ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter12;
        ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter14 <= ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter13;
        ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter15 <= ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter14;
        ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter16 <= ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter15;
        ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter17 <= ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter16;
        ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter18 <= ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter17;
        ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter19 <= ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter18;
        ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter2 <= ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter1;
        ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter20 <= ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter19;
        ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter21 <= ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter20;
        ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter22 <= ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter21;
        ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter23 <= ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter22;
        ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter24 <= ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter23;
        ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter25 <= ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter24;
        ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter3 <= ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter2;
        ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter4 <= ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter3;
        ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter5 <= ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter4;
        ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter6 <= ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter5;
        ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter7 <= ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter6;
        ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter8 <= ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter7;
        ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter9 <= ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter8;
        ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter10 <= ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter9;
        ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter11 <= ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter10;
        ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter12 <= ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter11;
        ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter13 <= ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter12;
        ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter14 <= ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter13;
        ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter15 <= ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter14;
        ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter16 <= ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter15;
        ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter17 <= ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter16;
        ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter18 <= ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter17;
        ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter19 <= ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter18;
        ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter2 <= ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter1;
        ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter20 <= ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter19;
        ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter21 <= ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter20;
        ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter22 <= ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter21;
        ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter23 <= ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter22;
        ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter24 <= ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter23;
        ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter25 <= ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter24;
        ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter3 <= ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter2;
        ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter4 <= ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter3;
        ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter5 <= ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter4;
        ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter6 <= ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter5;
        ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter7 <= ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter6;
        ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter8 <= ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter7;
        ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter9 <= ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter8;
        ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter10 <= ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter9;
        ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter11 <= ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter10;
        ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter12 <= ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter11;
        ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter13 <= ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter12;
        ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter14 <= ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter13;
        ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter15 <= ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter14;
        ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter16 <= ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter15;
        ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter17 <= ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter16;
        ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter18 <= ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter17;
        ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter19 <= ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter18;
        ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter2 <= ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter1;
        ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter20 <= ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter19;
        ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter21 <= ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter20;
        ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter22 <= ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter21;
        ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter23 <= ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter22;
        ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter24 <= ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter23;
        ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter25 <= ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter24;
        ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter3 <= ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter2;
        ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter4 <= ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter3;
        ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter5 <= ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter4;
        ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter6 <= ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter5;
        ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter7 <= ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter6;
        ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter8 <= ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter7;
        ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter9 <= ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter8;
        ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter10 <= ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter9;
        ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter11 <= ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter10;
        ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter12 <= ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter11;
        ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter13 <= ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter12;
        ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter14 <= ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter13;
        ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter15 <= ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter14;
        ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter16 <= ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter15;
        ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter17 <= ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter16;
        ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter18 <= ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter17;
        ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter19 <= ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter18;
        ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter2 <= ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter1;
        ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter20 <= ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter19;
        ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter21 <= ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter20;
        ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter22 <= ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter21;
        ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter23 <= ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter22;
        ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter24 <= ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter23;
        ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter25 <= ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter24;
        ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter3 <= ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter2;
        ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter4 <= ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter3;
        ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter5 <= ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter4;
        ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter6 <= ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter5;
        ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter7 <= ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter6;
        ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter8 <= ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter7;
        ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter9 <= ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter8;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_192) | ((1'b1 == ap_reg_ppiten_pp0_it26) & (1'b0 == ap_reg_ppstg_exitcond_reg_394_pp0_iter25) & (1'b0 == ap_sig_ioackin_outStream_TREADY))) & (1'b0 == ap_reg_ppstg_exitcond_reg_394_pp0_iter24))) begin
        loc_V_1_reg_454 <= loc_V_1_fu_265_p1;
        loc_V_reg_448 <= {{p_Val2_s_fu_251_p1[ap_const_lv32_1E : ap_const_lv32_17]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it5) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_192) | ((1'b1 == ap_reg_ppiten_pp0_it26) & (1'b0 == ap_reg_ppstg_exitcond_reg_394_pp0_iter25) & (1'b0 == ap_sig_ioackin_outStream_TREADY))) & (1'b0 == ap_reg_ppstg_exitcond_reg_394_pp0_iter4))) begin
        tmp_5_reg_438 <= grp_fu_177_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_192) | ((1'b1 == ap_reg_ppiten_pp0_it26) & (1'b0 == ap_reg_ppstg_exitcond_reg_394_pp0_iter25) & (1'b0 == ap_sig_ioackin_outStream_TREADY))) & (1'b0 == ap_reg_ppstg_exitcond_reg_394_pp0_iter20))) begin
        tmp_6_reg_443 <= grp_fu_173_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        tmp_cast_reg_379[7 : 0] <= tmp_cast_fu_180_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_7) & (exitcond_fu_197_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_192) | ((1'b1 == ap_reg_ppiten_pp0_it26) & (1'b0 == ap_reg_ppstg_exitcond_reg_394_pp0_iter25) & (1'b0 == ap_sig_ioackin_outStream_TREADY))))) begin
        tmp_dest_V_reg_428 <= inStream_TDEST;
        tmp_id_V_reg_423 <= inStream_TID;
        tmp_keep_V_reg_403 <= inStream_TKEEP;
        tmp_last_V_reg_418 <= inStream_TLAST;
        tmp_strb_V_reg_408 <= inStream_TSTRB;
        tmp_user_V_reg_413 <= inStream_TUSER;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        xMax_minus_xMin_reg_389 <= grp_fu_177_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        xMax_read_reg_369 <= xMax;
        xMin_read_reg_374 <= xMin;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st35_fsm_8)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st35_fsm_8)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_59) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_7 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_7 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_26) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_177) begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_702) begin
        ap_sig_cseq_ST_st35_fsm_8 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st35_fsm_8 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_188) begin
        ap_sig_cseq_ST_st7_fsm_6 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_6 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_reg_ioackin_outStream_TREADY)) begin
        ap_sig_ioackin_outStream_TREADY = outStream_TREADY;
    end else begin
        ap_sig_ioackin_outStream_TREADY = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_7) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_192) | ((1'b1 == ap_reg_ppiten_pp0_it26) & (1'b0 == ap_reg_ppstg_exitcond_reg_394_pp0_iter25) & (1'b0 == ap_sig_ioackin_outStream_TREADY))))) begin
        grp_fu_168_ce = 1'b1;
    end else begin
        grp_fu_168_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_7) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_192) | ((1'b1 == ap_reg_ppiten_pp0_it26) & (1'b0 == ap_reg_ppstg_exitcond_reg_394_pp0_iter25) & (1'b0 == ap_sig_ioackin_outStream_TREADY))))) begin
        grp_fu_173_ce = 1'b1;
    end else begin
        grp_fu_173_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_7) & (((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_192) | ((1'b1 == ap_reg_ppiten_pp0_it26) & (1'b0 == ap_reg_ppstg_exitcond_reg_394_pp0_iter25) & (1'b0 == ap_sig_ioackin_outStream_TREADY)))) | (1'b1 == ap_sig_cseq_ST_st35_fsm_8))) begin
        grp_fu_177_ce = 1'b0;
    end else begin
        grp_fu_177_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_7) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        grp_fu_177_p0 = tmp_s_fu_246_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        grp_fu_177_p0 = xMax_minus_xMin6_fu_192_p1;
    end else begin
        grp_fu_177_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_7) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_fu_197_p2 == 1'b0))) begin
        inStream_TDATA_blk_n = inStream_TVALID;
    end else begin
        inStream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_7) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_fu_197_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_192) | ((1'b1 == ap_reg_ppiten_pp0_it26) & (1'b0 == ap_reg_ppstg_exitcond_reg_394_pp0_iter25) & (1'b0 == ap_sig_ioackin_outStream_TREADY))))) begin
        inStream_TREADY = 1'b1;
    end else begin
        inStream_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it26) & (1'b0 == ap_reg_ppstg_exitcond_reg_394_pp0_iter25))) begin
        outStream_TDATA_blk_n = outStream_TREADY;
    end else begin
        outStream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it26) & (1'b0 == ap_reg_ppstg_exitcond_reg_394_pp0_iter25) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_192) & (1'b0 == ap_reg_ioackin_outStream_TREADY))) begin
        outStream_TVALID = 1'b1;
    end else begin
        outStream_TVALID = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : begin
            ap_NS_fsm = ap_ST_st3_fsm_2;
        end
        ap_ST_st3_fsm_2 : begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        ap_ST_st4_fsm_3 : begin
            ap_NS_fsm = ap_ST_st5_fsm_4;
        end
        ap_ST_st5_fsm_4 : begin
            ap_NS_fsm = ap_ST_st6_fsm_5;
        end
        ap_ST_st6_fsm_5 : begin
            ap_NS_fsm = ap_ST_st7_fsm_6;
        end
        ap_ST_st7_fsm_6 : begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_7;
        end
        ap_ST_pp0_stg0_fsm_7 : begin
            if ((~((1'b1 == ap_reg_ppiten_pp0_it26) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_192) | ((1'b1 == ap_reg_ppiten_pp0_it26) & (1'b0 == ap_reg_ppstg_exitcond_reg_394_pp0_iter25) & (1'b0 == ap_sig_ioackin_outStream_TREADY))) & ~(1'b1 == ap_reg_ppiten_pp0_it25)) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_192) | ((1'b1 == ap_reg_ppiten_pp0_it26) & (1'b0 == ap_reg_ppstg_exitcond_reg_394_pp0_iter25) & (1'b0 == ap_sig_ioackin_outStream_TREADY))) & ~(exitcond_fu_197_p2 == 1'b0) & ~(1'b1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_7;
            end else if ((((1'b1 == ap_reg_ppiten_pp0_it26) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_192) | ((1'b1 == ap_reg_ppiten_pp0_it26) & (1'b0 == ap_reg_ppstg_exitcond_reg_394_pp0_iter25) & (1'b0 == ap_sig_ioackin_outStream_TREADY))) & ~(1'b1 == ap_reg_ppiten_pp0_it25)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_192) | ((1'b1 == ap_reg_ppiten_pp0_it26) & (1'b0 == ap_reg_ppstg_exitcond_reg_394_pp0_iter25) & (1'b0 == ap_sig_ioackin_outStream_TREADY))) & ~(exitcond_fu_197_p2 == 1'b0) & ~(1'b1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_st35_fsm_8;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_7;
            end
        end
        ap_ST_st35_fsm_8 : begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

always @ (*) begin
    ap_sig_177 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

always @ (*) begin
    ap_sig_188 = (1'b1 == ap_CS_fsm[ap_const_lv32_6]);
end

always @ (*) begin
    ap_sig_192 = ((exitcond_fu_197_p2 == 1'b0) & (inStream_TVALID == 1'b0));
end

always @ (*) begin
    ap_sig_26 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_59 = (1'b1 == ap_CS_fsm[ap_const_lv32_7]);
end

always @ (*) begin
    ap_sig_702 = (1'b1 == ap_CS_fsm[ap_const_lv32_8]);
end

assign exitcond_fu_197_p2 = ((idxPixel_reg_157 == ap_const_lv19_40000) ? 1'b1 : 1'b0);

assign idxPixel_1_fu_203_p2 = (idxPixel_reg_157 + ap_const_lv19_1);

assign isNeg_fu_289_p3 = sh_assign_fu_283_p2[ap_const_lv32_8];

assign loc_V_1_fu_265_p1 = p_Val2_s_fu_251_p1[22:0];

assign outStream_TDATA = ((isNeg_fu_289_p3[0:0] === 1'b1) ? tmp_fu_346_p1 : tmp_3_fu_350_p4);

assign outStream_TDEST = ap_reg_ppstg_tmp_dest_V_reg_428_pp0_iter25;

assign outStream_TID = ap_reg_ppstg_tmp_id_V_reg_423_pp0_iter25;

assign outStream_TKEEP = ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter25;

assign outStream_TLAST = ap_reg_ppstg_tmp_last_V_reg_418_pp0_iter25;

assign outStream_TSTRB = ap_reg_ppstg_tmp_strb_V_reg_408_pp0_iter25;

assign outStream_TUSER = ap_reg_ppstg_tmp_user_V_reg_413_pp0_iter25;

assign p_Result_s_fu_269_p3 = {{1'b1}, {loc_V_1_reg_454}};

assign p_Val2_s_fu_251_p1 = grp_fu_168_p2;

assign sh_assign_1_cast_cast_fu_318_p1 = $signed(sh_assign_1_fu_306_p3);

assign sh_assign_1_cast_fu_314_p1 = $signed(sh_assign_1_fu_306_p3);

assign sh_assign_1_fu_306_p3 = ((isNeg_fu_289_p3[0:0] === 1'b1) ? tmp_4_i_i_cast_fu_302_p1 : sh_assign_fu_283_p2);

assign sh_assign_fu_283_p2 = ($signed(ap_const_lv9_181) + $signed(tmp_i_i_i_cast1_fu_280_p1));

assign tmp_1_fu_186_p2 = (tmp_cast_6_fu_183_p1 - tmp_cast_fu_180_p1);

assign tmp_2_i_i_fu_276_p1 = p_Result_s_fu_269_p3;

assign tmp_3_cast_fu_237_p1 = inStream_TDATA;

assign tmp_3_fu_350_p4 = {{tmp_9_i_i_fu_332_p2[ap_const_lv32_1E : ap_const_lv32_17]}};

assign tmp_4_fu_241_p2 = (tmp_3_cast_fu_237_p1 - tmp_cast_reg_379);

assign tmp_4_i_i_cast_fu_302_p1 = $signed(tmp_4_i_i_fu_297_p2);

assign tmp_4_i_i_fu_297_p2 = (ap_const_lv8_7F - loc_V_reg_448);

assign tmp_6_i_i_fu_322_p1 = $unsigned(sh_assign_1_cast_fu_314_p1);

assign tmp_7_i_i_fu_326_p2 = p_Result_s_fu_269_p3 >> sh_assign_1_cast_cast_fu_318_p1;

assign tmp_9_fu_338_p3 = tmp_7_i_i_fu_326_p2[ap_const_lv32_17];

assign tmp_9_i_i_fu_332_p2 = tmp_2_i_i_fu_276_p1 << tmp_6_i_i_fu_322_p1;

assign tmp_cast_6_fu_183_p1 = xMax_read_reg_369;

assign tmp_cast_fu_180_p1 = xMin_read_reg_374;

assign tmp_fu_346_p1 = tmp_9_fu_338_p3;

assign tmp_i_i_i_cast1_fu_280_p1 = loc_V_reg_448;

assign tmp_s_fu_246_p1 = $signed(tmp_4_fu_241_p2);

assign xMax_minus_xMin6_fu_192_p1 = $signed(tmp_1_fu_186_p2);

always @ (posedge ap_clk) begin
    tmp_cast_reg_379[8] <= 1'b0;
end

endmodule //doHistStretch
