// Seed: 1623729631
module module_0 (
    output supply1 id_0,
    output supply0 id_1,
    input  supply1 id_2
);
  wire id_4;
  assign id_1 = id_2;
  always_ff @(posedge 1'b0) id_0 = 1;
  wire id_5;
  assign id_5 = id_4;
  wire id_6;
  tri0 id_7 = id_2 - 1;
  wire id_8;
  wire id_9;
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    input  tri   id_0,
    output uwire id_1,
    input  uwire id_2
);
  wire id_4;
  wire id_5;
  always release id_4[1 : 1];
  module_0 modCall_1 (
      id_1,
      id_1,
      id_2
  );
  wire id_6;
endmodule
