
---------- Begin Simulation Statistics ----------
final_tick                                    8117500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    155                       # Simulator instruction rate (inst/s)
host_mem_usage                                 789876                       # Number of bytes of host memory used
host_op_rate                                      381                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.01                       # Real time elapsed on the host
host_tick_rate                                4363973                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                           2                       # Number of instructions simulated
sim_ops                                             5                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000000                       # Number of seconds simulated
sim_ticks                                       57500                       # Number of ticks simulated
system.cpu.committedInsts                           1                       # Number of instructions committed
system.cpu.committedOps                             3                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           1                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             1                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           1                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                3                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          3                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     3                       # Number of integer alu accesses
system.cpu.num_int_insts                            3                       # number of integer instructions
system.cpu.num_int_register_reads                   7                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  3                       # number of times the integer registers were written
system.cpu.num_load_insts                           1                       # Number of load instructions
system.cpu.num_mem_refs                             1                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         2     66.67%     66.67% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemRead                        1     33.33%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                          3                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             2                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct           nan                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect            0                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted            0                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups               0                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS               0                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads                 1                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes                7                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branches                  0                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events             0                       # number cycles where commit BW limit reached
system.switch_cpus.commit.committedInsts            1                       # Number of instructions committed
system.switch_cpus.commit.committedOps              2                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples          112                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.017857                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.188982                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0          111     99.11%     99.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1            0      0.00%     99.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2            1      0.89%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total          112                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts                 2                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                     0                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu            2    100.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total            2                       # Class of committed instruction
system.switch_cpus.commit.refs                      0                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts                   1                       # Number of Instructions Simulated
system.switch_cpus.committedOps                     2                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                     112.000000                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total               112.000000                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.DecodedInsts              7                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles              111                       # Number of cycles decode is idle
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   1                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     1                       # TLB misses on write requests
system.switch_cpus.fetch.CacheLines                 2                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                     1                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.Insts                      4                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branchRate                 0                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles          111                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.rate                0.035714                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples          112                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.062500                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     0.661438                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0              111     99.11%     99.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1                0      0.00%     99.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2                0      0.00%     99.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3                0      0.00%     99.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4                0      0.00%     99.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5                0      0.00%     99.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6                0      0.00%     99.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7                1      0.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            7                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total          112                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.iew.branchMispredicts            0                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches                0                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.044643                       # Inst execution rate
system.switch_cpus.iew.exec_refs                    1                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores                  1                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles               0                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts             0                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts            2                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts            7                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts             0                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts            0                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts             5                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles              0                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             0                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads            0                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers                 6                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                     5                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.500000                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers                 3                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.044643                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                      5                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads                9                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes              42                       # number of integer regfile writes
system.switch_cpus.ipc                       0.008929                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.008929                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu             5     71.43%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite            2     28.57%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total              7                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                   0                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate                  0                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses              7                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads          124                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses            5                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes            7                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded                  7                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued                 7                       # Number of instructions issued
system.switch_cpus.iq.issued_per_cycle::samples          112                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.062500                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.336416                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0          108     96.43%     96.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1            1      0.89%     97.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2            3      2.68%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total          112                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.062500                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   2                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     1                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads            0                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores            0                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores            2                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads               1                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                      112                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.IdleCycles              111                       # Number of cycles rename is idle
system.switch_cpus.rename.RenameLookups            16                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts              7                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands            7                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles                 0                       # Number of cycles rename is running
system.switch_cpus.rename.int_rename_lookups           13                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts                 0                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                  114                       # The number of ROB reads
system.switch_cpus.rob.rob_writes                   9                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests            3                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED      8117500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                  2                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq             2                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                      4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port          128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total          128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                     128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                 2                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       2    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                   2                       # Request fanout histogram
system.switch_cpus.pwrStateResidencyTicks::OFF        57500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED      8117500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED      8117500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED      8117500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp                 2                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             2                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side            3                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side            2                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                     5                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side           64                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side           64                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                    128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples                3                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      3    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                  3                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy                500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED      8117500                       # Cumulative time (in ticks) in various power states
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst            1                       # number of demand (read+write) misses
system.l2.demand_misses::total                      3                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 1                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst            1                       # number of overall misses
system.l2.overall_misses::total                     3                       # number of overall misses
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                    3                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                   3                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.switch_cpus.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total                 1                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total                1                       # number of overall MSHR misses
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.333333                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.333333                       # mshr miss rate for overall accesses
system.l2.replacements                              0                       # number of replacements
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total               1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total             1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.tags.pwrStateResidencyTicks::UNDEFINED      8117500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                     1.982609                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                   8060500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         0.991304                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.991304                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000121                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000121                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.000242                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024             2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.000244                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                        26                       # Number of tag accesses
system.l2.tags.data_accesses                       26                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED      8117500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total            64                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                   2                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst        1113043478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1113043478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2226086957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst   1113043478                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1113043478                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst       1113043478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1113043478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2226086957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                   0                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE        56000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE        56000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED      8060000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON            1500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF          56000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED      8117500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total                1                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.cpu.icache.overall_hits::total               1                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total              2                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::total             2                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst            1                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst            2                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total            3                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            1                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst            2                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total            3                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.500000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.666667                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.500000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.666667                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst            1                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            1                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst            1                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            1                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.500000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.333333                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.500000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.333333                       # mshr miss rate for overall accesses
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst            1                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total               1                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total             2                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst            1                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst            2                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total            3                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst            1                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.500000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.666667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst            1                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            1                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.500000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED      8117500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.007022                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle           8060500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.007022                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000014                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000014                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.001953                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses                 7                       # Number of tag accesses
system.cpu.icache.tags.data_accesses                7                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED      8117500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED      8117500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED      8117500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED      8117500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED      8117500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED      8117500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED      8117500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_misses::.cpu.data            1                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total              1                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            1                       # number of overall misses
system.cpu.dcache.overall_misses::total             1                       # number of overall misses
system.cpu.dcache.demand_accesses::.cpu.data            1                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total            1                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            1                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total            1                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total            1                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total            1                       # miss rate for overall accesses
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total             1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_accesses::.cpu.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total            1                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total            1                       # miss rate for ReadReq accesses
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED      8117500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.007022                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle           8060500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.007022                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000007                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000007                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.000977                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses                 3                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses                3                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 2864342500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  51050                       # Simulator instruction rate (inst/s)
host_mem_usage                                 845124                       # Number of bytes of host memory used
host_op_rate                                    95759                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    93.31                       # Real time elapsed on the host
host_tick_rate                               30610511                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4763399                       # Number of instructions simulated
sim_ops                                       8935097                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002856                       # Number of seconds simulated
sim_ticks                                  2856225000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    62                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          141                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6595                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1982284                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           23                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       206572                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      2002332                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       564999                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1982284                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1417285                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2328910                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          115802                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       170207                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           6674248                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          3705949                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       206714                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1103123                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events        469823                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         3731                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      5869737                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts      4763397                       # Number of instructions committed
system.switch_cpus.commit.committedOps        8935092                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      4581535                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.950240                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.668571                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      2282002     49.81%     49.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       567708     12.39%     62.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       291355      6.36%     68.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       424600      9.27%     77.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       212290      4.63%     82.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       154594      3.37%     85.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       123981      2.71%     88.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        55182      1.20%     89.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       469823     10.25%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      4581535                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts             138732                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        64792                       # Number of function calls committed.
system.switch_cpus.commit.int_insts           8826123                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               1091635                       # Number of loads committed
system.switch_cpus.commit.membars                2360                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        32317      0.36%      0.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      7168006     80.22%     80.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          356      0.00%     80.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv         1074      0.01%     80.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          957      0.01%     80.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          374      0.00%     80.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     80.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        47856      0.54%     81.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp          372      0.00%     81.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt        18384      0.21%     81.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        21471      0.24%     81.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     81.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     81.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift          186      0.00%     81.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     81.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     81.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     81.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd           18      0.00%     81.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     81.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     81.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt          100      0.00%     81.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     81.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     81.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     81.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     81.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     81.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     81.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     81.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     81.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     81.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     81.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     81.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     81.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     81.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1061127     11.88%     93.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       535302      5.99%     99.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead        30508      0.34%     99.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        16684      0.19%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total      8935092                       # Class of committed instruction
system.switch_cpus.commit.refs                1643621                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts             4763397                       # Number of Instructions Simulated
system.switch_cpus.committedOps               8935092                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.199239                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.199239                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles        955178                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       17655781                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1782162                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2295262                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         208156                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        218644                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             1528307                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 18662                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              723453                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  4964                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2328910                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1180419                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               3238957                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         74056                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           77                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               10006531                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          170                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingQuiesceStallCycles           11                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.PendingTrapStallCycles          972                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          416312                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.407690                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2011061                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       680801                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.751706                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      5459404                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.463961                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.645273                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          2614538     47.89%     47.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           102325      1.87%     49.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            92541      1.70%     51.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           134728      2.47%     53.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           213975      3.92%     57.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           154181      2.82%     60.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           217985      3.99%     64.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           148190      2.71%     67.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1780941     32.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      5459404                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads            245210                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           135337                       # number of floating regfile writes
system.switch_cpus.idleCycles                  253046                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       282339                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1391080                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.164735                       # Inst execution rate
system.switch_cpus.iew.exec_refs              2248634                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             722483                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          711953                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       1839686                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts         3919                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        12480                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       969314                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     14843747                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       1526151                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       507788                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      12365939                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           1200                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         30527                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         208156                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         31971                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked           32                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        95937                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1170                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          423                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          256                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       748051                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       417330                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          423                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       243307                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        39032                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          14407080                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              12153492                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.616146                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           8876864                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.127545                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               12262045                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         17289681                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         9868613                       # number of integer regfile writes
system.switch_cpus.ipc                       0.833862                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.833862                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       111148      0.86%      0.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10261953     79.71%     80.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          613      0.00%     80.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv          1201      0.01%     80.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1834      0.01%     80.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     80.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     80.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     80.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     80.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     80.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     80.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     80.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          378      0.00%     80.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     80.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        62375      0.48%     81.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp          548      0.00%     81.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt        19204      0.15%     81.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        22015      0.17%     81.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     81.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     81.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift          188      0.00%     81.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     81.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     81.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     81.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd           18      0.00%     81.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     81.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     81.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt          107      0.00%     81.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     81.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     81.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     81.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     81.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     81.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     81.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     81.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     81.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     81.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     81.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     81.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     81.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     81.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1556289     12.09%     93.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       742234      5.77%     99.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        59932      0.47%     99.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        33688      0.26%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       12873725                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses          218612                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads       421991                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       182468                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes       334798                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              299490                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.023264                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          264476     88.31%     88.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     88.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     88.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     88.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     88.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     88.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     88.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     88.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     88.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     88.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     88.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     88.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     88.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu           6922      2.31%     90.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     90.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt             38      0.01%     90.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           796      0.27%     90.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     90.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     90.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     90.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     90.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     90.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     90.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     90.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     90.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     90.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     90.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     90.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     90.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     90.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     90.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     90.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     90.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     90.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     90.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     90.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     90.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     90.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     90.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     90.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     90.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     90.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     90.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          12220      4.08%     94.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          6332      2.11%     97.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         5981      2.00%     99.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         2725      0.91%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       12843455                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     31165727                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     11971024                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     20418011                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           14830876                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          12873725                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        12871                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      5908659                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        81372                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         9140                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      8240749                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      5459404                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.358082                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.618725                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2420463     44.34%     44.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       378421      6.93%     51.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       416603      7.63%     58.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       373291      6.84%     65.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       461652      8.46%     74.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       406628      7.45%     81.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       516996      9.47%     91.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       322299      5.90%     97.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       163051      2.99%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      5459404                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.253626                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1180599                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   352                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        38152                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        45971                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      1839686                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       969314                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         5352606                       # number of misc regfile reads
system.switch_cpus.numCycles                  5712450                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          768483                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      10243626                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents          58544                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1928248                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents           4205                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          1459                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      42148360                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       16716599                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     18619418                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2348617                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         110790                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         208156                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles        202895                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          8375799                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups       308523                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     24678877                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         3003                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           99                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts            358319                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           99                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             18901721                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            30502197                       # The number of ROB writes
system.switch_cpus.timesIdled                   15956                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests          470                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        61227                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            9                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       123988                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              9                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   2856225000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3294                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           40                       # Transaction distribution
system.membus.trans_dist::CleanEvict              101                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3160                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3160                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3294                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        13049                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        13049                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13049                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       415616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       415616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  415616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6454                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6454    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6454                       # Request fanout histogram
system.membus.reqLayer2.occupancy             8317000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           34263750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   2856225000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2856225000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED   2856225000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   2856225000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             58896                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         7456                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        51817                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2104                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3865                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3865                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         52328                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         6568                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       156473                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        30276                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                186749                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      6665280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1142336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                7807616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             150                       # Total snoops (count)
system.tol2bus.snoopTraffic                      2560                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            62911                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.007614                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.086926                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  62432     99.24%     99.24% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    479      0.76%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              62911                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          121227000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          15665468                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          78493996                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   2856225000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst        49985                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data         6321                       # number of demand (read+write) hits
system.l2.demand_hits::total                    56306                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst        49985                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data         6321                       # number of overall hits
system.l2.overall_hits::total                   56306                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         2343                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         4112                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6455                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         2343                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         4112                       # number of overall misses
system.l2.overall_misses::total                  6455                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    184517500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    318111000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        502628500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    184517500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    318111000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       502628500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst        52328                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        10433                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                62761                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst        52328                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        10433                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               62761                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.044775                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.394134                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.102850                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.044775                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.394134                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.102850                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 78752.667520                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 77361.624514                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77866.537568                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 78752.667520                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 77361.624514                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77866.537568                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  40                       # number of writebacks
system.l2.writebacks::total                        40                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst         2343                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         4111                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6454                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         2343                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         4111                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6454                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    161087500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    276941500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    438029000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    161087500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    276941500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    438029000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.044775                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.394038                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.102835                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.044775                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.394038                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.102835                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 68752.667520                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 67365.969351                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67869.383328                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 68752.667520                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 67365.969351                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67869.383328                       # average overall mshr miss latency
system.l2.replacements                            150                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         7416                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             7416                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         7416                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         7416                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        51349                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            51349                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        51349                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        51349                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data          705                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   705                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         3160                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3160                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    239250000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     239250000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         3865                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3865                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.817594                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.817594                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 75712.025316                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75712.025316                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         3160                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3160                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    207650000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    207650000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.817594                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.817594                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 65712.025316                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65712.025316                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst        49985                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              49985                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         2343                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2343                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    184517500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    184517500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst        52328                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          52328                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.044775                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.044775                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 78752.667520                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78752.667520                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         2343                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2343                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    161087500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    161087500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.044775                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.044775                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 68752.667520                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68752.667520                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         5616                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              5616                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data          952                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             952                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     78861000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     78861000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data         6568                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          6568                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.144945                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.144945                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82837.184874                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82837.184874                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          951                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          951                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     69291500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     69291500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.144793                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.144793                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72861.724501                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72861.724501                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   2856225000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3842.769522                       # Cycle average of tags in use
system.l2.tags.total_refs                      123519                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6461                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     19.117629                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.132120                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst                1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data                1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst  1474.483911                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2366.153491                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.179991                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.288837                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.469088                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          6311                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          182                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1803                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4223                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.770386                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    994603                       # Number of tag accesses
system.l2.tags.data_accesses                   994603                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   2856225000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       149952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       263104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             413056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       149952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        149952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         2560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            2560                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         2343                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         4111                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6454                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           40                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 40                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst     52500066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     92115992                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             144616058                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst     52500066                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         52500066                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         896288                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               896288                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         896288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst     52500066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     92115992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            145512346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        40.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      2343.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      4102.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000263654750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            1                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            1                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               13621                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 15                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6454                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         40                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6454                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       40                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      9                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.75                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     51995500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   32225000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               172839250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8067.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26817.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     4906                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      14                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                35.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6454                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   40                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5468                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     779                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1526                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    268.959371                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   167.072184                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   280.809289                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          597     39.12%     39.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          358     23.46%     62.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          179     11.73%     74.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          103      6.75%     81.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           68      4.46%     85.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           74      4.85%     90.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           40      2.62%     92.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           17      1.11%     94.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           90      5.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1526                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            1                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean           6397                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean          6397                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev           nan                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             1                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            1                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev           nan                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             1                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 412480                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    1024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  413056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 2560                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       144.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    144.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2856205500                       # Total gap between requests
system.mem_ctrls.avgGap                     439822.22                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       149952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       262528                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         1024                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 52500065.646088808775                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 91914327.477702215314                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 358515.172999326023                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         2343                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         4111                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           40                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     64711500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    108127750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks    800702000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     27619.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     26302.06                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  20017550.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              6204660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3267495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            23526300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy              83520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     224958240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        794191260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        427992480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1480223955                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        518.244870                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1105287250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     95160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1655777750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              4798080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2523675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            22491000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     224958240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        735598680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        477335520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1467705195                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        513.861896                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1234266250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     95160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1526798750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED      8060000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON            1500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     2856281000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2864342500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      1120514                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1120514                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1120514                       # number of overall hits
system.cpu.icache.overall_hits::total         1120514                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst        59907                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          59908                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst        59907                       # number of overall misses
system.cpu.icache.overall_misses::total         59908                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    923815500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    923815500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    923815500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    923815500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            1                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1180421                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1180422                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            1                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1180421                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1180422                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.050751                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050751                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.050751                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050751                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 15420.827282                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15420.569874                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 15420.827282                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15420.569874                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          741                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                40                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    18.525000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        51817                       # number of writebacks
system.cpu.icache.writebacks::total             51817                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst         7578                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         7578                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst         7578                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         7578                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        52329                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        52329                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        52329                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        52329                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    790375500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    790375500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    790375500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    790375500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.044331                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.044331                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.044331                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.044331                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 15103.967207                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 15103.967207                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 15103.967207                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 15103.967207                       # average overall mshr miss latency
system.cpu.icache.replacements                  51817                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1120514                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1120514                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        59907                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         59908                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    923815500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    923815500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            1                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1180421                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1180422                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst            1                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.050751                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050751                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 15420.827282                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15420.569874                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst         7578                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         7578                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        52329                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        52329                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    790375500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    790375500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.044331                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.044331                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 15103.967207                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 15103.967207                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2864342500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           503.158532                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1172843                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             52329                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             22.412869                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle           8060500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.018436                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   503.140097                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000036                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.982696                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.982732                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          132                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          172                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          185                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2413173                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2413173                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2864342500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2864342500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2864342500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2864342500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2864342500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2864342500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2864342500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      1946579                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1946579                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      1949702                       # number of overall hits
system.cpu.dcache.overall_hits::total         1949702                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            1                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        16790                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          16791                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            1                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        16815                       # number of overall misses
system.cpu.dcache.overall_misses::total         16816                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    584026999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    584026999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    584026999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    584026999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            1                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      1963369                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1963370                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            1                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      1966517                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1966518                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.008552                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008552                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.008551                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008551                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 34784.216736                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34782.145137                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 34732.500684                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34730.435240                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1946                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                39                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    49.897436                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         7416                       # number of writebacks
system.cpu.dcache.writebacks::total              7416                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         6365                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         6365                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         6365                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         6365                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        10425                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        10425                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        10433                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        10433                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    404305500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    404305500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    404862500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    404862500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005310                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005310                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005305                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005305                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 38782.302158                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38782.302158                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 38805.952267                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38805.952267                       # average overall mshr miss latency
system.cpu.dcache.replacements                   9410                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      1397725                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1397725                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        12882                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12883                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    322580500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    322580500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      1410607                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1410608                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.009132                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009133                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 25041.181494                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25039.237755                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         6318                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6318                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         6564                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         6564                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    148638500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    148638500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.004653                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004653                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 22644.500305                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22644.500305                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       548854                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         548854                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         3908                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3908                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    261446499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    261446499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       552762                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       552762                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.007070                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007070                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 66900.332395                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66900.332395                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           47                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           47                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         3861                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3861                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    255667000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    255667000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.006985                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006985                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 66217.819218                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66217.819218                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data         3123                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3123                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data           25                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           25                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data         3148                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3148                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.007942                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.007942                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data       557000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       557000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.002541                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.002541                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data        69625                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        69625                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2864342500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           956.906186                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1960136                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             10434                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            187.860456                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle           8060500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.116743                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   956.789443                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000114                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.934365                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.934479                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          757                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          112                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3943470                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3943470                       # Number of data accesses

---------- End Simulation Statistics   ----------
