set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {singlePort_ramAR.vo singlePort_ramAR_v.sdo}}
	{{"Fast Model"} {singlePort_ramAR_fast.vo singlePort_ramAR_v_fast.sdo}}
}
