SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE ipi_mode no
SET_PREFERENCE is_ip_locked false
SET_PREFERENCE devicefamily kintex7
SET_PREFERENCE device xc7k325t
SET_PREFERENCE speedgrade -2
SET_PREFERENCE package ffg900
SET_PREFERENCE verilogsim false
SET_PREFERENCE vhdlsim true
SET_PREFERENCE designentry VHDL
SET_PREFERENCE outputdirectory d:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/.Xil/Vivado-5856-DESKTOP-RG1BP8Q/coregen/M_DdrCtrl/_tmp/
SET_PREFERENCE subworkingdirectory d:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/.Xil/Vivado-5856-DESKTOP-RG1BP8Q/coregen/M_DdrCtrl/_tmp/
SET_PREFERENCE flowvendor Other
SET_PREFERENCE tool vivado
SET_PREFERENCE compnamestatus 0
SET_PARAMETER component_name M_DdrCtrl
SET_PARAMETER xml_input_file D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/mig_a.prj
SET_PARAMETER data_dir_path d:/M_Tool/Vivado_2017.4/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0
SET_CORE_NAME Memory Interface Generator (MIG 7 Series)
SET_CORE_VERSION 2.3
SET_CORE_VLNV xilinx.com:ip:mig_7series:2.3
SET_CORE_PATH d:/M_Tool/Vivado_2017.4/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0
SET_CORE_DATASHEET d:/M_Tool/Vivado_2017.4/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0/data/docs/ds176_7series_MIS.pdf
