
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.14+36 (git sha1 15a4e900b, gcc 7.1.0 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Jan22_SW_Release, released at Sat Jan 29 02:42:49 2022.

yosys> verilog_defaults -add -I.

yosys> read -vhdl b18.vhd

yosys> verific -vhdl b18.vhd

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Jan22_SW_Release, released at Sat Jan 29 02:42:49 2022.
VERIFIC-INFO [VHDL-1504] default VHDL library search path is now "/home/users/aram/Workspace/yosys_verific_rs/yosys/install/share/yosys/verific/vhdl_vdbs_2008"
VERIFIC-COMMENT [VHDL-1481] Analyzing VHDL file 'b18.vhd'
VERIFIC-COMMENT [VHDL-1493] Restoring VHDL unit 'std.standard' from file '/home/users/aram/Workspace/yosys_verific_rs/yosys/install/share/yosys/verific/vhdl_vdbs_2008/std/standard.vdb'
VERIFIC-INFO [VHDL-1012] b18.vhd:1: analyzing entity 'b14'
VERIFIC-INFO [VHDL-1010] b18.vhd:11: analyzing architecture 'behav'
VERIFIC-INFO [VHDL-1012] b18.vhd:511: analyzing entity 'b15'
VERIFIC-INFO [VHDL-1010] b18.vhd:527: analyzing architecture 'behav'
VERIFIC-INFO [VHDL-1012] b18.vhd:1183: analyzing entity 'b17'
VERIFIC-INFO [VHDL-1010] b18.vhd:1195: analyzing architecture 'behav'
VERIFIC-INFO [VHDL-1012] b18.vhd:1320: analyzing entity 'b18'
VERIFIC-INFO [VHDL-1010] b18.vhd:1329: analyzing architecture 'behav'

yosys> synth_rs -top b18 -tech generic -goal area -no_dsp -no_bram -verilog b18.verilog

3. Executing synth_rs pass.

yosys> hierarchy -check -top b18

3.1. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VHDL-1067] b18.vhd:1320: processing 'b18(BEHAV)'
VERIFIC-INFO [VHDL-1067] b18.vhd:1183: processing 'b17(BEHAV)'
VERIFIC-INFO [VHDL-1067] b18.vhd:511: processing 'b15(BEHAV)'
VERIFIC-INFO [VHDL-1067] b18.vhd:1: processing 'b14(BEHAV)'
VERIFIC-INFO [VHDL-1172] b18.vhd:478: 'others' clause is never selected
Importing module standard.
Importing module b18.
Importing module b17(BEHAV).
Importing module b14(BEHAV).
Importing module b15(BEHAV).

3.1.1. Analyzing design hierarchy..
Top module:  \b18
Used module:     \b14(BEHAV)
Used module:     \b17(BEHAV)
Used module:         \b15(BEHAV)

3.1.2. Analyzing design hierarchy..
Top module:  \b18
Used module:     \b14(BEHAV)
Used module:     \b17(BEHAV)
Used module:         \b15(BEHAV)
Removing unused module `\standard'.
Removed 1 unused modules.

yosys> proc

3.2. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.2.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.2.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_mux

3.2.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.2.7. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.2.8. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.2.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.2.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.2.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module b14(BEHAV).
<suppressed ~26 debug messages>
Optimizing module b17(BEHAV).
<suppressed ~4 debug messages>
Optimizing module b18.
<suppressed ~2 debug messages>
Optimizing module b15(BEHAV).
<suppressed ~17 debug messages>

yosys> flatten

3.3. Executing FLATTEN pass (flatten design).
Deleting now unused module b14(BEHAV).
Deleting now unused module b17(BEHAV).
Deleting now unused module b15(BEHAV).
<suppressed ~7 debug messages>

yosys> tribuf -logic

3.4. Executing TRIBUF pass.

yosys> opt_expr

3.5. Executing OPT_EXPR pass (perform const folding).
Optimizing module b18.
<suppressed ~44 debug messages>

yosys> opt_clean

3.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b18..
Removed 57 unused cells and 1349 unused wires.
<suppressed ~544 debug messages>

yosys> check

3.7. Executing CHECK pass (checking for obvious problems).
Checking module b18...
Found and reported 0 problems.

yosys> deminout

3.8. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt -nodffe -nosdff

3.9. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module b18.
<suppressed ~12 debug messages>

yosys> opt_merge -nomux

3.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b18'.
<suppressed ~51 debug messages>
Removed a total of 17 cells.

yosys> opt_muxtree

3.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b18..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\P3.$verific$i684$b18.vhd:501$778.
    dead port 2/2 on $mux $flatten\P3.$verific$mux_672$b18.vhd:501$769.
    dead port 2/2 on $mux $flatten\P3.$verific$mux_685$b18.vhd:501$780.
    dead port 2/2 on $mux $flatten\P4.$verific$i684$b18.vhd:501$778.
    dead port 2/2 on $mux $flatten\P4.$verific$mux_672$b18.vhd:501$769.
    dead port 2/2 on $mux $flatten\P4.$verific$mux_685$b18.vhd:501$780.
Removed 6 multiplexer ports.
<suppressed ~600 debug messages>

yosys> opt_reduce

3.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b18.
    New ctrl vector for $pmux cell $flatten\P1.\P1.$verific$Select_723$b18.vhd:1072$1726: { $flatten\P1.\P1.$verific$n7981$907 $flatten\P1.\P1.$verific$n7982$908 $auto$opt_reduce.cc:134:opt_pmux$1897 $auto$opt_reduce.cc:134:opt_pmux$1895 }
    New ctrl vector for $pmux cell $flatten\P1.\P1.$verific$Select_725$b18.vhd:1072$1728: { $flatten\P1.\P1.$verific$n7981$907 $auto$opt_reduce.cc:134:opt_pmux$1903 $auto$opt_reduce.cc:134:opt_pmux$1901 $auto$opt_reduce.cc:134:opt_pmux$1899 }
    New ctrl vector for $pmux cell $flatten\P1.\P1.$verific$Select_731$b18.vhd:1072$1734: { $flatten\P1.\P1.$verific$n8173$928 $flatten\P1.\P1.$verific$n7988$914 $auto$opt_reduce.cc:134:opt_pmux$1905 $flatten\P1.\P1.$verific$n7990$916 }
    New ctrl vector for $pmux cell $flatten\P1.\P1.$verific$Select_733$b18.vhd:1072$1735: { $flatten\P1.\P1.$verific$n8173$928 $auto$opt_reduce.cc:134:opt_pmux$1909 $auto$opt_reduce.cc:134:opt_pmux$1907 }
    New ctrl vector for $pmux cell $flatten\P1.\P1.$verific$Select_735$b18.vhd:1072$1736: { $flatten\P1.\P1.$verific$n8173$928 $auto$opt_reduce.cc:134:opt_pmux$1913 $auto$opt_reduce.cc:134:opt_pmux$1911 }
    New ctrl vector for $pmux cell $flatten\P1.\P1.$verific$Select_737$b18.vhd:1072$1737: { $flatten\P1.\P1.$verific$n8173$928 $auto$opt_reduce.cc:134:opt_pmux$1915 }
    New ctrl vector for $pmux cell $flatten\P1.\P1.$verific$select_720$b18.vhd:1072$1723: { $flatten\P1.\P1.$verific$n7981$907 $flatten\P1.\P1.$verific$n7982$908 $auto$opt_reduce.cc:134:opt_pmux$1925 $auto$opt_reduce.cc:134:opt_pmux$1923 $auto$opt_reduce.cc:134:opt_pmux$1921 $auto$opt_reduce.cc:134:opt_pmux$1919 $auto$opt_reduce.cc:134:opt_pmux$1917 }
    New ctrl vector for $pmux cell $flatten\P1.\P1.$verific$select_721$b18.vhd:1072$1724: { $auto$opt_reduce.cc:134:opt_pmux$1935 $auto$opt_reduce.cc:134:opt_pmux$1933 $flatten\P1.\P1.$verific$n7987$913 $flatten\P1.\P1.$verific$n7989$915 $auto$opt_reduce.cc:134:opt_pmux$1931 $auto$opt_reduce.cc:134:opt_pmux$1929 $auto$opt_reduce.cc:134:opt_pmux$1927 }
    New ctrl vector for $pmux cell $flatten\P1.\P1.$verific$select_726$b18.vhd:1072$1729: { $flatten\P1.\P1.$verific$n7981$907 $flatten\P1.\P1.$verific$n7982$908 $auto$opt_reduce.cc:134:opt_pmux$1937 }
    New ctrl vector for $pmux cell $flatten\P1.\P1.$verific$select_727$b18.vhd:1072$1730: { $flatten\P1.\P1.$verific$n7985$911 $flatten\P1.\P1.$verific$n7987$913 $flatten\P1.\P1.$verific$n7989$915 $flatten\P1.\P1.$verific$n7995$921 $auto$opt_reduce.cc:134:opt_pmux$1939 }
    New ctrl vector for $pmux cell $flatten\P1.\P1.$verific$select_728$b18.vhd:1072$1731: { $flatten\P1.\P1.$verific$n7986$912 $flatten\P1.\P1.$verific$n7996$922 $auto$opt_reduce.cc:134:opt_pmux$1941 }
    New ctrl vector for $pmux cell $flatten\P1.\P1.$verific$select_729$b18.vhd:1072$1732: { $flatten\P1.\P1.$verific$n7987$913 $flatten\P1.\P1.$verific$n7988$914 $auto$opt_reduce.cc:134:opt_pmux$1945 $auto$opt_reduce.cc:134:opt_pmux$1943 }
    New ctrl vector for $pmux cell $flatten\P1.\P1.$verific$select_738$b18.vhd:1072$1738: { $flatten\P1.\P1.$verific$n7987$913 $flatten\P1.\P1.$verific$n7988$914 $auto$opt_reduce.cc:134:opt_pmux$1947 }
    New ctrl vector for $pmux cell $flatten\P1.\P1.$verific$select_739$b18.vhd:1072$1739: { $flatten\P1.\P1.$verific$n7987$913 $flatten\P1.\P1.$verific$n7988$914 $auto$opt_reduce.cc:134:opt_pmux$1949 }
    New ctrl vector for $pmux cell $flatten\P1.\P1.$verific$select_740$b18.vhd:1072$1740: { $flatten\P1.\P1.$verific$n7988$914 $flatten\P1.\P1.$verific$n7990$916 $auto$opt_reduce.cc:134:opt_pmux$1951 }
    New ctrl vector for $pmux cell $flatten\P1.\P1.$verific$select_741$b18.vhd:1072$1741: { $flatten\P1.\P1.$verific$n7988$914 $auto$opt_reduce.cc:134:opt_pmux$1953 }
    New ctrl vector for $pmux cell $flatten\P1.\P2.$verific$Select_723$b18.vhd:1072$1726: { $flatten\P1.\P2.$verific$n7981$907 $flatten\P1.\P2.$verific$n7982$908 $auto$opt_reduce.cc:134:opt_pmux$1957 $auto$opt_reduce.cc:134:opt_pmux$1955 }
    New ctrl vector for $pmux cell $flatten\P1.\P2.$verific$Select_725$b18.vhd:1072$1728: { $flatten\P1.\P2.$verific$n7981$907 $auto$opt_reduce.cc:134:opt_pmux$1963 $auto$opt_reduce.cc:134:opt_pmux$1961 $auto$opt_reduce.cc:134:opt_pmux$1959 }
    New ctrl vector for $pmux cell $flatten\P1.\P2.$verific$Select_731$b18.vhd:1072$1734: { $flatten\P1.\P2.$verific$n8173$928 $flatten\P1.\P2.$verific$n7988$914 $auto$opt_reduce.cc:134:opt_pmux$1965 $flatten\P1.\P2.$verific$n7990$916 }
    New ctrl vector for $pmux cell $flatten\P1.\P2.$verific$Select_733$b18.vhd:1072$1735: { $flatten\P1.\P2.$verific$n8173$928 $auto$opt_reduce.cc:134:opt_pmux$1969 $auto$opt_reduce.cc:134:opt_pmux$1967 }
    New ctrl vector for $pmux cell $flatten\P1.\P2.$verific$Select_735$b18.vhd:1072$1736: { $flatten\P1.\P2.$verific$n8173$928 $auto$opt_reduce.cc:134:opt_pmux$1973 $auto$opt_reduce.cc:134:opt_pmux$1971 }
    New ctrl vector for $pmux cell $flatten\P1.\P2.$verific$Select_737$b18.vhd:1072$1737: { $flatten\P1.\P2.$verific$n8173$928 $auto$opt_reduce.cc:134:opt_pmux$1975 }
    New ctrl vector for $pmux cell $flatten\P1.\P2.$verific$select_720$b18.vhd:1072$1723: { $flatten\P1.\P2.$verific$n7981$907 $flatten\P1.\P2.$verific$n7982$908 $auto$opt_reduce.cc:134:opt_pmux$1985 $auto$opt_reduce.cc:134:opt_pmux$1983 $auto$opt_reduce.cc:134:opt_pmux$1981 $auto$opt_reduce.cc:134:opt_pmux$1979 $auto$opt_reduce.cc:134:opt_pmux$1977 }
    New ctrl vector for $pmux cell $flatten\P1.\P2.$verific$select_721$b18.vhd:1072$1724: { $auto$opt_reduce.cc:134:opt_pmux$1995 $auto$opt_reduce.cc:134:opt_pmux$1993 $flatten\P1.\P2.$verific$n7987$913 $flatten\P1.\P2.$verific$n7989$915 $auto$opt_reduce.cc:134:opt_pmux$1991 $auto$opt_reduce.cc:134:opt_pmux$1989 $auto$opt_reduce.cc:134:opt_pmux$1987 }
    New ctrl vector for $pmux cell $flatten\P1.\P2.$verific$select_726$b18.vhd:1072$1729: { $flatten\P1.\P2.$verific$n7981$907 $flatten\P1.\P2.$verific$n7982$908 $auto$opt_reduce.cc:134:opt_pmux$1997 }
    New ctrl vector for $pmux cell $flatten\P1.\P2.$verific$select_727$b18.vhd:1072$1730: { $flatten\P1.\P2.$verific$n7985$911 $flatten\P1.\P2.$verific$n7987$913 $flatten\P1.\P2.$verific$n7989$915 $flatten\P1.\P2.$verific$n7995$921 $auto$opt_reduce.cc:134:opt_pmux$1999 }
    New ctrl vector for $pmux cell $flatten\P1.\P2.$verific$select_728$b18.vhd:1072$1731: { $flatten\P1.\P2.$verific$n7986$912 $flatten\P1.\P2.$verific$n7996$922 $auto$opt_reduce.cc:134:opt_pmux$2001 }
    New ctrl vector for $pmux cell $flatten\P1.\P2.$verific$select_729$b18.vhd:1072$1732: { $flatten\P1.\P2.$verific$n7987$913 $flatten\P1.\P2.$verific$n7988$914 $auto$opt_reduce.cc:134:opt_pmux$2005 $auto$opt_reduce.cc:134:opt_pmux$2003 }
    New ctrl vector for $pmux cell $flatten\P1.\P2.$verific$select_738$b18.vhd:1072$1738: { $flatten\P1.\P2.$verific$n7987$913 $flatten\P1.\P2.$verific$n7988$914 $auto$opt_reduce.cc:134:opt_pmux$2007 }
    New ctrl vector for $pmux cell $flatten\P1.\P2.$verific$select_739$b18.vhd:1072$1739: { $flatten\P1.\P2.$verific$n7987$913 $flatten\P1.\P2.$verific$n7988$914 $auto$opt_reduce.cc:134:opt_pmux$2009 }
    New ctrl vector for $pmux cell $flatten\P1.\P2.$verific$select_740$b18.vhd:1072$1740: { $flatten\P1.\P2.$verific$n7988$914 $flatten\P1.\P2.$verific$n7990$916 $auto$opt_reduce.cc:134:opt_pmux$2011 }
    New ctrl vector for $pmux cell $flatten\P1.\P2.$verific$select_741$b18.vhd:1072$1741: { $flatten\P1.\P2.$verific$n7988$914 $auto$opt_reduce.cc:134:opt_pmux$2013 }
    New ctrl vector for $pmux cell $flatten\P1.\P3.$verific$Select_723$b18.vhd:1072$1726: { $flatten\P1.\P3.$verific$n7981$907 $flatten\P1.\P3.$verific$n7982$908 $auto$opt_reduce.cc:134:opt_pmux$2017 $auto$opt_reduce.cc:134:opt_pmux$2015 }
    New ctrl vector for $pmux cell $flatten\P1.\P3.$verific$Select_725$b18.vhd:1072$1728: { $flatten\P1.\P3.$verific$n7981$907 $auto$opt_reduce.cc:134:opt_pmux$2023 $auto$opt_reduce.cc:134:opt_pmux$2021 $auto$opt_reduce.cc:134:opt_pmux$2019 }
    New ctrl vector for $pmux cell $flatten\P1.\P3.$verific$Select_731$b18.vhd:1072$1734: { $flatten\P1.\P3.$verific$n8173$928 $flatten\P1.\P3.$verific$n7988$914 $auto$opt_reduce.cc:134:opt_pmux$2025 $flatten\P1.\P3.$verific$n7990$916 }
    New ctrl vector for $pmux cell $flatten\P1.\P3.$verific$Select_733$b18.vhd:1072$1735: { $flatten\P1.\P3.$verific$n8173$928 $auto$opt_reduce.cc:134:opt_pmux$2029 $auto$opt_reduce.cc:134:opt_pmux$2027 }
    New ctrl vector for $pmux cell $flatten\P1.\P3.$verific$Select_735$b18.vhd:1072$1736: { $flatten\P1.\P3.$verific$n8173$928 $auto$opt_reduce.cc:134:opt_pmux$2033 $auto$opt_reduce.cc:134:opt_pmux$2031 }
    New ctrl vector for $pmux cell $flatten\P1.\P3.$verific$Select_737$b18.vhd:1072$1737: { $flatten\P1.\P3.$verific$n8173$928 $auto$opt_reduce.cc:134:opt_pmux$2035 }
    New ctrl vector for $pmux cell $flatten\P1.\P3.$verific$select_720$b18.vhd:1072$1723: { $flatten\P1.\P3.$verific$n7981$907 $flatten\P1.\P3.$verific$n7982$908 $auto$opt_reduce.cc:134:opt_pmux$2045 $auto$opt_reduce.cc:134:opt_pmux$2043 $auto$opt_reduce.cc:134:opt_pmux$2041 $auto$opt_reduce.cc:134:opt_pmux$2039 $auto$opt_reduce.cc:134:opt_pmux$2037 }
    New ctrl vector for $pmux cell $flatten\P1.\P3.$verific$select_721$b18.vhd:1072$1724: { $auto$opt_reduce.cc:134:opt_pmux$2055 $auto$opt_reduce.cc:134:opt_pmux$2053 $flatten\P1.\P3.$verific$n7987$913 $flatten\P1.\P3.$verific$n7989$915 $auto$opt_reduce.cc:134:opt_pmux$2051 $auto$opt_reduce.cc:134:opt_pmux$2049 $auto$opt_reduce.cc:134:opt_pmux$2047 }
    New ctrl vector for $pmux cell $flatten\P1.\P3.$verific$select_726$b18.vhd:1072$1729: { $flatten\P1.\P3.$verific$n7981$907 $flatten\P1.\P3.$verific$n7982$908 $auto$opt_reduce.cc:134:opt_pmux$2057 }
    New ctrl vector for $pmux cell $flatten\P1.\P3.$verific$select_727$b18.vhd:1072$1730: { $flatten\P1.\P3.$verific$n7985$911 $flatten\P1.\P3.$verific$n7987$913 $flatten\P1.\P3.$verific$n7989$915 $flatten\P1.\P3.$verific$n7995$921 $auto$opt_reduce.cc:134:opt_pmux$2059 }
    New ctrl vector for $pmux cell $flatten\P1.\P3.$verific$select_728$b18.vhd:1072$1731: { $flatten\P1.\P3.$verific$n7986$912 $flatten\P1.\P3.$verific$n7996$922 $auto$opt_reduce.cc:134:opt_pmux$2061 }
    New ctrl vector for $pmux cell $flatten\P1.\P3.$verific$select_729$b18.vhd:1072$1732: { $flatten\P1.\P3.$verific$n7987$913 $flatten\P1.\P3.$verific$n7988$914 $auto$opt_reduce.cc:134:opt_pmux$2065 $auto$opt_reduce.cc:134:opt_pmux$2063 }
    New ctrl vector for $pmux cell $flatten\P1.\P3.$verific$select_738$b18.vhd:1072$1738: { $flatten\P1.\P3.$verific$n7987$913 $flatten\P1.\P3.$verific$n7988$914 $auto$opt_reduce.cc:134:opt_pmux$2067 }
    New ctrl vector for $pmux cell $flatten\P1.\P3.$verific$select_739$b18.vhd:1072$1739: { $flatten\P1.\P3.$verific$n7987$913 $flatten\P1.\P3.$verific$n7988$914 $auto$opt_reduce.cc:134:opt_pmux$2069 }
    New ctrl vector for $pmux cell $flatten\P1.\P3.$verific$select_740$b18.vhd:1072$1740: { $flatten\P1.\P3.$verific$n7988$914 $flatten\P1.\P3.$verific$n7990$916 $auto$opt_reduce.cc:134:opt_pmux$2071 }
    New ctrl vector for $pmux cell $flatten\P1.\P3.$verific$select_741$b18.vhd:1072$1741: { $flatten\P1.\P3.$verific$n7988$914 $auto$opt_reduce.cc:134:opt_pmux$2073 }
    New ctrl vector for $pmux cell $flatten\P2.\P1.$verific$Select_723$b18.vhd:1072$1726: { $flatten\P2.\P1.$verific$n7981$907 $flatten\P2.\P1.$verific$n7982$908 $auto$opt_reduce.cc:134:opt_pmux$2077 $auto$opt_reduce.cc:134:opt_pmux$2075 }
    New ctrl vector for $pmux cell $flatten\P2.\P1.$verific$Select_725$b18.vhd:1072$1728: { $flatten\P2.\P1.$verific$n7981$907 $auto$opt_reduce.cc:134:opt_pmux$2083 $auto$opt_reduce.cc:134:opt_pmux$2081 $auto$opt_reduce.cc:134:opt_pmux$2079 }
    New ctrl vector for $pmux cell $flatten\P2.\P1.$verific$Select_731$b18.vhd:1072$1734: { $flatten\P2.\P1.$verific$n8173$928 $flatten\P2.\P1.$verific$n7988$914 $auto$opt_reduce.cc:134:opt_pmux$2085 $flatten\P2.\P1.$verific$n7990$916 }
    New ctrl vector for $pmux cell $flatten\P2.\P1.$verific$Select_733$b18.vhd:1072$1735: { $flatten\P2.\P1.$verific$n8173$928 $auto$opt_reduce.cc:134:opt_pmux$2089 $auto$opt_reduce.cc:134:opt_pmux$2087 }
    New ctrl vector for $pmux cell $flatten\P2.\P1.$verific$Select_735$b18.vhd:1072$1736: { $flatten\P2.\P1.$verific$n8173$928 $auto$opt_reduce.cc:134:opt_pmux$2093 $auto$opt_reduce.cc:134:opt_pmux$2091 }
    New ctrl vector for $pmux cell $flatten\P2.\P1.$verific$Select_737$b18.vhd:1072$1737: { $flatten\P2.\P1.$verific$n8173$928 $auto$opt_reduce.cc:134:opt_pmux$2095 }
    New ctrl vector for $pmux cell $flatten\P2.\P1.$verific$select_720$b18.vhd:1072$1723: { $flatten\P2.\P1.$verific$n7981$907 $flatten\P2.\P1.$verific$n7982$908 $auto$opt_reduce.cc:134:opt_pmux$2105 $auto$opt_reduce.cc:134:opt_pmux$2103 $auto$opt_reduce.cc:134:opt_pmux$2101 $auto$opt_reduce.cc:134:opt_pmux$2099 $auto$opt_reduce.cc:134:opt_pmux$2097 }
    New ctrl vector for $pmux cell $flatten\P2.\P1.$verific$select_721$b18.vhd:1072$1724: { $auto$opt_reduce.cc:134:opt_pmux$2115 $auto$opt_reduce.cc:134:opt_pmux$2113 $flatten\P2.\P1.$verific$n7987$913 $flatten\P2.\P1.$verific$n7989$915 $auto$opt_reduce.cc:134:opt_pmux$2111 $auto$opt_reduce.cc:134:opt_pmux$2109 $auto$opt_reduce.cc:134:opt_pmux$2107 }
    New ctrl vector for $pmux cell $flatten\P2.\P1.$verific$select_726$b18.vhd:1072$1729: { $flatten\P2.\P1.$verific$n7981$907 $flatten\P2.\P1.$verific$n7982$908 $auto$opt_reduce.cc:134:opt_pmux$2117 }
    New ctrl vector for $pmux cell $flatten\P2.\P1.$verific$select_727$b18.vhd:1072$1730: { $flatten\P2.\P1.$verific$n7985$911 $flatten\P2.\P1.$verific$n7987$913 $flatten\P2.\P1.$verific$n7989$915 $flatten\P2.\P1.$verific$n7995$921 $auto$opt_reduce.cc:134:opt_pmux$2119 }
    New ctrl vector for $pmux cell $flatten\P2.\P1.$verific$select_728$b18.vhd:1072$1731: { $flatten\P2.\P1.$verific$n7986$912 $flatten\P2.\P1.$verific$n7996$922 $auto$opt_reduce.cc:134:opt_pmux$2121 }
    New ctrl vector for $pmux cell $flatten\P2.\P1.$verific$select_729$b18.vhd:1072$1732: { $flatten\P2.\P1.$verific$n7987$913 $flatten\P2.\P1.$verific$n7988$914 $auto$opt_reduce.cc:134:opt_pmux$2125 $auto$opt_reduce.cc:134:opt_pmux$2123 }
    New ctrl vector for $pmux cell $flatten\P2.\P1.$verific$select_738$b18.vhd:1072$1738: { $flatten\P2.\P1.$verific$n7987$913 $flatten\P2.\P1.$verific$n7988$914 $auto$opt_reduce.cc:134:opt_pmux$2127 }
    New ctrl vector for $pmux cell $flatten\P2.\P1.$verific$select_739$b18.vhd:1072$1739: { $flatten\P2.\P1.$verific$n7987$913 $flatten\P2.\P1.$verific$n7988$914 $auto$opt_reduce.cc:134:opt_pmux$2129 }
    New ctrl vector for $pmux cell $flatten\P2.\P1.$verific$select_740$b18.vhd:1072$1740: { $flatten\P2.\P1.$verific$n7988$914 $flatten\P2.\P1.$verific$n7990$916 $auto$opt_reduce.cc:134:opt_pmux$2131 }
    New ctrl vector for $pmux cell $flatten\P2.\P1.$verific$select_741$b18.vhd:1072$1741: { $flatten\P2.\P1.$verific$n7988$914 $auto$opt_reduce.cc:134:opt_pmux$2133 }
    New ctrl vector for $pmux cell $flatten\P2.\P2.$verific$Select_723$b18.vhd:1072$1726: { $flatten\P2.\P2.$verific$n7981$907 $flatten\P2.\P2.$verific$n7982$908 $auto$opt_reduce.cc:134:opt_pmux$2137 $auto$opt_reduce.cc:134:opt_pmux$2135 }
    New ctrl vector for $pmux cell $flatten\P2.\P2.$verific$Select_725$b18.vhd:1072$1728: { $flatten\P2.\P2.$verific$n7981$907 $auto$opt_reduce.cc:134:opt_pmux$2143 $auto$opt_reduce.cc:134:opt_pmux$2141 $auto$opt_reduce.cc:134:opt_pmux$2139 }
    New ctrl vector for $pmux cell $flatten\P2.\P2.$verific$Select_731$b18.vhd:1072$1734: { $flatten\P2.\P2.$verific$n8173$928 $flatten\P2.\P2.$verific$n7988$914 $auto$opt_reduce.cc:134:opt_pmux$2145 $flatten\P2.\P2.$verific$n7990$916 }
    New ctrl vector for $pmux cell $flatten\P2.\P2.$verific$Select_733$b18.vhd:1072$1735: { $flatten\P2.\P2.$verific$n8173$928 $auto$opt_reduce.cc:134:opt_pmux$2149 $auto$opt_reduce.cc:134:opt_pmux$2147 }
    New ctrl vector for $pmux cell $flatten\P2.\P2.$verific$Select_735$b18.vhd:1072$1736: { $flatten\P2.\P2.$verific$n8173$928 $auto$opt_reduce.cc:134:opt_pmux$2153 $auto$opt_reduce.cc:134:opt_pmux$2151 }
    New ctrl vector for $pmux cell $flatten\P2.\P2.$verific$Select_737$b18.vhd:1072$1737: { $flatten\P2.\P2.$verific$n8173$928 $auto$opt_reduce.cc:134:opt_pmux$2155 }
    New ctrl vector for $pmux cell $flatten\P2.\P2.$verific$select_720$b18.vhd:1072$1723: { $flatten\P2.\P2.$verific$n7981$907 $flatten\P2.\P2.$verific$n7982$908 $auto$opt_reduce.cc:134:opt_pmux$2165 $auto$opt_reduce.cc:134:opt_pmux$2163 $auto$opt_reduce.cc:134:opt_pmux$2161 $auto$opt_reduce.cc:134:opt_pmux$2159 $auto$opt_reduce.cc:134:opt_pmux$2157 }
    New ctrl vector for $pmux cell $flatten\P2.\P2.$verific$select_721$b18.vhd:1072$1724: { $auto$opt_reduce.cc:134:opt_pmux$2175 $auto$opt_reduce.cc:134:opt_pmux$2173 $flatten\P2.\P2.$verific$n7987$913 $flatten\P2.\P2.$verific$n7989$915 $auto$opt_reduce.cc:134:opt_pmux$2171 $auto$opt_reduce.cc:134:opt_pmux$2169 $auto$opt_reduce.cc:134:opt_pmux$2167 }
    New ctrl vector for $pmux cell $flatten\P2.\P2.$verific$select_726$b18.vhd:1072$1729: { $flatten\P2.\P2.$verific$n7981$907 $flatten\P2.\P2.$verific$n7982$908 $auto$opt_reduce.cc:134:opt_pmux$2177 }
    New ctrl vector for $pmux cell $flatten\P2.\P2.$verific$select_727$b18.vhd:1072$1730: { $flatten\P2.\P2.$verific$n7985$911 $flatten\P2.\P2.$verific$n7987$913 $flatten\P2.\P2.$verific$n7989$915 $flatten\P2.\P2.$verific$n7995$921 $auto$opt_reduce.cc:134:opt_pmux$2179 }
    New ctrl vector for $pmux cell $flatten\P2.\P2.$verific$select_728$b18.vhd:1072$1731: { $flatten\P2.\P2.$verific$n7986$912 $flatten\P2.\P2.$verific$n7996$922 $auto$opt_reduce.cc:134:opt_pmux$2181 }
    New ctrl vector for $pmux cell $flatten\P2.\P2.$verific$select_729$b18.vhd:1072$1732: { $flatten\P2.\P2.$verific$n7987$913 $flatten\P2.\P2.$verific$n7988$914 $auto$opt_reduce.cc:134:opt_pmux$2185 $auto$opt_reduce.cc:134:opt_pmux$2183 }
    New ctrl vector for $pmux cell $flatten\P2.\P2.$verific$select_738$b18.vhd:1072$1738: { $flatten\P2.\P2.$verific$n7987$913 $flatten\P2.\P2.$verific$n7988$914 $auto$opt_reduce.cc:134:opt_pmux$2187 }
    New ctrl vector for $pmux cell $flatten\P2.\P2.$verific$select_739$b18.vhd:1072$1739: { $flatten\P2.\P2.$verific$n7987$913 $flatten\P2.\P2.$verific$n7988$914 $auto$opt_reduce.cc:134:opt_pmux$2189 }
    New ctrl vector for $pmux cell $flatten\P2.\P2.$verific$select_740$b18.vhd:1072$1740: { $flatten\P2.\P2.$verific$n7988$914 $flatten\P2.\P2.$verific$n7990$916 $auto$opt_reduce.cc:134:opt_pmux$2191 }
    New ctrl vector for $pmux cell $flatten\P2.\P2.$verific$select_741$b18.vhd:1072$1741: { $flatten\P2.\P2.$verific$n7988$914 $auto$opt_reduce.cc:134:opt_pmux$2193 }
    New ctrl vector for $pmux cell $flatten\P2.\P3.$verific$Select_723$b18.vhd:1072$1726: { $flatten\P2.\P3.$verific$n7981$907 $flatten\P2.\P3.$verific$n7982$908 $auto$opt_reduce.cc:134:opt_pmux$2197 $auto$opt_reduce.cc:134:opt_pmux$2195 }
    New ctrl vector for $pmux cell $flatten\P2.\P3.$verific$Select_725$b18.vhd:1072$1728: { $flatten\P2.\P3.$verific$n7981$907 $auto$opt_reduce.cc:134:opt_pmux$2203 $auto$opt_reduce.cc:134:opt_pmux$2201 $auto$opt_reduce.cc:134:opt_pmux$2199 }
    New ctrl vector for $pmux cell $flatten\P2.\P3.$verific$Select_731$b18.vhd:1072$1734: { $flatten\P2.\P3.$verific$n8173$928 $flatten\P2.\P3.$verific$n7988$914 $auto$opt_reduce.cc:134:opt_pmux$2205 $flatten\P2.\P3.$verific$n7990$916 }
    New ctrl vector for $pmux cell $flatten\P2.\P3.$verific$Select_733$b18.vhd:1072$1735: { $flatten\P2.\P3.$verific$n8173$928 $auto$opt_reduce.cc:134:opt_pmux$2209 $auto$opt_reduce.cc:134:opt_pmux$2207 }
    New ctrl vector for $pmux cell $flatten\P2.\P3.$verific$Select_735$b18.vhd:1072$1736: { $flatten\P2.\P3.$verific$n8173$928 $auto$opt_reduce.cc:134:opt_pmux$2213 $auto$opt_reduce.cc:134:opt_pmux$2211 }
    New ctrl vector for $pmux cell $flatten\P2.\P3.$verific$Select_737$b18.vhd:1072$1737: { $flatten\P2.\P3.$verific$n8173$928 $auto$opt_reduce.cc:134:opt_pmux$2215 }
    New ctrl vector for $pmux cell $flatten\P2.\P3.$verific$select_720$b18.vhd:1072$1723: { $flatten\P2.\P3.$verific$n7981$907 $flatten\P2.\P3.$verific$n7982$908 $auto$opt_reduce.cc:134:opt_pmux$2225 $auto$opt_reduce.cc:134:opt_pmux$2223 $auto$opt_reduce.cc:134:opt_pmux$2221 $auto$opt_reduce.cc:134:opt_pmux$2219 $auto$opt_reduce.cc:134:opt_pmux$2217 }
    New ctrl vector for $pmux cell $flatten\P2.\P3.$verific$select_721$b18.vhd:1072$1724: { $auto$opt_reduce.cc:134:opt_pmux$2235 $auto$opt_reduce.cc:134:opt_pmux$2233 $flatten\P2.\P3.$verific$n7987$913 $flatten\P2.\P3.$verific$n7989$915 $auto$opt_reduce.cc:134:opt_pmux$2231 $auto$opt_reduce.cc:134:opt_pmux$2229 $auto$opt_reduce.cc:134:opt_pmux$2227 }
    New ctrl vector for $pmux cell $flatten\P2.\P3.$verific$select_726$b18.vhd:1072$1729: { $flatten\P2.\P3.$verific$n7981$907 $flatten\P2.\P3.$verific$n7982$908 $auto$opt_reduce.cc:134:opt_pmux$2237 }
    New ctrl vector for $pmux cell $flatten\P2.\P3.$verific$select_727$b18.vhd:1072$1730: { $flatten\P2.\P3.$verific$n7985$911 $flatten\P2.\P3.$verific$n7987$913 $flatten\P2.\P3.$verific$n7989$915 $flatten\P2.\P3.$verific$n7995$921 $auto$opt_reduce.cc:134:opt_pmux$2239 }
    New ctrl vector for $pmux cell $flatten\P2.\P3.$verific$select_728$b18.vhd:1072$1731: { $flatten\P2.\P3.$verific$n7986$912 $flatten\P2.\P3.$verific$n7996$922 $auto$opt_reduce.cc:134:opt_pmux$2241 }
    New ctrl vector for $pmux cell $flatten\P2.\P3.$verific$select_729$b18.vhd:1072$1732: { $flatten\P2.\P3.$verific$n7987$913 $flatten\P2.\P3.$verific$n7988$914 $auto$opt_reduce.cc:134:opt_pmux$2245 $auto$opt_reduce.cc:134:opt_pmux$2243 }
    New ctrl vector for $pmux cell $flatten\P2.\P3.$verific$select_738$b18.vhd:1072$1738: { $flatten\P2.\P3.$verific$n7987$913 $flatten\P2.\P3.$verific$n7988$914 $auto$opt_reduce.cc:134:opt_pmux$2247 }
    New ctrl vector for $pmux cell $flatten\P2.\P3.$verific$select_739$b18.vhd:1072$1739: { $flatten\P2.\P3.$verific$n7987$913 $flatten\P2.\P3.$verific$n7988$914 $auto$opt_reduce.cc:134:opt_pmux$2249 }
    New ctrl vector for $pmux cell $flatten\P2.\P3.$verific$select_740$b18.vhd:1072$1740: { $flatten\P2.\P3.$verific$n7988$914 $flatten\P2.\P3.$verific$n7990$916 $auto$opt_reduce.cc:134:opt_pmux$2251 }
    New ctrl vector for $pmux cell $flatten\P2.\P3.$verific$select_741$b18.vhd:1072$1741: { $flatten\P2.\P3.$verific$n7988$914 $auto$opt_reduce.cc:134:opt_pmux$2253 }
    New ctrl vector for $pmux cell $flatten\P3.$verific$select_746$b18.vhd:486$731: { $flatten\P3.$verific$n2255$362 $auto$opt_reduce.cc:134:opt_pmux$2255 }
    New ctrl vector for $pmux cell $flatten\P3.$verific$select_750$b18.vhd:486$672: { $flatten\P3.$verific$n2256$363 $auto$opt_reduce.cc:134:opt_pmux$2257 }
    New ctrl vector for $pmux cell $flatten\P3.$verific$select_751$b18.vhd:486$749: { $flatten\P3.$verific$n2257$364 $auto$opt_reduce.cc:134:opt_pmux$2259 }
    New ctrl vector for $pmux cell $flatten\P3.$verific$select_752$b18.vhd:486$750: { $flatten\P3.$verific$n2258$365 $auto$opt_reduce.cc:134:opt_pmux$2261 }
    New ctrl vector for $pmux cell $flatten\P4.$verific$select_746$b18.vhd:486$731: { $flatten\P4.$verific$n2255$362 $auto$opt_reduce.cc:134:opt_pmux$2263 }
    New ctrl vector for $pmux cell $flatten\P4.$verific$select_750$b18.vhd:486$672: { $flatten\P4.$verific$n2256$363 $auto$opt_reduce.cc:134:opt_pmux$2265 }
    New ctrl vector for $pmux cell $flatten\P4.$verific$select_751$b18.vhd:486$749: { $flatten\P4.$verific$n2257$364 $auto$opt_reduce.cc:134:opt_pmux$2267 }
    New ctrl vector for $pmux cell $flatten\P4.$verific$select_752$b18.vhd:486$750: { $flatten\P4.$verific$n2258$365 $auto$opt_reduce.cc:134:opt_pmux$2269 }
  Optimizing cells in module \b18.
Performed a total of 104 changes.

yosys> opt_merge

3.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b18'.
<suppressed ~315 debug messages>
Removed a total of 105 cells.

yosys> opt_dff -nodffe -nosdff

3.9.6. Executing OPT_DFF pass (perform DFF optimizations).
Changing const-value async load to async reset on $flatten\P4.$verific$wr_reg$b18.vhd:505$815 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P4.$verific$state_reg$b18.vhd:505$817 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P4.$verific$reg3_reg$b18.vhd:505$812 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P4.$verific$reg2_reg$b18.vhd:505$811 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P4.$verific$reg1_reg$b18.vhd:505$810 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P4.$verific$reg0_reg$b18.vhd:505$809 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P4.$verific$rd_reg$b18.vhd:505$814 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P4.$verific$datao_reg$b18.vhd:505$816 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P4.$verific$d_reg$b18.vhd:505$807 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P4.$verific$addr_reg$b18.vhd:505$813 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P4.$verific$IR_reg$b18.vhd:505$806 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P4.$verific$B_reg$b18.vhd:505$808 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P3.$verific$wr_reg$b18.vhd:505$815 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P3.$verific$state_reg$b18.vhd:505$817 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P3.$verific$reg3_reg$b18.vhd:505$812 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P3.$verific$reg2_reg$b18.vhd:505$811 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P3.$verific$reg1_reg$b18.vhd:505$810 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P3.$verific$reg0_reg$b18.vhd:505$809 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P3.$verific$rd_reg$b18.vhd:505$814 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P3.$verific$datao_reg$b18.vhd:505$816 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P3.$verific$d_reg$b18.vhd:505$807 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P3.$verific$addr_reg$b18.vhd:505$813 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P3.$verific$IR_reg$b18.vhd:505$806 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P3.$verific$B_reg$b18.vhd:505$808 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P3.$verific$rEIP_reg$b18.vhd:1122$1869 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.$verific$buf2_reg$b18.vhd:1269$248 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.$verific$buf1_reg$b18.vhd:1248$227 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P3.$verific$W_R_n_reg$b18.vhd:741$1449 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P3.$verific$State_reg$b18.vhd:741$1453 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P3.$verific$StateBS16_reg$b18.vhd:741$1455 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P3.$verific$RequestPending_reg$b18.vhd:1122$1873 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P3.$verific$ReadRequest_reg$b18.vhd:1122$1871 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P3.$verific$P1.uWord_reg$b18.vhd:1122$1863 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P3.$verific$P1.lWord_reg$b18.vhd:1122$1862 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P3.$verific$P1.State2_reg$b18.vhd:1122$1839 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P3.$verific$P1.PhyAddrPointer_reg$b18.vhd:1122$1859 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P3.$verific$P1.More_reg$b18.vhd:1122$1860 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P3.$verific$P1.InstQueue_reg_9$b18.vhd:1122$1847 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P3.$verific$P1.InstQueue_reg_8$b18.vhd:1122$1846 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P3.$verific$P1.InstQueue_reg_7$b18.vhd:1122$1845 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P3.$verific$P1.InstQueue_reg_6$b18.vhd:1122$1844 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P3.$verific$P1.InstQueue_reg_5$b18.vhd:1122$1843 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P3.$verific$P1.InstQueue_reg_4$b18.vhd:1122$1842 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P3.$verific$P1.InstQueue_reg_3$b18.vhd:1122$1841 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P3.$verific$P1.InstQueue_reg_2$b18.vhd:1122$1840 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P3.$verific$P1.InstQueue_reg_16$b18.vhd:1122$1854 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P3.$verific$P1.InstQueue_reg_15$b18.vhd:1122$1853 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P3.$verific$P1.InstQueue_reg_14$b18.vhd:1122$1852 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P3.$verific$P1.InstQueue_reg_13$b18.vhd:1122$1851 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P3.$verific$P1.InstQueue_reg_12$b18.vhd:1122$1850 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P3.$verific$P1.InstQueue_reg_11$b18.vhd:1122$1849 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P3.$verific$P1.InstQueue_reg_10$b18.vhd:1122$1848 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P3.$verific$P1.InstQueue_reg$b18.vhd:1122$1855 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P3.$verific$P1.InstQueueWr_Addr_reg$b18.vhd:1122$1857 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P3.$verific$P1.InstQueueRd_Addr_reg$b18.vhd:1122$1856 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P3.$verific$P1.InstAddrPointer_reg$b18.vhd:1122$1858 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P3.$verific$P1.Flush_reg$b18.vhd:1122$1861 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P3.$verific$MemoryFetch_reg$b18.vhd:1122$1872 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P3.$verific$M_IO_n_reg$b18.vhd:741$1451 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P3.$verific$EBX_reg$b18.vhd:1122$1868 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P3.$verific$EAX_reg$b18.vhd:1122$1867 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P3.$verific$Datao_reg$b18.vhd:1122$1865 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P3.$verific$DataWidth_reg$b18.vhd:741$1456 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P3.$verific$D_C_n_reg$b18.vhd:741$1450 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P3.$verific$CodeFetch_reg$b18.vhd:1122$1864 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P3.$verific$ByteEnable_reg$b18.vhd:1178$1891 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P3.$verific$BE_n_reg$b18.vhd:741$1447 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P3.$verific$Address_reg$b18.vhd:741$1448 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P3.$verific$ADS_n_reg$b18.vhd:741$1452 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P2.$verific$rEIP_reg$b18.vhd:1122$1869 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P2.$verific$W_R_n_reg$b18.vhd:741$1449 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P2.$verific$State_reg$b18.vhd:741$1453 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P2.$verific$StateBS16_reg$b18.vhd:741$1455 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P2.$verific$RequestPending_reg$b18.vhd:1122$1873 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P2.$verific$ReadRequest_reg$b18.vhd:1122$1871 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P2.$verific$P1.uWord_reg$b18.vhd:1122$1863 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P2.$verific$P1.lWord_reg$b18.vhd:1122$1862 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P2.$verific$P1.State2_reg$b18.vhd:1122$1839 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P2.$verific$P1.PhyAddrPointer_reg$b18.vhd:1122$1859 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P2.$verific$P1.More_reg$b18.vhd:1122$1860 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P2.$verific$P1.InstQueue_reg_9$b18.vhd:1122$1847 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P2.$verific$P1.InstQueue_reg_8$b18.vhd:1122$1846 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P2.$verific$P1.InstQueue_reg_7$b18.vhd:1122$1845 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P2.$verific$P1.InstQueue_reg_6$b18.vhd:1122$1844 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P2.$verific$P1.InstQueue_reg_5$b18.vhd:1122$1843 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P2.$verific$P1.InstQueue_reg_4$b18.vhd:1122$1842 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P2.$verific$P1.InstQueue_reg_3$b18.vhd:1122$1841 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P2.$verific$P1.InstQueue_reg_2$b18.vhd:1122$1840 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P2.$verific$P1.InstQueue_reg_16$b18.vhd:1122$1854 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P2.$verific$P1.InstQueue_reg_15$b18.vhd:1122$1853 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P2.$verific$P1.InstQueue_reg_14$b18.vhd:1122$1852 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P2.$verific$P1.InstQueue_reg_13$b18.vhd:1122$1851 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P2.$verific$P1.InstQueue_reg_12$b18.vhd:1122$1850 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P2.$verific$P1.InstQueue_reg_11$b18.vhd:1122$1849 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P2.$verific$P1.InstQueue_reg_10$b18.vhd:1122$1848 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P2.$verific$P1.InstQueue_reg$b18.vhd:1122$1855 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P2.$verific$P1.InstQueueWr_Addr_reg$b18.vhd:1122$1857 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P2.$verific$P1.InstQueueRd_Addr_reg$b18.vhd:1122$1856 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P2.$verific$P1.InstAddrPointer_reg$b18.vhd:1122$1858 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P2.$verific$P1.Flush_reg$b18.vhd:1122$1861 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P2.$verific$MemoryFetch_reg$b18.vhd:1122$1872 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P2.$verific$M_IO_n_reg$b18.vhd:741$1451 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P2.$verific$EBX_reg$b18.vhd:1122$1868 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P2.$verific$EAX_reg$b18.vhd:1122$1867 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P2.$verific$Datao_reg$b18.vhd:1122$1865 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P2.$verific$DataWidth_reg$b18.vhd:741$1456 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P2.$verific$D_C_n_reg$b18.vhd:741$1450 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P2.$verific$CodeFetch_reg$b18.vhd:1122$1864 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P2.$verific$ByteEnable_reg$b18.vhd:1178$1891 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P2.$verific$BE_n_reg$b18.vhd:741$1447 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P2.$verific$Address_reg$b18.vhd:741$1448 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P2.$verific$ADS_n_reg$b18.vhd:741$1452 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P1.$verific$rEIP_reg$b18.vhd:1122$1869 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P1.$verific$W_R_n_reg$b18.vhd:741$1449 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P1.$verific$State_reg$b18.vhd:741$1453 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P1.$verific$StateBS16_reg$b18.vhd:741$1455 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P1.$verific$RequestPending_reg$b18.vhd:1122$1873 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P1.$verific$ReadRequest_reg$b18.vhd:1122$1871 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P1.$verific$P1.uWord_reg$b18.vhd:1122$1863 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P1.$verific$P1.lWord_reg$b18.vhd:1122$1862 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P1.$verific$P1.State2_reg$b18.vhd:1122$1839 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P1.$verific$P1.PhyAddrPointer_reg$b18.vhd:1122$1859 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P1.$verific$P1.More_reg$b18.vhd:1122$1860 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P1.$verific$P1.InstQueue_reg_9$b18.vhd:1122$1847 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P1.$verific$P1.InstQueue_reg_8$b18.vhd:1122$1846 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P1.$verific$P1.InstQueue_reg_7$b18.vhd:1122$1845 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P1.$verific$P1.InstQueue_reg_6$b18.vhd:1122$1844 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P1.$verific$P1.InstQueue_reg_5$b18.vhd:1122$1843 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P1.$verific$P1.InstQueue_reg_4$b18.vhd:1122$1842 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P1.$verific$P1.InstQueue_reg_3$b18.vhd:1122$1841 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P1.$verific$P1.InstQueue_reg_2$b18.vhd:1122$1840 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P1.$verific$P1.InstQueue_reg_16$b18.vhd:1122$1854 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P1.$verific$P1.InstQueue_reg_15$b18.vhd:1122$1853 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P1.$verific$P1.InstQueue_reg_14$b18.vhd:1122$1852 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P1.$verific$P1.InstQueue_reg_13$b18.vhd:1122$1851 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P1.$verific$P1.InstQueue_reg_12$b18.vhd:1122$1850 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P1.$verific$P1.InstQueue_reg_11$b18.vhd:1122$1849 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P1.$verific$P1.InstQueue_reg_10$b18.vhd:1122$1848 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P1.$verific$P1.InstQueue_reg$b18.vhd:1122$1855 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P1.$verific$P1.InstQueueWr_Addr_reg$b18.vhd:1122$1857 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P1.$verific$P1.InstQueueRd_Addr_reg$b18.vhd:1122$1856 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P1.$verific$P1.InstAddrPointer_reg$b18.vhd:1122$1858 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P1.$verific$P1.Flush_reg$b18.vhd:1122$1861 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P1.$verific$MemoryFetch_reg$b18.vhd:1122$1872 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P1.$verific$M_IO_n_reg$b18.vhd:741$1451 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P1.$verific$EBX_reg$b18.vhd:1122$1868 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P1.$verific$EAX_reg$b18.vhd:1122$1867 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P1.$verific$Datao_reg$b18.vhd:1122$1865 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P1.$verific$DataWidth_reg$b18.vhd:741$1456 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P1.$verific$D_C_n_reg$b18.vhd:741$1450 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P1.$verific$CodeFetch_reg$b18.vhd:1122$1864 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P1.$verific$ByteEnable_reg$b18.vhd:1178$1891 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P1.$verific$BE_n_reg$b18.vhd:741$1447 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P1.$verific$Address_reg$b18.vhd:741$1448 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.\P1.$verific$ADS_n_reg$b18.vhd:741$1452 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.$verific$ready22_reg$b18.vhd:1269$250 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.$verific$ready21_reg$b18.vhd:1269$249 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.$verific$ready12_reg$b18.vhd:1248$229 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.$verific$ready11_reg$b18.vhd:1248$228 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.$verific$buf2_reg$b18.vhd:1269$248 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P2.$verific$buf1_reg$b18.vhd:1248$227 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P3.$verific$rEIP_reg$b18.vhd:1122$1869 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P3.$verific$W_R_n_reg$b18.vhd:741$1449 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P3.$verific$State_reg$b18.vhd:741$1453 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P3.$verific$StateBS16_reg$b18.vhd:741$1455 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P3.$verific$RequestPending_reg$b18.vhd:1122$1873 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P3.$verific$ReadRequest_reg$b18.vhd:1122$1871 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P3.$verific$P1.uWord_reg$b18.vhd:1122$1863 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P3.$verific$P1.lWord_reg$b18.vhd:1122$1862 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P3.$verific$P1.State2_reg$b18.vhd:1122$1839 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P3.$verific$P1.PhyAddrPointer_reg$b18.vhd:1122$1859 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P3.$verific$P1.More_reg$b18.vhd:1122$1860 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P3.$verific$P1.InstQueue_reg_9$b18.vhd:1122$1847 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P3.$verific$P1.InstQueue_reg_8$b18.vhd:1122$1846 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P3.$verific$P1.InstQueue_reg_7$b18.vhd:1122$1845 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P3.$verific$P1.InstQueue_reg_6$b18.vhd:1122$1844 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P3.$verific$P1.InstQueue_reg_5$b18.vhd:1122$1843 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P3.$verific$P1.InstQueue_reg_4$b18.vhd:1122$1842 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P3.$verific$P1.InstQueue_reg_3$b18.vhd:1122$1841 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P3.$verific$P1.InstQueue_reg_2$b18.vhd:1122$1840 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P3.$verific$P1.InstQueue_reg_16$b18.vhd:1122$1854 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P3.$verific$P1.InstQueue_reg_15$b18.vhd:1122$1853 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P3.$verific$P1.InstQueue_reg_14$b18.vhd:1122$1852 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P3.$verific$P1.InstQueue_reg_13$b18.vhd:1122$1851 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P3.$verific$P1.InstQueue_reg_12$b18.vhd:1122$1850 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P3.$verific$P1.InstQueue_reg_11$b18.vhd:1122$1849 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P3.$verific$P1.InstQueue_reg_10$b18.vhd:1122$1848 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P3.$verific$P1.InstQueue_reg$b18.vhd:1122$1855 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P3.$verific$P1.InstQueueWr_Addr_reg$b18.vhd:1122$1857 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P3.$verific$P1.InstQueueRd_Addr_reg$b18.vhd:1122$1856 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P3.$verific$P1.InstAddrPointer_reg$b18.vhd:1122$1858 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P3.$verific$P1.Flush_reg$b18.vhd:1122$1861 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P3.$verific$MemoryFetch_reg$b18.vhd:1122$1872 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P3.$verific$M_IO_n_reg$b18.vhd:741$1451 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P3.$verific$EBX_reg$b18.vhd:1122$1868 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P3.$verific$EAX_reg$b18.vhd:1122$1867 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P3.$verific$Datao_reg$b18.vhd:1122$1865 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P3.$verific$DataWidth_reg$b18.vhd:741$1456 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P3.$verific$D_C_n_reg$b18.vhd:741$1450 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P3.$verific$CodeFetch_reg$b18.vhd:1122$1864 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P3.$verific$ByteEnable_reg$b18.vhd:1178$1891 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P3.$verific$BE_n_reg$b18.vhd:741$1447 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P3.$verific$Address_reg$b18.vhd:741$1448 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P3.$verific$ADS_n_reg$b18.vhd:741$1452 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P2.$verific$rEIP_reg$b18.vhd:1122$1869 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P2.$verific$W_R_n_reg$b18.vhd:741$1449 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P2.$verific$State_reg$b18.vhd:741$1453 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P2.$verific$StateBS16_reg$b18.vhd:741$1455 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P2.$verific$RequestPending_reg$b18.vhd:1122$1873 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P2.$verific$ReadRequest_reg$b18.vhd:1122$1871 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P2.$verific$P1.uWord_reg$b18.vhd:1122$1863 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P2.$verific$P1.lWord_reg$b18.vhd:1122$1862 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P2.$verific$P1.State2_reg$b18.vhd:1122$1839 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P2.$verific$P1.PhyAddrPointer_reg$b18.vhd:1122$1859 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P2.$verific$P1.More_reg$b18.vhd:1122$1860 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P2.$verific$P1.InstQueue_reg_9$b18.vhd:1122$1847 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P2.$verific$P1.InstQueue_reg_8$b18.vhd:1122$1846 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P2.$verific$P1.InstQueue_reg_7$b18.vhd:1122$1845 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P2.$verific$P1.InstQueue_reg_6$b18.vhd:1122$1844 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P2.$verific$P1.InstQueue_reg_5$b18.vhd:1122$1843 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P2.$verific$P1.InstQueue_reg_4$b18.vhd:1122$1842 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P2.$verific$P1.InstQueue_reg_3$b18.vhd:1122$1841 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P2.$verific$P1.InstQueue_reg_2$b18.vhd:1122$1840 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P2.$verific$P1.InstQueue_reg_16$b18.vhd:1122$1854 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P2.$verific$P1.InstQueue_reg_15$b18.vhd:1122$1853 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P2.$verific$P1.InstQueue_reg_14$b18.vhd:1122$1852 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P2.$verific$P1.InstQueue_reg_13$b18.vhd:1122$1851 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P2.$verific$P1.InstQueue_reg_12$b18.vhd:1122$1850 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P2.$verific$P1.InstQueue_reg_11$b18.vhd:1122$1849 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P2.$verific$P1.InstQueue_reg_10$b18.vhd:1122$1848 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P2.$verific$P1.InstQueue_reg$b18.vhd:1122$1855 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P2.$verific$P1.InstQueueWr_Addr_reg$b18.vhd:1122$1857 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P2.$verific$P1.InstQueueRd_Addr_reg$b18.vhd:1122$1856 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P2.$verific$P1.InstAddrPointer_reg$b18.vhd:1122$1858 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P2.$verific$P1.Flush_reg$b18.vhd:1122$1861 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P2.$verific$MemoryFetch_reg$b18.vhd:1122$1872 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P2.$verific$M_IO_n_reg$b18.vhd:741$1451 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P2.$verific$EBX_reg$b18.vhd:1122$1868 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P2.$verific$EAX_reg$b18.vhd:1122$1867 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P2.$verific$Datao_reg$b18.vhd:1122$1865 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P2.$verific$DataWidth_reg$b18.vhd:741$1456 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P2.$verific$D_C_n_reg$b18.vhd:741$1450 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P2.$verific$CodeFetch_reg$b18.vhd:1122$1864 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P2.$verific$ByteEnable_reg$b18.vhd:1178$1891 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P2.$verific$BE_n_reg$b18.vhd:741$1447 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P2.$verific$Address_reg$b18.vhd:741$1448 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P2.$verific$ADS_n_reg$b18.vhd:741$1452 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P1.$verific$rEIP_reg$b18.vhd:1122$1869 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P1.$verific$W_R_n_reg$b18.vhd:741$1449 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P1.$verific$State_reg$b18.vhd:741$1453 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P1.$verific$StateBS16_reg$b18.vhd:741$1455 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P1.$verific$RequestPending_reg$b18.vhd:1122$1873 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P1.$verific$ReadRequest_reg$b18.vhd:1122$1871 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P1.$verific$P1.uWord_reg$b18.vhd:1122$1863 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P1.$verific$P1.lWord_reg$b18.vhd:1122$1862 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P1.$verific$P1.State2_reg$b18.vhd:1122$1839 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P1.$verific$P1.PhyAddrPointer_reg$b18.vhd:1122$1859 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P1.$verific$P1.More_reg$b18.vhd:1122$1860 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P1.$verific$P1.InstQueue_reg_9$b18.vhd:1122$1847 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P1.$verific$P1.InstQueue_reg_8$b18.vhd:1122$1846 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P1.$verific$P1.InstQueue_reg_7$b18.vhd:1122$1845 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P1.$verific$P1.InstQueue_reg_6$b18.vhd:1122$1844 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P1.$verific$P1.InstQueue_reg_5$b18.vhd:1122$1843 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P1.$verific$P1.InstQueue_reg_4$b18.vhd:1122$1842 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P1.$verific$P1.InstQueue_reg_3$b18.vhd:1122$1841 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P1.$verific$P1.InstQueue_reg_2$b18.vhd:1122$1840 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P1.$verific$P1.InstQueue_reg_16$b18.vhd:1122$1854 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P1.$verific$P1.InstQueue_reg_15$b18.vhd:1122$1853 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P1.$verific$P1.InstQueue_reg_14$b18.vhd:1122$1852 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P1.$verific$P1.InstQueue_reg_13$b18.vhd:1122$1851 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P1.$verific$P1.InstQueue_reg_12$b18.vhd:1122$1850 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P1.$verific$P1.InstQueue_reg_11$b18.vhd:1122$1849 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P1.$verific$P1.InstQueue_reg_10$b18.vhd:1122$1848 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P1.$verific$P1.InstQueue_reg$b18.vhd:1122$1855 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P1.$verific$P1.InstQueueWr_Addr_reg$b18.vhd:1122$1857 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P1.$verific$P1.InstQueueRd_Addr_reg$b18.vhd:1122$1856 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P1.$verific$P1.InstAddrPointer_reg$b18.vhd:1122$1858 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P1.$verific$P1.Flush_reg$b18.vhd:1122$1861 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P1.$verific$MemoryFetch_reg$b18.vhd:1122$1872 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P1.$verific$M_IO_n_reg$b18.vhd:741$1451 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P1.$verific$EBX_reg$b18.vhd:1122$1868 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P1.$verific$EAX_reg$b18.vhd:1122$1867 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P1.$verific$Datao_reg$b18.vhd:1122$1865 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P1.$verific$DataWidth_reg$b18.vhd:741$1456 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P1.$verific$D_C_n_reg$b18.vhd:741$1450 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P1.$verific$CodeFetch_reg$b18.vhd:1122$1864 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P1.$verific$ByteEnable_reg$b18.vhd:1178$1891 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P1.$verific$BE_n_reg$b18.vhd:741$1447 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P1.$verific$Address_reg$b18.vhd:741$1448 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.\P1.$verific$ADS_n_reg$b18.vhd:741$1452 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.$verific$ready22_reg$b18.vhd:1269$250 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.$verific$ready21_reg$b18.vhd:1269$249 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.$verific$ready12_reg$b18.vhd:1248$229 ($aldff) from module b18.
Changing const-value async load to async reset on $flatten\P1.$verific$ready11_reg$b18.vhd:1248$228 ($aldff) from module b18.

yosys> opt_clean

3.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b18..
Removed 12 unused cells and 152 unused wires.
<suppressed ~13 debug messages>

yosys> opt_expr

3.9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module b18.

3.9.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b18..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~603 debug messages>

yosys> opt_reduce

3.9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b18.
Performed a total of 0 changes.

yosys> opt_merge

3.9.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b18'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.9.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b18..

yosys> opt_expr

3.9.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module b18.

3.9.16. Finished OPT passes. (There is nothing left to do.)

yosys> fsm

3.10. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.10.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register b18.P3.d.
Found FSM state register b18.P4.d.

yosys> fsm_extract

3.10.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\P3.d' from module `\b18'.
  found $adff cell for state register: $flatten\P3.$verific$d_reg$b18.vhd:505$807
  root of input selection tree: $flatten\P3.$verific$n11472$612
  found reset state: 0 (from async reset)
  found ctrl input: \P3.state
  found ctrl input: $flatten\P3.$verific$n341$458 [0]
  found ctrl input: $flatten\P3.$verific$n10346$429
  found ctrl input: $flatten\P3.$verific$n1405$356
  found ctrl input: $flatten\P3.$verific$n1440$357
  found ctrl input: $flatten\P3.$verific$n1474$358
  found ctrl input: $flatten\P3.$verific$n1475$359
  found ctrl input: $flatten\P3.$verific$n1476$360
  found ctrl input: $flatten\P3.$verific$n1477$361
  found state code: 1
  found state code: 2
  found state code: 3
  found ctrl input: \P3.B
  ctrl inputs: { \P3.B \P3.state $flatten\P3.$verific$n1405$356 $flatten\P3.$verific$n1440$357 $flatten\P3.$verific$n1474$358 $flatten\P3.$verific$n1475$359 $flatten\P3.$verific$n1476$360 $flatten\P3.$verific$n1477$361 $flatten\P3.$verific$n10346$429 $flatten\P3.$verific$n341$458 [0] }
  ctrl outputs: $flatten\P3.$verific$n11472$612
  transition:          0 10'-0-------- ->          0 0
  transition:          0 10'-100000000 ->          0 0
  transition:          0 10'-100000100 ->          0 0
  transition:          0 10'-100001-00 ->          1 1
  transition:          0 10'-10001--00 ->          2 2
  transition:          0 10'-1001---00 ->          3 3
  transition:          0 10'0101----00 ->          0 0
  transition:          0 10'1101----00 ->          3 3
  transition:          0 10'011-----00 ->          3 3
  transition:          0 10'111-----00 ->          0 0
  transition:          0 10'-1------10 ->          0 0
  transition:          0 10'-1-------1 ->          0 0
  transition:          2 10'-0-------- ->          2 2
  transition:          2 10'-100000000 ->          2 2
  transition:          2 10'-100000100 ->          0 0
  transition:          2 10'-100001-00 ->          1 1
  transition:          2 10'-10001--00 ->          2 2
  transition:          2 10'-1001---00 ->          3 3
  transition:          2 10'0101----00 ->          2 2
  transition:          2 10'1101----00 ->          3 3
  transition:          2 10'011-----00 ->          3 3
  transition:          2 10'111-----00 ->          2 2
  transition:          2 10'-1------10 ->          2 2
  transition:          2 10'-1-------1 ->          2 2
  transition:          1 10'-0-------- ->          1 1
  transition:          1 10'-100000000 ->          1 1
  transition:          1 10'-100000100 ->          0 0
  transition:          1 10'-100001-00 ->          1 1
  transition:          1 10'-10001--00 ->          2 2
  transition:          1 10'-1001---00 ->          3 3
  transition:          1 10'0101----00 ->          1 1
  transition:          1 10'1101----00 ->          3 3
  transition:          1 10'011-----00 ->          3 3
  transition:          1 10'111-----00 ->          1 1
  transition:          1 10'-1------10 ->          1 1
  transition:          1 10'-1-------1 ->          1 1
  transition:          3 10'-0-------- ->          3 3
  transition:          3 10'-100000000 ->          3 3
  transition:          3 10'-100000100 ->          0 0
  transition:          3 10'-100001-00 ->          1 1
  transition:          3 10'-10001--00 ->          2 2
  transition:          3 10'-1001---00 ->          3 3
  transition:          3 10'0101----00 ->          3 3
  transition:          3 10'1101----00 ->          3 3
  transition:          3 10'011-----00 ->          3 3
  transition:          3 10'111-----00 ->          3 3
  transition:          3 10'-1------10 ->          3 3
  transition:          3 10'-1-------1 ->          3 3
Extracting FSM `\P4.d' from module `\b18'.
  found $adff cell for state register: $flatten\P4.$verific$d_reg$b18.vhd:505$807
  root of input selection tree: $flatten\P4.$verific$n11472$612
  found reset state: 0 (from async reset)
  found ctrl input: \P4.state
  found ctrl input: $flatten\P4.$verific$n341$458 [0]
  found ctrl input: $flatten\P4.$verific$n10346$429
  found ctrl input: $flatten\P4.$verific$n1405$356
  found ctrl input: $flatten\P4.$verific$n1440$357
  found ctrl input: $flatten\P4.$verific$n1474$358
  found ctrl input: $flatten\P4.$verific$n1475$359
  found ctrl input: $flatten\P4.$verific$n1476$360
  found ctrl input: $flatten\P4.$verific$n1477$361
  found state code: 1
  found state code: 2
  found state code: 3
  found ctrl input: \P4.B
  ctrl inputs: { \P4.B \P4.state $flatten\P4.$verific$n1405$356 $flatten\P4.$verific$n1440$357 $flatten\P4.$verific$n1474$358 $flatten\P4.$verific$n1475$359 $flatten\P4.$verific$n1476$360 $flatten\P4.$verific$n1477$361 $flatten\P4.$verific$n10346$429 $flatten\P4.$verific$n341$458 [0] }
  ctrl outputs: $flatten\P4.$verific$n11472$612
  transition:          0 10'-0-------- ->          0 0
  transition:          0 10'-100000000 ->          0 0
  transition:          0 10'-100000100 ->          0 0
  transition:          0 10'-100001-00 ->          1 1
  transition:          0 10'-10001--00 ->          2 2
  transition:          0 10'-1001---00 ->          3 3
  transition:          0 10'0101----00 ->          0 0
  transition:          0 10'1101----00 ->          3 3
  transition:          0 10'011-----00 ->          3 3
  transition:          0 10'111-----00 ->          0 0
  transition:          0 10'-1------10 ->          0 0
  transition:          0 10'-1-------1 ->          0 0
  transition:          2 10'-0-------- ->          2 2
  transition:          2 10'-100000000 ->          2 2
  transition:          2 10'-100000100 ->          0 0
  transition:          2 10'-100001-00 ->          1 1
  transition:          2 10'-10001--00 ->          2 2
  transition:          2 10'-1001---00 ->          3 3
  transition:          2 10'0101----00 ->          2 2
  transition:          2 10'1101----00 ->          3 3
  transition:          2 10'011-----00 ->          3 3
  transition:          2 10'111-----00 ->          2 2
  transition:          2 10'-1------10 ->          2 2
  transition:          2 10'-1-------1 ->          2 2
  transition:          1 10'-0-------- ->          1 1
  transition:          1 10'-100000000 ->          1 1
  transition:          1 10'-100000100 ->          0 0
  transition:          1 10'-100001-00 ->          1 1
  transition:          1 10'-10001--00 ->          2 2
  transition:          1 10'-1001---00 ->          3 3
  transition:          1 10'0101----00 ->          1 1
  transition:          1 10'1101----00 ->          3 3
  transition:          1 10'011-----00 ->          3 3
  transition:          1 10'111-----00 ->          1 1
  transition:          1 10'-1------10 ->          1 1
  transition:          1 10'-1-------1 ->          1 1
  transition:          3 10'-0-------- ->          3 3
  transition:          3 10'-100000000 ->          3 3
  transition:          3 10'-100000100 ->          0 0
  transition:          3 10'-100001-00 ->          1 1
  transition:          3 10'-10001--00 ->          2 2
  transition:          3 10'-1001---00 ->          3 3
  transition:          3 10'0101----00 ->          3 3
  transition:          3 10'1101----00 ->          3 3
  transition:          3 10'011-----00 ->          3 3
  transition:          3 10'111-----00 ->          3 3
  transition:          3 10'-1------10 ->          3 3
  transition:          3 10'-1-------1 ->          3 3

yosys> fsm_opt

3.10.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\P4.d$2272' from module `\b18'.
  Merging pattern 10'-100000000 and 10'-100000100 from group (0 0 0).
  Merging pattern 10'-100000100 and 10'-100000000 from group (0 0 0).
  Merging pattern 10'0101----00 and 10'1101----00 from group (3 3 3).
  Merging pattern 10'1101----00 and 10'0101----00 from group (3 3 3).
  Merging pattern 10'011-----00 and 10'111-----00 from group (3 3 3).
  Merging pattern 10'111-----00 and 10'011-----00 from group (3 3 3).
Optimizing FSM `$fsm$\P3.d$2270' from module `\b18'.
  Merging pattern 10'-100000000 and 10'-100000100 from group (0 0 0).
  Merging pattern 10'-100000100 and 10'-100000000 from group (0 0 0).
  Merging pattern 10'0101----00 and 10'1101----00 from group (3 3 3).
  Merging pattern 10'1101----00 and 10'0101----00 from group (3 3 3).
  Merging pattern 10'011-----00 and 10'111-----00 from group (3 3 3).
  Merging pattern 10'111-----00 and 10'011-----00 from group (3 3 3).

yosys> opt_clean

3.10.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b18..
Removed 6 unused cells and 6 unused wires.
<suppressed ~7 debug messages>

yosys> fsm_opt

3.10.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\P3.d$2270' from module `\b18'.
Optimizing FSM `$fsm$\P4.d$2272' from module `\b18'.

yosys> fsm_recode

3.10.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\P3.d$2270' from module `\b18' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00000000000000000000000000000000 -> ---1
  00000000000000000000000000000010 -> --1-
  00000000000000000000000000000001 -> -1--
  00000000000000000000000000000011 -> 1---
Recoding FSM `$fsm$\P4.d$2272' from module `\b18' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00000000000000000000000000000000 -> ---1
  00000000000000000000000000000010 -> --1-
  00000000000000000000000000000001 -> -1--
  00000000000000000000000000000011 -> 1---

yosys> fsm_info

3.10.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\P3.d$2270' from module `b18':
-------------------------------------

  Information on FSM $fsm$\P3.d$2270 (\P3.d):

  Number of input signals:   10
  Number of output signals:  32
  Number of state bits:       4

  Input signals:
    0: $flatten\P3.$verific$n341$458 [0]
    1: $flatten\P3.$verific$n10346$429
    2: $flatten\P3.$verific$n1477$361
    3: $flatten\P3.$verific$n1476$360
    4: $flatten\P3.$verific$n1475$359
    5: $flatten\P3.$verific$n1474$358
    6: $flatten\P3.$verific$n1440$357
    7: $flatten\P3.$verific$n1405$356
    8: \P3.state
    9: \P3.B

  Output signals:
    0: $flatten\P3.$verific$n11472$612 [0]
    1: $flatten\P3.$verific$n11472$612 [1]
    2: $flatten\P3.$verific$n11472$612 [2]
    3: $flatten\P3.$verific$n11472$612 [3]
    4: $flatten\P3.$verific$n11472$612 [4]
    5: $flatten\P3.$verific$n11472$612 [5]
    6: $flatten\P3.$verific$n11472$612 [6]
    7: $flatten\P3.$verific$n11472$612 [7]
    8: $flatten\P3.$verific$n11472$612 [8]
    9: $flatten\P3.$verific$n11472$612 [9]
   10: $flatten\P3.$verific$n11472$612 [10]
   11: $flatten\P3.$verific$n11472$612 [11]
   12: $flatten\P3.$verific$n11472$612 [12]
   13: $flatten\P3.$verific$n11472$612 [13]
   14: $flatten\P3.$verific$n11472$612 [14]
   15: $flatten\P3.$verific$n11472$612 [15]
   16: $flatten\P3.$verific$n11472$612 [16]
   17: $flatten\P3.$verific$n11472$612 [17]
   18: $flatten\P3.$verific$n11472$612 [18]
   19: $flatten\P3.$verific$n11472$612 [19]
   20: $flatten\P3.$verific$n11472$612 [20]
   21: $flatten\P3.$verific$n11472$612 [21]
   22: $flatten\P3.$verific$n11472$612 [22]
   23: $flatten\P3.$verific$n11472$612 [23]
   24: $flatten\P3.$verific$n11472$612 [24]
   25: $flatten\P3.$verific$n11472$612 [25]
   26: $flatten\P3.$verific$n11472$612 [26]
   27: $flatten\P3.$verific$n11472$612 [27]
   28: $flatten\P3.$verific$n11472$612 [28]
   29: $flatten\P3.$verific$n11472$612 [29]
   30: $flatten\P3.$verific$n11472$612 [30]
   31: $flatten\P3.$verific$n11472$612 [31]

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 10'-100000-00   ->     0 0
      1:     0 10'0101----00   ->     0 0
      2:     0 10'111-----00   ->     0 0
      3:     0 10'-1------10   ->     0 0
      4:     0 10'-1-------1   ->     0 0
      5:     0 10'-0--------   ->     0 0
      6:     0 10'-10001--00   ->     1 2
      7:     0 10'-100001-00   ->     2 1
      8:     0 10'-1001---00   ->     3 3
      9:     0 10'1101----00   ->     3 3
     10:     0 10'011-----00   ->     3 3
     11:     1 10'-100000100   ->     0 0
     12:     1 10'-100000000   ->     1 2
     13:     1 10'-10001--00   ->     1 2
     14:     1 10'0101----00   ->     1 2
     15:     1 10'111-----00   ->     1 2
     16:     1 10'-1------10   ->     1 2
     17:     1 10'-1-------1   ->     1 2
     18:     1 10'-0--------   ->     1 2
     19:     1 10'-100001-00   ->     2 1
     20:     1 10'-1001---00   ->     3 3
     21:     1 10'1101----00   ->     3 3
     22:     1 10'011-----00   ->     3 3
     23:     2 10'-100000100   ->     0 0
     24:     2 10'-10001--00   ->     1 2
     25:     2 10'-100000000   ->     2 1
     26:     2 10'-100001-00   ->     2 1
     27:     2 10'0101----00   ->     2 1
     28:     2 10'111-----00   ->     2 1
     29:     2 10'-1------10   ->     2 1
     30:     2 10'-1-------1   ->     2 1
     31:     2 10'-0--------   ->     2 1
     32:     2 10'-1001---00   ->     3 3
     33:     2 10'1101----00   ->     3 3
     34:     2 10'011-----00   ->     3 3
     35:     3 10'-100000100   ->     0 0
     36:     3 10'-10001--00   ->     1 2
     37:     3 10'-100001-00   ->     2 1
     38:     3 10'-100000000   ->     3 3
     39:     3 10'-1001---00   ->     3 3
     40:     3 10'-101----00   ->     3 3
     41:     3 10'-11-----00   ->     3 3
     42:     3 10'-1------10   ->     3 3
     43:     3 10'-1-------1   ->     3 3
     44:     3 10'-0--------   ->     3 3

-------------------------------------

FSM `$fsm$\P4.d$2272' from module `b18':
-------------------------------------

  Information on FSM $fsm$\P4.d$2272 (\P4.d):

  Number of input signals:   10
  Number of output signals:  32
  Number of state bits:       4

  Input signals:
    0: $flatten\P4.$verific$n341$458 [0]
    1: $flatten\P4.$verific$n10346$429
    2: $flatten\P4.$verific$n1477$361
    3: $flatten\P4.$verific$n1476$360
    4: $flatten\P4.$verific$n1475$359
    5: $flatten\P4.$verific$n1474$358
    6: $flatten\P4.$verific$n1440$357
    7: $flatten\P4.$verific$n1405$356
    8: \P4.state
    9: \P4.B

  Output signals:
    0: $flatten\P4.$verific$n11472$612 [0]
    1: $flatten\P4.$verific$n11472$612 [1]
    2: $flatten\P4.$verific$n11472$612 [2]
    3: $flatten\P4.$verific$n11472$612 [3]
    4: $flatten\P4.$verific$n11472$612 [4]
    5: $flatten\P4.$verific$n11472$612 [5]
    6: $flatten\P4.$verific$n11472$612 [6]
    7: $flatten\P4.$verific$n11472$612 [7]
    8: $flatten\P4.$verific$n11472$612 [8]
    9: $flatten\P4.$verific$n11472$612 [9]
   10: $flatten\P4.$verific$n11472$612 [10]
   11: $flatten\P4.$verific$n11472$612 [11]
   12: $flatten\P4.$verific$n11472$612 [12]
   13: $flatten\P4.$verific$n11472$612 [13]
   14: $flatten\P4.$verific$n11472$612 [14]
   15: $flatten\P4.$verific$n11472$612 [15]
   16: $flatten\P4.$verific$n11472$612 [16]
   17: $flatten\P4.$verific$n11472$612 [17]
   18: $flatten\P4.$verific$n11472$612 [18]
   19: $flatten\P4.$verific$n11472$612 [19]
   20: $flatten\P4.$verific$n11472$612 [20]
   21: $flatten\P4.$verific$n11472$612 [21]
   22: $flatten\P4.$verific$n11472$612 [22]
   23: $flatten\P4.$verific$n11472$612 [23]
   24: $flatten\P4.$verific$n11472$612 [24]
   25: $flatten\P4.$verific$n11472$612 [25]
   26: $flatten\P4.$verific$n11472$612 [26]
   27: $flatten\P4.$verific$n11472$612 [27]
   28: $flatten\P4.$verific$n11472$612 [28]
   29: $flatten\P4.$verific$n11472$612 [29]
   30: $flatten\P4.$verific$n11472$612 [30]
   31: $flatten\P4.$verific$n11472$612 [31]

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 10'-100000-00   ->     0 0
      1:     0 10'0101----00   ->     0 0
      2:     0 10'111-----00   ->     0 0
      3:     0 10'-1------10   ->     0 0
      4:     0 10'-1-------1   ->     0 0
      5:     0 10'-0--------   ->     0 0
      6:     0 10'-10001--00   ->     1 2
      7:     0 10'-100001-00   ->     2 1
      8:     0 10'-1001---00   ->     3 3
      9:     0 10'1101----00   ->     3 3
     10:     0 10'011-----00   ->     3 3
     11:     1 10'-100000100   ->     0 0
     12:     1 10'-100000000   ->     1 2
     13:     1 10'-10001--00   ->     1 2
     14:     1 10'0101----00   ->     1 2
     15:     1 10'111-----00   ->     1 2
     16:     1 10'-1------10   ->     1 2
     17:     1 10'-1-------1   ->     1 2
     18:     1 10'-0--------   ->     1 2
     19:     1 10'-100001-00   ->     2 1
     20:     1 10'-1001---00   ->     3 3
     21:     1 10'1101----00   ->     3 3
     22:     1 10'011-----00   ->     3 3
     23:     2 10'-100000100   ->     0 0
     24:     2 10'-10001--00   ->     1 2
     25:     2 10'-100000000   ->     2 1
     26:     2 10'-100001-00   ->     2 1
     27:     2 10'0101----00   ->     2 1
     28:     2 10'111-----00   ->     2 1
     29:     2 10'-1------10   ->     2 1
     30:     2 10'-1-------1   ->     2 1
     31:     2 10'-0--------   ->     2 1
     32:     2 10'-1001---00   ->     3 3
     33:     2 10'1101----00   ->     3 3
     34:     2 10'011-----00   ->     3 3
     35:     3 10'-100000100   ->     0 0
     36:     3 10'-10001--00   ->     1 2
     37:     3 10'-100001-00   ->     2 1
     38:     3 10'-100000000   ->     3 3
     39:     3 10'-1001---00   ->     3 3
     40:     3 10'-101----00   ->     3 3
     41:     3 10'-11-----00   ->     3 3
     42:     3 10'-1------10   ->     3 3
     43:     3 10'-1-------1   ->     3 3
     44:     3 10'-0--------   ->     3 3

-------------------------------------

yosys> fsm_map

3.10.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\P3.d$2270' from module `\b18'.
Mapping FSM `$fsm$\P4.d$2272' from module `\b18'.

yosys> opt -sat

3.11. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module b18.
<suppressed ~12 debug messages>

yosys> opt_merge -nomux

3.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b18'.
<suppressed ~324 debug messages>
Removed a total of 108 cells.

yosys> opt_muxtree

3.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b18..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~601 debug messages>

yosys> opt_reduce

3.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b18.
Performed a total of 0 changes.

yosys> opt_merge

3.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b18'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.11.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\P4.$verific$reg3_reg$b18.vhd:505$812 ($adff) from module b18 (D = $flatten\P4.$verific$n10312$582 [2:0], Q = \P4.reg3 [2:0]).
Adding EN signal on $flatten\P4.$verific$reg3_reg$b18.vhd:505$812 ($adff) from module b18 (D = $flatten\P4.$verific$n11178$607 [31:3], Q = \P4.reg3 [31:3]).
Adding EN signal on $flatten\P4.$verific$reg2_reg$b18.vhd:505$811 ($adff) from module b18 (D = $flatten\P4.$verific$n10279$581, Q = \P4.reg2).
Adding EN signal on $flatten\P4.$verific$reg1_reg$b18.vhd:505$810 ($adff) from module b18 (D = $flatten\P4.$verific$n10246$580, Q = \P4.reg1).
Adding EN signal on $flatten\P4.$verific$reg0_reg$b18.vhd:505$809 ($adff) from module b18 (D = $flatten\P4.$verific$n10213$579, Q = \P4.reg0).
Adding EN signal on $flatten\P4.$verific$datao_reg$b18.vhd:505$816 ($adff) from module b18 (D = { $flatten\P4.$verific$add_570$b18.vhd:466$740 $flatten\P4.$verific$n10514$590 [0] }, Q = \P4.datao).
Adding EN signal on $flatten\P4.$verific$B_reg$b18.vhd:505$808 ($adff) from module b18 (D = $flatten\P4.$verific$n10979$437, Q = \P4.B).
Adding EN signal on $flatten\P3.$verific$reg3_reg$b18.vhd:505$812 ($adff) from module b18 (D = $flatten\P3.$verific$n10312$582 [2:0], Q = \P3.reg3 [2:0]).
Adding EN signal on $flatten\P3.$verific$reg3_reg$b18.vhd:505$812 ($adff) from module b18 (D = $flatten\P3.$verific$n11178$607 [31:3], Q = \P3.reg3 [31:3]).
Adding EN signal on $flatten\P3.$verific$reg2_reg$b18.vhd:505$811 ($adff) from module b18 (D = $flatten\P3.$verific$n10279$581, Q = \P3.reg2).
Adding EN signal on $flatten\P3.$verific$reg1_reg$b18.vhd:505$810 ($adff) from module b18 (D = $flatten\P3.$verific$n10246$580, Q = \P3.reg1).
Adding EN signal on $flatten\P3.$verific$reg0_reg$b18.vhd:505$809 ($adff) from module b18 (D = $flatten\P3.$verific$n10213$579, Q = \P3.reg0).
Adding EN signal on $flatten\P3.$verific$datao_reg$b18.vhd:505$816 ($adff) from module b18 (D = { $flatten\P3.$verific$add_570$b18.vhd:466$740 $flatten\P3.$verific$n10514$590 [0] }, Q = \P3.datao).
Adding EN signal on $flatten\P3.$verific$B_reg$b18.vhd:505$808 ($adff) from module b18 (D = $flatten\P3.$verific$n10979$437, Q = \P3.B).
Adding EN signal on $flatten\P2.\P3.$verific$ByteEnable_reg$b18.vhd:1178$1891 ($adff) from module b18 (D = $flatten\P2.\P3.$verific$n9780$1356, Q = \P2.P3.ByteEnable).
Adding EN signal on $flatten\P2.\P2.$verific$ByteEnable_reg$b18.vhd:1178$1891 ($adff) from module b18 (D = $flatten\P2.\P2.$verific$n9780$1356, Q = \P2.P2.ByteEnable).
Adding EN signal on $flatten\P2.\P1.$verific$ByteEnable_reg$b18.vhd:1178$1891 ($adff) from module b18 (D = $flatten\P2.\P1.$verific$n9780$1356, Q = \P2.P1.ByteEnable).
Adding EN signal on $flatten\P2.$verific$buf2_reg$b18.vhd:1269$248 ($adff) from module b18 (D = \P2.P2.Datao, Q = \P2.buf2).
Adding EN signal on $flatten\P2.$verific$buf1_reg$b18.vhd:1248$227 ($adff) from module b18 (D = $flatten\P2.$verific$n162$189, Q = \P2.buf1).
Adding EN signal on $flatten\P1.\P3.$verific$ByteEnable_reg$b18.vhd:1178$1891 ($adff) from module b18 (D = $flatten\P1.\P3.$verific$n9780$1356, Q = \P1.P3.ByteEnable).
Adding EN signal on $flatten\P1.\P2.$verific$ByteEnable_reg$b18.vhd:1178$1891 ($adff) from module b18 (D = $flatten\P1.\P2.$verific$n9780$1356, Q = \P1.P2.ByteEnable).
Adding EN signal on $flatten\P1.\P1.$verific$ByteEnable_reg$b18.vhd:1178$1891 ($adff) from module b18 (D = $flatten\P1.\P1.$verific$n9780$1356, Q = \P1.P1.ByteEnable).
Adding EN signal on $flatten\P1.$verific$buf2_reg$b18.vhd:1269$248 ($adff) from module b18 (D = \P1.P2.Datao, Q = \P1.buf2).
Adding EN signal on $flatten\P1.$verific$buf1_reg$b18.vhd:1248$227 ($adff) from module b18 (D = $flatten\P1.$verific$n162$189, Q = \P1.buf1).
Setting constant 0-bit at position 2 on $flatten\P1.\P1.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 3 on $flatten\P1.\P1.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 4 on $flatten\P1.\P1.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 5 on $flatten\P1.\P1.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 6 on $flatten\P1.\P1.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 7 on $flatten\P1.\P1.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 8 on $flatten\P1.\P1.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 9 on $flatten\P1.\P1.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 10 on $flatten\P1.\P1.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 11 on $flatten\P1.\P1.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 12 on $flatten\P1.\P1.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 13 on $flatten\P1.\P1.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 14 on $flatten\P1.\P1.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 15 on $flatten\P1.\P1.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 16 on $flatten\P1.\P1.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 17 on $flatten\P1.\P1.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 18 on $flatten\P1.\P1.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 19 on $flatten\P1.\P1.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 20 on $flatten\P1.\P1.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 21 on $flatten\P1.\P1.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 22 on $flatten\P1.\P1.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 23 on $flatten\P1.\P1.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 24 on $flatten\P1.\P1.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 25 on $flatten\P1.\P1.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 26 on $flatten\P1.\P1.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 27 on $flatten\P1.\P1.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 28 on $flatten\P1.\P1.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 29 on $flatten\P1.\P1.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 30 on $flatten\P1.\P1.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 31 on $flatten\P1.\P1.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 31 on $flatten\P1.\P1.$verific$Datao_reg$b18.vhd:1122$1865 ($adff) from module b18.
Setting constant 0-bit at position 4 on $flatten\P1.\P1.$verific$P1.InstQueueWr_Addr_reg$b18.vhd:1122$1857 ($adff) from module b18.
Setting constant 0-bit at position 2 on $flatten\P1.\P2.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 3 on $flatten\P1.\P2.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 4 on $flatten\P1.\P2.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 5 on $flatten\P1.\P2.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 6 on $flatten\P1.\P2.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 7 on $flatten\P1.\P2.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 8 on $flatten\P1.\P2.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 9 on $flatten\P1.\P2.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 10 on $flatten\P1.\P2.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 11 on $flatten\P1.\P2.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 12 on $flatten\P1.\P2.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 13 on $flatten\P1.\P2.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 14 on $flatten\P1.\P2.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 15 on $flatten\P1.\P2.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 16 on $flatten\P1.\P2.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 17 on $flatten\P1.\P2.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 18 on $flatten\P1.\P2.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 19 on $flatten\P1.\P2.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 20 on $flatten\P1.\P2.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 21 on $flatten\P1.\P2.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 22 on $flatten\P1.\P2.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 23 on $flatten\P1.\P2.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 24 on $flatten\P1.\P2.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 25 on $flatten\P1.\P2.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 26 on $flatten\P1.\P2.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 27 on $flatten\P1.\P2.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 28 on $flatten\P1.\P2.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 29 on $flatten\P1.\P2.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 30 on $flatten\P1.\P2.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 31 on $flatten\P1.\P2.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 31 on $flatten\P1.\P2.$verific$Datao_reg$b18.vhd:1122$1865 ($adff) from module b18.
Setting constant 0-bit at position 4 on $flatten\P1.\P2.$verific$P1.InstQueueWr_Addr_reg$b18.vhd:1122$1857 ($adff) from module b18.
Setting constant 0-bit at position 2 on $flatten\P1.\P3.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 3 on $flatten\P1.\P3.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 4 on $flatten\P1.\P3.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 5 on $flatten\P1.\P3.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 6 on $flatten\P1.\P3.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 7 on $flatten\P1.\P3.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 8 on $flatten\P1.\P3.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 9 on $flatten\P1.\P3.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 10 on $flatten\P1.\P3.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 11 on $flatten\P1.\P3.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 12 on $flatten\P1.\P3.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 13 on $flatten\P1.\P3.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 14 on $flatten\P1.\P3.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 15 on $flatten\P1.\P3.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 16 on $flatten\P1.\P3.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 17 on $flatten\P1.\P3.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 18 on $flatten\P1.\P3.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 19 on $flatten\P1.\P3.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 20 on $flatten\P1.\P3.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 21 on $flatten\P1.\P3.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 22 on $flatten\P1.\P3.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 23 on $flatten\P1.\P3.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 24 on $flatten\P1.\P3.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 25 on $flatten\P1.\P3.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 26 on $flatten\P1.\P3.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 27 on $flatten\P1.\P3.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 28 on $flatten\P1.\P3.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 29 on $flatten\P1.\P3.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 30 on $flatten\P1.\P3.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 31 on $flatten\P1.\P3.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 31 on $flatten\P1.\P3.$verific$Datao_reg$b18.vhd:1122$1865 ($adff) from module b18.
Setting constant 0-bit at position 4 on $flatten\P1.\P3.$verific$P1.InstQueueWr_Addr_reg$b18.vhd:1122$1857 ($adff) from module b18.
Setting constant 0-bit at position 2 on $flatten\P2.\P1.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 3 on $flatten\P2.\P1.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 4 on $flatten\P2.\P1.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 5 on $flatten\P2.\P1.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 6 on $flatten\P2.\P1.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 7 on $flatten\P2.\P1.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 8 on $flatten\P2.\P1.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 9 on $flatten\P2.\P1.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 10 on $flatten\P2.\P1.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 11 on $flatten\P2.\P1.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 12 on $flatten\P2.\P1.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 13 on $flatten\P2.\P1.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 14 on $flatten\P2.\P1.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 15 on $flatten\P2.\P1.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 16 on $flatten\P2.\P1.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 17 on $flatten\P2.\P1.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 18 on $flatten\P2.\P1.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 19 on $flatten\P2.\P1.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 20 on $flatten\P2.\P1.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 21 on $flatten\P2.\P1.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 22 on $flatten\P2.\P1.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 23 on $flatten\P2.\P1.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 24 on $flatten\P2.\P1.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 25 on $flatten\P2.\P1.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 26 on $flatten\P2.\P1.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 27 on $flatten\P2.\P1.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 28 on $flatten\P2.\P1.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 29 on $flatten\P2.\P1.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 30 on $flatten\P2.\P1.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 31 on $flatten\P2.\P1.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 31 on $flatten\P2.\P1.$verific$Datao_reg$b18.vhd:1122$1865 ($adff) from module b18.
Setting constant 0-bit at position 4 on $flatten\P2.\P1.$verific$P1.InstQueueWr_Addr_reg$b18.vhd:1122$1857 ($adff) from module b18.
Setting constant 0-bit at position 2 on $flatten\P2.\P2.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 3 on $flatten\P2.\P2.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 4 on $flatten\P2.\P2.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 5 on $flatten\P2.\P2.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 6 on $flatten\P2.\P2.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 7 on $flatten\P2.\P2.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 8 on $flatten\P2.\P2.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 9 on $flatten\P2.\P2.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 10 on $flatten\P2.\P2.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 11 on $flatten\P2.\P2.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 12 on $flatten\P2.\P2.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 13 on $flatten\P2.\P2.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 14 on $flatten\P2.\P2.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 15 on $flatten\P2.\P2.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 16 on $flatten\P2.\P2.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 17 on $flatten\P2.\P2.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 18 on $flatten\P2.\P2.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 19 on $flatten\P2.\P2.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 20 on $flatten\P2.\P2.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 21 on $flatten\P2.\P2.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 22 on $flatten\P2.\P2.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 23 on $flatten\P2.\P2.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 24 on $flatten\P2.\P2.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 25 on $flatten\P2.\P2.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 26 on $flatten\P2.\P2.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 27 on $flatten\P2.\P2.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 28 on $flatten\P2.\P2.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 29 on $flatten\P2.\P2.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 30 on $flatten\P2.\P2.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 31 on $flatten\P2.\P2.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 31 on $flatten\P2.\P2.$verific$Datao_reg$b18.vhd:1122$1865 ($adff) from module b18.
Setting constant 0-bit at position 4 on $flatten\P2.\P2.$verific$P1.InstQueueWr_Addr_reg$b18.vhd:1122$1857 ($adff) from module b18.
Setting constant 0-bit at position 2 on $flatten\P2.\P3.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 3 on $flatten\P2.\P3.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 4 on $flatten\P2.\P3.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 5 on $flatten\P2.\P3.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 6 on $flatten\P2.\P3.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 7 on $flatten\P2.\P3.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 8 on $flatten\P2.\P3.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 9 on $flatten\P2.\P3.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 10 on $flatten\P2.\P3.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 11 on $flatten\P2.\P3.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 12 on $flatten\P2.\P3.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 13 on $flatten\P2.\P3.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 14 on $flatten\P2.\P3.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 15 on $flatten\P2.\P3.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 16 on $flatten\P2.\P3.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 17 on $flatten\P2.\P3.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 18 on $flatten\P2.\P3.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 19 on $flatten\P2.\P3.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 20 on $flatten\P2.\P3.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 21 on $flatten\P2.\P3.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 22 on $flatten\P2.\P3.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 23 on $flatten\P2.\P3.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 24 on $flatten\P2.\P3.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 25 on $flatten\P2.\P3.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 26 on $flatten\P2.\P3.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 27 on $flatten\P2.\P3.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 28 on $flatten\P2.\P3.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 29 on $flatten\P2.\P3.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 30 on $flatten\P2.\P3.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 31 on $flatten\P2.\P3.$verific$DataWidth_reg$b18.vhd:741$1456 ($adff) from module b18.
Setting constant 0-bit at position 31 on $flatten\P2.\P3.$verific$Datao_reg$b18.vhd:1122$1865 ($adff) from module b18.
Setting constant 0-bit at position 4 on $flatten\P2.\P3.$verific$P1.InstQueueWr_Addr_reg$b18.vhd:1122$1857 ($adff) from module b18.
Setting constant 0-bit at position 31 on $flatten\P3.$verific$IR_reg$b18.vhd:505$806 ($adff) from module b18.

yosys> opt_clean

3.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b18..
Removed 30 unused cells and 142 unused wires.
<suppressed ~31 debug messages>

yosys> opt_expr

3.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module b18.
<suppressed ~22 debug messages>

3.11.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b18..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~591 debug messages>

yosys> opt_reduce

3.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b18.
Performed a total of 0 changes.

yosys> opt_merge

3.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b18'.
<suppressed ~60 debug messages>
Removed a total of 20 cells.

yosys> opt_dff -sat

3.11.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$2809 ($adff) from module b18.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$2810 ($adff) from module b18.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$2812 ($adff) from module b18.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$2813 ($adff) from module b18.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$2815 ($adff) from module b18.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$2816 ($adff) from module b18.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$2818 ($adff) from module b18.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$2819 ($adff) from module b18.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$2821 ($adff) from module b18.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$2822 ($adff) from module b18.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$2824 ($adff) from module b18.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$2824 ($adff) from module b18.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$2824 ($adff) from module b18.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$2824 ($adff) from module b18.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$2824 ($adff) from module b18.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$2824 ($adff) from module b18.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$2824 ($adff) from module b18.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$2824 ($adff) from module b18.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$2824 ($adff) from module b18.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$2824 ($adff) from module b18.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$2824 ($adff) from module b18.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$2789 ($adffe) from module b18.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$2790 ($adffe) from module b18.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$2802 ($adffe) from module b18.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$2803 ($adffe) from module b18.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$2806 ($adff) from module b18.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$2807 ($adff) from module b18.
Setting constant 0-bit at position 4 on $flatten\P1.\P1.$verific$P1.InstQueueRd_Addr_reg$b18.vhd:1122$1856 ($adff) from module b18.
Setting constant 0-bit at position 4 on $flatten\P1.\P2.$verific$P1.InstQueueRd_Addr_reg$b18.vhd:1122$1856 ($adff) from module b18.
Setting constant 0-bit at position 4 on $flatten\P1.\P3.$verific$P1.InstQueueRd_Addr_reg$b18.vhd:1122$1856 ($adff) from module b18.
Setting constant 0-bit at position 4 on $flatten\P2.\P1.$verific$P1.InstQueueRd_Addr_reg$b18.vhd:1122$1856 ($adff) from module b18.
Setting constant 0-bit at position 4 on $flatten\P2.\P2.$verific$P1.InstQueueRd_Addr_reg$b18.vhd:1122$1856 ($adff) from module b18.
Setting constant 0-bit at position 4 on $flatten\P2.\P3.$verific$P1.InstQueueRd_Addr_reg$b18.vhd:1122$1856 ($adff) from module b18.
Setting constant 0-bit at position 2 on $flatten\P3.$verific$d_reg$b18.vhd:505$807 ($adff) from module b18.
Setting constant 0-bit at position 3 on $flatten\P3.$verific$d_reg$b18.vhd:505$807 ($adff) from module b18.
Setting constant 0-bit at position 4 on $flatten\P3.$verific$d_reg$b18.vhd:505$807 ($adff) from module b18.
Setting constant 0-bit at position 5 on $flatten\P3.$verific$d_reg$b18.vhd:505$807 ($adff) from module b18.
Setting constant 0-bit at position 6 on $flatten\P3.$verific$d_reg$b18.vhd:505$807 ($adff) from module b18.
Setting constant 0-bit at position 7 on $flatten\P3.$verific$d_reg$b18.vhd:505$807 ($adff) from module b18.
Setting constant 0-bit at position 8 on $flatten\P3.$verific$d_reg$b18.vhd:505$807 ($adff) from module b18.
Setting constant 0-bit at position 9 on $flatten\P3.$verific$d_reg$b18.vhd:505$807 ($adff) from module b18.
Setting constant 0-bit at position 10 on $flatten\P3.$verific$d_reg$b18.vhd:505$807 ($adff) from module b18.
Setting constant 0-bit at position 11 on $flatten\P3.$verific$d_reg$b18.vhd:505$807 ($adff) from module b18.
Setting constant 0-bit at position 12 on $flatten\P3.$verific$d_reg$b18.vhd:505$807 ($adff) from module b18.
Setting constant 0-bit at position 13 on $flatten\P3.$verific$d_reg$b18.vhd:505$807 ($adff) from module b18.
Setting constant 0-bit at position 14 on $flatten\P3.$verific$d_reg$b18.vhd:505$807 ($adff) from module b18.
Setting constant 0-bit at position 15 on $flatten\P3.$verific$d_reg$b18.vhd:505$807 ($adff) from module b18.
Setting constant 0-bit at position 16 on $flatten\P3.$verific$d_reg$b18.vhd:505$807 ($adff) from module b18.
Setting constant 0-bit at position 17 on $flatten\P3.$verific$d_reg$b18.vhd:505$807 ($adff) from module b18.
Setting constant 0-bit at position 18 on $flatten\P3.$verific$d_reg$b18.vhd:505$807 ($adff) from module b18.
Setting constant 0-bit at position 19 on $flatten\P3.$verific$d_reg$b18.vhd:505$807 ($adff) from module b18.
Setting constant 0-bit at position 20 on $flatten\P3.$verific$d_reg$b18.vhd:505$807 ($adff) from module b18.
Setting constant 0-bit at position 21 on $flatten\P3.$verific$d_reg$b18.vhd:505$807 ($adff) from module b18.
Setting constant 0-bit at position 22 on $flatten\P3.$verific$d_reg$b18.vhd:505$807 ($adff) from module b18.
Setting constant 0-bit at position 23 on $flatten\P3.$verific$d_reg$b18.vhd:505$807 ($adff) from module b18.
Setting constant 0-bit at position 24 on $flatten\P3.$verific$d_reg$b18.vhd:505$807 ($adff) from module b18.
Setting constant 0-bit at position 25 on $flatten\P3.$verific$d_reg$b18.vhd:505$807 ($adff) from module b18.
Setting constant 0-bit at position 26 on $flatten\P3.$verific$d_reg$b18.vhd:505$807 ($adff) from module b18.
Setting constant 0-bit at position 27 on $flatten\P3.$verific$d_reg$b18.vhd:505$807 ($adff) from module b18.
Setting constant 0-bit at position 28 on $flatten\P3.$verific$d_reg$b18.vhd:505$807 ($adff) from module b18.
Setting constant 0-bit at position 29 on $flatten\P3.$verific$d_reg$b18.vhd:505$807 ($adff) from module b18.
Setting constant 0-bit at position 30 on $flatten\P3.$verific$d_reg$b18.vhd:505$807 ($adff) from module b18.
Setting constant 0-bit at position 31 on $flatten\P3.$verific$d_reg$b18.vhd:505$807 ($adff) from module b18.
Setting constant 0-bit at position 31 on $flatten\P4.$verific$IR_reg$b18.vhd:505$806 ($adff) from module b18.
Setting constant 0-bit at position 2 on $flatten\P4.$verific$d_reg$b18.vhd:505$807 ($adff) from module b18.
Setting constant 0-bit at position 3 on $flatten\P4.$verific$d_reg$b18.vhd:505$807 ($adff) from module b18.
Setting constant 0-bit at position 4 on $flatten\P4.$verific$d_reg$b18.vhd:505$807 ($adff) from module b18.
Setting constant 0-bit at position 5 on $flatten\P4.$verific$d_reg$b18.vhd:505$807 ($adff) from module b18.
Setting constant 0-bit at position 6 on $flatten\P4.$verific$d_reg$b18.vhd:505$807 ($adff) from module b18.
Setting constant 0-bit at position 7 on $flatten\P4.$verific$d_reg$b18.vhd:505$807 ($adff) from module b18.
Setting constant 0-bit at position 8 on $flatten\P4.$verific$d_reg$b18.vhd:505$807 ($adff) from module b18.
Setting constant 0-bit at position 9 on $flatten\P4.$verific$d_reg$b18.vhd:505$807 ($adff) from module b18.
Setting constant 0-bit at position 10 on $flatten\P4.$verific$d_reg$b18.vhd:505$807 ($adff) from module b18.
Setting constant 0-bit at position 11 on $flatten\P4.$verific$d_reg$b18.vhd:505$807 ($adff) from module b18.
Setting constant 0-bit at position 12 on $flatten\P4.$verific$d_reg$b18.vhd:505$807 ($adff) from module b18.
Setting constant 0-bit at position 13 on $flatten\P4.$verific$d_reg$b18.vhd:505$807 ($adff) from module b18.
Setting constant 0-bit at position 14 on $flatten\P4.$verific$d_reg$b18.vhd:505$807 ($adff) from module b18.
Setting constant 0-bit at position 15 on $flatten\P4.$verific$d_reg$b18.vhd:505$807 ($adff) from module b18.
Setting constant 0-bit at position 16 on $flatten\P4.$verific$d_reg$b18.vhd:505$807 ($adff) from module b18.
Setting constant 0-bit at position 17 on $flatten\P4.$verific$d_reg$b18.vhd:505$807 ($adff) from module b18.
Setting constant 0-bit at position 18 on $flatten\P4.$verific$d_reg$b18.vhd:505$807 ($adff) from module b18.
Setting constant 0-bit at position 19 on $flatten\P4.$verific$d_reg$b18.vhd:505$807 ($adff) from module b18.
Setting constant 0-bit at position 20 on $flatten\P4.$verific$d_reg$b18.vhd:505$807 ($adff) from module b18.
Setting constant 0-bit at position 21 on $flatten\P4.$verific$d_reg$b18.vhd:505$807 ($adff) from module b18.
Setting constant 0-bit at position 22 on $flatten\P4.$verific$d_reg$b18.vhd:505$807 ($adff) from module b18.
Setting constant 0-bit at position 23 on $flatten\P4.$verific$d_reg$b18.vhd:505$807 ($adff) from module b18.
Setting constant 0-bit at position 24 on $flatten\P4.$verific$d_reg$b18.vhd:505$807 ($adff) from module b18.
Setting constant 0-bit at position 25 on $flatten\P4.$verific$d_reg$b18.vhd:505$807 ($adff) from module b18.
Setting constant 0-bit at position 26 on $flatten\P4.$verific$d_reg$b18.vhd:505$807 ($adff) from module b18.
Setting constant 0-bit at position 27 on $flatten\P4.$verific$d_reg$b18.vhd:505$807 ($adff) from module b18.
Setting constant 0-bit at position 28 on $flatten\P4.$verific$d_reg$b18.vhd:505$807 ($adff) from module b18.
Setting constant 0-bit at position 29 on $flatten\P4.$verific$d_reg$b18.vhd:505$807 ($adff) from module b18.
Setting constant 0-bit at position 30 on $flatten\P4.$verific$d_reg$b18.vhd:505$807 ($adff) from module b18.
Setting constant 0-bit at position 31 on $flatten\P4.$verific$d_reg$b18.vhd:505$807 ($adff) from module b18.

yosys> opt_clean

3.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b18..
Removed 0 unused cells and 38 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module b18.
<suppressed ~8 debug messages>

3.11.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.11.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b18..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~591 debug messages>

yosys> opt_reduce

3.11.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b18.
Performed a total of 0 changes.

yosys> opt_merge

3.11.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b18'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.11.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$2748 ($adffe) from module b18.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$2748 ($adffe) from module b18.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$2749 ($adffe) from module b18.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$2749 ($adffe) from module b18.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$2756 ($adffe) from module b18.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$2756 ($adffe) from module b18.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$2756 ($adffe) from module b18.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$2756 ($adffe) from module b18.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$2756 ($adffe) from module b18.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$2756 ($adffe) from module b18.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$2756 ($adffe) from module b18.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$2756 ($adffe) from module b18.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$2756 ($adffe) from module b18.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$2756 ($adffe) from module b18.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$2756 ($adffe) from module b18.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$2756 ($adffe) from module b18.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$2756 ($adffe) from module b18.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$2756 ($adffe) from module b18.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$2756 ($adffe) from module b18.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$2756 ($adffe) from module b18.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$2756 ($adffe) from module b18.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$2756 ($adffe) from module b18.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$2756 ($adffe) from module b18.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$2756 ($adffe) from module b18.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$2756 ($adffe) from module b18.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$2756 ($adffe) from module b18.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$2756 ($adffe) from module b18.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$2756 ($adffe) from module b18.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$2756 ($adffe) from module b18.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$2756 ($adffe) from module b18.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$2756 ($adffe) from module b18.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$2756 ($adffe) from module b18.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$2756 ($adffe) from module b18.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$2756 ($adffe) from module b18.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$2756 ($adffe) from module b18.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$2756 ($adffe) from module b18.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$2775 ($adffe) from module b18.
Setting constant 1-bit at position 0 on $auto$fsm_map.cc:172:map_fsm$2275 ($adff) from module b18.
Setting constant 0-bit at position 1 on $auto$fsm_map.cc:172:map_fsm$2275 ($adff) from module b18.
Setting constant 0-bit at position 2 on $auto$fsm_map.cc:172:map_fsm$2275 ($adff) from module b18.
Setting constant 0-bit at position 3 on $auto$fsm_map.cc:172:map_fsm$2275 ($adff) from module b18.
Setting constant 0-bit at position 0 on $flatten\P3.$verific$wr_reg$b18.vhd:505$815 ($adff) from module b18.

yosys> opt_clean

3.11.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b18..
Removed 60 unused cells and 72 unused wires.
<suppressed ~65 debug messages>

yosys> opt_expr

3.11.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module b18.
<suppressed ~24 debug messages>

3.11.23. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.11.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b18..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~585 debug messages>

yosys> opt_reduce

3.11.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b18.
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$2487: { $auto$fsm_map.cc:74:implement_pattern_cache$2309 $auto$fsm_map.cc:74:implement_pattern_cache$2363 $auto$fsm_map.cc:74:implement_pattern_cache$2371 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$2438: { $auto$fsm_map.cc:74:implement_pattern_cache$2336 $auto$fsm_map.cc:74:implement_pattern_cache$2363 $auto$fsm_map.cc:74:implement_pattern_cache$2371 }
  Optimizing cells in module \b18.
Performed a total of 2 changes.

yosys> opt_merge

3.11.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b18'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

yosys> opt_dff -sat

3.11.27. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$2848 ($adff) from module b18.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$2848 ($adff) from module b18.

yosys> opt_clean

3.11.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b18..
Removed 21 unused cells and 63 unused wires.
<suppressed ~26 debug messages>

yosys> opt_expr

3.11.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module b18.
<suppressed ~1 debug messages>

3.11.30. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.11.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b18..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~584 debug messages>

yosys> opt_reduce

3.11.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b18.
Performed a total of 0 changes.

yosys> opt_merge

3.11.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b18'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.11.34. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.11.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b18..
Removed 1 unused cells and 2 unused wires.
<suppressed ~2 debug messages>

yosys> opt_expr

3.11.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module b18.

3.11.37. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.11.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b18..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~584 debug messages>

yosys> opt_reduce

3.11.39. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b18.
Performed a total of 0 changes.

yosys> opt_merge

3.11.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b18'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.11.41. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.11.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b18..

yosys> opt_expr

3.11.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module b18.

3.11.44. Finished OPT passes. (There is nothing left to do.)

yosys> wreduce -keepdc

3.12. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 32) from port B of cell b18.$verific$LessThan_27$b18.vhd:1401$110 ($lt).
Removed top 1 bits (of 32) from port B of cell b18.$verific$LessThan_31$b18.vhd:1406$113 ($lt).
Removed top 21 bits (of 40) from port Y of cell b18.$verific$mult_35$b18.vhd:1411$116 ($mul).
Removed top 32 bits (of 64) from port Y of cell b18.$verific$mult_44$b18.vhd:1419$123 ($mul).
Removed top 32 bits (of 64) from port Y of cell b18.$verific$mult_46$b18.vhd:1420$126 ($mul).
Removed top 57 bits (of 60) from port Y of cell b18.$verific$mult_48$b18.vhd:1421$129 ($mul).
Removed top 1 bits (of 2) from port A of cell b18.$flatten\P1.\P3.$verific$equal_909$b18.vhd:1144$1883 ($eq).
Removed top 1 bits (of 31) from port Y of cell b18.$flatten\P1.\P3.$verific$add_113$b18.vhd:707$1420 ($add).
Removed top 1 bits (of 31) from port A of cell b18.$flatten\P1.\P3.$verific$add_113$b18.vhd:707$1420 ($add).
Removed top 1 bits (of 3) from mux cell b18.$flatten\P1.\P3.$verific$mux_127$b18.vhd:725$1426 ($mux).
Removed top 15 bits (of 16) from port A of cell b18.$flatten\P1.\P3.$verific$Decoder_193$b18.vhd:815$1461 ($shl).
Removed top 1 bits (of 5) from port A of cell b18.$flatten\P1.\P3.$verific$add_210$b18.vhd:816$1478 ($add).
Removed top 4 bits (of 5) from port B of cell b18.$flatten\P1.\P3.$verific$add_210$b18.vhd:816$1478 ($add).
Removed top 1 bits (of 5) from port Y of cell b18.$flatten\P1.\P3.$verific$add_210$b18.vhd:816$1478 ($add).
Removed top 15 bits (of 16) from port A of cell b18.$flatten\P1.\P3.$verific$Decoder_213$b18.vhd:818$1481 ($shl).
Removed top 3 bits (of 4) from port B of cell b18.$flatten\P1.\P3.$verific$add_230$b18.vhd:819$1498 ($add).
Removed top 15 bits (of 16) from port A of cell b18.$flatten\P1.\P3.$verific$Decoder_237$b18.vhd:821$1507 ($shl).
Removed top 3 bits (of 4) from port B of cell b18.$flatten\P1.\P3.$verific$add_254$b18.vhd:822$1524 ($add).
Removed top 15 bits (of 16) from port A of cell b18.$flatten\P1.\P3.$verific$Decoder_261$b18.vhd:823$1532 ($shl).
Removed top 3 bits (of 4) from port B of cell b18.$flatten\P1.\P3.$verific$add_278$b18.vhd:824$1549 ($add).
Removed top 29 bits (of 30) from port B of cell b18.$flatten\P1.\P3.$verific$add_281$b18.vhd:825$1550 ($add).
Removed top 30 bits (of 31) from port B of cell b18.$flatten\P1.\P3.$verific$add_284$b18.vhd:828$1552 ($add).
Removed top 1 bits (of 32) from port A of cell b18.$flatten\P1.\P3.$verific$LessThan_286$b18.vhd:829$1554 ($lt).
Removed top 1 bits (of 33) from port Y of cell b18.$flatten\P1.\P3.$verific$unary_minus_287$b18.vhd:830$1555 ($neg).
Removed top 1 bits (of 33) from port A of cell b18.$flatten\P1.\P3.$verific$unary_minus_287$b18.vhd:830$1555 ($neg).
Removed top 31 bits (of 32) from port B of cell b18.$flatten\P1.\P3.$verific$add_360$b18.vhd:854$1580 ($add).
Removed top 1 bits (of 5) from port A of cell b18.$flatten\P1.\P3.$verific$add_362$b18.vhd:855$1582 ($add).
Removed top 4 bits (of 5) from port B of cell b18.$flatten\P1.\P3.$verific$add_362$b18.vhd:855$1582 ($add).
Removed top 1 bits (of 6) from port Y of cell b18.$flatten\P1.\P3.$verific$add_362$b18.vhd:855$1582 ($add).
Removed top 2 bits (of 6) from port A of cell b18.$flatten\P1.\P3.$verific$sub_369$b18.vhd:865$1584 ($sub).
Removed top 2 bits (of 6) from port B of cell b18.$flatten\P1.\P3.$verific$sub_369$b18.vhd:865$1584 ($sub).
Removed top 1 bits (of 6) from port Y of cell b18.$flatten\P1.\P3.$verific$sub_369$b18.vhd:865$1584 ($sub).
Removed top 1 bits (of 6) from port B of cell b18.$flatten\P1.\P3.$verific$LessThan_370$b18.vhd:865$1585 ($le).
Removed top 1 bits (of 8) from port A of cell b18.$flatten\P1.\P3.$verific$LessThan_373$b18.vhd:866$1587 ($lt).
Removed top 1 bits (of 9) from port A of cell b18.$flatten\P1.\P3.$verific$sub_378$b18.vhd:867$1588 ($sub).
Removed top 1 bits (of 9) from port B of cell b18.$flatten\P1.\P3.$verific$sub_378$b18.vhd:867$1588 ($sub).
Removed top 1 bits (of 33) from port Y of cell b18.$flatten\P1.\P3.$verific$sub_379$b18.vhd:867$1589 ($sub).
Removed top 1 bits (of 33) from port A of cell b18.$flatten\P1.\P3.$verific$sub_379$b18.vhd:867$1589 ($sub).
Removed top 1 bits (of 33) from port B of cell b18.$flatten\P1.\P3.$verific$sub_379$b18.vhd:867$1589 ($sub).
Removed top 30 bits (of 31) from port B of cell b18.$flatten\P1.\P3.$verific$add_383$b18.vhd:870$1591 ($add).
Removed top 24 bits (of 32) from port B of cell b18.$flatten\P1.\P3.$verific$add_387$b18.vhd:870$1592 ($add).
Removed top 1 bits (of 6) from port B of cell b18.$flatten\P1.\P3.$verific$LessThan_397$b18.vhd:880$1599 ($le).
Removed top 29 bits (of 32) from port B of cell b18.$flatten\P1.\P3.$verific$add_399$b18.vhd:881$1600 ($add).
Removed top 24 bits (of 32) from port B of cell b18.$flatten\P1.\P3.$verific$add_403$b18.vhd:881$1601 ($add).
Removed top 1 bits (of 3) from port A of cell b18.$flatten\P1.\P3.$verific$add_422$b18.vhd:901$1606 ($add).
Removed top 2 bits (of 3) from port B of cell b18.$flatten\P1.\P3.$verific$add_422$b18.vhd:901$1606 ($add).
Removed top 1 bits (of 3) from port Y of cell b18.$flatten\P1.\P3.$verific$add_422$b18.vhd:901$1606 ($add).
Removed top 1 bits (of 5) from port A of cell b18.$flatten\P1.\P3.$verific$add_424$b18.vhd:901$1609 ($add).
Removed top 3 bits (of 5) from port B of cell b18.$flatten\P1.\P3.$verific$add_424$b18.vhd:901$1609 ($add).
Removed top 1 bits (of 5) from port Y of cell b18.$flatten\P1.\P3.$verific$add_424$b18.vhd:901$1609 ($add).
Removed top 7 bits (of 8) from port B of cell b18.$flatten\P1.\P3.$verific$add_426$b18.vhd:901$1612 ($add).
Removed top 1 bits (of 4) from port A of cell b18.$flatten\P1.\P3.$verific$add_427$b18.vhd:901$1613 ($add).
Removed top 3 bits (of 4) from port B of cell b18.$flatten\P1.\P3.$verific$add_427$b18.vhd:901$1613 ($add).
Removed top 1 bits (of 5) from port A of cell b18.$flatten\P1.\P3.$verific$add_435$b18.vhd:905$1616 ($add).
Removed top 2 bits (of 5) from port B of cell b18.$flatten\P1.\P3.$verific$add_435$b18.vhd:905$1616 ($add).
Removed top 1 bits (of 5) from port Y of cell b18.$flatten\P1.\P3.$verific$add_435$b18.vhd:905$1616 ($add).
Removed top 1 bits (of 5) from mux cell b18.$flatten\P1.\P3.$verific$mux_440$b18.vhd:909$1621 ($mux).
Removed top 1 bits (of 6) from port B of cell b18.$flatten\P1.\P3.$verific$LessThan_462$b18.vhd:922$1624 ($le).
Removed top 1 bits (of 32) from port A of cell b18.$flatten\P1.\P3.$verific$LessThan_463$b18.vhd:923$1625 ($lt).
Removed top 1 bits (of 33) from port Y of cell b18.$flatten\P1.\P3.$verific$unary_minus_464$b18.vhd:924$1626 ($neg).
Removed top 1 bits (of 33) from port A of cell b18.$flatten\P1.\P3.$verific$unary_minus_464$b18.vhd:924$1626 ($neg).
Removed top 30 bits (of 31) from port B of cell b18.$flatten\P1.\P3.$verific$add_477$b18.vhd:940$1631 ($add).
Removed top 1 bits (of 10) from mux cell b18.$flatten\P1.\P3.$verific$mux_958$b18.vhd:954$1659 ($mux).
Removed top 1 bits (of 16) from port Y of cell b18.$flatten\P1.\P3.$verific$add_522$b18.vhd:967$1664 ($add).
Removed top 1 bits (of 16) from port A of cell b18.$flatten\P1.\P3.$verific$add_522$b18.vhd:967$1664 ($add).
Removed top 1 bits (of 3) from port A of cell b18.$flatten\P1.\P3.$verific$equal_528$b18.vhd:972$1669 ($eq).
Removed top 1 bits (of 5) from mux cell b18.$flatten\P1.\P3.$verific$mux_573$b18.vhd:989$1686 ($mux).
Removed top 1 bits (of 64) from mux cell b18.$flatten\P1.\P3.$verific$mux_950$b18.vhd:989$1689 ($mux).
Removed top 1 bits (of 64) from mux cell b18.$flatten\P1.\P3.$verific$mux_949$b18.vhd:993$1697 ($mux).
Removed top 31 bits (of 32) from port B of cell b18.$flatten\P1.\P3.$verific$add_681$b18.vhd:1056$1698 ($add).
Removed top 31 bits (of 32) from port B of cell b18.$flatten\P1.\P3.$verific$add_689$b18.vhd:1062$1700 ($add).
Removed top 1 bits (of 8) from port A of cell b18.$flatten\P1.\P3.$verific$equal_702$b18.vhd:858$1703 ($eq).
Removed top 5 bits (of 8) from port A of cell b18.$flatten\P1.\P3.$verific$equal_713$b18.vhd:1035$1714 ($eq).
Removed top 5 bits (of 8) from port A of cell b18.$flatten\P1.\P3.$verific$equal_714$b18.vhd:1040$1715 ($eq).
Removed top 1 bits (of 8) from port A of cell b18.$flatten\P1.\P3.$verific$equal_717$b18.vhd:1055$1718 ($eq).
Removed top 1 bits (of 8) from port A of cell b18.$flatten\P1.\P3.$verific$equal_718$b18.vhd:1061$1719 ($eq).
Removed top 1 bits (of 5) from port B of cell b18.$flatten\P1.\P3.$verific$LessThan_742$b18.vhd:1073$1742 ($lt).
Removed top 2 bits (of 6) from port A of cell b18.$flatten\P1.\P3.$verific$sub_744$b18.vhd:1073$1744 ($sub).
Removed top 1 bits (of 6) from port B of cell b18.$flatten\P1.\P3.$verific$sub_744$b18.vhd:1073$1744 ($sub).
Removed top 1 bits (of 6) from port A of cell b18.$flatten\P1.\P3.$verific$LessThan_745$b18.vhd:1073$1745 ($lt).
Removed top 1 bits (of 32) from port A of cell b18.$flatten\P1.\P3.$verific$LessThan_755$b18.vhd:1089$1753 ($lt).
Removed top 1 bits (of 33) from port Y of cell b18.$flatten\P1.\P3.$verific$unary_minus_756$b18.vhd:1090$1754 ($neg).
Removed top 1 bits (of 33) from port A of cell b18.$flatten\P1.\P3.$verific$unary_minus_756$b18.vhd:1090$1754 ($neg).
Removed top 30 bits (of 32) from mux cell b18.$flatten\P1.\P3.$verific$mux_759$b18.vhd:1095$1758 ($mux).
Removed top 1 bits (of 2) from port A of cell b18.$flatten\P1.\P3.$verific$add_760$b18.vhd:1096$1760 ($add).
Removed top 1 bits (of 4) from mux cell b18.$flatten\P1.\P3.$verific$mux_764$b18.vhd:1097$1762 ($mux).
Removed top 1 bits (of 5) from mux cell b18.$flatten\P1.\P3.$verific$mux_765$b18.vhd:1098$1763 ($mux).
Removed top 1 bits (of 5) from mux cell b18.$flatten\P1.\P3.$verific$mux_766$b18.vhd:1098$1764 ($mux).
Removed top 2 bits (of 6) from port A of cell b18.$flatten\P1.\P3.$verific$sub_767$b18.vhd:1099$1765 ($sub).
Removed top 2 bits (of 6) from port B of cell b18.$flatten\P1.\P3.$verific$sub_767$b18.vhd:1099$1765 ($sub).
Removed top 1 bits (of 6) from port Y of cell b18.$flatten\P1.\P3.$verific$sub_767$b18.vhd:1099$1765 ($sub).
Removed top 1 bits (of 6) from port A of cell b18.$flatten\P1.\P3.$verific$LessThan_768$b18.vhd:1099$1766 ($lt).
Removed top 1 bits (of 5) from mux cell b18.$flatten\P1.\P3.$verific$mux_770$b18.vhd:1104$1767 ($mux).
Removed top 1 bits (of 5) from port A of cell b18.$flatten\P1.\P3.$verific$LessThan_771$b18.vhd:1107$1768 ($le).
Removed top 1 bits (of 5) from port B of cell b18.$flatten\P1.\P3.$verific$LessThan_771$b18.vhd:1107$1768 ($le).
Removed top 1 bits (of 5) from mux cell b18.$flatten\P1.\P3.$verific$mux_812$b18.vhd:1115$1804 ($mux).
Removed top 1 bits (of 33) from FF cell b18.$flatten\P1.\P3.$verific$rEIP_reg$b18.vhd:1122$1869 ($adff).
Removed top 1 bits (of 2) from port A of cell b18.$flatten\P1.\P2.$verific$equal_909$b18.vhd:1144$1883 ($eq).
Removed top 1 bits (of 31) from port Y of cell b18.$flatten\P1.\P2.$verific$add_113$b18.vhd:707$1420 ($add).
Removed top 1 bits (of 31) from port A of cell b18.$flatten\P1.\P2.$verific$add_113$b18.vhd:707$1420 ($add).
Removed top 1 bits (of 3) from mux cell b18.$flatten\P1.\P2.$verific$mux_127$b18.vhd:725$1426 ($mux).
Removed top 15 bits (of 16) from port A of cell b18.$flatten\P1.\P2.$verific$Decoder_193$b18.vhd:815$1461 ($shl).
Removed top 1 bits (of 5) from port A of cell b18.$flatten\P1.\P2.$verific$add_210$b18.vhd:816$1478 ($add).
Removed top 4 bits (of 5) from port B of cell b18.$flatten\P1.\P2.$verific$add_210$b18.vhd:816$1478 ($add).
Removed top 1 bits (of 5) from port Y of cell b18.$flatten\P1.\P2.$verific$add_210$b18.vhd:816$1478 ($add).
Removed top 15 bits (of 16) from port A of cell b18.$flatten\P1.\P2.$verific$Decoder_213$b18.vhd:818$1481 ($shl).
Removed top 3 bits (of 4) from port B of cell b18.$flatten\P1.\P2.$verific$add_230$b18.vhd:819$1498 ($add).
Removed top 8 bits (of 16) from port Y of cell b18.$flatten\P1.\P2.$verific$add_235$b18.vhd:821$1502 ($add).
Removed top 8 bits (of 16) from port A of cell b18.$flatten\P1.\P2.$verific$add_235$b18.vhd:821$1502 ($add).
Removed top 15 bits (of 16) from port A of cell b18.$flatten\P1.\P2.$verific$Decoder_237$b18.vhd:821$1507 ($shl).
Removed top 3 bits (of 4) from port B of cell b18.$flatten\P1.\P2.$verific$add_254$b18.vhd:822$1524 ($add).
Removed top 15 bits (of 16) from port A of cell b18.$flatten\P1.\P2.$verific$Decoder_261$b18.vhd:823$1532 ($shl).
Removed top 3 bits (of 4) from port B of cell b18.$flatten\P1.\P2.$verific$add_278$b18.vhd:824$1549 ($add).
Removed top 29 bits (of 30) from port B of cell b18.$flatten\P1.\P2.$verific$add_281$b18.vhd:825$1550 ($add).
Removed top 30 bits (of 31) from port B of cell b18.$flatten\P1.\P2.$verific$add_284$b18.vhd:828$1552 ($add).
Removed top 1 bits (of 32) from port A of cell b18.$flatten\P1.\P2.$verific$LessThan_286$b18.vhd:829$1554 ($lt).
Removed top 1 bits (of 33) from port Y of cell b18.$flatten\P1.\P2.$verific$unary_minus_287$b18.vhd:830$1555 ($neg).
Removed top 1 bits (of 33) from port A of cell b18.$flatten\P1.\P2.$verific$unary_minus_287$b18.vhd:830$1555 ($neg).
Removed top 31 bits (of 32) from port B of cell b18.$flatten\P1.\P2.$verific$add_360$b18.vhd:854$1580 ($add).
Removed top 1 bits (of 5) from port A of cell b18.$flatten\P1.\P2.$verific$add_362$b18.vhd:855$1582 ($add).
Removed top 4 bits (of 5) from port B of cell b18.$flatten\P1.\P2.$verific$add_362$b18.vhd:855$1582 ($add).
Removed top 1 bits (of 6) from port Y of cell b18.$flatten\P1.\P2.$verific$add_362$b18.vhd:855$1582 ($add).
Removed top 2 bits (of 6) from port A of cell b18.$flatten\P1.\P2.$verific$sub_369$b18.vhd:865$1584 ($sub).
Removed top 2 bits (of 6) from port B of cell b18.$flatten\P1.\P2.$verific$sub_369$b18.vhd:865$1584 ($sub).
Removed top 1 bits (of 6) from port Y of cell b18.$flatten\P1.\P2.$verific$sub_369$b18.vhd:865$1584 ($sub).
Removed top 1 bits (of 6) from port B of cell b18.$flatten\P1.\P2.$verific$LessThan_370$b18.vhd:865$1585 ($le).
Removed top 1 bits (of 8) from port A of cell b18.$flatten\P1.\P2.$verific$LessThan_373$b18.vhd:866$1587 ($lt).
Removed top 1 bits (of 9) from port A of cell b18.$flatten\P1.\P2.$verific$sub_378$b18.vhd:867$1588 ($sub).
Removed top 1 bits (of 9) from port B of cell b18.$flatten\P1.\P2.$verific$sub_378$b18.vhd:867$1588 ($sub).
Removed top 1 bits (of 33) from port Y of cell b18.$flatten\P1.\P2.$verific$sub_379$b18.vhd:867$1589 ($sub).
Removed top 1 bits (of 33) from port A of cell b18.$flatten\P1.\P2.$verific$sub_379$b18.vhd:867$1589 ($sub).
Removed top 1 bits (of 33) from port B of cell b18.$flatten\P1.\P2.$verific$sub_379$b18.vhd:867$1589 ($sub).
Removed top 30 bits (of 31) from port B of cell b18.$flatten\P1.\P2.$verific$add_383$b18.vhd:870$1591 ($add).
Removed top 24 bits (of 32) from port B of cell b18.$flatten\P1.\P2.$verific$add_387$b18.vhd:870$1592 ($add).
Removed top 1 bits (of 6) from port B of cell b18.$flatten\P1.\P2.$verific$LessThan_397$b18.vhd:880$1599 ($le).
Removed top 29 bits (of 32) from port B of cell b18.$flatten\P1.\P2.$verific$add_399$b18.vhd:881$1600 ($add).
Removed top 24 bits (of 32) from port B of cell b18.$flatten\P1.\P2.$verific$add_403$b18.vhd:881$1601 ($add).
Removed top 1 bits (of 3) from port A of cell b18.$flatten\P1.\P2.$verific$add_422$b18.vhd:901$1606 ($add).
Removed top 2 bits (of 3) from port B of cell b18.$flatten\P1.\P2.$verific$add_422$b18.vhd:901$1606 ($add).
Removed top 1 bits (of 3) from port Y of cell b18.$flatten\P1.\P2.$verific$add_422$b18.vhd:901$1606 ($add).
Removed top 1 bits (of 5) from port A of cell b18.$flatten\P1.\P2.$verific$add_424$b18.vhd:901$1609 ($add).
Removed top 3 bits (of 5) from port B of cell b18.$flatten\P1.\P2.$verific$add_424$b18.vhd:901$1609 ($add).
Removed top 1 bits (of 5) from port Y of cell b18.$flatten\P1.\P2.$verific$add_424$b18.vhd:901$1609 ($add).
Removed top 7 bits (of 8) from port B of cell b18.$flatten\P1.\P2.$verific$add_426$b18.vhd:901$1612 ($add).
Removed top 1 bits (of 4) from port A of cell b18.$flatten\P1.\P2.$verific$add_427$b18.vhd:901$1613 ($add).
Removed top 3 bits (of 4) from port B of cell b18.$flatten\P1.\P2.$verific$add_427$b18.vhd:901$1613 ($add).
Removed top 1 bits (of 5) from port A of cell b18.$flatten\P1.\P2.$verific$add_435$b18.vhd:905$1616 ($add).
Removed top 2 bits (of 5) from port B of cell b18.$flatten\P1.\P2.$verific$add_435$b18.vhd:905$1616 ($add).
Removed top 1 bits (of 5) from port Y of cell b18.$flatten\P1.\P2.$verific$add_435$b18.vhd:905$1616 ($add).
Removed top 1 bits (of 5) from mux cell b18.$flatten\P1.\P2.$verific$mux_440$b18.vhd:909$1621 ($mux).
Removed top 1 bits (of 6) from port B of cell b18.$flatten\P1.\P2.$verific$LessThan_462$b18.vhd:922$1624 ($le).
Removed top 1 bits (of 32) from port A of cell b18.$flatten\P1.\P2.$verific$LessThan_463$b18.vhd:923$1625 ($lt).
Removed top 1 bits (of 33) from port Y of cell b18.$flatten\P1.\P2.$verific$unary_minus_464$b18.vhd:924$1626 ($neg).
Removed top 1 bits (of 33) from port A of cell b18.$flatten\P1.\P2.$verific$unary_minus_464$b18.vhd:924$1626 ($neg).
Removed top 30 bits (of 31) from port B of cell b18.$flatten\P1.\P2.$verific$add_477$b18.vhd:940$1631 ($add).
Removed top 1 bits (of 10) from mux cell b18.$flatten\P1.\P2.$verific$mux_958$b18.vhd:954$1659 ($mux).
Removed top 1 bits (of 16) from port Y of cell b18.$flatten\P1.\P2.$verific$add_522$b18.vhd:967$1664 ($add).
Removed top 1 bits (of 16) from port A of cell b18.$flatten\P1.\P2.$verific$add_522$b18.vhd:967$1664 ($add).
Removed top 1 bits (of 3) from port A of cell b18.$flatten\P1.\P2.$verific$equal_528$b18.vhd:972$1669 ($eq).
Removed top 1 bits (of 5) from mux cell b18.$flatten\P1.\P2.$verific$mux_573$b18.vhd:989$1686 ($mux).
Removed top 1 bits (of 64) from mux cell b18.$flatten\P1.\P2.$verific$mux_950$b18.vhd:989$1689 ($mux).
Removed top 1 bits (of 64) from mux cell b18.$flatten\P1.\P2.$verific$mux_949$b18.vhd:993$1697 ($mux).
Removed top 31 bits (of 32) from port B of cell b18.$flatten\P1.\P2.$verific$add_681$b18.vhd:1056$1698 ($add).
Removed top 31 bits (of 32) from port B of cell b18.$flatten\P1.\P2.$verific$add_689$b18.vhd:1062$1700 ($add).
Removed top 1 bits (of 8) from port A of cell b18.$flatten\P1.\P2.$verific$equal_702$b18.vhd:858$1703 ($eq).
Removed top 5 bits (of 8) from port A of cell b18.$flatten\P1.\P2.$verific$equal_713$b18.vhd:1035$1714 ($eq).
Removed top 5 bits (of 8) from port A of cell b18.$flatten\P1.\P2.$verific$equal_714$b18.vhd:1040$1715 ($eq).
Removed top 1 bits (of 8) from port A of cell b18.$flatten\P1.\P2.$verific$equal_717$b18.vhd:1055$1718 ($eq).
Removed top 1 bits (of 8) from port A of cell b18.$flatten\P1.\P2.$verific$equal_718$b18.vhd:1061$1719 ($eq).
Removed top 1 bits (of 5) from port B of cell b18.$flatten\P1.\P2.$verific$LessThan_742$b18.vhd:1073$1742 ($lt).
Removed top 2 bits (of 6) from port A of cell b18.$flatten\P1.\P2.$verific$sub_744$b18.vhd:1073$1744 ($sub).
Removed top 1 bits (of 6) from port B of cell b18.$flatten\P1.\P2.$verific$sub_744$b18.vhd:1073$1744 ($sub).
Removed top 1 bits (of 6) from port A of cell b18.$flatten\P1.\P2.$verific$LessThan_745$b18.vhd:1073$1745 ($lt).
Removed top 1 bits (of 32) from port A of cell b18.$flatten\P1.\P2.$verific$LessThan_755$b18.vhd:1089$1753 ($lt).
Removed top 1 bits (of 33) from port Y of cell b18.$flatten\P1.\P2.$verific$unary_minus_756$b18.vhd:1090$1754 ($neg).
Removed top 1 bits (of 33) from port A of cell b18.$flatten\P1.\P2.$verific$unary_minus_756$b18.vhd:1090$1754 ($neg).
Removed top 30 bits (of 32) from mux cell b18.$flatten\P1.\P2.$verific$mux_759$b18.vhd:1095$1758 ($mux).
Removed top 1 bits (of 2) from port A of cell b18.$flatten\P1.\P2.$verific$add_760$b18.vhd:1096$1760 ($add).
Removed top 1 bits (of 4) from mux cell b18.$flatten\P1.\P2.$verific$mux_764$b18.vhd:1097$1762 ($mux).
Removed top 1 bits (of 5) from mux cell b18.$flatten\P1.\P2.$verific$mux_765$b18.vhd:1098$1763 ($mux).
Removed top 1 bits (of 5) from mux cell b18.$flatten\P1.\P2.$verific$mux_766$b18.vhd:1098$1764 ($mux).
Removed top 2 bits (of 6) from port A of cell b18.$flatten\P1.\P2.$verific$sub_767$b18.vhd:1099$1765 ($sub).
Removed top 2 bits (of 6) from port B of cell b18.$flatten\P1.\P2.$verific$sub_767$b18.vhd:1099$1765 ($sub).
Removed top 1 bits (of 6) from port Y of cell b18.$flatten\P1.\P2.$verific$sub_767$b18.vhd:1099$1765 ($sub).
Removed top 1 bits (of 6) from port A of cell b18.$flatten\P1.\P2.$verific$LessThan_768$b18.vhd:1099$1766 ($lt).
Removed top 1 bits (of 5) from mux cell b18.$flatten\P1.\P2.$verific$mux_770$b18.vhd:1104$1767 ($mux).
Removed top 1 bits (of 5) from port A of cell b18.$flatten\P1.\P2.$verific$LessThan_771$b18.vhd:1107$1768 ($le).
Removed top 1 bits (of 5) from port B of cell b18.$flatten\P1.\P2.$verific$LessThan_771$b18.vhd:1107$1768 ($le).
Removed top 1 bits (of 5) from mux cell b18.$flatten\P1.\P2.$verific$mux_812$b18.vhd:1115$1804 ($mux).
Removed top 1 bits (of 33) from FF cell b18.$flatten\P1.\P2.$verific$rEIP_reg$b18.vhd:1122$1869 ($adff).
Removed top 1 bits (of 2) from port A of cell b18.$flatten\P1.\P1.$verific$equal_909$b18.vhd:1144$1883 ($eq).
Removed top 30 bits (of 32) from mux cell b18.$flatten\P1.\P1.$verific$mux_98$b18.vhd:691$1416 ($mux).
Removed top 1 bits (of 31) from port Y of cell b18.$flatten\P1.\P1.$verific$add_113$b18.vhd:707$1420 ($add).
Removed top 1 bits (of 31) from port A of cell b18.$flatten\P1.\P1.$verific$add_113$b18.vhd:707$1420 ($add).
Removed top 1 bits (of 3) from mux cell b18.$flatten\P1.\P1.$verific$mux_127$b18.vhd:725$1426 ($mux).
Removed top 15 bits (of 16) from port A of cell b18.$flatten\P1.\P1.$verific$Decoder_193$b18.vhd:815$1461 ($shl).
Removed top 1 bits (of 5) from port A of cell b18.$flatten\P1.\P1.$verific$add_210$b18.vhd:816$1478 ($add).
Removed top 4 bits (of 5) from port B of cell b18.$flatten\P1.\P1.$verific$add_210$b18.vhd:816$1478 ($add).
Removed top 1 bits (of 5) from port Y of cell b18.$flatten\P1.\P1.$verific$add_210$b18.vhd:816$1478 ($add).
Removed top 15 bits (of 16) from port A of cell b18.$flatten\P1.\P1.$verific$Decoder_213$b18.vhd:818$1481 ($shl).
Removed top 3 bits (of 4) from port B of cell b18.$flatten\P1.\P1.$verific$add_230$b18.vhd:819$1498 ($add).
Removed top 8 bits (of 16) from port Y of cell b18.$flatten\P1.\P1.$verific$add_235$b18.vhd:821$1502 ($add).
Removed top 8 bits (of 16) from port A of cell b18.$flatten\P1.\P1.$verific$add_235$b18.vhd:821$1502 ($add).
Removed top 15 bits (of 16) from port A of cell b18.$flatten\P1.\P1.$verific$Decoder_237$b18.vhd:821$1507 ($shl).
Removed top 3 bits (of 4) from port B of cell b18.$flatten\P1.\P1.$verific$add_254$b18.vhd:822$1524 ($add).
Removed top 15 bits (of 16) from port A of cell b18.$flatten\P1.\P1.$verific$Decoder_261$b18.vhd:823$1532 ($shl).
Removed top 3 bits (of 4) from port B of cell b18.$flatten\P1.\P1.$verific$add_278$b18.vhd:824$1549 ($add).
Removed top 29 bits (of 30) from port B of cell b18.$flatten\P1.\P1.$verific$add_281$b18.vhd:825$1550 ($add).
Removed top 30 bits (of 31) from port B of cell b18.$flatten\P1.\P1.$verific$add_284$b18.vhd:828$1552 ($add).
Removed top 1 bits (of 32) from port A of cell b18.$flatten\P1.\P1.$verific$LessThan_286$b18.vhd:829$1554 ($lt).
Removed top 1 bits (of 33) from port Y of cell b18.$flatten\P1.\P1.$verific$unary_minus_287$b18.vhd:830$1555 ($neg).
Removed top 1 bits (of 33) from port A of cell b18.$flatten\P1.\P1.$verific$unary_minus_287$b18.vhd:830$1555 ($neg).
Removed top 31 bits (of 32) from port B of cell b18.$flatten\P1.\P1.$verific$add_360$b18.vhd:854$1580 ($add).
Removed top 1 bits (of 5) from port A of cell b18.$flatten\P1.\P1.$verific$add_362$b18.vhd:855$1582 ($add).
Removed top 4 bits (of 5) from port B of cell b18.$flatten\P1.\P1.$verific$add_362$b18.vhd:855$1582 ($add).
Removed top 1 bits (of 6) from port Y of cell b18.$flatten\P1.\P1.$verific$add_362$b18.vhd:855$1582 ($add).
Removed top 2 bits (of 6) from port A of cell b18.$flatten\P1.\P1.$verific$sub_369$b18.vhd:865$1584 ($sub).
Removed top 2 bits (of 6) from port B of cell b18.$flatten\P1.\P1.$verific$sub_369$b18.vhd:865$1584 ($sub).
Removed top 1 bits (of 6) from port Y of cell b18.$flatten\P1.\P1.$verific$sub_369$b18.vhd:865$1584 ($sub).
Removed top 1 bits (of 6) from port B of cell b18.$flatten\P1.\P1.$verific$LessThan_370$b18.vhd:865$1585 ($le).
Removed top 1 bits (of 8) from port A of cell b18.$flatten\P1.\P1.$verific$LessThan_373$b18.vhd:866$1587 ($lt).
Removed top 1 bits (of 9) from port A of cell b18.$flatten\P1.\P1.$verific$sub_378$b18.vhd:867$1588 ($sub).
Removed top 1 bits (of 9) from port B of cell b18.$flatten\P1.\P1.$verific$sub_378$b18.vhd:867$1588 ($sub).
Removed top 1 bits (of 33) from port Y of cell b18.$flatten\P1.\P1.$verific$sub_379$b18.vhd:867$1589 ($sub).
Removed top 1 bits (of 33) from port A of cell b18.$flatten\P1.\P1.$verific$sub_379$b18.vhd:867$1589 ($sub).
Removed top 1 bits (of 33) from port B of cell b18.$flatten\P1.\P1.$verific$sub_379$b18.vhd:867$1589 ($sub).
Removed top 30 bits (of 31) from port B of cell b18.$flatten\P1.\P1.$verific$add_383$b18.vhd:870$1591 ($add).
Removed top 24 bits (of 32) from port B of cell b18.$flatten\P1.\P1.$verific$add_387$b18.vhd:870$1592 ($add).
Removed top 1 bits (of 6) from port B of cell b18.$flatten\P1.\P1.$verific$LessThan_397$b18.vhd:880$1599 ($le).
Removed top 29 bits (of 32) from port B of cell b18.$flatten\P1.\P1.$verific$add_399$b18.vhd:881$1600 ($add).
Removed top 24 bits (of 32) from port B of cell b18.$flatten\P1.\P1.$verific$add_403$b18.vhd:881$1601 ($add).
Removed top 1 bits (of 3) from port A of cell b18.$flatten\P1.\P1.$verific$add_422$b18.vhd:901$1606 ($add).
Removed top 2 bits (of 3) from port B of cell b18.$flatten\P1.\P1.$verific$add_422$b18.vhd:901$1606 ($add).
Removed top 1 bits (of 3) from port Y of cell b18.$flatten\P1.\P1.$verific$add_422$b18.vhd:901$1606 ($add).
Removed top 1 bits (of 5) from port A of cell b18.$flatten\P1.\P1.$verific$add_424$b18.vhd:901$1609 ($add).
Removed top 3 bits (of 5) from port B of cell b18.$flatten\P1.\P1.$verific$add_424$b18.vhd:901$1609 ($add).
Removed top 1 bits (of 5) from port Y of cell b18.$flatten\P1.\P1.$verific$add_424$b18.vhd:901$1609 ($add).
Removed top 7 bits (of 8) from port B of cell b18.$flatten\P1.\P1.$verific$add_426$b18.vhd:901$1612 ($add).
Removed top 1 bits (of 4) from port A of cell b18.$flatten\P1.\P1.$verific$add_427$b18.vhd:901$1613 ($add).
Removed top 3 bits (of 4) from port B of cell b18.$flatten\P1.\P1.$verific$add_427$b18.vhd:901$1613 ($add).
Removed top 1 bits (of 5) from port A of cell b18.$flatten\P1.\P1.$verific$add_435$b18.vhd:905$1616 ($add).
Removed top 2 bits (of 5) from port B of cell b18.$flatten\P1.\P1.$verific$add_435$b18.vhd:905$1616 ($add).
Removed top 1 bits (of 5) from port Y of cell b18.$flatten\P1.\P1.$verific$add_435$b18.vhd:905$1616 ($add).
Removed top 1 bits (of 5) from mux cell b18.$flatten\P1.\P1.$verific$mux_440$b18.vhd:909$1621 ($mux).
Removed top 1 bits (of 6) from port B of cell b18.$flatten\P1.\P1.$verific$LessThan_462$b18.vhd:922$1624 ($le).
Removed top 1 bits (of 32) from port A of cell b18.$flatten\P1.\P1.$verific$LessThan_463$b18.vhd:923$1625 ($lt).
Removed top 1 bits (of 33) from port Y of cell b18.$flatten\P1.\P1.$verific$unary_minus_464$b18.vhd:924$1626 ($neg).
Removed top 1 bits (of 33) from port A of cell b18.$flatten\P1.\P1.$verific$unary_minus_464$b18.vhd:924$1626 ($neg).
Removed top 30 bits (of 31) from port B of cell b18.$flatten\P1.\P1.$verific$add_477$b18.vhd:940$1631 ($add).
Removed top 1 bits (of 10) from mux cell b18.$flatten\P1.\P1.$verific$mux_958$b18.vhd:954$1659 ($mux).
Removed top 1 bits (of 16) from port Y of cell b18.$flatten\P1.\P1.$verific$add_522$b18.vhd:967$1664 ($add).
Removed top 1 bits (of 16) from port A of cell b18.$flatten\P1.\P1.$verific$add_522$b18.vhd:967$1664 ($add).
Removed top 1 bits (of 3) from port A of cell b18.$flatten\P1.\P1.$verific$equal_528$b18.vhd:972$1669 ($eq).
Removed top 1 bits (of 5) from mux cell b18.$flatten\P1.\P1.$verific$mux_573$b18.vhd:989$1686 ($mux).
Removed top 1 bits (of 64) from mux cell b18.$flatten\P1.\P1.$verific$mux_950$b18.vhd:989$1689 ($mux).
Removed top 1 bits (of 64) from mux cell b18.$flatten\P1.\P1.$verific$mux_949$b18.vhd:993$1697 ($mux).
Removed top 31 bits (of 32) from port B of cell b18.$flatten\P1.\P1.$verific$add_681$b18.vhd:1056$1698 ($add).
Removed top 31 bits (of 32) from port B of cell b18.$flatten\P1.\P1.$verific$add_689$b18.vhd:1062$1700 ($add).
Removed top 1 bits (of 8) from port A of cell b18.$flatten\P1.\P1.$verific$equal_702$b18.vhd:858$1703 ($eq).
Removed top 5 bits (of 8) from port A of cell b18.$flatten\P1.\P1.$verific$equal_713$b18.vhd:1035$1714 ($eq).
Removed top 5 bits (of 8) from port A of cell b18.$flatten\P1.\P1.$verific$equal_714$b18.vhd:1040$1715 ($eq).
Removed top 1 bits (of 8) from port A of cell b18.$flatten\P1.\P1.$verific$equal_717$b18.vhd:1055$1718 ($eq).
Removed top 1 bits (of 8) from port A of cell b18.$flatten\P1.\P1.$verific$equal_718$b18.vhd:1061$1719 ($eq).
Removed top 1 bits (of 5) from port B of cell b18.$flatten\P1.\P1.$verific$LessThan_742$b18.vhd:1073$1742 ($lt).
Removed top 2 bits (of 6) from port A of cell b18.$flatten\P1.\P1.$verific$sub_744$b18.vhd:1073$1744 ($sub).
Removed top 1 bits (of 6) from port B of cell b18.$flatten\P1.\P1.$verific$sub_744$b18.vhd:1073$1744 ($sub).
Removed top 1 bits (of 6) from port A of cell b18.$flatten\P1.\P1.$verific$LessThan_745$b18.vhd:1073$1745 ($lt).
Removed top 1 bits (of 32) from port A of cell b18.$flatten\P1.\P1.$verific$LessThan_755$b18.vhd:1089$1753 ($lt).
Removed top 1 bits (of 33) from port Y of cell b18.$flatten\P1.\P1.$verific$unary_minus_756$b18.vhd:1090$1754 ($neg).
Removed top 1 bits (of 33) from port A of cell b18.$flatten\P1.\P1.$verific$unary_minus_756$b18.vhd:1090$1754 ($neg).
Removed top 30 bits (of 32) from mux cell b18.$flatten\P1.\P1.$verific$mux_759$b18.vhd:1095$1758 ($mux).
Removed top 1 bits (of 2) from port A of cell b18.$flatten\P1.\P1.$verific$add_760$b18.vhd:1096$1760 ($add).
Removed top 1 bits (of 4) from mux cell b18.$flatten\P1.\P1.$verific$mux_764$b18.vhd:1097$1762 ($mux).
Removed top 1 bits (of 5) from mux cell b18.$flatten\P1.\P1.$verific$mux_765$b18.vhd:1098$1763 ($mux).
Removed top 1 bits (of 5) from mux cell b18.$flatten\P1.\P1.$verific$mux_766$b18.vhd:1098$1764 ($mux).
Removed top 2 bits (of 6) from port A of cell b18.$flatten\P1.\P1.$verific$sub_767$b18.vhd:1099$1765 ($sub).
Removed top 2 bits (of 6) from port B of cell b18.$flatten\P1.\P1.$verific$sub_767$b18.vhd:1099$1765 ($sub).
Removed top 1 bits (of 6) from port Y of cell b18.$flatten\P1.\P1.$verific$sub_767$b18.vhd:1099$1765 ($sub).
Removed top 1 bits (of 6) from port A of cell b18.$flatten\P1.\P1.$verific$LessThan_768$b18.vhd:1099$1766 ($lt).
Removed top 1 bits (of 5) from mux cell b18.$flatten\P1.\P1.$verific$mux_770$b18.vhd:1104$1767 ($mux).
Removed top 1 bits (of 5) from port A of cell b18.$flatten\P1.\P1.$verific$LessThan_771$b18.vhd:1107$1768 ($le).
Removed top 1 bits (of 5) from port B of cell b18.$flatten\P1.\P1.$verific$LessThan_771$b18.vhd:1107$1768 ($le).
Removed top 1 bits (of 5) from mux cell b18.$flatten\P1.\P1.$verific$mux_812$b18.vhd:1115$1804 ($mux).
Removed top 1 bits (of 33) from FF cell b18.$flatten\P1.\P1.$verific$rEIP_reg$b18.vhd:1122$1869 ($adff).
Removed top 1 bits (of 32) from port A of cell b18.$flatten\P1.$verific$LessThan_86$b18.vhd:1292$256 ($lt).
Removed top 1 bits (of 32) from port B of cell b18.$flatten\P1.$verific$LessThan_86$b18.vhd:1292$256 ($lt).
Removed top 1 bits (of 32) from port A of cell b18.$flatten\P1.$verific$LessThan_85$b18.vhd:1292$255 ($lt).
Removed top 1 bits (of 32) from port B of cell b18.$flatten\P1.$verific$LessThan_85$b18.vhd:1292$255 ($lt).
Removed top 1 bits (of 32) from port A of cell b18.$flatten\P1.$verific$LessThan_84$b18.vhd:1292$254 ($lt).
Removed top 1 bits (of 32) from port B of cell b18.$flatten\P1.$verific$LessThan_84$b18.vhd:1292$254 ($lt).
Removed top 1 bits (of 32) from mux cell b18.$flatten\P1.$verific$mux_83$b18.vhd:1287$253 ($mux).
Removed top 1 bits (of 32) from mux cell b18.$flatten\P1.$verific$mux_33$b18.vhd:1247$223 ($mux).
Removed top 1 bits (of 32) from mux cell b18.$flatten\P1.$verific$mux_32$b18.vhd:1247$222 ($mux).
Removed top 1 bits (of 5) from port B of cell b18.$auto$fsm_map.cc:77:implement_pattern_cache$2674 ($eq).
Removed top 1 bits (of 6) from port B of cell b18.$auto$fsm_map.cc:77:implement_pattern_cache$2664 ($eq).
Removed top 1 bits (of 2) from port A of cell b18.$flatten\P2.\P3.$verific$equal_909$b18.vhd:1144$1883 ($eq).
Removed top 1 bits (of 31) from port Y of cell b18.$flatten\P2.\P3.$verific$add_113$b18.vhd:707$1420 ($add).
Removed top 1 bits (of 31) from port A of cell b18.$flatten\P2.\P3.$verific$add_113$b18.vhd:707$1420 ($add).
Removed top 1 bits (of 3) from mux cell b18.$flatten\P2.\P3.$verific$mux_127$b18.vhd:725$1426 ($mux).
Removed top 15 bits (of 16) from port A of cell b18.$flatten\P2.\P3.$verific$Decoder_193$b18.vhd:815$1461 ($shl).
Removed top 1 bits (of 5) from port A of cell b18.$flatten\P2.\P3.$verific$add_210$b18.vhd:816$1478 ($add).
Removed top 4 bits (of 5) from port B of cell b18.$flatten\P2.\P3.$verific$add_210$b18.vhd:816$1478 ($add).
Removed top 1 bits (of 5) from port Y of cell b18.$flatten\P2.\P3.$verific$add_210$b18.vhd:816$1478 ($add).
Removed top 15 bits (of 16) from port A of cell b18.$flatten\P2.\P3.$verific$Decoder_213$b18.vhd:818$1481 ($shl).
Removed top 3 bits (of 4) from port B of cell b18.$flatten\P2.\P3.$verific$add_230$b18.vhd:819$1498 ($add).
Removed top 15 bits (of 16) from port A of cell b18.$flatten\P2.\P3.$verific$Decoder_237$b18.vhd:821$1507 ($shl).
Removed top 3 bits (of 4) from port B of cell b18.$flatten\P2.\P3.$verific$add_254$b18.vhd:822$1524 ($add).
Removed top 1 bits (of 27) from FF cell b18.$auto$ff.cc:262:slice$2851 ($adffe).
Removed top 15 bits (of 16) from port A of cell b18.$flatten\P2.\P3.$verific$Decoder_261$b18.vhd:823$1532 ($shl).
Removed top 3 bits (of 4) from port B of cell b18.$flatten\P2.\P3.$verific$add_278$b18.vhd:824$1549 ($add).
Removed top 29 bits (of 30) from port B of cell b18.$flatten\P2.\P3.$verific$add_281$b18.vhd:825$1550 ($add).
Removed top 30 bits (of 31) from port B of cell b18.$flatten\P2.\P3.$verific$add_284$b18.vhd:828$1552 ($add).
Removed top 1 bits (of 32) from port A of cell b18.$flatten\P2.\P3.$verific$LessThan_286$b18.vhd:829$1554 ($lt).
Removed top 1 bits (of 33) from port Y of cell b18.$flatten\P2.\P3.$verific$unary_minus_287$b18.vhd:830$1555 ($neg).
Removed top 1 bits (of 33) from port A of cell b18.$flatten\P2.\P3.$verific$unary_minus_287$b18.vhd:830$1555 ($neg).
Removed top 31 bits (of 32) from port B of cell b18.$flatten\P2.\P3.$verific$add_360$b18.vhd:854$1580 ($add).
Removed top 1 bits (of 5) from port A of cell b18.$flatten\P2.\P3.$verific$add_362$b18.vhd:855$1582 ($add).
Removed top 4 bits (of 5) from port B of cell b18.$flatten\P2.\P3.$verific$add_362$b18.vhd:855$1582 ($add).
Removed top 1 bits (of 6) from port Y of cell b18.$flatten\P2.\P3.$verific$add_362$b18.vhd:855$1582 ($add).
Removed top 2 bits (of 6) from port A of cell b18.$flatten\P2.\P3.$verific$sub_369$b18.vhd:865$1584 ($sub).
Removed top 2 bits (of 6) from port B of cell b18.$flatten\P2.\P3.$verific$sub_369$b18.vhd:865$1584 ($sub).
Removed top 1 bits (of 6) from port Y of cell b18.$flatten\P2.\P3.$verific$sub_369$b18.vhd:865$1584 ($sub).
Removed top 1 bits (of 6) from port B of cell b18.$flatten\P2.\P3.$verific$LessThan_370$b18.vhd:865$1585 ($le).
Removed top 1 bits (of 8) from port A of cell b18.$flatten\P2.\P3.$verific$LessThan_373$b18.vhd:866$1587 ($lt).
Removed top 1 bits (of 9) from port A of cell b18.$flatten\P2.\P3.$verific$sub_378$b18.vhd:867$1588 ($sub).
Removed top 1 bits (of 9) from port B of cell b18.$flatten\P2.\P3.$verific$sub_378$b18.vhd:867$1588 ($sub).
Removed top 1 bits (of 33) from port Y of cell b18.$flatten\P2.\P3.$verific$sub_379$b18.vhd:867$1589 ($sub).
Removed top 1 bits (of 33) from port A of cell b18.$flatten\P2.\P3.$verific$sub_379$b18.vhd:867$1589 ($sub).
Removed top 1 bits (of 33) from port B of cell b18.$flatten\P2.\P3.$verific$sub_379$b18.vhd:867$1589 ($sub).
Removed top 30 bits (of 31) from port B of cell b18.$flatten\P2.\P3.$verific$add_383$b18.vhd:870$1591 ($add).
Removed top 24 bits (of 32) from port B of cell b18.$flatten\P2.\P3.$verific$add_387$b18.vhd:870$1592 ($add).
Removed top 1 bits (of 6) from port B of cell b18.$flatten\P2.\P3.$verific$LessThan_397$b18.vhd:880$1599 ($le).
Removed top 29 bits (of 32) from port B of cell b18.$flatten\P2.\P3.$verific$add_399$b18.vhd:881$1600 ($add).
Removed top 24 bits (of 32) from port B of cell b18.$flatten\P2.\P3.$verific$add_403$b18.vhd:881$1601 ($add).
Removed top 1 bits (of 3) from port A of cell b18.$flatten\P2.\P3.$verific$add_422$b18.vhd:901$1606 ($add).
Removed top 2 bits (of 3) from port B of cell b18.$flatten\P2.\P3.$verific$add_422$b18.vhd:901$1606 ($add).
Removed top 1 bits (of 3) from port Y of cell b18.$flatten\P2.\P3.$verific$add_422$b18.vhd:901$1606 ($add).
Removed top 1 bits (of 5) from port A of cell b18.$flatten\P2.\P3.$verific$add_424$b18.vhd:901$1609 ($add).
Removed top 3 bits (of 5) from port B of cell b18.$flatten\P2.\P3.$verific$add_424$b18.vhd:901$1609 ($add).
Removed top 1 bits (of 5) from port Y of cell b18.$flatten\P2.\P3.$verific$add_424$b18.vhd:901$1609 ($add).
Removed top 7 bits (of 8) from port B of cell b18.$flatten\P2.\P3.$verific$add_426$b18.vhd:901$1612 ($add).
Removed top 1 bits (of 4) from port A of cell b18.$flatten\P2.\P3.$verific$add_427$b18.vhd:901$1613 ($add).
Removed top 3 bits (of 4) from port B of cell b18.$flatten\P2.\P3.$verific$add_427$b18.vhd:901$1613 ($add).
Removed top 1 bits (of 5) from port A of cell b18.$flatten\P2.\P3.$verific$add_435$b18.vhd:905$1616 ($add).
Removed top 2 bits (of 5) from port B of cell b18.$flatten\P2.\P3.$verific$add_435$b18.vhd:905$1616 ($add).
Removed top 1 bits (of 5) from port Y of cell b18.$flatten\P2.\P3.$verific$add_435$b18.vhd:905$1616 ($add).
Removed top 1 bits (of 5) from mux cell b18.$flatten\P2.\P3.$verific$mux_440$b18.vhd:909$1621 ($mux).
Removed top 1 bits (of 6) from port B of cell b18.$flatten\P2.\P3.$verific$LessThan_462$b18.vhd:922$1624 ($le).
Removed top 1 bits (of 32) from port A of cell b18.$flatten\P2.\P3.$verific$LessThan_463$b18.vhd:923$1625 ($lt).
Removed top 1 bits (of 33) from port Y of cell b18.$flatten\P2.\P3.$verific$unary_minus_464$b18.vhd:924$1626 ($neg).
Removed top 1 bits (of 33) from port A of cell b18.$flatten\P2.\P3.$verific$unary_minus_464$b18.vhd:924$1626 ($neg).
Removed top 30 bits (of 31) from port B of cell b18.$flatten\P2.\P3.$verific$add_477$b18.vhd:940$1631 ($add).
Removed top 1 bits (of 10) from mux cell b18.$flatten\P2.\P3.$verific$mux_958$b18.vhd:954$1659 ($mux).
Removed top 1 bits (of 16) from port Y of cell b18.$flatten\P2.\P3.$verific$add_522$b18.vhd:967$1664 ($add).
Removed top 1 bits (of 16) from port A of cell b18.$flatten\P2.\P3.$verific$add_522$b18.vhd:967$1664 ($add).
Removed top 1 bits (of 3) from port A of cell b18.$flatten\P2.\P3.$verific$equal_528$b18.vhd:972$1669 ($eq).
Removed top 1 bits (of 5) from mux cell b18.$flatten\P2.\P3.$verific$mux_573$b18.vhd:989$1686 ($mux).
Removed top 1 bits (of 64) from mux cell b18.$flatten\P2.\P3.$verific$mux_950$b18.vhd:989$1689 ($mux).
Removed top 1 bits (of 64) from mux cell b18.$flatten\P2.\P3.$verific$mux_949$b18.vhd:993$1697 ($mux).
Removed top 31 bits (of 32) from port B of cell b18.$flatten\P2.\P3.$verific$add_681$b18.vhd:1056$1698 ($add).
Removed top 31 bits (of 32) from port B of cell b18.$flatten\P2.\P3.$verific$add_689$b18.vhd:1062$1700 ($add).
Removed top 1 bits (of 8) from port A of cell b18.$flatten\P2.\P3.$verific$equal_702$b18.vhd:858$1703 ($eq).
Removed top 5 bits (of 8) from port A of cell b18.$flatten\P2.\P3.$verific$equal_713$b18.vhd:1035$1714 ($eq).
Removed top 5 bits (of 8) from port A of cell b18.$flatten\P2.\P3.$verific$equal_714$b18.vhd:1040$1715 ($eq).
Removed top 1 bits (of 8) from port A of cell b18.$flatten\P2.\P3.$verific$equal_717$b18.vhd:1055$1718 ($eq).
Removed top 1 bits (of 8) from port A of cell b18.$flatten\P2.\P3.$verific$equal_718$b18.vhd:1061$1719 ($eq).
Removed top 1 bits (of 5) from port B of cell b18.$flatten\P2.\P3.$verific$LessThan_742$b18.vhd:1073$1742 ($lt).
Removed top 2 bits (of 6) from port A of cell b18.$flatten\P2.\P3.$verific$sub_744$b18.vhd:1073$1744 ($sub).
Removed top 1 bits (of 6) from port B of cell b18.$flatten\P2.\P3.$verific$sub_744$b18.vhd:1073$1744 ($sub).
Removed top 1 bits (of 6) from port A of cell b18.$flatten\P2.\P3.$verific$LessThan_745$b18.vhd:1073$1745 ($lt).
Removed top 1 bits (of 32) from port A of cell b18.$flatten\P2.\P3.$verific$LessThan_755$b18.vhd:1089$1753 ($lt).
Removed top 1 bits (of 33) from port Y of cell b18.$flatten\P2.\P3.$verific$unary_minus_756$b18.vhd:1090$1754 ($neg).
Removed top 1 bits (of 33) from port A of cell b18.$flatten\P2.\P3.$verific$unary_minus_756$b18.vhd:1090$1754 ($neg).
Removed top 30 bits (of 32) from mux cell b18.$flatten\P2.\P3.$verific$mux_759$b18.vhd:1095$1758 ($mux).
Removed top 1 bits (of 2) from port A of cell b18.$flatten\P2.\P3.$verific$add_760$b18.vhd:1096$1760 ($add).
Removed top 1 bits (of 4) from mux cell b18.$flatten\P2.\P3.$verific$mux_764$b18.vhd:1097$1762 ($mux).
Removed top 1 bits (of 5) from mux cell b18.$flatten\P2.\P3.$verific$mux_765$b18.vhd:1098$1763 ($mux).
Removed top 1 bits (of 5) from mux cell b18.$flatten\P2.\P3.$verific$mux_766$b18.vhd:1098$1764 ($mux).
Removed top 2 bits (of 6) from port A of cell b18.$flatten\P2.\P3.$verific$sub_767$b18.vhd:1099$1765 ($sub).
Removed top 2 bits (of 6) from port B of cell b18.$flatten\P2.\P3.$verific$sub_767$b18.vhd:1099$1765 ($sub).
Removed top 1 bits (of 6) from port Y of cell b18.$flatten\P2.\P3.$verific$sub_767$b18.vhd:1099$1765 ($sub).
Removed top 1 bits (of 6) from port A of cell b18.$flatten\P2.\P3.$verific$LessThan_768$b18.vhd:1099$1766 ($lt).
Removed top 1 bits (of 5) from mux cell b18.$flatten\P2.\P3.$verific$mux_770$b18.vhd:1104$1767 ($mux).
Removed top 1 bits (of 5) from port A of cell b18.$flatten\P2.\P3.$verific$LessThan_771$b18.vhd:1107$1768 ($le).
Removed top 1 bits (of 5) from port B of cell b18.$flatten\P2.\P3.$verific$LessThan_771$b18.vhd:1107$1768 ($le).
Removed top 1 bits (of 5) from mux cell b18.$flatten\P2.\P3.$verific$mux_812$b18.vhd:1115$1804 ($mux).
Removed top 1 bits (of 33) from FF cell b18.$flatten\P2.\P3.$verific$rEIP_reg$b18.vhd:1122$1869 ($adff).
Removed top 1 bits (of 2) from port A of cell b18.$flatten\P2.\P2.$verific$equal_909$b18.vhd:1144$1883 ($eq).
Removed top 1 bits (of 31) from port Y of cell b18.$flatten\P2.\P2.$verific$add_113$b18.vhd:707$1420 ($add).
Removed top 1 bits (of 31) from port A of cell b18.$flatten\P2.\P2.$verific$add_113$b18.vhd:707$1420 ($add).
Removed top 1 bits (of 3) from mux cell b18.$flatten\P2.\P2.$verific$mux_127$b18.vhd:725$1426 ($mux).
Removed top 15 bits (of 16) from port A of cell b18.$flatten\P2.\P2.$verific$Decoder_193$b18.vhd:815$1461 ($shl).
Removed top 1 bits (of 5) from port A of cell b18.$flatten\P2.\P2.$verific$add_210$b18.vhd:816$1478 ($add).
Removed top 4 bits (of 5) from port B of cell b18.$flatten\P2.\P2.$verific$add_210$b18.vhd:816$1478 ($add).
Removed top 1 bits (of 5) from port Y of cell b18.$flatten\P2.\P2.$verific$add_210$b18.vhd:816$1478 ($add).
Removed top 15 bits (of 16) from port A of cell b18.$flatten\P2.\P2.$verific$Decoder_213$b18.vhd:818$1481 ($shl).
Removed top 3 bits (of 4) from port B of cell b18.$flatten\P2.\P2.$verific$add_230$b18.vhd:819$1498 ($add).
Removed top 8 bits (of 16) from port Y of cell b18.$flatten\P2.\P2.$verific$add_235$b18.vhd:821$1502 ($add).
Removed top 8 bits (of 16) from port A of cell b18.$flatten\P2.\P2.$verific$add_235$b18.vhd:821$1502 ($add).
Removed top 15 bits (of 16) from port A of cell b18.$flatten\P2.\P2.$verific$Decoder_237$b18.vhd:821$1507 ($shl).
Removed top 3 bits (of 4) from port B of cell b18.$flatten\P2.\P2.$verific$add_254$b18.vhd:822$1524 ($add).
Removed top 15 bits (of 16) from port A of cell b18.$flatten\P2.\P2.$verific$Decoder_261$b18.vhd:823$1532 ($shl).
Removed top 3 bits (of 4) from port B of cell b18.$flatten\P2.\P2.$verific$add_278$b18.vhd:824$1549 ($add).
Removed top 29 bits (of 30) from port B of cell b18.$flatten\P2.\P2.$verific$add_281$b18.vhd:825$1550 ($add).
Removed top 30 bits (of 31) from port B of cell b18.$flatten\P2.\P2.$verific$add_284$b18.vhd:828$1552 ($add).
Removed top 1 bits (of 32) from port A of cell b18.$flatten\P2.\P2.$verific$LessThan_286$b18.vhd:829$1554 ($lt).
Removed top 1 bits (of 33) from port Y of cell b18.$flatten\P2.\P2.$verific$unary_minus_287$b18.vhd:830$1555 ($neg).
Removed top 1 bits (of 33) from port A of cell b18.$flatten\P2.\P2.$verific$unary_minus_287$b18.vhd:830$1555 ($neg).
Removed top 31 bits (of 32) from port B of cell b18.$flatten\P2.\P2.$verific$add_360$b18.vhd:854$1580 ($add).
Removed top 1 bits (of 5) from port A of cell b18.$flatten\P2.\P2.$verific$add_362$b18.vhd:855$1582 ($add).
Removed top 4 bits (of 5) from port B of cell b18.$flatten\P2.\P2.$verific$add_362$b18.vhd:855$1582 ($add).
Removed top 1 bits (of 6) from port Y of cell b18.$flatten\P2.\P2.$verific$add_362$b18.vhd:855$1582 ($add).
Removed top 2 bits (of 6) from port A of cell b18.$flatten\P2.\P2.$verific$sub_369$b18.vhd:865$1584 ($sub).
Removed top 2 bits (of 6) from port B of cell b18.$flatten\P2.\P2.$verific$sub_369$b18.vhd:865$1584 ($sub).
Removed top 1 bits (of 6) from port Y of cell b18.$flatten\P2.\P2.$verific$sub_369$b18.vhd:865$1584 ($sub).
Removed top 1 bits (of 6) from port B of cell b18.$flatten\P2.\P2.$verific$LessThan_370$b18.vhd:865$1585 ($le).
Removed top 1 bits (of 8) from port A of cell b18.$flatten\P2.\P2.$verific$LessThan_373$b18.vhd:866$1587 ($lt).
Removed top 1 bits (of 9) from port A of cell b18.$flatten\P2.\P2.$verific$sub_378$b18.vhd:867$1588 ($sub).
Removed top 1 bits (of 9) from port B of cell b18.$flatten\P2.\P2.$verific$sub_378$b18.vhd:867$1588 ($sub).
Removed top 1 bits (of 33) from port Y of cell b18.$flatten\P2.\P2.$verific$sub_379$b18.vhd:867$1589 ($sub).
Removed top 1 bits (of 33) from port A of cell b18.$flatten\P2.\P2.$verific$sub_379$b18.vhd:867$1589 ($sub).
Removed top 1 bits (of 33) from port B of cell b18.$flatten\P2.\P2.$verific$sub_379$b18.vhd:867$1589 ($sub).
Removed top 30 bits (of 31) from port B of cell b18.$flatten\P2.\P2.$verific$add_383$b18.vhd:870$1591 ($add).
Removed top 24 bits (of 32) from port B of cell b18.$flatten\P2.\P2.$verific$add_387$b18.vhd:870$1592 ($add).
Removed top 1 bits (of 6) from port B of cell b18.$flatten\P2.\P2.$verific$LessThan_397$b18.vhd:880$1599 ($le).
Removed top 29 bits (of 32) from port B of cell b18.$flatten\P2.\P2.$verific$add_399$b18.vhd:881$1600 ($add).
Removed top 24 bits (of 32) from port B of cell b18.$flatten\P2.\P2.$verific$add_403$b18.vhd:881$1601 ($add).
Removed top 1 bits (of 3) from port A of cell b18.$flatten\P2.\P2.$verific$add_422$b18.vhd:901$1606 ($add).
Removed top 2 bits (of 3) from port B of cell b18.$flatten\P2.\P2.$verific$add_422$b18.vhd:901$1606 ($add).
Removed top 1 bits (of 3) from port Y of cell b18.$flatten\P2.\P2.$verific$add_422$b18.vhd:901$1606 ($add).
Removed top 1 bits (of 5) from port A of cell b18.$flatten\P2.\P2.$verific$add_424$b18.vhd:901$1609 ($add).
Removed top 3 bits (of 5) from port B of cell b18.$flatten\P2.\P2.$verific$add_424$b18.vhd:901$1609 ($add).
Removed top 1 bits (of 5) from port Y of cell b18.$flatten\P2.\P2.$verific$add_424$b18.vhd:901$1609 ($add).
Removed top 7 bits (of 8) from port B of cell b18.$flatten\P2.\P2.$verific$add_426$b18.vhd:901$1612 ($add).
Removed top 1 bits (of 4) from port A of cell b18.$flatten\P2.\P2.$verific$add_427$b18.vhd:901$1613 ($add).
Removed top 3 bits (of 4) from port B of cell b18.$flatten\P2.\P2.$verific$add_427$b18.vhd:901$1613 ($add).
Removed top 1 bits (of 5) from port A of cell b18.$flatten\P2.\P2.$verific$add_435$b18.vhd:905$1616 ($add).
Removed top 2 bits (of 5) from port B of cell b18.$flatten\P2.\P2.$verific$add_435$b18.vhd:905$1616 ($add).
Removed top 1 bits (of 5) from port Y of cell b18.$flatten\P2.\P2.$verific$add_435$b18.vhd:905$1616 ($add).
Removed top 1 bits (of 5) from mux cell b18.$flatten\P2.\P2.$verific$mux_440$b18.vhd:909$1621 ($mux).
Removed top 1 bits (of 6) from port B of cell b18.$flatten\P2.\P2.$verific$LessThan_462$b18.vhd:922$1624 ($le).
Removed top 1 bits (of 32) from port A of cell b18.$flatten\P2.\P2.$verific$LessThan_463$b18.vhd:923$1625 ($lt).
Removed top 1 bits (of 33) from port Y of cell b18.$flatten\P2.\P2.$verific$unary_minus_464$b18.vhd:924$1626 ($neg).
Removed top 1 bits (of 33) from port A of cell b18.$flatten\P2.\P2.$verific$unary_minus_464$b18.vhd:924$1626 ($neg).
Removed top 30 bits (of 31) from port B of cell b18.$flatten\P2.\P2.$verific$add_477$b18.vhd:940$1631 ($add).
Removed top 1 bits (of 10) from mux cell b18.$flatten\P2.\P2.$verific$mux_958$b18.vhd:954$1659 ($mux).
Removed top 1 bits (of 16) from port Y of cell b18.$flatten\P2.\P2.$verific$add_522$b18.vhd:967$1664 ($add).
Removed top 1 bits (of 16) from port A of cell b18.$flatten\P2.\P2.$verific$add_522$b18.vhd:967$1664 ($add).
Removed top 1 bits (of 3) from port A of cell b18.$flatten\P2.\P2.$verific$equal_528$b18.vhd:972$1669 ($eq).
Removed top 1 bits (of 5) from mux cell b18.$flatten\P2.\P2.$verific$mux_573$b18.vhd:989$1686 ($mux).
Removed top 1 bits (of 64) from mux cell b18.$flatten\P2.\P2.$verific$mux_950$b18.vhd:989$1689 ($mux).
Removed top 1 bits (of 64) from mux cell b18.$flatten\P2.\P2.$verific$mux_949$b18.vhd:993$1697 ($mux).
Removed top 31 bits (of 32) from port B of cell b18.$flatten\P2.\P2.$verific$add_681$b18.vhd:1056$1698 ($add).
Removed top 31 bits (of 32) from port B of cell b18.$flatten\P2.\P2.$verific$add_689$b18.vhd:1062$1700 ($add).
Removed top 1 bits (of 8) from port A of cell b18.$flatten\P2.\P2.$verific$equal_702$b18.vhd:858$1703 ($eq).
Removed top 5 bits (of 8) from port A of cell b18.$flatten\P2.\P2.$verific$equal_713$b18.vhd:1035$1714 ($eq).
Removed top 5 bits (of 8) from port A of cell b18.$flatten\P2.\P2.$verific$equal_714$b18.vhd:1040$1715 ($eq).
Removed top 1 bits (of 8) from port A of cell b18.$flatten\P2.\P2.$verific$equal_717$b18.vhd:1055$1718 ($eq).
Removed top 1 bits (of 8) from port A of cell b18.$flatten\P2.\P2.$verific$equal_718$b18.vhd:1061$1719 ($eq).
Removed top 1 bits (of 5) from port B of cell b18.$flatten\P2.\P2.$verific$LessThan_742$b18.vhd:1073$1742 ($lt).
Removed top 2 bits (of 6) from port A of cell b18.$flatten\P2.\P2.$verific$sub_744$b18.vhd:1073$1744 ($sub).
Removed top 1 bits (of 6) from port B of cell b18.$flatten\P2.\P2.$verific$sub_744$b18.vhd:1073$1744 ($sub).
Removed top 1 bits (of 6) from port A of cell b18.$flatten\P2.\P2.$verific$LessThan_745$b18.vhd:1073$1745 ($lt).
Removed top 1 bits (of 32) from port A of cell b18.$flatten\P2.\P2.$verific$LessThan_755$b18.vhd:1089$1753 ($lt).
Removed top 1 bits (of 33) from port Y of cell b18.$flatten\P2.\P2.$verific$unary_minus_756$b18.vhd:1090$1754 ($neg).
Removed top 1 bits (of 33) from port A of cell b18.$flatten\P2.\P2.$verific$unary_minus_756$b18.vhd:1090$1754 ($neg).
Removed top 30 bits (of 32) from mux cell b18.$flatten\P2.\P2.$verific$mux_759$b18.vhd:1095$1758 ($mux).
Removed top 1 bits (of 2) from port A of cell b18.$flatten\P2.\P2.$verific$add_760$b18.vhd:1096$1760 ($add).
Removed top 1 bits (of 4) from mux cell b18.$flatten\P2.\P2.$verific$mux_764$b18.vhd:1097$1762 ($mux).
Removed top 1 bits (of 5) from mux cell b18.$flatten\P2.\P2.$verific$mux_765$b18.vhd:1098$1763 ($mux).
Removed top 1 bits (of 5) from mux cell b18.$flatten\P2.\P2.$verific$mux_766$b18.vhd:1098$1764 ($mux).
Removed top 2 bits (of 6) from port A of cell b18.$flatten\P2.\P2.$verific$sub_767$b18.vhd:1099$1765 ($sub).
Removed top 2 bits (of 6) from port B of cell b18.$flatten\P2.\P2.$verific$sub_767$b18.vhd:1099$1765 ($sub).
Removed top 1 bits (of 6) from port Y of cell b18.$flatten\P2.\P2.$verific$sub_767$b18.vhd:1099$1765 ($sub).
Removed top 1 bits (of 6) from port A of cell b18.$flatten\P2.\P2.$verific$LessThan_768$b18.vhd:1099$1766 ($lt).
Removed top 1 bits (of 5) from mux cell b18.$flatten\P2.\P2.$verific$mux_770$b18.vhd:1104$1767 ($mux).
Removed top 1 bits (of 5) from port A of cell b18.$flatten\P2.\P2.$verific$LessThan_771$b18.vhd:1107$1768 ($le).
Removed top 1 bits (of 5) from port B of cell b18.$flatten\P2.\P2.$verific$LessThan_771$b18.vhd:1107$1768 ($le).
Removed top 1 bits (of 5) from mux cell b18.$flatten\P2.\P2.$verific$mux_812$b18.vhd:1115$1804 ($mux).
Removed top 1 bits (of 33) from FF cell b18.$flatten\P2.\P2.$verific$rEIP_reg$b18.vhd:1122$1869 ($adff).
Removed top 1 bits (of 2) from port A of cell b18.$flatten\P2.\P1.$verific$equal_909$b18.vhd:1144$1883 ($eq).
Removed top 1 bits (of 31) from port Y of cell b18.$flatten\P2.\P1.$verific$add_113$b18.vhd:707$1420 ($add).
Removed top 1 bits (of 31) from port A of cell b18.$flatten\P2.\P1.$verific$add_113$b18.vhd:707$1420 ($add).
Removed top 1 bits (of 3) from mux cell b18.$flatten\P2.\P1.$verific$mux_127$b18.vhd:725$1426 ($mux).
Removed top 15 bits (of 16) from port A of cell b18.$flatten\P2.\P1.$verific$Decoder_193$b18.vhd:815$1461 ($shl).
Removed top 1 bits (of 5) from port A of cell b18.$flatten\P2.\P1.$verific$add_210$b18.vhd:816$1478 ($add).
Removed top 4 bits (of 5) from port B of cell b18.$flatten\P2.\P1.$verific$add_210$b18.vhd:816$1478 ($add).
Removed top 1 bits (of 5) from port Y of cell b18.$flatten\P2.\P1.$verific$add_210$b18.vhd:816$1478 ($add).
Removed top 15 bits (of 16) from port A of cell b18.$flatten\P2.\P1.$verific$Decoder_213$b18.vhd:818$1481 ($shl).
Removed top 3 bits (of 4) from port B of cell b18.$flatten\P2.\P1.$verific$add_230$b18.vhd:819$1498 ($add).
Removed top 8 bits (of 16) from port Y of cell b18.$flatten\P2.\P1.$verific$add_235$b18.vhd:821$1502 ($add).
Removed top 8 bits (of 16) from port A of cell b18.$flatten\P2.\P1.$verific$add_235$b18.vhd:821$1502 ($add).
Removed top 15 bits (of 16) from port A of cell b18.$flatten\P2.\P1.$verific$Decoder_237$b18.vhd:821$1507 ($shl).
Removed top 3 bits (of 4) from port B of cell b18.$flatten\P2.\P1.$verific$add_254$b18.vhd:822$1524 ($add).
Removed top 15 bits (of 16) from port A of cell b18.$flatten\P2.\P1.$verific$Decoder_261$b18.vhd:823$1532 ($shl).
Removed top 3 bits (of 4) from port B of cell b18.$flatten\P2.\P1.$verific$add_278$b18.vhd:824$1549 ($add).
Removed top 29 bits (of 30) from port B of cell b18.$flatten\P2.\P1.$verific$add_281$b18.vhd:825$1550 ($add).
Removed top 30 bits (of 31) from port B of cell b18.$flatten\P2.\P1.$verific$add_284$b18.vhd:828$1552 ($add).
Removed top 1 bits (of 32) from port A of cell b18.$flatten\P2.\P1.$verific$LessThan_286$b18.vhd:829$1554 ($lt).
Removed top 1 bits (of 33) from port Y of cell b18.$flatten\P2.\P1.$verific$unary_minus_287$b18.vhd:830$1555 ($neg).
Removed top 1 bits (of 33) from port A of cell b18.$flatten\P2.\P1.$verific$unary_minus_287$b18.vhd:830$1555 ($neg).
Removed top 31 bits (of 32) from port B of cell b18.$flatten\P2.\P1.$verific$add_360$b18.vhd:854$1580 ($add).
Removed top 1 bits (of 5) from port A of cell b18.$flatten\P2.\P1.$verific$add_362$b18.vhd:855$1582 ($add).
Removed top 4 bits (of 5) from port B of cell b18.$flatten\P2.\P1.$verific$add_362$b18.vhd:855$1582 ($add).
Removed top 1 bits (of 6) from port Y of cell b18.$flatten\P2.\P1.$verific$add_362$b18.vhd:855$1582 ($add).
Removed top 2 bits (of 6) from port A of cell b18.$flatten\P2.\P1.$verific$sub_369$b18.vhd:865$1584 ($sub).
Removed top 2 bits (of 6) from port B of cell b18.$flatten\P2.\P1.$verific$sub_369$b18.vhd:865$1584 ($sub).
Removed top 1 bits (of 6) from port Y of cell b18.$flatten\P2.\P1.$verific$sub_369$b18.vhd:865$1584 ($sub).
Removed top 1 bits (of 6) from port B of cell b18.$flatten\P2.\P1.$verific$LessThan_370$b18.vhd:865$1585 ($le).
Removed top 1 bits (of 8) from port A of cell b18.$flatten\P2.\P1.$verific$LessThan_373$b18.vhd:866$1587 ($lt).
Removed top 1 bits (of 9) from port A of cell b18.$flatten\P2.\P1.$verific$sub_378$b18.vhd:867$1588 ($sub).
Removed top 1 bits (of 9) from port B of cell b18.$flatten\P2.\P1.$verific$sub_378$b18.vhd:867$1588 ($sub).
Removed top 1 bits (of 33) from port Y of cell b18.$flatten\P2.\P1.$verific$sub_379$b18.vhd:867$1589 ($sub).
Removed top 1 bits (of 33) from port A of cell b18.$flatten\P2.\P1.$verific$sub_379$b18.vhd:867$1589 ($sub).
Removed top 1 bits (of 33) from port B of cell b18.$flatten\P2.\P1.$verific$sub_379$b18.vhd:867$1589 ($sub).
Removed top 30 bits (of 31) from port B of cell b18.$flatten\P2.\P1.$verific$add_383$b18.vhd:870$1591 ($add).
Removed top 24 bits (of 32) from port B of cell b18.$flatten\P2.\P1.$verific$add_387$b18.vhd:870$1592 ($add).
Removed top 1 bits (of 6) from port B of cell b18.$flatten\P2.\P1.$verific$LessThan_397$b18.vhd:880$1599 ($le).
Removed top 29 bits (of 32) from port B of cell b18.$flatten\P2.\P1.$verific$add_399$b18.vhd:881$1600 ($add).
Removed top 24 bits (of 32) from port B of cell b18.$flatten\P2.\P1.$verific$add_403$b18.vhd:881$1601 ($add).
Removed top 1 bits (of 3) from port A of cell b18.$flatten\P2.\P1.$verific$add_422$b18.vhd:901$1606 ($add).
Removed top 2 bits (of 3) from port B of cell b18.$flatten\P2.\P1.$verific$add_422$b18.vhd:901$1606 ($add).
Removed top 1 bits (of 3) from port Y of cell b18.$flatten\P2.\P1.$verific$add_422$b18.vhd:901$1606 ($add).
Removed top 1 bits (of 5) from port A of cell b18.$flatten\P2.\P1.$verific$add_424$b18.vhd:901$1609 ($add).
Removed top 3 bits (of 5) from port B of cell b18.$flatten\P2.\P1.$verific$add_424$b18.vhd:901$1609 ($add).
Removed top 1 bits (of 5) from port Y of cell b18.$flatten\P2.\P1.$verific$add_424$b18.vhd:901$1609 ($add).
Removed top 7 bits (of 8) from port B of cell b18.$flatten\P2.\P1.$verific$add_426$b18.vhd:901$1612 ($add).
Removed top 1 bits (of 4) from port A of cell b18.$flatten\P2.\P1.$verific$add_427$b18.vhd:901$1613 ($add).
Removed top 3 bits (of 4) from port B of cell b18.$flatten\P2.\P1.$verific$add_427$b18.vhd:901$1613 ($add).
Removed top 1 bits (of 5) from port A of cell b18.$flatten\P2.\P1.$verific$add_435$b18.vhd:905$1616 ($add).
Removed top 2 bits (of 5) from port B of cell b18.$flatten\P2.\P1.$verific$add_435$b18.vhd:905$1616 ($add).
Removed top 1 bits (of 5) from port Y of cell b18.$flatten\P2.\P1.$verific$add_435$b18.vhd:905$1616 ($add).
Removed top 1 bits (of 5) from mux cell b18.$flatten\P2.\P1.$verific$mux_440$b18.vhd:909$1621 ($mux).
Removed top 1 bits (of 6) from port B of cell b18.$flatten\P2.\P1.$verific$LessThan_462$b18.vhd:922$1624 ($le).
Removed top 1 bits (of 32) from port A of cell b18.$flatten\P2.\P1.$verific$LessThan_463$b18.vhd:923$1625 ($lt).
Removed top 1 bits (of 33) from port Y of cell b18.$flatten\P2.\P1.$verific$unary_minus_464$b18.vhd:924$1626 ($neg).
Removed top 1 bits (of 33) from port A of cell b18.$flatten\P2.\P1.$verific$unary_minus_464$b18.vhd:924$1626 ($neg).
Removed top 30 bits (of 31) from port B of cell b18.$flatten\P2.\P1.$verific$add_477$b18.vhd:940$1631 ($add).
Removed top 1 bits (of 10) from mux cell b18.$flatten\P2.\P1.$verific$mux_958$b18.vhd:954$1659 ($mux).
Removed top 1 bits (of 16) from port Y of cell b18.$flatten\P2.\P1.$verific$add_522$b18.vhd:967$1664 ($add).
Removed top 1 bits (of 16) from port A of cell b18.$flatten\P2.\P1.$verific$add_522$b18.vhd:967$1664 ($add).
Removed top 1 bits (of 3) from port A of cell b18.$flatten\P2.\P1.$verific$equal_528$b18.vhd:972$1669 ($eq).
Removed top 1 bits (of 5) from mux cell b18.$flatten\P2.\P1.$verific$mux_573$b18.vhd:989$1686 ($mux).
Removed top 1 bits (of 64) from mux cell b18.$flatten\P2.\P1.$verific$mux_950$b18.vhd:989$1689 ($mux).
Removed top 1 bits (of 64) from mux cell b18.$flatten\P2.\P1.$verific$mux_949$b18.vhd:993$1697 ($mux).
Removed top 31 bits (of 32) from port B of cell b18.$flatten\P2.\P1.$verific$add_681$b18.vhd:1056$1698 ($add).
Removed top 31 bits (of 32) from port B of cell b18.$flatten\P2.\P1.$verific$add_689$b18.vhd:1062$1700 ($add).
Removed top 1 bits (of 8) from port A of cell b18.$flatten\P2.\P1.$verific$equal_702$b18.vhd:858$1703 ($eq).
Removed top 5 bits (of 8) from port A of cell b18.$flatten\P2.\P1.$verific$equal_713$b18.vhd:1035$1714 ($eq).
Removed top 5 bits (of 8) from port A of cell b18.$flatten\P2.\P1.$verific$equal_714$b18.vhd:1040$1715 ($eq).
Removed top 1 bits (of 8) from port A of cell b18.$flatten\P2.\P1.$verific$equal_717$b18.vhd:1055$1718 ($eq).
Removed top 1 bits (of 8) from port A of cell b18.$flatten\P2.\P1.$verific$equal_718$b18.vhd:1061$1719 ($eq).
Removed top 1 bits (of 5) from port B of cell b18.$flatten\P2.\P1.$verific$LessThan_742$b18.vhd:1073$1742 ($lt).
Removed top 2 bits (of 6) from port A of cell b18.$flatten\P2.\P1.$verific$sub_744$b18.vhd:1073$1744 ($sub).
Removed top 1 bits (of 6) from port B of cell b18.$flatten\P2.\P1.$verific$sub_744$b18.vhd:1073$1744 ($sub).
Removed top 1 bits (of 6) from port A of cell b18.$flatten\P2.\P1.$verific$LessThan_745$b18.vhd:1073$1745 ($lt).
Removed top 1 bits (of 32) from port A of cell b18.$flatten\P2.\P1.$verific$LessThan_755$b18.vhd:1089$1753 ($lt).
Removed top 1 bits (of 33) from port Y of cell b18.$flatten\P2.\P1.$verific$unary_minus_756$b18.vhd:1090$1754 ($neg).
Removed top 1 bits (of 33) from port A of cell b18.$flatten\P2.\P1.$verific$unary_minus_756$b18.vhd:1090$1754 ($neg).
Removed top 30 bits (of 32) from mux cell b18.$flatten\P2.\P1.$verific$mux_759$b18.vhd:1095$1758 ($mux).
Removed top 1 bits (of 2) from port A of cell b18.$flatten\P2.\P1.$verific$add_760$b18.vhd:1096$1760 ($add).
Removed top 1 bits (of 4) from mux cell b18.$flatten\P2.\P1.$verific$mux_764$b18.vhd:1097$1762 ($mux).
Removed top 1 bits (of 5) from mux cell b18.$flatten\P2.\P1.$verific$mux_765$b18.vhd:1098$1763 ($mux).
Removed top 1 bits (of 5) from mux cell b18.$flatten\P2.\P1.$verific$mux_766$b18.vhd:1098$1764 ($mux).
Removed top 2 bits (of 6) from port A of cell b18.$flatten\P2.\P1.$verific$sub_767$b18.vhd:1099$1765 ($sub).
Removed top 2 bits (of 6) from port B of cell b18.$flatten\P2.\P1.$verific$sub_767$b18.vhd:1099$1765 ($sub).
Removed top 1 bits (of 6) from port Y of cell b18.$flatten\P2.\P1.$verific$sub_767$b18.vhd:1099$1765 ($sub).
Removed top 1 bits (of 6) from port A of cell b18.$flatten\P2.\P1.$verific$LessThan_768$b18.vhd:1099$1766 ($lt).
Removed top 1 bits (of 5) from mux cell b18.$flatten\P2.\P1.$verific$mux_770$b18.vhd:1104$1767 ($mux).
Removed top 1 bits (of 5) from port A of cell b18.$flatten\P2.\P1.$verific$LessThan_771$b18.vhd:1107$1768 ($le).
Removed top 1 bits (of 5) from port B of cell b18.$flatten\P2.\P1.$verific$LessThan_771$b18.vhd:1107$1768 ($le).
Removed top 1 bits (of 5) from mux cell b18.$flatten\P2.\P1.$verific$mux_812$b18.vhd:1115$1804 ($mux).
Removed top 1 bits (of 33) from FF cell b18.$flatten\P2.\P1.$verific$rEIP_reg$b18.vhd:1122$1869 ($adff).
Removed top 1 bits (of 32) from port A of cell b18.$flatten\P2.$verific$LessThan_86$b18.vhd:1292$256 ($lt).
Removed top 1 bits (of 32) from port B of cell b18.$flatten\P2.$verific$LessThan_86$b18.vhd:1292$256 ($lt).
Removed top 1 bits (of 32) from port A of cell b18.$flatten\P2.$verific$LessThan_85$b18.vhd:1292$255 ($lt).
Removed top 1 bits (of 32) from port B of cell b18.$flatten\P2.$verific$LessThan_85$b18.vhd:1292$255 ($lt).
Removed top 1 bits (of 32) from port A of cell b18.$flatten\P2.$verific$LessThan_84$b18.vhd:1292$254 ($lt).
Removed top 1 bits (of 32) from port B of cell b18.$flatten\P2.$verific$LessThan_84$b18.vhd:1292$254 ($lt).
Removed top 1 bits (of 32) from mux cell b18.$flatten\P2.$verific$mux_83$b18.vhd:1287$253 ($mux).
Removed top 1 bits (of 32) from mux cell b18.$flatten\P2.$verific$mux_33$b18.vhd:1247$223 ($mux).
Removed top 1 bits (of 32) from mux cell b18.$flatten\P2.$verific$mux_32$b18.vhd:1247$222 ($mux).
Removed top 12 bits (of 32) from mux cell b18.$flatten\P3.$verific$mux_705$b18.vhd:504$796 ($mux).
Removed top 3 bits (of 32) from mux cell b18.$flatten\P3.$verific$mux_698$b18.vhd:502$790 ($mux).
Removed top 3 bits (of 32) from mux cell b18.$flatten\P3.$verific$mux_679$b18.vhd:501$776 ($mux).
Removed top 3 bits (of 33) from port Y of cell b18.$flatten\P3.$verific$sub_365$b18.vhd:358$734 ($sub).
Removed top 3 bits (of 33) from port A of cell b18.$flatten\P3.$verific$sub_365$b18.vhd:358$734 ($sub).
Removed top 3 bits (of 33) from port B of cell b18.$flatten\P3.$verific$sub_365$b18.vhd:358$734 ($sub).
Removed top 2 bits (of 32) from port Y of cell b18.$flatten\P3.$verific$add_283$b18.vhd:318$732 ($add).
Removed top 2 bits (of 32) from port A of cell b18.$flatten\P3.$verific$add_283$b18.vhd:318$732 ($add).
Removed top 2 bits (of 32) from port B of cell b18.$flatten\P3.$verific$add_283$b18.vhd:318$732 ($add).
Removed top 30 bits (of 32) from port A of cell b18.$flatten\P3.$verific$equal_179$b18.vhd:246$726 ($eq).
Removed top 30 bits (of 32) from port A of cell b18.$flatten\P3.$verific$equal_178$b18.vhd:245$725 ($eq).
Removed top 31 bits (of 32) from port A of cell b18.$flatten\P3.$verific$equal_177$b18.vhd:244$724 ($eq).
Removed top 32 bits (of 33) from port A of cell b18.$flatten\P3.$verific$sub_168$b18.vhd:243$721 ($sub).
Removed top 1 bits (of 33) from port Y of cell b18.$flatten\P3.$verific$sub_168$b18.vhd:243$721 ($sub).
Removed top 1 bits (of 33) from port B of cell b18.$flatten\P3.$verific$sub_168$b18.vhd:243$721 ($sub).
Removed top 31 bits (of 32) from mux cell b18.$flatten\P3.$verific$mux_146$b18.vhd:226$716 ($mux).
Removed top 2 bits (of 3) from port A of cell b18.$flatten\P3.$verific$equal_143$b18.vhd:224$713 ($eq).
Removed top 1 bits (of 3) from port A of cell b18.$flatten\P3.$verific$equal_142$b18.vhd:223$712 ($eq).
Removed top 1 bits (of 3) from port A of cell b18.$flatten\P3.$verific$equal_141$b18.vhd:221$711 ($eq).
Removed top 1 bits (of 3) from port Y of cell b18.$flatten\P3.$verific$add_44$b18.vhd:96$667 ($add).
Removed top 1 bits (of 3) from port A of cell b18.$flatten\P3.$verific$add_44$b18.vhd:96$667 ($add).
Removed top 25 bits (of 26) from port B of cell b18.$flatten\P3.$verific$add_39$b18.vhd:95$663 ($add).
Removed top 8 bits (of 9) from port Y of cell b18.$flatten\P3.$verific$add_36$b18.vhd:92$657 ($add).
Removed top 8 bits (of 9) from port A of cell b18.$flatten\P3.$verific$add_36$b18.vhd:92$657 ($add).
Removed top 9 bits (of 13) from port Y of cell b18.$flatten\P3.$verific$add_31$b18.vhd:90$650 ($add).
Removed top 9 bits (of 13) from port A of cell b18.$flatten\P3.$verific$add_31$b18.vhd:90$650 ($add).
Removed top 5 bits (of 8) from port Y of cell b18.$flatten\P3.$verific$add_26$b18.vhd:88$643 ($add).
Removed top 5 bits (of 8) from port A of cell b18.$flatten\P3.$verific$add_26$b18.vhd:88$643 ($add).
Removed top 3 bits (of 5) from port Y of cell b18.$flatten\P3.$verific$add_21$b18.vhd:86$636 ($add).
Removed top 3 bits (of 5) from port A of cell b18.$flatten\P3.$verific$add_21$b18.vhd:86$636 ($add).
Removed top 13 bits (of 33) from port A of cell b18.$flatten\P3.$verific$unary_minus_15$b18.vhd:84$630 ($neg).
Removed top 1 bits (of 33) from port Y of cell b18.$flatten\P3.$verific$unary_minus_15$b18.vhd:84$630 ($neg).
Removed top 12 bits (of 32) from port A of cell b18.$flatten\P3.$verific$LessThan_14$b18.vhd:83$629 ($lt).
Removed top 31 bits (of 32) from port B of cell b18.$flatten\P3.$verific$LessThan_14$b18.vhd:83$629 ($lt).
Removed top 3 bits (of 29) from FF cell b18.$auto$ff.cc:262:slice$2709 ($adffe).
Removed top 1 bits (of 32) from mux cell b18.$flatten\P4.$verific$mux_705$b18.vhd:504$796 ($mux).
Removed top 3 bits (of 32) from mux cell b18.$flatten\P4.$verific$mux_698$b18.vhd:502$790 ($mux).
Removed top 3 bits (of 32) from mux cell b18.$flatten\P4.$verific$mux_679$b18.vhd:501$776 ($mux).
Removed top 3 bits (of 33) from port Y of cell b18.$flatten\P4.$verific$sub_365$b18.vhd:358$734 ($sub).
Removed top 3 bits (of 33) from port A of cell b18.$flatten\P4.$verific$sub_365$b18.vhd:358$734 ($sub).
Removed top 3 bits (of 33) from port B of cell b18.$flatten\P4.$verific$sub_365$b18.vhd:358$734 ($sub).
Removed top 2 bits (of 32) from port Y of cell b18.$flatten\P4.$verific$add_283$b18.vhd:318$732 ($add).
Removed top 2 bits (of 32) from port A of cell b18.$flatten\P4.$verific$add_283$b18.vhd:318$732 ($add).
Removed top 2 bits (of 32) from port B of cell b18.$flatten\P4.$verific$add_283$b18.vhd:318$732 ($add).
Removed top 30 bits (of 32) from port A of cell b18.$flatten\P4.$verific$equal_179$b18.vhd:246$726 ($eq).
Removed top 30 bits (of 32) from port A of cell b18.$flatten\P4.$verific$equal_178$b18.vhd:245$725 ($eq).
Removed top 31 bits (of 32) from port A of cell b18.$flatten\P4.$verific$equal_177$b18.vhd:244$724 ($eq).
Removed top 32 bits (of 33) from port A of cell b18.$flatten\P4.$verific$sub_168$b18.vhd:243$721 ($sub).
Removed top 1 bits (of 33) from port Y of cell b18.$flatten\P4.$verific$sub_168$b18.vhd:243$721 ($sub).
Removed top 1 bits (of 33) from port B of cell b18.$flatten\P4.$verific$sub_168$b18.vhd:243$721 ($sub).
Removed top 30 bits (of 32) from mux cell b18.$flatten\P4.$verific$mux_145$b18.vhd:226$715 ($mux).
Removed top 2 bits (of 3) from port A of cell b18.$flatten\P4.$verific$equal_143$b18.vhd:224$713 ($eq).
Removed top 1 bits (of 3) from port A of cell b18.$flatten\P4.$verific$equal_142$b18.vhd:223$712 ($eq).
Removed top 1 bits (of 3) from port A of cell b18.$flatten\P4.$verific$equal_141$b18.vhd:221$711 ($eq).
Removed top 30 bits (of 32) from mux cell b18.$flatten\P4.$verific$mux_140$b18.vhd:220$710 ($mux).
Removed top 30 bits (of 32) from mux cell b18.$flatten\P4.$verific$mux_138$b18.vhd:216$708 ($mux).
Removed top 2 bits (of 33) from port B of cell b18.$flatten\P4.$verific$sub_84$b18.vhd:149$690 ($sub).
Removed top 1 bits (of 33) from port Y of cell b18.$flatten\P4.$verific$sub_84$b18.vhd:149$690 ($sub).
Removed top 1 bits (of 33) from port A of cell b18.$flatten\P4.$verific$sub_84$b18.vhd:149$690 ($sub).
Removed top 1 bits (of 32) from port B of cell b18.$flatten\P4.$verific$LessThan_83$b18.vhd:148$689 ($lt).
Removed top 12 bits (of 32) from port A of cell b18.$flatten\P4.$verific$add_61$b18.vhd:113$677 ($add).
Removed top 12 bits (of 32) from port Y of cell b18.$flatten\P4.$verific$add_61$b18.vhd:113$677 ($add).
Removed top 12 bits (of 32) from port B of cell b18.$flatten\P4.$verific$add_61$b18.vhd:113$677 ($add).
Removed top 12 bits (of 32) from port A of cell b18.$flatten\P4.$verific$add_56$b18.vhd:110$675 ($add).
Removed top 12 bits (of 32) from port Y of cell b18.$flatten\P4.$verific$add_56$b18.vhd:110$675 ($add).
Removed top 12 bits (of 32) from port B of cell b18.$flatten\P4.$verific$add_56$b18.vhd:110$675 ($add).
Removed top 1 bits (of 3) from port Y of cell b18.$flatten\P4.$verific$add_44$b18.vhd:96$667 ($add).
Removed top 1 bits (of 3) from port A of cell b18.$flatten\P4.$verific$add_44$b18.vhd:96$667 ($add).
Removed top 25 bits (of 26) from port B of cell b18.$flatten\P4.$verific$add_39$b18.vhd:95$663 ($add).
Removed top 8 bits (of 9) from port Y of cell b18.$flatten\P4.$verific$add_36$b18.vhd:92$657 ($add).
Removed top 8 bits (of 9) from port A of cell b18.$flatten\P4.$verific$add_36$b18.vhd:92$657 ($add).
Removed top 9 bits (of 13) from port Y of cell b18.$flatten\P4.$verific$add_31$b18.vhd:90$650 ($add).
Removed top 9 bits (of 13) from port A of cell b18.$flatten\P4.$verific$add_31$b18.vhd:90$650 ($add).
Removed top 5 bits (of 8) from port Y of cell b18.$flatten\P4.$verific$add_26$b18.vhd:88$643 ($add).
Removed top 5 bits (of 8) from port A of cell b18.$flatten\P4.$verific$add_26$b18.vhd:88$643 ($add).
Removed top 3 bits (of 5) from port Y of cell b18.$flatten\P4.$verific$add_21$b18.vhd:86$636 ($add).
Removed top 3 bits (of 5) from port A of cell b18.$flatten\P4.$verific$add_21$b18.vhd:86$636 ($add).
Removed top 2 bits (of 33) from port A of cell b18.$flatten\P4.$verific$unary_minus_15$b18.vhd:84$630 ($neg).
Removed top 1 bits (of 33) from port Y of cell b18.$flatten\P4.$verific$unary_minus_15$b18.vhd:84$630 ($neg).
Removed top 1 bits (of 32) from port A of cell b18.$flatten\P4.$verific$LessThan_14$b18.vhd:83$629 ($lt).
Removed top 31 bits (of 32) from port B of cell b18.$flatten\P4.$verific$LessThan_14$b18.vhd:83$629 ($lt).
Removed top 30 bits (of 32) from port Y of cell b18.$flatten\P1.\P3.$verific$unary_minus_756$b18.vhd:1090$1754 ($neg).
Removed top 30 bits (of 32) from port A of cell b18.$flatten\P1.\P3.$verific$unary_minus_756$b18.vhd:1090$1754 ($neg).
Removed top 1 bits (of 8) from port A of cell b18.$flatten\P1.\P2.$verific$add_259$b18.vhd:823$1528 ($add).
Removed top 30 bits (of 32) from port Y of cell b18.$flatten\P1.\P2.$verific$unary_minus_756$b18.vhd:1090$1754 ($neg).
Removed top 30 bits (of 32) from port A of cell b18.$flatten\P1.\P2.$verific$unary_minus_756$b18.vhd:1090$1754 ($neg).
Removed top 30 bits (of 32) from port Y of cell b18.$flatten\P1.\P1.$verific$unary_minus_756$b18.vhd:1090$1754 ($neg).
Removed top 30 bits (of 32) from port A of cell b18.$flatten\P1.\P1.$verific$unary_minus_756$b18.vhd:1090$1754 ($neg).
Removed top 30 bits (of 32) from port Y of cell b18.$flatten\P2.\P3.$verific$unary_minus_756$b18.vhd:1090$1754 ($neg).
Removed top 30 bits (of 32) from port A of cell b18.$flatten\P2.\P3.$verific$unary_minus_756$b18.vhd:1090$1754 ($neg).
Removed top 1 bits (of 8) from port A of cell b18.$flatten\P2.\P2.$verific$add_259$b18.vhd:823$1528 ($add).
Removed top 30 bits (of 32) from port Y of cell b18.$flatten\P2.\P2.$verific$unary_minus_756$b18.vhd:1090$1754 ($neg).
Removed top 30 bits (of 32) from port A of cell b18.$flatten\P2.\P2.$verific$unary_minus_756$b18.vhd:1090$1754 ($neg).
Removed top 30 bits (of 32) from port Y of cell b18.$flatten\P2.\P1.$verific$unary_minus_756$b18.vhd:1090$1754 ($neg).
Removed top 30 bits (of 32) from port A of cell b18.$flatten\P2.\P1.$verific$unary_minus_756$b18.vhd:1090$1754 ($neg).
Removed top 1 bits (of 32) from wire b18.$flatten\P1.$verific$n129$188.
Removed top 1 bits (of 32) from wire b18.$flatten\P1.$verific$n162$189.
Removed top 30 bits (of 32) from wire b18.$flatten\P1.\P1.$verific$n1001$989.
Removed top 1 bits (of 31) from wire b18.$flatten\P1.\P1.$verific$n1151$994.
Removed top 1 bits (of 3) from wire b18.$flatten\P1.\P1.$verific$n1294$999.
Removed top 1 bits (of 5) from wire b18.$flatten\P1.\P1.$verific$n2071$1032.
Removed top 8 bits (of 16) from wire b18.$flatten\P1.\P1.$verific$n2267$1053.
Removed top 1 bits (of 33) from wire b18.$flatten\P1.\P1.$verific$n2793$1099.
Removed top 1 bits (of 5) from wire b18.$flatten\P1.\P1.$verific$n3660$1126.
Removed top 1 bits (of 33) from wire b18.$flatten\P1.\P1.$verific$n3837$1133.
Removed top 1 bits (of 3) from wire b18.$flatten\P1.\P1.$verific$n4619$1154.
Removed top 1 bits (of 5) from wire b18.$flatten\P1.\P1.$verific$n4633$1156.
Removed top 1 bits (of 4) from wire b18.$flatten\P1.\P1.$verific$n4659$1159.
Removed top 1 bits (of 5) from wire b18.$flatten\P1.\P1.$verific$n4791$1163.
Removed top 1 bits (of 5) from wire b18.$flatten\P1.\P1.$verific$n4869$1167.
Removed top 1 bits (of 33) from wire b18.$flatten\P1.\P1.$verific$n5140$1170.
Removed top 1 bits (of 5) from wire b18.$flatten\P1.\P1.$verific$n5695$1189.
Removed top 1 bits (of 16) from wire b18.$flatten\P1.\P1.$verific$n5974$1200.
Removed top 1 bits (of 32) from wire b18.$flatten\P1.\P1.$verific$n6324$1207.
Removed top 1 bits (of 5) from wire b18.$flatten\P1.\P1.$verific$n6434$1211.
Removed top 1 bits (of 32) from wire b18.$flatten\P1.\P1.$verific$n6510$1215.
Removed top 31 bits (of 33) from wire b18.$flatten\P1.\P1.$verific$n8312$1265.
Removed top 3 bits (of 4) from wire b18.$flatten\P1.\P1.$verific$n8477$1274.
Removed top 1 bits (of 5) from wire b18.$flatten\P1.\P1.$verific$n8482$1275.
Removed top 1 bits (of 5) from wire b18.$flatten\P1.\P1.$verific$n8841$1311.
Removed top 1 bits (of 31) from wire b18.$flatten\P1.\P2.$verific$n1151$994.
Removed top 1 bits (of 3) from wire b18.$flatten\P1.\P2.$verific$n1294$999.
Removed top 1 bits (of 5) from wire b18.$flatten\P1.\P2.$verific$n2071$1032.
Removed top 8 bits (of 16) from wire b18.$flatten\P1.\P2.$verific$n2267$1053.
Removed top 1 bits (of 33) from wire b18.$flatten\P1.\P2.$verific$n2793$1099.
Removed top 1 bits (of 5) from wire b18.$flatten\P1.\P2.$verific$n3660$1126.
Removed top 1 bits (of 33) from wire b18.$flatten\P1.\P2.$verific$n3837$1133.
Removed top 1 bits (of 3) from wire b18.$flatten\P1.\P2.$verific$n4619$1154.
Removed top 1 bits (of 5) from wire b18.$flatten\P1.\P2.$verific$n4633$1156.
Removed top 1 bits (of 4) from wire b18.$flatten\P1.\P2.$verific$n4659$1159.
Removed top 1 bits (of 5) from wire b18.$flatten\P1.\P2.$verific$n4791$1163.
Removed top 1 bits (of 5) from wire b18.$flatten\P1.\P2.$verific$n4869$1167.
Removed top 1 bits (of 33) from wire b18.$flatten\P1.\P2.$verific$n5140$1170.
Removed top 1 bits (of 5) from wire b18.$flatten\P1.\P2.$verific$n5695$1189.
Removed top 1 bits (of 16) from wire b18.$flatten\P1.\P2.$verific$n5974$1200.
Removed top 1 bits (of 32) from wire b18.$flatten\P1.\P2.$verific$n6324$1207.
Removed top 1 bits (of 5) from wire b18.$flatten\P1.\P2.$verific$n6434$1211.
Removed top 1 bits (of 32) from wire b18.$flatten\P1.\P2.$verific$n6510$1215.
Removed top 31 bits (of 33) from wire b18.$flatten\P1.\P2.$verific$n8312$1265.
Removed top 1 bits (of 5) from wire b18.$flatten\P1.\P2.$verific$n8841$1311.
Removed top 1 bits (of 31) from wire b18.$flatten\P1.\P3.$verific$n1151$994.
Removed top 1 bits (of 3) from wire b18.$flatten\P1.\P3.$verific$n1294$999.
Removed top 1 bits (of 5) from wire b18.$flatten\P1.\P3.$verific$n2071$1032.
Removed top 1 bits (of 33) from wire b18.$flatten\P1.\P3.$verific$n2793$1099.
Removed top 1 bits (of 5) from wire b18.$flatten\P1.\P3.$verific$n3660$1126.
Removed top 1 bits (of 33) from wire b18.$flatten\P1.\P3.$verific$n3837$1133.
Removed top 1 bits (of 3) from wire b18.$flatten\P1.\P3.$verific$n4619$1154.
Removed top 1 bits (of 5) from wire b18.$flatten\P1.\P3.$verific$n4633$1156.
Removed top 1 bits (of 4) from wire b18.$flatten\P1.\P3.$verific$n4659$1159.
Removed top 1 bits (of 5) from wire b18.$flatten\P1.\P3.$verific$n4791$1163.
Removed top 1 bits (of 5) from wire b18.$flatten\P1.\P3.$verific$n4869$1167.
Removed top 1 bits (of 33) from wire b18.$flatten\P1.\P3.$verific$n5140$1170.
Removed top 1 bits (of 5) from wire b18.$flatten\P1.\P3.$verific$n5695$1189.
Removed top 1 bits (of 16) from wire b18.$flatten\P1.\P3.$verific$n5974$1200.
Removed top 1 bits (of 32) from wire b18.$flatten\P1.\P3.$verific$n6324$1207.
Removed top 1 bits (of 5) from wire b18.$flatten\P1.\P3.$verific$n6434$1211.
Removed top 1 bits (of 32) from wire b18.$flatten\P1.\P3.$verific$n6510$1215.
Removed top 31 bits (of 33) from wire b18.$flatten\P1.\P3.$verific$n8312$1265.
Removed top 1 bits (of 5) from wire b18.$flatten\P1.\P3.$verific$n8841$1311.
Removed top 1 bits (of 32) from wire b18.$flatten\P2.$verific$n129$188.
Removed top 1 bits (of 32) from wire b18.$flatten\P2.$verific$n162$189.
Removed top 1 bits (of 31) from wire b18.$flatten\P2.\P1.$verific$n1151$994.
Removed top 1 bits (of 5) from wire b18.$flatten\P2.\P1.$verific$n2071$1032.
Removed top 8 bits (of 16) from wire b18.$flatten\P2.\P1.$verific$n2267$1053.
Removed top 1 bits (of 33) from wire b18.$flatten\P2.\P1.$verific$n2793$1099.
Removed top 1 bits (of 5) from wire b18.$flatten\P2.\P1.$verific$n3660$1126.
Removed top 1 bits (of 33) from wire b18.$flatten\P2.\P1.$verific$n3837$1133.
Removed top 1 bits (of 3) from wire b18.$flatten\P2.\P1.$verific$n4619$1154.
Removed top 1 bits (of 5) from wire b18.$flatten\P2.\P1.$verific$n4633$1156.
Removed top 1 bits (of 4) from wire b18.$flatten\P2.\P1.$verific$n4659$1159.
Removed top 1 bits (of 5) from wire b18.$flatten\P2.\P1.$verific$n4791$1163.
Removed top 1 bits (of 5) from wire b18.$flatten\P2.\P1.$verific$n4869$1167.
Removed top 1 bits (of 33) from wire b18.$flatten\P2.\P1.$verific$n5140$1170.
Removed top 1 bits (of 5) from wire b18.$flatten\P2.\P1.$verific$n5695$1189.
Removed top 1 bits (of 16) from wire b18.$flatten\P2.\P1.$verific$n5974$1200.
Removed top 1 bits (of 32) from wire b18.$flatten\P2.\P1.$verific$n6324$1207.
Removed top 1 bits (of 5) from wire b18.$flatten\P2.\P1.$verific$n6434$1211.
Removed top 1 bits (of 32) from wire b18.$flatten\P2.\P1.$verific$n6510$1215.
Removed top 31 bits (of 33) from wire b18.$flatten\P2.\P1.$verific$n8312$1265.
Removed top 3 bits (of 4) from wire b18.$flatten\P2.\P1.$verific$n8477$1274.
Removed top 1 bits (of 5) from wire b18.$flatten\P2.\P1.$verific$n8482$1275.
Removed top 1 bits (of 5) from wire b18.$flatten\P2.\P1.$verific$n8841$1311.
Removed top 3 bits (of 4) from wire b18.$flatten\P2.\P1.$verific$n8847$1312.
Removed top 1 bits (of 31) from wire b18.$flatten\P2.\P2.$verific$n1151$994.
Removed top 1 bits (of 5) from wire b18.$flatten\P2.\P2.$verific$n2071$1032.
Removed top 8 bits (of 16) from wire b18.$flatten\P2.\P2.$verific$n2267$1053.
Removed top 1 bits (of 33) from wire b18.$flatten\P2.\P2.$verific$n2793$1099.
Removed top 1 bits (of 5) from wire b18.$flatten\P2.\P2.$verific$n3660$1126.
Removed top 1 bits (of 33) from wire b18.$flatten\P2.\P2.$verific$n3837$1133.
Removed top 1 bits (of 3) from wire b18.$flatten\P2.\P2.$verific$n4619$1154.
Removed top 1 bits (of 5) from wire b18.$flatten\P2.\P2.$verific$n4633$1156.
Removed top 1 bits (of 4) from wire b18.$flatten\P2.\P2.$verific$n4659$1159.
Removed top 1 bits (of 5) from wire b18.$flatten\P2.\P2.$verific$n4791$1163.
Removed top 1 bits (of 5) from wire b18.$flatten\P2.\P2.$verific$n4869$1167.
Removed top 1 bits (of 33) from wire b18.$flatten\P2.\P2.$verific$n5140$1170.
Removed top 1 bits (of 5) from wire b18.$flatten\P2.\P2.$verific$n5695$1189.
Removed top 1 bits (of 16) from wire b18.$flatten\P2.\P2.$verific$n5974$1200.
Removed top 1 bits (of 32) from wire b18.$flatten\P2.\P2.$verific$n6324$1207.
Removed top 1 bits (of 5) from wire b18.$flatten\P2.\P2.$verific$n6434$1211.
Removed top 1 bits (of 32) from wire b18.$flatten\P2.\P2.$verific$n6510$1215.
Removed top 31 bits (of 33) from wire b18.$flatten\P2.\P2.$verific$n8312$1265.
Removed top 30 bits (of 32) from wire b18.$flatten\P2.\P2.$verific$n8412$1268.
Removed top 1 bits (of 4) from wire b18.$flatten\P2.\P2.$verific$n8452$1270.
Removed top 1 bits (of 5) from wire b18.$flatten\P2.\P2.$verific$n8457$1271.
Removed top 1 bits (of 5) from wire b18.$flatten\P2.\P2.$verific$n8463$1272.
Removed top 3 bits (of 4) from wire b18.$flatten\P2.\P2.$verific$n8477$1274.
Removed top 1 bits (of 5) from wire b18.$flatten\P2.\P2.$verific$n8482$1275.
Removed top 1 bits (of 5) from wire b18.$flatten\P2.\P2.$verific$n8841$1311.
Removed top 3 bits (of 4) from wire b18.$flatten\P2.\P2.$verific$n8847$1312.
Removed top 1 bits (of 31) from wire b18.$flatten\P2.\P3.$verific$n1151$994.
Removed top 1 bits (of 5) from wire b18.$flatten\P2.\P3.$verific$n2071$1032.
Removed top 1 bits (of 33) from wire b18.$flatten\P2.\P3.$verific$n2793$1099.
Removed top 1 bits (of 5) from wire b18.$flatten\P2.\P3.$verific$n3660$1126.
Removed top 1 bits (of 33) from wire b18.$flatten\P2.\P3.$verific$n3837$1133.
Removed top 1 bits (of 3) from wire b18.$flatten\P2.\P3.$verific$n4619$1154.
Removed top 1 bits (of 5) from wire b18.$flatten\P2.\P3.$verific$n4633$1156.
Removed top 1 bits (of 4) from wire b18.$flatten\P2.\P3.$verific$n4659$1159.
Removed top 1 bits (of 5) from wire b18.$flatten\P2.\P3.$verific$n4791$1163.
Removed top 1 bits (of 5) from wire b18.$flatten\P2.\P3.$verific$n4869$1167.
Removed top 1 bits (of 33) from wire b18.$flatten\P2.\P3.$verific$n5140$1170.
Removed top 1 bits (of 5) from wire b18.$flatten\P2.\P3.$verific$n5695$1189.
Removed top 1 bits (of 16) from wire b18.$flatten\P2.\P3.$verific$n5974$1200.
Removed top 1 bits (of 32) from wire b18.$flatten\P2.\P3.$verific$n6324$1207.
Removed top 1 bits (of 5) from wire b18.$flatten\P2.\P3.$verific$n6434$1211.
Removed top 1 bits (of 32) from wire b18.$flatten\P2.\P3.$verific$n6510$1215.
Removed top 31 bits (of 33) from wire b18.$flatten\P2.\P3.$verific$n8312$1265.
Removed top 30 bits (of 32) from wire b18.$flatten\P2.\P3.$verific$n8412$1268.
Removed top 1 bits (of 4) from wire b18.$flatten\P2.\P3.$verific$n8452$1270.
Removed top 1 bits (of 5) from wire b18.$flatten\P2.\P3.$verific$n8457$1271.
Removed top 1 bits (of 5) from wire b18.$flatten\P2.\P3.$verific$n8463$1272.
Removed top 1 bits (of 5) from wire b18.$flatten\P2.\P3.$verific$n8482$1275.
Removed top 1 bits (of 5) from wire b18.$flatten\P2.\P3.$verific$n8841$1311.
Removed top 3 bits (of 32) from wire b18.$flatten\P3.$verific$n10755$598.
Removed top 3 bits (of 32) from wire b18.$flatten\P3.$verific$n11178$607.
Removed top 27 bits (of 32) from wire b18.$flatten\P3.$verific$n11301$610.
Removed top 31 bits (of 32) from wire b18.$flatten\P3.$verific$n1511$483.
Removed top 1 bits (of 33) from wire b18.$flatten\P3.$verific$n184$449.
Removed top 1 bits (of 33) from wire b18.$flatten\P3.$verific$n1987$493.
Removed top 13 bits (of 32) from wire b18.$flatten\P3.$verific$n2260$495.
Removed top 1 bits (of 32) from wire b18.$flatten\P3.$verific$n2326$497.
Removed top 13 bits (of 32) from wire b18.$flatten\P3.$verific$n2359$498.
Removed top 5 bits (of 30) from wire b18.$flatten\P3.$verific$n2703$507.
Removed top 1 bits (of 32) from wire b18.$flatten\P3.$verific$n3078$512.
Removed top 1 bits (of 32) from wire b18.$flatten\P3.$verific$n3215$513.
Removed top 1 bits (of 32) from wire b18.$flatten\P3.$verific$n3281$515.
Removed top 1 bits (of 32) from wire b18.$flatten\P3.$verific$n3314$516.
Removed top 2 bits (of 32) from wire b18.$flatten\P3.$verific$n4241$526.
Removed top 2 bits (of 32) from wire b18.$flatten\P3.$verific$n4511$528.
Removed top 2 bits (of 32) from wire b18.$flatten\P3.$verific$n4577$530.
Removed top 3 bits (of 33) from wire b18.$flatten\P3.$verific$n5666$540.
Removed top 8 bits (of 32) from wire b18.$flatten\P3.$verific$n5931$542.
Removed top 1 bits (of 32) from wire b18.$flatten\P3.$verific$n862$475.
Removed top 20 bits (of 21) from wire b18.$flatten\P4.$verific$n10477$587.
Removed top 3 bits (of 32) from wire b18.$flatten\P4.$verific$n10755$598.
Removed top 6 bits (of 20) from wire b18.$flatten\P4.$verific$n10957$601.
Removed top 9 bits (of 32) from wire b18.$flatten\P4.$verific$n11178$607.
Removed top 6 bits (of 20) from wire b18.$flatten\P4.$verific$n11246$609.
Removed top 3 bits (of 32) from wire b18.$flatten\P4.$verific$n11301$610.
Removed top 30 bits (of 32) from wire b18.$flatten\P4.$verific$n1407$480.
Removed top 31 bits (of 32) from wire b18.$flatten\P4.$verific$n1441$481.
Removed top 30 bits (of 32) from wire b18.$flatten\P4.$verific$n1478$482.
Removed top 1 bits (of 33) from wire b18.$flatten\P4.$verific$n184$449.
Removed top 1 bits (of 33) from wire b18.$flatten\P4.$verific$n1987$493.
Removed top 2 bits (of 32) from wire b18.$flatten\P4.$verific$n2260$495.
Removed top 2 bits (of 32) from wire b18.$flatten\P4.$verific$n2293$496.
Removed top 2 bits (of 32) from wire b18.$flatten\P4.$verific$n2326$497.
Removed top 2 bits (of 32) from wire b18.$flatten\P4.$verific$n2359$498.
Removed top 9 bits (of 13) from wire b18.$flatten\P4.$verific$n318$456.
Removed top 8 bits (of 9) from wire b18.$flatten\P4.$verific$n341$458.
Removed top 2 bits (of 32) from wire b18.$flatten\P4.$verific$n4241$526.
Removed top 1 bits (of 3) from wire b18.$flatten\P4.$verific$n436$462.
Removed top 7 bits (of 32) from wire b18.$flatten\P4.$verific$n4511$528.
Removed top 7 bits (of 32) from wire b18.$flatten\P4.$verific$n4544$529.
Removed top 7 bits (of 32) from wire b18.$flatten\P4.$verific$n4577$530.
Removed top 5 bits (of 30) from wire b18.$flatten\P4.$verific$n4610$531.
Removed top 6 bits (of 20) from wire b18.$flatten\P4.$verific$n4930$535.
Removed top 3 bits (of 33) from wire b18.$flatten\P4.$verific$n5666$540.
Removed top 12 bits (of 32) from wire b18.$flatten\P4.$verific$n5931$542.
Removed top 4 bits (of 32) from wire b18.$flatten\P4.$verific$n5964$543.
Removed top 4 bits (of 32) from wire b18.$flatten\P4.$verific$n5997$544.
Removed top 2 bits (of 30) from wire b18.$flatten\P4.$verific$n6030$545.
Removed top 5 bits (of 20) from wire b18.$flatten\P4.$verific$n6350$549.
Removed top 1 bits (of 32) from wire b18.$flatten\P4.$verific$n862$475.
Removed top 1 bits (of 33) from wire b18.$flatten\P4.$verific$n933$477.
Removed top 12 bits (of 32) from wire b18.di3.
Removed top 1 bits (of 32) from wire b18.di4.
Removed top 1 bits (of 32) from wire b18.do1.
Removed top 1 bits (of 32) from wire b18.do2.

yosys> peepopt

3.13. Executing PEEPOPT pass (run peephole optimizers).

yosys> pmuxtree

3.14. Executing PMUXTREE pass.

yosys> opt_clean

3.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b18..
Removed 218 unused cells and 655 unused wires.
<suppressed ~219 debug messages>

yosys> techmap

3.16. Executing TECHMAP pass (map to technology primitives).

3.16.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.16.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $not.
Running "alumacc" on wrapper $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=31:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=31:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=31:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$mul:A_SIGNED=0:A_WIDTH=20:B_SIGNED=0:B_WIDTH=20:Y_WIDTH=19:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$mul:A_SIGNED=0:A_WIDTH=20:B_SIGNED=0:B_WIDTH=20:Y_WIDTH=19:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$mul:A_SIGNED=0:A_WIDTH=20:B_SIGNED=0:B_WIDTH=20:Y_WIDTH=19:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$mul:A_SIGNED=1:A_WIDTH=32:B_SIGNED=1:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$mul:A_SIGNED=1:A_WIDTH=32:B_SIGNED=1:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$mul:A_SIGNED=1:A_WIDTH=32:B_SIGNED=1:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$mul:A_SIGNED=0:A_WIDTH=30:B_SIGNED=0:B_WIDTH=30:Y_WIDTH=3:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$mul:A_SIGNED=0:A_WIDTH=30:B_SIGNED=0:B_WIDTH=30:Y_WIDTH=3:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$mul:A_SIGNED=0:A_WIDTH=30:B_SIGNED=0:B_WIDTH=30:Y_WIDTH=3:394426c56d1a028ba8fdd5469b163e04011def47.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $reduce_and.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=30:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=30:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=0:A_WIDTH=30:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=30:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=0:A_WIDTH=30:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=30:394426c56d1a028ba8fdd5469b163e04011def47.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $bmux.
Using extmapper simplemap for cells of type $adff.
Using template $paramod$constmap:0c58e37f7f9ab9c08bb604a660a738f4cdfdf6a8$paramod$0c53878c2ab6a84f047b5c15f705bf752551700e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=4:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=4:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=0:A_WIDTH=4:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=4:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=0:A_WIDTH=4:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=4:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=31:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=31:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=0:A_WIDTH=31:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=31:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=0:A_WIDTH=31:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=31:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=31:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=31:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=31:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$neg:A_SIGNED=0:A_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$neg:A_SIGNED=0:A_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$neg:A_SIGNED=0:A_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=4:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=5:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=0:A_WIDTH=4:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=5:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=0:A_WIDTH=4:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=5:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=4:B_SIGNED=0:B_WIDTH=4:Y_WIDTH=5:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=4:B_SIGNED=0:B_WIDTH=4:Y_WIDTH=5:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=4:B_SIGNED=0:B_WIDTH=4:Y_WIDTH=5:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$le:A_SIGNED=0:A_WIDTH=6:B_SIGNED=0:B_WIDTH=5:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$le:A_SIGNED=0:A_WIDTH=6:B_SIGNED=0:B_WIDTH=5:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$le:A_SIGNED=0:A_WIDTH=6:B_SIGNED=0:B_WIDTH=5:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=7:B_SIGNED=0:B_WIDTH=8:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=7:B_SIGNED=0:B_WIDTH=8:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=7:B_SIGNED=0:B_WIDTH=8:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=8:B_SIGNED=0:B_WIDTH=8:Y_WIDTH=9:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=8:B_SIGNED=0:B_WIDTH=8:Y_WIDTH=9:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=8:B_SIGNED=0:B_WIDTH=8:Y_WIDTH=9:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=8:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=8:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=8:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=3:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=3:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=3:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=2:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=2:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=0:A_WIDTH=2:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=2:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=0:A_WIDTH=2:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=2:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=4:B_SIGNED=0:B_WIDTH=2:Y_WIDTH=4:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=0:A_WIDTH=4:B_SIGNED=0:B_WIDTH=2:Y_WIDTH=4:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=0:A_WIDTH=4:B_SIGNED=0:B_WIDTH=2:Y_WIDTH=4:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=8:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=9:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=0:A_WIDTH=8:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=9:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=0:A_WIDTH=8:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=9:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=4:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=4:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=4:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=4:B_SIGNED=0:B_WIDTH=3:Y_WIDTH=4:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=0:A_WIDTH=4:B_SIGNED=0:B_WIDTH=3:Y_WIDTH=4:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=0:A_WIDTH=4:B_SIGNED=0:B_WIDTH=3:Y_WIDTH=4:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=15:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=15:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=0:A_WIDTH=15:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=15:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=0:A_WIDTH=15:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=15:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=5:B_SIGNED=0:B_WIDTH=4:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=5:B_SIGNED=0:B_WIDTH=4:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=5:B_SIGNED=0:B_WIDTH=4:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=4:B_SIGNED=0:B_WIDTH=5:Y_WIDTH=6:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=4:B_SIGNED=0:B_WIDTH=5:Y_WIDTH=6:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=4:B_SIGNED=0:B_WIDTH=5:Y_WIDTH=6:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=5:B_SIGNED=0:B_WIDTH=6:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=5:B_SIGNED=0:B_WIDTH=6:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=5:B_SIGNED=0:B_WIDTH=6:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$neg:A_SIGNED=0:A_WIDTH=2:Y_WIDTH=2:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$neg:A_SIGNED=0:A_WIDTH=2:Y_WIDTH=2:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$neg:A_SIGNED=0:A_WIDTH=2:Y_WIDTH=2:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=1:B_SIGNED=0:B_WIDTH=2:Y_WIDTH=3:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=0:A_WIDTH=1:B_SIGNED=0:B_WIDTH=2:Y_WIDTH=3:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=0:A_WIDTH=1:B_SIGNED=0:B_WIDTH=2:Y_WIDTH=3:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$le:A_SIGNED=0:A_WIDTH=4:B_SIGNED=0:B_WIDTH=4:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$le:A_SIGNED=0:A_WIDTH=4:B_SIGNED=0:B_WIDTH=4:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$le:A_SIGNED=0:A_WIDTH=4:B_SIGNED=0:B_WIDTH=4:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using extmapper simplemap for cells of type $logic_not.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=8:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=8:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=0:A_WIDTH=8:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=8:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=0:A_WIDTH=8:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=8:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=7:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=8:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=0:A_WIDTH=7:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=8:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=0:A_WIDTH=7:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=8:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=31:B_SIGNED=0:B_WIDTH=31:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=31:B_SIGNED=0:B_WIDTH=31:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=31:B_SIGNED=0:B_WIDTH=31:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=30:B_SIGNED=0:B_WIDTH=30:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=30:B_SIGNED=0:B_WIDTH=30:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=30:B_SIGNED=0:B_WIDTH=30:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using extmapper simplemap for cells of type $reduce_bool.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=30:B_SIGNED=0:B_WIDTH=30:Y_WIDTH=30:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=30:B_SIGNED=0:B_WIDTH=30:Y_WIDTH=30:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=30:B_SIGNED=0:B_WIDTH=30:Y_WIDTH=30:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=30:B_SIGNED=0:B_WIDTH=30:Y_WIDTH=30:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=0:A_WIDTH=30:B_SIGNED=0:B_WIDTH=30:Y_WIDTH=30:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=0:A_WIDTH=30:B_SIGNED=0:B_WIDTH=30:Y_WIDTH=30:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=1:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=1:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=1:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=26:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=27:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=0:A_WIDTH=26:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=27:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=0:A_WIDTH=26:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=27:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=1:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=0:A_WIDTH=1:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=0:A_WIDTH=1:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=3:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=3:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=3:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$neg:A_SIGNED=0:A_WIDTH=20:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$neg:A_SIGNED=0:A_WIDTH=20:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$neg:A_SIGNED=0:A_WIDTH=20:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=20:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=20:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=20:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using extmapper simplemap for cells of type $ne.
Running "alumacc" on wrapper $extern:wrap:$mul:A_SIGNED=0:A_WIDTH=1:B_SIGNED=0:B_WIDTH=3:Y_WIDTH=4:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$mul:A_SIGNED=0:A_WIDTH=1:B_SIGNED=0:B_WIDTH=3:Y_WIDTH=4:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$mul:A_SIGNED=0:A_WIDTH=1:B_SIGNED=0:B_WIDTH=3:Y_WIDTH=4:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=20:B_SIGNED=0:B_WIDTH=20:Y_WIDTH=21:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=0:A_WIDTH=20:B_SIGNED=0:B_WIDTH=20:Y_WIDTH=21:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=0:A_WIDTH=20:B_SIGNED=0:B_WIDTH=20:Y_WIDTH=21:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=31:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=31:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=31:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=20:B_SIGNED=0:B_WIDTH=20:Y_WIDTH=20:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=0:A_WIDTH=20:B_SIGNED=0:B_WIDTH=20:Y_WIDTH=20:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=0:A_WIDTH=20:B_SIGNED=0:B_WIDTH=20:Y_WIDTH=20:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$neg:A_SIGNED=0:A_WIDTH=31:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$neg:A_SIGNED=0:A_WIDTH=31:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$neg:A_SIGNED=0:A_WIDTH=31:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=31:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=31:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=31:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $paramod$3b7577489eb4433b1d5620cab7f3794743dee5ea\_90_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$788c3d57e5abb3a3f89aea6d4acd665be37f4e9b\_90_alu for cells of type $alu.
Using template $paramod$c6baa65225090ac0a120feab1b920965244aa496\_90_alu for cells of type $alu.
Using template $paramod$e891e6b399cf52748460a311fafe476815d24bd7\_90_alu for cells of type $alu.
Using template $paramod$b85fbb3374a1d9ba7ee4f4d6323c30f939df3ada\_90_alu for cells of type $alu.
Using template $paramod$e04283ca12514baf3d204c6994bec8f178dd89f8\_90_alu for cells of type $alu.
Using template $paramod$1a3a0c35c4a4896fbfd612699525c057298e72d2\_90_alu for cells of type $alu.
Using template $paramod$bfceb922395790c0ce92e9f9b5b428d4fc72cc30\_90_alu for cells of type $alu.
Using template $paramod$a2af9b43308e3114c3b5dd3f4dc3329b2387395d\_90_alu for cells of type $alu.
Using template $paramod$f85408ed1aa3d09e465edae8a7bf590332ae9f7b\_90_alu for cells of type $alu.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$076c9a7a3f037230073fe14dd4865d470cb48917\_90_alu for cells of type $alu.
Using template $paramod$91f82ead1edc61e0a1452110f15ef747116b421b\_90_alu for cells of type $alu.
Using template $paramod$4ccbe221165818e15f326ddee3d1183c7924e12f\_90_alu for cells of type $alu.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_90_alu for cells of type $alu.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_90_alu for cells of type $alu.
Using template $paramod$dfca81329cbbac01700318224209a5f2318c7128\_90_alu for cells of type $alu.
Using template $paramod$44a13d10af618e7fbe7b9aad2f6151ffcee1e2fa\_90_alu for cells of type $alu.
Using template $paramod$943564b9366bbc392bf4bbc801aa0a2d7742a4e0\_90_alu for cells of type $alu.
Using extmapper maccmap for cells of type $macc.
  add \tad1 * \tad2 (30x30 bits, unsigned)
  add \P3.datao * \td2 (32x32 bits, signed)
  add \P4.datao * \td1 (32x32 bits, signed)
  add \tad2 [19:0] * \tad4 (20x20 bits, unsigned)
Using template $paramod$83dd457849c736323edf2edb15923eb27f99c683\_90_alu for cells of type $alu.
Using template $paramod$653d0dc5a667330298513325d0bd1def0e6c1128\_90_alu for cells of type $alu.
Using template $paramod$d1615bf4e5e328245ffd1550e5fe105901cda77b\_90_alu for cells of type $alu.
Using template $paramod$b3c20b05d9b1fc2c940ef2f6c917486aead042e8\_90_alu for cells of type $alu.
Using template $paramod$740b056ede97228d3eae64ea2fdc81f0a33e0fe7\_90_alu for cells of type $alu.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_90_alu for cells of type $alu.
Using template $paramod$0a77e3c00010cb33e399decd813a7380c6e25cba\_90_alu for cells of type $alu.
Using template $paramod$ebf89ea36a793f0f77858f212141d47c833068ad\_90_alu for cells of type $alu.
Using template $paramod$403d07c18de10cda2ac652a859c56aea81aaf9b5\_90_alu for cells of type $alu.
Using template $paramod$83784888def4f70dbbded37c6d05d2ea1157c936\_90_alu for cells of type $alu.
Using template $paramod$fc972a7a46956c1788f3cb5257b53c8f1df2d0cc\_90_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod$8e166889a504752171f34e6e35593cee56c9980d\_90_alu for cells of type $alu.
Using template $paramod$ce0ec84be7047712840b0952f343ee9e63ef75d1\_90_alu for cells of type $alu.
  add 3'101 * $auto$wreduce.cc:454:run$3010 [0] (3x1 bits, unsigned)
Using template $paramod$a7926d38756e33b5022e02ebfd484599309272c7\_90_alu for cells of type $alu.
Using template $paramod$c32aaa9fd758c6ea2b382f4327253b21b576e597\_90_alu for cells of type $alu.
Using template $paramod$6fc37af1c109ae54e8aed83fcd995c12d378ce93\_90_alu for cells of type $alu.
Using template $paramod$b41a30b55a3a1b66562f67a5ecd757c060065c36\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001111 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000110 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011110 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000011 for cells of type $fa.
Using template $paramod$78e969f2586efcf3a5b0b0440bcca0db83d5cca2\_90_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000100000 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000010011 for cells of type $fa.
Using template $paramod$4e6ee5eb737cf7428f8e246e911ae1dac9ae2979\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010101 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010011 for cells of type $lcu.
No more expansions possible.
<suppressed ~34193 debug messages>

yosys> alumacc

3.17. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module b18:
  created 0 $alu and 0 $macc cells.

yosys> opt

3.18. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module b18.
<suppressed ~62789 debug messages>

yosys> opt_merge -nomux

3.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b18'.
<suppressed ~28836 debug messages>
Removed a total of 9612 cells.

yosys> opt_muxtree

3.18.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.18.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b18.
Performed a total of 0 changes.

yosys> opt_merge

3.18.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b18'.
Removed a total of 0 cells.

yosys> opt_dff

3.18.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$78942 ($_DFF_PP0_) from module b18 (D = $auto$wreduce.cc:454:run$3014 [19], Q = \P4.addr [19]).
Adding EN signal on $auto$ff.cc:262:slice$78920 ($_DFFE_PP0P_) from module b18 (D = $flatten\P4.$verific$n10979$437, Q = \P4.B).
Adding EN signal on $auto$ff.cc:262:slice$44577 ($_DFF_PP0_) from module b18 (D = $auto$wreduce.cc:454:run$2992 [0], Q = \P3.IR [0]).
Adding EN signal on $auto$ff.cc:262:slice$75382 ($_DFF_PP0_) from module b18 (D = $auto$wreduce.cc:454:run$3015 [0], Q = \P4.IR [0]).
Adding EN signal on $auto$ff.cc:262:slice$78923 ($_DFF_PP0_) from module b18 (D = $auto$wreduce.cc:454:run$3014 [0], Q = \P4.addr [0]).
Adding EN signal on $auto$ff.cc:262:slice$78924 ($_DFF_PP0_) from module b18 (D = $auto$wreduce.cc:454:run$3014 [1], Q = \P4.addr [1]).
Adding EN signal on $auto$ff.cc:262:slice$78925 ($_DFF_PP0_) from module b18 (D = $auto$wreduce.cc:454:run$3014 [2], Q = \P4.addr [2]).
Adding EN signal on $auto$ff.cc:262:slice$78926 ($_DFF_PP0_) from module b18 (D = $auto$wreduce.cc:454:run$3014 [3], Q = \P4.addr [3]).
Adding EN signal on $auto$ff.cc:262:slice$78927 ($_DFF_PP0_) from module b18 (D = $auto$wreduce.cc:454:run$3014 [4], Q = \P4.addr [4]).
Adding EN signal on $auto$ff.cc:262:slice$78928 ($_DFF_PP0_) from module b18 (D = $auto$wreduce.cc:454:run$3014 [5], Q = \P4.addr [5]).
Adding EN signal on $auto$ff.cc:262:slice$78929 ($_DFF_PP0_) from module b18 (D = $auto$wreduce.cc:454:run$3014 [6], Q = \P4.addr [6]).
Adding EN signal on $auto$ff.cc:262:slice$78930 ($_DFF_PP0_) from module b18 (D = $auto$wreduce.cc:454:run$3014 [7], Q = \P4.addr [7]).
Adding EN signal on $auto$ff.cc:262:slice$78931 ($_DFF_PP0_) from module b18 (D = $auto$wreduce.cc:454:run$3014 [8], Q = \P4.addr [8]).
Adding EN signal on $auto$ff.cc:262:slice$78932 ($_DFF_PP0_) from module b18 (D = $auto$wreduce.cc:454:run$3014 [9], Q = \P4.addr [9]).
Adding EN signal on $auto$ff.cc:262:slice$78933 ($_DFF_PP0_) from module b18 (D = $auto$wreduce.cc:454:run$3014 [10], Q = \P4.addr [10]).
Adding EN signal on $auto$ff.cc:262:slice$78934 ($_DFF_PP0_) from module b18 (D = $auto$wreduce.cc:454:run$3014 [11], Q = \P4.addr [11]).
Adding EN signal on $auto$ff.cc:262:slice$78935 ($_DFF_PP0_) from module b18 (D = $auto$wreduce.cc:454:run$3014 [12], Q = \P4.addr [12]).
Adding EN signal on $auto$ff.cc:262:slice$78936 ($_DFF_PP0_) from module b18 (D = $auto$wreduce.cc:454:run$3014 [13], Q = \P4.addr [13]).
Adding EN signal on $auto$ff.cc:262:slice$78937 ($_DFF_PP0_) from module b18 (D = $auto$wreduce.cc:454:run$3014 [14], Q = \P4.addr [14]).
Adding EN signal on $auto$ff.cc:262:slice$78938 ($_DFF_PP0_) from module b18 (D = $auto$wreduce.cc:454:run$3014 [15], Q = \P4.addr [15]).
Adding EN signal on $auto$ff.cc:262:slice$78939 ($_DFF_PP0_) from module b18 (D = $auto$wreduce.cc:454:run$3014 [16], Q = \P4.addr [16]).
Adding EN signal on $auto$ff.cc:262:slice$78940 ($_DFF_PP0_) from module b18 (D = $auto$wreduce.cc:454:run$3014 [17], Q = \P4.addr [17]).
Adding EN signal on $auto$ff.cc:262:slice$78941 ($_DFF_PP0_) from module b18 (D = $auto$wreduce.cc:454:run$3014 [18], Q = \P4.addr [18]).

yosys> opt_clean

3.18.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b18..
Removed 5470 unused cells and 24913 unused wires.
<suppressed ~5471 debug messages>

yosys> opt_expr

3.18.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module b18.
<suppressed ~3117 debug messages>

3.18.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.18.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.18.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b18.
Performed a total of 0 changes.

yosys> opt_merge

3.18.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b18'.
<suppressed ~744 debug messages>
Removed a total of 248 cells.

yosys> opt_dff

3.18.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$17835 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$14421 [3], Q = \P1.P3.P1.InstQueue[10] [3]).
Adding EN signal on $auto$ff.cc:262:slice$17796 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13801 [4], Q = \P1.P3.P1.InstQueue[15] [4]).
Adding EN signal on $auto$ff.cc:262:slice$17983 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13014 [28], Q = \P1.P3.P1.InstAddrPointer [28]).
Adding EN signal on $auto$ff.cc:262:slice$17792 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13801 [0], Q = \P1.P3.P1.InstQueue[15] [0]).
Adding EN signal on $auto$ff.cc:262:slice$18067 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$16299 [10], Q = \P1.P3.EAX [10]).
Adding EN signal on $auto$ff.cc:262:slice$30378 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25809 [24], Q = \P1.P2.rEIP [24]).
Adding EN signal on $auto$ff.cc:262:slice$74082 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$70434 [5], Q = \P2.P1.P1.InstQueue[12] [5]).
Adding EN signal on $auto$ff.cc:262:slice$79019 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$81266 [12], Q = \P4.reg0 [12]).
Adding EN signal on $auto$ff.cc:262:slice$79018 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$81266 [11], Q = \P4.reg0 [11]).
Adding EN signal on $auto$ff.cc:262:slice$79021 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$81266 [14], Q = \P4.reg0 [14]).
Adding EN signal on $auto$ff.cc:262:slice$79020 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$81266 [13], Q = \P4.reg0 [13]).
Adding EN signal on $auto$ff.cc:262:slice$79023 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$81266 [16], Q = \P4.reg0 [16]).
Adding EN signal on $auto$ff.cc:262:slice$79022 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$81266 [15], Q = \P4.reg0 [15]).
Adding EN signal on $auto$ff.cc:262:slice$17803 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13925 [3], Q = \P1.P3.P1.InstQueue[14] [3]).
Adding EN signal on $auto$ff.cc:262:slice$17988 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$12530 [1], Q = \P1.P3.P1.PhyAddrPointer [1]).
Adding EN signal on $auto$ff.cc:262:slice$17985 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13014 [30], Q = \P1.P3.P1.InstAddrPointer [30]).
Adding EN signal on $auto$ff.cc:262:slice$17838 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$14421 [6], Q = \P1.P3.P1.InstQueue[10] [6]).
Adding EN signal on $auto$ff.cc:262:slice$17836 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$14421 [4], Q = \P1.P3.P1.InstQueue[10] [4]).
Adding EN signal on $auto$ff.cc:262:slice$17839 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$14421 [7], Q = \P1.P3.P1.InstQueue[10] [7]).
Adding EN signal on $auto$ff.cc:262:slice$17797 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13801 [5], Q = \P1.P3.P1.InstQueue[15] [5]).
Adding EN signal on $auto$ff.cc:262:slice$17800 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13925 [0], Q = \P1.P3.P1.InstQueue[14] [0]).
Adding EN signal on $auto$ff.cc:262:slice$17804 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13925 [4], Q = \P1.P3.P1.InstQueue[14] [4]).
Adding EN signal on $auto$ff.cc:262:slice$17798 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13801 [6], Q = \P1.P3.P1.InstQueue[15] [6]).
Adding EN signal on $auto$ff.cc:262:slice$17984 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13014 [29], Q = \P1.P3.P1.InstAddrPointer [29]).
Adding EN signal on $auto$ff.cc:262:slice$63942 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58997 [4], Q = \P2.P2.P1.InstAddrPointer [4]).
Adding EN signal on $auto$ff.cc:262:slice$17989 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$12530 [2], Q = \P1.P3.P1.PhyAddrPointer [2]).
Adding EN signal on $auto$ff.cc:262:slice$17986 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13014 [31], Q = \P1.P3.P1.InstAddrPointer [31]).
Adding EN signal on $auto$ff.cc:262:slice$63943 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58997 [5], Q = \P2.P2.P1.InstAddrPointer [5]).
Adding EN signal on $auto$ff.cc:262:slice$17793 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13801 [1], Q = \P1.P3.P1.InstQueue[15] [1]).
Adding EN signal on $auto$ff.cc:262:slice$18071 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$16299 [14], Q = \P1.P3.EAX [14]).
Adding EN signal on $auto$ff.cc:262:slice$18068 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$16299 [11], Q = \P1.P3.EAX [11]).
Adding EN signal on $auto$ff.cc:262:slice$18072 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$16299 [15], Q = \P1.P3.EAX [15]).
Adding EN signal on $auto$ff.cc:262:slice$17794 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13801 [2], Q = \P1.P3.P1.InstQueue[15] [2]).
Adding EN signal on $auto$ff.cc:262:slice$17861 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$14793 [5], Q = \P1.P3.P1.InstQueue[7] [5]).
Adding EN signal on $auto$ff.cc:262:slice$63821 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$60404 [6], Q = \P2.P2.P1.InstQueue[10] [6]).
Adding EN signal on $auto$ff.cc:262:slice$53922 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$49418, Q = \P2.P3.MemoryFetch).
Adding EN signal on $auto$ff.cc:262:slice$53795 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$53044 [6], Q = \P2.P3.P1.lWord [6]).
Adding EN signal on $auto$ff.cc:262:slice$53668 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$51185 [0], Q = \P2.P3.P1.InstQueue[2] [0]).
Adding EN signal on $auto$ff.cc:262:slice$78991 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$80782 [16], Q = \P4.reg1 [16]).
Adding EN signal on $auto$ff.cc:262:slice$78988 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$80782 [13], Q = \P4.reg1 [13]).
Adding EN signal on $auto$ff.cc:262:slice$78985 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$80782 [10], Q = \P4.reg1 [10]).
Adding EN signal on $auto$ff.cc:262:slice$78982 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$80782 [7], Q = \P4.reg1 [7]).
Adding EN signal on $auto$ff.cc:262:slice$78979 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$80782 [4], Q = \P4.reg1 [4]).
Adding EN signal on $auto$ff.cc:262:slice$78976 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$80782 [1], Q = \P4.reg1 [1]).
Adding EN signal on $auto$ff.cc:262:slice$78973 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$80298 [30], Q = \P4.reg2 [30]).
Adding EN signal on $auto$ff.cc:262:slice$78970 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$80298 [27], Q = \P4.reg2 [27]).
Adding EN signal on $auto$ff.cc:262:slice$78967 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$80298 [24], Q = \P4.reg2 [24]).
Adding EN signal on $auto$ff.cc:262:slice$78964 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$80298 [21], Q = \P4.reg2 [21]).
Adding EN signal on $auto$ff.cc:262:slice$78961 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$80298 [18], Q = \P4.reg2 [18]).
Adding EN signal on $auto$ff.cc:262:slice$78958 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$80298 [15], Q = \P4.reg2 [15]).
Adding EN signal on $auto$ff.cc:262:slice$78955 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$80298 [12], Q = \P4.reg2 [12]).
Adding EN signal on $auto$ff.cc:262:slice$78952 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$80298 [9], Q = \P4.reg2 [9]).
Adding EN signal on $auto$ff.cc:262:slice$78949 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$80298 [6], Q = \P4.reg2 [6]).
Adding EN signal on $auto$ff.cc:262:slice$78946 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$80298 [3], Q = \P4.reg2 [3]).
Adding EN signal on $auto$ff.cc:262:slice$78943 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$80298 [0], Q = \P4.reg2 [0]).
Adding EN signal on $auto$ff.cc:262:slice$17995 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$12530 [8], Q = \P1.P3.P1.PhyAddrPointer [8]).
Adding EN signal on $auto$ff.cc:262:slice$78990 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$80782 [15], Q = \P4.reg1 [15]).
Adding EN signal on $auto$ff.cc:262:slice$78987 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$80782 [12], Q = \P4.reg1 [12]).
Adding EN signal on $auto$ff.cc:262:slice$78984 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$80782 [9], Q = \P4.reg1 [9]).
Adding EN signal on $auto$ff.cc:262:slice$78981 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$80782 [6], Q = \P4.reg1 [6]).
Adding EN signal on $auto$ff.cc:262:slice$78978 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$80782 [3], Q = \P4.reg1 [3]).
Adding EN signal on $auto$ff.cc:262:slice$78975 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$80782 [0], Q = \P4.reg1 [0]).
Adding EN signal on $auto$ff.cc:262:slice$78972 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$80298 [29], Q = \P4.reg2 [29]).
Adding EN signal on $auto$ff.cc:262:slice$78969 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$80298 [26], Q = \P4.reg2 [26]).
Adding EN signal on $auto$ff.cc:262:slice$78966 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$80298 [23], Q = \P4.reg2 [23]).
Adding EN signal on $auto$ff.cc:262:slice$78963 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$80298 [20], Q = \P4.reg2 [20]).
Adding EN signal on $auto$ff.cc:262:slice$78960 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$80298 [17], Q = \P4.reg2 [17]).
Adding EN signal on $auto$ff.cc:262:slice$78957 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$80298 [14], Q = \P4.reg2 [14]).
Adding EN signal on $auto$ff.cc:262:slice$78954 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$80298 [11], Q = \P4.reg2 [11]).
Adding EN signal on $auto$ff.cc:262:slice$78951 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$80298 [8], Q = \P4.reg2 [8]).
Adding EN signal on $auto$ff.cc:262:slice$78948 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$80298 [5], Q = \P4.reg2 [5]).
Adding EN signal on $auto$ff.cc:262:slice$78945 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$80298 [2], Q = \P4.reg2 [2]).
Adding EN signal on $auto$ff.cc:262:slice$17994 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$12530 [7], Q = \P1.P3.P1.PhyAddrPointer [7]).
Adding EN signal on $auto$ff.cc:262:slice$78989 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$80782 [14], Q = \P4.reg1 [14]).
Adding EN signal on $auto$ff.cc:262:slice$78986 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$80782 [11], Q = \P4.reg1 [11]).
Adding EN signal on $auto$ff.cc:262:slice$78983 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$80782 [8], Q = \P4.reg1 [8]).
Adding EN signal on $auto$ff.cc:262:slice$78980 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$80782 [5], Q = \P4.reg1 [5]).
Adding EN signal on $auto$ff.cc:262:slice$78977 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$80782 [2], Q = \P4.reg1 [2]).
Adding EN signal on $auto$ff.cc:262:slice$78974 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$80298 [31], Q = \P4.reg2 [31]).
Adding EN signal on $auto$ff.cc:262:slice$78971 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$80298 [28], Q = \P4.reg2 [28]).
Adding EN signal on $auto$ff.cc:262:slice$78968 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$80298 [25], Q = \P4.reg2 [25]).
Adding EN signal on $auto$ff.cc:262:slice$78965 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$80298 [22], Q = \P4.reg2 [22]).
Adding EN signal on $auto$ff.cc:262:slice$78962 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$80298 [19], Q = \P4.reg2 [19]).
Adding EN signal on $auto$ff.cc:262:slice$78959 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$80298 [16], Q = \P4.reg2 [16]).
Adding EN signal on $auto$ff.cc:262:slice$78956 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$80298 [13], Q = \P4.reg2 [13]).
Adding EN signal on $auto$ff.cc:262:slice$78953 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$80298 [10], Q = \P4.reg2 [10]).
Adding EN signal on $auto$ff.cc:262:slice$78950 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$80298 [7], Q = \P4.reg2 [7]).
Adding EN signal on $auto$ff.cc:262:slice$78947 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$80298 [4], Q = \P4.reg2 [4]).
Adding EN signal on $auto$ff.cc:262:slice$78944 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$80298 [1], Q = \P4.reg2 [1]).
Adding EN signal on $auto$ff.cc:262:slice$17993 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$12530 [6], Q = \P1.P3.P1.PhyAddrPointer [6]).
Adding EN signal on $auto$ff.cc:262:slice$8125 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$64725 [1], Q = \P2.P1.DataWidth [1]).
Adding EN signal on $auto$ff.cc:262:slice$8124 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$64725 [0], Q = \P2.P1.DataWidth [0]).
Adding EN signal on $auto$ff.cc:262:slice$8123 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$7582, Q = \P1.P3.StateBS16).
Adding EN signal on $auto$ff.cc:262:slice$8122 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$7570 [2], Q = \P1.P3.State [2]).
Adding EN signal on $auto$ff.cc:262:slice$8121 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$7570 [1], Q = \P1.P3.State [1]).
Adding EN signal on $auto$ff.cc:262:slice$8120 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$7570 [0], Q = \P1.P3.State [0]).
Adding EN signal on $auto$ff.cc:262:slice$8119 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$7548, Q = \P1.P3.ADS_n).
Adding EN signal on $auto$ff.cc:262:slice$8117 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$7538, Q = \P1.P3.D_C_n).
Adding EN signal on $auto$ff.cc:262:slice$17809 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$14049 [1], Q = \P1.P3.P1.InstQueue[13] [1]).
Adding EN signal on $auto$ff.cc:262:slice$17810 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$14049 [2], Q = \P1.P3.P1.InstQueue[13] [2]).
Adding EN signal on $auto$ff.cc:262:slice$8104 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$8000 [18], Q = \P1.P3.Address [18]).
Adding EN signal on $auto$ff.cc:262:slice$8103 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$8000 [17], Q = \P1.P3.Address [17]).
Adding EN signal on $auto$ff.cc:262:slice$8102 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$8000 [16], Q = \P1.P3.Address [16]).
Adding EN signal on $auto$ff.cc:262:slice$8101 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$8000 [15], Q = \P1.P3.Address [15]).
Adding EN signal on $auto$ff.cc:262:slice$8100 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$8000 [14], Q = \P1.P3.Address [14]).
Adding EN signal on $auto$ff.cc:262:slice$8099 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$8000 [13], Q = \P1.P3.Address [13]).
Adding EN signal on $auto$ff.cc:262:slice$8098 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$8000 [12], Q = \P1.P3.Address [12]).
Adding EN signal on $auto$ff.cc:262:slice$8097 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$8000 [11], Q = \P1.P3.Address [11]).
Adding EN signal on $auto$ff.cc:262:slice$8096 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$8000 [10], Q = \P1.P3.Address [10]).
Adding EN signal on $auto$ff.cc:262:slice$8095 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$8000 [9], Q = \P1.P3.Address [9]).
Adding EN signal on $auto$ff.cc:262:slice$8094 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$8000 [8], Q = \P1.P3.Address [8]).
Adding EN signal on $auto$ff.cc:262:slice$8093 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$8000 [7], Q = \P1.P3.Address [7]).
Adding EN signal on $auto$ff.cc:262:slice$8092 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$8000 [6], Q = \P1.P3.Address [6]).
Adding EN signal on $auto$ff.cc:262:slice$8091 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$8000 [5], Q = \P1.P3.Address [5]).
Adding EN signal on $auto$ff.cc:262:slice$8090 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$8000 [4], Q = \P1.P3.Address [4]).
Adding EN signal on $auto$ff.cc:262:slice$8089 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$8000 [3], Q = \P1.P3.Address [3]).
Adding EN signal on $auto$ff.cc:262:slice$8088 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$8000 [2], Q = \P1.P3.Address [2]).
Adding EN signal on $auto$ff.cc:262:slice$8087 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$8000 [1], Q = \P1.P3.Address [1]).
Adding EN signal on $auto$ff.cc:262:slice$8086 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$8000 [0], Q = \P1.P3.Address [0]).
Adding EN signal on $auto$ff.cc:262:slice$17811 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$14049 [3], Q = \P1.P3.P1.InstQueue[13] [3]).
Adding EN signal on $auto$ff.cc:262:slice$17812 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$14049 [4], Q = \P1.P3.P1.InstQueue[13] [4]).
Adding EN signal on $auto$ff.cc:262:slice$17813 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$14049 [5], Q = \P1.P3.P1.InstQueue[13] [5]).
Adding EN signal on $auto$ff.cc:262:slice$17814 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$14049 [6], Q = \P1.P3.P1.InstQueue[13] [6]).
Adding EN signal on $auto$ff.cc:262:slice$79038 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$81266 [31], Q = \P4.reg0 [31]).
Adding EN signal on $auto$ff.cc:262:slice$79037 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$81266 [30], Q = \P4.reg0 [30]).
Adding EN signal on $auto$ff.cc:262:slice$79036 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$81266 [29], Q = \P4.reg0 [29]).
Adding EN signal on $auto$ff.cc:262:slice$79035 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$81266 [28], Q = \P4.reg0 [28]).
Adding EN signal on $auto$ff.cc:262:slice$79034 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$81266 [27], Q = \P4.reg0 [27]).
Adding EN signal on $auto$ff.cc:262:slice$79033 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$81266 [26], Q = \P4.reg0 [26]).
Adding EN signal on $auto$ff.cc:262:slice$79032 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$81266 [25], Q = \P4.reg0 [25]).
Adding EN signal on $auto$ff.cc:262:slice$79031 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$81266 [24], Q = \P4.reg0 [24]).
Adding EN signal on $auto$ff.cc:262:slice$79030 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$81266 [23], Q = \P4.reg0 [23]).
Adding EN signal on $auto$ff.cc:262:slice$79029 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$81266 [22], Q = \P4.reg0 [22]).
Adding EN signal on $auto$ff.cc:262:slice$79028 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$81266 [21], Q = \P4.reg0 [21]).
Adding EN signal on $auto$ff.cc:262:slice$79027 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$81266 [20], Q = \P4.reg0 [20]).
Adding EN signal on $auto$ff.cc:262:slice$79017 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$81266 [10], Q = \P4.reg0 [10]).
Adding EN signal on $auto$ff.cc:262:slice$79016 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$81266 [9], Q = \P4.reg0 [9]).
Adding EN signal on $auto$ff.cc:262:slice$79015 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$81266 [8], Q = \P4.reg0 [8]).
Adding EN signal on $auto$ff.cc:262:slice$79014 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$81266 [7], Q = \P4.reg0 [7]).
Adding EN signal on $auto$ff.cc:262:slice$79013 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$81266 [6], Q = \P4.reg0 [6]).
Adding EN signal on $auto$ff.cc:262:slice$79012 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$81266 [5], Q = \P4.reg0 [5]).
Adding EN signal on $auto$ff.cc:262:slice$79011 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$81266 [4], Q = \P4.reg0 [4]).
Adding EN signal on $auto$ff.cc:262:slice$79010 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$81266 [3], Q = \P4.reg0 [3]).
Adding EN signal on $auto$ff.cc:262:slice$79009 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$81266 [2], Q = \P4.reg0 [2]).
Adding EN signal on $auto$ff.cc:262:slice$79008 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$81266 [1], Q = \P4.reg0 [1]).
Adding EN signal on $auto$ff.cc:262:slice$79007 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$81266 [0], Q = \P4.reg0 [0]).
Adding EN signal on $auto$ff.cc:262:slice$79006 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$80782 [31], Q = \P4.reg1 [31]).
Adding EN signal on $auto$ff.cc:262:slice$79005 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$80782 [30], Q = \P4.reg1 [30]).
Adding EN signal on $auto$ff.cc:262:slice$79004 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$80782 [29], Q = \P4.reg1 [29]).
Adding EN signal on $auto$ff.cc:262:slice$79003 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$80782 [28], Q = \P4.reg1 [28]).
Adding EN signal on $auto$ff.cc:262:slice$79002 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$80782 [27], Q = \P4.reg1 [27]).
Adding EN signal on $auto$ff.cc:262:slice$79001 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$80782 [26], Q = \P4.reg1 [26]).
Adding EN signal on $auto$ff.cc:262:slice$79000 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$80782 [25], Q = \P4.reg1 [25]).
Adding EN signal on $auto$ff.cc:262:slice$78999 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$80782 [24], Q = \P4.reg1 [24]).
Adding EN signal on $auto$ff.cc:262:slice$78998 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$80782 [23], Q = \P4.reg1 [23]).
Adding EN signal on $auto$ff.cc:262:slice$78997 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$80782 [22], Q = \P4.reg1 [22]).
Adding EN signal on $auto$ff.cc:262:slice$78996 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$80782 [21], Q = \P4.reg1 [21]).
Adding EN signal on $auto$ff.cc:262:slice$78995 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$80782 [20], Q = \P4.reg1 [20]).
Adding EN signal on $auto$ff.cc:262:slice$78994 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$80782 [19], Q = \P4.reg1 [19]).
Adding EN signal on $auto$ff.cc:262:slice$78993 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$80782 [18], Q = \P4.reg1 [18]).
Adding EN signal on $auto$ff.cc:262:slice$78992 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$80782 [17], Q = \P4.reg1 [17]).
Adding EN signal on $auto$ff.cc:262:slice$79026 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$81266 [19], Q = \P4.reg0 [19]).
Adding EN signal on $auto$ff.cc:262:slice$79025 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$81266 [18], Q = \P4.reg0 [18]).
Adding EN signal on $auto$ff.cc:262:slice$79024 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$81266 [17], Q = \P4.reg0 [17]).
Adding EN signal on $auto$ff.cc:262:slice$30039 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$26158 [6], Q = \P1.P2.P1.InstQueue[14] [6]).
Adding EN signal on $auto$ff.cc:262:slice$30099 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$27150 [2], Q = \P1.P2.P1.InstQueue[6] [2]).
Adding EN signal on $auto$ff.cc:262:slice$19517 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$19406 [25], Q = \P1.P2.Address [25]).
Adding EN signal on $auto$ff.cc:262:slice$19513 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$19406 [21], Q = \P1.P2.Address [21]).
Adding EN signal on $auto$ff.cc:262:slice$19509 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$19406 [17], Q = \P1.P2.Address [17]).
Adding EN signal on $auto$ff.cc:262:slice$19505 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$19406 [13], Q = \P1.P2.Address [13]).
Adding EN signal on $auto$ff.cc:262:slice$19501 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$19406 [9], Q = \P1.P2.Address [9]).
Adding EN signal on $auto$ff.cc:262:slice$19497 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$19406 [5], Q = \P1.P2.Address [5]).
Adding EN signal on $auto$ff.cc:262:slice$19493 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$19406 [1], Q = \P1.P2.Address [1]).
Adding EN signal on $auto$ff.cc:262:slice$18153 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13627, Q = \P1.P3.ReadRequest).
Adding EN signal on $auto$ff.cc:262:slice$18149 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13576 [28], Q = \P1.P3.rEIP [28]).
Adding EN signal on $auto$ff.cc:262:slice$18145 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13576 [24], Q = \P1.P3.rEIP [24]).
Adding EN signal on $auto$ff.cc:262:slice$18141 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13576 [20], Q = \P1.P3.rEIP [20]).
Adding EN signal on $auto$ff.cc:262:slice$18137 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13576 [16], Q = \P1.P3.rEIP [16]).
Adding EN signal on $auto$ff.cc:262:slice$18133 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13576 [12], Q = \P1.P3.rEIP [12]).
Adding EN signal on $auto$ff.cc:262:slice$18129 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13576 [8], Q = \P1.P3.rEIP [8]).
Adding EN signal on $auto$ff.cc:262:slice$18125 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13576 [4], Q = \P1.P3.rEIP [4]).
Adding EN signal on $auto$ff.cc:262:slice$18121 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13576 [0], Q = \P1.P3.rEIP [0]).
Adding EN signal on $auto$ff.cc:262:slice$18117 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$16783 [28], Q = \P1.P3.EBX [28]).
Adding EN signal on $auto$ff.cc:262:slice$18113 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$16783 [24], Q = \P1.P3.EBX [24]).
Adding EN signal on $auto$ff.cc:262:slice$18109 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$16783 [20], Q = \P1.P3.EBX [20]).
Adding EN signal on $auto$ff.cc:262:slice$18105 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$16783 [16], Q = \P1.P3.EBX [16]).
Adding EN signal on $auto$ff.cc:262:slice$18101 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$16783 [12], Q = \P1.P3.EBX [12]).
Adding EN signal on $auto$ff.cc:262:slice$18097 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$16783 [8], Q = \P1.P3.EBX [8]).
Adding EN signal on $auto$ff.cc:262:slice$18093 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$16783 [4], Q = \P1.P3.EBX [4]).
Adding EN signal on $auto$ff.cc:262:slice$18089 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$16783 [0], Q = \P1.P3.EBX [0]).
Adding EN signal on $auto$ff.cc:262:slice$18085 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$16299 [28], Q = \P1.P3.EAX [28]).
Adding EN signal on $auto$ff.cc:262:slice$18081 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$16299 [24], Q = \P1.P3.EAX [24]).
Adding EN signal on $auto$ff.cc:262:slice$18077 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$16299 [20], Q = \P1.P3.EAX [20]).
Adding EN signal on $auto$ff.cc:262:slice$18073 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$16299 [16], Q = \P1.P3.EAX [16]).
Adding EN signal on $auto$ff.cc:262:slice$19516 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$19406 [24], Q = \P1.P2.Address [24]).
Adding EN signal on $auto$ff.cc:262:slice$19512 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$19406 [20], Q = \P1.P2.Address [20]).
Adding EN signal on $auto$ff.cc:262:slice$19508 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$19406 [16], Q = \P1.P2.Address [16]).
Adding EN signal on $auto$ff.cc:262:slice$19504 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$19406 [12], Q = \P1.P2.Address [12]).
Adding EN signal on $auto$ff.cc:262:slice$19500 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$19406 [8], Q = \P1.P2.Address [8]).
Adding EN signal on $auto$ff.cc:262:slice$19496 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$19406 [4], Q = \P1.P2.Address [4]).
Adding EN signal on $auto$ff.cc:262:slice$19492 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$19406 [0], Q = \P1.P2.Address [0]).
Adding EN signal on $auto$ff.cc:262:slice$18152 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13576 [32], Q = \P1.P3.rEIP [31]).
Adding EN signal on $auto$ff.cc:262:slice$18148 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13576 [27], Q = \P1.P3.rEIP [27]).
Adding EN signal on $auto$ff.cc:262:slice$18144 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13576 [23], Q = \P1.P3.rEIP [23]).
Adding EN signal on $auto$ff.cc:262:slice$18140 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13576 [19], Q = \P1.P3.rEIP [19]).
Adding EN signal on $auto$ff.cc:262:slice$18136 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13576 [15], Q = \P1.P3.rEIP [15]).
Adding EN signal on $auto$ff.cc:262:slice$18132 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13576 [11], Q = \P1.P3.rEIP [11]).
Adding EN signal on $auto$ff.cc:262:slice$18128 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13576 [7], Q = \P1.P3.rEIP [7]).
Adding EN signal on $auto$ff.cc:262:slice$18124 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13576 [3], Q = \P1.P3.rEIP [3]).
Adding EN signal on $auto$ff.cc:262:slice$18120 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$16783 [31], Q = \P1.P3.EBX [31]).
Adding EN signal on $auto$ff.cc:262:slice$18116 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$16783 [27], Q = \P1.P3.EBX [27]).
Adding EN signal on $auto$ff.cc:262:slice$18112 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$16783 [23], Q = \P1.P3.EBX [23]).
Adding EN signal on $auto$ff.cc:262:slice$18108 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$16783 [19], Q = \P1.P3.EBX [19]).
Adding EN signal on $auto$ff.cc:262:slice$18104 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$16783 [15], Q = \P1.P3.EBX [15]).
Adding EN signal on $auto$ff.cc:262:slice$18100 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$16783 [11], Q = \P1.P3.EBX [11]).
Adding EN signal on $auto$ff.cc:262:slice$18096 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$16783 [7], Q = \P1.P3.EBX [7]).
Adding EN signal on $auto$ff.cc:262:slice$18092 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$16783 [3], Q = \P1.P3.EBX [3]).
Adding EN signal on $auto$ff.cc:262:slice$18088 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$16299 [31], Q = \P1.P3.EAX [31]).
Adding EN signal on $auto$ff.cc:262:slice$18084 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$16299 [27], Q = \P1.P3.EAX [27]).
Adding EN signal on $auto$ff.cc:262:slice$18080 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$16299 [23], Q = \P1.P3.EAX [23]).
Adding EN signal on $auto$ff.cc:262:slice$18076 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$16299 [19], Q = \P1.P3.EAX [19]).
Adding EN signal on $auto$ff.cc:262:slice$18070 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$16299 [13], Q = \P1.P3.EAX [13]).
Adding EN signal on $auto$ff.cc:262:slice$30038 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$26158 [5], Q = \P1.P2.P1.InstQueue[14] [5]).
Adding EN signal on $auto$ff.cc:262:slice$30098 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$27150 [1], Q = \P1.P2.P1.InstQueue[6] [1]).
Adding EN signal on $auto$ff.cc:262:slice$19515 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$19406 [23], Q = \P1.P2.Address [23]).
Adding EN signal on $auto$ff.cc:262:slice$19511 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$19406 [19], Q = \P1.P2.Address [19]).
Adding EN signal on $auto$ff.cc:262:slice$19507 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$19406 [15], Q = \P1.P2.Address [15]).
Adding EN signal on $auto$ff.cc:262:slice$19503 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$19406 [11], Q = \P1.P2.Address [11]).
Adding EN signal on $auto$ff.cc:262:slice$19499 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$19406 [7], Q = \P1.P2.Address [7]).
Adding EN signal on $auto$ff.cc:262:slice$19495 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$19406 [3], Q = \P1.P2.Address [3]).
Adding EN signal on $auto$ff.cc:262:slice$18155 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13665, Q = \P1.P3.RequestPending).
Adding EN signal on $auto$ff.cc:262:slice$18151 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13576 [30], Q = \P1.P3.rEIP [30]).
Adding EN signal on $auto$ff.cc:262:slice$18147 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13576 [26], Q = \P1.P3.rEIP [26]).
Adding EN signal on $auto$ff.cc:262:slice$18143 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13576 [22], Q = \P1.P3.rEIP [22]).
Adding EN signal on $auto$ff.cc:262:slice$18139 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13576 [18], Q = \P1.P3.rEIP [18]).
Adding EN signal on $auto$ff.cc:262:slice$18135 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13576 [14], Q = \P1.P3.rEIP [14]).
Adding EN signal on $auto$ff.cc:262:slice$18131 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13576 [10], Q = \P1.P3.rEIP [10]).
Adding EN signal on $auto$ff.cc:262:slice$18127 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13576 [6], Q = \P1.P3.rEIP [6]).
Adding EN signal on $auto$ff.cc:262:slice$18123 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13576 [2], Q = \P1.P3.rEIP [2]).
Adding EN signal on $auto$ff.cc:262:slice$18119 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$16783 [30], Q = \P1.P3.EBX [30]).
Adding EN signal on $auto$ff.cc:262:slice$18115 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$16783 [26], Q = \P1.P3.EBX [26]).
Adding EN signal on $auto$ff.cc:262:slice$18111 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$16783 [22], Q = \P1.P3.EBX [22]).
Adding EN signal on $auto$ff.cc:262:slice$18107 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$16783 [18], Q = \P1.P3.EBX [18]).
Adding EN signal on $auto$ff.cc:262:slice$18103 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$16783 [14], Q = \P1.P3.EBX [14]).
Adding EN signal on $auto$ff.cc:262:slice$18099 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$16783 [10], Q = \P1.P3.EBX [10]).
Adding EN signal on $auto$ff.cc:262:slice$18095 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$16783 [6], Q = \P1.P3.EBX [6]).
Adding EN signal on $auto$ff.cc:262:slice$18091 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$16783 [2], Q = \P1.P3.EBX [2]).
Adding EN signal on $auto$ff.cc:262:slice$18087 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$16299 [30], Q = \P1.P3.EAX [30]).
Adding EN signal on $auto$ff.cc:262:slice$18083 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$16299 [26], Q = \P1.P3.EAX [26]).
Adding EN signal on $auto$ff.cc:262:slice$18079 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$16299 [22], Q = \P1.P3.EAX [22]).
Adding EN signal on $auto$ff.cc:262:slice$18075 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$16299 [18], Q = \P1.P3.EAX [18]).
Adding EN signal on $auto$ff.cc:262:slice$18069 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$16299 [12], Q = \P1.P3.EAX [12]).
Adding EN signal on $auto$ff.cc:262:slice$18043 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$17029 [6], Q = \P1.P3.P1.uWord [6]).
Adding EN signal on $auto$ff.cc:262:slice$18040 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$17029 [3], Q = \P1.P3.P1.uWord [3]).
Adding EN signal on $auto$ff.cc:262:slice$18037 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$17029 [0], Q = \P1.P3.P1.uWord [0]).
Adding EN signal on $auto$ff.cc:262:slice$18034 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$17272 [13], Q = \P1.P3.P1.lWord [13]).
Adding EN signal on $auto$ff.cc:262:slice$18031 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$17272 [10], Q = \P1.P3.P1.lWord [10]).
Adding EN signal on $auto$ff.cc:262:slice$18028 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$17272 [7], Q = \P1.P3.P1.lWord [7]).
Adding EN signal on $auto$ff.cc:262:slice$18025 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$17272 [4], Q = \P1.P3.P1.lWord [4]).
Adding EN signal on $auto$ff.cc:262:slice$18022 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$17272 [1], Q = \P1.P3.P1.lWord [1]).
Adding EN signal on $auto$ff.cc:262:slice$18019 ($_DFF_PP0_) from module b18 (D = $auto$rtlil.cc:2459:Mux$3541, Q = \P1.P3.P1.More).
Adding EN signal on $auto$ff.cc:262:slice$18016 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$12530 [29], Q = \P1.P3.P1.PhyAddrPointer [29]).
Adding EN signal on $auto$ff.cc:262:slice$18013 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$12530 [26], Q = \P1.P3.P1.PhyAddrPointer [26]).
Adding EN signal on $auto$ff.cc:262:slice$18010 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$12530 [23], Q = \P1.P3.P1.PhyAddrPointer [23]).
Adding EN signal on $auto$ff.cc:262:slice$18007 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$12530 [20], Q = \P1.P3.P1.PhyAddrPointer [20]).
Adding EN signal on $auto$ff.cc:262:slice$18004 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$12530 [17], Q = \P1.P3.P1.PhyAddrPointer [17]).
Adding EN signal on $auto$ff.cc:262:slice$18001 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$12530 [14], Q = \P1.P3.P1.PhyAddrPointer [14]).
Adding EN signal on $auto$ff.cc:262:slice$17998 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$12530 [11], Q = \P1.P3.P1.PhyAddrPointer [11]).
Adding EN signal on $auto$ff.cc:262:slice$17847 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$14545 [7], Q = \P1.P3.P1.InstQueue[9] [7]).
Adding EN signal on $auto$ff.cc:262:slice$17840 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$14545 [0], Q = \P1.P3.P1.InstQueue[9] [0]).
Adding EN signal on $auto$ff.cc:262:slice$17844 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$14545 [4], Q = \P1.P3.P1.InstQueue[9] [4]).
Adding EN signal on $auto$ff.cc:262:slice$17842 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$14545 [2], Q = \P1.P3.P1.InstQueue[9] [2]).
Adding EN signal on $auto$ff.cc:262:slice$18042 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$17029 [5], Q = \P1.P3.P1.uWord [5]).
Adding EN signal on $auto$ff.cc:262:slice$18039 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$17029 [2], Q = \P1.P3.P1.uWord [2]).
Adding EN signal on $auto$ff.cc:262:slice$18036 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$17272 [15], Q = \P1.P3.P1.lWord [15]).
Adding EN signal on $auto$ff.cc:262:slice$18033 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$17272 [12], Q = \P1.P3.P1.lWord [12]).
Adding EN signal on $auto$ff.cc:262:slice$18030 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$17272 [9], Q = \P1.P3.P1.lWord [9]).
Adding EN signal on $auto$ff.cc:262:slice$18027 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$17272 [6], Q = \P1.P3.P1.lWord [6]).
Adding EN signal on $auto$ff.cc:262:slice$18024 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$17272 [3], Q = \P1.P3.P1.lWord [3]).
Adding EN signal on $auto$ff.cc:262:slice$18021 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$17272 [0], Q = \P1.P3.P1.lWord [0]).
Adding EN signal on $auto$ff.cc:262:slice$18018 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$12530 [31], Q = \P1.P3.P1.PhyAddrPointer [31]).
Adding EN signal on $auto$ff.cc:262:slice$18015 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$12530 [28], Q = \P1.P3.P1.PhyAddrPointer [28]).
Adding EN signal on $auto$ff.cc:262:slice$18012 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$12530 [25], Q = \P1.P3.P1.PhyAddrPointer [25]).
Adding EN signal on $auto$ff.cc:262:slice$18009 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$12530 [22], Q = \P1.P3.P1.PhyAddrPointer [22]).
Adding EN signal on $auto$ff.cc:262:slice$18006 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$12530 [19], Q = \P1.P3.P1.PhyAddrPointer [19]).
Adding EN signal on $auto$ff.cc:262:slice$18003 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$12530 [16], Q = \P1.P3.P1.PhyAddrPointer [16]).
Adding EN signal on $auto$ff.cc:262:slice$18000 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$12530 [13], Q = \P1.P3.P1.PhyAddrPointer [13]).
Adding EN signal on $auto$ff.cc:262:slice$17997 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$12530 [10], Q = \P1.P3.P1.PhyAddrPointer [10]).
Adding EN signal on $auto$ff.cc:262:slice$17846 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$14545 [6], Q = \P1.P3.P1.InstQueue[9] [6]).
Adding EN signal on $auto$ff.cc:262:slice$17837 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$14421 [5], Q = \P1.P3.P1.InstQueue[10] [5]).
Adding EN signal on $auto$ff.cc:262:slice$17843 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$14545 [3], Q = \P1.P3.P1.InstQueue[9] [3]).
Adding EN signal on $auto$ff.cc:262:slice$17841 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$14545 [1], Q = \P1.P3.P1.InstQueue[9] [1]).
Adding EN signal on $auto$ff.cc:262:slice$17982 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13014 [27], Q = \P1.P3.P1.InstAddrPointer [27]).
Adding EN signal on $auto$ff.cc:262:slice$30102 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$27150 [5], Q = \P1.P2.P1.InstQueue[6] [5]).
Adding EN signal on $auto$ff.cc:262:slice$30100 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$27150 [3], Q = \P1.P2.P1.InstQueue[6] [3]).
Adding EN signal on $auto$ff.cc:262:slice$30096 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$27026 [7], Q = \P1.P2.P1.InstQueue[7] [7]).
Adding EN signal on $auto$ff.cc:262:slice$30094 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$27026 [5], Q = \P1.P2.P1.InstQueue[7] [5]).
Adding EN signal on $auto$ff.cc:262:slice$30092 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$27026 [3], Q = \P1.P2.P1.InstQueue[7] [3]).
Adding EN signal on $auto$ff.cc:262:slice$30090 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$27026 [1], Q = \P1.P2.P1.InstQueue[7] [1]).
Adding EN signal on $auto$ff.cc:262:slice$30088 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$26902 [7], Q = \P1.P2.P1.InstQueue[8] [7]).
Adding EN signal on $auto$ff.cc:262:slice$30086 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$26902 [5], Q = \P1.P2.P1.InstQueue[8] [5]).
Adding EN signal on $auto$ff.cc:262:slice$30084 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$26902 [3], Q = \P1.P2.P1.InstQueue[8] [3]).
Adding EN signal on $auto$ff.cc:262:slice$30082 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$26902 [1], Q = \P1.P2.P1.InstQueue[8] [1]).
Adding EN signal on $auto$ff.cc:262:slice$30080 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$26778 [7], Q = \P1.P2.P1.InstQueue[9] [7]).
Adding EN signal on $auto$ff.cc:262:slice$30078 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$26778 [5], Q = \P1.P2.P1.InstQueue[9] [5]).
Adding EN signal on $auto$ff.cc:262:slice$30076 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$26778 [3], Q = \P1.P2.P1.InstQueue[9] [3]).
Adding EN signal on $auto$ff.cc:262:slice$30074 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$26778 [1], Q = \P1.P2.P1.InstQueue[9] [1]).
Adding EN signal on $auto$ff.cc:262:slice$30072 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$26654 [7], Q = \P1.P2.P1.InstQueue[10] [7]).
Adding EN signal on $auto$ff.cc:262:slice$30070 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$26654 [5], Q = \P1.P2.P1.InstQueue[10] [5]).
Adding EN signal on $auto$ff.cc:262:slice$30068 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$26654 [3], Q = \P1.P2.P1.InstQueue[10] [3]).
Adding EN signal on $auto$ff.cc:262:slice$30066 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$26654 [1], Q = \P1.P2.P1.InstQueue[10] [1]).
Adding EN signal on $auto$ff.cc:262:slice$30064 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$26530 [7], Q = \P1.P2.P1.InstQueue[11] [7]).
Adding EN signal on $auto$ff.cc:262:slice$30062 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$26530 [5], Q = \P1.P2.P1.InstQueue[11] [5]).
Adding EN signal on $auto$ff.cc:262:slice$30060 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$26530 [3], Q = \P1.P2.P1.InstQueue[11] [3]).
Adding EN signal on $auto$ff.cc:262:slice$30058 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$26530 [1], Q = \P1.P2.P1.InstQueue[11] [1]).
Adding EN signal on $auto$ff.cc:262:slice$30056 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$26406 [7], Q = \P1.P2.P1.InstQueue[12] [7]).
Adding EN signal on $auto$ff.cc:262:slice$30054 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$26406 [5], Q = \P1.P2.P1.InstQueue[12] [5]).
Adding EN signal on $auto$ff.cc:262:slice$30052 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$26406 [3], Q = \P1.P2.P1.InstQueue[12] [3]).
Adding EN signal on $auto$ff.cc:262:slice$30050 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$26406 [1], Q = \P1.P2.P1.InstQueue[12] [1]).
Adding EN signal on $auto$ff.cc:262:slice$30048 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$26282 [7], Q = \P1.P2.P1.InstQueue[13] [7]).
Adding EN signal on $auto$ff.cc:262:slice$30046 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$26282 [5], Q = \P1.P2.P1.InstQueue[13] [5]).
Adding EN signal on $auto$ff.cc:262:slice$30044 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$26282 [3], Q = \P1.P2.P1.InstQueue[13] [3]).
Adding EN signal on $auto$ff.cc:262:slice$30042 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$26282 [1], Q = \P1.P2.P1.InstQueue[13] [1]).
Adding EN signal on $auto$ff.cc:262:slice$30040 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$26158 [7], Q = \P1.P2.P1.InstQueue[14] [7]).
Adding EN signal on $auto$ff.cc:262:slice$17990 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$12530 [3], Q = \P1.P3.P1.PhyAddrPointer [3]).
Adding EN signal on $auto$ff.cc:262:slice$17987 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$12530 [0], Q = \P1.P3.P1.PhyAddrPointer [0]).
Adding EN signal on $auto$ff.cc:262:slice$78605 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$19190 [1], Q = \P1.P2.DataWidth [1]).
Adding EN signal on $auto$ff.cc:262:slice$78604 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$19190 [0], Q = \P1.P2.DataWidth [0]).
Handling never-active EN on $auto$ff.cc:262:slice$75377 ($_DFFE_PP0P_) from module b18 (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$75376 ($_DFFE_PP0P_) from module b18 (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$75375 ($_DFFE_PP0P_) from module b18 (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$75374 ($_DFFE_PP0P_) from module b18 (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$75373 ($_DFFE_PP0P_) from module b18 (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$75372 ($_DFFE_PP0P_) from module b18 (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$75371 ($_DFFE_PP0P_) from module b18 (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$75370 ($_DFFE_PP0P_) from module b18 (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$75369 ($_DFFE_PP0P_) from module b18 (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$75368 ($_DFFE_PP0P_) from module b18 (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$75367 ($_DFFE_PP0P_) from module b18 (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$75366 ($_DFFE_PP0P_) from module b18 (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$75365 ($_DFFE_PP0P_) from module b18 (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$75364 ($_DFFE_PP0P_) from module b18 (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$75363 ($_DFFE_PP0P_) from module b18 (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$75362 ($_DFFE_PP0P_) from module b18 (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$75361 ($_DFFE_PP0P_) from module b18 (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$75360 ($_DFFE_PP0P_) from module b18 (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$75359 ($_DFFE_PP0P_) from module b18 (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$75358 ($_DFFE_PP0P_) from module b18 (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$75357 ($_DFFE_PP0P_) from module b18 (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$75356 ($_DFFE_PP0P_) from module b18 (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$75355 ($_DFFE_PP0P_) from module b18 (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$75354 ($_DFFE_PP0P_) from module b18 (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$75353 ($_DFFE_PP0P_) from module b18 (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$75352 ($_DFFE_PP0P_) from module b18 (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$75351 ($_DFFE_PP0P_) from module b18 (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$75350 ($_DFFE_PP0P_) from module b18 (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$75349 ($_DFFE_PP0P_) from module b18 (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$75348 ($_DFFE_PP0P_) from module b18 (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$75347 ($_DFFE_PP0P_) from module b18 (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$75346 ($_DFFE_PP0P_) from module b18 (removing D path).
Adding EN signal on $auto$ff.cc:262:slice$74416 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69926, Q = \P2.P1.RequestPending).
Adding EN signal on $auto$ff.cc:262:slice$74415 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69907, Q = \P2.P1.MemoryFetch).
Adding EN signal on $auto$ff.cc:262:slice$74414 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69888, Q = \P2.P1.ReadRequest).
Adding EN signal on $auto$ff.cc:262:slice$74413 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69837 [32], Q = \P2.P1.rEIP [31]).
Adding EN signal on $auto$ff.cc:262:slice$74412 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69837 [30], Q = \P2.P1.rEIP [30]).
Adding EN signal on $auto$ff.cc:262:slice$74411 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69837 [29], Q = \P2.P1.rEIP [29]).
Adding EN signal on $auto$ff.cc:262:slice$74410 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69837 [28], Q = \P2.P1.rEIP [28]).
Adding EN signal on $auto$ff.cc:262:slice$74409 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69837 [27], Q = \P2.P1.rEIP [27]).
Adding EN signal on $auto$ff.cc:262:slice$74408 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69837 [26], Q = \P2.P1.rEIP [26]).
Adding EN signal on $auto$ff.cc:262:slice$74407 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69837 [25], Q = \P2.P1.rEIP [25]).
Adding EN signal on $auto$ff.cc:262:slice$74406 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69837 [24], Q = \P2.P1.rEIP [24]).
Adding EN signal on $auto$ff.cc:262:slice$74405 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69837 [23], Q = \P2.P1.rEIP [23]).
Adding EN signal on $auto$ff.cc:262:slice$74404 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69837 [22], Q = \P2.P1.rEIP [22]).
Adding EN signal on $auto$ff.cc:262:slice$74403 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69837 [21], Q = \P2.P1.rEIP [21]).
Adding EN signal on $auto$ff.cc:262:slice$74402 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69837 [20], Q = \P2.P1.rEIP [20]).
Adding EN signal on $auto$ff.cc:262:slice$74401 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69837 [19], Q = \P2.P1.rEIP [19]).
Adding EN signal on $auto$ff.cc:262:slice$74400 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69837 [18], Q = \P2.P1.rEIP [18]).
Adding EN signal on $auto$ff.cc:262:slice$74399 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69837 [17], Q = \P2.P1.rEIP [17]).
Adding EN signal on $auto$ff.cc:262:slice$74398 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69837 [16], Q = \P2.P1.rEIP [16]).
Adding EN signal on $auto$ff.cc:262:slice$74397 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69837 [15], Q = \P2.P1.rEIP [15]).
Adding EN signal on $auto$ff.cc:262:slice$74396 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69837 [14], Q = \P2.P1.rEIP [14]).
Adding EN signal on $auto$ff.cc:262:slice$74395 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69837 [13], Q = \P2.P1.rEIP [13]).
Adding EN signal on $auto$ff.cc:262:slice$74394 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69837 [12], Q = \P2.P1.rEIP [12]).
Adding EN signal on $auto$ff.cc:262:slice$74393 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69837 [11], Q = \P2.P1.rEIP [11]).
Adding EN signal on $auto$ff.cc:262:slice$74392 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69837 [10], Q = \P2.P1.rEIP [10]).
Adding EN signal on $auto$ff.cc:262:slice$74391 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69837 [9], Q = \P2.P1.rEIP [9]).
Adding EN signal on $auto$ff.cc:262:slice$74390 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69837 [8], Q = \P2.P1.rEIP [8]).
Adding EN signal on $auto$ff.cc:262:slice$74389 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69837 [7], Q = \P2.P1.rEIP [7]).
Adding EN signal on $auto$ff.cc:262:slice$74388 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69837 [6], Q = \P2.P1.rEIP [6]).
Adding EN signal on $auto$ff.cc:262:slice$74387 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69837 [5], Q = \P2.P1.rEIP [5]).
Adding EN signal on $auto$ff.cc:262:slice$74386 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69837 [4], Q = \P2.P1.rEIP [4]).
Adding EN signal on $auto$ff.cc:262:slice$74385 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69837 [3], Q = \P2.P1.rEIP [3]).
Adding EN signal on $auto$ff.cc:262:slice$74384 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69837 [2], Q = \P2.P1.rEIP [2]).
Adding EN signal on $auto$ff.cc:262:slice$74383 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69837 [1], Q = \P2.P1.rEIP [1]).
Adding EN signal on $auto$ff.cc:262:slice$74382 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69837 [0], Q = \P2.P1.rEIP [0]).
Adding EN signal on $auto$ff.cc:262:slice$74381 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$73044 [31], Q = \P2.P1.EBX [31]).
Adding EN signal on $auto$ff.cc:262:slice$74380 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$73044 [30], Q = \P2.P1.EBX [30]).
Adding EN signal on $auto$ff.cc:262:slice$74379 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$73044 [29], Q = \P2.P1.EBX [29]).
Adding EN signal on $auto$ff.cc:262:slice$74378 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$73044 [28], Q = \P2.P1.EBX [28]).
Adding EN signal on $auto$ff.cc:262:slice$74377 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$73044 [27], Q = \P2.P1.EBX [27]).
Adding EN signal on $auto$ff.cc:262:slice$74376 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$73044 [26], Q = \P2.P1.EBX [26]).
Adding EN signal on $auto$ff.cc:262:slice$74375 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$73044 [25], Q = \P2.P1.EBX [25]).
Adding EN signal on $auto$ff.cc:262:slice$74374 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$73044 [24], Q = \P2.P1.EBX [24]).
Adding EN signal on $auto$ff.cc:262:slice$74373 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$73044 [23], Q = \P2.P1.EBX [23]).
Adding EN signal on $auto$ff.cc:262:slice$74372 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$73044 [22], Q = \P2.P1.EBX [22]).
Adding EN signal on $auto$ff.cc:262:slice$74371 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$73044 [21], Q = \P2.P1.EBX [21]).
Adding EN signal on $auto$ff.cc:262:slice$74370 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$73044 [20], Q = \P2.P1.EBX [20]).
Adding EN signal on $auto$ff.cc:262:slice$74369 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$73044 [19], Q = \P2.P1.EBX [19]).
Adding EN signal on $auto$ff.cc:262:slice$74368 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$73044 [18], Q = \P2.P1.EBX [18]).
Adding EN signal on $auto$ff.cc:262:slice$74367 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$73044 [17], Q = \P2.P1.EBX [17]).
Adding EN signal on $auto$ff.cc:262:slice$74366 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$73044 [16], Q = \P2.P1.EBX [16]).
Adding EN signal on $auto$ff.cc:262:slice$74365 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$73044 [15], Q = \P2.P1.EBX [15]).
Adding EN signal on $auto$ff.cc:262:slice$74364 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$73044 [14], Q = \P2.P1.EBX [14]).
Adding EN signal on $auto$ff.cc:262:slice$74363 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$73044 [13], Q = \P2.P1.EBX [13]).
Adding EN signal on $auto$ff.cc:262:slice$74362 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$73044 [12], Q = \P2.P1.EBX [12]).
Adding EN signal on $auto$ff.cc:262:slice$74361 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$73044 [11], Q = \P2.P1.EBX [11]).
Adding EN signal on $auto$ff.cc:262:slice$74360 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$73044 [10], Q = \P2.P1.EBX [10]).
Adding EN signal on $auto$ff.cc:262:slice$74359 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$73044 [9], Q = \P2.P1.EBX [9]).
Adding EN signal on $auto$ff.cc:262:slice$74358 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$73044 [8], Q = \P2.P1.EBX [8]).
Adding EN signal on $auto$ff.cc:262:slice$74357 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$73044 [7], Q = \P2.P1.EBX [7]).
Adding EN signal on $auto$ff.cc:262:slice$74356 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$73044 [6], Q = \P2.P1.EBX [6]).
Adding EN signal on $auto$ff.cc:262:slice$74355 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$73044 [5], Q = \P2.P1.EBX [5]).
Adding EN signal on $auto$ff.cc:262:slice$74354 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$73044 [4], Q = \P2.P1.EBX [4]).
Adding EN signal on $auto$ff.cc:262:slice$74353 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$73044 [3], Q = \P2.P1.EBX [3]).
Adding EN signal on $auto$ff.cc:262:slice$74352 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$73044 [2], Q = \P2.P1.EBX [2]).
Adding EN signal on $auto$ff.cc:262:slice$74351 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$73044 [1], Q = \P2.P1.EBX [1]).
Adding EN signal on $auto$ff.cc:262:slice$74350 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$73044 [0], Q = \P2.P1.EBX [0]).
Adding EN signal on $auto$ff.cc:262:slice$74349 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$72560 [31], Q = \P2.P1.EAX [31]).
Adding EN signal on $auto$ff.cc:262:slice$74348 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$72560 [30], Q = \P2.P1.EAX [30]).
Adding EN signal on $auto$ff.cc:262:slice$74347 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$72560 [29], Q = \P2.P1.EAX [29]).
Adding EN signal on $auto$ff.cc:262:slice$74346 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$72560 [28], Q = \P2.P1.EAX [28]).
Adding EN signal on $auto$ff.cc:262:slice$74345 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$72560 [27], Q = \P2.P1.EAX [27]).
Adding EN signal on $auto$ff.cc:262:slice$74344 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$72560 [26], Q = \P2.P1.EAX [26]).
Adding EN signal on $auto$ff.cc:262:slice$74343 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$72560 [25], Q = \P2.P1.EAX [25]).
Adding EN signal on $auto$ff.cc:262:slice$74342 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$72560 [24], Q = \P2.P1.EAX [24]).
Adding EN signal on $auto$ff.cc:262:slice$74341 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$72560 [23], Q = \P2.P1.EAX [23]).
Adding EN signal on $auto$ff.cc:262:slice$74340 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$72560 [22], Q = \P2.P1.EAX [22]).
Adding EN signal on $auto$ff.cc:262:slice$74339 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$72560 [21], Q = \P2.P1.EAX [21]).
Adding EN signal on $auto$ff.cc:262:slice$74338 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$72560 [20], Q = \P2.P1.EAX [20]).
Adding EN signal on $auto$ff.cc:262:slice$74337 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$72560 [19], Q = \P2.P1.EAX [19]).
Adding EN signal on $auto$ff.cc:262:slice$74336 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$72560 [18], Q = \P2.P1.EAX [18]).
Adding EN signal on $auto$ff.cc:262:slice$74335 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$72560 [17], Q = \P2.P1.EAX [17]).
Adding EN signal on $auto$ff.cc:262:slice$74334 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$72560 [16], Q = \P2.P1.EAX [16]).
Adding EN signal on $auto$ff.cc:262:slice$74333 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$72560 [15], Q = \P2.P1.EAX [15]).
Adding EN signal on $auto$ff.cc:262:slice$74332 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$72560 [14], Q = \P2.P1.EAX [14]).
Adding EN signal on $auto$ff.cc:262:slice$74331 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$72560 [13], Q = \P2.P1.EAX [13]).
Adding EN signal on $auto$ff.cc:262:slice$74330 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$72560 [12], Q = \P2.P1.EAX [12]).
Adding EN signal on $auto$ff.cc:262:slice$74329 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$72560 [11], Q = \P2.P1.EAX [11]).
Adding EN signal on $auto$ff.cc:262:slice$74328 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$72560 [10], Q = \P2.P1.EAX [10]).
Adding EN signal on $auto$ff.cc:262:slice$74327 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$72560 [9], Q = \P2.P1.EAX [9]).
Adding EN signal on $auto$ff.cc:262:slice$74326 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$72560 [8], Q = \P2.P1.EAX [8]).
Adding EN signal on $auto$ff.cc:262:slice$74325 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$72560 [7], Q = \P2.P1.EAX [7]).
Adding EN signal on $auto$ff.cc:262:slice$74324 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$72560 [6], Q = \P2.P1.EAX [6]).
Adding EN signal on $auto$ff.cc:262:slice$74323 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$72560 [5], Q = \P2.P1.EAX [5]).
Adding EN signal on $auto$ff.cc:262:slice$74322 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$72560 [4], Q = \P2.P1.EAX [4]).
Adding EN signal on $auto$ff.cc:262:slice$74321 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$72560 [3], Q = \P2.P1.EAX [3]).
Adding EN signal on $auto$ff.cc:262:slice$74320 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$72560 [2], Q = \P2.P1.EAX [2]).
Adding EN signal on $auto$ff.cc:262:slice$74319 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$72560 [1], Q = \P2.P1.EAX [1]).
Adding EN signal on $auto$ff.cc:262:slice$74318 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$72560 [0], Q = \P2.P1.EAX [0]).
Adding EN signal on $auto$ff.cc:262:slice$74317 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$72004 [3], Q = \P2.P1.P1.InstQueueWr_Addr [3]).
Adding EN signal on $auto$ff.cc:262:slice$74316 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$72004 [2], Q = \P2.P1.P1.InstQueueWr_Addr [2]).
Adding EN signal on $auto$ff.cc:262:slice$74315 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$72004 [1], Q = \P2.P1.P1.InstQueueWr_Addr [1]).
Adding EN signal on $auto$ff.cc:262:slice$74314 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$72004 [0], Q = \P2.P1.P1.InstQueueWr_Addr [0]).
Adding EN signal on $auto$ff.cc:262:slice$74313 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69945, Q = \P2.P1.CodeFetch).
Adding EN signal on $auto$ff.cc:262:slice$74312 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$73290 [14], Q = \P2.P1.P1.uWord [14]).
Adding EN signal on $auto$ff.cc:262:slice$74311 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$73290 [13], Q = \P2.P1.P1.uWord [13]).
Adding EN signal on $auto$ff.cc:262:slice$74310 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$73290 [12], Q = \P2.P1.P1.uWord [12]).
Adding EN signal on $auto$ff.cc:262:slice$74309 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$73290 [11], Q = \P2.P1.P1.uWord [11]).
Adding EN signal on $auto$ff.cc:262:slice$74308 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$73290 [10], Q = \P2.P1.P1.uWord [10]).
Adding EN signal on $auto$ff.cc:262:slice$74307 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$73290 [9], Q = \P2.P1.P1.uWord [9]).
Adding EN signal on $auto$ff.cc:262:slice$74306 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$73290 [8], Q = \P2.P1.P1.uWord [8]).
Adding EN signal on $auto$ff.cc:262:slice$74305 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$73290 [7], Q = \P2.P1.P1.uWord [7]).
Adding EN signal on $auto$ff.cc:262:slice$74304 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$73290 [6], Q = \P2.P1.P1.uWord [6]).
Adding EN signal on $auto$ff.cc:262:slice$74303 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$73290 [5], Q = \P2.P1.P1.uWord [5]).
Adding EN signal on $auto$ff.cc:262:slice$74302 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$73290 [4], Q = \P2.P1.P1.uWord [4]).
Adding EN signal on $auto$ff.cc:262:slice$74301 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$73290 [3], Q = \P2.P1.P1.uWord [3]).
Adding EN signal on $auto$ff.cc:262:slice$74300 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$73290 [2], Q = \P2.P1.P1.uWord [2]).
Adding EN signal on $auto$ff.cc:262:slice$74299 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$73290 [1], Q = \P2.P1.P1.uWord [1]).
Adding EN signal on $auto$ff.cc:262:slice$74298 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$73290 [0], Q = \P2.P1.P1.uWord [0]).
Adding EN signal on $auto$ff.cc:262:slice$74297 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$73533 [15], Q = \P2.P1.P1.lWord [15]).
Adding EN signal on $auto$ff.cc:262:slice$74296 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$73533 [14], Q = \P2.P1.P1.lWord [14]).
Adding EN signal on $auto$ff.cc:262:slice$74295 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$73533 [13], Q = \P2.P1.P1.lWord [13]).
Adding EN signal on $auto$ff.cc:262:slice$74294 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$73533 [12], Q = \P2.P1.P1.lWord [12]).
Adding EN signal on $auto$ff.cc:262:slice$74293 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$73533 [11], Q = \P2.P1.P1.lWord [11]).
Adding EN signal on $auto$ff.cc:262:slice$74292 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$73533 [10], Q = \P2.P1.P1.lWord [10]).
Adding EN signal on $auto$ff.cc:262:slice$74291 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$73533 [9], Q = \P2.P1.P1.lWord [9]).
Adding EN signal on $auto$ff.cc:262:slice$74290 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$73533 [8], Q = \P2.P1.P1.lWord [8]).
Adding EN signal on $auto$ff.cc:262:slice$74289 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$73533 [7], Q = \P2.P1.P1.lWord [7]).
Adding EN signal on $auto$ff.cc:262:slice$74288 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$73533 [6], Q = \P2.P1.P1.lWord [6]).
Adding EN signal on $auto$ff.cc:262:slice$74287 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$73533 [5], Q = \P2.P1.P1.lWord [5]).
Adding EN signal on $auto$ff.cc:262:slice$74286 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$73533 [4], Q = \P2.P1.P1.lWord [4]).
Adding EN signal on $auto$ff.cc:262:slice$74285 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$73533 [3], Q = \P2.P1.P1.lWord [3]).
Adding EN signal on $auto$ff.cc:262:slice$74284 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$73533 [2], Q = \P2.P1.P1.lWord [2]).
Adding EN signal on $auto$ff.cc:262:slice$74283 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$73533 [1], Q = \P2.P1.P1.lWord [1]).
Adding EN signal on $auto$ff.cc:262:slice$74282 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$73533 [0], Q = \P2.P1.P1.lWord [0]).
Adding EN signal on $auto$ff.cc:262:slice$74281 ($_DFF_PP0_) from module b18 (D = $auto$rtlil.cc:2459:Mux$3761, Q = \P2.P1.P1.Flush).
Adding EN signal on $auto$ff.cc:262:slice$74280 ($_DFF_PP0_) from module b18 (D = $auto$rtlil.cc:2459:Mux$3775, Q = \P2.P1.P1.More).
Adding EN signal on $auto$ff.cc:262:slice$74279 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$68791 [31], Q = \P2.P1.P1.PhyAddrPointer [31]).
Adding EN signal on $auto$ff.cc:262:slice$74278 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$68791 [30], Q = \P2.P1.P1.PhyAddrPointer [30]).
Adding EN signal on $auto$ff.cc:262:slice$74277 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$68791 [29], Q = \P2.P1.P1.PhyAddrPointer [29]).
Adding EN signal on $auto$ff.cc:262:slice$74276 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$68791 [28], Q = \P2.P1.P1.PhyAddrPointer [28]).
Adding EN signal on $auto$ff.cc:262:slice$74275 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$68791 [27], Q = \P2.P1.P1.PhyAddrPointer [27]).
Adding EN signal on $auto$ff.cc:262:slice$74274 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$68791 [26], Q = \P2.P1.P1.PhyAddrPointer [26]).
Adding EN signal on $auto$ff.cc:262:slice$74273 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$68791 [25], Q = \P2.P1.P1.PhyAddrPointer [25]).
Adding EN signal on $auto$ff.cc:262:slice$74272 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$68791 [24], Q = \P2.P1.P1.PhyAddrPointer [24]).
Adding EN signal on $auto$ff.cc:262:slice$74271 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$68791 [23], Q = \P2.P1.P1.PhyAddrPointer [23]).
Adding EN signal on $auto$ff.cc:262:slice$74270 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$68791 [22], Q = \P2.P1.P1.PhyAddrPointer [22]).
Adding EN signal on $auto$ff.cc:262:slice$74269 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$68791 [21], Q = \P2.P1.P1.PhyAddrPointer [21]).
Adding EN signal on $auto$ff.cc:262:slice$74268 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$68791 [20], Q = \P2.P1.P1.PhyAddrPointer [20]).
Adding EN signal on $auto$ff.cc:262:slice$74267 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$68791 [19], Q = \P2.P1.P1.PhyAddrPointer [19]).
Adding EN signal on $auto$ff.cc:262:slice$74266 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$68791 [18], Q = \P2.P1.P1.PhyAddrPointer [18]).
Adding EN signal on $auto$ff.cc:262:slice$74265 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$68791 [17], Q = \P2.P1.P1.PhyAddrPointer [17]).
Adding EN signal on $auto$ff.cc:262:slice$74264 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$68791 [16], Q = \P2.P1.P1.PhyAddrPointer [16]).
Adding EN signal on $auto$ff.cc:262:slice$74263 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$68791 [15], Q = \P2.P1.P1.PhyAddrPointer [15]).
Adding EN signal on $auto$ff.cc:262:slice$74262 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$68791 [14], Q = \P2.P1.P1.PhyAddrPointer [14]).
Adding EN signal on $auto$ff.cc:262:slice$74261 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$68791 [13], Q = \P2.P1.P1.PhyAddrPointer [13]).
Adding EN signal on $auto$ff.cc:262:slice$74260 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$68791 [12], Q = \P2.P1.P1.PhyAddrPointer [12]).
Adding EN signal on $auto$ff.cc:262:slice$74259 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$68791 [11], Q = \P2.P1.P1.PhyAddrPointer [11]).
Adding EN signal on $auto$ff.cc:262:slice$74258 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$68791 [10], Q = \P2.P1.P1.PhyAddrPointer [10]).
Adding EN signal on $auto$ff.cc:262:slice$74257 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$68791 [9], Q = \P2.P1.P1.PhyAddrPointer [9]).
Adding EN signal on $auto$ff.cc:262:slice$74256 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$68791 [8], Q = \P2.P1.P1.PhyAddrPointer [8]).
Adding EN signal on $auto$ff.cc:262:slice$74255 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$68791 [7], Q = \P2.P1.P1.PhyAddrPointer [7]).
Adding EN signal on $auto$ff.cc:262:slice$74254 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$68791 [6], Q = \P2.P1.P1.PhyAddrPointer [6]).
Adding EN signal on $auto$ff.cc:262:slice$74253 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$68791 [5], Q = \P2.P1.P1.PhyAddrPointer [5]).
Adding EN signal on $auto$ff.cc:262:slice$74252 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$68791 [4], Q = \P2.P1.P1.PhyAddrPointer [4]).
Adding EN signal on $auto$ff.cc:262:slice$74251 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$68791 [3], Q = \P2.P1.P1.PhyAddrPointer [3]).
Adding EN signal on $auto$ff.cc:262:slice$74250 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$68791 [2], Q = \P2.P1.P1.PhyAddrPointer [2]).
Adding EN signal on $auto$ff.cc:262:slice$74249 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$68791 [1], Q = \P2.P1.P1.PhyAddrPointer [1]).
Adding EN signal on $auto$ff.cc:262:slice$74248 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$68791 [0], Q = \P2.P1.P1.PhyAddrPointer [0]).
Adding EN signal on $auto$ff.cc:262:slice$74247 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69275 [31], Q = \P2.P1.P1.InstAddrPointer [31]).
Adding EN signal on $auto$ff.cc:262:slice$74246 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69275 [30], Q = \P2.P1.P1.InstAddrPointer [30]).
Adding EN signal on $auto$ff.cc:262:slice$74245 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69275 [29], Q = \P2.P1.P1.InstAddrPointer [29]).
Adding EN signal on $auto$ff.cc:262:slice$74244 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69275 [28], Q = \P2.P1.P1.InstAddrPointer [28]).
Adding EN signal on $auto$ff.cc:262:slice$74243 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69275 [27], Q = \P2.P1.P1.InstAddrPointer [27]).
Adding EN signal on $auto$ff.cc:262:slice$74242 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69275 [26], Q = \P2.P1.P1.InstAddrPointer [26]).
Adding EN signal on $auto$ff.cc:262:slice$74241 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69275 [25], Q = \P2.P1.P1.InstAddrPointer [25]).
Adding EN signal on $auto$ff.cc:262:slice$74240 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69275 [24], Q = \P2.P1.P1.InstAddrPointer [24]).
Adding EN signal on $auto$ff.cc:262:slice$74239 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69275 [23], Q = \P2.P1.P1.InstAddrPointer [23]).
Adding EN signal on $auto$ff.cc:262:slice$74238 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69275 [22], Q = \P2.P1.P1.InstAddrPointer [22]).
Adding EN signal on $auto$ff.cc:262:slice$74237 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69275 [21], Q = \P2.P1.P1.InstAddrPointer [21]).
Adding EN signal on $auto$ff.cc:262:slice$74236 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69275 [20], Q = \P2.P1.P1.InstAddrPointer [20]).
Adding EN signal on $auto$ff.cc:262:slice$74235 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69275 [19], Q = \P2.P1.P1.InstAddrPointer [19]).
Adding EN signal on $auto$ff.cc:262:slice$74234 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69275 [18], Q = \P2.P1.P1.InstAddrPointer [18]).
Adding EN signal on $auto$ff.cc:262:slice$74233 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69275 [17], Q = \P2.P1.P1.InstAddrPointer [17]).
Adding EN signal on $auto$ff.cc:262:slice$74232 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69275 [16], Q = \P2.P1.P1.InstAddrPointer [16]).
Adding EN signal on $auto$ff.cc:262:slice$74231 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69275 [15], Q = \P2.P1.P1.InstAddrPointer [15]).
Adding EN signal on $auto$ff.cc:262:slice$74230 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69275 [14], Q = \P2.P1.P1.InstAddrPointer [14]).
Adding EN signal on $auto$ff.cc:262:slice$74229 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69275 [13], Q = \P2.P1.P1.InstAddrPointer [13]).
Adding EN signal on $auto$ff.cc:262:slice$74228 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69275 [12], Q = \P2.P1.P1.InstAddrPointer [12]).
Adding EN signal on $auto$ff.cc:262:slice$74227 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69275 [11], Q = \P2.P1.P1.InstAddrPointer [11]).
Adding EN signal on $auto$ff.cc:262:slice$74226 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69275 [10], Q = \P2.P1.P1.InstAddrPointer [10]).
Adding EN signal on $auto$ff.cc:262:slice$74225 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69275 [9], Q = \P2.P1.P1.InstAddrPointer [9]).
Adding EN signal on $auto$ff.cc:262:slice$74224 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69275 [8], Q = \P2.P1.P1.InstAddrPointer [8]).
Adding EN signal on $auto$ff.cc:262:slice$74223 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69275 [7], Q = \P2.P1.P1.InstAddrPointer [7]).
Adding EN signal on $auto$ff.cc:262:slice$74222 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69275 [6], Q = \P2.P1.P1.InstAddrPointer [6]).
Adding EN signal on $auto$ff.cc:262:slice$74221 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69275 [5], Q = \P2.P1.P1.InstAddrPointer [5]).
Adding EN signal on $auto$ff.cc:262:slice$74220 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69275 [4], Q = \P2.P1.P1.InstAddrPointer [4]).
Adding EN signal on $auto$ff.cc:262:slice$74219 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69275 [3], Q = \P2.P1.P1.InstAddrPointer [3]).
Adding EN signal on $auto$ff.cc:262:slice$74218 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69275 [2], Q = \P2.P1.P1.InstAddrPointer [2]).
Adding EN signal on $auto$ff.cc:262:slice$74217 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69275 [1], Q = \P2.P1.P1.InstAddrPointer [1]).
Adding EN signal on $auto$ff.cc:262:slice$74216 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69275 [0], Q = \P2.P1.P1.InstAddrPointer [0]).
Adding EN signal on $auto$ff.cc:262:slice$74215 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$63737 [30], Q = \P2.P2.Datao [30]).
Adding EN signal on $auto$ff.cc:262:slice$74214 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$63737 [29], Q = \P2.P2.Datao [29]).
Adding EN signal on $auto$ff.cc:262:slice$74213 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$63737 [28], Q = \P2.P2.Datao [28]).
Adding EN signal on $auto$ff.cc:262:slice$74212 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$63737 [27], Q = \P2.P2.Datao [27]).
Adding EN signal on $auto$ff.cc:262:slice$74211 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$63737 [26], Q = \P2.P2.Datao [26]).
Adding EN signal on $auto$ff.cc:262:slice$74210 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$63737 [25], Q = \P2.P2.Datao [25]).
Adding EN signal on $auto$ff.cc:262:slice$74209 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$63737 [24], Q = \P2.P2.Datao [24]).
Adding EN signal on $auto$ff.cc:262:slice$74208 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$63737 [23], Q = \P2.P2.Datao [23]).
Adding EN signal on $auto$ff.cc:262:slice$74207 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$63737 [22], Q = \P2.P2.Datao [22]).
Adding EN signal on $auto$ff.cc:262:slice$74206 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$63737 [21], Q = \P2.P2.Datao [21]).
Adding EN signal on $auto$ff.cc:262:slice$74205 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$63737 [20], Q = \P2.P2.Datao [20]).
Adding EN signal on $auto$ff.cc:262:slice$74204 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$63737 [19], Q = \P2.P2.Datao [19]).
Adding EN signal on $auto$ff.cc:262:slice$74203 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$63737 [18], Q = \P2.P2.Datao [18]).
Adding EN signal on $auto$ff.cc:262:slice$74202 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$63737 [17], Q = \P2.P2.Datao [17]).
Adding EN signal on $auto$ff.cc:262:slice$74201 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$63737 [16], Q = \P2.P2.Datao [16]).
Adding EN signal on $auto$ff.cc:262:slice$74200 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$63737 [15], Q = \P2.P2.Datao [15]).
Adding EN signal on $auto$ff.cc:262:slice$74199 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$63737 [14], Q = \P2.P2.Datao [14]).
Adding EN signal on $auto$ff.cc:262:slice$74198 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$63737 [13], Q = \P2.P2.Datao [13]).
Adding EN signal on $auto$ff.cc:262:slice$74197 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$63737 [12], Q = \P2.P2.Datao [12]).
Adding EN signal on $auto$ff.cc:262:slice$74196 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$63737 [11], Q = \P2.P2.Datao [11]).
Adding EN signal on $auto$ff.cc:262:slice$74195 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$63737 [10], Q = \P2.P2.Datao [10]).
Adding EN signal on $auto$ff.cc:262:slice$74194 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$63737 [9], Q = \P2.P2.Datao [9]).
Adding EN signal on $auto$ff.cc:262:slice$74193 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$63737 [8], Q = \P2.P2.Datao [8]).
Adding EN signal on $auto$ff.cc:262:slice$74192 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$63737 [7], Q = \P2.P2.Datao [7]).
Adding EN signal on $auto$ff.cc:262:slice$74191 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$63737 [6], Q = \P2.P2.Datao [6]).
Adding EN signal on $auto$ff.cc:262:slice$74190 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$63737 [5], Q = \P2.P2.Datao [5]).
Adding EN signal on $auto$ff.cc:262:slice$74189 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$63737 [4], Q = \P2.P2.Datao [4]).
Adding EN signal on $auto$ff.cc:262:slice$74188 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$63737 [3], Q = \P2.P2.Datao [3]).
Adding EN signal on $auto$ff.cc:262:slice$74187 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$63737 [2], Q = \P2.P2.Datao [2]).
Adding EN signal on $auto$ff.cc:262:slice$74186 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$63737 [1], Q = \P2.P2.Datao [1]).
Adding EN signal on $auto$ff.cc:262:slice$74185 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$63737 [0], Q = \P2.P2.Datao [0]).
Adding EN signal on $auto$ff.cc:262:slice$74184 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$61805 [3], Q = \P2.P2.P1.InstQueueRd_Addr [3]).
Adding EN signal on $auto$ff.cc:262:slice$74183 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$61805 [2], Q = \P2.P2.P1.InstQueueRd_Addr [2]).
Adding EN signal on $auto$ff.cc:262:slice$74182 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$61805 [1], Q = \P2.P2.P1.InstQueueRd_Addr [1]).
Adding EN signal on $auto$ff.cc:262:slice$74181 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$61805 [0], Q = \P2.P2.P1.InstQueueRd_Addr [0]).
Adding EN signal on $auto$ff.cc:262:slice$74180 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$71922 [7], Q = \P2.P1.P1.InstQueue[0] [7]).
Adding EN signal on $auto$ff.cc:262:slice$74179 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$71922 [6], Q = \P2.P1.P1.InstQueue[0] [6]).
Adding EN signal on $auto$ff.cc:262:slice$74178 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$71922 [5], Q = \P2.P1.P1.InstQueue[0] [5]).
Adding EN signal on $auto$ff.cc:262:slice$74177 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$71922 [4], Q = \P2.P1.P1.InstQueue[0] [4]).
Adding EN signal on $auto$ff.cc:262:slice$74176 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$71922 [3], Q = \P2.P1.P1.InstQueue[0] [3]).
Adding EN signal on $auto$ff.cc:262:slice$74175 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$71922 [2], Q = \P2.P1.P1.InstQueue[0] [2]).
Adding EN signal on $auto$ff.cc:262:slice$74174 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$71922 [1], Q = \P2.P1.P1.InstQueue[0] [1]).
Adding EN signal on $auto$ff.cc:262:slice$74173 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$71922 [0], Q = \P2.P1.P1.InstQueue[0] [0]).
Adding EN signal on $auto$ff.cc:262:slice$74172 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$71798 [7], Q = \P2.P1.P1.InstQueue[1] [7]).
Adding EN signal on $auto$ff.cc:262:slice$74171 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$71798 [6], Q = \P2.P1.P1.InstQueue[1] [6]).
Adding EN signal on $auto$ff.cc:262:slice$74170 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$71798 [5], Q = \P2.P1.P1.InstQueue[1] [5]).
Adding EN signal on $auto$ff.cc:262:slice$74169 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$71798 [4], Q = \P2.P1.P1.InstQueue[1] [4]).
Adding EN signal on $auto$ff.cc:262:slice$74168 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$71798 [3], Q = \P2.P1.P1.InstQueue[1] [3]).
Adding EN signal on $auto$ff.cc:262:slice$74167 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$71798 [2], Q = \P2.P1.P1.InstQueue[1] [2]).
Adding EN signal on $auto$ff.cc:262:slice$74166 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$71798 [1], Q = \P2.P1.P1.InstQueue[1] [1]).
Adding EN signal on $auto$ff.cc:262:slice$74165 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$71798 [0], Q = \P2.P1.P1.InstQueue[1] [0]).
Adding EN signal on $auto$ff.cc:262:slice$74164 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$71674 [7], Q = \P2.P1.P1.InstQueue[2] [7]).
Adding EN signal on $auto$ff.cc:262:slice$74163 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$71674 [6], Q = \P2.P1.P1.InstQueue[2] [6]).
Adding EN signal on $auto$ff.cc:262:slice$74162 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$71674 [5], Q = \P2.P1.P1.InstQueue[2] [5]).
Adding EN signal on $auto$ff.cc:262:slice$74161 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$71674 [4], Q = \P2.P1.P1.InstQueue[2] [4]).
Adding EN signal on $auto$ff.cc:262:slice$74160 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$71674 [3], Q = \P2.P1.P1.InstQueue[2] [3]).
Adding EN signal on $auto$ff.cc:262:slice$74159 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$71674 [2], Q = \P2.P1.P1.InstQueue[2] [2]).
Adding EN signal on $auto$ff.cc:262:slice$74158 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$71674 [1], Q = \P2.P1.P1.InstQueue[2] [1]).
Adding EN signal on $auto$ff.cc:262:slice$74157 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$71674 [0], Q = \P2.P1.P1.InstQueue[2] [0]).
Adding EN signal on $auto$ff.cc:262:slice$74156 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$71550 [7], Q = \P2.P1.P1.InstQueue[3] [7]).
Adding EN signal on $auto$ff.cc:262:slice$74155 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$71550 [6], Q = \P2.P1.P1.InstQueue[3] [6]).
Adding EN signal on $auto$ff.cc:262:slice$74154 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$71550 [5], Q = \P2.P1.P1.InstQueue[3] [5]).
Adding EN signal on $auto$ff.cc:262:slice$74153 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$71550 [4], Q = \P2.P1.P1.InstQueue[3] [4]).
Adding EN signal on $auto$ff.cc:262:slice$74152 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$71550 [3], Q = \P2.P1.P1.InstQueue[3] [3]).
Adding EN signal on $auto$ff.cc:262:slice$74151 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$71550 [2], Q = \P2.P1.P1.InstQueue[3] [2]).
Adding EN signal on $auto$ff.cc:262:slice$74150 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$71550 [1], Q = \P2.P1.P1.InstQueue[3] [1]).
Adding EN signal on $auto$ff.cc:262:slice$74149 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$71550 [0], Q = \P2.P1.P1.InstQueue[3] [0]).
Adding EN signal on $auto$ff.cc:262:slice$74148 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$71426 [7], Q = \P2.P1.P1.InstQueue[4] [7]).
Adding EN signal on $auto$ff.cc:262:slice$74147 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$71426 [6], Q = \P2.P1.P1.InstQueue[4] [6]).
Adding EN signal on $auto$ff.cc:262:slice$74146 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$71426 [5], Q = \P2.P1.P1.InstQueue[4] [5]).
Adding EN signal on $auto$ff.cc:262:slice$74145 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$71426 [4], Q = \P2.P1.P1.InstQueue[4] [4]).
Adding EN signal on $auto$ff.cc:262:slice$74144 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$71426 [3], Q = \P2.P1.P1.InstQueue[4] [3]).
Adding EN signal on $auto$ff.cc:262:slice$74143 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$71426 [2], Q = \P2.P1.P1.InstQueue[4] [2]).
Adding EN signal on $auto$ff.cc:262:slice$74142 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$71426 [1], Q = \P2.P1.P1.InstQueue[4] [1]).
Adding EN signal on $auto$ff.cc:262:slice$74141 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$71426 [0], Q = \P2.P1.P1.InstQueue[4] [0]).
Adding EN signal on $auto$ff.cc:262:slice$74140 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$71302 [7], Q = \P2.P1.P1.InstQueue[5] [7]).
Adding EN signal on $auto$ff.cc:262:slice$74139 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$71302 [6], Q = \P2.P1.P1.InstQueue[5] [6]).
Adding EN signal on $auto$ff.cc:262:slice$74138 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$71302 [5], Q = \P2.P1.P1.InstQueue[5] [5]).
Adding EN signal on $auto$ff.cc:262:slice$74137 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$71302 [4], Q = \P2.P1.P1.InstQueue[5] [4]).
Adding EN signal on $auto$ff.cc:262:slice$74136 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$71302 [3], Q = \P2.P1.P1.InstQueue[5] [3]).
Adding EN signal on $auto$ff.cc:262:slice$74135 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$71302 [2], Q = \P2.P1.P1.InstQueue[5] [2]).
Adding EN signal on $auto$ff.cc:262:slice$74134 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$71302 [1], Q = \P2.P1.P1.InstQueue[5] [1]).
Adding EN signal on $auto$ff.cc:262:slice$74133 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$71302 [0], Q = \P2.P1.P1.InstQueue[5] [0]).
Adding EN signal on $auto$ff.cc:262:slice$74132 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$71178 [7], Q = \P2.P1.P1.InstQueue[6] [7]).
Adding EN signal on $auto$ff.cc:262:slice$74131 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$71178 [6], Q = \P2.P1.P1.InstQueue[6] [6]).
Adding EN signal on $auto$ff.cc:262:slice$74130 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$71178 [5], Q = \P2.P1.P1.InstQueue[6] [5]).
Adding EN signal on $auto$ff.cc:262:slice$74129 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$71178 [4], Q = \P2.P1.P1.InstQueue[6] [4]).
Adding EN signal on $auto$ff.cc:262:slice$74128 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$71178 [3], Q = \P2.P1.P1.InstQueue[6] [3]).
Adding EN signal on $auto$ff.cc:262:slice$74127 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$71178 [2], Q = \P2.P1.P1.InstQueue[6] [2]).
Adding EN signal on $auto$ff.cc:262:slice$74126 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$71178 [1], Q = \P2.P1.P1.InstQueue[6] [1]).
Adding EN signal on $auto$ff.cc:262:slice$74125 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$71178 [0], Q = \P2.P1.P1.InstQueue[6] [0]).
Adding EN signal on $auto$ff.cc:262:slice$74124 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$71054 [7], Q = \P2.P1.P1.InstQueue[7] [7]).
Adding EN signal on $auto$ff.cc:262:slice$74123 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$71054 [6], Q = \P2.P1.P1.InstQueue[7] [6]).
Adding EN signal on $auto$ff.cc:262:slice$74122 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$71054 [5], Q = \P2.P1.P1.InstQueue[7] [5]).
Adding EN signal on $auto$ff.cc:262:slice$74121 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$71054 [4], Q = \P2.P1.P1.InstQueue[7] [4]).
Adding EN signal on $auto$ff.cc:262:slice$74120 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$71054 [3], Q = \P2.P1.P1.InstQueue[7] [3]).
Adding EN signal on $auto$ff.cc:262:slice$74119 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$71054 [2], Q = \P2.P1.P1.InstQueue[7] [2]).
Adding EN signal on $auto$ff.cc:262:slice$74118 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$71054 [1], Q = \P2.P1.P1.InstQueue[7] [1]).
Adding EN signal on $auto$ff.cc:262:slice$74117 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$71054 [0], Q = \P2.P1.P1.InstQueue[7] [0]).
Adding EN signal on $auto$ff.cc:262:slice$74116 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$70930 [7], Q = \P2.P1.P1.InstQueue[8] [7]).
Adding EN signal on $auto$ff.cc:262:slice$74115 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$70930 [6], Q = \P2.P1.P1.InstQueue[8] [6]).
Adding EN signal on $auto$ff.cc:262:slice$74114 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$70930 [5], Q = \P2.P1.P1.InstQueue[8] [5]).
Adding EN signal on $auto$ff.cc:262:slice$74113 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$70930 [4], Q = \P2.P1.P1.InstQueue[8] [4]).
Adding EN signal on $auto$ff.cc:262:slice$74112 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$70930 [3], Q = \P2.P1.P1.InstQueue[8] [3]).
Adding EN signal on $auto$ff.cc:262:slice$74111 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$70930 [2], Q = \P2.P1.P1.InstQueue[8] [2]).
Adding EN signal on $auto$ff.cc:262:slice$74110 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$70930 [1], Q = \P2.P1.P1.InstQueue[8] [1]).
Adding EN signal on $auto$ff.cc:262:slice$74109 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$70930 [0], Q = \P2.P1.P1.InstQueue[8] [0]).
Adding EN signal on $auto$ff.cc:262:slice$74108 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$70806 [7], Q = \P2.P1.P1.InstQueue[9] [7]).
Adding EN signal on $auto$ff.cc:262:slice$74107 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$70806 [6], Q = \P2.P1.P1.InstQueue[9] [6]).
Adding EN signal on $auto$ff.cc:262:slice$74106 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$70806 [5], Q = \P2.P1.P1.InstQueue[9] [5]).
Adding EN signal on $auto$ff.cc:262:slice$74105 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$70806 [4], Q = \P2.P1.P1.InstQueue[9] [4]).
Adding EN signal on $auto$ff.cc:262:slice$74104 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$70806 [3], Q = \P2.P1.P1.InstQueue[9] [3]).
Adding EN signal on $auto$ff.cc:262:slice$74103 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$70806 [2], Q = \P2.P1.P1.InstQueue[9] [2]).
Adding EN signal on $auto$ff.cc:262:slice$74102 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$70806 [1], Q = \P2.P1.P1.InstQueue[9] [1]).
Adding EN signal on $auto$ff.cc:262:slice$74101 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$70806 [0], Q = \P2.P1.P1.InstQueue[9] [0]).
Adding EN signal on $auto$ff.cc:262:slice$74100 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$70682 [7], Q = \P2.P1.P1.InstQueue[10] [7]).
Adding EN signal on $auto$ff.cc:262:slice$74099 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$70682 [6], Q = \P2.P1.P1.InstQueue[10] [6]).
Adding EN signal on $auto$ff.cc:262:slice$74098 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$70682 [5], Q = \P2.P1.P1.InstQueue[10] [5]).
Adding EN signal on $auto$ff.cc:262:slice$74097 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$70682 [4], Q = \P2.P1.P1.InstQueue[10] [4]).
Adding EN signal on $auto$ff.cc:262:slice$74096 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$70682 [3], Q = \P2.P1.P1.InstQueue[10] [3]).
Adding EN signal on $auto$ff.cc:262:slice$74095 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$70682 [2], Q = \P2.P1.P1.InstQueue[10] [2]).
Adding EN signal on $auto$ff.cc:262:slice$74094 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$70682 [1], Q = \P2.P1.P1.InstQueue[10] [1]).
Adding EN signal on $auto$ff.cc:262:slice$74093 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$70682 [0], Q = \P2.P1.P1.InstQueue[10] [0]).
Adding EN signal on $auto$ff.cc:262:slice$74092 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$70558 [7], Q = \P2.P1.P1.InstQueue[11] [7]).
Adding EN signal on $auto$ff.cc:262:slice$74091 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$70558 [6], Q = \P2.P1.P1.InstQueue[11] [6]).
Adding EN signal on $auto$ff.cc:262:slice$74090 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$70558 [5], Q = \P2.P1.P1.InstQueue[11] [5]).
Adding EN signal on $auto$ff.cc:262:slice$74089 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$70558 [4], Q = \P2.P1.P1.InstQueue[11] [4]).
Adding EN signal on $auto$ff.cc:262:slice$74058 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$70062 [5], Q = \P2.P1.P1.InstQueue[15] [5]).
Adding EN signal on $auto$ff.cc:262:slice$65058 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$64479, Q = \P2.P1.D_C_n).
Adding EN signal on $auto$ff.cc:262:slice$65047 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$64941 [20], Q = \P2.P1.Address [20]).
Adding EN signal on $auto$ff.cc:262:slice$65036 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$64941 [9], Q = \P2.P1.Address [9]).
Adding EN signal on $auto$ff.cc:262:slice$64128 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$59559 [24], Q = \P2.P2.rEIP [24]).
Adding EN signal on $auto$ff.cc:262:slice$64117 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$59559 [13], Q = \P2.P2.rEIP [13]).
Adding EN signal on $auto$ff.cc:262:slice$64106 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$59559 [2], Q = \P2.P2.rEIP [2]).
Adding EN signal on $auto$ff.cc:262:slice$64095 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$62766 [23], Q = \P2.P2.EBX [23]).
Adding EN signal on $auto$ff.cc:262:slice$64084 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$62766 [12], Q = \P2.P2.EBX [12]).
Adding EN signal on $auto$ff.cc:262:slice$64073 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$62766 [1], Q = \P2.P2.EBX [1]).
Adding EN signal on $auto$ff.cc:262:slice$64062 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$62282 [22], Q = \P2.P2.EAX [22]).
Adding EN signal on $auto$ff.cc:262:slice$64051 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$62282 [11], Q = \P2.P2.EAX [11]).
Adding EN signal on $auto$ff.cc:262:slice$64040 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$62282 [0], Q = \P2.P2.EAX [0]).
Adding EN signal on $auto$ff.cc:262:slice$64029 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$63012 [9], Q = \P2.P2.P1.uWord [9]).
Adding EN signal on $auto$ff.cc:262:slice$64018 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$63255 [14], Q = \P2.P2.P1.lWord [14]).
Adding EN signal on $auto$ff.cc:262:slice$64007 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$63255 [3], Q = \P2.P2.P1.lWord [3]).
Adding EN signal on $auto$ff.cc:262:slice$63996 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58513 [26], Q = \P2.P2.P1.PhyAddrPointer [26]).
Adding EN signal on $auto$ff.cc:262:slice$63985 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58513 [15], Q = \P2.P2.P1.PhyAddrPointer [15]).
Adding EN signal on $auto$ff.cc:262:slice$63974 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58513 [4], Q = \P2.P2.P1.PhyAddrPointer [4]).
Adding EN signal on $auto$ff.cc:262:slice$63963 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58997 [25], Q = \P2.P2.P1.InstAddrPointer [25]).
Adding EN signal on $auto$ff.cc:262:slice$63952 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58997 [14], Q = \P2.P2.P1.InstAddrPointer [14]).
Adding EN signal on $auto$ff.cc:262:slice$74088 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$70558 [3], Q = \P2.P1.P1.InstQueue[11] [3]).
Adding EN signal on $auto$ff.cc:262:slice$74087 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$70558 [2], Q = \P2.P1.P1.InstQueue[11] [2]).
Adding EN signal on $auto$ff.cc:262:slice$74086 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$70558 [1], Q = \P2.P1.P1.InstQueue[11] [1]).
Adding EN signal on $auto$ff.cc:262:slice$74057 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$70062 [4], Q = \P2.P1.P1.InstQueue[15] [4]).
Adding EN signal on $auto$ff.cc:262:slice$65046 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$64941 [19], Q = \P2.P1.Address [19]).
Adding EN signal on $auto$ff.cc:262:slice$65035 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$64941 [8], Q = \P2.P1.Address [8]).
Adding EN signal on $auto$ff.cc:262:slice$64138 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$59648, Q = \P2.P2.RequestPending).
Adding EN signal on $auto$ff.cc:262:slice$64127 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$59559 [23], Q = \P2.P2.rEIP [23]).
Adding EN signal on $auto$ff.cc:262:slice$64116 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$59559 [12], Q = \P2.P2.rEIP [12]).
Adding EN signal on $auto$ff.cc:262:slice$64105 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$59559 [1], Q = \P2.P2.rEIP [1]).
Adding EN signal on $auto$ff.cc:262:slice$64094 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$62766 [22], Q = \P2.P2.EBX [22]).
Adding EN signal on $auto$ff.cc:262:slice$64083 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$62766 [11], Q = \P2.P2.EBX [11]).
Adding EN signal on $auto$ff.cc:262:slice$64072 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$62766 [0], Q = \P2.P2.EBX [0]).
Adding EN signal on $auto$ff.cc:262:slice$64061 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$62282 [21], Q = \P2.P2.EAX [21]).
Adding EN signal on $auto$ff.cc:262:slice$64050 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$62282 [10], Q = \P2.P2.EAX [10]).
Adding EN signal on $auto$ff.cc:262:slice$64039 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$61726 [3], Q = \P2.P2.P1.InstQueueWr_Addr [3]).
Adding EN signal on $auto$ff.cc:262:slice$64028 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$63012 [8], Q = \P2.P2.P1.uWord [8]).
Adding EN signal on $auto$ff.cc:262:slice$64017 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$63255 [13], Q = \P2.P2.P1.lWord [13]).
Adding EN signal on $auto$ff.cc:262:slice$64006 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$63255 [2], Q = \P2.P2.P1.lWord [2]).
Adding EN signal on $auto$ff.cc:262:slice$63995 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58513 [25], Q = \P2.P2.P1.PhyAddrPointer [25]).
Adding EN signal on $auto$ff.cc:262:slice$63984 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58513 [14], Q = \P2.P2.P1.PhyAddrPointer [14]).
Adding EN signal on $auto$ff.cc:262:slice$63973 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58513 [3], Q = \P2.P2.P1.PhyAddrPointer [3]).
Adding EN signal on $auto$ff.cc:262:slice$63962 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58997 [24], Q = \P2.P2.P1.InstAddrPointer [24]).
Adding EN signal on $auto$ff.cc:262:slice$63951 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58997 [13], Q = \P2.P2.P1.InstAddrPointer [13]).
Adding EN signal on $auto$ff.cc:262:slice$74085 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$70558 [0], Q = \P2.P1.P1.InstQueue[11] [0]).
Adding EN signal on $auto$ff.cc:262:slice$74084 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$70434 [7], Q = \P2.P1.P1.InstQueue[12] [7]).
Adding EN signal on $auto$ff.cc:262:slice$74083 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$70434 [6], Q = \P2.P1.P1.InstQueue[12] [6]).
Adding EN signal on $auto$ff.cc:262:slice$74052 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69367 [3], Q = \P2.P1.P1.State2 [3]).
Adding EN signal on $auto$ff.cc:262:slice$65063 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$64511 [2], Q = \P2.P1.State [2]).
Adding EN signal on $auto$ff.cc:262:slice$65052 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$64941 [25], Q = \P2.P1.Address [25]).
Adding EN signal on $auto$ff.cc:262:slice$65041 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$64941 [14], Q = \P2.P1.Address [14]).
Adding EN signal on $auto$ff.cc:262:slice$65030 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$64941 [3], Q = \P2.P1.Address [3]).
Adding EN signal on $auto$ff.cc:262:slice$64133 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$59559 [29], Q = \P2.P2.rEIP [29]).
Adding EN signal on $auto$ff.cc:262:slice$64122 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$59559 [18], Q = \P2.P2.rEIP [18]).
Adding EN signal on $auto$ff.cc:262:slice$64111 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$59559 [7], Q = \P2.P2.rEIP [7]).
Adding EN signal on $auto$ff.cc:262:slice$64100 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$62766 [28], Q = \P2.P2.EBX [28]).
Adding EN signal on $auto$ff.cc:262:slice$64089 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$62766 [17], Q = \P2.P2.EBX [17]).
Adding EN signal on $auto$ff.cc:262:slice$64078 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$62766 [6], Q = \P2.P2.EBX [6]).
Adding EN signal on $auto$ff.cc:262:slice$64067 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$62282 [27], Q = \P2.P2.EAX [27]).
Adding EN signal on $auto$ff.cc:262:slice$64056 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$62282 [16], Q = \P2.P2.EAX [16]).
Adding EN signal on $auto$ff.cc:262:slice$64045 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$62282 [5], Q = \P2.P2.EAX [5]).
Adding EN signal on $auto$ff.cc:262:slice$64034 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$63012 [14], Q = \P2.P2.P1.uWord [14]).
Adding EN signal on $auto$ff.cc:262:slice$64023 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$63012 [3], Q = \P2.P2.P1.uWord [3]).
Adding EN signal on $auto$ff.cc:262:slice$64012 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$63255 [8], Q = \P2.P2.P1.lWord [8]).
Adding EN signal on $auto$ff.cc:262:slice$64001 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58513 [31], Q = \P2.P2.P1.PhyAddrPointer [31]).
Adding EN signal on $auto$ff.cc:262:slice$63990 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58513 [20], Q = \P2.P2.P1.PhyAddrPointer [20]).
Adding EN signal on $auto$ff.cc:262:slice$63979 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58513 [9], Q = \P2.P2.P1.PhyAddrPointer [9]).
Adding EN signal on $auto$ff.cc:262:slice$63968 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58997 [30], Q = \P2.P2.P1.InstAddrPointer [30]).
Adding EN signal on $auto$ff.cc:262:slice$63957 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58997 [19], Q = \P2.P2.P1.InstAddrPointer [19]).
Adding EN signal on $auto$ff.cc:262:slice$63946 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58997 [8], Q = \P2.P2.P1.InstAddrPointer [8]).
Adding EN signal on $auto$ff.cc:262:slice$74081 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$70434 [4], Q = \P2.P1.P1.InstQueue[12] [4]).
Adding EN signal on $auto$ff.cc:262:slice$74080 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$70434 [3], Q = \P2.P1.P1.InstQueue[12] [3]).
Adding EN signal on $auto$ff.cc:262:slice$74079 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$70434 [2], Q = \P2.P1.P1.InstQueue[12] [2]).
Adding EN signal on $auto$ff.cc:262:slice$74056 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$70062 [3], Q = \P2.P1.P1.InstQueue[15] [3]).
Adding EN signal on $auto$ff.cc:262:slice$65056 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$64941 [29], Q = \P2.P1.Address [29]).
Adding EN signal on $auto$ff.cc:262:slice$65045 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$64941 [18], Q = \P2.P1.Address [18]).
Adding EN signal on $auto$ff.cc:262:slice$65034 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$64941 [7], Q = \P2.P1.Address [7]).
Adding EN signal on $auto$ff.cc:262:slice$64137 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$59629, Q = \P2.P2.MemoryFetch).
Adding EN signal on $auto$ff.cc:262:slice$64126 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$59559 [22], Q = \P2.P2.rEIP [22]).
Adding EN signal on $auto$ff.cc:262:slice$64115 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$59559 [11], Q = \P2.P2.rEIP [11]).
Adding EN signal on $auto$ff.cc:262:slice$64104 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$59559 [0], Q = \P2.P2.rEIP [0]).
Adding EN signal on $auto$ff.cc:262:slice$64093 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$62766 [21], Q = \P2.P2.EBX [21]).
Adding EN signal on $auto$ff.cc:262:slice$64082 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$62766 [10], Q = \P2.P2.EBX [10]).
Adding EN signal on $auto$ff.cc:262:slice$64071 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$62282 [31], Q = \P2.P2.EAX [31]).
Adding EN signal on $auto$ff.cc:262:slice$64060 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$62282 [20], Q = \P2.P2.EAX [20]).
Adding EN signal on $auto$ff.cc:262:slice$64049 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$62282 [9], Q = \P2.P2.EAX [9]).
Adding EN signal on $auto$ff.cc:262:slice$64038 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$61726 [2], Q = \P2.P2.P1.InstQueueWr_Addr [2]).
Adding EN signal on $auto$ff.cc:262:slice$64027 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$63012 [7], Q = \P2.P2.P1.uWord [7]).
Adding EN signal on $auto$ff.cc:262:slice$64016 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$63255 [12], Q = \P2.P2.P1.lWord [12]).
Adding EN signal on $auto$ff.cc:262:slice$64005 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$63255 [1], Q = \P2.P2.P1.lWord [1]).
Adding EN signal on $auto$ff.cc:262:slice$63994 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58513 [24], Q = \P2.P2.P1.PhyAddrPointer [24]).
Adding EN signal on $auto$ff.cc:262:slice$63983 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58513 [13], Q = \P2.P2.P1.PhyAddrPointer [13]).
Adding EN signal on $auto$ff.cc:262:slice$63972 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58513 [2], Q = \P2.P2.P1.PhyAddrPointer [2]).
Adding EN signal on $auto$ff.cc:262:slice$63961 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58997 [23], Q = \P2.P2.P1.InstAddrPointer [23]).
Adding EN signal on $auto$ff.cc:262:slice$63950 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58997 [12], Q = \P2.P2.P1.InstAddrPointer [12]).
Adding EN signal on $auto$ff.cc:262:slice$74078 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$70434 [1], Q = \P2.P1.P1.InstQueue[12] [1]).
Adding EN signal on $auto$ff.cc:262:slice$74077 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$70434 [0], Q = \P2.P1.P1.InstQueue[12] [0]).
Adding EN signal on $auto$ff.cc:262:slice$74076 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$70310 [7], Q = \P2.P1.P1.InstQueue[13] [7]).
Adding EN signal on $auto$ff.cc:262:slice$74054 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$70062 [1], Q = \P2.P1.P1.InstQueue[15] [1]).
Adding EN signal on $auto$ff.cc:262:slice$65065 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$54446 [0], Q = \P2.P2.DataWidth [0]).
Adding EN signal on $auto$ff.cc:262:slice$65054 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$64941 [27], Q = \P2.P1.Address [27]).
Adding EN signal on $auto$ff.cc:262:slice$65043 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$64941 [16], Q = \P2.P1.Address [16]).
Adding EN signal on $auto$ff.cc:262:slice$65032 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$64941 [5], Q = \P2.P1.Address [5]).
Adding EN signal on $auto$ff.cc:262:slice$64135 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$59559 [32], Q = \P2.P2.rEIP [31]).
Adding EN signal on $auto$ff.cc:262:slice$64124 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$59559 [20], Q = \P2.P2.rEIP [20]).
Adding EN signal on $auto$ff.cc:262:slice$64113 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$59559 [9], Q = \P2.P2.rEIP [9]).
Adding EN signal on $auto$ff.cc:262:slice$64102 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$62766 [30], Q = \P2.P2.EBX [30]).
Adding EN signal on $auto$ff.cc:262:slice$64091 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$62766 [19], Q = \P2.P2.EBX [19]).
Adding EN signal on $auto$ff.cc:262:slice$64080 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$62766 [8], Q = \P2.P2.EBX [8]).
Adding EN signal on $auto$ff.cc:262:slice$64069 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$62282 [29], Q = \P2.P2.EAX [29]).
Adding EN signal on $auto$ff.cc:262:slice$64058 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$62282 [18], Q = \P2.P2.EAX [18]).
Adding EN signal on $auto$ff.cc:262:slice$64047 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$62282 [7], Q = \P2.P2.EAX [7]).
Adding EN signal on $auto$ff.cc:262:slice$64036 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$61726 [0], Q = \P2.P2.P1.InstQueueWr_Addr [0]).
Adding EN signal on $auto$ff.cc:262:slice$64025 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$63012 [5], Q = \P2.P2.P1.uWord [5]).
Adding EN signal on $auto$ff.cc:262:slice$64014 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$63255 [10], Q = \P2.P2.P1.lWord [10]).
Adding EN signal on $auto$ff.cc:262:slice$64003 ($_DFF_PP0_) from module b18 (D = $auto$rtlil.cc:2459:Mux$3995, Q = \P2.P2.P1.Flush).
Adding EN signal on $auto$ff.cc:262:slice$63992 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58513 [22], Q = \P2.P2.P1.PhyAddrPointer [22]).
Adding EN signal on $auto$ff.cc:262:slice$63981 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58513 [11], Q = \P2.P2.P1.PhyAddrPointer [11]).
Adding EN signal on $auto$ff.cc:262:slice$63970 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58513 [0], Q = \P2.P2.P1.PhyAddrPointer [0]).
Adding EN signal on $auto$ff.cc:262:slice$63959 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58997 [21], Q = \P2.P2.P1.InstAddrPointer [21]).
Adding EN signal on $auto$ff.cc:262:slice$63948 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58997 [10], Q = \P2.P2.P1.InstAddrPointer [10]).
Adding EN signal on $auto$ff.cc:262:slice$74075 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$70310 [6], Q = \P2.P1.P1.InstQueue[13] [6]).
Adding EN signal on $auto$ff.cc:262:slice$74074 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$70310 [5], Q = \P2.P1.P1.InstQueue[13] [5]).
Adding EN signal on $auto$ff.cc:262:slice$74073 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$70310 [4], Q = \P2.P1.P1.InstQueue[13] [4]).
Adding EN signal on $auto$ff.cc:262:slice$74051 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69367 [2], Q = \P2.P1.P1.State2 [2]).
Adding EN signal on $auto$ff.cc:262:slice$65062 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$64511 [1], Q = \P2.P1.State [1]).
Adding EN signal on $auto$ff.cc:262:slice$65051 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$64941 [24], Q = \P2.P1.Address [24]).
Adding EN signal on $auto$ff.cc:262:slice$65040 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$64941 [13], Q = \P2.P1.Address [13]).
Adding EN signal on $auto$ff.cc:262:slice$65029 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$64941 [2], Q = \P2.P1.Address [2]).
Adding EN signal on $auto$ff.cc:262:slice$64132 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$59559 [28], Q = \P2.P2.rEIP [28]).
Adding EN signal on $auto$ff.cc:262:slice$64121 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$59559 [17], Q = \P2.P2.rEIP [17]).
Adding EN signal on $auto$ff.cc:262:slice$64110 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$59559 [6], Q = \P2.P2.rEIP [6]).
Adding EN signal on $auto$ff.cc:262:slice$64099 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$62766 [27], Q = \P2.P2.EBX [27]).
Adding EN signal on $auto$ff.cc:262:slice$64088 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$62766 [16], Q = \P2.P2.EBX [16]).
Adding EN signal on $auto$ff.cc:262:slice$64077 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$62766 [5], Q = \P2.P2.EBX [5]).
Adding EN signal on $auto$ff.cc:262:slice$64066 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$62282 [26], Q = \P2.P2.EAX [26]).
Adding EN signal on $auto$ff.cc:262:slice$64055 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$62282 [15], Q = \P2.P2.EAX [15]).
Adding EN signal on $auto$ff.cc:262:slice$64044 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$62282 [4], Q = \P2.P2.EAX [4]).
Adding EN signal on $auto$ff.cc:262:slice$64033 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$63012 [13], Q = \P2.P2.P1.uWord [13]).
Adding EN signal on $auto$ff.cc:262:slice$64022 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$63012 [2], Q = \P2.P2.P1.uWord [2]).
Adding EN signal on $auto$ff.cc:262:slice$64011 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$63255 [7], Q = \P2.P2.P1.lWord [7]).
Adding EN signal on $auto$ff.cc:262:slice$64000 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58513 [30], Q = \P2.P2.P1.PhyAddrPointer [30]).
Adding EN signal on $auto$ff.cc:262:slice$63989 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58513 [19], Q = \P2.P2.P1.PhyAddrPointer [19]).
Adding EN signal on $auto$ff.cc:262:slice$63978 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58513 [8], Q = \P2.P2.P1.PhyAddrPointer [8]).
Adding EN signal on $auto$ff.cc:262:slice$63967 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58997 [29], Q = \P2.P2.P1.InstAddrPointer [29]).
Adding EN signal on $auto$ff.cc:262:slice$63956 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58997 [18], Q = \P2.P2.P1.InstAddrPointer [18]).
Adding EN signal on $auto$ff.cc:262:slice$63945 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58997 [7], Q = \P2.P2.P1.InstAddrPointer [7]).
Adding EN signal on $auto$ff.cc:262:slice$74072 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$70310 [3], Q = \P2.P1.P1.InstQueue[13] [3]).
Adding EN signal on $auto$ff.cc:262:slice$74071 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$70310 [2], Q = \P2.P1.P1.InstQueue[13] [2]).
Adding EN signal on $auto$ff.cc:262:slice$74070 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$70310 [1], Q = \P2.P1.P1.InstQueue[13] [1]).
Adding EN signal on $auto$ff.cc:262:slice$74050 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69367 [1], Q = \P2.P1.P1.State2 [1]).
Adding EN signal on $auto$ff.cc:262:slice$65061 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$64511 [0], Q = \P2.P1.State [0]).
Adding EN signal on $auto$ff.cc:262:slice$65050 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$64941 [23], Q = \P2.P1.Address [23]).
Adding EN signal on $auto$ff.cc:262:slice$65039 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$64941 [12], Q = \P2.P1.Address [12]).
Adding EN signal on $auto$ff.cc:262:slice$65028 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$64941 [1], Q = \P2.P1.Address [1]).
Adding EN signal on $auto$ff.cc:262:slice$64131 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$59559 [27], Q = \P2.P2.rEIP [27]).
Adding EN signal on $auto$ff.cc:262:slice$64120 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$59559 [16], Q = \P2.P2.rEIP [16]).
Adding EN signal on $auto$ff.cc:262:slice$64109 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$59559 [5], Q = \P2.P2.rEIP [5]).
Adding EN signal on $auto$ff.cc:262:slice$64098 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$62766 [26], Q = \P2.P2.EBX [26]).
Adding EN signal on $auto$ff.cc:262:slice$64087 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$62766 [15], Q = \P2.P2.EBX [15]).
Adding EN signal on $auto$ff.cc:262:slice$64076 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$62766 [4], Q = \P2.P2.EBX [4]).
Adding EN signal on $auto$ff.cc:262:slice$64065 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$62282 [25], Q = \P2.P2.EAX [25]).
Adding EN signal on $auto$ff.cc:262:slice$64054 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$62282 [14], Q = \P2.P2.EAX [14]).
Adding EN signal on $auto$ff.cc:262:slice$64043 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$62282 [3], Q = \P2.P2.EAX [3]).
Adding EN signal on $auto$ff.cc:262:slice$64032 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$63012 [12], Q = \P2.P2.P1.uWord [12]).
Adding EN signal on $auto$ff.cc:262:slice$64021 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$63012 [1], Q = \P2.P2.P1.uWord [1]).
Adding EN signal on $auto$ff.cc:262:slice$64010 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$63255 [6], Q = \P2.P2.P1.lWord [6]).
Adding EN signal on $auto$ff.cc:262:slice$63999 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58513 [29], Q = \P2.P2.P1.PhyAddrPointer [29]).
Adding EN signal on $auto$ff.cc:262:slice$63988 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58513 [18], Q = \P2.P2.P1.PhyAddrPointer [18]).
Adding EN signal on $auto$ff.cc:262:slice$63977 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58513 [7], Q = \P2.P2.P1.PhyAddrPointer [7]).
Adding EN signal on $auto$ff.cc:262:slice$63966 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58997 [28], Q = \P2.P2.P1.InstAddrPointer [28]).
Adding EN signal on $auto$ff.cc:262:slice$63955 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58997 [17], Q = \P2.P2.P1.InstAddrPointer [17]).
Adding EN signal on $auto$ff.cc:262:slice$63944 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58997 [6], Q = \P2.P2.P1.InstAddrPointer [6]).
Adding EN signal on $auto$ff.cc:262:slice$74069 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$70310 [0], Q = \P2.P1.P1.InstQueue[13] [0]).
Adding EN signal on $auto$ff.cc:262:slice$74068 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$70186 [7], Q = \P2.P1.P1.InstQueue[14] [7]).
Adding EN signal on $auto$ff.cc:262:slice$74067 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$70186 [6], Q = \P2.P1.P1.InstQueue[14] [6]).
Adding EN signal on $auto$ff.cc:262:slice$74055 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$70062 [2], Q = \P2.P1.P1.InstQueue[15] [2]).
Adding EN signal on $auto$ff.cc:262:slice$65066 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$54446 [1], Q = \P2.P2.DataWidth [1]).
Adding EN signal on $auto$ff.cc:262:slice$65055 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$64941 [28], Q = \P2.P1.Address [28]).
Adding EN signal on $auto$ff.cc:262:slice$65044 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$64941 [17], Q = \P2.P1.Address [17]).
Adding EN signal on $auto$ff.cc:262:slice$65033 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$64941 [6], Q = \P2.P1.Address [6]).
Adding EN signal on $auto$ff.cc:262:slice$64136 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$59610, Q = \P2.P2.ReadRequest).
Adding EN signal on $auto$ff.cc:262:slice$64125 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$59559 [21], Q = \P2.P2.rEIP [21]).
Adding EN signal on $auto$ff.cc:262:slice$64114 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$59559 [10], Q = \P2.P2.rEIP [10]).
Adding EN signal on $auto$ff.cc:262:slice$64103 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$62766 [31], Q = \P2.P2.EBX [31]).
Adding EN signal on $auto$ff.cc:262:slice$64092 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$62766 [20], Q = \P2.P2.EBX [20]).
Adding EN signal on $auto$ff.cc:262:slice$64081 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$62766 [9], Q = \P2.P2.EBX [9]).
Adding EN signal on $auto$ff.cc:262:slice$64070 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$62282 [30], Q = \P2.P2.EAX [30]).
Adding EN signal on $auto$ff.cc:262:slice$64059 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$62282 [19], Q = \P2.P2.EAX [19]).
Adding EN signal on $auto$ff.cc:262:slice$64048 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$62282 [8], Q = \P2.P2.EAX [8]).
Adding EN signal on $auto$ff.cc:262:slice$64037 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$61726 [1], Q = \P2.P2.P1.InstQueueWr_Addr [1]).
Adding EN signal on $auto$ff.cc:262:slice$64026 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$63012 [6], Q = \P2.P2.P1.uWord [6]).
Adding EN signal on $auto$ff.cc:262:slice$64015 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$63255 [11], Q = \P2.P2.P1.lWord [11]).
Adding EN signal on $auto$ff.cc:262:slice$64004 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$63255 [0], Q = \P2.P2.P1.lWord [0]).
Adding EN signal on $auto$ff.cc:262:slice$63993 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58513 [23], Q = \P2.P2.P1.PhyAddrPointer [23]).
Adding EN signal on $auto$ff.cc:262:slice$63982 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58513 [12], Q = \P2.P2.P1.PhyAddrPointer [12]).
Adding EN signal on $auto$ff.cc:262:slice$63971 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58513 [1], Q = \P2.P2.P1.PhyAddrPointer [1]).
Adding EN signal on $auto$ff.cc:262:slice$63960 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58997 [22], Q = \P2.P2.P1.InstAddrPointer [22]).
Adding EN signal on $auto$ff.cc:262:slice$63949 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58997 [11], Q = \P2.P2.P1.InstAddrPointer [11]).
Adding EN signal on $auto$ff.cc:262:slice$74066 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$70186 [5], Q = \P2.P1.P1.InstQueue[14] [5]).
Adding EN signal on $auto$ff.cc:262:slice$74065 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$70186 [4], Q = \P2.P1.P1.InstQueue[14] [4]).
Adding EN signal on $auto$ff.cc:262:slice$74064 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$70186 [3], Q = \P2.P1.P1.InstQueue[14] [3]).
Adding EN signal on $auto$ff.cc:262:slice$74053 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$70062 [0], Q = \P2.P1.P1.InstQueue[15] [0]).
Adding EN signal on $auto$ff.cc:262:slice$65064 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$64523, Q = \P2.P1.StateBS16).
Adding EN signal on $auto$ff.cc:262:slice$65053 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$64941 [26], Q = \P2.P1.Address [26]).
Adding EN signal on $auto$ff.cc:262:slice$65042 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$64941 [15], Q = \P2.P1.Address [15]).
Adding EN signal on $auto$ff.cc:262:slice$65031 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$64941 [4], Q = \P2.P1.Address [4]).
Adding EN signal on $auto$ff.cc:262:slice$64134 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$59559 [30], Q = \P2.P2.rEIP [30]).
Adding EN signal on $auto$ff.cc:262:slice$64123 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$59559 [19], Q = \P2.P2.rEIP [19]).
Adding EN signal on $auto$ff.cc:262:slice$64112 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$59559 [8], Q = \P2.P2.rEIP [8]).
Adding EN signal on $auto$ff.cc:262:slice$64101 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$62766 [29], Q = \P2.P2.EBX [29]).
Adding EN signal on $auto$ff.cc:262:slice$64090 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$62766 [18], Q = \P2.P2.EBX [18]).
Adding EN signal on $auto$ff.cc:262:slice$64079 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$62766 [7], Q = \P2.P2.EBX [7]).
Adding EN signal on $auto$ff.cc:262:slice$64068 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$62282 [28], Q = \P2.P2.EAX [28]).
Adding EN signal on $auto$ff.cc:262:slice$64057 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$62282 [17], Q = \P2.P2.EAX [17]).
Adding EN signal on $auto$ff.cc:262:slice$64046 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$62282 [6], Q = \P2.P2.EAX [6]).
Adding EN signal on $auto$ff.cc:262:slice$64035 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$59667, Q = \P2.P2.CodeFetch).
Adding EN signal on $auto$ff.cc:262:slice$64024 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$63012 [4], Q = \P2.P2.P1.uWord [4]).
Adding EN signal on $auto$ff.cc:262:slice$64013 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$63255 [9], Q = \P2.P2.P1.lWord [9]).
Adding EN signal on $auto$ff.cc:262:slice$64002 ($_DFF_PP0_) from module b18 (D = $auto$rtlil.cc:2459:Mux$4009, Q = \P2.P2.P1.More).
Adding EN signal on $auto$ff.cc:262:slice$63991 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58513 [21], Q = \P2.P2.P1.PhyAddrPointer [21]).
Adding EN signal on $auto$ff.cc:262:slice$63980 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58513 [10], Q = \P2.P2.P1.PhyAddrPointer [10]).
Adding EN signal on $auto$ff.cc:262:slice$63969 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58997 [31], Q = \P2.P2.P1.InstAddrPointer [31]).
Adding EN signal on $auto$ff.cc:262:slice$63958 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58997 [20], Q = \P2.P2.P1.InstAddrPointer [20]).
Adding EN signal on $auto$ff.cc:262:slice$63947 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58997 [9], Q = \P2.P2.P1.InstAddrPointer [9]).
Adding EN signal on $auto$ff.cc:262:slice$74063 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$70186 [2], Q = \P2.P1.P1.InstQueue[14] [2]).
Adding EN signal on $auto$ff.cc:262:slice$74062 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$70186 [1], Q = \P2.P1.P1.InstQueue[14] [1]).
Adding EN signal on $auto$ff.cc:262:slice$74061 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$70186 [0], Q = \P2.P1.P1.InstQueue[14] [0]).
Adding EN signal on $auto$ff.cc:262:slice$63941 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58997 [3], Q = \P2.P2.P1.InstAddrPointer [3]).
Adding EN signal on $auto$ff.cc:262:slice$63940 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58997 [2], Q = \P2.P2.P1.InstAddrPointer [2]).
Adding EN signal on $auto$ff.cc:262:slice$63820 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$60404 [5], Q = \P2.P2.P1.InstQueue[10] [5]).
Adding EN signal on $auto$ff.cc:262:slice$63819 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$60404 [4], Q = \P2.P2.P1.InstQueue[10] [4]).
Adding EN signal on $auto$ff.cc:262:slice$63818 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$60404 [3], Q = \P2.P2.P1.InstQueue[10] [3]).
Adding EN signal on $auto$ff.cc:262:slice$63817 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$60404 [2], Q = \P2.P2.P1.InstQueue[10] [2]).
Adding EN signal on $auto$ff.cc:262:slice$63816 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$60404 [1], Q = \P2.P2.P1.InstQueue[10] [1]).
Adding EN signal on $auto$ff.cc:262:slice$63815 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$60404 [0], Q = \P2.P2.P1.InstQueue[10] [0]).
Adding EN signal on $auto$ff.cc:262:slice$63811 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$60280 [4], Q = \P2.P2.P1.InstQueue[11] [4]).
Adding EN signal on $auto$ff.cc:262:slice$63810 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$60280 [3], Q = \P2.P2.P1.InstQueue[11] [3]).
Adding EN signal on $auto$ff.cc:262:slice$53921 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$49399, Q = \P2.P3.ReadRequest).
Adding EN signal on $auto$ff.cc:262:slice$53920 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$49348 [32], Q = \P2.P3.rEIP [31]).
Adding EN signal on $auto$ff.cc:262:slice$53919 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$49348 [30], Q = \P2.P3.rEIP [30]).
Adding EN signal on $auto$ff.cc:262:slice$53918 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$49348 [29], Q = \P2.P3.rEIP [29]).
Adding EN signal on $auto$ff.cc:262:slice$53917 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$49348 [28], Q = \P2.P3.rEIP [28]).
Adding EN signal on $auto$ff.cc:262:slice$53916 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$49348 [27], Q = \P2.P3.rEIP [27]).
Adding EN signal on $auto$ff.cc:262:slice$53915 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$49348 [26], Q = \P2.P3.rEIP [26]).
Adding EN signal on $auto$ff.cc:262:slice$53914 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$49348 [25], Q = \P2.P3.rEIP [25]).
Adding EN signal on $auto$ff.cc:262:slice$53794 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$53044 [5], Q = \P2.P3.P1.lWord [5]).
Adding EN signal on $auto$ff.cc:262:slice$53793 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$53044 [4], Q = \P2.P3.P1.lWord [4]).
Adding EN signal on $auto$ff.cc:262:slice$53792 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$53044 [3], Q = \P2.P3.P1.lWord [3]).
Adding EN signal on $auto$ff.cc:262:slice$53791 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$53044 [2], Q = \P2.P3.P1.lWord [2]).
Adding EN signal on $auto$ff.cc:262:slice$53790 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$53044 [1], Q = \P2.P3.P1.lWord [1]).
Adding EN signal on $auto$ff.cc:262:slice$53789 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$53044 [0], Q = \P2.P3.P1.lWord [0]).
Adding EN signal on $auto$ff.cc:262:slice$53788 ($_DFF_PP0_) from module b18 (D = $auto$rtlil.cc:2459:Mux$4229, Q = \P2.P3.P1.Flush).
Adding EN signal on $auto$ff.cc:262:slice$53787 ($_DFF_PP0_) from module b18 (D = $auto$rtlil.cc:2459:Mux$4243, Q = \P2.P3.P1.More).
Adding EN signal on $auto$ff.cc:262:slice$53667 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$51061 [7], Q = \P2.P3.P1.InstQueue[3] [7]).
Adding EN signal on $auto$ff.cc:262:slice$53666 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$51061 [6], Q = \P2.P3.P1.InstQueue[3] [6]).
Adding EN signal on $auto$ff.cc:262:slice$53665 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$51061 [5], Q = \P2.P3.P1.InstQueue[3] [5]).
Adding EN signal on $auto$ff.cc:262:slice$53664 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$51061 [4], Q = \P2.P3.P1.InstQueue[3] [4]).
Adding EN signal on $auto$ff.cc:262:slice$53663 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$51061 [3], Q = \P2.P3.P1.InstQueue[3] [3]).
Adding EN signal on $auto$ff.cc:262:slice$53662 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$51061 [2], Q = \P2.P3.P1.InstQueue[3] [2]).
Adding EN signal on $auto$ff.cc:262:slice$53661 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$51061 [1], Q = \P2.P3.P1.InstQueue[3] [1]).
Adding EN signal on $auto$ff.cc:262:slice$53660 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$51061 [0], Q = \P2.P3.P1.InstQueue[3] [0]).
Adding EN signal on $auto$ff.cc:262:slice$40588 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$39261 [21], Q = \P1.P1.EBX [21]).
Adding EN signal on $auto$ff.cc:262:slice$40587 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$39261 [20], Q = \P1.P1.EBX [20]).
Adding EN signal on $auto$ff.cc:262:slice$40586 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$39261 [19], Q = \P1.P1.EBX [19]).
Adding EN signal on $auto$ff.cc:262:slice$40585 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$39261 [18], Q = \P1.P1.EBX [18]).
Adding EN signal on $auto$ff.cc:262:slice$40584 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$39261 [17], Q = \P1.P1.EBX [17]).
Adding EN signal on $auto$ff.cc:262:slice$40583 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$39261 [16], Q = \P1.P1.EBX [16]).
Adding EN signal on $auto$ff.cc:262:slice$30377 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25809 [23], Q = \P1.P2.rEIP [23]).
Adding EN signal on $auto$ff.cc:262:slice$30376 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25809 [22], Q = \P1.P2.rEIP [22]).
Adding EN signal on $auto$ff.cc:262:slice$17791 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13106 [3], Q = \P1.P3.P1.State2 [3]).
Adding EN signal on $auto$ff.cc:262:slice$17790 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13106 [2], Q = \P1.P3.P1.State2 [2]).
Adding EN signal on $auto$ff.cc:262:slice$17789 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13106 [1], Q = \P1.P3.P1.State2 [1]).
Adding EN signal on $auto$ff.cc:262:slice$17788 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13106 [0], Q = \P1.P3.P1.State2 [0]).
Adding EN signal on $auto$ff.cc:262:slice$17817 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$14173 [1], Q = \P1.P3.P1.InstQueue[12] [1]).
Adding EN signal on $auto$ff.cc:262:slice$17828 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$14297 [4], Q = \P1.P3.P1.InstQueue[11] [4]).
Adding EN signal on $auto$ff.cc:262:slice$17819 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$14173 [3], Q = \P1.P3.P1.InstQueue[12] [3]).
Adding EN signal on $auto$ff.cc:262:slice$17829 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$14297 [5], Q = \P1.P3.P1.InstQueue[11] [5]).
Adding EN signal on $auto$ff.cc:262:slice$17822 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$14173 [6], Q = \P1.P3.P1.InstQueue[12] [6]).
Adding EN signal on $auto$ff.cc:262:slice$17830 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$14297 [6], Q = \P1.P3.P1.InstQueue[11] [6]).
Adding EN signal on $auto$ff.cc:262:slice$17825 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$14297 [1], Q = \P1.P3.P1.InstQueue[11] [1]).
Adding EN signal on $auto$ff.cc:262:slice$17831 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$14297 [7], Q = \P1.P3.P1.InstQueue[11] [7]).
Adding EN signal on $auto$ff.cc:262:slice$17991 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$12530 [4], Q = \P1.P3.P1.PhyAddrPointer [4]).
Adding EN signal on $auto$ff.cc:262:slice$74059 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$70062 [6], Q = \P2.P1.P1.InstQueue[15] [6]).
Adding EN signal on $auto$ff.cc:262:slice$65048 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$64941 [21], Q = \P2.P1.Address [21]).
Adding EN signal on $auto$ff.cc:262:slice$65037 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$64941 [10], Q = \P2.P1.Address [10]).
Adding EN signal on $auto$ff.cc:262:slice$64129 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$59559 [25], Q = \P2.P2.rEIP [25]).
Adding EN signal on $auto$ff.cc:262:slice$64118 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$59559 [14], Q = \P2.P2.rEIP [14]).
Adding EN signal on $auto$ff.cc:262:slice$64107 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$59559 [3], Q = \P2.P2.rEIP [3]).
Adding EN signal on $auto$ff.cc:262:slice$64096 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$62766 [24], Q = \P2.P2.EBX [24]).
Adding EN signal on $auto$ff.cc:262:slice$64085 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$62766 [13], Q = \P2.P2.EBX [13]).
Adding EN signal on $auto$ff.cc:262:slice$64074 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$62766 [2], Q = \P2.P2.EBX [2]).
Adding EN signal on $auto$ff.cc:262:slice$64063 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$62282 [23], Q = \P2.P2.EAX [23]).
Adding EN signal on $auto$ff.cc:262:slice$64052 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$62282 [12], Q = \P2.P2.EAX [12]).
Adding EN signal on $auto$ff.cc:262:slice$64041 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$62282 [1], Q = \P2.P2.EAX [1]).
Adding EN signal on $auto$ff.cc:262:slice$64030 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$63012 [10], Q = \P2.P2.P1.uWord [10]).
Adding EN signal on $auto$ff.cc:262:slice$64019 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$63255 [15], Q = \P2.P2.P1.lWord [15]).
Adding EN signal on $auto$ff.cc:262:slice$64008 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$63255 [4], Q = \P2.P2.P1.lWord [4]).
Adding EN signal on $auto$ff.cc:262:slice$63997 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58513 [27], Q = \P2.P2.P1.PhyAddrPointer [27]).
Adding EN signal on $auto$ff.cc:262:slice$63986 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58513 [16], Q = \P2.P2.P1.PhyAddrPointer [16]).
Adding EN signal on $auto$ff.cc:262:slice$63975 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58513 [5], Q = \P2.P2.P1.PhyAddrPointer [5]).
Adding EN signal on $auto$ff.cc:262:slice$63964 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58997 [26], Q = \P2.P2.P1.InstAddrPointer [26]).
Adding EN signal on $auto$ff.cc:262:slice$63953 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58997 [15], Q = \P2.P2.P1.InstAddrPointer [15]).
Adding EN signal on $auto$ff.cc:262:slice$17992 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$12530 [5], Q = \P1.P3.P1.PhyAddrPointer [5]).
Adding EN signal on $auto$ff.cc:262:slice$74060 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$70062 [7], Q = \P2.P1.P1.InstQueue[15] [7]).
Adding EN signal on $auto$ff.cc:262:slice$74049 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69367 [0], Q = \P2.P1.P1.State2 [0]).
Adding EN signal on $auto$ff.cc:262:slice$65060 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$64489, Q = \P2.P1.ADS_n).
Adding EN signal on $auto$ff.cc:262:slice$65049 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$64941 [22], Q = \P2.P1.Address [22]).
Adding EN signal on $auto$ff.cc:262:slice$65038 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$64941 [11], Q = \P2.P1.Address [11]).
Adding EN signal on $auto$ff.cc:262:slice$65027 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$64941 [0], Q = \P2.P1.Address [0]).
Adding EN signal on $auto$ff.cc:262:slice$64130 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$59559 [26], Q = \P2.P2.rEIP [26]).
Adding EN signal on $auto$ff.cc:262:slice$64119 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$59559 [15], Q = \P2.P2.rEIP [15]).
Adding EN signal on $auto$ff.cc:262:slice$64108 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$59559 [4], Q = \P2.P2.rEIP [4]).
Adding EN signal on $auto$ff.cc:262:slice$64097 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$62766 [25], Q = \P2.P2.EBX [25]).
Adding EN signal on $auto$ff.cc:262:slice$64086 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$62766 [14], Q = \P2.P2.EBX [14]).
Adding EN signal on $auto$ff.cc:262:slice$64075 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$62766 [3], Q = \P2.P2.EBX [3]).
Adding EN signal on $auto$ff.cc:262:slice$64064 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$62282 [24], Q = \P2.P2.EAX [24]).
Adding EN signal on $auto$ff.cc:262:slice$64053 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$62282 [13], Q = \P2.P2.EAX [13]).
Adding EN signal on $auto$ff.cc:262:slice$64042 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$62282 [2], Q = \P2.P2.EAX [2]).
Adding EN signal on $auto$ff.cc:262:slice$64031 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$63012 [11], Q = \P2.P2.P1.uWord [11]).
Adding EN signal on $auto$ff.cc:262:slice$64020 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$63012 [0], Q = \P2.P2.P1.uWord [0]).
Adding EN signal on $auto$ff.cc:262:slice$64009 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$63255 [5], Q = \P2.P2.P1.lWord [5]).
Adding EN signal on $auto$ff.cc:262:slice$63998 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58513 [28], Q = \P2.P2.P1.PhyAddrPointer [28]).
Adding EN signal on $auto$ff.cc:262:slice$63987 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58513 [17], Q = \P2.P2.P1.PhyAddrPointer [17]).
Adding EN signal on $auto$ff.cc:262:slice$63976 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58513 [6], Q = \P2.P2.P1.PhyAddrPointer [6]).
Adding EN signal on $auto$ff.cc:262:slice$63965 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58997 [27], Q = \P2.P2.P1.InstAddrPointer [27]).
Adding EN signal on $auto$ff.cc:262:slice$63954 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58997 [16], Q = \P2.P2.P1.InstAddrPointer [16]).
Adding EN signal on $auto$ff.cc:262:slice$63939 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58997 [1], Q = \P2.P2.P1.InstAddrPointer [1]).
Adding EN signal on $auto$ff.cc:262:slice$63938 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58997 [0], Q = \P2.P2.P1.InstAddrPointer [0]).
Adding EN signal on $auto$ff.cc:262:slice$63937 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$53526 [30], Q = \P2.P3.Datao [30]).
Adding EN signal on $auto$ff.cc:262:slice$17981 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13014 [26], Q = \P1.P3.P1.InstAddrPointer [26]).
Adding EN signal on $auto$ff.cc:262:slice$63936 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$53526 [29], Q = \P2.P3.Datao [29]).
Adding EN signal on $auto$ff.cc:262:slice$63935 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$53526 [28], Q = \P2.P3.Datao [28]).
Adding EN signal on $auto$ff.cc:262:slice$63934 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$53526 [27], Q = \P2.P3.Datao [27]).
Adding EN signal on $auto$ff.cc:262:slice$17980 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13014 [25], Q = \P1.P3.P1.InstAddrPointer [25]).
Adding EN signal on $auto$ff.cc:262:slice$63933 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$53526 [26], Q = \P2.P3.Datao [26]).
Adding EN signal on $auto$ff.cc:262:slice$63932 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$53526 [25], Q = \P2.P3.Datao [25]).
Adding EN signal on $auto$ff.cc:262:slice$63931 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$53526 [24], Q = \P2.P3.Datao [24]).
Adding EN signal on $auto$ff.cc:262:slice$63930 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$53526 [23], Q = \P2.P3.Datao [23]).
Adding EN signal on $auto$ff.cc:262:slice$63929 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$53526 [22], Q = \P2.P3.Datao [22]).
Adding EN signal on $auto$ff.cc:262:slice$63928 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$53526 [21], Q = \P2.P3.Datao [21]).
Adding EN signal on $auto$ff.cc:262:slice$63927 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$53526 [20], Q = \P2.P3.Datao [20]).
Adding EN signal on $auto$ff.cc:262:slice$17979 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13014 [24], Q = \P1.P3.P1.InstAddrPointer [24]).
Adding EN signal on $auto$ff.cc:262:slice$63926 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$53526 [19], Q = \P2.P3.Datao [19]).
Adding EN signal on $auto$ff.cc:262:slice$63925 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$53526 [18], Q = \P2.P3.Datao [18]).
Adding EN signal on $auto$ff.cc:262:slice$63924 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$53526 [17], Q = \P2.P3.Datao [17]).
Adding EN signal on $auto$ff.cc:262:slice$63923 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$53526 [16], Q = \P2.P3.Datao [16]).
Adding EN signal on $auto$ff.cc:262:slice$63922 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$53526 [15], Q = \P2.P3.Datao [15]).
Adding EN signal on $auto$ff.cc:262:slice$63921 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$53526 [14], Q = \P2.P3.Datao [14]).
Adding EN signal on $auto$ff.cc:262:slice$63920 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$53526 [13], Q = \P2.P3.Datao [13]).
Adding EN signal on $auto$ff.cc:262:slice$17978 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13014 [23], Q = \P1.P3.P1.InstAddrPointer [23]).
Adding EN signal on $auto$ff.cc:262:slice$63919 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$53526 [12], Q = \P2.P3.Datao [12]).
Adding EN signal on $auto$ff.cc:262:slice$63918 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$53526 [11], Q = \P2.P3.Datao [11]).
Adding EN signal on $auto$ff.cc:262:slice$63917 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$53526 [10], Q = \P2.P3.Datao [10]).
Adding EN signal on $auto$ff.cc:262:slice$63916 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$53526 [9], Q = \P2.P3.Datao [9]).
Adding EN signal on $auto$ff.cc:262:slice$63915 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$53526 [8], Q = \P2.P3.Datao [8]).
Adding EN signal on $auto$ff.cc:262:slice$63914 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$53526 [7], Q = \P2.P3.Datao [7]).
Adding EN signal on $auto$ff.cc:262:slice$63913 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$53526 [6], Q = \P2.P3.Datao [6]).
Adding EN signal on $auto$ff.cc:262:slice$17977 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13014 [22], Q = \P1.P3.P1.InstAddrPointer [22]).
Adding EN signal on $auto$ff.cc:262:slice$63912 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$53526 [5], Q = \P2.P3.Datao [5]).
Adding EN signal on $auto$ff.cc:262:slice$63911 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$53526 [4], Q = \P2.P3.Datao [4]).
Adding EN signal on $auto$ff.cc:262:slice$63910 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$53526 [3], Q = \P2.P3.Datao [3]).
Adding EN signal on $auto$ff.cc:262:slice$63909 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$53526 [2], Q = \P2.P3.Datao [2]).
Adding EN signal on $auto$ff.cc:262:slice$63908 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$53526 [1], Q = \P2.P3.Datao [1]).
Adding EN signal on $auto$ff.cc:262:slice$63907 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$53526 [0], Q = \P2.P3.Datao [0]).
Adding EN signal on $auto$ff.cc:262:slice$63906 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$51594 [3], Q = \P2.P3.P1.InstQueueRd_Addr [3]).
Adding EN signal on $auto$ff.cc:262:slice$17976 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13014 [21], Q = \P1.P3.P1.InstAddrPointer [21]).
Adding EN signal on $auto$ff.cc:262:slice$63905 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$51594 [2], Q = \P2.P3.P1.InstQueueRd_Addr [2]).
Adding EN signal on $auto$ff.cc:262:slice$63904 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$51594 [1], Q = \P2.P3.P1.InstQueueRd_Addr [1]).
Adding EN signal on $auto$ff.cc:262:slice$63903 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$51594 [0], Q = \P2.P3.P1.InstQueueRd_Addr [0]).
Adding EN signal on $auto$ff.cc:262:slice$63902 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$61644 [7], Q = \P2.P2.P1.InstQueue[0] [7]).
Adding EN signal on $auto$ff.cc:262:slice$63901 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$61644 [6], Q = \P2.P2.P1.InstQueue[0] [6]).
Adding EN signal on $auto$ff.cc:262:slice$63900 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$61644 [5], Q = \P2.P2.P1.InstQueue[0] [5]).
Adding EN signal on $auto$ff.cc:262:slice$63899 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$61644 [4], Q = \P2.P2.P1.InstQueue[0] [4]).
Adding EN signal on $auto$ff.cc:262:slice$17975 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13014 [20], Q = \P1.P3.P1.InstAddrPointer [20]).
Adding EN signal on $auto$ff.cc:262:slice$63898 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$61644 [3], Q = \P2.P2.P1.InstQueue[0] [3]).
Adding EN signal on $auto$ff.cc:262:slice$63897 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$61644 [2], Q = \P2.P2.P1.InstQueue[0] [2]).
Adding EN signal on $auto$ff.cc:262:slice$63896 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$61644 [1], Q = \P2.P2.P1.InstQueue[0] [1]).
Adding EN signal on $auto$ff.cc:262:slice$63895 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$61644 [0], Q = \P2.P2.P1.InstQueue[0] [0]).
Adding EN signal on $auto$ff.cc:262:slice$63894 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$61520 [7], Q = \P2.P2.P1.InstQueue[1] [7]).
Adding EN signal on $auto$ff.cc:262:slice$63893 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$61520 [6], Q = \P2.P2.P1.InstQueue[1] [6]).
Adding EN signal on $auto$ff.cc:262:slice$63892 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$61520 [5], Q = \P2.P2.P1.InstQueue[1] [5]).
Adding EN signal on $auto$ff.cc:262:slice$17974 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13014 [19], Q = \P1.P3.P1.InstAddrPointer [19]).
Adding EN signal on $auto$ff.cc:262:slice$63891 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$61520 [4], Q = \P2.P2.P1.InstQueue[1] [4]).
Adding EN signal on $auto$ff.cc:262:slice$63890 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$61520 [3], Q = \P2.P2.P1.InstQueue[1] [3]).
Adding EN signal on $auto$ff.cc:262:slice$63889 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$61520 [2], Q = \P2.P2.P1.InstQueue[1] [2]).
Adding EN signal on $auto$ff.cc:262:slice$63888 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$61520 [1], Q = \P2.P2.P1.InstQueue[1] [1]).
Adding EN signal on $auto$ff.cc:262:slice$63887 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$61520 [0], Q = \P2.P2.P1.InstQueue[1] [0]).
Adding EN signal on $auto$ff.cc:262:slice$63886 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$61396 [7], Q = \P2.P2.P1.InstQueue[2] [7]).
Adding EN signal on $auto$ff.cc:262:slice$63885 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$61396 [6], Q = \P2.P2.P1.InstQueue[2] [6]).
Adding EN signal on $auto$ff.cc:262:slice$17973 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13014 [18], Q = \P1.P3.P1.InstAddrPointer [18]).
Adding EN signal on $auto$ff.cc:262:slice$63884 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$61396 [5], Q = \P2.P2.P1.InstQueue[2] [5]).
Adding EN signal on $auto$ff.cc:262:slice$63883 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$61396 [4], Q = \P2.P2.P1.InstQueue[2] [4]).
Adding EN signal on $auto$ff.cc:262:slice$63882 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$61396 [3], Q = \P2.P2.P1.InstQueue[2] [3]).
Adding EN signal on $auto$ff.cc:262:slice$63881 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$61396 [2], Q = \P2.P2.P1.InstQueue[2] [2]).
Adding EN signal on $auto$ff.cc:262:slice$63880 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$61396 [1], Q = \P2.P2.P1.InstQueue[2] [1]).
Adding EN signal on $auto$ff.cc:262:slice$63879 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$61396 [0], Q = \P2.P2.P1.InstQueue[2] [0]).
Adding EN signal on $auto$ff.cc:262:slice$63878 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$61272 [7], Q = \P2.P2.P1.InstQueue[3] [7]).
Adding EN signal on $auto$ff.cc:262:slice$17972 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13014 [17], Q = \P1.P3.P1.InstAddrPointer [17]).
Adding EN signal on $auto$ff.cc:262:slice$63877 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$61272 [6], Q = \P2.P2.P1.InstQueue[3] [6]).
Adding EN signal on $auto$ff.cc:262:slice$63876 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$61272 [5], Q = \P2.P2.P1.InstQueue[3] [5]).
Adding EN signal on $auto$ff.cc:262:slice$63875 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$61272 [4], Q = \P2.P2.P1.InstQueue[3] [4]).
Adding EN signal on $auto$ff.cc:262:slice$63874 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$61272 [3], Q = \P2.P2.P1.InstQueue[3] [3]).
Adding EN signal on $auto$ff.cc:262:slice$63873 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$61272 [2], Q = \P2.P2.P1.InstQueue[3] [2]).
Adding EN signal on $auto$ff.cc:262:slice$63872 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$61272 [1], Q = \P2.P2.P1.InstQueue[3] [1]).
Adding EN signal on $auto$ff.cc:262:slice$63871 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$61272 [0], Q = \P2.P2.P1.InstQueue[3] [0]).
Adding EN signal on $auto$ff.cc:262:slice$17971 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13014 [16], Q = \P1.P3.P1.InstAddrPointer [16]).
Adding EN signal on $auto$ff.cc:262:slice$63870 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$61148 [7], Q = \P2.P2.P1.InstQueue[4] [7]).
Adding EN signal on $auto$ff.cc:262:slice$63869 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$61148 [6], Q = \P2.P2.P1.InstQueue[4] [6]).
Adding EN signal on $auto$ff.cc:262:slice$63868 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$61148 [5], Q = \P2.P2.P1.InstQueue[4] [5]).
Adding EN signal on $auto$ff.cc:262:slice$63867 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$61148 [4], Q = \P2.P2.P1.InstQueue[4] [4]).
Adding EN signal on $auto$ff.cc:262:slice$63866 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$61148 [3], Q = \P2.P2.P1.InstQueue[4] [3]).
Adding EN signal on $auto$ff.cc:262:slice$63865 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$61148 [2], Q = \P2.P2.P1.InstQueue[4] [2]).
Adding EN signal on $auto$ff.cc:262:slice$63864 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$61148 [1], Q = \P2.P2.P1.InstQueue[4] [1]).
Adding EN signal on $auto$ff.cc:262:slice$17970 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13014 [15], Q = \P1.P3.P1.InstAddrPointer [15]).
Adding EN signal on $auto$ff.cc:262:slice$63863 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$61148 [0], Q = \P2.P2.P1.InstQueue[4] [0]).
Adding EN signal on $auto$ff.cc:262:slice$63862 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$61024 [7], Q = \P2.P2.P1.InstQueue[5] [7]).
Adding EN signal on $auto$ff.cc:262:slice$63861 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$61024 [6], Q = \P2.P2.P1.InstQueue[5] [6]).
Adding EN signal on $auto$ff.cc:262:slice$63860 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$61024 [5], Q = \P2.P2.P1.InstQueue[5] [5]).
Adding EN signal on $auto$ff.cc:262:slice$63859 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$61024 [4], Q = \P2.P2.P1.InstQueue[5] [4]).
Adding EN signal on $auto$ff.cc:262:slice$63858 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$61024 [3], Q = \P2.P2.P1.InstQueue[5] [3]).
Adding EN signal on $auto$ff.cc:262:slice$63857 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$61024 [2], Q = \P2.P2.P1.InstQueue[5] [2]).
Adding EN signal on $auto$ff.cc:262:slice$17969 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13014 [14], Q = \P1.P3.P1.InstAddrPointer [14]).
Adding EN signal on $auto$ff.cc:262:slice$63856 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$61024 [1], Q = \P2.P2.P1.InstQueue[5] [1]).
Adding EN signal on $auto$ff.cc:262:slice$63855 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$61024 [0], Q = \P2.P2.P1.InstQueue[5] [0]).
Adding EN signal on $auto$ff.cc:262:slice$63854 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$60900 [7], Q = \P2.P2.P1.InstQueue[6] [7]).
Adding EN signal on $auto$ff.cc:262:slice$63853 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$60900 [6], Q = \P2.P2.P1.InstQueue[6] [6]).
Adding EN signal on $auto$ff.cc:262:slice$63852 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$60900 [5], Q = \P2.P2.P1.InstQueue[6] [5]).
Adding EN signal on $auto$ff.cc:262:slice$63851 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$60900 [4], Q = \P2.P2.P1.InstQueue[6] [4]).
Adding EN signal on $auto$ff.cc:262:slice$63850 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$60900 [3], Q = \P2.P2.P1.InstQueue[6] [3]).
Adding EN signal on $auto$ff.cc:262:slice$17968 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13014 [13], Q = \P1.P3.P1.InstAddrPointer [13]).
Adding EN signal on $auto$ff.cc:262:slice$63849 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$60900 [2], Q = \P2.P2.P1.InstQueue[6] [2]).
Adding EN signal on $auto$ff.cc:262:slice$63848 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$60900 [1], Q = \P2.P2.P1.InstQueue[6] [1]).
Adding EN signal on $auto$ff.cc:262:slice$63847 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$60900 [0], Q = \P2.P2.P1.InstQueue[6] [0]).
Adding EN signal on $auto$ff.cc:262:slice$63846 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$60776 [7], Q = \P2.P2.P1.InstQueue[7] [7]).
Adding EN signal on $auto$ff.cc:262:slice$63845 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$60776 [6], Q = \P2.P2.P1.InstQueue[7] [6]).
Adding EN signal on $auto$ff.cc:262:slice$63844 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$60776 [5], Q = \P2.P2.P1.InstQueue[7] [5]).
Adding EN signal on $auto$ff.cc:262:slice$63843 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$60776 [4], Q = \P2.P2.P1.InstQueue[7] [4]).
Adding EN signal on $auto$ff.cc:262:slice$17967 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13014 [12], Q = \P1.P3.P1.InstAddrPointer [12]).
Adding EN signal on $auto$ff.cc:262:slice$63842 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$60776 [3], Q = \P2.P2.P1.InstQueue[7] [3]).
Adding EN signal on $auto$ff.cc:262:slice$63841 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$60776 [2], Q = \P2.P2.P1.InstQueue[7] [2]).
Adding EN signal on $auto$ff.cc:262:slice$63840 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$60776 [1], Q = \P2.P2.P1.InstQueue[7] [1]).
Adding EN signal on $auto$ff.cc:262:slice$63839 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$60776 [0], Q = \P2.P2.P1.InstQueue[7] [0]).
Adding EN signal on $auto$ff.cc:262:slice$63838 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$60652 [7], Q = \P2.P2.P1.InstQueue[8] [7]).
Adding EN signal on $auto$ff.cc:262:slice$63837 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$60652 [6], Q = \P2.P2.P1.InstQueue[8] [6]).
Adding EN signal on $auto$ff.cc:262:slice$63836 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$60652 [5], Q = \P2.P2.P1.InstQueue[8] [5]).
Adding EN signal on $auto$ff.cc:262:slice$17966 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13014 [11], Q = \P1.P3.P1.InstAddrPointer [11]).
Adding EN signal on $auto$ff.cc:262:slice$63835 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$60652 [4], Q = \P2.P2.P1.InstQueue[8] [4]).
Adding EN signal on $auto$ff.cc:262:slice$63834 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$60652 [3], Q = \P2.P2.P1.InstQueue[8] [3]).
Adding EN signal on $auto$ff.cc:262:slice$63833 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$60652 [2], Q = \P2.P2.P1.InstQueue[8] [2]).
Adding EN signal on $auto$ff.cc:262:slice$63832 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$60652 [1], Q = \P2.P2.P1.InstQueue[8] [1]).
Adding EN signal on $auto$ff.cc:262:slice$63831 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$60652 [0], Q = \P2.P2.P1.InstQueue[8] [0]).
Adding EN signal on $auto$ff.cc:262:slice$63830 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$60528 [7], Q = \P2.P2.P1.InstQueue[9] [7]).
Adding EN signal on $auto$ff.cc:262:slice$63829 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$60528 [6], Q = \P2.P2.P1.InstQueue[9] [6]).
Adding EN signal on $auto$ff.cc:262:slice$17965 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13014 [10], Q = \P1.P3.P1.InstAddrPointer [10]).
Adding EN signal on $auto$ff.cc:262:slice$63828 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$60528 [5], Q = \P2.P2.P1.InstQueue[9] [5]).
Adding EN signal on $auto$ff.cc:262:slice$63827 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$60528 [4], Q = \P2.P2.P1.InstQueue[9] [4]).
Adding EN signal on $auto$ff.cc:262:slice$63826 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$60528 [3], Q = \P2.P2.P1.InstQueue[9] [3]).
Adding EN signal on $auto$ff.cc:262:slice$63825 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$60528 [2], Q = \P2.P2.P1.InstQueue[9] [2]).
Adding EN signal on $auto$ff.cc:262:slice$63824 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$60528 [1], Q = \P2.P2.P1.InstQueue[9] [1]).
Adding EN signal on $auto$ff.cc:262:slice$63823 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$60528 [0], Q = \P2.P2.P1.InstQueue[9] [0]).
Adding EN signal on $auto$ff.cc:262:slice$63822 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$60404 [7], Q = \P2.P2.P1.InstQueue[10] [7]).
Adding EN signal on $auto$ff.cc:262:slice$17964 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13014 [9], Q = \P1.P3.P1.InstAddrPointer [9]).
Adding EN signal on $auto$ff.cc:262:slice$63809 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$60280 [2], Q = \P2.P2.P1.InstQueue[11] [2]).
Adding EN signal on $auto$ff.cc:262:slice$63808 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$60280 [1], Q = \P2.P2.P1.InstQueue[11] [1]).
Adding EN signal on $auto$ff.cc:262:slice$63807 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$60280 [0], Q = \P2.P2.P1.InstQueue[11] [0]).
Adding EN signal on $auto$ff.cc:262:slice$17962 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13014 [7], Q = \P1.P3.P1.InstAddrPointer [7]).
Adding EN signal on $auto$ff.cc:262:slice$63806 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$60156 [7], Q = \P2.P2.P1.InstQueue[12] [7]).
Adding EN signal on $auto$ff.cc:262:slice$63805 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$60156 [6], Q = \P2.P2.P1.InstQueue[12] [6]).
Adding EN signal on $auto$ff.cc:262:slice$63804 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$60156 [5], Q = \P2.P2.P1.InstQueue[12] [5]).
Adding EN signal on $auto$ff.cc:262:slice$17961 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13014 [6], Q = \P1.P3.P1.InstAddrPointer [6]).
Adding EN signal on $auto$ff.cc:262:slice$63803 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$60156 [4], Q = \P2.P2.P1.InstQueue[12] [4]).
Adding EN signal on $auto$ff.cc:262:slice$63802 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$60156 [3], Q = \P2.P2.P1.InstQueue[12] [3]).
Adding EN signal on $auto$ff.cc:262:slice$63801 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$60156 [2], Q = \P2.P2.P1.InstQueue[12] [2]).
Adding EN signal on $auto$ff.cc:262:slice$63800 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$60156 [1], Q = \P2.P2.P1.InstQueue[12] [1]).
Adding EN signal on $auto$ff.cc:262:slice$63799 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$60156 [0], Q = \P2.P2.P1.InstQueue[12] [0]).
Adding EN signal on $auto$ff.cc:262:slice$63798 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$60032 [7], Q = \P2.P2.P1.InstQueue[13] [7]).
Adding EN signal on $auto$ff.cc:262:slice$63797 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$60032 [6], Q = \P2.P2.P1.InstQueue[13] [6]).
Adding EN signal on $auto$ff.cc:262:slice$17960 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13014 [5], Q = \P1.P3.P1.InstAddrPointer [5]).
Adding EN signal on $auto$ff.cc:262:slice$63796 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$60032 [5], Q = \P2.P2.P1.InstQueue[13] [5]).
Adding EN signal on $auto$ff.cc:262:slice$63795 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$60032 [4], Q = \P2.P2.P1.InstQueue[13] [4]).
Adding EN signal on $auto$ff.cc:262:slice$63794 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$60032 [3], Q = \P2.P2.P1.InstQueue[13] [3]).
Adding EN signal on $auto$ff.cc:262:slice$63793 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$60032 [2], Q = \P2.P2.P1.InstQueue[13] [2]).
Adding EN signal on $auto$ff.cc:262:slice$63792 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$60032 [1], Q = \P2.P2.P1.InstQueue[13] [1]).
Adding EN signal on $auto$ff.cc:262:slice$63791 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$60032 [0], Q = \P2.P2.P1.InstQueue[13] [0]).
Adding EN signal on $auto$ff.cc:262:slice$63790 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$59908 [7], Q = \P2.P2.P1.InstQueue[14] [7]).
Adding EN signal on $auto$ff.cc:262:slice$17959 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13014 [4], Q = \P1.P3.P1.InstAddrPointer [4]).
Adding EN signal on $auto$ff.cc:262:slice$63789 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$59908 [6], Q = \P2.P2.P1.InstQueue[14] [6]).
Adding EN signal on $auto$ff.cc:262:slice$63788 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$59908 [5], Q = \P2.P2.P1.InstQueue[14] [5]).
Adding EN signal on $auto$ff.cc:262:slice$63787 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$59908 [4], Q = \P2.P2.P1.InstQueue[14] [4]).
Adding EN signal on $auto$ff.cc:262:slice$63786 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$59908 [3], Q = \P2.P2.P1.InstQueue[14] [3]).
Adding EN signal on $auto$ff.cc:262:slice$63785 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$59908 [2], Q = \P2.P2.P1.InstQueue[14] [2]).
Adding EN signal on $auto$ff.cc:262:slice$63784 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$59908 [1], Q = \P2.P2.P1.InstQueue[14] [1]).
Adding EN signal on $auto$ff.cc:262:slice$63783 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$59908 [0], Q = \P2.P2.P1.InstQueue[14] [0]).
Adding EN signal on $auto$ff.cc:262:slice$17958 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13014 [3], Q = \P1.P3.P1.InstAddrPointer [3]).
Adding EN signal on $auto$ff.cc:262:slice$63782 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$59784 [7], Q = \P2.P2.P1.InstQueue[15] [7]).
Adding EN signal on $auto$ff.cc:262:slice$63781 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$59784 [6], Q = \P2.P2.P1.InstQueue[15] [6]).
Adding EN signal on $auto$ff.cc:262:slice$63780 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$59784 [5], Q = \P2.P2.P1.InstQueue[15] [5]).
Adding EN signal on $auto$ff.cc:262:slice$63779 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$59784 [4], Q = \P2.P2.P1.InstQueue[15] [4]).
Adding EN signal on $auto$ff.cc:262:slice$63778 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$59784 [3], Q = \P2.P2.P1.InstQueue[15] [3]).
Adding EN signal on $auto$ff.cc:262:slice$63777 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$59784 [2], Q = \P2.P2.P1.InstQueue[15] [2]).
Adding EN signal on $auto$ff.cc:262:slice$63776 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$59784 [1], Q = \P2.P2.P1.InstQueue[15] [1]).
Adding EN signal on $auto$ff.cc:262:slice$17957 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13014 [2], Q = \P1.P3.P1.InstAddrPointer [2]).
Adding EN signal on $auto$ff.cc:262:slice$63775 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$59784 [0], Q = \P2.P2.P1.InstQueue[15] [0]).
Adding EN signal on $auto$ff.cc:262:slice$63774 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$59089 [3], Q = \P2.P2.P1.State2 [3]).
Adding EN signal on $auto$ff.cc:262:slice$63773 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$59089 [2], Q = \P2.P2.P1.State2 [2]).
Adding EN signal on $auto$ff.cc:262:slice$63772 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$59089 [1], Q = \P2.P2.P1.State2 [1]).
Adding EN signal on $auto$ff.cc:262:slice$63771 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$59089 [0], Q = \P2.P2.P1.State2 [0]).
Adding EN signal on $auto$ff.cc:262:slice$17956 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13014 [1], Q = \P1.P3.P1.InstAddrPointer [1]).
Adding EN signal on $auto$ff.cc:262:slice$17955 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13014 [0], Q = \P1.P3.P1.InstAddrPointer [0]).
Adding EN signal on $auto$ff.cc:262:slice$17954 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$74015 [30], Q = \P2.P1.Datao [30]).
Adding EN signal on $auto$ff.cc:262:slice$17953 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$74015 [29], Q = \P2.P1.Datao [29]).
Adding EN signal on $auto$ff.cc:262:slice$17952 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$74015 [28], Q = \P2.P1.Datao [28]).
Adding EN signal on $auto$ff.cc:262:slice$54787 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$44237 [1], Q = \P2.P3.DataWidth [1]).
Adding EN signal on $auto$ff.cc:262:slice$54786 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$44237 [0], Q = \P2.P3.DataWidth [0]).
Adding EN signal on $auto$ff.cc:262:slice$54785 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$54244, Q = \P2.P2.StateBS16).
Adding EN signal on $auto$ff.cc:262:slice$54784 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$54200 [2], Q = \P2.P2.State [2]).
Adding EN signal on $auto$ff.cc:262:slice$54783 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$54200 [1], Q = \P2.P2.State [1]).
Adding EN signal on $auto$ff.cc:262:slice$54782 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$54200 [0], Q = \P2.P2.State [0]).
Adding EN signal on $auto$ff.cc:262:slice$54781 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$54178, Q = \P2.P2.ADS_n).
Adding EN signal on $auto$ff.cc:262:slice$17951 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$74015 [27], Q = \P2.P1.Datao [27]).
Adding EN signal on $auto$ff.cc:262:slice$54779 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$54168, Q = \P2.P2.D_C_n).
Adding EN signal on $auto$ff.cc:262:slice$54777 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$54662 [29], Q = \P2.P2.Address [29]).
Adding EN signal on $auto$ff.cc:262:slice$54776 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$54662 [28], Q = \P2.P2.Address [28]).
Adding EN signal on $auto$ff.cc:262:slice$54775 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$54662 [27], Q = \P2.P2.Address [27]).
Adding EN signal on $auto$ff.cc:262:slice$54774 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$54662 [26], Q = \P2.P2.Address [26]).
Adding EN signal on $auto$ff.cc:262:slice$17950 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$74015 [26], Q = \P2.P1.Datao [26]).
Adding EN signal on $auto$ff.cc:262:slice$54773 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$54662 [25], Q = \P2.P2.Address [25]).
Adding EN signal on $auto$ff.cc:262:slice$54772 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$54662 [24], Q = \P2.P2.Address [24]).
Adding EN signal on $auto$ff.cc:262:slice$54771 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$54662 [23], Q = \P2.P2.Address [23]).
Adding EN signal on $auto$ff.cc:262:slice$54770 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$54662 [22], Q = \P2.P2.Address [22]).
Adding EN signal on $auto$ff.cc:262:slice$54769 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$54662 [21], Q = \P2.P2.Address [21]).
Adding EN signal on $auto$ff.cc:262:slice$54768 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$54662 [20], Q = \P2.P2.Address [20]).
Adding EN signal on $auto$ff.cc:262:slice$54767 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$54662 [19], Q = \P2.P2.Address [19]).
Adding EN signal on $auto$ff.cc:262:slice$17949 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$74015 [25], Q = \P2.P1.Datao [25]).
Adding EN signal on $auto$ff.cc:262:slice$54766 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$54662 [18], Q = \P2.P2.Address [18]).
Adding EN signal on $auto$ff.cc:262:slice$54765 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$54662 [17], Q = \P2.P2.Address [17]).
Adding EN signal on $auto$ff.cc:262:slice$54764 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$54662 [16], Q = \P2.P2.Address [16]).
Adding EN signal on $auto$ff.cc:262:slice$54763 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$54662 [15], Q = \P2.P2.Address [15]).
Adding EN signal on $auto$ff.cc:262:slice$54762 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$54662 [14], Q = \P2.P2.Address [14]).
Adding EN signal on $auto$ff.cc:262:slice$54761 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$54662 [13], Q = \P2.P2.Address [13]).
Adding EN signal on $auto$ff.cc:262:slice$54760 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$54662 [12], Q = \P2.P2.Address [12]).
Adding EN signal on $auto$ff.cc:262:slice$17948 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$74015 [24], Q = \P2.P1.Datao [24]).
Adding EN signal on $auto$ff.cc:262:slice$54759 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$54662 [11], Q = \P2.P2.Address [11]).
Adding EN signal on $auto$ff.cc:262:slice$54758 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$54662 [10], Q = \P2.P2.Address [10]).
Adding EN signal on $auto$ff.cc:262:slice$54757 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$54662 [9], Q = \P2.P2.Address [9]).
Adding EN signal on $auto$ff.cc:262:slice$54756 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$54662 [8], Q = \P2.P2.Address [8]).
Adding EN signal on $auto$ff.cc:262:slice$54755 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$54662 [7], Q = \P2.P2.Address [7]).
Adding EN signal on $auto$ff.cc:262:slice$54754 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$54662 [6], Q = \P2.P2.Address [6]).
Adding EN signal on $auto$ff.cc:262:slice$54753 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$54662 [5], Q = \P2.P2.Address [5]).
Adding EN signal on $auto$ff.cc:262:slice$17947 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$74015 [23], Q = \P2.P1.Datao [23]).
Adding EN signal on $auto$ff.cc:262:slice$54752 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$54662 [4], Q = \P2.P2.Address [4]).
Adding EN signal on $auto$ff.cc:262:slice$54751 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$54662 [3], Q = \P2.P2.Address [3]).
Adding EN signal on $auto$ff.cc:262:slice$54750 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$54662 [2], Q = \P2.P2.Address [2]).
Adding EN signal on $auto$ff.cc:262:slice$54749 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$54662 [1], Q = \P2.P2.Address [1]).
Adding EN signal on $auto$ff.cc:262:slice$54748 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$54662 [0], Q = \P2.P2.Address [0]).
Adding EN signal on $auto$ff.cc:262:slice$17946 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$74015 [22], Q = \P2.P1.Datao [22]).
Adding EN signal on $auto$ff.cc:262:slice$53923 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$49437, Q = \P2.P3.RequestPending).
Adding EN signal on $auto$ff.cc:262:slice$17945 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$74015 [21], Q = \P2.P1.Datao [21]).
Adding EN signal on $auto$ff.cc:262:slice$53913 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$49348 [24], Q = \P2.P3.rEIP [24]).
Adding EN signal on $auto$ff.cc:262:slice$53912 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$49348 [23], Q = \P2.P3.rEIP [23]).
Adding EN signal on $auto$ff.cc:262:slice$53911 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$49348 [22], Q = \P2.P3.rEIP [22]).
Adding EN signal on $auto$ff.cc:262:slice$17943 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$74015 [19], Q = \P2.P1.Datao [19]).
Adding EN signal on $auto$ff.cc:262:slice$53910 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$49348 [21], Q = \P2.P3.rEIP [21]).
Adding EN signal on $auto$ff.cc:262:slice$53909 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$49348 [20], Q = \P2.P3.rEIP [20]).
Adding EN signal on $auto$ff.cc:262:slice$53908 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$49348 [19], Q = \P2.P3.rEIP [19]).
Adding EN signal on $auto$ff.cc:262:slice$17942 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$74015 [18], Q = \P2.P1.Datao [18]).
Adding EN signal on $auto$ff.cc:262:slice$53907 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$49348 [18], Q = \P2.P3.rEIP [18]).
Adding EN signal on $auto$ff.cc:262:slice$53906 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$49348 [17], Q = \P2.P3.rEIP [17]).
Adding EN signal on $auto$ff.cc:262:slice$53905 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$49348 [16], Q = \P2.P3.rEIP [16]).
Adding EN signal on $auto$ff.cc:262:slice$53904 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$49348 [15], Q = \P2.P3.rEIP [15]).
Adding EN signal on $auto$ff.cc:262:slice$53903 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$49348 [14], Q = \P2.P3.rEIP [14]).
Adding EN signal on $auto$ff.cc:262:slice$53902 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$49348 [13], Q = \P2.P3.rEIP [13]).
Adding EN signal on $auto$ff.cc:262:slice$53901 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$49348 [12], Q = \P2.P3.rEIP [12]).
Adding EN signal on $auto$ff.cc:262:slice$17941 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$74015 [17], Q = \P2.P1.Datao [17]).
Adding EN signal on $auto$ff.cc:262:slice$53900 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$49348 [11], Q = \P2.P3.rEIP [11]).
Adding EN signal on $auto$ff.cc:262:slice$53899 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$49348 [10], Q = \P2.P3.rEIP [10]).
Adding EN signal on $auto$ff.cc:262:slice$53898 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$49348 [9], Q = \P2.P3.rEIP [9]).
Adding EN signal on $auto$ff.cc:262:slice$53897 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$49348 [8], Q = \P2.P3.rEIP [8]).
Adding EN signal on $auto$ff.cc:262:slice$53896 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$49348 [7], Q = \P2.P3.rEIP [7]).
Adding EN signal on $auto$ff.cc:262:slice$53895 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$49348 [6], Q = \P2.P3.rEIP [6]).
Adding EN signal on $auto$ff.cc:262:slice$53894 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$49348 [5], Q = \P2.P3.rEIP [5]).
Adding EN signal on $auto$ff.cc:262:slice$17940 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$74015 [16], Q = \P2.P1.Datao [16]).
Adding EN signal on $auto$ff.cc:262:slice$53893 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$49348 [4], Q = \P2.P3.rEIP [4]).
Adding EN signal on $auto$ff.cc:262:slice$53892 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$49348 [3], Q = \P2.P3.rEIP [3]).
Adding EN signal on $auto$ff.cc:262:slice$53891 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$49348 [2], Q = \P2.P3.rEIP [2]).
Adding EN signal on $auto$ff.cc:262:slice$53890 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$49348 [1], Q = \P2.P3.rEIP [1]).
Adding EN signal on $auto$ff.cc:262:slice$53889 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$49348 [0], Q = \P2.P3.rEIP [0]).
Adding EN signal on $auto$ff.cc:262:slice$53888 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52555 [31], Q = \P2.P3.EBX [31]).
Adding EN signal on $auto$ff.cc:262:slice$53887 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52555 [30], Q = \P2.P3.EBX [30]).
Adding EN signal on $auto$ff.cc:262:slice$17939 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$74015 [15], Q = \P2.P1.Datao [15]).
Adding EN signal on $auto$ff.cc:262:slice$53886 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52555 [29], Q = \P2.P3.EBX [29]).
Adding EN signal on $auto$ff.cc:262:slice$53885 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52555 [28], Q = \P2.P3.EBX [28]).
Adding EN signal on $auto$ff.cc:262:slice$53884 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52555 [27], Q = \P2.P3.EBX [27]).
Adding EN signal on $auto$ff.cc:262:slice$53883 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52555 [26], Q = \P2.P3.EBX [26]).
Adding EN signal on $auto$ff.cc:262:slice$53882 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52555 [25], Q = \P2.P3.EBX [25]).
Adding EN signal on $auto$ff.cc:262:slice$53881 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52555 [24], Q = \P2.P3.EBX [24]).
Adding EN signal on $auto$ff.cc:262:slice$53880 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52555 [23], Q = \P2.P3.EBX [23]).
Adding EN signal on $auto$ff.cc:262:slice$17938 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$74015 [14], Q = \P2.P1.Datao [14]).
Adding EN signal on $auto$ff.cc:262:slice$53879 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52555 [22], Q = \P2.P3.EBX [22]).
Adding EN signal on $auto$ff.cc:262:slice$53878 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52555 [21], Q = \P2.P3.EBX [21]).
Adding EN signal on $auto$ff.cc:262:slice$53877 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52555 [20], Q = \P2.P3.EBX [20]).
Adding EN signal on $auto$ff.cc:262:slice$53876 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52555 [19], Q = \P2.P3.EBX [19]).
Adding EN signal on $auto$ff.cc:262:slice$53875 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52555 [18], Q = \P2.P3.EBX [18]).
Adding EN signal on $auto$ff.cc:262:slice$53874 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52555 [17], Q = \P2.P3.EBX [17]).
Adding EN signal on $auto$ff.cc:262:slice$53873 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52555 [16], Q = \P2.P3.EBX [16]).
Adding EN signal on $auto$ff.cc:262:slice$17937 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$74015 [13], Q = \P2.P1.Datao [13]).
Adding EN signal on $auto$ff.cc:262:slice$53872 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52555 [15], Q = \P2.P3.EBX [15]).
Adding EN signal on $auto$ff.cc:262:slice$53871 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52555 [14], Q = \P2.P3.EBX [14]).
Adding EN signal on $auto$ff.cc:262:slice$53870 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52555 [13], Q = \P2.P3.EBX [13]).
Adding EN signal on $auto$ff.cc:262:slice$53869 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52555 [12], Q = \P2.P3.EBX [12]).
Adding EN signal on $auto$ff.cc:262:slice$53868 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52555 [11], Q = \P2.P3.EBX [11]).
Adding EN signal on $auto$ff.cc:262:slice$53867 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52555 [10], Q = \P2.P3.EBX [10]).
Adding EN signal on $auto$ff.cc:262:slice$53866 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52555 [9], Q = \P2.P3.EBX [9]).
Adding EN signal on $auto$ff.cc:262:slice$17936 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$74015 [12], Q = \P2.P1.Datao [12]).
Adding EN signal on $auto$ff.cc:262:slice$53865 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52555 [8], Q = \P2.P3.EBX [8]).
Adding EN signal on $auto$ff.cc:262:slice$53864 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52555 [7], Q = \P2.P3.EBX [7]).
Adding EN signal on $auto$ff.cc:262:slice$53863 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52555 [6], Q = \P2.P3.EBX [6]).
Adding EN signal on $auto$ff.cc:262:slice$53862 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52555 [5], Q = \P2.P3.EBX [5]).
Adding EN signal on $auto$ff.cc:262:slice$53861 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52555 [4], Q = \P2.P3.EBX [4]).
Adding EN signal on $auto$ff.cc:262:slice$53860 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52555 [3], Q = \P2.P3.EBX [3]).
Adding EN signal on $auto$ff.cc:262:slice$53859 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52555 [2], Q = \P2.P3.EBX [2]).
Adding EN signal on $auto$ff.cc:262:slice$17935 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$74015 [11], Q = \P2.P1.Datao [11]).
Adding EN signal on $auto$ff.cc:262:slice$53858 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52555 [1], Q = \P2.P3.EBX [1]).
Adding EN signal on $auto$ff.cc:262:slice$53857 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52555 [0], Q = \P2.P3.EBX [0]).
Adding EN signal on $auto$ff.cc:262:slice$53856 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52071 [31], Q = \P2.P3.EAX [31]).
Adding EN signal on $auto$ff.cc:262:slice$53855 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52071 [30], Q = \P2.P3.EAX [30]).
Adding EN signal on $auto$ff.cc:262:slice$53854 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52071 [29], Q = \P2.P3.EAX [29]).
Adding EN signal on $auto$ff.cc:262:slice$53853 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52071 [28], Q = \P2.P3.EAX [28]).
Adding EN signal on $auto$ff.cc:262:slice$53852 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52071 [27], Q = \P2.P3.EAX [27]).
Adding EN signal on $auto$ff.cc:262:slice$17934 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$74015 [10], Q = \P2.P1.Datao [10]).
Adding EN signal on $auto$ff.cc:262:slice$53851 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52071 [26], Q = \P2.P3.EAX [26]).
Adding EN signal on $auto$ff.cc:262:slice$53850 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52071 [25], Q = \P2.P3.EAX [25]).
Adding EN signal on $auto$ff.cc:262:slice$53849 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52071 [24], Q = \P2.P3.EAX [24]).
Adding EN signal on $auto$ff.cc:262:slice$53848 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52071 [23], Q = \P2.P3.EAX [23]).
Adding EN signal on $auto$ff.cc:262:slice$53847 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52071 [22], Q = \P2.P3.EAX [22]).
Adding EN signal on $auto$ff.cc:262:slice$53846 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52071 [21], Q = \P2.P3.EAX [21]).
Adding EN signal on $auto$ff.cc:262:slice$53845 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52071 [20], Q = \P2.P3.EAX [20]).
Adding EN signal on $auto$ff.cc:262:slice$17933 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$74015 [9], Q = \P2.P1.Datao [9]).
Adding EN signal on $auto$ff.cc:262:slice$53844 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52071 [19], Q = \P2.P3.EAX [19]).
Adding EN signal on $auto$ff.cc:262:slice$53843 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52071 [18], Q = \P2.P3.EAX [18]).
Adding EN signal on $auto$ff.cc:262:slice$53842 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52071 [17], Q = \P2.P3.EAX [17]).
Adding EN signal on $auto$ff.cc:262:slice$53841 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52071 [16], Q = \P2.P3.EAX [16]).
Adding EN signal on $auto$ff.cc:262:slice$53840 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52071 [15], Q = \P2.P3.EAX [15]).
Adding EN signal on $auto$ff.cc:262:slice$53839 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52071 [14], Q = \P2.P3.EAX [14]).
Adding EN signal on $auto$ff.cc:262:slice$53838 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52071 [13], Q = \P2.P3.EAX [13]).
Adding EN signal on $auto$ff.cc:262:slice$17932 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$74015 [8], Q = \P2.P1.Datao [8]).
Adding EN signal on $auto$ff.cc:262:slice$53837 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52071 [12], Q = \P2.P3.EAX [12]).
Adding EN signal on $auto$ff.cc:262:slice$53836 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52071 [11], Q = \P2.P3.EAX [11]).
Adding EN signal on $auto$ff.cc:262:slice$53835 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52071 [10], Q = \P2.P3.EAX [10]).
Adding EN signal on $auto$ff.cc:262:slice$53834 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52071 [9], Q = \P2.P3.EAX [9]).
Adding EN signal on $auto$ff.cc:262:slice$53833 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52071 [8], Q = \P2.P3.EAX [8]).
Adding EN signal on $auto$ff.cc:262:slice$53832 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52071 [7], Q = \P2.P3.EAX [7]).
Adding EN signal on $auto$ff.cc:262:slice$53831 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52071 [6], Q = \P2.P3.EAX [6]).
Adding EN signal on $auto$ff.cc:262:slice$17931 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$74015 [7], Q = \P2.P1.Datao [7]).
Adding EN signal on $auto$ff.cc:262:slice$53830 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52071 [5], Q = \P2.P3.EAX [5]).
Adding EN signal on $auto$ff.cc:262:slice$53829 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52071 [4], Q = \P2.P3.EAX [4]).
Adding EN signal on $auto$ff.cc:262:slice$53828 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52071 [3], Q = \P2.P3.EAX [3]).
Adding EN signal on $auto$ff.cc:262:slice$53827 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52071 [2], Q = \P2.P3.EAX [2]).
Adding EN signal on $auto$ff.cc:262:slice$53826 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52071 [1], Q = \P2.P3.EAX [1]).
Adding EN signal on $auto$ff.cc:262:slice$53825 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52071 [0], Q = \P2.P3.EAX [0]).
Adding EN signal on $auto$ff.cc:262:slice$53824 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$51515 [3], Q = \P2.P3.P1.InstQueueWr_Addr [3]).
Adding EN signal on $auto$ff.cc:262:slice$17930 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$74015 [6], Q = \P2.P1.Datao [6]).
Adding EN signal on $auto$ff.cc:262:slice$53823 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$51515 [2], Q = \P2.P3.P1.InstQueueWr_Addr [2]).
Adding EN signal on $auto$ff.cc:262:slice$53822 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$51515 [1], Q = \P2.P3.P1.InstQueueWr_Addr [1]).
Adding EN signal on $auto$ff.cc:262:slice$53821 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$51515 [0], Q = \P2.P3.P1.InstQueueWr_Addr [0]).
Adding EN signal on $auto$ff.cc:262:slice$53820 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$49456, Q = \P2.P3.CodeFetch).
Adding EN signal on $auto$ff.cc:262:slice$53819 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52801 [14], Q = \P2.P3.P1.uWord [14]).
Adding EN signal on $auto$ff.cc:262:slice$53818 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52801 [13], Q = \P2.P3.P1.uWord [13]).
Adding EN signal on $auto$ff.cc:262:slice$53817 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52801 [12], Q = \P2.P3.P1.uWord [12]).
Adding EN signal on $auto$ff.cc:262:slice$17929 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$74015 [5], Q = \P2.P1.Datao [5]).
Adding EN signal on $auto$ff.cc:262:slice$53816 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52801 [11], Q = \P2.P3.P1.uWord [11]).
Adding EN signal on $auto$ff.cc:262:slice$53815 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52801 [10], Q = \P2.P3.P1.uWord [10]).
Adding EN signal on $auto$ff.cc:262:slice$53814 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52801 [9], Q = \P2.P3.P1.uWord [9]).
Adding EN signal on $auto$ff.cc:262:slice$53813 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52801 [8], Q = \P2.P3.P1.uWord [8]).
Adding EN signal on $auto$ff.cc:262:slice$53812 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52801 [7], Q = \P2.P3.P1.uWord [7]).
Adding EN signal on $auto$ff.cc:262:slice$53811 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52801 [6], Q = \P2.P3.P1.uWord [6]).
Adding EN signal on $auto$ff.cc:262:slice$53810 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52801 [5], Q = \P2.P3.P1.uWord [5]).
Adding EN signal on $auto$ff.cc:262:slice$17928 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$74015 [4], Q = \P2.P1.Datao [4]).
Adding EN signal on $auto$ff.cc:262:slice$53809 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52801 [4], Q = \P2.P3.P1.uWord [4]).
Adding EN signal on $auto$ff.cc:262:slice$53808 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52801 [3], Q = \P2.P3.P1.uWord [3]).
Adding EN signal on $auto$ff.cc:262:slice$53807 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52801 [2], Q = \P2.P3.P1.uWord [2]).
Adding EN signal on $auto$ff.cc:262:slice$53806 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52801 [1], Q = \P2.P3.P1.uWord [1]).
Adding EN signal on $auto$ff.cc:262:slice$53805 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$52801 [0], Q = \P2.P3.P1.uWord [0]).
Adding EN signal on $auto$ff.cc:262:slice$53804 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$53044 [15], Q = \P2.P3.P1.lWord [15]).
Adding EN signal on $auto$ff.cc:262:slice$53803 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$53044 [14], Q = \P2.P3.P1.lWord [14]).
Adding EN signal on $auto$ff.cc:262:slice$17927 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$74015 [3], Q = \P2.P1.Datao [3]).
Adding EN signal on $auto$ff.cc:262:slice$53802 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$53044 [13], Q = \P2.P3.P1.lWord [13]).
Adding EN signal on $auto$ff.cc:262:slice$53801 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$53044 [12], Q = \P2.P3.P1.lWord [12]).
Adding EN signal on $auto$ff.cc:262:slice$53800 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$53044 [11], Q = \P2.P3.P1.lWord [11]).
Adding EN signal on $auto$ff.cc:262:slice$53799 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$53044 [10], Q = \P2.P3.P1.lWord [10]).
Adding EN signal on $auto$ff.cc:262:slice$53798 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$53044 [9], Q = \P2.P3.P1.lWord [9]).
Adding EN signal on $auto$ff.cc:262:slice$53797 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$53044 [8], Q = \P2.P3.P1.lWord [8]).
Adding EN signal on $auto$ff.cc:262:slice$53796 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$53044 [7], Q = \P2.P3.P1.lWord [7]).
Adding EN signal on $auto$ff.cc:262:slice$17926 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$74015 [2], Q = \P2.P1.Datao [2]).
Adding EN signal on $auto$ff.cc:262:slice$53786 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48302 [31], Q = \P2.P3.P1.PhyAddrPointer [31]).
Adding EN signal on $auto$ff.cc:262:slice$53785 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48302 [30], Q = \P2.P3.P1.PhyAddrPointer [30]).
Adding EN signal on $auto$ff.cc:262:slice$53784 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48302 [29], Q = \P2.P3.P1.PhyAddrPointer [29]).
Adding EN signal on $auto$ff.cc:262:slice$17924 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$74015 [0], Q = \P2.P1.Datao [0]).
Adding EN signal on $auto$ff.cc:262:slice$53783 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48302 [28], Q = \P2.P3.P1.PhyAddrPointer [28]).
Adding EN signal on $auto$ff.cc:262:slice$53782 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48302 [27], Q = \P2.P3.P1.PhyAddrPointer [27]).
Adding EN signal on $auto$ff.cc:262:slice$53781 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48302 [26], Q = \P2.P3.P1.PhyAddrPointer [26]).
Adding EN signal on $auto$ff.cc:262:slice$17923 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$72083 [3], Q = \P2.P1.P1.InstQueueRd_Addr [3]).
Adding EN signal on $auto$ff.cc:262:slice$53780 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48302 [25], Q = \P2.P3.P1.PhyAddrPointer [25]).
Adding EN signal on $auto$ff.cc:262:slice$53779 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48302 [24], Q = \P2.P3.P1.PhyAddrPointer [24]).
Adding EN signal on $auto$ff.cc:262:slice$53778 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48302 [23], Q = \P2.P3.P1.PhyAddrPointer [23]).
Adding EN signal on $auto$ff.cc:262:slice$53777 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48302 [22], Q = \P2.P3.P1.PhyAddrPointer [22]).
Adding EN signal on $auto$ff.cc:262:slice$53776 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48302 [21], Q = \P2.P3.P1.PhyAddrPointer [21]).
Adding EN signal on $auto$ff.cc:262:slice$53775 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48302 [20], Q = \P2.P3.P1.PhyAddrPointer [20]).
Adding EN signal on $auto$ff.cc:262:slice$53774 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48302 [19], Q = \P2.P3.P1.PhyAddrPointer [19]).
Adding EN signal on $auto$ff.cc:262:slice$17922 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$72083 [2], Q = \P2.P1.P1.InstQueueRd_Addr [2]).
Adding EN signal on $auto$ff.cc:262:slice$53773 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48302 [18], Q = \P2.P3.P1.PhyAddrPointer [18]).
Adding EN signal on $auto$ff.cc:262:slice$53772 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48302 [17], Q = \P2.P3.P1.PhyAddrPointer [17]).
Adding EN signal on $auto$ff.cc:262:slice$53771 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48302 [16], Q = \P2.P3.P1.PhyAddrPointer [16]).
Adding EN signal on $auto$ff.cc:262:slice$53770 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48302 [15], Q = \P2.P3.P1.PhyAddrPointer [15]).
Adding EN signal on $auto$ff.cc:262:slice$53769 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48302 [14], Q = \P2.P3.P1.PhyAddrPointer [14]).
Adding EN signal on $auto$ff.cc:262:slice$53768 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48302 [13], Q = \P2.P3.P1.PhyAddrPointer [13]).
Adding EN signal on $auto$ff.cc:262:slice$53767 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48302 [12], Q = \P2.P3.P1.PhyAddrPointer [12]).
Adding EN signal on $auto$ff.cc:262:slice$17921 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$72083 [1], Q = \P2.P1.P1.InstQueueRd_Addr [1]).
Adding EN signal on $auto$ff.cc:262:slice$53766 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48302 [11], Q = \P2.P3.P1.PhyAddrPointer [11]).
Adding EN signal on $auto$ff.cc:262:slice$53765 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48302 [10], Q = \P2.P3.P1.PhyAddrPointer [10]).
Adding EN signal on $auto$ff.cc:262:slice$53764 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48302 [9], Q = \P2.P3.P1.PhyAddrPointer [9]).
Adding EN signal on $auto$ff.cc:262:slice$53763 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48302 [8], Q = \P2.P3.P1.PhyAddrPointer [8]).
Adding EN signal on $auto$ff.cc:262:slice$53762 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48302 [7], Q = \P2.P3.P1.PhyAddrPointer [7]).
Adding EN signal on $auto$ff.cc:262:slice$53761 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48302 [6], Q = \P2.P3.P1.PhyAddrPointer [6]).
Adding EN signal on $auto$ff.cc:262:slice$53760 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48302 [5], Q = \P2.P3.P1.PhyAddrPointer [5]).
Adding EN signal on $auto$ff.cc:262:slice$17920 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$72083 [0], Q = \P2.P1.P1.InstQueueRd_Addr [0]).
Adding EN signal on $auto$ff.cc:262:slice$53759 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48302 [4], Q = \P2.P3.P1.PhyAddrPointer [4]).
Adding EN signal on $auto$ff.cc:262:slice$53758 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48302 [3], Q = \P2.P3.P1.PhyAddrPointer [3]).
Adding EN signal on $auto$ff.cc:262:slice$53757 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48302 [2], Q = \P2.P3.P1.PhyAddrPointer [2]).
Adding EN signal on $auto$ff.cc:262:slice$53756 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48302 [1], Q = \P2.P3.P1.PhyAddrPointer [1]).
Adding EN signal on $auto$ff.cc:262:slice$53755 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48302 [0], Q = \P2.P3.P1.PhyAddrPointer [0]).
Adding EN signal on $auto$ff.cc:262:slice$53754 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48786 [31], Q = \P2.P3.P1.InstAddrPointer [31]).
Adding EN signal on $auto$ff.cc:262:slice$53753 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48786 [30], Q = \P2.P3.P1.InstAddrPointer [30]).
Adding EN signal on $auto$ff.cc:262:slice$17919 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$15661 [7], Q = \P1.P3.P1.InstQueue[0] [7]).
Adding EN signal on $auto$ff.cc:262:slice$53752 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48786 [29], Q = \P2.P3.P1.InstAddrPointer [29]).
Adding EN signal on $auto$ff.cc:262:slice$53751 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48786 [28], Q = \P2.P3.P1.InstAddrPointer [28]).
Adding EN signal on $auto$ff.cc:262:slice$53750 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48786 [27], Q = \P2.P3.P1.InstAddrPointer [27]).
Adding EN signal on $auto$ff.cc:262:slice$53749 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48786 [26], Q = \P2.P3.P1.InstAddrPointer [26]).
Adding EN signal on $auto$ff.cc:262:slice$53748 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48786 [25], Q = \P2.P3.P1.InstAddrPointer [25]).
Adding EN signal on $auto$ff.cc:262:slice$53747 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48786 [24], Q = \P2.P3.P1.InstAddrPointer [24]).
Adding EN signal on $auto$ff.cc:262:slice$53746 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48786 [23], Q = \P2.P3.P1.InstAddrPointer [23]).
Adding EN signal on $auto$ff.cc:262:slice$17918 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$15661 [6], Q = \P1.P3.P1.InstQueue[0] [6]).
Adding EN signal on $auto$ff.cc:262:slice$53745 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48786 [22], Q = \P2.P3.P1.InstAddrPointer [22]).
Adding EN signal on $auto$ff.cc:262:slice$53744 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48786 [21], Q = \P2.P3.P1.InstAddrPointer [21]).
Adding EN signal on $auto$ff.cc:262:slice$53743 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48786 [20], Q = \P2.P3.P1.InstAddrPointer [20]).
Adding EN signal on $auto$ff.cc:262:slice$53742 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48786 [19], Q = \P2.P3.P1.InstAddrPointer [19]).
Adding EN signal on $auto$ff.cc:262:slice$53741 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48786 [18], Q = \P2.P3.P1.InstAddrPointer [18]).
Adding EN signal on $auto$ff.cc:262:slice$53740 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48786 [17], Q = \P2.P3.P1.InstAddrPointer [17]).
Adding EN signal on $auto$ff.cc:262:slice$53739 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48786 [16], Q = \P2.P3.P1.InstAddrPointer [16]).
Adding EN signal on $auto$ff.cc:262:slice$17917 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$15661 [5], Q = \P1.P3.P1.InstQueue[0] [5]).
Adding EN signal on $auto$ff.cc:262:slice$53738 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48786 [15], Q = \P2.P3.P1.InstAddrPointer [15]).
Adding EN signal on $auto$ff.cc:262:slice$53737 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48786 [14], Q = \P2.P3.P1.InstAddrPointer [14]).
Adding EN signal on $auto$ff.cc:262:slice$53736 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48786 [13], Q = \P2.P3.P1.InstAddrPointer [13]).
Adding EN signal on $auto$ff.cc:262:slice$53735 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48786 [12], Q = \P2.P3.P1.InstAddrPointer [12]).
Adding EN signal on $auto$ff.cc:262:slice$53734 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48786 [11], Q = \P2.P3.P1.InstAddrPointer [11]).
Adding EN signal on $auto$ff.cc:262:slice$53733 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48786 [10], Q = \P2.P3.P1.InstAddrPointer [10]).
Adding EN signal on $auto$ff.cc:262:slice$53732 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48786 [9], Q = \P2.P3.P1.InstAddrPointer [9]).
Adding EN signal on $auto$ff.cc:262:slice$17916 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$15661 [4], Q = \P1.P3.P1.InstQueue[0] [4]).
Adding EN signal on $auto$ff.cc:262:slice$53731 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48786 [8], Q = \P2.P3.P1.InstAddrPointer [8]).
Adding EN signal on $auto$ff.cc:262:slice$53730 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48786 [7], Q = \P2.P3.P1.InstAddrPointer [7]).
Adding EN signal on $auto$ff.cc:262:slice$53729 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48786 [6], Q = \P2.P3.P1.InstAddrPointer [6]).
Adding EN signal on $auto$ff.cc:262:slice$53728 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48786 [5], Q = \P2.P3.P1.InstAddrPointer [5]).
Adding EN signal on $auto$ff.cc:262:slice$53727 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48786 [4], Q = \P2.P3.P1.InstAddrPointer [4]).
Adding EN signal on $auto$ff.cc:262:slice$53726 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48786 [3], Q = \P2.P3.P1.InstAddrPointer [3]).
Adding EN signal on $auto$ff.cc:262:slice$53725 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48786 [2], Q = \P2.P3.P1.InstAddrPointer [2]).
Adding EN signal on $auto$ff.cc:262:slice$17915 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$15661 [3], Q = \P1.P3.P1.InstQueue[0] [3]).
Adding EN signal on $auto$ff.cc:262:slice$53724 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48786 [1], Q = \P2.P3.P1.InstAddrPointer [1]).
Adding EN signal on $auto$ff.cc:262:slice$53723 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48786 [0], Q = \P2.P3.P1.InstAddrPointer [0]).
Adding EN signal on $auto$ff.cc:262:slice$17914 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$15661 [2], Q = \P1.P3.P1.InstQueue[0] [2]).
Adding EN signal on $auto$ff.cc:262:slice$17913 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$15661 [1], Q = \P1.P3.P1.InstQueue[0] [1]).
Adding EN signal on $auto$ff.cc:262:slice$17912 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$15661 [0], Q = \P1.P3.P1.InstQueue[0] [0]).
Adding EN signal on $auto$ff.cc:262:slice$17911 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$15537 [7], Q = \P1.P3.P1.InstQueue[1] [7]).
Adding EN signal on $auto$ff.cc:262:slice$53691 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$51433 [7], Q = \P2.P3.P1.InstQueue[0] [7]).
Adding EN signal on $auto$ff.cc:262:slice$53690 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$51433 [6], Q = \P2.P3.P1.InstQueue[0] [6]).
Adding EN signal on $auto$ff.cc:262:slice$17910 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$15537 [6], Q = \P1.P3.P1.InstQueue[1] [6]).
Adding EN signal on $auto$ff.cc:262:slice$53689 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$51433 [5], Q = \P2.P3.P1.InstQueue[0] [5]).
Adding EN signal on $auto$ff.cc:262:slice$53688 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$51433 [4], Q = \P2.P3.P1.InstQueue[0] [4]).
Adding EN signal on $auto$ff.cc:262:slice$53687 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$51433 [3], Q = \P2.P3.P1.InstQueue[0] [3]).
Adding EN signal on $auto$ff.cc:262:slice$53686 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$51433 [2], Q = \P2.P3.P1.InstQueue[0] [2]).
Adding EN signal on $auto$ff.cc:262:slice$53685 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$51433 [1], Q = \P2.P3.P1.InstQueue[0] [1]).
Adding EN signal on $auto$ff.cc:262:slice$53684 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$51433 [0], Q = \P2.P3.P1.InstQueue[0] [0]).
Adding EN signal on $auto$ff.cc:262:slice$53683 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$51309 [7], Q = \P2.P3.P1.InstQueue[1] [7]).
Adding EN signal on $auto$ff.cc:262:slice$17909 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$15537 [5], Q = \P1.P3.P1.InstQueue[1] [5]).
Adding EN signal on $auto$ff.cc:262:slice$53682 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$51309 [6], Q = \P2.P3.P1.InstQueue[1] [6]).
Adding EN signal on $auto$ff.cc:262:slice$53681 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$51309 [5], Q = \P2.P3.P1.InstQueue[1] [5]).
Adding EN signal on $auto$ff.cc:262:slice$53680 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$51309 [4], Q = \P2.P3.P1.InstQueue[1] [4]).
Adding EN signal on $auto$ff.cc:262:slice$53679 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$51309 [3], Q = \P2.P3.P1.InstQueue[1] [3]).
Adding EN signal on $auto$ff.cc:262:slice$53678 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$51309 [2], Q = \P2.P3.P1.InstQueue[1] [2]).
Adding EN signal on $auto$ff.cc:262:slice$53677 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$51309 [1], Q = \P2.P3.P1.InstQueue[1] [1]).
Adding EN signal on $auto$ff.cc:262:slice$53676 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$51309 [0], Q = \P2.P3.P1.InstQueue[1] [0]).
Adding EN signal on $auto$ff.cc:262:slice$17908 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$15537 [4], Q = \P1.P3.P1.InstQueue[1] [4]).
Adding EN signal on $auto$ff.cc:262:slice$53675 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$51185 [7], Q = \P2.P3.P1.InstQueue[2] [7]).
Adding EN signal on $auto$ff.cc:262:slice$53674 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$51185 [6], Q = \P2.P3.P1.InstQueue[2] [6]).
Adding EN signal on $auto$ff.cc:262:slice$53673 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$51185 [5], Q = \P2.P3.P1.InstQueue[2] [5]).
Adding EN signal on $auto$ff.cc:262:slice$53672 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$51185 [4], Q = \P2.P3.P1.InstQueue[2] [4]).
Adding EN signal on $auto$ff.cc:262:slice$53671 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$51185 [3], Q = \P2.P3.P1.InstQueue[2] [3]).
Adding EN signal on $auto$ff.cc:262:slice$53670 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$51185 [2], Q = \P2.P3.P1.InstQueue[2] [2]).
Adding EN signal on $auto$ff.cc:262:slice$53669 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$51185 [1], Q = \P2.P3.P1.InstQueue[2] [1]).
Adding EN signal on $auto$ff.cc:262:slice$17907 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$15537 [3], Q = \P1.P3.P1.InstQueue[1] [3]).
Adding EN signal on $auto$ff.cc:262:slice$53659 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$50937 [7], Q = \P2.P3.P1.InstQueue[4] [7]).
Adding EN signal on $auto$ff.cc:262:slice$53658 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$50937 [6], Q = \P2.P3.P1.InstQueue[4] [6]).
Adding EN signal on $auto$ff.cc:262:slice$53657 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$50937 [5], Q = \P2.P3.P1.InstQueue[4] [5]).
Adding EN signal on $auto$ff.cc:262:slice$17905 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$15537 [1], Q = \P1.P3.P1.InstQueue[1] [1]).
Adding EN signal on $auto$ff.cc:262:slice$53656 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$50937 [4], Q = \P2.P3.P1.InstQueue[4] [4]).
Adding EN signal on $auto$ff.cc:262:slice$53655 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$50937 [3], Q = \P2.P3.P1.InstQueue[4] [3]).
Adding EN signal on $auto$ff.cc:262:slice$53654 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$50937 [2], Q = \P2.P3.P1.InstQueue[4] [2]).
Adding EN signal on $auto$ff.cc:262:slice$17904 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$15537 [0], Q = \P1.P3.P1.InstQueue[1] [0]).
Adding EN signal on $auto$ff.cc:262:slice$53653 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$50937 [1], Q = \P2.P3.P1.InstQueue[4] [1]).
Adding EN signal on $auto$ff.cc:262:slice$53652 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$50937 [0], Q = \P2.P3.P1.InstQueue[4] [0]).
Adding EN signal on $auto$ff.cc:262:slice$53651 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$50813 [7], Q = \P2.P3.P1.InstQueue[5] [7]).
Adding EN signal on $auto$ff.cc:262:slice$53650 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$50813 [6], Q = \P2.P3.P1.InstQueue[5] [6]).
Adding EN signal on $auto$ff.cc:262:slice$53649 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$50813 [5], Q = \P2.P3.P1.InstQueue[5] [5]).
Adding EN signal on $auto$ff.cc:262:slice$53648 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$50813 [4], Q = \P2.P3.P1.InstQueue[5] [4]).
Adding EN signal on $auto$ff.cc:262:slice$53647 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$50813 [3], Q = \P2.P3.P1.InstQueue[5] [3]).
Adding EN signal on $auto$ff.cc:262:slice$17903 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$15413 [7], Q = \P1.P3.P1.InstQueue[2] [7]).
Adding EN signal on $auto$ff.cc:262:slice$53646 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$50813 [2], Q = \P2.P3.P1.InstQueue[5] [2]).
Adding EN signal on $auto$ff.cc:262:slice$53645 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$50813 [1], Q = \P2.P3.P1.InstQueue[5] [1]).
Adding EN signal on $auto$ff.cc:262:slice$53644 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$50813 [0], Q = \P2.P3.P1.InstQueue[5] [0]).
Adding EN signal on $auto$ff.cc:262:slice$53643 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$50689 [7], Q = \P2.P3.P1.InstQueue[6] [7]).
Adding EN signal on $auto$ff.cc:262:slice$53642 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$50689 [6], Q = \P2.P3.P1.InstQueue[6] [6]).
Adding EN signal on $auto$ff.cc:262:slice$53641 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$50689 [5], Q = \P2.P3.P1.InstQueue[6] [5]).
Adding EN signal on $auto$ff.cc:262:slice$53640 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$50689 [4], Q = \P2.P3.P1.InstQueue[6] [4]).
Adding EN signal on $auto$ff.cc:262:slice$17902 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$15413 [6], Q = \P1.P3.P1.InstQueue[2] [6]).
Adding EN signal on $auto$ff.cc:262:slice$53639 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$50689 [3], Q = \P2.P3.P1.InstQueue[6] [3]).
Adding EN signal on $auto$ff.cc:262:slice$53638 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$50689 [2], Q = \P2.P3.P1.InstQueue[6] [2]).
Adding EN signal on $auto$ff.cc:262:slice$53637 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$50689 [1], Q = \P2.P3.P1.InstQueue[6] [1]).
Adding EN signal on $auto$ff.cc:262:slice$53636 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$50689 [0], Q = \P2.P3.P1.InstQueue[6] [0]).
Adding EN signal on $auto$ff.cc:262:slice$53635 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$50565 [7], Q = \P2.P3.P1.InstQueue[7] [7]).
Adding EN signal on $auto$ff.cc:262:slice$53634 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$50565 [6], Q = \P2.P3.P1.InstQueue[7] [6]).
Adding EN signal on $auto$ff.cc:262:slice$53633 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$50565 [5], Q = \P2.P3.P1.InstQueue[7] [5]).
Adding EN signal on $auto$ff.cc:262:slice$17901 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$15413 [5], Q = \P1.P3.P1.InstQueue[2] [5]).
Adding EN signal on $auto$ff.cc:262:slice$53632 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$50565 [4], Q = \P2.P3.P1.InstQueue[7] [4]).
Adding EN signal on $auto$ff.cc:262:slice$53631 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$50565 [3], Q = \P2.P3.P1.InstQueue[7] [3]).
Adding EN signal on $auto$ff.cc:262:slice$53630 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$50565 [2], Q = \P2.P3.P1.InstQueue[7] [2]).
Adding EN signal on $auto$ff.cc:262:slice$53629 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$50565 [1], Q = \P2.P3.P1.InstQueue[7] [1]).
Adding EN signal on $auto$ff.cc:262:slice$53628 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$50565 [0], Q = \P2.P3.P1.InstQueue[7] [0]).
Adding EN signal on $auto$ff.cc:262:slice$53627 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$50441 [7], Q = \P2.P3.P1.InstQueue[8] [7]).
Adding EN signal on $auto$ff.cc:262:slice$53626 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$50441 [6], Q = \P2.P3.P1.InstQueue[8] [6]).
Adding EN signal on $auto$ff.cc:262:slice$17900 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$15413 [4], Q = \P1.P3.P1.InstQueue[2] [4]).
Adding EN signal on $auto$ff.cc:262:slice$53625 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$50441 [5], Q = \P2.P3.P1.InstQueue[8] [5]).
Adding EN signal on $auto$ff.cc:262:slice$53624 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$50441 [4], Q = \P2.P3.P1.InstQueue[8] [4]).
Adding EN signal on $auto$ff.cc:262:slice$53623 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$50441 [3], Q = \P2.P3.P1.InstQueue[8] [3]).
Adding EN signal on $auto$ff.cc:262:slice$53622 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$50441 [2], Q = \P2.P3.P1.InstQueue[8] [2]).
Adding EN signal on $auto$ff.cc:262:slice$53621 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$50441 [1], Q = \P2.P3.P1.InstQueue[8] [1]).
Adding EN signal on $auto$ff.cc:262:slice$53620 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$50441 [0], Q = \P2.P3.P1.InstQueue[8] [0]).
Adding EN signal on $auto$ff.cc:262:slice$53619 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$50317 [7], Q = \P2.P3.P1.InstQueue[9] [7]).
Adding EN signal on $auto$ff.cc:262:slice$17899 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$15413 [3], Q = \P1.P3.P1.InstQueue[2] [3]).
Adding EN signal on $auto$ff.cc:262:slice$53618 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$50317 [6], Q = \P2.P3.P1.InstQueue[9] [6]).
Adding EN signal on $auto$ff.cc:262:slice$53617 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$50317 [5], Q = \P2.P3.P1.InstQueue[9] [5]).
Adding EN signal on $auto$ff.cc:262:slice$53616 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$50317 [4], Q = \P2.P3.P1.InstQueue[9] [4]).
Adding EN signal on $auto$ff.cc:262:slice$53615 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$50317 [3], Q = \P2.P3.P1.InstQueue[9] [3]).
Adding EN signal on $auto$ff.cc:262:slice$53614 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$50317 [2], Q = \P2.P3.P1.InstQueue[9] [2]).
Adding EN signal on $auto$ff.cc:262:slice$53613 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$50317 [1], Q = \P2.P3.P1.InstQueue[9] [1]).
Adding EN signal on $auto$ff.cc:262:slice$53612 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$50317 [0], Q = \P2.P3.P1.InstQueue[9] [0]).
Adding EN signal on $auto$ff.cc:262:slice$17898 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$15413 [2], Q = \P1.P3.P1.InstQueue[2] [2]).
Adding EN signal on $auto$ff.cc:262:slice$53611 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$50193 [7], Q = \P2.P3.P1.InstQueue[10] [7]).
Adding EN signal on $auto$ff.cc:262:slice$53610 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$50193 [6], Q = \P2.P3.P1.InstQueue[10] [6]).
Adding EN signal on $auto$ff.cc:262:slice$53609 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$50193 [5], Q = \P2.P3.P1.InstQueue[10] [5]).
Adding EN signal on $auto$ff.cc:262:slice$53608 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$50193 [4], Q = \P2.P3.P1.InstQueue[10] [4]).
Adding EN signal on $auto$ff.cc:262:slice$53607 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$50193 [3], Q = \P2.P3.P1.InstQueue[10] [3]).
Adding EN signal on $auto$ff.cc:262:slice$53606 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$50193 [2], Q = \P2.P3.P1.InstQueue[10] [2]).
Adding EN signal on $auto$ff.cc:262:slice$53605 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$50193 [1], Q = \P2.P3.P1.InstQueue[10] [1]).
Adding EN signal on $auto$ff.cc:262:slice$17897 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$15413 [1], Q = \P1.P3.P1.InstQueue[2] [1]).
Adding EN signal on $auto$ff.cc:262:slice$53604 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$50193 [0], Q = \P2.P3.P1.InstQueue[10] [0]).
Adding EN signal on $auto$ff.cc:262:slice$53603 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$50069 [7], Q = \P2.P3.P1.InstQueue[11] [7]).
Adding EN signal on $auto$ff.cc:262:slice$53602 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$50069 [6], Q = \P2.P3.P1.InstQueue[11] [6]).
Adding EN signal on $auto$ff.cc:262:slice$53601 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$50069 [5], Q = \P2.P3.P1.InstQueue[11] [5]).
Adding EN signal on $auto$ff.cc:262:slice$53600 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$50069 [4], Q = \P2.P3.P1.InstQueue[11] [4]).
Adding EN signal on $auto$ff.cc:262:slice$53599 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$50069 [3], Q = \P2.P3.P1.InstQueue[11] [3]).
Adding EN signal on $auto$ff.cc:262:slice$53598 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$50069 [2], Q = \P2.P3.P1.InstQueue[11] [2]).
Adding EN signal on $auto$ff.cc:262:slice$17896 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$15413 [0], Q = \P1.P3.P1.InstQueue[2] [0]).
Adding EN signal on $auto$ff.cc:262:slice$53597 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$50069 [1], Q = \P2.P3.P1.InstQueue[11] [1]).
Adding EN signal on $auto$ff.cc:262:slice$53596 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$50069 [0], Q = \P2.P3.P1.InstQueue[11] [0]).
Adding EN signal on $auto$ff.cc:262:slice$53595 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$49945 [7], Q = \P2.P3.P1.InstQueue[12] [7]).
Adding EN signal on $auto$ff.cc:262:slice$53594 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$49945 [6], Q = \P2.P3.P1.InstQueue[12] [6]).
Adding EN signal on $auto$ff.cc:262:slice$53593 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$49945 [5], Q = \P2.P3.P1.InstQueue[12] [5]).
Adding EN signal on $auto$ff.cc:262:slice$53592 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$49945 [4], Q = \P2.P3.P1.InstQueue[12] [4]).
Adding EN signal on $auto$ff.cc:262:slice$53591 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$49945 [3], Q = \P2.P3.P1.InstQueue[12] [3]).
Adding EN signal on $auto$ff.cc:262:slice$17895 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$15289 [7], Q = \P1.P3.P1.InstQueue[3] [7]).
Adding EN signal on $auto$ff.cc:262:slice$53590 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$49945 [2], Q = \P2.P3.P1.InstQueue[12] [2]).
Adding EN signal on $auto$ff.cc:262:slice$53589 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$49945 [1], Q = \P2.P3.P1.InstQueue[12] [1]).
Adding EN signal on $auto$ff.cc:262:slice$53588 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$49945 [0], Q = \P2.P3.P1.InstQueue[12] [0]).
Adding EN signal on $auto$ff.cc:262:slice$53587 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$49821 [7], Q = \P2.P3.P1.InstQueue[13] [7]).
Adding EN signal on $auto$ff.cc:262:slice$53586 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$49821 [6], Q = \P2.P3.P1.InstQueue[13] [6]).
Adding EN signal on $auto$ff.cc:262:slice$53585 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$49821 [5], Q = \P2.P3.P1.InstQueue[13] [5]).
Adding EN signal on $auto$ff.cc:262:slice$53584 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$49821 [4], Q = \P2.P3.P1.InstQueue[13] [4]).
Adding EN signal on $auto$ff.cc:262:slice$17894 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$15289 [6], Q = \P1.P3.P1.InstQueue[3] [6]).
Adding EN signal on $auto$ff.cc:262:slice$53583 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$49821 [3], Q = \P2.P3.P1.InstQueue[13] [3]).
Adding EN signal on $auto$ff.cc:262:slice$53582 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$49821 [2], Q = \P2.P3.P1.InstQueue[13] [2]).
Adding EN signal on $auto$ff.cc:262:slice$53581 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$49821 [1], Q = \P2.P3.P1.InstQueue[13] [1]).
Adding EN signal on $auto$ff.cc:262:slice$53580 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$49821 [0], Q = \P2.P3.P1.InstQueue[13] [0]).
Adding EN signal on $auto$ff.cc:262:slice$53579 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$49697 [7], Q = \P2.P3.P1.InstQueue[14] [7]).
Adding EN signal on $auto$ff.cc:262:slice$53578 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$49697 [6], Q = \P2.P3.P1.InstQueue[14] [6]).
Adding EN signal on $auto$ff.cc:262:slice$53577 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$49697 [5], Q = \P2.P3.P1.InstQueue[14] [5]).
Adding EN signal on $auto$ff.cc:262:slice$17893 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$15289 [5], Q = \P1.P3.P1.InstQueue[3] [5]).
Adding EN signal on $auto$ff.cc:262:slice$53576 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$49697 [4], Q = \P2.P3.P1.InstQueue[14] [4]).
Adding EN signal on $auto$ff.cc:262:slice$53575 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$49697 [3], Q = \P2.P3.P1.InstQueue[14] [3]).
Adding EN signal on $auto$ff.cc:262:slice$53574 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$49697 [2], Q = \P2.P3.P1.InstQueue[14] [2]).
Adding EN signal on $auto$ff.cc:262:slice$53573 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$49697 [1], Q = \P2.P3.P1.InstQueue[14] [1]).
Adding EN signal on $auto$ff.cc:262:slice$53572 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$49697 [0], Q = \P2.P3.P1.InstQueue[14] [0]).
Adding EN signal on $auto$ff.cc:262:slice$53571 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$49573 [7], Q = \P2.P3.P1.InstQueue[15] [7]).
Adding EN signal on $auto$ff.cc:262:slice$53570 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$49573 [6], Q = \P2.P3.P1.InstQueue[15] [6]).
Adding EN signal on $auto$ff.cc:262:slice$17892 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$15289 [4], Q = \P1.P3.P1.InstQueue[3] [4]).
Adding EN signal on $auto$ff.cc:262:slice$53569 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$49573 [5], Q = \P2.P3.P1.InstQueue[15] [5]).
Adding EN signal on $auto$ff.cc:262:slice$53568 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$49573 [4], Q = \P2.P3.P1.InstQueue[15] [4]).
Adding EN signal on $auto$ff.cc:262:slice$53567 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$49573 [3], Q = \P2.P3.P1.InstQueue[15] [3]).
Adding EN signal on $auto$ff.cc:262:slice$53566 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$49573 [2], Q = \P2.P3.P1.InstQueue[15] [2]).
Adding EN signal on $auto$ff.cc:262:slice$53565 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$49573 [1], Q = \P2.P3.P1.InstQueue[15] [1]).
Adding EN signal on $auto$ff.cc:262:slice$53564 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$49573 [0], Q = \P2.P3.P1.InstQueue[15] [0]).
Adding EN signal on $auto$ff.cc:262:slice$53563 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48878 [3], Q = \P2.P3.P1.State2 [3]).
Adding EN signal on $auto$ff.cc:262:slice$17891 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$15289 [3], Q = \P1.P3.P1.InstQueue[3] [3]).
Adding EN signal on $auto$ff.cc:262:slice$53562 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48878 [2], Q = \P2.P3.P1.State2 [2]).
Adding EN signal on $auto$ff.cc:262:slice$53561 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48878 [1], Q = \P2.P3.P1.State2 [1]).
Adding EN signal on $auto$ff.cc:262:slice$53560 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48878 [0], Q = \P2.P3.P1.State2 [0]).
Adding EN signal on $auto$ff.cc:262:slice$17890 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$15289 [2], Q = \P1.P3.P1.InstQueue[3] [2]).
Adding EN signal on $auto$ff.cc:262:slice$17889 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$15289 [1], Q = \P1.P3.P1.InstQueue[3] [1]).
Adding EN signal on $auto$ff.cc:262:slice$17888 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$15289 [0], Q = \P1.P3.P1.InstQueue[3] [0]).
Adding EN signal on $auto$ff.cc:262:slice$44596 ($_DFF_PP0_) from module b18 (D = $auto$wreduce.cc:454:run$2992 [19], Q = \P3.IR [19]).
Adding EN signal on $auto$ff.cc:262:slice$44595 ($_DFF_PP0_) from module b18 (D = $auto$wreduce.cc:454:run$2992 [18], Q = \P3.IR [18]).
Adding EN signal on $auto$ff.cc:262:slice$44594 ($_DFF_PP0_) from module b18 (D = $auto$wreduce.cc:454:run$2992 [17], Q = \P3.IR [17]).
Adding EN signal on $auto$ff.cc:262:slice$44593 ($_DFF_PP0_) from module b18 (D = $auto$wreduce.cc:454:run$2992 [16], Q = \P3.IR [16]).
Adding EN signal on $auto$ff.cc:262:slice$44592 ($_DFF_PP0_) from module b18 (D = $auto$wreduce.cc:454:run$2992 [15], Q = \P3.IR [15]).
Adding EN signal on $auto$ff.cc:262:slice$44591 ($_DFF_PP0_) from module b18 (D = $auto$wreduce.cc:454:run$2992 [14], Q = \P3.IR [14]).
Adding EN signal on $auto$ff.cc:262:slice$44590 ($_DFF_PP0_) from module b18 (D = $auto$wreduce.cc:454:run$2992 [13], Q = \P3.IR [13]).
Adding EN signal on $auto$ff.cc:262:slice$44589 ($_DFF_PP0_) from module b18 (D = $auto$wreduce.cc:454:run$2992 [12], Q = \P3.IR [12]).
Adding EN signal on $auto$ff.cc:262:slice$44588 ($_DFF_PP0_) from module b18 (D = $auto$wreduce.cc:454:run$2992 [11], Q = \P3.IR [11]).
Adding EN signal on $auto$ff.cc:262:slice$44587 ($_DFF_PP0_) from module b18 (D = $auto$wreduce.cc:454:run$2992 [10], Q = \P3.IR [10]).
Adding EN signal on $auto$ff.cc:262:slice$44586 ($_DFF_PP0_) from module b18 (D = $auto$wreduce.cc:454:run$2992 [9], Q = \P3.IR [9]).
Adding EN signal on $auto$ff.cc:262:slice$44585 ($_DFF_PP0_) from module b18 (D = $auto$wreduce.cc:454:run$2992 [8], Q = \P3.IR [8]).
Adding EN signal on $auto$ff.cc:262:slice$44584 ($_DFF_PP0_) from module b18 (D = $auto$wreduce.cc:454:run$2992 [7], Q = \P3.IR [7]).
Adding EN signal on $auto$ff.cc:262:slice$44583 ($_DFF_PP0_) from module b18 (D = $auto$wreduce.cc:454:run$2992 [6], Q = \P3.IR [6]).
Adding EN signal on $auto$ff.cc:262:slice$44582 ($_DFF_PP0_) from module b18 (D = $auto$wreduce.cc:454:run$2992 [5], Q = \P3.IR [5]).
Adding EN signal on $auto$ff.cc:262:slice$44581 ($_DFF_PP0_) from module b18 (D = $auto$wreduce.cc:454:run$2992 [4], Q = \P3.IR [4]).
Adding EN signal on $auto$ff.cc:262:slice$44580 ($_DFF_PP0_) from module b18 (D = $auto$wreduce.cc:454:run$2992 [3], Q = \P3.IR [3]).
Adding EN signal on $auto$ff.cc:262:slice$44579 ($_DFF_PP0_) from module b18 (D = $auto$wreduce.cc:454:run$2992 [2], Q = \P3.IR [2]).
Adding EN signal on $auto$ff.cc:262:slice$44578 ($_DFF_PP0_) from module b18 (D = $auto$wreduce.cc:454:run$2992 [1], Q = \P3.IR [1]).
Adding EN signal on $auto$ff.cc:262:slice$44576 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$44035, Q = \P2.P3.StateBS16).
Adding EN signal on $auto$ff.cc:262:slice$44575 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$43991 [2], Q = \P2.P3.State [2]).
Adding EN signal on $auto$ff.cc:262:slice$44574 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$43991 [1], Q = \P2.P3.State [1]).
Adding EN signal on $auto$ff.cc:262:slice$44573 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$43991 [0], Q = \P2.P3.State [0]).
Adding EN signal on $auto$ff.cc:262:slice$44572 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$43969, Q = \P2.P3.ADS_n).
Adding EN signal on $auto$ff.cc:262:slice$44570 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$43959, Q = \P2.P3.D_C_n).
Adding EN signal on $auto$ff.cc:262:slice$44557 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$44453 [18], Q = \P2.P3.Address [18]).
Adding EN signal on $auto$ff.cc:262:slice$44556 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$44453 [17], Q = \P2.P3.Address [17]).
Adding EN signal on $auto$ff.cc:262:slice$44555 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$44453 [16], Q = \P2.P3.Address [16]).
Adding EN signal on $auto$ff.cc:262:slice$44554 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$44453 [15], Q = \P2.P3.Address [15]).
Adding EN signal on $auto$ff.cc:262:slice$44553 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$44453 [14], Q = \P2.P3.Address [14]).
Adding EN signal on $auto$ff.cc:262:slice$44552 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$44453 [13], Q = \P2.P3.Address [13]).
Adding EN signal on $auto$ff.cc:262:slice$44551 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$44453 [12], Q = \P2.P3.Address [12]).
Adding EN signal on $auto$ff.cc:262:slice$44550 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$44453 [11], Q = \P2.P3.Address [11]).
Adding EN signal on $auto$ff.cc:262:slice$44549 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$44453 [10], Q = \P2.P3.Address [10]).
Adding EN signal on $auto$ff.cc:262:slice$44548 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$44453 [9], Q = \P2.P3.Address [9]).
Adding EN signal on $auto$ff.cc:262:slice$44547 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$44453 [8], Q = \P2.P3.Address [8]).
Adding EN signal on $auto$ff.cc:262:slice$44546 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$44453 [7], Q = \P2.P3.Address [7]).
Adding EN signal on $auto$ff.cc:262:slice$44545 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$44453 [6], Q = \P2.P3.Address [6]).
Adding EN signal on $auto$ff.cc:262:slice$44544 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$44453 [5], Q = \P2.P3.Address [5]).
Adding EN signal on $auto$ff.cc:262:slice$44543 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$44453 [4], Q = \P2.P3.Address [4]).
Adding EN signal on $auto$ff.cc:262:slice$44542 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$44453 [3], Q = \P2.P3.Address [3]).
Adding EN signal on $auto$ff.cc:262:slice$44541 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$44453 [2], Q = \P2.P3.Address [2]).
Adding EN signal on $auto$ff.cc:262:slice$44540 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$44453 [1], Q = \P2.P3.Address [1]).
Adding EN signal on $auto$ff.cc:262:slice$44539 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$44453 [0], Q = \P2.P3.Address [0]).
Adding EN signal on $auto$ff.cc:262:slice$42907 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$79814 [2], Q = \P4.reg3 [2]).
Adding EN signal on $auto$ff.cc:262:slice$42906 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$79814 [1], Q = \P4.reg3 [1]).
Adding EN signal on $auto$ff.cc:262:slice$42905 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$79814 [0], Q = \P4.reg3 [0]).
Adding EN signal on $auto$ff.cc:262:slice$40871 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$40232 [30], Q = \P1.P1.Datao [30]).
Adding EN signal on $auto$ff.cc:262:slice$40870 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$40232 [29], Q = \P1.P1.Datao [29]).
Adding EN signal on $auto$ff.cc:262:slice$40869 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$40232 [28], Q = \P1.P1.Datao [28]).
Adding EN signal on $auto$ff.cc:262:slice$40868 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$40232 [27], Q = \P1.P1.Datao [27]).
Adding EN signal on $auto$ff.cc:262:slice$40867 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$40232 [26], Q = \P1.P1.Datao [26]).
Adding EN signal on $auto$ff.cc:262:slice$40866 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$40232 [25], Q = \P1.P1.Datao [25]).
Adding EN signal on $auto$ff.cc:262:slice$40865 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$40232 [24], Q = \P1.P1.Datao [24]).
Adding EN signal on $auto$ff.cc:262:slice$40864 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$40232 [23], Q = \P1.P1.Datao [23]).
Adding EN signal on $auto$ff.cc:262:slice$40863 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$40232 [22], Q = \P1.P1.Datao [22]).
Adding EN signal on $auto$ff.cc:262:slice$40862 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$40232 [21], Q = \P1.P1.Datao [21]).
Adding EN signal on $auto$ff.cc:262:slice$40861 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$40232 [20], Q = \P1.P1.Datao [20]).
Adding EN signal on $auto$ff.cc:262:slice$40860 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$40232 [19], Q = \P1.P1.Datao [19]).
Adding EN signal on $auto$ff.cc:262:slice$40859 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$40232 [18], Q = \P1.P1.Datao [18]).
Adding EN signal on $auto$ff.cc:262:slice$40858 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$40232 [17], Q = \P1.P1.Datao [17]).
Adding EN signal on $auto$ff.cc:262:slice$40857 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$40232 [16], Q = \P1.P1.Datao [16]).
Adding EN signal on $auto$ff.cc:262:slice$40856 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$40232 [15], Q = \P1.P1.Datao [15]).
Adding EN signal on $auto$ff.cc:262:slice$40855 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$40232 [14], Q = \P1.P1.Datao [14]).
Adding EN signal on $auto$ff.cc:262:slice$40854 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$40232 [13], Q = \P1.P1.Datao [13]).
Adding EN signal on $auto$ff.cc:262:slice$40853 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$40232 [12], Q = \P1.P1.Datao [12]).
Adding EN signal on $auto$ff.cc:262:slice$40852 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$40232 [11], Q = \P1.P1.Datao [11]).
Adding EN signal on $auto$ff.cc:262:slice$40851 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$40232 [10], Q = \P1.P1.Datao [10]).
Adding EN signal on $auto$ff.cc:262:slice$40850 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$40232 [9], Q = \P1.P1.Datao [9]).
Adding EN signal on $auto$ff.cc:262:slice$40849 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$40232 [8], Q = \P1.P1.Datao [8]).
Adding EN signal on $auto$ff.cc:262:slice$40848 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$40232 [7], Q = \P1.P1.Datao [7]).
Adding EN signal on $auto$ff.cc:262:slice$40847 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$40232 [6], Q = \P1.P1.Datao [6]).
Adding EN signal on $auto$ff.cc:262:slice$40846 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$40232 [5], Q = \P1.P1.Datao [5]).
Adding EN signal on $auto$ff.cc:262:slice$40845 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$40232 [4], Q = \P1.P1.Datao [4]).
Adding EN signal on $auto$ff.cc:262:slice$40844 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$40232 [3], Q = \P1.P1.Datao [3]).
Adding EN signal on $auto$ff.cc:262:slice$40843 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$40232 [2], Q = \P1.P1.Datao [2]).
Adding EN signal on $auto$ff.cc:262:slice$40842 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$40232 [1], Q = \P1.P1.Datao [1]).
Adding EN signal on $auto$ff.cc:262:slice$40841 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$40232 [0], Q = \P1.P1.Datao [0]).
Adding EN signal on $auto$ff.cc:262:slice$40810 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$30916 [1], Q = \P1.P1.DataWidth [1]).
Adding EN signal on $auto$ff.cc:262:slice$40809 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$30916 [0], Q = \P1.P1.DataWidth [0]).
Adding EN signal on $auto$ff.cc:262:slice$40633 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36143, Q = \P1.P1.RequestPending).
Adding EN signal on $auto$ff.cc:262:slice$40632 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36124, Q = \P1.P1.MemoryFetch).
Adding EN signal on $auto$ff.cc:262:slice$40631 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36105, Q = \P1.P1.ReadRequest).
Adding EN signal on $auto$ff.cc:262:slice$40630 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36054 [32], Q = \P1.P1.rEIP [31]).
Adding EN signal on $auto$ff.cc:262:slice$40629 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36054 [30], Q = \P1.P1.rEIP [30]).
Adding EN signal on $auto$ff.cc:262:slice$40628 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36054 [29], Q = \P1.P1.rEIP [29]).
Adding EN signal on $auto$ff.cc:262:slice$40627 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36054 [28], Q = \P1.P1.rEIP [28]).
Adding EN signal on $auto$ff.cc:262:slice$40626 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36054 [27], Q = \P1.P1.rEIP [27]).
Adding EN signal on $auto$ff.cc:262:slice$40625 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36054 [26], Q = \P1.P1.rEIP [26]).
Adding EN signal on $auto$ff.cc:262:slice$40624 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36054 [25], Q = \P1.P1.rEIP [25]).
Adding EN signal on $auto$ff.cc:262:slice$40623 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36054 [24], Q = \P1.P1.rEIP [24]).
Adding EN signal on $auto$ff.cc:262:slice$40622 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36054 [23], Q = \P1.P1.rEIP [23]).
Adding EN signal on $auto$ff.cc:262:slice$40621 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36054 [22], Q = \P1.P1.rEIP [22]).
Adding EN signal on $auto$ff.cc:262:slice$40620 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36054 [21], Q = \P1.P1.rEIP [21]).
Adding EN signal on $auto$ff.cc:262:slice$40619 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36054 [20], Q = \P1.P1.rEIP [20]).
Adding EN signal on $auto$ff.cc:262:slice$40618 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36054 [19], Q = \P1.P1.rEIP [19]).
Adding EN signal on $auto$ff.cc:262:slice$40617 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36054 [18], Q = \P1.P1.rEIP [18]).
Adding EN signal on $auto$ff.cc:262:slice$40616 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36054 [17], Q = \P1.P1.rEIP [17]).
Adding EN signal on $auto$ff.cc:262:slice$40615 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36054 [16], Q = \P1.P1.rEIP [16]).
Adding EN signal on $auto$ff.cc:262:slice$40614 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36054 [15], Q = \P1.P1.rEIP [15]).
Adding EN signal on $auto$ff.cc:262:slice$40613 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36054 [14], Q = \P1.P1.rEIP [14]).
Adding EN signal on $auto$ff.cc:262:slice$40612 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36054 [13], Q = \P1.P1.rEIP [13]).
Adding EN signal on $auto$ff.cc:262:slice$40611 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36054 [12], Q = \P1.P1.rEIP [12]).
Adding EN signal on $auto$ff.cc:262:slice$40610 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36054 [11], Q = \P1.P1.rEIP [11]).
Adding EN signal on $auto$ff.cc:262:slice$40609 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36054 [10], Q = \P1.P1.rEIP [10]).
Adding EN signal on $auto$ff.cc:262:slice$40608 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36054 [9], Q = \P1.P1.rEIP [9]).
Adding EN signal on $auto$ff.cc:262:slice$40607 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36054 [8], Q = \P1.P1.rEIP [8]).
Adding EN signal on $auto$ff.cc:262:slice$40606 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36054 [7], Q = \P1.P1.rEIP [7]).
Adding EN signal on $auto$ff.cc:262:slice$40605 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36054 [6], Q = \P1.P1.rEIP [6]).
Adding EN signal on $auto$ff.cc:262:slice$40604 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36054 [5], Q = \P1.P1.rEIP [5]).
Adding EN signal on $auto$ff.cc:262:slice$40603 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36054 [4], Q = \P1.P1.rEIP [4]).
Adding EN signal on $auto$ff.cc:262:slice$40602 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36054 [3], Q = \P1.P1.rEIP [3]).
Adding EN signal on $auto$ff.cc:262:slice$40601 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36054 [2], Q = \P1.P1.rEIP [2]).
Adding EN signal on $auto$ff.cc:262:slice$40600 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36054 [1], Q = \P1.P1.rEIP [1]).
Adding EN signal on $auto$ff.cc:262:slice$40599 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36054 [0], Q = \P1.P1.rEIP [0]).
Adding EN signal on $auto$ff.cc:262:slice$40598 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$39261 [31], Q = \P1.P1.EBX [31]).
Adding EN signal on $auto$ff.cc:262:slice$40597 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$39261 [30], Q = \P1.P1.EBX [30]).
Adding EN signal on $auto$ff.cc:262:slice$40596 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$39261 [29], Q = \P1.P1.EBX [29]).
Adding EN signal on $auto$ff.cc:262:slice$40595 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$39261 [28], Q = \P1.P1.EBX [28]).
Adding EN signal on $auto$ff.cc:262:slice$40594 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$39261 [27], Q = \P1.P1.EBX [27]).
Adding EN signal on $auto$ff.cc:262:slice$40593 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$39261 [26], Q = \P1.P1.EBX [26]).
Adding EN signal on $auto$ff.cc:262:slice$40592 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$39261 [25], Q = \P1.P1.EBX [25]).
Adding EN signal on $auto$ff.cc:262:slice$40591 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$39261 [24], Q = \P1.P1.EBX [24]).
Adding EN signal on $auto$ff.cc:262:slice$40582 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$39261 [15], Q = \P1.P1.EBX [15]).
Adding EN signal on $auto$ff.cc:262:slice$40581 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$39261 [14], Q = \P1.P1.EBX [14]).
Adding EN signal on $auto$ff.cc:262:slice$40580 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$39261 [13], Q = \P1.P1.EBX [13]).
Adding EN signal on $auto$ff.cc:262:slice$40579 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$39261 [12], Q = \P1.P1.EBX [12]).
Adding EN signal on $auto$ff.cc:262:slice$40578 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$39261 [11], Q = \P1.P1.EBX [11]).
Adding EN signal on $auto$ff.cc:262:slice$40577 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$39261 [10], Q = \P1.P1.EBX [10]).
Adding EN signal on $auto$ff.cc:262:slice$40576 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$39261 [9], Q = \P1.P1.EBX [9]).
Adding EN signal on $auto$ff.cc:262:slice$40575 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$39261 [8], Q = \P1.P1.EBX [8]).
Adding EN signal on $auto$ff.cc:262:slice$40574 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$39261 [7], Q = \P1.P1.EBX [7]).
Adding EN signal on $auto$ff.cc:262:slice$40573 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$39261 [6], Q = \P1.P1.EBX [6]).
Adding EN signal on $auto$ff.cc:262:slice$40572 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$39261 [5], Q = \P1.P1.EBX [5]).
Adding EN signal on $auto$ff.cc:262:slice$40571 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$39261 [4], Q = \P1.P1.EBX [4]).
Adding EN signal on $auto$ff.cc:262:slice$40570 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$39261 [3], Q = \P1.P1.EBX [3]).
Adding EN signal on $auto$ff.cc:262:slice$40569 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$39261 [2], Q = \P1.P1.EBX [2]).
Adding EN signal on $auto$ff.cc:262:slice$40568 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$39261 [1], Q = \P1.P1.EBX [1]).
Adding EN signal on $auto$ff.cc:262:slice$40567 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$39261 [0], Q = \P1.P1.EBX [0]).
Adding EN signal on $auto$ff.cc:262:slice$40566 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$38777 [31], Q = \P1.P1.EAX [31]).
Adding EN signal on $auto$ff.cc:262:slice$40565 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$38777 [30], Q = \P1.P1.EAX [30]).
Adding EN signal on $auto$ff.cc:262:slice$40564 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$38777 [29], Q = \P1.P1.EAX [29]).
Adding EN signal on $auto$ff.cc:262:slice$40563 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$38777 [28], Q = \P1.P1.EAX [28]).
Adding EN signal on $auto$ff.cc:262:slice$40562 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$38777 [27], Q = \P1.P1.EAX [27]).
Adding EN signal on $auto$ff.cc:262:slice$40561 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$38777 [26], Q = \P1.P1.EAX [26]).
Adding EN signal on $auto$ff.cc:262:slice$40560 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$38777 [25], Q = \P1.P1.EAX [25]).
Adding EN signal on $auto$ff.cc:262:slice$40559 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$38777 [24], Q = \P1.P1.EAX [24]).
Adding EN signal on $auto$ff.cc:262:slice$40558 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$38777 [23], Q = \P1.P1.EAX [23]).
Adding EN signal on $auto$ff.cc:262:slice$40557 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$38777 [22], Q = \P1.P1.EAX [22]).
Adding EN signal on $auto$ff.cc:262:slice$40556 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$38777 [21], Q = \P1.P1.EAX [21]).
Adding EN signal on $auto$ff.cc:262:slice$40555 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$38777 [20], Q = \P1.P1.EAX [20]).
Adding EN signal on $auto$ff.cc:262:slice$40554 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$38777 [19], Q = \P1.P1.EAX [19]).
Adding EN signal on $auto$ff.cc:262:slice$40553 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$38777 [18], Q = \P1.P1.EAX [18]).
Adding EN signal on $auto$ff.cc:262:slice$40552 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$38777 [17], Q = \P1.P1.EAX [17]).
Adding EN signal on $auto$ff.cc:262:slice$40551 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$38777 [16], Q = \P1.P1.EAX [16]).
Adding EN signal on $auto$ff.cc:262:slice$40550 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$38777 [15], Q = \P1.P1.EAX [15]).
Adding EN signal on $auto$ff.cc:262:slice$40549 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$38777 [14], Q = \P1.P1.EAX [14]).
Adding EN signal on $auto$ff.cc:262:slice$40548 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$38777 [13], Q = \P1.P1.EAX [13]).
Adding EN signal on $auto$ff.cc:262:slice$40547 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$38777 [12], Q = \P1.P1.EAX [12]).
Adding EN signal on $auto$ff.cc:262:slice$40546 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$38777 [11], Q = \P1.P1.EAX [11]).
Adding EN signal on $auto$ff.cc:262:slice$40545 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$38777 [10], Q = \P1.P1.EAX [10]).
Adding EN signal on $auto$ff.cc:262:slice$40544 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$38777 [9], Q = \P1.P1.EAX [9]).
Adding EN signal on $auto$ff.cc:262:slice$40543 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$38777 [8], Q = \P1.P1.EAX [8]).
Adding EN signal on $auto$ff.cc:262:slice$40542 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$38777 [7], Q = \P1.P1.EAX [7]).
Adding EN signal on $auto$ff.cc:262:slice$40541 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$38777 [6], Q = \P1.P1.EAX [6]).
Adding EN signal on $auto$ff.cc:262:slice$40540 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$38777 [5], Q = \P1.P1.EAX [5]).
Adding EN signal on $auto$ff.cc:262:slice$40539 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$38777 [4], Q = \P1.P1.EAX [4]).
Adding EN signal on $auto$ff.cc:262:slice$40538 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$38777 [3], Q = \P1.P1.EAX [3]).
Adding EN signal on $auto$ff.cc:262:slice$40537 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$38777 [2], Q = \P1.P1.EAX [2]).
Adding EN signal on $auto$ff.cc:262:slice$40536 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$38777 [1], Q = \P1.P1.EAX [1]).
Adding EN signal on $auto$ff.cc:262:slice$40535 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$38777 [0], Q = \P1.P1.EAX [0]).
Adding EN signal on $auto$ff.cc:262:slice$40534 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$38221 [3], Q = \P1.P1.P1.InstQueueWr_Addr [3]).
Adding EN signal on $auto$ff.cc:262:slice$40533 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$38221 [2], Q = \P1.P1.P1.InstQueueWr_Addr [2]).
Adding EN signal on $auto$ff.cc:262:slice$40532 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$38221 [1], Q = \P1.P1.P1.InstQueueWr_Addr [1]).
Adding EN signal on $auto$ff.cc:262:slice$40531 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$38221 [0], Q = \P1.P1.P1.InstQueueWr_Addr [0]).
Adding EN signal on $auto$ff.cc:262:slice$40530 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36162, Q = \P1.P1.CodeFetch).
Adding EN signal on $auto$ff.cc:262:slice$40529 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$39507 [14], Q = \P1.P1.P1.uWord [14]).
Adding EN signal on $auto$ff.cc:262:slice$40528 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$39507 [13], Q = \P1.P1.P1.uWord [13]).
Adding EN signal on $auto$ff.cc:262:slice$40527 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$39507 [12], Q = \P1.P1.P1.uWord [12]).
Adding EN signal on $auto$ff.cc:262:slice$40526 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$39507 [11], Q = \P1.P1.P1.uWord [11]).
Adding EN signal on $auto$ff.cc:262:slice$40525 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$39507 [10], Q = \P1.P1.P1.uWord [10]).
Adding EN signal on $auto$ff.cc:262:slice$40524 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$39507 [9], Q = \P1.P1.P1.uWord [9]).
Adding EN signal on $auto$ff.cc:262:slice$40523 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$39507 [8], Q = \P1.P1.P1.uWord [8]).
Adding EN signal on $auto$ff.cc:262:slice$40522 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$39507 [7], Q = \P1.P1.P1.uWord [7]).
Adding EN signal on $auto$ff.cc:262:slice$40521 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$39507 [6], Q = \P1.P1.P1.uWord [6]).
Adding EN signal on $auto$ff.cc:262:slice$40520 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$39507 [5], Q = \P1.P1.P1.uWord [5]).
Adding EN signal on $auto$ff.cc:262:slice$40519 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$39507 [4], Q = \P1.P1.P1.uWord [4]).
Adding EN signal on $auto$ff.cc:262:slice$40518 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$39507 [3], Q = \P1.P1.P1.uWord [3]).
Adding EN signal on $auto$ff.cc:262:slice$40517 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$39507 [2], Q = \P1.P1.P1.uWord [2]).
Adding EN signal on $auto$ff.cc:262:slice$40516 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$39507 [1], Q = \P1.P1.P1.uWord [1]).
Adding EN signal on $auto$ff.cc:262:slice$40515 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$39507 [0], Q = \P1.P1.P1.uWord [0]).
Adding EN signal on $auto$ff.cc:262:slice$40514 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$39750 [15], Q = \P1.P1.P1.lWord [15]).
Adding EN signal on $auto$ff.cc:262:slice$40513 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$39750 [14], Q = \P1.P1.P1.lWord [14]).
Adding EN signal on $auto$ff.cc:262:slice$40512 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$39750 [13], Q = \P1.P1.P1.lWord [13]).
Adding EN signal on $auto$ff.cc:262:slice$40511 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$39750 [12], Q = \P1.P1.P1.lWord [12]).
Adding EN signal on $auto$ff.cc:262:slice$40510 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$39750 [11], Q = \P1.P1.P1.lWord [11]).
Adding EN signal on $auto$ff.cc:262:slice$40509 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$39750 [10], Q = \P1.P1.P1.lWord [10]).
Adding EN signal on $auto$ff.cc:262:slice$40508 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$39750 [9], Q = \P1.P1.P1.lWord [9]).
Adding EN signal on $auto$ff.cc:262:slice$40507 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$39750 [8], Q = \P1.P1.P1.lWord [8]).
Adding EN signal on $auto$ff.cc:262:slice$40506 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$39750 [7], Q = \P1.P1.P1.lWord [7]).
Adding EN signal on $auto$ff.cc:262:slice$40505 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$39750 [6], Q = \P1.P1.P1.lWord [6]).
Adding EN signal on $auto$ff.cc:262:slice$40504 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$39750 [5], Q = \P1.P1.P1.lWord [5]).
Adding EN signal on $auto$ff.cc:262:slice$40503 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$39750 [4], Q = \P1.P1.P1.lWord [4]).
Adding EN signal on $auto$ff.cc:262:slice$40502 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$39750 [3], Q = \P1.P1.P1.lWord [3]).
Adding EN signal on $auto$ff.cc:262:slice$40501 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$39750 [2], Q = \P1.P1.P1.lWord [2]).
Adding EN signal on $auto$ff.cc:262:slice$40500 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$39750 [1], Q = \P1.P1.P1.lWord [1]).
Adding EN signal on $auto$ff.cc:262:slice$40499 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$39750 [0], Q = \P1.P1.P1.lWord [0]).
Adding EN signal on $auto$ff.cc:262:slice$40498 ($_DFF_PP0_) from module b18 (D = $auto$rtlil.cc:2459:Mux$3059, Q = \P1.P1.P1.Flush).
Adding EN signal on $auto$ff.cc:262:slice$40497 ($_DFF_PP0_) from module b18 (D = $auto$rtlil.cc:2459:Mux$3073, Q = \P1.P1.P1.More).
Adding EN signal on $auto$ff.cc:262:slice$40496 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35008 [31], Q = \P1.P1.P1.PhyAddrPointer [31]).
Adding EN signal on $auto$ff.cc:262:slice$40495 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35008 [30], Q = \P1.P1.P1.PhyAddrPointer [30]).
Adding EN signal on $auto$ff.cc:262:slice$40494 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35008 [29], Q = \P1.P1.P1.PhyAddrPointer [29]).
Adding EN signal on $auto$ff.cc:262:slice$40493 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35008 [28], Q = \P1.P1.P1.PhyAddrPointer [28]).
Adding EN signal on $auto$ff.cc:262:slice$40492 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35008 [27], Q = \P1.P1.P1.PhyAddrPointer [27]).
Adding EN signal on $auto$ff.cc:262:slice$40491 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35008 [26], Q = \P1.P1.P1.PhyAddrPointer [26]).
Adding EN signal on $auto$ff.cc:262:slice$40490 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35008 [25], Q = \P1.P1.P1.PhyAddrPointer [25]).
Adding EN signal on $auto$ff.cc:262:slice$40489 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35008 [24], Q = \P1.P1.P1.PhyAddrPointer [24]).
Adding EN signal on $auto$ff.cc:262:slice$40488 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35008 [23], Q = \P1.P1.P1.PhyAddrPointer [23]).
Adding EN signal on $auto$ff.cc:262:slice$40487 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35008 [22], Q = \P1.P1.P1.PhyAddrPointer [22]).
Adding EN signal on $auto$ff.cc:262:slice$40486 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35008 [21], Q = \P1.P1.P1.PhyAddrPointer [21]).
Adding EN signal on $auto$ff.cc:262:slice$40485 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35008 [20], Q = \P1.P1.P1.PhyAddrPointer [20]).
Adding EN signal on $auto$ff.cc:262:slice$40484 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35008 [19], Q = \P1.P1.P1.PhyAddrPointer [19]).
Adding EN signal on $auto$ff.cc:262:slice$40483 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35008 [18], Q = \P1.P1.P1.PhyAddrPointer [18]).
Adding EN signal on $auto$ff.cc:262:slice$40482 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35008 [17], Q = \P1.P1.P1.PhyAddrPointer [17]).
Adding EN signal on $auto$ff.cc:262:slice$40481 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35008 [16], Q = \P1.P1.P1.PhyAddrPointer [16]).
Adding EN signal on $auto$ff.cc:262:slice$40480 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35008 [15], Q = \P1.P1.P1.PhyAddrPointer [15]).
Adding EN signal on $auto$ff.cc:262:slice$40479 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35008 [14], Q = \P1.P1.P1.PhyAddrPointer [14]).
Adding EN signal on $auto$ff.cc:262:slice$40478 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35008 [13], Q = \P1.P1.P1.PhyAddrPointer [13]).
Adding EN signal on $auto$ff.cc:262:slice$40477 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35008 [12], Q = \P1.P1.P1.PhyAddrPointer [12]).
Adding EN signal on $auto$ff.cc:262:slice$40476 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35008 [11], Q = \P1.P1.P1.PhyAddrPointer [11]).
Adding EN signal on $auto$ff.cc:262:slice$40475 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35008 [10], Q = \P1.P1.P1.PhyAddrPointer [10]).
Adding EN signal on $auto$ff.cc:262:slice$40474 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35008 [9], Q = \P1.P1.P1.PhyAddrPointer [9]).
Adding EN signal on $auto$ff.cc:262:slice$40473 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35008 [8], Q = \P1.P1.P1.PhyAddrPointer [8]).
Adding EN signal on $auto$ff.cc:262:slice$40472 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35008 [7], Q = \P1.P1.P1.PhyAddrPointer [7]).
Adding EN signal on $auto$ff.cc:262:slice$40471 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35008 [6], Q = \P1.P1.P1.PhyAddrPointer [6]).
Adding EN signal on $auto$ff.cc:262:slice$40470 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35008 [5], Q = \P1.P1.P1.PhyAddrPointer [5]).
Adding EN signal on $auto$ff.cc:262:slice$40469 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35008 [4], Q = \P1.P1.P1.PhyAddrPointer [4]).
Adding EN signal on $auto$ff.cc:262:slice$40468 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35008 [3], Q = \P1.P1.P1.PhyAddrPointer [3]).
Adding EN signal on $auto$ff.cc:262:slice$40467 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35008 [2], Q = \P1.P1.P1.PhyAddrPointer [2]).
Adding EN signal on $auto$ff.cc:262:slice$40466 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35008 [1], Q = \P1.P1.P1.PhyAddrPointer [1]).
Adding EN signal on $auto$ff.cc:262:slice$40465 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35008 [0], Q = \P1.P1.P1.PhyAddrPointer [0]).
Adding EN signal on $auto$ff.cc:262:slice$40464 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35492 [31], Q = \P1.P1.P1.InstAddrPointer [31]).
Adding EN signal on $auto$ff.cc:262:slice$40463 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35492 [30], Q = \P1.P1.P1.InstAddrPointer [30]).
Adding EN signal on $auto$ff.cc:262:slice$40462 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35492 [29], Q = \P1.P1.P1.InstAddrPointer [29]).
Adding EN signal on $auto$ff.cc:262:slice$40461 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35492 [28], Q = \P1.P1.P1.InstAddrPointer [28]).
Adding EN signal on $auto$ff.cc:262:slice$40460 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35492 [27], Q = \P1.P1.P1.InstAddrPointer [27]).
Adding EN signal on $auto$ff.cc:262:slice$40459 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35492 [26], Q = \P1.P1.P1.InstAddrPointer [26]).
Adding EN signal on $auto$ff.cc:262:slice$40458 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35492 [25], Q = \P1.P1.P1.InstAddrPointer [25]).
Adding EN signal on $auto$ff.cc:262:slice$40457 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35492 [24], Q = \P1.P1.P1.InstAddrPointer [24]).
Adding EN signal on $auto$ff.cc:262:slice$40456 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35492 [23], Q = \P1.P1.P1.InstAddrPointer [23]).
Adding EN signal on $auto$ff.cc:262:slice$40455 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35492 [22], Q = \P1.P1.P1.InstAddrPointer [22]).
Adding EN signal on $auto$ff.cc:262:slice$40454 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35492 [21], Q = \P1.P1.P1.InstAddrPointer [21]).
Adding EN signal on $auto$ff.cc:262:slice$40453 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35492 [20], Q = \P1.P1.P1.InstAddrPointer [20]).
Adding EN signal on $auto$ff.cc:262:slice$40452 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35492 [19], Q = \P1.P1.P1.InstAddrPointer [19]).
Adding EN signal on $auto$ff.cc:262:slice$40451 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35492 [18], Q = \P1.P1.P1.InstAddrPointer [18]).
Adding EN signal on $auto$ff.cc:262:slice$40450 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35492 [17], Q = \P1.P1.P1.InstAddrPointer [17]).
Adding EN signal on $auto$ff.cc:262:slice$40449 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35492 [16], Q = \P1.P1.P1.InstAddrPointer [16]).
Adding EN signal on $auto$ff.cc:262:slice$40448 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35492 [15], Q = \P1.P1.P1.InstAddrPointer [15]).
Adding EN signal on $auto$ff.cc:262:slice$40447 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35492 [14], Q = \P1.P1.P1.InstAddrPointer [14]).
Adding EN signal on $auto$ff.cc:262:slice$40446 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35492 [13], Q = \P1.P1.P1.InstAddrPointer [13]).
Adding EN signal on $auto$ff.cc:262:slice$40445 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35492 [12], Q = \P1.P1.P1.InstAddrPointer [12]).
Adding EN signal on $auto$ff.cc:262:slice$40444 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35492 [11], Q = \P1.P1.P1.InstAddrPointer [11]).
Adding EN signal on $auto$ff.cc:262:slice$40443 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35492 [10], Q = \P1.P1.P1.InstAddrPointer [10]).
Adding EN signal on $auto$ff.cc:262:slice$40442 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35492 [9], Q = \P1.P1.P1.InstAddrPointer [9]).
Adding EN signal on $auto$ff.cc:262:slice$40441 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35492 [8], Q = \P1.P1.P1.InstAddrPointer [8]).
Adding EN signal on $auto$ff.cc:262:slice$40440 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35492 [7], Q = \P1.P1.P1.InstAddrPointer [7]).
Adding EN signal on $auto$ff.cc:262:slice$40439 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35492 [6], Q = \P1.P1.P1.InstAddrPointer [6]).
Adding EN signal on $auto$ff.cc:262:slice$40438 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35492 [5], Q = \P1.P1.P1.InstAddrPointer [5]).
Adding EN signal on $auto$ff.cc:262:slice$40437 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35492 [4], Q = \P1.P1.P1.InstAddrPointer [4]).
Adding EN signal on $auto$ff.cc:262:slice$40436 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35492 [3], Q = \P1.P1.P1.InstAddrPointer [3]).
Adding EN signal on $auto$ff.cc:262:slice$40435 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35492 [2], Q = \P1.P1.P1.InstAddrPointer [2]).
Adding EN signal on $auto$ff.cc:262:slice$40434 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35492 [1], Q = \P1.P1.P1.InstAddrPointer [1]).
Adding EN signal on $auto$ff.cc:262:slice$40433 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35492 [0], Q = \P1.P1.P1.InstAddrPointer [0]).
Adding EN signal on $auto$ff.cc:262:slice$40432 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29987 [30], Q = \P1.P2.Datao [30]).
Adding EN signal on $auto$ff.cc:262:slice$40431 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29987 [29], Q = \P1.P2.Datao [29]).
Adding EN signal on $auto$ff.cc:262:slice$40430 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29987 [28], Q = \P1.P2.Datao [28]).
Adding EN signal on $auto$ff.cc:262:slice$40429 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29987 [27], Q = \P1.P2.Datao [27]).
Adding EN signal on $auto$ff.cc:262:slice$40428 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29987 [26], Q = \P1.P2.Datao [26]).
Adding EN signal on $auto$ff.cc:262:slice$40427 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29987 [25], Q = \P1.P2.Datao [25]).
Adding EN signal on $auto$ff.cc:262:slice$40426 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29987 [24], Q = \P1.P2.Datao [24]).
Adding EN signal on $auto$ff.cc:262:slice$40425 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29987 [23], Q = \P1.P2.Datao [23]).
Adding EN signal on $auto$ff.cc:262:slice$40424 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29987 [22], Q = \P1.P2.Datao [22]).
Adding EN signal on $auto$ff.cc:262:slice$40423 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29987 [21], Q = \P1.P2.Datao [21]).
Adding EN signal on $auto$ff.cc:262:slice$40422 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29987 [20], Q = \P1.P2.Datao [20]).
Adding EN signal on $auto$ff.cc:262:slice$40421 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29987 [19], Q = \P1.P2.Datao [19]).
Adding EN signal on $auto$ff.cc:262:slice$40420 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29987 [18], Q = \P1.P2.Datao [18]).
Adding EN signal on $auto$ff.cc:262:slice$40419 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29987 [17], Q = \P1.P2.Datao [17]).
Adding EN signal on $auto$ff.cc:262:slice$40418 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29987 [16], Q = \P1.P2.Datao [16]).
Adding EN signal on $auto$ff.cc:262:slice$40417 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29987 [15], Q = \P1.P2.Datao [15]).
Adding EN signal on $auto$ff.cc:262:slice$40416 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29987 [14], Q = \P1.P2.Datao [14]).
Adding EN signal on $auto$ff.cc:262:slice$40415 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29987 [13], Q = \P1.P2.Datao [13]).
Adding EN signal on $auto$ff.cc:262:slice$40414 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29987 [12], Q = \P1.P2.Datao [12]).
Adding EN signal on $auto$ff.cc:262:slice$40413 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29987 [11], Q = \P1.P2.Datao [11]).
Adding EN signal on $auto$ff.cc:262:slice$40412 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29987 [10], Q = \P1.P2.Datao [10]).
Adding EN signal on $auto$ff.cc:262:slice$40411 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29987 [9], Q = \P1.P2.Datao [9]).
Adding EN signal on $auto$ff.cc:262:slice$40410 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29987 [8], Q = \P1.P2.Datao [8]).
Adding EN signal on $auto$ff.cc:262:slice$40409 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29987 [7], Q = \P1.P2.Datao [7]).
Adding EN signal on $auto$ff.cc:262:slice$40408 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29987 [6], Q = \P1.P2.Datao [6]).
Adding EN signal on $auto$ff.cc:262:slice$40407 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29987 [5], Q = \P1.P2.Datao [5]).
Adding EN signal on $auto$ff.cc:262:slice$40406 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29987 [4], Q = \P1.P2.Datao [4]).
Adding EN signal on $auto$ff.cc:262:slice$40405 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29987 [3], Q = \P1.P2.Datao [3]).
Adding EN signal on $auto$ff.cc:262:slice$40404 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29987 [2], Q = \P1.P2.Datao [2]).
Adding EN signal on $auto$ff.cc:262:slice$40403 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29987 [1], Q = \P1.P2.Datao [1]).
Adding EN signal on $auto$ff.cc:262:slice$40402 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29987 [0], Q = \P1.P2.Datao [0]).
Adding EN signal on $auto$ff.cc:262:slice$40401 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$28055 [3], Q = \P1.P2.P1.InstQueueRd_Addr [3]).
Adding EN signal on $auto$ff.cc:262:slice$40400 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$28055 [2], Q = \P1.P2.P1.InstQueueRd_Addr [2]).
Adding EN signal on $auto$ff.cc:262:slice$40399 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$28055 [1], Q = \P1.P2.P1.InstQueueRd_Addr [1]).
Adding EN signal on $auto$ff.cc:262:slice$40398 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$28055 [0], Q = \P1.P2.P1.InstQueueRd_Addr [0]).
Adding EN signal on $auto$ff.cc:262:slice$40397 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$38139 [7], Q = \P1.P1.P1.InstQueue[0] [7]).
Adding EN signal on $auto$ff.cc:262:slice$40396 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$38139 [6], Q = \P1.P1.P1.InstQueue[0] [6]).
Adding EN signal on $auto$ff.cc:262:slice$40395 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$38139 [5], Q = \P1.P1.P1.InstQueue[0] [5]).
Adding EN signal on $auto$ff.cc:262:slice$40394 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$38139 [4], Q = \P1.P1.P1.InstQueue[0] [4]).
Adding EN signal on $auto$ff.cc:262:slice$40393 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$38139 [3], Q = \P1.P1.P1.InstQueue[0] [3]).
Adding EN signal on $auto$ff.cc:262:slice$40392 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$38139 [2], Q = \P1.P1.P1.InstQueue[0] [2]).
Adding EN signal on $auto$ff.cc:262:slice$40391 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$38139 [1], Q = \P1.P1.P1.InstQueue[0] [1]).
Adding EN signal on $auto$ff.cc:262:slice$40390 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$38139 [0], Q = \P1.P1.P1.InstQueue[0] [0]).
Adding EN signal on $auto$ff.cc:262:slice$40389 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$38015 [7], Q = \P1.P1.P1.InstQueue[1] [7]).
Adding EN signal on $auto$ff.cc:262:slice$40388 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$38015 [6], Q = \P1.P1.P1.InstQueue[1] [6]).
Adding EN signal on $auto$ff.cc:262:slice$40387 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$38015 [5], Q = \P1.P1.P1.InstQueue[1] [5]).
Adding EN signal on $auto$ff.cc:262:slice$40386 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$38015 [4], Q = \P1.P1.P1.InstQueue[1] [4]).
Adding EN signal on $auto$ff.cc:262:slice$40385 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$38015 [3], Q = \P1.P1.P1.InstQueue[1] [3]).
Adding EN signal on $auto$ff.cc:262:slice$40384 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$38015 [2], Q = \P1.P1.P1.InstQueue[1] [2]).
Adding EN signal on $auto$ff.cc:262:slice$40383 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$38015 [1], Q = \P1.P1.P1.InstQueue[1] [1]).
Adding EN signal on $auto$ff.cc:262:slice$40382 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$38015 [0], Q = \P1.P1.P1.InstQueue[1] [0]).
Adding EN signal on $auto$ff.cc:262:slice$40381 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$37891 [7], Q = \P1.P1.P1.InstQueue[2] [7]).
Adding EN signal on $auto$ff.cc:262:slice$40380 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$37891 [6], Q = \P1.P1.P1.InstQueue[2] [6]).
Adding EN signal on $auto$ff.cc:262:slice$40379 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$37891 [5], Q = \P1.P1.P1.InstQueue[2] [5]).
Adding EN signal on $auto$ff.cc:262:slice$40378 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$37891 [4], Q = \P1.P1.P1.InstQueue[2] [4]).
Adding EN signal on $auto$ff.cc:262:slice$40377 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$37891 [3], Q = \P1.P1.P1.InstQueue[2] [3]).
Adding EN signal on $auto$ff.cc:262:slice$40376 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$37891 [2], Q = \P1.P1.P1.InstQueue[2] [2]).
Adding EN signal on $auto$ff.cc:262:slice$40375 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$37891 [1], Q = \P1.P1.P1.InstQueue[2] [1]).
Adding EN signal on $auto$ff.cc:262:slice$40374 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$37891 [0], Q = \P1.P1.P1.InstQueue[2] [0]).
Adding EN signal on $auto$ff.cc:262:slice$40373 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$37767 [7], Q = \P1.P1.P1.InstQueue[3] [7]).
Adding EN signal on $auto$ff.cc:262:slice$40372 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$37767 [6], Q = \P1.P1.P1.InstQueue[3] [6]).
Adding EN signal on $auto$ff.cc:262:slice$40371 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$37767 [5], Q = \P1.P1.P1.InstQueue[3] [5]).
Adding EN signal on $auto$ff.cc:262:slice$40370 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$37767 [4], Q = \P1.P1.P1.InstQueue[3] [4]).
Adding EN signal on $auto$ff.cc:262:slice$40369 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$37767 [3], Q = \P1.P1.P1.InstQueue[3] [3]).
Adding EN signal on $auto$ff.cc:262:slice$40368 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$37767 [2], Q = \P1.P1.P1.InstQueue[3] [2]).
Adding EN signal on $auto$ff.cc:262:slice$40367 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$37767 [1], Q = \P1.P1.P1.InstQueue[3] [1]).
Adding EN signal on $auto$ff.cc:262:slice$40366 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$37767 [0], Q = \P1.P1.P1.InstQueue[3] [0]).
Adding EN signal on $auto$ff.cc:262:slice$40365 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$37643 [7], Q = \P1.P1.P1.InstQueue[4] [7]).
Adding EN signal on $auto$ff.cc:262:slice$40364 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$37643 [6], Q = \P1.P1.P1.InstQueue[4] [6]).
Adding EN signal on $auto$ff.cc:262:slice$40363 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$37643 [5], Q = \P1.P1.P1.InstQueue[4] [5]).
Adding EN signal on $auto$ff.cc:262:slice$40362 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$37643 [4], Q = \P1.P1.P1.InstQueue[4] [4]).
Adding EN signal on $auto$ff.cc:262:slice$40361 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$37643 [3], Q = \P1.P1.P1.InstQueue[4] [3]).
Adding EN signal on $auto$ff.cc:262:slice$40360 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$37643 [2], Q = \P1.P1.P1.InstQueue[4] [2]).
Adding EN signal on $auto$ff.cc:262:slice$40359 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$37643 [1], Q = \P1.P1.P1.InstQueue[4] [1]).
Adding EN signal on $auto$ff.cc:262:slice$40358 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$37643 [0], Q = \P1.P1.P1.InstQueue[4] [0]).
Adding EN signal on $auto$ff.cc:262:slice$40357 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$37519 [7], Q = \P1.P1.P1.InstQueue[5] [7]).
Adding EN signal on $auto$ff.cc:262:slice$40356 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$37519 [6], Q = \P1.P1.P1.InstQueue[5] [6]).
Adding EN signal on $auto$ff.cc:262:slice$40355 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$37519 [5], Q = \P1.P1.P1.InstQueue[5] [5]).
Adding EN signal on $auto$ff.cc:262:slice$40354 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$37519 [4], Q = \P1.P1.P1.InstQueue[5] [4]).
Adding EN signal on $auto$ff.cc:262:slice$40353 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$37519 [3], Q = \P1.P1.P1.InstQueue[5] [3]).
Adding EN signal on $auto$ff.cc:262:slice$40352 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$37519 [2], Q = \P1.P1.P1.InstQueue[5] [2]).
Adding EN signal on $auto$ff.cc:262:slice$40351 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$37519 [1], Q = \P1.P1.P1.InstQueue[5] [1]).
Adding EN signal on $auto$ff.cc:262:slice$40350 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$37519 [0], Q = \P1.P1.P1.InstQueue[5] [0]).
Adding EN signal on $auto$ff.cc:262:slice$40349 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$37395 [7], Q = \P1.P1.P1.InstQueue[6] [7]).
Adding EN signal on $auto$ff.cc:262:slice$40348 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$37395 [6], Q = \P1.P1.P1.InstQueue[6] [6]).
Adding EN signal on $auto$ff.cc:262:slice$40347 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$37395 [5], Q = \P1.P1.P1.InstQueue[6] [5]).
Adding EN signal on $auto$ff.cc:262:slice$40346 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$37395 [4], Q = \P1.P1.P1.InstQueue[6] [4]).
Adding EN signal on $auto$ff.cc:262:slice$40345 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$37395 [3], Q = \P1.P1.P1.InstQueue[6] [3]).
Adding EN signal on $auto$ff.cc:262:slice$40344 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$37395 [2], Q = \P1.P1.P1.InstQueue[6] [2]).
Adding EN signal on $auto$ff.cc:262:slice$40343 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$37395 [1], Q = \P1.P1.P1.InstQueue[6] [1]).
Adding EN signal on $auto$ff.cc:262:slice$40342 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$37395 [0], Q = \P1.P1.P1.InstQueue[6] [0]).
Adding EN signal on $auto$ff.cc:262:slice$40341 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$37271 [7], Q = \P1.P1.P1.InstQueue[7] [7]).
Adding EN signal on $auto$ff.cc:262:slice$40340 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$37271 [6], Q = \P1.P1.P1.InstQueue[7] [6]).
Adding EN signal on $auto$ff.cc:262:slice$40339 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$37271 [5], Q = \P1.P1.P1.InstQueue[7] [5]).
Adding EN signal on $auto$ff.cc:262:slice$40338 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$37271 [4], Q = \P1.P1.P1.InstQueue[7] [4]).
Adding EN signal on $auto$ff.cc:262:slice$40337 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$37271 [3], Q = \P1.P1.P1.InstQueue[7] [3]).
Adding EN signal on $auto$ff.cc:262:slice$40336 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$37271 [2], Q = \P1.P1.P1.InstQueue[7] [2]).
Adding EN signal on $auto$ff.cc:262:slice$40335 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$37271 [1], Q = \P1.P1.P1.InstQueue[7] [1]).
Adding EN signal on $auto$ff.cc:262:slice$40334 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$37271 [0], Q = \P1.P1.P1.InstQueue[7] [0]).
Adding EN signal on $auto$ff.cc:262:slice$40333 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$37147 [7], Q = \P1.P1.P1.InstQueue[8] [7]).
Adding EN signal on $auto$ff.cc:262:slice$40332 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$37147 [6], Q = \P1.P1.P1.InstQueue[8] [6]).
Adding EN signal on $auto$ff.cc:262:slice$40331 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$37147 [5], Q = \P1.P1.P1.InstQueue[8] [5]).
Adding EN signal on $auto$ff.cc:262:slice$40330 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$37147 [4], Q = \P1.P1.P1.InstQueue[8] [4]).
Adding EN signal on $auto$ff.cc:262:slice$40329 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$37147 [3], Q = \P1.P1.P1.InstQueue[8] [3]).
Adding EN signal on $auto$ff.cc:262:slice$40328 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$37147 [2], Q = \P1.P1.P1.InstQueue[8] [2]).
Adding EN signal on $auto$ff.cc:262:slice$40327 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$37147 [1], Q = \P1.P1.P1.InstQueue[8] [1]).
Adding EN signal on $auto$ff.cc:262:slice$40326 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$37147 [0], Q = \P1.P1.P1.InstQueue[8] [0]).
Adding EN signal on $auto$ff.cc:262:slice$40325 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$37023 [7], Q = \P1.P1.P1.InstQueue[9] [7]).
Adding EN signal on $auto$ff.cc:262:slice$40324 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$37023 [6], Q = \P1.P1.P1.InstQueue[9] [6]).
Adding EN signal on $auto$ff.cc:262:slice$40323 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$37023 [5], Q = \P1.P1.P1.InstQueue[9] [5]).
Adding EN signal on $auto$ff.cc:262:slice$40322 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$37023 [4], Q = \P1.P1.P1.InstQueue[9] [4]).
Adding EN signal on $auto$ff.cc:262:slice$40321 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$37023 [3], Q = \P1.P1.P1.InstQueue[9] [3]).
Adding EN signal on $auto$ff.cc:262:slice$40320 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$37023 [2], Q = \P1.P1.P1.InstQueue[9] [2]).
Adding EN signal on $auto$ff.cc:262:slice$40319 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$37023 [1], Q = \P1.P1.P1.InstQueue[9] [1]).
Adding EN signal on $auto$ff.cc:262:slice$40318 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$37023 [0], Q = \P1.P1.P1.InstQueue[9] [0]).
Adding EN signal on $auto$ff.cc:262:slice$40317 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36899 [7], Q = \P1.P1.P1.InstQueue[10] [7]).
Adding EN signal on $auto$ff.cc:262:slice$40316 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36899 [6], Q = \P1.P1.P1.InstQueue[10] [6]).
Adding EN signal on $auto$ff.cc:262:slice$40315 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36899 [5], Q = \P1.P1.P1.InstQueue[10] [5]).
Adding EN signal on $auto$ff.cc:262:slice$40314 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36899 [4], Q = \P1.P1.P1.InstQueue[10] [4]).
Adding EN signal on $auto$ff.cc:262:slice$40313 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36899 [3], Q = \P1.P1.P1.InstQueue[10] [3]).
Adding EN signal on $auto$ff.cc:262:slice$40312 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36899 [2], Q = \P1.P1.P1.InstQueue[10] [2]).
Adding EN signal on $auto$ff.cc:262:slice$40311 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36899 [1], Q = \P1.P1.P1.InstQueue[10] [1]).
Adding EN signal on $auto$ff.cc:262:slice$40310 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36899 [0], Q = \P1.P1.P1.InstQueue[10] [0]).
Adding EN signal on $auto$ff.cc:262:slice$17886 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$15165 [6], Q = \P1.P3.P1.InstQueue[4] [6]).
Adding EN signal on $auto$ff.cc:262:slice$40308 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36775 [6], Q = \P1.P1.P1.InstQueue[11] [6]).
Adding EN signal on $auto$ff.cc:262:slice$40309 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36775 [7], Q = \P1.P1.P1.InstQueue[11] [7]).
Adding EN signal on $auto$ff.cc:262:slice$40307 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36775 [5], Q = \P1.P1.P1.InstQueue[11] [5]).
Adding EN signal on $auto$ff.cc:262:slice$40306 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36775 [4], Q = \P1.P1.P1.InstQueue[11] [4]).
Adding EN signal on $auto$ff.cc:262:slice$40305 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36775 [3], Q = \P1.P1.P1.InstQueue[11] [3]).
Adding EN signal on $auto$ff.cc:262:slice$40304 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36775 [2], Q = \P1.P1.P1.InstQueue[11] [2]).
Adding EN signal on $auto$ff.cc:262:slice$40303 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36775 [1], Q = \P1.P1.P1.InstQueue[11] [1]).
Adding EN signal on $auto$ff.cc:262:slice$40302 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36775 [0], Q = \P1.P1.P1.InstQueue[11] [0]).
Adding EN signal on $auto$ff.cc:262:slice$40301 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36651 [7], Q = \P1.P1.P1.InstQueue[12] [7]).
Adding EN signal on $auto$ff.cc:262:slice$40300 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36651 [6], Q = \P1.P1.P1.InstQueue[12] [6]).
Adding EN signal on $auto$ff.cc:262:slice$40299 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36651 [5], Q = \P1.P1.P1.InstQueue[12] [5]).
Adding EN signal on $auto$ff.cc:262:slice$40298 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36651 [4], Q = \P1.P1.P1.InstQueue[12] [4]).
Adding EN signal on $auto$ff.cc:262:slice$40297 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36651 [3], Q = \P1.P1.P1.InstQueue[12] [3]).
Adding EN signal on $auto$ff.cc:262:slice$40296 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36651 [2], Q = \P1.P1.P1.InstQueue[12] [2]).
Adding EN signal on $auto$ff.cc:262:slice$40295 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36651 [1], Q = \P1.P1.P1.InstQueue[12] [1]).
Adding EN signal on $auto$ff.cc:262:slice$40294 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36651 [0], Q = \P1.P1.P1.InstQueue[12] [0]).
Adding EN signal on $auto$ff.cc:262:slice$40293 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36527 [7], Q = \P1.P1.P1.InstQueue[13] [7]).
Adding EN signal on $auto$ff.cc:262:slice$40292 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36527 [6], Q = \P1.P1.P1.InstQueue[13] [6]).
Adding EN signal on $auto$ff.cc:262:slice$40291 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36527 [5], Q = \P1.P1.P1.InstQueue[13] [5]).
Adding EN signal on $auto$ff.cc:262:slice$40290 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36527 [4], Q = \P1.P1.P1.InstQueue[13] [4]).
Adding EN signal on $auto$ff.cc:262:slice$40289 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36527 [3], Q = \P1.P1.P1.InstQueue[13] [3]).
Adding EN signal on $auto$ff.cc:262:slice$40288 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36527 [2], Q = \P1.P1.P1.InstQueue[13] [2]).
Adding EN signal on $auto$ff.cc:262:slice$40287 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36527 [1], Q = \P1.P1.P1.InstQueue[13] [1]).
Adding EN signal on $auto$ff.cc:262:slice$40286 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36527 [0], Q = \P1.P1.P1.InstQueue[13] [0]).
Adding EN signal on $auto$ff.cc:262:slice$40285 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36403 [7], Q = \P1.P1.P1.InstQueue[14] [7]).
Adding EN signal on $auto$ff.cc:262:slice$40284 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36403 [6], Q = \P1.P1.P1.InstQueue[14] [6]).
Adding EN signal on $auto$ff.cc:262:slice$40283 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36403 [5], Q = \P1.P1.P1.InstQueue[14] [5]).
Adding EN signal on $auto$ff.cc:262:slice$40282 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36403 [4], Q = \P1.P1.P1.InstQueue[14] [4]).
Adding EN signal on $auto$ff.cc:262:slice$40281 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36403 [3], Q = \P1.P1.P1.InstQueue[14] [3]).
Adding EN signal on $auto$ff.cc:262:slice$40280 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36403 [2], Q = \P1.P1.P1.InstQueue[14] [2]).
Adding EN signal on $auto$ff.cc:262:slice$40279 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36403 [1], Q = \P1.P1.P1.InstQueue[14] [1]).
Adding EN signal on $auto$ff.cc:262:slice$40278 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36403 [0], Q = \P1.P1.P1.InstQueue[14] [0]).
Adding EN signal on $auto$ff.cc:262:slice$40277 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36279 [7], Q = \P1.P1.P1.InstQueue[15] [7]).
Adding EN signal on $auto$ff.cc:262:slice$40276 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36279 [6], Q = \P1.P1.P1.InstQueue[15] [6]).
Adding EN signal on $auto$ff.cc:262:slice$40275 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36279 [5], Q = \P1.P1.P1.InstQueue[15] [5]).
Adding EN signal on $auto$ff.cc:262:slice$40274 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36279 [4], Q = \P1.P1.P1.InstQueue[15] [4]).
Adding EN signal on $auto$ff.cc:262:slice$40273 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36279 [3], Q = \P1.P1.P1.InstQueue[15] [3]).
Adding EN signal on $auto$ff.cc:262:slice$40272 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36279 [2], Q = \P1.P1.P1.InstQueue[15] [2]).
Adding EN signal on $auto$ff.cc:262:slice$40271 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36279 [1], Q = \P1.P1.P1.InstQueue[15] [1]).
Adding EN signal on $auto$ff.cc:262:slice$40270 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$36279 [0], Q = \P1.P1.P1.InstQueue[15] [0]).
Adding EN signal on $auto$ff.cc:262:slice$40269 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35584 [3], Q = \P1.P1.P1.State2 [3]).
Adding EN signal on $auto$ff.cc:262:slice$40268 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35584 [2], Q = \P1.P1.P1.State2 [2]).
Adding EN signal on $auto$ff.cc:262:slice$40267 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35584 [1], Q = \P1.P1.P1.State2 [1]).
Adding EN signal on $auto$ff.cc:262:slice$40266 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35584 [0], Q = \P1.P1.P1.State2 [0]).
Adding EN signal on $auto$ff.cc:262:slice$31263 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$38300 [3], Q = \P1.P1.P1.InstQueueRd_Addr [3]).
Adding EN signal on $auto$ff.cc:262:slice$31262 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$38300 [2], Q = \P1.P1.P1.InstQueueRd_Addr [2]).
Adding EN signal on $auto$ff.cc:262:slice$31261 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$38300 [1], Q = \P1.P1.P1.InstQueueRd_Addr [1]).
Adding EN signal on $auto$ff.cc:262:slice$31260 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$38300 [0], Q = \P1.P1.P1.InstQueueRd_Addr [0]).
Adding EN signal on $auto$ff.cc:262:slice$31259 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$30714, Q = \P1.P1.StateBS16).
Adding EN signal on $auto$ff.cc:262:slice$31254 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$30702 [2], Q = \P1.P1.State [2]).
Adding EN signal on $auto$ff.cc:262:slice$31253 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$30702 [1], Q = \P1.P1.State [1]).
Adding EN signal on $auto$ff.cc:262:slice$31252 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$30702 [0], Q = \P1.P1.State [0]).
Adding EN signal on $auto$ff.cc:262:slice$31251 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$30680, Q = \P1.P1.ADS_n).
Adding EN signal on $auto$ff.cc:262:slice$31249 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$30670, Q = \P1.P1.D_C_n).
Adding EN signal on $auto$ff.cc:262:slice$31247 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$31132 [29], Q = \P1.P1.Address [29]).
Adding EN signal on $auto$ff.cc:262:slice$31246 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$31132 [28], Q = \P1.P1.Address [28]).
Adding EN signal on $auto$ff.cc:262:slice$31245 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$31132 [27], Q = \P1.P1.Address [27]).
Adding EN signal on $auto$ff.cc:262:slice$31244 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$31132 [26], Q = \P1.P1.Address [26]).
Adding EN signal on $auto$ff.cc:262:slice$31243 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$31132 [25], Q = \P1.P1.Address [25]).
Adding EN signal on $auto$ff.cc:262:slice$31242 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$31132 [24], Q = \P1.P1.Address [24]).
Adding EN signal on $auto$ff.cc:262:slice$31241 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$31132 [23], Q = \P1.P1.Address [23]).
Adding EN signal on $auto$ff.cc:262:slice$31240 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$31132 [22], Q = \P1.P1.Address [22]).
Adding EN signal on $auto$ff.cc:262:slice$31239 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$31132 [21], Q = \P1.P1.Address [21]).
Adding EN signal on $auto$ff.cc:262:slice$31238 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$31132 [20], Q = \P1.P1.Address [20]).
Adding EN signal on $auto$ff.cc:262:slice$31237 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$31132 [19], Q = \P1.P1.Address [19]).
Adding EN signal on $auto$ff.cc:262:slice$31236 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$31132 [18], Q = \P1.P1.Address [18]).
Adding EN signal on $auto$ff.cc:262:slice$31235 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$31132 [17], Q = \P1.P1.Address [17]).
Adding EN signal on $auto$ff.cc:262:slice$31234 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$31132 [16], Q = \P1.P1.Address [16]).
Adding EN signal on $auto$ff.cc:262:slice$31233 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$31132 [15], Q = \P1.P1.Address [15]).
Adding EN signal on $auto$ff.cc:262:slice$31232 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$31132 [14], Q = \P1.P1.Address [14]).
Adding EN signal on $auto$ff.cc:262:slice$31231 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$31132 [13], Q = \P1.P1.Address [13]).
Adding EN signal on $auto$ff.cc:262:slice$31230 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$31132 [12], Q = \P1.P1.Address [12]).
Adding EN signal on $auto$ff.cc:262:slice$31229 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$31132 [11], Q = \P1.P1.Address [11]).
Adding EN signal on $auto$ff.cc:262:slice$31228 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$31132 [10], Q = \P1.P1.Address [10]).
Adding EN signal on $auto$ff.cc:262:slice$31227 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$31132 [9], Q = \P1.P1.Address [9]).
Adding EN signal on $auto$ff.cc:262:slice$31226 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$31132 [8], Q = \P1.P1.Address [8]).
Adding EN signal on $auto$ff.cc:262:slice$31225 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$31132 [7], Q = \P1.P1.Address [7]).
Adding EN signal on $auto$ff.cc:262:slice$31224 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$31132 [6], Q = \P1.P1.Address [6]).
Adding EN signal on $auto$ff.cc:262:slice$31223 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$31132 [5], Q = \P1.P1.Address [5]).
Adding EN signal on $auto$ff.cc:262:slice$31222 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$31132 [4], Q = \P1.P1.Address [4]).
Adding EN signal on $auto$ff.cc:262:slice$31221 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$31132 [3], Q = \P1.P1.Address [3]).
Adding EN signal on $auto$ff.cc:262:slice$31220 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$31132 [2], Q = \P1.P1.Address [2]).
Adding EN signal on $auto$ff.cc:262:slice$31219 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$31132 [1], Q = \P1.P1.Address [1]).
Adding EN signal on $auto$ff.cc:262:slice$31218 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$31132 [0], Q = \P1.P1.Address [0]).
Adding EN signal on $auto$ff.cc:262:slice$30388 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25898, Q = \P1.P2.RequestPending).
Adding EN signal on $auto$ff.cc:262:slice$30387 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25879, Q = \P1.P2.MemoryFetch).
Adding EN signal on $auto$ff.cc:262:slice$30386 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25860, Q = \P1.P2.ReadRequest).
Adding EN signal on $auto$ff.cc:262:slice$30385 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25809 [32], Q = \P1.P2.rEIP [31]).
Adding EN signal on $auto$ff.cc:262:slice$30384 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25809 [30], Q = \P1.P2.rEIP [30]).
Adding EN signal on $auto$ff.cc:262:slice$30383 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25809 [29], Q = \P1.P2.rEIP [29]).
Adding EN signal on $auto$ff.cc:262:slice$30382 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25809 [28], Q = \P1.P2.rEIP [28]).
Adding EN signal on $auto$ff.cc:262:slice$30381 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25809 [27], Q = \P1.P2.rEIP [27]).
Adding EN signal on $auto$ff.cc:262:slice$17884 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$15165 [4], Q = \P1.P3.P1.InstQueue[4] [4]).
Adding EN signal on $auto$ff.cc:262:slice$30380 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25809 [26], Q = \P1.P2.rEIP [26]).
Adding EN signal on $auto$ff.cc:262:slice$30379 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25809 [25], Q = \P1.P2.rEIP [25]).
Adding EN signal on $auto$ff.cc:262:slice$30375 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25809 [21], Q = \P1.P2.rEIP [21]).
Adding EN signal on $auto$ff.cc:262:slice$30374 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25809 [20], Q = \P1.P2.rEIP [20]).
Adding EN signal on $auto$ff.cc:262:slice$30373 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25809 [19], Q = \P1.P2.rEIP [19]).
Adding EN signal on $auto$ff.cc:262:slice$17883 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$15165 [3], Q = \P1.P3.P1.InstQueue[4] [3]).
Adding EN signal on $auto$ff.cc:262:slice$30372 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25809 [18], Q = \P1.P2.rEIP [18]).
Adding EN signal on $auto$ff.cc:262:slice$30371 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25809 [17], Q = \P1.P2.rEIP [17]).
Adding EN signal on $auto$ff.cc:262:slice$30370 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25809 [16], Q = \P1.P2.rEIP [16]).
Adding EN signal on $auto$ff.cc:262:slice$17882 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$15165 [2], Q = \P1.P3.P1.InstQueue[4] [2]).
Adding EN signal on $auto$ff.cc:262:slice$30369 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25809 [15], Q = \P1.P2.rEIP [15]).
Adding EN signal on $auto$ff.cc:262:slice$30368 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25809 [14], Q = \P1.P2.rEIP [14]).
Adding EN signal on $auto$ff.cc:262:slice$30367 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25809 [13], Q = \P1.P2.rEIP [13]).
Adding EN signal on $auto$ff.cc:262:slice$30366 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25809 [12], Q = \P1.P2.rEIP [12]).
Adding EN signal on $auto$ff.cc:262:slice$30365 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25809 [11], Q = \P1.P2.rEIP [11]).
Adding EN signal on $auto$ff.cc:262:slice$30364 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25809 [10], Q = \P1.P2.rEIP [10]).
Adding EN signal on $auto$ff.cc:262:slice$30363 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25809 [9], Q = \P1.P2.rEIP [9]).
Adding EN signal on $auto$ff.cc:262:slice$17881 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$15165 [1], Q = \P1.P3.P1.InstQueue[4] [1]).
Adding EN signal on $auto$ff.cc:262:slice$30362 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25809 [8], Q = \P1.P2.rEIP [8]).
Adding EN signal on $auto$ff.cc:262:slice$30361 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25809 [7], Q = \P1.P2.rEIP [7]).
Adding EN signal on $auto$ff.cc:262:slice$30360 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25809 [6], Q = \P1.P2.rEIP [6]).
Adding EN signal on $auto$ff.cc:262:slice$30359 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25809 [5], Q = \P1.P2.rEIP [5]).
Adding EN signal on $auto$ff.cc:262:slice$30358 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25809 [4], Q = \P1.P2.rEIP [4]).
Adding EN signal on $auto$ff.cc:262:slice$30357 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25809 [3], Q = \P1.P2.rEIP [3]).
Adding EN signal on $auto$ff.cc:262:slice$30356 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25809 [2], Q = \P1.P2.rEIP [2]).
Adding EN signal on $auto$ff.cc:262:slice$17880 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$15165 [0], Q = \P1.P3.P1.InstQueue[4] [0]).
Adding EN signal on $auto$ff.cc:262:slice$30355 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25809 [1], Q = \P1.P2.rEIP [1]).
Adding EN signal on $auto$ff.cc:262:slice$30354 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25809 [0], Q = \P1.P2.rEIP [0]).
Adding EN signal on $auto$ff.cc:262:slice$30353 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29016 [31], Q = \P1.P2.EBX [31]).
Adding EN signal on $auto$ff.cc:262:slice$30352 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29016 [30], Q = \P1.P2.EBX [30]).
Adding EN signal on $auto$ff.cc:262:slice$30351 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29016 [29], Q = \P1.P2.EBX [29]).
Adding EN signal on $auto$ff.cc:262:slice$30350 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29016 [28], Q = \P1.P2.EBX [28]).
Adding EN signal on $auto$ff.cc:262:slice$30349 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29016 [27], Q = \P1.P2.EBX [27]).
Adding EN signal on $auto$ff.cc:262:slice$17879 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$15041 [7], Q = \P1.P3.P1.InstQueue[5] [7]).
Adding EN signal on $auto$ff.cc:262:slice$30348 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29016 [26], Q = \P1.P2.EBX [26]).
Adding EN signal on $auto$ff.cc:262:slice$30347 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29016 [25], Q = \P1.P2.EBX [25]).
Adding EN signal on $auto$ff.cc:262:slice$30346 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29016 [24], Q = \P1.P2.EBX [24]).
Adding EN signal on $auto$ff.cc:262:slice$30345 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29016 [23], Q = \P1.P2.EBX [23]).
Adding EN signal on $auto$ff.cc:262:slice$30344 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29016 [22], Q = \P1.P2.EBX [22]).
Adding EN signal on $auto$ff.cc:262:slice$30343 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29016 [21], Q = \P1.P2.EBX [21]).
Adding EN signal on $auto$ff.cc:262:slice$30342 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29016 [20], Q = \P1.P2.EBX [20]).
Adding EN signal on $auto$ff.cc:262:slice$17878 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$15041 [6], Q = \P1.P3.P1.InstQueue[5] [6]).
Adding EN signal on $auto$ff.cc:262:slice$30341 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29016 [19], Q = \P1.P2.EBX [19]).
Adding EN signal on $auto$ff.cc:262:slice$30340 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29016 [18], Q = \P1.P2.EBX [18]).
Adding EN signal on $auto$ff.cc:262:slice$30339 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29016 [17], Q = \P1.P2.EBX [17]).
Adding EN signal on $auto$ff.cc:262:slice$30338 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29016 [16], Q = \P1.P2.EBX [16]).
Adding EN signal on $auto$ff.cc:262:slice$30337 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29016 [15], Q = \P1.P2.EBX [15]).
Adding EN signal on $auto$ff.cc:262:slice$30336 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29016 [14], Q = \P1.P2.EBX [14]).
Adding EN signal on $auto$ff.cc:262:slice$30335 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29016 [13], Q = \P1.P2.EBX [13]).
Adding EN signal on $auto$ff.cc:262:slice$17877 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$15041 [5], Q = \P1.P3.P1.InstQueue[5] [5]).
Adding EN signal on $auto$ff.cc:262:slice$30334 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29016 [12], Q = \P1.P2.EBX [12]).
Adding EN signal on $auto$ff.cc:262:slice$30333 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29016 [11], Q = \P1.P2.EBX [11]).
Adding EN signal on $auto$ff.cc:262:slice$30332 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29016 [10], Q = \P1.P2.EBX [10]).
Adding EN signal on $auto$ff.cc:262:slice$30331 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29016 [9], Q = \P1.P2.EBX [9]).
Adding EN signal on $auto$ff.cc:262:slice$30330 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29016 [8], Q = \P1.P2.EBX [8]).
Adding EN signal on $auto$ff.cc:262:slice$30329 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29016 [7], Q = \P1.P2.EBX [7]).
Adding EN signal on $auto$ff.cc:262:slice$30328 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29016 [6], Q = \P1.P2.EBX [6]).
Adding EN signal on $auto$ff.cc:262:slice$17876 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$15041 [4], Q = \P1.P3.P1.InstQueue[5] [4]).
Adding EN signal on $auto$ff.cc:262:slice$30327 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29016 [5], Q = \P1.P2.EBX [5]).
Adding EN signal on $auto$ff.cc:262:slice$30326 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29016 [4], Q = \P1.P2.EBX [4]).
Adding EN signal on $auto$ff.cc:262:slice$30325 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29016 [3], Q = \P1.P2.EBX [3]).
Adding EN signal on $auto$ff.cc:262:slice$30324 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29016 [2], Q = \P1.P2.EBX [2]).
Adding EN signal on $auto$ff.cc:262:slice$30323 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29016 [1], Q = \P1.P2.EBX [1]).
Adding EN signal on $auto$ff.cc:262:slice$30322 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29016 [0], Q = \P1.P2.EBX [0]).
Adding EN signal on $auto$ff.cc:262:slice$30321 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$28532 [31], Q = \P1.P2.EAX [31]).
Adding EN signal on $auto$ff.cc:262:slice$17875 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$15041 [3], Q = \P1.P3.P1.InstQueue[5] [3]).
Adding EN signal on $auto$ff.cc:262:slice$30320 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$28532 [30], Q = \P1.P2.EAX [30]).
Adding EN signal on $auto$ff.cc:262:slice$30319 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$28532 [29], Q = \P1.P2.EAX [29]).
Adding EN signal on $auto$ff.cc:262:slice$30318 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$28532 [28], Q = \P1.P2.EAX [28]).
Adding EN signal on $auto$ff.cc:262:slice$30317 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$28532 [27], Q = \P1.P2.EAX [27]).
Adding EN signal on $auto$ff.cc:262:slice$30316 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$28532 [26], Q = \P1.P2.EAX [26]).
Adding EN signal on $auto$ff.cc:262:slice$30315 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$28532 [25], Q = \P1.P2.EAX [25]).
Adding EN signal on $auto$ff.cc:262:slice$30314 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$28532 [24], Q = \P1.P2.EAX [24]).
Adding EN signal on $auto$ff.cc:262:slice$17874 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$15041 [2], Q = \P1.P3.P1.InstQueue[5] [2]).
Adding EN signal on $auto$ff.cc:262:slice$30313 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$28532 [23], Q = \P1.P2.EAX [23]).
Adding EN signal on $auto$ff.cc:262:slice$30312 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$28532 [22], Q = \P1.P2.EAX [22]).
Adding EN signal on $auto$ff.cc:262:slice$30311 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$28532 [21], Q = \P1.P2.EAX [21]).
Adding EN signal on $auto$ff.cc:262:slice$30310 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$28532 [20], Q = \P1.P2.EAX [20]).
Adding EN signal on $auto$ff.cc:262:slice$30309 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$28532 [19], Q = \P1.P2.EAX [19]).
Adding EN signal on $auto$ff.cc:262:slice$30308 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$28532 [18], Q = \P1.P2.EAX [18]).
Adding EN signal on $auto$ff.cc:262:slice$30307 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$28532 [17], Q = \P1.P2.EAX [17]).
Adding EN signal on $auto$ff.cc:262:slice$17873 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$15041 [1], Q = \P1.P3.P1.InstQueue[5] [1]).
Adding EN signal on $auto$ff.cc:262:slice$30306 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$28532 [16], Q = \P1.P2.EAX [16]).
Adding EN signal on $auto$ff.cc:262:slice$30305 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$28532 [15], Q = \P1.P2.EAX [15]).
Adding EN signal on $auto$ff.cc:262:slice$30304 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$28532 [14], Q = \P1.P2.EAX [14]).
Adding EN signal on $auto$ff.cc:262:slice$30303 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$28532 [13], Q = \P1.P2.EAX [13]).
Adding EN signal on $auto$ff.cc:262:slice$30302 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$28532 [12], Q = \P1.P2.EAX [12]).
Adding EN signal on $auto$ff.cc:262:slice$30301 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$28532 [11], Q = \P1.P2.EAX [11]).
Adding EN signal on $auto$ff.cc:262:slice$30300 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$28532 [10], Q = \P1.P2.EAX [10]).
Adding EN signal on $auto$ff.cc:262:slice$17872 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$15041 [0], Q = \P1.P3.P1.InstQueue[5] [0]).
Adding EN signal on $auto$ff.cc:262:slice$30299 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$28532 [9], Q = \P1.P2.EAX [9]).
Adding EN signal on $auto$ff.cc:262:slice$30298 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$28532 [8], Q = \P1.P2.EAX [8]).
Adding EN signal on $auto$ff.cc:262:slice$30297 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$28532 [7], Q = \P1.P2.EAX [7]).
Adding EN signal on $auto$ff.cc:262:slice$30296 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$28532 [6], Q = \P1.P2.EAX [6]).
Adding EN signal on $auto$ff.cc:262:slice$30295 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$28532 [5], Q = \P1.P2.EAX [5]).
Adding EN signal on $auto$ff.cc:262:slice$30294 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$28532 [4], Q = \P1.P2.EAX [4]).
Adding EN signal on $auto$ff.cc:262:slice$30293 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$28532 [3], Q = \P1.P2.EAX [3]).
Adding EN signal on $auto$ff.cc:262:slice$17871 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$14917 [7], Q = \P1.P3.P1.InstQueue[6] [7]).
Adding EN signal on $auto$ff.cc:262:slice$30292 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$28532 [2], Q = \P1.P2.EAX [2]).
Adding EN signal on $auto$ff.cc:262:slice$30291 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$28532 [1], Q = \P1.P2.EAX [1]).
Adding EN signal on $auto$ff.cc:262:slice$30290 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$28532 [0], Q = \P1.P2.EAX [0]).
Adding EN signal on $auto$ff.cc:262:slice$30289 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$27976 [3], Q = \P1.P2.P1.InstQueueWr_Addr [3]).
Adding EN signal on $auto$ff.cc:262:slice$30288 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$27976 [2], Q = \P1.P2.P1.InstQueueWr_Addr [2]).
Adding EN signal on $auto$ff.cc:262:slice$30287 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$27976 [1], Q = \P1.P2.P1.InstQueueWr_Addr [1]).
Adding EN signal on $auto$ff.cc:262:slice$30286 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$27976 [0], Q = \P1.P2.P1.InstQueueWr_Addr [0]).
Adding EN signal on $auto$ff.cc:262:slice$17870 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$14917 [6], Q = \P1.P3.P1.InstQueue[6] [6]).
Adding EN signal on $auto$ff.cc:262:slice$30285 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25917, Q = \P1.P2.CodeFetch).
Adding EN signal on $auto$ff.cc:262:slice$30284 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29262 [14], Q = \P1.P2.P1.uWord [14]).
Adding EN signal on $auto$ff.cc:262:slice$30283 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29262 [13], Q = \P1.P2.P1.uWord [13]).
Adding EN signal on $auto$ff.cc:262:slice$30282 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29262 [12], Q = \P1.P2.P1.uWord [12]).
Adding EN signal on $auto$ff.cc:262:slice$30281 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29262 [11], Q = \P1.P2.P1.uWord [11]).
Adding EN signal on $auto$ff.cc:262:slice$30280 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29262 [10], Q = \P1.P2.P1.uWord [10]).
Adding EN signal on $auto$ff.cc:262:slice$30279 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29262 [9], Q = \P1.P2.P1.uWord [9]).
Adding EN signal on $auto$ff.cc:262:slice$17869 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$14917 [5], Q = \P1.P3.P1.InstQueue[6] [5]).
Adding EN signal on $auto$ff.cc:262:slice$30278 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29262 [8], Q = \P1.P2.P1.uWord [8]).
Adding EN signal on $auto$ff.cc:262:slice$30277 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29262 [7], Q = \P1.P2.P1.uWord [7]).
Adding EN signal on $auto$ff.cc:262:slice$30276 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29262 [6], Q = \P1.P2.P1.uWord [6]).
Adding EN signal on $auto$ff.cc:262:slice$30275 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29262 [5], Q = \P1.P2.P1.uWord [5]).
Adding EN signal on $auto$ff.cc:262:slice$30274 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29262 [4], Q = \P1.P2.P1.uWord [4]).
Adding EN signal on $auto$ff.cc:262:slice$30273 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29262 [3], Q = \P1.P2.P1.uWord [3]).
Adding EN signal on $auto$ff.cc:262:slice$30272 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29262 [2], Q = \P1.P2.P1.uWord [2]).
Adding EN signal on $auto$ff.cc:262:slice$17868 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$14917 [4], Q = \P1.P3.P1.InstQueue[6] [4]).
Adding EN signal on $auto$ff.cc:262:slice$30271 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29262 [1], Q = \P1.P2.P1.uWord [1]).
Adding EN signal on $auto$ff.cc:262:slice$30270 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29262 [0], Q = \P1.P2.P1.uWord [0]).
Adding EN signal on $auto$ff.cc:262:slice$30269 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29505 [15], Q = \P1.P2.P1.lWord [15]).
Adding EN signal on $auto$ff.cc:262:slice$30268 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29505 [14], Q = \P1.P2.P1.lWord [14]).
Adding EN signal on $auto$ff.cc:262:slice$30267 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29505 [13], Q = \P1.P2.P1.lWord [13]).
Adding EN signal on $auto$ff.cc:262:slice$30266 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29505 [12], Q = \P1.P2.P1.lWord [12]).
Adding EN signal on $auto$ff.cc:262:slice$30265 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29505 [11], Q = \P1.P2.P1.lWord [11]).
Adding EN signal on $auto$ff.cc:262:slice$17867 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$14917 [3], Q = \P1.P3.P1.InstQueue[6] [3]).
Adding EN signal on $auto$ff.cc:262:slice$30264 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29505 [10], Q = \P1.P2.P1.lWord [10]).
Adding EN signal on $auto$ff.cc:262:slice$30263 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29505 [9], Q = \P1.P2.P1.lWord [9]).
Adding EN signal on $auto$ff.cc:262:slice$30262 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29505 [8], Q = \P1.P2.P1.lWord [8]).
Adding EN signal on $auto$ff.cc:262:slice$30261 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29505 [7], Q = \P1.P2.P1.lWord [7]).
Adding EN signal on $auto$ff.cc:262:slice$30260 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29505 [6], Q = \P1.P2.P1.lWord [6]).
Adding EN signal on $auto$ff.cc:262:slice$30259 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29505 [5], Q = \P1.P2.P1.lWord [5]).
Adding EN signal on $auto$ff.cc:262:slice$30258 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29505 [4], Q = \P1.P2.P1.lWord [4]).
Adding EN signal on $auto$ff.cc:262:slice$17866 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$14917 [2], Q = \P1.P3.P1.InstQueue[6] [2]).
Adding EN signal on $auto$ff.cc:262:slice$30257 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29505 [3], Q = \P1.P2.P1.lWord [3]).
Adding EN signal on $auto$ff.cc:262:slice$30256 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29505 [2], Q = \P1.P2.P1.lWord [2]).
Adding EN signal on $auto$ff.cc:262:slice$30255 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29505 [1], Q = \P1.P2.P1.lWord [1]).
Adding EN signal on $auto$ff.cc:262:slice$30254 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$29505 [0], Q = \P1.P2.P1.lWord [0]).
Adding EN signal on $auto$ff.cc:262:slice$30253 ($_DFF_PP0_) from module b18 (D = $auto$rtlil.cc:2459:Mux$3293, Q = \P1.P2.P1.Flush).
Adding EN signal on $auto$ff.cc:262:slice$30252 ($_DFF_PP0_) from module b18 (D = $auto$rtlil.cc:2459:Mux$3307, Q = \P1.P2.P1.More).
Adding EN signal on $auto$ff.cc:262:slice$30251 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$24763 [31], Q = \P1.P2.P1.PhyAddrPointer [31]).
Adding EN signal on $auto$ff.cc:262:slice$30250 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$24763 [30], Q = \P1.P2.P1.PhyAddrPointer [30]).
Adding EN signal on $auto$ff.cc:262:slice$30249 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$24763 [29], Q = \P1.P2.P1.PhyAddrPointer [29]).
Adding EN signal on $auto$ff.cc:262:slice$30248 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$24763 [28], Q = \P1.P2.P1.PhyAddrPointer [28]).
Adding EN signal on $auto$ff.cc:262:slice$30247 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$24763 [27], Q = \P1.P2.P1.PhyAddrPointer [27]).
Adding EN signal on $auto$ff.cc:262:slice$30246 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$24763 [26], Q = \P1.P2.P1.PhyAddrPointer [26]).
Adding EN signal on $auto$ff.cc:262:slice$30245 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$24763 [25], Q = \P1.P2.P1.PhyAddrPointer [25]).
Adding EN signal on $auto$ff.cc:262:slice$30244 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$24763 [24], Q = \P1.P2.P1.PhyAddrPointer [24]).
Adding EN signal on $auto$ff.cc:262:slice$30243 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$24763 [23], Q = \P1.P2.P1.PhyAddrPointer [23]).
Adding EN signal on $auto$ff.cc:262:slice$30242 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$24763 [22], Q = \P1.P2.P1.PhyAddrPointer [22]).
Adding EN signal on $auto$ff.cc:262:slice$30241 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$24763 [21], Q = \P1.P2.P1.PhyAddrPointer [21]).
Adding EN signal on $auto$ff.cc:262:slice$30240 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$24763 [20], Q = \P1.P2.P1.PhyAddrPointer [20]).
Adding EN signal on $auto$ff.cc:262:slice$30239 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$24763 [19], Q = \P1.P2.P1.PhyAddrPointer [19]).
Adding EN signal on $auto$ff.cc:262:slice$30238 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$24763 [18], Q = \P1.P2.P1.PhyAddrPointer [18]).
Adding EN signal on $auto$ff.cc:262:slice$30237 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$24763 [17], Q = \P1.P2.P1.PhyAddrPointer [17]).
Adding EN signal on $auto$ff.cc:262:slice$30236 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$24763 [16], Q = \P1.P2.P1.PhyAddrPointer [16]).
Adding EN signal on $auto$ff.cc:262:slice$30235 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$24763 [15], Q = \P1.P2.P1.PhyAddrPointer [15]).
Adding EN signal on $auto$ff.cc:262:slice$30234 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$24763 [14], Q = \P1.P2.P1.PhyAddrPointer [14]).
Adding EN signal on $auto$ff.cc:262:slice$30233 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$24763 [13], Q = \P1.P2.P1.PhyAddrPointer [13]).
Adding EN signal on $auto$ff.cc:262:slice$30232 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$24763 [12], Q = \P1.P2.P1.PhyAddrPointer [12]).
Adding EN signal on $auto$ff.cc:262:slice$30231 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$24763 [11], Q = \P1.P2.P1.PhyAddrPointer [11]).
Adding EN signal on $auto$ff.cc:262:slice$30230 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$24763 [10], Q = \P1.P2.P1.PhyAddrPointer [10]).
Adding EN signal on $auto$ff.cc:262:slice$30229 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$24763 [9], Q = \P1.P2.P1.PhyAddrPointer [9]).
Adding EN signal on $auto$ff.cc:262:slice$30228 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$24763 [8], Q = \P1.P2.P1.PhyAddrPointer [8]).
Adding EN signal on $auto$ff.cc:262:slice$30227 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$24763 [7], Q = \P1.P2.P1.PhyAddrPointer [7]).
Adding EN signal on $auto$ff.cc:262:slice$30226 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$24763 [6], Q = \P1.P2.P1.PhyAddrPointer [6]).
Adding EN signal on $auto$ff.cc:262:slice$30225 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$24763 [5], Q = \P1.P2.P1.PhyAddrPointer [5]).
Adding EN signal on $auto$ff.cc:262:slice$30224 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$24763 [4], Q = \P1.P2.P1.PhyAddrPointer [4]).
Adding EN signal on $auto$ff.cc:262:slice$30223 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$24763 [3], Q = \P1.P2.P1.PhyAddrPointer [3]).
Adding EN signal on $auto$ff.cc:262:slice$30222 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$24763 [2], Q = \P1.P2.P1.PhyAddrPointer [2]).
Adding EN signal on $auto$ff.cc:262:slice$30221 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$24763 [1], Q = \P1.P2.P1.PhyAddrPointer [1]).
Adding EN signal on $auto$ff.cc:262:slice$30220 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$24763 [0], Q = \P1.P2.P1.PhyAddrPointer [0]).
Adding EN signal on $auto$ff.cc:262:slice$30219 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25247 [31], Q = \P1.P2.P1.InstAddrPointer [31]).
Adding EN signal on $auto$ff.cc:262:slice$30218 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25247 [30], Q = \P1.P2.P1.InstAddrPointer [30]).
Adding EN signal on $auto$ff.cc:262:slice$30217 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25247 [29], Q = \P1.P2.P1.InstAddrPointer [29]).
Adding EN signal on $auto$ff.cc:262:slice$30216 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25247 [28], Q = \P1.P2.P1.InstAddrPointer [28]).
Adding EN signal on $auto$ff.cc:262:slice$30215 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25247 [27], Q = \P1.P2.P1.InstAddrPointer [27]).
Adding EN signal on $auto$ff.cc:262:slice$30214 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25247 [26], Q = \P1.P2.P1.InstAddrPointer [26]).
Adding EN signal on $auto$ff.cc:262:slice$30213 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25247 [25], Q = \P1.P2.P1.InstAddrPointer [25]).
Adding EN signal on $auto$ff.cc:262:slice$30212 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25247 [24], Q = \P1.P2.P1.InstAddrPointer [24]).
Adding EN signal on $auto$ff.cc:262:slice$30211 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25247 [23], Q = \P1.P2.P1.InstAddrPointer [23]).
Adding EN signal on $auto$ff.cc:262:slice$30210 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25247 [22], Q = \P1.P2.P1.InstAddrPointer [22]).
Adding EN signal on $auto$ff.cc:262:slice$30209 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25247 [21], Q = \P1.P2.P1.InstAddrPointer [21]).
Adding EN signal on $auto$ff.cc:262:slice$30208 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25247 [20], Q = \P1.P2.P1.InstAddrPointer [20]).
Adding EN signal on $auto$ff.cc:262:slice$30207 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25247 [19], Q = \P1.P2.P1.InstAddrPointer [19]).
Adding EN signal on $auto$ff.cc:262:slice$30206 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25247 [18], Q = \P1.P2.P1.InstAddrPointer [18]).
Adding EN signal on $auto$ff.cc:262:slice$30205 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25247 [17], Q = \P1.P2.P1.InstAddrPointer [17]).
Adding EN signal on $auto$ff.cc:262:slice$30204 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25247 [16], Q = \P1.P2.P1.InstAddrPointer [16]).
Adding EN signal on $auto$ff.cc:262:slice$30203 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25247 [15], Q = \P1.P2.P1.InstAddrPointer [15]).
Adding EN signal on $auto$ff.cc:262:slice$30202 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25247 [14], Q = \P1.P2.P1.InstAddrPointer [14]).
Adding EN signal on $auto$ff.cc:262:slice$30201 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25247 [13], Q = \P1.P2.P1.InstAddrPointer [13]).
Adding EN signal on $auto$ff.cc:262:slice$30200 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25247 [12], Q = \P1.P2.P1.InstAddrPointer [12]).
Adding EN signal on $auto$ff.cc:262:slice$30199 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25247 [11], Q = \P1.P2.P1.InstAddrPointer [11]).
Adding EN signal on $auto$ff.cc:262:slice$30198 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25247 [10], Q = \P1.P2.P1.InstAddrPointer [10]).
Adding EN signal on $auto$ff.cc:262:slice$30197 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25247 [9], Q = \P1.P2.P1.InstAddrPointer [9]).
Adding EN signal on $auto$ff.cc:262:slice$30196 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25247 [8], Q = \P1.P2.P1.InstAddrPointer [8]).
Adding EN signal on $auto$ff.cc:262:slice$30195 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25247 [7], Q = \P1.P2.P1.InstAddrPointer [7]).
Adding EN signal on $auto$ff.cc:262:slice$30194 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25247 [6], Q = \P1.P2.P1.InstAddrPointer [6]).
Adding EN signal on $auto$ff.cc:262:slice$30193 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25247 [5], Q = \P1.P2.P1.InstAddrPointer [5]).
Adding EN signal on $auto$ff.cc:262:slice$30192 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25247 [4], Q = \P1.P2.P1.InstAddrPointer [4]).
Adding EN signal on $auto$ff.cc:262:slice$30191 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25247 [3], Q = \P1.P2.P1.InstAddrPointer [3]).
Adding EN signal on $auto$ff.cc:262:slice$30190 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25247 [2], Q = \P1.P2.P1.InstAddrPointer [2]).
Adding EN signal on $auto$ff.cc:262:slice$30189 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25247 [1], Q = \P1.P2.P1.InstAddrPointer [1]).
Adding EN signal on $auto$ff.cc:262:slice$30188 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25247 [0], Q = \P1.P2.P1.InstAddrPointer [0]).
Adding EN signal on $auto$ff.cc:262:slice$30187 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$17754 [30], Q = \P1.P3.Datao [30]).
Adding EN signal on $auto$ff.cc:262:slice$30186 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$17754 [29], Q = \P1.P3.Datao [29]).
Adding EN signal on $auto$ff.cc:262:slice$30185 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$17754 [28], Q = \P1.P3.Datao [28]).
Adding EN signal on $auto$ff.cc:262:slice$30184 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$17754 [27], Q = \P1.P3.Datao [27]).
Adding EN signal on $auto$ff.cc:262:slice$30183 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$17754 [26], Q = \P1.P3.Datao [26]).
Adding EN signal on $auto$ff.cc:262:slice$30182 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$17754 [25], Q = \P1.P3.Datao [25]).
Adding EN signal on $auto$ff.cc:262:slice$30181 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$17754 [24], Q = \P1.P3.Datao [24]).
Adding EN signal on $auto$ff.cc:262:slice$30180 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$17754 [23], Q = \P1.P3.Datao [23]).
Adding EN signal on $auto$ff.cc:262:slice$30179 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$17754 [22], Q = \P1.P3.Datao [22]).
Adding EN signal on $auto$ff.cc:262:slice$30178 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$17754 [21], Q = \P1.P3.Datao [21]).
Adding EN signal on $auto$ff.cc:262:slice$30177 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$17754 [20], Q = \P1.P3.Datao [20]).
Adding EN signal on $auto$ff.cc:262:slice$30176 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$17754 [19], Q = \P1.P3.Datao [19]).
Adding EN signal on $auto$ff.cc:262:slice$30175 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$17754 [18], Q = \P1.P3.Datao [18]).
Adding EN signal on $auto$ff.cc:262:slice$30174 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$17754 [17], Q = \P1.P3.Datao [17]).
Adding EN signal on $auto$ff.cc:262:slice$30173 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$17754 [16], Q = \P1.P3.Datao [16]).
Adding EN signal on $auto$ff.cc:262:slice$30172 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$17754 [15], Q = \P1.P3.Datao [15]).
Adding EN signal on $auto$ff.cc:262:slice$30171 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$17754 [14], Q = \P1.P3.Datao [14]).
Adding EN signal on $auto$ff.cc:262:slice$30170 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$17754 [13], Q = \P1.P3.Datao [13]).
Adding EN signal on $auto$ff.cc:262:slice$30169 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$17754 [12], Q = \P1.P3.Datao [12]).
Adding EN signal on $auto$ff.cc:262:slice$30168 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$17754 [11], Q = \P1.P3.Datao [11]).
Adding EN signal on $auto$ff.cc:262:slice$30167 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$17754 [10], Q = \P1.P3.Datao [10]).
Adding EN signal on $auto$ff.cc:262:slice$30166 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$17754 [9], Q = \P1.P3.Datao [9]).
Adding EN signal on $auto$ff.cc:262:slice$30165 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$17754 [8], Q = \P1.P3.Datao [8]).
Adding EN signal on $auto$ff.cc:262:slice$30164 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$17754 [7], Q = \P1.P3.Datao [7]).
Adding EN signal on $auto$ff.cc:262:slice$30163 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$17754 [6], Q = \P1.P3.Datao [6]).
Adding EN signal on $auto$ff.cc:262:slice$30162 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$17754 [5], Q = \P1.P3.Datao [5]).
Adding EN signal on $auto$ff.cc:262:slice$30161 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$17754 [4], Q = \P1.P3.Datao [4]).
Adding EN signal on $auto$ff.cc:262:slice$30160 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$17754 [3], Q = \P1.P3.Datao [3]).
Adding EN signal on $auto$ff.cc:262:slice$30159 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$17754 [2], Q = \P1.P3.Datao [2]).
Adding EN signal on $auto$ff.cc:262:slice$30158 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$17754 [1], Q = \P1.P3.Datao [1]).
Adding EN signal on $auto$ff.cc:262:slice$30157 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$17754 [0], Q = \P1.P3.Datao [0]).
Adding EN signal on $auto$ff.cc:262:slice$30156 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$15822 [3], Q = \P1.P3.P1.InstQueueRd_Addr [3]).
Adding EN signal on $auto$ff.cc:262:slice$30155 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$15822 [2], Q = \P1.P3.P1.InstQueueRd_Addr [2]).
Adding EN signal on $auto$ff.cc:262:slice$30154 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$15822 [1], Q = \P1.P3.P1.InstQueueRd_Addr [1]).
Adding EN signal on $auto$ff.cc:262:slice$30153 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$15822 [0], Q = \P1.P3.P1.InstQueueRd_Addr [0]).
Adding EN signal on $auto$ff.cc:262:slice$30152 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$27894 [7], Q = \P1.P2.P1.InstQueue[0] [7]).
Adding EN signal on $auto$ff.cc:262:slice$30151 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$27894 [6], Q = \P1.P2.P1.InstQueue[0] [6]).
Adding EN signal on $auto$ff.cc:262:slice$30150 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$27894 [5], Q = \P1.P2.P1.InstQueue[0] [5]).
Adding EN signal on $auto$ff.cc:262:slice$30149 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$27894 [4], Q = \P1.P2.P1.InstQueue[0] [4]).
Adding EN signal on $auto$ff.cc:262:slice$30148 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$27894 [3], Q = \P1.P2.P1.InstQueue[0] [3]).
Adding EN signal on $auto$ff.cc:262:slice$30147 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$27894 [2], Q = \P1.P2.P1.InstQueue[0] [2]).
Adding EN signal on $auto$ff.cc:262:slice$30146 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$27894 [1], Q = \P1.P2.P1.InstQueue[0] [1]).
Adding EN signal on $auto$ff.cc:262:slice$30145 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$27894 [0], Q = \P1.P2.P1.InstQueue[0] [0]).
Adding EN signal on $auto$ff.cc:262:slice$30144 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$27770 [7], Q = \P1.P2.P1.InstQueue[1] [7]).
Adding EN signal on $auto$ff.cc:262:slice$30143 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$27770 [6], Q = \P1.P2.P1.InstQueue[1] [6]).
Adding EN signal on $auto$ff.cc:262:slice$30142 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$27770 [5], Q = \P1.P2.P1.InstQueue[1] [5]).
Adding EN signal on $auto$ff.cc:262:slice$30141 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$27770 [4], Q = \P1.P2.P1.InstQueue[1] [4]).
Adding EN signal on $auto$ff.cc:262:slice$30140 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$27770 [3], Q = \P1.P2.P1.InstQueue[1] [3]).
Adding EN signal on $auto$ff.cc:262:slice$30139 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$27770 [2], Q = \P1.P2.P1.InstQueue[1] [2]).
Adding EN signal on $auto$ff.cc:262:slice$30138 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$27770 [1], Q = \P1.P2.P1.InstQueue[1] [1]).
Adding EN signal on $auto$ff.cc:262:slice$30137 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$27770 [0], Q = \P1.P2.P1.InstQueue[1] [0]).
Adding EN signal on $auto$ff.cc:262:slice$30136 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$27646 [7], Q = \P1.P2.P1.InstQueue[2] [7]).
Adding EN signal on $auto$ff.cc:262:slice$30135 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$27646 [6], Q = \P1.P2.P1.InstQueue[2] [6]).
Adding EN signal on $auto$ff.cc:262:slice$30134 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$27646 [5], Q = \P1.P2.P1.InstQueue[2] [5]).
Adding EN signal on $auto$ff.cc:262:slice$30133 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$27646 [4], Q = \P1.P2.P1.InstQueue[2] [4]).
Adding EN signal on $auto$ff.cc:262:slice$30132 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$27646 [3], Q = \P1.P2.P1.InstQueue[2] [3]).
Adding EN signal on $auto$ff.cc:262:slice$30131 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$27646 [2], Q = \P1.P2.P1.InstQueue[2] [2]).
Adding EN signal on $auto$ff.cc:262:slice$30130 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$27646 [1], Q = \P1.P2.P1.InstQueue[2] [1]).
Adding EN signal on $auto$ff.cc:262:slice$30129 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$27646 [0], Q = \P1.P2.P1.InstQueue[2] [0]).
Adding EN signal on $auto$ff.cc:262:slice$30128 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$27522 [7], Q = \P1.P2.P1.InstQueue[3] [7]).
Adding EN signal on $auto$ff.cc:262:slice$30127 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$27522 [6], Q = \P1.P2.P1.InstQueue[3] [6]).
Adding EN signal on $auto$ff.cc:262:slice$30126 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$27522 [5], Q = \P1.P2.P1.InstQueue[3] [5]).
Adding EN signal on $auto$ff.cc:262:slice$30125 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$27522 [4], Q = \P1.P2.P1.InstQueue[3] [4]).
Adding EN signal on $auto$ff.cc:262:slice$30124 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$27522 [3], Q = \P1.P2.P1.InstQueue[3] [3]).
Adding EN signal on $auto$ff.cc:262:slice$30123 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$27522 [2], Q = \P1.P2.P1.InstQueue[3] [2]).
Adding EN signal on $auto$ff.cc:262:slice$30122 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$27522 [1], Q = \P1.P2.P1.InstQueue[3] [1]).
Adding EN signal on $auto$ff.cc:262:slice$30121 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$27522 [0], Q = \P1.P2.P1.InstQueue[3] [0]).
Adding EN signal on $auto$ff.cc:262:slice$30120 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$27398 [7], Q = \P1.P2.P1.InstQueue[4] [7]).
Adding EN signal on $auto$ff.cc:262:slice$30119 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$27398 [6], Q = \P1.P2.P1.InstQueue[4] [6]).
Adding EN signal on $auto$ff.cc:262:slice$30118 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$27398 [5], Q = \P1.P2.P1.InstQueue[4] [5]).
Adding EN signal on $auto$ff.cc:262:slice$30117 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$27398 [4], Q = \P1.P2.P1.InstQueue[4] [4]).
Adding EN signal on $auto$ff.cc:262:slice$30116 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$27398 [3], Q = \P1.P2.P1.InstQueue[4] [3]).
Adding EN signal on $auto$ff.cc:262:slice$30115 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$27398 [2], Q = \P1.P2.P1.InstQueue[4] [2]).
Adding EN signal on $auto$ff.cc:262:slice$30114 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$27398 [1], Q = \P1.P2.P1.InstQueue[4] [1]).
Adding EN signal on $auto$ff.cc:262:slice$30113 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$27398 [0], Q = \P1.P2.P1.InstQueue[4] [0]).
Adding EN signal on $auto$ff.cc:262:slice$30112 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$27274 [7], Q = \P1.P2.P1.InstQueue[5] [7]).
Adding EN signal on $auto$ff.cc:262:slice$30111 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$27274 [6], Q = \P1.P2.P1.InstQueue[5] [6]).
Adding EN signal on $auto$ff.cc:262:slice$30110 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$27274 [5], Q = \P1.P2.P1.InstQueue[5] [5]).
Adding EN signal on $auto$ff.cc:262:slice$30109 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$27274 [4], Q = \P1.P2.P1.InstQueue[5] [4]).
Adding EN signal on $auto$ff.cc:262:slice$30108 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$27274 [3], Q = \P1.P2.P1.InstQueue[5] [3]).
Adding EN signal on $auto$ff.cc:262:slice$30107 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$27274 [2], Q = \P1.P2.P1.InstQueue[5] [2]).
Adding EN signal on $auto$ff.cc:262:slice$30106 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$27274 [1], Q = \P1.P2.P1.InstQueue[5] [1]).
Adding EN signal on $auto$ff.cc:262:slice$17865 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$14917 [1], Q = \P1.P3.P1.InstQueue[6] [1]).
Adding EN signal on $auto$ff.cc:262:slice$30104 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$27150 [7], Q = \P1.P2.P1.InstQueue[6] [7]).
Adding EN signal on $auto$ff.cc:262:slice$30105 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$27274 [0], Q = \P1.P2.P1.InstQueue[5] [0]).
Adding EN signal on $auto$ff.cc:262:slice$30103 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$27150 [6], Q = \P1.P2.P1.InstQueue[6] [6]).
Adding EN signal on $auto$ff.cc:262:slice$30101 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$27150 [4], Q = \P1.P2.P1.InstQueue[6] [4]).
Adding EN signal on $auto$ff.cc:262:slice$30097 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$27150 [0], Q = \P1.P2.P1.InstQueue[6] [0]).
Adding EN signal on $auto$ff.cc:262:slice$30095 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$27026 [6], Q = \P1.P2.P1.InstQueue[7] [6]).
Adding EN signal on $auto$ff.cc:262:slice$30093 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$27026 [4], Q = \P1.P2.P1.InstQueue[7] [4]).
Adding EN signal on $auto$ff.cc:262:slice$30091 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$27026 [2], Q = \P1.P2.P1.InstQueue[7] [2]).
Adding EN signal on $auto$ff.cc:262:slice$30089 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$27026 [0], Q = \P1.P2.P1.InstQueue[7] [0]).
Adding EN signal on $auto$ff.cc:262:slice$30087 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$26902 [6], Q = \P1.P2.P1.InstQueue[8] [6]).
Adding EN signal on $auto$ff.cc:262:slice$30085 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$26902 [4], Q = \P1.P2.P1.InstQueue[8] [4]).
Adding EN signal on $auto$ff.cc:262:slice$30083 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$26902 [2], Q = \P1.P2.P1.InstQueue[8] [2]).
Adding EN signal on $auto$ff.cc:262:slice$30081 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$26902 [0], Q = \P1.P2.P1.InstQueue[8] [0]).
Adding EN signal on $auto$ff.cc:262:slice$30079 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$26778 [6], Q = \P1.P2.P1.InstQueue[9] [6]).
Adding EN signal on $auto$ff.cc:262:slice$30077 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$26778 [4], Q = \P1.P2.P1.InstQueue[9] [4]).
Adding EN signal on $auto$ff.cc:262:slice$30075 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$26778 [2], Q = \P1.P2.P1.InstQueue[9] [2]).
Adding EN signal on $auto$ff.cc:262:slice$30073 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$26778 [0], Q = \P1.P2.P1.InstQueue[9] [0]).
Adding EN signal on $auto$ff.cc:262:slice$30071 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$26654 [6], Q = \P1.P2.P1.InstQueue[10] [6]).
Adding EN signal on $auto$ff.cc:262:slice$30069 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$26654 [4], Q = \P1.P2.P1.InstQueue[10] [4]).
Adding EN signal on $auto$ff.cc:262:slice$30067 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$26654 [2], Q = \P1.P2.P1.InstQueue[10] [2]).
Adding EN signal on $auto$ff.cc:262:slice$30065 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$26654 [0], Q = \P1.P2.P1.InstQueue[10] [0]).
Adding EN signal on $auto$ff.cc:262:slice$30063 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$26530 [6], Q = \P1.P2.P1.InstQueue[11] [6]).
Adding EN signal on $auto$ff.cc:262:slice$30061 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$26530 [4], Q = \P1.P2.P1.InstQueue[11] [4]).
Adding EN signal on $auto$ff.cc:262:slice$30059 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$26530 [2], Q = \P1.P2.P1.InstQueue[11] [2]).
Adding EN signal on $auto$ff.cc:262:slice$30057 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$26530 [0], Q = \P1.P2.P1.InstQueue[11] [0]).
Adding EN signal on $auto$ff.cc:262:slice$30055 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$26406 [6], Q = \P1.P2.P1.InstQueue[12] [6]).
Adding EN signal on $auto$ff.cc:262:slice$30053 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$26406 [4], Q = \P1.P2.P1.InstQueue[12] [4]).
Adding EN signal on $auto$ff.cc:262:slice$30051 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$26406 [2], Q = \P1.P2.P1.InstQueue[12] [2]).
Adding EN signal on $auto$ff.cc:262:slice$30049 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$26406 [0], Q = \P1.P2.P1.InstQueue[12] [0]).
Adding EN signal on $auto$ff.cc:262:slice$30047 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$26282 [6], Q = \P1.P2.P1.InstQueue[13] [6]).
Adding EN signal on $auto$ff.cc:262:slice$30045 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$26282 [4], Q = \P1.P2.P1.InstQueue[13] [4]).
Adding EN signal on $auto$ff.cc:262:slice$30043 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$26282 [2], Q = \P1.P2.P1.InstQueue[13] [2]).
Adding EN signal on $auto$ff.cc:262:slice$30041 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$26282 [0], Q = \P1.P2.P1.InstQueue[13] [0]).
Adding EN signal on $auto$ff.cc:262:slice$30037 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$26158 [4], Q = \P1.P2.P1.InstQueue[14] [4]).
Adding EN signal on $auto$ff.cc:262:slice$30036 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$26158 [3], Q = \P1.P2.P1.InstQueue[14] [3]).
Adding EN signal on $auto$ff.cc:262:slice$30035 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$26158 [2], Q = \P1.P2.P1.InstQueue[14] [2]).
Adding EN signal on $auto$ff.cc:262:slice$30034 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$26158 [1], Q = \P1.P2.P1.InstQueue[14] [1]).
Adding EN signal on $auto$ff.cc:262:slice$30033 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$26158 [0], Q = \P1.P2.P1.InstQueue[14] [0]).
Adding EN signal on $auto$ff.cc:262:slice$30032 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$26034 [7], Q = \P1.P2.P1.InstQueue[15] [7]).
Adding EN signal on $auto$ff.cc:262:slice$30031 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$26034 [6], Q = \P1.P2.P1.InstQueue[15] [6]).
Adding EN signal on $auto$ff.cc:262:slice$30030 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$26034 [5], Q = \P1.P2.P1.InstQueue[15] [5]).
Adding EN signal on $auto$ff.cc:262:slice$30029 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$26034 [4], Q = \P1.P2.P1.InstQueue[15] [4]).
Adding EN signal on $auto$ff.cc:262:slice$30028 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$26034 [3], Q = \P1.P2.P1.InstQueue[15] [3]).
Adding EN signal on $auto$ff.cc:262:slice$30027 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$26034 [2], Q = \P1.P2.P1.InstQueue[15] [2]).
Adding EN signal on $auto$ff.cc:262:slice$30026 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$26034 [1], Q = \P1.P2.P1.InstQueue[15] [1]).
Adding EN signal on $auto$ff.cc:262:slice$30025 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$26034 [0], Q = \P1.P2.P1.InstQueue[15] [0]).
Adding EN signal on $auto$ff.cc:262:slice$30024 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25339 [3], Q = \P1.P2.P1.State2 [3]).
Adding EN signal on $auto$ff.cc:262:slice$30023 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25339 [2], Q = \P1.P2.P1.State2 [2]).
Adding EN signal on $auto$ff.cc:262:slice$30022 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25339 [1], Q = \P1.P2.P1.State2 [1]).
Adding EN signal on $auto$ff.cc:262:slice$30021 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25339 [0], Q = \P1.P2.P1.State2 [0]).
Adding EN signal on $auto$ff.cc:262:slice$19563 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$7784 [1], Q = \P1.P3.DataWidth [1]).
Adding EN signal on $auto$ff.cc:262:slice$19562 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$7784 [0], Q = \P1.P3.DataWidth [0]).
Adding EN signal on $auto$ff.cc:262:slice$19561 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$18988, Q = \P1.P2.StateBS16).
Adding EN signal on $auto$ff.cc:262:slice$19528 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$18976 [2], Q = \P1.P2.State [2]).
Adding EN signal on $auto$ff.cc:262:slice$19527 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$18976 [1], Q = \P1.P2.State [1]).
Adding EN signal on $auto$ff.cc:262:slice$19526 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$18976 [0], Q = \P1.P2.State [0]).
Adding EN signal on $auto$ff.cc:262:slice$19525 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$18954, Q = \P1.P2.ADS_n).
Adding EN signal on $auto$ff.cc:262:slice$19523 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$18944, Q = \P1.P2.D_C_n).
Adding EN signal on $auto$ff.cc:262:slice$19521 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$19406 [29], Q = \P1.P2.Address [29]).
Adding EN signal on $auto$ff.cc:262:slice$19520 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$19406 [28], Q = \P1.P2.Address [28]).
Adding EN signal on $auto$ff.cc:262:slice$19519 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$19406 [27], Q = \P1.P2.Address [27]).
Adding EN signal on $auto$ff.cc:262:slice$19518 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$19406 [26], Q = \P1.P2.Address [26]).
Adding EN signal on $auto$ff.cc:262:slice$19514 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$19406 [22], Q = \P1.P2.Address [22]).
Adding EN signal on $auto$ff.cc:262:slice$19510 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$19406 [18], Q = \P1.P2.Address [18]).
Adding EN signal on $auto$ff.cc:262:slice$19506 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$19406 [14], Q = \P1.P2.Address [14]).
Adding EN signal on $auto$ff.cc:262:slice$19502 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$19406 [10], Q = \P1.P2.Address [10]).
Adding EN signal on $auto$ff.cc:262:slice$19498 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$19406 [6], Q = \P1.P2.Address [6]).
Adding EN signal on $auto$ff.cc:262:slice$19494 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$19406 [2], Q = \P1.P2.Address [2]).
Adding EN signal on $auto$ff.cc:262:slice$18154 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13646, Q = \P1.P3.MemoryFetch).
Adding EN signal on $auto$ff.cc:262:slice$18150 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13576 [29], Q = \P1.P3.rEIP [29]).
Adding EN signal on $auto$ff.cc:262:slice$18146 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13576 [25], Q = \P1.P3.rEIP [25]).
Adding EN signal on $auto$ff.cc:262:slice$18142 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13576 [21], Q = \P1.P3.rEIP [21]).
Adding EN signal on $auto$ff.cc:262:slice$18138 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13576 [17], Q = \P1.P3.rEIP [17]).
Adding EN signal on $auto$ff.cc:262:slice$18134 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13576 [13], Q = \P1.P3.rEIP [13]).
Adding EN signal on $auto$ff.cc:262:slice$18130 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13576 [9], Q = \P1.P3.rEIP [9]).
Adding EN signal on $auto$ff.cc:262:slice$18126 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13576 [5], Q = \P1.P3.rEIP [5]).
Adding EN signal on $auto$ff.cc:262:slice$18122 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13576 [1], Q = \P1.P3.rEIP [1]).
Adding EN signal on $auto$ff.cc:262:slice$18118 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$16783 [29], Q = \P1.P3.EBX [29]).
Adding EN signal on $auto$ff.cc:262:slice$18114 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$16783 [25], Q = \P1.P3.EBX [25]).
Adding EN signal on $auto$ff.cc:262:slice$18110 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$16783 [21], Q = \P1.P3.EBX [21]).
Adding EN signal on $auto$ff.cc:262:slice$18106 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$16783 [17], Q = \P1.P3.EBX [17]).
Adding EN signal on $auto$ff.cc:262:slice$18102 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$16783 [13], Q = \P1.P3.EBX [13]).
Adding EN signal on $auto$ff.cc:262:slice$18098 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$16783 [9], Q = \P1.P3.EBX [9]).
Adding EN signal on $auto$ff.cc:262:slice$18094 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$16783 [5], Q = \P1.P3.EBX [5]).
Adding EN signal on $auto$ff.cc:262:slice$18090 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$16783 [1], Q = \P1.P3.EBX [1]).
Adding EN signal on $auto$ff.cc:262:slice$18086 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$16299 [29], Q = \P1.P3.EAX [29]).
Adding EN signal on $auto$ff.cc:262:slice$18082 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$16299 [25], Q = \P1.P3.EAX [25]).
Adding EN signal on $auto$ff.cc:262:slice$18078 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$16299 [21], Q = \P1.P3.EAX [21]).
Adding EN signal on $auto$ff.cc:262:slice$18074 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$16299 [17], Q = \P1.P3.EAX [17]).
Adding EN signal on $auto$ff.cc:262:slice$18065 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$16299 [8], Q = \P1.P3.EAX [8]).
Adding EN signal on $auto$ff.cc:262:slice$18064 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$16299 [7], Q = \P1.P3.EAX [7]).
Adding EN signal on $auto$ff.cc:262:slice$18063 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$16299 [6], Q = \P1.P3.EAX [6]).
Adding EN signal on $auto$ff.cc:262:slice$18062 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$16299 [5], Q = \P1.P3.EAX [5]).
Adding EN signal on $auto$ff.cc:262:slice$18061 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$16299 [4], Q = \P1.P3.EAX [4]).
Adding EN signal on $auto$ff.cc:262:slice$18060 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$16299 [3], Q = \P1.P3.EAX [3]).
Adding EN signal on $auto$ff.cc:262:slice$18059 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$16299 [2], Q = \P1.P3.EAX [2]).
Adding EN signal on $auto$ff.cc:262:slice$18058 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$16299 [1], Q = \P1.P3.EAX [1]).
Adding EN signal on $auto$ff.cc:262:slice$18057 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$16299 [0], Q = \P1.P3.EAX [0]).
Adding EN signal on $auto$ff.cc:262:slice$18056 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$15743 [3], Q = \P1.P3.P1.InstQueueWr_Addr [3]).
Adding EN signal on $auto$ff.cc:262:slice$18055 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$15743 [2], Q = \P1.P3.P1.InstQueueWr_Addr [2]).
Adding EN signal on $auto$ff.cc:262:slice$18054 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$15743 [1], Q = \P1.P3.P1.InstQueueWr_Addr [1]).
Adding EN signal on $auto$ff.cc:262:slice$18053 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$15743 [0], Q = \P1.P3.P1.InstQueueWr_Addr [0]).
Adding EN signal on $auto$ff.cc:262:slice$18052 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13684, Q = \P1.P3.CodeFetch).
Adding EN signal on $auto$ff.cc:262:slice$18051 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$17029 [14], Q = \P1.P3.P1.uWord [14]).
Adding EN signal on $auto$ff.cc:262:slice$18050 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$17029 [13], Q = \P1.P3.P1.uWord [13]).
Adding EN signal on $auto$ff.cc:262:slice$18049 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$17029 [12], Q = \P1.P3.P1.uWord [12]).
Adding EN signal on $auto$ff.cc:262:slice$18048 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$17029 [11], Q = \P1.P3.P1.uWord [11]).
Adding EN signal on $auto$ff.cc:262:slice$18047 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$17029 [10], Q = \P1.P3.P1.uWord [10]).
Adding EN signal on $auto$ff.cc:262:slice$18046 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$17029 [9], Q = \P1.P3.P1.uWord [9]).
Adding EN signal on $auto$ff.cc:262:slice$18045 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$17029 [8], Q = \P1.P3.P1.uWord [8]).
Adding EN signal on $auto$ff.cc:262:slice$18044 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$17029 [7], Q = \P1.P3.P1.uWord [7]).
Adding EN signal on $auto$ff.cc:262:slice$18041 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$17029 [4], Q = \P1.P3.P1.uWord [4]).
Adding EN signal on $auto$ff.cc:262:slice$18038 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$17029 [1], Q = \P1.P3.P1.uWord [1]).
Adding EN signal on $auto$ff.cc:262:slice$18035 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$17272 [14], Q = \P1.P3.P1.lWord [14]).
Adding EN signal on $auto$ff.cc:262:slice$18032 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$17272 [11], Q = \P1.P3.P1.lWord [11]).
Adding EN signal on $auto$ff.cc:262:slice$18029 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$17272 [8], Q = \P1.P3.P1.lWord [8]).
Adding EN signal on $auto$ff.cc:262:slice$18026 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$17272 [5], Q = \P1.P3.P1.lWord [5]).
Adding EN signal on $auto$ff.cc:262:slice$18023 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$17272 [2], Q = \P1.P3.P1.lWord [2]).
Adding EN signal on $auto$ff.cc:262:slice$18020 ($_DFF_PP0_) from module b18 (D = $auto$rtlil.cc:2459:Mux$3527, Q = \P1.P3.P1.Flush).
Adding EN signal on $auto$ff.cc:262:slice$18017 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$12530 [30], Q = \P1.P3.P1.PhyAddrPointer [30]).
Adding EN signal on $auto$ff.cc:262:slice$18014 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$12530 [27], Q = \P1.P3.P1.PhyAddrPointer [27]).
Adding EN signal on $auto$ff.cc:262:slice$18011 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$12530 [24], Q = \P1.P3.P1.PhyAddrPointer [24]).
Adding EN signal on $auto$ff.cc:262:slice$18008 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$12530 [21], Q = \P1.P3.P1.PhyAddrPointer [21]).
Adding EN signal on $auto$ff.cc:262:slice$18005 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$12530 [18], Q = \P1.P3.P1.PhyAddrPointer [18]).
Adding EN signal on $auto$ff.cc:262:slice$18002 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$12530 [15], Q = \P1.P3.P1.PhyAddrPointer [15]).
Adding EN signal on $auto$ff.cc:262:slice$17999 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$12530 [12], Q = \P1.P3.P1.PhyAddrPointer [12]).
Adding EN signal on $auto$ff.cc:262:slice$17848 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$14669 [0], Q = \P1.P3.P1.InstQueue[8] [0]).
Adding EN signal on $auto$ff.cc:262:slice$17845 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$14545 [5], Q = \P1.P3.P1.InstQueue[9] [5]).
Adding EN signal on $auto$ff.cc:262:slice$17996 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$12530 [9], Q = \P1.P3.P1.PhyAddrPointer [9]).
Adding EN signal on $auto$ff.cc:262:slice$63812 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$60280 [5], Q = \P2.P2.P1.InstQueue[11] [5]).
Adding EN signal on $auto$ff.cc:262:slice$17827 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$14297 [3], Q = \P1.P3.P1.InstQueue[11] [3]).
Adding EN signal on $auto$ff.cc:262:slice$17852 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$14669 [4], Q = \P1.P3.P1.InstQueue[8] [4]).
Adding EN signal on $auto$ff.cc:262:slice$17851 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$14669 [3], Q = \P1.P3.P1.InstQueue[8] [3]).
Adding EN signal on $auto$ff.cc:262:slice$17858 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$14793 [2], Q = \P1.P3.P1.InstQueue[7] [2]).
Adding EN signal on $auto$ff.cc:262:slice$17856 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$14793 [0], Q = \P1.P3.P1.InstQueue[7] [0]).
Adding EN signal on $auto$ff.cc:262:slice$17832 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$14421 [0], Q = \P1.P3.P1.InstQueue[10] [0]).
Adding EN signal on $auto$ff.cc:262:slice$17963 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13014 [8], Q = \P1.P3.P1.InstAddrPointer [8]).
Adding EN signal on $auto$ff.cc:262:slice$17944 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$74015 [20], Q = \P2.P1.Datao [20]).
Adding EN signal on $auto$ff.cc:262:slice$17925 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$74015 [1], Q = \P2.P1.Datao [1]).
Adding EN signal on $auto$ff.cc:262:slice$17906 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$15537 [2], Q = \P1.P3.P1.InstQueue[1] [2]).
Adding EN signal on $auto$ff.cc:262:slice$17887 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$15165 [7], Q = \P1.P3.P1.InstQueue[4] [7]).
Adding EN signal on $auto$ff.cc:262:slice$17834 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$14421 [2], Q = \P1.P3.P1.InstQueue[10] [2]).
Adding EN signal on $auto$ff.cc:262:slice$17833 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$14421 [1], Q = \P1.P3.P1.InstQueue[10] [1]).
Adding EN signal on $auto$ff.cc:262:slice$17795 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13801 [3], Q = \P1.P3.P1.InstQueue[15] [3]).
Adding EN signal on $auto$ff.cc:262:slice$18066 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$16299 [9], Q = \P1.P3.EAX [9]).
Adding EN signal on $auto$ff.cc:262:slice$17806 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13925 [6], Q = \P1.P3.P1.InstQueue[14] [6]).
Adding EN signal on $auto$ff.cc:262:slice$17802 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13925 [2], Q = \P1.P3.P1.InstQueue[14] [2]).
Adding EN signal on $auto$ff.cc:262:slice$17824 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$14297 [0], Q = \P1.P3.P1.InstQueue[11] [0]).
Adding EN signal on $auto$ff.cc:262:slice$17823 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$14173 [7], Q = \P1.P3.P1.InstQueue[12] [7]).
Adding EN signal on $auto$ff.cc:262:slice$17821 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$14173 [5], Q = \P1.P3.P1.InstQueue[12] [5]).
Adding EN signal on $auto$ff.cc:262:slice$17820 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$14173 [4], Q = \P1.P3.P1.InstQueue[12] [4]).
Adding EN signal on $auto$ff.cc:262:slice$17818 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$14173 [2], Q = \P1.P3.P1.InstQueue[12] [2]).
Adding EN signal on $auto$ff.cc:262:slice$17816 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$14173 [0], Q = \P1.P3.P1.InstQueue[12] [0]).
Adding EN signal on $auto$ff.cc:262:slice$17815 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$14049 [7], Q = \P1.P3.P1.InstQueue[13] [7]).
Adding EN signal on $auto$ff.cc:262:slice$17826 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$14297 [2], Q = \P1.P3.P1.InstQueue[11] [2]).
Adding EN signal on $auto$ff.cc:262:slice$17850 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$14669 [2], Q = \P1.P3.P1.InstQueue[8] [2]).
Adding EN signal on $auto$ff.cc:262:slice$17857 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$14793 [1], Q = \P1.P3.P1.InstQueue[7] [1]).
Adding EN signal on $auto$ff.cc:262:slice$17855 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$14669 [7], Q = \P1.P3.P1.InstQueue[8] [7]).
Adding EN signal on $auto$ff.cc:262:slice$17860 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$14793 [4], Q = \P1.P3.P1.InstQueue[7] [4]).
Adding EN signal on $auto$ff.cc:262:slice$17853 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$14669 [5], Q = \P1.P3.P1.InstQueue[8] [5]).
Adding EN signal on $auto$ff.cc:262:slice$17859 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$14793 [3], Q = \P1.P3.P1.InstQueue[7] [3]).
Adding EN signal on $auto$ff.cc:262:slice$63814 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$60280 [7], Q = \P2.P2.P1.InstQueue[11] [7]).
Adding EN signal on $auto$ff.cc:262:slice$63813 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$60280 [6], Q = \P2.P2.P1.InstQueue[11] [6]).
Adding EN signal on $auto$ff.cc:262:slice$17808 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$14049 [0], Q = \P1.P3.P1.InstQueue[13] [0]).
Adding EN signal on $auto$ff.cc:262:slice$17807 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13925 [7], Q = \P1.P3.P1.InstQueue[14] [7]).
Adding EN signal on $auto$ff.cc:262:slice$17864 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$14917 [0], Q = \P1.P3.P1.InstQueue[6] [0]).
Adding EN signal on $auto$ff.cc:262:slice$17863 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$14793 [7], Q = \P1.P3.P1.InstQueue[7] [7]).
Adding EN signal on $auto$ff.cc:262:slice$17862 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$14793 [6], Q = \P1.P3.P1.InstQueue[7] [6]).
Adding EN signal on $auto$ff.cc:262:slice$17885 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$15165 [5], Q = \P1.P3.P1.InstQueue[4] [5]).
Adding EN signal on $auto$ff.cc:262:slice$40590 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$39261 [23], Q = \P1.P1.EBX [23]).
Adding EN signal on $auto$ff.cc:262:slice$40589 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$39261 [22], Q = \P1.P1.EBX [22]).
Adding EN signal on $auto$ff.cc:262:slice$17854 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$14669 [6], Q = \P1.P3.P1.InstQueue[8] [6]).
Adding EN signal on $auto$ff.cc:262:slice$17849 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$14669 [1], Q = \P1.P3.P1.InstQueue[8] [1]).
Adding EN signal on $auto$ff.cc:262:slice$17799 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13801 [7], Q = \P1.P3.P1.InstQueue[15] [7]).
Adding EN signal on $auto$ff.cc:262:slice$17801 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13925 [1], Q = \P1.P3.P1.InstQueue[14] [1]).
Adding EN signal on $auto$ff.cc:262:slice$17805 ($_DFF_PP0_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$13925 [5], Q = \P1.P3.P1.InstQueue[14] [5]).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$75346 ($_DLATCH_P_) from module b18.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$75347 ($_DLATCH_P_) from module b18.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$75348 ($_DLATCH_P_) from module b18.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$75349 ($_DLATCH_P_) from module b18.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$75350 ($_DLATCH_P_) from module b18.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$75351 ($_DLATCH_P_) from module b18.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$75352 ($_DLATCH_P_) from module b18.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$75353 ($_DLATCH_P_) from module b18.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$75354 ($_DLATCH_P_) from module b18.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$75355 ($_DLATCH_P_) from module b18.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$75356 ($_DLATCH_P_) from module b18.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$75357 ($_DLATCH_P_) from module b18.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$75358 ($_DLATCH_P_) from module b18.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$75359 ($_DLATCH_P_) from module b18.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$75360 ($_DLATCH_P_) from module b18.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$75361 ($_DLATCH_P_) from module b18.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$75362 ($_DLATCH_P_) from module b18.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$75363 ($_DLATCH_P_) from module b18.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$75364 ($_DLATCH_P_) from module b18.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$75365 ($_DLATCH_P_) from module b18.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$75366 ($_DLATCH_P_) from module b18.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$75367 ($_DLATCH_P_) from module b18.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$75368 ($_DLATCH_P_) from module b18.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$75369 ($_DLATCH_P_) from module b18.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$75370 ($_DLATCH_P_) from module b18.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$75371 ($_DLATCH_P_) from module b18.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$75372 ($_DLATCH_P_) from module b18.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$75373 ($_DLATCH_P_) from module b18.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$75374 ($_DLATCH_P_) from module b18.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$75375 ($_DLATCH_P_) from module b18.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$75376 ($_DLATCH_P_) from module b18.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$75377 ($_DLATCH_P_) from module b18.

yosys> opt_clean

3.18.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b18..
Removed 1278 unused cells and 20236 unused wires.
<suppressed ~1280 debug messages>

yosys> opt_expr

3.18.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module b18.
<suppressed ~84189 debug messages>

3.18.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.18.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.18.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b18.
Performed a total of 0 changes.

yosys> opt_merge

3.18.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b18'.
<suppressed ~328260 debug messages>
Removed a total of 109420 cells.

yosys> opt_dff

3.18.20. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$19488 ($_DFF_PP0_) from module b18 (D = \P1.P2.ByteEnable [0], Q = \P1.P2.BE_n [0]).
Adding EN signal on $auto$ff.cc:262:slice$19490 ($_DFF_PP0_) from module b18 (D = \P1.P2.ByteEnable [2], Q = \P1.P2.BE_n [2]).
Adding EN signal on $auto$ff.cc:262:slice$19489 ($_DFF_PP0_) from module b18 (D = \P1.P2.ByteEnable [1], Q = \P1.P2.BE_n [1]).
Adding EN signal on $auto$ff.cc:262:slice$31217 ($_DFF_PP0_) from module b18 (D = \P1.P1.ByteEnable [3], Q = \P1.P1.BE_n [3]).
Adding EN signal on $auto$ff.cc:262:slice$44536 ($_DFF_PP0_) from module b18 (D = \P2.P3.ByteEnable [1], Q = \P2.P3.BE_n [1]).
Adding EN signal on $auto$ff.cc:262:slice$8085 ($_DFF_PP0_) from module b18 (D = \P1.P3.ByteEnable [3], Q = \P1.P3.BE_n [3]).
Adding EN signal on $auto$ff.cc:262:slice$44538 ($_DFF_PP0_) from module b18 (D = \P2.P3.ByteEnable [3], Q = \P2.P3.BE_n [3]).
Adding EN signal on $auto$ff.cc:262:slice$8118 ($_DFF_PP0_) from module b18 (D = \P1.P3.MemoryFetch, Q = \P1.P3.M_IO_n).
Adding EN signal on $auto$ff.cc:262:slice$44537 ($_DFF_PP0_) from module b18 (D = \P2.P3.ByteEnable [2], Q = \P2.P3.BE_n [2]).
Adding EN signal on $auto$ff.cc:262:slice$8116 ($_DFF_PP0_) from module b18 (D = $flatten\P1.\P3.$verific$n398$829, Q = \P1.P3.W_R_n).
Adding EN signal on $auto$ff.cc:262:slice$54746 ($_DFF_PP0_) from module b18 (D = \P2.P2.ByteEnable [2], Q = \P2.P2.BE_n [2]).
Adding EN signal on $auto$ff.cc:262:slice$54778 ($_DFF_PP0_) from module b18 (D = $flatten\P2.\P2.$verific$n398$829, Q = \P2.P2.W_R_n).
Adding EN signal on $auto$ff.cc:262:slice$54747 ($_DFF_PP0_) from module b18 (D = \P2.P2.ByteEnable [3], Q = \P2.P2.BE_n [3]).
Adding EN signal on $auto$ff.cc:262:slice$54780 ($_DFF_PP0_) from module b18 (D = \P2.P2.MemoryFetch, Q = \P2.P2.M_IO_n).
Adding EN signal on $auto$ff.cc:262:slice$54744 ($_DFF_PP0_) from module b18 (D = \P2.P2.ByteEnable [0], Q = \P2.P2.BE_n [0]).
Adding EN signal on $auto$ff.cc:262:slice$54745 ($_DFF_PP0_) from module b18 (D = \P2.P2.ByteEnable [1], Q = \P2.P2.BE_n [1]).
Adding EN signal on $auto$ff.cc:262:slice$65023 ($_DFF_PP0_) from module b18 (D = \P2.P1.ByteEnable [0], Q = \P2.P1.BE_n [0]).
Adding EN signal on $auto$ff.cc:262:slice$65024 ($_DFF_PP0_) from module b18 (D = \P2.P1.ByteEnable [1], Q = \P2.P1.BE_n [1]).
Adding EN signal on $auto$ff.cc:262:slice$8083 ($_DFF_PP0_) from module b18 (D = \P1.P3.ByteEnable [1], Q = \P1.P3.BE_n [1]).
Adding EN signal on $auto$ff.cc:262:slice$8082 ($_DFF_PP0_) from module b18 (D = \P1.P3.ByteEnable [0], Q = \P1.P3.BE_n [0]).
Adding EN signal on $auto$ff.cc:262:slice$19522 ($_DFF_PP0_) from module b18 (D = $flatten\P1.\P2.$verific$n398$829, Q = \P1.P2.W_R_n).
Adding EN signal on $auto$ff.cc:262:slice$44535 ($_DFF_PP0_) from module b18 (D = \P2.P3.ByteEnable [0], Q = \P2.P3.BE_n [0]).
Adding EN signal on $auto$ff.cc:262:slice$8084 ($_DFF_PP0_) from module b18 (D = \P1.P3.ByteEnable [2], Q = \P1.P3.BE_n [2]).
Adding EN signal on $auto$ff.cc:262:slice$19524 ($_DFF_PP0_) from module b18 (D = \P1.P2.MemoryFetch, Q = \P1.P2.M_IO_n).
Adding EN signal on $auto$ff.cc:262:slice$65026 ($_DFF_PP0_) from module b18 (D = \P2.P1.ByteEnable [3], Q = \P2.P1.BE_n [3]).
Adding EN signal on $auto$ff.cc:262:slice$65025 ($_DFF_PP0_) from module b18 (D = \P2.P1.ByteEnable [2], Q = \P2.P1.BE_n [2]).
Adding EN signal on $auto$ff.cc:262:slice$65057 ($_DFF_PP0_) from module b18 (D = $flatten\P2.\P1.$verific$n398$829, Q = \P2.P1.W_R_n).
Adding EN signal on $auto$ff.cc:262:slice$65059 ($_DFF_PP0_) from module b18 (D = \P2.P1.MemoryFetch, Q = \P2.P1.M_IO_n).
Adding EN signal on $auto$ff.cc:262:slice$19491 ($_DFF_PP0_) from module b18 (D = \P1.P2.ByteEnable [3], Q = \P1.P2.BE_n [3]).
Adding EN signal on $auto$ff.cc:262:slice$31215 ($_DFF_PP0_) from module b18 (D = \P1.P1.ByteEnable [1], Q = \P1.P1.BE_n [1]).
Adding EN signal on $auto$ff.cc:262:slice$31214 ($_DFF_PP0_) from module b18 (D = \P1.P1.ByteEnable [0], Q = \P1.P1.BE_n [0]).
Adding EN signal on $auto$ff.cc:262:slice$31216 ($_DFF_PP0_) from module b18 (D = \P1.P1.ByteEnable [2], Q = \P1.P1.BE_n [2]).
Adding EN signal on $auto$ff.cc:262:slice$31248 ($_DFF_PP0_) from module b18 (D = $flatten\P1.\P1.$verific$n398$829, Q = \P1.P1.W_R_n).
Adding EN signal on $auto$ff.cc:262:slice$31250 ($_DFF_PP0_) from module b18 (D = \P1.P1.MemoryFetch, Q = \P1.P1.M_IO_n).
Adding EN signal on $auto$ff.cc:262:slice$44571 ($_DFF_PP0_) from module b18 (D = \P2.P3.MemoryFetch, Q = \P2.P3.M_IO_n).
Adding EN signal on $auto$ff.cc:262:slice$44569 ($_DFF_PP0_) from module b18 (D = $flatten\P2.\P3.$verific$n398$829, Q = \P2.P3.W_R_n).

yosys> opt_clean

3.18.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b18..
Removed 131 unused cells and 95913 unused wires.
<suppressed ~133 debug messages>

yosys> opt_expr

3.18.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module b18.

3.18.23. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.18.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.18.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b18.
Performed a total of 0 changes.

yosys> opt_merge

3.18.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b18'.
<suppressed ~198 debug messages>
Removed a total of 66 cells.

yosys> opt_dff

3.18.27. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.18.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b18..
Removed 0 unused cells and 66 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.18.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module b18.

3.18.30. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.18.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.18.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b18.
Performed a total of 0 changes.

yosys> opt_merge

3.18.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b18'.
Removed a total of 0 cells.

yosys> opt_dff

3.18.34. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.18.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b18..

yosys> opt_expr

3.18.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module b18.

3.18.37. Finished OPT passes. (There is nothing left to do.)

yosys> memory -nomap

3.19. Executing MEMORY pass.

yosys> opt_mem

3.19.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.19.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.19.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

yosys> memory_dff

3.19.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

yosys> opt_clean

3.19.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b18..

yosys> memory_share

3.19.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.19.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b18..

yosys> memory_collect

3.19.9. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> opt_clean

3.20. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b18..

yosys> opt_expr -mux_undef

3.21. Executing OPT_EXPR pass (perform const folding).
Optimizing module b18.
<suppressed ~17451 debug messages>

yosys> simplemap

3.22. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.23. Executing OPT_EXPR pass (perform const folding).
Optimizing module b18.

yosys> opt_merge

3.24. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b18'.
<suppressed ~90 debug messages>
Removed a total of 30 cells.

yosys> opt_dff -nodffe -nosdff

3.25. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b18..
Removed 0 unused cells and 951 unused wires.
<suppressed ~1 debug messages>

yosys> opt -nodffe -nosdff

3.27. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module b18.

yosys> opt_merge -nomux

3.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b18'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.27.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b18.
Performed a total of 0 changes.

yosys> opt_merge

3.27.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b18'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.27.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.27.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b18..

yosys> opt_expr

3.27.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module b18.

3.27.9. Finished OPT passes. (There is nothing left to do.)

yosys> opt -fast -full

3.28. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module b18.
<suppressed ~940 debug messages>

yosys> opt_merge

3.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b18'.
<suppressed ~180 debug messages>
Removed a total of 60 cells.

yosys> opt_dff

3.28.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$158451 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58932 [5], Q = \P2.P2.P1.InstAddrPointer [5]).
Adding EN signal on $auto$ff.cc:262:slice$158229 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$12949 [31], Q = \P1.P3.P1.InstAddrPointer [31]).
Adding EN signal on $auto$ff.cc:262:slice$157897 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58932 [4], Q = \P2.P2.P1.InstAddrPointer [4]).
Adding EN signal on $auto$ff.cc:262:slice$157675 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$12949 [29], Q = \P1.P3.P1.InstAddrPointer [29]).
Adding EN signal on $auto$ff.cc:262:slice$156795 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$12949 [30], Q = \P1.P3.P1.InstAddrPointer [30]).
Adding EN signal on $auto$ff.cc:262:slice$155293 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$12949 [28], Q = \P1.P3.P1.InstAddrPointer [28]).
Adding EN signal on $auto$ff.cc:262:slice$445665 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$12949 [8], Q = \P1.P3.P1.InstAddrPointer [8]).
Adding EN signal on $auto$ff.cc:262:slice$422648 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25182 [1], Q = \P1.P2.P1.InstAddrPointer [1]).
Adding EN signal on $auto$ff.cc:262:slice$422426 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25182 [2], Q = \P1.P2.P1.InstAddrPointer [2]).
Adding EN signal on $auto$ff.cc:262:slice$422204 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25182 [3], Q = \P1.P2.P1.InstAddrPointer [3]).
Adding EN signal on $auto$ff.cc:262:slice$421982 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25182 [4], Q = \P1.P2.P1.InstAddrPointer [4]).
Adding EN signal on $auto$ff.cc:262:slice$421760 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25182 [5], Q = \P1.P2.P1.InstAddrPointer [5]).
Adding EN signal on $auto$ff.cc:262:slice$421538 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25182 [6], Q = \P1.P2.P1.InstAddrPointer [6]).
Adding EN signal on $auto$ff.cc:262:slice$421316 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25182 [7], Q = \P1.P2.P1.InstAddrPointer [7]).
Adding EN signal on $auto$ff.cc:262:slice$421094 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25182 [8], Q = \P1.P2.P1.InstAddrPointer [8]).
Adding EN signal on $auto$ff.cc:262:slice$420872 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25182 [9], Q = \P1.P2.P1.InstAddrPointer [9]).
Adding EN signal on $auto$ff.cc:262:slice$420650 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25182 [10], Q = \P1.P2.P1.InstAddrPointer [10]).
Adding EN signal on $auto$ff.cc:262:slice$420428 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25182 [11], Q = \P1.P2.P1.InstAddrPointer [11]).
Adding EN signal on $auto$ff.cc:262:slice$420206 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25182 [12], Q = \P1.P2.P1.InstAddrPointer [12]).
Adding EN signal on $auto$ff.cc:262:slice$419984 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25182 [13], Q = \P1.P2.P1.InstAddrPointer [13]).
Adding EN signal on $auto$ff.cc:262:slice$419762 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25182 [14], Q = \P1.P2.P1.InstAddrPointer [14]).
Adding EN signal on $auto$ff.cc:262:slice$419540 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25182 [15], Q = \P1.P2.P1.InstAddrPointer [15]).
Adding EN signal on $auto$ff.cc:262:slice$419318 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25182 [16], Q = \P1.P2.P1.InstAddrPointer [16]).
Adding EN signal on $auto$ff.cc:262:slice$419096 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25182 [17], Q = \P1.P2.P1.InstAddrPointer [17]).
Adding EN signal on $auto$ff.cc:262:slice$418874 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25182 [18], Q = \P1.P2.P1.InstAddrPointer [18]).
Adding EN signal on $auto$ff.cc:262:slice$418652 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25182 [19], Q = \P1.P2.P1.InstAddrPointer [19]).
Adding EN signal on $auto$ff.cc:262:slice$418430 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25182 [20], Q = \P1.P2.P1.InstAddrPointer [20]).
Adding EN signal on $auto$ff.cc:262:slice$418208 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25182 [21], Q = \P1.P2.P1.InstAddrPointer [21]).
Adding EN signal on $auto$ff.cc:262:slice$417986 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25182 [22], Q = \P1.P2.P1.InstAddrPointer [22]).
Adding EN signal on $auto$ff.cc:262:slice$417764 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25182 [23], Q = \P1.P2.P1.InstAddrPointer [23]).
Adding EN signal on $auto$ff.cc:262:slice$417542 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25182 [24], Q = \P1.P2.P1.InstAddrPointer [24]).
Adding EN signal on $auto$ff.cc:262:slice$417320 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25182 [25], Q = \P1.P2.P1.InstAddrPointer [25]).
Adding EN signal on $auto$ff.cc:262:slice$417098 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25182 [26], Q = \P1.P2.P1.InstAddrPointer [26]).
Adding EN signal on $auto$ff.cc:262:slice$416876 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25182 [27], Q = \P1.P2.P1.InstAddrPointer [27]).
Adding EN signal on $auto$ff.cc:262:slice$416654 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25182 [28], Q = \P1.P2.P1.InstAddrPointer [28]).
Adding EN signal on $auto$ff.cc:262:slice$416432 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25182 [29], Q = \P1.P2.P1.InstAddrPointer [29]).
Adding EN signal on $auto$ff.cc:262:slice$416210 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25182 [30], Q = \P1.P2.P1.InstAddrPointer [30]).
Adding EN signal on $auto$ff.cc:262:slice$415988 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$25182 [31], Q = \P1.P2.P1.InstAddrPointer [31]).
Adding EN signal on $auto$ff.cc:262:slice$373465 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35427 [1], Q = \P1.P1.P1.InstAddrPointer [1]).
Adding EN signal on $auto$ff.cc:262:slice$373243 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35427 [2], Q = \P1.P1.P1.InstAddrPointer [2]).
Adding EN signal on $auto$ff.cc:262:slice$373021 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35427 [3], Q = \P1.P1.P1.InstAddrPointer [3]).
Adding EN signal on $auto$ff.cc:262:slice$372799 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35427 [4], Q = \P1.P1.P1.InstAddrPointer [4]).
Adding EN signal on $auto$ff.cc:262:slice$372577 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35427 [5], Q = \P1.P1.P1.InstAddrPointer [5]).
Adding EN signal on $auto$ff.cc:262:slice$372355 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35427 [6], Q = \P1.P1.P1.InstAddrPointer [6]).
Adding EN signal on $auto$ff.cc:262:slice$372133 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35427 [7], Q = \P1.P1.P1.InstAddrPointer [7]).
Adding EN signal on $auto$ff.cc:262:slice$371911 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35427 [8], Q = \P1.P1.P1.InstAddrPointer [8]).
Adding EN signal on $auto$ff.cc:262:slice$371689 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35427 [9], Q = \P1.P1.P1.InstAddrPointer [9]).
Adding EN signal on $auto$ff.cc:262:slice$371467 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35427 [10], Q = \P1.P1.P1.InstAddrPointer [10]).
Adding EN signal on $auto$ff.cc:262:slice$371245 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35427 [11], Q = \P1.P1.P1.InstAddrPointer [11]).
Adding EN signal on $auto$ff.cc:262:slice$371023 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35427 [12], Q = \P1.P1.P1.InstAddrPointer [12]).
Adding EN signal on $auto$ff.cc:262:slice$370801 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35427 [13], Q = \P1.P1.P1.InstAddrPointer [13]).
Adding EN signal on $auto$ff.cc:262:slice$370579 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35427 [14], Q = \P1.P1.P1.InstAddrPointer [14]).
Adding EN signal on $auto$ff.cc:262:slice$370357 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35427 [15], Q = \P1.P1.P1.InstAddrPointer [15]).
Adding EN signal on $auto$ff.cc:262:slice$370135 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35427 [16], Q = \P1.P1.P1.InstAddrPointer [16]).
Adding EN signal on $auto$ff.cc:262:slice$369913 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35427 [17], Q = \P1.P1.P1.InstAddrPointer [17]).
Adding EN signal on $auto$ff.cc:262:slice$369691 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35427 [18], Q = \P1.P1.P1.InstAddrPointer [18]).
Adding EN signal on $auto$ff.cc:262:slice$369469 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35427 [19], Q = \P1.P1.P1.InstAddrPointer [19]).
Adding EN signal on $auto$ff.cc:262:slice$369247 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35427 [20], Q = \P1.P1.P1.InstAddrPointer [20]).
Adding EN signal on $auto$ff.cc:262:slice$369025 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35427 [21], Q = \P1.P1.P1.InstAddrPointer [21]).
Adding EN signal on $auto$ff.cc:262:slice$368803 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35427 [22], Q = \P1.P1.P1.InstAddrPointer [22]).
Adding EN signal on $auto$ff.cc:262:slice$368581 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35427 [23], Q = \P1.P1.P1.InstAddrPointer [23]).
Adding EN signal on $auto$ff.cc:262:slice$368359 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35427 [24], Q = \P1.P1.P1.InstAddrPointer [24]).
Adding EN signal on $auto$ff.cc:262:slice$368137 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35427 [25], Q = \P1.P1.P1.InstAddrPointer [25]).
Adding EN signal on $auto$ff.cc:262:slice$367915 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35427 [26], Q = \P1.P1.P1.InstAddrPointer [26]).
Adding EN signal on $auto$ff.cc:262:slice$367693 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35427 [27], Q = \P1.P1.P1.InstAddrPointer [27]).
Adding EN signal on $auto$ff.cc:262:slice$367471 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35427 [28], Q = \P1.P1.P1.InstAddrPointer [28]).
Adding EN signal on $auto$ff.cc:262:slice$367249 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35427 [29], Q = \P1.P1.P1.InstAddrPointer [29]).
Adding EN signal on $auto$ff.cc:262:slice$367027 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35427 [30], Q = \P1.P1.P1.InstAddrPointer [30]).
Adding EN signal on $auto$ff.cc:262:slice$366805 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$35427 [31], Q = \P1.P1.P1.InstAddrPointer [31]).
Adding EN signal on $auto$ff.cc:262:slice$325302 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48721 [1], Q = \P2.P3.P1.InstAddrPointer [1]).
Adding EN signal on $auto$ff.cc:262:slice$324986 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48721 [2], Q = \P2.P3.P1.InstAddrPointer [2]).
Adding EN signal on $auto$ff.cc:262:slice$324764 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48721 [3], Q = \P2.P3.P1.InstAddrPointer [3]).
Adding EN signal on $auto$ff.cc:262:slice$324542 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48721 [4], Q = \P2.P3.P1.InstAddrPointer [4]).
Adding EN signal on $auto$ff.cc:262:slice$324320 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48721 [5], Q = \P2.P3.P1.InstAddrPointer [5]).
Adding EN signal on $auto$ff.cc:262:slice$324098 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48721 [6], Q = \P2.P3.P1.InstAddrPointer [6]).
Adding EN signal on $auto$ff.cc:262:slice$323876 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48721 [7], Q = \P2.P3.P1.InstAddrPointer [7]).
Adding EN signal on $auto$ff.cc:262:slice$323654 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48721 [8], Q = \P2.P3.P1.InstAddrPointer [8]).
Adding EN signal on $auto$ff.cc:262:slice$323338 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48721 [9], Q = \P2.P3.P1.InstAddrPointer [9]).
Adding EN signal on $auto$ff.cc:262:slice$323116 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48721 [10], Q = \P2.P3.P1.InstAddrPointer [10]).
Adding EN signal on $auto$ff.cc:262:slice$322894 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48721 [11], Q = \P2.P3.P1.InstAddrPointer [11]).
Adding EN signal on $auto$ff.cc:262:slice$322672 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48721 [12], Q = \P2.P3.P1.InstAddrPointer [12]).
Adding EN signal on $auto$ff.cc:262:slice$322450 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48721 [13], Q = \P2.P3.P1.InstAddrPointer [13]).
Adding EN signal on $auto$ff.cc:262:slice$322228 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48721 [14], Q = \P2.P3.P1.InstAddrPointer [14]).
Adding EN signal on $auto$ff.cc:262:slice$322006 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48721 [15], Q = \P2.P3.P1.InstAddrPointer [15]).
Adding EN signal on $auto$ff.cc:262:slice$321690 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48721 [16], Q = \P2.P3.P1.InstAddrPointer [16]).
Adding EN signal on $auto$ff.cc:262:slice$321468 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48721 [17], Q = \P2.P3.P1.InstAddrPointer [17]).
Adding EN signal on $auto$ff.cc:262:slice$321246 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48721 [18], Q = \P2.P3.P1.InstAddrPointer [18]).
Adding EN signal on $auto$ff.cc:262:slice$321024 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48721 [19], Q = \P2.P3.P1.InstAddrPointer [19]).
Adding EN signal on $auto$ff.cc:262:slice$320802 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48721 [20], Q = \P2.P3.P1.InstAddrPointer [20]).
Adding EN signal on $auto$ff.cc:262:slice$320580 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48721 [21], Q = \P2.P3.P1.InstAddrPointer [21]).
Adding EN signal on $auto$ff.cc:262:slice$320358 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48721 [22], Q = \P2.P3.P1.InstAddrPointer [22]).
Adding EN signal on $auto$ff.cc:262:slice$320042 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48721 [23], Q = \P2.P3.P1.InstAddrPointer [23]).
Adding EN signal on $auto$ff.cc:262:slice$319820 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48721 [24], Q = \P2.P3.P1.InstAddrPointer [24]).
Adding EN signal on $auto$ff.cc:262:slice$319598 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48721 [25], Q = \P2.P3.P1.InstAddrPointer [25]).
Adding EN signal on $auto$ff.cc:262:slice$319376 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48721 [26], Q = \P2.P3.P1.InstAddrPointer [26]).
Adding EN signal on $auto$ff.cc:262:slice$319154 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48721 [27], Q = \P2.P3.P1.InstAddrPointer [27]).
Adding EN signal on $auto$ff.cc:262:slice$318932 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48721 [28], Q = \P2.P3.P1.InstAddrPointer [28]).
Adding EN signal on $auto$ff.cc:262:slice$318710 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48721 [29], Q = \P2.P3.P1.InstAddrPointer [29]).
Adding EN signal on $auto$ff.cc:262:slice$318394 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48721 [30], Q = \P2.P3.P1.InstAddrPointer [30]).
Adding EN signal on $auto$ff.cc:262:slice$318172 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$48721 [31], Q = \P2.P3.P1.InstAddrPointer [31]).
Adding EN signal on $auto$ff.cc:262:slice$292521 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$12949 [1], Q = \P1.P3.P1.InstAddrPointer [1]).
Adding EN signal on $auto$ff.cc:262:slice$291576 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$12949 [2], Q = \P1.P3.P1.InstAddrPointer [2]).
Adding EN signal on $auto$ff.cc:262:slice$290696 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$12949 [3], Q = \P1.P3.P1.InstAddrPointer [3]).
Adding EN signal on $auto$ff.cc:262:slice$289816 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$12949 [4], Q = \P1.P3.P1.InstAddrPointer [4]).
Adding EN signal on $auto$ff.cc:262:slice$288936 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$12949 [5], Q = \P1.P3.P1.InstAddrPointer [5]).
Adding EN signal on $auto$ff.cc:262:slice$288056 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$12949 [6], Q = \P1.P3.P1.InstAddrPointer [6]).
Adding EN signal on $auto$ff.cc:262:slice$287552 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$12949 [7], Q = \P1.P3.P1.InstAddrPointer [7]).
Adding EN signal on $auto$ff.cc:262:slice$287048 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$12949 [9], Q = \P1.P3.P1.InstAddrPointer [9]).
Adding EN signal on $auto$ff.cc:262:slice$286168 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$12949 [10], Q = \P1.P3.P1.InstAddrPointer [10]).
Adding EN signal on $auto$ff.cc:262:slice$285288 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$12949 [11], Q = \P1.P3.P1.InstAddrPointer [11]).
Adding EN signal on $auto$ff.cc:262:slice$284408 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$12949 [12], Q = \P1.P3.P1.InstAddrPointer [12]).
Adding EN signal on $auto$ff.cc:262:slice$283528 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$12949 [13], Q = \P1.P3.P1.InstAddrPointer [13]).
Adding EN signal on $auto$ff.cc:262:slice$282648 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$12949 [14], Q = \P1.P3.P1.InstAddrPointer [14]).
Adding EN signal on $auto$ff.cc:262:slice$281768 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$12949 [15], Q = \P1.P3.P1.InstAddrPointer [15]).
Adding EN signal on $auto$ff.cc:262:slice$280888 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$12949 [16], Q = \P1.P3.P1.InstAddrPointer [16]).
Adding EN signal on $auto$ff.cc:262:slice$280008 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$12949 [17], Q = \P1.P3.P1.InstAddrPointer [17]).
Adding EN signal on $auto$ff.cc:262:slice$279128 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$12949 [18], Q = \P1.P3.P1.InstAddrPointer [18]).
Adding EN signal on $auto$ff.cc:262:slice$278248 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$12949 [19], Q = \P1.P3.P1.InstAddrPointer [19]).
Adding EN signal on $auto$ff.cc:262:slice$277368 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$12949 [20], Q = \P1.P3.P1.InstAddrPointer [20]).
Adding EN signal on $auto$ff.cc:262:slice$276593 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$12949 [21], Q = \P1.P3.P1.InstAddrPointer [21]).
Adding EN signal on $auto$ff.cc:262:slice$275844 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$12949 [22], Q = \P1.P3.P1.InstAddrPointer [22]).
Adding EN signal on $auto$ff.cc:262:slice$275076 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$12949 [23], Q = \P1.P3.P1.InstAddrPointer [23]).
Adding EN signal on $auto$ff.cc:262:slice$273936 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$12949 [24], Q = \P1.P3.P1.InstAddrPointer [24]).
Adding EN signal on $auto$ff.cc:262:slice$272517 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$12949 [25], Q = \P1.P3.P1.InstAddrPointer [25]).
Adding EN signal on $auto$ff.cc:262:slice$271782 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$12949 [26], Q = \P1.P3.P1.InstAddrPointer [26]).
Adding EN signal on $auto$ff.cc:262:slice$271200 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58932 [1], Q = \P2.P2.P1.InstAddrPointer [1]).
Adding EN signal on $auto$ff.cc:262:slice$270978 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58932 [16], Q = \P2.P2.P1.InstAddrPointer [16]).
Adding EN signal on $auto$ff.cc:262:slice$270756 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58932 [27], Q = \P2.P2.P1.InstAddrPointer [27]).
Adding EN signal on $auto$ff.cc:262:slice$268036 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58932 [15], Q = \P2.P2.P1.InstAddrPointer [15]).
Adding EN signal on $auto$ff.cc:262:slice$267814 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58932 [26], Q = \P2.P2.P1.InstAddrPointer [26]).
Adding EN signal on $auto$ff.cc:262:slice$259316 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58932 [2], Q = \P2.P2.P1.InstAddrPointer [2]).
Adding EN signal on $auto$ff.cc:262:slice$259094 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58932 [3], Q = \P2.P2.P1.InstAddrPointer [3]).
Adding EN signal on $auto$ff.cc:262:slice$258590 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58932 [9], Q = \P2.P2.P1.InstAddrPointer [9]).
Adding EN signal on $auto$ff.cc:262:slice$258368 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58932 [20], Q = \P2.P2.P1.InstAddrPointer [20]).
Adding EN signal on $auto$ff.cc:262:slice$258146 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58932 [31], Q = \P2.P2.P1.InstAddrPointer [31]).
Adding EN signal on $auto$ff.cc:262:slice$255414 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58932 [11], Q = \P2.P2.P1.InstAddrPointer [11]).
Adding EN signal on $auto$ff.cc:262:slice$255192 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58932 [22], Q = \P2.P2.P1.InstAddrPointer [22]).
Adding EN signal on $auto$ff.cc:262:slice$252260 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58932 [6], Q = \P2.P2.P1.InstAddrPointer [6]).
Adding EN signal on $auto$ff.cc:262:slice$252038 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58932 [17], Q = \P2.P2.P1.InstAddrPointer [17]).
Adding EN signal on $auto$ff.cc:262:slice$251816 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58932 [28], Q = \P2.P2.P1.InstAddrPointer [28]).
Adding EN signal on $auto$ff.cc:262:slice$249026 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58932 [7], Q = \P2.P2.P1.InstAddrPointer [7]).
Adding EN signal on $auto$ff.cc:262:slice$248804 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58932 [18], Q = \P2.P2.P1.InstAddrPointer [18]).
Adding EN signal on $auto$ff.cc:262:slice$248582 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58932 [29], Q = \P2.P2.P1.InstAddrPointer [29]).
Adding EN signal on $auto$ff.cc:262:slice$245792 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58932 [10], Q = \P2.P2.P1.InstAddrPointer [10]).
Adding EN signal on $auto$ff.cc:262:slice$245570 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58932 [21], Q = \P2.P2.P1.InstAddrPointer [21]).
Adding EN signal on $auto$ff.cc:262:slice$242751 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58932 [12], Q = \P2.P2.P1.InstAddrPointer [12]).
Adding EN signal on $auto$ff.cc:262:slice$242529 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58932 [23], Q = \P2.P2.P1.InstAddrPointer [23]).
Adding EN signal on $auto$ff.cc:262:slice$239694 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58932 [8], Q = \P2.P2.P1.InstAddrPointer [8]).
Adding EN signal on $auto$ff.cc:262:slice$239472 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58932 [19], Q = \P2.P2.P1.InstAddrPointer [19]).
Adding EN signal on $auto$ff.cc:262:slice$239250 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58932 [30], Q = \P2.P2.P1.InstAddrPointer [30]).
Adding EN signal on $auto$ff.cc:262:slice$236362 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58932 [13], Q = \P2.P2.P1.InstAddrPointer [13]).
Adding EN signal on $auto$ff.cc:262:slice$236140 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58932 [24], Q = \P2.P2.P1.InstAddrPointer [24]).
Adding EN signal on $auto$ff.cc:262:slice$233341 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58932 [14], Q = \P2.P2.P1.InstAddrPointer [14]).
Adding EN signal on $auto$ff.cc:262:slice$233119 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$58932 [25], Q = \P2.P2.P1.InstAddrPointer [25]).
Adding EN signal on $auto$ff.cc:262:slice$217827 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69210 [1], Q = \P2.P1.P1.InstAddrPointer [1]).
Adding EN signal on $auto$ff.cc:262:slice$217605 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69210 [2], Q = \P2.P1.P1.InstAddrPointer [2]).
Adding EN signal on $auto$ff.cc:262:slice$217383 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69210 [3], Q = \P2.P1.P1.InstAddrPointer [3]).
Adding EN signal on $auto$ff.cc:262:slice$217161 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69210 [4], Q = \P2.P1.P1.InstAddrPointer [4]).
Adding EN signal on $auto$ff.cc:262:slice$216939 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69210 [5], Q = \P2.P1.P1.InstAddrPointer [5]).
Adding EN signal on $auto$ff.cc:262:slice$216717 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69210 [6], Q = \P2.P1.P1.InstAddrPointer [6]).
Adding EN signal on $auto$ff.cc:262:slice$216495 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69210 [7], Q = \P2.P1.P1.InstAddrPointer [7]).
Adding EN signal on $auto$ff.cc:262:slice$216273 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69210 [8], Q = \P2.P1.P1.InstAddrPointer [8]).
Adding EN signal on $auto$ff.cc:262:slice$216051 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69210 [9], Q = \P2.P1.P1.InstAddrPointer [9]).
Adding EN signal on $auto$ff.cc:262:slice$215829 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69210 [10], Q = \P2.P1.P1.InstAddrPointer [10]).
Adding EN signal on $auto$ff.cc:262:slice$215607 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69210 [11], Q = \P2.P1.P1.InstAddrPointer [11]).
Adding EN signal on $auto$ff.cc:262:slice$215385 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69210 [12], Q = \P2.P1.P1.InstAddrPointer [12]).
Adding EN signal on $auto$ff.cc:262:slice$215163 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69210 [13], Q = \P2.P1.P1.InstAddrPointer [13]).
Adding EN signal on $auto$ff.cc:262:slice$214941 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69210 [14], Q = \P2.P1.P1.InstAddrPointer [14]).
Adding EN signal on $auto$ff.cc:262:slice$214719 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69210 [15], Q = \P2.P1.P1.InstAddrPointer [15]).
Adding EN signal on $auto$ff.cc:262:slice$214497 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69210 [16], Q = \P2.P1.P1.InstAddrPointer [16]).
Adding EN signal on $auto$ff.cc:262:slice$214275 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69210 [17], Q = \P2.P1.P1.InstAddrPointer [17]).
Adding EN signal on $auto$ff.cc:262:slice$214053 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69210 [18], Q = \P2.P1.P1.InstAddrPointer [18]).
Adding EN signal on $auto$ff.cc:262:slice$213831 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69210 [19], Q = \P2.P1.P1.InstAddrPointer [19]).
Adding EN signal on $auto$ff.cc:262:slice$213609 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69210 [20], Q = \P2.P1.P1.InstAddrPointer [20]).
Adding EN signal on $auto$ff.cc:262:slice$213387 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69210 [21], Q = \P2.P1.P1.InstAddrPointer [21]).
Adding EN signal on $auto$ff.cc:262:slice$213165 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69210 [22], Q = \P2.P1.P1.InstAddrPointer [22]).
Adding EN signal on $auto$ff.cc:262:slice$212943 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69210 [23], Q = \P2.P1.P1.InstAddrPointer [23]).
Adding EN signal on $auto$ff.cc:262:slice$212721 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69210 [24], Q = \P2.P1.P1.InstAddrPointer [24]).
Adding EN signal on $auto$ff.cc:262:slice$212499 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69210 [25], Q = \P2.P1.P1.InstAddrPointer [25]).
Adding EN signal on $auto$ff.cc:262:slice$212277 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69210 [26], Q = \P2.P1.P1.InstAddrPointer [26]).
Adding EN signal on $auto$ff.cc:262:slice$212055 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69210 [27], Q = \P2.P1.P1.InstAddrPointer [27]).
Adding EN signal on $auto$ff.cc:262:slice$211833 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69210 [28], Q = \P2.P1.P1.InstAddrPointer [28]).
Adding EN signal on $auto$ff.cc:262:slice$211611 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69210 [29], Q = \P2.P1.P1.InstAddrPointer [29]).
Adding EN signal on $auto$ff.cc:262:slice$211389 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69210 [30], Q = \P2.P1.P1.InstAddrPointer [30]).
Adding EN signal on $auto$ff.cc:262:slice$211167 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$69210 [31], Q = \P2.P1.P1.InstAddrPointer [31]).
Adding EN signal on $auto$ff.cc:262:slice$185444 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$12949 [27], Q = \P1.P3.P1.InstAddrPointer [27]).
Adding EN signal on $auto$ff.cc:262:slice$168329 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$81266 [0], Q = \P4.reg0 [0]).
Adding EN signal on $auto$ff.cc:262:slice$161821 ($_DFFE_PP0P_) from module b18 (D = $auto$simplemap.cc:309:simplemap_bmux$80782 [0], Q = \P4.reg1 [0]).

yosys> opt_clean

3.28.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b18..
Removed 0 unused cells and 388 unused wires.
<suppressed ~1 debug messages>

3.28.5. Rerunning OPT passes. (Removed registers in this run.)

yosys> opt_expr -full

3.28.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module b18.
<suppressed ~938 debug messages>

yosys> opt_merge

3.28.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b18'.
<suppressed ~3855 debug messages>
Removed a total of 1285 cells.

yosys> opt_dff

3.28.8. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.28.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b18..
Removed 0 unused cells and 1294 unused wires.
<suppressed ~1 debug messages>

3.28.10. Finished fast OPT passes.

yosys> memory_map

3.29. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

yosys> opt -full

3.30. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module b18.

yosys> opt_merge -nomux

3.30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b18'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce -full

3.30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b18.
Performed a total of 0 changes.

yosys> opt_merge

3.30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b18'.
Removed a total of 0 cells.

yosys> opt_share

3.30.6. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$42044 in front of them:
        $auto$simplemap.cc:278:simplemap_mux$10906
        $auto$simplemap.cc:278:simplemap_mux$10552

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$42657 in front of them:
        $auto$simplemap.cc:278:simplemap_mux$23464
        $auto$simplemap.cc:278:simplemap_mux$22963

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$5129 in front of them:
        $auto$simplemap.cc:278:simplemap_mux$47035
        $auto$simplemap.cc:278:simplemap_mux$46689

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$6197 in front of them:
        $auto$simplemap.cc:278:simplemap_mux$57246
        $auto$simplemap.cc:278:simplemap_mux$56900

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$7266 in front of them:
        $auto$simplemap.cc:278:simplemap_mux$67524
        $auto$simplemap.cc:278:simplemap_mux$67178

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$78022 in front of them:
        $auto$simplemap.cc:278:simplemap_mux$33737
        $auto$simplemap.cc:278:simplemap_mux$33391

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$18972 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$18962
        $auto$simplemap.cc:312:simplemap_bmux$18959

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$30698 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$30688
        $auto$simplemap.cc:312:simplemap_bmux$30685

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$43987 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$43977
        $auto$simplemap.cc:312:simplemap_bmux$43974

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$54196 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$54186
        $auto$simplemap.cc:312:simplemap_bmux$54183

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$64507 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$64497
        $auto$simplemap.cc:312:simplemap_bmux$64494

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$7566 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$7556
        $auto$simplemap.cc:312:simplemap_bmux$7553

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$82374 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$82394
        $auto$simplemap.cc:86:simplemap_bitop$82395

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$82375 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$82392
        $auto$simplemap.cc:86:simplemap_bitop$82393

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$82376 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$82390
        $auto$simplemap.cc:86:simplemap_bitop$82391

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$82377 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$82388
        $auto$simplemap.cc:86:simplemap_bitop$82389

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$83436 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$114977
        $auto$simplemap.cc:86:simplemap_bitop$113448


yosys> opt_dff

3.30.7. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b18..
Removed 0 unused cells and 20 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr -full

3.30.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module b18.
<suppressed ~17 debug messages>

3.30.10. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.30.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b18..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~17 debug messages>

yosys> opt_reduce -full

3.30.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b18.
Performed a total of 0 changes.

yosys> opt_merge

3.30.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b18'.
Removed a total of 0 cells.

yosys> opt_share

3.30.14. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$82381 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$82392
        $auto$simplemap.cc:86:simplemap_bitop$82394

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$82382 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$82388
        $auto$simplemap.cc:86:simplemap_bitop$82390


yosys> opt_dff

3.30.15. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b18..
Removed 0 unused cells and 10 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr -full

3.30.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module b18.
<suppressed ~2 debug messages>

3.30.18. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.30.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b18..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~15 debug messages>

yosys> opt_reduce -full

3.30.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b18.
Performed a total of 0 changes.

yosys> opt_merge

3.30.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b18'.
Removed a total of 0 cells.

yosys> opt_share

3.30.22. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$82385 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$82388
        $auto$simplemap.cc:86:simplemap_bitop$82392


yosys> opt_dff

3.30.23. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b18..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr -full

3.30.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module b18.
<suppressed ~1 debug messages>

3.30.26. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.30.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b18..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

yosys> opt_reduce -full

3.30.28. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b18.
Performed a total of 0 changes.

yosys> opt_merge

3.30.29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b18'.
Removed a total of 0 cells.

yosys> opt_share

3.30.30. Executing OPT_SHARE pass.

yosys> opt_dff

3.30.31. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b18..

yosys> opt_expr -full

3.30.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module b18.

3.30.34. Finished OPT passes. (There is nothing left to do.)

yosys> techmap

3.31. Executing TECHMAP pass (map to technology primitives).

3.31.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.31.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
No more expansions possible.
<suppressed ~91 debug messages>

yosys> opt

3.32. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module b18.

yosys> opt_merge -nomux

3.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b18'.
<suppressed ~21 debug messages>
Removed a total of 7 cells.

yosys> opt_muxtree

3.32.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.32.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b18.
Performed a total of 0 changes.

yosys> opt_merge

3.32.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b18'.
Removed a total of 0 cells.

yosys> opt_dff

3.32.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.32.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b18..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.32.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module b18.

3.32.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.32.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.32.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b18.
Performed a total of 0 changes.

yosys> opt_merge

3.32.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b18'.
Removed a total of 0 cells.

yosys> opt_dff

3.32.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.32.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b18..

yosys> opt_expr

3.32.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module b18.

3.32.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -script abc_tmp.scr

3.33. Executing ABC pass (technology mapping using ABC).

3.33.1. Extracting gate netlist of module `\b18' to `<abc-temp-dir>/input.blif'..
Extracted 42522 gates and 45343 wires to a netlist network with 2819 inputs and 3030 outputs.

3.33.1.1. Executing ABC.
Running ABC command: /home/users/aram/Workspace/yosys_verific_rs/logic_synthesis-rs/abc-rs/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + source /home/users/aram/Workspace/yosys_verific_rs/result_09-03-2022T20-36-44/All_lut_synth_rs_area.json/b18/abc_tmp.scr 
ABC: netlist  : i/o =   2819/   3030  and =   78617  lev =   74 (24.39)  mem = 1.04 MB
ABC: Mapping (K=6)  :  lut =  13352  edge =   58657  lev =   29 (9.46)  mem = 0.65 MB
ABC: netlist  : i/o =   2819/   3030  and =   77705  lev =   87 (25.55)  mem = 1.03 MB
ABC: Mapping (K=6)  :  lut =  12557  edge =   55401  lev =   32 (9.69)  mem = 0.63 MB
ABC: netlist  : i/o =   2819/   3030  and =   76964  lev =   86 (25.50)  mem = 1.02 MB
ABC: Mapping (K=6)  :  lut =  12299  edge =   54602  lev =   36 (9.79)  mem = 0.62 MB
ABC: netlist  : i/o =   2819/   3030  and =   78463  lev =   83 (22.92)  mem = 1.04 MB
ABC: Mapping (K=6)  :  lut =  12114  edge =   53937  lev =   36 (9.67)  mem = 0.62 MB
ABC: netlist  : i/o =   2819/   3030  and =   75850  lev =   87 (25.42)  mem = 1.01 MB
ABC: Mapping (K=6)  :  lut =  12191  edge =   54121  lev =   39 (9.91)  mem = 0.61 MB
ABC: netlist  : i/o =   2819/   3030  and =   75399  lev =   94 (25.49)  mem = 1.31 MB
ABC: Mapping (K=6)  :  lut =  11429  edge =   53371  lev =   31 (8.97)  mem = 0.60 MB
ABC: netlist  : i/o =   2819/   3030  and =   74765  lev =   98 (25.56)  mem = 1.30 MB
ABC: Mapping (K=6)  :  lut =  11292  edge =   52635  lev =   29 (8.90)  mem = 0.59 MB
ABC: netlist  : i/o =   2819/   3030  and =   74377  lev =   92 (25.49)  mem = 1.30 MB
ABC: Mapping (K=6)  :  lut =  11142  edge =   52093  lev =   30 (9.21)  mem = 0.59 MB
ABC: netlist  : i/o =   2819/   3030  and =   75144  lev =   93 (23.62)  mem = 1.31 MB
ABC: Mapping (K=6)  :  lut =  11057  edge =   51741  lev =   30 (9.28)  mem = 0.59 MB
ABC: netlist  : i/o =   2819/   3030  and =   74421  lev =   96 (24.44)  mem = 1.30 MB
ABC: Mapping (K=6)  :  lut =  10840  edge =   50788  lev =   30 (9.32)  mem = 0.58 MB
ABC: netlist  : i/o =   2819/   3030  and =   72301  lev =   93 (25.85)  mem = 1.26 MB
ABC: Mapping (K=6)  :  lut =  10743  edge =   50617  lev =   29 (9.07)  mem = 0.57 MB
ABC: netlist  : i/o =   2819/   3030  and =   74176  lev =   89 (25.93)  mem = 1.29 MB
ABC: Mapping (K=6)  :  lut =  10678  edge =   50627  lev =   29 (9.04)  mem = 0.58 MB
ABC: netlist  : i/o =   2819/   3030  and =   74464  lev =   88 (25.55)  mem = 1.30 MB
ABC: Mapping (K=6)  :  lut =  10663  edge =   50535  lev =   29 (9.01)  mem = 0.58 MB
ABC: netlist  : i/o =   2819/   3030  and =   74464  lev =   88 (25.55)  mem = 0.99 MB
ABC: Mapping (K=6)  :  lut =  10663  edge =   50535  lev =   29 (9.01)  mem = 0.58 MB
ABC: netlist  : i/o =   2819/   3030  and =   74464  lev =   88 (25.55)  mem = 1.30 MB
ABC: Mapping (K=6)  :  lut =  10662  edge =   50531  lev =   29 (9.01)  mem = 0.58 MB
ABC: netlist  : i/o =   2819/   3030  and =   75466  lev =   91 (25.87)  mem = 1.00 MB
ABC: Mapping (K=6)  :  lut =  10662  edge =   50531  lev =   29 (9.01)  mem = 0.58 MB
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:    10699
ABC RESULTS:        internal signals:    39494
ABC RESULTS:           input signals:     2819
ABC RESULTS:          output signals:     3030
Removing temp directory.

yosys> opt

3.34. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.34.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module b18.

yosys> opt_merge -nomux

3.34.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b18'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.34.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.34.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b18.
Performed a total of 0 changes.

yosys> opt_merge

3.34.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b18'.
Removed a total of 0 cells.

yosys> opt_dff

3.34.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.34.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b18..
Removed 115 unused cells and 14608 unused wires.
<suppressed ~137 debug messages>

yosys> opt_expr

3.34.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module b18.

3.34.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.34.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.34.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b18.
Performed a total of 0 changes.

yosys> opt_merge

3.34.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b18'.
Removed a total of 0 cells.

yosys> opt_dff

3.34.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.34.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b18..

yosys> opt_expr

3.34.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module b18.

3.34.16. Finished OPT passes. (There is nothing left to do.)

yosys> hierarchy -check

3.35. Executing HIERARCHY pass (managing design hierarchy).

3.35.1. Analyzing design hierarchy..
Top module:  \b18

3.35.2. Analyzing design hierarchy..
Top module:  \b18
Removed 0 unused modules.

yosys> stat

3.36. Printing statistics.

=== b18 ===

   Number of wires:              11024
   Number of wire bits:          15487
   Number of public wires:         450
   Number of public wire bits:    4820
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              13382
     $_DFFE_PP0N_                    1
     $_DFFE_PP0P_                 2709
     $_DFF_PP0_                     47
     $lut                        10625


yosys> opt_clean -purge

3.37. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b18..
Removed 0 unused cells and 159 unused wires.
<suppressed ~159 debug messages>

yosys> write_verilog -noattr -nohex b18.verilog

3.38. Executing Verilog backend.

yosys> bmuxmap

3.38.1. Executing BMUXMAP pass.

yosys> demuxmap

3.38.2. Executing DEMUXMAP pass.

yosys> clean_zerowidth
Dumping module `\b18'.

End of script. Logfile hash: 19238202a7, CPU: user 584.72s system 3.16s, MEM: 565.29 MB peak
Yosys 0.14+36 (git sha1 15a4e900b, gcc 7.1.0 -fPIC -Os)
Time spent: 46% 41x opt_dff (418 sec), 34% 1x abc (315 sec), ...
