;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV @121, 103
	SPL 0, <402
	ADD 30, 9
	ADD 30, 9
	ADD 30, 9
	SUB 210, 0
	SPL 800, <-402
	JMP -1, @-20
	SUB #270, 1
	SUB 200, @0
	SUB 200, @0
	SUB 462, @910
	JMZ 30, 9
	ADD 600, 305
	ADD 600, 305
	ADD #270, 1
	SPL 0, <402
	ADD 600, 305
	ADD -7, <-122
	ADD 30, 9
	ADD 30, 9
	JMP -1, @-20
	SUB -7, <-122
	SUB #72, @200
	SUB @121, 105
	SUB -7, <-122
	SUB #72, @200
	SPL 0, <402
	SPL 0, <402
	ADD 36, -9
	SUB @121, 106
	SPL 0, <402
	SUB #-72, 200
	SLT @121, 105
	SUB @-127, 100
	SUB @121, 105
	ADD @-127, 100
	SPL 0, <402
	SUB #-72, 200
	SUB 100, -101
	SUB 462, @910
	SUB 100, -101
	SUB 100, -101
	SUB 462, @910
	MOV @121, 103
	ADD 30, 9
	MOV -7, <-20
	MOV @121, 103
