vendor_name = ModelSim
source_file = 1, C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd
source_file = 1, C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_Block.vhd
source_file = 1, C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Github/Microprocessor-EE337/Project-2/VHDL Files/qsim/db/test.cbx.xml
design_name = LM_SM_Block
instance = comp, \LM_address[0]~output , LM_address[0]~output, LM_SM_Block, 1
instance = comp, \LM_address[1]~output , LM_address[1]~output, LM_SM_Block, 1
instance = comp, \LM_address[2]~output , LM_address[2]~output, LM_SM_Block, 1
instance = comp, \SM_address[0]~output , SM_address[0]~output, LM_SM_Block, 1
instance = comp, \SM_address[1]~output , SM_address[1]~output, LM_SM_Block, 1
instance = comp, \SM_address[2]~output , SM_address[2]~output, LM_SM_Block, 1
instance = comp, \op2[0]~output , op2[0]~output, LM_SM_Block, 1
instance = comp, \op2[1]~output , op2[1]~output, LM_SM_Block, 1
instance = comp, \op2[2]~output , op2[2]~output, LM_SM_Block, 1
instance = comp, \en_IFID~output , en_IFID~output, LM_SM_Block, 1
instance = comp, \en_PC~output , en_PC~output, LM_SM_Block, 1
instance = comp, \clk~input , clk~input, LM_SM_Block, 1
instance = comp, \imm_ir_8[6]~input , imm_ir_8[6]~input, LM_SM_Block, 1
instance = comp, \op_code[3]~input , op_code[3]~input, LM_SM_Block, 1
instance = comp, \op_code[2]~input , op_code[2]~input, LM_SM_Block, 1
instance = comp, \op_code[1]~input , op_code[1]~input, LM_SM_Block, 1
instance = comp, \reset~input , reset~input, LM_SM_Block, 1
instance = comp, \lsm_block|lm_sm_process~1 , lsm_block|lm_sm_process~1, LM_SM_Block, 1
instance = comp, \imm_ir_8[4]~input , imm_ir_8[4]~input, LM_SM_Block, 1
instance = comp, \mux1|output[4]~1 , mux1|output[4]~1, LM_SM_Block, 1
instance = comp, \ir8_reg|dout[4] , ir8_reg|dout[4], LM_SM_Block, 1
instance = comp, \lsm_block|ir8_in[4]~14 , lsm_block|ir8_in[4]~14, LM_SM_Block, 1
instance = comp, \imm_ir_8[5]~input , imm_ir_8[5]~input, LM_SM_Block, 1
instance = comp, \lsm_block|ir8_in[5]~18 , lsm_block|ir8_in[5]~18, LM_SM_Block, 1
instance = comp, \lsm_block|ir8_in[4]~15 , lsm_block|ir8_in[4]~15, LM_SM_Block, 1
instance = comp, \lsm_block|ir8_in[5]~19 , lsm_block|ir8_in[5]~19, LM_SM_Block, 1
instance = comp, \lsm_block|dummy_ir8_in[5] , lsm_block|dummy_ir8_in[5], LM_SM_Block, 1
instance = comp, \mux1|output[5]~2 , mux1|output[5]~2, LM_SM_Block, 1
instance = comp, \ir8_reg|dout[5] , ir8_reg|dout[5], LM_SM_Block, 1
instance = comp, \lsm_block|ir8_in[4]~16 , lsm_block|ir8_in[4]~16, LM_SM_Block, 1
instance = comp, \lsm_block|ir8_in[4]~17 , lsm_block|ir8_in[4]~17, LM_SM_Block, 1
instance = comp, \lsm_block|dummy_ir8_in[4] , lsm_block|dummy_ir8_in[4], LM_SM_Block, 1
instance = comp, \lsm_block|ir8_in[7]~22 , lsm_block|ir8_in[7]~22, LM_SM_Block, 1
instance = comp, \imm_ir_8[1]~input , imm_ir_8[1]~input, LM_SM_Block, 1
instance = comp, \lsm_block|ir8_in[0]~3 , lsm_block|ir8_in[0]~3, LM_SM_Block, 1
instance = comp, \lsm_block|ir8_in[0]~25 , lsm_block|ir8_in[0]~25, LM_SM_Block, 1
instance = comp, \lsm_block|ir8_in[0]~4 , lsm_block|ir8_in[0]~4, LM_SM_Block, 1
instance = comp, \lsm_block|ir8_in[1]~8 , lsm_block|ir8_in[1]~8, LM_SM_Block, 1
instance = comp, \lsm_block|ir8_in[0]~2 , lsm_block|ir8_in[0]~2, LM_SM_Block, 1
instance = comp, \lsm_block|ir8_in[0]~6 , lsm_block|ir8_in[0]~6, LM_SM_Block, 1
instance = comp, \lsm_block|ir8_in[1]~9 , lsm_block|ir8_in[1]~9, LM_SM_Block, 1
instance = comp, \lsm_block|dummy_ir8_in[1] , lsm_block|dummy_ir8_in[1], LM_SM_Block, 1
instance = comp, \mux1|output[1]~6 , mux1|output[1]~6, LM_SM_Block, 1
instance = comp, \ir8_reg|dout[1] , ir8_reg|dout[1], LM_SM_Block, 1
instance = comp, \imm_ir_8[3]~input , imm_ir_8[3]~input, LM_SM_Block, 1
instance = comp, \lsm_block|ir8_in[3]~12 , lsm_block|ir8_in[3]~12, LM_SM_Block, 1
instance = comp, \lsm_block|ir8_in[3]~13 , lsm_block|ir8_in[3]~13, LM_SM_Block, 1
instance = comp, \lsm_block|dummy_ir8_in[3] , lsm_block|dummy_ir8_in[3], LM_SM_Block, 1
instance = comp, \mux1|output[3]~7 , mux1|output[3]~7, LM_SM_Block, 1
instance = comp, \ir8_reg|dout[3] , ir8_reg|dout[3], LM_SM_Block, 1
instance = comp, \imm_ir_8[2]~input , imm_ir_8[2]~input, LM_SM_Block, 1
instance = comp, \mux1|output[2]~4 , mux1|output[2]~4, LM_SM_Block, 1
instance = comp, \ir8_reg|dout[2] , ir8_reg|dout[2], LM_SM_Block, 1
instance = comp, \imm_ir_8[0]~input , imm_ir_8[0]~input, LM_SM_Block, 1
instance = comp, \lsm_block|ir8_in[0]~5 , lsm_block|ir8_in[0]~5, LM_SM_Block, 1
instance = comp, \lsm_block|ir8_in[0]~7 , lsm_block|ir8_in[0]~7, LM_SM_Block, 1
instance = comp, \lsm_block|dummy_ir8_in[0] , lsm_block|dummy_ir8_in[0], LM_SM_Block, 1
instance = comp, \mux1|output[0]~5 , mux1|output[0]~5, LM_SM_Block, 1
instance = comp, \ir8_reg|dout[0] , ir8_reg|dout[0], LM_SM_Block, 1
instance = comp, \lsm_block|pe|y~8 , lsm_block|pe|y~8, LM_SM_Block, 1
instance = comp, \lsm_block|pe|y[0]~3 , lsm_block|pe|y[0]~3, LM_SM_Block, 1
instance = comp, \lsm_block|pe|y[2]~9 , lsm_block|pe|y[2]~9, LM_SM_Block, 1
instance = comp, \lsm_block|ir8_in[7]~23 , lsm_block|ir8_in[7]~23, LM_SM_Block, 1
instance = comp, \lsm_block|ir8_in[7]~24 , lsm_block|ir8_in[7]~24, LM_SM_Block, 1
instance = comp, \lsm_block|dummy_ir8_in[7] , lsm_block|dummy_ir8_in[7], LM_SM_Block, 1
instance = comp, \lsm_block|lm_sm_process~3 , lsm_block|lm_sm_process~3, LM_SM_Block, 1
instance = comp, \lsm_block|lm_sm_process~4 , lsm_block|lm_sm_process~4, LM_SM_Block, 1
instance = comp, \lsm_block|start~0 , lsm_block|start~0, LM_SM_Block, 1
instance = comp, \lsm_block|start , lsm_block|start, LM_SM_Block, 1
instance = comp, \lsm_block|lm_sm_process~0 , lsm_block|lm_sm_process~0, LM_SM_Block, 1
instance = comp, \lsm_block|ir8_in[6]~20 , lsm_block|ir8_in[6]~20, LM_SM_Block, 1
instance = comp, \lsm_block|ir8_in[6]~21 , lsm_block|ir8_in[6]~21, LM_SM_Block, 1
instance = comp, \lsm_block|dummy_ir8_in[6] , lsm_block|dummy_ir8_in[6], LM_SM_Block, 1
instance = comp, \mux1|output[6]~0 , mux1|output[6]~0, LM_SM_Block, 1
instance = comp, \ir8_reg|dout[6] , ir8_reg|dout[6], LM_SM_Block, 1
instance = comp, \lsm_block|pe|y[1]~5 , lsm_block|pe|y[1]~5, LM_SM_Block, 1
instance = comp, \lsm_block|pe|y[1]~6 , lsm_block|pe|y[1]~6, LM_SM_Block, 1
instance = comp, \lsm_block|pe|y[1]~7 , lsm_block|pe|y[1]~7, LM_SM_Block, 1
instance = comp, \lsm_block|ir8_in[2]~10 , lsm_block|ir8_in[2]~10, LM_SM_Block, 1
instance = comp, \lsm_block|ir8_in[2]~11 , lsm_block|ir8_in[2]~11, LM_SM_Block, 1
instance = comp, \lsm_block|dummy_ir8_in[2] , lsm_block|dummy_ir8_in[2], LM_SM_Block, 1
instance = comp, \lsm_block|lm_sm_process~2 , lsm_block|lm_sm_process~2, LM_SM_Block, 1
instance = comp, \lsm_block|comb~4 , lsm_block|comb~4, LM_SM_Block, 1
instance = comp, \lsm_block|comb~5 , lsm_block|comb~5, LM_SM_Block, 1
instance = comp, \lsm_block|mux_select , lsm_block|mux_select, LM_SM_Block, 1
instance = comp, \imm_ir_8[7]~input , imm_ir_8[7]~input, LM_SM_Block, 1
instance = comp, \mux1|output[7]~3 , mux1|output[7]~3, LM_SM_Block, 1
instance = comp, \ir8_reg|dout[7] , ir8_reg|dout[7], LM_SM_Block, 1
instance = comp, \lsm_block|pe|y[0]~2 , lsm_block|pe|y[0]~2, LM_SM_Block, 1
instance = comp, \lsm_block|pe|y[0]~4 , lsm_block|pe|y[0]~4, LM_SM_Block, 1
instance = comp, \lsm_block|pe|y[0]~10 , lsm_block|pe|y[0]~10, LM_SM_Block, 1
instance = comp, \op_code[0]~input , op_code[0]~input, LM_SM_Block, 1
instance = comp, \lsm_block|LM_address[2]~0 , lsm_block|LM_address[2]~0, LM_SM_Block, 1
instance = comp, \lsm_block|LM_address[2]~0clkctrl , lsm_block|LM_address[2]~0clkctrl, LM_SM_Block, 1
instance = comp, \lsm_block|LM_address[0] , lsm_block|LM_address[0], LM_SM_Block, 1
instance = comp, \lsm_block|LM_address[1] , lsm_block|LM_address[1], LM_SM_Block, 1
instance = comp, \lsm_block|LM_address[2] , lsm_block|LM_address[2], LM_SM_Block, 1
instance = comp, \lsm_block|SM_address[2]~0 , lsm_block|SM_address[2]~0, LM_SM_Block, 1
instance = comp, \lsm_block|SM_address[2]~0clkctrl , lsm_block|SM_address[2]~0clkctrl, LM_SM_Block, 1
instance = comp, \lsm_block|SM_address[0] , lsm_block|SM_address[0], LM_SM_Block, 1
instance = comp, \lsm_block|SM_address[1] , lsm_block|SM_address[1], LM_SM_Block, 1
instance = comp, \lsm_block|SM_address[2] , lsm_block|SM_address[2], LM_SM_Block, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, LM_SM_Block, 1
instance = comp, \counter1|temp~0 , counter1|temp~0, LM_SM_Block, 1
instance = comp, \lsm_block|counter_start , lsm_block|counter_start, LM_SM_Block, 1
instance = comp, \counter1|temp[0]~1 , counter1|temp[0]~1, LM_SM_Block, 1
instance = comp, \counter1|temp[0] , counter1|temp[0], LM_SM_Block, 1
instance = comp, \counter1|temp~2 , counter1|temp~2, LM_SM_Block, 1
instance = comp, \counter1|temp[1] , counter1|temp[1], LM_SM_Block, 1
instance = comp, \counter1|temp~3 , counter1|temp~3, LM_SM_Block, 1
instance = comp, \counter1|temp[2] , counter1|temp[2], LM_SM_Block, 1
instance = comp, \lsm_block|en_PC , lsm_block|en_PC, LM_SM_Block, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
