

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_3'
================================================================
* Date:           Sun Feb  9 20:14:58 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.339 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  10.000 ns|  10.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.33>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%idx_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %idx"   --->   Operation 4 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%weights_63_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_63_val"   --->   Operation 5 'read' 'weights_63_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%weights_62_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_62_val"   --->   Operation 6 'read' 'weights_62_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%weights_61_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_61_val"   --->   Operation 7 'read' 'weights_61_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%weights_60_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_60_val"   --->   Operation 8 'read' 'weights_60_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%weights_59_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_59_val"   --->   Operation 9 'read' 'weights_59_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%weights_58_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_58_val"   --->   Operation 10 'read' 'weights_58_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%weights_57_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_57_val"   --->   Operation 11 'read' 'weights_57_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%weights_56_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_56_val"   --->   Operation 12 'read' 'weights_56_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%weights_55_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_55_val"   --->   Operation 13 'read' 'weights_55_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%weights_54_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_54_val"   --->   Operation 14 'read' 'weights_54_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%weights_53_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_53_val"   --->   Operation 15 'read' 'weights_53_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%weights_52_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_52_val"   --->   Operation 16 'read' 'weights_52_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%weights_51_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_51_val"   --->   Operation 17 'read' 'weights_51_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%weights_50_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_50_val"   --->   Operation 18 'read' 'weights_50_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%weights_49_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_49_val"   --->   Operation 19 'read' 'weights_49_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%weights_48_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_48_val"   --->   Operation 20 'read' 'weights_48_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%data_63_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_63_val"   --->   Operation 21 'read' 'data_63_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%data_62_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_62_val"   --->   Operation 22 'read' 'data_62_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_61_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_61_val"   --->   Operation 23 'read' 'data_61_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%data_60_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_60_val"   --->   Operation 24 'read' 'data_60_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_59_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_59_val"   --->   Operation 25 'read' 'data_59_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%data_58_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_58_val"   --->   Operation 26 'read' 'data_58_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%data_57_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_57_val"   --->   Operation 27 'read' 'data_57_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_56_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_56_val"   --->   Operation 28 'read' 'data_56_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_55_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_55_val"   --->   Operation 29 'read' 'data_55_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_54_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_54_val"   --->   Operation 30 'read' 'data_54_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_53_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_53_val"   --->   Operation 31 'read' 'data_53_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%data_52_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_52_val"   --->   Operation 32 'read' 'data_52_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%data_51_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_51_val"   --->   Operation 33 'read' 'data_51_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%data_50_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_50_val"   --->   Operation 34 'read' 'data_50_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%data_49_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_49_val"   --->   Operation 35 'read' 'data_49_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%data_48_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_48_val"   --->   Operation 36 'read' 'data_48_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.58ns)   --->   "%a = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.13i13.i13.i5, i5 16, i13 %data_48_val_read, i5 17, i13 %data_49_val_read, i5 18, i13 %data_50_val_read, i5 19, i13 %data_51_val_read, i5 20, i13 %data_52_val_read, i5 21, i13 %data_53_val_read, i5 22, i13 %data_54_val_read, i5 23, i13 %data_55_val_read, i5 24, i13 %data_56_val_read, i5 25, i13 %data_57_val_read, i5 26, i13 %data_58_val_read, i5 27, i13 %data_59_val_read, i5 28, i13 %data_60_val_read, i13 0, i5 %idx_read"   --->   Operation 37 'sparsemux' 'a' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i13 %a" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 38 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln73_1 = sext i13 %weights_48_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 39 'sext' 'sext_ln73_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.89ns)   --->   "%mul_ln73 = mul i26 %sext_ln73, i26 %sext_ln73_1" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 40 'mul' 'mul_ln73' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 41 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%trunc_ln = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 42 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_6479 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 43 'bitselect' 'tmp_6479' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_6480 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 44 'bitselect' 'tmp_6480' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i26 %mul_ln73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 45 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.70ns)   --->   "%icmp_ln42 = icmp_ne  i8 %trunc_ln42, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 46 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1)   --->   "%tmp_6481 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 47 'bitselect' 'tmp_6481' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%or_ln42 = or i1 %tmp_6479, i1 %icmp_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 48 'or' 'or_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%and_ln42 = and i1 %or_ln42, i1 %tmp_6480" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 49 'and' 'and_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%zext_ln42 = zext i1 %and_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 50 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42 = add i13 %trunc_ln, i13 %zext_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 51 'add' 'add_ln42' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_6482 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 52 'bitselect' 'tmp_6482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1)   --->   "%xor_ln42 = xor i1 %tmp_6482, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 53 'xor' 'xor_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1 = and i1 %tmp_6481, i1 %xor_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 54 'and' 'and_ln42_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 55 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.57ns)   --->   "%icmp_ln42_1 = icmp_eq  i3 %tmp_8, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 56 'icmp' 'icmp_ln42_1' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_s = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 57 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.70ns)   --->   "%icmp_ln42_2 = icmp_eq  i4 %tmp_s, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 58 'icmp' 'icmp_ln42_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.70ns)   --->   "%icmp_ln42_3 = icmp_eq  i4 %tmp_s, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 59 'icmp' 'icmp_ln42_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_4)   --->   "%select_ln42 = select i1 %and_ln42_1, i1 %icmp_ln42_2, i1 %icmp_ln42_3" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 60 'select' 'select_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_5)   --->   "%tmp_6483 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 61 'bitselect' 'tmp_6483' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_5)   --->   "%xor_ln42_64 = xor i1 %tmp_6483, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 62 'xor' 'xor_ln42_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_5)   --->   "%and_ln42_2 = and i1 %icmp_ln42_1, i1 %xor_ln42_64" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 63 'and' 'and_ln42_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_5)   --->   "%select_ln42_1 = select i1 %and_ln42_1, i1 %and_ln42_2, i1 %icmp_ln42_2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 64 'select' 'select_ln42_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_4)   --->   "%xor_ln42_1 = xor i1 %select_ln42, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 65 'xor' 'xor_ln42_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_4)   --->   "%or_ln42_1 = or i1 %tmp_6482, i1 %xor_ln42_1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 66 'or' 'or_ln42_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_4)   --->   "%xor_ln42_2 = xor i1 %tmp, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 67 'xor' 'xor_ln42_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_4 = and i1 %or_ln42_1, i1 %xor_ln42_2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 68 'and' 'and_ln42_4' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_5 = and i1 %tmp_6482, i1 %select_ln42_1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 69 'and' 'and_ln42_5' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln73_2 = sext i13 %weights_49_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 70 'sext' 'sext_ln73_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (1.89ns)   --->   "%mul_ln73_1 = mul i26 %sext_ln73, i26 %sext_ln73_2" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 71 'mul' 'mul_ln73_1' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_6484 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_1, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 72 'bitselect' 'tmp_6484' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_1)   --->   "%trunc_ln42_1 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_1, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 73 'partselect' 'trunc_ln42_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_1)   --->   "%tmp_6485 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_1, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 74 'bitselect' 'tmp_6485' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_1)   --->   "%tmp_6486 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_1, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 75 'bitselect' 'tmp_6486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln42_16 = trunc i26 %mul_ln73_1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 76 'trunc' 'trunc_ln42_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.70ns)   --->   "%icmp_ln42_4 = icmp_ne  i8 %trunc_ln42_16, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 77 'icmp' 'icmp_ln42_4' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_8)   --->   "%tmp_6487 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_1, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 78 'bitselect' 'tmp_6487' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_1)   --->   "%or_ln42_3 = or i1 %tmp_6485, i1 %icmp_ln42_4" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 79 'or' 'or_ln42_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_1)   --->   "%and_ln42_7 = and i1 %or_ln42_3, i1 %tmp_6486" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 80 'and' 'and_ln42_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_1)   --->   "%zext_ln42_1 = zext i1 %and_ln42_7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 81 'zext' 'zext_ln42_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_1 = add i13 %trunc_ln42_1, i13 %zext_ln42_1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 82 'add' 'add_ln42_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_6488 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 83 'bitselect' 'tmp_6488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_8)   --->   "%xor_ln42_4 = xor i1 %tmp_6488, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 84 'xor' 'xor_ln42_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_8 = and i1 %tmp_6487, i1 %xor_ln42_4" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 85 'and' 'and_ln42_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_2443 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_1, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 86 'partselect' 'tmp_2443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.57ns)   --->   "%icmp_ln42_5 = icmp_eq  i3 %tmp_2443, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 87 'icmp' 'icmp_ln42_5' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_2444 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_1, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 88 'partselect' 'tmp_2444' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.70ns)   --->   "%icmp_ln42_6 = icmp_eq  i4 %tmp_2444, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 89 'icmp' 'icmp_ln42_6' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.70ns)   --->   "%icmp_ln42_7 = icmp_eq  i4 %tmp_2444, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 90 'icmp' 'icmp_ln42_7' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_11)   --->   "%select_ln42_4 = select i1 %and_ln42_8, i1 %icmp_ln42_6, i1 %icmp_ln42_7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 91 'select' 'select_ln42_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_12)   --->   "%tmp_6489 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_1, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 92 'bitselect' 'tmp_6489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_12)   --->   "%xor_ln42_65 = xor i1 %tmp_6489, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 93 'xor' 'xor_ln42_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_12)   --->   "%and_ln42_9 = and i1 %icmp_ln42_5, i1 %xor_ln42_65" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 94 'and' 'and_ln42_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_12)   --->   "%select_ln42_5 = select i1 %and_ln42_8, i1 %and_ln42_9, i1 %icmp_ln42_6" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 95 'select' 'select_ln42_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_11)   --->   "%xor_ln42_5 = xor i1 %select_ln42_4, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 96 'xor' 'xor_ln42_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_11)   --->   "%or_ln42_4 = or i1 %tmp_6488, i1 %xor_ln42_5" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 97 'or' 'or_ln42_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_11)   --->   "%xor_ln42_6 = xor i1 %tmp_6484, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 98 'xor' 'xor_ln42_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_11 = and i1 %or_ln42_4, i1 %xor_ln42_6" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 99 'and' 'and_ln42_11' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_12 = and i1 %tmp_6488, i1 %select_ln42_5" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 100 'and' 'and_ln42_12' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln73_3 = sext i13 %weights_50_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 101 'sext' 'sext_ln73_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (1.89ns)   --->   "%mul_ln73_2 = mul i26 %sext_ln73, i26 %sext_ln73_3" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 102 'mul' 'mul_ln73_2' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_6490 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_2, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 103 'bitselect' 'tmp_6490' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_2)   --->   "%trunc_ln42_2 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_2, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 104 'partselect' 'trunc_ln42_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_2)   --->   "%tmp_6491 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_2, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 105 'bitselect' 'tmp_6491' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_2)   --->   "%tmp_6492 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_2, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 106 'bitselect' 'tmp_6492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln42_17 = trunc i26 %mul_ln73_2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 107 'trunc' 'trunc_ln42_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.70ns)   --->   "%icmp_ln42_8 = icmp_ne  i8 %trunc_ln42_17, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 108 'icmp' 'icmp_ln42_8' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_15)   --->   "%tmp_6493 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_2, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 109 'bitselect' 'tmp_6493' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_2)   --->   "%or_ln42_6 = or i1 %tmp_6491, i1 %icmp_ln42_8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 110 'or' 'or_ln42_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_2)   --->   "%and_ln42_14 = and i1 %or_ln42_6, i1 %tmp_6492" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 111 'and' 'and_ln42_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_2)   --->   "%zext_ln42_2 = zext i1 %and_ln42_14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 112 'zext' 'zext_ln42_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_2 = add i13 %trunc_ln42_2, i13 %zext_ln42_2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 113 'add' 'add_ln42_2' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_6494 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_2, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 114 'bitselect' 'tmp_6494' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_15)   --->   "%xor_ln42_8 = xor i1 %tmp_6494, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 115 'xor' 'xor_ln42_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_15 = and i1 %tmp_6493, i1 %xor_ln42_8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 116 'and' 'and_ln42_15' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_2445 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_2, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 117 'partselect' 'tmp_2445' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.57ns)   --->   "%icmp_ln42_9 = icmp_eq  i3 %tmp_2445, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 118 'icmp' 'icmp_ln42_9' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_2446 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_2, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 119 'partselect' 'tmp_2446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.70ns)   --->   "%icmp_ln42_10 = icmp_eq  i4 %tmp_2446, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 120 'icmp' 'icmp_ln42_10' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.70ns)   --->   "%icmp_ln42_11 = icmp_eq  i4 %tmp_2446, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 121 'icmp' 'icmp_ln42_11' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_18)   --->   "%select_ln42_8 = select i1 %and_ln42_15, i1 %icmp_ln42_10, i1 %icmp_ln42_11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 122 'select' 'select_ln42_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_19)   --->   "%tmp_6495 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_2, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 123 'bitselect' 'tmp_6495' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_19)   --->   "%xor_ln42_66 = xor i1 %tmp_6495, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 124 'xor' 'xor_ln42_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_19)   --->   "%and_ln42_16 = and i1 %icmp_ln42_9, i1 %xor_ln42_66" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 125 'and' 'and_ln42_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_19)   --->   "%select_ln42_9 = select i1 %and_ln42_15, i1 %and_ln42_16, i1 %icmp_ln42_10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 126 'select' 'select_ln42_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_18)   --->   "%xor_ln42_9 = xor i1 %select_ln42_8, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 127 'xor' 'xor_ln42_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_18)   --->   "%or_ln42_7 = or i1 %tmp_6494, i1 %xor_ln42_9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 128 'or' 'or_ln42_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_18)   --->   "%xor_ln42_10 = xor i1 %tmp_6490, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 129 'xor' 'xor_ln42_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_18 = and i1 %or_ln42_7, i1 %xor_ln42_10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 130 'and' 'and_ln42_18' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_19 = and i1 %tmp_6494, i1 %select_ln42_9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 131 'and' 'and_ln42_19' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln73_4 = sext i13 %weights_51_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 132 'sext' 'sext_ln73_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (1.89ns)   --->   "%mul_ln73_3 = mul i26 %sext_ln73, i26 %sext_ln73_4" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 133 'mul' 'mul_ln73_3' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_6496 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_3, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 134 'bitselect' 'tmp_6496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_3)   --->   "%trunc_ln42_3 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_3, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 135 'partselect' 'trunc_ln42_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_3)   --->   "%tmp_6497 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_3, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 136 'bitselect' 'tmp_6497' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_3)   --->   "%tmp_6498 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_3, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 137 'bitselect' 'tmp_6498' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln42_18 = trunc i26 %mul_ln73_3" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 138 'trunc' 'trunc_ln42_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.70ns)   --->   "%icmp_ln42_12 = icmp_ne  i8 %trunc_ln42_18, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 139 'icmp' 'icmp_ln42_12' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_22)   --->   "%tmp_6499 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_3, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 140 'bitselect' 'tmp_6499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_3)   --->   "%or_ln42_9 = or i1 %tmp_6497, i1 %icmp_ln42_12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 141 'or' 'or_ln42_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_3)   --->   "%and_ln42_21 = and i1 %or_ln42_9, i1 %tmp_6498" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 142 'and' 'and_ln42_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_3)   --->   "%zext_ln42_3 = zext i1 %and_ln42_21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 143 'zext' 'zext_ln42_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_3 = add i13 %trunc_ln42_3, i13 %zext_ln42_3" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 144 'add' 'add_ln42_3' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_6500 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 145 'bitselect' 'tmp_6500' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_22)   --->   "%xor_ln42_12 = xor i1 %tmp_6500, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 146 'xor' 'xor_ln42_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_22 = and i1 %tmp_6499, i1 %xor_ln42_12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 147 'and' 'and_ln42_22' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_2447 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_3, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 148 'partselect' 'tmp_2447' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.57ns)   --->   "%icmp_ln42_13 = icmp_eq  i3 %tmp_2447, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 149 'icmp' 'icmp_ln42_13' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_2448 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_3, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 150 'partselect' 'tmp_2448' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.70ns)   --->   "%icmp_ln42_14 = icmp_eq  i4 %tmp_2448, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 151 'icmp' 'icmp_ln42_14' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (0.70ns)   --->   "%icmp_ln42_15 = icmp_eq  i4 %tmp_2448, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 152 'icmp' 'icmp_ln42_15' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_25)   --->   "%select_ln42_12 = select i1 %and_ln42_22, i1 %icmp_ln42_14, i1 %icmp_ln42_15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 153 'select' 'select_ln42_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_26)   --->   "%tmp_6501 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_3, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 154 'bitselect' 'tmp_6501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_26)   --->   "%xor_ln42_67 = xor i1 %tmp_6501, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 155 'xor' 'xor_ln42_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_26)   --->   "%and_ln42_23 = and i1 %icmp_ln42_13, i1 %xor_ln42_67" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 156 'and' 'and_ln42_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_26)   --->   "%select_ln42_13 = select i1 %and_ln42_22, i1 %and_ln42_23, i1 %icmp_ln42_14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 157 'select' 'select_ln42_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_25)   --->   "%xor_ln42_13 = xor i1 %select_ln42_12, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 158 'xor' 'xor_ln42_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_25)   --->   "%or_ln42_10 = or i1 %tmp_6500, i1 %xor_ln42_13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 159 'or' 'or_ln42_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_25)   --->   "%xor_ln42_14 = xor i1 %tmp_6496, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 160 'xor' 'xor_ln42_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_25 = and i1 %or_ln42_10, i1 %xor_ln42_14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 161 'and' 'and_ln42_25' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_26 = and i1 %tmp_6500, i1 %select_ln42_13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 162 'and' 'and_ln42_26' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.58ns)   --->   "%a_1 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.13i13.i13.i5, i5 16, i13 %data_49_val_read, i5 17, i13 %data_50_val_read, i5 18, i13 %data_51_val_read, i5 19, i13 %data_52_val_read, i5 20, i13 %data_53_val_read, i5 21, i13 %data_54_val_read, i5 22, i13 %data_55_val_read, i5 23, i13 %data_56_val_read, i5 24, i13 %data_57_val_read, i5 25, i13 %data_58_val_read, i5 26, i13 %data_59_val_read, i5 27, i13 %data_60_val_read, i5 28, i13 %data_61_val_read, i13 0, i5 %idx_read"   --->   Operation 163 'sparsemux' 'a_1' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln73_5 = sext i13 %a_1" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 164 'sext' 'sext_ln73_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln73_6 = sext i13 %weights_52_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 165 'sext' 'sext_ln73_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (1.89ns)   --->   "%mul_ln73_4 = mul i26 %sext_ln73_5, i26 %sext_ln73_6" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 166 'mul' 'mul_ln73_4' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_6502 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_4, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 167 'bitselect' 'tmp_6502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_4)   --->   "%trunc_ln42_4 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_4, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 168 'partselect' 'trunc_ln42_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_4)   --->   "%tmp_6503 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_4, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 169 'bitselect' 'tmp_6503' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_4)   --->   "%tmp_6504 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_4, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 170 'bitselect' 'tmp_6504' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln42_19 = trunc i26 %mul_ln73_4" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 171 'trunc' 'trunc_ln42_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.70ns)   --->   "%icmp_ln42_16 = icmp_ne  i8 %trunc_ln42_19, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 172 'icmp' 'icmp_ln42_16' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_29)   --->   "%tmp_6505 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_4, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 173 'bitselect' 'tmp_6505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_4)   --->   "%or_ln42_12 = or i1 %tmp_6503, i1 %icmp_ln42_16" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 174 'or' 'or_ln42_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_4)   --->   "%and_ln42_28 = and i1 %or_ln42_12, i1 %tmp_6504" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 175 'and' 'and_ln42_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_4)   --->   "%zext_ln42_4 = zext i1 %and_ln42_28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 176 'zext' 'zext_ln42_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_4 = add i13 %trunc_ln42_4, i13 %zext_ln42_4" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 177 'add' 'add_ln42_4' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_6506 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_4, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 178 'bitselect' 'tmp_6506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_29)   --->   "%xor_ln42_16 = xor i1 %tmp_6506, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 179 'xor' 'xor_ln42_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 180 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_29 = and i1 %tmp_6505, i1 %xor_ln42_16" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 180 'and' 'and_ln42_29' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_2449 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_4, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 181 'partselect' 'tmp_2449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.57ns)   --->   "%icmp_ln42_17 = icmp_eq  i3 %tmp_2449, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 182 'icmp' 'icmp_ln42_17' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_2450 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_4, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 183 'partselect' 'tmp_2450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.70ns)   --->   "%icmp_ln42_18 = icmp_eq  i4 %tmp_2450, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 184 'icmp' 'icmp_ln42_18' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 185 [1/1] (0.70ns)   --->   "%icmp_ln42_19 = icmp_eq  i4 %tmp_2450, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 185 'icmp' 'icmp_ln42_19' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_32)   --->   "%select_ln42_16 = select i1 %and_ln42_29, i1 %icmp_ln42_18, i1 %icmp_ln42_19" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 186 'select' 'select_ln42_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_33)   --->   "%tmp_6507 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_4, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 187 'bitselect' 'tmp_6507' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_33)   --->   "%xor_ln42_68 = xor i1 %tmp_6507, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 188 'xor' 'xor_ln42_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_33)   --->   "%and_ln42_30 = and i1 %icmp_ln42_17, i1 %xor_ln42_68" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 189 'and' 'and_ln42_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_33)   --->   "%select_ln42_17 = select i1 %and_ln42_29, i1 %and_ln42_30, i1 %icmp_ln42_18" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 190 'select' 'select_ln42_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_32)   --->   "%xor_ln42_17 = xor i1 %select_ln42_16, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 191 'xor' 'xor_ln42_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_32)   --->   "%or_ln42_13 = or i1 %tmp_6506, i1 %xor_ln42_17" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 192 'or' 'or_ln42_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_32)   --->   "%xor_ln42_18 = xor i1 %tmp_6502, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 193 'xor' 'xor_ln42_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 194 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_32 = and i1 %or_ln42_13, i1 %xor_ln42_18" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 194 'and' 'and_ln42_32' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 195 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_33 = and i1 %tmp_6506, i1 %select_ln42_17" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 195 'and' 'and_ln42_33' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln73_7 = sext i13 %weights_53_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 196 'sext' 'sext_ln73_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (1.89ns)   --->   "%mul_ln73_5 = mul i26 %sext_ln73_5, i26 %sext_ln73_7" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 197 'mul' 'mul_ln73_5' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_6508 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_5, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 198 'bitselect' 'tmp_6508' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_5)   --->   "%trunc_ln42_5 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_5, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 199 'partselect' 'trunc_ln42_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_5)   --->   "%tmp_6509 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_5, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 200 'bitselect' 'tmp_6509' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_5)   --->   "%tmp_6510 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_5, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 201 'bitselect' 'tmp_6510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%trunc_ln42_20 = trunc i26 %mul_ln73_5" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 202 'trunc' 'trunc_ln42_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.70ns)   --->   "%icmp_ln42_20 = icmp_ne  i8 %trunc_ln42_20, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 203 'icmp' 'icmp_ln42_20' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_36)   --->   "%tmp_6511 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_5, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 204 'bitselect' 'tmp_6511' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_5)   --->   "%or_ln42_15 = or i1 %tmp_6509, i1 %icmp_ln42_20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 205 'or' 'or_ln42_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_5)   --->   "%and_ln42_35 = and i1 %or_ln42_15, i1 %tmp_6510" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 206 'and' 'and_ln42_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_5)   --->   "%zext_ln42_5 = zext i1 %and_ln42_35" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 207 'zext' 'zext_ln42_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_5 = add i13 %trunc_ln42_5, i13 %zext_ln42_5" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 208 'add' 'add_ln42_5' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_6512 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_5, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 209 'bitselect' 'tmp_6512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_36)   --->   "%xor_ln42_20 = xor i1 %tmp_6512, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 210 'xor' 'xor_ln42_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_36 = and i1 %tmp_6511, i1 %xor_ln42_20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 211 'and' 'and_ln42_36' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_2451 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_5, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 212 'partselect' 'tmp_2451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.57ns)   --->   "%icmp_ln42_21 = icmp_eq  i3 %tmp_2451, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 213 'icmp' 'icmp_ln42_21' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_2452 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_5, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 214 'partselect' 'tmp_2452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.70ns)   --->   "%icmp_ln42_22 = icmp_eq  i4 %tmp_2452, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 215 'icmp' 'icmp_ln42_22' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 216 [1/1] (0.70ns)   --->   "%icmp_ln42_23 = icmp_eq  i4 %tmp_2452, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 216 'icmp' 'icmp_ln42_23' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_39)   --->   "%select_ln42_20 = select i1 %and_ln42_36, i1 %icmp_ln42_22, i1 %icmp_ln42_23" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 217 'select' 'select_ln42_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_40)   --->   "%tmp_6513 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_5, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 218 'bitselect' 'tmp_6513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_40)   --->   "%xor_ln42_69 = xor i1 %tmp_6513, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 219 'xor' 'xor_ln42_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_40)   --->   "%and_ln42_37 = and i1 %icmp_ln42_21, i1 %xor_ln42_69" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 220 'and' 'and_ln42_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_40)   --->   "%select_ln42_21 = select i1 %and_ln42_36, i1 %and_ln42_37, i1 %icmp_ln42_22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 221 'select' 'select_ln42_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_39)   --->   "%xor_ln42_21 = xor i1 %select_ln42_20, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 222 'xor' 'xor_ln42_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_39)   --->   "%or_ln42_16 = or i1 %tmp_6512, i1 %xor_ln42_21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 223 'or' 'or_ln42_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_39)   --->   "%xor_ln42_22 = xor i1 %tmp_6508, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 224 'xor' 'xor_ln42_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 225 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_39 = and i1 %or_ln42_16, i1 %xor_ln42_22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 225 'and' 'and_ln42_39' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 226 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_40 = and i1 %tmp_6512, i1 %select_ln42_21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 226 'and' 'and_ln42_40' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln73_8 = sext i13 %weights_54_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 227 'sext' 'sext_ln73_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (1.89ns)   --->   "%mul_ln73_6 = mul i26 %sext_ln73_5, i26 %sext_ln73_8" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 228 'mul' 'mul_ln73_6' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_6514 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_6, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 229 'bitselect' 'tmp_6514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_6)   --->   "%trunc_ln42_6 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_6, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 230 'partselect' 'trunc_ln42_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_6)   --->   "%tmp_6515 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_6, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 231 'bitselect' 'tmp_6515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_6)   --->   "%tmp_6516 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_6, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 232 'bitselect' 'tmp_6516' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%trunc_ln42_21 = trunc i26 %mul_ln73_6" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 233 'trunc' 'trunc_ln42_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.70ns)   --->   "%icmp_ln42_24 = icmp_ne  i8 %trunc_ln42_21, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 234 'icmp' 'icmp_ln42_24' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_43)   --->   "%tmp_6517 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_6, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 235 'bitselect' 'tmp_6517' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_6)   --->   "%or_ln42_18 = or i1 %tmp_6515, i1 %icmp_ln42_24" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 236 'or' 'or_ln42_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_6)   --->   "%and_ln42_42 = and i1 %or_ln42_18, i1 %tmp_6516" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 237 'and' 'and_ln42_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_6)   --->   "%zext_ln42_6 = zext i1 %and_ln42_42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 238 'zext' 'zext_ln42_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_6 = add i13 %trunc_ln42_6, i13 %zext_ln42_6" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 239 'add' 'add_ln42_6' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_6518 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_6, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 240 'bitselect' 'tmp_6518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_43)   --->   "%xor_ln42_24 = xor i1 %tmp_6518, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 241 'xor' 'xor_ln42_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 242 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_43 = and i1 %tmp_6517, i1 %xor_ln42_24" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 242 'and' 'and_ln42_43' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_2453 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_6, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 243 'partselect' 'tmp_2453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.57ns)   --->   "%icmp_ln42_25 = icmp_eq  i3 %tmp_2453, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 244 'icmp' 'icmp_ln42_25' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_2454 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_6, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 245 'partselect' 'tmp_2454' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.70ns)   --->   "%icmp_ln42_26 = icmp_eq  i4 %tmp_2454, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 246 'icmp' 'icmp_ln42_26' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 247 [1/1] (0.70ns)   --->   "%icmp_ln42_27 = icmp_eq  i4 %tmp_2454, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 247 'icmp' 'icmp_ln42_27' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_46)   --->   "%select_ln42_24 = select i1 %and_ln42_43, i1 %icmp_ln42_26, i1 %icmp_ln42_27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 248 'select' 'select_ln42_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_47)   --->   "%tmp_6519 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_6, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 249 'bitselect' 'tmp_6519' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_47)   --->   "%xor_ln42_70 = xor i1 %tmp_6519, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 250 'xor' 'xor_ln42_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_47)   --->   "%and_ln42_44 = and i1 %icmp_ln42_25, i1 %xor_ln42_70" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 251 'and' 'and_ln42_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_47)   --->   "%select_ln42_25 = select i1 %and_ln42_43, i1 %and_ln42_44, i1 %icmp_ln42_26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 252 'select' 'select_ln42_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_46)   --->   "%xor_ln42_25 = xor i1 %select_ln42_24, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 253 'xor' 'xor_ln42_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_46)   --->   "%or_ln42_19 = or i1 %tmp_6518, i1 %xor_ln42_25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 254 'or' 'or_ln42_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_46)   --->   "%xor_ln42_26 = xor i1 %tmp_6514, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 255 'xor' 'xor_ln42_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 256 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_46 = and i1 %or_ln42_19, i1 %xor_ln42_26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 256 'and' 'and_ln42_46' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 257 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_47 = and i1 %tmp_6518, i1 %select_ln42_25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 257 'and' 'and_ln42_47' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln73_9 = sext i13 %weights_55_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 258 'sext' 'sext_ln73_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (1.89ns)   --->   "%mul_ln73_7 = mul i26 %sext_ln73_5, i26 %sext_ln73_9" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 259 'mul' 'mul_ln73_7' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_6520 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_7, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 260 'bitselect' 'tmp_6520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_7)   --->   "%trunc_ln42_7 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_7, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 261 'partselect' 'trunc_ln42_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_7)   --->   "%tmp_6521 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_7, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 262 'bitselect' 'tmp_6521' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_7)   --->   "%tmp_6522 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_7, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 263 'bitselect' 'tmp_6522' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%trunc_ln42_22 = trunc i26 %mul_ln73_7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 264 'trunc' 'trunc_ln42_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.70ns)   --->   "%icmp_ln42_28 = icmp_ne  i8 %trunc_ln42_22, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 265 'icmp' 'icmp_ln42_28' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_50)   --->   "%tmp_6523 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_7, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 266 'bitselect' 'tmp_6523' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_7)   --->   "%or_ln42_21 = or i1 %tmp_6521, i1 %icmp_ln42_28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 267 'or' 'or_ln42_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_7)   --->   "%and_ln42_49 = and i1 %or_ln42_21, i1 %tmp_6522" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 268 'and' 'and_ln42_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_7)   --->   "%zext_ln42_7 = zext i1 %and_ln42_49" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 269 'zext' 'zext_ln42_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_7 = add i13 %trunc_ln42_7, i13 %zext_ln42_7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 270 'add' 'add_ln42_7' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_6524 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_7, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 271 'bitselect' 'tmp_6524' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_50)   --->   "%xor_ln42_28 = xor i1 %tmp_6524, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 272 'xor' 'xor_ln42_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 273 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_50 = and i1 %tmp_6523, i1 %xor_ln42_28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 273 'and' 'and_ln42_50' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_2455 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_7, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 274 'partselect' 'tmp_2455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.57ns)   --->   "%icmp_ln42_29 = icmp_eq  i3 %tmp_2455, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 275 'icmp' 'icmp_ln42_29' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_2456 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_7, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 276 'partselect' 'tmp_2456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.70ns)   --->   "%icmp_ln42_30 = icmp_eq  i4 %tmp_2456, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 277 'icmp' 'icmp_ln42_30' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 278 [1/1] (0.70ns)   --->   "%icmp_ln42_31 = icmp_eq  i4 %tmp_2456, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 278 'icmp' 'icmp_ln42_31' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_53)   --->   "%select_ln42_28 = select i1 %and_ln42_50, i1 %icmp_ln42_30, i1 %icmp_ln42_31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 279 'select' 'select_ln42_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_54)   --->   "%tmp_6525 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_7, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 280 'bitselect' 'tmp_6525' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_54)   --->   "%xor_ln42_71 = xor i1 %tmp_6525, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 281 'xor' 'xor_ln42_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_54)   --->   "%and_ln42_51 = and i1 %icmp_ln42_29, i1 %xor_ln42_71" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 282 'and' 'and_ln42_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_54)   --->   "%select_ln42_29 = select i1 %and_ln42_50, i1 %and_ln42_51, i1 %icmp_ln42_30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 283 'select' 'select_ln42_29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_53)   --->   "%xor_ln42_29 = xor i1 %select_ln42_28, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 284 'xor' 'xor_ln42_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_53)   --->   "%or_ln42_22 = or i1 %tmp_6524, i1 %xor_ln42_29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 285 'or' 'or_ln42_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_53)   --->   "%xor_ln42_30 = xor i1 %tmp_6520, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 286 'xor' 'xor_ln42_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 287 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_53 = and i1 %or_ln42_22, i1 %xor_ln42_30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 287 'and' 'and_ln42_53' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 288 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_54 = and i1 %tmp_6524, i1 %select_ln42_29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 288 'and' 'and_ln42_54' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 289 [1/1] (0.58ns)   --->   "%a_2 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.13i13.i13.i5, i5 16, i13 %data_50_val_read, i5 17, i13 %data_51_val_read, i5 18, i13 %data_52_val_read, i5 19, i13 %data_53_val_read, i5 20, i13 %data_54_val_read, i5 21, i13 %data_55_val_read, i5 22, i13 %data_56_val_read, i5 23, i13 %data_57_val_read, i5 24, i13 %data_58_val_read, i5 25, i13 %data_59_val_read, i5 26, i13 %data_60_val_read, i5 27, i13 %data_61_val_read, i5 28, i13 %data_62_val_read, i13 0, i5 %idx_read"   --->   Operation 289 'sparsemux' 'a_2' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln73_10 = sext i13 %a_2" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 290 'sext' 'sext_ln73_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln73_11 = sext i13 %weights_56_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 291 'sext' 'sext_ln73_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (1.89ns)   --->   "%mul_ln73_8 = mul i26 %sext_ln73_10, i26 %sext_ln73_11" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 292 'mul' 'mul_ln73_8' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_6526 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_8, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 293 'bitselect' 'tmp_6526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_8)   --->   "%trunc_ln42_8 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_8, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 294 'partselect' 'trunc_ln42_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_8)   --->   "%tmp_6527 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_8, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 295 'bitselect' 'tmp_6527' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_8)   --->   "%tmp_6528 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_8, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 296 'bitselect' 'tmp_6528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%trunc_ln42_23 = trunc i26 %mul_ln73_8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 297 'trunc' 'trunc_ln42_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.70ns)   --->   "%icmp_ln42_32 = icmp_ne  i8 %trunc_ln42_23, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 298 'icmp' 'icmp_ln42_32' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_57)   --->   "%tmp_6529 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_8, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 299 'bitselect' 'tmp_6529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_8)   --->   "%or_ln42_24 = or i1 %tmp_6527, i1 %icmp_ln42_32" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 300 'or' 'or_ln42_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_8)   --->   "%and_ln42_56 = and i1 %or_ln42_24, i1 %tmp_6528" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 301 'and' 'and_ln42_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_8)   --->   "%zext_ln42_8 = zext i1 %and_ln42_56" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 302 'zext' 'zext_ln42_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_8 = add i13 %trunc_ln42_8, i13 %zext_ln42_8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 303 'add' 'add_ln42_8' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_6530 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_8, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 304 'bitselect' 'tmp_6530' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_57)   --->   "%xor_ln42_32 = xor i1 %tmp_6530, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 305 'xor' 'xor_ln42_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 306 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_57 = and i1 %tmp_6529, i1 %xor_ln42_32" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 306 'and' 'and_ln42_57' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_2457 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_8, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 307 'partselect' 'tmp_2457' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.57ns)   --->   "%icmp_ln42_33 = icmp_eq  i3 %tmp_2457, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 308 'icmp' 'icmp_ln42_33' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_2458 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_8, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 309 'partselect' 'tmp_2458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.70ns)   --->   "%icmp_ln42_34 = icmp_eq  i4 %tmp_2458, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 310 'icmp' 'icmp_ln42_34' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 311 [1/1] (0.70ns)   --->   "%icmp_ln42_35 = icmp_eq  i4 %tmp_2458, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 311 'icmp' 'icmp_ln42_35' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_60)   --->   "%select_ln42_32 = select i1 %and_ln42_57, i1 %icmp_ln42_34, i1 %icmp_ln42_35" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 312 'select' 'select_ln42_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_61)   --->   "%tmp_6531 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_8, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 313 'bitselect' 'tmp_6531' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_61)   --->   "%xor_ln42_72 = xor i1 %tmp_6531, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 314 'xor' 'xor_ln42_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_61)   --->   "%and_ln42_58 = and i1 %icmp_ln42_33, i1 %xor_ln42_72" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 315 'and' 'and_ln42_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_61)   --->   "%select_ln42_33 = select i1 %and_ln42_57, i1 %and_ln42_58, i1 %icmp_ln42_34" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 316 'select' 'select_ln42_33' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_60)   --->   "%xor_ln42_33 = xor i1 %select_ln42_32, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 317 'xor' 'xor_ln42_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_60)   --->   "%or_ln42_25 = or i1 %tmp_6530, i1 %xor_ln42_33" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 318 'or' 'or_ln42_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_60)   --->   "%xor_ln42_34 = xor i1 %tmp_6526, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 319 'xor' 'xor_ln42_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 320 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_60 = and i1 %or_ln42_25, i1 %xor_ln42_34" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 320 'and' 'and_ln42_60' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 321 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_61 = and i1 %tmp_6530, i1 %select_ln42_33" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 321 'and' 'and_ln42_61' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%sext_ln73_12 = sext i13 %weights_57_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 322 'sext' 'sext_ln73_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (1.89ns)   --->   "%mul_ln73_9 = mul i26 %sext_ln73_10, i26 %sext_ln73_12" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 323 'mul' 'mul_ln73_9' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_6532 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_9, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 324 'bitselect' 'tmp_6532' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_9)   --->   "%trunc_ln42_9 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_9, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 325 'partselect' 'trunc_ln42_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_9)   --->   "%tmp_6533 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_9, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 326 'bitselect' 'tmp_6533' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_9)   --->   "%tmp_6534 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_9, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 327 'bitselect' 'tmp_6534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%trunc_ln42_24 = trunc i26 %mul_ln73_9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 328 'trunc' 'trunc_ln42_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.70ns)   --->   "%icmp_ln42_36 = icmp_ne  i8 %trunc_ln42_24, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 329 'icmp' 'icmp_ln42_36' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_64)   --->   "%tmp_6535 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 330 'bitselect' 'tmp_6535' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_9)   --->   "%or_ln42_27 = or i1 %tmp_6533, i1 %icmp_ln42_36" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 331 'or' 'or_ln42_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_9)   --->   "%and_ln42_63 = and i1 %or_ln42_27, i1 %tmp_6534" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 332 'and' 'and_ln42_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_9)   --->   "%zext_ln42_9 = zext i1 %and_ln42_63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 333 'zext' 'zext_ln42_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_9 = add i13 %trunc_ln42_9, i13 %zext_ln42_9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 334 'add' 'add_ln42_9' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_6536 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_9, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 335 'bitselect' 'tmp_6536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_64)   --->   "%xor_ln42_36 = xor i1 %tmp_6536, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 336 'xor' 'xor_ln42_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 337 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_64 = and i1 %tmp_6535, i1 %xor_ln42_36" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 337 'and' 'and_ln42_64' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_2459 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_9, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 338 'partselect' 'tmp_2459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.57ns)   --->   "%icmp_ln42_37 = icmp_eq  i3 %tmp_2459, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 339 'icmp' 'icmp_ln42_37' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%tmp_2460 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_9, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 340 'partselect' 'tmp_2460' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.70ns)   --->   "%icmp_ln42_38 = icmp_eq  i4 %tmp_2460, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 341 'icmp' 'icmp_ln42_38' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 342 [1/1] (0.70ns)   --->   "%icmp_ln42_39 = icmp_eq  i4 %tmp_2460, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 342 'icmp' 'icmp_ln42_39' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_67)   --->   "%select_ln42_36 = select i1 %and_ln42_64, i1 %icmp_ln42_38, i1 %icmp_ln42_39" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 343 'select' 'select_ln42_36' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_68)   --->   "%tmp_6537 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_9, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 344 'bitselect' 'tmp_6537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_68)   --->   "%xor_ln42_73 = xor i1 %tmp_6537, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 345 'xor' 'xor_ln42_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_68)   --->   "%and_ln42_65 = and i1 %icmp_ln42_37, i1 %xor_ln42_73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 346 'and' 'and_ln42_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_68)   --->   "%select_ln42_37 = select i1 %and_ln42_64, i1 %and_ln42_65, i1 %icmp_ln42_38" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 347 'select' 'select_ln42_37' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_67)   --->   "%xor_ln42_37 = xor i1 %select_ln42_36, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 348 'xor' 'xor_ln42_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_67)   --->   "%or_ln42_28 = or i1 %tmp_6536, i1 %xor_ln42_37" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 349 'or' 'or_ln42_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_67)   --->   "%xor_ln42_38 = xor i1 %tmp_6532, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 350 'xor' 'xor_ln42_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 351 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_67 = and i1 %or_ln42_28, i1 %xor_ln42_38" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 351 'and' 'and_ln42_67' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 352 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_68 = and i1 %tmp_6536, i1 %select_ln42_37" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 352 'and' 'and_ln42_68' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%sext_ln73_13 = sext i13 %weights_58_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 353 'sext' 'sext_ln73_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (1.89ns)   --->   "%mul_ln73_10 = mul i26 %sext_ln73_10, i26 %sext_ln73_13" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 354 'mul' 'mul_ln73_10' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_6538 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 355 'bitselect' 'tmp_6538' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_10)   --->   "%trunc_ln42_s = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_10, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 356 'partselect' 'trunc_ln42_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_10)   --->   "%tmp_6539 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_10, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 357 'bitselect' 'tmp_6539' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_10)   --->   "%tmp_6540 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_10, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 358 'bitselect' 'tmp_6540' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%trunc_ln42_25 = trunc i26 %mul_ln73_10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 359 'trunc' 'trunc_ln42_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.70ns)   --->   "%icmp_ln42_40 = icmp_ne  i8 %trunc_ln42_25, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 360 'icmp' 'icmp_ln42_40' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_71)   --->   "%tmp_6541 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_10, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 361 'bitselect' 'tmp_6541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_10)   --->   "%or_ln42_30 = or i1 %tmp_6539, i1 %icmp_ln42_40" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 362 'or' 'or_ln42_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_10)   --->   "%and_ln42_70 = and i1 %or_ln42_30, i1 %tmp_6540" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 363 'and' 'and_ln42_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_10)   --->   "%zext_ln42_10 = zext i1 %and_ln42_70" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 364 'zext' 'zext_ln42_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_10 = add i13 %trunc_ln42_s, i13 %zext_ln42_10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 365 'add' 'add_ln42_10' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%tmp_6542 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_10, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 366 'bitselect' 'tmp_6542' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_71)   --->   "%xor_ln42_40 = xor i1 %tmp_6542, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 367 'xor' 'xor_ln42_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 368 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_71 = and i1 %tmp_6541, i1 %xor_ln42_40" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 368 'and' 'and_ln42_71' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_2461 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_10, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 369 'partselect' 'tmp_2461' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.57ns)   --->   "%icmp_ln42_41 = icmp_eq  i3 %tmp_2461, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 370 'icmp' 'icmp_ln42_41' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%tmp_2462 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_10, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 371 'partselect' 'tmp_2462' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.70ns)   --->   "%icmp_ln42_42 = icmp_eq  i4 %tmp_2462, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 372 'icmp' 'icmp_ln42_42' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 373 [1/1] (0.70ns)   --->   "%icmp_ln42_43 = icmp_eq  i4 %tmp_2462, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 373 'icmp' 'icmp_ln42_43' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_74)   --->   "%select_ln42_40 = select i1 %and_ln42_71, i1 %icmp_ln42_42, i1 %icmp_ln42_43" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 374 'select' 'select_ln42_40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_75)   --->   "%tmp_6543 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_10, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 375 'bitselect' 'tmp_6543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_75)   --->   "%xor_ln42_74 = xor i1 %tmp_6543, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 376 'xor' 'xor_ln42_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_75)   --->   "%and_ln42_72 = and i1 %icmp_ln42_41, i1 %xor_ln42_74" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 377 'and' 'and_ln42_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_75)   --->   "%select_ln42_41 = select i1 %and_ln42_71, i1 %and_ln42_72, i1 %icmp_ln42_42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 378 'select' 'select_ln42_41' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_74)   --->   "%xor_ln42_41 = xor i1 %select_ln42_40, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 379 'xor' 'xor_ln42_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_74)   --->   "%or_ln42_31 = or i1 %tmp_6542, i1 %xor_ln42_41" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 380 'or' 'or_ln42_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_74)   --->   "%xor_ln42_42 = xor i1 %tmp_6538, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 381 'xor' 'xor_ln42_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 382 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_74 = and i1 %or_ln42_31, i1 %xor_ln42_42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 382 'and' 'and_ln42_74' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 383 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_75 = and i1 %tmp_6542, i1 %select_ln42_41" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 383 'and' 'and_ln42_75' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%sext_ln73_14 = sext i13 %weights_59_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 384 'sext' 'sext_ln73_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (1.89ns)   --->   "%mul_ln73_11 = mul i26 %sext_ln73_10, i26 %sext_ln73_14" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 385 'mul' 'mul_ln73_11' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_6544 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_11, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 386 'bitselect' 'tmp_6544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_11)   --->   "%trunc_ln42_10 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_11, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 387 'partselect' 'trunc_ln42_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_11)   --->   "%tmp_6545 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_11, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 388 'bitselect' 'tmp_6545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_11)   --->   "%tmp_6546 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_11, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 389 'bitselect' 'tmp_6546' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%trunc_ln42_26 = trunc i26 %mul_ln73_11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 390 'trunc' 'trunc_ln42_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.70ns)   --->   "%icmp_ln42_44 = icmp_ne  i8 %trunc_ln42_26, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 391 'icmp' 'icmp_ln42_44' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_78)   --->   "%tmp_6547 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_11, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 392 'bitselect' 'tmp_6547' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_11)   --->   "%or_ln42_33 = or i1 %tmp_6545, i1 %icmp_ln42_44" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 393 'or' 'or_ln42_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_11)   --->   "%and_ln42_77 = and i1 %or_ln42_33, i1 %tmp_6546" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 394 'and' 'and_ln42_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_11)   --->   "%zext_ln42_11 = zext i1 %and_ln42_77" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 395 'zext' 'zext_ln42_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_11 = add i13 %trunc_ln42_10, i13 %zext_ln42_11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 396 'add' 'add_ln42_11' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_6548 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_11, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 397 'bitselect' 'tmp_6548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_78)   --->   "%xor_ln42_44 = xor i1 %tmp_6548, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 398 'xor' 'xor_ln42_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 399 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_78 = and i1 %tmp_6547, i1 %xor_ln42_44" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 399 'and' 'and_ln42_78' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_2463 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_11, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 400 'partselect' 'tmp_2463' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.57ns)   --->   "%icmp_ln42_45 = icmp_eq  i3 %tmp_2463, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 401 'icmp' 'icmp_ln42_45' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%tmp_2464 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_11, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 402 'partselect' 'tmp_2464' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.70ns)   --->   "%icmp_ln42_46 = icmp_eq  i4 %tmp_2464, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 403 'icmp' 'icmp_ln42_46' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 404 [1/1] (0.70ns)   --->   "%icmp_ln42_47 = icmp_eq  i4 %tmp_2464, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 404 'icmp' 'icmp_ln42_47' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_81)   --->   "%select_ln42_44 = select i1 %and_ln42_78, i1 %icmp_ln42_46, i1 %icmp_ln42_47" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 405 'select' 'select_ln42_44' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_82)   --->   "%tmp_6549 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_11, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 406 'bitselect' 'tmp_6549' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_82)   --->   "%xor_ln42_75 = xor i1 %tmp_6549, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 407 'xor' 'xor_ln42_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_82)   --->   "%and_ln42_79 = and i1 %icmp_ln42_45, i1 %xor_ln42_75" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 408 'and' 'and_ln42_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_82)   --->   "%select_ln42_45 = select i1 %and_ln42_78, i1 %and_ln42_79, i1 %icmp_ln42_46" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 409 'select' 'select_ln42_45' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_81)   --->   "%xor_ln42_45 = xor i1 %select_ln42_44, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 410 'xor' 'xor_ln42_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_81)   --->   "%or_ln42_34 = or i1 %tmp_6548, i1 %xor_ln42_45" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 411 'or' 'or_ln42_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_81)   --->   "%xor_ln42_46 = xor i1 %tmp_6544, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 412 'xor' 'xor_ln42_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 413 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_81 = and i1 %or_ln42_34, i1 %xor_ln42_46" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 413 'and' 'and_ln42_81' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 414 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_82 = and i1 %tmp_6548, i1 %select_ln42_45" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 414 'and' 'and_ln42_82' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 415 [1/1] (0.58ns)   --->   "%a_3 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.13i13.i13.i5, i5 16, i13 %data_51_val_read, i5 17, i13 %data_52_val_read, i5 18, i13 %data_53_val_read, i5 19, i13 %data_54_val_read, i5 20, i13 %data_55_val_read, i5 21, i13 %data_56_val_read, i5 22, i13 %data_57_val_read, i5 23, i13 %data_58_val_read, i5 24, i13 %data_59_val_read, i5 25, i13 %data_60_val_read, i5 26, i13 %data_61_val_read, i5 27, i13 %data_62_val_read, i5 28, i13 %data_63_val_read, i13 0, i5 %idx_read"   --->   Operation 415 'sparsemux' 'a_3' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%sext_ln73_15 = sext i13 %a_3" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 416 'sext' 'sext_ln73_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "%sext_ln73_16 = sext i13 %weights_60_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 417 'sext' 'sext_ln73_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (1.89ns)   --->   "%mul_ln73_12 = mul i26 %sext_ln73_15, i26 %sext_ln73_16" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 418 'mul' 'mul_ln73_12' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_6550 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_12, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 419 'bitselect' 'tmp_6550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_12)   --->   "%trunc_ln42_11 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_12, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 420 'partselect' 'trunc_ln42_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_12)   --->   "%tmp_6551 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_12, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 421 'bitselect' 'tmp_6551' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_12)   --->   "%tmp_6552 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_12, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 422 'bitselect' 'tmp_6552' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%trunc_ln42_27 = trunc i26 %mul_ln73_12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 423 'trunc' 'trunc_ln42_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (0.70ns)   --->   "%icmp_ln42_48 = icmp_ne  i8 %trunc_ln42_27, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 424 'icmp' 'icmp_ln42_48' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_85)   --->   "%tmp_6553 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_12, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 425 'bitselect' 'tmp_6553' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_12)   --->   "%or_ln42_36 = or i1 %tmp_6551, i1 %icmp_ln42_48" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 426 'or' 'or_ln42_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_12)   --->   "%and_ln42_84 = and i1 %or_ln42_36, i1 %tmp_6552" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 427 'and' 'and_ln42_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_12)   --->   "%zext_ln42_12 = zext i1 %and_ln42_84" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 428 'zext' 'zext_ln42_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_12 = add i13 %trunc_ln42_11, i13 %zext_ln42_12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 429 'add' 'add_ln42_12' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%tmp_6554 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_12, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 430 'bitselect' 'tmp_6554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_85)   --->   "%xor_ln42_48 = xor i1 %tmp_6554, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 431 'xor' 'xor_ln42_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 432 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_85 = and i1 %tmp_6553, i1 %xor_ln42_48" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 432 'and' 'and_ln42_85' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "%tmp_2465 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_12, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 433 'partselect' 'tmp_2465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 434 [1/1] (0.57ns)   --->   "%icmp_ln42_49 = icmp_eq  i3 %tmp_2465, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 434 'icmp' 'icmp_ln42_49' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%tmp_2466 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_12, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 435 'partselect' 'tmp_2466' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 436 [1/1] (0.70ns)   --->   "%icmp_ln42_50 = icmp_eq  i4 %tmp_2466, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 436 'icmp' 'icmp_ln42_50' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 437 [1/1] (0.70ns)   --->   "%icmp_ln42_51 = icmp_eq  i4 %tmp_2466, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 437 'icmp' 'icmp_ln42_51' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_88)   --->   "%select_ln42_48 = select i1 %and_ln42_85, i1 %icmp_ln42_50, i1 %icmp_ln42_51" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 438 'select' 'select_ln42_48' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_89)   --->   "%tmp_6555 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_12, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 439 'bitselect' 'tmp_6555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_89)   --->   "%xor_ln42_76 = xor i1 %tmp_6555, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 440 'xor' 'xor_ln42_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_89)   --->   "%and_ln42_86 = and i1 %icmp_ln42_49, i1 %xor_ln42_76" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 441 'and' 'and_ln42_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_89)   --->   "%select_ln42_49 = select i1 %and_ln42_85, i1 %and_ln42_86, i1 %icmp_ln42_50" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 442 'select' 'select_ln42_49' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_88)   --->   "%xor_ln42_49 = xor i1 %select_ln42_48, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 443 'xor' 'xor_ln42_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_88)   --->   "%or_ln42_37 = or i1 %tmp_6554, i1 %xor_ln42_49" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 444 'or' 'or_ln42_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_88)   --->   "%xor_ln42_50 = xor i1 %tmp_6550, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 445 'xor' 'xor_ln42_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 446 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_88 = and i1 %or_ln42_37, i1 %xor_ln42_50" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 446 'and' 'and_ln42_88' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 447 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_89 = and i1 %tmp_6554, i1 %select_ln42_49" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 447 'and' 'and_ln42_89' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 448 [1/1] (0.00ns)   --->   "%sext_ln73_17 = sext i13 %weights_61_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 448 'sext' 'sext_ln73_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 449 [1/1] (1.89ns)   --->   "%mul_ln73_13 = mul i26 %sext_ln73_15, i26 %sext_ln73_17" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 449 'mul' 'mul_ln73_13' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 450 [1/1] (0.00ns)   --->   "%tmp_6556 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_13, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 450 'bitselect' 'tmp_6556' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_13)   --->   "%trunc_ln42_12 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_13, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 451 'partselect' 'trunc_ln42_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_13)   --->   "%tmp_6557 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_13, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 452 'bitselect' 'tmp_6557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_13)   --->   "%tmp_6558 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_13, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 453 'bitselect' 'tmp_6558' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 454 [1/1] (0.00ns)   --->   "%trunc_ln42_28 = trunc i26 %mul_ln73_13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 454 'trunc' 'trunc_ln42_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 455 [1/1] (0.70ns)   --->   "%icmp_ln42_52 = icmp_ne  i8 %trunc_ln42_28, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 455 'icmp' 'icmp_ln42_52' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_92)   --->   "%tmp_6559 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_13, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 456 'bitselect' 'tmp_6559' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_13)   --->   "%or_ln42_39 = or i1 %tmp_6557, i1 %icmp_ln42_52" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 457 'or' 'or_ln42_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_13)   --->   "%and_ln42_91 = and i1 %or_ln42_39, i1 %tmp_6558" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 458 'and' 'and_ln42_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_13)   --->   "%zext_ln42_13 = zext i1 %and_ln42_91" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 459 'zext' 'zext_ln42_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 460 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_13 = add i13 %trunc_ln42_12, i13 %zext_ln42_13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 460 'add' 'add_ln42_13' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_6560 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_13, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 461 'bitselect' 'tmp_6560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_92)   --->   "%xor_ln42_52 = xor i1 %tmp_6560, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 462 'xor' 'xor_ln42_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 463 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_92 = and i1 %tmp_6559, i1 %xor_ln42_52" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 463 'and' 'and_ln42_92' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 464 [1/1] (0.00ns)   --->   "%tmp_2467 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_13, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 464 'partselect' 'tmp_2467' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 465 [1/1] (0.57ns)   --->   "%icmp_ln42_53 = icmp_eq  i3 %tmp_2467, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 465 'icmp' 'icmp_ln42_53' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 466 [1/1] (0.00ns)   --->   "%tmp_2468 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_13, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 466 'partselect' 'tmp_2468' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 467 [1/1] (0.70ns)   --->   "%icmp_ln42_54 = icmp_eq  i4 %tmp_2468, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 467 'icmp' 'icmp_ln42_54' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 468 [1/1] (0.70ns)   --->   "%icmp_ln42_55 = icmp_eq  i4 %tmp_2468, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 468 'icmp' 'icmp_ln42_55' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_95)   --->   "%select_ln42_52 = select i1 %and_ln42_92, i1 %icmp_ln42_54, i1 %icmp_ln42_55" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 469 'select' 'select_ln42_52' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_96)   --->   "%tmp_6561 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_13, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 470 'bitselect' 'tmp_6561' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_96)   --->   "%xor_ln42_77 = xor i1 %tmp_6561, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 471 'xor' 'xor_ln42_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_96)   --->   "%and_ln42_93 = and i1 %icmp_ln42_53, i1 %xor_ln42_77" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 472 'and' 'and_ln42_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_96)   --->   "%select_ln42_53 = select i1 %and_ln42_92, i1 %and_ln42_93, i1 %icmp_ln42_54" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 473 'select' 'select_ln42_53' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_95)   --->   "%xor_ln42_53 = xor i1 %select_ln42_52, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 474 'xor' 'xor_ln42_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_95)   --->   "%or_ln42_40 = or i1 %tmp_6560, i1 %xor_ln42_53" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 475 'or' 'or_ln42_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_95)   --->   "%xor_ln42_54 = xor i1 %tmp_6556, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 476 'xor' 'xor_ln42_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 477 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_95 = and i1 %or_ln42_40, i1 %xor_ln42_54" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 477 'and' 'and_ln42_95' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 478 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_96 = and i1 %tmp_6560, i1 %select_ln42_53" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 478 'and' 'and_ln42_96' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 479 [1/1] (0.00ns)   --->   "%sext_ln73_18 = sext i13 %weights_62_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 479 'sext' 'sext_ln73_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 480 [1/1] (1.89ns)   --->   "%mul_ln73_14 = mul i26 %sext_ln73_15, i26 %sext_ln73_18" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 480 'mul' 'mul_ln73_14' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 481 [1/1] (0.00ns)   --->   "%tmp_6562 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_14, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 481 'bitselect' 'tmp_6562' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_14)   --->   "%trunc_ln42_13 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_14, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 482 'partselect' 'trunc_ln42_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_14)   --->   "%tmp_6563 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_14, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 483 'bitselect' 'tmp_6563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_14)   --->   "%tmp_6564 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_14, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 484 'bitselect' 'tmp_6564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 485 [1/1] (0.00ns)   --->   "%trunc_ln42_29 = trunc i26 %mul_ln73_14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 485 'trunc' 'trunc_ln42_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 486 [1/1] (0.70ns)   --->   "%icmp_ln42_56 = icmp_ne  i8 %trunc_ln42_29, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 486 'icmp' 'icmp_ln42_56' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_99)   --->   "%tmp_6565 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_14, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 487 'bitselect' 'tmp_6565' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_14)   --->   "%or_ln42_42 = or i1 %tmp_6563, i1 %icmp_ln42_56" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 488 'or' 'or_ln42_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_14)   --->   "%and_ln42_98 = and i1 %or_ln42_42, i1 %tmp_6564" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 489 'and' 'and_ln42_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_14)   --->   "%zext_ln42_14 = zext i1 %and_ln42_98" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 490 'zext' 'zext_ln42_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 491 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_14 = add i13 %trunc_ln42_13, i13 %zext_ln42_14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 491 'add' 'add_ln42_14' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 492 [1/1] (0.00ns)   --->   "%tmp_6566 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_14, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 492 'bitselect' 'tmp_6566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_99)   --->   "%xor_ln42_56 = xor i1 %tmp_6566, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 493 'xor' 'xor_ln42_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 494 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_99 = and i1 %tmp_6565, i1 %xor_ln42_56" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 494 'and' 'and_ln42_99' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 495 [1/1] (0.00ns)   --->   "%tmp_2469 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_14, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 495 'partselect' 'tmp_2469' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 496 [1/1] (0.57ns)   --->   "%icmp_ln42_57 = icmp_eq  i3 %tmp_2469, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 496 'icmp' 'icmp_ln42_57' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 497 [1/1] (0.00ns)   --->   "%tmp_2470 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_14, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 497 'partselect' 'tmp_2470' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 498 [1/1] (0.70ns)   --->   "%icmp_ln42_58 = icmp_eq  i4 %tmp_2470, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 498 'icmp' 'icmp_ln42_58' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 499 [1/1] (0.70ns)   --->   "%icmp_ln42_59 = icmp_eq  i4 %tmp_2470, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 499 'icmp' 'icmp_ln42_59' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_102)   --->   "%select_ln42_56 = select i1 %and_ln42_99, i1 %icmp_ln42_58, i1 %icmp_ln42_59" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 500 'select' 'select_ln42_56' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_103)   --->   "%tmp_6567 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_14, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 501 'bitselect' 'tmp_6567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_103)   --->   "%xor_ln42_78 = xor i1 %tmp_6567, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 502 'xor' 'xor_ln42_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_103)   --->   "%and_ln42_100 = and i1 %icmp_ln42_57, i1 %xor_ln42_78" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 503 'and' 'and_ln42_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_103)   --->   "%select_ln42_57 = select i1 %and_ln42_99, i1 %and_ln42_100, i1 %icmp_ln42_58" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 504 'select' 'select_ln42_57' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_102)   --->   "%xor_ln42_57 = xor i1 %select_ln42_56, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 505 'xor' 'xor_ln42_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_102)   --->   "%or_ln42_43 = or i1 %tmp_6566, i1 %xor_ln42_57" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 506 'or' 'or_ln42_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_102)   --->   "%xor_ln42_58 = xor i1 %tmp_6562, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 507 'xor' 'xor_ln42_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 508 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_102 = and i1 %or_ln42_43, i1 %xor_ln42_58" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 508 'and' 'and_ln42_102' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 509 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_103 = and i1 %tmp_6566, i1 %select_ln42_57" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 509 'and' 'and_ln42_103' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 510 [1/1] (0.00ns)   --->   "%sext_ln73_19 = sext i13 %weights_63_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 510 'sext' 'sext_ln73_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 511 [1/1] (1.89ns)   --->   "%mul_ln73_15 = mul i26 %sext_ln73_15, i26 %sext_ln73_19" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 511 'mul' 'mul_ln73_15' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 512 [1/1] (0.00ns)   --->   "%tmp_6568 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_15, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 512 'bitselect' 'tmp_6568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_15)   --->   "%trunc_ln42_14 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_15, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 513 'partselect' 'trunc_ln42_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_15)   --->   "%tmp_6569 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_15, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 514 'bitselect' 'tmp_6569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_15)   --->   "%tmp_6570 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_15, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 515 'bitselect' 'tmp_6570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 516 [1/1] (0.00ns)   --->   "%trunc_ln42_30 = trunc i26 %mul_ln73_15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 516 'trunc' 'trunc_ln42_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 517 [1/1] (0.70ns)   --->   "%icmp_ln42_60 = icmp_ne  i8 %trunc_ln42_30, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 517 'icmp' 'icmp_ln42_60' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_106)   --->   "%tmp_6571 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_15, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 518 'bitselect' 'tmp_6571' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_15)   --->   "%or_ln42_45 = or i1 %tmp_6569, i1 %icmp_ln42_60" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 519 'or' 'or_ln42_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_15)   --->   "%and_ln42_105 = and i1 %or_ln42_45, i1 %tmp_6570" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 520 'and' 'and_ln42_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_15)   --->   "%zext_ln42_15 = zext i1 %and_ln42_105" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 521 'zext' 'zext_ln42_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 522 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_15 = add i13 %trunc_ln42_14, i13 %zext_ln42_15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 522 'add' 'add_ln42_15' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 523 [1/1] (0.00ns)   --->   "%tmp_6572 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_15, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 523 'bitselect' 'tmp_6572' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_106)   --->   "%xor_ln42_60 = xor i1 %tmp_6572, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 524 'xor' 'xor_ln42_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 525 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_106 = and i1 %tmp_6571, i1 %xor_ln42_60" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 525 'and' 'and_ln42_106' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 526 [1/1] (0.00ns)   --->   "%tmp_2471 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_15, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 526 'partselect' 'tmp_2471' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 527 [1/1] (0.57ns)   --->   "%icmp_ln42_61 = icmp_eq  i3 %tmp_2471, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 527 'icmp' 'icmp_ln42_61' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 528 [1/1] (0.00ns)   --->   "%tmp_2472 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_15, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 528 'partselect' 'tmp_2472' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 529 [1/1] (0.70ns)   --->   "%icmp_ln42_62 = icmp_eq  i4 %tmp_2472, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 529 'icmp' 'icmp_ln42_62' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 530 [1/1] (0.70ns)   --->   "%icmp_ln42_63 = icmp_eq  i4 %tmp_2472, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 530 'icmp' 'icmp_ln42_63' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_109)   --->   "%select_ln42_60 = select i1 %and_ln42_106, i1 %icmp_ln42_62, i1 %icmp_ln42_63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 531 'select' 'select_ln42_60' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_110)   --->   "%tmp_6573 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_15, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 532 'bitselect' 'tmp_6573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_110)   --->   "%xor_ln42_79 = xor i1 %tmp_6573, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 533 'xor' 'xor_ln42_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_110)   --->   "%and_ln42_107 = and i1 %icmp_ln42_61, i1 %xor_ln42_79" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 534 'and' 'and_ln42_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_110)   --->   "%select_ln42_61 = select i1 %and_ln42_106, i1 %and_ln42_107, i1 %icmp_ln42_62" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 535 'select' 'select_ln42_61' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_109)   --->   "%xor_ln42_61 = xor i1 %select_ln42_60, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 536 'xor' 'xor_ln42_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_109)   --->   "%or_ln42_46 = or i1 %tmp_6572, i1 %xor_ln42_61" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 537 'or' 'or_ln42_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_109)   --->   "%xor_ln42_62 = xor i1 %tmp_6568, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 538 'xor' 'xor_ln42_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 539 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_109 = and i1 %or_ln42_46, i1 %xor_ln42_62" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 539 'and' 'and_ln42_109' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 540 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_110 = and i1 %tmp_6572, i1 %select_ln42_61" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 540 'and' 'and_ln42_110' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.98>
ST_2 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_2)   --->   "%and_ln42_3 = and i1 %and_ln42_1, i1 %icmp_ln42_2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 541 'and' 'and_ln42_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_2)   --->   "%or_ln42_48 = or i1 %and_ln42_3, i1 %and_ln42_5" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 542 'or' 'or_ln42_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_2)   --->   "%xor_ln42_3 = xor i1 %or_ln42_48, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 543 'xor' 'xor_ln42_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_2)   --->   "%and_ln42_6 = and i1 %tmp, i1 %xor_ln42_3" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 544 'and' 'and_ln42_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_3)   --->   "%select_ln42_2 = select i1 %and_ln42_4, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 545 'select' 'select_ln42_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 546 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_2 = or i1 %and_ln42_4, i1 %and_ln42_6" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 546 'or' 'or_ln42_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 547 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_3 = select i1 %or_ln42_2, i13 %select_ln42_2, i13 %add_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 547 'select' 'select_ln42_3' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_5)   --->   "%and_ln42_10 = and i1 %and_ln42_8, i1 %icmp_ln42_6" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 548 'and' 'and_ln42_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_5)   --->   "%or_ln42_49 = or i1 %and_ln42_10, i1 %and_ln42_12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 549 'or' 'or_ln42_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_5)   --->   "%xor_ln42_7 = xor i1 %or_ln42_49, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 550 'xor' 'xor_ln42_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_5)   --->   "%and_ln42_13 = and i1 %tmp_6484, i1 %xor_ln42_7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 551 'and' 'and_ln42_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_7)   --->   "%select_ln42_6 = select i1 %and_ln42_11, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 552 'select' 'select_ln42_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 553 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_5 = or i1 %and_ln42_11, i1 %and_ln42_13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 553 'or' 'or_ln42_5' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 554 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_7 = select i1 %or_ln42_5, i13 %select_ln42_6, i13 %add_ln42_1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 554 'select' 'select_ln42_7' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_8)   --->   "%and_ln42_17 = and i1 %and_ln42_15, i1 %icmp_ln42_10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 555 'and' 'and_ln42_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_8)   --->   "%or_ln42_50 = or i1 %and_ln42_17, i1 %and_ln42_19" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 556 'or' 'or_ln42_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_8)   --->   "%xor_ln42_11 = xor i1 %or_ln42_50, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 557 'xor' 'xor_ln42_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_8)   --->   "%and_ln42_20 = and i1 %tmp_6490, i1 %xor_ln42_11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 558 'and' 'and_ln42_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_11)   --->   "%select_ln42_10 = select i1 %and_ln42_18, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 559 'select' 'select_ln42_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 560 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_8 = or i1 %and_ln42_18, i1 %and_ln42_20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 560 'or' 'or_ln42_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 561 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_11 = select i1 %or_ln42_8, i13 %select_ln42_10, i13 %add_ln42_2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 561 'select' 'select_ln42_11' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_11)   --->   "%and_ln42_24 = and i1 %and_ln42_22, i1 %icmp_ln42_14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 562 'and' 'and_ln42_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_11)   --->   "%or_ln42_51 = or i1 %and_ln42_24, i1 %and_ln42_26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 563 'or' 'or_ln42_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_11)   --->   "%xor_ln42_15 = xor i1 %or_ln42_51, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 564 'xor' 'xor_ln42_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_11)   --->   "%and_ln42_27 = and i1 %tmp_6496, i1 %xor_ln42_15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 565 'and' 'and_ln42_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_15)   --->   "%select_ln42_14 = select i1 %and_ln42_25, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 566 'select' 'select_ln42_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 567 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_11 = or i1 %and_ln42_25, i1 %and_ln42_27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 567 'or' 'or_ln42_11' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 568 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_15 = select i1 %or_ln42_11, i13 %select_ln42_14, i13 %add_ln42_3" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 568 'select' 'select_ln42_15' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_14)   --->   "%and_ln42_31 = and i1 %and_ln42_29, i1 %icmp_ln42_18" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 569 'and' 'and_ln42_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_14)   --->   "%or_ln42_52 = or i1 %and_ln42_31, i1 %and_ln42_33" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 570 'or' 'or_ln42_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_14)   --->   "%xor_ln42_19 = xor i1 %or_ln42_52, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 571 'xor' 'xor_ln42_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_14)   --->   "%and_ln42_34 = and i1 %tmp_6502, i1 %xor_ln42_19" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 572 'and' 'and_ln42_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_19)   --->   "%select_ln42_18 = select i1 %and_ln42_32, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 573 'select' 'select_ln42_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 574 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_14 = or i1 %and_ln42_32, i1 %and_ln42_34" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 574 'or' 'or_ln42_14' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 575 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_19 = select i1 %or_ln42_14, i13 %select_ln42_18, i13 %add_ln42_4" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 575 'select' 'select_ln42_19' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_17)   --->   "%and_ln42_38 = and i1 %and_ln42_36, i1 %icmp_ln42_22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 576 'and' 'and_ln42_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_17)   --->   "%or_ln42_53 = or i1 %and_ln42_38, i1 %and_ln42_40" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 577 'or' 'or_ln42_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_17)   --->   "%xor_ln42_23 = xor i1 %or_ln42_53, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 578 'xor' 'xor_ln42_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 579 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_17)   --->   "%and_ln42_41 = and i1 %tmp_6508, i1 %xor_ln42_23" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 579 'and' 'and_ln42_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 580 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_23)   --->   "%select_ln42_22 = select i1 %and_ln42_39, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 580 'select' 'select_ln42_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 581 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_17 = or i1 %and_ln42_39, i1 %and_ln42_41" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 581 'or' 'or_ln42_17' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 582 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_23 = select i1 %or_ln42_17, i13 %select_ln42_22, i13 %add_ln42_5" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 582 'select' 'select_ln42_23' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_20)   --->   "%and_ln42_45 = and i1 %and_ln42_43, i1 %icmp_ln42_26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 583 'and' 'and_ln42_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_20)   --->   "%or_ln42_54 = or i1 %and_ln42_45, i1 %and_ln42_47" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 584 'or' 'or_ln42_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_20)   --->   "%xor_ln42_27 = xor i1 %or_ln42_54, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 585 'xor' 'xor_ln42_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_20)   --->   "%and_ln42_48 = and i1 %tmp_6514, i1 %xor_ln42_27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 586 'and' 'and_ln42_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_27)   --->   "%select_ln42_26 = select i1 %and_ln42_46, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 587 'select' 'select_ln42_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 588 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_20 = or i1 %and_ln42_46, i1 %and_ln42_48" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 588 'or' 'or_ln42_20' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 589 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_27 = select i1 %or_ln42_20, i13 %select_ln42_26, i13 %add_ln42_6" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 589 'select' 'select_ln42_27' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_23)   --->   "%and_ln42_52 = and i1 %and_ln42_50, i1 %icmp_ln42_30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 590 'and' 'and_ln42_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_23)   --->   "%or_ln42_55 = or i1 %and_ln42_52, i1 %and_ln42_54" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 591 'or' 'or_ln42_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_23)   --->   "%xor_ln42_31 = xor i1 %or_ln42_55, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 592 'xor' 'xor_ln42_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_23)   --->   "%and_ln42_55 = and i1 %tmp_6520, i1 %xor_ln42_31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 593 'and' 'and_ln42_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_31)   --->   "%select_ln42_30 = select i1 %and_ln42_53, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 594 'select' 'select_ln42_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 595 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_23 = or i1 %and_ln42_53, i1 %and_ln42_55" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 595 'or' 'or_ln42_23' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 596 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_31 = select i1 %or_ln42_23, i13 %select_ln42_30, i13 %add_ln42_7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 596 'select' 'select_ln42_31' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_26)   --->   "%and_ln42_59 = and i1 %and_ln42_57, i1 %icmp_ln42_34" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 597 'and' 'and_ln42_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_26)   --->   "%or_ln42_56 = or i1 %and_ln42_59, i1 %and_ln42_61" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 598 'or' 'or_ln42_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_26)   --->   "%xor_ln42_35 = xor i1 %or_ln42_56, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 599 'xor' 'xor_ln42_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_26)   --->   "%and_ln42_62 = and i1 %tmp_6526, i1 %xor_ln42_35" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 600 'and' 'and_ln42_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_35)   --->   "%select_ln42_34 = select i1 %and_ln42_60, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 601 'select' 'select_ln42_34' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 602 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_26 = or i1 %and_ln42_60, i1 %and_ln42_62" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 602 'or' 'or_ln42_26' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 603 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_35 = select i1 %or_ln42_26, i13 %select_ln42_34, i13 %add_ln42_8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 603 'select' 'select_ln42_35' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_29)   --->   "%and_ln42_66 = and i1 %and_ln42_64, i1 %icmp_ln42_38" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 604 'and' 'and_ln42_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_29)   --->   "%or_ln42_57 = or i1 %and_ln42_66, i1 %and_ln42_68" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 605 'or' 'or_ln42_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_29)   --->   "%xor_ln42_39 = xor i1 %or_ln42_57, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 606 'xor' 'xor_ln42_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_29)   --->   "%and_ln42_69 = and i1 %tmp_6532, i1 %xor_ln42_39" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 607 'and' 'and_ln42_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_39)   --->   "%select_ln42_38 = select i1 %and_ln42_67, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 608 'select' 'select_ln42_38' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 609 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_29 = or i1 %and_ln42_67, i1 %and_ln42_69" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 609 'or' 'or_ln42_29' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 610 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_39 = select i1 %or_ln42_29, i13 %select_ln42_38, i13 %add_ln42_9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 610 'select' 'select_ln42_39' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_32)   --->   "%and_ln42_73 = and i1 %and_ln42_71, i1 %icmp_ln42_42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 611 'and' 'and_ln42_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_32)   --->   "%or_ln42_58 = or i1 %and_ln42_73, i1 %and_ln42_75" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 612 'or' 'or_ln42_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_32)   --->   "%xor_ln42_43 = xor i1 %or_ln42_58, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 613 'xor' 'xor_ln42_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_32)   --->   "%and_ln42_76 = and i1 %tmp_6538, i1 %xor_ln42_43" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 614 'and' 'and_ln42_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_43)   --->   "%select_ln42_42 = select i1 %and_ln42_74, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 615 'select' 'select_ln42_42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 616 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_32 = or i1 %and_ln42_74, i1 %and_ln42_76" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 616 'or' 'or_ln42_32' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 617 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_43 = select i1 %or_ln42_32, i13 %select_ln42_42, i13 %add_ln42_10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 617 'select' 'select_ln42_43' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_35)   --->   "%and_ln42_80 = and i1 %and_ln42_78, i1 %icmp_ln42_46" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 618 'and' 'and_ln42_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_35)   --->   "%or_ln42_59 = or i1 %and_ln42_80, i1 %and_ln42_82" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 619 'or' 'or_ln42_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_35)   --->   "%xor_ln42_47 = xor i1 %or_ln42_59, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 620 'xor' 'xor_ln42_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_35)   --->   "%and_ln42_83 = and i1 %tmp_6544, i1 %xor_ln42_47" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 621 'and' 'and_ln42_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_47)   --->   "%select_ln42_46 = select i1 %and_ln42_81, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 622 'select' 'select_ln42_46' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 623 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_35 = or i1 %and_ln42_81, i1 %and_ln42_83" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 623 'or' 'or_ln42_35' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 624 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_47 = select i1 %or_ln42_35, i13 %select_ln42_46, i13 %add_ln42_11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 624 'select' 'select_ln42_47' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_38)   --->   "%and_ln42_87 = and i1 %and_ln42_85, i1 %icmp_ln42_50" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 625 'and' 'and_ln42_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_38)   --->   "%or_ln42_60 = or i1 %and_ln42_87, i1 %and_ln42_89" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 626 'or' 'or_ln42_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_38)   --->   "%xor_ln42_51 = xor i1 %or_ln42_60, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 627 'xor' 'xor_ln42_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_38)   --->   "%and_ln42_90 = and i1 %tmp_6550, i1 %xor_ln42_51" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 628 'and' 'and_ln42_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_51)   --->   "%select_ln42_50 = select i1 %and_ln42_88, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 629 'select' 'select_ln42_50' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 630 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_38 = or i1 %and_ln42_88, i1 %and_ln42_90" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 630 'or' 'or_ln42_38' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 631 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_51 = select i1 %or_ln42_38, i13 %select_ln42_50, i13 %add_ln42_12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 631 'select' 'select_ln42_51' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_41)   --->   "%and_ln42_94 = and i1 %and_ln42_92, i1 %icmp_ln42_54" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 632 'and' 'and_ln42_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_41)   --->   "%or_ln42_61 = or i1 %and_ln42_94, i1 %and_ln42_96" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 633 'or' 'or_ln42_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_41)   --->   "%xor_ln42_55 = xor i1 %or_ln42_61, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 634 'xor' 'xor_ln42_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_41)   --->   "%and_ln42_97 = and i1 %tmp_6556, i1 %xor_ln42_55" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 635 'and' 'and_ln42_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_55)   --->   "%select_ln42_54 = select i1 %and_ln42_95, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 636 'select' 'select_ln42_54' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 637 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_41 = or i1 %and_ln42_95, i1 %and_ln42_97" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 637 'or' 'or_ln42_41' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 638 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_55 = select i1 %or_ln42_41, i13 %select_ln42_54, i13 %add_ln42_13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 638 'select' 'select_ln42_55' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 639 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_44)   --->   "%and_ln42_101 = and i1 %and_ln42_99, i1 %icmp_ln42_58" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 639 'and' 'and_ln42_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_44)   --->   "%or_ln42_62 = or i1 %and_ln42_101, i1 %and_ln42_103" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 640 'or' 'or_ln42_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_44)   --->   "%xor_ln42_59 = xor i1 %or_ln42_62, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 641 'xor' 'xor_ln42_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_44)   --->   "%and_ln42_104 = and i1 %tmp_6562, i1 %xor_ln42_59" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 642 'and' 'and_ln42_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 643 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_59)   --->   "%select_ln42_58 = select i1 %and_ln42_102, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 643 'select' 'select_ln42_58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 644 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_44 = or i1 %and_ln42_102, i1 %and_ln42_104" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 644 'or' 'or_ln42_44' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 645 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_59 = select i1 %or_ln42_44, i13 %select_ln42_58, i13 %add_ln42_14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 645 'select' 'select_ln42_59' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_47)   --->   "%and_ln42_108 = and i1 %and_ln42_106, i1 %icmp_ln42_62" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 646 'and' 'and_ln42_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_47)   --->   "%or_ln42_63 = or i1 %and_ln42_108, i1 %and_ln42_110" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 647 'or' 'or_ln42_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_47)   --->   "%xor_ln42_63 = xor i1 %or_ln42_63, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 648 'xor' 'xor_ln42_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_47)   --->   "%and_ln42_111 = and i1 %tmp_6568, i1 %xor_ln42_63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 649 'and' 'and_ln42_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_63)   --->   "%select_ln42_62 = select i1 %and_ln42_109, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 650 'select' 'select_ln42_62' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 651 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_47 = or i1 %and_ln42_109, i1 %and_ln42_111" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 651 'or' 'or_ln42_47' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 652 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_63 = select i1 %or_ln42_47, i13 %select_ln42_62, i13 %add_ln42_15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 652 'select' 'select_ln42_63' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 653 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i13 %select_ln42_3" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 653 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 654 [1/1] (0.00ns)   --->   "%sext_ln58_1 = sext i13 %select_ln42_19" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 654 'sext' 'sext_ln58_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 655 [1/1] (0.75ns)   --->   "%add_ln58_12 = add i13 %select_ln42_19, i13 %select_ln42_3" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 655 'add' 'add_ln58_12' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 656 [1/1] (0.75ns)   --->   "%add_ln58 = add i14 %sext_ln58_1, i14 %sext_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 656 'add' 'add_ln58' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 657 [1/1] (0.00ns)   --->   "%tmp_6574 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 657 'bitselect' 'tmp_6574' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 658 [1/1] (0.00ns)   --->   "%tmp_6575 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_12, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 658 'bitselect' 'tmp_6575' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_2)   --->   "%xor_ln58 = xor i1 %tmp_6574, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 659 'xor' 'xor_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_2)   --->   "%and_ln58 = and i1 %tmp_6575, i1 %xor_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 660 'and' 'and_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_1)   --->   "%xor_ln58_1 = xor i1 %tmp_6575, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 661 'xor' 'xor_ln58_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_1)   --->   "%and_ln58_1 = and i1 %tmp_6574, i1 %xor_ln58_1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 662 'and' 'and_ln58_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 663 [1/1] (0.12ns)   --->   "%xor_ln58_2 = xor i1 %tmp_6574, i1 %tmp_6575" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 663 'xor' 'xor_ln58_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_2)   --->   "%xor_ln58_3 = xor i1 %xor_ln58_2, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 664 'xor' 'xor_ln58_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_2)   --->   "%or_ln58 = or i1 %and_ln58, i1 %xor_ln58_3" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 665 'or' 'or_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_2)   --->   "%select_ln58 = select i1 %xor_ln58_2, i13 4095, i13 %add_ln58_12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 666 'select' 'select_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 667 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_1 = select i1 %and_ln58_1, i13 4096, i13 %add_ln58_12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 667 'select' 'select_ln58_1' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 668 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_2 = select i1 %or_ln58, i13 %select_ln58, i13 %select_ln58_1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 668 'select' 'select_ln58_2' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 669 [1/1] (0.00ns)   --->   "%sext_ln58_2 = sext i13 %select_ln42_7" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 669 'sext' 'sext_ln58_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 670 [1/1] (0.00ns)   --->   "%sext_ln58_3 = sext i13 %select_ln42_23" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 670 'sext' 'sext_ln58_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 671 [1/1] (0.75ns)   --->   "%add_ln58_13 = add i13 %select_ln42_23, i13 %select_ln42_7" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 671 'add' 'add_ln58_13' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 672 [1/1] (0.75ns)   --->   "%add_ln58_1 = add i14 %sext_ln58_3, i14 %sext_ln58_2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 672 'add' 'add_ln58_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 673 [1/1] (0.00ns)   --->   "%tmp_6576 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_1, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 673 'bitselect' 'tmp_6576' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 674 [1/1] (0.00ns)   --->   "%tmp_6577 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_13, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 674 'bitselect' 'tmp_6577' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_5)   --->   "%xor_ln58_4 = xor i1 %tmp_6576, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 675 'xor' 'xor_ln58_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_5)   --->   "%and_ln58_2 = and i1 %tmp_6577, i1 %xor_ln58_4" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 676 'and' 'and_ln58_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4)   --->   "%xor_ln58_5 = xor i1 %tmp_6577, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 677 'xor' 'xor_ln58_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4)   --->   "%and_ln58_3 = and i1 %tmp_6576, i1 %xor_ln58_5" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 678 'and' 'and_ln58_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 679 [1/1] (0.12ns)   --->   "%xor_ln58_6 = xor i1 %tmp_6576, i1 %tmp_6577" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 679 'xor' 'xor_ln58_6' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_5)   --->   "%xor_ln58_7 = xor i1 %xor_ln58_6, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 680 'xor' 'xor_ln58_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_5)   --->   "%or_ln58_1 = or i1 %and_ln58_2, i1 %xor_ln58_7" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 681 'or' 'or_ln58_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_5)   --->   "%select_ln58_3 = select i1 %xor_ln58_6, i13 4095, i13 %add_ln58_13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 682 'select' 'select_ln58_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 683 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_4 = select i1 %and_ln58_3, i13 4096, i13 %add_ln58_13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 683 'select' 'select_ln58_4' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 684 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_5 = select i1 %or_ln58_1, i13 %select_ln58_3, i13 %select_ln58_4" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 684 'select' 'select_ln58_5' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 685 [1/1] (0.00ns)   --->   "%sext_ln58_4 = sext i13 %select_ln42_11" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 685 'sext' 'sext_ln58_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 686 [1/1] (0.00ns)   --->   "%sext_ln58_5 = sext i13 %select_ln42_27" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 686 'sext' 'sext_ln58_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 687 [1/1] (0.75ns)   --->   "%add_ln58_14 = add i13 %select_ln42_27, i13 %select_ln42_11" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 687 'add' 'add_ln58_14' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 688 [1/1] (0.75ns)   --->   "%add_ln58_2 = add i14 %sext_ln58_5, i14 %sext_ln58_4" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 688 'add' 'add_ln58_2' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 689 [1/1] (0.00ns)   --->   "%tmp_6578 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_2, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 689 'bitselect' 'tmp_6578' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 690 [1/1] (0.00ns)   --->   "%tmp_6579 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_14, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 690 'bitselect' 'tmp_6579' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 691 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_8)   --->   "%xor_ln58_8 = xor i1 %tmp_6578, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 691 'xor' 'xor_ln58_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 692 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_8)   --->   "%and_ln58_4 = and i1 %tmp_6579, i1 %xor_ln58_8" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 692 'and' 'and_ln58_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 693 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_7)   --->   "%xor_ln58_9 = xor i1 %tmp_6579, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 693 'xor' 'xor_ln58_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 694 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_7)   --->   "%and_ln58_5 = and i1 %tmp_6578, i1 %xor_ln58_9" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 694 'and' 'and_ln58_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 695 [1/1] (0.12ns)   --->   "%xor_ln58_10 = xor i1 %tmp_6578, i1 %tmp_6579" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 695 'xor' 'xor_ln58_10' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 696 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_8)   --->   "%xor_ln58_11 = xor i1 %xor_ln58_10, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 696 'xor' 'xor_ln58_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 697 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_8)   --->   "%or_ln58_2 = or i1 %and_ln58_4, i1 %xor_ln58_11" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 697 'or' 'or_ln58_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 698 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_8)   --->   "%select_ln58_6 = select i1 %xor_ln58_10, i13 4095, i13 %add_ln58_14" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 698 'select' 'select_ln58_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 699 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_7 = select i1 %and_ln58_5, i13 4096, i13 %add_ln58_14" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 699 'select' 'select_ln58_7' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 700 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_8 = select i1 %or_ln58_2, i13 %select_ln58_6, i13 %select_ln58_7" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 700 'select' 'select_ln58_8' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 701 [1/1] (0.00ns)   --->   "%sext_ln58_6 = sext i13 %select_ln42_15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 701 'sext' 'sext_ln58_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 702 [1/1] (0.00ns)   --->   "%sext_ln58_7 = sext i13 %select_ln42_31" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 702 'sext' 'sext_ln58_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 703 [1/1] (0.75ns)   --->   "%add_ln58_15 = add i13 %select_ln42_31, i13 %select_ln42_15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 703 'add' 'add_ln58_15' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 704 [1/1] (0.75ns)   --->   "%add_ln58_3 = add i14 %sext_ln58_7, i14 %sext_ln58_6" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 704 'add' 'add_ln58_3' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 705 [1/1] (0.00ns)   --->   "%tmp_6580 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 705 'bitselect' 'tmp_6580' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 706 [1/1] (0.00ns)   --->   "%tmp_6581 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_15, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 706 'bitselect' 'tmp_6581' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_11)   --->   "%xor_ln58_12 = xor i1 %tmp_6580, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 707 'xor' 'xor_ln58_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 708 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_11)   --->   "%and_ln58_6 = and i1 %tmp_6581, i1 %xor_ln58_12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 708 'and' 'and_ln58_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 709 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_10)   --->   "%xor_ln58_13 = xor i1 %tmp_6581, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 709 'xor' 'xor_ln58_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_10)   --->   "%and_ln58_7 = and i1 %tmp_6580, i1 %xor_ln58_13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 710 'and' 'and_ln58_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 711 [1/1] (0.12ns)   --->   "%xor_ln58_14 = xor i1 %tmp_6580, i1 %tmp_6581" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 711 'xor' 'xor_ln58_14' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 712 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_11)   --->   "%xor_ln58_15 = xor i1 %xor_ln58_14, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 712 'xor' 'xor_ln58_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 713 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_11)   --->   "%or_ln58_3 = or i1 %and_ln58_6, i1 %xor_ln58_15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 713 'or' 'or_ln58_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 714 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_11)   --->   "%select_ln58_9 = select i1 %xor_ln58_14, i13 4095, i13 %add_ln58_15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 714 'select' 'select_ln58_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 715 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_10 = select i1 %and_ln58_7, i13 4096, i13 %add_ln58_15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 715 'select' 'select_ln58_10' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 716 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_11 = select i1 %or_ln58_3, i13 %select_ln58_9, i13 %select_ln58_10" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 716 'select' 'select_ln58_11' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 717 [1/1] (0.00ns)   --->   "%sext_ln58_8 = sext i13 %select_ln58_2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 717 'sext' 'sext_ln58_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 718 [1/1] (0.00ns)   --->   "%sext_ln58_9 = sext i13 %select_ln42_35" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 718 'sext' 'sext_ln58_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 719 [1/1] (0.75ns)   --->   "%add_ln58_16 = add i13 %select_ln42_35, i13 %select_ln58_2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 719 'add' 'add_ln58_16' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 720 [1/1] (0.75ns)   --->   "%add_ln58_4 = add i14 %sext_ln58_9, i14 %sext_ln58_8" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 720 'add' 'add_ln58_4' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 721 [1/1] (0.00ns)   --->   "%tmp_6582 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_4, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 721 'bitselect' 'tmp_6582' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 722 [1/1] (0.00ns)   --->   "%tmp_6583 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_16, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 722 'bitselect' 'tmp_6583' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 723 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_14)   --->   "%xor_ln58_16 = xor i1 %tmp_6582, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 723 'xor' 'xor_ln58_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 724 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_14)   --->   "%and_ln58_8 = and i1 %tmp_6583, i1 %xor_ln58_16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 724 'and' 'and_ln58_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 725 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_13)   --->   "%xor_ln58_17 = xor i1 %tmp_6583, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 725 'xor' 'xor_ln58_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 726 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_13)   --->   "%and_ln58_9 = and i1 %tmp_6582, i1 %xor_ln58_17" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 726 'and' 'and_ln58_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 727 [1/1] (0.12ns)   --->   "%xor_ln58_18 = xor i1 %tmp_6582, i1 %tmp_6583" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 727 'xor' 'xor_ln58_18' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 728 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_14)   --->   "%xor_ln58_19 = xor i1 %xor_ln58_18, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 728 'xor' 'xor_ln58_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 729 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_14)   --->   "%or_ln58_4 = or i1 %and_ln58_8, i1 %xor_ln58_19" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 729 'or' 'or_ln58_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_14)   --->   "%select_ln58_12 = select i1 %xor_ln58_18, i13 4095, i13 %add_ln58_16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 730 'select' 'select_ln58_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 731 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_13 = select i1 %and_ln58_9, i13 4096, i13 %add_ln58_16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 731 'select' 'select_ln58_13' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 732 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_14 = select i1 %or_ln58_4, i13 %select_ln58_12, i13 %select_ln58_13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 732 'select' 'select_ln58_14' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 733 [1/1] (0.00ns)   --->   "%sext_ln58_10 = sext i13 %select_ln58_5" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 733 'sext' 'sext_ln58_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 734 [1/1] (0.00ns)   --->   "%sext_ln58_11 = sext i13 %select_ln42_39" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 734 'sext' 'sext_ln58_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 735 [1/1] (0.75ns)   --->   "%add_ln58_17 = add i13 %select_ln42_39, i13 %select_ln58_5" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 735 'add' 'add_ln58_17' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 736 [1/1] (0.75ns)   --->   "%add_ln58_5 = add i14 %sext_ln58_11, i14 %sext_ln58_10" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 736 'add' 'add_ln58_5' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 737 [1/1] (0.00ns)   --->   "%tmp_6584 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 737 'bitselect' 'tmp_6584' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 738 [1/1] (0.00ns)   --->   "%tmp_6585 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_17, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 738 'bitselect' 'tmp_6585' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 739 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_17)   --->   "%xor_ln58_20 = xor i1 %tmp_6584, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 739 'xor' 'xor_ln58_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 740 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_17)   --->   "%and_ln58_10 = and i1 %tmp_6585, i1 %xor_ln58_20" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 740 'and' 'and_ln58_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 741 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_16)   --->   "%xor_ln58_21 = xor i1 %tmp_6585, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 741 'xor' 'xor_ln58_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 742 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_16)   --->   "%and_ln58_11 = and i1 %tmp_6584, i1 %xor_ln58_21" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 742 'and' 'and_ln58_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 743 [1/1] (0.12ns)   --->   "%xor_ln58_22 = xor i1 %tmp_6584, i1 %tmp_6585" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 743 'xor' 'xor_ln58_22' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 744 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_17)   --->   "%xor_ln58_23 = xor i1 %xor_ln58_22, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 744 'xor' 'xor_ln58_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 745 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_17)   --->   "%or_ln58_5 = or i1 %and_ln58_10, i1 %xor_ln58_23" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 745 'or' 'or_ln58_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 746 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_17)   --->   "%select_ln58_15 = select i1 %xor_ln58_22, i13 4095, i13 %add_ln58_17" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 746 'select' 'select_ln58_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 747 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_16 = select i1 %and_ln58_11, i13 4096, i13 %add_ln58_17" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 747 'select' 'select_ln58_16' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 748 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_17 = select i1 %or_ln58_5, i13 %select_ln58_15, i13 %select_ln58_16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 748 'select' 'select_ln58_17' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 749 [1/1] (0.00ns)   --->   "%sext_ln58_12 = sext i13 %select_ln58_8" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 749 'sext' 'sext_ln58_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 750 [1/1] (0.00ns)   --->   "%sext_ln58_13 = sext i13 %select_ln42_43" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 750 'sext' 'sext_ln58_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 751 [1/1] (0.75ns)   --->   "%add_ln58_18 = add i13 %select_ln42_43, i13 %select_ln58_8" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 751 'add' 'add_ln58_18' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 752 [1/1] (0.75ns)   --->   "%add_ln58_6 = add i14 %sext_ln58_13, i14 %sext_ln58_12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 752 'add' 'add_ln58_6' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 753 [1/1] (0.00ns)   --->   "%tmp_6586 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_6, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 753 'bitselect' 'tmp_6586' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 754 [1/1] (0.00ns)   --->   "%tmp_6587 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_18, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 754 'bitselect' 'tmp_6587' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 755 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_20)   --->   "%xor_ln58_24 = xor i1 %tmp_6586, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 755 'xor' 'xor_ln58_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 756 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_20)   --->   "%and_ln58_12 = and i1 %tmp_6587, i1 %xor_ln58_24" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 756 'and' 'and_ln58_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 757 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_19)   --->   "%xor_ln58_25 = xor i1 %tmp_6587, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 757 'xor' 'xor_ln58_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 758 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_19)   --->   "%and_ln58_13 = and i1 %tmp_6586, i1 %xor_ln58_25" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 758 'and' 'and_ln58_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 759 [1/1] (0.12ns)   --->   "%xor_ln58_26 = xor i1 %tmp_6586, i1 %tmp_6587" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 759 'xor' 'xor_ln58_26' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 760 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_20)   --->   "%xor_ln58_27 = xor i1 %xor_ln58_26, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 760 'xor' 'xor_ln58_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 761 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_20)   --->   "%or_ln58_6 = or i1 %and_ln58_12, i1 %xor_ln58_27" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 761 'or' 'or_ln58_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_20)   --->   "%select_ln58_18 = select i1 %xor_ln58_26, i13 4095, i13 %add_ln58_18" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 762 'select' 'select_ln58_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 763 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_19 = select i1 %and_ln58_13, i13 4096, i13 %add_ln58_18" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 763 'select' 'select_ln58_19' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 764 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_20 = select i1 %or_ln58_6, i13 %select_ln58_18, i13 %select_ln58_19" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 764 'select' 'select_ln58_20' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 765 [1/1] (0.00ns)   --->   "%sext_ln58_14 = sext i13 %select_ln58_11" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 765 'sext' 'sext_ln58_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 766 [1/1] (0.00ns)   --->   "%sext_ln58_15 = sext i13 %select_ln42_47" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 766 'sext' 'sext_ln58_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 767 [1/1] (0.75ns)   --->   "%add_ln58_19 = add i13 %select_ln42_47, i13 %select_ln58_11" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 767 'add' 'add_ln58_19' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 768 [1/1] (0.75ns)   --->   "%add_ln58_7 = add i14 %sext_ln58_15, i14 %sext_ln58_14" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 768 'add' 'add_ln58_7' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 769 [1/1] (0.00ns)   --->   "%tmp_6588 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_7, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 769 'bitselect' 'tmp_6588' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 770 [1/1] (0.00ns)   --->   "%tmp_6589 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_19, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 770 'bitselect' 'tmp_6589' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 771 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_23)   --->   "%xor_ln58_28 = xor i1 %tmp_6588, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 771 'xor' 'xor_ln58_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 772 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_23)   --->   "%and_ln58_14 = and i1 %tmp_6589, i1 %xor_ln58_28" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 772 'and' 'and_ln58_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 773 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_22)   --->   "%xor_ln58_29 = xor i1 %tmp_6589, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 773 'xor' 'xor_ln58_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 774 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_22)   --->   "%and_ln58_15 = and i1 %tmp_6588, i1 %xor_ln58_29" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 774 'and' 'and_ln58_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 775 [1/1] (0.12ns)   --->   "%xor_ln58_30 = xor i1 %tmp_6588, i1 %tmp_6589" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 775 'xor' 'xor_ln58_30' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 776 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_23)   --->   "%xor_ln58_31 = xor i1 %xor_ln58_30, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 776 'xor' 'xor_ln58_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 777 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_23)   --->   "%or_ln58_7 = or i1 %and_ln58_14, i1 %xor_ln58_31" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 777 'or' 'or_ln58_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 778 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_23)   --->   "%select_ln58_21 = select i1 %xor_ln58_30, i13 4095, i13 %add_ln58_19" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 778 'select' 'select_ln58_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 779 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_22 = select i1 %and_ln58_15, i13 4096, i13 %add_ln58_19" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 779 'select' 'select_ln58_22' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 780 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_23 = select i1 %or_ln58_7, i13 %select_ln58_21, i13 %select_ln58_22" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 780 'select' 'select_ln58_23' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 781 [1/1] (0.00ns)   --->   "%sext_ln58_16 = sext i13 %select_ln58_14" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 781 'sext' 'sext_ln58_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 782 [1/1] (0.00ns)   --->   "%sext_ln58_17 = sext i13 %select_ln42_51" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 782 'sext' 'sext_ln58_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 783 [1/1] (0.75ns)   --->   "%add_ln58_20 = add i13 %select_ln42_51, i13 %select_ln58_14" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 783 'add' 'add_ln58_20' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 784 [1/1] (0.75ns)   --->   "%add_ln58_8 = add i14 %sext_ln58_17, i14 %sext_ln58_16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 784 'add' 'add_ln58_8' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 785 [1/1] (0.00ns)   --->   "%tmp_6590 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_8, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 785 'bitselect' 'tmp_6590' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 786 [1/1] (0.00ns)   --->   "%tmp_6591 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_20, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 786 'bitselect' 'tmp_6591' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 787 [1/1] (0.00ns)   --->   "%sext_ln58_18 = sext i13 %select_ln58_17" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 787 'sext' 'sext_ln58_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 788 [1/1] (0.00ns)   --->   "%sext_ln58_19 = sext i13 %select_ln42_55" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 788 'sext' 'sext_ln58_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 789 [1/1] (0.75ns)   --->   "%add_ln58_21 = add i13 %select_ln42_55, i13 %select_ln58_17" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 789 'add' 'add_ln58_21' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 790 [1/1] (0.75ns)   --->   "%add_ln58_9 = add i14 %sext_ln58_19, i14 %sext_ln58_18" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 790 'add' 'add_ln58_9' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 791 [1/1] (0.00ns)   --->   "%tmp_6592 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_9, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 791 'bitselect' 'tmp_6592' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 792 [1/1] (0.00ns)   --->   "%tmp_6593 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_21, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 792 'bitselect' 'tmp_6593' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 793 [1/1] (0.00ns)   --->   "%sext_ln58_20 = sext i13 %select_ln58_20" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 793 'sext' 'sext_ln58_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 794 [1/1] (0.00ns)   --->   "%sext_ln58_21 = sext i13 %select_ln42_59" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 794 'sext' 'sext_ln58_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 795 [1/1] (0.75ns)   --->   "%add_ln58_22 = add i13 %select_ln42_59, i13 %select_ln58_20" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 795 'add' 'add_ln58_22' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 796 [1/1] (0.75ns)   --->   "%add_ln58_10 = add i14 %sext_ln58_21, i14 %sext_ln58_20" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 796 'add' 'add_ln58_10' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 797 [1/1] (0.00ns)   --->   "%tmp_6594 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_10, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 797 'bitselect' 'tmp_6594' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 798 [1/1] (0.00ns)   --->   "%tmp_6595 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_22, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 798 'bitselect' 'tmp_6595' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 799 [1/1] (0.00ns)   --->   "%sext_ln58_22 = sext i13 %select_ln58_23" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 799 'sext' 'sext_ln58_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 800 [1/1] (0.00ns)   --->   "%sext_ln58_23 = sext i13 %select_ln42_63" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 800 'sext' 'sext_ln58_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 801 [1/1] (0.75ns)   --->   "%add_ln58_23 = add i13 %select_ln42_63, i13 %select_ln58_23" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 801 'add' 'add_ln58_23' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 802 [1/1] (0.75ns)   --->   "%add_ln58_11 = add i14 %sext_ln58_23, i14 %sext_ln58_22" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 802 'add' 'add_ln58_11' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 803 [1/1] (0.00ns)   --->   "%tmp_6596 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_11, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 803 'bitselect' 'tmp_6596' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 804 [1/1] (0.00ns)   --->   "%tmp_6597 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_23, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 804 'bitselect' 'tmp_6597' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.64>
ST_3 : Operation 805 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 805 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 806 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 16, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 806 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 807 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_26)   --->   "%xor_ln58_32 = xor i1 %tmp_6590, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 807 'xor' 'xor_ln58_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 808 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_26)   --->   "%and_ln58_16 = and i1 %tmp_6591, i1 %xor_ln58_32" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 808 'and' 'and_ln58_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 809 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_25)   --->   "%xor_ln58_33 = xor i1 %tmp_6591, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 809 'xor' 'xor_ln58_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 810 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_25)   --->   "%and_ln58_17 = and i1 %tmp_6590, i1 %xor_ln58_33" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 810 'and' 'and_ln58_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 811 [1/1] (0.12ns)   --->   "%xor_ln58_34 = xor i1 %tmp_6590, i1 %tmp_6591" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 811 'xor' 'xor_ln58_34' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 812 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_26)   --->   "%xor_ln58_35 = xor i1 %xor_ln58_34, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 812 'xor' 'xor_ln58_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 813 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_26)   --->   "%or_ln58_8 = or i1 %and_ln58_16, i1 %xor_ln58_35" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 813 'or' 'or_ln58_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 814 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_26)   --->   "%select_ln58_24 = select i1 %xor_ln58_34, i13 4095, i13 %add_ln58_20" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 814 'select' 'select_ln58_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 815 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_25 = select i1 %and_ln58_17, i13 4096, i13 %add_ln58_20" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 815 'select' 'select_ln58_25' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 816 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_26 = select i1 %or_ln58_8, i13 %select_ln58_24, i13 %select_ln58_25" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 816 'select' 'select_ln58_26' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 817 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_29)   --->   "%xor_ln58_36 = xor i1 %tmp_6592, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 817 'xor' 'xor_ln58_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 818 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_29)   --->   "%and_ln58_18 = and i1 %tmp_6593, i1 %xor_ln58_36" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 818 'and' 'and_ln58_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 819 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_28)   --->   "%xor_ln58_37 = xor i1 %tmp_6593, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 819 'xor' 'xor_ln58_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 820 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_28)   --->   "%and_ln58_19 = and i1 %tmp_6592, i1 %xor_ln58_37" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 820 'and' 'and_ln58_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 821 [1/1] (0.12ns)   --->   "%xor_ln58_38 = xor i1 %tmp_6592, i1 %tmp_6593" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 821 'xor' 'xor_ln58_38' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 822 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_29)   --->   "%xor_ln58_39 = xor i1 %xor_ln58_38, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 822 'xor' 'xor_ln58_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 823 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_29)   --->   "%or_ln58_9 = or i1 %and_ln58_18, i1 %xor_ln58_39" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 823 'or' 'or_ln58_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 824 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_29)   --->   "%select_ln58_27 = select i1 %xor_ln58_38, i13 4095, i13 %add_ln58_21" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 824 'select' 'select_ln58_27' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 825 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_28 = select i1 %and_ln58_19, i13 4096, i13 %add_ln58_21" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 825 'select' 'select_ln58_28' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 826 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_29 = select i1 %or_ln58_9, i13 %select_ln58_27, i13 %select_ln58_28" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 826 'select' 'select_ln58_29' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 827 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_32)   --->   "%xor_ln58_40 = xor i1 %tmp_6594, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 827 'xor' 'xor_ln58_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 828 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_32)   --->   "%and_ln58_20 = and i1 %tmp_6595, i1 %xor_ln58_40" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 828 'and' 'and_ln58_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 829 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_31)   --->   "%xor_ln58_41 = xor i1 %tmp_6595, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 829 'xor' 'xor_ln58_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 830 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_31)   --->   "%and_ln58_21 = and i1 %tmp_6594, i1 %xor_ln58_41" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 830 'and' 'and_ln58_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 831 [1/1] (0.12ns)   --->   "%xor_ln58_42 = xor i1 %tmp_6594, i1 %tmp_6595" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 831 'xor' 'xor_ln58_42' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 832 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_32)   --->   "%xor_ln58_43 = xor i1 %xor_ln58_42, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 832 'xor' 'xor_ln58_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 833 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_32)   --->   "%or_ln58_10 = or i1 %and_ln58_20, i1 %xor_ln58_43" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 833 'or' 'or_ln58_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 834 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_32)   --->   "%select_ln58_30 = select i1 %xor_ln58_42, i13 4095, i13 %add_ln58_22" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 834 'select' 'select_ln58_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 835 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_31 = select i1 %and_ln58_21, i13 4096, i13 %add_ln58_22" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 835 'select' 'select_ln58_31' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 836 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_32 = select i1 %or_ln58_10, i13 %select_ln58_30, i13 %select_ln58_31" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 836 'select' 'select_ln58_32' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 837 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_35)   --->   "%xor_ln58_44 = xor i1 %tmp_6596, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 837 'xor' 'xor_ln58_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 838 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_35)   --->   "%and_ln58_22 = and i1 %tmp_6597, i1 %xor_ln58_44" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 838 'and' 'and_ln58_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 839 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_34)   --->   "%xor_ln58_45 = xor i1 %tmp_6597, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 839 'xor' 'xor_ln58_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 840 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_34)   --->   "%and_ln58_23 = and i1 %tmp_6596, i1 %xor_ln58_45" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 840 'and' 'and_ln58_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 841 [1/1] (0.12ns)   --->   "%xor_ln58_46 = xor i1 %tmp_6596, i1 %tmp_6597" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 841 'xor' 'xor_ln58_46' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 842 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_35)   --->   "%xor_ln58_47 = xor i1 %xor_ln58_46, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 842 'xor' 'xor_ln58_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 843 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_35)   --->   "%or_ln58_11 = or i1 %and_ln58_22, i1 %xor_ln58_47" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 843 'or' 'or_ln58_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 844 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_35)   --->   "%select_ln58_33 = select i1 %xor_ln58_46, i13 4095, i13 %add_ln58_23" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 844 'select' 'select_ln58_33' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 845 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_34 = select i1 %and_ln58_23, i13 4096, i13 %add_ln58_23" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 845 'select' 'select_ln58_34' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 846 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_35 = select i1 %or_ln58_11, i13 %select_ln58_33, i13 %select_ln58_34" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 846 'select' 'select_ln58_35' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 847 [1/1] (0.00ns)   --->   "%mrv = insertvalue i52 <undef>, i13 %select_ln58_26" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 847 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 848 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i52 %mrv, i13 %select_ln58_29" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 848 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 849 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i52 %mrv_1, i13 %select_ln58_32" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 849 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 850 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i52 %mrv_2, i13 %select_ln58_35" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 850 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 851 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i52 %mrv_3" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 851 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 4.339ns
The critical path consists of the following:
	wire read operation ('idx_read') on port 'idx' [36]  (0.000 ns)
	'sparsemux' operation 13 bit ('a') [69]  (0.587 ns)
	'mul' operation 26 bit ('mul_ln73', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42) [72]  (1.892 ns)
	'icmp' operation 1 bit ('icmp_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [78]  (0.705 ns)
	'or' operation 1 bit ('or_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [80]  (0.000 ns)
	'and' operation 1 bit ('and_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [81]  (0.000 ns)
	'add' operation 13 bit ('add_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [83]  (0.755 ns)
	'xor' operation 1 bit ('xor_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [85]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_1', firmware/nnet_utils/nnet_dense_latency.h:42) [86]  (0.122 ns)
	'select' operation 1 bit ('select_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [92]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln42_1', firmware/nnet_utils/nnet_dense_latency.h:42) [98]  (0.000 ns)
	'or' operation 1 bit ('or_ln42_1', firmware/nnet_utils/nnet_dense_latency.h:42) [99]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_4', firmware/nnet_utils/nnet_dense_latency.h:42) [101]  (0.278 ns)

 <State 2>: 3.990ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln42_3', firmware/nnet_utils/nnet_dense_latency.h:42) [97]  (0.000 ns)
	'or' operation 1 bit ('or_ln42_48', firmware/nnet_utils/nnet_dense_latency.h:42) [103]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln42_3', firmware/nnet_utils/nnet_dense_latency.h:42) [104]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_6', firmware/nnet_utils/nnet_dense_latency.h:42) [105]  (0.000 ns)
	'or' operation 1 bit ('or_ln42_2', firmware/nnet_utils/nnet_dense_latency.h:42) [107]  (0.122 ns)
	'select' operation 13 bit ('select_ln42_3', firmware/nnet_utils/nnet_dense_latency.h:42) [108]  (0.321 ns)
	'add' operation 13 bit ('add_ln58_12', firmware/nnet_utils/nnet_dense_latency.h:58) [687]  (0.755 ns)
	'select' operation 13 bit ('select_ln58_1', firmware/nnet_utils/nnet_dense_latency.h:58) [699]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_2', firmware/nnet_utils/nnet_dense_latency.h:58) [700]  (0.321 ns)
	'add' operation 13 bit ('add_ln58_16', firmware/nnet_utils/nnet_dense_latency.h:58) [751]  (0.755 ns)
	'select' operation 13 bit ('select_ln58_13', firmware/nnet_utils/nnet_dense_latency.h:58) [763]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_14', firmware/nnet_utils/nnet_dense_latency.h:58) [764]  (0.321 ns)
	'add' operation 13 bit ('add_ln58_20', firmware/nnet_utils/nnet_dense_latency.h:58) [815]  (0.755 ns)

 <State 3>: 0.641ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln58_33', firmware/nnet_utils/nnet_dense_latency.h:58) [821]  (0.000 ns)
	'and' operation 1 bit ('and_ln58_17', firmware/nnet_utils/nnet_dense_latency.h:58) [822]  (0.000 ns)
	'select' operation 13 bit ('select_ln58_25', firmware/nnet_utils/nnet_dense_latency.h:58) [827]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_26', firmware/nnet_utils/nnet_dense_latency.h:58) [828]  (0.321 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
