//
// Generated by Bluespec Compiler (build 75b53cc)
//
// On Tue Jul  7 21:51:58 EDT 2020
//
//
// Ports:
// Name                         I/O  size props
// topC_rdReqAddr                 O    64 reg
// topC_rdReqMdata                O    14 reg
// topC_rdReqEN                   O     1
// topC_wrReqAddr                 O    64 reg
// topC_wrReqMdata                O    14 reg
// topC_wrReqData                 O   512 reg
// topC_wrReqEN                   O     1
// topA_read                      O     1 reg
// topA_write                     O     1 reg
// topA_address                   O    32 reg
// topA_writedata                 O   512 reg
// topA_burstcount                O     7 const
// topA_byteenable                O    64 const
// mcS_txFull                     O     1
// mcS_rxEmpty                    O     1
// mcS_rx_msg                     O   896 reg
// CLK                            I     1 clock
// RST_N                          I     1 reset
// topC_rdReqSent_b               I     1
// topC_rdRspMdata_m              I    14 reg
// topC_rdRspData_d               I   512 reg
// topC_rdRspValid_b              I     1 reg
// topC_wrReqSent_b               I     1
// topC_wrRspMdata_m              I    14 reg
// topC_wrRspValid_b              I     1 reg
// topA_readdata                  I   512 reg
// topA_waitrequest               I     1
// topA_readdatavalid             I     1 reg
// mcS_tx_msg                     I   896 reg
// setRd_addr_readAVL             I    64 reg
// setRd_addr_readCCI             I    64 reg
// setWr_addr_writeAVL            I    64 reg
// setWr_addr_writeCCI            I    64 reg
// EN_mcS_tx                      I     1
// EN_mcS_rxPop                   I     1
//
// Combinational paths from inputs to outputs:
//   topC_rdReqSent_b -> topC_rdReqEN
//   topC_wrReqSent_b -> topC_wrReqEN
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkServerSys(CLK,
		   RST_N,

		   topC_rdReqAddr,

		   topC_rdReqMdata,

		   topC_rdReqEN,

		   topC_rdReqSent_b,

		   topC_rdRspMdata_m,

		   topC_rdRspData_d,

		   topC_rdRspValid_b,

		   topC_wrReqAddr,

		   topC_wrReqMdata,

		   topC_wrReqData,

		   topC_wrReqEN,

		   topC_wrReqSent_b,

		   topC_wrRspMdata_m,

		   topC_wrRspValid_b,

		   topA_read,

		   topA_write,

		   topA_address,

		   topA_writedata,

		   topA_readdata,

		   topA_waitrequest,

		   topA_readdatavalid,

		   topA_burstcount,

		   topA_byteenable,

		   mcS_txFull,

		   mcS_tx_msg,
		   EN_mcS_tx,

		   mcS_rxEmpty,

		   EN_mcS_rxPop,

		   mcS_rx_msg,

		   setRd_addr_readAVL,

		   setRd_addr_readCCI,

		   setWr_addr_writeAVL,

		   setWr_addr_writeCCI);
  input  CLK;
  input  RST_N;

  // value method topC_rdReqAddr
  output [63 : 0] topC_rdReqAddr;

  // value method topC_rdReqMdata
  output [13 : 0] topC_rdReqMdata;

  // value method topC_rdReqEN
  output topC_rdReqEN;

  // action method topC_rdReqSent
  input  topC_rdReqSent_b;

  // action method topC_rdRspMdata
  input  [13 : 0] topC_rdRspMdata_m;

  // action method topC_rdRspData
  input  [511 : 0] topC_rdRspData_d;

  // action method topC_rdRspValid
  input  topC_rdRspValid_b;

  // value method topC_wrReqAddr
  output [63 : 0] topC_wrReqAddr;

  // value method topC_wrReqMdata
  output [13 : 0] topC_wrReqMdata;

  // value method topC_wrReqData
  output [511 : 0] topC_wrReqData;

  // value method topC_wrReqEN
  output topC_wrReqEN;

  // action method topC_wrReqSent
  input  topC_wrReqSent_b;

  // action method topC_wrRspMdata
  input  [13 : 0] topC_wrRspMdata_m;

  // action method topC_wrRspValid
  input  topC_wrRspValid_b;

  // value method topA_read
  output topA_read;

  // value method topA_write
  output topA_write;

  // value method topA_address
  output [31 : 0] topA_address;

  // value method topA_writedata
  output [511 : 0] topA_writedata;

  // action method topA_readdata
  input  [511 : 0] topA_readdata;

  // action method topA_waitrequest
  input  topA_waitrequest;

  // action method topA_readdatavalid
  input  topA_readdatavalid;

  // value method topA_burstcount
  output [6 : 0] topA_burstcount;

  // value method topA_byteenable
  output [63 : 0] topA_byteenable;

  // value method mcS_txPort_txFull
  output mcS_txFull;

  // action method mcS_txPort_tx
  input  [895 : 0] mcS_tx_msg;
  input  EN_mcS_tx;

  // value method mcS_rxPort_rxEmpty
  output mcS_rxEmpty;

  // action method mcS_rxPort_rxPop
  input  EN_mcS_rxPop;

  // value method mcS_rxPort_rx
  output [895 : 0] mcS_rx_msg;

  // action method setRd_addr_readAVL
  input  [63 : 0] setRd_addr_readAVL;

  // action method setRd_addr_readCCI
  input  [63 : 0] setRd_addr_readCCI;

  // action method setWr_addr_writeAVL
  input  [63 : 0] setWr_addr_writeAVL;

  // action method setWr_addr_writeCCI
  input  [63 : 0] setWr_addr_writeCCI;

  // signals for module outputs
  wire [895 : 0] mcS_rx_msg;
  wire [511 : 0] topA_writedata, topC_wrReqData;
  wire [63 : 0] topA_byteenable, topC_rdReqAddr, topC_wrReqAddr;
  wire [31 : 0] topA_address;
  wire [13 : 0] topC_rdReqMdata, topC_wrReqMdata;
  wire [6 : 0] topA_burstcount;
  wire mcS_rxEmpty,
       mcS_txFull,
       topA_read,
       topA_write,
       topC_rdReqEN,
       topC_wrReqEN;

  // inlined wires
  wire [512 : 0] srvreadAVL_cBuf_cb_0$port1__read,
		 srvreadAVL_cBuf_cb_0$port1__write_1,
		 srvreadAVL_cBuf_cb_0$port2__read,
		 srvreadAVL_cBuf_cb_0$port3__read,
		 srvreadAVL_cBuf_cb_1$port1__read,
		 srvreadAVL_cBuf_cb_1$port2__read,
		 srvreadAVL_cBuf_cb_1$port3__read,
		 srvreadAVL_cBuf_cb_10$port1__read,
		 srvreadAVL_cBuf_cb_10$port2__read,
		 srvreadAVL_cBuf_cb_10$port3__read,
		 srvreadAVL_cBuf_cb_11$port1__read,
		 srvreadAVL_cBuf_cb_11$port2__read,
		 srvreadAVL_cBuf_cb_11$port3__read,
		 srvreadAVL_cBuf_cb_12$port1__read,
		 srvreadAVL_cBuf_cb_12$port2__read,
		 srvreadAVL_cBuf_cb_12$port3__read,
		 srvreadAVL_cBuf_cb_13$port1__read,
		 srvreadAVL_cBuf_cb_13$port2__read,
		 srvreadAVL_cBuf_cb_13$port3__read,
		 srvreadAVL_cBuf_cb_14$port1__read,
		 srvreadAVL_cBuf_cb_14$port2__read,
		 srvreadAVL_cBuf_cb_14$port3__read,
		 srvreadAVL_cBuf_cb_15$port1__read,
		 srvreadAVL_cBuf_cb_15$port2__read,
		 srvreadAVL_cBuf_cb_15$port3__read,
		 srvreadAVL_cBuf_cb_16$port1__read,
		 srvreadAVL_cBuf_cb_16$port2__read,
		 srvreadAVL_cBuf_cb_16$port3__read,
		 srvreadAVL_cBuf_cb_17$port1__read,
		 srvreadAVL_cBuf_cb_17$port2__read,
		 srvreadAVL_cBuf_cb_17$port3__read,
		 srvreadAVL_cBuf_cb_18$port1__read,
		 srvreadAVL_cBuf_cb_18$port2__read,
		 srvreadAVL_cBuf_cb_18$port3__read,
		 srvreadAVL_cBuf_cb_19$port1__read,
		 srvreadAVL_cBuf_cb_19$port2__read,
		 srvreadAVL_cBuf_cb_19$port3__read,
		 srvreadAVL_cBuf_cb_2$port1__read,
		 srvreadAVL_cBuf_cb_2$port2__read,
		 srvreadAVL_cBuf_cb_2$port3__read,
		 srvreadAVL_cBuf_cb_20$port1__read,
		 srvreadAVL_cBuf_cb_20$port2__read,
		 srvreadAVL_cBuf_cb_20$port3__read,
		 srvreadAVL_cBuf_cb_21$port1__read,
		 srvreadAVL_cBuf_cb_21$port2__read,
		 srvreadAVL_cBuf_cb_21$port3__read,
		 srvreadAVL_cBuf_cb_22$port1__read,
		 srvreadAVL_cBuf_cb_22$port2__read,
		 srvreadAVL_cBuf_cb_22$port3__read,
		 srvreadAVL_cBuf_cb_23$port1__read,
		 srvreadAVL_cBuf_cb_23$port2__read,
		 srvreadAVL_cBuf_cb_23$port3__read,
		 srvreadAVL_cBuf_cb_24$port1__read,
		 srvreadAVL_cBuf_cb_24$port2__read,
		 srvreadAVL_cBuf_cb_24$port3__read,
		 srvreadAVL_cBuf_cb_25$port1__read,
		 srvreadAVL_cBuf_cb_25$port2__read,
		 srvreadAVL_cBuf_cb_25$port3__read,
		 srvreadAVL_cBuf_cb_26$port1__read,
		 srvreadAVL_cBuf_cb_26$port2__read,
		 srvreadAVL_cBuf_cb_26$port3__read,
		 srvreadAVL_cBuf_cb_27$port1__read,
		 srvreadAVL_cBuf_cb_27$port2__read,
		 srvreadAVL_cBuf_cb_27$port3__read,
		 srvreadAVL_cBuf_cb_28$port1__read,
		 srvreadAVL_cBuf_cb_28$port2__read,
		 srvreadAVL_cBuf_cb_28$port3__read,
		 srvreadAVL_cBuf_cb_29$port1__read,
		 srvreadAVL_cBuf_cb_29$port2__read,
		 srvreadAVL_cBuf_cb_29$port3__read,
		 srvreadAVL_cBuf_cb_3$port1__read,
		 srvreadAVL_cBuf_cb_3$port2__read,
		 srvreadAVL_cBuf_cb_3$port3__read,
		 srvreadAVL_cBuf_cb_30$port1__read,
		 srvreadAVL_cBuf_cb_30$port2__read,
		 srvreadAVL_cBuf_cb_30$port3__read,
		 srvreadAVL_cBuf_cb_31$port1__read,
		 srvreadAVL_cBuf_cb_31$port2__read,
		 srvreadAVL_cBuf_cb_31$port3__read,
		 srvreadAVL_cBuf_cb_4$port1__read,
		 srvreadAVL_cBuf_cb_4$port2__read,
		 srvreadAVL_cBuf_cb_4$port3__read,
		 srvreadAVL_cBuf_cb_5$port1__read,
		 srvreadAVL_cBuf_cb_5$port2__read,
		 srvreadAVL_cBuf_cb_5$port3__read,
		 srvreadAVL_cBuf_cb_6$port1__read,
		 srvreadAVL_cBuf_cb_6$port2__read,
		 srvreadAVL_cBuf_cb_6$port3__read,
		 srvreadAVL_cBuf_cb_7$port1__read,
		 srvreadAVL_cBuf_cb_7$port2__read,
		 srvreadAVL_cBuf_cb_7$port3__read,
		 srvreadAVL_cBuf_cb_8$port1__read,
		 srvreadAVL_cBuf_cb_8$port2__read,
		 srvreadAVL_cBuf_cb_8$port3__read,
		 srvreadAVL_cBuf_cb_9$port1__read,
		 srvreadAVL_cBuf_cb_9$port2__read,
		 srvreadAVL_cBuf_cb_9$port3__read,
		 srvreadCCI_cBuf_cb_0$port1__read,
		 srvreadCCI_cBuf_cb_0$port1__write_1,
		 srvreadCCI_cBuf_cb_0$port2__read,
		 srvreadCCI_cBuf_cb_0$port3__read,
		 srvreadCCI_cBuf_cb_1$port1__read,
		 srvreadCCI_cBuf_cb_1$port2__read,
		 srvreadCCI_cBuf_cb_1$port3__read,
		 srvreadCCI_cBuf_cb_10$port1__read,
		 srvreadCCI_cBuf_cb_10$port2__read,
		 srvreadCCI_cBuf_cb_10$port3__read,
		 srvreadCCI_cBuf_cb_11$port1__read,
		 srvreadCCI_cBuf_cb_11$port2__read,
		 srvreadCCI_cBuf_cb_11$port3__read,
		 srvreadCCI_cBuf_cb_12$port1__read,
		 srvreadCCI_cBuf_cb_12$port2__read,
		 srvreadCCI_cBuf_cb_12$port3__read,
		 srvreadCCI_cBuf_cb_13$port1__read,
		 srvreadCCI_cBuf_cb_13$port2__read,
		 srvreadCCI_cBuf_cb_13$port3__read,
		 srvreadCCI_cBuf_cb_14$port1__read,
		 srvreadCCI_cBuf_cb_14$port2__read,
		 srvreadCCI_cBuf_cb_14$port3__read,
		 srvreadCCI_cBuf_cb_15$port1__read,
		 srvreadCCI_cBuf_cb_15$port2__read,
		 srvreadCCI_cBuf_cb_15$port3__read,
		 srvreadCCI_cBuf_cb_16$port1__read,
		 srvreadCCI_cBuf_cb_16$port2__read,
		 srvreadCCI_cBuf_cb_16$port3__read,
		 srvreadCCI_cBuf_cb_17$port1__read,
		 srvreadCCI_cBuf_cb_17$port2__read,
		 srvreadCCI_cBuf_cb_17$port3__read,
		 srvreadCCI_cBuf_cb_18$port1__read,
		 srvreadCCI_cBuf_cb_18$port2__read,
		 srvreadCCI_cBuf_cb_18$port3__read,
		 srvreadCCI_cBuf_cb_19$port1__read,
		 srvreadCCI_cBuf_cb_19$port2__read,
		 srvreadCCI_cBuf_cb_19$port3__read,
		 srvreadCCI_cBuf_cb_2$port1__read,
		 srvreadCCI_cBuf_cb_2$port2__read,
		 srvreadCCI_cBuf_cb_2$port3__read,
		 srvreadCCI_cBuf_cb_20$port1__read,
		 srvreadCCI_cBuf_cb_20$port2__read,
		 srvreadCCI_cBuf_cb_20$port3__read,
		 srvreadCCI_cBuf_cb_21$port1__read,
		 srvreadCCI_cBuf_cb_21$port2__read,
		 srvreadCCI_cBuf_cb_21$port3__read,
		 srvreadCCI_cBuf_cb_22$port1__read,
		 srvreadCCI_cBuf_cb_22$port2__read,
		 srvreadCCI_cBuf_cb_22$port3__read,
		 srvreadCCI_cBuf_cb_23$port1__read,
		 srvreadCCI_cBuf_cb_23$port2__read,
		 srvreadCCI_cBuf_cb_23$port3__read,
		 srvreadCCI_cBuf_cb_24$port1__read,
		 srvreadCCI_cBuf_cb_24$port2__read,
		 srvreadCCI_cBuf_cb_24$port3__read,
		 srvreadCCI_cBuf_cb_25$port1__read,
		 srvreadCCI_cBuf_cb_25$port2__read,
		 srvreadCCI_cBuf_cb_25$port3__read,
		 srvreadCCI_cBuf_cb_26$port1__read,
		 srvreadCCI_cBuf_cb_26$port2__read,
		 srvreadCCI_cBuf_cb_26$port3__read,
		 srvreadCCI_cBuf_cb_27$port1__read,
		 srvreadCCI_cBuf_cb_27$port2__read,
		 srvreadCCI_cBuf_cb_27$port3__read,
		 srvreadCCI_cBuf_cb_28$port1__read,
		 srvreadCCI_cBuf_cb_28$port2__read,
		 srvreadCCI_cBuf_cb_28$port3__read,
		 srvreadCCI_cBuf_cb_29$port1__read,
		 srvreadCCI_cBuf_cb_29$port2__read,
		 srvreadCCI_cBuf_cb_29$port3__read,
		 srvreadCCI_cBuf_cb_3$port1__read,
		 srvreadCCI_cBuf_cb_3$port2__read,
		 srvreadCCI_cBuf_cb_3$port3__read,
		 srvreadCCI_cBuf_cb_30$port1__read,
		 srvreadCCI_cBuf_cb_30$port2__read,
		 srvreadCCI_cBuf_cb_30$port3__read,
		 srvreadCCI_cBuf_cb_31$port1__read,
		 srvreadCCI_cBuf_cb_31$port2__read,
		 srvreadCCI_cBuf_cb_31$port3__read,
		 srvreadCCI_cBuf_cb_4$port1__read,
		 srvreadCCI_cBuf_cb_4$port2__read,
		 srvreadCCI_cBuf_cb_4$port3__read,
		 srvreadCCI_cBuf_cb_5$port1__read,
		 srvreadCCI_cBuf_cb_5$port2__read,
		 srvreadCCI_cBuf_cb_5$port3__read,
		 srvreadCCI_cBuf_cb_6$port1__read,
		 srvreadCCI_cBuf_cb_6$port2__read,
		 srvreadCCI_cBuf_cb_6$port3__read,
		 srvreadCCI_cBuf_cb_7$port1__read,
		 srvreadCCI_cBuf_cb_7$port2__read,
		 srvreadCCI_cBuf_cb_7$port3__read,
		 srvreadCCI_cBuf_cb_8$port1__read,
		 srvreadCCI_cBuf_cb_8$port2__read,
		 srvreadCCI_cBuf_cb_8$port3__read,
		 srvreadCCI_cBuf_cb_9$port1__read,
		 srvreadCCI_cBuf_cb_9$port2__read,
		 srvreadCCI_cBuf_cb_9$port3__read,
		 srvwriteAVL_cBuf_cb_0$port1__read,
		 srvwriteAVL_cBuf_cb_0$port2__read,
		 srvwriteAVL_cBuf_cb_0$port3__read,
		 srvwriteAVL_cBuf_cb_1$port1__read,
		 srvwriteAVL_cBuf_cb_1$port2__read,
		 srvwriteAVL_cBuf_cb_1$port3__read,
		 srvwriteAVL_cBuf_cb_10$port1__read,
		 srvwriteAVL_cBuf_cb_10$port2__read,
		 srvwriteAVL_cBuf_cb_10$port3__read,
		 srvwriteAVL_cBuf_cb_11$port1__read,
		 srvwriteAVL_cBuf_cb_11$port2__read,
		 srvwriteAVL_cBuf_cb_11$port3__read,
		 srvwriteAVL_cBuf_cb_12$port1__read,
		 srvwriteAVL_cBuf_cb_12$port2__read,
		 srvwriteAVL_cBuf_cb_12$port3__read,
		 srvwriteAVL_cBuf_cb_13$port1__read,
		 srvwriteAVL_cBuf_cb_13$port2__read,
		 srvwriteAVL_cBuf_cb_13$port3__read,
		 srvwriteAVL_cBuf_cb_14$port1__read,
		 srvwriteAVL_cBuf_cb_14$port2__read,
		 srvwriteAVL_cBuf_cb_14$port3__read,
		 srvwriteAVL_cBuf_cb_15$port1__read,
		 srvwriteAVL_cBuf_cb_15$port2__read,
		 srvwriteAVL_cBuf_cb_15$port3__read,
		 srvwriteAVL_cBuf_cb_16$port1__read,
		 srvwriteAVL_cBuf_cb_16$port2__read,
		 srvwriteAVL_cBuf_cb_16$port3__read,
		 srvwriteAVL_cBuf_cb_17$port1__read,
		 srvwriteAVL_cBuf_cb_17$port2__read,
		 srvwriteAVL_cBuf_cb_17$port3__read,
		 srvwriteAVL_cBuf_cb_18$port1__read,
		 srvwriteAVL_cBuf_cb_18$port2__read,
		 srvwriteAVL_cBuf_cb_18$port3__read,
		 srvwriteAVL_cBuf_cb_19$port1__read,
		 srvwriteAVL_cBuf_cb_19$port2__read,
		 srvwriteAVL_cBuf_cb_19$port3__read,
		 srvwriteAVL_cBuf_cb_2$port1__read,
		 srvwriteAVL_cBuf_cb_2$port2__read,
		 srvwriteAVL_cBuf_cb_2$port3__read,
		 srvwriteAVL_cBuf_cb_20$port1__read,
		 srvwriteAVL_cBuf_cb_20$port2__read,
		 srvwriteAVL_cBuf_cb_20$port3__read,
		 srvwriteAVL_cBuf_cb_21$port1__read,
		 srvwriteAVL_cBuf_cb_21$port2__read,
		 srvwriteAVL_cBuf_cb_21$port3__read,
		 srvwriteAVL_cBuf_cb_22$port1__read,
		 srvwriteAVL_cBuf_cb_22$port2__read,
		 srvwriteAVL_cBuf_cb_22$port3__read,
		 srvwriteAVL_cBuf_cb_23$port1__read,
		 srvwriteAVL_cBuf_cb_23$port2__read,
		 srvwriteAVL_cBuf_cb_23$port3__read,
		 srvwriteAVL_cBuf_cb_24$port1__read,
		 srvwriteAVL_cBuf_cb_24$port2__read,
		 srvwriteAVL_cBuf_cb_24$port3__read,
		 srvwriteAVL_cBuf_cb_25$port1__read,
		 srvwriteAVL_cBuf_cb_25$port2__read,
		 srvwriteAVL_cBuf_cb_25$port3__read,
		 srvwriteAVL_cBuf_cb_26$port1__read,
		 srvwriteAVL_cBuf_cb_26$port2__read,
		 srvwriteAVL_cBuf_cb_26$port3__read,
		 srvwriteAVL_cBuf_cb_27$port1__read,
		 srvwriteAVL_cBuf_cb_27$port2__read,
		 srvwriteAVL_cBuf_cb_27$port3__read,
		 srvwriteAVL_cBuf_cb_28$port1__read,
		 srvwriteAVL_cBuf_cb_28$port2__read,
		 srvwriteAVL_cBuf_cb_28$port3__read,
		 srvwriteAVL_cBuf_cb_29$port1__read,
		 srvwriteAVL_cBuf_cb_29$port2__read,
		 srvwriteAVL_cBuf_cb_29$port3__read,
		 srvwriteAVL_cBuf_cb_3$port1__read,
		 srvwriteAVL_cBuf_cb_3$port2__read,
		 srvwriteAVL_cBuf_cb_3$port3__read,
		 srvwriteAVL_cBuf_cb_30$port1__read,
		 srvwriteAVL_cBuf_cb_30$port2__read,
		 srvwriteAVL_cBuf_cb_30$port3__read,
		 srvwriteAVL_cBuf_cb_31$port1__read,
		 srvwriteAVL_cBuf_cb_31$port2__read,
		 srvwriteAVL_cBuf_cb_31$port3__read,
		 srvwriteAVL_cBuf_cb_4$port1__read,
		 srvwriteAVL_cBuf_cb_4$port2__read,
		 srvwriteAVL_cBuf_cb_4$port3__read,
		 srvwriteAVL_cBuf_cb_5$port1__read,
		 srvwriteAVL_cBuf_cb_5$port2__read,
		 srvwriteAVL_cBuf_cb_5$port3__read,
		 srvwriteAVL_cBuf_cb_6$port1__read,
		 srvwriteAVL_cBuf_cb_6$port2__read,
		 srvwriteAVL_cBuf_cb_6$port3__read,
		 srvwriteAVL_cBuf_cb_7$port1__read,
		 srvwriteAVL_cBuf_cb_7$port2__read,
		 srvwriteAVL_cBuf_cb_7$port3__read,
		 srvwriteAVL_cBuf_cb_8$port1__read,
		 srvwriteAVL_cBuf_cb_8$port2__read,
		 srvwriteAVL_cBuf_cb_8$port3__read,
		 srvwriteAVL_cBuf_cb_9$port1__read,
		 srvwriteAVL_cBuf_cb_9$port2__read,
		 srvwriteAVL_cBuf_cb_9$port3__read,
		 srvwriteCCI_cBuf_cb_0$port1__read,
		 srvwriteCCI_cBuf_cb_0$port2__read,
		 srvwriteCCI_cBuf_cb_0$port3__read,
		 srvwriteCCI_cBuf_cb_1$port1__read,
		 srvwriteCCI_cBuf_cb_1$port2__read,
		 srvwriteCCI_cBuf_cb_1$port3__read,
		 srvwriteCCI_cBuf_cb_10$port1__read,
		 srvwriteCCI_cBuf_cb_10$port2__read,
		 srvwriteCCI_cBuf_cb_10$port3__read,
		 srvwriteCCI_cBuf_cb_11$port1__read,
		 srvwriteCCI_cBuf_cb_11$port2__read,
		 srvwriteCCI_cBuf_cb_11$port3__read,
		 srvwriteCCI_cBuf_cb_12$port1__read,
		 srvwriteCCI_cBuf_cb_12$port2__read,
		 srvwriteCCI_cBuf_cb_12$port3__read,
		 srvwriteCCI_cBuf_cb_13$port1__read,
		 srvwriteCCI_cBuf_cb_13$port2__read,
		 srvwriteCCI_cBuf_cb_13$port3__read,
		 srvwriteCCI_cBuf_cb_14$port1__read,
		 srvwriteCCI_cBuf_cb_14$port2__read,
		 srvwriteCCI_cBuf_cb_14$port3__read,
		 srvwriteCCI_cBuf_cb_15$port1__read,
		 srvwriteCCI_cBuf_cb_15$port2__read,
		 srvwriteCCI_cBuf_cb_15$port3__read,
		 srvwriteCCI_cBuf_cb_16$port1__read,
		 srvwriteCCI_cBuf_cb_16$port2__read,
		 srvwriteCCI_cBuf_cb_16$port3__read,
		 srvwriteCCI_cBuf_cb_17$port1__read,
		 srvwriteCCI_cBuf_cb_17$port2__read,
		 srvwriteCCI_cBuf_cb_17$port3__read,
		 srvwriteCCI_cBuf_cb_18$port1__read,
		 srvwriteCCI_cBuf_cb_18$port2__read,
		 srvwriteCCI_cBuf_cb_18$port3__read,
		 srvwriteCCI_cBuf_cb_19$port1__read,
		 srvwriteCCI_cBuf_cb_19$port2__read,
		 srvwriteCCI_cBuf_cb_19$port3__read,
		 srvwriteCCI_cBuf_cb_2$port1__read,
		 srvwriteCCI_cBuf_cb_2$port2__read,
		 srvwriteCCI_cBuf_cb_2$port3__read,
		 srvwriteCCI_cBuf_cb_20$port1__read,
		 srvwriteCCI_cBuf_cb_20$port2__read,
		 srvwriteCCI_cBuf_cb_20$port3__read,
		 srvwriteCCI_cBuf_cb_21$port1__read,
		 srvwriteCCI_cBuf_cb_21$port2__read,
		 srvwriteCCI_cBuf_cb_21$port3__read,
		 srvwriteCCI_cBuf_cb_22$port1__read,
		 srvwriteCCI_cBuf_cb_22$port2__read,
		 srvwriteCCI_cBuf_cb_22$port3__read,
		 srvwriteCCI_cBuf_cb_23$port1__read,
		 srvwriteCCI_cBuf_cb_23$port2__read,
		 srvwriteCCI_cBuf_cb_23$port3__read,
		 srvwriteCCI_cBuf_cb_24$port1__read,
		 srvwriteCCI_cBuf_cb_24$port2__read,
		 srvwriteCCI_cBuf_cb_24$port3__read,
		 srvwriteCCI_cBuf_cb_25$port1__read,
		 srvwriteCCI_cBuf_cb_25$port2__read,
		 srvwriteCCI_cBuf_cb_25$port3__read,
		 srvwriteCCI_cBuf_cb_26$port1__read,
		 srvwriteCCI_cBuf_cb_26$port2__read,
		 srvwriteCCI_cBuf_cb_26$port3__read,
		 srvwriteCCI_cBuf_cb_27$port1__read,
		 srvwriteCCI_cBuf_cb_27$port2__read,
		 srvwriteCCI_cBuf_cb_27$port3__read,
		 srvwriteCCI_cBuf_cb_28$port1__read,
		 srvwriteCCI_cBuf_cb_28$port2__read,
		 srvwriteCCI_cBuf_cb_28$port3__read,
		 srvwriteCCI_cBuf_cb_29$port1__read,
		 srvwriteCCI_cBuf_cb_29$port2__read,
		 srvwriteCCI_cBuf_cb_29$port3__read,
		 srvwriteCCI_cBuf_cb_3$port1__read,
		 srvwriteCCI_cBuf_cb_3$port2__read,
		 srvwriteCCI_cBuf_cb_3$port3__read,
		 srvwriteCCI_cBuf_cb_30$port1__read,
		 srvwriteCCI_cBuf_cb_30$port2__read,
		 srvwriteCCI_cBuf_cb_30$port3__read,
		 srvwriteCCI_cBuf_cb_31$port1__read,
		 srvwriteCCI_cBuf_cb_31$port2__read,
		 srvwriteCCI_cBuf_cb_31$port3__read,
		 srvwriteCCI_cBuf_cb_4$port1__read,
		 srvwriteCCI_cBuf_cb_4$port2__read,
		 srvwriteCCI_cBuf_cb_4$port3__read,
		 srvwriteCCI_cBuf_cb_5$port1__read,
		 srvwriteCCI_cBuf_cb_5$port2__read,
		 srvwriteCCI_cBuf_cb_5$port3__read,
		 srvwriteCCI_cBuf_cb_6$port1__read,
		 srvwriteCCI_cBuf_cb_6$port2__read,
		 srvwriteCCI_cBuf_cb_6$port3__read,
		 srvwriteCCI_cBuf_cb_7$port1__read,
		 srvwriteCCI_cBuf_cb_7$port2__read,
		 srvwriteCCI_cBuf_cb_7$port3__read,
		 srvwriteCCI_cBuf_cb_8$port1__read,
		 srvwriteCCI_cBuf_cb_8$port2__read,
		 srvwriteCCI_cBuf_cb_8$port3__read,
		 srvwriteCCI_cBuf_cb_9$port1__read,
		 srvwriteCCI_cBuf_cb_9$port2__read,
		 srvwriteCCI_cBuf_cb_9$port3__read;
  wire [383 : 0] srvreadCCI_cBuf_mb_0$port1__read,
		 srvreadCCI_cBuf_mb_1$port1__read,
		 srvreadCCI_cBuf_mb_10$port1__read,
		 srvreadCCI_cBuf_mb_11$port1__read,
		 srvreadCCI_cBuf_mb_12$port1__read,
		 srvreadCCI_cBuf_mb_13$port1__read,
		 srvreadCCI_cBuf_mb_14$port1__read,
		 srvreadCCI_cBuf_mb_15$port0__write_1,
		 srvreadCCI_cBuf_mb_15$port1__read,
		 srvreadCCI_cBuf_mb_16$port1__read,
		 srvreadCCI_cBuf_mb_17$port1__read,
		 srvreadCCI_cBuf_mb_18$port1__read,
		 srvreadCCI_cBuf_mb_19$port1__read,
		 srvreadCCI_cBuf_mb_2$port1__read,
		 srvreadCCI_cBuf_mb_20$port1__read,
		 srvreadCCI_cBuf_mb_21$port1__read,
		 srvreadCCI_cBuf_mb_22$port1__read,
		 srvreadCCI_cBuf_mb_23$port1__read,
		 srvreadCCI_cBuf_mb_24$port1__read,
		 srvreadCCI_cBuf_mb_25$port1__read,
		 srvreadCCI_cBuf_mb_26$port1__read,
		 srvreadCCI_cBuf_mb_27$port1__read,
		 srvreadCCI_cBuf_mb_28$port1__read,
		 srvreadCCI_cBuf_mb_29$port1__read,
		 srvreadCCI_cBuf_mb_3$port1__read,
		 srvreadCCI_cBuf_mb_30$port1__read,
		 srvreadCCI_cBuf_mb_31$port1__read,
		 srvreadCCI_cBuf_mb_4$port1__read,
		 srvreadCCI_cBuf_mb_5$port1__read,
		 srvreadCCI_cBuf_mb_6$port1__read,
		 srvreadCCI_cBuf_mb_7$port1__read,
		 srvreadCCI_cBuf_mb_8$port1__read,
		 srvreadCCI_cBuf_mb_9$port1__read,
		 srvwriteCCI_cBuf_mb_0$port1__read,
		 srvwriteCCI_cBuf_mb_1$port1__read,
		 srvwriteCCI_cBuf_mb_10$port0__write_1,
		 srvwriteCCI_cBuf_mb_10$port1__read,
		 srvwriteCCI_cBuf_mb_11$port1__read,
		 srvwriteCCI_cBuf_mb_12$port1__read,
		 srvwriteCCI_cBuf_mb_13$port1__read,
		 srvwriteCCI_cBuf_mb_14$port1__read,
		 srvwriteCCI_cBuf_mb_15$port1__read,
		 srvwriteCCI_cBuf_mb_16$port1__read,
		 srvwriteCCI_cBuf_mb_17$port1__read,
		 srvwriteCCI_cBuf_mb_18$port1__read,
		 srvwriteCCI_cBuf_mb_19$port1__read,
		 srvwriteCCI_cBuf_mb_2$port1__read,
		 srvwriteCCI_cBuf_mb_20$port1__read,
		 srvwriteCCI_cBuf_mb_21$port1__read,
		 srvwriteCCI_cBuf_mb_22$port1__read,
		 srvwriteCCI_cBuf_mb_23$port1__read,
		 srvwriteCCI_cBuf_mb_24$port1__read,
		 srvwriteCCI_cBuf_mb_25$port1__read,
		 srvwriteCCI_cBuf_mb_26$port1__read,
		 srvwriteCCI_cBuf_mb_27$port1__read,
		 srvwriteCCI_cBuf_mb_28$port1__read,
		 srvwriteCCI_cBuf_mb_29$port1__read,
		 srvwriteCCI_cBuf_mb_3$port1__read,
		 srvwriteCCI_cBuf_mb_30$port1__read,
		 srvwriteCCI_cBuf_mb_31$port1__read,
		 srvwriteCCI_cBuf_mb_4$port1__read,
		 srvwriteCCI_cBuf_mb_5$port1__read,
		 srvwriteCCI_cBuf_mb_6$port1__read,
		 srvwriteCCI_cBuf_mb_7$port1__read,
		 srvwriteCCI_cBuf_mb_8$port1__read,
		 srvwriteCCI_cBuf_mb_9$port1__read;
  wire [191 : 0] srvreadAVL_cBuf_mb_0$port0__write_1,
		 srvreadAVL_cBuf_mb_0$port1__read,
		 srvreadAVL_cBuf_mb_1$port1__read,
		 srvreadAVL_cBuf_mb_10$port1__read,
		 srvreadAVL_cBuf_mb_11$port1__read,
		 srvreadAVL_cBuf_mb_12$port1__read,
		 srvreadAVL_cBuf_mb_13$port1__read,
		 srvreadAVL_cBuf_mb_14$port1__read,
		 srvreadAVL_cBuf_mb_15$port1__read,
		 srvreadAVL_cBuf_mb_16$port1__read,
		 srvreadAVL_cBuf_mb_17$port1__read,
		 srvreadAVL_cBuf_mb_18$port1__read,
		 srvreadAVL_cBuf_mb_19$port1__read,
		 srvreadAVL_cBuf_mb_2$port1__read,
		 srvreadAVL_cBuf_mb_20$port1__read,
		 srvreadAVL_cBuf_mb_21$port1__read,
		 srvreadAVL_cBuf_mb_22$port1__read,
		 srvreadAVL_cBuf_mb_23$port1__read,
		 srvreadAVL_cBuf_mb_24$port1__read,
		 srvreadAVL_cBuf_mb_25$port1__read,
		 srvreadAVL_cBuf_mb_26$port1__read,
		 srvreadAVL_cBuf_mb_27$port1__read,
		 srvreadAVL_cBuf_mb_28$port1__read,
		 srvreadAVL_cBuf_mb_29$port1__read,
		 srvreadAVL_cBuf_mb_3$port1__read,
		 srvreadAVL_cBuf_mb_30$port1__read,
		 srvreadAVL_cBuf_mb_31$port1__read,
		 srvreadAVL_cBuf_mb_4$port1__read,
		 srvreadAVL_cBuf_mb_5$port1__read,
		 srvreadAVL_cBuf_mb_6$port1__read,
		 srvreadAVL_cBuf_mb_7$port1__read,
		 srvreadAVL_cBuf_mb_8$port1__read,
		 srvreadAVL_cBuf_mb_9$port1__read,
		 srvwriteAVL_cBuf_mb_0$port0__write_1,
		 srvwriteAVL_cBuf_mb_0$port1__read,
		 srvwriteAVL_cBuf_mb_1$port1__read,
		 srvwriteAVL_cBuf_mb_10$port1__read,
		 srvwriteAVL_cBuf_mb_11$port1__read,
		 srvwriteAVL_cBuf_mb_12$port1__read,
		 srvwriteAVL_cBuf_mb_13$port1__read,
		 srvwriteAVL_cBuf_mb_14$port1__read,
		 srvwriteAVL_cBuf_mb_15$port1__read,
		 srvwriteAVL_cBuf_mb_16$port1__read,
		 srvwriteAVL_cBuf_mb_17$port1__read,
		 srvwriteAVL_cBuf_mb_18$port1__read,
		 srvwriteAVL_cBuf_mb_19$port1__read,
		 srvwriteAVL_cBuf_mb_2$port1__read,
		 srvwriteAVL_cBuf_mb_20$port1__read,
		 srvwriteAVL_cBuf_mb_21$port1__read,
		 srvwriteAVL_cBuf_mb_22$port1__read,
		 srvwriteAVL_cBuf_mb_23$port1__read,
		 srvwriteAVL_cBuf_mb_24$port1__read,
		 srvwriteAVL_cBuf_mb_25$port1__read,
		 srvwriteAVL_cBuf_mb_26$port1__read,
		 srvwriteAVL_cBuf_mb_27$port1__read,
		 srvwriteAVL_cBuf_mb_28$port1__read,
		 srvwriteAVL_cBuf_mb_29$port1__read,
		 srvwriteAVL_cBuf_mb_3$port1__read,
		 srvwriteAVL_cBuf_mb_30$port1__read,
		 srvwriteAVL_cBuf_mb_31$port1__read,
		 srvwriteAVL_cBuf_mb_4$port1__read,
		 srvwriteAVL_cBuf_mb_5$port1__read,
		 srvwriteAVL_cBuf_mb_6$port1__read,
		 srvwriteAVL_cBuf_mb_7$port1__read,
		 srvwriteAVL_cBuf_mb_8$port1__read,
		 srvwriteAVL_cBuf_mb_9$port1__read;
  wire [5 : 0] srvreadAVL_cBuf_cnt$port0__write_1,
	       srvreadAVL_cBuf_cnt$port1__write_1,
	       srvreadAVL_cBuf_cnt$port2__read,
	       srvreadCCI_cBuf_cnt$port0__write_1,
	       srvreadCCI_cBuf_cnt$port1__write_1,
	       srvreadCCI_cBuf_cnt$port2__read,
	       srvwriteAVL_cBuf_cnt$port0__write_1,
	       srvwriteAVL_cBuf_cnt$port1__write_1,
	       srvwriteAVL_cBuf_cnt$port2__read,
	       srvwriteCCI_cBuf_cnt$port0__write_1,
	       srvwriteCCI_cBuf_cnt$port1__write_1,
	       srvwriteCCI_cBuf_cnt$port2__read;
  wire srvmcS_mcAB_rxIn$whas,
       srvmcS_mcAB_txRsp$whas,
       srvmcS_mcBA_rxIn$whas,
       srvmcS_mcBA_txRsp$whas,
       srvreadAVL_cBuf_cb_0$EN_port0__write,
       srvreadAVL_cBuf_cb_0$EN_port1__write,
       srvreadAVL_cBuf_cb_0$EN_port2__write,
       srvreadAVL_cBuf_cb_1$EN_port0__write,
       srvreadAVL_cBuf_cb_1$EN_port1__write,
       srvreadAVL_cBuf_cb_1$EN_port2__write,
       srvreadAVL_cBuf_cb_10$EN_port0__write,
       srvreadAVL_cBuf_cb_10$EN_port1__write,
       srvreadAVL_cBuf_cb_10$EN_port2__write,
       srvreadAVL_cBuf_cb_11$EN_port0__write,
       srvreadAVL_cBuf_cb_11$EN_port1__write,
       srvreadAVL_cBuf_cb_11$EN_port2__write,
       srvreadAVL_cBuf_cb_12$EN_port0__write,
       srvreadAVL_cBuf_cb_12$EN_port1__write,
       srvreadAVL_cBuf_cb_12$EN_port2__write,
       srvreadAVL_cBuf_cb_13$EN_port0__write,
       srvreadAVL_cBuf_cb_13$EN_port1__write,
       srvreadAVL_cBuf_cb_13$EN_port2__write,
       srvreadAVL_cBuf_cb_14$EN_port0__write,
       srvreadAVL_cBuf_cb_14$EN_port1__write,
       srvreadAVL_cBuf_cb_14$EN_port2__write,
       srvreadAVL_cBuf_cb_15$EN_port0__write,
       srvreadAVL_cBuf_cb_15$EN_port1__write,
       srvreadAVL_cBuf_cb_15$EN_port2__write,
       srvreadAVL_cBuf_cb_16$EN_port0__write,
       srvreadAVL_cBuf_cb_16$EN_port1__write,
       srvreadAVL_cBuf_cb_16$EN_port2__write,
       srvreadAVL_cBuf_cb_17$EN_port0__write,
       srvreadAVL_cBuf_cb_17$EN_port1__write,
       srvreadAVL_cBuf_cb_17$EN_port2__write,
       srvreadAVL_cBuf_cb_18$EN_port0__write,
       srvreadAVL_cBuf_cb_18$EN_port1__write,
       srvreadAVL_cBuf_cb_18$EN_port2__write,
       srvreadAVL_cBuf_cb_19$EN_port0__write,
       srvreadAVL_cBuf_cb_19$EN_port1__write,
       srvreadAVL_cBuf_cb_19$EN_port2__write,
       srvreadAVL_cBuf_cb_2$EN_port0__write,
       srvreadAVL_cBuf_cb_2$EN_port1__write,
       srvreadAVL_cBuf_cb_2$EN_port2__write,
       srvreadAVL_cBuf_cb_20$EN_port0__write,
       srvreadAVL_cBuf_cb_20$EN_port1__write,
       srvreadAVL_cBuf_cb_20$EN_port2__write,
       srvreadAVL_cBuf_cb_21$EN_port0__write,
       srvreadAVL_cBuf_cb_21$EN_port1__write,
       srvreadAVL_cBuf_cb_21$EN_port2__write,
       srvreadAVL_cBuf_cb_22$EN_port0__write,
       srvreadAVL_cBuf_cb_22$EN_port1__write,
       srvreadAVL_cBuf_cb_22$EN_port2__write,
       srvreadAVL_cBuf_cb_23$EN_port0__write,
       srvreadAVL_cBuf_cb_23$EN_port1__write,
       srvreadAVL_cBuf_cb_23$EN_port2__write,
       srvreadAVL_cBuf_cb_24$EN_port0__write,
       srvreadAVL_cBuf_cb_24$EN_port1__write,
       srvreadAVL_cBuf_cb_24$EN_port2__write,
       srvreadAVL_cBuf_cb_25$EN_port0__write,
       srvreadAVL_cBuf_cb_25$EN_port1__write,
       srvreadAVL_cBuf_cb_25$EN_port2__write,
       srvreadAVL_cBuf_cb_26$EN_port0__write,
       srvreadAVL_cBuf_cb_26$EN_port1__write,
       srvreadAVL_cBuf_cb_26$EN_port2__write,
       srvreadAVL_cBuf_cb_27$EN_port0__write,
       srvreadAVL_cBuf_cb_27$EN_port1__write,
       srvreadAVL_cBuf_cb_27$EN_port2__write,
       srvreadAVL_cBuf_cb_28$EN_port0__write,
       srvreadAVL_cBuf_cb_28$EN_port1__write,
       srvreadAVL_cBuf_cb_28$EN_port2__write,
       srvreadAVL_cBuf_cb_29$EN_port0__write,
       srvreadAVL_cBuf_cb_29$EN_port1__write,
       srvreadAVL_cBuf_cb_29$EN_port2__write,
       srvreadAVL_cBuf_cb_3$EN_port0__write,
       srvreadAVL_cBuf_cb_3$EN_port1__write,
       srvreadAVL_cBuf_cb_3$EN_port2__write,
       srvreadAVL_cBuf_cb_30$EN_port0__write,
       srvreadAVL_cBuf_cb_30$EN_port1__write,
       srvreadAVL_cBuf_cb_30$EN_port2__write,
       srvreadAVL_cBuf_cb_31$EN_port0__write,
       srvreadAVL_cBuf_cb_31$EN_port1__write,
       srvreadAVL_cBuf_cb_31$EN_port2__write,
       srvreadAVL_cBuf_cb_4$EN_port0__write,
       srvreadAVL_cBuf_cb_4$EN_port1__write,
       srvreadAVL_cBuf_cb_4$EN_port2__write,
       srvreadAVL_cBuf_cb_5$EN_port0__write,
       srvreadAVL_cBuf_cb_5$EN_port1__write,
       srvreadAVL_cBuf_cb_5$EN_port2__write,
       srvreadAVL_cBuf_cb_6$EN_port0__write,
       srvreadAVL_cBuf_cb_6$EN_port1__write,
       srvreadAVL_cBuf_cb_6$EN_port2__write,
       srvreadAVL_cBuf_cb_7$EN_port0__write,
       srvreadAVL_cBuf_cb_7$EN_port1__write,
       srvreadAVL_cBuf_cb_7$EN_port2__write,
       srvreadAVL_cBuf_cb_8$EN_port0__write,
       srvreadAVL_cBuf_cb_8$EN_port1__write,
       srvreadAVL_cBuf_cb_8$EN_port2__write,
       srvreadAVL_cBuf_cb_9$EN_port0__write,
       srvreadAVL_cBuf_cb_9$EN_port1__write,
       srvreadAVL_cBuf_cb_9$EN_port2__write,
       srvreadAVL_cBuf_mb_0$EN_port0__write,
       srvreadAVL_cBuf_mb_1$EN_port0__write,
       srvreadAVL_cBuf_mb_10$EN_port0__write,
       srvreadAVL_cBuf_mb_11$EN_port0__write,
       srvreadAVL_cBuf_mb_12$EN_port0__write,
       srvreadAVL_cBuf_mb_13$EN_port0__write,
       srvreadAVL_cBuf_mb_14$EN_port0__write,
       srvreadAVL_cBuf_mb_15$EN_port0__write,
       srvreadAVL_cBuf_mb_16$EN_port0__write,
       srvreadAVL_cBuf_mb_17$EN_port0__write,
       srvreadAVL_cBuf_mb_18$EN_port0__write,
       srvreadAVL_cBuf_mb_19$EN_port0__write,
       srvreadAVL_cBuf_mb_2$EN_port0__write,
       srvreadAVL_cBuf_mb_20$EN_port0__write,
       srvreadAVL_cBuf_mb_21$EN_port0__write,
       srvreadAVL_cBuf_mb_22$EN_port0__write,
       srvreadAVL_cBuf_mb_23$EN_port0__write,
       srvreadAVL_cBuf_mb_24$EN_port0__write,
       srvreadAVL_cBuf_mb_25$EN_port0__write,
       srvreadAVL_cBuf_mb_26$EN_port0__write,
       srvreadAVL_cBuf_mb_27$EN_port0__write,
       srvreadAVL_cBuf_mb_28$EN_port0__write,
       srvreadAVL_cBuf_mb_29$EN_port0__write,
       srvreadAVL_cBuf_mb_3$EN_port0__write,
       srvreadAVL_cBuf_mb_30$EN_port0__write,
       srvreadAVL_cBuf_mb_31$EN_port0__write,
       srvreadAVL_cBuf_mb_4$EN_port0__write,
       srvreadAVL_cBuf_mb_5$EN_port0__write,
       srvreadAVL_cBuf_mb_6$EN_port0__write,
       srvreadAVL_cBuf_mb_7$EN_port0__write,
       srvreadAVL_cBuf_mb_8$EN_port0__write,
       srvreadAVL_cBuf_mb_9$EN_port0__write,
       srvreadCCI_cBuf_cb_0$EN_port0__write,
       srvreadCCI_cBuf_cb_0$EN_port1__write,
       srvreadCCI_cBuf_cb_0$EN_port2__write,
       srvreadCCI_cBuf_cb_1$EN_port0__write,
       srvreadCCI_cBuf_cb_1$EN_port1__write,
       srvreadCCI_cBuf_cb_1$EN_port2__write,
       srvreadCCI_cBuf_cb_10$EN_port0__write,
       srvreadCCI_cBuf_cb_10$EN_port1__write,
       srvreadCCI_cBuf_cb_10$EN_port2__write,
       srvreadCCI_cBuf_cb_11$EN_port0__write,
       srvreadCCI_cBuf_cb_11$EN_port1__write,
       srvreadCCI_cBuf_cb_11$EN_port2__write,
       srvreadCCI_cBuf_cb_12$EN_port0__write,
       srvreadCCI_cBuf_cb_12$EN_port1__write,
       srvreadCCI_cBuf_cb_12$EN_port2__write,
       srvreadCCI_cBuf_cb_13$EN_port0__write,
       srvreadCCI_cBuf_cb_13$EN_port1__write,
       srvreadCCI_cBuf_cb_13$EN_port2__write,
       srvreadCCI_cBuf_cb_14$EN_port0__write,
       srvreadCCI_cBuf_cb_14$EN_port1__write,
       srvreadCCI_cBuf_cb_14$EN_port2__write,
       srvreadCCI_cBuf_cb_15$EN_port0__write,
       srvreadCCI_cBuf_cb_15$EN_port1__write,
       srvreadCCI_cBuf_cb_15$EN_port2__write,
       srvreadCCI_cBuf_cb_16$EN_port0__write,
       srvreadCCI_cBuf_cb_16$EN_port1__write,
       srvreadCCI_cBuf_cb_16$EN_port2__write,
       srvreadCCI_cBuf_cb_17$EN_port0__write,
       srvreadCCI_cBuf_cb_17$EN_port1__write,
       srvreadCCI_cBuf_cb_17$EN_port2__write,
       srvreadCCI_cBuf_cb_18$EN_port0__write,
       srvreadCCI_cBuf_cb_18$EN_port1__write,
       srvreadCCI_cBuf_cb_18$EN_port2__write,
       srvreadCCI_cBuf_cb_19$EN_port0__write,
       srvreadCCI_cBuf_cb_19$EN_port1__write,
       srvreadCCI_cBuf_cb_19$EN_port2__write,
       srvreadCCI_cBuf_cb_2$EN_port0__write,
       srvreadCCI_cBuf_cb_2$EN_port1__write,
       srvreadCCI_cBuf_cb_2$EN_port2__write,
       srvreadCCI_cBuf_cb_20$EN_port0__write,
       srvreadCCI_cBuf_cb_20$EN_port1__write,
       srvreadCCI_cBuf_cb_20$EN_port2__write,
       srvreadCCI_cBuf_cb_21$EN_port0__write,
       srvreadCCI_cBuf_cb_21$EN_port1__write,
       srvreadCCI_cBuf_cb_21$EN_port2__write,
       srvreadCCI_cBuf_cb_22$EN_port0__write,
       srvreadCCI_cBuf_cb_22$EN_port1__write,
       srvreadCCI_cBuf_cb_22$EN_port2__write,
       srvreadCCI_cBuf_cb_23$EN_port0__write,
       srvreadCCI_cBuf_cb_23$EN_port1__write,
       srvreadCCI_cBuf_cb_23$EN_port2__write,
       srvreadCCI_cBuf_cb_24$EN_port0__write,
       srvreadCCI_cBuf_cb_24$EN_port1__write,
       srvreadCCI_cBuf_cb_24$EN_port2__write,
       srvreadCCI_cBuf_cb_25$EN_port0__write,
       srvreadCCI_cBuf_cb_25$EN_port1__write,
       srvreadCCI_cBuf_cb_25$EN_port2__write,
       srvreadCCI_cBuf_cb_26$EN_port0__write,
       srvreadCCI_cBuf_cb_26$EN_port1__write,
       srvreadCCI_cBuf_cb_26$EN_port2__write,
       srvreadCCI_cBuf_cb_27$EN_port0__write,
       srvreadCCI_cBuf_cb_27$EN_port1__write,
       srvreadCCI_cBuf_cb_27$EN_port2__write,
       srvreadCCI_cBuf_cb_28$EN_port0__write,
       srvreadCCI_cBuf_cb_28$EN_port1__write,
       srvreadCCI_cBuf_cb_28$EN_port2__write,
       srvreadCCI_cBuf_cb_29$EN_port0__write,
       srvreadCCI_cBuf_cb_29$EN_port1__write,
       srvreadCCI_cBuf_cb_29$EN_port2__write,
       srvreadCCI_cBuf_cb_3$EN_port0__write,
       srvreadCCI_cBuf_cb_3$EN_port1__write,
       srvreadCCI_cBuf_cb_3$EN_port2__write,
       srvreadCCI_cBuf_cb_30$EN_port0__write,
       srvreadCCI_cBuf_cb_30$EN_port1__write,
       srvreadCCI_cBuf_cb_30$EN_port2__write,
       srvreadCCI_cBuf_cb_31$EN_port0__write,
       srvreadCCI_cBuf_cb_31$EN_port1__write,
       srvreadCCI_cBuf_cb_31$EN_port2__write,
       srvreadCCI_cBuf_cb_4$EN_port0__write,
       srvreadCCI_cBuf_cb_4$EN_port1__write,
       srvreadCCI_cBuf_cb_4$EN_port2__write,
       srvreadCCI_cBuf_cb_5$EN_port0__write,
       srvreadCCI_cBuf_cb_5$EN_port1__write,
       srvreadCCI_cBuf_cb_5$EN_port2__write,
       srvreadCCI_cBuf_cb_6$EN_port0__write,
       srvreadCCI_cBuf_cb_6$EN_port1__write,
       srvreadCCI_cBuf_cb_6$EN_port2__write,
       srvreadCCI_cBuf_cb_7$EN_port0__write,
       srvreadCCI_cBuf_cb_7$EN_port1__write,
       srvreadCCI_cBuf_cb_7$EN_port2__write,
       srvreadCCI_cBuf_cb_8$EN_port0__write,
       srvreadCCI_cBuf_cb_8$EN_port1__write,
       srvreadCCI_cBuf_cb_8$EN_port2__write,
       srvreadCCI_cBuf_cb_9$EN_port0__write,
       srvreadCCI_cBuf_cb_9$EN_port1__write,
       srvreadCCI_cBuf_cb_9$EN_port2__write,
       srvreadCCI_cBuf_mb_0$EN_port0__write,
       srvreadCCI_cBuf_mb_1$EN_port0__write,
       srvreadCCI_cBuf_mb_10$EN_port0__write,
       srvreadCCI_cBuf_mb_11$EN_port0__write,
       srvreadCCI_cBuf_mb_12$EN_port0__write,
       srvreadCCI_cBuf_mb_13$EN_port0__write,
       srvreadCCI_cBuf_mb_14$EN_port0__write,
       srvreadCCI_cBuf_mb_15$EN_port0__write,
       srvreadCCI_cBuf_mb_16$EN_port0__write,
       srvreadCCI_cBuf_mb_17$EN_port0__write,
       srvreadCCI_cBuf_mb_18$EN_port0__write,
       srvreadCCI_cBuf_mb_19$EN_port0__write,
       srvreadCCI_cBuf_mb_2$EN_port0__write,
       srvreadCCI_cBuf_mb_20$EN_port0__write,
       srvreadCCI_cBuf_mb_21$EN_port0__write,
       srvreadCCI_cBuf_mb_22$EN_port0__write,
       srvreadCCI_cBuf_mb_23$EN_port0__write,
       srvreadCCI_cBuf_mb_24$EN_port0__write,
       srvreadCCI_cBuf_mb_25$EN_port0__write,
       srvreadCCI_cBuf_mb_26$EN_port0__write,
       srvreadCCI_cBuf_mb_27$EN_port0__write,
       srvreadCCI_cBuf_mb_28$EN_port0__write,
       srvreadCCI_cBuf_mb_29$EN_port0__write,
       srvreadCCI_cBuf_mb_3$EN_port0__write,
       srvreadCCI_cBuf_mb_30$EN_port0__write,
       srvreadCCI_cBuf_mb_31$EN_port0__write,
       srvreadCCI_cBuf_mb_4$EN_port0__write,
       srvreadCCI_cBuf_mb_5$EN_port0__write,
       srvreadCCI_cBuf_mb_6$EN_port0__write,
       srvreadCCI_cBuf_mb_7$EN_port0__write,
       srvreadCCI_cBuf_mb_8$EN_port0__write,
       srvreadCCI_cBuf_mb_9$EN_port0__write,
       srvwriteAVL_cBuf_cb_0$EN_port0__write,
       srvwriteAVL_cBuf_cb_0$EN_port1__write,
       srvwriteAVL_cBuf_cb_0$EN_port2__write,
       srvwriteAVL_cBuf_cb_1$EN_port0__write,
       srvwriteAVL_cBuf_cb_1$EN_port1__write,
       srvwriteAVL_cBuf_cb_1$EN_port2__write,
       srvwriteAVL_cBuf_cb_10$EN_port0__write,
       srvwriteAVL_cBuf_cb_10$EN_port1__write,
       srvwriteAVL_cBuf_cb_10$EN_port2__write,
       srvwriteAVL_cBuf_cb_11$EN_port0__write,
       srvwriteAVL_cBuf_cb_11$EN_port1__write,
       srvwriteAVL_cBuf_cb_11$EN_port2__write,
       srvwriteAVL_cBuf_cb_12$EN_port0__write,
       srvwriteAVL_cBuf_cb_12$EN_port1__write,
       srvwriteAVL_cBuf_cb_12$EN_port2__write,
       srvwriteAVL_cBuf_cb_13$EN_port0__write,
       srvwriteAVL_cBuf_cb_13$EN_port1__write,
       srvwriteAVL_cBuf_cb_13$EN_port2__write,
       srvwriteAVL_cBuf_cb_14$EN_port0__write,
       srvwriteAVL_cBuf_cb_14$EN_port1__write,
       srvwriteAVL_cBuf_cb_14$EN_port2__write,
       srvwriteAVL_cBuf_cb_15$EN_port0__write,
       srvwriteAVL_cBuf_cb_15$EN_port1__write,
       srvwriteAVL_cBuf_cb_15$EN_port2__write,
       srvwriteAVL_cBuf_cb_16$EN_port0__write,
       srvwriteAVL_cBuf_cb_16$EN_port1__write,
       srvwriteAVL_cBuf_cb_16$EN_port2__write,
       srvwriteAVL_cBuf_cb_17$EN_port0__write,
       srvwriteAVL_cBuf_cb_17$EN_port1__write,
       srvwriteAVL_cBuf_cb_17$EN_port2__write,
       srvwriteAVL_cBuf_cb_18$EN_port0__write,
       srvwriteAVL_cBuf_cb_18$EN_port1__write,
       srvwriteAVL_cBuf_cb_18$EN_port2__write,
       srvwriteAVL_cBuf_cb_19$EN_port0__write,
       srvwriteAVL_cBuf_cb_19$EN_port1__write,
       srvwriteAVL_cBuf_cb_19$EN_port2__write,
       srvwriteAVL_cBuf_cb_2$EN_port0__write,
       srvwriteAVL_cBuf_cb_2$EN_port1__write,
       srvwriteAVL_cBuf_cb_2$EN_port2__write,
       srvwriteAVL_cBuf_cb_20$EN_port0__write,
       srvwriteAVL_cBuf_cb_20$EN_port1__write,
       srvwriteAVL_cBuf_cb_20$EN_port2__write,
       srvwriteAVL_cBuf_cb_21$EN_port0__write,
       srvwriteAVL_cBuf_cb_21$EN_port1__write,
       srvwriteAVL_cBuf_cb_21$EN_port2__write,
       srvwriteAVL_cBuf_cb_22$EN_port0__write,
       srvwriteAVL_cBuf_cb_22$EN_port1__write,
       srvwriteAVL_cBuf_cb_22$EN_port2__write,
       srvwriteAVL_cBuf_cb_23$EN_port0__write,
       srvwriteAVL_cBuf_cb_23$EN_port1__write,
       srvwriteAVL_cBuf_cb_23$EN_port2__write,
       srvwriteAVL_cBuf_cb_24$EN_port0__write,
       srvwriteAVL_cBuf_cb_24$EN_port1__write,
       srvwriteAVL_cBuf_cb_24$EN_port2__write,
       srvwriteAVL_cBuf_cb_25$EN_port0__write,
       srvwriteAVL_cBuf_cb_25$EN_port1__write,
       srvwriteAVL_cBuf_cb_25$EN_port2__write,
       srvwriteAVL_cBuf_cb_26$EN_port0__write,
       srvwriteAVL_cBuf_cb_26$EN_port1__write,
       srvwriteAVL_cBuf_cb_26$EN_port2__write,
       srvwriteAVL_cBuf_cb_27$EN_port0__write,
       srvwriteAVL_cBuf_cb_27$EN_port1__write,
       srvwriteAVL_cBuf_cb_27$EN_port2__write,
       srvwriteAVL_cBuf_cb_28$EN_port0__write,
       srvwriteAVL_cBuf_cb_28$EN_port1__write,
       srvwriteAVL_cBuf_cb_28$EN_port2__write,
       srvwriteAVL_cBuf_cb_29$EN_port0__write,
       srvwriteAVL_cBuf_cb_29$EN_port1__write,
       srvwriteAVL_cBuf_cb_29$EN_port2__write,
       srvwriteAVL_cBuf_cb_3$EN_port0__write,
       srvwriteAVL_cBuf_cb_3$EN_port1__write,
       srvwriteAVL_cBuf_cb_3$EN_port2__write,
       srvwriteAVL_cBuf_cb_30$EN_port0__write,
       srvwriteAVL_cBuf_cb_30$EN_port1__write,
       srvwriteAVL_cBuf_cb_30$EN_port2__write,
       srvwriteAVL_cBuf_cb_31$EN_port0__write,
       srvwriteAVL_cBuf_cb_31$EN_port1__write,
       srvwriteAVL_cBuf_cb_31$EN_port2__write,
       srvwriteAVL_cBuf_cb_4$EN_port0__write,
       srvwriteAVL_cBuf_cb_4$EN_port1__write,
       srvwriteAVL_cBuf_cb_4$EN_port2__write,
       srvwriteAVL_cBuf_cb_5$EN_port0__write,
       srvwriteAVL_cBuf_cb_5$EN_port1__write,
       srvwriteAVL_cBuf_cb_5$EN_port2__write,
       srvwriteAVL_cBuf_cb_6$EN_port0__write,
       srvwriteAVL_cBuf_cb_6$EN_port1__write,
       srvwriteAVL_cBuf_cb_6$EN_port2__write,
       srvwriteAVL_cBuf_cb_7$EN_port0__write,
       srvwriteAVL_cBuf_cb_7$EN_port1__write,
       srvwriteAVL_cBuf_cb_7$EN_port2__write,
       srvwriteAVL_cBuf_cb_8$EN_port0__write,
       srvwriteAVL_cBuf_cb_8$EN_port1__write,
       srvwriteAVL_cBuf_cb_8$EN_port2__write,
       srvwriteAVL_cBuf_cb_9$EN_port0__write,
       srvwriteAVL_cBuf_cb_9$EN_port1__write,
       srvwriteAVL_cBuf_cb_9$EN_port2__write,
       srvwriteAVL_cBuf_mb_0$EN_port0__write,
       srvwriteAVL_cBuf_mb_1$EN_port0__write,
       srvwriteAVL_cBuf_mb_10$EN_port0__write,
       srvwriteAVL_cBuf_mb_11$EN_port0__write,
       srvwriteAVL_cBuf_mb_12$EN_port0__write,
       srvwriteAVL_cBuf_mb_13$EN_port0__write,
       srvwriteAVL_cBuf_mb_14$EN_port0__write,
       srvwriteAVL_cBuf_mb_15$EN_port0__write,
       srvwriteAVL_cBuf_mb_16$EN_port0__write,
       srvwriteAVL_cBuf_mb_17$EN_port0__write,
       srvwriteAVL_cBuf_mb_18$EN_port0__write,
       srvwriteAVL_cBuf_mb_19$EN_port0__write,
       srvwriteAVL_cBuf_mb_2$EN_port0__write,
       srvwriteAVL_cBuf_mb_20$EN_port0__write,
       srvwriteAVL_cBuf_mb_21$EN_port0__write,
       srvwriteAVL_cBuf_mb_22$EN_port0__write,
       srvwriteAVL_cBuf_mb_23$EN_port0__write,
       srvwriteAVL_cBuf_mb_24$EN_port0__write,
       srvwriteAVL_cBuf_mb_25$EN_port0__write,
       srvwriteAVL_cBuf_mb_26$EN_port0__write,
       srvwriteAVL_cBuf_mb_27$EN_port0__write,
       srvwriteAVL_cBuf_mb_28$EN_port0__write,
       srvwriteAVL_cBuf_mb_29$EN_port0__write,
       srvwriteAVL_cBuf_mb_3$EN_port0__write,
       srvwriteAVL_cBuf_mb_30$EN_port0__write,
       srvwriteAVL_cBuf_mb_31$EN_port0__write,
       srvwriteAVL_cBuf_mb_4$EN_port0__write,
       srvwriteAVL_cBuf_mb_5$EN_port0__write,
       srvwriteAVL_cBuf_mb_6$EN_port0__write,
       srvwriteAVL_cBuf_mb_7$EN_port0__write,
       srvwriteAVL_cBuf_mb_8$EN_port0__write,
       srvwriteAVL_cBuf_mb_9$EN_port0__write,
       srvwriteCCI_cBuf_cb_0$EN_port0__write,
       srvwriteCCI_cBuf_cb_0$EN_port1__write,
       srvwriteCCI_cBuf_cb_0$EN_port2__write,
       srvwriteCCI_cBuf_cb_1$EN_port0__write,
       srvwriteCCI_cBuf_cb_1$EN_port1__write,
       srvwriteCCI_cBuf_cb_1$EN_port2__write,
       srvwriteCCI_cBuf_cb_10$EN_port0__write,
       srvwriteCCI_cBuf_cb_10$EN_port1__write,
       srvwriteCCI_cBuf_cb_10$EN_port2__write,
       srvwriteCCI_cBuf_cb_11$EN_port0__write,
       srvwriteCCI_cBuf_cb_11$EN_port1__write,
       srvwriteCCI_cBuf_cb_11$EN_port2__write,
       srvwriteCCI_cBuf_cb_12$EN_port0__write,
       srvwriteCCI_cBuf_cb_12$EN_port1__write,
       srvwriteCCI_cBuf_cb_12$EN_port2__write,
       srvwriteCCI_cBuf_cb_13$EN_port0__write,
       srvwriteCCI_cBuf_cb_13$EN_port1__write,
       srvwriteCCI_cBuf_cb_13$EN_port2__write,
       srvwriteCCI_cBuf_cb_14$EN_port0__write,
       srvwriteCCI_cBuf_cb_14$EN_port1__write,
       srvwriteCCI_cBuf_cb_14$EN_port2__write,
       srvwriteCCI_cBuf_cb_15$EN_port0__write,
       srvwriteCCI_cBuf_cb_15$EN_port1__write,
       srvwriteCCI_cBuf_cb_15$EN_port2__write,
       srvwriteCCI_cBuf_cb_16$EN_port0__write,
       srvwriteCCI_cBuf_cb_16$EN_port1__write,
       srvwriteCCI_cBuf_cb_16$EN_port2__write,
       srvwriteCCI_cBuf_cb_17$EN_port0__write,
       srvwriteCCI_cBuf_cb_17$EN_port1__write,
       srvwriteCCI_cBuf_cb_17$EN_port2__write,
       srvwriteCCI_cBuf_cb_18$EN_port0__write,
       srvwriteCCI_cBuf_cb_18$EN_port1__write,
       srvwriteCCI_cBuf_cb_18$EN_port2__write,
       srvwriteCCI_cBuf_cb_19$EN_port0__write,
       srvwriteCCI_cBuf_cb_19$EN_port1__write,
       srvwriteCCI_cBuf_cb_19$EN_port2__write,
       srvwriteCCI_cBuf_cb_2$EN_port0__write,
       srvwriteCCI_cBuf_cb_2$EN_port1__write,
       srvwriteCCI_cBuf_cb_2$EN_port2__write,
       srvwriteCCI_cBuf_cb_20$EN_port0__write,
       srvwriteCCI_cBuf_cb_20$EN_port1__write,
       srvwriteCCI_cBuf_cb_20$EN_port2__write,
       srvwriteCCI_cBuf_cb_21$EN_port0__write,
       srvwriteCCI_cBuf_cb_21$EN_port1__write,
       srvwriteCCI_cBuf_cb_21$EN_port2__write,
       srvwriteCCI_cBuf_cb_22$EN_port0__write,
       srvwriteCCI_cBuf_cb_22$EN_port1__write,
       srvwriteCCI_cBuf_cb_22$EN_port2__write,
       srvwriteCCI_cBuf_cb_23$EN_port0__write,
       srvwriteCCI_cBuf_cb_23$EN_port1__write,
       srvwriteCCI_cBuf_cb_23$EN_port2__write,
       srvwriteCCI_cBuf_cb_24$EN_port0__write,
       srvwriteCCI_cBuf_cb_24$EN_port1__write,
       srvwriteCCI_cBuf_cb_24$EN_port2__write,
       srvwriteCCI_cBuf_cb_25$EN_port0__write,
       srvwriteCCI_cBuf_cb_25$EN_port1__write,
       srvwriteCCI_cBuf_cb_25$EN_port2__write,
       srvwriteCCI_cBuf_cb_26$EN_port0__write,
       srvwriteCCI_cBuf_cb_26$EN_port1__write,
       srvwriteCCI_cBuf_cb_26$EN_port2__write,
       srvwriteCCI_cBuf_cb_27$EN_port0__write,
       srvwriteCCI_cBuf_cb_27$EN_port1__write,
       srvwriteCCI_cBuf_cb_27$EN_port2__write,
       srvwriteCCI_cBuf_cb_28$EN_port0__write,
       srvwriteCCI_cBuf_cb_28$EN_port1__write,
       srvwriteCCI_cBuf_cb_28$EN_port2__write,
       srvwriteCCI_cBuf_cb_29$EN_port0__write,
       srvwriteCCI_cBuf_cb_29$EN_port1__write,
       srvwriteCCI_cBuf_cb_29$EN_port2__write,
       srvwriteCCI_cBuf_cb_3$EN_port0__write,
       srvwriteCCI_cBuf_cb_3$EN_port1__write,
       srvwriteCCI_cBuf_cb_3$EN_port2__write,
       srvwriteCCI_cBuf_cb_30$EN_port0__write,
       srvwriteCCI_cBuf_cb_30$EN_port1__write,
       srvwriteCCI_cBuf_cb_30$EN_port2__write,
       srvwriteCCI_cBuf_cb_31$EN_port0__write,
       srvwriteCCI_cBuf_cb_31$EN_port1__write,
       srvwriteCCI_cBuf_cb_31$EN_port2__write,
       srvwriteCCI_cBuf_cb_4$EN_port0__write,
       srvwriteCCI_cBuf_cb_4$EN_port1__write,
       srvwriteCCI_cBuf_cb_4$EN_port2__write,
       srvwriteCCI_cBuf_cb_5$EN_port0__write,
       srvwriteCCI_cBuf_cb_5$EN_port1__write,
       srvwriteCCI_cBuf_cb_5$EN_port2__write,
       srvwriteCCI_cBuf_cb_6$EN_port0__write,
       srvwriteCCI_cBuf_cb_6$EN_port1__write,
       srvwriteCCI_cBuf_cb_6$EN_port2__write,
       srvwriteCCI_cBuf_cb_7$EN_port0__write,
       srvwriteCCI_cBuf_cb_7$EN_port1__write,
       srvwriteCCI_cBuf_cb_7$EN_port2__write,
       srvwriteCCI_cBuf_cb_8$EN_port0__write,
       srvwriteCCI_cBuf_cb_8$EN_port1__write,
       srvwriteCCI_cBuf_cb_8$EN_port2__write,
       srvwriteCCI_cBuf_cb_9$EN_port0__write,
       srvwriteCCI_cBuf_cb_9$EN_port1__write,
       srvwriteCCI_cBuf_cb_9$EN_port2__write,
       srvwriteCCI_cBuf_mb_0$EN_port0__write,
       srvwriteCCI_cBuf_mb_1$EN_port0__write,
       srvwriteCCI_cBuf_mb_10$EN_port0__write,
       srvwriteCCI_cBuf_mb_11$EN_port0__write,
       srvwriteCCI_cBuf_mb_12$EN_port0__write,
       srvwriteCCI_cBuf_mb_13$EN_port0__write,
       srvwriteCCI_cBuf_mb_14$EN_port0__write,
       srvwriteCCI_cBuf_mb_15$EN_port0__write,
       srvwriteCCI_cBuf_mb_16$EN_port0__write,
       srvwriteCCI_cBuf_mb_17$EN_port0__write,
       srvwriteCCI_cBuf_mb_18$EN_port0__write,
       srvwriteCCI_cBuf_mb_19$EN_port0__write,
       srvwriteCCI_cBuf_mb_2$EN_port0__write,
       srvwriteCCI_cBuf_mb_20$EN_port0__write,
       srvwriteCCI_cBuf_mb_21$EN_port0__write,
       srvwriteCCI_cBuf_mb_22$EN_port0__write,
       srvwriteCCI_cBuf_mb_23$EN_port0__write,
       srvwriteCCI_cBuf_mb_24$EN_port0__write,
       srvwriteCCI_cBuf_mb_25$EN_port0__write,
       srvwriteCCI_cBuf_mb_26$EN_port0__write,
       srvwriteCCI_cBuf_mb_27$EN_port0__write,
       srvwriteCCI_cBuf_mb_28$EN_port0__write,
       srvwriteCCI_cBuf_mb_29$EN_port0__write,
       srvwriteCCI_cBuf_mb_3$EN_port0__write,
       srvwriteCCI_cBuf_mb_30$EN_port0__write,
       srvwriteCCI_cBuf_mb_31$EN_port0__write,
       srvwriteCCI_cBuf_mb_4$EN_port0__write,
       srvwriteCCI_cBuf_mb_5$EN_port0__write,
       srvwriteCCI_cBuf_mb_6$EN_port0__write,
       srvwriteCCI_cBuf_mb_7$EN_port0__write,
       srvwriteCCI_cBuf_mb_8$EN_port0__write,
       srvwriteCCI_cBuf_mb_9$EN_port0__write;

  // register regsetRd_addr_readAVL
  reg [63 : 0] regsetRd_addr_readAVL;
  wire [63 : 0] regsetRd_addr_readAVL$D_IN;
  wire regsetRd_addr_readAVL$EN;

  // register regsetRd_addr_readCCI
  reg [63 : 0] regsetRd_addr_readCCI;
  wire [63 : 0] regsetRd_addr_readCCI$D_IN;
  wire regsetRd_addr_readCCI$EN;

  // register regsetWr_addr_writeAVL
  reg [63 : 0] regsetWr_addr_writeAVL;
  wire [63 : 0] regsetWr_addr_writeAVL$D_IN;
  wire regsetWr_addr_writeAVL$EN;

  // register regsetWr_addr_writeCCI
  reg [63 : 0] regsetWr_addr_writeCCI;
  wire [63 : 0] regsetWr_addr_writeCCI$D_IN;
  wire regsetWr_addr_writeCCI$EN;

  // register srvmcS_busy
  reg srvmcS_busy;
  wire srvmcS_busy$D_IN, srvmcS_busy$EN;

  // register srvmcS_lock
  reg srvmcS_lock;
  wire srvmcS_lock$D_IN, srvmcS_lock$EN;

  // register srvmcS_mcAB_busy
  reg srvmcS_mcAB_busy;
  wire srvmcS_mcAB_busy$D_IN, srvmcS_mcAB_busy$EN;

  // register srvmcS_mcAB_dataCntR
  reg [63 : 0] srvmcS_mcAB_dataCntR;
  wire [63 : 0] srvmcS_mcAB_dataCntR$D_IN;
  wire srvmcS_mcAB_dataCntR$EN;

  // register srvmcS_mcAB_dataCntW
  reg [63 : 0] srvmcS_mcAB_dataCntW;
  wire [63 : 0] srvmcS_mcAB_dataCntW$D_IN;
  wire srvmcS_mcAB_dataCntW$EN;

  // register srvmcS_mcAB_dataCpCnt
  reg [63 : 0] srvmcS_mcAB_dataCpCnt;
  wire [63 : 0] srvmcS_mcAB_dataCpCnt$D_IN;
  wire srvmcS_mcAB_dataCpCnt$EN;

  // register srvmcS_mcAB_lock
  reg srvmcS_mcAB_lock;
  wire srvmcS_mcAB_lock$D_IN, srvmcS_mcAB_lock$EN;

  // register srvmcS_mcAB_outHead
  reg [383 : 0] srvmcS_mcAB_outHead;
  wire [383 : 0] srvmcS_mcAB_outHead$D_IN;
  wire srvmcS_mcAB_outHead$EN;

  // register srvmcS_mcBA_busy
  reg srvmcS_mcBA_busy;
  wire srvmcS_mcBA_busy$D_IN, srvmcS_mcBA_busy$EN;

  // register srvmcS_mcBA_dataCntR
  reg [63 : 0] srvmcS_mcBA_dataCntR;
  wire [63 : 0] srvmcS_mcBA_dataCntR$D_IN;
  wire srvmcS_mcBA_dataCntR$EN;

  // register srvmcS_mcBA_dataCntW
  reg [63 : 0] srvmcS_mcBA_dataCntW;
  wire [63 : 0] srvmcS_mcBA_dataCntW$D_IN;
  wire srvmcS_mcBA_dataCntW$EN;

  // register srvmcS_mcBA_dataCpCnt
  reg [63 : 0] srvmcS_mcBA_dataCpCnt;
  wire [63 : 0] srvmcS_mcBA_dataCpCnt$D_IN;
  wire srvmcS_mcBA_dataCpCnt$EN;

  // register srvmcS_mcBA_lock
  reg srvmcS_mcBA_lock;
  wire srvmcS_mcBA_lock$D_IN, srvmcS_mcBA_lock$EN;

  // register srvmcS_mcBA_outHead
  reg [383 : 0] srvmcS_mcBA_outHead;
  wire [383 : 0] srvmcS_mcBA_outHead$D_IN;
  wire srvmcS_mcBA_outHead$EN;

  // register srvmcS_outHead
  reg [383 : 0] srvmcS_outHead;
  wire [383 : 0] srvmcS_outHead$D_IN;
  wire srvmcS_outHead$EN;

  // register srvmcS_ready
  reg srvmcS_ready;
  wire srvmcS_ready$D_IN, srvmcS_ready$EN;

  // register srvreadAVL_cBuf_cb_0
  reg [512 : 0] srvreadAVL_cBuf_cb_0;
  wire [512 : 0] srvreadAVL_cBuf_cb_0$D_IN;
  wire srvreadAVL_cBuf_cb_0$EN;

  // register srvreadAVL_cBuf_cb_1
  reg [512 : 0] srvreadAVL_cBuf_cb_1;
  wire [512 : 0] srvreadAVL_cBuf_cb_1$D_IN;
  wire srvreadAVL_cBuf_cb_1$EN;

  // register srvreadAVL_cBuf_cb_10
  reg [512 : 0] srvreadAVL_cBuf_cb_10;
  wire [512 : 0] srvreadAVL_cBuf_cb_10$D_IN;
  wire srvreadAVL_cBuf_cb_10$EN;

  // register srvreadAVL_cBuf_cb_11
  reg [512 : 0] srvreadAVL_cBuf_cb_11;
  wire [512 : 0] srvreadAVL_cBuf_cb_11$D_IN;
  wire srvreadAVL_cBuf_cb_11$EN;

  // register srvreadAVL_cBuf_cb_12
  reg [512 : 0] srvreadAVL_cBuf_cb_12;
  wire [512 : 0] srvreadAVL_cBuf_cb_12$D_IN;
  wire srvreadAVL_cBuf_cb_12$EN;

  // register srvreadAVL_cBuf_cb_13
  reg [512 : 0] srvreadAVL_cBuf_cb_13;
  wire [512 : 0] srvreadAVL_cBuf_cb_13$D_IN;
  wire srvreadAVL_cBuf_cb_13$EN;

  // register srvreadAVL_cBuf_cb_14
  reg [512 : 0] srvreadAVL_cBuf_cb_14;
  wire [512 : 0] srvreadAVL_cBuf_cb_14$D_IN;
  wire srvreadAVL_cBuf_cb_14$EN;

  // register srvreadAVL_cBuf_cb_15
  reg [512 : 0] srvreadAVL_cBuf_cb_15;
  wire [512 : 0] srvreadAVL_cBuf_cb_15$D_IN;
  wire srvreadAVL_cBuf_cb_15$EN;

  // register srvreadAVL_cBuf_cb_16
  reg [512 : 0] srvreadAVL_cBuf_cb_16;
  wire [512 : 0] srvreadAVL_cBuf_cb_16$D_IN;
  wire srvreadAVL_cBuf_cb_16$EN;

  // register srvreadAVL_cBuf_cb_17
  reg [512 : 0] srvreadAVL_cBuf_cb_17;
  wire [512 : 0] srvreadAVL_cBuf_cb_17$D_IN;
  wire srvreadAVL_cBuf_cb_17$EN;

  // register srvreadAVL_cBuf_cb_18
  reg [512 : 0] srvreadAVL_cBuf_cb_18;
  wire [512 : 0] srvreadAVL_cBuf_cb_18$D_IN;
  wire srvreadAVL_cBuf_cb_18$EN;

  // register srvreadAVL_cBuf_cb_19
  reg [512 : 0] srvreadAVL_cBuf_cb_19;
  wire [512 : 0] srvreadAVL_cBuf_cb_19$D_IN;
  wire srvreadAVL_cBuf_cb_19$EN;

  // register srvreadAVL_cBuf_cb_2
  reg [512 : 0] srvreadAVL_cBuf_cb_2;
  wire [512 : 0] srvreadAVL_cBuf_cb_2$D_IN;
  wire srvreadAVL_cBuf_cb_2$EN;

  // register srvreadAVL_cBuf_cb_20
  reg [512 : 0] srvreadAVL_cBuf_cb_20;
  wire [512 : 0] srvreadAVL_cBuf_cb_20$D_IN;
  wire srvreadAVL_cBuf_cb_20$EN;

  // register srvreadAVL_cBuf_cb_21
  reg [512 : 0] srvreadAVL_cBuf_cb_21;
  wire [512 : 0] srvreadAVL_cBuf_cb_21$D_IN;
  wire srvreadAVL_cBuf_cb_21$EN;

  // register srvreadAVL_cBuf_cb_22
  reg [512 : 0] srvreadAVL_cBuf_cb_22;
  wire [512 : 0] srvreadAVL_cBuf_cb_22$D_IN;
  wire srvreadAVL_cBuf_cb_22$EN;

  // register srvreadAVL_cBuf_cb_23
  reg [512 : 0] srvreadAVL_cBuf_cb_23;
  wire [512 : 0] srvreadAVL_cBuf_cb_23$D_IN;
  wire srvreadAVL_cBuf_cb_23$EN;

  // register srvreadAVL_cBuf_cb_24
  reg [512 : 0] srvreadAVL_cBuf_cb_24;
  wire [512 : 0] srvreadAVL_cBuf_cb_24$D_IN;
  wire srvreadAVL_cBuf_cb_24$EN;

  // register srvreadAVL_cBuf_cb_25
  reg [512 : 0] srvreadAVL_cBuf_cb_25;
  wire [512 : 0] srvreadAVL_cBuf_cb_25$D_IN;
  wire srvreadAVL_cBuf_cb_25$EN;

  // register srvreadAVL_cBuf_cb_26
  reg [512 : 0] srvreadAVL_cBuf_cb_26;
  wire [512 : 0] srvreadAVL_cBuf_cb_26$D_IN;
  wire srvreadAVL_cBuf_cb_26$EN;

  // register srvreadAVL_cBuf_cb_27
  reg [512 : 0] srvreadAVL_cBuf_cb_27;
  wire [512 : 0] srvreadAVL_cBuf_cb_27$D_IN;
  wire srvreadAVL_cBuf_cb_27$EN;

  // register srvreadAVL_cBuf_cb_28
  reg [512 : 0] srvreadAVL_cBuf_cb_28;
  wire [512 : 0] srvreadAVL_cBuf_cb_28$D_IN;
  wire srvreadAVL_cBuf_cb_28$EN;

  // register srvreadAVL_cBuf_cb_29
  reg [512 : 0] srvreadAVL_cBuf_cb_29;
  wire [512 : 0] srvreadAVL_cBuf_cb_29$D_IN;
  wire srvreadAVL_cBuf_cb_29$EN;

  // register srvreadAVL_cBuf_cb_3
  reg [512 : 0] srvreadAVL_cBuf_cb_3;
  wire [512 : 0] srvreadAVL_cBuf_cb_3$D_IN;
  wire srvreadAVL_cBuf_cb_3$EN;

  // register srvreadAVL_cBuf_cb_30
  reg [512 : 0] srvreadAVL_cBuf_cb_30;
  wire [512 : 0] srvreadAVL_cBuf_cb_30$D_IN;
  wire srvreadAVL_cBuf_cb_30$EN;

  // register srvreadAVL_cBuf_cb_31
  reg [512 : 0] srvreadAVL_cBuf_cb_31;
  wire [512 : 0] srvreadAVL_cBuf_cb_31$D_IN;
  wire srvreadAVL_cBuf_cb_31$EN;

  // register srvreadAVL_cBuf_cb_4
  reg [512 : 0] srvreadAVL_cBuf_cb_4;
  wire [512 : 0] srvreadAVL_cBuf_cb_4$D_IN;
  wire srvreadAVL_cBuf_cb_4$EN;

  // register srvreadAVL_cBuf_cb_5
  reg [512 : 0] srvreadAVL_cBuf_cb_5;
  wire [512 : 0] srvreadAVL_cBuf_cb_5$D_IN;
  wire srvreadAVL_cBuf_cb_5$EN;

  // register srvreadAVL_cBuf_cb_6
  reg [512 : 0] srvreadAVL_cBuf_cb_6;
  wire [512 : 0] srvreadAVL_cBuf_cb_6$D_IN;
  wire srvreadAVL_cBuf_cb_6$EN;

  // register srvreadAVL_cBuf_cb_7
  reg [512 : 0] srvreadAVL_cBuf_cb_7;
  wire [512 : 0] srvreadAVL_cBuf_cb_7$D_IN;
  wire srvreadAVL_cBuf_cb_7$EN;

  // register srvreadAVL_cBuf_cb_8
  reg [512 : 0] srvreadAVL_cBuf_cb_8;
  wire [512 : 0] srvreadAVL_cBuf_cb_8$D_IN;
  wire srvreadAVL_cBuf_cb_8$EN;

  // register srvreadAVL_cBuf_cb_9
  reg [512 : 0] srvreadAVL_cBuf_cb_9;
  wire [512 : 0] srvreadAVL_cBuf_cb_9$D_IN;
  wire srvreadAVL_cBuf_cb_9$EN;

  // register srvreadAVL_cBuf_cnt
  reg [5 : 0] srvreadAVL_cBuf_cnt;
  wire [5 : 0] srvreadAVL_cBuf_cnt$D_IN;
  wire srvreadAVL_cBuf_cnt$EN;

  // register srvreadAVL_cBuf_iidx
  reg [5 : 0] srvreadAVL_cBuf_iidx;
  wire [5 : 0] srvreadAVL_cBuf_iidx$D_IN;
  wire srvreadAVL_cBuf_iidx$EN;

  // register srvreadAVL_cBuf_mb_0
  reg [191 : 0] srvreadAVL_cBuf_mb_0;
  wire [191 : 0] srvreadAVL_cBuf_mb_0$D_IN;
  wire srvreadAVL_cBuf_mb_0$EN;

  // register srvreadAVL_cBuf_mb_1
  reg [191 : 0] srvreadAVL_cBuf_mb_1;
  wire [191 : 0] srvreadAVL_cBuf_mb_1$D_IN;
  wire srvreadAVL_cBuf_mb_1$EN;

  // register srvreadAVL_cBuf_mb_10
  reg [191 : 0] srvreadAVL_cBuf_mb_10;
  wire [191 : 0] srvreadAVL_cBuf_mb_10$D_IN;
  wire srvreadAVL_cBuf_mb_10$EN;

  // register srvreadAVL_cBuf_mb_11
  reg [191 : 0] srvreadAVL_cBuf_mb_11;
  wire [191 : 0] srvreadAVL_cBuf_mb_11$D_IN;
  wire srvreadAVL_cBuf_mb_11$EN;

  // register srvreadAVL_cBuf_mb_12
  reg [191 : 0] srvreadAVL_cBuf_mb_12;
  wire [191 : 0] srvreadAVL_cBuf_mb_12$D_IN;
  wire srvreadAVL_cBuf_mb_12$EN;

  // register srvreadAVL_cBuf_mb_13
  reg [191 : 0] srvreadAVL_cBuf_mb_13;
  wire [191 : 0] srvreadAVL_cBuf_mb_13$D_IN;
  wire srvreadAVL_cBuf_mb_13$EN;

  // register srvreadAVL_cBuf_mb_14
  reg [191 : 0] srvreadAVL_cBuf_mb_14;
  wire [191 : 0] srvreadAVL_cBuf_mb_14$D_IN;
  wire srvreadAVL_cBuf_mb_14$EN;

  // register srvreadAVL_cBuf_mb_15
  reg [191 : 0] srvreadAVL_cBuf_mb_15;
  wire [191 : 0] srvreadAVL_cBuf_mb_15$D_IN;
  wire srvreadAVL_cBuf_mb_15$EN;

  // register srvreadAVL_cBuf_mb_16
  reg [191 : 0] srvreadAVL_cBuf_mb_16;
  wire [191 : 0] srvreadAVL_cBuf_mb_16$D_IN;
  wire srvreadAVL_cBuf_mb_16$EN;

  // register srvreadAVL_cBuf_mb_17
  reg [191 : 0] srvreadAVL_cBuf_mb_17;
  wire [191 : 0] srvreadAVL_cBuf_mb_17$D_IN;
  wire srvreadAVL_cBuf_mb_17$EN;

  // register srvreadAVL_cBuf_mb_18
  reg [191 : 0] srvreadAVL_cBuf_mb_18;
  wire [191 : 0] srvreadAVL_cBuf_mb_18$D_IN;
  wire srvreadAVL_cBuf_mb_18$EN;

  // register srvreadAVL_cBuf_mb_19
  reg [191 : 0] srvreadAVL_cBuf_mb_19;
  wire [191 : 0] srvreadAVL_cBuf_mb_19$D_IN;
  wire srvreadAVL_cBuf_mb_19$EN;

  // register srvreadAVL_cBuf_mb_2
  reg [191 : 0] srvreadAVL_cBuf_mb_2;
  wire [191 : 0] srvreadAVL_cBuf_mb_2$D_IN;
  wire srvreadAVL_cBuf_mb_2$EN;

  // register srvreadAVL_cBuf_mb_20
  reg [191 : 0] srvreadAVL_cBuf_mb_20;
  wire [191 : 0] srvreadAVL_cBuf_mb_20$D_IN;
  wire srvreadAVL_cBuf_mb_20$EN;

  // register srvreadAVL_cBuf_mb_21
  reg [191 : 0] srvreadAVL_cBuf_mb_21;
  wire [191 : 0] srvreadAVL_cBuf_mb_21$D_IN;
  wire srvreadAVL_cBuf_mb_21$EN;

  // register srvreadAVL_cBuf_mb_22
  reg [191 : 0] srvreadAVL_cBuf_mb_22;
  wire [191 : 0] srvreadAVL_cBuf_mb_22$D_IN;
  wire srvreadAVL_cBuf_mb_22$EN;

  // register srvreadAVL_cBuf_mb_23
  reg [191 : 0] srvreadAVL_cBuf_mb_23;
  wire [191 : 0] srvreadAVL_cBuf_mb_23$D_IN;
  wire srvreadAVL_cBuf_mb_23$EN;

  // register srvreadAVL_cBuf_mb_24
  reg [191 : 0] srvreadAVL_cBuf_mb_24;
  wire [191 : 0] srvreadAVL_cBuf_mb_24$D_IN;
  wire srvreadAVL_cBuf_mb_24$EN;

  // register srvreadAVL_cBuf_mb_25
  reg [191 : 0] srvreadAVL_cBuf_mb_25;
  wire [191 : 0] srvreadAVL_cBuf_mb_25$D_IN;
  wire srvreadAVL_cBuf_mb_25$EN;

  // register srvreadAVL_cBuf_mb_26
  reg [191 : 0] srvreadAVL_cBuf_mb_26;
  wire [191 : 0] srvreadAVL_cBuf_mb_26$D_IN;
  wire srvreadAVL_cBuf_mb_26$EN;

  // register srvreadAVL_cBuf_mb_27
  reg [191 : 0] srvreadAVL_cBuf_mb_27;
  wire [191 : 0] srvreadAVL_cBuf_mb_27$D_IN;
  wire srvreadAVL_cBuf_mb_27$EN;

  // register srvreadAVL_cBuf_mb_28
  reg [191 : 0] srvreadAVL_cBuf_mb_28;
  wire [191 : 0] srvreadAVL_cBuf_mb_28$D_IN;
  wire srvreadAVL_cBuf_mb_28$EN;

  // register srvreadAVL_cBuf_mb_29
  reg [191 : 0] srvreadAVL_cBuf_mb_29;
  wire [191 : 0] srvreadAVL_cBuf_mb_29$D_IN;
  wire srvreadAVL_cBuf_mb_29$EN;

  // register srvreadAVL_cBuf_mb_3
  reg [191 : 0] srvreadAVL_cBuf_mb_3;
  wire [191 : 0] srvreadAVL_cBuf_mb_3$D_IN;
  wire srvreadAVL_cBuf_mb_3$EN;

  // register srvreadAVL_cBuf_mb_30
  reg [191 : 0] srvreadAVL_cBuf_mb_30;
  wire [191 : 0] srvreadAVL_cBuf_mb_30$D_IN;
  wire srvreadAVL_cBuf_mb_30$EN;

  // register srvreadAVL_cBuf_mb_31
  reg [191 : 0] srvreadAVL_cBuf_mb_31;
  wire [191 : 0] srvreadAVL_cBuf_mb_31$D_IN;
  wire srvreadAVL_cBuf_mb_31$EN;

  // register srvreadAVL_cBuf_mb_4
  reg [191 : 0] srvreadAVL_cBuf_mb_4;
  wire [191 : 0] srvreadAVL_cBuf_mb_4$D_IN;
  wire srvreadAVL_cBuf_mb_4$EN;

  // register srvreadAVL_cBuf_mb_5
  reg [191 : 0] srvreadAVL_cBuf_mb_5;
  wire [191 : 0] srvreadAVL_cBuf_mb_5$D_IN;
  wire srvreadAVL_cBuf_mb_5$EN;

  // register srvreadAVL_cBuf_mb_6
  reg [191 : 0] srvreadAVL_cBuf_mb_6;
  wire [191 : 0] srvreadAVL_cBuf_mb_6$D_IN;
  wire srvreadAVL_cBuf_mb_6$EN;

  // register srvreadAVL_cBuf_mb_7
  reg [191 : 0] srvreadAVL_cBuf_mb_7;
  wire [191 : 0] srvreadAVL_cBuf_mb_7$D_IN;
  wire srvreadAVL_cBuf_mb_7$EN;

  // register srvreadAVL_cBuf_mb_8
  reg [191 : 0] srvreadAVL_cBuf_mb_8;
  wire [191 : 0] srvreadAVL_cBuf_mb_8$D_IN;
  wire srvreadAVL_cBuf_mb_8$EN;

  // register srvreadAVL_cBuf_mb_9
  reg [191 : 0] srvreadAVL_cBuf_mb_9;
  wire [191 : 0] srvreadAVL_cBuf_mb_9$D_IN;
  wire srvreadAVL_cBuf_mb_9$EN;

  // register srvreadAVL_cBuf_ridx
  reg [5 : 0] srvreadAVL_cBuf_ridx;
  wire [5 : 0] srvreadAVL_cBuf_ridx$D_IN;
  wire srvreadAVL_cBuf_ridx$EN;

  // register srvreadCCI_cBuf_cb_0
  reg [512 : 0] srvreadCCI_cBuf_cb_0;
  wire [512 : 0] srvreadCCI_cBuf_cb_0$D_IN;
  wire srvreadCCI_cBuf_cb_0$EN;

  // register srvreadCCI_cBuf_cb_1
  reg [512 : 0] srvreadCCI_cBuf_cb_1;
  wire [512 : 0] srvreadCCI_cBuf_cb_1$D_IN;
  wire srvreadCCI_cBuf_cb_1$EN;

  // register srvreadCCI_cBuf_cb_10
  reg [512 : 0] srvreadCCI_cBuf_cb_10;
  wire [512 : 0] srvreadCCI_cBuf_cb_10$D_IN;
  wire srvreadCCI_cBuf_cb_10$EN;

  // register srvreadCCI_cBuf_cb_11
  reg [512 : 0] srvreadCCI_cBuf_cb_11;
  wire [512 : 0] srvreadCCI_cBuf_cb_11$D_IN;
  wire srvreadCCI_cBuf_cb_11$EN;

  // register srvreadCCI_cBuf_cb_12
  reg [512 : 0] srvreadCCI_cBuf_cb_12;
  wire [512 : 0] srvreadCCI_cBuf_cb_12$D_IN;
  wire srvreadCCI_cBuf_cb_12$EN;

  // register srvreadCCI_cBuf_cb_13
  reg [512 : 0] srvreadCCI_cBuf_cb_13;
  wire [512 : 0] srvreadCCI_cBuf_cb_13$D_IN;
  wire srvreadCCI_cBuf_cb_13$EN;

  // register srvreadCCI_cBuf_cb_14
  reg [512 : 0] srvreadCCI_cBuf_cb_14;
  wire [512 : 0] srvreadCCI_cBuf_cb_14$D_IN;
  wire srvreadCCI_cBuf_cb_14$EN;

  // register srvreadCCI_cBuf_cb_15
  reg [512 : 0] srvreadCCI_cBuf_cb_15;
  wire [512 : 0] srvreadCCI_cBuf_cb_15$D_IN;
  wire srvreadCCI_cBuf_cb_15$EN;

  // register srvreadCCI_cBuf_cb_16
  reg [512 : 0] srvreadCCI_cBuf_cb_16;
  wire [512 : 0] srvreadCCI_cBuf_cb_16$D_IN;
  wire srvreadCCI_cBuf_cb_16$EN;

  // register srvreadCCI_cBuf_cb_17
  reg [512 : 0] srvreadCCI_cBuf_cb_17;
  wire [512 : 0] srvreadCCI_cBuf_cb_17$D_IN;
  wire srvreadCCI_cBuf_cb_17$EN;

  // register srvreadCCI_cBuf_cb_18
  reg [512 : 0] srvreadCCI_cBuf_cb_18;
  wire [512 : 0] srvreadCCI_cBuf_cb_18$D_IN;
  wire srvreadCCI_cBuf_cb_18$EN;

  // register srvreadCCI_cBuf_cb_19
  reg [512 : 0] srvreadCCI_cBuf_cb_19;
  wire [512 : 0] srvreadCCI_cBuf_cb_19$D_IN;
  wire srvreadCCI_cBuf_cb_19$EN;

  // register srvreadCCI_cBuf_cb_2
  reg [512 : 0] srvreadCCI_cBuf_cb_2;
  wire [512 : 0] srvreadCCI_cBuf_cb_2$D_IN;
  wire srvreadCCI_cBuf_cb_2$EN;

  // register srvreadCCI_cBuf_cb_20
  reg [512 : 0] srvreadCCI_cBuf_cb_20;
  wire [512 : 0] srvreadCCI_cBuf_cb_20$D_IN;
  wire srvreadCCI_cBuf_cb_20$EN;

  // register srvreadCCI_cBuf_cb_21
  reg [512 : 0] srvreadCCI_cBuf_cb_21;
  wire [512 : 0] srvreadCCI_cBuf_cb_21$D_IN;
  wire srvreadCCI_cBuf_cb_21$EN;

  // register srvreadCCI_cBuf_cb_22
  reg [512 : 0] srvreadCCI_cBuf_cb_22;
  wire [512 : 0] srvreadCCI_cBuf_cb_22$D_IN;
  wire srvreadCCI_cBuf_cb_22$EN;

  // register srvreadCCI_cBuf_cb_23
  reg [512 : 0] srvreadCCI_cBuf_cb_23;
  wire [512 : 0] srvreadCCI_cBuf_cb_23$D_IN;
  wire srvreadCCI_cBuf_cb_23$EN;

  // register srvreadCCI_cBuf_cb_24
  reg [512 : 0] srvreadCCI_cBuf_cb_24;
  wire [512 : 0] srvreadCCI_cBuf_cb_24$D_IN;
  wire srvreadCCI_cBuf_cb_24$EN;

  // register srvreadCCI_cBuf_cb_25
  reg [512 : 0] srvreadCCI_cBuf_cb_25;
  wire [512 : 0] srvreadCCI_cBuf_cb_25$D_IN;
  wire srvreadCCI_cBuf_cb_25$EN;

  // register srvreadCCI_cBuf_cb_26
  reg [512 : 0] srvreadCCI_cBuf_cb_26;
  wire [512 : 0] srvreadCCI_cBuf_cb_26$D_IN;
  wire srvreadCCI_cBuf_cb_26$EN;

  // register srvreadCCI_cBuf_cb_27
  reg [512 : 0] srvreadCCI_cBuf_cb_27;
  wire [512 : 0] srvreadCCI_cBuf_cb_27$D_IN;
  wire srvreadCCI_cBuf_cb_27$EN;

  // register srvreadCCI_cBuf_cb_28
  reg [512 : 0] srvreadCCI_cBuf_cb_28;
  wire [512 : 0] srvreadCCI_cBuf_cb_28$D_IN;
  wire srvreadCCI_cBuf_cb_28$EN;

  // register srvreadCCI_cBuf_cb_29
  reg [512 : 0] srvreadCCI_cBuf_cb_29;
  wire [512 : 0] srvreadCCI_cBuf_cb_29$D_IN;
  wire srvreadCCI_cBuf_cb_29$EN;

  // register srvreadCCI_cBuf_cb_3
  reg [512 : 0] srvreadCCI_cBuf_cb_3;
  wire [512 : 0] srvreadCCI_cBuf_cb_3$D_IN;
  wire srvreadCCI_cBuf_cb_3$EN;

  // register srvreadCCI_cBuf_cb_30
  reg [512 : 0] srvreadCCI_cBuf_cb_30;
  wire [512 : 0] srvreadCCI_cBuf_cb_30$D_IN;
  wire srvreadCCI_cBuf_cb_30$EN;

  // register srvreadCCI_cBuf_cb_31
  reg [512 : 0] srvreadCCI_cBuf_cb_31;
  wire [512 : 0] srvreadCCI_cBuf_cb_31$D_IN;
  wire srvreadCCI_cBuf_cb_31$EN;

  // register srvreadCCI_cBuf_cb_4
  reg [512 : 0] srvreadCCI_cBuf_cb_4;
  wire [512 : 0] srvreadCCI_cBuf_cb_4$D_IN;
  wire srvreadCCI_cBuf_cb_4$EN;

  // register srvreadCCI_cBuf_cb_5
  reg [512 : 0] srvreadCCI_cBuf_cb_5;
  wire [512 : 0] srvreadCCI_cBuf_cb_5$D_IN;
  wire srvreadCCI_cBuf_cb_5$EN;

  // register srvreadCCI_cBuf_cb_6
  reg [512 : 0] srvreadCCI_cBuf_cb_6;
  wire [512 : 0] srvreadCCI_cBuf_cb_6$D_IN;
  wire srvreadCCI_cBuf_cb_6$EN;

  // register srvreadCCI_cBuf_cb_7
  reg [512 : 0] srvreadCCI_cBuf_cb_7;
  wire [512 : 0] srvreadCCI_cBuf_cb_7$D_IN;
  wire srvreadCCI_cBuf_cb_7$EN;

  // register srvreadCCI_cBuf_cb_8
  reg [512 : 0] srvreadCCI_cBuf_cb_8;
  wire [512 : 0] srvreadCCI_cBuf_cb_8$D_IN;
  wire srvreadCCI_cBuf_cb_8$EN;

  // register srvreadCCI_cBuf_cb_9
  reg [512 : 0] srvreadCCI_cBuf_cb_9;
  wire [512 : 0] srvreadCCI_cBuf_cb_9$D_IN;
  wire srvreadCCI_cBuf_cb_9$EN;

  // register srvreadCCI_cBuf_cnt
  reg [5 : 0] srvreadCCI_cBuf_cnt;
  wire [5 : 0] srvreadCCI_cBuf_cnt$D_IN;
  wire srvreadCCI_cBuf_cnt$EN;

  // register srvreadCCI_cBuf_iidx
  reg [5 : 0] srvreadCCI_cBuf_iidx;
  wire [5 : 0] srvreadCCI_cBuf_iidx$D_IN;
  wire srvreadCCI_cBuf_iidx$EN;

  // register srvreadCCI_cBuf_mb_0
  reg [383 : 0] srvreadCCI_cBuf_mb_0;
  wire [383 : 0] srvreadCCI_cBuf_mb_0$D_IN;
  wire srvreadCCI_cBuf_mb_0$EN;

  // register srvreadCCI_cBuf_mb_1
  reg [383 : 0] srvreadCCI_cBuf_mb_1;
  wire [383 : 0] srvreadCCI_cBuf_mb_1$D_IN;
  wire srvreadCCI_cBuf_mb_1$EN;

  // register srvreadCCI_cBuf_mb_10
  reg [383 : 0] srvreadCCI_cBuf_mb_10;
  wire [383 : 0] srvreadCCI_cBuf_mb_10$D_IN;
  wire srvreadCCI_cBuf_mb_10$EN;

  // register srvreadCCI_cBuf_mb_11
  reg [383 : 0] srvreadCCI_cBuf_mb_11;
  wire [383 : 0] srvreadCCI_cBuf_mb_11$D_IN;
  wire srvreadCCI_cBuf_mb_11$EN;

  // register srvreadCCI_cBuf_mb_12
  reg [383 : 0] srvreadCCI_cBuf_mb_12;
  wire [383 : 0] srvreadCCI_cBuf_mb_12$D_IN;
  wire srvreadCCI_cBuf_mb_12$EN;

  // register srvreadCCI_cBuf_mb_13
  reg [383 : 0] srvreadCCI_cBuf_mb_13;
  wire [383 : 0] srvreadCCI_cBuf_mb_13$D_IN;
  wire srvreadCCI_cBuf_mb_13$EN;

  // register srvreadCCI_cBuf_mb_14
  reg [383 : 0] srvreadCCI_cBuf_mb_14;
  wire [383 : 0] srvreadCCI_cBuf_mb_14$D_IN;
  wire srvreadCCI_cBuf_mb_14$EN;

  // register srvreadCCI_cBuf_mb_15
  reg [383 : 0] srvreadCCI_cBuf_mb_15;
  wire [383 : 0] srvreadCCI_cBuf_mb_15$D_IN;
  wire srvreadCCI_cBuf_mb_15$EN;

  // register srvreadCCI_cBuf_mb_16
  reg [383 : 0] srvreadCCI_cBuf_mb_16;
  wire [383 : 0] srvreadCCI_cBuf_mb_16$D_IN;
  wire srvreadCCI_cBuf_mb_16$EN;

  // register srvreadCCI_cBuf_mb_17
  reg [383 : 0] srvreadCCI_cBuf_mb_17;
  wire [383 : 0] srvreadCCI_cBuf_mb_17$D_IN;
  wire srvreadCCI_cBuf_mb_17$EN;

  // register srvreadCCI_cBuf_mb_18
  reg [383 : 0] srvreadCCI_cBuf_mb_18;
  wire [383 : 0] srvreadCCI_cBuf_mb_18$D_IN;
  wire srvreadCCI_cBuf_mb_18$EN;

  // register srvreadCCI_cBuf_mb_19
  reg [383 : 0] srvreadCCI_cBuf_mb_19;
  wire [383 : 0] srvreadCCI_cBuf_mb_19$D_IN;
  wire srvreadCCI_cBuf_mb_19$EN;

  // register srvreadCCI_cBuf_mb_2
  reg [383 : 0] srvreadCCI_cBuf_mb_2;
  wire [383 : 0] srvreadCCI_cBuf_mb_2$D_IN;
  wire srvreadCCI_cBuf_mb_2$EN;

  // register srvreadCCI_cBuf_mb_20
  reg [383 : 0] srvreadCCI_cBuf_mb_20;
  wire [383 : 0] srvreadCCI_cBuf_mb_20$D_IN;
  wire srvreadCCI_cBuf_mb_20$EN;

  // register srvreadCCI_cBuf_mb_21
  reg [383 : 0] srvreadCCI_cBuf_mb_21;
  wire [383 : 0] srvreadCCI_cBuf_mb_21$D_IN;
  wire srvreadCCI_cBuf_mb_21$EN;

  // register srvreadCCI_cBuf_mb_22
  reg [383 : 0] srvreadCCI_cBuf_mb_22;
  wire [383 : 0] srvreadCCI_cBuf_mb_22$D_IN;
  wire srvreadCCI_cBuf_mb_22$EN;

  // register srvreadCCI_cBuf_mb_23
  reg [383 : 0] srvreadCCI_cBuf_mb_23;
  wire [383 : 0] srvreadCCI_cBuf_mb_23$D_IN;
  wire srvreadCCI_cBuf_mb_23$EN;

  // register srvreadCCI_cBuf_mb_24
  reg [383 : 0] srvreadCCI_cBuf_mb_24;
  wire [383 : 0] srvreadCCI_cBuf_mb_24$D_IN;
  wire srvreadCCI_cBuf_mb_24$EN;

  // register srvreadCCI_cBuf_mb_25
  reg [383 : 0] srvreadCCI_cBuf_mb_25;
  wire [383 : 0] srvreadCCI_cBuf_mb_25$D_IN;
  wire srvreadCCI_cBuf_mb_25$EN;

  // register srvreadCCI_cBuf_mb_26
  reg [383 : 0] srvreadCCI_cBuf_mb_26;
  wire [383 : 0] srvreadCCI_cBuf_mb_26$D_IN;
  wire srvreadCCI_cBuf_mb_26$EN;

  // register srvreadCCI_cBuf_mb_27
  reg [383 : 0] srvreadCCI_cBuf_mb_27;
  wire [383 : 0] srvreadCCI_cBuf_mb_27$D_IN;
  wire srvreadCCI_cBuf_mb_27$EN;

  // register srvreadCCI_cBuf_mb_28
  reg [383 : 0] srvreadCCI_cBuf_mb_28;
  wire [383 : 0] srvreadCCI_cBuf_mb_28$D_IN;
  wire srvreadCCI_cBuf_mb_28$EN;

  // register srvreadCCI_cBuf_mb_29
  reg [383 : 0] srvreadCCI_cBuf_mb_29;
  wire [383 : 0] srvreadCCI_cBuf_mb_29$D_IN;
  wire srvreadCCI_cBuf_mb_29$EN;

  // register srvreadCCI_cBuf_mb_3
  reg [383 : 0] srvreadCCI_cBuf_mb_3;
  wire [383 : 0] srvreadCCI_cBuf_mb_3$D_IN;
  wire srvreadCCI_cBuf_mb_3$EN;

  // register srvreadCCI_cBuf_mb_30
  reg [383 : 0] srvreadCCI_cBuf_mb_30;
  wire [383 : 0] srvreadCCI_cBuf_mb_30$D_IN;
  wire srvreadCCI_cBuf_mb_30$EN;

  // register srvreadCCI_cBuf_mb_31
  reg [383 : 0] srvreadCCI_cBuf_mb_31;
  wire [383 : 0] srvreadCCI_cBuf_mb_31$D_IN;
  wire srvreadCCI_cBuf_mb_31$EN;

  // register srvreadCCI_cBuf_mb_4
  reg [383 : 0] srvreadCCI_cBuf_mb_4;
  wire [383 : 0] srvreadCCI_cBuf_mb_4$D_IN;
  wire srvreadCCI_cBuf_mb_4$EN;

  // register srvreadCCI_cBuf_mb_5
  reg [383 : 0] srvreadCCI_cBuf_mb_5;
  wire [383 : 0] srvreadCCI_cBuf_mb_5$D_IN;
  wire srvreadCCI_cBuf_mb_5$EN;

  // register srvreadCCI_cBuf_mb_6
  reg [383 : 0] srvreadCCI_cBuf_mb_6;
  wire [383 : 0] srvreadCCI_cBuf_mb_6$D_IN;
  wire srvreadCCI_cBuf_mb_6$EN;

  // register srvreadCCI_cBuf_mb_7
  reg [383 : 0] srvreadCCI_cBuf_mb_7;
  wire [383 : 0] srvreadCCI_cBuf_mb_7$D_IN;
  wire srvreadCCI_cBuf_mb_7$EN;

  // register srvreadCCI_cBuf_mb_8
  reg [383 : 0] srvreadCCI_cBuf_mb_8;
  wire [383 : 0] srvreadCCI_cBuf_mb_8$D_IN;
  wire srvreadCCI_cBuf_mb_8$EN;

  // register srvreadCCI_cBuf_mb_9
  reg [383 : 0] srvreadCCI_cBuf_mb_9;
  wire [383 : 0] srvreadCCI_cBuf_mb_9$D_IN;
  wire srvreadCCI_cBuf_mb_9$EN;

  // register srvreadCCI_cBuf_ridx
  reg [5 : 0] srvreadCCI_cBuf_ridx;
  wire [5 : 0] srvreadCCI_cBuf_ridx$D_IN;
  wire srvreadCCI_cBuf_ridx$EN;

  // register srvwriteAVL_cBuf_cb_0
  reg [512 : 0] srvwriteAVL_cBuf_cb_0;
  wire [512 : 0] srvwriteAVL_cBuf_cb_0$D_IN;
  wire srvwriteAVL_cBuf_cb_0$EN;

  // register srvwriteAVL_cBuf_cb_1
  reg [512 : 0] srvwriteAVL_cBuf_cb_1;
  wire [512 : 0] srvwriteAVL_cBuf_cb_1$D_IN;
  wire srvwriteAVL_cBuf_cb_1$EN;

  // register srvwriteAVL_cBuf_cb_10
  reg [512 : 0] srvwriteAVL_cBuf_cb_10;
  wire [512 : 0] srvwriteAVL_cBuf_cb_10$D_IN;
  wire srvwriteAVL_cBuf_cb_10$EN;

  // register srvwriteAVL_cBuf_cb_11
  reg [512 : 0] srvwriteAVL_cBuf_cb_11;
  wire [512 : 0] srvwriteAVL_cBuf_cb_11$D_IN;
  wire srvwriteAVL_cBuf_cb_11$EN;

  // register srvwriteAVL_cBuf_cb_12
  reg [512 : 0] srvwriteAVL_cBuf_cb_12;
  wire [512 : 0] srvwriteAVL_cBuf_cb_12$D_IN;
  wire srvwriteAVL_cBuf_cb_12$EN;

  // register srvwriteAVL_cBuf_cb_13
  reg [512 : 0] srvwriteAVL_cBuf_cb_13;
  wire [512 : 0] srvwriteAVL_cBuf_cb_13$D_IN;
  wire srvwriteAVL_cBuf_cb_13$EN;

  // register srvwriteAVL_cBuf_cb_14
  reg [512 : 0] srvwriteAVL_cBuf_cb_14;
  wire [512 : 0] srvwriteAVL_cBuf_cb_14$D_IN;
  wire srvwriteAVL_cBuf_cb_14$EN;

  // register srvwriteAVL_cBuf_cb_15
  reg [512 : 0] srvwriteAVL_cBuf_cb_15;
  wire [512 : 0] srvwriteAVL_cBuf_cb_15$D_IN;
  wire srvwriteAVL_cBuf_cb_15$EN;

  // register srvwriteAVL_cBuf_cb_16
  reg [512 : 0] srvwriteAVL_cBuf_cb_16;
  wire [512 : 0] srvwriteAVL_cBuf_cb_16$D_IN;
  wire srvwriteAVL_cBuf_cb_16$EN;

  // register srvwriteAVL_cBuf_cb_17
  reg [512 : 0] srvwriteAVL_cBuf_cb_17;
  wire [512 : 0] srvwriteAVL_cBuf_cb_17$D_IN;
  wire srvwriteAVL_cBuf_cb_17$EN;

  // register srvwriteAVL_cBuf_cb_18
  reg [512 : 0] srvwriteAVL_cBuf_cb_18;
  wire [512 : 0] srvwriteAVL_cBuf_cb_18$D_IN;
  wire srvwriteAVL_cBuf_cb_18$EN;

  // register srvwriteAVL_cBuf_cb_19
  reg [512 : 0] srvwriteAVL_cBuf_cb_19;
  wire [512 : 0] srvwriteAVL_cBuf_cb_19$D_IN;
  wire srvwriteAVL_cBuf_cb_19$EN;

  // register srvwriteAVL_cBuf_cb_2
  reg [512 : 0] srvwriteAVL_cBuf_cb_2;
  wire [512 : 0] srvwriteAVL_cBuf_cb_2$D_IN;
  wire srvwriteAVL_cBuf_cb_2$EN;

  // register srvwriteAVL_cBuf_cb_20
  reg [512 : 0] srvwriteAVL_cBuf_cb_20;
  wire [512 : 0] srvwriteAVL_cBuf_cb_20$D_IN;
  wire srvwriteAVL_cBuf_cb_20$EN;

  // register srvwriteAVL_cBuf_cb_21
  reg [512 : 0] srvwriteAVL_cBuf_cb_21;
  wire [512 : 0] srvwriteAVL_cBuf_cb_21$D_IN;
  wire srvwriteAVL_cBuf_cb_21$EN;

  // register srvwriteAVL_cBuf_cb_22
  reg [512 : 0] srvwriteAVL_cBuf_cb_22;
  wire [512 : 0] srvwriteAVL_cBuf_cb_22$D_IN;
  wire srvwriteAVL_cBuf_cb_22$EN;

  // register srvwriteAVL_cBuf_cb_23
  reg [512 : 0] srvwriteAVL_cBuf_cb_23;
  wire [512 : 0] srvwriteAVL_cBuf_cb_23$D_IN;
  wire srvwriteAVL_cBuf_cb_23$EN;

  // register srvwriteAVL_cBuf_cb_24
  reg [512 : 0] srvwriteAVL_cBuf_cb_24;
  wire [512 : 0] srvwriteAVL_cBuf_cb_24$D_IN;
  wire srvwriteAVL_cBuf_cb_24$EN;

  // register srvwriteAVL_cBuf_cb_25
  reg [512 : 0] srvwriteAVL_cBuf_cb_25;
  wire [512 : 0] srvwriteAVL_cBuf_cb_25$D_IN;
  wire srvwriteAVL_cBuf_cb_25$EN;

  // register srvwriteAVL_cBuf_cb_26
  reg [512 : 0] srvwriteAVL_cBuf_cb_26;
  wire [512 : 0] srvwriteAVL_cBuf_cb_26$D_IN;
  wire srvwriteAVL_cBuf_cb_26$EN;

  // register srvwriteAVL_cBuf_cb_27
  reg [512 : 0] srvwriteAVL_cBuf_cb_27;
  wire [512 : 0] srvwriteAVL_cBuf_cb_27$D_IN;
  wire srvwriteAVL_cBuf_cb_27$EN;

  // register srvwriteAVL_cBuf_cb_28
  reg [512 : 0] srvwriteAVL_cBuf_cb_28;
  wire [512 : 0] srvwriteAVL_cBuf_cb_28$D_IN;
  wire srvwriteAVL_cBuf_cb_28$EN;

  // register srvwriteAVL_cBuf_cb_29
  reg [512 : 0] srvwriteAVL_cBuf_cb_29;
  wire [512 : 0] srvwriteAVL_cBuf_cb_29$D_IN;
  wire srvwriteAVL_cBuf_cb_29$EN;

  // register srvwriteAVL_cBuf_cb_3
  reg [512 : 0] srvwriteAVL_cBuf_cb_3;
  wire [512 : 0] srvwriteAVL_cBuf_cb_3$D_IN;
  wire srvwriteAVL_cBuf_cb_3$EN;

  // register srvwriteAVL_cBuf_cb_30
  reg [512 : 0] srvwriteAVL_cBuf_cb_30;
  wire [512 : 0] srvwriteAVL_cBuf_cb_30$D_IN;
  wire srvwriteAVL_cBuf_cb_30$EN;

  // register srvwriteAVL_cBuf_cb_31
  reg [512 : 0] srvwriteAVL_cBuf_cb_31;
  wire [512 : 0] srvwriteAVL_cBuf_cb_31$D_IN;
  wire srvwriteAVL_cBuf_cb_31$EN;

  // register srvwriteAVL_cBuf_cb_4
  reg [512 : 0] srvwriteAVL_cBuf_cb_4;
  wire [512 : 0] srvwriteAVL_cBuf_cb_4$D_IN;
  wire srvwriteAVL_cBuf_cb_4$EN;

  // register srvwriteAVL_cBuf_cb_5
  reg [512 : 0] srvwriteAVL_cBuf_cb_5;
  wire [512 : 0] srvwriteAVL_cBuf_cb_5$D_IN;
  wire srvwriteAVL_cBuf_cb_5$EN;

  // register srvwriteAVL_cBuf_cb_6
  reg [512 : 0] srvwriteAVL_cBuf_cb_6;
  wire [512 : 0] srvwriteAVL_cBuf_cb_6$D_IN;
  wire srvwriteAVL_cBuf_cb_6$EN;

  // register srvwriteAVL_cBuf_cb_7
  reg [512 : 0] srvwriteAVL_cBuf_cb_7;
  wire [512 : 0] srvwriteAVL_cBuf_cb_7$D_IN;
  wire srvwriteAVL_cBuf_cb_7$EN;

  // register srvwriteAVL_cBuf_cb_8
  reg [512 : 0] srvwriteAVL_cBuf_cb_8;
  wire [512 : 0] srvwriteAVL_cBuf_cb_8$D_IN;
  wire srvwriteAVL_cBuf_cb_8$EN;

  // register srvwriteAVL_cBuf_cb_9
  reg [512 : 0] srvwriteAVL_cBuf_cb_9;
  wire [512 : 0] srvwriteAVL_cBuf_cb_9$D_IN;
  wire srvwriteAVL_cBuf_cb_9$EN;

  // register srvwriteAVL_cBuf_cnt
  reg [5 : 0] srvwriteAVL_cBuf_cnt;
  wire [5 : 0] srvwriteAVL_cBuf_cnt$D_IN;
  wire srvwriteAVL_cBuf_cnt$EN;

  // register srvwriteAVL_cBuf_iidx
  reg [5 : 0] srvwriteAVL_cBuf_iidx;
  wire [5 : 0] srvwriteAVL_cBuf_iidx$D_IN;
  wire srvwriteAVL_cBuf_iidx$EN;

  // register srvwriteAVL_cBuf_mb_0
  reg [191 : 0] srvwriteAVL_cBuf_mb_0;
  wire [191 : 0] srvwriteAVL_cBuf_mb_0$D_IN;
  wire srvwriteAVL_cBuf_mb_0$EN;

  // register srvwriteAVL_cBuf_mb_1
  reg [191 : 0] srvwriteAVL_cBuf_mb_1;
  wire [191 : 0] srvwriteAVL_cBuf_mb_1$D_IN;
  wire srvwriteAVL_cBuf_mb_1$EN;

  // register srvwriteAVL_cBuf_mb_10
  reg [191 : 0] srvwriteAVL_cBuf_mb_10;
  wire [191 : 0] srvwriteAVL_cBuf_mb_10$D_IN;
  wire srvwriteAVL_cBuf_mb_10$EN;

  // register srvwriteAVL_cBuf_mb_11
  reg [191 : 0] srvwriteAVL_cBuf_mb_11;
  wire [191 : 0] srvwriteAVL_cBuf_mb_11$D_IN;
  wire srvwriteAVL_cBuf_mb_11$EN;

  // register srvwriteAVL_cBuf_mb_12
  reg [191 : 0] srvwriteAVL_cBuf_mb_12;
  wire [191 : 0] srvwriteAVL_cBuf_mb_12$D_IN;
  wire srvwriteAVL_cBuf_mb_12$EN;

  // register srvwriteAVL_cBuf_mb_13
  reg [191 : 0] srvwriteAVL_cBuf_mb_13;
  wire [191 : 0] srvwriteAVL_cBuf_mb_13$D_IN;
  wire srvwriteAVL_cBuf_mb_13$EN;

  // register srvwriteAVL_cBuf_mb_14
  reg [191 : 0] srvwriteAVL_cBuf_mb_14;
  wire [191 : 0] srvwriteAVL_cBuf_mb_14$D_IN;
  wire srvwriteAVL_cBuf_mb_14$EN;

  // register srvwriteAVL_cBuf_mb_15
  reg [191 : 0] srvwriteAVL_cBuf_mb_15;
  wire [191 : 0] srvwriteAVL_cBuf_mb_15$D_IN;
  wire srvwriteAVL_cBuf_mb_15$EN;

  // register srvwriteAVL_cBuf_mb_16
  reg [191 : 0] srvwriteAVL_cBuf_mb_16;
  wire [191 : 0] srvwriteAVL_cBuf_mb_16$D_IN;
  wire srvwriteAVL_cBuf_mb_16$EN;

  // register srvwriteAVL_cBuf_mb_17
  reg [191 : 0] srvwriteAVL_cBuf_mb_17;
  wire [191 : 0] srvwriteAVL_cBuf_mb_17$D_IN;
  wire srvwriteAVL_cBuf_mb_17$EN;

  // register srvwriteAVL_cBuf_mb_18
  reg [191 : 0] srvwriteAVL_cBuf_mb_18;
  wire [191 : 0] srvwriteAVL_cBuf_mb_18$D_IN;
  wire srvwriteAVL_cBuf_mb_18$EN;

  // register srvwriteAVL_cBuf_mb_19
  reg [191 : 0] srvwriteAVL_cBuf_mb_19;
  wire [191 : 0] srvwriteAVL_cBuf_mb_19$D_IN;
  wire srvwriteAVL_cBuf_mb_19$EN;

  // register srvwriteAVL_cBuf_mb_2
  reg [191 : 0] srvwriteAVL_cBuf_mb_2;
  wire [191 : 0] srvwriteAVL_cBuf_mb_2$D_IN;
  wire srvwriteAVL_cBuf_mb_2$EN;

  // register srvwriteAVL_cBuf_mb_20
  reg [191 : 0] srvwriteAVL_cBuf_mb_20;
  wire [191 : 0] srvwriteAVL_cBuf_mb_20$D_IN;
  wire srvwriteAVL_cBuf_mb_20$EN;

  // register srvwriteAVL_cBuf_mb_21
  reg [191 : 0] srvwriteAVL_cBuf_mb_21;
  wire [191 : 0] srvwriteAVL_cBuf_mb_21$D_IN;
  wire srvwriteAVL_cBuf_mb_21$EN;

  // register srvwriteAVL_cBuf_mb_22
  reg [191 : 0] srvwriteAVL_cBuf_mb_22;
  wire [191 : 0] srvwriteAVL_cBuf_mb_22$D_IN;
  wire srvwriteAVL_cBuf_mb_22$EN;

  // register srvwriteAVL_cBuf_mb_23
  reg [191 : 0] srvwriteAVL_cBuf_mb_23;
  wire [191 : 0] srvwriteAVL_cBuf_mb_23$D_IN;
  wire srvwriteAVL_cBuf_mb_23$EN;

  // register srvwriteAVL_cBuf_mb_24
  reg [191 : 0] srvwriteAVL_cBuf_mb_24;
  wire [191 : 0] srvwriteAVL_cBuf_mb_24$D_IN;
  wire srvwriteAVL_cBuf_mb_24$EN;

  // register srvwriteAVL_cBuf_mb_25
  reg [191 : 0] srvwriteAVL_cBuf_mb_25;
  wire [191 : 0] srvwriteAVL_cBuf_mb_25$D_IN;
  wire srvwriteAVL_cBuf_mb_25$EN;

  // register srvwriteAVL_cBuf_mb_26
  reg [191 : 0] srvwriteAVL_cBuf_mb_26;
  wire [191 : 0] srvwriteAVL_cBuf_mb_26$D_IN;
  wire srvwriteAVL_cBuf_mb_26$EN;

  // register srvwriteAVL_cBuf_mb_27
  reg [191 : 0] srvwriteAVL_cBuf_mb_27;
  wire [191 : 0] srvwriteAVL_cBuf_mb_27$D_IN;
  wire srvwriteAVL_cBuf_mb_27$EN;

  // register srvwriteAVL_cBuf_mb_28
  reg [191 : 0] srvwriteAVL_cBuf_mb_28;
  wire [191 : 0] srvwriteAVL_cBuf_mb_28$D_IN;
  wire srvwriteAVL_cBuf_mb_28$EN;

  // register srvwriteAVL_cBuf_mb_29
  reg [191 : 0] srvwriteAVL_cBuf_mb_29;
  wire [191 : 0] srvwriteAVL_cBuf_mb_29$D_IN;
  wire srvwriteAVL_cBuf_mb_29$EN;

  // register srvwriteAVL_cBuf_mb_3
  reg [191 : 0] srvwriteAVL_cBuf_mb_3;
  wire [191 : 0] srvwriteAVL_cBuf_mb_3$D_IN;
  wire srvwriteAVL_cBuf_mb_3$EN;

  // register srvwriteAVL_cBuf_mb_30
  reg [191 : 0] srvwriteAVL_cBuf_mb_30;
  wire [191 : 0] srvwriteAVL_cBuf_mb_30$D_IN;
  wire srvwriteAVL_cBuf_mb_30$EN;

  // register srvwriteAVL_cBuf_mb_31
  reg [191 : 0] srvwriteAVL_cBuf_mb_31;
  wire [191 : 0] srvwriteAVL_cBuf_mb_31$D_IN;
  wire srvwriteAVL_cBuf_mb_31$EN;

  // register srvwriteAVL_cBuf_mb_4
  reg [191 : 0] srvwriteAVL_cBuf_mb_4;
  wire [191 : 0] srvwriteAVL_cBuf_mb_4$D_IN;
  wire srvwriteAVL_cBuf_mb_4$EN;

  // register srvwriteAVL_cBuf_mb_5
  reg [191 : 0] srvwriteAVL_cBuf_mb_5;
  wire [191 : 0] srvwriteAVL_cBuf_mb_5$D_IN;
  wire srvwriteAVL_cBuf_mb_5$EN;

  // register srvwriteAVL_cBuf_mb_6
  reg [191 : 0] srvwriteAVL_cBuf_mb_6;
  wire [191 : 0] srvwriteAVL_cBuf_mb_6$D_IN;
  wire srvwriteAVL_cBuf_mb_6$EN;

  // register srvwriteAVL_cBuf_mb_7
  reg [191 : 0] srvwriteAVL_cBuf_mb_7;
  wire [191 : 0] srvwriteAVL_cBuf_mb_7$D_IN;
  wire srvwriteAVL_cBuf_mb_7$EN;

  // register srvwriteAVL_cBuf_mb_8
  reg [191 : 0] srvwriteAVL_cBuf_mb_8;
  wire [191 : 0] srvwriteAVL_cBuf_mb_8$D_IN;
  wire srvwriteAVL_cBuf_mb_8$EN;

  // register srvwriteAVL_cBuf_mb_9
  reg [191 : 0] srvwriteAVL_cBuf_mb_9;
  wire [191 : 0] srvwriteAVL_cBuf_mb_9$D_IN;
  wire srvwriteAVL_cBuf_mb_9$EN;

  // register srvwriteAVL_cBuf_ridx
  reg [5 : 0] srvwriteAVL_cBuf_ridx;
  wire [5 : 0] srvwriteAVL_cBuf_ridx$D_IN;
  wire srvwriteAVL_cBuf_ridx$EN;

  // register srvwriteCCI_cBuf_cb_0
  reg [512 : 0] srvwriteCCI_cBuf_cb_0;
  wire [512 : 0] srvwriteCCI_cBuf_cb_0$D_IN;
  wire srvwriteCCI_cBuf_cb_0$EN;

  // register srvwriteCCI_cBuf_cb_1
  reg [512 : 0] srvwriteCCI_cBuf_cb_1;
  wire [512 : 0] srvwriteCCI_cBuf_cb_1$D_IN;
  wire srvwriteCCI_cBuf_cb_1$EN;

  // register srvwriteCCI_cBuf_cb_10
  reg [512 : 0] srvwriteCCI_cBuf_cb_10;
  wire [512 : 0] srvwriteCCI_cBuf_cb_10$D_IN;
  wire srvwriteCCI_cBuf_cb_10$EN;

  // register srvwriteCCI_cBuf_cb_11
  reg [512 : 0] srvwriteCCI_cBuf_cb_11;
  wire [512 : 0] srvwriteCCI_cBuf_cb_11$D_IN;
  wire srvwriteCCI_cBuf_cb_11$EN;

  // register srvwriteCCI_cBuf_cb_12
  reg [512 : 0] srvwriteCCI_cBuf_cb_12;
  wire [512 : 0] srvwriteCCI_cBuf_cb_12$D_IN;
  wire srvwriteCCI_cBuf_cb_12$EN;

  // register srvwriteCCI_cBuf_cb_13
  reg [512 : 0] srvwriteCCI_cBuf_cb_13;
  wire [512 : 0] srvwriteCCI_cBuf_cb_13$D_IN;
  wire srvwriteCCI_cBuf_cb_13$EN;

  // register srvwriteCCI_cBuf_cb_14
  reg [512 : 0] srvwriteCCI_cBuf_cb_14;
  wire [512 : 0] srvwriteCCI_cBuf_cb_14$D_IN;
  wire srvwriteCCI_cBuf_cb_14$EN;

  // register srvwriteCCI_cBuf_cb_15
  reg [512 : 0] srvwriteCCI_cBuf_cb_15;
  wire [512 : 0] srvwriteCCI_cBuf_cb_15$D_IN;
  wire srvwriteCCI_cBuf_cb_15$EN;

  // register srvwriteCCI_cBuf_cb_16
  reg [512 : 0] srvwriteCCI_cBuf_cb_16;
  wire [512 : 0] srvwriteCCI_cBuf_cb_16$D_IN;
  wire srvwriteCCI_cBuf_cb_16$EN;

  // register srvwriteCCI_cBuf_cb_17
  reg [512 : 0] srvwriteCCI_cBuf_cb_17;
  wire [512 : 0] srvwriteCCI_cBuf_cb_17$D_IN;
  wire srvwriteCCI_cBuf_cb_17$EN;

  // register srvwriteCCI_cBuf_cb_18
  reg [512 : 0] srvwriteCCI_cBuf_cb_18;
  wire [512 : 0] srvwriteCCI_cBuf_cb_18$D_IN;
  wire srvwriteCCI_cBuf_cb_18$EN;

  // register srvwriteCCI_cBuf_cb_19
  reg [512 : 0] srvwriteCCI_cBuf_cb_19;
  wire [512 : 0] srvwriteCCI_cBuf_cb_19$D_IN;
  wire srvwriteCCI_cBuf_cb_19$EN;

  // register srvwriteCCI_cBuf_cb_2
  reg [512 : 0] srvwriteCCI_cBuf_cb_2;
  wire [512 : 0] srvwriteCCI_cBuf_cb_2$D_IN;
  wire srvwriteCCI_cBuf_cb_2$EN;

  // register srvwriteCCI_cBuf_cb_20
  reg [512 : 0] srvwriteCCI_cBuf_cb_20;
  wire [512 : 0] srvwriteCCI_cBuf_cb_20$D_IN;
  wire srvwriteCCI_cBuf_cb_20$EN;

  // register srvwriteCCI_cBuf_cb_21
  reg [512 : 0] srvwriteCCI_cBuf_cb_21;
  wire [512 : 0] srvwriteCCI_cBuf_cb_21$D_IN;
  wire srvwriteCCI_cBuf_cb_21$EN;

  // register srvwriteCCI_cBuf_cb_22
  reg [512 : 0] srvwriteCCI_cBuf_cb_22;
  wire [512 : 0] srvwriteCCI_cBuf_cb_22$D_IN;
  wire srvwriteCCI_cBuf_cb_22$EN;

  // register srvwriteCCI_cBuf_cb_23
  reg [512 : 0] srvwriteCCI_cBuf_cb_23;
  wire [512 : 0] srvwriteCCI_cBuf_cb_23$D_IN;
  wire srvwriteCCI_cBuf_cb_23$EN;

  // register srvwriteCCI_cBuf_cb_24
  reg [512 : 0] srvwriteCCI_cBuf_cb_24;
  wire [512 : 0] srvwriteCCI_cBuf_cb_24$D_IN;
  wire srvwriteCCI_cBuf_cb_24$EN;

  // register srvwriteCCI_cBuf_cb_25
  reg [512 : 0] srvwriteCCI_cBuf_cb_25;
  wire [512 : 0] srvwriteCCI_cBuf_cb_25$D_IN;
  wire srvwriteCCI_cBuf_cb_25$EN;

  // register srvwriteCCI_cBuf_cb_26
  reg [512 : 0] srvwriteCCI_cBuf_cb_26;
  wire [512 : 0] srvwriteCCI_cBuf_cb_26$D_IN;
  wire srvwriteCCI_cBuf_cb_26$EN;

  // register srvwriteCCI_cBuf_cb_27
  reg [512 : 0] srvwriteCCI_cBuf_cb_27;
  wire [512 : 0] srvwriteCCI_cBuf_cb_27$D_IN;
  wire srvwriteCCI_cBuf_cb_27$EN;

  // register srvwriteCCI_cBuf_cb_28
  reg [512 : 0] srvwriteCCI_cBuf_cb_28;
  wire [512 : 0] srvwriteCCI_cBuf_cb_28$D_IN;
  wire srvwriteCCI_cBuf_cb_28$EN;

  // register srvwriteCCI_cBuf_cb_29
  reg [512 : 0] srvwriteCCI_cBuf_cb_29;
  wire [512 : 0] srvwriteCCI_cBuf_cb_29$D_IN;
  wire srvwriteCCI_cBuf_cb_29$EN;

  // register srvwriteCCI_cBuf_cb_3
  reg [512 : 0] srvwriteCCI_cBuf_cb_3;
  wire [512 : 0] srvwriteCCI_cBuf_cb_3$D_IN;
  wire srvwriteCCI_cBuf_cb_3$EN;

  // register srvwriteCCI_cBuf_cb_30
  reg [512 : 0] srvwriteCCI_cBuf_cb_30;
  wire [512 : 0] srvwriteCCI_cBuf_cb_30$D_IN;
  wire srvwriteCCI_cBuf_cb_30$EN;

  // register srvwriteCCI_cBuf_cb_31
  reg [512 : 0] srvwriteCCI_cBuf_cb_31;
  wire [512 : 0] srvwriteCCI_cBuf_cb_31$D_IN;
  wire srvwriteCCI_cBuf_cb_31$EN;

  // register srvwriteCCI_cBuf_cb_4
  reg [512 : 0] srvwriteCCI_cBuf_cb_4;
  wire [512 : 0] srvwriteCCI_cBuf_cb_4$D_IN;
  wire srvwriteCCI_cBuf_cb_4$EN;

  // register srvwriteCCI_cBuf_cb_5
  reg [512 : 0] srvwriteCCI_cBuf_cb_5;
  wire [512 : 0] srvwriteCCI_cBuf_cb_5$D_IN;
  wire srvwriteCCI_cBuf_cb_5$EN;

  // register srvwriteCCI_cBuf_cb_6
  reg [512 : 0] srvwriteCCI_cBuf_cb_6;
  wire [512 : 0] srvwriteCCI_cBuf_cb_6$D_IN;
  wire srvwriteCCI_cBuf_cb_6$EN;

  // register srvwriteCCI_cBuf_cb_7
  reg [512 : 0] srvwriteCCI_cBuf_cb_7;
  wire [512 : 0] srvwriteCCI_cBuf_cb_7$D_IN;
  wire srvwriteCCI_cBuf_cb_7$EN;

  // register srvwriteCCI_cBuf_cb_8
  reg [512 : 0] srvwriteCCI_cBuf_cb_8;
  wire [512 : 0] srvwriteCCI_cBuf_cb_8$D_IN;
  wire srvwriteCCI_cBuf_cb_8$EN;

  // register srvwriteCCI_cBuf_cb_9
  reg [512 : 0] srvwriteCCI_cBuf_cb_9;
  wire [512 : 0] srvwriteCCI_cBuf_cb_9$D_IN;
  wire srvwriteCCI_cBuf_cb_9$EN;

  // register srvwriteCCI_cBuf_cnt
  reg [5 : 0] srvwriteCCI_cBuf_cnt;
  wire [5 : 0] srvwriteCCI_cBuf_cnt$D_IN;
  wire srvwriteCCI_cBuf_cnt$EN;

  // register srvwriteCCI_cBuf_iidx
  reg [5 : 0] srvwriteCCI_cBuf_iidx;
  wire [5 : 0] srvwriteCCI_cBuf_iidx$D_IN;
  wire srvwriteCCI_cBuf_iidx$EN;

  // register srvwriteCCI_cBuf_mb_0
  reg [383 : 0] srvwriteCCI_cBuf_mb_0;
  wire [383 : 0] srvwriteCCI_cBuf_mb_0$D_IN;
  wire srvwriteCCI_cBuf_mb_0$EN;

  // register srvwriteCCI_cBuf_mb_1
  reg [383 : 0] srvwriteCCI_cBuf_mb_1;
  wire [383 : 0] srvwriteCCI_cBuf_mb_1$D_IN;
  wire srvwriteCCI_cBuf_mb_1$EN;

  // register srvwriteCCI_cBuf_mb_10
  reg [383 : 0] srvwriteCCI_cBuf_mb_10;
  wire [383 : 0] srvwriteCCI_cBuf_mb_10$D_IN;
  wire srvwriteCCI_cBuf_mb_10$EN;

  // register srvwriteCCI_cBuf_mb_11
  reg [383 : 0] srvwriteCCI_cBuf_mb_11;
  wire [383 : 0] srvwriteCCI_cBuf_mb_11$D_IN;
  wire srvwriteCCI_cBuf_mb_11$EN;

  // register srvwriteCCI_cBuf_mb_12
  reg [383 : 0] srvwriteCCI_cBuf_mb_12;
  wire [383 : 0] srvwriteCCI_cBuf_mb_12$D_IN;
  wire srvwriteCCI_cBuf_mb_12$EN;

  // register srvwriteCCI_cBuf_mb_13
  reg [383 : 0] srvwriteCCI_cBuf_mb_13;
  wire [383 : 0] srvwriteCCI_cBuf_mb_13$D_IN;
  wire srvwriteCCI_cBuf_mb_13$EN;

  // register srvwriteCCI_cBuf_mb_14
  reg [383 : 0] srvwriteCCI_cBuf_mb_14;
  wire [383 : 0] srvwriteCCI_cBuf_mb_14$D_IN;
  wire srvwriteCCI_cBuf_mb_14$EN;

  // register srvwriteCCI_cBuf_mb_15
  reg [383 : 0] srvwriteCCI_cBuf_mb_15;
  wire [383 : 0] srvwriteCCI_cBuf_mb_15$D_IN;
  wire srvwriteCCI_cBuf_mb_15$EN;

  // register srvwriteCCI_cBuf_mb_16
  reg [383 : 0] srvwriteCCI_cBuf_mb_16;
  wire [383 : 0] srvwriteCCI_cBuf_mb_16$D_IN;
  wire srvwriteCCI_cBuf_mb_16$EN;

  // register srvwriteCCI_cBuf_mb_17
  reg [383 : 0] srvwriteCCI_cBuf_mb_17;
  wire [383 : 0] srvwriteCCI_cBuf_mb_17$D_IN;
  wire srvwriteCCI_cBuf_mb_17$EN;

  // register srvwriteCCI_cBuf_mb_18
  reg [383 : 0] srvwriteCCI_cBuf_mb_18;
  wire [383 : 0] srvwriteCCI_cBuf_mb_18$D_IN;
  wire srvwriteCCI_cBuf_mb_18$EN;

  // register srvwriteCCI_cBuf_mb_19
  reg [383 : 0] srvwriteCCI_cBuf_mb_19;
  wire [383 : 0] srvwriteCCI_cBuf_mb_19$D_IN;
  wire srvwriteCCI_cBuf_mb_19$EN;

  // register srvwriteCCI_cBuf_mb_2
  reg [383 : 0] srvwriteCCI_cBuf_mb_2;
  wire [383 : 0] srvwriteCCI_cBuf_mb_2$D_IN;
  wire srvwriteCCI_cBuf_mb_2$EN;

  // register srvwriteCCI_cBuf_mb_20
  reg [383 : 0] srvwriteCCI_cBuf_mb_20;
  wire [383 : 0] srvwriteCCI_cBuf_mb_20$D_IN;
  wire srvwriteCCI_cBuf_mb_20$EN;

  // register srvwriteCCI_cBuf_mb_21
  reg [383 : 0] srvwriteCCI_cBuf_mb_21;
  wire [383 : 0] srvwriteCCI_cBuf_mb_21$D_IN;
  wire srvwriteCCI_cBuf_mb_21$EN;

  // register srvwriteCCI_cBuf_mb_22
  reg [383 : 0] srvwriteCCI_cBuf_mb_22;
  wire [383 : 0] srvwriteCCI_cBuf_mb_22$D_IN;
  wire srvwriteCCI_cBuf_mb_22$EN;

  // register srvwriteCCI_cBuf_mb_23
  reg [383 : 0] srvwriteCCI_cBuf_mb_23;
  wire [383 : 0] srvwriteCCI_cBuf_mb_23$D_IN;
  wire srvwriteCCI_cBuf_mb_23$EN;

  // register srvwriteCCI_cBuf_mb_24
  reg [383 : 0] srvwriteCCI_cBuf_mb_24;
  wire [383 : 0] srvwriteCCI_cBuf_mb_24$D_IN;
  wire srvwriteCCI_cBuf_mb_24$EN;

  // register srvwriteCCI_cBuf_mb_25
  reg [383 : 0] srvwriteCCI_cBuf_mb_25;
  wire [383 : 0] srvwriteCCI_cBuf_mb_25$D_IN;
  wire srvwriteCCI_cBuf_mb_25$EN;

  // register srvwriteCCI_cBuf_mb_26
  reg [383 : 0] srvwriteCCI_cBuf_mb_26;
  wire [383 : 0] srvwriteCCI_cBuf_mb_26$D_IN;
  wire srvwriteCCI_cBuf_mb_26$EN;

  // register srvwriteCCI_cBuf_mb_27
  reg [383 : 0] srvwriteCCI_cBuf_mb_27;
  wire [383 : 0] srvwriteCCI_cBuf_mb_27$D_IN;
  wire srvwriteCCI_cBuf_mb_27$EN;

  // register srvwriteCCI_cBuf_mb_28
  reg [383 : 0] srvwriteCCI_cBuf_mb_28;
  wire [383 : 0] srvwriteCCI_cBuf_mb_28$D_IN;
  wire srvwriteCCI_cBuf_mb_28$EN;

  // register srvwriteCCI_cBuf_mb_29
  reg [383 : 0] srvwriteCCI_cBuf_mb_29;
  wire [383 : 0] srvwriteCCI_cBuf_mb_29$D_IN;
  wire srvwriteCCI_cBuf_mb_29$EN;

  // register srvwriteCCI_cBuf_mb_3
  reg [383 : 0] srvwriteCCI_cBuf_mb_3;
  wire [383 : 0] srvwriteCCI_cBuf_mb_3$D_IN;
  wire srvwriteCCI_cBuf_mb_3$EN;

  // register srvwriteCCI_cBuf_mb_30
  reg [383 : 0] srvwriteCCI_cBuf_mb_30;
  wire [383 : 0] srvwriteCCI_cBuf_mb_30$D_IN;
  wire srvwriteCCI_cBuf_mb_30$EN;

  // register srvwriteCCI_cBuf_mb_31
  reg [383 : 0] srvwriteCCI_cBuf_mb_31;
  wire [383 : 0] srvwriteCCI_cBuf_mb_31$D_IN;
  wire srvwriteCCI_cBuf_mb_31$EN;

  // register srvwriteCCI_cBuf_mb_4
  reg [383 : 0] srvwriteCCI_cBuf_mb_4;
  wire [383 : 0] srvwriteCCI_cBuf_mb_4$D_IN;
  wire srvwriteCCI_cBuf_mb_4$EN;

  // register srvwriteCCI_cBuf_mb_5
  reg [383 : 0] srvwriteCCI_cBuf_mb_5;
  wire [383 : 0] srvwriteCCI_cBuf_mb_5$D_IN;
  wire srvwriteCCI_cBuf_mb_5$EN;

  // register srvwriteCCI_cBuf_mb_6
  reg [383 : 0] srvwriteCCI_cBuf_mb_6;
  wire [383 : 0] srvwriteCCI_cBuf_mb_6$D_IN;
  wire srvwriteCCI_cBuf_mb_6$EN;

  // register srvwriteCCI_cBuf_mb_7
  reg [383 : 0] srvwriteCCI_cBuf_mb_7;
  wire [383 : 0] srvwriteCCI_cBuf_mb_7$D_IN;
  wire srvwriteCCI_cBuf_mb_7$EN;

  // register srvwriteCCI_cBuf_mb_8
  reg [383 : 0] srvwriteCCI_cBuf_mb_8;
  wire [383 : 0] srvwriteCCI_cBuf_mb_8$D_IN;
  wire srvwriteCCI_cBuf_mb_8$EN;

  // register srvwriteCCI_cBuf_mb_9
  reg [383 : 0] srvwriteCCI_cBuf_mb_9;
  wire [383 : 0] srvwriteCCI_cBuf_mb_9$D_IN;
  wire srvwriteCCI_cBuf_mb_9$EN;

  // register srvwriteCCI_cBuf_ridx
  reg [5 : 0] srvwriteCCI_cBuf_ridx;
  wire [5 : 0] srvwriteCCI_cBuf_ridx$D_IN;
  wire srvwriteCCI_cBuf_ridx$EN;

  // register topA_convert_addrReg
  reg [31 : 0] topA_convert_addrReg;
  wire [31 : 0] topA_convert_addrReg$D_IN;
  wire topA_convert_addrReg$EN;

  // register topA_convert_dataIn
  reg [511 : 0] topA_convert_dataIn;
  wire [511 : 0] topA_convert_dataIn$D_IN;
  wire topA_convert_dataIn$EN;

  // register topA_convert_dataOut
  reg [511 : 0] topA_convert_dataOut;
  wire [511 : 0] topA_convert_dataOut$D_IN;
  wire topA_convert_dataOut$EN;

  // register topA_convert_readReg
  reg topA_convert_readReg;
  wire topA_convert_readReg$D_IN, topA_convert_readReg$EN;

  // register topA_convert_readdatavalidIn
  reg topA_convert_readdatavalidIn;
  wire topA_convert_readdatavalidIn$D_IN, topA_convert_readdatavalidIn$EN;

  // register topA_convert_state
  reg [1 : 0] topA_convert_state;
  wire [1 : 0] topA_convert_state$D_IN;
  wire topA_convert_state$EN;

  // register topA_convert_writeReg
  reg topA_convert_writeReg;
  wire topA_convert_writeReg$D_IN, topA_convert_writeReg$EN;

  // register topC_convert_w_rdRspData
  reg [511 : 0] topC_convert_w_rdRspData;
  wire [511 : 0] topC_convert_w_rdRspData$D_IN;
  wire topC_convert_w_rdRspData$EN;

  // register topC_convert_w_rdRspMdata
  reg [13 : 0] topC_convert_w_rdRspMdata;
  wire [13 : 0] topC_convert_w_rdRspMdata$D_IN;
  wire topC_convert_w_rdRspMdata$EN;

  // register topC_convert_w_rdRspValid
  reg topC_convert_w_rdRspValid;
  wire topC_convert_w_rdRspValid$D_IN, topC_convert_w_rdRspValid$EN;

  // register topC_convert_w_wrRspMdata
  reg [13 : 0] topC_convert_w_wrRspMdata;
  wire [13 : 0] topC_convert_w_wrRspMdata$D_IN;
  wire topC_convert_w_wrRspMdata$EN;

  // register topC_convert_w_wrRspValid
  reg topC_convert_w_wrRspValid;
  wire topC_convert_w_wrRspValid$D_IN, topC_convert_w_wrRspValid$EN;

  // ports of submodule srvmcS_inF
  wire [895 : 0] srvmcS_inF$D_IN;
  wire srvmcS_inF$CLR, srvmcS_inF$DEQ, srvmcS_inF$ENQ;

  // ports of submodule srvmcS_mcAB_inF
  wire [895 : 0] srvmcS_mcAB_inF$D_IN;
  wire srvmcS_mcAB_inF$CLR, srvmcS_mcAB_inF$DEQ, srvmcS_mcAB_inF$ENQ;

  // ports of submodule srvmcS_mcAB_outF
  wire [895 : 0] srvmcS_mcAB_outF$D_IN;
  wire srvmcS_mcAB_outF$CLR,
       srvmcS_mcAB_outF$DEQ,
       srvmcS_mcAB_outF$EMPTY_N,
       srvmcS_mcAB_outF$ENQ;

  // ports of submodule srvmcS_mcBA_inF
  wire [895 : 0] srvmcS_mcBA_inF$D_IN;
  wire srvmcS_mcBA_inF$CLR, srvmcS_mcBA_inF$DEQ, srvmcS_mcBA_inF$ENQ;

  // ports of submodule srvmcS_mcBA_outF
  wire [895 : 0] srvmcS_mcBA_outF$D_IN;
  wire srvmcS_mcBA_outF$CLR,
       srvmcS_mcBA_outF$DEQ,
       srvmcS_mcBA_outF$EMPTY_N,
       srvmcS_mcBA_outF$ENQ;

  // ports of submodule srvmcS_outF
  wire [895 : 0] srvmcS_outF$D_IN, srvmcS_outF$D_OUT;
  wire srvmcS_outF$CLR, srvmcS_outF$DEQ, srvmcS_outF$EMPTY_N, srvmcS_outF$ENQ;

  // ports of submodule topA_convert_readReqQ_a
  wire [31 : 0] topA_convert_readReqQ_a$D_IN, topA_convert_readReqQ_a$D_OUT;
  wire topA_convert_readReqQ_a$CLR,
       topA_convert_readReqQ_a$DEQ,
       topA_convert_readReqQ_a$ENQ;

  // ports of submodule topA_convert_readReqQ_m
  wire [13 : 0] topA_convert_readReqQ_m$D_IN, topA_convert_readReqQ_m$D_OUT;
  wire topA_convert_readReqQ_m$CLR,
       topA_convert_readReqQ_m$DEQ,
       topA_convert_readReqQ_m$EMPTY_N,
       topA_convert_readReqQ_m$ENQ,
       topA_convert_readReqQ_m$FULL_N;

  // ports of submodule topA_convert_readRespQ
  wire [13 : 0] topA_convert_readRespQ$D_IN, topA_convert_readRespQ$D_OUT;
  wire topA_convert_readRespQ$CLR,
       topA_convert_readRespQ$DEQ,
       topA_convert_readRespQ$EMPTY_N,
       topA_convert_readRespQ$ENQ;

  // ports of submodule topA_convert_readRespQ_d
  wire [511 : 0] topA_convert_readRespQ_d$D_IN,
		 topA_convert_readRespQ_d$D_OUT;
  wire topA_convert_readRespQ_d$CLR,
       topA_convert_readRespQ_d$DEQ,
       topA_convert_readRespQ_d$ENQ;

  // ports of submodule topA_convert_readTagQ
  wire [13 : 0] topA_convert_readTagQ$D_IN, topA_convert_readTagQ$D_OUT;
  wire topA_convert_readTagQ$CLR,
       topA_convert_readTagQ$DEQ,
       topA_convert_readTagQ$ENQ,
       topA_convert_readTagQ$FULL_N;

  // ports of submodule topA_convert_writeDataQ
  reg [511 : 0] topA_convert_writeDataQ$D_IN;
  wire [511 : 0] topA_convert_writeDataQ$D_OUT;
  wire topA_convert_writeDataQ$CLR,
       topA_convert_writeDataQ$DEQ,
       topA_convert_writeDataQ$ENQ,
       topA_convert_writeDataQ$FULL_N;

  // ports of submodule topA_convert_writeReqQ_a
  wire [31 : 0] topA_convert_writeReqQ_a$D_IN, topA_convert_writeReqQ_a$D_OUT;
  wire topA_convert_writeReqQ_a$CLR,
       topA_convert_writeReqQ_a$DEQ,
       topA_convert_writeReqQ_a$ENQ;

  // ports of submodule topA_convert_writeReqQ_m
  wire [13 : 0] topA_convert_writeReqQ_m$D_IN, topA_convert_writeReqQ_m$D_OUT;
  wire topA_convert_writeReqQ_m$CLR,
       topA_convert_writeReqQ_m$DEQ,
       topA_convert_writeReqQ_m$EMPTY_N,
       topA_convert_writeReqQ_m$ENQ,
       topA_convert_writeReqQ_m$FULL_N;

  // ports of submodule topA_convert_writeRespQ
  wire [13 : 0] topA_convert_writeRespQ$D_IN, topA_convert_writeRespQ$D_OUT;
  wire topA_convert_writeRespQ$CLR,
       topA_convert_writeRespQ$DEQ,
       topA_convert_writeRespQ$EMPTY_N,
       topA_convert_writeRespQ$ENQ;

  // ports of submodule topC_convert_rd_inFA
  wire [63 : 0] topC_convert_rd_inFA$D_IN, topC_convert_rd_inFA$D_OUT;
  wire topC_convert_rd_inFA$CLR,
       topC_convert_rd_inFA$DEQ,
       topC_convert_rd_inFA$ENQ;

  // ports of submodule topC_convert_rd_inFM
  wire [13 : 0] topC_convert_rd_inFM$D_IN, topC_convert_rd_inFM$D_OUT;
  wire topC_convert_rd_inFM$CLR,
       topC_convert_rd_inFM$DEQ,
       topC_convert_rd_inFM$EMPTY_N,
       topC_convert_rd_inFM$ENQ,
       topC_convert_rd_inFM$FULL_N;

  // ports of submodule topC_convert_wr_inFA
  wire [63 : 0] topC_convert_wr_inFA$D_IN, topC_convert_wr_inFA$D_OUT;
  wire topC_convert_wr_inFA$CLR,
       topC_convert_wr_inFA$DEQ,
       topC_convert_wr_inFA$ENQ;

  // ports of submodule topC_convert_wr_inFD
  reg [511 : 0] topC_convert_wr_inFD$D_IN;
  wire [511 : 0] topC_convert_wr_inFD$D_OUT;
  wire topC_convert_wr_inFD$CLR,
       topC_convert_wr_inFD$DEQ,
       topC_convert_wr_inFD$ENQ;

  // ports of submodule topC_convert_wr_inFM
  wire [13 : 0] topC_convert_wr_inFM$D_IN, topC_convert_wr_inFM$D_OUT;
  wire topC_convert_wr_inFM$CLR,
       topC_convert_wr_inFM$DEQ,
       topC_convert_wr_inFM$EMPTY_N,
       topC_convert_wr_inFM$ENQ,
       topC_convert_wr_inFM$FULL_N;

  // rule scheduling signals
  wire WILL_FIRE_RL_srvmcS_do_lock_rx,
       WILL_FIRE_RL_srvmcS_mcAB_cntCp_inc,
       WILL_FIRE_RL_srvmcS_mcAB_cntR_inc,
       WILL_FIRE_RL_srvmcS_mcAB_cntW_inc,
       WILL_FIRE_RL_srvmcS_mcAB_do_busy_n,
       WILL_FIRE_RL_srvmcS_mcAB_do_lock_rx,
       WILL_FIRE_RL_srvmcS_mcAB_get_put_copier,
       WILL_FIRE_RL_srvmcS_mcAB_pop_write,
       WILL_FIRE_RL_srvmcS_mcAB_put_read,
       WILL_FIRE_RL_srvmcS_mcAB_zero_init,
       WILL_FIRE_RL_srvmcS_mcBA_cntCp_inc,
       WILL_FIRE_RL_srvmcS_mcBA_cntR_inc,
       WILL_FIRE_RL_srvmcS_mcBA_cntW_inc,
       WILL_FIRE_RL_srvmcS_mcBA_do_busy_n,
       WILL_FIRE_RL_srvmcS_mcBA_do_lock_rx,
       WILL_FIRE_RL_srvmcS_mcBA_get_put_copier,
       WILL_FIRE_RL_srvmcS_mcBA_pop_write,
       WILL_FIRE_RL_srvmcS_mcBA_put_read,
       WILL_FIRE_RL_srvmcS_mcBA_zero_init,
       WILL_FIRE_RL_srvmcS_send_request,
       WILL_FIRE_RL_srvmcS_send_response,
       WILL_FIRE_RL_topA_convert_handleReq;

  // inputs to muxes for submodule ports
  wire [63 : 0] MUX_srvmcS_mcAB_dataCntR$write_1__VAL_1,
		MUX_srvmcS_mcAB_dataCntW$write_1__VAL_1,
		MUX_srvmcS_mcAB_dataCpCnt$write_1__VAL_1,
		MUX_srvmcS_mcBA_dataCntR$write_1__VAL_1,
		MUX_srvmcS_mcBA_dataCntW$write_1__VAL_1,
		MUX_srvmcS_mcBA_dataCpCnt$write_1__VAL_1;
  wire [1 : 0] MUX_topA_convert_state$write_1__VAL_1;
  wire MUX_srvmcS_busy$write_1__SEL_1,
       MUX_srvmcS_busy$write_1__SEL_2,
       MUX_topA_convert_readReg$write_1__SEL_1;

  // remaining internal signals
  reg SEL_ARR_srvreadAVL_cBuf_cb_0_port2__read__25_B_ETC___d791,
      SEL_ARR_srvreadCCI_cBuf_cb_0_port2__read__04_B_ETC___d370,
      SEL_ARR_srvwriteAVL_cBuf_cb_0_port2__read__97__ETC___d263,
      SEL_ARR_srvwriteCCI_cBuf_cb_0_port2__read__19__ETC___d685;
  wire [63 : 0] x__h68653, x__h72838, x__h79842, x__h84027;
  wire [5 : 0] ie__h15886,
	       ie__h30994,
	       ie__h46070,
	       ie__h61124,
	       x__h66133,
	       x__h71320,
	       x__h77329,
	       x__h82506;
  wire NOT_srvreadCCI_cBuf_cnt_port1__read__01_EQ_0_0_ETC___d378,
       srvmcS_mcAB_dataCntR_79_ULT_srvmcS_mcAB_outHea_ETC___d182,
       srvmcS_mcAB_dataCntW_85_ULT_srvmcS_mcAB_outHea_ETC___d186,
       srvmcS_mcBA_dataCntR_01_ULT_srvmcS_mcBA_outHea_ETC___d604,
       srvmcS_mcBA_dataCntW_07_ULT_srvmcS_mcBA_outHea_ETC___d608;

  // value method topC_rdReqAddr
  assign topC_rdReqAddr = topC_convert_rd_inFA$D_OUT ;

  // value method topC_rdReqMdata
  assign topC_rdReqMdata = topC_convert_rd_inFM$D_OUT ;

  // value method topC_rdReqEN
  assign topC_rdReqEN = topC_convert_rd_inFM$EMPTY_N && topC_rdReqSent_b ;

  // value method topC_wrReqAddr
  assign topC_wrReqAddr = topC_convert_wr_inFA$D_OUT ;

  // value method topC_wrReqMdata
  assign topC_wrReqMdata = topC_convert_wr_inFM$D_OUT ;

  // value method topC_wrReqData
  assign topC_wrReqData = topC_convert_wr_inFD$D_OUT ;

  // value method topC_wrReqEN
  assign topC_wrReqEN = topC_convert_wr_inFM$EMPTY_N && topC_wrReqSent_b ;

  // value method topA_read
  assign topA_read = topA_convert_readReg ;

  // value method topA_write
  assign topA_write = topA_convert_writeReg ;

  // value method topA_address
  assign topA_address = topA_convert_addrReg ;

  // value method topA_writedata
  assign topA_writedata = topA_convert_dataOut ;

  // value method topA_burstcount
  assign topA_burstcount = 7'd1 ;

  // value method topA_byteenable
  assign topA_byteenable = 64'hFFFFFFFFFFFFFFFF ;

  // value method mcS_txPort_txFull
  assign mcS_txFull = srvmcS_lock || srvmcS_busy || !srvmcS_ready ;

  // value method mcS_rxPort_rxEmpty
  assign mcS_rxEmpty = !srvmcS_outF$EMPTY_N ;

  // value method mcS_rxPort_rx
  assign mcS_rx_msg = srvmcS_outF$D_OUT ;

  // submodule srvmcS_inF
  SizedFIFO #(.p1width(32'd896),
	      .p2depth(32'd4),
	      .p3cntr_width(32'd2),
	      .guarded(32'd0)) srvmcS_inF(.RST(RST_N),
					  .CLK(CLK),
					  .D_IN(srvmcS_inF$D_IN),
					  .ENQ(srvmcS_inF$ENQ),
					  .DEQ(srvmcS_inF$DEQ),
					  .CLR(srvmcS_inF$CLR),
					  .D_OUT(),
					  .FULL_N(),
					  .EMPTY_N());

  // submodule srvmcS_mcAB_inF
  SizedFIFO #(.p1width(32'd896),
	      .p2depth(32'd4),
	      .p3cntr_width(32'd2),
	      .guarded(32'd0)) srvmcS_mcAB_inF(.RST(RST_N),
					       .CLK(CLK),
					       .D_IN(srvmcS_mcAB_inF$D_IN),
					       .ENQ(srvmcS_mcAB_inF$ENQ),
					       .DEQ(srvmcS_mcAB_inF$DEQ),
					       .CLR(srvmcS_mcAB_inF$CLR),
					       .D_OUT(),
					       .FULL_N(),
					       .EMPTY_N());

  // submodule srvmcS_mcAB_outF
  SizedFIFO #(.p1width(32'd896),
	      .p2depth(32'd6),
	      .p3cntr_width(32'd3),
	      .guarded(32'd0)) srvmcS_mcAB_outF(.RST(RST_N),
						.CLK(CLK),
						.D_IN(srvmcS_mcAB_outF$D_IN),
						.ENQ(srvmcS_mcAB_outF$ENQ),
						.DEQ(srvmcS_mcAB_outF$DEQ),
						.CLR(srvmcS_mcAB_outF$CLR),
						.D_OUT(),
						.FULL_N(),
						.EMPTY_N(srvmcS_mcAB_outF$EMPTY_N));

  // submodule srvmcS_mcBA_inF
  SizedFIFO #(.p1width(32'd896),
	      .p2depth(32'd4),
	      .p3cntr_width(32'd2),
	      .guarded(32'd0)) srvmcS_mcBA_inF(.RST(RST_N),
					       .CLK(CLK),
					       .D_IN(srvmcS_mcBA_inF$D_IN),
					       .ENQ(srvmcS_mcBA_inF$ENQ),
					       .DEQ(srvmcS_mcBA_inF$DEQ),
					       .CLR(srvmcS_mcBA_inF$CLR),
					       .D_OUT(),
					       .FULL_N(),
					       .EMPTY_N());

  // submodule srvmcS_mcBA_outF
  SizedFIFO #(.p1width(32'd896),
	      .p2depth(32'd6),
	      .p3cntr_width(32'd3),
	      .guarded(32'd0)) srvmcS_mcBA_outF(.RST(RST_N),
						.CLK(CLK),
						.D_IN(srvmcS_mcBA_outF$D_IN),
						.ENQ(srvmcS_mcBA_outF$ENQ),
						.DEQ(srvmcS_mcBA_outF$DEQ),
						.CLR(srvmcS_mcBA_outF$CLR),
						.D_OUT(),
						.FULL_N(),
						.EMPTY_N(srvmcS_mcBA_outF$EMPTY_N));

  // submodule srvmcS_outF
  SizedFIFO #(.p1width(32'd896),
	      .p2depth(32'd6),
	      .p3cntr_width(32'd3),
	      .guarded(32'd0)) srvmcS_outF(.RST(RST_N),
					   .CLK(CLK),
					   .D_IN(srvmcS_outF$D_IN),
					   .ENQ(srvmcS_outF$ENQ),
					   .DEQ(srvmcS_outF$DEQ),
					   .CLR(srvmcS_outF$CLR),
					   .D_OUT(srvmcS_outF$D_OUT),
					   .FULL_N(),
					   .EMPTY_N(srvmcS_outF$EMPTY_N));

  // submodule topA_convert_readReqQ_a
  SizedFIFO #(.p1width(32'd32),
	      .p2depth(32'd4),
	      .p3cntr_width(32'd2),
	      .guarded(32'd0)) topA_convert_readReqQ_a(.RST(RST_N),
						       .CLK(CLK),
						       .D_IN(topA_convert_readReqQ_a$D_IN),
						       .ENQ(topA_convert_readReqQ_a$ENQ),
						       .DEQ(topA_convert_readReqQ_a$DEQ),
						       .CLR(topA_convert_readReqQ_a$CLR),
						       .D_OUT(topA_convert_readReqQ_a$D_OUT),
						       .FULL_N(),
						       .EMPTY_N());

  // submodule topA_convert_readReqQ_m
  SizedFIFO #(.p1width(32'd14),
	      .p2depth(32'd4),
	      .p3cntr_width(32'd2),
	      .guarded(32'd0)) topA_convert_readReqQ_m(.RST(RST_N),
						       .CLK(CLK),
						       .D_IN(topA_convert_readReqQ_m$D_IN),
						       .ENQ(topA_convert_readReqQ_m$ENQ),
						       .DEQ(topA_convert_readReqQ_m$DEQ),
						       .CLR(topA_convert_readReqQ_m$CLR),
						       .D_OUT(topA_convert_readReqQ_m$D_OUT),
						       .FULL_N(topA_convert_readReqQ_m$FULL_N),
						       .EMPTY_N(topA_convert_readReqQ_m$EMPTY_N));

  // submodule topA_convert_readRespQ
  FIFO2 #(.width(32'd14), .guarded(32'd0)) topA_convert_readRespQ(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(topA_convert_readRespQ$D_IN),
								  .ENQ(topA_convert_readRespQ$ENQ),
								  .DEQ(topA_convert_readRespQ$DEQ),
								  .CLR(topA_convert_readRespQ$CLR),
								  .D_OUT(topA_convert_readRespQ$D_OUT),
								  .FULL_N(),
								  .EMPTY_N(topA_convert_readRespQ$EMPTY_N));

  // submodule topA_convert_readRespQ_d
  FIFO2 #(.width(32'd512),
	  .guarded(32'd0)) topA_convert_readRespQ_d(.RST(RST_N),
						    .CLK(CLK),
						    .D_IN(topA_convert_readRespQ_d$D_IN),
						    .ENQ(topA_convert_readRespQ_d$ENQ),
						    .DEQ(topA_convert_readRespQ_d$DEQ),
						    .CLR(topA_convert_readRespQ_d$CLR),
						    .D_OUT(topA_convert_readRespQ_d$D_OUT),
						    .FULL_N(),
						    .EMPTY_N());

  // submodule topA_convert_readTagQ
  SizedFIFO #(.p1width(32'd14),
	      .p2depth(32'd128),
	      .p3cntr_width(32'd7),
	      .guarded(32'd0)) topA_convert_readTagQ(.RST(RST_N),
						     .CLK(CLK),
						     .D_IN(topA_convert_readTagQ$D_IN),
						     .ENQ(topA_convert_readTagQ$ENQ),
						     .DEQ(topA_convert_readTagQ$DEQ),
						     .CLR(topA_convert_readTagQ$CLR),
						     .D_OUT(topA_convert_readTagQ$D_OUT),
						     .FULL_N(topA_convert_readTagQ$FULL_N),
						     .EMPTY_N());

  // submodule topA_convert_writeDataQ
  SizedFIFO #(.p1width(32'd512),
	      .p2depth(32'd4),
	      .p3cntr_width(32'd2),
	      .guarded(32'd0)) topA_convert_writeDataQ(.RST(RST_N),
						       .CLK(CLK),
						       .D_IN(topA_convert_writeDataQ$D_IN),
						       .ENQ(topA_convert_writeDataQ$ENQ),
						       .DEQ(topA_convert_writeDataQ$DEQ),
						       .CLR(topA_convert_writeDataQ$CLR),
						       .D_OUT(topA_convert_writeDataQ$D_OUT),
						       .FULL_N(topA_convert_writeDataQ$FULL_N),
						       .EMPTY_N());

  // submodule topA_convert_writeReqQ_a
  SizedFIFO #(.p1width(32'd32),
	      .p2depth(32'd4),
	      .p3cntr_width(32'd2),
	      .guarded(32'd0)) topA_convert_writeReqQ_a(.RST(RST_N),
							.CLK(CLK),
							.D_IN(topA_convert_writeReqQ_a$D_IN),
							.ENQ(topA_convert_writeReqQ_a$ENQ),
							.DEQ(topA_convert_writeReqQ_a$DEQ),
							.CLR(topA_convert_writeReqQ_a$CLR),
							.D_OUT(topA_convert_writeReqQ_a$D_OUT),
							.FULL_N(),
							.EMPTY_N());

  // submodule topA_convert_writeReqQ_m
  SizedFIFO #(.p1width(32'd14),
	      .p2depth(32'd4),
	      .p3cntr_width(32'd2),
	      .guarded(32'd0)) topA_convert_writeReqQ_m(.RST(RST_N),
							.CLK(CLK),
							.D_IN(topA_convert_writeReqQ_m$D_IN),
							.ENQ(topA_convert_writeReqQ_m$ENQ),
							.DEQ(topA_convert_writeReqQ_m$DEQ),
							.CLR(topA_convert_writeReqQ_m$CLR),
							.D_OUT(topA_convert_writeReqQ_m$D_OUT),
							.FULL_N(topA_convert_writeReqQ_m$FULL_N),
							.EMPTY_N(topA_convert_writeReqQ_m$EMPTY_N));

  // submodule topA_convert_writeRespQ
  FIFO2 #(.width(32'd14),
	  .guarded(32'd0)) topA_convert_writeRespQ(.RST(RST_N),
						   .CLK(CLK),
						   .D_IN(topA_convert_writeRespQ$D_IN),
						   .ENQ(topA_convert_writeRespQ$ENQ),
						   .DEQ(topA_convert_writeRespQ$DEQ),
						   .CLR(topA_convert_writeRespQ$CLR),
						   .D_OUT(topA_convert_writeRespQ$D_OUT),
						   .FULL_N(),
						   .EMPTY_N(topA_convert_writeRespQ$EMPTY_N));

  // submodule topC_convert_rd_inFA
  FIFO2 #(.width(32'd64), .guarded(32'd0)) topC_convert_rd_inFA(.RST(RST_N),
								.CLK(CLK),
								.D_IN(topC_convert_rd_inFA$D_IN),
								.ENQ(topC_convert_rd_inFA$ENQ),
								.DEQ(topC_convert_rd_inFA$DEQ),
								.CLR(topC_convert_rd_inFA$CLR),
								.D_OUT(topC_convert_rd_inFA$D_OUT),
								.FULL_N(),
								.EMPTY_N());

  // submodule topC_convert_rd_inFM
  FIFO2 #(.width(32'd14), .guarded(32'd0)) topC_convert_rd_inFM(.RST(RST_N),
								.CLK(CLK),
								.D_IN(topC_convert_rd_inFM$D_IN),
								.ENQ(topC_convert_rd_inFM$ENQ),
								.DEQ(topC_convert_rd_inFM$DEQ),
								.CLR(topC_convert_rd_inFM$CLR),
								.D_OUT(topC_convert_rd_inFM$D_OUT),
								.FULL_N(topC_convert_rd_inFM$FULL_N),
								.EMPTY_N(topC_convert_rd_inFM$EMPTY_N));

  // submodule topC_convert_wr_inFA
  FIFO2 #(.width(32'd64), .guarded(32'd0)) topC_convert_wr_inFA(.RST(RST_N),
								.CLK(CLK),
								.D_IN(topC_convert_wr_inFA$D_IN),
								.ENQ(topC_convert_wr_inFA$ENQ),
								.DEQ(topC_convert_wr_inFA$DEQ),
								.CLR(topC_convert_wr_inFA$CLR),
								.D_OUT(topC_convert_wr_inFA$D_OUT),
								.FULL_N(),
								.EMPTY_N());

  // submodule topC_convert_wr_inFD
  FIFO2 #(.width(32'd512), .guarded(32'd0)) topC_convert_wr_inFD(.RST(RST_N),
								 .CLK(CLK),
								 .D_IN(topC_convert_wr_inFD$D_IN),
								 .ENQ(topC_convert_wr_inFD$ENQ),
								 .DEQ(topC_convert_wr_inFD$DEQ),
								 .CLR(topC_convert_wr_inFD$CLR),
								 .D_OUT(topC_convert_wr_inFD$D_OUT),
								 .FULL_N(),
								 .EMPTY_N());

  // submodule topC_convert_wr_inFM
  FIFO2 #(.width(32'd14), .guarded(32'd0)) topC_convert_wr_inFM(.RST(RST_N),
								.CLK(CLK),
								.D_IN(topC_convert_wr_inFM$D_IN),
								.ENQ(topC_convert_wr_inFM$ENQ),
								.DEQ(topC_convert_wr_inFM$DEQ),
								.CLR(topC_convert_wr_inFM$CLR),
								.D_OUT(topC_convert_wr_inFM$D_OUT),
								.FULL_N(topC_convert_wr_inFM$FULL_N),
								.EMPTY_N(topC_convert_wr_inFM$EMPTY_N));

  // rule RL_topA_convert_handleReq
  assign WILL_FIRE_RL_topA_convert_handleReq =
	     (topA_convert_state == 2'd1 || topA_convert_state == 2'd2) &&
	     !topA_waitrequest ;

  // rule RL_srvmcS_send_response
  assign WILL_FIRE_RL_srvmcS_send_response = srvmcS_lock && srvmcS_busy ;

  // rule RL_srvmcS_send_request
  assign WILL_FIRE_RL_srvmcS_send_request =
	     srvmcS_lock && !srvmcS_busy && srvmcS_ready ;

  // rule RL_srvmcS_do_lock_rx
  assign WILL_FIRE_RL_srvmcS_do_lock_rx = EN_mcS_rxPop && !EN_mcS_tx ;

  // rule RL_srvmcS_mcAB_put_read
  assign WILL_FIRE_RL_srvmcS_mcAB_put_read =
	     srvmcS_mcAB_lock && srvreadCCI_cBuf_cnt < 6'd32 &&
	     topC_convert_rd_inFM$FULL_N &&
	     srvmcS_mcAB_dataCntR_79_ULT_srvmcS_mcAB_outHea_ETC___d182 ;

  // rule RL_srvmcS_mcAB_get_put_copier
  assign WILL_FIRE_RL_srvmcS_mcAB_get_put_copier =
	     NOT_srvreadCCI_cBuf_cnt_port1__read__01_EQ_0_0_ETC___d378 &&
	     srvmcS_mcAB_dataCntW_85_ULT_srvmcS_mcAB_outHea_ETC___d186 ;

  // rule RL_srvmcS_mcAB_pop_write
  assign WILL_FIRE_RL_srvmcS_mcAB_pop_write =
	     x__h66133 != 6'd0 &&
	     SEL_ARR_srvwriteAVL_cBuf_cb_0_port2__read__97__ETC___d263 ;

  // rule RL_srvmcS_mcAB_do_busy_n
  assign WILL_FIRE_RL_srvmcS_mcAB_do_busy_n =
	     srvmcS_mcAB_txRsp$whas && !WILL_FIRE_RL_srvmcS_mcAB_zero_init ;

  // rule RL_srvmcS_mcAB_do_lock_rx
  assign WILL_FIRE_RL_srvmcS_mcAB_do_lock_rx =
	     srvmcS_mcAB_rxIn$whas && !WILL_FIRE_RL_srvmcS_mcAB_zero_init ;

  // rule RL_srvmcS_mcAB_zero_init
  assign WILL_FIRE_RL_srvmcS_mcAB_zero_init =
	     WILL_FIRE_RL_srvmcS_send_request &&
	     srvmcS_outHead[1:0] == 2'd0 &&
	     !srvmcS_mcAB_lock ;

  // rule RL_srvmcS_mcAB_cntCp_inc
  assign WILL_FIRE_RL_srvmcS_mcAB_cntCp_inc =
	     WILL_FIRE_RL_srvmcS_mcAB_pop_write &&
	     !WILL_FIRE_RL_srvmcS_mcAB_zero_init ;

  // rule RL_srvmcS_mcAB_cntW_inc
  assign WILL_FIRE_RL_srvmcS_mcAB_cntW_inc =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     !WILL_FIRE_RL_srvmcS_mcAB_zero_init ;

  // rule RL_srvmcS_mcAB_cntR_inc
  assign WILL_FIRE_RL_srvmcS_mcAB_cntR_inc =
	     WILL_FIRE_RL_srvmcS_mcAB_put_read &&
	     !WILL_FIRE_RL_srvmcS_mcAB_zero_init ;

  // rule RL_srvmcS_mcBA_put_read
  assign WILL_FIRE_RL_srvmcS_mcBA_put_read =
	     srvmcS_mcBA_lock && srvreadAVL_cBuf_cnt < 6'd32 &&
	     topA_convert_readReqQ_m$FULL_N &&
	     srvmcS_mcBA_dataCntR_01_ULT_srvmcS_mcBA_outHea_ETC___d604 ;

  // rule RL_srvmcS_mcBA_get_put_copier
  assign WILL_FIRE_RL_srvmcS_mcBA_get_put_copier =
	     x__h82506 != 6'd0 &&
	     SEL_ARR_srvreadAVL_cBuf_cb_0_port2__read__25_B_ETC___d791 &&
	     srvwriteCCI_cBuf_cnt < 6'd32 &&
	     topC_convert_wr_inFM$FULL_N &&
	     srvmcS_mcBA_dataCntW_07_ULT_srvmcS_mcBA_outHea_ETC___d608 ;

  // rule RL_srvmcS_mcBA_pop_write
  assign WILL_FIRE_RL_srvmcS_mcBA_pop_write =
	     x__h77329 != 6'd0 &&
	     SEL_ARR_srvwriteCCI_cBuf_cb_0_port2__read__19__ETC___d685 ;

  // rule RL_srvmcS_mcBA_do_busy_n
  assign WILL_FIRE_RL_srvmcS_mcBA_do_busy_n =
	     srvmcS_mcBA_txRsp$whas && !WILL_FIRE_RL_srvmcS_mcBA_zero_init ;

  // rule RL_srvmcS_mcBA_do_lock_rx
  assign WILL_FIRE_RL_srvmcS_mcBA_do_lock_rx =
	     srvmcS_mcBA_rxIn$whas && !WILL_FIRE_RL_srvmcS_mcBA_zero_init ;

  // rule RL_srvmcS_mcBA_zero_init
  assign WILL_FIRE_RL_srvmcS_mcBA_zero_init =
	     WILL_FIRE_RL_srvmcS_send_request &&
	     srvmcS_outHead[1:0] == 2'd1 &&
	     !srvmcS_mcBA_lock ;

  // rule RL_srvmcS_mcBA_cntCp_inc
  assign WILL_FIRE_RL_srvmcS_mcBA_cntCp_inc =
	     WILL_FIRE_RL_srvmcS_mcBA_pop_write &&
	     !WILL_FIRE_RL_srvmcS_mcBA_zero_init ;

  // rule RL_srvmcS_mcBA_cntW_inc
  assign WILL_FIRE_RL_srvmcS_mcBA_cntW_inc =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     !WILL_FIRE_RL_srvmcS_mcBA_zero_init ;

  // rule RL_srvmcS_mcBA_cntR_inc
  assign WILL_FIRE_RL_srvmcS_mcBA_cntR_inc =
	     WILL_FIRE_RL_srvmcS_mcBA_put_read &&
	     !WILL_FIRE_RL_srvmcS_mcBA_zero_init ;

  // inputs to muxes for submodule ports
  assign MUX_srvmcS_busy$write_1__SEL_1 =
	     WILL_FIRE_RL_srvmcS_send_response &&
	     (srvmcS_mcAB_outF$EMPTY_N || srvmcS_mcBA_outF$EMPTY_N) ;
  assign MUX_srvmcS_busy$write_1__SEL_2 =
	     WILL_FIRE_RL_srvmcS_send_request &&
	     (srvmcS_outHead[1:0] == 2'd0 && !srvmcS_mcAB_lock ||
	      srvmcS_outHead[1:0] == 2'd1 && !srvmcS_mcBA_lock) ;
  assign MUX_topA_convert_readReg$write_1__SEL_1 =
	     topA_convert_state == 2'd0 &&
	     (topA_convert_writeReqQ_m$EMPTY_N ||
	      topA_convert_readReqQ_m$EMPTY_N &&
	      topA_convert_readTagQ$FULL_N) ;
  assign MUX_srvmcS_mcAB_dataCntR$write_1__VAL_1 =
	     srvmcS_mcAB_dataCntR + 64'd1 ;
  assign MUX_srvmcS_mcAB_dataCntW$write_1__VAL_1 =
	     srvmcS_mcAB_dataCntW + 64'd1 ;
  assign MUX_srvmcS_mcAB_dataCpCnt$write_1__VAL_1 =
	     srvmcS_mcAB_dataCpCnt + 64'd1 ;
  assign MUX_srvmcS_mcBA_dataCntR$write_1__VAL_1 =
	     srvmcS_mcBA_dataCntR + 64'd1 ;
  assign MUX_srvmcS_mcBA_dataCntW$write_1__VAL_1 =
	     srvmcS_mcBA_dataCntW + 64'd1 ;
  assign MUX_srvmcS_mcBA_dataCpCnt$write_1__VAL_1 =
	     srvmcS_mcBA_dataCpCnt + 64'd1 ;
  assign MUX_topA_convert_state$write_1__VAL_1 =
	     topA_convert_writeReqQ_m$EMPTY_N ? 2'd2 : 2'd1 ;

  // inlined wires
  assign srvmcS_mcAB_rxIn$whas =
	     WILL_FIRE_RL_srvmcS_send_response && srvmcS_mcAB_outF$EMPTY_N ;
  assign srvmcS_mcAB_txRsp$whas =
	     srvmcS_mcAB_busy && srvmcS_mcAB_lock &&
	     !srvmcS_mcAB_dataCntR_79_ULT_srvmcS_mcAB_outHea_ETC___d182 &&
	     !srvmcS_mcAB_dataCntW_85_ULT_srvmcS_mcAB_outHea_ETC___d186 &&
	     srvmcS_mcAB_dataCpCnt >= srvmcS_mcAB_outHead[127:64] ;
  assign srvmcS_mcBA_rxIn$whas =
	     WILL_FIRE_RL_srvmcS_send_response && !srvmcS_mcAB_outF$EMPTY_N &&
	     srvmcS_mcBA_outF$EMPTY_N ;
  assign srvmcS_mcBA_txRsp$whas =
	     srvmcS_mcBA_busy && srvmcS_mcBA_lock &&
	     !srvmcS_mcBA_dataCntR_01_ULT_srvmcS_mcBA_outHea_ETC___d604 &&
	     !srvmcS_mcBA_dataCntW_07_ULT_srvmcS_mcBA_outHea_ETC___d608 &&
	     srvmcS_mcBA_dataCpCnt >= srvmcS_mcBA_outHead[127:64] ;
  assign srvreadAVL_cBuf_cb_0$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_put_read &&
	     srvreadAVL_cBuf_iidx == 6'd0 ;
  assign srvreadAVL_cBuf_cb_0$port1__read =
	     srvreadAVL_cBuf_cb_0$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadAVL_cBuf_cb_0 ;
  assign srvreadAVL_cBuf_cb_0$EN_port1__write =
	     topA_convert_readRespQ$EMPTY_N && ie__h15886 == 6'd0 ;
  assign srvreadAVL_cBuf_cb_0$port1__write_1 =
	     { 1'd1, topA_convert_readRespQ_d$D_OUT } ;
  assign srvreadAVL_cBuf_cb_0$port2__read =
	     srvreadAVL_cBuf_cb_0$EN_port1__write ?
	       srvreadAVL_cBuf_cb_0$port1__write_1 :
	       srvreadAVL_cBuf_cb_0$port1__read ;
  assign srvreadAVL_cBuf_cb_0$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvreadAVL_cBuf_ridx == 6'd0 ;
  assign srvreadAVL_cBuf_cb_0$port3__read =
	     srvreadAVL_cBuf_cb_0$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadAVL_cBuf_cb_0$port2__read ;
  assign srvreadAVL_cBuf_cb_1$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_put_read &&
	     srvreadAVL_cBuf_iidx == 6'd1 ;
  assign srvreadAVL_cBuf_cb_1$port1__read =
	     srvreadAVL_cBuf_cb_1$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadAVL_cBuf_cb_1 ;
  assign srvreadAVL_cBuf_cb_1$EN_port1__write =
	     topA_convert_readRespQ$EMPTY_N && ie__h15886 == 6'd1 ;
  assign srvreadAVL_cBuf_cb_1$port2__read =
	     srvreadAVL_cBuf_cb_1$EN_port1__write ?
	       srvreadAVL_cBuf_cb_0$port1__write_1 :
	       srvreadAVL_cBuf_cb_1$port1__read ;
  assign srvreadAVL_cBuf_cb_1$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvreadAVL_cBuf_ridx == 6'd1 ;
  assign srvreadAVL_cBuf_cb_1$port3__read =
	     srvreadAVL_cBuf_cb_1$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadAVL_cBuf_cb_1$port2__read ;
  assign srvreadAVL_cBuf_cb_2$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_put_read &&
	     srvreadAVL_cBuf_iidx == 6'd2 ;
  assign srvreadAVL_cBuf_cb_2$port1__read =
	     srvreadAVL_cBuf_cb_2$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadAVL_cBuf_cb_2 ;
  assign srvreadAVL_cBuf_cb_2$EN_port1__write =
	     topA_convert_readRespQ$EMPTY_N && ie__h15886 == 6'd2 ;
  assign srvreadAVL_cBuf_cb_2$port2__read =
	     srvreadAVL_cBuf_cb_2$EN_port1__write ?
	       srvreadAVL_cBuf_cb_0$port1__write_1 :
	       srvreadAVL_cBuf_cb_2$port1__read ;
  assign srvreadAVL_cBuf_cb_2$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvreadAVL_cBuf_ridx == 6'd2 ;
  assign srvreadAVL_cBuf_cb_2$port3__read =
	     srvreadAVL_cBuf_cb_2$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadAVL_cBuf_cb_2$port2__read ;
  assign srvreadAVL_cBuf_cb_3$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_put_read &&
	     srvreadAVL_cBuf_iidx == 6'd3 ;
  assign srvreadAVL_cBuf_cb_3$port1__read =
	     srvreadAVL_cBuf_cb_3$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadAVL_cBuf_cb_3 ;
  assign srvreadAVL_cBuf_cb_3$EN_port1__write =
	     topA_convert_readRespQ$EMPTY_N && ie__h15886 == 6'd3 ;
  assign srvreadAVL_cBuf_cb_3$port2__read =
	     srvreadAVL_cBuf_cb_3$EN_port1__write ?
	       srvreadAVL_cBuf_cb_0$port1__write_1 :
	       srvreadAVL_cBuf_cb_3$port1__read ;
  assign srvreadAVL_cBuf_cb_3$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvreadAVL_cBuf_ridx == 6'd3 ;
  assign srvreadAVL_cBuf_cb_3$port3__read =
	     srvreadAVL_cBuf_cb_3$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadAVL_cBuf_cb_3$port2__read ;
  assign srvreadAVL_cBuf_cb_4$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_put_read &&
	     srvreadAVL_cBuf_iidx == 6'd4 ;
  assign srvreadAVL_cBuf_cb_4$port1__read =
	     srvreadAVL_cBuf_cb_4$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadAVL_cBuf_cb_4 ;
  assign srvreadAVL_cBuf_cb_4$EN_port1__write =
	     topA_convert_readRespQ$EMPTY_N && ie__h15886 == 6'd4 ;
  assign srvreadAVL_cBuf_cb_4$port2__read =
	     srvreadAVL_cBuf_cb_4$EN_port1__write ?
	       srvreadAVL_cBuf_cb_0$port1__write_1 :
	       srvreadAVL_cBuf_cb_4$port1__read ;
  assign srvreadAVL_cBuf_cb_4$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvreadAVL_cBuf_ridx == 6'd4 ;
  assign srvreadAVL_cBuf_cb_4$port3__read =
	     srvreadAVL_cBuf_cb_4$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadAVL_cBuf_cb_4$port2__read ;
  assign srvreadAVL_cBuf_cb_5$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_put_read &&
	     srvreadAVL_cBuf_iidx == 6'd5 ;
  assign srvreadAVL_cBuf_cb_5$port1__read =
	     srvreadAVL_cBuf_cb_5$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadAVL_cBuf_cb_5 ;
  assign srvreadAVL_cBuf_cb_5$EN_port1__write =
	     topA_convert_readRespQ$EMPTY_N && ie__h15886 == 6'd5 ;
  assign srvreadAVL_cBuf_cb_5$port2__read =
	     srvreadAVL_cBuf_cb_5$EN_port1__write ?
	       srvreadAVL_cBuf_cb_0$port1__write_1 :
	       srvreadAVL_cBuf_cb_5$port1__read ;
  assign srvreadAVL_cBuf_cb_5$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvreadAVL_cBuf_ridx == 6'd5 ;
  assign srvreadAVL_cBuf_cb_5$port3__read =
	     srvreadAVL_cBuf_cb_5$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadAVL_cBuf_cb_5$port2__read ;
  assign srvreadAVL_cBuf_cb_6$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_put_read &&
	     srvreadAVL_cBuf_iidx == 6'd6 ;
  assign srvreadAVL_cBuf_cb_6$port1__read =
	     srvreadAVL_cBuf_cb_6$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadAVL_cBuf_cb_6 ;
  assign srvreadAVL_cBuf_cb_6$EN_port1__write =
	     topA_convert_readRespQ$EMPTY_N && ie__h15886 == 6'd6 ;
  assign srvreadAVL_cBuf_cb_6$port2__read =
	     srvreadAVL_cBuf_cb_6$EN_port1__write ?
	       srvreadAVL_cBuf_cb_0$port1__write_1 :
	       srvreadAVL_cBuf_cb_6$port1__read ;
  assign srvreadAVL_cBuf_cb_6$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvreadAVL_cBuf_ridx == 6'd6 ;
  assign srvreadAVL_cBuf_cb_6$port3__read =
	     srvreadAVL_cBuf_cb_6$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadAVL_cBuf_cb_6$port2__read ;
  assign srvreadAVL_cBuf_cb_7$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_put_read &&
	     srvreadAVL_cBuf_iidx == 6'd7 ;
  assign srvreadAVL_cBuf_cb_7$port1__read =
	     srvreadAVL_cBuf_cb_7$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadAVL_cBuf_cb_7 ;
  assign srvreadAVL_cBuf_cb_7$EN_port1__write =
	     topA_convert_readRespQ$EMPTY_N && ie__h15886 == 6'd7 ;
  assign srvreadAVL_cBuf_cb_7$port2__read =
	     srvreadAVL_cBuf_cb_7$EN_port1__write ?
	       srvreadAVL_cBuf_cb_0$port1__write_1 :
	       srvreadAVL_cBuf_cb_7$port1__read ;
  assign srvreadAVL_cBuf_cb_7$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvreadAVL_cBuf_ridx == 6'd7 ;
  assign srvreadAVL_cBuf_cb_7$port3__read =
	     srvreadAVL_cBuf_cb_7$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadAVL_cBuf_cb_7$port2__read ;
  assign srvreadAVL_cBuf_cb_8$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_put_read &&
	     srvreadAVL_cBuf_iidx == 6'd8 ;
  assign srvreadAVL_cBuf_cb_8$port1__read =
	     srvreadAVL_cBuf_cb_8$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadAVL_cBuf_cb_8 ;
  assign srvreadAVL_cBuf_cb_8$EN_port1__write =
	     topA_convert_readRespQ$EMPTY_N && ie__h15886 == 6'd8 ;
  assign srvreadAVL_cBuf_cb_8$port2__read =
	     srvreadAVL_cBuf_cb_8$EN_port1__write ?
	       srvreadAVL_cBuf_cb_0$port1__write_1 :
	       srvreadAVL_cBuf_cb_8$port1__read ;
  assign srvreadAVL_cBuf_cb_8$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvreadAVL_cBuf_ridx == 6'd8 ;
  assign srvreadAVL_cBuf_cb_8$port3__read =
	     srvreadAVL_cBuf_cb_8$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadAVL_cBuf_cb_8$port2__read ;
  assign srvreadAVL_cBuf_cb_9$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_put_read &&
	     srvreadAVL_cBuf_iidx == 6'd9 ;
  assign srvreadAVL_cBuf_cb_9$port1__read =
	     srvreadAVL_cBuf_cb_9$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadAVL_cBuf_cb_9 ;
  assign srvreadAVL_cBuf_cb_9$EN_port1__write =
	     topA_convert_readRespQ$EMPTY_N && ie__h15886 == 6'd9 ;
  assign srvreadAVL_cBuf_cb_9$port2__read =
	     srvreadAVL_cBuf_cb_9$EN_port1__write ?
	       srvreadAVL_cBuf_cb_0$port1__write_1 :
	       srvreadAVL_cBuf_cb_9$port1__read ;
  assign srvreadAVL_cBuf_cb_9$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvreadAVL_cBuf_ridx == 6'd9 ;
  assign srvreadAVL_cBuf_cb_9$port3__read =
	     srvreadAVL_cBuf_cb_9$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadAVL_cBuf_cb_9$port2__read ;
  assign srvreadAVL_cBuf_cb_10$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_put_read &&
	     srvreadAVL_cBuf_iidx == 6'd10 ;
  assign srvreadAVL_cBuf_cb_10$port1__read =
	     srvreadAVL_cBuf_cb_10$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadAVL_cBuf_cb_10 ;
  assign srvreadAVL_cBuf_cb_10$EN_port1__write =
	     topA_convert_readRespQ$EMPTY_N && ie__h15886 == 6'd10 ;
  assign srvreadAVL_cBuf_cb_10$port2__read =
	     srvreadAVL_cBuf_cb_10$EN_port1__write ?
	       srvreadAVL_cBuf_cb_0$port1__write_1 :
	       srvreadAVL_cBuf_cb_10$port1__read ;
  assign srvreadAVL_cBuf_cb_10$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvreadAVL_cBuf_ridx == 6'd10 ;
  assign srvreadAVL_cBuf_cb_10$port3__read =
	     srvreadAVL_cBuf_cb_10$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadAVL_cBuf_cb_10$port2__read ;
  assign srvreadAVL_cBuf_cb_11$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_put_read &&
	     srvreadAVL_cBuf_iidx == 6'd11 ;
  assign srvreadAVL_cBuf_cb_11$port1__read =
	     srvreadAVL_cBuf_cb_11$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadAVL_cBuf_cb_11 ;
  assign srvreadAVL_cBuf_cb_11$EN_port1__write =
	     topA_convert_readRespQ$EMPTY_N && ie__h15886 == 6'd11 ;
  assign srvreadAVL_cBuf_cb_11$port2__read =
	     srvreadAVL_cBuf_cb_11$EN_port1__write ?
	       srvreadAVL_cBuf_cb_0$port1__write_1 :
	       srvreadAVL_cBuf_cb_11$port1__read ;
  assign srvreadAVL_cBuf_cb_11$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvreadAVL_cBuf_ridx == 6'd11 ;
  assign srvreadAVL_cBuf_cb_11$port3__read =
	     srvreadAVL_cBuf_cb_11$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadAVL_cBuf_cb_11$port2__read ;
  assign srvreadAVL_cBuf_cb_12$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_put_read &&
	     srvreadAVL_cBuf_iidx == 6'd12 ;
  assign srvreadAVL_cBuf_cb_12$port1__read =
	     srvreadAVL_cBuf_cb_12$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadAVL_cBuf_cb_12 ;
  assign srvreadAVL_cBuf_cb_12$EN_port1__write =
	     topA_convert_readRespQ$EMPTY_N && ie__h15886 == 6'd12 ;
  assign srvreadAVL_cBuf_cb_12$port2__read =
	     srvreadAVL_cBuf_cb_12$EN_port1__write ?
	       srvreadAVL_cBuf_cb_0$port1__write_1 :
	       srvreadAVL_cBuf_cb_12$port1__read ;
  assign srvreadAVL_cBuf_cb_12$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvreadAVL_cBuf_ridx == 6'd12 ;
  assign srvreadAVL_cBuf_cb_12$port3__read =
	     srvreadAVL_cBuf_cb_12$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadAVL_cBuf_cb_12$port2__read ;
  assign srvreadAVL_cBuf_cb_13$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_put_read &&
	     srvreadAVL_cBuf_iidx == 6'd13 ;
  assign srvreadAVL_cBuf_cb_13$port1__read =
	     srvreadAVL_cBuf_cb_13$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadAVL_cBuf_cb_13 ;
  assign srvreadAVL_cBuf_cb_13$EN_port1__write =
	     topA_convert_readRespQ$EMPTY_N && ie__h15886 == 6'd13 ;
  assign srvreadAVL_cBuf_cb_13$port2__read =
	     srvreadAVL_cBuf_cb_13$EN_port1__write ?
	       srvreadAVL_cBuf_cb_0$port1__write_1 :
	       srvreadAVL_cBuf_cb_13$port1__read ;
  assign srvreadAVL_cBuf_cb_13$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvreadAVL_cBuf_ridx == 6'd13 ;
  assign srvreadAVL_cBuf_cb_13$port3__read =
	     srvreadAVL_cBuf_cb_13$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadAVL_cBuf_cb_13$port2__read ;
  assign srvreadAVL_cBuf_cb_14$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_put_read &&
	     srvreadAVL_cBuf_iidx == 6'd14 ;
  assign srvreadAVL_cBuf_cb_14$port1__read =
	     srvreadAVL_cBuf_cb_14$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadAVL_cBuf_cb_14 ;
  assign srvreadAVL_cBuf_cb_14$EN_port1__write =
	     topA_convert_readRespQ$EMPTY_N && ie__h15886 == 6'd14 ;
  assign srvreadAVL_cBuf_cb_14$port2__read =
	     srvreadAVL_cBuf_cb_14$EN_port1__write ?
	       srvreadAVL_cBuf_cb_0$port1__write_1 :
	       srvreadAVL_cBuf_cb_14$port1__read ;
  assign srvreadAVL_cBuf_cb_14$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvreadAVL_cBuf_ridx == 6'd14 ;
  assign srvreadAVL_cBuf_cb_14$port3__read =
	     srvreadAVL_cBuf_cb_14$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadAVL_cBuf_cb_14$port2__read ;
  assign srvreadAVL_cBuf_cb_15$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_put_read &&
	     srvreadAVL_cBuf_iidx == 6'd15 ;
  assign srvreadAVL_cBuf_cb_15$port1__read =
	     srvreadAVL_cBuf_cb_15$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadAVL_cBuf_cb_15 ;
  assign srvreadAVL_cBuf_cb_15$EN_port1__write =
	     topA_convert_readRespQ$EMPTY_N && ie__h15886 == 6'd15 ;
  assign srvreadAVL_cBuf_cb_15$port2__read =
	     srvreadAVL_cBuf_cb_15$EN_port1__write ?
	       srvreadAVL_cBuf_cb_0$port1__write_1 :
	       srvreadAVL_cBuf_cb_15$port1__read ;
  assign srvreadAVL_cBuf_cb_15$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvreadAVL_cBuf_ridx == 6'd15 ;
  assign srvreadAVL_cBuf_cb_15$port3__read =
	     srvreadAVL_cBuf_cb_15$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadAVL_cBuf_cb_15$port2__read ;
  assign srvreadAVL_cBuf_cb_16$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_put_read &&
	     srvreadAVL_cBuf_iidx == 6'd16 ;
  assign srvreadAVL_cBuf_cb_16$port1__read =
	     srvreadAVL_cBuf_cb_16$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadAVL_cBuf_cb_16 ;
  assign srvreadAVL_cBuf_cb_16$EN_port1__write =
	     topA_convert_readRespQ$EMPTY_N && ie__h15886 == 6'd16 ;
  assign srvreadAVL_cBuf_cb_16$port2__read =
	     srvreadAVL_cBuf_cb_16$EN_port1__write ?
	       srvreadAVL_cBuf_cb_0$port1__write_1 :
	       srvreadAVL_cBuf_cb_16$port1__read ;
  assign srvreadAVL_cBuf_cb_16$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvreadAVL_cBuf_ridx == 6'd16 ;
  assign srvreadAVL_cBuf_cb_16$port3__read =
	     srvreadAVL_cBuf_cb_16$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadAVL_cBuf_cb_16$port2__read ;
  assign srvreadAVL_cBuf_cb_17$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_put_read &&
	     srvreadAVL_cBuf_iidx == 6'd17 ;
  assign srvreadAVL_cBuf_cb_17$port1__read =
	     srvreadAVL_cBuf_cb_17$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadAVL_cBuf_cb_17 ;
  assign srvreadAVL_cBuf_cb_17$EN_port1__write =
	     topA_convert_readRespQ$EMPTY_N && ie__h15886 == 6'd17 ;
  assign srvreadAVL_cBuf_cb_17$port2__read =
	     srvreadAVL_cBuf_cb_17$EN_port1__write ?
	       srvreadAVL_cBuf_cb_0$port1__write_1 :
	       srvreadAVL_cBuf_cb_17$port1__read ;
  assign srvreadAVL_cBuf_cb_17$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvreadAVL_cBuf_ridx == 6'd17 ;
  assign srvreadAVL_cBuf_cb_17$port3__read =
	     srvreadAVL_cBuf_cb_17$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadAVL_cBuf_cb_17$port2__read ;
  assign srvreadAVL_cBuf_cb_18$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_put_read &&
	     srvreadAVL_cBuf_iidx == 6'd18 ;
  assign srvreadAVL_cBuf_cb_18$port1__read =
	     srvreadAVL_cBuf_cb_18$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadAVL_cBuf_cb_18 ;
  assign srvreadAVL_cBuf_cb_18$EN_port1__write =
	     topA_convert_readRespQ$EMPTY_N && ie__h15886 == 6'd18 ;
  assign srvreadAVL_cBuf_cb_18$port2__read =
	     srvreadAVL_cBuf_cb_18$EN_port1__write ?
	       srvreadAVL_cBuf_cb_0$port1__write_1 :
	       srvreadAVL_cBuf_cb_18$port1__read ;
  assign srvreadAVL_cBuf_cb_18$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvreadAVL_cBuf_ridx == 6'd18 ;
  assign srvreadAVL_cBuf_cb_18$port3__read =
	     srvreadAVL_cBuf_cb_18$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadAVL_cBuf_cb_18$port2__read ;
  assign srvreadAVL_cBuf_cb_19$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_put_read &&
	     srvreadAVL_cBuf_iidx == 6'd19 ;
  assign srvreadAVL_cBuf_cb_19$port1__read =
	     srvreadAVL_cBuf_cb_19$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadAVL_cBuf_cb_19 ;
  assign srvreadAVL_cBuf_cb_19$EN_port1__write =
	     topA_convert_readRespQ$EMPTY_N && ie__h15886 == 6'd19 ;
  assign srvreadAVL_cBuf_cb_19$port2__read =
	     srvreadAVL_cBuf_cb_19$EN_port1__write ?
	       srvreadAVL_cBuf_cb_0$port1__write_1 :
	       srvreadAVL_cBuf_cb_19$port1__read ;
  assign srvreadAVL_cBuf_cb_19$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvreadAVL_cBuf_ridx == 6'd19 ;
  assign srvreadAVL_cBuf_cb_19$port3__read =
	     srvreadAVL_cBuf_cb_19$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadAVL_cBuf_cb_19$port2__read ;
  assign srvreadAVL_cBuf_cb_20$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_put_read &&
	     srvreadAVL_cBuf_iidx == 6'd20 ;
  assign srvreadAVL_cBuf_cb_20$port1__read =
	     srvreadAVL_cBuf_cb_20$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadAVL_cBuf_cb_20 ;
  assign srvreadAVL_cBuf_cb_20$EN_port1__write =
	     topA_convert_readRespQ$EMPTY_N && ie__h15886 == 6'd20 ;
  assign srvreadAVL_cBuf_cb_20$port2__read =
	     srvreadAVL_cBuf_cb_20$EN_port1__write ?
	       srvreadAVL_cBuf_cb_0$port1__write_1 :
	       srvreadAVL_cBuf_cb_20$port1__read ;
  assign srvreadAVL_cBuf_cb_20$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvreadAVL_cBuf_ridx == 6'd20 ;
  assign srvreadAVL_cBuf_cb_20$port3__read =
	     srvreadAVL_cBuf_cb_20$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadAVL_cBuf_cb_20$port2__read ;
  assign srvreadAVL_cBuf_cb_21$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_put_read &&
	     srvreadAVL_cBuf_iidx == 6'd21 ;
  assign srvreadAVL_cBuf_cb_21$port1__read =
	     srvreadAVL_cBuf_cb_21$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadAVL_cBuf_cb_21 ;
  assign srvreadAVL_cBuf_cb_21$EN_port1__write =
	     topA_convert_readRespQ$EMPTY_N && ie__h15886 == 6'd21 ;
  assign srvreadAVL_cBuf_cb_21$port2__read =
	     srvreadAVL_cBuf_cb_21$EN_port1__write ?
	       srvreadAVL_cBuf_cb_0$port1__write_1 :
	       srvreadAVL_cBuf_cb_21$port1__read ;
  assign srvreadAVL_cBuf_cb_21$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvreadAVL_cBuf_ridx == 6'd21 ;
  assign srvreadAVL_cBuf_cb_21$port3__read =
	     srvreadAVL_cBuf_cb_21$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadAVL_cBuf_cb_21$port2__read ;
  assign srvreadAVL_cBuf_cb_22$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_put_read &&
	     srvreadAVL_cBuf_iidx == 6'd22 ;
  assign srvreadAVL_cBuf_cb_22$port1__read =
	     srvreadAVL_cBuf_cb_22$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadAVL_cBuf_cb_22 ;
  assign srvreadAVL_cBuf_cb_22$EN_port1__write =
	     topA_convert_readRespQ$EMPTY_N && ie__h15886 == 6'd22 ;
  assign srvreadAVL_cBuf_cb_22$port2__read =
	     srvreadAVL_cBuf_cb_22$EN_port1__write ?
	       srvreadAVL_cBuf_cb_0$port1__write_1 :
	       srvreadAVL_cBuf_cb_22$port1__read ;
  assign srvreadAVL_cBuf_cb_22$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvreadAVL_cBuf_ridx == 6'd22 ;
  assign srvreadAVL_cBuf_cb_22$port3__read =
	     srvreadAVL_cBuf_cb_22$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadAVL_cBuf_cb_22$port2__read ;
  assign srvreadAVL_cBuf_cb_23$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_put_read &&
	     srvreadAVL_cBuf_iidx == 6'd23 ;
  assign srvreadAVL_cBuf_cb_23$port1__read =
	     srvreadAVL_cBuf_cb_23$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadAVL_cBuf_cb_23 ;
  assign srvreadAVL_cBuf_cb_23$EN_port1__write =
	     topA_convert_readRespQ$EMPTY_N && ie__h15886 == 6'd23 ;
  assign srvreadAVL_cBuf_cb_23$port2__read =
	     srvreadAVL_cBuf_cb_23$EN_port1__write ?
	       srvreadAVL_cBuf_cb_0$port1__write_1 :
	       srvreadAVL_cBuf_cb_23$port1__read ;
  assign srvreadAVL_cBuf_cb_23$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvreadAVL_cBuf_ridx == 6'd23 ;
  assign srvreadAVL_cBuf_cb_23$port3__read =
	     srvreadAVL_cBuf_cb_23$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadAVL_cBuf_cb_23$port2__read ;
  assign srvreadAVL_cBuf_cb_24$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_put_read &&
	     srvreadAVL_cBuf_iidx == 6'd24 ;
  assign srvreadAVL_cBuf_cb_24$port1__read =
	     srvreadAVL_cBuf_cb_24$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadAVL_cBuf_cb_24 ;
  assign srvreadAVL_cBuf_cb_24$EN_port1__write =
	     topA_convert_readRespQ$EMPTY_N && ie__h15886 == 6'd24 ;
  assign srvreadAVL_cBuf_cb_24$port2__read =
	     srvreadAVL_cBuf_cb_24$EN_port1__write ?
	       srvreadAVL_cBuf_cb_0$port1__write_1 :
	       srvreadAVL_cBuf_cb_24$port1__read ;
  assign srvreadAVL_cBuf_cb_24$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvreadAVL_cBuf_ridx == 6'd24 ;
  assign srvreadAVL_cBuf_cb_24$port3__read =
	     srvreadAVL_cBuf_cb_24$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadAVL_cBuf_cb_24$port2__read ;
  assign srvreadAVL_cBuf_cb_25$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_put_read &&
	     srvreadAVL_cBuf_iidx == 6'd25 ;
  assign srvreadAVL_cBuf_cb_25$port1__read =
	     srvreadAVL_cBuf_cb_25$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadAVL_cBuf_cb_25 ;
  assign srvreadAVL_cBuf_cb_25$EN_port1__write =
	     topA_convert_readRespQ$EMPTY_N && ie__h15886 == 6'd25 ;
  assign srvreadAVL_cBuf_cb_25$port2__read =
	     srvreadAVL_cBuf_cb_25$EN_port1__write ?
	       srvreadAVL_cBuf_cb_0$port1__write_1 :
	       srvreadAVL_cBuf_cb_25$port1__read ;
  assign srvreadAVL_cBuf_cb_25$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvreadAVL_cBuf_ridx == 6'd25 ;
  assign srvreadAVL_cBuf_cb_25$port3__read =
	     srvreadAVL_cBuf_cb_25$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadAVL_cBuf_cb_25$port2__read ;
  assign srvreadAVL_cBuf_cb_26$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_put_read &&
	     srvreadAVL_cBuf_iidx == 6'd26 ;
  assign srvreadAVL_cBuf_cb_26$port1__read =
	     srvreadAVL_cBuf_cb_26$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadAVL_cBuf_cb_26 ;
  assign srvreadAVL_cBuf_cb_26$EN_port1__write =
	     topA_convert_readRespQ$EMPTY_N && ie__h15886 == 6'd26 ;
  assign srvreadAVL_cBuf_cb_26$port2__read =
	     srvreadAVL_cBuf_cb_26$EN_port1__write ?
	       srvreadAVL_cBuf_cb_0$port1__write_1 :
	       srvreadAVL_cBuf_cb_26$port1__read ;
  assign srvreadAVL_cBuf_cb_26$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvreadAVL_cBuf_ridx == 6'd26 ;
  assign srvreadAVL_cBuf_cb_26$port3__read =
	     srvreadAVL_cBuf_cb_26$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadAVL_cBuf_cb_26$port2__read ;
  assign srvreadAVL_cBuf_cb_27$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_put_read &&
	     srvreadAVL_cBuf_iidx == 6'd27 ;
  assign srvreadAVL_cBuf_cb_27$port1__read =
	     srvreadAVL_cBuf_cb_27$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadAVL_cBuf_cb_27 ;
  assign srvreadAVL_cBuf_cb_27$EN_port1__write =
	     topA_convert_readRespQ$EMPTY_N && ie__h15886 == 6'd27 ;
  assign srvreadAVL_cBuf_cb_27$port2__read =
	     srvreadAVL_cBuf_cb_27$EN_port1__write ?
	       srvreadAVL_cBuf_cb_0$port1__write_1 :
	       srvreadAVL_cBuf_cb_27$port1__read ;
  assign srvreadAVL_cBuf_cb_27$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvreadAVL_cBuf_ridx == 6'd27 ;
  assign srvreadAVL_cBuf_cb_27$port3__read =
	     srvreadAVL_cBuf_cb_27$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadAVL_cBuf_cb_27$port2__read ;
  assign srvreadAVL_cBuf_cb_28$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_put_read &&
	     srvreadAVL_cBuf_iidx == 6'd28 ;
  assign srvreadAVL_cBuf_cb_28$port1__read =
	     srvreadAVL_cBuf_cb_28$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadAVL_cBuf_cb_28 ;
  assign srvreadAVL_cBuf_cb_28$EN_port1__write =
	     topA_convert_readRespQ$EMPTY_N && ie__h15886 == 6'd28 ;
  assign srvreadAVL_cBuf_cb_28$port2__read =
	     srvreadAVL_cBuf_cb_28$EN_port1__write ?
	       srvreadAVL_cBuf_cb_0$port1__write_1 :
	       srvreadAVL_cBuf_cb_28$port1__read ;
  assign srvreadAVL_cBuf_cb_28$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvreadAVL_cBuf_ridx == 6'd28 ;
  assign srvreadAVL_cBuf_cb_28$port3__read =
	     srvreadAVL_cBuf_cb_28$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadAVL_cBuf_cb_28$port2__read ;
  assign srvreadAVL_cBuf_cb_29$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_put_read &&
	     srvreadAVL_cBuf_iidx == 6'd29 ;
  assign srvreadAVL_cBuf_cb_29$port1__read =
	     srvreadAVL_cBuf_cb_29$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadAVL_cBuf_cb_29 ;
  assign srvreadAVL_cBuf_cb_29$EN_port1__write =
	     topA_convert_readRespQ$EMPTY_N && ie__h15886 == 6'd29 ;
  assign srvreadAVL_cBuf_cb_29$port2__read =
	     srvreadAVL_cBuf_cb_29$EN_port1__write ?
	       srvreadAVL_cBuf_cb_0$port1__write_1 :
	       srvreadAVL_cBuf_cb_29$port1__read ;
  assign srvreadAVL_cBuf_cb_29$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvreadAVL_cBuf_ridx == 6'd29 ;
  assign srvreadAVL_cBuf_cb_29$port3__read =
	     srvreadAVL_cBuf_cb_29$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadAVL_cBuf_cb_29$port2__read ;
  assign srvreadAVL_cBuf_cb_30$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_put_read &&
	     srvreadAVL_cBuf_iidx == 6'd30 ;
  assign srvreadAVL_cBuf_cb_30$port1__read =
	     srvreadAVL_cBuf_cb_30$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadAVL_cBuf_cb_30 ;
  assign srvreadAVL_cBuf_cb_30$EN_port1__write =
	     topA_convert_readRespQ$EMPTY_N && ie__h15886 == 6'd30 ;
  assign srvreadAVL_cBuf_cb_30$port2__read =
	     srvreadAVL_cBuf_cb_30$EN_port1__write ?
	       srvreadAVL_cBuf_cb_0$port1__write_1 :
	       srvreadAVL_cBuf_cb_30$port1__read ;
  assign srvreadAVL_cBuf_cb_30$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvreadAVL_cBuf_ridx == 6'd30 ;
  assign srvreadAVL_cBuf_cb_30$port3__read =
	     srvreadAVL_cBuf_cb_30$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadAVL_cBuf_cb_30$port2__read ;
  assign srvreadAVL_cBuf_cb_31$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_put_read &&
	     srvreadAVL_cBuf_iidx == 6'd31 ;
  assign srvreadAVL_cBuf_cb_31$port1__read =
	     srvreadAVL_cBuf_cb_31$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadAVL_cBuf_cb_31 ;
  assign srvreadAVL_cBuf_cb_31$EN_port1__write =
	     topA_convert_readRespQ$EMPTY_N && ie__h15886 == 6'd31 ;
  assign srvreadAVL_cBuf_cb_31$port2__read =
	     srvreadAVL_cBuf_cb_31$EN_port1__write ?
	       srvreadAVL_cBuf_cb_0$port1__write_1 :
	       srvreadAVL_cBuf_cb_31$port1__read ;
  assign srvreadAVL_cBuf_cb_31$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvreadAVL_cBuf_ridx == 6'd31 ;
  assign srvreadAVL_cBuf_cb_31$port3__read =
	     srvreadAVL_cBuf_cb_31$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadAVL_cBuf_cb_31$port2__read ;
  assign srvreadAVL_cBuf_mb_0$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_put_read &&
	     srvreadAVL_cBuf_iidx == 6'd0 ;
  assign srvreadAVL_cBuf_mb_0$port0__write_1 =
	     { 96'd0, x__h84027[31:0], 64'hAAAAAAAAAAAAAAAA } ;
  assign srvreadAVL_cBuf_mb_0$port1__read =
	     srvreadAVL_cBuf_mb_0$EN_port0__write ?
	       srvreadAVL_cBuf_mb_0$port0__write_1 :
	       srvreadAVL_cBuf_mb_0 ;
  assign srvreadAVL_cBuf_mb_1$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_put_read &&
	     srvreadAVL_cBuf_iidx == 6'd1 ;
  assign srvreadAVL_cBuf_mb_1$port1__read =
	     srvreadAVL_cBuf_mb_1$EN_port0__write ?
	       srvreadAVL_cBuf_mb_0$port0__write_1 :
	       srvreadAVL_cBuf_mb_1 ;
  assign srvreadAVL_cBuf_mb_2$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_put_read &&
	     srvreadAVL_cBuf_iidx == 6'd2 ;
  assign srvreadAVL_cBuf_mb_2$port1__read =
	     srvreadAVL_cBuf_mb_2$EN_port0__write ?
	       srvreadAVL_cBuf_mb_0$port0__write_1 :
	       srvreadAVL_cBuf_mb_2 ;
  assign srvreadAVL_cBuf_mb_3$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_put_read &&
	     srvreadAVL_cBuf_iidx == 6'd3 ;
  assign srvreadAVL_cBuf_mb_3$port1__read =
	     srvreadAVL_cBuf_mb_3$EN_port0__write ?
	       srvreadAVL_cBuf_mb_0$port0__write_1 :
	       srvreadAVL_cBuf_mb_3 ;
  assign srvreadAVL_cBuf_mb_4$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_put_read &&
	     srvreadAVL_cBuf_iidx == 6'd4 ;
  assign srvreadAVL_cBuf_mb_4$port1__read =
	     srvreadAVL_cBuf_mb_4$EN_port0__write ?
	       srvreadAVL_cBuf_mb_0$port0__write_1 :
	       srvreadAVL_cBuf_mb_4 ;
  assign srvreadAVL_cBuf_mb_5$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_put_read &&
	     srvreadAVL_cBuf_iidx == 6'd5 ;
  assign srvreadAVL_cBuf_mb_5$port1__read =
	     srvreadAVL_cBuf_mb_5$EN_port0__write ?
	       srvreadAVL_cBuf_mb_0$port0__write_1 :
	       srvreadAVL_cBuf_mb_5 ;
  assign srvreadAVL_cBuf_mb_6$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_put_read &&
	     srvreadAVL_cBuf_iidx == 6'd6 ;
  assign srvreadAVL_cBuf_mb_6$port1__read =
	     srvreadAVL_cBuf_mb_6$EN_port0__write ?
	       srvreadAVL_cBuf_mb_0$port0__write_1 :
	       srvreadAVL_cBuf_mb_6 ;
  assign srvreadAVL_cBuf_mb_7$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_put_read &&
	     srvreadAVL_cBuf_iidx == 6'd7 ;
  assign srvreadAVL_cBuf_mb_7$port1__read =
	     srvreadAVL_cBuf_mb_7$EN_port0__write ?
	       srvreadAVL_cBuf_mb_0$port0__write_1 :
	       srvreadAVL_cBuf_mb_7 ;
  assign srvreadAVL_cBuf_mb_8$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_put_read &&
	     srvreadAVL_cBuf_iidx == 6'd8 ;
  assign srvreadAVL_cBuf_mb_8$port1__read =
	     srvreadAVL_cBuf_mb_8$EN_port0__write ?
	       srvreadAVL_cBuf_mb_0$port0__write_1 :
	       srvreadAVL_cBuf_mb_8 ;
  assign srvreadAVL_cBuf_mb_9$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_put_read &&
	     srvreadAVL_cBuf_iidx == 6'd9 ;
  assign srvreadAVL_cBuf_mb_9$port1__read =
	     srvreadAVL_cBuf_mb_9$EN_port0__write ?
	       srvreadAVL_cBuf_mb_0$port0__write_1 :
	       srvreadAVL_cBuf_mb_9 ;
  assign srvreadAVL_cBuf_mb_10$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_put_read &&
	     srvreadAVL_cBuf_iidx == 6'd10 ;
  assign srvreadAVL_cBuf_mb_10$port1__read =
	     srvreadAVL_cBuf_mb_10$EN_port0__write ?
	       srvreadAVL_cBuf_mb_0$port0__write_1 :
	       srvreadAVL_cBuf_mb_10 ;
  assign srvreadAVL_cBuf_mb_11$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_put_read &&
	     srvreadAVL_cBuf_iidx == 6'd11 ;
  assign srvreadAVL_cBuf_mb_11$port1__read =
	     srvreadAVL_cBuf_mb_11$EN_port0__write ?
	       srvreadAVL_cBuf_mb_0$port0__write_1 :
	       srvreadAVL_cBuf_mb_11 ;
  assign srvreadAVL_cBuf_mb_12$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_put_read &&
	     srvreadAVL_cBuf_iidx == 6'd12 ;
  assign srvreadAVL_cBuf_mb_12$port1__read =
	     srvreadAVL_cBuf_mb_12$EN_port0__write ?
	       srvreadAVL_cBuf_mb_0$port0__write_1 :
	       srvreadAVL_cBuf_mb_12 ;
  assign srvreadAVL_cBuf_mb_13$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_put_read &&
	     srvreadAVL_cBuf_iidx == 6'd13 ;
  assign srvreadAVL_cBuf_mb_13$port1__read =
	     srvreadAVL_cBuf_mb_13$EN_port0__write ?
	       srvreadAVL_cBuf_mb_0$port0__write_1 :
	       srvreadAVL_cBuf_mb_13 ;
  assign srvreadAVL_cBuf_mb_14$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_put_read &&
	     srvreadAVL_cBuf_iidx == 6'd14 ;
  assign srvreadAVL_cBuf_mb_14$port1__read =
	     srvreadAVL_cBuf_mb_14$EN_port0__write ?
	       srvreadAVL_cBuf_mb_0$port0__write_1 :
	       srvreadAVL_cBuf_mb_14 ;
  assign srvreadAVL_cBuf_mb_15$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_put_read &&
	     srvreadAVL_cBuf_iidx == 6'd15 ;
  assign srvreadAVL_cBuf_mb_15$port1__read =
	     srvreadAVL_cBuf_mb_15$EN_port0__write ?
	       srvreadAVL_cBuf_mb_0$port0__write_1 :
	       srvreadAVL_cBuf_mb_15 ;
  assign srvreadAVL_cBuf_mb_16$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_put_read &&
	     srvreadAVL_cBuf_iidx == 6'd16 ;
  assign srvreadAVL_cBuf_mb_16$port1__read =
	     srvreadAVL_cBuf_mb_16$EN_port0__write ?
	       srvreadAVL_cBuf_mb_0$port0__write_1 :
	       srvreadAVL_cBuf_mb_16 ;
  assign srvreadAVL_cBuf_mb_17$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_put_read &&
	     srvreadAVL_cBuf_iidx == 6'd17 ;
  assign srvreadAVL_cBuf_mb_17$port1__read =
	     srvreadAVL_cBuf_mb_17$EN_port0__write ?
	       srvreadAVL_cBuf_mb_0$port0__write_1 :
	       srvreadAVL_cBuf_mb_17 ;
  assign srvreadAVL_cBuf_mb_18$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_put_read &&
	     srvreadAVL_cBuf_iidx == 6'd18 ;
  assign srvreadAVL_cBuf_mb_18$port1__read =
	     srvreadAVL_cBuf_mb_18$EN_port0__write ?
	       srvreadAVL_cBuf_mb_0$port0__write_1 :
	       srvreadAVL_cBuf_mb_18 ;
  assign srvreadAVL_cBuf_mb_19$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_put_read &&
	     srvreadAVL_cBuf_iidx == 6'd19 ;
  assign srvreadAVL_cBuf_mb_19$port1__read =
	     srvreadAVL_cBuf_mb_19$EN_port0__write ?
	       srvreadAVL_cBuf_mb_0$port0__write_1 :
	       srvreadAVL_cBuf_mb_19 ;
  assign srvreadAVL_cBuf_mb_20$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_put_read &&
	     srvreadAVL_cBuf_iidx == 6'd20 ;
  assign srvreadAVL_cBuf_mb_20$port1__read =
	     srvreadAVL_cBuf_mb_20$EN_port0__write ?
	       srvreadAVL_cBuf_mb_0$port0__write_1 :
	       srvreadAVL_cBuf_mb_20 ;
  assign srvreadAVL_cBuf_mb_21$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_put_read &&
	     srvreadAVL_cBuf_iidx == 6'd21 ;
  assign srvreadAVL_cBuf_mb_21$port1__read =
	     srvreadAVL_cBuf_mb_21$EN_port0__write ?
	       srvreadAVL_cBuf_mb_0$port0__write_1 :
	       srvreadAVL_cBuf_mb_21 ;
  assign srvreadAVL_cBuf_mb_22$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_put_read &&
	     srvreadAVL_cBuf_iidx == 6'd22 ;
  assign srvreadAVL_cBuf_mb_22$port1__read =
	     srvreadAVL_cBuf_mb_22$EN_port0__write ?
	       srvreadAVL_cBuf_mb_0$port0__write_1 :
	       srvreadAVL_cBuf_mb_22 ;
  assign srvreadAVL_cBuf_mb_23$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_put_read &&
	     srvreadAVL_cBuf_iidx == 6'd23 ;
  assign srvreadAVL_cBuf_mb_23$port1__read =
	     srvreadAVL_cBuf_mb_23$EN_port0__write ?
	       srvreadAVL_cBuf_mb_0$port0__write_1 :
	       srvreadAVL_cBuf_mb_23 ;
  assign srvreadAVL_cBuf_mb_24$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_put_read &&
	     srvreadAVL_cBuf_iidx == 6'd24 ;
  assign srvreadAVL_cBuf_mb_24$port1__read =
	     srvreadAVL_cBuf_mb_24$EN_port0__write ?
	       srvreadAVL_cBuf_mb_0$port0__write_1 :
	       srvreadAVL_cBuf_mb_24 ;
  assign srvreadAVL_cBuf_mb_25$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_put_read &&
	     srvreadAVL_cBuf_iidx == 6'd25 ;
  assign srvreadAVL_cBuf_mb_25$port1__read =
	     srvreadAVL_cBuf_mb_25$EN_port0__write ?
	       srvreadAVL_cBuf_mb_0$port0__write_1 :
	       srvreadAVL_cBuf_mb_25 ;
  assign srvreadAVL_cBuf_mb_26$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_put_read &&
	     srvreadAVL_cBuf_iidx == 6'd26 ;
  assign srvreadAVL_cBuf_mb_26$port1__read =
	     srvreadAVL_cBuf_mb_26$EN_port0__write ?
	       srvreadAVL_cBuf_mb_0$port0__write_1 :
	       srvreadAVL_cBuf_mb_26 ;
  assign srvreadAVL_cBuf_mb_27$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_put_read &&
	     srvreadAVL_cBuf_iidx == 6'd27 ;
  assign srvreadAVL_cBuf_mb_27$port1__read =
	     srvreadAVL_cBuf_mb_27$EN_port0__write ?
	       srvreadAVL_cBuf_mb_0$port0__write_1 :
	       srvreadAVL_cBuf_mb_27 ;
  assign srvreadAVL_cBuf_mb_28$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_put_read &&
	     srvreadAVL_cBuf_iidx == 6'd28 ;
  assign srvreadAVL_cBuf_mb_28$port1__read =
	     srvreadAVL_cBuf_mb_28$EN_port0__write ?
	       srvreadAVL_cBuf_mb_0$port0__write_1 :
	       srvreadAVL_cBuf_mb_28 ;
  assign srvreadAVL_cBuf_mb_29$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_put_read &&
	     srvreadAVL_cBuf_iidx == 6'd29 ;
  assign srvreadAVL_cBuf_mb_29$port1__read =
	     srvreadAVL_cBuf_mb_29$EN_port0__write ?
	       srvreadAVL_cBuf_mb_0$port0__write_1 :
	       srvreadAVL_cBuf_mb_29 ;
  assign srvreadAVL_cBuf_mb_30$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_put_read &&
	     srvreadAVL_cBuf_iidx == 6'd30 ;
  assign srvreadAVL_cBuf_mb_30$port1__read =
	     srvreadAVL_cBuf_mb_30$EN_port0__write ?
	       srvreadAVL_cBuf_mb_0$port0__write_1 :
	       srvreadAVL_cBuf_mb_30 ;
  assign srvreadAVL_cBuf_mb_31$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_put_read &&
	     srvreadAVL_cBuf_iidx == 6'd31 ;
  assign srvreadAVL_cBuf_mb_31$port1__read =
	     srvreadAVL_cBuf_mb_31$EN_port0__write ?
	       srvreadAVL_cBuf_mb_0$port0__write_1 :
	       srvreadAVL_cBuf_mb_31 ;
  assign srvreadAVL_cBuf_cnt$port0__write_1 = srvreadAVL_cBuf_cnt + 6'd1 ;
  assign srvreadAVL_cBuf_cnt$port1__write_1 = x__h82506 - 6'd1 ;
  assign srvreadAVL_cBuf_cnt$port2__read =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier ?
	       srvreadAVL_cBuf_cnt$port1__write_1 :
	       x__h82506 ;
  assign srvreadCCI_cBuf_cb_0$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_put_read &&
	     srvreadCCI_cBuf_iidx == 6'd0 ;
  assign srvreadCCI_cBuf_cb_0$port1__read =
	     srvreadCCI_cBuf_cb_0$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadCCI_cBuf_cb_0 ;
  assign srvreadCCI_cBuf_cb_0$EN_port1__write =
	     topC_convert_w_rdRspValid && ie__h30994 == 6'd0 ;
  assign srvreadCCI_cBuf_cb_0$port1__write_1 =
	     { 1'd1, topC_convert_w_rdRspData } ;
  assign srvreadCCI_cBuf_cb_0$port2__read =
	     srvreadCCI_cBuf_cb_0$EN_port1__write ?
	       srvreadCCI_cBuf_cb_0$port1__write_1 :
	       srvreadCCI_cBuf_cb_0$port1__read ;
  assign srvreadCCI_cBuf_cb_0$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvreadCCI_cBuf_ridx == 6'd0 ;
  assign srvreadCCI_cBuf_cb_0$port3__read =
	     srvreadCCI_cBuf_cb_0$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadCCI_cBuf_cb_0$port2__read ;
  assign srvreadCCI_cBuf_cb_1$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_put_read &&
	     srvreadCCI_cBuf_iidx == 6'd1 ;
  assign srvreadCCI_cBuf_cb_1$port1__read =
	     srvreadCCI_cBuf_cb_1$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadCCI_cBuf_cb_1 ;
  assign srvreadCCI_cBuf_cb_1$EN_port1__write =
	     topC_convert_w_rdRspValid && ie__h30994 == 6'd1 ;
  assign srvreadCCI_cBuf_cb_1$port2__read =
	     srvreadCCI_cBuf_cb_1$EN_port1__write ?
	       srvreadCCI_cBuf_cb_0$port1__write_1 :
	       srvreadCCI_cBuf_cb_1$port1__read ;
  assign srvreadCCI_cBuf_cb_1$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvreadCCI_cBuf_ridx == 6'd1 ;
  assign srvreadCCI_cBuf_cb_1$port3__read =
	     srvreadCCI_cBuf_cb_1$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadCCI_cBuf_cb_1$port2__read ;
  assign srvreadCCI_cBuf_cb_2$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_put_read &&
	     srvreadCCI_cBuf_iidx == 6'd2 ;
  assign srvreadCCI_cBuf_cb_2$port1__read =
	     srvreadCCI_cBuf_cb_2$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadCCI_cBuf_cb_2 ;
  assign srvreadCCI_cBuf_cb_2$EN_port1__write =
	     topC_convert_w_rdRspValid && ie__h30994 == 6'd2 ;
  assign srvreadCCI_cBuf_cb_2$port2__read =
	     srvreadCCI_cBuf_cb_2$EN_port1__write ?
	       srvreadCCI_cBuf_cb_0$port1__write_1 :
	       srvreadCCI_cBuf_cb_2$port1__read ;
  assign srvreadCCI_cBuf_cb_2$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvreadCCI_cBuf_ridx == 6'd2 ;
  assign srvreadCCI_cBuf_cb_2$port3__read =
	     srvreadCCI_cBuf_cb_2$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadCCI_cBuf_cb_2$port2__read ;
  assign srvreadCCI_cBuf_cb_3$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_put_read &&
	     srvreadCCI_cBuf_iidx == 6'd3 ;
  assign srvreadCCI_cBuf_cb_3$port1__read =
	     srvreadCCI_cBuf_cb_3$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadCCI_cBuf_cb_3 ;
  assign srvreadCCI_cBuf_cb_3$EN_port1__write =
	     topC_convert_w_rdRspValid && ie__h30994 == 6'd3 ;
  assign srvreadCCI_cBuf_cb_3$port2__read =
	     srvreadCCI_cBuf_cb_3$EN_port1__write ?
	       srvreadCCI_cBuf_cb_0$port1__write_1 :
	       srvreadCCI_cBuf_cb_3$port1__read ;
  assign srvreadCCI_cBuf_cb_3$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvreadCCI_cBuf_ridx == 6'd3 ;
  assign srvreadCCI_cBuf_cb_3$port3__read =
	     srvreadCCI_cBuf_cb_3$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadCCI_cBuf_cb_3$port2__read ;
  assign srvreadCCI_cBuf_cb_4$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_put_read &&
	     srvreadCCI_cBuf_iidx == 6'd4 ;
  assign srvreadCCI_cBuf_cb_4$port1__read =
	     srvreadCCI_cBuf_cb_4$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadCCI_cBuf_cb_4 ;
  assign srvreadCCI_cBuf_cb_4$EN_port1__write =
	     topC_convert_w_rdRspValid && ie__h30994 == 6'd4 ;
  assign srvreadCCI_cBuf_cb_4$port2__read =
	     srvreadCCI_cBuf_cb_4$EN_port1__write ?
	       srvreadCCI_cBuf_cb_0$port1__write_1 :
	       srvreadCCI_cBuf_cb_4$port1__read ;
  assign srvreadCCI_cBuf_cb_4$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvreadCCI_cBuf_ridx == 6'd4 ;
  assign srvreadCCI_cBuf_cb_4$port3__read =
	     srvreadCCI_cBuf_cb_4$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadCCI_cBuf_cb_4$port2__read ;
  assign srvreadCCI_cBuf_cb_5$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_put_read &&
	     srvreadCCI_cBuf_iidx == 6'd5 ;
  assign srvreadCCI_cBuf_cb_5$port1__read =
	     srvreadCCI_cBuf_cb_5$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadCCI_cBuf_cb_5 ;
  assign srvreadCCI_cBuf_cb_5$EN_port1__write =
	     topC_convert_w_rdRspValid && ie__h30994 == 6'd5 ;
  assign srvreadCCI_cBuf_cb_5$port2__read =
	     srvreadCCI_cBuf_cb_5$EN_port1__write ?
	       srvreadCCI_cBuf_cb_0$port1__write_1 :
	       srvreadCCI_cBuf_cb_5$port1__read ;
  assign srvreadCCI_cBuf_cb_5$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvreadCCI_cBuf_ridx == 6'd5 ;
  assign srvreadCCI_cBuf_cb_5$port3__read =
	     srvreadCCI_cBuf_cb_5$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadCCI_cBuf_cb_5$port2__read ;
  assign srvreadCCI_cBuf_cb_6$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_put_read &&
	     srvreadCCI_cBuf_iidx == 6'd6 ;
  assign srvreadCCI_cBuf_cb_6$port1__read =
	     srvreadCCI_cBuf_cb_6$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadCCI_cBuf_cb_6 ;
  assign srvreadCCI_cBuf_cb_6$EN_port1__write =
	     topC_convert_w_rdRspValid && ie__h30994 == 6'd6 ;
  assign srvreadCCI_cBuf_cb_6$port2__read =
	     srvreadCCI_cBuf_cb_6$EN_port1__write ?
	       srvreadCCI_cBuf_cb_0$port1__write_1 :
	       srvreadCCI_cBuf_cb_6$port1__read ;
  assign srvreadCCI_cBuf_cb_6$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvreadCCI_cBuf_ridx == 6'd6 ;
  assign srvreadCCI_cBuf_cb_6$port3__read =
	     srvreadCCI_cBuf_cb_6$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadCCI_cBuf_cb_6$port2__read ;
  assign srvreadCCI_cBuf_cb_7$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_put_read &&
	     srvreadCCI_cBuf_iidx == 6'd7 ;
  assign srvreadCCI_cBuf_cb_7$port1__read =
	     srvreadCCI_cBuf_cb_7$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadCCI_cBuf_cb_7 ;
  assign srvreadCCI_cBuf_cb_7$EN_port1__write =
	     topC_convert_w_rdRspValid && ie__h30994 == 6'd7 ;
  assign srvreadCCI_cBuf_cb_7$port2__read =
	     srvreadCCI_cBuf_cb_7$EN_port1__write ?
	       srvreadCCI_cBuf_cb_0$port1__write_1 :
	       srvreadCCI_cBuf_cb_7$port1__read ;
  assign srvreadCCI_cBuf_cb_7$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvreadCCI_cBuf_ridx == 6'd7 ;
  assign srvreadCCI_cBuf_cb_7$port3__read =
	     srvreadCCI_cBuf_cb_7$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadCCI_cBuf_cb_7$port2__read ;
  assign srvreadCCI_cBuf_cb_8$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_put_read &&
	     srvreadCCI_cBuf_iidx == 6'd8 ;
  assign srvreadCCI_cBuf_cb_8$port1__read =
	     srvreadCCI_cBuf_cb_8$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadCCI_cBuf_cb_8 ;
  assign srvreadCCI_cBuf_cb_8$EN_port1__write =
	     topC_convert_w_rdRspValid && ie__h30994 == 6'd8 ;
  assign srvreadCCI_cBuf_cb_8$port2__read =
	     srvreadCCI_cBuf_cb_8$EN_port1__write ?
	       srvreadCCI_cBuf_cb_0$port1__write_1 :
	       srvreadCCI_cBuf_cb_8$port1__read ;
  assign srvreadCCI_cBuf_cb_8$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvreadCCI_cBuf_ridx == 6'd8 ;
  assign srvreadCCI_cBuf_cb_8$port3__read =
	     srvreadCCI_cBuf_cb_8$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadCCI_cBuf_cb_8$port2__read ;
  assign srvreadCCI_cBuf_cb_9$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_put_read &&
	     srvreadCCI_cBuf_iidx == 6'd9 ;
  assign srvreadCCI_cBuf_cb_9$port1__read =
	     srvreadCCI_cBuf_cb_9$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadCCI_cBuf_cb_9 ;
  assign srvreadCCI_cBuf_cb_9$EN_port1__write =
	     topC_convert_w_rdRspValid && ie__h30994 == 6'd9 ;
  assign srvreadCCI_cBuf_cb_9$port2__read =
	     srvreadCCI_cBuf_cb_9$EN_port1__write ?
	       srvreadCCI_cBuf_cb_0$port1__write_1 :
	       srvreadCCI_cBuf_cb_9$port1__read ;
  assign srvreadCCI_cBuf_cb_9$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvreadCCI_cBuf_ridx == 6'd9 ;
  assign srvreadCCI_cBuf_cb_9$port3__read =
	     srvreadCCI_cBuf_cb_9$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadCCI_cBuf_cb_9$port2__read ;
  assign srvreadCCI_cBuf_cb_10$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_put_read &&
	     srvreadCCI_cBuf_iidx == 6'd10 ;
  assign srvreadCCI_cBuf_cb_10$port1__read =
	     srvreadCCI_cBuf_cb_10$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadCCI_cBuf_cb_10 ;
  assign srvreadCCI_cBuf_cb_10$EN_port1__write =
	     topC_convert_w_rdRspValid && ie__h30994 == 6'd10 ;
  assign srvreadCCI_cBuf_cb_10$port2__read =
	     srvreadCCI_cBuf_cb_10$EN_port1__write ?
	       srvreadCCI_cBuf_cb_0$port1__write_1 :
	       srvreadCCI_cBuf_cb_10$port1__read ;
  assign srvreadCCI_cBuf_cb_10$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvreadCCI_cBuf_ridx == 6'd10 ;
  assign srvreadCCI_cBuf_cb_10$port3__read =
	     srvreadCCI_cBuf_cb_10$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadCCI_cBuf_cb_10$port2__read ;
  assign srvreadCCI_cBuf_cb_11$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_put_read &&
	     srvreadCCI_cBuf_iidx == 6'd11 ;
  assign srvreadCCI_cBuf_cb_11$port1__read =
	     srvreadCCI_cBuf_cb_11$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadCCI_cBuf_cb_11 ;
  assign srvreadCCI_cBuf_cb_11$EN_port1__write =
	     topC_convert_w_rdRspValid && ie__h30994 == 6'd11 ;
  assign srvreadCCI_cBuf_cb_11$port2__read =
	     srvreadCCI_cBuf_cb_11$EN_port1__write ?
	       srvreadCCI_cBuf_cb_0$port1__write_1 :
	       srvreadCCI_cBuf_cb_11$port1__read ;
  assign srvreadCCI_cBuf_cb_11$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvreadCCI_cBuf_ridx == 6'd11 ;
  assign srvreadCCI_cBuf_cb_11$port3__read =
	     srvreadCCI_cBuf_cb_11$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadCCI_cBuf_cb_11$port2__read ;
  assign srvreadCCI_cBuf_cb_12$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_put_read &&
	     srvreadCCI_cBuf_iidx == 6'd12 ;
  assign srvreadCCI_cBuf_cb_12$port1__read =
	     srvreadCCI_cBuf_cb_12$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadCCI_cBuf_cb_12 ;
  assign srvreadCCI_cBuf_cb_12$EN_port1__write =
	     topC_convert_w_rdRspValid && ie__h30994 == 6'd12 ;
  assign srvreadCCI_cBuf_cb_12$port2__read =
	     srvreadCCI_cBuf_cb_12$EN_port1__write ?
	       srvreadCCI_cBuf_cb_0$port1__write_1 :
	       srvreadCCI_cBuf_cb_12$port1__read ;
  assign srvreadCCI_cBuf_cb_12$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvreadCCI_cBuf_ridx == 6'd12 ;
  assign srvreadCCI_cBuf_cb_12$port3__read =
	     srvreadCCI_cBuf_cb_12$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadCCI_cBuf_cb_12$port2__read ;
  assign srvreadCCI_cBuf_cb_13$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_put_read &&
	     srvreadCCI_cBuf_iidx == 6'd13 ;
  assign srvreadCCI_cBuf_cb_13$port1__read =
	     srvreadCCI_cBuf_cb_13$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadCCI_cBuf_cb_13 ;
  assign srvreadCCI_cBuf_cb_13$EN_port1__write =
	     topC_convert_w_rdRspValid && ie__h30994 == 6'd13 ;
  assign srvreadCCI_cBuf_cb_13$port2__read =
	     srvreadCCI_cBuf_cb_13$EN_port1__write ?
	       srvreadCCI_cBuf_cb_0$port1__write_1 :
	       srvreadCCI_cBuf_cb_13$port1__read ;
  assign srvreadCCI_cBuf_cb_13$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvreadCCI_cBuf_ridx == 6'd13 ;
  assign srvreadCCI_cBuf_cb_13$port3__read =
	     srvreadCCI_cBuf_cb_13$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadCCI_cBuf_cb_13$port2__read ;
  assign srvreadCCI_cBuf_cb_14$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_put_read &&
	     srvreadCCI_cBuf_iidx == 6'd14 ;
  assign srvreadCCI_cBuf_cb_14$port1__read =
	     srvreadCCI_cBuf_cb_14$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadCCI_cBuf_cb_14 ;
  assign srvreadCCI_cBuf_cb_14$EN_port1__write =
	     topC_convert_w_rdRspValid && ie__h30994 == 6'd14 ;
  assign srvreadCCI_cBuf_cb_14$port2__read =
	     srvreadCCI_cBuf_cb_14$EN_port1__write ?
	       srvreadCCI_cBuf_cb_0$port1__write_1 :
	       srvreadCCI_cBuf_cb_14$port1__read ;
  assign srvreadCCI_cBuf_cb_14$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvreadCCI_cBuf_ridx == 6'd14 ;
  assign srvreadCCI_cBuf_cb_14$port3__read =
	     srvreadCCI_cBuf_cb_14$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadCCI_cBuf_cb_14$port2__read ;
  assign srvreadCCI_cBuf_cb_15$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_put_read &&
	     srvreadCCI_cBuf_iidx == 6'd15 ;
  assign srvreadCCI_cBuf_cb_15$port1__read =
	     srvreadCCI_cBuf_cb_15$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadCCI_cBuf_cb_15 ;
  assign srvreadCCI_cBuf_cb_15$EN_port1__write =
	     topC_convert_w_rdRspValid && ie__h30994 == 6'd15 ;
  assign srvreadCCI_cBuf_cb_15$port2__read =
	     srvreadCCI_cBuf_cb_15$EN_port1__write ?
	       srvreadCCI_cBuf_cb_0$port1__write_1 :
	       srvreadCCI_cBuf_cb_15$port1__read ;
  assign srvreadCCI_cBuf_cb_15$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvreadCCI_cBuf_ridx == 6'd15 ;
  assign srvreadCCI_cBuf_cb_15$port3__read =
	     srvreadCCI_cBuf_cb_15$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadCCI_cBuf_cb_15$port2__read ;
  assign srvreadCCI_cBuf_cb_16$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_put_read &&
	     srvreadCCI_cBuf_iidx == 6'd16 ;
  assign srvreadCCI_cBuf_cb_16$port1__read =
	     srvreadCCI_cBuf_cb_16$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadCCI_cBuf_cb_16 ;
  assign srvreadCCI_cBuf_cb_16$EN_port1__write =
	     topC_convert_w_rdRspValid && ie__h30994 == 6'd16 ;
  assign srvreadCCI_cBuf_cb_16$port2__read =
	     srvreadCCI_cBuf_cb_16$EN_port1__write ?
	       srvreadCCI_cBuf_cb_0$port1__write_1 :
	       srvreadCCI_cBuf_cb_16$port1__read ;
  assign srvreadCCI_cBuf_cb_16$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvreadCCI_cBuf_ridx == 6'd16 ;
  assign srvreadCCI_cBuf_cb_16$port3__read =
	     srvreadCCI_cBuf_cb_16$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadCCI_cBuf_cb_16$port2__read ;
  assign srvreadCCI_cBuf_cb_17$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_put_read &&
	     srvreadCCI_cBuf_iidx == 6'd17 ;
  assign srvreadCCI_cBuf_cb_17$port1__read =
	     srvreadCCI_cBuf_cb_17$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadCCI_cBuf_cb_17 ;
  assign srvreadCCI_cBuf_cb_17$EN_port1__write =
	     topC_convert_w_rdRspValid && ie__h30994 == 6'd17 ;
  assign srvreadCCI_cBuf_cb_17$port2__read =
	     srvreadCCI_cBuf_cb_17$EN_port1__write ?
	       srvreadCCI_cBuf_cb_0$port1__write_1 :
	       srvreadCCI_cBuf_cb_17$port1__read ;
  assign srvreadCCI_cBuf_cb_17$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvreadCCI_cBuf_ridx == 6'd17 ;
  assign srvreadCCI_cBuf_cb_17$port3__read =
	     srvreadCCI_cBuf_cb_17$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadCCI_cBuf_cb_17$port2__read ;
  assign srvreadCCI_cBuf_cb_18$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_put_read &&
	     srvreadCCI_cBuf_iidx == 6'd18 ;
  assign srvreadCCI_cBuf_cb_18$port1__read =
	     srvreadCCI_cBuf_cb_18$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadCCI_cBuf_cb_18 ;
  assign srvreadCCI_cBuf_cb_18$EN_port1__write =
	     topC_convert_w_rdRspValid && ie__h30994 == 6'd18 ;
  assign srvreadCCI_cBuf_cb_18$port2__read =
	     srvreadCCI_cBuf_cb_18$EN_port1__write ?
	       srvreadCCI_cBuf_cb_0$port1__write_1 :
	       srvreadCCI_cBuf_cb_18$port1__read ;
  assign srvreadCCI_cBuf_cb_18$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvreadCCI_cBuf_ridx == 6'd18 ;
  assign srvreadCCI_cBuf_cb_18$port3__read =
	     srvreadCCI_cBuf_cb_18$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadCCI_cBuf_cb_18$port2__read ;
  assign srvreadCCI_cBuf_cb_19$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_put_read &&
	     srvreadCCI_cBuf_iidx == 6'd19 ;
  assign srvreadCCI_cBuf_cb_19$port1__read =
	     srvreadCCI_cBuf_cb_19$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadCCI_cBuf_cb_19 ;
  assign srvreadCCI_cBuf_cb_19$EN_port1__write =
	     topC_convert_w_rdRspValid && ie__h30994 == 6'd19 ;
  assign srvreadCCI_cBuf_cb_19$port2__read =
	     srvreadCCI_cBuf_cb_19$EN_port1__write ?
	       srvreadCCI_cBuf_cb_0$port1__write_1 :
	       srvreadCCI_cBuf_cb_19$port1__read ;
  assign srvreadCCI_cBuf_cb_19$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvreadCCI_cBuf_ridx == 6'd19 ;
  assign srvreadCCI_cBuf_cb_19$port3__read =
	     srvreadCCI_cBuf_cb_19$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadCCI_cBuf_cb_19$port2__read ;
  assign srvreadCCI_cBuf_cb_20$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_put_read &&
	     srvreadCCI_cBuf_iidx == 6'd20 ;
  assign srvreadCCI_cBuf_cb_20$port1__read =
	     srvreadCCI_cBuf_cb_20$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadCCI_cBuf_cb_20 ;
  assign srvreadCCI_cBuf_cb_20$EN_port1__write =
	     topC_convert_w_rdRspValid && ie__h30994 == 6'd20 ;
  assign srvreadCCI_cBuf_cb_20$port2__read =
	     srvreadCCI_cBuf_cb_20$EN_port1__write ?
	       srvreadCCI_cBuf_cb_0$port1__write_1 :
	       srvreadCCI_cBuf_cb_20$port1__read ;
  assign srvreadCCI_cBuf_cb_20$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvreadCCI_cBuf_ridx == 6'd20 ;
  assign srvreadCCI_cBuf_cb_20$port3__read =
	     srvreadCCI_cBuf_cb_20$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadCCI_cBuf_cb_20$port2__read ;
  assign srvreadCCI_cBuf_cb_21$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_put_read &&
	     srvreadCCI_cBuf_iidx == 6'd21 ;
  assign srvreadCCI_cBuf_cb_21$port1__read =
	     srvreadCCI_cBuf_cb_21$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadCCI_cBuf_cb_21 ;
  assign srvreadCCI_cBuf_cb_21$EN_port1__write =
	     topC_convert_w_rdRspValid && ie__h30994 == 6'd21 ;
  assign srvreadCCI_cBuf_cb_21$port2__read =
	     srvreadCCI_cBuf_cb_21$EN_port1__write ?
	       srvreadCCI_cBuf_cb_0$port1__write_1 :
	       srvreadCCI_cBuf_cb_21$port1__read ;
  assign srvreadCCI_cBuf_cb_21$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvreadCCI_cBuf_ridx == 6'd21 ;
  assign srvreadCCI_cBuf_cb_21$port3__read =
	     srvreadCCI_cBuf_cb_21$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadCCI_cBuf_cb_21$port2__read ;
  assign srvreadCCI_cBuf_cb_22$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_put_read &&
	     srvreadCCI_cBuf_iidx == 6'd22 ;
  assign srvreadCCI_cBuf_cb_22$port1__read =
	     srvreadCCI_cBuf_cb_22$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadCCI_cBuf_cb_22 ;
  assign srvreadCCI_cBuf_cb_22$EN_port1__write =
	     topC_convert_w_rdRspValid && ie__h30994 == 6'd22 ;
  assign srvreadCCI_cBuf_cb_22$port2__read =
	     srvreadCCI_cBuf_cb_22$EN_port1__write ?
	       srvreadCCI_cBuf_cb_0$port1__write_1 :
	       srvreadCCI_cBuf_cb_22$port1__read ;
  assign srvreadCCI_cBuf_cb_22$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvreadCCI_cBuf_ridx == 6'd22 ;
  assign srvreadCCI_cBuf_cb_22$port3__read =
	     srvreadCCI_cBuf_cb_22$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadCCI_cBuf_cb_22$port2__read ;
  assign srvreadCCI_cBuf_cb_23$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_put_read &&
	     srvreadCCI_cBuf_iidx == 6'd23 ;
  assign srvreadCCI_cBuf_cb_23$port1__read =
	     srvreadCCI_cBuf_cb_23$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadCCI_cBuf_cb_23 ;
  assign srvreadCCI_cBuf_cb_23$EN_port1__write =
	     topC_convert_w_rdRspValid && ie__h30994 == 6'd23 ;
  assign srvreadCCI_cBuf_cb_23$port2__read =
	     srvreadCCI_cBuf_cb_23$EN_port1__write ?
	       srvreadCCI_cBuf_cb_0$port1__write_1 :
	       srvreadCCI_cBuf_cb_23$port1__read ;
  assign srvreadCCI_cBuf_cb_23$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvreadCCI_cBuf_ridx == 6'd23 ;
  assign srvreadCCI_cBuf_cb_23$port3__read =
	     srvreadCCI_cBuf_cb_23$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadCCI_cBuf_cb_23$port2__read ;
  assign srvreadCCI_cBuf_cb_24$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_put_read &&
	     srvreadCCI_cBuf_iidx == 6'd24 ;
  assign srvreadCCI_cBuf_cb_24$port1__read =
	     srvreadCCI_cBuf_cb_24$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadCCI_cBuf_cb_24 ;
  assign srvreadCCI_cBuf_cb_24$EN_port1__write =
	     topC_convert_w_rdRspValid && ie__h30994 == 6'd24 ;
  assign srvreadCCI_cBuf_cb_24$port2__read =
	     srvreadCCI_cBuf_cb_24$EN_port1__write ?
	       srvreadCCI_cBuf_cb_0$port1__write_1 :
	       srvreadCCI_cBuf_cb_24$port1__read ;
  assign srvreadCCI_cBuf_cb_24$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvreadCCI_cBuf_ridx == 6'd24 ;
  assign srvreadCCI_cBuf_cb_24$port3__read =
	     srvreadCCI_cBuf_cb_24$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadCCI_cBuf_cb_24$port2__read ;
  assign srvreadCCI_cBuf_cb_25$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_put_read &&
	     srvreadCCI_cBuf_iidx == 6'd25 ;
  assign srvreadCCI_cBuf_cb_25$port1__read =
	     srvreadCCI_cBuf_cb_25$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadCCI_cBuf_cb_25 ;
  assign srvreadCCI_cBuf_cb_25$EN_port1__write =
	     topC_convert_w_rdRspValid && ie__h30994 == 6'd25 ;
  assign srvreadCCI_cBuf_cb_25$port2__read =
	     srvreadCCI_cBuf_cb_25$EN_port1__write ?
	       srvreadCCI_cBuf_cb_0$port1__write_1 :
	       srvreadCCI_cBuf_cb_25$port1__read ;
  assign srvreadCCI_cBuf_cb_25$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvreadCCI_cBuf_ridx == 6'd25 ;
  assign srvreadCCI_cBuf_cb_25$port3__read =
	     srvreadCCI_cBuf_cb_25$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadCCI_cBuf_cb_25$port2__read ;
  assign srvreadCCI_cBuf_cb_26$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_put_read &&
	     srvreadCCI_cBuf_iidx == 6'd26 ;
  assign srvreadCCI_cBuf_cb_26$port1__read =
	     srvreadCCI_cBuf_cb_26$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadCCI_cBuf_cb_26 ;
  assign srvreadCCI_cBuf_cb_26$EN_port1__write =
	     topC_convert_w_rdRspValid && ie__h30994 == 6'd26 ;
  assign srvreadCCI_cBuf_cb_26$port2__read =
	     srvreadCCI_cBuf_cb_26$EN_port1__write ?
	       srvreadCCI_cBuf_cb_0$port1__write_1 :
	       srvreadCCI_cBuf_cb_26$port1__read ;
  assign srvreadCCI_cBuf_cb_26$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvreadCCI_cBuf_ridx == 6'd26 ;
  assign srvreadCCI_cBuf_cb_26$port3__read =
	     srvreadCCI_cBuf_cb_26$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadCCI_cBuf_cb_26$port2__read ;
  assign srvreadCCI_cBuf_cb_27$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_put_read &&
	     srvreadCCI_cBuf_iidx == 6'd27 ;
  assign srvreadCCI_cBuf_cb_27$port1__read =
	     srvreadCCI_cBuf_cb_27$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadCCI_cBuf_cb_27 ;
  assign srvreadCCI_cBuf_cb_27$EN_port1__write =
	     topC_convert_w_rdRspValid && ie__h30994 == 6'd27 ;
  assign srvreadCCI_cBuf_cb_27$port2__read =
	     srvreadCCI_cBuf_cb_27$EN_port1__write ?
	       srvreadCCI_cBuf_cb_0$port1__write_1 :
	       srvreadCCI_cBuf_cb_27$port1__read ;
  assign srvreadCCI_cBuf_cb_27$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvreadCCI_cBuf_ridx == 6'd27 ;
  assign srvreadCCI_cBuf_cb_27$port3__read =
	     srvreadCCI_cBuf_cb_27$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadCCI_cBuf_cb_27$port2__read ;
  assign srvreadCCI_cBuf_cb_28$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_put_read &&
	     srvreadCCI_cBuf_iidx == 6'd28 ;
  assign srvreadCCI_cBuf_cb_28$port1__read =
	     srvreadCCI_cBuf_cb_28$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadCCI_cBuf_cb_28 ;
  assign srvreadCCI_cBuf_cb_28$EN_port1__write =
	     topC_convert_w_rdRspValid && ie__h30994 == 6'd28 ;
  assign srvreadCCI_cBuf_cb_28$port2__read =
	     srvreadCCI_cBuf_cb_28$EN_port1__write ?
	       srvreadCCI_cBuf_cb_0$port1__write_1 :
	       srvreadCCI_cBuf_cb_28$port1__read ;
  assign srvreadCCI_cBuf_cb_28$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvreadCCI_cBuf_ridx == 6'd28 ;
  assign srvreadCCI_cBuf_cb_28$port3__read =
	     srvreadCCI_cBuf_cb_28$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadCCI_cBuf_cb_28$port2__read ;
  assign srvreadCCI_cBuf_cb_29$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_put_read &&
	     srvreadCCI_cBuf_iidx == 6'd29 ;
  assign srvreadCCI_cBuf_cb_29$port1__read =
	     srvreadCCI_cBuf_cb_29$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadCCI_cBuf_cb_29 ;
  assign srvreadCCI_cBuf_cb_29$EN_port1__write =
	     topC_convert_w_rdRspValid && ie__h30994 == 6'd29 ;
  assign srvreadCCI_cBuf_cb_29$port2__read =
	     srvreadCCI_cBuf_cb_29$EN_port1__write ?
	       srvreadCCI_cBuf_cb_0$port1__write_1 :
	       srvreadCCI_cBuf_cb_29$port1__read ;
  assign srvreadCCI_cBuf_cb_29$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvreadCCI_cBuf_ridx == 6'd29 ;
  assign srvreadCCI_cBuf_cb_29$port3__read =
	     srvreadCCI_cBuf_cb_29$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadCCI_cBuf_cb_29$port2__read ;
  assign srvreadCCI_cBuf_cb_30$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_put_read &&
	     srvreadCCI_cBuf_iidx == 6'd30 ;
  assign srvreadCCI_cBuf_cb_30$port1__read =
	     srvreadCCI_cBuf_cb_30$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadCCI_cBuf_cb_30 ;
  assign srvreadCCI_cBuf_cb_30$EN_port1__write =
	     topC_convert_w_rdRspValid && ie__h30994 == 6'd30 ;
  assign srvreadCCI_cBuf_cb_30$port2__read =
	     srvreadCCI_cBuf_cb_30$EN_port1__write ?
	       srvreadCCI_cBuf_cb_0$port1__write_1 :
	       srvreadCCI_cBuf_cb_30$port1__read ;
  assign srvreadCCI_cBuf_cb_30$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvreadCCI_cBuf_ridx == 6'd30 ;
  assign srvreadCCI_cBuf_cb_30$port3__read =
	     srvreadCCI_cBuf_cb_30$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadCCI_cBuf_cb_30$port2__read ;
  assign srvreadCCI_cBuf_cb_31$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_put_read &&
	     srvreadCCI_cBuf_iidx == 6'd31 ;
  assign srvreadCCI_cBuf_cb_31$port1__read =
	     srvreadCCI_cBuf_cb_31$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadCCI_cBuf_cb_31 ;
  assign srvreadCCI_cBuf_cb_31$EN_port1__write =
	     topC_convert_w_rdRspValid && ie__h30994 == 6'd31 ;
  assign srvreadCCI_cBuf_cb_31$port2__read =
	     srvreadCCI_cBuf_cb_31$EN_port1__write ?
	       srvreadCCI_cBuf_cb_0$port1__write_1 :
	       srvreadCCI_cBuf_cb_31$port1__read ;
  assign srvreadCCI_cBuf_cb_31$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvreadCCI_cBuf_ridx == 6'd31 ;
  assign srvreadCCI_cBuf_cb_31$port3__read =
	     srvreadCCI_cBuf_cb_31$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvreadCCI_cBuf_cb_31$port2__read ;
  assign srvreadCCI_cBuf_mb_0$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_put_read &&
	     srvreadCCI_cBuf_iidx == 6'd0 ;
  assign srvreadCCI_cBuf_mb_0$port1__read =
	     srvreadCCI_cBuf_mb_0$EN_port0__write ?
	       srvreadCCI_cBuf_mb_15$port0__write_1 :
	       srvreadCCI_cBuf_mb_0 ;
  assign srvreadCCI_cBuf_mb_1$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_put_read &&
	     srvreadCCI_cBuf_iidx == 6'd1 ;
  assign srvreadCCI_cBuf_mb_1$port1__read =
	     srvreadCCI_cBuf_mb_1$EN_port0__write ?
	       srvreadCCI_cBuf_mb_15$port0__write_1 :
	       srvreadCCI_cBuf_mb_1 ;
  assign srvreadCCI_cBuf_mb_2$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_put_read &&
	     srvreadCCI_cBuf_iidx == 6'd2 ;
  assign srvreadCCI_cBuf_mb_2$port1__read =
	     srvreadCCI_cBuf_mb_2$EN_port0__write ?
	       srvreadCCI_cBuf_mb_15$port0__write_1 :
	       srvreadCCI_cBuf_mb_2 ;
  assign srvreadCCI_cBuf_mb_3$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_put_read &&
	     srvreadCCI_cBuf_iidx == 6'd3 ;
  assign srvreadCCI_cBuf_mb_3$port1__read =
	     srvreadCCI_cBuf_mb_3$EN_port0__write ?
	       srvreadCCI_cBuf_mb_15$port0__write_1 :
	       srvreadCCI_cBuf_mb_3 ;
  assign srvreadCCI_cBuf_mb_4$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_put_read &&
	     srvreadCCI_cBuf_iidx == 6'd4 ;
  assign srvreadCCI_cBuf_mb_4$port1__read =
	     srvreadCCI_cBuf_mb_4$EN_port0__write ?
	       srvreadCCI_cBuf_mb_15$port0__write_1 :
	       srvreadCCI_cBuf_mb_4 ;
  assign srvreadCCI_cBuf_mb_5$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_put_read &&
	     srvreadCCI_cBuf_iidx == 6'd5 ;
  assign srvreadCCI_cBuf_mb_5$port1__read =
	     srvreadCCI_cBuf_mb_5$EN_port0__write ?
	       srvreadCCI_cBuf_mb_15$port0__write_1 :
	       srvreadCCI_cBuf_mb_5 ;
  assign srvreadCCI_cBuf_mb_6$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_put_read &&
	     srvreadCCI_cBuf_iidx == 6'd6 ;
  assign srvreadCCI_cBuf_mb_6$port1__read =
	     srvreadCCI_cBuf_mb_6$EN_port0__write ?
	       srvreadCCI_cBuf_mb_15$port0__write_1 :
	       srvreadCCI_cBuf_mb_6 ;
  assign srvreadCCI_cBuf_mb_7$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_put_read &&
	     srvreadCCI_cBuf_iidx == 6'd7 ;
  assign srvreadCCI_cBuf_mb_7$port1__read =
	     srvreadCCI_cBuf_mb_7$EN_port0__write ?
	       srvreadCCI_cBuf_mb_15$port0__write_1 :
	       srvreadCCI_cBuf_mb_7 ;
  assign srvreadCCI_cBuf_mb_8$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_put_read &&
	     srvreadCCI_cBuf_iidx == 6'd8 ;
  assign srvreadCCI_cBuf_mb_8$port1__read =
	     srvreadCCI_cBuf_mb_8$EN_port0__write ?
	       srvreadCCI_cBuf_mb_15$port0__write_1 :
	       srvreadCCI_cBuf_mb_8 ;
  assign srvreadCCI_cBuf_mb_9$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_put_read &&
	     srvreadCCI_cBuf_iidx == 6'd9 ;
  assign srvreadCCI_cBuf_mb_9$port1__read =
	     srvreadCCI_cBuf_mb_9$EN_port0__write ?
	       srvreadCCI_cBuf_mb_15$port0__write_1 :
	       srvreadCCI_cBuf_mb_9 ;
  assign srvreadCCI_cBuf_mb_10$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_put_read &&
	     srvreadCCI_cBuf_iidx == 6'd10 ;
  assign srvreadCCI_cBuf_mb_10$port1__read =
	     srvreadCCI_cBuf_mb_10$EN_port0__write ?
	       srvreadCCI_cBuf_mb_15$port0__write_1 :
	       srvreadCCI_cBuf_mb_10 ;
  assign srvreadCCI_cBuf_mb_11$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_put_read &&
	     srvreadCCI_cBuf_iidx == 6'd11 ;
  assign srvreadCCI_cBuf_mb_11$port1__read =
	     srvreadCCI_cBuf_mb_11$EN_port0__write ?
	       srvreadCCI_cBuf_mb_15$port0__write_1 :
	       srvreadCCI_cBuf_mb_11 ;
  assign srvreadCCI_cBuf_mb_12$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_put_read &&
	     srvreadCCI_cBuf_iidx == 6'd12 ;
  assign srvreadCCI_cBuf_mb_12$port1__read =
	     srvreadCCI_cBuf_mb_12$EN_port0__write ?
	       srvreadCCI_cBuf_mb_15$port0__write_1 :
	       srvreadCCI_cBuf_mb_12 ;
  assign srvreadCCI_cBuf_mb_13$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_put_read &&
	     srvreadCCI_cBuf_iidx == 6'd13 ;
  assign srvreadCCI_cBuf_mb_13$port1__read =
	     srvreadCCI_cBuf_mb_13$EN_port0__write ?
	       srvreadCCI_cBuf_mb_15$port0__write_1 :
	       srvreadCCI_cBuf_mb_13 ;
  assign srvreadCCI_cBuf_mb_14$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_put_read &&
	     srvreadCCI_cBuf_iidx == 6'd14 ;
  assign srvreadCCI_cBuf_mb_14$port1__read =
	     srvreadCCI_cBuf_mb_14$EN_port0__write ?
	       srvreadCCI_cBuf_mb_15$port0__write_1 :
	       srvreadCCI_cBuf_mb_14 ;
  assign srvreadCCI_cBuf_mb_15$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_put_read &&
	     srvreadCCI_cBuf_iidx == 6'd15 ;
  assign srvreadCCI_cBuf_mb_15$port0__write_1 =
	     { 192'd0, x__h72838, 128'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA } ;
  assign srvreadCCI_cBuf_mb_15$port1__read =
	     srvreadCCI_cBuf_mb_15$EN_port0__write ?
	       srvreadCCI_cBuf_mb_15$port0__write_1 :
	       srvreadCCI_cBuf_mb_15 ;
  assign srvreadCCI_cBuf_mb_16$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_put_read &&
	     srvreadCCI_cBuf_iidx == 6'd16 ;
  assign srvreadCCI_cBuf_mb_16$port1__read =
	     srvreadCCI_cBuf_mb_16$EN_port0__write ?
	       srvreadCCI_cBuf_mb_15$port0__write_1 :
	       srvreadCCI_cBuf_mb_16 ;
  assign srvreadCCI_cBuf_mb_17$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_put_read &&
	     srvreadCCI_cBuf_iidx == 6'd17 ;
  assign srvreadCCI_cBuf_mb_17$port1__read =
	     srvreadCCI_cBuf_mb_17$EN_port0__write ?
	       srvreadCCI_cBuf_mb_15$port0__write_1 :
	       srvreadCCI_cBuf_mb_17 ;
  assign srvreadCCI_cBuf_mb_18$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_put_read &&
	     srvreadCCI_cBuf_iidx == 6'd18 ;
  assign srvreadCCI_cBuf_mb_18$port1__read =
	     srvreadCCI_cBuf_mb_18$EN_port0__write ?
	       srvreadCCI_cBuf_mb_15$port0__write_1 :
	       srvreadCCI_cBuf_mb_18 ;
  assign srvreadCCI_cBuf_mb_19$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_put_read &&
	     srvreadCCI_cBuf_iidx == 6'd19 ;
  assign srvreadCCI_cBuf_mb_19$port1__read =
	     srvreadCCI_cBuf_mb_19$EN_port0__write ?
	       srvreadCCI_cBuf_mb_15$port0__write_1 :
	       srvreadCCI_cBuf_mb_19 ;
  assign srvreadCCI_cBuf_mb_20$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_put_read &&
	     srvreadCCI_cBuf_iidx == 6'd20 ;
  assign srvreadCCI_cBuf_mb_20$port1__read =
	     srvreadCCI_cBuf_mb_20$EN_port0__write ?
	       srvreadCCI_cBuf_mb_15$port0__write_1 :
	       srvreadCCI_cBuf_mb_20 ;
  assign srvreadCCI_cBuf_mb_21$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_put_read &&
	     srvreadCCI_cBuf_iidx == 6'd21 ;
  assign srvreadCCI_cBuf_mb_21$port1__read =
	     srvreadCCI_cBuf_mb_21$EN_port0__write ?
	       srvreadCCI_cBuf_mb_15$port0__write_1 :
	       srvreadCCI_cBuf_mb_21 ;
  assign srvreadCCI_cBuf_mb_22$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_put_read &&
	     srvreadCCI_cBuf_iidx == 6'd22 ;
  assign srvreadCCI_cBuf_mb_22$port1__read =
	     srvreadCCI_cBuf_mb_22$EN_port0__write ?
	       srvreadCCI_cBuf_mb_15$port0__write_1 :
	       srvreadCCI_cBuf_mb_22 ;
  assign srvreadCCI_cBuf_mb_23$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_put_read &&
	     srvreadCCI_cBuf_iidx == 6'd23 ;
  assign srvreadCCI_cBuf_mb_23$port1__read =
	     srvreadCCI_cBuf_mb_23$EN_port0__write ?
	       srvreadCCI_cBuf_mb_15$port0__write_1 :
	       srvreadCCI_cBuf_mb_23 ;
  assign srvreadCCI_cBuf_mb_24$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_put_read &&
	     srvreadCCI_cBuf_iidx == 6'd24 ;
  assign srvreadCCI_cBuf_mb_24$port1__read =
	     srvreadCCI_cBuf_mb_24$EN_port0__write ?
	       srvreadCCI_cBuf_mb_15$port0__write_1 :
	       srvreadCCI_cBuf_mb_24 ;
  assign srvreadCCI_cBuf_mb_25$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_put_read &&
	     srvreadCCI_cBuf_iidx == 6'd25 ;
  assign srvreadCCI_cBuf_mb_25$port1__read =
	     srvreadCCI_cBuf_mb_25$EN_port0__write ?
	       srvreadCCI_cBuf_mb_15$port0__write_1 :
	       srvreadCCI_cBuf_mb_25 ;
  assign srvreadCCI_cBuf_mb_26$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_put_read &&
	     srvreadCCI_cBuf_iidx == 6'd26 ;
  assign srvreadCCI_cBuf_mb_26$port1__read =
	     srvreadCCI_cBuf_mb_26$EN_port0__write ?
	       srvreadCCI_cBuf_mb_15$port0__write_1 :
	       srvreadCCI_cBuf_mb_26 ;
  assign srvreadCCI_cBuf_mb_27$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_put_read &&
	     srvreadCCI_cBuf_iidx == 6'd27 ;
  assign srvreadCCI_cBuf_mb_27$port1__read =
	     srvreadCCI_cBuf_mb_27$EN_port0__write ?
	       srvreadCCI_cBuf_mb_15$port0__write_1 :
	       srvreadCCI_cBuf_mb_27 ;
  assign srvreadCCI_cBuf_mb_28$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_put_read &&
	     srvreadCCI_cBuf_iidx == 6'd28 ;
  assign srvreadCCI_cBuf_mb_28$port1__read =
	     srvreadCCI_cBuf_mb_28$EN_port0__write ?
	       srvreadCCI_cBuf_mb_15$port0__write_1 :
	       srvreadCCI_cBuf_mb_28 ;
  assign srvreadCCI_cBuf_mb_29$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_put_read &&
	     srvreadCCI_cBuf_iidx == 6'd29 ;
  assign srvreadCCI_cBuf_mb_29$port1__read =
	     srvreadCCI_cBuf_mb_29$EN_port0__write ?
	       srvreadCCI_cBuf_mb_15$port0__write_1 :
	       srvreadCCI_cBuf_mb_29 ;
  assign srvreadCCI_cBuf_mb_30$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_put_read &&
	     srvreadCCI_cBuf_iidx == 6'd30 ;
  assign srvreadCCI_cBuf_mb_30$port1__read =
	     srvreadCCI_cBuf_mb_30$EN_port0__write ?
	       srvreadCCI_cBuf_mb_15$port0__write_1 :
	       srvreadCCI_cBuf_mb_30 ;
  assign srvreadCCI_cBuf_mb_31$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_put_read &&
	     srvreadCCI_cBuf_iidx == 6'd31 ;
  assign srvreadCCI_cBuf_mb_31$port1__read =
	     srvreadCCI_cBuf_mb_31$EN_port0__write ?
	       srvreadCCI_cBuf_mb_15$port0__write_1 :
	       srvreadCCI_cBuf_mb_31 ;
  assign srvreadCCI_cBuf_cnt$port0__write_1 = srvreadCCI_cBuf_cnt + 6'd1 ;
  assign srvreadCCI_cBuf_cnt$port1__write_1 = x__h71320 - 6'd1 ;
  assign srvreadCCI_cBuf_cnt$port2__read =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier ?
	       srvreadCCI_cBuf_cnt$port1__write_1 :
	       x__h71320 ;
  assign srvwriteAVL_cBuf_cb_0$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvwriteAVL_cBuf_iidx == 6'd0 ;
  assign srvwriteAVL_cBuf_cb_0$port1__read =
	     srvwriteAVL_cBuf_cb_0$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_0 ;
  assign srvwriteAVL_cBuf_cb_0$EN_port1__write =
	     topA_convert_writeRespQ$EMPTY_N && ie__h46070 == 6'd0 ;
  assign srvwriteAVL_cBuf_cb_0$port2__read =
	     srvwriteAVL_cBuf_cb_0$EN_port1__write ?
	       513'h1AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_0$port1__read ;
  assign srvwriteAVL_cBuf_cb_0$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcAB_pop_write &&
	     srvwriteAVL_cBuf_ridx == 6'd0 ;
  assign srvwriteAVL_cBuf_cb_0$port3__read =
	     srvwriteAVL_cBuf_cb_0$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_0$port2__read ;
  assign srvwriteAVL_cBuf_cb_1$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvwriteAVL_cBuf_iidx == 6'd1 ;
  assign srvwriteAVL_cBuf_cb_1$port1__read =
	     srvwriteAVL_cBuf_cb_1$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_1 ;
  assign srvwriteAVL_cBuf_cb_1$EN_port1__write =
	     topA_convert_writeRespQ$EMPTY_N && ie__h46070 == 6'd1 ;
  assign srvwriteAVL_cBuf_cb_1$port2__read =
	     srvwriteAVL_cBuf_cb_1$EN_port1__write ?
	       513'h1AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_1$port1__read ;
  assign srvwriteAVL_cBuf_cb_1$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcAB_pop_write &&
	     srvwriteAVL_cBuf_ridx == 6'd1 ;
  assign srvwriteAVL_cBuf_cb_1$port3__read =
	     srvwriteAVL_cBuf_cb_1$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_1$port2__read ;
  assign srvwriteAVL_cBuf_cb_2$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvwriteAVL_cBuf_iidx == 6'd2 ;
  assign srvwriteAVL_cBuf_cb_2$port1__read =
	     srvwriteAVL_cBuf_cb_2$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_2 ;
  assign srvwriteAVL_cBuf_cb_2$EN_port1__write =
	     topA_convert_writeRespQ$EMPTY_N && ie__h46070 == 6'd2 ;
  assign srvwriteAVL_cBuf_cb_2$port2__read =
	     srvwriteAVL_cBuf_cb_2$EN_port1__write ?
	       513'h1AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_2$port1__read ;
  assign srvwriteAVL_cBuf_cb_2$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcAB_pop_write &&
	     srvwriteAVL_cBuf_ridx == 6'd2 ;
  assign srvwriteAVL_cBuf_cb_2$port3__read =
	     srvwriteAVL_cBuf_cb_2$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_2$port2__read ;
  assign srvwriteAVL_cBuf_cb_3$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvwriteAVL_cBuf_iidx == 6'd3 ;
  assign srvwriteAVL_cBuf_cb_3$port1__read =
	     srvwriteAVL_cBuf_cb_3$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_3 ;
  assign srvwriteAVL_cBuf_cb_3$EN_port1__write =
	     topA_convert_writeRespQ$EMPTY_N && ie__h46070 == 6'd3 ;
  assign srvwriteAVL_cBuf_cb_3$port2__read =
	     srvwriteAVL_cBuf_cb_3$EN_port1__write ?
	       513'h1AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_3$port1__read ;
  assign srvwriteAVL_cBuf_cb_3$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcAB_pop_write &&
	     srvwriteAVL_cBuf_ridx == 6'd3 ;
  assign srvwriteAVL_cBuf_cb_3$port3__read =
	     srvwriteAVL_cBuf_cb_3$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_3$port2__read ;
  assign srvwriteAVL_cBuf_cb_4$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvwriteAVL_cBuf_iidx == 6'd4 ;
  assign srvwriteAVL_cBuf_cb_4$port1__read =
	     srvwriteAVL_cBuf_cb_4$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_4 ;
  assign srvwriteAVL_cBuf_cb_4$EN_port1__write =
	     topA_convert_writeRespQ$EMPTY_N && ie__h46070 == 6'd4 ;
  assign srvwriteAVL_cBuf_cb_4$port2__read =
	     srvwriteAVL_cBuf_cb_4$EN_port1__write ?
	       513'h1AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_4$port1__read ;
  assign srvwriteAVL_cBuf_cb_4$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcAB_pop_write &&
	     srvwriteAVL_cBuf_ridx == 6'd4 ;
  assign srvwriteAVL_cBuf_cb_4$port3__read =
	     srvwriteAVL_cBuf_cb_4$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_4$port2__read ;
  assign srvwriteAVL_cBuf_cb_5$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvwriteAVL_cBuf_iidx == 6'd5 ;
  assign srvwriteAVL_cBuf_cb_5$port1__read =
	     srvwriteAVL_cBuf_cb_5$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_5 ;
  assign srvwriteAVL_cBuf_cb_5$EN_port1__write =
	     topA_convert_writeRespQ$EMPTY_N && ie__h46070 == 6'd5 ;
  assign srvwriteAVL_cBuf_cb_5$port2__read =
	     srvwriteAVL_cBuf_cb_5$EN_port1__write ?
	       513'h1AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_5$port1__read ;
  assign srvwriteAVL_cBuf_cb_5$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcAB_pop_write &&
	     srvwriteAVL_cBuf_ridx == 6'd5 ;
  assign srvwriteAVL_cBuf_cb_5$port3__read =
	     srvwriteAVL_cBuf_cb_5$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_5$port2__read ;
  assign srvwriteAVL_cBuf_cb_6$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvwriteAVL_cBuf_iidx == 6'd6 ;
  assign srvwriteAVL_cBuf_cb_6$port1__read =
	     srvwriteAVL_cBuf_cb_6$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_6 ;
  assign srvwriteAVL_cBuf_cb_6$EN_port1__write =
	     topA_convert_writeRespQ$EMPTY_N && ie__h46070 == 6'd6 ;
  assign srvwriteAVL_cBuf_cb_6$port2__read =
	     srvwriteAVL_cBuf_cb_6$EN_port1__write ?
	       513'h1AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_6$port1__read ;
  assign srvwriteAVL_cBuf_cb_6$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcAB_pop_write &&
	     srvwriteAVL_cBuf_ridx == 6'd6 ;
  assign srvwriteAVL_cBuf_cb_6$port3__read =
	     srvwriteAVL_cBuf_cb_6$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_6$port2__read ;
  assign srvwriteAVL_cBuf_cb_7$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvwriteAVL_cBuf_iidx == 6'd7 ;
  assign srvwriteAVL_cBuf_cb_7$port1__read =
	     srvwriteAVL_cBuf_cb_7$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_7 ;
  assign srvwriteAVL_cBuf_cb_7$EN_port1__write =
	     topA_convert_writeRespQ$EMPTY_N && ie__h46070 == 6'd7 ;
  assign srvwriteAVL_cBuf_cb_7$port2__read =
	     srvwriteAVL_cBuf_cb_7$EN_port1__write ?
	       513'h1AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_7$port1__read ;
  assign srvwriteAVL_cBuf_cb_7$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcAB_pop_write &&
	     srvwriteAVL_cBuf_ridx == 6'd7 ;
  assign srvwriteAVL_cBuf_cb_7$port3__read =
	     srvwriteAVL_cBuf_cb_7$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_7$port2__read ;
  assign srvwriteAVL_cBuf_cb_8$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvwriteAVL_cBuf_iidx == 6'd8 ;
  assign srvwriteAVL_cBuf_cb_8$port1__read =
	     srvwriteAVL_cBuf_cb_8$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_8 ;
  assign srvwriteAVL_cBuf_cb_8$EN_port1__write =
	     topA_convert_writeRespQ$EMPTY_N && ie__h46070 == 6'd8 ;
  assign srvwriteAVL_cBuf_cb_8$port2__read =
	     srvwriteAVL_cBuf_cb_8$EN_port1__write ?
	       513'h1AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_8$port1__read ;
  assign srvwriteAVL_cBuf_cb_8$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcAB_pop_write &&
	     srvwriteAVL_cBuf_ridx == 6'd8 ;
  assign srvwriteAVL_cBuf_cb_8$port3__read =
	     srvwriteAVL_cBuf_cb_8$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_8$port2__read ;
  assign srvwriteAVL_cBuf_cb_9$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvwriteAVL_cBuf_iidx == 6'd9 ;
  assign srvwriteAVL_cBuf_cb_9$port1__read =
	     srvwriteAVL_cBuf_cb_9$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_9 ;
  assign srvwriteAVL_cBuf_cb_9$EN_port1__write =
	     topA_convert_writeRespQ$EMPTY_N && ie__h46070 == 6'd9 ;
  assign srvwriteAVL_cBuf_cb_9$port2__read =
	     srvwriteAVL_cBuf_cb_9$EN_port1__write ?
	       513'h1AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_9$port1__read ;
  assign srvwriteAVL_cBuf_cb_9$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcAB_pop_write &&
	     srvwriteAVL_cBuf_ridx == 6'd9 ;
  assign srvwriteAVL_cBuf_cb_9$port3__read =
	     srvwriteAVL_cBuf_cb_9$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_9$port2__read ;
  assign srvwriteAVL_cBuf_cb_10$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvwriteAVL_cBuf_iidx == 6'd10 ;
  assign srvwriteAVL_cBuf_cb_10$port1__read =
	     srvwriteAVL_cBuf_cb_10$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_10 ;
  assign srvwriteAVL_cBuf_cb_10$EN_port1__write =
	     topA_convert_writeRespQ$EMPTY_N && ie__h46070 == 6'd10 ;
  assign srvwriteAVL_cBuf_cb_10$port2__read =
	     srvwriteAVL_cBuf_cb_10$EN_port1__write ?
	       513'h1AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_10$port1__read ;
  assign srvwriteAVL_cBuf_cb_10$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcAB_pop_write &&
	     srvwriteAVL_cBuf_ridx == 6'd10 ;
  assign srvwriteAVL_cBuf_cb_10$port3__read =
	     srvwriteAVL_cBuf_cb_10$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_10$port2__read ;
  assign srvwriteAVL_cBuf_cb_11$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvwriteAVL_cBuf_iidx == 6'd11 ;
  assign srvwriteAVL_cBuf_cb_11$port1__read =
	     srvwriteAVL_cBuf_cb_11$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_11 ;
  assign srvwriteAVL_cBuf_cb_11$EN_port1__write =
	     topA_convert_writeRespQ$EMPTY_N && ie__h46070 == 6'd11 ;
  assign srvwriteAVL_cBuf_cb_11$port2__read =
	     srvwriteAVL_cBuf_cb_11$EN_port1__write ?
	       513'h1AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_11$port1__read ;
  assign srvwriteAVL_cBuf_cb_11$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcAB_pop_write &&
	     srvwriteAVL_cBuf_ridx == 6'd11 ;
  assign srvwriteAVL_cBuf_cb_11$port3__read =
	     srvwriteAVL_cBuf_cb_11$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_11$port2__read ;
  assign srvwriteAVL_cBuf_cb_12$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvwriteAVL_cBuf_iidx == 6'd12 ;
  assign srvwriteAVL_cBuf_cb_12$port1__read =
	     srvwriteAVL_cBuf_cb_12$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_12 ;
  assign srvwriteAVL_cBuf_cb_12$EN_port1__write =
	     topA_convert_writeRespQ$EMPTY_N && ie__h46070 == 6'd12 ;
  assign srvwriteAVL_cBuf_cb_12$port2__read =
	     srvwriteAVL_cBuf_cb_12$EN_port1__write ?
	       513'h1AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_12$port1__read ;
  assign srvwriteAVL_cBuf_cb_12$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcAB_pop_write &&
	     srvwriteAVL_cBuf_ridx == 6'd12 ;
  assign srvwriteAVL_cBuf_cb_12$port3__read =
	     srvwriteAVL_cBuf_cb_12$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_12$port2__read ;
  assign srvwriteAVL_cBuf_cb_13$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvwriteAVL_cBuf_iidx == 6'd13 ;
  assign srvwriteAVL_cBuf_cb_13$port1__read =
	     srvwriteAVL_cBuf_cb_13$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_13 ;
  assign srvwriteAVL_cBuf_cb_13$EN_port1__write =
	     topA_convert_writeRespQ$EMPTY_N && ie__h46070 == 6'd13 ;
  assign srvwriteAVL_cBuf_cb_13$port2__read =
	     srvwriteAVL_cBuf_cb_13$EN_port1__write ?
	       513'h1AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_13$port1__read ;
  assign srvwriteAVL_cBuf_cb_13$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcAB_pop_write &&
	     srvwriteAVL_cBuf_ridx == 6'd13 ;
  assign srvwriteAVL_cBuf_cb_13$port3__read =
	     srvwriteAVL_cBuf_cb_13$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_13$port2__read ;
  assign srvwriteAVL_cBuf_cb_14$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvwriteAVL_cBuf_iidx == 6'd14 ;
  assign srvwriteAVL_cBuf_cb_14$port1__read =
	     srvwriteAVL_cBuf_cb_14$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_14 ;
  assign srvwriteAVL_cBuf_cb_14$EN_port1__write =
	     topA_convert_writeRespQ$EMPTY_N && ie__h46070 == 6'd14 ;
  assign srvwriteAVL_cBuf_cb_14$port2__read =
	     srvwriteAVL_cBuf_cb_14$EN_port1__write ?
	       513'h1AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_14$port1__read ;
  assign srvwriteAVL_cBuf_cb_14$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcAB_pop_write &&
	     srvwriteAVL_cBuf_ridx == 6'd14 ;
  assign srvwriteAVL_cBuf_cb_14$port3__read =
	     srvwriteAVL_cBuf_cb_14$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_14$port2__read ;
  assign srvwriteAVL_cBuf_cb_15$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvwriteAVL_cBuf_iidx == 6'd15 ;
  assign srvwriteAVL_cBuf_cb_15$port1__read =
	     srvwriteAVL_cBuf_cb_15$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_15 ;
  assign srvwriteAVL_cBuf_cb_15$EN_port1__write =
	     topA_convert_writeRespQ$EMPTY_N && ie__h46070 == 6'd15 ;
  assign srvwriteAVL_cBuf_cb_15$port2__read =
	     srvwriteAVL_cBuf_cb_15$EN_port1__write ?
	       513'h1AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_15$port1__read ;
  assign srvwriteAVL_cBuf_cb_15$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcAB_pop_write &&
	     srvwriteAVL_cBuf_ridx == 6'd15 ;
  assign srvwriteAVL_cBuf_cb_15$port3__read =
	     srvwriteAVL_cBuf_cb_15$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_15$port2__read ;
  assign srvwriteAVL_cBuf_cb_16$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvwriteAVL_cBuf_iidx == 6'd16 ;
  assign srvwriteAVL_cBuf_cb_16$port1__read =
	     srvwriteAVL_cBuf_cb_16$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_16 ;
  assign srvwriteAVL_cBuf_cb_16$EN_port1__write =
	     topA_convert_writeRespQ$EMPTY_N && ie__h46070 == 6'd16 ;
  assign srvwriteAVL_cBuf_cb_16$port2__read =
	     srvwriteAVL_cBuf_cb_16$EN_port1__write ?
	       513'h1AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_16$port1__read ;
  assign srvwriteAVL_cBuf_cb_16$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcAB_pop_write &&
	     srvwriteAVL_cBuf_ridx == 6'd16 ;
  assign srvwriteAVL_cBuf_cb_16$port3__read =
	     srvwriteAVL_cBuf_cb_16$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_16$port2__read ;
  assign srvwriteAVL_cBuf_cb_17$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvwriteAVL_cBuf_iidx == 6'd17 ;
  assign srvwriteAVL_cBuf_cb_17$port1__read =
	     srvwriteAVL_cBuf_cb_17$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_17 ;
  assign srvwriteAVL_cBuf_cb_17$EN_port1__write =
	     topA_convert_writeRespQ$EMPTY_N && ie__h46070 == 6'd17 ;
  assign srvwriteAVL_cBuf_cb_17$port2__read =
	     srvwriteAVL_cBuf_cb_17$EN_port1__write ?
	       513'h1AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_17$port1__read ;
  assign srvwriteAVL_cBuf_cb_17$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcAB_pop_write &&
	     srvwriteAVL_cBuf_ridx == 6'd17 ;
  assign srvwriteAVL_cBuf_cb_17$port3__read =
	     srvwriteAVL_cBuf_cb_17$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_17$port2__read ;
  assign srvwriteAVL_cBuf_cb_18$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvwriteAVL_cBuf_iidx == 6'd18 ;
  assign srvwriteAVL_cBuf_cb_18$port1__read =
	     srvwriteAVL_cBuf_cb_18$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_18 ;
  assign srvwriteAVL_cBuf_cb_18$EN_port1__write =
	     topA_convert_writeRespQ$EMPTY_N && ie__h46070 == 6'd18 ;
  assign srvwriteAVL_cBuf_cb_18$port2__read =
	     srvwriteAVL_cBuf_cb_18$EN_port1__write ?
	       513'h1AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_18$port1__read ;
  assign srvwriteAVL_cBuf_cb_18$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcAB_pop_write &&
	     srvwriteAVL_cBuf_ridx == 6'd18 ;
  assign srvwriteAVL_cBuf_cb_18$port3__read =
	     srvwriteAVL_cBuf_cb_18$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_18$port2__read ;
  assign srvwriteAVL_cBuf_cb_19$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvwriteAVL_cBuf_iidx == 6'd19 ;
  assign srvwriteAVL_cBuf_cb_19$port1__read =
	     srvwriteAVL_cBuf_cb_19$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_19 ;
  assign srvwriteAVL_cBuf_cb_19$EN_port1__write =
	     topA_convert_writeRespQ$EMPTY_N && ie__h46070 == 6'd19 ;
  assign srvwriteAVL_cBuf_cb_19$port2__read =
	     srvwriteAVL_cBuf_cb_19$EN_port1__write ?
	       513'h1AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_19$port1__read ;
  assign srvwriteAVL_cBuf_cb_19$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcAB_pop_write &&
	     srvwriteAVL_cBuf_ridx == 6'd19 ;
  assign srvwriteAVL_cBuf_cb_19$port3__read =
	     srvwriteAVL_cBuf_cb_19$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_19$port2__read ;
  assign srvwriteAVL_cBuf_cb_20$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvwriteAVL_cBuf_iidx == 6'd20 ;
  assign srvwriteAVL_cBuf_cb_20$port1__read =
	     srvwriteAVL_cBuf_cb_20$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_20 ;
  assign srvwriteAVL_cBuf_cb_20$EN_port1__write =
	     topA_convert_writeRespQ$EMPTY_N && ie__h46070 == 6'd20 ;
  assign srvwriteAVL_cBuf_cb_20$port2__read =
	     srvwriteAVL_cBuf_cb_20$EN_port1__write ?
	       513'h1AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_20$port1__read ;
  assign srvwriteAVL_cBuf_cb_20$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcAB_pop_write &&
	     srvwriteAVL_cBuf_ridx == 6'd20 ;
  assign srvwriteAVL_cBuf_cb_20$port3__read =
	     srvwriteAVL_cBuf_cb_20$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_20$port2__read ;
  assign srvwriteAVL_cBuf_cb_21$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvwriteAVL_cBuf_iidx == 6'd21 ;
  assign srvwriteAVL_cBuf_cb_21$port1__read =
	     srvwriteAVL_cBuf_cb_21$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_21 ;
  assign srvwriteAVL_cBuf_cb_21$EN_port1__write =
	     topA_convert_writeRespQ$EMPTY_N && ie__h46070 == 6'd21 ;
  assign srvwriteAVL_cBuf_cb_21$port2__read =
	     srvwriteAVL_cBuf_cb_21$EN_port1__write ?
	       513'h1AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_21$port1__read ;
  assign srvwriteAVL_cBuf_cb_21$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcAB_pop_write &&
	     srvwriteAVL_cBuf_ridx == 6'd21 ;
  assign srvwriteAVL_cBuf_cb_21$port3__read =
	     srvwriteAVL_cBuf_cb_21$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_21$port2__read ;
  assign srvwriteAVL_cBuf_cb_22$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvwriteAVL_cBuf_iidx == 6'd22 ;
  assign srvwriteAVL_cBuf_cb_22$port1__read =
	     srvwriteAVL_cBuf_cb_22$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_22 ;
  assign srvwriteAVL_cBuf_cb_22$EN_port1__write =
	     topA_convert_writeRespQ$EMPTY_N && ie__h46070 == 6'd22 ;
  assign srvwriteAVL_cBuf_cb_22$port2__read =
	     srvwriteAVL_cBuf_cb_22$EN_port1__write ?
	       513'h1AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_22$port1__read ;
  assign srvwriteAVL_cBuf_cb_22$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcAB_pop_write &&
	     srvwriteAVL_cBuf_ridx == 6'd22 ;
  assign srvwriteAVL_cBuf_cb_22$port3__read =
	     srvwriteAVL_cBuf_cb_22$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_22$port2__read ;
  assign srvwriteAVL_cBuf_cb_23$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvwriteAVL_cBuf_iidx == 6'd23 ;
  assign srvwriteAVL_cBuf_cb_23$port1__read =
	     srvwriteAVL_cBuf_cb_23$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_23 ;
  assign srvwriteAVL_cBuf_cb_23$EN_port1__write =
	     topA_convert_writeRespQ$EMPTY_N && ie__h46070 == 6'd23 ;
  assign srvwriteAVL_cBuf_cb_23$port2__read =
	     srvwriteAVL_cBuf_cb_23$EN_port1__write ?
	       513'h1AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_23$port1__read ;
  assign srvwriteAVL_cBuf_cb_23$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcAB_pop_write &&
	     srvwriteAVL_cBuf_ridx == 6'd23 ;
  assign srvwriteAVL_cBuf_cb_23$port3__read =
	     srvwriteAVL_cBuf_cb_23$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_23$port2__read ;
  assign srvwriteAVL_cBuf_cb_24$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvwriteAVL_cBuf_iidx == 6'd24 ;
  assign srvwriteAVL_cBuf_cb_24$port1__read =
	     srvwriteAVL_cBuf_cb_24$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_24 ;
  assign srvwriteAVL_cBuf_cb_24$EN_port1__write =
	     topA_convert_writeRespQ$EMPTY_N && ie__h46070 == 6'd24 ;
  assign srvwriteAVL_cBuf_cb_24$port2__read =
	     srvwriteAVL_cBuf_cb_24$EN_port1__write ?
	       513'h1AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_24$port1__read ;
  assign srvwriteAVL_cBuf_cb_24$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcAB_pop_write &&
	     srvwriteAVL_cBuf_ridx == 6'd24 ;
  assign srvwriteAVL_cBuf_cb_24$port3__read =
	     srvwriteAVL_cBuf_cb_24$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_24$port2__read ;
  assign srvwriteAVL_cBuf_cb_25$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvwriteAVL_cBuf_iidx == 6'd25 ;
  assign srvwriteAVL_cBuf_cb_25$port1__read =
	     srvwriteAVL_cBuf_cb_25$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_25 ;
  assign srvwriteAVL_cBuf_cb_25$EN_port1__write =
	     topA_convert_writeRespQ$EMPTY_N && ie__h46070 == 6'd25 ;
  assign srvwriteAVL_cBuf_cb_25$port2__read =
	     srvwriteAVL_cBuf_cb_25$EN_port1__write ?
	       513'h1AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_25$port1__read ;
  assign srvwriteAVL_cBuf_cb_25$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcAB_pop_write &&
	     srvwriteAVL_cBuf_ridx == 6'd25 ;
  assign srvwriteAVL_cBuf_cb_25$port3__read =
	     srvwriteAVL_cBuf_cb_25$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_25$port2__read ;
  assign srvwriteAVL_cBuf_cb_26$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvwriteAVL_cBuf_iidx == 6'd26 ;
  assign srvwriteAVL_cBuf_cb_26$port1__read =
	     srvwriteAVL_cBuf_cb_26$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_26 ;
  assign srvwriteAVL_cBuf_cb_26$EN_port1__write =
	     topA_convert_writeRespQ$EMPTY_N && ie__h46070 == 6'd26 ;
  assign srvwriteAVL_cBuf_cb_26$port2__read =
	     srvwriteAVL_cBuf_cb_26$EN_port1__write ?
	       513'h1AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_26$port1__read ;
  assign srvwriteAVL_cBuf_cb_26$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcAB_pop_write &&
	     srvwriteAVL_cBuf_ridx == 6'd26 ;
  assign srvwriteAVL_cBuf_cb_26$port3__read =
	     srvwriteAVL_cBuf_cb_26$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_26$port2__read ;
  assign srvwriteAVL_cBuf_cb_27$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvwriteAVL_cBuf_iidx == 6'd27 ;
  assign srvwriteAVL_cBuf_cb_27$port1__read =
	     srvwriteAVL_cBuf_cb_27$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_27 ;
  assign srvwriteAVL_cBuf_cb_27$EN_port1__write =
	     topA_convert_writeRespQ$EMPTY_N && ie__h46070 == 6'd27 ;
  assign srvwriteAVL_cBuf_cb_27$port2__read =
	     srvwriteAVL_cBuf_cb_27$EN_port1__write ?
	       513'h1AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_27$port1__read ;
  assign srvwriteAVL_cBuf_cb_27$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcAB_pop_write &&
	     srvwriteAVL_cBuf_ridx == 6'd27 ;
  assign srvwriteAVL_cBuf_cb_27$port3__read =
	     srvwriteAVL_cBuf_cb_27$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_27$port2__read ;
  assign srvwriteAVL_cBuf_cb_28$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvwriteAVL_cBuf_iidx == 6'd28 ;
  assign srvwriteAVL_cBuf_cb_28$port1__read =
	     srvwriteAVL_cBuf_cb_28$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_28 ;
  assign srvwriteAVL_cBuf_cb_28$EN_port1__write =
	     topA_convert_writeRespQ$EMPTY_N && ie__h46070 == 6'd28 ;
  assign srvwriteAVL_cBuf_cb_28$port2__read =
	     srvwriteAVL_cBuf_cb_28$EN_port1__write ?
	       513'h1AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_28$port1__read ;
  assign srvwriteAVL_cBuf_cb_28$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcAB_pop_write &&
	     srvwriteAVL_cBuf_ridx == 6'd28 ;
  assign srvwriteAVL_cBuf_cb_28$port3__read =
	     srvwriteAVL_cBuf_cb_28$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_28$port2__read ;
  assign srvwriteAVL_cBuf_cb_29$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvwriteAVL_cBuf_iidx == 6'd29 ;
  assign srvwriteAVL_cBuf_cb_29$port1__read =
	     srvwriteAVL_cBuf_cb_29$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_29 ;
  assign srvwriteAVL_cBuf_cb_29$EN_port1__write =
	     topA_convert_writeRespQ$EMPTY_N && ie__h46070 == 6'd29 ;
  assign srvwriteAVL_cBuf_cb_29$port2__read =
	     srvwriteAVL_cBuf_cb_29$EN_port1__write ?
	       513'h1AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_29$port1__read ;
  assign srvwriteAVL_cBuf_cb_29$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcAB_pop_write &&
	     srvwriteAVL_cBuf_ridx == 6'd29 ;
  assign srvwriteAVL_cBuf_cb_29$port3__read =
	     srvwriteAVL_cBuf_cb_29$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_29$port2__read ;
  assign srvwriteAVL_cBuf_cb_30$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvwriteAVL_cBuf_iidx == 6'd30 ;
  assign srvwriteAVL_cBuf_cb_30$port1__read =
	     srvwriteAVL_cBuf_cb_30$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_30 ;
  assign srvwriteAVL_cBuf_cb_30$EN_port1__write =
	     topA_convert_writeRespQ$EMPTY_N && ie__h46070 == 6'd30 ;
  assign srvwriteAVL_cBuf_cb_30$port2__read =
	     srvwriteAVL_cBuf_cb_30$EN_port1__write ?
	       513'h1AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_30$port1__read ;
  assign srvwriteAVL_cBuf_cb_30$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcAB_pop_write &&
	     srvwriteAVL_cBuf_ridx == 6'd30 ;
  assign srvwriteAVL_cBuf_cb_30$port3__read =
	     srvwriteAVL_cBuf_cb_30$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_30$port2__read ;
  assign srvwriteAVL_cBuf_cb_31$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvwriteAVL_cBuf_iidx == 6'd31 ;
  assign srvwriteAVL_cBuf_cb_31$port1__read =
	     srvwriteAVL_cBuf_cb_31$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_31 ;
  assign srvwriteAVL_cBuf_cb_31$EN_port1__write =
	     topA_convert_writeRespQ$EMPTY_N && ie__h46070 == 6'd31 ;
  assign srvwriteAVL_cBuf_cb_31$port2__read =
	     srvwriteAVL_cBuf_cb_31$EN_port1__write ?
	       513'h1AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_31$port1__read ;
  assign srvwriteAVL_cBuf_cb_31$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcAB_pop_write &&
	     srvwriteAVL_cBuf_ridx == 6'd31 ;
  assign srvwriteAVL_cBuf_cb_31$port3__read =
	     srvwriteAVL_cBuf_cb_31$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteAVL_cBuf_cb_31$port2__read ;
  assign srvwriteAVL_cBuf_mb_0$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvwriteAVL_cBuf_iidx == 6'd0 ;
  assign srvwriteAVL_cBuf_mb_0$port0__write_1 =
	     { 96'd1, x__h68653[31:0], 64'hAAAAAAAAAAAAAAAA } ;
  assign srvwriteAVL_cBuf_mb_0$port1__read =
	     srvwriteAVL_cBuf_mb_0$EN_port0__write ?
	       srvwriteAVL_cBuf_mb_0$port0__write_1 :
	       srvwriteAVL_cBuf_mb_0 ;
  assign srvwriteAVL_cBuf_mb_1$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvwriteAVL_cBuf_iidx == 6'd1 ;
  assign srvwriteAVL_cBuf_mb_1$port1__read =
	     srvwriteAVL_cBuf_mb_1$EN_port0__write ?
	       srvwriteAVL_cBuf_mb_0$port0__write_1 :
	       srvwriteAVL_cBuf_mb_1 ;
  assign srvwriteAVL_cBuf_mb_2$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvwriteAVL_cBuf_iidx == 6'd2 ;
  assign srvwriteAVL_cBuf_mb_2$port1__read =
	     srvwriteAVL_cBuf_mb_2$EN_port0__write ?
	       srvwriteAVL_cBuf_mb_0$port0__write_1 :
	       srvwriteAVL_cBuf_mb_2 ;
  assign srvwriteAVL_cBuf_mb_3$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvwriteAVL_cBuf_iidx == 6'd3 ;
  assign srvwriteAVL_cBuf_mb_3$port1__read =
	     srvwriteAVL_cBuf_mb_3$EN_port0__write ?
	       srvwriteAVL_cBuf_mb_0$port0__write_1 :
	       srvwriteAVL_cBuf_mb_3 ;
  assign srvwriteAVL_cBuf_mb_4$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvwriteAVL_cBuf_iidx == 6'd4 ;
  assign srvwriteAVL_cBuf_mb_4$port1__read =
	     srvwriteAVL_cBuf_mb_4$EN_port0__write ?
	       srvwriteAVL_cBuf_mb_0$port0__write_1 :
	       srvwriteAVL_cBuf_mb_4 ;
  assign srvwriteAVL_cBuf_mb_5$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvwriteAVL_cBuf_iidx == 6'd5 ;
  assign srvwriteAVL_cBuf_mb_5$port1__read =
	     srvwriteAVL_cBuf_mb_5$EN_port0__write ?
	       srvwriteAVL_cBuf_mb_0$port0__write_1 :
	       srvwriteAVL_cBuf_mb_5 ;
  assign srvwriteAVL_cBuf_mb_6$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvwriteAVL_cBuf_iidx == 6'd6 ;
  assign srvwriteAVL_cBuf_mb_6$port1__read =
	     srvwriteAVL_cBuf_mb_6$EN_port0__write ?
	       srvwriteAVL_cBuf_mb_0$port0__write_1 :
	       srvwriteAVL_cBuf_mb_6 ;
  assign srvwriteAVL_cBuf_mb_7$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvwriteAVL_cBuf_iidx == 6'd7 ;
  assign srvwriteAVL_cBuf_mb_7$port1__read =
	     srvwriteAVL_cBuf_mb_7$EN_port0__write ?
	       srvwriteAVL_cBuf_mb_0$port0__write_1 :
	       srvwriteAVL_cBuf_mb_7 ;
  assign srvwriteAVL_cBuf_mb_8$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvwriteAVL_cBuf_iidx == 6'd8 ;
  assign srvwriteAVL_cBuf_mb_8$port1__read =
	     srvwriteAVL_cBuf_mb_8$EN_port0__write ?
	       srvwriteAVL_cBuf_mb_0$port0__write_1 :
	       srvwriteAVL_cBuf_mb_8 ;
  assign srvwriteAVL_cBuf_mb_9$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvwriteAVL_cBuf_iidx == 6'd9 ;
  assign srvwriteAVL_cBuf_mb_9$port1__read =
	     srvwriteAVL_cBuf_mb_9$EN_port0__write ?
	       srvwriteAVL_cBuf_mb_0$port0__write_1 :
	       srvwriteAVL_cBuf_mb_9 ;
  assign srvwriteAVL_cBuf_mb_10$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvwriteAVL_cBuf_iidx == 6'd10 ;
  assign srvwriteAVL_cBuf_mb_10$port1__read =
	     srvwriteAVL_cBuf_mb_10$EN_port0__write ?
	       srvwriteAVL_cBuf_mb_0$port0__write_1 :
	       srvwriteAVL_cBuf_mb_10 ;
  assign srvwriteAVL_cBuf_mb_11$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvwriteAVL_cBuf_iidx == 6'd11 ;
  assign srvwriteAVL_cBuf_mb_11$port1__read =
	     srvwriteAVL_cBuf_mb_11$EN_port0__write ?
	       srvwriteAVL_cBuf_mb_0$port0__write_1 :
	       srvwriteAVL_cBuf_mb_11 ;
  assign srvwriteAVL_cBuf_mb_12$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvwriteAVL_cBuf_iidx == 6'd12 ;
  assign srvwriteAVL_cBuf_mb_12$port1__read =
	     srvwriteAVL_cBuf_mb_12$EN_port0__write ?
	       srvwriteAVL_cBuf_mb_0$port0__write_1 :
	       srvwriteAVL_cBuf_mb_12 ;
  assign srvwriteAVL_cBuf_mb_13$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvwriteAVL_cBuf_iidx == 6'd13 ;
  assign srvwriteAVL_cBuf_mb_13$port1__read =
	     srvwriteAVL_cBuf_mb_13$EN_port0__write ?
	       srvwriteAVL_cBuf_mb_0$port0__write_1 :
	       srvwriteAVL_cBuf_mb_13 ;
  assign srvwriteAVL_cBuf_mb_14$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvwriteAVL_cBuf_iidx == 6'd14 ;
  assign srvwriteAVL_cBuf_mb_14$port1__read =
	     srvwriteAVL_cBuf_mb_14$EN_port0__write ?
	       srvwriteAVL_cBuf_mb_0$port0__write_1 :
	       srvwriteAVL_cBuf_mb_14 ;
  assign srvwriteAVL_cBuf_mb_15$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvwriteAVL_cBuf_iidx == 6'd15 ;
  assign srvwriteAVL_cBuf_mb_15$port1__read =
	     srvwriteAVL_cBuf_mb_15$EN_port0__write ?
	       srvwriteAVL_cBuf_mb_0$port0__write_1 :
	       srvwriteAVL_cBuf_mb_15 ;
  assign srvwriteAVL_cBuf_mb_16$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvwriteAVL_cBuf_iidx == 6'd16 ;
  assign srvwriteAVL_cBuf_mb_16$port1__read =
	     srvwriteAVL_cBuf_mb_16$EN_port0__write ?
	       srvwriteAVL_cBuf_mb_0$port0__write_1 :
	       srvwriteAVL_cBuf_mb_16 ;
  assign srvwriteAVL_cBuf_mb_17$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvwriteAVL_cBuf_iidx == 6'd17 ;
  assign srvwriteAVL_cBuf_mb_17$port1__read =
	     srvwriteAVL_cBuf_mb_17$EN_port0__write ?
	       srvwriteAVL_cBuf_mb_0$port0__write_1 :
	       srvwriteAVL_cBuf_mb_17 ;
  assign srvwriteAVL_cBuf_mb_18$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvwriteAVL_cBuf_iidx == 6'd18 ;
  assign srvwriteAVL_cBuf_mb_18$port1__read =
	     srvwriteAVL_cBuf_mb_18$EN_port0__write ?
	       srvwriteAVL_cBuf_mb_0$port0__write_1 :
	       srvwriteAVL_cBuf_mb_18 ;
  assign srvwriteAVL_cBuf_mb_19$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvwriteAVL_cBuf_iidx == 6'd19 ;
  assign srvwriteAVL_cBuf_mb_19$port1__read =
	     srvwriteAVL_cBuf_mb_19$EN_port0__write ?
	       srvwriteAVL_cBuf_mb_0$port0__write_1 :
	       srvwriteAVL_cBuf_mb_19 ;
  assign srvwriteAVL_cBuf_mb_20$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvwriteAVL_cBuf_iidx == 6'd20 ;
  assign srvwriteAVL_cBuf_mb_20$port1__read =
	     srvwriteAVL_cBuf_mb_20$EN_port0__write ?
	       srvwriteAVL_cBuf_mb_0$port0__write_1 :
	       srvwriteAVL_cBuf_mb_20 ;
  assign srvwriteAVL_cBuf_mb_21$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvwriteAVL_cBuf_iidx == 6'd21 ;
  assign srvwriteAVL_cBuf_mb_21$port1__read =
	     srvwriteAVL_cBuf_mb_21$EN_port0__write ?
	       srvwriteAVL_cBuf_mb_0$port0__write_1 :
	       srvwriteAVL_cBuf_mb_21 ;
  assign srvwriteAVL_cBuf_mb_22$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvwriteAVL_cBuf_iidx == 6'd22 ;
  assign srvwriteAVL_cBuf_mb_22$port1__read =
	     srvwriteAVL_cBuf_mb_22$EN_port0__write ?
	       srvwriteAVL_cBuf_mb_0$port0__write_1 :
	       srvwriteAVL_cBuf_mb_22 ;
  assign srvwriteAVL_cBuf_mb_23$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvwriteAVL_cBuf_iidx == 6'd23 ;
  assign srvwriteAVL_cBuf_mb_23$port1__read =
	     srvwriteAVL_cBuf_mb_23$EN_port0__write ?
	       srvwriteAVL_cBuf_mb_0$port0__write_1 :
	       srvwriteAVL_cBuf_mb_23 ;
  assign srvwriteAVL_cBuf_mb_24$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvwriteAVL_cBuf_iidx == 6'd24 ;
  assign srvwriteAVL_cBuf_mb_24$port1__read =
	     srvwriteAVL_cBuf_mb_24$EN_port0__write ?
	       srvwriteAVL_cBuf_mb_0$port0__write_1 :
	       srvwriteAVL_cBuf_mb_24 ;
  assign srvwriteAVL_cBuf_mb_25$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvwriteAVL_cBuf_iidx == 6'd25 ;
  assign srvwriteAVL_cBuf_mb_25$port1__read =
	     srvwriteAVL_cBuf_mb_25$EN_port0__write ?
	       srvwriteAVL_cBuf_mb_0$port0__write_1 :
	       srvwriteAVL_cBuf_mb_25 ;
  assign srvwriteAVL_cBuf_mb_26$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvwriteAVL_cBuf_iidx == 6'd26 ;
  assign srvwriteAVL_cBuf_mb_26$port1__read =
	     srvwriteAVL_cBuf_mb_26$EN_port0__write ?
	       srvwriteAVL_cBuf_mb_0$port0__write_1 :
	       srvwriteAVL_cBuf_mb_26 ;
  assign srvwriteAVL_cBuf_mb_27$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvwriteAVL_cBuf_iidx == 6'd27 ;
  assign srvwriteAVL_cBuf_mb_27$port1__read =
	     srvwriteAVL_cBuf_mb_27$EN_port0__write ?
	       srvwriteAVL_cBuf_mb_0$port0__write_1 :
	       srvwriteAVL_cBuf_mb_27 ;
  assign srvwriteAVL_cBuf_mb_28$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvwriteAVL_cBuf_iidx == 6'd28 ;
  assign srvwriteAVL_cBuf_mb_28$port1__read =
	     srvwriteAVL_cBuf_mb_28$EN_port0__write ?
	       srvwriteAVL_cBuf_mb_0$port0__write_1 :
	       srvwriteAVL_cBuf_mb_28 ;
  assign srvwriteAVL_cBuf_mb_29$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvwriteAVL_cBuf_iidx == 6'd29 ;
  assign srvwriteAVL_cBuf_mb_29$port1__read =
	     srvwriteAVL_cBuf_mb_29$EN_port0__write ?
	       srvwriteAVL_cBuf_mb_0$port0__write_1 :
	       srvwriteAVL_cBuf_mb_29 ;
  assign srvwriteAVL_cBuf_mb_30$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvwriteAVL_cBuf_iidx == 6'd30 ;
  assign srvwriteAVL_cBuf_mb_30$port1__read =
	     srvwriteAVL_cBuf_mb_30$EN_port0__write ?
	       srvwriteAVL_cBuf_mb_0$port0__write_1 :
	       srvwriteAVL_cBuf_mb_30 ;
  assign srvwriteAVL_cBuf_mb_31$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier &&
	     srvwriteAVL_cBuf_iidx == 6'd31 ;
  assign srvwriteAVL_cBuf_mb_31$port1__read =
	     srvwriteAVL_cBuf_mb_31$EN_port0__write ?
	       srvwriteAVL_cBuf_mb_0$port0__write_1 :
	       srvwriteAVL_cBuf_mb_31 ;
  assign srvwriteAVL_cBuf_cnt$port0__write_1 = srvwriteAVL_cBuf_cnt + 6'd1 ;
  assign srvwriteAVL_cBuf_cnt$port1__write_1 = x__h66133 - 6'd1 ;
  assign srvwriteAVL_cBuf_cnt$port2__read =
	     WILL_FIRE_RL_srvmcS_mcAB_pop_write ?
	       srvwriteAVL_cBuf_cnt$port1__write_1 :
	       x__h66133 ;
  assign srvwriteCCI_cBuf_cb_0$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvwriteCCI_cBuf_iidx == 6'd0 ;
  assign srvwriteCCI_cBuf_cb_0$port1__read =
	     srvwriteCCI_cBuf_cb_0$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_0 ;
  assign srvwriteCCI_cBuf_cb_0$EN_port1__write =
	     topC_convert_w_wrRspValid && ie__h61124 == 6'd0 ;
  assign srvwriteCCI_cBuf_cb_0$port2__read =
	     srvwriteCCI_cBuf_cb_0$EN_port1__write ?
	       513'h1AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_0$port1__read ;
  assign srvwriteCCI_cBuf_cb_0$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcBA_pop_write &&
	     srvwriteCCI_cBuf_ridx == 6'd0 ;
  assign srvwriteCCI_cBuf_cb_0$port3__read =
	     srvwriteCCI_cBuf_cb_0$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_0$port2__read ;
  assign srvwriteCCI_cBuf_cb_1$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvwriteCCI_cBuf_iidx == 6'd1 ;
  assign srvwriteCCI_cBuf_cb_1$port1__read =
	     srvwriteCCI_cBuf_cb_1$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_1 ;
  assign srvwriteCCI_cBuf_cb_1$EN_port1__write =
	     topC_convert_w_wrRspValid && ie__h61124 == 6'd1 ;
  assign srvwriteCCI_cBuf_cb_1$port2__read =
	     srvwriteCCI_cBuf_cb_1$EN_port1__write ?
	       513'h1AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_1$port1__read ;
  assign srvwriteCCI_cBuf_cb_1$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcBA_pop_write &&
	     srvwriteCCI_cBuf_ridx == 6'd1 ;
  assign srvwriteCCI_cBuf_cb_1$port3__read =
	     srvwriteCCI_cBuf_cb_1$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_1$port2__read ;
  assign srvwriteCCI_cBuf_cb_2$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvwriteCCI_cBuf_iidx == 6'd2 ;
  assign srvwriteCCI_cBuf_cb_2$port1__read =
	     srvwriteCCI_cBuf_cb_2$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_2 ;
  assign srvwriteCCI_cBuf_cb_2$EN_port1__write =
	     topC_convert_w_wrRspValid && ie__h61124 == 6'd2 ;
  assign srvwriteCCI_cBuf_cb_2$port2__read =
	     srvwriteCCI_cBuf_cb_2$EN_port1__write ?
	       513'h1AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_2$port1__read ;
  assign srvwriteCCI_cBuf_cb_2$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcBA_pop_write &&
	     srvwriteCCI_cBuf_ridx == 6'd2 ;
  assign srvwriteCCI_cBuf_cb_2$port3__read =
	     srvwriteCCI_cBuf_cb_2$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_2$port2__read ;
  assign srvwriteCCI_cBuf_cb_3$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvwriteCCI_cBuf_iidx == 6'd3 ;
  assign srvwriteCCI_cBuf_cb_3$port1__read =
	     srvwriteCCI_cBuf_cb_3$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_3 ;
  assign srvwriteCCI_cBuf_cb_3$EN_port1__write =
	     topC_convert_w_wrRspValid && ie__h61124 == 6'd3 ;
  assign srvwriteCCI_cBuf_cb_3$port2__read =
	     srvwriteCCI_cBuf_cb_3$EN_port1__write ?
	       513'h1AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_3$port1__read ;
  assign srvwriteCCI_cBuf_cb_3$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcBA_pop_write &&
	     srvwriteCCI_cBuf_ridx == 6'd3 ;
  assign srvwriteCCI_cBuf_cb_3$port3__read =
	     srvwriteCCI_cBuf_cb_3$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_3$port2__read ;
  assign srvwriteCCI_cBuf_cb_4$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvwriteCCI_cBuf_iidx == 6'd4 ;
  assign srvwriteCCI_cBuf_cb_4$port1__read =
	     srvwriteCCI_cBuf_cb_4$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_4 ;
  assign srvwriteCCI_cBuf_cb_4$EN_port1__write =
	     topC_convert_w_wrRspValid && ie__h61124 == 6'd4 ;
  assign srvwriteCCI_cBuf_cb_4$port2__read =
	     srvwriteCCI_cBuf_cb_4$EN_port1__write ?
	       513'h1AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_4$port1__read ;
  assign srvwriteCCI_cBuf_cb_4$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcBA_pop_write &&
	     srvwriteCCI_cBuf_ridx == 6'd4 ;
  assign srvwriteCCI_cBuf_cb_4$port3__read =
	     srvwriteCCI_cBuf_cb_4$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_4$port2__read ;
  assign srvwriteCCI_cBuf_cb_5$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvwriteCCI_cBuf_iidx == 6'd5 ;
  assign srvwriteCCI_cBuf_cb_5$port1__read =
	     srvwriteCCI_cBuf_cb_5$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_5 ;
  assign srvwriteCCI_cBuf_cb_5$EN_port1__write =
	     topC_convert_w_wrRspValid && ie__h61124 == 6'd5 ;
  assign srvwriteCCI_cBuf_cb_5$port2__read =
	     srvwriteCCI_cBuf_cb_5$EN_port1__write ?
	       513'h1AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_5$port1__read ;
  assign srvwriteCCI_cBuf_cb_5$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcBA_pop_write &&
	     srvwriteCCI_cBuf_ridx == 6'd5 ;
  assign srvwriteCCI_cBuf_cb_5$port3__read =
	     srvwriteCCI_cBuf_cb_5$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_5$port2__read ;
  assign srvwriteCCI_cBuf_cb_6$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvwriteCCI_cBuf_iidx == 6'd6 ;
  assign srvwriteCCI_cBuf_cb_6$port1__read =
	     srvwriteCCI_cBuf_cb_6$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_6 ;
  assign srvwriteCCI_cBuf_cb_6$EN_port1__write =
	     topC_convert_w_wrRspValid && ie__h61124 == 6'd6 ;
  assign srvwriteCCI_cBuf_cb_6$port2__read =
	     srvwriteCCI_cBuf_cb_6$EN_port1__write ?
	       513'h1AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_6$port1__read ;
  assign srvwriteCCI_cBuf_cb_6$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcBA_pop_write &&
	     srvwriteCCI_cBuf_ridx == 6'd6 ;
  assign srvwriteCCI_cBuf_cb_6$port3__read =
	     srvwriteCCI_cBuf_cb_6$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_6$port2__read ;
  assign srvwriteCCI_cBuf_cb_7$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvwriteCCI_cBuf_iidx == 6'd7 ;
  assign srvwriteCCI_cBuf_cb_7$port1__read =
	     srvwriteCCI_cBuf_cb_7$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_7 ;
  assign srvwriteCCI_cBuf_cb_7$EN_port1__write =
	     topC_convert_w_wrRspValid && ie__h61124 == 6'd7 ;
  assign srvwriteCCI_cBuf_cb_7$port2__read =
	     srvwriteCCI_cBuf_cb_7$EN_port1__write ?
	       513'h1AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_7$port1__read ;
  assign srvwriteCCI_cBuf_cb_7$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcBA_pop_write &&
	     srvwriteCCI_cBuf_ridx == 6'd7 ;
  assign srvwriteCCI_cBuf_cb_7$port3__read =
	     srvwriteCCI_cBuf_cb_7$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_7$port2__read ;
  assign srvwriteCCI_cBuf_cb_8$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvwriteCCI_cBuf_iidx == 6'd8 ;
  assign srvwriteCCI_cBuf_cb_8$port1__read =
	     srvwriteCCI_cBuf_cb_8$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_8 ;
  assign srvwriteCCI_cBuf_cb_8$EN_port1__write =
	     topC_convert_w_wrRspValid && ie__h61124 == 6'd8 ;
  assign srvwriteCCI_cBuf_cb_8$port2__read =
	     srvwriteCCI_cBuf_cb_8$EN_port1__write ?
	       513'h1AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_8$port1__read ;
  assign srvwriteCCI_cBuf_cb_8$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcBA_pop_write &&
	     srvwriteCCI_cBuf_ridx == 6'd8 ;
  assign srvwriteCCI_cBuf_cb_8$port3__read =
	     srvwriteCCI_cBuf_cb_8$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_8$port2__read ;
  assign srvwriteCCI_cBuf_cb_9$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvwriteCCI_cBuf_iidx == 6'd9 ;
  assign srvwriteCCI_cBuf_cb_9$port1__read =
	     srvwriteCCI_cBuf_cb_9$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_9 ;
  assign srvwriteCCI_cBuf_cb_9$EN_port1__write =
	     topC_convert_w_wrRspValid && ie__h61124 == 6'd9 ;
  assign srvwriteCCI_cBuf_cb_9$port2__read =
	     srvwriteCCI_cBuf_cb_9$EN_port1__write ?
	       513'h1AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_9$port1__read ;
  assign srvwriteCCI_cBuf_cb_9$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcBA_pop_write &&
	     srvwriteCCI_cBuf_ridx == 6'd9 ;
  assign srvwriteCCI_cBuf_cb_9$port3__read =
	     srvwriteCCI_cBuf_cb_9$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_9$port2__read ;
  assign srvwriteCCI_cBuf_cb_10$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvwriteCCI_cBuf_iidx == 6'd10 ;
  assign srvwriteCCI_cBuf_cb_10$port1__read =
	     srvwriteCCI_cBuf_cb_10$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_10 ;
  assign srvwriteCCI_cBuf_cb_10$EN_port1__write =
	     topC_convert_w_wrRspValid && ie__h61124 == 6'd10 ;
  assign srvwriteCCI_cBuf_cb_10$port2__read =
	     srvwriteCCI_cBuf_cb_10$EN_port1__write ?
	       513'h1AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_10$port1__read ;
  assign srvwriteCCI_cBuf_cb_10$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcBA_pop_write &&
	     srvwriteCCI_cBuf_ridx == 6'd10 ;
  assign srvwriteCCI_cBuf_cb_10$port3__read =
	     srvwriteCCI_cBuf_cb_10$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_10$port2__read ;
  assign srvwriteCCI_cBuf_cb_11$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvwriteCCI_cBuf_iidx == 6'd11 ;
  assign srvwriteCCI_cBuf_cb_11$port1__read =
	     srvwriteCCI_cBuf_cb_11$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_11 ;
  assign srvwriteCCI_cBuf_cb_11$EN_port1__write =
	     topC_convert_w_wrRspValid && ie__h61124 == 6'd11 ;
  assign srvwriteCCI_cBuf_cb_11$port2__read =
	     srvwriteCCI_cBuf_cb_11$EN_port1__write ?
	       513'h1AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_11$port1__read ;
  assign srvwriteCCI_cBuf_cb_11$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcBA_pop_write &&
	     srvwriteCCI_cBuf_ridx == 6'd11 ;
  assign srvwriteCCI_cBuf_cb_11$port3__read =
	     srvwriteCCI_cBuf_cb_11$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_11$port2__read ;
  assign srvwriteCCI_cBuf_cb_12$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvwriteCCI_cBuf_iidx == 6'd12 ;
  assign srvwriteCCI_cBuf_cb_12$port1__read =
	     srvwriteCCI_cBuf_cb_12$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_12 ;
  assign srvwriteCCI_cBuf_cb_12$EN_port1__write =
	     topC_convert_w_wrRspValid && ie__h61124 == 6'd12 ;
  assign srvwriteCCI_cBuf_cb_12$port2__read =
	     srvwriteCCI_cBuf_cb_12$EN_port1__write ?
	       513'h1AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_12$port1__read ;
  assign srvwriteCCI_cBuf_cb_12$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcBA_pop_write &&
	     srvwriteCCI_cBuf_ridx == 6'd12 ;
  assign srvwriteCCI_cBuf_cb_12$port3__read =
	     srvwriteCCI_cBuf_cb_12$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_12$port2__read ;
  assign srvwriteCCI_cBuf_cb_13$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvwriteCCI_cBuf_iidx == 6'd13 ;
  assign srvwriteCCI_cBuf_cb_13$port1__read =
	     srvwriteCCI_cBuf_cb_13$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_13 ;
  assign srvwriteCCI_cBuf_cb_13$EN_port1__write =
	     topC_convert_w_wrRspValid && ie__h61124 == 6'd13 ;
  assign srvwriteCCI_cBuf_cb_13$port2__read =
	     srvwriteCCI_cBuf_cb_13$EN_port1__write ?
	       513'h1AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_13$port1__read ;
  assign srvwriteCCI_cBuf_cb_13$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcBA_pop_write &&
	     srvwriteCCI_cBuf_ridx == 6'd13 ;
  assign srvwriteCCI_cBuf_cb_13$port3__read =
	     srvwriteCCI_cBuf_cb_13$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_13$port2__read ;
  assign srvwriteCCI_cBuf_cb_14$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvwriteCCI_cBuf_iidx == 6'd14 ;
  assign srvwriteCCI_cBuf_cb_14$port1__read =
	     srvwriteCCI_cBuf_cb_14$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_14 ;
  assign srvwriteCCI_cBuf_cb_14$EN_port1__write =
	     topC_convert_w_wrRspValid && ie__h61124 == 6'd14 ;
  assign srvwriteCCI_cBuf_cb_14$port2__read =
	     srvwriteCCI_cBuf_cb_14$EN_port1__write ?
	       513'h1AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_14$port1__read ;
  assign srvwriteCCI_cBuf_cb_14$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcBA_pop_write &&
	     srvwriteCCI_cBuf_ridx == 6'd14 ;
  assign srvwriteCCI_cBuf_cb_14$port3__read =
	     srvwriteCCI_cBuf_cb_14$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_14$port2__read ;
  assign srvwriteCCI_cBuf_cb_15$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvwriteCCI_cBuf_iidx == 6'd15 ;
  assign srvwriteCCI_cBuf_cb_15$port1__read =
	     srvwriteCCI_cBuf_cb_15$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_15 ;
  assign srvwriteCCI_cBuf_cb_15$EN_port1__write =
	     topC_convert_w_wrRspValid && ie__h61124 == 6'd15 ;
  assign srvwriteCCI_cBuf_cb_15$port2__read =
	     srvwriteCCI_cBuf_cb_15$EN_port1__write ?
	       513'h1AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_15$port1__read ;
  assign srvwriteCCI_cBuf_cb_15$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcBA_pop_write &&
	     srvwriteCCI_cBuf_ridx == 6'd15 ;
  assign srvwriteCCI_cBuf_cb_15$port3__read =
	     srvwriteCCI_cBuf_cb_15$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_15$port2__read ;
  assign srvwriteCCI_cBuf_cb_16$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvwriteCCI_cBuf_iidx == 6'd16 ;
  assign srvwriteCCI_cBuf_cb_16$port1__read =
	     srvwriteCCI_cBuf_cb_16$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_16 ;
  assign srvwriteCCI_cBuf_cb_16$EN_port1__write =
	     topC_convert_w_wrRspValid && ie__h61124 == 6'd16 ;
  assign srvwriteCCI_cBuf_cb_16$port2__read =
	     srvwriteCCI_cBuf_cb_16$EN_port1__write ?
	       513'h1AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_16$port1__read ;
  assign srvwriteCCI_cBuf_cb_16$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcBA_pop_write &&
	     srvwriteCCI_cBuf_ridx == 6'd16 ;
  assign srvwriteCCI_cBuf_cb_16$port3__read =
	     srvwriteCCI_cBuf_cb_16$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_16$port2__read ;
  assign srvwriteCCI_cBuf_cb_17$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvwriteCCI_cBuf_iidx == 6'd17 ;
  assign srvwriteCCI_cBuf_cb_17$port1__read =
	     srvwriteCCI_cBuf_cb_17$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_17 ;
  assign srvwriteCCI_cBuf_cb_17$EN_port1__write =
	     topC_convert_w_wrRspValid && ie__h61124 == 6'd17 ;
  assign srvwriteCCI_cBuf_cb_17$port2__read =
	     srvwriteCCI_cBuf_cb_17$EN_port1__write ?
	       513'h1AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_17$port1__read ;
  assign srvwriteCCI_cBuf_cb_17$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcBA_pop_write &&
	     srvwriteCCI_cBuf_ridx == 6'd17 ;
  assign srvwriteCCI_cBuf_cb_17$port3__read =
	     srvwriteCCI_cBuf_cb_17$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_17$port2__read ;
  assign srvwriteCCI_cBuf_cb_18$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvwriteCCI_cBuf_iidx == 6'd18 ;
  assign srvwriteCCI_cBuf_cb_18$port1__read =
	     srvwriteCCI_cBuf_cb_18$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_18 ;
  assign srvwriteCCI_cBuf_cb_18$EN_port1__write =
	     topC_convert_w_wrRspValid && ie__h61124 == 6'd18 ;
  assign srvwriteCCI_cBuf_cb_18$port2__read =
	     srvwriteCCI_cBuf_cb_18$EN_port1__write ?
	       513'h1AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_18$port1__read ;
  assign srvwriteCCI_cBuf_cb_18$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcBA_pop_write &&
	     srvwriteCCI_cBuf_ridx == 6'd18 ;
  assign srvwriteCCI_cBuf_cb_18$port3__read =
	     srvwriteCCI_cBuf_cb_18$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_18$port2__read ;
  assign srvwriteCCI_cBuf_cb_19$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvwriteCCI_cBuf_iidx == 6'd19 ;
  assign srvwriteCCI_cBuf_cb_19$port1__read =
	     srvwriteCCI_cBuf_cb_19$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_19 ;
  assign srvwriteCCI_cBuf_cb_19$EN_port1__write =
	     topC_convert_w_wrRspValid && ie__h61124 == 6'd19 ;
  assign srvwriteCCI_cBuf_cb_19$port2__read =
	     srvwriteCCI_cBuf_cb_19$EN_port1__write ?
	       513'h1AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_19$port1__read ;
  assign srvwriteCCI_cBuf_cb_19$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcBA_pop_write &&
	     srvwriteCCI_cBuf_ridx == 6'd19 ;
  assign srvwriteCCI_cBuf_cb_19$port3__read =
	     srvwriteCCI_cBuf_cb_19$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_19$port2__read ;
  assign srvwriteCCI_cBuf_cb_20$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvwriteCCI_cBuf_iidx == 6'd20 ;
  assign srvwriteCCI_cBuf_cb_20$port1__read =
	     srvwriteCCI_cBuf_cb_20$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_20 ;
  assign srvwriteCCI_cBuf_cb_20$EN_port1__write =
	     topC_convert_w_wrRspValid && ie__h61124 == 6'd20 ;
  assign srvwriteCCI_cBuf_cb_20$port2__read =
	     srvwriteCCI_cBuf_cb_20$EN_port1__write ?
	       513'h1AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_20$port1__read ;
  assign srvwriteCCI_cBuf_cb_20$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcBA_pop_write &&
	     srvwriteCCI_cBuf_ridx == 6'd20 ;
  assign srvwriteCCI_cBuf_cb_20$port3__read =
	     srvwriteCCI_cBuf_cb_20$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_20$port2__read ;
  assign srvwriteCCI_cBuf_cb_21$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvwriteCCI_cBuf_iidx == 6'd21 ;
  assign srvwriteCCI_cBuf_cb_21$port1__read =
	     srvwriteCCI_cBuf_cb_21$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_21 ;
  assign srvwriteCCI_cBuf_cb_21$EN_port1__write =
	     topC_convert_w_wrRspValid && ie__h61124 == 6'd21 ;
  assign srvwriteCCI_cBuf_cb_21$port2__read =
	     srvwriteCCI_cBuf_cb_21$EN_port1__write ?
	       513'h1AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_21$port1__read ;
  assign srvwriteCCI_cBuf_cb_21$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcBA_pop_write &&
	     srvwriteCCI_cBuf_ridx == 6'd21 ;
  assign srvwriteCCI_cBuf_cb_21$port3__read =
	     srvwriteCCI_cBuf_cb_21$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_21$port2__read ;
  assign srvwriteCCI_cBuf_cb_22$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvwriteCCI_cBuf_iidx == 6'd22 ;
  assign srvwriteCCI_cBuf_cb_22$port1__read =
	     srvwriteCCI_cBuf_cb_22$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_22 ;
  assign srvwriteCCI_cBuf_cb_22$EN_port1__write =
	     topC_convert_w_wrRspValid && ie__h61124 == 6'd22 ;
  assign srvwriteCCI_cBuf_cb_22$port2__read =
	     srvwriteCCI_cBuf_cb_22$EN_port1__write ?
	       513'h1AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_22$port1__read ;
  assign srvwriteCCI_cBuf_cb_22$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcBA_pop_write &&
	     srvwriteCCI_cBuf_ridx == 6'd22 ;
  assign srvwriteCCI_cBuf_cb_22$port3__read =
	     srvwriteCCI_cBuf_cb_22$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_22$port2__read ;
  assign srvwriteCCI_cBuf_cb_23$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvwriteCCI_cBuf_iidx == 6'd23 ;
  assign srvwriteCCI_cBuf_cb_23$port1__read =
	     srvwriteCCI_cBuf_cb_23$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_23 ;
  assign srvwriteCCI_cBuf_cb_23$EN_port1__write =
	     topC_convert_w_wrRspValid && ie__h61124 == 6'd23 ;
  assign srvwriteCCI_cBuf_cb_23$port2__read =
	     srvwriteCCI_cBuf_cb_23$EN_port1__write ?
	       513'h1AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_23$port1__read ;
  assign srvwriteCCI_cBuf_cb_23$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcBA_pop_write &&
	     srvwriteCCI_cBuf_ridx == 6'd23 ;
  assign srvwriteCCI_cBuf_cb_23$port3__read =
	     srvwriteCCI_cBuf_cb_23$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_23$port2__read ;
  assign srvwriteCCI_cBuf_cb_24$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvwriteCCI_cBuf_iidx == 6'd24 ;
  assign srvwriteCCI_cBuf_cb_24$port1__read =
	     srvwriteCCI_cBuf_cb_24$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_24 ;
  assign srvwriteCCI_cBuf_cb_24$EN_port1__write =
	     topC_convert_w_wrRspValid && ie__h61124 == 6'd24 ;
  assign srvwriteCCI_cBuf_cb_24$port2__read =
	     srvwriteCCI_cBuf_cb_24$EN_port1__write ?
	       513'h1AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_24$port1__read ;
  assign srvwriteCCI_cBuf_cb_24$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcBA_pop_write &&
	     srvwriteCCI_cBuf_ridx == 6'd24 ;
  assign srvwriteCCI_cBuf_cb_24$port3__read =
	     srvwriteCCI_cBuf_cb_24$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_24$port2__read ;
  assign srvwriteCCI_cBuf_cb_25$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvwriteCCI_cBuf_iidx == 6'd25 ;
  assign srvwriteCCI_cBuf_cb_25$port1__read =
	     srvwriteCCI_cBuf_cb_25$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_25 ;
  assign srvwriteCCI_cBuf_cb_25$EN_port1__write =
	     topC_convert_w_wrRspValid && ie__h61124 == 6'd25 ;
  assign srvwriteCCI_cBuf_cb_25$port2__read =
	     srvwriteCCI_cBuf_cb_25$EN_port1__write ?
	       513'h1AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_25$port1__read ;
  assign srvwriteCCI_cBuf_cb_25$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcBA_pop_write &&
	     srvwriteCCI_cBuf_ridx == 6'd25 ;
  assign srvwriteCCI_cBuf_cb_25$port3__read =
	     srvwriteCCI_cBuf_cb_25$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_25$port2__read ;
  assign srvwriteCCI_cBuf_cb_26$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvwriteCCI_cBuf_iidx == 6'd26 ;
  assign srvwriteCCI_cBuf_cb_26$port1__read =
	     srvwriteCCI_cBuf_cb_26$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_26 ;
  assign srvwriteCCI_cBuf_cb_26$EN_port1__write =
	     topC_convert_w_wrRspValid && ie__h61124 == 6'd26 ;
  assign srvwriteCCI_cBuf_cb_26$port2__read =
	     srvwriteCCI_cBuf_cb_26$EN_port1__write ?
	       513'h1AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_26$port1__read ;
  assign srvwriteCCI_cBuf_cb_26$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcBA_pop_write &&
	     srvwriteCCI_cBuf_ridx == 6'd26 ;
  assign srvwriteCCI_cBuf_cb_26$port3__read =
	     srvwriteCCI_cBuf_cb_26$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_26$port2__read ;
  assign srvwriteCCI_cBuf_cb_27$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvwriteCCI_cBuf_iidx == 6'd27 ;
  assign srvwriteCCI_cBuf_cb_27$port1__read =
	     srvwriteCCI_cBuf_cb_27$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_27 ;
  assign srvwriteCCI_cBuf_cb_27$EN_port1__write =
	     topC_convert_w_wrRspValid && ie__h61124 == 6'd27 ;
  assign srvwriteCCI_cBuf_cb_27$port2__read =
	     srvwriteCCI_cBuf_cb_27$EN_port1__write ?
	       513'h1AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_27$port1__read ;
  assign srvwriteCCI_cBuf_cb_27$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcBA_pop_write &&
	     srvwriteCCI_cBuf_ridx == 6'd27 ;
  assign srvwriteCCI_cBuf_cb_27$port3__read =
	     srvwriteCCI_cBuf_cb_27$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_27$port2__read ;
  assign srvwriteCCI_cBuf_cb_28$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvwriteCCI_cBuf_iidx == 6'd28 ;
  assign srvwriteCCI_cBuf_cb_28$port1__read =
	     srvwriteCCI_cBuf_cb_28$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_28 ;
  assign srvwriteCCI_cBuf_cb_28$EN_port1__write =
	     topC_convert_w_wrRspValid && ie__h61124 == 6'd28 ;
  assign srvwriteCCI_cBuf_cb_28$port2__read =
	     srvwriteCCI_cBuf_cb_28$EN_port1__write ?
	       513'h1AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_28$port1__read ;
  assign srvwriteCCI_cBuf_cb_28$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcBA_pop_write &&
	     srvwriteCCI_cBuf_ridx == 6'd28 ;
  assign srvwriteCCI_cBuf_cb_28$port3__read =
	     srvwriteCCI_cBuf_cb_28$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_28$port2__read ;
  assign srvwriteCCI_cBuf_cb_29$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvwriteCCI_cBuf_iidx == 6'd29 ;
  assign srvwriteCCI_cBuf_cb_29$port1__read =
	     srvwriteCCI_cBuf_cb_29$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_29 ;
  assign srvwriteCCI_cBuf_cb_29$EN_port1__write =
	     topC_convert_w_wrRspValid && ie__h61124 == 6'd29 ;
  assign srvwriteCCI_cBuf_cb_29$port2__read =
	     srvwriteCCI_cBuf_cb_29$EN_port1__write ?
	       513'h1AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_29$port1__read ;
  assign srvwriteCCI_cBuf_cb_29$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcBA_pop_write &&
	     srvwriteCCI_cBuf_ridx == 6'd29 ;
  assign srvwriteCCI_cBuf_cb_29$port3__read =
	     srvwriteCCI_cBuf_cb_29$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_29$port2__read ;
  assign srvwriteCCI_cBuf_cb_30$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvwriteCCI_cBuf_iidx == 6'd30 ;
  assign srvwriteCCI_cBuf_cb_30$port1__read =
	     srvwriteCCI_cBuf_cb_30$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_30 ;
  assign srvwriteCCI_cBuf_cb_30$EN_port1__write =
	     topC_convert_w_wrRspValid && ie__h61124 == 6'd30 ;
  assign srvwriteCCI_cBuf_cb_30$port2__read =
	     srvwriteCCI_cBuf_cb_30$EN_port1__write ?
	       513'h1AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_30$port1__read ;
  assign srvwriteCCI_cBuf_cb_30$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcBA_pop_write &&
	     srvwriteCCI_cBuf_ridx == 6'd30 ;
  assign srvwriteCCI_cBuf_cb_30$port3__read =
	     srvwriteCCI_cBuf_cb_30$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_30$port2__read ;
  assign srvwriteCCI_cBuf_cb_31$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvwriteCCI_cBuf_iidx == 6'd31 ;
  assign srvwriteCCI_cBuf_cb_31$port1__read =
	     srvwriteCCI_cBuf_cb_31$EN_port0__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_31 ;
  assign srvwriteCCI_cBuf_cb_31$EN_port1__write =
	     topC_convert_w_wrRspValid && ie__h61124 == 6'd31 ;
  assign srvwriteCCI_cBuf_cb_31$port2__read =
	     srvwriteCCI_cBuf_cb_31$EN_port1__write ?
	       513'h1AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_31$port1__read ;
  assign srvwriteCCI_cBuf_cb_31$EN_port2__write =
	     WILL_FIRE_RL_srvmcS_mcBA_pop_write &&
	     srvwriteCCI_cBuf_ridx == 6'd31 ;
  assign srvwriteCCI_cBuf_cb_31$port3__read =
	     srvwriteCCI_cBuf_cb_31$EN_port2__write ?
	       513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       srvwriteCCI_cBuf_cb_31$port2__read ;
  assign srvwriteCCI_cBuf_mb_0$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvwriteCCI_cBuf_iidx == 6'd0 ;
  assign srvwriteCCI_cBuf_mb_0$port1__read =
	     srvwriteCCI_cBuf_mb_0$EN_port0__write ?
	       srvwriteCCI_cBuf_mb_10$port0__write_1 :
	       srvwriteCCI_cBuf_mb_0 ;
  assign srvwriteCCI_cBuf_mb_1$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvwriteCCI_cBuf_iidx == 6'd1 ;
  assign srvwriteCCI_cBuf_mb_1$port1__read =
	     srvwriteCCI_cBuf_mb_1$EN_port0__write ?
	       srvwriteCCI_cBuf_mb_10$port0__write_1 :
	       srvwriteCCI_cBuf_mb_1 ;
  assign srvwriteCCI_cBuf_mb_2$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvwriteCCI_cBuf_iidx == 6'd2 ;
  assign srvwriteCCI_cBuf_mb_2$port1__read =
	     srvwriteCCI_cBuf_mb_2$EN_port0__write ?
	       srvwriteCCI_cBuf_mb_10$port0__write_1 :
	       srvwriteCCI_cBuf_mb_2 ;
  assign srvwriteCCI_cBuf_mb_3$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvwriteCCI_cBuf_iidx == 6'd3 ;
  assign srvwriteCCI_cBuf_mb_3$port1__read =
	     srvwriteCCI_cBuf_mb_3$EN_port0__write ?
	       srvwriteCCI_cBuf_mb_10$port0__write_1 :
	       srvwriteCCI_cBuf_mb_3 ;
  assign srvwriteCCI_cBuf_mb_4$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvwriteCCI_cBuf_iidx == 6'd4 ;
  assign srvwriteCCI_cBuf_mb_4$port1__read =
	     srvwriteCCI_cBuf_mb_4$EN_port0__write ?
	       srvwriteCCI_cBuf_mb_10$port0__write_1 :
	       srvwriteCCI_cBuf_mb_4 ;
  assign srvwriteCCI_cBuf_mb_5$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvwriteCCI_cBuf_iidx == 6'd5 ;
  assign srvwriteCCI_cBuf_mb_5$port1__read =
	     srvwriteCCI_cBuf_mb_5$EN_port0__write ?
	       srvwriteCCI_cBuf_mb_10$port0__write_1 :
	       srvwriteCCI_cBuf_mb_5 ;
  assign srvwriteCCI_cBuf_mb_6$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvwriteCCI_cBuf_iidx == 6'd6 ;
  assign srvwriteCCI_cBuf_mb_6$port1__read =
	     srvwriteCCI_cBuf_mb_6$EN_port0__write ?
	       srvwriteCCI_cBuf_mb_10$port0__write_1 :
	       srvwriteCCI_cBuf_mb_6 ;
  assign srvwriteCCI_cBuf_mb_7$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvwriteCCI_cBuf_iidx == 6'd7 ;
  assign srvwriteCCI_cBuf_mb_7$port1__read =
	     srvwriteCCI_cBuf_mb_7$EN_port0__write ?
	       srvwriteCCI_cBuf_mb_10$port0__write_1 :
	       srvwriteCCI_cBuf_mb_7 ;
  assign srvwriteCCI_cBuf_mb_8$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvwriteCCI_cBuf_iidx == 6'd8 ;
  assign srvwriteCCI_cBuf_mb_8$port1__read =
	     srvwriteCCI_cBuf_mb_8$EN_port0__write ?
	       srvwriteCCI_cBuf_mb_10$port0__write_1 :
	       srvwriteCCI_cBuf_mb_8 ;
  assign srvwriteCCI_cBuf_mb_9$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvwriteCCI_cBuf_iidx == 6'd9 ;
  assign srvwriteCCI_cBuf_mb_9$port1__read =
	     srvwriteCCI_cBuf_mb_9$EN_port0__write ?
	       srvwriteCCI_cBuf_mb_10$port0__write_1 :
	       srvwriteCCI_cBuf_mb_9 ;
  assign srvwriteCCI_cBuf_mb_10$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvwriteCCI_cBuf_iidx == 6'd10 ;
  assign srvwriteCCI_cBuf_mb_10$port0__write_1 =
	     { 192'd1, x__h79842, 128'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA } ;
  assign srvwriteCCI_cBuf_mb_10$port1__read =
	     srvwriteCCI_cBuf_mb_10$EN_port0__write ?
	       srvwriteCCI_cBuf_mb_10$port0__write_1 :
	       srvwriteCCI_cBuf_mb_10 ;
  assign srvwriteCCI_cBuf_mb_11$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvwriteCCI_cBuf_iidx == 6'd11 ;
  assign srvwriteCCI_cBuf_mb_11$port1__read =
	     srvwriteCCI_cBuf_mb_11$EN_port0__write ?
	       srvwriteCCI_cBuf_mb_10$port0__write_1 :
	       srvwriteCCI_cBuf_mb_11 ;
  assign srvwriteCCI_cBuf_mb_12$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvwriteCCI_cBuf_iidx == 6'd12 ;
  assign srvwriteCCI_cBuf_mb_12$port1__read =
	     srvwriteCCI_cBuf_mb_12$EN_port0__write ?
	       srvwriteCCI_cBuf_mb_10$port0__write_1 :
	       srvwriteCCI_cBuf_mb_12 ;
  assign srvwriteCCI_cBuf_mb_13$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvwriteCCI_cBuf_iidx == 6'd13 ;
  assign srvwriteCCI_cBuf_mb_13$port1__read =
	     srvwriteCCI_cBuf_mb_13$EN_port0__write ?
	       srvwriteCCI_cBuf_mb_10$port0__write_1 :
	       srvwriteCCI_cBuf_mb_13 ;
  assign srvwriteCCI_cBuf_mb_14$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvwriteCCI_cBuf_iidx == 6'd14 ;
  assign srvwriteCCI_cBuf_mb_14$port1__read =
	     srvwriteCCI_cBuf_mb_14$EN_port0__write ?
	       srvwriteCCI_cBuf_mb_10$port0__write_1 :
	       srvwriteCCI_cBuf_mb_14 ;
  assign srvwriteCCI_cBuf_mb_15$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvwriteCCI_cBuf_iidx == 6'd15 ;
  assign srvwriteCCI_cBuf_mb_15$port1__read =
	     srvwriteCCI_cBuf_mb_15$EN_port0__write ?
	       srvwriteCCI_cBuf_mb_10$port0__write_1 :
	       srvwriteCCI_cBuf_mb_15 ;
  assign srvwriteCCI_cBuf_mb_16$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvwriteCCI_cBuf_iidx == 6'd16 ;
  assign srvwriteCCI_cBuf_mb_16$port1__read =
	     srvwriteCCI_cBuf_mb_16$EN_port0__write ?
	       srvwriteCCI_cBuf_mb_10$port0__write_1 :
	       srvwriteCCI_cBuf_mb_16 ;
  assign srvwriteCCI_cBuf_mb_17$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvwriteCCI_cBuf_iidx == 6'd17 ;
  assign srvwriteCCI_cBuf_mb_17$port1__read =
	     srvwriteCCI_cBuf_mb_17$EN_port0__write ?
	       srvwriteCCI_cBuf_mb_10$port0__write_1 :
	       srvwriteCCI_cBuf_mb_17 ;
  assign srvwriteCCI_cBuf_mb_18$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvwriteCCI_cBuf_iidx == 6'd18 ;
  assign srvwriteCCI_cBuf_mb_18$port1__read =
	     srvwriteCCI_cBuf_mb_18$EN_port0__write ?
	       srvwriteCCI_cBuf_mb_10$port0__write_1 :
	       srvwriteCCI_cBuf_mb_18 ;
  assign srvwriteCCI_cBuf_mb_19$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvwriteCCI_cBuf_iidx == 6'd19 ;
  assign srvwriteCCI_cBuf_mb_19$port1__read =
	     srvwriteCCI_cBuf_mb_19$EN_port0__write ?
	       srvwriteCCI_cBuf_mb_10$port0__write_1 :
	       srvwriteCCI_cBuf_mb_19 ;
  assign srvwriteCCI_cBuf_mb_20$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvwriteCCI_cBuf_iidx == 6'd20 ;
  assign srvwriteCCI_cBuf_mb_20$port1__read =
	     srvwriteCCI_cBuf_mb_20$EN_port0__write ?
	       srvwriteCCI_cBuf_mb_10$port0__write_1 :
	       srvwriteCCI_cBuf_mb_20 ;
  assign srvwriteCCI_cBuf_mb_21$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvwriteCCI_cBuf_iidx == 6'd21 ;
  assign srvwriteCCI_cBuf_mb_21$port1__read =
	     srvwriteCCI_cBuf_mb_21$EN_port0__write ?
	       srvwriteCCI_cBuf_mb_10$port0__write_1 :
	       srvwriteCCI_cBuf_mb_21 ;
  assign srvwriteCCI_cBuf_mb_22$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvwriteCCI_cBuf_iidx == 6'd22 ;
  assign srvwriteCCI_cBuf_mb_22$port1__read =
	     srvwriteCCI_cBuf_mb_22$EN_port0__write ?
	       srvwriteCCI_cBuf_mb_10$port0__write_1 :
	       srvwriteCCI_cBuf_mb_22 ;
  assign srvwriteCCI_cBuf_mb_23$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvwriteCCI_cBuf_iidx == 6'd23 ;
  assign srvwriteCCI_cBuf_mb_23$port1__read =
	     srvwriteCCI_cBuf_mb_23$EN_port0__write ?
	       srvwriteCCI_cBuf_mb_10$port0__write_1 :
	       srvwriteCCI_cBuf_mb_23 ;
  assign srvwriteCCI_cBuf_mb_24$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvwriteCCI_cBuf_iidx == 6'd24 ;
  assign srvwriteCCI_cBuf_mb_24$port1__read =
	     srvwriteCCI_cBuf_mb_24$EN_port0__write ?
	       srvwriteCCI_cBuf_mb_10$port0__write_1 :
	       srvwriteCCI_cBuf_mb_24 ;
  assign srvwriteCCI_cBuf_mb_25$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvwriteCCI_cBuf_iidx == 6'd25 ;
  assign srvwriteCCI_cBuf_mb_25$port1__read =
	     srvwriteCCI_cBuf_mb_25$EN_port0__write ?
	       srvwriteCCI_cBuf_mb_10$port0__write_1 :
	       srvwriteCCI_cBuf_mb_25 ;
  assign srvwriteCCI_cBuf_mb_26$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvwriteCCI_cBuf_iidx == 6'd26 ;
  assign srvwriteCCI_cBuf_mb_26$port1__read =
	     srvwriteCCI_cBuf_mb_26$EN_port0__write ?
	       srvwriteCCI_cBuf_mb_10$port0__write_1 :
	       srvwriteCCI_cBuf_mb_26 ;
  assign srvwriteCCI_cBuf_mb_27$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvwriteCCI_cBuf_iidx == 6'd27 ;
  assign srvwriteCCI_cBuf_mb_27$port1__read =
	     srvwriteCCI_cBuf_mb_27$EN_port0__write ?
	       srvwriteCCI_cBuf_mb_10$port0__write_1 :
	       srvwriteCCI_cBuf_mb_27 ;
  assign srvwriteCCI_cBuf_mb_28$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvwriteCCI_cBuf_iidx == 6'd28 ;
  assign srvwriteCCI_cBuf_mb_28$port1__read =
	     srvwriteCCI_cBuf_mb_28$EN_port0__write ?
	       srvwriteCCI_cBuf_mb_10$port0__write_1 :
	       srvwriteCCI_cBuf_mb_28 ;
  assign srvwriteCCI_cBuf_mb_29$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvwriteCCI_cBuf_iidx == 6'd29 ;
  assign srvwriteCCI_cBuf_mb_29$port1__read =
	     srvwriteCCI_cBuf_mb_29$EN_port0__write ?
	       srvwriteCCI_cBuf_mb_10$port0__write_1 :
	       srvwriteCCI_cBuf_mb_29 ;
  assign srvwriteCCI_cBuf_mb_30$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvwriteCCI_cBuf_iidx == 6'd30 ;
  assign srvwriteCCI_cBuf_mb_30$port1__read =
	     srvwriteCCI_cBuf_mb_30$EN_port0__write ?
	       srvwriteCCI_cBuf_mb_10$port0__write_1 :
	       srvwriteCCI_cBuf_mb_30 ;
  assign srvwriteCCI_cBuf_mb_31$EN_port0__write =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier &&
	     srvwriteCCI_cBuf_iidx == 6'd31 ;
  assign srvwriteCCI_cBuf_mb_31$port1__read =
	     srvwriteCCI_cBuf_mb_31$EN_port0__write ?
	       srvwriteCCI_cBuf_mb_10$port0__write_1 :
	       srvwriteCCI_cBuf_mb_31 ;
  assign srvwriteCCI_cBuf_cnt$port0__write_1 = srvwriteCCI_cBuf_cnt + 6'd1 ;
  assign srvwriteCCI_cBuf_cnt$port1__write_1 = x__h77329 - 6'd1 ;
  assign srvwriteCCI_cBuf_cnt$port2__read =
	     WILL_FIRE_RL_srvmcS_mcBA_pop_write ?
	       srvwriteCCI_cBuf_cnt$port1__write_1 :
	       x__h77329 ;

  // register regsetRd_addr_readAVL
  assign regsetRd_addr_readAVL$D_IN = setRd_addr_readAVL ;
  assign regsetRd_addr_readAVL$EN = 1'd1 ;

  // register regsetRd_addr_readCCI
  assign regsetRd_addr_readCCI$D_IN = setRd_addr_readCCI ;
  assign regsetRd_addr_readCCI$EN = 1'd1 ;

  // register regsetWr_addr_writeAVL
  assign regsetWr_addr_writeAVL$D_IN = setWr_addr_writeAVL ;
  assign regsetWr_addr_writeAVL$EN = 1'd1 ;

  // register regsetWr_addr_writeCCI
  assign regsetWr_addr_writeCCI$D_IN = setWr_addr_writeCCI ;
  assign regsetWr_addr_writeCCI$EN = 1'd1 ;

  // register srvmcS_busy
  assign srvmcS_busy$D_IN = !MUX_srvmcS_busy$write_1__SEL_1 ;
  assign srvmcS_busy$EN =
	     WILL_FIRE_RL_srvmcS_send_response &&
	     (srvmcS_mcAB_outF$EMPTY_N || srvmcS_mcBA_outF$EMPTY_N) ||
	     MUX_srvmcS_busy$write_1__SEL_2 ;

  // register srvmcS_lock
  assign srvmcS_lock$D_IN = !WILL_FIRE_RL_srvmcS_do_lock_rx ;
  assign srvmcS_lock$EN =
	     WILL_FIRE_RL_srvmcS_do_lock_rx || !EN_mcS_rxPop && EN_mcS_tx ;

  // register srvmcS_mcAB_busy
  assign srvmcS_mcAB_busy$D_IN = !WILL_FIRE_RL_srvmcS_mcAB_do_busy_n ;
  assign srvmcS_mcAB_busy$EN =
	     WILL_FIRE_RL_srvmcS_mcAB_do_busy_n ||
	     !srvmcS_mcAB_txRsp$whas && WILL_FIRE_RL_srvmcS_mcAB_zero_init ;

  // register srvmcS_mcAB_dataCntR
  assign srvmcS_mcAB_dataCntR$D_IN =
	     WILL_FIRE_RL_srvmcS_mcAB_cntR_inc ?
	       MUX_srvmcS_mcAB_dataCntR$write_1__VAL_1 :
	       64'd0 ;
  assign srvmcS_mcAB_dataCntR$EN =
	     WILL_FIRE_RL_srvmcS_mcAB_cntR_inc ||
	     WILL_FIRE_RL_srvmcS_mcAB_zero_init ;

  // register srvmcS_mcAB_dataCntW
  assign srvmcS_mcAB_dataCntW$D_IN =
	     WILL_FIRE_RL_srvmcS_mcAB_cntW_inc ?
	       MUX_srvmcS_mcAB_dataCntW$write_1__VAL_1 :
	       64'd0 ;
  assign srvmcS_mcAB_dataCntW$EN =
	     WILL_FIRE_RL_srvmcS_mcAB_cntW_inc ||
	     WILL_FIRE_RL_srvmcS_mcAB_zero_init ;

  // register srvmcS_mcAB_dataCpCnt
  assign srvmcS_mcAB_dataCpCnt$D_IN =
	     WILL_FIRE_RL_srvmcS_mcAB_cntCp_inc ?
	       MUX_srvmcS_mcAB_dataCpCnt$write_1__VAL_1 :
	       64'd0 ;
  assign srvmcS_mcAB_dataCpCnt$EN =
	     WILL_FIRE_RL_srvmcS_mcAB_cntCp_inc ||
	     WILL_FIRE_RL_srvmcS_mcAB_zero_init ;

  // register srvmcS_mcAB_lock
  assign srvmcS_mcAB_lock$D_IN = !WILL_FIRE_RL_srvmcS_mcAB_do_lock_rx ;
  assign srvmcS_mcAB_lock$EN =
	     WILL_FIRE_RL_srvmcS_mcAB_do_lock_rx ||
	     !srvmcS_mcAB_rxIn$whas && WILL_FIRE_RL_srvmcS_mcAB_zero_init ;

  // register srvmcS_mcAB_outHead
  assign srvmcS_mcAB_outHead$D_IN = srvmcS_outHead ;
  assign srvmcS_mcAB_outHead$EN = WILL_FIRE_RL_srvmcS_mcAB_zero_init ;

  // register srvmcS_mcBA_busy
  assign srvmcS_mcBA_busy$D_IN = !WILL_FIRE_RL_srvmcS_mcBA_do_busy_n ;
  assign srvmcS_mcBA_busy$EN =
	     WILL_FIRE_RL_srvmcS_mcBA_do_busy_n ||
	     !srvmcS_mcBA_txRsp$whas && WILL_FIRE_RL_srvmcS_mcBA_zero_init ;

  // register srvmcS_mcBA_dataCntR
  assign srvmcS_mcBA_dataCntR$D_IN =
	     WILL_FIRE_RL_srvmcS_mcBA_cntR_inc ?
	       MUX_srvmcS_mcBA_dataCntR$write_1__VAL_1 :
	       64'd0 ;
  assign srvmcS_mcBA_dataCntR$EN =
	     WILL_FIRE_RL_srvmcS_mcBA_cntR_inc ||
	     WILL_FIRE_RL_srvmcS_mcBA_zero_init ;

  // register srvmcS_mcBA_dataCntW
  assign srvmcS_mcBA_dataCntW$D_IN =
	     WILL_FIRE_RL_srvmcS_mcBA_cntW_inc ?
	       MUX_srvmcS_mcBA_dataCntW$write_1__VAL_1 :
	       64'd0 ;
  assign srvmcS_mcBA_dataCntW$EN =
	     WILL_FIRE_RL_srvmcS_mcBA_cntW_inc ||
	     WILL_FIRE_RL_srvmcS_mcBA_zero_init ;

  // register srvmcS_mcBA_dataCpCnt
  assign srvmcS_mcBA_dataCpCnt$D_IN =
	     WILL_FIRE_RL_srvmcS_mcBA_cntCp_inc ?
	       MUX_srvmcS_mcBA_dataCpCnt$write_1__VAL_1 :
	       64'd0 ;
  assign srvmcS_mcBA_dataCpCnt$EN =
	     WILL_FIRE_RL_srvmcS_mcBA_cntCp_inc ||
	     WILL_FIRE_RL_srvmcS_mcBA_zero_init ;

  // register srvmcS_mcBA_lock
  assign srvmcS_mcBA_lock$D_IN = !WILL_FIRE_RL_srvmcS_mcBA_do_lock_rx ;
  assign srvmcS_mcBA_lock$EN =
	     WILL_FIRE_RL_srvmcS_mcBA_do_lock_rx ||
	     !srvmcS_mcBA_rxIn$whas && WILL_FIRE_RL_srvmcS_mcBA_zero_init ;

  // register srvmcS_mcBA_outHead
  assign srvmcS_mcBA_outHead$D_IN = srvmcS_outHead ;
  assign srvmcS_mcBA_outHead$EN = WILL_FIRE_RL_srvmcS_mcBA_zero_init ;

  // register srvmcS_outHead
  assign srvmcS_outHead$D_IN = mcS_tx_msg[383:0] ;
  assign srvmcS_outHead$EN = EN_mcS_tx ;

  // register srvmcS_ready
  assign srvmcS_ready$D_IN = WILL_FIRE_RL_srvmcS_do_lock_rx ;
  assign srvmcS_ready$EN =
	     MUX_srvmcS_busy$write_1__SEL_2 ||
	     WILL_FIRE_RL_srvmcS_do_lock_rx ;

  // register srvreadAVL_cBuf_cb_0
  assign srvreadAVL_cBuf_cb_0$D_IN = srvreadAVL_cBuf_cb_0$port3__read ;
  assign srvreadAVL_cBuf_cb_0$EN = 1'b1 ;

  // register srvreadAVL_cBuf_cb_1
  assign srvreadAVL_cBuf_cb_1$D_IN = srvreadAVL_cBuf_cb_1$port3__read ;
  assign srvreadAVL_cBuf_cb_1$EN = 1'b1 ;

  // register srvreadAVL_cBuf_cb_10
  assign srvreadAVL_cBuf_cb_10$D_IN = srvreadAVL_cBuf_cb_10$port3__read ;
  assign srvreadAVL_cBuf_cb_10$EN = 1'b1 ;

  // register srvreadAVL_cBuf_cb_11
  assign srvreadAVL_cBuf_cb_11$D_IN = srvreadAVL_cBuf_cb_11$port3__read ;
  assign srvreadAVL_cBuf_cb_11$EN = 1'b1 ;

  // register srvreadAVL_cBuf_cb_12
  assign srvreadAVL_cBuf_cb_12$D_IN = srvreadAVL_cBuf_cb_12$port3__read ;
  assign srvreadAVL_cBuf_cb_12$EN = 1'b1 ;

  // register srvreadAVL_cBuf_cb_13
  assign srvreadAVL_cBuf_cb_13$D_IN = srvreadAVL_cBuf_cb_13$port3__read ;
  assign srvreadAVL_cBuf_cb_13$EN = 1'b1 ;

  // register srvreadAVL_cBuf_cb_14
  assign srvreadAVL_cBuf_cb_14$D_IN = srvreadAVL_cBuf_cb_14$port3__read ;
  assign srvreadAVL_cBuf_cb_14$EN = 1'b1 ;

  // register srvreadAVL_cBuf_cb_15
  assign srvreadAVL_cBuf_cb_15$D_IN = srvreadAVL_cBuf_cb_15$port3__read ;
  assign srvreadAVL_cBuf_cb_15$EN = 1'b1 ;

  // register srvreadAVL_cBuf_cb_16
  assign srvreadAVL_cBuf_cb_16$D_IN = srvreadAVL_cBuf_cb_16$port3__read ;
  assign srvreadAVL_cBuf_cb_16$EN = 1'b1 ;

  // register srvreadAVL_cBuf_cb_17
  assign srvreadAVL_cBuf_cb_17$D_IN = srvreadAVL_cBuf_cb_17$port3__read ;
  assign srvreadAVL_cBuf_cb_17$EN = 1'b1 ;

  // register srvreadAVL_cBuf_cb_18
  assign srvreadAVL_cBuf_cb_18$D_IN = srvreadAVL_cBuf_cb_18$port3__read ;
  assign srvreadAVL_cBuf_cb_18$EN = 1'b1 ;

  // register srvreadAVL_cBuf_cb_19
  assign srvreadAVL_cBuf_cb_19$D_IN = srvreadAVL_cBuf_cb_19$port3__read ;
  assign srvreadAVL_cBuf_cb_19$EN = 1'b1 ;

  // register srvreadAVL_cBuf_cb_2
  assign srvreadAVL_cBuf_cb_2$D_IN = srvreadAVL_cBuf_cb_2$port3__read ;
  assign srvreadAVL_cBuf_cb_2$EN = 1'b1 ;

  // register srvreadAVL_cBuf_cb_20
  assign srvreadAVL_cBuf_cb_20$D_IN = srvreadAVL_cBuf_cb_20$port3__read ;
  assign srvreadAVL_cBuf_cb_20$EN = 1'b1 ;

  // register srvreadAVL_cBuf_cb_21
  assign srvreadAVL_cBuf_cb_21$D_IN = srvreadAVL_cBuf_cb_21$port3__read ;
  assign srvreadAVL_cBuf_cb_21$EN = 1'b1 ;

  // register srvreadAVL_cBuf_cb_22
  assign srvreadAVL_cBuf_cb_22$D_IN = srvreadAVL_cBuf_cb_22$port3__read ;
  assign srvreadAVL_cBuf_cb_22$EN = 1'b1 ;

  // register srvreadAVL_cBuf_cb_23
  assign srvreadAVL_cBuf_cb_23$D_IN = srvreadAVL_cBuf_cb_23$port3__read ;
  assign srvreadAVL_cBuf_cb_23$EN = 1'b1 ;

  // register srvreadAVL_cBuf_cb_24
  assign srvreadAVL_cBuf_cb_24$D_IN = srvreadAVL_cBuf_cb_24$port3__read ;
  assign srvreadAVL_cBuf_cb_24$EN = 1'b1 ;

  // register srvreadAVL_cBuf_cb_25
  assign srvreadAVL_cBuf_cb_25$D_IN = srvreadAVL_cBuf_cb_25$port3__read ;
  assign srvreadAVL_cBuf_cb_25$EN = 1'b1 ;

  // register srvreadAVL_cBuf_cb_26
  assign srvreadAVL_cBuf_cb_26$D_IN = srvreadAVL_cBuf_cb_26$port3__read ;
  assign srvreadAVL_cBuf_cb_26$EN = 1'b1 ;

  // register srvreadAVL_cBuf_cb_27
  assign srvreadAVL_cBuf_cb_27$D_IN = srvreadAVL_cBuf_cb_27$port3__read ;
  assign srvreadAVL_cBuf_cb_27$EN = 1'b1 ;

  // register srvreadAVL_cBuf_cb_28
  assign srvreadAVL_cBuf_cb_28$D_IN = srvreadAVL_cBuf_cb_28$port3__read ;
  assign srvreadAVL_cBuf_cb_28$EN = 1'b1 ;

  // register srvreadAVL_cBuf_cb_29
  assign srvreadAVL_cBuf_cb_29$D_IN = srvreadAVL_cBuf_cb_29$port3__read ;
  assign srvreadAVL_cBuf_cb_29$EN = 1'b1 ;

  // register srvreadAVL_cBuf_cb_3
  assign srvreadAVL_cBuf_cb_3$D_IN = srvreadAVL_cBuf_cb_3$port3__read ;
  assign srvreadAVL_cBuf_cb_3$EN = 1'b1 ;

  // register srvreadAVL_cBuf_cb_30
  assign srvreadAVL_cBuf_cb_30$D_IN = srvreadAVL_cBuf_cb_30$port3__read ;
  assign srvreadAVL_cBuf_cb_30$EN = 1'b1 ;

  // register srvreadAVL_cBuf_cb_31
  assign srvreadAVL_cBuf_cb_31$D_IN = srvreadAVL_cBuf_cb_31$port3__read ;
  assign srvreadAVL_cBuf_cb_31$EN = 1'b1 ;

  // register srvreadAVL_cBuf_cb_4
  assign srvreadAVL_cBuf_cb_4$D_IN = srvreadAVL_cBuf_cb_4$port3__read ;
  assign srvreadAVL_cBuf_cb_4$EN = 1'b1 ;

  // register srvreadAVL_cBuf_cb_5
  assign srvreadAVL_cBuf_cb_5$D_IN = srvreadAVL_cBuf_cb_5$port3__read ;
  assign srvreadAVL_cBuf_cb_5$EN = 1'b1 ;

  // register srvreadAVL_cBuf_cb_6
  assign srvreadAVL_cBuf_cb_6$D_IN = srvreadAVL_cBuf_cb_6$port3__read ;
  assign srvreadAVL_cBuf_cb_6$EN = 1'b1 ;

  // register srvreadAVL_cBuf_cb_7
  assign srvreadAVL_cBuf_cb_7$D_IN = srvreadAVL_cBuf_cb_7$port3__read ;
  assign srvreadAVL_cBuf_cb_7$EN = 1'b1 ;

  // register srvreadAVL_cBuf_cb_8
  assign srvreadAVL_cBuf_cb_8$D_IN = srvreadAVL_cBuf_cb_8$port3__read ;
  assign srvreadAVL_cBuf_cb_8$EN = 1'b1 ;

  // register srvreadAVL_cBuf_cb_9
  assign srvreadAVL_cBuf_cb_9$D_IN = srvreadAVL_cBuf_cb_9$port3__read ;
  assign srvreadAVL_cBuf_cb_9$EN = 1'b1 ;

  // register srvreadAVL_cBuf_cnt
  assign srvreadAVL_cBuf_cnt$D_IN = srvreadAVL_cBuf_cnt$port2__read ;
  assign srvreadAVL_cBuf_cnt$EN = 1'b1 ;

  // register srvreadAVL_cBuf_iidx
  assign srvreadAVL_cBuf_iidx$D_IN =
	     (srvreadAVL_cBuf_iidx == 6'd31) ?
	       6'd0 :
	       srvreadAVL_cBuf_iidx + 6'd1 ;
  assign srvreadAVL_cBuf_iidx$EN = WILL_FIRE_RL_srvmcS_mcBA_put_read ;

  // register srvreadAVL_cBuf_mb_0
  assign srvreadAVL_cBuf_mb_0$D_IN = srvreadAVL_cBuf_mb_0$port1__read ;
  assign srvreadAVL_cBuf_mb_0$EN = 1'b1 ;

  // register srvreadAVL_cBuf_mb_1
  assign srvreadAVL_cBuf_mb_1$D_IN = srvreadAVL_cBuf_mb_1$port1__read ;
  assign srvreadAVL_cBuf_mb_1$EN = 1'b1 ;

  // register srvreadAVL_cBuf_mb_10
  assign srvreadAVL_cBuf_mb_10$D_IN = srvreadAVL_cBuf_mb_10$port1__read ;
  assign srvreadAVL_cBuf_mb_10$EN = 1'b1 ;

  // register srvreadAVL_cBuf_mb_11
  assign srvreadAVL_cBuf_mb_11$D_IN = srvreadAVL_cBuf_mb_11$port1__read ;
  assign srvreadAVL_cBuf_mb_11$EN = 1'b1 ;

  // register srvreadAVL_cBuf_mb_12
  assign srvreadAVL_cBuf_mb_12$D_IN = srvreadAVL_cBuf_mb_12$port1__read ;
  assign srvreadAVL_cBuf_mb_12$EN = 1'b1 ;

  // register srvreadAVL_cBuf_mb_13
  assign srvreadAVL_cBuf_mb_13$D_IN = srvreadAVL_cBuf_mb_13$port1__read ;
  assign srvreadAVL_cBuf_mb_13$EN = 1'b1 ;

  // register srvreadAVL_cBuf_mb_14
  assign srvreadAVL_cBuf_mb_14$D_IN = srvreadAVL_cBuf_mb_14$port1__read ;
  assign srvreadAVL_cBuf_mb_14$EN = 1'b1 ;

  // register srvreadAVL_cBuf_mb_15
  assign srvreadAVL_cBuf_mb_15$D_IN = srvreadAVL_cBuf_mb_15$port1__read ;
  assign srvreadAVL_cBuf_mb_15$EN = 1'b1 ;

  // register srvreadAVL_cBuf_mb_16
  assign srvreadAVL_cBuf_mb_16$D_IN = srvreadAVL_cBuf_mb_16$port1__read ;
  assign srvreadAVL_cBuf_mb_16$EN = 1'b1 ;

  // register srvreadAVL_cBuf_mb_17
  assign srvreadAVL_cBuf_mb_17$D_IN = srvreadAVL_cBuf_mb_17$port1__read ;
  assign srvreadAVL_cBuf_mb_17$EN = 1'b1 ;

  // register srvreadAVL_cBuf_mb_18
  assign srvreadAVL_cBuf_mb_18$D_IN = srvreadAVL_cBuf_mb_18$port1__read ;
  assign srvreadAVL_cBuf_mb_18$EN = 1'b1 ;

  // register srvreadAVL_cBuf_mb_19
  assign srvreadAVL_cBuf_mb_19$D_IN = srvreadAVL_cBuf_mb_19$port1__read ;
  assign srvreadAVL_cBuf_mb_19$EN = 1'b1 ;

  // register srvreadAVL_cBuf_mb_2
  assign srvreadAVL_cBuf_mb_2$D_IN = srvreadAVL_cBuf_mb_2$port1__read ;
  assign srvreadAVL_cBuf_mb_2$EN = 1'b1 ;

  // register srvreadAVL_cBuf_mb_20
  assign srvreadAVL_cBuf_mb_20$D_IN = srvreadAVL_cBuf_mb_20$port1__read ;
  assign srvreadAVL_cBuf_mb_20$EN = 1'b1 ;

  // register srvreadAVL_cBuf_mb_21
  assign srvreadAVL_cBuf_mb_21$D_IN = srvreadAVL_cBuf_mb_21$port1__read ;
  assign srvreadAVL_cBuf_mb_21$EN = 1'b1 ;

  // register srvreadAVL_cBuf_mb_22
  assign srvreadAVL_cBuf_mb_22$D_IN = srvreadAVL_cBuf_mb_22$port1__read ;
  assign srvreadAVL_cBuf_mb_22$EN = 1'b1 ;

  // register srvreadAVL_cBuf_mb_23
  assign srvreadAVL_cBuf_mb_23$D_IN = srvreadAVL_cBuf_mb_23$port1__read ;
  assign srvreadAVL_cBuf_mb_23$EN = 1'b1 ;

  // register srvreadAVL_cBuf_mb_24
  assign srvreadAVL_cBuf_mb_24$D_IN = srvreadAVL_cBuf_mb_24$port1__read ;
  assign srvreadAVL_cBuf_mb_24$EN = 1'b1 ;

  // register srvreadAVL_cBuf_mb_25
  assign srvreadAVL_cBuf_mb_25$D_IN = srvreadAVL_cBuf_mb_25$port1__read ;
  assign srvreadAVL_cBuf_mb_25$EN = 1'b1 ;

  // register srvreadAVL_cBuf_mb_26
  assign srvreadAVL_cBuf_mb_26$D_IN = srvreadAVL_cBuf_mb_26$port1__read ;
  assign srvreadAVL_cBuf_mb_26$EN = 1'b1 ;

  // register srvreadAVL_cBuf_mb_27
  assign srvreadAVL_cBuf_mb_27$D_IN = srvreadAVL_cBuf_mb_27$port1__read ;
  assign srvreadAVL_cBuf_mb_27$EN = 1'b1 ;

  // register srvreadAVL_cBuf_mb_28
  assign srvreadAVL_cBuf_mb_28$D_IN = srvreadAVL_cBuf_mb_28$port1__read ;
  assign srvreadAVL_cBuf_mb_28$EN = 1'b1 ;

  // register srvreadAVL_cBuf_mb_29
  assign srvreadAVL_cBuf_mb_29$D_IN = srvreadAVL_cBuf_mb_29$port1__read ;
  assign srvreadAVL_cBuf_mb_29$EN = 1'b1 ;

  // register srvreadAVL_cBuf_mb_3
  assign srvreadAVL_cBuf_mb_3$D_IN = srvreadAVL_cBuf_mb_3$port1__read ;
  assign srvreadAVL_cBuf_mb_3$EN = 1'b1 ;

  // register srvreadAVL_cBuf_mb_30
  assign srvreadAVL_cBuf_mb_30$D_IN = srvreadAVL_cBuf_mb_30$port1__read ;
  assign srvreadAVL_cBuf_mb_30$EN = 1'b1 ;

  // register srvreadAVL_cBuf_mb_31
  assign srvreadAVL_cBuf_mb_31$D_IN = srvreadAVL_cBuf_mb_31$port1__read ;
  assign srvreadAVL_cBuf_mb_31$EN = 1'b1 ;

  // register srvreadAVL_cBuf_mb_4
  assign srvreadAVL_cBuf_mb_4$D_IN = srvreadAVL_cBuf_mb_4$port1__read ;
  assign srvreadAVL_cBuf_mb_4$EN = 1'b1 ;

  // register srvreadAVL_cBuf_mb_5
  assign srvreadAVL_cBuf_mb_5$D_IN = srvreadAVL_cBuf_mb_5$port1__read ;
  assign srvreadAVL_cBuf_mb_5$EN = 1'b1 ;

  // register srvreadAVL_cBuf_mb_6
  assign srvreadAVL_cBuf_mb_6$D_IN = srvreadAVL_cBuf_mb_6$port1__read ;
  assign srvreadAVL_cBuf_mb_6$EN = 1'b1 ;

  // register srvreadAVL_cBuf_mb_7
  assign srvreadAVL_cBuf_mb_7$D_IN = srvreadAVL_cBuf_mb_7$port1__read ;
  assign srvreadAVL_cBuf_mb_7$EN = 1'b1 ;

  // register srvreadAVL_cBuf_mb_8
  assign srvreadAVL_cBuf_mb_8$D_IN = srvreadAVL_cBuf_mb_8$port1__read ;
  assign srvreadAVL_cBuf_mb_8$EN = 1'b1 ;

  // register srvreadAVL_cBuf_mb_9
  assign srvreadAVL_cBuf_mb_9$D_IN = srvreadAVL_cBuf_mb_9$port1__read ;
  assign srvreadAVL_cBuf_mb_9$EN = 1'b1 ;

  // register srvreadAVL_cBuf_ridx
  assign srvreadAVL_cBuf_ridx$D_IN =
	     (srvreadAVL_cBuf_ridx == 6'd31) ?
	       6'd0 :
	       srvreadAVL_cBuf_ridx + 6'd1 ;
  assign srvreadAVL_cBuf_ridx$EN = WILL_FIRE_RL_srvmcS_mcBA_get_put_copier ;

  // register srvreadCCI_cBuf_cb_0
  assign srvreadCCI_cBuf_cb_0$D_IN = srvreadCCI_cBuf_cb_0$port3__read ;
  assign srvreadCCI_cBuf_cb_0$EN = 1'b1 ;

  // register srvreadCCI_cBuf_cb_1
  assign srvreadCCI_cBuf_cb_1$D_IN = srvreadCCI_cBuf_cb_1$port3__read ;
  assign srvreadCCI_cBuf_cb_1$EN = 1'b1 ;

  // register srvreadCCI_cBuf_cb_10
  assign srvreadCCI_cBuf_cb_10$D_IN = srvreadCCI_cBuf_cb_10$port3__read ;
  assign srvreadCCI_cBuf_cb_10$EN = 1'b1 ;

  // register srvreadCCI_cBuf_cb_11
  assign srvreadCCI_cBuf_cb_11$D_IN = srvreadCCI_cBuf_cb_11$port3__read ;
  assign srvreadCCI_cBuf_cb_11$EN = 1'b1 ;

  // register srvreadCCI_cBuf_cb_12
  assign srvreadCCI_cBuf_cb_12$D_IN = srvreadCCI_cBuf_cb_12$port3__read ;
  assign srvreadCCI_cBuf_cb_12$EN = 1'b1 ;

  // register srvreadCCI_cBuf_cb_13
  assign srvreadCCI_cBuf_cb_13$D_IN = srvreadCCI_cBuf_cb_13$port3__read ;
  assign srvreadCCI_cBuf_cb_13$EN = 1'b1 ;

  // register srvreadCCI_cBuf_cb_14
  assign srvreadCCI_cBuf_cb_14$D_IN = srvreadCCI_cBuf_cb_14$port3__read ;
  assign srvreadCCI_cBuf_cb_14$EN = 1'b1 ;

  // register srvreadCCI_cBuf_cb_15
  assign srvreadCCI_cBuf_cb_15$D_IN = srvreadCCI_cBuf_cb_15$port3__read ;
  assign srvreadCCI_cBuf_cb_15$EN = 1'b1 ;

  // register srvreadCCI_cBuf_cb_16
  assign srvreadCCI_cBuf_cb_16$D_IN = srvreadCCI_cBuf_cb_16$port3__read ;
  assign srvreadCCI_cBuf_cb_16$EN = 1'b1 ;

  // register srvreadCCI_cBuf_cb_17
  assign srvreadCCI_cBuf_cb_17$D_IN = srvreadCCI_cBuf_cb_17$port3__read ;
  assign srvreadCCI_cBuf_cb_17$EN = 1'b1 ;

  // register srvreadCCI_cBuf_cb_18
  assign srvreadCCI_cBuf_cb_18$D_IN = srvreadCCI_cBuf_cb_18$port3__read ;
  assign srvreadCCI_cBuf_cb_18$EN = 1'b1 ;

  // register srvreadCCI_cBuf_cb_19
  assign srvreadCCI_cBuf_cb_19$D_IN = srvreadCCI_cBuf_cb_19$port3__read ;
  assign srvreadCCI_cBuf_cb_19$EN = 1'b1 ;

  // register srvreadCCI_cBuf_cb_2
  assign srvreadCCI_cBuf_cb_2$D_IN = srvreadCCI_cBuf_cb_2$port3__read ;
  assign srvreadCCI_cBuf_cb_2$EN = 1'b1 ;

  // register srvreadCCI_cBuf_cb_20
  assign srvreadCCI_cBuf_cb_20$D_IN = srvreadCCI_cBuf_cb_20$port3__read ;
  assign srvreadCCI_cBuf_cb_20$EN = 1'b1 ;

  // register srvreadCCI_cBuf_cb_21
  assign srvreadCCI_cBuf_cb_21$D_IN = srvreadCCI_cBuf_cb_21$port3__read ;
  assign srvreadCCI_cBuf_cb_21$EN = 1'b1 ;

  // register srvreadCCI_cBuf_cb_22
  assign srvreadCCI_cBuf_cb_22$D_IN = srvreadCCI_cBuf_cb_22$port3__read ;
  assign srvreadCCI_cBuf_cb_22$EN = 1'b1 ;

  // register srvreadCCI_cBuf_cb_23
  assign srvreadCCI_cBuf_cb_23$D_IN = srvreadCCI_cBuf_cb_23$port3__read ;
  assign srvreadCCI_cBuf_cb_23$EN = 1'b1 ;

  // register srvreadCCI_cBuf_cb_24
  assign srvreadCCI_cBuf_cb_24$D_IN = srvreadCCI_cBuf_cb_24$port3__read ;
  assign srvreadCCI_cBuf_cb_24$EN = 1'b1 ;

  // register srvreadCCI_cBuf_cb_25
  assign srvreadCCI_cBuf_cb_25$D_IN = srvreadCCI_cBuf_cb_25$port3__read ;
  assign srvreadCCI_cBuf_cb_25$EN = 1'b1 ;

  // register srvreadCCI_cBuf_cb_26
  assign srvreadCCI_cBuf_cb_26$D_IN = srvreadCCI_cBuf_cb_26$port3__read ;
  assign srvreadCCI_cBuf_cb_26$EN = 1'b1 ;

  // register srvreadCCI_cBuf_cb_27
  assign srvreadCCI_cBuf_cb_27$D_IN = srvreadCCI_cBuf_cb_27$port3__read ;
  assign srvreadCCI_cBuf_cb_27$EN = 1'b1 ;

  // register srvreadCCI_cBuf_cb_28
  assign srvreadCCI_cBuf_cb_28$D_IN = srvreadCCI_cBuf_cb_28$port3__read ;
  assign srvreadCCI_cBuf_cb_28$EN = 1'b1 ;

  // register srvreadCCI_cBuf_cb_29
  assign srvreadCCI_cBuf_cb_29$D_IN = srvreadCCI_cBuf_cb_29$port3__read ;
  assign srvreadCCI_cBuf_cb_29$EN = 1'b1 ;

  // register srvreadCCI_cBuf_cb_3
  assign srvreadCCI_cBuf_cb_3$D_IN = srvreadCCI_cBuf_cb_3$port3__read ;
  assign srvreadCCI_cBuf_cb_3$EN = 1'b1 ;

  // register srvreadCCI_cBuf_cb_30
  assign srvreadCCI_cBuf_cb_30$D_IN = srvreadCCI_cBuf_cb_30$port3__read ;
  assign srvreadCCI_cBuf_cb_30$EN = 1'b1 ;

  // register srvreadCCI_cBuf_cb_31
  assign srvreadCCI_cBuf_cb_31$D_IN = srvreadCCI_cBuf_cb_31$port3__read ;
  assign srvreadCCI_cBuf_cb_31$EN = 1'b1 ;

  // register srvreadCCI_cBuf_cb_4
  assign srvreadCCI_cBuf_cb_4$D_IN = srvreadCCI_cBuf_cb_4$port3__read ;
  assign srvreadCCI_cBuf_cb_4$EN = 1'b1 ;

  // register srvreadCCI_cBuf_cb_5
  assign srvreadCCI_cBuf_cb_5$D_IN = srvreadCCI_cBuf_cb_5$port3__read ;
  assign srvreadCCI_cBuf_cb_5$EN = 1'b1 ;

  // register srvreadCCI_cBuf_cb_6
  assign srvreadCCI_cBuf_cb_6$D_IN = srvreadCCI_cBuf_cb_6$port3__read ;
  assign srvreadCCI_cBuf_cb_6$EN = 1'b1 ;

  // register srvreadCCI_cBuf_cb_7
  assign srvreadCCI_cBuf_cb_7$D_IN = srvreadCCI_cBuf_cb_7$port3__read ;
  assign srvreadCCI_cBuf_cb_7$EN = 1'b1 ;

  // register srvreadCCI_cBuf_cb_8
  assign srvreadCCI_cBuf_cb_8$D_IN = srvreadCCI_cBuf_cb_8$port3__read ;
  assign srvreadCCI_cBuf_cb_8$EN = 1'b1 ;

  // register srvreadCCI_cBuf_cb_9
  assign srvreadCCI_cBuf_cb_9$D_IN = srvreadCCI_cBuf_cb_9$port3__read ;
  assign srvreadCCI_cBuf_cb_9$EN = 1'b1 ;

  // register srvreadCCI_cBuf_cnt
  assign srvreadCCI_cBuf_cnt$D_IN = srvreadCCI_cBuf_cnt$port2__read ;
  assign srvreadCCI_cBuf_cnt$EN = 1'b1 ;

  // register srvreadCCI_cBuf_iidx
  assign srvreadCCI_cBuf_iidx$D_IN =
	     (srvreadCCI_cBuf_iidx == 6'd31) ?
	       6'd0 :
	       srvreadCCI_cBuf_iidx + 6'd1 ;
  assign srvreadCCI_cBuf_iidx$EN = WILL_FIRE_RL_srvmcS_mcAB_put_read ;

  // register srvreadCCI_cBuf_mb_0
  assign srvreadCCI_cBuf_mb_0$D_IN = srvreadCCI_cBuf_mb_0$port1__read ;
  assign srvreadCCI_cBuf_mb_0$EN = 1'b1 ;

  // register srvreadCCI_cBuf_mb_1
  assign srvreadCCI_cBuf_mb_1$D_IN = srvreadCCI_cBuf_mb_1$port1__read ;
  assign srvreadCCI_cBuf_mb_1$EN = 1'b1 ;

  // register srvreadCCI_cBuf_mb_10
  assign srvreadCCI_cBuf_mb_10$D_IN = srvreadCCI_cBuf_mb_10$port1__read ;
  assign srvreadCCI_cBuf_mb_10$EN = 1'b1 ;

  // register srvreadCCI_cBuf_mb_11
  assign srvreadCCI_cBuf_mb_11$D_IN = srvreadCCI_cBuf_mb_11$port1__read ;
  assign srvreadCCI_cBuf_mb_11$EN = 1'b1 ;

  // register srvreadCCI_cBuf_mb_12
  assign srvreadCCI_cBuf_mb_12$D_IN = srvreadCCI_cBuf_mb_12$port1__read ;
  assign srvreadCCI_cBuf_mb_12$EN = 1'b1 ;

  // register srvreadCCI_cBuf_mb_13
  assign srvreadCCI_cBuf_mb_13$D_IN = srvreadCCI_cBuf_mb_13$port1__read ;
  assign srvreadCCI_cBuf_mb_13$EN = 1'b1 ;

  // register srvreadCCI_cBuf_mb_14
  assign srvreadCCI_cBuf_mb_14$D_IN = srvreadCCI_cBuf_mb_14$port1__read ;
  assign srvreadCCI_cBuf_mb_14$EN = 1'b1 ;

  // register srvreadCCI_cBuf_mb_15
  assign srvreadCCI_cBuf_mb_15$D_IN = srvreadCCI_cBuf_mb_15$port1__read ;
  assign srvreadCCI_cBuf_mb_15$EN = 1'b1 ;

  // register srvreadCCI_cBuf_mb_16
  assign srvreadCCI_cBuf_mb_16$D_IN = srvreadCCI_cBuf_mb_16$port1__read ;
  assign srvreadCCI_cBuf_mb_16$EN = 1'b1 ;

  // register srvreadCCI_cBuf_mb_17
  assign srvreadCCI_cBuf_mb_17$D_IN = srvreadCCI_cBuf_mb_17$port1__read ;
  assign srvreadCCI_cBuf_mb_17$EN = 1'b1 ;

  // register srvreadCCI_cBuf_mb_18
  assign srvreadCCI_cBuf_mb_18$D_IN = srvreadCCI_cBuf_mb_18$port1__read ;
  assign srvreadCCI_cBuf_mb_18$EN = 1'b1 ;

  // register srvreadCCI_cBuf_mb_19
  assign srvreadCCI_cBuf_mb_19$D_IN = srvreadCCI_cBuf_mb_19$port1__read ;
  assign srvreadCCI_cBuf_mb_19$EN = 1'b1 ;

  // register srvreadCCI_cBuf_mb_2
  assign srvreadCCI_cBuf_mb_2$D_IN = srvreadCCI_cBuf_mb_2$port1__read ;
  assign srvreadCCI_cBuf_mb_2$EN = 1'b1 ;

  // register srvreadCCI_cBuf_mb_20
  assign srvreadCCI_cBuf_mb_20$D_IN = srvreadCCI_cBuf_mb_20$port1__read ;
  assign srvreadCCI_cBuf_mb_20$EN = 1'b1 ;

  // register srvreadCCI_cBuf_mb_21
  assign srvreadCCI_cBuf_mb_21$D_IN = srvreadCCI_cBuf_mb_21$port1__read ;
  assign srvreadCCI_cBuf_mb_21$EN = 1'b1 ;

  // register srvreadCCI_cBuf_mb_22
  assign srvreadCCI_cBuf_mb_22$D_IN = srvreadCCI_cBuf_mb_22$port1__read ;
  assign srvreadCCI_cBuf_mb_22$EN = 1'b1 ;

  // register srvreadCCI_cBuf_mb_23
  assign srvreadCCI_cBuf_mb_23$D_IN = srvreadCCI_cBuf_mb_23$port1__read ;
  assign srvreadCCI_cBuf_mb_23$EN = 1'b1 ;

  // register srvreadCCI_cBuf_mb_24
  assign srvreadCCI_cBuf_mb_24$D_IN = srvreadCCI_cBuf_mb_24$port1__read ;
  assign srvreadCCI_cBuf_mb_24$EN = 1'b1 ;

  // register srvreadCCI_cBuf_mb_25
  assign srvreadCCI_cBuf_mb_25$D_IN = srvreadCCI_cBuf_mb_25$port1__read ;
  assign srvreadCCI_cBuf_mb_25$EN = 1'b1 ;

  // register srvreadCCI_cBuf_mb_26
  assign srvreadCCI_cBuf_mb_26$D_IN = srvreadCCI_cBuf_mb_26$port1__read ;
  assign srvreadCCI_cBuf_mb_26$EN = 1'b1 ;

  // register srvreadCCI_cBuf_mb_27
  assign srvreadCCI_cBuf_mb_27$D_IN = srvreadCCI_cBuf_mb_27$port1__read ;
  assign srvreadCCI_cBuf_mb_27$EN = 1'b1 ;

  // register srvreadCCI_cBuf_mb_28
  assign srvreadCCI_cBuf_mb_28$D_IN = srvreadCCI_cBuf_mb_28$port1__read ;
  assign srvreadCCI_cBuf_mb_28$EN = 1'b1 ;

  // register srvreadCCI_cBuf_mb_29
  assign srvreadCCI_cBuf_mb_29$D_IN = srvreadCCI_cBuf_mb_29$port1__read ;
  assign srvreadCCI_cBuf_mb_29$EN = 1'b1 ;

  // register srvreadCCI_cBuf_mb_3
  assign srvreadCCI_cBuf_mb_3$D_IN = srvreadCCI_cBuf_mb_3$port1__read ;
  assign srvreadCCI_cBuf_mb_3$EN = 1'b1 ;

  // register srvreadCCI_cBuf_mb_30
  assign srvreadCCI_cBuf_mb_30$D_IN = srvreadCCI_cBuf_mb_30$port1__read ;
  assign srvreadCCI_cBuf_mb_30$EN = 1'b1 ;

  // register srvreadCCI_cBuf_mb_31
  assign srvreadCCI_cBuf_mb_31$D_IN = srvreadCCI_cBuf_mb_31$port1__read ;
  assign srvreadCCI_cBuf_mb_31$EN = 1'b1 ;

  // register srvreadCCI_cBuf_mb_4
  assign srvreadCCI_cBuf_mb_4$D_IN = srvreadCCI_cBuf_mb_4$port1__read ;
  assign srvreadCCI_cBuf_mb_4$EN = 1'b1 ;

  // register srvreadCCI_cBuf_mb_5
  assign srvreadCCI_cBuf_mb_5$D_IN = srvreadCCI_cBuf_mb_5$port1__read ;
  assign srvreadCCI_cBuf_mb_5$EN = 1'b1 ;

  // register srvreadCCI_cBuf_mb_6
  assign srvreadCCI_cBuf_mb_6$D_IN = srvreadCCI_cBuf_mb_6$port1__read ;
  assign srvreadCCI_cBuf_mb_6$EN = 1'b1 ;

  // register srvreadCCI_cBuf_mb_7
  assign srvreadCCI_cBuf_mb_7$D_IN = srvreadCCI_cBuf_mb_7$port1__read ;
  assign srvreadCCI_cBuf_mb_7$EN = 1'b1 ;

  // register srvreadCCI_cBuf_mb_8
  assign srvreadCCI_cBuf_mb_8$D_IN = srvreadCCI_cBuf_mb_8$port1__read ;
  assign srvreadCCI_cBuf_mb_8$EN = 1'b1 ;

  // register srvreadCCI_cBuf_mb_9
  assign srvreadCCI_cBuf_mb_9$D_IN = srvreadCCI_cBuf_mb_9$port1__read ;
  assign srvreadCCI_cBuf_mb_9$EN = 1'b1 ;

  // register srvreadCCI_cBuf_ridx
  assign srvreadCCI_cBuf_ridx$D_IN =
	     (srvreadCCI_cBuf_ridx == 6'd31) ?
	       6'd0 :
	       srvreadCCI_cBuf_ridx + 6'd1 ;
  assign srvreadCCI_cBuf_ridx$EN = WILL_FIRE_RL_srvmcS_mcAB_get_put_copier ;

  // register srvwriteAVL_cBuf_cb_0
  assign srvwriteAVL_cBuf_cb_0$D_IN = srvwriteAVL_cBuf_cb_0$port3__read ;
  assign srvwriteAVL_cBuf_cb_0$EN = 1'b1 ;

  // register srvwriteAVL_cBuf_cb_1
  assign srvwriteAVL_cBuf_cb_1$D_IN = srvwriteAVL_cBuf_cb_1$port3__read ;
  assign srvwriteAVL_cBuf_cb_1$EN = 1'b1 ;

  // register srvwriteAVL_cBuf_cb_10
  assign srvwriteAVL_cBuf_cb_10$D_IN = srvwriteAVL_cBuf_cb_10$port3__read ;
  assign srvwriteAVL_cBuf_cb_10$EN = 1'b1 ;

  // register srvwriteAVL_cBuf_cb_11
  assign srvwriteAVL_cBuf_cb_11$D_IN = srvwriteAVL_cBuf_cb_11$port3__read ;
  assign srvwriteAVL_cBuf_cb_11$EN = 1'b1 ;

  // register srvwriteAVL_cBuf_cb_12
  assign srvwriteAVL_cBuf_cb_12$D_IN = srvwriteAVL_cBuf_cb_12$port3__read ;
  assign srvwriteAVL_cBuf_cb_12$EN = 1'b1 ;

  // register srvwriteAVL_cBuf_cb_13
  assign srvwriteAVL_cBuf_cb_13$D_IN = srvwriteAVL_cBuf_cb_13$port3__read ;
  assign srvwriteAVL_cBuf_cb_13$EN = 1'b1 ;

  // register srvwriteAVL_cBuf_cb_14
  assign srvwriteAVL_cBuf_cb_14$D_IN = srvwriteAVL_cBuf_cb_14$port3__read ;
  assign srvwriteAVL_cBuf_cb_14$EN = 1'b1 ;

  // register srvwriteAVL_cBuf_cb_15
  assign srvwriteAVL_cBuf_cb_15$D_IN = srvwriteAVL_cBuf_cb_15$port3__read ;
  assign srvwriteAVL_cBuf_cb_15$EN = 1'b1 ;

  // register srvwriteAVL_cBuf_cb_16
  assign srvwriteAVL_cBuf_cb_16$D_IN = srvwriteAVL_cBuf_cb_16$port3__read ;
  assign srvwriteAVL_cBuf_cb_16$EN = 1'b1 ;

  // register srvwriteAVL_cBuf_cb_17
  assign srvwriteAVL_cBuf_cb_17$D_IN = srvwriteAVL_cBuf_cb_17$port3__read ;
  assign srvwriteAVL_cBuf_cb_17$EN = 1'b1 ;

  // register srvwriteAVL_cBuf_cb_18
  assign srvwriteAVL_cBuf_cb_18$D_IN = srvwriteAVL_cBuf_cb_18$port3__read ;
  assign srvwriteAVL_cBuf_cb_18$EN = 1'b1 ;

  // register srvwriteAVL_cBuf_cb_19
  assign srvwriteAVL_cBuf_cb_19$D_IN = srvwriteAVL_cBuf_cb_19$port3__read ;
  assign srvwriteAVL_cBuf_cb_19$EN = 1'b1 ;

  // register srvwriteAVL_cBuf_cb_2
  assign srvwriteAVL_cBuf_cb_2$D_IN = srvwriteAVL_cBuf_cb_2$port3__read ;
  assign srvwriteAVL_cBuf_cb_2$EN = 1'b1 ;

  // register srvwriteAVL_cBuf_cb_20
  assign srvwriteAVL_cBuf_cb_20$D_IN = srvwriteAVL_cBuf_cb_20$port3__read ;
  assign srvwriteAVL_cBuf_cb_20$EN = 1'b1 ;

  // register srvwriteAVL_cBuf_cb_21
  assign srvwriteAVL_cBuf_cb_21$D_IN = srvwriteAVL_cBuf_cb_21$port3__read ;
  assign srvwriteAVL_cBuf_cb_21$EN = 1'b1 ;

  // register srvwriteAVL_cBuf_cb_22
  assign srvwriteAVL_cBuf_cb_22$D_IN = srvwriteAVL_cBuf_cb_22$port3__read ;
  assign srvwriteAVL_cBuf_cb_22$EN = 1'b1 ;

  // register srvwriteAVL_cBuf_cb_23
  assign srvwriteAVL_cBuf_cb_23$D_IN = srvwriteAVL_cBuf_cb_23$port3__read ;
  assign srvwriteAVL_cBuf_cb_23$EN = 1'b1 ;

  // register srvwriteAVL_cBuf_cb_24
  assign srvwriteAVL_cBuf_cb_24$D_IN = srvwriteAVL_cBuf_cb_24$port3__read ;
  assign srvwriteAVL_cBuf_cb_24$EN = 1'b1 ;

  // register srvwriteAVL_cBuf_cb_25
  assign srvwriteAVL_cBuf_cb_25$D_IN = srvwriteAVL_cBuf_cb_25$port3__read ;
  assign srvwriteAVL_cBuf_cb_25$EN = 1'b1 ;

  // register srvwriteAVL_cBuf_cb_26
  assign srvwriteAVL_cBuf_cb_26$D_IN = srvwriteAVL_cBuf_cb_26$port3__read ;
  assign srvwriteAVL_cBuf_cb_26$EN = 1'b1 ;

  // register srvwriteAVL_cBuf_cb_27
  assign srvwriteAVL_cBuf_cb_27$D_IN = srvwriteAVL_cBuf_cb_27$port3__read ;
  assign srvwriteAVL_cBuf_cb_27$EN = 1'b1 ;

  // register srvwriteAVL_cBuf_cb_28
  assign srvwriteAVL_cBuf_cb_28$D_IN = srvwriteAVL_cBuf_cb_28$port3__read ;
  assign srvwriteAVL_cBuf_cb_28$EN = 1'b1 ;

  // register srvwriteAVL_cBuf_cb_29
  assign srvwriteAVL_cBuf_cb_29$D_IN = srvwriteAVL_cBuf_cb_29$port3__read ;
  assign srvwriteAVL_cBuf_cb_29$EN = 1'b1 ;

  // register srvwriteAVL_cBuf_cb_3
  assign srvwriteAVL_cBuf_cb_3$D_IN = srvwriteAVL_cBuf_cb_3$port3__read ;
  assign srvwriteAVL_cBuf_cb_3$EN = 1'b1 ;

  // register srvwriteAVL_cBuf_cb_30
  assign srvwriteAVL_cBuf_cb_30$D_IN = srvwriteAVL_cBuf_cb_30$port3__read ;
  assign srvwriteAVL_cBuf_cb_30$EN = 1'b1 ;

  // register srvwriteAVL_cBuf_cb_31
  assign srvwriteAVL_cBuf_cb_31$D_IN = srvwriteAVL_cBuf_cb_31$port3__read ;
  assign srvwriteAVL_cBuf_cb_31$EN = 1'b1 ;

  // register srvwriteAVL_cBuf_cb_4
  assign srvwriteAVL_cBuf_cb_4$D_IN = srvwriteAVL_cBuf_cb_4$port3__read ;
  assign srvwriteAVL_cBuf_cb_4$EN = 1'b1 ;

  // register srvwriteAVL_cBuf_cb_5
  assign srvwriteAVL_cBuf_cb_5$D_IN = srvwriteAVL_cBuf_cb_5$port3__read ;
  assign srvwriteAVL_cBuf_cb_5$EN = 1'b1 ;

  // register srvwriteAVL_cBuf_cb_6
  assign srvwriteAVL_cBuf_cb_6$D_IN = srvwriteAVL_cBuf_cb_6$port3__read ;
  assign srvwriteAVL_cBuf_cb_6$EN = 1'b1 ;

  // register srvwriteAVL_cBuf_cb_7
  assign srvwriteAVL_cBuf_cb_7$D_IN = srvwriteAVL_cBuf_cb_7$port3__read ;
  assign srvwriteAVL_cBuf_cb_7$EN = 1'b1 ;

  // register srvwriteAVL_cBuf_cb_8
  assign srvwriteAVL_cBuf_cb_8$D_IN = srvwriteAVL_cBuf_cb_8$port3__read ;
  assign srvwriteAVL_cBuf_cb_8$EN = 1'b1 ;

  // register srvwriteAVL_cBuf_cb_9
  assign srvwriteAVL_cBuf_cb_9$D_IN = srvwriteAVL_cBuf_cb_9$port3__read ;
  assign srvwriteAVL_cBuf_cb_9$EN = 1'b1 ;

  // register srvwriteAVL_cBuf_cnt
  assign srvwriteAVL_cBuf_cnt$D_IN = srvwriteAVL_cBuf_cnt$port2__read ;
  assign srvwriteAVL_cBuf_cnt$EN = 1'b1 ;

  // register srvwriteAVL_cBuf_iidx
  assign srvwriteAVL_cBuf_iidx$D_IN =
	     (srvwriteAVL_cBuf_iidx == 6'd31) ?
	       6'd0 :
	       srvwriteAVL_cBuf_iidx + 6'd1 ;
  assign srvwriteAVL_cBuf_iidx$EN = WILL_FIRE_RL_srvmcS_mcAB_get_put_copier ;

  // register srvwriteAVL_cBuf_mb_0
  assign srvwriteAVL_cBuf_mb_0$D_IN = srvwriteAVL_cBuf_mb_0$port1__read ;
  assign srvwriteAVL_cBuf_mb_0$EN = 1'b1 ;

  // register srvwriteAVL_cBuf_mb_1
  assign srvwriteAVL_cBuf_mb_1$D_IN = srvwriteAVL_cBuf_mb_1$port1__read ;
  assign srvwriteAVL_cBuf_mb_1$EN = 1'b1 ;

  // register srvwriteAVL_cBuf_mb_10
  assign srvwriteAVL_cBuf_mb_10$D_IN = srvwriteAVL_cBuf_mb_10$port1__read ;
  assign srvwriteAVL_cBuf_mb_10$EN = 1'b1 ;

  // register srvwriteAVL_cBuf_mb_11
  assign srvwriteAVL_cBuf_mb_11$D_IN = srvwriteAVL_cBuf_mb_11$port1__read ;
  assign srvwriteAVL_cBuf_mb_11$EN = 1'b1 ;

  // register srvwriteAVL_cBuf_mb_12
  assign srvwriteAVL_cBuf_mb_12$D_IN = srvwriteAVL_cBuf_mb_12$port1__read ;
  assign srvwriteAVL_cBuf_mb_12$EN = 1'b1 ;

  // register srvwriteAVL_cBuf_mb_13
  assign srvwriteAVL_cBuf_mb_13$D_IN = srvwriteAVL_cBuf_mb_13$port1__read ;
  assign srvwriteAVL_cBuf_mb_13$EN = 1'b1 ;

  // register srvwriteAVL_cBuf_mb_14
  assign srvwriteAVL_cBuf_mb_14$D_IN = srvwriteAVL_cBuf_mb_14$port1__read ;
  assign srvwriteAVL_cBuf_mb_14$EN = 1'b1 ;

  // register srvwriteAVL_cBuf_mb_15
  assign srvwriteAVL_cBuf_mb_15$D_IN = srvwriteAVL_cBuf_mb_15$port1__read ;
  assign srvwriteAVL_cBuf_mb_15$EN = 1'b1 ;

  // register srvwriteAVL_cBuf_mb_16
  assign srvwriteAVL_cBuf_mb_16$D_IN = srvwriteAVL_cBuf_mb_16$port1__read ;
  assign srvwriteAVL_cBuf_mb_16$EN = 1'b1 ;

  // register srvwriteAVL_cBuf_mb_17
  assign srvwriteAVL_cBuf_mb_17$D_IN = srvwriteAVL_cBuf_mb_17$port1__read ;
  assign srvwriteAVL_cBuf_mb_17$EN = 1'b1 ;

  // register srvwriteAVL_cBuf_mb_18
  assign srvwriteAVL_cBuf_mb_18$D_IN = srvwriteAVL_cBuf_mb_18$port1__read ;
  assign srvwriteAVL_cBuf_mb_18$EN = 1'b1 ;

  // register srvwriteAVL_cBuf_mb_19
  assign srvwriteAVL_cBuf_mb_19$D_IN = srvwriteAVL_cBuf_mb_19$port1__read ;
  assign srvwriteAVL_cBuf_mb_19$EN = 1'b1 ;

  // register srvwriteAVL_cBuf_mb_2
  assign srvwriteAVL_cBuf_mb_2$D_IN = srvwriteAVL_cBuf_mb_2$port1__read ;
  assign srvwriteAVL_cBuf_mb_2$EN = 1'b1 ;

  // register srvwriteAVL_cBuf_mb_20
  assign srvwriteAVL_cBuf_mb_20$D_IN = srvwriteAVL_cBuf_mb_20$port1__read ;
  assign srvwriteAVL_cBuf_mb_20$EN = 1'b1 ;

  // register srvwriteAVL_cBuf_mb_21
  assign srvwriteAVL_cBuf_mb_21$D_IN = srvwriteAVL_cBuf_mb_21$port1__read ;
  assign srvwriteAVL_cBuf_mb_21$EN = 1'b1 ;

  // register srvwriteAVL_cBuf_mb_22
  assign srvwriteAVL_cBuf_mb_22$D_IN = srvwriteAVL_cBuf_mb_22$port1__read ;
  assign srvwriteAVL_cBuf_mb_22$EN = 1'b1 ;

  // register srvwriteAVL_cBuf_mb_23
  assign srvwriteAVL_cBuf_mb_23$D_IN = srvwriteAVL_cBuf_mb_23$port1__read ;
  assign srvwriteAVL_cBuf_mb_23$EN = 1'b1 ;

  // register srvwriteAVL_cBuf_mb_24
  assign srvwriteAVL_cBuf_mb_24$D_IN = srvwriteAVL_cBuf_mb_24$port1__read ;
  assign srvwriteAVL_cBuf_mb_24$EN = 1'b1 ;

  // register srvwriteAVL_cBuf_mb_25
  assign srvwriteAVL_cBuf_mb_25$D_IN = srvwriteAVL_cBuf_mb_25$port1__read ;
  assign srvwriteAVL_cBuf_mb_25$EN = 1'b1 ;

  // register srvwriteAVL_cBuf_mb_26
  assign srvwriteAVL_cBuf_mb_26$D_IN = srvwriteAVL_cBuf_mb_26$port1__read ;
  assign srvwriteAVL_cBuf_mb_26$EN = 1'b1 ;

  // register srvwriteAVL_cBuf_mb_27
  assign srvwriteAVL_cBuf_mb_27$D_IN = srvwriteAVL_cBuf_mb_27$port1__read ;
  assign srvwriteAVL_cBuf_mb_27$EN = 1'b1 ;

  // register srvwriteAVL_cBuf_mb_28
  assign srvwriteAVL_cBuf_mb_28$D_IN = srvwriteAVL_cBuf_mb_28$port1__read ;
  assign srvwriteAVL_cBuf_mb_28$EN = 1'b1 ;

  // register srvwriteAVL_cBuf_mb_29
  assign srvwriteAVL_cBuf_mb_29$D_IN = srvwriteAVL_cBuf_mb_29$port1__read ;
  assign srvwriteAVL_cBuf_mb_29$EN = 1'b1 ;

  // register srvwriteAVL_cBuf_mb_3
  assign srvwriteAVL_cBuf_mb_3$D_IN = srvwriteAVL_cBuf_mb_3$port1__read ;
  assign srvwriteAVL_cBuf_mb_3$EN = 1'b1 ;

  // register srvwriteAVL_cBuf_mb_30
  assign srvwriteAVL_cBuf_mb_30$D_IN = srvwriteAVL_cBuf_mb_30$port1__read ;
  assign srvwriteAVL_cBuf_mb_30$EN = 1'b1 ;

  // register srvwriteAVL_cBuf_mb_31
  assign srvwriteAVL_cBuf_mb_31$D_IN = srvwriteAVL_cBuf_mb_31$port1__read ;
  assign srvwriteAVL_cBuf_mb_31$EN = 1'b1 ;

  // register srvwriteAVL_cBuf_mb_4
  assign srvwriteAVL_cBuf_mb_4$D_IN = srvwriteAVL_cBuf_mb_4$port1__read ;
  assign srvwriteAVL_cBuf_mb_4$EN = 1'b1 ;

  // register srvwriteAVL_cBuf_mb_5
  assign srvwriteAVL_cBuf_mb_5$D_IN = srvwriteAVL_cBuf_mb_5$port1__read ;
  assign srvwriteAVL_cBuf_mb_5$EN = 1'b1 ;

  // register srvwriteAVL_cBuf_mb_6
  assign srvwriteAVL_cBuf_mb_6$D_IN = srvwriteAVL_cBuf_mb_6$port1__read ;
  assign srvwriteAVL_cBuf_mb_6$EN = 1'b1 ;

  // register srvwriteAVL_cBuf_mb_7
  assign srvwriteAVL_cBuf_mb_7$D_IN = srvwriteAVL_cBuf_mb_7$port1__read ;
  assign srvwriteAVL_cBuf_mb_7$EN = 1'b1 ;

  // register srvwriteAVL_cBuf_mb_8
  assign srvwriteAVL_cBuf_mb_8$D_IN = srvwriteAVL_cBuf_mb_8$port1__read ;
  assign srvwriteAVL_cBuf_mb_8$EN = 1'b1 ;

  // register srvwriteAVL_cBuf_mb_9
  assign srvwriteAVL_cBuf_mb_9$D_IN = srvwriteAVL_cBuf_mb_9$port1__read ;
  assign srvwriteAVL_cBuf_mb_9$EN = 1'b1 ;

  // register srvwriteAVL_cBuf_ridx
  assign srvwriteAVL_cBuf_ridx$D_IN =
	     (srvwriteAVL_cBuf_ridx == 6'd31) ?
	       6'd0 :
	       srvwriteAVL_cBuf_ridx + 6'd1 ;
  assign srvwriteAVL_cBuf_ridx$EN = WILL_FIRE_RL_srvmcS_mcAB_pop_write ;

  // register srvwriteCCI_cBuf_cb_0
  assign srvwriteCCI_cBuf_cb_0$D_IN = srvwriteCCI_cBuf_cb_0$port3__read ;
  assign srvwriteCCI_cBuf_cb_0$EN = 1'b1 ;

  // register srvwriteCCI_cBuf_cb_1
  assign srvwriteCCI_cBuf_cb_1$D_IN = srvwriteCCI_cBuf_cb_1$port3__read ;
  assign srvwriteCCI_cBuf_cb_1$EN = 1'b1 ;

  // register srvwriteCCI_cBuf_cb_10
  assign srvwriteCCI_cBuf_cb_10$D_IN = srvwriteCCI_cBuf_cb_10$port3__read ;
  assign srvwriteCCI_cBuf_cb_10$EN = 1'b1 ;

  // register srvwriteCCI_cBuf_cb_11
  assign srvwriteCCI_cBuf_cb_11$D_IN = srvwriteCCI_cBuf_cb_11$port3__read ;
  assign srvwriteCCI_cBuf_cb_11$EN = 1'b1 ;

  // register srvwriteCCI_cBuf_cb_12
  assign srvwriteCCI_cBuf_cb_12$D_IN = srvwriteCCI_cBuf_cb_12$port3__read ;
  assign srvwriteCCI_cBuf_cb_12$EN = 1'b1 ;

  // register srvwriteCCI_cBuf_cb_13
  assign srvwriteCCI_cBuf_cb_13$D_IN = srvwriteCCI_cBuf_cb_13$port3__read ;
  assign srvwriteCCI_cBuf_cb_13$EN = 1'b1 ;

  // register srvwriteCCI_cBuf_cb_14
  assign srvwriteCCI_cBuf_cb_14$D_IN = srvwriteCCI_cBuf_cb_14$port3__read ;
  assign srvwriteCCI_cBuf_cb_14$EN = 1'b1 ;

  // register srvwriteCCI_cBuf_cb_15
  assign srvwriteCCI_cBuf_cb_15$D_IN = srvwriteCCI_cBuf_cb_15$port3__read ;
  assign srvwriteCCI_cBuf_cb_15$EN = 1'b1 ;

  // register srvwriteCCI_cBuf_cb_16
  assign srvwriteCCI_cBuf_cb_16$D_IN = srvwriteCCI_cBuf_cb_16$port3__read ;
  assign srvwriteCCI_cBuf_cb_16$EN = 1'b1 ;

  // register srvwriteCCI_cBuf_cb_17
  assign srvwriteCCI_cBuf_cb_17$D_IN = srvwriteCCI_cBuf_cb_17$port3__read ;
  assign srvwriteCCI_cBuf_cb_17$EN = 1'b1 ;

  // register srvwriteCCI_cBuf_cb_18
  assign srvwriteCCI_cBuf_cb_18$D_IN = srvwriteCCI_cBuf_cb_18$port3__read ;
  assign srvwriteCCI_cBuf_cb_18$EN = 1'b1 ;

  // register srvwriteCCI_cBuf_cb_19
  assign srvwriteCCI_cBuf_cb_19$D_IN = srvwriteCCI_cBuf_cb_19$port3__read ;
  assign srvwriteCCI_cBuf_cb_19$EN = 1'b1 ;

  // register srvwriteCCI_cBuf_cb_2
  assign srvwriteCCI_cBuf_cb_2$D_IN = srvwriteCCI_cBuf_cb_2$port3__read ;
  assign srvwriteCCI_cBuf_cb_2$EN = 1'b1 ;

  // register srvwriteCCI_cBuf_cb_20
  assign srvwriteCCI_cBuf_cb_20$D_IN = srvwriteCCI_cBuf_cb_20$port3__read ;
  assign srvwriteCCI_cBuf_cb_20$EN = 1'b1 ;

  // register srvwriteCCI_cBuf_cb_21
  assign srvwriteCCI_cBuf_cb_21$D_IN = srvwriteCCI_cBuf_cb_21$port3__read ;
  assign srvwriteCCI_cBuf_cb_21$EN = 1'b1 ;

  // register srvwriteCCI_cBuf_cb_22
  assign srvwriteCCI_cBuf_cb_22$D_IN = srvwriteCCI_cBuf_cb_22$port3__read ;
  assign srvwriteCCI_cBuf_cb_22$EN = 1'b1 ;

  // register srvwriteCCI_cBuf_cb_23
  assign srvwriteCCI_cBuf_cb_23$D_IN = srvwriteCCI_cBuf_cb_23$port3__read ;
  assign srvwriteCCI_cBuf_cb_23$EN = 1'b1 ;

  // register srvwriteCCI_cBuf_cb_24
  assign srvwriteCCI_cBuf_cb_24$D_IN = srvwriteCCI_cBuf_cb_24$port3__read ;
  assign srvwriteCCI_cBuf_cb_24$EN = 1'b1 ;

  // register srvwriteCCI_cBuf_cb_25
  assign srvwriteCCI_cBuf_cb_25$D_IN = srvwriteCCI_cBuf_cb_25$port3__read ;
  assign srvwriteCCI_cBuf_cb_25$EN = 1'b1 ;

  // register srvwriteCCI_cBuf_cb_26
  assign srvwriteCCI_cBuf_cb_26$D_IN = srvwriteCCI_cBuf_cb_26$port3__read ;
  assign srvwriteCCI_cBuf_cb_26$EN = 1'b1 ;

  // register srvwriteCCI_cBuf_cb_27
  assign srvwriteCCI_cBuf_cb_27$D_IN = srvwriteCCI_cBuf_cb_27$port3__read ;
  assign srvwriteCCI_cBuf_cb_27$EN = 1'b1 ;

  // register srvwriteCCI_cBuf_cb_28
  assign srvwriteCCI_cBuf_cb_28$D_IN = srvwriteCCI_cBuf_cb_28$port3__read ;
  assign srvwriteCCI_cBuf_cb_28$EN = 1'b1 ;

  // register srvwriteCCI_cBuf_cb_29
  assign srvwriteCCI_cBuf_cb_29$D_IN = srvwriteCCI_cBuf_cb_29$port3__read ;
  assign srvwriteCCI_cBuf_cb_29$EN = 1'b1 ;

  // register srvwriteCCI_cBuf_cb_3
  assign srvwriteCCI_cBuf_cb_3$D_IN = srvwriteCCI_cBuf_cb_3$port3__read ;
  assign srvwriteCCI_cBuf_cb_3$EN = 1'b1 ;

  // register srvwriteCCI_cBuf_cb_30
  assign srvwriteCCI_cBuf_cb_30$D_IN = srvwriteCCI_cBuf_cb_30$port3__read ;
  assign srvwriteCCI_cBuf_cb_30$EN = 1'b1 ;

  // register srvwriteCCI_cBuf_cb_31
  assign srvwriteCCI_cBuf_cb_31$D_IN = srvwriteCCI_cBuf_cb_31$port3__read ;
  assign srvwriteCCI_cBuf_cb_31$EN = 1'b1 ;

  // register srvwriteCCI_cBuf_cb_4
  assign srvwriteCCI_cBuf_cb_4$D_IN = srvwriteCCI_cBuf_cb_4$port3__read ;
  assign srvwriteCCI_cBuf_cb_4$EN = 1'b1 ;

  // register srvwriteCCI_cBuf_cb_5
  assign srvwriteCCI_cBuf_cb_5$D_IN = srvwriteCCI_cBuf_cb_5$port3__read ;
  assign srvwriteCCI_cBuf_cb_5$EN = 1'b1 ;

  // register srvwriteCCI_cBuf_cb_6
  assign srvwriteCCI_cBuf_cb_6$D_IN = srvwriteCCI_cBuf_cb_6$port3__read ;
  assign srvwriteCCI_cBuf_cb_6$EN = 1'b1 ;

  // register srvwriteCCI_cBuf_cb_7
  assign srvwriteCCI_cBuf_cb_7$D_IN = srvwriteCCI_cBuf_cb_7$port3__read ;
  assign srvwriteCCI_cBuf_cb_7$EN = 1'b1 ;

  // register srvwriteCCI_cBuf_cb_8
  assign srvwriteCCI_cBuf_cb_8$D_IN = srvwriteCCI_cBuf_cb_8$port3__read ;
  assign srvwriteCCI_cBuf_cb_8$EN = 1'b1 ;

  // register srvwriteCCI_cBuf_cb_9
  assign srvwriteCCI_cBuf_cb_9$D_IN = srvwriteCCI_cBuf_cb_9$port3__read ;
  assign srvwriteCCI_cBuf_cb_9$EN = 1'b1 ;

  // register srvwriteCCI_cBuf_cnt
  assign srvwriteCCI_cBuf_cnt$D_IN = srvwriteCCI_cBuf_cnt$port2__read ;
  assign srvwriteCCI_cBuf_cnt$EN = 1'b1 ;

  // register srvwriteCCI_cBuf_iidx
  assign srvwriteCCI_cBuf_iidx$D_IN =
	     (srvwriteCCI_cBuf_iidx == 6'd31) ?
	       6'd0 :
	       srvwriteCCI_cBuf_iidx + 6'd1 ;
  assign srvwriteCCI_cBuf_iidx$EN = WILL_FIRE_RL_srvmcS_mcBA_get_put_copier ;

  // register srvwriteCCI_cBuf_mb_0
  assign srvwriteCCI_cBuf_mb_0$D_IN = srvwriteCCI_cBuf_mb_0$port1__read ;
  assign srvwriteCCI_cBuf_mb_0$EN = 1'b1 ;

  // register srvwriteCCI_cBuf_mb_1
  assign srvwriteCCI_cBuf_mb_1$D_IN = srvwriteCCI_cBuf_mb_1$port1__read ;
  assign srvwriteCCI_cBuf_mb_1$EN = 1'b1 ;

  // register srvwriteCCI_cBuf_mb_10
  assign srvwriteCCI_cBuf_mb_10$D_IN = srvwriteCCI_cBuf_mb_10$port1__read ;
  assign srvwriteCCI_cBuf_mb_10$EN = 1'b1 ;

  // register srvwriteCCI_cBuf_mb_11
  assign srvwriteCCI_cBuf_mb_11$D_IN = srvwriteCCI_cBuf_mb_11$port1__read ;
  assign srvwriteCCI_cBuf_mb_11$EN = 1'b1 ;

  // register srvwriteCCI_cBuf_mb_12
  assign srvwriteCCI_cBuf_mb_12$D_IN = srvwriteCCI_cBuf_mb_12$port1__read ;
  assign srvwriteCCI_cBuf_mb_12$EN = 1'b1 ;

  // register srvwriteCCI_cBuf_mb_13
  assign srvwriteCCI_cBuf_mb_13$D_IN = srvwriteCCI_cBuf_mb_13$port1__read ;
  assign srvwriteCCI_cBuf_mb_13$EN = 1'b1 ;

  // register srvwriteCCI_cBuf_mb_14
  assign srvwriteCCI_cBuf_mb_14$D_IN = srvwriteCCI_cBuf_mb_14$port1__read ;
  assign srvwriteCCI_cBuf_mb_14$EN = 1'b1 ;

  // register srvwriteCCI_cBuf_mb_15
  assign srvwriteCCI_cBuf_mb_15$D_IN = srvwriteCCI_cBuf_mb_15$port1__read ;
  assign srvwriteCCI_cBuf_mb_15$EN = 1'b1 ;

  // register srvwriteCCI_cBuf_mb_16
  assign srvwriteCCI_cBuf_mb_16$D_IN = srvwriteCCI_cBuf_mb_16$port1__read ;
  assign srvwriteCCI_cBuf_mb_16$EN = 1'b1 ;

  // register srvwriteCCI_cBuf_mb_17
  assign srvwriteCCI_cBuf_mb_17$D_IN = srvwriteCCI_cBuf_mb_17$port1__read ;
  assign srvwriteCCI_cBuf_mb_17$EN = 1'b1 ;

  // register srvwriteCCI_cBuf_mb_18
  assign srvwriteCCI_cBuf_mb_18$D_IN = srvwriteCCI_cBuf_mb_18$port1__read ;
  assign srvwriteCCI_cBuf_mb_18$EN = 1'b1 ;

  // register srvwriteCCI_cBuf_mb_19
  assign srvwriteCCI_cBuf_mb_19$D_IN = srvwriteCCI_cBuf_mb_19$port1__read ;
  assign srvwriteCCI_cBuf_mb_19$EN = 1'b1 ;

  // register srvwriteCCI_cBuf_mb_2
  assign srvwriteCCI_cBuf_mb_2$D_IN = srvwriteCCI_cBuf_mb_2$port1__read ;
  assign srvwriteCCI_cBuf_mb_2$EN = 1'b1 ;

  // register srvwriteCCI_cBuf_mb_20
  assign srvwriteCCI_cBuf_mb_20$D_IN = srvwriteCCI_cBuf_mb_20$port1__read ;
  assign srvwriteCCI_cBuf_mb_20$EN = 1'b1 ;

  // register srvwriteCCI_cBuf_mb_21
  assign srvwriteCCI_cBuf_mb_21$D_IN = srvwriteCCI_cBuf_mb_21$port1__read ;
  assign srvwriteCCI_cBuf_mb_21$EN = 1'b1 ;

  // register srvwriteCCI_cBuf_mb_22
  assign srvwriteCCI_cBuf_mb_22$D_IN = srvwriteCCI_cBuf_mb_22$port1__read ;
  assign srvwriteCCI_cBuf_mb_22$EN = 1'b1 ;

  // register srvwriteCCI_cBuf_mb_23
  assign srvwriteCCI_cBuf_mb_23$D_IN = srvwriteCCI_cBuf_mb_23$port1__read ;
  assign srvwriteCCI_cBuf_mb_23$EN = 1'b1 ;

  // register srvwriteCCI_cBuf_mb_24
  assign srvwriteCCI_cBuf_mb_24$D_IN = srvwriteCCI_cBuf_mb_24$port1__read ;
  assign srvwriteCCI_cBuf_mb_24$EN = 1'b1 ;

  // register srvwriteCCI_cBuf_mb_25
  assign srvwriteCCI_cBuf_mb_25$D_IN = srvwriteCCI_cBuf_mb_25$port1__read ;
  assign srvwriteCCI_cBuf_mb_25$EN = 1'b1 ;

  // register srvwriteCCI_cBuf_mb_26
  assign srvwriteCCI_cBuf_mb_26$D_IN = srvwriteCCI_cBuf_mb_26$port1__read ;
  assign srvwriteCCI_cBuf_mb_26$EN = 1'b1 ;

  // register srvwriteCCI_cBuf_mb_27
  assign srvwriteCCI_cBuf_mb_27$D_IN = srvwriteCCI_cBuf_mb_27$port1__read ;
  assign srvwriteCCI_cBuf_mb_27$EN = 1'b1 ;

  // register srvwriteCCI_cBuf_mb_28
  assign srvwriteCCI_cBuf_mb_28$D_IN = srvwriteCCI_cBuf_mb_28$port1__read ;
  assign srvwriteCCI_cBuf_mb_28$EN = 1'b1 ;

  // register srvwriteCCI_cBuf_mb_29
  assign srvwriteCCI_cBuf_mb_29$D_IN = srvwriteCCI_cBuf_mb_29$port1__read ;
  assign srvwriteCCI_cBuf_mb_29$EN = 1'b1 ;

  // register srvwriteCCI_cBuf_mb_3
  assign srvwriteCCI_cBuf_mb_3$D_IN = srvwriteCCI_cBuf_mb_3$port1__read ;
  assign srvwriteCCI_cBuf_mb_3$EN = 1'b1 ;

  // register srvwriteCCI_cBuf_mb_30
  assign srvwriteCCI_cBuf_mb_30$D_IN = srvwriteCCI_cBuf_mb_30$port1__read ;
  assign srvwriteCCI_cBuf_mb_30$EN = 1'b1 ;

  // register srvwriteCCI_cBuf_mb_31
  assign srvwriteCCI_cBuf_mb_31$D_IN = srvwriteCCI_cBuf_mb_31$port1__read ;
  assign srvwriteCCI_cBuf_mb_31$EN = 1'b1 ;

  // register srvwriteCCI_cBuf_mb_4
  assign srvwriteCCI_cBuf_mb_4$D_IN = srvwriteCCI_cBuf_mb_4$port1__read ;
  assign srvwriteCCI_cBuf_mb_4$EN = 1'b1 ;

  // register srvwriteCCI_cBuf_mb_5
  assign srvwriteCCI_cBuf_mb_5$D_IN = srvwriteCCI_cBuf_mb_5$port1__read ;
  assign srvwriteCCI_cBuf_mb_5$EN = 1'b1 ;

  // register srvwriteCCI_cBuf_mb_6
  assign srvwriteCCI_cBuf_mb_6$D_IN = srvwriteCCI_cBuf_mb_6$port1__read ;
  assign srvwriteCCI_cBuf_mb_6$EN = 1'b1 ;

  // register srvwriteCCI_cBuf_mb_7
  assign srvwriteCCI_cBuf_mb_7$D_IN = srvwriteCCI_cBuf_mb_7$port1__read ;
  assign srvwriteCCI_cBuf_mb_7$EN = 1'b1 ;

  // register srvwriteCCI_cBuf_mb_8
  assign srvwriteCCI_cBuf_mb_8$D_IN = srvwriteCCI_cBuf_mb_8$port1__read ;
  assign srvwriteCCI_cBuf_mb_8$EN = 1'b1 ;

  // register srvwriteCCI_cBuf_mb_9
  assign srvwriteCCI_cBuf_mb_9$D_IN = srvwriteCCI_cBuf_mb_9$port1__read ;
  assign srvwriteCCI_cBuf_mb_9$EN = 1'b1 ;

  // register srvwriteCCI_cBuf_ridx
  assign srvwriteCCI_cBuf_ridx$D_IN =
	     (srvwriteCCI_cBuf_ridx == 6'd31) ?
	       6'd0 :
	       srvwriteCCI_cBuf_ridx + 6'd1 ;
  assign srvwriteCCI_cBuf_ridx$EN = WILL_FIRE_RL_srvmcS_mcBA_pop_write ;

  // register topA_convert_addrReg
  assign topA_convert_addrReg$D_IN =
	     topA_convert_writeReqQ_m$EMPTY_N ?
	       topA_convert_writeReqQ_a$D_OUT :
	       topA_convert_readReqQ_a$D_OUT ;
  assign topA_convert_addrReg$EN = MUX_topA_convert_readReg$write_1__SEL_1 ;

  // register topA_convert_dataIn
  assign topA_convert_dataIn$D_IN = topA_readdata ;
  assign topA_convert_dataIn$EN = 1'd1 ;

  // register topA_convert_dataOut
  assign topA_convert_dataOut$D_IN =
	     topA_convert_writeReqQ_m$EMPTY_N ?
	       topA_convert_writeDataQ$D_OUT :
	       512'd0 ;
  assign topA_convert_dataOut$EN = MUX_topA_convert_readReg$write_1__SEL_1 ;

  // register topA_convert_readReg
  assign topA_convert_readReg$D_IN =
	     MUX_topA_convert_readReg$write_1__SEL_1 &&
	     !topA_convert_writeReqQ_m$EMPTY_N ;
  assign topA_convert_readReg$EN =
	     MUX_topA_convert_readReg$write_1__SEL_1 ||
	     WILL_FIRE_RL_topA_convert_handleReq ;

  // register topA_convert_readdatavalidIn
  assign topA_convert_readdatavalidIn$D_IN = topA_readdatavalid ;
  assign topA_convert_readdatavalidIn$EN = 1'd1 ;

  // register topA_convert_state
  assign topA_convert_state$D_IN =
	     MUX_topA_convert_readReg$write_1__SEL_1 ?
	       MUX_topA_convert_state$write_1__VAL_1 :
	       2'd0 ;
  assign topA_convert_state$EN =
	     MUX_topA_convert_readReg$write_1__SEL_1 ||
	     WILL_FIRE_RL_topA_convert_handleReq ;

  // register topA_convert_writeReg
  assign topA_convert_writeReg$D_IN =
	     MUX_topA_convert_readReg$write_1__SEL_1 &&
	     topA_convert_writeReqQ_m$EMPTY_N ;
  assign topA_convert_writeReg$EN =
	     MUX_topA_convert_readReg$write_1__SEL_1 ||
	     WILL_FIRE_RL_topA_convert_handleReq ;

  // register topC_convert_w_rdRspData
  assign topC_convert_w_rdRspData$D_IN = topC_rdRspData_d ;
  assign topC_convert_w_rdRspData$EN = 1'd1 ;

  // register topC_convert_w_rdRspMdata
  assign topC_convert_w_rdRspMdata$D_IN = topC_rdRspMdata_m ;
  assign topC_convert_w_rdRspMdata$EN = 1'd1 ;

  // register topC_convert_w_rdRspValid
  assign topC_convert_w_rdRspValid$D_IN = topC_rdRspValid_b ;
  assign topC_convert_w_rdRspValid$EN = 1'd1 ;

  // register topC_convert_w_wrRspMdata
  assign topC_convert_w_wrRspMdata$D_IN = topC_wrRspMdata_m ;
  assign topC_convert_w_wrRspMdata$EN = 1'd1 ;

  // register topC_convert_w_wrRspValid
  assign topC_convert_w_wrRspValid$D_IN = topC_wrRspValid_b ;
  assign topC_convert_w_wrRspValid$EN = 1'd1 ;

  // submodule srvmcS_inF
  assign srvmcS_inF$D_IN = 896'h0 ;
  assign srvmcS_inF$ENQ = 1'b0 ;
  assign srvmcS_inF$DEQ = 1'b0 ;
  assign srvmcS_inF$CLR = 1'b0 ;

  // submodule srvmcS_mcAB_inF
  assign srvmcS_mcAB_inF$D_IN = 896'h0 ;
  assign srvmcS_mcAB_inF$ENQ = 1'b0 ;
  assign srvmcS_mcAB_inF$DEQ = 1'b0 ;
  assign srvmcS_mcAB_inF$CLR = 1'b0 ;

  // submodule srvmcS_mcAB_outF
  assign srvmcS_mcAB_outF$D_IN =
	     { 512'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA,
	       srvmcS_mcAB_outHead } ;
  assign srvmcS_mcAB_outF$ENQ = srvmcS_mcAB_txRsp$whas ;
  assign srvmcS_mcAB_outF$DEQ = srvmcS_mcAB_rxIn$whas ;
  assign srvmcS_mcAB_outF$CLR = 1'b0 ;

  // submodule srvmcS_mcBA_inF
  assign srvmcS_mcBA_inF$D_IN = 896'h0 ;
  assign srvmcS_mcBA_inF$ENQ = 1'b0 ;
  assign srvmcS_mcBA_inF$DEQ = 1'b0 ;
  assign srvmcS_mcBA_inF$CLR = 1'b0 ;

  // submodule srvmcS_mcBA_outF
  assign srvmcS_mcBA_outF$D_IN =
	     { 512'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA,
	       srvmcS_mcBA_outHead } ;
  assign srvmcS_mcBA_outF$ENQ = srvmcS_mcBA_txRsp$whas ;
  assign srvmcS_mcBA_outF$DEQ = srvmcS_mcBA_rxIn$whas ;
  assign srvmcS_mcBA_outF$CLR = 1'b0 ;

  // submodule srvmcS_outF
  assign srvmcS_outF$D_IN =
	     { 512'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA,
	       srvmcS_outHead } ;
  assign srvmcS_outF$ENQ = MUX_srvmcS_busy$write_1__SEL_1 ;
  assign srvmcS_outF$DEQ = EN_mcS_rxPop ;
  assign srvmcS_outF$CLR = 1'b0 ;

  // submodule topA_convert_readReqQ_a
  assign topA_convert_readReqQ_a$D_IN =
	     x__h84027[31:0] + regsetRd_addr_readAVL[31:0] ;
  assign topA_convert_readReqQ_a$ENQ = WILL_FIRE_RL_srvmcS_mcBA_put_read ;
  assign topA_convert_readReqQ_a$DEQ =
	     topA_convert_state == 2'd0 &&
	     !topA_convert_writeReqQ_m$EMPTY_N &&
	     topA_convert_readReqQ_m$EMPTY_N &&
	     topA_convert_readTagQ$FULL_N ;
  assign topA_convert_readReqQ_a$CLR = 1'b0 ;

  // submodule topA_convert_readReqQ_m
  assign topA_convert_readReqQ_m$D_IN = { 9'd0, srvreadAVL_cBuf_iidx[4:0] } ;
  assign topA_convert_readReqQ_m$ENQ = WILL_FIRE_RL_srvmcS_mcBA_put_read ;
  assign topA_convert_readReqQ_m$DEQ =
	     topA_convert_state == 2'd0 &&
	     !topA_convert_writeReqQ_m$EMPTY_N &&
	     topA_convert_readReqQ_m$EMPTY_N &&
	     topA_convert_readTagQ$FULL_N ;
  assign topA_convert_readReqQ_m$CLR = 1'b0 ;

  // submodule topA_convert_readRespQ
  assign topA_convert_readRespQ$D_IN = topA_convert_readTagQ$D_OUT ;
  assign topA_convert_readRespQ$ENQ = topA_convert_readdatavalidIn ;
  assign topA_convert_readRespQ$DEQ = topA_convert_readRespQ$EMPTY_N ;
  assign topA_convert_readRespQ$CLR = 1'b0 ;

  // submodule topA_convert_readRespQ_d
  assign topA_convert_readRespQ_d$D_IN = topA_convert_dataIn ;
  assign topA_convert_readRespQ_d$ENQ = topA_convert_readdatavalidIn ;
  assign topA_convert_readRespQ_d$DEQ = topA_convert_readRespQ$EMPTY_N ;
  assign topA_convert_readRespQ_d$CLR = 1'b0 ;

  // submodule topA_convert_readTagQ
  assign topA_convert_readTagQ$D_IN = topA_convert_readReqQ_m$D_OUT ;
  assign topA_convert_readTagQ$ENQ =
	     topA_convert_state == 2'd0 &&
	     !topA_convert_writeReqQ_m$EMPTY_N &&
	     topA_convert_readReqQ_m$EMPTY_N &&
	     topA_convert_readTagQ$FULL_N ;
  assign topA_convert_readTagQ$DEQ = topA_convert_readdatavalidIn ;
  assign topA_convert_readTagQ$CLR = 1'b0 ;

  // submodule topA_convert_writeDataQ
  always@(srvreadCCI_cBuf_ridx or
	  srvreadCCI_cBuf_cb_0$port2__read or
	  srvreadCCI_cBuf_cb_1$port2__read or
	  srvreadCCI_cBuf_cb_2$port2__read or
	  srvreadCCI_cBuf_cb_3$port2__read or
	  srvreadCCI_cBuf_cb_4$port2__read or
	  srvreadCCI_cBuf_cb_5$port2__read or
	  srvreadCCI_cBuf_cb_6$port2__read or
	  srvreadCCI_cBuf_cb_7$port2__read or
	  srvreadCCI_cBuf_cb_8$port2__read or
	  srvreadCCI_cBuf_cb_9$port2__read or
	  srvreadCCI_cBuf_cb_10$port2__read or
	  srvreadCCI_cBuf_cb_11$port2__read or
	  srvreadCCI_cBuf_cb_12$port2__read or
	  srvreadCCI_cBuf_cb_13$port2__read or
	  srvreadCCI_cBuf_cb_14$port2__read or
	  srvreadCCI_cBuf_cb_15$port2__read or
	  srvreadCCI_cBuf_cb_16$port2__read or
	  srvreadCCI_cBuf_cb_17$port2__read or
	  srvreadCCI_cBuf_cb_18$port2__read or
	  srvreadCCI_cBuf_cb_19$port2__read or
	  srvreadCCI_cBuf_cb_20$port2__read or
	  srvreadCCI_cBuf_cb_21$port2__read or
	  srvreadCCI_cBuf_cb_22$port2__read or
	  srvreadCCI_cBuf_cb_23$port2__read or
	  srvreadCCI_cBuf_cb_24$port2__read or
	  srvreadCCI_cBuf_cb_25$port2__read or
	  srvreadCCI_cBuf_cb_26$port2__read or
	  srvreadCCI_cBuf_cb_27$port2__read or
	  srvreadCCI_cBuf_cb_28$port2__read or
	  srvreadCCI_cBuf_cb_29$port2__read or
	  srvreadCCI_cBuf_cb_30$port2__read or
	  srvreadCCI_cBuf_cb_31$port2__read)
  begin
    case (srvreadCCI_cBuf_ridx)
      6'd0:
	  topA_convert_writeDataQ$D_IN =
	      srvreadCCI_cBuf_cb_0$port2__read[511:0];
      6'd1:
	  topA_convert_writeDataQ$D_IN =
	      srvreadCCI_cBuf_cb_1$port2__read[511:0];
      6'd2:
	  topA_convert_writeDataQ$D_IN =
	      srvreadCCI_cBuf_cb_2$port2__read[511:0];
      6'd3:
	  topA_convert_writeDataQ$D_IN =
	      srvreadCCI_cBuf_cb_3$port2__read[511:0];
      6'd4:
	  topA_convert_writeDataQ$D_IN =
	      srvreadCCI_cBuf_cb_4$port2__read[511:0];
      6'd5:
	  topA_convert_writeDataQ$D_IN =
	      srvreadCCI_cBuf_cb_5$port2__read[511:0];
      6'd6:
	  topA_convert_writeDataQ$D_IN =
	      srvreadCCI_cBuf_cb_6$port2__read[511:0];
      6'd7:
	  topA_convert_writeDataQ$D_IN =
	      srvreadCCI_cBuf_cb_7$port2__read[511:0];
      6'd8:
	  topA_convert_writeDataQ$D_IN =
	      srvreadCCI_cBuf_cb_8$port2__read[511:0];
      6'd9:
	  topA_convert_writeDataQ$D_IN =
	      srvreadCCI_cBuf_cb_9$port2__read[511:0];
      6'd10:
	  topA_convert_writeDataQ$D_IN =
	      srvreadCCI_cBuf_cb_10$port2__read[511:0];
      6'd11:
	  topA_convert_writeDataQ$D_IN =
	      srvreadCCI_cBuf_cb_11$port2__read[511:0];
      6'd12:
	  topA_convert_writeDataQ$D_IN =
	      srvreadCCI_cBuf_cb_12$port2__read[511:0];
      6'd13:
	  topA_convert_writeDataQ$D_IN =
	      srvreadCCI_cBuf_cb_13$port2__read[511:0];
      6'd14:
	  topA_convert_writeDataQ$D_IN =
	      srvreadCCI_cBuf_cb_14$port2__read[511:0];
      6'd15:
	  topA_convert_writeDataQ$D_IN =
	      srvreadCCI_cBuf_cb_15$port2__read[511:0];
      6'd16:
	  topA_convert_writeDataQ$D_IN =
	      srvreadCCI_cBuf_cb_16$port2__read[511:0];
      6'd17:
	  topA_convert_writeDataQ$D_IN =
	      srvreadCCI_cBuf_cb_17$port2__read[511:0];
      6'd18:
	  topA_convert_writeDataQ$D_IN =
	      srvreadCCI_cBuf_cb_18$port2__read[511:0];
      6'd19:
	  topA_convert_writeDataQ$D_IN =
	      srvreadCCI_cBuf_cb_19$port2__read[511:0];
      6'd20:
	  topA_convert_writeDataQ$D_IN =
	      srvreadCCI_cBuf_cb_20$port2__read[511:0];
      6'd21:
	  topA_convert_writeDataQ$D_IN =
	      srvreadCCI_cBuf_cb_21$port2__read[511:0];
      6'd22:
	  topA_convert_writeDataQ$D_IN =
	      srvreadCCI_cBuf_cb_22$port2__read[511:0];
      6'd23:
	  topA_convert_writeDataQ$D_IN =
	      srvreadCCI_cBuf_cb_23$port2__read[511:0];
      6'd24:
	  topA_convert_writeDataQ$D_IN =
	      srvreadCCI_cBuf_cb_24$port2__read[511:0];
      6'd25:
	  topA_convert_writeDataQ$D_IN =
	      srvreadCCI_cBuf_cb_25$port2__read[511:0];
      6'd26:
	  topA_convert_writeDataQ$D_IN =
	      srvreadCCI_cBuf_cb_26$port2__read[511:0];
      6'd27:
	  topA_convert_writeDataQ$D_IN =
	      srvreadCCI_cBuf_cb_27$port2__read[511:0];
      6'd28:
	  topA_convert_writeDataQ$D_IN =
	      srvreadCCI_cBuf_cb_28$port2__read[511:0];
      6'd29:
	  topA_convert_writeDataQ$D_IN =
	      srvreadCCI_cBuf_cb_29$port2__read[511:0];
      6'd30:
	  topA_convert_writeDataQ$D_IN =
	      srvreadCCI_cBuf_cb_30$port2__read[511:0];
      6'd31:
	  topA_convert_writeDataQ$D_IN =
	      srvreadCCI_cBuf_cb_31$port2__read[511:0];
      default: topA_convert_writeDataQ$D_IN =
		   512'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign topA_convert_writeDataQ$ENQ =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier ;
  assign topA_convert_writeDataQ$DEQ =
	     topA_convert_state == 2'd0 && topA_convert_writeReqQ_m$EMPTY_N ;
  assign topA_convert_writeDataQ$CLR = 1'b0 ;

  // submodule topA_convert_writeReqQ_a
  assign topA_convert_writeReqQ_a$D_IN =
	     x__h68653[31:0] + regsetWr_addr_writeAVL[31:0] ;
  assign topA_convert_writeReqQ_a$ENQ =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier ;
  assign topA_convert_writeReqQ_a$DEQ =
	     topA_convert_state == 2'd0 && topA_convert_writeReqQ_m$EMPTY_N ;
  assign topA_convert_writeReqQ_a$CLR = 1'b0 ;

  // submodule topA_convert_writeReqQ_m
  assign topA_convert_writeReqQ_m$D_IN =
	     { 9'd0, srvwriteAVL_cBuf_iidx[4:0] } ;
  assign topA_convert_writeReqQ_m$ENQ =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier ;
  assign topA_convert_writeReqQ_m$DEQ =
	     topA_convert_state == 2'd0 && topA_convert_writeReqQ_m$EMPTY_N ;
  assign topA_convert_writeReqQ_m$CLR = 1'b0 ;

  // submodule topA_convert_writeRespQ
  assign topA_convert_writeRespQ$D_IN = topA_convert_writeReqQ_m$D_OUT ;
  assign topA_convert_writeRespQ$ENQ =
	     topA_convert_state == 2'd0 && topA_convert_writeReqQ_m$EMPTY_N ;
  assign topA_convert_writeRespQ$DEQ = topA_convert_writeRespQ$EMPTY_N ;
  assign topA_convert_writeRespQ$CLR = 1'b0 ;

  // submodule topC_convert_rd_inFA
  assign topC_convert_rd_inFA$D_IN = x__h72838 + regsetRd_addr_readCCI ;
  assign topC_convert_rd_inFA$ENQ = WILL_FIRE_RL_srvmcS_mcAB_put_read ;
  assign topC_convert_rd_inFA$DEQ =
	     topC_rdReqSent_b && topC_convert_rd_inFM$EMPTY_N ;
  assign topC_convert_rd_inFA$CLR = 1'b0 ;

  // submodule topC_convert_rd_inFM
  assign topC_convert_rd_inFM$D_IN = { 9'd0, srvreadCCI_cBuf_iidx[4:0] } ;
  assign topC_convert_rd_inFM$ENQ = WILL_FIRE_RL_srvmcS_mcAB_put_read ;
  assign topC_convert_rd_inFM$DEQ =
	     topC_rdReqSent_b && topC_convert_rd_inFM$EMPTY_N ;
  assign topC_convert_rd_inFM$CLR = 1'b0 ;

  // submodule topC_convert_wr_inFA
  assign topC_convert_wr_inFA$D_IN = x__h79842 + regsetWr_addr_writeCCI ;
  assign topC_convert_wr_inFA$ENQ = WILL_FIRE_RL_srvmcS_mcBA_get_put_copier ;
  assign topC_convert_wr_inFA$DEQ =
	     topC_wrReqSent_b && topC_convert_wr_inFM$EMPTY_N ;
  assign topC_convert_wr_inFA$CLR = 1'b0 ;

  // submodule topC_convert_wr_inFD
  always@(srvreadAVL_cBuf_ridx or
	  srvreadAVL_cBuf_cb_0$port2__read or
	  srvreadAVL_cBuf_cb_1$port2__read or
	  srvreadAVL_cBuf_cb_2$port2__read or
	  srvreadAVL_cBuf_cb_3$port2__read or
	  srvreadAVL_cBuf_cb_4$port2__read or
	  srvreadAVL_cBuf_cb_5$port2__read or
	  srvreadAVL_cBuf_cb_6$port2__read or
	  srvreadAVL_cBuf_cb_7$port2__read or
	  srvreadAVL_cBuf_cb_8$port2__read or
	  srvreadAVL_cBuf_cb_9$port2__read or
	  srvreadAVL_cBuf_cb_10$port2__read or
	  srvreadAVL_cBuf_cb_11$port2__read or
	  srvreadAVL_cBuf_cb_12$port2__read or
	  srvreadAVL_cBuf_cb_13$port2__read or
	  srvreadAVL_cBuf_cb_14$port2__read or
	  srvreadAVL_cBuf_cb_15$port2__read or
	  srvreadAVL_cBuf_cb_16$port2__read or
	  srvreadAVL_cBuf_cb_17$port2__read or
	  srvreadAVL_cBuf_cb_18$port2__read or
	  srvreadAVL_cBuf_cb_19$port2__read or
	  srvreadAVL_cBuf_cb_20$port2__read or
	  srvreadAVL_cBuf_cb_21$port2__read or
	  srvreadAVL_cBuf_cb_22$port2__read or
	  srvreadAVL_cBuf_cb_23$port2__read or
	  srvreadAVL_cBuf_cb_24$port2__read or
	  srvreadAVL_cBuf_cb_25$port2__read or
	  srvreadAVL_cBuf_cb_26$port2__read or
	  srvreadAVL_cBuf_cb_27$port2__read or
	  srvreadAVL_cBuf_cb_28$port2__read or
	  srvreadAVL_cBuf_cb_29$port2__read or
	  srvreadAVL_cBuf_cb_30$port2__read or
	  srvreadAVL_cBuf_cb_31$port2__read)
  begin
    case (srvreadAVL_cBuf_ridx)
      6'd0:
	  topC_convert_wr_inFD$D_IN = srvreadAVL_cBuf_cb_0$port2__read[511:0];
      6'd1:
	  topC_convert_wr_inFD$D_IN = srvreadAVL_cBuf_cb_1$port2__read[511:0];
      6'd2:
	  topC_convert_wr_inFD$D_IN = srvreadAVL_cBuf_cb_2$port2__read[511:0];
      6'd3:
	  topC_convert_wr_inFD$D_IN = srvreadAVL_cBuf_cb_3$port2__read[511:0];
      6'd4:
	  topC_convert_wr_inFD$D_IN = srvreadAVL_cBuf_cb_4$port2__read[511:0];
      6'd5:
	  topC_convert_wr_inFD$D_IN = srvreadAVL_cBuf_cb_5$port2__read[511:0];
      6'd6:
	  topC_convert_wr_inFD$D_IN = srvreadAVL_cBuf_cb_6$port2__read[511:0];
      6'd7:
	  topC_convert_wr_inFD$D_IN = srvreadAVL_cBuf_cb_7$port2__read[511:0];
      6'd8:
	  topC_convert_wr_inFD$D_IN = srvreadAVL_cBuf_cb_8$port2__read[511:0];
      6'd9:
	  topC_convert_wr_inFD$D_IN = srvreadAVL_cBuf_cb_9$port2__read[511:0];
      6'd10:
	  topC_convert_wr_inFD$D_IN =
	      srvreadAVL_cBuf_cb_10$port2__read[511:0];
      6'd11:
	  topC_convert_wr_inFD$D_IN =
	      srvreadAVL_cBuf_cb_11$port2__read[511:0];
      6'd12:
	  topC_convert_wr_inFD$D_IN =
	      srvreadAVL_cBuf_cb_12$port2__read[511:0];
      6'd13:
	  topC_convert_wr_inFD$D_IN =
	      srvreadAVL_cBuf_cb_13$port2__read[511:0];
      6'd14:
	  topC_convert_wr_inFD$D_IN =
	      srvreadAVL_cBuf_cb_14$port2__read[511:0];
      6'd15:
	  topC_convert_wr_inFD$D_IN =
	      srvreadAVL_cBuf_cb_15$port2__read[511:0];
      6'd16:
	  topC_convert_wr_inFD$D_IN =
	      srvreadAVL_cBuf_cb_16$port2__read[511:0];
      6'd17:
	  topC_convert_wr_inFD$D_IN =
	      srvreadAVL_cBuf_cb_17$port2__read[511:0];
      6'd18:
	  topC_convert_wr_inFD$D_IN =
	      srvreadAVL_cBuf_cb_18$port2__read[511:0];
      6'd19:
	  topC_convert_wr_inFD$D_IN =
	      srvreadAVL_cBuf_cb_19$port2__read[511:0];
      6'd20:
	  topC_convert_wr_inFD$D_IN =
	      srvreadAVL_cBuf_cb_20$port2__read[511:0];
      6'd21:
	  topC_convert_wr_inFD$D_IN =
	      srvreadAVL_cBuf_cb_21$port2__read[511:0];
      6'd22:
	  topC_convert_wr_inFD$D_IN =
	      srvreadAVL_cBuf_cb_22$port2__read[511:0];
      6'd23:
	  topC_convert_wr_inFD$D_IN =
	      srvreadAVL_cBuf_cb_23$port2__read[511:0];
      6'd24:
	  topC_convert_wr_inFD$D_IN =
	      srvreadAVL_cBuf_cb_24$port2__read[511:0];
      6'd25:
	  topC_convert_wr_inFD$D_IN =
	      srvreadAVL_cBuf_cb_25$port2__read[511:0];
      6'd26:
	  topC_convert_wr_inFD$D_IN =
	      srvreadAVL_cBuf_cb_26$port2__read[511:0];
      6'd27:
	  topC_convert_wr_inFD$D_IN =
	      srvreadAVL_cBuf_cb_27$port2__read[511:0];
      6'd28:
	  topC_convert_wr_inFD$D_IN =
	      srvreadAVL_cBuf_cb_28$port2__read[511:0];
      6'd29:
	  topC_convert_wr_inFD$D_IN =
	      srvreadAVL_cBuf_cb_29$port2__read[511:0];
      6'd30:
	  topC_convert_wr_inFD$D_IN =
	      srvreadAVL_cBuf_cb_30$port2__read[511:0];
      6'd31:
	  topC_convert_wr_inFD$D_IN =
	      srvreadAVL_cBuf_cb_31$port2__read[511:0];
      default: topC_convert_wr_inFD$D_IN =
		   512'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign topC_convert_wr_inFD$ENQ = WILL_FIRE_RL_srvmcS_mcBA_get_put_copier ;
  assign topC_convert_wr_inFD$DEQ =
	     topC_wrReqSent_b && topC_convert_wr_inFM$EMPTY_N ;
  assign topC_convert_wr_inFD$CLR = 1'b0 ;

  // submodule topC_convert_wr_inFM
  assign topC_convert_wr_inFM$D_IN = { 9'd0, srvwriteCCI_cBuf_iidx[4:0] } ;
  assign topC_convert_wr_inFM$ENQ = WILL_FIRE_RL_srvmcS_mcBA_get_put_copier ;
  assign topC_convert_wr_inFM$DEQ =
	     topC_wrReqSent_b && topC_convert_wr_inFM$EMPTY_N ;
  assign topC_convert_wr_inFM$CLR = 1'b0 ;

  // remaining internal signals
  assign NOT_srvreadCCI_cBuf_cnt_port1__read__01_EQ_0_0_ETC___d378 =
	     x__h71320 != 6'd0 &&
	     SEL_ARR_srvreadCCI_cBuf_cb_0_port2__read__04_B_ETC___d370 &&
	     srvwriteAVL_cBuf_cnt < 6'd32 &&
	     topA_convert_writeReqQ_m$FULL_N &&
	     topA_convert_writeDataQ$FULL_N ;
  assign ie__h15886 = { 1'd0, topA_convert_readRespQ$D_OUT[4:0] } ;
  assign ie__h30994 = { 1'd0, topC_convert_w_rdRspMdata[4:0] } ;
  assign ie__h46070 = { 1'd0, topA_convert_writeRespQ$D_OUT[4:0] } ;
  assign ie__h61124 = { 1'd0, topC_convert_w_wrRspMdata[4:0] } ;
  assign srvmcS_mcAB_dataCntR_79_ULT_srvmcS_mcAB_outHea_ETC___d182 =
	     srvmcS_mcAB_dataCntR < srvmcS_mcAB_outHead[127:64] ;
  assign srvmcS_mcAB_dataCntW_85_ULT_srvmcS_mcAB_outHea_ETC___d186 =
	     srvmcS_mcAB_dataCntW < srvmcS_mcAB_outHead[127:64] ;
  assign srvmcS_mcBA_dataCntR_01_ULT_srvmcS_mcBA_outHea_ETC___d604 =
	     srvmcS_mcBA_dataCntR < srvmcS_mcBA_outHead[127:64] ;
  assign srvmcS_mcBA_dataCntW_07_ULT_srvmcS_mcBA_outHea_ETC___d608 =
	     srvmcS_mcBA_dataCntW < srvmcS_mcBA_outHead[127:64] ;
  assign x__h66133 =
	     WILL_FIRE_RL_srvmcS_mcAB_get_put_copier ?
	       srvwriteAVL_cBuf_cnt$port0__write_1 :
	       srvwriteAVL_cBuf_cnt ;
  assign x__h68653 = srvmcS_mcAB_outHead[255:192] + srvmcS_mcAB_dataCntW ;
  assign x__h71320 =
	     WILL_FIRE_RL_srvmcS_mcAB_put_read ?
	       srvreadCCI_cBuf_cnt$port0__write_1 :
	       srvreadCCI_cBuf_cnt ;
  assign x__h72838 = srvmcS_mcAB_outHead[191:128] + srvmcS_mcAB_dataCntR ;
  assign x__h77329 =
	     WILL_FIRE_RL_srvmcS_mcBA_get_put_copier ?
	       srvwriteCCI_cBuf_cnt$port0__write_1 :
	       srvwriteCCI_cBuf_cnt ;
  assign x__h79842 = srvmcS_mcBA_outHead[255:192] + srvmcS_mcBA_dataCntW ;
  assign x__h82506 =
	     WILL_FIRE_RL_srvmcS_mcBA_put_read ?
	       srvreadAVL_cBuf_cnt$port0__write_1 :
	       srvreadAVL_cBuf_cnt ;
  assign x__h84027 = srvmcS_mcBA_outHead[191:128] + srvmcS_mcBA_dataCntR ;
  always@(srvreadAVL_cBuf_ridx or
	  srvreadAVL_cBuf_cb_0$port2__read or
	  srvreadAVL_cBuf_cb_1$port2__read or
	  srvreadAVL_cBuf_cb_2$port2__read or
	  srvreadAVL_cBuf_cb_3$port2__read or
	  srvreadAVL_cBuf_cb_4$port2__read or
	  srvreadAVL_cBuf_cb_5$port2__read or
	  srvreadAVL_cBuf_cb_6$port2__read or
	  srvreadAVL_cBuf_cb_7$port2__read or
	  srvreadAVL_cBuf_cb_8$port2__read or
	  srvreadAVL_cBuf_cb_9$port2__read or
	  srvreadAVL_cBuf_cb_10$port2__read or
	  srvreadAVL_cBuf_cb_11$port2__read or
	  srvreadAVL_cBuf_cb_12$port2__read or
	  srvreadAVL_cBuf_cb_13$port2__read or
	  srvreadAVL_cBuf_cb_14$port2__read or
	  srvreadAVL_cBuf_cb_15$port2__read or
	  srvreadAVL_cBuf_cb_16$port2__read or
	  srvreadAVL_cBuf_cb_17$port2__read or
	  srvreadAVL_cBuf_cb_18$port2__read or
	  srvreadAVL_cBuf_cb_19$port2__read or
	  srvreadAVL_cBuf_cb_20$port2__read or
	  srvreadAVL_cBuf_cb_21$port2__read or
	  srvreadAVL_cBuf_cb_22$port2__read or
	  srvreadAVL_cBuf_cb_23$port2__read or
	  srvreadAVL_cBuf_cb_24$port2__read or
	  srvreadAVL_cBuf_cb_25$port2__read or
	  srvreadAVL_cBuf_cb_26$port2__read or
	  srvreadAVL_cBuf_cb_27$port2__read or
	  srvreadAVL_cBuf_cb_28$port2__read or
	  srvreadAVL_cBuf_cb_29$port2__read or
	  srvreadAVL_cBuf_cb_30$port2__read or
	  srvreadAVL_cBuf_cb_31$port2__read)
  begin
    case (srvreadAVL_cBuf_ridx)
      6'd0:
	  SEL_ARR_srvreadAVL_cBuf_cb_0_port2__read__25_B_ETC___d791 =
	      srvreadAVL_cBuf_cb_0$port2__read[512];
      6'd1:
	  SEL_ARR_srvreadAVL_cBuf_cb_0_port2__read__25_B_ETC___d791 =
	      srvreadAVL_cBuf_cb_1$port2__read[512];
      6'd2:
	  SEL_ARR_srvreadAVL_cBuf_cb_0_port2__read__25_B_ETC___d791 =
	      srvreadAVL_cBuf_cb_2$port2__read[512];
      6'd3:
	  SEL_ARR_srvreadAVL_cBuf_cb_0_port2__read__25_B_ETC___d791 =
	      srvreadAVL_cBuf_cb_3$port2__read[512];
      6'd4:
	  SEL_ARR_srvreadAVL_cBuf_cb_0_port2__read__25_B_ETC___d791 =
	      srvreadAVL_cBuf_cb_4$port2__read[512];
      6'd5:
	  SEL_ARR_srvreadAVL_cBuf_cb_0_port2__read__25_B_ETC___d791 =
	      srvreadAVL_cBuf_cb_5$port2__read[512];
      6'd6:
	  SEL_ARR_srvreadAVL_cBuf_cb_0_port2__read__25_B_ETC___d791 =
	      srvreadAVL_cBuf_cb_6$port2__read[512];
      6'd7:
	  SEL_ARR_srvreadAVL_cBuf_cb_0_port2__read__25_B_ETC___d791 =
	      srvreadAVL_cBuf_cb_7$port2__read[512];
      6'd8:
	  SEL_ARR_srvreadAVL_cBuf_cb_0_port2__read__25_B_ETC___d791 =
	      srvreadAVL_cBuf_cb_8$port2__read[512];
      6'd9:
	  SEL_ARR_srvreadAVL_cBuf_cb_0_port2__read__25_B_ETC___d791 =
	      srvreadAVL_cBuf_cb_9$port2__read[512];
      6'd10:
	  SEL_ARR_srvreadAVL_cBuf_cb_0_port2__read__25_B_ETC___d791 =
	      srvreadAVL_cBuf_cb_10$port2__read[512];
      6'd11:
	  SEL_ARR_srvreadAVL_cBuf_cb_0_port2__read__25_B_ETC___d791 =
	      srvreadAVL_cBuf_cb_11$port2__read[512];
      6'd12:
	  SEL_ARR_srvreadAVL_cBuf_cb_0_port2__read__25_B_ETC___d791 =
	      srvreadAVL_cBuf_cb_12$port2__read[512];
      6'd13:
	  SEL_ARR_srvreadAVL_cBuf_cb_0_port2__read__25_B_ETC___d791 =
	      srvreadAVL_cBuf_cb_13$port2__read[512];
      6'd14:
	  SEL_ARR_srvreadAVL_cBuf_cb_0_port2__read__25_B_ETC___d791 =
	      srvreadAVL_cBuf_cb_14$port2__read[512];
      6'd15:
	  SEL_ARR_srvreadAVL_cBuf_cb_0_port2__read__25_B_ETC___d791 =
	      srvreadAVL_cBuf_cb_15$port2__read[512];
      6'd16:
	  SEL_ARR_srvreadAVL_cBuf_cb_0_port2__read__25_B_ETC___d791 =
	      srvreadAVL_cBuf_cb_16$port2__read[512];
      6'd17:
	  SEL_ARR_srvreadAVL_cBuf_cb_0_port2__read__25_B_ETC___d791 =
	      srvreadAVL_cBuf_cb_17$port2__read[512];
      6'd18:
	  SEL_ARR_srvreadAVL_cBuf_cb_0_port2__read__25_B_ETC___d791 =
	      srvreadAVL_cBuf_cb_18$port2__read[512];
      6'd19:
	  SEL_ARR_srvreadAVL_cBuf_cb_0_port2__read__25_B_ETC___d791 =
	      srvreadAVL_cBuf_cb_19$port2__read[512];
      6'd20:
	  SEL_ARR_srvreadAVL_cBuf_cb_0_port2__read__25_B_ETC___d791 =
	      srvreadAVL_cBuf_cb_20$port2__read[512];
      6'd21:
	  SEL_ARR_srvreadAVL_cBuf_cb_0_port2__read__25_B_ETC___d791 =
	      srvreadAVL_cBuf_cb_21$port2__read[512];
      6'd22:
	  SEL_ARR_srvreadAVL_cBuf_cb_0_port2__read__25_B_ETC___d791 =
	      srvreadAVL_cBuf_cb_22$port2__read[512];
      6'd23:
	  SEL_ARR_srvreadAVL_cBuf_cb_0_port2__read__25_B_ETC___d791 =
	      srvreadAVL_cBuf_cb_23$port2__read[512];
      6'd24:
	  SEL_ARR_srvreadAVL_cBuf_cb_0_port2__read__25_B_ETC___d791 =
	      srvreadAVL_cBuf_cb_24$port2__read[512];
      6'd25:
	  SEL_ARR_srvreadAVL_cBuf_cb_0_port2__read__25_B_ETC___d791 =
	      srvreadAVL_cBuf_cb_25$port2__read[512];
      6'd26:
	  SEL_ARR_srvreadAVL_cBuf_cb_0_port2__read__25_B_ETC___d791 =
	      srvreadAVL_cBuf_cb_26$port2__read[512];
      6'd27:
	  SEL_ARR_srvreadAVL_cBuf_cb_0_port2__read__25_B_ETC___d791 =
	      srvreadAVL_cBuf_cb_27$port2__read[512];
      6'd28:
	  SEL_ARR_srvreadAVL_cBuf_cb_0_port2__read__25_B_ETC___d791 =
	      srvreadAVL_cBuf_cb_28$port2__read[512];
      6'd29:
	  SEL_ARR_srvreadAVL_cBuf_cb_0_port2__read__25_B_ETC___d791 =
	      srvreadAVL_cBuf_cb_29$port2__read[512];
      6'd30:
	  SEL_ARR_srvreadAVL_cBuf_cb_0_port2__read__25_B_ETC___d791 =
	      srvreadAVL_cBuf_cb_30$port2__read[512];
      6'd31:
	  SEL_ARR_srvreadAVL_cBuf_cb_0_port2__read__25_B_ETC___d791 =
	      srvreadAVL_cBuf_cb_31$port2__read[512];
      default: SEL_ARR_srvreadAVL_cBuf_cb_0_port2__read__25_B_ETC___d791 =
		   1'b0 /* unspecified value */ ;
    endcase
  end
  always@(srvreadCCI_cBuf_ridx or
	  srvreadCCI_cBuf_cb_0$port2__read or
	  srvreadCCI_cBuf_cb_1$port2__read or
	  srvreadCCI_cBuf_cb_2$port2__read or
	  srvreadCCI_cBuf_cb_3$port2__read or
	  srvreadCCI_cBuf_cb_4$port2__read or
	  srvreadCCI_cBuf_cb_5$port2__read or
	  srvreadCCI_cBuf_cb_6$port2__read or
	  srvreadCCI_cBuf_cb_7$port2__read or
	  srvreadCCI_cBuf_cb_8$port2__read or
	  srvreadCCI_cBuf_cb_9$port2__read or
	  srvreadCCI_cBuf_cb_10$port2__read or
	  srvreadCCI_cBuf_cb_11$port2__read or
	  srvreadCCI_cBuf_cb_12$port2__read or
	  srvreadCCI_cBuf_cb_13$port2__read or
	  srvreadCCI_cBuf_cb_14$port2__read or
	  srvreadCCI_cBuf_cb_15$port2__read or
	  srvreadCCI_cBuf_cb_16$port2__read or
	  srvreadCCI_cBuf_cb_17$port2__read or
	  srvreadCCI_cBuf_cb_18$port2__read or
	  srvreadCCI_cBuf_cb_19$port2__read or
	  srvreadCCI_cBuf_cb_20$port2__read or
	  srvreadCCI_cBuf_cb_21$port2__read or
	  srvreadCCI_cBuf_cb_22$port2__read or
	  srvreadCCI_cBuf_cb_23$port2__read or
	  srvreadCCI_cBuf_cb_24$port2__read or
	  srvreadCCI_cBuf_cb_25$port2__read or
	  srvreadCCI_cBuf_cb_26$port2__read or
	  srvreadCCI_cBuf_cb_27$port2__read or
	  srvreadCCI_cBuf_cb_28$port2__read or
	  srvreadCCI_cBuf_cb_29$port2__read or
	  srvreadCCI_cBuf_cb_30$port2__read or
	  srvreadCCI_cBuf_cb_31$port2__read)
  begin
    case (srvreadCCI_cBuf_ridx)
      6'd0:
	  SEL_ARR_srvreadCCI_cBuf_cb_0_port2__read__04_B_ETC___d370 =
	      srvreadCCI_cBuf_cb_0$port2__read[512];
      6'd1:
	  SEL_ARR_srvreadCCI_cBuf_cb_0_port2__read__04_B_ETC___d370 =
	      srvreadCCI_cBuf_cb_1$port2__read[512];
      6'd2:
	  SEL_ARR_srvreadCCI_cBuf_cb_0_port2__read__04_B_ETC___d370 =
	      srvreadCCI_cBuf_cb_2$port2__read[512];
      6'd3:
	  SEL_ARR_srvreadCCI_cBuf_cb_0_port2__read__04_B_ETC___d370 =
	      srvreadCCI_cBuf_cb_3$port2__read[512];
      6'd4:
	  SEL_ARR_srvreadCCI_cBuf_cb_0_port2__read__04_B_ETC___d370 =
	      srvreadCCI_cBuf_cb_4$port2__read[512];
      6'd5:
	  SEL_ARR_srvreadCCI_cBuf_cb_0_port2__read__04_B_ETC___d370 =
	      srvreadCCI_cBuf_cb_5$port2__read[512];
      6'd6:
	  SEL_ARR_srvreadCCI_cBuf_cb_0_port2__read__04_B_ETC___d370 =
	      srvreadCCI_cBuf_cb_6$port2__read[512];
      6'd7:
	  SEL_ARR_srvreadCCI_cBuf_cb_0_port2__read__04_B_ETC___d370 =
	      srvreadCCI_cBuf_cb_7$port2__read[512];
      6'd8:
	  SEL_ARR_srvreadCCI_cBuf_cb_0_port2__read__04_B_ETC___d370 =
	      srvreadCCI_cBuf_cb_8$port2__read[512];
      6'd9:
	  SEL_ARR_srvreadCCI_cBuf_cb_0_port2__read__04_B_ETC___d370 =
	      srvreadCCI_cBuf_cb_9$port2__read[512];
      6'd10:
	  SEL_ARR_srvreadCCI_cBuf_cb_0_port2__read__04_B_ETC___d370 =
	      srvreadCCI_cBuf_cb_10$port2__read[512];
      6'd11:
	  SEL_ARR_srvreadCCI_cBuf_cb_0_port2__read__04_B_ETC___d370 =
	      srvreadCCI_cBuf_cb_11$port2__read[512];
      6'd12:
	  SEL_ARR_srvreadCCI_cBuf_cb_0_port2__read__04_B_ETC___d370 =
	      srvreadCCI_cBuf_cb_12$port2__read[512];
      6'd13:
	  SEL_ARR_srvreadCCI_cBuf_cb_0_port2__read__04_B_ETC___d370 =
	      srvreadCCI_cBuf_cb_13$port2__read[512];
      6'd14:
	  SEL_ARR_srvreadCCI_cBuf_cb_0_port2__read__04_B_ETC___d370 =
	      srvreadCCI_cBuf_cb_14$port2__read[512];
      6'd15:
	  SEL_ARR_srvreadCCI_cBuf_cb_0_port2__read__04_B_ETC___d370 =
	      srvreadCCI_cBuf_cb_15$port2__read[512];
      6'd16:
	  SEL_ARR_srvreadCCI_cBuf_cb_0_port2__read__04_B_ETC___d370 =
	      srvreadCCI_cBuf_cb_16$port2__read[512];
      6'd17:
	  SEL_ARR_srvreadCCI_cBuf_cb_0_port2__read__04_B_ETC___d370 =
	      srvreadCCI_cBuf_cb_17$port2__read[512];
      6'd18:
	  SEL_ARR_srvreadCCI_cBuf_cb_0_port2__read__04_B_ETC___d370 =
	      srvreadCCI_cBuf_cb_18$port2__read[512];
      6'd19:
	  SEL_ARR_srvreadCCI_cBuf_cb_0_port2__read__04_B_ETC___d370 =
	      srvreadCCI_cBuf_cb_19$port2__read[512];
      6'd20:
	  SEL_ARR_srvreadCCI_cBuf_cb_0_port2__read__04_B_ETC___d370 =
	      srvreadCCI_cBuf_cb_20$port2__read[512];
      6'd21:
	  SEL_ARR_srvreadCCI_cBuf_cb_0_port2__read__04_B_ETC___d370 =
	      srvreadCCI_cBuf_cb_21$port2__read[512];
      6'd22:
	  SEL_ARR_srvreadCCI_cBuf_cb_0_port2__read__04_B_ETC___d370 =
	      srvreadCCI_cBuf_cb_22$port2__read[512];
      6'd23:
	  SEL_ARR_srvreadCCI_cBuf_cb_0_port2__read__04_B_ETC___d370 =
	      srvreadCCI_cBuf_cb_23$port2__read[512];
      6'd24:
	  SEL_ARR_srvreadCCI_cBuf_cb_0_port2__read__04_B_ETC___d370 =
	      srvreadCCI_cBuf_cb_24$port2__read[512];
      6'd25:
	  SEL_ARR_srvreadCCI_cBuf_cb_0_port2__read__04_B_ETC___d370 =
	      srvreadCCI_cBuf_cb_25$port2__read[512];
      6'd26:
	  SEL_ARR_srvreadCCI_cBuf_cb_0_port2__read__04_B_ETC___d370 =
	      srvreadCCI_cBuf_cb_26$port2__read[512];
      6'd27:
	  SEL_ARR_srvreadCCI_cBuf_cb_0_port2__read__04_B_ETC___d370 =
	      srvreadCCI_cBuf_cb_27$port2__read[512];
      6'd28:
	  SEL_ARR_srvreadCCI_cBuf_cb_0_port2__read__04_B_ETC___d370 =
	      srvreadCCI_cBuf_cb_28$port2__read[512];
      6'd29:
	  SEL_ARR_srvreadCCI_cBuf_cb_0_port2__read__04_B_ETC___d370 =
	      srvreadCCI_cBuf_cb_29$port2__read[512];
      6'd30:
	  SEL_ARR_srvreadCCI_cBuf_cb_0_port2__read__04_B_ETC___d370 =
	      srvreadCCI_cBuf_cb_30$port2__read[512];
      6'd31:
	  SEL_ARR_srvreadCCI_cBuf_cb_0_port2__read__04_B_ETC___d370 =
	      srvreadCCI_cBuf_cb_31$port2__read[512];
      default: SEL_ARR_srvreadCCI_cBuf_cb_0_port2__read__04_B_ETC___d370 =
		   1'b0 /* unspecified value */ ;
    endcase
  end
  always@(srvwriteAVL_cBuf_ridx or
	  srvwriteAVL_cBuf_cb_0$port2__read or
	  srvwriteAVL_cBuf_cb_1$port2__read or
	  srvwriteAVL_cBuf_cb_2$port2__read or
	  srvwriteAVL_cBuf_cb_3$port2__read or
	  srvwriteAVL_cBuf_cb_4$port2__read or
	  srvwriteAVL_cBuf_cb_5$port2__read or
	  srvwriteAVL_cBuf_cb_6$port2__read or
	  srvwriteAVL_cBuf_cb_7$port2__read or
	  srvwriteAVL_cBuf_cb_8$port2__read or
	  srvwriteAVL_cBuf_cb_9$port2__read or
	  srvwriteAVL_cBuf_cb_10$port2__read or
	  srvwriteAVL_cBuf_cb_11$port2__read or
	  srvwriteAVL_cBuf_cb_12$port2__read or
	  srvwriteAVL_cBuf_cb_13$port2__read or
	  srvwriteAVL_cBuf_cb_14$port2__read or
	  srvwriteAVL_cBuf_cb_15$port2__read or
	  srvwriteAVL_cBuf_cb_16$port2__read or
	  srvwriteAVL_cBuf_cb_17$port2__read or
	  srvwriteAVL_cBuf_cb_18$port2__read or
	  srvwriteAVL_cBuf_cb_19$port2__read or
	  srvwriteAVL_cBuf_cb_20$port2__read or
	  srvwriteAVL_cBuf_cb_21$port2__read or
	  srvwriteAVL_cBuf_cb_22$port2__read or
	  srvwriteAVL_cBuf_cb_23$port2__read or
	  srvwriteAVL_cBuf_cb_24$port2__read or
	  srvwriteAVL_cBuf_cb_25$port2__read or
	  srvwriteAVL_cBuf_cb_26$port2__read or
	  srvwriteAVL_cBuf_cb_27$port2__read or
	  srvwriteAVL_cBuf_cb_28$port2__read or
	  srvwriteAVL_cBuf_cb_29$port2__read or
	  srvwriteAVL_cBuf_cb_30$port2__read or
	  srvwriteAVL_cBuf_cb_31$port2__read)
  begin
    case (srvwriteAVL_cBuf_ridx)
      6'd0:
	  SEL_ARR_srvwriteAVL_cBuf_cb_0_port2__read__97__ETC___d263 =
	      srvwriteAVL_cBuf_cb_0$port2__read[512];
      6'd1:
	  SEL_ARR_srvwriteAVL_cBuf_cb_0_port2__read__97__ETC___d263 =
	      srvwriteAVL_cBuf_cb_1$port2__read[512];
      6'd2:
	  SEL_ARR_srvwriteAVL_cBuf_cb_0_port2__read__97__ETC___d263 =
	      srvwriteAVL_cBuf_cb_2$port2__read[512];
      6'd3:
	  SEL_ARR_srvwriteAVL_cBuf_cb_0_port2__read__97__ETC___d263 =
	      srvwriteAVL_cBuf_cb_3$port2__read[512];
      6'd4:
	  SEL_ARR_srvwriteAVL_cBuf_cb_0_port2__read__97__ETC___d263 =
	      srvwriteAVL_cBuf_cb_4$port2__read[512];
      6'd5:
	  SEL_ARR_srvwriteAVL_cBuf_cb_0_port2__read__97__ETC___d263 =
	      srvwriteAVL_cBuf_cb_5$port2__read[512];
      6'd6:
	  SEL_ARR_srvwriteAVL_cBuf_cb_0_port2__read__97__ETC___d263 =
	      srvwriteAVL_cBuf_cb_6$port2__read[512];
      6'd7:
	  SEL_ARR_srvwriteAVL_cBuf_cb_0_port2__read__97__ETC___d263 =
	      srvwriteAVL_cBuf_cb_7$port2__read[512];
      6'd8:
	  SEL_ARR_srvwriteAVL_cBuf_cb_0_port2__read__97__ETC___d263 =
	      srvwriteAVL_cBuf_cb_8$port2__read[512];
      6'd9:
	  SEL_ARR_srvwriteAVL_cBuf_cb_0_port2__read__97__ETC___d263 =
	      srvwriteAVL_cBuf_cb_9$port2__read[512];
      6'd10:
	  SEL_ARR_srvwriteAVL_cBuf_cb_0_port2__read__97__ETC___d263 =
	      srvwriteAVL_cBuf_cb_10$port2__read[512];
      6'd11:
	  SEL_ARR_srvwriteAVL_cBuf_cb_0_port2__read__97__ETC___d263 =
	      srvwriteAVL_cBuf_cb_11$port2__read[512];
      6'd12:
	  SEL_ARR_srvwriteAVL_cBuf_cb_0_port2__read__97__ETC___d263 =
	      srvwriteAVL_cBuf_cb_12$port2__read[512];
      6'd13:
	  SEL_ARR_srvwriteAVL_cBuf_cb_0_port2__read__97__ETC___d263 =
	      srvwriteAVL_cBuf_cb_13$port2__read[512];
      6'd14:
	  SEL_ARR_srvwriteAVL_cBuf_cb_0_port2__read__97__ETC___d263 =
	      srvwriteAVL_cBuf_cb_14$port2__read[512];
      6'd15:
	  SEL_ARR_srvwriteAVL_cBuf_cb_0_port2__read__97__ETC___d263 =
	      srvwriteAVL_cBuf_cb_15$port2__read[512];
      6'd16:
	  SEL_ARR_srvwriteAVL_cBuf_cb_0_port2__read__97__ETC___d263 =
	      srvwriteAVL_cBuf_cb_16$port2__read[512];
      6'd17:
	  SEL_ARR_srvwriteAVL_cBuf_cb_0_port2__read__97__ETC___d263 =
	      srvwriteAVL_cBuf_cb_17$port2__read[512];
      6'd18:
	  SEL_ARR_srvwriteAVL_cBuf_cb_0_port2__read__97__ETC___d263 =
	      srvwriteAVL_cBuf_cb_18$port2__read[512];
      6'd19:
	  SEL_ARR_srvwriteAVL_cBuf_cb_0_port2__read__97__ETC___d263 =
	      srvwriteAVL_cBuf_cb_19$port2__read[512];
      6'd20:
	  SEL_ARR_srvwriteAVL_cBuf_cb_0_port2__read__97__ETC___d263 =
	      srvwriteAVL_cBuf_cb_20$port2__read[512];
      6'd21:
	  SEL_ARR_srvwriteAVL_cBuf_cb_0_port2__read__97__ETC___d263 =
	      srvwriteAVL_cBuf_cb_21$port2__read[512];
      6'd22:
	  SEL_ARR_srvwriteAVL_cBuf_cb_0_port2__read__97__ETC___d263 =
	      srvwriteAVL_cBuf_cb_22$port2__read[512];
      6'd23:
	  SEL_ARR_srvwriteAVL_cBuf_cb_0_port2__read__97__ETC___d263 =
	      srvwriteAVL_cBuf_cb_23$port2__read[512];
      6'd24:
	  SEL_ARR_srvwriteAVL_cBuf_cb_0_port2__read__97__ETC___d263 =
	      srvwriteAVL_cBuf_cb_24$port2__read[512];
      6'd25:
	  SEL_ARR_srvwriteAVL_cBuf_cb_0_port2__read__97__ETC___d263 =
	      srvwriteAVL_cBuf_cb_25$port2__read[512];
      6'd26:
	  SEL_ARR_srvwriteAVL_cBuf_cb_0_port2__read__97__ETC___d263 =
	      srvwriteAVL_cBuf_cb_26$port2__read[512];
      6'd27:
	  SEL_ARR_srvwriteAVL_cBuf_cb_0_port2__read__97__ETC___d263 =
	      srvwriteAVL_cBuf_cb_27$port2__read[512];
      6'd28:
	  SEL_ARR_srvwriteAVL_cBuf_cb_0_port2__read__97__ETC___d263 =
	      srvwriteAVL_cBuf_cb_28$port2__read[512];
      6'd29:
	  SEL_ARR_srvwriteAVL_cBuf_cb_0_port2__read__97__ETC___d263 =
	      srvwriteAVL_cBuf_cb_29$port2__read[512];
      6'd30:
	  SEL_ARR_srvwriteAVL_cBuf_cb_0_port2__read__97__ETC___d263 =
	      srvwriteAVL_cBuf_cb_30$port2__read[512];
      6'd31:
	  SEL_ARR_srvwriteAVL_cBuf_cb_0_port2__read__97__ETC___d263 =
	      srvwriteAVL_cBuf_cb_31$port2__read[512];
      default: SEL_ARR_srvwriteAVL_cBuf_cb_0_port2__read__97__ETC___d263 =
		   1'b0 /* unspecified value */ ;
    endcase
  end
  always@(srvwriteCCI_cBuf_ridx or
	  srvwriteCCI_cBuf_cb_0$port2__read or
	  srvwriteCCI_cBuf_cb_1$port2__read or
	  srvwriteCCI_cBuf_cb_2$port2__read or
	  srvwriteCCI_cBuf_cb_3$port2__read or
	  srvwriteCCI_cBuf_cb_4$port2__read or
	  srvwriteCCI_cBuf_cb_5$port2__read or
	  srvwriteCCI_cBuf_cb_6$port2__read or
	  srvwriteCCI_cBuf_cb_7$port2__read or
	  srvwriteCCI_cBuf_cb_8$port2__read or
	  srvwriteCCI_cBuf_cb_9$port2__read or
	  srvwriteCCI_cBuf_cb_10$port2__read or
	  srvwriteCCI_cBuf_cb_11$port2__read or
	  srvwriteCCI_cBuf_cb_12$port2__read or
	  srvwriteCCI_cBuf_cb_13$port2__read or
	  srvwriteCCI_cBuf_cb_14$port2__read or
	  srvwriteCCI_cBuf_cb_15$port2__read or
	  srvwriteCCI_cBuf_cb_16$port2__read or
	  srvwriteCCI_cBuf_cb_17$port2__read or
	  srvwriteCCI_cBuf_cb_18$port2__read or
	  srvwriteCCI_cBuf_cb_19$port2__read or
	  srvwriteCCI_cBuf_cb_20$port2__read or
	  srvwriteCCI_cBuf_cb_21$port2__read or
	  srvwriteCCI_cBuf_cb_22$port2__read or
	  srvwriteCCI_cBuf_cb_23$port2__read or
	  srvwriteCCI_cBuf_cb_24$port2__read or
	  srvwriteCCI_cBuf_cb_25$port2__read or
	  srvwriteCCI_cBuf_cb_26$port2__read or
	  srvwriteCCI_cBuf_cb_27$port2__read or
	  srvwriteCCI_cBuf_cb_28$port2__read or
	  srvwriteCCI_cBuf_cb_29$port2__read or
	  srvwriteCCI_cBuf_cb_30$port2__read or
	  srvwriteCCI_cBuf_cb_31$port2__read)
  begin
    case (srvwriteCCI_cBuf_ridx)
      6'd0:
	  SEL_ARR_srvwriteCCI_cBuf_cb_0_port2__read__19__ETC___d685 =
	      srvwriteCCI_cBuf_cb_0$port2__read[512];
      6'd1:
	  SEL_ARR_srvwriteCCI_cBuf_cb_0_port2__read__19__ETC___d685 =
	      srvwriteCCI_cBuf_cb_1$port2__read[512];
      6'd2:
	  SEL_ARR_srvwriteCCI_cBuf_cb_0_port2__read__19__ETC___d685 =
	      srvwriteCCI_cBuf_cb_2$port2__read[512];
      6'd3:
	  SEL_ARR_srvwriteCCI_cBuf_cb_0_port2__read__19__ETC___d685 =
	      srvwriteCCI_cBuf_cb_3$port2__read[512];
      6'd4:
	  SEL_ARR_srvwriteCCI_cBuf_cb_0_port2__read__19__ETC___d685 =
	      srvwriteCCI_cBuf_cb_4$port2__read[512];
      6'd5:
	  SEL_ARR_srvwriteCCI_cBuf_cb_0_port2__read__19__ETC___d685 =
	      srvwriteCCI_cBuf_cb_5$port2__read[512];
      6'd6:
	  SEL_ARR_srvwriteCCI_cBuf_cb_0_port2__read__19__ETC___d685 =
	      srvwriteCCI_cBuf_cb_6$port2__read[512];
      6'd7:
	  SEL_ARR_srvwriteCCI_cBuf_cb_0_port2__read__19__ETC___d685 =
	      srvwriteCCI_cBuf_cb_7$port2__read[512];
      6'd8:
	  SEL_ARR_srvwriteCCI_cBuf_cb_0_port2__read__19__ETC___d685 =
	      srvwriteCCI_cBuf_cb_8$port2__read[512];
      6'd9:
	  SEL_ARR_srvwriteCCI_cBuf_cb_0_port2__read__19__ETC___d685 =
	      srvwriteCCI_cBuf_cb_9$port2__read[512];
      6'd10:
	  SEL_ARR_srvwriteCCI_cBuf_cb_0_port2__read__19__ETC___d685 =
	      srvwriteCCI_cBuf_cb_10$port2__read[512];
      6'd11:
	  SEL_ARR_srvwriteCCI_cBuf_cb_0_port2__read__19__ETC___d685 =
	      srvwriteCCI_cBuf_cb_11$port2__read[512];
      6'd12:
	  SEL_ARR_srvwriteCCI_cBuf_cb_0_port2__read__19__ETC___d685 =
	      srvwriteCCI_cBuf_cb_12$port2__read[512];
      6'd13:
	  SEL_ARR_srvwriteCCI_cBuf_cb_0_port2__read__19__ETC___d685 =
	      srvwriteCCI_cBuf_cb_13$port2__read[512];
      6'd14:
	  SEL_ARR_srvwriteCCI_cBuf_cb_0_port2__read__19__ETC___d685 =
	      srvwriteCCI_cBuf_cb_14$port2__read[512];
      6'd15:
	  SEL_ARR_srvwriteCCI_cBuf_cb_0_port2__read__19__ETC___d685 =
	      srvwriteCCI_cBuf_cb_15$port2__read[512];
      6'd16:
	  SEL_ARR_srvwriteCCI_cBuf_cb_0_port2__read__19__ETC___d685 =
	      srvwriteCCI_cBuf_cb_16$port2__read[512];
      6'd17:
	  SEL_ARR_srvwriteCCI_cBuf_cb_0_port2__read__19__ETC___d685 =
	      srvwriteCCI_cBuf_cb_17$port2__read[512];
      6'd18:
	  SEL_ARR_srvwriteCCI_cBuf_cb_0_port2__read__19__ETC___d685 =
	      srvwriteCCI_cBuf_cb_18$port2__read[512];
      6'd19:
	  SEL_ARR_srvwriteCCI_cBuf_cb_0_port2__read__19__ETC___d685 =
	      srvwriteCCI_cBuf_cb_19$port2__read[512];
      6'd20:
	  SEL_ARR_srvwriteCCI_cBuf_cb_0_port2__read__19__ETC___d685 =
	      srvwriteCCI_cBuf_cb_20$port2__read[512];
      6'd21:
	  SEL_ARR_srvwriteCCI_cBuf_cb_0_port2__read__19__ETC___d685 =
	      srvwriteCCI_cBuf_cb_21$port2__read[512];
      6'd22:
	  SEL_ARR_srvwriteCCI_cBuf_cb_0_port2__read__19__ETC___d685 =
	      srvwriteCCI_cBuf_cb_22$port2__read[512];
      6'd23:
	  SEL_ARR_srvwriteCCI_cBuf_cb_0_port2__read__19__ETC___d685 =
	      srvwriteCCI_cBuf_cb_23$port2__read[512];
      6'd24:
	  SEL_ARR_srvwriteCCI_cBuf_cb_0_port2__read__19__ETC___d685 =
	      srvwriteCCI_cBuf_cb_24$port2__read[512];
      6'd25:
	  SEL_ARR_srvwriteCCI_cBuf_cb_0_port2__read__19__ETC___d685 =
	      srvwriteCCI_cBuf_cb_25$port2__read[512];
      6'd26:
	  SEL_ARR_srvwriteCCI_cBuf_cb_0_port2__read__19__ETC___d685 =
	      srvwriteCCI_cBuf_cb_26$port2__read[512];
      6'd27:
	  SEL_ARR_srvwriteCCI_cBuf_cb_0_port2__read__19__ETC___d685 =
	      srvwriteCCI_cBuf_cb_27$port2__read[512];
      6'd28:
	  SEL_ARR_srvwriteCCI_cBuf_cb_0_port2__read__19__ETC___d685 =
	      srvwriteCCI_cBuf_cb_28$port2__read[512];
      6'd29:
	  SEL_ARR_srvwriteCCI_cBuf_cb_0_port2__read__19__ETC___d685 =
	      srvwriteCCI_cBuf_cb_29$port2__read[512];
      6'd30:
	  SEL_ARR_srvwriteCCI_cBuf_cb_0_port2__read__19__ETC___d685 =
	      srvwriteCCI_cBuf_cb_30$port2__read[512];
      6'd31:
	  SEL_ARR_srvwriteCCI_cBuf_cb_0_port2__read__19__ETC___d685 =
	      srvwriteCCI_cBuf_cb_31$port2__read[512];
      default: SEL_ARR_srvwriteCCI_cBuf_cb_0_port2__read__19__ETC___d685 =
		   1'b0 /* unspecified value */ ;
    endcase
  end

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        regsetRd_addr_readAVL <= `BSV_ASSIGNMENT_DELAY 64'd0;
	regsetRd_addr_readCCI <= `BSV_ASSIGNMENT_DELAY 64'd0;
	regsetWr_addr_writeAVL <= `BSV_ASSIGNMENT_DELAY 64'd0;
	regsetWr_addr_writeCCI <= `BSV_ASSIGNMENT_DELAY 64'd0;
	srvmcS_busy <= `BSV_ASSIGNMENT_DELAY 1'd0;
	srvmcS_lock <= `BSV_ASSIGNMENT_DELAY 1'd0;
	srvmcS_mcAB_busy <= `BSV_ASSIGNMENT_DELAY 1'd0;
	srvmcS_mcAB_dataCntR <= `BSV_ASSIGNMENT_DELAY 64'd0;
	srvmcS_mcAB_dataCntW <= `BSV_ASSIGNMENT_DELAY 64'd0;
	srvmcS_mcAB_dataCpCnt <= `BSV_ASSIGNMENT_DELAY 64'd0;
	srvmcS_mcAB_lock <= `BSV_ASSIGNMENT_DELAY 1'd0;
	srvmcS_mcAB_outHead <= `BSV_ASSIGNMENT_DELAY
	    384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvmcS_mcBA_busy <= `BSV_ASSIGNMENT_DELAY 1'd0;
	srvmcS_mcBA_dataCntR <= `BSV_ASSIGNMENT_DELAY 64'd0;
	srvmcS_mcBA_dataCntW <= `BSV_ASSIGNMENT_DELAY 64'd0;
	srvmcS_mcBA_dataCpCnt <= `BSV_ASSIGNMENT_DELAY 64'd0;
	srvmcS_mcBA_lock <= `BSV_ASSIGNMENT_DELAY 1'd0;
	srvmcS_mcBA_outHead <= `BSV_ASSIGNMENT_DELAY
	    384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvmcS_outHead <= `BSV_ASSIGNMENT_DELAY
	    384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvmcS_ready <= `BSV_ASSIGNMENT_DELAY 1'd1;
	srvreadAVL_cBuf_cb_0 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadAVL_cBuf_cb_1 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadAVL_cBuf_cb_10 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadAVL_cBuf_cb_11 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadAVL_cBuf_cb_12 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadAVL_cBuf_cb_13 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadAVL_cBuf_cb_14 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadAVL_cBuf_cb_15 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadAVL_cBuf_cb_16 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadAVL_cBuf_cb_17 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadAVL_cBuf_cb_18 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadAVL_cBuf_cb_19 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadAVL_cBuf_cb_2 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadAVL_cBuf_cb_20 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadAVL_cBuf_cb_21 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadAVL_cBuf_cb_22 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadAVL_cBuf_cb_23 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadAVL_cBuf_cb_24 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadAVL_cBuf_cb_25 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadAVL_cBuf_cb_26 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadAVL_cBuf_cb_27 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadAVL_cBuf_cb_28 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadAVL_cBuf_cb_29 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadAVL_cBuf_cb_3 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadAVL_cBuf_cb_30 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadAVL_cBuf_cb_31 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadAVL_cBuf_cb_4 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadAVL_cBuf_cb_5 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadAVL_cBuf_cb_6 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadAVL_cBuf_cb_7 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadAVL_cBuf_cb_8 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadAVL_cBuf_cb_9 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadAVL_cBuf_cnt <= `BSV_ASSIGNMENT_DELAY 6'd0;
	srvreadAVL_cBuf_iidx <= `BSV_ASSIGNMENT_DELAY 6'd0;
	srvreadAVL_cBuf_mb_0 <= `BSV_ASSIGNMENT_DELAY
	    192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadAVL_cBuf_mb_1 <= `BSV_ASSIGNMENT_DELAY
	    192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadAVL_cBuf_mb_10 <= `BSV_ASSIGNMENT_DELAY
	    192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadAVL_cBuf_mb_11 <= `BSV_ASSIGNMENT_DELAY
	    192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadAVL_cBuf_mb_12 <= `BSV_ASSIGNMENT_DELAY
	    192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadAVL_cBuf_mb_13 <= `BSV_ASSIGNMENT_DELAY
	    192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadAVL_cBuf_mb_14 <= `BSV_ASSIGNMENT_DELAY
	    192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadAVL_cBuf_mb_15 <= `BSV_ASSIGNMENT_DELAY
	    192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadAVL_cBuf_mb_16 <= `BSV_ASSIGNMENT_DELAY
	    192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadAVL_cBuf_mb_17 <= `BSV_ASSIGNMENT_DELAY
	    192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadAVL_cBuf_mb_18 <= `BSV_ASSIGNMENT_DELAY
	    192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadAVL_cBuf_mb_19 <= `BSV_ASSIGNMENT_DELAY
	    192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadAVL_cBuf_mb_2 <= `BSV_ASSIGNMENT_DELAY
	    192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadAVL_cBuf_mb_20 <= `BSV_ASSIGNMENT_DELAY
	    192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadAVL_cBuf_mb_21 <= `BSV_ASSIGNMENT_DELAY
	    192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadAVL_cBuf_mb_22 <= `BSV_ASSIGNMENT_DELAY
	    192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadAVL_cBuf_mb_23 <= `BSV_ASSIGNMENT_DELAY
	    192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadAVL_cBuf_mb_24 <= `BSV_ASSIGNMENT_DELAY
	    192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadAVL_cBuf_mb_25 <= `BSV_ASSIGNMENT_DELAY
	    192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadAVL_cBuf_mb_26 <= `BSV_ASSIGNMENT_DELAY
	    192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadAVL_cBuf_mb_27 <= `BSV_ASSIGNMENT_DELAY
	    192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadAVL_cBuf_mb_28 <= `BSV_ASSIGNMENT_DELAY
	    192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadAVL_cBuf_mb_29 <= `BSV_ASSIGNMENT_DELAY
	    192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadAVL_cBuf_mb_3 <= `BSV_ASSIGNMENT_DELAY
	    192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadAVL_cBuf_mb_30 <= `BSV_ASSIGNMENT_DELAY
	    192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadAVL_cBuf_mb_31 <= `BSV_ASSIGNMENT_DELAY
	    192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadAVL_cBuf_mb_4 <= `BSV_ASSIGNMENT_DELAY
	    192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadAVL_cBuf_mb_5 <= `BSV_ASSIGNMENT_DELAY
	    192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadAVL_cBuf_mb_6 <= `BSV_ASSIGNMENT_DELAY
	    192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadAVL_cBuf_mb_7 <= `BSV_ASSIGNMENT_DELAY
	    192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadAVL_cBuf_mb_8 <= `BSV_ASSIGNMENT_DELAY
	    192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadAVL_cBuf_mb_9 <= `BSV_ASSIGNMENT_DELAY
	    192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadAVL_cBuf_ridx <= `BSV_ASSIGNMENT_DELAY 6'd0;
	srvreadCCI_cBuf_cb_0 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadCCI_cBuf_cb_1 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadCCI_cBuf_cb_10 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadCCI_cBuf_cb_11 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadCCI_cBuf_cb_12 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadCCI_cBuf_cb_13 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadCCI_cBuf_cb_14 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadCCI_cBuf_cb_15 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadCCI_cBuf_cb_16 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadCCI_cBuf_cb_17 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadCCI_cBuf_cb_18 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadCCI_cBuf_cb_19 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadCCI_cBuf_cb_2 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadCCI_cBuf_cb_20 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadCCI_cBuf_cb_21 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadCCI_cBuf_cb_22 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadCCI_cBuf_cb_23 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadCCI_cBuf_cb_24 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadCCI_cBuf_cb_25 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadCCI_cBuf_cb_26 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadCCI_cBuf_cb_27 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadCCI_cBuf_cb_28 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadCCI_cBuf_cb_29 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadCCI_cBuf_cb_3 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadCCI_cBuf_cb_30 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadCCI_cBuf_cb_31 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadCCI_cBuf_cb_4 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadCCI_cBuf_cb_5 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadCCI_cBuf_cb_6 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadCCI_cBuf_cb_7 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadCCI_cBuf_cb_8 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadCCI_cBuf_cb_9 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadCCI_cBuf_cnt <= `BSV_ASSIGNMENT_DELAY 6'd0;
	srvreadCCI_cBuf_iidx <= `BSV_ASSIGNMENT_DELAY 6'd0;
	srvreadCCI_cBuf_mb_0 <= `BSV_ASSIGNMENT_DELAY
	    384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadCCI_cBuf_mb_1 <= `BSV_ASSIGNMENT_DELAY
	    384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadCCI_cBuf_mb_10 <= `BSV_ASSIGNMENT_DELAY
	    384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadCCI_cBuf_mb_11 <= `BSV_ASSIGNMENT_DELAY
	    384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadCCI_cBuf_mb_12 <= `BSV_ASSIGNMENT_DELAY
	    384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadCCI_cBuf_mb_13 <= `BSV_ASSIGNMENT_DELAY
	    384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadCCI_cBuf_mb_14 <= `BSV_ASSIGNMENT_DELAY
	    384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadCCI_cBuf_mb_15 <= `BSV_ASSIGNMENT_DELAY
	    384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadCCI_cBuf_mb_16 <= `BSV_ASSIGNMENT_DELAY
	    384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadCCI_cBuf_mb_17 <= `BSV_ASSIGNMENT_DELAY
	    384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadCCI_cBuf_mb_18 <= `BSV_ASSIGNMENT_DELAY
	    384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadCCI_cBuf_mb_19 <= `BSV_ASSIGNMENT_DELAY
	    384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadCCI_cBuf_mb_2 <= `BSV_ASSIGNMENT_DELAY
	    384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadCCI_cBuf_mb_20 <= `BSV_ASSIGNMENT_DELAY
	    384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadCCI_cBuf_mb_21 <= `BSV_ASSIGNMENT_DELAY
	    384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadCCI_cBuf_mb_22 <= `BSV_ASSIGNMENT_DELAY
	    384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadCCI_cBuf_mb_23 <= `BSV_ASSIGNMENT_DELAY
	    384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadCCI_cBuf_mb_24 <= `BSV_ASSIGNMENT_DELAY
	    384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadCCI_cBuf_mb_25 <= `BSV_ASSIGNMENT_DELAY
	    384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadCCI_cBuf_mb_26 <= `BSV_ASSIGNMENT_DELAY
	    384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadCCI_cBuf_mb_27 <= `BSV_ASSIGNMENT_DELAY
	    384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadCCI_cBuf_mb_28 <= `BSV_ASSIGNMENT_DELAY
	    384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadCCI_cBuf_mb_29 <= `BSV_ASSIGNMENT_DELAY
	    384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadCCI_cBuf_mb_3 <= `BSV_ASSIGNMENT_DELAY
	    384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadCCI_cBuf_mb_30 <= `BSV_ASSIGNMENT_DELAY
	    384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadCCI_cBuf_mb_31 <= `BSV_ASSIGNMENT_DELAY
	    384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadCCI_cBuf_mb_4 <= `BSV_ASSIGNMENT_DELAY
	    384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadCCI_cBuf_mb_5 <= `BSV_ASSIGNMENT_DELAY
	    384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadCCI_cBuf_mb_6 <= `BSV_ASSIGNMENT_DELAY
	    384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadCCI_cBuf_mb_7 <= `BSV_ASSIGNMENT_DELAY
	    384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadCCI_cBuf_mb_8 <= `BSV_ASSIGNMENT_DELAY
	    384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadCCI_cBuf_mb_9 <= `BSV_ASSIGNMENT_DELAY
	    384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvreadCCI_cBuf_ridx <= `BSV_ASSIGNMENT_DELAY 6'd0;
	srvwriteAVL_cBuf_cb_0 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteAVL_cBuf_cb_1 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteAVL_cBuf_cb_10 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteAVL_cBuf_cb_11 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteAVL_cBuf_cb_12 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteAVL_cBuf_cb_13 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteAVL_cBuf_cb_14 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteAVL_cBuf_cb_15 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteAVL_cBuf_cb_16 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteAVL_cBuf_cb_17 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteAVL_cBuf_cb_18 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteAVL_cBuf_cb_19 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteAVL_cBuf_cb_2 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteAVL_cBuf_cb_20 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteAVL_cBuf_cb_21 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteAVL_cBuf_cb_22 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteAVL_cBuf_cb_23 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteAVL_cBuf_cb_24 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteAVL_cBuf_cb_25 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteAVL_cBuf_cb_26 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteAVL_cBuf_cb_27 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteAVL_cBuf_cb_28 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteAVL_cBuf_cb_29 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteAVL_cBuf_cb_3 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteAVL_cBuf_cb_30 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteAVL_cBuf_cb_31 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteAVL_cBuf_cb_4 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteAVL_cBuf_cb_5 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteAVL_cBuf_cb_6 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteAVL_cBuf_cb_7 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteAVL_cBuf_cb_8 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteAVL_cBuf_cb_9 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteAVL_cBuf_cnt <= `BSV_ASSIGNMENT_DELAY 6'd0;
	srvwriteAVL_cBuf_iidx <= `BSV_ASSIGNMENT_DELAY 6'd0;
	srvwriteAVL_cBuf_mb_0 <= `BSV_ASSIGNMENT_DELAY
	    192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteAVL_cBuf_mb_1 <= `BSV_ASSIGNMENT_DELAY
	    192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteAVL_cBuf_mb_10 <= `BSV_ASSIGNMENT_DELAY
	    192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteAVL_cBuf_mb_11 <= `BSV_ASSIGNMENT_DELAY
	    192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteAVL_cBuf_mb_12 <= `BSV_ASSIGNMENT_DELAY
	    192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteAVL_cBuf_mb_13 <= `BSV_ASSIGNMENT_DELAY
	    192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteAVL_cBuf_mb_14 <= `BSV_ASSIGNMENT_DELAY
	    192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteAVL_cBuf_mb_15 <= `BSV_ASSIGNMENT_DELAY
	    192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteAVL_cBuf_mb_16 <= `BSV_ASSIGNMENT_DELAY
	    192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteAVL_cBuf_mb_17 <= `BSV_ASSIGNMENT_DELAY
	    192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteAVL_cBuf_mb_18 <= `BSV_ASSIGNMENT_DELAY
	    192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteAVL_cBuf_mb_19 <= `BSV_ASSIGNMENT_DELAY
	    192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteAVL_cBuf_mb_2 <= `BSV_ASSIGNMENT_DELAY
	    192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteAVL_cBuf_mb_20 <= `BSV_ASSIGNMENT_DELAY
	    192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteAVL_cBuf_mb_21 <= `BSV_ASSIGNMENT_DELAY
	    192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteAVL_cBuf_mb_22 <= `BSV_ASSIGNMENT_DELAY
	    192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteAVL_cBuf_mb_23 <= `BSV_ASSIGNMENT_DELAY
	    192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteAVL_cBuf_mb_24 <= `BSV_ASSIGNMENT_DELAY
	    192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteAVL_cBuf_mb_25 <= `BSV_ASSIGNMENT_DELAY
	    192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteAVL_cBuf_mb_26 <= `BSV_ASSIGNMENT_DELAY
	    192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteAVL_cBuf_mb_27 <= `BSV_ASSIGNMENT_DELAY
	    192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteAVL_cBuf_mb_28 <= `BSV_ASSIGNMENT_DELAY
	    192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteAVL_cBuf_mb_29 <= `BSV_ASSIGNMENT_DELAY
	    192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteAVL_cBuf_mb_3 <= `BSV_ASSIGNMENT_DELAY
	    192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteAVL_cBuf_mb_30 <= `BSV_ASSIGNMENT_DELAY
	    192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteAVL_cBuf_mb_31 <= `BSV_ASSIGNMENT_DELAY
	    192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteAVL_cBuf_mb_4 <= `BSV_ASSIGNMENT_DELAY
	    192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteAVL_cBuf_mb_5 <= `BSV_ASSIGNMENT_DELAY
	    192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteAVL_cBuf_mb_6 <= `BSV_ASSIGNMENT_DELAY
	    192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteAVL_cBuf_mb_7 <= `BSV_ASSIGNMENT_DELAY
	    192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteAVL_cBuf_mb_8 <= `BSV_ASSIGNMENT_DELAY
	    192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteAVL_cBuf_mb_9 <= `BSV_ASSIGNMENT_DELAY
	    192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteAVL_cBuf_ridx <= `BSV_ASSIGNMENT_DELAY 6'd0;
	srvwriteCCI_cBuf_cb_0 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteCCI_cBuf_cb_1 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteCCI_cBuf_cb_10 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteCCI_cBuf_cb_11 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteCCI_cBuf_cb_12 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteCCI_cBuf_cb_13 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteCCI_cBuf_cb_14 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteCCI_cBuf_cb_15 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteCCI_cBuf_cb_16 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteCCI_cBuf_cb_17 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteCCI_cBuf_cb_18 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteCCI_cBuf_cb_19 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteCCI_cBuf_cb_2 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteCCI_cBuf_cb_20 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteCCI_cBuf_cb_21 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteCCI_cBuf_cb_22 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteCCI_cBuf_cb_23 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteCCI_cBuf_cb_24 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteCCI_cBuf_cb_25 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteCCI_cBuf_cb_26 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteCCI_cBuf_cb_27 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteCCI_cBuf_cb_28 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteCCI_cBuf_cb_29 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteCCI_cBuf_cb_3 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteCCI_cBuf_cb_30 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteCCI_cBuf_cb_31 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteCCI_cBuf_cb_4 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteCCI_cBuf_cb_5 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteCCI_cBuf_cb_6 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteCCI_cBuf_cb_7 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteCCI_cBuf_cb_8 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteCCI_cBuf_cb_9 <= `BSV_ASSIGNMENT_DELAY
	    513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteCCI_cBuf_cnt <= `BSV_ASSIGNMENT_DELAY 6'd0;
	srvwriteCCI_cBuf_iidx <= `BSV_ASSIGNMENT_DELAY 6'd0;
	srvwriteCCI_cBuf_mb_0 <= `BSV_ASSIGNMENT_DELAY
	    384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteCCI_cBuf_mb_1 <= `BSV_ASSIGNMENT_DELAY
	    384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteCCI_cBuf_mb_10 <= `BSV_ASSIGNMENT_DELAY
	    384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteCCI_cBuf_mb_11 <= `BSV_ASSIGNMENT_DELAY
	    384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteCCI_cBuf_mb_12 <= `BSV_ASSIGNMENT_DELAY
	    384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteCCI_cBuf_mb_13 <= `BSV_ASSIGNMENT_DELAY
	    384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteCCI_cBuf_mb_14 <= `BSV_ASSIGNMENT_DELAY
	    384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteCCI_cBuf_mb_15 <= `BSV_ASSIGNMENT_DELAY
	    384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteCCI_cBuf_mb_16 <= `BSV_ASSIGNMENT_DELAY
	    384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteCCI_cBuf_mb_17 <= `BSV_ASSIGNMENT_DELAY
	    384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteCCI_cBuf_mb_18 <= `BSV_ASSIGNMENT_DELAY
	    384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteCCI_cBuf_mb_19 <= `BSV_ASSIGNMENT_DELAY
	    384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteCCI_cBuf_mb_2 <= `BSV_ASSIGNMENT_DELAY
	    384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteCCI_cBuf_mb_20 <= `BSV_ASSIGNMENT_DELAY
	    384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteCCI_cBuf_mb_21 <= `BSV_ASSIGNMENT_DELAY
	    384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteCCI_cBuf_mb_22 <= `BSV_ASSIGNMENT_DELAY
	    384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteCCI_cBuf_mb_23 <= `BSV_ASSIGNMENT_DELAY
	    384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteCCI_cBuf_mb_24 <= `BSV_ASSIGNMENT_DELAY
	    384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteCCI_cBuf_mb_25 <= `BSV_ASSIGNMENT_DELAY
	    384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteCCI_cBuf_mb_26 <= `BSV_ASSIGNMENT_DELAY
	    384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteCCI_cBuf_mb_27 <= `BSV_ASSIGNMENT_DELAY
	    384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteCCI_cBuf_mb_28 <= `BSV_ASSIGNMENT_DELAY
	    384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteCCI_cBuf_mb_29 <= `BSV_ASSIGNMENT_DELAY
	    384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteCCI_cBuf_mb_3 <= `BSV_ASSIGNMENT_DELAY
	    384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteCCI_cBuf_mb_30 <= `BSV_ASSIGNMENT_DELAY
	    384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteCCI_cBuf_mb_31 <= `BSV_ASSIGNMENT_DELAY
	    384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteCCI_cBuf_mb_4 <= `BSV_ASSIGNMENT_DELAY
	    384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteCCI_cBuf_mb_5 <= `BSV_ASSIGNMENT_DELAY
	    384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteCCI_cBuf_mb_6 <= `BSV_ASSIGNMENT_DELAY
	    384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteCCI_cBuf_mb_7 <= `BSV_ASSIGNMENT_DELAY
	    384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteCCI_cBuf_mb_8 <= `BSV_ASSIGNMENT_DELAY
	    384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteCCI_cBuf_mb_9 <= `BSV_ASSIGNMENT_DELAY
	    384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	srvwriteCCI_cBuf_ridx <= `BSV_ASSIGNMENT_DELAY 6'd0;
	topA_convert_addrReg <= `BSV_ASSIGNMENT_DELAY 32'd0;
	topA_convert_dataOut <= `BSV_ASSIGNMENT_DELAY 512'd0;
	topA_convert_readReg <= `BSV_ASSIGNMENT_DELAY 1'd0;
	topA_convert_readdatavalidIn <= `BSV_ASSIGNMENT_DELAY 1'd0;
	topA_convert_state <= `BSV_ASSIGNMENT_DELAY 2'd0;
	topA_convert_writeReg <= `BSV_ASSIGNMENT_DELAY 1'd0;
	topC_convert_w_rdRspData <= `BSV_ASSIGNMENT_DELAY 512'd0;
	topC_convert_w_rdRspMdata <= `BSV_ASSIGNMENT_DELAY 14'd16383;
	topC_convert_w_rdRspValid <= `BSV_ASSIGNMENT_DELAY 1'd0;
	topC_convert_w_wrRspMdata <= `BSV_ASSIGNMENT_DELAY 14'd16383;
	topC_convert_w_wrRspValid <= `BSV_ASSIGNMENT_DELAY 1'd0;
      end
    else
      begin
        if (regsetRd_addr_readAVL$EN)
	  regsetRd_addr_readAVL <= `BSV_ASSIGNMENT_DELAY
	      regsetRd_addr_readAVL$D_IN;
	if (regsetRd_addr_readCCI$EN)
	  regsetRd_addr_readCCI <= `BSV_ASSIGNMENT_DELAY
	      regsetRd_addr_readCCI$D_IN;
	if (regsetWr_addr_writeAVL$EN)
	  regsetWr_addr_writeAVL <= `BSV_ASSIGNMENT_DELAY
	      regsetWr_addr_writeAVL$D_IN;
	if (regsetWr_addr_writeCCI$EN)
	  regsetWr_addr_writeCCI <= `BSV_ASSIGNMENT_DELAY
	      regsetWr_addr_writeCCI$D_IN;
	if (srvmcS_busy$EN)
	  srvmcS_busy <= `BSV_ASSIGNMENT_DELAY srvmcS_busy$D_IN;
	if (srvmcS_lock$EN)
	  srvmcS_lock <= `BSV_ASSIGNMENT_DELAY srvmcS_lock$D_IN;
	if (srvmcS_mcAB_busy$EN)
	  srvmcS_mcAB_busy <= `BSV_ASSIGNMENT_DELAY srvmcS_mcAB_busy$D_IN;
	if (srvmcS_mcAB_dataCntR$EN)
	  srvmcS_mcAB_dataCntR <= `BSV_ASSIGNMENT_DELAY
	      srvmcS_mcAB_dataCntR$D_IN;
	if (srvmcS_mcAB_dataCntW$EN)
	  srvmcS_mcAB_dataCntW <= `BSV_ASSIGNMENT_DELAY
	      srvmcS_mcAB_dataCntW$D_IN;
	if (srvmcS_mcAB_dataCpCnt$EN)
	  srvmcS_mcAB_dataCpCnt <= `BSV_ASSIGNMENT_DELAY
	      srvmcS_mcAB_dataCpCnt$D_IN;
	if (srvmcS_mcAB_lock$EN)
	  srvmcS_mcAB_lock <= `BSV_ASSIGNMENT_DELAY srvmcS_mcAB_lock$D_IN;
	if (srvmcS_mcAB_outHead$EN)
	  srvmcS_mcAB_outHead <= `BSV_ASSIGNMENT_DELAY
	      srvmcS_mcAB_outHead$D_IN;
	if (srvmcS_mcBA_busy$EN)
	  srvmcS_mcBA_busy <= `BSV_ASSIGNMENT_DELAY srvmcS_mcBA_busy$D_IN;
	if (srvmcS_mcBA_dataCntR$EN)
	  srvmcS_mcBA_dataCntR <= `BSV_ASSIGNMENT_DELAY
	      srvmcS_mcBA_dataCntR$D_IN;
	if (srvmcS_mcBA_dataCntW$EN)
	  srvmcS_mcBA_dataCntW <= `BSV_ASSIGNMENT_DELAY
	      srvmcS_mcBA_dataCntW$D_IN;
	if (srvmcS_mcBA_dataCpCnt$EN)
	  srvmcS_mcBA_dataCpCnt <= `BSV_ASSIGNMENT_DELAY
	      srvmcS_mcBA_dataCpCnt$D_IN;
	if (srvmcS_mcBA_lock$EN)
	  srvmcS_mcBA_lock <= `BSV_ASSIGNMENT_DELAY srvmcS_mcBA_lock$D_IN;
	if (srvmcS_mcBA_outHead$EN)
	  srvmcS_mcBA_outHead <= `BSV_ASSIGNMENT_DELAY
	      srvmcS_mcBA_outHead$D_IN;
	if (srvmcS_outHead$EN)
	  srvmcS_outHead <= `BSV_ASSIGNMENT_DELAY srvmcS_outHead$D_IN;
	if (srvmcS_ready$EN)
	  srvmcS_ready <= `BSV_ASSIGNMENT_DELAY srvmcS_ready$D_IN;
	if (srvreadAVL_cBuf_cb_0$EN)
	  srvreadAVL_cBuf_cb_0 <= `BSV_ASSIGNMENT_DELAY
	      srvreadAVL_cBuf_cb_0$D_IN;
	if (srvreadAVL_cBuf_cb_1$EN)
	  srvreadAVL_cBuf_cb_1 <= `BSV_ASSIGNMENT_DELAY
	      srvreadAVL_cBuf_cb_1$D_IN;
	if (srvreadAVL_cBuf_cb_10$EN)
	  srvreadAVL_cBuf_cb_10 <= `BSV_ASSIGNMENT_DELAY
	      srvreadAVL_cBuf_cb_10$D_IN;
	if (srvreadAVL_cBuf_cb_11$EN)
	  srvreadAVL_cBuf_cb_11 <= `BSV_ASSIGNMENT_DELAY
	      srvreadAVL_cBuf_cb_11$D_IN;
	if (srvreadAVL_cBuf_cb_12$EN)
	  srvreadAVL_cBuf_cb_12 <= `BSV_ASSIGNMENT_DELAY
	      srvreadAVL_cBuf_cb_12$D_IN;
	if (srvreadAVL_cBuf_cb_13$EN)
	  srvreadAVL_cBuf_cb_13 <= `BSV_ASSIGNMENT_DELAY
	      srvreadAVL_cBuf_cb_13$D_IN;
	if (srvreadAVL_cBuf_cb_14$EN)
	  srvreadAVL_cBuf_cb_14 <= `BSV_ASSIGNMENT_DELAY
	      srvreadAVL_cBuf_cb_14$D_IN;
	if (srvreadAVL_cBuf_cb_15$EN)
	  srvreadAVL_cBuf_cb_15 <= `BSV_ASSIGNMENT_DELAY
	      srvreadAVL_cBuf_cb_15$D_IN;
	if (srvreadAVL_cBuf_cb_16$EN)
	  srvreadAVL_cBuf_cb_16 <= `BSV_ASSIGNMENT_DELAY
	      srvreadAVL_cBuf_cb_16$D_IN;
	if (srvreadAVL_cBuf_cb_17$EN)
	  srvreadAVL_cBuf_cb_17 <= `BSV_ASSIGNMENT_DELAY
	      srvreadAVL_cBuf_cb_17$D_IN;
	if (srvreadAVL_cBuf_cb_18$EN)
	  srvreadAVL_cBuf_cb_18 <= `BSV_ASSIGNMENT_DELAY
	      srvreadAVL_cBuf_cb_18$D_IN;
	if (srvreadAVL_cBuf_cb_19$EN)
	  srvreadAVL_cBuf_cb_19 <= `BSV_ASSIGNMENT_DELAY
	      srvreadAVL_cBuf_cb_19$D_IN;
	if (srvreadAVL_cBuf_cb_2$EN)
	  srvreadAVL_cBuf_cb_2 <= `BSV_ASSIGNMENT_DELAY
	      srvreadAVL_cBuf_cb_2$D_IN;
	if (srvreadAVL_cBuf_cb_20$EN)
	  srvreadAVL_cBuf_cb_20 <= `BSV_ASSIGNMENT_DELAY
	      srvreadAVL_cBuf_cb_20$D_IN;
	if (srvreadAVL_cBuf_cb_21$EN)
	  srvreadAVL_cBuf_cb_21 <= `BSV_ASSIGNMENT_DELAY
	      srvreadAVL_cBuf_cb_21$D_IN;
	if (srvreadAVL_cBuf_cb_22$EN)
	  srvreadAVL_cBuf_cb_22 <= `BSV_ASSIGNMENT_DELAY
	      srvreadAVL_cBuf_cb_22$D_IN;
	if (srvreadAVL_cBuf_cb_23$EN)
	  srvreadAVL_cBuf_cb_23 <= `BSV_ASSIGNMENT_DELAY
	      srvreadAVL_cBuf_cb_23$D_IN;
	if (srvreadAVL_cBuf_cb_24$EN)
	  srvreadAVL_cBuf_cb_24 <= `BSV_ASSIGNMENT_DELAY
	      srvreadAVL_cBuf_cb_24$D_IN;
	if (srvreadAVL_cBuf_cb_25$EN)
	  srvreadAVL_cBuf_cb_25 <= `BSV_ASSIGNMENT_DELAY
	      srvreadAVL_cBuf_cb_25$D_IN;
	if (srvreadAVL_cBuf_cb_26$EN)
	  srvreadAVL_cBuf_cb_26 <= `BSV_ASSIGNMENT_DELAY
	      srvreadAVL_cBuf_cb_26$D_IN;
	if (srvreadAVL_cBuf_cb_27$EN)
	  srvreadAVL_cBuf_cb_27 <= `BSV_ASSIGNMENT_DELAY
	      srvreadAVL_cBuf_cb_27$D_IN;
	if (srvreadAVL_cBuf_cb_28$EN)
	  srvreadAVL_cBuf_cb_28 <= `BSV_ASSIGNMENT_DELAY
	      srvreadAVL_cBuf_cb_28$D_IN;
	if (srvreadAVL_cBuf_cb_29$EN)
	  srvreadAVL_cBuf_cb_29 <= `BSV_ASSIGNMENT_DELAY
	      srvreadAVL_cBuf_cb_29$D_IN;
	if (srvreadAVL_cBuf_cb_3$EN)
	  srvreadAVL_cBuf_cb_3 <= `BSV_ASSIGNMENT_DELAY
	      srvreadAVL_cBuf_cb_3$D_IN;
	if (srvreadAVL_cBuf_cb_30$EN)
	  srvreadAVL_cBuf_cb_30 <= `BSV_ASSIGNMENT_DELAY
	      srvreadAVL_cBuf_cb_30$D_IN;
	if (srvreadAVL_cBuf_cb_31$EN)
	  srvreadAVL_cBuf_cb_31 <= `BSV_ASSIGNMENT_DELAY
	      srvreadAVL_cBuf_cb_31$D_IN;
	if (srvreadAVL_cBuf_cb_4$EN)
	  srvreadAVL_cBuf_cb_4 <= `BSV_ASSIGNMENT_DELAY
	      srvreadAVL_cBuf_cb_4$D_IN;
	if (srvreadAVL_cBuf_cb_5$EN)
	  srvreadAVL_cBuf_cb_5 <= `BSV_ASSIGNMENT_DELAY
	      srvreadAVL_cBuf_cb_5$D_IN;
	if (srvreadAVL_cBuf_cb_6$EN)
	  srvreadAVL_cBuf_cb_6 <= `BSV_ASSIGNMENT_DELAY
	      srvreadAVL_cBuf_cb_6$D_IN;
	if (srvreadAVL_cBuf_cb_7$EN)
	  srvreadAVL_cBuf_cb_7 <= `BSV_ASSIGNMENT_DELAY
	      srvreadAVL_cBuf_cb_7$D_IN;
	if (srvreadAVL_cBuf_cb_8$EN)
	  srvreadAVL_cBuf_cb_8 <= `BSV_ASSIGNMENT_DELAY
	      srvreadAVL_cBuf_cb_8$D_IN;
	if (srvreadAVL_cBuf_cb_9$EN)
	  srvreadAVL_cBuf_cb_9 <= `BSV_ASSIGNMENT_DELAY
	      srvreadAVL_cBuf_cb_9$D_IN;
	if (srvreadAVL_cBuf_cnt$EN)
	  srvreadAVL_cBuf_cnt <= `BSV_ASSIGNMENT_DELAY
	      srvreadAVL_cBuf_cnt$D_IN;
	if (srvreadAVL_cBuf_iidx$EN)
	  srvreadAVL_cBuf_iidx <= `BSV_ASSIGNMENT_DELAY
	      srvreadAVL_cBuf_iidx$D_IN;
	if (srvreadAVL_cBuf_mb_0$EN)
	  srvreadAVL_cBuf_mb_0 <= `BSV_ASSIGNMENT_DELAY
	      srvreadAVL_cBuf_mb_0$D_IN;
	if (srvreadAVL_cBuf_mb_1$EN)
	  srvreadAVL_cBuf_mb_1 <= `BSV_ASSIGNMENT_DELAY
	      srvreadAVL_cBuf_mb_1$D_IN;
	if (srvreadAVL_cBuf_mb_10$EN)
	  srvreadAVL_cBuf_mb_10 <= `BSV_ASSIGNMENT_DELAY
	      srvreadAVL_cBuf_mb_10$D_IN;
	if (srvreadAVL_cBuf_mb_11$EN)
	  srvreadAVL_cBuf_mb_11 <= `BSV_ASSIGNMENT_DELAY
	      srvreadAVL_cBuf_mb_11$D_IN;
	if (srvreadAVL_cBuf_mb_12$EN)
	  srvreadAVL_cBuf_mb_12 <= `BSV_ASSIGNMENT_DELAY
	      srvreadAVL_cBuf_mb_12$D_IN;
	if (srvreadAVL_cBuf_mb_13$EN)
	  srvreadAVL_cBuf_mb_13 <= `BSV_ASSIGNMENT_DELAY
	      srvreadAVL_cBuf_mb_13$D_IN;
	if (srvreadAVL_cBuf_mb_14$EN)
	  srvreadAVL_cBuf_mb_14 <= `BSV_ASSIGNMENT_DELAY
	      srvreadAVL_cBuf_mb_14$D_IN;
	if (srvreadAVL_cBuf_mb_15$EN)
	  srvreadAVL_cBuf_mb_15 <= `BSV_ASSIGNMENT_DELAY
	      srvreadAVL_cBuf_mb_15$D_IN;
	if (srvreadAVL_cBuf_mb_16$EN)
	  srvreadAVL_cBuf_mb_16 <= `BSV_ASSIGNMENT_DELAY
	      srvreadAVL_cBuf_mb_16$D_IN;
	if (srvreadAVL_cBuf_mb_17$EN)
	  srvreadAVL_cBuf_mb_17 <= `BSV_ASSIGNMENT_DELAY
	      srvreadAVL_cBuf_mb_17$D_IN;
	if (srvreadAVL_cBuf_mb_18$EN)
	  srvreadAVL_cBuf_mb_18 <= `BSV_ASSIGNMENT_DELAY
	      srvreadAVL_cBuf_mb_18$D_IN;
	if (srvreadAVL_cBuf_mb_19$EN)
	  srvreadAVL_cBuf_mb_19 <= `BSV_ASSIGNMENT_DELAY
	      srvreadAVL_cBuf_mb_19$D_IN;
	if (srvreadAVL_cBuf_mb_2$EN)
	  srvreadAVL_cBuf_mb_2 <= `BSV_ASSIGNMENT_DELAY
	      srvreadAVL_cBuf_mb_2$D_IN;
	if (srvreadAVL_cBuf_mb_20$EN)
	  srvreadAVL_cBuf_mb_20 <= `BSV_ASSIGNMENT_DELAY
	      srvreadAVL_cBuf_mb_20$D_IN;
	if (srvreadAVL_cBuf_mb_21$EN)
	  srvreadAVL_cBuf_mb_21 <= `BSV_ASSIGNMENT_DELAY
	      srvreadAVL_cBuf_mb_21$D_IN;
	if (srvreadAVL_cBuf_mb_22$EN)
	  srvreadAVL_cBuf_mb_22 <= `BSV_ASSIGNMENT_DELAY
	      srvreadAVL_cBuf_mb_22$D_IN;
	if (srvreadAVL_cBuf_mb_23$EN)
	  srvreadAVL_cBuf_mb_23 <= `BSV_ASSIGNMENT_DELAY
	      srvreadAVL_cBuf_mb_23$D_IN;
	if (srvreadAVL_cBuf_mb_24$EN)
	  srvreadAVL_cBuf_mb_24 <= `BSV_ASSIGNMENT_DELAY
	      srvreadAVL_cBuf_mb_24$D_IN;
	if (srvreadAVL_cBuf_mb_25$EN)
	  srvreadAVL_cBuf_mb_25 <= `BSV_ASSIGNMENT_DELAY
	      srvreadAVL_cBuf_mb_25$D_IN;
	if (srvreadAVL_cBuf_mb_26$EN)
	  srvreadAVL_cBuf_mb_26 <= `BSV_ASSIGNMENT_DELAY
	      srvreadAVL_cBuf_mb_26$D_IN;
	if (srvreadAVL_cBuf_mb_27$EN)
	  srvreadAVL_cBuf_mb_27 <= `BSV_ASSIGNMENT_DELAY
	      srvreadAVL_cBuf_mb_27$D_IN;
	if (srvreadAVL_cBuf_mb_28$EN)
	  srvreadAVL_cBuf_mb_28 <= `BSV_ASSIGNMENT_DELAY
	      srvreadAVL_cBuf_mb_28$D_IN;
	if (srvreadAVL_cBuf_mb_29$EN)
	  srvreadAVL_cBuf_mb_29 <= `BSV_ASSIGNMENT_DELAY
	      srvreadAVL_cBuf_mb_29$D_IN;
	if (srvreadAVL_cBuf_mb_3$EN)
	  srvreadAVL_cBuf_mb_3 <= `BSV_ASSIGNMENT_DELAY
	      srvreadAVL_cBuf_mb_3$D_IN;
	if (srvreadAVL_cBuf_mb_30$EN)
	  srvreadAVL_cBuf_mb_30 <= `BSV_ASSIGNMENT_DELAY
	      srvreadAVL_cBuf_mb_30$D_IN;
	if (srvreadAVL_cBuf_mb_31$EN)
	  srvreadAVL_cBuf_mb_31 <= `BSV_ASSIGNMENT_DELAY
	      srvreadAVL_cBuf_mb_31$D_IN;
	if (srvreadAVL_cBuf_mb_4$EN)
	  srvreadAVL_cBuf_mb_4 <= `BSV_ASSIGNMENT_DELAY
	      srvreadAVL_cBuf_mb_4$D_IN;
	if (srvreadAVL_cBuf_mb_5$EN)
	  srvreadAVL_cBuf_mb_5 <= `BSV_ASSIGNMENT_DELAY
	      srvreadAVL_cBuf_mb_5$D_IN;
	if (srvreadAVL_cBuf_mb_6$EN)
	  srvreadAVL_cBuf_mb_6 <= `BSV_ASSIGNMENT_DELAY
	      srvreadAVL_cBuf_mb_6$D_IN;
	if (srvreadAVL_cBuf_mb_7$EN)
	  srvreadAVL_cBuf_mb_7 <= `BSV_ASSIGNMENT_DELAY
	      srvreadAVL_cBuf_mb_7$D_IN;
	if (srvreadAVL_cBuf_mb_8$EN)
	  srvreadAVL_cBuf_mb_8 <= `BSV_ASSIGNMENT_DELAY
	      srvreadAVL_cBuf_mb_8$D_IN;
	if (srvreadAVL_cBuf_mb_9$EN)
	  srvreadAVL_cBuf_mb_9 <= `BSV_ASSIGNMENT_DELAY
	      srvreadAVL_cBuf_mb_9$D_IN;
	if (srvreadAVL_cBuf_ridx$EN)
	  srvreadAVL_cBuf_ridx <= `BSV_ASSIGNMENT_DELAY
	      srvreadAVL_cBuf_ridx$D_IN;
	if (srvreadCCI_cBuf_cb_0$EN)
	  srvreadCCI_cBuf_cb_0 <= `BSV_ASSIGNMENT_DELAY
	      srvreadCCI_cBuf_cb_0$D_IN;
	if (srvreadCCI_cBuf_cb_1$EN)
	  srvreadCCI_cBuf_cb_1 <= `BSV_ASSIGNMENT_DELAY
	      srvreadCCI_cBuf_cb_1$D_IN;
	if (srvreadCCI_cBuf_cb_10$EN)
	  srvreadCCI_cBuf_cb_10 <= `BSV_ASSIGNMENT_DELAY
	      srvreadCCI_cBuf_cb_10$D_IN;
	if (srvreadCCI_cBuf_cb_11$EN)
	  srvreadCCI_cBuf_cb_11 <= `BSV_ASSIGNMENT_DELAY
	      srvreadCCI_cBuf_cb_11$D_IN;
	if (srvreadCCI_cBuf_cb_12$EN)
	  srvreadCCI_cBuf_cb_12 <= `BSV_ASSIGNMENT_DELAY
	      srvreadCCI_cBuf_cb_12$D_IN;
	if (srvreadCCI_cBuf_cb_13$EN)
	  srvreadCCI_cBuf_cb_13 <= `BSV_ASSIGNMENT_DELAY
	      srvreadCCI_cBuf_cb_13$D_IN;
	if (srvreadCCI_cBuf_cb_14$EN)
	  srvreadCCI_cBuf_cb_14 <= `BSV_ASSIGNMENT_DELAY
	      srvreadCCI_cBuf_cb_14$D_IN;
	if (srvreadCCI_cBuf_cb_15$EN)
	  srvreadCCI_cBuf_cb_15 <= `BSV_ASSIGNMENT_DELAY
	      srvreadCCI_cBuf_cb_15$D_IN;
	if (srvreadCCI_cBuf_cb_16$EN)
	  srvreadCCI_cBuf_cb_16 <= `BSV_ASSIGNMENT_DELAY
	      srvreadCCI_cBuf_cb_16$D_IN;
	if (srvreadCCI_cBuf_cb_17$EN)
	  srvreadCCI_cBuf_cb_17 <= `BSV_ASSIGNMENT_DELAY
	      srvreadCCI_cBuf_cb_17$D_IN;
	if (srvreadCCI_cBuf_cb_18$EN)
	  srvreadCCI_cBuf_cb_18 <= `BSV_ASSIGNMENT_DELAY
	      srvreadCCI_cBuf_cb_18$D_IN;
	if (srvreadCCI_cBuf_cb_19$EN)
	  srvreadCCI_cBuf_cb_19 <= `BSV_ASSIGNMENT_DELAY
	      srvreadCCI_cBuf_cb_19$D_IN;
	if (srvreadCCI_cBuf_cb_2$EN)
	  srvreadCCI_cBuf_cb_2 <= `BSV_ASSIGNMENT_DELAY
	      srvreadCCI_cBuf_cb_2$D_IN;
	if (srvreadCCI_cBuf_cb_20$EN)
	  srvreadCCI_cBuf_cb_20 <= `BSV_ASSIGNMENT_DELAY
	      srvreadCCI_cBuf_cb_20$D_IN;
	if (srvreadCCI_cBuf_cb_21$EN)
	  srvreadCCI_cBuf_cb_21 <= `BSV_ASSIGNMENT_DELAY
	      srvreadCCI_cBuf_cb_21$D_IN;
	if (srvreadCCI_cBuf_cb_22$EN)
	  srvreadCCI_cBuf_cb_22 <= `BSV_ASSIGNMENT_DELAY
	      srvreadCCI_cBuf_cb_22$D_IN;
	if (srvreadCCI_cBuf_cb_23$EN)
	  srvreadCCI_cBuf_cb_23 <= `BSV_ASSIGNMENT_DELAY
	      srvreadCCI_cBuf_cb_23$D_IN;
	if (srvreadCCI_cBuf_cb_24$EN)
	  srvreadCCI_cBuf_cb_24 <= `BSV_ASSIGNMENT_DELAY
	      srvreadCCI_cBuf_cb_24$D_IN;
	if (srvreadCCI_cBuf_cb_25$EN)
	  srvreadCCI_cBuf_cb_25 <= `BSV_ASSIGNMENT_DELAY
	      srvreadCCI_cBuf_cb_25$D_IN;
	if (srvreadCCI_cBuf_cb_26$EN)
	  srvreadCCI_cBuf_cb_26 <= `BSV_ASSIGNMENT_DELAY
	      srvreadCCI_cBuf_cb_26$D_IN;
	if (srvreadCCI_cBuf_cb_27$EN)
	  srvreadCCI_cBuf_cb_27 <= `BSV_ASSIGNMENT_DELAY
	      srvreadCCI_cBuf_cb_27$D_IN;
	if (srvreadCCI_cBuf_cb_28$EN)
	  srvreadCCI_cBuf_cb_28 <= `BSV_ASSIGNMENT_DELAY
	      srvreadCCI_cBuf_cb_28$D_IN;
	if (srvreadCCI_cBuf_cb_29$EN)
	  srvreadCCI_cBuf_cb_29 <= `BSV_ASSIGNMENT_DELAY
	      srvreadCCI_cBuf_cb_29$D_IN;
	if (srvreadCCI_cBuf_cb_3$EN)
	  srvreadCCI_cBuf_cb_3 <= `BSV_ASSIGNMENT_DELAY
	      srvreadCCI_cBuf_cb_3$D_IN;
	if (srvreadCCI_cBuf_cb_30$EN)
	  srvreadCCI_cBuf_cb_30 <= `BSV_ASSIGNMENT_DELAY
	      srvreadCCI_cBuf_cb_30$D_IN;
	if (srvreadCCI_cBuf_cb_31$EN)
	  srvreadCCI_cBuf_cb_31 <= `BSV_ASSIGNMENT_DELAY
	      srvreadCCI_cBuf_cb_31$D_IN;
	if (srvreadCCI_cBuf_cb_4$EN)
	  srvreadCCI_cBuf_cb_4 <= `BSV_ASSIGNMENT_DELAY
	      srvreadCCI_cBuf_cb_4$D_IN;
	if (srvreadCCI_cBuf_cb_5$EN)
	  srvreadCCI_cBuf_cb_5 <= `BSV_ASSIGNMENT_DELAY
	      srvreadCCI_cBuf_cb_5$D_IN;
	if (srvreadCCI_cBuf_cb_6$EN)
	  srvreadCCI_cBuf_cb_6 <= `BSV_ASSIGNMENT_DELAY
	      srvreadCCI_cBuf_cb_6$D_IN;
	if (srvreadCCI_cBuf_cb_7$EN)
	  srvreadCCI_cBuf_cb_7 <= `BSV_ASSIGNMENT_DELAY
	      srvreadCCI_cBuf_cb_7$D_IN;
	if (srvreadCCI_cBuf_cb_8$EN)
	  srvreadCCI_cBuf_cb_8 <= `BSV_ASSIGNMENT_DELAY
	      srvreadCCI_cBuf_cb_8$D_IN;
	if (srvreadCCI_cBuf_cb_9$EN)
	  srvreadCCI_cBuf_cb_9 <= `BSV_ASSIGNMENT_DELAY
	      srvreadCCI_cBuf_cb_9$D_IN;
	if (srvreadCCI_cBuf_cnt$EN)
	  srvreadCCI_cBuf_cnt <= `BSV_ASSIGNMENT_DELAY
	      srvreadCCI_cBuf_cnt$D_IN;
	if (srvreadCCI_cBuf_iidx$EN)
	  srvreadCCI_cBuf_iidx <= `BSV_ASSIGNMENT_DELAY
	      srvreadCCI_cBuf_iidx$D_IN;
	if (srvreadCCI_cBuf_mb_0$EN)
	  srvreadCCI_cBuf_mb_0 <= `BSV_ASSIGNMENT_DELAY
	      srvreadCCI_cBuf_mb_0$D_IN;
	if (srvreadCCI_cBuf_mb_1$EN)
	  srvreadCCI_cBuf_mb_1 <= `BSV_ASSIGNMENT_DELAY
	      srvreadCCI_cBuf_mb_1$D_IN;
	if (srvreadCCI_cBuf_mb_10$EN)
	  srvreadCCI_cBuf_mb_10 <= `BSV_ASSIGNMENT_DELAY
	      srvreadCCI_cBuf_mb_10$D_IN;
	if (srvreadCCI_cBuf_mb_11$EN)
	  srvreadCCI_cBuf_mb_11 <= `BSV_ASSIGNMENT_DELAY
	      srvreadCCI_cBuf_mb_11$D_IN;
	if (srvreadCCI_cBuf_mb_12$EN)
	  srvreadCCI_cBuf_mb_12 <= `BSV_ASSIGNMENT_DELAY
	      srvreadCCI_cBuf_mb_12$D_IN;
	if (srvreadCCI_cBuf_mb_13$EN)
	  srvreadCCI_cBuf_mb_13 <= `BSV_ASSIGNMENT_DELAY
	      srvreadCCI_cBuf_mb_13$D_IN;
	if (srvreadCCI_cBuf_mb_14$EN)
	  srvreadCCI_cBuf_mb_14 <= `BSV_ASSIGNMENT_DELAY
	      srvreadCCI_cBuf_mb_14$D_IN;
	if (srvreadCCI_cBuf_mb_15$EN)
	  srvreadCCI_cBuf_mb_15 <= `BSV_ASSIGNMENT_DELAY
	      srvreadCCI_cBuf_mb_15$D_IN;
	if (srvreadCCI_cBuf_mb_16$EN)
	  srvreadCCI_cBuf_mb_16 <= `BSV_ASSIGNMENT_DELAY
	      srvreadCCI_cBuf_mb_16$D_IN;
	if (srvreadCCI_cBuf_mb_17$EN)
	  srvreadCCI_cBuf_mb_17 <= `BSV_ASSIGNMENT_DELAY
	      srvreadCCI_cBuf_mb_17$D_IN;
	if (srvreadCCI_cBuf_mb_18$EN)
	  srvreadCCI_cBuf_mb_18 <= `BSV_ASSIGNMENT_DELAY
	      srvreadCCI_cBuf_mb_18$D_IN;
	if (srvreadCCI_cBuf_mb_19$EN)
	  srvreadCCI_cBuf_mb_19 <= `BSV_ASSIGNMENT_DELAY
	      srvreadCCI_cBuf_mb_19$D_IN;
	if (srvreadCCI_cBuf_mb_2$EN)
	  srvreadCCI_cBuf_mb_2 <= `BSV_ASSIGNMENT_DELAY
	      srvreadCCI_cBuf_mb_2$D_IN;
	if (srvreadCCI_cBuf_mb_20$EN)
	  srvreadCCI_cBuf_mb_20 <= `BSV_ASSIGNMENT_DELAY
	      srvreadCCI_cBuf_mb_20$D_IN;
	if (srvreadCCI_cBuf_mb_21$EN)
	  srvreadCCI_cBuf_mb_21 <= `BSV_ASSIGNMENT_DELAY
	      srvreadCCI_cBuf_mb_21$D_IN;
	if (srvreadCCI_cBuf_mb_22$EN)
	  srvreadCCI_cBuf_mb_22 <= `BSV_ASSIGNMENT_DELAY
	      srvreadCCI_cBuf_mb_22$D_IN;
	if (srvreadCCI_cBuf_mb_23$EN)
	  srvreadCCI_cBuf_mb_23 <= `BSV_ASSIGNMENT_DELAY
	      srvreadCCI_cBuf_mb_23$D_IN;
	if (srvreadCCI_cBuf_mb_24$EN)
	  srvreadCCI_cBuf_mb_24 <= `BSV_ASSIGNMENT_DELAY
	      srvreadCCI_cBuf_mb_24$D_IN;
	if (srvreadCCI_cBuf_mb_25$EN)
	  srvreadCCI_cBuf_mb_25 <= `BSV_ASSIGNMENT_DELAY
	      srvreadCCI_cBuf_mb_25$D_IN;
	if (srvreadCCI_cBuf_mb_26$EN)
	  srvreadCCI_cBuf_mb_26 <= `BSV_ASSIGNMENT_DELAY
	      srvreadCCI_cBuf_mb_26$D_IN;
	if (srvreadCCI_cBuf_mb_27$EN)
	  srvreadCCI_cBuf_mb_27 <= `BSV_ASSIGNMENT_DELAY
	      srvreadCCI_cBuf_mb_27$D_IN;
	if (srvreadCCI_cBuf_mb_28$EN)
	  srvreadCCI_cBuf_mb_28 <= `BSV_ASSIGNMENT_DELAY
	      srvreadCCI_cBuf_mb_28$D_IN;
	if (srvreadCCI_cBuf_mb_29$EN)
	  srvreadCCI_cBuf_mb_29 <= `BSV_ASSIGNMENT_DELAY
	      srvreadCCI_cBuf_mb_29$D_IN;
	if (srvreadCCI_cBuf_mb_3$EN)
	  srvreadCCI_cBuf_mb_3 <= `BSV_ASSIGNMENT_DELAY
	      srvreadCCI_cBuf_mb_3$D_IN;
	if (srvreadCCI_cBuf_mb_30$EN)
	  srvreadCCI_cBuf_mb_30 <= `BSV_ASSIGNMENT_DELAY
	      srvreadCCI_cBuf_mb_30$D_IN;
	if (srvreadCCI_cBuf_mb_31$EN)
	  srvreadCCI_cBuf_mb_31 <= `BSV_ASSIGNMENT_DELAY
	      srvreadCCI_cBuf_mb_31$D_IN;
	if (srvreadCCI_cBuf_mb_4$EN)
	  srvreadCCI_cBuf_mb_4 <= `BSV_ASSIGNMENT_DELAY
	      srvreadCCI_cBuf_mb_4$D_IN;
	if (srvreadCCI_cBuf_mb_5$EN)
	  srvreadCCI_cBuf_mb_5 <= `BSV_ASSIGNMENT_DELAY
	      srvreadCCI_cBuf_mb_5$D_IN;
	if (srvreadCCI_cBuf_mb_6$EN)
	  srvreadCCI_cBuf_mb_6 <= `BSV_ASSIGNMENT_DELAY
	      srvreadCCI_cBuf_mb_6$D_IN;
	if (srvreadCCI_cBuf_mb_7$EN)
	  srvreadCCI_cBuf_mb_7 <= `BSV_ASSIGNMENT_DELAY
	      srvreadCCI_cBuf_mb_7$D_IN;
	if (srvreadCCI_cBuf_mb_8$EN)
	  srvreadCCI_cBuf_mb_8 <= `BSV_ASSIGNMENT_DELAY
	      srvreadCCI_cBuf_mb_8$D_IN;
	if (srvreadCCI_cBuf_mb_9$EN)
	  srvreadCCI_cBuf_mb_9 <= `BSV_ASSIGNMENT_DELAY
	      srvreadCCI_cBuf_mb_9$D_IN;
	if (srvreadCCI_cBuf_ridx$EN)
	  srvreadCCI_cBuf_ridx <= `BSV_ASSIGNMENT_DELAY
	      srvreadCCI_cBuf_ridx$D_IN;
	if (srvwriteAVL_cBuf_cb_0$EN)
	  srvwriteAVL_cBuf_cb_0 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteAVL_cBuf_cb_0$D_IN;
	if (srvwriteAVL_cBuf_cb_1$EN)
	  srvwriteAVL_cBuf_cb_1 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteAVL_cBuf_cb_1$D_IN;
	if (srvwriteAVL_cBuf_cb_10$EN)
	  srvwriteAVL_cBuf_cb_10 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteAVL_cBuf_cb_10$D_IN;
	if (srvwriteAVL_cBuf_cb_11$EN)
	  srvwriteAVL_cBuf_cb_11 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteAVL_cBuf_cb_11$D_IN;
	if (srvwriteAVL_cBuf_cb_12$EN)
	  srvwriteAVL_cBuf_cb_12 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteAVL_cBuf_cb_12$D_IN;
	if (srvwriteAVL_cBuf_cb_13$EN)
	  srvwriteAVL_cBuf_cb_13 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteAVL_cBuf_cb_13$D_IN;
	if (srvwriteAVL_cBuf_cb_14$EN)
	  srvwriteAVL_cBuf_cb_14 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteAVL_cBuf_cb_14$D_IN;
	if (srvwriteAVL_cBuf_cb_15$EN)
	  srvwriteAVL_cBuf_cb_15 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteAVL_cBuf_cb_15$D_IN;
	if (srvwriteAVL_cBuf_cb_16$EN)
	  srvwriteAVL_cBuf_cb_16 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteAVL_cBuf_cb_16$D_IN;
	if (srvwriteAVL_cBuf_cb_17$EN)
	  srvwriteAVL_cBuf_cb_17 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteAVL_cBuf_cb_17$D_IN;
	if (srvwriteAVL_cBuf_cb_18$EN)
	  srvwriteAVL_cBuf_cb_18 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteAVL_cBuf_cb_18$D_IN;
	if (srvwriteAVL_cBuf_cb_19$EN)
	  srvwriteAVL_cBuf_cb_19 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteAVL_cBuf_cb_19$D_IN;
	if (srvwriteAVL_cBuf_cb_2$EN)
	  srvwriteAVL_cBuf_cb_2 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteAVL_cBuf_cb_2$D_IN;
	if (srvwriteAVL_cBuf_cb_20$EN)
	  srvwriteAVL_cBuf_cb_20 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteAVL_cBuf_cb_20$D_IN;
	if (srvwriteAVL_cBuf_cb_21$EN)
	  srvwriteAVL_cBuf_cb_21 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteAVL_cBuf_cb_21$D_IN;
	if (srvwriteAVL_cBuf_cb_22$EN)
	  srvwriteAVL_cBuf_cb_22 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteAVL_cBuf_cb_22$D_IN;
	if (srvwriteAVL_cBuf_cb_23$EN)
	  srvwriteAVL_cBuf_cb_23 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteAVL_cBuf_cb_23$D_IN;
	if (srvwriteAVL_cBuf_cb_24$EN)
	  srvwriteAVL_cBuf_cb_24 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteAVL_cBuf_cb_24$D_IN;
	if (srvwriteAVL_cBuf_cb_25$EN)
	  srvwriteAVL_cBuf_cb_25 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteAVL_cBuf_cb_25$D_IN;
	if (srvwriteAVL_cBuf_cb_26$EN)
	  srvwriteAVL_cBuf_cb_26 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteAVL_cBuf_cb_26$D_IN;
	if (srvwriteAVL_cBuf_cb_27$EN)
	  srvwriteAVL_cBuf_cb_27 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteAVL_cBuf_cb_27$D_IN;
	if (srvwriteAVL_cBuf_cb_28$EN)
	  srvwriteAVL_cBuf_cb_28 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteAVL_cBuf_cb_28$D_IN;
	if (srvwriteAVL_cBuf_cb_29$EN)
	  srvwriteAVL_cBuf_cb_29 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteAVL_cBuf_cb_29$D_IN;
	if (srvwriteAVL_cBuf_cb_3$EN)
	  srvwriteAVL_cBuf_cb_3 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteAVL_cBuf_cb_3$D_IN;
	if (srvwriteAVL_cBuf_cb_30$EN)
	  srvwriteAVL_cBuf_cb_30 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteAVL_cBuf_cb_30$D_IN;
	if (srvwriteAVL_cBuf_cb_31$EN)
	  srvwriteAVL_cBuf_cb_31 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteAVL_cBuf_cb_31$D_IN;
	if (srvwriteAVL_cBuf_cb_4$EN)
	  srvwriteAVL_cBuf_cb_4 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteAVL_cBuf_cb_4$D_IN;
	if (srvwriteAVL_cBuf_cb_5$EN)
	  srvwriteAVL_cBuf_cb_5 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteAVL_cBuf_cb_5$D_IN;
	if (srvwriteAVL_cBuf_cb_6$EN)
	  srvwriteAVL_cBuf_cb_6 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteAVL_cBuf_cb_6$D_IN;
	if (srvwriteAVL_cBuf_cb_7$EN)
	  srvwriteAVL_cBuf_cb_7 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteAVL_cBuf_cb_7$D_IN;
	if (srvwriteAVL_cBuf_cb_8$EN)
	  srvwriteAVL_cBuf_cb_8 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteAVL_cBuf_cb_8$D_IN;
	if (srvwriteAVL_cBuf_cb_9$EN)
	  srvwriteAVL_cBuf_cb_9 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteAVL_cBuf_cb_9$D_IN;
	if (srvwriteAVL_cBuf_cnt$EN)
	  srvwriteAVL_cBuf_cnt <= `BSV_ASSIGNMENT_DELAY
	      srvwriteAVL_cBuf_cnt$D_IN;
	if (srvwriteAVL_cBuf_iidx$EN)
	  srvwriteAVL_cBuf_iidx <= `BSV_ASSIGNMENT_DELAY
	      srvwriteAVL_cBuf_iidx$D_IN;
	if (srvwriteAVL_cBuf_mb_0$EN)
	  srvwriteAVL_cBuf_mb_0 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteAVL_cBuf_mb_0$D_IN;
	if (srvwriteAVL_cBuf_mb_1$EN)
	  srvwriteAVL_cBuf_mb_1 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteAVL_cBuf_mb_1$D_IN;
	if (srvwriteAVL_cBuf_mb_10$EN)
	  srvwriteAVL_cBuf_mb_10 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteAVL_cBuf_mb_10$D_IN;
	if (srvwriteAVL_cBuf_mb_11$EN)
	  srvwriteAVL_cBuf_mb_11 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteAVL_cBuf_mb_11$D_IN;
	if (srvwriteAVL_cBuf_mb_12$EN)
	  srvwriteAVL_cBuf_mb_12 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteAVL_cBuf_mb_12$D_IN;
	if (srvwriteAVL_cBuf_mb_13$EN)
	  srvwriteAVL_cBuf_mb_13 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteAVL_cBuf_mb_13$D_IN;
	if (srvwriteAVL_cBuf_mb_14$EN)
	  srvwriteAVL_cBuf_mb_14 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteAVL_cBuf_mb_14$D_IN;
	if (srvwriteAVL_cBuf_mb_15$EN)
	  srvwriteAVL_cBuf_mb_15 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteAVL_cBuf_mb_15$D_IN;
	if (srvwriteAVL_cBuf_mb_16$EN)
	  srvwriteAVL_cBuf_mb_16 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteAVL_cBuf_mb_16$D_IN;
	if (srvwriteAVL_cBuf_mb_17$EN)
	  srvwriteAVL_cBuf_mb_17 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteAVL_cBuf_mb_17$D_IN;
	if (srvwriteAVL_cBuf_mb_18$EN)
	  srvwriteAVL_cBuf_mb_18 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteAVL_cBuf_mb_18$D_IN;
	if (srvwriteAVL_cBuf_mb_19$EN)
	  srvwriteAVL_cBuf_mb_19 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteAVL_cBuf_mb_19$D_IN;
	if (srvwriteAVL_cBuf_mb_2$EN)
	  srvwriteAVL_cBuf_mb_2 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteAVL_cBuf_mb_2$D_IN;
	if (srvwriteAVL_cBuf_mb_20$EN)
	  srvwriteAVL_cBuf_mb_20 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteAVL_cBuf_mb_20$D_IN;
	if (srvwriteAVL_cBuf_mb_21$EN)
	  srvwriteAVL_cBuf_mb_21 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteAVL_cBuf_mb_21$D_IN;
	if (srvwriteAVL_cBuf_mb_22$EN)
	  srvwriteAVL_cBuf_mb_22 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteAVL_cBuf_mb_22$D_IN;
	if (srvwriteAVL_cBuf_mb_23$EN)
	  srvwriteAVL_cBuf_mb_23 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteAVL_cBuf_mb_23$D_IN;
	if (srvwriteAVL_cBuf_mb_24$EN)
	  srvwriteAVL_cBuf_mb_24 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteAVL_cBuf_mb_24$D_IN;
	if (srvwriteAVL_cBuf_mb_25$EN)
	  srvwriteAVL_cBuf_mb_25 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteAVL_cBuf_mb_25$D_IN;
	if (srvwriteAVL_cBuf_mb_26$EN)
	  srvwriteAVL_cBuf_mb_26 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteAVL_cBuf_mb_26$D_IN;
	if (srvwriteAVL_cBuf_mb_27$EN)
	  srvwriteAVL_cBuf_mb_27 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteAVL_cBuf_mb_27$D_IN;
	if (srvwriteAVL_cBuf_mb_28$EN)
	  srvwriteAVL_cBuf_mb_28 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteAVL_cBuf_mb_28$D_IN;
	if (srvwriteAVL_cBuf_mb_29$EN)
	  srvwriteAVL_cBuf_mb_29 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteAVL_cBuf_mb_29$D_IN;
	if (srvwriteAVL_cBuf_mb_3$EN)
	  srvwriteAVL_cBuf_mb_3 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteAVL_cBuf_mb_3$D_IN;
	if (srvwriteAVL_cBuf_mb_30$EN)
	  srvwriteAVL_cBuf_mb_30 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteAVL_cBuf_mb_30$D_IN;
	if (srvwriteAVL_cBuf_mb_31$EN)
	  srvwriteAVL_cBuf_mb_31 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteAVL_cBuf_mb_31$D_IN;
	if (srvwriteAVL_cBuf_mb_4$EN)
	  srvwriteAVL_cBuf_mb_4 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteAVL_cBuf_mb_4$D_IN;
	if (srvwriteAVL_cBuf_mb_5$EN)
	  srvwriteAVL_cBuf_mb_5 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteAVL_cBuf_mb_5$D_IN;
	if (srvwriteAVL_cBuf_mb_6$EN)
	  srvwriteAVL_cBuf_mb_6 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteAVL_cBuf_mb_6$D_IN;
	if (srvwriteAVL_cBuf_mb_7$EN)
	  srvwriteAVL_cBuf_mb_7 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteAVL_cBuf_mb_7$D_IN;
	if (srvwriteAVL_cBuf_mb_8$EN)
	  srvwriteAVL_cBuf_mb_8 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteAVL_cBuf_mb_8$D_IN;
	if (srvwriteAVL_cBuf_mb_9$EN)
	  srvwriteAVL_cBuf_mb_9 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteAVL_cBuf_mb_9$D_IN;
	if (srvwriteAVL_cBuf_ridx$EN)
	  srvwriteAVL_cBuf_ridx <= `BSV_ASSIGNMENT_DELAY
	      srvwriteAVL_cBuf_ridx$D_IN;
	if (srvwriteCCI_cBuf_cb_0$EN)
	  srvwriteCCI_cBuf_cb_0 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteCCI_cBuf_cb_0$D_IN;
	if (srvwriteCCI_cBuf_cb_1$EN)
	  srvwriteCCI_cBuf_cb_1 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteCCI_cBuf_cb_1$D_IN;
	if (srvwriteCCI_cBuf_cb_10$EN)
	  srvwriteCCI_cBuf_cb_10 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteCCI_cBuf_cb_10$D_IN;
	if (srvwriteCCI_cBuf_cb_11$EN)
	  srvwriteCCI_cBuf_cb_11 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteCCI_cBuf_cb_11$D_IN;
	if (srvwriteCCI_cBuf_cb_12$EN)
	  srvwriteCCI_cBuf_cb_12 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteCCI_cBuf_cb_12$D_IN;
	if (srvwriteCCI_cBuf_cb_13$EN)
	  srvwriteCCI_cBuf_cb_13 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteCCI_cBuf_cb_13$D_IN;
	if (srvwriteCCI_cBuf_cb_14$EN)
	  srvwriteCCI_cBuf_cb_14 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteCCI_cBuf_cb_14$D_IN;
	if (srvwriteCCI_cBuf_cb_15$EN)
	  srvwriteCCI_cBuf_cb_15 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteCCI_cBuf_cb_15$D_IN;
	if (srvwriteCCI_cBuf_cb_16$EN)
	  srvwriteCCI_cBuf_cb_16 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteCCI_cBuf_cb_16$D_IN;
	if (srvwriteCCI_cBuf_cb_17$EN)
	  srvwriteCCI_cBuf_cb_17 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteCCI_cBuf_cb_17$D_IN;
	if (srvwriteCCI_cBuf_cb_18$EN)
	  srvwriteCCI_cBuf_cb_18 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteCCI_cBuf_cb_18$D_IN;
	if (srvwriteCCI_cBuf_cb_19$EN)
	  srvwriteCCI_cBuf_cb_19 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteCCI_cBuf_cb_19$D_IN;
	if (srvwriteCCI_cBuf_cb_2$EN)
	  srvwriteCCI_cBuf_cb_2 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteCCI_cBuf_cb_2$D_IN;
	if (srvwriteCCI_cBuf_cb_20$EN)
	  srvwriteCCI_cBuf_cb_20 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteCCI_cBuf_cb_20$D_IN;
	if (srvwriteCCI_cBuf_cb_21$EN)
	  srvwriteCCI_cBuf_cb_21 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteCCI_cBuf_cb_21$D_IN;
	if (srvwriteCCI_cBuf_cb_22$EN)
	  srvwriteCCI_cBuf_cb_22 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteCCI_cBuf_cb_22$D_IN;
	if (srvwriteCCI_cBuf_cb_23$EN)
	  srvwriteCCI_cBuf_cb_23 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteCCI_cBuf_cb_23$D_IN;
	if (srvwriteCCI_cBuf_cb_24$EN)
	  srvwriteCCI_cBuf_cb_24 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteCCI_cBuf_cb_24$D_IN;
	if (srvwriteCCI_cBuf_cb_25$EN)
	  srvwriteCCI_cBuf_cb_25 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteCCI_cBuf_cb_25$D_IN;
	if (srvwriteCCI_cBuf_cb_26$EN)
	  srvwriteCCI_cBuf_cb_26 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteCCI_cBuf_cb_26$D_IN;
	if (srvwriteCCI_cBuf_cb_27$EN)
	  srvwriteCCI_cBuf_cb_27 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteCCI_cBuf_cb_27$D_IN;
	if (srvwriteCCI_cBuf_cb_28$EN)
	  srvwriteCCI_cBuf_cb_28 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteCCI_cBuf_cb_28$D_IN;
	if (srvwriteCCI_cBuf_cb_29$EN)
	  srvwriteCCI_cBuf_cb_29 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteCCI_cBuf_cb_29$D_IN;
	if (srvwriteCCI_cBuf_cb_3$EN)
	  srvwriteCCI_cBuf_cb_3 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteCCI_cBuf_cb_3$D_IN;
	if (srvwriteCCI_cBuf_cb_30$EN)
	  srvwriteCCI_cBuf_cb_30 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteCCI_cBuf_cb_30$D_IN;
	if (srvwriteCCI_cBuf_cb_31$EN)
	  srvwriteCCI_cBuf_cb_31 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteCCI_cBuf_cb_31$D_IN;
	if (srvwriteCCI_cBuf_cb_4$EN)
	  srvwriteCCI_cBuf_cb_4 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteCCI_cBuf_cb_4$D_IN;
	if (srvwriteCCI_cBuf_cb_5$EN)
	  srvwriteCCI_cBuf_cb_5 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteCCI_cBuf_cb_5$D_IN;
	if (srvwriteCCI_cBuf_cb_6$EN)
	  srvwriteCCI_cBuf_cb_6 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteCCI_cBuf_cb_6$D_IN;
	if (srvwriteCCI_cBuf_cb_7$EN)
	  srvwriteCCI_cBuf_cb_7 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteCCI_cBuf_cb_7$D_IN;
	if (srvwriteCCI_cBuf_cb_8$EN)
	  srvwriteCCI_cBuf_cb_8 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteCCI_cBuf_cb_8$D_IN;
	if (srvwriteCCI_cBuf_cb_9$EN)
	  srvwriteCCI_cBuf_cb_9 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteCCI_cBuf_cb_9$D_IN;
	if (srvwriteCCI_cBuf_cnt$EN)
	  srvwriteCCI_cBuf_cnt <= `BSV_ASSIGNMENT_DELAY
	      srvwriteCCI_cBuf_cnt$D_IN;
	if (srvwriteCCI_cBuf_iidx$EN)
	  srvwriteCCI_cBuf_iidx <= `BSV_ASSIGNMENT_DELAY
	      srvwriteCCI_cBuf_iidx$D_IN;
	if (srvwriteCCI_cBuf_mb_0$EN)
	  srvwriteCCI_cBuf_mb_0 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteCCI_cBuf_mb_0$D_IN;
	if (srvwriteCCI_cBuf_mb_1$EN)
	  srvwriteCCI_cBuf_mb_1 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteCCI_cBuf_mb_1$D_IN;
	if (srvwriteCCI_cBuf_mb_10$EN)
	  srvwriteCCI_cBuf_mb_10 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteCCI_cBuf_mb_10$D_IN;
	if (srvwriteCCI_cBuf_mb_11$EN)
	  srvwriteCCI_cBuf_mb_11 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteCCI_cBuf_mb_11$D_IN;
	if (srvwriteCCI_cBuf_mb_12$EN)
	  srvwriteCCI_cBuf_mb_12 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteCCI_cBuf_mb_12$D_IN;
	if (srvwriteCCI_cBuf_mb_13$EN)
	  srvwriteCCI_cBuf_mb_13 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteCCI_cBuf_mb_13$D_IN;
	if (srvwriteCCI_cBuf_mb_14$EN)
	  srvwriteCCI_cBuf_mb_14 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteCCI_cBuf_mb_14$D_IN;
	if (srvwriteCCI_cBuf_mb_15$EN)
	  srvwriteCCI_cBuf_mb_15 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteCCI_cBuf_mb_15$D_IN;
	if (srvwriteCCI_cBuf_mb_16$EN)
	  srvwriteCCI_cBuf_mb_16 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteCCI_cBuf_mb_16$D_IN;
	if (srvwriteCCI_cBuf_mb_17$EN)
	  srvwriteCCI_cBuf_mb_17 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteCCI_cBuf_mb_17$D_IN;
	if (srvwriteCCI_cBuf_mb_18$EN)
	  srvwriteCCI_cBuf_mb_18 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteCCI_cBuf_mb_18$D_IN;
	if (srvwriteCCI_cBuf_mb_19$EN)
	  srvwriteCCI_cBuf_mb_19 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteCCI_cBuf_mb_19$D_IN;
	if (srvwriteCCI_cBuf_mb_2$EN)
	  srvwriteCCI_cBuf_mb_2 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteCCI_cBuf_mb_2$D_IN;
	if (srvwriteCCI_cBuf_mb_20$EN)
	  srvwriteCCI_cBuf_mb_20 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteCCI_cBuf_mb_20$D_IN;
	if (srvwriteCCI_cBuf_mb_21$EN)
	  srvwriteCCI_cBuf_mb_21 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteCCI_cBuf_mb_21$D_IN;
	if (srvwriteCCI_cBuf_mb_22$EN)
	  srvwriteCCI_cBuf_mb_22 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteCCI_cBuf_mb_22$D_IN;
	if (srvwriteCCI_cBuf_mb_23$EN)
	  srvwriteCCI_cBuf_mb_23 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteCCI_cBuf_mb_23$D_IN;
	if (srvwriteCCI_cBuf_mb_24$EN)
	  srvwriteCCI_cBuf_mb_24 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteCCI_cBuf_mb_24$D_IN;
	if (srvwriteCCI_cBuf_mb_25$EN)
	  srvwriteCCI_cBuf_mb_25 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteCCI_cBuf_mb_25$D_IN;
	if (srvwriteCCI_cBuf_mb_26$EN)
	  srvwriteCCI_cBuf_mb_26 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteCCI_cBuf_mb_26$D_IN;
	if (srvwriteCCI_cBuf_mb_27$EN)
	  srvwriteCCI_cBuf_mb_27 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteCCI_cBuf_mb_27$D_IN;
	if (srvwriteCCI_cBuf_mb_28$EN)
	  srvwriteCCI_cBuf_mb_28 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteCCI_cBuf_mb_28$D_IN;
	if (srvwriteCCI_cBuf_mb_29$EN)
	  srvwriteCCI_cBuf_mb_29 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteCCI_cBuf_mb_29$D_IN;
	if (srvwriteCCI_cBuf_mb_3$EN)
	  srvwriteCCI_cBuf_mb_3 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteCCI_cBuf_mb_3$D_IN;
	if (srvwriteCCI_cBuf_mb_30$EN)
	  srvwriteCCI_cBuf_mb_30 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteCCI_cBuf_mb_30$D_IN;
	if (srvwriteCCI_cBuf_mb_31$EN)
	  srvwriteCCI_cBuf_mb_31 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteCCI_cBuf_mb_31$D_IN;
	if (srvwriteCCI_cBuf_mb_4$EN)
	  srvwriteCCI_cBuf_mb_4 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteCCI_cBuf_mb_4$D_IN;
	if (srvwriteCCI_cBuf_mb_5$EN)
	  srvwriteCCI_cBuf_mb_5 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteCCI_cBuf_mb_5$D_IN;
	if (srvwriteCCI_cBuf_mb_6$EN)
	  srvwriteCCI_cBuf_mb_6 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteCCI_cBuf_mb_6$D_IN;
	if (srvwriteCCI_cBuf_mb_7$EN)
	  srvwriteCCI_cBuf_mb_7 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteCCI_cBuf_mb_7$D_IN;
	if (srvwriteCCI_cBuf_mb_8$EN)
	  srvwriteCCI_cBuf_mb_8 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteCCI_cBuf_mb_8$D_IN;
	if (srvwriteCCI_cBuf_mb_9$EN)
	  srvwriteCCI_cBuf_mb_9 <= `BSV_ASSIGNMENT_DELAY
	      srvwriteCCI_cBuf_mb_9$D_IN;
	if (srvwriteCCI_cBuf_ridx$EN)
	  srvwriteCCI_cBuf_ridx <= `BSV_ASSIGNMENT_DELAY
	      srvwriteCCI_cBuf_ridx$D_IN;
	if (topA_convert_addrReg$EN)
	  topA_convert_addrReg <= `BSV_ASSIGNMENT_DELAY
	      topA_convert_addrReg$D_IN;
	if (topA_convert_dataOut$EN)
	  topA_convert_dataOut <= `BSV_ASSIGNMENT_DELAY
	      topA_convert_dataOut$D_IN;
	if (topA_convert_readReg$EN)
	  topA_convert_readReg <= `BSV_ASSIGNMENT_DELAY
	      topA_convert_readReg$D_IN;
	if (topA_convert_readdatavalidIn$EN)
	  topA_convert_readdatavalidIn <= `BSV_ASSIGNMENT_DELAY
	      topA_convert_readdatavalidIn$D_IN;
	if (topA_convert_state$EN)
	  topA_convert_state <= `BSV_ASSIGNMENT_DELAY topA_convert_state$D_IN;
	if (topA_convert_writeReg$EN)
	  topA_convert_writeReg <= `BSV_ASSIGNMENT_DELAY
	      topA_convert_writeReg$D_IN;
	if (topC_convert_w_rdRspData$EN)
	  topC_convert_w_rdRspData <= `BSV_ASSIGNMENT_DELAY
	      topC_convert_w_rdRspData$D_IN;
	if (topC_convert_w_rdRspMdata$EN)
	  topC_convert_w_rdRspMdata <= `BSV_ASSIGNMENT_DELAY
	      topC_convert_w_rdRspMdata$D_IN;
	if (topC_convert_w_rdRspValid$EN)
	  topC_convert_w_rdRspValid <= `BSV_ASSIGNMENT_DELAY
	      topC_convert_w_rdRspValid$D_IN;
	if (topC_convert_w_wrRspMdata$EN)
	  topC_convert_w_wrRspMdata <= `BSV_ASSIGNMENT_DELAY
	      topC_convert_w_wrRspMdata$D_IN;
	if (topC_convert_w_wrRspValid$EN)
	  topC_convert_w_wrRspValid <= `BSV_ASSIGNMENT_DELAY
	      topC_convert_w_wrRspValid$D_IN;
      end
    if (topA_convert_dataIn$EN)
      topA_convert_dataIn <= `BSV_ASSIGNMENT_DELAY topA_convert_dataIn$D_IN;
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    regsetRd_addr_readAVL = 64'hAAAAAAAAAAAAAAAA;
    regsetRd_addr_readCCI = 64'hAAAAAAAAAAAAAAAA;
    regsetWr_addr_writeAVL = 64'hAAAAAAAAAAAAAAAA;
    regsetWr_addr_writeCCI = 64'hAAAAAAAAAAAAAAAA;
    srvmcS_busy = 1'h0;
    srvmcS_lock = 1'h0;
    srvmcS_mcAB_busy = 1'h0;
    srvmcS_mcAB_dataCntR = 64'hAAAAAAAAAAAAAAAA;
    srvmcS_mcAB_dataCntW = 64'hAAAAAAAAAAAAAAAA;
    srvmcS_mcAB_dataCpCnt = 64'hAAAAAAAAAAAAAAAA;
    srvmcS_mcAB_lock = 1'h0;
    srvmcS_mcAB_outHead =
	384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvmcS_mcBA_busy = 1'h0;
    srvmcS_mcBA_dataCntR = 64'hAAAAAAAAAAAAAAAA;
    srvmcS_mcBA_dataCntW = 64'hAAAAAAAAAAAAAAAA;
    srvmcS_mcBA_dataCpCnt = 64'hAAAAAAAAAAAAAAAA;
    srvmcS_mcBA_lock = 1'h0;
    srvmcS_mcBA_outHead =
	384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvmcS_outHead =
	384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvmcS_ready = 1'h0;
    srvreadAVL_cBuf_cb_0 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadAVL_cBuf_cb_1 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadAVL_cBuf_cb_10 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadAVL_cBuf_cb_11 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadAVL_cBuf_cb_12 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadAVL_cBuf_cb_13 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadAVL_cBuf_cb_14 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadAVL_cBuf_cb_15 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadAVL_cBuf_cb_16 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadAVL_cBuf_cb_17 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadAVL_cBuf_cb_18 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadAVL_cBuf_cb_19 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadAVL_cBuf_cb_2 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadAVL_cBuf_cb_20 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadAVL_cBuf_cb_21 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadAVL_cBuf_cb_22 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadAVL_cBuf_cb_23 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadAVL_cBuf_cb_24 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadAVL_cBuf_cb_25 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadAVL_cBuf_cb_26 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadAVL_cBuf_cb_27 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadAVL_cBuf_cb_28 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadAVL_cBuf_cb_29 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadAVL_cBuf_cb_3 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadAVL_cBuf_cb_30 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadAVL_cBuf_cb_31 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadAVL_cBuf_cb_4 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadAVL_cBuf_cb_5 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadAVL_cBuf_cb_6 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadAVL_cBuf_cb_7 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadAVL_cBuf_cb_8 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadAVL_cBuf_cb_9 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadAVL_cBuf_cnt = 6'h2A;
    srvreadAVL_cBuf_iidx = 6'h2A;
    srvreadAVL_cBuf_mb_0 =
	192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadAVL_cBuf_mb_1 =
	192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadAVL_cBuf_mb_10 =
	192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadAVL_cBuf_mb_11 =
	192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadAVL_cBuf_mb_12 =
	192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadAVL_cBuf_mb_13 =
	192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadAVL_cBuf_mb_14 =
	192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadAVL_cBuf_mb_15 =
	192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadAVL_cBuf_mb_16 =
	192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadAVL_cBuf_mb_17 =
	192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadAVL_cBuf_mb_18 =
	192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadAVL_cBuf_mb_19 =
	192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadAVL_cBuf_mb_2 =
	192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadAVL_cBuf_mb_20 =
	192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadAVL_cBuf_mb_21 =
	192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadAVL_cBuf_mb_22 =
	192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadAVL_cBuf_mb_23 =
	192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadAVL_cBuf_mb_24 =
	192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadAVL_cBuf_mb_25 =
	192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadAVL_cBuf_mb_26 =
	192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadAVL_cBuf_mb_27 =
	192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadAVL_cBuf_mb_28 =
	192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadAVL_cBuf_mb_29 =
	192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadAVL_cBuf_mb_3 =
	192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadAVL_cBuf_mb_30 =
	192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadAVL_cBuf_mb_31 =
	192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadAVL_cBuf_mb_4 =
	192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadAVL_cBuf_mb_5 =
	192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadAVL_cBuf_mb_6 =
	192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadAVL_cBuf_mb_7 =
	192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadAVL_cBuf_mb_8 =
	192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadAVL_cBuf_mb_9 =
	192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadAVL_cBuf_ridx = 6'h2A;
    srvreadCCI_cBuf_cb_0 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadCCI_cBuf_cb_1 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadCCI_cBuf_cb_10 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadCCI_cBuf_cb_11 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadCCI_cBuf_cb_12 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadCCI_cBuf_cb_13 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadCCI_cBuf_cb_14 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadCCI_cBuf_cb_15 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadCCI_cBuf_cb_16 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadCCI_cBuf_cb_17 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadCCI_cBuf_cb_18 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadCCI_cBuf_cb_19 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadCCI_cBuf_cb_2 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadCCI_cBuf_cb_20 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadCCI_cBuf_cb_21 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadCCI_cBuf_cb_22 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadCCI_cBuf_cb_23 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadCCI_cBuf_cb_24 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadCCI_cBuf_cb_25 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadCCI_cBuf_cb_26 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadCCI_cBuf_cb_27 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadCCI_cBuf_cb_28 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadCCI_cBuf_cb_29 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadCCI_cBuf_cb_3 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadCCI_cBuf_cb_30 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadCCI_cBuf_cb_31 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadCCI_cBuf_cb_4 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadCCI_cBuf_cb_5 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadCCI_cBuf_cb_6 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadCCI_cBuf_cb_7 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadCCI_cBuf_cb_8 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadCCI_cBuf_cb_9 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadCCI_cBuf_cnt = 6'h2A;
    srvreadCCI_cBuf_iidx = 6'h2A;
    srvreadCCI_cBuf_mb_0 =
	384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadCCI_cBuf_mb_1 =
	384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadCCI_cBuf_mb_10 =
	384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadCCI_cBuf_mb_11 =
	384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadCCI_cBuf_mb_12 =
	384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadCCI_cBuf_mb_13 =
	384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadCCI_cBuf_mb_14 =
	384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadCCI_cBuf_mb_15 =
	384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadCCI_cBuf_mb_16 =
	384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadCCI_cBuf_mb_17 =
	384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadCCI_cBuf_mb_18 =
	384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadCCI_cBuf_mb_19 =
	384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadCCI_cBuf_mb_2 =
	384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadCCI_cBuf_mb_20 =
	384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadCCI_cBuf_mb_21 =
	384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadCCI_cBuf_mb_22 =
	384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadCCI_cBuf_mb_23 =
	384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadCCI_cBuf_mb_24 =
	384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadCCI_cBuf_mb_25 =
	384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadCCI_cBuf_mb_26 =
	384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadCCI_cBuf_mb_27 =
	384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadCCI_cBuf_mb_28 =
	384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadCCI_cBuf_mb_29 =
	384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadCCI_cBuf_mb_3 =
	384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadCCI_cBuf_mb_30 =
	384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadCCI_cBuf_mb_31 =
	384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadCCI_cBuf_mb_4 =
	384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadCCI_cBuf_mb_5 =
	384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadCCI_cBuf_mb_6 =
	384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadCCI_cBuf_mb_7 =
	384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadCCI_cBuf_mb_8 =
	384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadCCI_cBuf_mb_9 =
	384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvreadCCI_cBuf_ridx = 6'h2A;
    srvwriteAVL_cBuf_cb_0 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteAVL_cBuf_cb_1 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteAVL_cBuf_cb_10 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteAVL_cBuf_cb_11 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteAVL_cBuf_cb_12 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteAVL_cBuf_cb_13 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteAVL_cBuf_cb_14 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteAVL_cBuf_cb_15 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteAVL_cBuf_cb_16 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteAVL_cBuf_cb_17 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteAVL_cBuf_cb_18 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteAVL_cBuf_cb_19 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteAVL_cBuf_cb_2 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteAVL_cBuf_cb_20 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteAVL_cBuf_cb_21 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteAVL_cBuf_cb_22 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteAVL_cBuf_cb_23 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteAVL_cBuf_cb_24 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteAVL_cBuf_cb_25 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteAVL_cBuf_cb_26 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteAVL_cBuf_cb_27 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteAVL_cBuf_cb_28 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteAVL_cBuf_cb_29 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteAVL_cBuf_cb_3 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteAVL_cBuf_cb_30 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteAVL_cBuf_cb_31 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteAVL_cBuf_cb_4 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteAVL_cBuf_cb_5 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteAVL_cBuf_cb_6 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteAVL_cBuf_cb_7 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteAVL_cBuf_cb_8 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteAVL_cBuf_cb_9 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteAVL_cBuf_cnt = 6'h2A;
    srvwriteAVL_cBuf_iidx = 6'h2A;
    srvwriteAVL_cBuf_mb_0 =
	192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteAVL_cBuf_mb_1 =
	192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteAVL_cBuf_mb_10 =
	192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteAVL_cBuf_mb_11 =
	192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteAVL_cBuf_mb_12 =
	192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteAVL_cBuf_mb_13 =
	192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteAVL_cBuf_mb_14 =
	192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteAVL_cBuf_mb_15 =
	192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteAVL_cBuf_mb_16 =
	192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteAVL_cBuf_mb_17 =
	192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteAVL_cBuf_mb_18 =
	192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteAVL_cBuf_mb_19 =
	192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteAVL_cBuf_mb_2 =
	192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteAVL_cBuf_mb_20 =
	192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteAVL_cBuf_mb_21 =
	192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteAVL_cBuf_mb_22 =
	192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteAVL_cBuf_mb_23 =
	192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteAVL_cBuf_mb_24 =
	192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteAVL_cBuf_mb_25 =
	192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteAVL_cBuf_mb_26 =
	192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteAVL_cBuf_mb_27 =
	192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteAVL_cBuf_mb_28 =
	192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteAVL_cBuf_mb_29 =
	192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteAVL_cBuf_mb_3 =
	192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteAVL_cBuf_mb_30 =
	192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteAVL_cBuf_mb_31 =
	192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteAVL_cBuf_mb_4 =
	192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteAVL_cBuf_mb_5 =
	192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteAVL_cBuf_mb_6 =
	192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteAVL_cBuf_mb_7 =
	192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteAVL_cBuf_mb_8 =
	192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteAVL_cBuf_mb_9 =
	192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteAVL_cBuf_ridx = 6'h2A;
    srvwriteCCI_cBuf_cb_0 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteCCI_cBuf_cb_1 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteCCI_cBuf_cb_10 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteCCI_cBuf_cb_11 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteCCI_cBuf_cb_12 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteCCI_cBuf_cb_13 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteCCI_cBuf_cb_14 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteCCI_cBuf_cb_15 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteCCI_cBuf_cb_16 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteCCI_cBuf_cb_17 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteCCI_cBuf_cb_18 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteCCI_cBuf_cb_19 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteCCI_cBuf_cb_2 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteCCI_cBuf_cb_20 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteCCI_cBuf_cb_21 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteCCI_cBuf_cb_22 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteCCI_cBuf_cb_23 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteCCI_cBuf_cb_24 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteCCI_cBuf_cb_25 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteCCI_cBuf_cb_26 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteCCI_cBuf_cb_27 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteCCI_cBuf_cb_28 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteCCI_cBuf_cb_29 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteCCI_cBuf_cb_3 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteCCI_cBuf_cb_30 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteCCI_cBuf_cb_31 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteCCI_cBuf_cb_4 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteCCI_cBuf_cb_5 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteCCI_cBuf_cb_6 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteCCI_cBuf_cb_7 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteCCI_cBuf_cb_8 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteCCI_cBuf_cb_9 =
	513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteCCI_cBuf_cnt = 6'h2A;
    srvwriteCCI_cBuf_iidx = 6'h2A;
    srvwriteCCI_cBuf_mb_0 =
	384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteCCI_cBuf_mb_1 =
	384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteCCI_cBuf_mb_10 =
	384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteCCI_cBuf_mb_11 =
	384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteCCI_cBuf_mb_12 =
	384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteCCI_cBuf_mb_13 =
	384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteCCI_cBuf_mb_14 =
	384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteCCI_cBuf_mb_15 =
	384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteCCI_cBuf_mb_16 =
	384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteCCI_cBuf_mb_17 =
	384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteCCI_cBuf_mb_18 =
	384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteCCI_cBuf_mb_19 =
	384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteCCI_cBuf_mb_2 =
	384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteCCI_cBuf_mb_20 =
	384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteCCI_cBuf_mb_21 =
	384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteCCI_cBuf_mb_22 =
	384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteCCI_cBuf_mb_23 =
	384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteCCI_cBuf_mb_24 =
	384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteCCI_cBuf_mb_25 =
	384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteCCI_cBuf_mb_26 =
	384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteCCI_cBuf_mb_27 =
	384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteCCI_cBuf_mb_28 =
	384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteCCI_cBuf_mb_29 =
	384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteCCI_cBuf_mb_3 =
	384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteCCI_cBuf_mb_30 =
	384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteCCI_cBuf_mb_31 =
	384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteCCI_cBuf_mb_4 =
	384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteCCI_cBuf_mb_5 =
	384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteCCI_cBuf_mb_6 =
	384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteCCI_cBuf_mb_7 =
	384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteCCI_cBuf_mb_8 =
	384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteCCI_cBuf_mb_9 =
	384'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    srvwriteCCI_cBuf_ridx = 6'h2A;
    topA_convert_addrReg = 32'hAAAAAAAA;
    topA_convert_dataIn =
	512'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    topA_convert_dataOut =
	512'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    topA_convert_readReg = 1'h0;
    topA_convert_readdatavalidIn = 1'h0;
    topA_convert_state = 2'h2;
    topA_convert_writeReg = 1'h0;
    topC_convert_w_rdRspData =
	512'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    topC_convert_w_rdRspMdata = 14'h2AAA;
    topC_convert_w_rdRspValid = 1'h0;
    topC_convert_w_wrRspMdata = 14'h2AAA;
    topC_convert_w_wrRspValid = 1'h0;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on

  // handling of system tasks

  // synopsys translate_off
  always@(negedge CLK)
  begin
    #0;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_srvmcS_send_request && srvmcS_outHead[1:0] == 2'd0 &&
	  !srvmcS_mcAB_lock)
	$display("MC Server Req Tx.");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_srvmcS_send_request && srvmcS_outHead[1:0] == 2'd1 &&
	  !srvmcS_mcBA_lock)
	$display("MC Server Req Tx.");
  end
  // synopsys translate_on
endmodule  // mkServerSys

