
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2.2 (64-bit)
  **** SW Build 6049644 on Mar  5 2025
  **** IP Build 6050500 on Thu Mar  6 23:33:39 MST 2025
  **** SharedData Build 6060542 on Thu Mar 06 10:31:07 MST 2025
  **** Start of session at: Thu Apr  3 18:42:34 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/software/xilinx/Vitis/2024.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'khari8' on host 'ece-linlab16.ece.gatech.edu' (Linux_x86_64 version 4.18.0-553.44.1.el8_10.x86_64) on Thu Apr 03 18:42:36 EDT 2025
INFO: [HLS 200-10] On os "Red Hat Enterprise Linux release 8.10 (Ootpa)"
INFO: [HLS 200-10] In directory '/nethome/khari8/FPGA_ECE8893/2025_Spring/lab3/kamya_hari_lab_3'
WARNING: [HLS 200-2053] The vitis_hls executable is deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'dataset_hls.tcl'
INFO: [HLS 200-1510] Running: source dataset_hls.tcl
INFO: [HLS 200-1510] Running: open_project project_1 
INFO: [HLS 200-10] Creating and opening project '/nethome/khari8/FPGA_ECE8893/2025_Spring/lab3/kamya_hari_lab_3/project_1'.
INFO: [HLS 200-1510] Running: set_top sparse_matrix_multiply_HLS 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb A_matrix_csr_sparsity_0.10.bin 
INFO: [HLS 200-10] Adding test bench file 'A_matrix_csr_sparsity_0.10.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb B_matrix_csc_sparsity_0.10.bin 
INFO: [HLS 200-10] Adding test bench file 'B_matrix_csc_sparsity_0.10.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb C_matrix_result_sparsity_0.10.bin 
INFO: [HLS 200-10] Adding test bench file 'C_matrix_result_sparsity_0.10.bin' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Creating and opening solution '/nethome/khari8/FPGA_ECE8893/2025_Spring/lab3/kamya_hari_lab_3/project_1/solution1'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 642.633 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
WARNING: [HLS 207-5584] there are more than one pragma pipeline in the function scope, ignore the pragma  (top.cpp:16:9)
WARNING: [HLS 207-5584] there are more than one pragma pipeline in the function scope, ignore the pragma  (top.cpp:44:9)
WARNING: [HLS 207-5584] there are more than one pragma pipeline in the function scope, ignore the pragma  (top.cpp:76:9)
WARNING: [HLS 207-5584] there are more than one pragma pipeline in the function scope, ignore the pragma  (top.cpp:101:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 16.88 seconds. CPU system time: 0.72 seconds. Elapsed time: 17.99 seconds; current allocated memory: 648.625 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 830 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /nethome/khari8/FPGA_ECE8893/2025_Spring/lab3/kamya_hari_lab_3/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 54,804 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /nethome/khari8/FPGA_ECE8893/2025_Spring/lab3/kamya_hari_lab_3/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34,292 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /nethome/khari8/FPGA_ECE8893/2025_Spring/lab3/kamya_hari_lab_3/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34,683 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /nethome/khari8/FPGA_ECE8893/2025_Spring/lab3/kamya_hari_lab_3/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34,683 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /nethome/khari8/FPGA_ECE8893/2025_Spring/lab3/kamya_hari_lab_3/project_1/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 107,862 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /nethome/khari8/FPGA_ECE8893/2025_Spring/lab3/kamya_hari_lab_3/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 44,307 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /nethome/khari8/FPGA_ECE8893/2025_Spring/lab3/kamya_hari_lab_3/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 48,403 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /nethome/khari8/FPGA_ECE8893/2025_Spring/lab3/kamya_hari_lab_3/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 52,499 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /nethome/khari8/FPGA_ECE8893/2025_Spring/lab3/kamya_hari_lab_3/project_1/solution1/syn/report/csynth_design_size.rpt
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:03:00; Allocated memory: 18.152 MB.
Pre-synthesis failed.
    while executing
"source dataset_hls.tcl"
    invoked from within
"hls::main dataset_hls.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 hls::main {*}$newargs"
    (procedure "hls_proc" line 16)
    invoked from within
"hls_proc [info nameofexecutable] $::argv"
INFO: [HLS 200-112] Total CPU user time: 181.24 seconds. Total CPU system time: 1.63 seconds. Total elapsed time: 187.39 seconds; peak allocated memory: 659.785 MB.
