#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri May 16 03:37:41 2025
# Process ID         : 26388
# Current directory  : C:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.runs/impl_1
# Command line       : vivado.exe -log hdmi_ddr3_uart.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source hdmi_ddr3_uart.tcl -notrace
# Log file           : C:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.runs/impl_1/hdmi_ddr3_uart.vdi
# Journal file       : C:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.runs/impl_1\vivado.jou
# Running On         : Gralerfics
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) i7-14650HX
# CPU Frequency      : 2419 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 24
# Host memory        : 16873 MB
# Swap memory        : 30064 MB
# Total Virtual      : 46938 MB
# Available Virtual  : 19952 MB
#-----------------------------------------------------------
source hdmi_ddr3_uart.tcl -notrace
Command: link_design -top hdmi_ddr3_uart -part xc7a200tfbg484-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tfbg484-2
INFO: [Project 1-454] Reading design checkpoint 'c:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.gen/sources_1/ip/ddr3_clock/ddr3_clock.dcp' for cell 'ddr3_clock'
INFO: [Project 1-454] Reading design checkpoint 'c:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.gen/sources_1/ip/clock/clock.dcp' for cell 'hdmi_clock'
INFO: [Project 1-454] Reading design checkpoint 'c:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.gen/sources_1/ip/mig_ddr3/mig_ddr3.dcp' for cell 'ddr3_ctrl/u_mig_ddr3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.gen/sources_1/ip/ddr3_rx_fifo/ddr3_rx_fifo.dcp' for cell 'ddr3_rx_buffer/ddr3_rx_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.gen/sources_1/ip/ddr3_tx_fifo/ddr3_tx_fifo.dcp' for cell 'ddr3_tx_buffer/ddr3_tx_fifo'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.141 . Memory (MB): peak = 655.379 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 836 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, ddr3_clock/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, hdmi_clock/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'ddr3_clock/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'hdmi_clock/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
Parsing XDC File [c:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.gen/sources_1/ip/mig_ddr3/mig_ddr3/user_design/constraints/mig_ddr3.xdc] for cell 'ddr3_ctrl/u_mig_ddr3'
Finished Parsing XDC File [c:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.gen/sources_1/ip/mig_ddr3/mig_ddr3/user_design/constraints/mig_ddr3.xdc] for cell 'ddr3_ctrl/u_mig_ddr3'
Parsing XDC File [c:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.gen/sources_1/ip/ddr3_rx_fifo/ddr3_rx_fifo.xdc] for cell 'ddr3_rx_buffer/ddr3_rx_fifo/U0'
Finished Parsing XDC File [c:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.gen/sources_1/ip/ddr3_rx_fifo/ddr3_rx_fifo.xdc] for cell 'ddr3_rx_buffer/ddr3_rx_fifo/U0'
Parsing XDC File [c:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.gen/sources_1/ip/ddr3_tx_fifo/ddr3_tx_fifo.xdc] for cell 'ddr3_tx_buffer/ddr3_tx_fifo/U0'
Finished Parsing XDC File [c:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.gen/sources_1/ip/ddr3_tx_fifo/ddr3_tx_fifo.xdc] for cell 'ddr3_tx_buffer/ddr3_tx_fifo/U0'
Parsing XDC File [c:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.gen/sources_1/ip/clock/clock_board.xdc] for cell 'hdmi_clock/inst'
Finished Parsing XDC File [c:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.gen/sources_1/ip/clock/clock_board.xdc] for cell 'hdmi_clock/inst'
Parsing XDC File [c:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.gen/sources_1/ip/clock/clock.xdc] for cell 'hdmi_clock/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.gen/sources_1/ip/clock/clock.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.gen/sources_1/ip/clock/clock.xdc:54]
get_clocks: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1421.559 ; gain = 577.723
Finished Parsing XDC File [c:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.gen/sources_1/ip/clock/clock.xdc] for cell 'hdmi_clock/inst'
Parsing XDC File [c:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.gen/sources_1/ip/ddr3_clock/ddr3_clock_board.xdc] for cell 'ddr3_clock/inst'
Finished Parsing XDC File [c:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.gen/sources_1/ip/ddr3_clock/ddr3_clock_board.xdc] for cell 'ddr3_clock/inst'
Parsing XDC File [c:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.gen/sources_1/ip/ddr3_clock/ddr3_clock.xdc] for cell 'ddr3_clock/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.gen/sources_1/ip/ddr3_clock/ddr3_clock.xdc:54]
Finished Parsing XDC File [c:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.gen/sources_1/ip/ddr3_clock/ddr3_clock.xdc] for cell 'ddr3_clock/inst'
Parsing XDC File [C:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.srcs/constrs_1/new/top_pin.xdc]
Finished Parsing XDC File [C:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.srcs/constrs_1/new/top_pin.xdc]
Parsing XDC File [c:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.gen/sources_1/ip/ddr3_rx_fifo/ddr3_rx_fifo_clocks.xdc] for cell 'ddr3_rx_buffer/ddr3_rx_fifo/U0'
Finished Parsing XDC File [c:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.gen/sources_1/ip/ddr3_rx_fifo/ddr3_rx_fifo_clocks.xdc] for cell 'ddr3_rx_buffer/ddr3_rx_fifo/U0'
Parsing XDC File [c:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.gen/sources_1/ip/ddr3_tx_fifo/ddr3_tx_fifo_clocks.xdc] for cell 'ddr3_tx_buffer/ddr3_tx_fifo/U0'
Finished Parsing XDC File [c:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.gen/sources_1/ip/ddr3_tx_fifo/ddr3_tx_fifo_clocks.xdc] for cell 'ddr3_tx_buffer/ddr3_tx_fifo/U0'
INFO: [Project 1-1714] 12 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1421.559 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 121 instances were transformed.
  IOBUFDS_DIFF_OUT_INTERMDISABLE => IOBUFDS_DIFF_OUT_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 94 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 8 instances

16 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1421.559 ; gain = 1047.203
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1421.559 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1be0b677b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.373 . Memory (MB): peak = 1421.559 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1be0b677b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1806.207 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1be0b677b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1806.207 ; gain = 0.000
Phase 1 Initialization | Checksum: 1be0b677b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1806.207 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1be0b677b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.204 . Memory (MB): peak = 1806.207 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1be0b677b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.229 . Memory (MB): peak = 1806.207 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 1be0b677b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.233 . Memory (MB): peak = 1806.207 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 13 inverters resulting in an inversion of 127 pins
INFO: [Opt 31-138] Pushed 9 inverter(s) to 9 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1b11f0dc3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.409 . Memory (MB): peak = 1806.207 ; gain = 0.000
Retarget | Checksum: 1b11f0dc3
INFO: [Opt 31-389] Phase Retarget created 78 cells and removed 189 cells
INFO: [Opt 31-1021] In phase Retarget, 35 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 4 Constant propagation | Checksum: 275cc4b00

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.477 . Memory (MB): peak = 1806.207 ; gain = 0.000
Constant propagation | Checksum: 275cc4b00
INFO: [Opt 31-389] Phase Constant propagation created 18 cells and removed 87 cells
INFO: [Opt 31-1021] In phase Constant propagation, 14 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1806.207 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1806.207 ; gain = 0.000
Phase 5 Sweep | Checksum: 1d184bb0f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.615 . Memory (MB): peak = 1806.207 ; gain = 0.000
Sweep | Checksum: 1d184bb0f
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 275 cells
INFO: [Opt 31-1021] In phase Sweep, 60 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG clk_IBUF_BUFG_inst to drive 2516 load(s) on clock net clk_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 223fd188b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.703 . Memory (MB): peak = 1806.207 ; gain = 0.000
BUFG optimization | Checksum: 223fd188b
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 223fd188b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.719 . Memory (MB): peak = 1806.207 ; gain = 0.000
Shift Register Optimization | Checksum: 223fd188b
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 5 pins
Phase 8 Post Processing Netlist | Checksum: 1edfc98e1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.749 . Memory (MB): peak = 1806.207 ; gain = 0.000
Post Processing Netlist | Checksum: 1edfc98e1
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 22 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 206c31a93

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1806.207 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1806.207 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 206c31a93

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1806.207 ; gain = 0.000
Phase 9 Finalization | Checksum: 206c31a93

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1806.207 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              78  |             189  |                                             35  |
|  Constant propagation         |              18  |              87  |                                             14  |
|  Sweep                        |               0  |             275  |                                             60  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                             22  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 206c31a93

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1806.207 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 6 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 12
Ending PowerOpt Patch Enables Task | Checksum: 1cfa73844

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 2012.906 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1cfa73844

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2012.906 ; gain = 206.699

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1cfa73844

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2012.906 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2012.906 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1b7a43ea0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2012.906 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2012.906 ; gain = 591.348
INFO: [Vivado 12-24828] Executing command : report_drc -file hdmi_ddr3_uart_drc_opted.rpt -pb hdmi_ddr3_uart_drc_opted.pb -rpx hdmi_ddr3_uart_drc_opted.rpx
Command: report_drc -file hdmi_ddr3_uart_drc_opted.rpt -pb hdmi_ddr3_uart_drc_opted.pb -rpx hdmi_ddr3_uart_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.runs/impl_1/hdmi_ddr3_uart_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2012.906 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2012.906 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2012.906 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2012.906 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2012.906 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2012.906 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 2012.906 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.runs/impl_1/hdmi_ddr3_uart_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2012.906 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 12733c299

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2012.906 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2012.906 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 19173db12

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.831 . Memory (MB): peak = 2012.906 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1be0ec36b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2012.906 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1be0ec36b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2012.906 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1be0ec36b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2012.906 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 225caaba8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2012.906 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2305dc554

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2012.906 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 25467c0b8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2012.906 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1c96d8120

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2012.906 ; gain = 0.000

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 12dec0fa7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2012.906 ; gain = 0.000

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 505 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 225 nets or LUTs. Breaked 0 LUT, combined 225 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2012.906 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            225  |                   225  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            225  |                   225  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 18f2bd5a9

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2012.906 ; gain = 0.000
Phase 2.5 Global Place Phase2 | Checksum: 195b470bc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2012.906 ; gain = 0.000
Phase 2 Global Placement | Checksum: 195b470bc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2012.906 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 187385bcf

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2012.906 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 21689d09f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2012.906 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2383f8f02

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2012.906 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2789c8932

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2012.906 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 29f471b7c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2012.906 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1a9fc40c7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2012.906 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2113ddd16

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2012.906 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 20cb33f6a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2012.906 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 257cfe8ce

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2012.906 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 257cfe8ce

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2012.906 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b986d9bc

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.303 | TNS=-518.945 |
Phase 1 Physical Synthesis Initialization | Checksum: ebe3d286

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.368 . Memory (MB): peak = 2012.906 ; gain = 0.000
INFO: [Place 46-33] Processed net sdr/reg_23_valid_chain_reg[0]_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net sdr/rst, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 239d3f443

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.539 . Memory (MB): peak = 2012.906 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b986d9bc

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2012.906 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-5.169. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 284812163

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 2012.906 ; gain = 0.000

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 2012.906 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 284812163

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 2012.906 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 284812163

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 2012.906 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 284812163

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 2012.906 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 284812163

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 2012.906 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2012.906 ; gain = 0.000

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 2012.906 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 3191e1310

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 2012.906 ; gain = 0.000
Ending Placer Task | Checksum: 26ccebdb8

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 2012.906 ; gain = 0.000
95 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 2012.906 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file hdmi_ddr3_uart_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 2012.906 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file hdmi_ddr3_uart_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2012.906 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file hdmi_ddr3_uart_utilization_placed.rpt -pb hdmi_ddr3_uart_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2012.906 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.607 . Memory (MB): peak = 2012.906 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2012.906 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2012.906 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2012.906 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2012.906 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.668 . Memory (MB): peak = 2012.906 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.runs/impl_1/hdmi_ddr3_uart_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2012.906 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 2.00s |  WALL: 1.45s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2012.906 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.169 | TNS=-503.501 |
Phase 1 Physical Synthesis Initialization | Checksum: 1d216753c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.755 . Memory (MB): peak = 2012.906 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.169 | TNS=-503.501 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1d216753c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.797 . Memory (MB): peak = 2012.906 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.169 | TNS=-503.501 |
INFO: [Physopt 32-702] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_g/n1d[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_hdmi_driver/u_vga_driver/hdmi_rst_n_reg_0[0]. Critical path length was reduced through logic transformation on cell u_hdmi_driver/u_vga_driver/n1d[1]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_vga_driver/D[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.160 | TNS=-503.249 |
INFO: [Physopt 32-702] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_g/n1d[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net ddr3_tx_buffer/D[1]. Critical path length was reduced through logic transformation on cell ddr3_tx_buffer/n1d[2]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_vga_driver/D[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.133 | TNS=-503.068 |
INFO: [Physopt 32-702] Processed net u_hdmi_driver/u_hdmi_trans/inst_parallel_to_serial_clk/SHIFTIN2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ddr3_tx_buffer/hdmi_rst_n_reg_0[0].  Re-placed instance ddr3_tx_buffer/OSERDESE2_inst_MASTER_i_1
INFO: [Physopt 32-735] Processed net ddr3_tx_buffer/hdmi_rst_n_reg_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.069 | TNS=-506.225 |
INFO: [Physopt 32-81] Processed net ddr3_tx_buffer/hdmi_rst_n_reg_0[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net ddr3_tx_buffer/hdmi_rst_n_reg_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.065 | TNS=-506.207 |
INFO: [Physopt 32-702] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_r/n1d[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_hdmi_driver/u_vga_driver/hdmi_rst_n_reg_1[1]. Critical path length was reduced through logic transformation on cell u_hdmi_driver/u_vga_driver/n1d[2]_i_1__1_comp.
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_vga_driver/hdmi_data[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.057 | TNS=-506.082 |
INFO: [Physopt 32-702] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_r/n1d[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_hdmi_driver/u_vga_driver/hdmi_rst_n_reg_1[0]. Critical path length was reduced through logic transformation on cell u_hdmi_driver/u_vga_driver/n1d[1]_i_1__1_comp.
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_vga_driver/hdmi_data[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.042 | TNS=-505.971 |
INFO: [Physopt 32-663] Processed net ddr3_tx_buffer/hdmi_rst_n_reg_0[0]_repN.  Re-placed instance ddr3_tx_buffer/OSERDESE2_inst_MASTER_i_1_replica
INFO: [Physopt 32-735] Processed net ddr3_tx_buffer/hdmi_rst_n_reg_0[0]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.025 | TNS=-505.668 |
INFO: [Physopt 32-663] Processed net u_hdmi_driver/u_vga_driver/cnt_v_reg[0].  Re-placed instance u_hdmi_driver/u_vga_driver/cnt_v_reg[0]
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_vga_driver/cnt_v_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.025 | TNS=-505.140 |
INFO: [Physopt 32-663] Processed net u_hdmi_driver/u_vga_driver/cnt_v_reg[1].  Re-placed instance u_hdmi_driver/u_vga_driver/cnt_v_reg[1]
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_vga_driver/cnt_v_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.025 | TNS=-506.046 |
INFO: [Physopt 32-663] Processed net u_hdmi_driver/u_vga_driver/cnt_v_reg[2].  Re-placed instance u_hdmi_driver/u_vga_driver/cnt_v_reg[2]
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_vga_driver/cnt_v_reg[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.025 | TNS=-505.518 |
INFO: [Physopt 32-663] Processed net u_hdmi_driver/u_vga_driver/cnt_v_reg[3].  Re-placed instance u_hdmi_driver/u_vga_driver/cnt_v_reg[3]
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_vga_driver/cnt_v_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.021 | TNS=-504.990 |
INFO: [Physopt 32-663] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_b/Q[1].  Re-placed instance u_hdmi_driver/u_hdmi_trans/encode_inst_b/dout_reg[1]
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_b/Q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.021 | TNS=-504.539 |
INFO: [Physopt 32-663] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_b/Q[2].  Re-placed instance u_hdmi_driver/u_hdmi_trans/encode_inst_b/dout_reg[2]
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_b/Q[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.021 | TNS=-504.088 |
INFO: [Physopt 32-663] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_g/Q[1].  Re-placed instance u_hdmi_driver/u_hdmi_trans/encode_inst_g/dout_reg[1]
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_g/Q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.021 | TNS=-503.637 |
INFO: [Physopt 32-663] Processed net u_hdmi_driver/u_vga_driver/cnt_h[10].  Re-placed instance u_hdmi_driver/u_vga_driver/cnt_h_reg[10]
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_vga_driver/cnt_h[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.021 | TNS=-503.186 |
INFO: [Physopt 32-663] Processed net u_hdmi_driver/u_vga_driver/cnt_h[11].  Re-placed instance u_hdmi_driver/u_vga_driver/cnt_h_reg[11]
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_vga_driver/cnt_h[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.020 | TNS=-502.735 |
INFO: [Physopt 32-663] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_r/cnt[1].  Re-placed instance u_hdmi_driver/u_hdmi_trans/encode_inst_r/cnt_reg[1]
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_r/cnt[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.020 | TNS=-502.285 |
INFO: [Physopt 32-702] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_r/n1d[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_hdmi_driver/u_vga_driver/hdmi_rst_n_reg_1[2]. Critical path length was reduced through logic transformation on cell u_hdmi_driver/u_vga_driver/n1d[3]_i_1__1_comp.
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_vga_driver/hdmi_data[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.020 | TNS=-502.116 |
INFO: [Physopt 32-710] Processed net ddr3_tx_buffer/D[1]. Critical path length was reduced through logic transformation on cell ddr3_tx_buffer/n1d[2]_i_1__0_comp_1.
INFO: [Physopt 32-735] Processed net ddr3_tx_buffer/hdmi_rst_n_reg_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.020 | TNS=-502.095 |
INFO: [Physopt 32-702] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_g/n1d[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net ddr3_tx_buffer/D[2]. Critical path length was reduced through logic transformation on cell ddr3_tx_buffer/n1d[3]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net ddr3_tx_buffer/n1d[3]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.019 | TNS=-501.901 |
INFO: [Physopt 32-710] Processed net ddr3_tx_buffer/D[1]. Critical path length was reduced through logic transformation on cell ddr3_tx_buffer/n1d[2]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net ddr3_tx_buffer/hdmi_rst_n_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.019 | TNS=-501.849 |
INFO: [Physopt 32-710] Processed net u_hdmi_driver/u_vga_driver/hdmi_rst_n_reg_1[0]. Critical path length was reduced through logic transformation on cell u_hdmi_driver/u_vga_driver/n1d[1]_i_1__1_comp_1.
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_vga_driver/hdmi_data[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.019 | TNS=-501.745 |
INFO: [Physopt 32-702] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_b/n1d[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net u_hdmi_driver/u_vga_driver/hdmi_data[2]. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net u_hdmi_driver/u_vga_driver/hdmi_data[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_hdmi_driver/u_vga_driver/hdmi_rst_n_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ddr3_tx_buffer/hdmi_rst_n. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_r/cnt[4].  Re-placed instance u_hdmi_driver/u_hdmi_trans/encode_inst_r/cnt_reg[4]
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_r/cnt[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.019 | TNS=-501.295 |
INFO: [Physopt 32-663] Processed net u_hdmi_driver/u_vga_driver/cnt_h[1].  Re-placed instance u_hdmi_driver/u_vga_driver/cnt_h_reg[1]
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_vga_driver/cnt_h[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.019 | TNS=-500.845 |
INFO: [Physopt 32-663] Processed net u_hdmi_driver/u_vga_driver/cnt_h[2].  Re-placed instance u_hdmi_driver/u_vga_driver/cnt_h_reg[2]
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_vga_driver/cnt_h[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.019 | TNS=-500.370 |
INFO: [Physopt 32-663] Processed net u_hdmi_driver/u_vga_driver/cnt_h[7].  Re-placed instance u_hdmi_driver/u_vga_driver/cnt_h_reg[7]
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_vga_driver/cnt_h[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.019 | TNS=-499.895 |
INFO: [Physopt 32-663] Processed net u_hdmi_driver/u_vga_driver/cnt_h[8].  Re-placed instance u_hdmi_driver/u_vga_driver/cnt_h_reg[8]
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_vga_driver/cnt_h[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.015 | TNS=-499.420 |
INFO: [Physopt 32-663] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_b/cnt[2].  Re-placed instance u_hdmi_driver/u_hdmi_trans/encode_inst_b/cnt_reg[2]
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_b/cnt[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.015 | TNS=-498.983 |
INFO: [Physopt 32-663] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_b/Q[8].  Re-placed instance u_hdmi_driver/u_hdmi_trans/encode_inst_b/dout_reg[8]
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_b/Q[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.015 | TNS=-498.546 |
INFO: [Physopt 32-663] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_g/cnt[1].  Re-placed instance u_hdmi_driver/u_hdmi_trans/encode_inst_g/cnt_reg[1]
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_g/cnt[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.015 | TNS=-498.075 |
INFO: [Physopt 32-663] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_r/Q[1].  Re-placed instance u_hdmi_driver/u_hdmi_trans/encode_inst_r/dout_reg[1]
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_r/Q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.940 | TNS=-497.638 |
INFO: [Physopt 32-702] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_b/n1d[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_hdmi_driver/u_vga_driver/hdmi_data[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_hdmi_driver/u_vga_driver/hdmi_rst_n_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ddr3_tx_buffer/hdmi_rst_n. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_g/cnt[2].  Re-placed instance u_hdmi_driver/u_hdmi_trans/encode_inst_g/cnt_reg[2]
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_g/cnt[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.940 | TNS=-497.337 |
INFO: [Physopt 32-663] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_g/cnt[3].  Re-placed instance u_hdmi_driver/u_hdmi_trans/encode_inst_g/cnt_reg[3]
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_g/cnt[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.940 | TNS=-497.043 |
INFO: [Physopt 32-663] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_g/Q[3].  Re-placed instance u_hdmi_driver/u_hdmi_trans/encode_inst_g/dout_reg[3]
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_g/Q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.940 | TNS=-496.759 |
INFO: [Physopt 32-663] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_g/Q[4].  Re-placed instance u_hdmi_driver/u_hdmi_trans/encode_inst_g/dout_reg[4]
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_g/Q[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.940 | TNS=-496.441 |
INFO: [Physopt 32-663] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_g/Q[5].  Re-placed instance u_hdmi_driver/u_hdmi_trans/encode_inst_g/dout_reg[5]
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_g/Q[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.940 | TNS=-496.123 |
INFO: [Physopt 32-663] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_b/Q[4].  Re-placed instance u_hdmi_driver/u_hdmi_trans/encode_inst_b/dout_reg[4]
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_b/Q[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.940 | TNS=-495.874 |
INFO: [Physopt 32-663] Processed net u_hdmi_driver/u_vga_driver/cnt_h[0].  Re-placed instance u_hdmi_driver/u_vga_driver/cnt_h_reg[0]
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_vga_driver/cnt_h[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.940 | TNS=-495.625 |
INFO: [Physopt 32-663] Processed net u_hdmi_driver/u_vga_driver/vga_hs.  Re-placed instance u_hdmi_driver/u_vga_driver/vga_hs_reg
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_vga_driver/vga_hs. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.940 | TNS=-495.376 |
INFO: [Physopt 32-663] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_r/cnt[3].  Re-placed instance u_hdmi_driver/u_hdmi_trans/encode_inst_r/cnt_reg[3]
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_r/cnt[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.940 | TNS=-495.183 |
INFO: [Physopt 32-663] Processed net u_hdmi_driver/u_vga_driver/cnt_h[4].  Re-placed instance u_hdmi_driver/u_vga_driver/cnt_h_reg[4]
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_vga_driver/cnt_h[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.940 | TNS=-494.990 |
INFO: [Physopt 32-663] Processed net u_hdmi_driver/u_vga_driver/cnt_h[5].  Re-placed instance u_hdmi_driver/u_vga_driver/cnt_h_reg[5]
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_vga_driver/cnt_h[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.940 | TNS=-494.797 |
INFO: [Physopt 32-663] Processed net u_hdmi_driver/u_vga_driver/cnt_h[6].  Re-placed instance u_hdmi_driver/u_vga_driver/cnt_h_reg[6]
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_vga_driver/cnt_h[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.940 | TNS=-495.570 |
INFO: [Physopt 32-663] Processed net u_hdmi_driver/u_vga_driver/cnt_h[9].  Re-placed instance u_hdmi_driver/u_vga_driver/cnt_h_reg[9]
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_vga_driver/cnt_h[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.940 | TNS=-495.377 |
INFO: [Physopt 32-663] Processed net u_hdmi_driver/u_vga_driver/cnt_v_reg[4].  Re-placed instance u_hdmi_driver/u_vga_driver/cnt_v_reg[4]
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_vga_driver/cnt_v_reg[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.940 | TNS=-495.097 |
INFO: [Physopt 32-663] Processed net u_hdmi_driver/u_vga_driver/cnt_v_reg[5].  Re-placed instance u_hdmi_driver/u_vga_driver/cnt_v_reg[5]
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_vga_driver/cnt_v_reg[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.940 | TNS=-494.783 |
INFO: [Physopt 32-663] Processed net u_hdmi_driver/u_vga_driver/cnt_v_reg[6].  Re-placed instance u_hdmi_driver/u_vga_driver/cnt_v_reg[6]
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_vga_driver/cnt_v_reg[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.940 | TNS=-494.503 |
INFO: [Physopt 32-663] Processed net u_hdmi_driver/u_vga_driver/cnt_v_reg[7].  Re-placed instance u_hdmi_driver/u_vga_driver/cnt_v_reg[7]
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_vga_driver/cnt_v_reg[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.940 | TNS=-494.223 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.940 | TNS=-494.223 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2012.906 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 15c77e4cf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2012.906 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.940 | TNS=-494.223 |
INFO: [Physopt 32-702] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_b/n1d[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_hdmi_driver/u_vga_driver/hdmi_rst_n_reg[2]. Critical path length was reduced through logic transformation on cell u_hdmi_driver/u_vga_driver/n1d[3]_i_1_comp.
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_vga_driver/hdmi_data[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.938 | TNS=-494.285 |
INFO: [Physopt 32-702] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_r/n1d[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_hdmi_driver/u_vga_driver/hdmi_rst_n_reg_1[1]. Critical path length was reduced through logic transformation on cell u_hdmi_driver/u_vga_driver/n1d[2]_i_1__1_comp_1.
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_vga_driver/hdmi_data[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.929 | TNS=-494.178 |
INFO: [Physopt 32-702] Processed net u_hdmi_driver/u_hdmi_trans/inst_parallel_to_serial_clk/dout. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ddr3_tx_buffer/hdmi_rst_n_reg_0[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ddr3_tx_buffer/hdmi_rst_n. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_hdmi_driver/u_vga_driver/hdmi_data_req.  Re-placed instance u_hdmi_driver/u_vga_driver/vga_de_reg
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_vga_driver/hdmi_data_req. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.929 | TNS=-493.992 |
INFO: [Physopt 32-663] Processed net u_hdmi_driver/u_vga_driver/cnt_v_reg[10].  Re-placed instance u_hdmi_driver/u_vga_driver/cnt_v_reg[10]
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_vga_driver/cnt_v_reg[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.929 | TNS=-493.799 |
INFO: [Physopt 32-663] Processed net u_hdmi_driver/u_vga_driver/cnt_v_reg[11].  Re-placed instance u_hdmi_driver/u_vga_driver/cnt_v_reg[11]
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_vga_driver/cnt_v_reg[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.929 | TNS=-493.606 |
INFO: [Physopt 32-663] Processed net u_hdmi_driver/u_vga_driver/cnt_v_reg[8].  Re-placed instance u_hdmi_driver/u_vga_driver/cnt_v_reg[8]
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_vga_driver/cnt_v_reg[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.929 | TNS=-493.447 |
INFO: [Physopt 32-663] Processed net u_hdmi_driver/u_vga_driver/cnt_v_reg[9].  Re-placed instance u_hdmi_driver/u_vga_driver/cnt_v_reg[9]
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_vga_driver/cnt_v_reg[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.929 | TNS=-493.254 |
INFO: [Physopt 32-663] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_r/Q[2].  Re-placed instance u_hdmi_driver/u_hdmi_trans/encode_inst_r/dout_reg[2]
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_r/Q[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.929 | TNS=-493.082 |
INFO: [Physopt 32-663] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_r/Q[3].  Re-placed instance u_hdmi_driver/u_hdmi_trans/encode_inst_r/dout_reg[3]
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_r/Q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.929 | TNS=-492.910 |
INFO: [Physopt 32-663] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_r/Q[7].  Re-placed instance u_hdmi_driver/u_hdmi_trans/encode_inst_r/dout_reg[7]
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_r/Q[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.929 | TNS=-492.794 |
INFO: [Physopt 32-663] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_r/Q[9].  Re-placed instance u_hdmi_driver/u_hdmi_trans/encode_inst_r/dout_reg[9]
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_r/Q[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.929 | TNS=-492.678 |
INFO: [Physopt 32-663] Processed net u_hdmi_driver/u_vga_driver/cnt_h[3].  Re-placed instance u_hdmi_driver/u_vga_driver/cnt_h_reg[3]
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_vga_driver/cnt_h[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.929 | TNS=-492.562 |
INFO: [Physopt 32-702] Processed net ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ddr3_tx_buffer/hdmi_rst_n_reg_0[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ddr3_tx_buffer/hdmi_rst_n. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_b/cnt[1].  Re-placed instance u_hdmi_driver/u_hdmi_trans/encode_inst_b/cnt_reg[1]
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_b/cnt[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.929 | TNS=-492.449 |
INFO: [Physopt 32-663] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_b/Q[5].  Re-placed instance u_hdmi_driver/u_hdmi_trans/encode_inst_b/dout_reg[5]
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_b/Q[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.929 | TNS=-492.336 |
INFO: [Physopt 32-663] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_b/Q[6].  Re-placed instance u_hdmi_driver/u_hdmi_trans/encode_inst_b/dout_reg[6]
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_b/Q[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.929 | TNS=-492.223 |
INFO: [Physopt 32-663] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_b/Q[7].  Re-placed instance u_hdmi_driver/u_hdmi_trans/encode_inst_b/dout_reg[7]
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_b/Q[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.929 | TNS=-492.110 |
INFO: [Physopt 32-663] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_g/Q[8].  Re-placed instance u_hdmi_driver/u_hdmi_trans/encode_inst_g/dout_reg[8]
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_g/Q[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.929 | TNS=-492.021 |
INFO: [Physopt 32-663] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_g/cnt[4].  Re-placed instance u_hdmi_driver/u_hdmi_trans/encode_inst_g/cnt_reg[4]
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_g/cnt[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.929 | TNS=-491.967 |
INFO: [Physopt 32-663] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_g/Q[6].  Re-placed instance u_hdmi_driver/u_hdmi_trans/encode_inst_g/dout_reg[6]
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_g/Q[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.929 | TNS=-491.913 |
INFO: [Physopt 32-663] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_r/cnt[2].  Re-placed instance u_hdmi_driver/u_hdmi_trans/encode_inst_r/cnt_reg[2]
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_r/cnt[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.929 | TNS=-491.859 |
INFO: [Physopt 32-663] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_r/Q[5].  Re-placed instance u_hdmi_driver/u_hdmi_trans/encode_inst_r/dout_reg[5]
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_r/Q[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.929 | TNS=-491.805 |
INFO: [Physopt 32-663] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_b/cnt[4].  Re-placed instance u_hdmi_driver/u_hdmi_trans/encode_inst_b/cnt_reg[4]
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_b/cnt[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.929 | TNS=-491.763 |
INFO: [Physopt 32-663] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_b/Q[0].  Re-placed instance u_hdmi_driver/u_hdmi_trans/encode_inst_b/dout_reg[0]
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_b/Q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.929 | TNS=-491.655 |
INFO: [Physopt 32-663] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_b/Q[9].  Re-placed instance u_hdmi_driver/u_hdmi_trans/encode_inst_b/dout_reg[9]
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_b/Q[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.929 | TNS=-491.547 |
INFO: [Physopt 32-663] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_r/Q[6].  Re-placed instance u_hdmi_driver/u_hdmi_trans/encode_inst_r/dout_reg[6]
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_r/Q[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.929 | TNS=-491.439 |
INFO: [Physopt 32-663] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_r/Q[8].  Re-placed instance u_hdmi_driver/u_hdmi_trans/encode_inst_r/dout_reg[8]
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_r/Q[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.929 | TNS=-491.331 |
INFO: [Physopt 32-702] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_b/cnt[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ddr3_tx_buffer/hdmi_rst_n_reg_0[0].  Re-placed instance ddr3_tx_buffer/OSERDESE2_inst_MASTER_i_1
INFO: [Physopt 32-735] Processed net ddr3_tx_buffer/hdmi_rst_n_reg_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.929 | TNS=-495.646 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.929 | TNS=-495.646 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2012.906 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: 1a8adc3cf

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2012.906 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2012.906 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-4.929 | TNS=-495.646 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.240  |          7.855  |            1  |              0  |                    75  |           0  |           2  |  00:00:04  |
|  Total          |          0.240  |          7.855  |            1  |              0  |                    75  |           0  |           3  |  00:00:04  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2012.906 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 25c960427

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2012.906 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
367 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2012.906 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2012.906 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.597 . Memory (MB): peak = 2012.906 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2012.906 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2012.906 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2012.906 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2012.906 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.646 . Memory (MB): peak = 2012.906 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.runs/impl_1/hdmi_ddr3_uart_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 40b95379 ConstDB: 0 ShapeSum: c4491489 RouteDB: 981aeb64
Post Restoration Checksum: NetGraph: a706d6a | NumContArr: 62f40596 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1f2b6683a

Time (s): cpu = 00:00:41 ; elapsed = 00:00:40 . Memory (MB): peak = 2207.438 ; gain = 194.531

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1f2b6683a

Time (s): cpu = 00:00:41 ; elapsed = 00:00:40 . Memory (MB): peak = 2207.438 ; gain = 194.531

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1f2b6683a

Time (s): cpu = 00:00:41 ; elapsed = 00:00:40 . Memory (MB): peak = 2207.438 ; gain = 194.531
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1bfb85352

Time (s): cpu = 00:00:45 ; elapsed = 00:00:43 . Memory (MB): peak = 2283.801 ; gain = 270.895
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.119 | TNS=-478.654| WHS=-1.427 | THS=-409.319|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 254d5b95b

Time (s): cpu = 00:00:47 ; elapsed = 00:00:44 . Memory (MB): peak = 2283.801 ; gain = 270.895
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.119 | TNS=-495.138| WHS=-2.071 | THS=-32.295|

Phase 2.4 Update Timing for Bus Skew | Checksum: 2599844a0

Time (s): cpu = 00:00:47 ; elapsed = 00:00:44 . Memory (MB): peak = 2283.801 ; gain = 270.895

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 12493
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 12493
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 265d49967

Time (s): cpu = 00:00:47 ; elapsed = 00:00:45 . Memory (MB): peak = 2303.098 ; gain = 290.191

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 265d49967

Time (s): cpu = 00:00:47 ; elapsed = 00:00:45 . Memory (MB): peak = 2303.098 ; gain = 290.191

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 314da2e7b

Time (s): cpu = 00:00:49 ; elapsed = 00:00:46 . Memory (MB): peak = 2303.098 ; gain = 290.191
Phase 4 Initial Routing | Checksum: 314da2e7b

Time (s): cpu = 00:00:49 ; elapsed = 00:00:46 . Memory (MB): peak = 2303.098 ; gain = 290.191
INFO: [Route 35-580] Design has 8 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+=================================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                             |
+====================+===================+=================================================================================+
| clk_pll_i          | clk_pll_i         | u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_r/OSERDESE2_inst_SLAVE/RST    |
| clk_pll_i          | clk_pll_i         | u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_b/OSERDESE2_inst_SLAVE/RST    |
| clk_pll_i          | clk_pll_i         | u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_r/OSERDESE2_inst_MASTER/RST   |
| clk_pll_i          | clk_pll_i         | u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_b/OSERDESE2_inst_MASTER/RST   |
| clk_pll_i          | clk_pll_i         | u_hdmi_driver/u_hdmi_trans/inst_parallel_to_serial_clk/OSERDESE2_inst_SLAVE/RST |
+--------------------+-------------------+---------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 658
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.105 | TNS=-525.687| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2c66a8b34

Time (s): cpu = 00:00:53 ; elapsed = 00:00:49 . Memory (MB): peak = 2330.977 ; gain = 318.070

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.100 | TNS=-526.410| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 28f39127f

Time (s): cpu = 00:00:53 ; elapsed = 00:00:49 . Memory (MB): peak = 2330.977 ; gain = 318.070
Phase 5 Rip-up And Reroute | Checksum: 28f39127f

Time (s): cpu = 00:00:53 ; elapsed = 00:00:49 . Memory (MB): peak = 2330.977 ; gain = 318.070

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24dedf3ec

Time (s): cpu = 00:00:54 ; elapsed = 00:00:50 . Memory (MB): peak = 2330.977 ; gain = 318.070
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.100 | TNS=-526.131| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 1752336f1

Time (s): cpu = 00:00:54 ; elapsed = 00:00:50 . Memory (MB): peak = 2330.977 ; gain = 318.070

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1752336f1

Time (s): cpu = 00:00:54 ; elapsed = 00:00:50 . Memory (MB): peak = 2330.977 ; gain = 318.070
Phase 6 Delay and Skew Optimization | Checksum: 1752336f1

Time (s): cpu = 00:00:54 ; elapsed = 00:00:50 . Memory (MB): peak = 2330.977 ; gain = 318.070

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.091 | TNS=-524.939| WHS=0.022  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1c299261e

Time (s): cpu = 00:00:55 ; elapsed = 00:00:50 . Memory (MB): peak = 2330.977 ; gain = 318.070
Phase 7 Post Hold Fix | Checksum: 1c299261e

Time (s): cpu = 00:00:55 ; elapsed = 00:00:50 . Memory (MB): peak = 2330.977 ; gain = 318.070

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.777812 %
  Global Horizontal Routing Utilization  = 1.20112 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 54.0541%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 52.2523%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 55.8824%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 69.1176%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 1c299261e

Time (s): cpu = 00:00:55 ; elapsed = 00:00:50 . Memory (MB): peak = 2330.977 ; gain = 318.070

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1c299261e

Time (s): cpu = 00:00:55 ; elapsed = 00:00:51 . Memory (MB): peak = 2330.977 ; gain = 318.070

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 292834892

Time (s): cpu = 00:00:55 ; elapsed = 00:00:51 . Memory (MB): peak = 2330.977 ; gain = 318.070

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 292834892

Time (s): cpu = 00:00:55 ; elapsed = 00:00:51 . Memory (MB): peak = 2330.977 ; gain = 318.070

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-6.091 | TNS=-524.939| WHS=0.022  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 292834892

Time (s): cpu = 00:00:55 ; elapsed = 00:00:51 . Memory (MB): peak = 2330.977 ; gain = 318.070
Total Elapsed time in route_design: 51.061 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 18d62fc26

Time (s): cpu = 00:00:55 ; elapsed = 00:00:51 . Memory (MB): peak = 2330.977 ; gain = 318.070
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 18d62fc26

Time (s): cpu = 00:00:56 ; elapsed = 00:00:51 . Memory (MB): peak = 2330.977 ; gain = 318.070

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
384 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:52 . Memory (MB): peak = 2330.977 ; gain = 318.070
INFO: [Vivado 12-24828] Executing command : report_drc -file hdmi_ddr3_uart_drc_routed.rpt -pb hdmi_ddr3_uart_drc_routed.pb -rpx hdmi_ddr3_uart_drc_routed.rpx
Command: report_drc -file hdmi_ddr3_uart_drc_routed.rpt -pb hdmi_ddr3_uart_drc_routed.pb -rpx hdmi_ddr3_uart_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.runs/impl_1/hdmi_ddr3_uart_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file hdmi_ddr3_uart_methodology_drc_routed.rpt -pb hdmi_ddr3_uart_methodology_drc_routed.pb -rpx hdmi_ddr3_uart_methodology_drc_routed.rpx
Command: report_methodology -file hdmi_ddr3_uart_methodology_drc_routed.rpt -pb hdmi_ddr3_uart_methodology_drc_routed.pb -rpx hdmi_ddr3_uart_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.runs/impl_1/hdmi_ddr3_uart_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file hdmi_ddr3_uart_timing_summary_routed.rpt -pb hdmi_ddr3_uart_timing_summary_routed.pb -rpx hdmi_ddr3_uart_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file hdmi_ddr3_uart_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file hdmi_ddr3_uart_route_status.rpt -pb hdmi_ddr3_uart_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file hdmi_ddr3_uart_power_routed.rpt -pb hdmi_ddr3_uart_power_summary_routed.pb -rpx hdmi_ddr3_uart_power_routed.rpx
Command: report_power -file hdmi_ddr3_uart_power_routed.rpt -pb hdmi_ddr3_uart_power_summary_routed.pb -rpx hdmi_ddr3_uart_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
401 Infos, 6 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file hdmi_ddr3_uart_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file hdmi_ddr3_uart_bus_skew_routed.rpt -pb hdmi_ddr3_uart_bus_skew_routed.pb -rpx hdmi_ddr3_uart_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2351.156 ; gain = 20.180
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2374.746 ; gain = 8.910
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.661 . Memory (MB): peak = 2382.043 ; gain = 16.207
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2382.043 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 2382.043 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2382.043 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2382.043 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.792 . Memory (MB): peak = 2382.043 ; gain = 16.207
INFO: [Common 17-1381] The checkpoint 'C:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.runs/impl_1/hdmi_ddr3_uart_routed.dcp' has been generated.
Command: write_bitstream -force hdmi_ddr3_uart.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./hdmi_ddr3_uart.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
416 Infos, 6 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2941.992 ; gain = 559.949
INFO: [Common 17-206] Exiting Vivado at Fri May 16 03:40:09 2025...
