INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'Zhixin Tang' on host 'desktop-m415s7v' (Windows NT_amd64 version 6.2) on Tue Aug 03 21:38:09 +1000 2021
INFO: [HLS 200-10] In directory 'C:/Xilinx/my_proj'
Sourcing Tcl script 'C:/Xilinx/my_proj/knn_proj/solution6/csynth.tcl'
INFO: [HLS 200-10] Opening project 'C:/Xilinx/my_proj/knn_proj'.
INFO: [HLS 200-10] Adding design file 'knn_main.cpp' to the project
INFO: [HLS 200-10] Adding design file 'knn_main.h' to the project
INFO: [HLS 200-10] Adding design file 'training_data.h' to the project
INFO: [HLS 200-10] Adding test bench file 'out.dat' to the project
INFO: [HLS 200-10] Opening solution 'C:/Xilinx/my_proj/knn_proj/solution6'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn_main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 888.195 ; gain = 794.762
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 888.195 ; gain = 794.762
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 888.195 ; gain = 794.762
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'find_min' into 'knn_main' (knn_main.cpp:30) automatically.
WARNING: [SYNCHK 200-23] knn_main.cpp:48: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 888.195 ; gain = 794.762
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'initialize_loop_1' (knn_main.cpp:11) in function 'knn_main' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'cal_min_path_loop_1' (knn_main.cpp:87) in function 'find_min' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'update_knn' (knn_main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'initialize_loop_2' (knn_main.cpp:13) in function 'knn_main' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'cal_min_path_loop_2' (knn_main.cpp:89) in function 'find_min' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'total_dis_cal' (knn_main.cpp:47) in function 'update_knn' completely with a factor of 49.
INFO: [XFORM 203-101] Partitioning array 'knn_distance.V' (knn_main.cpp:7) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'find_min' into 'knn_main' (knn_main.cpp:30) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'update_knn' (knn_main.cpp:39:3)...95 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:32 . Memory (MB): peak = 888.195 ; gain = 794.762
INFO: [XFORM 203-541] Flattening a loop nest 'knn_for_loop_1' (knn_main.cpp:20:35) in function 'knn_main'.
INFO: [HLS 200-472] Inferring partial write operation for 'min_knn_distance_for_node.V2' (knn_main.cpp:69:5)
INFO: [HLS 200-472] Inferring partial write operation for 'min_knn_distance_for_node.V1' (knn_main.cpp:70:5)
INFO: [HLS 200-472] Inferring partial write operation for 'min_knn_distance_for_node.V' (knn_main.cpp:71:5)
INFO: [HLS 200-472] Inferring partial write operation for 'min_knn_distance_for_node.V2' (knn_main.cpp:73:5)
INFO: [HLS 200-472] Inferring partial write operation for 'min_knn_distance_for_node.V1' (knn_main.cpp:74:5)
INFO: [HLS 200-472] Inferring partial write operation for 'min_knn_distance_for_node.V2' (knn_main.cpp:76:5)
INFO: [HLS 200-472] Inferring partial write operation for 'knn_distance[0].V' (knn_main.cpp:15:7)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 888.195 ; gain = 794.762
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn_main' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'update_knn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.837 seconds; current allocated memory: 128.981 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.376 seconds; current allocated memory: 129.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn_main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialize_loop_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'knn_for_loop_1_distance_calculation_and_update'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'cal_min_path_loop_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.472 seconds; current allocated memory: 129.954 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 130.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_knn'.
INFO: [HLS 200-111]  Elapsed time: 0.294 seconds; current allocated memory: 131.518 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn_main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn_main/input_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn_main' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'knn_main_training_data_V' to 'knn_main_trainingbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'knn_main_knn_distance_0_V' to 'knn_main_knn_distcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'knn_main_knn_distance_1_V' to 'knn_main_knn_distdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'knn_main_knn_distance_2_V' to 'knn_main_knn_disteOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'knn_main_mac_muladd_4ns_12ns_11ns_15_3_1' to 'knn_main_mac_mulafYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'knn_main_mac_mulafYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn_main'.
INFO: [HLS 200-111]  Elapsed time: 0.753 seconds; current allocated memory: 134.589 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 230.26 MHz
INFO: [RTMG 210-279] Implementing memory 'knn_main_trainingbkb_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'knn_main_knn_distcud_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:38 . Memory (MB): peak = 888.195 ; gain = 794.762
INFO: [VHDL 208-304] Generating VHDL RTL for knn_main.
INFO: [VLOG 209-307] Generating Verilog RTL for knn_main.
INFO: [HLS 200-112] Total elapsed time: 37.778 seconds; peak allocated memory: 134.589 MB.
