;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.1 Update 1
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* Debug_PWR */
Debug_PWR__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
Debug_PWR__0__MASK EQU 0x04
Debug_PWR__0__PC EQU CYREG_PRT3_PC2
Debug_PWR__0__PORT EQU 3
Debug_PWR__0__SHIFT EQU 2
Debug_PWR__AG EQU CYREG_PRT3_AG
Debug_PWR__AMUX EQU CYREG_PRT3_AMUX
Debug_PWR__BIE EQU CYREG_PRT3_BIE
Debug_PWR__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Debug_PWR__BYP EQU CYREG_PRT3_BYP
Debug_PWR__CTL EQU CYREG_PRT3_CTL
Debug_PWR__DM0 EQU CYREG_PRT3_DM0
Debug_PWR__DM1 EQU CYREG_PRT3_DM1
Debug_PWR__DM2 EQU CYREG_PRT3_DM2
Debug_PWR__DR EQU CYREG_PRT3_DR
Debug_PWR__INP_DIS EQU CYREG_PRT3_INP_DIS
Debug_PWR__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Debug_PWR__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Debug_PWR__LCD_EN EQU CYREG_PRT3_LCD_EN
Debug_PWR__MASK EQU 0x04
Debug_PWR__PORT EQU 3
Debug_PWR__PRT EQU CYREG_PRT3_PRT
Debug_PWR__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Debug_PWR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Debug_PWR__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Debug_PWR__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Debug_PWR__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Debug_PWR__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Debug_PWR__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Debug_PWR__PS EQU CYREG_PRT3_PS
Debug_PWR__SHIFT EQU 2
Debug_PWR__SLW EQU CYREG_PRT3_SLW

/* Debug_TX */
Debug_TX__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
Debug_TX__0__MASK EQU 0x10
Debug_TX__0__PC EQU CYREG_PRT3_PC4
Debug_TX__0__PORT EQU 3
Debug_TX__0__SHIFT EQU 4
Debug_TX__AG EQU CYREG_PRT3_AG
Debug_TX__AMUX EQU CYREG_PRT3_AMUX
Debug_TX__BIE EQU CYREG_PRT3_BIE
Debug_TX__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Debug_TX__BYP EQU CYREG_PRT3_BYP
Debug_TX__CTL EQU CYREG_PRT3_CTL
Debug_TX__DM0 EQU CYREG_PRT3_DM0
Debug_TX__DM1 EQU CYREG_PRT3_DM1
Debug_TX__DM2 EQU CYREG_PRT3_DM2
Debug_TX__DR EQU CYREG_PRT3_DR
Debug_TX__INP_DIS EQU CYREG_PRT3_INP_DIS
Debug_TX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Debug_TX__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Debug_TX__LCD_EN EQU CYREG_PRT3_LCD_EN
Debug_TX__MASK EQU 0x10
Debug_TX__PORT EQU 3
Debug_TX__PRT EQU CYREG_PRT3_PRT
Debug_TX__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Debug_TX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Debug_TX__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Debug_TX__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Debug_TX__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Debug_TX__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Debug_TX__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Debug_TX__PS EQU CYREG_PRT3_PS
Debug_TX__SHIFT EQU 4
Debug_TX__SLW EQU CYREG_PRT3_SLW

/* Debug_UART_BUART */
Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB07_A0
Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB07_A1
Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB07_D0
Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB07_D1
Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB07_F0
Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB07_F1
Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Debug_UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
Debug_UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
Debug_UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
Debug_UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
Debug_UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Debug_UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
Debug_UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
Debug_UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
Debug_UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB05_A0
Debug_UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB05_A1
Debug_UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
Debug_UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB05_D0
Debug_UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB05_D1
Debug_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Debug_UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
Debug_UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB05_F0
Debug_UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB05_F1
Debug_UART_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Debug_UART_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Debug_UART_BUART_sTX_TxSts__0__MASK EQU 0x01
Debug_UART_BUART_sTX_TxSts__0__POS EQU 0
Debug_UART_BUART_sTX_TxSts__1__MASK EQU 0x02
Debug_UART_BUART_sTX_TxSts__1__POS EQU 1
Debug_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Debug_UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
Debug_UART_BUART_sTX_TxSts__2__MASK EQU 0x04
Debug_UART_BUART_sTX_TxSts__2__POS EQU 2
Debug_UART_BUART_sTX_TxSts__3__MASK EQU 0x08
Debug_UART_BUART_sTX_TxSts__3__POS EQU 3
Debug_UART_BUART_sTX_TxSts__MASK EQU 0x0F
Debug_UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB06_MSK
Debug_UART_BUART_sTX_TxSts__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Debug_UART_BUART_sTX_TxSts__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Debug_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Debug_UART_BUART_sTX_TxSts__STATUS_CNT_REG EQU CYREG_B0_UDB06_ST_CTL
Debug_UART_BUART_sTX_TxSts__STATUS_CONTROL_REG EQU CYREG_B0_UDB06_ST_CTL
Debug_UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB06_ST

/* Debug_UART_IntClock */
Debug_UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Debug_UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Debug_UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Debug_UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
Debug_UART_IntClock__INDEX EQU 0x02
Debug_UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Debug_UART_IntClock__PM_ACT_MSK EQU 0x04
Debug_UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Debug_UART_IntClock__PM_STBY_MSK EQU 0x04

/* LED */
LED__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LED__0__MASK EQU 0x01
LED__0__PC EQU CYREG_PRT2_PC0
LED__0__PORT EQU 2
LED__0__SHIFT EQU 0
LED__AG EQU CYREG_PRT2_AG
LED__AMUX EQU CYREG_PRT2_AMUX
LED__BIE EQU CYREG_PRT2_BIE
LED__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED__BYP EQU CYREG_PRT2_BYP
LED__CTL EQU CYREG_PRT2_CTL
LED__DM0 EQU CYREG_PRT2_DM0
LED__DM1 EQU CYREG_PRT2_DM1
LED__DM2 EQU CYREG_PRT2_DM2
LED__DR EQU CYREG_PRT2_DR
LED__INP_DIS EQU CYREG_PRT2_INP_DIS
LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT2_LCD_EN
LED__MASK EQU 0x01
LED__PORT EQU 2
LED__PRT EQU CYREG_PRT2_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED__PS EQU CYREG_PRT2_PS
LED__SHIFT EQU 0
LED__SLW EQU CYREG_PRT2_SLW

/* Modem_ISR */
Modem_ISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Modem_ISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Modem_ISR__INTC_MASK EQU 0x01
Modem_ISR__INTC_NUMBER EQU 0
Modem_ISR__INTC_PRIOR_NUM EQU 7
Modem_ISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
Modem_ISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Modem_ISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Modem_ON */
Modem_ON__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
Modem_ON__0__MASK EQU 0x02
Modem_ON__0__PC EQU CYREG_IO_PC_PRT15_PC1
Modem_ON__0__PORT EQU 15
Modem_ON__0__SHIFT EQU 1
Modem_ON__AG EQU CYREG_PRT15_AG
Modem_ON__AMUX EQU CYREG_PRT15_AMUX
Modem_ON__BIE EQU CYREG_PRT15_BIE
Modem_ON__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Modem_ON__BYP EQU CYREG_PRT15_BYP
Modem_ON__CTL EQU CYREG_PRT15_CTL
Modem_ON__DM0 EQU CYREG_PRT15_DM0
Modem_ON__DM1 EQU CYREG_PRT15_DM1
Modem_ON__DM2 EQU CYREG_PRT15_DM2
Modem_ON__DR EQU CYREG_PRT15_DR
Modem_ON__INP_DIS EQU CYREG_PRT15_INP_DIS
Modem_ON__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Modem_ON__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Modem_ON__LCD_EN EQU CYREG_PRT15_LCD_EN
Modem_ON__MASK EQU 0x02
Modem_ON__PORT EQU 15
Modem_ON__PRT EQU CYREG_PRT15_PRT
Modem_ON__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Modem_ON__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Modem_ON__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Modem_ON__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Modem_ON__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Modem_ON__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Modem_ON__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Modem_ON__PS EQU CYREG_PRT15_PS
Modem_ON__SHIFT EQU 1
Modem_ON__SLW EQU CYREG_PRT15_SLW

/* Modem_PWR */
Modem_PWR__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
Modem_PWR__0__MASK EQU 0x10
Modem_PWR__0__PC EQU CYREG_PRT0_PC4
Modem_PWR__0__PORT EQU 0
Modem_PWR__0__SHIFT EQU 4
Modem_PWR__AG EQU CYREG_PRT0_AG
Modem_PWR__AMUX EQU CYREG_PRT0_AMUX
Modem_PWR__BIE EQU CYREG_PRT0_BIE
Modem_PWR__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Modem_PWR__BYP EQU CYREG_PRT0_BYP
Modem_PWR__CTL EQU CYREG_PRT0_CTL
Modem_PWR__DM0 EQU CYREG_PRT0_DM0
Modem_PWR__DM1 EQU CYREG_PRT0_DM1
Modem_PWR__DM2 EQU CYREG_PRT0_DM2
Modem_PWR__DR EQU CYREG_PRT0_DR
Modem_PWR__INP_DIS EQU CYREG_PRT0_INP_DIS
Modem_PWR__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Modem_PWR__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Modem_PWR__LCD_EN EQU CYREG_PRT0_LCD_EN
Modem_PWR__MASK EQU 0x10
Modem_PWR__PORT EQU 0
Modem_PWR__PRT EQU CYREG_PRT0_PRT
Modem_PWR__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Modem_PWR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Modem_PWR__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Modem_PWR__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Modem_PWR__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Modem_PWR__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Modem_PWR__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Modem_PWR__PS EQU CYREG_PRT0_PS
Modem_PWR__SHIFT EQU 4
Modem_PWR__SLW EQU CYREG_PRT0_SLW

/* Modem_RST */
Modem_RST__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
Modem_RST__0__MASK EQU 0x01
Modem_RST__0__PC EQU CYREG_IO_PC_PRT15_PC0
Modem_RST__0__PORT EQU 15
Modem_RST__0__SHIFT EQU 0
Modem_RST__AG EQU CYREG_PRT15_AG
Modem_RST__AMUX EQU CYREG_PRT15_AMUX
Modem_RST__BIE EQU CYREG_PRT15_BIE
Modem_RST__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Modem_RST__BYP EQU CYREG_PRT15_BYP
Modem_RST__CTL EQU CYREG_PRT15_CTL
Modem_RST__DM0 EQU CYREG_PRT15_DM0
Modem_RST__DM1 EQU CYREG_PRT15_DM1
Modem_RST__DM2 EQU CYREG_PRT15_DM2
Modem_RST__DR EQU CYREG_PRT15_DR
Modem_RST__INP_DIS EQU CYREG_PRT15_INP_DIS
Modem_RST__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Modem_RST__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Modem_RST__LCD_EN EQU CYREG_PRT15_LCD_EN
Modem_RST__MASK EQU 0x01
Modem_RST__PORT EQU 15
Modem_RST__PRT EQU CYREG_PRT15_PRT
Modem_RST__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Modem_RST__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Modem_RST__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Modem_RST__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Modem_RST__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Modem_RST__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Modem_RST__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Modem_RST__PS EQU CYREG_PRT15_PS
Modem_RST__SHIFT EQU 0
Modem_RST__SLW EQU CYREG_PRT15_SLW

/* Modem_RX */
Modem_RX__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
Modem_RX__0__MASK EQU 0x40
Modem_RX__0__PC EQU CYREG_PRT3_PC6
Modem_RX__0__PORT EQU 3
Modem_RX__0__SHIFT EQU 6
Modem_RX__AG EQU CYREG_PRT3_AG
Modem_RX__AMUX EQU CYREG_PRT3_AMUX
Modem_RX__BIE EQU CYREG_PRT3_BIE
Modem_RX__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Modem_RX__BYP EQU CYREG_PRT3_BYP
Modem_RX__CTL EQU CYREG_PRT3_CTL
Modem_RX__DM0 EQU CYREG_PRT3_DM0
Modem_RX__DM1 EQU CYREG_PRT3_DM1
Modem_RX__DM2 EQU CYREG_PRT3_DM2
Modem_RX__DR EQU CYREG_PRT3_DR
Modem_RX__INP_DIS EQU CYREG_PRT3_INP_DIS
Modem_RX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Modem_RX__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Modem_RX__LCD_EN EQU CYREG_PRT3_LCD_EN
Modem_RX__MASK EQU 0x40
Modem_RX__PORT EQU 3
Modem_RX__PRT EQU CYREG_PRT3_PRT
Modem_RX__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Modem_RX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Modem_RX__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Modem_RX__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Modem_RX__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Modem_RX__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Modem_RX__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Modem_RX__PS EQU CYREG_PRT3_PS
Modem_RX__SHIFT EQU 6
Modem_RX__SLW EQU CYREG_PRT3_SLW

/* Modem_TX */
Modem_TX__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
Modem_TX__0__MASK EQU 0x80
Modem_TX__0__PC EQU CYREG_PRT3_PC7
Modem_TX__0__PORT EQU 3
Modem_TX__0__SHIFT EQU 7
Modem_TX__AG EQU CYREG_PRT3_AG
Modem_TX__AMUX EQU CYREG_PRT3_AMUX
Modem_TX__BIE EQU CYREG_PRT3_BIE
Modem_TX__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Modem_TX__BYP EQU CYREG_PRT3_BYP
Modem_TX__CTL EQU CYREG_PRT3_CTL
Modem_TX__DM0 EQU CYREG_PRT3_DM0
Modem_TX__DM1 EQU CYREG_PRT3_DM1
Modem_TX__DM2 EQU CYREG_PRT3_DM2
Modem_TX__DR EQU CYREG_PRT3_DR
Modem_TX__INP_DIS EQU CYREG_PRT3_INP_DIS
Modem_TX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Modem_TX__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Modem_TX__LCD_EN EQU CYREG_PRT3_LCD_EN
Modem_TX__MASK EQU 0x80
Modem_TX__PORT EQU 3
Modem_TX__PRT EQU CYREG_PRT3_PRT
Modem_TX__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Modem_TX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Modem_TX__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Modem_TX__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Modem_TX__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Modem_TX__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Modem_TX__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Modem_TX__PS EQU CYREG_PRT3_PS
Modem_TX__SHIFT EQU 7
Modem_TX__SLW EQU CYREG_PRT3_SLW

/* Modem_UART_BUART */
Modem_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Modem_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
Modem_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
Modem_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
Modem_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
Modem_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
Modem_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
Modem_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
Modem_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
Modem_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Modem_UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB07_CTL
Modem_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
Modem_UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB07_CTL
Modem_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
Modem_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Modem_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Modem_UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB07_MSK
Modem_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Modem_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
Modem_UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB07_MSK
Modem_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Modem_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Modem_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Modem_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
Modem_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
Modem_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB07_ST
Modem_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
Modem_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
Modem_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
Modem_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
Modem_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Modem_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
Modem_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
Modem_UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
Modem_UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB05_A0
Modem_UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB05_A1
Modem_UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
Modem_UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB05_D0
Modem_UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB05_D1
Modem_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Modem_UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
Modem_UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB05_F0
Modem_UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB05_F1
Modem_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Modem_UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
Modem_UART_BUART_sRX_RxSts__3__MASK EQU 0x08
Modem_UART_BUART_sRX_RxSts__3__POS EQU 3
Modem_UART_BUART_sRX_RxSts__4__MASK EQU 0x10
Modem_UART_BUART_sRX_RxSts__4__POS EQU 4
Modem_UART_BUART_sRX_RxSts__5__MASK EQU 0x20
Modem_UART_BUART_sRX_RxSts__5__POS EQU 5
Modem_UART_BUART_sRX_RxSts__MASK EQU 0x38
Modem_UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB06_MSK
Modem_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Modem_UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB06_ST
Modem_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
Modem_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
Modem_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
Modem_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
Modem_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Modem_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
Modem_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
Modem_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
Modem_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB02_A0
Modem_UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB02_A1
Modem_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
Modem_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB02_D0
Modem_UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB02_D1
Modem_UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Modem_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
Modem_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB02_F0
Modem_UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB02_F1
Modem_UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
Modem_UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
Modem_UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
Modem_UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
Modem_UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Modem_UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
Modem_UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
Modem_UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
Modem_UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB03_A0
Modem_UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB03_A1
Modem_UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
Modem_UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB03_D0
Modem_UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB03_D1
Modem_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Modem_UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
Modem_UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB03_F0
Modem_UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB03_F1
Modem_UART_BUART_sTX_TxSts__0__MASK EQU 0x01
Modem_UART_BUART_sTX_TxSts__0__POS EQU 0
Modem_UART_BUART_sTX_TxSts__1__MASK EQU 0x02
Modem_UART_BUART_sTX_TxSts__1__POS EQU 1
Modem_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Modem_UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
Modem_UART_BUART_sTX_TxSts__2__MASK EQU 0x04
Modem_UART_BUART_sTX_TxSts__2__POS EQU 2
Modem_UART_BUART_sTX_TxSts__3__MASK EQU 0x08
Modem_UART_BUART_sTX_TxSts__3__POS EQU 3
Modem_UART_BUART_sTX_TxSts__MASK EQU 0x0F
Modem_UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB03_MSK
Modem_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Modem_UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB03_ST

/* Modem_UART_IntClock */
Modem_UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Modem_UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Modem_UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Modem_UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
Modem_UART_IntClock__INDEX EQU 0x01
Modem_UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Modem_UART_IntClock__PM_ACT_MSK EQU 0x02
Modem_UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Modem_UART_IntClock__PM_STBY_MSK EQU 0x02

/* RTC */
RTC_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
RTC_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
RTC_isr__INTC_MASK EQU 0x04
RTC_isr__INTC_NUMBER EQU 2
RTC_isr__INTC_PRIOR_NUM EQU 7
RTC_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
RTC_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
RTC_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Sensors_Clock */
Sensors_Clock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Sensors_Clock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Sensors_Clock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Sensors_Clock__CFG2_SRC_SEL_MASK EQU 0x07
Sensors_Clock__INDEX EQU 0x00
Sensors_Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Sensors_Clock__PM_ACT_MSK EQU 0x01
Sensors_Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Sensors_Clock__PM_STBY_MSK EQU 0x01

/* Sensors_ISR */
Sensors_ISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Sensors_ISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Sensors_ISR__INTC_MASK EQU 0x02
Sensors_ISR__INTC_NUMBER EQU 1
Sensors_ISR__INTC_PRIOR_NUM EQU 7
Sensors_ISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
Sensors_ISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Sensors_ISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Sensors_Mux */
Sensors_Mux_Sync_ctrl_reg__0__MASK EQU 0x01
Sensors_Mux_Sync_ctrl_reg__0__POS EQU 0
Sensors_Mux_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Sensors_Mux_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
Sensors_Mux_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
Sensors_Mux_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
Sensors_Mux_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
Sensors_Mux_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
Sensors_Mux_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
Sensors_Mux_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
Sensors_Mux_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
Sensors_Mux_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Sensors_Mux_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
Sensors_Mux_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
Sensors_Mux_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB05_CTL
Sensors_Mux_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
Sensors_Mux_Sync_ctrl_reg__MASK EQU 0x01
Sensors_Mux_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Sensors_Mux_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Sensors_Mux_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB05_MSK

/* Sensors_PWR */
Sensors_PWR_Sync_ctrl_reg__0__MASK EQU 0x01
Sensors_PWR_Sync_ctrl_reg__0__POS EQU 0
Sensors_PWR_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Sensors_PWR_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
Sensors_PWR_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
Sensors_PWR_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
Sensors_PWR_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
Sensors_PWR_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
Sensors_PWR_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
Sensors_PWR_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
Sensors_PWR_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
Sensors_PWR_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Sensors_PWR_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB06_CTL
Sensors_PWR_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
Sensors_PWR_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB06_CTL
Sensors_PWR_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
Sensors_PWR_Sync_ctrl_reg__MASK EQU 0x01
Sensors_PWR_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Sensors_PWR_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Sensors_PWR_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB06_MSK

/* Sensors_UART_BUART */
Sensors_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Sensors_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
Sensors_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
Sensors_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
Sensors_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
Sensors_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
Sensors_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
Sensors_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
Sensors_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
Sensors_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Sensors_UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB04_CTL
Sensors_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
Sensors_UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB04_CTL
Sensors_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
Sensors_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Sensors_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Sensors_UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB04_MSK
Sensors_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Sensors_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
Sensors_UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB04_MSK
Sensors_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Sensors_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Sensors_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Sensors_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB04_ST_CTL
Sensors_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB04_ST_CTL
Sensors_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB04_ST
Sensors_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
Sensors_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
Sensors_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
Sensors_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
Sensors_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Sensors_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
Sensors_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
Sensors_UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
Sensors_UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB07_A0
Sensors_UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB07_A1
Sensors_UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
Sensors_UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB07_D0
Sensors_UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB07_D1
Sensors_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Sensors_UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
Sensors_UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB07_F0
Sensors_UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB07_F1
Sensors_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Sensors_UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
Sensors_UART_BUART_sRX_RxSts__3__MASK EQU 0x08
Sensors_UART_BUART_sRX_RxSts__3__POS EQU 3
Sensors_UART_BUART_sRX_RxSts__4__MASK EQU 0x10
Sensors_UART_BUART_sRX_RxSts__4__POS EQU 4
Sensors_UART_BUART_sRX_RxSts__5__MASK EQU 0x20
Sensors_UART_BUART_sRX_RxSts__5__POS EQU 5
Sensors_UART_BUART_sRX_RxSts__MASK EQU 0x38
Sensors_UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB07_MSK
Sensors_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Sensors_UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB07_ST

/* Ultrasonic_1_PWR */
Ultrasonic_1_PWR__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
Ultrasonic_1_PWR__0__MASK EQU 0x10
Ultrasonic_1_PWR__0__PC EQU CYREG_PRT12_PC4
Ultrasonic_1_PWR__0__PORT EQU 12
Ultrasonic_1_PWR__0__SHIFT EQU 4
Ultrasonic_1_PWR__AG EQU CYREG_PRT12_AG
Ultrasonic_1_PWR__BIE EQU CYREG_PRT12_BIE
Ultrasonic_1_PWR__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Ultrasonic_1_PWR__BYP EQU CYREG_PRT12_BYP
Ultrasonic_1_PWR__DM0 EQU CYREG_PRT12_DM0
Ultrasonic_1_PWR__DM1 EQU CYREG_PRT12_DM1
Ultrasonic_1_PWR__DM2 EQU CYREG_PRT12_DM2
Ultrasonic_1_PWR__DR EQU CYREG_PRT12_DR
Ultrasonic_1_PWR__INP_DIS EQU CYREG_PRT12_INP_DIS
Ultrasonic_1_PWR__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Ultrasonic_1_PWR__MASK EQU 0x10
Ultrasonic_1_PWR__PORT EQU 12
Ultrasonic_1_PWR__PRT EQU CYREG_PRT12_PRT
Ultrasonic_1_PWR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Ultrasonic_1_PWR__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Ultrasonic_1_PWR__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Ultrasonic_1_PWR__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Ultrasonic_1_PWR__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Ultrasonic_1_PWR__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Ultrasonic_1_PWR__PS EQU CYREG_PRT12_PS
Ultrasonic_1_PWR__SHIFT EQU 4
Ultrasonic_1_PWR__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Ultrasonic_1_PWR__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Ultrasonic_1_PWR__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Ultrasonic_1_PWR__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Ultrasonic_1_PWR__SLW EQU CYREG_PRT12_SLW

/* Ultrasonic_1_RX */
Ultrasonic_1_RX__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
Ultrasonic_1_RX__0__MASK EQU 0x08
Ultrasonic_1_RX__0__PC EQU CYREG_PRT12_PC3
Ultrasonic_1_RX__0__PORT EQU 12
Ultrasonic_1_RX__0__SHIFT EQU 3
Ultrasonic_1_RX__AG EQU CYREG_PRT12_AG
Ultrasonic_1_RX__BIE EQU CYREG_PRT12_BIE
Ultrasonic_1_RX__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Ultrasonic_1_RX__BYP EQU CYREG_PRT12_BYP
Ultrasonic_1_RX__DM0 EQU CYREG_PRT12_DM0
Ultrasonic_1_RX__DM1 EQU CYREG_PRT12_DM1
Ultrasonic_1_RX__DM2 EQU CYREG_PRT12_DM2
Ultrasonic_1_RX__DR EQU CYREG_PRT12_DR
Ultrasonic_1_RX__INP_DIS EQU CYREG_PRT12_INP_DIS
Ultrasonic_1_RX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Ultrasonic_1_RX__MASK EQU 0x08
Ultrasonic_1_RX__PORT EQU 12
Ultrasonic_1_RX__PRT EQU CYREG_PRT12_PRT
Ultrasonic_1_RX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Ultrasonic_1_RX__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Ultrasonic_1_RX__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Ultrasonic_1_RX__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Ultrasonic_1_RX__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Ultrasonic_1_RX__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Ultrasonic_1_RX__PS EQU CYREG_PRT12_PS
Ultrasonic_1_RX__SHIFT EQU 3
Ultrasonic_1_RX__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Ultrasonic_1_RX__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Ultrasonic_1_RX__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Ultrasonic_1_RX__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Ultrasonic_1_RX__SLW EQU CYREG_PRT12_SLW

/* Ultrasonic_2_PWR */
Ultrasonic_2_PWR__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Ultrasonic_2_PWR__0__MASK EQU 0x80
Ultrasonic_2_PWR__0__PC EQU CYREG_PRT1_PC7
Ultrasonic_2_PWR__0__PORT EQU 1
Ultrasonic_2_PWR__0__SHIFT EQU 7
Ultrasonic_2_PWR__AG EQU CYREG_PRT1_AG
Ultrasonic_2_PWR__AMUX EQU CYREG_PRT1_AMUX
Ultrasonic_2_PWR__BIE EQU CYREG_PRT1_BIE
Ultrasonic_2_PWR__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Ultrasonic_2_PWR__BYP EQU CYREG_PRT1_BYP
Ultrasonic_2_PWR__CTL EQU CYREG_PRT1_CTL
Ultrasonic_2_PWR__DM0 EQU CYREG_PRT1_DM0
Ultrasonic_2_PWR__DM1 EQU CYREG_PRT1_DM1
Ultrasonic_2_PWR__DM2 EQU CYREG_PRT1_DM2
Ultrasonic_2_PWR__DR EQU CYREG_PRT1_DR
Ultrasonic_2_PWR__INP_DIS EQU CYREG_PRT1_INP_DIS
Ultrasonic_2_PWR__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Ultrasonic_2_PWR__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Ultrasonic_2_PWR__LCD_EN EQU CYREG_PRT1_LCD_EN
Ultrasonic_2_PWR__MASK EQU 0x80
Ultrasonic_2_PWR__PORT EQU 1
Ultrasonic_2_PWR__PRT EQU CYREG_PRT1_PRT
Ultrasonic_2_PWR__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Ultrasonic_2_PWR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Ultrasonic_2_PWR__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Ultrasonic_2_PWR__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Ultrasonic_2_PWR__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Ultrasonic_2_PWR__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Ultrasonic_2_PWR__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Ultrasonic_2_PWR__PS EQU CYREG_PRT1_PS
Ultrasonic_2_PWR__SHIFT EQU 7
Ultrasonic_2_PWR__SLW EQU CYREG_PRT1_SLW

/* Ultrasonic_2_RX */
Ultrasonic_2_RX__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Ultrasonic_2_RX__0__MASK EQU 0x80
Ultrasonic_2_RX__0__PC EQU CYREG_PRT12_PC7
Ultrasonic_2_RX__0__PORT EQU 12
Ultrasonic_2_RX__0__SHIFT EQU 7
Ultrasonic_2_RX__AG EQU CYREG_PRT12_AG
Ultrasonic_2_RX__BIE EQU CYREG_PRT12_BIE
Ultrasonic_2_RX__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Ultrasonic_2_RX__BYP EQU CYREG_PRT12_BYP
Ultrasonic_2_RX__DM0 EQU CYREG_PRT12_DM0
Ultrasonic_2_RX__DM1 EQU CYREG_PRT12_DM1
Ultrasonic_2_RX__DM2 EQU CYREG_PRT12_DM2
Ultrasonic_2_RX__DR EQU CYREG_PRT12_DR
Ultrasonic_2_RX__INP_DIS EQU CYREG_PRT12_INP_DIS
Ultrasonic_2_RX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Ultrasonic_2_RX__MASK EQU 0x80
Ultrasonic_2_RX__PORT EQU 12
Ultrasonic_2_RX__PRT EQU CYREG_PRT12_PRT
Ultrasonic_2_RX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Ultrasonic_2_RX__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Ultrasonic_2_RX__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Ultrasonic_2_RX__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Ultrasonic_2_RX__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Ultrasonic_2_RX__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Ultrasonic_2_RX__PS EQU CYREG_PRT12_PS
Ultrasonic_2_RX__SHIFT EQU 7
Ultrasonic_2_RX__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Ultrasonic_2_RX__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Ultrasonic_2_RX__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Ultrasonic_2_RX__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Ultrasonic_2_RX__SLW EQU CYREG_PRT12_SLW

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 48000000
BCLK__BUS_CLK__KHZ EQU 48000
BCLK__BUS_CLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 16
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 16
CYDEV_CHIP_MEMBER_4D EQU 12
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 17
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 15
CYDEV_CHIP_MEMBER_4I EQU 21
CYDEV_CHIP_MEMBER_4J EQU 13
CYDEV_CHIP_MEMBER_4K EQU 14
CYDEV_CHIP_MEMBER_4L EQU 20
CYDEV_CHIP_MEMBER_4M EQU 19
CYDEV_CHIP_MEMBER_4N EQU 9
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 18
CYDEV_CHIP_MEMBER_4Q EQU 11
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 22
CYDEV_CHIP_MEMBER_FM3 EQU 26
CYDEV_CHIP_MEMBER_FM4 EQU 27
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 23
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 24
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 25
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 0
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
