module top_module(
  input a,
  input b,
  input c,
  output out
);
  
  // Assign statement to perform logical OR operation and assign the result to output out
  assign out = a | b | c;

endmodule
