<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="31" />
   <irq preferredWidth="34" />
   <name preferredWidth="422" />
   <inputclock preferredWidth="164" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/Interface Protocols/Ethernet/Reference Design Components,Library/Interface Protocols,Project,Library/Interface Protocols/Ethernet,Library" />
 <window width="2584" height="1394" x="2548" y="-12" />
 <generation simulation="VERILOG" />
</preferences>
