.include "macros.inc"

.section .text, "ax"

glabel ramPutControl8
/* 80041210 0003C730  38 60 00 00 */	li r3, 0
/* 80041214 0003C734  4E 80 00 20 */	blr

glabel ramPutControl16
/* 80041218 0003C738  38 60 00 00 */	li r3, 0
/* 8004121C 0003C73C  4E 80 00 20 */	blr

glabel ramPutControl32
/* 80041220 0003C740  54 80 06 BE */	clrlwi r0, r4, 0x1a
/* 80041224 0003C744  28 00 00 24 */	cmplwi r0, 0x24
/* 80041228 0003C748  41 81 00 94 */	bgt lbl_800412BC
/* 8004122C 0003C74C  3C 80 80 18 */	lis r4, lbl_8017C2A8@ha
/* 80041230 0003C750  54 00 10 3A */	slwi r0, r0, 2
/* 80041234 0003C754  38 84 C2 A8 */	addi r4, r4, lbl_8017C2A8@l
/* 80041238 0003C758  7C 84 00 2E */	lwzx r4, r4, r0
/* 8004123C 0003C75C  7C 89 03 A6 */	mtctr r4
/* 80041240 0003C760  4E 80 04 20 */	bctr

glabel lbl_80041244
/* 80041244 0003C764  80 05 00 00 */	lwz r0, 0(r5)
/* 80041248 0003C768  90 03 00 0C */	stw r0, 0xc(r3)
/* 8004124C 0003C76C  48 00 00 78 */	b .L_800412C4

glabel lbl_80041250
/* 80041250 0003C770  80 05 00 00 */	lwz r0, 0(r5)
/* 80041254 0003C774  90 03 00 10 */	stw r0, 0x10(r3)
/* 80041258 0003C778  48 00 00 6C */	b .L_800412C4

glabel lbl_8004125C
/* 8004125C 0003C77C  80 05 00 00 */	lwz r0, 0(r5)
/* 80041260 0003C780  90 03 00 14 */	stw r0, 0x14(r3)
/* 80041264 0003C784  48 00 00 60 */	b .L_800412C4

glabel lbl_80041268
/* 80041268 0003C788  80 05 00 00 */	lwz r0, 0(r5)
/* 8004126C 0003C78C  90 03 00 18 */	stw r0, 0x18(r3)
/* 80041270 0003C790  48 00 00 54 */	b .L_800412C4

glabel lbl_80041274
/* 80041274 0003C794  80 05 00 00 */	lwz r0, 0(r5)
/* 80041278 0003C798  90 03 00 1C */	stw r0, 0x1c(r3)
/* 8004127C 0003C79C  48 00 00 48 */	b .L_800412C4

glabel lbl_80041280
/* 80041280 0003C7A0  80 05 00 00 */	lwz r0, 0(r5)
/* 80041284 0003C7A4  90 03 00 20 */	stw r0, 0x20(r3)
/* 80041288 0003C7A8  48 00 00 3C */	b .L_800412C4

glabel lbl_8004128C
/* 8004128C 0003C7AC  80 05 00 00 */	lwz r0, 0(r5)
/* 80041290 0003C7B0  90 03 00 24 */	stw r0, 0x24(r3)
/* 80041294 0003C7B4  48 00 00 30 */	b .L_800412C4

glabel lbl_80041298
/* 80041298 0003C7B8  80 05 00 00 */	lwz r0, 0(r5)
/* 8004129C 0003C7BC  90 03 00 28 */	stw r0, 0x28(r3)
/* 800412A0 0003C7C0  48 00 00 24 */	b .L_800412C4

glabel lbl_800412A4
/* 800412A4 0003C7C4  80 05 00 00 */	lwz r0, 0(r5)
/* 800412A8 0003C7C8  90 03 00 2C */	stw r0, 0x2c(r3)
/* 800412AC 0003C7CC  48 00 00 18 */	b .L_800412C4

glabel lbl_800412B0
/* 800412B0 0003C7D0  80 05 00 00 */	lwz r0, 0(r5)
/* 800412B4 0003C7D4  90 03 00 30 */	stw r0, 0x30(r3)
/* 800412B8 0003C7D8  48 00 00 0C */	b .L_800412C4

glabel lbl_800412BC
/* 800412BC 0003C7DC  38 60 00 00 */	li r3, 0
/* 800412C0 0003C7E0  4E 80 00 20 */	blr
.L_800412C4:
/* 800412C4 0003C7E4  38 60 00 01 */	li r3, 1
/* 800412C8 0003C7E8  4E 80 00 20 */	blr

glabel ramPutControl64
/* 800412CC 0003C7EC  38 60 00 00 */	li r3, 0
/* 800412D0 0003C7F0  4E 80 00 20 */	blr

glabel ramGetControl8
/* 800412D4 0003C7F4  38 60 00 00 */	li r3, 0
/* 800412D8 0003C7F8  4E 80 00 20 */	blr

glabel ramGetControl16
/* 800412DC 0003C7FC  38 60 00 00 */	li r3, 0
/* 800412E0 0003C800  4E 80 00 20 */	blr

glabel ramGetControl32
/* 800412E4 0003C804  54 80 06 BE */	clrlwi r0, r4, 0x1a
/* 800412E8 0003C808  38 80 00 00 */	li r4, 0
/* 800412EC 0003C80C  28 00 00 24 */	cmplwi r0, 0x24
/* 800412F0 0003C810  90 85 00 00 */	stw r4, 0(r5)
/* 800412F4 0003C814  41 81 00 94 */	bgt lbl_80041388
/* 800412F8 0003C818  3C 80 80 18 */	lis r4, lbl_8017C33C@ha
/* 800412FC 0003C81C  54 00 10 3A */	slwi r0, r0, 2
/* 80041300 0003C820  38 84 C3 3C */	addi r4, r4, lbl_8017C33C@l
/* 80041304 0003C824  7C 84 00 2E */	lwzx r4, r4, r0
/* 80041308 0003C828  7C 89 03 A6 */	mtctr r4
/* 8004130C 0003C82C  4E 80 04 20 */	bctr

glabel lbl_80041310
/* 80041310 0003C830  80 03 00 0C */	lwz r0, 0xc(r3)
/* 80041314 0003C834  90 05 00 00 */	stw r0, 0(r5)
/* 80041318 0003C838  48 00 00 78 */	b .L_80041390

glabel lbl_8004131C
/* 8004131C 0003C83C  80 03 00 10 */	lwz r0, 0x10(r3)
/* 80041320 0003C840  90 05 00 00 */	stw r0, 0(r5)
/* 80041324 0003C844  48 00 00 6C */	b .L_80041390

glabel lbl_80041328
/* 80041328 0003C848  80 03 00 14 */	lwz r0, 0x14(r3)
/* 8004132C 0003C84C  90 05 00 00 */	stw r0, 0(r5)
/* 80041330 0003C850  48 00 00 60 */	b .L_80041390

glabel lbl_80041334
/* 80041334 0003C854  80 03 00 18 */	lwz r0, 0x18(r3)
/* 80041338 0003C858  90 05 00 00 */	stw r0, 0(r5)
/* 8004133C 0003C85C  48 00 00 54 */	b .L_80041390

glabel lbl_80041340
/* 80041340 0003C860  80 03 00 1C */	lwz r0, 0x1c(r3)
/* 80041344 0003C864  90 05 00 00 */	stw r0, 0(r5)
/* 80041348 0003C868  48 00 00 48 */	b .L_80041390

glabel lbl_8004134C
/* 8004134C 0003C86C  80 03 00 20 */	lwz r0, 0x20(r3)
/* 80041350 0003C870  90 05 00 00 */	stw r0, 0(r5)
/* 80041354 0003C874  48 00 00 3C */	b .L_80041390

glabel lbl_80041358
/* 80041358 0003C878  80 03 00 24 */	lwz r0, 0x24(r3)
/* 8004135C 0003C87C  90 05 00 00 */	stw r0, 0(r5)
/* 80041360 0003C880  48 00 00 30 */	b .L_80041390

glabel lbl_80041364
/* 80041364 0003C884  80 03 00 28 */	lwz r0, 0x28(r3)
/* 80041368 0003C888  90 05 00 00 */	stw r0, 0(r5)
/* 8004136C 0003C88C  48 00 00 24 */	b .L_80041390

glabel lbl_80041370
/* 80041370 0003C890  80 03 00 2C */	lwz r0, 0x2c(r3)
/* 80041374 0003C894  90 05 00 00 */	stw r0, 0(r5)
/* 80041378 0003C898  48 00 00 18 */	b .L_80041390

glabel lbl_8004137C
/* 8004137C 0003C89C  80 03 00 30 */	lwz r0, 0x30(r3)
/* 80041380 0003C8A0  90 05 00 00 */	stw r0, 0(r5)
/* 80041384 0003C8A4  48 00 00 0C */	b .L_80041390

glabel lbl_80041388
/* 80041388 0003C8A8  38 60 00 00 */	li r3, 0
/* 8004138C 0003C8AC  4E 80 00 20 */	blr
.L_80041390:
/* 80041390 0003C8B0  38 60 00 01 */	li r3, 1
/* 80041394 0003C8B4  4E 80 00 20 */	blr

glabel ramGetControl64
/* 80041398 0003C8B8  38 60 00 00 */	li r3, 0
/* 8004139C 0003C8BC  4E 80 00 20 */	blr

glabel ramPutRI8
/* 800413A0 0003C8C0  38 60 00 00 */	li r3, 0
/* 800413A4 0003C8C4  4E 80 00 20 */	blr

glabel ramPutRI16
/* 800413A8 0003C8C8  38 60 00 00 */	li r3, 0
/* 800413AC 0003C8CC  4E 80 00 20 */	blr

glabel ramPutRI32
/* 800413B0 0003C8D0  54 80 06 FE */	clrlwi r0, r4, 0x1b
/* 800413B4 0003C8D4  28 00 00 1C */	cmplwi r0, 0x1c
/* 800413B8 0003C8D8  41 81 00 68 */	bgt lbl_80041420
/* 800413BC 0003C8DC  3C 80 80 18 */	lis r4, lbl_8017C3D0@ha
/* 800413C0 0003C8E0  54 00 10 3A */	slwi r0, r0, 2
/* 800413C4 0003C8E4  38 84 C3 D0 */	addi r4, r4, lbl_8017C3D0@l
/* 800413C8 0003C8E8  7C 84 00 2E */	lwzx r4, r4, r0
/* 800413CC 0003C8EC  7C 89 03 A6 */	mtctr r4
/* 800413D0 0003C8F0  4E 80 04 20 */	bctr

glabel lbl_800413D4
/* 800413D4 0003C8F4  80 05 00 00 */	lwz r0, 0(r5)
/* 800413D8 0003C8F8  54 00 07 3E */	clrlwi r0, r0, 0x1c
/* 800413DC 0003C8FC  90 03 00 34 */	stw r0, 0x34(r3)
/* 800413E0 0003C900  48 00 00 48 */	b lbl_80041428

glabel lbl_800413E4
/* 800413E4 0003C904  80 05 00 00 */	lwz r0, 0(r5)
/* 800413E8 0003C908  54 00 06 7E */	clrlwi r0, r0, 0x19
/* 800413EC 0003C90C  90 03 00 38 */	stw r0, 0x38(r3)
/* 800413F0 0003C910  48 00 00 38 */	b lbl_80041428

glabel lbl_800413F4
/* 800413F4 0003C914  80 05 00 00 */	lwz r0, 0(r5)
/* 800413F8 0003C918  54 00 07 7E */	clrlwi r0, r0, 0x1d
/* 800413FC 0003C91C  90 03 00 3C */	stw r0, 0x3c(r3)
/* 80041400 0003C920  48 00 00 28 */	b lbl_80041428

glabel lbl_80041404
/* 80041404 0003C924  80 05 00 00 */	lwz r0, 0(r5)
/* 80041408 0003C928  90 03 00 40 */	stw r0, 0x40(r3)
/* 8004140C 0003C92C  48 00 00 1C */	b lbl_80041428

glabel lbl_80041410
/* 80041410 0003C930  80 05 00 00 */	lwz r0, 0(r5)
/* 80041414 0003C934  54 00 07 3E */	clrlwi r0, r0, 0x1c
/* 80041418 0003C938  90 03 00 44 */	stw r0, 0x44(r3)
/* 8004141C 0003C93C  48 00 00 0C */	b lbl_80041428

glabel lbl_80041420
/* 80041420 0003C940  38 60 00 00 */	li r3, 0
/* 80041424 0003C944  4E 80 00 20 */	blr

glabel lbl_80041428
/* 80041428 0003C948  38 60 00 01 */	li r3, 1
/* 8004142C 0003C94C  4E 80 00 20 */	blr

glabel ramPutRI64
/* 80041430 0003C950  38 60 00 00 */	li r3, 0
/* 80041434 0003C954  4E 80 00 20 */	blr

glabel ramGetRI8
/* 80041438 0003C958  38 60 00 00 */	li r3, 0
/* 8004143C 0003C95C  4E 80 00 20 */	blr

glabel ramGetRI16
/* 80041440 0003C960  38 60 00 00 */	li r3, 0
/* 80041444 0003C964  4E 80 00 20 */	blr

glabel ramGetRI32
/* 80041448 0003C968  54 80 06 FE */	clrlwi r0, r4, 0x1b
/* 8004144C 0003C96C  28 00 00 1C */	cmplwi r0, 0x1c
/* 80041450 0003C970  41 81 00 74 */	bgt lbl_800414C4
/* 80041454 0003C974  3C 80 80 18 */	lis r4, lbl_8017C444@ha
/* 80041458 0003C978  54 00 10 3A */	slwi r0, r0, 2
/* 8004145C 0003C97C  38 84 C4 44 */	addi r4, r4, lbl_8017C444@l
/* 80041460 0003C980  7C 84 00 2E */	lwzx r4, r4, r0
/* 80041464 0003C984  7C 89 03 A6 */	mtctr r4
/* 80041468 0003C988  4E 80 04 20 */	bctr

glabel lbl_8004146C
/* 8004146C 0003C98C  80 03 00 34 */	lwz r0, 0x34(r3)
/* 80041470 0003C990  54 00 07 3E */	clrlwi r0, r0, 0x1c
/* 80041474 0003C994  90 05 00 00 */	stw r0, 0(r5)
/* 80041478 0003C998  48 00 00 54 */	b lbl_800414CC

glabel lbl_8004147C
/* 8004147C 0003C99C  80 03 00 38 */	lwz r0, 0x38(r3)
/* 80041480 0003C9A0  54 00 06 7E */	clrlwi r0, r0, 0x19
/* 80041484 0003C9A4  90 05 00 00 */	stw r0, 0(r5)
/* 80041488 0003C9A8  48 00 00 44 */	b lbl_800414CC

glabel lbl_8004148C
/* 8004148C 0003C9AC  80 03 00 3C */	lwz r0, 0x3c(r3)
/* 80041490 0003C9B0  54 00 07 7E */	clrlwi r0, r0, 0x1d
/* 80041494 0003C9B4  90 05 00 00 */	stw r0, 0(r5)
/* 80041498 0003C9B8  48 00 00 34 */	b lbl_800414CC

glabel lbl_8004149C
/* 8004149C 0003C9BC  80 03 00 40 */	lwz r0, 0x40(r3)
/* 800414A0 0003C9C0  90 05 00 00 */	stw r0, 0(r5)
/* 800414A4 0003C9C4  48 00 00 28 */	b lbl_800414CC

glabel lbl_800414A8
/* 800414A8 0003C9C8  80 03 00 44 */	lwz r0, 0x44(r3)
/* 800414AC 0003C9CC  54 00 07 3E */	clrlwi r0, r0, 0x1c
/* 800414B0 0003C9D0  90 05 00 00 */	stw r0, 0(r5)
/* 800414B4 0003C9D4  48 00 00 18 */	b lbl_800414CC

glabel lbl_800414B8
/* 800414B8 0003C9D8  38 00 00 00 */	li r0, 0
/* 800414BC 0003C9DC  90 05 00 00 */	stw r0, 0(r5)
/* 800414C0 0003C9E0  48 00 00 0C */	b lbl_800414CC

glabel lbl_800414C4
/* 800414C4 0003C9E4  38 60 00 00 */	li r3, 0
/* 800414C8 0003C9E8  4E 80 00 20 */	blr

glabel lbl_800414CC
/* 800414CC 0003C9EC  38 60 00 01 */	li r3, 1
/* 800414D0 0003C9F0  4E 80 00 20 */	blr

glabel ramGetRI64
/* 800414D4 0003C9F4  38 60 00 00 */	li r3, 0
/* 800414D8 0003C9F8  4E 80 00 20 */	blr

glabel ramPut8
/* 800414DC 0003C9FC  80 03 00 08 */	lwz r0, 8(r3)
/* 800414E0 0003CA00  54 84 01 BE */	clrlwi r4, r4, 6
/* 800414E4 0003CA04  7C 04 00 40 */	cmplw r4, r0
/* 800414E8 0003CA08  40 80 00 10 */	bge .L_800414F8
/* 800414EC 0003CA0C  88 05 00 00 */	lbz r0, 0(r5)
/* 800414F0 0003CA10  80 63 00 04 */	lwz r3, 4(r3)
/* 800414F4 0003CA14  7C 03 21 AE */	stbx r0, r3, r4
.L_800414F8:
/* 800414F8 0003CA18  38 60 00 01 */	li r3, 1
/* 800414FC 0003CA1C  4E 80 00 20 */	blr

glabel ramPut16
/* 80041500 0003CA20  80 03 00 08 */	lwz r0, 8(r3)
/* 80041504 0003CA24  54 86 01 BE */	clrlwi r6, r4, 6
/* 80041508 0003CA28  7C 06 00 40 */	cmplw r6, r0
/* 8004150C 0003CA2C  40 80 00 14 */	bge .L_80041520
/* 80041510 0003CA30  A0 85 00 00 */	lhz r4, 0(r5)
/* 80041514 0003CA34  54 C0 00 3C */	rlwinm r0, r6, 0, 0, 0x1e
/* 80041518 0003CA38  80 63 00 04 */	lwz r3, 4(r3)
/* 8004151C 0003CA3C  7C 83 03 2E */	sthx r4, r3, r0
.L_80041520:
/* 80041520 0003CA40  38 60 00 01 */	li r3, 1
/* 80041524 0003CA44  4E 80 00 20 */	blr

glabel ramPut32
/* 80041528 0003CA48  80 03 00 08 */	lwz r0, 8(r3)
/* 8004152C 0003CA4C  54 86 01 BE */	clrlwi r6, r4, 6
/* 80041530 0003CA50  7C 06 00 40 */	cmplw r6, r0
/* 80041534 0003CA54  40 80 00 14 */	bge .L_80041548
/* 80041538 0003CA58  80 85 00 00 */	lwz r4, 0(r5)
/* 8004153C 0003CA5C  54 C0 00 3A */	rlwinm r0, r6, 0, 0, 0x1d
/* 80041540 0003CA60  80 63 00 04 */	lwz r3, 4(r3)
/* 80041544 0003CA64  7C 83 01 2E */	stwx r4, r3, r0
.L_80041548:
/* 80041548 0003CA68  38 60 00 01 */	li r3, 1
/* 8004154C 0003CA6C  4E 80 00 20 */	blr

glabel ramPut64
/* 80041550 0003CA70  80 03 00 08 */	lwz r0, 8(r3)
/* 80041554 0003CA74  54 84 01 BE */	clrlwi r4, r4, 6
/* 80041558 0003CA78  7C 04 00 40 */	cmplw r4, r0
/* 8004155C 0003CA7C  40 80 00 20 */	bge .L_8004157C
/* 80041560 0003CA80  80 63 00 04 */	lwz r3, 4(r3)
/* 80041564 0003CA84  54 80 00 38 */	rlwinm r0, r4, 0, 0, 0x1c
/* 80041568 0003CA88  80 85 00 00 */	lwz r4, 0(r5)
/* 8004156C 0003CA8C  80 A5 00 04 */	lwz r5, 4(r5)
/* 80041570 0003CA90  7C 63 02 14 */	add r3, r3, r0
/* 80041574 0003CA94  90 A3 00 04 */	stw r5, 4(r3)
/* 80041578 0003CA98  90 83 00 00 */	stw r4, 0(r3)
.L_8004157C:
/* 8004157C 0003CA9C  38 60 00 01 */	li r3, 1
/* 80041580 0003CAA0  4E 80 00 20 */	blr

glabel ramGet8
/* 80041584 0003CAA4  80 03 00 08 */	lwz r0, 8(r3)
/* 80041588 0003CAA8  54 84 01 BE */	clrlwi r4, r4, 6
/* 8004158C 0003CAAC  7C 04 00 40 */	cmplw r4, r0
/* 80041590 0003CAB0  40 80 00 14 */	bge .L_800415A4
/* 80041594 0003CAB4  80 63 00 04 */	lwz r3, 4(r3)
/* 80041598 0003CAB8  7C 03 20 AE */	lbzx r0, r3, r4
/* 8004159C 0003CABC  98 05 00 00 */	stb r0, 0(r5)
/* 800415A0 0003CAC0  48 00 00 0C */	b .L_800415AC
.L_800415A4:
/* 800415A4 0003CAC4  38 00 00 00 */	li r0, 0
/* 800415A8 0003CAC8  98 05 00 00 */	stb r0, 0(r5)
.L_800415AC:
/* 800415AC 0003CACC  38 60 00 01 */	li r3, 1
/* 800415B0 0003CAD0  4E 80 00 20 */	blr

glabel ramGet16
/* 800415B4 0003CAD4  80 03 00 08 */	lwz r0, 8(r3)
/* 800415B8 0003CAD8  54 84 01 BE */	clrlwi r4, r4, 6
/* 800415BC 0003CADC  7C 04 00 40 */	cmplw r4, r0
/* 800415C0 0003CAE0  40 80 00 18 */	bge .L_800415D8
/* 800415C4 0003CAE4  80 63 00 04 */	lwz r3, 4(r3)
/* 800415C8 0003CAE8  54 80 00 3C */	rlwinm r0, r4, 0, 0, 0x1e
/* 800415CC 0003CAEC  7C 03 02 AE */	lhax r0, r3, r0
/* 800415D0 0003CAF0  B0 05 00 00 */	sth r0, 0(r5)
/* 800415D4 0003CAF4  48 00 00 0C */	b .L_800415E0
.L_800415D8:
/* 800415D8 0003CAF8  38 00 00 00 */	li r0, 0
/* 800415DC 0003CAFC  B0 05 00 00 */	sth r0, 0(r5)
.L_800415E0:
/* 800415E0 0003CB00  38 60 00 01 */	li r3, 1
/* 800415E4 0003CB04  4E 80 00 20 */	blr

glabel ramGet32
/* 800415E8 0003CB08  80 03 00 08 */	lwz r0, 8(r3)
/* 800415EC 0003CB0C  54 84 01 BE */	clrlwi r4, r4, 6
/* 800415F0 0003CB10  7C 04 00 40 */	cmplw r4, r0
/* 800415F4 0003CB14  40 80 00 18 */	bge .L_8004160C
/* 800415F8 0003CB18  80 63 00 04 */	lwz r3, 4(r3)
/* 800415FC 0003CB1C  54 80 00 3A */	rlwinm r0, r4, 0, 0, 0x1d
/* 80041600 0003CB20  7C 03 00 2E */	lwzx r0, r3, r0
/* 80041604 0003CB24  90 05 00 00 */	stw r0, 0(r5)
/* 80041608 0003CB28  48 00 00 0C */	b .L_80041614
.L_8004160C:
/* 8004160C 0003CB2C  38 00 00 00 */	li r0, 0
/* 80041610 0003CB30  90 05 00 00 */	stw r0, 0(r5)
.L_80041614:
/* 80041614 0003CB34  38 60 00 01 */	li r3, 1
/* 80041618 0003CB38  4E 80 00 20 */	blr

glabel ramGet64
/* 8004161C 0003CB3C  80 03 00 08 */	lwz r0, 8(r3)
/* 80041620 0003CB40  54 84 01 BE */	clrlwi r4, r4, 6
/* 80041624 0003CB44  7C 04 00 40 */	cmplw r4, r0
/* 80041628 0003CB48  40 80 00 20 */	bge .L_80041648
/* 8004162C 0003CB4C  54 80 00 38 */	rlwinm r0, r4, 0, 0, 0x1c
/* 80041630 0003CB50  80 63 00 04 */	lwz r3, 4(r3)
/* 80041634 0003CB54  7C 03 00 6E */	lwzux r0, r3, r0
/* 80041638 0003CB58  80 63 00 04 */	lwz r3, 4(r3)
/* 8004163C 0003CB5C  90 65 00 04 */	stw r3, 4(r5)
/* 80041640 0003CB60  90 05 00 00 */	stw r0, 0(r5)
/* 80041644 0003CB64  48 00 00 10 */	b .L_80041654
.L_80041648:
/* 80041648 0003CB68  38 00 00 00 */	li r0, 0
/* 8004164C 0003CB6C  90 05 00 04 */	stw r0, 4(r5)
/* 80041650 0003CB70  90 05 00 00 */	stw r0, 0(r5)
.L_80041654:
/* 80041654 0003CB74  38 60 00 01 */	li r3, 1
/* 80041658 0003CB78  4E 80 00 20 */	blr

glabel func_8004165C
/* 8004165C 0003CB7C  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80041660 0003CB80  7C 08 02 A6 */	mflr r0
/* 80041664 0003CB84  90 01 00 14 */	stw r0, 0x14(r1)
/* 80041668 0003CB88  81 84 00 08 */	lwz r12, 8(r4)
/* 8004166C 0003CB8C  2C 0C 00 00 */	cmpwi r12, 0
/* 80041670 0003CB90  41 82 00 24 */	beq .L_80041694
/* 80041674 0003CB94  7C 83 23 78 */	mr r3, r4
/* 80041678 0003CB98  38 80 00 01 */	li r4, 1
/* 8004167C 0003CB9C  7D 89 03 A6 */	mtctr r12
/* 80041680 0003CBA0  4E 80 04 21 */	bctrl
/* 80041684 0003CBA4  2C 03 00 00 */	cmpwi r3, 0
/* 80041688 0003CBA8  40 82 00 0C */	bne .L_80041694
/* 8004168C 0003CBAC  38 60 00 00 */	li r3, 0
/* 80041690 0003CBB0  48 00 00 08 */	b .L_80041698
.L_80041694:
/* 80041694 0003CBB4  38 60 00 01 */	li r3, 1
.L_80041698:
/* 80041698 0003CBB8  80 01 00 14 */	lwz r0, 0x14(r1)
/* 8004169C 0003CBBC  7C 08 03 A6 */	mtlr r0
/* 800416A0 0003CBC0  38 21 00 10 */	addi r1, r1, 0x10
/* 800416A4 0003CBC4  4E 80 00 20 */	blr

glabel ramGetBuffer
/* 800416A8 0003CBC8  80 E3 00 08 */	lwz r7, 8(r3)
/* 800416AC 0003CBCC  54 A8 01 BE */	clrlwi r8, r5, 6
/* 800416B0 0003CBD0  2C 07 00 00 */	cmpwi r7, 0
/* 800416B4 0003CBD4  40 82 00 0C */	bne .L_800416C0
/* 800416B8 0003CBD8  38 60 00 00 */	li r3, 0
/* 800416BC 0003CBDC  4E 80 00 20 */	blr
.L_800416C0:
/* 800416C0 0003CBE0  2C 06 00 00 */	cmpwi r6, 0
/* 800416C4 0003CBE4  41 82 00 28 */	beq .L_800416EC
/* 800416C8 0003CBE8  80 06 00 00 */	lwz r0, 0(r6)
/* 800416CC 0003CBEC  7C 08 02 14 */	add r0, r8, r0
/* 800416D0 0003CBF0  7C 00 38 40 */	cmplw r0, r7
/* 800416D4 0003CBF4  41 80 00 18 */	blt .L_800416EC
/* 800416D8 0003CBF8  7C 08 38 51 */	subf. r0, r8, r7
/* 800416DC 0003CBFC  90 06 00 00 */	stw r0, 0(r6)
/* 800416E0 0003CC00  40 80 00 0C */	bge .L_800416EC
/* 800416E4 0003CC04  38 00 00 00 */	li r0, 0
/* 800416E8 0003CC08  90 06 00 00 */	stw r0, 0(r6)
.L_800416EC:
/* 800416EC 0003CC0C  80 A3 00 08 */	lwz r5, 8(r3)
/* 800416F0 0003CC10  80 03 00 04 */	lwz r0, 4(r3)
/* 800416F4 0003CC14  38 60 00 01 */	li r3, 1
/* 800416F8 0003CC18  38 A5 FF FF */	addi r5, r5, -1
/* 800416FC 0003CC1C  7D 08 28 38 */	and r8, r8, r5
/* 80041700 0003CC20  7C 00 42 14 */	add r0, r0, r8
/* 80041704 0003CC24  90 04 00 00 */	stw r0, 0(r4)
/* 80041708 0003CC28  4E 80 00 20 */	blr

glabel ramWipe
/* 8004170C 0003CC2C  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80041710 0003CC30  7C 08 02 A6 */	mflr r0
/* 80041714 0003CC34  90 01 00 14 */	stw r0, 0x14(r1)
/* 80041718 0003CC38  80 83 00 08 */	lwz r4, 8(r3)
/* 8004171C 0003CC3C  2C 04 00 00 */	cmpwi r4, 0
/* 80041720 0003CC40  41 82 00 20 */	beq .L_80041740
/* 80041724 0003CC44  80 63 00 04 */	lwz r3, 4(r3)
/* 80041728 0003CC48  38 A0 00 00 */	li r5, 0
/* 8004172C 0003CC4C  48 04 54 01 */	bl xlHeapFill32
/* 80041730 0003CC50  2C 03 00 00 */	cmpwi r3, 0
/* 80041734 0003CC54  40 82 00 0C */	bne .L_80041740
/* 80041738 0003CC58  38 60 00 00 */	li r3, 0
/* 8004173C 0003CC5C  48 00 00 08 */	b .L_80041744
.L_80041740:
/* 80041740 0003CC60  38 60 00 01 */	li r3, 1
.L_80041744:
/* 80041744 0003CC64  80 01 00 14 */	lwz r0, 0x14(r1)
/* 80041748 0003CC68  7C 08 03 A6 */	mtlr r0
/* 8004174C 0003CC6C  38 21 00 10 */	addi r1, r1, 0x10
/* 80041750 0003CC70  4E 80 00 20 */	blr

glabel ramSetSize
/* 80041754 0003CC74  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80041758 0003CC78  7C 08 02 A6 */	mflr r0
/* 8004175C 0003CC7C  90 01 00 14 */	stw r0, 0x14(r1)
/* 80041760 0003CC80  93 E1 00 0C */	stw r31, 0xc(r1)
/* 80041764 0003CC84  93 C1 00 08 */	stw r30, 8(r1)
/* 80041768 0003CC88  7C 7E 1B 78 */	mr r30, r3
/* 8004176C 0003CC8C  80 03 00 04 */	lwz r0, 4(r3)
/* 80041770 0003CC90  2C 00 00 00 */	cmpwi r0, 0
/* 80041774 0003CC94  41 82 00 0C */	beq .L_80041780
/* 80041778 0003CC98  38 60 00 00 */	li r3, 0
/* 8004177C 0003CC9C  48 00 00 30 */	b .L_800417AC
.L_80041780:
/* 80041780 0003CCA0  38 04 03 FF */	addi r0, r4, 0x3ff
/* 80041784 0003CCA4  38 63 00 04 */	addi r3, r3, 4
/* 80041788 0003CCA8  54 1F 00 2A */	rlwinm r31, r0, 0, 0, 0x15
/* 8004178C 0003CCAC  67 E4 30 00 */	oris r4, r31, 0x3000
/* 80041790 0003CCB0  48 04 47 B9 */	bl xlHeapTake
/* 80041794 0003CCB4  2C 03 00 00 */	cmpwi r3, 0
/* 80041798 0003CCB8  40 82 00 0C */	bne .L_800417A4
/* 8004179C 0003CCBC  38 60 00 00 */	li r3, 0
/* 800417A0 0003CCC0  48 00 00 0C */	b .L_800417AC
.L_800417A4:
/* 800417A4 0003CCC4  93 FE 00 08 */	stw r31, 8(r30)
/* 800417A8 0003CCC8  38 60 00 01 */	li r3, 1
.L_800417AC:
/* 800417AC 0003CCCC  80 01 00 14 */	lwz r0, 0x14(r1)
/* 800417B0 0003CCD0  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 800417B4 0003CCD4  83 C1 00 08 */	lwz r30, 8(r1)
/* 800417B8 0003CCD8  7C 08 03 A6 */	mtlr r0
/* 800417BC 0003CCDC  38 21 00 10 */	addi r1, r1, 0x10
/* 800417C0 0003CCE0  4E 80 00 20 */	blr

glabel ramGetSize
/* 800417C4 0003CCE4  2C 04 00 00 */	cmpwi r4, 0
/* 800417C8 0003CCE8  41 82 00 0C */	beq .L_800417D4
/* 800417CC 0003CCEC  80 03 00 08 */	lwz r0, 8(r3)
/* 800417D0 0003CCF0  90 04 00 00 */	stw r0, 0(r4)
.L_800417D4:
/* 800417D4 0003CCF4  38 60 00 01 */	li r3, 1
/* 800417D8 0003CCF8  4E 80 00 20 */	blr

glabel ramEvent
/* 800417DC 0003CCFC  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 800417E0 0003CD00  7C 08 02 A6 */	mflr r0
/* 800417E4 0003CD04  2C 04 10 02 */	cmpwi r4, 0x1002
/* 800417E8 0003CD08  90 01 00 14 */	stw r0, 0x14(r1)
/* 800417EC 0003CD0C  93 E1 00 0C */	stw r31, 0xc(r1)
/* 800417F0 0003CD10  7C BF 2B 78 */	mr r31, r5
/* 800417F4 0003CD14  41 82 00 54 */	beq .L_80041848
/* 800417F8 0003CD18  40 80 00 28 */	bge .L_80041820
/* 800417FC 0003CD1C  2C 04 00 02 */	cmpwi r4, 2
/* 80041800 0003CD20  41 82 00 38 */	beq .L_80041838
/* 80041804 0003CD24  40 80 00 10 */	bge .L_80041814
/* 80041808 0003CD28  2C 04 00 00 */	cmpwi r4, 0
/* 8004180C 0003CD2C  40 80 02 18 */	bge .L_80041A24
/* 80041810 0003CD30  48 00 02 0C */	b .L_80041A1C
.L_80041814:
/* 80041814 0003CD34  2C 04 00 04 */	cmpwi r4, 4
/* 80041818 0003CD38  40 80 02 04 */	bge .L_80041A1C
/* 8004181C 0003CD3C  48 00 02 08 */	b .L_80041A24
.L_80041820:
/* 80041820 0003CD40  2C 04 10 07 */	cmpwi r4, 0x1007
/* 80041824 0003CD44  41 82 02 00 */	beq .L_80041A24
/* 80041828 0003CD48  40 80 01 F4 */	bge .L_80041A1C
/* 8004182C 0003CD4C  2C 04 10 05 */	cmpwi r4, 0x1005
/* 80041830 0003CD50  40 80 01 EC */	bge .L_80041A1C
/* 80041834 0003CD54  48 00 01 F0 */	b .L_80041A24
.L_80041838:
/* 80041838 0003CD58  38 00 00 00 */	li r0, 0
/* 8004183C 0003CD5C  90 03 00 08 */	stw r0, 8(r3)
/* 80041840 0003CD60  90 03 00 04 */	stw r0, 4(r3)
/* 80041844 0003CD64  48 00 01 E0 */	b .L_80041A24
.L_80041848:
/* 80041848 0003CD68  80 05 00 00 */	lwz r0, 0(r5)
/* 8004184C 0003CD6C  54 00 06 3E */	clrlwi r0, r0, 0x18
/* 80041850 0003CD70  2C 00 00 01 */	cmpwi r0, 1
/* 80041854 0003CD74  41 82 00 C8 */	beq .L_8004191C
/* 80041858 0003CD78  40 80 00 10 */	bge .L_80041868
/* 8004185C 0003CD7C  2C 00 00 00 */	cmpwi r0, 0
/* 80041860 0003CD80  40 80 00 14 */	bge .L_80041874
/* 80041864 0003CD84  48 00 01 C0 */	b .L_80041A24
.L_80041868:
/* 80041868 0003CD88  2C 00 00 03 */	cmpwi r0, 3
/* 8004186C 0003CD8C  40 80 01 B8 */	bge .L_80041A24
/* 80041870 0003CD90  48 00 01 2C */	b .L_8004199C
.L_80041874:
/* 80041874 0003CD94  80 6D 86 E4 */	lwz r3, lbl_80246B64@sda21(r13)
/* 80041878 0003CD98  3C A0 80 04 */	lis r5, func_8004165C@ha
/* 8004187C 0003CD9C  7F E4 FB 78 */	mr r4, r31
/* 80041880 0003CDA0  80 63 00 18 */	lwz r3, 0x18(r3)
/* 80041884 0003CDA4  38 A5 16 5C */	addi r5, r5, func_8004165C@l
/* 80041888 0003CDA8  4B FF AE A5 */	bl cpuSetGetBlock
/* 8004188C 0003CDAC  2C 03 00 00 */	cmpwi r3, 0
/* 80041890 0003CDB0  40 82 00 0C */	bne .L_8004189C
/* 80041894 0003CDB4  38 60 00 00 */	li r3, 0
/* 80041898 0003CDB8  48 00 01 90 */	b .L_80041A28
.L_8004189C:
/* 8004189C 0003CDBC  80 6D 86 E4 */	lwz r3, lbl_80246B64@sda21(r13)
/* 800418A0 0003CDC0  3C A0 80 04 */	lis r5, ramPut8@ha
/* 800418A4 0003CDC4  3C C0 80 04 */	lis r6, ramPut16@ha
/* 800418A8 0003CDC8  3C E0 80 04 */	lis r7, ramPut32@ha
/* 800418AC 0003CDCC  3D 00 80 04 */	lis r8, ramPut64@ha
/* 800418B0 0003CDD0  80 63 00 18 */	lwz r3, 0x18(r3)
/* 800418B4 0003CDD4  7F E4 FB 78 */	mr r4, r31
/* 800418B8 0003CDD8  38 A5 14 DC */	addi r5, r5, ramPut8@l
/* 800418BC 0003CDDC  38 C6 15 00 */	addi r6, r6, ramPut16@l
/* 800418C0 0003CDE0  38 E7 15 28 */	addi r7, r7, ramPut32@l
/* 800418C4 0003CDE4  39 08 15 50 */	addi r8, r8, ramPut64@l
/* 800418C8 0003CDE8  4B FF AE 89 */	bl cpuSetDevicePut
/* 800418CC 0003CDEC  2C 03 00 00 */	cmpwi r3, 0
/* 800418D0 0003CDF0  40 82 00 0C */	bne .L_800418DC
/* 800418D4 0003CDF4  38 60 00 00 */	li r3, 0
/* 800418D8 0003CDF8  48 00 01 50 */	b .L_80041A28
.L_800418DC:
/* 800418DC 0003CDFC  80 6D 86 E4 */	lwz r3, lbl_80246B64@sda21(r13)
/* 800418E0 0003CE00  3C A0 80 04 */	lis r5, ramGet8@ha
/* 800418E4 0003CE04  3C C0 80 04 */	lis r6, ramGet16@ha
/* 800418E8 0003CE08  3C E0 80 04 */	lis r7, ramGet32@ha
/* 800418EC 0003CE0C  3D 00 80 04 */	lis r8, ramGet64@ha
/* 800418F0 0003CE10  80 63 00 18 */	lwz r3, 0x18(r3)
/* 800418F4 0003CE14  7F E4 FB 78 */	mr r4, r31
/* 800418F8 0003CE18  38 A5 15 84 */	addi r5, r5, ramGet8@l
/* 800418FC 0003CE1C  38 C6 15 B4 */	addi r6, r6, ramGet16@l
/* 80041900 0003CE20  38 E7 15 E8 */	addi r7, r7, ramGet32@l
/* 80041904 0003CE24  39 08 16 1C */	addi r8, r8, ramGet64@l
/* 80041908 0003CE28  4B FF AE 31 */	bl cpuSetDeviceGet
/* 8004190C 0003CE2C  2C 03 00 00 */	cmpwi r3, 0
/* 80041910 0003CE30  40 82 01 14 */	bne .L_80041A24
/* 80041914 0003CE34  38 60 00 00 */	li r3, 0
/* 80041918 0003CE38  48 00 01 10 */	b .L_80041A28
.L_8004191C:
/* 8004191C 0003CE3C  80 6D 86 E4 */	lwz r3, lbl_80246B64@sda21(r13)
/* 80041920 0003CE40  3C A0 80 04 */	lis r5, ramPutRI8@ha
/* 80041924 0003CE44  3C C0 80 04 */	lis r6, ramPutRI16@ha
/* 80041928 0003CE48  3C E0 80 04 */	lis r7, ramPutRI32@ha
/* 8004192C 0003CE4C  3D 00 80 04 */	lis r8, ramPutRI64@ha
/* 80041930 0003CE50  80 63 00 18 */	lwz r3, 0x18(r3)
/* 80041934 0003CE54  7F E4 FB 78 */	mr r4, r31
/* 80041938 0003CE58  38 A5 13 A0 */	addi r5, r5, ramPutRI8@l
/* 8004193C 0003CE5C  38 C6 13 A8 */	addi r6, r6, ramPutRI16@l
/* 80041940 0003CE60  38 E7 13 B0 */	addi r7, r7, ramPutRI32@l
/* 80041944 0003CE64  39 08 14 30 */	addi r8, r8, ramPutRI64@l
/* 80041948 0003CE68  4B FF AE 09 */	bl cpuSetDevicePut
/* 8004194C 0003CE6C  2C 03 00 00 */	cmpwi r3, 0
/* 80041950 0003CE70  40 82 00 0C */	bne .L_8004195C
/* 80041954 0003CE74  38 60 00 00 */	li r3, 0
/* 80041958 0003CE78  48 00 00 D0 */	b .L_80041A28
.L_8004195C:
/* 8004195C 0003CE7C  80 6D 86 E4 */	lwz r3, lbl_80246B64@sda21(r13)
/* 80041960 0003CE80  3C A0 80 04 */	lis r5, ramGetRI8@ha
/* 80041964 0003CE84  3C C0 80 04 */	lis r6, ramGetRI16@ha
/* 80041968 0003CE88  3C E0 80 04 */	lis r7, ramGetRI32@ha
/* 8004196C 0003CE8C  3D 00 80 04 */	lis r8, ramGetRI64@ha
/* 80041970 0003CE90  80 63 00 18 */	lwz r3, 0x18(r3)
/* 80041974 0003CE94  7F E4 FB 78 */	mr r4, r31
/* 80041978 0003CE98  38 A5 14 38 */	addi r5, r5, ramGetRI8@l
/* 8004197C 0003CE9C  38 C6 14 40 */	addi r6, r6, ramGetRI16@l
/* 80041980 0003CEA0  38 E7 14 48 */	addi r7, r7, ramGetRI32@l
/* 80041984 0003CEA4  39 08 14 D4 */	addi r8, r8, ramGetRI64@l
/* 80041988 0003CEA8  4B FF AD B1 */	bl cpuSetDeviceGet
/* 8004198C 0003CEAC  2C 03 00 00 */	cmpwi r3, 0
/* 80041990 0003CEB0  40 82 00 94 */	bne .L_80041A24
/* 80041994 0003CEB4  38 60 00 00 */	li r3, 0
/* 80041998 0003CEB8  48 00 00 90 */	b .L_80041A28
.L_8004199C:
/* 8004199C 0003CEBC  80 6D 86 E4 */	lwz r3, lbl_80246B64@sda21(r13)
/* 800419A0 0003CEC0  3C A0 80 04 */	lis r5, ramPutControl8@ha
/* 800419A4 0003CEC4  3C C0 80 04 */	lis r6, ramPutControl16@ha
/* 800419A8 0003CEC8  3C E0 80 04 */	lis r7, ramPutControl32@ha
/* 800419AC 0003CECC  3D 00 80 04 */	lis r8, ramPutControl64@ha
/* 800419B0 0003CED0  80 63 00 18 */	lwz r3, 0x18(r3)
/* 800419B4 0003CED4  7F E4 FB 78 */	mr r4, r31
/* 800419B8 0003CED8  38 A5 12 10 */	addi r5, r5, ramPutControl8@l
/* 800419BC 0003CEDC  38 C6 12 18 */	addi r6, r6, ramPutControl16@l
/* 800419C0 0003CEE0  38 E7 12 20 */	addi r7, r7, ramPutControl32@l
/* 800419C4 0003CEE4  39 08 12 CC */	addi r8, r8, ramPutControl64@l
/* 800419C8 0003CEE8  4B FF AD 89 */	bl cpuSetDevicePut
/* 800419CC 0003CEEC  2C 03 00 00 */	cmpwi r3, 0
/* 800419D0 0003CEF0  40 82 00 0C */	bne .L_800419DC
/* 800419D4 0003CEF4  38 60 00 00 */	li r3, 0
/* 800419D8 0003CEF8  48 00 00 50 */	b .L_80041A28
.L_800419DC:
/* 800419DC 0003CEFC  80 6D 86 E4 */	lwz r3, lbl_80246B64@sda21(r13)
/* 800419E0 0003CF00  3C A0 80 04 */	lis r5, ramGetControl8@ha
/* 800419E4 0003CF04  3C C0 80 04 */	lis r6, ramGetControl16@ha
/* 800419E8 0003CF08  3C E0 80 04 */	lis r7, ramGetControl32@ha
/* 800419EC 0003CF0C  3D 00 80 04 */	lis r8, ramGetControl64@ha
/* 800419F0 0003CF10  80 63 00 18 */	lwz r3, 0x18(r3)
/* 800419F4 0003CF14  7F E4 FB 78 */	mr r4, r31
/* 800419F8 0003CF18  38 A5 12 D4 */	addi r5, r5, ramGetControl8@l
/* 800419FC 0003CF1C  38 C6 12 DC */	addi r6, r6, ramGetControl16@l
/* 80041A00 0003CF20  38 E7 12 E4 */	addi r7, r7, ramGetControl32@l
/* 80041A04 0003CF24  39 08 13 98 */	addi r8, r8, ramGetControl64@l
/* 80041A08 0003CF28  4B FF AD 31 */	bl cpuSetDeviceGet
/* 80041A0C 0003CF2C  2C 03 00 00 */	cmpwi r3, 0
/* 80041A10 0003CF30  40 82 00 14 */	bne .L_80041A24
/* 80041A14 0003CF34  38 60 00 00 */	li r3, 0
/* 80041A18 0003CF38  48 00 00 10 */	b .L_80041A28
.L_80041A1C:
/* 80041A1C 0003CF3C  38 60 00 00 */	li r3, 0
/* 80041A20 0003CF40  48 00 00 08 */	b .L_80041A28
.L_80041A24:
/* 80041A24 0003CF44  38 60 00 01 */	li r3, 1
.L_80041A28:
/* 80041A28 0003CF48  80 01 00 14 */	lwz r0, 0x14(r1)
/* 80041A2C 0003CF4C  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 80041A30 0003CF50  7C 08 03 A6 */	mtlr r0
/* 80041A34 0003CF54  38 21 00 10 */	addi r1, r1, 0x10
/* 80041A38 0003CF58  4E 80 00 20 */	blr
