$comment Generated by Amaranth $end
$date 2025-07-27 21:05:11.665040 $end
$timescale 1 fs $end
$scope module bench $end
$scope module top $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 # sda $end
$var wire 1 $ i2c_pins__sda__oe $end
$var wire 1 % sda_i $end
$var wire 1 & scl $end
$var wire 1 ' i2c_pins__scl__oe $end
$var wire 1 ( scl_i $end
$var wire 1 ) i2c_pins__sda__i $end
$var wire 1 * i2c_pins__scl__i $end
$scope module i2c $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 $ i2c_pins__sda__oe $end
$var wire 1 ' i2c_pins__scl__oe $end
$var wire 1 ) i2c_pins__sda__i $end
$var wire 1 * i2c_pins__scl__i $end
$var wire 5 + bus__addr $end
$var wire 5 , bus__addr$1 $end
$var wire 8 - bus__r_data $end
$var wire 8 . bus__r_data$3 $end
$var wire 1 / bus__r_stb $end
$var wire 1 0 bus__r_stb$5 $end
$var wire 8 1 bus__w_data $end
$var wire 8 2 bus__w_data$7 $end
$var wire 1 3 bus__w_stb $end
$var wire 1 4 bus__w_stb$9 $end
$var wire 12 5 period_cyc $end
$var wire 12 6 data $end
$var wire 1 7 i2c_rst $end
$var wire 1 8 w_data $end
$var wire 1 9 w_stb $end
$var wire 1 : start $end
$var wire 1 ; w_data$16 $end
$var wire 1 < w_stb$17 $end
$var wire 1 = stop $end
$var wire 1 > w_data$19 $end
$var wire 1 ? w_stb$20 $end
$var wire 1 @ read $end
$var wire 1 A w_data$22 $end
$var wire 1 B w_stb$23 $end
$var wire 1 C w_data$24 $end
$var wire 1 D w_stb$25 $end
$var wire 1 E ack_i $end
$var wire 8 F data_i $end
$var wire 8 G w_data$28 $end
$var wire 1 H write $end
$var wire 1 I w_stb$30 $end
$var wire 8 J r_data $end
$var wire 8 K data_o $end
$var wire 1 L r_data$33 $end
$var wire 1 M busy $end
$var wire 1 N r_data$35 $end
$var wire 1 O ack_o $end
$scope module bridge $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 5 + bus__addr$1 $end
$var wire 8 . bus__r_data $end
$var wire 1 / bus__r_stb$5 $end
$var wire 8 1 bus__w_data$7 $end
$var wire 1 3 bus__w_stb$9 $end
$var wire 12 6 data $end
$var wire 1 8 w_data $end
$var wire 1 9 w_stb $end
$var wire 1 ; w_data$21 $end
$var wire 1 < w_stb$22 $end
$var wire 1 > w_data$23 $end
$var wire 1 ? w_stb$24 $end
$var wire 1 A w_data$25 $end
$var wire 1 B w_stb$26 $end
$var wire 1 C w_data$27 $end
$var wire 1 D w_stb$28 $end
$var wire 8 G w_data$31 $end
$var wire 1 I w_stb$32 $end
$var wire 8 J r_data $end
$var wire 1 L r_data$38 $end
$var wire 1 N r_data$39 $end
$var wire 5 P bus__addr $end
$var wire 8 Q bus__r_data$3 $end
$var wire 1 R bus__r_stb $end
$var wire 8 S bus__w_data $end
$var wire 1 T bus__w_stb $end
$var wire 12 U element__r_data $end
$var wire 1 V element__r_stb $end
$var wire 12 W element__w_data $end
$var wire 1 X element__w_stb $end
$var wire 5 Y element__w_data$17 $end
$var wire 1 Z element__w_stb$18 $end
$var wire 8 [ element__w_data$29 $end
$var wire 1 \ element__w_stb$30 $end
$var wire 8 ] element__r_data$33 $end
$var wire 1 ^ element__r_stb$34 $end
$var wire 2 _ element__r_data$36 $end
$var wire 1 ` element__r_stb$37 $end
$scope module action $end
$var wire 1 8 w_data $end
$var wire 1 9 w_stb $end
$var wire 1 ; w_data$14 $end
$var wire 1 < w_stb$15 $end
$var wire 1 > w_data$16 $end
$var wire 1 ? w_stb$17 $end
$var wire 1 A w_data$18 $end
$var wire 1 B w_stb$19 $end
$var wire 1 C w_data$20 $end
$var wire 1 D w_stb$21 $end
$var wire 5 Y element__w_data $end
$var wire 1 Z element__w_stb $end
$var wire 1 p port__w_data $end
$var wire 1 q port__w_stb $end
$var wire 1 r port__w_data$4 $end
$var wire 1 s port__w_stb$5 $end
$var wire 1 t port__w_data$6 $end
$var wire 1 u port__w_stb$7 $end
$var wire 1 v port__w_data$8 $end
$var wire 1 w port__w_stb$9 $end
$var wire 1 x port__w_data$10 $end
$var wire 1 y port__w_stb$11 $end
$scope module read_ack $end
$var wire 1 A w_data $end
$var wire 1 B w_stb $end
$var wire 1 v port__w_data $end
$var wire 1 w port__w_stb $end
$upscope $end
$scope module read_nack $end
$var wire 1 C w_data $end
$var wire 1 D w_stb $end
$var wire 1 x port__w_data $end
$var wire 1 y port__w_stb $end
$upscope $end
$scope module reset $end
$var wire 1 8 w_data $end
$var wire 1 9 w_stb $end
$var wire 1 p port__w_data $end
$var wire 1 q port__w_stb $end
$upscope $end
$scope module start $end
$var wire 1 ; w_data $end
$var wire 1 < w_stb $end
$var wire 1 r port__w_data $end
$var wire 1 s port__w_stb $end
$upscope $end
$scope module stop $end
$var wire 1 > w_data $end
$var wire 1 ? w_stb $end
$var wire 1 t port__w_data $end
$var wire 1 u port__w_stb $end
$upscope $end
$upscope $end
$scope module divider $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 12 6 data $end
$var wire 12 U element__r_data $end
$var wire 1 V element__r_stb $end
$var wire 12 W element__w_data $end
$var wire 1 X element__w_stb $end
$var wire 12 k port__r_data $end
$var wire 1 l port__r_stb $end
$var wire 12 m port__w_data $end
$var wire 1 n port__w_stb $end
$scope module val $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 12 6 data $end
$var wire 12 k port__r_data $end
$var wire 12 m port__w_data $end
$var wire 1 n port__w_stb $end
$var wire 12 o _storage $end
$upscope $end
$upscope $end
$scope module mux $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 5 P bus__addr $end
$var wire 8 Q bus__r_data $end
$var wire 1 R bus__r_stb $end
$var wire 8 S bus__w_data $end
$var wire 1 T bus__w_stb $end
$var wire 12 U element__r_data $end
$var wire 1 V element__r_stb $end
$var wire 12 W element__w_data $end
$var wire 1 X element__w_stb$22 $end
$var wire 5 Y element__w_data$27 $end
$var wire 1 Z element__w_stb $end
$var wire 8 [ element__w_data$28 $end
$var wire 1 \ element__w_stb$17 $end
$var wire 8 ] element__r_data$10 $end
$var wire 1 ^ element__r_stb$9 $end
$var wire 2 _ element__r_data$12 $end
$var wire 1 ` element__r_stb$11 $end
$var wire 1 a r_shadow__0__r_en $end
$var wire 1 b r_shadow__0__w_en $end
$var wire 8 c r_shadow__0__data $end
$var wire 1 d r_shadow__1__r_en $end
$var wire 1 e r_shadow__1__w_en $end
$var wire 8 f r_shadow__1__data $end
$var wire 1 g w_shadow__0__w_en $end
$var wire 8 h w_shadow__0__data $end
$var wire 1 i w_shadow__1__w_en $end
$var wire 8 j w_shadow__1__data $end
$upscope $end
$scope module receive_data $end
$var wire 8 J r_data $end
$var wire 8 ] element__r_data $end
$var wire 1 ^ element__r_stb $end
$var wire 8 | port__r_data $end
$var wire 1 } port__r_stb $end
$scope module val $end
$var wire 8 J r_data $end
$var wire 8 | port__r_data $end
$var wire 1 } port__r_stb $end
$var wire 1 ~ r_stb $end
$upscope $end
$upscope $end
$scope module send_data $end
$var wire 8 G w_data $end
$var wire 1 I w_stb $end
$var wire 8 [ element__w_data $end
$var wire 1 \ element__w_stb $end
$var wire 8 z port__w_data $end
$var wire 1 { port__w_stb $end
$scope module val $end
$var wire 8 G w_data $end
$var wire 1 I w_stb $end
$var wire 8 z port__w_data $end
$var wire 1 { port__w_stb $end
$upscope $end
$upscope $end
$scope module status $end
$var wire 1 L r_data $end
$var wire 1 N r_data$7 $end
$var wire 2 _ element__r_data $end
$var wire 1 ` element__r_stb $end
$var wire 1 !! port__r_data $end
$var wire 1 "! port__r_stb $end
$var wire 1 #! port__r_data$4 $end
$var wire 1 $! port__r_stb$5 $end
$scope module ack $end
$var wire 1 N r_data $end
$var wire 1 #! port__r_data $end
$var wire 1 $! port__r_stb $end
$var wire 1 &! r_stb $end
$upscope $end
$scope module busy $end
$var wire 1 L r_data $end
$var wire 1 !! port__r_data $end
$var wire 1 "! port__r_stb $end
$var wire 1 %! r_stb $end
$upscope $end
$upscope $end
$upscope $end
$scope module i2c $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 $ i2c_pins__sda__oe $end
$var wire 1 ' i2c_pins__scl__oe $end
$var wire 1 ) i2c_pins__sda__i $end
$var wire 1 * i2c_pins__scl__i $end
$var wire 12 5 period_cyc $end
$var wire 1 7 i2c_rst $end
$var wire 1 : start $end
$var wire 1 = stop $end
$var wire 1 @ read $end
$var wire 1 E ack_i $end
$var wire 8 F data_i $end
$var wire 1 H write $end
$var wire 8 K data_o $end
$var wire 1 M busy $end
$var wire 1 O ack_o $end
$var wire 12 '! timer $end
$var wire 1 (! scl_o $end
$var wire 1 )! scl_i $end
$var string 1 *! fsm_state $end
$var wire 1 +! sda_i $end
$var wire 1 ,! sda_o $end
$var wire 8 -! w_shreg $end
$var wire 1 .! r_ack $end
$var wire 1 /! stb $end
$var wire 3 0! bitno $end
$var wire 8 1! r_shreg $end
$scope module bus $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 $ i2c_pins__sda__oe $end
$var wire 1 ' i2c_pins__scl__oe $end
$var wire 1 ) i2c_pins__sda__i $end
$var wire 1 * i2c_pins__scl__i $end
$var wire 1 7 i2c_rst $end
$var wire 1 (! scl_o $end
$var wire 1 )! scl_i $end
$var wire 1 +! sda_i $end
$var wire 1 ,! sda_o $end
$var wire 1 2! i2c_pins__scl__o $end
$var wire 1 3! i2c_pins__sda__o $end
$var wire 1 4! bus_sample $end
$var wire 1 5! scl_r $end
$var wire 1 6! bus_setup $end
$var wire 1 7! bus_start $end
$var wire 1 8! sda_r $end
$var wire 1 9! bus_stop $end
$scope module U$0 $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 * i2c_pins__scl__i $end
$var wire 1 7 i2c_rst $end
$var wire 1 )! scl_i $end
$var wire 1 :! stage0 $end
$var wire 1 ;! stage1 $end
$upscope $end
$scope module U$1 $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 ) i2c_pins__sda__i $end
$var wire 1 7 i2c_rst $end
$var wire 1 +! sda_i $end
$var wire 1 <! stage0 $end
$var wire 1 =! stage1 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
0$
1%
1&
0'
1(
1)
1*
b0 +
b0 ,
b0 -
b0 .
0/
00
b1 1
b1 2
13
14
b0 5
b0 6
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
b0 F
b0 G
0H
0I
b0 J
b0 K
1L
1M
0N
0O
b0 P
b0 Q
0R
b1 S
1T
b0 U
0V
b0 W
0X
b0 Y
0Z
b0 [
0\
b0 ]
0^
b1 _
0`
0a
0b
b0 c
0d
0e
b0 f
1g
b0 h
0i
b0 j
b0 k
0l
b0 m
0n
b0 o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
b0 z
0{
b0 |
0}
0~
1!!
0"!
0#!
0$!
0%!
0&!
b0 '!
1(!
1)!
sIDLE/0 *!
1+!
1,!
b0 -!
0.!
1/!
b0 0!
b0 1!
02!
03!
04!
15!
06!
07!
18!
09!
1:!
1;!
1<!
1=!
$end
#5000000000
1!
0M
b1 h
0L
b1 Y
b1 [
b1 W
0!!
b1 m
b1 z
1p
b1 G
b0 _
18
b1 F
b1 ,
b1 +
b1 P
1i
0g
b0 2
b0 1
b0 S
#10000000000
0!
#15000000000
1!
1X
1n
b10 ,
b10 +
b10 P
0i
#20000000000
0!
#25000000000
1!
0X
b1 o
b1 6
0n
b1 k
b1 U
b1 5
b11 ,
b11 +
b11 P
#30000000000
0!
#35000000000
1!
b1 '!
0/!
04
03
0T
#40000000000
0!
#45000000000
1!
b100 ,
b100 +
b100 P
b10 2
b10 1
b10 S
14
13
1T
1g
#50000000000
0!
#55000000000
1!
b10 h
1Z
b10 W
b10 Y
1u
b10 [
1q
1s
1w
1y
b10 m
1<
19
1r
1B
0p
1D
b10 z
1?
b10 G
1;
17
08
07
1:
b10 F
04
03
0T
0g
#60000000000
0!
#65000000000
1!
1M
0Z
sSTART-SDA-L/1 *!
0u
0q
0s
1L
0w
0y
0<
09
0B
1!!
0D
0?
b1 _
0:
#70000000000
0!
#75000000000
1!
b0 '!
1/!
#80000000000
0!
#85000000000
1!
b1 '!
0,!
sIDLE/0 *!
1$
0/!
0#
0)
#90000000000
0!
#95000000000
1!
0M
b0 '!
0<!
0L
1/!
0!!
b0 _
#100000000000
0!
#105000000000
1!
b1 '!
0=!
0/!
0+!
17!
#110000000000
0!
#115000000000
1!
08!
07!
#120000000000
0!
#125000000000
1!
#130000000000
0!
#135000000000
1!
#140000000000
0!
#145000000000
1!
#150000000000
0!
#155000000000
1!
b1000 2
b1000 1
b1000 S
14
13
1T
1g
#160000000000
0!
#165000000000
1!
b1000 h
1Z
b1000 W
b1000 Y
1u
b1000 [
1q
1s
1w
1y
b1000 m
1<
19
0r
1v
1B
1D
b1000 z
1?
b1000 G
0;
1A
1:
1@
0:
b1000 F
1E
04
03
0T
0g
#170000000000
0!
#175000000000
1!
1M
1.!
0Z
sREAD-DATA-SCL-L/8 *!
0u
0q
0s
1L
0w
0y
0<
09
0B
1!!
0D
0?
0@
b1 _
#180000000000
0!
#185000000000
1!
b0 '!
1/!
#190000000000
0!
#195000000000
1!
b1 '!
0(!
sREAD-DATA-SDA-H/18 *!
0/!
1'
0&
0*
#200000000000
0!
#205000000000
1!
0:!
#210000000000
0!
#215000000000
1!
0;!
0)!
16!
#220000000000
0!
#225000000000
1!
05!
b0 '!
06!
1/!
#230000000000
0!
#235000000000
1!
b1 '!
1,!
sREAD-DATA-SCL-H/19 *!
0$
0/!
1#
1)
#240000000000
0!
#245000000000
1!
b0 '!
1<!
1/!
#250000000000
0!
#255000000000
1!
b1 '!
1(!
1=!
0/!
0'
1+!
1&
1*
#260000000000
0!
#265000000000
1!
18!
1:!
#270000000000
0!
#275000000000
1!
1;!
1)!
14!
#280000000000
0!
#285000000000
1!
15!
b0 '!
sREAD-DATA-SDA-N/20 *!
b1 1!
1/!
04!
#290000000000
0!
#295000000000
1!
b1 '!
sREAD-DATA-SCL-L/8 *!
b1 0!
0/!
#300000000000
0!
#305000000000
1!
b0 '!
1/!
#310000000000
0!
#315000000000
1!
b1 '!
0(!
sREAD-DATA-SDA-H/18 *!
0/!
1'
0&
0*
#320000000000
0!
#325000000000
1!
0:!
#330000000000
0!
#335000000000
1!
0;!
0)!
16!
#340000000000
0!
#345000000000
1!
05!
b0 '!
06!
1/!
#350000000000
0!
#355000000000
1!
b1 '!
sREAD-DATA-SCL-H/19 *!
0/!
0%
0#
0)
#360000000000
0!
#365000000000
1!
b0 '!
0<!
1/!
#370000000000
0!
#375000000000
1!
b1 '!
1(!
0=!
0/!
0'
0+!
1&
1*
#380000000000
0!
#385000000000
1!
08!
1:!
#390000000000
0!
#395000000000
1!
1;!
1)!
14!
#400000000000
0!
#405000000000
1!
15!
b0 '!
sREAD-DATA-SDA-N/20 *!
b10 1!
1/!
04!
#410000000000
0!
#415000000000
1!
b1 '!
sREAD-DATA-SCL-L/8 *!
b10 0!
0/!
#420000000000
0!
#425000000000
1!
b0 '!
1/!
#430000000000
0!
#435000000000
1!
b1 '!
0(!
sREAD-DATA-SDA-H/18 *!
0/!
1'
0&
0*
#440000000000
0!
#445000000000
1!
0:!
#450000000000
0!
#455000000000
1!
0;!
0)!
16!
#460000000000
0!
#465000000000
1!
05!
b0 '!
06!
1/!
#470000000000
0!
#475000000000
1!
b1 '!
sREAD-DATA-SCL-H/19 *!
0/!
1%
1#
1)
#480000000000
0!
#485000000000
1!
b0 '!
1<!
1/!
#490000000000
0!
#495000000000
1!
b1 '!
1(!
1=!
0/!
0'
1+!
1&
1*
#500000000000
0!
#505000000000
1!
18!
1:!
#510000000000
0!
#515000000000
1!
1;!
1)!
14!
#520000000000
0!
#525000000000
1!
15!
b0 '!
sREAD-DATA-SDA-N/20 *!
b101 1!
1/!
04!
#530000000000
0!
#535000000000
1!
b1 '!
sREAD-DATA-SCL-L/8 *!
b11 0!
0/!
#540000000000
0!
#545000000000
1!
b0 '!
1/!
#550000000000
0!
#555000000000
1!
b1 '!
0(!
sREAD-DATA-SDA-H/18 *!
0/!
1'
0&
0*
#560000000000
0!
#565000000000
1!
0:!
#570000000000
0!
#575000000000
1!
0;!
0)!
16!
#580000000000
0!
#585000000000
1!
05!
b0 '!
06!
1/!
#590000000000
0!
#595000000000
1!
b1 '!
sREAD-DATA-SCL-H/19 *!
0/!
0%
0#
0)
#600000000000
0!
#605000000000
1!
b0 '!
0<!
1/!
#610000000000
0!
#615000000000
1!
b1 '!
1(!
0=!
0/!
0'
0+!
1&
1*
#620000000000
0!
#625000000000
1!
08!
1:!
#630000000000
0!
#635000000000
1!
1;!
1)!
14!
#640000000000
0!
#645000000000
1!
15!
b0 '!
sREAD-DATA-SDA-N/20 *!
b1010 1!
1/!
04!
#650000000000
0!
#655000000000
1!
b1 '!
sREAD-DATA-SCL-L/8 *!
b100 0!
0/!
#660000000000
0!
#665000000000
1!
b0 '!
1/!
#670000000000
0!
#675000000000
1!
b1 '!
0(!
sREAD-DATA-SDA-H/18 *!
0/!
1'
0&
0*
#680000000000
0!
#685000000000
1!
0:!
#690000000000
0!
#695000000000
1!
0;!
0)!
16!
#700000000000
0!
#705000000000
1!
05!
b0 '!
06!
1/!
#710000000000
0!
#715000000000
1!
b1 '!
sREAD-DATA-SCL-H/19 *!
0/!
#720000000000
0!
#725000000000
1!
b0 '!
1/!
#730000000000
0!
#735000000000
1!
b1 '!
1(!
0/!
0'
1&
1*
#740000000000
0!
#745000000000
1!
1:!
#750000000000
0!
#755000000000
1!
1;!
1)!
14!
#760000000000
0!
#765000000000
1!
15!
b0 '!
sREAD-DATA-SDA-N/20 *!
b10100 1!
1/!
04!
#770000000000
0!
#775000000000
1!
b1 '!
sREAD-DATA-SCL-L/8 *!
b101 0!
0/!
#780000000000
0!
#785000000000
1!
b0 '!
1/!
#790000000000
0!
#795000000000
1!
b1 '!
0(!
sREAD-DATA-SDA-H/18 *!
0/!
1'
0&
0*
#800000000000
0!
#805000000000
1!
0:!
#810000000000
0!
#815000000000
1!
0;!
0)!
16!
#820000000000
0!
#825000000000
1!
05!
b0 '!
06!
1/!
#830000000000
0!
#835000000000
1!
b1 '!
sREAD-DATA-SCL-H/19 *!
0/!
#840000000000
0!
#845000000000
1!
b0 '!
1/!
#850000000000
0!
#855000000000
1!
b1 '!
1(!
0/!
0'
1&
1*
#860000000000
0!
#865000000000
1!
1:!
#870000000000
0!
#875000000000
1!
1;!
1)!
14!
#880000000000
0!
#885000000000
1!
15!
b0 '!
sREAD-DATA-SDA-N/20 *!
b101000 1!
1/!
04!
#890000000000
0!
#895000000000
1!
b1 '!
sREAD-DATA-SCL-L/8 *!
b110 0!
0/!
#900000000000
0!
#905000000000
1!
b0 '!
1/!
#910000000000
0!
#915000000000
1!
b1 '!
0(!
sREAD-DATA-SDA-H/18 *!
0/!
1'
0&
0*
#920000000000
0!
#925000000000
1!
0:!
#930000000000
0!
#935000000000
1!
0;!
0)!
16!
#940000000000
0!
#945000000000
1!
05!
b0 '!
06!
1/!
#950000000000
0!
#955000000000
1!
b1 '!
sREAD-DATA-SCL-H/19 *!
0/!
1%
1#
1)
#960000000000
0!
#965000000000
1!
b0 '!
1<!
1/!
#970000000000
0!
#975000000000
1!
b1 '!
1(!
1=!
0/!
0'
1+!
1&
1*
#980000000000
0!
#985000000000
1!
18!
1:!
#990000000000
0!
#995000000000
1!
1;!
1)!
14!
#1000000000000
0!
#1005000000000
1!
15!
b0 '!
sREAD-DATA-SDA-N/20 *!
b1010001 1!
1/!
04!
#1010000000000
0!
#1015000000000
1!
b1 '!
sREAD-DATA-SCL-L/8 *!
b111 0!
0/!
#1020000000000
0!
#1025000000000
1!
b0 '!
1/!
#1030000000000
0!
#1035000000000
1!
b1 '!
0(!
sREAD-DATA-SDA-H/18 *!
0/!
1'
0&
0*
#1040000000000
0!
#1045000000000
1!
0:!
#1050000000000
0!
#1055000000000
1!
0;!
0)!
16!
#1060000000000
0!
#1065000000000
1!
05!
b0 '!
06!
1/!
#1070000000000
0!
#1075000000000
1!
b1 '!
sREAD-DATA-SCL-H/19 *!
0/!
#1080000000000
0!
#1085000000000
1!
b0 '!
1/!
#1090000000000
0!
#1095000000000
1!
b1 '!
1(!
0/!
0'
1&
1*
#1100000000000
0!
#1105000000000
1!
1:!
#1110000000000
0!
#1115000000000
1!
1;!
1)!
14!
#1120000000000
0!
#1125000000000
1!
15!
b0 '!
sREAD-DATA-SDA-N/20 *!
b10100011 1!
1/!
04!
#1130000000000
0!
#1135000000000
1!
b1 '!
sREAD-ACK-SCL-L/21 *!
b0 0!
0/!
#1140000000000
0!
#1145000000000
1!
b0 '!
1/!
#1150000000000
0!
#1155000000000
1!
b1 '!
0(!
sREAD-ACK-SDA-X/22 *!
0/!
1'
0&
0*
#1160000000000
0!
#1165000000000
1!
0:!
#1170000000000
0!
#1175000000000
1!
0;!
0)!
16!
#1180000000000
0!
#1185000000000
1!
05!
b0 '!
06!
1/!
#1190000000000
0!
#1195000000000
1!
b1 '!
0,!
sREAD-ACK-SCL-H/23 *!
1$
0/!
0#
0)
#1200000000000
0!
#1205000000000
1!
b0 '!
0<!
1/!
#1210000000000
0!
#1215000000000
1!
b1 '!
1(!
0=!
0/!
0'
0+!
1&
1*
#1220000000000
0!
#1225000000000
1!
08!
1:!
#1230000000000
0!
#1235000000000
1!
1;!
1)!
14!
#1240000000000
0!
#1245000000000
1!
15!
b0 '!
b10100011 K
sREAD-ACK-SDA-N/24 *!
04!
1/!
b10100011 J
b10100011 |
b10100011 ]
#1250000000000
0!
#1255000000000
1!
b1 '!
sIDLE/0 *!
0/!
#1260000000000
0!
#1265000000000
1!
0M
b0 '!
0L
1/!
0!!
b0 _
#1270000000000
0!
#1275000000000
1!
b1 '!
0/!
#1280000000000
0!
#1285000000000
1!
#1290000000000
0!
#1295000000000
1!
#1300000000000
0!
#1305000000000
1!
#1310000000000
0!
#1315000000000
1!
#1320000000000
0!
#1325000000000
1!
#1330000000000
0!
#1335000000000
1!
#1340000000000
0!
#1345000000000
1!
#1350000000000
0!
#1355000000000
1!
#1360000000000
0!
#1365000000000
1!
#1370000000000
0!
#1375000000000
1!
#1380000000000
0!
#1385000000000
1!
#1390000000000
0!
#1395000000000
1!
#1400000000000
0!
#1405000000000
1!
#1410000000000
0!
#1415000000000
1!
#1420000000000
0!
#1425000000000
1!
#1430000000000
0!
#1435000000000
1!
#1440000000000
0!
#1445000000000
1!
#1450000000000
0!
#1455000000000
1!
#1460000000000
0!
#1465000000000
1!
#1470000000000
0!
#1475000000000
1!
b10000 ,
b10000 +
b10000 P
10
1/
1R
1`
1b
1"!
1$!
1%!
1&!
#1480000000000
0!
#1485000000000
1!
1a
00
0/
0R
0`
0b
0"!
0$!
0%!
0&!
b1100 ,
b1100 +
b1100 P
10
1/
1R
1^
1}
1b
1~
#1490000000000
0!
#1495000000000
1!
b10100011 c
b10100011 Q
b10100011 .
b10100011 -
00
0/
0R
0^
0}
0b
0~
#1500000000000
