

================================================================
== Vivado HLS Report for 'brightness_color_adj'
================================================================
* Date:           Thu Apr 25 22:46:32 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        hls_video_processor
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.60|     5.745|        0.82|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  14492|  14492|  14492|  14492|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-------+-------+----------+-----------+-----------+------+----------+
        |               |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+-------+-------+----------+-----------+-----------+------+----------+
        |- loop_height  |  14490|  14490|       483|          -|          -|    30|    no    |
        | + loop_width  |    480|    480|         8|          8|         32|    60|    yes   |
        +---------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 8, D = 8, States = { 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!exitcond4)
4 --> 
	12  / (exitcond)
	5  / (!exitcond)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	4  / true
12 --> 
	3  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%brightness_index_V_r = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %brightness_index_V)"   --->   Operation 13 'read' 'brightness_index_V_r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = zext i4 %brightness_index_V_r to i64" [hls_video_processor/hls_video_processor.cpp:270]   --->   Operation 14 'zext' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%lut_perceptual_brigh_3 = getelementptr [16 x i9]* @lut_perceptual_brigh_1, i64 0, i64 %tmp" [hls_video_processor/hls_video_processor.cpp:270]   --->   Operation 15 'getelementptr' 'lut_perceptual_brigh_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (3.25ns)   --->   "%scale_b_2 = load i9* %lut_perceptual_brigh_3, align 2" [hls_video_processor/hls_video_processor.cpp:270]   --->   Operation 16 'load' 'scale_b_2' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%lut_perceptual_brigh_4 = getelementptr [16 x i8]* @lut_perceptual_brigh, i64 0, i64 %tmp" [hls_video_processor/hls_video_processor.cpp:271]   --->   Operation 17 'getelementptr' 'lut_perceptual_brigh_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (3.25ns)   --->   "%scale_g = load i8* %lut_perceptual_brigh_4, align 1" [hls_video_processor/hls_video_processor.cpp:271]   --->   Operation 18 'load' 'scale_g' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%lut_perceptual_brigh_5 = getelementptr [16 x i8]* @lut_perceptual_brigh_2, i64 0, i64 %tmp" [hls_video_processor/hls_video_processor.cpp:272]   --->   Operation 19 'getelementptr' 'lut_perceptual_brigh_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (3.25ns)   --->   "%scale_b = load i8* %lut_perceptual_brigh_5, align 1" [hls_video_processor/hls_video_processor.cpp:272]   --->   Operation 20 'load' 'scale_b' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>

State 2 <SV = 1> <Delay = 4.22>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dst_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dst_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dst_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %src_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %src_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %src_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%color_correct_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %color_correct_V)"   --->   Operation 27 'read' 'color_correct_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/2] (3.25ns)   --->   "%scale_b_2 = load i9* %lut_perceptual_brigh_3, align 2" [hls_video_processor/hls_video_processor.cpp:270]   --->   Operation 28 'load' 'scale_b_2' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%scale_r_cast = zext i9 %scale_b_2 to i32" [hls_video_processor/hls_video_processor.cpp:270]   --->   Operation 29 'zext' 'scale_r_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/2] (3.25ns)   --->   "%scale_g = load i8* %lut_perceptual_brigh_4, align 1" [hls_video_processor/hls_video_processor.cpp:271]   --->   Operation 30 'load' 'scale_g' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%scale_g_cast2 = zext i8 %scale_g to i9" [hls_video_processor/hls_video_processor.cpp:271]   --->   Operation 31 'zext' 'scale_g_cast2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/2] (3.25ns)   --->   "%scale_b = load i8* %lut_perceptual_brigh_5, align 1" [hls_video_processor/hls_video_processor.cpp:272]   --->   Operation 32 'load' 'scale_b' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%scale_b_cast1 = zext i8 %scale_b to i9" [hls_video_processor/hls_video_processor.cpp:272]   --->   Operation 33 'zext' 'scale_b_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.96ns)   --->   "%scale_g2 = select i1 %color_correct_V_read, i9 %scale_g_cast2, i9 %scale_b_2" [hls_video_processor/hls_video_processor.cpp:270]   --->   Operation 34 'select' 'scale_g2' <Predicate = true> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.96ns)   --->   "%scale_b2 = select i1 %color_correct_V_read, i9 %scale_b_cast1, i9 %scale_b_2" [hls_video_processor/hls_video_processor.cpp:270]   --->   Operation 35 'select' 'scale_b2' <Predicate = true> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%scale_g2_cast = zext i9 %scale_g2 to i32" [hls_video_processor/hls_video_processor.cpp:279]   --->   Operation 36 'zext' 'scale_g2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%scale_b2_cast = zext i9 %scale_b2 to i32" [hls_video_processor/hls_video_processor.cpp:279]   --->   Operation 37 'zext' 'scale_b2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.76ns)   --->   "br label %0" [hls_video_processor/hls_video_processor.cpp:279]   --->   Operation 38 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.34>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%t_V = phi i5 [ 0, %_ifconv ], [ %r_V, %3 ]"   --->   Operation 39 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.36ns)   --->   "%exitcond4 = icmp eq i5 %t_V, -2" [hls_video_processor/hls_video_processor.cpp:279]   --->   Operation 40 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)"   --->   Operation 41 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.78ns)   --->   "%r_V = add i5 %t_V, 1" [hls_video_processor/hls_video_processor.cpp:279]   --->   Operation 42 'add' 'r_V' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %4, label %1" [hls_video_processor/hls_video_processor.cpp:279]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1) nounwind" [hls_video_processor/hls_video_processor.cpp:279]   --->   Operation 44 'specloopname' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1)" [hls_video_processor/hls_video_processor.cpp:279]   --->   Operation 45 'specregionbegin' 'tmp_16' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.76ns)   --->   "br label %2" [hls_video_processor/hls_video_processor.cpp:280]   --->   Operation 46 'br' <Predicate = (!exitcond4)> <Delay = 1.76>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "ret void" [hls_video_processor/hls_video_processor.cpp:298]   --->   Operation 47 'ret' <Predicate = (exitcond4)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.82>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%t_V_3 = phi i6 [ 0, %1 ], [ %c_V, %"operator>>.exit" ]"   --->   Operation 48 'phi' 't_V_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.42ns)   --->   "%exitcond = icmp eq i6 %t_V_3, -4" [hls_video_processor/hls_video_processor.cpp:280]   --->   Operation 49 'icmp' 'exitcond' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 60, i64 60, i64 60)"   --->   Operation 50 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (1.82ns)   --->   "%c_V = add i6 %t_V_3, 1" [hls_video_processor/hls_video_processor.cpp:280]   --->   Operation 51 'add' 'c_V' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %3, label %"operator>>.exit"" [hls_video_processor/hls_video_processor.cpp:280]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.88>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str24)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:672->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->hls_video_processor/hls_video_processor.cpp:287]   --->   Operation 53 'specregionbegin' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:676->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->hls_video_processor/hls_video_processor.cpp:287]   --->   Operation 54 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (2.88ns)   --->   "%tmp_32 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %src_data_stream_0_V)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->hls_video_processor/hls_video_processor.cpp:287]   --->   Operation 55 'read' 'tmp_32' <Predicate = true> <Delay = 2.88> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 56 [1/1] (2.88ns)   --->   "%tmp_33 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %src_data_stream_1_V)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->hls_video_processor/hls_video_processor.cpp:287]   --->   Operation 56 'read' 'tmp_33' <Predicate = true> <Delay = 2.88> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 57 [1/1] (2.88ns)   --->   "%tmp_31 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %src_data_stream_2_V)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->hls_video_processor/hls_video_processor.cpp:287]   --->   Operation 57 'read' 'tmp_31' <Predicate = true> <Delay = 2.88> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str24, i32 %tmp_18)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:681->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->hls_video_processor/hls_video_processor.cpp:287]   --->   Operation 58 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.74>
ST_6 : Operation 59 [3/3] (5.74ns)   --->   "%tmp_s = mul nsw i32 %tmp_32, %scale_g2_cast" [hls_video_processor/hls_video_processor.cpp:291]   --->   Operation 59 'mul' 'tmp_s' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.74>
ST_7 : Operation 60 [2/3] (5.74ns)   --->   "%tmp_s = mul nsw i32 %tmp_32, %scale_g2_cast" [hls_video_processor/hls_video_processor.cpp:291]   --->   Operation 60 'mul' 'tmp_s' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 61 [3/3] (5.74ns)   --->   "%tmp_21 = mul nsw i32 %tmp_33, %scale_b2_cast" [hls_video_processor/hls_video_processor.cpp:292]   --->   Operation 61 'mul' 'tmp_21' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.74>
ST_8 : Operation 62 [1/3] (5.74ns)   --->   "%tmp_s = mul nsw i32 %tmp_32, %scale_g2_cast" [hls_video_processor/hls_video_processor.cpp:291]   --->   Operation 62 'mul' 'tmp_s' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_19 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_s, i32 8, i32 31)" [hls_video_processor/hls_video_processor.cpp:291]   --->   Operation 63 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [2/3] (5.74ns)   --->   "%tmp_21 = mul nsw i32 %tmp_33, %scale_b2_cast" [hls_video_processor/hls_video_processor.cpp:292]   --->   Operation 64 'mul' 'tmp_21' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 65 [3/3] (5.74ns)   --->   "%tmp_24 = mul nsw i32 %tmp_31, %scale_r_cast" [hls_video_processor/hls_video_processor.cpp:293]   --->   Operation 65 'mul' 'tmp_24' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.74>
ST_9 : Operation 66 [1/3] (5.74ns)   --->   "%tmp_21 = mul nsw i32 %tmp_33, %scale_b2_cast" [hls_video_processor/hls_video_processor.cpp:292]   --->   Operation 66 'mul' 'tmp_21' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_22 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_21, i32 8, i32 31)" [hls_video_processor/hls_video_processor.cpp:292]   --->   Operation 67 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 68 [2/3] (5.74ns)   --->   "%tmp_24 = mul nsw i32 %tmp_31, %scale_r_cast" [hls_video_processor/hls_video_processor.cpp:293]   --->   Operation 68 'mul' 'tmp_24' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.74>
ST_10 : Operation 69 [1/3] (5.74ns)   --->   "%tmp_24 = mul nsw i32 %tmp_31, %scale_r_cast" [hls_video_processor/hls_video_processor.cpp:293]   --->   Operation 69 'mul' 'tmp_24' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_25 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_24, i32 8, i32 31)" [hls_video_processor/hls_video_processor.cpp:293]   --->   Operation 70 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 2.88>
ST_11 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2) nounwind" [hls_video_processor/hls_video_processor.cpp:280]   --->   Operation 71 'specloopname' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str2)" [hls_video_processor/hls_video_processor.cpp:280]   --->   Operation 72 'specregionbegin' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 32, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [hls_video_processor/hls_video_processor.cpp:285]   --->   Operation 73 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_20 = sext i24 %tmp_19 to i32" [hls_video_processor/hls_video_processor.cpp:291]   --->   Operation 74 'sext' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_23 = sext i24 %tmp_22 to i32" [hls_video_processor/hls_video_processor.cpp:292]   --->   Operation 75 'sext' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_26 = sext i24 %tmp_25 to i32" [hls_video_processor/hls_video_processor.cpp:293]   --->   Operation 76 'sext' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_27 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str26)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:696->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->hls_video_processor/hls_video_processor.cpp:295]   --->   Operation 77 'specregionbegin' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:700->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->hls_video_processor/hls_video_processor.cpp:295]   --->   Operation 78 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 79 [1/1] (2.88ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %dst_data_stream_0_V, i32 %tmp_20)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->hls_video_processor/hls_video_processor.cpp:295]   --->   Operation 79 'write' <Predicate = true> <Delay = 2.88> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_11 : Operation 80 [1/1] (2.88ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %dst_data_stream_1_V, i32 %tmp_23)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->hls_video_processor/hls_video_processor.cpp:295]   --->   Operation 80 'write' <Predicate = true> <Delay = 2.88> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_11 : Operation 81 [1/1] (2.88ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %dst_data_stream_2_V, i32 %tmp_26)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->hls_video_processor/hls_video_processor.cpp:295]   --->   Operation 81 'write' <Predicate = true> <Delay = 2.88> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str26, i32 %tmp_27)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:705->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->hls_video_processor/hls_video_processor.cpp:295]   --->   Operation 82 'specregionend' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str2, i32 %tmp_17)" [hls_video_processor/hls_video_processor.cpp:296]   --->   Operation 83 'specregionend' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "br label %2" [hls_video_processor/hls_video_processor.cpp:280]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 4> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp_16)" [hls_video_processor/hls_video_processor.cpp:297]   --->   Operation 85 'specregionend' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "br label %0" [hls_video_processor/hls_video_processor.cpp:279]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ brightness_index_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ color_correct_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ lut_perceptual_brigh_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ lut_perceptual_brigh]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ lut_perceptual_brigh_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
brightness_index_V_r   (read             ) [ 0000000000000]
tmp                    (zext             ) [ 0000000000000]
lut_perceptual_brigh_3 (getelementptr    ) [ 0010000000000]
lut_perceptual_brigh_4 (getelementptr    ) [ 0010000000000]
lut_perceptual_brigh_5 (getelementptr    ) [ 0010000000000]
StgValue_21            (specinterface    ) [ 0000000000000]
StgValue_22            (specinterface    ) [ 0000000000000]
StgValue_23            (specinterface    ) [ 0000000000000]
StgValue_24            (specinterface    ) [ 0000000000000]
StgValue_25            (specinterface    ) [ 0000000000000]
StgValue_26            (specinterface    ) [ 0000000000000]
color_correct_V_read   (read             ) [ 0000000000000]
scale_b_2              (load             ) [ 0000000000000]
scale_r_cast           (zext             ) [ 0001111111111]
scale_g                (load             ) [ 0000000000000]
scale_g_cast2          (zext             ) [ 0000000000000]
scale_b                (load             ) [ 0000000000000]
scale_b_cast1          (zext             ) [ 0000000000000]
scale_g2               (select           ) [ 0000000000000]
scale_b2               (select           ) [ 0000000000000]
scale_g2_cast          (zext             ) [ 0001111111111]
scale_b2_cast          (zext             ) [ 0001111111111]
StgValue_38            (br               ) [ 0011111111111]
t_V                    (phi              ) [ 0001000000000]
exitcond4              (icmp             ) [ 0001111111111]
StgValue_41            (speclooptripcount) [ 0000000000000]
r_V                    (add              ) [ 0011111111111]
StgValue_43            (br               ) [ 0000000000000]
StgValue_44            (specloopname     ) [ 0000000000000]
tmp_16                 (specregionbegin  ) [ 0000111111111]
StgValue_46            (br               ) [ 0001111111111]
StgValue_47            (ret              ) [ 0000000000000]
t_V_3                  (phi              ) [ 0000100000000]
exitcond               (icmp             ) [ 0001111111111]
StgValue_50            (speclooptripcount) [ 0000000000000]
c_V                    (add              ) [ 0001111111111]
StgValue_52            (br               ) [ 0000000000000]
tmp_18                 (specregionbegin  ) [ 0000000000000]
StgValue_54            (specprotocol     ) [ 0000000000000]
tmp_32                 (read             ) [ 0000001110000]
tmp_33                 (read             ) [ 0000001111000]
tmp_31                 (read             ) [ 0000001111100]
empty                  (specregionend    ) [ 0000000000000]
tmp_s                  (mul              ) [ 0000000000000]
tmp_19                 (partselect       ) [ 0000000001110]
tmp_21                 (mul              ) [ 0000000000000]
tmp_22                 (partselect       ) [ 0000000000110]
tmp_24                 (mul              ) [ 0000000000000]
tmp_25                 (partselect       ) [ 0000000000010]
StgValue_71            (specloopname     ) [ 0000000000000]
tmp_17                 (specregionbegin  ) [ 0000000000000]
StgValue_73            (specpipeline     ) [ 0000000000000]
tmp_20                 (sext             ) [ 0000000000000]
tmp_23                 (sext             ) [ 0000000000000]
tmp_26                 (sext             ) [ 0000000000000]
tmp_27                 (specregionbegin  ) [ 0000000000000]
StgValue_78            (specprotocol     ) [ 0000000000000]
StgValue_79            (write            ) [ 0000000000000]
StgValue_80            (write            ) [ 0000000000000]
StgValue_81            (write            ) [ 0000000000000]
empty_36               (specregionend    ) [ 0000000000000]
empty_37               (specregionend    ) [ 0000000000000]
StgValue_84            (br               ) [ 0001111111111]
empty_38               (specregionend    ) [ 0000000000000]
StgValue_86            (br               ) [ 0011111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src_data_stream_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src_data_stream_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src_data_stream_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dst_data_stream_0_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dst_data_stream_1_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dst_data_stream_2_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="brightness_index_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="brightness_index_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="color_correct_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="color_correct_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="lut_perceptual_brigh_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_perceptual_brigh_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="lut_perceptual_brigh">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_perceptual_brigh"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="lut_perceptual_brigh_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_perceptual_brigh_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str26"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="brightness_index_V_r_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="4" slack="0"/>
<pin id="92" dir="0" index="1" bw="4" slack="0"/>
<pin id="93" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="brightness_index_V_r/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="color_correct_V_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="color_correct_V_read/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_32_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_32/5 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tmp_33_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_33/5 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_31_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_31/5 "/>
</bind>
</comp>

<comp id="120" class="1004" name="StgValue_79_write_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="0" index="2" bw="24" slack="0"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_79/11 "/>
</bind>
</comp>

<comp id="127" class="1004" name="StgValue_80_write_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="0" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="0"/>
<pin id="130" dir="0" index="2" bw="24" slack="0"/>
<pin id="131" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_80/11 "/>
</bind>
</comp>

<comp id="134" class="1004" name="StgValue_81_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="0" index="2" bw="24" slack="0"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_81/11 "/>
</bind>
</comp>

<comp id="141" class="1004" name="lut_perceptual_brigh_3_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="9" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="4" slack="0"/>
<pin id="145" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lut_perceptual_brigh_3/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="4" slack="0"/>
<pin id="150" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="scale_b_2/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="lut_perceptual_brigh_4_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="4" slack="0"/>
<pin id="158" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lut_perceptual_brigh_4/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_access_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="4" slack="0"/>
<pin id="163" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="scale_g/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="lut_perceptual_brigh_5_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="4" slack="0"/>
<pin id="171" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lut_perceptual_brigh_5/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="4" slack="0"/>
<pin id="176" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="scale_b/1 "/>
</bind>
</comp>

<comp id="180" class="1005" name="t_V_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="5" slack="1"/>
<pin id="182" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="184" class="1004" name="t_V_phi_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="1"/>
<pin id="186" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="5" slack="0"/>
<pin id="188" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/3 "/>
</bind>
</comp>

<comp id="191" class="1005" name="t_V_3_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="6" slack="1"/>
<pin id="193" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="t_V_3 (phireg) "/>
</bind>
</comp>

<comp id="195" class="1004" name="t_V_3_phi_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="1"/>
<pin id="197" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="6" slack="0"/>
<pin id="199" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_3/4 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="4" slack="0"/>
<pin id="204" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="scale_r_cast_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="9" slack="0"/>
<pin id="211" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="scale_r_cast/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="scale_g_cast2_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="0"/>
<pin id="215" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="scale_g_cast2/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="scale_b_cast1_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="scale_b_cast1/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="scale_g2_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="8" slack="0"/>
<pin id="224" dir="0" index="2" bw="9" slack="0"/>
<pin id="225" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="scale_g2/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="scale_b2_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="8" slack="0"/>
<pin id="232" dir="0" index="2" bw="9" slack="0"/>
<pin id="233" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="scale_b2/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="scale_g2_cast_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="9" slack="0"/>
<pin id="239" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="scale_g2_cast/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="scale_b2_cast_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="9" slack="0"/>
<pin id="243" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="scale_b2_cast/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="exitcond4_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="5" slack="0"/>
<pin id="247" dir="0" index="1" bw="2" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="r_V_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="5" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="exitcond_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="6" slack="0"/>
<pin id="259" dir="0" index="1" bw="3" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="c_V_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="6" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_V/4 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="1"/>
<pin id="271" dir="0" index="1" bw="9" slack="4"/>
<pin id="272" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="273" class="1004" name="grp_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="2"/>
<pin id="275" dir="0" index="1" bw="9" slack="5"/>
<pin id="276" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_21/7 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_19_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="24" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="0"/>
<pin id="280" dir="0" index="2" bw="5" slack="0"/>
<pin id="281" dir="0" index="3" bw="6" slack="0"/>
<pin id="282" dir="1" index="4" bw="24" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/8 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="3"/>
<pin id="289" dir="0" index="1" bw="9" slack="6"/>
<pin id="290" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_24/8 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_22_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="24" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="0"/>
<pin id="294" dir="0" index="2" bw="5" slack="0"/>
<pin id="295" dir="0" index="3" bw="6" slack="0"/>
<pin id="296" dir="1" index="4" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_22/9 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_25_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="24" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="0"/>
<pin id="304" dir="0" index="2" bw="5" slack="0"/>
<pin id="305" dir="0" index="3" bw="6" slack="0"/>
<pin id="306" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_25/10 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_20_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="24" slack="3"/>
<pin id="313" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_20/11 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_23_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="24" slack="2"/>
<pin id="317" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_23/11 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_26_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="24" slack="1"/>
<pin id="321" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_26/11 "/>
</bind>
</comp>

<comp id="323" class="1005" name="lut_perceptual_brigh_3_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="4" slack="1"/>
<pin id="325" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="lut_perceptual_brigh_3 "/>
</bind>
</comp>

<comp id="328" class="1005" name="lut_perceptual_brigh_4_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="4" slack="1"/>
<pin id="330" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="lut_perceptual_brigh_4 "/>
</bind>
</comp>

<comp id="333" class="1005" name="lut_perceptual_brigh_5_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="4" slack="1"/>
<pin id="335" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="lut_perceptual_brigh_5 "/>
</bind>
</comp>

<comp id="338" class="1005" name="scale_r_cast_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="6"/>
<pin id="340" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="scale_r_cast "/>
</bind>
</comp>

<comp id="343" class="1005" name="scale_g2_cast_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="4"/>
<pin id="345" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="scale_g2_cast "/>
</bind>
</comp>

<comp id="348" class="1005" name="scale_b2_cast_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="5"/>
<pin id="350" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="scale_b2_cast "/>
</bind>
</comp>

<comp id="353" class="1005" name="exitcond4_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="1"/>
<pin id="355" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond4 "/>
</bind>
</comp>

<comp id="357" class="1005" name="r_V_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="5" slack="0"/>
<pin id="359" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="365" class="1005" name="c_V_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="6" slack="0"/>
<pin id="367" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="c_V "/>
</bind>
</comp>

<comp id="370" class="1005" name="tmp_32_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="1"/>
<pin id="372" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_32 "/>
</bind>
</comp>

<comp id="375" class="1005" name="tmp_33_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="2"/>
<pin id="377" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_33 "/>
</bind>
</comp>

<comp id="380" class="1005" name="tmp_31_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="3"/>
<pin id="382" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="385" class="1005" name="tmp_19_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="24" slack="3"/>
<pin id="387" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="390" class="1005" name="tmp_22_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="24" slack="2"/>
<pin id="392" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="395" class="1005" name="tmp_25_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="24" slack="1"/>
<pin id="397" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="94"><net_src comp="22" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="38" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="68" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="68" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="68" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="88" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="6" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="88" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="88" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="10" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="16" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="24" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="141" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="159"><net_src comp="18" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="24" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="154" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="172"><net_src comp="20" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="24" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="167" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="183"><net_src comp="40" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="180" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="56" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="191" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="90" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="207"><net_src comp="202" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="208"><net_src comp="202" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="212"><net_src comp="148" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="161" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="174" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="226"><net_src comp="96" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="213" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="148" pin="3"/><net_sink comp="221" pin=2"/></net>

<net id="234"><net_src comp="96" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="217" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="148" pin="3"/><net_sink comp="229" pin=2"/></net>

<net id="240"><net_src comp="221" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="229" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="184" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="42" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="184" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="48" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="195" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="58" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="195" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="62" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="283"><net_src comp="72" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="269" pin="2"/><net_sink comp="277" pin=1"/></net>

<net id="285"><net_src comp="74" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="286"><net_src comp="76" pin="0"/><net_sink comp="277" pin=3"/></net>

<net id="297"><net_src comp="72" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="273" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="299"><net_src comp="74" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="300"><net_src comp="76" pin="0"/><net_sink comp="291" pin=3"/></net>

<net id="307"><net_src comp="72" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="287" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="309"><net_src comp="74" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="310"><net_src comp="76" pin="0"/><net_sink comp="301" pin=3"/></net>

<net id="314"><net_src comp="311" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="318"><net_src comp="315" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="322"><net_src comp="319" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="326"><net_src comp="141" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="331"><net_src comp="154" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="336"><net_src comp="167" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="341"><net_src comp="209" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="346"><net_src comp="237" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="351"><net_src comp="241" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="356"><net_src comp="245" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="360"><net_src comp="251" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="368"><net_src comp="263" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="373"><net_src comp="102" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="378"><net_src comp="108" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="383"><net_src comp="114" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="388"><net_src comp="277" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="393"><net_src comp="291" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="398"><net_src comp="301" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="319" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst_data_stream_0_V | {11 }
	Port: dst_data_stream_1_V | {11 }
	Port: dst_data_stream_2_V | {11 }
 - Input state : 
	Port: brightness_color_adj : src_data_stream_0_V | {5 }
	Port: brightness_color_adj : src_data_stream_1_V | {5 }
	Port: brightness_color_adj : src_data_stream_2_V | {5 }
	Port: brightness_color_adj : brightness_index_V | {1 }
	Port: brightness_color_adj : color_correct_V | {2 }
	Port: brightness_color_adj : lut_perceptual_brigh_1 | {1 2 }
	Port: brightness_color_adj : lut_perceptual_brigh | {1 2 }
	Port: brightness_color_adj : lut_perceptual_brigh_2 | {1 2 }
  - Chain level:
	State 1
		lut_perceptual_brigh_3 : 1
		scale_b_2 : 2
		lut_perceptual_brigh_4 : 1
		scale_g : 2
		lut_perceptual_brigh_5 : 1
		scale_b : 2
	State 2
		scale_r_cast : 1
		scale_g_cast2 : 1
		scale_b_cast1 : 1
		scale_g2 : 2
		scale_b2 : 2
		scale_g2_cast : 3
		scale_b2_cast : 3
	State 3
		exitcond4 : 1
		r_V : 1
		StgValue_43 : 2
	State 4
		exitcond : 1
		c_V : 1
		StgValue_52 : 2
	State 5
		empty : 1
	State 6
	State 7
	State 8
		tmp_19 : 1
	State 9
		tmp_22 : 1
	State 10
		tmp_25 : 1
	State 11
		StgValue_79 : 1
		StgValue_80 : 1
		StgValue_81 : 1
		empty_36 : 1
		empty_37 : 1
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|          |            grp_fu_269           |    2    |   166   |    49   |
|    mul   |            grp_fu_273           |    2    |   166   |    49   |
|          |            grp_fu_287           |    2    |   166   |    49   |
|----------|---------------------------------|---------|---------|---------|
|    add   |            r_V_fu_251           |    0    |    0    |    15   |
|          |            c_V_fu_263           |    0    |    0    |    15   |
|----------|---------------------------------|---------|---------|---------|
|   icmp   |         exitcond4_fu_245        |    0    |    0    |    11   |
|          |         exitcond_fu_257         |    0    |    0    |    11   |
|----------|---------------------------------|---------|---------|---------|
|  select  |         scale_g2_fu_221         |    0    |    0    |    9    |
|          |         scale_b2_fu_229         |    0    |    0    |    9    |
|----------|---------------------------------|---------|---------|---------|
|          | brightness_index_V_r_read_fu_90 |    0    |    0    |    0    |
|          | color_correct_V_read_read_fu_96 |    0    |    0    |    0    |
|   read   |        tmp_32_read_fu_102       |    0    |    0    |    0    |
|          |        tmp_33_read_fu_108       |    0    |    0    |    0    |
|          |        tmp_31_read_fu_114       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |     StgValue_79_write_fu_120    |    0    |    0    |    0    |
|   write  |     StgValue_80_write_fu_127    |    0    |    0    |    0    |
|          |     StgValue_81_write_fu_134    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |            tmp_fu_202           |    0    |    0    |    0    |
|          |       scale_r_cast_fu_209       |    0    |    0    |    0    |
|   zext   |       scale_g_cast2_fu_213      |    0    |    0    |    0    |
|          |       scale_b_cast1_fu_217      |    0    |    0    |    0    |
|          |       scale_g2_cast_fu_237      |    0    |    0    |    0    |
|          |       scale_b2_cast_fu_241      |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |          tmp_19_fu_277          |    0    |    0    |    0    |
|partselect|          tmp_22_fu_291          |    0    |    0    |    0    |
|          |          tmp_25_fu_301          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |          tmp_20_fu_311          |    0    |    0    |    0    |
|   sext   |          tmp_23_fu_315          |    0    |    0    |    0    |
|          |          tmp_26_fu_319          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    6    |   498   |   217   |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|          c_V_reg_365         |    6   |
|       exitcond4_reg_353      |    1   |
|lut_perceptual_brigh_3_reg_323|    4   |
|lut_perceptual_brigh_4_reg_328|    4   |
|lut_perceptual_brigh_5_reg_333|    4   |
|          r_V_reg_357         |    5   |
|     scale_b2_cast_reg_348    |   32   |
|     scale_g2_cast_reg_343    |   32   |
|     scale_r_cast_reg_338     |   32   |
|         t_V_3_reg_191        |    6   |
|          t_V_reg_180         |    5   |
|        tmp_19_reg_385        |   24   |
|        tmp_22_reg_390        |   24   |
|        tmp_25_reg_395        |   24   |
|        tmp_31_reg_380        |   32   |
|        tmp_32_reg_370        |   32   |
|        tmp_33_reg_375        |   32   |
+------------------------------+--------+
|             Total            |   299  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_148 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_161 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_174 |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   24   ||  5.307  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |   498  |   217  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   27   |
|  Register |    -   |    -   |   299  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    5   |   797  |   244  |
+-----------+--------+--------+--------+--------+
