<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p20" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_20{left:69px;bottom:68px;letter-spacing:0.09px;}
#t2_20{left:93px;bottom:68px;letter-spacing:0.07px;word-spacing:0.02px;}
#t3_20{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_20{left:82px;bottom:998px;letter-spacing:-0.14px;}
#t5_20{left:144px;bottom:998px;letter-spacing:-0.13px;}
#t6_20{left:189px;bottom:998px;letter-spacing:-0.14px;}
#t7_20{left:189px;bottom:976px;letter-spacing:-0.11px;}
#t8_20{left:424px;bottom:998px;letter-spacing:-0.12px;}
#t9_20{left:689px;bottom:998px;letter-spacing:-0.16px;}
#ta_20{left:82px;bottom:952px;letter-spacing:-0.15px;}
#tb_20{left:144px;bottom:952px;letter-spacing:-0.14px;}
#tc_20{left:189px;bottom:952px;letter-spacing:-0.14px;}
#td_20{left:189px;bottom:935px;letter-spacing:-0.14px;word-spacing:0.01px;}
#te_20{left:424px;bottom:952px;letter-spacing:-0.11px;}
#tf_20{left:424px;bottom:935px;letter-spacing:-0.11px;}
#tg_20{left:424px;bottom:918px;letter-spacing:-0.11px;}
#th_20{left:424px;bottom:901px;letter-spacing:-0.12px;word-spacing:-0.66px;}
#ti_20{left:424px;bottom:885px;letter-spacing:-0.1px;}
#tj_20{left:689px;bottom:952px;letter-spacing:-0.16px;}
#tk_20{left:189px;bottom:860px;letter-spacing:-0.11px;}
#tl_20{left:424px;bottom:860px;letter-spacing:-0.12px;}
#tm_20{left:189px;bottom:836px;letter-spacing:-0.13px;}
#tn_20{left:424px;bottom:836px;letter-spacing:-0.1px;}
#to_20{left:424px;bottom:814px;letter-spacing:-0.11px;}
#tp_20{left:424px;bottom:797px;letter-spacing:-0.11px;}
#tq_20{left:424px;bottom:776px;letter-spacing:-0.12px;}
#tr_20{left:450px;bottom:776px;letter-spacing:-0.2px;word-spacing:8.1px;}
#ts_20{left:424px;bottom:759px;}
#tt_20{left:450px;bottom:759px;}
#tu_20{left:477px;bottom:759px;}
#tv_20{left:505px;bottom:759px;letter-spacing:-0.12px;}
#tw_20{left:424px;bottom:742px;}
#tx_20{left:450px;bottom:742px;}
#ty_20{left:477px;bottom:742px;}
#tz_20{left:505px;bottom:742px;letter-spacing:-0.12px;}
#t10_20{left:424px;bottom:726px;}
#t11_20{left:450px;bottom:726px;}
#t12_20{left:477px;bottom:726px;}
#t13_20{left:505px;bottom:726px;letter-spacing:-0.12px;}
#t14_20{left:424px;bottom:709px;}
#t15_20{left:450px;bottom:709px;}
#t16_20{left:477px;bottom:709px;}
#t17_20{left:505px;bottom:709px;letter-spacing:-0.12px;}
#t18_20{left:424px;bottom:692px;}
#t19_20{left:450px;bottom:692px;}
#t1a_20{left:477px;bottom:692px;}
#t1b_20{left:505px;bottom:692px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1c_20{left:424px;bottom:675px;}
#t1d_20{left:450px;bottom:675px;}
#t1e_20{left:477px;bottom:675px;}
#t1f_20{left:505px;bottom:675px;letter-spacing:-0.12px;}
#t1g_20{left:424px;bottom:658px;}
#t1h_20{left:450px;bottom:658px;}
#t1i_20{left:477px;bottom:658px;}
#t1j_20{left:505px;bottom:658px;letter-spacing:-0.12px;}
#t1k_20{left:424px;bottom:642px;}
#t1l_20{left:450px;bottom:642px;}
#t1m_20{left:477px;bottom:642px;}
#t1n_20{left:505px;bottom:642px;letter-spacing:-0.12px;}
#t1o_20{left:189px;bottom:617px;letter-spacing:-0.14px;}
#t1p_20{left:424px;bottom:617px;letter-spacing:-0.12px;}
#t1q_20{left:82px;bottom:593px;letter-spacing:-0.18px;}
#t1r_20{left:144px;bottom:593px;letter-spacing:-0.12px;}
#t1s_20{left:189px;bottom:593px;letter-spacing:-0.12px;}
#t1t_20{left:189px;bottom:571px;letter-spacing:-0.13px;}
#t1u_20{left:424px;bottom:593px;letter-spacing:-0.11px;}
#t1v_20{left:424px;bottom:576px;letter-spacing:-0.11px;}
#t1w_20{left:424px;bottom:559px;letter-spacing:-0.11px;}
#t1x_20{left:424px;bottom:542px;letter-spacing:-0.11px;}
#t1y_20{left:424px;bottom:525px;letter-spacing:-0.11px;}
#t1z_20{left:424px;bottom:509px;letter-spacing:-0.11px;}
#t20_20{left:689px;bottom:593px;letter-spacing:-0.16px;}
#t21_20{left:189px;bottom:484px;letter-spacing:-0.14px;}
#t22_20{left:424px;bottom:484px;letter-spacing:-0.12px;}
#t23_20{left:189px;bottom:460px;}
#t24_20{left:424px;bottom:460px;letter-spacing:-0.11px;}
#t25_20{left:189px;bottom:435px;}
#t26_20{left:424px;bottom:435px;letter-spacing:-0.13px;}
#t27_20{left:189px;bottom:411px;letter-spacing:-0.14px;}
#t28_20{left:424px;bottom:411px;letter-spacing:-0.12px;}
#t29_20{left:689px;bottom:411px;letter-spacing:-0.16px;}
#t2a_20{left:189px;bottom:386px;letter-spacing:-0.14px;}
#t2b_20{left:424px;bottom:386px;letter-spacing:-0.11px;}
#t2c_20{left:189px;bottom:362px;letter-spacing:-0.13px;}
#t2d_20{left:424px;bottom:362px;letter-spacing:-0.12px;}
#t2e_20{left:189px;bottom:338px;letter-spacing:-0.14px;}
#t2f_20{left:424px;bottom:338px;letter-spacing:-0.14px;}
#t2g_20{left:82px;bottom:313px;letter-spacing:-0.21px;}
#t2h_20{left:144px;bottom:313px;letter-spacing:-0.12px;}
#t2i_20{left:189px;bottom:313px;letter-spacing:-0.14px;}
#t2j_20{left:424px;bottom:313px;letter-spacing:-0.11px;word-spacing:-0.63px;}
#t2k_20{left:689px;bottom:313px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2l_20{left:689px;bottom:296px;letter-spacing:-0.1px;}
#t2m_20{left:689px;bottom:279px;letter-spacing:-0.1px;}
#t2n_20{left:308px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t2o_20{left:384px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t2p_20{left:99px;bottom:1063px;letter-spacing:-0.11px;}
#t2q_20{left:100px;bottom:1046px;letter-spacing:-0.13px;}
#t2r_20{left:191px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.28px;}
#t2s_20{left:239px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2t_20{left:489px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t2u_20{left:739px;bottom:1046px;letter-spacing:-0.16px;}
#t2v_20{left:82px;bottom:1022px;letter-spacing:-0.17px;}
#t2w_20{left:128px;bottom:1022px;letter-spacing:-0.13px;}

.s1_20{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_20{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_20{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_20{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_20{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts20" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg20Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg20" style="-webkit-user-select: none;"><object width="935" height="1210" data="20/20.svg" type="image/svg+xml" id="pdf20" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_20" class="t s1_20">2-4 </span><span id="t2_20" class="t s1_20">Vol. 4 </span>
<span id="t3_20" class="t s2_20">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_20" class="t s3_20">10H </span><span id="t5_20" class="t s3_20">16 </span><span id="t6_20" class="t s3_20">IA32_TIME_STAMP_COUNTER </span>
<span id="t7_20" class="t s3_20">(TSC) </span>
<span id="t8_20" class="t s3_20">See Section 18.17, “Time-Stamp Counter.” </span><span id="t9_20" class="t s3_20">05_01H </span>
<span id="ta_20" class="t s3_20">17H </span><span id="tb_20" class="t s3_20">23 </span><span id="tc_20" class="t s3_20">IA32_PLATFORM_ID </span>
<span id="td_20" class="t s3_20">(MSR_PLATFORM_ID ) </span>
<span id="te_20" class="t s3_20">Platform ID (R/O) </span>
<span id="tf_20" class="t s3_20">The operating system can use this MSR to </span>
<span id="tg_20" class="t s3_20">determine “slot” information for the </span>
<span id="th_20" class="t s3_20">processor and the proper microcode update </span>
<span id="ti_20" class="t s3_20">to load. </span>
<span id="tj_20" class="t s3_20">06_01H </span>
<span id="tk_20" class="t s3_20">49:0 </span><span id="tl_20" class="t s3_20">Reserved </span>
<span id="tm_20" class="t s3_20">52:50 </span><span id="tn_20" class="t s3_20">Platform Id (R/O) </span>
<span id="to_20" class="t s3_20">Contains information concerning the </span>
<span id="tp_20" class="t s3_20">intended platform for the processor. </span>
<span id="tq_20" class="t s3_20">52 </span><span id="tr_20" class="t s3_20">51 50 </span>
<span id="ts_20" class="t s3_20">0 </span><span id="tt_20" class="t s3_20">0 </span><span id="tu_20" class="t s3_20">0 </span><span id="tv_20" class="t s3_20">Processor Flag 0 </span>
<span id="tw_20" class="t s3_20">0 </span><span id="tx_20" class="t s3_20">0 </span><span id="ty_20" class="t s3_20">1 </span><span id="tz_20" class="t s3_20">Processor Flag 1 </span>
<span id="t10_20" class="t s3_20">0 </span><span id="t11_20" class="t s3_20">1 </span><span id="t12_20" class="t s3_20">0 </span><span id="t13_20" class="t s3_20">Processor Flag 2 </span>
<span id="t14_20" class="t s3_20">0 </span><span id="t15_20" class="t s3_20">1 </span><span id="t16_20" class="t s3_20">1 </span><span id="t17_20" class="t s3_20">Processor Flag 3 </span>
<span id="t18_20" class="t s3_20">1 </span><span id="t19_20" class="t s3_20">0 </span><span id="t1a_20" class="t s3_20">0 </span><span id="t1b_20" class="t s3_20">Processor Flag 4 </span>
<span id="t1c_20" class="t s3_20">1 </span><span id="t1d_20" class="t s3_20">0 </span><span id="t1e_20" class="t s3_20">1 </span><span id="t1f_20" class="t s3_20">Processor Flag 5 </span>
<span id="t1g_20" class="t s3_20">1 </span><span id="t1h_20" class="t s3_20">1 </span><span id="t1i_20" class="t s3_20">0 </span><span id="t1j_20" class="t s3_20">Processor Flag 6 </span>
<span id="t1k_20" class="t s3_20">1 </span><span id="t1l_20" class="t s3_20">1 </span><span id="t1m_20" class="t s3_20">1 </span><span id="t1n_20" class="t s3_20">Processor Flag 7 </span>
<span id="t1o_20" class="t s3_20">63:53 </span><span id="t1p_20" class="t s3_20">Reserved </span>
<span id="t1q_20" class="t s3_20">1BH </span><span id="t1r_20" class="t s3_20">27 </span><span id="t1s_20" class="t s3_20">IA32_APIC_BASE </span>
<span id="t1t_20" class="t s3_20">(APIC_BASE) </span>
<span id="t1u_20" class="t s3_20">This register holds the APIC base address, </span>
<span id="t1v_20" class="t s3_20">permitting the relocation of the APIC </span>
<span id="t1w_20" class="t s3_20">memory map. See Section 11.4.4, “Local </span>
<span id="t1x_20" class="t s3_20">APIC Status and Location,” and Section </span>
<span id="t1y_20" class="t s3_20">11.4.5, “Relocating the Local APIC </span>
<span id="t1z_20" class="t s3_20">Registers.” </span>
<span id="t20_20" class="t s3_20">06_01H </span>
<span id="t21_20" class="t s3_20">7:0 </span><span id="t22_20" class="t s3_20">Reserved </span>
<span id="t23_20" class="t s3_20">8 </span><span id="t24_20" class="t s3_20">BSP flag (R/W) </span>
<span id="t25_20" class="t s3_20">9 </span><span id="t26_20" class="t s3_20">Reserved </span>
<span id="t27_20" class="t s3_20">10 </span><span id="t28_20" class="t s3_20">Enable x2APIC mode. </span><span id="t29_20" class="t s3_20">06_1AH </span>
<span id="t2a_20" class="t s3_20">11 </span><span id="t2b_20" class="t s3_20">APIC Global Enable (R/W) </span>
<span id="t2c_20" class="t s3_20">(MAXPHYADDR - 1):12 </span><span id="t2d_20" class="t s3_20">APIC Base (R/W) </span>
<span id="t2e_20" class="t s3_20">63: MAXPHYADDR </span><span id="t2f_20" class="t s3_20">Reserved </span>
<span id="t2g_20" class="t s3_20">3AH </span><span id="t2h_20" class="t s3_20">58 </span><span id="t2i_20" class="t s3_20">IA32_FEATURE_CONTROL </span><span id="t2j_20" class="t s3_20">Control Features in Intel 64 Processor (R/W) </span><span id="t2k_20" class="t s3_20">If any one enumeration </span>
<span id="t2l_20" class="t s3_20">condition for defined bit </span>
<span id="t2m_20" class="t s3_20">field holds. </span>
<span id="t2n_20" class="t s4_20">Table 2-2. </span><span id="t2o_20" class="t s4_20">IA-32 Architectural MSRs (Contd.) </span>
<span id="t2p_20" class="t s5_20">Register </span>
<span id="t2q_20" class="t s5_20">Address </span>
<span id="t2r_20" class="t s5_20">Architectural MSR Name / Bit Fields </span>
<span id="t2s_20" class="t s5_20">(Former MSR Name) </span><span id="t2t_20" class="t s5_20">MSR/Bit Description </span><span id="t2u_20" class="t s5_20">Comment </span>
<span id="t2v_20" class="t s5_20">Hex </span><span id="t2w_20" class="t s5_20">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
