library verilog;
use verilog.vl_types.all;
entity ext is
    port(
        ext_sel         : in     vl_logic_vector(1 downto 0);
        datain          : in     vl_logic_vector(15 downto 0);
        dataout         : out    vl_logic_vector(31 downto 0)
    );
end ext;
