
*** Running vivado
    with args -log GPIO_demo.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source GPIO_demo.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source GPIO_demo.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 275.512 ; gain = 32.996
Command: synth_design -top GPIO_demo -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3132 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 387.898 ; gain = 99.703
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'GPIO_demo' [D:/projects/graduation project/GP/GP.srcs/sources_1/imports/Desktop/gpio_demo.v:3]
	Parameter UART_STATE_TYPE_RST_REG bound to: 3'b000 
	Parameter UART_STATE_TYPE_LD_INIT_STR bound to: 3'b001 
	Parameter UART_STATE_TYPE_SEND_CHAR bound to: 3'b010 
	Parameter UART_STATE_TYPE_RDY_LOW bound to: 3'b011 
	Parameter UART_STATE_TYPE_WAIT_RDY bound to: 3'b100 
	Parameter UART_STATE_TYPE_WAIT_BTN bound to: 3'b101 
	Parameter UART_STATE_TYPE_LD_BTN_STR bound to: 3'b110 
	Parameter TMR_CNTR_MAX bound to: 27'b101111101011110000100000000 
	Parameter TMR_VAL_MAX bound to: 4'b1001 
	Parameter RESET_CNTR_MAX bound to: 18'b110000110101000000 
	Parameter MAX_STR_LEN bound to: 16 - type: integer 
	Parameter WELCOME_STR_LEN bound to: 16 - type: integer 
	Parameter BTN_STR_LEN bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'debouncer' [D:/projects/graduation project/GP/GP.srcs/sources_1/imports/Desktop/debouncer.v:25]
	Parameter DEBNC_CLOCKS bound to: 65536 - type: integer 
	Parameter PORT_WIDTH bound to: 5 - type: integer 
	Parameter CNTR_WIDTH bound to: 16 - type: integer 
	Parameter CNTR_MAX bound to: 16'b1111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (1#1) [D:/projects/graduation project/GP/GP.srcs/sources_1/imports/Desktop/debouncer.v:25]
WARNING: [Synth 8-6014] Unused sequential element btnReg_reg was removed.  [D:/projects/graduation project/GP/GP.srcs/sources_1/imports/Desktop/gpio_demo.v:138]
WARNING: [Synth 8-3848] Net UART_TXD in module/entity GPIO_demo does not have driver. [D:/projects/graduation project/GP/GP.srcs/sources_1/imports/Desktop/gpio_demo.v:10]
WARNING: [Synth 8-3848] Net RGB1_Red in module/entity GPIO_demo does not have driver. [D:/projects/graduation project/GP/GP.srcs/sources_1/imports/Desktop/gpio_demo.v:11]
WARNING: [Synth 8-3848] Net RGB1_Green in module/entity GPIO_demo does not have driver. [D:/projects/graduation project/GP/GP.srcs/sources_1/imports/Desktop/gpio_demo.v:12]
WARNING: [Synth 8-3848] Net RGB1_Blue in module/entity GPIO_demo does not have driver. [D:/projects/graduation project/GP/GP.srcs/sources_1/imports/Desktop/gpio_demo.v:13]
WARNING: [Synth 8-3848] Net RGB2_Red in module/entity GPIO_demo does not have driver. [D:/projects/graduation project/GP/GP.srcs/sources_1/imports/Desktop/gpio_demo.v:14]
WARNING: [Synth 8-3848] Net RGB2_Green in module/entity GPIO_demo does not have driver. [D:/projects/graduation project/GP/GP.srcs/sources_1/imports/Desktop/gpio_demo.v:15]
WARNING: [Synth 8-3848] Net RGB2_Blue in module/entity GPIO_demo does not have driver. [D:/projects/graduation project/GP/GP.srcs/sources_1/imports/Desktop/gpio_demo.v:16]
WARNING: [Synth 8-3848] Net micLRSel in module/entity GPIO_demo does not have driver. [D:/projects/graduation project/GP/GP.srcs/sources_1/imports/Desktop/gpio_demo.v:18]
WARNING: [Synth 8-3848] Net ampSD in module/entity GPIO_demo does not have driver. [D:/projects/graduation project/GP/GP.srcs/sources_1/imports/Desktop/gpio_demo.v:21]
INFO: [Synth 8-6155] done synthesizing module 'GPIO_demo' (2#1) [D:/projects/graduation project/GP/GP.srcs/sources_1/imports/Desktop/gpio_demo.v:3]
WARNING: [Synth 8-3331] design GPIO_demo has unconnected port UART_TXD
WARNING: [Synth 8-3331] design GPIO_demo has unconnected port RGB1_Red
WARNING: [Synth 8-3331] design GPIO_demo has unconnected port RGB1_Green
WARNING: [Synth 8-3331] design GPIO_demo has unconnected port RGB1_Blue
WARNING: [Synth 8-3331] design GPIO_demo has unconnected port RGB2_Red
WARNING: [Synth 8-3331] design GPIO_demo has unconnected port RGB2_Green
WARNING: [Synth 8-3331] design GPIO_demo has unconnected port RGB2_Blue
WARNING: [Synth 8-3331] design GPIO_demo has unconnected port micLRSel
WARNING: [Synth 8-3331] design GPIO_demo has unconnected port ampSD
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 444.434 ; gain = 156.238
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 444.434 ; gain = 156.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 444.434 ; gain = 156.238
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/projects/graduation project/GP/GP.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [D:/projects/graduation project/GP/GP.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/projects/graduation project/GP/GP.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/GPIO_demo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/GPIO_demo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 794.637 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 794.691 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 794.691 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 794.691 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 794.691 ; gain = 506.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 794.691 ; gain = 506.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 794.691 ; gain = 506.496
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "sig_out_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_out_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_out_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_out_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_out_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmrVal" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 794.691 ; gain = 506.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 5     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               16 Bit    Registers := 5     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module GPIO_demo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 5     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               16 Bit    Registers := 5     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "Inst_btn_debounce/sig_out_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Inst_btn_debounce/sig_out_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Inst_btn_debounce/sig_out_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Inst_btn_debounce/sig_out_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Inst_btn_debounce/sig_out_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmrVal" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design GPIO_demo has unconnected port UART_TXD
WARNING: [Synth 8-3331] design GPIO_demo has unconnected port RGB1_Red
WARNING: [Synth 8-3331] design GPIO_demo has unconnected port RGB1_Green
WARNING: [Synth 8-3331] design GPIO_demo has unconnected port RGB1_Blue
WARNING: [Synth 8-3331] design GPIO_demo has unconnected port RGB2_Red
WARNING: [Synth 8-3331] design GPIO_demo has unconnected port RGB2_Green
WARNING: [Synth 8-3331] design GPIO_demo has unconnected port RGB2_Blue
WARNING: [Synth 8-3331] design GPIO_demo has unconnected port micLRSel
WARNING: [Synth 8-3331] design GPIO_demo has unconnected port ampSD
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 794.691 ; gain = 506.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 794.691 ; gain = 506.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 794.691 ; gain = 506.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 795.602 ; gain = 507.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 795.602 ; gain = 507.406
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 795.602 ; gain = 507.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 795.602 ; gain = 507.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 795.602 ; gain = 507.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 795.602 ; gain = 507.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 795.602 ; gain = 507.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    23|
|3     |LUT1   |     3|
|4     |LUT2   |    25|
|5     |LUT3   |     3|
|6     |LUT4   |    26|
|7     |LUT5   |    71|
|8     |LUT6   |     5|
|9     |FDRE   |   105|
|10    |IBUF   |    23|
|11    |OBUF   |    34|
|12    |OBUFT  |     9|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+----------+------+
|      |Instance            |Module    |Cells |
+------+--------------------+----------+------+
|1     |top                 |          |   328|
|2     |  Inst_btn_debounce |debouncer |   176|
+------+--------------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 795.602 ; gain = 507.406
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 795.602 ; gain = 157.148
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 795.602 ; gain = 507.406
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 808.180 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 808.180 ; gain = 532.668
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 808.180 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/projects/graduation project/GP/GP.runs/synth_1/GPIO_demo.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file GPIO_demo_utilization_synth.rpt -pb GPIO_demo_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan 11 20:51:01 2023...
