

Implementation tool: Xilinx Vivado v.2022.2
Project:             activation_accelerator
Solution:            baseline
Device target:       xck26-sfvc784-2LV-c
Report date:         Sun Sep 28 12:09:37 CST 2025

#=== Post-Implementation Resource usage ===
SLICE:            0
LUT:           7888
FF:            8298
DSP:             14
BRAM:           146
URAM:             0
LATCH:            0
SRL:            871
CLB:           1661

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      4.981
CP achieved post-implementation: 6.411
Timing met
