$date
	Sun Oct 23 09:06:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#730046
b1100 &
b1100 %
1$
b1100 !
1"
#730047
0"
#730050
b110 &
b110 %
#730054
b11 &
b11 %
#730058
b1010 &
b1010 %
#730062
b101 &
b101 %
#730066
b10000 &
b10000 %
#730070
b1000 &
b1000 %
#730074
b100 &
b100 %
#730078
b10 &
b10 %
#730082
b1 &
b1 %
1#
#730086
b0 &
0#
b0 %
0$
#1763015
b10011 !
1"
#1763018
b10011 &
b10011 %
1$
#1763019
0"
#1763022
b111010 &
b111010 %
#1763026
b11101 &
b11101 %
#1763030
b1011000 &
b1011000 %
#1763034
b101100 &
b101100 %
#1763038
b10110 &
b10110 %
#1763042
b1011 &
b1011 %
#1763046
b100010 &
b100010 %
#1763050
b10001 &
b10001 %
#1763054
b110100 &
b110100 %
#1763058
b11010 &
b11010 %
#1763062
b1101 &
b1101 %
#1763066
b101000 &
b101000 %
#1763070
b10100 &
b10100 %
#1763074
b1010 &
b1010 %
#1763078
b101 &
b101 %
#1763082
b10000 &
b10000 %
#1763086
b1000 &
b1000 %
#1763090
b100 &
b100 %
#1763094
b10 &
b10 %
#1763098
b1 &
b1 %
1#
#1763102
b0 &
0#
b0 %
0$
#2689566
b10 &
b10 %
1$
b10 !
1"
#2689567
0"
#2689570
b1 &
b1 %
1#
#2689574
b0 &
0#
b0 %
0$
#4500012
