--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2757 paths analyzed, 348 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.781ns.
--------------------------------------------------------------------------------

Paths for end point sq_b_anim/x_6 (SLICE_X14Y17.B2), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_2 (FF)
  Destination:          sq_b_anim/x_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.699ns (Levels of Logic = 3)
  Clock Path Skew:      -0.047ns (0.604 - 0.651)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_2 to sq_b_anim/x_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y37.BQ       Tcko                  0.391   display/h_count<4>
                                                       display/h_count_2
    SLICE_X8Y42.B1       net (fanout=6)        1.016   display/h_count<2>
    SLICE_X8Y42.B        Tilo                  0.203   N67
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW1
    SLICE_X16Y43.B2      net (fanout=3)        1.115   N47
    SLICE_X16Y43.B       Tilo                  0.203   sq_a_anim/y_dir
                                                       display/o_animate
    SLICE_X14Y17.B2      net (fanout=56)       2.430   animate
    SLICE_X14Y17.CLK     Tas                   0.341   sq_b_anim/x<8>
                                                       sq_b_anim/x_6_rstpot
                                                       sq_b_anim/x_6
    -------------------------------------------------  ---------------------------
    Total                                      5.699ns (1.138ns logic, 4.561ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_7 (FF)
  Destination:          sq_b_anim/x_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.525ns (Levels of Logic = 3)
  Clock Path Skew:      -0.056ns (0.604 - 0.660)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_7 to sq_b_anim/x_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y43.BQ       Tcko                  0.391   display/v_count<9>
                                                       display/v_count_7
    SLICE_X8Y42.B5       net (fanout=14)       0.842   display/v_count<7>
    SLICE_X8Y42.B        Tilo                  0.203   N67
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW1
    SLICE_X16Y43.B2      net (fanout=3)        1.115   N47
    SLICE_X16Y43.B       Tilo                  0.203   sq_a_anim/y_dir
                                                       display/o_animate
    SLICE_X14Y17.B2      net (fanout=56)       2.430   animate
    SLICE_X14Y17.CLK     Tas                   0.341   sq_b_anim/x<8>
                                                       sq_b_anim/x_6_rstpot
                                                       sq_b_anim/x_6
    -------------------------------------------------  ---------------------------
    Total                                      5.525ns (1.138ns logic, 4.387ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_1 (FF)
  Destination:          sq_b_anim/x_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.382ns (Levels of Logic = 3)
  Clock Path Skew:      -0.049ns (0.604 - 0.653)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_1 to sq_b_anim/x_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.CQ       Tcko                  0.391   display/v_count<3>
                                                       display/v_count_1
    SLICE_X6Y43.C1       net (fanout=8)        0.880   display/v_count<1>
    SLICE_X6Y43.C        Tilo                  0.205   N11
                                                       display/Mmux_v_count[9]_v_count[9]_mux_28_OUT4111
    SLICE_X16Y43.B4      net (fanout=8)        0.932   display/Mmux_v_count[9]_v_count[9]_mux_28_OUT411
    SLICE_X16Y43.B       Tilo                  0.203   sq_a_anim/y_dir
                                                       display/o_animate
    SLICE_X14Y17.B2      net (fanout=56)       2.430   animate
    SLICE_X14Y17.CLK     Tas                   0.341   sq_b_anim/x<8>
                                                       sq_b_anim/x_6_rstpot
                                                       sq_b_anim/x_6
    -------------------------------------------------  ---------------------------
    Total                                      5.382ns (1.140ns logic, 4.242ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Paths for end point sq_c_anim/x_6 (SLICE_X0Y28.B3), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_2 (FF)
  Destination:          sq_c_anim/x_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.735ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.646 - 0.651)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_2 to sq_c_anim/x_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y37.BQ       Tcko                  0.391   display/h_count<4>
                                                       display/h_count_2
    SLICE_X8Y42.B1       net (fanout=6)        1.016   display/h_count<2>
    SLICE_X8Y42.B        Tilo                  0.203   N67
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW1
    SLICE_X16Y43.B2      net (fanout=3)        1.115   N47
    SLICE_X16Y43.B       Tilo                  0.203   sq_a_anim/y_dir
                                                       display/o_animate
    SLICE_X0Y28.B3       net (fanout=56)       2.518   animate
    SLICE_X0Y28.CLK      Tas                   0.289   sq_c_anim/x<8>
                                                       sq_c_anim/x_6_rstpot
                                                       sq_c_anim/x_6
    -------------------------------------------------  ---------------------------
    Total                                      5.735ns (1.086ns logic, 4.649ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_7 (FF)
  Destination:          sq_c_anim/x_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.561ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.646 - 0.660)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_7 to sq_c_anim/x_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y43.BQ       Tcko                  0.391   display/v_count<9>
                                                       display/v_count_7
    SLICE_X8Y42.B5       net (fanout=14)       0.842   display/v_count<7>
    SLICE_X8Y42.B        Tilo                  0.203   N67
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW1
    SLICE_X16Y43.B2      net (fanout=3)        1.115   N47
    SLICE_X16Y43.B       Tilo                  0.203   sq_a_anim/y_dir
                                                       display/o_animate
    SLICE_X0Y28.B3       net (fanout=56)       2.518   animate
    SLICE_X0Y28.CLK      Tas                   0.289   sq_c_anim/x<8>
                                                       sq_c_anim/x_6_rstpot
                                                       sq_c_anim/x_6
    -------------------------------------------------  ---------------------------
    Total                                      5.561ns (1.086ns logic, 4.475ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_1 (FF)
  Destination:          sq_c_anim/x_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.418ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.646 - 0.653)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_1 to sq_c_anim/x_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.CQ       Tcko                  0.391   display/v_count<3>
                                                       display/v_count_1
    SLICE_X6Y43.C1       net (fanout=8)        0.880   display/v_count<1>
    SLICE_X6Y43.C        Tilo                  0.205   N11
                                                       display/Mmux_v_count[9]_v_count[9]_mux_28_OUT4111
    SLICE_X16Y43.B4      net (fanout=8)        0.932   display/Mmux_v_count[9]_v_count[9]_mux_28_OUT411
    SLICE_X16Y43.B       Tilo                  0.203   sq_a_anim/y_dir
                                                       display/o_animate
    SLICE_X0Y28.B3       net (fanout=56)       2.518   animate
    SLICE_X0Y28.CLK      Tas                   0.289   sq_c_anim/x<8>
                                                       sq_c_anim/x_6_rstpot
                                                       sq_c_anim/x_6
    -------------------------------------------------  ---------------------------
    Total                                      5.418ns (1.088ns logic, 4.330ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Paths for end point sq_c_anim/x_2 (SLICE_X1Y26.B4), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_2 (FF)
  Destination:          sq_c_anim/x_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.692ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.642 - 0.651)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_2 to sq_c_anim/x_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y37.BQ       Tcko                  0.391   display/h_count<4>
                                                       display/h_count_2
    SLICE_X8Y42.B1       net (fanout=6)        1.016   display/h_count<2>
    SLICE_X8Y42.B        Tilo                  0.203   N67
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW1
    SLICE_X16Y43.B2      net (fanout=3)        1.115   N47
    SLICE_X16Y43.B       Tilo                  0.203   sq_a_anim/y_dir
                                                       display/o_animate
    SLICE_X1Y26.B4       net (fanout=56)       2.442   animate
    SLICE_X1Y26.CLK      Tas                   0.322   sq_c_anim/x<4>
                                                       sq_c_anim/x_2_rstpot
                                                       sq_c_anim/x_2
    -------------------------------------------------  ---------------------------
    Total                                      5.692ns (1.119ns logic, 4.573ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_7 (FF)
  Destination:          sq_c_anim/x_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.518ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.642 - 0.660)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_7 to sq_c_anim/x_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y43.BQ       Tcko                  0.391   display/v_count<9>
                                                       display/v_count_7
    SLICE_X8Y42.B5       net (fanout=14)       0.842   display/v_count<7>
    SLICE_X8Y42.B        Tilo                  0.203   N67
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW1
    SLICE_X16Y43.B2      net (fanout=3)        1.115   N47
    SLICE_X16Y43.B       Tilo                  0.203   sq_a_anim/y_dir
                                                       display/o_animate
    SLICE_X1Y26.B4       net (fanout=56)       2.442   animate
    SLICE_X1Y26.CLK      Tas                   0.322   sq_c_anim/x<4>
                                                       sq_c_anim/x_2_rstpot
                                                       sq_c_anim/x_2
    -------------------------------------------------  ---------------------------
    Total                                      5.518ns (1.119ns logic, 4.399ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_1 (FF)
  Destination:          sq_c_anim/x_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.375ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.642 - 0.653)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_1 to sq_c_anim/x_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.CQ       Tcko                  0.391   display/v_count<3>
                                                       display/v_count_1
    SLICE_X6Y43.C1       net (fanout=8)        0.880   display/v_count<1>
    SLICE_X6Y43.C        Tilo                  0.205   N11
                                                       display/Mmux_v_count[9]_v_count[9]_mux_28_OUT4111
    SLICE_X16Y43.B4      net (fanout=8)        0.932   display/Mmux_v_count[9]_v_count[9]_mux_28_OUT411
    SLICE_X16Y43.B       Tilo                  0.203   sq_a_anim/y_dir
                                                       display/o_animate
    SLICE_X1Y26.B4       net (fanout=56)       2.442   animate
    SLICE_X1Y26.CLK      Tas                   0.322   sq_c_anim/x<4>
                                                       sq_c_anim/x_2_rstpot
                                                       sq_c_anim/x_2
    -------------------------------------------------  ---------------------------
    Total                                      5.375ns (1.121ns logic, 4.254ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cnt_13 (SLICE_X7Y44.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cnt_13 (FF)
  Destination:          cnt_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cnt_13 to cnt_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y44.AQ       Tcko                  0.198   cnt_15
                                                       cnt_13
    SLICE_X7Y44.A6       net (fanout=2)        0.023   cnt_13
    SLICE_X7Y44.CLK      Tah         (-Th)    -0.215   cnt_15
                                                       Madd_n0069_xor<14>11_INV_0
                                                       cnt_13
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point display/v_count_2 (SLICE_X9Y43.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               display/v_count_1 (FF)
  Destination:          display/v_count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: display/v_count_1 to display/v_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.CQ       Tcko                  0.198   display/v_count<3>
                                                       display/v_count_1
    SLICE_X9Y43.C5       net (fanout=8)        0.083   display/v_count<1>
    SLICE_X9Y43.CLK      Tah         (-Th)    -0.155   display/v_count<3>
                                                       display/Mmux_v_count[9]_v_count[9]_mux_28_OUT31
                                                       display/v_count_2
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.353ns logic, 0.083ns route)
                                                       (81.0% logic, 19.0% route)

--------------------------------------------------------------------------------

Paths for end point sq_c_anim/y_5 (SLICE_X2Y51.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sq_c_anim/y_5 (FF)
  Destination:          sq_c_anim/y_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sq_c_anim/y_5 to sq_c_anim/y_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y51.AQ       Tcko                  0.200   sq_c_anim/y<8>
                                                       sq_c_anim/y_5
    SLICE_X2Y51.A6       net (fanout=10)       0.049   sq_c_anim/y<5>
    SLICE_X2Y51.CLK      Tah         (-Th)    -0.190   sq_c_anim/y<8>
                                                       sq_c_anim/y_5_rstpot
                                                       sq_c_anim/y_5
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.390ns logic, 0.049ns route)
                                                       (88.8% logic, 11.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: sq_c_anim/y<8>/CLK
  Logical resource: sq_c_anim/y_5/CK
  Location pin: SLICE_X2Y51.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: sq_c_anim/y<8>/CLK
  Logical resource: sq_c_anim/y_6/CK
  Location pin: SLICE_X2Y51.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.781|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2757 paths, 0 nets, and 986 connections

Design statistics:
   Minimum period:   5.781ns{1}   (Maximum frequency: 172.980MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 14 16:07:55 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 394 MB



