==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2014.4
Copyright (C) 2014 Xilinx Inc. All rights reserved.

==============================================================

@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [SYN-201] Setting up clock 'default' with a period of 6.66667ns.
@I [HLS-10] Analyzing design file 'top.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [XFORM-603] Inlining function 'hls::Mat<1080, 1920, 32>::init' into 'hls::Mat<1080, 1920, 32>::Mat.1' (/opt/Xilinx/Vivado_HLS/2014.4/common/technology/autopilot/hls/hls_video_core.h:476).
@I [XFORM-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 1080, 1920, 32>' (/opt/Xilinx/Vivado_HLS/2014.4/common/technology/autopilot/hls/hls_video_io.h:92).
@I [XFORM-603] Inlining function 'hls::Mat<1080, 1920, 32>::write' into 'hls::Mat<1080, 1920, 32>::operator<<' (/opt/Xilinx/Vivado_HLS/2014.4/common/technology/autopilot/hls/hls_video_core.h:551).
@I [XFORM-603] Inlining function 'hls::Mat<1080, 1920, 32>::operator<<' into 'hls::AXIvideo2Mat<32, 1080, 1920, 32>' (/opt/Xilinx/Vivado_HLS/2014.4/common/technology/autopilot/hls/hls_video_io.h:94).
@I [XFORM-603] Inlining function 'hls::Mat<1080, 1920, 32>::operator<<' into 'image_filter' (top.cpp:201).
@I [XFORM-603] Inlining function 'hls::Mat<1080, 1920, 32>::read' into 'hls::Mat<1080, 1920, 32>::operator>>' (/opt/Xilinx/Vivado_HLS/2014.4/common/technology/autopilot/hls/hls_video_core.h:545).
@I [XFORM-603] Inlining function 'hls::Mat<1080, 1920, 32>::operator>>' into 'hls::Mat2AXIvideo<32, 1080, 1920, 32>' (/opt/Xilinx/Vivado_HLS/2014.4/common/technology/autopilot/hls/hls_video_io.h:140).
@I [XFORM-603] Inlining function 'hls::Mat<1080, 1920, 32>::operator>>' into 'image_filter' (top.cpp:170).
@I [XFORM-603] Inlining function 'hls::AXISetBitFields<32, unsigned char>' into 'hls::Mat2AXIvideo<32, 1080, 1920, 32>' (/opt/Xilinx/Vivado_HLS/2014.4/common/technology/autopilot/hls/hls_video_io.h:143).
@I [HLS-10] Checking synthesizability ...
@W [SYNCHK-23] /opt/Xilinx/Vivado_HLS/2014.4/common/technology/autopilot/hls/hls_axi_io.h:49: variable-indexed range selection may cause suboptimal QoR.
@I [SYNCHK-10] 0 error(s), 1 warning(s).
@W [XFORM-1103] Ignored data pack directive on non-struct variable 'img_1.data_stream.V' (top.cpp:147).
@W [XFORM-1103] Ignored data pack directive on non-struct variable 'img_0.data_stream.V' (top.cpp:146).
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-2.1' (top.cpp:163) in function 'image_filter' for pipelining.
@I [XFORM-502] Unrolling all sub-loops inside loop 'loop_width' (/opt/Xilinx/Vivado_HLS/2014.4/common/technology/autopilot/hls/hls_video_io.h:70) in function 'hls::AXIvideo2Mat<32, 1080, 1920, 32>' for pipelining.
@I [XFORM-502] Unrolling all sub-loops inside loop 'loop_width' (/opt/Xilinx/Vivado_HLS/2014.4/common/technology/autopilot/hls/hls_video_io.h:125) in function 'hls::Mat2AXIvideo<32, 1080, 1920, 32>' for pipelining.
@I [XFORM-502] Unrolling all loops for pipelining in function 'sobel_operator' (top.cpp:86).
@I [XFORM-501] Unrolling loop 'Loop-2.1.1' (/opt/Xilinx/Vivado_HLS/2014.4/common/technology/autopilot/hls/hls_video_core.h:511) in function 'image_filter' completely.
@I [XFORM-501] Unrolling loop 'Loop-2.1.2' (top.cpp:173) in function 'image_filter' completely.
@I [XFORM-501] Unrolling loop 'Loop-2.1.3' (/opt/Xilinx/Vivado_HLS/2014.4/common/technology/autopilot/hls/hls_video_core.h:535) in function 'image_filter' completely.
@I [XFORM-501] Unrolling loop 'loop_channels' (/opt/Xilinx/Vivado_HLS/2014.4/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 1080, 1920, 32>' completely.
@I [XFORM-501] Unrolling loop 'Loop-2.1.2' (/opt/Xilinx/Vivado_HLS/2014.4/common/technology/autopilot/hls/hls_video_core.h:535) in function 'hls::AXIvideo2Mat<32, 1080, 1920, 32>' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.1' (/opt/Xilinx/Vivado_HLS/2014.4/common/technology/autopilot/hls/hls_video_core.h:511) in function 'hls::Mat2AXIvideo<32, 1080, 1920, 32>' completely.
@I [XFORM-501] Unrolling loop 'loop_channels' (/opt/Xilinx/Vivado_HLS/2014.4/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<32, 1080, 1920, 32>' completely.
@I [XFORM-501] Unrolling loop 'y_dir_sobel' (top.cpp:107) in function 'sobel_operator' completely.
@I [XFORM-501] Unrolling loop 'x_dir_sobel' (top.cpp:110) in function 'sobel_operator' completely.
@I [XFORM-102] Partitioning array 's.val.assign' (/opt/Xilinx/Vivado_HLS/2014.4/common/technology/autopilot/hls/hls_video_core.h:452) automatically.
@I [XFORM-102] Partitioning array 'y_window.0' automatically.
@I [XFORM-102] Partitioning array 'y_window.1' automatically.
@I [XFORM-102] Partitioning array 'y_window.2' automatically.
@I [XFORM-102] Partitioning array 's.val.assign.1' (/opt/Xilinx/Vivado_HLS/2014.4/common/technology/autopilot/hls/hls_video_core.h:452) automatically.
@I [XFORM-102] Partitioning array 'y_window' (top.cpp:153) in dimension 1 automatically.
@I [XFORM-102] Partitioning array '' automatically.
@I [XFORM-102] Partitioning array '' automatically.
@I [XFORM-102] Partitioning array '' automatically.
@I [XFORM-102] Partitioning array '' automatically.
@I [XFORM-102] Partitioning array 'y_window.0' (top.cpp:153) automatically.
@I [XFORM-102] Partitioning array 'y_window.1' (top.cpp:153) automatically.
@I [XFORM-102] Partitioning array 'y_window.2' (top.cpp:153) automatically.
@I [XFORM-102] Automatically partitioning streamed array 'img_0.data_stream.V' (top.cpp:146) .
@I [XFORM-102] Automatically partitioning streamed array 'img_1.data_stream.V' (top.cpp:147) .
@I [XFORM-101] Partitioning array 'sepia.val' (top.cpp:192) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'line_buffer.val' (top.cpp:154) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'p.val' (top.cpp:166) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'pix.val' (top.cpp:167) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'scl.val' (/opt/Xilinx/Vivado_HLS/2014.4/common/technology/autopilot/hls/hls_video_core.h:504) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'pix.val' (/opt/Xilinx/Vivado_HLS/2014.4/common/technology/autopilot/hls/hls_video_io.h:54) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'pix.val' (/opt/Xilinx/Vivado_HLS/2014.4/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'scl.val' (/opt/Xilinx/Vivado_HLS/2014.4/common/technology/autopilot/hls/hls_video_core.h:504) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'img_0.data_stream.V' (top.cpp:146) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'img_1.data_stream.V' (top.cpp:147) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'line_buffer.val.0' (top.cpp:154) in dimension 2 completely.
@I [XFORM-101] Partitioning array 'line_buffer.val.1' (top.cpp:154) in dimension 2 completely.
@I [XFORM-101] Partitioning array 'line_buffer.val.2' (top.cpp:154) in dimension 2 completely.
@I [XFORM-721] Changing loop 'Loop_1_proc' (top.cpp:161) to a process function for dataflow in function 'image_filter'.
@I [XFORM-712] Applying dataflow to function 'image_filter' (top.cpp:134), detected/extracted 4 process function(s):
	 'Block__proc'
	 'hls::AXIvideo2Mat<32, 1080, 1920, 32>'
	 'Loop_1_proc'
	 'hls::Mat2AXIvideo<32, 1080, 1920, 32>'.
@I [XFORM-401] Performing if-conversion on hyperblock from (top.cpp:118:5) to (top.cpp:128:3) in function 'sobel_operator'... converting 3 basic blocks.
@I [XFORM-602] Inlining function 'rgb2y' into 'Loop_1_proc' (top.cpp:178) automatically.
@I [XFORM-602] Inlining function 'sobel_operator' into 'Loop_1_proc' (top.cpp:189) automatically.
@I [XFORM-602] Inlining function 'sepia_filter' into 'Loop_1_proc' (top.cpp:192) automatically.
@I [XFORM-11] Balancing expressions in function 'rgb2y' (top.cpp:53:3)...3 expression(s) balanced.
@I [XFORM-11] Balancing expressions in function 'Loop_1_proc' (top.cpp:53:37)...12 expression(s) balanced.
@I [XFORM-11] Balancing expressions in function 'Block__proc' (/opt/Xilinx/Vivado_HLS/2014.4/common/technology/autopilot/hls/hls_video_core.h:488:2)...3 expression(s) balanced.
@W [XFORM-631] Renaming function 'hls::AXIvideo2Mat<32, 1080, 1920, 32>' (/opt/Xilinx/Vivado_HLS/2014.4/common/technology/autopilot/hls/hls_video_io.h:49:46) into AXIvideo2Mat.
@W [XFORM-631] Renaming function 'hls::Mat2AXIvideo<32, 1080, 1920, 32>' (/opt/Xilinx/Vivado_HLS/2014.4/common/technology/autopilot/hls/hls_video_io.h:72:47) into Mat2AXIvideo.
@I [HLS-111] Elapsed time: 13.3146 seconds; current memory usage: 158 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'image_filter' ...
@W [SYN-103] Legalizing function name 'image_filter_Block__proc' to 'image_filter_Block_proc'.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'image_filter_Block_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.046784 seconds; current memory usage: 158 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'image_filter_Block_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.009884 seconds; current memory usage: 158 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'image_filter_AXIvideo2Mat' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'loop_wait_for_start'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-61] Pipelining loop 'loop_width'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-61] Pipelining loop 'loop_wait_for_eol'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.142171 seconds; current memory usage: 158 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'image_filter_AXIvideo2Mat' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.023548 seconds; current memory usage: 158 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'image_filter_Loop_1_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 1.1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 11.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.555656 seconds; current memory usage: 159 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'image_filter_Loop_1_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.080384 seconds; current memory usage: 160 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'image_filter_Mat2AXIvideo' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'loop_width'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.189695 seconds; current memory usage: 160 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'image_filter_Mat2AXIvideo' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.012764 seconds; current memory usage: 161 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'image_filter' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.063445 seconds; current memory usage: 161 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'image_filter' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.08559 seconds; current memory usage: 161 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'image_filter_Block_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'image_filter_Block_proc'.
@I [HLS-111] Elapsed time: 0.079474 seconds; current memory usage: 161 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'image_filter_AXIvideo2Mat' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'image_filter_AXIvideo2Mat'.
@I [HLS-111] Elapsed time: 0.053421 seconds; current memory usage: 162 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'image_filter_Loop_1_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'image_filter_mul_10ns_12ns_22_2': 1 instance(s).
@I [RTGEN-100] Generating core module 'image_filter_mul_8ns_6ns_13_3': 3 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'image_filter_Loop_1_proc'.
@I [HLS-111] Elapsed time: 0.183757 seconds; current memory usage: 164 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'image_filter_Mat2AXIvideo' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'image_filter_Mat2AXIvideo'.
@I [HLS-111] Elapsed time: 0.298776 seconds; current memory usage: 168 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'image_filter' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'image_filter/INPUT_STREAM_V_data_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/INPUT_STREAM_V_keep_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/INPUT_STREAM_V_strb_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/INPUT_STREAM_V_user_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/INPUT_STREAM_V_last_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/INPUT_STREAM_V_id_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/INPUT_STREAM_V_dest_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/OUTPUT_STREAM_V_data_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/OUTPUT_STREAM_V_keep_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/OUTPUT_STREAM_V_strb_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/OUTPUT_STREAM_V_user_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/OUTPUT_STREAM_V_last_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/OUTPUT_STREAM_V_id_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/OUTPUT_STREAM_V_dest_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/rows' to 'ap_stable'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/cols' to 'ap_stable'.
@I [RTGEN-500] Setting interface mode on function 'image_filter' to 'ap_ctrl_hs'.
@I [RTGEN-100] Finished creating RTL model for 'image_filter'.
@I [HLS-111] Elapsed time: 0.059891 seconds; current memory usage: 169 MB.
@I [RTMG-282] Generating pipelined core: 'image_filter_mul_8ns_6ns_13_3_MAC3S_0'
@I [RTMG-282] Generating pipelined core: 'image_filter_mul_10ns_12ns_22_2_AM2S_0'
@I [RTMG-278] Implementing memory 'image_filter_Loop_1_proc_line_buffer_0_0_val_ram' using block RAMs.
@I [RTMG-285] Implementing FIFO 'FIFO_image_filter_img_0_rows_V_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_image_filter_img_0_cols_V_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_image_filter_img_1_rows_V' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_image_filter_img_1_cols_V' using Shift Registers.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'image_filter'.
@I [WVHDL-304] Generating RTL VHDL for 'image_filter'.
@I [WVLOG-307] Generating RTL Verilog for 'image_filter'.
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.
@I [HLS-112] Total elapsed time: 242.220 seconds; peak memory usage: 169 MB.
@I [LIC-101] Checked in feature [HLS]
