//
// Copyright (c) 2011 NVIDIA Corporation. 
// All rights reserved. 
// 
// Redistribution and use in source and binary forms, with or without 
// modification, are permitted provided that the following conditions are met: 
// 
// Redistributions of source code must retain the above copyright notice, 
// this list of conditions and the following disclaimer. 
// 
// Redistributions in binary form must reproduce the above copyright notice, 
// this list of conditions and the following disclaimer in the documentation 
// and/or other materials provided with the distribution. 
// 
// Neither the name of the NVIDIA Corporation nor the names of its contributors 
// may be used to endorse or promote products derived from this software 
// without specific prior written permission. 
// 
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE 
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE 
// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE 
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR 
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF 
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS 
// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN 
// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE 
// POSSIBILITY OF SUCH DAMAGE. 
//

//
// DO NOT EDIT - generated by simspec!
//

#ifndef ___ARUSB_H_INC_
#define ___ARUSB_H_INC_

// Register USB2_CONTROLLER_USB2D_ID_0  
#define USB2_CONTROLLER_USB2D_ID_0                      _MK_ADDR_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ID_0_SECURE                       0x0
#define USB2_CONTROLLER_USB2D_ID_0_WORD_COUNT                   0x1
#define USB2_CONTROLLER_USB2D_ID_0_RESET_VAL                    _MK_MASK_CONST(0xe401f906)
#define USB2_CONTROLLER_USB2D_ID_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_CONTROLLER_USB2D_ID_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ID_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ID_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define USB2_CONTROLLER_USB2D_ID_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ID_0_CIVERSION_SHIFT                      _MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_USB2D_ID_0_CIVERSION_FIELD                      _MK_FIELD_CONST(0x7, USB2_CONTROLLER_USB2D_ID_0_CIVERSION_SHIFT)
#define USB2_CONTROLLER_USB2D_ID_0_CIVERSION_RANGE                      31:29
#define USB2_CONTROLLER_USB2D_ID_0_CIVERSION_WOFFSET                    0x0
#define USB2_CONTROLLER_USB2D_ID_0_CIVERSION_DEFAULT                    _MK_MASK_CONST(0x7)
#define USB2_CONTROLLER_USB2D_ID_0_CIVERSION_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define USB2_CONTROLLER_USB2D_ID_0_CIVERSION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ID_0_CIVERSION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_ID_0_VERSION_SHIFT                        _MK_SHIFT_CONST(25)
#define USB2_CONTROLLER_USB2D_ID_0_VERSION_FIELD                        _MK_FIELD_CONST(0xf, USB2_CONTROLLER_USB2D_ID_0_VERSION_SHIFT)
#define USB2_CONTROLLER_USB2D_ID_0_VERSION_RANGE                        28:25
#define USB2_CONTROLLER_USB2D_ID_0_VERSION_WOFFSET                      0x0
#define USB2_CONTROLLER_USB2D_ID_0_VERSION_DEFAULT                      _MK_MASK_CONST(0x2)
#define USB2_CONTROLLER_USB2D_ID_0_VERSION_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define USB2_CONTROLLER_USB2D_ID_0_VERSION_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ID_0_VERSION_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_ID_0_REVISION_SHIFT                       _MK_SHIFT_CONST(21)
#define USB2_CONTROLLER_USB2D_ID_0_REVISION_FIELD                       _MK_FIELD_CONST(0xf, USB2_CONTROLLER_USB2D_ID_0_REVISION_SHIFT)
#define USB2_CONTROLLER_USB2D_ID_0_REVISION_RANGE                       24:21
#define USB2_CONTROLLER_USB2D_ID_0_REVISION_WOFFSET                     0x0
#define USB2_CONTROLLER_USB2D_ID_0_REVISION_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ID_0_REVISION_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define USB2_CONTROLLER_USB2D_ID_0_REVISION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ID_0_REVISION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_ID_0_TAG_SHIFT                    _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_ID_0_TAG_FIELD                    _MK_FIELD_CONST(0x1f, USB2_CONTROLLER_USB2D_ID_0_TAG_SHIFT)
#define USB2_CONTROLLER_USB2D_ID_0_TAG_RANGE                    20:16
#define USB2_CONTROLLER_USB2D_ID_0_TAG_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ID_0_TAG_DEFAULT                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ID_0_TAG_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define USB2_CONTROLLER_USB2D_ID_0_TAG_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ID_0_TAG_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_ID_0_NID_SHIFT                    _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_ID_0_NID_FIELD                    _MK_FIELD_CONST(0xff, USB2_CONTROLLER_USB2D_ID_0_NID_SHIFT)
#define USB2_CONTROLLER_USB2D_ID_0_NID_RANGE                    15:8
#define USB2_CONTROLLER_USB2D_ID_0_NID_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ID_0_NID_DEFAULT                  _MK_MASK_CONST(0xf9)
#define USB2_CONTROLLER_USB2D_ID_0_NID_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define USB2_CONTROLLER_USB2D_ID_0_NID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ID_0_NID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_ID_0_ID_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_ID_0_ID_FIELD                     _MK_FIELD_CONST(0xff, USB2_CONTROLLER_USB2D_ID_0_ID_SHIFT)
#define USB2_CONTROLLER_USB2D_ID_0_ID_RANGE                     7:0
#define USB2_CONTROLLER_USB2D_ID_0_ID_WOFFSET                   0x0
#define USB2_CONTROLLER_USB2D_ID_0_ID_DEFAULT                   _MK_MASK_CONST(0x6)
#define USB2_CONTROLLER_USB2D_ID_0_ID_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define USB2_CONTROLLER_USB2D_ID_0_ID_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ID_0_ID_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register USB2_CONTROLLER_USB2D_HW_GENERAL_0  
#define USB2_CONTROLLER_USB2D_HW_GENERAL_0                      _MK_ADDR_CONST(0x4)
#define USB2_CONTROLLER_USB2D_HW_GENERAL_0_SECURE                       0x0
#define USB2_CONTROLLER_USB2D_HW_GENERAL_0_WORD_COUNT                   0x1
#define USB2_CONTROLLER_USB2D_HW_GENERAL_0_RESET_VAL                    _MK_MASK_CONST(0x35)
#define USB2_CONTROLLER_USB2D_HW_GENERAL_0_RESET_MASK                   _MK_MASK_CONST(0xff7)
#define USB2_CONTROLLER_USB2D_HW_GENERAL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HW_GENERAL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HW_GENERAL_0_READ_MASK                    _MK_MASK_CONST(0xff7)
#define USB2_CONTROLLER_USB2D_HW_GENERAL_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HW_GENERAL_0_SM_SHIFT                     _MK_SHIFT_CONST(10)
#define USB2_CONTROLLER_USB2D_HW_GENERAL_0_SM_FIELD                     _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_HW_GENERAL_0_SM_SHIFT)
#define USB2_CONTROLLER_USB2D_HW_GENERAL_0_SM_RANGE                     11:10
#define USB2_CONTROLLER_USB2D_HW_GENERAL_0_SM_WOFFSET                   0x0
#define USB2_CONTROLLER_USB2D_HW_GENERAL_0_SM_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HW_GENERAL_0_SM_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_USB2D_HW_GENERAL_0_SM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HW_GENERAL_0_SM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_HW_GENERAL_0_PHYM_SHIFT                   _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_USB2D_HW_GENERAL_0_PHYM_FIELD                   _MK_FIELD_CONST(0xf, USB2_CONTROLLER_USB2D_HW_GENERAL_0_PHYM_SHIFT)
#define USB2_CONTROLLER_USB2D_HW_GENERAL_0_PHYM_RANGE                   9:6
#define USB2_CONTROLLER_USB2D_HW_GENERAL_0_PHYM_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_HW_GENERAL_0_PHYM_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HW_GENERAL_0_PHYM_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define USB2_CONTROLLER_USB2D_HW_GENERAL_0_PHYM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HW_GENERAL_0_PHYM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_HW_GENERAL_0_PHYW_SHIFT                   _MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_USB2D_HW_GENERAL_0_PHYW_FIELD                   _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_HW_GENERAL_0_PHYW_SHIFT)
#define USB2_CONTROLLER_USB2D_HW_GENERAL_0_PHYW_RANGE                   5:4
#define USB2_CONTROLLER_USB2D_HW_GENERAL_0_PHYW_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_HW_GENERAL_0_PHYW_DEFAULT                 _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_USB2D_HW_GENERAL_0_PHYW_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_USB2D_HW_GENERAL_0_PHYW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HW_GENERAL_0_PHYW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_HW_GENERAL_0_CLKC_SHIFT                   _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HW_GENERAL_0_CLKC_FIELD                   _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_HW_GENERAL_0_CLKC_SHIFT)
#define USB2_CONTROLLER_USB2D_HW_GENERAL_0_CLKC_RANGE                   2:1
#define USB2_CONTROLLER_USB2D_HW_GENERAL_0_CLKC_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_HW_GENERAL_0_CLKC_DEFAULT                 _MK_MASK_CONST(0x2)
#define USB2_CONTROLLER_USB2D_HW_GENERAL_0_CLKC_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_USB2D_HW_GENERAL_0_CLKC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HW_GENERAL_0_CLKC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_HW_GENERAL_0_RT_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HW_GENERAL_0_RT_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HW_GENERAL_0_RT_SHIFT)
#define USB2_CONTROLLER_USB2D_HW_GENERAL_0_RT_RANGE                     0:0
#define USB2_CONTROLLER_USB2D_HW_GENERAL_0_RT_WOFFSET                   0x0
#define USB2_CONTROLLER_USB2D_HW_GENERAL_0_RT_DEFAULT                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_HW_GENERAL_0_RT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_HW_GENERAL_0_RT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HW_GENERAL_0_RT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register USB2_CONTROLLER_USB2D_HW_HOST_0  
#define USB2_CONTROLLER_USB2D_HW_HOST_0                 _MK_ADDR_CONST(0x8)
#define USB2_CONTROLLER_USB2D_HW_HOST_0_SECURE                  0x0
#define USB2_CONTROLLER_USB2D_HW_HOST_0_WORD_COUNT                      0x1
#define USB2_CONTROLLER_USB2D_HW_HOST_0_RESET_VAL                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_HW_HOST_0_RESET_MASK                      _MK_MASK_CONST(0xf)
#define USB2_CONTROLLER_USB2D_HW_HOST_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HW_HOST_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HW_HOST_0_READ_MASK                       _MK_MASK_CONST(0xf)
#define USB2_CONTROLLER_USB2D_HW_HOST_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HW_HOST_0_NPORT_SHIFT                     _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HW_HOST_0_NPORT_FIELD                     _MK_FIELD_CONST(0x7, USB2_CONTROLLER_USB2D_HW_HOST_0_NPORT_SHIFT)
#define USB2_CONTROLLER_USB2D_HW_HOST_0_NPORT_RANGE                     3:1
#define USB2_CONTROLLER_USB2D_HW_HOST_0_NPORT_WOFFSET                   0x0
#define USB2_CONTROLLER_USB2D_HW_HOST_0_NPORT_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HW_HOST_0_NPORT_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define USB2_CONTROLLER_USB2D_HW_HOST_0_NPORT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HW_HOST_0_NPORT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_HW_HOST_0_HC_SHIFT                        _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HW_HOST_0_HC_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HW_HOST_0_HC_SHIFT)
#define USB2_CONTROLLER_USB2D_HW_HOST_0_HC_RANGE                        0:0
#define USB2_CONTROLLER_USB2D_HW_HOST_0_HC_WOFFSET                      0x0
#define USB2_CONTROLLER_USB2D_HW_HOST_0_HC_DEFAULT                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_HW_HOST_0_HC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_HW_HOST_0_HC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HW_HOST_0_HC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register USB2_CONTROLLER_USB2D_HW_DEVICE_0  
#define USB2_CONTROLLER_USB2D_HW_DEVICE_0                       _MK_ADDR_CONST(0xc)
#define USB2_CONTROLLER_USB2D_HW_DEVICE_0_SECURE                        0x0
#define USB2_CONTROLLER_USB2D_HW_DEVICE_0_WORD_COUNT                    0x1
#define USB2_CONTROLLER_USB2D_HW_DEVICE_0_RESET_VAL                     _MK_MASK_CONST(0x21)
#define USB2_CONTROLLER_USB2D_HW_DEVICE_0_RESET_MASK                    _MK_MASK_CONST(0x3f)
#define USB2_CONTROLLER_USB2D_HW_DEVICE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HW_DEVICE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HW_DEVICE_0_READ_MASK                     _MK_MASK_CONST(0x3f)
#define USB2_CONTROLLER_USB2D_HW_DEVICE_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HW_DEVICE_0_DEVEP_SHIFT                   _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HW_DEVICE_0_DEVEP_FIELD                   _MK_FIELD_CONST(0x1f, USB2_CONTROLLER_USB2D_HW_DEVICE_0_DEVEP_SHIFT)
#define USB2_CONTROLLER_USB2D_HW_DEVICE_0_DEVEP_RANGE                   5:1
#define USB2_CONTROLLER_USB2D_HW_DEVICE_0_DEVEP_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_HW_DEVICE_0_DEVEP_DEFAULT                 _MK_MASK_CONST(0x10)
#define USB2_CONTROLLER_USB2D_HW_DEVICE_0_DEVEP_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define USB2_CONTROLLER_USB2D_HW_DEVICE_0_DEVEP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HW_DEVICE_0_DEVEP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_HW_DEVICE_0_DC_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HW_DEVICE_0_DC_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HW_DEVICE_0_DC_SHIFT)
#define USB2_CONTROLLER_USB2D_HW_DEVICE_0_DC_RANGE                      0:0
#define USB2_CONTROLLER_USB2D_HW_DEVICE_0_DC_WOFFSET                    0x0
#define USB2_CONTROLLER_USB2D_HW_DEVICE_0_DC_DEFAULT                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_HW_DEVICE_0_DC_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_HW_DEVICE_0_DC_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HW_DEVICE_0_DC_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register USB2_CONTROLLER_USB2D_HW_TXBUF_0  
#define USB2_CONTROLLER_USB2D_HW_TXBUF_0                        _MK_ADDR_CONST(0x10)
#define USB2_CONTROLLER_USB2D_HW_TXBUF_0_SECURE                         0x0
#define USB2_CONTROLLER_USB2D_HW_TXBUF_0_WORD_COUNT                     0x1
#define USB2_CONTROLLER_USB2D_HW_TXBUF_0_RESET_VAL                      _MK_MASK_CONST(0x70b08)
#define USB2_CONTROLLER_USB2D_HW_TXBUF_0_RESET_MASK                     _MK_MASK_CONST(0xffffff)
#define USB2_CONTROLLER_USB2D_HW_TXBUF_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HW_TXBUF_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HW_TXBUF_0_READ_MASK                      _MK_MASK_CONST(0xffffff)
#define USB2_CONTROLLER_USB2D_HW_TXBUF_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HW_TXBUF_0_TXCHANADD_SHIFT                        _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HW_TXBUF_0_TXCHANADD_FIELD                        _MK_FIELD_CONST(0xff, USB2_CONTROLLER_USB2D_HW_TXBUF_0_TXCHANADD_SHIFT)
#define USB2_CONTROLLER_USB2D_HW_TXBUF_0_TXCHANADD_RANGE                        23:16
#define USB2_CONTROLLER_USB2D_HW_TXBUF_0_TXCHANADD_WOFFSET                      0x0
#define USB2_CONTROLLER_USB2D_HW_TXBUF_0_TXCHANADD_DEFAULT                      _MK_MASK_CONST(0x7)
#define USB2_CONTROLLER_USB2D_HW_TXBUF_0_TXCHANADD_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define USB2_CONTROLLER_USB2D_HW_TXBUF_0_TXCHANADD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HW_TXBUF_0_TXCHANADD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_HW_TXBUF_0_TXADD_SHIFT                    _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_HW_TXBUF_0_TXADD_FIELD                    _MK_FIELD_CONST(0xff, USB2_CONTROLLER_USB2D_HW_TXBUF_0_TXADD_SHIFT)
#define USB2_CONTROLLER_USB2D_HW_TXBUF_0_TXADD_RANGE                    15:8
#define USB2_CONTROLLER_USB2D_HW_TXBUF_0_TXADD_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_HW_TXBUF_0_TXADD_DEFAULT                  _MK_MASK_CONST(0xb)
#define USB2_CONTROLLER_USB2D_HW_TXBUF_0_TXADD_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define USB2_CONTROLLER_USB2D_HW_TXBUF_0_TXADD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HW_TXBUF_0_TXADD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_HW_TXBUF_0_TCBURST_SHIFT                  _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HW_TXBUF_0_TCBURST_FIELD                  _MK_FIELD_CONST(0xff, USB2_CONTROLLER_USB2D_HW_TXBUF_0_TCBURST_SHIFT)
#define USB2_CONTROLLER_USB2D_HW_TXBUF_0_TCBURST_RANGE                  7:0
#define USB2_CONTROLLER_USB2D_HW_TXBUF_0_TCBURST_WOFFSET                        0x0
#define USB2_CONTROLLER_USB2D_HW_TXBUF_0_TCBURST_DEFAULT                        _MK_MASK_CONST(0x8)
#define USB2_CONTROLLER_USB2D_HW_TXBUF_0_TCBURST_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define USB2_CONTROLLER_USB2D_HW_TXBUF_0_TCBURST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HW_TXBUF_0_TCBURST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register USB2_CONTROLLER_USB2D_HW_RXBUF_0  
#define USB2_CONTROLLER_USB2D_HW_RXBUF_0                        _MK_ADDR_CONST(0x14)
#define USB2_CONTROLLER_USB2D_HW_RXBUF_0_SECURE                         0x0
#define USB2_CONTROLLER_USB2D_HW_RXBUF_0_WORD_COUNT                     0x1
#define USB2_CONTROLLER_USB2D_HW_RXBUF_0_RESET_VAL                      _MK_MASK_CONST(0x708)
#define USB2_CONTROLLER_USB2D_HW_RXBUF_0_RESET_MASK                     _MK_MASK_CONST(0xffff)
#define USB2_CONTROLLER_USB2D_HW_RXBUF_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HW_RXBUF_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HW_RXBUF_0_READ_MASK                      _MK_MASK_CONST(0xffff)
#define USB2_CONTROLLER_USB2D_HW_RXBUF_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HW_RXBUF_0_RXADD_SHIFT                    _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_HW_RXBUF_0_RXADD_FIELD                    _MK_FIELD_CONST(0xff, USB2_CONTROLLER_USB2D_HW_RXBUF_0_RXADD_SHIFT)
#define USB2_CONTROLLER_USB2D_HW_RXBUF_0_RXADD_RANGE                    15:8
#define USB2_CONTROLLER_USB2D_HW_RXBUF_0_RXADD_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_HW_RXBUF_0_RXADD_DEFAULT                  _MK_MASK_CONST(0x7)
#define USB2_CONTROLLER_USB2D_HW_RXBUF_0_RXADD_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define USB2_CONTROLLER_USB2D_HW_RXBUF_0_RXADD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HW_RXBUF_0_RXADD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_HW_RXBUF_0_RXBURST_SHIFT                  _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HW_RXBUF_0_RXBURST_FIELD                  _MK_FIELD_CONST(0xff, USB2_CONTROLLER_USB2D_HW_RXBUF_0_RXBURST_SHIFT)
#define USB2_CONTROLLER_USB2D_HW_RXBUF_0_RXBURST_RANGE                  7:0
#define USB2_CONTROLLER_USB2D_HW_RXBUF_0_RXBURST_WOFFSET                        0x0
#define USB2_CONTROLLER_USB2D_HW_RXBUF_0_RXBURST_DEFAULT                        _MK_MASK_CONST(0x8)
#define USB2_CONTROLLER_USB2D_HW_RXBUF_0_RXBURST_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define USB2_CONTROLLER_USB2D_HW_RXBUF_0_RXBURST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HW_RXBUF_0_RXBURST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register USB2_CONTROLLER_USB2D_CAPLENGTH_0  
#define USB2_CONTROLLER_USB2D_CAPLENGTH_0                       _MK_ADDR_CONST(0x100)
#define USB2_CONTROLLER_USB2D_CAPLENGTH_0_SECURE                        0x0
#define USB2_CONTROLLER_USB2D_CAPLENGTH_0_WORD_COUNT                    0x1
#define USB2_CONTROLLER_USB2D_CAPLENGTH_0_RESET_VAL                     _MK_MASK_CONST(0x40)
#define USB2_CONTROLLER_USB2D_CAPLENGTH_0_RESET_MASK                    _MK_MASK_CONST(0xff)
#define USB2_CONTROLLER_USB2D_CAPLENGTH_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_CAPLENGTH_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_CAPLENGTH_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define USB2_CONTROLLER_USB2D_CAPLENGTH_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_CAPLENGTH_0_CAPLENGTH_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_CAPLENGTH_0_CAPLENGTH_FIELD                       _MK_FIELD_CONST(0xff, USB2_CONTROLLER_USB2D_CAPLENGTH_0_CAPLENGTH_SHIFT)
#define USB2_CONTROLLER_USB2D_CAPLENGTH_0_CAPLENGTH_RANGE                       7:0
#define USB2_CONTROLLER_USB2D_CAPLENGTH_0_CAPLENGTH_WOFFSET                     0x0
#define USB2_CONTROLLER_USB2D_CAPLENGTH_0_CAPLENGTH_DEFAULT                     _MK_MASK_CONST(0x40)
#define USB2_CONTROLLER_USB2D_CAPLENGTH_0_CAPLENGTH_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define USB2_CONTROLLER_USB2D_CAPLENGTH_0_CAPLENGTH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_CAPLENGTH_0_CAPLENGTH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register USB2_CONTROLLER_USB2D_HCIVERSON_0  
#define USB2_CONTROLLER_USB2D_HCIVERSON_0                       _MK_ADDR_CONST(0x102)
#define USB2_CONTROLLER_USB2D_HCIVERSON_0_SECURE                        0x0
#define USB2_CONTROLLER_USB2D_HCIVERSON_0_WORD_COUNT                    0x1
#define USB2_CONTROLLER_USB2D_HCIVERSON_0_RESET_VAL                     _MK_MASK_CONST(0x100)
#define USB2_CONTROLLER_USB2D_HCIVERSON_0_RESET_MASK                    _MK_MASK_CONST(0xffff)
#define USB2_CONTROLLER_USB2D_HCIVERSON_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HCIVERSON_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HCIVERSON_0_READ_MASK                     _MK_MASK_CONST(0xffff)
#define USB2_CONTROLLER_USB2D_HCIVERSON_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HCIVERSON_0_HCIVERSION_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HCIVERSON_0_HCIVERSION_FIELD                      _MK_FIELD_CONST(0xffff, USB2_CONTROLLER_USB2D_HCIVERSON_0_HCIVERSION_SHIFT)
#define USB2_CONTROLLER_USB2D_HCIVERSON_0_HCIVERSION_RANGE                      15:0
#define USB2_CONTROLLER_USB2D_HCIVERSON_0_HCIVERSION_WOFFSET                    0x0
#define USB2_CONTROLLER_USB2D_HCIVERSON_0_HCIVERSION_DEFAULT                    _MK_MASK_CONST(0x100)
#define USB2_CONTROLLER_USB2D_HCIVERSON_0_HCIVERSION_DEFAULT_MASK                       _MK_MASK_CONST(0xffff)
#define USB2_CONTROLLER_USB2D_HCIVERSON_0_HCIVERSION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HCIVERSON_0_HCIVERSION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register USB2_CONTROLLER_USB2D_HCSPARAMS_0  
#define USB2_CONTROLLER_USB2D_HCSPARAMS_0                       _MK_ADDR_CONST(0x104)
#define USB2_CONTROLLER_USB2D_HCSPARAMS_0_SECURE                        0x0
#define USB2_CONTROLLER_USB2D_HCSPARAMS_0_WORD_COUNT                    0x1
#define USB2_CONTROLLER_USB2D_HCSPARAMS_0_RESET_VAL                     _MK_MASK_CONST(0x1100011)
#define USB2_CONTROLLER_USB2D_HCSPARAMS_0_RESET_MASK                    _MK_MASK_CONST(0xff0ff1f)
#define USB2_CONTROLLER_USB2D_HCSPARAMS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HCSPARAMS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HCSPARAMS_0_READ_MASK                     _MK_MASK_CONST(0xff0ff1f)
#define USB2_CONTROLLER_USB2D_HCSPARAMS_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HCSPARAMS_0_N_TT_SHIFT                    _MK_SHIFT_CONST(24)
#define USB2_CONTROLLER_USB2D_HCSPARAMS_0_N_TT_FIELD                    _MK_FIELD_CONST(0xf, USB2_CONTROLLER_USB2D_HCSPARAMS_0_N_TT_SHIFT)
#define USB2_CONTROLLER_USB2D_HCSPARAMS_0_N_TT_RANGE                    27:24
#define USB2_CONTROLLER_USB2D_HCSPARAMS_0_N_TT_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_HCSPARAMS_0_N_TT_DEFAULT                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_HCSPARAMS_0_N_TT_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define USB2_CONTROLLER_USB2D_HCSPARAMS_0_N_TT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HCSPARAMS_0_N_TT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_HCSPARAMS_0_N_PTT_SHIFT                   _MK_SHIFT_CONST(20)
#define USB2_CONTROLLER_USB2D_HCSPARAMS_0_N_PTT_FIELD                   _MK_FIELD_CONST(0xf, USB2_CONTROLLER_USB2D_HCSPARAMS_0_N_PTT_SHIFT)
#define USB2_CONTROLLER_USB2D_HCSPARAMS_0_N_PTT_RANGE                   23:20
#define USB2_CONTROLLER_USB2D_HCSPARAMS_0_N_PTT_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_HCSPARAMS_0_N_PTT_DEFAULT                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_HCSPARAMS_0_N_PTT_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define USB2_CONTROLLER_USB2D_HCSPARAMS_0_N_PTT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HCSPARAMS_0_N_PTT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_HCSPARAMS_0_N_CC_SHIFT                    _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HCSPARAMS_0_N_CC_FIELD                    _MK_FIELD_CONST(0xf, USB2_CONTROLLER_USB2D_HCSPARAMS_0_N_CC_SHIFT)
#define USB2_CONTROLLER_USB2D_HCSPARAMS_0_N_CC_RANGE                    15:12
#define USB2_CONTROLLER_USB2D_HCSPARAMS_0_N_CC_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_HCSPARAMS_0_N_CC_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HCSPARAMS_0_N_CC_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define USB2_CONTROLLER_USB2D_HCSPARAMS_0_N_CC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HCSPARAMS_0_N_CC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_HCSPARAMS_0_N_PCC_SHIFT                   _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_HCSPARAMS_0_N_PCC_FIELD                   _MK_FIELD_CONST(0xf, USB2_CONTROLLER_USB2D_HCSPARAMS_0_N_PCC_SHIFT)
#define USB2_CONTROLLER_USB2D_HCSPARAMS_0_N_PCC_RANGE                   11:8
#define USB2_CONTROLLER_USB2D_HCSPARAMS_0_N_PCC_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_HCSPARAMS_0_N_PCC_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HCSPARAMS_0_N_PCC_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define USB2_CONTROLLER_USB2D_HCSPARAMS_0_N_PCC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HCSPARAMS_0_N_PCC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_HCSPARAMS_0_PPC_SHIFT                     _MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_USB2D_HCSPARAMS_0_PPC_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HCSPARAMS_0_PPC_SHIFT)
#define USB2_CONTROLLER_USB2D_HCSPARAMS_0_PPC_RANGE                     4:4
#define USB2_CONTROLLER_USB2D_HCSPARAMS_0_PPC_WOFFSET                   0x0
#define USB2_CONTROLLER_USB2D_HCSPARAMS_0_PPC_DEFAULT                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_HCSPARAMS_0_PPC_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_HCSPARAMS_0_PPC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HCSPARAMS_0_PPC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_HCSPARAMS_0_N_PORTS_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HCSPARAMS_0_N_PORTS_FIELD                 _MK_FIELD_CONST(0xf, USB2_CONTROLLER_USB2D_HCSPARAMS_0_N_PORTS_SHIFT)
#define USB2_CONTROLLER_USB2D_HCSPARAMS_0_N_PORTS_RANGE                 3:0
#define USB2_CONTROLLER_USB2D_HCSPARAMS_0_N_PORTS_WOFFSET                       0x0
#define USB2_CONTROLLER_USB2D_HCSPARAMS_0_N_PORTS_DEFAULT                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_HCSPARAMS_0_N_PORTS_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define USB2_CONTROLLER_USB2D_HCSPARAMS_0_N_PORTS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HCSPARAMS_0_N_PORTS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register USB2_CONTROLLER_USB2D_HCCPARAMS_0  
#define USB2_CONTROLLER_USB2D_HCCPARAMS_0                       _MK_ADDR_CONST(0x108)
#define USB2_CONTROLLER_USB2D_HCCPARAMS_0_SECURE                        0x0
#define USB2_CONTROLLER_USB2D_HCCPARAMS_0_WORD_COUNT                    0x1
#define USB2_CONTROLLER_USB2D_HCCPARAMS_0_RESET_VAL                     _MK_MASK_CONST(0x60006)
#define USB2_CONTROLLER_USB2D_HCCPARAMS_0_RESET_MASK                    _MK_MASK_CONST(0x6fff6)
#define USB2_CONTROLLER_USB2D_HCCPARAMS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HCCPARAMS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HCCPARAMS_0_READ_MASK                     _MK_MASK_CONST(0x6fff6)
#define USB2_CONTROLLER_USB2D_HCCPARAMS_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HCCPARAMS_0_PPC_SHIFT                     _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_USB2D_HCCPARAMS_0_PPC_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HCCPARAMS_0_PPC_SHIFT)
#define USB2_CONTROLLER_USB2D_HCCPARAMS_0_PPC_RANGE                     18:18
#define USB2_CONTROLLER_USB2D_HCCPARAMS_0_PPC_WOFFSET                   0x0
#define USB2_CONTROLLER_USB2D_HCCPARAMS_0_PPC_DEFAULT                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_HCCPARAMS_0_PPC_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_HCCPARAMS_0_PPC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HCCPARAMS_0_PPC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_HCCPARAMS_0_LEN_SHIFT                     _MK_SHIFT_CONST(17)
#define USB2_CONTROLLER_USB2D_HCCPARAMS_0_LEN_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HCCPARAMS_0_LEN_SHIFT)
#define USB2_CONTROLLER_USB2D_HCCPARAMS_0_LEN_RANGE                     17:17
#define USB2_CONTROLLER_USB2D_HCCPARAMS_0_LEN_WOFFSET                   0x0
#define USB2_CONTROLLER_USB2D_HCCPARAMS_0_LEN_DEFAULT                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_HCCPARAMS_0_LEN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_HCCPARAMS_0_LEN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HCCPARAMS_0_LEN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_HCCPARAMS_0_EECP_SHIFT                    _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_HCCPARAMS_0_EECP_FIELD                    _MK_FIELD_CONST(0xff, USB2_CONTROLLER_USB2D_HCCPARAMS_0_EECP_SHIFT)
#define USB2_CONTROLLER_USB2D_HCCPARAMS_0_EECP_RANGE                    15:8
#define USB2_CONTROLLER_USB2D_HCCPARAMS_0_EECP_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_HCCPARAMS_0_EECP_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HCCPARAMS_0_EECP_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define USB2_CONTROLLER_USB2D_HCCPARAMS_0_EECP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HCCPARAMS_0_EECP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_HCCPARAMS_0_IST_SHIFT                     _MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_USB2D_HCCPARAMS_0_IST_FIELD                     _MK_FIELD_CONST(0xf, USB2_CONTROLLER_USB2D_HCCPARAMS_0_IST_SHIFT)
#define USB2_CONTROLLER_USB2D_HCCPARAMS_0_IST_RANGE                     7:4
#define USB2_CONTROLLER_USB2D_HCCPARAMS_0_IST_WOFFSET                   0x0
#define USB2_CONTROLLER_USB2D_HCCPARAMS_0_IST_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HCCPARAMS_0_IST_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define USB2_CONTROLLER_USB2D_HCCPARAMS_0_IST_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HCCPARAMS_0_IST_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_HCCPARAMS_0_ASP_SHIFT                     _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_USB2D_HCCPARAMS_0_ASP_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HCCPARAMS_0_ASP_SHIFT)
#define USB2_CONTROLLER_USB2D_HCCPARAMS_0_ASP_RANGE                     2:2
#define USB2_CONTROLLER_USB2D_HCCPARAMS_0_ASP_WOFFSET                   0x0
#define USB2_CONTROLLER_USB2D_HCCPARAMS_0_ASP_DEFAULT                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_HCCPARAMS_0_ASP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_HCCPARAMS_0_ASP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HCCPARAMS_0_ASP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_HCCPARAMS_0_PFL_SHIFT                     _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HCCPARAMS_0_PFL_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HCCPARAMS_0_PFL_SHIFT)
#define USB2_CONTROLLER_USB2D_HCCPARAMS_0_PFL_RANGE                     1:1
#define USB2_CONTROLLER_USB2D_HCCPARAMS_0_PFL_WOFFSET                   0x0
#define USB2_CONTROLLER_USB2D_HCCPARAMS_0_PFL_DEFAULT                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_HCCPARAMS_0_PFL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_HCCPARAMS_0_PFL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HCCPARAMS_0_PFL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register USB2_CONTROLLER_USB2D_DCIVERSION_0  
#define USB2_CONTROLLER_USB2D_DCIVERSION_0                      _MK_ADDR_CONST(0x120)
#define USB2_CONTROLLER_USB2D_DCIVERSION_0_SECURE                       0x0
#define USB2_CONTROLLER_USB2D_DCIVERSION_0_WORD_COUNT                   0x1
#define USB2_CONTROLLER_USB2D_DCIVERSION_0_RESET_VAL                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_DCIVERSION_0_RESET_MASK                   _MK_MASK_CONST(0xffff)
#define USB2_CONTROLLER_USB2D_DCIVERSION_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_DCIVERSION_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_DCIVERSION_0_READ_MASK                    _MK_MASK_CONST(0xffff)
#define USB2_CONTROLLER_USB2D_DCIVERSION_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_DCIVERSION_0_DCIVERSION_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DCIVERSION_0_DCIVERSION_FIELD                     _MK_FIELD_CONST(0xffff, USB2_CONTROLLER_USB2D_DCIVERSION_0_DCIVERSION_SHIFT)
#define USB2_CONTROLLER_USB2D_DCIVERSION_0_DCIVERSION_RANGE                     15:0
#define USB2_CONTROLLER_USB2D_DCIVERSION_0_DCIVERSION_WOFFSET                   0x0
#define USB2_CONTROLLER_USB2D_DCIVERSION_0_DCIVERSION_DEFAULT                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_DCIVERSION_0_DCIVERSION_DEFAULT_MASK                      _MK_MASK_CONST(0xffff)
#define USB2_CONTROLLER_USB2D_DCIVERSION_0_DCIVERSION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_DCIVERSION_0_DCIVERSION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register USB2_CONTROLLER_USB2D_DCCPARAMS_0  
#define USB2_CONTROLLER_USB2D_DCCPARAMS_0                       _MK_ADDR_CONST(0x124)
#define USB2_CONTROLLER_USB2D_DCCPARAMS_0_SECURE                        0x0
#define USB2_CONTROLLER_USB2D_DCCPARAMS_0_WORD_COUNT                    0x1
#define USB2_CONTROLLER_USB2D_DCCPARAMS_0_RESET_VAL                     _MK_MASK_CONST(0x1b0)
#define USB2_CONTROLLER_USB2D_DCCPARAMS_0_RESET_MASK                    _MK_MASK_CONST(0x1bf)
#define USB2_CONTROLLER_USB2D_DCCPARAMS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_DCCPARAMS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_DCCPARAMS_0_READ_MASK                     _MK_MASK_CONST(0x1bf)
#define USB2_CONTROLLER_USB2D_DCCPARAMS_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_DCCPARAMS_0_HC_SHIFT                      _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_DCCPARAMS_0_HC_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_DCCPARAMS_0_HC_SHIFT)
#define USB2_CONTROLLER_USB2D_DCCPARAMS_0_HC_RANGE                      8:8
#define USB2_CONTROLLER_USB2D_DCCPARAMS_0_HC_WOFFSET                    0x0
#define USB2_CONTROLLER_USB2D_DCCPARAMS_0_HC_DEFAULT                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_DCCPARAMS_0_HC_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_DCCPARAMS_0_HC_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_DCCPARAMS_0_HC_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_DCCPARAMS_0_DC_SHIFT                      _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_DCCPARAMS_0_DC_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_DCCPARAMS_0_DC_SHIFT)
#define USB2_CONTROLLER_USB2D_DCCPARAMS_0_DC_RANGE                      7:7
#define USB2_CONTROLLER_USB2D_DCCPARAMS_0_DC_WOFFSET                    0x0
#define USB2_CONTROLLER_USB2D_DCCPARAMS_0_DC_DEFAULT                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_DCCPARAMS_0_DC_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_DCCPARAMS_0_DC_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_DCCPARAMS_0_DC_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_DCCPARAMS_0_LEN_SHIFT                     _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_DCCPARAMS_0_LEN_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_DCCPARAMS_0_LEN_SHIFT)
#define USB2_CONTROLLER_USB2D_DCCPARAMS_0_LEN_RANGE                     5:5
#define USB2_CONTROLLER_USB2D_DCCPARAMS_0_LEN_WOFFSET                   0x0
#define USB2_CONTROLLER_USB2D_DCCPARAMS_0_LEN_DEFAULT                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_DCCPARAMS_0_LEN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_DCCPARAMS_0_LEN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_DCCPARAMS_0_LEN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_DCCPARAMS_0_DEN_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DCCPARAMS_0_DEN_FIELD                     _MK_FIELD_CONST(0x1f, USB2_CONTROLLER_USB2D_DCCPARAMS_0_DEN_SHIFT)
#define USB2_CONTROLLER_USB2D_DCCPARAMS_0_DEN_RANGE                     4:0
#define USB2_CONTROLLER_USB2D_DCCPARAMS_0_DEN_WOFFSET                   0x0
#define USB2_CONTROLLER_USB2D_DCCPARAMS_0_DEN_DEFAULT                   _MK_MASK_CONST(0x10)
#define USB2_CONTROLLER_USB2D_DCCPARAMS_0_DEN_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define USB2_CONTROLLER_USB2D_DCCPARAMS_0_DEN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_DCCPARAMS_0_DEN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register USB2_CONTROLLER_USB2D_EXTSTS_0  
#define USB2_CONTROLLER_USB2D_EXTSTS_0                  _MK_ADDR_CONST(0x128)
#define USB2_CONTROLLER_USB2D_EXTSTS_0_SECURE                   0x0
#define USB2_CONTROLLER_USB2D_EXTSTS_0_WORD_COUNT                       0x1
#define USB2_CONTROLLER_USB2D_EXTSTS_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_EXTSTS_0_RESET_MASK                       _MK_MASK_CONST(0x1f)
#define USB2_CONTROLLER_USB2D_EXTSTS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_EXTSTS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_EXTSTS_0_READ_MASK                        _MK_MASK_CONST(0x1f)
#define USB2_CONTROLLER_USB2D_EXTSTS_0_WRITE_MASK                       _MK_MASK_CONST(0x1e)
#define USB2_CONTROLLER_USB2D_EXTSTS_0_TI1_SHIFT                        _MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_USB2D_EXTSTS_0_TI1_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_EXTSTS_0_TI1_SHIFT)
#define USB2_CONTROLLER_USB2D_EXTSTS_0_TI1_RANGE                        4:4
#define USB2_CONTROLLER_USB2D_EXTSTS_0_TI1_WOFFSET                      0x0
#define USB2_CONTROLLER_USB2D_EXTSTS_0_TI1_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_EXTSTS_0_TI1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_EXTSTS_0_TI1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_EXTSTS_0_TI1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_EXTSTS_0_TI0_SHIFT                        _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_EXTSTS_0_TI0_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_EXTSTS_0_TI0_SHIFT)
#define USB2_CONTROLLER_USB2D_EXTSTS_0_TI0_RANGE                        3:3
#define USB2_CONTROLLER_USB2D_EXTSTS_0_TI0_WOFFSET                      0x0
#define USB2_CONTROLLER_USB2D_EXTSTS_0_TI0_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_EXTSTS_0_TI0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_EXTSTS_0_TI0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_EXTSTS_0_TI0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_EXTSTS_0_UPA_SHIFT                        _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_USB2D_EXTSTS_0_UPA_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_EXTSTS_0_UPA_SHIFT)
#define USB2_CONTROLLER_USB2D_EXTSTS_0_UPA_RANGE                        2:2
#define USB2_CONTROLLER_USB2D_EXTSTS_0_UPA_WOFFSET                      0x0
#define USB2_CONTROLLER_USB2D_EXTSTS_0_UPA_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_EXTSTS_0_UPA_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_EXTSTS_0_UPA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_EXTSTS_0_UPA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_EXTSTS_0_UPA_DISABLE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_EXTSTS_0_UPA_ENABLE                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_EXTSTS_0_UAI_SHIFT                        _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_EXTSTS_0_UAI_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_EXTSTS_0_UAI_SHIFT)
#define USB2_CONTROLLER_USB2D_EXTSTS_0_UAI_RANGE                        1:1
#define USB2_CONTROLLER_USB2D_EXTSTS_0_UAI_WOFFSET                      0x0
#define USB2_CONTROLLER_USB2D_EXTSTS_0_UAI_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_EXTSTS_0_UAI_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_EXTSTS_0_UAI_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_EXTSTS_0_UAI_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_EXTSTS_0_UAI_DISABLE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_EXTSTS_0_UAI_ENABLE                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_EXTSTS_0_NAKI_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_EXTSTS_0_NAKI_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_EXTSTS_0_NAKI_SHIFT)
#define USB2_CONTROLLER_USB2D_EXTSTS_0_NAKI_RANGE                       0:0
#define USB2_CONTROLLER_USB2D_EXTSTS_0_NAKI_WOFFSET                     0x0
#define USB2_CONTROLLER_USB2D_EXTSTS_0_NAKI_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_EXTSTS_0_NAKI_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_EXTSTS_0_NAKI_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_EXTSTS_0_NAKI_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_EXTSTS_0_NAKI_DISABLE                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_EXTSTS_0_NAKI_ENABLE                      _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_USB2D_USBEXTINTR_0  
#define USB2_CONTROLLER_USB2D_USBEXTINTR_0                      _MK_ADDR_CONST(0x12c)
#define USB2_CONTROLLER_USB2D_USBEXTINTR_0_SECURE                       0x0
#define USB2_CONTROLLER_USB2D_USBEXTINTR_0_WORD_COUNT                   0x1
#define USB2_CONTROLLER_USB2D_USBEXTINTR_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBEXTINTR_0_RESET_MASK                   _MK_MASK_CONST(0x1f)
#define USB2_CONTROLLER_USB2D_USBEXTINTR_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBEXTINTR_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBEXTINTR_0_READ_MASK                    _MK_MASK_CONST(0x1f)
#define USB2_CONTROLLER_USB2D_USBEXTINTR_0_WRITE_MASK                   _MK_MASK_CONST(0x1f)
#define USB2_CONTROLLER_USB2D_USBEXTINTR_0_TIE1_SHIFT                   _MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_USB2D_USBEXTINTR_0_TIE1_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_USBEXTINTR_0_TIE1_SHIFT)
#define USB2_CONTROLLER_USB2D_USBEXTINTR_0_TIE1_RANGE                   4:4
#define USB2_CONTROLLER_USB2D_USBEXTINTR_0_TIE1_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_USBEXTINTR_0_TIE1_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBEXTINTR_0_TIE1_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_USBEXTINTR_0_TIE1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBEXTINTR_0_TIE1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_USBEXTINTR_0_TIE0_SHIFT                   _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_USBEXTINTR_0_TIE0_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_USBEXTINTR_0_TIE0_SHIFT)
#define USB2_CONTROLLER_USB2D_USBEXTINTR_0_TIE0_RANGE                   3:3
#define USB2_CONTROLLER_USB2D_USBEXTINTR_0_TIE0_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_USBEXTINTR_0_TIE0_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBEXTINTR_0_TIE0_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_USBEXTINTR_0_TIE0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBEXTINTR_0_TIE0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_USBEXTINTR_0_UPIE_SHIFT                   _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_USB2D_USBEXTINTR_0_UPIE_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_USBEXTINTR_0_UPIE_SHIFT)
#define USB2_CONTROLLER_USB2D_USBEXTINTR_0_UPIE_RANGE                   2:2
#define USB2_CONTROLLER_USB2D_USBEXTINTR_0_UPIE_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_USBEXTINTR_0_UPIE_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBEXTINTR_0_UPIE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_USBEXTINTR_0_UPIE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBEXTINTR_0_UPIE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBEXTINTR_0_UPIE_DISABLE                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_USBEXTINTR_0_UPIE_ENABLE                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_USBEXTINTR_0_UAIE_SHIFT                   _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_USBEXTINTR_0_UAIE_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_USBEXTINTR_0_UAIE_SHIFT)
#define USB2_CONTROLLER_USB2D_USBEXTINTR_0_UAIE_RANGE                   1:1
#define USB2_CONTROLLER_USB2D_USBEXTINTR_0_UAIE_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_USBEXTINTR_0_UAIE_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBEXTINTR_0_UAIE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_USBEXTINTR_0_UAIE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBEXTINTR_0_UAIE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBEXTINTR_0_UAIE_DISABLE                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_USBEXTINTR_0_UAIE_ENABLE                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_USBEXTINTR_0_NAKE_SHIFT                   _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_USBEXTINTR_0_NAKE_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_USBEXTINTR_0_NAKE_SHIFT)
#define USB2_CONTROLLER_USB2D_USBEXTINTR_0_NAKE_RANGE                   0:0
#define USB2_CONTROLLER_USB2D_USBEXTINTR_0_NAKE_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_USBEXTINTR_0_NAKE_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBEXTINTR_0_NAKE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_USBEXTINTR_0_NAKE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBEXTINTR_0_NAKE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBEXTINTR_0_NAKE_DISABLE                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_USBEXTINTR_0_NAKE_ENABLE                  _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_USB2D_USBCMD_0  
#define USB2_CONTROLLER_USB2D_USBCMD_0                  _MK_ADDR_CONST(0x130)
#define USB2_CONTROLLER_USB2D_USBCMD_0_SECURE                   0x0
#define USB2_CONTROLLER_USB2D_USBCMD_0_WORD_COUNT                       0x1
#define USB2_CONTROLLER_USB2D_USBCMD_0_RESET_VAL                        _MK_MASK_CONST(0x80b00)
#define USB2_CONTROLLER_USB2D_USBCMD_0_RESET_MASK                       _MK_MASK_CONST(0xfffebff)
#define USB2_CONTROLLER_USB2D_USBCMD_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBCMD_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBCMD_0_READ_MASK                        _MK_MASK_CONST(0xfffebff)
#define USB2_CONTROLLER_USB2D_USBCMD_0_WRITE_MASK                       _MK_MASK_CONST(0xfffeb7f)
#define USB2_CONTROLLER_USB2D_USBCMD_0_HIRD_SHIFT                       _MK_SHIFT_CONST(24)
#define USB2_CONTROLLER_USB2D_USBCMD_0_HIRD_FIELD                       _MK_FIELD_CONST(0xf, USB2_CONTROLLER_USB2D_USBCMD_0_HIRD_SHIFT)
#define USB2_CONTROLLER_USB2D_USBCMD_0_HIRD_RANGE                       27:24
#define USB2_CONTROLLER_USB2D_USBCMD_0_HIRD_WOFFSET                     0x0
#define USB2_CONTROLLER_USB2D_USBCMD_0_HIRD_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBCMD_0_HIRD_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define USB2_CONTROLLER_USB2D_USBCMD_0_HIRD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBCMD_0_HIRD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_USBCMD_0_ITC_SHIFT                        _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_USBCMD_0_ITC_FIELD                        _MK_FIELD_CONST(0xff, USB2_CONTROLLER_USB2D_USBCMD_0_ITC_SHIFT)
#define USB2_CONTROLLER_USB2D_USBCMD_0_ITC_RANGE                        23:16
#define USB2_CONTROLLER_USB2D_USBCMD_0_ITC_WOFFSET                      0x0
#define USB2_CONTROLLER_USB2D_USBCMD_0_ITC_DEFAULT                      _MK_MASK_CONST(0x8)
#define USB2_CONTROLLER_USB2D_USBCMD_0_ITC_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define USB2_CONTROLLER_USB2D_USBCMD_0_ITC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBCMD_0_ITC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBCMD_0_ITC_IMMEDIATE                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_USBCMD_0_ITC_ONE_MF                       _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_USBCMD_0_ITC_TWO_MF                       _MK_ENUM_CONST(4)
#define USB2_CONTROLLER_USB2D_USBCMD_0_ITC_EIGHT_MF                     _MK_ENUM_CONST(8)
#define USB2_CONTROLLER_USB2D_USBCMD_0_ITC_SIXTEEN_MF                   _MK_ENUM_CONST(16)
#define USB2_CONTROLLER_USB2D_USBCMD_0_ITC_THIRTY_TWO_MF                        _MK_ENUM_CONST(32)
#define USB2_CONTROLLER_USB2D_USBCMD_0_ITC_SIXTY_FOUR_MF                        _MK_ENUM_CONST(64)

#define USB2_CONTROLLER_USB2D_USBCMD_0_FS2_SHIFT                        _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_USBCMD_0_FS2_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_USBCMD_0_FS2_SHIFT)
#define USB2_CONTROLLER_USB2D_USBCMD_0_FS2_RANGE                        15:15
#define USB2_CONTROLLER_USB2D_USBCMD_0_FS2_WOFFSET                      0x0
#define USB2_CONTROLLER_USB2D_USBCMD_0_FS2_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBCMD_0_FS2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_USBCMD_0_FS2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBCMD_0_FS2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_USBCMD_0_FS1_FS0_SHIFT                    _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_USB2D_USBCMD_0_FS1_FS0_FIELD                    _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_USBCMD_0_FS1_FS0_SHIFT)
#define USB2_CONTROLLER_USB2D_USBCMD_0_FS1_FS0_RANGE                    3:2
#define USB2_CONTROLLER_USB2D_USBCMD_0_FS1_FS0_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_USBCMD_0_FS1_FS0_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBCMD_0_FS1_FS0_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_USB2D_USBCMD_0_FS1_FS0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBCMD_0_FS1_FS0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_USBCMD_0_SUTW_SHIFT                       _MK_SHIFT_CONST(13)
#define USB2_CONTROLLER_USB2D_USBCMD_0_SUTW_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_USBCMD_0_SUTW_SHIFT)
#define USB2_CONTROLLER_USB2D_USBCMD_0_SUTW_RANGE                       13:13
#define USB2_CONTROLLER_USB2D_USBCMD_0_SUTW_WOFFSET                     0x0
#define USB2_CONTROLLER_USB2D_USBCMD_0_SUTW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBCMD_0_SUTW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_USBCMD_0_SUTW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBCMD_0_SUTW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBCMD_0_SUTW_CLEAR                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_USBCMD_0_SUTW_SET                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_USBCMD_0_ATDTW_SHIFT                      _MK_SHIFT_CONST(14)
#define USB2_CONTROLLER_USB2D_USBCMD_0_ATDTW_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_USBCMD_0_ATDTW_SHIFT)
#define USB2_CONTROLLER_USB2D_USBCMD_0_ATDTW_RANGE                      14:14
#define USB2_CONTROLLER_USB2D_USBCMD_0_ATDTW_WOFFSET                    0x0
#define USB2_CONTROLLER_USB2D_USBCMD_0_ATDTW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBCMD_0_ATDTW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_USBCMD_0_ATDTW_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBCMD_0_ATDTW_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBCMD_0_ATDTW_CLEAR                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_USBCMD_0_ATDTW_SET                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_USBCMD_0_ASPE_SHIFT                       _MK_SHIFT_CONST(11)
#define USB2_CONTROLLER_USB2D_USBCMD_0_ASPE_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_USBCMD_0_ASPE_SHIFT)
#define USB2_CONTROLLER_USB2D_USBCMD_0_ASPE_RANGE                       11:11
#define USB2_CONTROLLER_USB2D_USBCMD_0_ASPE_WOFFSET                     0x0
#define USB2_CONTROLLER_USB2D_USBCMD_0_ASPE_DEFAULT                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_USBCMD_0_ASPE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_USBCMD_0_ASPE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBCMD_0_ASPE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBCMD_0_ASPE_DISABLE                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_USBCMD_0_ASPE_ENABLE                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_USBCMD_0_ASP1_ASP0_SHIFT                  _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_USBCMD_0_ASP1_ASP0_FIELD                  _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_USBCMD_0_ASP1_ASP0_SHIFT)
#define USB2_CONTROLLER_USB2D_USBCMD_0_ASP1_ASP0_RANGE                  9:8
#define USB2_CONTROLLER_USB2D_USBCMD_0_ASP1_ASP0_WOFFSET                        0x0
#define USB2_CONTROLLER_USB2D_USBCMD_0_ASP1_ASP0_DEFAULT                        _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_USB2D_USBCMD_0_ASP1_ASP0_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_USB2D_USBCMD_0_ASP1_ASP0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBCMD_0_ASP1_ASP0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_USBCMD_0_LR_SHIFT                 _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_USBCMD_0_LR_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_USBCMD_0_LR_SHIFT)
#define USB2_CONTROLLER_USB2D_USBCMD_0_LR_RANGE                 7:7
#define USB2_CONTROLLER_USB2D_USBCMD_0_LR_WOFFSET                       0x0
#define USB2_CONTROLLER_USB2D_USBCMD_0_LR_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBCMD_0_LR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_USBCMD_0_LR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBCMD_0_LR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_USBCMD_0_IAA_SHIFT                        _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_USB2D_USBCMD_0_IAA_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_USBCMD_0_IAA_SHIFT)
#define USB2_CONTROLLER_USB2D_USBCMD_0_IAA_RANGE                        6:6
#define USB2_CONTROLLER_USB2D_USBCMD_0_IAA_WOFFSET                      0x0
#define USB2_CONTROLLER_USB2D_USBCMD_0_IAA_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBCMD_0_IAA_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_USBCMD_0_IAA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBCMD_0_IAA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBCMD_0_IAA_CLEAR                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_USBCMD_0_IAA_SET                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_USBCMD_0_ASE_SHIFT                        _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_USBCMD_0_ASE_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_USBCMD_0_ASE_SHIFT)
#define USB2_CONTROLLER_USB2D_USBCMD_0_ASE_RANGE                        5:5
#define USB2_CONTROLLER_USB2D_USBCMD_0_ASE_WOFFSET                      0x0
#define USB2_CONTROLLER_USB2D_USBCMD_0_ASE_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBCMD_0_ASE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_USBCMD_0_ASE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBCMD_0_ASE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBCMD_0_ASE_DISABLE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_USBCMD_0_ASE_ENABLE                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_USBCMD_0_PSE_SHIFT                        _MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_USB2D_USBCMD_0_PSE_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_USBCMD_0_PSE_SHIFT)
#define USB2_CONTROLLER_USB2D_USBCMD_0_PSE_RANGE                        4:4
#define USB2_CONTROLLER_USB2D_USBCMD_0_PSE_WOFFSET                      0x0
#define USB2_CONTROLLER_USB2D_USBCMD_0_PSE_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBCMD_0_PSE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_USBCMD_0_PSE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBCMD_0_PSE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBCMD_0_PSE_DISABLE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_USBCMD_0_PSE_ENABLE                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_USBCMD_0_RST_SHIFT                        _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_USBCMD_0_RST_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_USBCMD_0_RST_SHIFT)
#define USB2_CONTROLLER_USB2D_USBCMD_0_RST_RANGE                        1:1
#define USB2_CONTROLLER_USB2D_USBCMD_0_RST_WOFFSET                      0x0
#define USB2_CONTROLLER_USB2D_USBCMD_0_RST_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBCMD_0_RST_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_USBCMD_0_RST_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBCMD_0_RST_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBCMD_0_RST_CLEAR                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_USBCMD_0_RST_SET                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_USBCMD_0_RS_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_USBCMD_0_RS_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_USBCMD_0_RS_SHIFT)
#define USB2_CONTROLLER_USB2D_USBCMD_0_RS_RANGE                 0:0
#define USB2_CONTROLLER_USB2D_USBCMD_0_RS_WOFFSET                       0x0
#define USB2_CONTROLLER_USB2D_USBCMD_0_RS_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBCMD_0_RS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_USBCMD_0_RS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBCMD_0_RS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBCMD_0_RS_STOP                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_USBCMD_0_RS_RUN                   _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_USB2D_USBSTS_0  
#define USB2_CONTROLLER_USB2D_USBSTS_0                  _MK_ADDR_CONST(0x134)
#define USB2_CONTROLLER_USB2D_USBSTS_0_SECURE                   0x0
#define USB2_CONTROLLER_USB2D_USBSTS_0_WORD_COUNT                       0x1
#define USB2_CONTROLLER_USB2D_USBSTS_0_RESET_VAL                        _MK_MASK_CONST(0x1000)
#define USB2_CONTROLLER_USB2D_USBSTS_0_RESET_MASK                       _MK_MASK_CONST(0xfffff5ff)
#define USB2_CONTROLLER_USB2D_USBSTS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBSTS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBSTS_0_READ_MASK                        _MK_MASK_CONST(0xfffff5ff)
#define USB2_CONTROLLER_USB2D_USBSTS_0_WRITE_MASK                       _MK_MASK_CONST(0xffffd5ef)
#define USB2_CONTROLLER_USB2D_USBSTS_0_PPCI_SHIFT                       _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_USBSTS_0_PPCI_FIELD                       _MK_FIELD_CONST(0xffff, USB2_CONTROLLER_USB2D_USBSTS_0_PPCI_SHIFT)
#define USB2_CONTROLLER_USB2D_USBSTS_0_PPCI_RANGE                       31:16
#define USB2_CONTROLLER_USB2D_USBSTS_0_PPCI_WOFFSET                     0x0
#define USB2_CONTROLLER_USB2D_USBSTS_0_PPCI_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBSTS_0_PPCI_DEFAULT_MASK                        _MK_MASK_CONST(0xffff)
#define USB2_CONTROLLER_USB2D_USBSTS_0_PPCI_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBSTS_0_PPCI_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_USBSTS_0_AS_SHIFT                 _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_USBSTS_0_AS_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_USBSTS_0_AS_SHIFT)
#define USB2_CONTROLLER_USB2D_USBSTS_0_AS_RANGE                 15:15
#define USB2_CONTROLLER_USB2D_USBSTS_0_AS_WOFFSET                       0x0
#define USB2_CONTROLLER_USB2D_USBSTS_0_AS_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBSTS_0_AS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_USBSTS_0_AS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBSTS_0_AS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBSTS_0_AS_DISABLE                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_USBSTS_0_AS_ENABLE                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_USBSTS_0_PS_SHIFT                 _MK_SHIFT_CONST(14)
#define USB2_CONTROLLER_USB2D_USBSTS_0_PS_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_USBSTS_0_PS_SHIFT)
#define USB2_CONTROLLER_USB2D_USBSTS_0_PS_RANGE                 14:14
#define USB2_CONTROLLER_USB2D_USBSTS_0_PS_WOFFSET                       0x0
#define USB2_CONTROLLER_USB2D_USBSTS_0_PS_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBSTS_0_PS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_USBSTS_0_PS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBSTS_0_PS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBSTS_0_PS_DISABLE                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_USBSTS_0_PS_ENABLE                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_USBSTS_0_RCL_SHIFT                        _MK_SHIFT_CONST(13)
#define USB2_CONTROLLER_USB2D_USBSTS_0_RCL_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_USBSTS_0_RCL_SHIFT)
#define USB2_CONTROLLER_USB2D_USBSTS_0_RCL_RANGE                        13:13
#define USB2_CONTROLLER_USB2D_USBSTS_0_RCL_WOFFSET                      0x0
#define USB2_CONTROLLER_USB2D_USBSTS_0_RCL_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBSTS_0_RCL_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_USBSTS_0_RCL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBSTS_0_RCL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBSTS_0_RCL_DISABLE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_USBSTS_0_RCL_ENABLE                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_USBSTS_0_HCH_SHIFT                        _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_USBSTS_0_HCH_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_USBSTS_0_HCH_SHIFT)
#define USB2_CONTROLLER_USB2D_USBSTS_0_HCH_RANGE                        12:12
#define USB2_CONTROLLER_USB2D_USBSTS_0_HCH_WOFFSET                      0x0
#define USB2_CONTROLLER_USB2D_USBSTS_0_HCH_DEFAULT                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_USBSTS_0_HCH_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_USBSTS_0_HCH_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBSTS_0_HCH_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBSTS_0_HCH_UNHALTED                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_USBSTS_0_HCH_HALTED                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_USBSTS_0_ULPI_INT_SHIFT                   _MK_SHIFT_CONST(10)
#define USB2_CONTROLLER_USB2D_USBSTS_0_ULPI_INT_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_USBSTS_0_ULPI_INT_SHIFT)
#define USB2_CONTROLLER_USB2D_USBSTS_0_ULPI_INT_RANGE                   10:10
#define USB2_CONTROLLER_USB2D_USBSTS_0_ULPI_INT_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_USBSTS_0_ULPI_INT_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBSTS_0_ULPI_INT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_USBSTS_0_ULPI_INT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBSTS_0_ULPI_INT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBSTS_0_ULPI_INT_NOT_ULPI_INT                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_USBSTS_0_ULPI_INT_ULPI_INT                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_USBSTS_0_SLI_SHIFT                        _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_USBSTS_0_SLI_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_USBSTS_0_SLI_SHIFT)
#define USB2_CONTROLLER_USB2D_USBSTS_0_SLI_RANGE                        8:8
#define USB2_CONTROLLER_USB2D_USBSTS_0_SLI_WOFFSET                      0x0
#define USB2_CONTROLLER_USB2D_USBSTS_0_SLI_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBSTS_0_SLI_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_USBSTS_0_SLI_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBSTS_0_SLI_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBSTS_0_SLI_NOTSUSPEND                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_USBSTS_0_SLI_SUSPENDED                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_USBSTS_0_SRI_SHIFT                        _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_USBSTS_0_SRI_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_USBSTS_0_SRI_SHIFT)
#define USB2_CONTROLLER_USB2D_USBSTS_0_SRI_RANGE                        7:7
#define USB2_CONTROLLER_USB2D_USBSTS_0_SRI_WOFFSET                      0x0
#define USB2_CONTROLLER_USB2D_USBSTS_0_SRI_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBSTS_0_SRI_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_USBSTS_0_SRI_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBSTS_0_SRI_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBSTS_0_SRI_SOF_NOT_RCVD                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_USBSTS_0_SRI_SOF_RCVD                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_USBSTS_0_URI_SHIFT                        _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_USB2D_USBSTS_0_URI_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_USBSTS_0_URI_SHIFT)
#define USB2_CONTROLLER_USB2D_USBSTS_0_URI_RANGE                        6:6
#define USB2_CONTROLLER_USB2D_USBSTS_0_URI_WOFFSET                      0x0
#define USB2_CONTROLLER_USB2D_USBSTS_0_URI_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBSTS_0_URI_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_USBSTS_0_URI_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBSTS_0_URI_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBSTS_0_URI_NO_USB_RESET                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_USBSTS_0_URI_USB_RESET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_USBSTS_0_AAI_SHIFT                        _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_USBSTS_0_AAI_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_USBSTS_0_AAI_SHIFT)
#define USB2_CONTROLLER_USB2D_USBSTS_0_AAI_RANGE                        5:5
#define USB2_CONTROLLER_USB2D_USBSTS_0_AAI_WOFFSET                      0x0
#define USB2_CONTROLLER_USB2D_USBSTS_0_AAI_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBSTS_0_AAI_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_USBSTS_0_AAI_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBSTS_0_AAI_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBSTS_0_AAI_NOT_ADVANCED                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_USBSTS_0_AAI_ADVANCED                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_USBSTS_0_SEI_SHIFT                        _MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_USB2D_USBSTS_0_SEI_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_USBSTS_0_SEI_SHIFT)
#define USB2_CONTROLLER_USB2D_USBSTS_0_SEI_RANGE                        4:4
#define USB2_CONTROLLER_USB2D_USBSTS_0_SEI_WOFFSET                      0x0
#define USB2_CONTROLLER_USB2D_USBSTS_0_SEI_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBSTS_0_SEI_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_USBSTS_0_SEI_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBSTS_0_SEI_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBSTS_0_SEI_NO_ERROR                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_USBSTS_0_SEI_ERROR                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_USBSTS_0_FRI_SHIFT                        _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_USBSTS_0_FRI_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_USBSTS_0_FRI_SHIFT)
#define USB2_CONTROLLER_USB2D_USBSTS_0_FRI_RANGE                        3:3
#define USB2_CONTROLLER_USB2D_USBSTS_0_FRI_WOFFSET                      0x0
#define USB2_CONTROLLER_USB2D_USBSTS_0_FRI_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBSTS_0_FRI_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_USBSTS_0_FRI_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBSTS_0_FRI_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBSTS_0_FRI_NO_ROLLOVER                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_USBSTS_0_FRI_ROLLOVER                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_USBSTS_0_PCI_SHIFT                        _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_USB2D_USBSTS_0_PCI_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_USBSTS_0_PCI_SHIFT)
#define USB2_CONTROLLER_USB2D_USBSTS_0_PCI_RANGE                        2:2
#define USB2_CONTROLLER_USB2D_USBSTS_0_PCI_WOFFSET                      0x0
#define USB2_CONTROLLER_USB2D_USBSTS_0_PCI_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBSTS_0_PCI_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_USBSTS_0_PCI_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBSTS_0_PCI_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBSTS_0_PCI_NO_PORT_CHANGE                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_USBSTS_0_PCI_PORT_CHANGE                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_USBSTS_0_UEI_SHIFT                        _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_USBSTS_0_UEI_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_USBSTS_0_UEI_SHIFT)
#define USB2_CONTROLLER_USB2D_USBSTS_0_UEI_RANGE                        1:1
#define USB2_CONTROLLER_USB2D_USBSTS_0_UEI_WOFFSET                      0x0
#define USB2_CONTROLLER_USB2D_USBSTS_0_UEI_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBSTS_0_UEI_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_USBSTS_0_UEI_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBSTS_0_UEI_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBSTS_0_UEI_NO_ERROR                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_USBSTS_0_UEI_ERROR                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_USBSTS_0_UI_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_USBSTS_0_UI_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_USBSTS_0_UI_SHIFT)
#define USB2_CONTROLLER_USB2D_USBSTS_0_UI_RANGE                 0:0
#define USB2_CONTROLLER_USB2D_USBSTS_0_UI_WOFFSET                       0x0
#define USB2_CONTROLLER_USB2D_USBSTS_0_UI_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBSTS_0_UI_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_USBSTS_0_UI_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBSTS_0_UI_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBSTS_0_UI_NO_INT                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_USBSTS_0_UI_INT                   _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_USB2D_USBINTR_0  
#define USB2_CONTROLLER_USB2D_USBINTR_0                 _MK_ADDR_CONST(0x138)
#define USB2_CONTROLLER_USB2D_USBINTR_0_SECURE                  0x0
#define USB2_CONTROLLER_USB2D_USBINTR_0_WORD_COUNT                      0x1
#define USB2_CONTROLLER_USB2D_USBINTR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBINTR_0_RESET_MASK                      _MK_MASK_CONST(0xffff05ff)
#define USB2_CONTROLLER_USB2D_USBINTR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBINTR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBINTR_0_READ_MASK                       _MK_MASK_CONST(0xffff05ff)
#define USB2_CONTROLLER_USB2D_USBINTR_0_WRITE_MASK                      _MK_MASK_CONST(0xffff05ff)
#define USB2_CONTROLLER_USB2D_USBINTR_0_PPCE_SHIFT                      _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_USBINTR_0_PPCE_FIELD                      _MK_FIELD_CONST(0xffff, USB2_CONTROLLER_USB2D_USBINTR_0_PPCE_SHIFT)
#define USB2_CONTROLLER_USB2D_USBINTR_0_PPCE_RANGE                      31:16
#define USB2_CONTROLLER_USB2D_USBINTR_0_PPCE_WOFFSET                    0x0
#define USB2_CONTROLLER_USB2D_USBINTR_0_PPCE_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBINTR_0_PPCE_DEFAULT_MASK                       _MK_MASK_CONST(0xffff)
#define USB2_CONTROLLER_USB2D_USBINTR_0_PPCE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBINTR_0_PPCE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_USBINTR_0_ULPIE_SHIFT                     _MK_SHIFT_CONST(10)
#define USB2_CONTROLLER_USB2D_USBINTR_0_ULPIE_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_USBINTR_0_ULPIE_SHIFT)
#define USB2_CONTROLLER_USB2D_USBINTR_0_ULPIE_RANGE                     10:10
#define USB2_CONTROLLER_USB2D_USBINTR_0_ULPIE_WOFFSET                   0x0
#define USB2_CONTROLLER_USB2D_USBINTR_0_ULPIE_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBINTR_0_ULPIE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_USBINTR_0_ULPIE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBINTR_0_ULPIE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBINTR_0_ULPIE_DISABLE                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_USBINTR_0_ULPIE_ENABLE                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_USBINTR_0_SLE_SHIFT                       _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_USBINTR_0_SLE_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_USBINTR_0_SLE_SHIFT)
#define USB2_CONTROLLER_USB2D_USBINTR_0_SLE_RANGE                       8:8
#define USB2_CONTROLLER_USB2D_USBINTR_0_SLE_WOFFSET                     0x0
#define USB2_CONTROLLER_USB2D_USBINTR_0_SLE_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBINTR_0_SLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_USBINTR_0_SLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBINTR_0_SLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBINTR_0_SLE_DISABLE                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_USBINTR_0_SLE_ENABLE                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_USBINTR_0_SRE_SHIFT                       _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_USBINTR_0_SRE_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_USBINTR_0_SRE_SHIFT)
#define USB2_CONTROLLER_USB2D_USBINTR_0_SRE_RANGE                       7:7
#define USB2_CONTROLLER_USB2D_USBINTR_0_SRE_WOFFSET                     0x0
#define USB2_CONTROLLER_USB2D_USBINTR_0_SRE_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBINTR_0_SRE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_USBINTR_0_SRE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBINTR_0_SRE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBINTR_0_SRE_DISABLE                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_USBINTR_0_SRE_ENABLE                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_USBINTR_0_URE_SHIFT                       _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_USB2D_USBINTR_0_URE_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_USBINTR_0_URE_SHIFT)
#define USB2_CONTROLLER_USB2D_USBINTR_0_URE_RANGE                       6:6
#define USB2_CONTROLLER_USB2D_USBINTR_0_URE_WOFFSET                     0x0
#define USB2_CONTROLLER_USB2D_USBINTR_0_URE_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBINTR_0_URE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_USBINTR_0_URE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBINTR_0_URE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBINTR_0_URE_DISABLE                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_USBINTR_0_URE_ENABLE                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_USBINTR_0_AAE_SHIFT                       _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_USBINTR_0_AAE_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_USBINTR_0_AAE_SHIFT)
#define USB2_CONTROLLER_USB2D_USBINTR_0_AAE_RANGE                       5:5
#define USB2_CONTROLLER_USB2D_USBINTR_0_AAE_WOFFSET                     0x0
#define USB2_CONTROLLER_USB2D_USBINTR_0_AAE_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBINTR_0_AAE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_USBINTR_0_AAE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBINTR_0_AAE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBINTR_0_AAE_DISABLE                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_USBINTR_0_AAE_ENABLE                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_USBINTR_0_SEE_SHIFT                       _MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_USB2D_USBINTR_0_SEE_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_USBINTR_0_SEE_SHIFT)
#define USB2_CONTROLLER_USB2D_USBINTR_0_SEE_RANGE                       4:4
#define USB2_CONTROLLER_USB2D_USBINTR_0_SEE_WOFFSET                     0x0
#define USB2_CONTROLLER_USB2D_USBINTR_0_SEE_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBINTR_0_SEE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_USBINTR_0_SEE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBINTR_0_SEE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBINTR_0_SEE_DISABLE                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_USBINTR_0_SEE_ENABLE                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_USBINTR_0_FRE_SHIFT                       _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_USBINTR_0_FRE_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_USBINTR_0_FRE_SHIFT)
#define USB2_CONTROLLER_USB2D_USBINTR_0_FRE_RANGE                       3:3
#define USB2_CONTROLLER_USB2D_USBINTR_0_FRE_WOFFSET                     0x0
#define USB2_CONTROLLER_USB2D_USBINTR_0_FRE_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBINTR_0_FRE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_USBINTR_0_FRE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBINTR_0_FRE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBINTR_0_FRE_DISABLE                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_USBINTR_0_FRE_ENABLE                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_USBINTR_0_PCE_SHIFT                       _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_USB2D_USBINTR_0_PCE_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_USBINTR_0_PCE_SHIFT)
#define USB2_CONTROLLER_USB2D_USBINTR_0_PCE_RANGE                       2:2
#define USB2_CONTROLLER_USB2D_USBINTR_0_PCE_WOFFSET                     0x0
#define USB2_CONTROLLER_USB2D_USBINTR_0_PCE_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBINTR_0_PCE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_USBINTR_0_PCE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBINTR_0_PCE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBINTR_0_PCE_DISABLE                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_USBINTR_0_PCE_ENABLE                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_USBINTR_0_UEE_SHIFT                       _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_USBINTR_0_UEE_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_USBINTR_0_UEE_SHIFT)
#define USB2_CONTROLLER_USB2D_USBINTR_0_UEE_RANGE                       1:1
#define USB2_CONTROLLER_USB2D_USBINTR_0_UEE_WOFFSET                     0x0
#define USB2_CONTROLLER_USB2D_USBINTR_0_UEE_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBINTR_0_UEE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_USBINTR_0_UEE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBINTR_0_UEE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBINTR_0_UEE_DISABLE                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_USBINTR_0_UEE_ENABLE                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_USBINTR_0_UE_SHIFT                        _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_USBINTR_0_UE_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_USBINTR_0_UE_SHIFT)
#define USB2_CONTROLLER_USB2D_USBINTR_0_UE_RANGE                        0:0
#define USB2_CONTROLLER_USB2D_USBINTR_0_UE_WOFFSET                      0x0
#define USB2_CONTROLLER_USB2D_USBINTR_0_UE_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBINTR_0_UE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_USBINTR_0_UE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBINTR_0_UE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBINTR_0_UE_DISABLE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_USBINTR_0_UE_ENABLE                       _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_USB2D_FRINDEX_0  
#define USB2_CONTROLLER_USB2D_FRINDEX_0                 _MK_ADDR_CONST(0x13c)
#define USB2_CONTROLLER_USB2D_FRINDEX_0_SECURE                  0x0
#define USB2_CONTROLLER_USB2D_FRINDEX_0_WORD_COUNT                      0x1
#define USB2_CONTROLLER_USB2D_FRINDEX_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_FRINDEX_0_RESET_MASK                      _MK_MASK_CONST(0x3fff)
#define USB2_CONTROLLER_USB2D_FRINDEX_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_FRINDEX_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_FRINDEX_0_READ_MASK                       _MK_MASK_CONST(0x3fff)
#define USB2_CONTROLLER_USB2D_FRINDEX_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_FRINDEX_0_FRINDEX_SHIFT                   _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_FRINDEX_0_FRINDEX_FIELD                   _MK_FIELD_CONST(0x3fff, USB2_CONTROLLER_USB2D_FRINDEX_0_FRINDEX_SHIFT)
#define USB2_CONTROLLER_USB2D_FRINDEX_0_FRINDEX_RANGE                   13:0
#define USB2_CONTROLLER_USB2D_FRINDEX_0_FRINDEX_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_FRINDEX_0_FRINDEX_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_FRINDEX_0_FRINDEX_DEFAULT_MASK                    _MK_MASK_CONST(0x3fff)
#define USB2_CONTROLLER_USB2D_FRINDEX_0_FRINDEX_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_FRINDEX_0_FRINDEX_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Reserved address 320 [0x140] 

// Register USB2_CONTROLLER_USB2D_PERIODICLISTBASE_0  
#define USB2_CONTROLLER_USB2D_PERIODICLISTBASE_0                        _MK_ADDR_CONST(0x144)
#define USB2_CONTROLLER_USB2D_PERIODICLISTBASE_0_SECURE                         0x0
#define USB2_CONTROLLER_USB2D_PERIODICLISTBASE_0_WORD_COUNT                     0x1
#define USB2_CONTROLLER_USB2D_PERIODICLISTBASE_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_PERIODICLISTBASE_0_RESET_MASK                     _MK_MASK_CONST(0xfffff000)
#define USB2_CONTROLLER_USB2D_PERIODICLISTBASE_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_PERIODICLISTBASE_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_PERIODICLISTBASE_0_READ_MASK                      _MK_MASK_CONST(0xfffff000)
#define USB2_CONTROLLER_USB2D_PERIODICLISTBASE_0_WRITE_MASK                     _MK_MASK_CONST(0xfffff000)
#define USB2_CONTROLLER_USB2D_PERIODICLISTBASE_0_BASEADR_SHIFT                  _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_PERIODICLISTBASE_0_BASEADR_FIELD                  _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_PERIODICLISTBASE_0_BASEADR_SHIFT)
#define USB2_CONTROLLER_USB2D_PERIODICLISTBASE_0_BASEADR_RANGE                  31:12
#define USB2_CONTROLLER_USB2D_PERIODICLISTBASE_0_BASEADR_WOFFSET                        0x0
#define USB2_CONTROLLER_USB2D_PERIODICLISTBASE_0_BASEADR_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_PERIODICLISTBASE_0_BASEADR_DEFAULT_MASK                   _MK_MASK_CONST(0xfffff)
#define USB2_CONTROLLER_USB2D_PERIODICLISTBASE_0_BASEADR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_PERIODICLISTBASE_0_BASEADR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_PERIODICLISTBASE_0_USBADR_SHIFT                   _MK_SHIFT_CONST(25)
#define USB2_CONTROLLER_USB2D_PERIODICLISTBASE_0_USBADR_FIELD                   _MK_FIELD_CONST(0x7f, USB2_CONTROLLER_USB2D_PERIODICLISTBASE_0_USBADR_SHIFT)
#define USB2_CONTROLLER_USB2D_PERIODICLISTBASE_0_USBADR_RANGE                   31:25
#define USB2_CONTROLLER_USB2D_PERIODICLISTBASE_0_USBADR_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_PERIODICLISTBASE_0_USBADR_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_PERIODICLISTBASE_0_USBADR_DEFAULT_MASK                    _MK_MASK_CONST(0x7f)
#define USB2_CONTROLLER_USB2D_PERIODICLISTBASE_0_USBADR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_PERIODICLISTBASE_0_USBADR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_PERIODICLISTBASE_0_USBADRA_SHIFT                  _MK_SHIFT_CONST(24)
#define USB2_CONTROLLER_USB2D_PERIODICLISTBASE_0_USBADRA_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_PERIODICLISTBASE_0_USBADRA_SHIFT)
#define USB2_CONTROLLER_USB2D_PERIODICLISTBASE_0_USBADRA_RANGE                  24:24
#define USB2_CONTROLLER_USB2D_PERIODICLISTBASE_0_USBADRA_WOFFSET                        0x0
#define USB2_CONTROLLER_USB2D_PERIODICLISTBASE_0_USBADRA_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_PERIODICLISTBASE_0_USBADRA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_PERIODICLISTBASE_0_USBADRA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_PERIODICLISTBASE_0_USBADRA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register USB2_CONTROLLER_USB2D_ASYNCLISTADDR_0  
#define USB2_CONTROLLER_USB2D_ASYNCLISTADDR_0                   _MK_ADDR_CONST(0x148)
#define USB2_CONTROLLER_USB2D_ASYNCLISTADDR_0_SECURE                    0x0
#define USB2_CONTROLLER_USB2D_ASYNCLISTADDR_0_WORD_COUNT                        0x1
#define USB2_CONTROLLER_USB2D_ASYNCLISTADDR_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ASYNCLISTADDR_0_RESET_MASK                        _MK_MASK_CONST(0xffffffe0)
#define USB2_CONTROLLER_USB2D_ASYNCLISTADDR_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ASYNCLISTADDR_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ASYNCLISTADDR_0_READ_MASK                         _MK_MASK_CONST(0xffffffe0)
#define USB2_CONTROLLER_USB2D_ASYNCLISTADDR_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffe0)
#define USB2_CONTROLLER_USB2D_ASYNCLISTADDR_0_ASYBASE_SHIFT                     _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_ASYNCLISTADDR_0_ASYBASE_FIELD                     _MK_FIELD_CONST(0x7ffffff, USB2_CONTROLLER_USB2D_ASYNCLISTADDR_0_ASYBASE_SHIFT)
#define USB2_CONTROLLER_USB2D_ASYNCLISTADDR_0_ASYBASE_RANGE                     31:5
#define USB2_CONTROLLER_USB2D_ASYNCLISTADDR_0_ASYBASE_WOFFSET                   0x0
#define USB2_CONTROLLER_USB2D_ASYNCLISTADDR_0_ASYBASE_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ASYNCLISTADDR_0_ASYBASE_DEFAULT_MASK                      _MK_MASK_CONST(0x7ffffff)
#define USB2_CONTROLLER_USB2D_ASYNCLISTADDR_0_ASYBASE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ASYNCLISTADDR_0_ASYBASE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_ASYNCLISTADDR_0_EPBASE_SHIFT                      _MK_SHIFT_CONST(11)
#define USB2_CONTROLLER_USB2D_ASYNCLISTADDR_0_EPBASE_FIELD                      _MK_FIELD_CONST(0x1fffff, USB2_CONTROLLER_USB2D_ASYNCLISTADDR_0_EPBASE_SHIFT)
#define USB2_CONTROLLER_USB2D_ASYNCLISTADDR_0_EPBASE_RANGE                      31:11
#define USB2_CONTROLLER_USB2D_ASYNCLISTADDR_0_EPBASE_WOFFSET                    0x0
#define USB2_CONTROLLER_USB2D_ASYNCLISTADDR_0_EPBASE_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ASYNCLISTADDR_0_EPBASE_DEFAULT_MASK                       _MK_MASK_CONST(0x1fffff)
#define USB2_CONTROLLER_USB2D_ASYNCLISTADDR_0_EPBASE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ASYNCLISTADDR_0_EPBASE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register USB2_CONTROLLER_USB2D_ASYNCTTSTS_0  
#define USB2_CONTROLLER_USB2D_ASYNCTTSTS_0                      _MK_ADDR_CONST(0x14c)
#define USB2_CONTROLLER_USB2D_ASYNCTTSTS_0_SECURE                       0x0
#define USB2_CONTROLLER_USB2D_ASYNCTTSTS_0_WORD_COUNT                   0x1
#define USB2_CONTROLLER_USB2D_ASYNCTTSTS_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ASYNCTTSTS_0_RESET_MASK                   _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_USB2D_ASYNCTTSTS_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ASYNCTTSTS_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ASYNCTTSTS_0_READ_MASK                    _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_USB2D_ASYNCTTSTS_0_WRITE_MASK                   _MK_MASK_CONST(0x2)
#define USB2_CONTROLLER_USB2D_ASYNCTTSTS_0_TTAC_SHIFT                   _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_ASYNCTTSTS_0_TTAC_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ASYNCTTSTS_0_TTAC_SHIFT)
#define USB2_CONTROLLER_USB2D_ASYNCTTSTS_0_TTAC_RANGE                   1:1
#define USB2_CONTROLLER_USB2D_ASYNCTTSTS_0_TTAC_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ASYNCTTSTS_0_TTAC_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ASYNCTTSTS_0_TTAC_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ASYNCTTSTS_0_TTAC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ASYNCTTSTS_0_TTAC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_ASYNCTTSTS_0_TTAS_SHIFT                   _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_ASYNCTTSTS_0_TTAS_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ASYNCTTSTS_0_TTAS_SHIFT)
#define USB2_CONTROLLER_USB2D_ASYNCTTSTS_0_TTAS_RANGE                   0:0
#define USB2_CONTROLLER_USB2D_ASYNCTTSTS_0_TTAS_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ASYNCTTSTS_0_TTAS_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ASYNCTTSTS_0_TTAS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ASYNCTTSTS_0_TTAS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ASYNCTTSTS_0_TTAS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register USB2_CONTROLLER_USB2D_BURSTSIZE_0  
#define USB2_CONTROLLER_USB2D_BURSTSIZE_0                       _MK_ADDR_CONST(0x150)
#define USB2_CONTROLLER_USB2D_BURSTSIZE_0_SECURE                        0x0
#define USB2_CONTROLLER_USB2D_BURSTSIZE_0_WORD_COUNT                    0x1
#define USB2_CONTROLLER_USB2D_BURSTSIZE_0_RESET_VAL                     _MK_MASK_CONST(0x808)
#define USB2_CONTROLLER_USB2D_BURSTSIZE_0_RESET_MASK                    _MK_MASK_CONST(0xffff)
#define USB2_CONTROLLER_USB2D_BURSTSIZE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_BURSTSIZE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_BURSTSIZE_0_READ_MASK                     _MK_MASK_CONST(0xffff)
#define USB2_CONTROLLER_USB2D_BURSTSIZE_0_WRITE_MASK                    _MK_MASK_CONST(0xffff)
#define USB2_CONTROLLER_USB2D_BURSTSIZE_0_TXPBURST_SHIFT                        _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_BURSTSIZE_0_TXPBURST_FIELD                        _MK_FIELD_CONST(0xff, USB2_CONTROLLER_USB2D_BURSTSIZE_0_TXPBURST_SHIFT)
#define USB2_CONTROLLER_USB2D_BURSTSIZE_0_TXPBURST_RANGE                        15:8
#define USB2_CONTROLLER_USB2D_BURSTSIZE_0_TXPBURST_WOFFSET                      0x0
#define USB2_CONTROLLER_USB2D_BURSTSIZE_0_TXPBURST_DEFAULT                      _MK_MASK_CONST(0x8)
#define USB2_CONTROLLER_USB2D_BURSTSIZE_0_TXPBURST_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define USB2_CONTROLLER_USB2D_BURSTSIZE_0_TXPBURST_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_BURSTSIZE_0_TXPBURST_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_BURSTSIZE_0_RXPBURST_SHIFT                        _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_BURSTSIZE_0_RXPBURST_FIELD                        _MK_FIELD_CONST(0xff, USB2_CONTROLLER_USB2D_BURSTSIZE_0_RXPBURST_SHIFT)
#define USB2_CONTROLLER_USB2D_BURSTSIZE_0_RXPBURST_RANGE                        7:0
#define USB2_CONTROLLER_USB2D_BURSTSIZE_0_RXPBURST_WOFFSET                      0x0
#define USB2_CONTROLLER_USB2D_BURSTSIZE_0_RXPBURST_DEFAULT                      _MK_MASK_CONST(0x8)
#define USB2_CONTROLLER_USB2D_BURSTSIZE_0_RXPBURST_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define USB2_CONTROLLER_USB2D_BURSTSIZE_0_RXPBURST_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_BURSTSIZE_0_RXPBURST_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register USB2_CONTROLLER_USB2D_TXFILLTUNING_0  
#define USB2_CONTROLLER_USB2D_TXFILLTUNING_0                    _MK_ADDR_CONST(0x154)
#define USB2_CONTROLLER_USB2D_TXFILLTUNING_0_SECURE                     0x0
#define USB2_CONTROLLER_USB2D_TXFILLTUNING_0_WORD_COUNT                         0x1
#define USB2_CONTROLLER_USB2D_TXFILLTUNING_0_RESET_VAL                  _MK_MASK_CONST(0x20000)
#define USB2_CONTROLLER_USB2D_TXFILLTUNING_0_RESET_MASK                         _MK_MASK_CONST(0x3f1fff)
#define USB2_CONTROLLER_USB2D_TXFILLTUNING_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_TXFILLTUNING_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_TXFILLTUNING_0_READ_MASK                  _MK_MASK_CONST(0x3f1fff)
#define USB2_CONTROLLER_USB2D_TXFILLTUNING_0_WRITE_MASK                         _MK_MASK_CONST(0x3f1fff)
#define USB2_CONTROLLER_USB2D_TXFILLTUNING_0_TXFIFOTHRES_SHIFT                  _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_TXFILLTUNING_0_TXFIFOTHRES_FIELD                  _MK_FIELD_CONST(0x3f, USB2_CONTROLLER_USB2D_TXFILLTUNING_0_TXFIFOTHRES_SHIFT)
#define USB2_CONTROLLER_USB2D_TXFILLTUNING_0_TXFIFOTHRES_RANGE                  21:16
#define USB2_CONTROLLER_USB2D_TXFILLTUNING_0_TXFIFOTHRES_WOFFSET                        0x0
#define USB2_CONTROLLER_USB2D_TXFILLTUNING_0_TXFIFOTHRES_DEFAULT                        _MK_MASK_CONST(0x2)
#define USB2_CONTROLLER_USB2D_TXFILLTUNING_0_TXFIFOTHRES_DEFAULT_MASK                   _MK_MASK_CONST(0x3f)
#define USB2_CONTROLLER_USB2D_TXFILLTUNING_0_TXFIFOTHRES_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_TXFILLTUNING_0_TXFIFOTHRES_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_TXFILLTUNING_0_TXSCHHEALTH_SHIFT                  _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_TXFILLTUNING_0_TXSCHHEALTH_FIELD                  _MK_FIELD_CONST(0x1f, USB2_CONTROLLER_USB2D_TXFILLTUNING_0_TXSCHHEALTH_SHIFT)
#define USB2_CONTROLLER_USB2D_TXFILLTUNING_0_TXSCHHEALTH_RANGE                  12:8
#define USB2_CONTROLLER_USB2D_TXFILLTUNING_0_TXSCHHEALTH_WOFFSET                        0x0
#define USB2_CONTROLLER_USB2D_TXFILLTUNING_0_TXSCHHEALTH_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_TXFILLTUNING_0_TXSCHHEALTH_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define USB2_CONTROLLER_USB2D_TXFILLTUNING_0_TXSCHHEALTH_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_TXFILLTUNING_0_TXSCHHEALTH_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_TXFILLTUNING_0_TXSCHOH_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_TXFILLTUNING_0_TXSCHOH_FIELD                      _MK_FIELD_CONST(0xff, USB2_CONTROLLER_USB2D_TXFILLTUNING_0_TXSCHOH_SHIFT)
#define USB2_CONTROLLER_USB2D_TXFILLTUNING_0_TXSCHOH_RANGE                      7:0
#define USB2_CONTROLLER_USB2D_TXFILLTUNING_0_TXSCHOH_WOFFSET                    0x0
#define USB2_CONTROLLER_USB2D_TXFILLTUNING_0_TXSCHOH_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_TXFILLTUNING_0_TXSCHOH_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define USB2_CONTROLLER_USB2D_TXFILLTUNING_0_TXSCHOH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_TXFILLTUNING_0_TXSCHOH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Reserved address 344 [0x158] 

// Register USB2_CONTROLLER_USB2D_ICUSB_CTRL_0  
#define USB2_CONTROLLER_USB2D_ICUSB_CTRL_0                      _MK_ADDR_CONST(0x15c)
#define USB2_CONTROLLER_USB2D_ICUSB_CTRL_0_SECURE                       0x0
#define USB2_CONTROLLER_USB2D_ICUSB_CTRL_0_WORD_COUNT                   0x1
#define USB2_CONTROLLER_USB2D_ICUSB_CTRL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ICUSB_CTRL_0_RESET_MASK                   _MK_MASK_CONST(0xf)
#define USB2_CONTROLLER_USB2D_ICUSB_CTRL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ICUSB_CTRL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ICUSB_CTRL_0_READ_MASK                    _MK_MASK_CONST(0xf)
#define USB2_CONTROLLER_USB2D_ICUSB_CTRL_0_WRITE_MASK                   _MK_MASK_CONST(0xf)
#define USB2_CONTROLLER_USB2D_ICUSB_CTRL_0_IC_ENB1_SHIFT                        _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_ICUSB_CTRL_0_IC_ENB1_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ICUSB_CTRL_0_IC_ENB1_SHIFT)
#define USB2_CONTROLLER_USB2D_ICUSB_CTRL_0_IC_ENB1_RANGE                        3:3
#define USB2_CONTROLLER_USB2D_ICUSB_CTRL_0_IC_ENB1_WOFFSET                      0x0
#define USB2_CONTROLLER_USB2D_ICUSB_CTRL_0_IC_ENB1_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ICUSB_CTRL_0_IC_ENB1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ICUSB_CTRL_0_IC_ENB1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ICUSB_CTRL_0_IC_ENB1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ICUSB_CTRL_0_IC_ENB1_DISABLE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ICUSB_CTRL_0_IC_ENB1_ENABLE                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ICUSB_CTRL_0_IC_VDD1_SHIFT                        _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_ICUSB_CTRL_0_IC_VDD1_FIELD                        _MK_FIELD_CONST(0x7, USB2_CONTROLLER_USB2D_ICUSB_CTRL_0_IC_VDD1_SHIFT)
#define USB2_CONTROLLER_USB2D_ICUSB_CTRL_0_IC_VDD1_RANGE                        2:0
#define USB2_CONTROLLER_USB2D_ICUSB_CTRL_0_IC_VDD1_WOFFSET                      0x0
#define USB2_CONTROLLER_USB2D_ICUSB_CTRL_0_IC_VDD1_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ICUSB_CTRL_0_IC_VDD1_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define USB2_CONTROLLER_USB2D_ICUSB_CTRL_0_IC_VDD1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ICUSB_CTRL_0_IC_VDD1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0  
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0                   _MK_ADDR_CONST(0x160)
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_SECURE                    0x0
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_WORD_COUNT                        0x1
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_RESET_MASK                        _MK_MASK_CONST(0xefffffff)
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_READ_MASK                         _MK_MASK_CONST(0xefffffff)
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_WRITE_MASK                        _MK_MASK_CONST(0xe7ff00ff)
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_WAKEUP_SHIFT                 _MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_WAKEUP_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_WAKEUP_SHIFT)
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_WAKEUP_RANGE                 31:31
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_WAKEUP_WOFFSET                       0x0
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_WAKEUP_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_WAKEUP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_WAKEUP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_WAKEUP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_WAKEUP_CLEAR                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_WAKEUP_SET                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_RUN_SHIFT                    _MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_RUN_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_RUN_SHIFT)
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_RUN_RANGE                    30:30
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_RUN_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_RUN_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_RUN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_RUN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_RUN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_RUN_CLEAR                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_RUN_SET                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_RD_WR_SHIFT                  _MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_RD_WR_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_RD_WR_SHIFT)
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_RD_WR_RANGE                  29:29
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_RD_WR_WOFFSET                        0x0
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_RD_WR_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_RD_WR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_RD_WR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_RD_WR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_RD_WR_READ                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_RD_WR_WRITE                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_SYNC_STATE_SHIFT                     _MK_SHIFT_CONST(27)
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_SYNC_STATE_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_SYNC_STATE_SHIFT)
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_SYNC_STATE_RANGE                     27:27
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_SYNC_STATE_WOFFSET                   0x0
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_SYNC_STATE_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_SYNC_STATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_SYNC_STATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_SYNC_STATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_SYNC_STATE_NOT_NORMAL                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_SYNC_STATE_NORMAL                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_PORT_SHIFT                   _MK_SHIFT_CONST(24)
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_PORT_FIELD                   _MK_FIELD_CONST(0x7, USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_PORT_SHIFT)
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_PORT_RANGE                   26:24
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_PORT_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_PORT_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_PORT_DEFAULT_MASK                    _MK_MASK_CONST(0x7)
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_PORT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_PORT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_REG_ADDR_SHIFT                       _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_REG_ADDR_FIELD                       _MK_FIELD_CONST(0xff, USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_REG_ADDR_SHIFT)
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_REG_ADDR_RANGE                       23:16
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_REG_ADDR_WOFFSET                     0x0
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_REG_ADDR_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_REG_ADDR_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_REG_ADDR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_REG_ADDR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_DATA_RD_SHIFT                        _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_DATA_RD_FIELD                        _MK_FIELD_CONST(0xff, USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_DATA_RD_SHIFT)
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_DATA_RD_RANGE                        15:8
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_DATA_RD_WOFFSET                      0x0
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_DATA_RD_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_DATA_RD_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_DATA_RD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_DATA_RD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_DATA_WR_SHIFT                        _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_DATA_WR_FIELD                        _MK_FIELD_CONST(0xff, USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_DATA_WR_SHIFT)
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_DATA_WR_RANGE                        7:0
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_DATA_WR_WOFFSET                      0x0
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_DATA_WR_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_DATA_WR_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_DATA_WR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0_ULPI_DATA_WR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Reserved address 356 [0x164] 

// Reserved address 360 [0x168] 

// Reserved address 364 [0x16c] 

// Reserved address 368 [0x170] 

// Register USB2_CONTROLLER_USB2D_PORTSC1_0  
#define USB2_CONTROLLER_USB2D_PORTSC1_0                 _MK_ADDR_CONST(0x174)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_SECURE                  0x0
#define USB2_CONTROLLER_USB2D_PORTSC1_0_WORD_COUNT                      0x1
#define USB2_CONTROLLER_USB2D_PORTSC1_0_RESET_VAL                       _MK_MASK_CONST(0x1004)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_WRITE_MASK                      _MK_MASK_CONST(0xfe7f134e)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_DA_SHIFT                        _MK_SHIFT_CONST(25)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_DA_FIELD                        _MK_FIELD_CONST(0x7f, USB2_CONTROLLER_USB2D_PORTSC1_0_DA_SHIFT)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_DA_RANGE                        31:25
#define USB2_CONTROLLER_USB2D_PORTSC1_0_DA_WOFFSET                      0x0
#define USB2_CONTROLLER_USB2D_PORTSC1_0_DA_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_DA_DEFAULT_MASK                 _MK_MASK_CONST(0x7f)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_DA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_DA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_PORTSC1_0_SSTS_SHIFT                      _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_SSTS_FIELD                      _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_PORTSC1_0_SSTS_SHIFT)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_SSTS_RANGE                      24:23
#define USB2_CONTROLLER_USB2D_PORTSC1_0_SSTS_WOFFSET                    0x0
#define USB2_CONTROLLER_USB2D_PORTSC1_0_SSTS_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_SSTS_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_SSTS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_SSTS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_SSTS_L1STATE_ENTERED                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_SSTS_NYET_PERIPH                        _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_SSTS_L1STATE_NOT_SUPPORTED                      _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_SSTS_PERIPH_NORESP_ERR                  _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_PORTSC1_0_WKOC_SHIFT                      _MK_SHIFT_CONST(22)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_WKOC_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_PORTSC1_0_WKOC_SHIFT)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_WKOC_RANGE                      22:22
#define USB2_CONTROLLER_USB2D_PORTSC1_0_WKOC_WOFFSET                    0x0
#define USB2_CONTROLLER_USB2D_PORTSC1_0_WKOC_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_WKOC_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_WKOC_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_WKOC_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_WKOC_DISBLE                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_WKOC_ENABLE                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_PORTSC1_0_WKDS_SHIFT                      _MK_SHIFT_CONST(21)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_WKDS_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_PORTSC1_0_WKDS_SHIFT)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_WKDS_RANGE                      21:21
#define USB2_CONTROLLER_USB2D_PORTSC1_0_WKDS_WOFFSET                    0x0
#define USB2_CONTROLLER_USB2D_PORTSC1_0_WKDS_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_WKDS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_WKDS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_WKDS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_WKDS_DISBLE                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_WKDS_ENABLE                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_PORTSC1_0_WKCN_SHIFT                      _MK_SHIFT_CONST(20)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_WKCN_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_PORTSC1_0_WKCN_SHIFT)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_WKCN_RANGE                      20:20
#define USB2_CONTROLLER_USB2D_PORTSC1_0_WKCN_WOFFSET                    0x0
#define USB2_CONTROLLER_USB2D_PORTSC1_0_WKCN_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_WKCN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_WKCN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_WKCN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_WKCN_DISBLE                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_WKCN_ENABLE                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_PORTSC1_0_PTC_SHIFT                       _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_PTC_FIELD                       _MK_FIELD_CONST(0xf, USB2_CONTROLLER_USB2D_PORTSC1_0_PTC_SHIFT)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_PTC_RANGE                       19:16
#define USB2_CONTROLLER_USB2D_PORTSC1_0_PTC_WOFFSET                     0x0
#define USB2_CONTROLLER_USB2D_PORTSC1_0_PTC_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_PTC_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_PTC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_PTC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_PTC_NORMAL_OP                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_PTC_TEST_J                      _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_PTC_TEST_K                      _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_PTC_TEST_SE0_NAK                        _MK_ENUM_CONST(3)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_PTC_TEST_PKT                    _MK_ENUM_CONST(4)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_PTC_TEST_FORCE_ENABLE                   _MK_ENUM_CONST(5)

#define USB2_CONTROLLER_USB2D_PORTSC1_0_PIC_SHIFT                       _MK_SHIFT_CONST(14)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_PIC_FIELD                       _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_PORTSC1_0_PIC_SHIFT)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_PIC_RANGE                       15:14
#define USB2_CONTROLLER_USB2D_PORTSC1_0_PIC_WOFFSET                     0x0
#define USB2_CONTROLLER_USB2D_PORTSC1_0_PIC_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_PIC_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_PIC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_PIC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_PORTSC1_0_PO_SHIFT                        _MK_SHIFT_CONST(13)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_PO_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_PORTSC1_0_PO_SHIFT)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_PO_RANGE                        13:13
#define USB2_CONTROLLER_USB2D_PORTSC1_0_PO_WOFFSET                      0x0
#define USB2_CONTROLLER_USB2D_PORTSC1_0_PO_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_PO_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_PO_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_PO_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_PORTSC1_0_PP_SHIFT                        _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_PP_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_PORTSC1_0_PP_SHIFT)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_PP_RANGE                        12:12
#define USB2_CONTROLLER_USB2D_PORTSC1_0_PP_WOFFSET                      0x0
#define USB2_CONTROLLER_USB2D_PORTSC1_0_PP_DEFAULT                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_PP_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_PP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_PP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_PP_NOT_POWERED                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_PP_POWERED                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_PORTSC1_0_LS_SHIFT                        _MK_SHIFT_CONST(10)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_LS_FIELD                        _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_PORTSC1_0_LS_SHIFT)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_LS_RANGE                        11:10
#define USB2_CONTROLLER_USB2D_PORTSC1_0_LS_WOFFSET                      0x0
#define USB2_CONTROLLER_USB2D_PORTSC1_0_LS_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_LS_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_LS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_LS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_LS_SE0                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_LS_J_STATE                      _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_LS_K_STATE                      _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_LS_UNDEFINED                    _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_PORTSC1_0_SLP_SHIFT                       _MK_SHIFT_CONST(9)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_SLP_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_PORTSC1_0_SLP_SHIFT)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_SLP_RANGE                       9:9
#define USB2_CONTROLLER_USB2D_PORTSC1_0_SLP_WOFFSET                     0x0
#define USB2_CONTROLLER_USB2D_PORTSC1_0_SLP_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_SLP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_SLP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_SLP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_PORTSC1_0_PR_SHIFT                        _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_PR_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_PORTSC1_0_PR_SHIFT)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_PR_RANGE                        8:8
#define USB2_CONTROLLER_USB2D_PORTSC1_0_PR_WOFFSET                      0x0
#define USB2_CONTROLLER_USB2D_PORTSC1_0_PR_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_PR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_PR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_PR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_PR_NOT_USB_RESET                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_PR_USB_RESET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_PORTSC1_0_SUSP_SHIFT                      _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_SUSP_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_PORTSC1_0_SUSP_SHIFT)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_SUSP_RANGE                      7:7
#define USB2_CONTROLLER_USB2D_PORTSC1_0_SUSP_WOFFSET                    0x0
#define USB2_CONTROLLER_USB2D_PORTSC1_0_SUSP_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_SUSP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_SUSP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_SUSP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_SUSP_NOT_SUSPEND                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_SUSP_SUSPEND                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_PORTSC1_0_FPR_SHIFT                       _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_FPR_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_PORTSC1_0_FPR_SHIFT)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_FPR_RANGE                       6:6
#define USB2_CONTROLLER_USB2D_PORTSC1_0_FPR_WOFFSET                     0x0
#define USB2_CONTROLLER_USB2D_PORTSC1_0_FPR_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_FPR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_FPR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_FPR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_FPR_NO_RESUME                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_FPR_RESUME                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_PORTSC1_0_OCC_SHIFT                       _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_OCC_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_PORTSC1_0_OCC_SHIFT)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_OCC_RANGE                       5:5
#define USB2_CONTROLLER_USB2D_PORTSC1_0_OCC_WOFFSET                     0x0
#define USB2_CONTROLLER_USB2D_PORTSC1_0_OCC_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_OCC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_OCC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_OCC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_OCC_NO_CHANGE                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_OCC_CHANGE                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_PORTSC1_0_OCA_SHIFT                       _MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_OCA_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_PORTSC1_0_OCA_SHIFT)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_OCA_RANGE                       4:4
#define USB2_CONTROLLER_USB2D_PORTSC1_0_OCA_WOFFSET                     0x0
#define USB2_CONTROLLER_USB2D_PORTSC1_0_OCA_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_OCA_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_OCA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_OCA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_OCA_NO_OVER_CURRENT                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_OCA_OVER_CURRENT                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_PORTSC1_0_PEC_SHIFT                       _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_PEC_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_PORTSC1_0_PEC_SHIFT)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_PEC_RANGE                       3:3
#define USB2_CONTROLLER_USB2D_PORTSC1_0_PEC_WOFFSET                     0x0
#define USB2_CONTROLLER_USB2D_PORTSC1_0_PEC_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_PEC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_PEC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_PEC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_PEC_NO_CHANGE                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_PEC_CHANGE                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_PORTSC1_0_PE_SHIFT                        _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_PE_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_PORTSC1_0_PE_SHIFT)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_PE_RANGE                        2:2
#define USB2_CONTROLLER_USB2D_PORTSC1_0_PE_WOFFSET                      0x0
#define USB2_CONTROLLER_USB2D_PORTSC1_0_PE_DEFAULT                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_PE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_PE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_PE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_PE_PORT_DISABLED                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_PE_PORT_ENABLED                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_PORTSC1_0_CSC_SHIFT                       _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_CSC_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_PORTSC1_0_CSC_SHIFT)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_CSC_RANGE                       1:1
#define USB2_CONTROLLER_USB2D_PORTSC1_0_CSC_WOFFSET                     0x0
#define USB2_CONTROLLER_USB2D_PORTSC1_0_CSC_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_CSC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_CSC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_CSC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_CSC_NO_CHANGE                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_CSC_CHANGE                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_PORTSC1_0_CCS_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_CCS_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_PORTSC1_0_CCS_SHIFT)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_CCS_RANGE                       0:0
#define USB2_CONTROLLER_USB2D_PORTSC1_0_CCS_WOFFSET                     0x0
#define USB2_CONTROLLER_USB2D_PORTSC1_0_CCS_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_CCS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_CCS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_CCS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_CCS_NOT_CONNECTED                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_CCS_CONNECTED                   _MK_ENUM_CONST(1)


// Reserved address 376 [0x178] 

// Reserved address 380 [0x17c] 

// Reserved address 384 [0x180] 

// Reserved address 388 [0x184] 

// Reserved address 392 [0x188] 

// Reserved address 396 [0x18c] 

// Reserved address 400 [0x190] 

// Reserved address 404 [0x194] 

// Reserved address 408 [0x198] 

// Reserved address 412 [0x19c] 

// Reserved address 416 [0x1a0] 

// Reserved address 420 [0x1a4] 

// Reserved address 424 [0x1a8] 

// Reserved address 428 [0x1ac] 

// Reserved address 432 [0x1b0] 

// Register USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0  
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0                   _MK_ADDR_CONST(0x1b4)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_SECURE                    0x0
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_WORD_COUNT                        0x1
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_RESET_VAL                         _MK_MASK_CONST(0x6000000)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_RESET_MASK                        _MK_MASK_CONST(0xf6ffffff)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_READ_MASK                         _MK_MASK_CONST(0xfeffffff)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_WRITE_MASK                        _MK_MASK_CONST(0xf0fff001)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_PTS_SHIFT                 _MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_PTS_FIELD                 _MK_FIELD_CONST(0x7, USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_PTS_SHIFT)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_PTS_RANGE                 31:29
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_PTS_WOFFSET                       0x0
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_PTS_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_PTS_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_PTS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_PTS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_PTS_UTMI                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_PTS_RESERVED                      _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_PTS_ULPI                  _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_PTS_ICUSB_SER                     _MK_ENUM_CONST(3)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_PTS_HSIC                  _MK_ENUM_CONST(4)

#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_STS_SHIFT                 _MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_STS_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_STS_SHIFT)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_STS_RANGE                 28:28
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_STS_WOFFSET                       0x0
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_STS_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_STS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_STS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_STS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_STS_PARALLEL_IF                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_STS_SERIAL_IF                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_PTW_SHIFT                 _MK_SHIFT_CONST(27)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_PTW_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_PTW_SHIFT)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_PTW_RANGE                 27:27
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_PTW_WOFFSET                       0x0
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_PTW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_PTW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_PTW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_PTW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_PTW_EIGHT_BIT                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_PTW_RESERVED                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_PSPD_SHIFT                        _MK_SHIFT_CONST(25)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_PSPD_FIELD                        _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_PSPD_SHIFT)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_PSPD_RANGE                        26:25
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_PSPD_WOFFSET                      0x0
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_PSPD_DEFAULT                      _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_PSPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_PSPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_PSPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_PSPD_FULL_SPEED                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_PSPD_LOW_SPEED                    _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_PSPD_HIGH_SPEED                   _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_PSPD_RESERVED                     _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_PFSC_SHIFT                        _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_PFSC_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_PFSC_SHIFT)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_PFSC_RANGE                        23:23
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_PFSC_WOFFSET                      0x0
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_PFSC_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_PFSC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_PFSC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_PFSC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_PFSC_DONT_FORCE_FULL_SPEED                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_PFSC_FORCE_FULL_SPEED                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_PHCD_SHIFT                        _MK_SHIFT_CONST(22)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_PHCD_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_PHCD_SHIFT)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_PHCD_RANGE                        22:22
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_PHCD_WOFFSET                      0x0
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_PHCD_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_PHCD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_PHCD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_PHCD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_PHCD_DISABLE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_PHCD_ENABLE                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_LPMX_SHIFT                        _MK_SHIFT_CONST(20)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_LPMX_FIELD                        _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_LPMX_SHIFT)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_LPMX_RANGE                        21:20
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_LPMX_WOFFSET                      0x0
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_LPMX_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_LPMX_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_LPMX_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_LPMX_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_EPLPM_SHIFT                       _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_EPLPM_FIELD                       _MK_FIELD_CONST(0xf, USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_EPLPM_SHIFT)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_EPLPM_RANGE                       19:16
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_EPLPM_WOFFSET                     0x0
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_EPLPM_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_EPLPM_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_EPLPM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_EPLPM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_ASUS_SHIFT                        _MK_SHIFT_CONST(17)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_ASUS_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_ASUS_SHIFT)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_ASUS_RANGE                        17:17
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_ASUS_WOFFSET                      0x0
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_ASUS_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_ASUS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_ASUS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_ASUS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_ASUS_DISABLE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_ASUS_ENABLE                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_STL_SHIFT                 _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_STL_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_STL_SHIFT)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_STL_RANGE                 16:16
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_STL_WOFFSET                       0x0
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_STL_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_STL_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_STL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_STL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_STL_DISABLE                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_STL_ENABLE                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_LPMFRM_SHIFT                      _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_LPMFRM_FIELD                      _MK_FIELD_CONST(0xf, USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_LPMFRM_SHIFT)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_LPMFRM_RANGE                      15:12
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_LPMFRM_WOFFSET                    0x0
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_LPMFRM_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_LPMFRM_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_LPMFRM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_LPMFRM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_BA_SHIFT                  _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_BA_FIELD                  _MK_FIELD_CONST(0x7ff, USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_BA_SHIFT)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_BA_RANGE                  11:1
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_BA_WOFFSET                        0x0
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_BA_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_BA_DEFAULT_MASK                   _MK_MASK_CONST(0x7ff)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_BA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_BA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_NYT_ASUS_SHIFT                    _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_NYT_ASUS_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_NYT_ASUS_SHIFT)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_NYT_ASUS_RANGE                    0:0
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_NYT_ASUS_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_NYT_ASUS_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_NYT_ASUS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_NYT_ASUS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_NYT_ASUS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_NYT_ASUS_DISABLE                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0_NYT_ASUS_ENABLE                   _MK_ENUM_CONST(1)


// Reserved address 440 [0x1b8] 

// Reserved address 444 [0x1bc] 

// Reserved address 448 [0x1c0] 

// Reserved address 452 [0x1c4] 

// Reserved address 456 [0x1c8] 

// Reserved address 460 [0x1cc] 

// Reserved address 464 [0x1d0] 

// Reserved address 468 [0x1d4] 

// Reserved address 472 [0x1d8] 

// Reserved address 476 [0x1dc] 

// Reserved address 480 [0x1e0] 

// Reserved address 484 [0x1e4] 

// Reserved address 488 [0x1e8] 

// Reserved address 492 [0x1ec] 

// Reserved address 496 [0x1f0] 

// Register USB2_CONTROLLER_USB2D_OTGSC_0  
#define USB2_CONTROLLER_USB2D_OTGSC_0                   _MK_ADDR_CONST(0x1f4)
#define USB2_CONTROLLER_USB2D_OTGSC_0_SECURE                    0x0
#define USB2_CONTROLLER_USB2D_OTGSC_0_WORD_COUNT                        0x1
#define USB2_CONTROLLER_USB2D_OTGSC_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_RESET_MASK                        _MK_MASK_CONST(0x7f7f7f3b)
#define USB2_CONTROLLER_USB2D_OTGSC_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_READ_MASK                         _MK_MASK_CONST(0x7f7f7f3b)
#define USB2_CONTROLLER_USB2D_OTGSC_0_WRITE_MASK                        _MK_MASK_CONST(0x7f7f003b)
#define USB2_CONTROLLER_USB2D_OTGSC_0_DPIE_SHIFT                        _MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_OTGSC_0_DPIE_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_OTGSC_0_DPIE_SHIFT)
#define USB2_CONTROLLER_USB2D_OTGSC_0_DPIE_RANGE                        30:30
#define USB2_CONTROLLER_USB2D_OTGSC_0_DPIE_WOFFSET                      0x0
#define USB2_CONTROLLER_USB2D_OTGSC_0_DPIE_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_DPIE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_OTGSC_0_DPIE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_DPIE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_DPIE_DISABLE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_DPIE_ENABLE                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_OTGSC_0_ONEMSE_SHIFT                      _MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_USB2D_OTGSC_0_ONEMSE_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_OTGSC_0_ONEMSE_SHIFT)
#define USB2_CONTROLLER_USB2D_OTGSC_0_ONEMSE_RANGE                      29:29
#define USB2_CONTROLLER_USB2D_OTGSC_0_ONEMSE_WOFFSET                    0x0
#define USB2_CONTROLLER_USB2D_OTGSC_0_ONEMSE_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_ONEMSE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_OTGSC_0_ONEMSE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_ONEMSE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_ONEMSE_DISABLE                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_ONEMSE_ENABLE                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_OTGSC_0_BSEIE_SHIFT                       _MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_USB2D_OTGSC_0_BSEIE_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_OTGSC_0_BSEIE_SHIFT)
#define USB2_CONTROLLER_USB2D_OTGSC_0_BSEIE_RANGE                       28:28
#define USB2_CONTROLLER_USB2D_OTGSC_0_BSEIE_WOFFSET                     0x0
#define USB2_CONTROLLER_USB2D_OTGSC_0_BSEIE_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_BSEIE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_OTGSC_0_BSEIE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_BSEIE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_BSEIE_DISABLE                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_BSEIE_ENABLE                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_OTGSC_0_BSVIE_SHIFT                       _MK_SHIFT_CONST(27)
#define USB2_CONTROLLER_USB2D_OTGSC_0_BSVIE_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_OTGSC_0_BSVIE_SHIFT)
#define USB2_CONTROLLER_USB2D_OTGSC_0_BSVIE_RANGE                       27:27
#define USB2_CONTROLLER_USB2D_OTGSC_0_BSVIE_WOFFSET                     0x0
#define USB2_CONTROLLER_USB2D_OTGSC_0_BSVIE_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_BSVIE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_OTGSC_0_BSVIE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_BSVIE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_BSVIE_DISABLE                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_BSVIE_ENABLE                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_OTGSC_0_ASVIE_SHIFT                       _MK_SHIFT_CONST(26)
#define USB2_CONTROLLER_USB2D_OTGSC_0_ASVIE_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_OTGSC_0_ASVIE_SHIFT)
#define USB2_CONTROLLER_USB2D_OTGSC_0_ASVIE_RANGE                       26:26
#define USB2_CONTROLLER_USB2D_OTGSC_0_ASVIE_WOFFSET                     0x0
#define USB2_CONTROLLER_USB2D_OTGSC_0_ASVIE_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_ASVIE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_OTGSC_0_ASVIE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_ASVIE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_ASVIE_DISABLE                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_ASVIE_ENABLE                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_OTGSC_0_AVVIE_SHIFT                       _MK_SHIFT_CONST(25)
#define USB2_CONTROLLER_USB2D_OTGSC_0_AVVIE_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_OTGSC_0_AVVIE_SHIFT)
#define USB2_CONTROLLER_USB2D_OTGSC_0_AVVIE_RANGE                       25:25
#define USB2_CONTROLLER_USB2D_OTGSC_0_AVVIE_WOFFSET                     0x0
#define USB2_CONTROLLER_USB2D_OTGSC_0_AVVIE_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_AVVIE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_OTGSC_0_AVVIE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_AVVIE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_AVVIE_DISABLE                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_AVVIE_ENABLE                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_OTGSC_0_IDIE_SHIFT                        _MK_SHIFT_CONST(24)
#define USB2_CONTROLLER_USB2D_OTGSC_0_IDIE_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_OTGSC_0_IDIE_SHIFT)
#define USB2_CONTROLLER_USB2D_OTGSC_0_IDIE_RANGE                        24:24
#define USB2_CONTROLLER_USB2D_OTGSC_0_IDIE_WOFFSET                      0x0
#define USB2_CONTROLLER_USB2D_OTGSC_0_IDIE_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_IDIE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_OTGSC_0_IDIE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_IDIE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_IDIE_DISABLE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_IDIE_ENABLE                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_OTGSC_0_DPIS_SHIFT                        _MK_SHIFT_CONST(22)
#define USB2_CONTROLLER_USB2D_OTGSC_0_DPIS_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_OTGSC_0_DPIS_SHIFT)
#define USB2_CONTROLLER_USB2D_OTGSC_0_DPIS_RANGE                        22:22
#define USB2_CONTROLLER_USB2D_OTGSC_0_DPIS_WOFFSET                      0x0
#define USB2_CONTROLLER_USB2D_OTGSC_0_DPIS_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_DPIS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_OTGSC_0_DPIS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_DPIS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_DPIS_INT_CLEAR                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_DPIS_INT_SET                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_OTGSC_0_ONEMSS_SHIFT                      _MK_SHIFT_CONST(21)
#define USB2_CONTROLLER_USB2D_OTGSC_0_ONEMSS_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_OTGSC_0_ONEMSS_SHIFT)
#define USB2_CONTROLLER_USB2D_OTGSC_0_ONEMSS_RANGE                      21:21
#define USB2_CONTROLLER_USB2D_OTGSC_0_ONEMSS_WOFFSET                    0x0
#define USB2_CONTROLLER_USB2D_OTGSC_0_ONEMSS_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_ONEMSS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_OTGSC_0_ONEMSS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_ONEMSS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_ONEMSS_INT_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_ONEMSS_INT_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_OTGSC_0_BSEIS_SHIFT                       _MK_SHIFT_CONST(20)
#define USB2_CONTROLLER_USB2D_OTGSC_0_BSEIS_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_OTGSC_0_BSEIS_SHIFT)
#define USB2_CONTROLLER_USB2D_OTGSC_0_BSEIS_RANGE                       20:20
#define USB2_CONTROLLER_USB2D_OTGSC_0_BSEIS_WOFFSET                     0x0
#define USB2_CONTROLLER_USB2D_OTGSC_0_BSEIS_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_BSEIS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_OTGSC_0_BSEIS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_BSEIS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_BSEIS_INT_CLEAR                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_BSEIS_INT_SET                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_OTGSC_0_BSVIS_SHIFT                       _MK_SHIFT_CONST(19)
#define USB2_CONTROLLER_USB2D_OTGSC_0_BSVIS_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_OTGSC_0_BSVIS_SHIFT)
#define USB2_CONTROLLER_USB2D_OTGSC_0_BSVIS_RANGE                       19:19
#define USB2_CONTROLLER_USB2D_OTGSC_0_BSVIS_WOFFSET                     0x0
#define USB2_CONTROLLER_USB2D_OTGSC_0_BSVIS_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_BSVIS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_OTGSC_0_BSVIS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_BSVIS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_BSVIS_INT_CLEAR                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_BSVIS_INT_SET                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_OTGSC_0_ASVIS_SHIFT                       _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_USB2D_OTGSC_0_ASVIS_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_OTGSC_0_ASVIS_SHIFT)
#define USB2_CONTROLLER_USB2D_OTGSC_0_ASVIS_RANGE                       18:18
#define USB2_CONTROLLER_USB2D_OTGSC_0_ASVIS_WOFFSET                     0x0
#define USB2_CONTROLLER_USB2D_OTGSC_0_ASVIS_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_ASVIS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_OTGSC_0_ASVIS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_ASVIS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_ASVIS_INT_CLEAR                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_ASVIS_INT_SET                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_OTGSC_0_AVVIS_SHIFT                       _MK_SHIFT_CONST(17)
#define USB2_CONTROLLER_USB2D_OTGSC_0_AVVIS_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_OTGSC_0_AVVIS_SHIFT)
#define USB2_CONTROLLER_USB2D_OTGSC_0_AVVIS_RANGE                       17:17
#define USB2_CONTROLLER_USB2D_OTGSC_0_AVVIS_WOFFSET                     0x0
#define USB2_CONTROLLER_USB2D_OTGSC_0_AVVIS_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_AVVIS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_OTGSC_0_AVVIS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_AVVIS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_AVVIS_INT_CLEAR                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_AVVIS_INT_SET                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_OTGSC_0_IDIS_SHIFT                        _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_OTGSC_0_IDIS_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_OTGSC_0_IDIS_SHIFT)
#define USB2_CONTROLLER_USB2D_OTGSC_0_IDIS_RANGE                        16:16
#define USB2_CONTROLLER_USB2D_OTGSC_0_IDIS_WOFFSET                      0x0
#define USB2_CONTROLLER_USB2D_OTGSC_0_IDIS_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_IDIS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_OTGSC_0_IDIS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_IDIS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_IDIS_INT_CLEAR                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_IDIS_INT_SET                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_OTGSC_0_DPS_SHIFT                 _MK_SHIFT_CONST(14)
#define USB2_CONTROLLER_USB2D_OTGSC_0_DPS_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_OTGSC_0_DPS_SHIFT)
#define USB2_CONTROLLER_USB2D_OTGSC_0_DPS_RANGE                 14:14
#define USB2_CONTROLLER_USB2D_OTGSC_0_DPS_WOFFSET                       0x0
#define USB2_CONTROLLER_USB2D_OTGSC_0_DPS_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_DPS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_OTGSC_0_DPS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_DPS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_DPS_STS_CLEAR                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_DPS_STS_SET                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_OTGSC_0_ONEMST_SHIFT                      _MK_SHIFT_CONST(13)
#define USB2_CONTROLLER_USB2D_OTGSC_0_ONEMST_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_OTGSC_0_ONEMST_SHIFT)
#define USB2_CONTROLLER_USB2D_OTGSC_0_ONEMST_RANGE                      13:13
#define USB2_CONTROLLER_USB2D_OTGSC_0_ONEMST_WOFFSET                    0x0
#define USB2_CONTROLLER_USB2D_OTGSC_0_ONEMST_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_ONEMST_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_OTGSC_0_ONEMST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_ONEMST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_ONEMST_STS_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_ONEMST_STS_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_OTGSC_0_BSE_SHIFT                 _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_OTGSC_0_BSE_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_OTGSC_0_BSE_SHIFT)
#define USB2_CONTROLLER_USB2D_OTGSC_0_BSE_RANGE                 12:12
#define USB2_CONTROLLER_USB2D_OTGSC_0_BSE_WOFFSET                       0x0
#define USB2_CONTROLLER_USB2D_OTGSC_0_BSE_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_BSE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_OTGSC_0_BSE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_BSE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_BSE_STS_CLEAR                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_BSE_STS_SET                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_OTGSC_0_BSV_SHIFT                 _MK_SHIFT_CONST(11)
#define USB2_CONTROLLER_USB2D_OTGSC_0_BSV_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_OTGSC_0_BSV_SHIFT)
#define USB2_CONTROLLER_USB2D_OTGSC_0_BSV_RANGE                 11:11
#define USB2_CONTROLLER_USB2D_OTGSC_0_BSV_WOFFSET                       0x0
#define USB2_CONTROLLER_USB2D_OTGSC_0_BSV_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_BSV_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_OTGSC_0_BSV_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_BSV_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_BSV_STS_CLEAR                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_BSV_STS_SET                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_OTGSC_0_ASV_SHIFT                 _MK_SHIFT_CONST(10)
#define USB2_CONTROLLER_USB2D_OTGSC_0_ASV_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_OTGSC_0_ASV_SHIFT)
#define USB2_CONTROLLER_USB2D_OTGSC_0_ASV_RANGE                 10:10
#define USB2_CONTROLLER_USB2D_OTGSC_0_ASV_WOFFSET                       0x0
#define USB2_CONTROLLER_USB2D_OTGSC_0_ASV_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_ASV_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_OTGSC_0_ASV_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_ASV_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_ASV_STS_CLEAR                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_ASV_STS_SET                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_OTGSC_0_AVV_SHIFT                 _MK_SHIFT_CONST(9)
#define USB2_CONTROLLER_USB2D_OTGSC_0_AVV_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_OTGSC_0_AVV_SHIFT)
#define USB2_CONTROLLER_USB2D_OTGSC_0_AVV_RANGE                 9:9
#define USB2_CONTROLLER_USB2D_OTGSC_0_AVV_WOFFSET                       0x0
#define USB2_CONTROLLER_USB2D_OTGSC_0_AVV_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_AVV_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_OTGSC_0_AVV_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_AVV_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_AVV_STS_CLEAR                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_AVV_STS_SET                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_OTGSC_0_ID_SHIFT                  _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_OTGSC_0_ID_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_OTGSC_0_ID_SHIFT)
#define USB2_CONTROLLER_USB2D_OTGSC_0_ID_RANGE                  8:8
#define USB2_CONTROLLER_USB2D_OTGSC_0_ID_WOFFSET                        0x0
#define USB2_CONTROLLER_USB2D_OTGSC_0_ID_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_ID_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_OTGSC_0_ID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_ID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_ID_A_DEV                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_ID_B_DEV                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_OTGSC_0_IDPU_SHIFT                        _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_OTGSC_0_IDPU_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_OTGSC_0_IDPU_SHIFT)
#define USB2_CONTROLLER_USB2D_OTGSC_0_IDPU_RANGE                        5:5
#define USB2_CONTROLLER_USB2D_OTGSC_0_IDPU_WOFFSET                      0x0
#define USB2_CONTROLLER_USB2D_OTGSC_0_IDPU_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_IDPU_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_OTGSC_0_IDPU_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_IDPU_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_IDPU_CLEAR                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_IDPU_SET                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_OTGSC_0_DP_SHIFT                  _MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_USB2D_OTGSC_0_DP_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_OTGSC_0_DP_SHIFT)
#define USB2_CONTROLLER_USB2D_OTGSC_0_DP_RANGE                  4:4
#define USB2_CONTROLLER_USB2D_OTGSC_0_DP_WOFFSET                        0x0
#define USB2_CONTROLLER_USB2D_OTGSC_0_DP_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_DP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_OTGSC_0_DP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_DP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_DP_NO_DATA_PULSE                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_DP_DATA_PULSE                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_OTGSC_0_OT_SHIFT                  _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_OTGSC_0_OT_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_OTGSC_0_OT_SHIFT)
#define USB2_CONTROLLER_USB2D_OTGSC_0_OT_RANGE                  3:3
#define USB2_CONTROLLER_USB2D_OTGSC_0_OT_WOFFSET                        0x0
#define USB2_CONTROLLER_USB2D_OTGSC_0_OT_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_OT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_OTGSC_0_OT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_OT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_OT_NO_OTG_TERM                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_OT_OTG_TERM                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_OTGSC_0_VC_SHIFT                  _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_OTGSC_0_VC_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_OTGSC_0_VC_SHIFT)
#define USB2_CONTROLLER_USB2D_OTGSC_0_VC_RANGE                  1:1
#define USB2_CONTROLLER_USB2D_OTGSC_0_VC_WOFFSET                        0x0
#define USB2_CONTROLLER_USB2D_OTGSC_0_VC_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_VC_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_OTGSC_0_VC_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_VC_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_VC_NO_VBUS_CHRG                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_VC_VBUS_CHRG                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_OTGSC_0_VD_SHIFT                  _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_VD_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_OTGSC_0_VD_SHIFT)
#define USB2_CONTROLLER_USB2D_OTGSC_0_VD_RANGE                  0:0
#define USB2_CONTROLLER_USB2D_OTGSC_0_VD_WOFFSET                        0x0
#define USB2_CONTROLLER_USB2D_OTGSC_0_VD_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_VD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_OTGSC_0_VD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_VD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_VD_NO_VBUS_DISCHRG                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_OTGSC_0_VD_VBUS_DISCHRG                   _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_USB2D_USBMODE_0  
#define USB2_CONTROLLER_USB2D_USBMODE_0                 _MK_ADDR_CONST(0x1f8)
#define USB2_CONTROLLER_USB2D_USBMODE_0_SECURE                  0x0
#define USB2_CONTROLLER_USB2D_USBMODE_0_WORD_COUNT                      0x1
#define USB2_CONTROLLER_USB2D_USBMODE_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBMODE_0_RESET_MASK                      _MK_MASK_CONST(0x803f)
#define USB2_CONTROLLER_USB2D_USBMODE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBMODE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBMODE_0_READ_MASK                       _MK_MASK_CONST(0x803f)
#define USB2_CONTROLLER_USB2D_USBMODE_0_WRITE_MASK                      _MK_MASK_CONST(0x8020)
#define USB2_CONTROLLER_USB2D_USBMODE_0_SRT_SHIFT                       _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_USBMODE_0_SRT_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_USBMODE_0_SRT_SHIFT)
#define USB2_CONTROLLER_USB2D_USBMODE_0_SRT_RANGE                       15:15
#define USB2_CONTROLLER_USB2D_USBMODE_0_SRT_WOFFSET                     0x0
#define USB2_CONTROLLER_USB2D_USBMODE_0_SRT_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBMODE_0_SRT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_USBMODE_0_SRT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBMODE_0_SRT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_USBMODE_0_VBPS_SHIFT                      _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_USBMODE_0_VBPS_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_USBMODE_0_VBPS_SHIFT)
#define USB2_CONTROLLER_USB2D_USBMODE_0_VBPS_RANGE                      5:5
#define USB2_CONTROLLER_USB2D_USBMODE_0_VBPS_WOFFSET                    0x0
#define USB2_CONTROLLER_USB2D_USBMODE_0_VBPS_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBMODE_0_VBPS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_USBMODE_0_VBPS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBMODE_0_VBPS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_USBMODE_0_SDIS_SHIFT                      _MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_USB2D_USBMODE_0_SDIS_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_USBMODE_0_SDIS_SHIFT)
#define USB2_CONTROLLER_USB2D_USBMODE_0_SDIS_RANGE                      4:4
#define USB2_CONTROLLER_USB2D_USBMODE_0_SDIS_WOFFSET                    0x0
#define USB2_CONTROLLER_USB2D_USBMODE_0_SDIS_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBMODE_0_SDIS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_USBMODE_0_SDIS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBMODE_0_SDIS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBMODE_0_SDIS_STREAM_ENABLE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_USBMODE_0_SDIS_STREAM_DISABLE                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_USBMODE_0_SLOM_SHIFT                      _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_USBMODE_0_SLOM_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_USBMODE_0_SLOM_SHIFT)
#define USB2_CONTROLLER_USB2D_USBMODE_0_SLOM_RANGE                      3:3
#define USB2_CONTROLLER_USB2D_USBMODE_0_SLOM_WOFFSET                    0x0
#define USB2_CONTROLLER_USB2D_USBMODE_0_SLOM_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBMODE_0_SLOM_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_USBMODE_0_SLOM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBMODE_0_SLOM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBMODE_0_SLOM_LOCKOUT_ON                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_USBMODE_0_SLOM_LOCKOUT_OFF                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_USBMODE_0_ES_SHIFT                        _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_USB2D_USBMODE_0_ES_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_USBMODE_0_ES_SHIFT)
#define USB2_CONTROLLER_USB2D_USBMODE_0_ES_RANGE                        2:2
#define USB2_CONTROLLER_USB2D_USBMODE_0_ES_WOFFSET                      0x0
#define USB2_CONTROLLER_USB2D_USBMODE_0_ES_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBMODE_0_ES_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_USBMODE_0_ES_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBMODE_0_ES_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBMODE_0_ES_LITTLE_ENDIAN                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_USBMODE_0_ES_RESERVED                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_USBMODE_0_CM_SHIFT                        _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_USBMODE_0_CM_FIELD                        _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_USBMODE_0_CM_SHIFT)
#define USB2_CONTROLLER_USB2D_USBMODE_0_CM_RANGE                        1:0
#define USB2_CONTROLLER_USB2D_USBMODE_0_CM_WOFFSET                      0x0
#define USB2_CONTROLLER_USB2D_USBMODE_0_CM_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBMODE_0_CM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_USB2D_USBMODE_0_CM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBMODE_0_CM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_USBMODE_0_CM_IDLE                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_USBMODE_0_CM_RESERVED                     _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_USBMODE_0_CM_DEVICE_MODE                  _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_USBMODE_0_CM_HOST_MODE                    _MK_ENUM_CONST(3)


// Reserved address 508 [0x1fc] 

// Register USB2_CONTROLLER_USB2D_ENDPTNAK_0  
#define USB2_CONTROLLER_USB2D_ENDPTNAK_0                        _MK_ADDR_CONST(0x200)
#define USB2_CONTROLLER_USB2D_ENDPTNAK_0_SECURE                         0x0
#define USB2_CONTROLLER_USB2D_ENDPTNAK_0_WORD_COUNT                     0x1
#define USB2_CONTROLLER_USB2D_ENDPTNAK_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTNAK_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define USB2_CONTROLLER_USB2D_ENDPTNAK_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTNAK_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTNAK_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define USB2_CONTROLLER_USB2D_ENDPTNAK_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define USB2_CONTROLLER_USB2D_ENDPTNAK_0_EPTN_SHIFT                     _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_ENDPTNAK_0_EPTN_FIELD                     _MK_FIELD_CONST(0xffff, USB2_CONTROLLER_USB2D_ENDPTNAK_0_EPTN_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTNAK_0_EPTN_RANGE                     31:16
#define USB2_CONTROLLER_USB2D_ENDPTNAK_0_EPTN_WOFFSET                   0x0
#define USB2_CONTROLLER_USB2D_ENDPTNAK_0_EPTN_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTNAK_0_EPTN_DEFAULT_MASK                      _MK_MASK_CONST(0xffff)
#define USB2_CONTROLLER_USB2D_ENDPTNAK_0_EPTN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTNAK_0_EPTN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTNAK_0_EPTN_CLEAR                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTNAK_0_EPTN_SET                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTNAK_0_EPRN_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTNAK_0_EPRN_FIELD                     _MK_FIELD_CONST(0xffff, USB2_CONTROLLER_USB2D_ENDPTNAK_0_EPRN_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTNAK_0_EPRN_RANGE                     15:0
#define USB2_CONTROLLER_USB2D_ENDPTNAK_0_EPRN_WOFFSET                   0x0
#define USB2_CONTROLLER_USB2D_ENDPTNAK_0_EPRN_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTNAK_0_EPRN_DEFAULT_MASK                      _MK_MASK_CONST(0xffff)
#define USB2_CONTROLLER_USB2D_ENDPTNAK_0_EPRN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTNAK_0_EPRN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTNAK_0_EPRN_CLEAR                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTNAK_0_EPRN_SET                       _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_USB2D_ENDPTNAK_ENABLE_0  
#define USB2_CONTROLLER_USB2D_ENDPTNAK_ENABLE_0                 _MK_ADDR_CONST(0x204)
#define USB2_CONTROLLER_USB2D_ENDPTNAK_ENABLE_0_SECURE                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTNAK_ENABLE_0_WORD_COUNT                      0x1
#define USB2_CONTROLLER_USB2D_ENDPTNAK_ENABLE_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTNAK_ENABLE_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define USB2_CONTROLLER_USB2D_ENDPTNAK_ENABLE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTNAK_ENABLE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTNAK_ENABLE_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB2_CONTROLLER_USB2D_ENDPTNAK_ENABLE_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define USB2_CONTROLLER_USB2D_ENDPTNAK_ENABLE_0_EPTNE_SHIFT                     _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_ENDPTNAK_ENABLE_0_EPTNE_FIELD                     _MK_FIELD_CONST(0xffff, USB2_CONTROLLER_USB2D_ENDPTNAK_ENABLE_0_EPTNE_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTNAK_ENABLE_0_EPTNE_RANGE                     31:16
#define USB2_CONTROLLER_USB2D_ENDPTNAK_ENABLE_0_EPTNE_WOFFSET                   0x0
#define USB2_CONTROLLER_USB2D_ENDPTNAK_ENABLE_0_EPTNE_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTNAK_ENABLE_0_EPTNE_DEFAULT_MASK                      _MK_MASK_CONST(0xffff)
#define USB2_CONTROLLER_USB2D_ENDPTNAK_ENABLE_0_EPTNE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTNAK_ENABLE_0_EPTNE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTNAK_ENABLE_0_EPTNE_DISABLE                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTNAK_ENABLE_0_EPTNE_ENABLE                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTNAK_ENABLE_0_EPRNE_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTNAK_ENABLE_0_EPRNE_FIELD                     _MK_FIELD_CONST(0xffff, USB2_CONTROLLER_USB2D_ENDPTNAK_ENABLE_0_EPRNE_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTNAK_ENABLE_0_EPRNE_RANGE                     15:0
#define USB2_CONTROLLER_USB2D_ENDPTNAK_ENABLE_0_EPRNE_WOFFSET                   0x0
#define USB2_CONTROLLER_USB2D_ENDPTNAK_ENABLE_0_EPRNE_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTNAK_ENABLE_0_EPRNE_DEFAULT_MASK                      _MK_MASK_CONST(0xffff)
#define USB2_CONTROLLER_USB2D_ENDPTNAK_ENABLE_0_EPRNE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTNAK_ENABLE_0_EPRNE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTNAK_ENABLE_0_EPRNE_DISABLE                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTNAK_ENABLE_0_EPRNE_ENABLE                    _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0  
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0                  _MK_ADDR_CONST(0x208)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_SECURE                   0x0
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_WORD_COUNT                       0x1
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_RESET_MASK                       _MK_MASK_CONST(0xffff)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_READ_MASK                        _MK_MASK_CONST(0xffff)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_WRITE_MASK                       _MK_MASK_CONST(0xffff)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT15_SHIFT                   _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT15_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT15_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT15_RANGE                   15:15
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT15_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT15_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT15_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT15_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT15_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT15_NOT_RCVD                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT15_SETUP_RCVD                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT14_SHIFT                   _MK_SHIFT_CONST(14)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT14_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT14_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT14_RANGE                   14:14
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT14_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT14_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT14_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT14_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT14_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT14_NOT_RCVD                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT14_SETUP_RCVD                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT13_SHIFT                   _MK_SHIFT_CONST(13)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT13_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT13_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT13_RANGE                   13:13
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT13_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT13_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT13_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT13_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT13_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT13_NOT_RCVD                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT13_SETUP_RCVD                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT12_SHIFT                   _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT12_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT12_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT12_RANGE                   12:12
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT12_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT12_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT12_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT12_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT12_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT12_NOT_RCVD                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT12_SETUP_RCVD                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT11_SHIFT                   _MK_SHIFT_CONST(11)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT11_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT11_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT11_RANGE                   11:11
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT11_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT11_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT11_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT11_NOT_RCVD                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT11_SETUP_RCVD                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT10_SHIFT                   _MK_SHIFT_CONST(10)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT10_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT10_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT10_RANGE                   10:10
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT10_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT10_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT10_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT10_NOT_RCVD                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT10_SETUP_RCVD                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT9_SHIFT                    _MK_SHIFT_CONST(9)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT9_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT9_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT9_RANGE                    9:9
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT9_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT9_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT9_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT9_NOT_RCVD                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT9_SETUP_RCVD                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT8_SHIFT                    _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT8_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT8_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT8_RANGE                    8:8
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT8_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT8_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT8_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT8_NOT_RCVD                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT8_SETUP_RCVD                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT7_SHIFT                    _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT7_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT7_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT7_RANGE                    7:7
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT7_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT7_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT7_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT7_NOT_RCVD                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT7_SETUP_RCVD                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT6_SHIFT                    _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT6_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT6_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT6_RANGE                    6:6
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT6_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT6_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT6_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT6_NOT_RCVD                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT6_SETUP_RCVD                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT5_SHIFT                    _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT5_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT5_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT5_RANGE                    5:5
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT5_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT5_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT5_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT5_NOT_RCVD                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT5_SETUP_RCVD                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT4_SHIFT                    _MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT4_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT4_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT4_RANGE                    4:4
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT4_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT4_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT4_NOT_RCVD                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT4_SETUP_RCVD                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT3_SHIFT                    _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT3_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT3_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT3_RANGE                    3:3
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT3_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT3_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT3_NOT_RCVD                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT3_SETUP_RCVD                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT2_SHIFT                    _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT2_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT2_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT2_RANGE                    2:2
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT2_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT2_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT2_NOT_RCVD                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT2_SETUP_RCVD                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT1_SHIFT                    _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT1_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT1_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT1_RANGE                    1:1
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT1_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT1_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT1_NOT_RCVD                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT1_SETUP_RCVD                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT0_SHIFT                    _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT0_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT0_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT0_RANGE                    0:0
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT0_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT0_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT0_NOT_RCVD                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT0_SETUP_RCVD                       _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_USB2D_ENDPTPRIME_0  
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0                      _MK_ADDR_CONST(0x20c)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_SECURE                       0x0
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_WORD_COUNT                   0x1
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB15_SHIFT                 _MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB15_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB15_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB15_RANGE                 31:31
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB15_WOFFSET                       0x0
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB15_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB15_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB15_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB15_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB15_DONT_PRIME                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB15_PRIME                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB14_SHIFT                 _MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB14_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB14_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB14_RANGE                 30:30
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB14_WOFFSET                       0x0
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB14_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB14_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB14_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB14_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB14_DONT_PRIME                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB14_PRIME                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB13_SHIFT                 _MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB13_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB13_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB13_RANGE                 29:29
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB13_WOFFSET                       0x0
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB13_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB13_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB13_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB13_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB13_DONT_PRIME                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB13_PRIME                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB12_SHIFT                 _MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB12_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB12_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB12_RANGE                 28:28
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB12_WOFFSET                       0x0
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB12_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB12_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB12_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB12_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB12_DONT_PRIME                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB12_PRIME                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB11_SHIFT                 _MK_SHIFT_CONST(27)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB11_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB11_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB11_RANGE                 27:27
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB11_WOFFSET                       0x0
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB11_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB11_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB11_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB11_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB11_DONT_PRIME                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB11_PRIME                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB10_SHIFT                 _MK_SHIFT_CONST(26)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB10_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB10_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB10_RANGE                 26:26
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB10_WOFFSET                       0x0
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB10_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB10_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB10_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB10_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB10_DONT_PRIME                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB10_PRIME                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB9_SHIFT                  _MK_SHIFT_CONST(25)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB9_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB9_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB9_RANGE                  25:25
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB9_WOFFSET                        0x0
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB9_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB9_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB9_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB9_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB9_DONT_PRIME                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB9_PRIME                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB8_SHIFT                  _MK_SHIFT_CONST(24)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB8_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB8_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB8_RANGE                  24:24
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB8_WOFFSET                        0x0
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB8_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB8_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB8_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB8_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB8_DONT_PRIME                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB8_PRIME                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB7_SHIFT                  _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB7_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB7_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB7_RANGE                  23:23
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB7_WOFFSET                        0x0
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB7_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB7_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB7_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB7_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB7_DONT_PRIME                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB7_PRIME                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB6_SHIFT                  _MK_SHIFT_CONST(22)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB6_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB6_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB6_RANGE                  22:22
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB6_WOFFSET                        0x0
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB6_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB6_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB6_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB6_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB6_DONT_PRIME                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB6_PRIME                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB5_SHIFT                  _MK_SHIFT_CONST(21)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB5_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB5_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB5_RANGE                  21:21
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB5_WOFFSET                        0x0
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB5_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB5_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB5_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB5_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB5_DONT_PRIME                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB5_PRIME                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB4_SHIFT                  _MK_SHIFT_CONST(20)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB4_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB4_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB4_RANGE                  20:20
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB4_WOFFSET                        0x0
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB4_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB4_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB4_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB4_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB4_DONT_PRIME                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB4_PRIME                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB3_SHIFT                  _MK_SHIFT_CONST(19)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB3_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB3_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB3_RANGE                  19:19
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB3_WOFFSET                        0x0
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB3_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB3_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB3_DONT_PRIME                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB3_PRIME                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB2_SHIFT                  _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB2_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB2_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB2_RANGE                  18:18
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB2_WOFFSET                        0x0
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB2_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB2_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB2_DONT_PRIME                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB2_PRIME                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB1_SHIFT                  _MK_SHIFT_CONST(17)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB1_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB1_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB1_RANGE                  17:17
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB1_WOFFSET                        0x0
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB1_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB1_DONT_PRIME                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB1_PRIME                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB0_SHIFT                  _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB0_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB0_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB0_RANGE                  16:16
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB0_WOFFSET                        0x0
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB0_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB0_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB0_DONT_PRIME                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PETB0_PRIME                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB15_SHIFT                 _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB15_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB15_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB15_RANGE                 15:15
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB15_WOFFSET                       0x0
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB15_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB15_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB15_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB15_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB15_DONT_PRIME                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB15_PRIME                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB14_SHIFT                 _MK_SHIFT_CONST(14)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB14_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB14_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB14_RANGE                 14:14
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB14_WOFFSET                       0x0
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB14_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB14_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB14_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB14_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB14_DONT_PRIME                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB14_PRIME                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB13_SHIFT                 _MK_SHIFT_CONST(13)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB13_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB13_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB13_RANGE                 13:13
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB13_WOFFSET                       0x0
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB13_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB13_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB13_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB13_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB13_DONT_PRIME                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB13_PRIME                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB12_SHIFT                 _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB12_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB12_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB12_RANGE                 12:12
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB12_WOFFSET                       0x0
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB12_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB12_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB12_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB12_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB12_DONT_PRIME                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB12_PRIME                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB11_SHIFT                 _MK_SHIFT_CONST(11)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB11_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB11_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB11_RANGE                 11:11
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB11_WOFFSET                       0x0
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB11_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB11_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB11_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB11_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB11_DONT_PRIME                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB11_PRIME                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB10_SHIFT                 _MK_SHIFT_CONST(10)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB10_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB10_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB10_RANGE                 10:10
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB10_WOFFSET                       0x0
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB10_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB10_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB10_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB10_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB10_DONT_PRIME                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB10_PRIME                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB9_SHIFT                  _MK_SHIFT_CONST(9)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB9_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB9_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB9_RANGE                  9:9
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB9_WOFFSET                        0x0
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB9_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB9_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB9_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB9_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB9_DONT_PRIME                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB9_PRIME                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB8_SHIFT                  _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB8_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB8_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB8_RANGE                  8:8
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB8_WOFFSET                        0x0
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB8_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB8_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB8_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB8_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB8_DONT_PRIME                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB8_PRIME                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB7_SHIFT                  _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB7_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB7_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB7_RANGE                  7:7
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB7_WOFFSET                        0x0
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB7_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB7_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB7_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB7_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB7_DONT_PRIME                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB7_PRIME                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB6_SHIFT                  _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB6_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB6_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB6_RANGE                  6:6
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB6_WOFFSET                        0x0
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB6_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB6_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB6_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB6_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB6_DONT_PRIME                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB6_PRIME                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB5_SHIFT                  _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB5_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB5_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB5_RANGE                  5:5
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB5_WOFFSET                        0x0
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB5_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB5_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB5_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB5_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB5_DONT_PRIME                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB5_PRIME                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB4_SHIFT                  _MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB4_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB4_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB4_RANGE                  4:4
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB4_WOFFSET                        0x0
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB4_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB4_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB4_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB4_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB4_DONT_PRIME                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB4_PRIME                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB3_SHIFT                  _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB3_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB3_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB3_RANGE                  3:3
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB3_WOFFSET                        0x0
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB3_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB3_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB3_DONT_PRIME                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB3_PRIME                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB2_SHIFT                  _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB2_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB2_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB2_RANGE                  2:2
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB2_WOFFSET                        0x0
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB2_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB2_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB2_DONT_PRIME                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB2_PRIME                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB1_SHIFT                  _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB1_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB1_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB1_RANGE                  1:1
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB1_WOFFSET                        0x0
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB1_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB1_DONT_PRIME                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB1_PRIME                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB0_SHIFT                  _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB0_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB0_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB0_RANGE                  0:0
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB0_WOFFSET                        0x0
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB0_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB0_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB0_DONT_PRIME                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTPRIME_0_PERB0_PRIME                  _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_USB2D_ENDPTFLUSH_0  
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0                      _MK_ADDR_CONST(0x210)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_SECURE                       0x0
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_WORD_COUNT                   0x1
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB15_SHIFT                 _MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB15_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB15_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB15_RANGE                 31:31
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB15_WOFFSET                       0x0
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB15_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB15_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB15_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB15_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB15_DONT_FLUSH                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB15_FLUSH                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB14_SHIFT                 _MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB14_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB14_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB14_RANGE                 30:30
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB14_WOFFSET                       0x0
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB14_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB14_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB14_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB14_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB14_DONT_FLUSH                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB14_FLUSH                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB13_SHIFT                 _MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB13_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB13_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB13_RANGE                 29:29
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB13_WOFFSET                       0x0
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB13_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB13_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB13_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB13_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB13_DONT_FLUSH                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB13_FLUSH                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB12_SHIFT                 _MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB12_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB12_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB12_RANGE                 28:28
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB12_WOFFSET                       0x0
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB12_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB12_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB12_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB12_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB12_DONT_FLUSH                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB12_FLUSH                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB11_SHIFT                 _MK_SHIFT_CONST(27)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB11_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB11_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB11_RANGE                 27:27
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB11_WOFFSET                       0x0
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB11_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB11_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB11_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB11_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB11_DONT_FLUSH                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB11_FLUSH                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB10_SHIFT                 _MK_SHIFT_CONST(26)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB10_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB10_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB10_RANGE                 26:26
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB10_WOFFSET                       0x0
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB10_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB10_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB10_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB10_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB10_DONT_FLUSH                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB10_FLUSH                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB9_SHIFT                  _MK_SHIFT_CONST(25)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB9_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB9_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB9_RANGE                  25:25
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB9_WOFFSET                        0x0
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB9_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB9_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB9_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB9_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB9_DONT_FLUSH                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB9_FLUSH                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB8_SHIFT                  _MK_SHIFT_CONST(24)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB8_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB8_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB8_RANGE                  24:24
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB8_WOFFSET                        0x0
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB8_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB8_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB8_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB8_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB8_DONT_FLUSH                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB8_FLUSH                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB7_SHIFT                  _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB7_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB7_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB7_RANGE                  23:23
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB7_WOFFSET                        0x0
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB7_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB7_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB7_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB7_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB7_DONT_FLUSH                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB7_FLUSH                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB6_SHIFT                  _MK_SHIFT_CONST(22)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB6_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB6_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB6_RANGE                  22:22
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB6_WOFFSET                        0x0
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB6_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB6_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB6_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB6_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB6_DONT_FLUSH                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB6_FLUSH                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB5_SHIFT                  _MK_SHIFT_CONST(21)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB5_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB5_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB5_RANGE                  21:21
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB5_WOFFSET                        0x0
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB5_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB5_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB5_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB5_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB5_DONT_FLUSH                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB5_FLUSH                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB4_SHIFT                  _MK_SHIFT_CONST(20)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB4_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB4_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB4_RANGE                  20:20
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB4_WOFFSET                        0x0
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB4_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB4_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB4_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB4_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB4_DONT_FLUSH                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB4_FLUSH                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB3_SHIFT                  _MK_SHIFT_CONST(19)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB3_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB3_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB3_RANGE                  19:19
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB3_WOFFSET                        0x0
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB3_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB3_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB3_DONT_FLUSH                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB3_FLUSH                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB2_SHIFT                  _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB2_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB2_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB2_RANGE                  18:18
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB2_WOFFSET                        0x0
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB2_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB2_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB2_DONT_FLUSH                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB2_FLUSH                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB1_SHIFT                  _MK_SHIFT_CONST(17)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB1_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB1_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB1_RANGE                  17:17
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB1_WOFFSET                        0x0
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB1_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB1_DONT_FLUSH                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB1_FLUSH                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB0_SHIFT                  _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB0_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB0_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB0_RANGE                  16:16
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB0_WOFFSET                        0x0
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB0_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB0_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB0_DONT_FLUSH                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FETB0_FLUSH                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB15_SHIFT                 _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB15_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB15_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB15_RANGE                 15:15
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB15_WOFFSET                       0x0
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB15_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB15_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB15_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB15_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB15_DONT_FLUSH                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB15_FLUSH                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB14_SHIFT                 _MK_SHIFT_CONST(14)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB14_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB14_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB14_RANGE                 14:14
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB14_WOFFSET                       0x0
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB14_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB14_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB14_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB14_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB14_DONT_FLUSH                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB14_FLUSH                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB13_SHIFT                 _MK_SHIFT_CONST(13)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB13_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB13_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB13_RANGE                 13:13
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB13_WOFFSET                       0x0
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB13_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB13_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB13_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB13_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB13_DONT_FLUSH                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB13_FLUSH                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB12_SHIFT                 _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB12_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB12_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB12_RANGE                 12:12
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB12_WOFFSET                       0x0
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB12_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB12_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB12_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB12_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB12_DONT_FLUSH                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB12_FLUSH                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB11_SHIFT                 _MK_SHIFT_CONST(11)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB11_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB11_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB11_RANGE                 11:11
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB11_WOFFSET                       0x0
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB11_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB11_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB11_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB11_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB11_DONT_FLUSH                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB11_FLUSH                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB10_SHIFT                 _MK_SHIFT_CONST(10)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB10_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB10_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB10_RANGE                 10:10
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB10_WOFFSET                       0x0
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB10_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB10_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB10_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB10_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB10_DONT_FLUSH                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB10_FLUSH                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB9_SHIFT                  _MK_SHIFT_CONST(9)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB9_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB9_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB9_RANGE                  9:9
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB9_WOFFSET                        0x0
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB9_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB9_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB9_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB9_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB9_DONT_FLUSH                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB9_FLUSH                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB8_SHIFT                  _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB8_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB8_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB8_RANGE                  8:8
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB8_WOFFSET                        0x0
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB8_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB8_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB8_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB8_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB8_DONT_FLUSH                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB8_FLUSH                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB7_SHIFT                  _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB7_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB7_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB7_RANGE                  7:7
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB7_WOFFSET                        0x0
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB7_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB7_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB7_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB7_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB7_DONT_FLUSH                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB7_FLUSH                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB6_SHIFT                  _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB6_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB6_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB6_RANGE                  6:6
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB6_WOFFSET                        0x0
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB6_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB6_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB6_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB6_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB6_DONT_FLUSH                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB6_FLUSH                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB5_SHIFT                  _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB5_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB5_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB5_RANGE                  5:5
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB5_WOFFSET                        0x0
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB5_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB5_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB5_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB5_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB5_DONT_FLUSH                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB5_FLUSH                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB4_SHIFT                  _MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB4_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB4_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB4_RANGE                  4:4
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB4_WOFFSET                        0x0
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB4_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB4_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB4_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB4_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB4_DONT_FLUSH                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB4_FLUSH                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB3_SHIFT                  _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB3_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB3_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB3_RANGE                  3:3
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB3_WOFFSET                        0x0
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB3_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB3_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB3_DONT_FLUSH                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB3_FLUSH                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB2_SHIFT                  _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB2_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB2_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB2_RANGE                  2:2
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB2_WOFFSET                        0x0
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB2_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB2_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB2_DONT_FLUSH                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB2_FLUSH                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB1_SHIFT                  _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB1_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB1_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB1_RANGE                  1:1
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB1_WOFFSET                        0x0
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB1_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB1_DONT_FLUSH                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB1_FLUSH                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB0_SHIFT                  _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB0_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB0_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB0_RANGE                  0:0
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB0_WOFFSET                        0x0
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB0_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB0_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB0_DONT_FLUSH                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTFLUSH_0_FERB0_FLUSH                  _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_USB2D_ENDPTSTATUS_0  
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0                     _MK_ADDR_CONST(0x214)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_SECURE                      0x0
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_WORD_COUNT                  0x1
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR15_SHIFT                        _MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR15_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR15_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR15_RANGE                        31:31
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR15_WOFFSET                      0x0
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR15_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR15_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR15_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR15_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR15_NOT_READY                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR15_READY                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR14_SHIFT                        _MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR14_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR14_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR14_RANGE                        30:30
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR14_WOFFSET                      0x0
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR14_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR14_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR14_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR14_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR14_NOT_READY                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR14_READY                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR13_SHIFT                        _MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR13_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR13_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR13_RANGE                        29:29
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR13_WOFFSET                      0x0
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR13_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR13_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR13_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR13_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR13_NOT_READY                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR13_READY                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR12_SHIFT                        _MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR12_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR12_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR12_RANGE                        28:28
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR12_WOFFSET                      0x0
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR12_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR12_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR12_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR12_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR12_NOT_READY                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR12_READY                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR11_SHIFT                        _MK_SHIFT_CONST(27)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR11_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR11_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR11_RANGE                        27:27
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR11_WOFFSET                      0x0
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR11_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR11_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR11_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR11_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR11_NOT_READY                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR11_READY                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR10_SHIFT                        _MK_SHIFT_CONST(26)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR10_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR10_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR10_RANGE                        26:26
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR10_WOFFSET                      0x0
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR10_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR10_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR10_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR10_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR10_NOT_READY                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR10_READY                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR9_SHIFT                 _MK_SHIFT_CONST(25)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR9_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR9_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR9_RANGE                 25:25
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR9_WOFFSET                       0x0
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR9_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR9_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR9_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR9_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR9_NOT_READY                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR9_READY                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR8_SHIFT                 _MK_SHIFT_CONST(24)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR8_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR8_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR8_RANGE                 24:24
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR8_WOFFSET                       0x0
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR8_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR8_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR8_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR8_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR8_NOT_READY                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR8_READY                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR7_SHIFT                 _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR7_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR7_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR7_RANGE                 23:23
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR7_WOFFSET                       0x0
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR7_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR7_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR7_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR7_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR7_NOT_READY                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR7_READY                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR6_SHIFT                 _MK_SHIFT_CONST(22)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR6_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR6_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR6_RANGE                 22:22
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR6_WOFFSET                       0x0
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR6_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR6_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR6_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR6_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR6_NOT_READY                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR6_READY                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR5_SHIFT                 _MK_SHIFT_CONST(21)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR5_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR5_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR5_RANGE                 21:21
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR5_WOFFSET                       0x0
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR5_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR5_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR5_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR5_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR5_NOT_READY                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR5_READY                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR4_SHIFT                 _MK_SHIFT_CONST(20)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR4_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR4_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR4_RANGE                 20:20
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR4_WOFFSET                       0x0
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR4_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR4_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR4_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR4_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR4_NOT_READY                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR4_READY                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR3_SHIFT                 _MK_SHIFT_CONST(19)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR3_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR3_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR3_RANGE                 19:19
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR3_WOFFSET                       0x0
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR3_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR3_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR3_NOT_READY                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR3_READY                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR2_SHIFT                 _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR2_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR2_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR2_RANGE                 18:18
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR2_WOFFSET                       0x0
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR2_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR2_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR2_NOT_READY                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR2_READY                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR1_SHIFT                 _MK_SHIFT_CONST(17)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR1_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR1_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR1_RANGE                 17:17
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR1_WOFFSET                       0x0
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR1_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR1_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR1_NOT_READY                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR1_READY                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR0_SHIFT                 _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR0_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR0_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR0_RANGE                 16:16
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR0_WOFFSET                       0x0
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR0_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR0_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR0_NOT_READY                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ETBR0_READY                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR15_SHIFT                        _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR15_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR15_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR15_RANGE                        15:15
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR15_WOFFSET                      0x0
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR15_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR15_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR15_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR15_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR15_NOT_READY                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR15_READY                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR14_SHIFT                        _MK_SHIFT_CONST(14)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR14_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR14_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR14_RANGE                        14:14
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR14_WOFFSET                      0x0
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR14_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR14_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR14_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR14_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR14_NOT_READY                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR14_READY                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR13_SHIFT                        _MK_SHIFT_CONST(13)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR13_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR13_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR13_RANGE                        13:13
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR13_WOFFSET                      0x0
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR13_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR13_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR13_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR13_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR13_NOT_READY                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR13_READY                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR12_SHIFT                        _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR12_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR12_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR12_RANGE                        12:12
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR12_WOFFSET                      0x0
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR12_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR12_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR12_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR12_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR12_NOT_READY                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR12_READY                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR11_SHIFT                        _MK_SHIFT_CONST(11)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR11_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR11_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR11_RANGE                        11:11
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR11_WOFFSET                      0x0
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR11_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR11_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR11_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR11_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR11_NOT_READY                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR11_READY                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR10_SHIFT                        _MK_SHIFT_CONST(10)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR10_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR10_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR10_RANGE                        10:10
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR10_WOFFSET                      0x0
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR10_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR10_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR10_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR10_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR10_NOT_READY                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR10_READY                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR9_SHIFT                 _MK_SHIFT_CONST(9)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR9_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR9_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR9_RANGE                 9:9
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR9_WOFFSET                       0x0
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR9_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR9_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR9_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR9_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR9_NOT_READY                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR9_READY                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR8_SHIFT                 _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR8_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR8_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR8_RANGE                 8:8
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR8_WOFFSET                       0x0
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR8_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR8_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR8_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR8_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR8_NOT_READY                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR8_READY                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR7_SHIFT                 _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR7_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR7_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR7_RANGE                 7:7
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR7_WOFFSET                       0x0
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR7_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR7_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR7_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR7_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR7_NOT_READY                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR7_READY                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR6_SHIFT                 _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR6_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR6_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR6_RANGE                 6:6
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR6_WOFFSET                       0x0
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR6_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR6_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR6_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR6_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR6_NOT_READY                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR6_READY                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR5_SHIFT                 _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR5_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR5_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR5_RANGE                 5:5
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR5_WOFFSET                       0x0
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR5_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR5_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR5_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR5_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR5_NOT_READY                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR5_READY                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR4_SHIFT                 _MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR4_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR4_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR4_RANGE                 4:4
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR4_WOFFSET                       0x0
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR4_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR4_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR4_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR4_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR4_NOT_READY                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR4_READY                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR3_SHIFT                 _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR3_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR3_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR3_RANGE                 3:3
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR3_WOFFSET                       0x0
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR3_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR3_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR3_NOT_READY                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR3_READY                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR2_SHIFT                 _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR2_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR2_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR2_RANGE                 2:2
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR2_WOFFSET                       0x0
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR2_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR2_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR2_NOT_READY                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR2_READY                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR1_SHIFT                 _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR1_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR1_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR1_RANGE                 1:1
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR1_WOFFSET                       0x0
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR1_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR1_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR1_NOT_READY                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR1_READY                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR0_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR0_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR0_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR0_RANGE                 0:0
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR0_WOFFSET                       0x0
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR0_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR0_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR0_NOT_READY                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTSTATUS_0_ERBR0_READY                 _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0  
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0                   _MK_ADDR_CONST(0x218)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_SECURE                    0x0
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_WORD_COUNT                        0x1
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE15_SHIFT                      _MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE15_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE15_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE15_RANGE                      31:31
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE15_WOFFSET                    0x0
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE15_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE15_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE15_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE15_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE15_NOT_COMPLETE                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE15_COMPLETE                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE14_SHIFT                      _MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE14_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE14_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE14_RANGE                      30:30
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE14_WOFFSET                    0x0
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE14_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE14_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE14_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE14_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE14_NOT_COMPLETE                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE14_COMPLETE                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE13_SHIFT                      _MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE13_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE13_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE13_RANGE                      29:29
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE13_WOFFSET                    0x0
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE13_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE13_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE13_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE13_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE13_NOT_COMPLETE                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE13_COMPLETE                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE12_SHIFT                      _MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE12_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE12_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE12_RANGE                      28:28
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE12_WOFFSET                    0x0
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE12_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE12_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE12_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE12_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE12_NOT_COMPLETE                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE12_COMPLETE                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE11_SHIFT                      _MK_SHIFT_CONST(27)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE11_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE11_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE11_RANGE                      27:27
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE11_WOFFSET                    0x0
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE11_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE11_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE11_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE11_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE11_NOT_COMPLETE                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE11_COMPLETE                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE10_SHIFT                      _MK_SHIFT_CONST(26)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE10_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE10_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE10_RANGE                      26:26
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE10_WOFFSET                    0x0
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE10_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE10_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE10_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE10_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE10_NOT_COMPLETE                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE10_COMPLETE                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE9_SHIFT                       _MK_SHIFT_CONST(25)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE9_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE9_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE9_RANGE                       25:25
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE9_WOFFSET                     0x0
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE9_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE9_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE9_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE9_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE9_NOT_COMPLETE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE9_COMPLETE                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE8_SHIFT                       _MK_SHIFT_CONST(24)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE8_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE8_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE8_RANGE                       24:24
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE8_WOFFSET                     0x0
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE8_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE8_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE8_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE8_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE8_NOT_COMPLETE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE8_COMPLETE                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE7_SHIFT                       _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE7_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE7_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE7_RANGE                       23:23
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE7_WOFFSET                     0x0
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE7_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE7_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE7_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE7_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE7_NOT_COMPLETE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE7_COMPLETE                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE6_SHIFT                       _MK_SHIFT_CONST(22)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE6_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE6_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE6_RANGE                       22:22
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE6_WOFFSET                     0x0
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE6_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE6_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE6_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE6_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE6_NOT_COMPLETE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE6_COMPLETE                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE5_SHIFT                       _MK_SHIFT_CONST(21)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE5_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE5_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE5_RANGE                       21:21
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE5_WOFFSET                     0x0
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE5_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE5_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE5_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE5_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE5_NOT_COMPLETE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE5_COMPLETE                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE4_SHIFT                       _MK_SHIFT_CONST(20)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE4_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE4_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE4_RANGE                       20:20
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE4_WOFFSET                     0x0
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE4_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE4_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE4_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE4_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE4_NOT_COMPLETE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE4_COMPLETE                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE3_SHIFT                       _MK_SHIFT_CONST(19)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE3_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE3_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE3_RANGE                       19:19
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE3_WOFFSET                     0x0
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE3_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE3_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE3_NOT_COMPLETE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE3_COMPLETE                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE2_SHIFT                       _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE2_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE2_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE2_RANGE                       18:18
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE2_WOFFSET                     0x0
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE2_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE2_NOT_COMPLETE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE2_COMPLETE                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE1_SHIFT                       _MK_SHIFT_CONST(17)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE1_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE1_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE1_RANGE                       17:17
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE1_WOFFSET                     0x0
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE1_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE1_NOT_COMPLETE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE1_COMPLETE                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE0_SHIFT                       _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE0_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE0_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE0_RANGE                       16:16
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE0_WOFFSET                     0x0
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE0_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE0_NOT_COMPLETE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ETCE0_COMPLETE                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE15_SHIFT                      _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE15_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE15_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE15_RANGE                      15:15
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE15_WOFFSET                    0x0
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE15_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE15_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE15_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE15_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE15_NOT_COMPLETE                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE15_COMPLETE                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE14_SHIFT                      _MK_SHIFT_CONST(14)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE14_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE14_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE14_RANGE                      14:14
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE14_WOFFSET                    0x0
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE14_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE14_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE14_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE14_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE14_NOT_COMPLETE                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE14_COMPLETE                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE13_SHIFT                      _MK_SHIFT_CONST(13)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE13_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE13_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE13_RANGE                      13:13
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE13_WOFFSET                    0x0
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE13_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE13_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE13_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE13_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE13_NOT_COMPLETE                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE13_COMPLETE                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE12_SHIFT                      _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE12_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE12_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE12_RANGE                      12:12
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE12_WOFFSET                    0x0
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE12_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE12_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE12_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE12_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE12_NOT_COMPLETE                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE12_COMPLETE                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE11_SHIFT                      _MK_SHIFT_CONST(11)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE11_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE11_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE11_RANGE                      11:11
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE11_WOFFSET                    0x0
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE11_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE11_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE11_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE11_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE11_NOT_COMPLETE                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE11_COMPLETE                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE10_SHIFT                      _MK_SHIFT_CONST(10)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE10_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE10_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE10_RANGE                      10:10
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE10_WOFFSET                    0x0
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE10_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE10_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE10_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE10_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE10_NOT_COMPLETE                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE10_COMPLETE                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE9_SHIFT                       _MK_SHIFT_CONST(9)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE9_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE9_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE9_RANGE                       9:9
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE9_WOFFSET                     0x0
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE9_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE9_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE9_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE9_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE9_NOT_COMPLETE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE9_COMPLETE                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE8_SHIFT                       _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE8_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE8_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE8_RANGE                       8:8
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE8_WOFFSET                     0x0
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE8_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE8_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE8_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE8_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE8_NOT_COMPLETE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE8_COMPLETE                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE7_SHIFT                       _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE7_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE7_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE7_RANGE                       7:7
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE7_WOFFSET                     0x0
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE7_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE7_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE7_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE7_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE7_NOT_COMPLETE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE7_COMPLETE                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE6_SHIFT                       _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE6_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE6_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE6_RANGE                       6:6
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE6_WOFFSET                     0x0
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE6_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE6_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE6_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE6_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE6_NOT_COMPLETE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE6_COMPLETE                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE5_SHIFT                       _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE5_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE5_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE5_RANGE                       5:5
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE5_WOFFSET                     0x0
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE5_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE5_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE5_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE5_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE5_NOT_COMPLETE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE5_COMPLETE                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE4_SHIFT                       _MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE4_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE4_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE4_RANGE                       4:4
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE4_WOFFSET                     0x0
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE4_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE4_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE4_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE4_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE4_NOT_COMPLETE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE4_COMPLETE                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE3_SHIFT                       _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE3_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE3_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE3_RANGE                       3:3
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE3_WOFFSET                     0x0
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE3_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE3_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE3_NOT_COMPLETE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE3_COMPLETE                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE2_SHIFT                       _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE2_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE2_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE2_RANGE                       2:2
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE2_WOFFSET                     0x0
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE2_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE2_NOT_COMPLETE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE2_COMPLETE                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE1_SHIFT                       _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE1_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE1_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE1_RANGE                       1:1
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE1_WOFFSET                     0x0
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE1_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE1_NOT_COMPLETE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE1_COMPLETE                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE0_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE0_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE0_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE0_RANGE                       0:0
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE0_WOFFSET                     0x0
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE0_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE0_NOT_COMPLETE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0_ERCE0_COMPLETE                    _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_USB2D_ENDPTCTRL0_0  
#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0                      _MK_ADDR_CONST(0x21c)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_SECURE                       0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_WORD_COUNT                   0x1
#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_RESET_VAL                    _MK_MASK_CONST(0x800080)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_RESET_MASK                   _MK_MASK_CONST(0x8d008d)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_READ_MASK                    _MK_MASK_CONST(0x8d008d)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_TXE_SHIFT                    _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_TXE_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_TXE_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_TXE_RANGE                    23:23
#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_TXE_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_TXE_DEFAULT                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_TXE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_TXE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_TXE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_TXE_DISABLE                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_TXE_ENABLE                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_TXT_SHIFT                    _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_TXT_FIELD                    _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_TXT_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_TXT_RANGE                    19:18
#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_TXT_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_TXT_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_TXT_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_TXT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_TXT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_TXT_CTRL                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_TXT_ISO                      _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_TXT_BULK                     _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_TXT_INTR                     _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_TXS_SHIFT                    _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_TXS_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_TXS_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_TXS_RANGE                    16:16
#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_TXS_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_TXS_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_TXS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_TXS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_TXS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_TXS_EP_OK                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_TXS_EP_STALL                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_RXE_SHIFT                    _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_RXE_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_RXE_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_RXE_RANGE                    7:7
#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_RXE_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_RXE_DEFAULT                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_RXE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_RXE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_RXE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_RXE_DISABLE                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_RXE_ENABLE                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_RXT_SHIFT                    _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_RXT_FIELD                    _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_RXT_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_RXT_RANGE                    3:2
#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_RXT_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_RXT_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_RXT_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_RXT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_RXT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_RXT_CTRL                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_RXT_ISO                      _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_RXT_BULK                     _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_RXT_INTR                     _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_RXS_SHIFT                    _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_RXS_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_RXS_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_RXS_RANGE                    0:0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_RXS_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_RXS_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_RXS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_RXS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_RXS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_RXS_EP_OK                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL0_0_RXS_EP_STALL                 _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_USB2D_ENDPTCTRL1_0  
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0                      _MK_ADDR_CONST(0x220)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_SECURE                       0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_WORD_COUNT                   0x1
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_RESET_MASK                   _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_READ_MASK                    _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_WRITE_MASK                   _MK_MASK_CONST(0xed00ed)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_TXE_SHIFT                    _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_TXE_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_TXE_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_TXE_RANGE                    23:23
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_TXE_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_TXE_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_TXE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_TXE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_TXE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_TXE_DISABLE                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_TXE_ENABLE                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_TXR_SHIFT                    _MK_SHIFT_CONST(22)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_TXR_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_TXR_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_TXR_RANGE                    22:22
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_TXR_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_TXR_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_TXR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_TXR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_TXR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_TXR_KEEP_GOING                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_TXR_RESET_PID_SEQ                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_TXI_SHIFT                    _MK_SHIFT_CONST(21)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_TXI_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_TXI_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_TXI_RANGE                    21:21
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_TXI_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_TXI_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_TXI_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_TXI_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_TXI_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_TXI_DIS_PID_SEQ                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_TXI_ENB_PID_SEQ                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_TXT_SHIFT                    _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_TXT_FIELD                    _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_TXT_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_TXT_RANGE                    19:18
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_TXT_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_TXT_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_TXT_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_TXT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_TXT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_TXT_CTRL                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_TXT_ISO                      _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_TXT_BULK                     _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_TXT_INTR                     _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_TXD_SHIFT                    _MK_SHIFT_CONST(17)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_TXD_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_TXD_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_TXD_RANGE                    17:17
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_TXD_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_TXD_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_TXD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_TXD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_TXD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_TXS_SHIFT                    _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_TXS_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_TXS_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_TXS_RANGE                    16:16
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_TXS_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_TXS_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_TXS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_TXS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_TXS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_TXS_EP_OK                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_TXS_EP_STALL                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_RXE_SHIFT                    _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_RXE_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_RXE_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_RXE_RANGE                    7:7
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_RXE_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_RXE_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_RXE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_RXE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_RXE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_RXE_DISABLE                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_RXE_ENABLE                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_RXR_SHIFT                    _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_RXR_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_RXR_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_RXR_RANGE                    6:6
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_RXR_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_RXR_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_RXR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_RXR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_RXR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_RXR_KEEP_GOING                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_RXR_RESET_PID_SEQ                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_RXI_SHIFT                    _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_RXI_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_RXI_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_RXI_RANGE                    5:5
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_RXI_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_RXI_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_RXI_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_RXI_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_RXI_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_RXI_DIS_PID_SEQ                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_RXI_ENB_PID_SEQ                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_RXT_SHIFT                    _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_RXT_FIELD                    _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_RXT_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_RXT_RANGE                    3:2
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_RXT_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_RXT_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_RXT_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_RXT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_RXT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_RXT_CTRL                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_RXT_ISO                      _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_RXT_BULK                     _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_RXT_INTR                     _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_RXD_SHIFT                    _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_RXD_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_RXD_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_RXD_RANGE                    1:1
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_RXD_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_RXD_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_RXD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_RXD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_RXD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_RXS_SHIFT                    _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_RXS_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_RXS_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_RXS_RANGE                    0:0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_RXS_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_RXS_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_RXS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_RXS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_RXS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_RXS_EP_OK                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL1_0_RXS_EP_STALL                 _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_USB2D_ENDPTCTRL2_0  
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0                      _MK_ADDR_CONST(0x224)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_SECURE                       0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_WORD_COUNT                   0x1
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_RESET_MASK                   _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_READ_MASK                    _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_WRITE_MASK                   _MK_MASK_CONST(0xed00ed)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_TXE_SHIFT                    _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_TXE_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_TXE_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_TXE_RANGE                    23:23
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_TXE_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_TXE_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_TXE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_TXE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_TXE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_TXE_DISABLE                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_TXE_ENABLE                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_TXR_SHIFT                    _MK_SHIFT_CONST(22)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_TXR_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_TXR_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_TXR_RANGE                    22:22
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_TXR_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_TXR_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_TXR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_TXR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_TXR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_TXR_KEEP_GOING                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_TXR_RESET_PID_SEQ                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_TXI_SHIFT                    _MK_SHIFT_CONST(21)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_TXI_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_TXI_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_TXI_RANGE                    21:21
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_TXI_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_TXI_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_TXI_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_TXI_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_TXI_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_TXI_DIS_PID_SEQ                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_TXI_ENB_PID_SEQ                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_TXT_SHIFT                    _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_TXT_FIELD                    _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_TXT_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_TXT_RANGE                    19:18
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_TXT_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_TXT_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_TXT_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_TXT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_TXT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_TXT_CTRL                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_TXT_ISO                      _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_TXT_BULK                     _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_TXT_INTR                     _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_TXD_SHIFT                    _MK_SHIFT_CONST(17)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_TXD_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_TXD_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_TXD_RANGE                    17:17
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_TXD_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_TXD_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_TXD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_TXD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_TXD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_TXS_SHIFT                    _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_TXS_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_TXS_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_TXS_RANGE                    16:16
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_TXS_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_TXS_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_TXS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_TXS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_TXS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_TXS_EP_OK                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_TXS_EP_STALL                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_RXE_SHIFT                    _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_RXE_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_RXE_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_RXE_RANGE                    7:7
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_RXE_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_RXE_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_RXE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_RXE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_RXE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_RXE_DISABLE                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_RXE_ENABLE                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_RXR_SHIFT                    _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_RXR_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_RXR_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_RXR_RANGE                    6:6
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_RXR_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_RXR_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_RXR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_RXR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_RXR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_RXR_KEEP_GOING                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_RXR_RESET_PID_SEQ                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_RXI_SHIFT                    _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_RXI_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_RXI_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_RXI_RANGE                    5:5
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_RXI_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_RXI_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_RXI_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_RXI_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_RXI_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_RXI_DIS_PID_SEQ                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_RXI_ENB_PID_SEQ                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_RXT_SHIFT                    _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_RXT_FIELD                    _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_RXT_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_RXT_RANGE                    3:2
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_RXT_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_RXT_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_RXT_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_RXT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_RXT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_RXT_CTRL                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_RXT_ISO                      _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_RXT_BULK                     _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_RXT_INTR                     _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_RXD_SHIFT                    _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_RXD_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_RXD_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_RXD_RANGE                    1:1
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_RXD_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_RXD_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_RXD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_RXD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_RXD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_RXS_SHIFT                    _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_RXS_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_RXS_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_RXS_RANGE                    0:0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_RXS_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_RXS_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_RXS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_RXS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_RXS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_RXS_EP_OK                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL2_0_RXS_EP_STALL                 _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_USB2D_ENDPTCTRL3_0  
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0                      _MK_ADDR_CONST(0x228)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_SECURE                       0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_WORD_COUNT                   0x1
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_RESET_MASK                   _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_READ_MASK                    _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_WRITE_MASK                   _MK_MASK_CONST(0xed00ed)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_TXE_SHIFT                    _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_TXE_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_TXE_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_TXE_RANGE                    23:23
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_TXE_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_TXE_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_TXE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_TXE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_TXE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_TXE_DISABLE                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_TXE_ENABLE                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_TXR_SHIFT                    _MK_SHIFT_CONST(22)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_TXR_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_TXR_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_TXR_RANGE                    22:22
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_TXR_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_TXR_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_TXR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_TXR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_TXR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_TXR_KEEP_GOING                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_TXR_RESET_PID_SEQ                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_TXI_SHIFT                    _MK_SHIFT_CONST(21)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_TXI_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_TXI_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_TXI_RANGE                    21:21
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_TXI_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_TXI_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_TXI_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_TXI_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_TXI_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_TXI_DIS_PID_SEQ                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_TXI_ENB_PID_SEQ                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_TXT_SHIFT                    _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_TXT_FIELD                    _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_TXT_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_TXT_RANGE                    19:18
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_TXT_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_TXT_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_TXT_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_TXT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_TXT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_TXT_CTRL                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_TXT_ISO                      _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_TXT_BULK                     _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_TXT_INTR                     _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_TXD_SHIFT                    _MK_SHIFT_CONST(17)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_TXD_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_TXD_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_TXD_RANGE                    17:17
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_TXD_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_TXD_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_TXD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_TXD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_TXD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_TXS_SHIFT                    _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_TXS_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_TXS_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_TXS_RANGE                    16:16
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_TXS_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_TXS_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_TXS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_TXS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_TXS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_TXS_EP_OK                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_TXS_EP_STALL                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_RXE_SHIFT                    _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_RXE_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_RXE_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_RXE_RANGE                    7:7
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_RXE_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_RXE_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_RXE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_RXE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_RXE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_RXE_DISABLE                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_RXE_ENABLE                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_RXR_SHIFT                    _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_RXR_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_RXR_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_RXR_RANGE                    6:6
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_RXR_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_RXR_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_RXR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_RXR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_RXR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_RXR_KEEP_GOING                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_RXR_RESET_PID_SEQ                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_RXI_SHIFT                    _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_RXI_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_RXI_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_RXI_RANGE                    5:5
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_RXI_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_RXI_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_RXI_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_RXI_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_RXI_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_RXI_DIS_PID_SEQ                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_RXI_ENB_PID_SEQ                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_RXT_SHIFT                    _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_RXT_FIELD                    _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_RXT_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_RXT_RANGE                    3:2
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_RXT_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_RXT_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_RXT_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_RXT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_RXT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_RXT_CTRL                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_RXT_ISO                      _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_RXT_BULK                     _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_RXT_INTR                     _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_RXD_SHIFT                    _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_RXD_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_RXD_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_RXD_RANGE                    1:1
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_RXD_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_RXD_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_RXD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_RXD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_RXD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_RXS_SHIFT                    _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_RXS_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_RXS_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_RXS_RANGE                    0:0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_RXS_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_RXS_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_RXS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_RXS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_RXS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_RXS_EP_OK                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL3_0_RXS_EP_STALL                 _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_USB2D_ENDPTCTRL4_0  
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0                      _MK_ADDR_CONST(0x22c)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_SECURE                       0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_WORD_COUNT                   0x1
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_RESET_MASK                   _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_READ_MASK                    _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_WRITE_MASK                   _MK_MASK_CONST(0xed00ed)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_TXE_SHIFT                    _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_TXE_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_TXE_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_TXE_RANGE                    23:23
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_TXE_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_TXE_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_TXE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_TXE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_TXE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_TXE_DISABLE                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_TXE_ENABLE                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_TXR_SHIFT                    _MK_SHIFT_CONST(22)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_TXR_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_TXR_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_TXR_RANGE                    22:22
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_TXR_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_TXR_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_TXR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_TXR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_TXR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_TXR_KEEP_GOING                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_TXR_RESET_PID_SEQ                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_TXI_SHIFT                    _MK_SHIFT_CONST(21)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_TXI_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_TXI_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_TXI_RANGE                    21:21
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_TXI_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_TXI_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_TXI_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_TXI_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_TXI_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_TXI_DIS_PID_SEQ                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_TXI_ENB_PID_SEQ                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_TXT_SHIFT                    _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_TXT_FIELD                    _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_TXT_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_TXT_RANGE                    19:18
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_TXT_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_TXT_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_TXT_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_TXT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_TXT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_TXT_CTRL                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_TXT_ISO                      _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_TXT_BULK                     _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_TXT_INTR                     _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_TXD_SHIFT                    _MK_SHIFT_CONST(17)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_TXD_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_TXD_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_TXD_RANGE                    17:17
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_TXD_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_TXD_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_TXD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_TXD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_TXD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_TXS_SHIFT                    _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_TXS_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_TXS_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_TXS_RANGE                    16:16
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_TXS_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_TXS_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_TXS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_TXS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_TXS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_TXS_EP_OK                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_TXS_EP_STALL                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_RXE_SHIFT                    _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_RXE_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_RXE_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_RXE_RANGE                    7:7
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_RXE_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_RXE_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_RXE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_RXE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_RXE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_RXE_DISABLE                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_RXE_ENABLE                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_RXR_SHIFT                    _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_RXR_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_RXR_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_RXR_RANGE                    6:6
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_RXR_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_RXR_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_RXR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_RXR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_RXR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_RXR_KEEP_GOING                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_RXR_RESET_PID_SEQ                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_RXI_SHIFT                    _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_RXI_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_RXI_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_RXI_RANGE                    5:5
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_RXI_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_RXI_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_RXI_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_RXI_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_RXI_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_RXI_DIS_PID_SEQ                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_RXI_ENB_PID_SEQ                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_RXT_SHIFT                    _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_RXT_FIELD                    _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_RXT_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_RXT_RANGE                    3:2
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_RXT_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_RXT_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_RXT_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_RXT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_RXT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_RXT_CTRL                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_RXT_ISO                      _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_RXT_BULK                     _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_RXT_INTR                     _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_RXD_SHIFT                    _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_RXD_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_RXD_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_RXD_RANGE                    1:1
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_RXD_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_RXD_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_RXD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_RXD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_RXD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_RXS_SHIFT                    _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_RXS_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_RXS_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_RXS_RANGE                    0:0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_RXS_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_RXS_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_RXS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_RXS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_RXS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_RXS_EP_OK                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL4_0_RXS_EP_STALL                 _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_USB2D_ENDPTCTRL5_0  
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0                      _MK_ADDR_CONST(0x230)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_SECURE                       0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_WORD_COUNT                   0x1
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_RESET_MASK                   _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_READ_MASK                    _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_WRITE_MASK                   _MK_MASK_CONST(0xed00ed)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_TXE_SHIFT                    _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_TXE_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_TXE_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_TXE_RANGE                    23:23
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_TXE_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_TXE_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_TXE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_TXE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_TXE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_TXE_DISABLE                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_TXE_ENABLE                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_TXR_SHIFT                    _MK_SHIFT_CONST(22)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_TXR_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_TXR_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_TXR_RANGE                    22:22
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_TXR_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_TXR_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_TXR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_TXR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_TXR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_TXR_KEEP_GOING                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_TXR_RESET_PID_SEQ                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_TXI_SHIFT                    _MK_SHIFT_CONST(21)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_TXI_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_TXI_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_TXI_RANGE                    21:21
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_TXI_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_TXI_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_TXI_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_TXI_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_TXI_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_TXI_DIS_PID_SEQ                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_TXI_ENB_PID_SEQ                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_TXT_SHIFT                    _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_TXT_FIELD                    _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_TXT_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_TXT_RANGE                    19:18
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_TXT_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_TXT_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_TXT_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_TXT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_TXT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_TXT_CTRL                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_TXT_ISO                      _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_TXT_BULK                     _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_TXT_INTR                     _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_TXD_SHIFT                    _MK_SHIFT_CONST(17)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_TXD_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_TXD_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_TXD_RANGE                    17:17
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_TXD_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_TXD_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_TXD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_TXD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_TXD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_TXS_SHIFT                    _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_TXS_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_TXS_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_TXS_RANGE                    16:16
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_TXS_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_TXS_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_TXS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_TXS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_TXS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_TXS_EP_OK                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_TXS_EP_STALL                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_RXE_SHIFT                    _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_RXE_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_RXE_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_RXE_RANGE                    7:7
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_RXE_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_RXE_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_RXE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_RXE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_RXE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_RXE_DISABLE                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_RXE_ENABLE                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_RXR_SHIFT                    _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_RXR_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_RXR_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_RXR_RANGE                    6:6
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_RXR_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_RXR_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_RXR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_RXR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_RXR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_RXR_KEEP_GOING                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_RXR_RESET_PID_SEQ                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_RXI_SHIFT                    _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_RXI_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_RXI_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_RXI_RANGE                    5:5
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_RXI_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_RXI_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_RXI_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_RXI_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_RXI_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_RXI_DIS_PID_SEQ                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_RXI_ENB_PID_SEQ                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_RXT_SHIFT                    _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_RXT_FIELD                    _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_RXT_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_RXT_RANGE                    3:2
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_RXT_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_RXT_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_RXT_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_RXT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_RXT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_RXT_CTRL                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_RXT_ISO                      _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_RXT_BULK                     _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_RXT_INTR                     _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_RXD_SHIFT                    _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_RXD_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_RXD_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_RXD_RANGE                    1:1
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_RXD_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_RXD_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_RXD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_RXD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_RXD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_RXS_SHIFT                    _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_RXS_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_RXS_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_RXS_RANGE                    0:0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_RXS_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_RXS_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_RXS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_RXS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_RXS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_RXS_EP_OK                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL5_0_RXS_EP_STALL                 _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_USB2D_ENDPTCTRL6_0  
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0                      _MK_ADDR_CONST(0x234)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_SECURE                       0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_WORD_COUNT                   0x1
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_RESET_MASK                   _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_READ_MASK                    _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_WRITE_MASK                   _MK_MASK_CONST(0xed00ed)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_TXE_SHIFT                    _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_TXE_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_TXE_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_TXE_RANGE                    23:23
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_TXE_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_TXE_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_TXE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_TXE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_TXE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_TXE_DISABLE                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_TXE_ENABLE                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_TXR_SHIFT                    _MK_SHIFT_CONST(22)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_TXR_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_TXR_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_TXR_RANGE                    22:22
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_TXR_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_TXR_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_TXR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_TXR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_TXR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_TXR_KEEP_GOING                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_TXR_RESET_PID_SEQ                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_TXI_SHIFT                    _MK_SHIFT_CONST(21)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_TXI_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_TXI_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_TXI_RANGE                    21:21
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_TXI_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_TXI_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_TXI_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_TXI_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_TXI_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_TXI_DIS_PID_SEQ                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_TXI_ENB_PID_SEQ                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_TXT_SHIFT                    _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_TXT_FIELD                    _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_TXT_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_TXT_RANGE                    19:18
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_TXT_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_TXT_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_TXT_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_TXT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_TXT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_TXT_CTRL                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_TXT_ISO                      _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_TXT_BULK                     _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_TXT_INTR                     _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_TXD_SHIFT                    _MK_SHIFT_CONST(17)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_TXD_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_TXD_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_TXD_RANGE                    17:17
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_TXD_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_TXD_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_TXD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_TXD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_TXD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_TXS_SHIFT                    _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_TXS_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_TXS_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_TXS_RANGE                    16:16
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_TXS_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_TXS_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_TXS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_TXS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_TXS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_TXS_EP_OK                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_TXS_EP_STALL                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_RXE_SHIFT                    _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_RXE_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_RXE_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_RXE_RANGE                    7:7
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_RXE_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_RXE_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_RXE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_RXE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_RXE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_RXE_DISABLE                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_RXE_ENABLE                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_RXR_SHIFT                    _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_RXR_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_RXR_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_RXR_RANGE                    6:6
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_RXR_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_RXR_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_RXR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_RXR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_RXR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_RXR_KEEP_GOING                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_RXR_RESET_PID_SEQ                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_RXI_SHIFT                    _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_RXI_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_RXI_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_RXI_RANGE                    5:5
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_RXI_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_RXI_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_RXI_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_RXI_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_RXI_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_RXI_DIS_PID_SEQ                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_RXI_ENB_PID_SEQ                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_RXT_SHIFT                    _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_RXT_FIELD                    _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_RXT_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_RXT_RANGE                    3:2
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_RXT_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_RXT_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_RXT_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_RXT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_RXT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_RXT_CTRL                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_RXT_ISO                      _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_RXT_BULK                     _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_RXT_INTR                     _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_RXD_SHIFT                    _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_RXD_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_RXD_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_RXD_RANGE                    1:1
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_RXD_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_RXD_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_RXD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_RXD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_RXD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_RXS_SHIFT                    _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_RXS_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_RXS_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_RXS_RANGE                    0:0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_RXS_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_RXS_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_RXS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_RXS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_RXS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_RXS_EP_OK                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL6_0_RXS_EP_STALL                 _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_USB2D_ENDPTCTRL7_0  
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0                      _MK_ADDR_CONST(0x238)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_SECURE                       0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_WORD_COUNT                   0x1
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_RESET_MASK                   _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_READ_MASK                    _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_WRITE_MASK                   _MK_MASK_CONST(0xed00ed)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_TXE_SHIFT                    _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_TXE_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_TXE_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_TXE_RANGE                    23:23
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_TXE_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_TXE_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_TXE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_TXE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_TXE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_TXE_DISABLE                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_TXE_ENABLE                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_TXR_SHIFT                    _MK_SHIFT_CONST(22)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_TXR_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_TXR_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_TXR_RANGE                    22:22
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_TXR_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_TXR_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_TXR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_TXR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_TXR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_TXR_KEEP_GOING                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_TXR_RESET_PID_SEQ                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_TXI_SHIFT                    _MK_SHIFT_CONST(21)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_TXI_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_TXI_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_TXI_RANGE                    21:21
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_TXI_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_TXI_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_TXI_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_TXI_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_TXI_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_TXI_DIS_PID_SEQ                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_TXI_ENB_PID_SEQ                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_TXT_SHIFT                    _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_TXT_FIELD                    _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_TXT_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_TXT_RANGE                    19:18
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_TXT_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_TXT_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_TXT_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_TXT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_TXT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_TXT_CTRL                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_TXT_ISO                      _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_TXT_BULK                     _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_TXT_INTR                     _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_TXD_SHIFT                    _MK_SHIFT_CONST(17)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_TXD_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_TXD_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_TXD_RANGE                    17:17
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_TXD_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_TXD_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_TXD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_TXD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_TXD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_TXS_SHIFT                    _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_TXS_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_TXS_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_TXS_RANGE                    16:16
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_TXS_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_TXS_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_TXS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_TXS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_TXS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_TXS_EP_OK                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_TXS_EP_STALL                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_RXE_SHIFT                    _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_RXE_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_RXE_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_RXE_RANGE                    7:7
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_RXE_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_RXE_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_RXE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_RXE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_RXE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_RXE_DISABLE                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_RXE_ENABLE                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_RXR_SHIFT                    _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_RXR_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_RXR_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_RXR_RANGE                    6:6
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_RXR_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_RXR_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_RXR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_RXR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_RXR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_RXR_KEEP_GOING                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_RXR_RESET_PID_SEQ                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_RXI_SHIFT                    _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_RXI_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_RXI_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_RXI_RANGE                    5:5
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_RXI_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_RXI_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_RXI_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_RXI_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_RXI_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_RXI_DIS_PID_SEQ                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_RXI_ENB_PID_SEQ                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_RXT_SHIFT                    _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_RXT_FIELD                    _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_RXT_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_RXT_RANGE                    3:2
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_RXT_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_RXT_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_RXT_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_RXT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_RXT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_RXT_CTRL                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_RXT_ISO                      _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_RXT_BULK                     _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_RXT_INTR                     _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_RXD_SHIFT                    _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_RXD_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_RXD_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_RXD_RANGE                    1:1
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_RXD_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_RXD_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_RXD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_RXD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_RXD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_RXS_SHIFT                    _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_RXS_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_RXS_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_RXS_RANGE                    0:0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_RXS_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_RXS_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_RXS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_RXS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_RXS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_RXS_EP_OK                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL7_0_RXS_EP_STALL                 _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_USB2D_ENDPTCTRL8_0  
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0                      _MK_ADDR_CONST(0x23c)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_SECURE                       0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_WORD_COUNT                   0x1
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_RESET_MASK                   _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_READ_MASK                    _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_WRITE_MASK                   _MK_MASK_CONST(0xed00ed)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_TXE_SHIFT                    _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_TXE_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_TXE_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_TXE_RANGE                    23:23
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_TXE_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_TXE_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_TXE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_TXE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_TXE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_TXE_DISABLE                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_TXE_ENABLE                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_TXR_SHIFT                    _MK_SHIFT_CONST(22)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_TXR_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_TXR_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_TXR_RANGE                    22:22
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_TXR_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_TXR_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_TXR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_TXR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_TXR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_TXR_KEEP_GOING                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_TXR_RESET_PID_SEQ                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_TXI_SHIFT                    _MK_SHIFT_CONST(21)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_TXI_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_TXI_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_TXI_RANGE                    21:21
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_TXI_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_TXI_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_TXI_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_TXI_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_TXI_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_TXI_DIS_PID_SEQ                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_TXI_ENB_PID_SEQ                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_TXT_SHIFT                    _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_TXT_FIELD                    _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_TXT_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_TXT_RANGE                    19:18
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_TXT_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_TXT_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_TXT_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_TXT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_TXT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_TXT_CTRL                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_TXT_ISO                      _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_TXT_BULK                     _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_TXT_INTR                     _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_TXD_SHIFT                    _MK_SHIFT_CONST(17)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_TXD_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_TXD_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_TXD_RANGE                    17:17
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_TXD_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_TXD_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_TXD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_TXD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_TXD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_TXS_SHIFT                    _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_TXS_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_TXS_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_TXS_RANGE                    16:16
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_TXS_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_TXS_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_TXS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_TXS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_TXS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_TXS_EP_OK                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_TXS_EP_STALL                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_RXE_SHIFT                    _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_RXE_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_RXE_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_RXE_RANGE                    7:7
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_RXE_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_RXE_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_RXE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_RXE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_RXE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_RXE_DISABLE                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_RXE_ENABLE                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_RXR_SHIFT                    _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_RXR_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_RXR_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_RXR_RANGE                    6:6
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_RXR_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_RXR_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_RXR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_RXR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_RXR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_RXR_KEEP_GOING                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_RXR_RESET_PID_SEQ                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_RXI_SHIFT                    _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_RXI_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_RXI_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_RXI_RANGE                    5:5
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_RXI_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_RXI_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_RXI_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_RXI_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_RXI_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_RXI_DIS_PID_SEQ                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_RXI_ENB_PID_SEQ                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_RXT_SHIFT                    _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_RXT_FIELD                    _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_RXT_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_RXT_RANGE                    3:2
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_RXT_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_RXT_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_RXT_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_RXT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_RXT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_RXT_CTRL                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_RXT_ISO                      _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_RXT_BULK                     _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_RXT_INTR                     _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_RXD_SHIFT                    _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_RXD_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_RXD_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_RXD_RANGE                    1:1
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_RXD_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_RXD_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_RXD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_RXD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_RXD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_RXS_SHIFT                    _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_RXS_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_RXS_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_RXS_RANGE                    0:0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_RXS_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_RXS_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_RXS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_RXS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_RXS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_RXS_EP_OK                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL8_0_RXS_EP_STALL                 _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_USB2D_ENDPTCTRL9_0  
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0                      _MK_ADDR_CONST(0x240)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_SECURE                       0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_WORD_COUNT                   0x1
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_RESET_MASK                   _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_READ_MASK                    _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_WRITE_MASK                   _MK_MASK_CONST(0xed00ed)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_TXE_SHIFT                    _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_TXE_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_TXE_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_TXE_RANGE                    23:23
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_TXE_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_TXE_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_TXE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_TXE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_TXE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_TXE_DISABLE                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_TXE_ENABLE                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_TXR_SHIFT                    _MK_SHIFT_CONST(22)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_TXR_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_TXR_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_TXR_RANGE                    22:22
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_TXR_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_TXR_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_TXR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_TXR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_TXR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_TXR_KEEP_GOING                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_TXR_RESET_PID_SEQ                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_TXI_SHIFT                    _MK_SHIFT_CONST(21)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_TXI_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_TXI_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_TXI_RANGE                    21:21
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_TXI_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_TXI_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_TXI_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_TXI_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_TXI_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_TXI_DIS_PID_SEQ                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_TXI_ENB_PID_SEQ                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_TXT_SHIFT                    _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_TXT_FIELD                    _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_TXT_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_TXT_RANGE                    19:18
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_TXT_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_TXT_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_TXT_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_TXT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_TXT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_TXT_CTRL                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_TXT_ISO                      _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_TXT_BULK                     _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_TXT_INTR                     _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_TXD_SHIFT                    _MK_SHIFT_CONST(17)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_TXD_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_TXD_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_TXD_RANGE                    17:17
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_TXD_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_TXD_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_TXD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_TXD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_TXD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_TXS_SHIFT                    _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_TXS_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_TXS_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_TXS_RANGE                    16:16
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_TXS_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_TXS_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_TXS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_TXS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_TXS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_TXS_EP_OK                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_TXS_EP_STALL                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_RXE_SHIFT                    _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_RXE_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_RXE_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_RXE_RANGE                    7:7
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_RXE_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_RXE_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_RXE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_RXE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_RXE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_RXE_DISABLE                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_RXE_ENABLE                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_RXR_SHIFT                    _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_RXR_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_RXR_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_RXR_RANGE                    6:6
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_RXR_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_RXR_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_RXR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_RXR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_RXR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_RXR_KEEP_GOING                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_RXR_RESET_PID_SEQ                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_RXI_SHIFT                    _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_RXI_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_RXI_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_RXI_RANGE                    5:5
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_RXI_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_RXI_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_RXI_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_RXI_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_RXI_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_RXI_DIS_PID_SEQ                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_RXI_ENB_PID_SEQ                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_RXT_SHIFT                    _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_RXT_FIELD                    _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_RXT_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_RXT_RANGE                    3:2
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_RXT_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_RXT_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_RXT_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_RXT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_RXT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_RXT_CTRL                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_RXT_ISO                      _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_RXT_BULK                     _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_RXT_INTR                     _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_RXD_SHIFT                    _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_RXD_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_RXD_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_RXD_RANGE                    1:1
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_RXD_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_RXD_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_RXD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_RXD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_RXD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_RXS_SHIFT                    _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_RXS_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_RXS_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_RXS_RANGE                    0:0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_RXS_WOFFSET                  0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_RXS_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_RXS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_RXS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_RXS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_RXS_EP_OK                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL9_0_RXS_EP_STALL                 _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_USB2D_ENDPTCTRL10_0  
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0                     _MK_ADDR_CONST(0x244)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_SECURE                      0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_WORD_COUNT                  0x1
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_RESET_MASK                  _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_READ_MASK                   _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_WRITE_MASK                  _MK_MASK_CONST(0xed00ed)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_TXE_SHIFT                   _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_TXE_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_TXE_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_TXE_RANGE                   23:23
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_TXE_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_TXE_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_TXE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_TXE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_TXE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_TXE_DISABLE                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_TXE_ENABLE                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_TXR_SHIFT                   _MK_SHIFT_CONST(22)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_TXR_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_TXR_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_TXR_RANGE                   22:22
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_TXR_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_TXR_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_TXR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_TXR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_TXR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_TXR_KEEP_GOING                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_TXR_RESET_PID_SEQ                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_TXI_SHIFT                   _MK_SHIFT_CONST(21)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_TXI_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_TXI_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_TXI_RANGE                   21:21
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_TXI_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_TXI_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_TXI_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_TXI_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_TXI_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_TXI_DIS_PID_SEQ                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_TXI_ENB_PID_SEQ                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_TXT_SHIFT                   _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_TXT_FIELD                   _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_TXT_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_TXT_RANGE                   19:18
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_TXT_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_TXT_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_TXT_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_TXT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_TXT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_TXT_CTRL                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_TXT_ISO                     _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_TXT_BULK                    _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_TXT_INTR                    _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_TXD_SHIFT                   _MK_SHIFT_CONST(17)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_TXD_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_TXD_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_TXD_RANGE                   17:17
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_TXD_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_TXD_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_TXD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_TXD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_TXD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_TXS_SHIFT                   _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_TXS_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_TXS_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_TXS_RANGE                   16:16
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_TXS_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_TXS_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_TXS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_TXS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_TXS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_TXS_EP_OK                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_TXS_EP_STALL                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_RXE_SHIFT                   _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_RXE_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_RXE_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_RXE_RANGE                   7:7
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_RXE_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_RXE_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_RXE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_RXE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_RXE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_RXE_DISABLE                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_RXE_ENABLE                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_RXR_SHIFT                   _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_RXR_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_RXR_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_RXR_RANGE                   6:6
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_RXR_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_RXR_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_RXR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_RXR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_RXR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_RXR_KEEP_GOING                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_RXR_RESET_PID_SEQ                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_RXI_SHIFT                   _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_RXI_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_RXI_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_RXI_RANGE                   5:5
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_RXI_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_RXI_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_RXI_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_RXI_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_RXI_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_RXI_DIS_PID_SEQ                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_RXI_ENB_PID_SEQ                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_RXT_SHIFT                   _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_RXT_FIELD                   _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_RXT_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_RXT_RANGE                   3:2
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_RXT_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_RXT_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_RXT_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_RXT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_RXT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_RXT_CTRL                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_RXT_ISO                     _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_RXT_BULK                    _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_RXT_INTR                    _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_RXD_SHIFT                   _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_RXD_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_RXD_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_RXD_RANGE                   1:1
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_RXD_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_RXD_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_RXD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_RXD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_RXD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_RXS_SHIFT                   _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_RXS_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_RXS_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_RXS_RANGE                   0:0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_RXS_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_RXS_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_RXS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_RXS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_RXS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_RXS_EP_OK                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL10_0_RXS_EP_STALL                        _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_USB2D_ENDPTCTRL11_0  
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0                     _MK_ADDR_CONST(0x248)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_SECURE                      0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_WORD_COUNT                  0x1
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_RESET_MASK                  _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_READ_MASK                   _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_WRITE_MASK                  _MK_MASK_CONST(0xed00ed)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_TXE_SHIFT                   _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_TXE_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_TXE_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_TXE_RANGE                   23:23
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_TXE_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_TXE_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_TXE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_TXE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_TXE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_TXE_DISABLE                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_TXE_ENABLE                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_TXR_SHIFT                   _MK_SHIFT_CONST(22)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_TXR_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_TXR_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_TXR_RANGE                   22:22
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_TXR_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_TXR_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_TXR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_TXR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_TXR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_TXR_KEEP_GOING                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_TXR_RESET_PID_SEQ                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_TXI_SHIFT                   _MK_SHIFT_CONST(21)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_TXI_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_TXI_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_TXI_RANGE                   21:21
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_TXI_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_TXI_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_TXI_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_TXI_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_TXI_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_TXI_DIS_PID_SEQ                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_TXI_ENB_PID_SEQ                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_TXT_SHIFT                   _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_TXT_FIELD                   _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_TXT_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_TXT_RANGE                   19:18
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_TXT_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_TXT_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_TXT_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_TXT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_TXT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_TXT_CTRL                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_TXT_ISO                     _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_TXT_BULK                    _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_TXT_INTR                    _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_TXD_SHIFT                   _MK_SHIFT_CONST(17)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_TXD_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_TXD_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_TXD_RANGE                   17:17
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_TXD_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_TXD_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_TXD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_TXD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_TXD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_TXS_SHIFT                   _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_TXS_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_TXS_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_TXS_RANGE                   16:16
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_TXS_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_TXS_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_TXS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_TXS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_TXS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_TXS_EP_OK                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_TXS_EP_STALL                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_RXE_SHIFT                   _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_RXE_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_RXE_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_RXE_RANGE                   7:7
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_RXE_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_RXE_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_RXE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_RXE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_RXE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_RXE_DISABLE                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_RXE_ENABLE                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_RXR_SHIFT                   _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_RXR_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_RXR_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_RXR_RANGE                   6:6
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_RXR_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_RXR_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_RXR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_RXR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_RXR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_RXR_KEEP_GOING                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_RXR_RESET_PID_SEQ                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_RXI_SHIFT                   _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_RXI_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_RXI_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_RXI_RANGE                   5:5
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_RXI_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_RXI_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_RXI_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_RXI_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_RXI_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_RXI_DIS_PID_SEQ                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_RXI_ENB_PID_SEQ                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_RXT_SHIFT                   _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_RXT_FIELD                   _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_RXT_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_RXT_RANGE                   3:2
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_RXT_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_RXT_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_RXT_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_RXT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_RXT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_RXT_CTRL                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_RXT_ISO                     _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_RXT_BULK                    _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_RXT_INTR                    _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_RXD_SHIFT                   _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_RXD_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_RXD_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_RXD_RANGE                   1:1
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_RXD_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_RXD_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_RXD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_RXD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_RXD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_RXS_SHIFT                   _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_RXS_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_RXS_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_RXS_RANGE                   0:0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_RXS_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_RXS_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_RXS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_RXS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_RXS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_RXS_EP_OK                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL11_0_RXS_EP_STALL                        _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_USB2D_ENDPTCTRL12_0  
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0                     _MK_ADDR_CONST(0x24c)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_SECURE                      0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_WORD_COUNT                  0x1
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_RESET_MASK                  _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_READ_MASK                   _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_WRITE_MASK                  _MK_MASK_CONST(0xed00ed)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_TXE_SHIFT                   _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_TXE_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_TXE_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_TXE_RANGE                   23:23
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_TXE_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_TXE_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_TXE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_TXE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_TXE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_TXE_DISABLE                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_TXE_ENABLE                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_TXR_SHIFT                   _MK_SHIFT_CONST(22)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_TXR_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_TXR_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_TXR_RANGE                   22:22
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_TXR_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_TXR_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_TXR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_TXR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_TXR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_TXR_KEEP_GOING                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_TXR_RESET_PID_SEQ                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_TXI_SHIFT                   _MK_SHIFT_CONST(21)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_TXI_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_TXI_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_TXI_RANGE                   21:21
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_TXI_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_TXI_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_TXI_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_TXI_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_TXI_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_TXI_DIS_PID_SEQ                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_TXI_ENB_PID_SEQ                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_TXT_SHIFT                   _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_TXT_FIELD                   _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_TXT_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_TXT_RANGE                   19:18
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_TXT_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_TXT_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_TXT_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_TXT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_TXT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_TXT_CTRL                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_TXT_ISO                     _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_TXT_BULK                    _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_TXT_INTR                    _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_TXD_SHIFT                   _MK_SHIFT_CONST(17)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_TXD_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_TXD_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_TXD_RANGE                   17:17
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_TXD_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_TXD_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_TXD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_TXD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_TXD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_TXS_SHIFT                   _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_TXS_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_TXS_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_TXS_RANGE                   16:16
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_TXS_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_TXS_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_TXS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_TXS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_TXS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_TXS_EP_OK                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_TXS_EP_STALL                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_RXE_SHIFT                   _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_RXE_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_RXE_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_RXE_RANGE                   7:7
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_RXE_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_RXE_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_RXE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_RXE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_RXE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_RXE_DISABLE                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_RXE_ENABLE                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_RXR_SHIFT                   _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_RXR_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_RXR_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_RXR_RANGE                   6:6
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_RXR_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_RXR_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_RXR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_RXR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_RXR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_RXR_KEEP_GOING                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_RXR_RESET_PID_SEQ                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_RXI_SHIFT                   _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_RXI_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_RXI_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_RXI_RANGE                   5:5
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_RXI_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_RXI_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_RXI_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_RXI_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_RXI_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_RXI_DIS_PID_SEQ                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_RXI_ENB_PID_SEQ                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_RXT_SHIFT                   _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_RXT_FIELD                   _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_RXT_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_RXT_RANGE                   3:2
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_RXT_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_RXT_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_RXT_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_RXT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_RXT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_RXT_CTRL                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_RXT_ISO                     _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_RXT_BULK                    _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_RXT_INTR                    _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_RXD_SHIFT                   _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_RXD_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_RXD_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_RXD_RANGE                   1:1
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_RXD_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_RXD_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_RXD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_RXD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_RXD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_RXS_SHIFT                   _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_RXS_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_RXS_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_RXS_RANGE                   0:0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_RXS_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_RXS_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_RXS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_RXS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_RXS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_RXS_EP_OK                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL12_0_RXS_EP_STALL                        _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_USB2D_ENDPTCTRL13_0  
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0                     _MK_ADDR_CONST(0x250)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_SECURE                      0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_WORD_COUNT                  0x1
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_RESET_MASK                  _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_READ_MASK                   _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_WRITE_MASK                  _MK_MASK_CONST(0xed00ed)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_TXE_SHIFT                   _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_TXE_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_TXE_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_TXE_RANGE                   23:23
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_TXE_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_TXE_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_TXE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_TXE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_TXE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_TXE_DISABLE                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_TXE_ENABLE                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_TXR_SHIFT                   _MK_SHIFT_CONST(22)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_TXR_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_TXR_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_TXR_RANGE                   22:22
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_TXR_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_TXR_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_TXR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_TXR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_TXR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_TXR_KEEP_GOING                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_TXR_RESET_PID_SEQ                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_TXI_SHIFT                   _MK_SHIFT_CONST(21)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_TXI_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_TXI_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_TXI_RANGE                   21:21
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_TXI_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_TXI_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_TXI_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_TXI_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_TXI_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_TXI_DIS_PID_SEQ                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_TXI_ENB_PID_SEQ                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_TXT_SHIFT                   _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_TXT_FIELD                   _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_TXT_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_TXT_RANGE                   19:18
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_TXT_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_TXT_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_TXT_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_TXT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_TXT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_TXT_CTRL                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_TXT_ISO                     _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_TXT_BULK                    _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_TXT_INTR                    _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_TXD_SHIFT                   _MK_SHIFT_CONST(17)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_TXD_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_TXD_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_TXD_RANGE                   17:17
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_TXD_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_TXD_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_TXD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_TXD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_TXD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_TXS_SHIFT                   _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_TXS_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_TXS_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_TXS_RANGE                   16:16
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_TXS_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_TXS_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_TXS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_TXS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_TXS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_TXS_EP_OK                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_TXS_EP_STALL                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_RXE_SHIFT                   _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_RXE_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_RXE_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_RXE_RANGE                   7:7
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_RXE_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_RXE_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_RXE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_RXE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_RXE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_RXE_DISABLE                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_RXE_ENABLE                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_RXR_SHIFT                   _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_RXR_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_RXR_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_RXR_RANGE                   6:6
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_RXR_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_RXR_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_RXR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_RXR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_RXR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_RXR_KEEP_GOING                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_RXR_RESET_PID_SEQ                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_RXI_SHIFT                   _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_RXI_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_RXI_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_RXI_RANGE                   5:5
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_RXI_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_RXI_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_RXI_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_RXI_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_RXI_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_RXI_DIS_PID_SEQ                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_RXI_ENB_PID_SEQ                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_RXT_SHIFT                   _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_RXT_FIELD                   _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_RXT_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_RXT_RANGE                   3:2
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_RXT_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_RXT_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_RXT_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_RXT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_RXT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_RXT_CTRL                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_RXT_ISO                     _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_RXT_BULK                    _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_RXT_INTR                    _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_RXD_SHIFT                   _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_RXD_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_RXD_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_RXD_RANGE                   1:1
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_RXD_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_RXD_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_RXD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_RXD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_RXD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_RXS_SHIFT                   _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_RXS_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_RXS_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_RXS_RANGE                   0:0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_RXS_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_RXS_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_RXS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_RXS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_RXS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_RXS_EP_OK                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL13_0_RXS_EP_STALL                        _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_USB2D_ENDPTCTRL14_0  
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0                     _MK_ADDR_CONST(0x254)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_SECURE                      0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_WORD_COUNT                  0x1
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_RESET_MASK                  _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_READ_MASK                   _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_WRITE_MASK                  _MK_MASK_CONST(0xed00ed)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_TXE_SHIFT                   _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_TXE_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_TXE_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_TXE_RANGE                   23:23
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_TXE_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_TXE_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_TXE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_TXE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_TXE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_TXE_DISABLE                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_TXE_ENABLE                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_TXR_SHIFT                   _MK_SHIFT_CONST(22)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_TXR_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_TXR_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_TXR_RANGE                   22:22
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_TXR_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_TXR_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_TXR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_TXR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_TXR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_TXR_KEEP_GOING                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_TXR_RESET_PID_SEQ                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_TXI_SHIFT                   _MK_SHIFT_CONST(21)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_TXI_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_TXI_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_TXI_RANGE                   21:21
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_TXI_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_TXI_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_TXI_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_TXI_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_TXI_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_TXI_DIS_PID_SEQ                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_TXI_ENB_PID_SEQ                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_TXT_SHIFT                   _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_TXT_FIELD                   _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_TXT_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_TXT_RANGE                   19:18
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_TXT_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_TXT_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_TXT_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_TXT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_TXT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_TXT_CTRL                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_TXT_ISO                     _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_TXT_BULK                    _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_TXT_INTR                    _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_TXD_SHIFT                   _MK_SHIFT_CONST(17)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_TXD_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_TXD_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_TXD_RANGE                   17:17
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_TXD_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_TXD_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_TXD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_TXD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_TXD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_TXS_SHIFT                   _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_TXS_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_TXS_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_TXS_RANGE                   16:16
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_TXS_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_TXS_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_TXS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_TXS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_TXS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_TXS_EP_OK                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_TXS_EP_STALL                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_RXE_SHIFT                   _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_RXE_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_RXE_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_RXE_RANGE                   7:7
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_RXE_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_RXE_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_RXE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_RXE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_RXE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_RXE_DISABLE                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_RXE_ENABLE                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_RXR_SHIFT                   _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_RXR_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_RXR_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_RXR_RANGE                   6:6
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_RXR_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_RXR_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_RXR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_RXR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_RXR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_RXR_KEEP_GOING                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_RXR_RESET_PID_SEQ                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_RXI_SHIFT                   _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_RXI_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_RXI_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_RXI_RANGE                   5:5
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_RXI_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_RXI_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_RXI_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_RXI_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_RXI_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_RXI_DIS_PID_SEQ                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_RXI_ENB_PID_SEQ                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_RXT_SHIFT                   _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_RXT_FIELD                   _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_RXT_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_RXT_RANGE                   3:2
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_RXT_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_RXT_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_RXT_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_RXT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_RXT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_RXT_CTRL                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_RXT_ISO                     _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_RXT_BULK                    _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_RXT_INTR                    _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_RXD_SHIFT                   _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_RXD_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_RXD_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_RXD_RANGE                   1:1
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_RXD_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_RXD_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_RXD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_RXD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_RXD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_RXS_SHIFT                   _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_RXS_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_RXS_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_RXS_RANGE                   0:0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_RXS_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_RXS_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_RXS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_RXS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_RXS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_RXS_EP_OK                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL14_0_RXS_EP_STALL                        _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_USB2D_ENDPTCTRL15_0  
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0                     _MK_ADDR_CONST(0x258)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_SECURE                      0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_WORD_COUNT                  0x1
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_RESET_MASK                  _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_READ_MASK                   _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_WRITE_MASK                  _MK_MASK_CONST(0xed00ed)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_TXE_SHIFT                   _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_TXE_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_TXE_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_TXE_RANGE                   23:23
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_TXE_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_TXE_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_TXE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_TXE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_TXE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_TXE_DISABLE                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_TXE_ENABLE                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_TXR_SHIFT                   _MK_SHIFT_CONST(22)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_TXR_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_TXR_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_TXR_RANGE                   22:22
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_TXR_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_TXR_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_TXR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_TXR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_TXR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_TXR_KEEP_GOING                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_TXR_RESET_PID_SEQ                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_TXI_SHIFT                   _MK_SHIFT_CONST(21)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_TXI_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_TXI_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_TXI_RANGE                   21:21
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_TXI_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_TXI_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_TXI_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_TXI_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_TXI_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_TXI_DIS_PID_SEQ                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_TXI_ENB_PID_SEQ                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_TXT_SHIFT                   _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_TXT_FIELD                   _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_TXT_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_TXT_RANGE                   19:18
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_TXT_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_TXT_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_TXT_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_TXT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_TXT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_TXT_CTRL                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_TXT_ISO                     _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_TXT_BULK                    _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_TXT_INTR                    _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_TXD_SHIFT                   _MK_SHIFT_CONST(17)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_TXD_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_TXD_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_TXD_RANGE                   17:17
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_TXD_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_TXD_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_TXD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_TXD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_TXD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_TXS_SHIFT                   _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_TXS_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_TXS_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_TXS_RANGE                   16:16
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_TXS_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_TXS_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_TXS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_TXS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_TXS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_TXS_EP_OK                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_TXS_EP_STALL                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_RXE_SHIFT                   _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_RXE_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_RXE_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_RXE_RANGE                   7:7
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_RXE_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_RXE_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_RXE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_RXE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_RXE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_RXE_DISABLE                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_RXE_ENABLE                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_RXR_SHIFT                   _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_RXR_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_RXR_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_RXR_RANGE                   6:6
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_RXR_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_RXR_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_RXR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_RXR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_RXR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_RXR_KEEP_GOING                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_RXR_RESET_PID_SEQ                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_RXI_SHIFT                   _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_RXI_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_RXI_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_RXI_RANGE                   5:5
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_RXI_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_RXI_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_RXI_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_RXI_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_RXI_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_RXI_DIS_PID_SEQ                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_RXI_ENB_PID_SEQ                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_RXT_SHIFT                   _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_RXT_FIELD                   _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_RXT_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_RXT_RANGE                   3:2
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_RXT_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_RXT_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_RXT_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_RXT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_RXT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_RXT_CTRL                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_RXT_ISO                     _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_RXT_BULK                    _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_RXT_INTR                    _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_RXD_SHIFT                   _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_RXD_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_RXD_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_RXD_RANGE                   1:1
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_RXD_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_RXD_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_RXD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_RXD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_RXD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_RXS_SHIFT                   _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_RXS_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_RXS_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_RXS_RANGE                   0:0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_RXS_WOFFSET                 0x0
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_RXS_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_RXS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_RXS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_RXS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_RXS_EP_OK                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTCTRL15_0_RXS_EP_STALL                        _MK_ENUM_CONST(1)


// Packet USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_SIZE 32

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_MULT_SHIFT                    _MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_MULT_FIELD                    _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_MULT_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_MULT_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_MULT_ROW                      0
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_MULT_NON_ISO_IS_0                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_MULT_MULTI_1                  _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_MULT_MULT_2                   _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_MULT_MULTI_3                  _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_ZLT_SHIFT                     _MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_ZLT_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_ZLT_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_ZLT_RANGE                     _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_ZLT_ROW                       0
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_ZLT_ZERO_LENGTH_TERM_ENABLED                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_ZLT_ZERO_LENGTH_TERM_DISABLED                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED0_0_SHIFT                     _MK_SHIFT_CONST(27)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED0_0_FIELD                     _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED0_0_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED0_0_RANGE                     _MK_SHIFT_CONST(28):_MK_SHIFT_CONST(27)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED0_0_ROW                       0

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_MAX_PACKET_LENGTH_SHIFT                       _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_MAX_PACKET_LENGTH_FIELD                       _MK_FIELD_CONST(0x7ff, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_MAX_PACKET_LENGTH_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_MAX_PACKET_LENGTH_RANGE                       _MK_SHIFT_CONST(26):_MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_MAX_PACKET_LENGTH_ROW                 0

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_IOS_SHIFT                     _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_IOS_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_IOS_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_IOS_RANGE                     _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_IOS_ROW                       0
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_IOS_DISABLE                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_IOS_ENABLE                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED0_1_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED0_1_FIELD                     _MK_FIELD_CONST(0x7fff, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED0_1_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED0_1_RANGE                     _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED0_1_ROW                       0

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_CURRENT_DTD_PTR_SHIFT                 _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_CURRENT_DTD_PTR_FIELD                 _MK_FIELD_CONST(0x7ffffff, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_CURRENT_DTD_PTR_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_CURRENT_DTD_PTR_RANGE                 _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_CURRENT_DTD_PTR_ROW                   1

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED1_0_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED1_0_FIELD                     _MK_FIELD_CONST(0x1f, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED1_0_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED1_0_RANGE                     _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED1_0_ROW                       1

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_NEXT_DTD_PTR_SHIFT                    _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_NEXT_DTD_PTR_FIELD                    _MK_FIELD_CONST(0x7ffffff, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_NEXT_DTD_PTR_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_NEXT_DTD_PTR_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_NEXT_DTD_PTR_ROW                      2

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED2_0_SHIFT                     _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED2_0_FIELD                     _MK_FIELD_CONST(0xf, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED2_0_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED2_0_RANGE                     _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED2_0_ROW                       2

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_TERMINATE_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_TERMINATE_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_TERMINATE_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_TERMINATE_RANGE                       _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_TERMINATE_ROW                 2
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_TERMINATE_CLEAR                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_TERMINATE_SET                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_TOTAL_BYTES_SHIFT                     _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_TOTAL_BYTES_FIELD                     _MK_FIELD_CONST(0xffff, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_TOTAL_BYTES_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_TOTAL_BYTES_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_TOTAL_BYTES_ROW                       3

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_IOC_SHIFT                     _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_IOC_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_IOC_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_IOC_RANGE                     _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_IOC_ROW                       3
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_IOC_DISABLE                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_IOC_ENABLE                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED3_0_SHIFT                     _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED3_0_FIELD                     _MK_FIELD_CONST(0x7, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED3_0_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED3_0_RANGE                     _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED3_0_ROW                       3

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_MULTIPLIER_OVERRIDE_SHIFT                     _MK_SHIFT_CONST(10)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_MULTIPLIER_OVERRIDE_FIELD                     _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_MULTIPLIER_OVERRIDE_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_MULTIPLIER_OVERRIDE_RANGE                     _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(10)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_MULTIPLIER_OVERRIDE_ROW                       3
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_MULTIPLIER_OVERRIDE_DISABLE                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_MULTIPLIER_OVERRIDE_ENABLE                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED3_1_SHIFT                     _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED3_1_FIELD                     _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED3_1_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED3_1_RANGE                     _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED3_1_ROW                       3

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_ACTIVE_SHIFT                  _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_ACTIVE_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_ACTIVE_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_ACTIVE_RANGE                  _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_ACTIVE_ROW                    3
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_ACTIVE_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_ACTIVE_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_HALTED_SHIFT                  _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_HALTED_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_HALTED_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_HALTED_RANGE                  _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_HALTED_ROW                    3
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_HALTED_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_HALTED_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_DATA_BUFFER_ERROR_SHIFT                       _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_DATA_BUFFER_ERROR_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_DATA_BUFFER_ERROR_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_DATA_BUFFER_ERROR_RANGE                       _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_DATA_BUFFER_ERROR_ROW                 3
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_DATA_BUFFER_ERROR_CLEAR                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_DATA_BUFFER_ERROR_SET                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED3_2_SHIFT                     _MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED3_2_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED3_2_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED3_2_RANGE                     _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED3_2_ROW                       3

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_TRANSACTION_ERROR_SHIFT                       _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_TRANSACTION_ERROR_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_TRANSACTION_ERROR_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_TRANSACTION_ERROR_RANGE                       _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_TRANSACTION_ERROR_ROW                 3
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_TRANSACTION_ERROR_CLEAR                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_TRANSACTION_ERROR_SET                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED3_3_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED3_3_FIELD                     _MK_FIELD_CONST(0x7, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED3_3_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED3_3_RANGE                     _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED3_3_ROW                       3

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE0_SHIFT                   _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE0_FIELD                   _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE0_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE0_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE0_ROW                     4

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_OFFSET_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_OFFSET_FIELD                      _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_OFFSET_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_OFFSET_RANGE                      _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_OFFSET_ROW                        4

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE1_SHIFT                   _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE1_FIELD                   _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE1_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE1_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE1_ROW                     5

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED5_0_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED5_0_FIELD                     _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED5_0_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED5_0_RANGE                     _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED5_0_ROW                       5

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE2_SHIFT                   _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE2_FIELD                   _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE2_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE2_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE2_ROW                     6

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED6_0_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED6_0_FIELD                     _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED6_0_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED6_0_RANGE                     _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED6_0_ROW                       6

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE3_SHIFT                   _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE3_FIELD                   _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE3_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE3_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE3_ROW                     7

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED7_0_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED7_0_FIELD                     _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED7_0_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED7_0_RANGE                     _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED7_0_ROW                       7

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE4_SHIFT                   _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE4_FIELD                   _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE4_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE4_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE4_ROW                     8

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED8_0_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED8_0_FIELD                     _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED8_0_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED8_0_RANGE                     _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED8_0_ROW                       8

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED9_0_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED9_0_FIELD                     _MK_FIELD_CONST(0xffffffff, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED9_0_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED9_0_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED9_0_ROW                       9

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_SETUP_BUF_BYTES3_0_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_SETUP_BUF_BYTES3_0_FIELD                      _MK_FIELD_CONST(0xffffffff, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_SETUP_BUF_BYTES3_0_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_SETUP_BUF_BYTES3_0_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_SETUP_BUF_BYTES3_0_ROW                        10

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_SETUP_BUF_BYTES7_4_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_SETUP_BUF_BYTES7_4_FIELD                      _MK_FIELD_CONST(0xffffffff, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_SETUP_BUF_BYTES7_4_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_SETUP_BUF_BYTES7_4_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_SETUP_BUF_BYTES7_4_ROW                        11


// Packet USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_SIZE 32

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_NEXT_DTD_PTR_SHIFT                   _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_NEXT_DTD_PTR_FIELD                   _MK_FIELD_CONST(0x7ffffff, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_NEXT_DTD_PTR_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_NEXT_DTD_PTR_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_NEXT_DTD_PTR_ROW                     0

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED2_0_SHIFT                    _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED2_0_FIELD                    _MK_FIELD_CONST(0xf, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED2_0_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED2_0_RANGE                    _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED2_0_ROW                      0

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_TERMINATE_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_TERMINATE_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_TERMINATE_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_TERMINATE_RANGE                      _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_TERMINATE_ROW                        0
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_TERMINATE_CLEAR                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_TERMINATE_SET                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_TOTAL_BYTES_SHIFT                    _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_TOTAL_BYTES_FIELD                    _MK_FIELD_CONST(0xffff, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_TOTAL_BYTES_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_TOTAL_BYTES_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_TOTAL_BYTES_ROW                      1

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_IOC_SHIFT                    _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_IOC_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_IOC_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_IOC_RANGE                    _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_IOC_ROW                      1
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_IOC_DISABLE                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_IOC_ENABLE                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED3_0_SHIFT                    _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED3_0_FIELD                    _MK_FIELD_CONST(0x7, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED3_0_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED3_0_RANGE                    _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED3_0_ROW                      1

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_MULTIPLIER_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(10)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_MULTIPLIER_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_MULTIPLIER_OVERRIDE_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_MULTIPLIER_OVERRIDE_RANGE                    _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(10)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_MULTIPLIER_OVERRIDE_ROW                      1
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_MULTIPLIER_OVERRIDE_DISABLE                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_MULTIPLIER_OVERRIDE_ENABLE                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED3_1_SHIFT                    _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED3_1_FIELD                    _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED3_1_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED3_1_RANGE                    _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED3_1_ROW                      1

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_ACTIVE_SHIFT                 _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_ACTIVE_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_ACTIVE_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_ACTIVE_RANGE                 _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_ACTIVE_ROW                   1
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_ACTIVE_CLEAR                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_ACTIVE_SET                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_HALTED_SHIFT                 _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_HALTED_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_HALTED_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_HALTED_RANGE                 _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_HALTED_ROW                   1
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_HALTED_CLEAR                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_HALTED_SET                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_SHIFT                      _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_RANGE                      _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_ROW                        1
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_CLEAR                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_SET                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED3_2_SHIFT                    _MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED3_2_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED3_2_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED3_2_RANGE                    _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED3_2_ROW                      1

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_SHIFT                      _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_RANGE                      _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_ROW                        1
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_CLEAR                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_SET                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED3_3_SHIFT                    _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED3_3_FIELD                    _MK_FIELD_CONST(0x7, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED3_3_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED3_3_RANGE                    _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED3_3_ROW                      1

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE0_SHIFT                  _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE0_FIELD                  _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE0_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE0_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE0_ROW                    2

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_OFFSET_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_OFFSET_FIELD                     _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_OFFSET_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_OFFSET_RANGE                     _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_OFFSET_ROW                       2

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE1_SHIFT                  _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE1_FIELD                  _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE1_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE1_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE1_ROW                    3

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED5_0_SHIFT                    _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED5_0_FIELD                    _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED5_0_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED5_0_RANGE                    _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED5_0_ROW                      3

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE2_SHIFT                  _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE2_FIELD                  _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE2_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE2_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE2_ROW                    4

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED6_0_SHIFT                    _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED6_0_FIELD                    _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED6_0_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED6_0_RANGE                    _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED6_0_ROW                      4

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE3_SHIFT                  _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE3_FIELD                  _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE3_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE3_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE3_ROW                    5

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED7_0_SHIFT                    _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED7_0_FIELD                    _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED7_0_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED7_0_RANGE                    _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED7_0_ROW                      5

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE4_SHIFT                  _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE4_FIELD                  _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE4_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE4_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE4_ROW                    6

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED8_0_SHIFT                    _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED8_0_FIELD                    _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED8_0_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED8_0_RANGE                    _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED8_0_ROW                      6


// Packet USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_SIZE 32

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QUEUE_HEAD_HORIZONTAL_LINK_PTR_SHIFT                    _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QUEUE_HEAD_HORIZONTAL_LINK_PTR_FIELD                    _MK_FIELD_CONST(0x7ffffff, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QUEUE_HEAD_HORIZONTAL_LINK_PTR_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QUEUE_HEAD_HORIZONTAL_LINK_PTR_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QUEUE_HEAD_HORIZONTAL_LINK_PTR_ROW                      0

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED0_0_SHIFT                       _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED0_0_FIELD                       _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED0_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED0_0_RANGE                       _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED0_0_ROW                 0

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QH_ITD_TYPE_SHIFT                       _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QH_ITD_TYPE_FIELD                       _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QH_ITD_TYPE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QH_ITD_TYPE_RANGE                       _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QH_ITD_TYPE_ROW                 0
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QH_ITD_TYPE_ITD                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QH_ITD_TYPE_QH                  _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QH_ITD_TYPE_SITD                        _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QH_ITD_TYPE_FSTN                        _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QH_TERMINATE_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QH_TERMINATE_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QH_TERMINATE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QH_TERMINATE_RANGE                      _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QH_TERMINATE_ROW                        0
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QH_TERMINATE_VALID_QH_PTR                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QH_TERMINATE_INVALID_QH_PTR                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_NAK_CNT_RL_SHIFT                        _MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_NAK_CNT_RL_FIELD                        _MK_FIELD_CONST(0xf, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_NAK_CNT_RL_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_NAK_CNT_RL_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_NAK_CNT_RL_ROW                  1

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_CTRL_EP_FLAG_SHIFT                      _MK_SHIFT_CONST(27)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_CTRL_EP_FLAG_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_CTRL_EP_FLAG_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_CTRL_EP_FLAG_RANGE                      _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(27)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_CTRL_EP_FLAG_ROW                        1
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_CTRL_EP_FLAG_NOT_CTRL_EP                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_CTRL_EP_FLAG_CTRP_EP                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_MAX_PKT_LENGTH_SHIFT                    _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_MAX_PKT_LENGTH_FIELD                    _MK_FIELD_CONST(0x7ff, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_MAX_PKT_LENGTH_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_MAX_PKT_LENGTH_RANGE                    _MK_SHIFT_CONST(26):_MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_MAX_PKT_LENGTH_ROW                      1

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_HEAD_RECLAMATION_LIST_SHIFT                     _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_HEAD_RECLAMATION_LIST_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_HEAD_RECLAMATION_LIST_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_HEAD_RECLAMATION_LIST_RANGE                     _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_HEAD_RECLAMATION_LIST_ROW                       1
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_HEAD_RECLAMATION_LIST_CLEAR                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_HEAD_RECLAMATION_LIST_SET                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DATA_TOGGLE_CTRL_SHIFT                  _MK_SHIFT_CONST(14)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DATA_TOGGLE_CTRL_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DATA_TOGGLE_CTRL_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DATA_TOGGLE_CTRL_RANGE                  _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(14)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DATA_TOGGLE_CTRL_ROW                    1
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DATA_TOGGLE_CTRL_QH_DT                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DATA_TOGGLE_CTRL_QTD_DT                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ENDPT_SPEED_SHIFT                       _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ENDPT_SPEED_FIELD                       _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ENDPT_SPEED_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ENDPT_SPEED_RANGE                       _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ENDPT_SPEED_ROW                 1
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ENDPT_SPEED_FULL_SPEED                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ENDPT_SPEED_LOW_SPEED                   _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ENDPT_SPEED_HIGH_SPEED                  _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ENDPT_SPEED_RESERVED                    _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ENPT_NUMBER_SHIFT                       _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ENPT_NUMBER_FIELD                       _MK_FIELD_CONST(0xf, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ENPT_NUMBER_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ENPT_NUMBER_RANGE                       _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ENPT_NUMBER_ROW                 1

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_INACTIVATE_SHIFT                        _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_INACTIVATE_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_INACTIVATE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_INACTIVATE_RANGE                        _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_INACTIVATE_ROW                  1
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_INACTIVATE_NO_INACTIVATE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_INACTIVATE_INACTIVATE                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DEV_ADDRESS_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DEV_ADDRESS_FIELD                       _MK_FIELD_CONST(0x7f, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DEV_ADDRESS_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DEV_ADDRESS_RANGE                       _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DEV_ADDRESS_ROW                 1

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_MULT_SHIFT                      _MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_MULT_FIELD                      _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_MULT_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_MULT_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_MULT_ROW                        2
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_MULT_NON_ISO_IS_0                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_MULT_MULTI_1                    _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_MULT_MULT_2                     _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_MULT_MULTI_3                    _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_PORT_NUMBER_SHIFT                       _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_PORT_NUMBER_FIELD                       _MK_FIELD_CONST(0x7f, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_PORT_NUMBER_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_PORT_NUMBER_RANGE                       _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_PORT_NUMBER_ROW                 2

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_HUB_ADDR_SHIFT                  _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_HUB_ADDR_FIELD                  _MK_FIELD_CONST(0x7f, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_HUB_ADDR_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_HUB_ADDR_RANGE                  _MK_SHIFT_CONST(22):_MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_HUB_ADDR_ROW                    2

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_UFRAME_C_MASK_SHIFT                     _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_UFRAME_C_MASK_FIELD                     _MK_FIELD_CONST(0xff, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_UFRAME_C_MASK_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_UFRAME_C_MASK_RANGE                     _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_UFRAME_C_MASK_ROW                       2

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_UFRAME_S_MASK_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_UFRAME_S_MASK_FIELD                     _MK_FIELD_CONST(0xff, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_UFRAME_S_MASK_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_UFRAME_S_MASK_RANGE                     _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_UFRAME_S_MASK_ROW                       2

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_CURRENT_QTD_PTR_SHIFT                   _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_CURRENT_QTD_PTR_FIELD                   _MK_FIELD_CONST(0x7ffffff, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_CURRENT_QTD_PTR_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_CURRENT_QTD_PTR_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_CURRENT_QTD_PTR_ROW                     3

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED3_0_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED3_0_FIELD                       _MK_FIELD_CONST(0x1f, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED3_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED3_0_RANGE                       _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED3_0_ROW                 3

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_NEXT_QTD_PTR_SHIFT                      _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_NEXT_QTD_PTR_FIELD                      _MK_FIELD_CONST(0x7ffffff, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_NEXT_QTD_PTR_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_NEXT_QTD_PTR_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_NEXT_QTD_PTR_ROW                        4

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED4_0_SHIFT                       _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED4_0_FIELD                       _MK_FIELD_CONST(0xf, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED4_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED4_0_RANGE                       _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED4_0_ROW                 4

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QTD_TERMINATE_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QTD_TERMINATE_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QTD_TERMINATE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QTD_TERMINATE_RANGE                     _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QTD_TERMINATE_ROW                       4
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QTD_TERMINATE_VALID_TD_PTR                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QTD_TERMINATE_INVALID_TD_PTR                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ALT_NEXT_QTD_PTR_SHIFT                  _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ALT_NEXT_QTD_PTR_FIELD                  _MK_FIELD_CONST(0x7ffffff, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ALT_NEXT_QTD_PTR_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ALT_NEXT_QTD_PTR_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ALT_NEXT_QTD_PTR_ROW                    5

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED5_0_SHIFT                       _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED5_0_FIELD                       _MK_FIELD_CONST(0xf, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED5_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED5_0_RANGE                       _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED5_0_ROW                 5

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ALT_QTD_TERMINATE_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ALT_QTD_TERMINATE_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ALT_QTD_TERMINATE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ALT_QTD_TERMINATE_RANGE                 _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ALT_QTD_TERMINATE_ROW                   5
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ALT_QTD_TERMINATE_VALID_TD_PTR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ALT_QTD_TERMINATE_INVALID_TD_PTR                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DATA_TOGGLE_SHIFT                       _MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DATA_TOGGLE_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DATA_TOGGLE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DATA_TOGGLE_RANGE                       _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DATA_TOGGLE_ROW                 6
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DATA_TOGGLE_DATA0                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DATA_TOGGLE_DATA1                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_TOTAL_BYTES_SHIFT                       _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_TOTAL_BYTES_FIELD                       _MK_FIELD_CONST(0x7fff, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_TOTAL_BYTES_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_TOTAL_BYTES_RANGE                       _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_TOTAL_BYTES_ROW                 6

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_IOC_SHIFT                       _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_IOC_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_IOC_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_IOC_RANGE                       _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_IOC_ROW                 6
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_IOC_DISABLE                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_IOC_ENABLE                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_CURRENT_PAGE_SHIFT                      _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_CURRENT_PAGE_FIELD                      _MK_FIELD_CONST(0x7, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_CURRENT_PAGE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_CURRENT_PAGE_RANGE                      _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_CURRENT_PAGE_ROW                        6

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ERR_COUNTER_SHIFT                       _MK_SHIFT_CONST(10)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ERR_COUNTER_FIELD                       _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ERR_COUNTER_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ERR_COUNTER_RANGE                       _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(10)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ERR_COUNTER_ROW                 6

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_PID_CODE_SHIFT                  _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_PID_CODE_FIELD                  _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_PID_CODE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_PID_CODE_RANGE                  _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_PID_CODE_ROW                    6
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_PID_CODE_OUT                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_PID_CODE_IN                     _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_PID_CODE_SETUP                  _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_PID_CODE_RESERVED                       _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ACTIVE_SHIFT                    _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ACTIVE_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ACTIVE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ACTIVE_RANGE                    _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ACTIVE_ROW                      6
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ACTIVE_CLEAR                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ACTIVE_SET                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_HALTED_SHIFT                    _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_HALTED_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_HALTED_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_HALTED_RANGE                    _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_HALTED_ROW                      6
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_HALTED_CLEAR                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_HALTED_SET                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DATA_BUFFER_ERROR_SHIFT                 _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DATA_BUFFER_ERROR_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DATA_BUFFER_ERROR_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DATA_BUFFER_ERROR_RANGE                 _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DATA_BUFFER_ERROR_ROW                   6
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DATA_BUFFER_ERROR_CLEAR                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DATA_BUFFER_ERROR_SET                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BABBLE_DETECTED_SHIFT                   _MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BABBLE_DETECTED_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BABBLE_DETECTED_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BABBLE_DETECTED_RANGE                   _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BABBLE_DETECTED_ROW                     6
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BABBLE_DETECTED_CLEAR                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BABBLE_DETECTED_SET                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_TRANSACTION_ERROR_SHIFT                 _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_TRANSACTION_ERROR_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_TRANSACTION_ERROR_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_TRANSACTION_ERROR_RANGE                 _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_TRANSACTION_ERROR_ROW                   6
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_TRANSACTION_ERROR_CLEAR                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_TRANSACTION_ERROR_SET                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_MISSED_MICRO_FRAME_SHIFT                        _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_MISSED_MICRO_FRAME_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_MISSED_MICRO_FRAME_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_MISSED_MICRO_FRAME_RANGE                        _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_MISSED_MICRO_FRAME_ROW                  6
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_MISSED_MICRO_FRAME_CLEAR                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_MISSED_MICRO_FRAME_SET                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_SPLIT_TRANS_STATE_SHIFT                 _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_SPLIT_TRANS_STATE_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_SPLIT_TRANS_STATE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_SPLIT_TRANS_STATE_RANGE                 _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_SPLIT_TRANS_STATE_ROW                   6
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_SPLIT_TRANS_STATE_DO_START_SPLIT                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_SPLIT_TRANS_STATE_DO_COMPLETE_SPLIT                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_PING_STATE_SHIFT                        _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_PING_STATE_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_PING_STATE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_PING_STATE_RANGE                        _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_PING_STATE_ROW                  6
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_PING_STATE_DO_OUT                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_PING_STATE_DO_PING                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE0_SHIFT                     _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE0_FIELD                     _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE0_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE0_ROW                       7

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_OFFSET_SHIFT                        _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_OFFSET_FIELD                        _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_OFFSET_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_OFFSET_RANGE                        _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_OFFSET_ROW                  7

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE1_SHIFT                     _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE1_FIELD                     _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE1_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE1_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE1_ROW                       8

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED8_0_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED8_0_FIELD                       _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED8_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED8_0_RANGE                       _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED8_0_ROW                 8

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE2_SHIFT                     _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE2_FIELD                     _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE2_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE2_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE2_ROW                       9

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED9_0_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED9_0_FIELD                       _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED9_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED9_0_RANGE                       _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED9_0_ROW                 9

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE3_SHIFT                     _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE3_FIELD                     _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE3_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE3_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE3_ROW                       10

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED10_0_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED10_0_FIELD                      _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED10_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED10_0_RANGE                      _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED10_0_ROW                        10

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE4_SHIFT                     _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE4_FIELD                     _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE4_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE4_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE4_ROW                       11

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED11_0_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED11_0_FIELD                      _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED11_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED11_0_RANGE                      _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED11_0_ROW                        11


// Packet USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_SIZE 32

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_NEXT_QTD_PTR_SHIFT                       _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_NEXT_QTD_PTR_FIELD                       _MK_FIELD_CONST(0x7ffffff, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_NEXT_QTD_PTR_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_NEXT_QTD_PTR_RANGE                       _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_NEXT_QTD_PTR_ROW                 0

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED4_0_SHIFT                        _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED4_0_FIELD                        _MK_FIELD_CONST(0xf, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED4_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED4_0_RANGE                        _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED4_0_ROW                  0

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_QTD_TERMINATE_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_QTD_TERMINATE_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_QTD_TERMINATE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_QTD_TERMINATE_RANGE                      _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_QTD_TERMINATE_ROW                        0
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_QTD_TERMINATE_VALID_TD_PTR                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_QTD_TERMINATE_INVALID_TD_PTR                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ALT_NEXT_QTD_PTR_SHIFT                   _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ALT_NEXT_QTD_PTR_FIELD                   _MK_FIELD_CONST(0x7ffffff, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ALT_NEXT_QTD_PTR_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ALT_NEXT_QTD_PTR_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ALT_NEXT_QTD_PTR_ROW                     1

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED5_0_SHIFT                        _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED5_0_FIELD                        _MK_FIELD_CONST(0xf, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED5_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED5_0_RANGE                        _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED5_0_ROW                  1

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ALT_QTD_TERMINATE_SHIFT                  _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ALT_QTD_TERMINATE_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ALT_QTD_TERMINATE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ALT_QTD_TERMINATE_RANGE                  _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ALT_QTD_TERMINATE_ROW                    1
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ALT_QTD_TERMINATE_VALID_TD_PTR                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ALT_QTD_TERMINATE_INVALID_TD_PTR                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_DATA_TOGGLE_SHIFT                        _MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_DATA_TOGGLE_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_DATA_TOGGLE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_DATA_TOGGLE_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_DATA_TOGGLE_ROW                  2
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_DATA_TOGGLE_DATA0                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_DATA_TOGGLE_DATA1                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_TOTAL_BYTES_SHIFT                        _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_TOTAL_BYTES_FIELD                        _MK_FIELD_CONST(0x7fff, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_TOTAL_BYTES_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_TOTAL_BYTES_RANGE                        _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_TOTAL_BYTES_ROW                  2

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_IOC_SHIFT                        _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_IOC_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_IOC_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_IOC_RANGE                        _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_IOC_ROW                  2
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_IOC_DISABLE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_IOC_ENABLE                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_CURRENT_PAGE_SHIFT                       _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_CURRENT_PAGE_FIELD                       _MK_FIELD_CONST(0x7, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_CURRENT_PAGE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_CURRENT_PAGE_RANGE                       _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_CURRENT_PAGE_ROW                 2

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ERR_COUNTER_SHIFT                        _MK_SHIFT_CONST(10)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ERR_COUNTER_FIELD                        _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ERR_COUNTER_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ERR_COUNTER_RANGE                        _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(10)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ERR_COUNTER_ROW                  2

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_PID_CODE_SHIFT                   _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_PID_CODE_FIELD                   _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_PID_CODE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_PID_CODE_RANGE                   _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_PID_CODE_ROW                     2
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_PID_CODE_OUT                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_PID_CODE_IN                      _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_PID_CODE_SETUP                   _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_PID_CODE_RESERVED                        _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ACTIVE_SHIFT                     _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ACTIVE_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ACTIVE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ACTIVE_RANGE                     _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ACTIVE_ROW                       2
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ACTIVE_CLEAR                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ACTIVE_SET                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_HALTED_SHIFT                     _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_HALTED_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_HALTED_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_HALTED_RANGE                     _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_HALTED_ROW                       2
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_HALTED_CLEAR                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_HALTED_SET                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_SHIFT                  _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_RANGE                  _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_ROW                    2
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_SHIFT                    _MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_RANGE                    _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_ROW                      2
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_CLEAR                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_SET                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_SHIFT                  _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_RANGE                  _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_ROW                    2
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_MISSED_MICRO_FRAME_SHIFT                 _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_MISSED_MICRO_FRAME_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_MISSED_MICRO_FRAME_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_MISSED_MICRO_FRAME_RANGE                 _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_MISSED_MICRO_FRAME_ROW                   2
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_MISSED_MICRO_FRAME_CLEAR                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_MISSED_MICRO_FRAME_SET                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_SPLIT_TRANS_STATE_SHIFT                  _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_SPLIT_TRANS_STATE_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_SPLIT_TRANS_STATE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_SPLIT_TRANS_STATE_RANGE                  _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_SPLIT_TRANS_STATE_ROW                    2
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_SPLIT_TRANS_STATE_DO_START_SPLIT                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_SPLIT_TRANS_STATE_DO_COMPLETE_SPLIT                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_PING_STATE_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_PING_STATE_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_PING_STATE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_PING_STATE_RANGE                 _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_PING_STATE_ROW                   2
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_PING_STATE_DO_OUT                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_PING_STATE_DO_PING                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE0_SHIFT                      _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE0_FIELD                      _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE0_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE0_ROW                        3

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_OFFSET_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_OFFSET_FIELD                 _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_OFFSET_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_OFFSET_RANGE                 _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_OFFSET_ROW                   3

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE1_SHIFT                      _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE1_FIELD                      _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE1_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE1_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE1_ROW                        4

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED8_0_SHIFT                        _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED8_0_FIELD                        _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED8_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED8_0_RANGE                        _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED8_0_ROW                  4

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE2_SHIFT                      _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE2_FIELD                      _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE2_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE2_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE2_ROW                        5

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED9_0_SHIFT                        _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED9_0_FIELD                        _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED9_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED9_0_RANGE                        _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED9_0_ROW                  5

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE3_SHIFT                      _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE3_FIELD                      _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE3_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE3_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE3_ROW                        6

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED10_0_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED10_0_FIELD                       _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED10_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED10_0_RANGE                       _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED10_0_ROW                 6

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE4_SHIFT                      _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE4_FIELD                      _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE4_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE4_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE4_ROW                        7

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED11_0_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED11_0_FIELD                       _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED11_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED11_0_RANGE                       _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED11_0_ROW                 7


// Packet USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0
#define USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_SIZE 32

#define USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_FRAME_LIST_LINK_PTR_SHIFT                       _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_FRAME_LIST_LINK_PTR_FIELD                       _MK_FIELD_CONST(0x7ffffff, USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_FRAME_LIST_LINK_PTR_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_FRAME_LIST_LINK_PTR_RANGE                       _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_FRAME_LIST_LINK_PTR_ROW                 0

#define USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_RESERVED0_0_SHIFT                       _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_RESERVED0_0_FIELD                       _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_RESERVED0_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_RESERVED0_0_RANGE                       _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_RESERVED0_0_ROW                 0

#define USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_QH_ITD_TYPE_SHIFT                       _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_QH_ITD_TYPE_FIELD                       _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_QH_ITD_TYPE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_QH_ITD_TYPE_RANGE                       _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_QH_ITD_TYPE_ROW                 0
#define USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_QH_ITD_TYPE_ITD                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_QH_ITD_TYPE_QH                  _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_QH_ITD_TYPE_SITD                        _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_QH_ITD_TYPE_FSTN                        _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_RESERVED1_0_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_RESERVED1_0_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_RESERVED1_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_RESERVED1_0_RANGE                       _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_RESERVED1_0_ROW                 0


// Packet USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_SIZE 32

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_NEXT_LINK_PTR_SHIFT                        _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_NEXT_LINK_PTR_FIELD                        _MK_FIELD_CONST(0x7ffffff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_NEXT_LINK_PTR_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_NEXT_LINK_PTR_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_NEXT_LINK_PTR_ROW                  0

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED0_0_SHIFT                  _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED0_0_FIELD                  _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED0_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED0_0_RANGE                  _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED0_0_ROW                    0

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_QH_ITD_TYPE_SHIFT                  _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_QH_ITD_TYPE_FIELD                  _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_QH_ITD_TYPE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_QH_ITD_TYPE_RANGE                  _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_QH_ITD_TYPE_ROW                    0
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_QH_ITD_TYPE_ITD                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_QH_ITD_TYPE_QH                     _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_QH_ITD_TYPE_SITD                   _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_QH_ITD_TYPE_FSTN                   _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TERMINATE_SHIFT                    _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TERMINATE_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TERMINATE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TERMINATE_RANGE                    _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TERMINATE_ROW                      0
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TERMINATE_VALID_LINK_PTR                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TERMINATE_INVALID_LINK_PTR                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_0_SHIFT                     _MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_0_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_0_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_0_ROW                       1
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_0_CLEAR                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_0_SET                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_0_SHIFT                  _MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_0_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_0_RANGE                  _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_0_ROW                    1
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_0_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_0_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_0_SHIFT                    _MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_0_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_0_RANGE                    _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_0_ROW                      1
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_0_CLEAR                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_0_SET                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_0_SHIFT                  _MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_0_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_0_RANGE                  _MK_SHIFT_CONST(28):_MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_0_ROW                    1
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_0_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_0_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_0_LENGTH_SHIFT                 _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_0_LENGTH_FIELD                 _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_0_LENGTH_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_0_LENGTH_RANGE                 _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_0_LENGTH_ROW                   1

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_0_SHIFT                        _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_0_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_0_RANGE                        _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_0_ROW                  1
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_0_DISABLE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_0_ENABLE                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_0_SHIFT                        _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_0_FIELD                        _MK_FIELD_CONST(0x7, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_0_RANGE                        _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_0_ROW                  1

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_0_OFFSET_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_0_OFFSET_FIELD                 _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_0_OFFSET_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_0_OFFSET_RANGE                 _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_0_OFFSET_ROW                   1

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_1_SHIFT                     _MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_1_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_1_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_1_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_1_ROW                       2
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_1_CLEAR                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_1_SET                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_1_SHIFT                  _MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_1_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_1_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_1_RANGE                  _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_1_ROW                    2
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_1_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_1_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_1_SHIFT                    _MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_1_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_1_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_1_RANGE                    _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_1_ROW                      2
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_1_CLEAR                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_1_SET                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_1_SHIFT                  _MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_1_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_1_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_1_RANGE                  _MK_SHIFT_CONST(28):_MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_1_ROW                    2
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_1_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_1_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_1_LENGTH_SHIFT                 _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_1_LENGTH_FIELD                 _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_1_LENGTH_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_1_LENGTH_RANGE                 _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_1_LENGTH_ROW                   2

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_1_SHIFT                        _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_1_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_1_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_1_RANGE                        _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_1_ROW                  2
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_1_DISABLE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_1_ENABLE                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_1_SHIFT                        _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_1_FIELD                        _MK_FIELD_CONST(0x7, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_1_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_1_RANGE                        _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_1_ROW                  2

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_1_OFFSET_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_1_OFFSET_FIELD                 _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_1_OFFSET_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_1_OFFSET_RANGE                 _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_1_OFFSET_ROW                   2

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_2_SHIFT                     _MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_2_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_2_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_2_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_2_ROW                       3
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_2_CLEAR                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_2_SET                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_2_SHIFT                  _MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_2_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_2_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_2_RANGE                  _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_2_ROW                    3
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_2_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_2_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_2_SHIFT                    _MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_2_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_2_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_2_RANGE                    _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_2_ROW                      3
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_2_CLEAR                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_2_SET                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_2_SHIFT                  _MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_2_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_2_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_2_RANGE                  _MK_SHIFT_CONST(28):_MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_2_ROW                    3
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_2_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_2_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_2_LENGTH_SHIFT                 _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_2_LENGTH_FIELD                 _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_2_LENGTH_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_2_LENGTH_RANGE                 _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_2_LENGTH_ROW                   3

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_2_SHIFT                        _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_2_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_2_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_2_RANGE                        _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_2_ROW                  3
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_2_DISABLE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_2_ENABLE                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_2_SHIFT                        _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_2_FIELD                        _MK_FIELD_CONST(0x7, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_2_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_2_RANGE                        _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_2_ROW                  3

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_2_OFFSET_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_2_OFFSET_FIELD                 _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_2_OFFSET_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_2_OFFSET_RANGE                 _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_2_OFFSET_ROW                   3

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_3_SHIFT                     _MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_3_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_3_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_3_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_3_ROW                       4
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_3_CLEAR                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_3_SET                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_3_SHIFT                  _MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_3_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_3_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_3_RANGE                  _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_3_ROW                    4
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_3_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_3_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_3_SHIFT                    _MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_3_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_3_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_3_RANGE                    _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_3_ROW                      4
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_3_CLEAR                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_3_SET                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_3_SHIFT                  _MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_3_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_3_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_3_RANGE                  _MK_SHIFT_CONST(28):_MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_3_ROW                    4
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_3_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_3_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_3_LENGTH_SHIFT                 _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_3_LENGTH_FIELD                 _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_3_LENGTH_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_3_LENGTH_RANGE                 _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_3_LENGTH_ROW                   4

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_3_SHIFT                        _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_3_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_3_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_3_RANGE                        _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_3_ROW                  4
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_3_DISABLE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_3_ENABLE                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_3_SHIFT                        _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_3_FIELD                        _MK_FIELD_CONST(0x7, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_3_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_3_RANGE                        _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_3_ROW                  4

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_3_OFFSET_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_3_OFFSET_FIELD                 _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_3_OFFSET_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_3_OFFSET_RANGE                 _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_3_OFFSET_ROW                   4

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_4_SHIFT                     _MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_4_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_4_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_4_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_4_ROW                       5
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_4_CLEAR                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_4_SET                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_4_SHIFT                  _MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_4_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_4_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_4_RANGE                  _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_4_ROW                    5
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_4_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_4_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_4_SHIFT                    _MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_4_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_4_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_4_RANGE                    _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_4_ROW                      5
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_4_CLEAR                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_4_SET                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_4_SHIFT                  _MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_4_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_4_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_4_RANGE                  _MK_SHIFT_CONST(28):_MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_4_ROW                    5
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_4_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_4_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_4_LENGTH_SHIFT                 _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_4_LENGTH_FIELD                 _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_4_LENGTH_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_4_LENGTH_RANGE                 _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_4_LENGTH_ROW                   5

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_4_SHIFT                        _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_4_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_4_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_4_RANGE                        _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_4_ROW                  5
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_4_DISABLE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_4_ENABLE                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_4_SHIFT                        _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_4_FIELD                        _MK_FIELD_CONST(0x7, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_4_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_4_RANGE                        _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_4_ROW                  5

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_4_OFFSET_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_4_OFFSET_FIELD                 _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_4_OFFSET_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_4_OFFSET_RANGE                 _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_4_OFFSET_ROW                   5

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_5_SHIFT                     _MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_5_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_5_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_5_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_5_ROW                       6
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_5_CLEAR                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_5_SET                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_5_SHIFT                  _MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_5_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_5_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_5_RANGE                  _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_5_ROW                    6
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_5_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_5_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_5_SHIFT                    _MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_5_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_5_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_5_RANGE                    _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_5_ROW                      6
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_5_CLEAR                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_5_SET                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_5_SHIFT                  _MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_5_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_5_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_5_RANGE                  _MK_SHIFT_CONST(28):_MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_5_ROW                    6
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_5_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_5_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_5_LENGTH_SHIFT                 _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_5_LENGTH_FIELD                 _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_5_LENGTH_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_5_LENGTH_RANGE                 _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_5_LENGTH_ROW                   6

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_5_SHIFT                        _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_5_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_5_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_5_RANGE                        _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_5_ROW                  6
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_5_DISABLE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_5_ENABLE                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_5_SHIFT                        _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_5_FIELD                        _MK_FIELD_CONST(0x7, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_5_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_5_RANGE                        _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_5_ROW                  6

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_5_OFFSET_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_5_OFFSET_FIELD                 _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_5_OFFSET_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_5_OFFSET_RANGE                 _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_5_OFFSET_ROW                   6

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_6_SHIFT                     _MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_6_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_6_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_6_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_6_ROW                       7
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_6_CLEAR                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_6_SET                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_6_SHIFT                  _MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_6_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_6_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_6_RANGE                  _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_6_ROW                    7
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_6_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_6_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_6_SHIFT                    _MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_6_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_6_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_6_RANGE                    _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_6_ROW                      7
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_6_CLEAR                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_6_SET                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_6_SHIFT                  _MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_6_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_6_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_6_RANGE                  _MK_SHIFT_CONST(28):_MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_6_ROW                    7
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_6_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_6_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_6_LENGTH_SHIFT                 _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_6_LENGTH_FIELD                 _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_6_LENGTH_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_6_LENGTH_RANGE                 _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_6_LENGTH_ROW                   7

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_6_SHIFT                        _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_6_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_6_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_6_RANGE                        _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_6_ROW                  7
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_6_DISABLE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_6_ENABLE                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_6_SHIFT                        _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_6_FIELD                        _MK_FIELD_CONST(0x7, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_6_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_6_RANGE                        _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_6_ROW                  7

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_6_OFFSET_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_6_OFFSET_FIELD                 _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_6_OFFSET_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_6_OFFSET_RANGE                 _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_6_OFFSET_ROW                   7

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_7_SHIFT                     _MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_7_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_7_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_7_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_7_ROW                       8
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_7_CLEAR                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_7_SET                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_7_SHIFT                  _MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_7_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_7_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_7_RANGE                  _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_7_ROW                    8
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_7_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_7_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_7_SHIFT                    _MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_7_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_7_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_7_RANGE                    _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_7_ROW                      8
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_7_CLEAR                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_7_SET                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_7_SHIFT                  _MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_7_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_7_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_7_RANGE                  _MK_SHIFT_CONST(28):_MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_7_ROW                    8
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_7_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_7_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_7_LENGTH_SHIFT                 _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_7_LENGTH_FIELD                 _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_7_LENGTH_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_7_LENGTH_RANGE                 _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_7_LENGTH_ROW                   8

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_7_SHIFT                        _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_7_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_7_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_7_RANGE                        _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_7_ROW                  8
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_7_DISABLE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_7_ENABLE                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_7_SHIFT                        _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_7_FIELD                        _MK_FIELD_CONST(0x7, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_7_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_7_RANGE                        _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_7_ROW                  8

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_7_OFFSET_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_7_OFFSET_FIELD                 _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_7_OFFSET_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_7_OFFSET_RANGE                 _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_7_OFFSET_ROW                   8

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE0_SHIFT                        _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE0_FIELD                        _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE0_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE0_ROW                  9

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ENPT_NUMBER_SHIFT                  _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ENPT_NUMBER_FIELD                  _MK_FIELD_CONST(0xf, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ENPT_NUMBER_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ENPT_NUMBER_RANGE                  _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ENPT_NUMBER_ROW                    9

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED9_0_SHIFT                  _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED9_0_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED9_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED9_0_RANGE                  _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED9_0_ROW                    9

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DEV_ADDRESS_SHIFT                  _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DEV_ADDRESS_FIELD                  _MK_FIELD_CONST(0x7f, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DEV_ADDRESS_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DEV_ADDRESS_RANGE                  _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DEV_ADDRESS_ROW                    9

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE1_SHIFT                        _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE1_FIELD                        _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE1_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE1_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE1_ROW                  10

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DIRECTION_SHIFT                    _MK_SHIFT_CONST(11)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DIRECTION_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DIRECTION_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DIRECTION_RANGE                    _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(11)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DIRECTION_ROW                      10
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DIRECTION_OUT                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DIRECTION_IN                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_MAX_PKT_SIZE_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_MAX_PKT_SIZE_FIELD                 _MK_FIELD_CONST(0x7ff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_MAX_PKT_SIZE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_MAX_PKT_SIZE_RANGE                 _MK_SHIFT_CONST(10):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_MAX_PKT_SIZE_ROW                   10

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE2_SHIFT                        _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE2_FIELD                        _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE2_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE2_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE2_ROW                  11

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED11_0_SHIFT                 _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED11_0_FIELD                 _MK_FIELD_CONST(0x3ff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED11_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED11_0_RANGE                 _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED11_0_ROW                   11

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_MULT_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_MULT_FIELD                 _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_MULT_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_MULT_RANGE                 _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_MULT_ROW                   11
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_MULT_RESERVED                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_MULT_MULTI_1                       _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_MULT_MULT_2                        _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_MULT_MULTI_3                       _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE3_SHIFT                        _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE3_FIELD                        _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE3_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE3_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE3_ROW                  12

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED12_0_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED12_0_FIELD                 _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED12_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED12_0_RANGE                 _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED12_0_ROW                   12

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE4_SHIFT                        _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE4_FIELD                        _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE4_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE4_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE4_ROW                  13

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED13_0_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED13_0_FIELD                 _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED13_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED13_0_RANGE                 _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED13_0_ROW                   13

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE5_SHIFT                        _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE5_FIELD                        _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE5_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE5_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE5_ROW                  14

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED14_0_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED14_0_FIELD                 _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED14_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED14_0_RANGE                 _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED14_0_ROW                   14

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE6_SHIFT                        _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE6_FIELD                        _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE6_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE6_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE6_ROW                  15

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED15_0_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED15_0_FIELD                 _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED15_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED15_0_RANGE                 _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED15_0_ROW                   15


// Packet USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_SIZE 32

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_NEXT_LINK_PTR_SHIFT                  _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_NEXT_LINK_PTR_FIELD                  _MK_FIELD_CONST(0x7ffffff, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_NEXT_LINK_PTR_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_NEXT_LINK_PTR_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_NEXT_LINK_PTR_ROW                    0

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED0_0_SHIFT                    _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED0_0_FIELD                    _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED0_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED0_0_RANGE                    _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED0_0_ROW                      0

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_QH_ITD_TYPE_SHIFT                    _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_QH_ITD_TYPE_FIELD                    _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_QH_ITD_TYPE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_QH_ITD_TYPE_RANGE                    _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_QH_ITD_TYPE_ROW                      0
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_QH_ITD_TYPE_ITD                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_QH_ITD_TYPE_QH                       _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_QH_ITD_TYPE_SITD                     _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_QH_ITD_TYPE_FSTN                     _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TERMINATE_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TERMINATE_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TERMINATE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TERMINATE_RANGE                      _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TERMINATE_ROW                        0
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TERMINATE_VALID_LINK_PTR                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TERMINATE_INVALID_LINK_PTR                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_DIRECTION_SHIFT                      _MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_DIRECTION_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_DIRECTION_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_DIRECTION_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_DIRECTION_ROW                        1
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_DIRECTION_OUT                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_DIRECTION_IN                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_PORT_NUMBER_SHIFT                    _MK_SHIFT_CONST(24)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_PORT_NUMBER_FIELD                    _MK_FIELD_CONST(0x7f, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_PORT_NUMBER_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_PORT_NUMBER_RANGE                    _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(24)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_PORT_NUMBER_ROW                      1

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED1_0_SHIFT                    _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED1_0_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED1_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED1_0_RANGE                    _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED1_0_ROW                      1

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_HUB_ADDR_SHIFT                       _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_HUB_ADDR_FIELD                       _MK_FIELD_CONST(0x7f, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_HUB_ADDR_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_HUB_ADDR_RANGE                       _MK_SHIFT_CONST(22):_MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_HUB_ADDR_ROW                 1

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED1_1_SHIFT                    _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED1_1_FIELD                    _MK_FIELD_CONST(0xf, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED1_1_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED1_1_RANGE                    _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED1_1_ROW                      1

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_ENPT_NUMBER_SHIFT                    _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_ENPT_NUMBER_FIELD                    _MK_FIELD_CONST(0xf, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_ENPT_NUMBER_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_ENPT_NUMBER_RANGE                    _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_ENPT_NUMBER_ROW                      1

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED1_2_SHIFT                    _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED1_2_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED1_2_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED1_2_RANGE                    _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED1_2_ROW                      1

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_DEV_ADDRESS_SHIFT                    _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_DEV_ADDRESS_FIELD                    _MK_FIELD_CONST(0x7f, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_DEV_ADDRESS_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_DEV_ADDRESS_RANGE                    _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_DEV_ADDRESS_ROW                      1

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED2_0_SHIFT                    _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED2_0_FIELD                    _MK_FIELD_CONST(0xffff, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED2_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED2_0_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED2_0_ROW                      2

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_UFRAME_C_MASK_SHIFT                  _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_UFRAME_C_MASK_FIELD                  _MK_FIELD_CONST(0xff, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_UFRAME_C_MASK_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_UFRAME_C_MASK_RANGE                  _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_UFRAME_C_MASK_ROW                    2

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_UFRAME_S_MASK_SHIFT                  _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_UFRAME_S_MASK_FIELD                  _MK_FIELD_CONST(0xff, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_UFRAME_S_MASK_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_UFRAME_S_MASK_RANGE                  _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_UFRAME_S_MASK_ROW                    2

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_IOC_SHIFT                    _MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_IOC_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_IOC_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_IOC_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_IOC_ROW                      3
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_IOC_DISABLE                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_IOC_ENABLE                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_SHIFT                    _MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_RANGE                    _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_ROW                      3

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED3_0_SHIFT                    _MK_SHIFT_CONST(26)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED3_0_FIELD                    _MK_FIELD_CONST(0xf, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED3_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED3_0_RANGE                    _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(26)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED3_0_ROW                      3

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TOTAL_BYTES_SHIFT                    _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TOTAL_BYTES_FIELD                    _MK_FIELD_CONST(0x3ff, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TOTAL_BYTES_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TOTAL_BYTES_RANGE                    _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TOTAL_BYTES_ROW                      3

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_C_PROG_MASK_SHIFT                    _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_C_PROG_MASK_FIELD                    _MK_FIELD_CONST(0xff, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_C_PROG_MASK_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_C_PROG_MASK_RANGE                    _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_C_PROG_MASK_ROW                      3

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_SHIFT                 _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_RANGE                 _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_ROW                   3
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_CLEAR                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_SET                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_ERROR_SHIFT                  _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_ERROR_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_ERROR_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_ERROR_RANGE                  _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_ERROR_ROW                    3
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_ERROR_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_ERROR_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_SHIFT                      _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_RANGE                      _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_ROW                        3
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_CLEAR                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_SET                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_SHIFT                        _MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_RANGE                        _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_ROW                  3
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_CLEAR                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_SET                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_SHIFT                      _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_RANGE                      _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_ROW                        3
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_CLEAR                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_SET                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_MISSED_MICRO_FRAME_SHIFT                     _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_MISSED_MICRO_FRAME_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_MISSED_MICRO_FRAME_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_MISSED_MICRO_FRAME_RANGE                     _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_MISSED_MICRO_FRAME_ROW                       3
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_MISSED_MICRO_FRAME_CLEAR                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_MISSED_MICRO_FRAME_SET                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_SPLIT_TRANS_STATE_SHIFT                      _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_SPLIT_TRANS_STATE_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_SPLIT_TRANS_STATE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_SPLIT_TRANS_STATE_RANGE                      _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_SPLIT_TRANS_STATE_ROW                        3
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_SPLIT_TRANS_STATE_DO_START_SPLIT                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_SPLIT_TRANS_STATE_DO_COMPLETE_SPLIT                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED3_1_SHIFT                    _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED3_1_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED3_1_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED3_1_RANGE                    _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED3_1_ROW                      3

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE0_SHIFT                  _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE0_FIELD                  _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE0_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE0_ROW                    4

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BUF_OFFSET_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BUF_OFFSET_FIELD                     _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BUF_OFFSET_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BUF_OFFSET_RANGE                     _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BUF_OFFSET_ROW                       4

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE1_SHIFT                  _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE1_FIELD                  _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE1_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE1_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE1_ROW                    5

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED5_0_SHIFT                    _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED5_0_FIELD                    _MK_FIELD_CONST(0x7f, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED5_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED5_0_RANGE                    _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED5_0_ROW                      5

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_POSITION_SHIFT                   _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_POSITION_FIELD                   _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_POSITION_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_POSITION_RANGE                   _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_POSITION_ROW                     5
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_POSITION_ALL                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_POSITION_BEGIN                   _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_POSITION_MID                     _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_POSITION_END                     _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_COUNT_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_COUNT_FIELD                      _MK_FIELD_CONST(0x7, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_COUNT_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_COUNT_RANGE                      _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_COUNT_ROW                        5

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_SITD_BACK_PTR_SHIFT                  _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_SITD_BACK_PTR_FIELD                  _MK_FIELD_CONST(0x7ffffff, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_SITD_BACK_PTR_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_SITD_BACK_PTR_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_SITD_BACK_PTR_ROW                    6

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED6_0_SHIFT                    _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED6_0_FIELD                    _MK_FIELD_CONST(0xf, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED6_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED6_0_RANGE                    _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED6_0_ROW                      6

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BP_TERMINATE_SHIFT                   _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BP_TERMINATE_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BP_TERMINATE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BP_TERMINATE_RANGE                   _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BP_TERMINATE_ROW                     6
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BP_TERMINATE_VALID_BACK_PTR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BP_TERMINATE_INVALID_BACK_PTR                        _MK_ENUM_CONST(1)


// Packet USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_SIZE 32

#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_NORMAL_PATH_LINK_PTR_SHIFT                      _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_NORMAL_PATH_LINK_PTR_FIELD                      _MK_FIELD_CONST(0x7ffffff, USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_NORMAL_PATH_LINK_PTR_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_NORMAL_PATH_LINK_PTR_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_NORMAL_PATH_LINK_PTR_ROW                        0

#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_RESERVED0_0_SHIFT                       _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_RESERVED0_0_FIELD                       _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_RESERVED0_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_RESERVED0_0_RANGE                       _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_RESERVED0_0_ROW                 0

#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_QH_ITD_TYPE_SHIFT                       _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_QH_ITD_TYPE_FIELD                       _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_QH_ITD_TYPE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_QH_ITD_TYPE_RANGE                       _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_QH_ITD_TYPE_ROW                 0
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_QH_ITD_TYPE_ITD                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_QH_ITD_TYPE_QH                  _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_QH_ITD_TYPE_SITD                        _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_QH_ITD_TYPE_FSTN                        _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_TERMINATE_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_TERMINATE_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_TERMINATE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_TERMINATE_RANGE                 _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_TERMINATE_ROW                   0
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_TERMINATE_VALID_LINK_PTR                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_TERMINATE_INVALID_LINK_PTR                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_BACK_PATH_LINK_PTR_SHIFT                        _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_BACK_PATH_LINK_PTR_FIELD                        _MK_FIELD_CONST(0x7ffffff, USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_BACK_PATH_LINK_PTR_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_BACK_PATH_LINK_PTR_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_BACK_PATH_LINK_PTR_ROW                  1

#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_RESERVED1_0_SHIFT                       _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_RESERVED1_0_FIELD                       _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_RESERVED1_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_RESERVED1_0_RANGE                       _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_RESERVED1_0_ROW                 1

#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_BP_QH_ITD_TYPE_SHIFT                    _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_BP_QH_ITD_TYPE_FIELD                    _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_BP_QH_ITD_TYPE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_BP_QH_ITD_TYPE_RANGE                    _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_BP_QH_ITD_TYPE_ROW                      1
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_BP_QH_ITD_TYPE_ITD                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_BP_QH_ITD_TYPE_QH                       _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_BP_QH_ITD_TYPE_SITD                     _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_BP_QH_ITD_TYPE_FSTN                     _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_BP_TERMINATE_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_BP_TERMINATE_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_BP_TERMINATE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_BP_TERMINATE_RANGE                      _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_BP_TERMINATE_ROW                        1
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_BP_TERMINATE_VALID_LINK_PTR                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_BP_TERMINATE_INVALID_LINK_PTR                   _MK_ENUM_CONST(1)


// Register USB1_IF_USB_SUSP_CTRL_0  
#define USB1_IF_USB_SUSP_CTRL_0                 _MK_ADDR_CONST(0x400)
#define USB1_IF_USB_SUSP_CTRL_0_SECURE                  0x0
#define USB1_IF_USB_SUSP_CTRL_0_WORD_COUNT                      0x1
#define USB1_IF_USB_SUSP_CTRL_0_RESET_VAL                       _MK_MASK_CONST(0x800)
#define USB1_IF_USB_SUSP_CTRL_0_RESET_MASK                      _MK_MASK_CONST(0x6071fff)
#define USB1_IF_USB_SUSP_CTRL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define USB1_IF_USB_SUSP_CTRL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define USB1_IF_USB_SUSP_CTRL_0_READ_MASK                       _MK_MASK_CONST(0x6071fff)
#define USB1_IF_USB_SUSP_CTRL_0_WRITE_MASK                      _MK_MASK_CONST(0x6071e3e)
#define USB1_IF_USB_SUSP_CTRL_0_FAST_WAKEUP_RESP_SHIFT                  _MK_SHIFT_CONST(26)
#define USB1_IF_USB_SUSP_CTRL_0_FAST_WAKEUP_RESP_FIELD                  _MK_FIELD_CONST(0x1, USB1_IF_USB_SUSP_CTRL_0_FAST_WAKEUP_RESP_SHIFT)
#define USB1_IF_USB_SUSP_CTRL_0_FAST_WAKEUP_RESP_RANGE                  26:26
#define USB1_IF_USB_SUSP_CTRL_0_FAST_WAKEUP_RESP_WOFFSET                        0x0
#define USB1_IF_USB_SUSP_CTRL_0_FAST_WAKEUP_RESP_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB1_IF_USB_SUSP_CTRL_0_FAST_WAKEUP_RESP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB1_IF_USB_SUSP_CTRL_0_FAST_WAKEUP_RESP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB1_IF_USB_SUSP_CTRL_0_FAST_WAKEUP_RESP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB1_IF_USB_SUSP_CTRL_0_FAST_WAKEUP_RESP_DISABLE                        _MK_ENUM_CONST(0)
#define USB1_IF_USB_SUSP_CTRL_0_FAST_WAKEUP_RESP_ENABLE                 _MK_ENUM_CONST(1)

#define USB1_IF_USB_SUSP_CTRL_0_UTMIP_SUSPL1_SET_SHIFT                  _MK_SHIFT_CONST(25)
#define USB1_IF_USB_SUSP_CTRL_0_UTMIP_SUSPL1_SET_FIELD                  _MK_FIELD_CONST(0x1, USB1_IF_USB_SUSP_CTRL_0_UTMIP_SUSPL1_SET_SHIFT)
#define USB1_IF_USB_SUSP_CTRL_0_UTMIP_SUSPL1_SET_RANGE                  25:25
#define USB1_IF_USB_SUSP_CTRL_0_UTMIP_SUSPL1_SET_WOFFSET                        0x0
#define USB1_IF_USB_SUSP_CTRL_0_UTMIP_SUSPL1_SET_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB1_IF_USB_SUSP_CTRL_0_UTMIP_SUSPL1_SET_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB1_IF_USB_SUSP_CTRL_0_UTMIP_SUSPL1_SET_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB1_IF_USB_SUSP_CTRL_0_UTMIP_SUSPL1_SET_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB1_IF_USB_SUSP_CTRL_0_UTMIP_SUSPL1_SET_DISABLE                        _MK_ENUM_CONST(0)
#define USB1_IF_USB_SUSP_CTRL_0_UTMIP_SUSPL1_SET_ENABLE                 _MK_ENUM_CONST(1)

#define USB1_IF_USB_SUSP_CTRL_0_USB_WAKEUP_DEBOUNCE_COUNT_SHIFT                 _MK_SHIFT_CONST(16)
#define USB1_IF_USB_SUSP_CTRL_0_USB_WAKEUP_DEBOUNCE_COUNT_FIELD                 _MK_FIELD_CONST(0x7, USB1_IF_USB_SUSP_CTRL_0_USB_WAKEUP_DEBOUNCE_COUNT_SHIFT)
#define USB1_IF_USB_SUSP_CTRL_0_USB_WAKEUP_DEBOUNCE_COUNT_RANGE                 18:16
#define USB1_IF_USB_SUSP_CTRL_0_USB_WAKEUP_DEBOUNCE_COUNT_WOFFSET                       0x0
#define USB1_IF_USB_SUSP_CTRL_0_USB_WAKEUP_DEBOUNCE_COUNT_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB1_IF_USB_SUSP_CTRL_0_USB_WAKEUP_DEBOUNCE_COUNT_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define USB1_IF_USB_SUSP_CTRL_0_USB_WAKEUP_DEBOUNCE_COUNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB1_IF_USB_SUSP_CTRL_0_USB_WAKEUP_DEBOUNCE_COUNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB1_IF_USB_SUSP_CTRL_0_UTMIP_PHY_ENB_SHIFT                     _MK_SHIFT_CONST(12)
#define USB1_IF_USB_SUSP_CTRL_0_UTMIP_PHY_ENB_FIELD                     _MK_FIELD_CONST(0x1, USB1_IF_USB_SUSP_CTRL_0_UTMIP_PHY_ENB_SHIFT)
#define USB1_IF_USB_SUSP_CTRL_0_UTMIP_PHY_ENB_RANGE                     12:12
#define USB1_IF_USB_SUSP_CTRL_0_UTMIP_PHY_ENB_WOFFSET                   0x0
#define USB1_IF_USB_SUSP_CTRL_0_UTMIP_PHY_ENB_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB1_IF_USB_SUSP_CTRL_0_UTMIP_PHY_ENB_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB1_IF_USB_SUSP_CTRL_0_UTMIP_PHY_ENB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB1_IF_USB_SUSP_CTRL_0_UTMIP_PHY_ENB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB1_IF_USB_SUSP_CTRL_0_UTMIP_PHY_ENB_DISABLE                   _MK_ENUM_CONST(0)
#define USB1_IF_USB_SUSP_CTRL_0_UTMIP_PHY_ENB_ENABLE                    _MK_ENUM_CONST(1)

#define USB1_IF_USB_SUSP_CTRL_0_UTMIP_RESET_SHIFT                       _MK_SHIFT_CONST(11)
#define USB1_IF_USB_SUSP_CTRL_0_UTMIP_RESET_FIELD                       _MK_FIELD_CONST(0x1, USB1_IF_USB_SUSP_CTRL_0_UTMIP_RESET_SHIFT)
#define USB1_IF_USB_SUSP_CTRL_0_UTMIP_RESET_RANGE                       11:11
#define USB1_IF_USB_SUSP_CTRL_0_UTMIP_RESET_WOFFSET                     0x0
#define USB1_IF_USB_SUSP_CTRL_0_UTMIP_RESET_DEFAULT                     _MK_MASK_CONST(0x1)
#define USB1_IF_USB_SUSP_CTRL_0_UTMIP_RESET_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB1_IF_USB_SUSP_CTRL_0_UTMIP_RESET_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB1_IF_USB_SUSP_CTRL_0_UTMIP_RESET_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB1_IF_USB_SUSP_CTRL_0_UTMIP_RESET_DISABLE                     _MK_ENUM_CONST(0)
#define USB1_IF_USB_SUSP_CTRL_0_UTMIP_RESET_ENABLE                      _MK_ENUM_CONST(1)

#define USB1_IF_USB_SUSP_CTRL_0_USB_SUSP_POL_SHIFT                      _MK_SHIFT_CONST(10)
#define USB1_IF_USB_SUSP_CTRL_0_USB_SUSP_POL_FIELD                      _MK_FIELD_CONST(0x1, USB1_IF_USB_SUSP_CTRL_0_USB_SUSP_POL_SHIFT)
#define USB1_IF_USB_SUSP_CTRL_0_USB_SUSP_POL_RANGE                      10:10
#define USB1_IF_USB_SUSP_CTRL_0_USB_SUSP_POL_WOFFSET                    0x0
#define USB1_IF_USB_SUSP_CTRL_0_USB_SUSP_POL_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB1_IF_USB_SUSP_CTRL_0_USB_SUSP_POL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB1_IF_USB_SUSP_CTRL_0_USB_SUSP_POL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB1_IF_USB_SUSP_CTRL_0_USB_SUSP_POL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB1_IF_USB_SUSP_CTRL_0_USB_SUSP_POL_ACTIVE_LOW                 _MK_ENUM_CONST(0)
#define USB1_IF_USB_SUSP_CTRL_0_USB_SUSP_POL_ACTIVE_HIGH                        _MK_ENUM_CONST(1)

#define USB1_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_INT_ENB_SHIFT                 _MK_SHIFT_CONST(9)
#define USB1_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_INT_ENB_FIELD                 _MK_FIELD_CONST(0x1, USB1_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_INT_ENB_SHIFT)
#define USB1_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_INT_ENB_RANGE                 9:9
#define USB1_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_INT_ENB_WOFFSET                       0x0
#define USB1_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_INT_ENB_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB1_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_INT_ENB_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB1_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_INT_ENB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB1_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_INT_ENB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB1_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_INT_ENB_DISABLE                       _MK_ENUM_CONST(0)
#define USB1_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_INT_ENB_ENABLE                        _MK_ENUM_CONST(1)

#define USB1_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_INT_STS_SHIFT                 _MK_SHIFT_CONST(8)
#define USB1_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_INT_STS_FIELD                 _MK_FIELD_CONST(0x1, USB1_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_INT_STS_SHIFT)
#define USB1_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_INT_STS_RANGE                 8:8
#define USB1_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_INT_STS_WOFFSET                       0x0
#define USB1_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_INT_STS_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB1_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_INT_STS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB1_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_INT_STS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB1_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_INT_STS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB1_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_INT_STS_UNSET                 _MK_ENUM_CONST(0)
#define USB1_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_INT_STS_SET                   _MK_ENUM_CONST(1)

#define USB1_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_SHIFT                 _MK_SHIFT_CONST(7)
#define USB1_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_FIELD                 _MK_FIELD_CONST(0x1, USB1_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_SHIFT)
#define USB1_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_RANGE                 7:7
#define USB1_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_WOFFSET                       0x0
#define USB1_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB1_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB1_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB1_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB1_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_UNSET                 _MK_ENUM_CONST(0)
#define USB1_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_SET                   _MK_ENUM_CONST(1)

#define USB1_IF_USB_SUSP_CTRL_0_USB_CLKEN_SHIFT                 _MK_SHIFT_CONST(6)
#define USB1_IF_USB_SUSP_CTRL_0_USB_CLKEN_FIELD                 _MK_FIELD_CONST(0x1, USB1_IF_USB_SUSP_CTRL_0_USB_CLKEN_SHIFT)
#define USB1_IF_USB_SUSP_CTRL_0_USB_CLKEN_RANGE                 6:6
#define USB1_IF_USB_SUSP_CTRL_0_USB_CLKEN_WOFFSET                       0x0
#define USB1_IF_USB_SUSP_CTRL_0_USB_CLKEN_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB1_IF_USB_SUSP_CTRL_0_USB_CLKEN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB1_IF_USB_SUSP_CTRL_0_USB_CLKEN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB1_IF_USB_SUSP_CTRL_0_USB_CLKEN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB1_IF_USB_SUSP_CTRL_0_USB_CLKEN_UNSET                 _MK_ENUM_CONST(0)
#define USB1_IF_USB_SUSP_CTRL_0_USB_CLKEN_SET                   _MK_ENUM_CONST(1)

#define USB1_IF_USB_SUSP_CTRL_0_USB_SUSP_CLR_SHIFT                      _MK_SHIFT_CONST(5)
#define USB1_IF_USB_SUSP_CTRL_0_USB_SUSP_CLR_FIELD                      _MK_FIELD_CONST(0x1, USB1_IF_USB_SUSP_CTRL_0_USB_SUSP_CLR_SHIFT)
#define USB1_IF_USB_SUSP_CTRL_0_USB_SUSP_CLR_RANGE                      5:5
#define USB1_IF_USB_SUSP_CTRL_0_USB_SUSP_CLR_WOFFSET                    0x0
#define USB1_IF_USB_SUSP_CTRL_0_USB_SUSP_CLR_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB1_IF_USB_SUSP_CTRL_0_USB_SUSP_CLR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB1_IF_USB_SUSP_CTRL_0_USB_SUSP_CLR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB1_IF_USB_SUSP_CTRL_0_USB_SUSP_CLR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB1_IF_USB_SUSP_CTRL_0_USB_SUSP_CLR_UNSET                      _MK_ENUM_CONST(0)
#define USB1_IF_USB_SUSP_CTRL_0_USB_SUSP_CLR_SET                        _MK_ENUM_CONST(1)

#define USB1_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_DISCON_EN_DEV_SHIFT                 _MK_SHIFT_CONST(4)
#define USB1_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_DISCON_EN_DEV_FIELD                 _MK_FIELD_CONST(0x1, USB1_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_DISCON_EN_DEV_SHIFT)
#define USB1_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_DISCON_EN_DEV_RANGE                 4:4
#define USB1_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_DISCON_EN_DEV_WOFFSET                       0x0
#define USB1_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_DISCON_EN_DEV_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB1_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_DISCON_EN_DEV_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB1_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_DISCON_EN_DEV_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB1_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_DISCON_EN_DEV_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB1_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_DISCON_EN_DEV_DISABLE                       _MK_ENUM_CONST(0)
#define USB1_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_DISCON_EN_DEV_ENABLE                        _MK_ENUM_CONST(1)

#define USB1_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_CNNT_EN_DEV_SHIFT                   _MK_SHIFT_CONST(3)
#define USB1_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_CNNT_EN_DEV_FIELD                   _MK_FIELD_CONST(0x1, USB1_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_CNNT_EN_DEV_SHIFT)
#define USB1_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_CNNT_EN_DEV_RANGE                   3:3
#define USB1_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_CNNT_EN_DEV_WOFFSET                 0x0
#define USB1_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_CNNT_EN_DEV_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB1_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_CNNT_EN_DEV_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB1_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_CNNT_EN_DEV_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB1_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_CNNT_EN_DEV_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB1_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_CNNT_EN_DEV_DISABLE                 _MK_ENUM_CONST(0)
#define USB1_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_CNNT_EN_DEV_ENABLE                  _MK_ENUM_CONST(1)

#define USB1_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_RESUME_EN_SHIFT                     _MK_SHIFT_CONST(2)
#define USB1_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_RESUME_EN_FIELD                     _MK_FIELD_CONST(0x1, USB1_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_RESUME_EN_SHIFT)
#define USB1_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_RESUME_EN_RANGE                     2:2
#define USB1_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_RESUME_EN_WOFFSET                   0x0
#define USB1_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_RESUME_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB1_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_RESUME_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB1_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_RESUME_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB1_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_RESUME_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB1_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_RESUME_EN_DISABLE                   _MK_ENUM_CONST(0)
#define USB1_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_RESUME_EN_ENABLE                    _MK_ENUM_CONST(1)

#define USB1_IF_USB_SUSP_CTRL_0_USB_WAKEUP_INT_ENB_SHIFT                        _MK_SHIFT_CONST(1)
#define USB1_IF_USB_SUSP_CTRL_0_USB_WAKEUP_INT_ENB_FIELD                        _MK_FIELD_CONST(0x1, USB1_IF_USB_SUSP_CTRL_0_USB_WAKEUP_INT_ENB_SHIFT)
#define USB1_IF_USB_SUSP_CTRL_0_USB_WAKEUP_INT_ENB_RANGE                        1:1
#define USB1_IF_USB_SUSP_CTRL_0_USB_WAKEUP_INT_ENB_WOFFSET                      0x0
#define USB1_IF_USB_SUSP_CTRL_0_USB_WAKEUP_INT_ENB_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB1_IF_USB_SUSP_CTRL_0_USB_WAKEUP_INT_ENB_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB1_IF_USB_SUSP_CTRL_0_USB_WAKEUP_INT_ENB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB1_IF_USB_SUSP_CTRL_0_USB_WAKEUP_INT_ENB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB1_IF_USB_SUSP_CTRL_0_USB_WAKEUP_INT_ENB_DISABLE                      _MK_ENUM_CONST(0)
#define USB1_IF_USB_SUSP_CTRL_0_USB_WAKEUP_INT_ENB_ENABLE                       _MK_ENUM_CONST(1)

#define USB1_IF_USB_SUSP_CTRL_0_USB_WAKEUP_INT_STS_SHIFT                        _MK_SHIFT_CONST(0)
#define USB1_IF_USB_SUSP_CTRL_0_USB_WAKEUP_INT_STS_FIELD                        _MK_FIELD_CONST(0x1, USB1_IF_USB_SUSP_CTRL_0_USB_WAKEUP_INT_STS_SHIFT)
#define USB1_IF_USB_SUSP_CTRL_0_USB_WAKEUP_INT_STS_RANGE                        0:0
#define USB1_IF_USB_SUSP_CTRL_0_USB_WAKEUP_INT_STS_WOFFSET                      0x0
#define USB1_IF_USB_SUSP_CTRL_0_USB_WAKEUP_INT_STS_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB1_IF_USB_SUSP_CTRL_0_USB_WAKEUP_INT_STS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB1_IF_USB_SUSP_CTRL_0_USB_WAKEUP_INT_STS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB1_IF_USB_SUSP_CTRL_0_USB_WAKEUP_INT_STS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB1_IF_USB_SUSP_CTRL_0_USB_WAKEUP_INT_STS_UNSET                        _MK_ENUM_CONST(0)
#define USB1_IF_USB_SUSP_CTRL_0_USB_WAKEUP_INT_STS_SET                  _MK_ENUM_CONST(1)


// Register USB1_IF_USB_PHY_VBUS_SENSORS_0  
#define USB1_IF_USB_PHY_VBUS_SENSORS_0                  _MK_ADDR_CONST(0x404)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_SECURE                   0x0
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_WORD_COUNT                       0x1
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_RESET_MASK                       _MK_MASK_CONST(0x7f7f7f7f)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_READ_MASK                        _MK_MASK_CONST(0x7f7f7f7f)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_WRITE_MASK                       _MK_MASK_CONST(0x79797979)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_WAKEUP_EN_SHIFT                       _MK_SHIFT_CONST(30)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_WAKEUP_EN_FIELD                       _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_WAKEUP_EN_SHIFT)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_WAKEUP_EN_RANGE                       30:30
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_WAKEUP_EN_WOFFSET                     0x0
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_WAKEUP_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_WAKEUP_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_WAKEUP_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_WAKEUP_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_WAKEUP_EN_DISABLE                     _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_WAKEUP_EN_ENABLE                      _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_DEB_SEL_B_SHIFT                       _MK_SHIFT_CONST(29)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_DEB_SEL_B_FIELD                       _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_DEB_SEL_B_SHIFT)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_DEB_SEL_B_RANGE                       29:29
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_DEB_SEL_B_WOFFSET                     0x0
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_DEB_SEL_B_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_DEB_SEL_B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_DEB_SEL_B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_DEB_SEL_B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_DEB_SEL_B_SEL_A                       _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_DEB_SEL_B_SEL_B                       _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_SW_VALUE_SHIFT                        _MK_SHIFT_CONST(28)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_SW_VALUE_FIELD                        _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_SW_VALUE_SHIFT)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_SW_VALUE_RANGE                        28:28
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_SW_VALUE_WOFFSET                      0x0
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_SW_VALUE_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_SW_VALUE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_SW_VALUE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_SW_VALUE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_SW_VALUE_UNSET                        _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_SW_VALUE_SET                  _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_SW_EN_SHIFT                   _MK_SHIFT_CONST(27)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_SW_EN_FIELD                   _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_SW_EN_SHIFT)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_SW_EN_RANGE                   27:27
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_SW_EN_WOFFSET                 0x0
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_SW_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_SW_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_SW_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_SW_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_SW_EN_DISABLE                 _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_SW_EN_ENABLE                  _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_STS_SHIFT                     _MK_SHIFT_CONST(26)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_STS_FIELD                     _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_STS_SHIFT)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_STS_RANGE                     26:26
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_STS_WOFFSET                   0x0
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_STS_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_STS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_STS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_STS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_STS_UNSET                     _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_STS_SET                       _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_CHG_DET_SHIFT                 _MK_SHIFT_CONST(25)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_CHG_DET_FIELD                 _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_CHG_DET_SHIFT)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_CHG_DET_RANGE                 25:25
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_CHG_DET_WOFFSET                       0x0
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_CHG_DET_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_CHG_DET_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_CHG_DET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_CHG_DET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_CHG_DET_UNSET                 _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_CHG_DET_SET                   _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_INT_EN_SHIFT                  _MK_SHIFT_CONST(24)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_INT_EN_FIELD                  _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_INT_EN_SHIFT)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_INT_EN_RANGE                  24:24
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_INT_EN_WOFFSET                        0x0
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_INT_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_INT_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_INT_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_INT_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_INT_EN_DISABLE                        _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_INT_EN_ENABLE                 _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_WAKEUP_EN_SHIFT                       _MK_SHIFT_CONST(22)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_WAKEUP_EN_FIELD                       _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_WAKEUP_EN_SHIFT)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_WAKEUP_EN_RANGE                       22:22
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_WAKEUP_EN_WOFFSET                     0x0
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_WAKEUP_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_WAKEUP_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_WAKEUP_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_WAKEUP_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_WAKEUP_EN_DISABLE                     _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_WAKEUP_EN_ENABLE                      _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_DEB_SEL_B_SHIFT                       _MK_SHIFT_CONST(21)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_DEB_SEL_B_FIELD                       _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_DEB_SEL_B_SHIFT)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_DEB_SEL_B_RANGE                       21:21
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_DEB_SEL_B_WOFFSET                     0x0
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_DEB_SEL_B_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_DEB_SEL_B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_DEB_SEL_B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_DEB_SEL_B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_DEB_SEL_B_SEL_A                       _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_DEB_SEL_B_SEL_B                       _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_SW_VALUE_SHIFT                        _MK_SHIFT_CONST(20)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_SW_VALUE_FIELD                        _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_SW_VALUE_SHIFT)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_SW_VALUE_RANGE                        20:20
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_SW_VALUE_WOFFSET                      0x0
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_SW_VALUE_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_SW_VALUE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_SW_VALUE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_SW_VALUE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_SW_VALUE_UNSET                        _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_SW_VALUE_SET                  _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_SW_EN_SHIFT                   _MK_SHIFT_CONST(19)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_SW_EN_FIELD                   _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_SW_EN_SHIFT)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_SW_EN_RANGE                   19:19
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_SW_EN_WOFFSET                 0x0
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_SW_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_SW_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_SW_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_SW_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_SW_EN_DISABLE                 _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_SW_EN_ENABLE                  _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_STS_SHIFT                     _MK_SHIFT_CONST(18)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_STS_FIELD                     _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_STS_SHIFT)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_STS_RANGE                     18:18
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_STS_WOFFSET                   0x0
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_STS_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_STS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_STS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_STS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_STS_UNSET                     _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_STS_SET                       _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_CHG_DET_SHIFT                 _MK_SHIFT_CONST(17)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_CHG_DET_FIELD                 _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_CHG_DET_SHIFT)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_CHG_DET_RANGE                 17:17
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_CHG_DET_WOFFSET                       0x0
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_CHG_DET_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_CHG_DET_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_CHG_DET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_CHG_DET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_CHG_DET_UNSET                 _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_CHG_DET_SET                   _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_INT_EN_SHIFT                  _MK_SHIFT_CONST(16)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_INT_EN_FIELD                  _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_INT_EN_SHIFT)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_INT_EN_RANGE                  16:16
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_INT_EN_WOFFSET                        0x0
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_INT_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_INT_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_INT_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_INT_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_INT_EN_DISABLE                        _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_INT_EN_ENABLE                 _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_WAKEUP_EN_SHIFT                       _MK_SHIFT_CONST(14)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_WAKEUP_EN_FIELD                       _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_WAKEUP_EN_SHIFT)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_WAKEUP_EN_RANGE                       14:14
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_WAKEUP_EN_WOFFSET                     0x0
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_WAKEUP_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_WAKEUP_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_WAKEUP_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_WAKEUP_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_WAKEUP_EN_DISABLE                     _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_WAKEUP_EN_ENABLE                      _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_DEB_SEL_B_SHIFT                       _MK_SHIFT_CONST(13)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_DEB_SEL_B_FIELD                       _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_DEB_SEL_B_SHIFT)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_DEB_SEL_B_RANGE                       13:13
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_DEB_SEL_B_WOFFSET                     0x0
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_DEB_SEL_B_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_DEB_SEL_B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_DEB_SEL_B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_DEB_SEL_B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_DEB_SEL_B_SEL_A                       _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_DEB_SEL_B_SEL_B                       _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_SW_VALUE_SHIFT                        _MK_SHIFT_CONST(12)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_SW_VALUE_FIELD                        _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_SW_VALUE_SHIFT)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_SW_VALUE_RANGE                        12:12
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_SW_VALUE_WOFFSET                      0x0
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_SW_VALUE_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_SW_VALUE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_SW_VALUE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_SW_VALUE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_SW_VALUE_UNSET                        _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_SW_VALUE_SET                  _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_SW_EN_SHIFT                   _MK_SHIFT_CONST(11)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_SW_EN_FIELD                   _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_SW_EN_SHIFT)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_SW_EN_RANGE                   11:11
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_SW_EN_WOFFSET                 0x0
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_SW_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_SW_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_SW_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_SW_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_SW_EN_DISABLE                 _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_SW_EN_ENABLE                  _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_STS_SHIFT                     _MK_SHIFT_CONST(10)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_STS_FIELD                     _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_STS_SHIFT)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_STS_RANGE                     10:10
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_STS_WOFFSET                   0x0
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_STS_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_STS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_STS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_STS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_STS_UNSET                     _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_STS_SET                       _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_CHG_DET_SHIFT                 _MK_SHIFT_CONST(9)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_CHG_DET_FIELD                 _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_CHG_DET_SHIFT)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_CHG_DET_RANGE                 9:9
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_CHG_DET_WOFFSET                       0x0
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_CHG_DET_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_CHG_DET_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_CHG_DET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_CHG_DET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_CHG_DET_UNSET                 _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_CHG_DET_SET                   _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_INT_EN_SHIFT                  _MK_SHIFT_CONST(8)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_INT_EN_FIELD                  _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_INT_EN_SHIFT)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_INT_EN_RANGE                  8:8
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_INT_EN_WOFFSET                        0x0
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_INT_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_INT_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_INT_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_INT_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_INT_EN_DISABLE                        _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_INT_EN_ENABLE                 _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_WAKEUP_EN_SHIFT                       _MK_SHIFT_CONST(6)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_WAKEUP_EN_FIELD                       _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_WAKEUP_EN_SHIFT)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_WAKEUP_EN_RANGE                       6:6
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_WAKEUP_EN_WOFFSET                     0x0
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_WAKEUP_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_WAKEUP_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_WAKEUP_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_WAKEUP_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_WAKEUP_EN_DISABLE                     _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_WAKEUP_EN_ENABLE                      _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_DEB_SEL_B_SHIFT                       _MK_SHIFT_CONST(5)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_DEB_SEL_B_FIELD                       _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_DEB_SEL_B_SHIFT)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_DEB_SEL_B_RANGE                       5:5
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_DEB_SEL_B_WOFFSET                     0x0
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_DEB_SEL_B_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_DEB_SEL_B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_DEB_SEL_B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_DEB_SEL_B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_DEB_SEL_B_SEL_A                       _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_DEB_SEL_B_SEL_B                       _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_SW_VALUE_SHIFT                        _MK_SHIFT_CONST(4)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_SW_VALUE_FIELD                        _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_SW_VALUE_SHIFT)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_SW_VALUE_RANGE                        4:4
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_SW_VALUE_WOFFSET                      0x0
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_SW_VALUE_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_SW_VALUE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_SW_VALUE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_SW_VALUE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_SW_VALUE_UNSET                        _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_SW_VALUE_SET                  _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_SW_EN_SHIFT                   _MK_SHIFT_CONST(3)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_SW_EN_FIELD                   _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_SW_EN_SHIFT)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_SW_EN_RANGE                   3:3
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_SW_EN_WOFFSET                 0x0
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_SW_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_SW_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_SW_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_SW_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_SW_EN_DISABLE                 _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_SW_EN_ENABLE                  _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_STS_SHIFT                     _MK_SHIFT_CONST(2)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_STS_FIELD                     _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_STS_SHIFT)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_STS_RANGE                     2:2
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_STS_WOFFSET                   0x0
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_STS_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_STS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_STS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_STS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_STS_UNSET                     _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_STS_SET                       _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_CHG_DET_SHIFT                 _MK_SHIFT_CONST(1)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_CHG_DET_FIELD                 _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_CHG_DET_SHIFT)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_CHG_DET_RANGE                 1:1
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_CHG_DET_WOFFSET                       0x0
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_CHG_DET_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_CHG_DET_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_CHG_DET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_CHG_DET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_CHG_DET_UNSET                 _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_CHG_DET_SET                   _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_INT_EN_SHIFT                  _MK_SHIFT_CONST(0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_INT_EN_FIELD                  _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_INT_EN_SHIFT)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_INT_EN_RANGE                  0:0
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_INT_EN_WOFFSET                        0x0
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_INT_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_INT_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_INT_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_INT_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_INT_EN_DISABLE                        _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_INT_EN_ENABLE                 _MK_ENUM_CONST(1)


// Register USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0  
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0                        _MK_ADDR_CONST(0x408)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_SECURE                         0x0
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_WORD_COUNT                     0x1
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_RESET_VAL                      _MK_MASK_CONST(0x40)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_RESET_MASK                     _MK_MASK_CONST(0x7f3f3fff)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_READ_MASK                      _MK_MASK_CONST(0x7f3f3fff)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_WRITE_MASK                     _MK_MASK_CONST(0x79393979)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_DEB_SEL_B_SHIFT                       _MK_SHIFT_CONST(29)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_DEB_SEL_B_FIELD                       _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_DEB_SEL_B_SHIFT)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_DEB_SEL_B_RANGE                       29:29
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_DEB_SEL_B_WOFFSET                     0x0
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_DEB_SEL_B_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_DEB_SEL_B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_DEB_SEL_B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_DEB_SEL_B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_DEB_SEL_B_SEL_A                       _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_DEB_SEL_B_SEL_B                       _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_SW_VALUE_SHIFT                        _MK_SHIFT_CONST(28)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_SW_VALUE_FIELD                        _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_SW_VALUE_SHIFT)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_SW_VALUE_RANGE                        28:28
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_SW_VALUE_WOFFSET                      0x0
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_SW_VALUE_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_SW_VALUE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_SW_VALUE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_SW_VALUE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_SW_VALUE_UNSET                        _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_SW_VALUE_SET                  _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_SW_EN_SHIFT                   _MK_SHIFT_CONST(27)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_SW_EN_FIELD                   _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_SW_EN_SHIFT)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_SW_EN_RANGE                   27:27
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_SW_EN_WOFFSET                 0x0
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_SW_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_SW_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_SW_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_SW_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_SW_EN_DISABLE                 _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_SW_EN_ENABLE                  _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_STS_SHIFT                     _MK_SHIFT_CONST(26)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_STS_FIELD                     _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_STS_SHIFT)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_STS_RANGE                     26:26
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_STS_WOFFSET                   0x0
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_STS_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_STS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_STS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_STS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_STS_UNSET                     _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_STS_SET                       _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_CHG_DET_SHIFT                 _MK_SHIFT_CONST(25)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_CHG_DET_FIELD                 _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_CHG_DET_SHIFT)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_CHG_DET_RANGE                 25:25
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_CHG_DET_WOFFSET                       0x0
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_CHG_DET_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_CHG_DET_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_CHG_DET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_CHG_DET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_CHG_DET_UNSET                 _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_CHG_DET_SET                   _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_INT_EN_SHIFT                  _MK_SHIFT_CONST(24)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_INT_EN_FIELD                  _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_INT_EN_SHIFT)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_INT_EN_RANGE                  24:24
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_INT_EN_WOFFSET                        0x0
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_INT_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_INT_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_INT_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_INT_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_INT_EN_DISABLE                        _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_INT_EN_ENABLE                 _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_DEB_SEL_B_SHIFT                       _MK_SHIFT_CONST(21)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_DEB_SEL_B_FIELD                       _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_DEB_SEL_B_SHIFT)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_DEB_SEL_B_RANGE                       21:21
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_DEB_SEL_B_WOFFSET                     0x0
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_DEB_SEL_B_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_DEB_SEL_B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_DEB_SEL_B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_DEB_SEL_B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_DEB_SEL_B_SEL_A                       _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_DEB_SEL_B_SEL_B                       _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_SW_VALUE_SHIFT                        _MK_SHIFT_CONST(20)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_SW_VALUE_FIELD                        _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_SW_VALUE_SHIFT)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_SW_VALUE_RANGE                        20:20
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_SW_VALUE_WOFFSET                      0x0
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_SW_VALUE_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_SW_VALUE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_SW_VALUE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_SW_VALUE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_SW_VALUE_UNSET                        _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_SW_VALUE_SET                  _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_SW_EN_SHIFT                   _MK_SHIFT_CONST(19)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_SW_EN_FIELD                   _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_SW_EN_SHIFT)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_SW_EN_RANGE                   19:19
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_SW_EN_WOFFSET                 0x0
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_SW_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_SW_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_SW_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_SW_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_SW_EN_DISABLE                 _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_SW_EN_ENABLE                  _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_STS_SHIFT                     _MK_SHIFT_CONST(18)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_STS_FIELD                     _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_STS_SHIFT)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_STS_RANGE                     18:18
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_STS_WOFFSET                   0x0
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_STS_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_STS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_STS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_STS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_STS_UNSET                     _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_STS_SET                       _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_CHG_DET_SHIFT                 _MK_SHIFT_CONST(17)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_CHG_DET_FIELD                 _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_CHG_DET_SHIFT)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_CHG_DET_RANGE                 17:17
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_CHG_DET_WOFFSET                       0x0
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_CHG_DET_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_CHG_DET_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_CHG_DET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_CHG_DET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_CHG_DET_UNSET                 _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_CHG_DET_SET                   _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_INT_EN_SHIFT                  _MK_SHIFT_CONST(16)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_INT_EN_FIELD                  _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_INT_EN_SHIFT)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_INT_EN_RANGE                  16:16
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_INT_EN_WOFFSET                        0x0
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_INT_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_INT_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_INT_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_INT_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_INT_EN_DISABLE                        _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_INT_EN_ENABLE                 _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_WAKEUP_EN_SHIFT                    _MK_SHIFT_CONST(30)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_WAKEUP_EN_FIELD                    _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_WAKEUP_EN_SHIFT)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_WAKEUP_EN_RANGE                    30:30
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_WAKEUP_EN_WOFFSET                  0x0
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_WAKEUP_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_WAKEUP_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_WAKEUP_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_WAKEUP_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_WAKEUP_EN_DISABLE                  _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_WAKEUP_EN_ENABLE                   _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_DEB_SEL_B_SHIFT                    _MK_SHIFT_CONST(13)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_DEB_SEL_B_FIELD                    _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_DEB_SEL_B_SHIFT)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_DEB_SEL_B_RANGE                    13:13
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_DEB_SEL_B_WOFFSET                  0x0
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_DEB_SEL_B_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_DEB_SEL_B_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_DEB_SEL_B_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_DEB_SEL_B_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_DEB_SEL_B_SEL_A                    _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_DEB_SEL_B_SEL_B                    _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_SW_VALUE_SHIFT                     _MK_SHIFT_CONST(12)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_SW_VALUE_FIELD                     _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_SW_VALUE_SHIFT)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_SW_VALUE_RANGE                     12:12
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_SW_VALUE_WOFFSET                   0x0
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_SW_VALUE_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_SW_VALUE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_SW_VALUE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_SW_VALUE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_SW_VALUE_UNSET                     _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_SW_VALUE_SET                       _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_SW_EN_SHIFT                        _MK_SHIFT_CONST(11)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_SW_EN_FIELD                        _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_SW_EN_SHIFT)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_SW_EN_RANGE                        11:11
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_SW_EN_WOFFSET                      0x0
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_SW_EN_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_SW_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_SW_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_SW_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_SW_EN_DISABLE                      _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_SW_EN_ENABLE                       _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_STS_SHIFT                  _MK_SHIFT_CONST(10)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_STS_FIELD                  _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_STS_SHIFT)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_STS_RANGE                  10:10
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_STS_WOFFSET                        0x0
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_STS_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_STS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_STS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_STS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_STS_UNSET                  _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_STS_SET                    _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_CHG_DET_SHIFT                      _MK_SHIFT_CONST(9)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_CHG_DET_FIELD                      _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_CHG_DET_SHIFT)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_CHG_DET_RANGE                      9:9
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_CHG_DET_WOFFSET                    0x0
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_CHG_DET_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_CHG_DET_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_CHG_DET_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_CHG_DET_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_CHG_DET_UNSET                      _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_CHG_DET_SET                        _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_INT_EN_SHIFT                       _MK_SHIFT_CONST(8)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_INT_EN_FIELD                       _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_INT_EN_SHIFT)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_INT_EN_RANGE                       8:8
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_INT_EN_WOFFSET                     0x0
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_INT_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_INT_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_INT_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_INT_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_INT_EN_DISABLE                     _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_INT_EN_ENABLE                      _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_STATIC_GPI_SHIFT                       _MK_SHIFT_CONST(7)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_STATIC_GPI_FIELD                       _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_STATIC_GPI_SHIFT)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_STATIC_GPI_RANGE                       7:7
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_STATIC_GPI_WOFFSET                     0x0
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_STATIC_GPI_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_STATIC_GPI_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_STATIC_GPI_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_STATIC_GPI_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_STATIC_GPI_UNSET                       _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_STATIC_GPI_SET                 _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_PU_SHIFT                    _MK_SHIFT_CONST(6)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_PU_FIELD                    _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_PU_SHIFT)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_PU_RANGE                    6:6
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_PU_WOFFSET                  0x0
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_PU_DEFAULT                  _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_PU_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_PU_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_PU_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_PU_DISABLE                  _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_PU_ENABLE                   _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_DEB_SEL_B_SHIFT                     _MK_SHIFT_CONST(5)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_DEB_SEL_B_FIELD                     _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_DEB_SEL_B_SHIFT)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_DEB_SEL_B_RANGE                     5:5
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_DEB_SEL_B_WOFFSET                   0x0
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_DEB_SEL_B_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_DEB_SEL_B_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_DEB_SEL_B_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_DEB_SEL_B_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_DEB_SEL_B_SEL_A                     _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_DEB_SEL_B_SEL_B                     _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_SW_VALUE_SHIFT                      _MK_SHIFT_CONST(4)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_SW_VALUE_FIELD                      _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_SW_VALUE_SHIFT)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_SW_VALUE_RANGE                      4:4
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_SW_VALUE_WOFFSET                    0x0
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_SW_VALUE_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_SW_VALUE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_SW_VALUE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_SW_VALUE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_SW_VALUE_UNSET                      _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_SW_VALUE_SET                        _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_SW_EN_SHIFT                 _MK_SHIFT_CONST(3)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_SW_EN_FIELD                 _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_SW_EN_SHIFT)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_SW_EN_RANGE                 3:3
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_SW_EN_WOFFSET                       0x0
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_SW_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_SW_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_SW_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_SW_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_SW_EN_DISABLE                       _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_SW_EN_ENABLE                        _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_STS_SHIFT                   _MK_SHIFT_CONST(2)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_STS_FIELD                   _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_STS_SHIFT)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_STS_RANGE                   2:2
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_STS_WOFFSET                 0x0
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_STS_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_STS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_STS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_STS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_STS_UNSET                   _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_STS_SET                     _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_CHG_DET_SHIFT                       _MK_SHIFT_CONST(1)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_CHG_DET_FIELD                       _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_CHG_DET_SHIFT)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_CHG_DET_RANGE                       1:1
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_CHG_DET_WOFFSET                     0x0
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_CHG_DET_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_CHG_DET_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_CHG_DET_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_CHG_DET_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_CHG_DET_UNSET                       _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_CHG_DET_SET                 _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_INT_EN_SHIFT                        _MK_SHIFT_CONST(0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_INT_EN_FIELD                        _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_INT_EN_SHIFT)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_INT_EN_RANGE                        0:0
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_INT_EN_WOFFSET                      0x0
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_INT_EN_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_INT_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_INT_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_INT_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_INT_EN_DISABLE                      _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_INT_EN_ENABLE                       _MK_ENUM_CONST(1)


// Register USB1_IF_USB_PHY_ALT_VBUS_STS_0  
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0                  _MK_ADDR_CONST(0x40c)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_SECURE                   0x0
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_WORD_COUNT                       0x1
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_RESET_MASK                       _MK_MASK_CONST(0x1ff)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_READ_MASK                        _MK_MASK_CONST(0x1ff)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_VDCD_DET_ALT_SHIFT                       _MK_SHIFT_CONST(8)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_VDCD_DET_ALT_FIELD                       _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_ALT_VBUS_STS_0_VDCD_DET_ALT_SHIFT)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_VDCD_DET_ALT_RANGE                       8:8
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_VDCD_DET_ALT_WOFFSET                     0x0
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_VDCD_DET_ALT_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_VDCD_DET_ALT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_VDCD_DET_ALT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_VDCD_DET_ALT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_VDCD_DET_ALT_UNSET                       _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_VDCD_DET_ALT_SET                 _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_VDAT_DET_ALT_SHIFT                       _MK_SHIFT_CONST(7)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_VDAT_DET_ALT_FIELD                       _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_ALT_VBUS_STS_0_VDAT_DET_ALT_SHIFT)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_VDAT_DET_ALT_RANGE                       7:7
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_VDAT_DET_ALT_WOFFSET                     0x0
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_VDAT_DET_ALT_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_VDAT_DET_ALT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_VDAT_DET_ALT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_VDAT_DET_ALT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_VDAT_DET_ALT_UNSET                       _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_VDAT_DET_ALT_SET                 _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_A_SESS_VLD_ALT_SHIFT                     _MK_SHIFT_CONST(6)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_A_SESS_VLD_ALT_FIELD                     _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_ALT_VBUS_STS_0_A_SESS_VLD_ALT_SHIFT)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_A_SESS_VLD_ALT_RANGE                     6:6
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_A_SESS_VLD_ALT_WOFFSET                   0x0
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_A_SESS_VLD_ALT_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_A_SESS_VLD_ALT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_A_SESS_VLD_ALT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_A_SESS_VLD_ALT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_A_SESS_VLD_ALT_UNSET                     _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_A_SESS_VLD_ALT_SET                       _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_B_SESS_VLD_ALT_SHIFT                     _MK_SHIFT_CONST(5)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_B_SESS_VLD_ALT_FIELD                     _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_ALT_VBUS_STS_0_B_SESS_VLD_ALT_SHIFT)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_B_SESS_VLD_ALT_RANGE                     5:5
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_B_SESS_VLD_ALT_WOFFSET                   0x0
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_B_SESS_VLD_ALT_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_B_SESS_VLD_ALT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_B_SESS_VLD_ALT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_B_SESS_VLD_ALT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_B_SESS_VLD_ALT_UNSET                     _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_B_SESS_VLD_ALT_SET                       _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_ID_DIG_ALT_SHIFT                 _MK_SHIFT_CONST(4)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_ID_DIG_ALT_FIELD                 _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_ALT_VBUS_STS_0_ID_DIG_ALT_SHIFT)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_ID_DIG_ALT_RANGE                 4:4
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_ID_DIG_ALT_WOFFSET                       0x0
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_ID_DIG_ALT_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_ID_DIG_ALT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_ID_DIG_ALT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_ID_DIG_ALT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_ID_DIG_ALT_UNSET                 _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_ID_DIG_ALT_SET                   _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_B_SESS_END_ALT_SHIFT                     _MK_SHIFT_CONST(3)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_B_SESS_END_ALT_FIELD                     _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_ALT_VBUS_STS_0_B_SESS_END_ALT_SHIFT)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_B_SESS_END_ALT_RANGE                     3:3
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_B_SESS_END_ALT_WOFFSET                   0x0
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_B_SESS_END_ALT_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_B_SESS_END_ALT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_B_SESS_END_ALT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_B_SESS_END_ALT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_B_SESS_END_ALT_UNSET                     _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_B_SESS_END_ALT_SET                       _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_STATIC_GPI_ALT_SHIFT                     _MK_SHIFT_CONST(2)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_STATIC_GPI_ALT_FIELD                     _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_ALT_VBUS_STS_0_STATIC_GPI_ALT_SHIFT)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_STATIC_GPI_ALT_RANGE                     2:2
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_STATIC_GPI_ALT_WOFFSET                   0x0
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_STATIC_GPI_ALT_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_STATIC_GPI_ALT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_STATIC_GPI_ALT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_STATIC_GPI_ALT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_STATIC_GPI_ALT_UNSET                     _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_STATIC_GPI_ALT_SET                       _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_A_VBUS_VLD_ALT_SHIFT                     _MK_SHIFT_CONST(1)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_A_VBUS_VLD_ALT_FIELD                     _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_ALT_VBUS_STS_0_A_VBUS_VLD_ALT_SHIFT)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_A_VBUS_VLD_ALT_RANGE                     1:1
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_A_VBUS_VLD_ALT_WOFFSET                   0x0
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_A_VBUS_VLD_ALT_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_A_VBUS_VLD_ALT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_A_VBUS_VLD_ALT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_A_VBUS_VLD_ALT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_A_VBUS_VLD_ALT_UNSET                     _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_A_VBUS_VLD_ALT_SET                       _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_VBUS_WAKEUP_ALT_SHIFT                    _MK_SHIFT_CONST(0)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_VBUS_WAKEUP_ALT_FIELD                    _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_ALT_VBUS_STS_0_VBUS_WAKEUP_ALT_SHIFT)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_VBUS_WAKEUP_ALT_RANGE                    0:0
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_VBUS_WAKEUP_ALT_WOFFSET                  0x0
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_VBUS_WAKEUP_ALT_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_VBUS_WAKEUP_ALT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_VBUS_WAKEUP_ALT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_VBUS_WAKEUP_ALT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_VBUS_WAKEUP_ALT_UNSET                    _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_ALT_VBUS_STS_0_VBUS_WAKEUP_ALT_SET                      _MK_ENUM_CONST(1)


// Register USB1_IF_USB1_LEGACY_CTRL_0  
#define USB1_IF_USB1_LEGACY_CTRL_0                      _MK_ADDR_CONST(0x410)
#define USB1_IF_USB1_LEGACY_CTRL_0_SECURE                       0x0
#define USB1_IF_USB1_LEGACY_CTRL_0_WORD_COUNT                   0x1
#define USB1_IF_USB1_LEGACY_CTRL_0_RESET_VAL                    _MK_MASK_CONST(0x1)
#define USB1_IF_USB1_LEGACY_CTRL_0_RESET_MASK                   _MK_MASK_CONST(0x7)
#define USB1_IF_USB1_LEGACY_CTRL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB1_IF_USB1_LEGACY_CTRL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB1_IF_USB1_LEGACY_CTRL_0_READ_MASK                    _MK_MASK_CONST(0x7)
#define USB1_IF_USB1_LEGACY_CTRL_0_WRITE_MASK                   _MK_MASK_CONST(0x6)
#define USB1_IF_USB1_LEGACY_CTRL_0_USB1_VBUS_SENSE_CTL_SHIFT                    _MK_SHIFT_CONST(1)
#define USB1_IF_USB1_LEGACY_CTRL_0_USB1_VBUS_SENSE_CTL_FIELD                    _MK_FIELD_CONST(0x3, USB1_IF_USB1_LEGACY_CTRL_0_USB1_VBUS_SENSE_CTL_SHIFT)
#define USB1_IF_USB1_LEGACY_CTRL_0_USB1_VBUS_SENSE_CTL_RANGE                    2:1
#define USB1_IF_USB1_LEGACY_CTRL_0_USB1_VBUS_SENSE_CTL_WOFFSET                  0x0
#define USB1_IF_USB1_LEGACY_CTRL_0_USB1_VBUS_SENSE_CTL_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB1_IF_USB1_LEGACY_CTRL_0_USB1_VBUS_SENSE_CTL_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define USB1_IF_USB1_LEGACY_CTRL_0_USB1_VBUS_SENSE_CTL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB1_IF_USB1_LEGACY_CTRL_0_USB1_VBUS_SENSE_CTL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB1_IF_USB1_LEGACY_CTRL_0_USB1_VBUS_SENSE_CTL_VBUS_WAKEUP                      _MK_ENUM_CONST(0)
#define USB1_IF_USB1_LEGACY_CTRL_0_USB1_VBUS_SENSE_CTL_AB_SESS_VLD_OR_VBUS_WAKEUP                       _MK_ENUM_CONST(1)
#define USB1_IF_USB1_LEGACY_CTRL_0_USB1_VBUS_SENSE_CTL_AB_SESS_VLD                      _MK_ENUM_CONST(2)
#define USB1_IF_USB1_LEGACY_CTRL_0_USB1_VBUS_SENSE_CTL_A_SESS_VLD                       _MK_ENUM_CONST(3)

#define USB1_IF_USB1_LEGACY_CTRL_0_USB1_NO_LEGACY_MODE_SHIFT                    _MK_SHIFT_CONST(0)
#define USB1_IF_USB1_LEGACY_CTRL_0_USB1_NO_LEGACY_MODE_FIELD                    _MK_FIELD_CONST(0x1, USB1_IF_USB1_LEGACY_CTRL_0_USB1_NO_LEGACY_MODE_SHIFT)
#define USB1_IF_USB1_LEGACY_CTRL_0_USB1_NO_LEGACY_MODE_RANGE                    0:0
#define USB1_IF_USB1_LEGACY_CTRL_0_USB1_NO_LEGACY_MODE_WOFFSET                  0x0
#define USB1_IF_USB1_LEGACY_CTRL_0_USB1_NO_LEGACY_MODE_DEFAULT                  _MK_MASK_CONST(0x1)
#define USB1_IF_USB1_LEGACY_CTRL_0_USB1_NO_LEGACY_MODE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB1_IF_USB1_LEGACY_CTRL_0_USB1_NO_LEGACY_MODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB1_IF_USB1_LEGACY_CTRL_0_USB1_NO_LEGACY_MODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB1_IF_USB1_LEGACY_CTRL_0_USB1_NO_LEGACY_MODE_LEGACY                   _MK_ENUM_CONST(0)
#define USB1_IF_USB1_LEGACY_CTRL_0_USB1_NO_LEGACY_MODE_NEW                      _MK_ENUM_CONST(1)


// Reserved address 1044 [0x414] 

// Reserved address 1048 [0x418] 

// Reserved address 1052 [0x41c] 

// Register USB1_IF_USB_INTER_PKT_DELAY_CTRL_0  
#define USB1_IF_USB_INTER_PKT_DELAY_CTRL_0                      _MK_ADDR_CONST(0x420)
#define USB1_IF_USB_INTER_PKT_DELAY_CTRL_0_SECURE                       0x0
#define USB1_IF_USB_INTER_PKT_DELAY_CTRL_0_WORD_COUNT                   0x1
#define USB1_IF_USB_INTER_PKT_DELAY_CTRL_0_RESET_VAL                    _MK_MASK_CONST(0x12)
#define USB1_IF_USB_INTER_PKT_DELAY_CTRL_0_RESET_MASK                   _MK_MASK_CONST(0x3f)
#define USB1_IF_USB_INTER_PKT_DELAY_CTRL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB1_IF_USB_INTER_PKT_DELAY_CTRL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB1_IF_USB_INTER_PKT_DELAY_CTRL_0_READ_MASK                    _MK_MASK_CONST(0x3f)
#define USB1_IF_USB_INTER_PKT_DELAY_CTRL_0_WRITE_MASK                   _MK_MASK_CONST(0x3f)
#define USB1_IF_USB_INTER_PKT_DELAY_CTRL_0_IP_DELAY_TX2TX_HS_SHIFT                      _MK_SHIFT_CONST(0)
#define USB1_IF_USB_INTER_PKT_DELAY_CTRL_0_IP_DELAY_TX2TX_HS_FIELD                      _MK_FIELD_CONST(0x3f, USB1_IF_USB_INTER_PKT_DELAY_CTRL_0_IP_DELAY_TX2TX_HS_SHIFT)
#define USB1_IF_USB_INTER_PKT_DELAY_CTRL_0_IP_DELAY_TX2TX_HS_RANGE                      5:0
#define USB1_IF_USB_INTER_PKT_DELAY_CTRL_0_IP_DELAY_TX2TX_HS_WOFFSET                    0x0
#define USB1_IF_USB_INTER_PKT_DELAY_CTRL_0_IP_DELAY_TX2TX_HS_DEFAULT                    _MK_MASK_CONST(0x12)
#define USB1_IF_USB_INTER_PKT_DELAY_CTRL_0_IP_DELAY_TX2TX_HS_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define USB1_IF_USB_INTER_PKT_DELAY_CTRL_0_IP_DELAY_TX2TX_HS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB1_IF_USB_INTER_PKT_DELAY_CTRL_0_IP_DELAY_TX2TX_HS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Reserved address 1060 [0x424] 

// Reserved address 1064 [0x428] 

// Register USB1_IF_USB_DEBUG_0  
#define USB1_IF_USB_DEBUG_0                     _MK_ADDR_CONST(0x480)
#define USB1_IF_USB_DEBUG_0_SECURE                      0x0
#define USB1_IF_USB_DEBUG_0_WORD_COUNT                  0x1
#define USB1_IF_USB_DEBUG_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define USB1_IF_USB_DEBUG_0_RESET_MASK                  _MK_MASK_CONST(0x60)
#define USB1_IF_USB_DEBUG_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB1_IF_USB_DEBUG_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB1_IF_USB_DEBUG_0_READ_MASK                   _MK_MASK_CONST(0x60)
#define USB1_IF_USB_DEBUG_0_WRITE_MASK                  _MK_MASK_CONST(0x60)
#define USB1_IF_USB_DEBUG_0_USB_BUF_LOW32BITS_SEL_SHIFT                 _MK_SHIFT_CONST(6)
#define USB1_IF_USB_DEBUG_0_USB_BUF_LOW32BITS_SEL_FIELD                 _MK_FIELD_CONST(0x1, USB1_IF_USB_DEBUG_0_USB_BUF_LOW32BITS_SEL_SHIFT)
#define USB1_IF_USB_DEBUG_0_USB_BUF_LOW32BITS_SEL_RANGE                 6:6
#define USB1_IF_USB_DEBUG_0_USB_BUF_LOW32BITS_SEL_WOFFSET                       0x0
#define USB1_IF_USB_DEBUG_0_USB_BUF_LOW32BITS_SEL_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB1_IF_USB_DEBUG_0_USB_BUF_LOW32BITS_SEL_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB1_IF_USB_DEBUG_0_USB_BUF_LOW32BITS_SEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB1_IF_USB_DEBUG_0_USB_BUF_LOW32BITS_SEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB1_IF_USB_DEBUG_0_USB_BUF_LOW32BITS_SEL_UPPER_BITS                    _MK_ENUM_CONST(0)
#define USB1_IF_USB_DEBUG_0_USB_BUF_LOW32BITS_SEL_LOWER_BITS                    _MK_ENUM_CONST(1)

#define USB1_IF_USB_DEBUG_0_USB_BUF_AHB_IF_SEL_SHIFT                    _MK_SHIFT_CONST(5)
#define USB1_IF_USB_DEBUG_0_USB_BUF_AHB_IF_SEL_FIELD                    _MK_FIELD_CONST(0x1, USB1_IF_USB_DEBUG_0_USB_BUF_AHB_IF_SEL_SHIFT)
#define USB1_IF_USB_DEBUG_0_USB_BUF_AHB_IF_SEL_RANGE                    5:5
#define USB1_IF_USB_DEBUG_0_USB_BUF_AHB_IF_SEL_WOFFSET                  0x0
#define USB1_IF_USB_DEBUG_0_USB_BUF_AHB_IF_SEL_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB1_IF_USB_DEBUG_0_USB_BUF_AHB_IF_SEL_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB1_IF_USB_DEBUG_0_USB_BUF_AHB_IF_SEL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB1_IF_USB_DEBUG_0_USB_BUF_AHB_IF_SEL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB1_IF_USB_DEBUG_0_USB_BUF_AHB_IF_SEL_DISABLE                  _MK_ENUM_CONST(0)
#define USB1_IF_USB_DEBUG_0_USB_BUF_AHB_IF_SEL_ENABLE                   _MK_ENUM_CONST(1)


// Register USB1_IF_USB_PHY_SELF_TEST_0  
#define USB1_IF_USB_PHY_SELF_TEST_0                     _MK_ADDR_CONST(0x484)
#define USB1_IF_USB_PHY_SELF_TEST_0_SECURE                      0x0
#define USB1_IF_USB_PHY_SELF_TEST_0_WORD_COUNT                  0x1
#define USB1_IF_USB_PHY_SELF_TEST_0_RESET_VAL                   _MK_MASK_CONST(0x10150008)
#define USB1_IF_USB_PHY_SELF_TEST_0_RESET_MASK                  _MK_MASK_CONST(0xfffff37f)
#define USB1_IF_USB_PHY_SELF_TEST_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_SELF_TEST_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_SELF_TEST_0_READ_MASK                   _MK_MASK_CONST(0xfffff37f)
#define USB1_IF_USB_PHY_SELF_TEST_0_WRITE_MASK                  _MK_MASK_CONST(0xffff7373)
#define USB1_IF_USB_PHY_SELF_TEST_0_TEST_PKT_CNT_SHIFT                  _MK_SHIFT_CONST(24)
#define USB1_IF_USB_PHY_SELF_TEST_0_TEST_PKT_CNT_FIELD                  _MK_FIELD_CONST(0xff, USB1_IF_USB_PHY_SELF_TEST_0_TEST_PKT_CNT_SHIFT)
#define USB1_IF_USB_PHY_SELF_TEST_0_TEST_PKT_CNT_RANGE                  31:24
#define USB1_IF_USB_PHY_SELF_TEST_0_TEST_PKT_CNT_WOFFSET                        0x0
#define USB1_IF_USB_PHY_SELF_TEST_0_TEST_PKT_CNT_DEFAULT                        _MK_MASK_CONST(0x10)
#define USB1_IF_USB_PHY_SELF_TEST_0_TEST_PKT_CNT_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define USB1_IF_USB_PHY_SELF_TEST_0_TEST_PKT_CNT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_SELF_TEST_0_TEST_PKT_CNT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB1_IF_USB_PHY_SELF_TEST_0_IPKT_DLY_SHIFT                      _MK_SHIFT_CONST(16)
#define USB1_IF_USB_PHY_SELF_TEST_0_IPKT_DLY_FIELD                      _MK_FIELD_CONST(0xff, USB1_IF_USB_PHY_SELF_TEST_0_IPKT_DLY_SHIFT)
#define USB1_IF_USB_PHY_SELF_TEST_0_IPKT_DLY_RANGE                      23:16
#define USB1_IF_USB_PHY_SELF_TEST_0_IPKT_DLY_WOFFSET                    0x0
#define USB1_IF_USB_PHY_SELF_TEST_0_IPKT_DLY_DEFAULT                    _MK_MASK_CONST(0x15)
#define USB1_IF_USB_PHY_SELF_TEST_0_IPKT_DLY_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define USB1_IF_USB_PHY_SELF_TEST_0_IPKT_DLY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_SELF_TEST_0_IPKT_DLY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB1_IF_USB_PHY_SELF_TEST_0_DISCON_SHIFT                        _MK_SHIFT_CONST(15)
#define USB1_IF_USB_PHY_SELF_TEST_0_DISCON_FIELD                        _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_SELF_TEST_0_DISCON_SHIFT)
#define USB1_IF_USB_PHY_SELF_TEST_0_DISCON_RANGE                        15:15
#define USB1_IF_USB_PHY_SELF_TEST_0_DISCON_WOFFSET                      0x0
#define USB1_IF_USB_PHY_SELF_TEST_0_DISCON_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_SELF_TEST_0_DISCON_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_SELF_TEST_0_DISCON_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_SELF_TEST_0_DISCON_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_SELF_TEST_0_DISCON_UNSET                        _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_SELF_TEST_0_DISCON_SET                  _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_SELF_TEST_0_SOF_EN_SHIFT                        _MK_SHIFT_CONST(14)
#define USB1_IF_USB_PHY_SELF_TEST_0_SOF_EN_FIELD                        _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_SELF_TEST_0_SOF_EN_SHIFT)
#define USB1_IF_USB_PHY_SELF_TEST_0_SOF_EN_RANGE                        14:14
#define USB1_IF_USB_PHY_SELF_TEST_0_SOF_EN_WOFFSET                      0x0
#define USB1_IF_USB_PHY_SELF_TEST_0_SOF_EN_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_SELF_TEST_0_SOF_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_SELF_TEST_0_SOF_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_SELF_TEST_0_SOF_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_SELF_TEST_0_SOF_EN_DISABLE                      _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_SELF_TEST_0_SOF_EN_ENABLE                       _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_SELF_TEST_0_DPPD_SHIFT                  _MK_SHIFT_CONST(13)
#define USB1_IF_USB_PHY_SELF_TEST_0_DPPD_FIELD                  _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_SELF_TEST_0_DPPD_SHIFT)
#define USB1_IF_USB_PHY_SELF_TEST_0_DPPD_RANGE                  13:13
#define USB1_IF_USB_PHY_SELF_TEST_0_DPPD_WOFFSET                        0x0
#define USB1_IF_USB_PHY_SELF_TEST_0_DPPD_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_SELF_TEST_0_DPPD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_SELF_TEST_0_DPPD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_SELF_TEST_0_DPPD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_SELF_TEST_0_DPPD_DISABLE                        _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_SELF_TEST_0_DPPD_ENABLE                 _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_SELF_TEST_0_DMPD_SHIFT                  _MK_SHIFT_CONST(12)
#define USB1_IF_USB_PHY_SELF_TEST_0_DMPD_FIELD                  _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_SELF_TEST_0_DMPD_SHIFT)
#define USB1_IF_USB_PHY_SELF_TEST_0_DMPD_RANGE                  12:12
#define USB1_IF_USB_PHY_SELF_TEST_0_DMPD_WOFFSET                        0x0
#define USB1_IF_USB_PHY_SELF_TEST_0_DMPD_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_SELF_TEST_0_DMPD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_SELF_TEST_0_DMPD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_SELF_TEST_0_DMPD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_SELF_TEST_0_DMPD_DISABLE                        _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_SELF_TEST_0_DMPD_ENABLE                 _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_SELF_TEST_0_OPMODE_SHIFT                        _MK_SHIFT_CONST(8)
#define USB1_IF_USB_PHY_SELF_TEST_0_OPMODE_FIELD                        _MK_FIELD_CONST(0x3, USB1_IF_USB_PHY_SELF_TEST_0_OPMODE_SHIFT)
#define USB1_IF_USB_PHY_SELF_TEST_0_OPMODE_RANGE                        9:8
#define USB1_IF_USB_PHY_SELF_TEST_0_OPMODE_WOFFSET                      0x0
#define USB1_IF_USB_PHY_SELF_TEST_0_OPMODE_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_SELF_TEST_0_OPMODE_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define USB1_IF_USB_PHY_SELF_TEST_0_OPMODE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_SELF_TEST_0_OPMODE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB1_IF_USB_PHY_SELF_TEST_0_TERM_SHIFT                  _MK_SHIFT_CONST(6)
#define USB1_IF_USB_PHY_SELF_TEST_0_TERM_FIELD                  _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_SELF_TEST_0_TERM_SHIFT)
#define USB1_IF_USB_PHY_SELF_TEST_0_TERM_RANGE                  6:6
#define USB1_IF_USB_PHY_SELF_TEST_0_TERM_WOFFSET                        0x0
#define USB1_IF_USB_PHY_SELF_TEST_0_TERM_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_SELF_TEST_0_TERM_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_SELF_TEST_0_TERM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_SELF_TEST_0_TERM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB1_IF_USB_PHY_SELF_TEST_0_XCVR_SHIFT                  _MK_SHIFT_CONST(4)
#define USB1_IF_USB_PHY_SELF_TEST_0_XCVR_FIELD                  _MK_FIELD_CONST(0x3, USB1_IF_USB_PHY_SELF_TEST_0_XCVR_SHIFT)
#define USB1_IF_USB_PHY_SELF_TEST_0_XCVR_RANGE                  5:4
#define USB1_IF_USB_PHY_SELF_TEST_0_XCVR_WOFFSET                        0x0
#define USB1_IF_USB_PHY_SELF_TEST_0_XCVR_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_SELF_TEST_0_XCVR_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define USB1_IF_USB_PHY_SELF_TEST_0_XCVR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_SELF_TEST_0_XCVR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB1_IF_USB_PHY_SELF_TEST_0_TSTPS_SHIFT                 _MK_SHIFT_CONST(3)
#define USB1_IF_USB_PHY_SELF_TEST_0_TSTPS_FIELD                 _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_SELF_TEST_0_TSTPS_SHIFT)
#define USB1_IF_USB_PHY_SELF_TEST_0_TSTPS_RANGE                 3:3
#define USB1_IF_USB_PHY_SELF_TEST_0_TSTPS_WOFFSET                       0x0
#define USB1_IF_USB_PHY_SELF_TEST_0_TSTPS_DEFAULT                       _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_SELF_TEST_0_TSTPS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_SELF_TEST_0_TSTPS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_SELF_TEST_0_TSTPS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_SELF_TEST_0_TSTPS_UNSET                 _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_SELF_TEST_0_TSTPS_SET                   _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_SELF_TEST_0_TSTEND_SHIFT                        _MK_SHIFT_CONST(2)
#define USB1_IF_USB_PHY_SELF_TEST_0_TSTEND_FIELD                        _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_SELF_TEST_0_TSTEND_SHIFT)
#define USB1_IF_USB_PHY_SELF_TEST_0_TSTEND_RANGE                        2:2
#define USB1_IF_USB_PHY_SELF_TEST_0_TSTEND_WOFFSET                      0x0
#define USB1_IF_USB_PHY_SELF_TEST_0_TSTEND_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_SELF_TEST_0_TSTEND_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_SELF_TEST_0_TSTEND_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_SELF_TEST_0_TSTEND_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_SELF_TEST_0_TSTEND_UNSET                        _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_SELF_TEST_0_TSTEND_SET                  _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_SELF_TEST_0_TSTON_SHIFT                 _MK_SHIFT_CONST(1)
#define USB1_IF_USB_PHY_SELF_TEST_0_TSTON_FIELD                 _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_SELF_TEST_0_TSTON_SHIFT)
#define USB1_IF_USB_PHY_SELF_TEST_0_TSTON_RANGE                 1:1
#define USB1_IF_USB_PHY_SELF_TEST_0_TSTON_WOFFSET                       0x0
#define USB1_IF_USB_PHY_SELF_TEST_0_TSTON_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_SELF_TEST_0_TSTON_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_SELF_TEST_0_TSTON_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_SELF_TEST_0_TSTON_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_SELF_TEST_0_TSTON_UNSET                 _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_SELF_TEST_0_TSTON_SET                   _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_SELF_TEST_0_TSTENB_SHIFT                        _MK_SHIFT_CONST(0)
#define USB1_IF_USB_PHY_SELF_TEST_0_TSTENB_FIELD                        _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_SELF_TEST_0_TSTENB_SHIFT)
#define USB1_IF_USB_PHY_SELF_TEST_0_TSTENB_RANGE                        0:0
#define USB1_IF_USB_PHY_SELF_TEST_0_TSTENB_WOFFSET                      0x0
#define USB1_IF_USB_PHY_SELF_TEST_0_TSTENB_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_SELF_TEST_0_TSTENB_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_SELF_TEST_0_TSTENB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_SELF_TEST_0_TSTENB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_SELF_TEST_0_TSTENB_DISABLE                      _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_SELF_TEST_0_TSTENB_ENABLE                       _MK_ENUM_CONST(1)


// Register USB1_IF_USB_PHY_SELF_TEST2_0  
#define USB1_IF_USB_PHY_SELF_TEST2_0                    _MK_ADDR_CONST(0x488)
#define USB1_IF_USB_PHY_SELF_TEST2_0_SECURE                     0x0
#define USB1_IF_USB_PHY_SELF_TEST2_0_WORD_COUNT                         0x1
#define USB1_IF_USB_PHY_SELF_TEST2_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_SELF_TEST2_0_RESET_MASK                         _MK_MASK_CONST(0x1f)
#define USB1_IF_USB_PHY_SELF_TEST2_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_SELF_TEST2_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_SELF_TEST2_0_READ_MASK                  _MK_MASK_CONST(0x1f)
#define USB1_IF_USB_PHY_SELF_TEST2_0_WRITE_MASK                         _MK_MASK_CONST(0x1f)
#define USB1_IF_USB_PHY_SELF_TEST2_0_RCV_TEST_PKT_SHIFT                 _MK_SHIFT_CONST(4)
#define USB1_IF_USB_PHY_SELF_TEST2_0_RCV_TEST_PKT_FIELD                 _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_SELF_TEST2_0_RCV_TEST_PKT_SHIFT)
#define USB1_IF_USB_PHY_SELF_TEST2_0_RCV_TEST_PKT_RANGE                 4:4
#define USB1_IF_USB_PHY_SELF_TEST2_0_RCV_TEST_PKT_WOFFSET                       0x0
#define USB1_IF_USB_PHY_SELF_TEST2_0_RCV_TEST_PKT_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_SELF_TEST2_0_RCV_TEST_PKT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_SELF_TEST2_0_RCV_TEST_PKT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_SELF_TEST2_0_RCV_TEST_PKT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_SELF_TEST2_0_RCV_TEST_PKT_DISABLE                       _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_SELF_TEST2_0_RCV_TEST_PKT_ENABLE                        _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_PKT_SHIFT                        _MK_SHIFT_CONST(3)
#define USB1_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_PKT_FIELD                        _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_PKT_SHIFT)
#define USB1_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_PKT_RANGE                        3:3
#define USB1_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_PKT_WOFFSET                      0x0
#define USB1_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_PKT_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_PKT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_PKT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_PKT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_PKT_DISABLE                      _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_PKT_ENABLE                       _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_K_SHIFT                  _MK_SHIFT_CONST(2)
#define USB1_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_K_FIELD                  _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_K_SHIFT)
#define USB1_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_K_RANGE                  2:2
#define USB1_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_K_WOFFSET                        0x0
#define USB1_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_K_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_K_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_K_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_K_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_K_DISABLE                        _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_K_ENABLE                 _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_J_SHIFT                  _MK_SHIFT_CONST(1)
#define USB1_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_J_FIELD                  _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_J_SHIFT)
#define USB1_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_J_RANGE                  1:1
#define USB1_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_J_WOFFSET                        0x0
#define USB1_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_J_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_J_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_J_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_J_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_J_DISABLE                        _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_J_ENABLE                 _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_SELF_TEST2_0_TEST_SOF_J_SHIFT                   _MK_SHIFT_CONST(0)
#define USB1_IF_USB_PHY_SELF_TEST2_0_TEST_SOF_J_FIELD                   _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_SELF_TEST2_0_TEST_SOF_J_SHIFT)
#define USB1_IF_USB_PHY_SELF_TEST2_0_TEST_SOF_J_RANGE                   0:0
#define USB1_IF_USB_PHY_SELF_TEST2_0_TEST_SOF_J_WOFFSET                 0x0
#define USB1_IF_USB_PHY_SELF_TEST2_0_TEST_SOF_J_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_SELF_TEST2_0_TEST_SOF_J_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_SELF_TEST2_0_TEST_SOF_J_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_SELF_TEST2_0_TEST_SOF_J_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_SELF_TEST2_0_TEST_SOF_J_DISABLE                 _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_SELF_TEST2_0_TEST_SOF_J_ENABLE                  _MK_ENUM_CONST(1)


// Register USB1_IF_USB_PHY_SELF_TEST_DEBUG_0  
#define USB1_IF_USB_PHY_SELF_TEST_DEBUG_0                       _MK_ADDR_CONST(0x48c)
#define USB1_IF_USB_PHY_SELF_TEST_DEBUG_0_SECURE                        0x0
#define USB1_IF_USB_PHY_SELF_TEST_DEBUG_0_WORD_COUNT                    0x1
#define USB1_IF_USB_PHY_SELF_TEST_DEBUG_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_SELF_TEST_DEBUG_0_RESET_MASK                    _MK_MASK_CONST(0x3ff3f)
#define USB1_IF_USB_PHY_SELF_TEST_DEBUG_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_SELF_TEST_DEBUG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_SELF_TEST_DEBUG_0_READ_MASK                     _MK_MASK_CONST(0x3ff3f)
#define USB1_IF_USB_PHY_SELF_TEST_DEBUG_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_SELF_TEST_DEBUG_0_RXCMF_SHIFT                   _MK_SHIFT_CONST(17)
#define USB1_IF_USB_PHY_SELF_TEST_DEBUG_0_RXCMF_FIELD                   _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_SELF_TEST_DEBUG_0_RXCMF_SHIFT)
#define USB1_IF_USB_PHY_SELF_TEST_DEBUG_0_RXCMF_RANGE                   17:17
#define USB1_IF_USB_PHY_SELF_TEST_DEBUG_0_RXCMF_WOFFSET                 0x0
#define USB1_IF_USB_PHY_SELF_TEST_DEBUG_0_RXCMF_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_SELF_TEST_DEBUG_0_RXCMF_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_SELF_TEST_DEBUG_0_RXCMF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_SELF_TEST_DEBUG_0_RXCMF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_SELF_TEST_DEBUG_0_RXCMF_UNSET                   _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_SELF_TEST_DEBUG_0_RXCMF_SET                     _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_SELF_TEST_DEBUG_0_RXVHF_SHIFT                   _MK_SHIFT_CONST(16)
#define USB1_IF_USB_PHY_SELF_TEST_DEBUG_0_RXVHF_FIELD                   _MK_FIELD_CONST(0x1, USB1_IF_USB_PHY_SELF_TEST_DEBUG_0_RXVHF_SHIFT)
#define USB1_IF_USB_PHY_SELF_TEST_DEBUG_0_RXVHF_RANGE                   16:16
#define USB1_IF_USB_PHY_SELF_TEST_DEBUG_0_RXVHF_WOFFSET                 0x0
#define USB1_IF_USB_PHY_SELF_TEST_DEBUG_0_RXVHF_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_SELF_TEST_DEBUG_0_RXVHF_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB1_IF_USB_PHY_SELF_TEST_DEBUG_0_RXVHF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_SELF_TEST_DEBUG_0_RXVHF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_SELF_TEST_DEBUG_0_RXVHF_UNSET                   _MK_ENUM_CONST(0)
#define USB1_IF_USB_PHY_SELF_TEST_DEBUG_0_RXVHF_SET                     _MK_ENUM_CONST(1)

#define USB1_IF_USB_PHY_SELF_TEST_DEBUG_0_FAIL_PKT_NO_SHIFT                     _MK_SHIFT_CONST(8)
#define USB1_IF_USB_PHY_SELF_TEST_DEBUG_0_FAIL_PKT_NO_FIELD                     _MK_FIELD_CONST(0xff, USB1_IF_USB_PHY_SELF_TEST_DEBUG_0_FAIL_PKT_NO_SHIFT)
#define USB1_IF_USB_PHY_SELF_TEST_DEBUG_0_FAIL_PKT_NO_RANGE                     15:8
#define USB1_IF_USB_PHY_SELF_TEST_DEBUG_0_FAIL_PKT_NO_WOFFSET                   0x0
#define USB1_IF_USB_PHY_SELF_TEST_DEBUG_0_FAIL_PKT_NO_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_SELF_TEST_DEBUG_0_FAIL_PKT_NO_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define USB1_IF_USB_PHY_SELF_TEST_DEBUG_0_FAIL_PKT_NO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_SELF_TEST_DEBUG_0_FAIL_PKT_NO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB1_IF_USB_PHY_SELF_TEST_DEBUG_0_FAIL_RX_BYTE_SHIFT                    _MK_SHIFT_CONST(0)
#define USB1_IF_USB_PHY_SELF_TEST_DEBUG_0_FAIL_RX_BYTE_FIELD                    _MK_FIELD_CONST(0x3f, USB1_IF_USB_PHY_SELF_TEST_DEBUG_0_FAIL_RX_BYTE_SHIFT)
#define USB1_IF_USB_PHY_SELF_TEST_DEBUG_0_FAIL_RX_BYTE_RANGE                    5:0
#define USB1_IF_USB_PHY_SELF_TEST_DEBUG_0_FAIL_RX_BYTE_WOFFSET                  0x0
#define USB1_IF_USB_PHY_SELF_TEST_DEBUG_0_FAIL_RX_BYTE_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_SELF_TEST_DEBUG_0_FAIL_RX_BYTE_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define USB1_IF_USB_PHY_SELF_TEST_DEBUG_0_FAIL_RX_BYTE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB1_IF_USB_PHY_SELF_TEST_DEBUG_0_FAIL_RX_BYTE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register USB1_IF_USB_RSM_DLY_0  
#define USB1_IF_USB_RSM_DLY_0                   _MK_ADDR_CONST(0x490)
#define USB1_IF_USB_RSM_DLY_0_SECURE                    0x0
#define USB1_IF_USB_RSM_DLY_0_WORD_COUNT                        0x1
#define USB1_IF_USB_RSM_DLY_0_RESET_VAL                         _MK_MASK_CONST(0x6978)
#define USB1_IF_USB_RSM_DLY_0_RESET_MASK                        _MK_MASK_CONST(0xffff)
#define USB1_IF_USB_RSM_DLY_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define USB1_IF_USB_RSM_DLY_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB1_IF_USB_RSM_DLY_0_READ_MASK                         _MK_MASK_CONST(0xffff)
#define USB1_IF_USB_RSM_DLY_0_WRITE_MASK                        _MK_MASK_CONST(0xffff)
#define USB1_IF_USB_RSM_DLY_0_TIME_TO_RESUME_SHIFT                      _MK_SHIFT_CONST(0)
#define USB1_IF_USB_RSM_DLY_0_TIME_TO_RESUME_FIELD                      _MK_FIELD_CONST(0xffff, USB1_IF_USB_RSM_DLY_0_TIME_TO_RESUME_SHIFT)
#define USB1_IF_USB_RSM_DLY_0_TIME_TO_RESUME_RANGE                      15:0
#define USB1_IF_USB_RSM_DLY_0_TIME_TO_RESUME_WOFFSET                    0x0
#define USB1_IF_USB_RSM_DLY_0_TIME_TO_RESUME_DEFAULT                    _MK_MASK_CONST(0x6978)
#define USB1_IF_USB_RSM_DLY_0_TIME_TO_RESUME_DEFAULT_MASK                       _MK_MASK_CONST(0xffff)
#define USB1_IF_USB_RSM_DLY_0_TIME_TO_RESUME_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB1_IF_USB_RSM_DLY_0_TIME_TO_RESUME_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Reserved address 1172 [0x494] 

// Register USB1_IF_SPARE_0  
#define USB1_IF_SPARE_0                 _MK_ADDR_CONST(0x498)
#define USB1_IF_SPARE_0_SECURE                  0x0
#define USB1_IF_SPARE_0_WORD_COUNT                      0x1
#define USB1_IF_SPARE_0_RESET_VAL                       _MK_MASK_CONST(0xffff0000)
#define USB1_IF_SPARE_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define USB1_IF_SPARE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define USB1_IF_SPARE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define USB1_IF_SPARE_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB1_IF_SPARE_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define USB1_IF_SPARE_0_SPARE_LO_SHIFT                  _MK_SHIFT_CONST(0)
#define USB1_IF_SPARE_0_SPARE_LO_FIELD                  _MK_FIELD_CONST(0xffff, USB1_IF_SPARE_0_SPARE_LO_SHIFT)
#define USB1_IF_SPARE_0_SPARE_LO_RANGE                  15:0
#define USB1_IF_SPARE_0_SPARE_LO_WOFFSET                        0x0
#define USB1_IF_SPARE_0_SPARE_LO_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB1_IF_SPARE_0_SPARE_LO_DEFAULT_MASK                   _MK_MASK_CONST(0xffff)
#define USB1_IF_SPARE_0_SPARE_LO_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB1_IF_SPARE_0_SPARE_LO_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB1_IF_SPARE_0_SPARE_HI_SHIFT                  _MK_SHIFT_CONST(16)
#define USB1_IF_SPARE_0_SPARE_HI_FIELD                  _MK_FIELD_CONST(0xffff, USB1_IF_SPARE_0_SPARE_HI_SHIFT)
#define USB1_IF_SPARE_0_SPARE_HI_RANGE                  31:16
#define USB1_IF_SPARE_0_SPARE_HI_WOFFSET                        0x0
#define USB1_IF_SPARE_0_SPARE_HI_DEFAULT                        _MK_MASK_CONST(0xffff)
#define USB1_IF_SPARE_0_SPARE_HI_DEFAULT_MASK                   _MK_MASK_CONST(0xffff)
#define USB1_IF_SPARE_0_SPARE_HI_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB1_IF_SPARE_0_SPARE_HI_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register USB1_UTMIP_PLL_CFG0_0  
#define USB1_UTMIP_PLL_CFG0_0                   _MK_ADDR_CONST(0x800)
#define USB1_UTMIP_PLL_CFG0_0_SECURE                    0x0
#define USB1_UTMIP_PLL_CFG0_0_WORD_COUNT                        0x1
#define USB1_UTMIP_PLL_CFG0_0_RESET_VAL                         _MK_MASK_CONST(0x280180)
#define USB1_UTMIP_PLL_CFG0_0_RESET_MASK                        _MK_MASK_CONST(0x7fffffff)
#define USB1_UTMIP_PLL_CFG0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define USB1_UTMIP_PLL_CFG0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB1_UTMIP_PLL_CFG0_0_READ_MASK                         _MK_MASK_CONST(0x7fffffff)
#define USB1_UTMIP_PLL_CFG0_0_WRITE_MASK                        _MK_MASK_CONST(0x7fffffff)
#define USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_LOCKENABLE_SHIFT                        _MK_SHIFT_CONST(0)
#define USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_LOCKENABLE_FIELD                        _MK_FIELD_CONST(0x1, USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_LOCKENABLE_SHIFT)
#define USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_LOCKENABLE_RANGE                        0:0
#define USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_LOCKENABLE_WOFFSET                      0x0
#define USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_LOCKENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_LOCKENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_LOCKENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_LOCKENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_LOCKSEL_SHIFT                   _MK_SHIFT_CONST(1)
#define USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_LOCKSEL_FIELD                   _MK_FIELD_CONST(0x3f, USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_LOCKSEL_SHIFT)
#define USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_LOCKSEL_RANGE                   6:1
#define USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_LOCKSEL_WOFFSET                 0x0
#define USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_LOCKSEL_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_LOCKSEL_DEFAULT_MASK                    _MK_MASK_CONST(0x3f)
#define USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_LOCKSEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_LOCKSEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_VCOMULTBY2_SHIFT                        _MK_SHIFT_CONST(7)
#define USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_VCOMULTBY2_FIELD                        _MK_FIELD_CONST(0x1, USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_VCOMULTBY2_SHIFT)
#define USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_VCOMULTBY2_RANGE                        7:7
#define USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_VCOMULTBY2_WOFFSET                      0x0
#define USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_VCOMULTBY2_DEFAULT                      _MK_MASK_CONST(0x1)
#define USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_VCOMULTBY2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_VCOMULTBY2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_VCOMULTBY2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_MDIV_SHIFT                      _MK_SHIFT_CONST(8)
#define USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_MDIV_FIELD                      _MK_FIELD_CONST(0xff, USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_MDIV_SHIFT)
#define USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_MDIV_RANGE                      15:8
#define USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_MDIV_WOFFSET                    0x0
#define USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_MDIV_DEFAULT                    _MK_MASK_CONST(0x1)
#define USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_MDIV_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_MDIV_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_MDIV_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_NDIV_SHIFT                      _MK_SHIFT_CONST(16)
#define USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_NDIV_FIELD                      _MK_FIELD_CONST(0xff, USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_NDIV_SHIFT)
#define USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_NDIV_RANGE                      23:16
#define USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_NDIV_WOFFSET                    0x0
#define USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_NDIV_DEFAULT                    _MK_MASK_CONST(0x28)
#define USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_NDIV_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_NDIV_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_NDIV_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_PDIV_SHIFT                      _MK_SHIFT_CONST(24)
#define USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_PDIV_FIELD                      _MK_FIELD_CONST(0x7, USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_PDIV_SHIFT)
#define USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_PDIV_RANGE                      26:24
#define USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_PDIV_WOFFSET                    0x0
#define USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_PDIV_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_PDIV_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_PDIV_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_PDIV_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_PDIVRST_SHIFT                   _MK_SHIFT_CONST(27)
#define USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_PDIVRST_FIELD                   _MK_FIELD_CONST(0x1, USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_PDIVRST_SHIFT)
#define USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_PDIVRST_RANGE                   27:27
#define USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_PDIVRST_WOFFSET                 0x0
#define USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_PDIVRST_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_PDIVRST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_PDIVRST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_PDIVRST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_SELECT_SHIFT                    _MK_SHIFT_CONST(28)
#define USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_SELECT_FIELD                    _MK_FIELD_CONST(0x7, USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_SELECT_SHIFT)
#define USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_SELECT_RANGE                    30:28
#define USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_SELECT_WOFFSET                  0x0
#define USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_SELECT_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_SELECT_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_SELECT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB1_UTMIP_PLL_CFG0_0_UTMIP_PLL_SELECT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register USB1_UTMIP_PLL_CFG1_0  
#define USB1_UTMIP_PLL_CFG1_0                   _MK_ADDR_CONST(0x804)
#define USB1_UTMIP_PLL_CFG1_0_SECURE                    0x0
#define USB1_UTMIP_PLL_CFG1_0_WORD_COUNT                        0x1
#define USB1_UTMIP_PLL_CFG1_0_RESET_VAL                         _MK_MASK_CONST(0x182000c0)
#define USB1_UTMIP_PLL_CFG1_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define USB1_UTMIP_PLL_CFG1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define USB1_UTMIP_PLL_CFG1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB1_UTMIP_PLL_CFG1_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define USB1_UTMIP_PLL_CFG1_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define USB1_UTMIP_PLL_CFG1_0_UTMIP_XTAL_FREQ_COUNT_SHIFT                       _MK_SHIFT_CONST(0)
#define USB1_UTMIP_PLL_CFG1_0_UTMIP_XTAL_FREQ_COUNT_FIELD                       _MK_FIELD_CONST(0xfff, USB1_UTMIP_PLL_CFG1_0_UTMIP_XTAL_FREQ_COUNT_SHIFT)
#define USB1_UTMIP_PLL_CFG1_0_UTMIP_XTAL_FREQ_COUNT_RANGE                       11:0
#define USB1_UTMIP_PLL_CFG1_0_UTMIP_XTAL_FREQ_COUNT_WOFFSET                     0x0
#define USB1_UTMIP_PLL_CFG1_0_UTMIP_XTAL_FREQ_COUNT_DEFAULT                     _MK_MASK_CONST(0xc0)
#define USB1_UTMIP_PLL_CFG1_0_UTMIP_XTAL_FREQ_COUNT_DEFAULT_MASK                        _MK_MASK_CONST(0xfff)
#define USB1_UTMIP_PLL_CFG1_0_UTMIP_XTAL_FREQ_COUNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB1_UTMIP_PLL_CFG1_0_UTMIP_XTAL_FREQ_COUNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define USB1_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERDOWN_SHIFT                    _MK_SHIFT_CONST(12)
#define USB1_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERDOWN_FIELD                    _MK_FIELD_CONST(0x1, USB1_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERDOWN_SHIFT)
#define USB1_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERDOWN_RANGE                    12:12
#define USB1_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERDOWN_WOFFSET                  0x0
#define USB1_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERDOWN_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB1_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERDOWN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB1_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERDOWN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB1_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERDOWN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB1_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERUP_SHIFT                      _MK_SHIFT_CONST(13)
#define USB1_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERUP_FIELD                      _MK_FIELD_CONST(0x1, USB1_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERUP_SHIFT)
#define USB1_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERUP_RANGE                      13:13
#define USB1_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERUP_WOFFSET                    0x0
#define USB1_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERUP_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB1_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERUP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB1_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB1_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB1_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERDOWN_SHIFT                    _MK_SHIFT_CONST(14)
#define USB1_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERDOWN_FIELD                    _MK_FIELD_CONST(0x1, USB1_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERDOWN_SHIFT)
#define USB1_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERDOWN_RANGE                    14:14
#define USB1_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERDOWN_WOFFSET                  0x0
#define USB1_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERDOWN_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB1_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERDOWN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB1_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERDOWN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB1_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERDOWN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB1_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERUP_SHIFT                      _MK_SHIFT_CONST(15)
#define USB1_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERUP_FIELD                      _MK_FIELD_CONST(0x1, USB1_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERUP_SHIFT)
#define USB1_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERUP_RANGE                      15:15
#define USB1_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERUP_WOFFSET                    0x0
#define USB1_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERUP_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB1_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERUP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB1_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB1_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB1_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERDOWN_SHIFT                  _MK_SHIFT_CONST(16)
#define USB1_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERDOWN_FIELD                  _MK_FIELD_CONST(0x1, USB1_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERDOWN_SHIFT)
#define USB1_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERDOWN_RANGE                  16:16
#define USB1_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERDOWN_WOFFSET                        0x0
#define USB1_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERDOWN_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB1_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERDOWN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB1_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERDOWN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB1_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERDOWN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB1_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERUP_SHIFT                    _MK_SHIFT_CONST(17)
#define USB1_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERUP_FIELD                    _MK_FIELD_CONST(0x1, USB1_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERUP_SHIFT)
#define USB1_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERUP_RANGE                    17:17
#define USB1_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERUP_WOFFSET                  0x0
#define USB1_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERUP_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB1_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERUP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB1_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERUP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB1_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERUP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB1_UTMIP_PLL_CFG1_0_UTMIP_PLL_SETUP_SHIFT                     _MK_SHIFT_CONST(18)
#define USB1_UTMIP_PLL_CFG1_0_UTMIP_PLL_SETUP_FIELD                     _MK_FIELD_CONST(0x1ff, USB1_UTMIP_PLL_CFG1_0_UTMIP_PLL_SETUP_SHIFT)
#define USB1_UTMIP_PLL_CFG1_0_UTMIP_PLL_SETUP_RANGE                     26:18
#define USB1_UTMIP_PLL_CFG1_0_UTMIP_PLL_SETUP_WOFFSET                   0x0
#define USB1_UTMIP_PLL_CFG1_0_UTMIP_PLL_SETUP_DEFAULT                   _MK_MASK_CONST(0x8)
#define USB1_UTMIP_PLL_CFG1_0_UTMIP_PLL_SETUP_DEFAULT_MASK                      _MK_MASK_CONST(0x1ff)
#define USB1_UTMIP_PLL_CFG1_0_UTMIP_PLL_SETUP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB1_UTMIP_PLL_CFG1_0_UTMIP_PLL_SETUP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB1_UTMIP_PLL_CFG1_0_UTMIP_PLLU_ENABLE_DLY_COUNT_SHIFT                 _MK_SHIFT_CONST(27)
#define USB1_UTMIP_PLL_CFG1_0_UTMIP_PLLU_ENABLE_DLY_COUNT_FIELD                 _MK_FIELD_CONST(0x1f, USB1_UTMIP_PLL_CFG1_0_UTMIP_PLLU_ENABLE_DLY_COUNT_SHIFT)
#define USB1_UTMIP_PLL_CFG1_0_UTMIP_PLLU_ENABLE_DLY_COUNT_RANGE                 31:27
#define USB1_UTMIP_PLL_CFG1_0_UTMIP_PLLU_ENABLE_DLY_COUNT_WOFFSET                       0x0
#define USB1_UTMIP_PLL_CFG1_0_UTMIP_PLLU_ENABLE_DLY_COUNT_DEFAULT                       _MK_MASK_CONST(0x3)
#define USB1_UTMIP_PLL_CFG1_0_UTMIP_PLLU_ENABLE_DLY_COUNT_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define USB1_UTMIP_PLL_CFG1_0_UTMIP_PLLU_ENABLE_DLY_COUNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB1_UTMIP_PLL_CFG1_0_UTMIP_PLLU_ENABLE_DLY_COUNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register USB1_UTMIP_XCVR_CFG0_0  
#define USB1_UTMIP_XCVR_CFG0_0                  _MK_ADDR_CONST(0x808)
#define USB1_UTMIP_XCVR_CFG0_0_SECURE                   0x0
#define USB1_UTMIP_XCVR_CFG0_0_WORD_COUNT                       0x1
#define USB1_UTMIP_XCVR_CFG0_0_RESET_VAL                        _MK_MASK_CONST(0x20256500)
#define USB1_UTMIP_XCVR_CFG0_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB1_UTMIP_XCVR_CFG0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define USB1_UTMIP_XCVR_CFG0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB1_UTMIP_XCVR_CFG0_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define USB1_UTMIP_XCVR_CFG0_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_SETUP_SHIFT                   _MK_SHIFT_CONST(0)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_SETUP_FIELD                   _MK_FIELD_CONST(0xf, USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_SETUP_SHIFT)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_SETUP_RANGE                   3:0
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_SETUP_WOFFSET                 0x0
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_SETUP_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_SETUP_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_SETUP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_SETUP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSSLEW_SHIFT                  _MK_SHIFT_CONST(4)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSSLEW_FIELD                  _MK_FIELD_CONST(0x3, USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSSLEW_SHIFT)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSSLEW_RANGE                  5:4
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSSLEW_WOFFSET                        0x0
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSSLEW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSSLEW_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSSLEW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSSLEW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_FSSLEW_SHIFT                  _MK_SHIFT_CONST(6)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_FSSLEW_FIELD                  _MK_FIELD_CONST(0x3, USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_FSSLEW_SHIFT)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_FSSLEW_RANGE                  7:6
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_FSSLEW_WOFFSET                        0x0
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_FSSLEW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_FSSLEW_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_FSSLEW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_FSSLEW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSRSLEW_SHIFT                 _MK_SHIFT_CONST(8)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSRSLEW_FIELD                 _MK_FIELD_CONST(0x3, USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSRSLEW_SHIFT)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSRSLEW_RANGE                 9:8
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSRSLEW_WOFFSET                       0x0
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSRSLEW_DEFAULT                       _MK_MASK_CONST(0x1)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSRSLEW_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSRSLEW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSRSLEW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSFSLEW_SHIFT                 _MK_SHIFT_CONST(10)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSFSLEW_FIELD                 _MK_FIELD_CONST(0x3, USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSFSLEW_SHIFT)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSFSLEW_RANGE                 11:10
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSFSLEW_WOFFSET                       0x0
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSFSLEW_DEFAULT                       _MK_MASK_CONST(0x1)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSFSLEW_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSFSLEW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSFSLEW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSLOOPBACK_SHIFT                      _MK_SHIFT_CONST(12)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSLOOPBACK_FIELD                      _MK_FIELD_CONST(0x1, USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSLOOPBACK_SHIFT)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSLOOPBACK_RANGE                      12:12
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSLOOPBACK_WOFFSET                    0x0
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSLOOPBACK_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSLOOPBACK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSLOOPBACK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSLOOPBACK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_TERMEN_SHIFT                  _MK_SHIFT_CONST(13)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_TERMEN_FIELD                  _MK_FIELD_CONST(0x1, USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_TERMEN_SHIFT)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_TERMEN_RANGE                  13:13
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_TERMEN_WOFFSET                        0x0
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_TERMEN_DEFAULT                        _MK_MASK_CONST(0x1)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_TERMEN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_TERMEN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_TERMEN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD_POWERDOWN_SHIFT                   _MK_SHIFT_CONST(14)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD_POWERDOWN_FIELD                   _MK_FIELD_CONST(0x1, USB1_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD_POWERDOWN_SHIFT)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD_POWERDOWN_RANGE                   14:14
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD_POWERDOWN_WOFFSET                 0x0
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD_POWERDOWN_DEFAULT                 _MK_MASK_CONST(0x1)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD_POWERDOWN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD_POWERDOWN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD_POWERDOWN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD_POWERUP_SHIFT                     _MK_SHIFT_CONST(15)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD_POWERUP_FIELD                     _MK_FIELD_CONST(0x1, USB1_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD_POWERUP_SHIFT)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD_POWERUP_RANGE                     15:15
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD_POWERUP_WOFFSET                   0x0
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD_POWERUP_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD_POWERUP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD_POWERUP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD_POWERUP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD2_POWERDOWN_SHIFT                  _MK_SHIFT_CONST(16)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD2_POWERDOWN_FIELD                  _MK_FIELD_CONST(0x1, USB1_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD2_POWERDOWN_SHIFT)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD2_POWERDOWN_RANGE                  16:16
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD2_POWERDOWN_WOFFSET                        0x0
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD2_POWERDOWN_DEFAULT                        _MK_MASK_CONST(0x1)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD2_POWERDOWN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD2_POWERDOWN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD2_POWERDOWN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD2_POWERUP_SHIFT                    _MK_SHIFT_CONST(17)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD2_POWERUP_FIELD                    _MK_FIELD_CONST(0x1, USB1_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD2_POWERUP_SHIFT)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD2_POWERUP_RANGE                    17:17
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD2_POWERUP_WOFFSET                  0x0
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD2_POWERUP_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD2_POWERUP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD2_POWERUP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD2_POWERUP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PDZI_POWERDOWN_SHIFT                 _MK_SHIFT_CONST(18)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PDZI_POWERDOWN_FIELD                 _MK_FIELD_CONST(0x1, USB1_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PDZI_POWERDOWN_SHIFT)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PDZI_POWERDOWN_RANGE                 18:18
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PDZI_POWERDOWN_WOFFSET                       0x0
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PDZI_POWERDOWN_DEFAULT                       _MK_MASK_CONST(0x1)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PDZI_POWERDOWN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PDZI_POWERDOWN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PDZI_POWERDOWN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PDZI_POWERUP_SHIFT                   _MK_SHIFT_CONST(19)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PDZI_POWERUP_FIELD                   _MK_FIELD_CONST(0x1, USB1_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PDZI_POWERUP_SHIFT)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PDZI_POWERUP_RANGE                   19:19
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PDZI_POWERUP_WOFFSET                 0x0
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PDZI_POWERUP_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PDZI_POWERUP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PDZI_POWERUP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PDZI_POWERUP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_DISCON_METHOD_SHIFT                   _MK_SHIFT_CONST(20)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_DISCON_METHOD_FIELD                   _MK_FIELD_CONST(0x1, USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_DISCON_METHOD_SHIFT)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_DISCON_METHOD_RANGE                   20:20
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_DISCON_METHOD_WOFFSET                 0x0
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_DISCON_METHOD_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_DISCON_METHOD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_DISCON_METHOD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_DISCON_METHOD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSBIAS_SEL_SHIFT                      _MK_SHIFT_CONST(21)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSBIAS_SEL_FIELD                      _MK_FIELD_CONST(0x1, USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSBIAS_SEL_SHIFT)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSBIAS_SEL_RANGE                      21:21
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSBIAS_SEL_WOFFSET                    0x0
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSBIAS_SEL_DEFAULT                    _MK_MASK_CONST(0x1)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSBIAS_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSBIAS_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSBIAS_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_SETUP_MSB_SHIFT                       _MK_SHIFT_CONST(22)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_SETUP_MSB_FIELD                       _MK_FIELD_CONST(0x7, USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_SETUP_MSB_SHIFT)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_SETUP_MSB_RANGE                       24:22
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_SETUP_MSB_WOFFSET                     0x0
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_SETUP_MSB_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_SETUP_MSB_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_SETUP_MSB_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_SETUP_MSB_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSSLEW_MSB_SHIFT                      _MK_SHIFT_CONST(25)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSSLEW_MSB_FIELD                      _MK_FIELD_CONST(0x7f, USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSSLEW_MSB_SHIFT)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSSLEW_MSB_RANGE                      31:25
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSSLEW_MSB_WOFFSET                    0x0
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSSLEW_MSB_DEFAULT                    _MK_MASK_CONST(0x10)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSSLEW_MSB_DEFAULT_MASK                       _MK_MASK_CONST(0x7f)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSSLEW_MSB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB1_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSSLEW_MSB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register USB1_UTMIP_BIAS_CFG0_0  
#define USB1_UTMIP_BIAS_CFG0_0                  _MK_ADDR_CONST(0x80c)
#define USB1_UTMIP_BIAS_CFG0_0_SECURE                   0x0
#define USB1_UTMIP_BIAS_CFG0_0_WORD_COUNT                       0x1
#define USB1_UTMIP_BIAS_CFG0_0_RESET_VAL                        _MK_MASK_CONST(0xc00c00)
#define USB1_UTMIP_BIAS_CFG0_0_RESET_MASK                       _MK_MASK_CONST(0x1ffffff)
#define USB1_UTMIP_BIAS_CFG0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define USB1_UTMIP_BIAS_CFG0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB1_UTMIP_BIAS_CFG0_0_READ_MASK                        _MK_MASK_CONST(0x1ffffff)
#define USB1_UTMIP_BIAS_CFG0_0_WRITE_MASK                       _MK_MASK_CONST(0x1ffffff)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_HSSQUELCH_LEVEL_SHIFT                      _MK_SHIFT_CONST(0)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_HSSQUELCH_LEVEL_FIELD                      _MK_FIELD_CONST(0x3, USB1_UTMIP_BIAS_CFG0_0_UTMIP_HSSQUELCH_LEVEL_SHIFT)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_HSSQUELCH_LEVEL_RANGE                      1:0
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_HSSQUELCH_LEVEL_WOFFSET                    0x0
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_HSSQUELCH_LEVEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_HSSQUELCH_LEVEL_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_HSSQUELCH_LEVEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_HSSQUELCH_LEVEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_HSDISCON_LEVEL_SHIFT                       _MK_SHIFT_CONST(2)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_HSDISCON_LEVEL_FIELD                       _MK_FIELD_CONST(0x3, USB1_UTMIP_BIAS_CFG0_0_UTMIP_HSDISCON_LEVEL_SHIFT)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_HSDISCON_LEVEL_RANGE                       3:2
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_HSDISCON_LEVEL_WOFFSET                     0x0
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_HSDISCON_LEVEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_HSDISCON_LEVEL_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_HSDISCON_LEVEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_HSDISCON_LEVEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_HSCHIRP_LEVEL_SHIFT                        _MK_SHIFT_CONST(4)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_HSCHIRP_LEVEL_FIELD                        _MK_FIELD_CONST(0x3, USB1_UTMIP_BIAS_CFG0_0_UTMIP_HSCHIRP_LEVEL_SHIFT)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_HSCHIRP_LEVEL_RANGE                        5:4
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_HSCHIRP_LEVEL_WOFFSET                      0x0
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_HSCHIRP_LEVEL_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_HSCHIRP_LEVEL_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_HSCHIRP_LEVEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_HSCHIRP_LEVEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_SESS_LEVEL_LEVEL_SHIFT                     _MK_SHIFT_CONST(6)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_SESS_LEVEL_LEVEL_FIELD                     _MK_FIELD_CONST(0x3, USB1_UTMIP_BIAS_CFG0_0_UTMIP_SESS_LEVEL_LEVEL_SHIFT)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_SESS_LEVEL_LEVEL_RANGE                     7:6
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_SESS_LEVEL_LEVEL_WOFFSET                   0x0
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_SESS_LEVEL_LEVEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_SESS_LEVEL_LEVEL_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_SESS_LEVEL_LEVEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_SESS_LEVEL_LEVEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_VBUS_LEVEL_LEVEL_SHIFT                     _MK_SHIFT_CONST(8)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_VBUS_LEVEL_LEVEL_FIELD                     _MK_FIELD_CONST(0x3, USB1_UTMIP_BIAS_CFG0_0_UTMIP_VBUS_LEVEL_LEVEL_SHIFT)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_VBUS_LEVEL_LEVEL_RANGE                     9:8
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_VBUS_LEVEL_LEVEL_WOFFSET                   0x0
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_VBUS_LEVEL_LEVEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_VBUS_LEVEL_LEVEL_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_VBUS_LEVEL_LEVEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_VBUS_LEVEL_LEVEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_BIASPD_SHIFT                       _MK_SHIFT_CONST(10)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_BIASPD_FIELD                       _MK_FIELD_CONST(0x1, USB1_UTMIP_BIAS_CFG0_0_UTMIP_BIASPD_SHIFT)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_BIASPD_RANGE                       10:10
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_BIASPD_WOFFSET                     0x0
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_BIASPD_DEFAULT                     _MK_MASK_CONST(0x1)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_BIASPD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_BIASPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_BIASPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_OTGPD_SHIFT                        _MK_SHIFT_CONST(11)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_OTGPD_FIELD                        _MK_FIELD_CONST(0x1, USB1_UTMIP_BIAS_CFG0_0_UTMIP_OTGPD_SHIFT)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_OTGPD_RANGE                        11:11
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_OTGPD_WOFFSET                      0x0
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_OTGPD_DEFAULT                      _MK_MASK_CONST(0x1)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_OTGPD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_OTGPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_OTGPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_ACTIVE_PULLUP_OFFSET_SHIFT                 _MK_SHIFT_CONST(12)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_ACTIVE_PULLUP_OFFSET_FIELD                 _MK_FIELD_CONST(0x7, USB1_UTMIP_BIAS_CFG0_0_UTMIP_ACTIVE_PULLUP_OFFSET_SHIFT)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_ACTIVE_PULLUP_OFFSET_RANGE                 14:12
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_ACTIVE_PULLUP_OFFSET_WOFFSET                       0x0
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_ACTIVE_PULLUP_OFFSET_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_ACTIVE_PULLUP_OFFSET_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_ACTIVE_PULLUP_OFFSET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_ACTIVE_PULLUP_OFFSET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_ACTIVE_TERM_OFFSET_SHIFT                   _MK_SHIFT_CONST(15)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_ACTIVE_TERM_OFFSET_FIELD                   _MK_FIELD_CONST(0x7, USB1_UTMIP_BIAS_CFG0_0_UTMIP_ACTIVE_TERM_OFFSET_SHIFT)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_ACTIVE_TERM_OFFSET_RANGE                   17:15
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_ACTIVE_TERM_OFFSET_WOFFSET                 0x0
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_ACTIVE_TERM_OFFSET_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_ACTIVE_TERM_OFFSET_DEFAULT_MASK                    _MK_MASK_CONST(0x7)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_ACTIVE_TERM_OFFSET_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_ACTIVE_TERM_OFFSET_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_GPI_SEL_SHIFT                      _MK_SHIFT_CONST(18)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_GPI_SEL_FIELD                      _MK_FIELD_CONST(0x1, USB1_UTMIP_BIAS_CFG0_0_UTMIP_GPI_SEL_SHIFT)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_GPI_SEL_RANGE                      18:18
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_GPI_SEL_WOFFSET                    0x0
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_GPI_SEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_GPI_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_GPI_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_GPI_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_GPI_VAL_SHIFT                      _MK_SHIFT_CONST(19)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_GPI_VAL_FIELD                      _MK_FIELD_CONST(0x1, USB1_UTMIP_BIAS_CFG0_0_UTMIP_GPI_VAL_SHIFT)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_GPI_VAL_RANGE                      19:19
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_GPI_VAL_WOFFSET                    0x0
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_GPI_VAL_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_GPI_VAL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_GPI_VAL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_GPI_VAL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_IDDIG_SEL_SHIFT                    _MK_SHIFT_CONST(20)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_IDDIG_SEL_FIELD                    _MK_FIELD_CONST(0x1, USB1_UTMIP_BIAS_CFG0_0_UTMIP_IDDIG_SEL_SHIFT)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_IDDIG_SEL_RANGE                    20:20
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_IDDIG_SEL_WOFFSET                  0x0
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_IDDIG_SEL_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_IDDIG_SEL_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_IDDIG_SEL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_IDDIG_SEL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_IDDIG_VAL_SHIFT                    _MK_SHIFT_CONST(21)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_IDDIG_VAL_FIELD                    _MK_FIELD_CONST(0x1, USB1_UTMIP_BIAS_CFG0_0_UTMIP_IDDIG_VAL_SHIFT)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_IDDIG_VAL_RANGE                    21:21
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_IDDIG_VAL_WOFFSET                  0x0
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_IDDIG_VAL_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_IDDIG_VAL_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_IDDIG_VAL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_IDDIG_VAL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_IDPD_SEL_SHIFT                     _MK_SHIFT_CONST(22)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_IDPD_SEL_FIELD                     _MK_FIELD_CONST(0x1, USB1_UTMIP_BIAS_CFG0_0_UTMIP_IDPD_SEL_SHIFT)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_IDPD_SEL_RANGE                     22:22
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_IDPD_SEL_WOFFSET                   0x0
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_IDPD_SEL_DEFAULT                   _MK_MASK_CONST(0x1)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_IDPD_SEL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_IDPD_SEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_IDPD_SEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_IDPD_VAL_SHIFT                     _MK_SHIFT_CONST(23)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_IDPD_VAL_FIELD                     _MK_FIELD_CONST(0x1, USB1_UTMIP_BIAS_CFG0_0_UTMIP_IDPD_VAL_SHIFT)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_IDPD_VAL_RANGE                     23:23
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_IDPD_VAL_WOFFSET                   0x0
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_IDPD_VAL_DEFAULT                   _MK_MASK_CONST(0x1)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_IDPD_VAL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_IDPD_VAL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_IDPD_VAL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_HSDISCON_LEVEL_MSB_SHIFT                   _MK_SHIFT_CONST(24)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_HSDISCON_LEVEL_MSB_FIELD                   _MK_FIELD_CONST(0x1, USB1_UTMIP_BIAS_CFG0_0_UTMIP_HSDISCON_LEVEL_MSB_SHIFT)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_HSDISCON_LEVEL_MSB_RANGE                   24:24
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_HSDISCON_LEVEL_MSB_WOFFSET                 0x0
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_HSDISCON_LEVEL_MSB_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_HSDISCON_LEVEL_MSB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_HSDISCON_LEVEL_MSB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB1_UTMIP_BIAS_CFG0_0_UTMIP_HSDISCON_LEVEL_MSB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register USB1_UTMIP_HSRX_CFG0_0  
#define USB1_UTMIP_HSRX_CFG0_0                  _MK_ADDR_CONST(0x810)
#define USB1_UTMIP_HSRX_CFG0_0_SECURE                   0x0
#define USB1_UTMIP_HSRX_CFG0_0_WORD_COUNT                       0x1
#define USB1_UTMIP_HSRX_CFG0_0_RESET_VAL                        _MK_MASK_CONST(0x91653400)
#define USB1_UTMIP_HSRX_CFG0_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB1_UTMIP_HSRX_CFG0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define USB1_UTMIP_HSRX_CFG0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB1_UTMIP_HSRX_CFG0_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define USB1_UTMIP_HSRX_CFG0_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_USE4SYNC_TRAN_SHIFT                        _MK_SHIFT_CONST(0)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_USE4SYNC_TRAN_FIELD                        _MK_FIELD_CONST(0x1, USB1_UTMIP_HSRX_CFG0_0_UTMIP_USE4SYNC_TRAN_SHIFT)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_USE4SYNC_TRAN_RANGE                        0:0
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_USE4SYNC_TRAN_WOFFSET                      0x0
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_USE4SYNC_TRAN_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_USE4SYNC_TRAN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_USE4SYNC_TRAN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_USE4SYNC_TRAN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_THREE_SYNCBITS_SHIFT                       _MK_SHIFT_CONST(1)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_THREE_SYNCBITS_FIELD                       _MK_FIELD_CONST(0x1, USB1_UTMIP_HSRX_CFG0_0_UTMIP_THREE_SYNCBITS_SHIFT)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_THREE_SYNCBITS_RANGE                       1:1
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_THREE_SYNCBITS_WOFFSET                     0x0
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_THREE_SYNCBITS_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_THREE_SYNCBITS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_THREE_SYNCBITS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_THREE_SYNCBITS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_PHASE_ADJUST_SHIFT                 _MK_SHIFT_CONST(2)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_PHASE_ADJUST_FIELD                 _MK_FIELD_CONST(0x3, USB1_UTMIP_HSRX_CFG0_0_UTMIP_PHASE_ADJUST_SHIFT)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_PHASE_ADJUST_RANGE                 3:2
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_PHASE_ADJUST_WOFFSET                       0x0
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_PHASE_ADJUST_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_PHASE_ADJUST_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_PHASE_ADJUST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_PHASE_ADJUST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_PCOUNT_INERTIA_SHIFT                       _MK_SHIFT_CONST(4)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_PCOUNT_INERTIA_FIELD                       _MK_FIELD_CONST(0x3, USB1_UTMIP_HSRX_CFG0_0_UTMIP_PCOUNT_INERTIA_SHIFT)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_PCOUNT_INERTIA_RANGE                       5:4
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_PCOUNT_INERTIA_WOFFSET                     0x0
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_PCOUNT_INERTIA_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_PCOUNT_INERTIA_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_PCOUNT_INERTIA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_PCOUNT_INERTIA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_PASS_FEEDBACK_SHIFT                        _MK_SHIFT_CONST(6)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_PASS_FEEDBACK_FIELD                        _MK_FIELD_CONST(0x1, USB1_UTMIP_HSRX_CFG0_0_UTMIP_PASS_FEEDBACK_SHIFT)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_PASS_FEEDBACK_RANGE                        6:6
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_PASS_FEEDBACK_WOFFSET                      0x0
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_PASS_FEEDBACK_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_PASS_FEEDBACK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_PASS_FEEDBACK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_PASS_FEEDBACK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_PASS_CHIRP_SHIFT                   _MK_SHIFT_CONST(7)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_PASS_CHIRP_FIELD                   _MK_FIELD_CONST(0x1, USB1_UTMIP_HSRX_CFG0_0_UTMIP_PASS_CHIRP_SHIFT)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_PASS_CHIRP_RANGE                   7:7
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_PASS_CHIRP_WOFFSET                 0x0
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_PASS_CHIRP_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_PASS_CHIRP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_PASS_CHIRP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_PASS_CHIRP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_UNDERRUN_DISABLE_SHIFT                     _MK_SHIFT_CONST(8)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_UNDERRUN_DISABLE_FIELD                     _MK_FIELD_CONST(0x1, USB1_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_UNDERRUN_DISABLE_SHIFT)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_UNDERRUN_DISABLE_RANGE                     8:8
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_UNDERRUN_DISABLE_WOFFSET                   0x0
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_UNDERRUN_DISABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_UNDERRUN_DISABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_UNDERRUN_DISABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_UNDERRUN_DISABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_OVERRUN_DISABLE_SHIFT                      _MK_SHIFT_CONST(9)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_OVERRUN_DISABLE_FIELD                      _MK_FIELD_CONST(0x1, USB1_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_OVERRUN_DISABLE_SHIFT)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_OVERRUN_DISABLE_RANGE                      9:9
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_OVERRUN_DISABLE_WOFFSET                    0x0
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_OVERRUN_DISABLE_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_OVERRUN_DISABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_OVERRUN_DISABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_OVERRUN_DISABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_LIMIT_SHIFT                        _MK_SHIFT_CONST(10)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_LIMIT_FIELD                        _MK_FIELD_CONST(0x1f, USB1_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_LIMIT_SHIFT)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_LIMIT_RANGE                        14:10
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_LIMIT_WOFFSET                      0x0
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_LIMIT_DEFAULT                      _MK_MASK_CONST(0xd)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_LIMIT_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_LIMIT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_LIMIT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_IDLE_WAIT_SHIFT                    _MK_SHIFT_CONST(15)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_IDLE_WAIT_FIELD                    _MK_FIELD_CONST(0x1f, USB1_UTMIP_HSRX_CFG0_0_UTMIP_IDLE_WAIT_SHIFT)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_IDLE_WAIT_RANGE                    19:15
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_IDLE_WAIT_WOFFSET                  0x0
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_IDLE_WAIT_DEFAULT                  _MK_MASK_CONST(0xa)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_IDLE_WAIT_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_IDLE_WAIT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_IDLE_WAIT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_NO_STRIPPING_SHIFT                 _MK_SHIFT_CONST(20)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_NO_STRIPPING_FIELD                 _MK_FIELD_CONST(0x1, USB1_UTMIP_HSRX_CFG0_0_UTMIP_NO_STRIPPING_SHIFT)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_NO_STRIPPING_RANGE                 20:20
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_NO_STRIPPING_WOFFSET                       0x0
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_NO_STRIPPING_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_NO_STRIPPING_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_NO_STRIPPING_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_NO_STRIPPING_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_SQUELCH_EOP_DLY_SHIFT                      _MK_SHIFT_CONST(21)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_SQUELCH_EOP_DLY_FIELD                      _MK_FIELD_CONST(0x7, USB1_UTMIP_HSRX_CFG0_0_UTMIP_SQUELCH_EOP_DLY_SHIFT)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_SQUELCH_EOP_DLY_RANGE                      23:21
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_SQUELCH_EOP_DLY_WOFFSET                    0x0
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_SQUELCH_EOP_DLY_DEFAULT                    _MK_MASK_CONST(0x3)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_SQUELCH_EOP_DLY_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_SQUELCH_EOP_DLY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_SQUELCH_EOP_DLY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_PCOUNT_UPDN_DIV_SHIFT                      _MK_SHIFT_CONST(24)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_PCOUNT_UPDN_DIV_FIELD                      _MK_FIELD_CONST(0xf, USB1_UTMIP_HSRX_CFG0_0_UTMIP_PCOUNT_UPDN_DIV_SHIFT)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_PCOUNT_UPDN_DIV_RANGE                      27:24
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_PCOUNT_UPDN_DIV_WOFFSET                    0x0
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_PCOUNT_UPDN_DIV_DEFAULT                    _MK_MASK_CONST(0x1)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_PCOUNT_UPDN_DIV_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_PCOUNT_UPDN_DIV_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_PCOUNT_UPDN_DIV_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_REALIGN_ON_NEW_PKT_SHIFT                   _MK_SHIFT_CONST(28)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_REALIGN_ON_NEW_PKT_FIELD                   _MK_FIELD_CONST(0x1, USB1_UTMIP_HSRX_CFG0_0_UTMIP_REALIGN_ON_NEW_PKT_SHIFT)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_REALIGN_ON_NEW_PKT_RANGE                   28:28
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_REALIGN_ON_NEW_PKT_WOFFSET                 0x0
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_REALIGN_ON_NEW_PKT_DEFAULT                 _MK_MASK_CONST(0x1)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_REALIGN_ON_NEW_PKT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_REALIGN_ON_NEW_PKT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_REALIGN_ON_NEW_PKT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_ALLOW_CONSEC_UPDN_SHIFT                    _MK_SHIFT_CONST(29)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_ALLOW_CONSEC_UPDN_FIELD                    _MK_FIELD_CONST(0x1, USB1_UTMIP_HSRX_CFG0_0_UTMIP_ALLOW_CONSEC_UPDN_SHIFT)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_ALLOW_CONSEC_UPDN_RANGE                    29:29
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_ALLOW_CONSEC_UPDN_WOFFSET                  0x0
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_ALLOW_CONSEC_UPDN_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_ALLOW_CONSEC_UPDN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_ALLOW_CONSEC_UPDN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_ALLOW_CONSEC_UPDN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_KEEP_PATT_ON_ACTIVE_SHIFT                  _MK_SHIFT_CONST(30)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_KEEP_PATT_ON_ACTIVE_FIELD                  _MK_FIELD_CONST(0x3, USB1_UTMIP_HSRX_CFG0_0_UTMIP_KEEP_PATT_ON_ACTIVE_SHIFT)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_KEEP_PATT_ON_ACTIVE_RANGE                  31:30
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_KEEP_PATT_ON_ACTIVE_WOFFSET                        0x0
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_KEEP_PATT_ON_ACTIVE_DEFAULT                        _MK_MASK_CONST(0x2)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_KEEP_PATT_ON_ACTIVE_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_KEEP_PATT_ON_ACTIVE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB1_UTMIP_HSRX_CFG0_0_UTMIP_KEEP_PATT_ON_ACTIVE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register USB1_UTMIP_HSRX_CFG1_0  
#define USB1_UTMIP_HSRX_CFG1_0                  _MK_ADDR_CONST(0x814)
#define USB1_UTMIP_HSRX_CFG1_0_SECURE                   0x0
#define USB1_UTMIP_HSRX_CFG1_0_WORD_COUNT                       0x1
#define USB1_UTMIP_HSRX_CFG1_0_RESET_VAL                        _MK_MASK_CONST(0x13)
#define USB1_UTMIP_HSRX_CFG1_0_RESET_MASK                       _MK_MASK_CONST(0x3f)
#define USB1_UTMIP_HSRX_CFG1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define USB1_UTMIP_HSRX_CFG1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB1_UTMIP_HSRX_CFG1_0_READ_MASK                        _MK_MASK_CONST(0x3f)
#define USB1_UTMIP_HSRX_CFG1_0_WRITE_MASK                       _MK_MASK_CONST(0x3f)
#define USB1_UTMIP_HSRX_CFG1_0_UTMIP_HS_ALLOW_KEEP_ALIVE_SHIFT                  _MK_SHIFT_CONST(0)
#define USB1_UTMIP_HSRX_CFG1_0_UTMIP_HS_ALLOW_KEEP_ALIVE_FIELD                  _MK_FIELD_CONST(0x1, USB1_UTMIP_HSRX_CFG1_0_UTMIP_HS_ALLOW_KEEP_ALIVE_SHIFT)
#define USB1_UTMIP_HSRX_CFG1_0_UTMIP_HS_ALLOW_KEEP_ALIVE_RANGE                  0:0
#define USB1_UTMIP_HSRX_CFG1_0_UTMIP_HS_ALLOW_KEEP_ALIVE_WOFFSET                        0x0
#define USB1_UTMIP_HSRX_CFG1_0_UTMIP_HS_ALLOW_KEEP_ALIVE_DEFAULT                        _MK_MASK_CONST(0x1)
#define USB1_UTMIP_HSRX_CFG1_0_UTMIP_HS_ALLOW_KEEP_ALIVE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB1_UTMIP_HSRX_CFG1_0_UTMIP_HS_ALLOW_KEEP_ALIVE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB1_UTMIP_HSRX_CFG1_0_UTMIP_HS_ALLOW_KEEP_ALIVE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB1_UTMIP_HSRX_CFG1_0_UTMIP_HS_SYNC_START_DLY_SHIFT                    _MK_SHIFT_CONST(1)
#define USB1_UTMIP_HSRX_CFG1_0_UTMIP_HS_SYNC_START_DLY_FIELD                    _MK_FIELD_CONST(0x1f, USB1_UTMIP_HSRX_CFG1_0_UTMIP_HS_SYNC_START_DLY_SHIFT)
#define USB1_UTMIP_HSRX_CFG1_0_UTMIP_HS_SYNC_START_DLY_RANGE                    5:1
#define USB1_UTMIP_HSRX_CFG1_0_UTMIP_HS_SYNC_START_DLY_WOFFSET                  0x0
#define USB1_UTMIP_HSRX_CFG1_0_UTMIP_HS_SYNC_START_DLY_DEFAULT                  _MK_MASK_CONST(0x9)
#define USB1_UTMIP_HSRX_CFG1_0_UTMIP_HS_SYNC_START_DLY_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define USB1_UTMIP_HSRX_CFG1_0_UTMIP_HS_SYNC_START_DLY_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB1_UTMIP_HSRX_CFG1_0_UTMIP_HS_SYNC_START_DLY_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register USB1_UTMIP_FSLSRX_CFG0_0  
#define USB1_UTMIP_FSLSRX_CFG0_0                        _MK_ADDR_CONST(0x818)
#define USB1_UTMIP_FSLSRX_CFG0_0_SECURE                         0x0
#define USB1_UTMIP_FSLSRX_CFG0_0_WORD_COUNT                     0x1
#define USB1_UTMIP_FSLSRX_CFG0_0_RESET_VAL                      _MK_MASK_CONST(0xfd548429)
#define USB1_UTMIP_FSLSRX_CFG0_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define USB1_UTMIP_FSLSRX_CFG0_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define USB1_UTMIP_FSLSRX_CFG0_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB1_UTMIP_FSLSRX_CFG0_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define USB1_UTMIP_FSLSRX_CFG0_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_COUNT_LIMIT_SHIFT                      _MK_SHIFT_CONST(0)
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_COUNT_LIMIT_FIELD                      _MK_FIELD_CONST(0x1, USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_COUNT_LIMIT_SHIFT)
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_COUNT_LIMIT_RANGE                      0:0
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_COUNT_LIMIT_WOFFSET                    0x0
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_COUNT_LIMIT_DEFAULT                    _MK_MASK_CONST(0x1)
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_COUNT_LIMIT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_COUNT_LIMIT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_COUNT_LIMIT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_COUNT_MAX_SHIFT                        _MK_SHIFT_CONST(1)
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_COUNT_MAX_FIELD                        _MK_FIELD_CONST(0x3f, USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_COUNT_MAX_SHIFT)
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_COUNT_MAX_RANGE                        6:1
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_COUNT_MAX_WOFFSET                      0x0
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_COUNT_MAX_DEFAULT                      _MK_MASK_CONST(0x14)
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_COUNT_MAX_DEFAULT_MASK                 _MK_MASK_CONST(0x3f)
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_COUNT_MAX_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_COUNT_MAX_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_WAIT_LIMIT_SHIFT                       _MK_SHIFT_CONST(7)
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_WAIT_LIMIT_FIELD                       _MK_FIELD_CONST(0x1, USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_WAIT_LIMIT_SHIFT)
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_WAIT_LIMIT_RANGE                       7:7
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_WAIT_LIMIT_WOFFSET                     0x0
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_WAIT_LIMIT_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_WAIT_LIMIT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_WAIT_LIMIT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_WAIT_LIMIT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_WAIT_MAX_SHIFT                 _MK_SHIFT_CONST(8)
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_WAIT_MAX_FIELD                 _MK_FIELD_CONST(0x3f, USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_WAIT_MAX_SHIFT)
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_WAIT_MAX_RANGE                 13:8
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_WAIT_MAX_WOFFSET                       0x0
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_WAIT_MAX_DEFAULT                       _MK_MASK_CONST(0x4)
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_WAIT_MAX_DEFAULT_MASK                  _MK_MASK_CONST(0x3f)
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_WAIT_MAX_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_WAIT_MAX_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_ACTIVE_ON_FULL_SYNC_SHIFT                   _MK_SHIFT_CONST(14)
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_ACTIVE_ON_FULL_SYNC_FIELD                   _MK_FIELD_CONST(0x1, USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_ACTIVE_ON_FULL_SYNC_SHIFT)
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_ACTIVE_ON_FULL_SYNC_RANGE                   14:14
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_ACTIVE_ON_FULL_SYNC_WOFFSET                 0x0
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_ACTIVE_ON_FULL_SYNC_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_ACTIVE_ON_FULL_SYNC_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_ACTIVE_ON_FULL_SYNC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_ACTIVE_ON_FULL_SYNC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_KCOUNT_LIMIT_SHIFT                  _MK_SHIFT_CONST(15)
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_KCOUNT_LIMIT_FIELD                  _MK_FIELD_CONST(0x1, USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_KCOUNT_LIMIT_SHIFT)
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_KCOUNT_LIMIT_RANGE                  15:15
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_KCOUNT_LIMIT_WOFFSET                        0x0
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_KCOUNT_LIMIT_DEFAULT                        _MK_MASK_CONST(0x1)
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_KCOUNT_LIMIT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_KCOUNT_LIMIT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_KCOUNT_LIMIT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_KCOUNT_MAX_SHIFT                    _MK_SHIFT_CONST(16)
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_KCOUNT_MAX_FIELD                    _MK_FIELD_CONST(0x3f, USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_KCOUNT_MAX_SHIFT)
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_KCOUNT_MAX_RANGE                    21:16
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_KCOUNT_MAX_WOFFSET                  0x0
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_KCOUNT_MAX_DEFAULT                  _MK_MASK_CONST(0x14)
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_KCOUNT_MAX_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_KCOUNT_MAX_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_KCOUNT_MAX_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_EOP_ENDS_AT_SE0_SHIFT                       _MK_SHIFT_CONST(22)
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_EOP_ENDS_AT_SE0_FIELD                       _MK_FIELD_CONST(0x1, USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_EOP_ENDS_AT_SE0_SHIFT)
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_EOP_ENDS_AT_SE0_RANGE                       22:22
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_EOP_ENDS_AT_SE0_WOFFSET                     0x0
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_EOP_ENDS_AT_SE0_DEFAULT                     _MK_MASK_CONST(0x1)
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_EOP_ENDS_AT_SE0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_EOP_ENDS_AT_SE0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_EOP_ENDS_AT_SE0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_LWR_DRIBBLE_SIZE_SHIFT                      _MK_SHIFT_CONST(23)
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_LWR_DRIBBLE_SIZE_FIELD                      _MK_FIELD_CONST(0x7, USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_LWR_DRIBBLE_SIZE_SHIFT)
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_LWR_DRIBBLE_SIZE_RANGE                      25:23
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_LWR_DRIBBLE_SIZE_WOFFSET                    0x0
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_LWR_DRIBBLE_SIZE_DEFAULT                    _MK_MASK_CONST(0x2)
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_LWR_DRIBBLE_SIZE_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_LWR_DRIBBLE_SIZE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_LWR_DRIBBLE_SIZE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_UPR_DRIBBLE_SIZE_SHIFT                      _MK_SHIFT_CONST(26)
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_UPR_DRIBBLE_SIZE_FIELD                      _MK_FIELD_CONST(0x7, USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_UPR_DRIBBLE_SIZE_SHIFT)
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_UPR_DRIBBLE_SIZE_RANGE                      28:26
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_UPR_DRIBBLE_SIZE_WOFFSET                    0x0
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_UPR_DRIBBLE_SIZE_DEFAULT                    _MK_MASK_CONST(0x7)
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_UPR_DRIBBLE_SIZE_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_UPR_DRIBBLE_SIZE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_UPR_DRIBBLE_SIZE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SERIAL_SE0_RCV_SHIFT                        _MK_SHIFT_CONST(29)
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SERIAL_SE0_RCV_FIELD                        _MK_FIELD_CONST(0x1, USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SERIAL_SE0_RCV_SHIFT)
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SERIAL_SE0_RCV_RANGE                        29:29
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SERIAL_SE0_RCV_WOFFSET                      0x0
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SERIAL_SE0_RCV_DEFAULT                      _MK_MASK_CONST(0x1)
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SERIAL_SE0_RCV_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SERIAL_SE0_RCV_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SERIAL_SE0_RCV_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SE1_FILTER_SHIFT                    _MK_SHIFT_CONST(30)
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SE1_FILTER_FIELD                    _MK_FIELD_CONST(0x1, USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SE1_FILTER_SHIFT)
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SE1_FILTER_RANGE                    30:30
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SE1_FILTER_WOFFSET                  0x0
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SE1_FILTER_DEFAULT                  _MK_MASK_CONST(0x1)
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SE1_FILTER_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SE1_FILTER_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SE1_FILTER_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SE1_DRIBBLE_FILTER_SHIFT                    _MK_SHIFT_CONST(31)
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SE1_DRIBBLE_FILTER_FIELD                    _MK_FIELD_CONST(0x1, USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SE1_DRIBBLE_FILTER_SHIFT)
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SE1_DRIBBLE_FILTER_RANGE                    31:31
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SE1_DRIBBLE_FILTER_WOFFSET                  0x0
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SE1_DRIBBLE_FILTER_DEFAULT                  _MK_MASK_CONST(0x1)
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SE1_DRIBBLE_FILTER_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SE1_DRIBBLE_FILTER_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB1_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SE1_DRIBBLE_FILTER_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register USB1_UTMIP_FSLSRX_CFG1_0  
#define USB1_UTMIP_FSLSRX_CFG1_0                        _MK_ADDR_CONST(0x81c)
#define USB1_UTMIP_FSLSRX_CFG1_0_SECURE                         0x0
#define USB1_UTMIP_FSLSRX_CFG1_0_WORD_COUNT                     0x1
#define USB1_UTMIP_FSLSRX_CFG1_0_RESET_VAL                      _MK_MASK_CONST(0x2267400)
#define USB1_UTMIP_FSLSRX_CFG1_0_RESET_MASK                     _MK_MASK_CONST(0x7ffffff)
#define USB1_UTMIP_FSLSRX_CFG1_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define USB1_UTMIP_FSLSRX_CFG1_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB1_UTMIP_FSLSRX_CFG1_0_READ_MASK                      _MK_MASK_CONST(0x7ffffff)
#define USB1_UTMIP_FSLSRX_CFG1_0_WRITE_MASK                     _MK_MASK_CONST(0x7ffffff)
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_EOP_LENGTH_SHIFT                      _MK_SHIFT_CONST(0)
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_EOP_LENGTH_FIELD                      _MK_FIELD_CONST(0x1, USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_EOP_LENGTH_SHIFT)
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_EOP_LENGTH_RANGE                      0:0
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_EOP_LENGTH_WOFFSET                    0x0
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_EOP_LENGTH_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_EOP_LENGTH_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_EOP_LENGTH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_EOP_LENGTH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_DEBOUNCE_SHIFT                        _MK_SHIFT_CONST(1)
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_DEBOUNCE_FIELD                        _MK_FIELD_CONST(0x1, USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_DEBOUNCE_SHIFT)
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_DEBOUNCE_RANGE                        1:1
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_DEBOUNCE_WOFFSET                      0x0
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_DEBOUNCE_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_DEBOUNCE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_DEBOUNCE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_DEBOUNCE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_WEAK_SYNC_SHIFT                       _MK_SHIFT_CONST(2)
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_WEAK_SYNC_FIELD                       _MK_FIELD_CONST(0x1, USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_WEAK_SYNC_SHIFT)
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_WEAK_SYNC_RANGE                       2:2
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_WEAK_SYNC_WOFFSET                     0x0
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_WEAK_SYNC_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_WEAK_SYNC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_WEAK_SYNC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_WEAK_SYNC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_LENIENT_DRIBBLE_SHIFT                 _MK_SHIFT_CONST(3)
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_LENIENT_DRIBBLE_FIELD                 _MK_FIELD_CONST(0x1, USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_LENIENT_DRIBBLE_SHIFT)
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_LENIENT_DRIBBLE_RANGE                 3:3
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_LENIENT_DRIBBLE_WOFFSET                       0x0
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_LENIENT_DRIBBLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_LENIENT_DRIBBLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_LENIENT_DRIBBLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_LENIENT_DRIBBLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_LENIENT_DRIBBLE_SHIFT                 _MK_SHIFT_CONST(4)
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_LENIENT_DRIBBLE_FIELD                 _MK_FIELD_CONST(0x1, USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_LENIENT_DRIBBLE_SHIFT)
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_LENIENT_DRIBBLE_RANGE                 4:4
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_LENIENT_DRIBBLE_WOFFSET                       0x0
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_LENIENT_DRIBBLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_LENIENT_DRIBBLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_LENIENT_DRIBBLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_LENIENT_DRIBBLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_SE0_COUNT_SHIFT                       _MK_SHIFT_CONST(5)
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_SE0_COUNT_FIELD                       _MK_FIELD_CONST(0x3f, USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_SE0_COUNT_SHIFT)
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_SE0_COUNT_RANGE                       10:5
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_SE0_COUNT_WOFFSET                     0x0
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_SE0_COUNT_DEFAULT                     _MK_MASK_CONST(0x20)
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_SE0_COUNT_DEFAULT_MASK                        _MK_MASK_CONST(0x3f)
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_SE0_COUNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_SE0_COUNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_EOP_START_COUNT_SHIFT                 _MK_SHIFT_CONST(11)
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_EOP_START_COUNT_FIELD                 _MK_FIELD_CONST(0x3f, USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_EOP_START_COUNT_SHIFT)
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_EOP_START_COUNT_RANGE                 16:11
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_EOP_START_COUNT_WOFFSET                       0x0
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_EOP_START_COUNT_DEFAULT                       _MK_MASK_CONST(0xe)
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_EOP_START_COUNT_DEFAULT_MASK                  _MK_MASK_CONST(0x3f)
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_EOP_START_COUNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_EOP_START_COUNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_EXTRACTION_COUNT_SHIFT                        _MK_SHIFT_CONST(17)
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_EXTRACTION_COUNT_FIELD                        _MK_FIELD_CONST(0x3f, USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_EXTRACTION_COUNT_SHIFT)
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_EXTRACTION_COUNT_RANGE                        22:17
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_EXTRACTION_COUNT_WOFFSET                      0x0
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_EXTRACTION_COUNT_DEFAULT                      _MK_MASK_CONST(0x13)
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_EXTRACTION_COUNT_DEFAULT_MASK                 _MK_MASK_CONST(0x3f)
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_EXTRACTION_COUNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_EXTRACTION_COUNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_BOUNCE_LENGTH_SHIFT                   _MK_SHIFT_CONST(23)
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_BOUNCE_LENGTH_FIELD                   _MK_FIELD_CONST(0x7, USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_BOUNCE_LENGTH_SHIFT)
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_BOUNCE_LENGTH_RANGE                   25:23
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_BOUNCE_LENGTH_WOFFSET                 0x0
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_BOUNCE_LENGTH_DEFAULT                 _MK_MASK_CONST(0x4)
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_BOUNCE_LENGTH_DEFAULT_MASK                    _MK_MASK_CONST(0x7)
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_BOUNCE_LENGTH_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_BOUNCE_LENGTH_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_EARLY_LINE_STATE_FILTER_SHIFT                    _MK_SHIFT_CONST(26)
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_EARLY_LINE_STATE_FILTER_FIELD                    _MK_FIELD_CONST(0x1, USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_EARLY_LINE_STATE_FILTER_SHIFT)
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_EARLY_LINE_STATE_FILTER_RANGE                    26:26
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_EARLY_LINE_STATE_FILTER_WOFFSET                  0x0
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_EARLY_LINE_STATE_FILTER_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_EARLY_LINE_STATE_FILTER_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_EARLY_LINE_STATE_FILTER_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB1_UTMIP_FSLSRX_CFG1_0_UTMIP_EARLY_LINE_STATE_FILTER_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register USB1_UTMIP_TX_CFG0_0  
#define USB1_UTMIP_TX_CFG0_0                    _MK_ADDR_CONST(0x820)
#define USB1_UTMIP_TX_CFG0_0_SECURE                     0x0
#define USB1_UTMIP_TX_CFG0_0_WORD_COUNT                         0x1
#define USB1_UTMIP_TX_CFG0_0_RESET_VAL                  _MK_MASK_CONST(0x10200)
#define USB1_UTMIP_TX_CFG0_0_RESET_MASK                         _MK_MASK_CONST(0xfffff)
#define USB1_UTMIP_TX_CFG0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define USB1_UTMIP_TX_CFG0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB1_UTMIP_TX_CFG0_0_READ_MASK                  _MK_MASK_CONST(0xfffff)
#define USB1_UTMIP_TX_CFG0_0_WRITE_MASK                         _MK_MASK_CONST(0xfffff)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_NO_SYNC_NO_EOP_SHIFT                 _MK_SHIFT_CONST(0)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_NO_SYNC_NO_EOP_FIELD                 _MK_FIELD_CONST(0x1, USB1_UTMIP_TX_CFG0_0_UTMIP_NO_SYNC_NO_EOP_SHIFT)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_NO_SYNC_NO_EOP_RANGE                 0:0
#define USB1_UTMIP_TX_CFG0_0_UTMIP_NO_SYNC_NO_EOP_WOFFSET                       0x0
#define USB1_UTMIP_TX_CFG0_0_UTMIP_NO_SYNC_NO_EOP_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_NO_SYNC_NO_EOP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_NO_SYNC_NO_EOP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_NO_SYNC_NO_EOP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB1_UTMIP_TX_CFG0_0_UTMIP_NO_ENCODING_SHIFT                    _MK_SHIFT_CONST(1)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_NO_ENCODING_FIELD                    _MK_FIELD_CONST(0x1, USB1_UTMIP_TX_CFG0_0_UTMIP_NO_ENCODING_SHIFT)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_NO_ENCODING_RANGE                    1:1
#define USB1_UTMIP_TX_CFG0_0_UTMIP_NO_ENCODING_WOFFSET                  0x0
#define USB1_UTMIP_TX_CFG0_0_UTMIP_NO_ENCODING_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_NO_ENCODING_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_NO_ENCODING_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_NO_ENCODING_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB1_UTMIP_TX_CFG0_0_UTMIP_NO_STUFFING_SHIFT                    _MK_SHIFT_CONST(2)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_NO_STUFFING_FIELD                    _MK_FIELD_CONST(0x1, USB1_UTMIP_TX_CFG0_0_UTMIP_NO_STUFFING_SHIFT)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_NO_STUFFING_RANGE                    2:2
#define USB1_UTMIP_TX_CFG0_0_UTMIP_NO_STUFFING_WOFFSET                  0x0
#define USB1_UTMIP_TX_CFG0_0_UTMIP_NO_STUFFING_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_NO_STUFFING_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_NO_STUFFING_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_NO_STUFFING_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB1_UTMIP_TX_CFG0_0_UTMIP_SOF_ON_NO_ENCODE_SHIFT                       _MK_SHIFT_CONST(3)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_SOF_ON_NO_ENCODE_FIELD                       _MK_FIELD_CONST(0x1, USB1_UTMIP_TX_CFG0_0_UTMIP_SOF_ON_NO_ENCODE_SHIFT)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_SOF_ON_NO_ENCODE_RANGE                       3:3
#define USB1_UTMIP_TX_CFG0_0_UTMIP_SOF_ON_NO_ENCODE_WOFFSET                     0x0
#define USB1_UTMIP_TX_CFG0_0_UTMIP_SOF_ON_NO_ENCODE_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_SOF_ON_NO_ENCODE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_SOF_ON_NO_ENCODE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_SOF_ON_NO_ENCODE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define USB1_UTMIP_TX_CFG0_0_UTMIP_SOF_ON_NO_STUFF_SHIFT                        _MK_SHIFT_CONST(4)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_SOF_ON_NO_STUFF_FIELD                        _MK_FIELD_CONST(0x1, USB1_UTMIP_TX_CFG0_0_UTMIP_SOF_ON_NO_STUFF_SHIFT)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_SOF_ON_NO_STUFF_RANGE                        4:4
#define USB1_UTMIP_TX_CFG0_0_UTMIP_SOF_ON_NO_STUFF_WOFFSET                      0x0
#define USB1_UTMIP_TX_CFG0_0_UTMIP_SOF_ON_NO_STUFF_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_SOF_ON_NO_STUFF_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_SOF_ON_NO_STUFF_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_SOF_ON_NO_STUFF_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB1_UTMIP_TX_CFG0_0_UTMIP_SIE_RESUME_ON_LINESTATE_SHIFT                        _MK_SHIFT_CONST(5)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_SIE_RESUME_ON_LINESTATE_FIELD                        _MK_FIELD_CONST(0x1, USB1_UTMIP_TX_CFG0_0_UTMIP_SIE_RESUME_ON_LINESTATE_SHIFT)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_SIE_RESUME_ON_LINESTATE_RANGE                        5:5
#define USB1_UTMIP_TX_CFG0_0_UTMIP_SIE_RESUME_ON_LINESTATE_WOFFSET                      0x0
#define USB1_UTMIP_TX_CFG0_0_UTMIP_SIE_RESUME_ON_LINESTATE_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_SIE_RESUME_ON_LINESTATE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_SIE_RESUME_ON_LINESTATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_SIE_RESUME_ON_LINESTATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB1_UTMIP_TX_CFG0_0_UTMIP_HS_PREAMBLE_OUTPUT_ENABLE_SHIFT                      _MK_SHIFT_CONST(6)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_HS_PREAMBLE_OUTPUT_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, USB1_UTMIP_TX_CFG0_0_UTMIP_HS_PREAMBLE_OUTPUT_ENABLE_SHIFT)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_HS_PREAMBLE_OUTPUT_ENABLE_RANGE                      6:6
#define USB1_UTMIP_TX_CFG0_0_UTMIP_HS_PREAMBLE_OUTPUT_ENABLE_WOFFSET                    0x0
#define USB1_UTMIP_TX_CFG0_0_UTMIP_HS_PREAMBLE_OUTPUT_ENABLE_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_HS_PREAMBLE_OUTPUT_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_HS_PREAMBLE_OUTPUT_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_HS_PREAMBLE_OUTPUT_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB1_UTMIP_TX_CFG0_0_UTMIP_HS_POSTAMBLE_OUTPUT_ENABLE_SHIFT                     _MK_SHIFT_CONST(7)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_HS_POSTAMBLE_OUTPUT_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, USB1_UTMIP_TX_CFG0_0_UTMIP_HS_POSTAMBLE_OUTPUT_ENABLE_SHIFT)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_HS_POSTAMBLE_OUTPUT_ENABLE_RANGE                     7:7
#define USB1_UTMIP_TX_CFG0_0_UTMIP_HS_POSTAMBLE_OUTPUT_ENABLE_WOFFSET                   0x0
#define USB1_UTMIP_TX_CFG0_0_UTMIP_HS_POSTAMBLE_OUTPUT_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_HS_POSTAMBLE_OUTPUT_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_HS_POSTAMBLE_OUTPUT_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_HS_POSTAMBLE_OUTPUT_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB1_UTMIP_TX_CFG0_0_UTMIP_HS_DISCON_DISABLE_SHIFT                      _MK_SHIFT_CONST(8)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_HS_DISCON_DISABLE_FIELD                      _MK_FIELD_CONST(0x1, USB1_UTMIP_TX_CFG0_0_UTMIP_HS_DISCON_DISABLE_SHIFT)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_HS_DISCON_DISABLE_RANGE                      8:8
#define USB1_UTMIP_TX_CFG0_0_UTMIP_HS_DISCON_DISABLE_WOFFSET                    0x0
#define USB1_UTMIP_TX_CFG0_0_UTMIP_HS_DISCON_DISABLE_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_HS_DISCON_DISABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_HS_DISCON_DISABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_HS_DISCON_DISABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB1_UTMIP_TX_CFG0_0_UTMIP_HS_DISCON_EOP_ONLY_SHIFT                     _MK_SHIFT_CONST(9)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_HS_DISCON_EOP_ONLY_FIELD                     _MK_FIELD_CONST(0x1, USB1_UTMIP_TX_CFG0_0_UTMIP_HS_DISCON_EOP_ONLY_SHIFT)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_HS_DISCON_EOP_ONLY_RANGE                     9:9
#define USB1_UTMIP_TX_CFG0_0_UTMIP_HS_DISCON_EOP_ONLY_WOFFSET                   0x0
#define USB1_UTMIP_TX_CFG0_0_UTMIP_HS_DISCON_EOP_ONLY_DEFAULT                   _MK_MASK_CONST(0x1)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_HS_DISCON_EOP_ONLY_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_HS_DISCON_EOP_ONLY_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_HS_DISCON_EOP_ONLY_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB1_UTMIP_TX_CFG0_0_UTMIP_HS_TX_IPG_DLY_SHIFT                  _MK_SHIFT_CONST(10)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_HS_TX_IPG_DLY_FIELD                  _MK_FIELD_CONST(0x1f, USB1_UTMIP_TX_CFG0_0_UTMIP_HS_TX_IPG_DLY_SHIFT)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_HS_TX_IPG_DLY_RANGE                  14:10
#define USB1_UTMIP_TX_CFG0_0_UTMIP_HS_TX_IPG_DLY_WOFFSET                        0x0
#define USB1_UTMIP_TX_CFG0_0_UTMIP_HS_TX_IPG_DLY_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_HS_TX_IPG_DLY_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_HS_TX_IPG_DLY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_HS_TX_IPG_DLY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB1_UTMIP_TX_CFG0_0_UTMIP_HS_READY_WAIT_FOR_VALID_SHIFT                        _MK_SHIFT_CONST(15)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_HS_READY_WAIT_FOR_VALID_FIELD                        _MK_FIELD_CONST(0x1, USB1_UTMIP_TX_CFG0_0_UTMIP_HS_READY_WAIT_FOR_VALID_SHIFT)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_HS_READY_WAIT_FOR_VALID_RANGE                        15:15
#define USB1_UTMIP_TX_CFG0_0_UTMIP_HS_READY_WAIT_FOR_VALID_WOFFSET                      0x0
#define USB1_UTMIP_TX_CFG0_0_UTMIP_HS_READY_WAIT_FOR_VALID_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_HS_READY_WAIT_FOR_VALID_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_HS_READY_WAIT_FOR_VALID_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_HS_READY_WAIT_FOR_VALID_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB1_UTMIP_TX_CFG0_0_UTMIP_FSLS_ALLOW_SOP_TX_STUFF_ERR_SHIFT                    _MK_SHIFT_CONST(16)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_FSLS_ALLOW_SOP_TX_STUFF_ERR_FIELD                    _MK_FIELD_CONST(0x1, USB1_UTMIP_TX_CFG0_0_UTMIP_FSLS_ALLOW_SOP_TX_STUFF_ERR_SHIFT)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_FSLS_ALLOW_SOP_TX_STUFF_ERR_RANGE                    16:16
#define USB1_UTMIP_TX_CFG0_0_UTMIP_FSLS_ALLOW_SOP_TX_STUFF_ERR_WOFFSET                  0x0
#define USB1_UTMIP_TX_CFG0_0_UTMIP_FSLS_ALLOW_SOP_TX_STUFF_ERR_DEFAULT                  _MK_MASK_CONST(0x1)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_FSLS_ALLOW_SOP_TX_STUFF_ERR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_FSLS_ALLOW_SOP_TX_STUFF_ERR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_FSLS_ALLOW_SOP_TX_STUFF_ERR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB1_UTMIP_TX_CFG0_0_UTMIP_FS_PREAMBLE_OUTPUT_ENABLE_SHIFT                      _MK_SHIFT_CONST(17)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_FS_PREAMBLE_OUTPUT_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, USB1_UTMIP_TX_CFG0_0_UTMIP_FS_PREAMBLE_OUTPUT_ENABLE_SHIFT)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_FS_PREAMBLE_OUTPUT_ENABLE_RANGE                      17:17
#define USB1_UTMIP_TX_CFG0_0_UTMIP_FS_PREAMBLE_OUTPUT_ENABLE_WOFFSET                    0x0
#define USB1_UTMIP_TX_CFG0_0_UTMIP_FS_PREAMBLE_OUTPUT_ENABLE_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_FS_PREAMBLE_OUTPUT_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_FS_PREAMBLE_OUTPUT_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_FS_PREAMBLE_OUTPUT_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB1_UTMIP_TX_CFG0_0_UTMIP_FS_POSTAMBLE_OUTPUT_ENABLE_SHIFT                     _MK_SHIFT_CONST(18)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_FS_POSTAMBLE_OUTPUT_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, USB1_UTMIP_TX_CFG0_0_UTMIP_FS_POSTAMBLE_OUTPUT_ENABLE_SHIFT)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_FS_POSTAMBLE_OUTPUT_ENABLE_RANGE                     18:18
#define USB1_UTMIP_TX_CFG0_0_UTMIP_FS_POSTAMBLE_OUTPUT_ENABLE_WOFFSET                   0x0
#define USB1_UTMIP_TX_CFG0_0_UTMIP_FS_POSTAMBLE_OUTPUT_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_FS_POSTAMBLE_OUTPUT_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_FS_POSTAMBLE_OUTPUT_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_FS_POSTAMBLE_OUTPUT_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB1_UTMIP_TX_CFG0_0_UTMIP_FS_PREAMBLE_J_SHIFT                  _MK_SHIFT_CONST(19)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_FS_PREAMBLE_J_FIELD                  _MK_FIELD_CONST(0x1, USB1_UTMIP_TX_CFG0_0_UTMIP_FS_PREAMBLE_J_SHIFT)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_FS_PREAMBLE_J_RANGE                  19:19
#define USB1_UTMIP_TX_CFG0_0_UTMIP_FS_PREAMBLE_J_WOFFSET                        0x0
#define USB1_UTMIP_TX_CFG0_0_UTMIP_FS_PREAMBLE_J_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_FS_PREAMBLE_J_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_FS_PREAMBLE_J_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB1_UTMIP_TX_CFG0_0_UTMIP_FS_PREAMBLE_J_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register USB1_UTMIP_MISC_CFG0_0  
#define USB1_UTMIP_MISC_CFG0_0                  _MK_ADDR_CONST(0x824)
#define USB1_UTMIP_MISC_CFG0_0_SECURE                   0x0
#define USB1_UTMIP_MISC_CFG0_0_WORD_COUNT                       0x1
#define USB1_UTMIP_MISC_CFG0_0_RESET_VAL                        _MK_MASK_CONST(0x3e00078)
#define USB1_UTMIP_MISC_CFG0_0_RESET_MASK                       _MK_MASK_CONST(0x7fffffff)
#define USB1_UTMIP_MISC_CFG0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG0_0_READ_MASK                        _MK_MASK_CONST(0x7fffffff)
#define USB1_UTMIP_MISC_CFG0_0_WRITE_MASK                       _MK_MASK_CONST(0x7fffffff)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_COMB_TERMS_SHIFT                   _MK_SHIFT_CONST(0)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_COMB_TERMS_FIELD                   _MK_FIELD_CONST(0x1, USB1_UTMIP_MISC_CFG0_0_UTMIP_COMB_TERMS_SHIFT)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_COMB_TERMS_RANGE                   0:0
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_COMB_TERMS_WOFFSET                 0x0
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_COMB_TERMS_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_COMB_TERMS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_COMB_TERMS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_COMB_TERMS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB1_UTMIP_MISC_CFG0_0_UTMIP_ALWAYS_FREE_RUNNING_TERMS_SHIFT                    _MK_SHIFT_CONST(1)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_ALWAYS_FREE_RUNNING_TERMS_FIELD                    _MK_FIELD_CONST(0x1, USB1_UTMIP_MISC_CFG0_0_UTMIP_ALWAYS_FREE_RUNNING_TERMS_SHIFT)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_ALWAYS_FREE_RUNNING_TERMS_RANGE                    1:1
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_ALWAYS_FREE_RUNNING_TERMS_WOFFSET                  0x0
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_ALWAYS_FREE_RUNNING_TERMS_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_ALWAYS_FREE_RUNNING_TERMS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_ALWAYS_FREE_RUNNING_TERMS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_ALWAYS_FREE_RUNNING_TERMS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB1_UTMIP_MISC_CFG0_0_UTMIP_NEVER_FREE_RUNNING_TERMS_SHIFT                     _MK_SHIFT_CONST(2)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_NEVER_FREE_RUNNING_TERMS_FIELD                     _MK_FIELD_CONST(0x1, USB1_UTMIP_MISC_CFG0_0_UTMIP_NEVER_FREE_RUNNING_TERMS_SHIFT)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_NEVER_FREE_RUNNING_TERMS_RANGE                     2:2
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_NEVER_FREE_RUNNING_TERMS_WOFFSET                   0x0
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_NEVER_FREE_RUNNING_TERMS_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_NEVER_FREE_RUNNING_TERMS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_NEVER_FREE_RUNNING_TERMS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_NEVER_FREE_RUNNING_TERMS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB1_UTMIP_MISC_CFG0_0_UTMIP_NO_FREE_ON_SUSPEND_SHIFT                   _MK_SHIFT_CONST(3)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_NO_FREE_ON_SUSPEND_FIELD                   _MK_FIELD_CONST(0x1, USB1_UTMIP_MISC_CFG0_0_UTMIP_NO_FREE_ON_SUSPEND_SHIFT)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_NO_FREE_ON_SUSPEND_RANGE                   3:3
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_NO_FREE_ON_SUSPEND_WOFFSET                 0x0
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_NO_FREE_ON_SUSPEND_DEFAULT                 _MK_MASK_CONST(0x1)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_NO_FREE_ON_SUSPEND_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_NO_FREE_ON_SUSPEND_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_NO_FREE_ON_SUSPEND_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB1_UTMIP_MISC_CFG0_0_UTMIP_STABLE_ALL_SHIFT                   _MK_SHIFT_CONST(4)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_STABLE_ALL_FIELD                   _MK_FIELD_CONST(0x1, USB1_UTMIP_MISC_CFG0_0_UTMIP_STABLE_ALL_SHIFT)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_STABLE_ALL_RANGE                   4:4
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_STABLE_ALL_WOFFSET                 0x0
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_STABLE_ALL_DEFAULT                 _MK_MASK_CONST(0x1)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_STABLE_ALL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_STABLE_ALL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_STABLE_ALL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB1_UTMIP_MISC_CFG0_0_UTMIP_STABLE_COUNT_SHIFT                 _MK_SHIFT_CONST(5)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_STABLE_COUNT_FIELD                 _MK_FIELD_CONST(0x7, USB1_UTMIP_MISC_CFG0_0_UTMIP_STABLE_COUNT_SHIFT)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_STABLE_COUNT_RANGE                 7:5
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_STABLE_COUNT_WOFFSET                       0x0
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_STABLE_COUNT_DEFAULT                       _MK_MASK_CONST(0x3)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_STABLE_COUNT_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_STABLE_COUNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_STABLE_COUNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB1_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLDN_DM_SHIFT                      _MK_SHIFT_CONST(8)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLDN_DM_FIELD                      _MK_FIELD_CONST(0x1, USB1_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLDN_DM_SHIFT)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLDN_DM_RANGE                      8:8
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLDN_DM_WOFFSET                    0x0
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLDN_DM_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLDN_DM_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLDN_DM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLDN_DM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB1_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLDN_DP_SHIFT                      _MK_SHIFT_CONST(9)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLDN_DP_FIELD                      _MK_FIELD_CONST(0x1, USB1_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLDN_DP_SHIFT)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLDN_DP_RANGE                      9:9
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLDN_DP_WOFFSET                    0x0
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLDN_DP_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLDN_DP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLDN_DP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLDN_DP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB1_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLUP_DM_SHIFT                      _MK_SHIFT_CONST(10)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLUP_DM_FIELD                      _MK_FIELD_CONST(0x1, USB1_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLUP_DM_SHIFT)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLUP_DM_RANGE                      10:10
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLUP_DM_WOFFSET                    0x0
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLUP_DM_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLUP_DM_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLUP_DM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLUP_DM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB1_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLUP_DP_SHIFT                      _MK_SHIFT_CONST(11)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLUP_DP_FIELD                      _MK_FIELD_CONST(0x1, USB1_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLUP_DP_SHIFT)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLUP_DP_RANGE                      11:11
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLUP_DP_WOFFSET                    0x0
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLUP_DP_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLUP_DP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLUP_DP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLUP_DP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB1_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLDN_DM_SHIFT                    _MK_SHIFT_CONST(12)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLDN_DM_FIELD                    _MK_FIELD_CONST(0x1, USB1_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLDN_DM_SHIFT)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLDN_DM_RANGE                    12:12
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLDN_DM_WOFFSET                  0x0
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLDN_DM_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLDN_DM_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLDN_DM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLDN_DM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB1_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLDN_DP_SHIFT                    _MK_SHIFT_CONST(13)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLDN_DP_FIELD                    _MK_FIELD_CONST(0x1, USB1_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLDN_DP_SHIFT)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLDN_DP_RANGE                    13:13
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLDN_DP_WOFFSET                  0x0
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLDN_DP_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLDN_DP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLDN_DP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLDN_DP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB1_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLUP_DM_SHIFT                    _MK_SHIFT_CONST(14)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLUP_DM_FIELD                    _MK_FIELD_CONST(0x1, USB1_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLUP_DM_SHIFT)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLUP_DM_RANGE                    14:14
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLUP_DM_WOFFSET                  0x0
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLUP_DM_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLUP_DM_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLUP_DM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLUP_DM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB1_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLUP_DP_SHIFT                    _MK_SHIFT_CONST(15)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLUP_DP_FIELD                    _MK_FIELD_CONST(0x1, USB1_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLUP_DP_SHIFT)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLUP_DP_RANGE                    15:15
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLUP_DP_WOFFSET                  0x0
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLUP_DP_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLUP_DP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLUP_DP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLUP_DP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB1_UTMIP_MISC_CFG0_0_UTMIP_FORCE_HS_TERM_SHIFT                        _MK_SHIFT_CONST(16)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_FORCE_HS_TERM_FIELD                        _MK_FIELD_CONST(0x1, USB1_UTMIP_MISC_CFG0_0_UTMIP_FORCE_HS_TERM_SHIFT)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_FORCE_HS_TERM_RANGE                        16:16
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_FORCE_HS_TERM_WOFFSET                      0x0
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_FORCE_HS_TERM_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_FORCE_HS_TERM_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_FORCE_HS_TERM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_FORCE_HS_TERM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB1_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_HS_TERM_SHIFT                      _MK_SHIFT_CONST(17)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_HS_TERM_FIELD                      _MK_FIELD_CONST(0x1, USB1_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_HS_TERM_SHIFT)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_HS_TERM_RANGE                      17:17
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_HS_TERM_WOFFSET                    0x0
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_HS_TERM_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_HS_TERM_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_HS_TERM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_HS_TERM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB1_UTMIP_MISC_CFG0_0_UTMIP_FORCE_HS_CLOCK_ON_SHIFT                    _MK_SHIFT_CONST(18)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_FORCE_HS_CLOCK_ON_FIELD                    _MK_FIELD_CONST(0x1, USB1_UTMIP_MISC_CFG0_0_UTMIP_FORCE_HS_CLOCK_ON_SHIFT)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_FORCE_HS_CLOCK_ON_RANGE                    18:18
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_FORCE_HS_CLOCK_ON_WOFFSET                  0x0
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_FORCE_HS_CLOCK_ON_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_FORCE_HS_CLOCK_ON_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_FORCE_HS_CLOCK_ON_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_FORCE_HS_CLOCK_ON_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB1_UTMIP_MISC_CFG0_0_UTMIP_INJECT_ERROR_TYPE_SHIFT                    _MK_SHIFT_CONST(19)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_INJECT_ERROR_TYPE_FIELD                    _MK_FIELD_CONST(0x3, USB1_UTMIP_MISC_CFG0_0_UTMIP_INJECT_ERROR_TYPE_SHIFT)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_INJECT_ERROR_TYPE_RANGE                    20:19
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_INJECT_ERROR_TYPE_WOFFSET                  0x0
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_INJECT_ERROR_TYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_INJECT_ERROR_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_INJECT_ERROR_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_INJECT_ERROR_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_INJECT_ERROR_TYPE_DISABLE                  _MK_ENUM_CONST(0)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_INJECT_ERROR_TYPE_BIT_ERR                  _MK_ENUM_CONST(1)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_INJECT_ERROR_TYPE_RX_ERR                   _MK_ENUM_CONST(2)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_INJECT_ERROR_TYPE_BIT_RX_ERR                       _MK_ENUM_CONST(3)

#define USB1_UTMIP_MISC_CFG0_0_UTMIP_LS_TO_FS_SKIP_4MS_SHIFT                    _MK_SHIFT_CONST(21)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_LS_TO_FS_SKIP_4MS_FIELD                    _MK_FIELD_CONST(0x1, USB1_UTMIP_MISC_CFG0_0_UTMIP_LS_TO_FS_SKIP_4MS_SHIFT)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_LS_TO_FS_SKIP_4MS_RANGE                    21:21
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_LS_TO_FS_SKIP_4MS_WOFFSET                  0x0
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_LS_TO_FS_SKIP_4MS_DEFAULT                  _MK_MASK_CONST(0x1)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_LS_TO_FS_SKIP_4MS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_LS_TO_FS_SKIP_4MS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_LS_TO_FS_SKIP_4MS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB1_UTMIP_MISC_CFG0_0_UTMIP_SUSPEND_EXIT_ON_EDGE_SHIFT                 _MK_SHIFT_CONST(22)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_SUSPEND_EXIT_ON_EDGE_FIELD                 _MK_FIELD_CONST(0x1, USB1_UTMIP_MISC_CFG0_0_UTMIP_SUSPEND_EXIT_ON_EDGE_SHIFT)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_SUSPEND_EXIT_ON_EDGE_RANGE                 22:22
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_SUSPEND_EXIT_ON_EDGE_WOFFSET                       0x0
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_SUSPEND_EXIT_ON_EDGE_DEFAULT                       _MK_MASK_CONST(0x1)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_SUSPEND_EXIT_ON_EDGE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_SUSPEND_EXIT_ON_EDGE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_SUSPEND_EXIT_ON_EDGE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB1_UTMIP_MISC_CFG0_0_UTMIP_FORCE_FS_DISABLE_ON_DEV_CHIRP_SHIFT                        _MK_SHIFT_CONST(23)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_FORCE_FS_DISABLE_ON_DEV_CHIRP_FIELD                        _MK_FIELD_CONST(0x1, USB1_UTMIP_MISC_CFG0_0_UTMIP_FORCE_FS_DISABLE_ON_DEV_CHIRP_SHIFT)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_FORCE_FS_DISABLE_ON_DEV_CHIRP_RANGE                        23:23
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_FORCE_FS_DISABLE_ON_DEV_CHIRP_WOFFSET                      0x0
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_FORCE_FS_DISABLE_ON_DEV_CHIRP_DEFAULT                      _MK_MASK_CONST(0x1)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_FORCE_FS_DISABLE_ON_DEV_CHIRP_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_FORCE_FS_DISABLE_ON_DEV_CHIRP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_FORCE_FS_DISABLE_ON_DEV_CHIRP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB1_UTMIP_MISC_CFG0_0_UTMIP_ALLOW_LS_ON_SOFT_DISCON_SHIFT                      _MK_SHIFT_CONST(24)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_ALLOW_LS_ON_SOFT_DISCON_FIELD                      _MK_FIELD_CONST(0x1, USB1_UTMIP_MISC_CFG0_0_UTMIP_ALLOW_LS_ON_SOFT_DISCON_SHIFT)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_ALLOW_LS_ON_SOFT_DISCON_RANGE                      24:24
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_ALLOW_LS_ON_SOFT_DISCON_WOFFSET                    0x0
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_ALLOW_LS_ON_SOFT_DISCON_DEFAULT                    _MK_MASK_CONST(0x1)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_ALLOW_LS_ON_SOFT_DISCON_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_ALLOW_LS_ON_SOFT_DISCON_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_ALLOW_LS_ON_SOFT_DISCON_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB1_UTMIP_MISC_CFG0_0_UTMIP_KEEP_XCVR_PD_ON_SOFT_DISCON_SHIFT                  _MK_SHIFT_CONST(25)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_KEEP_XCVR_PD_ON_SOFT_DISCON_FIELD                  _MK_FIELD_CONST(0x1, USB1_UTMIP_MISC_CFG0_0_UTMIP_KEEP_XCVR_PD_ON_SOFT_DISCON_SHIFT)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_KEEP_XCVR_PD_ON_SOFT_DISCON_RANGE                  25:25
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_KEEP_XCVR_PD_ON_SOFT_DISCON_WOFFSET                        0x0
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_KEEP_XCVR_PD_ON_SOFT_DISCON_DEFAULT                        _MK_MASK_CONST(0x1)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_KEEP_XCVR_PD_ON_SOFT_DISCON_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_KEEP_XCVR_PD_ON_SOFT_DISCON_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_KEEP_XCVR_PD_ON_SOFT_DISCON_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB1_UTMIP_MISC_CFG0_0_UTMIP_DPDM_OBSERVE_SHIFT                 _MK_SHIFT_CONST(26)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_DPDM_OBSERVE_FIELD                 _MK_FIELD_CONST(0x1, USB1_UTMIP_MISC_CFG0_0_UTMIP_DPDM_OBSERVE_SHIFT)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_DPDM_OBSERVE_RANGE                 26:26
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_DPDM_OBSERVE_WOFFSET                       0x0
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_DPDM_OBSERVE_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_DPDM_OBSERVE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_DPDM_OBSERVE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_DPDM_OBSERVE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB1_UTMIP_MISC_CFG0_0_UTMIP_DPDM_OBSERVE_SEL_SHIFT                     _MK_SHIFT_CONST(27)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_DPDM_OBSERVE_SEL_FIELD                     _MK_FIELD_CONST(0xf, USB1_UTMIP_MISC_CFG0_0_UTMIP_DPDM_OBSERVE_SEL_SHIFT)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_DPDM_OBSERVE_SEL_RANGE                     30:27
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_DPDM_OBSERVE_SEL_WOFFSET                   0x0
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_DPDM_OBSERVE_SEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_DPDM_OBSERVE_SEL_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_DPDM_OBSERVE_SEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG0_0_UTMIP_DPDM_OBSERVE_SEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register USB1_UTMIP_MISC_CFG1_0  
#define USB1_UTMIP_MISC_CFG1_0                  _MK_ADDR_CONST(0x828)
#define USB1_UTMIP_MISC_CFG1_0_SECURE                   0x0
#define USB1_UTMIP_MISC_CFG1_0_WORD_COUNT                       0x1
#define USB1_UTMIP_MISC_CFG1_0_RESET_VAL                        _MK_MASK_CONST(0x40198024)
#define USB1_UTMIP_MISC_CFG1_0_RESET_MASK                       _MK_MASK_CONST(0x7fffffff)
#define USB1_UTMIP_MISC_CFG1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG1_0_READ_MASK                        _MK_MASK_CONST(0x7fffffff)
#define USB1_UTMIP_MISC_CFG1_0_WRITE_MASK                       _MK_MASK_CONST(0x7fffffff)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_XCVRSEL3_SHIFT                     _MK_SHIFT_CONST(0)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_XCVRSEL3_FIELD                     _MK_FIELD_CONST(0x3, USB1_UTMIP_MISC_CFG1_0_UTMIP_XCVRSEL3_SHIFT)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_XCVRSEL3_RANGE                     1:0
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_XCVRSEL3_WOFFSET                   0x0
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_XCVRSEL3_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_XCVRSEL3_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_XCVRSEL3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_XCVRSEL3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB1_UTMIP_MISC_CFG1_0_UTMIP_SUSPEND_TERMSEL_SHIFT                      _MK_SHIFT_CONST(2)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_SUSPEND_TERMSEL_FIELD                      _MK_FIELD_CONST(0x1, USB1_UTMIP_MISC_CFG1_0_UTMIP_SUSPEND_TERMSEL_SHIFT)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_SUSPEND_TERMSEL_RANGE                      2:2
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_SUSPEND_TERMSEL_WOFFSET                    0x0
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_SUSPEND_TERMSEL_DEFAULT                    _MK_MASK_CONST(0x1)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_SUSPEND_TERMSEL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_SUSPEND_TERMSEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_SUSPEND_TERMSEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB1_UTMIP_MISC_CFG1_0_UTMIP_FLIP_FSLS_POLARITY_SHIFT                   _MK_SHIFT_CONST(3)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_FLIP_FSLS_POLARITY_FIELD                   _MK_FIELD_CONST(0x1, USB1_UTMIP_MISC_CFG1_0_UTMIP_FLIP_FSLS_POLARITY_SHIFT)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_FLIP_FSLS_POLARITY_RANGE                   3:3
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_FLIP_FSLS_POLARITY_WOFFSET                 0x0
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_FLIP_FSLS_POLARITY_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_FLIP_FSLS_POLARITY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_FLIP_FSLS_POLARITY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_FLIP_FSLS_POLARITY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB1_UTMIP_MISC_CFG1_0_UTMIP_RX_ERROR_CNT_EN_SHIFT                      _MK_SHIFT_CONST(4)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_RX_ERROR_CNT_EN_FIELD                      _MK_FIELD_CONST(0x1, USB1_UTMIP_MISC_CFG1_0_UTMIP_RX_ERROR_CNT_EN_SHIFT)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_RX_ERROR_CNT_EN_RANGE                      4:4
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_RX_ERROR_CNT_EN_WOFFSET                    0x0
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_RX_ERROR_CNT_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_RX_ERROR_CNT_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_RX_ERROR_CNT_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_RX_ERROR_CNT_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB1_UTMIP_MISC_CFG1_0_UTMIP_RX_ERROR_CNT_CLR_SHIFT                     _MK_SHIFT_CONST(5)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_RX_ERROR_CNT_CLR_FIELD                     _MK_FIELD_CONST(0x1, USB1_UTMIP_MISC_CFG1_0_UTMIP_RX_ERROR_CNT_CLR_SHIFT)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_RX_ERROR_CNT_CLR_RANGE                     5:5
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_RX_ERROR_CNT_CLR_WOFFSET                   0x0
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_RX_ERROR_CNT_CLR_DEFAULT                   _MK_MASK_CONST(0x1)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_RX_ERROR_CNT_CLR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_RX_ERROR_CNT_CLR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_RX_ERROR_CNT_CLR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB1_UTMIP_MISC_CFG1_0_UTMIP_PLLU_STABLE_COUNT_SHIFT                    _MK_SHIFT_CONST(6)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_PLLU_STABLE_COUNT_FIELD                    _MK_FIELD_CONST(0xfff, USB1_UTMIP_MISC_CFG1_0_UTMIP_PLLU_STABLE_COUNT_SHIFT)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_PLLU_STABLE_COUNT_RANGE                    17:6
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_PLLU_STABLE_COUNT_WOFFSET                  0x0
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_PLLU_STABLE_COUNT_DEFAULT                  _MK_MASK_CONST(0x600)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_PLLU_STABLE_COUNT_DEFAULT_MASK                     _MK_MASK_CONST(0xfff)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_PLLU_STABLE_COUNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_PLLU_STABLE_COUNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB1_UTMIP_MISC_CFG1_0_UTMIP_PLL_ACTIVE_DLY_COUNT_SHIFT                 _MK_SHIFT_CONST(18)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_PLL_ACTIVE_DLY_COUNT_FIELD                 _MK_FIELD_CONST(0x1f, USB1_UTMIP_MISC_CFG1_0_UTMIP_PLL_ACTIVE_DLY_COUNT_SHIFT)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_PLL_ACTIVE_DLY_COUNT_RANGE                 22:18
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_PLL_ACTIVE_DLY_COUNT_WOFFSET                       0x0
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_PLL_ACTIVE_DLY_COUNT_DEFAULT                       _MK_MASK_CONST(0x6)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_PLL_ACTIVE_DLY_COUNT_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_PLL_ACTIVE_DLY_COUNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_PLL_ACTIVE_DLY_COUNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB1_UTMIP_MISC_CFG1_0_UTMIP_FORCE_IOBIST_CLK_ON_SHIFT                  _MK_SHIFT_CONST(23)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_FORCE_IOBIST_CLK_ON_FIELD                  _MK_FIELD_CONST(0x1, USB1_UTMIP_MISC_CFG1_0_UTMIP_FORCE_IOBIST_CLK_ON_SHIFT)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_FORCE_IOBIST_CLK_ON_RANGE                  23:23
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_FORCE_IOBIST_CLK_ON_WOFFSET                        0x0
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_FORCE_IOBIST_CLK_ON_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_FORCE_IOBIST_CLK_ON_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_FORCE_IOBIST_CLK_ON_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_FORCE_IOBIST_CLK_ON_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB1_UTMIP_MISC_CFG1_0_UTMIP_FSLS_TDM_SHIFT                     _MK_SHIFT_CONST(24)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_FSLS_TDM_FIELD                     _MK_FIELD_CONST(0x1, USB1_UTMIP_MISC_CFG1_0_UTMIP_FSLS_TDM_SHIFT)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_FSLS_TDM_RANGE                     24:24
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_FSLS_TDM_WOFFSET                   0x0
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_FSLS_TDM_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_FSLS_TDM_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_FSLS_TDM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_FSLS_TDM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB1_UTMIP_MISC_CFG1_0_UTMIP_OBS_SEL_SHIFT                      _MK_SHIFT_CONST(25)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_OBS_SEL_FIELD                      _MK_FIELD_CONST(0x3, USB1_UTMIP_MISC_CFG1_0_UTMIP_OBS_SEL_SHIFT)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_OBS_SEL_RANGE                      26:25
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_OBS_SEL_WOFFSET                    0x0
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_OBS_SEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_OBS_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_OBS_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_OBS_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB1_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_XCVRSEL3_SHIFT                   _MK_SHIFT_CONST(27)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_XCVRSEL3_FIELD                   _MK_FIELD_CONST(0x1, USB1_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_XCVRSEL3_SHIFT)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_XCVRSEL3_RANGE                   27:27
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_XCVRSEL3_WOFFSET                 0x0
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_XCVRSEL3_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_XCVRSEL3_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_XCVRSEL3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_XCVRSEL3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB1_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_NEG_SHIFT                        _MK_SHIFT_CONST(28)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_NEG_FIELD                        _MK_FIELD_CONST(0x1, USB1_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_NEG_SHIFT)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_NEG_RANGE                        28:28
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_NEG_WOFFSET                      0x0
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_NEG_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_NEG_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_NEG_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_NEG_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB1_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_BYPASS_SHIFT                     _MK_SHIFT_CONST(29)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_BYPASS_FIELD                     _MK_FIELD_CONST(0x1, USB1_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_BYPASS_SHIFT)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_BYPASS_RANGE                     29:29
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_BYPASS_WOFFSET                   0x0
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_BYPASS_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_BYPASS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_BYPASS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_BYPASS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB1_UTMIP_MISC_CFG1_0_UTMIP_PHY_XTAL_CLOCKEN_SHIFT                     _MK_SHIFT_CONST(30)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_PHY_XTAL_CLOCKEN_FIELD                     _MK_FIELD_CONST(0x1, USB1_UTMIP_MISC_CFG1_0_UTMIP_PHY_XTAL_CLOCKEN_SHIFT)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_PHY_XTAL_CLOCKEN_RANGE                     30:30
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_PHY_XTAL_CLOCKEN_WOFFSET                   0x0
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_PHY_XTAL_CLOCKEN_DEFAULT                   _MK_MASK_CONST(0x1)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_PHY_XTAL_CLOCKEN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_PHY_XTAL_CLOCKEN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_CFG1_0_UTMIP_PHY_XTAL_CLOCKEN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register USB1_UTMIP_DEBOUNCE_CFG0_0  
#define USB1_UTMIP_DEBOUNCE_CFG0_0                      _MK_ADDR_CONST(0x82c)
#define USB1_UTMIP_DEBOUNCE_CFG0_0_SECURE                       0x0
#define USB1_UTMIP_DEBOUNCE_CFG0_0_WORD_COUNT                   0x1
#define USB1_UTMIP_DEBOUNCE_CFG0_0_RESET_VAL                    _MK_MASK_CONST(0xffffffff)
#define USB1_UTMIP_DEBOUNCE_CFG0_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB1_UTMIP_DEBOUNCE_CFG0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB1_UTMIP_DEBOUNCE_CFG0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB1_UTMIP_DEBOUNCE_CFG0_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define USB1_UTMIP_DEBOUNCE_CFG0_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB1_UTMIP_DEBOUNCE_CFG0_0_UTMIP_BIAS_DEBOUNCE_A_SHIFT                  _MK_SHIFT_CONST(0)
#define USB1_UTMIP_DEBOUNCE_CFG0_0_UTMIP_BIAS_DEBOUNCE_A_FIELD                  _MK_FIELD_CONST(0xffff, USB1_UTMIP_DEBOUNCE_CFG0_0_UTMIP_BIAS_DEBOUNCE_A_SHIFT)
#define USB1_UTMIP_DEBOUNCE_CFG0_0_UTMIP_BIAS_DEBOUNCE_A_RANGE                  15:0
#define USB1_UTMIP_DEBOUNCE_CFG0_0_UTMIP_BIAS_DEBOUNCE_A_WOFFSET                        0x0
#define USB1_UTMIP_DEBOUNCE_CFG0_0_UTMIP_BIAS_DEBOUNCE_A_DEFAULT                        _MK_MASK_CONST(0xffff)
#define USB1_UTMIP_DEBOUNCE_CFG0_0_UTMIP_BIAS_DEBOUNCE_A_DEFAULT_MASK                   _MK_MASK_CONST(0xffff)
#define USB1_UTMIP_DEBOUNCE_CFG0_0_UTMIP_BIAS_DEBOUNCE_A_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB1_UTMIP_DEBOUNCE_CFG0_0_UTMIP_BIAS_DEBOUNCE_A_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB1_UTMIP_DEBOUNCE_CFG0_0_UTMIP_BIAS_DEBOUNCE_B_SHIFT                  _MK_SHIFT_CONST(16)
#define USB1_UTMIP_DEBOUNCE_CFG0_0_UTMIP_BIAS_DEBOUNCE_B_FIELD                  _MK_FIELD_CONST(0xffff, USB1_UTMIP_DEBOUNCE_CFG0_0_UTMIP_BIAS_DEBOUNCE_B_SHIFT)
#define USB1_UTMIP_DEBOUNCE_CFG0_0_UTMIP_BIAS_DEBOUNCE_B_RANGE                  31:16
#define USB1_UTMIP_DEBOUNCE_CFG0_0_UTMIP_BIAS_DEBOUNCE_B_WOFFSET                        0x0
#define USB1_UTMIP_DEBOUNCE_CFG0_0_UTMIP_BIAS_DEBOUNCE_B_DEFAULT                        _MK_MASK_CONST(0xffff)
#define USB1_UTMIP_DEBOUNCE_CFG0_0_UTMIP_BIAS_DEBOUNCE_B_DEFAULT_MASK                   _MK_MASK_CONST(0xffff)
#define USB1_UTMIP_DEBOUNCE_CFG0_0_UTMIP_BIAS_DEBOUNCE_B_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB1_UTMIP_DEBOUNCE_CFG0_0_UTMIP_BIAS_DEBOUNCE_B_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register USB1_UTMIP_BAT_CHRG_CFG0_0  
#define USB1_UTMIP_BAT_CHRG_CFG0_0                      _MK_ADDR_CONST(0x830)
#define USB1_UTMIP_BAT_CHRG_CFG0_0_SECURE                       0x0
#define USB1_UTMIP_BAT_CHRG_CFG0_0_WORD_COUNT                   0x1
#define USB1_UTMIP_BAT_CHRG_CFG0_0_RESET_VAL                    _MK_MASK_CONST(0x1)
#define USB1_UTMIP_BAT_CHRG_CFG0_0_RESET_MASK                   _MK_MASK_CONST(0x3f3f)
#define USB1_UTMIP_BAT_CHRG_CFG0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB1_UTMIP_BAT_CHRG_CFG0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB1_UTMIP_BAT_CHRG_CFG0_0_READ_MASK                    _MK_MASK_CONST(0x3f3f)
#define USB1_UTMIP_BAT_CHRG_CFG0_0_WRITE_MASK                   _MK_MASK_CONST(0x3f3f)
#define USB1_UTMIP_BAT_CHRG_CFG0_0_UTMIP_PD_CHRG_SHIFT                  _MK_SHIFT_CONST(0)
#define USB1_UTMIP_BAT_CHRG_CFG0_0_UTMIP_PD_CHRG_FIELD                  _MK_FIELD_CONST(0x1, USB1_UTMIP_BAT_CHRG_CFG0_0_UTMIP_PD_CHRG_SHIFT)
#define USB1_UTMIP_BAT_CHRG_CFG0_0_UTMIP_PD_CHRG_RANGE                  0:0
#define USB1_UTMIP_BAT_CHRG_CFG0_0_UTMIP_PD_CHRG_WOFFSET                        0x0
#define USB1_UTMIP_BAT_CHRG_CFG0_0_UTMIP_PD_CHRG_DEFAULT                        _MK_MASK_CONST(0x1)
#define USB1_UTMIP_BAT_CHRG_CFG0_0_UTMIP_PD_CHRG_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB1_UTMIP_BAT_CHRG_CFG0_0_UTMIP_PD_CHRG_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB1_UTMIP_BAT_CHRG_CFG0_0_UTMIP_PD_CHRG_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB1_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_SINK_EN_SHIFT                       _MK_SHIFT_CONST(1)
#define USB1_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_SINK_EN_FIELD                       _MK_FIELD_CONST(0x1, USB1_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_SINK_EN_SHIFT)
#define USB1_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_SINK_EN_RANGE                       1:1
#define USB1_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_SINK_EN_WOFFSET                     0x0
#define USB1_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_SINK_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB1_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_SINK_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB1_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_SINK_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB1_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_SINK_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define USB1_UTMIP_BAT_CHRG_CFG0_0_UTMIP_ON_SINK_EN_SHIFT                       _MK_SHIFT_CONST(2)
#define USB1_UTMIP_BAT_CHRG_CFG0_0_UTMIP_ON_SINK_EN_FIELD                       _MK_FIELD_CONST(0x1, USB1_UTMIP_BAT_CHRG_CFG0_0_UTMIP_ON_SINK_EN_SHIFT)
#define USB1_UTMIP_BAT_CHRG_CFG0_0_UTMIP_ON_SINK_EN_RANGE                       2:2
#define USB1_UTMIP_BAT_CHRG_CFG0_0_UTMIP_ON_SINK_EN_WOFFSET                     0x0
#define USB1_UTMIP_BAT_CHRG_CFG0_0_UTMIP_ON_SINK_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB1_UTMIP_BAT_CHRG_CFG0_0_UTMIP_ON_SINK_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB1_UTMIP_BAT_CHRG_CFG0_0_UTMIP_ON_SINK_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB1_UTMIP_BAT_CHRG_CFG0_0_UTMIP_ON_SINK_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define USB1_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_SRC_EN_SHIFT                        _MK_SHIFT_CONST(3)
#define USB1_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_SRC_EN_FIELD                        _MK_FIELD_CONST(0x1, USB1_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_SRC_EN_SHIFT)
#define USB1_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_SRC_EN_RANGE                        3:3
#define USB1_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_SRC_EN_WOFFSET                      0x0
#define USB1_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_SRC_EN_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB1_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_SRC_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB1_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_SRC_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB1_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_SRC_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB1_UTMIP_BAT_CHRG_CFG0_0_UTMIP_ON_SRC_EN_SHIFT                        _MK_SHIFT_CONST(4)
#define USB1_UTMIP_BAT_CHRG_CFG0_0_UTMIP_ON_SRC_EN_FIELD                        _MK_FIELD_CONST(0x1, USB1_UTMIP_BAT_CHRG_CFG0_0_UTMIP_ON_SRC_EN_SHIFT)
#define USB1_UTMIP_BAT_CHRG_CFG0_0_UTMIP_ON_SRC_EN_RANGE                        4:4
#define USB1_UTMIP_BAT_CHRG_CFG0_0_UTMIP_ON_SRC_EN_WOFFSET                      0x0
#define USB1_UTMIP_BAT_CHRG_CFG0_0_UTMIP_ON_SRC_EN_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB1_UTMIP_BAT_CHRG_CFG0_0_UTMIP_ON_SRC_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB1_UTMIP_BAT_CHRG_CFG0_0_UTMIP_ON_SRC_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB1_UTMIP_BAT_CHRG_CFG0_0_UTMIP_ON_SRC_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB1_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_I_SRC_EN_SHIFT                      _MK_SHIFT_CONST(5)
#define USB1_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_I_SRC_EN_FIELD                      _MK_FIELD_CONST(0x1, USB1_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_I_SRC_EN_SHIFT)
#define USB1_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_I_SRC_EN_RANGE                      5:5
#define USB1_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_I_SRC_EN_WOFFSET                    0x0
#define USB1_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_I_SRC_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB1_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_I_SRC_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB1_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_I_SRC_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB1_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_I_SRC_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB1_UTMIP_BAT_CHRG_CFG0_0_UTMIP_CHRG_DEBOUNCE_TIMESCALE_SHIFT                  _MK_SHIFT_CONST(8)
#define USB1_UTMIP_BAT_CHRG_CFG0_0_UTMIP_CHRG_DEBOUNCE_TIMESCALE_FIELD                  _MK_FIELD_CONST(0x3f, USB1_UTMIP_BAT_CHRG_CFG0_0_UTMIP_CHRG_DEBOUNCE_TIMESCALE_SHIFT)
#define USB1_UTMIP_BAT_CHRG_CFG0_0_UTMIP_CHRG_DEBOUNCE_TIMESCALE_RANGE                  13:8
#define USB1_UTMIP_BAT_CHRG_CFG0_0_UTMIP_CHRG_DEBOUNCE_TIMESCALE_WOFFSET                        0x0
#define USB1_UTMIP_BAT_CHRG_CFG0_0_UTMIP_CHRG_DEBOUNCE_TIMESCALE_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB1_UTMIP_BAT_CHRG_CFG0_0_UTMIP_CHRG_DEBOUNCE_TIMESCALE_DEFAULT_MASK                   _MK_MASK_CONST(0x3f)
#define USB1_UTMIP_BAT_CHRG_CFG0_0_UTMIP_CHRG_DEBOUNCE_TIMESCALE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB1_UTMIP_BAT_CHRG_CFG0_0_UTMIP_CHRG_DEBOUNCE_TIMESCALE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register USB1_UTMIP_SPARE_CFG0_0  
#define USB1_UTMIP_SPARE_CFG0_0                 _MK_ADDR_CONST(0x834)
#define USB1_UTMIP_SPARE_CFG0_0_SECURE                  0x0
#define USB1_UTMIP_SPARE_CFG0_0_WORD_COUNT                      0x1
#define USB1_UTMIP_SPARE_CFG0_0_RESET_VAL                       _MK_MASK_CONST(0xffff0000)
#define USB1_UTMIP_SPARE_CFG0_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define USB1_UTMIP_SPARE_CFG0_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define USB1_UTMIP_SPARE_CFG0_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define USB1_UTMIP_SPARE_CFG0_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB1_UTMIP_SPARE_CFG0_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define USB1_UTMIP_SPARE_CFG0_0_UTMIP_SPARE_SHIFT                       _MK_SHIFT_CONST(0)
#define USB1_UTMIP_SPARE_CFG0_0_UTMIP_SPARE_FIELD                       _MK_FIELD_CONST(0xffffffff, USB1_UTMIP_SPARE_CFG0_0_UTMIP_SPARE_SHIFT)
#define USB1_UTMIP_SPARE_CFG0_0_UTMIP_SPARE_RANGE                       31:0
#define USB1_UTMIP_SPARE_CFG0_0_UTMIP_SPARE_WOFFSET                     0x0
#define USB1_UTMIP_SPARE_CFG0_0_UTMIP_SPARE_DEFAULT                     _MK_MASK_CONST(0xffff0000)
#define USB1_UTMIP_SPARE_CFG0_0_UTMIP_SPARE_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define USB1_UTMIP_SPARE_CFG0_0_UTMIP_SPARE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB1_UTMIP_SPARE_CFG0_0_UTMIP_SPARE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB1_UTMIP_SPARE_CFG0_0_UTMIP_SPARE_INIT_ENUM                   -65536


// Register USB1_UTMIP_XCVR_CFG1_0  
#define USB1_UTMIP_XCVR_CFG1_0                  _MK_ADDR_CONST(0x838)
#define USB1_UTMIP_XCVR_CFG1_0_SECURE                   0x0
#define USB1_UTMIP_XCVR_CFG1_0_WORD_COUNT                       0x1
#define USB1_UTMIP_XCVR_CFG1_0_RESET_VAL                        _MK_MASK_CONST(0x188215)
#define USB1_UTMIP_XCVR_CFG1_0_RESET_MASK                       _MK_MASK_CONST(0xffffff)
#define USB1_UTMIP_XCVR_CFG1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define USB1_UTMIP_XCVR_CFG1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB1_UTMIP_XCVR_CFG1_0_READ_MASK                        _MK_MASK_CONST(0xffffff)
#define USB1_UTMIP_XCVR_CFG1_0_WRITE_MASK                       _MK_MASK_CONST(0xffffff)
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDISC_POWERDOWN_SHIFT                       _MK_SHIFT_CONST(0)
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDISC_POWERDOWN_FIELD                       _MK_FIELD_CONST(0x1, USB1_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDISC_POWERDOWN_SHIFT)
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDISC_POWERDOWN_RANGE                       0:0
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDISC_POWERDOWN_WOFFSET                     0x0
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDISC_POWERDOWN_DEFAULT                     _MK_MASK_CONST(0x1)
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDISC_POWERDOWN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDISC_POWERDOWN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDISC_POWERDOWN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDISC_POWERUP_SHIFT                 _MK_SHIFT_CONST(1)
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDISC_POWERUP_FIELD                 _MK_FIELD_CONST(0x1, USB1_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDISC_POWERUP_SHIFT)
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDISC_POWERUP_RANGE                 1:1
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDISC_POWERUP_WOFFSET                       0x0
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDISC_POWERUP_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDISC_POWERUP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDISC_POWERUP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDISC_POWERUP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDCHRP_POWERDOWN_SHIFT                       _MK_SHIFT_CONST(2)
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDCHRP_POWERDOWN_FIELD                       _MK_FIELD_CONST(0x1, USB1_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDCHRP_POWERDOWN_SHIFT)
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDCHRP_POWERDOWN_RANGE                       2:2
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDCHRP_POWERDOWN_WOFFSET                     0x0
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDCHRP_POWERDOWN_DEFAULT                     _MK_MASK_CONST(0x1)
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDCHRP_POWERDOWN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDCHRP_POWERDOWN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDCHRP_POWERDOWN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDCHRP_POWERUP_SHIFT                 _MK_SHIFT_CONST(3)
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDCHRP_POWERUP_FIELD                 _MK_FIELD_CONST(0x1, USB1_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDCHRP_POWERUP_SHIFT)
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDCHRP_POWERUP_RANGE                 3:3
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDCHRP_POWERUP_WOFFSET                       0x0
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDCHRP_POWERUP_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDCHRP_POWERUP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDCHRP_POWERUP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDCHRP_POWERUP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDR_POWERDOWN_SHIFT                 _MK_SHIFT_CONST(4)
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDR_POWERDOWN_FIELD                 _MK_FIELD_CONST(0x1, USB1_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDR_POWERDOWN_SHIFT)
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDR_POWERDOWN_RANGE                 4:4
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDR_POWERDOWN_WOFFSET                       0x0
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDR_POWERDOWN_DEFAULT                       _MK_MASK_CONST(0x1)
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDR_POWERDOWN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDR_POWERDOWN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDR_POWERDOWN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDR_POWERUP_SHIFT                   _MK_SHIFT_CONST(5)
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDR_POWERUP_FIELD                   _MK_FIELD_CONST(0x1, USB1_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDR_POWERUP_SHIFT)
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDR_POWERUP_RANGE                   5:5
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDR_POWERUP_WOFFSET                 0x0
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDR_POWERUP_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDR_POWERUP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDR_POWERUP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDR_POWERUP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_TCTRL_SW_VAL_SHIFT                 _MK_SHIFT_CONST(6)
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_TCTRL_SW_VAL_FIELD                 _MK_FIELD_CONST(0x1f, USB1_UTMIP_XCVR_CFG1_0_UTMIP_TCTRL_SW_VAL_SHIFT)
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_TCTRL_SW_VAL_RANGE                 10:6
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_TCTRL_SW_VAL_WOFFSET                       0x0
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_TCTRL_SW_VAL_DEFAULT                       _MK_MASK_CONST(0x8)
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_TCTRL_SW_VAL_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_TCTRL_SW_VAL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_TCTRL_SW_VAL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_TCTRL_SW_SET_SHIFT                 _MK_SHIFT_CONST(11)
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_TCTRL_SW_SET_FIELD                 _MK_FIELD_CONST(0x1, USB1_UTMIP_XCVR_CFG1_0_UTMIP_TCTRL_SW_SET_SHIFT)
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_TCTRL_SW_SET_RANGE                 11:11
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_TCTRL_SW_SET_WOFFSET                       0x0
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_TCTRL_SW_SET_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_TCTRL_SW_SET_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_TCTRL_SW_SET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_TCTRL_SW_SET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_RCTRL_SW_VAL_SHIFT                 _MK_SHIFT_CONST(12)
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_RCTRL_SW_VAL_FIELD                 _MK_FIELD_CONST(0x1f, USB1_UTMIP_XCVR_CFG1_0_UTMIP_RCTRL_SW_VAL_SHIFT)
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_RCTRL_SW_VAL_RANGE                 16:12
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_RCTRL_SW_VAL_WOFFSET                       0x0
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_RCTRL_SW_VAL_DEFAULT                       _MK_MASK_CONST(0x8)
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_RCTRL_SW_VAL_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_RCTRL_SW_VAL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_RCTRL_SW_VAL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_RCTRL_SW_SET_SHIFT                 _MK_SHIFT_CONST(17)
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_RCTRL_SW_SET_FIELD                 _MK_FIELD_CONST(0x1, USB1_UTMIP_XCVR_CFG1_0_UTMIP_RCTRL_SW_SET_SHIFT)
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_RCTRL_SW_SET_RANGE                 17:17
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_RCTRL_SW_SET_WOFFSET                       0x0
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_RCTRL_SW_SET_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_RCTRL_SW_SET_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_RCTRL_SW_SET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_RCTRL_SW_SET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_XCVR_TERM_RANGE_ADJ_SHIFT                  _MK_SHIFT_CONST(18)
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_XCVR_TERM_RANGE_ADJ_FIELD                  _MK_FIELD_CONST(0xf, USB1_UTMIP_XCVR_CFG1_0_UTMIP_XCVR_TERM_RANGE_ADJ_SHIFT)
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_XCVR_TERM_RANGE_ADJ_RANGE                  21:18
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_XCVR_TERM_RANGE_ADJ_WOFFSET                        0x0
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_XCVR_TERM_RANGE_ADJ_DEFAULT                        _MK_MASK_CONST(0x6)
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_XCVR_TERM_RANGE_ADJ_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_XCVR_TERM_RANGE_ADJ_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_XCVR_TERM_RANGE_ADJ_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_XCVR_SPARE_SHIFT                   _MK_SHIFT_CONST(22)
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_XCVR_SPARE_FIELD                   _MK_FIELD_CONST(0x3, USB1_UTMIP_XCVR_CFG1_0_UTMIP_XCVR_SPARE_SHIFT)
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_XCVR_SPARE_RANGE                   23:22
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_XCVR_SPARE_WOFFSET                 0x0
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_XCVR_SPARE_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_XCVR_SPARE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_XCVR_SPARE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB1_UTMIP_XCVR_CFG1_0_UTMIP_XCVR_SPARE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register USB1_UTMIP_BIAS_CFG1_0  
#define USB1_UTMIP_BIAS_CFG1_0                  _MK_ADDR_CONST(0x83c)
#define USB1_UTMIP_BIAS_CFG1_0_SECURE                   0x0
#define USB1_UTMIP_BIAS_CFG1_0_WORD_COUNT                       0x1
#define USB1_UTMIP_BIAS_CFG1_0_RESET_VAL                        _MK_MASK_CONST(0x2d)
#define USB1_UTMIP_BIAS_CFG1_0_RESET_MASK                       _MK_MASK_CONST(0x3fff)
#define USB1_UTMIP_BIAS_CFG1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define USB1_UTMIP_BIAS_CFG1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB1_UTMIP_BIAS_CFG1_0_READ_MASK                        _MK_MASK_CONST(0x3fff)
#define USB1_UTMIP_BIAS_CFG1_0_WRITE_MASK                       _MK_MASK_CONST(0x3fff)
#define USB1_UTMIP_BIAS_CFG1_0_UTMIP_FORCE_PDTRK_POWERDOWN_SHIFT                        _MK_SHIFT_CONST(0)
#define USB1_UTMIP_BIAS_CFG1_0_UTMIP_FORCE_PDTRK_POWERDOWN_FIELD                        _MK_FIELD_CONST(0x1, USB1_UTMIP_BIAS_CFG1_0_UTMIP_FORCE_PDTRK_POWERDOWN_SHIFT)
#define USB1_UTMIP_BIAS_CFG1_0_UTMIP_FORCE_PDTRK_POWERDOWN_RANGE                        0:0
#define USB1_UTMIP_BIAS_CFG1_0_UTMIP_FORCE_PDTRK_POWERDOWN_WOFFSET                      0x0
#define USB1_UTMIP_BIAS_CFG1_0_UTMIP_FORCE_PDTRK_POWERDOWN_DEFAULT                      _MK_MASK_CONST(0x1)
#define USB1_UTMIP_BIAS_CFG1_0_UTMIP_FORCE_PDTRK_POWERDOWN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB1_UTMIP_BIAS_CFG1_0_UTMIP_FORCE_PDTRK_POWERDOWN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB1_UTMIP_BIAS_CFG1_0_UTMIP_FORCE_PDTRK_POWERDOWN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB1_UTMIP_BIAS_CFG1_0_UTMIP_FORCE_PDTRK_POWERUP_SHIFT                  _MK_SHIFT_CONST(1)
#define USB1_UTMIP_BIAS_CFG1_0_UTMIP_FORCE_PDTRK_POWERUP_FIELD                  _MK_FIELD_CONST(0x1, USB1_UTMIP_BIAS_CFG1_0_UTMIP_FORCE_PDTRK_POWERUP_SHIFT)
#define USB1_UTMIP_BIAS_CFG1_0_UTMIP_FORCE_PDTRK_POWERUP_RANGE                  1:1
#define USB1_UTMIP_BIAS_CFG1_0_UTMIP_FORCE_PDTRK_POWERUP_WOFFSET                        0x0
#define USB1_UTMIP_BIAS_CFG1_0_UTMIP_FORCE_PDTRK_POWERUP_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB1_UTMIP_BIAS_CFG1_0_UTMIP_FORCE_PDTRK_POWERUP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB1_UTMIP_BIAS_CFG1_0_UTMIP_FORCE_PDTRK_POWERUP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB1_UTMIP_BIAS_CFG1_0_UTMIP_FORCE_PDTRK_POWERUP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB1_UTMIP_BIAS_CFG1_0_UTMIP_VBUS_WAKEUP_POWERDOWN_SHIFT                        _MK_SHIFT_CONST(2)
#define USB1_UTMIP_BIAS_CFG1_0_UTMIP_VBUS_WAKEUP_POWERDOWN_FIELD                        _MK_FIELD_CONST(0x1, USB1_UTMIP_BIAS_CFG1_0_UTMIP_VBUS_WAKEUP_POWERDOWN_SHIFT)
#define USB1_UTMIP_BIAS_CFG1_0_UTMIP_VBUS_WAKEUP_POWERDOWN_RANGE                        2:2
#define USB1_UTMIP_BIAS_CFG1_0_UTMIP_VBUS_WAKEUP_POWERDOWN_WOFFSET                      0x0
#define USB1_UTMIP_BIAS_CFG1_0_UTMIP_VBUS_WAKEUP_POWERDOWN_DEFAULT                      _MK_MASK_CONST(0x1)
#define USB1_UTMIP_BIAS_CFG1_0_UTMIP_VBUS_WAKEUP_POWERDOWN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB1_UTMIP_BIAS_CFG1_0_UTMIP_VBUS_WAKEUP_POWERDOWN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB1_UTMIP_BIAS_CFG1_0_UTMIP_VBUS_WAKEUP_POWERDOWN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB1_UTMIP_BIAS_CFG1_0_UTMIP_BIAS_PDTRK_COUNT_SHIFT                     _MK_SHIFT_CONST(3)
#define USB1_UTMIP_BIAS_CFG1_0_UTMIP_BIAS_PDTRK_COUNT_FIELD                     _MK_FIELD_CONST(0x1f, USB1_UTMIP_BIAS_CFG1_0_UTMIP_BIAS_PDTRK_COUNT_SHIFT)
#define USB1_UTMIP_BIAS_CFG1_0_UTMIP_BIAS_PDTRK_COUNT_RANGE                     7:3
#define USB1_UTMIP_BIAS_CFG1_0_UTMIP_BIAS_PDTRK_COUNT_WOFFSET                   0x0
#define USB1_UTMIP_BIAS_CFG1_0_UTMIP_BIAS_PDTRK_COUNT_DEFAULT                   _MK_MASK_CONST(0x5)
#define USB1_UTMIP_BIAS_CFG1_0_UTMIP_BIAS_PDTRK_COUNT_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define USB1_UTMIP_BIAS_CFG1_0_UTMIP_BIAS_PDTRK_COUNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB1_UTMIP_BIAS_CFG1_0_UTMIP_BIAS_PDTRK_COUNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB1_UTMIP_BIAS_CFG1_0_UTMIP_BIAS_DEBOUNCE_TIMESCALE_SHIFT                      _MK_SHIFT_CONST(8)
#define USB1_UTMIP_BIAS_CFG1_0_UTMIP_BIAS_DEBOUNCE_TIMESCALE_FIELD                      _MK_FIELD_CONST(0x3f, USB1_UTMIP_BIAS_CFG1_0_UTMIP_BIAS_DEBOUNCE_TIMESCALE_SHIFT)
#define USB1_UTMIP_BIAS_CFG1_0_UTMIP_BIAS_DEBOUNCE_TIMESCALE_RANGE                      13:8
#define USB1_UTMIP_BIAS_CFG1_0_UTMIP_BIAS_DEBOUNCE_TIMESCALE_WOFFSET                    0x0
#define USB1_UTMIP_BIAS_CFG1_0_UTMIP_BIAS_DEBOUNCE_TIMESCALE_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB1_UTMIP_BIAS_CFG1_0_UTMIP_BIAS_DEBOUNCE_TIMESCALE_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define USB1_UTMIP_BIAS_CFG1_0_UTMIP_BIAS_DEBOUNCE_TIMESCALE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB1_UTMIP_BIAS_CFG1_0_UTMIP_BIAS_DEBOUNCE_TIMESCALE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register USB1_UTMIP_BIAS_STS0_0  
#define USB1_UTMIP_BIAS_STS0_0                  _MK_ADDR_CONST(0x840)
#define USB1_UTMIP_BIAS_STS0_0_SECURE                   0x0
#define USB1_UTMIP_BIAS_STS0_0_WORD_COUNT                       0x1
#define USB1_UTMIP_BIAS_STS0_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define USB1_UTMIP_BIAS_STS0_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB1_UTMIP_BIAS_STS0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define USB1_UTMIP_BIAS_STS0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB1_UTMIP_BIAS_STS0_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define USB1_UTMIP_BIAS_STS0_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define USB1_UTMIP_BIAS_STS0_0_UTMIP_RCTRL_SHIFT                        _MK_SHIFT_CONST(0)
#define USB1_UTMIP_BIAS_STS0_0_UTMIP_RCTRL_FIELD                        _MK_FIELD_CONST(0xffff, USB1_UTMIP_BIAS_STS0_0_UTMIP_RCTRL_SHIFT)
#define USB1_UTMIP_BIAS_STS0_0_UTMIP_RCTRL_RANGE                        15:0
#define USB1_UTMIP_BIAS_STS0_0_UTMIP_RCTRL_WOFFSET                      0x0
#define USB1_UTMIP_BIAS_STS0_0_UTMIP_RCTRL_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB1_UTMIP_BIAS_STS0_0_UTMIP_RCTRL_DEFAULT_MASK                 _MK_MASK_CONST(0xffff)
#define USB1_UTMIP_BIAS_STS0_0_UTMIP_RCTRL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB1_UTMIP_BIAS_STS0_0_UTMIP_RCTRL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB1_UTMIP_BIAS_STS0_0_UTMIP_TCTRL_SHIFT                        _MK_SHIFT_CONST(16)
#define USB1_UTMIP_BIAS_STS0_0_UTMIP_TCTRL_FIELD                        _MK_FIELD_CONST(0xffff, USB1_UTMIP_BIAS_STS0_0_UTMIP_TCTRL_SHIFT)
#define USB1_UTMIP_BIAS_STS0_0_UTMIP_TCTRL_RANGE                        31:16
#define USB1_UTMIP_BIAS_STS0_0_UTMIP_TCTRL_WOFFSET                      0x0
#define USB1_UTMIP_BIAS_STS0_0_UTMIP_TCTRL_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB1_UTMIP_BIAS_STS0_0_UTMIP_TCTRL_DEFAULT_MASK                 _MK_MASK_CONST(0xffff)
#define USB1_UTMIP_BIAS_STS0_0_UTMIP_TCTRL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB1_UTMIP_BIAS_STS0_0_UTMIP_TCTRL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register USB1_UTMIP_CHRG_DEB_CFG0_0  
#define USB1_UTMIP_CHRG_DEB_CFG0_0                      _MK_ADDR_CONST(0x844)
#define USB1_UTMIP_CHRG_DEB_CFG0_0_SECURE                       0x0
#define USB1_UTMIP_CHRG_DEB_CFG0_0_WORD_COUNT                   0x1
#define USB1_UTMIP_CHRG_DEB_CFG0_0_RESET_VAL                    _MK_MASK_CONST(0xffffffff)
#define USB1_UTMIP_CHRG_DEB_CFG0_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB1_UTMIP_CHRG_DEB_CFG0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB1_UTMIP_CHRG_DEB_CFG0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB1_UTMIP_CHRG_DEB_CFG0_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define USB1_UTMIP_CHRG_DEB_CFG0_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB1_UTMIP_CHRG_DEB_CFG0_0_UTMIP_CHRG_DEBOUNCE_PERIOD_A_SHIFT                   _MK_SHIFT_CONST(0)
#define USB1_UTMIP_CHRG_DEB_CFG0_0_UTMIP_CHRG_DEBOUNCE_PERIOD_A_FIELD                   _MK_FIELD_CONST(0xffff, USB1_UTMIP_CHRG_DEB_CFG0_0_UTMIP_CHRG_DEBOUNCE_PERIOD_A_SHIFT)
#define USB1_UTMIP_CHRG_DEB_CFG0_0_UTMIP_CHRG_DEBOUNCE_PERIOD_A_RANGE                   15:0
#define USB1_UTMIP_CHRG_DEB_CFG0_0_UTMIP_CHRG_DEBOUNCE_PERIOD_A_WOFFSET                 0x0
#define USB1_UTMIP_CHRG_DEB_CFG0_0_UTMIP_CHRG_DEBOUNCE_PERIOD_A_DEFAULT                 _MK_MASK_CONST(0xffff)
#define USB1_UTMIP_CHRG_DEB_CFG0_0_UTMIP_CHRG_DEBOUNCE_PERIOD_A_DEFAULT_MASK                    _MK_MASK_CONST(0xffff)
#define USB1_UTMIP_CHRG_DEB_CFG0_0_UTMIP_CHRG_DEBOUNCE_PERIOD_A_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB1_UTMIP_CHRG_DEB_CFG0_0_UTMIP_CHRG_DEBOUNCE_PERIOD_A_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB1_UTMIP_CHRG_DEB_CFG0_0_UTMIP_CHRG_DEBOUNCE_PERIOD_B_SHIFT                   _MK_SHIFT_CONST(16)
#define USB1_UTMIP_CHRG_DEB_CFG0_0_UTMIP_CHRG_DEBOUNCE_PERIOD_B_FIELD                   _MK_FIELD_CONST(0xffff, USB1_UTMIP_CHRG_DEB_CFG0_0_UTMIP_CHRG_DEBOUNCE_PERIOD_B_SHIFT)
#define USB1_UTMIP_CHRG_DEB_CFG0_0_UTMIP_CHRG_DEBOUNCE_PERIOD_B_RANGE                   31:16
#define USB1_UTMIP_CHRG_DEB_CFG0_0_UTMIP_CHRG_DEBOUNCE_PERIOD_B_WOFFSET                 0x0
#define USB1_UTMIP_CHRG_DEB_CFG0_0_UTMIP_CHRG_DEBOUNCE_PERIOD_B_DEFAULT                 _MK_MASK_CONST(0xffff)
#define USB1_UTMIP_CHRG_DEB_CFG0_0_UTMIP_CHRG_DEBOUNCE_PERIOD_B_DEFAULT_MASK                    _MK_MASK_CONST(0xffff)
#define USB1_UTMIP_CHRG_DEB_CFG0_0_UTMIP_CHRG_DEBOUNCE_PERIOD_B_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB1_UTMIP_CHRG_DEB_CFG0_0_UTMIP_CHRG_DEBOUNCE_PERIOD_B_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register USB1_UTMIP_MISC_STS0_0  
#define USB1_UTMIP_MISC_STS0_0                  _MK_ADDR_CONST(0x848)
#define USB1_UTMIP_MISC_STS0_0_SECURE                   0x0
#define USB1_UTMIP_MISC_STS0_0_WORD_COUNT                       0x1
#define USB1_UTMIP_MISC_STS0_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_STS0_0_RESET_MASK                       _MK_MASK_CONST(0x3fffff)
#define USB1_UTMIP_MISC_STS0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_STS0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_STS0_0_READ_MASK                        _MK_MASK_CONST(0x3fffff)
#define USB1_UTMIP_MISC_STS0_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_STS0_0_UTMIP_SPARE_FUSES_SHIFT                  _MK_SHIFT_CONST(0)
#define USB1_UTMIP_MISC_STS0_0_UTMIP_SPARE_FUSES_FIELD                  _MK_FIELD_CONST(0x1fffff, USB1_UTMIP_MISC_STS0_0_UTMIP_SPARE_FUSES_SHIFT)
#define USB1_UTMIP_MISC_STS0_0_UTMIP_SPARE_FUSES_RANGE                  20:0
#define USB1_UTMIP_MISC_STS0_0_UTMIP_SPARE_FUSES_WOFFSET                        0x0
#define USB1_UTMIP_MISC_STS0_0_UTMIP_SPARE_FUSES_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_STS0_0_UTMIP_SPARE_FUSES_DEFAULT_MASK                   _MK_MASK_CONST(0x1fffff)
#define USB1_UTMIP_MISC_STS0_0_UTMIP_SPARE_FUSES_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_STS0_0_UTMIP_SPARE_FUSES_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB1_UTMIP_MISC_STS0_0_UTMIP_FS_DRV_EN_SHIFT                    _MK_SHIFT_CONST(21)
#define USB1_UTMIP_MISC_STS0_0_UTMIP_FS_DRV_EN_FIELD                    _MK_FIELD_CONST(0x1, USB1_UTMIP_MISC_STS0_0_UTMIP_FS_DRV_EN_SHIFT)
#define USB1_UTMIP_MISC_STS0_0_UTMIP_FS_DRV_EN_RANGE                    21:21
#define USB1_UTMIP_MISC_STS0_0_UTMIP_FS_DRV_EN_WOFFSET                  0x0
#define USB1_UTMIP_MISC_STS0_0_UTMIP_FS_DRV_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_STS0_0_UTMIP_FS_DRV_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB1_UTMIP_MISC_STS0_0_UTMIP_FS_DRV_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB1_UTMIP_MISC_STS0_0_UTMIP_FS_DRV_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register USB1_UTMIP_PMC_WAKEUP0_0  
#define USB1_UTMIP_PMC_WAKEUP0_0                        _MK_ADDR_CONST(0x84c)
#define USB1_UTMIP_PMC_WAKEUP0_0_SECURE                         0x0
#define USB1_UTMIP_PMC_WAKEUP0_0_WORD_COUNT                     0x1
#define USB1_UTMIP_PMC_WAKEUP0_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define USB1_UTMIP_PMC_WAKEUP0_0_RESET_MASK                     _MK_MASK_CONST(0x3)
#define USB1_UTMIP_PMC_WAKEUP0_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define USB1_UTMIP_PMC_WAKEUP0_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB1_UTMIP_PMC_WAKEUP0_0_READ_MASK                      _MK_MASK_CONST(0x3)
#define USB1_UTMIP_PMC_WAKEUP0_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define USB1_UTMIP_PMC_WAKEUP0_0_UTMIP_LINE_WAKEUP_EVENT_INT_ENB_SHIFT                  _MK_SHIFT_CONST(0)
#define USB1_UTMIP_PMC_WAKEUP0_0_UTMIP_LINE_WAKEUP_EVENT_INT_ENB_FIELD                  _MK_FIELD_CONST(0x1, USB1_UTMIP_PMC_WAKEUP0_0_UTMIP_LINE_WAKEUP_EVENT_INT_ENB_SHIFT)
#define USB1_UTMIP_PMC_WAKEUP0_0_UTMIP_LINE_WAKEUP_EVENT_INT_ENB_RANGE                  0:0
#define USB1_UTMIP_PMC_WAKEUP0_0_UTMIP_LINE_WAKEUP_EVENT_INT_ENB_WOFFSET                        0x0
#define USB1_UTMIP_PMC_WAKEUP0_0_UTMIP_LINE_WAKEUP_EVENT_INT_ENB_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB1_UTMIP_PMC_WAKEUP0_0_UTMIP_LINE_WAKEUP_EVENT_INT_ENB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB1_UTMIP_PMC_WAKEUP0_0_UTMIP_LINE_WAKEUP_EVENT_INT_ENB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB1_UTMIP_PMC_WAKEUP0_0_UTMIP_LINE_WAKEUP_EVENT_INT_ENB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB1_UTMIP_PMC_WAKEUP0_0_UTMIP_LINE_WAKEUP_EVENT_INT_STS_SHIFT                  _MK_SHIFT_CONST(1)
#define USB1_UTMIP_PMC_WAKEUP0_0_UTMIP_LINE_WAKEUP_EVENT_INT_STS_FIELD                  _MK_FIELD_CONST(0x1, USB1_UTMIP_PMC_WAKEUP0_0_UTMIP_LINE_WAKEUP_EVENT_INT_STS_SHIFT)
#define USB1_UTMIP_PMC_WAKEUP0_0_UTMIP_LINE_WAKEUP_EVENT_INT_STS_RANGE                  1:1
#define USB1_UTMIP_PMC_WAKEUP0_0_UTMIP_LINE_WAKEUP_EVENT_INT_STS_WOFFSET                        0x0
#define USB1_UTMIP_PMC_WAKEUP0_0_UTMIP_LINE_WAKEUP_EVENT_INT_STS_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB1_UTMIP_PMC_WAKEUP0_0_UTMIP_LINE_WAKEUP_EVENT_INT_STS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB1_UTMIP_PMC_WAKEUP0_0_UTMIP_LINE_WAKEUP_EVENT_INT_STS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB1_UTMIP_PMC_WAKEUP0_0_UTMIP_LINE_WAKEUP_EVENT_INT_STS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_0_OUT_0  
#define USB2_QH_USB2D_QH_EP_0_OUT_0                     _MK_ADDR_CONST(0x1000)
#define USB2_QH_USB2D_QH_EP_0_OUT_0_SECURE                      0x0
#define USB2_QH_USB2D_QH_EP_0_OUT_0_WORD_COUNT                  0x1
#define USB2_QH_USB2D_QH_EP_0_OUT_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_0_OUT_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_0_OUT_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_0_OUT_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_0_OUT_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_0_OUT_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_0_OUT_0_USB2D_QH_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_0_OUT_0_USB2D_QH_FIELD                      _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_0_OUT_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_0_OUT_0_USB2D_QH_RANGE                      31:0
#define USB2_QH_USB2D_QH_EP_0_OUT_0_USB2D_QH_WOFFSET                    0x0
#define USB2_QH_USB2D_QH_EP_0_OUT_0_USB2D_QH_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_0_OUT_0_USB2D_QH_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_0_OUT_0_USB2D_QH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_0_OUT_0_USB2D_QH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_0_IN_0  
#define USB2_QH_USB2D_QH_EP_0_IN_0                      _MK_ADDR_CONST(0x1040)
#define USB2_QH_USB2D_QH_EP_0_IN_0_SECURE                       0x0
#define USB2_QH_USB2D_QH_EP_0_IN_0_WORD_COUNT                   0x1
#define USB2_QH_USB2D_QH_EP_0_IN_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_0_IN_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_0_IN_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_0_IN_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_0_IN_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_0_IN_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_0_IN_0_USB2D_QH_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_0_IN_0_USB2D_QH_FIELD                       _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_0_IN_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_0_IN_0_USB2D_QH_RANGE                       31:0
#define USB2_QH_USB2D_QH_EP_0_IN_0_USB2D_QH_WOFFSET                     0x0
#define USB2_QH_USB2D_QH_EP_0_IN_0_USB2D_QH_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_0_IN_0_USB2D_QH_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_0_IN_0_USB2D_QH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_0_IN_0_USB2D_QH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_1_OUT_0  
#define USB2_QH_USB2D_QH_EP_1_OUT_0                     _MK_ADDR_CONST(0x1080)
#define USB2_QH_USB2D_QH_EP_1_OUT_0_SECURE                      0x0
#define USB2_QH_USB2D_QH_EP_1_OUT_0_WORD_COUNT                  0x1
#define USB2_QH_USB2D_QH_EP_1_OUT_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_1_OUT_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_1_OUT_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_1_OUT_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_1_OUT_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_1_OUT_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_1_OUT_0_USB2D_QH_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_1_OUT_0_USB2D_QH_FIELD                      _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_1_OUT_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_1_OUT_0_USB2D_QH_RANGE                      31:0
#define USB2_QH_USB2D_QH_EP_1_OUT_0_USB2D_QH_WOFFSET                    0x0
#define USB2_QH_USB2D_QH_EP_1_OUT_0_USB2D_QH_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_1_OUT_0_USB2D_QH_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_1_OUT_0_USB2D_QH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_1_OUT_0_USB2D_QH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_1_IN_0  
#define USB2_QH_USB2D_QH_EP_1_IN_0                      _MK_ADDR_CONST(0x10c0)
#define USB2_QH_USB2D_QH_EP_1_IN_0_SECURE                       0x0
#define USB2_QH_USB2D_QH_EP_1_IN_0_WORD_COUNT                   0x1
#define USB2_QH_USB2D_QH_EP_1_IN_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_1_IN_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_1_IN_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_1_IN_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_1_IN_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_1_IN_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_1_IN_0_USB2D_QH_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_1_IN_0_USB2D_QH_FIELD                       _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_1_IN_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_1_IN_0_USB2D_QH_RANGE                       31:0
#define USB2_QH_USB2D_QH_EP_1_IN_0_USB2D_QH_WOFFSET                     0x0
#define USB2_QH_USB2D_QH_EP_1_IN_0_USB2D_QH_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_1_IN_0_USB2D_QH_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_1_IN_0_USB2D_QH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_1_IN_0_USB2D_QH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_2_OUT_0  
#define USB2_QH_USB2D_QH_EP_2_OUT_0                     _MK_ADDR_CONST(0x1100)
#define USB2_QH_USB2D_QH_EP_2_OUT_0_SECURE                      0x0
#define USB2_QH_USB2D_QH_EP_2_OUT_0_WORD_COUNT                  0x1
#define USB2_QH_USB2D_QH_EP_2_OUT_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_2_OUT_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_2_OUT_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_2_OUT_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_2_OUT_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_2_OUT_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_2_OUT_0_USB2D_QH_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_2_OUT_0_USB2D_QH_FIELD                      _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_2_OUT_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_2_OUT_0_USB2D_QH_RANGE                      31:0
#define USB2_QH_USB2D_QH_EP_2_OUT_0_USB2D_QH_WOFFSET                    0x0
#define USB2_QH_USB2D_QH_EP_2_OUT_0_USB2D_QH_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_2_OUT_0_USB2D_QH_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_2_OUT_0_USB2D_QH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_2_OUT_0_USB2D_QH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_2_IN_0  
#define USB2_QH_USB2D_QH_EP_2_IN_0                      _MK_ADDR_CONST(0x1140)
#define USB2_QH_USB2D_QH_EP_2_IN_0_SECURE                       0x0
#define USB2_QH_USB2D_QH_EP_2_IN_0_WORD_COUNT                   0x1
#define USB2_QH_USB2D_QH_EP_2_IN_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_2_IN_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_2_IN_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_2_IN_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_2_IN_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_2_IN_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_2_IN_0_USB2D_QH_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_2_IN_0_USB2D_QH_FIELD                       _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_2_IN_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_2_IN_0_USB2D_QH_RANGE                       31:0
#define USB2_QH_USB2D_QH_EP_2_IN_0_USB2D_QH_WOFFSET                     0x0
#define USB2_QH_USB2D_QH_EP_2_IN_0_USB2D_QH_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_2_IN_0_USB2D_QH_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_2_IN_0_USB2D_QH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_2_IN_0_USB2D_QH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_3_OUT_0  
#define USB2_QH_USB2D_QH_EP_3_OUT_0                     _MK_ADDR_CONST(0x1180)
#define USB2_QH_USB2D_QH_EP_3_OUT_0_SECURE                      0x0
#define USB2_QH_USB2D_QH_EP_3_OUT_0_WORD_COUNT                  0x1
#define USB2_QH_USB2D_QH_EP_3_OUT_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_3_OUT_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_3_OUT_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_3_OUT_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_3_OUT_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_3_OUT_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_3_OUT_0_USB2D_QH_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_3_OUT_0_USB2D_QH_FIELD                      _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_3_OUT_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_3_OUT_0_USB2D_QH_RANGE                      31:0
#define USB2_QH_USB2D_QH_EP_3_OUT_0_USB2D_QH_WOFFSET                    0x0
#define USB2_QH_USB2D_QH_EP_3_OUT_0_USB2D_QH_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_3_OUT_0_USB2D_QH_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_3_OUT_0_USB2D_QH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_3_OUT_0_USB2D_QH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_3_IN_0  
#define USB2_QH_USB2D_QH_EP_3_IN_0                      _MK_ADDR_CONST(0x11c0)
#define USB2_QH_USB2D_QH_EP_3_IN_0_SECURE                       0x0
#define USB2_QH_USB2D_QH_EP_3_IN_0_WORD_COUNT                   0x1
#define USB2_QH_USB2D_QH_EP_3_IN_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_3_IN_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_3_IN_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_3_IN_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_3_IN_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_3_IN_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_3_IN_0_USB2D_QH_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_3_IN_0_USB2D_QH_FIELD                       _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_3_IN_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_3_IN_0_USB2D_QH_RANGE                       31:0
#define USB2_QH_USB2D_QH_EP_3_IN_0_USB2D_QH_WOFFSET                     0x0
#define USB2_QH_USB2D_QH_EP_3_IN_0_USB2D_QH_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_3_IN_0_USB2D_QH_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_3_IN_0_USB2D_QH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_3_IN_0_USB2D_QH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_4_OUT_0  
#define USB2_QH_USB2D_QH_EP_4_OUT_0                     _MK_ADDR_CONST(0x1200)
#define USB2_QH_USB2D_QH_EP_4_OUT_0_SECURE                      0x0
#define USB2_QH_USB2D_QH_EP_4_OUT_0_WORD_COUNT                  0x1
#define USB2_QH_USB2D_QH_EP_4_OUT_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_4_OUT_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_4_OUT_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_4_OUT_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_4_OUT_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_4_OUT_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_4_OUT_0_USB2D_QH_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_4_OUT_0_USB2D_QH_FIELD                      _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_4_OUT_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_4_OUT_0_USB2D_QH_RANGE                      31:0
#define USB2_QH_USB2D_QH_EP_4_OUT_0_USB2D_QH_WOFFSET                    0x0
#define USB2_QH_USB2D_QH_EP_4_OUT_0_USB2D_QH_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_4_OUT_0_USB2D_QH_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_4_OUT_0_USB2D_QH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_4_OUT_0_USB2D_QH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_4_IN_0  
#define USB2_QH_USB2D_QH_EP_4_IN_0                      _MK_ADDR_CONST(0x1240)
#define USB2_QH_USB2D_QH_EP_4_IN_0_SECURE                       0x0
#define USB2_QH_USB2D_QH_EP_4_IN_0_WORD_COUNT                   0x1
#define USB2_QH_USB2D_QH_EP_4_IN_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_4_IN_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_4_IN_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_4_IN_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_4_IN_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_4_IN_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_4_IN_0_USB2D_QH_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_4_IN_0_USB2D_QH_FIELD                       _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_4_IN_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_4_IN_0_USB2D_QH_RANGE                       31:0
#define USB2_QH_USB2D_QH_EP_4_IN_0_USB2D_QH_WOFFSET                     0x0
#define USB2_QH_USB2D_QH_EP_4_IN_0_USB2D_QH_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_4_IN_0_USB2D_QH_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_4_IN_0_USB2D_QH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_4_IN_0_USB2D_QH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_5_OUT_0  
#define USB2_QH_USB2D_QH_EP_5_OUT_0                     _MK_ADDR_CONST(0x1280)
#define USB2_QH_USB2D_QH_EP_5_OUT_0_SECURE                      0x0
#define USB2_QH_USB2D_QH_EP_5_OUT_0_WORD_COUNT                  0x1
#define USB2_QH_USB2D_QH_EP_5_OUT_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_5_OUT_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_5_OUT_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_5_OUT_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_5_OUT_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_5_OUT_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_5_OUT_0_USB2D_QH_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_5_OUT_0_USB2D_QH_FIELD                      _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_5_OUT_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_5_OUT_0_USB2D_QH_RANGE                      31:0
#define USB2_QH_USB2D_QH_EP_5_OUT_0_USB2D_QH_WOFFSET                    0x0
#define USB2_QH_USB2D_QH_EP_5_OUT_0_USB2D_QH_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_5_OUT_0_USB2D_QH_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_5_OUT_0_USB2D_QH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_5_OUT_0_USB2D_QH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_5_IN_0  
#define USB2_QH_USB2D_QH_EP_5_IN_0                      _MK_ADDR_CONST(0x12c0)
#define USB2_QH_USB2D_QH_EP_5_IN_0_SECURE                       0x0
#define USB2_QH_USB2D_QH_EP_5_IN_0_WORD_COUNT                   0x1
#define USB2_QH_USB2D_QH_EP_5_IN_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_5_IN_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_5_IN_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_5_IN_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_5_IN_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_5_IN_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_5_IN_0_USB2D_QH_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_5_IN_0_USB2D_QH_FIELD                       _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_5_IN_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_5_IN_0_USB2D_QH_RANGE                       31:0
#define USB2_QH_USB2D_QH_EP_5_IN_0_USB2D_QH_WOFFSET                     0x0
#define USB2_QH_USB2D_QH_EP_5_IN_0_USB2D_QH_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_5_IN_0_USB2D_QH_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_5_IN_0_USB2D_QH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_5_IN_0_USB2D_QH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_6_OUT_0  
#define USB2_QH_USB2D_QH_EP_6_OUT_0                     _MK_ADDR_CONST(0x1300)
#define USB2_QH_USB2D_QH_EP_6_OUT_0_SECURE                      0x0
#define USB2_QH_USB2D_QH_EP_6_OUT_0_WORD_COUNT                  0x1
#define USB2_QH_USB2D_QH_EP_6_OUT_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_6_OUT_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_6_OUT_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_6_OUT_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_6_OUT_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_6_OUT_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_6_OUT_0_USB2D_QH_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_6_OUT_0_USB2D_QH_FIELD                      _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_6_OUT_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_6_OUT_0_USB2D_QH_RANGE                      31:0
#define USB2_QH_USB2D_QH_EP_6_OUT_0_USB2D_QH_WOFFSET                    0x0
#define USB2_QH_USB2D_QH_EP_6_OUT_0_USB2D_QH_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_6_OUT_0_USB2D_QH_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_6_OUT_0_USB2D_QH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_6_OUT_0_USB2D_QH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_6_IN_0  
#define USB2_QH_USB2D_QH_EP_6_IN_0                      _MK_ADDR_CONST(0x1340)
#define USB2_QH_USB2D_QH_EP_6_IN_0_SECURE                       0x0
#define USB2_QH_USB2D_QH_EP_6_IN_0_WORD_COUNT                   0x1
#define USB2_QH_USB2D_QH_EP_6_IN_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_6_IN_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_6_IN_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_6_IN_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_6_IN_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_6_IN_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_6_IN_0_USB2D_QH_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_6_IN_0_USB2D_QH_FIELD                       _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_6_IN_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_6_IN_0_USB2D_QH_RANGE                       31:0
#define USB2_QH_USB2D_QH_EP_6_IN_0_USB2D_QH_WOFFSET                     0x0
#define USB2_QH_USB2D_QH_EP_6_IN_0_USB2D_QH_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_6_IN_0_USB2D_QH_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_6_IN_0_USB2D_QH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_6_IN_0_USB2D_QH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_7_OUT_0  
#define USB2_QH_USB2D_QH_EP_7_OUT_0                     _MK_ADDR_CONST(0x1380)
#define USB2_QH_USB2D_QH_EP_7_OUT_0_SECURE                      0x0
#define USB2_QH_USB2D_QH_EP_7_OUT_0_WORD_COUNT                  0x1
#define USB2_QH_USB2D_QH_EP_7_OUT_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_7_OUT_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_7_OUT_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_7_OUT_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_7_OUT_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_7_OUT_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_7_OUT_0_USB2D_QH_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_7_OUT_0_USB2D_QH_FIELD                      _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_7_OUT_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_7_OUT_0_USB2D_QH_RANGE                      31:0
#define USB2_QH_USB2D_QH_EP_7_OUT_0_USB2D_QH_WOFFSET                    0x0
#define USB2_QH_USB2D_QH_EP_7_OUT_0_USB2D_QH_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_7_OUT_0_USB2D_QH_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_7_OUT_0_USB2D_QH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_7_OUT_0_USB2D_QH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_7_IN_0  
#define USB2_QH_USB2D_QH_EP_7_IN_0                      _MK_ADDR_CONST(0x13c0)
#define USB2_QH_USB2D_QH_EP_7_IN_0_SECURE                       0x0
#define USB2_QH_USB2D_QH_EP_7_IN_0_WORD_COUNT                   0x1
#define USB2_QH_USB2D_QH_EP_7_IN_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_7_IN_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_7_IN_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_7_IN_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_7_IN_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_7_IN_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_7_IN_0_USB2D_QH_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_7_IN_0_USB2D_QH_FIELD                       _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_7_IN_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_7_IN_0_USB2D_QH_RANGE                       31:0
#define USB2_QH_USB2D_QH_EP_7_IN_0_USB2D_QH_WOFFSET                     0x0
#define USB2_QH_USB2D_QH_EP_7_IN_0_USB2D_QH_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_7_IN_0_USB2D_QH_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_7_IN_0_USB2D_QH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_7_IN_0_USB2D_QH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_8_OUT_0  
#define USB2_QH_USB2D_QH_EP_8_OUT_0                     _MK_ADDR_CONST(0x1400)
#define USB2_QH_USB2D_QH_EP_8_OUT_0_SECURE                      0x0
#define USB2_QH_USB2D_QH_EP_8_OUT_0_WORD_COUNT                  0x1
#define USB2_QH_USB2D_QH_EP_8_OUT_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_8_OUT_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_8_OUT_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_8_OUT_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_8_OUT_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_8_OUT_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_8_OUT_0_USB2D_QH_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_8_OUT_0_USB2D_QH_FIELD                      _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_8_OUT_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_8_OUT_0_USB2D_QH_RANGE                      31:0
#define USB2_QH_USB2D_QH_EP_8_OUT_0_USB2D_QH_WOFFSET                    0x0
#define USB2_QH_USB2D_QH_EP_8_OUT_0_USB2D_QH_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_8_OUT_0_USB2D_QH_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_8_OUT_0_USB2D_QH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_8_OUT_0_USB2D_QH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_8_IN_0  
#define USB2_QH_USB2D_QH_EP_8_IN_0                      _MK_ADDR_CONST(0x1440)
#define USB2_QH_USB2D_QH_EP_8_IN_0_SECURE                       0x0
#define USB2_QH_USB2D_QH_EP_8_IN_0_WORD_COUNT                   0x1
#define USB2_QH_USB2D_QH_EP_8_IN_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_8_IN_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_8_IN_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_8_IN_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_8_IN_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_8_IN_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_8_IN_0_USB2D_QH_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_8_IN_0_USB2D_QH_FIELD                       _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_8_IN_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_8_IN_0_USB2D_QH_RANGE                       31:0
#define USB2_QH_USB2D_QH_EP_8_IN_0_USB2D_QH_WOFFSET                     0x0
#define USB2_QH_USB2D_QH_EP_8_IN_0_USB2D_QH_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_8_IN_0_USB2D_QH_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_8_IN_0_USB2D_QH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_8_IN_0_USB2D_QH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_9_OUT_0  
#define USB2_QH_USB2D_QH_EP_9_OUT_0                     _MK_ADDR_CONST(0x1480)
#define USB2_QH_USB2D_QH_EP_9_OUT_0_SECURE                      0x0
#define USB2_QH_USB2D_QH_EP_9_OUT_0_WORD_COUNT                  0x1
#define USB2_QH_USB2D_QH_EP_9_OUT_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_9_OUT_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_9_OUT_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_9_OUT_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_9_OUT_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_9_OUT_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_9_OUT_0_USB2D_QH_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_9_OUT_0_USB2D_QH_FIELD                      _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_9_OUT_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_9_OUT_0_USB2D_QH_RANGE                      31:0
#define USB2_QH_USB2D_QH_EP_9_OUT_0_USB2D_QH_WOFFSET                    0x0
#define USB2_QH_USB2D_QH_EP_9_OUT_0_USB2D_QH_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_9_OUT_0_USB2D_QH_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_9_OUT_0_USB2D_QH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_9_OUT_0_USB2D_QH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_9_IN_0  
#define USB2_QH_USB2D_QH_EP_9_IN_0                      _MK_ADDR_CONST(0x14c0)
#define USB2_QH_USB2D_QH_EP_9_IN_0_SECURE                       0x0
#define USB2_QH_USB2D_QH_EP_9_IN_0_WORD_COUNT                   0x1
#define USB2_QH_USB2D_QH_EP_9_IN_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_9_IN_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_9_IN_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_9_IN_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_9_IN_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_9_IN_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_9_IN_0_USB2D_QH_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_9_IN_0_USB2D_QH_FIELD                       _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_9_IN_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_9_IN_0_USB2D_QH_RANGE                       31:0
#define USB2_QH_USB2D_QH_EP_9_IN_0_USB2D_QH_WOFFSET                     0x0
#define USB2_QH_USB2D_QH_EP_9_IN_0_USB2D_QH_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_9_IN_0_USB2D_QH_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_9_IN_0_USB2D_QH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_9_IN_0_USB2D_QH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_10_OUT_0  
#define USB2_QH_USB2D_QH_EP_10_OUT_0                    _MK_ADDR_CONST(0x1500)
#define USB2_QH_USB2D_QH_EP_10_OUT_0_SECURE                     0x0
#define USB2_QH_USB2D_QH_EP_10_OUT_0_WORD_COUNT                         0x1
#define USB2_QH_USB2D_QH_EP_10_OUT_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_10_OUT_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_10_OUT_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_10_OUT_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_10_OUT_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_10_OUT_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_10_OUT_0_USB2D_QH_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_10_OUT_0_USB2D_QH_FIELD                     _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_10_OUT_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_10_OUT_0_USB2D_QH_RANGE                     31:0
#define USB2_QH_USB2D_QH_EP_10_OUT_0_USB2D_QH_WOFFSET                   0x0
#define USB2_QH_USB2D_QH_EP_10_OUT_0_USB2D_QH_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_10_OUT_0_USB2D_QH_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_10_OUT_0_USB2D_QH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_10_OUT_0_USB2D_QH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_10_IN_0  
#define USB2_QH_USB2D_QH_EP_10_IN_0                     _MK_ADDR_CONST(0x1540)
#define USB2_QH_USB2D_QH_EP_10_IN_0_SECURE                      0x0
#define USB2_QH_USB2D_QH_EP_10_IN_0_WORD_COUNT                  0x1
#define USB2_QH_USB2D_QH_EP_10_IN_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_10_IN_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_10_IN_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_10_IN_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_10_IN_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_10_IN_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_10_IN_0_USB2D_QH_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_10_IN_0_USB2D_QH_FIELD                      _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_10_IN_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_10_IN_0_USB2D_QH_RANGE                      31:0
#define USB2_QH_USB2D_QH_EP_10_IN_0_USB2D_QH_WOFFSET                    0x0
#define USB2_QH_USB2D_QH_EP_10_IN_0_USB2D_QH_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_10_IN_0_USB2D_QH_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_10_IN_0_USB2D_QH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_10_IN_0_USB2D_QH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_11_OUT_0  
#define USB2_QH_USB2D_QH_EP_11_OUT_0                    _MK_ADDR_CONST(0x1580)
#define USB2_QH_USB2D_QH_EP_11_OUT_0_SECURE                     0x0
#define USB2_QH_USB2D_QH_EP_11_OUT_0_WORD_COUNT                         0x1
#define USB2_QH_USB2D_QH_EP_11_OUT_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_11_OUT_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_11_OUT_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_11_OUT_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_11_OUT_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_11_OUT_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_11_OUT_0_USB2D_QH_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_11_OUT_0_USB2D_QH_FIELD                     _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_11_OUT_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_11_OUT_0_USB2D_QH_RANGE                     31:0
#define USB2_QH_USB2D_QH_EP_11_OUT_0_USB2D_QH_WOFFSET                   0x0
#define USB2_QH_USB2D_QH_EP_11_OUT_0_USB2D_QH_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_11_OUT_0_USB2D_QH_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_11_OUT_0_USB2D_QH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_11_OUT_0_USB2D_QH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_11_IN_0  
#define USB2_QH_USB2D_QH_EP_11_IN_0                     _MK_ADDR_CONST(0x15c0)
#define USB2_QH_USB2D_QH_EP_11_IN_0_SECURE                      0x0
#define USB2_QH_USB2D_QH_EP_11_IN_0_WORD_COUNT                  0x1
#define USB2_QH_USB2D_QH_EP_11_IN_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_11_IN_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_11_IN_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_11_IN_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_11_IN_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_11_IN_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_11_IN_0_USB2D_QH_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_11_IN_0_USB2D_QH_FIELD                      _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_11_IN_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_11_IN_0_USB2D_QH_RANGE                      31:0
#define USB2_QH_USB2D_QH_EP_11_IN_0_USB2D_QH_WOFFSET                    0x0
#define USB2_QH_USB2D_QH_EP_11_IN_0_USB2D_QH_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_11_IN_0_USB2D_QH_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_11_IN_0_USB2D_QH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_11_IN_0_USB2D_QH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_12_OUT_0  
#define USB2_QH_USB2D_QH_EP_12_OUT_0                    _MK_ADDR_CONST(0x1600)
#define USB2_QH_USB2D_QH_EP_12_OUT_0_SECURE                     0x0
#define USB2_QH_USB2D_QH_EP_12_OUT_0_WORD_COUNT                         0x1
#define USB2_QH_USB2D_QH_EP_12_OUT_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_12_OUT_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_12_OUT_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_12_OUT_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_12_OUT_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_12_OUT_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_12_OUT_0_USB2D_QH_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_12_OUT_0_USB2D_QH_FIELD                     _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_12_OUT_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_12_OUT_0_USB2D_QH_RANGE                     31:0
#define USB2_QH_USB2D_QH_EP_12_OUT_0_USB2D_QH_WOFFSET                   0x0
#define USB2_QH_USB2D_QH_EP_12_OUT_0_USB2D_QH_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_12_OUT_0_USB2D_QH_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_12_OUT_0_USB2D_QH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_12_OUT_0_USB2D_QH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_12_IN_0  
#define USB2_QH_USB2D_QH_EP_12_IN_0                     _MK_ADDR_CONST(0x1640)
#define USB2_QH_USB2D_QH_EP_12_IN_0_SECURE                      0x0
#define USB2_QH_USB2D_QH_EP_12_IN_0_WORD_COUNT                  0x1
#define USB2_QH_USB2D_QH_EP_12_IN_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_12_IN_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_12_IN_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_12_IN_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_12_IN_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_12_IN_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_12_IN_0_USB2D_QH_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_12_IN_0_USB2D_QH_FIELD                      _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_12_IN_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_12_IN_0_USB2D_QH_RANGE                      31:0
#define USB2_QH_USB2D_QH_EP_12_IN_0_USB2D_QH_WOFFSET                    0x0
#define USB2_QH_USB2D_QH_EP_12_IN_0_USB2D_QH_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_12_IN_0_USB2D_QH_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_12_IN_0_USB2D_QH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_12_IN_0_USB2D_QH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_13_OUT_0  
#define USB2_QH_USB2D_QH_EP_13_OUT_0                    _MK_ADDR_CONST(0x1680)
#define USB2_QH_USB2D_QH_EP_13_OUT_0_SECURE                     0x0
#define USB2_QH_USB2D_QH_EP_13_OUT_0_WORD_COUNT                         0x1
#define USB2_QH_USB2D_QH_EP_13_OUT_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_13_OUT_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_13_OUT_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_13_OUT_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_13_OUT_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_13_OUT_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_13_OUT_0_USB2D_QH_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_13_OUT_0_USB2D_QH_FIELD                     _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_13_OUT_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_13_OUT_0_USB2D_QH_RANGE                     31:0
#define USB2_QH_USB2D_QH_EP_13_OUT_0_USB2D_QH_WOFFSET                   0x0
#define USB2_QH_USB2D_QH_EP_13_OUT_0_USB2D_QH_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_13_OUT_0_USB2D_QH_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_13_OUT_0_USB2D_QH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_13_OUT_0_USB2D_QH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_13_IN_0  
#define USB2_QH_USB2D_QH_EP_13_IN_0                     _MK_ADDR_CONST(0x16c0)
#define USB2_QH_USB2D_QH_EP_13_IN_0_SECURE                      0x0
#define USB2_QH_USB2D_QH_EP_13_IN_0_WORD_COUNT                  0x1
#define USB2_QH_USB2D_QH_EP_13_IN_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_13_IN_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_13_IN_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_13_IN_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_13_IN_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_13_IN_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_13_IN_0_USB2D_QH_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_13_IN_0_USB2D_QH_FIELD                      _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_13_IN_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_13_IN_0_USB2D_QH_RANGE                      31:0
#define USB2_QH_USB2D_QH_EP_13_IN_0_USB2D_QH_WOFFSET                    0x0
#define USB2_QH_USB2D_QH_EP_13_IN_0_USB2D_QH_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_13_IN_0_USB2D_QH_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_13_IN_0_USB2D_QH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_13_IN_0_USB2D_QH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_14_OUT_0  
#define USB2_QH_USB2D_QH_EP_14_OUT_0                    _MK_ADDR_CONST(0x1700)
#define USB2_QH_USB2D_QH_EP_14_OUT_0_SECURE                     0x0
#define USB2_QH_USB2D_QH_EP_14_OUT_0_WORD_COUNT                         0x1
#define USB2_QH_USB2D_QH_EP_14_OUT_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_14_OUT_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_14_OUT_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_14_OUT_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_14_OUT_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_14_OUT_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_14_OUT_0_USB2D_QH_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_14_OUT_0_USB2D_QH_FIELD                     _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_14_OUT_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_14_OUT_0_USB2D_QH_RANGE                     31:0
#define USB2_QH_USB2D_QH_EP_14_OUT_0_USB2D_QH_WOFFSET                   0x0
#define USB2_QH_USB2D_QH_EP_14_OUT_0_USB2D_QH_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_14_OUT_0_USB2D_QH_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_14_OUT_0_USB2D_QH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_14_OUT_0_USB2D_QH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_14_IN_0  
#define USB2_QH_USB2D_QH_EP_14_IN_0                     _MK_ADDR_CONST(0x1740)
#define USB2_QH_USB2D_QH_EP_14_IN_0_SECURE                      0x0
#define USB2_QH_USB2D_QH_EP_14_IN_0_WORD_COUNT                  0x1
#define USB2_QH_USB2D_QH_EP_14_IN_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_14_IN_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_14_IN_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_14_IN_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_14_IN_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_14_IN_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_14_IN_0_USB2D_QH_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_14_IN_0_USB2D_QH_FIELD                      _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_14_IN_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_14_IN_0_USB2D_QH_RANGE                      31:0
#define USB2_QH_USB2D_QH_EP_14_IN_0_USB2D_QH_WOFFSET                    0x0
#define USB2_QH_USB2D_QH_EP_14_IN_0_USB2D_QH_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_14_IN_0_USB2D_QH_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_14_IN_0_USB2D_QH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_14_IN_0_USB2D_QH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_15_OUT_0  
#define USB2_QH_USB2D_QH_EP_15_OUT_0                    _MK_ADDR_CONST(0x1780)
#define USB2_QH_USB2D_QH_EP_15_OUT_0_SECURE                     0x0
#define USB2_QH_USB2D_QH_EP_15_OUT_0_WORD_COUNT                         0x1
#define USB2_QH_USB2D_QH_EP_15_OUT_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_15_OUT_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_15_OUT_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_15_OUT_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_15_OUT_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_15_OUT_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_15_OUT_0_USB2D_QH_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_15_OUT_0_USB2D_QH_FIELD                     _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_15_OUT_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_15_OUT_0_USB2D_QH_RANGE                     31:0
#define USB2_QH_USB2D_QH_EP_15_OUT_0_USB2D_QH_WOFFSET                   0x0
#define USB2_QH_USB2D_QH_EP_15_OUT_0_USB2D_QH_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_15_OUT_0_USB2D_QH_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_15_OUT_0_USB2D_QH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_15_OUT_0_USB2D_QH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_15_IN_0  
#define USB2_QH_USB2D_QH_EP_15_IN_0                     _MK_ADDR_CONST(0x17c0)
#define USB2_QH_USB2D_QH_EP_15_IN_0_SECURE                      0x0
#define USB2_QH_USB2D_QH_EP_15_IN_0_WORD_COUNT                  0x1
#define USB2_QH_USB2D_QH_EP_15_IN_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_15_IN_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_15_IN_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_15_IN_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_15_IN_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_15_IN_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_15_IN_0_USB2D_QH_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_15_IN_0_USB2D_QH_FIELD                      _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_15_IN_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_15_IN_0_USB2D_QH_RANGE                      31:0
#define USB2_QH_USB2D_QH_EP_15_IN_0_USB2D_QH_WOFFSET                    0x0
#define USB2_QH_USB2D_QH_EP_15_IN_0_USB2D_QH_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_15_IN_0_USB2D_QH_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_15_IN_0_USB2D_QH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_15_IN_0_USB2D_QH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Ram USB2_RX_MEM_USB2_RX_MEM_0  
#define USB2_RX_MEM_USB2_RX_MEM_0                       _MK_ADDR_CONST(0x1800)
#define USB2_RX_MEM_USB2_RX_MEM_0_SECURE                        0x0
#define USB2_RX_MEM_USB2_RX_MEM_0_WORD_COUNT                    0x1
#define USB2_RX_MEM_USB2_RX_MEM_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define USB2_RX_MEM_USB2_RX_MEM_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define USB2_RX_MEM_USB2_RX_MEM_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define USB2_RX_MEM_USB2_RX_MEM_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_RX_MEM_USB2_RX_MEM_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define USB2_RX_MEM_USB2_RX_MEM_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define USB2_RX_MEM_USB2_RX_MEM_0_USB2_RX_MEM_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_RX_MEM_USB2_RX_MEM_0_USB2_RX_MEM_FIELD                     _MK_FIELD_CONST(0xffffffff, USB2_RX_MEM_USB2_RX_MEM_0_USB2_RX_MEM_SHIFT)
#define USB2_RX_MEM_USB2_RX_MEM_0_USB2_RX_MEM_RANGE                     31:0
#define USB2_RX_MEM_USB2_RX_MEM_0_USB2_RX_MEM_WOFFSET                   0x0
#define USB2_RX_MEM_USB2_RX_MEM_0_USB2_RX_MEM_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_RX_MEM_USB2_RX_MEM_0_USB2_RX_MEM_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_RX_MEM_USB2_RX_MEM_0_USB2_RX_MEM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_RX_MEM_USB2_RX_MEM_0_USB2_RX_MEM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Ram USB2_RX_MEM_USB2_RX_MEM  
#define USB2_RX_MEM_USB2_RX_MEM                 _MK_ADDR_CONST(0x1800)
#define USB2_RX_MEM_USB2_RX_MEM_SECURE                  0x0
#define USB2_RX_MEM_USB2_RX_MEM_WORD_COUNT                      0x1
#define USB2_RX_MEM_USB2_RX_MEM_RESET_VAL                       _MK_MASK_CONST(0x0)
#define USB2_RX_MEM_USB2_RX_MEM_RESET_MASK                      _MK_MASK_CONST(0x0)
#define USB2_RX_MEM_USB2_RX_MEM_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define USB2_RX_MEM_USB2_RX_MEM_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define USB2_RX_MEM_USB2_RX_MEM_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB2_RX_MEM_USB2_RX_MEM_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define USB2_RX_MEM_USB2_RX_MEM_USB2_RX_MEM_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_RX_MEM_USB2_RX_MEM_USB2_RX_MEM_FIELD                       _MK_FIELD_CONST(0xffffffff, USB2_RX_MEM_USB2_RX_MEM_USB2_RX_MEM_SHIFT)
#define USB2_RX_MEM_USB2_RX_MEM_USB2_RX_MEM_RANGE                       31:0
#define USB2_RX_MEM_USB2_RX_MEM_USB2_RX_MEM_WOFFSET                     0x0
#define USB2_RX_MEM_USB2_RX_MEM_USB2_RX_MEM_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_RX_MEM_USB2_RX_MEM_USB2_RX_MEM_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_RX_MEM_USB2_RX_MEM_USB2_RX_MEM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_RX_MEM_USB2_RX_MEM_USB2_RX_MEM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Ram USB2_TX_MEM_USB2_TX_MEM_0  
#define USB2_TX_MEM_USB2_TX_MEM_0                       _MK_ADDR_CONST(0x2000)
#define USB2_TX_MEM_USB2_TX_MEM_0_SECURE                        0x0
#define USB2_TX_MEM_USB2_TX_MEM_0_WORD_COUNT                    0x1
#define USB2_TX_MEM_USB2_TX_MEM_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define USB2_TX_MEM_USB2_TX_MEM_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define USB2_TX_MEM_USB2_TX_MEM_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define USB2_TX_MEM_USB2_TX_MEM_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_TX_MEM_USB2_TX_MEM_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define USB2_TX_MEM_USB2_TX_MEM_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define USB2_TX_MEM_USB2_TX_MEM_0_USB2_TX_MEM_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_TX_MEM_USB2_TX_MEM_0_USB2_TX_MEM_FIELD                     _MK_FIELD_CONST(0xffffffff, USB2_TX_MEM_USB2_TX_MEM_0_USB2_TX_MEM_SHIFT)
#define USB2_TX_MEM_USB2_TX_MEM_0_USB2_TX_MEM_RANGE                     31:0
#define USB2_TX_MEM_USB2_TX_MEM_0_USB2_TX_MEM_WOFFSET                   0x0
#define USB2_TX_MEM_USB2_TX_MEM_0_USB2_TX_MEM_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_TX_MEM_USB2_TX_MEM_0_USB2_TX_MEM_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_TX_MEM_USB2_TX_MEM_0_USB2_TX_MEM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_TX_MEM_USB2_TX_MEM_0_USB2_TX_MEM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Ram USB2_TX_MEM_USB2_TX_MEM  
#define USB2_TX_MEM_USB2_TX_MEM                 _MK_ADDR_CONST(0x2000)
#define USB2_TX_MEM_USB2_TX_MEM_SECURE                  0x0
#define USB2_TX_MEM_USB2_TX_MEM_WORD_COUNT                      0x1
#define USB2_TX_MEM_USB2_TX_MEM_RESET_VAL                       _MK_MASK_CONST(0x0)
#define USB2_TX_MEM_USB2_TX_MEM_RESET_MASK                      _MK_MASK_CONST(0x0)
#define USB2_TX_MEM_USB2_TX_MEM_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define USB2_TX_MEM_USB2_TX_MEM_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define USB2_TX_MEM_USB2_TX_MEM_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB2_TX_MEM_USB2_TX_MEM_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define USB2_TX_MEM_USB2_TX_MEM_USB2_TX_MEM_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_TX_MEM_USB2_TX_MEM_USB2_TX_MEM_FIELD                       _MK_FIELD_CONST(0xffffffff, USB2_TX_MEM_USB2_TX_MEM_USB2_TX_MEM_SHIFT)
#define USB2_TX_MEM_USB2_TX_MEM_USB2_TX_MEM_RANGE                       31:0
#define USB2_TX_MEM_USB2_TX_MEM_USB2_TX_MEM_WOFFSET                     0x0
#define USB2_TX_MEM_USB2_TX_MEM_USB2_TX_MEM_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_TX_MEM_USB2_TX_MEM_USB2_TX_MEM_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_TX_MEM_USB2_TX_MEM_USB2_TX_MEM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_TX_MEM_USB2_TX_MEM_USB2_TX_MEM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register USB2_CONTROLLER_1_USB2D_ID_0  
#define USB2_CONTROLLER_1_USB2D_ID_0                    _MK_ADDR_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ID_0_SECURE                     0x0
#define USB2_CONTROLLER_1_USB2D_ID_0_WORD_COUNT                         0x1
#define USB2_CONTROLLER_1_USB2D_ID_0_RESET_VAL                  _MK_MASK_CONST(0xe401f906)
#define USB2_CONTROLLER_1_USB2D_ID_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define USB2_CONTROLLER_1_USB2D_ID_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ID_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ID_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_CONTROLLER_1_USB2D_ID_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ID_0_CIVERSION_SHIFT                    _MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_1_USB2D_ID_0_CIVERSION_FIELD                    _MK_FIELD_CONST(0x7, USB2_CONTROLLER_1_USB2D_ID_0_CIVERSION_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ID_0_CIVERSION_RANGE                    31:29
#define USB2_CONTROLLER_1_USB2D_ID_0_CIVERSION_WOFFSET                  0x0
#define USB2_CONTROLLER_1_USB2D_ID_0_CIVERSION_DEFAULT                  _MK_MASK_CONST(0x7)
#define USB2_CONTROLLER_1_USB2D_ID_0_CIVERSION_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define USB2_CONTROLLER_1_USB2D_ID_0_CIVERSION_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ID_0_CIVERSION_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_ID_0_VERSION_SHIFT                      _MK_SHIFT_CONST(25)
#define USB2_CONTROLLER_1_USB2D_ID_0_VERSION_FIELD                      _MK_FIELD_CONST(0xf, USB2_CONTROLLER_1_USB2D_ID_0_VERSION_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ID_0_VERSION_RANGE                      28:25
#define USB2_CONTROLLER_1_USB2D_ID_0_VERSION_WOFFSET                    0x0
#define USB2_CONTROLLER_1_USB2D_ID_0_VERSION_DEFAULT                    _MK_MASK_CONST(0x2)
#define USB2_CONTROLLER_1_USB2D_ID_0_VERSION_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define USB2_CONTROLLER_1_USB2D_ID_0_VERSION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ID_0_VERSION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_ID_0_REVISION_SHIFT                     _MK_SHIFT_CONST(21)
#define USB2_CONTROLLER_1_USB2D_ID_0_REVISION_FIELD                     _MK_FIELD_CONST(0xf, USB2_CONTROLLER_1_USB2D_ID_0_REVISION_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ID_0_REVISION_RANGE                     24:21
#define USB2_CONTROLLER_1_USB2D_ID_0_REVISION_WOFFSET                   0x0
#define USB2_CONTROLLER_1_USB2D_ID_0_REVISION_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ID_0_REVISION_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define USB2_CONTROLLER_1_USB2D_ID_0_REVISION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ID_0_REVISION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_ID_0_TAG_SHIFT                  _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_1_USB2D_ID_0_TAG_FIELD                  _MK_FIELD_CONST(0x1f, USB2_CONTROLLER_1_USB2D_ID_0_TAG_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ID_0_TAG_RANGE                  20:16
#define USB2_CONTROLLER_1_USB2D_ID_0_TAG_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ID_0_TAG_DEFAULT                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ID_0_TAG_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define USB2_CONTROLLER_1_USB2D_ID_0_TAG_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ID_0_TAG_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_ID_0_NID_SHIFT                  _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_1_USB2D_ID_0_NID_FIELD                  _MK_FIELD_CONST(0xff, USB2_CONTROLLER_1_USB2D_ID_0_NID_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ID_0_NID_RANGE                  15:8
#define USB2_CONTROLLER_1_USB2D_ID_0_NID_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ID_0_NID_DEFAULT                        _MK_MASK_CONST(0xf9)
#define USB2_CONTROLLER_1_USB2D_ID_0_NID_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define USB2_CONTROLLER_1_USB2D_ID_0_NID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ID_0_NID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_ID_0_ID_SHIFT                   _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ID_0_ID_FIELD                   _MK_FIELD_CONST(0xff, USB2_CONTROLLER_1_USB2D_ID_0_ID_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ID_0_ID_RANGE                   7:0
#define USB2_CONTROLLER_1_USB2D_ID_0_ID_WOFFSET                 0x0
#define USB2_CONTROLLER_1_USB2D_ID_0_ID_DEFAULT                 _MK_MASK_CONST(0x6)
#define USB2_CONTROLLER_1_USB2D_ID_0_ID_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define USB2_CONTROLLER_1_USB2D_ID_0_ID_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ID_0_ID_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register USB2_CONTROLLER_1_USB2D_HW_GENERAL_0  
#define USB2_CONTROLLER_1_USB2D_HW_GENERAL_0                    _MK_ADDR_CONST(0x4)
#define USB2_CONTROLLER_1_USB2D_HW_GENERAL_0_SECURE                     0x0
#define USB2_CONTROLLER_1_USB2D_HW_GENERAL_0_WORD_COUNT                         0x1
#define USB2_CONTROLLER_1_USB2D_HW_GENERAL_0_RESET_VAL                  _MK_MASK_CONST(0x35)
#define USB2_CONTROLLER_1_USB2D_HW_GENERAL_0_RESET_MASK                         _MK_MASK_CONST(0xff7)
#define USB2_CONTROLLER_1_USB2D_HW_GENERAL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HW_GENERAL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HW_GENERAL_0_READ_MASK                  _MK_MASK_CONST(0xff7)
#define USB2_CONTROLLER_1_USB2D_HW_GENERAL_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HW_GENERAL_0_SM_SHIFT                   _MK_SHIFT_CONST(10)
#define USB2_CONTROLLER_1_USB2D_HW_GENERAL_0_SM_FIELD                   _MK_FIELD_CONST(0x3, USB2_CONTROLLER_1_USB2D_HW_GENERAL_0_SM_SHIFT)
#define USB2_CONTROLLER_1_USB2D_HW_GENERAL_0_SM_RANGE                   11:10
#define USB2_CONTROLLER_1_USB2D_HW_GENERAL_0_SM_WOFFSET                 0x0
#define USB2_CONTROLLER_1_USB2D_HW_GENERAL_0_SM_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HW_GENERAL_0_SM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_1_USB2D_HW_GENERAL_0_SM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HW_GENERAL_0_SM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_HW_GENERAL_0_PHYM_SHIFT                 _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_1_USB2D_HW_GENERAL_0_PHYM_FIELD                 _MK_FIELD_CONST(0xf, USB2_CONTROLLER_1_USB2D_HW_GENERAL_0_PHYM_SHIFT)
#define USB2_CONTROLLER_1_USB2D_HW_GENERAL_0_PHYM_RANGE                 9:6
#define USB2_CONTROLLER_1_USB2D_HW_GENERAL_0_PHYM_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_HW_GENERAL_0_PHYM_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HW_GENERAL_0_PHYM_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define USB2_CONTROLLER_1_USB2D_HW_GENERAL_0_PHYM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HW_GENERAL_0_PHYM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_HW_GENERAL_0_PHYW_SHIFT                 _MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_1_USB2D_HW_GENERAL_0_PHYW_FIELD                 _MK_FIELD_CONST(0x3, USB2_CONTROLLER_1_USB2D_HW_GENERAL_0_PHYW_SHIFT)
#define USB2_CONTROLLER_1_USB2D_HW_GENERAL_0_PHYW_RANGE                 5:4
#define USB2_CONTROLLER_1_USB2D_HW_GENERAL_0_PHYW_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_HW_GENERAL_0_PHYW_DEFAULT                       _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_1_USB2D_HW_GENERAL_0_PHYW_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_1_USB2D_HW_GENERAL_0_PHYW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HW_GENERAL_0_PHYW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_HW_GENERAL_0_CLKC_SHIFT                 _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_1_USB2D_HW_GENERAL_0_CLKC_FIELD                 _MK_FIELD_CONST(0x3, USB2_CONTROLLER_1_USB2D_HW_GENERAL_0_CLKC_SHIFT)
#define USB2_CONTROLLER_1_USB2D_HW_GENERAL_0_CLKC_RANGE                 2:1
#define USB2_CONTROLLER_1_USB2D_HW_GENERAL_0_CLKC_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_HW_GENERAL_0_CLKC_DEFAULT                       _MK_MASK_CONST(0x2)
#define USB2_CONTROLLER_1_USB2D_HW_GENERAL_0_CLKC_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_1_USB2D_HW_GENERAL_0_CLKC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HW_GENERAL_0_CLKC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_HW_GENERAL_0_RT_SHIFT                   _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_1_USB2D_HW_GENERAL_0_RT_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_HW_GENERAL_0_RT_SHIFT)
#define USB2_CONTROLLER_1_USB2D_HW_GENERAL_0_RT_RANGE                   0:0
#define USB2_CONTROLLER_1_USB2D_HW_GENERAL_0_RT_WOFFSET                 0x0
#define USB2_CONTROLLER_1_USB2D_HW_GENERAL_0_RT_DEFAULT                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_HW_GENERAL_0_RT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_HW_GENERAL_0_RT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HW_GENERAL_0_RT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register USB2_CONTROLLER_1_USB2D_HW_HOST_0  
#define USB2_CONTROLLER_1_USB2D_HW_HOST_0                       _MK_ADDR_CONST(0x8)
#define USB2_CONTROLLER_1_USB2D_HW_HOST_0_SECURE                        0x0
#define USB2_CONTROLLER_1_USB2D_HW_HOST_0_WORD_COUNT                    0x1
#define USB2_CONTROLLER_1_USB2D_HW_HOST_0_RESET_VAL                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_HW_HOST_0_RESET_MASK                    _MK_MASK_CONST(0xf)
#define USB2_CONTROLLER_1_USB2D_HW_HOST_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HW_HOST_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HW_HOST_0_READ_MASK                     _MK_MASK_CONST(0xf)
#define USB2_CONTROLLER_1_USB2D_HW_HOST_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HW_HOST_0_NPORT_SHIFT                   _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_1_USB2D_HW_HOST_0_NPORT_FIELD                   _MK_FIELD_CONST(0x7, USB2_CONTROLLER_1_USB2D_HW_HOST_0_NPORT_SHIFT)
#define USB2_CONTROLLER_1_USB2D_HW_HOST_0_NPORT_RANGE                   3:1
#define USB2_CONTROLLER_1_USB2D_HW_HOST_0_NPORT_WOFFSET                 0x0
#define USB2_CONTROLLER_1_USB2D_HW_HOST_0_NPORT_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HW_HOST_0_NPORT_DEFAULT_MASK                    _MK_MASK_CONST(0x7)
#define USB2_CONTROLLER_1_USB2D_HW_HOST_0_NPORT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HW_HOST_0_NPORT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_HW_HOST_0_HC_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_1_USB2D_HW_HOST_0_HC_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_HW_HOST_0_HC_SHIFT)
#define USB2_CONTROLLER_1_USB2D_HW_HOST_0_HC_RANGE                      0:0
#define USB2_CONTROLLER_1_USB2D_HW_HOST_0_HC_WOFFSET                    0x0
#define USB2_CONTROLLER_1_USB2D_HW_HOST_0_HC_DEFAULT                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_HW_HOST_0_HC_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_HW_HOST_0_HC_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HW_HOST_0_HC_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register USB2_CONTROLLER_1_USB2D_HW_DEVICE_0  
#define USB2_CONTROLLER_1_USB2D_HW_DEVICE_0                     _MK_ADDR_CONST(0xc)
#define USB2_CONTROLLER_1_USB2D_HW_DEVICE_0_SECURE                      0x0
#define USB2_CONTROLLER_1_USB2D_HW_DEVICE_0_WORD_COUNT                  0x1
#define USB2_CONTROLLER_1_USB2D_HW_DEVICE_0_RESET_VAL                   _MK_MASK_CONST(0x21)
#define USB2_CONTROLLER_1_USB2D_HW_DEVICE_0_RESET_MASK                  _MK_MASK_CONST(0x3f)
#define USB2_CONTROLLER_1_USB2D_HW_DEVICE_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HW_DEVICE_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HW_DEVICE_0_READ_MASK                   _MK_MASK_CONST(0x3f)
#define USB2_CONTROLLER_1_USB2D_HW_DEVICE_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HW_DEVICE_0_DEVEP_SHIFT                 _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_1_USB2D_HW_DEVICE_0_DEVEP_FIELD                 _MK_FIELD_CONST(0x1f, USB2_CONTROLLER_1_USB2D_HW_DEVICE_0_DEVEP_SHIFT)
#define USB2_CONTROLLER_1_USB2D_HW_DEVICE_0_DEVEP_RANGE                 5:1
#define USB2_CONTROLLER_1_USB2D_HW_DEVICE_0_DEVEP_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_HW_DEVICE_0_DEVEP_DEFAULT                       _MK_MASK_CONST(0x10)
#define USB2_CONTROLLER_1_USB2D_HW_DEVICE_0_DEVEP_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define USB2_CONTROLLER_1_USB2D_HW_DEVICE_0_DEVEP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HW_DEVICE_0_DEVEP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_HW_DEVICE_0_DC_SHIFT                    _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_1_USB2D_HW_DEVICE_0_DC_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_HW_DEVICE_0_DC_SHIFT)
#define USB2_CONTROLLER_1_USB2D_HW_DEVICE_0_DC_RANGE                    0:0
#define USB2_CONTROLLER_1_USB2D_HW_DEVICE_0_DC_WOFFSET                  0x0
#define USB2_CONTROLLER_1_USB2D_HW_DEVICE_0_DC_DEFAULT                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_HW_DEVICE_0_DC_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_HW_DEVICE_0_DC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HW_DEVICE_0_DC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register USB2_CONTROLLER_1_USB2D_HW_TXBUF_0  
#define USB2_CONTROLLER_1_USB2D_HW_TXBUF_0                      _MK_ADDR_CONST(0x10)
#define USB2_CONTROLLER_1_USB2D_HW_TXBUF_0_SECURE                       0x0
#define USB2_CONTROLLER_1_USB2D_HW_TXBUF_0_WORD_COUNT                   0x1
#define USB2_CONTROLLER_1_USB2D_HW_TXBUF_0_RESET_VAL                    _MK_MASK_CONST(0x70b08)
#define USB2_CONTROLLER_1_USB2D_HW_TXBUF_0_RESET_MASK                   _MK_MASK_CONST(0xffffff)
#define USB2_CONTROLLER_1_USB2D_HW_TXBUF_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HW_TXBUF_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HW_TXBUF_0_READ_MASK                    _MK_MASK_CONST(0xffffff)
#define USB2_CONTROLLER_1_USB2D_HW_TXBUF_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HW_TXBUF_0_TXCHANADD_SHIFT                      _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_1_USB2D_HW_TXBUF_0_TXCHANADD_FIELD                      _MK_FIELD_CONST(0xff, USB2_CONTROLLER_1_USB2D_HW_TXBUF_0_TXCHANADD_SHIFT)
#define USB2_CONTROLLER_1_USB2D_HW_TXBUF_0_TXCHANADD_RANGE                      23:16
#define USB2_CONTROLLER_1_USB2D_HW_TXBUF_0_TXCHANADD_WOFFSET                    0x0
#define USB2_CONTROLLER_1_USB2D_HW_TXBUF_0_TXCHANADD_DEFAULT                    _MK_MASK_CONST(0x7)
#define USB2_CONTROLLER_1_USB2D_HW_TXBUF_0_TXCHANADD_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define USB2_CONTROLLER_1_USB2D_HW_TXBUF_0_TXCHANADD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HW_TXBUF_0_TXCHANADD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_HW_TXBUF_0_TXADD_SHIFT                  _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_1_USB2D_HW_TXBUF_0_TXADD_FIELD                  _MK_FIELD_CONST(0xff, USB2_CONTROLLER_1_USB2D_HW_TXBUF_0_TXADD_SHIFT)
#define USB2_CONTROLLER_1_USB2D_HW_TXBUF_0_TXADD_RANGE                  15:8
#define USB2_CONTROLLER_1_USB2D_HW_TXBUF_0_TXADD_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_HW_TXBUF_0_TXADD_DEFAULT                        _MK_MASK_CONST(0xb)
#define USB2_CONTROLLER_1_USB2D_HW_TXBUF_0_TXADD_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define USB2_CONTROLLER_1_USB2D_HW_TXBUF_0_TXADD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HW_TXBUF_0_TXADD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_HW_TXBUF_0_TCBURST_SHIFT                        _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_1_USB2D_HW_TXBUF_0_TCBURST_FIELD                        _MK_FIELD_CONST(0xff, USB2_CONTROLLER_1_USB2D_HW_TXBUF_0_TCBURST_SHIFT)
#define USB2_CONTROLLER_1_USB2D_HW_TXBUF_0_TCBURST_RANGE                        7:0
#define USB2_CONTROLLER_1_USB2D_HW_TXBUF_0_TCBURST_WOFFSET                      0x0
#define USB2_CONTROLLER_1_USB2D_HW_TXBUF_0_TCBURST_DEFAULT                      _MK_MASK_CONST(0x8)
#define USB2_CONTROLLER_1_USB2D_HW_TXBUF_0_TCBURST_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define USB2_CONTROLLER_1_USB2D_HW_TXBUF_0_TCBURST_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HW_TXBUF_0_TCBURST_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register USB2_CONTROLLER_1_USB2D_HW_RXBUF_0  
#define USB2_CONTROLLER_1_USB2D_HW_RXBUF_0                      _MK_ADDR_CONST(0x14)
#define USB2_CONTROLLER_1_USB2D_HW_RXBUF_0_SECURE                       0x0
#define USB2_CONTROLLER_1_USB2D_HW_RXBUF_0_WORD_COUNT                   0x1
#define USB2_CONTROLLER_1_USB2D_HW_RXBUF_0_RESET_VAL                    _MK_MASK_CONST(0x708)
#define USB2_CONTROLLER_1_USB2D_HW_RXBUF_0_RESET_MASK                   _MK_MASK_CONST(0xffff)
#define USB2_CONTROLLER_1_USB2D_HW_RXBUF_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HW_RXBUF_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HW_RXBUF_0_READ_MASK                    _MK_MASK_CONST(0xffff)
#define USB2_CONTROLLER_1_USB2D_HW_RXBUF_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HW_RXBUF_0_RXADD_SHIFT                  _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_1_USB2D_HW_RXBUF_0_RXADD_FIELD                  _MK_FIELD_CONST(0xff, USB2_CONTROLLER_1_USB2D_HW_RXBUF_0_RXADD_SHIFT)
#define USB2_CONTROLLER_1_USB2D_HW_RXBUF_0_RXADD_RANGE                  15:8
#define USB2_CONTROLLER_1_USB2D_HW_RXBUF_0_RXADD_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_HW_RXBUF_0_RXADD_DEFAULT                        _MK_MASK_CONST(0x7)
#define USB2_CONTROLLER_1_USB2D_HW_RXBUF_0_RXADD_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define USB2_CONTROLLER_1_USB2D_HW_RXBUF_0_RXADD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HW_RXBUF_0_RXADD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_HW_RXBUF_0_RXBURST_SHIFT                        _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_1_USB2D_HW_RXBUF_0_RXBURST_FIELD                        _MK_FIELD_CONST(0xff, USB2_CONTROLLER_1_USB2D_HW_RXBUF_0_RXBURST_SHIFT)
#define USB2_CONTROLLER_1_USB2D_HW_RXBUF_0_RXBURST_RANGE                        7:0
#define USB2_CONTROLLER_1_USB2D_HW_RXBUF_0_RXBURST_WOFFSET                      0x0
#define USB2_CONTROLLER_1_USB2D_HW_RXBUF_0_RXBURST_DEFAULT                      _MK_MASK_CONST(0x8)
#define USB2_CONTROLLER_1_USB2D_HW_RXBUF_0_RXBURST_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define USB2_CONTROLLER_1_USB2D_HW_RXBUF_0_RXBURST_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HW_RXBUF_0_RXBURST_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register USB2_CONTROLLER_1_USB2D_CAPLENGTH_0  
#define USB2_CONTROLLER_1_USB2D_CAPLENGTH_0                     _MK_ADDR_CONST(0x100)
#define USB2_CONTROLLER_1_USB2D_CAPLENGTH_0_SECURE                      0x0
#define USB2_CONTROLLER_1_USB2D_CAPLENGTH_0_WORD_COUNT                  0x1
#define USB2_CONTROLLER_1_USB2D_CAPLENGTH_0_RESET_VAL                   _MK_MASK_CONST(0x40)
#define USB2_CONTROLLER_1_USB2D_CAPLENGTH_0_RESET_MASK                  _MK_MASK_CONST(0xff)
#define USB2_CONTROLLER_1_USB2D_CAPLENGTH_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_CAPLENGTH_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_CAPLENGTH_0_READ_MASK                   _MK_MASK_CONST(0xff)
#define USB2_CONTROLLER_1_USB2D_CAPLENGTH_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_CAPLENGTH_0_CAPLENGTH_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_1_USB2D_CAPLENGTH_0_CAPLENGTH_FIELD                     _MK_FIELD_CONST(0xff, USB2_CONTROLLER_1_USB2D_CAPLENGTH_0_CAPLENGTH_SHIFT)
#define USB2_CONTROLLER_1_USB2D_CAPLENGTH_0_CAPLENGTH_RANGE                     7:0
#define USB2_CONTROLLER_1_USB2D_CAPLENGTH_0_CAPLENGTH_WOFFSET                   0x0
#define USB2_CONTROLLER_1_USB2D_CAPLENGTH_0_CAPLENGTH_DEFAULT                   _MK_MASK_CONST(0x40)
#define USB2_CONTROLLER_1_USB2D_CAPLENGTH_0_CAPLENGTH_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define USB2_CONTROLLER_1_USB2D_CAPLENGTH_0_CAPLENGTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_CAPLENGTH_0_CAPLENGTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register USB2_CONTROLLER_1_USB2D_HCIVERSON_0  
#define USB2_CONTROLLER_1_USB2D_HCIVERSON_0                     _MK_ADDR_CONST(0x102)
#define USB2_CONTROLLER_1_USB2D_HCIVERSON_0_SECURE                      0x0
#define USB2_CONTROLLER_1_USB2D_HCIVERSON_0_WORD_COUNT                  0x1
#define USB2_CONTROLLER_1_USB2D_HCIVERSON_0_RESET_VAL                   _MK_MASK_CONST(0x100)
#define USB2_CONTROLLER_1_USB2D_HCIVERSON_0_RESET_MASK                  _MK_MASK_CONST(0xffff)
#define USB2_CONTROLLER_1_USB2D_HCIVERSON_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HCIVERSON_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HCIVERSON_0_READ_MASK                   _MK_MASK_CONST(0xffff)
#define USB2_CONTROLLER_1_USB2D_HCIVERSON_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HCIVERSON_0_HCIVERSION_SHIFT                    _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_1_USB2D_HCIVERSON_0_HCIVERSION_FIELD                    _MK_FIELD_CONST(0xffff, USB2_CONTROLLER_1_USB2D_HCIVERSON_0_HCIVERSION_SHIFT)
#define USB2_CONTROLLER_1_USB2D_HCIVERSON_0_HCIVERSION_RANGE                    15:0
#define USB2_CONTROLLER_1_USB2D_HCIVERSON_0_HCIVERSION_WOFFSET                  0x0
#define USB2_CONTROLLER_1_USB2D_HCIVERSON_0_HCIVERSION_DEFAULT                  _MK_MASK_CONST(0x100)
#define USB2_CONTROLLER_1_USB2D_HCIVERSON_0_HCIVERSION_DEFAULT_MASK                     _MK_MASK_CONST(0xffff)
#define USB2_CONTROLLER_1_USB2D_HCIVERSON_0_HCIVERSION_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HCIVERSON_0_HCIVERSION_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register USB2_CONTROLLER_1_USB2D_HCSPARAMS_0  
#define USB2_CONTROLLER_1_USB2D_HCSPARAMS_0                     _MK_ADDR_CONST(0x104)
#define USB2_CONTROLLER_1_USB2D_HCSPARAMS_0_SECURE                      0x0
#define USB2_CONTROLLER_1_USB2D_HCSPARAMS_0_WORD_COUNT                  0x1
#define USB2_CONTROLLER_1_USB2D_HCSPARAMS_0_RESET_VAL                   _MK_MASK_CONST(0x1100011)
#define USB2_CONTROLLER_1_USB2D_HCSPARAMS_0_RESET_MASK                  _MK_MASK_CONST(0xff0ff1f)
#define USB2_CONTROLLER_1_USB2D_HCSPARAMS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HCSPARAMS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HCSPARAMS_0_READ_MASK                   _MK_MASK_CONST(0xff0ff1f)
#define USB2_CONTROLLER_1_USB2D_HCSPARAMS_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HCSPARAMS_0_N_TT_SHIFT                  _MK_SHIFT_CONST(24)
#define USB2_CONTROLLER_1_USB2D_HCSPARAMS_0_N_TT_FIELD                  _MK_FIELD_CONST(0xf, USB2_CONTROLLER_1_USB2D_HCSPARAMS_0_N_TT_SHIFT)
#define USB2_CONTROLLER_1_USB2D_HCSPARAMS_0_N_TT_RANGE                  27:24
#define USB2_CONTROLLER_1_USB2D_HCSPARAMS_0_N_TT_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_HCSPARAMS_0_N_TT_DEFAULT                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_HCSPARAMS_0_N_TT_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define USB2_CONTROLLER_1_USB2D_HCSPARAMS_0_N_TT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HCSPARAMS_0_N_TT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_HCSPARAMS_0_N_PTT_SHIFT                 _MK_SHIFT_CONST(20)
#define USB2_CONTROLLER_1_USB2D_HCSPARAMS_0_N_PTT_FIELD                 _MK_FIELD_CONST(0xf, USB2_CONTROLLER_1_USB2D_HCSPARAMS_0_N_PTT_SHIFT)
#define USB2_CONTROLLER_1_USB2D_HCSPARAMS_0_N_PTT_RANGE                 23:20
#define USB2_CONTROLLER_1_USB2D_HCSPARAMS_0_N_PTT_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_HCSPARAMS_0_N_PTT_DEFAULT                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_HCSPARAMS_0_N_PTT_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define USB2_CONTROLLER_1_USB2D_HCSPARAMS_0_N_PTT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HCSPARAMS_0_N_PTT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_HCSPARAMS_0_N_CC_SHIFT                  _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_1_USB2D_HCSPARAMS_0_N_CC_FIELD                  _MK_FIELD_CONST(0xf, USB2_CONTROLLER_1_USB2D_HCSPARAMS_0_N_CC_SHIFT)
#define USB2_CONTROLLER_1_USB2D_HCSPARAMS_0_N_CC_RANGE                  15:12
#define USB2_CONTROLLER_1_USB2D_HCSPARAMS_0_N_CC_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_HCSPARAMS_0_N_CC_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HCSPARAMS_0_N_CC_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define USB2_CONTROLLER_1_USB2D_HCSPARAMS_0_N_CC_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HCSPARAMS_0_N_CC_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_HCSPARAMS_0_N_PCC_SHIFT                 _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_1_USB2D_HCSPARAMS_0_N_PCC_FIELD                 _MK_FIELD_CONST(0xf, USB2_CONTROLLER_1_USB2D_HCSPARAMS_0_N_PCC_SHIFT)
#define USB2_CONTROLLER_1_USB2D_HCSPARAMS_0_N_PCC_RANGE                 11:8
#define USB2_CONTROLLER_1_USB2D_HCSPARAMS_0_N_PCC_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_HCSPARAMS_0_N_PCC_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HCSPARAMS_0_N_PCC_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define USB2_CONTROLLER_1_USB2D_HCSPARAMS_0_N_PCC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HCSPARAMS_0_N_PCC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_HCSPARAMS_0_PPC_SHIFT                   _MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_1_USB2D_HCSPARAMS_0_PPC_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_HCSPARAMS_0_PPC_SHIFT)
#define USB2_CONTROLLER_1_USB2D_HCSPARAMS_0_PPC_RANGE                   4:4
#define USB2_CONTROLLER_1_USB2D_HCSPARAMS_0_PPC_WOFFSET                 0x0
#define USB2_CONTROLLER_1_USB2D_HCSPARAMS_0_PPC_DEFAULT                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_HCSPARAMS_0_PPC_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_HCSPARAMS_0_PPC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HCSPARAMS_0_PPC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_HCSPARAMS_0_N_PORTS_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_1_USB2D_HCSPARAMS_0_N_PORTS_FIELD                       _MK_FIELD_CONST(0xf, USB2_CONTROLLER_1_USB2D_HCSPARAMS_0_N_PORTS_SHIFT)
#define USB2_CONTROLLER_1_USB2D_HCSPARAMS_0_N_PORTS_RANGE                       3:0
#define USB2_CONTROLLER_1_USB2D_HCSPARAMS_0_N_PORTS_WOFFSET                     0x0
#define USB2_CONTROLLER_1_USB2D_HCSPARAMS_0_N_PORTS_DEFAULT                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_HCSPARAMS_0_N_PORTS_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define USB2_CONTROLLER_1_USB2D_HCSPARAMS_0_N_PORTS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HCSPARAMS_0_N_PORTS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register USB2_CONTROLLER_1_USB2D_HCCPARAMS_0  
#define USB2_CONTROLLER_1_USB2D_HCCPARAMS_0                     _MK_ADDR_CONST(0x108)
#define USB2_CONTROLLER_1_USB2D_HCCPARAMS_0_SECURE                      0x0
#define USB2_CONTROLLER_1_USB2D_HCCPARAMS_0_WORD_COUNT                  0x1
#define USB2_CONTROLLER_1_USB2D_HCCPARAMS_0_RESET_VAL                   _MK_MASK_CONST(0x60006)
#define USB2_CONTROLLER_1_USB2D_HCCPARAMS_0_RESET_MASK                  _MK_MASK_CONST(0x6fff6)
#define USB2_CONTROLLER_1_USB2D_HCCPARAMS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HCCPARAMS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HCCPARAMS_0_READ_MASK                   _MK_MASK_CONST(0x6fff6)
#define USB2_CONTROLLER_1_USB2D_HCCPARAMS_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HCCPARAMS_0_PPC_SHIFT                   _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_1_USB2D_HCCPARAMS_0_PPC_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_HCCPARAMS_0_PPC_SHIFT)
#define USB2_CONTROLLER_1_USB2D_HCCPARAMS_0_PPC_RANGE                   18:18
#define USB2_CONTROLLER_1_USB2D_HCCPARAMS_0_PPC_WOFFSET                 0x0
#define USB2_CONTROLLER_1_USB2D_HCCPARAMS_0_PPC_DEFAULT                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_HCCPARAMS_0_PPC_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_HCCPARAMS_0_PPC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HCCPARAMS_0_PPC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_HCCPARAMS_0_LEN_SHIFT                   _MK_SHIFT_CONST(17)
#define USB2_CONTROLLER_1_USB2D_HCCPARAMS_0_LEN_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_HCCPARAMS_0_LEN_SHIFT)
#define USB2_CONTROLLER_1_USB2D_HCCPARAMS_0_LEN_RANGE                   17:17
#define USB2_CONTROLLER_1_USB2D_HCCPARAMS_0_LEN_WOFFSET                 0x0
#define USB2_CONTROLLER_1_USB2D_HCCPARAMS_0_LEN_DEFAULT                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_HCCPARAMS_0_LEN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_HCCPARAMS_0_LEN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HCCPARAMS_0_LEN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_HCCPARAMS_0_EECP_SHIFT                  _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_1_USB2D_HCCPARAMS_0_EECP_FIELD                  _MK_FIELD_CONST(0xff, USB2_CONTROLLER_1_USB2D_HCCPARAMS_0_EECP_SHIFT)
#define USB2_CONTROLLER_1_USB2D_HCCPARAMS_0_EECP_RANGE                  15:8
#define USB2_CONTROLLER_1_USB2D_HCCPARAMS_0_EECP_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_HCCPARAMS_0_EECP_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HCCPARAMS_0_EECP_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define USB2_CONTROLLER_1_USB2D_HCCPARAMS_0_EECP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HCCPARAMS_0_EECP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_HCCPARAMS_0_IST_SHIFT                   _MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_1_USB2D_HCCPARAMS_0_IST_FIELD                   _MK_FIELD_CONST(0xf, USB2_CONTROLLER_1_USB2D_HCCPARAMS_0_IST_SHIFT)
#define USB2_CONTROLLER_1_USB2D_HCCPARAMS_0_IST_RANGE                   7:4
#define USB2_CONTROLLER_1_USB2D_HCCPARAMS_0_IST_WOFFSET                 0x0
#define USB2_CONTROLLER_1_USB2D_HCCPARAMS_0_IST_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HCCPARAMS_0_IST_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define USB2_CONTROLLER_1_USB2D_HCCPARAMS_0_IST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HCCPARAMS_0_IST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_HCCPARAMS_0_ASP_SHIFT                   _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_1_USB2D_HCCPARAMS_0_ASP_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_HCCPARAMS_0_ASP_SHIFT)
#define USB2_CONTROLLER_1_USB2D_HCCPARAMS_0_ASP_RANGE                   2:2
#define USB2_CONTROLLER_1_USB2D_HCCPARAMS_0_ASP_WOFFSET                 0x0
#define USB2_CONTROLLER_1_USB2D_HCCPARAMS_0_ASP_DEFAULT                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_HCCPARAMS_0_ASP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_HCCPARAMS_0_ASP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HCCPARAMS_0_ASP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_HCCPARAMS_0_PFL_SHIFT                   _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_1_USB2D_HCCPARAMS_0_PFL_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_HCCPARAMS_0_PFL_SHIFT)
#define USB2_CONTROLLER_1_USB2D_HCCPARAMS_0_PFL_RANGE                   1:1
#define USB2_CONTROLLER_1_USB2D_HCCPARAMS_0_PFL_WOFFSET                 0x0
#define USB2_CONTROLLER_1_USB2D_HCCPARAMS_0_PFL_DEFAULT                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_HCCPARAMS_0_PFL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_HCCPARAMS_0_PFL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HCCPARAMS_0_PFL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register USB2_CONTROLLER_1_USB2D_DCIVERSION_0  
#define USB2_CONTROLLER_1_USB2D_DCIVERSION_0                    _MK_ADDR_CONST(0x120)
#define USB2_CONTROLLER_1_USB2D_DCIVERSION_0_SECURE                     0x0
#define USB2_CONTROLLER_1_USB2D_DCIVERSION_0_WORD_COUNT                         0x1
#define USB2_CONTROLLER_1_USB2D_DCIVERSION_0_RESET_VAL                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_DCIVERSION_0_RESET_MASK                         _MK_MASK_CONST(0xffff)
#define USB2_CONTROLLER_1_USB2D_DCIVERSION_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_DCIVERSION_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_DCIVERSION_0_READ_MASK                  _MK_MASK_CONST(0xffff)
#define USB2_CONTROLLER_1_USB2D_DCIVERSION_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_DCIVERSION_0_DCIVERSION_SHIFT                   _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_1_USB2D_DCIVERSION_0_DCIVERSION_FIELD                   _MK_FIELD_CONST(0xffff, USB2_CONTROLLER_1_USB2D_DCIVERSION_0_DCIVERSION_SHIFT)
#define USB2_CONTROLLER_1_USB2D_DCIVERSION_0_DCIVERSION_RANGE                   15:0
#define USB2_CONTROLLER_1_USB2D_DCIVERSION_0_DCIVERSION_WOFFSET                 0x0
#define USB2_CONTROLLER_1_USB2D_DCIVERSION_0_DCIVERSION_DEFAULT                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_DCIVERSION_0_DCIVERSION_DEFAULT_MASK                    _MK_MASK_CONST(0xffff)
#define USB2_CONTROLLER_1_USB2D_DCIVERSION_0_DCIVERSION_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_DCIVERSION_0_DCIVERSION_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register USB2_CONTROLLER_1_USB2D_DCCPARAMS_0  
#define USB2_CONTROLLER_1_USB2D_DCCPARAMS_0                     _MK_ADDR_CONST(0x124)
#define USB2_CONTROLLER_1_USB2D_DCCPARAMS_0_SECURE                      0x0
#define USB2_CONTROLLER_1_USB2D_DCCPARAMS_0_WORD_COUNT                  0x1
#define USB2_CONTROLLER_1_USB2D_DCCPARAMS_0_RESET_VAL                   _MK_MASK_CONST(0x1b0)
#define USB2_CONTROLLER_1_USB2D_DCCPARAMS_0_RESET_MASK                  _MK_MASK_CONST(0x1bf)
#define USB2_CONTROLLER_1_USB2D_DCCPARAMS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_DCCPARAMS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_DCCPARAMS_0_READ_MASK                   _MK_MASK_CONST(0x1bf)
#define USB2_CONTROLLER_1_USB2D_DCCPARAMS_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_DCCPARAMS_0_HC_SHIFT                    _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_1_USB2D_DCCPARAMS_0_HC_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_DCCPARAMS_0_HC_SHIFT)
#define USB2_CONTROLLER_1_USB2D_DCCPARAMS_0_HC_RANGE                    8:8
#define USB2_CONTROLLER_1_USB2D_DCCPARAMS_0_HC_WOFFSET                  0x0
#define USB2_CONTROLLER_1_USB2D_DCCPARAMS_0_HC_DEFAULT                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_DCCPARAMS_0_HC_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_DCCPARAMS_0_HC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_DCCPARAMS_0_HC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_DCCPARAMS_0_DC_SHIFT                    _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_1_USB2D_DCCPARAMS_0_DC_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_DCCPARAMS_0_DC_SHIFT)
#define USB2_CONTROLLER_1_USB2D_DCCPARAMS_0_DC_RANGE                    7:7
#define USB2_CONTROLLER_1_USB2D_DCCPARAMS_0_DC_WOFFSET                  0x0
#define USB2_CONTROLLER_1_USB2D_DCCPARAMS_0_DC_DEFAULT                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_DCCPARAMS_0_DC_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_DCCPARAMS_0_DC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_DCCPARAMS_0_DC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_DCCPARAMS_0_LEN_SHIFT                   _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_1_USB2D_DCCPARAMS_0_LEN_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_DCCPARAMS_0_LEN_SHIFT)
#define USB2_CONTROLLER_1_USB2D_DCCPARAMS_0_LEN_RANGE                   5:5
#define USB2_CONTROLLER_1_USB2D_DCCPARAMS_0_LEN_WOFFSET                 0x0
#define USB2_CONTROLLER_1_USB2D_DCCPARAMS_0_LEN_DEFAULT                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_DCCPARAMS_0_LEN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_DCCPARAMS_0_LEN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_DCCPARAMS_0_LEN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_DCCPARAMS_0_DEN_SHIFT                   _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_1_USB2D_DCCPARAMS_0_DEN_FIELD                   _MK_FIELD_CONST(0x1f, USB2_CONTROLLER_1_USB2D_DCCPARAMS_0_DEN_SHIFT)
#define USB2_CONTROLLER_1_USB2D_DCCPARAMS_0_DEN_RANGE                   4:0
#define USB2_CONTROLLER_1_USB2D_DCCPARAMS_0_DEN_WOFFSET                 0x0
#define USB2_CONTROLLER_1_USB2D_DCCPARAMS_0_DEN_DEFAULT                 _MK_MASK_CONST(0x10)
#define USB2_CONTROLLER_1_USB2D_DCCPARAMS_0_DEN_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define USB2_CONTROLLER_1_USB2D_DCCPARAMS_0_DEN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_DCCPARAMS_0_DEN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register USB2_CONTROLLER_1_USB2D_EXTSTS_0  
#define USB2_CONTROLLER_1_USB2D_EXTSTS_0                        _MK_ADDR_CONST(0x128)
#define USB2_CONTROLLER_1_USB2D_EXTSTS_0_SECURE                         0x0
#define USB2_CONTROLLER_1_USB2D_EXTSTS_0_WORD_COUNT                     0x1
#define USB2_CONTROLLER_1_USB2D_EXTSTS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_EXTSTS_0_RESET_MASK                     _MK_MASK_CONST(0x1f)
#define USB2_CONTROLLER_1_USB2D_EXTSTS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_EXTSTS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_EXTSTS_0_READ_MASK                      _MK_MASK_CONST(0x1f)
#define USB2_CONTROLLER_1_USB2D_EXTSTS_0_WRITE_MASK                     _MK_MASK_CONST(0x1e)
#define USB2_CONTROLLER_1_USB2D_EXTSTS_0_TI1_SHIFT                      _MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_1_USB2D_EXTSTS_0_TI1_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_EXTSTS_0_TI1_SHIFT)
#define USB2_CONTROLLER_1_USB2D_EXTSTS_0_TI1_RANGE                      4:4
#define USB2_CONTROLLER_1_USB2D_EXTSTS_0_TI1_WOFFSET                    0x0
#define USB2_CONTROLLER_1_USB2D_EXTSTS_0_TI1_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_EXTSTS_0_TI1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_EXTSTS_0_TI1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_EXTSTS_0_TI1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_EXTSTS_0_TI0_SHIFT                      _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_1_USB2D_EXTSTS_0_TI0_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_EXTSTS_0_TI0_SHIFT)
#define USB2_CONTROLLER_1_USB2D_EXTSTS_0_TI0_RANGE                      3:3
#define USB2_CONTROLLER_1_USB2D_EXTSTS_0_TI0_WOFFSET                    0x0
#define USB2_CONTROLLER_1_USB2D_EXTSTS_0_TI0_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_EXTSTS_0_TI0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_EXTSTS_0_TI0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_EXTSTS_0_TI0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_EXTSTS_0_UPA_SHIFT                      _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_1_USB2D_EXTSTS_0_UPA_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_EXTSTS_0_UPA_SHIFT)
#define USB2_CONTROLLER_1_USB2D_EXTSTS_0_UPA_RANGE                      2:2
#define USB2_CONTROLLER_1_USB2D_EXTSTS_0_UPA_WOFFSET                    0x0
#define USB2_CONTROLLER_1_USB2D_EXTSTS_0_UPA_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_EXTSTS_0_UPA_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_EXTSTS_0_UPA_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_EXTSTS_0_UPA_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_EXTSTS_0_UPA_DISABLE                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_EXTSTS_0_UPA_ENABLE                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_EXTSTS_0_UAI_SHIFT                      _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_1_USB2D_EXTSTS_0_UAI_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_EXTSTS_0_UAI_SHIFT)
#define USB2_CONTROLLER_1_USB2D_EXTSTS_0_UAI_RANGE                      1:1
#define USB2_CONTROLLER_1_USB2D_EXTSTS_0_UAI_WOFFSET                    0x0
#define USB2_CONTROLLER_1_USB2D_EXTSTS_0_UAI_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_EXTSTS_0_UAI_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_EXTSTS_0_UAI_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_EXTSTS_0_UAI_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_EXTSTS_0_UAI_DISABLE                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_EXTSTS_0_UAI_ENABLE                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_EXTSTS_0_NAKI_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_1_USB2D_EXTSTS_0_NAKI_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_EXTSTS_0_NAKI_SHIFT)
#define USB2_CONTROLLER_1_USB2D_EXTSTS_0_NAKI_RANGE                     0:0
#define USB2_CONTROLLER_1_USB2D_EXTSTS_0_NAKI_WOFFSET                   0x0
#define USB2_CONTROLLER_1_USB2D_EXTSTS_0_NAKI_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_EXTSTS_0_NAKI_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_EXTSTS_0_NAKI_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_EXTSTS_0_NAKI_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_EXTSTS_0_NAKI_DISABLE                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_EXTSTS_0_NAKI_ENABLE                    _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_1_USB2D_USBEXTINTR_0  
#define USB2_CONTROLLER_1_USB2D_USBEXTINTR_0                    _MK_ADDR_CONST(0x12c)
#define USB2_CONTROLLER_1_USB2D_USBEXTINTR_0_SECURE                     0x0
#define USB2_CONTROLLER_1_USB2D_USBEXTINTR_0_WORD_COUNT                         0x1
#define USB2_CONTROLLER_1_USB2D_USBEXTINTR_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBEXTINTR_0_RESET_MASK                         _MK_MASK_CONST(0x1f)
#define USB2_CONTROLLER_1_USB2D_USBEXTINTR_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBEXTINTR_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBEXTINTR_0_READ_MASK                  _MK_MASK_CONST(0x1f)
#define USB2_CONTROLLER_1_USB2D_USBEXTINTR_0_WRITE_MASK                         _MK_MASK_CONST(0x1f)
#define USB2_CONTROLLER_1_USB2D_USBEXTINTR_0_TIE1_SHIFT                 _MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_1_USB2D_USBEXTINTR_0_TIE1_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_USBEXTINTR_0_TIE1_SHIFT)
#define USB2_CONTROLLER_1_USB2D_USBEXTINTR_0_TIE1_RANGE                 4:4
#define USB2_CONTROLLER_1_USB2D_USBEXTINTR_0_TIE1_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_USBEXTINTR_0_TIE1_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBEXTINTR_0_TIE1_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_USBEXTINTR_0_TIE1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBEXTINTR_0_TIE1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_USBEXTINTR_0_TIE0_SHIFT                 _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_1_USB2D_USBEXTINTR_0_TIE0_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_USBEXTINTR_0_TIE0_SHIFT)
#define USB2_CONTROLLER_1_USB2D_USBEXTINTR_0_TIE0_RANGE                 3:3
#define USB2_CONTROLLER_1_USB2D_USBEXTINTR_0_TIE0_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_USBEXTINTR_0_TIE0_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBEXTINTR_0_TIE0_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_USBEXTINTR_0_TIE0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBEXTINTR_0_TIE0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_USBEXTINTR_0_UPIE_SHIFT                 _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_1_USB2D_USBEXTINTR_0_UPIE_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_USBEXTINTR_0_UPIE_SHIFT)
#define USB2_CONTROLLER_1_USB2D_USBEXTINTR_0_UPIE_RANGE                 2:2
#define USB2_CONTROLLER_1_USB2D_USBEXTINTR_0_UPIE_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_USBEXTINTR_0_UPIE_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBEXTINTR_0_UPIE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_USBEXTINTR_0_UPIE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBEXTINTR_0_UPIE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBEXTINTR_0_UPIE_DISABLE                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_USBEXTINTR_0_UPIE_ENABLE                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_USBEXTINTR_0_UAIE_SHIFT                 _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_1_USB2D_USBEXTINTR_0_UAIE_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_USBEXTINTR_0_UAIE_SHIFT)
#define USB2_CONTROLLER_1_USB2D_USBEXTINTR_0_UAIE_RANGE                 1:1
#define USB2_CONTROLLER_1_USB2D_USBEXTINTR_0_UAIE_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_USBEXTINTR_0_UAIE_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBEXTINTR_0_UAIE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_USBEXTINTR_0_UAIE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBEXTINTR_0_UAIE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBEXTINTR_0_UAIE_DISABLE                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_USBEXTINTR_0_UAIE_ENABLE                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_USBEXTINTR_0_NAKE_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_1_USB2D_USBEXTINTR_0_NAKE_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_USBEXTINTR_0_NAKE_SHIFT)
#define USB2_CONTROLLER_1_USB2D_USBEXTINTR_0_NAKE_RANGE                 0:0
#define USB2_CONTROLLER_1_USB2D_USBEXTINTR_0_NAKE_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_USBEXTINTR_0_NAKE_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBEXTINTR_0_NAKE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_USBEXTINTR_0_NAKE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBEXTINTR_0_NAKE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBEXTINTR_0_NAKE_DISABLE                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_USBEXTINTR_0_NAKE_ENABLE                        _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_1_USB2D_USBCMD_0  
#define USB2_CONTROLLER_1_USB2D_USBCMD_0                        _MK_ADDR_CONST(0x130)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_SECURE                         0x0
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_WORD_COUNT                     0x1
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_RESET_VAL                      _MK_MASK_CONST(0x80b00)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_RESET_MASK                     _MK_MASK_CONST(0xfffebff)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_READ_MASK                      _MK_MASK_CONST(0xfffebff)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_WRITE_MASK                     _MK_MASK_CONST(0xfffeb7f)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_HIRD_SHIFT                     _MK_SHIFT_CONST(24)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_HIRD_FIELD                     _MK_FIELD_CONST(0xf, USB2_CONTROLLER_1_USB2D_USBCMD_0_HIRD_SHIFT)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_HIRD_RANGE                     27:24
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_HIRD_WOFFSET                   0x0
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_HIRD_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_HIRD_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_HIRD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_HIRD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_USBCMD_0_ITC_SHIFT                      _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_ITC_FIELD                      _MK_FIELD_CONST(0xff, USB2_CONTROLLER_1_USB2D_USBCMD_0_ITC_SHIFT)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_ITC_RANGE                      23:16
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_ITC_WOFFSET                    0x0
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_ITC_DEFAULT                    _MK_MASK_CONST(0x8)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_ITC_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_ITC_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_ITC_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_ITC_IMMEDIATE                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_ITC_ONE_MF                     _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_ITC_TWO_MF                     _MK_ENUM_CONST(4)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_ITC_EIGHT_MF                   _MK_ENUM_CONST(8)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_ITC_SIXTEEN_MF                 _MK_ENUM_CONST(16)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_ITC_THIRTY_TWO_MF                      _MK_ENUM_CONST(32)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_ITC_SIXTY_FOUR_MF                      _MK_ENUM_CONST(64)

#define USB2_CONTROLLER_1_USB2D_USBCMD_0_FS2_SHIFT                      _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_FS2_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_USBCMD_0_FS2_SHIFT)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_FS2_RANGE                      15:15
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_FS2_WOFFSET                    0x0
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_FS2_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_FS2_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_FS2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_FS2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_USBCMD_0_FS1_FS0_SHIFT                  _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_FS1_FS0_FIELD                  _MK_FIELD_CONST(0x3, USB2_CONTROLLER_1_USB2D_USBCMD_0_FS1_FS0_SHIFT)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_FS1_FS0_RANGE                  3:2
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_FS1_FS0_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_FS1_FS0_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_FS1_FS0_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_FS1_FS0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_FS1_FS0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_USBCMD_0_SUTW_SHIFT                     _MK_SHIFT_CONST(13)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_SUTW_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_USBCMD_0_SUTW_SHIFT)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_SUTW_RANGE                     13:13
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_SUTW_WOFFSET                   0x0
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_SUTW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_SUTW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_SUTW_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_SUTW_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_SUTW_CLEAR                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_SUTW_SET                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_USBCMD_0_ATDTW_SHIFT                    _MK_SHIFT_CONST(14)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_ATDTW_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_USBCMD_0_ATDTW_SHIFT)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_ATDTW_RANGE                    14:14
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_ATDTW_WOFFSET                  0x0
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_ATDTW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_ATDTW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_ATDTW_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_ATDTW_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_ATDTW_CLEAR                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_ATDTW_SET                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_USBCMD_0_ASPE_SHIFT                     _MK_SHIFT_CONST(11)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_ASPE_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_USBCMD_0_ASPE_SHIFT)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_ASPE_RANGE                     11:11
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_ASPE_WOFFSET                   0x0
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_ASPE_DEFAULT                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_ASPE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_ASPE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_ASPE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_ASPE_DISABLE                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_ASPE_ENABLE                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_USBCMD_0_ASP1_ASP0_SHIFT                        _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_ASP1_ASP0_FIELD                        _MK_FIELD_CONST(0x3, USB2_CONTROLLER_1_USB2D_USBCMD_0_ASP1_ASP0_SHIFT)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_ASP1_ASP0_RANGE                        9:8
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_ASP1_ASP0_WOFFSET                      0x0
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_ASP1_ASP0_DEFAULT                      _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_ASP1_ASP0_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_ASP1_ASP0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_ASP1_ASP0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_USBCMD_0_LR_SHIFT                       _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_LR_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_USBCMD_0_LR_SHIFT)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_LR_RANGE                       7:7
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_LR_WOFFSET                     0x0
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_LR_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_LR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_LR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_LR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_USBCMD_0_IAA_SHIFT                      _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_IAA_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_USBCMD_0_IAA_SHIFT)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_IAA_RANGE                      6:6
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_IAA_WOFFSET                    0x0
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_IAA_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_IAA_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_IAA_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_IAA_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_IAA_CLEAR                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_IAA_SET                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_USBCMD_0_ASE_SHIFT                      _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_ASE_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_USBCMD_0_ASE_SHIFT)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_ASE_RANGE                      5:5
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_ASE_WOFFSET                    0x0
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_ASE_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_ASE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_ASE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_ASE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_ASE_DISABLE                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_ASE_ENABLE                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_USBCMD_0_PSE_SHIFT                      _MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_PSE_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_USBCMD_0_PSE_SHIFT)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_PSE_RANGE                      4:4
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_PSE_WOFFSET                    0x0
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_PSE_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_PSE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_PSE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_PSE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_PSE_DISABLE                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_PSE_ENABLE                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_USBCMD_0_RST_SHIFT                      _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_RST_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_USBCMD_0_RST_SHIFT)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_RST_RANGE                      1:1
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_RST_WOFFSET                    0x0
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_RST_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_RST_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_RST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_RST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_RST_CLEAR                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_RST_SET                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_USBCMD_0_RS_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_RS_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_USBCMD_0_RS_SHIFT)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_RS_RANGE                       0:0
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_RS_WOFFSET                     0x0
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_RS_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_RS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_RS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_RS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_RS_STOP                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_RS_RUN                 _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_1_USB2D_USBSTS_0  
#define USB2_CONTROLLER_1_USB2D_USBSTS_0                        _MK_ADDR_CONST(0x134)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_SECURE                         0x0
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_WORD_COUNT                     0x1
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_RESET_VAL                      _MK_MASK_CONST(0x1000)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_RESET_MASK                     _MK_MASK_CONST(0xfffff5ff)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_READ_MASK                      _MK_MASK_CONST(0xfffff5ff)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_WRITE_MASK                     _MK_MASK_CONST(0xffffd5ef)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_PPCI_SHIFT                     _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_PPCI_FIELD                     _MK_FIELD_CONST(0xffff, USB2_CONTROLLER_1_USB2D_USBSTS_0_PPCI_SHIFT)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_PPCI_RANGE                     31:16
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_PPCI_WOFFSET                   0x0
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_PPCI_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_PPCI_DEFAULT_MASK                      _MK_MASK_CONST(0xffff)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_PPCI_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_PPCI_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_USBSTS_0_AS_SHIFT                       _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_AS_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_USBSTS_0_AS_SHIFT)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_AS_RANGE                       15:15
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_AS_WOFFSET                     0x0
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_AS_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_AS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_AS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_AS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_AS_DISABLE                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_AS_ENABLE                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_USBSTS_0_PS_SHIFT                       _MK_SHIFT_CONST(14)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_PS_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_USBSTS_0_PS_SHIFT)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_PS_RANGE                       14:14
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_PS_WOFFSET                     0x0
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_PS_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_PS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_PS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_PS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_PS_DISABLE                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_PS_ENABLE                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_USBSTS_0_RCL_SHIFT                      _MK_SHIFT_CONST(13)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_RCL_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_USBSTS_0_RCL_SHIFT)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_RCL_RANGE                      13:13
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_RCL_WOFFSET                    0x0
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_RCL_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_RCL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_RCL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_RCL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_RCL_DISABLE                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_RCL_ENABLE                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_USBSTS_0_HCH_SHIFT                      _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_HCH_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_USBSTS_0_HCH_SHIFT)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_HCH_RANGE                      12:12
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_HCH_WOFFSET                    0x0
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_HCH_DEFAULT                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_HCH_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_HCH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_HCH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_HCH_UNHALTED                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_HCH_HALTED                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_USBSTS_0_ULPI_INT_SHIFT                 _MK_SHIFT_CONST(10)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_ULPI_INT_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_USBSTS_0_ULPI_INT_SHIFT)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_ULPI_INT_RANGE                 10:10
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_ULPI_INT_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_ULPI_INT_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_ULPI_INT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_ULPI_INT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_ULPI_INT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_ULPI_INT_NOT_ULPI_INT                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_ULPI_INT_ULPI_INT                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_USBSTS_0_SLI_SHIFT                      _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_SLI_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_USBSTS_0_SLI_SHIFT)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_SLI_RANGE                      8:8
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_SLI_WOFFSET                    0x0
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_SLI_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_SLI_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_SLI_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_SLI_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_SLI_NOTSUSPEND                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_SLI_SUSPENDED                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_USBSTS_0_SRI_SHIFT                      _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_SRI_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_USBSTS_0_SRI_SHIFT)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_SRI_RANGE                      7:7
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_SRI_WOFFSET                    0x0
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_SRI_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_SRI_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_SRI_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_SRI_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_SRI_SOF_NOT_RCVD                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_SRI_SOF_RCVD                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_USBSTS_0_URI_SHIFT                      _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_URI_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_USBSTS_0_URI_SHIFT)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_URI_RANGE                      6:6
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_URI_WOFFSET                    0x0
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_URI_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_URI_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_URI_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_URI_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_URI_NO_USB_RESET                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_URI_USB_RESET                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_USBSTS_0_AAI_SHIFT                      _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_AAI_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_USBSTS_0_AAI_SHIFT)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_AAI_RANGE                      5:5
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_AAI_WOFFSET                    0x0
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_AAI_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_AAI_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_AAI_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_AAI_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_AAI_NOT_ADVANCED                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_AAI_ADVANCED                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_USBSTS_0_SEI_SHIFT                      _MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_SEI_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_USBSTS_0_SEI_SHIFT)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_SEI_RANGE                      4:4
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_SEI_WOFFSET                    0x0
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_SEI_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_SEI_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_SEI_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_SEI_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_SEI_NO_ERROR                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_SEI_ERROR                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_USBSTS_0_FRI_SHIFT                      _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_FRI_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_USBSTS_0_FRI_SHIFT)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_FRI_RANGE                      3:3
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_FRI_WOFFSET                    0x0
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_FRI_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_FRI_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_FRI_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_FRI_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_FRI_NO_ROLLOVER                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_FRI_ROLLOVER                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_USBSTS_0_PCI_SHIFT                      _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_PCI_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_USBSTS_0_PCI_SHIFT)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_PCI_RANGE                      2:2
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_PCI_WOFFSET                    0x0
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_PCI_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_PCI_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_PCI_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_PCI_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_PCI_NO_PORT_CHANGE                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_PCI_PORT_CHANGE                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_USBSTS_0_UEI_SHIFT                      _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_UEI_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_USBSTS_0_UEI_SHIFT)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_UEI_RANGE                      1:1
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_UEI_WOFFSET                    0x0
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_UEI_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_UEI_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_UEI_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_UEI_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_UEI_NO_ERROR                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_UEI_ERROR                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_USBSTS_0_UI_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_UI_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_USBSTS_0_UI_SHIFT)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_UI_RANGE                       0:0
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_UI_WOFFSET                     0x0
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_UI_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_UI_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_UI_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_UI_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_UI_NO_INT                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_UI_INT                 _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_1_USB2D_USBINTR_0  
#define USB2_CONTROLLER_1_USB2D_USBINTR_0                       _MK_ADDR_CONST(0x138)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_SECURE                        0x0
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_WORD_COUNT                    0x1
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_RESET_MASK                    _MK_MASK_CONST(0xffff05ff)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_READ_MASK                     _MK_MASK_CONST(0xffff05ff)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_WRITE_MASK                    _MK_MASK_CONST(0xffff05ff)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_PPCE_SHIFT                    _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_PPCE_FIELD                    _MK_FIELD_CONST(0xffff, USB2_CONTROLLER_1_USB2D_USBINTR_0_PPCE_SHIFT)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_PPCE_RANGE                    31:16
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_PPCE_WOFFSET                  0x0
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_PPCE_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_PPCE_DEFAULT_MASK                     _MK_MASK_CONST(0xffff)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_PPCE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_PPCE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_USBINTR_0_ULPIE_SHIFT                   _MK_SHIFT_CONST(10)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_ULPIE_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_USBINTR_0_ULPIE_SHIFT)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_ULPIE_RANGE                   10:10
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_ULPIE_WOFFSET                 0x0
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_ULPIE_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_ULPIE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_ULPIE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_ULPIE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_ULPIE_DISABLE                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_ULPIE_ENABLE                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_USBINTR_0_SLE_SHIFT                     _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_SLE_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_USBINTR_0_SLE_SHIFT)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_SLE_RANGE                     8:8
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_SLE_WOFFSET                   0x0
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_SLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_SLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_SLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_SLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_SLE_DISABLE                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_SLE_ENABLE                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_USBINTR_0_SRE_SHIFT                     _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_SRE_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_USBINTR_0_SRE_SHIFT)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_SRE_RANGE                     7:7
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_SRE_WOFFSET                   0x0
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_SRE_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_SRE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_SRE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_SRE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_SRE_DISABLE                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_SRE_ENABLE                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_USBINTR_0_URE_SHIFT                     _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_URE_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_USBINTR_0_URE_SHIFT)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_URE_RANGE                     6:6
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_URE_WOFFSET                   0x0
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_URE_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_URE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_URE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_URE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_URE_DISABLE                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_URE_ENABLE                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_USBINTR_0_AAE_SHIFT                     _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_AAE_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_USBINTR_0_AAE_SHIFT)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_AAE_RANGE                     5:5
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_AAE_WOFFSET                   0x0
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_AAE_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_AAE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_AAE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_AAE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_AAE_DISABLE                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_AAE_ENABLE                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_USBINTR_0_SEE_SHIFT                     _MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_SEE_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_USBINTR_0_SEE_SHIFT)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_SEE_RANGE                     4:4
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_SEE_WOFFSET                   0x0
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_SEE_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_SEE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_SEE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_SEE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_SEE_DISABLE                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_SEE_ENABLE                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_USBINTR_0_FRE_SHIFT                     _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_FRE_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_USBINTR_0_FRE_SHIFT)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_FRE_RANGE                     3:3
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_FRE_WOFFSET                   0x0
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_FRE_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_FRE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_FRE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_FRE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_FRE_DISABLE                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_FRE_ENABLE                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_USBINTR_0_PCE_SHIFT                     _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_PCE_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_USBINTR_0_PCE_SHIFT)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_PCE_RANGE                     2:2
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_PCE_WOFFSET                   0x0
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_PCE_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_PCE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_PCE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_PCE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_PCE_DISABLE                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_PCE_ENABLE                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_USBINTR_0_UEE_SHIFT                     _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_UEE_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_USBINTR_0_UEE_SHIFT)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_UEE_RANGE                     1:1
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_UEE_WOFFSET                   0x0
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_UEE_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_UEE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_UEE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_UEE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_UEE_DISABLE                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_UEE_ENABLE                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_USBINTR_0_UE_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_UE_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_USBINTR_0_UE_SHIFT)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_UE_RANGE                      0:0
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_UE_WOFFSET                    0x0
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_UE_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_UE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_UE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_UE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_UE_DISABLE                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_UE_ENABLE                     _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_1_USB2D_FRINDEX_0  
#define USB2_CONTROLLER_1_USB2D_FRINDEX_0                       _MK_ADDR_CONST(0x13c)
#define USB2_CONTROLLER_1_USB2D_FRINDEX_0_SECURE                        0x0
#define USB2_CONTROLLER_1_USB2D_FRINDEX_0_WORD_COUNT                    0x1
#define USB2_CONTROLLER_1_USB2D_FRINDEX_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_FRINDEX_0_RESET_MASK                    _MK_MASK_CONST(0x3fff)
#define USB2_CONTROLLER_1_USB2D_FRINDEX_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_FRINDEX_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_FRINDEX_0_READ_MASK                     _MK_MASK_CONST(0x3fff)
#define USB2_CONTROLLER_1_USB2D_FRINDEX_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_FRINDEX_0_FRINDEX_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_1_USB2D_FRINDEX_0_FRINDEX_FIELD                 _MK_FIELD_CONST(0x3fff, USB2_CONTROLLER_1_USB2D_FRINDEX_0_FRINDEX_SHIFT)
#define USB2_CONTROLLER_1_USB2D_FRINDEX_0_FRINDEX_RANGE                 13:0
#define USB2_CONTROLLER_1_USB2D_FRINDEX_0_FRINDEX_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_FRINDEX_0_FRINDEX_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_FRINDEX_0_FRINDEX_DEFAULT_MASK                  _MK_MASK_CONST(0x3fff)
#define USB2_CONTROLLER_1_USB2D_FRINDEX_0_FRINDEX_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_FRINDEX_0_FRINDEX_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Reserved address 320 [0x140] 

// Register USB2_CONTROLLER_1_USB2D_PERIODICLISTBASE_0  
#define USB2_CONTROLLER_1_USB2D_PERIODICLISTBASE_0                      _MK_ADDR_CONST(0x144)
#define USB2_CONTROLLER_1_USB2D_PERIODICLISTBASE_0_SECURE                       0x0
#define USB2_CONTROLLER_1_USB2D_PERIODICLISTBASE_0_WORD_COUNT                   0x1
#define USB2_CONTROLLER_1_USB2D_PERIODICLISTBASE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_PERIODICLISTBASE_0_RESET_MASK                   _MK_MASK_CONST(0xfffff000)
#define USB2_CONTROLLER_1_USB2D_PERIODICLISTBASE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_PERIODICLISTBASE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_PERIODICLISTBASE_0_READ_MASK                    _MK_MASK_CONST(0xfffff000)
#define USB2_CONTROLLER_1_USB2D_PERIODICLISTBASE_0_WRITE_MASK                   _MK_MASK_CONST(0xfffff000)
#define USB2_CONTROLLER_1_USB2D_PERIODICLISTBASE_0_BASEADR_SHIFT                        _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_1_USB2D_PERIODICLISTBASE_0_BASEADR_FIELD                        _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_1_USB2D_PERIODICLISTBASE_0_BASEADR_SHIFT)
#define USB2_CONTROLLER_1_USB2D_PERIODICLISTBASE_0_BASEADR_RANGE                        31:12
#define USB2_CONTROLLER_1_USB2D_PERIODICLISTBASE_0_BASEADR_WOFFSET                      0x0
#define USB2_CONTROLLER_1_USB2D_PERIODICLISTBASE_0_BASEADR_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_PERIODICLISTBASE_0_BASEADR_DEFAULT_MASK                 _MK_MASK_CONST(0xfffff)
#define USB2_CONTROLLER_1_USB2D_PERIODICLISTBASE_0_BASEADR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_PERIODICLISTBASE_0_BASEADR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_PERIODICLISTBASE_0_USBADR_SHIFT                 _MK_SHIFT_CONST(25)
#define USB2_CONTROLLER_1_USB2D_PERIODICLISTBASE_0_USBADR_FIELD                 _MK_FIELD_CONST(0x7f, USB2_CONTROLLER_1_USB2D_PERIODICLISTBASE_0_USBADR_SHIFT)
#define USB2_CONTROLLER_1_USB2D_PERIODICLISTBASE_0_USBADR_RANGE                 31:25
#define USB2_CONTROLLER_1_USB2D_PERIODICLISTBASE_0_USBADR_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_PERIODICLISTBASE_0_USBADR_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_PERIODICLISTBASE_0_USBADR_DEFAULT_MASK                  _MK_MASK_CONST(0x7f)
#define USB2_CONTROLLER_1_USB2D_PERIODICLISTBASE_0_USBADR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_PERIODICLISTBASE_0_USBADR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_PERIODICLISTBASE_0_USBADRA_SHIFT                        _MK_SHIFT_CONST(24)
#define USB2_CONTROLLER_1_USB2D_PERIODICLISTBASE_0_USBADRA_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_PERIODICLISTBASE_0_USBADRA_SHIFT)
#define USB2_CONTROLLER_1_USB2D_PERIODICLISTBASE_0_USBADRA_RANGE                        24:24
#define USB2_CONTROLLER_1_USB2D_PERIODICLISTBASE_0_USBADRA_WOFFSET                      0x0
#define USB2_CONTROLLER_1_USB2D_PERIODICLISTBASE_0_USBADRA_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_PERIODICLISTBASE_0_USBADRA_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_PERIODICLISTBASE_0_USBADRA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_PERIODICLISTBASE_0_USBADRA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register USB2_CONTROLLER_1_USB2D_ASYNCLISTADDR_0  
#define USB2_CONTROLLER_1_USB2D_ASYNCLISTADDR_0                 _MK_ADDR_CONST(0x148)
#define USB2_CONTROLLER_1_USB2D_ASYNCLISTADDR_0_SECURE                  0x0
#define USB2_CONTROLLER_1_USB2D_ASYNCLISTADDR_0_WORD_COUNT                      0x1
#define USB2_CONTROLLER_1_USB2D_ASYNCLISTADDR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ASYNCLISTADDR_0_RESET_MASK                      _MK_MASK_CONST(0xffffffe0)
#define USB2_CONTROLLER_1_USB2D_ASYNCLISTADDR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ASYNCLISTADDR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ASYNCLISTADDR_0_READ_MASK                       _MK_MASK_CONST(0xffffffe0)
#define USB2_CONTROLLER_1_USB2D_ASYNCLISTADDR_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffe0)
#define USB2_CONTROLLER_1_USB2D_ASYNCLISTADDR_0_ASYBASE_SHIFT                   _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_1_USB2D_ASYNCLISTADDR_0_ASYBASE_FIELD                   _MK_FIELD_CONST(0x7ffffff, USB2_CONTROLLER_1_USB2D_ASYNCLISTADDR_0_ASYBASE_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ASYNCLISTADDR_0_ASYBASE_RANGE                   31:5
#define USB2_CONTROLLER_1_USB2D_ASYNCLISTADDR_0_ASYBASE_WOFFSET                 0x0
#define USB2_CONTROLLER_1_USB2D_ASYNCLISTADDR_0_ASYBASE_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ASYNCLISTADDR_0_ASYBASE_DEFAULT_MASK                    _MK_MASK_CONST(0x7ffffff)
#define USB2_CONTROLLER_1_USB2D_ASYNCLISTADDR_0_ASYBASE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ASYNCLISTADDR_0_ASYBASE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_ASYNCLISTADDR_0_EPBASE_SHIFT                    _MK_SHIFT_CONST(11)
#define USB2_CONTROLLER_1_USB2D_ASYNCLISTADDR_0_EPBASE_FIELD                    _MK_FIELD_CONST(0x1fffff, USB2_CONTROLLER_1_USB2D_ASYNCLISTADDR_0_EPBASE_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ASYNCLISTADDR_0_EPBASE_RANGE                    31:11
#define USB2_CONTROLLER_1_USB2D_ASYNCLISTADDR_0_EPBASE_WOFFSET                  0x0
#define USB2_CONTROLLER_1_USB2D_ASYNCLISTADDR_0_EPBASE_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ASYNCLISTADDR_0_EPBASE_DEFAULT_MASK                     _MK_MASK_CONST(0x1fffff)
#define USB2_CONTROLLER_1_USB2D_ASYNCLISTADDR_0_EPBASE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ASYNCLISTADDR_0_EPBASE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register USB2_CONTROLLER_1_USB2D_ASYNCTTSTS_0  
#define USB2_CONTROLLER_1_USB2D_ASYNCTTSTS_0                    _MK_ADDR_CONST(0x14c)
#define USB2_CONTROLLER_1_USB2D_ASYNCTTSTS_0_SECURE                     0x0
#define USB2_CONTROLLER_1_USB2D_ASYNCTTSTS_0_WORD_COUNT                         0x1
#define USB2_CONTROLLER_1_USB2D_ASYNCTTSTS_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ASYNCTTSTS_0_RESET_MASK                         _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_1_USB2D_ASYNCTTSTS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ASYNCTTSTS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ASYNCTTSTS_0_READ_MASK                  _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_1_USB2D_ASYNCTTSTS_0_WRITE_MASK                         _MK_MASK_CONST(0x2)
#define USB2_CONTROLLER_1_USB2D_ASYNCTTSTS_0_TTAC_SHIFT                 _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_1_USB2D_ASYNCTTSTS_0_TTAC_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ASYNCTTSTS_0_TTAC_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ASYNCTTSTS_0_TTAC_RANGE                 1:1
#define USB2_CONTROLLER_1_USB2D_ASYNCTTSTS_0_TTAC_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ASYNCTTSTS_0_TTAC_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ASYNCTTSTS_0_TTAC_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ASYNCTTSTS_0_TTAC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ASYNCTTSTS_0_TTAC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_ASYNCTTSTS_0_TTAS_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ASYNCTTSTS_0_TTAS_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ASYNCTTSTS_0_TTAS_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ASYNCTTSTS_0_TTAS_RANGE                 0:0
#define USB2_CONTROLLER_1_USB2D_ASYNCTTSTS_0_TTAS_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ASYNCTTSTS_0_TTAS_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ASYNCTTSTS_0_TTAS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ASYNCTTSTS_0_TTAS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ASYNCTTSTS_0_TTAS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register USB2_CONTROLLER_1_USB2D_BURSTSIZE_0  
#define USB2_CONTROLLER_1_USB2D_BURSTSIZE_0                     _MK_ADDR_CONST(0x150)
#define USB2_CONTROLLER_1_USB2D_BURSTSIZE_0_SECURE                      0x0
#define USB2_CONTROLLER_1_USB2D_BURSTSIZE_0_WORD_COUNT                  0x1
#define USB2_CONTROLLER_1_USB2D_BURSTSIZE_0_RESET_VAL                   _MK_MASK_CONST(0x808)
#define USB2_CONTROLLER_1_USB2D_BURSTSIZE_0_RESET_MASK                  _MK_MASK_CONST(0xffff)
#define USB2_CONTROLLER_1_USB2D_BURSTSIZE_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_BURSTSIZE_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_BURSTSIZE_0_READ_MASK                   _MK_MASK_CONST(0xffff)
#define USB2_CONTROLLER_1_USB2D_BURSTSIZE_0_WRITE_MASK                  _MK_MASK_CONST(0xffff)
#define USB2_CONTROLLER_1_USB2D_BURSTSIZE_0_TXPBURST_SHIFT                      _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_1_USB2D_BURSTSIZE_0_TXPBURST_FIELD                      _MK_FIELD_CONST(0xff, USB2_CONTROLLER_1_USB2D_BURSTSIZE_0_TXPBURST_SHIFT)
#define USB2_CONTROLLER_1_USB2D_BURSTSIZE_0_TXPBURST_RANGE                      15:8
#define USB2_CONTROLLER_1_USB2D_BURSTSIZE_0_TXPBURST_WOFFSET                    0x0
#define USB2_CONTROLLER_1_USB2D_BURSTSIZE_0_TXPBURST_DEFAULT                    _MK_MASK_CONST(0x8)
#define USB2_CONTROLLER_1_USB2D_BURSTSIZE_0_TXPBURST_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define USB2_CONTROLLER_1_USB2D_BURSTSIZE_0_TXPBURST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_BURSTSIZE_0_TXPBURST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_BURSTSIZE_0_RXPBURST_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_1_USB2D_BURSTSIZE_0_RXPBURST_FIELD                      _MK_FIELD_CONST(0xff, USB2_CONTROLLER_1_USB2D_BURSTSIZE_0_RXPBURST_SHIFT)
#define USB2_CONTROLLER_1_USB2D_BURSTSIZE_0_RXPBURST_RANGE                      7:0
#define USB2_CONTROLLER_1_USB2D_BURSTSIZE_0_RXPBURST_WOFFSET                    0x0
#define USB2_CONTROLLER_1_USB2D_BURSTSIZE_0_RXPBURST_DEFAULT                    _MK_MASK_CONST(0x8)
#define USB2_CONTROLLER_1_USB2D_BURSTSIZE_0_RXPBURST_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define USB2_CONTROLLER_1_USB2D_BURSTSIZE_0_RXPBURST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_BURSTSIZE_0_RXPBURST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register USB2_CONTROLLER_1_USB2D_TXFILLTUNING_0  
#define USB2_CONTROLLER_1_USB2D_TXFILLTUNING_0                  _MK_ADDR_CONST(0x154)
#define USB2_CONTROLLER_1_USB2D_TXFILLTUNING_0_SECURE                   0x0
#define USB2_CONTROLLER_1_USB2D_TXFILLTUNING_0_WORD_COUNT                       0x1
#define USB2_CONTROLLER_1_USB2D_TXFILLTUNING_0_RESET_VAL                        _MK_MASK_CONST(0x20000)
#define USB2_CONTROLLER_1_USB2D_TXFILLTUNING_0_RESET_MASK                       _MK_MASK_CONST(0x3f1fff)
#define USB2_CONTROLLER_1_USB2D_TXFILLTUNING_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_TXFILLTUNING_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_TXFILLTUNING_0_READ_MASK                        _MK_MASK_CONST(0x3f1fff)
#define USB2_CONTROLLER_1_USB2D_TXFILLTUNING_0_WRITE_MASK                       _MK_MASK_CONST(0x3f1fff)
#define USB2_CONTROLLER_1_USB2D_TXFILLTUNING_0_TXFIFOTHRES_SHIFT                        _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_1_USB2D_TXFILLTUNING_0_TXFIFOTHRES_FIELD                        _MK_FIELD_CONST(0x3f, USB2_CONTROLLER_1_USB2D_TXFILLTUNING_0_TXFIFOTHRES_SHIFT)
#define USB2_CONTROLLER_1_USB2D_TXFILLTUNING_0_TXFIFOTHRES_RANGE                        21:16
#define USB2_CONTROLLER_1_USB2D_TXFILLTUNING_0_TXFIFOTHRES_WOFFSET                      0x0
#define USB2_CONTROLLER_1_USB2D_TXFILLTUNING_0_TXFIFOTHRES_DEFAULT                      _MK_MASK_CONST(0x2)
#define USB2_CONTROLLER_1_USB2D_TXFILLTUNING_0_TXFIFOTHRES_DEFAULT_MASK                 _MK_MASK_CONST(0x3f)
#define USB2_CONTROLLER_1_USB2D_TXFILLTUNING_0_TXFIFOTHRES_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_TXFILLTUNING_0_TXFIFOTHRES_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_TXFILLTUNING_0_TXSCHHEALTH_SHIFT                        _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_1_USB2D_TXFILLTUNING_0_TXSCHHEALTH_FIELD                        _MK_FIELD_CONST(0x1f, USB2_CONTROLLER_1_USB2D_TXFILLTUNING_0_TXSCHHEALTH_SHIFT)
#define USB2_CONTROLLER_1_USB2D_TXFILLTUNING_0_TXSCHHEALTH_RANGE                        12:8
#define USB2_CONTROLLER_1_USB2D_TXFILLTUNING_0_TXSCHHEALTH_WOFFSET                      0x0
#define USB2_CONTROLLER_1_USB2D_TXFILLTUNING_0_TXSCHHEALTH_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_TXFILLTUNING_0_TXSCHHEALTH_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define USB2_CONTROLLER_1_USB2D_TXFILLTUNING_0_TXSCHHEALTH_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_TXFILLTUNING_0_TXSCHHEALTH_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_TXFILLTUNING_0_TXSCHOH_SHIFT                    _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_1_USB2D_TXFILLTUNING_0_TXSCHOH_FIELD                    _MK_FIELD_CONST(0xff, USB2_CONTROLLER_1_USB2D_TXFILLTUNING_0_TXSCHOH_SHIFT)
#define USB2_CONTROLLER_1_USB2D_TXFILLTUNING_0_TXSCHOH_RANGE                    7:0
#define USB2_CONTROLLER_1_USB2D_TXFILLTUNING_0_TXSCHOH_WOFFSET                  0x0
#define USB2_CONTROLLER_1_USB2D_TXFILLTUNING_0_TXSCHOH_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_TXFILLTUNING_0_TXSCHOH_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define USB2_CONTROLLER_1_USB2D_TXFILLTUNING_0_TXSCHOH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_TXFILLTUNING_0_TXSCHOH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Reserved address 344 [0x158] 

// Register USB2_CONTROLLER_1_USB2D_ICUSB_CTRL_0  
#define USB2_CONTROLLER_1_USB2D_ICUSB_CTRL_0                    _MK_ADDR_CONST(0x15c)
#define USB2_CONTROLLER_1_USB2D_ICUSB_CTRL_0_SECURE                     0x0
#define USB2_CONTROLLER_1_USB2D_ICUSB_CTRL_0_WORD_COUNT                         0x1
#define USB2_CONTROLLER_1_USB2D_ICUSB_CTRL_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ICUSB_CTRL_0_RESET_MASK                         _MK_MASK_CONST(0xf)
#define USB2_CONTROLLER_1_USB2D_ICUSB_CTRL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ICUSB_CTRL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ICUSB_CTRL_0_READ_MASK                  _MK_MASK_CONST(0xf)
#define USB2_CONTROLLER_1_USB2D_ICUSB_CTRL_0_WRITE_MASK                         _MK_MASK_CONST(0xf)
#define USB2_CONTROLLER_1_USB2D_ICUSB_CTRL_0_IC_ENB1_SHIFT                      _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_1_USB2D_ICUSB_CTRL_0_IC_ENB1_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ICUSB_CTRL_0_IC_ENB1_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ICUSB_CTRL_0_IC_ENB1_RANGE                      3:3
#define USB2_CONTROLLER_1_USB2D_ICUSB_CTRL_0_IC_ENB1_WOFFSET                    0x0
#define USB2_CONTROLLER_1_USB2D_ICUSB_CTRL_0_IC_ENB1_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ICUSB_CTRL_0_IC_ENB1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ICUSB_CTRL_0_IC_ENB1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ICUSB_CTRL_0_IC_ENB1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ICUSB_CTRL_0_IC_ENB1_DISABLE                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ICUSB_CTRL_0_IC_ENB1_ENABLE                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ICUSB_CTRL_0_IC_VDD1_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ICUSB_CTRL_0_IC_VDD1_FIELD                      _MK_FIELD_CONST(0x7, USB2_CONTROLLER_1_USB2D_ICUSB_CTRL_0_IC_VDD1_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ICUSB_CTRL_0_IC_VDD1_RANGE                      2:0
#define USB2_CONTROLLER_1_USB2D_ICUSB_CTRL_0_IC_VDD1_WOFFSET                    0x0
#define USB2_CONTROLLER_1_USB2D_ICUSB_CTRL_0_IC_VDD1_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ICUSB_CTRL_0_IC_VDD1_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define USB2_CONTROLLER_1_USB2D_ICUSB_CTRL_0_IC_VDD1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ICUSB_CTRL_0_IC_VDD1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0  
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0                 _MK_ADDR_CONST(0x160)
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_SECURE                  0x0
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_WORD_COUNT                      0x1
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_RESET_MASK                      _MK_MASK_CONST(0xefffffff)
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_READ_MASK                       _MK_MASK_CONST(0xefffffff)
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_WRITE_MASK                      _MK_MASK_CONST(0xe7ff00ff)
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_WAKEUP_SHIFT                       _MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_WAKEUP_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_WAKEUP_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_WAKEUP_RANGE                       31:31
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_WAKEUP_WOFFSET                     0x0
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_WAKEUP_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_WAKEUP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_WAKEUP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_WAKEUP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_WAKEUP_CLEAR                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_WAKEUP_SET                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_RUN_SHIFT                  _MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_RUN_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_RUN_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_RUN_RANGE                  30:30
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_RUN_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_RUN_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_RUN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_RUN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_RUN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_RUN_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_RUN_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_RD_WR_SHIFT                        _MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_RD_WR_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_RD_WR_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_RD_WR_RANGE                        29:29
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_RD_WR_WOFFSET                      0x0
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_RD_WR_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_RD_WR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_RD_WR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_RD_WR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_RD_WR_READ                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_RD_WR_WRITE                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_SYNC_STATE_SHIFT                   _MK_SHIFT_CONST(27)
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_SYNC_STATE_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_SYNC_STATE_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_SYNC_STATE_RANGE                   27:27
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_SYNC_STATE_WOFFSET                 0x0
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_SYNC_STATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_SYNC_STATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_SYNC_STATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_SYNC_STATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_SYNC_STATE_NOT_NORMAL                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_SYNC_STATE_NORMAL                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_PORT_SHIFT                 _MK_SHIFT_CONST(24)
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_PORT_FIELD                 _MK_FIELD_CONST(0x7, USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_PORT_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_PORT_RANGE                 26:24
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_PORT_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_PORT_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_PORT_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_PORT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_PORT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_REG_ADDR_SHIFT                     _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_REG_ADDR_FIELD                     _MK_FIELD_CONST(0xff, USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_REG_ADDR_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_REG_ADDR_RANGE                     23:16
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_REG_ADDR_WOFFSET                   0x0
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_REG_ADDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_REG_ADDR_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_REG_ADDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_REG_ADDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_DATA_RD_SHIFT                      _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_DATA_RD_FIELD                      _MK_FIELD_CONST(0xff, USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_DATA_RD_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_DATA_RD_RANGE                      15:8
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_DATA_RD_WOFFSET                    0x0
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_DATA_RD_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_DATA_RD_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_DATA_RD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_DATA_RD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_DATA_WR_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_DATA_WR_FIELD                      _MK_FIELD_CONST(0xff, USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_DATA_WR_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_DATA_WR_RANGE                      7:0
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_DATA_WR_WOFFSET                    0x0
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_DATA_WR_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_DATA_WR_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_DATA_WR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0_ULPI_DATA_WR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Reserved address 356 [0x164] 

// Reserved address 360 [0x168] 

// Reserved address 364 [0x16c] 

// Reserved address 368 [0x170] 

// Register USB2_CONTROLLER_1_USB2D_PORTSC1_0  
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0                       _MK_ADDR_CONST(0x174)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_SECURE                        0x0
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_WORD_COUNT                    0x1
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_RESET_VAL                     _MK_MASK_CONST(0x1004)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_WRITE_MASK                    _MK_MASK_CONST(0xfe7f134e)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_DA_SHIFT                      _MK_SHIFT_CONST(25)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_DA_FIELD                      _MK_FIELD_CONST(0x7f, USB2_CONTROLLER_1_USB2D_PORTSC1_0_DA_SHIFT)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_DA_RANGE                      31:25
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_DA_WOFFSET                    0x0
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_DA_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_DA_DEFAULT_MASK                       _MK_MASK_CONST(0x7f)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_DA_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_DA_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_SSTS_SHIFT                    _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_SSTS_FIELD                    _MK_FIELD_CONST(0x3, USB2_CONTROLLER_1_USB2D_PORTSC1_0_SSTS_SHIFT)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_SSTS_RANGE                    24:23
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_SSTS_WOFFSET                  0x0
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_SSTS_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_SSTS_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_SSTS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_SSTS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_SSTS_L1STATE_ENTERED                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_SSTS_NYET_PERIPH                      _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_SSTS_L1STATE_NOT_SUPPORTED                    _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_SSTS_PERIPH_NORESP_ERR                        _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_WKOC_SHIFT                    _MK_SHIFT_CONST(22)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_WKOC_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_PORTSC1_0_WKOC_SHIFT)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_WKOC_RANGE                    22:22
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_WKOC_WOFFSET                  0x0
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_WKOC_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_WKOC_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_WKOC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_WKOC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_WKOC_DISBLE                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_WKOC_ENABLE                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_WKDS_SHIFT                    _MK_SHIFT_CONST(21)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_WKDS_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_PORTSC1_0_WKDS_SHIFT)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_WKDS_RANGE                    21:21
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_WKDS_WOFFSET                  0x0
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_WKDS_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_WKDS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_WKDS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_WKDS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_WKDS_DISBLE                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_WKDS_ENABLE                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_WKCN_SHIFT                    _MK_SHIFT_CONST(20)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_WKCN_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_PORTSC1_0_WKCN_SHIFT)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_WKCN_RANGE                    20:20
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_WKCN_WOFFSET                  0x0
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_WKCN_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_WKCN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_WKCN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_WKCN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_WKCN_DISBLE                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_WKCN_ENABLE                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PTC_SHIFT                     _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PTC_FIELD                     _MK_FIELD_CONST(0xf, USB2_CONTROLLER_1_USB2D_PORTSC1_0_PTC_SHIFT)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PTC_RANGE                     19:16
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PTC_WOFFSET                   0x0
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PTC_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PTC_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PTC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PTC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PTC_NORMAL_OP                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PTC_TEST_J                    _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PTC_TEST_K                    _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PTC_TEST_SE0_NAK                      _MK_ENUM_CONST(3)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PTC_TEST_PKT                  _MK_ENUM_CONST(4)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PTC_TEST_FORCE_ENABLE                 _MK_ENUM_CONST(5)

#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PIC_SHIFT                     _MK_SHIFT_CONST(14)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PIC_FIELD                     _MK_FIELD_CONST(0x3, USB2_CONTROLLER_1_USB2D_PORTSC1_0_PIC_SHIFT)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PIC_RANGE                     15:14
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PIC_WOFFSET                   0x0
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PIC_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PIC_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PIC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PIC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PO_SHIFT                      _MK_SHIFT_CONST(13)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PO_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_PORTSC1_0_PO_SHIFT)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PO_RANGE                      13:13
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PO_WOFFSET                    0x0
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PO_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PO_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PO_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PO_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PP_SHIFT                      _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PP_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_PORTSC1_0_PP_SHIFT)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PP_RANGE                      12:12
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PP_WOFFSET                    0x0
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PP_DEFAULT                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PP_NOT_POWERED                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PP_POWERED                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_LS_SHIFT                      _MK_SHIFT_CONST(10)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_LS_FIELD                      _MK_FIELD_CONST(0x3, USB2_CONTROLLER_1_USB2D_PORTSC1_0_LS_SHIFT)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_LS_RANGE                      11:10
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_LS_WOFFSET                    0x0
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_LS_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_LS_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_LS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_LS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_LS_SE0                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_LS_J_STATE                    _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_LS_K_STATE                    _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_LS_UNDEFINED                  _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_SLP_SHIFT                     _MK_SHIFT_CONST(9)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_SLP_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_PORTSC1_0_SLP_SHIFT)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_SLP_RANGE                     9:9
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_SLP_WOFFSET                   0x0
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_SLP_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_SLP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_SLP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_SLP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PR_SHIFT                      _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PR_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_PORTSC1_0_PR_SHIFT)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PR_RANGE                      8:8
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PR_WOFFSET                    0x0
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PR_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PR_NOT_USB_RESET                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PR_USB_RESET                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_SUSP_SHIFT                    _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_SUSP_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_PORTSC1_0_SUSP_SHIFT)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_SUSP_RANGE                    7:7
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_SUSP_WOFFSET                  0x0
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_SUSP_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_SUSP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_SUSP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_SUSP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_SUSP_NOT_SUSPEND                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_SUSP_SUSPEND                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_FPR_SHIFT                     _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_FPR_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_PORTSC1_0_FPR_SHIFT)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_FPR_RANGE                     6:6
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_FPR_WOFFSET                   0x0
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_FPR_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_FPR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_FPR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_FPR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_FPR_NO_RESUME                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_FPR_RESUME                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OCC_SHIFT                     _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OCC_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_PORTSC1_0_OCC_SHIFT)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OCC_RANGE                     5:5
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OCC_WOFFSET                   0x0
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OCC_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OCC_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OCC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OCC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OCC_NO_CHANGE                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OCC_CHANGE                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OCA_SHIFT                     _MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OCA_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_PORTSC1_0_OCA_SHIFT)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OCA_RANGE                     4:4
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OCA_WOFFSET                   0x0
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OCA_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OCA_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OCA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OCA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OCA_NO_OVER_CURRENT                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OCA_OVER_CURRENT                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PEC_SHIFT                     _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PEC_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_PORTSC1_0_PEC_SHIFT)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PEC_RANGE                     3:3
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PEC_WOFFSET                   0x0
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PEC_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PEC_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PEC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PEC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PEC_NO_CHANGE                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PEC_CHANGE                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PE_SHIFT                      _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PE_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_PORTSC1_0_PE_SHIFT)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PE_RANGE                      2:2
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PE_WOFFSET                    0x0
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PE_DEFAULT                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PE_PORT_DISABLED                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_PE_PORT_ENABLED                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_CSC_SHIFT                     _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_CSC_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_PORTSC1_0_CSC_SHIFT)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_CSC_RANGE                     1:1
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_CSC_WOFFSET                   0x0
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_CSC_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_CSC_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_CSC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_CSC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_CSC_NO_CHANGE                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_CSC_CHANGE                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_CCS_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_CCS_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_PORTSC1_0_CCS_SHIFT)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_CCS_RANGE                     0:0
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_CCS_WOFFSET                   0x0
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_CCS_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_CCS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_CCS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_CCS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_CCS_NOT_CONNECTED                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_CCS_CONNECTED                 _MK_ENUM_CONST(1)


// Reserved address 376 [0x178] 

// Reserved address 380 [0x17c] 

// Reserved address 384 [0x180] 

// Reserved address 388 [0x184] 

// Reserved address 392 [0x188] 

// Reserved address 396 [0x18c] 

// Reserved address 400 [0x190] 

// Reserved address 404 [0x194] 

// Reserved address 408 [0x198] 

// Reserved address 412 [0x19c] 

// Reserved address 416 [0x1a0] 

// Reserved address 420 [0x1a4] 

// Reserved address 424 [0x1a8] 

// Reserved address 428 [0x1ac] 

// Reserved address 432 [0x1b0] 

// Register USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0  
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0                 _MK_ADDR_CONST(0x1b4)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_SECURE                  0x0
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_WORD_COUNT                      0x1
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_RESET_VAL                       _MK_MASK_CONST(0x6000000)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_RESET_MASK                      _MK_MASK_CONST(0xf6ffffff)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_READ_MASK                       _MK_MASK_CONST(0xfeffffff)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_WRITE_MASK                      _MK_MASK_CONST(0xf0fff001)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_PTS_SHIFT                       _MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_PTS_FIELD                       _MK_FIELD_CONST(0x7, USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_PTS_SHIFT)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_PTS_RANGE                       31:29
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_PTS_WOFFSET                     0x0
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_PTS_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_PTS_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_PTS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_PTS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_PTS_UTMI                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_PTS_RESERVED                    _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_PTS_ULPI                        _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_PTS_ICUSB_SER                   _MK_ENUM_CONST(3)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_PTS_HSIC                        _MK_ENUM_CONST(4)

#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_STS_SHIFT                       _MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_STS_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_STS_SHIFT)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_STS_RANGE                       28:28
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_STS_WOFFSET                     0x0
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_STS_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_STS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_STS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_STS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_STS_PARALLEL_IF                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_STS_SERIAL_IF                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_PTW_SHIFT                       _MK_SHIFT_CONST(27)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_PTW_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_PTW_SHIFT)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_PTW_RANGE                       27:27
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_PTW_WOFFSET                     0x0
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_PTW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_PTW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_PTW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_PTW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_PTW_EIGHT_BIT                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_PTW_RESERVED                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_PSPD_SHIFT                      _MK_SHIFT_CONST(25)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_PSPD_FIELD                      _MK_FIELD_CONST(0x3, USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_PSPD_SHIFT)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_PSPD_RANGE                      26:25
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_PSPD_WOFFSET                    0x0
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_PSPD_DEFAULT                    _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_PSPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_PSPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_PSPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_PSPD_FULL_SPEED                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_PSPD_LOW_SPEED                  _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_PSPD_HIGH_SPEED                 _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_PSPD_RESERVED                   _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_PFSC_SHIFT                      _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_PFSC_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_PFSC_SHIFT)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_PFSC_RANGE                      23:23
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_PFSC_WOFFSET                    0x0
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_PFSC_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_PFSC_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_PFSC_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_PFSC_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_PFSC_DONT_FORCE_FULL_SPEED                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_PFSC_FORCE_FULL_SPEED                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_PHCD_SHIFT                      _MK_SHIFT_CONST(22)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_PHCD_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_PHCD_SHIFT)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_PHCD_RANGE                      22:22
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_PHCD_WOFFSET                    0x0
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_PHCD_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_PHCD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_PHCD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_PHCD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_PHCD_DISABLE                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_PHCD_ENABLE                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_LPMX_SHIFT                      _MK_SHIFT_CONST(20)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_LPMX_FIELD                      _MK_FIELD_CONST(0x3, USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_LPMX_SHIFT)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_LPMX_RANGE                      21:20
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_LPMX_WOFFSET                    0x0
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_LPMX_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_LPMX_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_LPMX_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_LPMX_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_EPLPM_SHIFT                     _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_EPLPM_FIELD                     _MK_FIELD_CONST(0xf, USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_EPLPM_SHIFT)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_EPLPM_RANGE                     19:16
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_EPLPM_WOFFSET                   0x0
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_EPLPM_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_EPLPM_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_EPLPM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_EPLPM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_ASUS_SHIFT                      _MK_SHIFT_CONST(17)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_ASUS_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_ASUS_SHIFT)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_ASUS_RANGE                      17:17
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_ASUS_WOFFSET                    0x0
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_ASUS_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_ASUS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_ASUS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_ASUS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_ASUS_DISABLE                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_ASUS_ENABLE                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_STL_SHIFT                       _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_STL_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_STL_SHIFT)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_STL_RANGE                       16:16
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_STL_WOFFSET                     0x0
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_STL_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_STL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_STL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_STL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_STL_DISABLE                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_STL_ENABLE                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_LPMFRM_SHIFT                    _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_LPMFRM_FIELD                    _MK_FIELD_CONST(0xf, USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_LPMFRM_SHIFT)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_LPMFRM_RANGE                    15:12
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_LPMFRM_WOFFSET                  0x0
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_LPMFRM_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_LPMFRM_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_LPMFRM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_LPMFRM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_BA_SHIFT                        _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_BA_FIELD                        _MK_FIELD_CONST(0x7ff, USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_BA_SHIFT)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_BA_RANGE                        11:1
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_BA_WOFFSET                      0x0
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_BA_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_BA_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_BA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_BA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_NYT_ASUS_SHIFT                  _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_NYT_ASUS_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_NYT_ASUS_SHIFT)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_NYT_ASUS_RANGE                  0:0
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_NYT_ASUS_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_NYT_ASUS_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_NYT_ASUS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_NYT_ASUS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_NYT_ASUS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_NYT_ASUS_DISABLE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0_NYT_ASUS_ENABLE                 _MK_ENUM_CONST(1)


// Reserved address 440 [0x1b8] 

// Reserved address 444 [0x1bc] 

// Reserved address 448 [0x1c0] 

// Reserved address 452 [0x1c4] 

// Reserved address 456 [0x1c8] 

// Reserved address 460 [0x1cc] 

// Reserved address 464 [0x1d0] 

// Reserved address 468 [0x1d4] 

// Reserved address 472 [0x1d8] 

// Reserved address 476 [0x1dc] 

// Reserved address 480 [0x1e0] 

// Reserved address 484 [0x1e4] 

// Reserved address 488 [0x1e8] 

// Reserved address 492 [0x1ec] 

// Reserved address 496 [0x1f0] 

// Register USB2_CONTROLLER_1_USB2D_OTGSC_0  
#define USB2_CONTROLLER_1_USB2D_OTGSC_0                 _MK_ADDR_CONST(0x1f4)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_SECURE                  0x0
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_WORD_COUNT                      0x1
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_RESET_MASK                      _MK_MASK_CONST(0x7f7f7f3b)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_READ_MASK                       _MK_MASK_CONST(0x7f7f7f3b)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_WRITE_MASK                      _MK_MASK_CONST(0x7f7f003b)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_DPIE_SHIFT                      _MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_DPIE_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_OTGSC_0_DPIE_SHIFT)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_DPIE_RANGE                      30:30
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_DPIE_WOFFSET                    0x0
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_DPIE_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_DPIE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_DPIE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_DPIE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_DPIE_DISABLE                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_DPIE_ENABLE                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ONEMSE_SHIFT                    _MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ONEMSE_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_OTGSC_0_ONEMSE_SHIFT)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ONEMSE_RANGE                    29:29
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ONEMSE_WOFFSET                  0x0
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ONEMSE_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ONEMSE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ONEMSE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ONEMSE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ONEMSE_DISABLE                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ONEMSE_ENABLE                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_OTGSC_0_BSEIE_SHIFT                     _MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_BSEIE_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_OTGSC_0_BSEIE_SHIFT)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_BSEIE_RANGE                     28:28
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_BSEIE_WOFFSET                   0x0
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_BSEIE_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_BSEIE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_BSEIE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_BSEIE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_BSEIE_DISABLE                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_BSEIE_ENABLE                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_OTGSC_0_BSVIE_SHIFT                     _MK_SHIFT_CONST(27)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_BSVIE_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_OTGSC_0_BSVIE_SHIFT)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_BSVIE_RANGE                     27:27
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_BSVIE_WOFFSET                   0x0
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_BSVIE_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_BSVIE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_BSVIE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_BSVIE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_BSVIE_DISABLE                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_BSVIE_ENABLE                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ASVIE_SHIFT                     _MK_SHIFT_CONST(26)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ASVIE_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_OTGSC_0_ASVIE_SHIFT)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ASVIE_RANGE                     26:26
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ASVIE_WOFFSET                   0x0
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ASVIE_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ASVIE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ASVIE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ASVIE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ASVIE_DISABLE                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ASVIE_ENABLE                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_OTGSC_0_AVVIE_SHIFT                     _MK_SHIFT_CONST(25)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_AVVIE_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_OTGSC_0_AVVIE_SHIFT)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_AVVIE_RANGE                     25:25
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_AVVIE_WOFFSET                   0x0
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_AVVIE_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_AVVIE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_AVVIE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_AVVIE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_AVVIE_DISABLE                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_AVVIE_ENABLE                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_OTGSC_0_IDIE_SHIFT                      _MK_SHIFT_CONST(24)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_IDIE_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_OTGSC_0_IDIE_SHIFT)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_IDIE_RANGE                      24:24
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_IDIE_WOFFSET                    0x0
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_IDIE_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_IDIE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_IDIE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_IDIE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_IDIE_DISABLE                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_IDIE_ENABLE                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_OTGSC_0_DPIS_SHIFT                      _MK_SHIFT_CONST(22)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_DPIS_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_OTGSC_0_DPIS_SHIFT)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_DPIS_RANGE                      22:22
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_DPIS_WOFFSET                    0x0
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_DPIS_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_DPIS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_DPIS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_DPIS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_DPIS_INT_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_DPIS_INT_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ONEMSS_SHIFT                    _MK_SHIFT_CONST(21)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ONEMSS_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_OTGSC_0_ONEMSS_SHIFT)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ONEMSS_RANGE                    21:21
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ONEMSS_WOFFSET                  0x0
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ONEMSS_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ONEMSS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ONEMSS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ONEMSS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ONEMSS_INT_CLEAR                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ONEMSS_INT_SET                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_OTGSC_0_BSEIS_SHIFT                     _MK_SHIFT_CONST(20)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_BSEIS_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_OTGSC_0_BSEIS_SHIFT)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_BSEIS_RANGE                     20:20
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_BSEIS_WOFFSET                   0x0
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_BSEIS_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_BSEIS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_BSEIS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_BSEIS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_BSEIS_INT_CLEAR                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_BSEIS_INT_SET                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_OTGSC_0_BSVIS_SHIFT                     _MK_SHIFT_CONST(19)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_BSVIS_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_OTGSC_0_BSVIS_SHIFT)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_BSVIS_RANGE                     19:19
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_BSVIS_WOFFSET                   0x0
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_BSVIS_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_BSVIS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_BSVIS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_BSVIS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_BSVIS_INT_CLEAR                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_BSVIS_INT_SET                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ASVIS_SHIFT                     _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ASVIS_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_OTGSC_0_ASVIS_SHIFT)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ASVIS_RANGE                     18:18
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ASVIS_WOFFSET                   0x0
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ASVIS_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ASVIS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ASVIS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ASVIS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ASVIS_INT_CLEAR                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ASVIS_INT_SET                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_OTGSC_0_AVVIS_SHIFT                     _MK_SHIFT_CONST(17)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_AVVIS_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_OTGSC_0_AVVIS_SHIFT)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_AVVIS_RANGE                     17:17
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_AVVIS_WOFFSET                   0x0
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_AVVIS_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_AVVIS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_AVVIS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_AVVIS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_AVVIS_INT_CLEAR                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_AVVIS_INT_SET                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_OTGSC_0_IDIS_SHIFT                      _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_IDIS_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_OTGSC_0_IDIS_SHIFT)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_IDIS_RANGE                      16:16
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_IDIS_WOFFSET                    0x0
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_IDIS_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_IDIS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_IDIS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_IDIS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_IDIS_INT_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_IDIS_INT_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_OTGSC_0_DPS_SHIFT                       _MK_SHIFT_CONST(14)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_DPS_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_OTGSC_0_DPS_SHIFT)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_DPS_RANGE                       14:14
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_DPS_WOFFSET                     0x0
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_DPS_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_DPS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_DPS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_DPS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_DPS_STS_CLEAR                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_DPS_STS_SET                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ONEMST_SHIFT                    _MK_SHIFT_CONST(13)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ONEMST_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_OTGSC_0_ONEMST_SHIFT)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ONEMST_RANGE                    13:13
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ONEMST_WOFFSET                  0x0
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ONEMST_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ONEMST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ONEMST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ONEMST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ONEMST_STS_CLEAR                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ONEMST_STS_SET                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_OTGSC_0_BSE_SHIFT                       _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_BSE_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_OTGSC_0_BSE_SHIFT)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_BSE_RANGE                       12:12
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_BSE_WOFFSET                     0x0
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_BSE_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_BSE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_BSE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_BSE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_BSE_STS_CLEAR                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_BSE_STS_SET                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_OTGSC_0_BSV_SHIFT                       _MK_SHIFT_CONST(11)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_BSV_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_OTGSC_0_BSV_SHIFT)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_BSV_RANGE                       11:11
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_BSV_WOFFSET                     0x0
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_BSV_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_BSV_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_BSV_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_BSV_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_BSV_STS_CLEAR                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_BSV_STS_SET                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ASV_SHIFT                       _MK_SHIFT_CONST(10)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ASV_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_OTGSC_0_ASV_SHIFT)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ASV_RANGE                       10:10
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ASV_WOFFSET                     0x0
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ASV_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ASV_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ASV_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ASV_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ASV_STS_CLEAR                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ASV_STS_SET                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_OTGSC_0_AVV_SHIFT                       _MK_SHIFT_CONST(9)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_AVV_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_OTGSC_0_AVV_SHIFT)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_AVV_RANGE                       9:9
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_AVV_WOFFSET                     0x0
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_AVV_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_AVV_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_AVV_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_AVV_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_AVV_STS_CLEAR                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_AVV_STS_SET                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ID_SHIFT                        _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ID_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_OTGSC_0_ID_SHIFT)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ID_RANGE                        8:8
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ID_WOFFSET                      0x0
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ID_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ID_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ID_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ID_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ID_A_DEV                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_ID_B_DEV                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_OTGSC_0_IDPU_SHIFT                      _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_IDPU_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_OTGSC_0_IDPU_SHIFT)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_IDPU_RANGE                      5:5
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_IDPU_WOFFSET                    0x0
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_IDPU_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_IDPU_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_IDPU_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_IDPU_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_IDPU_CLEAR                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_IDPU_SET                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_OTGSC_0_DP_SHIFT                        _MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_DP_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_OTGSC_0_DP_SHIFT)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_DP_RANGE                        4:4
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_DP_WOFFSET                      0x0
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_DP_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_DP_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_DP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_DP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_DP_NO_DATA_PULSE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_DP_DATA_PULSE                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_OTGSC_0_OT_SHIFT                        _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_OT_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_OTGSC_0_OT_SHIFT)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_OT_RANGE                        3:3
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_OT_WOFFSET                      0x0
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_OT_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_OT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_OT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_OT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_OT_NO_OTG_TERM                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_OT_OTG_TERM                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_OTGSC_0_VC_SHIFT                        _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_VC_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_OTGSC_0_VC_SHIFT)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_VC_RANGE                        1:1
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_VC_WOFFSET                      0x0
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_VC_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_VC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_VC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_VC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_VC_NO_VBUS_CHRG                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_VC_VBUS_CHRG                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_OTGSC_0_VD_SHIFT                        _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_VD_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_OTGSC_0_VD_SHIFT)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_VD_RANGE                        0:0
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_VD_WOFFSET                      0x0
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_VD_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_VD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_VD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_VD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_VD_NO_VBUS_DISCHRG                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_OTGSC_0_VD_VBUS_DISCHRG                 _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_1_USB2D_USBMODE_0  
#define USB2_CONTROLLER_1_USB2D_USBMODE_0                       _MK_ADDR_CONST(0x1f8)
#define USB2_CONTROLLER_1_USB2D_USBMODE_0_SECURE                        0x0
#define USB2_CONTROLLER_1_USB2D_USBMODE_0_WORD_COUNT                    0x1
#define USB2_CONTROLLER_1_USB2D_USBMODE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBMODE_0_RESET_MASK                    _MK_MASK_CONST(0x803f)
#define USB2_CONTROLLER_1_USB2D_USBMODE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBMODE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBMODE_0_READ_MASK                     _MK_MASK_CONST(0x803f)
#define USB2_CONTROLLER_1_USB2D_USBMODE_0_WRITE_MASK                    _MK_MASK_CONST(0x8020)
#define USB2_CONTROLLER_1_USB2D_USBMODE_0_SRT_SHIFT                     _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_1_USB2D_USBMODE_0_SRT_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_USBMODE_0_SRT_SHIFT)
#define USB2_CONTROLLER_1_USB2D_USBMODE_0_SRT_RANGE                     15:15
#define USB2_CONTROLLER_1_USB2D_USBMODE_0_SRT_WOFFSET                   0x0
#define USB2_CONTROLLER_1_USB2D_USBMODE_0_SRT_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBMODE_0_SRT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_USBMODE_0_SRT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBMODE_0_SRT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_USBMODE_0_VBPS_SHIFT                    _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_1_USB2D_USBMODE_0_VBPS_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_USBMODE_0_VBPS_SHIFT)
#define USB2_CONTROLLER_1_USB2D_USBMODE_0_VBPS_RANGE                    5:5
#define USB2_CONTROLLER_1_USB2D_USBMODE_0_VBPS_WOFFSET                  0x0
#define USB2_CONTROLLER_1_USB2D_USBMODE_0_VBPS_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBMODE_0_VBPS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_USBMODE_0_VBPS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBMODE_0_VBPS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_USBMODE_0_SDIS_SHIFT                    _MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_1_USB2D_USBMODE_0_SDIS_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_USBMODE_0_SDIS_SHIFT)
#define USB2_CONTROLLER_1_USB2D_USBMODE_0_SDIS_RANGE                    4:4
#define USB2_CONTROLLER_1_USB2D_USBMODE_0_SDIS_WOFFSET                  0x0
#define USB2_CONTROLLER_1_USB2D_USBMODE_0_SDIS_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBMODE_0_SDIS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_USBMODE_0_SDIS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBMODE_0_SDIS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBMODE_0_SDIS_STREAM_ENABLE                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_USBMODE_0_SDIS_STREAM_DISABLE                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_USBMODE_0_SLOM_SHIFT                    _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_1_USB2D_USBMODE_0_SLOM_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_USBMODE_0_SLOM_SHIFT)
#define USB2_CONTROLLER_1_USB2D_USBMODE_0_SLOM_RANGE                    3:3
#define USB2_CONTROLLER_1_USB2D_USBMODE_0_SLOM_WOFFSET                  0x0
#define USB2_CONTROLLER_1_USB2D_USBMODE_0_SLOM_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBMODE_0_SLOM_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_USBMODE_0_SLOM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBMODE_0_SLOM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBMODE_0_SLOM_LOCKOUT_ON                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_USBMODE_0_SLOM_LOCKOUT_OFF                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_USBMODE_0_ES_SHIFT                      _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_1_USB2D_USBMODE_0_ES_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_USBMODE_0_ES_SHIFT)
#define USB2_CONTROLLER_1_USB2D_USBMODE_0_ES_RANGE                      2:2
#define USB2_CONTROLLER_1_USB2D_USBMODE_0_ES_WOFFSET                    0x0
#define USB2_CONTROLLER_1_USB2D_USBMODE_0_ES_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBMODE_0_ES_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_USBMODE_0_ES_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBMODE_0_ES_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBMODE_0_ES_LITTLE_ENDIAN                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_USBMODE_0_ES_RESERVED                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_USBMODE_0_CM_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_1_USB2D_USBMODE_0_CM_FIELD                      _MK_FIELD_CONST(0x3, USB2_CONTROLLER_1_USB2D_USBMODE_0_CM_SHIFT)
#define USB2_CONTROLLER_1_USB2D_USBMODE_0_CM_RANGE                      1:0
#define USB2_CONTROLLER_1_USB2D_USBMODE_0_CM_WOFFSET                    0x0
#define USB2_CONTROLLER_1_USB2D_USBMODE_0_CM_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBMODE_0_CM_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_1_USB2D_USBMODE_0_CM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBMODE_0_CM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_USBMODE_0_CM_IDLE                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_USBMODE_0_CM_RESERVED                   _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_1_USB2D_USBMODE_0_CM_DEVICE_MODE                        _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_1_USB2D_USBMODE_0_CM_HOST_MODE                  _MK_ENUM_CONST(3)


// Reserved address 508 [0x1fc] 

// Register USB2_CONTROLLER_1_USB2D_ENDPTNAK_0  
#define USB2_CONTROLLER_1_USB2D_ENDPTNAK_0                      _MK_ADDR_CONST(0x200)
#define USB2_CONTROLLER_1_USB2D_ENDPTNAK_0_SECURE                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTNAK_0_WORD_COUNT                   0x1
#define USB2_CONTROLLER_1_USB2D_ENDPTNAK_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTNAK_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_CONTROLLER_1_USB2D_ENDPTNAK_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTNAK_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTNAK_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define USB2_CONTROLLER_1_USB2D_ENDPTNAK_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_CONTROLLER_1_USB2D_ENDPTNAK_0_EPTN_SHIFT                   _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_1_USB2D_ENDPTNAK_0_EPTN_FIELD                   _MK_FIELD_CONST(0xffff, USB2_CONTROLLER_1_USB2D_ENDPTNAK_0_EPTN_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTNAK_0_EPTN_RANGE                   31:16
#define USB2_CONTROLLER_1_USB2D_ENDPTNAK_0_EPTN_WOFFSET                 0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTNAK_0_EPTN_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTNAK_0_EPTN_DEFAULT_MASK                    _MK_MASK_CONST(0xffff)
#define USB2_CONTROLLER_1_USB2D_ENDPTNAK_0_EPTN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTNAK_0_EPTN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTNAK_0_EPTN_CLEAR                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTNAK_0_EPTN_SET                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTNAK_0_EPRN_SHIFT                   _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTNAK_0_EPRN_FIELD                   _MK_FIELD_CONST(0xffff, USB2_CONTROLLER_1_USB2D_ENDPTNAK_0_EPRN_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTNAK_0_EPRN_RANGE                   15:0
#define USB2_CONTROLLER_1_USB2D_ENDPTNAK_0_EPRN_WOFFSET                 0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTNAK_0_EPRN_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTNAK_0_EPRN_DEFAULT_MASK                    _MK_MASK_CONST(0xffff)
#define USB2_CONTROLLER_1_USB2D_ENDPTNAK_0_EPRN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTNAK_0_EPRN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTNAK_0_EPRN_CLEAR                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTNAK_0_EPRN_SET                     _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_1_USB2D_ENDPTNAK_ENABLE_0  
#define USB2_CONTROLLER_1_USB2D_ENDPTNAK_ENABLE_0                       _MK_ADDR_CONST(0x204)
#define USB2_CONTROLLER_1_USB2D_ENDPTNAK_ENABLE_0_SECURE                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTNAK_ENABLE_0_WORD_COUNT                    0x1
#define USB2_CONTROLLER_1_USB2D_ENDPTNAK_ENABLE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTNAK_ENABLE_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define USB2_CONTROLLER_1_USB2D_ENDPTNAK_ENABLE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTNAK_ENABLE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTNAK_ENABLE_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define USB2_CONTROLLER_1_USB2D_ENDPTNAK_ENABLE_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define USB2_CONTROLLER_1_USB2D_ENDPTNAK_ENABLE_0_EPTNE_SHIFT                   _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_1_USB2D_ENDPTNAK_ENABLE_0_EPTNE_FIELD                   _MK_FIELD_CONST(0xffff, USB2_CONTROLLER_1_USB2D_ENDPTNAK_ENABLE_0_EPTNE_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTNAK_ENABLE_0_EPTNE_RANGE                   31:16
#define USB2_CONTROLLER_1_USB2D_ENDPTNAK_ENABLE_0_EPTNE_WOFFSET                 0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTNAK_ENABLE_0_EPTNE_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTNAK_ENABLE_0_EPTNE_DEFAULT_MASK                    _MK_MASK_CONST(0xffff)
#define USB2_CONTROLLER_1_USB2D_ENDPTNAK_ENABLE_0_EPTNE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTNAK_ENABLE_0_EPTNE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTNAK_ENABLE_0_EPTNE_DISABLE                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTNAK_ENABLE_0_EPTNE_ENABLE                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTNAK_ENABLE_0_EPRNE_SHIFT                   _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTNAK_ENABLE_0_EPRNE_FIELD                   _MK_FIELD_CONST(0xffff, USB2_CONTROLLER_1_USB2D_ENDPTNAK_ENABLE_0_EPRNE_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTNAK_ENABLE_0_EPRNE_RANGE                   15:0
#define USB2_CONTROLLER_1_USB2D_ENDPTNAK_ENABLE_0_EPRNE_WOFFSET                 0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTNAK_ENABLE_0_EPRNE_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTNAK_ENABLE_0_EPRNE_DEFAULT_MASK                    _MK_MASK_CONST(0xffff)
#define USB2_CONTROLLER_1_USB2D_ENDPTNAK_ENABLE_0_EPRNE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTNAK_ENABLE_0_EPRNE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTNAK_ENABLE_0_EPRNE_DISABLE                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTNAK_ENABLE_0_EPRNE_ENABLE                  _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0  
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0                        _MK_ADDR_CONST(0x208)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_SECURE                         0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_WORD_COUNT                     0x1
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_RESET_MASK                     _MK_MASK_CONST(0xffff)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_READ_MASK                      _MK_MASK_CONST(0xffff)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_WRITE_MASK                     _MK_MASK_CONST(0xffff)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT15_SHIFT                 _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT15_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT15_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT15_RANGE                 15:15
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT15_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT15_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT15_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT15_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT15_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT15_NOT_RCVD                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT15_SETUP_RCVD                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT14_SHIFT                 _MK_SHIFT_CONST(14)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT14_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT14_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT14_RANGE                 14:14
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT14_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT14_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT14_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT14_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT14_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT14_NOT_RCVD                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT14_SETUP_RCVD                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT13_SHIFT                 _MK_SHIFT_CONST(13)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT13_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT13_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT13_RANGE                 13:13
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT13_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT13_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT13_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT13_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT13_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT13_NOT_RCVD                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT13_SETUP_RCVD                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT12_SHIFT                 _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT12_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT12_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT12_RANGE                 12:12
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT12_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT12_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT12_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT12_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT12_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT12_NOT_RCVD                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT12_SETUP_RCVD                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT11_SHIFT                 _MK_SHIFT_CONST(11)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT11_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT11_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT11_RANGE                 11:11
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT11_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT11_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT11_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT11_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT11_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT11_NOT_RCVD                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT11_SETUP_RCVD                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT10_SHIFT                 _MK_SHIFT_CONST(10)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT10_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT10_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT10_RANGE                 10:10
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT10_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT10_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT10_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT10_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT10_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT10_NOT_RCVD                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT10_SETUP_RCVD                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT9_SHIFT                  _MK_SHIFT_CONST(9)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT9_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT9_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT9_RANGE                  9:9
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT9_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT9_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT9_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT9_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT9_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT9_NOT_RCVD                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT9_SETUP_RCVD                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT8_SHIFT                  _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT8_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT8_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT8_RANGE                  8:8
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT8_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT8_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT8_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT8_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT8_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT8_NOT_RCVD                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT8_SETUP_RCVD                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT7_SHIFT                  _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT7_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT7_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT7_RANGE                  7:7
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT7_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT7_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT7_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT7_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT7_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT7_NOT_RCVD                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT7_SETUP_RCVD                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT6_SHIFT                  _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT6_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT6_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT6_RANGE                  6:6
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT6_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT6_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT6_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT6_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT6_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT6_NOT_RCVD                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT6_SETUP_RCVD                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT5_SHIFT                  _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT5_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT5_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT5_RANGE                  5:5
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT5_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT5_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT5_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT5_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT5_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT5_NOT_RCVD                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT5_SETUP_RCVD                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT4_SHIFT                  _MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT4_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT4_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT4_RANGE                  4:4
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT4_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT4_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT4_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT4_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT4_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT4_NOT_RCVD                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT4_SETUP_RCVD                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT3_SHIFT                  _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT3_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT3_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT3_RANGE                  3:3
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT3_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT3_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT3_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT3_NOT_RCVD                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT3_SETUP_RCVD                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT2_SHIFT                  _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT2_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT2_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT2_RANGE                  2:2
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT2_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT2_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT2_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT2_NOT_RCVD                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT2_SETUP_RCVD                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT1_SHIFT                  _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT1_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT1_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT1_RANGE                  1:1
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT1_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT1_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT1_NOT_RCVD                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT1_SETUP_RCVD                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT0_SHIFT                  _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT0_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT0_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT0_RANGE                  0:0
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT0_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT0_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT0_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT0_NOT_RCVD                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT0_SETUP_RCVD                     _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0  
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0                    _MK_ADDR_CONST(0x20c)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_SECURE                     0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_WORD_COUNT                         0x1
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB15_SHIFT                       _MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB15_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB15_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB15_RANGE                       31:31
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB15_WOFFSET                     0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB15_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB15_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB15_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB15_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB15_DONT_PRIME                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB15_PRIME                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB14_SHIFT                       _MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB14_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB14_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB14_RANGE                       30:30
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB14_WOFFSET                     0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB14_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB14_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB14_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB14_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB14_DONT_PRIME                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB14_PRIME                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB13_SHIFT                       _MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB13_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB13_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB13_RANGE                       29:29
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB13_WOFFSET                     0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB13_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB13_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB13_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB13_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB13_DONT_PRIME                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB13_PRIME                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB12_SHIFT                       _MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB12_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB12_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB12_RANGE                       28:28
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB12_WOFFSET                     0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB12_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB12_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB12_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB12_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB12_DONT_PRIME                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB12_PRIME                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB11_SHIFT                       _MK_SHIFT_CONST(27)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB11_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB11_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB11_RANGE                       27:27
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB11_WOFFSET                     0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB11_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB11_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB11_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB11_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB11_DONT_PRIME                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB11_PRIME                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB10_SHIFT                       _MK_SHIFT_CONST(26)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB10_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB10_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB10_RANGE                       26:26
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB10_WOFFSET                     0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB10_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB10_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB10_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB10_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB10_DONT_PRIME                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB10_PRIME                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB9_SHIFT                        _MK_SHIFT_CONST(25)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB9_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB9_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB9_RANGE                        25:25
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB9_WOFFSET                      0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB9_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB9_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB9_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB9_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB9_DONT_PRIME                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB9_PRIME                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB8_SHIFT                        _MK_SHIFT_CONST(24)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB8_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB8_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB8_RANGE                        24:24
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB8_WOFFSET                      0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB8_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB8_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB8_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB8_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB8_DONT_PRIME                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB8_PRIME                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB7_SHIFT                        _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB7_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB7_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB7_RANGE                        23:23
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB7_WOFFSET                      0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB7_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB7_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB7_DONT_PRIME                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB7_PRIME                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB6_SHIFT                        _MK_SHIFT_CONST(22)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB6_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB6_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB6_RANGE                        22:22
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB6_WOFFSET                      0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB6_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB6_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB6_DONT_PRIME                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB6_PRIME                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB5_SHIFT                        _MK_SHIFT_CONST(21)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB5_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB5_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB5_RANGE                        21:21
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB5_WOFFSET                      0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB5_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB5_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB5_DONT_PRIME                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB5_PRIME                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB4_SHIFT                        _MK_SHIFT_CONST(20)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB4_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB4_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB4_RANGE                        20:20
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB4_WOFFSET                      0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB4_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB4_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB4_DONT_PRIME                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB4_PRIME                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB3_SHIFT                        _MK_SHIFT_CONST(19)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB3_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB3_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB3_RANGE                        19:19
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB3_WOFFSET                      0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB3_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB3_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB3_DONT_PRIME                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB3_PRIME                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB2_SHIFT                        _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB2_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB2_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB2_RANGE                        18:18
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB2_WOFFSET                      0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB2_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB2_DONT_PRIME                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB2_PRIME                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB1_SHIFT                        _MK_SHIFT_CONST(17)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB1_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB1_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB1_RANGE                        17:17
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB1_WOFFSET                      0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB1_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB1_DONT_PRIME                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB1_PRIME                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB0_SHIFT                        _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB0_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB0_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB0_RANGE                        16:16
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB0_WOFFSET                      0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB0_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB0_DONT_PRIME                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PETB0_PRIME                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB15_SHIFT                       _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB15_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB15_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB15_RANGE                       15:15
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB15_WOFFSET                     0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB15_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB15_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB15_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB15_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB15_DONT_PRIME                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB15_PRIME                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB14_SHIFT                       _MK_SHIFT_CONST(14)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB14_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB14_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB14_RANGE                       14:14
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB14_WOFFSET                     0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB14_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB14_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB14_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB14_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB14_DONT_PRIME                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB14_PRIME                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB13_SHIFT                       _MK_SHIFT_CONST(13)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB13_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB13_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB13_RANGE                       13:13
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB13_WOFFSET                     0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB13_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB13_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB13_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB13_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB13_DONT_PRIME                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB13_PRIME                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB12_SHIFT                       _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB12_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB12_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB12_RANGE                       12:12
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB12_WOFFSET                     0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB12_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB12_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB12_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB12_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB12_DONT_PRIME                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB12_PRIME                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB11_SHIFT                       _MK_SHIFT_CONST(11)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB11_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB11_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB11_RANGE                       11:11
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB11_WOFFSET                     0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB11_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB11_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB11_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB11_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB11_DONT_PRIME                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB11_PRIME                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB10_SHIFT                       _MK_SHIFT_CONST(10)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB10_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB10_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB10_RANGE                       10:10
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB10_WOFFSET                     0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB10_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB10_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB10_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB10_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB10_DONT_PRIME                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB10_PRIME                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB9_SHIFT                        _MK_SHIFT_CONST(9)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB9_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB9_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB9_RANGE                        9:9
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB9_WOFFSET                      0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB9_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB9_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB9_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB9_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB9_DONT_PRIME                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB9_PRIME                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB8_SHIFT                        _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB8_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB8_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB8_RANGE                        8:8
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB8_WOFFSET                      0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB8_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB8_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB8_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB8_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB8_DONT_PRIME                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB8_PRIME                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB7_SHIFT                        _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB7_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB7_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB7_RANGE                        7:7
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB7_WOFFSET                      0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB7_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB7_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB7_DONT_PRIME                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB7_PRIME                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB6_SHIFT                        _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB6_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB6_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB6_RANGE                        6:6
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB6_WOFFSET                      0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB6_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB6_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB6_DONT_PRIME                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB6_PRIME                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB5_SHIFT                        _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB5_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB5_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB5_RANGE                        5:5
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB5_WOFFSET                      0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB5_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB5_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB5_DONT_PRIME                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB5_PRIME                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB4_SHIFT                        _MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB4_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB4_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB4_RANGE                        4:4
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB4_WOFFSET                      0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB4_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB4_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB4_DONT_PRIME                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB4_PRIME                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB3_SHIFT                        _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB3_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB3_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB3_RANGE                        3:3
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB3_WOFFSET                      0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB3_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB3_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB3_DONT_PRIME                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB3_PRIME                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB2_SHIFT                        _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB2_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB2_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB2_RANGE                        2:2
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB2_WOFFSET                      0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB2_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB2_DONT_PRIME                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB2_PRIME                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB1_SHIFT                        _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB1_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB1_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB1_RANGE                        1:1
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB1_WOFFSET                      0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB1_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB1_DONT_PRIME                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB1_PRIME                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB0_SHIFT                        _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB0_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB0_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB0_RANGE                        0:0
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB0_WOFFSET                      0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB0_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB0_DONT_PRIME                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0_PERB0_PRIME                        _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0  
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0                    _MK_ADDR_CONST(0x210)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_SECURE                     0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_WORD_COUNT                         0x1
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB15_SHIFT                       _MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB15_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB15_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB15_RANGE                       31:31
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB15_WOFFSET                     0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB15_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB15_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB15_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB15_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB15_DONT_FLUSH                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB15_FLUSH                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB14_SHIFT                       _MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB14_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB14_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB14_RANGE                       30:30
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB14_WOFFSET                     0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB14_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB14_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB14_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB14_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB14_DONT_FLUSH                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB14_FLUSH                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB13_SHIFT                       _MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB13_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB13_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB13_RANGE                       29:29
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB13_WOFFSET                     0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB13_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB13_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB13_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB13_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB13_DONT_FLUSH                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB13_FLUSH                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB12_SHIFT                       _MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB12_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB12_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB12_RANGE                       28:28
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB12_WOFFSET                     0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB12_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB12_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB12_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB12_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB12_DONT_FLUSH                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB12_FLUSH                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB11_SHIFT                       _MK_SHIFT_CONST(27)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB11_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB11_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB11_RANGE                       27:27
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB11_WOFFSET                     0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB11_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB11_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB11_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB11_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB11_DONT_FLUSH                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB11_FLUSH                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB10_SHIFT                       _MK_SHIFT_CONST(26)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB10_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB10_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB10_RANGE                       26:26
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB10_WOFFSET                     0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB10_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB10_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB10_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB10_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB10_DONT_FLUSH                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB10_FLUSH                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB9_SHIFT                        _MK_SHIFT_CONST(25)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB9_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB9_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB9_RANGE                        25:25
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB9_WOFFSET                      0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB9_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB9_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB9_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB9_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB9_DONT_FLUSH                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB9_FLUSH                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB8_SHIFT                        _MK_SHIFT_CONST(24)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB8_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB8_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB8_RANGE                        24:24
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB8_WOFFSET                      0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB8_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB8_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB8_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB8_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB8_DONT_FLUSH                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB8_FLUSH                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB7_SHIFT                        _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB7_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB7_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB7_RANGE                        23:23
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB7_WOFFSET                      0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB7_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB7_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB7_DONT_FLUSH                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB7_FLUSH                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB6_SHIFT                        _MK_SHIFT_CONST(22)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB6_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB6_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB6_RANGE                        22:22
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB6_WOFFSET                      0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB6_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB6_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB6_DONT_FLUSH                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB6_FLUSH                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB5_SHIFT                        _MK_SHIFT_CONST(21)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB5_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB5_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB5_RANGE                        21:21
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB5_WOFFSET                      0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB5_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB5_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB5_DONT_FLUSH                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB5_FLUSH                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB4_SHIFT                        _MK_SHIFT_CONST(20)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB4_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB4_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB4_RANGE                        20:20
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB4_WOFFSET                      0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB4_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB4_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB4_DONT_FLUSH                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB4_FLUSH                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB3_SHIFT                        _MK_SHIFT_CONST(19)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB3_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB3_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB3_RANGE                        19:19
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB3_WOFFSET                      0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB3_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB3_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB3_DONT_FLUSH                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB3_FLUSH                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB2_SHIFT                        _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB2_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB2_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB2_RANGE                        18:18
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB2_WOFFSET                      0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB2_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB2_DONT_FLUSH                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB2_FLUSH                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB1_SHIFT                        _MK_SHIFT_CONST(17)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB1_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB1_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB1_RANGE                        17:17
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB1_WOFFSET                      0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB1_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB1_DONT_FLUSH                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB1_FLUSH                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB0_SHIFT                        _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB0_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB0_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB0_RANGE                        16:16
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB0_WOFFSET                      0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB0_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB0_DONT_FLUSH                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FETB0_FLUSH                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB15_SHIFT                       _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB15_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB15_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB15_RANGE                       15:15
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB15_WOFFSET                     0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB15_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB15_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB15_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB15_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB15_DONT_FLUSH                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB15_FLUSH                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB14_SHIFT                       _MK_SHIFT_CONST(14)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB14_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB14_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB14_RANGE                       14:14
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB14_WOFFSET                     0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB14_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB14_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB14_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB14_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB14_DONT_FLUSH                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB14_FLUSH                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB13_SHIFT                       _MK_SHIFT_CONST(13)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB13_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB13_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB13_RANGE                       13:13
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB13_WOFFSET                     0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB13_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB13_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB13_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB13_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB13_DONT_FLUSH                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB13_FLUSH                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB12_SHIFT                       _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB12_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB12_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB12_RANGE                       12:12
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB12_WOFFSET                     0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB12_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB12_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB12_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB12_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB12_DONT_FLUSH                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB12_FLUSH                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB11_SHIFT                       _MK_SHIFT_CONST(11)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB11_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB11_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB11_RANGE                       11:11
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB11_WOFFSET                     0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB11_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB11_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB11_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB11_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB11_DONT_FLUSH                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB11_FLUSH                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB10_SHIFT                       _MK_SHIFT_CONST(10)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB10_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB10_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB10_RANGE                       10:10
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB10_WOFFSET                     0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB10_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB10_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB10_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB10_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB10_DONT_FLUSH                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB10_FLUSH                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB9_SHIFT                        _MK_SHIFT_CONST(9)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB9_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB9_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB9_RANGE                        9:9
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB9_WOFFSET                      0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB9_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB9_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB9_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB9_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB9_DONT_FLUSH                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB9_FLUSH                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB8_SHIFT                        _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB8_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB8_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB8_RANGE                        8:8
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB8_WOFFSET                      0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB8_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB8_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB8_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB8_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB8_DONT_FLUSH                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB8_FLUSH                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB7_SHIFT                        _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB7_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB7_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB7_RANGE                        7:7
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB7_WOFFSET                      0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB7_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB7_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB7_DONT_FLUSH                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB7_FLUSH                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB6_SHIFT                        _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB6_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB6_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB6_RANGE                        6:6
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB6_WOFFSET                      0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB6_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB6_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB6_DONT_FLUSH                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB6_FLUSH                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB5_SHIFT                        _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB5_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB5_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB5_RANGE                        5:5
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB5_WOFFSET                      0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB5_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB5_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB5_DONT_FLUSH                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB5_FLUSH                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB4_SHIFT                        _MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB4_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB4_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB4_RANGE                        4:4
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB4_WOFFSET                      0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB4_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB4_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB4_DONT_FLUSH                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB4_FLUSH                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB3_SHIFT                        _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB3_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB3_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB3_RANGE                        3:3
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB3_WOFFSET                      0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB3_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB3_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB3_DONT_FLUSH                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB3_FLUSH                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB2_SHIFT                        _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB2_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB2_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB2_RANGE                        2:2
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB2_WOFFSET                      0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB2_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB2_DONT_FLUSH                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB2_FLUSH                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB1_SHIFT                        _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB1_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB1_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB1_RANGE                        1:1
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB1_WOFFSET                      0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB1_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB1_DONT_FLUSH                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB1_FLUSH                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB0_SHIFT                        _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB0_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB0_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB0_RANGE                        0:0
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB0_WOFFSET                      0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB0_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB0_DONT_FLUSH                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0_FERB0_FLUSH                        _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0  
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0                   _MK_ADDR_CONST(0x214)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_SECURE                    0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_WORD_COUNT                        0x1
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR15_SHIFT                      _MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR15_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR15_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR15_RANGE                      31:31
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR15_WOFFSET                    0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR15_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR15_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR15_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR15_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR15_NOT_READY                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR15_READY                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR14_SHIFT                      _MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR14_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR14_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR14_RANGE                      30:30
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR14_WOFFSET                    0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR14_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR14_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR14_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR14_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR14_NOT_READY                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR14_READY                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR13_SHIFT                      _MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR13_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR13_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR13_RANGE                      29:29
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR13_WOFFSET                    0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR13_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR13_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR13_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR13_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR13_NOT_READY                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR13_READY                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR12_SHIFT                      _MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR12_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR12_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR12_RANGE                      28:28
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR12_WOFFSET                    0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR12_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR12_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR12_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR12_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR12_NOT_READY                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR12_READY                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR11_SHIFT                      _MK_SHIFT_CONST(27)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR11_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR11_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR11_RANGE                      27:27
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR11_WOFFSET                    0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR11_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR11_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR11_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR11_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR11_NOT_READY                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR11_READY                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR10_SHIFT                      _MK_SHIFT_CONST(26)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR10_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR10_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR10_RANGE                      26:26
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR10_WOFFSET                    0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR10_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR10_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR10_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR10_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR10_NOT_READY                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR10_READY                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR9_SHIFT                       _MK_SHIFT_CONST(25)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR9_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR9_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR9_RANGE                       25:25
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR9_WOFFSET                     0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR9_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR9_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR9_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR9_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR9_NOT_READY                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR9_READY                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR8_SHIFT                       _MK_SHIFT_CONST(24)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR8_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR8_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR8_RANGE                       24:24
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR8_WOFFSET                     0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR8_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR8_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR8_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR8_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR8_NOT_READY                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR8_READY                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR7_SHIFT                       _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR7_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR7_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR7_RANGE                       23:23
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR7_WOFFSET                     0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR7_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR7_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR7_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR7_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR7_NOT_READY                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR7_READY                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR6_SHIFT                       _MK_SHIFT_CONST(22)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR6_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR6_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR6_RANGE                       22:22
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR6_WOFFSET                     0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR6_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR6_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR6_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR6_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR6_NOT_READY                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR6_READY                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR5_SHIFT                       _MK_SHIFT_CONST(21)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR5_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR5_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR5_RANGE                       21:21
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR5_WOFFSET                     0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR5_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR5_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR5_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR5_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR5_NOT_READY                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR5_READY                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR4_SHIFT                       _MK_SHIFT_CONST(20)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR4_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR4_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR4_RANGE                       20:20
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR4_WOFFSET                     0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR4_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR4_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR4_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR4_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR4_NOT_READY                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR4_READY                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR3_SHIFT                       _MK_SHIFT_CONST(19)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR3_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR3_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR3_RANGE                       19:19
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR3_WOFFSET                     0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR3_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR3_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR3_NOT_READY                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR3_READY                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR2_SHIFT                       _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR2_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR2_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR2_RANGE                       18:18
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR2_WOFFSET                     0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR2_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR2_NOT_READY                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR2_READY                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR1_SHIFT                       _MK_SHIFT_CONST(17)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR1_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR1_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR1_RANGE                       17:17
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR1_WOFFSET                     0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR1_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR1_NOT_READY                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR1_READY                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR0_SHIFT                       _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR0_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR0_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR0_RANGE                       16:16
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR0_WOFFSET                     0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR0_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR0_NOT_READY                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ETBR0_READY                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR15_SHIFT                      _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR15_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR15_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR15_RANGE                      15:15
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR15_WOFFSET                    0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR15_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR15_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR15_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR15_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR15_NOT_READY                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR15_READY                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR14_SHIFT                      _MK_SHIFT_CONST(14)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR14_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR14_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR14_RANGE                      14:14
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR14_WOFFSET                    0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR14_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR14_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR14_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR14_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR14_NOT_READY                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR14_READY                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR13_SHIFT                      _MK_SHIFT_CONST(13)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR13_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR13_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR13_RANGE                      13:13
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR13_WOFFSET                    0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR13_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR13_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR13_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR13_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR13_NOT_READY                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR13_READY                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR12_SHIFT                      _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR12_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR12_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR12_RANGE                      12:12
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR12_WOFFSET                    0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR12_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR12_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR12_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR12_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR12_NOT_READY                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR12_READY                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR11_SHIFT                      _MK_SHIFT_CONST(11)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR11_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR11_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR11_RANGE                      11:11
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR11_WOFFSET                    0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR11_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR11_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR11_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR11_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR11_NOT_READY                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR11_READY                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR10_SHIFT                      _MK_SHIFT_CONST(10)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR10_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR10_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR10_RANGE                      10:10
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR10_WOFFSET                    0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR10_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR10_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR10_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR10_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR10_NOT_READY                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR10_READY                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR9_SHIFT                       _MK_SHIFT_CONST(9)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR9_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR9_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR9_RANGE                       9:9
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR9_WOFFSET                     0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR9_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR9_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR9_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR9_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR9_NOT_READY                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR9_READY                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR8_SHIFT                       _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR8_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR8_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR8_RANGE                       8:8
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR8_WOFFSET                     0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR8_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR8_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR8_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR8_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR8_NOT_READY                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR8_READY                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR7_SHIFT                       _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR7_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR7_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR7_RANGE                       7:7
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR7_WOFFSET                     0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR7_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR7_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR7_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR7_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR7_NOT_READY                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR7_READY                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR6_SHIFT                       _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR6_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR6_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR6_RANGE                       6:6
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR6_WOFFSET                     0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR6_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR6_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR6_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR6_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR6_NOT_READY                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR6_READY                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR5_SHIFT                       _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR5_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR5_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR5_RANGE                       5:5
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR5_WOFFSET                     0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR5_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR5_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR5_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR5_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR5_NOT_READY                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR5_READY                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR4_SHIFT                       _MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR4_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR4_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR4_RANGE                       4:4
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR4_WOFFSET                     0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR4_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR4_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR4_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR4_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR4_NOT_READY                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR4_READY                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR3_SHIFT                       _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR3_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR3_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR3_RANGE                       3:3
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR3_WOFFSET                     0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR3_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR3_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR3_NOT_READY                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR3_READY                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR2_SHIFT                       _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR2_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR2_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR2_RANGE                       2:2
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR2_WOFFSET                     0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR2_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR2_NOT_READY                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR2_READY                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR1_SHIFT                       _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR1_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR1_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR1_RANGE                       1:1
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR1_WOFFSET                     0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR1_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR1_NOT_READY                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR1_READY                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR0_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR0_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR0_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR0_RANGE                       0:0
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR0_WOFFSET                     0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR0_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR0_NOT_READY                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0_ERBR0_READY                       _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0  
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0                 _MK_ADDR_CONST(0x218)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_SECURE                  0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_WORD_COUNT                      0x1
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE15_SHIFT                    _MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE15_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE15_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE15_RANGE                    31:31
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE15_WOFFSET                  0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE15_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE15_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE15_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE15_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE15_NOT_COMPLETE                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE15_COMPLETE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE14_SHIFT                    _MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE14_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE14_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE14_RANGE                    30:30
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE14_WOFFSET                  0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE14_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE14_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE14_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE14_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE14_NOT_COMPLETE                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE14_COMPLETE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE13_SHIFT                    _MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE13_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE13_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE13_RANGE                    29:29
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE13_WOFFSET                  0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE13_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE13_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE13_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE13_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE13_NOT_COMPLETE                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE13_COMPLETE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE12_SHIFT                    _MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE12_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE12_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE12_RANGE                    28:28
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE12_WOFFSET                  0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE12_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE12_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE12_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE12_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE12_NOT_COMPLETE                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE12_COMPLETE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE11_SHIFT                    _MK_SHIFT_CONST(27)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE11_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE11_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE11_RANGE                    27:27
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE11_WOFFSET                  0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE11_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE11_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE11_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE11_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE11_NOT_COMPLETE                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE11_COMPLETE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE10_SHIFT                    _MK_SHIFT_CONST(26)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE10_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE10_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE10_RANGE                    26:26
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE10_WOFFSET                  0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE10_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE10_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE10_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE10_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE10_NOT_COMPLETE                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE10_COMPLETE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE9_SHIFT                     _MK_SHIFT_CONST(25)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE9_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE9_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE9_RANGE                     25:25
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE9_WOFFSET                   0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE9_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE9_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE9_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE9_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE9_NOT_COMPLETE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE9_COMPLETE                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE8_SHIFT                     _MK_SHIFT_CONST(24)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE8_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE8_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE8_RANGE                     24:24
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE8_WOFFSET                   0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE8_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE8_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE8_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE8_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE8_NOT_COMPLETE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE8_COMPLETE                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE7_SHIFT                     _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE7_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE7_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE7_RANGE                     23:23
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE7_WOFFSET                   0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE7_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE7_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE7_NOT_COMPLETE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE7_COMPLETE                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE6_SHIFT                     _MK_SHIFT_CONST(22)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE6_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE6_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE6_RANGE                     22:22
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE6_WOFFSET                   0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE6_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE6_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE6_NOT_COMPLETE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE6_COMPLETE                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE5_SHIFT                     _MK_SHIFT_CONST(21)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE5_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE5_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE5_RANGE                     21:21
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE5_WOFFSET                   0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE5_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE5_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE5_NOT_COMPLETE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE5_COMPLETE                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE4_SHIFT                     _MK_SHIFT_CONST(20)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE4_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE4_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE4_RANGE                     20:20
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE4_WOFFSET                   0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE4_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE4_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE4_NOT_COMPLETE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE4_COMPLETE                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE3_SHIFT                     _MK_SHIFT_CONST(19)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE3_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE3_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE3_RANGE                     19:19
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE3_WOFFSET                   0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE3_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE3_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE3_NOT_COMPLETE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE3_COMPLETE                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE2_SHIFT                     _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE2_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE2_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE2_RANGE                     18:18
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE2_WOFFSET                   0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE2_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE2_NOT_COMPLETE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE2_COMPLETE                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE1_SHIFT                     _MK_SHIFT_CONST(17)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE1_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE1_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE1_RANGE                     17:17
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE1_WOFFSET                   0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE1_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE1_NOT_COMPLETE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE1_COMPLETE                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE0_SHIFT                     _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE0_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE0_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE0_RANGE                     16:16
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE0_WOFFSET                   0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE0_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE0_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE0_NOT_COMPLETE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ETCE0_COMPLETE                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE15_SHIFT                    _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE15_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE15_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE15_RANGE                    15:15
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE15_WOFFSET                  0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE15_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE15_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE15_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE15_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE15_NOT_COMPLETE                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE15_COMPLETE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE14_SHIFT                    _MK_SHIFT_CONST(14)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE14_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE14_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE14_RANGE                    14:14
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE14_WOFFSET                  0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE14_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE14_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE14_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE14_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE14_NOT_COMPLETE                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE14_COMPLETE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE13_SHIFT                    _MK_SHIFT_CONST(13)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE13_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE13_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE13_RANGE                    13:13
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE13_WOFFSET                  0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE13_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE13_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE13_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE13_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE13_NOT_COMPLETE                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE13_COMPLETE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE12_SHIFT                    _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE12_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE12_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE12_RANGE                    12:12
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE12_WOFFSET                  0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE12_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE12_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE12_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE12_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE12_NOT_COMPLETE                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE12_COMPLETE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE11_SHIFT                    _MK_SHIFT_CONST(11)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE11_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE11_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE11_RANGE                    11:11
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE11_WOFFSET                  0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE11_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE11_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE11_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE11_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE11_NOT_COMPLETE                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE11_COMPLETE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE10_SHIFT                    _MK_SHIFT_CONST(10)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE10_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE10_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE10_RANGE                    10:10
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE10_WOFFSET                  0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE10_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE10_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE10_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE10_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE10_NOT_COMPLETE                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE10_COMPLETE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE9_SHIFT                     _MK_SHIFT_CONST(9)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE9_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE9_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE9_RANGE                     9:9
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE9_WOFFSET                   0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE9_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE9_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE9_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE9_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE9_NOT_COMPLETE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE9_COMPLETE                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE8_SHIFT                     _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE8_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE8_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE8_RANGE                     8:8
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE8_WOFFSET                   0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE8_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE8_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE8_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE8_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE8_NOT_COMPLETE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE8_COMPLETE                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE7_SHIFT                     _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE7_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE7_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE7_RANGE                     7:7
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE7_WOFFSET                   0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE7_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE7_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE7_NOT_COMPLETE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE7_COMPLETE                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE6_SHIFT                     _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE6_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE6_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE6_RANGE                     6:6
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE6_WOFFSET                   0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE6_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE6_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE6_NOT_COMPLETE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE6_COMPLETE                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE5_SHIFT                     _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE5_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE5_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE5_RANGE                     5:5
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE5_WOFFSET                   0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE5_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE5_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE5_NOT_COMPLETE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE5_COMPLETE                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE4_SHIFT                     _MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE4_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE4_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE4_RANGE                     4:4
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE4_WOFFSET                   0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE4_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE4_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE4_NOT_COMPLETE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE4_COMPLETE                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE3_SHIFT                     _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE3_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE3_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE3_RANGE                     3:3
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE3_WOFFSET                   0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE3_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE3_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE3_NOT_COMPLETE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE3_COMPLETE                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE2_SHIFT                     _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE2_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE2_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE2_RANGE                     2:2
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE2_WOFFSET                   0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE2_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE2_NOT_COMPLETE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE2_COMPLETE                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE1_SHIFT                     _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE1_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE1_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE1_RANGE                     1:1
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE1_WOFFSET                   0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE1_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE1_NOT_COMPLETE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE1_COMPLETE                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE0_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE0_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE0_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE0_RANGE                     0:0
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE0_WOFFSET                   0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE0_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE0_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE0_NOT_COMPLETE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0_ERCE0_COMPLETE                  _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0  
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0                    _MK_ADDR_CONST(0x21c)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_SECURE                     0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_WORD_COUNT                         0x1
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_RESET_VAL                  _MK_MASK_CONST(0x800080)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_RESET_MASK                         _MK_MASK_CONST(0x8d008d)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_READ_MASK                  _MK_MASK_CONST(0x8d008d)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_TXE_SHIFT                  _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_TXE_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_TXE_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_TXE_RANGE                  23:23
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_TXE_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_TXE_DEFAULT                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_TXE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_TXE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_TXE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_TXE_DISABLE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_TXE_ENABLE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_TXT_SHIFT                  _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_TXT_FIELD                  _MK_FIELD_CONST(0x3, USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_TXT_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_TXT_RANGE                  19:18
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_TXT_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_TXT_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_TXT_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_TXT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_TXT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_TXT_CTRL                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_TXT_ISO                    _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_TXT_BULK                   _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_TXT_INTR                   _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_TXS_SHIFT                  _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_TXS_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_TXS_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_TXS_RANGE                  16:16
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_TXS_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_TXS_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_TXS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_TXS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_TXS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_TXS_EP_OK                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_TXS_EP_STALL                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_RXE_SHIFT                  _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_RXE_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_RXE_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_RXE_RANGE                  7:7
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_RXE_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_RXE_DEFAULT                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_RXE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_RXE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_RXE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_RXE_DISABLE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_RXE_ENABLE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_RXT_SHIFT                  _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_RXT_FIELD                  _MK_FIELD_CONST(0x3, USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_RXT_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_RXT_RANGE                  3:2
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_RXT_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_RXT_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_RXT_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_RXT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_RXT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_RXT_CTRL                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_RXT_ISO                    _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_RXT_BULK                   _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_RXT_INTR                   _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_RXS_SHIFT                  _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_RXS_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_RXS_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_RXS_RANGE                  0:0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_RXS_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_RXS_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_RXS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_RXS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_RXS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_RXS_EP_OK                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0_RXS_EP_STALL                       _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0  
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0                    _MK_ADDR_CONST(0x220)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_SECURE                     0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_WORD_COUNT                         0x1
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_RESET_MASK                         _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_READ_MASK                  _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_WRITE_MASK                         _MK_MASK_CONST(0xed00ed)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_TXE_SHIFT                  _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_TXE_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_TXE_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_TXE_RANGE                  23:23
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_TXE_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_TXE_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_TXE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_TXE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_TXE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_TXE_DISABLE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_TXE_ENABLE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_TXR_SHIFT                  _MK_SHIFT_CONST(22)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_TXR_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_TXR_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_TXR_RANGE                  22:22
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_TXR_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_TXR_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_TXR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_TXR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_TXR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_TXR_KEEP_GOING                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_TXR_RESET_PID_SEQ                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_TXI_SHIFT                  _MK_SHIFT_CONST(21)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_TXI_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_TXI_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_TXI_RANGE                  21:21
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_TXI_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_TXI_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_TXI_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_TXI_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_TXI_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_TXI_DIS_PID_SEQ                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_TXI_ENB_PID_SEQ                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_TXT_SHIFT                  _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_TXT_FIELD                  _MK_FIELD_CONST(0x3, USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_TXT_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_TXT_RANGE                  19:18
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_TXT_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_TXT_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_TXT_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_TXT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_TXT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_TXT_CTRL                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_TXT_ISO                    _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_TXT_BULK                   _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_TXT_INTR                   _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_TXD_SHIFT                  _MK_SHIFT_CONST(17)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_TXD_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_TXD_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_TXD_RANGE                  17:17
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_TXD_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_TXD_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_TXD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_TXD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_TXD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_TXS_SHIFT                  _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_TXS_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_TXS_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_TXS_RANGE                  16:16
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_TXS_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_TXS_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_TXS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_TXS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_TXS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_TXS_EP_OK                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_TXS_EP_STALL                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_RXE_SHIFT                  _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_RXE_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_RXE_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_RXE_RANGE                  7:7
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_RXE_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_RXE_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_RXE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_RXE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_RXE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_RXE_DISABLE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_RXE_ENABLE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_RXR_SHIFT                  _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_RXR_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_RXR_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_RXR_RANGE                  6:6
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_RXR_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_RXR_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_RXR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_RXR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_RXR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_RXR_KEEP_GOING                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_RXR_RESET_PID_SEQ                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_RXI_SHIFT                  _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_RXI_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_RXI_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_RXI_RANGE                  5:5
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_RXI_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_RXI_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_RXI_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_RXI_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_RXI_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_RXI_DIS_PID_SEQ                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_RXI_ENB_PID_SEQ                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_RXT_SHIFT                  _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_RXT_FIELD                  _MK_FIELD_CONST(0x3, USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_RXT_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_RXT_RANGE                  3:2
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_RXT_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_RXT_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_RXT_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_RXT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_RXT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_RXT_CTRL                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_RXT_ISO                    _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_RXT_BULK                   _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_RXT_INTR                   _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_RXD_SHIFT                  _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_RXD_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_RXD_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_RXD_RANGE                  1:1
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_RXD_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_RXD_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_RXD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_RXD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_RXD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_RXS_SHIFT                  _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_RXS_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_RXS_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_RXS_RANGE                  0:0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_RXS_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_RXS_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_RXS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_RXS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_RXS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_RXS_EP_OK                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0_RXS_EP_STALL                       _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0  
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0                    _MK_ADDR_CONST(0x224)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_SECURE                     0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_WORD_COUNT                         0x1
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_RESET_MASK                         _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_READ_MASK                  _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_WRITE_MASK                         _MK_MASK_CONST(0xed00ed)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_TXE_SHIFT                  _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_TXE_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_TXE_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_TXE_RANGE                  23:23
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_TXE_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_TXE_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_TXE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_TXE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_TXE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_TXE_DISABLE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_TXE_ENABLE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_TXR_SHIFT                  _MK_SHIFT_CONST(22)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_TXR_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_TXR_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_TXR_RANGE                  22:22
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_TXR_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_TXR_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_TXR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_TXR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_TXR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_TXR_KEEP_GOING                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_TXR_RESET_PID_SEQ                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_TXI_SHIFT                  _MK_SHIFT_CONST(21)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_TXI_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_TXI_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_TXI_RANGE                  21:21
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_TXI_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_TXI_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_TXI_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_TXI_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_TXI_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_TXI_DIS_PID_SEQ                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_TXI_ENB_PID_SEQ                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_TXT_SHIFT                  _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_TXT_FIELD                  _MK_FIELD_CONST(0x3, USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_TXT_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_TXT_RANGE                  19:18
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_TXT_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_TXT_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_TXT_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_TXT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_TXT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_TXT_CTRL                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_TXT_ISO                    _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_TXT_BULK                   _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_TXT_INTR                   _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_TXD_SHIFT                  _MK_SHIFT_CONST(17)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_TXD_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_TXD_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_TXD_RANGE                  17:17
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_TXD_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_TXD_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_TXD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_TXD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_TXD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_TXS_SHIFT                  _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_TXS_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_TXS_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_TXS_RANGE                  16:16
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_TXS_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_TXS_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_TXS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_TXS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_TXS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_TXS_EP_OK                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_TXS_EP_STALL                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_RXE_SHIFT                  _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_RXE_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_RXE_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_RXE_RANGE                  7:7
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_RXE_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_RXE_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_RXE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_RXE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_RXE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_RXE_DISABLE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_RXE_ENABLE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_RXR_SHIFT                  _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_RXR_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_RXR_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_RXR_RANGE                  6:6
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_RXR_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_RXR_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_RXR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_RXR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_RXR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_RXR_KEEP_GOING                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_RXR_RESET_PID_SEQ                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_RXI_SHIFT                  _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_RXI_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_RXI_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_RXI_RANGE                  5:5
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_RXI_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_RXI_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_RXI_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_RXI_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_RXI_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_RXI_DIS_PID_SEQ                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_RXI_ENB_PID_SEQ                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_RXT_SHIFT                  _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_RXT_FIELD                  _MK_FIELD_CONST(0x3, USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_RXT_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_RXT_RANGE                  3:2
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_RXT_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_RXT_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_RXT_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_RXT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_RXT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_RXT_CTRL                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_RXT_ISO                    _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_RXT_BULK                   _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_RXT_INTR                   _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_RXD_SHIFT                  _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_RXD_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_RXD_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_RXD_RANGE                  1:1
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_RXD_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_RXD_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_RXD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_RXD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_RXD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_RXS_SHIFT                  _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_RXS_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_RXS_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_RXS_RANGE                  0:0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_RXS_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_RXS_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_RXS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_RXS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_RXS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_RXS_EP_OK                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0_RXS_EP_STALL                       _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0  
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0                    _MK_ADDR_CONST(0x228)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_SECURE                     0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_WORD_COUNT                         0x1
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_RESET_MASK                         _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_READ_MASK                  _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_WRITE_MASK                         _MK_MASK_CONST(0xed00ed)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_TXE_SHIFT                  _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_TXE_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_TXE_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_TXE_RANGE                  23:23
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_TXE_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_TXE_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_TXE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_TXE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_TXE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_TXE_DISABLE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_TXE_ENABLE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_TXR_SHIFT                  _MK_SHIFT_CONST(22)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_TXR_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_TXR_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_TXR_RANGE                  22:22
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_TXR_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_TXR_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_TXR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_TXR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_TXR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_TXR_KEEP_GOING                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_TXR_RESET_PID_SEQ                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_TXI_SHIFT                  _MK_SHIFT_CONST(21)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_TXI_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_TXI_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_TXI_RANGE                  21:21
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_TXI_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_TXI_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_TXI_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_TXI_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_TXI_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_TXI_DIS_PID_SEQ                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_TXI_ENB_PID_SEQ                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_TXT_SHIFT                  _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_TXT_FIELD                  _MK_FIELD_CONST(0x3, USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_TXT_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_TXT_RANGE                  19:18
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_TXT_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_TXT_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_TXT_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_TXT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_TXT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_TXT_CTRL                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_TXT_ISO                    _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_TXT_BULK                   _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_TXT_INTR                   _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_TXD_SHIFT                  _MK_SHIFT_CONST(17)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_TXD_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_TXD_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_TXD_RANGE                  17:17
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_TXD_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_TXD_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_TXD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_TXD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_TXD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_TXS_SHIFT                  _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_TXS_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_TXS_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_TXS_RANGE                  16:16
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_TXS_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_TXS_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_TXS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_TXS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_TXS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_TXS_EP_OK                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_TXS_EP_STALL                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_RXE_SHIFT                  _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_RXE_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_RXE_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_RXE_RANGE                  7:7
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_RXE_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_RXE_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_RXE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_RXE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_RXE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_RXE_DISABLE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_RXE_ENABLE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_RXR_SHIFT                  _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_RXR_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_RXR_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_RXR_RANGE                  6:6
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_RXR_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_RXR_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_RXR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_RXR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_RXR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_RXR_KEEP_GOING                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_RXR_RESET_PID_SEQ                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_RXI_SHIFT                  _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_RXI_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_RXI_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_RXI_RANGE                  5:5
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_RXI_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_RXI_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_RXI_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_RXI_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_RXI_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_RXI_DIS_PID_SEQ                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_RXI_ENB_PID_SEQ                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_RXT_SHIFT                  _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_RXT_FIELD                  _MK_FIELD_CONST(0x3, USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_RXT_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_RXT_RANGE                  3:2
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_RXT_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_RXT_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_RXT_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_RXT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_RXT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_RXT_CTRL                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_RXT_ISO                    _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_RXT_BULK                   _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_RXT_INTR                   _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_RXD_SHIFT                  _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_RXD_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_RXD_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_RXD_RANGE                  1:1
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_RXD_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_RXD_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_RXD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_RXD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_RXD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_RXS_SHIFT                  _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_RXS_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_RXS_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_RXS_RANGE                  0:0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_RXS_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_RXS_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_RXS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_RXS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_RXS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_RXS_EP_OK                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0_RXS_EP_STALL                       _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0  
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0                    _MK_ADDR_CONST(0x22c)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_SECURE                     0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_WORD_COUNT                         0x1
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_RESET_MASK                         _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_READ_MASK                  _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_WRITE_MASK                         _MK_MASK_CONST(0xed00ed)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_TXE_SHIFT                  _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_TXE_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_TXE_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_TXE_RANGE                  23:23
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_TXE_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_TXE_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_TXE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_TXE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_TXE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_TXE_DISABLE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_TXE_ENABLE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_TXR_SHIFT                  _MK_SHIFT_CONST(22)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_TXR_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_TXR_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_TXR_RANGE                  22:22
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_TXR_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_TXR_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_TXR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_TXR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_TXR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_TXR_KEEP_GOING                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_TXR_RESET_PID_SEQ                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_TXI_SHIFT                  _MK_SHIFT_CONST(21)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_TXI_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_TXI_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_TXI_RANGE                  21:21
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_TXI_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_TXI_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_TXI_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_TXI_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_TXI_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_TXI_DIS_PID_SEQ                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_TXI_ENB_PID_SEQ                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_TXT_SHIFT                  _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_TXT_FIELD                  _MK_FIELD_CONST(0x3, USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_TXT_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_TXT_RANGE                  19:18
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_TXT_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_TXT_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_TXT_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_TXT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_TXT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_TXT_CTRL                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_TXT_ISO                    _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_TXT_BULK                   _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_TXT_INTR                   _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_TXD_SHIFT                  _MK_SHIFT_CONST(17)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_TXD_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_TXD_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_TXD_RANGE                  17:17
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_TXD_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_TXD_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_TXD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_TXD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_TXD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_TXS_SHIFT                  _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_TXS_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_TXS_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_TXS_RANGE                  16:16
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_TXS_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_TXS_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_TXS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_TXS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_TXS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_TXS_EP_OK                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_TXS_EP_STALL                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_RXE_SHIFT                  _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_RXE_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_RXE_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_RXE_RANGE                  7:7
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_RXE_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_RXE_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_RXE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_RXE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_RXE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_RXE_DISABLE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_RXE_ENABLE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_RXR_SHIFT                  _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_RXR_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_RXR_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_RXR_RANGE                  6:6
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_RXR_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_RXR_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_RXR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_RXR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_RXR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_RXR_KEEP_GOING                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_RXR_RESET_PID_SEQ                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_RXI_SHIFT                  _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_RXI_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_RXI_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_RXI_RANGE                  5:5
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_RXI_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_RXI_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_RXI_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_RXI_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_RXI_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_RXI_DIS_PID_SEQ                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_RXI_ENB_PID_SEQ                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_RXT_SHIFT                  _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_RXT_FIELD                  _MK_FIELD_CONST(0x3, USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_RXT_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_RXT_RANGE                  3:2
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_RXT_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_RXT_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_RXT_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_RXT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_RXT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_RXT_CTRL                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_RXT_ISO                    _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_RXT_BULK                   _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_RXT_INTR                   _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_RXD_SHIFT                  _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_RXD_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_RXD_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_RXD_RANGE                  1:1
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_RXD_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_RXD_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_RXD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_RXD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_RXD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_RXS_SHIFT                  _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_RXS_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_RXS_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_RXS_RANGE                  0:0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_RXS_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_RXS_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_RXS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_RXS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_RXS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_RXS_EP_OK                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0_RXS_EP_STALL                       _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0  
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0                    _MK_ADDR_CONST(0x230)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_SECURE                     0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_WORD_COUNT                         0x1
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_RESET_MASK                         _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_READ_MASK                  _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_WRITE_MASK                         _MK_MASK_CONST(0xed00ed)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_TXE_SHIFT                  _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_TXE_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_TXE_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_TXE_RANGE                  23:23
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_TXE_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_TXE_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_TXE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_TXE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_TXE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_TXE_DISABLE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_TXE_ENABLE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_TXR_SHIFT                  _MK_SHIFT_CONST(22)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_TXR_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_TXR_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_TXR_RANGE                  22:22
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_TXR_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_TXR_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_TXR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_TXR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_TXR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_TXR_KEEP_GOING                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_TXR_RESET_PID_SEQ                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_TXI_SHIFT                  _MK_SHIFT_CONST(21)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_TXI_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_TXI_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_TXI_RANGE                  21:21
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_TXI_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_TXI_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_TXI_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_TXI_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_TXI_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_TXI_DIS_PID_SEQ                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_TXI_ENB_PID_SEQ                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_TXT_SHIFT                  _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_TXT_FIELD                  _MK_FIELD_CONST(0x3, USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_TXT_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_TXT_RANGE                  19:18
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_TXT_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_TXT_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_TXT_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_TXT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_TXT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_TXT_CTRL                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_TXT_ISO                    _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_TXT_BULK                   _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_TXT_INTR                   _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_TXD_SHIFT                  _MK_SHIFT_CONST(17)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_TXD_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_TXD_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_TXD_RANGE                  17:17
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_TXD_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_TXD_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_TXD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_TXD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_TXD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_TXS_SHIFT                  _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_TXS_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_TXS_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_TXS_RANGE                  16:16
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_TXS_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_TXS_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_TXS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_TXS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_TXS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_TXS_EP_OK                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_TXS_EP_STALL                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_RXE_SHIFT                  _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_RXE_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_RXE_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_RXE_RANGE                  7:7
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_RXE_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_RXE_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_RXE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_RXE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_RXE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_RXE_DISABLE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_RXE_ENABLE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_RXR_SHIFT                  _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_RXR_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_RXR_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_RXR_RANGE                  6:6
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_RXR_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_RXR_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_RXR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_RXR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_RXR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_RXR_KEEP_GOING                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_RXR_RESET_PID_SEQ                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_RXI_SHIFT                  _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_RXI_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_RXI_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_RXI_RANGE                  5:5
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_RXI_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_RXI_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_RXI_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_RXI_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_RXI_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_RXI_DIS_PID_SEQ                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_RXI_ENB_PID_SEQ                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_RXT_SHIFT                  _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_RXT_FIELD                  _MK_FIELD_CONST(0x3, USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_RXT_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_RXT_RANGE                  3:2
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_RXT_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_RXT_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_RXT_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_RXT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_RXT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_RXT_CTRL                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_RXT_ISO                    _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_RXT_BULK                   _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_RXT_INTR                   _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_RXD_SHIFT                  _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_RXD_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_RXD_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_RXD_RANGE                  1:1
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_RXD_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_RXD_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_RXD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_RXD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_RXD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_RXS_SHIFT                  _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_RXS_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_RXS_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_RXS_RANGE                  0:0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_RXS_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_RXS_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_RXS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_RXS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_RXS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_RXS_EP_OK                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0_RXS_EP_STALL                       _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0  
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0                    _MK_ADDR_CONST(0x234)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_SECURE                     0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_WORD_COUNT                         0x1
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_RESET_MASK                         _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_READ_MASK                  _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_WRITE_MASK                         _MK_MASK_CONST(0xed00ed)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_TXE_SHIFT                  _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_TXE_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_TXE_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_TXE_RANGE                  23:23
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_TXE_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_TXE_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_TXE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_TXE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_TXE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_TXE_DISABLE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_TXE_ENABLE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_TXR_SHIFT                  _MK_SHIFT_CONST(22)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_TXR_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_TXR_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_TXR_RANGE                  22:22
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_TXR_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_TXR_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_TXR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_TXR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_TXR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_TXR_KEEP_GOING                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_TXR_RESET_PID_SEQ                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_TXI_SHIFT                  _MK_SHIFT_CONST(21)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_TXI_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_TXI_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_TXI_RANGE                  21:21
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_TXI_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_TXI_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_TXI_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_TXI_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_TXI_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_TXI_DIS_PID_SEQ                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_TXI_ENB_PID_SEQ                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_TXT_SHIFT                  _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_TXT_FIELD                  _MK_FIELD_CONST(0x3, USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_TXT_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_TXT_RANGE                  19:18
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_TXT_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_TXT_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_TXT_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_TXT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_TXT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_TXT_CTRL                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_TXT_ISO                    _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_TXT_BULK                   _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_TXT_INTR                   _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_TXD_SHIFT                  _MK_SHIFT_CONST(17)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_TXD_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_TXD_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_TXD_RANGE                  17:17
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_TXD_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_TXD_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_TXD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_TXD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_TXD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_TXS_SHIFT                  _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_TXS_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_TXS_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_TXS_RANGE                  16:16
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_TXS_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_TXS_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_TXS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_TXS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_TXS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_TXS_EP_OK                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_TXS_EP_STALL                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_RXE_SHIFT                  _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_RXE_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_RXE_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_RXE_RANGE                  7:7
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_RXE_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_RXE_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_RXE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_RXE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_RXE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_RXE_DISABLE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_RXE_ENABLE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_RXR_SHIFT                  _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_RXR_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_RXR_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_RXR_RANGE                  6:6
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_RXR_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_RXR_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_RXR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_RXR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_RXR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_RXR_KEEP_GOING                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_RXR_RESET_PID_SEQ                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_RXI_SHIFT                  _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_RXI_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_RXI_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_RXI_RANGE                  5:5
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_RXI_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_RXI_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_RXI_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_RXI_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_RXI_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_RXI_DIS_PID_SEQ                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_RXI_ENB_PID_SEQ                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_RXT_SHIFT                  _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_RXT_FIELD                  _MK_FIELD_CONST(0x3, USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_RXT_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_RXT_RANGE                  3:2
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_RXT_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_RXT_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_RXT_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_RXT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_RXT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_RXT_CTRL                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_RXT_ISO                    _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_RXT_BULK                   _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_RXT_INTR                   _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_RXD_SHIFT                  _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_RXD_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_RXD_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_RXD_RANGE                  1:1
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_RXD_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_RXD_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_RXD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_RXD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_RXD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_RXS_SHIFT                  _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_RXS_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_RXS_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_RXS_RANGE                  0:0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_RXS_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_RXS_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_RXS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_RXS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_RXS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_RXS_EP_OK                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0_RXS_EP_STALL                       _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0  
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0                    _MK_ADDR_CONST(0x238)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_SECURE                     0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_WORD_COUNT                         0x1
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_RESET_MASK                         _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_READ_MASK                  _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_WRITE_MASK                         _MK_MASK_CONST(0xed00ed)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_TXE_SHIFT                  _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_TXE_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_TXE_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_TXE_RANGE                  23:23
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_TXE_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_TXE_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_TXE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_TXE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_TXE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_TXE_DISABLE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_TXE_ENABLE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_TXR_SHIFT                  _MK_SHIFT_CONST(22)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_TXR_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_TXR_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_TXR_RANGE                  22:22
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_TXR_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_TXR_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_TXR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_TXR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_TXR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_TXR_KEEP_GOING                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_TXR_RESET_PID_SEQ                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_TXI_SHIFT                  _MK_SHIFT_CONST(21)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_TXI_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_TXI_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_TXI_RANGE                  21:21
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_TXI_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_TXI_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_TXI_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_TXI_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_TXI_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_TXI_DIS_PID_SEQ                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_TXI_ENB_PID_SEQ                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_TXT_SHIFT                  _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_TXT_FIELD                  _MK_FIELD_CONST(0x3, USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_TXT_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_TXT_RANGE                  19:18
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_TXT_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_TXT_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_TXT_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_TXT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_TXT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_TXT_CTRL                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_TXT_ISO                    _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_TXT_BULK                   _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_TXT_INTR                   _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_TXD_SHIFT                  _MK_SHIFT_CONST(17)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_TXD_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_TXD_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_TXD_RANGE                  17:17
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_TXD_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_TXD_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_TXD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_TXD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_TXD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_TXS_SHIFT                  _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_TXS_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_TXS_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_TXS_RANGE                  16:16
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_TXS_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_TXS_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_TXS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_TXS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_TXS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_TXS_EP_OK                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_TXS_EP_STALL                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_RXE_SHIFT                  _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_RXE_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_RXE_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_RXE_RANGE                  7:7
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_RXE_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_RXE_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_RXE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_RXE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_RXE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_RXE_DISABLE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_RXE_ENABLE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_RXR_SHIFT                  _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_RXR_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_RXR_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_RXR_RANGE                  6:6
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_RXR_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_RXR_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_RXR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_RXR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_RXR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_RXR_KEEP_GOING                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_RXR_RESET_PID_SEQ                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_RXI_SHIFT                  _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_RXI_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_RXI_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_RXI_RANGE                  5:5
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_RXI_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_RXI_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_RXI_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_RXI_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_RXI_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_RXI_DIS_PID_SEQ                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_RXI_ENB_PID_SEQ                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_RXT_SHIFT                  _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_RXT_FIELD                  _MK_FIELD_CONST(0x3, USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_RXT_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_RXT_RANGE                  3:2
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_RXT_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_RXT_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_RXT_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_RXT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_RXT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_RXT_CTRL                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_RXT_ISO                    _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_RXT_BULK                   _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_RXT_INTR                   _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_RXD_SHIFT                  _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_RXD_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_RXD_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_RXD_RANGE                  1:1
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_RXD_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_RXD_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_RXD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_RXD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_RXD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_RXS_SHIFT                  _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_RXS_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_RXS_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_RXS_RANGE                  0:0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_RXS_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_RXS_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_RXS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_RXS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_RXS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_RXS_EP_OK                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0_RXS_EP_STALL                       _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0  
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0                    _MK_ADDR_CONST(0x23c)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_SECURE                     0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_WORD_COUNT                         0x1
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_RESET_MASK                         _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_READ_MASK                  _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_WRITE_MASK                         _MK_MASK_CONST(0xed00ed)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_TXE_SHIFT                  _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_TXE_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_TXE_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_TXE_RANGE                  23:23
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_TXE_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_TXE_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_TXE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_TXE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_TXE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_TXE_DISABLE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_TXE_ENABLE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_TXR_SHIFT                  _MK_SHIFT_CONST(22)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_TXR_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_TXR_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_TXR_RANGE                  22:22
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_TXR_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_TXR_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_TXR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_TXR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_TXR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_TXR_KEEP_GOING                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_TXR_RESET_PID_SEQ                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_TXI_SHIFT                  _MK_SHIFT_CONST(21)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_TXI_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_TXI_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_TXI_RANGE                  21:21
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_TXI_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_TXI_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_TXI_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_TXI_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_TXI_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_TXI_DIS_PID_SEQ                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_TXI_ENB_PID_SEQ                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_TXT_SHIFT                  _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_TXT_FIELD                  _MK_FIELD_CONST(0x3, USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_TXT_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_TXT_RANGE                  19:18
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_TXT_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_TXT_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_TXT_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_TXT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_TXT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_TXT_CTRL                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_TXT_ISO                    _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_TXT_BULK                   _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_TXT_INTR                   _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_TXD_SHIFT                  _MK_SHIFT_CONST(17)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_TXD_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_TXD_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_TXD_RANGE                  17:17
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_TXD_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_TXD_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_TXD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_TXD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_TXD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_TXS_SHIFT                  _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_TXS_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_TXS_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_TXS_RANGE                  16:16
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_TXS_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_TXS_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_TXS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_TXS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_TXS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_TXS_EP_OK                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_TXS_EP_STALL                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_RXE_SHIFT                  _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_RXE_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_RXE_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_RXE_RANGE                  7:7
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_RXE_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_RXE_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_RXE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_RXE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_RXE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_RXE_DISABLE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_RXE_ENABLE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_RXR_SHIFT                  _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_RXR_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_RXR_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_RXR_RANGE                  6:6
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_RXR_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_RXR_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_RXR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_RXR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_RXR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_RXR_KEEP_GOING                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_RXR_RESET_PID_SEQ                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_RXI_SHIFT                  _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_RXI_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_RXI_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_RXI_RANGE                  5:5
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_RXI_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_RXI_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_RXI_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_RXI_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_RXI_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_RXI_DIS_PID_SEQ                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_RXI_ENB_PID_SEQ                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_RXT_SHIFT                  _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_RXT_FIELD                  _MK_FIELD_CONST(0x3, USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_RXT_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_RXT_RANGE                  3:2
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_RXT_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_RXT_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_RXT_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_RXT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_RXT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_RXT_CTRL                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_RXT_ISO                    _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_RXT_BULK                   _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_RXT_INTR                   _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_RXD_SHIFT                  _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_RXD_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_RXD_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_RXD_RANGE                  1:1
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_RXD_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_RXD_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_RXD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_RXD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_RXD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_RXS_SHIFT                  _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_RXS_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_RXS_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_RXS_RANGE                  0:0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_RXS_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_RXS_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_RXS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_RXS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_RXS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_RXS_EP_OK                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0_RXS_EP_STALL                       _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0  
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0                    _MK_ADDR_CONST(0x240)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_SECURE                     0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_WORD_COUNT                         0x1
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_RESET_MASK                         _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_READ_MASK                  _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_WRITE_MASK                         _MK_MASK_CONST(0xed00ed)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_TXE_SHIFT                  _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_TXE_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_TXE_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_TXE_RANGE                  23:23
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_TXE_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_TXE_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_TXE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_TXE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_TXE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_TXE_DISABLE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_TXE_ENABLE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_TXR_SHIFT                  _MK_SHIFT_CONST(22)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_TXR_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_TXR_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_TXR_RANGE                  22:22
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_TXR_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_TXR_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_TXR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_TXR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_TXR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_TXR_KEEP_GOING                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_TXR_RESET_PID_SEQ                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_TXI_SHIFT                  _MK_SHIFT_CONST(21)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_TXI_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_TXI_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_TXI_RANGE                  21:21
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_TXI_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_TXI_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_TXI_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_TXI_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_TXI_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_TXI_DIS_PID_SEQ                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_TXI_ENB_PID_SEQ                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_TXT_SHIFT                  _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_TXT_FIELD                  _MK_FIELD_CONST(0x3, USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_TXT_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_TXT_RANGE                  19:18
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_TXT_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_TXT_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_TXT_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_TXT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_TXT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_TXT_CTRL                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_TXT_ISO                    _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_TXT_BULK                   _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_TXT_INTR                   _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_TXD_SHIFT                  _MK_SHIFT_CONST(17)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_TXD_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_TXD_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_TXD_RANGE                  17:17
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_TXD_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_TXD_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_TXD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_TXD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_TXD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_TXS_SHIFT                  _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_TXS_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_TXS_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_TXS_RANGE                  16:16
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_TXS_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_TXS_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_TXS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_TXS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_TXS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_TXS_EP_OK                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_TXS_EP_STALL                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_RXE_SHIFT                  _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_RXE_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_RXE_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_RXE_RANGE                  7:7
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_RXE_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_RXE_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_RXE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_RXE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_RXE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_RXE_DISABLE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_RXE_ENABLE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_RXR_SHIFT                  _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_RXR_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_RXR_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_RXR_RANGE                  6:6
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_RXR_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_RXR_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_RXR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_RXR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_RXR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_RXR_KEEP_GOING                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_RXR_RESET_PID_SEQ                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_RXI_SHIFT                  _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_RXI_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_RXI_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_RXI_RANGE                  5:5
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_RXI_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_RXI_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_RXI_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_RXI_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_RXI_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_RXI_DIS_PID_SEQ                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_RXI_ENB_PID_SEQ                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_RXT_SHIFT                  _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_RXT_FIELD                  _MK_FIELD_CONST(0x3, USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_RXT_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_RXT_RANGE                  3:2
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_RXT_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_RXT_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_RXT_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_RXT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_RXT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_RXT_CTRL                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_RXT_ISO                    _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_RXT_BULK                   _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_RXT_INTR                   _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_RXD_SHIFT                  _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_RXD_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_RXD_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_RXD_RANGE                  1:1
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_RXD_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_RXD_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_RXD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_RXD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_RXD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_RXS_SHIFT                  _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_RXS_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_RXS_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_RXS_RANGE                  0:0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_RXS_WOFFSET                        0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_RXS_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_RXS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_RXS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_RXS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_RXS_EP_OK                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0_RXS_EP_STALL                       _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0  
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0                   _MK_ADDR_CONST(0x244)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_SECURE                    0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_WORD_COUNT                        0x1
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_RESET_MASK                        _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_READ_MASK                         _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_WRITE_MASK                        _MK_MASK_CONST(0xed00ed)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_TXE_SHIFT                 _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_TXE_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_TXE_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_TXE_RANGE                 23:23
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_TXE_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_TXE_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_TXE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_TXE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_TXE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_TXE_DISABLE                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_TXE_ENABLE                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_TXR_SHIFT                 _MK_SHIFT_CONST(22)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_TXR_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_TXR_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_TXR_RANGE                 22:22
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_TXR_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_TXR_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_TXR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_TXR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_TXR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_TXR_KEEP_GOING                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_TXR_RESET_PID_SEQ                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_TXI_SHIFT                 _MK_SHIFT_CONST(21)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_TXI_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_TXI_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_TXI_RANGE                 21:21
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_TXI_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_TXI_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_TXI_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_TXI_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_TXI_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_TXI_DIS_PID_SEQ                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_TXI_ENB_PID_SEQ                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_TXT_SHIFT                 _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_TXT_FIELD                 _MK_FIELD_CONST(0x3, USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_TXT_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_TXT_RANGE                 19:18
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_TXT_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_TXT_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_TXT_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_TXT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_TXT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_TXT_CTRL                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_TXT_ISO                   _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_TXT_BULK                  _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_TXT_INTR                  _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_TXD_SHIFT                 _MK_SHIFT_CONST(17)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_TXD_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_TXD_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_TXD_RANGE                 17:17
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_TXD_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_TXD_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_TXD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_TXD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_TXD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_TXS_SHIFT                 _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_TXS_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_TXS_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_TXS_RANGE                 16:16
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_TXS_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_TXS_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_TXS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_TXS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_TXS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_TXS_EP_OK                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_TXS_EP_STALL                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_RXE_SHIFT                 _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_RXE_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_RXE_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_RXE_RANGE                 7:7
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_RXE_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_RXE_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_RXE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_RXE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_RXE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_RXE_DISABLE                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_RXE_ENABLE                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_RXR_SHIFT                 _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_RXR_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_RXR_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_RXR_RANGE                 6:6
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_RXR_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_RXR_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_RXR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_RXR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_RXR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_RXR_KEEP_GOING                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_RXR_RESET_PID_SEQ                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_RXI_SHIFT                 _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_RXI_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_RXI_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_RXI_RANGE                 5:5
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_RXI_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_RXI_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_RXI_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_RXI_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_RXI_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_RXI_DIS_PID_SEQ                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_RXI_ENB_PID_SEQ                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_RXT_SHIFT                 _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_RXT_FIELD                 _MK_FIELD_CONST(0x3, USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_RXT_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_RXT_RANGE                 3:2
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_RXT_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_RXT_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_RXT_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_RXT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_RXT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_RXT_CTRL                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_RXT_ISO                   _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_RXT_BULK                  _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_RXT_INTR                  _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_RXD_SHIFT                 _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_RXD_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_RXD_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_RXD_RANGE                 1:1
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_RXD_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_RXD_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_RXD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_RXD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_RXD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_RXS_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_RXS_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_RXS_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_RXS_RANGE                 0:0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_RXS_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_RXS_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_RXS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_RXS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_RXS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_RXS_EP_OK                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0_RXS_EP_STALL                      _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0  
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0                   _MK_ADDR_CONST(0x248)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_SECURE                    0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_WORD_COUNT                        0x1
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_RESET_MASK                        _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_READ_MASK                         _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_WRITE_MASK                        _MK_MASK_CONST(0xed00ed)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_TXE_SHIFT                 _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_TXE_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_TXE_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_TXE_RANGE                 23:23
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_TXE_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_TXE_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_TXE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_TXE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_TXE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_TXE_DISABLE                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_TXE_ENABLE                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_TXR_SHIFT                 _MK_SHIFT_CONST(22)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_TXR_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_TXR_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_TXR_RANGE                 22:22
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_TXR_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_TXR_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_TXR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_TXR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_TXR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_TXR_KEEP_GOING                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_TXR_RESET_PID_SEQ                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_TXI_SHIFT                 _MK_SHIFT_CONST(21)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_TXI_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_TXI_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_TXI_RANGE                 21:21
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_TXI_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_TXI_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_TXI_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_TXI_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_TXI_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_TXI_DIS_PID_SEQ                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_TXI_ENB_PID_SEQ                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_TXT_SHIFT                 _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_TXT_FIELD                 _MK_FIELD_CONST(0x3, USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_TXT_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_TXT_RANGE                 19:18
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_TXT_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_TXT_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_TXT_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_TXT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_TXT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_TXT_CTRL                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_TXT_ISO                   _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_TXT_BULK                  _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_TXT_INTR                  _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_TXD_SHIFT                 _MK_SHIFT_CONST(17)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_TXD_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_TXD_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_TXD_RANGE                 17:17
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_TXD_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_TXD_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_TXD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_TXD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_TXD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_TXS_SHIFT                 _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_TXS_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_TXS_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_TXS_RANGE                 16:16
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_TXS_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_TXS_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_TXS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_TXS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_TXS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_TXS_EP_OK                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_TXS_EP_STALL                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_RXE_SHIFT                 _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_RXE_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_RXE_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_RXE_RANGE                 7:7
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_RXE_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_RXE_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_RXE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_RXE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_RXE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_RXE_DISABLE                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_RXE_ENABLE                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_RXR_SHIFT                 _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_RXR_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_RXR_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_RXR_RANGE                 6:6
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_RXR_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_RXR_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_RXR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_RXR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_RXR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_RXR_KEEP_GOING                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_RXR_RESET_PID_SEQ                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_RXI_SHIFT                 _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_RXI_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_RXI_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_RXI_RANGE                 5:5
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_RXI_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_RXI_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_RXI_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_RXI_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_RXI_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_RXI_DIS_PID_SEQ                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_RXI_ENB_PID_SEQ                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_RXT_SHIFT                 _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_RXT_FIELD                 _MK_FIELD_CONST(0x3, USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_RXT_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_RXT_RANGE                 3:2
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_RXT_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_RXT_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_RXT_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_RXT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_RXT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_RXT_CTRL                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_RXT_ISO                   _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_RXT_BULK                  _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_RXT_INTR                  _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_RXD_SHIFT                 _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_RXD_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_RXD_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_RXD_RANGE                 1:1
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_RXD_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_RXD_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_RXD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_RXD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_RXD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_RXS_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_RXS_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_RXS_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_RXS_RANGE                 0:0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_RXS_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_RXS_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_RXS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_RXS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_RXS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_RXS_EP_OK                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0_RXS_EP_STALL                      _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0  
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0                   _MK_ADDR_CONST(0x24c)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_SECURE                    0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_WORD_COUNT                        0x1
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_RESET_MASK                        _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_READ_MASK                         _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_WRITE_MASK                        _MK_MASK_CONST(0xed00ed)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_TXE_SHIFT                 _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_TXE_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_TXE_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_TXE_RANGE                 23:23
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_TXE_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_TXE_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_TXE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_TXE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_TXE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_TXE_DISABLE                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_TXE_ENABLE                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_TXR_SHIFT                 _MK_SHIFT_CONST(22)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_TXR_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_TXR_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_TXR_RANGE                 22:22
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_TXR_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_TXR_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_TXR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_TXR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_TXR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_TXR_KEEP_GOING                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_TXR_RESET_PID_SEQ                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_TXI_SHIFT                 _MK_SHIFT_CONST(21)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_TXI_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_TXI_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_TXI_RANGE                 21:21
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_TXI_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_TXI_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_TXI_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_TXI_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_TXI_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_TXI_DIS_PID_SEQ                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_TXI_ENB_PID_SEQ                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_TXT_SHIFT                 _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_TXT_FIELD                 _MK_FIELD_CONST(0x3, USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_TXT_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_TXT_RANGE                 19:18
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_TXT_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_TXT_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_TXT_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_TXT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_TXT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_TXT_CTRL                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_TXT_ISO                   _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_TXT_BULK                  _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_TXT_INTR                  _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_TXD_SHIFT                 _MK_SHIFT_CONST(17)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_TXD_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_TXD_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_TXD_RANGE                 17:17
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_TXD_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_TXD_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_TXD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_TXD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_TXD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_TXS_SHIFT                 _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_TXS_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_TXS_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_TXS_RANGE                 16:16
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_TXS_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_TXS_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_TXS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_TXS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_TXS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_TXS_EP_OK                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_TXS_EP_STALL                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_RXE_SHIFT                 _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_RXE_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_RXE_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_RXE_RANGE                 7:7
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_RXE_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_RXE_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_RXE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_RXE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_RXE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_RXE_DISABLE                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_RXE_ENABLE                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_RXR_SHIFT                 _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_RXR_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_RXR_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_RXR_RANGE                 6:6
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_RXR_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_RXR_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_RXR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_RXR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_RXR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_RXR_KEEP_GOING                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_RXR_RESET_PID_SEQ                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_RXI_SHIFT                 _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_RXI_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_RXI_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_RXI_RANGE                 5:5
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_RXI_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_RXI_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_RXI_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_RXI_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_RXI_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_RXI_DIS_PID_SEQ                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_RXI_ENB_PID_SEQ                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_RXT_SHIFT                 _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_RXT_FIELD                 _MK_FIELD_CONST(0x3, USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_RXT_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_RXT_RANGE                 3:2
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_RXT_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_RXT_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_RXT_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_RXT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_RXT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_RXT_CTRL                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_RXT_ISO                   _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_RXT_BULK                  _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_RXT_INTR                  _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_RXD_SHIFT                 _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_RXD_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_RXD_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_RXD_RANGE                 1:1
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_RXD_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_RXD_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_RXD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_RXD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_RXD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_RXS_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_RXS_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_RXS_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_RXS_RANGE                 0:0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_RXS_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_RXS_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_RXS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_RXS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_RXS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_RXS_EP_OK                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0_RXS_EP_STALL                      _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0  
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0                   _MK_ADDR_CONST(0x250)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_SECURE                    0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_WORD_COUNT                        0x1
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_RESET_MASK                        _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_READ_MASK                         _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_WRITE_MASK                        _MK_MASK_CONST(0xed00ed)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_TXE_SHIFT                 _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_TXE_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_TXE_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_TXE_RANGE                 23:23
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_TXE_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_TXE_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_TXE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_TXE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_TXE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_TXE_DISABLE                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_TXE_ENABLE                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_TXR_SHIFT                 _MK_SHIFT_CONST(22)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_TXR_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_TXR_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_TXR_RANGE                 22:22
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_TXR_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_TXR_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_TXR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_TXR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_TXR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_TXR_KEEP_GOING                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_TXR_RESET_PID_SEQ                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_TXI_SHIFT                 _MK_SHIFT_CONST(21)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_TXI_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_TXI_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_TXI_RANGE                 21:21
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_TXI_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_TXI_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_TXI_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_TXI_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_TXI_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_TXI_DIS_PID_SEQ                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_TXI_ENB_PID_SEQ                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_TXT_SHIFT                 _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_TXT_FIELD                 _MK_FIELD_CONST(0x3, USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_TXT_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_TXT_RANGE                 19:18
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_TXT_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_TXT_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_TXT_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_TXT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_TXT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_TXT_CTRL                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_TXT_ISO                   _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_TXT_BULK                  _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_TXT_INTR                  _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_TXD_SHIFT                 _MK_SHIFT_CONST(17)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_TXD_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_TXD_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_TXD_RANGE                 17:17
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_TXD_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_TXD_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_TXD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_TXD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_TXD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_TXS_SHIFT                 _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_TXS_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_TXS_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_TXS_RANGE                 16:16
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_TXS_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_TXS_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_TXS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_TXS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_TXS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_TXS_EP_OK                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_TXS_EP_STALL                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_RXE_SHIFT                 _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_RXE_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_RXE_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_RXE_RANGE                 7:7
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_RXE_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_RXE_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_RXE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_RXE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_RXE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_RXE_DISABLE                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_RXE_ENABLE                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_RXR_SHIFT                 _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_RXR_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_RXR_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_RXR_RANGE                 6:6
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_RXR_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_RXR_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_RXR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_RXR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_RXR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_RXR_KEEP_GOING                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_RXR_RESET_PID_SEQ                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_RXI_SHIFT                 _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_RXI_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_RXI_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_RXI_RANGE                 5:5
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_RXI_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_RXI_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_RXI_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_RXI_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_RXI_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_RXI_DIS_PID_SEQ                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_RXI_ENB_PID_SEQ                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_RXT_SHIFT                 _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_RXT_FIELD                 _MK_FIELD_CONST(0x3, USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_RXT_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_RXT_RANGE                 3:2
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_RXT_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_RXT_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_RXT_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_RXT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_RXT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_RXT_CTRL                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_RXT_ISO                   _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_RXT_BULK                  _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_RXT_INTR                  _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_RXD_SHIFT                 _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_RXD_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_RXD_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_RXD_RANGE                 1:1
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_RXD_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_RXD_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_RXD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_RXD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_RXD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_RXS_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_RXS_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_RXS_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_RXS_RANGE                 0:0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_RXS_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_RXS_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_RXS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_RXS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_RXS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_RXS_EP_OK                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0_RXS_EP_STALL                      _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0  
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0                   _MK_ADDR_CONST(0x254)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_SECURE                    0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_WORD_COUNT                        0x1
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_RESET_MASK                        _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_READ_MASK                         _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_WRITE_MASK                        _MK_MASK_CONST(0xed00ed)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_TXE_SHIFT                 _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_TXE_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_TXE_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_TXE_RANGE                 23:23
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_TXE_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_TXE_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_TXE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_TXE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_TXE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_TXE_DISABLE                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_TXE_ENABLE                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_TXR_SHIFT                 _MK_SHIFT_CONST(22)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_TXR_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_TXR_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_TXR_RANGE                 22:22
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_TXR_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_TXR_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_TXR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_TXR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_TXR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_TXR_KEEP_GOING                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_TXR_RESET_PID_SEQ                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_TXI_SHIFT                 _MK_SHIFT_CONST(21)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_TXI_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_TXI_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_TXI_RANGE                 21:21
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_TXI_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_TXI_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_TXI_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_TXI_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_TXI_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_TXI_DIS_PID_SEQ                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_TXI_ENB_PID_SEQ                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_TXT_SHIFT                 _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_TXT_FIELD                 _MK_FIELD_CONST(0x3, USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_TXT_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_TXT_RANGE                 19:18
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_TXT_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_TXT_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_TXT_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_TXT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_TXT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_TXT_CTRL                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_TXT_ISO                   _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_TXT_BULK                  _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_TXT_INTR                  _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_TXD_SHIFT                 _MK_SHIFT_CONST(17)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_TXD_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_TXD_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_TXD_RANGE                 17:17
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_TXD_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_TXD_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_TXD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_TXD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_TXD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_TXS_SHIFT                 _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_TXS_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_TXS_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_TXS_RANGE                 16:16
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_TXS_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_TXS_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_TXS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_TXS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_TXS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_TXS_EP_OK                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_TXS_EP_STALL                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_RXE_SHIFT                 _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_RXE_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_RXE_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_RXE_RANGE                 7:7
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_RXE_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_RXE_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_RXE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_RXE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_RXE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_RXE_DISABLE                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_RXE_ENABLE                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_RXR_SHIFT                 _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_RXR_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_RXR_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_RXR_RANGE                 6:6
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_RXR_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_RXR_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_RXR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_RXR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_RXR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_RXR_KEEP_GOING                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_RXR_RESET_PID_SEQ                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_RXI_SHIFT                 _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_RXI_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_RXI_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_RXI_RANGE                 5:5
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_RXI_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_RXI_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_RXI_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_RXI_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_RXI_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_RXI_DIS_PID_SEQ                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_RXI_ENB_PID_SEQ                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_RXT_SHIFT                 _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_RXT_FIELD                 _MK_FIELD_CONST(0x3, USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_RXT_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_RXT_RANGE                 3:2
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_RXT_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_RXT_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_RXT_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_RXT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_RXT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_RXT_CTRL                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_RXT_ISO                   _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_RXT_BULK                  _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_RXT_INTR                  _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_RXD_SHIFT                 _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_RXD_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_RXD_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_RXD_RANGE                 1:1
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_RXD_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_RXD_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_RXD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_RXD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_RXD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_RXS_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_RXS_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_RXS_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_RXS_RANGE                 0:0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_RXS_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_RXS_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_RXS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_RXS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_RXS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_RXS_EP_OK                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0_RXS_EP_STALL                      _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0  
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0                   _MK_ADDR_CONST(0x258)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_SECURE                    0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_WORD_COUNT                        0x1
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_RESET_MASK                        _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_READ_MASK                         _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_WRITE_MASK                        _MK_MASK_CONST(0xed00ed)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_TXE_SHIFT                 _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_TXE_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_TXE_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_TXE_RANGE                 23:23
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_TXE_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_TXE_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_TXE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_TXE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_TXE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_TXE_DISABLE                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_TXE_ENABLE                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_TXR_SHIFT                 _MK_SHIFT_CONST(22)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_TXR_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_TXR_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_TXR_RANGE                 22:22
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_TXR_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_TXR_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_TXR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_TXR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_TXR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_TXR_KEEP_GOING                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_TXR_RESET_PID_SEQ                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_TXI_SHIFT                 _MK_SHIFT_CONST(21)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_TXI_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_TXI_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_TXI_RANGE                 21:21
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_TXI_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_TXI_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_TXI_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_TXI_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_TXI_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_TXI_DIS_PID_SEQ                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_TXI_ENB_PID_SEQ                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_TXT_SHIFT                 _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_TXT_FIELD                 _MK_FIELD_CONST(0x3, USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_TXT_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_TXT_RANGE                 19:18
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_TXT_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_TXT_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_TXT_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_TXT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_TXT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_TXT_CTRL                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_TXT_ISO                   _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_TXT_BULK                  _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_TXT_INTR                  _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_TXD_SHIFT                 _MK_SHIFT_CONST(17)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_TXD_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_TXD_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_TXD_RANGE                 17:17
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_TXD_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_TXD_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_TXD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_TXD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_TXD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_TXS_SHIFT                 _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_TXS_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_TXS_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_TXS_RANGE                 16:16
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_TXS_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_TXS_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_TXS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_TXS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_TXS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_TXS_EP_OK                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_TXS_EP_STALL                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_RXE_SHIFT                 _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_RXE_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_RXE_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_RXE_RANGE                 7:7
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_RXE_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_RXE_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_RXE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_RXE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_RXE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_RXE_DISABLE                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_RXE_ENABLE                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_RXR_SHIFT                 _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_RXR_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_RXR_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_RXR_RANGE                 6:6
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_RXR_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_RXR_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_RXR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_RXR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_RXR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_RXR_KEEP_GOING                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_RXR_RESET_PID_SEQ                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_RXI_SHIFT                 _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_RXI_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_RXI_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_RXI_RANGE                 5:5
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_RXI_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_RXI_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_RXI_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_RXI_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_RXI_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_RXI_DIS_PID_SEQ                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_RXI_ENB_PID_SEQ                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_RXT_SHIFT                 _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_RXT_FIELD                 _MK_FIELD_CONST(0x3, USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_RXT_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_RXT_RANGE                 3:2
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_RXT_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_RXT_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_RXT_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_RXT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_RXT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_RXT_CTRL                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_RXT_ISO                   _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_RXT_BULK                  _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_RXT_INTR                  _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_RXD_SHIFT                 _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_RXD_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_RXD_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_RXD_RANGE                 1:1
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_RXD_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_RXD_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_RXD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_RXD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_RXD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_RXS_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_RXS_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_RXS_SHIFT)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_RXS_RANGE                 0:0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_RXS_WOFFSET                       0x0
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_RXS_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_RXS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_RXS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_RXS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_RXS_EP_OK                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0_RXS_EP_STALL                      _MK_ENUM_CONST(1)


// Packet USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_SIZE 32

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_MULT_SHIFT                    _MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_MULT_FIELD                    _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_MULT_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_MULT_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_MULT_ROW                      0
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_MULT_NON_ISO_IS_0                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_MULT_MULTI_1                  _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_MULT_MULT_2                   _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_MULT_MULTI_3                  _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_ZLT_SHIFT                     _MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_ZLT_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_ZLT_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_ZLT_RANGE                     _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_ZLT_ROW                       0
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_ZLT_ZERO_LENGTH_TERM_ENABLED                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_ZLT_ZERO_LENGTH_TERM_DISABLED                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED0_0_SHIFT                     _MK_SHIFT_CONST(27)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED0_0_FIELD                     _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED0_0_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED0_0_RANGE                     _MK_SHIFT_CONST(28):_MK_SHIFT_CONST(27)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED0_0_ROW                       0

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_MAX_PACKET_LENGTH_SHIFT                       _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_MAX_PACKET_LENGTH_FIELD                       _MK_FIELD_CONST(0x7ff, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_MAX_PACKET_LENGTH_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_MAX_PACKET_LENGTH_RANGE                       _MK_SHIFT_CONST(26):_MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_MAX_PACKET_LENGTH_ROW                 0

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_IOS_SHIFT                     _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_IOS_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_IOS_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_IOS_RANGE                     _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_IOS_ROW                       0
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_IOS_DISABLE                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_IOS_ENABLE                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED0_1_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED0_1_FIELD                     _MK_FIELD_CONST(0x7fff, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED0_1_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED0_1_RANGE                     _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED0_1_ROW                       0

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_CURRENT_DTD_PTR_SHIFT                 _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_CURRENT_DTD_PTR_FIELD                 _MK_FIELD_CONST(0x7ffffff, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_CURRENT_DTD_PTR_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_CURRENT_DTD_PTR_RANGE                 _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_CURRENT_DTD_PTR_ROW                   1

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED1_0_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED1_0_FIELD                     _MK_FIELD_CONST(0x1f, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED1_0_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED1_0_RANGE                     _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED1_0_ROW                       1

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_NEXT_DTD_PTR_SHIFT                    _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_NEXT_DTD_PTR_FIELD                    _MK_FIELD_CONST(0x7ffffff, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_NEXT_DTD_PTR_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_NEXT_DTD_PTR_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_NEXT_DTD_PTR_ROW                      2

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED2_0_SHIFT                     _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED2_0_FIELD                     _MK_FIELD_CONST(0xf, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED2_0_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED2_0_RANGE                     _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED2_0_ROW                       2

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_TERMINATE_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_TERMINATE_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_TERMINATE_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_TERMINATE_RANGE                       _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_TERMINATE_ROW                 2
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_TERMINATE_CLEAR                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_TERMINATE_SET                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_TOTAL_BYTES_SHIFT                     _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_TOTAL_BYTES_FIELD                     _MK_FIELD_CONST(0xffff, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_TOTAL_BYTES_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_TOTAL_BYTES_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_TOTAL_BYTES_ROW                       3

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_IOC_SHIFT                     _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_IOC_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_IOC_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_IOC_RANGE                     _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_IOC_ROW                       3
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_IOC_DISABLE                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_IOC_ENABLE                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED3_0_SHIFT                     _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED3_0_FIELD                     _MK_FIELD_CONST(0x7, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED3_0_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED3_0_RANGE                     _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED3_0_ROW                       3

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_MULTIPLIER_OVERRIDE_SHIFT                     _MK_SHIFT_CONST(10)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_MULTIPLIER_OVERRIDE_FIELD                     _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_MULTIPLIER_OVERRIDE_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_MULTIPLIER_OVERRIDE_RANGE                     _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(10)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_MULTIPLIER_OVERRIDE_ROW                       3
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_MULTIPLIER_OVERRIDE_DISABLE                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_MULTIPLIER_OVERRIDE_ENABLE                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED3_1_SHIFT                     _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED3_1_FIELD                     _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED3_1_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED3_1_RANGE                     _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED3_1_ROW                       3

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_ACTIVE_SHIFT                  _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_ACTIVE_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_ACTIVE_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_ACTIVE_RANGE                  _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_ACTIVE_ROW                    3
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_ACTIVE_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_ACTIVE_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_HALTED_SHIFT                  _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_HALTED_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_HALTED_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_HALTED_RANGE                  _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_HALTED_ROW                    3
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_HALTED_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_HALTED_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_DATA_BUFFER_ERROR_SHIFT                       _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_DATA_BUFFER_ERROR_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_DATA_BUFFER_ERROR_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_DATA_BUFFER_ERROR_RANGE                       _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_DATA_BUFFER_ERROR_ROW                 3
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_DATA_BUFFER_ERROR_CLEAR                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_DATA_BUFFER_ERROR_SET                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED3_2_SHIFT                     _MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED3_2_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED3_2_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED3_2_RANGE                     _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED3_2_ROW                       3

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_TRANSACTION_ERROR_SHIFT                       _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_TRANSACTION_ERROR_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_TRANSACTION_ERROR_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_TRANSACTION_ERROR_RANGE                       _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_TRANSACTION_ERROR_ROW                 3
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_TRANSACTION_ERROR_CLEAR                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_TRANSACTION_ERROR_SET                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED3_3_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED3_3_FIELD                     _MK_FIELD_CONST(0x7, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED3_3_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED3_3_RANGE                     _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED3_3_ROW                       3

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE0_SHIFT                   _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE0_FIELD                   _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE0_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE0_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE0_ROW                     4

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_OFFSET_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_OFFSET_FIELD                      _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_OFFSET_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_OFFSET_RANGE                      _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_OFFSET_ROW                        4

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE1_SHIFT                   _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE1_FIELD                   _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE1_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE1_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE1_ROW                     5

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED5_0_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED5_0_FIELD                     _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED5_0_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED5_0_RANGE                     _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED5_0_ROW                       5

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE2_SHIFT                   _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE2_FIELD                   _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE2_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE2_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE2_ROW                     6

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED6_0_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED6_0_FIELD                     _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED6_0_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED6_0_RANGE                     _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED6_0_ROW                       6

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE3_SHIFT                   _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE3_FIELD                   _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE3_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE3_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE3_ROW                     7

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED7_0_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED7_0_FIELD                     _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED7_0_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED7_0_RANGE                     _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED7_0_ROW                       7

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE4_SHIFT                   _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE4_FIELD                   _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE4_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE4_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE4_ROW                     8

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED8_0_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED8_0_FIELD                     _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED8_0_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED8_0_RANGE                     _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED8_0_ROW                       8

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED9_0_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED9_0_FIELD                     _MK_FIELD_CONST(0xffffffff, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED9_0_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED9_0_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED9_0_ROW                       9

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_SETUP_BUF_BYTES3_0_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_SETUP_BUF_BYTES3_0_FIELD                      _MK_FIELD_CONST(0xffffffff, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_SETUP_BUF_BYTES3_0_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_SETUP_BUF_BYTES3_0_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_SETUP_BUF_BYTES3_0_ROW                        10

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_SETUP_BUF_BYTES7_4_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_SETUP_BUF_BYTES7_4_FIELD                      _MK_FIELD_CONST(0xffffffff, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_SETUP_BUF_BYTES7_4_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_SETUP_BUF_BYTES7_4_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_SETUP_BUF_BYTES7_4_ROW                        11


// Packet USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_SIZE 32

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_NEXT_DTD_PTR_SHIFT                   _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_NEXT_DTD_PTR_FIELD                   _MK_FIELD_CONST(0x7ffffff, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_NEXT_DTD_PTR_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_NEXT_DTD_PTR_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_NEXT_DTD_PTR_ROW                     0

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED2_0_SHIFT                    _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED2_0_FIELD                    _MK_FIELD_CONST(0xf, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED2_0_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED2_0_RANGE                    _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED2_0_ROW                      0

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_TERMINATE_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_TERMINATE_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_TERMINATE_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_TERMINATE_RANGE                      _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_TERMINATE_ROW                        0
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_TERMINATE_CLEAR                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_TERMINATE_SET                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_TOTAL_BYTES_SHIFT                    _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_TOTAL_BYTES_FIELD                    _MK_FIELD_CONST(0xffff, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_TOTAL_BYTES_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_TOTAL_BYTES_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_TOTAL_BYTES_ROW                      1

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_IOC_SHIFT                    _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_IOC_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_IOC_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_IOC_RANGE                    _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_IOC_ROW                      1
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_IOC_DISABLE                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_IOC_ENABLE                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED3_0_SHIFT                    _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED3_0_FIELD                    _MK_FIELD_CONST(0x7, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED3_0_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED3_0_RANGE                    _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED3_0_ROW                      1

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_MULTIPLIER_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(10)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_MULTIPLIER_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_MULTIPLIER_OVERRIDE_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_MULTIPLIER_OVERRIDE_RANGE                    _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(10)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_MULTIPLIER_OVERRIDE_ROW                      1
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_MULTIPLIER_OVERRIDE_DISABLE                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_MULTIPLIER_OVERRIDE_ENABLE                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED3_1_SHIFT                    _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED3_1_FIELD                    _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED3_1_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED3_1_RANGE                    _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED3_1_ROW                      1

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_ACTIVE_SHIFT                 _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_ACTIVE_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_ACTIVE_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_ACTIVE_RANGE                 _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_ACTIVE_ROW                   1
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_ACTIVE_CLEAR                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_ACTIVE_SET                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_HALTED_SHIFT                 _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_HALTED_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_HALTED_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_HALTED_RANGE                 _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_HALTED_ROW                   1
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_HALTED_CLEAR                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_HALTED_SET                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_SHIFT                      _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_RANGE                      _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_ROW                        1
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_CLEAR                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_SET                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED3_2_SHIFT                    _MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED3_2_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED3_2_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED3_2_RANGE                    _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED3_2_ROW                      1

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_SHIFT                      _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_RANGE                      _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_ROW                        1
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_CLEAR                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_SET                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED3_3_SHIFT                    _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED3_3_FIELD                    _MK_FIELD_CONST(0x7, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED3_3_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED3_3_RANGE                    _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED3_3_ROW                      1

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE0_SHIFT                  _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE0_FIELD                  _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE0_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE0_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE0_ROW                    2

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_OFFSET_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_OFFSET_FIELD                     _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_OFFSET_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_OFFSET_RANGE                     _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_OFFSET_ROW                       2

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE1_SHIFT                  _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE1_FIELD                  _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE1_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE1_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE1_ROW                    3

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED5_0_SHIFT                    _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED5_0_FIELD                    _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED5_0_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED5_0_RANGE                    _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED5_0_ROW                      3

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE2_SHIFT                  _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE2_FIELD                  _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE2_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE2_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE2_ROW                    4

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED6_0_SHIFT                    _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED6_0_FIELD                    _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED6_0_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED6_0_RANGE                    _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED6_0_ROW                      4

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE3_SHIFT                  _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE3_FIELD                  _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE3_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE3_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE3_ROW                    5

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED7_0_SHIFT                    _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED7_0_FIELD                    _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED7_0_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED7_0_RANGE                    _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED7_0_ROW                      5

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE4_SHIFT                  _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE4_FIELD                  _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE4_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE4_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE4_ROW                    6

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED8_0_SHIFT                    _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED8_0_FIELD                    _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED8_0_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED8_0_RANGE                    _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED8_0_ROW                      6


// Packet USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_SIZE 32

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QUEUE_HEAD_HORIZONTAL_LINK_PTR_SHIFT                    _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QUEUE_HEAD_HORIZONTAL_LINK_PTR_FIELD                    _MK_FIELD_CONST(0x7ffffff, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QUEUE_HEAD_HORIZONTAL_LINK_PTR_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QUEUE_HEAD_HORIZONTAL_LINK_PTR_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QUEUE_HEAD_HORIZONTAL_LINK_PTR_ROW                      0

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED0_0_SHIFT                       _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED0_0_FIELD                       _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED0_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED0_0_RANGE                       _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED0_0_ROW                 0

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QH_ITD_TYPE_SHIFT                       _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QH_ITD_TYPE_FIELD                       _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QH_ITD_TYPE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QH_ITD_TYPE_RANGE                       _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QH_ITD_TYPE_ROW                 0
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QH_ITD_TYPE_ITD                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QH_ITD_TYPE_QH                  _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QH_ITD_TYPE_SITD                        _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QH_ITD_TYPE_FSTN                        _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QH_TERMINATE_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QH_TERMINATE_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QH_TERMINATE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QH_TERMINATE_RANGE                      _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QH_TERMINATE_ROW                        0
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QH_TERMINATE_VALID_QH_PTR                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QH_TERMINATE_INVALID_QH_PTR                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_NAK_CNT_RL_SHIFT                        _MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_NAK_CNT_RL_FIELD                        _MK_FIELD_CONST(0xf, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_NAK_CNT_RL_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_NAK_CNT_RL_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_NAK_CNT_RL_ROW                  1

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_CTRL_EP_FLAG_SHIFT                      _MK_SHIFT_CONST(27)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_CTRL_EP_FLAG_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_CTRL_EP_FLAG_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_CTRL_EP_FLAG_RANGE                      _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(27)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_CTRL_EP_FLAG_ROW                        1
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_CTRL_EP_FLAG_NOT_CTRL_EP                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_CTRL_EP_FLAG_CTRP_EP                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_MAX_PKT_LENGTH_SHIFT                    _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_MAX_PKT_LENGTH_FIELD                    _MK_FIELD_CONST(0x7ff, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_MAX_PKT_LENGTH_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_MAX_PKT_LENGTH_RANGE                    _MK_SHIFT_CONST(26):_MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_MAX_PKT_LENGTH_ROW                      1

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_HEAD_RECLAMATION_LIST_SHIFT                     _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_HEAD_RECLAMATION_LIST_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_HEAD_RECLAMATION_LIST_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_HEAD_RECLAMATION_LIST_RANGE                     _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_HEAD_RECLAMATION_LIST_ROW                       1
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_HEAD_RECLAMATION_LIST_CLEAR                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_HEAD_RECLAMATION_LIST_SET                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DATA_TOGGLE_CTRL_SHIFT                  _MK_SHIFT_CONST(14)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DATA_TOGGLE_CTRL_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DATA_TOGGLE_CTRL_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DATA_TOGGLE_CTRL_RANGE                  _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(14)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DATA_TOGGLE_CTRL_ROW                    1
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DATA_TOGGLE_CTRL_QH_DT                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DATA_TOGGLE_CTRL_QTD_DT                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ENDPT_SPEED_SHIFT                       _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ENDPT_SPEED_FIELD                       _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ENDPT_SPEED_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ENDPT_SPEED_RANGE                       _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ENDPT_SPEED_ROW                 1
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ENDPT_SPEED_FULL_SPEED                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ENDPT_SPEED_LOW_SPEED                   _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ENDPT_SPEED_HIGH_SPEED                  _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ENDPT_SPEED_RESERVED                    _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ENPT_NUMBER_SHIFT                       _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ENPT_NUMBER_FIELD                       _MK_FIELD_CONST(0xf, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ENPT_NUMBER_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ENPT_NUMBER_RANGE                       _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ENPT_NUMBER_ROW                 1

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_INACTIVATE_SHIFT                        _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_INACTIVATE_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_INACTIVATE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_INACTIVATE_RANGE                        _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_INACTIVATE_ROW                  1
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_INACTIVATE_NO_INACTIVATE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_INACTIVATE_INACTIVATE                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DEV_ADDRESS_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DEV_ADDRESS_FIELD                       _MK_FIELD_CONST(0x7f, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DEV_ADDRESS_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DEV_ADDRESS_RANGE                       _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DEV_ADDRESS_ROW                 1

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_MULT_SHIFT                      _MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_MULT_FIELD                      _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_MULT_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_MULT_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_MULT_ROW                        2
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_MULT_NON_ISO_IS_0                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_MULT_MULTI_1                    _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_MULT_MULT_2                     _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_MULT_MULTI_3                    _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_PORT_NUMBER_SHIFT                       _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_PORT_NUMBER_FIELD                       _MK_FIELD_CONST(0x7f, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_PORT_NUMBER_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_PORT_NUMBER_RANGE                       _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_PORT_NUMBER_ROW                 2

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_HUB_ADDR_SHIFT                  _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_HUB_ADDR_FIELD                  _MK_FIELD_CONST(0x7f, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_HUB_ADDR_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_HUB_ADDR_RANGE                  _MK_SHIFT_CONST(22):_MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_HUB_ADDR_ROW                    2

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_UFRAME_C_MASK_SHIFT                     _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_UFRAME_C_MASK_FIELD                     _MK_FIELD_CONST(0xff, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_UFRAME_C_MASK_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_UFRAME_C_MASK_RANGE                     _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_UFRAME_C_MASK_ROW                       2

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_UFRAME_S_MASK_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_UFRAME_S_MASK_FIELD                     _MK_FIELD_CONST(0xff, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_UFRAME_S_MASK_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_UFRAME_S_MASK_RANGE                     _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_UFRAME_S_MASK_ROW                       2

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_CURRENT_QTD_PTR_SHIFT                   _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_CURRENT_QTD_PTR_FIELD                   _MK_FIELD_CONST(0x7ffffff, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_CURRENT_QTD_PTR_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_CURRENT_QTD_PTR_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_CURRENT_QTD_PTR_ROW                     3

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED3_0_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED3_0_FIELD                       _MK_FIELD_CONST(0x1f, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED3_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED3_0_RANGE                       _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED3_0_ROW                 3

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_NEXT_QTD_PTR_SHIFT                      _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_NEXT_QTD_PTR_FIELD                      _MK_FIELD_CONST(0x7ffffff, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_NEXT_QTD_PTR_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_NEXT_QTD_PTR_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_NEXT_QTD_PTR_ROW                        4

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED4_0_SHIFT                       _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED4_0_FIELD                       _MK_FIELD_CONST(0xf, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED4_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED4_0_RANGE                       _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED4_0_ROW                 4

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QTD_TERMINATE_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QTD_TERMINATE_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QTD_TERMINATE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QTD_TERMINATE_RANGE                     _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QTD_TERMINATE_ROW                       4
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QTD_TERMINATE_VALID_TD_PTR                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QTD_TERMINATE_INVALID_TD_PTR                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ALT_NEXT_QTD_PTR_SHIFT                  _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ALT_NEXT_QTD_PTR_FIELD                  _MK_FIELD_CONST(0x7ffffff, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ALT_NEXT_QTD_PTR_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ALT_NEXT_QTD_PTR_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ALT_NEXT_QTD_PTR_ROW                    5

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED5_0_SHIFT                       _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED5_0_FIELD                       _MK_FIELD_CONST(0xf, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED5_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED5_0_RANGE                       _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED5_0_ROW                 5

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ALT_QTD_TERMINATE_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ALT_QTD_TERMINATE_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ALT_QTD_TERMINATE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ALT_QTD_TERMINATE_RANGE                 _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ALT_QTD_TERMINATE_ROW                   5
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ALT_QTD_TERMINATE_VALID_TD_PTR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ALT_QTD_TERMINATE_INVALID_TD_PTR                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DATA_TOGGLE_SHIFT                       _MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DATA_TOGGLE_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DATA_TOGGLE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DATA_TOGGLE_RANGE                       _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DATA_TOGGLE_ROW                 6
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DATA_TOGGLE_DATA0                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DATA_TOGGLE_DATA1                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_TOTAL_BYTES_SHIFT                       _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_TOTAL_BYTES_FIELD                       _MK_FIELD_CONST(0x7fff, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_TOTAL_BYTES_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_TOTAL_BYTES_RANGE                       _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_TOTAL_BYTES_ROW                 6

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_IOC_SHIFT                       _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_IOC_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_IOC_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_IOC_RANGE                       _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_IOC_ROW                 6
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_IOC_DISABLE                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_IOC_ENABLE                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_CURRENT_PAGE_SHIFT                      _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_CURRENT_PAGE_FIELD                      _MK_FIELD_CONST(0x7, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_CURRENT_PAGE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_CURRENT_PAGE_RANGE                      _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_CURRENT_PAGE_ROW                        6

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ERR_COUNTER_SHIFT                       _MK_SHIFT_CONST(10)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ERR_COUNTER_FIELD                       _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ERR_COUNTER_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ERR_COUNTER_RANGE                       _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(10)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ERR_COUNTER_ROW                 6

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_PID_CODE_SHIFT                  _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_PID_CODE_FIELD                  _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_PID_CODE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_PID_CODE_RANGE                  _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_PID_CODE_ROW                    6
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_PID_CODE_OUT                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_PID_CODE_IN                     _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_PID_CODE_SETUP                  _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_PID_CODE_RESERVED                       _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ACTIVE_SHIFT                    _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ACTIVE_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ACTIVE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ACTIVE_RANGE                    _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ACTIVE_ROW                      6
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ACTIVE_CLEAR                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ACTIVE_SET                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_HALTED_SHIFT                    _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_HALTED_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_HALTED_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_HALTED_RANGE                    _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_HALTED_ROW                      6
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_HALTED_CLEAR                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_HALTED_SET                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DATA_BUFFER_ERROR_SHIFT                 _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DATA_BUFFER_ERROR_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DATA_BUFFER_ERROR_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DATA_BUFFER_ERROR_RANGE                 _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DATA_BUFFER_ERROR_ROW                   6
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DATA_BUFFER_ERROR_CLEAR                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DATA_BUFFER_ERROR_SET                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BABBLE_DETECTED_SHIFT                   _MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BABBLE_DETECTED_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BABBLE_DETECTED_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BABBLE_DETECTED_RANGE                   _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BABBLE_DETECTED_ROW                     6
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BABBLE_DETECTED_CLEAR                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BABBLE_DETECTED_SET                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_TRANSACTION_ERROR_SHIFT                 _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_TRANSACTION_ERROR_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_TRANSACTION_ERROR_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_TRANSACTION_ERROR_RANGE                 _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_TRANSACTION_ERROR_ROW                   6
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_TRANSACTION_ERROR_CLEAR                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_TRANSACTION_ERROR_SET                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_MISSED_MICRO_FRAME_SHIFT                        _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_MISSED_MICRO_FRAME_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_MISSED_MICRO_FRAME_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_MISSED_MICRO_FRAME_RANGE                        _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_MISSED_MICRO_FRAME_ROW                  6
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_MISSED_MICRO_FRAME_CLEAR                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_MISSED_MICRO_FRAME_SET                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_SPLIT_TRANS_STATE_SHIFT                 _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_SPLIT_TRANS_STATE_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_SPLIT_TRANS_STATE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_SPLIT_TRANS_STATE_RANGE                 _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_SPLIT_TRANS_STATE_ROW                   6
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_SPLIT_TRANS_STATE_DO_START_SPLIT                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_SPLIT_TRANS_STATE_DO_COMPLETE_SPLIT                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_PING_STATE_SHIFT                        _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_PING_STATE_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_PING_STATE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_PING_STATE_RANGE                        _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_PING_STATE_ROW                  6
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_PING_STATE_DO_OUT                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_PING_STATE_DO_PING                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE0_SHIFT                     _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE0_FIELD                     _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE0_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE0_ROW                       7

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_OFFSET_SHIFT                        _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_OFFSET_FIELD                        _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_OFFSET_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_OFFSET_RANGE                        _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_OFFSET_ROW                  7

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE1_SHIFT                     _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE1_FIELD                     _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE1_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE1_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE1_ROW                       8

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED8_0_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED8_0_FIELD                       _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED8_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED8_0_RANGE                       _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED8_0_ROW                 8

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE2_SHIFT                     _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE2_FIELD                     _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE2_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE2_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE2_ROW                       9

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED9_0_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED9_0_FIELD                       _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED9_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED9_0_RANGE                       _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED9_0_ROW                 9

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE3_SHIFT                     _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE3_FIELD                     _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE3_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE3_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE3_ROW                       10

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED10_0_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED10_0_FIELD                      _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED10_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED10_0_RANGE                      _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED10_0_ROW                        10

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE4_SHIFT                     _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE4_FIELD                     _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE4_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE4_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE4_ROW                       11

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED11_0_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED11_0_FIELD                      _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED11_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED11_0_RANGE                      _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED11_0_ROW                        11


// Packet USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_SIZE 32

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_NEXT_QTD_PTR_SHIFT                       _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_NEXT_QTD_PTR_FIELD                       _MK_FIELD_CONST(0x7ffffff, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_NEXT_QTD_PTR_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_NEXT_QTD_PTR_RANGE                       _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_NEXT_QTD_PTR_ROW                 0

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED4_0_SHIFT                        _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED4_0_FIELD                        _MK_FIELD_CONST(0xf, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED4_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED4_0_RANGE                        _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED4_0_ROW                  0

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_QTD_TERMINATE_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_QTD_TERMINATE_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_QTD_TERMINATE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_QTD_TERMINATE_RANGE                      _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_QTD_TERMINATE_ROW                        0
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_QTD_TERMINATE_VALID_TD_PTR                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_QTD_TERMINATE_INVALID_TD_PTR                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ALT_NEXT_QTD_PTR_SHIFT                   _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ALT_NEXT_QTD_PTR_FIELD                   _MK_FIELD_CONST(0x7ffffff, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ALT_NEXT_QTD_PTR_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ALT_NEXT_QTD_PTR_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ALT_NEXT_QTD_PTR_ROW                     1

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED5_0_SHIFT                        _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED5_0_FIELD                        _MK_FIELD_CONST(0xf, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED5_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED5_0_RANGE                        _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED5_0_ROW                  1

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ALT_QTD_TERMINATE_SHIFT                  _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ALT_QTD_TERMINATE_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ALT_QTD_TERMINATE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ALT_QTD_TERMINATE_RANGE                  _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ALT_QTD_TERMINATE_ROW                    1
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ALT_QTD_TERMINATE_VALID_TD_PTR                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ALT_QTD_TERMINATE_INVALID_TD_PTR                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_DATA_TOGGLE_SHIFT                        _MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_DATA_TOGGLE_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_DATA_TOGGLE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_DATA_TOGGLE_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_DATA_TOGGLE_ROW                  2
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_DATA_TOGGLE_DATA0                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_DATA_TOGGLE_DATA1                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_TOTAL_BYTES_SHIFT                        _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_TOTAL_BYTES_FIELD                        _MK_FIELD_CONST(0x7fff, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_TOTAL_BYTES_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_TOTAL_BYTES_RANGE                        _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_TOTAL_BYTES_ROW                  2

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_IOC_SHIFT                        _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_IOC_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_IOC_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_IOC_RANGE                        _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_IOC_ROW                  2
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_IOC_DISABLE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_IOC_ENABLE                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_CURRENT_PAGE_SHIFT                       _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_CURRENT_PAGE_FIELD                       _MK_FIELD_CONST(0x7, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_CURRENT_PAGE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_CURRENT_PAGE_RANGE                       _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_CURRENT_PAGE_ROW                 2

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ERR_COUNTER_SHIFT                        _MK_SHIFT_CONST(10)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ERR_COUNTER_FIELD                        _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ERR_COUNTER_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ERR_COUNTER_RANGE                        _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(10)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ERR_COUNTER_ROW                  2

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_PID_CODE_SHIFT                   _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_PID_CODE_FIELD                   _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_PID_CODE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_PID_CODE_RANGE                   _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_PID_CODE_ROW                     2
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_PID_CODE_OUT                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_PID_CODE_IN                      _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_PID_CODE_SETUP                   _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_PID_CODE_RESERVED                        _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ACTIVE_SHIFT                     _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ACTIVE_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ACTIVE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ACTIVE_RANGE                     _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ACTIVE_ROW                       2
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ACTIVE_CLEAR                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ACTIVE_SET                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_HALTED_SHIFT                     _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_HALTED_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_HALTED_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_HALTED_RANGE                     _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_HALTED_ROW                       2
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_HALTED_CLEAR                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_HALTED_SET                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_SHIFT                  _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_RANGE                  _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_ROW                    2
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_SHIFT                    _MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_RANGE                    _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_ROW                      2
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_CLEAR                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_SET                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_SHIFT                  _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_RANGE                  _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_ROW                    2
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_MISSED_MICRO_FRAME_SHIFT                 _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_MISSED_MICRO_FRAME_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_MISSED_MICRO_FRAME_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_MISSED_MICRO_FRAME_RANGE                 _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_MISSED_MICRO_FRAME_ROW                   2
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_MISSED_MICRO_FRAME_CLEAR                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_MISSED_MICRO_FRAME_SET                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_SPLIT_TRANS_STATE_SHIFT                  _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_SPLIT_TRANS_STATE_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_SPLIT_TRANS_STATE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_SPLIT_TRANS_STATE_RANGE                  _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_SPLIT_TRANS_STATE_ROW                    2
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_SPLIT_TRANS_STATE_DO_START_SPLIT                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_SPLIT_TRANS_STATE_DO_COMPLETE_SPLIT                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_PING_STATE_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_PING_STATE_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_PING_STATE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_PING_STATE_RANGE                 _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_PING_STATE_ROW                   2
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_PING_STATE_DO_OUT                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_PING_STATE_DO_PING                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE0_SHIFT                      _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE0_FIELD                      _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE0_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE0_ROW                        3

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_OFFSET_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_OFFSET_FIELD                 _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_OFFSET_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_OFFSET_RANGE                 _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_OFFSET_ROW                   3

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE1_SHIFT                      _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE1_FIELD                      _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE1_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE1_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE1_ROW                        4

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED8_0_SHIFT                        _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED8_0_FIELD                        _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED8_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED8_0_RANGE                        _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED8_0_ROW                  4

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE2_SHIFT                      _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE2_FIELD                      _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE2_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE2_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE2_ROW                        5

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED9_0_SHIFT                        _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED9_0_FIELD                        _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED9_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED9_0_RANGE                        _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED9_0_ROW                  5

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE3_SHIFT                      _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE3_FIELD                      _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE3_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE3_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE3_ROW                        6

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED10_0_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED10_0_FIELD                       _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED10_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED10_0_RANGE                       _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED10_0_ROW                 6

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE4_SHIFT                      _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE4_FIELD                      _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE4_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE4_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE4_ROW                        7

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED11_0_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED11_0_FIELD                       _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED11_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED11_0_RANGE                       _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED11_0_ROW                 7


// Packet USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0
#define USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_SIZE 32

#define USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_FRAME_LIST_LINK_PTR_SHIFT                       _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_FRAME_LIST_LINK_PTR_FIELD                       _MK_FIELD_CONST(0x7ffffff, USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_FRAME_LIST_LINK_PTR_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_FRAME_LIST_LINK_PTR_RANGE                       _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_FRAME_LIST_LINK_PTR_ROW                 0

#define USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_RESERVED0_0_SHIFT                       _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_RESERVED0_0_FIELD                       _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_RESERVED0_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_RESERVED0_0_RANGE                       _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_RESERVED0_0_ROW                 0

#define USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_QH_ITD_TYPE_SHIFT                       _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_QH_ITD_TYPE_FIELD                       _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_QH_ITD_TYPE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_QH_ITD_TYPE_RANGE                       _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_QH_ITD_TYPE_ROW                 0
#define USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_QH_ITD_TYPE_ITD                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_QH_ITD_TYPE_QH                  _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_QH_ITD_TYPE_SITD                        _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_QH_ITD_TYPE_FSTN                        _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_RESERVED1_0_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_RESERVED1_0_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_RESERVED1_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_RESERVED1_0_RANGE                       _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_RESERVED1_0_ROW                 0


// Packet USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_SIZE 32

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_NEXT_LINK_PTR_SHIFT                        _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_NEXT_LINK_PTR_FIELD                        _MK_FIELD_CONST(0x7ffffff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_NEXT_LINK_PTR_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_NEXT_LINK_PTR_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_NEXT_LINK_PTR_ROW                  0

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED0_0_SHIFT                  _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED0_0_FIELD                  _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED0_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED0_0_RANGE                  _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED0_0_ROW                    0

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_QH_ITD_TYPE_SHIFT                  _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_QH_ITD_TYPE_FIELD                  _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_QH_ITD_TYPE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_QH_ITD_TYPE_RANGE                  _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_QH_ITD_TYPE_ROW                    0
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_QH_ITD_TYPE_ITD                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_QH_ITD_TYPE_QH                     _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_QH_ITD_TYPE_SITD                   _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_QH_ITD_TYPE_FSTN                   _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TERMINATE_SHIFT                    _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TERMINATE_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TERMINATE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TERMINATE_RANGE                    _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TERMINATE_ROW                      0
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TERMINATE_VALID_LINK_PTR                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TERMINATE_INVALID_LINK_PTR                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_0_SHIFT                     _MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_0_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_0_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_0_ROW                       1
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_0_CLEAR                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_0_SET                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_0_SHIFT                  _MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_0_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_0_RANGE                  _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_0_ROW                    1
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_0_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_0_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_0_SHIFT                    _MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_0_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_0_RANGE                    _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_0_ROW                      1
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_0_CLEAR                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_0_SET                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_0_SHIFT                  _MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_0_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_0_RANGE                  _MK_SHIFT_CONST(28):_MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_0_ROW                    1
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_0_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_0_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_0_LENGTH_SHIFT                 _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_0_LENGTH_FIELD                 _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_0_LENGTH_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_0_LENGTH_RANGE                 _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_0_LENGTH_ROW                   1

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_0_SHIFT                        _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_0_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_0_RANGE                        _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_0_ROW                  1
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_0_DISABLE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_0_ENABLE                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_0_SHIFT                        _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_0_FIELD                        _MK_FIELD_CONST(0x7, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_0_RANGE                        _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_0_ROW                  1

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_0_OFFSET_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_0_OFFSET_FIELD                 _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_0_OFFSET_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_0_OFFSET_RANGE                 _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_0_OFFSET_ROW                   1

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_1_SHIFT                     _MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_1_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_1_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_1_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_1_ROW                       2
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_1_CLEAR                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_1_SET                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_1_SHIFT                  _MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_1_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_1_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_1_RANGE                  _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_1_ROW                    2
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_1_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_1_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_1_SHIFT                    _MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_1_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_1_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_1_RANGE                    _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_1_ROW                      2
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_1_CLEAR                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_1_SET                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_1_SHIFT                  _MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_1_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_1_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_1_RANGE                  _MK_SHIFT_CONST(28):_MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_1_ROW                    2
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_1_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_1_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_1_LENGTH_SHIFT                 _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_1_LENGTH_FIELD                 _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_1_LENGTH_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_1_LENGTH_RANGE                 _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_1_LENGTH_ROW                   2

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_1_SHIFT                        _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_1_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_1_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_1_RANGE                        _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_1_ROW                  2
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_1_DISABLE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_1_ENABLE                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_1_SHIFT                        _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_1_FIELD                        _MK_FIELD_CONST(0x7, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_1_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_1_RANGE                        _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_1_ROW                  2

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_1_OFFSET_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_1_OFFSET_FIELD                 _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_1_OFFSET_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_1_OFFSET_RANGE                 _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_1_OFFSET_ROW                   2

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_2_SHIFT                     _MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_2_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_2_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_2_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_2_ROW                       3
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_2_CLEAR                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_2_SET                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_2_SHIFT                  _MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_2_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_2_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_2_RANGE                  _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_2_ROW                    3
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_2_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_2_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_2_SHIFT                    _MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_2_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_2_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_2_RANGE                    _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_2_ROW                      3
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_2_CLEAR                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_2_SET                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_2_SHIFT                  _MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_2_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_2_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_2_RANGE                  _MK_SHIFT_CONST(28):_MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_2_ROW                    3
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_2_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_2_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_2_LENGTH_SHIFT                 _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_2_LENGTH_FIELD                 _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_2_LENGTH_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_2_LENGTH_RANGE                 _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_2_LENGTH_ROW                   3

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_2_SHIFT                        _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_2_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_2_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_2_RANGE                        _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_2_ROW                  3
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_2_DISABLE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_2_ENABLE                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_2_SHIFT                        _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_2_FIELD                        _MK_FIELD_CONST(0x7, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_2_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_2_RANGE                        _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_2_ROW                  3

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_2_OFFSET_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_2_OFFSET_FIELD                 _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_2_OFFSET_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_2_OFFSET_RANGE                 _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_2_OFFSET_ROW                   3

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_3_SHIFT                     _MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_3_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_3_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_3_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_3_ROW                       4
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_3_CLEAR                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_3_SET                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_3_SHIFT                  _MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_3_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_3_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_3_RANGE                  _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_3_ROW                    4
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_3_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_3_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_3_SHIFT                    _MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_3_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_3_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_3_RANGE                    _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_3_ROW                      4
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_3_CLEAR                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_3_SET                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_3_SHIFT                  _MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_3_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_3_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_3_RANGE                  _MK_SHIFT_CONST(28):_MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_3_ROW                    4
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_3_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_3_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_3_LENGTH_SHIFT                 _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_3_LENGTH_FIELD                 _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_3_LENGTH_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_3_LENGTH_RANGE                 _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_3_LENGTH_ROW                   4

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_3_SHIFT                        _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_3_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_3_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_3_RANGE                        _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_3_ROW                  4
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_3_DISABLE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_3_ENABLE                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_3_SHIFT                        _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_3_FIELD                        _MK_FIELD_CONST(0x7, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_3_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_3_RANGE                        _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_3_ROW                  4

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_3_OFFSET_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_3_OFFSET_FIELD                 _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_3_OFFSET_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_3_OFFSET_RANGE                 _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_3_OFFSET_ROW                   4

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_4_SHIFT                     _MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_4_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_4_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_4_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_4_ROW                       5
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_4_CLEAR                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_4_SET                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_4_SHIFT                  _MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_4_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_4_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_4_RANGE                  _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_4_ROW                    5
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_4_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_4_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_4_SHIFT                    _MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_4_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_4_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_4_RANGE                    _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_4_ROW                      5
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_4_CLEAR                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_4_SET                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_4_SHIFT                  _MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_4_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_4_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_4_RANGE                  _MK_SHIFT_CONST(28):_MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_4_ROW                    5
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_4_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_4_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_4_LENGTH_SHIFT                 _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_4_LENGTH_FIELD                 _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_4_LENGTH_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_4_LENGTH_RANGE                 _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_4_LENGTH_ROW                   5

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_4_SHIFT                        _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_4_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_4_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_4_RANGE                        _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_4_ROW                  5
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_4_DISABLE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_4_ENABLE                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_4_SHIFT                        _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_4_FIELD                        _MK_FIELD_CONST(0x7, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_4_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_4_RANGE                        _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_4_ROW                  5

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_4_OFFSET_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_4_OFFSET_FIELD                 _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_4_OFFSET_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_4_OFFSET_RANGE                 _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_4_OFFSET_ROW                   5

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_5_SHIFT                     _MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_5_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_5_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_5_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_5_ROW                       6
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_5_CLEAR                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_5_SET                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_5_SHIFT                  _MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_5_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_5_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_5_RANGE                  _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_5_ROW                    6
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_5_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_5_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_5_SHIFT                    _MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_5_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_5_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_5_RANGE                    _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_5_ROW                      6
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_5_CLEAR                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_5_SET                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_5_SHIFT                  _MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_5_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_5_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_5_RANGE                  _MK_SHIFT_CONST(28):_MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_5_ROW                    6
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_5_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_5_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_5_LENGTH_SHIFT                 _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_5_LENGTH_FIELD                 _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_5_LENGTH_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_5_LENGTH_RANGE                 _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_5_LENGTH_ROW                   6

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_5_SHIFT                        _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_5_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_5_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_5_RANGE                        _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_5_ROW                  6
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_5_DISABLE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_5_ENABLE                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_5_SHIFT                        _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_5_FIELD                        _MK_FIELD_CONST(0x7, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_5_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_5_RANGE                        _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_5_ROW                  6

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_5_OFFSET_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_5_OFFSET_FIELD                 _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_5_OFFSET_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_5_OFFSET_RANGE                 _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_5_OFFSET_ROW                   6

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_6_SHIFT                     _MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_6_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_6_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_6_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_6_ROW                       7
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_6_CLEAR                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_6_SET                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_6_SHIFT                  _MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_6_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_6_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_6_RANGE                  _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_6_ROW                    7
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_6_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_6_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_6_SHIFT                    _MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_6_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_6_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_6_RANGE                    _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_6_ROW                      7
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_6_CLEAR                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_6_SET                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_6_SHIFT                  _MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_6_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_6_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_6_RANGE                  _MK_SHIFT_CONST(28):_MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_6_ROW                    7
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_6_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_6_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_6_LENGTH_SHIFT                 _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_6_LENGTH_FIELD                 _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_6_LENGTH_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_6_LENGTH_RANGE                 _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_6_LENGTH_ROW                   7

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_6_SHIFT                        _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_6_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_6_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_6_RANGE                        _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_6_ROW                  7
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_6_DISABLE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_6_ENABLE                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_6_SHIFT                        _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_6_FIELD                        _MK_FIELD_CONST(0x7, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_6_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_6_RANGE                        _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_6_ROW                  7

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_6_OFFSET_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_6_OFFSET_FIELD                 _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_6_OFFSET_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_6_OFFSET_RANGE                 _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_6_OFFSET_ROW                   7

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_7_SHIFT                     _MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_7_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_7_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_7_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_7_ROW                       8
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_7_CLEAR                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_7_SET                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_7_SHIFT                  _MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_7_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_7_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_7_RANGE                  _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_7_ROW                    8
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_7_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_7_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_7_SHIFT                    _MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_7_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_7_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_7_RANGE                    _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_7_ROW                      8
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_7_CLEAR                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_7_SET                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_7_SHIFT                  _MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_7_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_7_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_7_RANGE                  _MK_SHIFT_CONST(28):_MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_7_ROW                    8
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_7_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_7_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_7_LENGTH_SHIFT                 _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_7_LENGTH_FIELD                 _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_7_LENGTH_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_7_LENGTH_RANGE                 _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_7_LENGTH_ROW                   8

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_7_SHIFT                        _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_7_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_7_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_7_RANGE                        _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_7_ROW                  8
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_7_DISABLE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_7_ENABLE                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_7_SHIFT                        _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_7_FIELD                        _MK_FIELD_CONST(0x7, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_7_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_7_RANGE                        _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_7_ROW                  8

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_7_OFFSET_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_7_OFFSET_FIELD                 _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_7_OFFSET_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_7_OFFSET_RANGE                 _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_7_OFFSET_ROW                   8

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE0_SHIFT                        _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE0_FIELD                        _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE0_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE0_ROW                  9

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ENPT_NUMBER_SHIFT                  _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ENPT_NUMBER_FIELD                  _MK_FIELD_CONST(0xf, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ENPT_NUMBER_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ENPT_NUMBER_RANGE                  _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ENPT_NUMBER_ROW                    9

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED9_0_SHIFT                  _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED9_0_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED9_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED9_0_RANGE                  _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED9_0_ROW                    9

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DEV_ADDRESS_SHIFT                  _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DEV_ADDRESS_FIELD                  _MK_FIELD_CONST(0x7f, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DEV_ADDRESS_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DEV_ADDRESS_RANGE                  _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DEV_ADDRESS_ROW                    9

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE1_SHIFT                        _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE1_FIELD                        _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE1_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE1_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE1_ROW                  10

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DIRECTION_SHIFT                    _MK_SHIFT_CONST(11)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DIRECTION_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DIRECTION_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DIRECTION_RANGE                    _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(11)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DIRECTION_ROW                      10
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DIRECTION_OUT                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DIRECTION_IN                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_MAX_PKT_SIZE_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_MAX_PKT_SIZE_FIELD                 _MK_FIELD_CONST(0x7ff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_MAX_PKT_SIZE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_MAX_PKT_SIZE_RANGE                 _MK_SHIFT_CONST(10):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_MAX_PKT_SIZE_ROW                   10

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE2_SHIFT                        _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE2_FIELD                        _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE2_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE2_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE2_ROW                  11

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED11_0_SHIFT                 _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED11_0_FIELD                 _MK_FIELD_CONST(0x3ff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED11_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED11_0_RANGE                 _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED11_0_ROW                   11

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_MULT_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_MULT_FIELD                 _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_MULT_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_MULT_RANGE                 _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_MULT_ROW                   11
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_MULT_RESERVED                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_MULT_MULTI_1                       _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_MULT_MULT_2                        _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_MULT_MULTI_3                       _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE3_SHIFT                        _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE3_FIELD                        _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE3_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE3_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE3_ROW                  12

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED12_0_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED12_0_FIELD                 _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED12_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED12_0_RANGE                 _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED12_0_ROW                   12

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE4_SHIFT                        _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE4_FIELD                        _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE4_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE4_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE4_ROW                  13

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED13_0_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED13_0_FIELD                 _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED13_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED13_0_RANGE                 _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED13_0_ROW                   13

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE5_SHIFT                        _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE5_FIELD                        _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE5_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE5_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE5_ROW                  14

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED14_0_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED14_0_FIELD                 _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED14_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED14_0_RANGE                 _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED14_0_ROW                   14

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE6_SHIFT                        _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE6_FIELD                        _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE6_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE6_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE6_ROW                  15

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED15_0_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED15_0_FIELD                 _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED15_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED15_0_RANGE                 _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED15_0_ROW                   15


// Packet USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_SIZE 32

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_NEXT_LINK_PTR_SHIFT                  _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_NEXT_LINK_PTR_FIELD                  _MK_FIELD_CONST(0x7ffffff, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_NEXT_LINK_PTR_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_NEXT_LINK_PTR_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_NEXT_LINK_PTR_ROW                    0

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED0_0_SHIFT                    _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED0_0_FIELD                    _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED0_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED0_0_RANGE                    _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED0_0_ROW                      0

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_QH_ITD_TYPE_SHIFT                    _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_QH_ITD_TYPE_FIELD                    _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_QH_ITD_TYPE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_QH_ITD_TYPE_RANGE                    _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_QH_ITD_TYPE_ROW                      0
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_QH_ITD_TYPE_ITD                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_QH_ITD_TYPE_QH                       _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_QH_ITD_TYPE_SITD                     _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_QH_ITD_TYPE_FSTN                     _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TERMINATE_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TERMINATE_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TERMINATE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TERMINATE_RANGE                      _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TERMINATE_ROW                        0
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TERMINATE_VALID_LINK_PTR                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TERMINATE_INVALID_LINK_PTR                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_DIRECTION_SHIFT                      _MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_DIRECTION_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_DIRECTION_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_DIRECTION_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_DIRECTION_ROW                        1
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_DIRECTION_OUT                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_DIRECTION_IN                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_PORT_NUMBER_SHIFT                    _MK_SHIFT_CONST(24)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_PORT_NUMBER_FIELD                    _MK_FIELD_CONST(0x7f, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_PORT_NUMBER_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_PORT_NUMBER_RANGE                    _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(24)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_PORT_NUMBER_ROW                      1

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED1_0_SHIFT                    _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED1_0_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED1_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED1_0_RANGE                    _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED1_0_ROW                      1

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_HUB_ADDR_SHIFT                       _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_HUB_ADDR_FIELD                       _MK_FIELD_CONST(0x7f, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_HUB_ADDR_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_HUB_ADDR_RANGE                       _MK_SHIFT_CONST(22):_MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_HUB_ADDR_ROW                 1

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED1_1_SHIFT                    _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED1_1_FIELD                    _MK_FIELD_CONST(0xf, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED1_1_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED1_1_RANGE                    _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED1_1_ROW                      1

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_ENPT_NUMBER_SHIFT                    _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_ENPT_NUMBER_FIELD                    _MK_FIELD_CONST(0xf, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_ENPT_NUMBER_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_ENPT_NUMBER_RANGE                    _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_ENPT_NUMBER_ROW                      1

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED1_2_SHIFT                    _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED1_2_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED1_2_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED1_2_RANGE                    _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED1_2_ROW                      1

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_DEV_ADDRESS_SHIFT                    _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_DEV_ADDRESS_FIELD                    _MK_FIELD_CONST(0x7f, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_DEV_ADDRESS_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_DEV_ADDRESS_RANGE                    _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_DEV_ADDRESS_ROW                      1

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED2_0_SHIFT                    _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED2_0_FIELD                    _MK_FIELD_CONST(0xffff, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED2_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED2_0_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED2_0_ROW                      2

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_UFRAME_C_MASK_SHIFT                  _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_UFRAME_C_MASK_FIELD                  _MK_FIELD_CONST(0xff, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_UFRAME_C_MASK_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_UFRAME_C_MASK_RANGE                  _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_UFRAME_C_MASK_ROW                    2

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_UFRAME_S_MASK_SHIFT                  _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_UFRAME_S_MASK_FIELD                  _MK_FIELD_CONST(0xff, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_UFRAME_S_MASK_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_UFRAME_S_MASK_RANGE                  _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_UFRAME_S_MASK_ROW                    2

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_IOC_SHIFT                    _MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_IOC_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_IOC_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_IOC_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_IOC_ROW                      3
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_IOC_DISABLE                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_IOC_ENABLE                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_SHIFT                    _MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_RANGE                    _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_ROW                      3

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED3_0_SHIFT                    _MK_SHIFT_CONST(26)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED3_0_FIELD                    _MK_FIELD_CONST(0xf, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED3_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED3_0_RANGE                    _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(26)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED3_0_ROW                      3

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TOTAL_BYTES_SHIFT                    _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TOTAL_BYTES_FIELD                    _MK_FIELD_CONST(0x3ff, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TOTAL_BYTES_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TOTAL_BYTES_RANGE                    _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TOTAL_BYTES_ROW                      3

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_C_PROG_MASK_SHIFT                    _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_C_PROG_MASK_FIELD                    _MK_FIELD_CONST(0xff, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_C_PROG_MASK_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_C_PROG_MASK_RANGE                    _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_C_PROG_MASK_ROW                      3

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_SHIFT                 _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_RANGE                 _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_ROW                   3
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_CLEAR                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_SET                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_ERROR_SHIFT                  _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_ERROR_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_ERROR_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_ERROR_RANGE                  _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_ERROR_ROW                    3
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_ERROR_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_ERROR_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_SHIFT                      _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_RANGE                      _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_ROW                        3
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_CLEAR                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_SET                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_SHIFT                        _MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_RANGE                        _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_ROW                  3
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_CLEAR                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_SET                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_SHIFT                      _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_RANGE                      _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_ROW                        3
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_CLEAR                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_SET                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_MISSED_MICRO_FRAME_SHIFT                     _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_MISSED_MICRO_FRAME_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_MISSED_MICRO_FRAME_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_MISSED_MICRO_FRAME_RANGE                     _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_MISSED_MICRO_FRAME_ROW                       3
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_MISSED_MICRO_FRAME_CLEAR                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_MISSED_MICRO_FRAME_SET                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_SPLIT_TRANS_STATE_SHIFT                      _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_SPLIT_TRANS_STATE_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_SPLIT_TRANS_STATE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_SPLIT_TRANS_STATE_RANGE                      _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_SPLIT_TRANS_STATE_ROW                        3
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_SPLIT_TRANS_STATE_DO_START_SPLIT                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_SPLIT_TRANS_STATE_DO_COMPLETE_SPLIT                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED3_1_SHIFT                    _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED3_1_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED3_1_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED3_1_RANGE                    _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED3_1_ROW                      3

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE0_SHIFT                  _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE0_FIELD                  _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE0_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE0_ROW                    4

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BUF_OFFSET_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BUF_OFFSET_FIELD                     _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BUF_OFFSET_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BUF_OFFSET_RANGE                     _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BUF_OFFSET_ROW                       4

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE1_SHIFT                  _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE1_FIELD                  _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE1_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE1_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE1_ROW                    5

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED5_0_SHIFT                    _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED5_0_FIELD                    _MK_FIELD_CONST(0x7f, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED5_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED5_0_RANGE                    _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED5_0_ROW                      5

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_POSITION_SHIFT                   _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_POSITION_FIELD                   _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_POSITION_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_POSITION_RANGE                   _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_POSITION_ROW                     5
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_POSITION_ALL                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_POSITION_BEGIN                   _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_POSITION_MID                     _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_POSITION_END                     _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_COUNT_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_COUNT_FIELD                      _MK_FIELD_CONST(0x7, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_COUNT_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_COUNT_RANGE                      _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_COUNT_ROW                        5

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_SITD_BACK_PTR_SHIFT                  _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_SITD_BACK_PTR_FIELD                  _MK_FIELD_CONST(0x7ffffff, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_SITD_BACK_PTR_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_SITD_BACK_PTR_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_SITD_BACK_PTR_ROW                    6

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED6_0_SHIFT                    _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED6_0_FIELD                    _MK_FIELD_CONST(0xf, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED6_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED6_0_RANGE                    _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED6_0_ROW                      6

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BP_TERMINATE_SHIFT                   _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BP_TERMINATE_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BP_TERMINATE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BP_TERMINATE_RANGE                   _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BP_TERMINATE_ROW                     6
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BP_TERMINATE_VALID_BACK_PTR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BP_TERMINATE_INVALID_BACK_PTR                        _MK_ENUM_CONST(1)


// Packet USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_SIZE 32

#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_NORMAL_PATH_LINK_PTR_SHIFT                      _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_NORMAL_PATH_LINK_PTR_FIELD                      _MK_FIELD_CONST(0x7ffffff, USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_NORMAL_PATH_LINK_PTR_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_NORMAL_PATH_LINK_PTR_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_NORMAL_PATH_LINK_PTR_ROW                        0

#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_RESERVED0_0_SHIFT                       _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_RESERVED0_0_FIELD                       _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_RESERVED0_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_RESERVED0_0_RANGE                       _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_RESERVED0_0_ROW                 0

#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_QH_ITD_TYPE_SHIFT                       _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_QH_ITD_TYPE_FIELD                       _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_QH_ITD_TYPE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_QH_ITD_TYPE_RANGE                       _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_QH_ITD_TYPE_ROW                 0
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_QH_ITD_TYPE_ITD                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_QH_ITD_TYPE_QH                  _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_QH_ITD_TYPE_SITD                        _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_QH_ITD_TYPE_FSTN                        _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_TERMINATE_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_TERMINATE_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_TERMINATE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_TERMINATE_RANGE                 _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_TERMINATE_ROW                   0
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_TERMINATE_VALID_LINK_PTR                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_TERMINATE_INVALID_LINK_PTR                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_BACK_PATH_LINK_PTR_SHIFT                        _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_BACK_PATH_LINK_PTR_FIELD                        _MK_FIELD_CONST(0x7ffffff, USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_BACK_PATH_LINK_PTR_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_BACK_PATH_LINK_PTR_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_BACK_PATH_LINK_PTR_ROW                  1

#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_RESERVED1_0_SHIFT                       _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_RESERVED1_0_FIELD                       _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_RESERVED1_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_RESERVED1_0_RANGE                       _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_RESERVED1_0_ROW                 1

#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_BP_QH_ITD_TYPE_SHIFT                    _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_BP_QH_ITD_TYPE_FIELD                    _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_BP_QH_ITD_TYPE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_BP_QH_ITD_TYPE_RANGE                    _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_BP_QH_ITD_TYPE_ROW                      1
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_BP_QH_ITD_TYPE_ITD                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_BP_QH_ITD_TYPE_QH                       _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_BP_QH_ITD_TYPE_SITD                     _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_BP_QH_ITD_TYPE_FSTN                     _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_BP_TERMINATE_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_BP_TERMINATE_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_BP_TERMINATE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_BP_TERMINATE_RANGE                      _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_BP_TERMINATE_ROW                        1
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_BP_TERMINATE_VALID_LINK_PTR                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_BP_TERMINATE_INVALID_LINK_PTR                   _MK_ENUM_CONST(1)


// Register USB2_IF_USB_SUSP_CTRL_0  
#define USB2_IF_USB_SUSP_CTRL_0                 _MK_ADDR_CONST(0x400)
#define USB2_IF_USB_SUSP_CTRL_0_SECURE                  0x0
#define USB2_IF_USB_SUSP_CTRL_0_WORD_COUNT                      0x1
#define USB2_IF_USB_SUSP_CTRL_0_RESET_VAL                       _MK_MASK_CONST(0x1f04800)
#define USB2_IF_USB_SUSP_CTRL_0_RESET_MASK                      _MK_MASK_CONST(0x7ff7fff)
#define USB2_IF_USB_SUSP_CTRL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define USB2_IF_USB_SUSP_CTRL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define USB2_IF_USB_SUSP_CTRL_0_READ_MASK                       _MK_MASK_CONST(0x7ff7fff)
#define USB2_IF_USB_SUSP_CTRL_0_WRITE_MASK                      _MK_MASK_CONST(0x7ff7e3e)
#define USB2_IF_USB_SUSP_CTRL_0_FAST_WAKEUP_RESP_SHIFT                  _MK_SHIFT_CONST(26)
#define USB2_IF_USB_SUSP_CTRL_0_FAST_WAKEUP_RESP_FIELD                  _MK_FIELD_CONST(0x1, USB2_IF_USB_SUSP_CTRL_0_FAST_WAKEUP_RESP_SHIFT)
#define USB2_IF_USB_SUSP_CTRL_0_FAST_WAKEUP_RESP_RANGE                  26:26
#define USB2_IF_USB_SUSP_CTRL_0_FAST_WAKEUP_RESP_WOFFSET                        0x0
#define USB2_IF_USB_SUSP_CTRL_0_FAST_WAKEUP_RESP_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_IF_USB_SUSP_CTRL_0_FAST_WAKEUP_RESP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_IF_USB_SUSP_CTRL_0_FAST_WAKEUP_RESP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_IF_USB_SUSP_CTRL_0_FAST_WAKEUP_RESP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_IF_USB_SUSP_CTRL_0_FAST_WAKEUP_RESP_DISABLE                        _MK_ENUM_CONST(0)
#define USB2_IF_USB_SUSP_CTRL_0_FAST_WAKEUP_RESP_ENABLE                 _MK_ENUM_CONST(1)

#define USB2_IF_USB_SUSP_CTRL_0_UTMIP_SUSPL1_SET_SHIFT                  _MK_SHIFT_CONST(25)
#define USB2_IF_USB_SUSP_CTRL_0_UTMIP_SUSPL1_SET_FIELD                  _MK_FIELD_CONST(0x1, USB2_IF_USB_SUSP_CTRL_0_UTMIP_SUSPL1_SET_SHIFT)
#define USB2_IF_USB_SUSP_CTRL_0_UTMIP_SUSPL1_SET_RANGE                  25:25
#define USB2_IF_USB_SUSP_CTRL_0_UTMIP_SUSPL1_SET_WOFFSET                        0x0
#define USB2_IF_USB_SUSP_CTRL_0_UTMIP_SUSPL1_SET_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_IF_USB_SUSP_CTRL_0_UTMIP_SUSPL1_SET_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_IF_USB_SUSP_CTRL_0_UTMIP_SUSPL1_SET_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_IF_USB_SUSP_CTRL_0_UTMIP_SUSPL1_SET_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_IF_USB_SUSP_CTRL_0_UTMIP_SUSPL1_SET_DISABLE                        _MK_ENUM_CONST(0)
#define USB2_IF_USB_SUSP_CTRL_0_UTMIP_SUSPL1_SET_ENABLE                 _MK_ENUM_CONST(1)

#define USB2_IF_USB_SUSP_CTRL_0_ULPI_PADS_CLKEN_RESET_SHIFT                     _MK_SHIFT_CONST(24)
#define USB2_IF_USB_SUSP_CTRL_0_ULPI_PADS_CLKEN_RESET_FIELD                     _MK_FIELD_CONST(0x1, USB2_IF_USB_SUSP_CTRL_0_ULPI_PADS_CLKEN_RESET_SHIFT)
#define USB2_IF_USB_SUSP_CTRL_0_ULPI_PADS_CLKEN_RESET_RANGE                     24:24
#define USB2_IF_USB_SUSP_CTRL_0_ULPI_PADS_CLKEN_RESET_WOFFSET                   0x0
#define USB2_IF_USB_SUSP_CTRL_0_ULPI_PADS_CLKEN_RESET_DEFAULT                   _MK_MASK_CONST(0x1)
#define USB2_IF_USB_SUSP_CTRL_0_ULPI_PADS_CLKEN_RESET_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_IF_USB_SUSP_CTRL_0_ULPI_PADS_CLKEN_RESET_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_IF_USB_SUSP_CTRL_0_ULPI_PADS_CLKEN_RESET_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_IF_USB_SUSP_CTRL_0_ULPI_PADS_CLKEN_RESET_DISABLE                   _MK_ENUM_CONST(0)
#define USB2_IF_USB_SUSP_CTRL_0_ULPI_PADS_CLKEN_RESET_ENABLE                    _MK_ENUM_CONST(1)

#define USB2_IF_USB_SUSP_CTRL_0_ULPI_PADS_RESET_SHIFT                   _MK_SHIFT_CONST(23)
#define USB2_IF_USB_SUSP_CTRL_0_ULPI_PADS_RESET_FIELD                   _MK_FIELD_CONST(0x1, USB2_IF_USB_SUSP_CTRL_0_ULPI_PADS_RESET_SHIFT)
#define USB2_IF_USB_SUSP_CTRL_0_ULPI_PADS_RESET_RANGE                   23:23
#define USB2_IF_USB_SUSP_CTRL_0_ULPI_PADS_RESET_WOFFSET                 0x0
#define USB2_IF_USB_SUSP_CTRL_0_ULPI_PADS_RESET_DEFAULT                 _MK_MASK_CONST(0x1)
#define USB2_IF_USB_SUSP_CTRL_0_ULPI_PADS_RESET_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_IF_USB_SUSP_CTRL_0_ULPI_PADS_RESET_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_IF_USB_SUSP_CTRL_0_ULPI_PADS_RESET_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_IF_USB_SUSP_CTRL_0_ULPI_PADS_RESET_DISABLE                 _MK_ENUM_CONST(0)
#define USB2_IF_USB_SUSP_CTRL_0_ULPI_PADS_RESET_ENABLE                  _MK_ENUM_CONST(1)

#define USB2_IF_USB_SUSP_CTRL_0_ULPIS2S_LINE_RESET_SHIFT                        _MK_SHIFT_CONST(22)
#define USB2_IF_USB_SUSP_CTRL_0_ULPIS2S_LINE_RESET_FIELD                        _MK_FIELD_CONST(0x1, USB2_IF_USB_SUSP_CTRL_0_ULPIS2S_LINE_RESET_SHIFT)
#define USB2_IF_USB_SUSP_CTRL_0_ULPIS2S_LINE_RESET_RANGE                        22:22
#define USB2_IF_USB_SUSP_CTRL_0_ULPIS2S_LINE_RESET_WOFFSET                      0x0
#define USB2_IF_USB_SUSP_CTRL_0_ULPIS2S_LINE_RESET_DEFAULT                      _MK_MASK_CONST(0x1)
#define USB2_IF_USB_SUSP_CTRL_0_ULPIS2S_LINE_RESET_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_IF_USB_SUSP_CTRL_0_ULPIS2S_LINE_RESET_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_IF_USB_SUSP_CTRL_0_ULPIS2S_LINE_RESET_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_IF_USB_SUSP_CTRL_0_ULPIS2S_LINE_RESET_DISABLE                      _MK_ENUM_CONST(0)
#define USB2_IF_USB_SUSP_CTRL_0_ULPIS2S_LINE_RESET_ENABLE                       _MK_ENUM_CONST(1)

#define USB2_IF_USB_SUSP_CTRL_0_ULPIS2S_SLV1_RESET_SHIFT                        _MK_SHIFT_CONST(21)
#define USB2_IF_USB_SUSP_CTRL_0_ULPIS2S_SLV1_RESET_FIELD                        _MK_FIELD_CONST(0x1, USB2_IF_USB_SUSP_CTRL_0_ULPIS2S_SLV1_RESET_SHIFT)
#define USB2_IF_USB_SUSP_CTRL_0_ULPIS2S_SLV1_RESET_RANGE                        21:21
#define USB2_IF_USB_SUSP_CTRL_0_ULPIS2S_SLV1_RESET_WOFFSET                      0x0
#define USB2_IF_USB_SUSP_CTRL_0_ULPIS2S_SLV1_RESET_DEFAULT                      _MK_MASK_CONST(0x1)
#define USB2_IF_USB_SUSP_CTRL_0_ULPIS2S_SLV1_RESET_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_IF_USB_SUSP_CTRL_0_ULPIS2S_SLV1_RESET_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_IF_USB_SUSP_CTRL_0_ULPIS2S_SLV1_RESET_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_IF_USB_SUSP_CTRL_0_ULPIS2S_SLV1_RESET_DISABLE                      _MK_ENUM_CONST(0)
#define USB2_IF_USB_SUSP_CTRL_0_ULPIS2S_SLV1_RESET_ENABLE                       _MK_ENUM_CONST(1)

#define USB2_IF_USB_SUSP_CTRL_0_ULPIS2S_SLV0_RESET_SHIFT                        _MK_SHIFT_CONST(20)
#define USB2_IF_USB_SUSP_CTRL_0_ULPIS2S_SLV0_RESET_FIELD                        _MK_FIELD_CONST(0x1, USB2_IF_USB_SUSP_CTRL_0_ULPIS2S_SLV0_RESET_SHIFT)
#define USB2_IF_USB_SUSP_CTRL_0_ULPIS2S_SLV0_RESET_RANGE                        20:20
#define USB2_IF_USB_SUSP_CTRL_0_ULPIS2S_SLV0_RESET_WOFFSET                      0x0
#define USB2_IF_USB_SUSP_CTRL_0_ULPIS2S_SLV0_RESET_DEFAULT                      _MK_MASK_CONST(0x1)
#define USB2_IF_USB_SUSP_CTRL_0_ULPIS2S_SLV0_RESET_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_IF_USB_SUSP_CTRL_0_ULPIS2S_SLV0_RESET_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_IF_USB_SUSP_CTRL_0_ULPIS2S_SLV0_RESET_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_IF_USB_SUSP_CTRL_0_ULPIS2S_SLV0_RESET_DISABLE                      _MK_ENUM_CONST(0)
#define USB2_IF_USB_SUSP_CTRL_0_ULPIS2S_SLV0_RESET_ENABLE                       _MK_ENUM_CONST(1)

#define USB2_IF_USB_SUSP_CTRL_0_UHSIC_PHY_ENB_SHIFT                     _MK_SHIFT_CONST(19)
#define USB2_IF_USB_SUSP_CTRL_0_UHSIC_PHY_ENB_FIELD                     _MK_FIELD_CONST(0x1, USB2_IF_USB_SUSP_CTRL_0_UHSIC_PHY_ENB_SHIFT)
#define USB2_IF_USB_SUSP_CTRL_0_UHSIC_PHY_ENB_RANGE                     19:19
#define USB2_IF_USB_SUSP_CTRL_0_UHSIC_PHY_ENB_WOFFSET                   0x0
#define USB2_IF_USB_SUSP_CTRL_0_UHSIC_PHY_ENB_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_IF_USB_SUSP_CTRL_0_UHSIC_PHY_ENB_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_IF_USB_SUSP_CTRL_0_UHSIC_PHY_ENB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_IF_USB_SUSP_CTRL_0_UHSIC_PHY_ENB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_IF_USB_SUSP_CTRL_0_UHSIC_PHY_ENB_DISABLE                   _MK_ENUM_CONST(0)
#define USB2_IF_USB_SUSP_CTRL_0_UHSIC_PHY_ENB_ENABLE                    _MK_ENUM_CONST(1)

#define USB2_IF_USB_SUSP_CTRL_0_USB_WAKEUP_DEBOUNCE_COUNT_SHIFT                 _MK_SHIFT_CONST(16)
#define USB2_IF_USB_SUSP_CTRL_0_USB_WAKEUP_DEBOUNCE_COUNT_FIELD                 _MK_FIELD_CONST(0x7, USB2_IF_USB_SUSP_CTRL_0_USB_WAKEUP_DEBOUNCE_COUNT_SHIFT)
#define USB2_IF_USB_SUSP_CTRL_0_USB_WAKEUP_DEBOUNCE_COUNT_RANGE                 18:16
#define USB2_IF_USB_SUSP_CTRL_0_USB_WAKEUP_DEBOUNCE_COUNT_WOFFSET                       0x0
#define USB2_IF_USB_SUSP_CTRL_0_USB_WAKEUP_DEBOUNCE_COUNT_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_IF_USB_SUSP_CTRL_0_USB_WAKEUP_DEBOUNCE_COUNT_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define USB2_IF_USB_SUSP_CTRL_0_USB_WAKEUP_DEBOUNCE_COUNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_IF_USB_SUSP_CTRL_0_USB_WAKEUP_DEBOUNCE_COUNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_IF_USB_SUSP_CTRL_0_UHSIC_RESET_SHIFT                       _MK_SHIFT_CONST(14)
#define USB2_IF_USB_SUSP_CTRL_0_UHSIC_RESET_FIELD                       _MK_FIELD_CONST(0x1, USB2_IF_USB_SUSP_CTRL_0_UHSIC_RESET_SHIFT)
#define USB2_IF_USB_SUSP_CTRL_0_UHSIC_RESET_RANGE                       14:14
#define USB2_IF_USB_SUSP_CTRL_0_UHSIC_RESET_WOFFSET                     0x0
#define USB2_IF_USB_SUSP_CTRL_0_UHSIC_RESET_DEFAULT                     _MK_MASK_CONST(0x1)
#define USB2_IF_USB_SUSP_CTRL_0_UHSIC_RESET_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_IF_USB_SUSP_CTRL_0_UHSIC_RESET_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_IF_USB_SUSP_CTRL_0_UHSIC_RESET_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_IF_USB_SUSP_CTRL_0_UHSIC_RESET_DISABLE                     _MK_ENUM_CONST(0)
#define USB2_IF_USB_SUSP_CTRL_0_UHSIC_RESET_ENABLE                      _MK_ENUM_CONST(1)

#define USB2_IF_USB_SUSP_CTRL_0_ULPI_PHY_ENB_SHIFT                      _MK_SHIFT_CONST(13)
#define USB2_IF_USB_SUSP_CTRL_0_ULPI_PHY_ENB_FIELD                      _MK_FIELD_CONST(0x1, USB2_IF_USB_SUSP_CTRL_0_ULPI_PHY_ENB_SHIFT)
#define USB2_IF_USB_SUSP_CTRL_0_ULPI_PHY_ENB_RANGE                      13:13
#define USB2_IF_USB_SUSP_CTRL_0_ULPI_PHY_ENB_WOFFSET                    0x0
#define USB2_IF_USB_SUSP_CTRL_0_ULPI_PHY_ENB_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_IF_USB_SUSP_CTRL_0_ULPI_PHY_ENB_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_IF_USB_SUSP_CTRL_0_ULPI_PHY_ENB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_IF_USB_SUSP_CTRL_0_ULPI_PHY_ENB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_IF_USB_SUSP_CTRL_0_ULPI_PHY_ENB_DISABLE                    _MK_ENUM_CONST(0)
#define USB2_IF_USB_SUSP_CTRL_0_ULPI_PHY_ENB_ENABLE                     _MK_ENUM_CONST(1)

#define USB2_IF_USB_SUSP_CTRL_0_UTMIP_PHY_ENB_SHIFT                     _MK_SHIFT_CONST(12)
#define USB2_IF_USB_SUSP_CTRL_0_UTMIP_PHY_ENB_FIELD                     _MK_FIELD_CONST(0x1, USB2_IF_USB_SUSP_CTRL_0_UTMIP_PHY_ENB_SHIFT)
#define USB2_IF_USB_SUSP_CTRL_0_UTMIP_PHY_ENB_RANGE                     12:12
#define USB2_IF_USB_SUSP_CTRL_0_UTMIP_PHY_ENB_WOFFSET                   0x0
#define USB2_IF_USB_SUSP_CTRL_0_UTMIP_PHY_ENB_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_IF_USB_SUSP_CTRL_0_UTMIP_PHY_ENB_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_IF_USB_SUSP_CTRL_0_UTMIP_PHY_ENB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_IF_USB_SUSP_CTRL_0_UTMIP_PHY_ENB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_IF_USB_SUSP_CTRL_0_UTMIP_PHY_ENB_DISABLE                   _MK_ENUM_CONST(0)
#define USB2_IF_USB_SUSP_CTRL_0_UTMIP_PHY_ENB_ENABLE                    _MK_ENUM_CONST(1)

#define USB2_IF_USB_SUSP_CTRL_0_UTMIP_RESET_SHIFT                       _MK_SHIFT_CONST(11)
#define USB2_IF_USB_SUSP_CTRL_0_UTMIP_RESET_FIELD                       _MK_FIELD_CONST(0x1, USB2_IF_USB_SUSP_CTRL_0_UTMIP_RESET_SHIFT)
#define USB2_IF_USB_SUSP_CTRL_0_UTMIP_RESET_RANGE                       11:11
#define USB2_IF_USB_SUSP_CTRL_0_UTMIP_RESET_WOFFSET                     0x0
#define USB2_IF_USB_SUSP_CTRL_0_UTMIP_RESET_DEFAULT                     _MK_MASK_CONST(0x1)
#define USB2_IF_USB_SUSP_CTRL_0_UTMIP_RESET_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_IF_USB_SUSP_CTRL_0_UTMIP_RESET_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_IF_USB_SUSP_CTRL_0_UTMIP_RESET_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_IF_USB_SUSP_CTRL_0_UTMIP_RESET_DISABLE                     _MK_ENUM_CONST(0)
#define USB2_IF_USB_SUSP_CTRL_0_UTMIP_RESET_ENABLE                      _MK_ENUM_CONST(1)

#define USB2_IF_USB_SUSP_CTRL_0_USB_SUSP_POL_SHIFT                      _MK_SHIFT_CONST(10)
#define USB2_IF_USB_SUSP_CTRL_0_USB_SUSP_POL_FIELD                      _MK_FIELD_CONST(0x1, USB2_IF_USB_SUSP_CTRL_0_USB_SUSP_POL_SHIFT)
#define USB2_IF_USB_SUSP_CTRL_0_USB_SUSP_POL_RANGE                      10:10
#define USB2_IF_USB_SUSP_CTRL_0_USB_SUSP_POL_WOFFSET                    0x0
#define USB2_IF_USB_SUSP_CTRL_0_USB_SUSP_POL_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_IF_USB_SUSP_CTRL_0_USB_SUSP_POL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_IF_USB_SUSP_CTRL_0_USB_SUSP_POL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_IF_USB_SUSP_CTRL_0_USB_SUSP_POL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_IF_USB_SUSP_CTRL_0_USB_SUSP_POL_ACTIVE_LOW                 _MK_ENUM_CONST(0)
#define USB2_IF_USB_SUSP_CTRL_0_USB_SUSP_POL_ACTIVE_HIGH                        _MK_ENUM_CONST(1)

#define USB2_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_INT_ENB_SHIFT                 _MK_SHIFT_CONST(9)
#define USB2_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_INT_ENB_FIELD                 _MK_FIELD_CONST(0x1, USB2_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_INT_ENB_SHIFT)
#define USB2_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_INT_ENB_RANGE                 9:9
#define USB2_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_INT_ENB_WOFFSET                       0x0
#define USB2_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_INT_ENB_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_INT_ENB_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_INT_ENB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_INT_ENB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_INT_ENB_DISABLE                       _MK_ENUM_CONST(0)
#define USB2_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_INT_ENB_ENABLE                        _MK_ENUM_CONST(1)

#define USB2_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_INT_STS_SHIFT                 _MK_SHIFT_CONST(8)
#define USB2_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_INT_STS_FIELD                 _MK_FIELD_CONST(0x1, USB2_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_INT_STS_SHIFT)
#define USB2_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_INT_STS_RANGE                 8:8
#define USB2_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_INT_STS_WOFFSET                       0x0
#define USB2_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_INT_STS_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_INT_STS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_INT_STS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_INT_STS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_INT_STS_UNSET                 _MK_ENUM_CONST(0)
#define USB2_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_INT_STS_SET                   _MK_ENUM_CONST(1)

#define USB2_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_SHIFT                 _MK_SHIFT_CONST(7)
#define USB2_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_FIELD                 _MK_FIELD_CONST(0x1, USB2_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_SHIFT)
#define USB2_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_RANGE                 7:7
#define USB2_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_WOFFSET                       0x0
#define USB2_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_UNSET                 _MK_ENUM_CONST(0)
#define USB2_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_SET                   _MK_ENUM_CONST(1)

#define USB2_IF_USB_SUSP_CTRL_0_USB_CLKEN_SHIFT                 _MK_SHIFT_CONST(6)
#define USB2_IF_USB_SUSP_CTRL_0_USB_CLKEN_FIELD                 _MK_FIELD_CONST(0x1, USB2_IF_USB_SUSP_CTRL_0_USB_CLKEN_SHIFT)
#define USB2_IF_USB_SUSP_CTRL_0_USB_CLKEN_RANGE                 6:6
#define USB2_IF_USB_SUSP_CTRL_0_USB_CLKEN_WOFFSET                       0x0
#define USB2_IF_USB_SUSP_CTRL_0_USB_CLKEN_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_IF_USB_SUSP_CTRL_0_USB_CLKEN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_IF_USB_SUSP_CTRL_0_USB_CLKEN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_IF_USB_SUSP_CTRL_0_USB_CLKEN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_IF_USB_SUSP_CTRL_0_USB_CLKEN_UNSET                 _MK_ENUM_CONST(0)
#define USB2_IF_USB_SUSP_CTRL_0_USB_CLKEN_SET                   _MK_ENUM_CONST(1)

#define USB2_IF_USB_SUSP_CTRL_0_USB_SUSP_CLR_SHIFT                      _MK_SHIFT_CONST(5)
#define USB2_IF_USB_SUSP_CTRL_0_USB_SUSP_CLR_FIELD                      _MK_FIELD_CONST(0x1, USB2_IF_USB_SUSP_CTRL_0_USB_SUSP_CLR_SHIFT)
#define USB2_IF_USB_SUSP_CTRL_0_USB_SUSP_CLR_RANGE                      5:5
#define USB2_IF_USB_SUSP_CTRL_0_USB_SUSP_CLR_WOFFSET                    0x0
#define USB2_IF_USB_SUSP_CTRL_0_USB_SUSP_CLR_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_IF_USB_SUSP_CTRL_0_USB_SUSP_CLR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_IF_USB_SUSP_CTRL_0_USB_SUSP_CLR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_IF_USB_SUSP_CTRL_0_USB_SUSP_CLR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_IF_USB_SUSP_CTRL_0_USB_SUSP_CLR_UNSET                      _MK_ENUM_CONST(0)
#define USB2_IF_USB_SUSP_CTRL_0_USB_SUSP_CLR_SET                        _MK_ENUM_CONST(1)

#define USB2_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_DISCON_EN_DEV_SHIFT                 _MK_SHIFT_CONST(4)
#define USB2_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_DISCON_EN_DEV_FIELD                 _MK_FIELD_CONST(0x1, USB2_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_DISCON_EN_DEV_SHIFT)
#define USB2_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_DISCON_EN_DEV_RANGE                 4:4
#define USB2_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_DISCON_EN_DEV_WOFFSET                       0x0
#define USB2_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_DISCON_EN_DEV_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_DISCON_EN_DEV_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_DISCON_EN_DEV_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_DISCON_EN_DEV_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_DISCON_EN_DEV_DISABLE                       _MK_ENUM_CONST(0)
#define USB2_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_DISCON_EN_DEV_ENABLE                        _MK_ENUM_CONST(1)

#define USB2_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_CNNT_EN_DEV_SHIFT                   _MK_SHIFT_CONST(3)
#define USB2_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_CNNT_EN_DEV_FIELD                   _MK_FIELD_CONST(0x1, USB2_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_CNNT_EN_DEV_SHIFT)
#define USB2_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_CNNT_EN_DEV_RANGE                   3:3
#define USB2_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_CNNT_EN_DEV_WOFFSET                 0x0
#define USB2_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_CNNT_EN_DEV_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_CNNT_EN_DEV_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_CNNT_EN_DEV_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_CNNT_EN_DEV_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_CNNT_EN_DEV_DISABLE                 _MK_ENUM_CONST(0)
#define USB2_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_CNNT_EN_DEV_ENABLE                  _MK_ENUM_CONST(1)

#define USB2_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_RESUME_EN_SHIFT                     _MK_SHIFT_CONST(2)
#define USB2_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_RESUME_EN_FIELD                     _MK_FIELD_CONST(0x1, USB2_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_RESUME_EN_SHIFT)
#define USB2_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_RESUME_EN_RANGE                     2:2
#define USB2_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_RESUME_EN_WOFFSET                   0x0
#define USB2_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_RESUME_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_RESUME_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_RESUME_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_RESUME_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_RESUME_EN_DISABLE                   _MK_ENUM_CONST(0)
#define USB2_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_RESUME_EN_ENABLE                    _MK_ENUM_CONST(1)

#define USB2_IF_USB_SUSP_CTRL_0_USB_WAKEUP_INT_ENB_SHIFT                        _MK_SHIFT_CONST(1)
#define USB2_IF_USB_SUSP_CTRL_0_USB_WAKEUP_INT_ENB_FIELD                        _MK_FIELD_CONST(0x1, USB2_IF_USB_SUSP_CTRL_0_USB_WAKEUP_INT_ENB_SHIFT)
#define USB2_IF_USB_SUSP_CTRL_0_USB_WAKEUP_INT_ENB_RANGE                        1:1
#define USB2_IF_USB_SUSP_CTRL_0_USB_WAKEUP_INT_ENB_WOFFSET                      0x0
#define USB2_IF_USB_SUSP_CTRL_0_USB_WAKEUP_INT_ENB_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_IF_USB_SUSP_CTRL_0_USB_WAKEUP_INT_ENB_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_IF_USB_SUSP_CTRL_0_USB_WAKEUP_INT_ENB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_IF_USB_SUSP_CTRL_0_USB_WAKEUP_INT_ENB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_IF_USB_SUSP_CTRL_0_USB_WAKEUP_INT_ENB_DISABLE                      _MK_ENUM_CONST(0)
#define USB2_IF_USB_SUSP_CTRL_0_USB_WAKEUP_INT_ENB_ENABLE                       _MK_ENUM_CONST(1)

#define USB2_IF_USB_SUSP_CTRL_0_USB_WAKEUP_INT_STS_SHIFT                        _MK_SHIFT_CONST(0)
#define USB2_IF_USB_SUSP_CTRL_0_USB_WAKEUP_INT_STS_FIELD                        _MK_FIELD_CONST(0x1, USB2_IF_USB_SUSP_CTRL_0_USB_WAKEUP_INT_STS_SHIFT)
#define USB2_IF_USB_SUSP_CTRL_0_USB_WAKEUP_INT_STS_RANGE                        0:0
#define USB2_IF_USB_SUSP_CTRL_0_USB_WAKEUP_INT_STS_WOFFSET                      0x0
#define USB2_IF_USB_SUSP_CTRL_0_USB_WAKEUP_INT_STS_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_IF_USB_SUSP_CTRL_0_USB_WAKEUP_INT_STS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_IF_USB_SUSP_CTRL_0_USB_WAKEUP_INT_STS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_IF_USB_SUSP_CTRL_0_USB_WAKEUP_INT_STS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_IF_USB_SUSP_CTRL_0_USB_WAKEUP_INT_STS_UNSET                        _MK_ENUM_CONST(0)
#define USB2_IF_USB_SUSP_CTRL_0_USB_WAKEUP_INT_STS_SET                  _MK_ENUM_CONST(1)


// Register USB2_IF_USB_PHY_VBUS_SENSORS_0  
#define USB2_IF_USB_PHY_VBUS_SENSORS_0                  _MK_ADDR_CONST(0x404)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_SECURE                   0x0
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_WORD_COUNT                       0x1
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_RESET_MASK                       _MK_MASK_CONST(0x7f7f7f7f)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_READ_MASK                        _MK_MASK_CONST(0x7f7f7f7f)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_WRITE_MASK                       _MK_MASK_CONST(0x79797979)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_WAKEUP_EN_SHIFT                       _MK_SHIFT_CONST(30)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_WAKEUP_EN_FIELD                       _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_WAKEUP_EN_SHIFT)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_WAKEUP_EN_RANGE                       30:30
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_WAKEUP_EN_WOFFSET                     0x0
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_WAKEUP_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_WAKEUP_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_WAKEUP_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_WAKEUP_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_WAKEUP_EN_DISABLE                     _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_WAKEUP_EN_ENABLE                      _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_DEB_SEL_B_SHIFT                       _MK_SHIFT_CONST(29)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_DEB_SEL_B_FIELD                       _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_DEB_SEL_B_SHIFT)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_DEB_SEL_B_RANGE                       29:29
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_DEB_SEL_B_WOFFSET                     0x0
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_DEB_SEL_B_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_DEB_SEL_B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_DEB_SEL_B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_DEB_SEL_B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_DEB_SEL_B_SEL_A                       _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_DEB_SEL_B_SEL_B                       _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_SW_VALUE_SHIFT                        _MK_SHIFT_CONST(28)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_SW_VALUE_FIELD                        _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_SW_VALUE_SHIFT)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_SW_VALUE_RANGE                        28:28
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_SW_VALUE_WOFFSET                      0x0
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_SW_VALUE_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_SW_VALUE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_SW_VALUE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_SW_VALUE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_SW_VALUE_UNSET                        _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_SW_VALUE_SET                  _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_SW_EN_SHIFT                   _MK_SHIFT_CONST(27)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_SW_EN_FIELD                   _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_SW_EN_SHIFT)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_SW_EN_RANGE                   27:27
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_SW_EN_WOFFSET                 0x0
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_SW_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_SW_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_SW_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_SW_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_SW_EN_DISABLE                 _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_SW_EN_ENABLE                  _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_STS_SHIFT                     _MK_SHIFT_CONST(26)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_STS_FIELD                     _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_STS_SHIFT)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_STS_RANGE                     26:26
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_STS_WOFFSET                   0x0
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_STS_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_STS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_STS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_STS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_STS_UNSET                     _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_STS_SET                       _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_CHG_DET_SHIFT                 _MK_SHIFT_CONST(25)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_CHG_DET_FIELD                 _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_CHG_DET_SHIFT)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_CHG_DET_RANGE                 25:25
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_CHG_DET_WOFFSET                       0x0
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_CHG_DET_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_CHG_DET_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_CHG_DET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_CHG_DET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_CHG_DET_UNSET                 _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_CHG_DET_SET                   _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_INT_EN_SHIFT                  _MK_SHIFT_CONST(24)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_INT_EN_FIELD                  _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_INT_EN_SHIFT)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_INT_EN_RANGE                  24:24
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_INT_EN_WOFFSET                        0x0
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_INT_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_INT_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_INT_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_INT_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_INT_EN_DISABLE                        _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_INT_EN_ENABLE                 _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_WAKEUP_EN_SHIFT                       _MK_SHIFT_CONST(22)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_WAKEUP_EN_FIELD                       _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_WAKEUP_EN_SHIFT)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_WAKEUP_EN_RANGE                       22:22
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_WAKEUP_EN_WOFFSET                     0x0
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_WAKEUP_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_WAKEUP_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_WAKEUP_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_WAKEUP_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_WAKEUP_EN_DISABLE                     _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_WAKEUP_EN_ENABLE                      _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_DEB_SEL_B_SHIFT                       _MK_SHIFT_CONST(21)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_DEB_SEL_B_FIELD                       _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_DEB_SEL_B_SHIFT)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_DEB_SEL_B_RANGE                       21:21
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_DEB_SEL_B_WOFFSET                     0x0
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_DEB_SEL_B_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_DEB_SEL_B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_DEB_SEL_B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_DEB_SEL_B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_DEB_SEL_B_SEL_A                       _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_DEB_SEL_B_SEL_B                       _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_SW_VALUE_SHIFT                        _MK_SHIFT_CONST(20)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_SW_VALUE_FIELD                        _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_SW_VALUE_SHIFT)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_SW_VALUE_RANGE                        20:20
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_SW_VALUE_WOFFSET                      0x0
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_SW_VALUE_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_SW_VALUE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_SW_VALUE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_SW_VALUE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_SW_VALUE_UNSET                        _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_SW_VALUE_SET                  _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_SW_EN_SHIFT                   _MK_SHIFT_CONST(19)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_SW_EN_FIELD                   _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_SW_EN_SHIFT)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_SW_EN_RANGE                   19:19
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_SW_EN_WOFFSET                 0x0
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_SW_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_SW_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_SW_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_SW_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_SW_EN_DISABLE                 _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_SW_EN_ENABLE                  _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_STS_SHIFT                     _MK_SHIFT_CONST(18)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_STS_FIELD                     _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_STS_SHIFT)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_STS_RANGE                     18:18
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_STS_WOFFSET                   0x0
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_STS_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_STS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_STS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_STS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_STS_UNSET                     _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_STS_SET                       _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_CHG_DET_SHIFT                 _MK_SHIFT_CONST(17)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_CHG_DET_FIELD                 _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_CHG_DET_SHIFT)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_CHG_DET_RANGE                 17:17
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_CHG_DET_WOFFSET                       0x0
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_CHG_DET_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_CHG_DET_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_CHG_DET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_CHG_DET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_CHG_DET_UNSET                 _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_CHG_DET_SET                   _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_INT_EN_SHIFT                  _MK_SHIFT_CONST(16)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_INT_EN_FIELD                  _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_INT_EN_SHIFT)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_INT_EN_RANGE                  16:16
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_INT_EN_WOFFSET                        0x0
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_INT_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_INT_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_INT_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_INT_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_INT_EN_DISABLE                        _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_INT_EN_ENABLE                 _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_WAKEUP_EN_SHIFT                       _MK_SHIFT_CONST(14)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_WAKEUP_EN_FIELD                       _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_WAKEUP_EN_SHIFT)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_WAKEUP_EN_RANGE                       14:14
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_WAKEUP_EN_WOFFSET                     0x0
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_WAKEUP_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_WAKEUP_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_WAKEUP_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_WAKEUP_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_WAKEUP_EN_DISABLE                     _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_WAKEUP_EN_ENABLE                      _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_DEB_SEL_B_SHIFT                       _MK_SHIFT_CONST(13)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_DEB_SEL_B_FIELD                       _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_DEB_SEL_B_SHIFT)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_DEB_SEL_B_RANGE                       13:13
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_DEB_SEL_B_WOFFSET                     0x0
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_DEB_SEL_B_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_DEB_SEL_B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_DEB_SEL_B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_DEB_SEL_B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_DEB_SEL_B_SEL_A                       _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_DEB_SEL_B_SEL_B                       _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_SW_VALUE_SHIFT                        _MK_SHIFT_CONST(12)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_SW_VALUE_FIELD                        _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_SW_VALUE_SHIFT)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_SW_VALUE_RANGE                        12:12
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_SW_VALUE_WOFFSET                      0x0
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_SW_VALUE_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_SW_VALUE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_SW_VALUE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_SW_VALUE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_SW_VALUE_UNSET                        _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_SW_VALUE_SET                  _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_SW_EN_SHIFT                   _MK_SHIFT_CONST(11)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_SW_EN_FIELD                   _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_SW_EN_SHIFT)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_SW_EN_RANGE                   11:11
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_SW_EN_WOFFSET                 0x0
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_SW_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_SW_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_SW_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_SW_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_SW_EN_DISABLE                 _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_SW_EN_ENABLE                  _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_STS_SHIFT                     _MK_SHIFT_CONST(10)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_STS_FIELD                     _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_STS_SHIFT)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_STS_RANGE                     10:10
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_STS_WOFFSET                   0x0
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_STS_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_STS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_STS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_STS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_STS_UNSET                     _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_STS_SET                       _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_CHG_DET_SHIFT                 _MK_SHIFT_CONST(9)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_CHG_DET_FIELD                 _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_CHG_DET_SHIFT)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_CHG_DET_RANGE                 9:9
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_CHG_DET_WOFFSET                       0x0
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_CHG_DET_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_CHG_DET_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_CHG_DET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_CHG_DET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_CHG_DET_UNSET                 _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_CHG_DET_SET                   _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_INT_EN_SHIFT                  _MK_SHIFT_CONST(8)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_INT_EN_FIELD                  _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_INT_EN_SHIFT)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_INT_EN_RANGE                  8:8
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_INT_EN_WOFFSET                        0x0
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_INT_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_INT_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_INT_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_INT_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_INT_EN_DISABLE                        _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_INT_EN_ENABLE                 _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_WAKEUP_EN_SHIFT                       _MK_SHIFT_CONST(6)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_WAKEUP_EN_FIELD                       _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_WAKEUP_EN_SHIFT)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_WAKEUP_EN_RANGE                       6:6
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_WAKEUP_EN_WOFFSET                     0x0
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_WAKEUP_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_WAKEUP_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_WAKEUP_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_WAKEUP_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_WAKEUP_EN_DISABLE                     _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_WAKEUP_EN_ENABLE                      _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_DEB_SEL_B_SHIFT                       _MK_SHIFT_CONST(5)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_DEB_SEL_B_FIELD                       _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_DEB_SEL_B_SHIFT)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_DEB_SEL_B_RANGE                       5:5
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_DEB_SEL_B_WOFFSET                     0x0
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_DEB_SEL_B_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_DEB_SEL_B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_DEB_SEL_B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_DEB_SEL_B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_DEB_SEL_B_SEL_A                       _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_DEB_SEL_B_SEL_B                       _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_SW_VALUE_SHIFT                        _MK_SHIFT_CONST(4)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_SW_VALUE_FIELD                        _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_SW_VALUE_SHIFT)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_SW_VALUE_RANGE                        4:4
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_SW_VALUE_WOFFSET                      0x0
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_SW_VALUE_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_SW_VALUE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_SW_VALUE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_SW_VALUE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_SW_VALUE_UNSET                        _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_SW_VALUE_SET                  _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_SW_EN_SHIFT                   _MK_SHIFT_CONST(3)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_SW_EN_FIELD                   _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_SW_EN_SHIFT)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_SW_EN_RANGE                   3:3
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_SW_EN_WOFFSET                 0x0
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_SW_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_SW_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_SW_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_SW_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_SW_EN_DISABLE                 _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_SW_EN_ENABLE                  _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_STS_SHIFT                     _MK_SHIFT_CONST(2)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_STS_FIELD                     _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_STS_SHIFT)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_STS_RANGE                     2:2
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_STS_WOFFSET                   0x0
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_STS_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_STS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_STS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_STS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_STS_UNSET                     _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_STS_SET                       _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_CHG_DET_SHIFT                 _MK_SHIFT_CONST(1)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_CHG_DET_FIELD                 _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_CHG_DET_SHIFT)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_CHG_DET_RANGE                 1:1
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_CHG_DET_WOFFSET                       0x0
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_CHG_DET_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_CHG_DET_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_CHG_DET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_CHG_DET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_CHG_DET_UNSET                 _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_CHG_DET_SET                   _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_INT_EN_SHIFT                  _MK_SHIFT_CONST(0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_INT_EN_FIELD                  _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_INT_EN_SHIFT)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_INT_EN_RANGE                  0:0
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_INT_EN_WOFFSET                        0x0
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_INT_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_INT_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_INT_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_INT_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_INT_EN_DISABLE                        _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_INT_EN_ENABLE                 _MK_ENUM_CONST(1)


// Register USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0  
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0                        _MK_ADDR_CONST(0x408)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_SECURE                         0x0
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_WORD_COUNT                     0x1
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_RESET_VAL                      _MK_MASK_CONST(0x40)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_RESET_MASK                     _MK_MASK_CONST(0x7f3f3fff)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_READ_MASK                      _MK_MASK_CONST(0x7f3f3fff)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_WRITE_MASK                     _MK_MASK_CONST(0x79393979)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_DEB_SEL_B_SHIFT                       _MK_SHIFT_CONST(29)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_DEB_SEL_B_FIELD                       _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_DEB_SEL_B_SHIFT)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_DEB_SEL_B_RANGE                       29:29
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_DEB_SEL_B_WOFFSET                     0x0
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_DEB_SEL_B_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_DEB_SEL_B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_DEB_SEL_B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_DEB_SEL_B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_DEB_SEL_B_SEL_A                       _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_DEB_SEL_B_SEL_B                       _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_SW_VALUE_SHIFT                        _MK_SHIFT_CONST(28)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_SW_VALUE_FIELD                        _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_SW_VALUE_SHIFT)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_SW_VALUE_RANGE                        28:28
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_SW_VALUE_WOFFSET                      0x0
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_SW_VALUE_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_SW_VALUE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_SW_VALUE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_SW_VALUE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_SW_VALUE_UNSET                        _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_SW_VALUE_SET                  _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_SW_EN_SHIFT                   _MK_SHIFT_CONST(27)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_SW_EN_FIELD                   _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_SW_EN_SHIFT)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_SW_EN_RANGE                   27:27
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_SW_EN_WOFFSET                 0x0
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_SW_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_SW_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_SW_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_SW_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_SW_EN_DISABLE                 _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_SW_EN_ENABLE                  _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_STS_SHIFT                     _MK_SHIFT_CONST(26)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_STS_FIELD                     _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_STS_SHIFT)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_STS_RANGE                     26:26
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_STS_WOFFSET                   0x0
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_STS_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_STS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_STS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_STS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_STS_UNSET                     _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_STS_SET                       _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_CHG_DET_SHIFT                 _MK_SHIFT_CONST(25)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_CHG_DET_FIELD                 _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_CHG_DET_SHIFT)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_CHG_DET_RANGE                 25:25
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_CHG_DET_WOFFSET                       0x0
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_CHG_DET_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_CHG_DET_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_CHG_DET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_CHG_DET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_CHG_DET_UNSET                 _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_CHG_DET_SET                   _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_INT_EN_SHIFT                  _MK_SHIFT_CONST(24)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_INT_EN_FIELD                  _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_INT_EN_SHIFT)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_INT_EN_RANGE                  24:24
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_INT_EN_WOFFSET                        0x0
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_INT_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_INT_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_INT_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_INT_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_INT_EN_DISABLE                        _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_INT_EN_ENABLE                 _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_DEB_SEL_B_SHIFT                       _MK_SHIFT_CONST(21)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_DEB_SEL_B_FIELD                       _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_DEB_SEL_B_SHIFT)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_DEB_SEL_B_RANGE                       21:21
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_DEB_SEL_B_WOFFSET                     0x0
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_DEB_SEL_B_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_DEB_SEL_B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_DEB_SEL_B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_DEB_SEL_B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_DEB_SEL_B_SEL_A                       _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_DEB_SEL_B_SEL_B                       _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_SW_VALUE_SHIFT                        _MK_SHIFT_CONST(20)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_SW_VALUE_FIELD                        _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_SW_VALUE_SHIFT)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_SW_VALUE_RANGE                        20:20
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_SW_VALUE_WOFFSET                      0x0
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_SW_VALUE_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_SW_VALUE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_SW_VALUE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_SW_VALUE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_SW_VALUE_UNSET                        _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_SW_VALUE_SET                  _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_SW_EN_SHIFT                   _MK_SHIFT_CONST(19)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_SW_EN_FIELD                   _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_SW_EN_SHIFT)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_SW_EN_RANGE                   19:19
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_SW_EN_WOFFSET                 0x0
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_SW_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_SW_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_SW_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_SW_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_SW_EN_DISABLE                 _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_SW_EN_ENABLE                  _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_STS_SHIFT                     _MK_SHIFT_CONST(18)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_STS_FIELD                     _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_STS_SHIFT)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_STS_RANGE                     18:18
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_STS_WOFFSET                   0x0
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_STS_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_STS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_STS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_STS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_STS_UNSET                     _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_STS_SET                       _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_CHG_DET_SHIFT                 _MK_SHIFT_CONST(17)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_CHG_DET_FIELD                 _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_CHG_DET_SHIFT)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_CHG_DET_RANGE                 17:17
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_CHG_DET_WOFFSET                       0x0
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_CHG_DET_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_CHG_DET_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_CHG_DET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_CHG_DET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_CHG_DET_UNSET                 _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_CHG_DET_SET                   _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_INT_EN_SHIFT                  _MK_SHIFT_CONST(16)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_INT_EN_FIELD                  _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_INT_EN_SHIFT)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_INT_EN_RANGE                  16:16
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_INT_EN_WOFFSET                        0x0
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_INT_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_INT_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_INT_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_INT_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_INT_EN_DISABLE                        _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_INT_EN_ENABLE                 _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_WAKEUP_EN_SHIFT                    _MK_SHIFT_CONST(30)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_WAKEUP_EN_FIELD                    _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_WAKEUP_EN_SHIFT)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_WAKEUP_EN_RANGE                    30:30
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_WAKEUP_EN_WOFFSET                  0x0
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_WAKEUP_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_WAKEUP_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_WAKEUP_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_WAKEUP_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_WAKEUP_EN_DISABLE                  _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_WAKEUP_EN_ENABLE                   _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_DEB_SEL_B_SHIFT                    _MK_SHIFT_CONST(13)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_DEB_SEL_B_FIELD                    _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_DEB_SEL_B_SHIFT)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_DEB_SEL_B_RANGE                    13:13
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_DEB_SEL_B_WOFFSET                  0x0
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_DEB_SEL_B_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_DEB_SEL_B_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_DEB_SEL_B_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_DEB_SEL_B_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_DEB_SEL_B_SEL_A                    _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_DEB_SEL_B_SEL_B                    _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_SW_VALUE_SHIFT                     _MK_SHIFT_CONST(12)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_SW_VALUE_FIELD                     _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_SW_VALUE_SHIFT)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_SW_VALUE_RANGE                     12:12
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_SW_VALUE_WOFFSET                   0x0
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_SW_VALUE_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_SW_VALUE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_SW_VALUE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_SW_VALUE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_SW_VALUE_UNSET                     _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_SW_VALUE_SET                       _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_SW_EN_SHIFT                        _MK_SHIFT_CONST(11)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_SW_EN_FIELD                        _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_SW_EN_SHIFT)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_SW_EN_RANGE                        11:11
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_SW_EN_WOFFSET                      0x0
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_SW_EN_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_SW_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_SW_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_SW_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_SW_EN_DISABLE                      _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_SW_EN_ENABLE                       _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_STS_SHIFT                  _MK_SHIFT_CONST(10)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_STS_FIELD                  _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_STS_SHIFT)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_STS_RANGE                  10:10
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_STS_WOFFSET                        0x0
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_STS_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_STS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_STS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_STS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_STS_UNSET                  _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_STS_SET                    _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_CHG_DET_SHIFT                      _MK_SHIFT_CONST(9)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_CHG_DET_FIELD                      _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_CHG_DET_SHIFT)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_CHG_DET_RANGE                      9:9
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_CHG_DET_WOFFSET                    0x0
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_CHG_DET_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_CHG_DET_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_CHG_DET_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_CHG_DET_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_CHG_DET_UNSET                      _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_CHG_DET_SET                        _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_INT_EN_SHIFT                       _MK_SHIFT_CONST(8)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_INT_EN_FIELD                       _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_INT_EN_SHIFT)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_INT_EN_RANGE                       8:8
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_INT_EN_WOFFSET                     0x0
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_INT_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_INT_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_INT_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_INT_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_INT_EN_DISABLE                     _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_INT_EN_ENABLE                      _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_STATIC_GPI_SHIFT                       _MK_SHIFT_CONST(7)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_STATIC_GPI_FIELD                       _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_STATIC_GPI_SHIFT)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_STATIC_GPI_RANGE                       7:7
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_STATIC_GPI_WOFFSET                     0x0
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_STATIC_GPI_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_STATIC_GPI_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_STATIC_GPI_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_STATIC_GPI_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_STATIC_GPI_UNSET                       _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_STATIC_GPI_SET                 _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_PU_SHIFT                    _MK_SHIFT_CONST(6)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_PU_FIELD                    _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_PU_SHIFT)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_PU_RANGE                    6:6
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_PU_WOFFSET                  0x0
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_PU_DEFAULT                  _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_PU_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_PU_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_PU_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_PU_DISABLE                  _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_PU_ENABLE                   _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_DEB_SEL_B_SHIFT                     _MK_SHIFT_CONST(5)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_DEB_SEL_B_FIELD                     _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_DEB_SEL_B_SHIFT)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_DEB_SEL_B_RANGE                     5:5
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_DEB_SEL_B_WOFFSET                   0x0
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_DEB_SEL_B_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_DEB_SEL_B_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_DEB_SEL_B_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_DEB_SEL_B_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_DEB_SEL_B_SEL_A                     _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_DEB_SEL_B_SEL_B                     _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_SW_VALUE_SHIFT                      _MK_SHIFT_CONST(4)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_SW_VALUE_FIELD                      _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_SW_VALUE_SHIFT)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_SW_VALUE_RANGE                      4:4
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_SW_VALUE_WOFFSET                    0x0
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_SW_VALUE_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_SW_VALUE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_SW_VALUE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_SW_VALUE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_SW_VALUE_UNSET                      _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_SW_VALUE_SET                        _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_SW_EN_SHIFT                 _MK_SHIFT_CONST(3)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_SW_EN_FIELD                 _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_SW_EN_SHIFT)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_SW_EN_RANGE                 3:3
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_SW_EN_WOFFSET                       0x0
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_SW_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_SW_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_SW_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_SW_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_SW_EN_DISABLE                       _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_SW_EN_ENABLE                        _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_STS_SHIFT                   _MK_SHIFT_CONST(2)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_STS_FIELD                   _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_STS_SHIFT)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_STS_RANGE                   2:2
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_STS_WOFFSET                 0x0
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_STS_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_STS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_STS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_STS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_STS_UNSET                   _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_STS_SET                     _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_CHG_DET_SHIFT                       _MK_SHIFT_CONST(1)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_CHG_DET_FIELD                       _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_CHG_DET_SHIFT)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_CHG_DET_RANGE                       1:1
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_CHG_DET_WOFFSET                     0x0
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_CHG_DET_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_CHG_DET_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_CHG_DET_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_CHG_DET_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_CHG_DET_UNSET                       _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_CHG_DET_SET                 _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_INT_EN_SHIFT                        _MK_SHIFT_CONST(0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_INT_EN_FIELD                        _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_INT_EN_SHIFT)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_INT_EN_RANGE                        0:0
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_INT_EN_WOFFSET                      0x0
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_INT_EN_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_INT_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_INT_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_INT_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_INT_EN_DISABLE                      _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_INT_EN_ENABLE                       _MK_ENUM_CONST(1)


// Register USB2_IF_USB_PHY_ALT_VBUS_STS_0  
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0                  _MK_ADDR_CONST(0x40c)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_SECURE                   0x0
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_WORD_COUNT                       0x1
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_RESET_MASK                       _MK_MASK_CONST(0x1ff)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_READ_MASK                        _MK_MASK_CONST(0x1ff)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_VDCD_DET_ALT_SHIFT                       _MK_SHIFT_CONST(8)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_VDCD_DET_ALT_FIELD                       _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_ALT_VBUS_STS_0_VDCD_DET_ALT_SHIFT)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_VDCD_DET_ALT_RANGE                       8:8
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_VDCD_DET_ALT_WOFFSET                     0x0
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_VDCD_DET_ALT_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_VDCD_DET_ALT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_VDCD_DET_ALT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_VDCD_DET_ALT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_VDCD_DET_ALT_UNSET                       _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_VDCD_DET_ALT_SET                 _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_VDAT_DET_ALT_SHIFT                       _MK_SHIFT_CONST(7)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_VDAT_DET_ALT_FIELD                       _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_ALT_VBUS_STS_0_VDAT_DET_ALT_SHIFT)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_VDAT_DET_ALT_RANGE                       7:7
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_VDAT_DET_ALT_WOFFSET                     0x0
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_VDAT_DET_ALT_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_VDAT_DET_ALT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_VDAT_DET_ALT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_VDAT_DET_ALT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_VDAT_DET_ALT_UNSET                       _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_VDAT_DET_ALT_SET                 _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_A_SESS_VLD_ALT_SHIFT                     _MK_SHIFT_CONST(6)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_A_SESS_VLD_ALT_FIELD                     _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_ALT_VBUS_STS_0_A_SESS_VLD_ALT_SHIFT)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_A_SESS_VLD_ALT_RANGE                     6:6
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_A_SESS_VLD_ALT_WOFFSET                   0x0
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_A_SESS_VLD_ALT_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_A_SESS_VLD_ALT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_A_SESS_VLD_ALT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_A_SESS_VLD_ALT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_A_SESS_VLD_ALT_UNSET                     _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_A_SESS_VLD_ALT_SET                       _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_B_SESS_VLD_ALT_SHIFT                     _MK_SHIFT_CONST(5)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_B_SESS_VLD_ALT_FIELD                     _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_ALT_VBUS_STS_0_B_SESS_VLD_ALT_SHIFT)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_B_SESS_VLD_ALT_RANGE                     5:5
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_B_SESS_VLD_ALT_WOFFSET                   0x0
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_B_SESS_VLD_ALT_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_B_SESS_VLD_ALT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_B_SESS_VLD_ALT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_B_SESS_VLD_ALT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_B_SESS_VLD_ALT_UNSET                     _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_B_SESS_VLD_ALT_SET                       _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_ID_DIG_ALT_SHIFT                 _MK_SHIFT_CONST(4)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_ID_DIG_ALT_FIELD                 _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_ALT_VBUS_STS_0_ID_DIG_ALT_SHIFT)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_ID_DIG_ALT_RANGE                 4:4
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_ID_DIG_ALT_WOFFSET                       0x0
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_ID_DIG_ALT_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_ID_DIG_ALT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_ID_DIG_ALT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_ID_DIG_ALT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_ID_DIG_ALT_UNSET                 _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_ID_DIG_ALT_SET                   _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_B_SESS_END_ALT_SHIFT                     _MK_SHIFT_CONST(3)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_B_SESS_END_ALT_FIELD                     _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_ALT_VBUS_STS_0_B_SESS_END_ALT_SHIFT)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_B_SESS_END_ALT_RANGE                     3:3
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_B_SESS_END_ALT_WOFFSET                   0x0
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_B_SESS_END_ALT_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_B_SESS_END_ALT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_B_SESS_END_ALT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_B_SESS_END_ALT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_B_SESS_END_ALT_UNSET                     _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_B_SESS_END_ALT_SET                       _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_STATIC_GPI_ALT_SHIFT                     _MK_SHIFT_CONST(2)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_STATIC_GPI_ALT_FIELD                     _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_ALT_VBUS_STS_0_STATIC_GPI_ALT_SHIFT)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_STATIC_GPI_ALT_RANGE                     2:2
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_STATIC_GPI_ALT_WOFFSET                   0x0
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_STATIC_GPI_ALT_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_STATIC_GPI_ALT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_STATIC_GPI_ALT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_STATIC_GPI_ALT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_STATIC_GPI_ALT_UNSET                     _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_STATIC_GPI_ALT_SET                       _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_A_VBUS_VLD_ALT_SHIFT                     _MK_SHIFT_CONST(1)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_A_VBUS_VLD_ALT_FIELD                     _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_ALT_VBUS_STS_0_A_VBUS_VLD_ALT_SHIFT)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_A_VBUS_VLD_ALT_RANGE                     1:1
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_A_VBUS_VLD_ALT_WOFFSET                   0x0
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_A_VBUS_VLD_ALT_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_A_VBUS_VLD_ALT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_A_VBUS_VLD_ALT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_A_VBUS_VLD_ALT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_A_VBUS_VLD_ALT_UNSET                     _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_A_VBUS_VLD_ALT_SET                       _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_VBUS_WAKEUP_ALT_SHIFT                    _MK_SHIFT_CONST(0)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_VBUS_WAKEUP_ALT_FIELD                    _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_ALT_VBUS_STS_0_VBUS_WAKEUP_ALT_SHIFT)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_VBUS_WAKEUP_ALT_RANGE                    0:0
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_VBUS_WAKEUP_ALT_WOFFSET                  0x0
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_VBUS_WAKEUP_ALT_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_VBUS_WAKEUP_ALT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_VBUS_WAKEUP_ALT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_VBUS_WAKEUP_ALT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_VBUS_WAKEUP_ALT_UNSET                    _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_ALT_VBUS_STS_0_VBUS_WAKEUP_ALT_SET                      _MK_ENUM_CONST(1)


// Reserved address 1040 [0x410] 

// Reserved address 1044 [0x414] 

// Register USB2_IF_USB_ULPIS2S_CTRL_0  
#define USB2_IF_USB_ULPIS2S_CTRL_0                      _MK_ADDR_CONST(0x418)
#define USB2_IF_USB_ULPIS2S_CTRL_0_SECURE                       0x0
#define USB2_IF_USB_ULPIS2S_CTRL_0_WORD_COUNT                   0x1
#define USB2_IF_USB_ULPIS2S_CTRL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define USB2_IF_USB_ULPIS2S_CTRL_0_RESET_MASK                   _MK_MASK_CONST(0xf3ff0f)
#define USB2_IF_USB_ULPIS2S_CTRL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB2_IF_USB_ULPIS2S_CTRL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_IF_USB_ULPIS2S_CTRL_0_READ_MASK                    _MK_MASK_CONST(0xf3ff0f)
#define USB2_IF_USB_ULPIS2S_CTRL_0_WRITE_MASK                   _MK_MASK_CONST(0xf3ff0f)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_ENA_SHIFT                    _MK_SHIFT_CONST(0)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_ENA_FIELD                    _MK_FIELD_CONST(0x1, USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_ENA_SHIFT)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_ENA_RANGE                    0:0
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_ENA_WOFFSET                  0x0
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_ENA_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_ENA_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_ENA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_ENA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_ENA_DISABLE                  _MK_ENUM_CONST(0)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_ENA_ENABLE                   _MK_ENUM_CONST(1)

#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_SLV1_FORCE_DEVICE_SHIFT                      _MK_SHIFT_CONST(1)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_SLV1_FORCE_DEVICE_FIELD                      _MK_FIELD_CONST(0x1, USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_SLV1_FORCE_DEVICE_SHIFT)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_SLV1_FORCE_DEVICE_RANGE                      1:1
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_SLV1_FORCE_DEVICE_WOFFSET                    0x0
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_SLV1_FORCE_DEVICE_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_SLV1_FORCE_DEVICE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_SLV1_FORCE_DEVICE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_SLV1_FORCE_DEVICE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_SLV1_FORCE_DEVICE_DISABLE                    _MK_ENUM_CONST(0)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_SLV1_FORCE_DEVICE_ENABLE                     _MK_ENUM_CONST(1)

#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_SUPPORT_DISCONNECT_SHIFT                     _MK_SHIFT_CONST(2)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_SUPPORT_DISCONNECT_FIELD                     _MK_FIELD_CONST(0x1, USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_SUPPORT_DISCONNECT_SHIFT)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_SUPPORT_DISCONNECT_RANGE                     2:2
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_SUPPORT_DISCONNECT_WOFFSET                   0x0
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_SUPPORT_DISCONNECT_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_SUPPORT_DISCONNECT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_SUPPORT_DISCONNECT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_SUPPORT_DISCONNECT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_SUPPORT_DISCONNECT_DISABLE                   _MK_ENUM_CONST(0)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_SUPPORT_DISCONNECT_ENABLE                    _MK_ENUM_CONST(1)

#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_PLLU_MASTER_BLASTER60_SHIFT                  _MK_SHIFT_CONST(3)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_PLLU_MASTER_BLASTER60_FIELD                  _MK_FIELD_CONST(0x1, USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_PLLU_MASTER_BLASTER60_SHIFT)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_PLLU_MASTER_BLASTER60_RANGE                  3:3
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_PLLU_MASTER_BLASTER60_WOFFSET                        0x0
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_PLLU_MASTER_BLASTER60_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_PLLU_MASTER_BLASTER60_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_PLLU_MASTER_BLASTER60_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_PLLU_MASTER_BLASTER60_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_PLLU_MASTER_BLASTER60_DISABLE                        _MK_ENUM_CONST(0)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_PLLU_MASTER_BLASTER60_ENABLE                 _MK_ENUM_CONST(1)

#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_SPARE_SHIFT                  _MK_SHIFT_CONST(8)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_SPARE_FIELD                  _MK_FIELD_CONST(0xf, USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_SPARE_SHIFT)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_SPARE_RANGE                  11:8
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_SPARE_WOFFSET                        0x0
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_SPARE_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_SPARE_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_SPARE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_SPARE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_FORCE_ULPI_CLK_OUT_SHIFT                     _MK_SHIFT_CONST(12)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_FORCE_ULPI_CLK_OUT_FIELD                     _MK_FIELD_CONST(0x1, USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_FORCE_ULPI_CLK_OUT_SHIFT)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_FORCE_ULPI_CLK_OUT_RANGE                     12:12
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_FORCE_ULPI_CLK_OUT_WOFFSET                   0x0
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_FORCE_ULPI_CLK_OUT_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_FORCE_ULPI_CLK_OUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_FORCE_ULPI_CLK_OUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_FORCE_ULPI_CLK_OUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_FORCE_ULPI_CLK_OUT_DISABLE                   _MK_ENUM_CONST(0)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_FORCE_ULPI_CLK_OUT_ENABLE                    _MK_ENUM_CONST(1)

#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_DISCON_DONT_CHECK_SE0_SHIFT                  _MK_SHIFT_CONST(13)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_DISCON_DONT_CHECK_SE0_FIELD                  _MK_FIELD_CONST(0x1, USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_DISCON_DONT_CHECK_SE0_SHIFT)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_DISCON_DONT_CHECK_SE0_RANGE                  13:13
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_DISCON_DONT_CHECK_SE0_WOFFSET                        0x0
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_DISCON_DONT_CHECK_SE0_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_DISCON_DONT_CHECK_SE0_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_DISCON_DONT_CHECK_SE0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_DISCON_DONT_CHECK_SE0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_DISCON_DONT_CHECK_SE0_DISABLE                        _MK_ENUM_CONST(0)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_DISCON_DONT_CHECK_SE0_ENABLE                 _MK_ENUM_CONST(1)

#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_SUPPORT_HS_KEEP_ALIVE_SHIFT                  _MK_SHIFT_CONST(14)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_SUPPORT_HS_KEEP_ALIVE_FIELD                  _MK_FIELD_CONST(0x1, USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_SUPPORT_HS_KEEP_ALIVE_SHIFT)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_SUPPORT_HS_KEEP_ALIVE_RANGE                  14:14
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_SUPPORT_HS_KEEP_ALIVE_WOFFSET                        0x0
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_SUPPORT_HS_KEEP_ALIVE_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_SUPPORT_HS_KEEP_ALIVE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_SUPPORT_HS_KEEP_ALIVE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_SUPPORT_HS_KEEP_ALIVE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_SUPPORT_HS_KEEP_ALIVE_DISABLE                        _MK_ENUM_CONST(0)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_SUPPORT_HS_KEEP_ALIVE_ENABLE                 _MK_ENUM_CONST(1)

#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_DISABLE_STP_PU_SHIFT                 _MK_SHIFT_CONST(15)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_DISABLE_STP_PU_FIELD                 _MK_FIELD_CONST(0x1, USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_DISABLE_STP_PU_SHIFT)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_DISABLE_STP_PU_RANGE                 15:15
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_DISABLE_STP_PU_WOFFSET                       0x0
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_DISABLE_STP_PU_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_DISABLE_STP_PU_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_DISABLE_STP_PU_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_DISABLE_STP_PU_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_SLV0_CLAMP_XMIT_SHIFT                        _MK_SHIFT_CONST(16)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_SLV0_CLAMP_XMIT_FIELD                        _MK_FIELD_CONST(0x1, USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_SLV0_CLAMP_XMIT_SHIFT)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_SLV0_CLAMP_XMIT_RANGE                        16:16
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_SLV0_CLAMP_XMIT_WOFFSET                      0x0
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_SLV0_CLAMP_XMIT_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_SLV0_CLAMP_XMIT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_SLV0_CLAMP_XMIT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_SLV0_CLAMP_XMIT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_SLV1_CLAMP_XMIT_SHIFT                        _MK_SHIFT_CONST(17)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_SLV1_CLAMP_XMIT_FIELD                        _MK_FIELD_CONST(0x1, USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_SLV1_CLAMP_XMIT_SHIFT)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_SLV1_CLAMP_XMIT_RANGE                        17:17
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_SLV1_CLAMP_XMIT_WOFFSET                      0x0
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_SLV1_CLAMP_XMIT_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_SLV1_CLAMP_XMIT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_SLV1_CLAMP_XMIT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_SLV1_CLAMP_XMIT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_CLAMP_LINE_DRIVE_SHIFT                       _MK_SHIFT_CONST(20)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_CLAMP_LINE_DRIVE_FIELD                       _MK_FIELD_CONST(0xf, USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_CLAMP_LINE_DRIVE_SHIFT)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_CLAMP_LINE_DRIVE_RANGE                       23:20
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_CLAMP_LINE_DRIVE_WOFFSET                     0x0
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_CLAMP_LINE_DRIVE_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_CLAMP_LINE_DRIVE_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_CLAMP_LINE_DRIVE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_IF_USB_ULPIS2S_CTRL_0_ULPIS2S_CLAMP_LINE_DRIVE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register USB2_IF_USB_ULPIS2S_SLV1_ID_0  
#define USB2_IF_USB_ULPIS2S_SLV1_ID_0                   _MK_ADDR_CONST(0x41c)
#define USB2_IF_USB_ULPIS2S_SLV1_ID_0_SECURE                    0x0
#define USB2_IF_USB_ULPIS2S_SLV1_ID_0_WORD_COUNT                        0x1
#define USB2_IF_USB_ULPIS2S_SLV1_ID_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define USB2_IF_USB_ULPIS2S_SLV1_ID_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define USB2_IF_USB_ULPIS2S_SLV1_ID_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define USB2_IF_USB_ULPIS2S_SLV1_ID_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_IF_USB_ULPIS2S_SLV1_ID_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define USB2_IF_USB_ULPIS2S_SLV1_ID_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define USB2_IF_USB_ULPIS2S_SLV1_ID_0_ULPIS2S_SLV1_PRODUCT_ID_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_IF_USB_ULPIS2S_SLV1_ID_0_ULPIS2S_SLV1_PRODUCT_ID_FIELD                     _MK_FIELD_CONST(0xffff, USB2_IF_USB_ULPIS2S_SLV1_ID_0_ULPIS2S_SLV1_PRODUCT_ID_SHIFT)
#define USB2_IF_USB_ULPIS2S_SLV1_ID_0_ULPIS2S_SLV1_PRODUCT_ID_RANGE                     15:0
#define USB2_IF_USB_ULPIS2S_SLV1_ID_0_ULPIS2S_SLV1_PRODUCT_ID_WOFFSET                   0x0
#define USB2_IF_USB_ULPIS2S_SLV1_ID_0_ULPIS2S_SLV1_PRODUCT_ID_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_IF_USB_ULPIS2S_SLV1_ID_0_ULPIS2S_SLV1_PRODUCT_ID_DEFAULT_MASK                      _MK_MASK_CONST(0xffff)
#define USB2_IF_USB_ULPIS2S_SLV1_ID_0_ULPIS2S_SLV1_PRODUCT_ID_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_IF_USB_ULPIS2S_SLV1_ID_0_ULPIS2S_SLV1_PRODUCT_ID_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB2_IF_USB_ULPIS2S_SLV1_ID_0_ULPIS2S_SLV1_VENDOR_ID_SHIFT                      _MK_SHIFT_CONST(16)
#define USB2_IF_USB_ULPIS2S_SLV1_ID_0_ULPIS2S_SLV1_VENDOR_ID_FIELD                      _MK_FIELD_CONST(0xffff, USB2_IF_USB_ULPIS2S_SLV1_ID_0_ULPIS2S_SLV1_VENDOR_ID_SHIFT)
#define USB2_IF_USB_ULPIS2S_SLV1_ID_0_ULPIS2S_SLV1_VENDOR_ID_RANGE                      31:16
#define USB2_IF_USB_ULPIS2S_SLV1_ID_0_ULPIS2S_SLV1_VENDOR_ID_WOFFSET                    0x0
#define USB2_IF_USB_ULPIS2S_SLV1_ID_0_ULPIS2S_SLV1_VENDOR_ID_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_IF_USB_ULPIS2S_SLV1_ID_0_ULPIS2S_SLV1_VENDOR_ID_DEFAULT_MASK                       _MK_MASK_CONST(0xffff)
#define USB2_IF_USB_ULPIS2S_SLV1_ID_0_ULPIS2S_SLV1_VENDOR_ID_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_IF_USB_ULPIS2S_SLV1_ID_0_ULPIS2S_SLV1_VENDOR_ID_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register USB2_IF_USB_INTER_PKT_DELAY_CTRL_0  
#define USB2_IF_USB_INTER_PKT_DELAY_CTRL_0                      _MK_ADDR_CONST(0x420)
#define USB2_IF_USB_INTER_PKT_DELAY_CTRL_0_SECURE                       0x0
#define USB2_IF_USB_INTER_PKT_DELAY_CTRL_0_WORD_COUNT                   0x1
#define USB2_IF_USB_INTER_PKT_DELAY_CTRL_0_RESET_VAL                    _MK_MASK_CONST(0x12)
#define USB2_IF_USB_INTER_PKT_DELAY_CTRL_0_RESET_MASK                   _MK_MASK_CONST(0x3f)
#define USB2_IF_USB_INTER_PKT_DELAY_CTRL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB2_IF_USB_INTER_PKT_DELAY_CTRL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_IF_USB_INTER_PKT_DELAY_CTRL_0_READ_MASK                    _MK_MASK_CONST(0x3f)
#define USB2_IF_USB_INTER_PKT_DELAY_CTRL_0_WRITE_MASK                   _MK_MASK_CONST(0x3f)
#define USB2_IF_USB_INTER_PKT_DELAY_CTRL_0_IP_DELAY_TX2TX_HS_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_IF_USB_INTER_PKT_DELAY_CTRL_0_IP_DELAY_TX2TX_HS_FIELD                      _MK_FIELD_CONST(0x3f, USB2_IF_USB_INTER_PKT_DELAY_CTRL_0_IP_DELAY_TX2TX_HS_SHIFT)
#define USB2_IF_USB_INTER_PKT_DELAY_CTRL_0_IP_DELAY_TX2TX_HS_RANGE                      5:0
#define USB2_IF_USB_INTER_PKT_DELAY_CTRL_0_IP_DELAY_TX2TX_HS_WOFFSET                    0x0
#define USB2_IF_USB_INTER_PKT_DELAY_CTRL_0_IP_DELAY_TX2TX_HS_DEFAULT                    _MK_MASK_CONST(0x12)
#define USB2_IF_USB_INTER_PKT_DELAY_CTRL_0_IP_DELAY_TX2TX_HS_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define USB2_IF_USB_INTER_PKT_DELAY_CTRL_0_IP_DELAY_TX2TX_HS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_IF_USB_INTER_PKT_DELAY_CTRL_0_IP_DELAY_TX2TX_HS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register USB2_IF_ULPI_TIMING_CTRL_0_0  
#define USB2_IF_ULPI_TIMING_CTRL_0_0                    _MK_ADDR_CONST(0x424)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_SECURE                     0x0
#define USB2_IF_ULPI_TIMING_CTRL_0_0_WORD_COUNT                         0x1
#define USB2_IF_ULPI_TIMING_CTRL_0_0_RESET_VAL                  _MK_MASK_CONST(0x4000000)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_RESET_MASK                         _MK_MASK_CONST(0x3c1ffc1f)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_READ_MASK                  _MK_MASK_CONST(0x3c1ffc1f)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_WRITE_MASK                         _MK_MASK_CONST(0x3c1ffc1f)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_CLOCK_OUT_DELAY_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_CLOCK_OUT_DELAY_FIELD                 _MK_FIELD_CONST(0x1f, USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_CLOCK_OUT_DELAY_SHIFT)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_CLOCK_OUT_DELAY_RANGE                 4:0
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_CLOCK_OUT_DELAY_WOFFSET                       0x0
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_CLOCK_OUT_DELAY_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_CLOCK_OUT_DELAY_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_CLOCK_OUT_DELAY_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_CLOCK_OUT_DELAY_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_OUTPUT_PINMUX_BYP_SHIFT                       _MK_SHIFT_CONST(10)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_OUTPUT_PINMUX_BYP_FIELD                       _MK_FIELD_CONST(0x1, USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_OUTPUT_PINMUX_BYP_SHIFT)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_OUTPUT_PINMUX_BYP_RANGE                       10:10
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_OUTPUT_PINMUX_BYP_WOFFSET                     0x0
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_OUTPUT_PINMUX_BYP_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_OUTPUT_PINMUX_BYP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_OUTPUT_PINMUX_BYP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_OUTPUT_PINMUX_BYP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_OUTPUT_PINMUX_BYP_DISABLE                     _MK_ENUM_CONST(0)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_OUTPUT_PINMUX_BYP_ENABLE                      _MK_ENUM_CONST(1)

#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_CLKOUT_PINMUX_BYP_SHIFT                       _MK_SHIFT_CONST(11)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_CLKOUT_PINMUX_BYP_FIELD                       _MK_FIELD_CONST(0x1, USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_CLKOUT_PINMUX_BYP_SHIFT)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_CLKOUT_PINMUX_BYP_RANGE                       11:11
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_CLKOUT_PINMUX_BYP_WOFFSET                     0x0
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_CLKOUT_PINMUX_BYP_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_CLKOUT_PINMUX_BYP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_CLKOUT_PINMUX_BYP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_CLKOUT_PINMUX_BYP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_CLKOUT_PINMUX_BYP_DISABLE                     _MK_ENUM_CONST(0)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_CLKOUT_PINMUX_BYP_ENABLE                      _MK_ENUM_CONST(1)

#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_SHADOW_CLK_LOOPBACK_EN_SHIFT                  _MK_SHIFT_CONST(12)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_SHADOW_CLK_LOOPBACK_EN_FIELD                  _MK_FIELD_CONST(0x1, USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_SHADOW_CLK_LOOPBACK_EN_SHIFT)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_SHADOW_CLK_LOOPBACK_EN_RANGE                  12:12
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_SHADOW_CLK_LOOPBACK_EN_WOFFSET                        0x0
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_SHADOW_CLK_LOOPBACK_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_SHADOW_CLK_LOOPBACK_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_SHADOW_CLK_LOOPBACK_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_SHADOW_CLK_LOOPBACK_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_SHADOW_CLK_LOOPBACK_EN_DISABLE                        _MK_ENUM_CONST(0)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_SHADOW_CLK_LOOPBACK_EN_ENABLE                 _MK_ENUM_CONST(1)

#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_SHADOW_CLK_SEL_SHIFT                  _MK_SHIFT_CONST(13)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_SHADOW_CLK_SEL_FIELD                  _MK_FIELD_CONST(0x1, USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_SHADOW_CLK_SEL_SHIFT)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_SHADOW_CLK_SEL_RANGE                  13:13
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_SHADOW_CLK_SEL_WOFFSET                        0x0
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_SHADOW_CLK_SEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_SHADOW_CLK_SEL_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_SHADOW_CLK_SEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_SHADOW_CLK_SEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_SHADOW_CLK_SEL_PRE_PAD                        _MK_ENUM_CONST(0)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_SHADOW_CLK_SEL_POST_PAD                       _MK_ENUM_CONST(1)

#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_CORE_CLK_SEL_SHIFT                    _MK_SHIFT_CONST(14)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_CORE_CLK_SEL_FIELD                    _MK_FIELD_CONST(0x1, USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_CORE_CLK_SEL_SHIFT)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_CORE_CLK_SEL_RANGE                    14:14
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_CORE_CLK_SEL_WOFFSET                  0x0
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_CORE_CLK_SEL_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_CORE_CLK_SEL_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_CORE_CLK_SEL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_CORE_CLK_SEL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_CORE_CLK_SEL_ULPI_CLK_OUT                     _MK_ENUM_CONST(0)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_CORE_CLK_SEL_SHADOW_CLK                       _MK_ENUM_CONST(1)

#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_CLK_POL_SHIFT                 _MK_SHIFT_CONST(15)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_CLK_POL_FIELD                 _MK_FIELD_CONST(0x1, USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_CLK_POL_SHIFT)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_CLK_POL_RANGE                 15:15
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_CLK_POL_WOFFSET                       0x0
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_CLK_POL_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_CLK_POL_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_CLK_POL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_CLK_POL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_CLK_POL_NORMAL                        _MK_ENUM_CONST(0)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_CLK_POL_INVERTED                      _MK_ENUM_CONST(1)

#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_SHADOW_CLK_DELAY_SHIFT                        _MK_SHIFT_CONST(16)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_SHADOW_CLK_DELAY_FIELD                        _MK_FIELD_CONST(0x1f, USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_SHADOW_CLK_DELAY_SHIFT)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_SHADOW_CLK_DELAY_RANGE                        20:16
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_SHADOW_CLK_DELAY_WOFFSET                      0x0
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_SHADOW_CLK_DELAY_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_SHADOW_CLK_DELAY_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_SHADOW_CLK_DELAY_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_SHADOW_CLK_DELAY_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_LBK_PAD_EN_SHIFT                      _MK_SHIFT_CONST(26)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_LBK_PAD_EN_FIELD                      _MK_FIELD_CONST(0x1, USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_LBK_PAD_EN_SHIFT)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_LBK_PAD_EN_RANGE                      26:26
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_LBK_PAD_EN_WOFFSET                    0x0
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_LBK_PAD_EN_DEFAULT                    _MK_MASK_CONST(0x1)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_LBK_PAD_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_LBK_PAD_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_LBK_PAD_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_LBK_PAD_EN_OUTPUT                     _MK_ENUM_CONST(0)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_LBK_PAD_EN_INPUT                      _MK_ENUM_CONST(1)

#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_LBK_PAD_E_INPUT_OR_SHIFT                      _MK_SHIFT_CONST(27)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_LBK_PAD_E_INPUT_OR_FIELD                      _MK_FIELD_CONST(0x1, USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_LBK_PAD_E_INPUT_OR_SHIFT)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_LBK_PAD_E_INPUT_OR_RANGE                      27:27
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_LBK_PAD_E_INPUT_OR_WOFFSET                    0x0
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_LBK_PAD_E_INPUT_OR_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_LBK_PAD_E_INPUT_OR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_LBK_PAD_E_INPUT_OR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_LBK_PAD_E_INPUT_OR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_CLK_OUT_ENA_SHIFT                     _MK_SHIFT_CONST(28)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_CLK_OUT_ENA_FIELD                     _MK_FIELD_CONST(0x1, USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_CLK_OUT_ENA_SHIFT)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_CLK_OUT_ENA_RANGE                     28:28
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_CLK_OUT_ENA_WOFFSET                   0x0
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_CLK_OUT_ENA_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_CLK_OUT_ENA_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_CLK_OUT_ENA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_CLK_OUT_ENA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_CLK_PADOUT_ENA_SHIFT                  _MK_SHIFT_CONST(29)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_CLK_PADOUT_ENA_FIELD                  _MK_FIELD_CONST(0x1, USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_CLK_PADOUT_ENA_SHIFT)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_CLK_PADOUT_ENA_RANGE                  29:29
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_CLK_PADOUT_ENA_WOFFSET                        0x0
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_CLK_PADOUT_ENA_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_CLK_PADOUT_ENA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_CLK_PADOUT_ENA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_IF_ULPI_TIMING_CTRL_0_0_ULPI_CLK_PADOUT_ENA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register USB2_IF_ULPI_TIMING_CTRL_1_0  
#define USB2_IF_ULPI_TIMING_CTRL_1_0                    _MK_ADDR_CONST(0x428)
#define USB2_IF_ULPI_TIMING_CTRL_1_0_SECURE                     0x0
#define USB2_IF_ULPI_TIMING_CTRL_1_0_WORD_COUNT                         0x1
#define USB2_IF_ULPI_TIMING_CTRL_1_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define USB2_IF_ULPI_TIMING_CTRL_1_0_RESET_MASK                         _MK_MASK_CONST(0xf0f000f)
#define USB2_IF_ULPI_TIMING_CTRL_1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define USB2_IF_ULPI_TIMING_CTRL_1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_IF_ULPI_TIMING_CTRL_1_0_READ_MASK                  _MK_MASK_CONST(0xf0f000f)
#define USB2_IF_ULPI_TIMING_CTRL_1_0_WRITE_MASK                         _MK_MASK_CONST(0xf0f000f)
#define USB2_IF_ULPI_TIMING_CTRL_1_0_ULPI_DATA_TRIMMER_LOAD_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_IF_ULPI_TIMING_CTRL_1_0_ULPI_DATA_TRIMMER_LOAD_FIELD                       _MK_FIELD_CONST(0x1, USB2_IF_ULPI_TIMING_CTRL_1_0_ULPI_DATA_TRIMMER_LOAD_SHIFT)
#define USB2_IF_ULPI_TIMING_CTRL_1_0_ULPI_DATA_TRIMMER_LOAD_RANGE                       0:0
#define USB2_IF_ULPI_TIMING_CTRL_1_0_ULPI_DATA_TRIMMER_LOAD_WOFFSET                     0x0
#define USB2_IF_ULPI_TIMING_CTRL_1_0_ULPI_DATA_TRIMMER_LOAD_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_IF_ULPI_TIMING_CTRL_1_0_ULPI_DATA_TRIMMER_LOAD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_IF_ULPI_TIMING_CTRL_1_0_ULPI_DATA_TRIMMER_LOAD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_IF_ULPI_TIMING_CTRL_1_0_ULPI_DATA_TRIMMER_LOAD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define USB2_IF_ULPI_TIMING_CTRL_1_0_ULPI_DATA_TRIMMER_SEL_SHIFT                        _MK_SHIFT_CONST(1)
#define USB2_IF_ULPI_TIMING_CTRL_1_0_ULPI_DATA_TRIMMER_SEL_FIELD                        _MK_FIELD_CONST(0x7, USB2_IF_ULPI_TIMING_CTRL_1_0_ULPI_DATA_TRIMMER_SEL_SHIFT)
#define USB2_IF_ULPI_TIMING_CTRL_1_0_ULPI_DATA_TRIMMER_SEL_RANGE                        3:1
#define USB2_IF_ULPI_TIMING_CTRL_1_0_ULPI_DATA_TRIMMER_SEL_WOFFSET                      0x0
#define USB2_IF_ULPI_TIMING_CTRL_1_0_ULPI_DATA_TRIMMER_SEL_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_IF_ULPI_TIMING_CTRL_1_0_ULPI_DATA_TRIMMER_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define USB2_IF_ULPI_TIMING_CTRL_1_0_ULPI_DATA_TRIMMER_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_IF_ULPI_TIMING_CTRL_1_0_ULPI_DATA_TRIMMER_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB2_IF_ULPI_TIMING_CTRL_1_0_ULPI_STPDIRNXT_TRIMMER_LOAD_SHIFT                  _MK_SHIFT_CONST(16)
#define USB2_IF_ULPI_TIMING_CTRL_1_0_ULPI_STPDIRNXT_TRIMMER_LOAD_FIELD                  _MK_FIELD_CONST(0x1, USB2_IF_ULPI_TIMING_CTRL_1_0_ULPI_STPDIRNXT_TRIMMER_LOAD_SHIFT)
#define USB2_IF_ULPI_TIMING_CTRL_1_0_ULPI_STPDIRNXT_TRIMMER_LOAD_RANGE                  16:16
#define USB2_IF_ULPI_TIMING_CTRL_1_0_ULPI_STPDIRNXT_TRIMMER_LOAD_WOFFSET                        0x0
#define USB2_IF_ULPI_TIMING_CTRL_1_0_ULPI_STPDIRNXT_TRIMMER_LOAD_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_IF_ULPI_TIMING_CTRL_1_0_ULPI_STPDIRNXT_TRIMMER_LOAD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_IF_ULPI_TIMING_CTRL_1_0_ULPI_STPDIRNXT_TRIMMER_LOAD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_IF_ULPI_TIMING_CTRL_1_0_ULPI_STPDIRNXT_TRIMMER_LOAD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_IF_ULPI_TIMING_CTRL_1_0_ULPI_STPDIRNXT_TRIMMER_SEL_SHIFT                   _MK_SHIFT_CONST(17)
#define USB2_IF_ULPI_TIMING_CTRL_1_0_ULPI_STPDIRNXT_TRIMMER_SEL_FIELD                   _MK_FIELD_CONST(0x7, USB2_IF_ULPI_TIMING_CTRL_1_0_ULPI_STPDIRNXT_TRIMMER_SEL_SHIFT)
#define USB2_IF_ULPI_TIMING_CTRL_1_0_ULPI_STPDIRNXT_TRIMMER_SEL_RANGE                   19:17
#define USB2_IF_ULPI_TIMING_CTRL_1_0_ULPI_STPDIRNXT_TRIMMER_SEL_WOFFSET                 0x0
#define USB2_IF_ULPI_TIMING_CTRL_1_0_ULPI_STPDIRNXT_TRIMMER_SEL_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_IF_ULPI_TIMING_CTRL_1_0_ULPI_STPDIRNXT_TRIMMER_SEL_DEFAULT_MASK                    _MK_MASK_CONST(0x7)
#define USB2_IF_ULPI_TIMING_CTRL_1_0_ULPI_STPDIRNXT_TRIMMER_SEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_IF_ULPI_TIMING_CTRL_1_0_ULPI_STPDIRNXT_TRIMMER_SEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB2_IF_ULPI_TIMING_CTRL_1_0_ULPI_DIR_TRIMMER_LOAD_SHIFT                        _MK_SHIFT_CONST(24)
#define USB2_IF_ULPI_TIMING_CTRL_1_0_ULPI_DIR_TRIMMER_LOAD_FIELD                        _MK_FIELD_CONST(0x1, USB2_IF_ULPI_TIMING_CTRL_1_0_ULPI_DIR_TRIMMER_LOAD_SHIFT)
#define USB2_IF_ULPI_TIMING_CTRL_1_0_ULPI_DIR_TRIMMER_LOAD_RANGE                        24:24
#define USB2_IF_ULPI_TIMING_CTRL_1_0_ULPI_DIR_TRIMMER_LOAD_WOFFSET                      0x0
#define USB2_IF_ULPI_TIMING_CTRL_1_0_ULPI_DIR_TRIMMER_LOAD_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_IF_ULPI_TIMING_CTRL_1_0_ULPI_DIR_TRIMMER_LOAD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_IF_ULPI_TIMING_CTRL_1_0_ULPI_DIR_TRIMMER_LOAD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_IF_ULPI_TIMING_CTRL_1_0_ULPI_DIR_TRIMMER_LOAD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB2_IF_ULPI_TIMING_CTRL_1_0_ULPI_DIR_TRIMMER_SEL_SHIFT                 _MK_SHIFT_CONST(25)
#define USB2_IF_ULPI_TIMING_CTRL_1_0_ULPI_DIR_TRIMMER_SEL_FIELD                 _MK_FIELD_CONST(0x7, USB2_IF_ULPI_TIMING_CTRL_1_0_ULPI_DIR_TRIMMER_SEL_SHIFT)
#define USB2_IF_ULPI_TIMING_CTRL_1_0_ULPI_DIR_TRIMMER_SEL_RANGE                 27:25
#define USB2_IF_ULPI_TIMING_CTRL_1_0_ULPI_DIR_TRIMMER_SEL_WOFFSET                       0x0
#define USB2_IF_ULPI_TIMING_CTRL_1_0_ULPI_DIR_TRIMMER_SEL_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_IF_ULPI_TIMING_CTRL_1_0_ULPI_DIR_TRIMMER_SEL_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define USB2_IF_ULPI_TIMING_CTRL_1_0_ULPI_DIR_TRIMMER_SEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_IF_ULPI_TIMING_CTRL_1_0_ULPI_DIR_TRIMMER_SEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register USB2_IF_USB_DEBUG_0  
#define USB2_IF_USB_DEBUG_0                     _MK_ADDR_CONST(0x480)
#define USB2_IF_USB_DEBUG_0_SECURE                      0x0
#define USB2_IF_USB_DEBUG_0_WORD_COUNT                  0x1
#define USB2_IF_USB_DEBUG_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define USB2_IF_USB_DEBUG_0_RESET_MASK                  _MK_MASK_CONST(0x60)
#define USB2_IF_USB_DEBUG_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_IF_USB_DEBUG_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_IF_USB_DEBUG_0_READ_MASK                   _MK_MASK_CONST(0x60)
#define USB2_IF_USB_DEBUG_0_WRITE_MASK                  _MK_MASK_CONST(0x60)
#define USB2_IF_USB_DEBUG_0_USB_BUF_LOW32BITS_SEL_SHIFT                 _MK_SHIFT_CONST(6)
#define USB2_IF_USB_DEBUG_0_USB_BUF_LOW32BITS_SEL_FIELD                 _MK_FIELD_CONST(0x1, USB2_IF_USB_DEBUG_0_USB_BUF_LOW32BITS_SEL_SHIFT)
#define USB2_IF_USB_DEBUG_0_USB_BUF_LOW32BITS_SEL_RANGE                 6:6
#define USB2_IF_USB_DEBUG_0_USB_BUF_LOW32BITS_SEL_WOFFSET                       0x0
#define USB2_IF_USB_DEBUG_0_USB_BUF_LOW32BITS_SEL_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_IF_USB_DEBUG_0_USB_BUF_LOW32BITS_SEL_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_IF_USB_DEBUG_0_USB_BUF_LOW32BITS_SEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_IF_USB_DEBUG_0_USB_BUF_LOW32BITS_SEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_IF_USB_DEBUG_0_USB_BUF_LOW32BITS_SEL_UPPER_BITS                    _MK_ENUM_CONST(0)
#define USB2_IF_USB_DEBUG_0_USB_BUF_LOW32BITS_SEL_LOWER_BITS                    _MK_ENUM_CONST(1)

#define USB2_IF_USB_DEBUG_0_USB_BUF_AHB_IF_SEL_SHIFT                    _MK_SHIFT_CONST(5)
#define USB2_IF_USB_DEBUG_0_USB_BUF_AHB_IF_SEL_FIELD                    _MK_FIELD_CONST(0x1, USB2_IF_USB_DEBUG_0_USB_BUF_AHB_IF_SEL_SHIFT)
#define USB2_IF_USB_DEBUG_0_USB_BUF_AHB_IF_SEL_RANGE                    5:5
#define USB2_IF_USB_DEBUG_0_USB_BUF_AHB_IF_SEL_WOFFSET                  0x0
#define USB2_IF_USB_DEBUG_0_USB_BUF_AHB_IF_SEL_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_IF_USB_DEBUG_0_USB_BUF_AHB_IF_SEL_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_IF_USB_DEBUG_0_USB_BUF_AHB_IF_SEL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_IF_USB_DEBUG_0_USB_BUF_AHB_IF_SEL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_IF_USB_DEBUG_0_USB_BUF_AHB_IF_SEL_DISABLE                  _MK_ENUM_CONST(0)
#define USB2_IF_USB_DEBUG_0_USB_BUF_AHB_IF_SEL_ENABLE                   _MK_ENUM_CONST(1)


// Register USB2_IF_USB_PHY_SELF_TEST_0  
#define USB2_IF_USB_PHY_SELF_TEST_0                     _MK_ADDR_CONST(0x484)
#define USB2_IF_USB_PHY_SELF_TEST_0_SECURE                      0x0
#define USB2_IF_USB_PHY_SELF_TEST_0_WORD_COUNT                  0x1
#define USB2_IF_USB_PHY_SELF_TEST_0_RESET_VAL                   _MK_MASK_CONST(0x10150008)
#define USB2_IF_USB_PHY_SELF_TEST_0_RESET_MASK                  _MK_MASK_CONST(0xfffff37f)
#define USB2_IF_USB_PHY_SELF_TEST_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_SELF_TEST_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_SELF_TEST_0_READ_MASK                   _MK_MASK_CONST(0xfffff37f)
#define USB2_IF_USB_PHY_SELF_TEST_0_WRITE_MASK                  _MK_MASK_CONST(0xffff7373)
#define USB2_IF_USB_PHY_SELF_TEST_0_TEST_PKT_CNT_SHIFT                  _MK_SHIFT_CONST(24)
#define USB2_IF_USB_PHY_SELF_TEST_0_TEST_PKT_CNT_FIELD                  _MK_FIELD_CONST(0xff, USB2_IF_USB_PHY_SELF_TEST_0_TEST_PKT_CNT_SHIFT)
#define USB2_IF_USB_PHY_SELF_TEST_0_TEST_PKT_CNT_RANGE                  31:24
#define USB2_IF_USB_PHY_SELF_TEST_0_TEST_PKT_CNT_WOFFSET                        0x0
#define USB2_IF_USB_PHY_SELF_TEST_0_TEST_PKT_CNT_DEFAULT                        _MK_MASK_CONST(0x10)
#define USB2_IF_USB_PHY_SELF_TEST_0_TEST_PKT_CNT_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define USB2_IF_USB_PHY_SELF_TEST_0_TEST_PKT_CNT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_SELF_TEST_0_TEST_PKT_CNT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_IF_USB_PHY_SELF_TEST_0_IPKT_DLY_SHIFT                      _MK_SHIFT_CONST(16)
#define USB2_IF_USB_PHY_SELF_TEST_0_IPKT_DLY_FIELD                      _MK_FIELD_CONST(0xff, USB2_IF_USB_PHY_SELF_TEST_0_IPKT_DLY_SHIFT)
#define USB2_IF_USB_PHY_SELF_TEST_0_IPKT_DLY_RANGE                      23:16
#define USB2_IF_USB_PHY_SELF_TEST_0_IPKT_DLY_WOFFSET                    0x0
#define USB2_IF_USB_PHY_SELF_TEST_0_IPKT_DLY_DEFAULT                    _MK_MASK_CONST(0x15)
#define USB2_IF_USB_PHY_SELF_TEST_0_IPKT_DLY_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define USB2_IF_USB_PHY_SELF_TEST_0_IPKT_DLY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_SELF_TEST_0_IPKT_DLY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB2_IF_USB_PHY_SELF_TEST_0_DISCON_SHIFT                        _MK_SHIFT_CONST(15)
#define USB2_IF_USB_PHY_SELF_TEST_0_DISCON_FIELD                        _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_SELF_TEST_0_DISCON_SHIFT)
#define USB2_IF_USB_PHY_SELF_TEST_0_DISCON_RANGE                        15:15
#define USB2_IF_USB_PHY_SELF_TEST_0_DISCON_WOFFSET                      0x0
#define USB2_IF_USB_PHY_SELF_TEST_0_DISCON_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_SELF_TEST_0_DISCON_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_SELF_TEST_0_DISCON_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_SELF_TEST_0_DISCON_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_SELF_TEST_0_DISCON_UNSET                        _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_SELF_TEST_0_DISCON_SET                  _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_SELF_TEST_0_SOF_EN_SHIFT                        _MK_SHIFT_CONST(14)
#define USB2_IF_USB_PHY_SELF_TEST_0_SOF_EN_FIELD                        _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_SELF_TEST_0_SOF_EN_SHIFT)
#define USB2_IF_USB_PHY_SELF_TEST_0_SOF_EN_RANGE                        14:14
#define USB2_IF_USB_PHY_SELF_TEST_0_SOF_EN_WOFFSET                      0x0
#define USB2_IF_USB_PHY_SELF_TEST_0_SOF_EN_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_SELF_TEST_0_SOF_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_SELF_TEST_0_SOF_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_SELF_TEST_0_SOF_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_SELF_TEST_0_SOF_EN_DISABLE                      _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_SELF_TEST_0_SOF_EN_ENABLE                       _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_SELF_TEST_0_DPPD_SHIFT                  _MK_SHIFT_CONST(13)
#define USB2_IF_USB_PHY_SELF_TEST_0_DPPD_FIELD                  _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_SELF_TEST_0_DPPD_SHIFT)
#define USB2_IF_USB_PHY_SELF_TEST_0_DPPD_RANGE                  13:13
#define USB2_IF_USB_PHY_SELF_TEST_0_DPPD_WOFFSET                        0x0
#define USB2_IF_USB_PHY_SELF_TEST_0_DPPD_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_SELF_TEST_0_DPPD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_SELF_TEST_0_DPPD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_SELF_TEST_0_DPPD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_SELF_TEST_0_DPPD_DISABLE                        _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_SELF_TEST_0_DPPD_ENABLE                 _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_SELF_TEST_0_DMPD_SHIFT                  _MK_SHIFT_CONST(12)
#define USB2_IF_USB_PHY_SELF_TEST_0_DMPD_FIELD                  _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_SELF_TEST_0_DMPD_SHIFT)
#define USB2_IF_USB_PHY_SELF_TEST_0_DMPD_RANGE                  12:12
#define USB2_IF_USB_PHY_SELF_TEST_0_DMPD_WOFFSET                        0x0
#define USB2_IF_USB_PHY_SELF_TEST_0_DMPD_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_SELF_TEST_0_DMPD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_SELF_TEST_0_DMPD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_SELF_TEST_0_DMPD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_SELF_TEST_0_DMPD_DISABLE                        _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_SELF_TEST_0_DMPD_ENABLE                 _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_SELF_TEST_0_OPMODE_SHIFT                        _MK_SHIFT_CONST(8)
#define USB2_IF_USB_PHY_SELF_TEST_0_OPMODE_FIELD                        _MK_FIELD_CONST(0x3, USB2_IF_USB_PHY_SELF_TEST_0_OPMODE_SHIFT)
#define USB2_IF_USB_PHY_SELF_TEST_0_OPMODE_RANGE                        9:8
#define USB2_IF_USB_PHY_SELF_TEST_0_OPMODE_WOFFSET                      0x0
#define USB2_IF_USB_PHY_SELF_TEST_0_OPMODE_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_SELF_TEST_0_OPMODE_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define USB2_IF_USB_PHY_SELF_TEST_0_OPMODE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_SELF_TEST_0_OPMODE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB2_IF_USB_PHY_SELF_TEST_0_TERM_SHIFT                  _MK_SHIFT_CONST(6)
#define USB2_IF_USB_PHY_SELF_TEST_0_TERM_FIELD                  _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_SELF_TEST_0_TERM_SHIFT)
#define USB2_IF_USB_PHY_SELF_TEST_0_TERM_RANGE                  6:6
#define USB2_IF_USB_PHY_SELF_TEST_0_TERM_WOFFSET                        0x0
#define USB2_IF_USB_PHY_SELF_TEST_0_TERM_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_SELF_TEST_0_TERM_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_SELF_TEST_0_TERM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_SELF_TEST_0_TERM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_IF_USB_PHY_SELF_TEST_0_XCVR_SHIFT                  _MK_SHIFT_CONST(4)
#define USB2_IF_USB_PHY_SELF_TEST_0_XCVR_FIELD                  _MK_FIELD_CONST(0x3, USB2_IF_USB_PHY_SELF_TEST_0_XCVR_SHIFT)
#define USB2_IF_USB_PHY_SELF_TEST_0_XCVR_RANGE                  5:4
#define USB2_IF_USB_PHY_SELF_TEST_0_XCVR_WOFFSET                        0x0
#define USB2_IF_USB_PHY_SELF_TEST_0_XCVR_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_SELF_TEST_0_XCVR_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define USB2_IF_USB_PHY_SELF_TEST_0_XCVR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_SELF_TEST_0_XCVR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_IF_USB_PHY_SELF_TEST_0_TSTPS_SHIFT                 _MK_SHIFT_CONST(3)
#define USB2_IF_USB_PHY_SELF_TEST_0_TSTPS_FIELD                 _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_SELF_TEST_0_TSTPS_SHIFT)
#define USB2_IF_USB_PHY_SELF_TEST_0_TSTPS_RANGE                 3:3
#define USB2_IF_USB_PHY_SELF_TEST_0_TSTPS_WOFFSET                       0x0
#define USB2_IF_USB_PHY_SELF_TEST_0_TSTPS_DEFAULT                       _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_SELF_TEST_0_TSTPS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_SELF_TEST_0_TSTPS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_SELF_TEST_0_TSTPS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_SELF_TEST_0_TSTPS_UNSET                 _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_SELF_TEST_0_TSTPS_SET                   _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_SELF_TEST_0_TSTEND_SHIFT                        _MK_SHIFT_CONST(2)
#define USB2_IF_USB_PHY_SELF_TEST_0_TSTEND_FIELD                        _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_SELF_TEST_0_TSTEND_SHIFT)
#define USB2_IF_USB_PHY_SELF_TEST_0_TSTEND_RANGE                        2:2
#define USB2_IF_USB_PHY_SELF_TEST_0_TSTEND_WOFFSET                      0x0
#define USB2_IF_USB_PHY_SELF_TEST_0_TSTEND_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_SELF_TEST_0_TSTEND_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_SELF_TEST_0_TSTEND_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_SELF_TEST_0_TSTEND_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_SELF_TEST_0_TSTEND_UNSET                        _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_SELF_TEST_0_TSTEND_SET                  _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_SELF_TEST_0_TSTON_SHIFT                 _MK_SHIFT_CONST(1)
#define USB2_IF_USB_PHY_SELF_TEST_0_TSTON_FIELD                 _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_SELF_TEST_0_TSTON_SHIFT)
#define USB2_IF_USB_PHY_SELF_TEST_0_TSTON_RANGE                 1:1
#define USB2_IF_USB_PHY_SELF_TEST_0_TSTON_WOFFSET                       0x0
#define USB2_IF_USB_PHY_SELF_TEST_0_TSTON_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_SELF_TEST_0_TSTON_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_SELF_TEST_0_TSTON_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_SELF_TEST_0_TSTON_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_SELF_TEST_0_TSTON_UNSET                 _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_SELF_TEST_0_TSTON_SET                   _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_SELF_TEST_0_TSTENB_SHIFT                        _MK_SHIFT_CONST(0)
#define USB2_IF_USB_PHY_SELF_TEST_0_TSTENB_FIELD                        _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_SELF_TEST_0_TSTENB_SHIFT)
#define USB2_IF_USB_PHY_SELF_TEST_0_TSTENB_RANGE                        0:0
#define USB2_IF_USB_PHY_SELF_TEST_0_TSTENB_WOFFSET                      0x0
#define USB2_IF_USB_PHY_SELF_TEST_0_TSTENB_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_SELF_TEST_0_TSTENB_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_SELF_TEST_0_TSTENB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_SELF_TEST_0_TSTENB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_SELF_TEST_0_TSTENB_DISABLE                      _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_SELF_TEST_0_TSTENB_ENABLE                       _MK_ENUM_CONST(1)


// Register USB2_IF_USB_PHY_SELF_TEST2_0  
#define USB2_IF_USB_PHY_SELF_TEST2_0                    _MK_ADDR_CONST(0x488)
#define USB2_IF_USB_PHY_SELF_TEST2_0_SECURE                     0x0
#define USB2_IF_USB_PHY_SELF_TEST2_0_WORD_COUNT                         0x1
#define USB2_IF_USB_PHY_SELF_TEST2_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_SELF_TEST2_0_RESET_MASK                         _MK_MASK_CONST(0x1f)
#define USB2_IF_USB_PHY_SELF_TEST2_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_SELF_TEST2_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_SELF_TEST2_0_READ_MASK                  _MK_MASK_CONST(0x1f)
#define USB2_IF_USB_PHY_SELF_TEST2_0_WRITE_MASK                         _MK_MASK_CONST(0x1f)
#define USB2_IF_USB_PHY_SELF_TEST2_0_RCV_TEST_PKT_SHIFT                 _MK_SHIFT_CONST(4)
#define USB2_IF_USB_PHY_SELF_TEST2_0_RCV_TEST_PKT_FIELD                 _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_SELF_TEST2_0_RCV_TEST_PKT_SHIFT)
#define USB2_IF_USB_PHY_SELF_TEST2_0_RCV_TEST_PKT_RANGE                 4:4
#define USB2_IF_USB_PHY_SELF_TEST2_0_RCV_TEST_PKT_WOFFSET                       0x0
#define USB2_IF_USB_PHY_SELF_TEST2_0_RCV_TEST_PKT_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_SELF_TEST2_0_RCV_TEST_PKT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_SELF_TEST2_0_RCV_TEST_PKT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_SELF_TEST2_0_RCV_TEST_PKT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_SELF_TEST2_0_RCV_TEST_PKT_DISABLE                       _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_SELF_TEST2_0_RCV_TEST_PKT_ENABLE                        _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_PKT_SHIFT                        _MK_SHIFT_CONST(3)
#define USB2_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_PKT_FIELD                        _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_PKT_SHIFT)
#define USB2_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_PKT_RANGE                        3:3
#define USB2_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_PKT_WOFFSET                      0x0
#define USB2_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_PKT_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_PKT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_PKT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_PKT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_PKT_DISABLE                      _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_PKT_ENABLE                       _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_K_SHIFT                  _MK_SHIFT_CONST(2)
#define USB2_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_K_FIELD                  _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_K_SHIFT)
#define USB2_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_K_RANGE                  2:2
#define USB2_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_K_WOFFSET                        0x0
#define USB2_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_K_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_K_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_K_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_K_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_K_DISABLE                        _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_K_ENABLE                 _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_J_SHIFT                  _MK_SHIFT_CONST(1)
#define USB2_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_J_FIELD                  _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_J_SHIFT)
#define USB2_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_J_RANGE                  1:1
#define USB2_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_J_WOFFSET                        0x0
#define USB2_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_J_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_J_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_J_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_J_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_J_DISABLE                        _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_J_ENABLE                 _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_SELF_TEST2_0_TEST_SOF_J_SHIFT                   _MK_SHIFT_CONST(0)
#define USB2_IF_USB_PHY_SELF_TEST2_0_TEST_SOF_J_FIELD                   _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_SELF_TEST2_0_TEST_SOF_J_SHIFT)
#define USB2_IF_USB_PHY_SELF_TEST2_0_TEST_SOF_J_RANGE                   0:0
#define USB2_IF_USB_PHY_SELF_TEST2_0_TEST_SOF_J_WOFFSET                 0x0
#define USB2_IF_USB_PHY_SELF_TEST2_0_TEST_SOF_J_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_SELF_TEST2_0_TEST_SOF_J_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_SELF_TEST2_0_TEST_SOF_J_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_SELF_TEST2_0_TEST_SOF_J_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_SELF_TEST2_0_TEST_SOF_J_DISABLE                 _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_SELF_TEST2_0_TEST_SOF_J_ENABLE                  _MK_ENUM_CONST(1)


// Register USB2_IF_USB_PHY_SELF_TEST_DEBUG_0  
#define USB2_IF_USB_PHY_SELF_TEST_DEBUG_0                       _MK_ADDR_CONST(0x48c)
#define USB2_IF_USB_PHY_SELF_TEST_DEBUG_0_SECURE                        0x0
#define USB2_IF_USB_PHY_SELF_TEST_DEBUG_0_WORD_COUNT                    0x1
#define USB2_IF_USB_PHY_SELF_TEST_DEBUG_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_SELF_TEST_DEBUG_0_RESET_MASK                    _MK_MASK_CONST(0x3ff3f)
#define USB2_IF_USB_PHY_SELF_TEST_DEBUG_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_SELF_TEST_DEBUG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_SELF_TEST_DEBUG_0_READ_MASK                     _MK_MASK_CONST(0x3ff3f)
#define USB2_IF_USB_PHY_SELF_TEST_DEBUG_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_SELF_TEST_DEBUG_0_RXCMF_SHIFT                   _MK_SHIFT_CONST(17)
#define USB2_IF_USB_PHY_SELF_TEST_DEBUG_0_RXCMF_FIELD                   _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_SELF_TEST_DEBUG_0_RXCMF_SHIFT)
#define USB2_IF_USB_PHY_SELF_TEST_DEBUG_0_RXCMF_RANGE                   17:17
#define USB2_IF_USB_PHY_SELF_TEST_DEBUG_0_RXCMF_WOFFSET                 0x0
#define USB2_IF_USB_PHY_SELF_TEST_DEBUG_0_RXCMF_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_SELF_TEST_DEBUG_0_RXCMF_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_SELF_TEST_DEBUG_0_RXCMF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_SELF_TEST_DEBUG_0_RXCMF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_SELF_TEST_DEBUG_0_RXCMF_UNSET                   _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_SELF_TEST_DEBUG_0_RXCMF_SET                     _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_SELF_TEST_DEBUG_0_RXVHF_SHIFT                   _MK_SHIFT_CONST(16)
#define USB2_IF_USB_PHY_SELF_TEST_DEBUG_0_RXVHF_FIELD                   _MK_FIELD_CONST(0x1, USB2_IF_USB_PHY_SELF_TEST_DEBUG_0_RXVHF_SHIFT)
#define USB2_IF_USB_PHY_SELF_TEST_DEBUG_0_RXVHF_RANGE                   16:16
#define USB2_IF_USB_PHY_SELF_TEST_DEBUG_0_RXVHF_WOFFSET                 0x0
#define USB2_IF_USB_PHY_SELF_TEST_DEBUG_0_RXVHF_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_SELF_TEST_DEBUG_0_RXVHF_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_IF_USB_PHY_SELF_TEST_DEBUG_0_RXVHF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_SELF_TEST_DEBUG_0_RXVHF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_SELF_TEST_DEBUG_0_RXVHF_UNSET                   _MK_ENUM_CONST(0)
#define USB2_IF_USB_PHY_SELF_TEST_DEBUG_0_RXVHF_SET                     _MK_ENUM_CONST(1)

#define USB2_IF_USB_PHY_SELF_TEST_DEBUG_0_FAIL_PKT_NO_SHIFT                     _MK_SHIFT_CONST(8)
#define USB2_IF_USB_PHY_SELF_TEST_DEBUG_0_FAIL_PKT_NO_FIELD                     _MK_FIELD_CONST(0xff, USB2_IF_USB_PHY_SELF_TEST_DEBUG_0_FAIL_PKT_NO_SHIFT)
#define USB2_IF_USB_PHY_SELF_TEST_DEBUG_0_FAIL_PKT_NO_RANGE                     15:8
#define USB2_IF_USB_PHY_SELF_TEST_DEBUG_0_FAIL_PKT_NO_WOFFSET                   0x0
#define USB2_IF_USB_PHY_SELF_TEST_DEBUG_0_FAIL_PKT_NO_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_SELF_TEST_DEBUG_0_FAIL_PKT_NO_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define USB2_IF_USB_PHY_SELF_TEST_DEBUG_0_FAIL_PKT_NO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_SELF_TEST_DEBUG_0_FAIL_PKT_NO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB2_IF_USB_PHY_SELF_TEST_DEBUG_0_FAIL_RX_BYTE_SHIFT                    _MK_SHIFT_CONST(0)
#define USB2_IF_USB_PHY_SELF_TEST_DEBUG_0_FAIL_RX_BYTE_FIELD                    _MK_FIELD_CONST(0x3f, USB2_IF_USB_PHY_SELF_TEST_DEBUG_0_FAIL_RX_BYTE_SHIFT)
#define USB2_IF_USB_PHY_SELF_TEST_DEBUG_0_FAIL_RX_BYTE_RANGE                    5:0
#define USB2_IF_USB_PHY_SELF_TEST_DEBUG_0_FAIL_RX_BYTE_WOFFSET                  0x0
#define USB2_IF_USB_PHY_SELF_TEST_DEBUG_0_FAIL_RX_BYTE_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_SELF_TEST_DEBUG_0_FAIL_RX_BYTE_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define USB2_IF_USB_PHY_SELF_TEST_DEBUG_0_FAIL_RX_BYTE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_IF_USB_PHY_SELF_TEST_DEBUG_0_FAIL_RX_BYTE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register USB2_IF_USB_RSM_DLY_0  
#define USB2_IF_USB_RSM_DLY_0                   _MK_ADDR_CONST(0x490)
#define USB2_IF_USB_RSM_DLY_0_SECURE                    0x0
#define USB2_IF_USB_RSM_DLY_0_WORD_COUNT                        0x1
#define USB2_IF_USB_RSM_DLY_0_RESET_VAL                         _MK_MASK_CONST(0x6978)
#define USB2_IF_USB_RSM_DLY_0_RESET_MASK                        _MK_MASK_CONST(0xffff)
#define USB2_IF_USB_RSM_DLY_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define USB2_IF_USB_RSM_DLY_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_IF_USB_RSM_DLY_0_READ_MASK                         _MK_MASK_CONST(0xffff)
#define USB2_IF_USB_RSM_DLY_0_WRITE_MASK                        _MK_MASK_CONST(0xffff)
#define USB2_IF_USB_RSM_DLY_0_TIME_TO_RESUME_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_IF_USB_RSM_DLY_0_TIME_TO_RESUME_FIELD                      _MK_FIELD_CONST(0xffff, USB2_IF_USB_RSM_DLY_0_TIME_TO_RESUME_SHIFT)
#define USB2_IF_USB_RSM_DLY_0_TIME_TO_RESUME_RANGE                      15:0
#define USB2_IF_USB_RSM_DLY_0_TIME_TO_RESUME_WOFFSET                    0x0
#define USB2_IF_USB_RSM_DLY_0_TIME_TO_RESUME_DEFAULT                    _MK_MASK_CONST(0x6978)
#define USB2_IF_USB_RSM_DLY_0_TIME_TO_RESUME_DEFAULT_MASK                       _MK_MASK_CONST(0xffff)
#define USB2_IF_USB_RSM_DLY_0_TIME_TO_RESUME_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_IF_USB_RSM_DLY_0_TIME_TO_RESUME_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Reserved address 1172 [0x494] 

// Register USB2_IF_SPARE_0  
#define USB2_IF_SPARE_0                 _MK_ADDR_CONST(0x498)
#define USB2_IF_SPARE_0_SECURE                  0x0
#define USB2_IF_SPARE_0_WORD_COUNT                      0x1
#define USB2_IF_SPARE_0_RESET_VAL                       _MK_MASK_CONST(0xffff0000)
#define USB2_IF_SPARE_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define USB2_IF_SPARE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define USB2_IF_SPARE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define USB2_IF_SPARE_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB2_IF_SPARE_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define USB2_IF_SPARE_0_SPARE_LO_SHIFT                  _MK_SHIFT_CONST(0)
#define USB2_IF_SPARE_0_SPARE_LO_FIELD                  _MK_FIELD_CONST(0xffff, USB2_IF_SPARE_0_SPARE_LO_SHIFT)
#define USB2_IF_SPARE_0_SPARE_LO_RANGE                  15:0
#define USB2_IF_SPARE_0_SPARE_LO_WOFFSET                        0x0
#define USB2_IF_SPARE_0_SPARE_LO_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_IF_SPARE_0_SPARE_LO_DEFAULT_MASK                   _MK_MASK_CONST(0xffff)
#define USB2_IF_SPARE_0_SPARE_LO_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_IF_SPARE_0_SPARE_LO_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_IF_SPARE_0_SPARE_HI_SHIFT                  _MK_SHIFT_CONST(16)
#define USB2_IF_SPARE_0_SPARE_HI_FIELD                  _MK_FIELD_CONST(0xffff, USB2_IF_SPARE_0_SPARE_HI_SHIFT)
#define USB2_IF_SPARE_0_SPARE_HI_RANGE                  31:16
#define USB2_IF_SPARE_0_SPARE_HI_WOFFSET                        0x0
#define USB2_IF_SPARE_0_SPARE_HI_DEFAULT                        _MK_MASK_CONST(0xffff)
#define USB2_IF_SPARE_0_SPARE_HI_DEFAULT_MASK                   _MK_MASK_CONST(0xffff)
#define USB2_IF_SPARE_0_SPARE_HI_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_IF_SPARE_0_SPARE_HI_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register USB2_UTMIP_PLL_CFG0_0  
#define USB2_UTMIP_PLL_CFG0_0                   _MK_ADDR_CONST(0x800)
#define USB2_UTMIP_PLL_CFG0_0_SECURE                    0x0
#define USB2_UTMIP_PLL_CFG0_0_WORD_COUNT                        0x1
#define USB2_UTMIP_PLL_CFG0_0_RESET_VAL                         _MK_MASK_CONST(0x280180)
#define USB2_UTMIP_PLL_CFG0_0_RESET_MASK                        _MK_MASK_CONST(0x7fffffff)
#define USB2_UTMIP_PLL_CFG0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define USB2_UTMIP_PLL_CFG0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_UTMIP_PLL_CFG0_0_READ_MASK                         _MK_MASK_CONST(0x7fffffff)
#define USB2_UTMIP_PLL_CFG0_0_WRITE_MASK                        _MK_MASK_CONST(0x7fffffff)
#define USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_LOCKENABLE_SHIFT                        _MK_SHIFT_CONST(0)
#define USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_LOCKENABLE_FIELD                        _MK_FIELD_CONST(0x1, USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_LOCKENABLE_SHIFT)
#define USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_LOCKENABLE_RANGE                        0:0
#define USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_LOCKENABLE_WOFFSET                      0x0
#define USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_LOCKENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_LOCKENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_LOCKENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_LOCKENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_LOCKSEL_SHIFT                   _MK_SHIFT_CONST(1)
#define USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_LOCKSEL_FIELD                   _MK_FIELD_CONST(0x3f, USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_LOCKSEL_SHIFT)
#define USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_LOCKSEL_RANGE                   6:1
#define USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_LOCKSEL_WOFFSET                 0x0
#define USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_LOCKSEL_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_LOCKSEL_DEFAULT_MASK                    _MK_MASK_CONST(0x3f)
#define USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_LOCKSEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_LOCKSEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_VCOMULTBY2_SHIFT                        _MK_SHIFT_CONST(7)
#define USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_VCOMULTBY2_FIELD                        _MK_FIELD_CONST(0x1, USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_VCOMULTBY2_SHIFT)
#define USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_VCOMULTBY2_RANGE                        7:7
#define USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_VCOMULTBY2_WOFFSET                      0x0
#define USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_VCOMULTBY2_DEFAULT                      _MK_MASK_CONST(0x1)
#define USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_VCOMULTBY2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_VCOMULTBY2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_VCOMULTBY2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_MDIV_SHIFT                      _MK_SHIFT_CONST(8)
#define USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_MDIV_FIELD                      _MK_FIELD_CONST(0xff, USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_MDIV_SHIFT)
#define USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_MDIV_RANGE                      15:8
#define USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_MDIV_WOFFSET                    0x0
#define USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_MDIV_DEFAULT                    _MK_MASK_CONST(0x1)
#define USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_MDIV_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_MDIV_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_MDIV_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_NDIV_SHIFT                      _MK_SHIFT_CONST(16)
#define USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_NDIV_FIELD                      _MK_FIELD_CONST(0xff, USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_NDIV_SHIFT)
#define USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_NDIV_RANGE                      23:16
#define USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_NDIV_WOFFSET                    0x0
#define USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_NDIV_DEFAULT                    _MK_MASK_CONST(0x28)
#define USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_NDIV_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_NDIV_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_NDIV_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_PDIV_SHIFT                      _MK_SHIFT_CONST(24)
#define USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_PDIV_FIELD                      _MK_FIELD_CONST(0x7, USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_PDIV_SHIFT)
#define USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_PDIV_RANGE                      26:24
#define USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_PDIV_WOFFSET                    0x0
#define USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_PDIV_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_PDIV_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_PDIV_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_PDIV_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_PDIVRST_SHIFT                   _MK_SHIFT_CONST(27)
#define USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_PDIVRST_FIELD                   _MK_FIELD_CONST(0x1, USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_PDIVRST_SHIFT)
#define USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_PDIVRST_RANGE                   27:27
#define USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_PDIVRST_WOFFSET                 0x0
#define USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_PDIVRST_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_PDIVRST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_PDIVRST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_PDIVRST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_SELECT_SHIFT                    _MK_SHIFT_CONST(28)
#define USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_SELECT_FIELD                    _MK_FIELD_CONST(0x7, USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_SELECT_SHIFT)
#define USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_SELECT_RANGE                    30:28
#define USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_SELECT_WOFFSET                  0x0
#define USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_SELECT_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_SELECT_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_SELECT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_UTMIP_PLL_CFG0_0_UTMIP_PLL_SELECT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register USB2_UTMIP_PLL_CFG1_0  
#define USB2_UTMIP_PLL_CFG1_0                   _MK_ADDR_CONST(0x804)
#define USB2_UTMIP_PLL_CFG1_0_SECURE                    0x0
#define USB2_UTMIP_PLL_CFG1_0_WORD_COUNT                        0x1
#define USB2_UTMIP_PLL_CFG1_0_RESET_VAL                         _MK_MASK_CONST(0x182000c0)
#define USB2_UTMIP_PLL_CFG1_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define USB2_UTMIP_PLL_CFG1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define USB2_UTMIP_PLL_CFG1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_UTMIP_PLL_CFG1_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define USB2_UTMIP_PLL_CFG1_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define USB2_UTMIP_PLL_CFG1_0_UTMIP_XTAL_FREQ_COUNT_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_UTMIP_PLL_CFG1_0_UTMIP_XTAL_FREQ_COUNT_FIELD                       _MK_FIELD_CONST(0xfff, USB2_UTMIP_PLL_CFG1_0_UTMIP_XTAL_FREQ_COUNT_SHIFT)
#define USB2_UTMIP_PLL_CFG1_0_UTMIP_XTAL_FREQ_COUNT_RANGE                       11:0
#define USB2_UTMIP_PLL_CFG1_0_UTMIP_XTAL_FREQ_COUNT_WOFFSET                     0x0
#define USB2_UTMIP_PLL_CFG1_0_UTMIP_XTAL_FREQ_COUNT_DEFAULT                     _MK_MASK_CONST(0xc0)
#define USB2_UTMIP_PLL_CFG1_0_UTMIP_XTAL_FREQ_COUNT_DEFAULT_MASK                        _MK_MASK_CONST(0xfff)
#define USB2_UTMIP_PLL_CFG1_0_UTMIP_XTAL_FREQ_COUNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_UTMIP_PLL_CFG1_0_UTMIP_XTAL_FREQ_COUNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define USB2_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERDOWN_SHIFT                    _MK_SHIFT_CONST(12)
#define USB2_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERDOWN_FIELD                    _MK_FIELD_CONST(0x1, USB2_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERDOWN_SHIFT)
#define USB2_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERDOWN_RANGE                    12:12
#define USB2_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERDOWN_WOFFSET                  0x0
#define USB2_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERDOWN_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERDOWN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERDOWN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERDOWN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERUP_SHIFT                      _MK_SHIFT_CONST(13)
#define USB2_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERUP_FIELD                      _MK_FIELD_CONST(0x1, USB2_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERUP_SHIFT)
#define USB2_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERUP_RANGE                      13:13
#define USB2_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERUP_WOFFSET                    0x0
#define USB2_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERUP_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERUP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB2_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERDOWN_SHIFT                    _MK_SHIFT_CONST(14)
#define USB2_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERDOWN_FIELD                    _MK_FIELD_CONST(0x1, USB2_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERDOWN_SHIFT)
#define USB2_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERDOWN_RANGE                    14:14
#define USB2_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERDOWN_WOFFSET                  0x0
#define USB2_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERDOWN_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERDOWN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERDOWN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERDOWN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERUP_SHIFT                      _MK_SHIFT_CONST(15)
#define USB2_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERUP_FIELD                      _MK_FIELD_CONST(0x1, USB2_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERUP_SHIFT)
#define USB2_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERUP_RANGE                      15:15
#define USB2_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERUP_WOFFSET                    0x0
#define USB2_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERUP_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERUP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB2_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERDOWN_SHIFT                  _MK_SHIFT_CONST(16)
#define USB2_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERDOWN_FIELD                  _MK_FIELD_CONST(0x1, USB2_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERDOWN_SHIFT)
#define USB2_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERDOWN_RANGE                  16:16
#define USB2_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERDOWN_WOFFSET                        0x0
#define USB2_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERDOWN_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERDOWN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERDOWN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERDOWN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERUP_SHIFT                    _MK_SHIFT_CONST(17)
#define USB2_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERUP_FIELD                    _MK_FIELD_CONST(0x1, USB2_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERUP_SHIFT)
#define USB2_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERUP_RANGE                    17:17
#define USB2_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERUP_WOFFSET                  0x0
#define USB2_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERUP_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERUP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERUP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERUP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_UTMIP_PLL_CFG1_0_UTMIP_PLL_SETUP_SHIFT                     _MK_SHIFT_CONST(18)
#define USB2_UTMIP_PLL_CFG1_0_UTMIP_PLL_SETUP_FIELD                     _MK_FIELD_CONST(0x1ff, USB2_UTMIP_PLL_CFG1_0_UTMIP_PLL_SETUP_SHIFT)
#define USB2_UTMIP_PLL_CFG1_0_UTMIP_PLL_SETUP_RANGE                     26:18
#define USB2_UTMIP_PLL_CFG1_0_UTMIP_PLL_SETUP_WOFFSET                   0x0
#define USB2_UTMIP_PLL_CFG1_0_UTMIP_PLL_SETUP_DEFAULT                   _MK_MASK_CONST(0x8)
#define USB2_UTMIP_PLL_CFG1_0_UTMIP_PLL_SETUP_DEFAULT_MASK                      _MK_MASK_CONST(0x1ff)
#define USB2_UTMIP_PLL_CFG1_0_UTMIP_PLL_SETUP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_UTMIP_PLL_CFG1_0_UTMIP_PLL_SETUP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB2_UTMIP_PLL_CFG1_0_UTMIP_PLLU_ENABLE_DLY_COUNT_SHIFT                 _MK_SHIFT_CONST(27)
#define USB2_UTMIP_PLL_CFG1_0_UTMIP_PLLU_ENABLE_DLY_COUNT_FIELD                 _MK_FIELD_CONST(0x1f, USB2_UTMIP_PLL_CFG1_0_UTMIP_PLLU_ENABLE_DLY_COUNT_SHIFT)
#define USB2_UTMIP_PLL_CFG1_0_UTMIP_PLLU_ENABLE_DLY_COUNT_RANGE                 31:27
#define USB2_UTMIP_PLL_CFG1_0_UTMIP_PLLU_ENABLE_DLY_COUNT_WOFFSET                       0x0
#define USB2_UTMIP_PLL_CFG1_0_UTMIP_PLLU_ENABLE_DLY_COUNT_DEFAULT                       _MK_MASK_CONST(0x3)
#define USB2_UTMIP_PLL_CFG1_0_UTMIP_PLLU_ENABLE_DLY_COUNT_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define USB2_UTMIP_PLL_CFG1_0_UTMIP_PLLU_ENABLE_DLY_COUNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_UTMIP_PLL_CFG1_0_UTMIP_PLLU_ENABLE_DLY_COUNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register USB2_UTMIP_XCVR_CFG0_0  
#define USB2_UTMIP_XCVR_CFG0_0                  _MK_ADDR_CONST(0x808)
#define USB2_UTMIP_XCVR_CFG0_0_SECURE                   0x0
#define USB2_UTMIP_XCVR_CFG0_0_WORD_COUNT                       0x1
#define USB2_UTMIP_XCVR_CFG0_0_RESET_VAL                        _MK_MASK_CONST(0x20256500)
#define USB2_UTMIP_XCVR_CFG0_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB2_UTMIP_XCVR_CFG0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define USB2_UTMIP_XCVR_CFG0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_UTMIP_XCVR_CFG0_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define USB2_UTMIP_XCVR_CFG0_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_SETUP_SHIFT                   _MK_SHIFT_CONST(0)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_SETUP_FIELD                   _MK_FIELD_CONST(0xf, USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_SETUP_SHIFT)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_SETUP_RANGE                   3:0
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_SETUP_WOFFSET                 0x0
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_SETUP_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_SETUP_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_SETUP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_SETUP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSSLEW_SHIFT                  _MK_SHIFT_CONST(4)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSSLEW_FIELD                  _MK_FIELD_CONST(0x3, USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSSLEW_SHIFT)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSSLEW_RANGE                  5:4
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSSLEW_WOFFSET                        0x0
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSSLEW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSSLEW_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSSLEW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSSLEW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_FSSLEW_SHIFT                  _MK_SHIFT_CONST(6)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_FSSLEW_FIELD                  _MK_FIELD_CONST(0x3, USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_FSSLEW_SHIFT)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_FSSLEW_RANGE                  7:6
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_FSSLEW_WOFFSET                        0x0
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_FSSLEW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_FSSLEW_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_FSSLEW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_FSSLEW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSRSLEW_SHIFT                 _MK_SHIFT_CONST(8)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSRSLEW_FIELD                 _MK_FIELD_CONST(0x3, USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSRSLEW_SHIFT)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSRSLEW_RANGE                 9:8
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSRSLEW_WOFFSET                       0x0
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSRSLEW_DEFAULT                       _MK_MASK_CONST(0x1)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSRSLEW_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSRSLEW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSRSLEW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSFSLEW_SHIFT                 _MK_SHIFT_CONST(10)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSFSLEW_FIELD                 _MK_FIELD_CONST(0x3, USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSFSLEW_SHIFT)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSFSLEW_RANGE                 11:10
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSFSLEW_WOFFSET                       0x0
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSFSLEW_DEFAULT                       _MK_MASK_CONST(0x1)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSFSLEW_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSFSLEW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSFSLEW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSLOOPBACK_SHIFT                      _MK_SHIFT_CONST(12)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSLOOPBACK_FIELD                      _MK_FIELD_CONST(0x1, USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSLOOPBACK_SHIFT)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSLOOPBACK_RANGE                      12:12
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSLOOPBACK_WOFFSET                    0x0
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSLOOPBACK_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSLOOPBACK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSLOOPBACK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSLOOPBACK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_TERMEN_SHIFT                  _MK_SHIFT_CONST(13)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_TERMEN_FIELD                  _MK_FIELD_CONST(0x1, USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_TERMEN_SHIFT)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_TERMEN_RANGE                  13:13
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_TERMEN_WOFFSET                        0x0
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_TERMEN_DEFAULT                        _MK_MASK_CONST(0x1)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_TERMEN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_TERMEN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_TERMEN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD_POWERDOWN_SHIFT                   _MK_SHIFT_CONST(14)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD_POWERDOWN_FIELD                   _MK_FIELD_CONST(0x1, USB2_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD_POWERDOWN_SHIFT)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD_POWERDOWN_RANGE                   14:14
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD_POWERDOWN_WOFFSET                 0x0
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD_POWERDOWN_DEFAULT                 _MK_MASK_CONST(0x1)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD_POWERDOWN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD_POWERDOWN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD_POWERDOWN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD_POWERUP_SHIFT                     _MK_SHIFT_CONST(15)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD_POWERUP_FIELD                     _MK_FIELD_CONST(0x1, USB2_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD_POWERUP_SHIFT)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD_POWERUP_RANGE                     15:15
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD_POWERUP_WOFFSET                   0x0
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD_POWERUP_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD_POWERUP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD_POWERUP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD_POWERUP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD2_POWERDOWN_SHIFT                  _MK_SHIFT_CONST(16)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD2_POWERDOWN_FIELD                  _MK_FIELD_CONST(0x1, USB2_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD2_POWERDOWN_SHIFT)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD2_POWERDOWN_RANGE                  16:16
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD2_POWERDOWN_WOFFSET                        0x0
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD2_POWERDOWN_DEFAULT                        _MK_MASK_CONST(0x1)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD2_POWERDOWN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD2_POWERDOWN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD2_POWERDOWN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD2_POWERUP_SHIFT                    _MK_SHIFT_CONST(17)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD2_POWERUP_FIELD                    _MK_FIELD_CONST(0x1, USB2_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD2_POWERUP_SHIFT)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD2_POWERUP_RANGE                    17:17
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD2_POWERUP_WOFFSET                  0x0
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD2_POWERUP_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD2_POWERUP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD2_POWERUP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD2_POWERUP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PDZI_POWERDOWN_SHIFT                 _MK_SHIFT_CONST(18)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PDZI_POWERDOWN_FIELD                 _MK_FIELD_CONST(0x1, USB2_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PDZI_POWERDOWN_SHIFT)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PDZI_POWERDOWN_RANGE                 18:18
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PDZI_POWERDOWN_WOFFSET                       0x0
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PDZI_POWERDOWN_DEFAULT                       _MK_MASK_CONST(0x1)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PDZI_POWERDOWN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PDZI_POWERDOWN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PDZI_POWERDOWN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PDZI_POWERUP_SHIFT                   _MK_SHIFT_CONST(19)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PDZI_POWERUP_FIELD                   _MK_FIELD_CONST(0x1, USB2_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PDZI_POWERUP_SHIFT)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PDZI_POWERUP_RANGE                   19:19
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PDZI_POWERUP_WOFFSET                 0x0
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PDZI_POWERUP_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PDZI_POWERUP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PDZI_POWERUP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PDZI_POWERUP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_DISCON_METHOD_SHIFT                   _MK_SHIFT_CONST(20)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_DISCON_METHOD_FIELD                   _MK_FIELD_CONST(0x1, USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_DISCON_METHOD_SHIFT)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_DISCON_METHOD_RANGE                   20:20
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_DISCON_METHOD_WOFFSET                 0x0
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_DISCON_METHOD_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_DISCON_METHOD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_DISCON_METHOD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_DISCON_METHOD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSBIAS_SEL_SHIFT                      _MK_SHIFT_CONST(21)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSBIAS_SEL_FIELD                      _MK_FIELD_CONST(0x1, USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSBIAS_SEL_SHIFT)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSBIAS_SEL_RANGE                      21:21
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSBIAS_SEL_WOFFSET                    0x0
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSBIAS_SEL_DEFAULT                    _MK_MASK_CONST(0x1)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSBIAS_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSBIAS_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSBIAS_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_SETUP_MSB_SHIFT                       _MK_SHIFT_CONST(22)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_SETUP_MSB_FIELD                       _MK_FIELD_CONST(0x7, USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_SETUP_MSB_SHIFT)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_SETUP_MSB_RANGE                       24:22
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_SETUP_MSB_WOFFSET                     0x0
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_SETUP_MSB_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_SETUP_MSB_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_SETUP_MSB_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_SETUP_MSB_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSSLEW_MSB_SHIFT                      _MK_SHIFT_CONST(25)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSSLEW_MSB_FIELD                      _MK_FIELD_CONST(0x7f, USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSSLEW_MSB_SHIFT)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSSLEW_MSB_RANGE                      31:25
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSSLEW_MSB_WOFFSET                    0x0
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSSLEW_MSB_DEFAULT                    _MK_MASK_CONST(0x10)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSSLEW_MSB_DEFAULT_MASK                       _MK_MASK_CONST(0x7f)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSSLEW_MSB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSSLEW_MSB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register USB2_UTMIP_BIAS_CFG0_0  
#define USB2_UTMIP_BIAS_CFG0_0                  _MK_ADDR_CONST(0x80c)
#define USB2_UTMIP_BIAS_CFG0_0_SECURE                   0x0
#define USB2_UTMIP_BIAS_CFG0_0_WORD_COUNT                       0x1
#define USB2_UTMIP_BIAS_CFG0_0_RESET_VAL                        _MK_MASK_CONST(0xc00c00)
#define USB2_UTMIP_BIAS_CFG0_0_RESET_MASK                       _MK_MASK_CONST(0x1ffffff)
#define USB2_UTMIP_BIAS_CFG0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define USB2_UTMIP_BIAS_CFG0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_UTMIP_BIAS_CFG0_0_READ_MASK                        _MK_MASK_CONST(0x1ffffff)
#define USB2_UTMIP_BIAS_CFG0_0_WRITE_MASK                       _MK_MASK_CONST(0x1ffffff)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_HSSQUELCH_LEVEL_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_HSSQUELCH_LEVEL_FIELD                      _MK_FIELD_CONST(0x3, USB2_UTMIP_BIAS_CFG0_0_UTMIP_HSSQUELCH_LEVEL_SHIFT)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_HSSQUELCH_LEVEL_RANGE                      1:0
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_HSSQUELCH_LEVEL_WOFFSET                    0x0
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_HSSQUELCH_LEVEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_HSSQUELCH_LEVEL_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_HSSQUELCH_LEVEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_HSSQUELCH_LEVEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_HSDISCON_LEVEL_SHIFT                       _MK_SHIFT_CONST(2)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_HSDISCON_LEVEL_FIELD                       _MK_FIELD_CONST(0x3, USB2_UTMIP_BIAS_CFG0_0_UTMIP_HSDISCON_LEVEL_SHIFT)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_HSDISCON_LEVEL_RANGE                       3:2
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_HSDISCON_LEVEL_WOFFSET                     0x0
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_HSDISCON_LEVEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_HSDISCON_LEVEL_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_HSDISCON_LEVEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_HSDISCON_LEVEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_HSCHIRP_LEVEL_SHIFT                        _MK_SHIFT_CONST(4)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_HSCHIRP_LEVEL_FIELD                        _MK_FIELD_CONST(0x3, USB2_UTMIP_BIAS_CFG0_0_UTMIP_HSCHIRP_LEVEL_SHIFT)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_HSCHIRP_LEVEL_RANGE                        5:4
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_HSCHIRP_LEVEL_WOFFSET                      0x0
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_HSCHIRP_LEVEL_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_HSCHIRP_LEVEL_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_HSCHIRP_LEVEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_HSCHIRP_LEVEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_SESS_LEVEL_LEVEL_SHIFT                     _MK_SHIFT_CONST(6)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_SESS_LEVEL_LEVEL_FIELD                     _MK_FIELD_CONST(0x3, USB2_UTMIP_BIAS_CFG0_0_UTMIP_SESS_LEVEL_LEVEL_SHIFT)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_SESS_LEVEL_LEVEL_RANGE                     7:6
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_SESS_LEVEL_LEVEL_WOFFSET                   0x0
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_SESS_LEVEL_LEVEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_SESS_LEVEL_LEVEL_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_SESS_LEVEL_LEVEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_SESS_LEVEL_LEVEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_VBUS_LEVEL_LEVEL_SHIFT                     _MK_SHIFT_CONST(8)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_VBUS_LEVEL_LEVEL_FIELD                     _MK_FIELD_CONST(0x3, USB2_UTMIP_BIAS_CFG0_0_UTMIP_VBUS_LEVEL_LEVEL_SHIFT)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_VBUS_LEVEL_LEVEL_RANGE                     9:8
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_VBUS_LEVEL_LEVEL_WOFFSET                   0x0
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_VBUS_LEVEL_LEVEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_VBUS_LEVEL_LEVEL_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_VBUS_LEVEL_LEVEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_VBUS_LEVEL_LEVEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_BIASPD_SHIFT                       _MK_SHIFT_CONST(10)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_BIASPD_FIELD                       _MK_FIELD_CONST(0x1, USB2_UTMIP_BIAS_CFG0_0_UTMIP_BIASPD_SHIFT)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_BIASPD_RANGE                       10:10
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_BIASPD_WOFFSET                     0x0
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_BIASPD_DEFAULT                     _MK_MASK_CONST(0x1)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_BIASPD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_BIASPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_BIASPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_OTGPD_SHIFT                        _MK_SHIFT_CONST(11)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_OTGPD_FIELD                        _MK_FIELD_CONST(0x1, USB2_UTMIP_BIAS_CFG0_0_UTMIP_OTGPD_SHIFT)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_OTGPD_RANGE                        11:11
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_OTGPD_WOFFSET                      0x0
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_OTGPD_DEFAULT                      _MK_MASK_CONST(0x1)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_OTGPD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_OTGPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_OTGPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_ACTIVE_PULLUP_OFFSET_SHIFT                 _MK_SHIFT_CONST(12)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_ACTIVE_PULLUP_OFFSET_FIELD                 _MK_FIELD_CONST(0x7, USB2_UTMIP_BIAS_CFG0_0_UTMIP_ACTIVE_PULLUP_OFFSET_SHIFT)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_ACTIVE_PULLUP_OFFSET_RANGE                 14:12
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_ACTIVE_PULLUP_OFFSET_WOFFSET                       0x0
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_ACTIVE_PULLUP_OFFSET_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_ACTIVE_PULLUP_OFFSET_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_ACTIVE_PULLUP_OFFSET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_ACTIVE_PULLUP_OFFSET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_ACTIVE_TERM_OFFSET_SHIFT                   _MK_SHIFT_CONST(15)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_ACTIVE_TERM_OFFSET_FIELD                   _MK_FIELD_CONST(0x7, USB2_UTMIP_BIAS_CFG0_0_UTMIP_ACTIVE_TERM_OFFSET_SHIFT)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_ACTIVE_TERM_OFFSET_RANGE                   17:15
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_ACTIVE_TERM_OFFSET_WOFFSET                 0x0
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_ACTIVE_TERM_OFFSET_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_ACTIVE_TERM_OFFSET_DEFAULT_MASK                    _MK_MASK_CONST(0x7)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_ACTIVE_TERM_OFFSET_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_ACTIVE_TERM_OFFSET_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_GPI_SEL_SHIFT                      _MK_SHIFT_CONST(18)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_GPI_SEL_FIELD                      _MK_FIELD_CONST(0x1, USB2_UTMIP_BIAS_CFG0_0_UTMIP_GPI_SEL_SHIFT)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_GPI_SEL_RANGE                      18:18
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_GPI_SEL_WOFFSET                    0x0
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_GPI_SEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_GPI_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_GPI_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_GPI_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_GPI_VAL_SHIFT                      _MK_SHIFT_CONST(19)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_GPI_VAL_FIELD                      _MK_FIELD_CONST(0x1, USB2_UTMIP_BIAS_CFG0_0_UTMIP_GPI_VAL_SHIFT)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_GPI_VAL_RANGE                      19:19
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_GPI_VAL_WOFFSET                    0x0
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_GPI_VAL_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_GPI_VAL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_GPI_VAL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_GPI_VAL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_IDDIG_SEL_SHIFT                    _MK_SHIFT_CONST(20)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_IDDIG_SEL_FIELD                    _MK_FIELD_CONST(0x1, USB2_UTMIP_BIAS_CFG0_0_UTMIP_IDDIG_SEL_SHIFT)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_IDDIG_SEL_RANGE                    20:20
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_IDDIG_SEL_WOFFSET                  0x0
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_IDDIG_SEL_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_IDDIG_SEL_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_IDDIG_SEL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_IDDIG_SEL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_IDDIG_VAL_SHIFT                    _MK_SHIFT_CONST(21)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_IDDIG_VAL_FIELD                    _MK_FIELD_CONST(0x1, USB2_UTMIP_BIAS_CFG0_0_UTMIP_IDDIG_VAL_SHIFT)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_IDDIG_VAL_RANGE                    21:21
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_IDDIG_VAL_WOFFSET                  0x0
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_IDDIG_VAL_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_IDDIG_VAL_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_IDDIG_VAL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_IDDIG_VAL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_IDPD_SEL_SHIFT                     _MK_SHIFT_CONST(22)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_IDPD_SEL_FIELD                     _MK_FIELD_CONST(0x1, USB2_UTMIP_BIAS_CFG0_0_UTMIP_IDPD_SEL_SHIFT)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_IDPD_SEL_RANGE                     22:22
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_IDPD_SEL_WOFFSET                   0x0
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_IDPD_SEL_DEFAULT                   _MK_MASK_CONST(0x1)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_IDPD_SEL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_IDPD_SEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_IDPD_SEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_IDPD_VAL_SHIFT                     _MK_SHIFT_CONST(23)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_IDPD_VAL_FIELD                     _MK_FIELD_CONST(0x1, USB2_UTMIP_BIAS_CFG0_0_UTMIP_IDPD_VAL_SHIFT)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_IDPD_VAL_RANGE                     23:23
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_IDPD_VAL_WOFFSET                   0x0
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_IDPD_VAL_DEFAULT                   _MK_MASK_CONST(0x1)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_IDPD_VAL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_IDPD_VAL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_IDPD_VAL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_HSDISCON_LEVEL_MSB_SHIFT                   _MK_SHIFT_CONST(24)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_HSDISCON_LEVEL_MSB_FIELD                   _MK_FIELD_CONST(0x1, USB2_UTMIP_BIAS_CFG0_0_UTMIP_HSDISCON_LEVEL_MSB_SHIFT)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_HSDISCON_LEVEL_MSB_RANGE                   24:24
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_HSDISCON_LEVEL_MSB_WOFFSET                 0x0
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_HSDISCON_LEVEL_MSB_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_HSDISCON_LEVEL_MSB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_HSDISCON_LEVEL_MSB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_UTMIP_BIAS_CFG0_0_UTMIP_HSDISCON_LEVEL_MSB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register USB2_UTMIP_HSRX_CFG0_0  
#define USB2_UTMIP_HSRX_CFG0_0                  _MK_ADDR_CONST(0x810)
#define USB2_UTMIP_HSRX_CFG0_0_SECURE                   0x0
#define USB2_UTMIP_HSRX_CFG0_0_WORD_COUNT                       0x1
#define USB2_UTMIP_HSRX_CFG0_0_RESET_VAL                        _MK_MASK_CONST(0x91653400)
#define USB2_UTMIP_HSRX_CFG0_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB2_UTMIP_HSRX_CFG0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define USB2_UTMIP_HSRX_CFG0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_UTMIP_HSRX_CFG0_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define USB2_UTMIP_HSRX_CFG0_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_USE4SYNC_TRAN_SHIFT                        _MK_SHIFT_CONST(0)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_USE4SYNC_TRAN_FIELD                        _MK_FIELD_CONST(0x1, USB2_UTMIP_HSRX_CFG0_0_UTMIP_USE4SYNC_TRAN_SHIFT)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_USE4SYNC_TRAN_RANGE                        0:0
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_USE4SYNC_TRAN_WOFFSET                      0x0
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_USE4SYNC_TRAN_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_USE4SYNC_TRAN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_USE4SYNC_TRAN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_USE4SYNC_TRAN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_THREE_SYNCBITS_SHIFT                       _MK_SHIFT_CONST(1)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_THREE_SYNCBITS_FIELD                       _MK_FIELD_CONST(0x1, USB2_UTMIP_HSRX_CFG0_0_UTMIP_THREE_SYNCBITS_SHIFT)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_THREE_SYNCBITS_RANGE                       1:1
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_THREE_SYNCBITS_WOFFSET                     0x0
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_THREE_SYNCBITS_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_THREE_SYNCBITS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_THREE_SYNCBITS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_THREE_SYNCBITS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_PHASE_ADJUST_SHIFT                 _MK_SHIFT_CONST(2)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_PHASE_ADJUST_FIELD                 _MK_FIELD_CONST(0x3, USB2_UTMIP_HSRX_CFG0_0_UTMIP_PHASE_ADJUST_SHIFT)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_PHASE_ADJUST_RANGE                 3:2
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_PHASE_ADJUST_WOFFSET                       0x0
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_PHASE_ADJUST_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_PHASE_ADJUST_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_PHASE_ADJUST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_PHASE_ADJUST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_PCOUNT_INERTIA_SHIFT                       _MK_SHIFT_CONST(4)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_PCOUNT_INERTIA_FIELD                       _MK_FIELD_CONST(0x3, USB2_UTMIP_HSRX_CFG0_0_UTMIP_PCOUNT_INERTIA_SHIFT)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_PCOUNT_INERTIA_RANGE                       5:4
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_PCOUNT_INERTIA_WOFFSET                     0x0
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_PCOUNT_INERTIA_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_PCOUNT_INERTIA_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_PCOUNT_INERTIA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_PCOUNT_INERTIA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_PASS_FEEDBACK_SHIFT                        _MK_SHIFT_CONST(6)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_PASS_FEEDBACK_FIELD                        _MK_FIELD_CONST(0x1, USB2_UTMIP_HSRX_CFG0_0_UTMIP_PASS_FEEDBACK_SHIFT)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_PASS_FEEDBACK_RANGE                        6:6
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_PASS_FEEDBACK_WOFFSET                      0x0
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_PASS_FEEDBACK_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_PASS_FEEDBACK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_PASS_FEEDBACK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_PASS_FEEDBACK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_PASS_CHIRP_SHIFT                   _MK_SHIFT_CONST(7)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_PASS_CHIRP_FIELD                   _MK_FIELD_CONST(0x1, USB2_UTMIP_HSRX_CFG0_0_UTMIP_PASS_CHIRP_SHIFT)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_PASS_CHIRP_RANGE                   7:7
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_PASS_CHIRP_WOFFSET                 0x0
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_PASS_CHIRP_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_PASS_CHIRP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_PASS_CHIRP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_PASS_CHIRP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_UNDERRUN_DISABLE_SHIFT                     _MK_SHIFT_CONST(8)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_UNDERRUN_DISABLE_FIELD                     _MK_FIELD_CONST(0x1, USB2_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_UNDERRUN_DISABLE_SHIFT)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_UNDERRUN_DISABLE_RANGE                     8:8
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_UNDERRUN_DISABLE_WOFFSET                   0x0
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_UNDERRUN_DISABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_UNDERRUN_DISABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_UNDERRUN_DISABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_UNDERRUN_DISABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_OVERRUN_DISABLE_SHIFT                      _MK_SHIFT_CONST(9)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_OVERRUN_DISABLE_FIELD                      _MK_FIELD_CONST(0x1, USB2_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_OVERRUN_DISABLE_SHIFT)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_OVERRUN_DISABLE_RANGE                      9:9
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_OVERRUN_DISABLE_WOFFSET                    0x0
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_OVERRUN_DISABLE_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_OVERRUN_DISABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_OVERRUN_DISABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_OVERRUN_DISABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_LIMIT_SHIFT                        _MK_SHIFT_CONST(10)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_LIMIT_FIELD                        _MK_FIELD_CONST(0x1f, USB2_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_LIMIT_SHIFT)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_LIMIT_RANGE                        14:10
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_LIMIT_WOFFSET                      0x0
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_LIMIT_DEFAULT                      _MK_MASK_CONST(0xd)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_LIMIT_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_LIMIT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_LIMIT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_IDLE_WAIT_SHIFT                    _MK_SHIFT_CONST(15)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_IDLE_WAIT_FIELD                    _MK_FIELD_CONST(0x1f, USB2_UTMIP_HSRX_CFG0_0_UTMIP_IDLE_WAIT_SHIFT)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_IDLE_WAIT_RANGE                    19:15
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_IDLE_WAIT_WOFFSET                  0x0
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_IDLE_WAIT_DEFAULT                  _MK_MASK_CONST(0xa)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_IDLE_WAIT_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_IDLE_WAIT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_IDLE_WAIT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_NO_STRIPPING_SHIFT                 _MK_SHIFT_CONST(20)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_NO_STRIPPING_FIELD                 _MK_FIELD_CONST(0x1, USB2_UTMIP_HSRX_CFG0_0_UTMIP_NO_STRIPPING_SHIFT)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_NO_STRIPPING_RANGE                 20:20
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_NO_STRIPPING_WOFFSET                       0x0
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_NO_STRIPPING_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_NO_STRIPPING_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_NO_STRIPPING_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_NO_STRIPPING_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_SQUELCH_EOP_DLY_SHIFT                      _MK_SHIFT_CONST(21)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_SQUELCH_EOP_DLY_FIELD                      _MK_FIELD_CONST(0x7, USB2_UTMIP_HSRX_CFG0_0_UTMIP_SQUELCH_EOP_DLY_SHIFT)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_SQUELCH_EOP_DLY_RANGE                      23:21
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_SQUELCH_EOP_DLY_WOFFSET                    0x0
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_SQUELCH_EOP_DLY_DEFAULT                    _MK_MASK_CONST(0x3)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_SQUELCH_EOP_DLY_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_SQUELCH_EOP_DLY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_SQUELCH_EOP_DLY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_PCOUNT_UPDN_DIV_SHIFT                      _MK_SHIFT_CONST(24)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_PCOUNT_UPDN_DIV_FIELD                      _MK_FIELD_CONST(0xf, USB2_UTMIP_HSRX_CFG0_0_UTMIP_PCOUNT_UPDN_DIV_SHIFT)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_PCOUNT_UPDN_DIV_RANGE                      27:24
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_PCOUNT_UPDN_DIV_WOFFSET                    0x0
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_PCOUNT_UPDN_DIV_DEFAULT                    _MK_MASK_CONST(0x1)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_PCOUNT_UPDN_DIV_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_PCOUNT_UPDN_DIV_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_PCOUNT_UPDN_DIV_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_REALIGN_ON_NEW_PKT_SHIFT                   _MK_SHIFT_CONST(28)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_REALIGN_ON_NEW_PKT_FIELD                   _MK_FIELD_CONST(0x1, USB2_UTMIP_HSRX_CFG0_0_UTMIP_REALIGN_ON_NEW_PKT_SHIFT)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_REALIGN_ON_NEW_PKT_RANGE                   28:28
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_REALIGN_ON_NEW_PKT_WOFFSET                 0x0
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_REALIGN_ON_NEW_PKT_DEFAULT                 _MK_MASK_CONST(0x1)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_REALIGN_ON_NEW_PKT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_REALIGN_ON_NEW_PKT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_REALIGN_ON_NEW_PKT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_ALLOW_CONSEC_UPDN_SHIFT                    _MK_SHIFT_CONST(29)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_ALLOW_CONSEC_UPDN_FIELD                    _MK_FIELD_CONST(0x1, USB2_UTMIP_HSRX_CFG0_0_UTMIP_ALLOW_CONSEC_UPDN_SHIFT)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_ALLOW_CONSEC_UPDN_RANGE                    29:29
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_ALLOW_CONSEC_UPDN_WOFFSET                  0x0
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_ALLOW_CONSEC_UPDN_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_ALLOW_CONSEC_UPDN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_ALLOW_CONSEC_UPDN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_ALLOW_CONSEC_UPDN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_KEEP_PATT_ON_ACTIVE_SHIFT                  _MK_SHIFT_CONST(30)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_KEEP_PATT_ON_ACTIVE_FIELD                  _MK_FIELD_CONST(0x3, USB2_UTMIP_HSRX_CFG0_0_UTMIP_KEEP_PATT_ON_ACTIVE_SHIFT)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_KEEP_PATT_ON_ACTIVE_RANGE                  31:30
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_KEEP_PATT_ON_ACTIVE_WOFFSET                        0x0
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_KEEP_PATT_ON_ACTIVE_DEFAULT                        _MK_MASK_CONST(0x2)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_KEEP_PATT_ON_ACTIVE_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_KEEP_PATT_ON_ACTIVE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_UTMIP_HSRX_CFG0_0_UTMIP_KEEP_PATT_ON_ACTIVE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register USB2_UTMIP_HSRX_CFG1_0  
#define USB2_UTMIP_HSRX_CFG1_0                  _MK_ADDR_CONST(0x814)
#define USB2_UTMIP_HSRX_CFG1_0_SECURE                   0x0
#define USB2_UTMIP_HSRX_CFG1_0_WORD_COUNT                       0x1
#define USB2_UTMIP_HSRX_CFG1_0_RESET_VAL                        _MK_MASK_CONST(0x13)
#define USB2_UTMIP_HSRX_CFG1_0_RESET_MASK                       _MK_MASK_CONST(0x3f)
#define USB2_UTMIP_HSRX_CFG1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define USB2_UTMIP_HSRX_CFG1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_UTMIP_HSRX_CFG1_0_READ_MASK                        _MK_MASK_CONST(0x3f)
#define USB2_UTMIP_HSRX_CFG1_0_WRITE_MASK                       _MK_MASK_CONST(0x3f)
#define USB2_UTMIP_HSRX_CFG1_0_UTMIP_HS_ALLOW_KEEP_ALIVE_SHIFT                  _MK_SHIFT_CONST(0)
#define USB2_UTMIP_HSRX_CFG1_0_UTMIP_HS_ALLOW_KEEP_ALIVE_FIELD                  _MK_FIELD_CONST(0x1, USB2_UTMIP_HSRX_CFG1_0_UTMIP_HS_ALLOW_KEEP_ALIVE_SHIFT)
#define USB2_UTMIP_HSRX_CFG1_0_UTMIP_HS_ALLOW_KEEP_ALIVE_RANGE                  0:0
#define USB2_UTMIP_HSRX_CFG1_0_UTMIP_HS_ALLOW_KEEP_ALIVE_WOFFSET                        0x0
#define USB2_UTMIP_HSRX_CFG1_0_UTMIP_HS_ALLOW_KEEP_ALIVE_DEFAULT                        _MK_MASK_CONST(0x1)
#define USB2_UTMIP_HSRX_CFG1_0_UTMIP_HS_ALLOW_KEEP_ALIVE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_UTMIP_HSRX_CFG1_0_UTMIP_HS_ALLOW_KEEP_ALIVE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_UTMIP_HSRX_CFG1_0_UTMIP_HS_ALLOW_KEEP_ALIVE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_UTMIP_HSRX_CFG1_0_UTMIP_HS_SYNC_START_DLY_SHIFT                    _MK_SHIFT_CONST(1)
#define USB2_UTMIP_HSRX_CFG1_0_UTMIP_HS_SYNC_START_DLY_FIELD                    _MK_FIELD_CONST(0x1f, USB2_UTMIP_HSRX_CFG1_0_UTMIP_HS_SYNC_START_DLY_SHIFT)
#define USB2_UTMIP_HSRX_CFG1_0_UTMIP_HS_SYNC_START_DLY_RANGE                    5:1
#define USB2_UTMIP_HSRX_CFG1_0_UTMIP_HS_SYNC_START_DLY_WOFFSET                  0x0
#define USB2_UTMIP_HSRX_CFG1_0_UTMIP_HS_SYNC_START_DLY_DEFAULT                  _MK_MASK_CONST(0x9)
#define USB2_UTMIP_HSRX_CFG1_0_UTMIP_HS_SYNC_START_DLY_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define USB2_UTMIP_HSRX_CFG1_0_UTMIP_HS_SYNC_START_DLY_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_UTMIP_HSRX_CFG1_0_UTMIP_HS_SYNC_START_DLY_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register USB2_UTMIP_FSLSRX_CFG0_0  
#define USB2_UTMIP_FSLSRX_CFG0_0                        _MK_ADDR_CONST(0x818)
#define USB2_UTMIP_FSLSRX_CFG0_0_SECURE                         0x0
#define USB2_UTMIP_FSLSRX_CFG0_0_WORD_COUNT                     0x1
#define USB2_UTMIP_FSLSRX_CFG0_0_RESET_VAL                      _MK_MASK_CONST(0xfd548429)
#define USB2_UTMIP_FSLSRX_CFG0_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define USB2_UTMIP_FSLSRX_CFG0_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define USB2_UTMIP_FSLSRX_CFG0_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_UTMIP_FSLSRX_CFG0_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define USB2_UTMIP_FSLSRX_CFG0_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_COUNT_LIMIT_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_COUNT_LIMIT_FIELD                      _MK_FIELD_CONST(0x1, USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_COUNT_LIMIT_SHIFT)
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_COUNT_LIMIT_RANGE                      0:0
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_COUNT_LIMIT_WOFFSET                    0x0
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_COUNT_LIMIT_DEFAULT                    _MK_MASK_CONST(0x1)
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_COUNT_LIMIT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_COUNT_LIMIT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_COUNT_LIMIT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_COUNT_MAX_SHIFT                        _MK_SHIFT_CONST(1)
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_COUNT_MAX_FIELD                        _MK_FIELD_CONST(0x3f, USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_COUNT_MAX_SHIFT)
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_COUNT_MAX_RANGE                        6:1
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_COUNT_MAX_WOFFSET                      0x0
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_COUNT_MAX_DEFAULT                      _MK_MASK_CONST(0x14)
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_COUNT_MAX_DEFAULT_MASK                 _MK_MASK_CONST(0x3f)
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_COUNT_MAX_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_COUNT_MAX_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_WAIT_LIMIT_SHIFT                       _MK_SHIFT_CONST(7)
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_WAIT_LIMIT_FIELD                       _MK_FIELD_CONST(0x1, USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_WAIT_LIMIT_SHIFT)
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_WAIT_LIMIT_RANGE                       7:7
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_WAIT_LIMIT_WOFFSET                     0x0
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_WAIT_LIMIT_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_WAIT_LIMIT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_WAIT_LIMIT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_WAIT_LIMIT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_WAIT_MAX_SHIFT                 _MK_SHIFT_CONST(8)
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_WAIT_MAX_FIELD                 _MK_FIELD_CONST(0x3f, USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_WAIT_MAX_SHIFT)
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_WAIT_MAX_RANGE                 13:8
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_WAIT_MAX_WOFFSET                       0x0
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_WAIT_MAX_DEFAULT                       _MK_MASK_CONST(0x4)
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_WAIT_MAX_DEFAULT_MASK                  _MK_MASK_CONST(0x3f)
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_WAIT_MAX_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_WAIT_MAX_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_ACTIVE_ON_FULL_SYNC_SHIFT                   _MK_SHIFT_CONST(14)
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_ACTIVE_ON_FULL_SYNC_FIELD                   _MK_FIELD_CONST(0x1, USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_ACTIVE_ON_FULL_SYNC_SHIFT)
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_ACTIVE_ON_FULL_SYNC_RANGE                   14:14
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_ACTIVE_ON_FULL_SYNC_WOFFSET                 0x0
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_ACTIVE_ON_FULL_SYNC_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_ACTIVE_ON_FULL_SYNC_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_ACTIVE_ON_FULL_SYNC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_ACTIVE_ON_FULL_SYNC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_KCOUNT_LIMIT_SHIFT                  _MK_SHIFT_CONST(15)
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_KCOUNT_LIMIT_FIELD                  _MK_FIELD_CONST(0x1, USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_KCOUNT_LIMIT_SHIFT)
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_KCOUNT_LIMIT_RANGE                  15:15
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_KCOUNT_LIMIT_WOFFSET                        0x0
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_KCOUNT_LIMIT_DEFAULT                        _MK_MASK_CONST(0x1)
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_KCOUNT_LIMIT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_KCOUNT_LIMIT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_KCOUNT_LIMIT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_KCOUNT_MAX_SHIFT                    _MK_SHIFT_CONST(16)
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_KCOUNT_MAX_FIELD                    _MK_FIELD_CONST(0x3f, USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_KCOUNT_MAX_SHIFT)
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_KCOUNT_MAX_RANGE                    21:16
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_KCOUNT_MAX_WOFFSET                  0x0
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_KCOUNT_MAX_DEFAULT                  _MK_MASK_CONST(0x14)
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_KCOUNT_MAX_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_KCOUNT_MAX_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_KCOUNT_MAX_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_EOP_ENDS_AT_SE0_SHIFT                       _MK_SHIFT_CONST(22)
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_EOP_ENDS_AT_SE0_FIELD                       _MK_FIELD_CONST(0x1, USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_EOP_ENDS_AT_SE0_SHIFT)
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_EOP_ENDS_AT_SE0_RANGE                       22:22
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_EOP_ENDS_AT_SE0_WOFFSET                     0x0
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_EOP_ENDS_AT_SE0_DEFAULT                     _MK_MASK_CONST(0x1)
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_EOP_ENDS_AT_SE0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_EOP_ENDS_AT_SE0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_EOP_ENDS_AT_SE0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_LWR_DRIBBLE_SIZE_SHIFT                      _MK_SHIFT_CONST(23)
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_LWR_DRIBBLE_SIZE_FIELD                      _MK_FIELD_CONST(0x7, USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_LWR_DRIBBLE_SIZE_SHIFT)
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_LWR_DRIBBLE_SIZE_RANGE                      25:23
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_LWR_DRIBBLE_SIZE_WOFFSET                    0x0
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_LWR_DRIBBLE_SIZE_DEFAULT                    _MK_MASK_CONST(0x2)
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_LWR_DRIBBLE_SIZE_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_LWR_DRIBBLE_SIZE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_LWR_DRIBBLE_SIZE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_UPR_DRIBBLE_SIZE_SHIFT                      _MK_SHIFT_CONST(26)
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_UPR_DRIBBLE_SIZE_FIELD                      _MK_FIELD_CONST(0x7, USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_UPR_DRIBBLE_SIZE_SHIFT)
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_UPR_DRIBBLE_SIZE_RANGE                      28:26
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_UPR_DRIBBLE_SIZE_WOFFSET                    0x0
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_UPR_DRIBBLE_SIZE_DEFAULT                    _MK_MASK_CONST(0x7)
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_UPR_DRIBBLE_SIZE_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_UPR_DRIBBLE_SIZE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_UPR_DRIBBLE_SIZE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SERIAL_SE0_RCV_SHIFT                        _MK_SHIFT_CONST(29)
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SERIAL_SE0_RCV_FIELD                        _MK_FIELD_CONST(0x1, USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SERIAL_SE0_RCV_SHIFT)
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SERIAL_SE0_RCV_RANGE                        29:29
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SERIAL_SE0_RCV_WOFFSET                      0x0
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SERIAL_SE0_RCV_DEFAULT                      _MK_MASK_CONST(0x1)
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SERIAL_SE0_RCV_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SERIAL_SE0_RCV_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SERIAL_SE0_RCV_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SE1_FILTER_SHIFT                    _MK_SHIFT_CONST(30)
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SE1_FILTER_FIELD                    _MK_FIELD_CONST(0x1, USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SE1_FILTER_SHIFT)
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SE1_FILTER_RANGE                    30:30
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SE1_FILTER_WOFFSET                  0x0
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SE1_FILTER_DEFAULT                  _MK_MASK_CONST(0x1)
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SE1_FILTER_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SE1_FILTER_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SE1_FILTER_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SE1_DRIBBLE_FILTER_SHIFT                    _MK_SHIFT_CONST(31)
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SE1_DRIBBLE_FILTER_FIELD                    _MK_FIELD_CONST(0x1, USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SE1_DRIBBLE_FILTER_SHIFT)
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SE1_DRIBBLE_FILTER_RANGE                    31:31
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SE1_DRIBBLE_FILTER_WOFFSET                  0x0
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SE1_DRIBBLE_FILTER_DEFAULT                  _MK_MASK_CONST(0x1)
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SE1_DRIBBLE_FILTER_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SE1_DRIBBLE_FILTER_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SE1_DRIBBLE_FILTER_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register USB2_UTMIP_FSLSRX_CFG1_0  
#define USB2_UTMIP_FSLSRX_CFG1_0                        _MK_ADDR_CONST(0x81c)
#define USB2_UTMIP_FSLSRX_CFG1_0_SECURE                         0x0
#define USB2_UTMIP_FSLSRX_CFG1_0_WORD_COUNT                     0x1
#define USB2_UTMIP_FSLSRX_CFG1_0_RESET_VAL                      _MK_MASK_CONST(0x2267400)
#define USB2_UTMIP_FSLSRX_CFG1_0_RESET_MASK                     _MK_MASK_CONST(0x7ffffff)
#define USB2_UTMIP_FSLSRX_CFG1_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define USB2_UTMIP_FSLSRX_CFG1_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_UTMIP_FSLSRX_CFG1_0_READ_MASK                      _MK_MASK_CONST(0x7ffffff)
#define USB2_UTMIP_FSLSRX_CFG1_0_WRITE_MASK                     _MK_MASK_CONST(0x7ffffff)
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_EOP_LENGTH_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_EOP_LENGTH_FIELD                      _MK_FIELD_CONST(0x1, USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_EOP_LENGTH_SHIFT)
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_EOP_LENGTH_RANGE                      0:0
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_EOP_LENGTH_WOFFSET                    0x0
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_EOP_LENGTH_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_EOP_LENGTH_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_EOP_LENGTH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_EOP_LENGTH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_DEBOUNCE_SHIFT                        _MK_SHIFT_CONST(1)
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_DEBOUNCE_FIELD                        _MK_FIELD_CONST(0x1, USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_DEBOUNCE_SHIFT)
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_DEBOUNCE_RANGE                        1:1
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_DEBOUNCE_WOFFSET                      0x0
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_DEBOUNCE_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_DEBOUNCE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_DEBOUNCE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_DEBOUNCE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_WEAK_SYNC_SHIFT                       _MK_SHIFT_CONST(2)
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_WEAK_SYNC_FIELD                       _MK_FIELD_CONST(0x1, USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_WEAK_SYNC_SHIFT)
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_WEAK_SYNC_RANGE                       2:2
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_WEAK_SYNC_WOFFSET                     0x0
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_WEAK_SYNC_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_WEAK_SYNC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_WEAK_SYNC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_WEAK_SYNC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_LENIENT_DRIBBLE_SHIFT                 _MK_SHIFT_CONST(3)
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_LENIENT_DRIBBLE_FIELD                 _MK_FIELD_CONST(0x1, USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_LENIENT_DRIBBLE_SHIFT)
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_LENIENT_DRIBBLE_RANGE                 3:3
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_LENIENT_DRIBBLE_WOFFSET                       0x0
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_LENIENT_DRIBBLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_LENIENT_DRIBBLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_LENIENT_DRIBBLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_LENIENT_DRIBBLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_LENIENT_DRIBBLE_SHIFT                 _MK_SHIFT_CONST(4)
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_LENIENT_DRIBBLE_FIELD                 _MK_FIELD_CONST(0x1, USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_LENIENT_DRIBBLE_SHIFT)
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_LENIENT_DRIBBLE_RANGE                 4:4
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_LENIENT_DRIBBLE_WOFFSET                       0x0
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_LENIENT_DRIBBLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_LENIENT_DRIBBLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_LENIENT_DRIBBLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_LENIENT_DRIBBLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_SE0_COUNT_SHIFT                       _MK_SHIFT_CONST(5)
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_SE0_COUNT_FIELD                       _MK_FIELD_CONST(0x3f, USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_SE0_COUNT_SHIFT)
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_SE0_COUNT_RANGE                       10:5
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_SE0_COUNT_WOFFSET                     0x0
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_SE0_COUNT_DEFAULT                     _MK_MASK_CONST(0x20)
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_SE0_COUNT_DEFAULT_MASK                        _MK_MASK_CONST(0x3f)
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_SE0_COUNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_SE0_COUNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_EOP_START_COUNT_SHIFT                 _MK_SHIFT_CONST(11)
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_EOP_START_COUNT_FIELD                 _MK_FIELD_CONST(0x3f, USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_EOP_START_COUNT_SHIFT)
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_EOP_START_COUNT_RANGE                 16:11
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_EOP_START_COUNT_WOFFSET                       0x0
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_EOP_START_COUNT_DEFAULT                       _MK_MASK_CONST(0xe)
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_EOP_START_COUNT_DEFAULT_MASK                  _MK_MASK_CONST(0x3f)
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_EOP_START_COUNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_EOP_START_COUNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_EXTRACTION_COUNT_SHIFT                        _MK_SHIFT_CONST(17)
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_EXTRACTION_COUNT_FIELD                        _MK_FIELD_CONST(0x3f, USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_EXTRACTION_COUNT_SHIFT)
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_EXTRACTION_COUNT_RANGE                        22:17
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_EXTRACTION_COUNT_WOFFSET                      0x0
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_EXTRACTION_COUNT_DEFAULT                      _MK_MASK_CONST(0x13)
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_EXTRACTION_COUNT_DEFAULT_MASK                 _MK_MASK_CONST(0x3f)
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_EXTRACTION_COUNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_EXTRACTION_COUNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_BOUNCE_LENGTH_SHIFT                   _MK_SHIFT_CONST(23)
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_BOUNCE_LENGTH_FIELD                   _MK_FIELD_CONST(0x7, USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_BOUNCE_LENGTH_SHIFT)
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_BOUNCE_LENGTH_RANGE                   25:23
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_BOUNCE_LENGTH_WOFFSET                 0x0
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_BOUNCE_LENGTH_DEFAULT                 _MK_MASK_CONST(0x4)
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_BOUNCE_LENGTH_DEFAULT_MASK                    _MK_MASK_CONST(0x7)
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_BOUNCE_LENGTH_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_BOUNCE_LENGTH_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_EARLY_LINE_STATE_FILTER_SHIFT                    _MK_SHIFT_CONST(26)
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_EARLY_LINE_STATE_FILTER_FIELD                    _MK_FIELD_CONST(0x1, USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_EARLY_LINE_STATE_FILTER_SHIFT)
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_EARLY_LINE_STATE_FILTER_RANGE                    26:26
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_EARLY_LINE_STATE_FILTER_WOFFSET                  0x0
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_EARLY_LINE_STATE_FILTER_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_EARLY_LINE_STATE_FILTER_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_EARLY_LINE_STATE_FILTER_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_UTMIP_FSLSRX_CFG1_0_UTMIP_EARLY_LINE_STATE_FILTER_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register USB2_UTMIP_TX_CFG0_0  
#define USB2_UTMIP_TX_CFG0_0                    _MK_ADDR_CONST(0x820)
#define USB2_UTMIP_TX_CFG0_0_SECURE                     0x0
#define USB2_UTMIP_TX_CFG0_0_WORD_COUNT                         0x1
#define USB2_UTMIP_TX_CFG0_0_RESET_VAL                  _MK_MASK_CONST(0x10200)
#define USB2_UTMIP_TX_CFG0_0_RESET_MASK                         _MK_MASK_CONST(0xfffff)
#define USB2_UTMIP_TX_CFG0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define USB2_UTMIP_TX_CFG0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_UTMIP_TX_CFG0_0_READ_MASK                  _MK_MASK_CONST(0xfffff)
#define USB2_UTMIP_TX_CFG0_0_WRITE_MASK                         _MK_MASK_CONST(0xfffff)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_NO_SYNC_NO_EOP_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_NO_SYNC_NO_EOP_FIELD                 _MK_FIELD_CONST(0x1, USB2_UTMIP_TX_CFG0_0_UTMIP_NO_SYNC_NO_EOP_SHIFT)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_NO_SYNC_NO_EOP_RANGE                 0:0
#define USB2_UTMIP_TX_CFG0_0_UTMIP_NO_SYNC_NO_EOP_WOFFSET                       0x0
#define USB2_UTMIP_TX_CFG0_0_UTMIP_NO_SYNC_NO_EOP_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_NO_SYNC_NO_EOP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_NO_SYNC_NO_EOP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_NO_SYNC_NO_EOP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_UTMIP_TX_CFG0_0_UTMIP_NO_ENCODING_SHIFT                    _MK_SHIFT_CONST(1)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_NO_ENCODING_FIELD                    _MK_FIELD_CONST(0x1, USB2_UTMIP_TX_CFG0_0_UTMIP_NO_ENCODING_SHIFT)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_NO_ENCODING_RANGE                    1:1
#define USB2_UTMIP_TX_CFG0_0_UTMIP_NO_ENCODING_WOFFSET                  0x0
#define USB2_UTMIP_TX_CFG0_0_UTMIP_NO_ENCODING_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_NO_ENCODING_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_NO_ENCODING_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_NO_ENCODING_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_UTMIP_TX_CFG0_0_UTMIP_NO_STUFFING_SHIFT                    _MK_SHIFT_CONST(2)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_NO_STUFFING_FIELD                    _MK_FIELD_CONST(0x1, USB2_UTMIP_TX_CFG0_0_UTMIP_NO_STUFFING_SHIFT)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_NO_STUFFING_RANGE                    2:2
#define USB2_UTMIP_TX_CFG0_0_UTMIP_NO_STUFFING_WOFFSET                  0x0
#define USB2_UTMIP_TX_CFG0_0_UTMIP_NO_STUFFING_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_NO_STUFFING_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_NO_STUFFING_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_NO_STUFFING_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_UTMIP_TX_CFG0_0_UTMIP_SOF_ON_NO_ENCODE_SHIFT                       _MK_SHIFT_CONST(3)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_SOF_ON_NO_ENCODE_FIELD                       _MK_FIELD_CONST(0x1, USB2_UTMIP_TX_CFG0_0_UTMIP_SOF_ON_NO_ENCODE_SHIFT)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_SOF_ON_NO_ENCODE_RANGE                       3:3
#define USB2_UTMIP_TX_CFG0_0_UTMIP_SOF_ON_NO_ENCODE_WOFFSET                     0x0
#define USB2_UTMIP_TX_CFG0_0_UTMIP_SOF_ON_NO_ENCODE_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_SOF_ON_NO_ENCODE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_SOF_ON_NO_ENCODE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_SOF_ON_NO_ENCODE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define USB2_UTMIP_TX_CFG0_0_UTMIP_SOF_ON_NO_STUFF_SHIFT                        _MK_SHIFT_CONST(4)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_SOF_ON_NO_STUFF_FIELD                        _MK_FIELD_CONST(0x1, USB2_UTMIP_TX_CFG0_0_UTMIP_SOF_ON_NO_STUFF_SHIFT)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_SOF_ON_NO_STUFF_RANGE                        4:4
#define USB2_UTMIP_TX_CFG0_0_UTMIP_SOF_ON_NO_STUFF_WOFFSET                      0x0
#define USB2_UTMIP_TX_CFG0_0_UTMIP_SOF_ON_NO_STUFF_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_SOF_ON_NO_STUFF_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_SOF_ON_NO_STUFF_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_SOF_ON_NO_STUFF_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB2_UTMIP_TX_CFG0_0_UTMIP_SIE_RESUME_ON_LINESTATE_SHIFT                        _MK_SHIFT_CONST(5)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_SIE_RESUME_ON_LINESTATE_FIELD                        _MK_FIELD_CONST(0x1, USB2_UTMIP_TX_CFG0_0_UTMIP_SIE_RESUME_ON_LINESTATE_SHIFT)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_SIE_RESUME_ON_LINESTATE_RANGE                        5:5
#define USB2_UTMIP_TX_CFG0_0_UTMIP_SIE_RESUME_ON_LINESTATE_WOFFSET                      0x0
#define USB2_UTMIP_TX_CFG0_0_UTMIP_SIE_RESUME_ON_LINESTATE_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_SIE_RESUME_ON_LINESTATE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_SIE_RESUME_ON_LINESTATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_SIE_RESUME_ON_LINESTATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB2_UTMIP_TX_CFG0_0_UTMIP_HS_PREAMBLE_OUTPUT_ENABLE_SHIFT                      _MK_SHIFT_CONST(6)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_HS_PREAMBLE_OUTPUT_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, USB2_UTMIP_TX_CFG0_0_UTMIP_HS_PREAMBLE_OUTPUT_ENABLE_SHIFT)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_HS_PREAMBLE_OUTPUT_ENABLE_RANGE                      6:6
#define USB2_UTMIP_TX_CFG0_0_UTMIP_HS_PREAMBLE_OUTPUT_ENABLE_WOFFSET                    0x0
#define USB2_UTMIP_TX_CFG0_0_UTMIP_HS_PREAMBLE_OUTPUT_ENABLE_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_HS_PREAMBLE_OUTPUT_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_HS_PREAMBLE_OUTPUT_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_HS_PREAMBLE_OUTPUT_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB2_UTMIP_TX_CFG0_0_UTMIP_HS_POSTAMBLE_OUTPUT_ENABLE_SHIFT                     _MK_SHIFT_CONST(7)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_HS_POSTAMBLE_OUTPUT_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, USB2_UTMIP_TX_CFG0_0_UTMIP_HS_POSTAMBLE_OUTPUT_ENABLE_SHIFT)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_HS_POSTAMBLE_OUTPUT_ENABLE_RANGE                     7:7
#define USB2_UTMIP_TX_CFG0_0_UTMIP_HS_POSTAMBLE_OUTPUT_ENABLE_WOFFSET                   0x0
#define USB2_UTMIP_TX_CFG0_0_UTMIP_HS_POSTAMBLE_OUTPUT_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_HS_POSTAMBLE_OUTPUT_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_HS_POSTAMBLE_OUTPUT_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_HS_POSTAMBLE_OUTPUT_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB2_UTMIP_TX_CFG0_0_UTMIP_HS_DISCON_DISABLE_SHIFT                      _MK_SHIFT_CONST(8)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_HS_DISCON_DISABLE_FIELD                      _MK_FIELD_CONST(0x1, USB2_UTMIP_TX_CFG0_0_UTMIP_HS_DISCON_DISABLE_SHIFT)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_HS_DISCON_DISABLE_RANGE                      8:8
#define USB2_UTMIP_TX_CFG0_0_UTMIP_HS_DISCON_DISABLE_WOFFSET                    0x0
#define USB2_UTMIP_TX_CFG0_0_UTMIP_HS_DISCON_DISABLE_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_HS_DISCON_DISABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_HS_DISCON_DISABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_HS_DISCON_DISABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB2_UTMIP_TX_CFG0_0_UTMIP_HS_DISCON_EOP_ONLY_SHIFT                     _MK_SHIFT_CONST(9)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_HS_DISCON_EOP_ONLY_FIELD                     _MK_FIELD_CONST(0x1, USB2_UTMIP_TX_CFG0_0_UTMIP_HS_DISCON_EOP_ONLY_SHIFT)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_HS_DISCON_EOP_ONLY_RANGE                     9:9
#define USB2_UTMIP_TX_CFG0_0_UTMIP_HS_DISCON_EOP_ONLY_WOFFSET                   0x0
#define USB2_UTMIP_TX_CFG0_0_UTMIP_HS_DISCON_EOP_ONLY_DEFAULT                   _MK_MASK_CONST(0x1)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_HS_DISCON_EOP_ONLY_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_HS_DISCON_EOP_ONLY_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_HS_DISCON_EOP_ONLY_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB2_UTMIP_TX_CFG0_0_UTMIP_HS_TX_IPG_DLY_SHIFT                  _MK_SHIFT_CONST(10)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_HS_TX_IPG_DLY_FIELD                  _MK_FIELD_CONST(0x1f, USB2_UTMIP_TX_CFG0_0_UTMIP_HS_TX_IPG_DLY_SHIFT)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_HS_TX_IPG_DLY_RANGE                  14:10
#define USB2_UTMIP_TX_CFG0_0_UTMIP_HS_TX_IPG_DLY_WOFFSET                        0x0
#define USB2_UTMIP_TX_CFG0_0_UTMIP_HS_TX_IPG_DLY_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_HS_TX_IPG_DLY_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_HS_TX_IPG_DLY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_HS_TX_IPG_DLY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_UTMIP_TX_CFG0_0_UTMIP_HS_READY_WAIT_FOR_VALID_SHIFT                        _MK_SHIFT_CONST(15)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_HS_READY_WAIT_FOR_VALID_FIELD                        _MK_FIELD_CONST(0x1, USB2_UTMIP_TX_CFG0_0_UTMIP_HS_READY_WAIT_FOR_VALID_SHIFT)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_HS_READY_WAIT_FOR_VALID_RANGE                        15:15
#define USB2_UTMIP_TX_CFG0_0_UTMIP_HS_READY_WAIT_FOR_VALID_WOFFSET                      0x0
#define USB2_UTMIP_TX_CFG0_0_UTMIP_HS_READY_WAIT_FOR_VALID_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_HS_READY_WAIT_FOR_VALID_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_HS_READY_WAIT_FOR_VALID_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_HS_READY_WAIT_FOR_VALID_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB2_UTMIP_TX_CFG0_0_UTMIP_FSLS_ALLOW_SOP_TX_STUFF_ERR_SHIFT                    _MK_SHIFT_CONST(16)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_FSLS_ALLOW_SOP_TX_STUFF_ERR_FIELD                    _MK_FIELD_CONST(0x1, USB2_UTMIP_TX_CFG0_0_UTMIP_FSLS_ALLOW_SOP_TX_STUFF_ERR_SHIFT)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_FSLS_ALLOW_SOP_TX_STUFF_ERR_RANGE                    16:16
#define USB2_UTMIP_TX_CFG0_0_UTMIP_FSLS_ALLOW_SOP_TX_STUFF_ERR_WOFFSET                  0x0
#define USB2_UTMIP_TX_CFG0_0_UTMIP_FSLS_ALLOW_SOP_TX_STUFF_ERR_DEFAULT                  _MK_MASK_CONST(0x1)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_FSLS_ALLOW_SOP_TX_STUFF_ERR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_FSLS_ALLOW_SOP_TX_STUFF_ERR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_FSLS_ALLOW_SOP_TX_STUFF_ERR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_UTMIP_TX_CFG0_0_UTMIP_FS_PREAMBLE_OUTPUT_ENABLE_SHIFT                      _MK_SHIFT_CONST(17)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_FS_PREAMBLE_OUTPUT_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, USB2_UTMIP_TX_CFG0_0_UTMIP_FS_PREAMBLE_OUTPUT_ENABLE_SHIFT)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_FS_PREAMBLE_OUTPUT_ENABLE_RANGE                      17:17
#define USB2_UTMIP_TX_CFG0_0_UTMIP_FS_PREAMBLE_OUTPUT_ENABLE_WOFFSET                    0x0
#define USB2_UTMIP_TX_CFG0_0_UTMIP_FS_PREAMBLE_OUTPUT_ENABLE_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_FS_PREAMBLE_OUTPUT_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_FS_PREAMBLE_OUTPUT_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_FS_PREAMBLE_OUTPUT_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB2_UTMIP_TX_CFG0_0_UTMIP_FS_POSTAMBLE_OUTPUT_ENABLE_SHIFT                     _MK_SHIFT_CONST(18)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_FS_POSTAMBLE_OUTPUT_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, USB2_UTMIP_TX_CFG0_0_UTMIP_FS_POSTAMBLE_OUTPUT_ENABLE_SHIFT)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_FS_POSTAMBLE_OUTPUT_ENABLE_RANGE                     18:18
#define USB2_UTMIP_TX_CFG0_0_UTMIP_FS_POSTAMBLE_OUTPUT_ENABLE_WOFFSET                   0x0
#define USB2_UTMIP_TX_CFG0_0_UTMIP_FS_POSTAMBLE_OUTPUT_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_FS_POSTAMBLE_OUTPUT_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_FS_POSTAMBLE_OUTPUT_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_FS_POSTAMBLE_OUTPUT_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB2_UTMIP_TX_CFG0_0_UTMIP_FS_PREAMBLE_J_SHIFT                  _MK_SHIFT_CONST(19)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_FS_PREAMBLE_J_FIELD                  _MK_FIELD_CONST(0x1, USB2_UTMIP_TX_CFG0_0_UTMIP_FS_PREAMBLE_J_SHIFT)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_FS_PREAMBLE_J_RANGE                  19:19
#define USB2_UTMIP_TX_CFG0_0_UTMIP_FS_PREAMBLE_J_WOFFSET                        0x0
#define USB2_UTMIP_TX_CFG0_0_UTMIP_FS_PREAMBLE_J_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_FS_PREAMBLE_J_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_FS_PREAMBLE_J_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_UTMIP_TX_CFG0_0_UTMIP_FS_PREAMBLE_J_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register USB2_UTMIP_MISC_CFG0_0  
#define USB2_UTMIP_MISC_CFG0_0                  _MK_ADDR_CONST(0x824)
#define USB2_UTMIP_MISC_CFG0_0_SECURE                   0x0
#define USB2_UTMIP_MISC_CFG0_0_WORD_COUNT                       0x1
#define USB2_UTMIP_MISC_CFG0_0_RESET_VAL                        _MK_MASK_CONST(0x3e00078)
#define USB2_UTMIP_MISC_CFG0_0_RESET_MASK                       _MK_MASK_CONST(0x7fffffff)
#define USB2_UTMIP_MISC_CFG0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG0_0_READ_MASK                        _MK_MASK_CONST(0x7fffffff)
#define USB2_UTMIP_MISC_CFG0_0_WRITE_MASK                       _MK_MASK_CONST(0x7fffffff)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_COMB_TERMS_SHIFT                   _MK_SHIFT_CONST(0)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_COMB_TERMS_FIELD                   _MK_FIELD_CONST(0x1, USB2_UTMIP_MISC_CFG0_0_UTMIP_COMB_TERMS_SHIFT)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_COMB_TERMS_RANGE                   0:0
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_COMB_TERMS_WOFFSET                 0x0
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_COMB_TERMS_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_COMB_TERMS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_COMB_TERMS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_COMB_TERMS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB2_UTMIP_MISC_CFG0_0_UTMIP_ALWAYS_FREE_RUNNING_TERMS_SHIFT                    _MK_SHIFT_CONST(1)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_ALWAYS_FREE_RUNNING_TERMS_FIELD                    _MK_FIELD_CONST(0x1, USB2_UTMIP_MISC_CFG0_0_UTMIP_ALWAYS_FREE_RUNNING_TERMS_SHIFT)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_ALWAYS_FREE_RUNNING_TERMS_RANGE                    1:1
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_ALWAYS_FREE_RUNNING_TERMS_WOFFSET                  0x0
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_ALWAYS_FREE_RUNNING_TERMS_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_ALWAYS_FREE_RUNNING_TERMS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_ALWAYS_FREE_RUNNING_TERMS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_ALWAYS_FREE_RUNNING_TERMS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_UTMIP_MISC_CFG0_0_UTMIP_NEVER_FREE_RUNNING_TERMS_SHIFT                     _MK_SHIFT_CONST(2)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_NEVER_FREE_RUNNING_TERMS_FIELD                     _MK_FIELD_CONST(0x1, USB2_UTMIP_MISC_CFG0_0_UTMIP_NEVER_FREE_RUNNING_TERMS_SHIFT)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_NEVER_FREE_RUNNING_TERMS_RANGE                     2:2
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_NEVER_FREE_RUNNING_TERMS_WOFFSET                   0x0
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_NEVER_FREE_RUNNING_TERMS_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_NEVER_FREE_RUNNING_TERMS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_NEVER_FREE_RUNNING_TERMS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_NEVER_FREE_RUNNING_TERMS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB2_UTMIP_MISC_CFG0_0_UTMIP_NO_FREE_ON_SUSPEND_SHIFT                   _MK_SHIFT_CONST(3)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_NO_FREE_ON_SUSPEND_FIELD                   _MK_FIELD_CONST(0x1, USB2_UTMIP_MISC_CFG0_0_UTMIP_NO_FREE_ON_SUSPEND_SHIFT)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_NO_FREE_ON_SUSPEND_RANGE                   3:3
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_NO_FREE_ON_SUSPEND_WOFFSET                 0x0
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_NO_FREE_ON_SUSPEND_DEFAULT                 _MK_MASK_CONST(0x1)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_NO_FREE_ON_SUSPEND_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_NO_FREE_ON_SUSPEND_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_NO_FREE_ON_SUSPEND_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB2_UTMIP_MISC_CFG0_0_UTMIP_STABLE_ALL_SHIFT                   _MK_SHIFT_CONST(4)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_STABLE_ALL_FIELD                   _MK_FIELD_CONST(0x1, USB2_UTMIP_MISC_CFG0_0_UTMIP_STABLE_ALL_SHIFT)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_STABLE_ALL_RANGE                   4:4
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_STABLE_ALL_WOFFSET                 0x0
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_STABLE_ALL_DEFAULT                 _MK_MASK_CONST(0x1)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_STABLE_ALL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_STABLE_ALL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_STABLE_ALL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB2_UTMIP_MISC_CFG0_0_UTMIP_STABLE_COUNT_SHIFT                 _MK_SHIFT_CONST(5)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_STABLE_COUNT_FIELD                 _MK_FIELD_CONST(0x7, USB2_UTMIP_MISC_CFG0_0_UTMIP_STABLE_COUNT_SHIFT)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_STABLE_COUNT_RANGE                 7:5
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_STABLE_COUNT_WOFFSET                       0x0
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_STABLE_COUNT_DEFAULT                       _MK_MASK_CONST(0x3)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_STABLE_COUNT_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_STABLE_COUNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_STABLE_COUNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLDN_DM_SHIFT                      _MK_SHIFT_CONST(8)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLDN_DM_FIELD                      _MK_FIELD_CONST(0x1, USB2_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLDN_DM_SHIFT)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLDN_DM_RANGE                      8:8
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLDN_DM_WOFFSET                    0x0
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLDN_DM_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLDN_DM_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLDN_DM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLDN_DM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB2_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLDN_DP_SHIFT                      _MK_SHIFT_CONST(9)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLDN_DP_FIELD                      _MK_FIELD_CONST(0x1, USB2_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLDN_DP_SHIFT)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLDN_DP_RANGE                      9:9
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLDN_DP_WOFFSET                    0x0
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLDN_DP_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLDN_DP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLDN_DP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLDN_DP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB2_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLUP_DM_SHIFT                      _MK_SHIFT_CONST(10)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLUP_DM_FIELD                      _MK_FIELD_CONST(0x1, USB2_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLUP_DM_SHIFT)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLUP_DM_RANGE                      10:10
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLUP_DM_WOFFSET                    0x0
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLUP_DM_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLUP_DM_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLUP_DM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLUP_DM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB2_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLUP_DP_SHIFT                      _MK_SHIFT_CONST(11)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLUP_DP_FIELD                      _MK_FIELD_CONST(0x1, USB2_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLUP_DP_SHIFT)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLUP_DP_RANGE                      11:11
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLUP_DP_WOFFSET                    0x0
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLUP_DP_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLUP_DP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLUP_DP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLUP_DP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB2_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLDN_DM_SHIFT                    _MK_SHIFT_CONST(12)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLDN_DM_FIELD                    _MK_FIELD_CONST(0x1, USB2_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLDN_DM_SHIFT)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLDN_DM_RANGE                    12:12
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLDN_DM_WOFFSET                  0x0
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLDN_DM_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLDN_DM_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLDN_DM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLDN_DM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLDN_DP_SHIFT                    _MK_SHIFT_CONST(13)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLDN_DP_FIELD                    _MK_FIELD_CONST(0x1, USB2_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLDN_DP_SHIFT)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLDN_DP_RANGE                    13:13
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLDN_DP_WOFFSET                  0x0
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLDN_DP_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLDN_DP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLDN_DP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLDN_DP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLUP_DM_SHIFT                    _MK_SHIFT_CONST(14)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLUP_DM_FIELD                    _MK_FIELD_CONST(0x1, USB2_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLUP_DM_SHIFT)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLUP_DM_RANGE                    14:14
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLUP_DM_WOFFSET                  0x0
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLUP_DM_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLUP_DM_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLUP_DM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLUP_DM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLUP_DP_SHIFT                    _MK_SHIFT_CONST(15)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLUP_DP_FIELD                    _MK_FIELD_CONST(0x1, USB2_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLUP_DP_SHIFT)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLUP_DP_RANGE                    15:15
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLUP_DP_WOFFSET                  0x0
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLUP_DP_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLUP_DP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLUP_DP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLUP_DP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_UTMIP_MISC_CFG0_0_UTMIP_FORCE_HS_TERM_SHIFT                        _MK_SHIFT_CONST(16)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_FORCE_HS_TERM_FIELD                        _MK_FIELD_CONST(0x1, USB2_UTMIP_MISC_CFG0_0_UTMIP_FORCE_HS_TERM_SHIFT)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_FORCE_HS_TERM_RANGE                        16:16
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_FORCE_HS_TERM_WOFFSET                      0x0
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_FORCE_HS_TERM_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_FORCE_HS_TERM_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_FORCE_HS_TERM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_FORCE_HS_TERM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB2_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_HS_TERM_SHIFT                      _MK_SHIFT_CONST(17)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_HS_TERM_FIELD                      _MK_FIELD_CONST(0x1, USB2_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_HS_TERM_SHIFT)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_HS_TERM_RANGE                      17:17
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_HS_TERM_WOFFSET                    0x0
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_HS_TERM_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_HS_TERM_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_HS_TERM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_HS_TERM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB2_UTMIP_MISC_CFG0_0_UTMIP_FORCE_HS_CLOCK_ON_SHIFT                    _MK_SHIFT_CONST(18)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_FORCE_HS_CLOCK_ON_FIELD                    _MK_FIELD_CONST(0x1, USB2_UTMIP_MISC_CFG0_0_UTMIP_FORCE_HS_CLOCK_ON_SHIFT)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_FORCE_HS_CLOCK_ON_RANGE                    18:18
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_FORCE_HS_CLOCK_ON_WOFFSET                  0x0
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_FORCE_HS_CLOCK_ON_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_FORCE_HS_CLOCK_ON_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_FORCE_HS_CLOCK_ON_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_FORCE_HS_CLOCK_ON_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_UTMIP_MISC_CFG0_0_UTMIP_INJECT_ERROR_TYPE_SHIFT                    _MK_SHIFT_CONST(19)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_INJECT_ERROR_TYPE_FIELD                    _MK_FIELD_CONST(0x3, USB2_UTMIP_MISC_CFG0_0_UTMIP_INJECT_ERROR_TYPE_SHIFT)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_INJECT_ERROR_TYPE_RANGE                    20:19
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_INJECT_ERROR_TYPE_WOFFSET                  0x0
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_INJECT_ERROR_TYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_INJECT_ERROR_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_INJECT_ERROR_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_INJECT_ERROR_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_INJECT_ERROR_TYPE_DISABLE                  _MK_ENUM_CONST(0)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_INJECT_ERROR_TYPE_BIT_ERR                  _MK_ENUM_CONST(1)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_INJECT_ERROR_TYPE_RX_ERR                   _MK_ENUM_CONST(2)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_INJECT_ERROR_TYPE_BIT_RX_ERR                       _MK_ENUM_CONST(3)

#define USB2_UTMIP_MISC_CFG0_0_UTMIP_LS_TO_FS_SKIP_4MS_SHIFT                    _MK_SHIFT_CONST(21)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_LS_TO_FS_SKIP_4MS_FIELD                    _MK_FIELD_CONST(0x1, USB2_UTMIP_MISC_CFG0_0_UTMIP_LS_TO_FS_SKIP_4MS_SHIFT)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_LS_TO_FS_SKIP_4MS_RANGE                    21:21
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_LS_TO_FS_SKIP_4MS_WOFFSET                  0x0
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_LS_TO_FS_SKIP_4MS_DEFAULT                  _MK_MASK_CONST(0x1)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_LS_TO_FS_SKIP_4MS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_LS_TO_FS_SKIP_4MS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_LS_TO_FS_SKIP_4MS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_UTMIP_MISC_CFG0_0_UTMIP_SUSPEND_EXIT_ON_EDGE_SHIFT                 _MK_SHIFT_CONST(22)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_SUSPEND_EXIT_ON_EDGE_FIELD                 _MK_FIELD_CONST(0x1, USB2_UTMIP_MISC_CFG0_0_UTMIP_SUSPEND_EXIT_ON_EDGE_SHIFT)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_SUSPEND_EXIT_ON_EDGE_RANGE                 22:22
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_SUSPEND_EXIT_ON_EDGE_WOFFSET                       0x0
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_SUSPEND_EXIT_ON_EDGE_DEFAULT                       _MK_MASK_CONST(0x1)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_SUSPEND_EXIT_ON_EDGE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_SUSPEND_EXIT_ON_EDGE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_SUSPEND_EXIT_ON_EDGE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_UTMIP_MISC_CFG0_0_UTMIP_FORCE_FS_DISABLE_ON_DEV_CHIRP_SHIFT                        _MK_SHIFT_CONST(23)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_FORCE_FS_DISABLE_ON_DEV_CHIRP_FIELD                        _MK_FIELD_CONST(0x1, USB2_UTMIP_MISC_CFG0_0_UTMIP_FORCE_FS_DISABLE_ON_DEV_CHIRP_SHIFT)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_FORCE_FS_DISABLE_ON_DEV_CHIRP_RANGE                        23:23
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_FORCE_FS_DISABLE_ON_DEV_CHIRP_WOFFSET                      0x0
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_FORCE_FS_DISABLE_ON_DEV_CHIRP_DEFAULT                      _MK_MASK_CONST(0x1)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_FORCE_FS_DISABLE_ON_DEV_CHIRP_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_FORCE_FS_DISABLE_ON_DEV_CHIRP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_FORCE_FS_DISABLE_ON_DEV_CHIRP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB2_UTMIP_MISC_CFG0_0_UTMIP_ALLOW_LS_ON_SOFT_DISCON_SHIFT                      _MK_SHIFT_CONST(24)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_ALLOW_LS_ON_SOFT_DISCON_FIELD                      _MK_FIELD_CONST(0x1, USB2_UTMIP_MISC_CFG0_0_UTMIP_ALLOW_LS_ON_SOFT_DISCON_SHIFT)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_ALLOW_LS_ON_SOFT_DISCON_RANGE                      24:24
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_ALLOW_LS_ON_SOFT_DISCON_WOFFSET                    0x0
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_ALLOW_LS_ON_SOFT_DISCON_DEFAULT                    _MK_MASK_CONST(0x1)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_ALLOW_LS_ON_SOFT_DISCON_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_ALLOW_LS_ON_SOFT_DISCON_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_ALLOW_LS_ON_SOFT_DISCON_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB2_UTMIP_MISC_CFG0_0_UTMIP_KEEP_XCVR_PD_ON_SOFT_DISCON_SHIFT                  _MK_SHIFT_CONST(25)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_KEEP_XCVR_PD_ON_SOFT_DISCON_FIELD                  _MK_FIELD_CONST(0x1, USB2_UTMIP_MISC_CFG0_0_UTMIP_KEEP_XCVR_PD_ON_SOFT_DISCON_SHIFT)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_KEEP_XCVR_PD_ON_SOFT_DISCON_RANGE                  25:25
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_KEEP_XCVR_PD_ON_SOFT_DISCON_WOFFSET                        0x0
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_KEEP_XCVR_PD_ON_SOFT_DISCON_DEFAULT                        _MK_MASK_CONST(0x1)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_KEEP_XCVR_PD_ON_SOFT_DISCON_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_KEEP_XCVR_PD_ON_SOFT_DISCON_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_KEEP_XCVR_PD_ON_SOFT_DISCON_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_UTMIP_MISC_CFG0_0_UTMIP_DPDM_OBSERVE_SHIFT                 _MK_SHIFT_CONST(26)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_DPDM_OBSERVE_FIELD                 _MK_FIELD_CONST(0x1, USB2_UTMIP_MISC_CFG0_0_UTMIP_DPDM_OBSERVE_SHIFT)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_DPDM_OBSERVE_RANGE                 26:26
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_DPDM_OBSERVE_WOFFSET                       0x0
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_DPDM_OBSERVE_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_DPDM_OBSERVE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_DPDM_OBSERVE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_DPDM_OBSERVE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_UTMIP_MISC_CFG0_0_UTMIP_DPDM_OBSERVE_SEL_SHIFT                     _MK_SHIFT_CONST(27)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_DPDM_OBSERVE_SEL_FIELD                     _MK_FIELD_CONST(0xf, USB2_UTMIP_MISC_CFG0_0_UTMIP_DPDM_OBSERVE_SEL_SHIFT)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_DPDM_OBSERVE_SEL_RANGE                     30:27
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_DPDM_OBSERVE_SEL_WOFFSET                   0x0
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_DPDM_OBSERVE_SEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_DPDM_OBSERVE_SEL_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_DPDM_OBSERVE_SEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG0_0_UTMIP_DPDM_OBSERVE_SEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register USB2_UTMIP_MISC_CFG1_0  
#define USB2_UTMIP_MISC_CFG1_0                  _MK_ADDR_CONST(0x828)
#define USB2_UTMIP_MISC_CFG1_0_SECURE                   0x0
#define USB2_UTMIP_MISC_CFG1_0_WORD_COUNT                       0x1
#define USB2_UTMIP_MISC_CFG1_0_RESET_VAL                        _MK_MASK_CONST(0x40198024)
#define USB2_UTMIP_MISC_CFG1_0_RESET_MASK                       _MK_MASK_CONST(0x7fffffff)
#define USB2_UTMIP_MISC_CFG1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG1_0_READ_MASK                        _MK_MASK_CONST(0x7fffffff)
#define USB2_UTMIP_MISC_CFG1_0_WRITE_MASK                       _MK_MASK_CONST(0x7fffffff)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_XCVRSEL3_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_XCVRSEL3_FIELD                     _MK_FIELD_CONST(0x3, USB2_UTMIP_MISC_CFG1_0_UTMIP_XCVRSEL3_SHIFT)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_XCVRSEL3_RANGE                     1:0
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_XCVRSEL3_WOFFSET                   0x0
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_XCVRSEL3_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_XCVRSEL3_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_XCVRSEL3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_XCVRSEL3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB2_UTMIP_MISC_CFG1_0_UTMIP_SUSPEND_TERMSEL_SHIFT                      _MK_SHIFT_CONST(2)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_SUSPEND_TERMSEL_FIELD                      _MK_FIELD_CONST(0x1, USB2_UTMIP_MISC_CFG1_0_UTMIP_SUSPEND_TERMSEL_SHIFT)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_SUSPEND_TERMSEL_RANGE                      2:2
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_SUSPEND_TERMSEL_WOFFSET                    0x0
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_SUSPEND_TERMSEL_DEFAULT                    _MK_MASK_CONST(0x1)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_SUSPEND_TERMSEL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_SUSPEND_TERMSEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_SUSPEND_TERMSEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB2_UTMIP_MISC_CFG1_0_UTMIP_FLIP_FSLS_POLARITY_SHIFT                   _MK_SHIFT_CONST(3)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_FLIP_FSLS_POLARITY_FIELD                   _MK_FIELD_CONST(0x1, USB2_UTMIP_MISC_CFG1_0_UTMIP_FLIP_FSLS_POLARITY_SHIFT)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_FLIP_FSLS_POLARITY_RANGE                   3:3
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_FLIP_FSLS_POLARITY_WOFFSET                 0x0
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_FLIP_FSLS_POLARITY_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_FLIP_FSLS_POLARITY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_FLIP_FSLS_POLARITY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_FLIP_FSLS_POLARITY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB2_UTMIP_MISC_CFG1_0_UTMIP_RX_ERROR_CNT_EN_SHIFT                      _MK_SHIFT_CONST(4)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_RX_ERROR_CNT_EN_FIELD                      _MK_FIELD_CONST(0x1, USB2_UTMIP_MISC_CFG1_0_UTMIP_RX_ERROR_CNT_EN_SHIFT)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_RX_ERROR_CNT_EN_RANGE                      4:4
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_RX_ERROR_CNT_EN_WOFFSET                    0x0
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_RX_ERROR_CNT_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_RX_ERROR_CNT_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_RX_ERROR_CNT_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_RX_ERROR_CNT_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB2_UTMIP_MISC_CFG1_0_UTMIP_RX_ERROR_CNT_CLR_SHIFT                     _MK_SHIFT_CONST(5)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_RX_ERROR_CNT_CLR_FIELD                     _MK_FIELD_CONST(0x1, USB2_UTMIP_MISC_CFG1_0_UTMIP_RX_ERROR_CNT_CLR_SHIFT)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_RX_ERROR_CNT_CLR_RANGE                     5:5
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_RX_ERROR_CNT_CLR_WOFFSET                   0x0
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_RX_ERROR_CNT_CLR_DEFAULT                   _MK_MASK_CONST(0x1)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_RX_ERROR_CNT_CLR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_RX_ERROR_CNT_CLR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_RX_ERROR_CNT_CLR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB2_UTMIP_MISC_CFG1_0_UTMIP_PLLU_STABLE_COUNT_SHIFT                    _MK_SHIFT_CONST(6)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_PLLU_STABLE_COUNT_FIELD                    _MK_FIELD_CONST(0xfff, USB2_UTMIP_MISC_CFG1_0_UTMIP_PLLU_STABLE_COUNT_SHIFT)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_PLLU_STABLE_COUNT_RANGE                    17:6
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_PLLU_STABLE_COUNT_WOFFSET                  0x0
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_PLLU_STABLE_COUNT_DEFAULT                  _MK_MASK_CONST(0x600)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_PLLU_STABLE_COUNT_DEFAULT_MASK                     _MK_MASK_CONST(0xfff)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_PLLU_STABLE_COUNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_PLLU_STABLE_COUNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_UTMIP_MISC_CFG1_0_UTMIP_PLL_ACTIVE_DLY_COUNT_SHIFT                 _MK_SHIFT_CONST(18)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_PLL_ACTIVE_DLY_COUNT_FIELD                 _MK_FIELD_CONST(0x1f, USB2_UTMIP_MISC_CFG1_0_UTMIP_PLL_ACTIVE_DLY_COUNT_SHIFT)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_PLL_ACTIVE_DLY_COUNT_RANGE                 22:18
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_PLL_ACTIVE_DLY_COUNT_WOFFSET                       0x0
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_PLL_ACTIVE_DLY_COUNT_DEFAULT                       _MK_MASK_CONST(0x6)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_PLL_ACTIVE_DLY_COUNT_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_PLL_ACTIVE_DLY_COUNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_PLL_ACTIVE_DLY_COUNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_UTMIP_MISC_CFG1_0_UTMIP_FORCE_IOBIST_CLK_ON_SHIFT                  _MK_SHIFT_CONST(23)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_FORCE_IOBIST_CLK_ON_FIELD                  _MK_FIELD_CONST(0x1, USB2_UTMIP_MISC_CFG1_0_UTMIP_FORCE_IOBIST_CLK_ON_SHIFT)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_FORCE_IOBIST_CLK_ON_RANGE                  23:23
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_FORCE_IOBIST_CLK_ON_WOFFSET                        0x0
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_FORCE_IOBIST_CLK_ON_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_FORCE_IOBIST_CLK_ON_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_FORCE_IOBIST_CLK_ON_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_FORCE_IOBIST_CLK_ON_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_UTMIP_MISC_CFG1_0_UTMIP_FSLS_TDM_SHIFT                     _MK_SHIFT_CONST(24)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_FSLS_TDM_FIELD                     _MK_FIELD_CONST(0x1, USB2_UTMIP_MISC_CFG1_0_UTMIP_FSLS_TDM_SHIFT)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_FSLS_TDM_RANGE                     24:24
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_FSLS_TDM_WOFFSET                   0x0
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_FSLS_TDM_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_FSLS_TDM_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_FSLS_TDM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_FSLS_TDM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB2_UTMIP_MISC_CFG1_0_UTMIP_OBS_SEL_SHIFT                      _MK_SHIFT_CONST(25)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_OBS_SEL_FIELD                      _MK_FIELD_CONST(0x3, USB2_UTMIP_MISC_CFG1_0_UTMIP_OBS_SEL_SHIFT)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_OBS_SEL_RANGE                      26:25
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_OBS_SEL_WOFFSET                    0x0
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_OBS_SEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_OBS_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_OBS_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_OBS_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB2_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_XCVRSEL3_SHIFT                   _MK_SHIFT_CONST(27)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_XCVRSEL3_FIELD                   _MK_FIELD_CONST(0x1, USB2_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_XCVRSEL3_SHIFT)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_XCVRSEL3_RANGE                   27:27
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_XCVRSEL3_WOFFSET                 0x0
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_XCVRSEL3_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_XCVRSEL3_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_XCVRSEL3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_XCVRSEL3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB2_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_NEG_SHIFT                        _MK_SHIFT_CONST(28)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_NEG_FIELD                        _MK_FIELD_CONST(0x1, USB2_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_NEG_SHIFT)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_NEG_RANGE                        28:28
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_NEG_WOFFSET                      0x0
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_NEG_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_NEG_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_NEG_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_NEG_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB2_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_BYPASS_SHIFT                     _MK_SHIFT_CONST(29)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_BYPASS_FIELD                     _MK_FIELD_CONST(0x1, USB2_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_BYPASS_SHIFT)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_BYPASS_RANGE                     29:29
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_BYPASS_WOFFSET                   0x0
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_BYPASS_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_BYPASS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_BYPASS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_BYPASS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB2_UTMIP_MISC_CFG1_0_UTMIP_PHY_XTAL_CLOCKEN_SHIFT                     _MK_SHIFT_CONST(30)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_PHY_XTAL_CLOCKEN_FIELD                     _MK_FIELD_CONST(0x1, USB2_UTMIP_MISC_CFG1_0_UTMIP_PHY_XTAL_CLOCKEN_SHIFT)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_PHY_XTAL_CLOCKEN_RANGE                     30:30
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_PHY_XTAL_CLOCKEN_WOFFSET                   0x0
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_PHY_XTAL_CLOCKEN_DEFAULT                   _MK_MASK_CONST(0x1)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_PHY_XTAL_CLOCKEN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_PHY_XTAL_CLOCKEN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_CFG1_0_UTMIP_PHY_XTAL_CLOCKEN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register USB2_UTMIP_DEBOUNCE_CFG0_0  
#define USB2_UTMIP_DEBOUNCE_CFG0_0                      _MK_ADDR_CONST(0x82c)
#define USB2_UTMIP_DEBOUNCE_CFG0_0_SECURE                       0x0
#define USB2_UTMIP_DEBOUNCE_CFG0_0_WORD_COUNT                   0x1
#define USB2_UTMIP_DEBOUNCE_CFG0_0_RESET_VAL                    _MK_MASK_CONST(0xffffffff)
#define USB2_UTMIP_DEBOUNCE_CFG0_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_UTMIP_DEBOUNCE_CFG0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB2_UTMIP_DEBOUNCE_CFG0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_UTMIP_DEBOUNCE_CFG0_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define USB2_UTMIP_DEBOUNCE_CFG0_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_UTMIP_DEBOUNCE_CFG0_0_UTMIP_BIAS_DEBOUNCE_A_SHIFT                  _MK_SHIFT_CONST(0)
#define USB2_UTMIP_DEBOUNCE_CFG0_0_UTMIP_BIAS_DEBOUNCE_A_FIELD                  _MK_FIELD_CONST(0xffff, USB2_UTMIP_DEBOUNCE_CFG0_0_UTMIP_BIAS_DEBOUNCE_A_SHIFT)
#define USB2_UTMIP_DEBOUNCE_CFG0_0_UTMIP_BIAS_DEBOUNCE_A_RANGE                  15:0
#define USB2_UTMIP_DEBOUNCE_CFG0_0_UTMIP_BIAS_DEBOUNCE_A_WOFFSET                        0x0
#define USB2_UTMIP_DEBOUNCE_CFG0_0_UTMIP_BIAS_DEBOUNCE_A_DEFAULT                        _MK_MASK_CONST(0xffff)
#define USB2_UTMIP_DEBOUNCE_CFG0_0_UTMIP_BIAS_DEBOUNCE_A_DEFAULT_MASK                   _MK_MASK_CONST(0xffff)
#define USB2_UTMIP_DEBOUNCE_CFG0_0_UTMIP_BIAS_DEBOUNCE_A_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_UTMIP_DEBOUNCE_CFG0_0_UTMIP_BIAS_DEBOUNCE_A_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_UTMIP_DEBOUNCE_CFG0_0_UTMIP_BIAS_DEBOUNCE_B_SHIFT                  _MK_SHIFT_CONST(16)
#define USB2_UTMIP_DEBOUNCE_CFG0_0_UTMIP_BIAS_DEBOUNCE_B_FIELD                  _MK_FIELD_CONST(0xffff, USB2_UTMIP_DEBOUNCE_CFG0_0_UTMIP_BIAS_DEBOUNCE_B_SHIFT)
#define USB2_UTMIP_DEBOUNCE_CFG0_0_UTMIP_BIAS_DEBOUNCE_B_RANGE                  31:16
#define USB2_UTMIP_DEBOUNCE_CFG0_0_UTMIP_BIAS_DEBOUNCE_B_WOFFSET                        0x0
#define USB2_UTMIP_DEBOUNCE_CFG0_0_UTMIP_BIAS_DEBOUNCE_B_DEFAULT                        _MK_MASK_CONST(0xffff)
#define USB2_UTMIP_DEBOUNCE_CFG0_0_UTMIP_BIAS_DEBOUNCE_B_DEFAULT_MASK                   _MK_MASK_CONST(0xffff)
#define USB2_UTMIP_DEBOUNCE_CFG0_0_UTMIP_BIAS_DEBOUNCE_B_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_UTMIP_DEBOUNCE_CFG0_0_UTMIP_BIAS_DEBOUNCE_B_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register USB2_UTMIP_BAT_CHRG_CFG0_0  
#define USB2_UTMIP_BAT_CHRG_CFG0_0                      _MK_ADDR_CONST(0x830)
#define USB2_UTMIP_BAT_CHRG_CFG0_0_SECURE                       0x0
#define USB2_UTMIP_BAT_CHRG_CFG0_0_WORD_COUNT                   0x1
#define USB2_UTMIP_BAT_CHRG_CFG0_0_RESET_VAL                    _MK_MASK_CONST(0x1)
#define USB2_UTMIP_BAT_CHRG_CFG0_0_RESET_MASK                   _MK_MASK_CONST(0x3f3f)
#define USB2_UTMIP_BAT_CHRG_CFG0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB2_UTMIP_BAT_CHRG_CFG0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_UTMIP_BAT_CHRG_CFG0_0_READ_MASK                    _MK_MASK_CONST(0x3f3f)
#define USB2_UTMIP_BAT_CHRG_CFG0_0_WRITE_MASK                   _MK_MASK_CONST(0x3f3f)
#define USB2_UTMIP_BAT_CHRG_CFG0_0_UTMIP_PD_CHRG_SHIFT                  _MK_SHIFT_CONST(0)
#define USB2_UTMIP_BAT_CHRG_CFG0_0_UTMIP_PD_CHRG_FIELD                  _MK_FIELD_CONST(0x1, USB2_UTMIP_BAT_CHRG_CFG0_0_UTMIP_PD_CHRG_SHIFT)
#define USB2_UTMIP_BAT_CHRG_CFG0_0_UTMIP_PD_CHRG_RANGE                  0:0
#define USB2_UTMIP_BAT_CHRG_CFG0_0_UTMIP_PD_CHRG_WOFFSET                        0x0
#define USB2_UTMIP_BAT_CHRG_CFG0_0_UTMIP_PD_CHRG_DEFAULT                        _MK_MASK_CONST(0x1)
#define USB2_UTMIP_BAT_CHRG_CFG0_0_UTMIP_PD_CHRG_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_UTMIP_BAT_CHRG_CFG0_0_UTMIP_PD_CHRG_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_UTMIP_BAT_CHRG_CFG0_0_UTMIP_PD_CHRG_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_SINK_EN_SHIFT                       _MK_SHIFT_CONST(1)
#define USB2_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_SINK_EN_FIELD                       _MK_FIELD_CONST(0x1, USB2_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_SINK_EN_SHIFT)
#define USB2_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_SINK_EN_RANGE                       1:1
#define USB2_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_SINK_EN_WOFFSET                     0x0
#define USB2_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_SINK_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_SINK_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_SINK_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_SINK_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define USB2_UTMIP_BAT_CHRG_CFG0_0_UTMIP_ON_SINK_EN_SHIFT                       _MK_SHIFT_CONST(2)
#define USB2_UTMIP_BAT_CHRG_CFG0_0_UTMIP_ON_SINK_EN_FIELD                       _MK_FIELD_CONST(0x1, USB2_UTMIP_BAT_CHRG_CFG0_0_UTMIP_ON_SINK_EN_SHIFT)
#define USB2_UTMIP_BAT_CHRG_CFG0_0_UTMIP_ON_SINK_EN_RANGE                       2:2
#define USB2_UTMIP_BAT_CHRG_CFG0_0_UTMIP_ON_SINK_EN_WOFFSET                     0x0
#define USB2_UTMIP_BAT_CHRG_CFG0_0_UTMIP_ON_SINK_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_UTMIP_BAT_CHRG_CFG0_0_UTMIP_ON_SINK_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_UTMIP_BAT_CHRG_CFG0_0_UTMIP_ON_SINK_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_UTMIP_BAT_CHRG_CFG0_0_UTMIP_ON_SINK_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define USB2_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_SRC_EN_SHIFT                        _MK_SHIFT_CONST(3)
#define USB2_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_SRC_EN_FIELD                        _MK_FIELD_CONST(0x1, USB2_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_SRC_EN_SHIFT)
#define USB2_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_SRC_EN_RANGE                        3:3
#define USB2_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_SRC_EN_WOFFSET                      0x0
#define USB2_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_SRC_EN_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_SRC_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_SRC_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_SRC_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB2_UTMIP_BAT_CHRG_CFG0_0_UTMIP_ON_SRC_EN_SHIFT                        _MK_SHIFT_CONST(4)
#define USB2_UTMIP_BAT_CHRG_CFG0_0_UTMIP_ON_SRC_EN_FIELD                        _MK_FIELD_CONST(0x1, USB2_UTMIP_BAT_CHRG_CFG0_0_UTMIP_ON_SRC_EN_SHIFT)
#define USB2_UTMIP_BAT_CHRG_CFG0_0_UTMIP_ON_SRC_EN_RANGE                        4:4
#define USB2_UTMIP_BAT_CHRG_CFG0_0_UTMIP_ON_SRC_EN_WOFFSET                      0x0
#define USB2_UTMIP_BAT_CHRG_CFG0_0_UTMIP_ON_SRC_EN_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_UTMIP_BAT_CHRG_CFG0_0_UTMIP_ON_SRC_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_UTMIP_BAT_CHRG_CFG0_0_UTMIP_ON_SRC_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_UTMIP_BAT_CHRG_CFG0_0_UTMIP_ON_SRC_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB2_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_I_SRC_EN_SHIFT                      _MK_SHIFT_CONST(5)
#define USB2_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_I_SRC_EN_FIELD                      _MK_FIELD_CONST(0x1, USB2_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_I_SRC_EN_SHIFT)
#define USB2_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_I_SRC_EN_RANGE                      5:5
#define USB2_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_I_SRC_EN_WOFFSET                    0x0
#define USB2_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_I_SRC_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_I_SRC_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_I_SRC_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_I_SRC_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB2_UTMIP_BAT_CHRG_CFG0_0_UTMIP_CHRG_DEBOUNCE_TIMESCALE_SHIFT                  _MK_SHIFT_CONST(8)
#define USB2_UTMIP_BAT_CHRG_CFG0_0_UTMIP_CHRG_DEBOUNCE_TIMESCALE_FIELD                  _MK_FIELD_CONST(0x3f, USB2_UTMIP_BAT_CHRG_CFG0_0_UTMIP_CHRG_DEBOUNCE_TIMESCALE_SHIFT)
#define USB2_UTMIP_BAT_CHRG_CFG0_0_UTMIP_CHRG_DEBOUNCE_TIMESCALE_RANGE                  13:8
#define USB2_UTMIP_BAT_CHRG_CFG0_0_UTMIP_CHRG_DEBOUNCE_TIMESCALE_WOFFSET                        0x0
#define USB2_UTMIP_BAT_CHRG_CFG0_0_UTMIP_CHRG_DEBOUNCE_TIMESCALE_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_UTMIP_BAT_CHRG_CFG0_0_UTMIP_CHRG_DEBOUNCE_TIMESCALE_DEFAULT_MASK                   _MK_MASK_CONST(0x3f)
#define USB2_UTMIP_BAT_CHRG_CFG0_0_UTMIP_CHRG_DEBOUNCE_TIMESCALE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_UTMIP_BAT_CHRG_CFG0_0_UTMIP_CHRG_DEBOUNCE_TIMESCALE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register USB2_UTMIP_SPARE_CFG0_0  
#define USB2_UTMIP_SPARE_CFG0_0                 _MK_ADDR_CONST(0x834)
#define USB2_UTMIP_SPARE_CFG0_0_SECURE                  0x0
#define USB2_UTMIP_SPARE_CFG0_0_WORD_COUNT                      0x1
#define USB2_UTMIP_SPARE_CFG0_0_RESET_VAL                       _MK_MASK_CONST(0xffff0000)
#define USB2_UTMIP_SPARE_CFG0_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define USB2_UTMIP_SPARE_CFG0_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define USB2_UTMIP_SPARE_CFG0_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define USB2_UTMIP_SPARE_CFG0_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB2_UTMIP_SPARE_CFG0_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define USB2_UTMIP_SPARE_CFG0_0_UTMIP_SPARE_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_UTMIP_SPARE_CFG0_0_UTMIP_SPARE_FIELD                       _MK_FIELD_CONST(0xffffffff, USB2_UTMIP_SPARE_CFG0_0_UTMIP_SPARE_SHIFT)
#define USB2_UTMIP_SPARE_CFG0_0_UTMIP_SPARE_RANGE                       31:0
#define USB2_UTMIP_SPARE_CFG0_0_UTMIP_SPARE_WOFFSET                     0x0
#define USB2_UTMIP_SPARE_CFG0_0_UTMIP_SPARE_DEFAULT                     _MK_MASK_CONST(0xffff0000)
#define USB2_UTMIP_SPARE_CFG0_0_UTMIP_SPARE_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define USB2_UTMIP_SPARE_CFG0_0_UTMIP_SPARE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_UTMIP_SPARE_CFG0_0_UTMIP_SPARE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_UTMIP_SPARE_CFG0_0_UTMIP_SPARE_INIT_ENUM                   -65536


// Register USB2_UTMIP_XCVR_CFG1_0  
#define USB2_UTMIP_XCVR_CFG1_0                  _MK_ADDR_CONST(0x838)
#define USB2_UTMIP_XCVR_CFG1_0_SECURE                   0x0
#define USB2_UTMIP_XCVR_CFG1_0_WORD_COUNT                       0x1
#define USB2_UTMIP_XCVR_CFG1_0_RESET_VAL                        _MK_MASK_CONST(0x188215)
#define USB2_UTMIP_XCVR_CFG1_0_RESET_MASK                       _MK_MASK_CONST(0xffffff)
#define USB2_UTMIP_XCVR_CFG1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define USB2_UTMIP_XCVR_CFG1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_UTMIP_XCVR_CFG1_0_READ_MASK                        _MK_MASK_CONST(0xffffff)
#define USB2_UTMIP_XCVR_CFG1_0_WRITE_MASK                       _MK_MASK_CONST(0xffffff)
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDISC_POWERDOWN_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDISC_POWERDOWN_FIELD                       _MK_FIELD_CONST(0x1, USB2_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDISC_POWERDOWN_SHIFT)
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDISC_POWERDOWN_RANGE                       0:0
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDISC_POWERDOWN_WOFFSET                     0x0
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDISC_POWERDOWN_DEFAULT                     _MK_MASK_CONST(0x1)
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDISC_POWERDOWN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDISC_POWERDOWN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDISC_POWERDOWN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDISC_POWERUP_SHIFT                 _MK_SHIFT_CONST(1)
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDISC_POWERUP_FIELD                 _MK_FIELD_CONST(0x1, USB2_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDISC_POWERUP_SHIFT)
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDISC_POWERUP_RANGE                 1:1
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDISC_POWERUP_WOFFSET                       0x0
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDISC_POWERUP_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDISC_POWERUP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDISC_POWERUP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDISC_POWERUP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDCHRP_POWERDOWN_SHIFT                       _MK_SHIFT_CONST(2)
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDCHRP_POWERDOWN_FIELD                       _MK_FIELD_CONST(0x1, USB2_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDCHRP_POWERDOWN_SHIFT)
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDCHRP_POWERDOWN_RANGE                       2:2
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDCHRP_POWERDOWN_WOFFSET                     0x0
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDCHRP_POWERDOWN_DEFAULT                     _MK_MASK_CONST(0x1)
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDCHRP_POWERDOWN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDCHRP_POWERDOWN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDCHRP_POWERDOWN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDCHRP_POWERUP_SHIFT                 _MK_SHIFT_CONST(3)
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDCHRP_POWERUP_FIELD                 _MK_FIELD_CONST(0x1, USB2_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDCHRP_POWERUP_SHIFT)
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDCHRP_POWERUP_RANGE                 3:3
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDCHRP_POWERUP_WOFFSET                       0x0
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDCHRP_POWERUP_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDCHRP_POWERUP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDCHRP_POWERUP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDCHRP_POWERUP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDR_POWERDOWN_SHIFT                 _MK_SHIFT_CONST(4)
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDR_POWERDOWN_FIELD                 _MK_FIELD_CONST(0x1, USB2_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDR_POWERDOWN_SHIFT)
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDR_POWERDOWN_RANGE                 4:4
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDR_POWERDOWN_WOFFSET                       0x0
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDR_POWERDOWN_DEFAULT                       _MK_MASK_CONST(0x1)
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDR_POWERDOWN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDR_POWERDOWN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDR_POWERDOWN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDR_POWERUP_SHIFT                   _MK_SHIFT_CONST(5)
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDR_POWERUP_FIELD                   _MK_FIELD_CONST(0x1, USB2_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDR_POWERUP_SHIFT)
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDR_POWERUP_RANGE                   5:5
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDR_POWERUP_WOFFSET                 0x0
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDR_POWERUP_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDR_POWERUP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDR_POWERUP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDR_POWERUP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_TCTRL_SW_VAL_SHIFT                 _MK_SHIFT_CONST(6)
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_TCTRL_SW_VAL_FIELD                 _MK_FIELD_CONST(0x1f, USB2_UTMIP_XCVR_CFG1_0_UTMIP_TCTRL_SW_VAL_SHIFT)
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_TCTRL_SW_VAL_RANGE                 10:6
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_TCTRL_SW_VAL_WOFFSET                       0x0
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_TCTRL_SW_VAL_DEFAULT                       _MK_MASK_CONST(0x8)
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_TCTRL_SW_VAL_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_TCTRL_SW_VAL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_TCTRL_SW_VAL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_TCTRL_SW_SET_SHIFT                 _MK_SHIFT_CONST(11)
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_TCTRL_SW_SET_FIELD                 _MK_FIELD_CONST(0x1, USB2_UTMIP_XCVR_CFG1_0_UTMIP_TCTRL_SW_SET_SHIFT)
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_TCTRL_SW_SET_RANGE                 11:11
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_TCTRL_SW_SET_WOFFSET                       0x0
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_TCTRL_SW_SET_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_TCTRL_SW_SET_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_TCTRL_SW_SET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_TCTRL_SW_SET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_RCTRL_SW_VAL_SHIFT                 _MK_SHIFT_CONST(12)
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_RCTRL_SW_VAL_FIELD                 _MK_FIELD_CONST(0x1f, USB2_UTMIP_XCVR_CFG1_0_UTMIP_RCTRL_SW_VAL_SHIFT)
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_RCTRL_SW_VAL_RANGE                 16:12
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_RCTRL_SW_VAL_WOFFSET                       0x0
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_RCTRL_SW_VAL_DEFAULT                       _MK_MASK_CONST(0x8)
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_RCTRL_SW_VAL_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_RCTRL_SW_VAL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_RCTRL_SW_VAL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_RCTRL_SW_SET_SHIFT                 _MK_SHIFT_CONST(17)
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_RCTRL_SW_SET_FIELD                 _MK_FIELD_CONST(0x1, USB2_UTMIP_XCVR_CFG1_0_UTMIP_RCTRL_SW_SET_SHIFT)
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_RCTRL_SW_SET_RANGE                 17:17
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_RCTRL_SW_SET_WOFFSET                       0x0
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_RCTRL_SW_SET_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_RCTRL_SW_SET_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_RCTRL_SW_SET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_RCTRL_SW_SET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_XCVR_TERM_RANGE_ADJ_SHIFT                  _MK_SHIFT_CONST(18)
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_XCVR_TERM_RANGE_ADJ_FIELD                  _MK_FIELD_CONST(0xf, USB2_UTMIP_XCVR_CFG1_0_UTMIP_XCVR_TERM_RANGE_ADJ_SHIFT)
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_XCVR_TERM_RANGE_ADJ_RANGE                  21:18
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_XCVR_TERM_RANGE_ADJ_WOFFSET                        0x0
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_XCVR_TERM_RANGE_ADJ_DEFAULT                        _MK_MASK_CONST(0x6)
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_XCVR_TERM_RANGE_ADJ_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_XCVR_TERM_RANGE_ADJ_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_XCVR_TERM_RANGE_ADJ_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_XCVR_SPARE_SHIFT                   _MK_SHIFT_CONST(22)
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_XCVR_SPARE_FIELD                   _MK_FIELD_CONST(0x3, USB2_UTMIP_XCVR_CFG1_0_UTMIP_XCVR_SPARE_SHIFT)
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_XCVR_SPARE_RANGE                   23:22
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_XCVR_SPARE_WOFFSET                 0x0
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_XCVR_SPARE_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_XCVR_SPARE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_XCVR_SPARE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_UTMIP_XCVR_CFG1_0_UTMIP_XCVR_SPARE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register USB2_UTMIP_BIAS_CFG1_0  
#define USB2_UTMIP_BIAS_CFG1_0                  _MK_ADDR_CONST(0x83c)
#define USB2_UTMIP_BIAS_CFG1_0_SECURE                   0x0
#define USB2_UTMIP_BIAS_CFG1_0_WORD_COUNT                       0x1
#define USB2_UTMIP_BIAS_CFG1_0_RESET_VAL                        _MK_MASK_CONST(0x2d)
#define USB2_UTMIP_BIAS_CFG1_0_RESET_MASK                       _MK_MASK_CONST(0x3fff)
#define USB2_UTMIP_BIAS_CFG1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define USB2_UTMIP_BIAS_CFG1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_UTMIP_BIAS_CFG1_0_READ_MASK                        _MK_MASK_CONST(0x3fff)
#define USB2_UTMIP_BIAS_CFG1_0_WRITE_MASK                       _MK_MASK_CONST(0x3fff)
#define USB2_UTMIP_BIAS_CFG1_0_UTMIP_FORCE_PDTRK_POWERDOWN_SHIFT                        _MK_SHIFT_CONST(0)
#define USB2_UTMIP_BIAS_CFG1_0_UTMIP_FORCE_PDTRK_POWERDOWN_FIELD                        _MK_FIELD_CONST(0x1, USB2_UTMIP_BIAS_CFG1_0_UTMIP_FORCE_PDTRK_POWERDOWN_SHIFT)
#define USB2_UTMIP_BIAS_CFG1_0_UTMIP_FORCE_PDTRK_POWERDOWN_RANGE                        0:0
#define USB2_UTMIP_BIAS_CFG1_0_UTMIP_FORCE_PDTRK_POWERDOWN_WOFFSET                      0x0
#define USB2_UTMIP_BIAS_CFG1_0_UTMIP_FORCE_PDTRK_POWERDOWN_DEFAULT                      _MK_MASK_CONST(0x1)
#define USB2_UTMIP_BIAS_CFG1_0_UTMIP_FORCE_PDTRK_POWERDOWN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_UTMIP_BIAS_CFG1_0_UTMIP_FORCE_PDTRK_POWERDOWN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_UTMIP_BIAS_CFG1_0_UTMIP_FORCE_PDTRK_POWERDOWN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB2_UTMIP_BIAS_CFG1_0_UTMIP_FORCE_PDTRK_POWERUP_SHIFT                  _MK_SHIFT_CONST(1)
#define USB2_UTMIP_BIAS_CFG1_0_UTMIP_FORCE_PDTRK_POWERUP_FIELD                  _MK_FIELD_CONST(0x1, USB2_UTMIP_BIAS_CFG1_0_UTMIP_FORCE_PDTRK_POWERUP_SHIFT)
#define USB2_UTMIP_BIAS_CFG1_0_UTMIP_FORCE_PDTRK_POWERUP_RANGE                  1:1
#define USB2_UTMIP_BIAS_CFG1_0_UTMIP_FORCE_PDTRK_POWERUP_WOFFSET                        0x0
#define USB2_UTMIP_BIAS_CFG1_0_UTMIP_FORCE_PDTRK_POWERUP_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_UTMIP_BIAS_CFG1_0_UTMIP_FORCE_PDTRK_POWERUP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_UTMIP_BIAS_CFG1_0_UTMIP_FORCE_PDTRK_POWERUP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_UTMIP_BIAS_CFG1_0_UTMIP_FORCE_PDTRK_POWERUP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_UTMIP_BIAS_CFG1_0_UTMIP_VBUS_WAKEUP_POWERDOWN_SHIFT                        _MK_SHIFT_CONST(2)
#define USB2_UTMIP_BIAS_CFG1_0_UTMIP_VBUS_WAKEUP_POWERDOWN_FIELD                        _MK_FIELD_CONST(0x1, USB2_UTMIP_BIAS_CFG1_0_UTMIP_VBUS_WAKEUP_POWERDOWN_SHIFT)
#define USB2_UTMIP_BIAS_CFG1_0_UTMIP_VBUS_WAKEUP_POWERDOWN_RANGE                        2:2
#define USB2_UTMIP_BIAS_CFG1_0_UTMIP_VBUS_WAKEUP_POWERDOWN_WOFFSET                      0x0
#define USB2_UTMIP_BIAS_CFG1_0_UTMIP_VBUS_WAKEUP_POWERDOWN_DEFAULT                      _MK_MASK_CONST(0x1)
#define USB2_UTMIP_BIAS_CFG1_0_UTMIP_VBUS_WAKEUP_POWERDOWN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_UTMIP_BIAS_CFG1_0_UTMIP_VBUS_WAKEUP_POWERDOWN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_UTMIP_BIAS_CFG1_0_UTMIP_VBUS_WAKEUP_POWERDOWN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB2_UTMIP_BIAS_CFG1_0_UTMIP_BIAS_PDTRK_COUNT_SHIFT                     _MK_SHIFT_CONST(3)
#define USB2_UTMIP_BIAS_CFG1_0_UTMIP_BIAS_PDTRK_COUNT_FIELD                     _MK_FIELD_CONST(0x1f, USB2_UTMIP_BIAS_CFG1_0_UTMIP_BIAS_PDTRK_COUNT_SHIFT)
#define USB2_UTMIP_BIAS_CFG1_0_UTMIP_BIAS_PDTRK_COUNT_RANGE                     7:3
#define USB2_UTMIP_BIAS_CFG1_0_UTMIP_BIAS_PDTRK_COUNT_WOFFSET                   0x0
#define USB2_UTMIP_BIAS_CFG1_0_UTMIP_BIAS_PDTRK_COUNT_DEFAULT                   _MK_MASK_CONST(0x5)
#define USB2_UTMIP_BIAS_CFG1_0_UTMIP_BIAS_PDTRK_COUNT_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define USB2_UTMIP_BIAS_CFG1_0_UTMIP_BIAS_PDTRK_COUNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_UTMIP_BIAS_CFG1_0_UTMIP_BIAS_PDTRK_COUNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB2_UTMIP_BIAS_CFG1_0_UTMIP_BIAS_DEBOUNCE_TIMESCALE_SHIFT                      _MK_SHIFT_CONST(8)
#define USB2_UTMIP_BIAS_CFG1_0_UTMIP_BIAS_DEBOUNCE_TIMESCALE_FIELD                      _MK_FIELD_CONST(0x3f, USB2_UTMIP_BIAS_CFG1_0_UTMIP_BIAS_DEBOUNCE_TIMESCALE_SHIFT)
#define USB2_UTMIP_BIAS_CFG1_0_UTMIP_BIAS_DEBOUNCE_TIMESCALE_RANGE                      13:8
#define USB2_UTMIP_BIAS_CFG1_0_UTMIP_BIAS_DEBOUNCE_TIMESCALE_WOFFSET                    0x0
#define USB2_UTMIP_BIAS_CFG1_0_UTMIP_BIAS_DEBOUNCE_TIMESCALE_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_UTMIP_BIAS_CFG1_0_UTMIP_BIAS_DEBOUNCE_TIMESCALE_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define USB2_UTMIP_BIAS_CFG1_0_UTMIP_BIAS_DEBOUNCE_TIMESCALE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_UTMIP_BIAS_CFG1_0_UTMIP_BIAS_DEBOUNCE_TIMESCALE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register USB2_UTMIP_BIAS_STS0_0  
#define USB2_UTMIP_BIAS_STS0_0                  _MK_ADDR_CONST(0x840)
#define USB2_UTMIP_BIAS_STS0_0_SECURE                   0x0
#define USB2_UTMIP_BIAS_STS0_0_WORD_COUNT                       0x1
#define USB2_UTMIP_BIAS_STS0_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define USB2_UTMIP_BIAS_STS0_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB2_UTMIP_BIAS_STS0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define USB2_UTMIP_BIAS_STS0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_UTMIP_BIAS_STS0_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define USB2_UTMIP_BIAS_STS0_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define USB2_UTMIP_BIAS_STS0_0_UTMIP_RCTRL_SHIFT                        _MK_SHIFT_CONST(0)
#define USB2_UTMIP_BIAS_STS0_0_UTMIP_RCTRL_FIELD                        _MK_FIELD_CONST(0xffff, USB2_UTMIP_BIAS_STS0_0_UTMIP_RCTRL_SHIFT)
#define USB2_UTMIP_BIAS_STS0_0_UTMIP_RCTRL_RANGE                        15:0
#define USB2_UTMIP_BIAS_STS0_0_UTMIP_RCTRL_WOFFSET                      0x0
#define USB2_UTMIP_BIAS_STS0_0_UTMIP_RCTRL_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_UTMIP_BIAS_STS0_0_UTMIP_RCTRL_DEFAULT_MASK                 _MK_MASK_CONST(0xffff)
#define USB2_UTMIP_BIAS_STS0_0_UTMIP_RCTRL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_UTMIP_BIAS_STS0_0_UTMIP_RCTRL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB2_UTMIP_BIAS_STS0_0_UTMIP_TCTRL_SHIFT                        _MK_SHIFT_CONST(16)
#define USB2_UTMIP_BIAS_STS0_0_UTMIP_TCTRL_FIELD                        _MK_FIELD_CONST(0xffff, USB2_UTMIP_BIAS_STS0_0_UTMIP_TCTRL_SHIFT)
#define USB2_UTMIP_BIAS_STS0_0_UTMIP_TCTRL_RANGE                        31:16
#define USB2_UTMIP_BIAS_STS0_0_UTMIP_TCTRL_WOFFSET                      0x0
#define USB2_UTMIP_BIAS_STS0_0_UTMIP_TCTRL_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_UTMIP_BIAS_STS0_0_UTMIP_TCTRL_DEFAULT_MASK                 _MK_MASK_CONST(0xffff)
#define USB2_UTMIP_BIAS_STS0_0_UTMIP_TCTRL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_UTMIP_BIAS_STS0_0_UTMIP_TCTRL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register USB2_UTMIP_CHRG_DEB_CFG0_0  
#define USB2_UTMIP_CHRG_DEB_CFG0_0                      _MK_ADDR_CONST(0x844)
#define USB2_UTMIP_CHRG_DEB_CFG0_0_SECURE                       0x0
#define USB2_UTMIP_CHRG_DEB_CFG0_0_WORD_COUNT                   0x1
#define USB2_UTMIP_CHRG_DEB_CFG0_0_RESET_VAL                    _MK_MASK_CONST(0xffffffff)
#define USB2_UTMIP_CHRG_DEB_CFG0_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_UTMIP_CHRG_DEB_CFG0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB2_UTMIP_CHRG_DEB_CFG0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_UTMIP_CHRG_DEB_CFG0_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define USB2_UTMIP_CHRG_DEB_CFG0_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_UTMIP_CHRG_DEB_CFG0_0_UTMIP_CHRG_DEBOUNCE_PERIOD_A_SHIFT                   _MK_SHIFT_CONST(0)
#define USB2_UTMIP_CHRG_DEB_CFG0_0_UTMIP_CHRG_DEBOUNCE_PERIOD_A_FIELD                   _MK_FIELD_CONST(0xffff, USB2_UTMIP_CHRG_DEB_CFG0_0_UTMIP_CHRG_DEBOUNCE_PERIOD_A_SHIFT)
#define USB2_UTMIP_CHRG_DEB_CFG0_0_UTMIP_CHRG_DEBOUNCE_PERIOD_A_RANGE                   15:0
#define USB2_UTMIP_CHRG_DEB_CFG0_0_UTMIP_CHRG_DEBOUNCE_PERIOD_A_WOFFSET                 0x0
#define USB2_UTMIP_CHRG_DEB_CFG0_0_UTMIP_CHRG_DEBOUNCE_PERIOD_A_DEFAULT                 _MK_MASK_CONST(0xffff)
#define USB2_UTMIP_CHRG_DEB_CFG0_0_UTMIP_CHRG_DEBOUNCE_PERIOD_A_DEFAULT_MASK                    _MK_MASK_CONST(0xffff)
#define USB2_UTMIP_CHRG_DEB_CFG0_0_UTMIP_CHRG_DEBOUNCE_PERIOD_A_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_UTMIP_CHRG_DEB_CFG0_0_UTMIP_CHRG_DEBOUNCE_PERIOD_A_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB2_UTMIP_CHRG_DEB_CFG0_0_UTMIP_CHRG_DEBOUNCE_PERIOD_B_SHIFT                   _MK_SHIFT_CONST(16)
#define USB2_UTMIP_CHRG_DEB_CFG0_0_UTMIP_CHRG_DEBOUNCE_PERIOD_B_FIELD                   _MK_FIELD_CONST(0xffff, USB2_UTMIP_CHRG_DEB_CFG0_0_UTMIP_CHRG_DEBOUNCE_PERIOD_B_SHIFT)
#define USB2_UTMIP_CHRG_DEB_CFG0_0_UTMIP_CHRG_DEBOUNCE_PERIOD_B_RANGE                   31:16
#define USB2_UTMIP_CHRG_DEB_CFG0_0_UTMIP_CHRG_DEBOUNCE_PERIOD_B_WOFFSET                 0x0
#define USB2_UTMIP_CHRG_DEB_CFG0_0_UTMIP_CHRG_DEBOUNCE_PERIOD_B_DEFAULT                 _MK_MASK_CONST(0xffff)
#define USB2_UTMIP_CHRG_DEB_CFG0_0_UTMIP_CHRG_DEBOUNCE_PERIOD_B_DEFAULT_MASK                    _MK_MASK_CONST(0xffff)
#define USB2_UTMIP_CHRG_DEB_CFG0_0_UTMIP_CHRG_DEBOUNCE_PERIOD_B_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_UTMIP_CHRG_DEB_CFG0_0_UTMIP_CHRG_DEBOUNCE_PERIOD_B_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register USB2_UTMIP_MISC_STS0_0  
#define USB2_UTMIP_MISC_STS0_0                  _MK_ADDR_CONST(0x848)
#define USB2_UTMIP_MISC_STS0_0_SECURE                   0x0
#define USB2_UTMIP_MISC_STS0_0_WORD_COUNT                       0x1
#define USB2_UTMIP_MISC_STS0_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_STS0_0_RESET_MASK                       _MK_MASK_CONST(0x3fffff)
#define USB2_UTMIP_MISC_STS0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_STS0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_STS0_0_READ_MASK                        _MK_MASK_CONST(0x3fffff)
#define USB2_UTMIP_MISC_STS0_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_STS0_0_UTMIP_SPARE_FUSES_SHIFT                  _MK_SHIFT_CONST(0)
#define USB2_UTMIP_MISC_STS0_0_UTMIP_SPARE_FUSES_FIELD                  _MK_FIELD_CONST(0x1fffff, USB2_UTMIP_MISC_STS0_0_UTMIP_SPARE_FUSES_SHIFT)
#define USB2_UTMIP_MISC_STS0_0_UTMIP_SPARE_FUSES_RANGE                  20:0
#define USB2_UTMIP_MISC_STS0_0_UTMIP_SPARE_FUSES_WOFFSET                        0x0
#define USB2_UTMIP_MISC_STS0_0_UTMIP_SPARE_FUSES_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_STS0_0_UTMIP_SPARE_FUSES_DEFAULT_MASK                   _MK_MASK_CONST(0x1fffff)
#define USB2_UTMIP_MISC_STS0_0_UTMIP_SPARE_FUSES_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_STS0_0_UTMIP_SPARE_FUSES_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_UTMIP_MISC_STS0_0_UTMIP_FS_DRV_EN_SHIFT                    _MK_SHIFT_CONST(21)
#define USB2_UTMIP_MISC_STS0_0_UTMIP_FS_DRV_EN_FIELD                    _MK_FIELD_CONST(0x1, USB2_UTMIP_MISC_STS0_0_UTMIP_FS_DRV_EN_SHIFT)
#define USB2_UTMIP_MISC_STS0_0_UTMIP_FS_DRV_EN_RANGE                    21:21
#define USB2_UTMIP_MISC_STS0_0_UTMIP_FS_DRV_EN_WOFFSET                  0x0
#define USB2_UTMIP_MISC_STS0_0_UTMIP_FS_DRV_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_STS0_0_UTMIP_FS_DRV_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_UTMIP_MISC_STS0_0_UTMIP_FS_DRV_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_UTMIP_MISC_STS0_0_UTMIP_FS_DRV_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register USB2_UTMIP_PMC_WAKEUP0_0  
#define USB2_UTMIP_PMC_WAKEUP0_0                        _MK_ADDR_CONST(0x84c)
#define USB2_UTMIP_PMC_WAKEUP0_0_SECURE                         0x0
#define USB2_UTMIP_PMC_WAKEUP0_0_WORD_COUNT                     0x1
#define USB2_UTMIP_PMC_WAKEUP0_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define USB2_UTMIP_PMC_WAKEUP0_0_RESET_MASK                     _MK_MASK_CONST(0x3)
#define USB2_UTMIP_PMC_WAKEUP0_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define USB2_UTMIP_PMC_WAKEUP0_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_UTMIP_PMC_WAKEUP0_0_READ_MASK                      _MK_MASK_CONST(0x3)
#define USB2_UTMIP_PMC_WAKEUP0_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define USB2_UTMIP_PMC_WAKEUP0_0_UTMIP_LINE_WAKEUP_EVENT_INT_ENB_SHIFT                  _MK_SHIFT_CONST(0)
#define USB2_UTMIP_PMC_WAKEUP0_0_UTMIP_LINE_WAKEUP_EVENT_INT_ENB_FIELD                  _MK_FIELD_CONST(0x1, USB2_UTMIP_PMC_WAKEUP0_0_UTMIP_LINE_WAKEUP_EVENT_INT_ENB_SHIFT)
#define USB2_UTMIP_PMC_WAKEUP0_0_UTMIP_LINE_WAKEUP_EVENT_INT_ENB_RANGE                  0:0
#define USB2_UTMIP_PMC_WAKEUP0_0_UTMIP_LINE_WAKEUP_EVENT_INT_ENB_WOFFSET                        0x0
#define USB2_UTMIP_PMC_WAKEUP0_0_UTMIP_LINE_WAKEUP_EVENT_INT_ENB_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_UTMIP_PMC_WAKEUP0_0_UTMIP_LINE_WAKEUP_EVENT_INT_ENB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_UTMIP_PMC_WAKEUP0_0_UTMIP_LINE_WAKEUP_EVENT_INT_ENB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_UTMIP_PMC_WAKEUP0_0_UTMIP_LINE_WAKEUP_EVENT_INT_ENB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_UTMIP_PMC_WAKEUP0_0_UTMIP_LINE_WAKEUP_EVENT_INT_STS_SHIFT                  _MK_SHIFT_CONST(1)
#define USB2_UTMIP_PMC_WAKEUP0_0_UTMIP_LINE_WAKEUP_EVENT_INT_STS_FIELD                  _MK_FIELD_CONST(0x1, USB2_UTMIP_PMC_WAKEUP0_0_UTMIP_LINE_WAKEUP_EVENT_INT_STS_SHIFT)
#define USB2_UTMIP_PMC_WAKEUP0_0_UTMIP_LINE_WAKEUP_EVENT_INT_STS_RANGE                  1:1
#define USB2_UTMIP_PMC_WAKEUP0_0_UTMIP_LINE_WAKEUP_EVENT_INT_STS_WOFFSET                        0x0
#define USB2_UTMIP_PMC_WAKEUP0_0_UTMIP_LINE_WAKEUP_EVENT_INT_STS_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_UTMIP_PMC_WAKEUP0_0_UTMIP_LINE_WAKEUP_EVENT_INT_STS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_UTMIP_PMC_WAKEUP0_0_UTMIP_LINE_WAKEUP_EVENT_INT_STS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_UTMIP_PMC_WAKEUP0_0_UTMIP_LINE_WAKEUP_EVENT_INT_STS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register USB2_UHSIC_PLL_CFG0_0  
#define USB2_UHSIC_PLL_CFG0_0                   _MK_ADDR_CONST(0xc00)
#define USB2_UHSIC_PLL_CFG0_0_SECURE                    0x0
#define USB2_UHSIC_PLL_CFG0_0_WORD_COUNT                        0x1
#define USB2_UHSIC_PLL_CFG0_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define USB2_UHSIC_PLL_CFG0_0_RESET_MASK                        _MK_MASK_CONST(0x1)
#define USB2_UHSIC_PLL_CFG0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define USB2_UHSIC_PLL_CFG0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_UHSIC_PLL_CFG0_0_READ_MASK                         _MK_MASK_CONST(0x1)
#define USB2_UHSIC_PLL_CFG0_0_WRITE_MASK                        _MK_MASK_CONST(0x1)
#define USB2_UHSIC_PLL_CFG0_0_UHSIC_PLL_SPARE_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_UHSIC_PLL_CFG0_0_UHSIC_PLL_SPARE_FIELD                     _MK_FIELD_CONST(0x1, USB2_UHSIC_PLL_CFG0_0_UHSIC_PLL_SPARE_SHIFT)
#define USB2_UHSIC_PLL_CFG0_0_UHSIC_PLL_SPARE_RANGE                     0:0
#define USB2_UHSIC_PLL_CFG0_0_UHSIC_PLL_SPARE_WOFFSET                   0x0
#define USB2_UHSIC_PLL_CFG0_0_UHSIC_PLL_SPARE_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_UHSIC_PLL_CFG0_0_UHSIC_PLL_SPARE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_UHSIC_PLL_CFG0_0_UHSIC_PLL_SPARE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_UHSIC_PLL_CFG0_0_UHSIC_PLL_SPARE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register USB2_UHSIC_PLL_CFG1_0  
#define USB2_UHSIC_PLL_CFG1_0                   _MK_ADDR_CONST(0xc04)
#define USB2_UHSIC_PLL_CFG1_0_SECURE                    0x0
#define USB2_UHSIC_PLL_CFG1_0_WORD_COUNT                        0x1
#define USB2_UHSIC_PLL_CFG1_0_RESET_VAL                         _MK_MASK_CONST(0xc0c0)
#define USB2_UHSIC_PLL_CFG1_0_RESET_MASK                        _MK_MASK_CONST(0x7ffff)
#define USB2_UHSIC_PLL_CFG1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define USB2_UHSIC_PLL_CFG1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_UHSIC_PLL_CFG1_0_READ_MASK                         _MK_MASK_CONST(0x7ffff)
#define USB2_UHSIC_PLL_CFG1_0_WRITE_MASK                        _MK_MASK_CONST(0x7ffff)
#define USB2_UHSIC_PLL_CFG1_0_UHSIC_XTAL_FREQ_COUNT_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_UHSIC_PLL_CFG1_0_UHSIC_XTAL_FREQ_COUNT_FIELD                       _MK_FIELD_CONST(0xfff, USB2_UHSIC_PLL_CFG1_0_UHSIC_XTAL_FREQ_COUNT_SHIFT)
#define USB2_UHSIC_PLL_CFG1_0_UHSIC_XTAL_FREQ_COUNT_RANGE                       11:0
#define USB2_UHSIC_PLL_CFG1_0_UHSIC_XTAL_FREQ_COUNT_WOFFSET                     0x0
#define USB2_UHSIC_PLL_CFG1_0_UHSIC_XTAL_FREQ_COUNT_DEFAULT                     _MK_MASK_CONST(0xc0)
#define USB2_UHSIC_PLL_CFG1_0_UHSIC_XTAL_FREQ_COUNT_DEFAULT_MASK                        _MK_MASK_CONST(0xfff)
#define USB2_UHSIC_PLL_CFG1_0_UHSIC_XTAL_FREQ_COUNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_UHSIC_PLL_CFG1_0_UHSIC_XTAL_FREQ_COUNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define USB2_UHSIC_PLL_CFG1_0_UHSIC_FORCE_PLLU_POWERDOWN_SHIFT                  _MK_SHIFT_CONST(12)
#define USB2_UHSIC_PLL_CFG1_0_UHSIC_FORCE_PLLU_POWERDOWN_FIELD                  _MK_FIELD_CONST(0x1, USB2_UHSIC_PLL_CFG1_0_UHSIC_FORCE_PLLU_POWERDOWN_SHIFT)
#define USB2_UHSIC_PLL_CFG1_0_UHSIC_FORCE_PLLU_POWERDOWN_RANGE                  12:12
#define USB2_UHSIC_PLL_CFG1_0_UHSIC_FORCE_PLLU_POWERDOWN_WOFFSET                        0x0
#define USB2_UHSIC_PLL_CFG1_0_UHSIC_FORCE_PLLU_POWERDOWN_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_UHSIC_PLL_CFG1_0_UHSIC_FORCE_PLLU_POWERDOWN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_UHSIC_PLL_CFG1_0_UHSIC_FORCE_PLLU_POWERDOWN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_UHSIC_PLL_CFG1_0_UHSIC_FORCE_PLLU_POWERDOWN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_UHSIC_PLL_CFG1_0_UHSIC_FORCE_PLLU_POWERUP_SHIFT                    _MK_SHIFT_CONST(13)
#define USB2_UHSIC_PLL_CFG1_0_UHSIC_FORCE_PLLU_POWERUP_FIELD                    _MK_FIELD_CONST(0x1, USB2_UHSIC_PLL_CFG1_0_UHSIC_FORCE_PLLU_POWERUP_SHIFT)
#define USB2_UHSIC_PLL_CFG1_0_UHSIC_FORCE_PLLU_POWERUP_RANGE                    13:13
#define USB2_UHSIC_PLL_CFG1_0_UHSIC_FORCE_PLLU_POWERUP_WOFFSET                  0x0
#define USB2_UHSIC_PLL_CFG1_0_UHSIC_FORCE_PLLU_POWERUP_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_UHSIC_PLL_CFG1_0_UHSIC_FORCE_PLLU_POWERUP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_UHSIC_PLL_CFG1_0_UHSIC_FORCE_PLLU_POWERUP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_UHSIC_PLL_CFG1_0_UHSIC_FORCE_PLLU_POWERUP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_UHSIC_PLL_CFG1_0_UHSIC_PLLU_ENABLE_DLY_COUNT_SHIFT                 _MK_SHIFT_CONST(14)
#define USB2_UHSIC_PLL_CFG1_0_UHSIC_PLLU_ENABLE_DLY_COUNT_FIELD                 _MK_FIELD_CONST(0x1f, USB2_UHSIC_PLL_CFG1_0_UHSIC_PLLU_ENABLE_DLY_COUNT_SHIFT)
#define USB2_UHSIC_PLL_CFG1_0_UHSIC_PLLU_ENABLE_DLY_COUNT_RANGE                 18:14
#define USB2_UHSIC_PLL_CFG1_0_UHSIC_PLLU_ENABLE_DLY_COUNT_WOFFSET                       0x0
#define USB2_UHSIC_PLL_CFG1_0_UHSIC_PLLU_ENABLE_DLY_COUNT_DEFAULT                       _MK_MASK_CONST(0x3)
#define USB2_UHSIC_PLL_CFG1_0_UHSIC_PLLU_ENABLE_DLY_COUNT_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define USB2_UHSIC_PLL_CFG1_0_UHSIC_PLLU_ENABLE_DLY_COUNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_UHSIC_PLL_CFG1_0_UHSIC_PLLU_ENABLE_DLY_COUNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register USB2_UHSIC_HSRX_CFG0_0  
#define USB2_UHSIC_HSRX_CFG0_0                  _MK_ADDR_CONST(0xc08)
#define USB2_UHSIC_HSRX_CFG0_0_SECURE                   0x0
#define USB2_UHSIC_HSRX_CFG0_0_WORD_COUNT                       0x1
#define USB2_UHSIC_HSRX_CFG0_0_RESET_VAL                        _MK_MASK_CONST(0x14e38)
#define USB2_UHSIC_HSRX_CFG0_0_RESET_MASK                       _MK_MASK_CONST(0x7ffff)
#define USB2_UHSIC_HSRX_CFG0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define USB2_UHSIC_HSRX_CFG0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_UHSIC_HSRX_CFG0_0_READ_MASK                        _MK_MASK_CONST(0x7ffff)
#define USB2_UHSIC_HSRX_CFG0_0_WRITE_MASK                       _MK_MASK_CONST(0x7ffff)
#define USB2_UHSIC_HSRX_CFG0_0_UHSIC_PASS_FEEDBACK_SHIFT                        _MK_SHIFT_CONST(0)
#define USB2_UHSIC_HSRX_CFG0_0_UHSIC_PASS_FEEDBACK_FIELD                        _MK_FIELD_CONST(0x1, USB2_UHSIC_HSRX_CFG0_0_UHSIC_PASS_FEEDBACK_SHIFT)
#define USB2_UHSIC_HSRX_CFG0_0_UHSIC_PASS_FEEDBACK_RANGE                        0:0
#define USB2_UHSIC_HSRX_CFG0_0_UHSIC_PASS_FEEDBACK_WOFFSET                      0x0
#define USB2_UHSIC_HSRX_CFG0_0_UHSIC_PASS_FEEDBACK_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_UHSIC_HSRX_CFG0_0_UHSIC_PASS_FEEDBACK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_UHSIC_HSRX_CFG0_0_UHSIC_PASS_FEEDBACK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_UHSIC_HSRX_CFG0_0_UHSIC_PASS_FEEDBACK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB2_UHSIC_HSRX_CFG0_0_UHSIC_ELASTIC_UNDERRUN_DISABLE_SHIFT                     _MK_SHIFT_CONST(1)
#define USB2_UHSIC_HSRX_CFG0_0_UHSIC_ELASTIC_UNDERRUN_DISABLE_FIELD                     _MK_FIELD_CONST(0x1, USB2_UHSIC_HSRX_CFG0_0_UHSIC_ELASTIC_UNDERRUN_DISABLE_SHIFT)
#define USB2_UHSIC_HSRX_CFG0_0_UHSIC_ELASTIC_UNDERRUN_DISABLE_RANGE                     1:1
#define USB2_UHSIC_HSRX_CFG0_0_UHSIC_ELASTIC_UNDERRUN_DISABLE_WOFFSET                   0x0
#define USB2_UHSIC_HSRX_CFG0_0_UHSIC_ELASTIC_UNDERRUN_DISABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_UHSIC_HSRX_CFG0_0_UHSIC_ELASTIC_UNDERRUN_DISABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_UHSIC_HSRX_CFG0_0_UHSIC_ELASTIC_UNDERRUN_DISABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_UHSIC_HSRX_CFG0_0_UHSIC_ELASTIC_UNDERRUN_DISABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB2_UHSIC_HSRX_CFG0_0_UHSIC_ELASTIC_UNDERRUN_LIMIT_SHIFT                       _MK_SHIFT_CONST(2)
#define USB2_UHSIC_HSRX_CFG0_0_UHSIC_ELASTIC_UNDERRUN_LIMIT_FIELD                       _MK_FIELD_CONST(0x1f, USB2_UHSIC_HSRX_CFG0_0_UHSIC_ELASTIC_UNDERRUN_LIMIT_SHIFT)
#define USB2_UHSIC_HSRX_CFG0_0_UHSIC_ELASTIC_UNDERRUN_LIMIT_RANGE                       6:2
#define USB2_UHSIC_HSRX_CFG0_0_UHSIC_ELASTIC_UNDERRUN_LIMIT_WOFFSET                     0x0
#define USB2_UHSIC_HSRX_CFG0_0_UHSIC_ELASTIC_UNDERRUN_LIMIT_DEFAULT                     _MK_MASK_CONST(0xe)
#define USB2_UHSIC_HSRX_CFG0_0_UHSIC_ELASTIC_UNDERRUN_LIMIT_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define USB2_UHSIC_HSRX_CFG0_0_UHSIC_ELASTIC_UNDERRUN_LIMIT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_UHSIC_HSRX_CFG0_0_UHSIC_ELASTIC_UNDERRUN_LIMIT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define USB2_UHSIC_HSRX_CFG0_0_UHSIC_ELASTIC_OVERRUN_DISABLE_SHIFT                      _MK_SHIFT_CONST(7)
#define USB2_UHSIC_HSRX_CFG0_0_UHSIC_ELASTIC_OVERRUN_DISABLE_FIELD                      _MK_FIELD_CONST(0x1, USB2_UHSIC_HSRX_CFG0_0_UHSIC_ELASTIC_OVERRUN_DISABLE_SHIFT)
#define USB2_UHSIC_HSRX_CFG0_0_UHSIC_ELASTIC_OVERRUN_DISABLE_RANGE                      7:7
#define USB2_UHSIC_HSRX_CFG0_0_UHSIC_ELASTIC_OVERRUN_DISABLE_WOFFSET                    0x0
#define USB2_UHSIC_HSRX_CFG0_0_UHSIC_ELASTIC_OVERRUN_DISABLE_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_UHSIC_HSRX_CFG0_0_UHSIC_ELASTIC_OVERRUN_DISABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_UHSIC_HSRX_CFG0_0_UHSIC_ELASTIC_OVERRUN_DISABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_UHSIC_HSRX_CFG0_0_UHSIC_ELASTIC_OVERRUN_DISABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB2_UHSIC_HSRX_CFG0_0_UHSIC_ELASTIC_OVERRUN_LIMIT_SHIFT                        _MK_SHIFT_CONST(8)
#define USB2_UHSIC_HSRX_CFG0_0_UHSIC_ELASTIC_OVERRUN_LIMIT_FIELD                        _MK_FIELD_CONST(0x1f, USB2_UHSIC_HSRX_CFG0_0_UHSIC_ELASTIC_OVERRUN_LIMIT_SHIFT)
#define USB2_UHSIC_HSRX_CFG0_0_UHSIC_ELASTIC_OVERRUN_LIMIT_RANGE                        12:8
#define USB2_UHSIC_HSRX_CFG0_0_UHSIC_ELASTIC_OVERRUN_LIMIT_WOFFSET                      0x0
#define USB2_UHSIC_HSRX_CFG0_0_UHSIC_ELASTIC_OVERRUN_LIMIT_DEFAULT                      _MK_MASK_CONST(0xe)
#define USB2_UHSIC_HSRX_CFG0_0_UHSIC_ELASTIC_OVERRUN_LIMIT_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define USB2_UHSIC_HSRX_CFG0_0_UHSIC_ELASTIC_OVERRUN_LIMIT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_UHSIC_HSRX_CFG0_0_UHSIC_ELASTIC_OVERRUN_LIMIT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB2_UHSIC_HSRX_CFG0_0_UHSIC_IDLE_WAIT_SHIFT                    _MK_SHIFT_CONST(13)
#define USB2_UHSIC_HSRX_CFG0_0_UHSIC_IDLE_WAIT_FIELD                    _MK_FIELD_CONST(0x1f, USB2_UHSIC_HSRX_CFG0_0_UHSIC_IDLE_WAIT_SHIFT)
#define USB2_UHSIC_HSRX_CFG0_0_UHSIC_IDLE_WAIT_RANGE                    17:13
#define USB2_UHSIC_HSRX_CFG0_0_UHSIC_IDLE_WAIT_WOFFSET                  0x0
#define USB2_UHSIC_HSRX_CFG0_0_UHSIC_IDLE_WAIT_DEFAULT                  _MK_MASK_CONST(0xa)
#define USB2_UHSIC_HSRX_CFG0_0_UHSIC_IDLE_WAIT_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define USB2_UHSIC_HSRX_CFG0_0_UHSIC_IDLE_WAIT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_UHSIC_HSRX_CFG0_0_UHSIC_IDLE_WAIT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_UHSIC_HSRX_CFG0_0_UHSIC_NO_STRIPPING_SHIFT                 _MK_SHIFT_CONST(18)
#define USB2_UHSIC_HSRX_CFG0_0_UHSIC_NO_STRIPPING_FIELD                 _MK_FIELD_CONST(0x1, USB2_UHSIC_HSRX_CFG0_0_UHSIC_NO_STRIPPING_SHIFT)
#define USB2_UHSIC_HSRX_CFG0_0_UHSIC_NO_STRIPPING_RANGE                 18:18
#define USB2_UHSIC_HSRX_CFG0_0_UHSIC_NO_STRIPPING_WOFFSET                       0x0
#define USB2_UHSIC_HSRX_CFG0_0_UHSIC_NO_STRIPPING_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_UHSIC_HSRX_CFG0_0_UHSIC_NO_STRIPPING_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_UHSIC_HSRX_CFG0_0_UHSIC_NO_STRIPPING_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_UHSIC_HSRX_CFG0_0_UHSIC_NO_STRIPPING_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register USB2_UHSIC_HSRX_CFG1_0  
#define USB2_UHSIC_HSRX_CFG1_0                  _MK_ADDR_CONST(0xc0c)
#define USB2_UHSIC_HSRX_CFG1_0_SECURE                   0x0
#define USB2_UHSIC_HSRX_CFG1_0_WORD_COUNT                       0x1
#define USB2_UHSIC_HSRX_CFG1_0_RESET_VAL                        _MK_MASK_CONST(0x882913)
#define USB2_UHSIC_HSRX_CFG1_0_RESET_MASK                       _MK_MASK_CONST(0xffffff)
#define USB2_UHSIC_HSRX_CFG1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define USB2_UHSIC_HSRX_CFG1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_UHSIC_HSRX_CFG1_0_READ_MASK                        _MK_MASK_CONST(0xffffff)
#define USB2_UHSIC_HSRX_CFG1_0_WRITE_MASK                       _MK_MASK_CONST(0xffffff)
#define USB2_UHSIC_HSRX_CFG1_0_UHSIC_HS_ALLOW_KEEP_ALIVE_SHIFT                  _MK_SHIFT_CONST(0)
#define USB2_UHSIC_HSRX_CFG1_0_UHSIC_HS_ALLOW_KEEP_ALIVE_FIELD                  _MK_FIELD_CONST(0x1, USB2_UHSIC_HSRX_CFG1_0_UHSIC_HS_ALLOW_KEEP_ALIVE_SHIFT)
#define USB2_UHSIC_HSRX_CFG1_0_UHSIC_HS_ALLOW_KEEP_ALIVE_RANGE                  0:0
#define USB2_UHSIC_HSRX_CFG1_0_UHSIC_HS_ALLOW_KEEP_ALIVE_WOFFSET                        0x0
#define USB2_UHSIC_HSRX_CFG1_0_UHSIC_HS_ALLOW_KEEP_ALIVE_DEFAULT                        _MK_MASK_CONST(0x1)
#define USB2_UHSIC_HSRX_CFG1_0_UHSIC_HS_ALLOW_KEEP_ALIVE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_UHSIC_HSRX_CFG1_0_UHSIC_HS_ALLOW_KEEP_ALIVE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_UHSIC_HSRX_CFG1_0_UHSIC_HS_ALLOW_KEEP_ALIVE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_UHSIC_HSRX_CFG1_0_UHSIC_HS_SYNC_START_DLY_SHIFT                    _MK_SHIFT_CONST(1)
#define USB2_UHSIC_HSRX_CFG1_0_UHSIC_HS_SYNC_START_DLY_FIELD                    _MK_FIELD_CONST(0x1f, USB2_UHSIC_HSRX_CFG1_0_UHSIC_HS_SYNC_START_DLY_SHIFT)
#define USB2_UHSIC_HSRX_CFG1_0_UHSIC_HS_SYNC_START_DLY_RANGE                    5:1
#define USB2_UHSIC_HSRX_CFG1_0_UHSIC_HS_SYNC_START_DLY_WOFFSET                  0x0
#define USB2_UHSIC_HSRX_CFG1_0_UHSIC_HS_SYNC_START_DLY_DEFAULT                  _MK_MASK_CONST(0x9)
#define USB2_UHSIC_HSRX_CFG1_0_UHSIC_HS_SYNC_START_DLY_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define USB2_UHSIC_HSRX_CFG1_0_UHSIC_HS_SYNC_START_DLY_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_UHSIC_HSRX_CFG1_0_UHSIC_HS_SYNC_START_DLY_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_UHSIC_HSRX_CFG1_0_UHSIC_EARLY_LINE_STATE_FILTER_SHIFT                      _MK_SHIFT_CONST(6)
#define USB2_UHSIC_HSRX_CFG1_0_UHSIC_EARLY_LINE_STATE_FILTER_FIELD                      _MK_FIELD_CONST(0x1, USB2_UHSIC_HSRX_CFG1_0_UHSIC_EARLY_LINE_STATE_FILTER_SHIFT)
#define USB2_UHSIC_HSRX_CFG1_0_UHSIC_EARLY_LINE_STATE_FILTER_RANGE                      6:6
#define USB2_UHSIC_HSRX_CFG1_0_UHSIC_EARLY_LINE_STATE_FILTER_WOFFSET                    0x0
#define USB2_UHSIC_HSRX_CFG1_0_UHSIC_EARLY_LINE_STATE_FILTER_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_UHSIC_HSRX_CFG1_0_UHSIC_EARLY_LINE_STATE_FILTER_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_UHSIC_HSRX_CFG1_0_UHSIC_EARLY_LINE_STATE_FILTER_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_UHSIC_HSRX_CFG1_0_UHSIC_EARLY_LINE_STATE_FILTER_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB2_UHSIC_HSRX_CFG1_0_UHSIC_LINE_STATE_BYPASS_SHIFT                    _MK_SHIFT_CONST(7)
#define USB2_UHSIC_HSRX_CFG1_0_UHSIC_LINE_STATE_BYPASS_FIELD                    _MK_FIELD_CONST(0x1, USB2_UHSIC_HSRX_CFG1_0_UHSIC_LINE_STATE_BYPASS_SHIFT)
#define USB2_UHSIC_HSRX_CFG1_0_UHSIC_LINE_STATE_BYPASS_RANGE                    7:7
#define USB2_UHSIC_HSRX_CFG1_0_UHSIC_LINE_STATE_BYPASS_WOFFSET                  0x0
#define USB2_UHSIC_HSRX_CFG1_0_UHSIC_LINE_STATE_BYPASS_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_UHSIC_HSRX_CFG1_0_UHSIC_LINE_STATE_BYPASS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_UHSIC_HSRX_CFG1_0_UHSIC_LINE_STATE_BYPASS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_UHSIC_HSRX_CFG1_0_UHSIC_LINE_STATE_BYPASS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_UHSIC_HSRX_CFG1_0_UHSIC_LINE_STATE_RESUME_FAKE_SE0_SHIFT                   _MK_SHIFT_CONST(8)
#define USB2_UHSIC_HSRX_CFG1_0_UHSIC_LINE_STATE_RESUME_FAKE_SE0_FIELD                   _MK_FIELD_CONST(0x1, USB2_UHSIC_HSRX_CFG1_0_UHSIC_LINE_STATE_RESUME_FAKE_SE0_SHIFT)
#define USB2_UHSIC_HSRX_CFG1_0_UHSIC_LINE_STATE_RESUME_FAKE_SE0_RANGE                   8:8
#define USB2_UHSIC_HSRX_CFG1_0_UHSIC_LINE_STATE_RESUME_FAKE_SE0_WOFFSET                 0x0
#define USB2_UHSIC_HSRX_CFG1_0_UHSIC_LINE_STATE_RESUME_FAKE_SE0_DEFAULT                 _MK_MASK_CONST(0x1)
#define USB2_UHSIC_HSRX_CFG1_0_UHSIC_LINE_STATE_RESUME_FAKE_SE0_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_UHSIC_HSRX_CFG1_0_UHSIC_LINE_STATE_RESUME_FAKE_SE0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_UHSIC_HSRX_CFG1_0_UHSIC_LINE_STATE_RESUME_FAKE_SE0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB2_UHSIC_HSRX_CFG1_0_UHSIC_INPUT_FIFO_DEPTH_SHIFT                     _MK_SHIFT_CONST(9)
#define USB2_UHSIC_HSRX_CFG1_0_UHSIC_INPUT_FIFO_DEPTH_FIELD                     _MK_FIELD_CONST(0x1f, USB2_UHSIC_HSRX_CFG1_0_UHSIC_INPUT_FIFO_DEPTH_SHIFT)
#define USB2_UHSIC_HSRX_CFG1_0_UHSIC_INPUT_FIFO_DEPTH_RANGE                     13:9
#define USB2_UHSIC_HSRX_CFG1_0_UHSIC_INPUT_FIFO_DEPTH_WOFFSET                   0x0
#define USB2_UHSIC_HSRX_CFG1_0_UHSIC_INPUT_FIFO_DEPTH_DEFAULT                   _MK_MASK_CONST(0x14)
#define USB2_UHSIC_HSRX_CFG1_0_UHSIC_INPUT_FIFO_DEPTH_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define USB2_UHSIC_HSRX_CFG1_0_UHSIC_INPUT_FIFO_DEPTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_UHSIC_HSRX_CFG1_0_UHSIC_INPUT_FIFO_DEPTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB2_UHSIC_HSRX_CFG1_0_UHSIC_RX_STROBE_DLY_TRIMMER_SHIFT                        _MK_SHIFT_CONST(14)
#define USB2_UHSIC_HSRX_CFG1_0_UHSIC_RX_STROBE_DLY_TRIMMER_FIELD                        _MK_FIELD_CONST(0x3f, USB2_UHSIC_HSRX_CFG1_0_UHSIC_RX_STROBE_DLY_TRIMMER_SHIFT)
#define USB2_UHSIC_HSRX_CFG1_0_UHSIC_RX_STROBE_DLY_TRIMMER_RANGE                        19:14
#define USB2_UHSIC_HSRX_CFG1_0_UHSIC_RX_STROBE_DLY_TRIMMER_WOFFSET                      0x0
#define USB2_UHSIC_HSRX_CFG1_0_UHSIC_RX_STROBE_DLY_TRIMMER_DEFAULT                      _MK_MASK_CONST(0x20)
#define USB2_UHSIC_HSRX_CFG1_0_UHSIC_RX_STROBE_DLY_TRIMMER_DEFAULT_MASK                 _MK_MASK_CONST(0x3f)
#define USB2_UHSIC_HSRX_CFG1_0_UHSIC_RX_STROBE_DLY_TRIMMER_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_UHSIC_HSRX_CFG1_0_UHSIC_RX_STROBE_DLY_TRIMMER_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB2_UHSIC_HSRX_CFG1_0_UHSIC_TX_BLOCK_CNT_SHIFT                 _MK_SHIFT_CONST(20)
#define USB2_UHSIC_HSRX_CFG1_0_UHSIC_TX_BLOCK_CNT_FIELD                 _MK_FIELD_CONST(0xf, USB2_UHSIC_HSRX_CFG1_0_UHSIC_TX_BLOCK_CNT_SHIFT)
#define USB2_UHSIC_HSRX_CFG1_0_UHSIC_TX_BLOCK_CNT_RANGE                 23:20
#define USB2_UHSIC_HSRX_CFG1_0_UHSIC_TX_BLOCK_CNT_WOFFSET                       0x0
#define USB2_UHSIC_HSRX_CFG1_0_UHSIC_TX_BLOCK_CNT_DEFAULT                       _MK_MASK_CONST(0x8)
#define USB2_UHSIC_HSRX_CFG1_0_UHSIC_TX_BLOCK_CNT_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define USB2_UHSIC_HSRX_CFG1_0_UHSIC_TX_BLOCK_CNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_UHSIC_HSRX_CFG1_0_UHSIC_TX_BLOCK_CNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register USB2_UHSIC_TX_CFG0_0  
#define USB2_UHSIC_TX_CFG0_0                    _MK_ADDR_CONST(0xc10)
#define USB2_UHSIC_TX_CFG0_0_SECURE                     0x0
#define USB2_UHSIC_TX_CFG0_0_WORD_COUNT                         0x1
#define USB2_UHSIC_TX_CFG0_0_RESET_VAL                  _MK_MASK_CONST(0x200)
#define USB2_UHSIC_TX_CFG0_0_RESET_MASK                         _MK_MASK_CONST(0x3ff)
#define USB2_UHSIC_TX_CFG0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define USB2_UHSIC_TX_CFG0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_UHSIC_TX_CFG0_0_READ_MASK                  _MK_MASK_CONST(0x3ff)
#define USB2_UHSIC_TX_CFG0_0_WRITE_MASK                         _MK_MASK_CONST(0x3ff)
#define USB2_UHSIC_TX_CFG0_0_UHSIC_NO_SYNC_NO_EOP_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_UHSIC_TX_CFG0_0_UHSIC_NO_SYNC_NO_EOP_FIELD                 _MK_FIELD_CONST(0x1, USB2_UHSIC_TX_CFG0_0_UHSIC_NO_SYNC_NO_EOP_SHIFT)
#define USB2_UHSIC_TX_CFG0_0_UHSIC_NO_SYNC_NO_EOP_RANGE                 0:0
#define USB2_UHSIC_TX_CFG0_0_UHSIC_NO_SYNC_NO_EOP_WOFFSET                       0x0
#define USB2_UHSIC_TX_CFG0_0_UHSIC_NO_SYNC_NO_EOP_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_UHSIC_TX_CFG0_0_UHSIC_NO_SYNC_NO_EOP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_UHSIC_TX_CFG0_0_UHSIC_NO_SYNC_NO_EOP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_UHSIC_TX_CFG0_0_UHSIC_NO_SYNC_NO_EOP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_UHSIC_TX_CFG0_0_UHSIC_NO_ENCODING_SHIFT                    _MK_SHIFT_CONST(1)
#define USB2_UHSIC_TX_CFG0_0_UHSIC_NO_ENCODING_FIELD                    _MK_FIELD_CONST(0x1, USB2_UHSIC_TX_CFG0_0_UHSIC_NO_ENCODING_SHIFT)
#define USB2_UHSIC_TX_CFG0_0_UHSIC_NO_ENCODING_RANGE                    1:1
#define USB2_UHSIC_TX_CFG0_0_UHSIC_NO_ENCODING_WOFFSET                  0x0
#define USB2_UHSIC_TX_CFG0_0_UHSIC_NO_ENCODING_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_UHSIC_TX_CFG0_0_UHSIC_NO_ENCODING_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_UHSIC_TX_CFG0_0_UHSIC_NO_ENCODING_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_UHSIC_TX_CFG0_0_UHSIC_NO_ENCODING_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_UHSIC_TX_CFG0_0_UHSIC_NO_STUFFING_SHIFT                    _MK_SHIFT_CONST(2)
#define USB2_UHSIC_TX_CFG0_0_UHSIC_NO_STUFFING_FIELD                    _MK_FIELD_CONST(0x1, USB2_UHSIC_TX_CFG0_0_UHSIC_NO_STUFFING_SHIFT)
#define USB2_UHSIC_TX_CFG0_0_UHSIC_NO_STUFFING_RANGE                    2:2
#define USB2_UHSIC_TX_CFG0_0_UHSIC_NO_STUFFING_WOFFSET                  0x0
#define USB2_UHSIC_TX_CFG0_0_UHSIC_NO_STUFFING_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_UHSIC_TX_CFG0_0_UHSIC_NO_STUFFING_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_UHSIC_TX_CFG0_0_UHSIC_NO_STUFFING_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_UHSIC_TX_CFG0_0_UHSIC_NO_STUFFING_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_UHSIC_TX_CFG0_0_UHSIC_SOF_ON_NO_ENCODE_SHIFT                       _MK_SHIFT_CONST(3)
#define USB2_UHSIC_TX_CFG0_0_UHSIC_SOF_ON_NO_ENCODE_FIELD                       _MK_FIELD_CONST(0x1, USB2_UHSIC_TX_CFG0_0_UHSIC_SOF_ON_NO_ENCODE_SHIFT)
#define USB2_UHSIC_TX_CFG0_0_UHSIC_SOF_ON_NO_ENCODE_RANGE                       3:3
#define USB2_UHSIC_TX_CFG0_0_UHSIC_SOF_ON_NO_ENCODE_WOFFSET                     0x0
#define USB2_UHSIC_TX_CFG0_0_UHSIC_SOF_ON_NO_ENCODE_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_UHSIC_TX_CFG0_0_UHSIC_SOF_ON_NO_ENCODE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_UHSIC_TX_CFG0_0_UHSIC_SOF_ON_NO_ENCODE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_UHSIC_TX_CFG0_0_UHSIC_SOF_ON_NO_ENCODE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define USB2_UHSIC_TX_CFG0_0_UHSIC_SOF_ON_NO_STUFF_SHIFT                        _MK_SHIFT_CONST(4)
#define USB2_UHSIC_TX_CFG0_0_UHSIC_SOF_ON_NO_STUFF_FIELD                        _MK_FIELD_CONST(0x1, USB2_UHSIC_TX_CFG0_0_UHSIC_SOF_ON_NO_STUFF_SHIFT)
#define USB2_UHSIC_TX_CFG0_0_UHSIC_SOF_ON_NO_STUFF_RANGE                        4:4
#define USB2_UHSIC_TX_CFG0_0_UHSIC_SOF_ON_NO_STUFF_WOFFSET                      0x0
#define USB2_UHSIC_TX_CFG0_0_UHSIC_SOF_ON_NO_STUFF_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_UHSIC_TX_CFG0_0_UHSIC_SOF_ON_NO_STUFF_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_UHSIC_TX_CFG0_0_UHSIC_SOF_ON_NO_STUFF_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_UHSIC_TX_CFG0_0_UHSIC_SOF_ON_NO_STUFF_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB2_UHSIC_TX_CFG0_0_UHSIC_SIE_RESUME_ON_LINESTATE_SHIFT                        _MK_SHIFT_CONST(5)
#define USB2_UHSIC_TX_CFG0_0_UHSIC_SIE_RESUME_ON_LINESTATE_FIELD                        _MK_FIELD_CONST(0x1, USB2_UHSIC_TX_CFG0_0_UHSIC_SIE_RESUME_ON_LINESTATE_SHIFT)
#define USB2_UHSIC_TX_CFG0_0_UHSIC_SIE_RESUME_ON_LINESTATE_RANGE                        5:5
#define USB2_UHSIC_TX_CFG0_0_UHSIC_SIE_RESUME_ON_LINESTATE_WOFFSET                      0x0
#define USB2_UHSIC_TX_CFG0_0_UHSIC_SIE_RESUME_ON_LINESTATE_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_UHSIC_TX_CFG0_0_UHSIC_SIE_RESUME_ON_LINESTATE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_UHSIC_TX_CFG0_0_UHSIC_SIE_RESUME_ON_LINESTATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_UHSIC_TX_CFG0_0_UHSIC_SIE_RESUME_ON_LINESTATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB2_UHSIC_TX_CFG0_0_UHSIC_HS_POSTAMBLE_OUTPUT_ENABLE_SHIFT                     _MK_SHIFT_CONST(6)
#define USB2_UHSIC_TX_CFG0_0_UHSIC_HS_POSTAMBLE_OUTPUT_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, USB2_UHSIC_TX_CFG0_0_UHSIC_HS_POSTAMBLE_OUTPUT_ENABLE_SHIFT)
#define USB2_UHSIC_TX_CFG0_0_UHSIC_HS_POSTAMBLE_OUTPUT_ENABLE_RANGE                     6:6
#define USB2_UHSIC_TX_CFG0_0_UHSIC_HS_POSTAMBLE_OUTPUT_ENABLE_WOFFSET                   0x0
#define USB2_UHSIC_TX_CFG0_0_UHSIC_HS_POSTAMBLE_OUTPUT_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_UHSIC_TX_CFG0_0_UHSIC_HS_POSTAMBLE_OUTPUT_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_UHSIC_TX_CFG0_0_UHSIC_HS_POSTAMBLE_OUTPUT_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_UHSIC_TX_CFG0_0_UHSIC_HS_POSTAMBLE_OUTPUT_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB2_UHSIC_TX_CFG0_0_UHSIC_PACKET_FORCE_STROBE_LOW_SHIFT                        _MK_SHIFT_CONST(7)
#define USB2_UHSIC_TX_CFG0_0_UHSIC_PACKET_FORCE_STROBE_LOW_FIELD                        _MK_FIELD_CONST(0x1, USB2_UHSIC_TX_CFG0_0_UHSIC_PACKET_FORCE_STROBE_LOW_SHIFT)
#define USB2_UHSIC_TX_CFG0_0_UHSIC_PACKET_FORCE_STROBE_LOW_RANGE                        7:7
#define USB2_UHSIC_TX_CFG0_0_UHSIC_PACKET_FORCE_STROBE_LOW_WOFFSET                      0x0
#define USB2_UHSIC_TX_CFG0_0_UHSIC_PACKET_FORCE_STROBE_LOW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_UHSIC_TX_CFG0_0_UHSIC_PACKET_FORCE_STROBE_LOW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_UHSIC_TX_CFG0_0_UHSIC_PACKET_FORCE_STROBE_LOW_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_UHSIC_TX_CFG0_0_UHSIC_PACKET_FORCE_STROBE_LOW_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB2_UHSIC_TX_CFG0_0_UHSIC_PACKET_INVERT_DATA_SHIFT                     _MK_SHIFT_CONST(8)
#define USB2_UHSIC_TX_CFG0_0_UHSIC_PACKET_INVERT_DATA_FIELD                     _MK_FIELD_CONST(0x1, USB2_UHSIC_TX_CFG0_0_UHSIC_PACKET_INVERT_DATA_SHIFT)
#define USB2_UHSIC_TX_CFG0_0_UHSIC_PACKET_INVERT_DATA_RANGE                     8:8
#define USB2_UHSIC_TX_CFG0_0_UHSIC_PACKET_INVERT_DATA_WOFFSET                   0x0
#define USB2_UHSIC_TX_CFG0_0_UHSIC_PACKET_INVERT_DATA_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_UHSIC_TX_CFG0_0_UHSIC_PACKET_INVERT_DATA_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_UHSIC_TX_CFG0_0_UHSIC_PACKET_INVERT_DATA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_UHSIC_TX_CFG0_0_UHSIC_PACKET_INVERT_DATA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB2_UHSIC_TX_CFG0_0_UHSIC_HS_READY_WAIT_FOR_VALID_SHIFT                        _MK_SHIFT_CONST(9)
#define USB2_UHSIC_TX_CFG0_0_UHSIC_HS_READY_WAIT_FOR_VALID_FIELD                        _MK_FIELD_CONST(0x1, USB2_UHSIC_TX_CFG0_0_UHSIC_HS_READY_WAIT_FOR_VALID_SHIFT)
#define USB2_UHSIC_TX_CFG0_0_UHSIC_HS_READY_WAIT_FOR_VALID_RANGE                        9:9
#define USB2_UHSIC_TX_CFG0_0_UHSIC_HS_READY_WAIT_FOR_VALID_WOFFSET                      0x0
#define USB2_UHSIC_TX_CFG0_0_UHSIC_HS_READY_WAIT_FOR_VALID_DEFAULT                      _MK_MASK_CONST(0x1)
#define USB2_UHSIC_TX_CFG0_0_UHSIC_HS_READY_WAIT_FOR_VALID_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_UHSIC_TX_CFG0_0_UHSIC_HS_READY_WAIT_FOR_VALID_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_UHSIC_TX_CFG0_0_UHSIC_HS_READY_WAIT_FOR_VALID_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register USB2_UHSIC_MISC_CFG0_0  
#define USB2_UHSIC_MISC_CFG0_0                  _MK_ADDR_CONST(0xc14)
#define USB2_UHSIC_MISC_CFG0_0_SECURE                   0x0
#define USB2_UHSIC_MISC_CFG0_0_WORD_COUNT                       0x1
#define USB2_UHSIC_MISC_CFG0_0_RESET_VAL                        _MK_MASK_CONST(0x44e8e)
#define USB2_UHSIC_MISC_CFG0_0_RESET_MASK                       _MK_MASK_CONST(0x1fffff)
#define USB2_UHSIC_MISC_CFG0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define USB2_UHSIC_MISC_CFG0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_UHSIC_MISC_CFG0_0_READ_MASK                        _MK_MASK_CONST(0x1fffff)
#define USB2_UHSIC_MISC_CFG0_0_WRITE_MASK                       _MK_MASK_CONST(0x1fffff)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_COMB_TERMS_SHIFT                   _MK_SHIFT_CONST(0)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_COMB_TERMS_FIELD                   _MK_FIELD_CONST(0x1, USB2_UHSIC_MISC_CFG0_0_UHSIC_COMB_TERMS_SHIFT)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_COMB_TERMS_RANGE                   0:0
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_COMB_TERMS_WOFFSET                 0x0
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_COMB_TERMS_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_COMB_TERMS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_COMB_TERMS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_COMB_TERMS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB2_UHSIC_MISC_CFG0_0_UHSIC_STABLE_ALL_SHIFT                   _MK_SHIFT_CONST(1)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_STABLE_ALL_FIELD                   _MK_FIELD_CONST(0x1, USB2_UHSIC_MISC_CFG0_0_UHSIC_STABLE_ALL_SHIFT)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_STABLE_ALL_RANGE                   1:1
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_STABLE_ALL_WOFFSET                 0x0
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_STABLE_ALL_DEFAULT                 _MK_MASK_CONST(0x1)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_STABLE_ALL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_STABLE_ALL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_STABLE_ALL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB2_UHSIC_MISC_CFG0_0_UHSIC_STABLE_COUNT_SHIFT                 _MK_SHIFT_CONST(2)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_STABLE_COUNT_FIELD                 _MK_FIELD_CONST(0x7, USB2_UHSIC_MISC_CFG0_0_UHSIC_STABLE_COUNT_SHIFT)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_STABLE_COUNT_RANGE                 4:2
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_STABLE_COUNT_WOFFSET                       0x0
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_STABLE_COUNT_DEFAULT                       _MK_MASK_CONST(0x3)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_STABLE_COUNT_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_STABLE_COUNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_STABLE_COUNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_UHSIC_MISC_CFG0_0_UHSIC_INJECT_ERROR_TYPE_SHIFT                    _MK_SHIFT_CONST(5)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_INJECT_ERROR_TYPE_FIELD                    _MK_FIELD_CONST(0x3, USB2_UHSIC_MISC_CFG0_0_UHSIC_INJECT_ERROR_TYPE_SHIFT)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_INJECT_ERROR_TYPE_RANGE                    6:5
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_INJECT_ERROR_TYPE_WOFFSET                  0x0
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_INJECT_ERROR_TYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_INJECT_ERROR_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_INJECT_ERROR_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_INJECT_ERROR_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_INJECT_ERROR_TYPE_DISABLE                  _MK_ENUM_CONST(0)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_INJECT_ERROR_TYPE_BIT_ERR                  _MK_ENUM_CONST(1)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_INJECT_ERROR_TYPE_RX_ERR                   _MK_ENUM_CONST(2)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_INJECT_ERROR_TYPE_BIT_RX_ERR                       _MK_ENUM_CONST(3)

#define USB2_UHSIC_MISC_CFG0_0_UHSIC_SUSPEND_EXIT_ON_EDGE_SHIFT                 _MK_SHIFT_CONST(7)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_SUSPEND_EXIT_ON_EDGE_FIELD                 _MK_FIELD_CONST(0x1, USB2_UHSIC_MISC_CFG0_0_UHSIC_SUSPEND_EXIT_ON_EDGE_SHIFT)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_SUSPEND_EXIT_ON_EDGE_RANGE                 7:7
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_SUSPEND_EXIT_ON_EDGE_WOFFSET                       0x0
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_SUSPEND_EXIT_ON_EDGE_DEFAULT                       _MK_MASK_CONST(0x1)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_SUSPEND_EXIT_ON_EDGE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_SUSPEND_EXIT_ON_EDGE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_SUSPEND_EXIT_ON_EDGE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_UHSIC_MISC_CFG0_0_UHSIC_DETECT_SHORT_CONNECT_SHIFT                 _MK_SHIFT_CONST(8)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_DETECT_SHORT_CONNECT_FIELD                 _MK_FIELD_CONST(0x1, USB2_UHSIC_MISC_CFG0_0_UHSIC_DETECT_SHORT_CONNECT_SHIFT)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_DETECT_SHORT_CONNECT_RANGE                 8:8
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_DETECT_SHORT_CONNECT_WOFFSET                       0x0
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_DETECT_SHORT_CONNECT_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_DETECT_SHORT_CONNECT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_DETECT_SHORT_CONNECT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_DETECT_SHORT_CONNECT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_UHSIC_MISC_CFG0_0_UHSIC_DETECT_SHORT_IDLE_SHIFT                    _MK_SHIFT_CONST(9)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_DETECT_SHORT_IDLE_FIELD                    _MK_FIELD_CONST(0x1, USB2_UHSIC_MISC_CFG0_0_UHSIC_DETECT_SHORT_IDLE_SHIFT)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_DETECT_SHORT_IDLE_RANGE                    9:9
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_DETECT_SHORT_IDLE_WOFFSET                  0x0
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_DETECT_SHORT_IDLE_DEFAULT                  _MK_MASK_CONST(0x1)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_DETECT_SHORT_IDLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_DETECT_SHORT_IDLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_DETECT_SHORT_IDLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_UHSIC_MISC_CFG0_0_UHSIC_ACTIVE_BK_DRIVE_TX_SHIFT                   _MK_SHIFT_CONST(10)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_ACTIVE_BK_DRIVE_TX_FIELD                   _MK_FIELD_CONST(0x1, USB2_UHSIC_MISC_CFG0_0_UHSIC_ACTIVE_BK_DRIVE_TX_SHIFT)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_ACTIVE_BK_DRIVE_TX_RANGE                   10:10
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_ACTIVE_BK_DRIVE_TX_WOFFSET                 0x0
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_ACTIVE_BK_DRIVE_TX_DEFAULT                 _MK_MASK_CONST(0x1)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_ACTIVE_BK_DRIVE_TX_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_ACTIVE_BK_DRIVE_TX_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_ACTIVE_BK_DRIVE_TX_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB2_UHSIC_MISC_CFG0_0_UHSIC_ACTIVE_BK_DRIVE_RX_SHIFT                   _MK_SHIFT_CONST(11)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_ACTIVE_BK_DRIVE_RX_FIELD                   _MK_FIELD_CONST(0x1, USB2_UHSIC_MISC_CFG0_0_UHSIC_ACTIVE_BK_DRIVE_RX_SHIFT)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_ACTIVE_BK_DRIVE_RX_RANGE                   11:11
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_ACTIVE_BK_DRIVE_RX_WOFFSET                 0x0
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_ACTIVE_BK_DRIVE_RX_DEFAULT                 _MK_MASK_CONST(0x1)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_ACTIVE_BK_DRIVE_RX_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_ACTIVE_BK_DRIVE_RX_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_ACTIVE_BK_DRIVE_RX_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB2_UHSIC_MISC_CFG0_0_UHSIC_LONG_CONNECT_STROBE_SHIFT                  _MK_SHIFT_CONST(12)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_LONG_CONNECT_STROBE_FIELD                  _MK_FIELD_CONST(0x1, USB2_UHSIC_MISC_CFG0_0_UHSIC_LONG_CONNECT_STROBE_SHIFT)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_LONG_CONNECT_STROBE_RANGE                  12:12
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_LONG_CONNECT_STROBE_WOFFSET                        0x0
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_LONG_CONNECT_STROBE_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_LONG_CONNECT_STROBE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_LONG_CONNECT_STROBE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_LONG_CONNECT_STROBE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_UHSIC_MISC_CFG0_0_UHSIC_ASYNC_CONNECT_DATA_SHIFT                   _MK_SHIFT_CONST(13)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_ASYNC_CONNECT_DATA_FIELD                   _MK_FIELD_CONST(0x1, USB2_UHSIC_MISC_CFG0_0_UHSIC_ASYNC_CONNECT_DATA_SHIFT)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_ASYNC_CONNECT_DATA_RANGE                   13:13
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_ASYNC_CONNECT_DATA_WOFFSET                 0x0
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_ASYNC_CONNECT_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_ASYNC_CONNECT_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_ASYNC_CONNECT_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_ASYNC_CONNECT_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB2_UHSIC_MISC_CFG0_0_UHSIC_SYMMETRIC_CONNECT_DATA_SHIFT                       _MK_SHIFT_CONST(14)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_SYMMETRIC_CONNECT_DATA_FIELD                       _MK_FIELD_CONST(0x1, USB2_UHSIC_MISC_CFG0_0_UHSIC_SYMMETRIC_CONNECT_DATA_SHIFT)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_SYMMETRIC_CONNECT_DATA_RANGE                       14:14
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_SYMMETRIC_CONNECT_DATA_WOFFSET                     0x0
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_SYMMETRIC_CONNECT_DATA_DEFAULT                     _MK_MASK_CONST(0x1)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_SYMMETRIC_CONNECT_DATA_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_SYMMETRIC_CONNECT_DATA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_SYMMETRIC_CONNECT_DATA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define USB2_UHSIC_MISC_CFG0_0_UHSIC_FORCE_XCVR_MODE_SHIFT                      _MK_SHIFT_CONST(15)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_FORCE_XCVR_MODE_FIELD                      _MK_FIELD_CONST(0x1, USB2_UHSIC_MISC_CFG0_0_UHSIC_FORCE_XCVR_MODE_SHIFT)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_FORCE_XCVR_MODE_RANGE                      15:15
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_FORCE_XCVR_MODE_WOFFSET                    0x0
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_FORCE_XCVR_MODE_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_FORCE_XCVR_MODE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_FORCE_XCVR_MODE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_FORCE_XCVR_MODE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB2_UHSIC_MISC_CFG0_0_UHSIC_FORCE_XCVRSEL_SHIFT                        _MK_SHIFT_CONST(16)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_FORCE_XCVRSEL_FIELD                        _MK_FIELD_CONST(0x3, USB2_UHSIC_MISC_CFG0_0_UHSIC_FORCE_XCVRSEL_SHIFT)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_FORCE_XCVRSEL_RANGE                        17:16
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_FORCE_XCVRSEL_WOFFSET                      0x0
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_FORCE_XCVRSEL_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_FORCE_XCVRSEL_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_FORCE_XCVRSEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_FORCE_XCVRSEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB2_UHSIC_MISC_CFG0_0_UHSIC_EXTEND_BK_ACTIVE_SHIFT                     _MK_SHIFT_CONST(18)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_EXTEND_BK_ACTIVE_FIELD                     _MK_FIELD_CONST(0x1, USB2_UHSIC_MISC_CFG0_0_UHSIC_EXTEND_BK_ACTIVE_SHIFT)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_EXTEND_BK_ACTIVE_RANGE                     18:18
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_EXTEND_BK_ACTIVE_WOFFSET                   0x0
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_EXTEND_BK_ACTIVE_DEFAULT                   _MK_MASK_CONST(0x1)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_EXTEND_BK_ACTIVE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_EXTEND_BK_ACTIVE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_EXTEND_BK_ACTIVE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB2_UHSIC_MISC_CFG0_0_UHSIC_FORCE_TERMSEL_SHIFT                        _MK_SHIFT_CONST(19)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_FORCE_TERMSEL_FIELD                        _MK_FIELD_CONST(0x1, USB2_UHSIC_MISC_CFG0_0_UHSIC_FORCE_TERMSEL_SHIFT)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_FORCE_TERMSEL_RANGE                        19:19
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_FORCE_TERMSEL_WOFFSET                      0x0
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_FORCE_TERMSEL_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_FORCE_TERMSEL_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_FORCE_TERMSEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_FORCE_TERMSEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB2_UHSIC_MISC_CFG0_0_UHSIC_DISABLE_BUSRESET_SHIFT                     _MK_SHIFT_CONST(20)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_DISABLE_BUSRESET_FIELD                     _MK_FIELD_CONST(0x1, USB2_UHSIC_MISC_CFG0_0_UHSIC_DISABLE_BUSRESET_SHIFT)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_DISABLE_BUSRESET_RANGE                     20:20
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_DISABLE_BUSRESET_WOFFSET                   0x0
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_DISABLE_BUSRESET_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_DISABLE_BUSRESET_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_DISABLE_BUSRESET_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_UHSIC_MISC_CFG0_0_UHSIC_DISABLE_BUSRESET_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register USB2_UHSIC_MISC_CFG1_0  
#define USB2_UHSIC_MISC_CFG1_0                  _MK_ADDR_CONST(0xc18)
#define USB2_UHSIC_MISC_CFG1_0_SECURE                   0x0
#define USB2_UHSIC_MISC_CFG1_0_WORD_COUNT                       0x1
#define USB2_UHSIC_MISC_CFG1_0_RESET_VAL                        _MK_MASK_CONST(0x21802)
#define USB2_UHSIC_MISC_CFG1_0_RESET_MASK                       _MK_MASK_CONST(0x3ffff)
#define USB2_UHSIC_MISC_CFG1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define USB2_UHSIC_MISC_CFG1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_UHSIC_MISC_CFG1_0_READ_MASK                        _MK_MASK_CONST(0x3ffff)
#define USB2_UHSIC_MISC_CFG1_0_WRITE_MASK                       _MK_MASK_CONST(0x3ffff)
#define USB2_UHSIC_MISC_CFG1_0_UHSIC_RX_ERROR_CNT_EN_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_UHSIC_MISC_CFG1_0_UHSIC_RX_ERROR_CNT_EN_FIELD                      _MK_FIELD_CONST(0x1, USB2_UHSIC_MISC_CFG1_0_UHSIC_RX_ERROR_CNT_EN_SHIFT)
#define USB2_UHSIC_MISC_CFG1_0_UHSIC_RX_ERROR_CNT_EN_RANGE                      0:0
#define USB2_UHSIC_MISC_CFG1_0_UHSIC_RX_ERROR_CNT_EN_WOFFSET                    0x0
#define USB2_UHSIC_MISC_CFG1_0_UHSIC_RX_ERROR_CNT_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_UHSIC_MISC_CFG1_0_UHSIC_RX_ERROR_CNT_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_UHSIC_MISC_CFG1_0_UHSIC_RX_ERROR_CNT_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_UHSIC_MISC_CFG1_0_UHSIC_RX_ERROR_CNT_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB2_UHSIC_MISC_CFG1_0_UHSIC_RX_ERROR_CNT_CLR_SHIFT                     _MK_SHIFT_CONST(1)
#define USB2_UHSIC_MISC_CFG1_0_UHSIC_RX_ERROR_CNT_CLR_FIELD                     _MK_FIELD_CONST(0x1, USB2_UHSIC_MISC_CFG1_0_UHSIC_RX_ERROR_CNT_CLR_SHIFT)
#define USB2_UHSIC_MISC_CFG1_0_UHSIC_RX_ERROR_CNT_CLR_RANGE                     1:1
#define USB2_UHSIC_MISC_CFG1_0_UHSIC_RX_ERROR_CNT_CLR_WOFFSET                   0x0
#define USB2_UHSIC_MISC_CFG1_0_UHSIC_RX_ERROR_CNT_CLR_DEFAULT                   _MK_MASK_CONST(0x1)
#define USB2_UHSIC_MISC_CFG1_0_UHSIC_RX_ERROR_CNT_CLR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_UHSIC_MISC_CFG1_0_UHSIC_RX_ERROR_CNT_CLR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_UHSIC_MISC_CFG1_0_UHSIC_RX_ERROR_CNT_CLR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB2_UHSIC_MISC_CFG1_0_UHSIC_PLLU_STABLE_COUNT_SHIFT                    _MK_SHIFT_CONST(2)
#define USB2_UHSIC_MISC_CFG1_0_UHSIC_PLLU_STABLE_COUNT_FIELD                    _MK_FIELD_CONST(0xfff, USB2_UHSIC_MISC_CFG1_0_UHSIC_PLLU_STABLE_COUNT_SHIFT)
#define USB2_UHSIC_MISC_CFG1_0_UHSIC_PLLU_STABLE_COUNT_RANGE                    13:2
#define USB2_UHSIC_MISC_CFG1_0_UHSIC_PLLU_STABLE_COUNT_WOFFSET                  0x0
#define USB2_UHSIC_MISC_CFG1_0_UHSIC_PLLU_STABLE_COUNT_DEFAULT                  _MK_MASK_CONST(0x600)
#define USB2_UHSIC_MISC_CFG1_0_UHSIC_PLLU_STABLE_COUNT_DEFAULT_MASK                     _MK_MASK_CONST(0xfff)
#define USB2_UHSIC_MISC_CFG1_0_UHSIC_PLLU_STABLE_COUNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_UHSIC_MISC_CFG1_0_UHSIC_PLLU_STABLE_COUNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_UHSIC_MISC_CFG1_0_UHSIC_FORCE_IOBIST_CLK_ON_SHIFT                  _MK_SHIFT_CONST(14)
#define USB2_UHSIC_MISC_CFG1_0_UHSIC_FORCE_IOBIST_CLK_ON_FIELD                  _MK_FIELD_CONST(0x1, USB2_UHSIC_MISC_CFG1_0_UHSIC_FORCE_IOBIST_CLK_ON_SHIFT)
#define USB2_UHSIC_MISC_CFG1_0_UHSIC_FORCE_IOBIST_CLK_ON_RANGE                  14:14
#define USB2_UHSIC_MISC_CFG1_0_UHSIC_FORCE_IOBIST_CLK_ON_WOFFSET                        0x0
#define USB2_UHSIC_MISC_CFG1_0_UHSIC_FORCE_IOBIST_CLK_ON_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_UHSIC_MISC_CFG1_0_UHSIC_FORCE_IOBIST_CLK_ON_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_UHSIC_MISC_CFG1_0_UHSIC_FORCE_IOBIST_CLK_ON_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_UHSIC_MISC_CFG1_0_UHSIC_FORCE_IOBIST_CLK_ON_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_UHSIC_MISC_CFG1_0_UHSIC_OBS_SEL_SHIFT                      _MK_SHIFT_CONST(15)
#define USB2_UHSIC_MISC_CFG1_0_UHSIC_OBS_SEL_FIELD                      _MK_FIELD_CONST(0x3, USB2_UHSIC_MISC_CFG1_0_UHSIC_OBS_SEL_SHIFT)
#define USB2_UHSIC_MISC_CFG1_0_UHSIC_OBS_SEL_RANGE                      16:15
#define USB2_UHSIC_MISC_CFG1_0_UHSIC_OBS_SEL_WOFFSET                    0x0
#define USB2_UHSIC_MISC_CFG1_0_UHSIC_OBS_SEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_UHSIC_MISC_CFG1_0_UHSIC_OBS_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define USB2_UHSIC_MISC_CFG1_0_UHSIC_OBS_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_UHSIC_MISC_CFG1_0_UHSIC_OBS_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB2_UHSIC_MISC_CFG1_0_UHSIC_PHY_XTAL_CLOCKEN_SHIFT                     _MK_SHIFT_CONST(17)
#define USB2_UHSIC_MISC_CFG1_0_UHSIC_PHY_XTAL_CLOCKEN_FIELD                     _MK_FIELD_CONST(0x1, USB2_UHSIC_MISC_CFG1_0_UHSIC_PHY_XTAL_CLOCKEN_SHIFT)
#define USB2_UHSIC_MISC_CFG1_0_UHSIC_PHY_XTAL_CLOCKEN_RANGE                     17:17
#define USB2_UHSIC_MISC_CFG1_0_UHSIC_PHY_XTAL_CLOCKEN_WOFFSET                   0x0
#define USB2_UHSIC_MISC_CFG1_0_UHSIC_PHY_XTAL_CLOCKEN_DEFAULT                   _MK_MASK_CONST(0x1)
#define USB2_UHSIC_MISC_CFG1_0_UHSIC_PHY_XTAL_CLOCKEN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_UHSIC_MISC_CFG1_0_UHSIC_PHY_XTAL_CLOCKEN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_UHSIC_MISC_CFG1_0_UHSIC_PHY_XTAL_CLOCKEN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register USB2_UHSIC_PADS_CFG0_0  
#define USB2_UHSIC_PADS_CFG0_0                  _MK_ADDR_CONST(0xc1c)
#define USB2_UHSIC_PADS_CFG0_0_SECURE                   0x0
#define USB2_UHSIC_PADS_CFG0_0_WORD_COUNT                       0x1
#define USB2_UHSIC_PADS_CFG0_0_RESET_VAL                        _MK_MASK_CONST(0x888888)
#define USB2_UHSIC_PADS_CFG0_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB2_UHSIC_PADS_CFG0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define USB2_UHSIC_PADS_CFG0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_UHSIC_PADS_CFG0_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define USB2_UHSIC_PADS_CFG0_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB2_UHSIC_PADS_CFG0_0_UHSIC_TX_RTERMP_SHIFT                    _MK_SHIFT_CONST(0)
#define USB2_UHSIC_PADS_CFG0_0_UHSIC_TX_RTERMP_FIELD                    _MK_FIELD_CONST(0xf, USB2_UHSIC_PADS_CFG0_0_UHSIC_TX_RTERMP_SHIFT)
#define USB2_UHSIC_PADS_CFG0_0_UHSIC_TX_RTERMP_RANGE                    3:0
#define USB2_UHSIC_PADS_CFG0_0_UHSIC_TX_RTERMP_WOFFSET                  0x0
#define USB2_UHSIC_PADS_CFG0_0_UHSIC_TX_RTERMP_DEFAULT                  _MK_MASK_CONST(0x8)
#define USB2_UHSIC_PADS_CFG0_0_UHSIC_TX_RTERMP_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define USB2_UHSIC_PADS_CFG0_0_UHSIC_TX_RTERMP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_UHSIC_PADS_CFG0_0_UHSIC_TX_RTERMP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_UHSIC_PADS_CFG0_0_UHSIC_TX_RTERMN_SHIFT                    _MK_SHIFT_CONST(4)
#define USB2_UHSIC_PADS_CFG0_0_UHSIC_TX_RTERMN_FIELD                    _MK_FIELD_CONST(0xf, USB2_UHSIC_PADS_CFG0_0_UHSIC_TX_RTERMN_SHIFT)
#define USB2_UHSIC_PADS_CFG0_0_UHSIC_TX_RTERMN_RANGE                    7:4
#define USB2_UHSIC_PADS_CFG0_0_UHSIC_TX_RTERMN_WOFFSET                  0x0
#define USB2_UHSIC_PADS_CFG0_0_UHSIC_TX_RTERMN_DEFAULT                  _MK_MASK_CONST(0x8)
#define USB2_UHSIC_PADS_CFG0_0_UHSIC_TX_RTERMN_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define USB2_UHSIC_PADS_CFG0_0_UHSIC_TX_RTERMN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_UHSIC_PADS_CFG0_0_UHSIC_TX_RTERMN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_UHSIC_PADS_CFG0_0_UHSIC_TX_RTUNEP_SHIFT                    _MK_SHIFT_CONST(8)
#define USB2_UHSIC_PADS_CFG0_0_UHSIC_TX_RTUNEP_FIELD                    _MK_FIELD_CONST(0xf, USB2_UHSIC_PADS_CFG0_0_UHSIC_TX_RTUNEP_SHIFT)
#define USB2_UHSIC_PADS_CFG0_0_UHSIC_TX_RTUNEP_RANGE                    11:8
#define USB2_UHSIC_PADS_CFG0_0_UHSIC_TX_RTUNEP_WOFFSET                  0x0
#define USB2_UHSIC_PADS_CFG0_0_UHSIC_TX_RTUNEP_DEFAULT                  _MK_MASK_CONST(0x8)
#define USB2_UHSIC_PADS_CFG0_0_UHSIC_TX_RTUNEP_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define USB2_UHSIC_PADS_CFG0_0_UHSIC_TX_RTUNEP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_UHSIC_PADS_CFG0_0_UHSIC_TX_RTUNEP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_UHSIC_PADS_CFG0_0_UHSIC_TX_RTUNEN_SHIFT                    _MK_SHIFT_CONST(12)
#define USB2_UHSIC_PADS_CFG0_0_UHSIC_TX_RTUNEN_FIELD                    _MK_FIELD_CONST(0xf, USB2_UHSIC_PADS_CFG0_0_UHSIC_TX_RTUNEN_SHIFT)
#define USB2_UHSIC_PADS_CFG0_0_UHSIC_TX_RTUNEN_RANGE                    15:12
#define USB2_UHSIC_PADS_CFG0_0_UHSIC_TX_RTUNEN_WOFFSET                  0x0
#define USB2_UHSIC_PADS_CFG0_0_UHSIC_TX_RTUNEN_DEFAULT                  _MK_MASK_CONST(0x8)
#define USB2_UHSIC_PADS_CFG0_0_UHSIC_TX_RTUNEN_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define USB2_UHSIC_PADS_CFG0_0_UHSIC_TX_RTUNEN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_UHSIC_PADS_CFG0_0_UHSIC_TX_RTUNEN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_UHSIC_PADS_CFG0_0_UHSIC_TX_SLEWP_SHIFT                     _MK_SHIFT_CONST(16)
#define USB2_UHSIC_PADS_CFG0_0_UHSIC_TX_SLEWP_FIELD                     _MK_FIELD_CONST(0xf, USB2_UHSIC_PADS_CFG0_0_UHSIC_TX_SLEWP_SHIFT)
#define USB2_UHSIC_PADS_CFG0_0_UHSIC_TX_SLEWP_RANGE                     19:16
#define USB2_UHSIC_PADS_CFG0_0_UHSIC_TX_SLEWP_WOFFSET                   0x0
#define USB2_UHSIC_PADS_CFG0_0_UHSIC_TX_SLEWP_DEFAULT                   _MK_MASK_CONST(0x8)
#define USB2_UHSIC_PADS_CFG0_0_UHSIC_TX_SLEWP_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define USB2_UHSIC_PADS_CFG0_0_UHSIC_TX_SLEWP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_UHSIC_PADS_CFG0_0_UHSIC_TX_SLEWP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB2_UHSIC_PADS_CFG0_0_UHSIC_TX_SLEWN_SHIFT                     _MK_SHIFT_CONST(20)
#define USB2_UHSIC_PADS_CFG0_0_UHSIC_TX_SLEWN_FIELD                     _MK_FIELD_CONST(0xf, USB2_UHSIC_PADS_CFG0_0_UHSIC_TX_SLEWN_SHIFT)
#define USB2_UHSIC_PADS_CFG0_0_UHSIC_TX_SLEWN_RANGE                     23:20
#define USB2_UHSIC_PADS_CFG0_0_UHSIC_TX_SLEWN_WOFFSET                   0x0
#define USB2_UHSIC_PADS_CFG0_0_UHSIC_TX_SLEWN_DEFAULT                   _MK_MASK_CONST(0x8)
#define USB2_UHSIC_PADS_CFG0_0_UHSIC_TX_SLEWN_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define USB2_UHSIC_PADS_CFG0_0_UHSIC_TX_SLEWN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_UHSIC_PADS_CFG0_0_UHSIC_TX_SLEWN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB2_UHSIC_PADS_CFG0_0_UHSIC_HSIC_OPT_SHIFT                     _MK_SHIFT_CONST(24)
#define USB2_UHSIC_PADS_CFG0_0_UHSIC_HSIC_OPT_FIELD                     _MK_FIELD_CONST(0xff, USB2_UHSIC_PADS_CFG0_0_UHSIC_HSIC_OPT_SHIFT)
#define USB2_UHSIC_PADS_CFG0_0_UHSIC_HSIC_OPT_RANGE                     31:24
#define USB2_UHSIC_PADS_CFG0_0_UHSIC_HSIC_OPT_WOFFSET                   0x0
#define USB2_UHSIC_PADS_CFG0_0_UHSIC_HSIC_OPT_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_UHSIC_PADS_CFG0_0_UHSIC_HSIC_OPT_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define USB2_UHSIC_PADS_CFG0_0_UHSIC_HSIC_OPT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_UHSIC_PADS_CFG0_0_UHSIC_HSIC_OPT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register USB2_UHSIC_PADS_CFG1_0  
#define USB2_UHSIC_PADS_CFG1_0                  _MK_ADDR_CONST(0xc20)
#define USB2_UHSIC_PADS_CFG1_0_SECURE                   0x0
#define USB2_UHSIC_PADS_CFG1_0_WORD_COUNT                       0x1
#define USB2_UHSIC_PADS_CFG1_0_RESET_VAL                        _MK_MASK_CONST(0x67d)
#define USB2_UHSIC_PADS_CFG1_0_RESET_MASK                       _MK_MASK_CONST(0x1fff)
#define USB2_UHSIC_PADS_CFG1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define USB2_UHSIC_PADS_CFG1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_UHSIC_PADS_CFG1_0_READ_MASK                        _MK_MASK_CONST(0x1fff)
#define USB2_UHSIC_PADS_CFG1_0_WRITE_MASK                       _MK_MASK_CONST(0x1fff)
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_AUTO_RTERM_EN_SHIFT                        _MK_SHIFT_CONST(0)
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_AUTO_RTERM_EN_FIELD                        _MK_FIELD_CONST(0x1, USB2_UHSIC_PADS_CFG1_0_UHSIC_AUTO_RTERM_EN_SHIFT)
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_AUTO_RTERM_EN_RANGE                        0:0
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_AUTO_RTERM_EN_WOFFSET                      0x0
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_AUTO_RTERM_EN_DEFAULT                      _MK_MASK_CONST(0x1)
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_AUTO_RTERM_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_AUTO_RTERM_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_AUTO_RTERM_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB2_UHSIC_PADS_CFG1_0_UHSIC_IDDQ_SHIFT                 _MK_SHIFT_CONST(1)
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_IDDQ_FIELD                 _MK_FIELD_CONST(0x1, USB2_UHSIC_PADS_CFG1_0_UHSIC_IDDQ_SHIFT)
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_IDDQ_RANGE                 1:1
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_IDDQ_WOFFSET                       0x0
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_IDDQ_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_IDDQ_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_IDDQ_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_IDDQ_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_UHSIC_PADS_CFG1_0_UHSIC_PD_BG_SHIFT                        _MK_SHIFT_CONST(2)
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_PD_BG_FIELD                        _MK_FIELD_CONST(0x1, USB2_UHSIC_PADS_CFG1_0_UHSIC_PD_BG_SHIFT)
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_PD_BG_RANGE                        2:2
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_PD_BG_WOFFSET                      0x0
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_PD_BG_DEFAULT                      _MK_MASK_CONST(0x1)
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_PD_BG_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_PD_BG_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_PD_BG_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB2_UHSIC_PADS_CFG1_0_UHSIC_PD_TX_SHIFT                        _MK_SHIFT_CONST(3)
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_PD_TX_FIELD                        _MK_FIELD_CONST(0x1, USB2_UHSIC_PADS_CFG1_0_UHSIC_PD_TX_SHIFT)
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_PD_TX_RANGE                        3:3
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_PD_TX_WOFFSET                      0x0
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_PD_TX_DEFAULT                      _MK_MASK_CONST(0x1)
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_PD_TX_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_PD_TX_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_PD_TX_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB2_UHSIC_PADS_CFG1_0_UHSIC_PD_TRK_SHIFT                       _MK_SHIFT_CONST(4)
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_PD_TRK_FIELD                       _MK_FIELD_CONST(0x1, USB2_UHSIC_PADS_CFG1_0_UHSIC_PD_TRK_SHIFT)
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_PD_TRK_RANGE                       4:4
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_PD_TRK_WOFFSET                     0x0
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_PD_TRK_DEFAULT                     _MK_MASK_CONST(0x1)
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_PD_TRK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_PD_TRK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_PD_TRK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define USB2_UHSIC_PADS_CFG1_0_UHSIC_PD_RX_SHIFT                        _MK_SHIFT_CONST(5)
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_PD_RX_FIELD                        _MK_FIELD_CONST(0x1, USB2_UHSIC_PADS_CFG1_0_UHSIC_PD_RX_SHIFT)
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_PD_RX_RANGE                        5:5
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_PD_RX_WOFFSET                      0x0
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_PD_RX_DEFAULT                      _MK_MASK_CONST(0x1)
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_PD_RX_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_PD_RX_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_PD_RX_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB2_UHSIC_PADS_CFG1_0_UHSIC_PD_ZI_SHIFT                        _MK_SHIFT_CONST(6)
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_PD_ZI_FIELD                        _MK_FIELD_CONST(0x1, USB2_UHSIC_PADS_CFG1_0_UHSIC_PD_ZI_SHIFT)
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_PD_ZI_RANGE                        6:6
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_PD_ZI_WOFFSET                      0x0
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_PD_ZI_DEFAULT                      _MK_MASK_CONST(0x1)
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_PD_ZI_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_PD_ZI_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_PD_ZI_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB2_UHSIC_PADS_CFG1_0_UHSIC_RX_SEL_SHIFT                       _MK_SHIFT_CONST(7)
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_RX_SEL_FIELD                       _MK_FIELD_CONST(0x1, USB2_UHSIC_PADS_CFG1_0_UHSIC_RX_SEL_SHIFT)
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_RX_SEL_RANGE                       7:7
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_RX_SEL_WOFFSET                     0x0
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_RX_SEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_RX_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_RX_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_RX_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define USB2_UHSIC_PADS_CFG1_0_UHSIC_LPBK_SHIFT                 _MK_SHIFT_CONST(8)
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_LPBK_FIELD                 _MK_FIELD_CONST(0x1, USB2_UHSIC_PADS_CFG1_0_UHSIC_LPBK_SHIFT)
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_LPBK_RANGE                 8:8
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_LPBK_WOFFSET                       0x0
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_LPBK_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_LPBK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_LPBK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_LPBK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_UHSIC_PADS_CFG1_0_UHSIC_RPD_DATA_SHIFT                     _MK_SHIFT_CONST(9)
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_RPD_DATA_FIELD                     _MK_FIELD_CONST(0x1, USB2_UHSIC_PADS_CFG1_0_UHSIC_RPD_DATA_SHIFT)
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_RPD_DATA_RANGE                     9:9
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_RPD_DATA_WOFFSET                   0x0
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_RPD_DATA_DEFAULT                   _MK_MASK_CONST(0x1)
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_RPD_DATA_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_RPD_DATA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_RPD_DATA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB2_UHSIC_PADS_CFG1_0_UHSIC_RPD_STROBE_SHIFT                   _MK_SHIFT_CONST(10)
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_RPD_STROBE_FIELD                   _MK_FIELD_CONST(0x1, USB2_UHSIC_PADS_CFG1_0_UHSIC_RPD_STROBE_SHIFT)
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_RPD_STROBE_RANGE                   10:10
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_RPD_STROBE_WOFFSET                 0x0
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_RPD_STROBE_DEFAULT                 _MK_MASK_CONST(0x1)
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_RPD_STROBE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_RPD_STROBE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_RPD_STROBE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB2_UHSIC_PADS_CFG1_0_UHSIC_RPU_DATA_SHIFT                     _MK_SHIFT_CONST(11)
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_RPU_DATA_FIELD                     _MK_FIELD_CONST(0x1, USB2_UHSIC_PADS_CFG1_0_UHSIC_RPU_DATA_SHIFT)
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_RPU_DATA_RANGE                     11:11
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_RPU_DATA_WOFFSET                   0x0
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_RPU_DATA_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_RPU_DATA_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_RPU_DATA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_RPU_DATA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB2_UHSIC_PADS_CFG1_0_UHSIC_RPU_STROBE_SHIFT                   _MK_SHIFT_CONST(12)
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_RPU_STROBE_FIELD                   _MK_FIELD_CONST(0x1, USB2_UHSIC_PADS_CFG1_0_UHSIC_RPU_STROBE_SHIFT)
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_RPU_STROBE_RANGE                   12:12
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_RPU_STROBE_WOFFSET                 0x0
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_RPU_STROBE_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_RPU_STROBE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_RPU_STROBE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_UHSIC_PADS_CFG1_0_UHSIC_RPU_STROBE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register USB2_UHSIC_CMD_CFG0_0  
#define USB2_UHSIC_CMD_CFG0_0                   _MK_ADDR_CONST(0xc24)
#define USB2_UHSIC_CMD_CFG0_0_SECURE                    0x0
#define USB2_UHSIC_CMD_CFG0_0_WORD_COUNT                        0x1
#define USB2_UHSIC_CMD_CFG0_0_RESET_VAL                         _MK_MASK_CONST(0x5)
#define USB2_UHSIC_CMD_CFG0_0_RESET_MASK                        _MK_MASK_CONST(0x7f)
#define USB2_UHSIC_CMD_CFG0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define USB2_UHSIC_CMD_CFG0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_UHSIC_CMD_CFG0_0_READ_MASK                         _MK_MASK_CONST(0x7f)
#define USB2_UHSIC_CMD_CFG0_0_WRITE_MASK                        _MK_MASK_CONST(0x7f)
#define USB2_UHSIC_CMD_CFG0_0_UHSIC_AUTO_ACTIVATE_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_UHSIC_CMD_CFG0_0_UHSIC_AUTO_ACTIVATE_FIELD                 _MK_FIELD_CONST(0x1, USB2_UHSIC_CMD_CFG0_0_UHSIC_AUTO_ACTIVATE_SHIFT)
#define USB2_UHSIC_CMD_CFG0_0_UHSIC_AUTO_ACTIVATE_RANGE                 0:0
#define USB2_UHSIC_CMD_CFG0_0_UHSIC_AUTO_ACTIVATE_WOFFSET                       0x0
#define USB2_UHSIC_CMD_CFG0_0_UHSIC_AUTO_ACTIVATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define USB2_UHSIC_CMD_CFG0_0_UHSIC_AUTO_ACTIVATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_UHSIC_CMD_CFG0_0_UHSIC_AUTO_ACTIVATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_UHSIC_CMD_CFG0_0_UHSIC_AUTO_ACTIVATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_UHSIC_CMD_CFG0_0_UHSIC_FORCE_ACTIVATE_SHIFT                        _MK_SHIFT_CONST(1)
#define USB2_UHSIC_CMD_CFG0_0_UHSIC_FORCE_ACTIVATE_FIELD                        _MK_FIELD_CONST(0x1, USB2_UHSIC_CMD_CFG0_0_UHSIC_FORCE_ACTIVATE_SHIFT)
#define USB2_UHSIC_CMD_CFG0_0_UHSIC_FORCE_ACTIVATE_RANGE                        1:1
#define USB2_UHSIC_CMD_CFG0_0_UHSIC_FORCE_ACTIVATE_WOFFSET                      0x0
#define USB2_UHSIC_CMD_CFG0_0_UHSIC_FORCE_ACTIVATE_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_UHSIC_CMD_CFG0_0_UHSIC_FORCE_ACTIVATE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_UHSIC_CMD_CFG0_0_UHSIC_FORCE_ACTIVATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_UHSIC_CMD_CFG0_0_UHSIC_FORCE_ACTIVATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB2_UHSIC_CMD_CFG0_0_UHSIC_AUTO_CONNECT_SHIFT                  _MK_SHIFT_CONST(2)
#define USB2_UHSIC_CMD_CFG0_0_UHSIC_AUTO_CONNECT_FIELD                  _MK_FIELD_CONST(0x1, USB2_UHSIC_CMD_CFG0_0_UHSIC_AUTO_CONNECT_SHIFT)
#define USB2_UHSIC_CMD_CFG0_0_UHSIC_AUTO_CONNECT_RANGE                  2:2
#define USB2_UHSIC_CMD_CFG0_0_UHSIC_AUTO_CONNECT_WOFFSET                        0x0
#define USB2_UHSIC_CMD_CFG0_0_UHSIC_AUTO_CONNECT_DEFAULT                        _MK_MASK_CONST(0x1)
#define USB2_UHSIC_CMD_CFG0_0_UHSIC_AUTO_CONNECT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_UHSIC_CMD_CFG0_0_UHSIC_AUTO_CONNECT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_UHSIC_CMD_CFG0_0_UHSIC_AUTO_CONNECT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_UHSIC_CMD_CFG0_0_UHSIC_FORCE_CONNECT_SHIFT                 _MK_SHIFT_CONST(3)
#define USB2_UHSIC_CMD_CFG0_0_UHSIC_FORCE_CONNECT_FIELD                 _MK_FIELD_CONST(0x1, USB2_UHSIC_CMD_CFG0_0_UHSIC_FORCE_CONNECT_SHIFT)
#define USB2_UHSIC_CMD_CFG0_0_UHSIC_FORCE_CONNECT_RANGE                 3:3
#define USB2_UHSIC_CMD_CFG0_0_UHSIC_FORCE_CONNECT_WOFFSET                       0x0
#define USB2_UHSIC_CMD_CFG0_0_UHSIC_FORCE_CONNECT_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_UHSIC_CMD_CFG0_0_UHSIC_FORCE_CONNECT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_UHSIC_CMD_CFG0_0_UHSIC_FORCE_CONNECT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_UHSIC_CMD_CFG0_0_UHSIC_FORCE_CONNECT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_UHSIC_CMD_CFG0_0_UHSIC_FORCE_RESET_SHIFT                   _MK_SHIFT_CONST(4)
#define USB2_UHSIC_CMD_CFG0_0_UHSIC_FORCE_RESET_FIELD                   _MK_FIELD_CONST(0x1, USB2_UHSIC_CMD_CFG0_0_UHSIC_FORCE_RESET_SHIFT)
#define USB2_UHSIC_CMD_CFG0_0_UHSIC_FORCE_RESET_RANGE                   4:4
#define USB2_UHSIC_CMD_CFG0_0_UHSIC_FORCE_RESET_WOFFSET                 0x0
#define USB2_UHSIC_CMD_CFG0_0_UHSIC_FORCE_RESET_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_UHSIC_CMD_CFG0_0_UHSIC_FORCE_RESET_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_UHSIC_CMD_CFG0_0_UHSIC_FORCE_RESET_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_UHSIC_CMD_CFG0_0_UHSIC_FORCE_RESET_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB2_UHSIC_CMD_CFG0_0_UHSIC_PRETEND_CONNECT_DETECT_SHIFT                        _MK_SHIFT_CONST(5)
#define USB2_UHSIC_CMD_CFG0_0_UHSIC_PRETEND_CONNECT_DETECT_FIELD                        _MK_FIELD_CONST(0x1, USB2_UHSIC_CMD_CFG0_0_UHSIC_PRETEND_CONNECT_DETECT_SHIFT)
#define USB2_UHSIC_CMD_CFG0_0_UHSIC_PRETEND_CONNECT_DETECT_RANGE                        5:5
#define USB2_UHSIC_CMD_CFG0_0_UHSIC_PRETEND_CONNECT_DETECT_WOFFSET                      0x0
#define USB2_UHSIC_CMD_CFG0_0_UHSIC_PRETEND_CONNECT_DETECT_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_UHSIC_CMD_CFG0_0_UHSIC_PRETEND_CONNECT_DETECT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_UHSIC_CMD_CFG0_0_UHSIC_PRETEND_CONNECT_DETECT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_UHSIC_CMD_CFG0_0_UHSIC_PRETEND_CONNECT_DETECT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB2_UHSIC_CMD_CFG0_0_UHSIC_FORCE_ACTIVATED_SHIFT                       _MK_SHIFT_CONST(6)
#define USB2_UHSIC_CMD_CFG0_0_UHSIC_FORCE_ACTIVATED_FIELD                       _MK_FIELD_CONST(0x1, USB2_UHSIC_CMD_CFG0_0_UHSIC_FORCE_ACTIVATED_SHIFT)
#define USB2_UHSIC_CMD_CFG0_0_UHSIC_FORCE_ACTIVATED_RANGE                       6:6
#define USB2_UHSIC_CMD_CFG0_0_UHSIC_FORCE_ACTIVATED_WOFFSET                     0x0
#define USB2_UHSIC_CMD_CFG0_0_UHSIC_FORCE_ACTIVATED_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_UHSIC_CMD_CFG0_0_UHSIC_FORCE_ACTIVATED_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_UHSIC_CMD_CFG0_0_UHSIC_FORCE_ACTIVATED_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_UHSIC_CMD_CFG0_0_UHSIC_FORCE_ACTIVATED_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register USB2_UHSIC_STAT_CFG0_0  
#define USB2_UHSIC_STAT_CFG0_0                  _MK_ADDR_CONST(0xc28)
#define USB2_UHSIC_STAT_CFG0_0_SECURE                   0x0
#define USB2_UHSIC_STAT_CFG0_0_WORD_COUNT                       0x1
#define USB2_UHSIC_STAT_CFG0_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define USB2_UHSIC_STAT_CFG0_0_RESET_MASK                       _MK_MASK_CONST(0x1)
#define USB2_UHSIC_STAT_CFG0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define USB2_UHSIC_STAT_CFG0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_UHSIC_STAT_CFG0_0_READ_MASK                        _MK_MASK_CONST(0xffffff07)
#define USB2_UHSIC_STAT_CFG0_0_WRITE_MASK                       _MK_MASK_CONST(0x1)
#define USB2_UHSIC_STAT_CFG0_0_UHSIC_CONNECT_DETECT_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_UHSIC_STAT_CFG0_0_UHSIC_CONNECT_DETECT_FIELD                       _MK_FIELD_CONST(0x1, USB2_UHSIC_STAT_CFG0_0_UHSIC_CONNECT_DETECT_SHIFT)
#define USB2_UHSIC_STAT_CFG0_0_UHSIC_CONNECT_DETECT_RANGE                       0:0
#define USB2_UHSIC_STAT_CFG0_0_UHSIC_CONNECT_DETECT_WOFFSET                     0x0
#define USB2_UHSIC_STAT_CFG0_0_UHSIC_CONNECT_DETECT_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_UHSIC_STAT_CFG0_0_UHSIC_CONNECT_DETECT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_UHSIC_STAT_CFG0_0_UHSIC_CONNECT_DETECT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_UHSIC_STAT_CFG0_0_UHSIC_CONNECT_DETECT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define USB2_UHSIC_STAT_CFG0_0_UHSIC_BUS_STATE_SHIFT                    _MK_SHIFT_CONST(1)
#define USB2_UHSIC_STAT_CFG0_0_UHSIC_BUS_STATE_FIELD                    _MK_FIELD_CONST(0x3, USB2_UHSIC_STAT_CFG0_0_UHSIC_BUS_STATE_SHIFT)
#define USB2_UHSIC_STAT_CFG0_0_UHSIC_BUS_STATE_RANGE                    2:1
#define USB2_UHSIC_STAT_CFG0_0_UHSIC_BUS_STATE_WOFFSET                  0x0
#define USB2_UHSIC_STAT_CFG0_0_UHSIC_BUS_STATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_UHSIC_STAT_CFG0_0_UHSIC_BUS_STATE_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_UHSIC_STAT_CFG0_0_UHSIC_BUS_STATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_UHSIC_STAT_CFG0_0_UHSIC_BUS_STATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_UHSIC_STAT_CFG0_0_UHSIC_SPARE_STATUS_SHIFT                 _MK_SHIFT_CONST(8)
#define USB2_UHSIC_STAT_CFG0_0_UHSIC_SPARE_STATUS_FIELD                 _MK_FIELD_CONST(0xff, USB2_UHSIC_STAT_CFG0_0_UHSIC_SPARE_STATUS_SHIFT)
#define USB2_UHSIC_STAT_CFG0_0_UHSIC_SPARE_STATUS_RANGE                 15:8
#define USB2_UHSIC_STAT_CFG0_0_UHSIC_SPARE_STATUS_WOFFSET                       0x0
#define USB2_UHSIC_STAT_CFG0_0_UHSIC_SPARE_STATUS_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_UHSIC_STAT_CFG0_0_UHSIC_SPARE_STATUS_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_UHSIC_STAT_CFG0_0_UHSIC_SPARE_STATUS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_UHSIC_STAT_CFG0_0_UHSIC_SPARE_STATUS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_UHSIC_STAT_CFG0_0_UHSIC_CALIOUT_SHIFT                      _MK_SHIFT_CONST(16)
#define USB2_UHSIC_STAT_CFG0_0_UHSIC_CALIOUT_FIELD                      _MK_FIELD_CONST(0xffff, USB2_UHSIC_STAT_CFG0_0_UHSIC_CALIOUT_SHIFT)
#define USB2_UHSIC_STAT_CFG0_0_UHSIC_CALIOUT_RANGE                      31:16
#define USB2_UHSIC_STAT_CFG0_0_UHSIC_CALIOUT_WOFFSET                    0x0
#define USB2_UHSIC_STAT_CFG0_0_UHSIC_CALIOUT_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_UHSIC_STAT_CFG0_0_UHSIC_CALIOUT_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_UHSIC_STAT_CFG0_0_UHSIC_CALIOUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_UHSIC_STAT_CFG0_0_UHSIC_CALIOUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register USB2_UHSIC_SPARE_CFG0_0  
#define USB2_UHSIC_SPARE_CFG0_0                 _MK_ADDR_CONST(0xc2c)
#define USB2_UHSIC_SPARE_CFG0_0_SECURE                  0x0
#define USB2_UHSIC_SPARE_CFG0_0_WORD_COUNT                      0x1
#define USB2_UHSIC_SPARE_CFG0_0_RESET_VAL                       _MK_MASK_CONST(0xffff0000)
#define USB2_UHSIC_SPARE_CFG0_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define USB2_UHSIC_SPARE_CFG0_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define USB2_UHSIC_SPARE_CFG0_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define USB2_UHSIC_SPARE_CFG0_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB2_UHSIC_SPARE_CFG0_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define USB2_UHSIC_SPARE_CFG0_0_UHSIC_SPARE_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_UHSIC_SPARE_CFG0_0_UHSIC_SPARE_FIELD                       _MK_FIELD_CONST(0xffffffff, USB2_UHSIC_SPARE_CFG0_0_UHSIC_SPARE_SHIFT)
#define USB2_UHSIC_SPARE_CFG0_0_UHSIC_SPARE_RANGE                       31:0
#define USB2_UHSIC_SPARE_CFG0_0_UHSIC_SPARE_WOFFSET                     0x0
#define USB2_UHSIC_SPARE_CFG0_0_UHSIC_SPARE_DEFAULT                     _MK_MASK_CONST(0xffff0000)
#define USB2_UHSIC_SPARE_CFG0_0_UHSIC_SPARE_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define USB2_UHSIC_SPARE_CFG0_0_UHSIC_SPARE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_UHSIC_SPARE_CFG0_0_UHSIC_SPARE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_UHSIC_SPARE_CFG0_0_UHSIC_SPARE_INIT_ENUM                   -65536


// Register USB2_UHSIC_MISC_STS0_0  
#define USB2_UHSIC_MISC_STS0_0                  _MK_ADDR_CONST(0xc30)
#define USB2_UHSIC_MISC_STS0_0_SECURE                   0x0
#define USB2_UHSIC_MISC_STS0_0_WORD_COUNT                       0x1
#define USB2_UHSIC_MISC_STS0_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define USB2_UHSIC_MISC_STS0_0_RESET_MASK                       _MK_MASK_CONST(0x1)
#define USB2_UHSIC_MISC_STS0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define USB2_UHSIC_MISC_STS0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_UHSIC_MISC_STS0_0_READ_MASK                        _MK_MASK_CONST(0x1)
#define USB2_UHSIC_MISC_STS0_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define USB2_UHSIC_MISC_STS0_0_UHSIC_TX_HS_VLD_SHIFT                    _MK_SHIFT_CONST(0)
#define USB2_UHSIC_MISC_STS0_0_UHSIC_TX_HS_VLD_FIELD                    _MK_FIELD_CONST(0x1, USB2_UHSIC_MISC_STS0_0_UHSIC_TX_HS_VLD_SHIFT)
#define USB2_UHSIC_MISC_STS0_0_UHSIC_TX_HS_VLD_RANGE                    0:0
#define USB2_UHSIC_MISC_STS0_0_UHSIC_TX_HS_VLD_WOFFSET                  0x0
#define USB2_UHSIC_MISC_STS0_0_UHSIC_TX_HS_VLD_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_UHSIC_MISC_STS0_0_UHSIC_TX_HS_VLD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_UHSIC_MISC_STS0_0_UHSIC_TX_HS_VLD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_UHSIC_MISC_STS0_0_UHSIC_TX_HS_VLD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register USB2_UHSIC_PMC_WAKEUP0_0  
#define USB2_UHSIC_PMC_WAKEUP0_0                        _MK_ADDR_CONST(0xc34)
#define USB2_UHSIC_PMC_WAKEUP0_0_SECURE                         0x0
#define USB2_UHSIC_PMC_WAKEUP0_0_WORD_COUNT                     0x1
#define USB2_UHSIC_PMC_WAKEUP0_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define USB2_UHSIC_PMC_WAKEUP0_0_RESET_MASK                     _MK_MASK_CONST(0x3)
#define USB2_UHSIC_PMC_WAKEUP0_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define USB2_UHSIC_PMC_WAKEUP0_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_UHSIC_PMC_WAKEUP0_0_READ_MASK                      _MK_MASK_CONST(0x3)
#define USB2_UHSIC_PMC_WAKEUP0_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define USB2_UHSIC_PMC_WAKEUP0_0_UHSIC_LINE_WAKEUP_EVENT_INT_ENB_SHIFT                  _MK_SHIFT_CONST(0)
#define USB2_UHSIC_PMC_WAKEUP0_0_UHSIC_LINE_WAKEUP_EVENT_INT_ENB_FIELD                  _MK_FIELD_CONST(0x1, USB2_UHSIC_PMC_WAKEUP0_0_UHSIC_LINE_WAKEUP_EVENT_INT_ENB_SHIFT)
#define USB2_UHSIC_PMC_WAKEUP0_0_UHSIC_LINE_WAKEUP_EVENT_INT_ENB_RANGE                  0:0
#define USB2_UHSIC_PMC_WAKEUP0_0_UHSIC_LINE_WAKEUP_EVENT_INT_ENB_WOFFSET                        0x0
#define USB2_UHSIC_PMC_WAKEUP0_0_UHSIC_LINE_WAKEUP_EVENT_INT_ENB_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_UHSIC_PMC_WAKEUP0_0_UHSIC_LINE_WAKEUP_EVENT_INT_ENB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_UHSIC_PMC_WAKEUP0_0_UHSIC_LINE_WAKEUP_EVENT_INT_ENB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_UHSIC_PMC_WAKEUP0_0_UHSIC_LINE_WAKEUP_EVENT_INT_ENB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_UHSIC_PMC_WAKEUP0_0_UHSIC_LINE_WAKEUP_EVENT_INT_STS_SHIFT                  _MK_SHIFT_CONST(1)
#define USB2_UHSIC_PMC_WAKEUP0_0_UHSIC_LINE_WAKEUP_EVENT_INT_STS_FIELD                  _MK_FIELD_CONST(0x1, USB2_UHSIC_PMC_WAKEUP0_0_UHSIC_LINE_WAKEUP_EVENT_INT_STS_SHIFT)
#define USB2_UHSIC_PMC_WAKEUP0_0_UHSIC_LINE_WAKEUP_EVENT_INT_STS_RANGE                  1:1
#define USB2_UHSIC_PMC_WAKEUP0_0_UHSIC_LINE_WAKEUP_EVENT_INT_STS_WOFFSET                        0x0
#define USB2_UHSIC_PMC_WAKEUP0_0_UHSIC_LINE_WAKEUP_EVENT_INT_STS_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_UHSIC_PMC_WAKEUP0_0_UHSIC_LINE_WAKEUP_EVENT_INT_STS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_UHSIC_PMC_WAKEUP0_0_UHSIC_LINE_WAKEUP_EVENT_INT_STS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_UHSIC_PMC_WAKEUP0_0_UHSIC_LINE_WAKEUP_EVENT_INT_STS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_0_OUT_0  
#define USB2_QH_USB2D_QH_EP_0_OUT_0                     _MK_ADDR_CONST(0x1000)
#define USB2_QH_USB2D_QH_EP_0_OUT_0_SECURE                      0x0
#define USB2_QH_USB2D_QH_EP_0_OUT_0_WORD_COUNT                  0x1
#define USB2_QH_USB2D_QH_EP_0_OUT_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_0_OUT_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_0_OUT_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_0_OUT_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_0_OUT_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_0_OUT_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_0_OUT_0_USB2D_QH_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_0_OUT_0_USB2D_QH_FIELD                      _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_0_OUT_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_0_OUT_0_USB2D_QH_RANGE                      31:0
#define USB2_QH_USB2D_QH_EP_0_OUT_0_USB2D_QH_WOFFSET                    0x0
#define USB2_QH_USB2D_QH_EP_0_OUT_0_USB2D_QH_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_0_OUT_0_USB2D_QH_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_0_OUT_0_USB2D_QH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_0_OUT_0_USB2D_QH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_0_IN_0  
#define USB2_QH_USB2D_QH_EP_0_IN_0                      _MK_ADDR_CONST(0x1040)
#define USB2_QH_USB2D_QH_EP_0_IN_0_SECURE                       0x0
#define USB2_QH_USB2D_QH_EP_0_IN_0_WORD_COUNT                   0x1
#define USB2_QH_USB2D_QH_EP_0_IN_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_0_IN_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_0_IN_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_0_IN_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_0_IN_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_0_IN_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_0_IN_0_USB2D_QH_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_0_IN_0_USB2D_QH_FIELD                       _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_0_IN_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_0_IN_0_USB2D_QH_RANGE                       31:0
#define USB2_QH_USB2D_QH_EP_0_IN_0_USB2D_QH_WOFFSET                     0x0
#define USB2_QH_USB2D_QH_EP_0_IN_0_USB2D_QH_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_0_IN_0_USB2D_QH_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_0_IN_0_USB2D_QH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_0_IN_0_USB2D_QH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_1_OUT_0  
#define USB2_QH_USB2D_QH_EP_1_OUT_0                     _MK_ADDR_CONST(0x1080)
#define USB2_QH_USB2D_QH_EP_1_OUT_0_SECURE                      0x0
#define USB2_QH_USB2D_QH_EP_1_OUT_0_WORD_COUNT                  0x1
#define USB2_QH_USB2D_QH_EP_1_OUT_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_1_OUT_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_1_OUT_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_1_OUT_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_1_OUT_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_1_OUT_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_1_OUT_0_USB2D_QH_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_1_OUT_0_USB2D_QH_FIELD                      _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_1_OUT_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_1_OUT_0_USB2D_QH_RANGE                      31:0
#define USB2_QH_USB2D_QH_EP_1_OUT_0_USB2D_QH_WOFFSET                    0x0
#define USB2_QH_USB2D_QH_EP_1_OUT_0_USB2D_QH_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_1_OUT_0_USB2D_QH_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_1_OUT_0_USB2D_QH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_1_OUT_0_USB2D_QH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_1_IN_0  
#define USB2_QH_USB2D_QH_EP_1_IN_0                      _MK_ADDR_CONST(0x10c0)
#define USB2_QH_USB2D_QH_EP_1_IN_0_SECURE                       0x0
#define USB2_QH_USB2D_QH_EP_1_IN_0_WORD_COUNT                   0x1
#define USB2_QH_USB2D_QH_EP_1_IN_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_1_IN_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_1_IN_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_1_IN_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_1_IN_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_1_IN_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_1_IN_0_USB2D_QH_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_1_IN_0_USB2D_QH_FIELD                       _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_1_IN_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_1_IN_0_USB2D_QH_RANGE                       31:0
#define USB2_QH_USB2D_QH_EP_1_IN_0_USB2D_QH_WOFFSET                     0x0
#define USB2_QH_USB2D_QH_EP_1_IN_0_USB2D_QH_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_1_IN_0_USB2D_QH_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_1_IN_0_USB2D_QH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_1_IN_0_USB2D_QH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_2_OUT_0  
#define USB2_QH_USB2D_QH_EP_2_OUT_0                     _MK_ADDR_CONST(0x1100)
#define USB2_QH_USB2D_QH_EP_2_OUT_0_SECURE                      0x0
#define USB2_QH_USB2D_QH_EP_2_OUT_0_WORD_COUNT                  0x1
#define USB2_QH_USB2D_QH_EP_2_OUT_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_2_OUT_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_2_OUT_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_2_OUT_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_2_OUT_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_2_OUT_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_2_OUT_0_USB2D_QH_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_2_OUT_0_USB2D_QH_FIELD                      _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_2_OUT_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_2_OUT_0_USB2D_QH_RANGE                      31:0
#define USB2_QH_USB2D_QH_EP_2_OUT_0_USB2D_QH_WOFFSET                    0x0
#define USB2_QH_USB2D_QH_EP_2_OUT_0_USB2D_QH_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_2_OUT_0_USB2D_QH_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_2_OUT_0_USB2D_QH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_2_OUT_0_USB2D_QH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_2_IN_0  
#define USB2_QH_USB2D_QH_EP_2_IN_0                      _MK_ADDR_CONST(0x1140)
#define USB2_QH_USB2D_QH_EP_2_IN_0_SECURE                       0x0
#define USB2_QH_USB2D_QH_EP_2_IN_0_WORD_COUNT                   0x1
#define USB2_QH_USB2D_QH_EP_2_IN_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_2_IN_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_2_IN_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_2_IN_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_2_IN_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_2_IN_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_2_IN_0_USB2D_QH_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_2_IN_0_USB2D_QH_FIELD                       _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_2_IN_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_2_IN_0_USB2D_QH_RANGE                       31:0
#define USB2_QH_USB2D_QH_EP_2_IN_0_USB2D_QH_WOFFSET                     0x0
#define USB2_QH_USB2D_QH_EP_2_IN_0_USB2D_QH_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_2_IN_0_USB2D_QH_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_2_IN_0_USB2D_QH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_2_IN_0_USB2D_QH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_3_OUT_0  
#define USB2_QH_USB2D_QH_EP_3_OUT_0                     _MK_ADDR_CONST(0x1180)
#define USB2_QH_USB2D_QH_EP_3_OUT_0_SECURE                      0x0
#define USB2_QH_USB2D_QH_EP_3_OUT_0_WORD_COUNT                  0x1
#define USB2_QH_USB2D_QH_EP_3_OUT_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_3_OUT_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_3_OUT_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_3_OUT_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_3_OUT_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_3_OUT_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_3_OUT_0_USB2D_QH_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_3_OUT_0_USB2D_QH_FIELD                      _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_3_OUT_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_3_OUT_0_USB2D_QH_RANGE                      31:0
#define USB2_QH_USB2D_QH_EP_3_OUT_0_USB2D_QH_WOFFSET                    0x0
#define USB2_QH_USB2D_QH_EP_3_OUT_0_USB2D_QH_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_3_OUT_0_USB2D_QH_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_3_OUT_0_USB2D_QH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_3_OUT_0_USB2D_QH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_3_IN_0  
#define USB2_QH_USB2D_QH_EP_3_IN_0                      _MK_ADDR_CONST(0x11c0)
#define USB2_QH_USB2D_QH_EP_3_IN_0_SECURE                       0x0
#define USB2_QH_USB2D_QH_EP_3_IN_0_WORD_COUNT                   0x1
#define USB2_QH_USB2D_QH_EP_3_IN_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_3_IN_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_3_IN_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_3_IN_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_3_IN_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_3_IN_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_3_IN_0_USB2D_QH_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_3_IN_0_USB2D_QH_FIELD                       _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_3_IN_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_3_IN_0_USB2D_QH_RANGE                       31:0
#define USB2_QH_USB2D_QH_EP_3_IN_0_USB2D_QH_WOFFSET                     0x0
#define USB2_QH_USB2D_QH_EP_3_IN_0_USB2D_QH_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_3_IN_0_USB2D_QH_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_3_IN_0_USB2D_QH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_3_IN_0_USB2D_QH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_4_OUT_0  
#define USB2_QH_USB2D_QH_EP_4_OUT_0                     _MK_ADDR_CONST(0x1200)
#define USB2_QH_USB2D_QH_EP_4_OUT_0_SECURE                      0x0
#define USB2_QH_USB2D_QH_EP_4_OUT_0_WORD_COUNT                  0x1
#define USB2_QH_USB2D_QH_EP_4_OUT_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_4_OUT_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_4_OUT_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_4_OUT_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_4_OUT_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_4_OUT_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_4_OUT_0_USB2D_QH_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_4_OUT_0_USB2D_QH_FIELD                      _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_4_OUT_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_4_OUT_0_USB2D_QH_RANGE                      31:0
#define USB2_QH_USB2D_QH_EP_4_OUT_0_USB2D_QH_WOFFSET                    0x0
#define USB2_QH_USB2D_QH_EP_4_OUT_0_USB2D_QH_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_4_OUT_0_USB2D_QH_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_4_OUT_0_USB2D_QH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_4_OUT_0_USB2D_QH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_4_IN_0  
#define USB2_QH_USB2D_QH_EP_4_IN_0                      _MK_ADDR_CONST(0x1240)
#define USB2_QH_USB2D_QH_EP_4_IN_0_SECURE                       0x0
#define USB2_QH_USB2D_QH_EP_4_IN_0_WORD_COUNT                   0x1
#define USB2_QH_USB2D_QH_EP_4_IN_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_4_IN_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_4_IN_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_4_IN_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_4_IN_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_4_IN_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_4_IN_0_USB2D_QH_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_4_IN_0_USB2D_QH_FIELD                       _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_4_IN_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_4_IN_0_USB2D_QH_RANGE                       31:0
#define USB2_QH_USB2D_QH_EP_4_IN_0_USB2D_QH_WOFFSET                     0x0
#define USB2_QH_USB2D_QH_EP_4_IN_0_USB2D_QH_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_4_IN_0_USB2D_QH_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_4_IN_0_USB2D_QH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_4_IN_0_USB2D_QH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_5_OUT_0  
#define USB2_QH_USB2D_QH_EP_5_OUT_0                     _MK_ADDR_CONST(0x1280)
#define USB2_QH_USB2D_QH_EP_5_OUT_0_SECURE                      0x0
#define USB2_QH_USB2D_QH_EP_5_OUT_0_WORD_COUNT                  0x1
#define USB2_QH_USB2D_QH_EP_5_OUT_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_5_OUT_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_5_OUT_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_5_OUT_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_5_OUT_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_5_OUT_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_5_OUT_0_USB2D_QH_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_5_OUT_0_USB2D_QH_FIELD                      _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_5_OUT_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_5_OUT_0_USB2D_QH_RANGE                      31:0
#define USB2_QH_USB2D_QH_EP_5_OUT_0_USB2D_QH_WOFFSET                    0x0
#define USB2_QH_USB2D_QH_EP_5_OUT_0_USB2D_QH_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_5_OUT_0_USB2D_QH_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_5_OUT_0_USB2D_QH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_5_OUT_0_USB2D_QH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_5_IN_0  
#define USB2_QH_USB2D_QH_EP_5_IN_0                      _MK_ADDR_CONST(0x12c0)
#define USB2_QH_USB2D_QH_EP_5_IN_0_SECURE                       0x0
#define USB2_QH_USB2D_QH_EP_5_IN_0_WORD_COUNT                   0x1
#define USB2_QH_USB2D_QH_EP_5_IN_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_5_IN_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_5_IN_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_5_IN_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_5_IN_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_5_IN_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_5_IN_0_USB2D_QH_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_5_IN_0_USB2D_QH_FIELD                       _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_5_IN_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_5_IN_0_USB2D_QH_RANGE                       31:0
#define USB2_QH_USB2D_QH_EP_5_IN_0_USB2D_QH_WOFFSET                     0x0
#define USB2_QH_USB2D_QH_EP_5_IN_0_USB2D_QH_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_5_IN_0_USB2D_QH_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_5_IN_0_USB2D_QH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_5_IN_0_USB2D_QH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_6_OUT_0  
#define USB2_QH_USB2D_QH_EP_6_OUT_0                     _MK_ADDR_CONST(0x1300)
#define USB2_QH_USB2D_QH_EP_6_OUT_0_SECURE                      0x0
#define USB2_QH_USB2D_QH_EP_6_OUT_0_WORD_COUNT                  0x1
#define USB2_QH_USB2D_QH_EP_6_OUT_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_6_OUT_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_6_OUT_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_6_OUT_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_6_OUT_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_6_OUT_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_6_OUT_0_USB2D_QH_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_6_OUT_0_USB2D_QH_FIELD                      _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_6_OUT_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_6_OUT_0_USB2D_QH_RANGE                      31:0
#define USB2_QH_USB2D_QH_EP_6_OUT_0_USB2D_QH_WOFFSET                    0x0
#define USB2_QH_USB2D_QH_EP_6_OUT_0_USB2D_QH_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_6_OUT_0_USB2D_QH_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_6_OUT_0_USB2D_QH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_6_OUT_0_USB2D_QH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_6_IN_0  
#define USB2_QH_USB2D_QH_EP_6_IN_0                      _MK_ADDR_CONST(0x1340)
#define USB2_QH_USB2D_QH_EP_6_IN_0_SECURE                       0x0
#define USB2_QH_USB2D_QH_EP_6_IN_0_WORD_COUNT                   0x1
#define USB2_QH_USB2D_QH_EP_6_IN_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_6_IN_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_6_IN_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_6_IN_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_6_IN_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_6_IN_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_6_IN_0_USB2D_QH_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_6_IN_0_USB2D_QH_FIELD                       _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_6_IN_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_6_IN_0_USB2D_QH_RANGE                       31:0
#define USB2_QH_USB2D_QH_EP_6_IN_0_USB2D_QH_WOFFSET                     0x0
#define USB2_QH_USB2D_QH_EP_6_IN_0_USB2D_QH_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_6_IN_0_USB2D_QH_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_6_IN_0_USB2D_QH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_6_IN_0_USB2D_QH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_7_OUT_0  
#define USB2_QH_USB2D_QH_EP_7_OUT_0                     _MK_ADDR_CONST(0x1380)
#define USB2_QH_USB2D_QH_EP_7_OUT_0_SECURE                      0x0
#define USB2_QH_USB2D_QH_EP_7_OUT_0_WORD_COUNT                  0x1
#define USB2_QH_USB2D_QH_EP_7_OUT_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_7_OUT_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_7_OUT_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_7_OUT_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_7_OUT_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_7_OUT_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_7_OUT_0_USB2D_QH_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_7_OUT_0_USB2D_QH_FIELD                      _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_7_OUT_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_7_OUT_0_USB2D_QH_RANGE                      31:0
#define USB2_QH_USB2D_QH_EP_7_OUT_0_USB2D_QH_WOFFSET                    0x0
#define USB2_QH_USB2D_QH_EP_7_OUT_0_USB2D_QH_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_7_OUT_0_USB2D_QH_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_7_OUT_0_USB2D_QH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_7_OUT_0_USB2D_QH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_7_IN_0  
#define USB2_QH_USB2D_QH_EP_7_IN_0                      _MK_ADDR_CONST(0x13c0)
#define USB2_QH_USB2D_QH_EP_7_IN_0_SECURE                       0x0
#define USB2_QH_USB2D_QH_EP_7_IN_0_WORD_COUNT                   0x1
#define USB2_QH_USB2D_QH_EP_7_IN_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_7_IN_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_7_IN_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_7_IN_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_7_IN_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_7_IN_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_7_IN_0_USB2D_QH_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_7_IN_0_USB2D_QH_FIELD                       _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_7_IN_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_7_IN_0_USB2D_QH_RANGE                       31:0
#define USB2_QH_USB2D_QH_EP_7_IN_0_USB2D_QH_WOFFSET                     0x0
#define USB2_QH_USB2D_QH_EP_7_IN_0_USB2D_QH_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_7_IN_0_USB2D_QH_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_7_IN_0_USB2D_QH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_7_IN_0_USB2D_QH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_8_OUT_0  
#define USB2_QH_USB2D_QH_EP_8_OUT_0                     _MK_ADDR_CONST(0x1400)
#define USB2_QH_USB2D_QH_EP_8_OUT_0_SECURE                      0x0
#define USB2_QH_USB2D_QH_EP_8_OUT_0_WORD_COUNT                  0x1
#define USB2_QH_USB2D_QH_EP_8_OUT_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_8_OUT_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_8_OUT_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_8_OUT_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_8_OUT_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_8_OUT_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_8_OUT_0_USB2D_QH_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_8_OUT_0_USB2D_QH_FIELD                      _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_8_OUT_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_8_OUT_0_USB2D_QH_RANGE                      31:0
#define USB2_QH_USB2D_QH_EP_8_OUT_0_USB2D_QH_WOFFSET                    0x0
#define USB2_QH_USB2D_QH_EP_8_OUT_0_USB2D_QH_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_8_OUT_0_USB2D_QH_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_8_OUT_0_USB2D_QH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_8_OUT_0_USB2D_QH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_8_IN_0  
#define USB2_QH_USB2D_QH_EP_8_IN_0                      _MK_ADDR_CONST(0x1440)
#define USB2_QH_USB2D_QH_EP_8_IN_0_SECURE                       0x0
#define USB2_QH_USB2D_QH_EP_8_IN_0_WORD_COUNT                   0x1
#define USB2_QH_USB2D_QH_EP_8_IN_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_8_IN_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_8_IN_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_8_IN_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_8_IN_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_8_IN_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_8_IN_0_USB2D_QH_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_8_IN_0_USB2D_QH_FIELD                       _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_8_IN_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_8_IN_0_USB2D_QH_RANGE                       31:0
#define USB2_QH_USB2D_QH_EP_8_IN_0_USB2D_QH_WOFFSET                     0x0
#define USB2_QH_USB2D_QH_EP_8_IN_0_USB2D_QH_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_8_IN_0_USB2D_QH_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_8_IN_0_USB2D_QH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_8_IN_0_USB2D_QH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_9_OUT_0  
#define USB2_QH_USB2D_QH_EP_9_OUT_0                     _MK_ADDR_CONST(0x1480)
#define USB2_QH_USB2D_QH_EP_9_OUT_0_SECURE                      0x0
#define USB2_QH_USB2D_QH_EP_9_OUT_0_WORD_COUNT                  0x1
#define USB2_QH_USB2D_QH_EP_9_OUT_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_9_OUT_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_9_OUT_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_9_OUT_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_9_OUT_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_9_OUT_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_9_OUT_0_USB2D_QH_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_9_OUT_0_USB2D_QH_FIELD                      _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_9_OUT_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_9_OUT_0_USB2D_QH_RANGE                      31:0
#define USB2_QH_USB2D_QH_EP_9_OUT_0_USB2D_QH_WOFFSET                    0x0
#define USB2_QH_USB2D_QH_EP_9_OUT_0_USB2D_QH_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_9_OUT_0_USB2D_QH_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_9_OUT_0_USB2D_QH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_9_OUT_0_USB2D_QH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_9_IN_0  
#define USB2_QH_USB2D_QH_EP_9_IN_0                      _MK_ADDR_CONST(0x14c0)
#define USB2_QH_USB2D_QH_EP_9_IN_0_SECURE                       0x0
#define USB2_QH_USB2D_QH_EP_9_IN_0_WORD_COUNT                   0x1
#define USB2_QH_USB2D_QH_EP_9_IN_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_9_IN_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_9_IN_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_9_IN_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_9_IN_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_9_IN_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_9_IN_0_USB2D_QH_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_9_IN_0_USB2D_QH_FIELD                       _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_9_IN_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_9_IN_0_USB2D_QH_RANGE                       31:0
#define USB2_QH_USB2D_QH_EP_9_IN_0_USB2D_QH_WOFFSET                     0x0
#define USB2_QH_USB2D_QH_EP_9_IN_0_USB2D_QH_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_9_IN_0_USB2D_QH_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_9_IN_0_USB2D_QH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_9_IN_0_USB2D_QH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_10_OUT_0  
#define USB2_QH_USB2D_QH_EP_10_OUT_0                    _MK_ADDR_CONST(0x1500)
#define USB2_QH_USB2D_QH_EP_10_OUT_0_SECURE                     0x0
#define USB2_QH_USB2D_QH_EP_10_OUT_0_WORD_COUNT                         0x1
#define USB2_QH_USB2D_QH_EP_10_OUT_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_10_OUT_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_10_OUT_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_10_OUT_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_10_OUT_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_10_OUT_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_10_OUT_0_USB2D_QH_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_10_OUT_0_USB2D_QH_FIELD                     _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_10_OUT_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_10_OUT_0_USB2D_QH_RANGE                     31:0
#define USB2_QH_USB2D_QH_EP_10_OUT_0_USB2D_QH_WOFFSET                   0x0
#define USB2_QH_USB2D_QH_EP_10_OUT_0_USB2D_QH_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_10_OUT_0_USB2D_QH_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_10_OUT_0_USB2D_QH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_10_OUT_0_USB2D_QH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_10_IN_0  
#define USB2_QH_USB2D_QH_EP_10_IN_0                     _MK_ADDR_CONST(0x1540)
#define USB2_QH_USB2D_QH_EP_10_IN_0_SECURE                      0x0
#define USB2_QH_USB2D_QH_EP_10_IN_0_WORD_COUNT                  0x1
#define USB2_QH_USB2D_QH_EP_10_IN_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_10_IN_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_10_IN_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_10_IN_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_10_IN_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_10_IN_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_10_IN_0_USB2D_QH_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_10_IN_0_USB2D_QH_FIELD                      _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_10_IN_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_10_IN_0_USB2D_QH_RANGE                      31:0
#define USB2_QH_USB2D_QH_EP_10_IN_0_USB2D_QH_WOFFSET                    0x0
#define USB2_QH_USB2D_QH_EP_10_IN_0_USB2D_QH_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_10_IN_0_USB2D_QH_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_10_IN_0_USB2D_QH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_10_IN_0_USB2D_QH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_11_OUT_0  
#define USB2_QH_USB2D_QH_EP_11_OUT_0                    _MK_ADDR_CONST(0x1580)
#define USB2_QH_USB2D_QH_EP_11_OUT_0_SECURE                     0x0
#define USB2_QH_USB2D_QH_EP_11_OUT_0_WORD_COUNT                         0x1
#define USB2_QH_USB2D_QH_EP_11_OUT_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_11_OUT_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_11_OUT_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_11_OUT_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_11_OUT_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_11_OUT_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_11_OUT_0_USB2D_QH_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_11_OUT_0_USB2D_QH_FIELD                     _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_11_OUT_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_11_OUT_0_USB2D_QH_RANGE                     31:0
#define USB2_QH_USB2D_QH_EP_11_OUT_0_USB2D_QH_WOFFSET                   0x0
#define USB2_QH_USB2D_QH_EP_11_OUT_0_USB2D_QH_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_11_OUT_0_USB2D_QH_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_11_OUT_0_USB2D_QH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_11_OUT_0_USB2D_QH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_11_IN_0  
#define USB2_QH_USB2D_QH_EP_11_IN_0                     _MK_ADDR_CONST(0x15c0)
#define USB2_QH_USB2D_QH_EP_11_IN_0_SECURE                      0x0
#define USB2_QH_USB2D_QH_EP_11_IN_0_WORD_COUNT                  0x1
#define USB2_QH_USB2D_QH_EP_11_IN_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_11_IN_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_11_IN_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_11_IN_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_11_IN_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_11_IN_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_11_IN_0_USB2D_QH_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_11_IN_0_USB2D_QH_FIELD                      _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_11_IN_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_11_IN_0_USB2D_QH_RANGE                      31:0
#define USB2_QH_USB2D_QH_EP_11_IN_0_USB2D_QH_WOFFSET                    0x0
#define USB2_QH_USB2D_QH_EP_11_IN_0_USB2D_QH_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_11_IN_0_USB2D_QH_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_11_IN_0_USB2D_QH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_11_IN_0_USB2D_QH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_12_OUT_0  
#define USB2_QH_USB2D_QH_EP_12_OUT_0                    _MK_ADDR_CONST(0x1600)
#define USB2_QH_USB2D_QH_EP_12_OUT_0_SECURE                     0x0
#define USB2_QH_USB2D_QH_EP_12_OUT_0_WORD_COUNT                         0x1
#define USB2_QH_USB2D_QH_EP_12_OUT_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_12_OUT_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_12_OUT_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_12_OUT_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_12_OUT_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_12_OUT_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_12_OUT_0_USB2D_QH_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_12_OUT_0_USB2D_QH_FIELD                     _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_12_OUT_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_12_OUT_0_USB2D_QH_RANGE                     31:0
#define USB2_QH_USB2D_QH_EP_12_OUT_0_USB2D_QH_WOFFSET                   0x0
#define USB2_QH_USB2D_QH_EP_12_OUT_0_USB2D_QH_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_12_OUT_0_USB2D_QH_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_12_OUT_0_USB2D_QH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_12_OUT_0_USB2D_QH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_12_IN_0  
#define USB2_QH_USB2D_QH_EP_12_IN_0                     _MK_ADDR_CONST(0x1640)
#define USB2_QH_USB2D_QH_EP_12_IN_0_SECURE                      0x0
#define USB2_QH_USB2D_QH_EP_12_IN_0_WORD_COUNT                  0x1
#define USB2_QH_USB2D_QH_EP_12_IN_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_12_IN_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_12_IN_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_12_IN_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_12_IN_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_12_IN_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_12_IN_0_USB2D_QH_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_12_IN_0_USB2D_QH_FIELD                      _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_12_IN_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_12_IN_0_USB2D_QH_RANGE                      31:0
#define USB2_QH_USB2D_QH_EP_12_IN_0_USB2D_QH_WOFFSET                    0x0
#define USB2_QH_USB2D_QH_EP_12_IN_0_USB2D_QH_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_12_IN_0_USB2D_QH_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_12_IN_0_USB2D_QH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_12_IN_0_USB2D_QH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_13_OUT_0  
#define USB2_QH_USB2D_QH_EP_13_OUT_0                    _MK_ADDR_CONST(0x1680)
#define USB2_QH_USB2D_QH_EP_13_OUT_0_SECURE                     0x0
#define USB2_QH_USB2D_QH_EP_13_OUT_0_WORD_COUNT                         0x1
#define USB2_QH_USB2D_QH_EP_13_OUT_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_13_OUT_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_13_OUT_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_13_OUT_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_13_OUT_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_13_OUT_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_13_OUT_0_USB2D_QH_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_13_OUT_0_USB2D_QH_FIELD                     _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_13_OUT_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_13_OUT_0_USB2D_QH_RANGE                     31:0
#define USB2_QH_USB2D_QH_EP_13_OUT_0_USB2D_QH_WOFFSET                   0x0
#define USB2_QH_USB2D_QH_EP_13_OUT_0_USB2D_QH_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_13_OUT_0_USB2D_QH_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_13_OUT_0_USB2D_QH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_13_OUT_0_USB2D_QH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_13_IN_0  
#define USB2_QH_USB2D_QH_EP_13_IN_0                     _MK_ADDR_CONST(0x16c0)
#define USB2_QH_USB2D_QH_EP_13_IN_0_SECURE                      0x0
#define USB2_QH_USB2D_QH_EP_13_IN_0_WORD_COUNT                  0x1
#define USB2_QH_USB2D_QH_EP_13_IN_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_13_IN_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_13_IN_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_13_IN_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_13_IN_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_13_IN_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_13_IN_0_USB2D_QH_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_13_IN_0_USB2D_QH_FIELD                      _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_13_IN_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_13_IN_0_USB2D_QH_RANGE                      31:0
#define USB2_QH_USB2D_QH_EP_13_IN_0_USB2D_QH_WOFFSET                    0x0
#define USB2_QH_USB2D_QH_EP_13_IN_0_USB2D_QH_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_13_IN_0_USB2D_QH_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_13_IN_0_USB2D_QH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_13_IN_0_USB2D_QH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_14_OUT_0  
#define USB2_QH_USB2D_QH_EP_14_OUT_0                    _MK_ADDR_CONST(0x1700)
#define USB2_QH_USB2D_QH_EP_14_OUT_0_SECURE                     0x0
#define USB2_QH_USB2D_QH_EP_14_OUT_0_WORD_COUNT                         0x1
#define USB2_QH_USB2D_QH_EP_14_OUT_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_14_OUT_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_14_OUT_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_14_OUT_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_14_OUT_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_14_OUT_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_14_OUT_0_USB2D_QH_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_14_OUT_0_USB2D_QH_FIELD                     _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_14_OUT_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_14_OUT_0_USB2D_QH_RANGE                     31:0
#define USB2_QH_USB2D_QH_EP_14_OUT_0_USB2D_QH_WOFFSET                   0x0
#define USB2_QH_USB2D_QH_EP_14_OUT_0_USB2D_QH_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_14_OUT_0_USB2D_QH_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_14_OUT_0_USB2D_QH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_14_OUT_0_USB2D_QH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_14_IN_0  
#define USB2_QH_USB2D_QH_EP_14_IN_0                     _MK_ADDR_CONST(0x1740)
#define USB2_QH_USB2D_QH_EP_14_IN_0_SECURE                      0x0
#define USB2_QH_USB2D_QH_EP_14_IN_0_WORD_COUNT                  0x1
#define USB2_QH_USB2D_QH_EP_14_IN_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_14_IN_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_14_IN_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_14_IN_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_14_IN_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_14_IN_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_14_IN_0_USB2D_QH_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_14_IN_0_USB2D_QH_FIELD                      _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_14_IN_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_14_IN_0_USB2D_QH_RANGE                      31:0
#define USB2_QH_USB2D_QH_EP_14_IN_0_USB2D_QH_WOFFSET                    0x0
#define USB2_QH_USB2D_QH_EP_14_IN_0_USB2D_QH_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_14_IN_0_USB2D_QH_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_14_IN_0_USB2D_QH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_14_IN_0_USB2D_QH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_15_OUT_0  
#define USB2_QH_USB2D_QH_EP_15_OUT_0                    _MK_ADDR_CONST(0x1780)
#define USB2_QH_USB2D_QH_EP_15_OUT_0_SECURE                     0x0
#define USB2_QH_USB2D_QH_EP_15_OUT_0_WORD_COUNT                         0x1
#define USB2_QH_USB2D_QH_EP_15_OUT_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_15_OUT_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_15_OUT_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_15_OUT_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_15_OUT_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_15_OUT_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_15_OUT_0_USB2D_QH_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_15_OUT_0_USB2D_QH_FIELD                     _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_15_OUT_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_15_OUT_0_USB2D_QH_RANGE                     31:0
#define USB2_QH_USB2D_QH_EP_15_OUT_0_USB2D_QH_WOFFSET                   0x0
#define USB2_QH_USB2D_QH_EP_15_OUT_0_USB2D_QH_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_15_OUT_0_USB2D_QH_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_15_OUT_0_USB2D_QH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_15_OUT_0_USB2D_QH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_15_IN_0  
#define USB2_QH_USB2D_QH_EP_15_IN_0                     _MK_ADDR_CONST(0x17c0)
#define USB2_QH_USB2D_QH_EP_15_IN_0_SECURE                      0x0
#define USB2_QH_USB2D_QH_EP_15_IN_0_WORD_COUNT                  0x1
#define USB2_QH_USB2D_QH_EP_15_IN_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_15_IN_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_15_IN_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_15_IN_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_15_IN_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_15_IN_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_15_IN_0_USB2D_QH_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_15_IN_0_USB2D_QH_FIELD                      _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_15_IN_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_15_IN_0_USB2D_QH_RANGE                      31:0
#define USB2_QH_USB2D_QH_EP_15_IN_0_USB2D_QH_WOFFSET                    0x0
#define USB2_QH_USB2D_QH_EP_15_IN_0_USB2D_QH_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_15_IN_0_USB2D_QH_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_15_IN_0_USB2D_QH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_15_IN_0_USB2D_QH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Ram USB2_RX_MEM_USB2_RX_MEM_0  
#define USB2_RX_MEM_USB2_RX_MEM_0                       _MK_ADDR_CONST(0x1800)
#define USB2_RX_MEM_USB2_RX_MEM_0_SECURE                        0x0
#define USB2_RX_MEM_USB2_RX_MEM_0_WORD_COUNT                    0x1
#define USB2_RX_MEM_USB2_RX_MEM_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define USB2_RX_MEM_USB2_RX_MEM_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define USB2_RX_MEM_USB2_RX_MEM_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define USB2_RX_MEM_USB2_RX_MEM_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_RX_MEM_USB2_RX_MEM_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define USB2_RX_MEM_USB2_RX_MEM_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define USB2_RX_MEM_USB2_RX_MEM_0_USB2_RX_MEM_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_RX_MEM_USB2_RX_MEM_0_USB2_RX_MEM_FIELD                     _MK_FIELD_CONST(0xffffffff, USB2_RX_MEM_USB2_RX_MEM_0_USB2_RX_MEM_SHIFT)
#define USB2_RX_MEM_USB2_RX_MEM_0_USB2_RX_MEM_RANGE                     31:0
#define USB2_RX_MEM_USB2_RX_MEM_0_USB2_RX_MEM_WOFFSET                   0x0
#define USB2_RX_MEM_USB2_RX_MEM_0_USB2_RX_MEM_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_RX_MEM_USB2_RX_MEM_0_USB2_RX_MEM_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_RX_MEM_USB2_RX_MEM_0_USB2_RX_MEM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_RX_MEM_USB2_RX_MEM_0_USB2_RX_MEM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Ram USB2_RX_MEM_USB2_RX_MEM  
#define USB2_RX_MEM_USB2_RX_MEM                 _MK_ADDR_CONST(0x1800)
#define USB2_RX_MEM_USB2_RX_MEM_SECURE                  0x0
#define USB2_RX_MEM_USB2_RX_MEM_WORD_COUNT                      0x1
#define USB2_RX_MEM_USB2_RX_MEM_RESET_VAL                       _MK_MASK_CONST(0x0)
#define USB2_RX_MEM_USB2_RX_MEM_RESET_MASK                      _MK_MASK_CONST(0x0)
#define USB2_RX_MEM_USB2_RX_MEM_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define USB2_RX_MEM_USB2_RX_MEM_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define USB2_RX_MEM_USB2_RX_MEM_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB2_RX_MEM_USB2_RX_MEM_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define USB2_RX_MEM_USB2_RX_MEM_USB2_RX_MEM_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_RX_MEM_USB2_RX_MEM_USB2_RX_MEM_FIELD                       _MK_FIELD_CONST(0xffffffff, USB2_RX_MEM_USB2_RX_MEM_USB2_RX_MEM_SHIFT)
#define USB2_RX_MEM_USB2_RX_MEM_USB2_RX_MEM_RANGE                       31:0
#define USB2_RX_MEM_USB2_RX_MEM_USB2_RX_MEM_WOFFSET                     0x0
#define USB2_RX_MEM_USB2_RX_MEM_USB2_RX_MEM_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_RX_MEM_USB2_RX_MEM_USB2_RX_MEM_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_RX_MEM_USB2_RX_MEM_USB2_RX_MEM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_RX_MEM_USB2_RX_MEM_USB2_RX_MEM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Ram USB2_TX_MEM_USB2_TX_MEM_0  
#define USB2_TX_MEM_USB2_TX_MEM_0                       _MK_ADDR_CONST(0x2000)
#define USB2_TX_MEM_USB2_TX_MEM_0_SECURE                        0x0
#define USB2_TX_MEM_USB2_TX_MEM_0_WORD_COUNT                    0x1
#define USB2_TX_MEM_USB2_TX_MEM_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define USB2_TX_MEM_USB2_TX_MEM_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define USB2_TX_MEM_USB2_TX_MEM_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define USB2_TX_MEM_USB2_TX_MEM_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_TX_MEM_USB2_TX_MEM_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define USB2_TX_MEM_USB2_TX_MEM_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define USB2_TX_MEM_USB2_TX_MEM_0_USB2_TX_MEM_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_TX_MEM_USB2_TX_MEM_0_USB2_TX_MEM_FIELD                     _MK_FIELD_CONST(0xffffffff, USB2_TX_MEM_USB2_TX_MEM_0_USB2_TX_MEM_SHIFT)
#define USB2_TX_MEM_USB2_TX_MEM_0_USB2_TX_MEM_RANGE                     31:0
#define USB2_TX_MEM_USB2_TX_MEM_0_USB2_TX_MEM_WOFFSET                   0x0
#define USB2_TX_MEM_USB2_TX_MEM_0_USB2_TX_MEM_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_TX_MEM_USB2_TX_MEM_0_USB2_TX_MEM_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_TX_MEM_USB2_TX_MEM_0_USB2_TX_MEM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_TX_MEM_USB2_TX_MEM_0_USB2_TX_MEM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Ram USB2_TX_MEM_USB2_TX_MEM  
#define USB2_TX_MEM_USB2_TX_MEM                 _MK_ADDR_CONST(0x2000)
#define USB2_TX_MEM_USB2_TX_MEM_SECURE                  0x0
#define USB2_TX_MEM_USB2_TX_MEM_WORD_COUNT                      0x1
#define USB2_TX_MEM_USB2_TX_MEM_RESET_VAL                       _MK_MASK_CONST(0x0)
#define USB2_TX_MEM_USB2_TX_MEM_RESET_MASK                      _MK_MASK_CONST(0x0)
#define USB2_TX_MEM_USB2_TX_MEM_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define USB2_TX_MEM_USB2_TX_MEM_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define USB2_TX_MEM_USB2_TX_MEM_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB2_TX_MEM_USB2_TX_MEM_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define USB2_TX_MEM_USB2_TX_MEM_USB2_TX_MEM_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_TX_MEM_USB2_TX_MEM_USB2_TX_MEM_FIELD                       _MK_FIELD_CONST(0xffffffff, USB2_TX_MEM_USB2_TX_MEM_USB2_TX_MEM_SHIFT)
#define USB2_TX_MEM_USB2_TX_MEM_USB2_TX_MEM_RANGE                       31:0
#define USB2_TX_MEM_USB2_TX_MEM_USB2_TX_MEM_WOFFSET                     0x0
#define USB2_TX_MEM_USB2_TX_MEM_USB2_TX_MEM_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_TX_MEM_USB2_TX_MEM_USB2_TX_MEM_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_TX_MEM_USB2_TX_MEM_USB2_TX_MEM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_TX_MEM_USB2_TX_MEM_USB2_TX_MEM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register USB2_CONTROLLER_2_USB2D_ID_0  
#define USB2_CONTROLLER_2_USB2D_ID_0                    _MK_ADDR_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ID_0_SECURE                     0x0
#define USB2_CONTROLLER_2_USB2D_ID_0_WORD_COUNT                         0x1
#define USB2_CONTROLLER_2_USB2D_ID_0_RESET_VAL                  _MK_MASK_CONST(0xe401f906)
#define USB2_CONTROLLER_2_USB2D_ID_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define USB2_CONTROLLER_2_USB2D_ID_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ID_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ID_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_CONTROLLER_2_USB2D_ID_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ID_0_CIVERSION_SHIFT                    _MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_2_USB2D_ID_0_CIVERSION_FIELD                    _MK_FIELD_CONST(0x7, USB2_CONTROLLER_2_USB2D_ID_0_CIVERSION_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ID_0_CIVERSION_RANGE                    31:29
#define USB2_CONTROLLER_2_USB2D_ID_0_CIVERSION_WOFFSET                  0x0
#define USB2_CONTROLLER_2_USB2D_ID_0_CIVERSION_DEFAULT                  _MK_MASK_CONST(0x7)
#define USB2_CONTROLLER_2_USB2D_ID_0_CIVERSION_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define USB2_CONTROLLER_2_USB2D_ID_0_CIVERSION_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ID_0_CIVERSION_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_ID_0_VERSION_SHIFT                      _MK_SHIFT_CONST(25)
#define USB2_CONTROLLER_2_USB2D_ID_0_VERSION_FIELD                      _MK_FIELD_CONST(0xf, USB2_CONTROLLER_2_USB2D_ID_0_VERSION_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ID_0_VERSION_RANGE                      28:25
#define USB2_CONTROLLER_2_USB2D_ID_0_VERSION_WOFFSET                    0x0
#define USB2_CONTROLLER_2_USB2D_ID_0_VERSION_DEFAULT                    _MK_MASK_CONST(0x2)
#define USB2_CONTROLLER_2_USB2D_ID_0_VERSION_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define USB2_CONTROLLER_2_USB2D_ID_0_VERSION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ID_0_VERSION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_ID_0_REVISION_SHIFT                     _MK_SHIFT_CONST(21)
#define USB2_CONTROLLER_2_USB2D_ID_0_REVISION_FIELD                     _MK_FIELD_CONST(0xf, USB2_CONTROLLER_2_USB2D_ID_0_REVISION_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ID_0_REVISION_RANGE                     24:21
#define USB2_CONTROLLER_2_USB2D_ID_0_REVISION_WOFFSET                   0x0
#define USB2_CONTROLLER_2_USB2D_ID_0_REVISION_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ID_0_REVISION_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define USB2_CONTROLLER_2_USB2D_ID_0_REVISION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ID_0_REVISION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_ID_0_TAG_SHIFT                  _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_2_USB2D_ID_0_TAG_FIELD                  _MK_FIELD_CONST(0x1f, USB2_CONTROLLER_2_USB2D_ID_0_TAG_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ID_0_TAG_RANGE                  20:16
#define USB2_CONTROLLER_2_USB2D_ID_0_TAG_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ID_0_TAG_DEFAULT                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ID_0_TAG_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define USB2_CONTROLLER_2_USB2D_ID_0_TAG_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ID_0_TAG_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_ID_0_NID_SHIFT                  _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_2_USB2D_ID_0_NID_FIELD                  _MK_FIELD_CONST(0xff, USB2_CONTROLLER_2_USB2D_ID_0_NID_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ID_0_NID_RANGE                  15:8
#define USB2_CONTROLLER_2_USB2D_ID_0_NID_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ID_0_NID_DEFAULT                        _MK_MASK_CONST(0xf9)
#define USB2_CONTROLLER_2_USB2D_ID_0_NID_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define USB2_CONTROLLER_2_USB2D_ID_0_NID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ID_0_NID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_ID_0_ID_SHIFT                   _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ID_0_ID_FIELD                   _MK_FIELD_CONST(0xff, USB2_CONTROLLER_2_USB2D_ID_0_ID_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ID_0_ID_RANGE                   7:0
#define USB2_CONTROLLER_2_USB2D_ID_0_ID_WOFFSET                 0x0
#define USB2_CONTROLLER_2_USB2D_ID_0_ID_DEFAULT                 _MK_MASK_CONST(0x6)
#define USB2_CONTROLLER_2_USB2D_ID_0_ID_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define USB2_CONTROLLER_2_USB2D_ID_0_ID_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ID_0_ID_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register USB2_CONTROLLER_2_USB2D_HW_GENERAL_0  
#define USB2_CONTROLLER_2_USB2D_HW_GENERAL_0                    _MK_ADDR_CONST(0x4)
#define USB2_CONTROLLER_2_USB2D_HW_GENERAL_0_SECURE                     0x0
#define USB2_CONTROLLER_2_USB2D_HW_GENERAL_0_WORD_COUNT                         0x1
#define USB2_CONTROLLER_2_USB2D_HW_GENERAL_0_RESET_VAL                  _MK_MASK_CONST(0x35)
#define USB2_CONTROLLER_2_USB2D_HW_GENERAL_0_RESET_MASK                         _MK_MASK_CONST(0xff7)
#define USB2_CONTROLLER_2_USB2D_HW_GENERAL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HW_GENERAL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HW_GENERAL_0_READ_MASK                  _MK_MASK_CONST(0xff7)
#define USB2_CONTROLLER_2_USB2D_HW_GENERAL_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HW_GENERAL_0_SM_SHIFT                   _MK_SHIFT_CONST(10)
#define USB2_CONTROLLER_2_USB2D_HW_GENERAL_0_SM_FIELD                   _MK_FIELD_CONST(0x3, USB2_CONTROLLER_2_USB2D_HW_GENERAL_0_SM_SHIFT)
#define USB2_CONTROLLER_2_USB2D_HW_GENERAL_0_SM_RANGE                   11:10
#define USB2_CONTROLLER_2_USB2D_HW_GENERAL_0_SM_WOFFSET                 0x0
#define USB2_CONTROLLER_2_USB2D_HW_GENERAL_0_SM_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HW_GENERAL_0_SM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_2_USB2D_HW_GENERAL_0_SM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HW_GENERAL_0_SM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_HW_GENERAL_0_PHYM_SHIFT                 _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_2_USB2D_HW_GENERAL_0_PHYM_FIELD                 _MK_FIELD_CONST(0xf, USB2_CONTROLLER_2_USB2D_HW_GENERAL_0_PHYM_SHIFT)
#define USB2_CONTROLLER_2_USB2D_HW_GENERAL_0_PHYM_RANGE                 9:6
#define USB2_CONTROLLER_2_USB2D_HW_GENERAL_0_PHYM_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_HW_GENERAL_0_PHYM_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HW_GENERAL_0_PHYM_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define USB2_CONTROLLER_2_USB2D_HW_GENERAL_0_PHYM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HW_GENERAL_0_PHYM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_HW_GENERAL_0_PHYW_SHIFT                 _MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_2_USB2D_HW_GENERAL_0_PHYW_FIELD                 _MK_FIELD_CONST(0x3, USB2_CONTROLLER_2_USB2D_HW_GENERAL_0_PHYW_SHIFT)
#define USB2_CONTROLLER_2_USB2D_HW_GENERAL_0_PHYW_RANGE                 5:4
#define USB2_CONTROLLER_2_USB2D_HW_GENERAL_0_PHYW_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_HW_GENERAL_0_PHYW_DEFAULT                       _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_2_USB2D_HW_GENERAL_0_PHYW_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_2_USB2D_HW_GENERAL_0_PHYW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HW_GENERAL_0_PHYW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_HW_GENERAL_0_CLKC_SHIFT                 _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_2_USB2D_HW_GENERAL_0_CLKC_FIELD                 _MK_FIELD_CONST(0x3, USB2_CONTROLLER_2_USB2D_HW_GENERAL_0_CLKC_SHIFT)
#define USB2_CONTROLLER_2_USB2D_HW_GENERAL_0_CLKC_RANGE                 2:1
#define USB2_CONTROLLER_2_USB2D_HW_GENERAL_0_CLKC_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_HW_GENERAL_0_CLKC_DEFAULT                       _MK_MASK_CONST(0x2)
#define USB2_CONTROLLER_2_USB2D_HW_GENERAL_0_CLKC_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_2_USB2D_HW_GENERAL_0_CLKC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HW_GENERAL_0_CLKC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_HW_GENERAL_0_RT_SHIFT                   _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_2_USB2D_HW_GENERAL_0_RT_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_HW_GENERAL_0_RT_SHIFT)
#define USB2_CONTROLLER_2_USB2D_HW_GENERAL_0_RT_RANGE                   0:0
#define USB2_CONTROLLER_2_USB2D_HW_GENERAL_0_RT_WOFFSET                 0x0
#define USB2_CONTROLLER_2_USB2D_HW_GENERAL_0_RT_DEFAULT                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_HW_GENERAL_0_RT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_HW_GENERAL_0_RT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HW_GENERAL_0_RT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register USB2_CONTROLLER_2_USB2D_HW_HOST_0  
#define USB2_CONTROLLER_2_USB2D_HW_HOST_0                       _MK_ADDR_CONST(0x8)
#define USB2_CONTROLLER_2_USB2D_HW_HOST_0_SECURE                        0x0
#define USB2_CONTROLLER_2_USB2D_HW_HOST_0_WORD_COUNT                    0x1
#define USB2_CONTROLLER_2_USB2D_HW_HOST_0_RESET_VAL                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_HW_HOST_0_RESET_MASK                    _MK_MASK_CONST(0xf)
#define USB2_CONTROLLER_2_USB2D_HW_HOST_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HW_HOST_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HW_HOST_0_READ_MASK                     _MK_MASK_CONST(0xf)
#define USB2_CONTROLLER_2_USB2D_HW_HOST_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HW_HOST_0_NPORT_SHIFT                   _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_2_USB2D_HW_HOST_0_NPORT_FIELD                   _MK_FIELD_CONST(0x7, USB2_CONTROLLER_2_USB2D_HW_HOST_0_NPORT_SHIFT)
#define USB2_CONTROLLER_2_USB2D_HW_HOST_0_NPORT_RANGE                   3:1
#define USB2_CONTROLLER_2_USB2D_HW_HOST_0_NPORT_WOFFSET                 0x0
#define USB2_CONTROLLER_2_USB2D_HW_HOST_0_NPORT_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HW_HOST_0_NPORT_DEFAULT_MASK                    _MK_MASK_CONST(0x7)
#define USB2_CONTROLLER_2_USB2D_HW_HOST_0_NPORT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HW_HOST_0_NPORT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_HW_HOST_0_HC_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_2_USB2D_HW_HOST_0_HC_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_HW_HOST_0_HC_SHIFT)
#define USB2_CONTROLLER_2_USB2D_HW_HOST_0_HC_RANGE                      0:0
#define USB2_CONTROLLER_2_USB2D_HW_HOST_0_HC_WOFFSET                    0x0
#define USB2_CONTROLLER_2_USB2D_HW_HOST_0_HC_DEFAULT                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_HW_HOST_0_HC_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_HW_HOST_0_HC_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HW_HOST_0_HC_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register USB2_CONTROLLER_2_USB2D_HW_DEVICE_0  
#define USB2_CONTROLLER_2_USB2D_HW_DEVICE_0                     _MK_ADDR_CONST(0xc)
#define USB2_CONTROLLER_2_USB2D_HW_DEVICE_0_SECURE                      0x0
#define USB2_CONTROLLER_2_USB2D_HW_DEVICE_0_WORD_COUNT                  0x1
#define USB2_CONTROLLER_2_USB2D_HW_DEVICE_0_RESET_VAL                   _MK_MASK_CONST(0x21)
#define USB2_CONTROLLER_2_USB2D_HW_DEVICE_0_RESET_MASK                  _MK_MASK_CONST(0x3f)
#define USB2_CONTROLLER_2_USB2D_HW_DEVICE_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HW_DEVICE_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HW_DEVICE_0_READ_MASK                   _MK_MASK_CONST(0x3f)
#define USB2_CONTROLLER_2_USB2D_HW_DEVICE_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HW_DEVICE_0_DEVEP_SHIFT                 _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_2_USB2D_HW_DEVICE_0_DEVEP_FIELD                 _MK_FIELD_CONST(0x1f, USB2_CONTROLLER_2_USB2D_HW_DEVICE_0_DEVEP_SHIFT)
#define USB2_CONTROLLER_2_USB2D_HW_DEVICE_0_DEVEP_RANGE                 5:1
#define USB2_CONTROLLER_2_USB2D_HW_DEVICE_0_DEVEP_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_HW_DEVICE_0_DEVEP_DEFAULT                       _MK_MASK_CONST(0x10)
#define USB2_CONTROLLER_2_USB2D_HW_DEVICE_0_DEVEP_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define USB2_CONTROLLER_2_USB2D_HW_DEVICE_0_DEVEP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HW_DEVICE_0_DEVEP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_HW_DEVICE_0_DC_SHIFT                    _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_2_USB2D_HW_DEVICE_0_DC_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_HW_DEVICE_0_DC_SHIFT)
#define USB2_CONTROLLER_2_USB2D_HW_DEVICE_0_DC_RANGE                    0:0
#define USB2_CONTROLLER_2_USB2D_HW_DEVICE_0_DC_WOFFSET                  0x0
#define USB2_CONTROLLER_2_USB2D_HW_DEVICE_0_DC_DEFAULT                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_HW_DEVICE_0_DC_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_HW_DEVICE_0_DC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HW_DEVICE_0_DC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register USB2_CONTROLLER_2_USB2D_HW_TXBUF_0  
#define USB2_CONTROLLER_2_USB2D_HW_TXBUF_0                      _MK_ADDR_CONST(0x10)
#define USB2_CONTROLLER_2_USB2D_HW_TXBUF_0_SECURE                       0x0
#define USB2_CONTROLLER_2_USB2D_HW_TXBUF_0_WORD_COUNT                   0x1
#define USB2_CONTROLLER_2_USB2D_HW_TXBUF_0_RESET_VAL                    _MK_MASK_CONST(0x70b08)
#define USB2_CONTROLLER_2_USB2D_HW_TXBUF_0_RESET_MASK                   _MK_MASK_CONST(0xffffff)
#define USB2_CONTROLLER_2_USB2D_HW_TXBUF_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HW_TXBUF_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HW_TXBUF_0_READ_MASK                    _MK_MASK_CONST(0xffffff)
#define USB2_CONTROLLER_2_USB2D_HW_TXBUF_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HW_TXBUF_0_TXCHANADD_SHIFT                      _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_2_USB2D_HW_TXBUF_0_TXCHANADD_FIELD                      _MK_FIELD_CONST(0xff, USB2_CONTROLLER_2_USB2D_HW_TXBUF_0_TXCHANADD_SHIFT)
#define USB2_CONTROLLER_2_USB2D_HW_TXBUF_0_TXCHANADD_RANGE                      23:16
#define USB2_CONTROLLER_2_USB2D_HW_TXBUF_0_TXCHANADD_WOFFSET                    0x0
#define USB2_CONTROLLER_2_USB2D_HW_TXBUF_0_TXCHANADD_DEFAULT                    _MK_MASK_CONST(0x7)
#define USB2_CONTROLLER_2_USB2D_HW_TXBUF_0_TXCHANADD_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define USB2_CONTROLLER_2_USB2D_HW_TXBUF_0_TXCHANADD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HW_TXBUF_0_TXCHANADD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_HW_TXBUF_0_TXADD_SHIFT                  _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_2_USB2D_HW_TXBUF_0_TXADD_FIELD                  _MK_FIELD_CONST(0xff, USB2_CONTROLLER_2_USB2D_HW_TXBUF_0_TXADD_SHIFT)
#define USB2_CONTROLLER_2_USB2D_HW_TXBUF_0_TXADD_RANGE                  15:8
#define USB2_CONTROLLER_2_USB2D_HW_TXBUF_0_TXADD_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_HW_TXBUF_0_TXADD_DEFAULT                        _MK_MASK_CONST(0xb)
#define USB2_CONTROLLER_2_USB2D_HW_TXBUF_0_TXADD_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define USB2_CONTROLLER_2_USB2D_HW_TXBUF_0_TXADD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HW_TXBUF_0_TXADD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_HW_TXBUF_0_TCBURST_SHIFT                        _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_2_USB2D_HW_TXBUF_0_TCBURST_FIELD                        _MK_FIELD_CONST(0xff, USB2_CONTROLLER_2_USB2D_HW_TXBUF_0_TCBURST_SHIFT)
#define USB2_CONTROLLER_2_USB2D_HW_TXBUF_0_TCBURST_RANGE                        7:0
#define USB2_CONTROLLER_2_USB2D_HW_TXBUF_0_TCBURST_WOFFSET                      0x0
#define USB2_CONTROLLER_2_USB2D_HW_TXBUF_0_TCBURST_DEFAULT                      _MK_MASK_CONST(0x8)
#define USB2_CONTROLLER_2_USB2D_HW_TXBUF_0_TCBURST_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define USB2_CONTROLLER_2_USB2D_HW_TXBUF_0_TCBURST_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HW_TXBUF_0_TCBURST_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register USB2_CONTROLLER_2_USB2D_HW_RXBUF_0  
#define USB2_CONTROLLER_2_USB2D_HW_RXBUF_0                      _MK_ADDR_CONST(0x14)
#define USB2_CONTROLLER_2_USB2D_HW_RXBUF_0_SECURE                       0x0
#define USB2_CONTROLLER_2_USB2D_HW_RXBUF_0_WORD_COUNT                   0x1
#define USB2_CONTROLLER_2_USB2D_HW_RXBUF_0_RESET_VAL                    _MK_MASK_CONST(0x708)
#define USB2_CONTROLLER_2_USB2D_HW_RXBUF_0_RESET_MASK                   _MK_MASK_CONST(0xffff)
#define USB2_CONTROLLER_2_USB2D_HW_RXBUF_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HW_RXBUF_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HW_RXBUF_0_READ_MASK                    _MK_MASK_CONST(0xffff)
#define USB2_CONTROLLER_2_USB2D_HW_RXBUF_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HW_RXBUF_0_RXADD_SHIFT                  _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_2_USB2D_HW_RXBUF_0_RXADD_FIELD                  _MK_FIELD_CONST(0xff, USB2_CONTROLLER_2_USB2D_HW_RXBUF_0_RXADD_SHIFT)
#define USB2_CONTROLLER_2_USB2D_HW_RXBUF_0_RXADD_RANGE                  15:8
#define USB2_CONTROLLER_2_USB2D_HW_RXBUF_0_RXADD_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_HW_RXBUF_0_RXADD_DEFAULT                        _MK_MASK_CONST(0x7)
#define USB2_CONTROLLER_2_USB2D_HW_RXBUF_0_RXADD_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define USB2_CONTROLLER_2_USB2D_HW_RXBUF_0_RXADD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HW_RXBUF_0_RXADD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_HW_RXBUF_0_RXBURST_SHIFT                        _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_2_USB2D_HW_RXBUF_0_RXBURST_FIELD                        _MK_FIELD_CONST(0xff, USB2_CONTROLLER_2_USB2D_HW_RXBUF_0_RXBURST_SHIFT)
#define USB2_CONTROLLER_2_USB2D_HW_RXBUF_0_RXBURST_RANGE                        7:0
#define USB2_CONTROLLER_2_USB2D_HW_RXBUF_0_RXBURST_WOFFSET                      0x0
#define USB2_CONTROLLER_2_USB2D_HW_RXBUF_0_RXBURST_DEFAULT                      _MK_MASK_CONST(0x8)
#define USB2_CONTROLLER_2_USB2D_HW_RXBUF_0_RXBURST_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define USB2_CONTROLLER_2_USB2D_HW_RXBUF_0_RXBURST_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HW_RXBUF_0_RXBURST_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register USB2_CONTROLLER_2_USB2D_CAPLENGTH_0  
#define USB2_CONTROLLER_2_USB2D_CAPLENGTH_0                     _MK_ADDR_CONST(0x100)
#define USB2_CONTROLLER_2_USB2D_CAPLENGTH_0_SECURE                      0x0
#define USB2_CONTROLLER_2_USB2D_CAPLENGTH_0_WORD_COUNT                  0x1
#define USB2_CONTROLLER_2_USB2D_CAPLENGTH_0_RESET_VAL                   _MK_MASK_CONST(0x40)
#define USB2_CONTROLLER_2_USB2D_CAPLENGTH_0_RESET_MASK                  _MK_MASK_CONST(0xff)
#define USB2_CONTROLLER_2_USB2D_CAPLENGTH_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_CAPLENGTH_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_CAPLENGTH_0_READ_MASK                   _MK_MASK_CONST(0xff)
#define USB2_CONTROLLER_2_USB2D_CAPLENGTH_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_CAPLENGTH_0_CAPLENGTH_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_2_USB2D_CAPLENGTH_0_CAPLENGTH_FIELD                     _MK_FIELD_CONST(0xff, USB2_CONTROLLER_2_USB2D_CAPLENGTH_0_CAPLENGTH_SHIFT)
#define USB2_CONTROLLER_2_USB2D_CAPLENGTH_0_CAPLENGTH_RANGE                     7:0
#define USB2_CONTROLLER_2_USB2D_CAPLENGTH_0_CAPLENGTH_WOFFSET                   0x0
#define USB2_CONTROLLER_2_USB2D_CAPLENGTH_0_CAPLENGTH_DEFAULT                   _MK_MASK_CONST(0x40)
#define USB2_CONTROLLER_2_USB2D_CAPLENGTH_0_CAPLENGTH_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define USB2_CONTROLLER_2_USB2D_CAPLENGTH_0_CAPLENGTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_CAPLENGTH_0_CAPLENGTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register USB2_CONTROLLER_2_USB2D_HCIVERSON_0  
#define USB2_CONTROLLER_2_USB2D_HCIVERSON_0                     _MK_ADDR_CONST(0x102)
#define USB2_CONTROLLER_2_USB2D_HCIVERSON_0_SECURE                      0x0
#define USB2_CONTROLLER_2_USB2D_HCIVERSON_0_WORD_COUNT                  0x1
#define USB2_CONTROLLER_2_USB2D_HCIVERSON_0_RESET_VAL                   _MK_MASK_CONST(0x100)
#define USB2_CONTROLLER_2_USB2D_HCIVERSON_0_RESET_MASK                  _MK_MASK_CONST(0xffff)
#define USB2_CONTROLLER_2_USB2D_HCIVERSON_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HCIVERSON_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HCIVERSON_0_READ_MASK                   _MK_MASK_CONST(0xffff)
#define USB2_CONTROLLER_2_USB2D_HCIVERSON_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HCIVERSON_0_HCIVERSION_SHIFT                    _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_2_USB2D_HCIVERSON_0_HCIVERSION_FIELD                    _MK_FIELD_CONST(0xffff, USB2_CONTROLLER_2_USB2D_HCIVERSON_0_HCIVERSION_SHIFT)
#define USB2_CONTROLLER_2_USB2D_HCIVERSON_0_HCIVERSION_RANGE                    15:0
#define USB2_CONTROLLER_2_USB2D_HCIVERSON_0_HCIVERSION_WOFFSET                  0x0
#define USB2_CONTROLLER_2_USB2D_HCIVERSON_0_HCIVERSION_DEFAULT                  _MK_MASK_CONST(0x100)
#define USB2_CONTROLLER_2_USB2D_HCIVERSON_0_HCIVERSION_DEFAULT_MASK                     _MK_MASK_CONST(0xffff)
#define USB2_CONTROLLER_2_USB2D_HCIVERSON_0_HCIVERSION_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HCIVERSON_0_HCIVERSION_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register USB2_CONTROLLER_2_USB2D_HCSPARAMS_0  
#define USB2_CONTROLLER_2_USB2D_HCSPARAMS_0                     _MK_ADDR_CONST(0x104)
#define USB2_CONTROLLER_2_USB2D_HCSPARAMS_0_SECURE                      0x0
#define USB2_CONTROLLER_2_USB2D_HCSPARAMS_0_WORD_COUNT                  0x1
#define USB2_CONTROLLER_2_USB2D_HCSPARAMS_0_RESET_VAL                   _MK_MASK_CONST(0x1100011)
#define USB2_CONTROLLER_2_USB2D_HCSPARAMS_0_RESET_MASK                  _MK_MASK_CONST(0xff0ff1f)
#define USB2_CONTROLLER_2_USB2D_HCSPARAMS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HCSPARAMS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HCSPARAMS_0_READ_MASK                   _MK_MASK_CONST(0xff0ff1f)
#define USB2_CONTROLLER_2_USB2D_HCSPARAMS_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HCSPARAMS_0_N_TT_SHIFT                  _MK_SHIFT_CONST(24)
#define USB2_CONTROLLER_2_USB2D_HCSPARAMS_0_N_TT_FIELD                  _MK_FIELD_CONST(0xf, USB2_CONTROLLER_2_USB2D_HCSPARAMS_0_N_TT_SHIFT)
#define USB2_CONTROLLER_2_USB2D_HCSPARAMS_0_N_TT_RANGE                  27:24
#define USB2_CONTROLLER_2_USB2D_HCSPARAMS_0_N_TT_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_HCSPARAMS_0_N_TT_DEFAULT                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_HCSPARAMS_0_N_TT_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define USB2_CONTROLLER_2_USB2D_HCSPARAMS_0_N_TT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HCSPARAMS_0_N_TT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_HCSPARAMS_0_N_PTT_SHIFT                 _MK_SHIFT_CONST(20)
#define USB2_CONTROLLER_2_USB2D_HCSPARAMS_0_N_PTT_FIELD                 _MK_FIELD_CONST(0xf, USB2_CONTROLLER_2_USB2D_HCSPARAMS_0_N_PTT_SHIFT)
#define USB2_CONTROLLER_2_USB2D_HCSPARAMS_0_N_PTT_RANGE                 23:20
#define USB2_CONTROLLER_2_USB2D_HCSPARAMS_0_N_PTT_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_HCSPARAMS_0_N_PTT_DEFAULT                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_HCSPARAMS_0_N_PTT_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define USB2_CONTROLLER_2_USB2D_HCSPARAMS_0_N_PTT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HCSPARAMS_0_N_PTT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_HCSPARAMS_0_N_CC_SHIFT                  _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_2_USB2D_HCSPARAMS_0_N_CC_FIELD                  _MK_FIELD_CONST(0xf, USB2_CONTROLLER_2_USB2D_HCSPARAMS_0_N_CC_SHIFT)
#define USB2_CONTROLLER_2_USB2D_HCSPARAMS_0_N_CC_RANGE                  15:12
#define USB2_CONTROLLER_2_USB2D_HCSPARAMS_0_N_CC_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_HCSPARAMS_0_N_CC_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HCSPARAMS_0_N_CC_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define USB2_CONTROLLER_2_USB2D_HCSPARAMS_0_N_CC_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HCSPARAMS_0_N_CC_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_HCSPARAMS_0_N_PCC_SHIFT                 _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_2_USB2D_HCSPARAMS_0_N_PCC_FIELD                 _MK_FIELD_CONST(0xf, USB2_CONTROLLER_2_USB2D_HCSPARAMS_0_N_PCC_SHIFT)
#define USB2_CONTROLLER_2_USB2D_HCSPARAMS_0_N_PCC_RANGE                 11:8
#define USB2_CONTROLLER_2_USB2D_HCSPARAMS_0_N_PCC_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_HCSPARAMS_0_N_PCC_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HCSPARAMS_0_N_PCC_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define USB2_CONTROLLER_2_USB2D_HCSPARAMS_0_N_PCC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HCSPARAMS_0_N_PCC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_HCSPARAMS_0_PPC_SHIFT                   _MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_2_USB2D_HCSPARAMS_0_PPC_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_HCSPARAMS_0_PPC_SHIFT)
#define USB2_CONTROLLER_2_USB2D_HCSPARAMS_0_PPC_RANGE                   4:4
#define USB2_CONTROLLER_2_USB2D_HCSPARAMS_0_PPC_WOFFSET                 0x0
#define USB2_CONTROLLER_2_USB2D_HCSPARAMS_0_PPC_DEFAULT                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_HCSPARAMS_0_PPC_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_HCSPARAMS_0_PPC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HCSPARAMS_0_PPC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_HCSPARAMS_0_N_PORTS_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_2_USB2D_HCSPARAMS_0_N_PORTS_FIELD                       _MK_FIELD_CONST(0xf, USB2_CONTROLLER_2_USB2D_HCSPARAMS_0_N_PORTS_SHIFT)
#define USB2_CONTROLLER_2_USB2D_HCSPARAMS_0_N_PORTS_RANGE                       3:0
#define USB2_CONTROLLER_2_USB2D_HCSPARAMS_0_N_PORTS_WOFFSET                     0x0
#define USB2_CONTROLLER_2_USB2D_HCSPARAMS_0_N_PORTS_DEFAULT                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_HCSPARAMS_0_N_PORTS_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define USB2_CONTROLLER_2_USB2D_HCSPARAMS_0_N_PORTS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HCSPARAMS_0_N_PORTS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register USB2_CONTROLLER_2_USB2D_HCCPARAMS_0  
#define USB2_CONTROLLER_2_USB2D_HCCPARAMS_0                     _MK_ADDR_CONST(0x108)
#define USB2_CONTROLLER_2_USB2D_HCCPARAMS_0_SECURE                      0x0
#define USB2_CONTROLLER_2_USB2D_HCCPARAMS_0_WORD_COUNT                  0x1
#define USB2_CONTROLLER_2_USB2D_HCCPARAMS_0_RESET_VAL                   _MK_MASK_CONST(0x60006)
#define USB2_CONTROLLER_2_USB2D_HCCPARAMS_0_RESET_MASK                  _MK_MASK_CONST(0x6fff6)
#define USB2_CONTROLLER_2_USB2D_HCCPARAMS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HCCPARAMS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HCCPARAMS_0_READ_MASK                   _MK_MASK_CONST(0x6fff6)
#define USB2_CONTROLLER_2_USB2D_HCCPARAMS_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HCCPARAMS_0_PPC_SHIFT                   _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_2_USB2D_HCCPARAMS_0_PPC_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_HCCPARAMS_0_PPC_SHIFT)
#define USB2_CONTROLLER_2_USB2D_HCCPARAMS_0_PPC_RANGE                   18:18
#define USB2_CONTROLLER_2_USB2D_HCCPARAMS_0_PPC_WOFFSET                 0x0
#define USB2_CONTROLLER_2_USB2D_HCCPARAMS_0_PPC_DEFAULT                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_HCCPARAMS_0_PPC_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_HCCPARAMS_0_PPC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HCCPARAMS_0_PPC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_HCCPARAMS_0_LEN_SHIFT                   _MK_SHIFT_CONST(17)
#define USB2_CONTROLLER_2_USB2D_HCCPARAMS_0_LEN_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_HCCPARAMS_0_LEN_SHIFT)
#define USB2_CONTROLLER_2_USB2D_HCCPARAMS_0_LEN_RANGE                   17:17
#define USB2_CONTROLLER_2_USB2D_HCCPARAMS_0_LEN_WOFFSET                 0x0
#define USB2_CONTROLLER_2_USB2D_HCCPARAMS_0_LEN_DEFAULT                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_HCCPARAMS_0_LEN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_HCCPARAMS_0_LEN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HCCPARAMS_0_LEN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_HCCPARAMS_0_EECP_SHIFT                  _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_2_USB2D_HCCPARAMS_0_EECP_FIELD                  _MK_FIELD_CONST(0xff, USB2_CONTROLLER_2_USB2D_HCCPARAMS_0_EECP_SHIFT)
#define USB2_CONTROLLER_2_USB2D_HCCPARAMS_0_EECP_RANGE                  15:8
#define USB2_CONTROLLER_2_USB2D_HCCPARAMS_0_EECP_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_HCCPARAMS_0_EECP_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HCCPARAMS_0_EECP_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define USB2_CONTROLLER_2_USB2D_HCCPARAMS_0_EECP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HCCPARAMS_0_EECP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_HCCPARAMS_0_IST_SHIFT                   _MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_2_USB2D_HCCPARAMS_0_IST_FIELD                   _MK_FIELD_CONST(0xf, USB2_CONTROLLER_2_USB2D_HCCPARAMS_0_IST_SHIFT)
#define USB2_CONTROLLER_2_USB2D_HCCPARAMS_0_IST_RANGE                   7:4
#define USB2_CONTROLLER_2_USB2D_HCCPARAMS_0_IST_WOFFSET                 0x0
#define USB2_CONTROLLER_2_USB2D_HCCPARAMS_0_IST_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HCCPARAMS_0_IST_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define USB2_CONTROLLER_2_USB2D_HCCPARAMS_0_IST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HCCPARAMS_0_IST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_HCCPARAMS_0_ASP_SHIFT                   _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_2_USB2D_HCCPARAMS_0_ASP_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_HCCPARAMS_0_ASP_SHIFT)
#define USB2_CONTROLLER_2_USB2D_HCCPARAMS_0_ASP_RANGE                   2:2
#define USB2_CONTROLLER_2_USB2D_HCCPARAMS_0_ASP_WOFFSET                 0x0
#define USB2_CONTROLLER_2_USB2D_HCCPARAMS_0_ASP_DEFAULT                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_HCCPARAMS_0_ASP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_HCCPARAMS_0_ASP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HCCPARAMS_0_ASP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_HCCPARAMS_0_PFL_SHIFT                   _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_2_USB2D_HCCPARAMS_0_PFL_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_HCCPARAMS_0_PFL_SHIFT)
#define USB2_CONTROLLER_2_USB2D_HCCPARAMS_0_PFL_RANGE                   1:1
#define USB2_CONTROLLER_2_USB2D_HCCPARAMS_0_PFL_WOFFSET                 0x0
#define USB2_CONTROLLER_2_USB2D_HCCPARAMS_0_PFL_DEFAULT                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_HCCPARAMS_0_PFL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_HCCPARAMS_0_PFL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HCCPARAMS_0_PFL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register USB2_CONTROLLER_2_USB2D_DCIVERSION_0  
#define USB2_CONTROLLER_2_USB2D_DCIVERSION_0                    _MK_ADDR_CONST(0x120)
#define USB2_CONTROLLER_2_USB2D_DCIVERSION_0_SECURE                     0x0
#define USB2_CONTROLLER_2_USB2D_DCIVERSION_0_WORD_COUNT                         0x1
#define USB2_CONTROLLER_2_USB2D_DCIVERSION_0_RESET_VAL                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_DCIVERSION_0_RESET_MASK                         _MK_MASK_CONST(0xffff)
#define USB2_CONTROLLER_2_USB2D_DCIVERSION_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_DCIVERSION_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_DCIVERSION_0_READ_MASK                  _MK_MASK_CONST(0xffff)
#define USB2_CONTROLLER_2_USB2D_DCIVERSION_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_DCIVERSION_0_DCIVERSION_SHIFT                   _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_2_USB2D_DCIVERSION_0_DCIVERSION_FIELD                   _MK_FIELD_CONST(0xffff, USB2_CONTROLLER_2_USB2D_DCIVERSION_0_DCIVERSION_SHIFT)
#define USB2_CONTROLLER_2_USB2D_DCIVERSION_0_DCIVERSION_RANGE                   15:0
#define USB2_CONTROLLER_2_USB2D_DCIVERSION_0_DCIVERSION_WOFFSET                 0x0
#define USB2_CONTROLLER_2_USB2D_DCIVERSION_0_DCIVERSION_DEFAULT                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_DCIVERSION_0_DCIVERSION_DEFAULT_MASK                    _MK_MASK_CONST(0xffff)
#define USB2_CONTROLLER_2_USB2D_DCIVERSION_0_DCIVERSION_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_DCIVERSION_0_DCIVERSION_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register USB2_CONTROLLER_2_USB2D_DCCPARAMS_0  
#define USB2_CONTROLLER_2_USB2D_DCCPARAMS_0                     _MK_ADDR_CONST(0x124)
#define USB2_CONTROLLER_2_USB2D_DCCPARAMS_0_SECURE                      0x0
#define USB2_CONTROLLER_2_USB2D_DCCPARAMS_0_WORD_COUNT                  0x1
#define USB2_CONTROLLER_2_USB2D_DCCPARAMS_0_RESET_VAL                   _MK_MASK_CONST(0x1b0)
#define USB2_CONTROLLER_2_USB2D_DCCPARAMS_0_RESET_MASK                  _MK_MASK_CONST(0x1bf)
#define USB2_CONTROLLER_2_USB2D_DCCPARAMS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_DCCPARAMS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_DCCPARAMS_0_READ_MASK                   _MK_MASK_CONST(0x1bf)
#define USB2_CONTROLLER_2_USB2D_DCCPARAMS_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_DCCPARAMS_0_HC_SHIFT                    _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_2_USB2D_DCCPARAMS_0_HC_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_DCCPARAMS_0_HC_SHIFT)
#define USB2_CONTROLLER_2_USB2D_DCCPARAMS_0_HC_RANGE                    8:8
#define USB2_CONTROLLER_2_USB2D_DCCPARAMS_0_HC_WOFFSET                  0x0
#define USB2_CONTROLLER_2_USB2D_DCCPARAMS_0_HC_DEFAULT                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_DCCPARAMS_0_HC_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_DCCPARAMS_0_HC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_DCCPARAMS_0_HC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_DCCPARAMS_0_DC_SHIFT                    _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_2_USB2D_DCCPARAMS_0_DC_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_DCCPARAMS_0_DC_SHIFT)
#define USB2_CONTROLLER_2_USB2D_DCCPARAMS_0_DC_RANGE                    7:7
#define USB2_CONTROLLER_2_USB2D_DCCPARAMS_0_DC_WOFFSET                  0x0
#define USB2_CONTROLLER_2_USB2D_DCCPARAMS_0_DC_DEFAULT                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_DCCPARAMS_0_DC_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_DCCPARAMS_0_DC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_DCCPARAMS_0_DC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_DCCPARAMS_0_LEN_SHIFT                   _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_2_USB2D_DCCPARAMS_0_LEN_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_DCCPARAMS_0_LEN_SHIFT)
#define USB2_CONTROLLER_2_USB2D_DCCPARAMS_0_LEN_RANGE                   5:5
#define USB2_CONTROLLER_2_USB2D_DCCPARAMS_0_LEN_WOFFSET                 0x0
#define USB2_CONTROLLER_2_USB2D_DCCPARAMS_0_LEN_DEFAULT                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_DCCPARAMS_0_LEN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_DCCPARAMS_0_LEN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_DCCPARAMS_0_LEN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_DCCPARAMS_0_DEN_SHIFT                   _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_2_USB2D_DCCPARAMS_0_DEN_FIELD                   _MK_FIELD_CONST(0x1f, USB2_CONTROLLER_2_USB2D_DCCPARAMS_0_DEN_SHIFT)
#define USB2_CONTROLLER_2_USB2D_DCCPARAMS_0_DEN_RANGE                   4:0
#define USB2_CONTROLLER_2_USB2D_DCCPARAMS_0_DEN_WOFFSET                 0x0
#define USB2_CONTROLLER_2_USB2D_DCCPARAMS_0_DEN_DEFAULT                 _MK_MASK_CONST(0x10)
#define USB2_CONTROLLER_2_USB2D_DCCPARAMS_0_DEN_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define USB2_CONTROLLER_2_USB2D_DCCPARAMS_0_DEN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_DCCPARAMS_0_DEN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register USB2_CONTROLLER_2_USB2D_EXTSTS_0  
#define USB2_CONTROLLER_2_USB2D_EXTSTS_0                        _MK_ADDR_CONST(0x128)
#define USB2_CONTROLLER_2_USB2D_EXTSTS_0_SECURE                         0x0
#define USB2_CONTROLLER_2_USB2D_EXTSTS_0_WORD_COUNT                     0x1
#define USB2_CONTROLLER_2_USB2D_EXTSTS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_EXTSTS_0_RESET_MASK                     _MK_MASK_CONST(0x1f)
#define USB2_CONTROLLER_2_USB2D_EXTSTS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_EXTSTS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_EXTSTS_0_READ_MASK                      _MK_MASK_CONST(0x1f)
#define USB2_CONTROLLER_2_USB2D_EXTSTS_0_WRITE_MASK                     _MK_MASK_CONST(0x1e)
#define USB2_CONTROLLER_2_USB2D_EXTSTS_0_TI1_SHIFT                      _MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_2_USB2D_EXTSTS_0_TI1_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_EXTSTS_0_TI1_SHIFT)
#define USB2_CONTROLLER_2_USB2D_EXTSTS_0_TI1_RANGE                      4:4
#define USB2_CONTROLLER_2_USB2D_EXTSTS_0_TI1_WOFFSET                    0x0
#define USB2_CONTROLLER_2_USB2D_EXTSTS_0_TI1_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_EXTSTS_0_TI1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_EXTSTS_0_TI1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_EXTSTS_0_TI1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_EXTSTS_0_TI0_SHIFT                      _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_2_USB2D_EXTSTS_0_TI0_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_EXTSTS_0_TI0_SHIFT)
#define USB2_CONTROLLER_2_USB2D_EXTSTS_0_TI0_RANGE                      3:3
#define USB2_CONTROLLER_2_USB2D_EXTSTS_0_TI0_WOFFSET                    0x0
#define USB2_CONTROLLER_2_USB2D_EXTSTS_0_TI0_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_EXTSTS_0_TI0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_EXTSTS_0_TI0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_EXTSTS_0_TI0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_EXTSTS_0_UPA_SHIFT                      _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_2_USB2D_EXTSTS_0_UPA_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_EXTSTS_0_UPA_SHIFT)
#define USB2_CONTROLLER_2_USB2D_EXTSTS_0_UPA_RANGE                      2:2
#define USB2_CONTROLLER_2_USB2D_EXTSTS_0_UPA_WOFFSET                    0x0
#define USB2_CONTROLLER_2_USB2D_EXTSTS_0_UPA_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_EXTSTS_0_UPA_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_EXTSTS_0_UPA_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_EXTSTS_0_UPA_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_EXTSTS_0_UPA_DISABLE                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_EXTSTS_0_UPA_ENABLE                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_EXTSTS_0_UAI_SHIFT                      _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_2_USB2D_EXTSTS_0_UAI_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_EXTSTS_0_UAI_SHIFT)
#define USB2_CONTROLLER_2_USB2D_EXTSTS_0_UAI_RANGE                      1:1
#define USB2_CONTROLLER_2_USB2D_EXTSTS_0_UAI_WOFFSET                    0x0
#define USB2_CONTROLLER_2_USB2D_EXTSTS_0_UAI_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_EXTSTS_0_UAI_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_EXTSTS_0_UAI_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_EXTSTS_0_UAI_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_EXTSTS_0_UAI_DISABLE                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_EXTSTS_0_UAI_ENABLE                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_EXTSTS_0_NAKI_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_2_USB2D_EXTSTS_0_NAKI_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_EXTSTS_0_NAKI_SHIFT)
#define USB2_CONTROLLER_2_USB2D_EXTSTS_0_NAKI_RANGE                     0:0
#define USB2_CONTROLLER_2_USB2D_EXTSTS_0_NAKI_WOFFSET                   0x0
#define USB2_CONTROLLER_2_USB2D_EXTSTS_0_NAKI_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_EXTSTS_0_NAKI_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_EXTSTS_0_NAKI_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_EXTSTS_0_NAKI_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_EXTSTS_0_NAKI_DISABLE                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_EXTSTS_0_NAKI_ENABLE                    _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_2_USB2D_USBEXTINTR_0  
#define USB2_CONTROLLER_2_USB2D_USBEXTINTR_0                    _MK_ADDR_CONST(0x12c)
#define USB2_CONTROLLER_2_USB2D_USBEXTINTR_0_SECURE                     0x0
#define USB2_CONTROLLER_2_USB2D_USBEXTINTR_0_WORD_COUNT                         0x1
#define USB2_CONTROLLER_2_USB2D_USBEXTINTR_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBEXTINTR_0_RESET_MASK                         _MK_MASK_CONST(0x1f)
#define USB2_CONTROLLER_2_USB2D_USBEXTINTR_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBEXTINTR_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBEXTINTR_0_READ_MASK                  _MK_MASK_CONST(0x1f)
#define USB2_CONTROLLER_2_USB2D_USBEXTINTR_0_WRITE_MASK                         _MK_MASK_CONST(0x1f)
#define USB2_CONTROLLER_2_USB2D_USBEXTINTR_0_TIE1_SHIFT                 _MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_2_USB2D_USBEXTINTR_0_TIE1_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_USBEXTINTR_0_TIE1_SHIFT)
#define USB2_CONTROLLER_2_USB2D_USBEXTINTR_0_TIE1_RANGE                 4:4
#define USB2_CONTROLLER_2_USB2D_USBEXTINTR_0_TIE1_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_USBEXTINTR_0_TIE1_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBEXTINTR_0_TIE1_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_USBEXTINTR_0_TIE1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBEXTINTR_0_TIE1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_USBEXTINTR_0_TIE0_SHIFT                 _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_2_USB2D_USBEXTINTR_0_TIE0_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_USBEXTINTR_0_TIE0_SHIFT)
#define USB2_CONTROLLER_2_USB2D_USBEXTINTR_0_TIE0_RANGE                 3:3
#define USB2_CONTROLLER_2_USB2D_USBEXTINTR_0_TIE0_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_USBEXTINTR_0_TIE0_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBEXTINTR_0_TIE0_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_USBEXTINTR_0_TIE0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBEXTINTR_0_TIE0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_USBEXTINTR_0_UPIE_SHIFT                 _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_2_USB2D_USBEXTINTR_0_UPIE_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_USBEXTINTR_0_UPIE_SHIFT)
#define USB2_CONTROLLER_2_USB2D_USBEXTINTR_0_UPIE_RANGE                 2:2
#define USB2_CONTROLLER_2_USB2D_USBEXTINTR_0_UPIE_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_USBEXTINTR_0_UPIE_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBEXTINTR_0_UPIE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_USBEXTINTR_0_UPIE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBEXTINTR_0_UPIE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBEXTINTR_0_UPIE_DISABLE                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_USBEXTINTR_0_UPIE_ENABLE                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_USBEXTINTR_0_UAIE_SHIFT                 _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_2_USB2D_USBEXTINTR_0_UAIE_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_USBEXTINTR_0_UAIE_SHIFT)
#define USB2_CONTROLLER_2_USB2D_USBEXTINTR_0_UAIE_RANGE                 1:1
#define USB2_CONTROLLER_2_USB2D_USBEXTINTR_0_UAIE_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_USBEXTINTR_0_UAIE_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBEXTINTR_0_UAIE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_USBEXTINTR_0_UAIE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBEXTINTR_0_UAIE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBEXTINTR_0_UAIE_DISABLE                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_USBEXTINTR_0_UAIE_ENABLE                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_USBEXTINTR_0_NAKE_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_2_USB2D_USBEXTINTR_0_NAKE_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_USBEXTINTR_0_NAKE_SHIFT)
#define USB2_CONTROLLER_2_USB2D_USBEXTINTR_0_NAKE_RANGE                 0:0
#define USB2_CONTROLLER_2_USB2D_USBEXTINTR_0_NAKE_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_USBEXTINTR_0_NAKE_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBEXTINTR_0_NAKE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_USBEXTINTR_0_NAKE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBEXTINTR_0_NAKE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBEXTINTR_0_NAKE_DISABLE                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_USBEXTINTR_0_NAKE_ENABLE                        _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_2_USB2D_USBCMD_0  
#define USB2_CONTROLLER_2_USB2D_USBCMD_0                        _MK_ADDR_CONST(0x130)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_SECURE                         0x0
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_WORD_COUNT                     0x1
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_RESET_VAL                      _MK_MASK_CONST(0x80b00)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_RESET_MASK                     _MK_MASK_CONST(0xfffebff)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_READ_MASK                      _MK_MASK_CONST(0xfffebff)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_WRITE_MASK                     _MK_MASK_CONST(0xfffeb7f)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_HIRD_SHIFT                     _MK_SHIFT_CONST(24)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_HIRD_FIELD                     _MK_FIELD_CONST(0xf, USB2_CONTROLLER_2_USB2D_USBCMD_0_HIRD_SHIFT)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_HIRD_RANGE                     27:24
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_HIRD_WOFFSET                   0x0
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_HIRD_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_HIRD_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_HIRD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_HIRD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_USBCMD_0_ITC_SHIFT                      _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_ITC_FIELD                      _MK_FIELD_CONST(0xff, USB2_CONTROLLER_2_USB2D_USBCMD_0_ITC_SHIFT)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_ITC_RANGE                      23:16
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_ITC_WOFFSET                    0x0
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_ITC_DEFAULT                    _MK_MASK_CONST(0x8)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_ITC_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_ITC_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_ITC_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_ITC_IMMEDIATE                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_ITC_ONE_MF                     _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_ITC_TWO_MF                     _MK_ENUM_CONST(4)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_ITC_EIGHT_MF                   _MK_ENUM_CONST(8)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_ITC_SIXTEEN_MF                 _MK_ENUM_CONST(16)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_ITC_THIRTY_TWO_MF                      _MK_ENUM_CONST(32)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_ITC_SIXTY_FOUR_MF                      _MK_ENUM_CONST(64)

#define USB2_CONTROLLER_2_USB2D_USBCMD_0_FS2_SHIFT                      _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_FS2_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_USBCMD_0_FS2_SHIFT)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_FS2_RANGE                      15:15
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_FS2_WOFFSET                    0x0
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_FS2_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_FS2_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_FS2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_FS2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_USBCMD_0_FS1_FS0_SHIFT                  _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_FS1_FS0_FIELD                  _MK_FIELD_CONST(0x3, USB2_CONTROLLER_2_USB2D_USBCMD_0_FS1_FS0_SHIFT)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_FS1_FS0_RANGE                  3:2
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_FS1_FS0_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_FS1_FS0_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_FS1_FS0_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_FS1_FS0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_FS1_FS0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_USBCMD_0_SUTW_SHIFT                     _MK_SHIFT_CONST(13)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_SUTW_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_USBCMD_0_SUTW_SHIFT)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_SUTW_RANGE                     13:13
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_SUTW_WOFFSET                   0x0
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_SUTW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_SUTW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_SUTW_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_SUTW_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_SUTW_CLEAR                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_SUTW_SET                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_USBCMD_0_ATDTW_SHIFT                    _MK_SHIFT_CONST(14)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_ATDTW_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_USBCMD_0_ATDTW_SHIFT)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_ATDTW_RANGE                    14:14
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_ATDTW_WOFFSET                  0x0
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_ATDTW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_ATDTW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_ATDTW_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_ATDTW_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_ATDTW_CLEAR                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_ATDTW_SET                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_USBCMD_0_ASPE_SHIFT                     _MK_SHIFT_CONST(11)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_ASPE_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_USBCMD_0_ASPE_SHIFT)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_ASPE_RANGE                     11:11
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_ASPE_WOFFSET                   0x0
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_ASPE_DEFAULT                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_ASPE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_ASPE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_ASPE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_ASPE_DISABLE                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_ASPE_ENABLE                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_USBCMD_0_ASP1_ASP0_SHIFT                        _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_ASP1_ASP0_FIELD                        _MK_FIELD_CONST(0x3, USB2_CONTROLLER_2_USB2D_USBCMD_0_ASP1_ASP0_SHIFT)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_ASP1_ASP0_RANGE                        9:8
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_ASP1_ASP0_WOFFSET                      0x0
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_ASP1_ASP0_DEFAULT                      _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_ASP1_ASP0_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_ASP1_ASP0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_ASP1_ASP0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_USBCMD_0_LR_SHIFT                       _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_LR_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_USBCMD_0_LR_SHIFT)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_LR_RANGE                       7:7
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_LR_WOFFSET                     0x0
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_LR_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_LR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_LR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_LR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_USBCMD_0_IAA_SHIFT                      _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_IAA_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_USBCMD_0_IAA_SHIFT)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_IAA_RANGE                      6:6
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_IAA_WOFFSET                    0x0
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_IAA_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_IAA_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_IAA_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_IAA_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_IAA_CLEAR                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_IAA_SET                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_USBCMD_0_ASE_SHIFT                      _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_ASE_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_USBCMD_0_ASE_SHIFT)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_ASE_RANGE                      5:5
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_ASE_WOFFSET                    0x0
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_ASE_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_ASE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_ASE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_ASE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_ASE_DISABLE                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_ASE_ENABLE                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_USBCMD_0_PSE_SHIFT                      _MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_PSE_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_USBCMD_0_PSE_SHIFT)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_PSE_RANGE                      4:4
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_PSE_WOFFSET                    0x0
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_PSE_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_PSE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_PSE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_PSE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_PSE_DISABLE                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_PSE_ENABLE                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_USBCMD_0_RST_SHIFT                      _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_RST_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_USBCMD_0_RST_SHIFT)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_RST_RANGE                      1:1
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_RST_WOFFSET                    0x0
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_RST_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_RST_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_RST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_RST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_RST_CLEAR                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_RST_SET                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_USBCMD_0_RS_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_RS_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_USBCMD_0_RS_SHIFT)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_RS_RANGE                       0:0
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_RS_WOFFSET                     0x0
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_RS_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_RS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_RS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_RS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_RS_STOP                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_RS_RUN                 _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_2_USB2D_USBSTS_0  
#define USB2_CONTROLLER_2_USB2D_USBSTS_0                        _MK_ADDR_CONST(0x134)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_SECURE                         0x0
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_WORD_COUNT                     0x1
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_RESET_VAL                      _MK_MASK_CONST(0x1000)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_RESET_MASK                     _MK_MASK_CONST(0xfffff5ff)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_READ_MASK                      _MK_MASK_CONST(0xfffff5ff)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_WRITE_MASK                     _MK_MASK_CONST(0xffffd5ef)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_PPCI_SHIFT                     _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_PPCI_FIELD                     _MK_FIELD_CONST(0xffff, USB2_CONTROLLER_2_USB2D_USBSTS_0_PPCI_SHIFT)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_PPCI_RANGE                     31:16
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_PPCI_WOFFSET                   0x0
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_PPCI_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_PPCI_DEFAULT_MASK                      _MK_MASK_CONST(0xffff)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_PPCI_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_PPCI_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_USBSTS_0_AS_SHIFT                       _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_AS_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_USBSTS_0_AS_SHIFT)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_AS_RANGE                       15:15
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_AS_WOFFSET                     0x0
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_AS_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_AS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_AS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_AS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_AS_DISABLE                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_AS_ENABLE                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_USBSTS_0_PS_SHIFT                       _MK_SHIFT_CONST(14)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_PS_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_USBSTS_0_PS_SHIFT)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_PS_RANGE                       14:14
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_PS_WOFFSET                     0x0
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_PS_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_PS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_PS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_PS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_PS_DISABLE                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_PS_ENABLE                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_USBSTS_0_RCL_SHIFT                      _MK_SHIFT_CONST(13)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_RCL_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_USBSTS_0_RCL_SHIFT)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_RCL_RANGE                      13:13
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_RCL_WOFFSET                    0x0
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_RCL_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_RCL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_RCL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_RCL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_RCL_DISABLE                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_RCL_ENABLE                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_USBSTS_0_HCH_SHIFT                      _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_HCH_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_USBSTS_0_HCH_SHIFT)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_HCH_RANGE                      12:12
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_HCH_WOFFSET                    0x0
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_HCH_DEFAULT                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_HCH_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_HCH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_HCH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_HCH_UNHALTED                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_HCH_HALTED                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_USBSTS_0_ULPI_INT_SHIFT                 _MK_SHIFT_CONST(10)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_ULPI_INT_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_USBSTS_0_ULPI_INT_SHIFT)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_ULPI_INT_RANGE                 10:10
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_ULPI_INT_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_ULPI_INT_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_ULPI_INT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_ULPI_INT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_ULPI_INT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_ULPI_INT_NOT_ULPI_INT                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_ULPI_INT_ULPI_INT                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_USBSTS_0_SLI_SHIFT                      _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_SLI_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_USBSTS_0_SLI_SHIFT)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_SLI_RANGE                      8:8
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_SLI_WOFFSET                    0x0
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_SLI_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_SLI_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_SLI_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_SLI_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_SLI_NOTSUSPEND                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_SLI_SUSPENDED                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_USBSTS_0_SRI_SHIFT                      _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_SRI_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_USBSTS_0_SRI_SHIFT)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_SRI_RANGE                      7:7
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_SRI_WOFFSET                    0x0
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_SRI_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_SRI_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_SRI_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_SRI_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_SRI_SOF_NOT_RCVD                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_SRI_SOF_RCVD                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_USBSTS_0_URI_SHIFT                      _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_URI_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_USBSTS_0_URI_SHIFT)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_URI_RANGE                      6:6
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_URI_WOFFSET                    0x0
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_URI_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_URI_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_URI_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_URI_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_URI_NO_USB_RESET                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_URI_USB_RESET                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_USBSTS_0_AAI_SHIFT                      _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_AAI_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_USBSTS_0_AAI_SHIFT)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_AAI_RANGE                      5:5
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_AAI_WOFFSET                    0x0
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_AAI_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_AAI_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_AAI_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_AAI_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_AAI_NOT_ADVANCED                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_AAI_ADVANCED                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_USBSTS_0_SEI_SHIFT                      _MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_SEI_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_USBSTS_0_SEI_SHIFT)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_SEI_RANGE                      4:4
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_SEI_WOFFSET                    0x0
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_SEI_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_SEI_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_SEI_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_SEI_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_SEI_NO_ERROR                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_SEI_ERROR                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_USBSTS_0_FRI_SHIFT                      _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_FRI_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_USBSTS_0_FRI_SHIFT)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_FRI_RANGE                      3:3
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_FRI_WOFFSET                    0x0
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_FRI_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_FRI_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_FRI_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_FRI_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_FRI_NO_ROLLOVER                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_FRI_ROLLOVER                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_USBSTS_0_PCI_SHIFT                      _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_PCI_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_USBSTS_0_PCI_SHIFT)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_PCI_RANGE                      2:2
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_PCI_WOFFSET                    0x0
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_PCI_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_PCI_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_PCI_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_PCI_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_PCI_NO_PORT_CHANGE                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_PCI_PORT_CHANGE                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_USBSTS_0_UEI_SHIFT                      _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_UEI_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_USBSTS_0_UEI_SHIFT)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_UEI_RANGE                      1:1
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_UEI_WOFFSET                    0x0
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_UEI_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_UEI_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_UEI_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_UEI_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_UEI_NO_ERROR                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_UEI_ERROR                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_USBSTS_0_UI_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_UI_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_USBSTS_0_UI_SHIFT)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_UI_RANGE                       0:0
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_UI_WOFFSET                     0x0
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_UI_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_UI_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_UI_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_UI_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_UI_NO_INT                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_UI_INT                 _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_2_USB2D_USBINTR_0  
#define USB2_CONTROLLER_2_USB2D_USBINTR_0                       _MK_ADDR_CONST(0x138)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_SECURE                        0x0
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_WORD_COUNT                    0x1
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_RESET_MASK                    _MK_MASK_CONST(0xffff05ff)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_READ_MASK                     _MK_MASK_CONST(0xffff05ff)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_WRITE_MASK                    _MK_MASK_CONST(0xffff05ff)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_PPCE_SHIFT                    _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_PPCE_FIELD                    _MK_FIELD_CONST(0xffff, USB2_CONTROLLER_2_USB2D_USBINTR_0_PPCE_SHIFT)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_PPCE_RANGE                    31:16
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_PPCE_WOFFSET                  0x0
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_PPCE_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_PPCE_DEFAULT_MASK                     _MK_MASK_CONST(0xffff)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_PPCE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_PPCE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_USBINTR_0_ULPIE_SHIFT                   _MK_SHIFT_CONST(10)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_ULPIE_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_USBINTR_0_ULPIE_SHIFT)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_ULPIE_RANGE                   10:10
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_ULPIE_WOFFSET                 0x0
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_ULPIE_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_ULPIE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_ULPIE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_ULPIE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_ULPIE_DISABLE                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_ULPIE_ENABLE                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_USBINTR_0_SLE_SHIFT                     _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_SLE_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_USBINTR_0_SLE_SHIFT)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_SLE_RANGE                     8:8
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_SLE_WOFFSET                   0x0
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_SLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_SLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_SLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_SLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_SLE_DISABLE                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_SLE_ENABLE                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_USBINTR_0_SRE_SHIFT                     _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_SRE_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_USBINTR_0_SRE_SHIFT)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_SRE_RANGE                     7:7
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_SRE_WOFFSET                   0x0
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_SRE_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_SRE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_SRE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_SRE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_SRE_DISABLE                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_SRE_ENABLE                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_USBINTR_0_URE_SHIFT                     _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_URE_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_USBINTR_0_URE_SHIFT)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_URE_RANGE                     6:6
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_URE_WOFFSET                   0x0
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_URE_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_URE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_URE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_URE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_URE_DISABLE                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_URE_ENABLE                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_USBINTR_0_AAE_SHIFT                     _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_AAE_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_USBINTR_0_AAE_SHIFT)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_AAE_RANGE                     5:5
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_AAE_WOFFSET                   0x0
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_AAE_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_AAE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_AAE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_AAE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_AAE_DISABLE                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_AAE_ENABLE                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_USBINTR_0_SEE_SHIFT                     _MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_SEE_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_USBINTR_0_SEE_SHIFT)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_SEE_RANGE                     4:4
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_SEE_WOFFSET                   0x0
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_SEE_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_SEE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_SEE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_SEE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_SEE_DISABLE                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_SEE_ENABLE                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_USBINTR_0_FRE_SHIFT                     _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_FRE_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_USBINTR_0_FRE_SHIFT)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_FRE_RANGE                     3:3
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_FRE_WOFFSET                   0x0
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_FRE_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_FRE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_FRE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_FRE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_FRE_DISABLE                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_FRE_ENABLE                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_USBINTR_0_PCE_SHIFT                     _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_PCE_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_USBINTR_0_PCE_SHIFT)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_PCE_RANGE                     2:2
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_PCE_WOFFSET                   0x0
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_PCE_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_PCE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_PCE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_PCE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_PCE_DISABLE                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_PCE_ENABLE                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_USBINTR_0_UEE_SHIFT                     _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_UEE_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_USBINTR_0_UEE_SHIFT)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_UEE_RANGE                     1:1
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_UEE_WOFFSET                   0x0
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_UEE_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_UEE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_UEE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_UEE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_UEE_DISABLE                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_UEE_ENABLE                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_USBINTR_0_UE_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_UE_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_USBINTR_0_UE_SHIFT)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_UE_RANGE                      0:0
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_UE_WOFFSET                    0x0
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_UE_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_UE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_UE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_UE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_UE_DISABLE                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_UE_ENABLE                     _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_2_USB2D_FRINDEX_0  
#define USB2_CONTROLLER_2_USB2D_FRINDEX_0                       _MK_ADDR_CONST(0x13c)
#define USB2_CONTROLLER_2_USB2D_FRINDEX_0_SECURE                        0x0
#define USB2_CONTROLLER_2_USB2D_FRINDEX_0_WORD_COUNT                    0x1
#define USB2_CONTROLLER_2_USB2D_FRINDEX_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_FRINDEX_0_RESET_MASK                    _MK_MASK_CONST(0x3fff)
#define USB2_CONTROLLER_2_USB2D_FRINDEX_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_FRINDEX_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_FRINDEX_0_READ_MASK                     _MK_MASK_CONST(0x3fff)
#define USB2_CONTROLLER_2_USB2D_FRINDEX_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_FRINDEX_0_FRINDEX_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_2_USB2D_FRINDEX_0_FRINDEX_FIELD                 _MK_FIELD_CONST(0x3fff, USB2_CONTROLLER_2_USB2D_FRINDEX_0_FRINDEX_SHIFT)
#define USB2_CONTROLLER_2_USB2D_FRINDEX_0_FRINDEX_RANGE                 13:0
#define USB2_CONTROLLER_2_USB2D_FRINDEX_0_FRINDEX_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_FRINDEX_0_FRINDEX_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_FRINDEX_0_FRINDEX_DEFAULT_MASK                  _MK_MASK_CONST(0x3fff)
#define USB2_CONTROLLER_2_USB2D_FRINDEX_0_FRINDEX_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_FRINDEX_0_FRINDEX_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Reserved address 320 [0x140] 

// Register USB2_CONTROLLER_2_USB2D_PERIODICLISTBASE_0  
#define USB2_CONTROLLER_2_USB2D_PERIODICLISTBASE_0                      _MK_ADDR_CONST(0x144)
#define USB2_CONTROLLER_2_USB2D_PERIODICLISTBASE_0_SECURE                       0x0
#define USB2_CONTROLLER_2_USB2D_PERIODICLISTBASE_0_WORD_COUNT                   0x1
#define USB2_CONTROLLER_2_USB2D_PERIODICLISTBASE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_PERIODICLISTBASE_0_RESET_MASK                   _MK_MASK_CONST(0xfffff000)
#define USB2_CONTROLLER_2_USB2D_PERIODICLISTBASE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_PERIODICLISTBASE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_PERIODICLISTBASE_0_READ_MASK                    _MK_MASK_CONST(0xfffff000)
#define USB2_CONTROLLER_2_USB2D_PERIODICLISTBASE_0_WRITE_MASK                   _MK_MASK_CONST(0xfffff000)
#define USB2_CONTROLLER_2_USB2D_PERIODICLISTBASE_0_BASEADR_SHIFT                        _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_2_USB2D_PERIODICLISTBASE_0_BASEADR_FIELD                        _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_2_USB2D_PERIODICLISTBASE_0_BASEADR_SHIFT)
#define USB2_CONTROLLER_2_USB2D_PERIODICLISTBASE_0_BASEADR_RANGE                        31:12
#define USB2_CONTROLLER_2_USB2D_PERIODICLISTBASE_0_BASEADR_WOFFSET                      0x0
#define USB2_CONTROLLER_2_USB2D_PERIODICLISTBASE_0_BASEADR_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_PERIODICLISTBASE_0_BASEADR_DEFAULT_MASK                 _MK_MASK_CONST(0xfffff)
#define USB2_CONTROLLER_2_USB2D_PERIODICLISTBASE_0_BASEADR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_PERIODICLISTBASE_0_BASEADR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_PERIODICLISTBASE_0_USBADR_SHIFT                 _MK_SHIFT_CONST(25)
#define USB2_CONTROLLER_2_USB2D_PERIODICLISTBASE_0_USBADR_FIELD                 _MK_FIELD_CONST(0x7f, USB2_CONTROLLER_2_USB2D_PERIODICLISTBASE_0_USBADR_SHIFT)
#define USB2_CONTROLLER_2_USB2D_PERIODICLISTBASE_0_USBADR_RANGE                 31:25
#define USB2_CONTROLLER_2_USB2D_PERIODICLISTBASE_0_USBADR_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_PERIODICLISTBASE_0_USBADR_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_PERIODICLISTBASE_0_USBADR_DEFAULT_MASK                  _MK_MASK_CONST(0x7f)
#define USB2_CONTROLLER_2_USB2D_PERIODICLISTBASE_0_USBADR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_PERIODICLISTBASE_0_USBADR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_PERIODICLISTBASE_0_USBADRA_SHIFT                        _MK_SHIFT_CONST(24)
#define USB2_CONTROLLER_2_USB2D_PERIODICLISTBASE_0_USBADRA_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_PERIODICLISTBASE_0_USBADRA_SHIFT)
#define USB2_CONTROLLER_2_USB2D_PERIODICLISTBASE_0_USBADRA_RANGE                        24:24
#define USB2_CONTROLLER_2_USB2D_PERIODICLISTBASE_0_USBADRA_WOFFSET                      0x0
#define USB2_CONTROLLER_2_USB2D_PERIODICLISTBASE_0_USBADRA_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_PERIODICLISTBASE_0_USBADRA_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_PERIODICLISTBASE_0_USBADRA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_PERIODICLISTBASE_0_USBADRA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register USB2_CONTROLLER_2_USB2D_ASYNCLISTADDR_0  
#define USB2_CONTROLLER_2_USB2D_ASYNCLISTADDR_0                 _MK_ADDR_CONST(0x148)
#define USB2_CONTROLLER_2_USB2D_ASYNCLISTADDR_0_SECURE                  0x0
#define USB2_CONTROLLER_2_USB2D_ASYNCLISTADDR_0_WORD_COUNT                      0x1
#define USB2_CONTROLLER_2_USB2D_ASYNCLISTADDR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ASYNCLISTADDR_0_RESET_MASK                      _MK_MASK_CONST(0xffffffe0)
#define USB2_CONTROLLER_2_USB2D_ASYNCLISTADDR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ASYNCLISTADDR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ASYNCLISTADDR_0_READ_MASK                       _MK_MASK_CONST(0xffffffe0)
#define USB2_CONTROLLER_2_USB2D_ASYNCLISTADDR_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffe0)
#define USB2_CONTROLLER_2_USB2D_ASYNCLISTADDR_0_ASYBASE_SHIFT                   _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_2_USB2D_ASYNCLISTADDR_0_ASYBASE_FIELD                   _MK_FIELD_CONST(0x7ffffff, USB2_CONTROLLER_2_USB2D_ASYNCLISTADDR_0_ASYBASE_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ASYNCLISTADDR_0_ASYBASE_RANGE                   31:5
#define USB2_CONTROLLER_2_USB2D_ASYNCLISTADDR_0_ASYBASE_WOFFSET                 0x0
#define USB2_CONTROLLER_2_USB2D_ASYNCLISTADDR_0_ASYBASE_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ASYNCLISTADDR_0_ASYBASE_DEFAULT_MASK                    _MK_MASK_CONST(0x7ffffff)
#define USB2_CONTROLLER_2_USB2D_ASYNCLISTADDR_0_ASYBASE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ASYNCLISTADDR_0_ASYBASE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_ASYNCLISTADDR_0_EPBASE_SHIFT                    _MK_SHIFT_CONST(11)
#define USB2_CONTROLLER_2_USB2D_ASYNCLISTADDR_0_EPBASE_FIELD                    _MK_FIELD_CONST(0x1fffff, USB2_CONTROLLER_2_USB2D_ASYNCLISTADDR_0_EPBASE_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ASYNCLISTADDR_0_EPBASE_RANGE                    31:11
#define USB2_CONTROLLER_2_USB2D_ASYNCLISTADDR_0_EPBASE_WOFFSET                  0x0
#define USB2_CONTROLLER_2_USB2D_ASYNCLISTADDR_0_EPBASE_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ASYNCLISTADDR_0_EPBASE_DEFAULT_MASK                     _MK_MASK_CONST(0x1fffff)
#define USB2_CONTROLLER_2_USB2D_ASYNCLISTADDR_0_EPBASE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ASYNCLISTADDR_0_EPBASE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register USB2_CONTROLLER_2_USB2D_ASYNCTTSTS_0  
#define USB2_CONTROLLER_2_USB2D_ASYNCTTSTS_0                    _MK_ADDR_CONST(0x14c)
#define USB2_CONTROLLER_2_USB2D_ASYNCTTSTS_0_SECURE                     0x0
#define USB2_CONTROLLER_2_USB2D_ASYNCTTSTS_0_WORD_COUNT                         0x1
#define USB2_CONTROLLER_2_USB2D_ASYNCTTSTS_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ASYNCTTSTS_0_RESET_MASK                         _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_2_USB2D_ASYNCTTSTS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ASYNCTTSTS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ASYNCTTSTS_0_READ_MASK                  _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_2_USB2D_ASYNCTTSTS_0_WRITE_MASK                         _MK_MASK_CONST(0x2)
#define USB2_CONTROLLER_2_USB2D_ASYNCTTSTS_0_TTAC_SHIFT                 _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_2_USB2D_ASYNCTTSTS_0_TTAC_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ASYNCTTSTS_0_TTAC_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ASYNCTTSTS_0_TTAC_RANGE                 1:1
#define USB2_CONTROLLER_2_USB2D_ASYNCTTSTS_0_TTAC_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ASYNCTTSTS_0_TTAC_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ASYNCTTSTS_0_TTAC_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ASYNCTTSTS_0_TTAC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ASYNCTTSTS_0_TTAC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_ASYNCTTSTS_0_TTAS_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ASYNCTTSTS_0_TTAS_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ASYNCTTSTS_0_TTAS_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ASYNCTTSTS_0_TTAS_RANGE                 0:0
#define USB2_CONTROLLER_2_USB2D_ASYNCTTSTS_0_TTAS_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ASYNCTTSTS_0_TTAS_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ASYNCTTSTS_0_TTAS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ASYNCTTSTS_0_TTAS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ASYNCTTSTS_0_TTAS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register USB2_CONTROLLER_2_USB2D_BURSTSIZE_0  
#define USB2_CONTROLLER_2_USB2D_BURSTSIZE_0                     _MK_ADDR_CONST(0x150)
#define USB2_CONTROLLER_2_USB2D_BURSTSIZE_0_SECURE                      0x0
#define USB2_CONTROLLER_2_USB2D_BURSTSIZE_0_WORD_COUNT                  0x1
#define USB2_CONTROLLER_2_USB2D_BURSTSIZE_0_RESET_VAL                   _MK_MASK_CONST(0x808)
#define USB2_CONTROLLER_2_USB2D_BURSTSIZE_0_RESET_MASK                  _MK_MASK_CONST(0xffff)
#define USB2_CONTROLLER_2_USB2D_BURSTSIZE_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_BURSTSIZE_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_BURSTSIZE_0_READ_MASK                   _MK_MASK_CONST(0xffff)
#define USB2_CONTROLLER_2_USB2D_BURSTSIZE_0_WRITE_MASK                  _MK_MASK_CONST(0xffff)
#define USB2_CONTROLLER_2_USB2D_BURSTSIZE_0_TXPBURST_SHIFT                      _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_2_USB2D_BURSTSIZE_0_TXPBURST_FIELD                      _MK_FIELD_CONST(0xff, USB2_CONTROLLER_2_USB2D_BURSTSIZE_0_TXPBURST_SHIFT)
#define USB2_CONTROLLER_2_USB2D_BURSTSIZE_0_TXPBURST_RANGE                      15:8
#define USB2_CONTROLLER_2_USB2D_BURSTSIZE_0_TXPBURST_WOFFSET                    0x0
#define USB2_CONTROLLER_2_USB2D_BURSTSIZE_0_TXPBURST_DEFAULT                    _MK_MASK_CONST(0x8)
#define USB2_CONTROLLER_2_USB2D_BURSTSIZE_0_TXPBURST_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define USB2_CONTROLLER_2_USB2D_BURSTSIZE_0_TXPBURST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_BURSTSIZE_0_TXPBURST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_BURSTSIZE_0_RXPBURST_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_2_USB2D_BURSTSIZE_0_RXPBURST_FIELD                      _MK_FIELD_CONST(0xff, USB2_CONTROLLER_2_USB2D_BURSTSIZE_0_RXPBURST_SHIFT)
#define USB2_CONTROLLER_2_USB2D_BURSTSIZE_0_RXPBURST_RANGE                      7:0
#define USB2_CONTROLLER_2_USB2D_BURSTSIZE_0_RXPBURST_WOFFSET                    0x0
#define USB2_CONTROLLER_2_USB2D_BURSTSIZE_0_RXPBURST_DEFAULT                    _MK_MASK_CONST(0x8)
#define USB2_CONTROLLER_2_USB2D_BURSTSIZE_0_RXPBURST_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define USB2_CONTROLLER_2_USB2D_BURSTSIZE_0_RXPBURST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_BURSTSIZE_0_RXPBURST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register USB2_CONTROLLER_2_USB2D_TXFILLTUNING_0  
#define USB2_CONTROLLER_2_USB2D_TXFILLTUNING_0                  _MK_ADDR_CONST(0x154)
#define USB2_CONTROLLER_2_USB2D_TXFILLTUNING_0_SECURE                   0x0
#define USB2_CONTROLLER_2_USB2D_TXFILLTUNING_0_WORD_COUNT                       0x1
#define USB2_CONTROLLER_2_USB2D_TXFILLTUNING_0_RESET_VAL                        _MK_MASK_CONST(0x20000)
#define USB2_CONTROLLER_2_USB2D_TXFILLTUNING_0_RESET_MASK                       _MK_MASK_CONST(0x3f1fff)
#define USB2_CONTROLLER_2_USB2D_TXFILLTUNING_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_TXFILLTUNING_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_TXFILLTUNING_0_READ_MASK                        _MK_MASK_CONST(0x3f1fff)
#define USB2_CONTROLLER_2_USB2D_TXFILLTUNING_0_WRITE_MASK                       _MK_MASK_CONST(0x3f1fff)
#define USB2_CONTROLLER_2_USB2D_TXFILLTUNING_0_TXFIFOTHRES_SHIFT                        _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_2_USB2D_TXFILLTUNING_0_TXFIFOTHRES_FIELD                        _MK_FIELD_CONST(0x3f, USB2_CONTROLLER_2_USB2D_TXFILLTUNING_0_TXFIFOTHRES_SHIFT)
#define USB2_CONTROLLER_2_USB2D_TXFILLTUNING_0_TXFIFOTHRES_RANGE                        21:16
#define USB2_CONTROLLER_2_USB2D_TXFILLTUNING_0_TXFIFOTHRES_WOFFSET                      0x0
#define USB2_CONTROLLER_2_USB2D_TXFILLTUNING_0_TXFIFOTHRES_DEFAULT                      _MK_MASK_CONST(0x2)
#define USB2_CONTROLLER_2_USB2D_TXFILLTUNING_0_TXFIFOTHRES_DEFAULT_MASK                 _MK_MASK_CONST(0x3f)
#define USB2_CONTROLLER_2_USB2D_TXFILLTUNING_0_TXFIFOTHRES_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_TXFILLTUNING_0_TXFIFOTHRES_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_TXFILLTUNING_0_TXSCHHEALTH_SHIFT                        _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_2_USB2D_TXFILLTUNING_0_TXSCHHEALTH_FIELD                        _MK_FIELD_CONST(0x1f, USB2_CONTROLLER_2_USB2D_TXFILLTUNING_0_TXSCHHEALTH_SHIFT)
#define USB2_CONTROLLER_2_USB2D_TXFILLTUNING_0_TXSCHHEALTH_RANGE                        12:8
#define USB2_CONTROLLER_2_USB2D_TXFILLTUNING_0_TXSCHHEALTH_WOFFSET                      0x0
#define USB2_CONTROLLER_2_USB2D_TXFILLTUNING_0_TXSCHHEALTH_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_TXFILLTUNING_0_TXSCHHEALTH_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define USB2_CONTROLLER_2_USB2D_TXFILLTUNING_0_TXSCHHEALTH_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_TXFILLTUNING_0_TXSCHHEALTH_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_TXFILLTUNING_0_TXSCHOH_SHIFT                    _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_2_USB2D_TXFILLTUNING_0_TXSCHOH_FIELD                    _MK_FIELD_CONST(0xff, USB2_CONTROLLER_2_USB2D_TXFILLTUNING_0_TXSCHOH_SHIFT)
#define USB2_CONTROLLER_2_USB2D_TXFILLTUNING_0_TXSCHOH_RANGE                    7:0
#define USB2_CONTROLLER_2_USB2D_TXFILLTUNING_0_TXSCHOH_WOFFSET                  0x0
#define USB2_CONTROLLER_2_USB2D_TXFILLTUNING_0_TXSCHOH_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_TXFILLTUNING_0_TXSCHOH_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define USB2_CONTROLLER_2_USB2D_TXFILLTUNING_0_TXSCHOH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_TXFILLTUNING_0_TXSCHOH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Reserved address 344 [0x158] 

// Register USB2_CONTROLLER_2_USB2D_ICUSB_CTRL_0  
#define USB2_CONTROLLER_2_USB2D_ICUSB_CTRL_0                    _MK_ADDR_CONST(0x15c)
#define USB2_CONTROLLER_2_USB2D_ICUSB_CTRL_0_SECURE                     0x0
#define USB2_CONTROLLER_2_USB2D_ICUSB_CTRL_0_WORD_COUNT                         0x1
#define USB2_CONTROLLER_2_USB2D_ICUSB_CTRL_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ICUSB_CTRL_0_RESET_MASK                         _MK_MASK_CONST(0xf)
#define USB2_CONTROLLER_2_USB2D_ICUSB_CTRL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ICUSB_CTRL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ICUSB_CTRL_0_READ_MASK                  _MK_MASK_CONST(0xf)
#define USB2_CONTROLLER_2_USB2D_ICUSB_CTRL_0_WRITE_MASK                         _MK_MASK_CONST(0xf)
#define USB2_CONTROLLER_2_USB2D_ICUSB_CTRL_0_IC_ENB1_SHIFT                      _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_2_USB2D_ICUSB_CTRL_0_IC_ENB1_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ICUSB_CTRL_0_IC_ENB1_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ICUSB_CTRL_0_IC_ENB1_RANGE                      3:3
#define USB2_CONTROLLER_2_USB2D_ICUSB_CTRL_0_IC_ENB1_WOFFSET                    0x0
#define USB2_CONTROLLER_2_USB2D_ICUSB_CTRL_0_IC_ENB1_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ICUSB_CTRL_0_IC_ENB1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ICUSB_CTRL_0_IC_ENB1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ICUSB_CTRL_0_IC_ENB1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ICUSB_CTRL_0_IC_ENB1_DISABLE                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ICUSB_CTRL_0_IC_ENB1_ENABLE                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ICUSB_CTRL_0_IC_VDD1_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ICUSB_CTRL_0_IC_VDD1_FIELD                      _MK_FIELD_CONST(0x7, USB2_CONTROLLER_2_USB2D_ICUSB_CTRL_0_IC_VDD1_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ICUSB_CTRL_0_IC_VDD1_RANGE                      2:0
#define USB2_CONTROLLER_2_USB2D_ICUSB_CTRL_0_IC_VDD1_WOFFSET                    0x0
#define USB2_CONTROLLER_2_USB2D_ICUSB_CTRL_0_IC_VDD1_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ICUSB_CTRL_0_IC_VDD1_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define USB2_CONTROLLER_2_USB2D_ICUSB_CTRL_0_IC_VDD1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ICUSB_CTRL_0_IC_VDD1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0  
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0                 _MK_ADDR_CONST(0x160)
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_SECURE                  0x0
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_WORD_COUNT                      0x1
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_RESET_MASK                      _MK_MASK_CONST(0xefffffff)
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_READ_MASK                       _MK_MASK_CONST(0xefffffff)
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_WRITE_MASK                      _MK_MASK_CONST(0xe7ff00ff)
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_WAKEUP_SHIFT                       _MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_WAKEUP_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_WAKEUP_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_WAKEUP_RANGE                       31:31
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_WAKEUP_WOFFSET                     0x0
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_WAKEUP_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_WAKEUP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_WAKEUP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_WAKEUP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_WAKEUP_CLEAR                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_WAKEUP_SET                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_RUN_SHIFT                  _MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_RUN_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_RUN_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_RUN_RANGE                  30:30
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_RUN_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_RUN_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_RUN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_RUN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_RUN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_RUN_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_RUN_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_RD_WR_SHIFT                        _MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_RD_WR_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_RD_WR_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_RD_WR_RANGE                        29:29
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_RD_WR_WOFFSET                      0x0
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_RD_WR_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_RD_WR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_RD_WR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_RD_WR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_RD_WR_READ                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_RD_WR_WRITE                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_SYNC_STATE_SHIFT                   _MK_SHIFT_CONST(27)
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_SYNC_STATE_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_SYNC_STATE_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_SYNC_STATE_RANGE                   27:27
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_SYNC_STATE_WOFFSET                 0x0
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_SYNC_STATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_SYNC_STATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_SYNC_STATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_SYNC_STATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_SYNC_STATE_NOT_NORMAL                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_SYNC_STATE_NORMAL                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_PORT_SHIFT                 _MK_SHIFT_CONST(24)
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_PORT_FIELD                 _MK_FIELD_CONST(0x7, USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_PORT_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_PORT_RANGE                 26:24
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_PORT_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_PORT_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_PORT_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_PORT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_PORT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_REG_ADDR_SHIFT                     _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_REG_ADDR_FIELD                     _MK_FIELD_CONST(0xff, USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_REG_ADDR_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_REG_ADDR_RANGE                     23:16
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_REG_ADDR_WOFFSET                   0x0
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_REG_ADDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_REG_ADDR_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_REG_ADDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_REG_ADDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_DATA_RD_SHIFT                      _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_DATA_RD_FIELD                      _MK_FIELD_CONST(0xff, USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_DATA_RD_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_DATA_RD_RANGE                      15:8
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_DATA_RD_WOFFSET                    0x0
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_DATA_RD_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_DATA_RD_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_DATA_RD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_DATA_RD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_DATA_WR_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_DATA_WR_FIELD                      _MK_FIELD_CONST(0xff, USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_DATA_WR_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_DATA_WR_RANGE                      7:0
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_DATA_WR_WOFFSET                    0x0
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_DATA_WR_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_DATA_WR_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_DATA_WR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0_ULPI_DATA_WR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Reserved address 356 [0x164] 

// Reserved address 360 [0x168] 

// Reserved address 364 [0x16c] 

// Reserved address 368 [0x170] 

// Register USB2_CONTROLLER_2_USB2D_PORTSC1_0  
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0                       _MK_ADDR_CONST(0x174)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_SECURE                        0x0
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_WORD_COUNT                    0x1
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_RESET_VAL                     _MK_MASK_CONST(0x1004)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_WRITE_MASK                    _MK_MASK_CONST(0xfe7f134e)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_DA_SHIFT                      _MK_SHIFT_CONST(25)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_DA_FIELD                      _MK_FIELD_CONST(0x7f, USB2_CONTROLLER_2_USB2D_PORTSC1_0_DA_SHIFT)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_DA_RANGE                      31:25
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_DA_WOFFSET                    0x0
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_DA_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_DA_DEFAULT_MASK                       _MK_MASK_CONST(0x7f)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_DA_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_DA_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_SSTS_SHIFT                    _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_SSTS_FIELD                    _MK_FIELD_CONST(0x3, USB2_CONTROLLER_2_USB2D_PORTSC1_0_SSTS_SHIFT)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_SSTS_RANGE                    24:23
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_SSTS_WOFFSET                  0x0
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_SSTS_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_SSTS_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_SSTS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_SSTS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_SSTS_L1STATE_ENTERED                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_SSTS_NYET_PERIPH                      _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_SSTS_L1STATE_NOT_SUPPORTED                    _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_SSTS_PERIPH_NORESP_ERR                        _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_WKOC_SHIFT                    _MK_SHIFT_CONST(22)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_WKOC_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_PORTSC1_0_WKOC_SHIFT)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_WKOC_RANGE                    22:22
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_WKOC_WOFFSET                  0x0
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_WKOC_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_WKOC_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_WKOC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_WKOC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_WKOC_DISBLE                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_WKOC_ENABLE                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_WKDS_SHIFT                    _MK_SHIFT_CONST(21)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_WKDS_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_PORTSC1_0_WKDS_SHIFT)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_WKDS_RANGE                    21:21
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_WKDS_WOFFSET                  0x0
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_WKDS_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_WKDS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_WKDS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_WKDS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_WKDS_DISBLE                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_WKDS_ENABLE                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_WKCN_SHIFT                    _MK_SHIFT_CONST(20)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_WKCN_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_PORTSC1_0_WKCN_SHIFT)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_WKCN_RANGE                    20:20
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_WKCN_WOFFSET                  0x0
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_WKCN_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_WKCN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_WKCN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_WKCN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_WKCN_DISBLE                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_WKCN_ENABLE                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PTC_SHIFT                     _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PTC_FIELD                     _MK_FIELD_CONST(0xf, USB2_CONTROLLER_2_USB2D_PORTSC1_0_PTC_SHIFT)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PTC_RANGE                     19:16
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PTC_WOFFSET                   0x0
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PTC_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PTC_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PTC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PTC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PTC_NORMAL_OP                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PTC_TEST_J                    _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PTC_TEST_K                    _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PTC_TEST_SE0_NAK                      _MK_ENUM_CONST(3)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PTC_TEST_PKT                  _MK_ENUM_CONST(4)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PTC_TEST_FORCE_ENABLE                 _MK_ENUM_CONST(5)

#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PIC_SHIFT                     _MK_SHIFT_CONST(14)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PIC_FIELD                     _MK_FIELD_CONST(0x3, USB2_CONTROLLER_2_USB2D_PORTSC1_0_PIC_SHIFT)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PIC_RANGE                     15:14
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PIC_WOFFSET                   0x0
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PIC_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PIC_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PIC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PIC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PO_SHIFT                      _MK_SHIFT_CONST(13)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PO_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_PORTSC1_0_PO_SHIFT)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PO_RANGE                      13:13
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PO_WOFFSET                    0x0
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PO_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PO_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PO_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PO_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PP_SHIFT                      _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PP_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_PORTSC1_0_PP_SHIFT)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PP_RANGE                      12:12
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PP_WOFFSET                    0x0
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PP_DEFAULT                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PP_NOT_POWERED                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PP_POWERED                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_LS_SHIFT                      _MK_SHIFT_CONST(10)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_LS_FIELD                      _MK_FIELD_CONST(0x3, USB2_CONTROLLER_2_USB2D_PORTSC1_0_LS_SHIFT)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_LS_RANGE                      11:10
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_LS_WOFFSET                    0x0
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_LS_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_LS_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_LS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_LS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_LS_SE0                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_LS_J_STATE                    _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_LS_K_STATE                    _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_LS_UNDEFINED                  _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_SLP_SHIFT                     _MK_SHIFT_CONST(9)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_SLP_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_PORTSC1_0_SLP_SHIFT)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_SLP_RANGE                     9:9
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_SLP_WOFFSET                   0x0
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_SLP_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_SLP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_SLP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_SLP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PR_SHIFT                      _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PR_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_PORTSC1_0_PR_SHIFT)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PR_RANGE                      8:8
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PR_WOFFSET                    0x0
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PR_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PR_NOT_USB_RESET                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PR_USB_RESET                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_SUSP_SHIFT                    _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_SUSP_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_PORTSC1_0_SUSP_SHIFT)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_SUSP_RANGE                    7:7
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_SUSP_WOFFSET                  0x0
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_SUSP_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_SUSP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_SUSP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_SUSP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_SUSP_NOT_SUSPEND                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_SUSP_SUSPEND                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_FPR_SHIFT                     _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_FPR_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_PORTSC1_0_FPR_SHIFT)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_FPR_RANGE                     6:6
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_FPR_WOFFSET                   0x0
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_FPR_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_FPR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_FPR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_FPR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_FPR_NO_RESUME                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_FPR_RESUME                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OCC_SHIFT                     _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OCC_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_PORTSC1_0_OCC_SHIFT)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OCC_RANGE                     5:5
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OCC_WOFFSET                   0x0
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OCC_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OCC_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OCC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OCC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OCC_NO_CHANGE                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OCC_CHANGE                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OCA_SHIFT                     _MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OCA_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_PORTSC1_0_OCA_SHIFT)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OCA_RANGE                     4:4
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OCA_WOFFSET                   0x0
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OCA_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OCA_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OCA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OCA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OCA_NO_OVER_CURRENT                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OCA_OVER_CURRENT                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PEC_SHIFT                     _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PEC_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_PORTSC1_0_PEC_SHIFT)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PEC_RANGE                     3:3
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PEC_WOFFSET                   0x0
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PEC_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PEC_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PEC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PEC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PEC_NO_CHANGE                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PEC_CHANGE                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PE_SHIFT                      _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PE_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_PORTSC1_0_PE_SHIFT)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PE_RANGE                      2:2
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PE_WOFFSET                    0x0
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PE_DEFAULT                    _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PE_PORT_DISABLED                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_PE_PORT_ENABLED                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_CSC_SHIFT                     _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_CSC_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_PORTSC1_0_CSC_SHIFT)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_CSC_RANGE                     1:1
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_CSC_WOFFSET                   0x0
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_CSC_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_CSC_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_CSC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_CSC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_CSC_NO_CHANGE                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_CSC_CHANGE                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_CCS_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_CCS_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_PORTSC1_0_CCS_SHIFT)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_CCS_RANGE                     0:0
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_CCS_WOFFSET                   0x0
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_CCS_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_CCS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_CCS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_CCS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_CCS_NOT_CONNECTED                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_CCS_CONNECTED                 _MK_ENUM_CONST(1)


// Reserved address 376 [0x178] 

// Reserved address 380 [0x17c] 

// Reserved address 384 [0x180] 

// Reserved address 388 [0x184] 

// Reserved address 392 [0x188] 

// Reserved address 396 [0x18c] 

// Reserved address 400 [0x190] 

// Reserved address 404 [0x194] 

// Reserved address 408 [0x198] 

// Reserved address 412 [0x19c] 

// Reserved address 416 [0x1a0] 

// Reserved address 420 [0x1a4] 

// Reserved address 424 [0x1a8] 

// Reserved address 428 [0x1ac] 

// Reserved address 432 [0x1b0] 

// Register USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0  
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0                 _MK_ADDR_CONST(0x1b4)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_SECURE                  0x0
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_WORD_COUNT                      0x1
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_RESET_VAL                       _MK_MASK_CONST(0x6000000)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_RESET_MASK                      _MK_MASK_CONST(0xf6ffffff)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_READ_MASK                       _MK_MASK_CONST(0xfeffffff)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_WRITE_MASK                      _MK_MASK_CONST(0xf0fff001)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_PTS_SHIFT                       _MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_PTS_FIELD                       _MK_FIELD_CONST(0x7, USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_PTS_SHIFT)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_PTS_RANGE                       31:29
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_PTS_WOFFSET                     0x0
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_PTS_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_PTS_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_PTS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_PTS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_PTS_UTMI                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_PTS_RESERVED                    _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_PTS_ULPI                        _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_PTS_ICUSB_SER                   _MK_ENUM_CONST(3)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_PTS_HSIC                        _MK_ENUM_CONST(4)

#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_STS_SHIFT                       _MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_STS_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_STS_SHIFT)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_STS_RANGE                       28:28
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_STS_WOFFSET                     0x0
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_STS_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_STS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_STS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_STS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_STS_PARALLEL_IF                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_STS_SERIAL_IF                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_PTW_SHIFT                       _MK_SHIFT_CONST(27)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_PTW_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_PTW_SHIFT)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_PTW_RANGE                       27:27
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_PTW_WOFFSET                     0x0
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_PTW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_PTW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_PTW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_PTW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_PTW_EIGHT_BIT                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_PTW_RESERVED                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_PSPD_SHIFT                      _MK_SHIFT_CONST(25)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_PSPD_FIELD                      _MK_FIELD_CONST(0x3, USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_PSPD_SHIFT)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_PSPD_RANGE                      26:25
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_PSPD_WOFFSET                    0x0
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_PSPD_DEFAULT                    _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_PSPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_PSPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_PSPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_PSPD_FULL_SPEED                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_PSPD_LOW_SPEED                  _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_PSPD_HIGH_SPEED                 _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_PSPD_RESERVED                   _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_PFSC_SHIFT                      _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_PFSC_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_PFSC_SHIFT)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_PFSC_RANGE                      23:23
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_PFSC_WOFFSET                    0x0
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_PFSC_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_PFSC_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_PFSC_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_PFSC_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_PFSC_DONT_FORCE_FULL_SPEED                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_PFSC_FORCE_FULL_SPEED                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_PHCD_SHIFT                      _MK_SHIFT_CONST(22)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_PHCD_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_PHCD_SHIFT)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_PHCD_RANGE                      22:22
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_PHCD_WOFFSET                    0x0
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_PHCD_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_PHCD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_PHCD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_PHCD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_PHCD_DISABLE                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_PHCD_ENABLE                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_LPMX_SHIFT                      _MK_SHIFT_CONST(20)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_LPMX_FIELD                      _MK_FIELD_CONST(0x3, USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_LPMX_SHIFT)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_LPMX_RANGE                      21:20
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_LPMX_WOFFSET                    0x0
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_LPMX_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_LPMX_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_LPMX_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_LPMX_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_EPLPM_SHIFT                     _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_EPLPM_FIELD                     _MK_FIELD_CONST(0xf, USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_EPLPM_SHIFT)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_EPLPM_RANGE                     19:16
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_EPLPM_WOFFSET                   0x0
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_EPLPM_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_EPLPM_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_EPLPM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_EPLPM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_ASUS_SHIFT                      _MK_SHIFT_CONST(17)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_ASUS_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_ASUS_SHIFT)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_ASUS_RANGE                      17:17
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_ASUS_WOFFSET                    0x0
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_ASUS_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_ASUS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_ASUS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_ASUS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_ASUS_DISABLE                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_ASUS_ENABLE                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_STL_SHIFT                       _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_STL_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_STL_SHIFT)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_STL_RANGE                       16:16
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_STL_WOFFSET                     0x0
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_STL_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_STL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_STL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_STL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_STL_DISABLE                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_STL_ENABLE                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_LPMFRM_SHIFT                    _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_LPMFRM_FIELD                    _MK_FIELD_CONST(0xf, USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_LPMFRM_SHIFT)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_LPMFRM_RANGE                    15:12
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_LPMFRM_WOFFSET                  0x0
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_LPMFRM_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_LPMFRM_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_LPMFRM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_LPMFRM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_BA_SHIFT                        _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_BA_FIELD                        _MK_FIELD_CONST(0x7ff, USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_BA_SHIFT)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_BA_RANGE                        11:1
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_BA_WOFFSET                      0x0
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_BA_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_BA_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_BA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_BA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_NYT_ASUS_SHIFT                  _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_NYT_ASUS_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_NYT_ASUS_SHIFT)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_NYT_ASUS_RANGE                  0:0
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_NYT_ASUS_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_NYT_ASUS_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_NYT_ASUS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_NYT_ASUS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_NYT_ASUS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_NYT_ASUS_DISABLE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0_NYT_ASUS_ENABLE                 _MK_ENUM_CONST(1)


// Reserved address 440 [0x1b8] 

// Reserved address 444 [0x1bc] 

// Reserved address 448 [0x1c0] 

// Reserved address 452 [0x1c4] 

// Reserved address 456 [0x1c8] 

// Reserved address 460 [0x1cc] 

// Reserved address 464 [0x1d0] 

// Reserved address 468 [0x1d4] 

// Reserved address 472 [0x1d8] 

// Reserved address 476 [0x1dc] 

// Reserved address 480 [0x1e0] 

// Reserved address 484 [0x1e4] 

// Reserved address 488 [0x1e8] 

// Reserved address 492 [0x1ec] 

// Reserved address 496 [0x1f0] 

// Register USB2_CONTROLLER_2_USB2D_OTGSC_0  
#define USB2_CONTROLLER_2_USB2D_OTGSC_0                 _MK_ADDR_CONST(0x1f4)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_SECURE                  0x0
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_WORD_COUNT                      0x1
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_RESET_MASK                      _MK_MASK_CONST(0x7f7f7f3b)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_READ_MASK                       _MK_MASK_CONST(0x7f7f7f3b)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_WRITE_MASK                      _MK_MASK_CONST(0x7f7f003b)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_DPIE_SHIFT                      _MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_DPIE_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_OTGSC_0_DPIE_SHIFT)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_DPIE_RANGE                      30:30
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_DPIE_WOFFSET                    0x0
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_DPIE_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_DPIE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_DPIE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_DPIE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_DPIE_DISABLE                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_DPIE_ENABLE                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ONEMSE_SHIFT                    _MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ONEMSE_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_OTGSC_0_ONEMSE_SHIFT)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ONEMSE_RANGE                    29:29
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ONEMSE_WOFFSET                  0x0
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ONEMSE_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ONEMSE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ONEMSE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ONEMSE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ONEMSE_DISABLE                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ONEMSE_ENABLE                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_OTGSC_0_BSEIE_SHIFT                     _MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_BSEIE_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_OTGSC_0_BSEIE_SHIFT)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_BSEIE_RANGE                     28:28
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_BSEIE_WOFFSET                   0x0
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_BSEIE_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_BSEIE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_BSEIE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_BSEIE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_BSEIE_DISABLE                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_BSEIE_ENABLE                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_OTGSC_0_BSVIE_SHIFT                     _MK_SHIFT_CONST(27)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_BSVIE_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_OTGSC_0_BSVIE_SHIFT)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_BSVIE_RANGE                     27:27
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_BSVIE_WOFFSET                   0x0
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_BSVIE_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_BSVIE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_BSVIE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_BSVIE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_BSVIE_DISABLE                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_BSVIE_ENABLE                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ASVIE_SHIFT                     _MK_SHIFT_CONST(26)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ASVIE_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_OTGSC_0_ASVIE_SHIFT)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ASVIE_RANGE                     26:26
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ASVIE_WOFFSET                   0x0
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ASVIE_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ASVIE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ASVIE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ASVIE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ASVIE_DISABLE                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ASVIE_ENABLE                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_OTGSC_0_AVVIE_SHIFT                     _MK_SHIFT_CONST(25)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_AVVIE_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_OTGSC_0_AVVIE_SHIFT)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_AVVIE_RANGE                     25:25
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_AVVIE_WOFFSET                   0x0
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_AVVIE_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_AVVIE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_AVVIE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_AVVIE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_AVVIE_DISABLE                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_AVVIE_ENABLE                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_OTGSC_0_IDIE_SHIFT                      _MK_SHIFT_CONST(24)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_IDIE_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_OTGSC_0_IDIE_SHIFT)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_IDIE_RANGE                      24:24
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_IDIE_WOFFSET                    0x0
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_IDIE_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_IDIE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_IDIE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_IDIE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_IDIE_DISABLE                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_IDIE_ENABLE                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_OTGSC_0_DPIS_SHIFT                      _MK_SHIFT_CONST(22)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_DPIS_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_OTGSC_0_DPIS_SHIFT)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_DPIS_RANGE                      22:22
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_DPIS_WOFFSET                    0x0
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_DPIS_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_DPIS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_DPIS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_DPIS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_DPIS_INT_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_DPIS_INT_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ONEMSS_SHIFT                    _MK_SHIFT_CONST(21)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ONEMSS_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_OTGSC_0_ONEMSS_SHIFT)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ONEMSS_RANGE                    21:21
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ONEMSS_WOFFSET                  0x0
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ONEMSS_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ONEMSS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ONEMSS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ONEMSS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ONEMSS_INT_CLEAR                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ONEMSS_INT_SET                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_OTGSC_0_BSEIS_SHIFT                     _MK_SHIFT_CONST(20)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_BSEIS_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_OTGSC_0_BSEIS_SHIFT)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_BSEIS_RANGE                     20:20
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_BSEIS_WOFFSET                   0x0
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_BSEIS_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_BSEIS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_BSEIS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_BSEIS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_BSEIS_INT_CLEAR                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_BSEIS_INT_SET                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_OTGSC_0_BSVIS_SHIFT                     _MK_SHIFT_CONST(19)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_BSVIS_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_OTGSC_0_BSVIS_SHIFT)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_BSVIS_RANGE                     19:19
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_BSVIS_WOFFSET                   0x0
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_BSVIS_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_BSVIS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_BSVIS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_BSVIS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_BSVIS_INT_CLEAR                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_BSVIS_INT_SET                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ASVIS_SHIFT                     _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ASVIS_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_OTGSC_0_ASVIS_SHIFT)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ASVIS_RANGE                     18:18
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ASVIS_WOFFSET                   0x0
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ASVIS_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ASVIS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ASVIS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ASVIS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ASVIS_INT_CLEAR                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ASVIS_INT_SET                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_OTGSC_0_AVVIS_SHIFT                     _MK_SHIFT_CONST(17)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_AVVIS_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_OTGSC_0_AVVIS_SHIFT)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_AVVIS_RANGE                     17:17
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_AVVIS_WOFFSET                   0x0
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_AVVIS_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_AVVIS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_AVVIS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_AVVIS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_AVVIS_INT_CLEAR                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_AVVIS_INT_SET                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_OTGSC_0_IDIS_SHIFT                      _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_IDIS_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_OTGSC_0_IDIS_SHIFT)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_IDIS_RANGE                      16:16
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_IDIS_WOFFSET                    0x0
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_IDIS_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_IDIS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_IDIS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_IDIS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_IDIS_INT_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_IDIS_INT_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_OTGSC_0_DPS_SHIFT                       _MK_SHIFT_CONST(14)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_DPS_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_OTGSC_0_DPS_SHIFT)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_DPS_RANGE                       14:14
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_DPS_WOFFSET                     0x0
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_DPS_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_DPS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_DPS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_DPS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_DPS_STS_CLEAR                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_DPS_STS_SET                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ONEMST_SHIFT                    _MK_SHIFT_CONST(13)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ONEMST_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_OTGSC_0_ONEMST_SHIFT)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ONEMST_RANGE                    13:13
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ONEMST_WOFFSET                  0x0
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ONEMST_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ONEMST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ONEMST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ONEMST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ONEMST_STS_CLEAR                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ONEMST_STS_SET                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_OTGSC_0_BSE_SHIFT                       _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_BSE_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_OTGSC_0_BSE_SHIFT)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_BSE_RANGE                       12:12
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_BSE_WOFFSET                     0x0
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_BSE_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_BSE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_BSE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_BSE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_BSE_STS_CLEAR                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_BSE_STS_SET                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_OTGSC_0_BSV_SHIFT                       _MK_SHIFT_CONST(11)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_BSV_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_OTGSC_0_BSV_SHIFT)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_BSV_RANGE                       11:11
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_BSV_WOFFSET                     0x0
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_BSV_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_BSV_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_BSV_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_BSV_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_BSV_STS_CLEAR                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_BSV_STS_SET                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ASV_SHIFT                       _MK_SHIFT_CONST(10)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ASV_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_OTGSC_0_ASV_SHIFT)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ASV_RANGE                       10:10
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ASV_WOFFSET                     0x0
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ASV_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ASV_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ASV_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ASV_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ASV_STS_CLEAR                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ASV_STS_SET                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_OTGSC_0_AVV_SHIFT                       _MK_SHIFT_CONST(9)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_AVV_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_OTGSC_0_AVV_SHIFT)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_AVV_RANGE                       9:9
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_AVV_WOFFSET                     0x0
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_AVV_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_AVV_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_AVV_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_AVV_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_AVV_STS_CLEAR                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_AVV_STS_SET                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ID_SHIFT                        _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ID_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_OTGSC_0_ID_SHIFT)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ID_RANGE                        8:8
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ID_WOFFSET                      0x0
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ID_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ID_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ID_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ID_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ID_A_DEV                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_ID_B_DEV                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_OTGSC_0_IDPU_SHIFT                      _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_IDPU_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_OTGSC_0_IDPU_SHIFT)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_IDPU_RANGE                      5:5
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_IDPU_WOFFSET                    0x0
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_IDPU_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_IDPU_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_IDPU_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_IDPU_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_IDPU_CLEAR                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_IDPU_SET                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_OTGSC_0_DP_SHIFT                        _MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_DP_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_OTGSC_0_DP_SHIFT)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_DP_RANGE                        4:4
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_DP_WOFFSET                      0x0
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_DP_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_DP_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_DP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_DP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_DP_NO_DATA_PULSE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_DP_DATA_PULSE                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_OTGSC_0_OT_SHIFT                        _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_OT_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_OTGSC_0_OT_SHIFT)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_OT_RANGE                        3:3
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_OT_WOFFSET                      0x0
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_OT_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_OT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_OT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_OT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_OT_NO_OTG_TERM                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_OT_OTG_TERM                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_OTGSC_0_VC_SHIFT                        _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_VC_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_OTGSC_0_VC_SHIFT)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_VC_RANGE                        1:1
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_VC_WOFFSET                      0x0
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_VC_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_VC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_VC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_VC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_VC_NO_VBUS_CHRG                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_VC_VBUS_CHRG                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_OTGSC_0_VD_SHIFT                        _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_VD_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_OTGSC_0_VD_SHIFT)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_VD_RANGE                        0:0
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_VD_WOFFSET                      0x0
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_VD_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_VD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_VD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_VD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_VD_NO_VBUS_DISCHRG                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_OTGSC_0_VD_VBUS_DISCHRG                 _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_2_USB2D_USBMODE_0  
#define USB2_CONTROLLER_2_USB2D_USBMODE_0                       _MK_ADDR_CONST(0x1f8)
#define USB2_CONTROLLER_2_USB2D_USBMODE_0_SECURE                        0x0
#define USB2_CONTROLLER_2_USB2D_USBMODE_0_WORD_COUNT                    0x1
#define USB2_CONTROLLER_2_USB2D_USBMODE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBMODE_0_RESET_MASK                    _MK_MASK_CONST(0x803f)
#define USB2_CONTROLLER_2_USB2D_USBMODE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBMODE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBMODE_0_READ_MASK                     _MK_MASK_CONST(0x803f)
#define USB2_CONTROLLER_2_USB2D_USBMODE_0_WRITE_MASK                    _MK_MASK_CONST(0x8020)
#define USB2_CONTROLLER_2_USB2D_USBMODE_0_SRT_SHIFT                     _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_2_USB2D_USBMODE_0_SRT_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_USBMODE_0_SRT_SHIFT)
#define USB2_CONTROLLER_2_USB2D_USBMODE_0_SRT_RANGE                     15:15
#define USB2_CONTROLLER_2_USB2D_USBMODE_0_SRT_WOFFSET                   0x0
#define USB2_CONTROLLER_2_USB2D_USBMODE_0_SRT_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBMODE_0_SRT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_USBMODE_0_SRT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBMODE_0_SRT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_USBMODE_0_VBPS_SHIFT                    _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_2_USB2D_USBMODE_0_VBPS_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_USBMODE_0_VBPS_SHIFT)
#define USB2_CONTROLLER_2_USB2D_USBMODE_0_VBPS_RANGE                    5:5
#define USB2_CONTROLLER_2_USB2D_USBMODE_0_VBPS_WOFFSET                  0x0
#define USB2_CONTROLLER_2_USB2D_USBMODE_0_VBPS_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBMODE_0_VBPS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_USBMODE_0_VBPS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBMODE_0_VBPS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_USBMODE_0_SDIS_SHIFT                    _MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_2_USB2D_USBMODE_0_SDIS_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_USBMODE_0_SDIS_SHIFT)
#define USB2_CONTROLLER_2_USB2D_USBMODE_0_SDIS_RANGE                    4:4
#define USB2_CONTROLLER_2_USB2D_USBMODE_0_SDIS_WOFFSET                  0x0
#define USB2_CONTROLLER_2_USB2D_USBMODE_0_SDIS_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBMODE_0_SDIS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_USBMODE_0_SDIS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBMODE_0_SDIS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBMODE_0_SDIS_STREAM_ENABLE                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_USBMODE_0_SDIS_STREAM_DISABLE                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_USBMODE_0_SLOM_SHIFT                    _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_2_USB2D_USBMODE_0_SLOM_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_USBMODE_0_SLOM_SHIFT)
#define USB2_CONTROLLER_2_USB2D_USBMODE_0_SLOM_RANGE                    3:3
#define USB2_CONTROLLER_2_USB2D_USBMODE_0_SLOM_WOFFSET                  0x0
#define USB2_CONTROLLER_2_USB2D_USBMODE_0_SLOM_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBMODE_0_SLOM_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_USBMODE_0_SLOM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBMODE_0_SLOM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBMODE_0_SLOM_LOCKOUT_ON                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_USBMODE_0_SLOM_LOCKOUT_OFF                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_USBMODE_0_ES_SHIFT                      _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_2_USB2D_USBMODE_0_ES_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_USBMODE_0_ES_SHIFT)
#define USB2_CONTROLLER_2_USB2D_USBMODE_0_ES_RANGE                      2:2
#define USB2_CONTROLLER_2_USB2D_USBMODE_0_ES_WOFFSET                    0x0
#define USB2_CONTROLLER_2_USB2D_USBMODE_0_ES_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBMODE_0_ES_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_USBMODE_0_ES_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBMODE_0_ES_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBMODE_0_ES_LITTLE_ENDIAN                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_USBMODE_0_ES_RESERVED                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_USBMODE_0_CM_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_2_USB2D_USBMODE_0_CM_FIELD                      _MK_FIELD_CONST(0x3, USB2_CONTROLLER_2_USB2D_USBMODE_0_CM_SHIFT)
#define USB2_CONTROLLER_2_USB2D_USBMODE_0_CM_RANGE                      1:0
#define USB2_CONTROLLER_2_USB2D_USBMODE_0_CM_WOFFSET                    0x0
#define USB2_CONTROLLER_2_USB2D_USBMODE_0_CM_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBMODE_0_CM_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_2_USB2D_USBMODE_0_CM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBMODE_0_CM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_USBMODE_0_CM_IDLE                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_USBMODE_0_CM_RESERVED                   _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_2_USB2D_USBMODE_0_CM_DEVICE_MODE                        _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_2_USB2D_USBMODE_0_CM_HOST_MODE                  _MK_ENUM_CONST(3)


// Reserved address 508 [0x1fc] 

// Register USB2_CONTROLLER_2_USB2D_ENDPTNAK_0  
#define USB2_CONTROLLER_2_USB2D_ENDPTNAK_0                      _MK_ADDR_CONST(0x200)
#define USB2_CONTROLLER_2_USB2D_ENDPTNAK_0_SECURE                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTNAK_0_WORD_COUNT                   0x1
#define USB2_CONTROLLER_2_USB2D_ENDPTNAK_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTNAK_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_CONTROLLER_2_USB2D_ENDPTNAK_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTNAK_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTNAK_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define USB2_CONTROLLER_2_USB2D_ENDPTNAK_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_CONTROLLER_2_USB2D_ENDPTNAK_0_EPTN_SHIFT                   _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_2_USB2D_ENDPTNAK_0_EPTN_FIELD                   _MK_FIELD_CONST(0xffff, USB2_CONTROLLER_2_USB2D_ENDPTNAK_0_EPTN_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTNAK_0_EPTN_RANGE                   31:16
#define USB2_CONTROLLER_2_USB2D_ENDPTNAK_0_EPTN_WOFFSET                 0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTNAK_0_EPTN_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTNAK_0_EPTN_DEFAULT_MASK                    _MK_MASK_CONST(0xffff)
#define USB2_CONTROLLER_2_USB2D_ENDPTNAK_0_EPTN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTNAK_0_EPTN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTNAK_0_EPTN_CLEAR                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTNAK_0_EPTN_SET                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTNAK_0_EPRN_SHIFT                   _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTNAK_0_EPRN_FIELD                   _MK_FIELD_CONST(0xffff, USB2_CONTROLLER_2_USB2D_ENDPTNAK_0_EPRN_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTNAK_0_EPRN_RANGE                   15:0
#define USB2_CONTROLLER_2_USB2D_ENDPTNAK_0_EPRN_WOFFSET                 0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTNAK_0_EPRN_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTNAK_0_EPRN_DEFAULT_MASK                    _MK_MASK_CONST(0xffff)
#define USB2_CONTROLLER_2_USB2D_ENDPTNAK_0_EPRN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTNAK_0_EPRN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTNAK_0_EPRN_CLEAR                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTNAK_0_EPRN_SET                     _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_2_USB2D_ENDPTNAK_ENABLE_0  
#define USB2_CONTROLLER_2_USB2D_ENDPTNAK_ENABLE_0                       _MK_ADDR_CONST(0x204)
#define USB2_CONTROLLER_2_USB2D_ENDPTNAK_ENABLE_0_SECURE                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTNAK_ENABLE_0_WORD_COUNT                    0x1
#define USB2_CONTROLLER_2_USB2D_ENDPTNAK_ENABLE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTNAK_ENABLE_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define USB2_CONTROLLER_2_USB2D_ENDPTNAK_ENABLE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTNAK_ENABLE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTNAK_ENABLE_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define USB2_CONTROLLER_2_USB2D_ENDPTNAK_ENABLE_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define USB2_CONTROLLER_2_USB2D_ENDPTNAK_ENABLE_0_EPTNE_SHIFT                   _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_2_USB2D_ENDPTNAK_ENABLE_0_EPTNE_FIELD                   _MK_FIELD_CONST(0xffff, USB2_CONTROLLER_2_USB2D_ENDPTNAK_ENABLE_0_EPTNE_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTNAK_ENABLE_0_EPTNE_RANGE                   31:16
#define USB2_CONTROLLER_2_USB2D_ENDPTNAK_ENABLE_0_EPTNE_WOFFSET                 0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTNAK_ENABLE_0_EPTNE_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTNAK_ENABLE_0_EPTNE_DEFAULT_MASK                    _MK_MASK_CONST(0xffff)
#define USB2_CONTROLLER_2_USB2D_ENDPTNAK_ENABLE_0_EPTNE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTNAK_ENABLE_0_EPTNE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTNAK_ENABLE_0_EPTNE_DISABLE                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTNAK_ENABLE_0_EPTNE_ENABLE                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTNAK_ENABLE_0_EPRNE_SHIFT                   _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTNAK_ENABLE_0_EPRNE_FIELD                   _MK_FIELD_CONST(0xffff, USB2_CONTROLLER_2_USB2D_ENDPTNAK_ENABLE_0_EPRNE_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTNAK_ENABLE_0_EPRNE_RANGE                   15:0
#define USB2_CONTROLLER_2_USB2D_ENDPTNAK_ENABLE_0_EPRNE_WOFFSET                 0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTNAK_ENABLE_0_EPRNE_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTNAK_ENABLE_0_EPRNE_DEFAULT_MASK                    _MK_MASK_CONST(0xffff)
#define USB2_CONTROLLER_2_USB2D_ENDPTNAK_ENABLE_0_EPRNE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTNAK_ENABLE_0_EPRNE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTNAK_ENABLE_0_EPRNE_DISABLE                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTNAK_ENABLE_0_EPRNE_ENABLE                  _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0  
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0                        _MK_ADDR_CONST(0x208)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_SECURE                         0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_WORD_COUNT                     0x1
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_RESET_MASK                     _MK_MASK_CONST(0xffff)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_READ_MASK                      _MK_MASK_CONST(0xffff)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_WRITE_MASK                     _MK_MASK_CONST(0xffff)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT15_SHIFT                 _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT15_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT15_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT15_RANGE                 15:15
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT15_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT15_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT15_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT15_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT15_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT15_NOT_RCVD                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT15_SETUP_RCVD                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT14_SHIFT                 _MK_SHIFT_CONST(14)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT14_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT14_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT14_RANGE                 14:14
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT14_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT14_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT14_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT14_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT14_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT14_NOT_RCVD                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT14_SETUP_RCVD                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT13_SHIFT                 _MK_SHIFT_CONST(13)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT13_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT13_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT13_RANGE                 13:13
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT13_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT13_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT13_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT13_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT13_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT13_NOT_RCVD                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT13_SETUP_RCVD                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT12_SHIFT                 _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT12_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT12_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT12_RANGE                 12:12
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT12_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT12_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT12_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT12_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT12_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT12_NOT_RCVD                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT12_SETUP_RCVD                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT11_SHIFT                 _MK_SHIFT_CONST(11)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT11_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT11_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT11_RANGE                 11:11
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT11_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT11_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT11_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT11_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT11_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT11_NOT_RCVD                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT11_SETUP_RCVD                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT10_SHIFT                 _MK_SHIFT_CONST(10)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT10_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT10_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT10_RANGE                 10:10
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT10_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT10_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT10_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT10_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT10_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT10_NOT_RCVD                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT10_SETUP_RCVD                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT9_SHIFT                  _MK_SHIFT_CONST(9)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT9_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT9_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT9_RANGE                  9:9
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT9_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT9_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT9_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT9_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT9_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT9_NOT_RCVD                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT9_SETUP_RCVD                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT8_SHIFT                  _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT8_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT8_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT8_RANGE                  8:8
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT8_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT8_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT8_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT8_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT8_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT8_NOT_RCVD                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT8_SETUP_RCVD                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT7_SHIFT                  _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT7_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT7_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT7_RANGE                  7:7
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT7_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT7_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT7_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT7_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT7_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT7_NOT_RCVD                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT7_SETUP_RCVD                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT6_SHIFT                  _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT6_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT6_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT6_RANGE                  6:6
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT6_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT6_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT6_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT6_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT6_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT6_NOT_RCVD                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT6_SETUP_RCVD                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT5_SHIFT                  _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT5_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT5_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT5_RANGE                  5:5
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT5_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT5_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT5_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT5_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT5_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT5_NOT_RCVD                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT5_SETUP_RCVD                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT4_SHIFT                  _MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT4_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT4_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT4_RANGE                  4:4
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT4_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT4_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT4_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT4_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT4_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT4_NOT_RCVD                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT4_SETUP_RCVD                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT3_SHIFT                  _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT3_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT3_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT3_RANGE                  3:3
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT3_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT3_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT3_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT3_NOT_RCVD                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT3_SETUP_RCVD                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT2_SHIFT                  _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT2_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT2_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT2_RANGE                  2:2
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT2_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT2_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT2_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT2_NOT_RCVD                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT2_SETUP_RCVD                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT1_SHIFT                  _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT1_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT1_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT1_RANGE                  1:1
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT1_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT1_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT1_NOT_RCVD                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT1_SETUP_RCVD                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT0_SHIFT                  _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT0_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT0_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT0_RANGE                  0:0
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT0_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT0_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT0_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT0_NOT_RCVD                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0_ENDPTSETUPSTAT0_SETUP_RCVD                     _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0  
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0                    _MK_ADDR_CONST(0x20c)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_SECURE                     0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_WORD_COUNT                         0x1
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB15_SHIFT                       _MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB15_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB15_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB15_RANGE                       31:31
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB15_WOFFSET                     0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB15_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB15_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB15_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB15_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB15_DONT_PRIME                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB15_PRIME                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB14_SHIFT                       _MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB14_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB14_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB14_RANGE                       30:30
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB14_WOFFSET                     0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB14_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB14_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB14_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB14_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB14_DONT_PRIME                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB14_PRIME                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB13_SHIFT                       _MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB13_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB13_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB13_RANGE                       29:29
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB13_WOFFSET                     0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB13_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB13_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB13_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB13_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB13_DONT_PRIME                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB13_PRIME                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB12_SHIFT                       _MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB12_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB12_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB12_RANGE                       28:28
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB12_WOFFSET                     0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB12_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB12_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB12_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB12_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB12_DONT_PRIME                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB12_PRIME                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB11_SHIFT                       _MK_SHIFT_CONST(27)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB11_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB11_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB11_RANGE                       27:27
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB11_WOFFSET                     0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB11_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB11_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB11_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB11_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB11_DONT_PRIME                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB11_PRIME                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB10_SHIFT                       _MK_SHIFT_CONST(26)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB10_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB10_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB10_RANGE                       26:26
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB10_WOFFSET                     0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB10_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB10_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB10_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB10_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB10_DONT_PRIME                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB10_PRIME                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB9_SHIFT                        _MK_SHIFT_CONST(25)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB9_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB9_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB9_RANGE                        25:25
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB9_WOFFSET                      0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB9_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB9_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB9_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB9_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB9_DONT_PRIME                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB9_PRIME                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB8_SHIFT                        _MK_SHIFT_CONST(24)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB8_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB8_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB8_RANGE                        24:24
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB8_WOFFSET                      0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB8_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB8_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB8_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB8_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB8_DONT_PRIME                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB8_PRIME                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB7_SHIFT                        _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB7_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB7_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB7_RANGE                        23:23
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB7_WOFFSET                      0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB7_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB7_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB7_DONT_PRIME                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB7_PRIME                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB6_SHIFT                        _MK_SHIFT_CONST(22)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB6_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB6_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB6_RANGE                        22:22
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB6_WOFFSET                      0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB6_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB6_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB6_DONT_PRIME                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB6_PRIME                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB5_SHIFT                        _MK_SHIFT_CONST(21)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB5_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB5_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB5_RANGE                        21:21
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB5_WOFFSET                      0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB5_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB5_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB5_DONT_PRIME                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB5_PRIME                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB4_SHIFT                        _MK_SHIFT_CONST(20)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB4_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB4_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB4_RANGE                        20:20
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB4_WOFFSET                      0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB4_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB4_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB4_DONT_PRIME                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB4_PRIME                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB3_SHIFT                        _MK_SHIFT_CONST(19)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB3_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB3_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB3_RANGE                        19:19
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB3_WOFFSET                      0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB3_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB3_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB3_DONT_PRIME                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB3_PRIME                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB2_SHIFT                        _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB2_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB2_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB2_RANGE                        18:18
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB2_WOFFSET                      0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB2_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB2_DONT_PRIME                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB2_PRIME                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB1_SHIFT                        _MK_SHIFT_CONST(17)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB1_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB1_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB1_RANGE                        17:17
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB1_WOFFSET                      0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB1_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB1_DONT_PRIME                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB1_PRIME                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB0_SHIFT                        _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB0_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB0_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB0_RANGE                        16:16
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB0_WOFFSET                      0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB0_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB0_DONT_PRIME                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PETB0_PRIME                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB15_SHIFT                       _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB15_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB15_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB15_RANGE                       15:15
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB15_WOFFSET                     0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB15_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB15_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB15_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB15_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB15_DONT_PRIME                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB15_PRIME                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB14_SHIFT                       _MK_SHIFT_CONST(14)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB14_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB14_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB14_RANGE                       14:14
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB14_WOFFSET                     0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB14_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB14_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB14_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB14_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB14_DONT_PRIME                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB14_PRIME                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB13_SHIFT                       _MK_SHIFT_CONST(13)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB13_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB13_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB13_RANGE                       13:13
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB13_WOFFSET                     0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB13_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB13_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB13_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB13_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB13_DONT_PRIME                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB13_PRIME                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB12_SHIFT                       _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB12_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB12_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB12_RANGE                       12:12
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB12_WOFFSET                     0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB12_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB12_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB12_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB12_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB12_DONT_PRIME                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB12_PRIME                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB11_SHIFT                       _MK_SHIFT_CONST(11)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB11_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB11_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB11_RANGE                       11:11
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB11_WOFFSET                     0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB11_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB11_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB11_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB11_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB11_DONT_PRIME                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB11_PRIME                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB10_SHIFT                       _MK_SHIFT_CONST(10)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB10_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB10_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB10_RANGE                       10:10
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB10_WOFFSET                     0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB10_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB10_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB10_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB10_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB10_DONT_PRIME                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB10_PRIME                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB9_SHIFT                        _MK_SHIFT_CONST(9)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB9_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB9_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB9_RANGE                        9:9
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB9_WOFFSET                      0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB9_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB9_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB9_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB9_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB9_DONT_PRIME                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB9_PRIME                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB8_SHIFT                        _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB8_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB8_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB8_RANGE                        8:8
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB8_WOFFSET                      0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB8_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB8_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB8_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB8_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB8_DONT_PRIME                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB8_PRIME                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB7_SHIFT                        _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB7_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB7_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB7_RANGE                        7:7
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB7_WOFFSET                      0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB7_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB7_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB7_DONT_PRIME                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB7_PRIME                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB6_SHIFT                        _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB6_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB6_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB6_RANGE                        6:6
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB6_WOFFSET                      0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB6_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB6_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB6_DONT_PRIME                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB6_PRIME                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB5_SHIFT                        _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB5_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB5_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB5_RANGE                        5:5
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB5_WOFFSET                      0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB5_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB5_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB5_DONT_PRIME                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB5_PRIME                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB4_SHIFT                        _MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB4_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB4_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB4_RANGE                        4:4
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB4_WOFFSET                      0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB4_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB4_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB4_DONT_PRIME                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB4_PRIME                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB3_SHIFT                        _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB3_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB3_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB3_RANGE                        3:3
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB3_WOFFSET                      0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB3_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB3_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB3_DONT_PRIME                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB3_PRIME                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB2_SHIFT                        _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB2_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB2_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB2_RANGE                        2:2
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB2_WOFFSET                      0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB2_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB2_DONT_PRIME                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB2_PRIME                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB1_SHIFT                        _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB1_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB1_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB1_RANGE                        1:1
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB1_WOFFSET                      0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB1_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB1_DONT_PRIME                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB1_PRIME                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB0_SHIFT                        _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB0_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB0_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB0_RANGE                        0:0
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB0_WOFFSET                      0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB0_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB0_DONT_PRIME                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0_PERB0_PRIME                        _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0  
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0                    _MK_ADDR_CONST(0x210)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_SECURE                     0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_WORD_COUNT                         0x1
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB15_SHIFT                       _MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB15_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB15_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB15_RANGE                       31:31
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB15_WOFFSET                     0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB15_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB15_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB15_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB15_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB15_DONT_FLUSH                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB15_FLUSH                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB14_SHIFT                       _MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB14_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB14_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB14_RANGE                       30:30
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB14_WOFFSET                     0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB14_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB14_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB14_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB14_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB14_DONT_FLUSH                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB14_FLUSH                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB13_SHIFT                       _MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB13_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB13_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB13_RANGE                       29:29
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB13_WOFFSET                     0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB13_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB13_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB13_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB13_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB13_DONT_FLUSH                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB13_FLUSH                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB12_SHIFT                       _MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB12_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB12_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB12_RANGE                       28:28
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB12_WOFFSET                     0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB12_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB12_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB12_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB12_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB12_DONT_FLUSH                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB12_FLUSH                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB11_SHIFT                       _MK_SHIFT_CONST(27)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB11_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB11_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB11_RANGE                       27:27
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB11_WOFFSET                     0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB11_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB11_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB11_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB11_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB11_DONT_FLUSH                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB11_FLUSH                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB10_SHIFT                       _MK_SHIFT_CONST(26)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB10_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB10_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB10_RANGE                       26:26
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB10_WOFFSET                     0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB10_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB10_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB10_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB10_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB10_DONT_FLUSH                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB10_FLUSH                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB9_SHIFT                        _MK_SHIFT_CONST(25)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB9_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB9_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB9_RANGE                        25:25
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB9_WOFFSET                      0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB9_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB9_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB9_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB9_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB9_DONT_FLUSH                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB9_FLUSH                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB8_SHIFT                        _MK_SHIFT_CONST(24)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB8_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB8_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB8_RANGE                        24:24
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB8_WOFFSET                      0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB8_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB8_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB8_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB8_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB8_DONT_FLUSH                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB8_FLUSH                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB7_SHIFT                        _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB7_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB7_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB7_RANGE                        23:23
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB7_WOFFSET                      0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB7_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB7_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB7_DONT_FLUSH                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB7_FLUSH                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB6_SHIFT                        _MK_SHIFT_CONST(22)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB6_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB6_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB6_RANGE                        22:22
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB6_WOFFSET                      0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB6_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB6_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB6_DONT_FLUSH                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB6_FLUSH                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB5_SHIFT                        _MK_SHIFT_CONST(21)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB5_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB5_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB5_RANGE                        21:21
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB5_WOFFSET                      0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB5_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB5_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB5_DONT_FLUSH                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB5_FLUSH                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB4_SHIFT                        _MK_SHIFT_CONST(20)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB4_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB4_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB4_RANGE                        20:20
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB4_WOFFSET                      0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB4_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB4_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB4_DONT_FLUSH                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB4_FLUSH                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB3_SHIFT                        _MK_SHIFT_CONST(19)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB3_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB3_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB3_RANGE                        19:19
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB3_WOFFSET                      0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB3_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB3_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB3_DONT_FLUSH                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB3_FLUSH                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB2_SHIFT                        _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB2_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB2_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB2_RANGE                        18:18
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB2_WOFFSET                      0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB2_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB2_DONT_FLUSH                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB2_FLUSH                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB1_SHIFT                        _MK_SHIFT_CONST(17)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB1_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB1_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB1_RANGE                        17:17
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB1_WOFFSET                      0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB1_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB1_DONT_FLUSH                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB1_FLUSH                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB0_SHIFT                        _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB0_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB0_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB0_RANGE                        16:16
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB0_WOFFSET                      0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB0_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB0_DONT_FLUSH                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FETB0_FLUSH                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB15_SHIFT                       _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB15_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB15_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB15_RANGE                       15:15
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB15_WOFFSET                     0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB15_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB15_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB15_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB15_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB15_DONT_FLUSH                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB15_FLUSH                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB14_SHIFT                       _MK_SHIFT_CONST(14)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB14_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB14_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB14_RANGE                       14:14
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB14_WOFFSET                     0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB14_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB14_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB14_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB14_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB14_DONT_FLUSH                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB14_FLUSH                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB13_SHIFT                       _MK_SHIFT_CONST(13)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB13_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB13_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB13_RANGE                       13:13
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB13_WOFFSET                     0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB13_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB13_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB13_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB13_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB13_DONT_FLUSH                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB13_FLUSH                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB12_SHIFT                       _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB12_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB12_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB12_RANGE                       12:12
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB12_WOFFSET                     0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB12_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB12_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB12_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB12_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB12_DONT_FLUSH                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB12_FLUSH                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB11_SHIFT                       _MK_SHIFT_CONST(11)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB11_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB11_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB11_RANGE                       11:11
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB11_WOFFSET                     0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB11_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB11_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB11_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB11_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB11_DONT_FLUSH                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB11_FLUSH                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB10_SHIFT                       _MK_SHIFT_CONST(10)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB10_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB10_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB10_RANGE                       10:10
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB10_WOFFSET                     0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB10_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB10_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB10_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB10_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB10_DONT_FLUSH                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB10_FLUSH                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB9_SHIFT                        _MK_SHIFT_CONST(9)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB9_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB9_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB9_RANGE                        9:9
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB9_WOFFSET                      0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB9_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB9_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB9_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB9_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB9_DONT_FLUSH                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB9_FLUSH                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB8_SHIFT                        _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB8_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB8_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB8_RANGE                        8:8
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB8_WOFFSET                      0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB8_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB8_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB8_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB8_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB8_DONT_FLUSH                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB8_FLUSH                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB7_SHIFT                        _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB7_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB7_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB7_RANGE                        7:7
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB7_WOFFSET                      0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB7_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB7_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB7_DONT_FLUSH                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB7_FLUSH                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB6_SHIFT                        _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB6_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB6_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB6_RANGE                        6:6
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB6_WOFFSET                      0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB6_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB6_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB6_DONT_FLUSH                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB6_FLUSH                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB5_SHIFT                        _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB5_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB5_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB5_RANGE                        5:5
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB5_WOFFSET                      0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB5_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB5_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB5_DONT_FLUSH                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB5_FLUSH                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB4_SHIFT                        _MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB4_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB4_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB4_RANGE                        4:4
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB4_WOFFSET                      0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB4_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB4_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB4_DONT_FLUSH                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB4_FLUSH                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB3_SHIFT                        _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB3_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB3_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB3_RANGE                        3:3
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB3_WOFFSET                      0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB3_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB3_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB3_DONT_FLUSH                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB3_FLUSH                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB2_SHIFT                        _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB2_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB2_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB2_RANGE                        2:2
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB2_WOFFSET                      0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB2_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB2_DONT_FLUSH                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB2_FLUSH                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB1_SHIFT                        _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB1_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB1_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB1_RANGE                        1:1
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB1_WOFFSET                      0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB1_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB1_DONT_FLUSH                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB1_FLUSH                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB0_SHIFT                        _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB0_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB0_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB0_RANGE                        0:0
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB0_WOFFSET                      0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB0_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB0_DONT_FLUSH                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0_FERB0_FLUSH                        _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0  
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0                   _MK_ADDR_CONST(0x214)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_SECURE                    0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_WORD_COUNT                        0x1
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR15_SHIFT                      _MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR15_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR15_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR15_RANGE                      31:31
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR15_WOFFSET                    0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR15_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR15_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR15_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR15_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR15_NOT_READY                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR15_READY                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR14_SHIFT                      _MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR14_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR14_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR14_RANGE                      30:30
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR14_WOFFSET                    0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR14_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR14_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR14_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR14_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR14_NOT_READY                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR14_READY                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR13_SHIFT                      _MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR13_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR13_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR13_RANGE                      29:29
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR13_WOFFSET                    0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR13_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR13_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR13_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR13_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR13_NOT_READY                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR13_READY                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR12_SHIFT                      _MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR12_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR12_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR12_RANGE                      28:28
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR12_WOFFSET                    0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR12_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR12_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR12_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR12_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR12_NOT_READY                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR12_READY                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR11_SHIFT                      _MK_SHIFT_CONST(27)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR11_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR11_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR11_RANGE                      27:27
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR11_WOFFSET                    0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR11_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR11_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR11_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR11_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR11_NOT_READY                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR11_READY                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR10_SHIFT                      _MK_SHIFT_CONST(26)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR10_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR10_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR10_RANGE                      26:26
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR10_WOFFSET                    0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR10_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR10_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR10_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR10_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR10_NOT_READY                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR10_READY                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR9_SHIFT                       _MK_SHIFT_CONST(25)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR9_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR9_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR9_RANGE                       25:25
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR9_WOFFSET                     0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR9_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR9_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR9_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR9_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR9_NOT_READY                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR9_READY                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR8_SHIFT                       _MK_SHIFT_CONST(24)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR8_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR8_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR8_RANGE                       24:24
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR8_WOFFSET                     0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR8_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR8_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR8_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR8_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR8_NOT_READY                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR8_READY                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR7_SHIFT                       _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR7_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR7_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR7_RANGE                       23:23
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR7_WOFFSET                     0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR7_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR7_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR7_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR7_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR7_NOT_READY                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR7_READY                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR6_SHIFT                       _MK_SHIFT_CONST(22)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR6_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR6_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR6_RANGE                       22:22
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR6_WOFFSET                     0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR6_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR6_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR6_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR6_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR6_NOT_READY                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR6_READY                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR5_SHIFT                       _MK_SHIFT_CONST(21)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR5_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR5_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR5_RANGE                       21:21
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR5_WOFFSET                     0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR5_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR5_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR5_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR5_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR5_NOT_READY                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR5_READY                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR4_SHIFT                       _MK_SHIFT_CONST(20)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR4_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR4_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR4_RANGE                       20:20
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR4_WOFFSET                     0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR4_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR4_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR4_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR4_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR4_NOT_READY                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR4_READY                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR3_SHIFT                       _MK_SHIFT_CONST(19)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR3_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR3_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR3_RANGE                       19:19
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR3_WOFFSET                     0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR3_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR3_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR3_NOT_READY                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR3_READY                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR2_SHIFT                       _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR2_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR2_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR2_RANGE                       18:18
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR2_WOFFSET                     0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR2_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR2_NOT_READY                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR2_READY                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR1_SHIFT                       _MK_SHIFT_CONST(17)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR1_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR1_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR1_RANGE                       17:17
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR1_WOFFSET                     0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR1_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR1_NOT_READY                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR1_READY                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR0_SHIFT                       _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR0_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR0_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR0_RANGE                       16:16
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR0_WOFFSET                     0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR0_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR0_NOT_READY                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ETBR0_READY                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR15_SHIFT                      _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR15_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR15_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR15_RANGE                      15:15
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR15_WOFFSET                    0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR15_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR15_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR15_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR15_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR15_NOT_READY                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR15_READY                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR14_SHIFT                      _MK_SHIFT_CONST(14)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR14_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR14_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR14_RANGE                      14:14
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR14_WOFFSET                    0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR14_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR14_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR14_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR14_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR14_NOT_READY                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR14_READY                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR13_SHIFT                      _MK_SHIFT_CONST(13)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR13_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR13_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR13_RANGE                      13:13
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR13_WOFFSET                    0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR13_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR13_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR13_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR13_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR13_NOT_READY                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR13_READY                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR12_SHIFT                      _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR12_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR12_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR12_RANGE                      12:12
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR12_WOFFSET                    0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR12_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR12_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR12_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR12_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR12_NOT_READY                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR12_READY                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR11_SHIFT                      _MK_SHIFT_CONST(11)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR11_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR11_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR11_RANGE                      11:11
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR11_WOFFSET                    0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR11_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR11_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR11_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR11_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR11_NOT_READY                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR11_READY                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR10_SHIFT                      _MK_SHIFT_CONST(10)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR10_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR10_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR10_RANGE                      10:10
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR10_WOFFSET                    0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR10_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR10_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR10_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR10_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR10_NOT_READY                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR10_READY                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR9_SHIFT                       _MK_SHIFT_CONST(9)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR9_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR9_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR9_RANGE                       9:9
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR9_WOFFSET                     0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR9_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR9_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR9_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR9_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR9_NOT_READY                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR9_READY                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR8_SHIFT                       _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR8_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR8_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR8_RANGE                       8:8
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR8_WOFFSET                     0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR8_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR8_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR8_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR8_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR8_NOT_READY                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR8_READY                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR7_SHIFT                       _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR7_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR7_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR7_RANGE                       7:7
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR7_WOFFSET                     0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR7_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR7_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR7_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR7_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR7_NOT_READY                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR7_READY                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR6_SHIFT                       _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR6_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR6_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR6_RANGE                       6:6
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR6_WOFFSET                     0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR6_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR6_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR6_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR6_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR6_NOT_READY                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR6_READY                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR5_SHIFT                       _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR5_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR5_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR5_RANGE                       5:5
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR5_WOFFSET                     0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR5_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR5_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR5_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR5_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR5_NOT_READY                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR5_READY                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR4_SHIFT                       _MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR4_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR4_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR4_RANGE                       4:4
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR4_WOFFSET                     0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR4_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR4_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR4_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR4_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR4_NOT_READY                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR4_READY                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR3_SHIFT                       _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR3_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR3_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR3_RANGE                       3:3
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR3_WOFFSET                     0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR3_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR3_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR3_NOT_READY                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR3_READY                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR2_SHIFT                       _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR2_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR2_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR2_RANGE                       2:2
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR2_WOFFSET                     0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR2_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR2_NOT_READY                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR2_READY                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR1_SHIFT                       _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR1_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR1_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR1_RANGE                       1:1
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR1_WOFFSET                     0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR1_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR1_NOT_READY                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR1_READY                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR0_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR0_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR0_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR0_RANGE                       0:0
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR0_WOFFSET                     0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR0_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR0_NOT_READY                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0_ERBR0_READY                       _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0  
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0                 _MK_ADDR_CONST(0x218)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_SECURE                  0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_WORD_COUNT                      0x1
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE15_SHIFT                    _MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE15_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE15_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE15_RANGE                    31:31
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE15_WOFFSET                  0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE15_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE15_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE15_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE15_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE15_NOT_COMPLETE                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE15_COMPLETE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE14_SHIFT                    _MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE14_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE14_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE14_RANGE                    30:30
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE14_WOFFSET                  0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE14_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE14_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE14_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE14_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE14_NOT_COMPLETE                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE14_COMPLETE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE13_SHIFT                    _MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE13_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE13_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE13_RANGE                    29:29
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE13_WOFFSET                  0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE13_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE13_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE13_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE13_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE13_NOT_COMPLETE                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE13_COMPLETE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE12_SHIFT                    _MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE12_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE12_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE12_RANGE                    28:28
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE12_WOFFSET                  0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE12_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE12_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE12_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE12_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE12_NOT_COMPLETE                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE12_COMPLETE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE11_SHIFT                    _MK_SHIFT_CONST(27)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE11_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE11_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE11_RANGE                    27:27
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE11_WOFFSET                  0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE11_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE11_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE11_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE11_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE11_NOT_COMPLETE                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE11_COMPLETE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE10_SHIFT                    _MK_SHIFT_CONST(26)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE10_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE10_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE10_RANGE                    26:26
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE10_WOFFSET                  0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE10_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE10_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE10_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE10_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE10_NOT_COMPLETE                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE10_COMPLETE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE9_SHIFT                     _MK_SHIFT_CONST(25)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE9_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE9_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE9_RANGE                     25:25
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE9_WOFFSET                   0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE9_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE9_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE9_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE9_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE9_NOT_COMPLETE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE9_COMPLETE                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE8_SHIFT                     _MK_SHIFT_CONST(24)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE8_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE8_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE8_RANGE                     24:24
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE8_WOFFSET                   0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE8_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE8_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE8_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE8_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE8_NOT_COMPLETE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE8_COMPLETE                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE7_SHIFT                     _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE7_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE7_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE7_RANGE                     23:23
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE7_WOFFSET                   0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE7_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE7_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE7_NOT_COMPLETE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE7_COMPLETE                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE6_SHIFT                     _MK_SHIFT_CONST(22)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE6_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE6_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE6_RANGE                     22:22
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE6_WOFFSET                   0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE6_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE6_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE6_NOT_COMPLETE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE6_COMPLETE                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE5_SHIFT                     _MK_SHIFT_CONST(21)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE5_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE5_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE5_RANGE                     21:21
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE5_WOFFSET                   0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE5_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE5_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE5_NOT_COMPLETE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE5_COMPLETE                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE4_SHIFT                     _MK_SHIFT_CONST(20)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE4_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE4_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE4_RANGE                     20:20
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE4_WOFFSET                   0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE4_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE4_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE4_NOT_COMPLETE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE4_COMPLETE                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE3_SHIFT                     _MK_SHIFT_CONST(19)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE3_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE3_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE3_RANGE                     19:19
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE3_WOFFSET                   0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE3_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE3_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE3_NOT_COMPLETE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE3_COMPLETE                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE2_SHIFT                     _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE2_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE2_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE2_RANGE                     18:18
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE2_WOFFSET                   0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE2_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE2_NOT_COMPLETE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE2_COMPLETE                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE1_SHIFT                     _MK_SHIFT_CONST(17)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE1_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE1_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE1_RANGE                     17:17
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE1_WOFFSET                   0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE1_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE1_NOT_COMPLETE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE1_COMPLETE                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE0_SHIFT                     _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE0_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE0_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE0_RANGE                     16:16
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE0_WOFFSET                   0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE0_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE0_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE0_NOT_COMPLETE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ETCE0_COMPLETE                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE15_SHIFT                    _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE15_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE15_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE15_RANGE                    15:15
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE15_WOFFSET                  0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE15_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE15_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE15_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE15_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE15_NOT_COMPLETE                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE15_COMPLETE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE14_SHIFT                    _MK_SHIFT_CONST(14)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE14_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE14_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE14_RANGE                    14:14
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE14_WOFFSET                  0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE14_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE14_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE14_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE14_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE14_NOT_COMPLETE                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE14_COMPLETE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE13_SHIFT                    _MK_SHIFT_CONST(13)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE13_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE13_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE13_RANGE                    13:13
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE13_WOFFSET                  0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE13_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE13_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE13_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE13_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE13_NOT_COMPLETE                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE13_COMPLETE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE12_SHIFT                    _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE12_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE12_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE12_RANGE                    12:12
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE12_WOFFSET                  0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE12_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE12_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE12_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE12_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE12_NOT_COMPLETE                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE12_COMPLETE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE11_SHIFT                    _MK_SHIFT_CONST(11)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE11_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE11_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE11_RANGE                    11:11
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE11_WOFFSET                  0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE11_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE11_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE11_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE11_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE11_NOT_COMPLETE                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE11_COMPLETE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE10_SHIFT                    _MK_SHIFT_CONST(10)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE10_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE10_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE10_RANGE                    10:10
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE10_WOFFSET                  0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE10_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE10_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE10_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE10_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE10_NOT_COMPLETE                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE10_COMPLETE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE9_SHIFT                     _MK_SHIFT_CONST(9)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE9_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE9_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE9_RANGE                     9:9
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE9_WOFFSET                   0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE9_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE9_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE9_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE9_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE9_NOT_COMPLETE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE9_COMPLETE                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE8_SHIFT                     _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE8_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE8_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE8_RANGE                     8:8
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE8_WOFFSET                   0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE8_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE8_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE8_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE8_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE8_NOT_COMPLETE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE8_COMPLETE                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE7_SHIFT                     _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE7_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE7_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE7_RANGE                     7:7
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE7_WOFFSET                   0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE7_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE7_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE7_NOT_COMPLETE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE7_COMPLETE                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE6_SHIFT                     _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE6_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE6_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE6_RANGE                     6:6
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE6_WOFFSET                   0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE6_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE6_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE6_NOT_COMPLETE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE6_COMPLETE                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE5_SHIFT                     _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE5_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE5_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE5_RANGE                     5:5
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE5_WOFFSET                   0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE5_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE5_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE5_NOT_COMPLETE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE5_COMPLETE                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE4_SHIFT                     _MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE4_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE4_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE4_RANGE                     4:4
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE4_WOFFSET                   0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE4_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE4_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE4_NOT_COMPLETE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE4_COMPLETE                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE3_SHIFT                     _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE3_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE3_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE3_RANGE                     3:3
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE3_WOFFSET                   0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE3_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE3_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE3_NOT_COMPLETE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE3_COMPLETE                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE2_SHIFT                     _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE2_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE2_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE2_RANGE                     2:2
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE2_WOFFSET                   0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE2_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE2_NOT_COMPLETE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE2_COMPLETE                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE1_SHIFT                     _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE1_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE1_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE1_RANGE                     1:1
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE1_WOFFSET                   0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE1_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE1_NOT_COMPLETE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE1_COMPLETE                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE0_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE0_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE0_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE0_RANGE                     0:0
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE0_WOFFSET                   0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE0_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE0_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE0_NOT_COMPLETE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0_ERCE0_COMPLETE                  _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0  
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0                    _MK_ADDR_CONST(0x21c)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_SECURE                     0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_WORD_COUNT                         0x1
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_RESET_VAL                  _MK_MASK_CONST(0x800080)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_RESET_MASK                         _MK_MASK_CONST(0x8d008d)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_READ_MASK                  _MK_MASK_CONST(0x8d008d)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_TXE_SHIFT                  _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_TXE_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_TXE_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_TXE_RANGE                  23:23
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_TXE_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_TXE_DEFAULT                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_TXE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_TXE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_TXE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_TXE_DISABLE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_TXE_ENABLE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_TXT_SHIFT                  _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_TXT_FIELD                  _MK_FIELD_CONST(0x3, USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_TXT_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_TXT_RANGE                  19:18
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_TXT_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_TXT_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_TXT_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_TXT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_TXT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_TXT_CTRL                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_TXT_ISO                    _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_TXT_BULK                   _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_TXT_INTR                   _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_TXS_SHIFT                  _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_TXS_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_TXS_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_TXS_RANGE                  16:16
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_TXS_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_TXS_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_TXS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_TXS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_TXS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_TXS_EP_OK                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_TXS_EP_STALL                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_RXE_SHIFT                  _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_RXE_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_RXE_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_RXE_RANGE                  7:7
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_RXE_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_RXE_DEFAULT                        _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_RXE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_RXE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_RXE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_RXE_DISABLE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_RXE_ENABLE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_RXT_SHIFT                  _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_RXT_FIELD                  _MK_FIELD_CONST(0x3, USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_RXT_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_RXT_RANGE                  3:2
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_RXT_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_RXT_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_RXT_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_RXT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_RXT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_RXT_CTRL                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_RXT_ISO                    _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_RXT_BULK                   _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_RXT_INTR                   _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_RXS_SHIFT                  _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_RXS_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_RXS_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_RXS_RANGE                  0:0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_RXS_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_RXS_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_RXS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_RXS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_RXS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_RXS_EP_OK                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0_RXS_EP_STALL                       _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0  
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0                    _MK_ADDR_CONST(0x220)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_SECURE                     0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_WORD_COUNT                         0x1
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_RESET_MASK                         _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_READ_MASK                  _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_WRITE_MASK                         _MK_MASK_CONST(0xed00ed)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_TXE_SHIFT                  _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_TXE_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_TXE_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_TXE_RANGE                  23:23
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_TXE_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_TXE_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_TXE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_TXE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_TXE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_TXE_DISABLE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_TXE_ENABLE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_TXR_SHIFT                  _MK_SHIFT_CONST(22)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_TXR_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_TXR_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_TXR_RANGE                  22:22
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_TXR_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_TXR_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_TXR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_TXR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_TXR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_TXR_KEEP_GOING                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_TXR_RESET_PID_SEQ                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_TXI_SHIFT                  _MK_SHIFT_CONST(21)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_TXI_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_TXI_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_TXI_RANGE                  21:21
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_TXI_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_TXI_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_TXI_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_TXI_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_TXI_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_TXI_DIS_PID_SEQ                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_TXI_ENB_PID_SEQ                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_TXT_SHIFT                  _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_TXT_FIELD                  _MK_FIELD_CONST(0x3, USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_TXT_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_TXT_RANGE                  19:18
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_TXT_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_TXT_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_TXT_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_TXT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_TXT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_TXT_CTRL                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_TXT_ISO                    _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_TXT_BULK                   _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_TXT_INTR                   _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_TXD_SHIFT                  _MK_SHIFT_CONST(17)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_TXD_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_TXD_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_TXD_RANGE                  17:17
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_TXD_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_TXD_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_TXD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_TXD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_TXD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_TXS_SHIFT                  _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_TXS_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_TXS_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_TXS_RANGE                  16:16
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_TXS_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_TXS_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_TXS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_TXS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_TXS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_TXS_EP_OK                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_TXS_EP_STALL                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_RXE_SHIFT                  _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_RXE_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_RXE_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_RXE_RANGE                  7:7
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_RXE_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_RXE_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_RXE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_RXE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_RXE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_RXE_DISABLE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_RXE_ENABLE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_RXR_SHIFT                  _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_RXR_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_RXR_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_RXR_RANGE                  6:6
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_RXR_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_RXR_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_RXR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_RXR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_RXR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_RXR_KEEP_GOING                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_RXR_RESET_PID_SEQ                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_RXI_SHIFT                  _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_RXI_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_RXI_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_RXI_RANGE                  5:5
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_RXI_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_RXI_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_RXI_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_RXI_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_RXI_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_RXI_DIS_PID_SEQ                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_RXI_ENB_PID_SEQ                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_RXT_SHIFT                  _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_RXT_FIELD                  _MK_FIELD_CONST(0x3, USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_RXT_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_RXT_RANGE                  3:2
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_RXT_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_RXT_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_RXT_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_RXT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_RXT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_RXT_CTRL                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_RXT_ISO                    _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_RXT_BULK                   _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_RXT_INTR                   _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_RXD_SHIFT                  _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_RXD_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_RXD_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_RXD_RANGE                  1:1
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_RXD_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_RXD_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_RXD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_RXD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_RXD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_RXS_SHIFT                  _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_RXS_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_RXS_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_RXS_RANGE                  0:0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_RXS_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_RXS_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_RXS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_RXS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_RXS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_RXS_EP_OK                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0_RXS_EP_STALL                       _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0  
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0                    _MK_ADDR_CONST(0x224)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_SECURE                     0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_WORD_COUNT                         0x1
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_RESET_MASK                         _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_READ_MASK                  _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_WRITE_MASK                         _MK_MASK_CONST(0xed00ed)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_TXE_SHIFT                  _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_TXE_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_TXE_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_TXE_RANGE                  23:23
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_TXE_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_TXE_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_TXE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_TXE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_TXE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_TXE_DISABLE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_TXE_ENABLE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_TXR_SHIFT                  _MK_SHIFT_CONST(22)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_TXR_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_TXR_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_TXR_RANGE                  22:22
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_TXR_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_TXR_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_TXR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_TXR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_TXR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_TXR_KEEP_GOING                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_TXR_RESET_PID_SEQ                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_TXI_SHIFT                  _MK_SHIFT_CONST(21)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_TXI_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_TXI_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_TXI_RANGE                  21:21
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_TXI_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_TXI_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_TXI_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_TXI_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_TXI_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_TXI_DIS_PID_SEQ                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_TXI_ENB_PID_SEQ                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_TXT_SHIFT                  _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_TXT_FIELD                  _MK_FIELD_CONST(0x3, USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_TXT_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_TXT_RANGE                  19:18
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_TXT_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_TXT_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_TXT_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_TXT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_TXT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_TXT_CTRL                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_TXT_ISO                    _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_TXT_BULK                   _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_TXT_INTR                   _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_TXD_SHIFT                  _MK_SHIFT_CONST(17)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_TXD_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_TXD_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_TXD_RANGE                  17:17
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_TXD_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_TXD_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_TXD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_TXD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_TXD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_TXS_SHIFT                  _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_TXS_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_TXS_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_TXS_RANGE                  16:16
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_TXS_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_TXS_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_TXS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_TXS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_TXS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_TXS_EP_OK                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_TXS_EP_STALL                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_RXE_SHIFT                  _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_RXE_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_RXE_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_RXE_RANGE                  7:7
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_RXE_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_RXE_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_RXE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_RXE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_RXE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_RXE_DISABLE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_RXE_ENABLE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_RXR_SHIFT                  _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_RXR_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_RXR_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_RXR_RANGE                  6:6
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_RXR_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_RXR_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_RXR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_RXR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_RXR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_RXR_KEEP_GOING                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_RXR_RESET_PID_SEQ                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_RXI_SHIFT                  _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_RXI_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_RXI_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_RXI_RANGE                  5:5
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_RXI_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_RXI_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_RXI_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_RXI_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_RXI_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_RXI_DIS_PID_SEQ                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_RXI_ENB_PID_SEQ                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_RXT_SHIFT                  _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_RXT_FIELD                  _MK_FIELD_CONST(0x3, USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_RXT_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_RXT_RANGE                  3:2
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_RXT_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_RXT_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_RXT_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_RXT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_RXT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_RXT_CTRL                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_RXT_ISO                    _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_RXT_BULK                   _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_RXT_INTR                   _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_RXD_SHIFT                  _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_RXD_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_RXD_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_RXD_RANGE                  1:1
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_RXD_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_RXD_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_RXD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_RXD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_RXD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_RXS_SHIFT                  _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_RXS_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_RXS_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_RXS_RANGE                  0:0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_RXS_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_RXS_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_RXS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_RXS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_RXS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_RXS_EP_OK                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0_RXS_EP_STALL                       _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0  
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0                    _MK_ADDR_CONST(0x228)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_SECURE                     0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_WORD_COUNT                         0x1
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_RESET_MASK                         _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_READ_MASK                  _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_WRITE_MASK                         _MK_MASK_CONST(0xed00ed)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_TXE_SHIFT                  _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_TXE_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_TXE_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_TXE_RANGE                  23:23
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_TXE_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_TXE_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_TXE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_TXE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_TXE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_TXE_DISABLE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_TXE_ENABLE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_TXR_SHIFT                  _MK_SHIFT_CONST(22)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_TXR_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_TXR_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_TXR_RANGE                  22:22
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_TXR_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_TXR_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_TXR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_TXR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_TXR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_TXR_KEEP_GOING                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_TXR_RESET_PID_SEQ                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_TXI_SHIFT                  _MK_SHIFT_CONST(21)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_TXI_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_TXI_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_TXI_RANGE                  21:21
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_TXI_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_TXI_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_TXI_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_TXI_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_TXI_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_TXI_DIS_PID_SEQ                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_TXI_ENB_PID_SEQ                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_TXT_SHIFT                  _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_TXT_FIELD                  _MK_FIELD_CONST(0x3, USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_TXT_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_TXT_RANGE                  19:18
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_TXT_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_TXT_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_TXT_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_TXT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_TXT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_TXT_CTRL                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_TXT_ISO                    _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_TXT_BULK                   _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_TXT_INTR                   _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_TXD_SHIFT                  _MK_SHIFT_CONST(17)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_TXD_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_TXD_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_TXD_RANGE                  17:17
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_TXD_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_TXD_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_TXD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_TXD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_TXD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_TXS_SHIFT                  _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_TXS_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_TXS_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_TXS_RANGE                  16:16
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_TXS_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_TXS_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_TXS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_TXS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_TXS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_TXS_EP_OK                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_TXS_EP_STALL                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_RXE_SHIFT                  _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_RXE_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_RXE_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_RXE_RANGE                  7:7
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_RXE_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_RXE_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_RXE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_RXE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_RXE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_RXE_DISABLE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_RXE_ENABLE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_RXR_SHIFT                  _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_RXR_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_RXR_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_RXR_RANGE                  6:6
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_RXR_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_RXR_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_RXR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_RXR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_RXR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_RXR_KEEP_GOING                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_RXR_RESET_PID_SEQ                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_RXI_SHIFT                  _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_RXI_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_RXI_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_RXI_RANGE                  5:5
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_RXI_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_RXI_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_RXI_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_RXI_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_RXI_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_RXI_DIS_PID_SEQ                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_RXI_ENB_PID_SEQ                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_RXT_SHIFT                  _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_RXT_FIELD                  _MK_FIELD_CONST(0x3, USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_RXT_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_RXT_RANGE                  3:2
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_RXT_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_RXT_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_RXT_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_RXT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_RXT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_RXT_CTRL                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_RXT_ISO                    _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_RXT_BULK                   _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_RXT_INTR                   _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_RXD_SHIFT                  _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_RXD_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_RXD_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_RXD_RANGE                  1:1
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_RXD_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_RXD_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_RXD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_RXD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_RXD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_RXS_SHIFT                  _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_RXS_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_RXS_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_RXS_RANGE                  0:0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_RXS_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_RXS_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_RXS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_RXS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_RXS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_RXS_EP_OK                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0_RXS_EP_STALL                       _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0  
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0                    _MK_ADDR_CONST(0x22c)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_SECURE                     0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_WORD_COUNT                         0x1
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_RESET_MASK                         _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_READ_MASK                  _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_WRITE_MASK                         _MK_MASK_CONST(0xed00ed)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_TXE_SHIFT                  _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_TXE_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_TXE_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_TXE_RANGE                  23:23
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_TXE_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_TXE_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_TXE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_TXE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_TXE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_TXE_DISABLE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_TXE_ENABLE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_TXR_SHIFT                  _MK_SHIFT_CONST(22)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_TXR_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_TXR_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_TXR_RANGE                  22:22
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_TXR_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_TXR_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_TXR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_TXR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_TXR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_TXR_KEEP_GOING                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_TXR_RESET_PID_SEQ                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_TXI_SHIFT                  _MK_SHIFT_CONST(21)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_TXI_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_TXI_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_TXI_RANGE                  21:21
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_TXI_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_TXI_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_TXI_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_TXI_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_TXI_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_TXI_DIS_PID_SEQ                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_TXI_ENB_PID_SEQ                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_TXT_SHIFT                  _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_TXT_FIELD                  _MK_FIELD_CONST(0x3, USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_TXT_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_TXT_RANGE                  19:18
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_TXT_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_TXT_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_TXT_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_TXT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_TXT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_TXT_CTRL                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_TXT_ISO                    _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_TXT_BULK                   _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_TXT_INTR                   _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_TXD_SHIFT                  _MK_SHIFT_CONST(17)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_TXD_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_TXD_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_TXD_RANGE                  17:17
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_TXD_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_TXD_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_TXD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_TXD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_TXD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_TXS_SHIFT                  _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_TXS_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_TXS_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_TXS_RANGE                  16:16
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_TXS_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_TXS_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_TXS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_TXS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_TXS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_TXS_EP_OK                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_TXS_EP_STALL                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_RXE_SHIFT                  _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_RXE_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_RXE_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_RXE_RANGE                  7:7
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_RXE_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_RXE_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_RXE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_RXE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_RXE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_RXE_DISABLE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_RXE_ENABLE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_RXR_SHIFT                  _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_RXR_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_RXR_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_RXR_RANGE                  6:6
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_RXR_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_RXR_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_RXR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_RXR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_RXR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_RXR_KEEP_GOING                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_RXR_RESET_PID_SEQ                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_RXI_SHIFT                  _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_RXI_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_RXI_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_RXI_RANGE                  5:5
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_RXI_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_RXI_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_RXI_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_RXI_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_RXI_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_RXI_DIS_PID_SEQ                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_RXI_ENB_PID_SEQ                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_RXT_SHIFT                  _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_RXT_FIELD                  _MK_FIELD_CONST(0x3, USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_RXT_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_RXT_RANGE                  3:2
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_RXT_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_RXT_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_RXT_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_RXT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_RXT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_RXT_CTRL                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_RXT_ISO                    _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_RXT_BULK                   _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_RXT_INTR                   _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_RXD_SHIFT                  _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_RXD_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_RXD_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_RXD_RANGE                  1:1
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_RXD_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_RXD_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_RXD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_RXD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_RXD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_RXS_SHIFT                  _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_RXS_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_RXS_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_RXS_RANGE                  0:0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_RXS_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_RXS_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_RXS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_RXS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_RXS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_RXS_EP_OK                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0_RXS_EP_STALL                       _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0  
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0                    _MK_ADDR_CONST(0x230)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_SECURE                     0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_WORD_COUNT                         0x1
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_RESET_MASK                         _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_READ_MASK                  _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_WRITE_MASK                         _MK_MASK_CONST(0xed00ed)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_TXE_SHIFT                  _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_TXE_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_TXE_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_TXE_RANGE                  23:23
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_TXE_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_TXE_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_TXE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_TXE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_TXE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_TXE_DISABLE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_TXE_ENABLE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_TXR_SHIFT                  _MK_SHIFT_CONST(22)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_TXR_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_TXR_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_TXR_RANGE                  22:22
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_TXR_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_TXR_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_TXR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_TXR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_TXR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_TXR_KEEP_GOING                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_TXR_RESET_PID_SEQ                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_TXI_SHIFT                  _MK_SHIFT_CONST(21)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_TXI_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_TXI_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_TXI_RANGE                  21:21
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_TXI_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_TXI_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_TXI_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_TXI_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_TXI_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_TXI_DIS_PID_SEQ                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_TXI_ENB_PID_SEQ                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_TXT_SHIFT                  _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_TXT_FIELD                  _MK_FIELD_CONST(0x3, USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_TXT_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_TXT_RANGE                  19:18
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_TXT_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_TXT_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_TXT_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_TXT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_TXT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_TXT_CTRL                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_TXT_ISO                    _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_TXT_BULK                   _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_TXT_INTR                   _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_TXD_SHIFT                  _MK_SHIFT_CONST(17)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_TXD_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_TXD_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_TXD_RANGE                  17:17
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_TXD_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_TXD_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_TXD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_TXD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_TXD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_TXS_SHIFT                  _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_TXS_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_TXS_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_TXS_RANGE                  16:16
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_TXS_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_TXS_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_TXS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_TXS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_TXS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_TXS_EP_OK                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_TXS_EP_STALL                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_RXE_SHIFT                  _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_RXE_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_RXE_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_RXE_RANGE                  7:7
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_RXE_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_RXE_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_RXE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_RXE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_RXE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_RXE_DISABLE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_RXE_ENABLE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_RXR_SHIFT                  _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_RXR_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_RXR_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_RXR_RANGE                  6:6
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_RXR_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_RXR_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_RXR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_RXR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_RXR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_RXR_KEEP_GOING                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_RXR_RESET_PID_SEQ                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_RXI_SHIFT                  _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_RXI_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_RXI_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_RXI_RANGE                  5:5
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_RXI_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_RXI_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_RXI_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_RXI_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_RXI_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_RXI_DIS_PID_SEQ                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_RXI_ENB_PID_SEQ                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_RXT_SHIFT                  _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_RXT_FIELD                  _MK_FIELD_CONST(0x3, USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_RXT_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_RXT_RANGE                  3:2
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_RXT_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_RXT_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_RXT_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_RXT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_RXT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_RXT_CTRL                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_RXT_ISO                    _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_RXT_BULK                   _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_RXT_INTR                   _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_RXD_SHIFT                  _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_RXD_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_RXD_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_RXD_RANGE                  1:1
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_RXD_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_RXD_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_RXD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_RXD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_RXD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_RXS_SHIFT                  _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_RXS_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_RXS_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_RXS_RANGE                  0:0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_RXS_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_RXS_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_RXS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_RXS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_RXS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_RXS_EP_OK                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0_RXS_EP_STALL                       _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0  
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0                    _MK_ADDR_CONST(0x234)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_SECURE                     0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_WORD_COUNT                         0x1
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_RESET_MASK                         _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_READ_MASK                  _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_WRITE_MASK                         _MK_MASK_CONST(0xed00ed)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_TXE_SHIFT                  _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_TXE_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_TXE_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_TXE_RANGE                  23:23
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_TXE_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_TXE_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_TXE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_TXE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_TXE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_TXE_DISABLE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_TXE_ENABLE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_TXR_SHIFT                  _MK_SHIFT_CONST(22)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_TXR_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_TXR_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_TXR_RANGE                  22:22
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_TXR_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_TXR_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_TXR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_TXR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_TXR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_TXR_KEEP_GOING                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_TXR_RESET_PID_SEQ                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_TXI_SHIFT                  _MK_SHIFT_CONST(21)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_TXI_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_TXI_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_TXI_RANGE                  21:21
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_TXI_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_TXI_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_TXI_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_TXI_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_TXI_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_TXI_DIS_PID_SEQ                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_TXI_ENB_PID_SEQ                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_TXT_SHIFT                  _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_TXT_FIELD                  _MK_FIELD_CONST(0x3, USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_TXT_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_TXT_RANGE                  19:18
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_TXT_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_TXT_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_TXT_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_TXT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_TXT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_TXT_CTRL                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_TXT_ISO                    _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_TXT_BULK                   _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_TXT_INTR                   _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_TXD_SHIFT                  _MK_SHIFT_CONST(17)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_TXD_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_TXD_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_TXD_RANGE                  17:17
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_TXD_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_TXD_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_TXD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_TXD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_TXD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_TXS_SHIFT                  _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_TXS_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_TXS_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_TXS_RANGE                  16:16
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_TXS_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_TXS_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_TXS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_TXS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_TXS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_TXS_EP_OK                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_TXS_EP_STALL                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_RXE_SHIFT                  _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_RXE_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_RXE_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_RXE_RANGE                  7:7
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_RXE_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_RXE_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_RXE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_RXE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_RXE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_RXE_DISABLE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_RXE_ENABLE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_RXR_SHIFT                  _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_RXR_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_RXR_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_RXR_RANGE                  6:6
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_RXR_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_RXR_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_RXR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_RXR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_RXR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_RXR_KEEP_GOING                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_RXR_RESET_PID_SEQ                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_RXI_SHIFT                  _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_RXI_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_RXI_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_RXI_RANGE                  5:5
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_RXI_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_RXI_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_RXI_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_RXI_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_RXI_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_RXI_DIS_PID_SEQ                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_RXI_ENB_PID_SEQ                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_RXT_SHIFT                  _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_RXT_FIELD                  _MK_FIELD_CONST(0x3, USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_RXT_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_RXT_RANGE                  3:2
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_RXT_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_RXT_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_RXT_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_RXT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_RXT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_RXT_CTRL                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_RXT_ISO                    _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_RXT_BULK                   _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_RXT_INTR                   _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_RXD_SHIFT                  _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_RXD_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_RXD_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_RXD_RANGE                  1:1
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_RXD_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_RXD_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_RXD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_RXD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_RXD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_RXS_SHIFT                  _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_RXS_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_RXS_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_RXS_RANGE                  0:0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_RXS_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_RXS_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_RXS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_RXS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_RXS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_RXS_EP_OK                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0_RXS_EP_STALL                       _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0  
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0                    _MK_ADDR_CONST(0x238)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_SECURE                     0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_WORD_COUNT                         0x1
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_RESET_MASK                         _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_READ_MASK                  _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_WRITE_MASK                         _MK_MASK_CONST(0xed00ed)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_TXE_SHIFT                  _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_TXE_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_TXE_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_TXE_RANGE                  23:23
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_TXE_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_TXE_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_TXE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_TXE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_TXE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_TXE_DISABLE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_TXE_ENABLE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_TXR_SHIFT                  _MK_SHIFT_CONST(22)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_TXR_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_TXR_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_TXR_RANGE                  22:22
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_TXR_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_TXR_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_TXR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_TXR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_TXR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_TXR_KEEP_GOING                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_TXR_RESET_PID_SEQ                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_TXI_SHIFT                  _MK_SHIFT_CONST(21)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_TXI_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_TXI_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_TXI_RANGE                  21:21
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_TXI_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_TXI_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_TXI_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_TXI_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_TXI_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_TXI_DIS_PID_SEQ                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_TXI_ENB_PID_SEQ                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_TXT_SHIFT                  _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_TXT_FIELD                  _MK_FIELD_CONST(0x3, USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_TXT_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_TXT_RANGE                  19:18
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_TXT_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_TXT_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_TXT_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_TXT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_TXT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_TXT_CTRL                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_TXT_ISO                    _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_TXT_BULK                   _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_TXT_INTR                   _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_TXD_SHIFT                  _MK_SHIFT_CONST(17)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_TXD_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_TXD_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_TXD_RANGE                  17:17
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_TXD_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_TXD_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_TXD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_TXD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_TXD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_TXS_SHIFT                  _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_TXS_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_TXS_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_TXS_RANGE                  16:16
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_TXS_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_TXS_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_TXS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_TXS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_TXS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_TXS_EP_OK                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_TXS_EP_STALL                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_RXE_SHIFT                  _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_RXE_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_RXE_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_RXE_RANGE                  7:7
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_RXE_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_RXE_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_RXE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_RXE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_RXE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_RXE_DISABLE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_RXE_ENABLE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_RXR_SHIFT                  _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_RXR_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_RXR_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_RXR_RANGE                  6:6
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_RXR_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_RXR_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_RXR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_RXR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_RXR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_RXR_KEEP_GOING                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_RXR_RESET_PID_SEQ                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_RXI_SHIFT                  _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_RXI_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_RXI_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_RXI_RANGE                  5:5
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_RXI_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_RXI_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_RXI_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_RXI_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_RXI_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_RXI_DIS_PID_SEQ                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_RXI_ENB_PID_SEQ                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_RXT_SHIFT                  _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_RXT_FIELD                  _MK_FIELD_CONST(0x3, USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_RXT_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_RXT_RANGE                  3:2
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_RXT_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_RXT_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_RXT_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_RXT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_RXT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_RXT_CTRL                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_RXT_ISO                    _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_RXT_BULK                   _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_RXT_INTR                   _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_RXD_SHIFT                  _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_RXD_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_RXD_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_RXD_RANGE                  1:1
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_RXD_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_RXD_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_RXD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_RXD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_RXD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_RXS_SHIFT                  _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_RXS_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_RXS_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_RXS_RANGE                  0:0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_RXS_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_RXS_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_RXS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_RXS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_RXS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_RXS_EP_OK                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0_RXS_EP_STALL                       _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0  
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0                    _MK_ADDR_CONST(0x23c)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_SECURE                     0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_WORD_COUNT                         0x1
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_RESET_MASK                         _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_READ_MASK                  _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_WRITE_MASK                         _MK_MASK_CONST(0xed00ed)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_TXE_SHIFT                  _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_TXE_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_TXE_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_TXE_RANGE                  23:23
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_TXE_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_TXE_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_TXE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_TXE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_TXE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_TXE_DISABLE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_TXE_ENABLE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_TXR_SHIFT                  _MK_SHIFT_CONST(22)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_TXR_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_TXR_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_TXR_RANGE                  22:22
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_TXR_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_TXR_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_TXR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_TXR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_TXR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_TXR_KEEP_GOING                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_TXR_RESET_PID_SEQ                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_TXI_SHIFT                  _MK_SHIFT_CONST(21)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_TXI_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_TXI_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_TXI_RANGE                  21:21
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_TXI_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_TXI_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_TXI_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_TXI_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_TXI_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_TXI_DIS_PID_SEQ                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_TXI_ENB_PID_SEQ                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_TXT_SHIFT                  _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_TXT_FIELD                  _MK_FIELD_CONST(0x3, USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_TXT_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_TXT_RANGE                  19:18
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_TXT_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_TXT_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_TXT_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_TXT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_TXT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_TXT_CTRL                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_TXT_ISO                    _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_TXT_BULK                   _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_TXT_INTR                   _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_TXD_SHIFT                  _MK_SHIFT_CONST(17)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_TXD_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_TXD_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_TXD_RANGE                  17:17
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_TXD_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_TXD_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_TXD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_TXD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_TXD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_TXS_SHIFT                  _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_TXS_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_TXS_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_TXS_RANGE                  16:16
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_TXS_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_TXS_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_TXS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_TXS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_TXS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_TXS_EP_OK                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_TXS_EP_STALL                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_RXE_SHIFT                  _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_RXE_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_RXE_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_RXE_RANGE                  7:7
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_RXE_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_RXE_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_RXE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_RXE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_RXE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_RXE_DISABLE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_RXE_ENABLE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_RXR_SHIFT                  _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_RXR_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_RXR_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_RXR_RANGE                  6:6
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_RXR_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_RXR_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_RXR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_RXR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_RXR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_RXR_KEEP_GOING                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_RXR_RESET_PID_SEQ                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_RXI_SHIFT                  _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_RXI_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_RXI_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_RXI_RANGE                  5:5
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_RXI_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_RXI_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_RXI_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_RXI_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_RXI_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_RXI_DIS_PID_SEQ                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_RXI_ENB_PID_SEQ                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_RXT_SHIFT                  _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_RXT_FIELD                  _MK_FIELD_CONST(0x3, USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_RXT_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_RXT_RANGE                  3:2
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_RXT_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_RXT_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_RXT_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_RXT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_RXT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_RXT_CTRL                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_RXT_ISO                    _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_RXT_BULK                   _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_RXT_INTR                   _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_RXD_SHIFT                  _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_RXD_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_RXD_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_RXD_RANGE                  1:1
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_RXD_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_RXD_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_RXD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_RXD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_RXD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_RXS_SHIFT                  _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_RXS_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_RXS_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_RXS_RANGE                  0:0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_RXS_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_RXS_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_RXS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_RXS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_RXS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_RXS_EP_OK                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0_RXS_EP_STALL                       _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0  
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0                    _MK_ADDR_CONST(0x240)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_SECURE                     0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_WORD_COUNT                         0x1
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_RESET_MASK                         _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_READ_MASK                  _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_WRITE_MASK                         _MK_MASK_CONST(0xed00ed)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_TXE_SHIFT                  _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_TXE_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_TXE_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_TXE_RANGE                  23:23
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_TXE_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_TXE_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_TXE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_TXE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_TXE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_TXE_DISABLE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_TXE_ENABLE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_TXR_SHIFT                  _MK_SHIFT_CONST(22)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_TXR_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_TXR_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_TXR_RANGE                  22:22
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_TXR_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_TXR_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_TXR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_TXR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_TXR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_TXR_KEEP_GOING                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_TXR_RESET_PID_SEQ                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_TXI_SHIFT                  _MK_SHIFT_CONST(21)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_TXI_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_TXI_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_TXI_RANGE                  21:21
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_TXI_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_TXI_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_TXI_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_TXI_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_TXI_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_TXI_DIS_PID_SEQ                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_TXI_ENB_PID_SEQ                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_TXT_SHIFT                  _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_TXT_FIELD                  _MK_FIELD_CONST(0x3, USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_TXT_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_TXT_RANGE                  19:18
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_TXT_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_TXT_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_TXT_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_TXT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_TXT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_TXT_CTRL                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_TXT_ISO                    _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_TXT_BULK                   _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_TXT_INTR                   _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_TXD_SHIFT                  _MK_SHIFT_CONST(17)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_TXD_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_TXD_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_TXD_RANGE                  17:17
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_TXD_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_TXD_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_TXD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_TXD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_TXD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_TXS_SHIFT                  _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_TXS_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_TXS_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_TXS_RANGE                  16:16
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_TXS_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_TXS_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_TXS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_TXS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_TXS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_TXS_EP_OK                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_TXS_EP_STALL                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_RXE_SHIFT                  _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_RXE_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_RXE_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_RXE_RANGE                  7:7
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_RXE_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_RXE_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_RXE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_RXE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_RXE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_RXE_DISABLE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_RXE_ENABLE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_RXR_SHIFT                  _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_RXR_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_RXR_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_RXR_RANGE                  6:6
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_RXR_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_RXR_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_RXR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_RXR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_RXR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_RXR_KEEP_GOING                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_RXR_RESET_PID_SEQ                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_RXI_SHIFT                  _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_RXI_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_RXI_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_RXI_RANGE                  5:5
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_RXI_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_RXI_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_RXI_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_RXI_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_RXI_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_RXI_DIS_PID_SEQ                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_RXI_ENB_PID_SEQ                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_RXT_SHIFT                  _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_RXT_FIELD                  _MK_FIELD_CONST(0x3, USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_RXT_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_RXT_RANGE                  3:2
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_RXT_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_RXT_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_RXT_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_RXT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_RXT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_RXT_CTRL                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_RXT_ISO                    _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_RXT_BULK                   _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_RXT_INTR                   _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_RXD_SHIFT                  _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_RXD_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_RXD_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_RXD_RANGE                  1:1
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_RXD_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_RXD_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_RXD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_RXD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_RXD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_RXS_SHIFT                  _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_RXS_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_RXS_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_RXS_RANGE                  0:0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_RXS_WOFFSET                        0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_RXS_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_RXS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_RXS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_RXS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_RXS_EP_OK                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0_RXS_EP_STALL                       _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0  
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0                   _MK_ADDR_CONST(0x244)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_SECURE                    0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_WORD_COUNT                        0x1
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_RESET_MASK                        _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_READ_MASK                         _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_WRITE_MASK                        _MK_MASK_CONST(0xed00ed)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_TXE_SHIFT                 _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_TXE_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_TXE_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_TXE_RANGE                 23:23
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_TXE_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_TXE_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_TXE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_TXE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_TXE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_TXE_DISABLE                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_TXE_ENABLE                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_TXR_SHIFT                 _MK_SHIFT_CONST(22)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_TXR_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_TXR_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_TXR_RANGE                 22:22
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_TXR_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_TXR_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_TXR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_TXR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_TXR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_TXR_KEEP_GOING                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_TXR_RESET_PID_SEQ                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_TXI_SHIFT                 _MK_SHIFT_CONST(21)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_TXI_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_TXI_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_TXI_RANGE                 21:21
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_TXI_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_TXI_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_TXI_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_TXI_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_TXI_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_TXI_DIS_PID_SEQ                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_TXI_ENB_PID_SEQ                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_TXT_SHIFT                 _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_TXT_FIELD                 _MK_FIELD_CONST(0x3, USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_TXT_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_TXT_RANGE                 19:18
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_TXT_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_TXT_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_TXT_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_TXT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_TXT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_TXT_CTRL                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_TXT_ISO                   _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_TXT_BULK                  _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_TXT_INTR                  _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_TXD_SHIFT                 _MK_SHIFT_CONST(17)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_TXD_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_TXD_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_TXD_RANGE                 17:17
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_TXD_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_TXD_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_TXD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_TXD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_TXD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_TXS_SHIFT                 _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_TXS_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_TXS_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_TXS_RANGE                 16:16
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_TXS_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_TXS_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_TXS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_TXS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_TXS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_TXS_EP_OK                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_TXS_EP_STALL                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_RXE_SHIFT                 _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_RXE_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_RXE_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_RXE_RANGE                 7:7
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_RXE_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_RXE_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_RXE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_RXE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_RXE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_RXE_DISABLE                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_RXE_ENABLE                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_RXR_SHIFT                 _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_RXR_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_RXR_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_RXR_RANGE                 6:6
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_RXR_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_RXR_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_RXR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_RXR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_RXR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_RXR_KEEP_GOING                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_RXR_RESET_PID_SEQ                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_RXI_SHIFT                 _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_RXI_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_RXI_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_RXI_RANGE                 5:5
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_RXI_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_RXI_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_RXI_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_RXI_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_RXI_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_RXI_DIS_PID_SEQ                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_RXI_ENB_PID_SEQ                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_RXT_SHIFT                 _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_RXT_FIELD                 _MK_FIELD_CONST(0x3, USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_RXT_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_RXT_RANGE                 3:2
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_RXT_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_RXT_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_RXT_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_RXT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_RXT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_RXT_CTRL                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_RXT_ISO                   _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_RXT_BULK                  _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_RXT_INTR                  _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_RXD_SHIFT                 _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_RXD_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_RXD_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_RXD_RANGE                 1:1
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_RXD_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_RXD_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_RXD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_RXD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_RXD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_RXS_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_RXS_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_RXS_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_RXS_RANGE                 0:0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_RXS_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_RXS_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_RXS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_RXS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_RXS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_RXS_EP_OK                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0_RXS_EP_STALL                      _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0  
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0                   _MK_ADDR_CONST(0x248)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_SECURE                    0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_WORD_COUNT                        0x1
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_RESET_MASK                        _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_READ_MASK                         _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_WRITE_MASK                        _MK_MASK_CONST(0xed00ed)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_TXE_SHIFT                 _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_TXE_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_TXE_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_TXE_RANGE                 23:23
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_TXE_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_TXE_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_TXE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_TXE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_TXE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_TXE_DISABLE                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_TXE_ENABLE                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_TXR_SHIFT                 _MK_SHIFT_CONST(22)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_TXR_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_TXR_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_TXR_RANGE                 22:22
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_TXR_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_TXR_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_TXR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_TXR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_TXR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_TXR_KEEP_GOING                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_TXR_RESET_PID_SEQ                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_TXI_SHIFT                 _MK_SHIFT_CONST(21)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_TXI_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_TXI_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_TXI_RANGE                 21:21
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_TXI_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_TXI_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_TXI_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_TXI_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_TXI_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_TXI_DIS_PID_SEQ                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_TXI_ENB_PID_SEQ                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_TXT_SHIFT                 _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_TXT_FIELD                 _MK_FIELD_CONST(0x3, USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_TXT_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_TXT_RANGE                 19:18
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_TXT_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_TXT_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_TXT_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_TXT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_TXT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_TXT_CTRL                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_TXT_ISO                   _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_TXT_BULK                  _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_TXT_INTR                  _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_TXD_SHIFT                 _MK_SHIFT_CONST(17)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_TXD_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_TXD_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_TXD_RANGE                 17:17
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_TXD_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_TXD_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_TXD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_TXD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_TXD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_TXS_SHIFT                 _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_TXS_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_TXS_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_TXS_RANGE                 16:16
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_TXS_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_TXS_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_TXS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_TXS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_TXS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_TXS_EP_OK                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_TXS_EP_STALL                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_RXE_SHIFT                 _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_RXE_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_RXE_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_RXE_RANGE                 7:7
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_RXE_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_RXE_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_RXE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_RXE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_RXE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_RXE_DISABLE                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_RXE_ENABLE                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_RXR_SHIFT                 _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_RXR_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_RXR_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_RXR_RANGE                 6:6
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_RXR_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_RXR_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_RXR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_RXR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_RXR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_RXR_KEEP_GOING                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_RXR_RESET_PID_SEQ                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_RXI_SHIFT                 _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_RXI_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_RXI_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_RXI_RANGE                 5:5
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_RXI_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_RXI_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_RXI_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_RXI_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_RXI_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_RXI_DIS_PID_SEQ                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_RXI_ENB_PID_SEQ                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_RXT_SHIFT                 _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_RXT_FIELD                 _MK_FIELD_CONST(0x3, USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_RXT_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_RXT_RANGE                 3:2
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_RXT_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_RXT_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_RXT_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_RXT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_RXT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_RXT_CTRL                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_RXT_ISO                   _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_RXT_BULK                  _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_RXT_INTR                  _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_RXD_SHIFT                 _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_RXD_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_RXD_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_RXD_RANGE                 1:1
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_RXD_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_RXD_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_RXD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_RXD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_RXD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_RXS_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_RXS_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_RXS_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_RXS_RANGE                 0:0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_RXS_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_RXS_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_RXS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_RXS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_RXS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_RXS_EP_OK                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0_RXS_EP_STALL                      _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0  
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0                   _MK_ADDR_CONST(0x24c)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_SECURE                    0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_WORD_COUNT                        0x1
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_RESET_MASK                        _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_READ_MASK                         _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_WRITE_MASK                        _MK_MASK_CONST(0xed00ed)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_TXE_SHIFT                 _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_TXE_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_TXE_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_TXE_RANGE                 23:23
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_TXE_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_TXE_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_TXE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_TXE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_TXE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_TXE_DISABLE                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_TXE_ENABLE                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_TXR_SHIFT                 _MK_SHIFT_CONST(22)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_TXR_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_TXR_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_TXR_RANGE                 22:22
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_TXR_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_TXR_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_TXR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_TXR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_TXR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_TXR_KEEP_GOING                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_TXR_RESET_PID_SEQ                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_TXI_SHIFT                 _MK_SHIFT_CONST(21)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_TXI_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_TXI_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_TXI_RANGE                 21:21
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_TXI_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_TXI_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_TXI_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_TXI_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_TXI_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_TXI_DIS_PID_SEQ                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_TXI_ENB_PID_SEQ                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_TXT_SHIFT                 _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_TXT_FIELD                 _MK_FIELD_CONST(0x3, USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_TXT_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_TXT_RANGE                 19:18
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_TXT_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_TXT_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_TXT_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_TXT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_TXT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_TXT_CTRL                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_TXT_ISO                   _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_TXT_BULK                  _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_TXT_INTR                  _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_TXD_SHIFT                 _MK_SHIFT_CONST(17)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_TXD_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_TXD_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_TXD_RANGE                 17:17
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_TXD_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_TXD_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_TXD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_TXD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_TXD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_TXS_SHIFT                 _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_TXS_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_TXS_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_TXS_RANGE                 16:16
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_TXS_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_TXS_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_TXS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_TXS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_TXS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_TXS_EP_OK                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_TXS_EP_STALL                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_RXE_SHIFT                 _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_RXE_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_RXE_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_RXE_RANGE                 7:7
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_RXE_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_RXE_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_RXE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_RXE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_RXE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_RXE_DISABLE                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_RXE_ENABLE                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_RXR_SHIFT                 _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_RXR_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_RXR_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_RXR_RANGE                 6:6
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_RXR_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_RXR_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_RXR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_RXR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_RXR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_RXR_KEEP_GOING                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_RXR_RESET_PID_SEQ                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_RXI_SHIFT                 _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_RXI_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_RXI_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_RXI_RANGE                 5:5
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_RXI_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_RXI_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_RXI_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_RXI_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_RXI_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_RXI_DIS_PID_SEQ                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_RXI_ENB_PID_SEQ                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_RXT_SHIFT                 _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_RXT_FIELD                 _MK_FIELD_CONST(0x3, USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_RXT_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_RXT_RANGE                 3:2
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_RXT_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_RXT_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_RXT_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_RXT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_RXT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_RXT_CTRL                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_RXT_ISO                   _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_RXT_BULK                  _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_RXT_INTR                  _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_RXD_SHIFT                 _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_RXD_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_RXD_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_RXD_RANGE                 1:1
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_RXD_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_RXD_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_RXD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_RXD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_RXD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_RXS_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_RXS_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_RXS_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_RXS_RANGE                 0:0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_RXS_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_RXS_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_RXS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_RXS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_RXS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_RXS_EP_OK                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0_RXS_EP_STALL                      _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0  
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0                   _MK_ADDR_CONST(0x250)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_SECURE                    0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_WORD_COUNT                        0x1
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_RESET_MASK                        _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_READ_MASK                         _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_WRITE_MASK                        _MK_MASK_CONST(0xed00ed)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_TXE_SHIFT                 _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_TXE_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_TXE_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_TXE_RANGE                 23:23
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_TXE_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_TXE_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_TXE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_TXE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_TXE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_TXE_DISABLE                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_TXE_ENABLE                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_TXR_SHIFT                 _MK_SHIFT_CONST(22)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_TXR_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_TXR_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_TXR_RANGE                 22:22
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_TXR_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_TXR_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_TXR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_TXR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_TXR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_TXR_KEEP_GOING                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_TXR_RESET_PID_SEQ                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_TXI_SHIFT                 _MK_SHIFT_CONST(21)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_TXI_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_TXI_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_TXI_RANGE                 21:21
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_TXI_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_TXI_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_TXI_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_TXI_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_TXI_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_TXI_DIS_PID_SEQ                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_TXI_ENB_PID_SEQ                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_TXT_SHIFT                 _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_TXT_FIELD                 _MK_FIELD_CONST(0x3, USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_TXT_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_TXT_RANGE                 19:18
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_TXT_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_TXT_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_TXT_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_TXT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_TXT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_TXT_CTRL                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_TXT_ISO                   _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_TXT_BULK                  _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_TXT_INTR                  _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_TXD_SHIFT                 _MK_SHIFT_CONST(17)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_TXD_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_TXD_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_TXD_RANGE                 17:17
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_TXD_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_TXD_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_TXD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_TXD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_TXD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_TXS_SHIFT                 _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_TXS_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_TXS_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_TXS_RANGE                 16:16
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_TXS_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_TXS_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_TXS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_TXS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_TXS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_TXS_EP_OK                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_TXS_EP_STALL                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_RXE_SHIFT                 _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_RXE_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_RXE_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_RXE_RANGE                 7:7
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_RXE_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_RXE_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_RXE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_RXE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_RXE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_RXE_DISABLE                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_RXE_ENABLE                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_RXR_SHIFT                 _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_RXR_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_RXR_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_RXR_RANGE                 6:6
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_RXR_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_RXR_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_RXR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_RXR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_RXR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_RXR_KEEP_GOING                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_RXR_RESET_PID_SEQ                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_RXI_SHIFT                 _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_RXI_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_RXI_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_RXI_RANGE                 5:5
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_RXI_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_RXI_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_RXI_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_RXI_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_RXI_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_RXI_DIS_PID_SEQ                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_RXI_ENB_PID_SEQ                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_RXT_SHIFT                 _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_RXT_FIELD                 _MK_FIELD_CONST(0x3, USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_RXT_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_RXT_RANGE                 3:2
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_RXT_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_RXT_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_RXT_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_RXT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_RXT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_RXT_CTRL                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_RXT_ISO                   _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_RXT_BULK                  _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_RXT_INTR                  _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_RXD_SHIFT                 _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_RXD_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_RXD_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_RXD_RANGE                 1:1
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_RXD_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_RXD_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_RXD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_RXD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_RXD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_RXS_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_RXS_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_RXS_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_RXS_RANGE                 0:0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_RXS_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_RXS_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_RXS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_RXS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_RXS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_RXS_EP_OK                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0_RXS_EP_STALL                      _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0  
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0                   _MK_ADDR_CONST(0x254)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_SECURE                    0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_WORD_COUNT                        0x1
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_RESET_MASK                        _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_READ_MASK                         _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_WRITE_MASK                        _MK_MASK_CONST(0xed00ed)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_TXE_SHIFT                 _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_TXE_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_TXE_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_TXE_RANGE                 23:23
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_TXE_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_TXE_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_TXE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_TXE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_TXE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_TXE_DISABLE                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_TXE_ENABLE                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_TXR_SHIFT                 _MK_SHIFT_CONST(22)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_TXR_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_TXR_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_TXR_RANGE                 22:22
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_TXR_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_TXR_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_TXR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_TXR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_TXR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_TXR_KEEP_GOING                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_TXR_RESET_PID_SEQ                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_TXI_SHIFT                 _MK_SHIFT_CONST(21)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_TXI_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_TXI_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_TXI_RANGE                 21:21
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_TXI_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_TXI_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_TXI_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_TXI_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_TXI_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_TXI_DIS_PID_SEQ                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_TXI_ENB_PID_SEQ                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_TXT_SHIFT                 _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_TXT_FIELD                 _MK_FIELD_CONST(0x3, USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_TXT_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_TXT_RANGE                 19:18
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_TXT_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_TXT_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_TXT_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_TXT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_TXT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_TXT_CTRL                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_TXT_ISO                   _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_TXT_BULK                  _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_TXT_INTR                  _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_TXD_SHIFT                 _MK_SHIFT_CONST(17)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_TXD_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_TXD_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_TXD_RANGE                 17:17
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_TXD_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_TXD_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_TXD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_TXD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_TXD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_TXS_SHIFT                 _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_TXS_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_TXS_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_TXS_RANGE                 16:16
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_TXS_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_TXS_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_TXS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_TXS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_TXS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_TXS_EP_OK                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_TXS_EP_STALL                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_RXE_SHIFT                 _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_RXE_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_RXE_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_RXE_RANGE                 7:7
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_RXE_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_RXE_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_RXE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_RXE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_RXE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_RXE_DISABLE                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_RXE_ENABLE                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_RXR_SHIFT                 _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_RXR_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_RXR_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_RXR_RANGE                 6:6
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_RXR_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_RXR_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_RXR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_RXR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_RXR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_RXR_KEEP_GOING                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_RXR_RESET_PID_SEQ                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_RXI_SHIFT                 _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_RXI_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_RXI_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_RXI_RANGE                 5:5
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_RXI_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_RXI_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_RXI_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_RXI_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_RXI_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_RXI_DIS_PID_SEQ                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_RXI_ENB_PID_SEQ                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_RXT_SHIFT                 _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_RXT_FIELD                 _MK_FIELD_CONST(0x3, USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_RXT_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_RXT_RANGE                 3:2
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_RXT_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_RXT_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_RXT_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_RXT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_RXT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_RXT_CTRL                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_RXT_ISO                   _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_RXT_BULK                  _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_RXT_INTR                  _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_RXD_SHIFT                 _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_RXD_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_RXD_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_RXD_RANGE                 1:1
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_RXD_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_RXD_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_RXD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_RXD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_RXD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_RXS_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_RXS_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_RXS_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_RXS_RANGE                 0:0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_RXS_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_RXS_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_RXS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_RXS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_RXS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_RXS_EP_OK                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0_RXS_EP_STALL                      _MK_ENUM_CONST(1)


// Register USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0  
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0                   _MK_ADDR_CONST(0x258)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_SECURE                    0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_WORD_COUNT                        0x1
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_RESET_MASK                        _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_READ_MASK                         _MK_MASK_CONST(0xef00ef)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_WRITE_MASK                        _MK_MASK_CONST(0xed00ed)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_TXE_SHIFT                 _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_TXE_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_TXE_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_TXE_RANGE                 23:23
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_TXE_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_TXE_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_TXE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_TXE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_TXE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_TXE_DISABLE                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_TXE_ENABLE                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_TXR_SHIFT                 _MK_SHIFT_CONST(22)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_TXR_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_TXR_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_TXR_RANGE                 22:22
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_TXR_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_TXR_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_TXR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_TXR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_TXR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_TXR_KEEP_GOING                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_TXR_RESET_PID_SEQ                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_TXI_SHIFT                 _MK_SHIFT_CONST(21)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_TXI_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_TXI_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_TXI_RANGE                 21:21
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_TXI_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_TXI_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_TXI_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_TXI_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_TXI_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_TXI_DIS_PID_SEQ                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_TXI_ENB_PID_SEQ                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_TXT_SHIFT                 _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_TXT_FIELD                 _MK_FIELD_CONST(0x3, USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_TXT_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_TXT_RANGE                 19:18
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_TXT_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_TXT_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_TXT_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_TXT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_TXT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_TXT_CTRL                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_TXT_ISO                   _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_TXT_BULK                  _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_TXT_INTR                  _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_TXD_SHIFT                 _MK_SHIFT_CONST(17)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_TXD_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_TXD_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_TXD_RANGE                 17:17
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_TXD_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_TXD_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_TXD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_TXD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_TXD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_TXS_SHIFT                 _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_TXS_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_TXS_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_TXS_RANGE                 16:16
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_TXS_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_TXS_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_TXS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_TXS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_TXS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_TXS_EP_OK                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_TXS_EP_STALL                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_RXE_SHIFT                 _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_RXE_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_RXE_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_RXE_RANGE                 7:7
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_RXE_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_RXE_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_RXE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_RXE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_RXE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_RXE_DISABLE                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_RXE_ENABLE                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_RXR_SHIFT                 _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_RXR_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_RXR_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_RXR_RANGE                 6:6
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_RXR_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_RXR_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_RXR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_RXR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_RXR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_RXR_KEEP_GOING                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_RXR_RESET_PID_SEQ                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_RXI_SHIFT                 _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_RXI_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_RXI_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_RXI_RANGE                 5:5
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_RXI_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_RXI_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_RXI_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_RXI_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_RXI_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_RXI_DIS_PID_SEQ                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_RXI_ENB_PID_SEQ                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_RXT_SHIFT                 _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_RXT_FIELD                 _MK_FIELD_CONST(0x3, USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_RXT_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_RXT_RANGE                 3:2
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_RXT_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_RXT_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_RXT_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_RXT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_RXT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_RXT_CTRL                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_RXT_ISO                   _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_RXT_BULK                  _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_RXT_INTR                  _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_RXD_SHIFT                 _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_RXD_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_RXD_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_RXD_RANGE                 1:1
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_RXD_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_RXD_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_RXD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_RXD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_RXD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_RXS_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_RXS_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_RXS_SHIFT)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_RXS_RANGE                 0:0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_RXS_WOFFSET                       0x0
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_RXS_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_RXS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_RXS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_RXS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_RXS_EP_OK                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0_RXS_EP_STALL                      _MK_ENUM_CONST(1)


// Packet USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_SIZE 32

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_MULT_SHIFT                    _MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_MULT_FIELD                    _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_MULT_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_MULT_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_MULT_ROW                      0
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_MULT_NON_ISO_IS_0                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_MULT_MULTI_1                  _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_MULT_MULT_2                   _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_MULT_MULTI_3                  _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_ZLT_SHIFT                     _MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_ZLT_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_ZLT_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_ZLT_RANGE                     _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_ZLT_ROW                       0
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_ZLT_ZERO_LENGTH_TERM_ENABLED                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_ZLT_ZERO_LENGTH_TERM_DISABLED                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED0_0_SHIFT                     _MK_SHIFT_CONST(27)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED0_0_FIELD                     _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED0_0_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED0_0_RANGE                     _MK_SHIFT_CONST(28):_MK_SHIFT_CONST(27)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED0_0_ROW                       0

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_MAX_PACKET_LENGTH_SHIFT                       _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_MAX_PACKET_LENGTH_FIELD                       _MK_FIELD_CONST(0x7ff, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_MAX_PACKET_LENGTH_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_MAX_PACKET_LENGTH_RANGE                       _MK_SHIFT_CONST(26):_MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_MAX_PACKET_LENGTH_ROW                 0

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_IOS_SHIFT                     _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_IOS_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_IOS_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_IOS_RANGE                     _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_IOS_ROW                       0
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_IOS_DISABLE                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_IOS_ENABLE                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED0_1_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED0_1_FIELD                     _MK_FIELD_CONST(0x7fff, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED0_1_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED0_1_RANGE                     _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED0_1_ROW                       0

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_CURRENT_DTD_PTR_SHIFT                 _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_CURRENT_DTD_PTR_FIELD                 _MK_FIELD_CONST(0x7ffffff, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_CURRENT_DTD_PTR_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_CURRENT_DTD_PTR_RANGE                 _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_CURRENT_DTD_PTR_ROW                   1

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED1_0_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED1_0_FIELD                     _MK_FIELD_CONST(0x1f, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED1_0_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED1_0_RANGE                     _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED1_0_ROW                       1

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_NEXT_DTD_PTR_SHIFT                    _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_NEXT_DTD_PTR_FIELD                    _MK_FIELD_CONST(0x7ffffff, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_NEXT_DTD_PTR_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_NEXT_DTD_PTR_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_NEXT_DTD_PTR_ROW                      2

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED2_0_SHIFT                     _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED2_0_FIELD                     _MK_FIELD_CONST(0xf, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED2_0_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED2_0_RANGE                     _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED2_0_ROW                       2

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_TERMINATE_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_TERMINATE_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_TERMINATE_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_TERMINATE_RANGE                       _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_TERMINATE_ROW                 2
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_TERMINATE_CLEAR                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_TERMINATE_SET                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_TOTAL_BYTES_SHIFT                     _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_TOTAL_BYTES_FIELD                     _MK_FIELD_CONST(0xffff, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_TOTAL_BYTES_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_TOTAL_BYTES_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_TOTAL_BYTES_ROW                       3

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_IOC_SHIFT                     _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_IOC_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_IOC_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_IOC_RANGE                     _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_IOC_ROW                       3
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_IOC_DISABLE                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_IOC_ENABLE                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED3_0_SHIFT                     _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED3_0_FIELD                     _MK_FIELD_CONST(0x7, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED3_0_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED3_0_RANGE                     _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED3_0_ROW                       3

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_MULTIPLIER_OVERRIDE_SHIFT                     _MK_SHIFT_CONST(10)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_MULTIPLIER_OVERRIDE_FIELD                     _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_MULTIPLIER_OVERRIDE_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_MULTIPLIER_OVERRIDE_RANGE                     _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(10)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_MULTIPLIER_OVERRIDE_ROW                       3
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_MULTIPLIER_OVERRIDE_DISABLE                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_MULTIPLIER_OVERRIDE_ENABLE                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED3_1_SHIFT                     _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED3_1_FIELD                     _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED3_1_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED3_1_RANGE                     _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED3_1_ROW                       3

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_ACTIVE_SHIFT                  _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_ACTIVE_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_ACTIVE_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_ACTIVE_RANGE                  _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_ACTIVE_ROW                    3
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_ACTIVE_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_ACTIVE_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_HALTED_SHIFT                  _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_HALTED_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_HALTED_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_HALTED_RANGE                  _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_HALTED_ROW                    3
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_HALTED_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_HALTED_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_DATA_BUFFER_ERROR_SHIFT                       _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_DATA_BUFFER_ERROR_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_DATA_BUFFER_ERROR_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_DATA_BUFFER_ERROR_RANGE                       _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_DATA_BUFFER_ERROR_ROW                 3
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_DATA_BUFFER_ERROR_CLEAR                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_DATA_BUFFER_ERROR_SET                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED3_2_SHIFT                     _MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED3_2_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED3_2_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED3_2_RANGE                     _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED3_2_ROW                       3

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_TRANSACTION_ERROR_SHIFT                       _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_TRANSACTION_ERROR_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_TRANSACTION_ERROR_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_TRANSACTION_ERROR_RANGE                       _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_TRANSACTION_ERROR_ROW                 3
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_TRANSACTION_ERROR_CLEAR                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_TRANSACTION_ERROR_SET                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED3_3_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED3_3_FIELD                     _MK_FIELD_CONST(0x7, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED3_3_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED3_3_RANGE                     _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED3_3_ROW                       3

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE0_SHIFT                   _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE0_FIELD                   _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE0_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE0_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE0_ROW                     4

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_OFFSET_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_OFFSET_FIELD                      _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_OFFSET_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_OFFSET_RANGE                      _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_OFFSET_ROW                        4

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE1_SHIFT                   _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE1_FIELD                   _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE1_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE1_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE1_ROW                     5

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED5_0_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED5_0_FIELD                     _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED5_0_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED5_0_RANGE                     _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED5_0_ROW                       5

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE2_SHIFT                   _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE2_FIELD                   _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE2_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE2_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE2_ROW                     6

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED6_0_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED6_0_FIELD                     _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED6_0_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED6_0_RANGE                     _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED6_0_ROW                       6

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE3_SHIFT                   _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE3_FIELD                   _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE3_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE3_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE3_ROW                     7

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED7_0_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED7_0_FIELD                     _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED7_0_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED7_0_RANGE                     _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED7_0_ROW                       7

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE4_SHIFT                   _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE4_FIELD                   _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE4_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE4_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_BUF_PTR_PAGE4_ROW                     8

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED8_0_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED8_0_FIELD                     _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED8_0_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED8_0_RANGE                     _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED8_0_ROW                       8

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED9_0_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED9_0_FIELD                     _MK_FIELD_CONST(0xffffffff, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED9_0_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED9_0_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_RESERVED9_0_ROW                       9

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_SETUP_BUF_BYTES3_0_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_SETUP_BUF_BYTES3_0_FIELD                      _MK_FIELD_CONST(0xffffffff, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_SETUP_BUF_BYTES3_0_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_SETUP_BUF_BYTES3_0_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_SETUP_BUF_BYTES3_0_ROW                        10

#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_SETUP_BUF_BYTES7_4_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_SETUP_BUF_BYTES7_4_FIELD                      _MK_FIELD_CONST(0xffffffff, USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_SETUP_BUF_BYTES7_4_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_SETUP_BUF_BYTES7_4_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_QUEUE_HEAD_0_SETUP_BUF_BYTES7_4_ROW                        11


// Packet USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_SIZE 32

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_NEXT_DTD_PTR_SHIFT                   _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_NEXT_DTD_PTR_FIELD                   _MK_FIELD_CONST(0x7ffffff, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_NEXT_DTD_PTR_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_NEXT_DTD_PTR_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_NEXT_DTD_PTR_ROW                     0

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED2_0_SHIFT                    _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED2_0_FIELD                    _MK_FIELD_CONST(0xf, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED2_0_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED2_0_RANGE                    _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED2_0_ROW                      0

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_TERMINATE_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_TERMINATE_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_TERMINATE_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_TERMINATE_RANGE                      _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_TERMINATE_ROW                        0
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_TERMINATE_CLEAR                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_TERMINATE_SET                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_TOTAL_BYTES_SHIFT                    _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_TOTAL_BYTES_FIELD                    _MK_FIELD_CONST(0xffff, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_TOTAL_BYTES_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_TOTAL_BYTES_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_TOTAL_BYTES_ROW                      1

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_IOC_SHIFT                    _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_IOC_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_IOC_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_IOC_RANGE                    _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_IOC_ROW                      1
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_IOC_DISABLE                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_IOC_ENABLE                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED3_0_SHIFT                    _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED3_0_FIELD                    _MK_FIELD_CONST(0x7, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED3_0_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED3_0_RANGE                    _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED3_0_ROW                      1

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_MULTIPLIER_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(10)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_MULTIPLIER_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_MULTIPLIER_OVERRIDE_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_MULTIPLIER_OVERRIDE_RANGE                    _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(10)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_MULTIPLIER_OVERRIDE_ROW                      1
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_MULTIPLIER_OVERRIDE_DISABLE                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_MULTIPLIER_OVERRIDE_ENABLE                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED3_1_SHIFT                    _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED3_1_FIELD                    _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED3_1_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED3_1_RANGE                    _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED3_1_ROW                      1

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_ACTIVE_SHIFT                 _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_ACTIVE_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_ACTIVE_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_ACTIVE_RANGE                 _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_ACTIVE_ROW                   1
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_ACTIVE_CLEAR                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_ACTIVE_SET                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_HALTED_SHIFT                 _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_HALTED_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_HALTED_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_HALTED_RANGE                 _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_HALTED_ROW                   1
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_HALTED_CLEAR                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_HALTED_SET                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_SHIFT                      _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_RANGE                      _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_ROW                        1
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_CLEAR                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_SET                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED3_2_SHIFT                    _MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED3_2_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED3_2_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED3_2_RANGE                    _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED3_2_ROW                      1

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_SHIFT                      _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_RANGE                      _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_ROW                        1
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_CLEAR                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_SET                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED3_3_SHIFT                    _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED3_3_FIELD                    _MK_FIELD_CONST(0x7, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED3_3_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED3_3_RANGE                    _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED3_3_ROW                      1

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE0_SHIFT                  _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE0_FIELD                  _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE0_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE0_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE0_ROW                    2

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_OFFSET_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_OFFSET_FIELD                     _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_OFFSET_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_OFFSET_RANGE                     _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_OFFSET_ROW                       2

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE1_SHIFT                  _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE1_FIELD                  _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE1_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE1_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE1_ROW                    3

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED5_0_SHIFT                    _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED5_0_FIELD                    _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED5_0_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED5_0_RANGE                    _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED5_0_ROW                      3

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE2_SHIFT                  _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE2_FIELD                  _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE2_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE2_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE2_ROW                    4

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED6_0_SHIFT                    _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED6_0_FIELD                    _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED6_0_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED6_0_RANGE                    _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED6_0_ROW                      4

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE3_SHIFT                  _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE3_FIELD                  _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE3_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE3_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE3_ROW                    5

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED7_0_SHIFT                    _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED7_0_FIELD                    _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED7_0_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED7_0_RANGE                    _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED7_0_ROW                      5

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE4_SHIFT                  _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE4_FIELD                  _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE4_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE4_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE4_ROW                    6

#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED8_0_SHIFT                    _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED8_0_FIELD                    _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED8_0_SHIFT)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED8_0_RANGE                    _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_DEVICE_TRANSFER_DESCRIPTOR_0_RESERVED8_0_ROW                      6


// Packet USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_SIZE 32

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QUEUE_HEAD_HORIZONTAL_LINK_PTR_SHIFT                    _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QUEUE_HEAD_HORIZONTAL_LINK_PTR_FIELD                    _MK_FIELD_CONST(0x7ffffff, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QUEUE_HEAD_HORIZONTAL_LINK_PTR_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QUEUE_HEAD_HORIZONTAL_LINK_PTR_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QUEUE_HEAD_HORIZONTAL_LINK_PTR_ROW                      0

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED0_0_SHIFT                       _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED0_0_FIELD                       _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED0_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED0_0_RANGE                       _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED0_0_ROW                 0

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QH_ITD_TYPE_SHIFT                       _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QH_ITD_TYPE_FIELD                       _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QH_ITD_TYPE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QH_ITD_TYPE_RANGE                       _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QH_ITD_TYPE_ROW                 0
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QH_ITD_TYPE_ITD                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QH_ITD_TYPE_QH                  _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QH_ITD_TYPE_SITD                        _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QH_ITD_TYPE_FSTN                        _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QH_TERMINATE_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QH_TERMINATE_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QH_TERMINATE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QH_TERMINATE_RANGE                      _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QH_TERMINATE_ROW                        0
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QH_TERMINATE_VALID_QH_PTR                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QH_TERMINATE_INVALID_QH_PTR                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_NAK_CNT_RL_SHIFT                        _MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_NAK_CNT_RL_FIELD                        _MK_FIELD_CONST(0xf, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_NAK_CNT_RL_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_NAK_CNT_RL_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_NAK_CNT_RL_ROW                  1

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_CTRL_EP_FLAG_SHIFT                      _MK_SHIFT_CONST(27)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_CTRL_EP_FLAG_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_CTRL_EP_FLAG_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_CTRL_EP_FLAG_RANGE                      _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(27)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_CTRL_EP_FLAG_ROW                        1
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_CTRL_EP_FLAG_NOT_CTRL_EP                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_CTRL_EP_FLAG_CTRP_EP                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_MAX_PKT_LENGTH_SHIFT                    _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_MAX_PKT_LENGTH_FIELD                    _MK_FIELD_CONST(0x7ff, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_MAX_PKT_LENGTH_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_MAX_PKT_LENGTH_RANGE                    _MK_SHIFT_CONST(26):_MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_MAX_PKT_LENGTH_ROW                      1

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_HEAD_RECLAMATION_LIST_SHIFT                     _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_HEAD_RECLAMATION_LIST_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_HEAD_RECLAMATION_LIST_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_HEAD_RECLAMATION_LIST_RANGE                     _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_HEAD_RECLAMATION_LIST_ROW                       1
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_HEAD_RECLAMATION_LIST_CLEAR                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_HEAD_RECLAMATION_LIST_SET                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DATA_TOGGLE_CTRL_SHIFT                  _MK_SHIFT_CONST(14)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DATA_TOGGLE_CTRL_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DATA_TOGGLE_CTRL_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DATA_TOGGLE_CTRL_RANGE                  _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(14)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DATA_TOGGLE_CTRL_ROW                    1
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DATA_TOGGLE_CTRL_QH_DT                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DATA_TOGGLE_CTRL_QTD_DT                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ENDPT_SPEED_SHIFT                       _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ENDPT_SPEED_FIELD                       _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ENDPT_SPEED_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ENDPT_SPEED_RANGE                       _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ENDPT_SPEED_ROW                 1
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ENDPT_SPEED_FULL_SPEED                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ENDPT_SPEED_LOW_SPEED                   _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ENDPT_SPEED_HIGH_SPEED                  _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ENDPT_SPEED_RESERVED                    _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ENPT_NUMBER_SHIFT                       _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ENPT_NUMBER_FIELD                       _MK_FIELD_CONST(0xf, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ENPT_NUMBER_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ENPT_NUMBER_RANGE                       _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ENPT_NUMBER_ROW                 1

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_INACTIVATE_SHIFT                        _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_INACTIVATE_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_INACTIVATE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_INACTIVATE_RANGE                        _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_INACTIVATE_ROW                  1
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_INACTIVATE_NO_INACTIVATE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_INACTIVATE_INACTIVATE                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DEV_ADDRESS_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DEV_ADDRESS_FIELD                       _MK_FIELD_CONST(0x7f, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DEV_ADDRESS_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DEV_ADDRESS_RANGE                       _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DEV_ADDRESS_ROW                 1

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_MULT_SHIFT                      _MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_MULT_FIELD                      _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_MULT_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_MULT_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_MULT_ROW                        2
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_MULT_NON_ISO_IS_0                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_MULT_MULTI_1                    _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_MULT_MULT_2                     _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_MULT_MULTI_3                    _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_PORT_NUMBER_SHIFT                       _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_PORT_NUMBER_FIELD                       _MK_FIELD_CONST(0x7f, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_PORT_NUMBER_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_PORT_NUMBER_RANGE                       _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_PORT_NUMBER_ROW                 2

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_HUB_ADDR_SHIFT                  _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_HUB_ADDR_FIELD                  _MK_FIELD_CONST(0x7f, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_HUB_ADDR_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_HUB_ADDR_RANGE                  _MK_SHIFT_CONST(22):_MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_HUB_ADDR_ROW                    2

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_UFRAME_C_MASK_SHIFT                     _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_UFRAME_C_MASK_FIELD                     _MK_FIELD_CONST(0xff, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_UFRAME_C_MASK_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_UFRAME_C_MASK_RANGE                     _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_UFRAME_C_MASK_ROW                       2

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_UFRAME_S_MASK_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_UFRAME_S_MASK_FIELD                     _MK_FIELD_CONST(0xff, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_UFRAME_S_MASK_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_UFRAME_S_MASK_RANGE                     _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_UFRAME_S_MASK_ROW                       2

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_CURRENT_QTD_PTR_SHIFT                   _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_CURRENT_QTD_PTR_FIELD                   _MK_FIELD_CONST(0x7ffffff, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_CURRENT_QTD_PTR_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_CURRENT_QTD_PTR_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_CURRENT_QTD_PTR_ROW                     3

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED3_0_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED3_0_FIELD                       _MK_FIELD_CONST(0x1f, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED3_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED3_0_RANGE                       _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED3_0_ROW                 3

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_NEXT_QTD_PTR_SHIFT                      _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_NEXT_QTD_PTR_FIELD                      _MK_FIELD_CONST(0x7ffffff, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_NEXT_QTD_PTR_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_NEXT_QTD_PTR_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_NEXT_QTD_PTR_ROW                        4

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED4_0_SHIFT                       _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED4_0_FIELD                       _MK_FIELD_CONST(0xf, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED4_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED4_0_RANGE                       _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED4_0_ROW                 4

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QTD_TERMINATE_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QTD_TERMINATE_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QTD_TERMINATE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QTD_TERMINATE_RANGE                     _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QTD_TERMINATE_ROW                       4
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QTD_TERMINATE_VALID_TD_PTR                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_QTD_TERMINATE_INVALID_TD_PTR                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ALT_NEXT_QTD_PTR_SHIFT                  _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ALT_NEXT_QTD_PTR_FIELD                  _MK_FIELD_CONST(0x7ffffff, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ALT_NEXT_QTD_PTR_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ALT_NEXT_QTD_PTR_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ALT_NEXT_QTD_PTR_ROW                    5

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED5_0_SHIFT                       _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED5_0_FIELD                       _MK_FIELD_CONST(0xf, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED5_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED5_0_RANGE                       _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED5_0_ROW                 5

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ALT_QTD_TERMINATE_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ALT_QTD_TERMINATE_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ALT_QTD_TERMINATE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ALT_QTD_TERMINATE_RANGE                 _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ALT_QTD_TERMINATE_ROW                   5
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ALT_QTD_TERMINATE_VALID_TD_PTR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ALT_QTD_TERMINATE_INVALID_TD_PTR                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DATA_TOGGLE_SHIFT                       _MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DATA_TOGGLE_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DATA_TOGGLE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DATA_TOGGLE_RANGE                       _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DATA_TOGGLE_ROW                 6
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DATA_TOGGLE_DATA0                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DATA_TOGGLE_DATA1                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_TOTAL_BYTES_SHIFT                       _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_TOTAL_BYTES_FIELD                       _MK_FIELD_CONST(0x7fff, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_TOTAL_BYTES_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_TOTAL_BYTES_RANGE                       _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_TOTAL_BYTES_ROW                 6

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_IOC_SHIFT                       _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_IOC_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_IOC_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_IOC_RANGE                       _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_IOC_ROW                 6
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_IOC_DISABLE                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_IOC_ENABLE                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_CURRENT_PAGE_SHIFT                      _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_CURRENT_PAGE_FIELD                      _MK_FIELD_CONST(0x7, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_CURRENT_PAGE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_CURRENT_PAGE_RANGE                      _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_CURRENT_PAGE_ROW                        6

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ERR_COUNTER_SHIFT                       _MK_SHIFT_CONST(10)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ERR_COUNTER_FIELD                       _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ERR_COUNTER_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ERR_COUNTER_RANGE                       _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(10)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ERR_COUNTER_ROW                 6

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_PID_CODE_SHIFT                  _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_PID_CODE_FIELD                  _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_PID_CODE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_PID_CODE_RANGE                  _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_PID_CODE_ROW                    6
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_PID_CODE_OUT                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_PID_CODE_IN                     _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_PID_CODE_SETUP                  _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_PID_CODE_RESERVED                       _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ACTIVE_SHIFT                    _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ACTIVE_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ACTIVE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ACTIVE_RANGE                    _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ACTIVE_ROW                      6
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ACTIVE_CLEAR                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_ACTIVE_SET                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_HALTED_SHIFT                    _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_HALTED_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_HALTED_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_HALTED_RANGE                    _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_HALTED_ROW                      6
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_HALTED_CLEAR                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_HALTED_SET                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DATA_BUFFER_ERROR_SHIFT                 _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DATA_BUFFER_ERROR_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DATA_BUFFER_ERROR_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DATA_BUFFER_ERROR_RANGE                 _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DATA_BUFFER_ERROR_ROW                   6
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DATA_BUFFER_ERROR_CLEAR                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_DATA_BUFFER_ERROR_SET                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BABBLE_DETECTED_SHIFT                   _MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BABBLE_DETECTED_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BABBLE_DETECTED_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BABBLE_DETECTED_RANGE                   _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BABBLE_DETECTED_ROW                     6
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BABBLE_DETECTED_CLEAR                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BABBLE_DETECTED_SET                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_TRANSACTION_ERROR_SHIFT                 _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_TRANSACTION_ERROR_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_TRANSACTION_ERROR_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_TRANSACTION_ERROR_RANGE                 _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_TRANSACTION_ERROR_ROW                   6
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_TRANSACTION_ERROR_CLEAR                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_TRANSACTION_ERROR_SET                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_MISSED_MICRO_FRAME_SHIFT                        _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_MISSED_MICRO_FRAME_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_MISSED_MICRO_FRAME_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_MISSED_MICRO_FRAME_RANGE                        _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_MISSED_MICRO_FRAME_ROW                  6
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_MISSED_MICRO_FRAME_CLEAR                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_MISSED_MICRO_FRAME_SET                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_SPLIT_TRANS_STATE_SHIFT                 _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_SPLIT_TRANS_STATE_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_SPLIT_TRANS_STATE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_SPLIT_TRANS_STATE_RANGE                 _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_SPLIT_TRANS_STATE_ROW                   6
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_SPLIT_TRANS_STATE_DO_START_SPLIT                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_SPLIT_TRANS_STATE_DO_COMPLETE_SPLIT                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_PING_STATE_SHIFT                        _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_PING_STATE_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_PING_STATE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_PING_STATE_RANGE                        _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_PING_STATE_ROW                  6
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_PING_STATE_DO_OUT                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_PING_STATE_DO_PING                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE0_SHIFT                     _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE0_FIELD                     _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE0_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE0_ROW                       7

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_OFFSET_SHIFT                        _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_OFFSET_FIELD                        _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_OFFSET_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_OFFSET_RANGE                        _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_OFFSET_ROW                  7

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE1_SHIFT                     _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE1_FIELD                     _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE1_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE1_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE1_ROW                       8

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED8_0_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED8_0_FIELD                       _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED8_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED8_0_RANGE                       _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED8_0_ROW                 8

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE2_SHIFT                     _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE2_FIELD                     _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE2_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE2_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE2_ROW                       9

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED9_0_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED9_0_FIELD                       _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED9_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED9_0_RANGE                       _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED9_0_ROW                 9

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE3_SHIFT                     _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE3_FIELD                     _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE3_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE3_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE3_ROW                       10

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED10_0_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED10_0_FIELD                      _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED10_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED10_0_RANGE                      _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED10_0_ROW                        10

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE4_SHIFT                     _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE4_FIELD                     _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE4_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE4_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_BUF_PTR_PAGE4_ROW                       11

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED11_0_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED11_0_FIELD                      _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED11_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED11_0_RANGE                      _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_HEAD_0_RESERVED11_0_ROW                        11


// Packet USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_SIZE 32

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_NEXT_QTD_PTR_SHIFT                       _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_NEXT_QTD_PTR_FIELD                       _MK_FIELD_CONST(0x7ffffff, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_NEXT_QTD_PTR_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_NEXT_QTD_PTR_RANGE                       _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_NEXT_QTD_PTR_ROW                 0

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED4_0_SHIFT                        _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED4_0_FIELD                        _MK_FIELD_CONST(0xf, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED4_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED4_0_RANGE                        _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED4_0_ROW                  0

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_QTD_TERMINATE_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_QTD_TERMINATE_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_QTD_TERMINATE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_QTD_TERMINATE_RANGE                      _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_QTD_TERMINATE_ROW                        0
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_QTD_TERMINATE_VALID_TD_PTR                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_QTD_TERMINATE_INVALID_TD_PTR                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ALT_NEXT_QTD_PTR_SHIFT                   _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ALT_NEXT_QTD_PTR_FIELD                   _MK_FIELD_CONST(0x7ffffff, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ALT_NEXT_QTD_PTR_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ALT_NEXT_QTD_PTR_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ALT_NEXT_QTD_PTR_ROW                     1

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED5_0_SHIFT                        _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED5_0_FIELD                        _MK_FIELD_CONST(0xf, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED5_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED5_0_RANGE                        _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED5_0_ROW                  1

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ALT_QTD_TERMINATE_SHIFT                  _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ALT_QTD_TERMINATE_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ALT_QTD_TERMINATE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ALT_QTD_TERMINATE_RANGE                  _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ALT_QTD_TERMINATE_ROW                    1
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ALT_QTD_TERMINATE_VALID_TD_PTR                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ALT_QTD_TERMINATE_INVALID_TD_PTR                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_DATA_TOGGLE_SHIFT                        _MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_DATA_TOGGLE_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_DATA_TOGGLE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_DATA_TOGGLE_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_DATA_TOGGLE_ROW                  2
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_DATA_TOGGLE_DATA0                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_DATA_TOGGLE_DATA1                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_TOTAL_BYTES_SHIFT                        _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_TOTAL_BYTES_FIELD                        _MK_FIELD_CONST(0x7fff, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_TOTAL_BYTES_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_TOTAL_BYTES_RANGE                        _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_TOTAL_BYTES_ROW                  2

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_IOC_SHIFT                        _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_IOC_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_IOC_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_IOC_RANGE                        _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_IOC_ROW                  2
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_IOC_DISABLE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_IOC_ENABLE                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_CURRENT_PAGE_SHIFT                       _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_CURRENT_PAGE_FIELD                       _MK_FIELD_CONST(0x7, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_CURRENT_PAGE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_CURRENT_PAGE_RANGE                       _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_CURRENT_PAGE_ROW                 2

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ERR_COUNTER_SHIFT                        _MK_SHIFT_CONST(10)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ERR_COUNTER_FIELD                        _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ERR_COUNTER_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ERR_COUNTER_RANGE                        _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(10)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ERR_COUNTER_ROW                  2

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_PID_CODE_SHIFT                   _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_PID_CODE_FIELD                   _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_PID_CODE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_PID_CODE_RANGE                   _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_PID_CODE_ROW                     2
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_PID_CODE_OUT                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_PID_CODE_IN                      _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_PID_CODE_SETUP                   _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_PID_CODE_RESERVED                        _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ACTIVE_SHIFT                     _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ACTIVE_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ACTIVE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ACTIVE_RANGE                     _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ACTIVE_ROW                       2
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ACTIVE_CLEAR                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_ACTIVE_SET                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_HALTED_SHIFT                     _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_HALTED_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_HALTED_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_HALTED_RANGE                     _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_HALTED_ROW                       2
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_HALTED_CLEAR                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_HALTED_SET                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_SHIFT                  _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_RANGE                  _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_ROW                    2
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_SHIFT                    _MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_RANGE                    _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_ROW                      2
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_CLEAR                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_SET                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_SHIFT                  _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_RANGE                  _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_ROW                    2
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_MISSED_MICRO_FRAME_SHIFT                 _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_MISSED_MICRO_FRAME_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_MISSED_MICRO_FRAME_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_MISSED_MICRO_FRAME_RANGE                 _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_MISSED_MICRO_FRAME_ROW                   2
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_MISSED_MICRO_FRAME_CLEAR                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_MISSED_MICRO_FRAME_SET                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_SPLIT_TRANS_STATE_SHIFT                  _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_SPLIT_TRANS_STATE_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_SPLIT_TRANS_STATE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_SPLIT_TRANS_STATE_RANGE                  _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_SPLIT_TRANS_STATE_ROW                    2
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_SPLIT_TRANS_STATE_DO_START_SPLIT                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_SPLIT_TRANS_STATE_DO_COMPLETE_SPLIT                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_PING_STATE_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_PING_STATE_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_PING_STATE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_PING_STATE_RANGE                 _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_PING_STATE_ROW                   2
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_PING_STATE_DO_OUT                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_PING_STATE_DO_PING                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE0_SHIFT                      _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE0_FIELD                      _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE0_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE0_ROW                        3

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_OFFSET_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_OFFSET_FIELD                 _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_OFFSET_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_OFFSET_RANGE                 _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_OFFSET_ROW                   3

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE1_SHIFT                      _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE1_FIELD                      _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE1_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE1_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE1_ROW                        4

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED8_0_SHIFT                        _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED8_0_FIELD                        _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED8_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED8_0_RANGE                        _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED8_0_ROW                  4

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE2_SHIFT                      _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE2_FIELD                      _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE2_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE2_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE2_ROW                        5

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED9_0_SHIFT                        _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED9_0_FIELD                        _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED9_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED9_0_RANGE                        _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED9_0_ROW                  5

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE3_SHIFT                      _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE3_FIELD                      _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE3_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE3_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE3_ROW                        6

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED10_0_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED10_0_FIELD                       _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED10_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED10_0_RANGE                       _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED10_0_ROW                 6

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE4_SHIFT                      _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE4_FIELD                      _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE4_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE4_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE4_ROW                        7

#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED11_0_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED11_0_FIELD                       _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED11_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED11_0_RANGE                       _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_QUEUE_TRANSFER_DESCRIPTOR_0_RESERVED11_0_ROW                 7


// Packet USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0
#define USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_SIZE 32

#define USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_FRAME_LIST_LINK_PTR_SHIFT                       _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_FRAME_LIST_LINK_PTR_FIELD                       _MK_FIELD_CONST(0x7ffffff, USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_FRAME_LIST_LINK_PTR_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_FRAME_LIST_LINK_PTR_RANGE                       _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_FRAME_LIST_LINK_PTR_ROW                 0

#define USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_RESERVED0_0_SHIFT                       _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_RESERVED0_0_FIELD                       _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_RESERVED0_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_RESERVED0_0_RANGE                       _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_RESERVED0_0_ROW                 0

#define USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_QH_ITD_TYPE_SHIFT                       _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_QH_ITD_TYPE_FIELD                       _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_QH_ITD_TYPE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_QH_ITD_TYPE_RANGE                       _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_QH_ITD_TYPE_ROW                 0
#define USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_QH_ITD_TYPE_ITD                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_QH_ITD_TYPE_QH                  _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_QH_ITD_TYPE_SITD                        _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_QH_ITD_TYPE_FSTN                        _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_RESERVED1_0_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_RESERVED1_0_FIELD                       _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_RESERVED1_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_RESERVED1_0_RANGE                       _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_FRAME_LIST_ELEMENT_0_RESERVED1_0_ROW                 0


// Packet USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_SIZE 32

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_NEXT_LINK_PTR_SHIFT                        _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_NEXT_LINK_PTR_FIELD                        _MK_FIELD_CONST(0x7ffffff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_NEXT_LINK_PTR_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_NEXT_LINK_PTR_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_NEXT_LINK_PTR_ROW                  0

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED0_0_SHIFT                  _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED0_0_FIELD                  _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED0_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED0_0_RANGE                  _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED0_0_ROW                    0

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_QH_ITD_TYPE_SHIFT                  _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_QH_ITD_TYPE_FIELD                  _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_QH_ITD_TYPE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_QH_ITD_TYPE_RANGE                  _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_QH_ITD_TYPE_ROW                    0
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_QH_ITD_TYPE_ITD                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_QH_ITD_TYPE_QH                     _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_QH_ITD_TYPE_SITD                   _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_QH_ITD_TYPE_FSTN                   _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TERMINATE_SHIFT                    _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TERMINATE_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TERMINATE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TERMINATE_RANGE                    _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TERMINATE_ROW                      0
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TERMINATE_VALID_LINK_PTR                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TERMINATE_INVALID_LINK_PTR                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_0_SHIFT                     _MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_0_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_0_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_0_ROW                       1
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_0_CLEAR                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_0_SET                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_0_SHIFT                  _MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_0_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_0_RANGE                  _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_0_ROW                    1
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_0_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_0_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_0_SHIFT                    _MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_0_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_0_RANGE                    _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_0_ROW                      1
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_0_CLEAR                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_0_SET                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_0_SHIFT                  _MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_0_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_0_RANGE                  _MK_SHIFT_CONST(28):_MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_0_ROW                    1
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_0_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_0_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_0_LENGTH_SHIFT                 _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_0_LENGTH_FIELD                 _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_0_LENGTH_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_0_LENGTH_RANGE                 _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_0_LENGTH_ROW                   1

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_0_SHIFT                        _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_0_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_0_RANGE                        _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_0_ROW                  1
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_0_DISABLE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_0_ENABLE                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_0_SHIFT                        _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_0_FIELD                        _MK_FIELD_CONST(0x7, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_0_RANGE                        _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_0_ROW                  1

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_0_OFFSET_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_0_OFFSET_FIELD                 _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_0_OFFSET_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_0_OFFSET_RANGE                 _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_0_OFFSET_ROW                   1

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_1_SHIFT                     _MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_1_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_1_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_1_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_1_ROW                       2
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_1_CLEAR                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_1_SET                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_1_SHIFT                  _MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_1_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_1_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_1_RANGE                  _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_1_ROW                    2
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_1_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_1_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_1_SHIFT                    _MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_1_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_1_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_1_RANGE                    _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_1_ROW                      2
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_1_CLEAR                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_1_SET                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_1_SHIFT                  _MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_1_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_1_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_1_RANGE                  _MK_SHIFT_CONST(28):_MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_1_ROW                    2
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_1_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_1_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_1_LENGTH_SHIFT                 _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_1_LENGTH_FIELD                 _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_1_LENGTH_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_1_LENGTH_RANGE                 _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_1_LENGTH_ROW                   2

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_1_SHIFT                        _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_1_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_1_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_1_RANGE                        _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_1_ROW                  2
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_1_DISABLE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_1_ENABLE                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_1_SHIFT                        _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_1_FIELD                        _MK_FIELD_CONST(0x7, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_1_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_1_RANGE                        _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_1_ROW                  2

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_1_OFFSET_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_1_OFFSET_FIELD                 _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_1_OFFSET_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_1_OFFSET_RANGE                 _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_1_OFFSET_ROW                   2

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_2_SHIFT                     _MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_2_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_2_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_2_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_2_ROW                       3
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_2_CLEAR                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_2_SET                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_2_SHIFT                  _MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_2_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_2_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_2_RANGE                  _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_2_ROW                    3
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_2_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_2_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_2_SHIFT                    _MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_2_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_2_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_2_RANGE                    _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_2_ROW                      3
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_2_CLEAR                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_2_SET                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_2_SHIFT                  _MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_2_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_2_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_2_RANGE                  _MK_SHIFT_CONST(28):_MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_2_ROW                    3
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_2_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_2_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_2_LENGTH_SHIFT                 _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_2_LENGTH_FIELD                 _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_2_LENGTH_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_2_LENGTH_RANGE                 _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_2_LENGTH_ROW                   3

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_2_SHIFT                        _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_2_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_2_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_2_RANGE                        _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_2_ROW                  3
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_2_DISABLE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_2_ENABLE                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_2_SHIFT                        _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_2_FIELD                        _MK_FIELD_CONST(0x7, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_2_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_2_RANGE                        _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_2_ROW                  3

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_2_OFFSET_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_2_OFFSET_FIELD                 _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_2_OFFSET_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_2_OFFSET_RANGE                 _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_2_OFFSET_ROW                   3

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_3_SHIFT                     _MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_3_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_3_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_3_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_3_ROW                       4
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_3_CLEAR                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_3_SET                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_3_SHIFT                  _MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_3_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_3_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_3_RANGE                  _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_3_ROW                    4
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_3_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_3_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_3_SHIFT                    _MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_3_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_3_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_3_RANGE                    _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_3_ROW                      4
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_3_CLEAR                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_3_SET                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_3_SHIFT                  _MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_3_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_3_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_3_RANGE                  _MK_SHIFT_CONST(28):_MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_3_ROW                    4
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_3_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_3_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_3_LENGTH_SHIFT                 _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_3_LENGTH_FIELD                 _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_3_LENGTH_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_3_LENGTH_RANGE                 _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_3_LENGTH_ROW                   4

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_3_SHIFT                        _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_3_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_3_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_3_RANGE                        _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_3_ROW                  4
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_3_DISABLE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_3_ENABLE                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_3_SHIFT                        _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_3_FIELD                        _MK_FIELD_CONST(0x7, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_3_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_3_RANGE                        _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_3_ROW                  4

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_3_OFFSET_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_3_OFFSET_FIELD                 _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_3_OFFSET_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_3_OFFSET_RANGE                 _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_3_OFFSET_ROW                   4

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_4_SHIFT                     _MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_4_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_4_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_4_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_4_ROW                       5
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_4_CLEAR                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_4_SET                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_4_SHIFT                  _MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_4_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_4_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_4_RANGE                  _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_4_ROW                    5
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_4_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_4_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_4_SHIFT                    _MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_4_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_4_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_4_RANGE                    _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_4_ROW                      5
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_4_CLEAR                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_4_SET                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_4_SHIFT                  _MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_4_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_4_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_4_RANGE                  _MK_SHIFT_CONST(28):_MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_4_ROW                    5
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_4_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_4_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_4_LENGTH_SHIFT                 _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_4_LENGTH_FIELD                 _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_4_LENGTH_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_4_LENGTH_RANGE                 _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_4_LENGTH_ROW                   5

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_4_SHIFT                        _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_4_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_4_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_4_RANGE                        _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_4_ROW                  5
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_4_DISABLE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_4_ENABLE                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_4_SHIFT                        _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_4_FIELD                        _MK_FIELD_CONST(0x7, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_4_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_4_RANGE                        _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_4_ROW                  5

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_4_OFFSET_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_4_OFFSET_FIELD                 _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_4_OFFSET_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_4_OFFSET_RANGE                 _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_4_OFFSET_ROW                   5

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_5_SHIFT                     _MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_5_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_5_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_5_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_5_ROW                       6
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_5_CLEAR                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_5_SET                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_5_SHIFT                  _MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_5_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_5_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_5_RANGE                  _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_5_ROW                    6
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_5_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_5_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_5_SHIFT                    _MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_5_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_5_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_5_RANGE                    _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_5_ROW                      6
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_5_CLEAR                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_5_SET                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_5_SHIFT                  _MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_5_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_5_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_5_RANGE                  _MK_SHIFT_CONST(28):_MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_5_ROW                    6
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_5_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_5_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_5_LENGTH_SHIFT                 _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_5_LENGTH_FIELD                 _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_5_LENGTH_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_5_LENGTH_RANGE                 _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_5_LENGTH_ROW                   6

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_5_SHIFT                        _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_5_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_5_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_5_RANGE                        _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_5_ROW                  6
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_5_DISABLE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_5_ENABLE                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_5_SHIFT                        _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_5_FIELD                        _MK_FIELD_CONST(0x7, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_5_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_5_RANGE                        _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_5_ROW                  6

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_5_OFFSET_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_5_OFFSET_FIELD                 _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_5_OFFSET_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_5_OFFSET_RANGE                 _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_5_OFFSET_ROW                   6

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_6_SHIFT                     _MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_6_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_6_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_6_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_6_ROW                       7
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_6_CLEAR                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_6_SET                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_6_SHIFT                  _MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_6_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_6_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_6_RANGE                  _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_6_ROW                    7
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_6_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_6_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_6_SHIFT                    _MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_6_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_6_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_6_RANGE                    _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_6_ROW                      7
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_6_CLEAR                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_6_SET                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_6_SHIFT                  _MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_6_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_6_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_6_RANGE                  _MK_SHIFT_CONST(28):_MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_6_ROW                    7
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_6_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_6_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_6_LENGTH_SHIFT                 _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_6_LENGTH_FIELD                 _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_6_LENGTH_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_6_LENGTH_RANGE                 _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_6_LENGTH_ROW                   7

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_6_SHIFT                        _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_6_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_6_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_6_RANGE                        _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_6_ROW                  7
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_6_DISABLE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_6_ENABLE                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_6_SHIFT                        _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_6_FIELD                        _MK_FIELD_CONST(0x7, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_6_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_6_RANGE                        _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_6_ROW                  7

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_6_OFFSET_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_6_OFFSET_FIELD                 _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_6_OFFSET_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_6_OFFSET_RANGE                 _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_6_OFFSET_ROW                   7

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_7_SHIFT                     _MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_7_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_7_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_7_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_7_ROW                       8
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_7_CLEAR                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_7_SET                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_7_SHIFT                  _MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_7_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_7_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_7_RANGE                  _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_7_ROW                    8
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_7_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_7_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_7_SHIFT                    _MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_7_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_7_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_7_RANGE                    _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_7_ROW                      8
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_7_CLEAR                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_7_SET                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_7_SHIFT                  _MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_7_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_7_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_7_RANGE                  _MK_SHIFT_CONST(28):_MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_7_ROW                    8
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_7_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_7_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_7_LENGTH_SHIFT                 _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_7_LENGTH_FIELD                 _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_7_LENGTH_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_7_LENGTH_RANGE                 _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_7_LENGTH_ROW                   8

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_7_SHIFT                        _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_7_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_7_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_7_RANGE                        _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_7_ROW                  8
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_7_DISABLE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_IOC_7_ENABLE                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_7_SHIFT                        _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_7_FIELD                        _MK_FIELD_CONST(0x7, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_7_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_7_RANGE                        _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_7_ROW                  8

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_7_OFFSET_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_7_OFFSET_FIELD                 _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_7_OFFSET_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_7_OFFSET_RANGE                 _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_7_OFFSET_ROW                   8

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE0_SHIFT                        _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE0_FIELD                        _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE0_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE0_ROW                  9

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ENPT_NUMBER_SHIFT                  _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ENPT_NUMBER_FIELD                  _MK_FIELD_CONST(0xf, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ENPT_NUMBER_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ENPT_NUMBER_RANGE                  _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_ENPT_NUMBER_ROW                    9

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED9_0_SHIFT                  _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED9_0_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED9_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED9_0_RANGE                  _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED9_0_ROW                    9

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DEV_ADDRESS_SHIFT                  _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DEV_ADDRESS_FIELD                  _MK_FIELD_CONST(0x7f, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DEV_ADDRESS_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DEV_ADDRESS_RANGE                  _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DEV_ADDRESS_ROW                    9

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE1_SHIFT                        _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE1_FIELD                        _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE1_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE1_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE1_ROW                  10

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DIRECTION_SHIFT                    _MK_SHIFT_CONST(11)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DIRECTION_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DIRECTION_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DIRECTION_RANGE                    _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(11)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DIRECTION_ROW                      10
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DIRECTION_OUT                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_DIRECTION_IN                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_MAX_PKT_SIZE_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_MAX_PKT_SIZE_FIELD                 _MK_FIELD_CONST(0x7ff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_MAX_PKT_SIZE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_MAX_PKT_SIZE_RANGE                 _MK_SHIFT_CONST(10):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_MAX_PKT_SIZE_ROW                   10

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE2_SHIFT                        _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE2_FIELD                        _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE2_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE2_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE2_ROW                  11

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED11_0_SHIFT                 _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED11_0_FIELD                 _MK_FIELD_CONST(0x3ff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED11_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED11_0_RANGE                 _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED11_0_ROW                   11

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_MULT_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_MULT_FIELD                 _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_MULT_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_MULT_RANGE                 _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_MULT_ROW                   11
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_MULT_RESERVED                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_MULT_MULTI_1                       _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_MULT_MULT_2                        _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_MULT_MULTI_3                       _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE3_SHIFT                        _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE3_FIELD                        _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE3_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE3_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE3_ROW                  12

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED12_0_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED12_0_FIELD                 _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED12_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED12_0_RANGE                 _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED12_0_ROW                   12

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE4_SHIFT                        _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE4_FIELD                        _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE4_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE4_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE4_ROW                  13

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED13_0_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED13_0_FIELD                 _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED13_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED13_0_RANGE                 _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED13_0_ROW                   13

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE5_SHIFT                        _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE5_FIELD                        _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE5_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE5_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE5_ROW                  14

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED14_0_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED14_0_FIELD                 _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED14_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED14_0_RANGE                 _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED14_0_ROW                   14

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE6_SHIFT                        _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE6_FIELD                        _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE6_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE6_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE6_ROW                  15

#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED15_0_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED15_0_FIELD                 _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED15_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED15_0_RANGE                 _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_ISO_TRANSFER_DESCRIPTOR_0_RESERVED15_0_ROW                   15


// Packet USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_SIZE 32

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_NEXT_LINK_PTR_SHIFT                  _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_NEXT_LINK_PTR_FIELD                  _MK_FIELD_CONST(0x7ffffff, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_NEXT_LINK_PTR_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_NEXT_LINK_PTR_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_NEXT_LINK_PTR_ROW                    0

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED0_0_SHIFT                    _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED0_0_FIELD                    _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED0_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED0_0_RANGE                    _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED0_0_ROW                      0

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_QH_ITD_TYPE_SHIFT                    _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_QH_ITD_TYPE_FIELD                    _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_QH_ITD_TYPE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_QH_ITD_TYPE_RANGE                    _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_QH_ITD_TYPE_ROW                      0
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_QH_ITD_TYPE_ITD                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_QH_ITD_TYPE_QH                       _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_QH_ITD_TYPE_SITD                     _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_QH_ITD_TYPE_FSTN                     _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TERMINATE_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TERMINATE_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TERMINATE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TERMINATE_RANGE                      _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TERMINATE_ROW                        0
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TERMINATE_VALID_LINK_PTR                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TERMINATE_INVALID_LINK_PTR                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_DIRECTION_SHIFT                      _MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_DIRECTION_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_DIRECTION_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_DIRECTION_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_DIRECTION_ROW                        1
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_DIRECTION_OUT                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_DIRECTION_IN                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_PORT_NUMBER_SHIFT                    _MK_SHIFT_CONST(24)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_PORT_NUMBER_FIELD                    _MK_FIELD_CONST(0x7f, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_PORT_NUMBER_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_PORT_NUMBER_RANGE                    _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(24)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_PORT_NUMBER_ROW                      1

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED1_0_SHIFT                    _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED1_0_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED1_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED1_0_RANGE                    _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED1_0_ROW                      1

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_HUB_ADDR_SHIFT                       _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_HUB_ADDR_FIELD                       _MK_FIELD_CONST(0x7f, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_HUB_ADDR_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_HUB_ADDR_RANGE                       _MK_SHIFT_CONST(22):_MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_HUB_ADDR_ROW                 1

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED1_1_SHIFT                    _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED1_1_FIELD                    _MK_FIELD_CONST(0xf, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED1_1_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED1_1_RANGE                    _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED1_1_ROW                      1

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_ENPT_NUMBER_SHIFT                    _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_ENPT_NUMBER_FIELD                    _MK_FIELD_CONST(0xf, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_ENPT_NUMBER_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_ENPT_NUMBER_RANGE                    _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_ENPT_NUMBER_ROW                      1

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED1_2_SHIFT                    _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED1_2_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED1_2_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED1_2_RANGE                    _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED1_2_ROW                      1

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_DEV_ADDRESS_SHIFT                    _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_DEV_ADDRESS_FIELD                    _MK_FIELD_CONST(0x7f, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_DEV_ADDRESS_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_DEV_ADDRESS_RANGE                    _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_DEV_ADDRESS_ROW                      1

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED2_0_SHIFT                    _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED2_0_FIELD                    _MK_FIELD_CONST(0xffff, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED2_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED2_0_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED2_0_ROW                      2

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_UFRAME_C_MASK_SHIFT                  _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_UFRAME_C_MASK_FIELD                  _MK_FIELD_CONST(0xff, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_UFRAME_C_MASK_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_UFRAME_C_MASK_RANGE                  _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_UFRAME_C_MASK_ROW                    2

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_UFRAME_S_MASK_SHIFT                  _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_UFRAME_S_MASK_FIELD                  _MK_FIELD_CONST(0xff, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_UFRAME_S_MASK_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_UFRAME_S_MASK_RANGE                  _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_UFRAME_S_MASK_ROW                    2

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_IOC_SHIFT                    _MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_IOC_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_IOC_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_IOC_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_IOC_ROW                      3
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_IOC_DISABLE                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_IOC_ENABLE                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_SHIFT                    _MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_RANGE                    _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_PAGE_SELECT_ROW                      3

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED3_0_SHIFT                    _MK_SHIFT_CONST(26)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED3_0_FIELD                    _MK_FIELD_CONST(0xf, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED3_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED3_0_RANGE                    _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(26)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED3_0_ROW                      3

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TOTAL_BYTES_SHIFT                    _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TOTAL_BYTES_FIELD                    _MK_FIELD_CONST(0x3ff, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TOTAL_BYTES_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TOTAL_BYTES_RANGE                    _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TOTAL_BYTES_ROW                      3

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_C_PROG_MASK_SHIFT                    _MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_C_PROG_MASK_FIELD                    _MK_FIELD_CONST(0xff, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_C_PROG_MASK_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_C_PROG_MASK_RANGE                    _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(8)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_C_PROG_MASK_ROW                      3

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_SHIFT                 _MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_RANGE                 _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(7)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_ROW                   3
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_CLEAR                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_ACTIVE_SET                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_ERROR_SHIFT                  _MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_ERROR_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_ERROR_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_ERROR_RANGE                  _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(6)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_ERROR_ROW                    3
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_ERROR_CLEAR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_ERROR_SET                    _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_SHIFT                      _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_RANGE                      _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_ROW                        3
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_CLEAR                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_DATA_BUFFER_ERROR_SET                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_SHIFT                        _MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_RANGE                        _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(4)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_ROW                  3
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_CLEAR                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BABBLE_DETECTED_SET                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_SHIFT                      _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_RANGE                      _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_ROW                        3
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_CLEAR                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_ERROR_SET                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_MISSED_MICRO_FRAME_SHIFT                     _MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_MISSED_MICRO_FRAME_FIELD                     _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_MISSED_MICRO_FRAME_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_MISSED_MICRO_FRAME_RANGE                     _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(2)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_MISSED_MICRO_FRAME_ROW                       3
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_MISSED_MICRO_FRAME_CLEAR                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_MISSED_MICRO_FRAME_SET                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_SPLIT_TRANS_STATE_SHIFT                      _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_SPLIT_TRANS_STATE_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_SPLIT_TRANS_STATE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_SPLIT_TRANS_STATE_RANGE                      _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_SPLIT_TRANS_STATE_ROW                        3
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_SPLIT_TRANS_STATE_DO_START_SPLIT                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_SPLIT_TRANS_STATE_DO_COMPLETE_SPLIT                  _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED3_1_SHIFT                    _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED3_1_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED3_1_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED3_1_RANGE                    _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED3_1_ROW                      3

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE0_SHIFT                  _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE0_FIELD                  _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE0_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE0_ROW                    4

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BUF_OFFSET_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BUF_OFFSET_FIELD                     _MK_FIELD_CONST(0xfff, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BUF_OFFSET_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BUF_OFFSET_RANGE                     _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BUF_OFFSET_ROW                       4

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE1_SHIFT                  _MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE1_FIELD                  _MK_FIELD_CONST(0xfffff, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE1_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE1_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(12)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BUF_PTR_PAGE1_ROW                    5

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED5_0_SHIFT                    _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED5_0_FIELD                    _MK_FIELD_CONST(0x7f, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED5_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED5_0_RANGE                    _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED5_0_ROW                      5

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_POSITION_SHIFT                   _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_POSITION_FIELD                   _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_POSITION_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_POSITION_RANGE                   _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_POSITION_ROW                     5
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_POSITION_ALL                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_POSITION_BEGIN                   _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_POSITION_MID                     _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_POSITION_END                     _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_COUNT_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_COUNT_FIELD                      _MK_FIELD_CONST(0x7, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_COUNT_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_COUNT_RANGE                      _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_TRANSACTION_COUNT_ROW                        5

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_SITD_BACK_PTR_SHIFT                  _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_SITD_BACK_PTR_FIELD                  _MK_FIELD_CONST(0x7ffffff, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_SITD_BACK_PTR_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_SITD_BACK_PTR_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_SITD_BACK_PTR_ROW                    6

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED6_0_SHIFT                    _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED6_0_FIELD                    _MK_FIELD_CONST(0xf, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED6_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED6_0_RANGE                    _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_RESERVED6_0_ROW                      6

#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BP_TERMINATE_SHIFT                   _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BP_TERMINATE_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BP_TERMINATE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BP_TERMINATE_RANGE                   _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BP_TERMINATE_ROW                     6
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BP_TERMINATE_VALID_BACK_PTR                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_SPLIT_ISO_TRANSFER_DESCRIPTOR_0_BP_TERMINATE_INVALID_BACK_PTR                        _MK_ENUM_CONST(1)


// Packet USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_SIZE 32

#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_NORMAL_PATH_LINK_PTR_SHIFT                      _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_NORMAL_PATH_LINK_PTR_FIELD                      _MK_FIELD_CONST(0x7ffffff, USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_NORMAL_PATH_LINK_PTR_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_NORMAL_PATH_LINK_PTR_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_NORMAL_PATH_LINK_PTR_ROW                        0

#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_RESERVED0_0_SHIFT                       _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_RESERVED0_0_FIELD                       _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_RESERVED0_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_RESERVED0_0_RANGE                       _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_RESERVED0_0_ROW                 0

#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_QH_ITD_TYPE_SHIFT                       _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_QH_ITD_TYPE_FIELD                       _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_QH_ITD_TYPE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_QH_ITD_TYPE_RANGE                       _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_QH_ITD_TYPE_ROW                 0
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_QH_ITD_TYPE_ITD                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_QH_ITD_TYPE_QH                  _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_QH_ITD_TYPE_SITD                        _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_QH_ITD_TYPE_FSTN                        _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_TERMINATE_SHIFT                 _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_TERMINATE_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_TERMINATE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_TERMINATE_RANGE                 _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_TERMINATE_ROW                   0
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_TERMINATE_VALID_LINK_PTR                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_TERMINATE_INVALID_LINK_PTR                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_BACK_PATH_LINK_PTR_SHIFT                        _MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_BACK_PATH_LINK_PTR_FIELD                        _MK_FIELD_CONST(0x7ffffff, USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_BACK_PATH_LINK_PTR_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_BACK_PATH_LINK_PTR_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(5)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_BACK_PATH_LINK_PTR_ROW                  1

#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_RESERVED1_0_SHIFT                       _MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_RESERVED1_0_FIELD                       _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_RESERVED1_0_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_RESERVED1_0_RANGE                       _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(3)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_RESERVED1_0_ROW                 1

#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_BP_QH_ITD_TYPE_SHIFT                    _MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_BP_QH_ITD_TYPE_FIELD                    _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_BP_QH_ITD_TYPE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_BP_QH_ITD_TYPE_RANGE                    _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_BP_QH_ITD_TYPE_ROW                      1
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_BP_QH_ITD_TYPE_ITD                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_BP_QH_ITD_TYPE_QH                       _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_BP_QH_ITD_TYPE_SITD                     _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_BP_QH_ITD_TYPE_FSTN                     _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_BP_TERMINATE_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_BP_TERMINATE_FIELD                      _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_BP_TERMINATE_SHIFT)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_BP_TERMINATE_RANGE                      _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_BP_TERMINATE_ROW                        1
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_BP_TERMINATE_VALID_LINK_PTR                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_HOST_PERIODIC_FRAME_SPAN_TRAVERSAL_NODE_0_BP_TERMINATE_INVALID_LINK_PTR                   _MK_ENUM_CONST(1)


// Register USB3_IF_USB_SUSP_CTRL_0  
#define USB3_IF_USB_SUSP_CTRL_0                 _MK_ADDR_CONST(0x400)
#define USB3_IF_USB_SUSP_CTRL_0_SECURE                  0x0
#define USB3_IF_USB_SUSP_CTRL_0_WORD_COUNT                      0x1
#define USB3_IF_USB_SUSP_CTRL_0_RESET_VAL                       _MK_MASK_CONST(0x800)
#define USB3_IF_USB_SUSP_CTRL_0_RESET_MASK                      _MK_MASK_CONST(0x607bfff)
#define USB3_IF_USB_SUSP_CTRL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define USB3_IF_USB_SUSP_CTRL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define USB3_IF_USB_SUSP_CTRL_0_READ_MASK                       _MK_MASK_CONST(0x607bfff)
#define USB3_IF_USB_SUSP_CTRL_0_WRITE_MASK                      _MK_MASK_CONST(0x607be3e)
#define USB3_IF_USB_SUSP_CTRL_0_FAST_WAKEUP_RESP_SHIFT                  _MK_SHIFT_CONST(26)
#define USB3_IF_USB_SUSP_CTRL_0_FAST_WAKEUP_RESP_FIELD                  _MK_FIELD_CONST(0x1, USB3_IF_USB_SUSP_CTRL_0_FAST_WAKEUP_RESP_SHIFT)
#define USB3_IF_USB_SUSP_CTRL_0_FAST_WAKEUP_RESP_RANGE                  26:26
#define USB3_IF_USB_SUSP_CTRL_0_FAST_WAKEUP_RESP_WOFFSET                        0x0
#define USB3_IF_USB_SUSP_CTRL_0_FAST_WAKEUP_RESP_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB3_IF_USB_SUSP_CTRL_0_FAST_WAKEUP_RESP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB3_IF_USB_SUSP_CTRL_0_FAST_WAKEUP_RESP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB3_IF_USB_SUSP_CTRL_0_FAST_WAKEUP_RESP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB3_IF_USB_SUSP_CTRL_0_FAST_WAKEUP_RESP_DISABLE                        _MK_ENUM_CONST(0)
#define USB3_IF_USB_SUSP_CTRL_0_FAST_WAKEUP_RESP_ENABLE                 _MK_ENUM_CONST(1)

#define USB3_IF_USB_SUSP_CTRL_0_UTMIP_SUSPL1_SET_SHIFT                  _MK_SHIFT_CONST(25)
#define USB3_IF_USB_SUSP_CTRL_0_UTMIP_SUSPL1_SET_FIELD                  _MK_FIELD_CONST(0x1, USB3_IF_USB_SUSP_CTRL_0_UTMIP_SUSPL1_SET_SHIFT)
#define USB3_IF_USB_SUSP_CTRL_0_UTMIP_SUSPL1_SET_RANGE                  25:25
#define USB3_IF_USB_SUSP_CTRL_0_UTMIP_SUSPL1_SET_WOFFSET                        0x0
#define USB3_IF_USB_SUSP_CTRL_0_UTMIP_SUSPL1_SET_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB3_IF_USB_SUSP_CTRL_0_UTMIP_SUSPL1_SET_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB3_IF_USB_SUSP_CTRL_0_UTMIP_SUSPL1_SET_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB3_IF_USB_SUSP_CTRL_0_UTMIP_SUSPL1_SET_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB3_IF_USB_SUSP_CTRL_0_UTMIP_SUSPL1_SET_DISABLE                        _MK_ENUM_CONST(0)
#define USB3_IF_USB_SUSP_CTRL_0_UTMIP_SUSPL1_SET_ENABLE                 _MK_ENUM_CONST(1)

#define USB3_IF_USB_SUSP_CTRL_0_USB_WAKEUP_DEBOUNCE_COUNT_SHIFT                 _MK_SHIFT_CONST(16)
#define USB3_IF_USB_SUSP_CTRL_0_USB_WAKEUP_DEBOUNCE_COUNT_FIELD                 _MK_FIELD_CONST(0x7, USB3_IF_USB_SUSP_CTRL_0_USB_WAKEUP_DEBOUNCE_COUNT_SHIFT)
#define USB3_IF_USB_SUSP_CTRL_0_USB_WAKEUP_DEBOUNCE_COUNT_RANGE                 18:16
#define USB3_IF_USB_SUSP_CTRL_0_USB_WAKEUP_DEBOUNCE_COUNT_WOFFSET                       0x0
#define USB3_IF_USB_SUSP_CTRL_0_USB_WAKEUP_DEBOUNCE_COUNT_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB3_IF_USB_SUSP_CTRL_0_USB_WAKEUP_DEBOUNCE_COUNT_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define USB3_IF_USB_SUSP_CTRL_0_USB_WAKEUP_DEBOUNCE_COUNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB3_IF_USB_SUSP_CTRL_0_USB_WAKEUP_DEBOUNCE_COUNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB3_IF_USB_SUSP_CTRL_0_ICUSB_MOD_CLK_ENB_SHIFT                 _MK_SHIFT_CONST(15)
#define USB3_IF_USB_SUSP_CTRL_0_ICUSB_MOD_CLK_ENB_FIELD                 _MK_FIELD_CONST(0x1, USB3_IF_USB_SUSP_CTRL_0_ICUSB_MOD_CLK_ENB_SHIFT)
#define USB3_IF_USB_SUSP_CTRL_0_ICUSB_MOD_CLK_ENB_RANGE                 15:15
#define USB3_IF_USB_SUSP_CTRL_0_ICUSB_MOD_CLK_ENB_WOFFSET                       0x0
#define USB3_IF_USB_SUSP_CTRL_0_ICUSB_MOD_CLK_ENB_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB3_IF_USB_SUSP_CTRL_0_ICUSB_MOD_CLK_ENB_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB3_IF_USB_SUSP_CTRL_0_ICUSB_MOD_CLK_ENB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB3_IF_USB_SUSP_CTRL_0_ICUSB_MOD_CLK_ENB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB3_IF_USB_SUSP_CTRL_0_ICUSB_MOD_CLK_ENB_DISABLE                       _MK_ENUM_CONST(0)
#define USB3_IF_USB_SUSP_CTRL_0_ICUSB_MOD_CLK_ENB_ENABLE                        _MK_ENUM_CONST(1)

#define USB3_IF_USB_SUSP_CTRL_0_ICUSB_PHY_ENB_SHIFT                     _MK_SHIFT_CONST(13)
#define USB3_IF_USB_SUSP_CTRL_0_ICUSB_PHY_ENB_FIELD                     _MK_FIELD_CONST(0x1, USB3_IF_USB_SUSP_CTRL_0_ICUSB_PHY_ENB_SHIFT)
#define USB3_IF_USB_SUSP_CTRL_0_ICUSB_PHY_ENB_RANGE                     13:13
#define USB3_IF_USB_SUSP_CTRL_0_ICUSB_PHY_ENB_WOFFSET                   0x0
#define USB3_IF_USB_SUSP_CTRL_0_ICUSB_PHY_ENB_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_IF_USB_SUSP_CTRL_0_ICUSB_PHY_ENB_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB3_IF_USB_SUSP_CTRL_0_ICUSB_PHY_ENB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB3_IF_USB_SUSP_CTRL_0_ICUSB_PHY_ENB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB3_IF_USB_SUSP_CTRL_0_ICUSB_PHY_ENB_DISABLE                   _MK_ENUM_CONST(0)
#define USB3_IF_USB_SUSP_CTRL_0_ICUSB_PHY_ENB_ENABLE                    _MK_ENUM_CONST(1)

#define USB3_IF_USB_SUSP_CTRL_0_UTMIP_PHY_ENB_SHIFT                     _MK_SHIFT_CONST(12)
#define USB3_IF_USB_SUSP_CTRL_0_UTMIP_PHY_ENB_FIELD                     _MK_FIELD_CONST(0x1, USB3_IF_USB_SUSP_CTRL_0_UTMIP_PHY_ENB_SHIFT)
#define USB3_IF_USB_SUSP_CTRL_0_UTMIP_PHY_ENB_RANGE                     12:12
#define USB3_IF_USB_SUSP_CTRL_0_UTMIP_PHY_ENB_WOFFSET                   0x0
#define USB3_IF_USB_SUSP_CTRL_0_UTMIP_PHY_ENB_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_IF_USB_SUSP_CTRL_0_UTMIP_PHY_ENB_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB3_IF_USB_SUSP_CTRL_0_UTMIP_PHY_ENB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB3_IF_USB_SUSP_CTRL_0_UTMIP_PHY_ENB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB3_IF_USB_SUSP_CTRL_0_UTMIP_PHY_ENB_DISABLE                   _MK_ENUM_CONST(0)
#define USB3_IF_USB_SUSP_CTRL_0_UTMIP_PHY_ENB_ENABLE                    _MK_ENUM_CONST(1)

#define USB3_IF_USB_SUSP_CTRL_0_UTMIP_RESET_SHIFT                       _MK_SHIFT_CONST(11)
#define USB3_IF_USB_SUSP_CTRL_0_UTMIP_RESET_FIELD                       _MK_FIELD_CONST(0x1, USB3_IF_USB_SUSP_CTRL_0_UTMIP_RESET_SHIFT)
#define USB3_IF_USB_SUSP_CTRL_0_UTMIP_RESET_RANGE                       11:11
#define USB3_IF_USB_SUSP_CTRL_0_UTMIP_RESET_WOFFSET                     0x0
#define USB3_IF_USB_SUSP_CTRL_0_UTMIP_RESET_DEFAULT                     _MK_MASK_CONST(0x1)
#define USB3_IF_USB_SUSP_CTRL_0_UTMIP_RESET_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB3_IF_USB_SUSP_CTRL_0_UTMIP_RESET_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB3_IF_USB_SUSP_CTRL_0_UTMIP_RESET_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB3_IF_USB_SUSP_CTRL_0_UTMIP_RESET_DISABLE                     _MK_ENUM_CONST(0)
#define USB3_IF_USB_SUSP_CTRL_0_UTMIP_RESET_ENABLE                      _MK_ENUM_CONST(1)

#define USB3_IF_USB_SUSP_CTRL_0_USB_SUSP_POL_SHIFT                      _MK_SHIFT_CONST(10)
#define USB3_IF_USB_SUSP_CTRL_0_USB_SUSP_POL_FIELD                      _MK_FIELD_CONST(0x1, USB3_IF_USB_SUSP_CTRL_0_USB_SUSP_POL_SHIFT)
#define USB3_IF_USB_SUSP_CTRL_0_USB_SUSP_POL_RANGE                      10:10
#define USB3_IF_USB_SUSP_CTRL_0_USB_SUSP_POL_WOFFSET                    0x0
#define USB3_IF_USB_SUSP_CTRL_0_USB_SUSP_POL_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB3_IF_USB_SUSP_CTRL_0_USB_SUSP_POL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB3_IF_USB_SUSP_CTRL_0_USB_SUSP_POL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_IF_USB_SUSP_CTRL_0_USB_SUSP_POL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB3_IF_USB_SUSP_CTRL_0_USB_SUSP_POL_ACTIVE_LOW                 _MK_ENUM_CONST(0)
#define USB3_IF_USB_SUSP_CTRL_0_USB_SUSP_POL_ACTIVE_HIGH                        _MK_ENUM_CONST(1)

#define USB3_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_INT_ENB_SHIFT                 _MK_SHIFT_CONST(9)
#define USB3_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_INT_ENB_FIELD                 _MK_FIELD_CONST(0x1, USB3_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_INT_ENB_SHIFT)
#define USB3_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_INT_ENB_RANGE                 9:9
#define USB3_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_INT_ENB_WOFFSET                       0x0
#define USB3_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_INT_ENB_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB3_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_INT_ENB_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB3_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_INT_ENB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB3_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_INT_ENB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB3_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_INT_ENB_DISABLE                       _MK_ENUM_CONST(0)
#define USB3_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_INT_ENB_ENABLE                        _MK_ENUM_CONST(1)

#define USB3_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_INT_STS_SHIFT                 _MK_SHIFT_CONST(8)
#define USB3_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_INT_STS_FIELD                 _MK_FIELD_CONST(0x1, USB3_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_INT_STS_SHIFT)
#define USB3_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_INT_STS_RANGE                 8:8
#define USB3_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_INT_STS_WOFFSET                       0x0
#define USB3_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_INT_STS_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB3_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_INT_STS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB3_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_INT_STS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB3_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_INT_STS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB3_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_INT_STS_UNSET                 _MK_ENUM_CONST(0)
#define USB3_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_INT_STS_SET                   _MK_ENUM_CONST(1)

#define USB3_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_SHIFT                 _MK_SHIFT_CONST(7)
#define USB3_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_FIELD                 _MK_FIELD_CONST(0x1, USB3_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_SHIFT)
#define USB3_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_RANGE                 7:7
#define USB3_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_WOFFSET                       0x0
#define USB3_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB3_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB3_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB3_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB3_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_UNSET                 _MK_ENUM_CONST(0)
#define USB3_IF_USB_SUSP_CTRL_0_USB_PHY_CLK_VALID_SET                   _MK_ENUM_CONST(1)

#define USB3_IF_USB_SUSP_CTRL_0_USB_CLKEN_SHIFT                 _MK_SHIFT_CONST(6)
#define USB3_IF_USB_SUSP_CTRL_0_USB_CLKEN_FIELD                 _MK_FIELD_CONST(0x1, USB3_IF_USB_SUSP_CTRL_0_USB_CLKEN_SHIFT)
#define USB3_IF_USB_SUSP_CTRL_0_USB_CLKEN_RANGE                 6:6
#define USB3_IF_USB_SUSP_CTRL_0_USB_CLKEN_WOFFSET                       0x0
#define USB3_IF_USB_SUSP_CTRL_0_USB_CLKEN_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB3_IF_USB_SUSP_CTRL_0_USB_CLKEN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB3_IF_USB_SUSP_CTRL_0_USB_CLKEN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB3_IF_USB_SUSP_CTRL_0_USB_CLKEN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB3_IF_USB_SUSP_CTRL_0_USB_CLKEN_UNSET                 _MK_ENUM_CONST(0)
#define USB3_IF_USB_SUSP_CTRL_0_USB_CLKEN_SET                   _MK_ENUM_CONST(1)

#define USB3_IF_USB_SUSP_CTRL_0_USB_SUSP_CLR_SHIFT                      _MK_SHIFT_CONST(5)
#define USB3_IF_USB_SUSP_CTRL_0_USB_SUSP_CLR_FIELD                      _MK_FIELD_CONST(0x1, USB3_IF_USB_SUSP_CTRL_0_USB_SUSP_CLR_SHIFT)
#define USB3_IF_USB_SUSP_CTRL_0_USB_SUSP_CLR_RANGE                      5:5
#define USB3_IF_USB_SUSP_CTRL_0_USB_SUSP_CLR_WOFFSET                    0x0
#define USB3_IF_USB_SUSP_CTRL_0_USB_SUSP_CLR_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB3_IF_USB_SUSP_CTRL_0_USB_SUSP_CLR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB3_IF_USB_SUSP_CTRL_0_USB_SUSP_CLR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_IF_USB_SUSP_CTRL_0_USB_SUSP_CLR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB3_IF_USB_SUSP_CTRL_0_USB_SUSP_CLR_UNSET                      _MK_ENUM_CONST(0)
#define USB3_IF_USB_SUSP_CTRL_0_USB_SUSP_CLR_SET                        _MK_ENUM_CONST(1)

#define USB3_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_DISCON_EN_DEV_SHIFT                 _MK_SHIFT_CONST(4)
#define USB3_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_DISCON_EN_DEV_FIELD                 _MK_FIELD_CONST(0x1, USB3_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_DISCON_EN_DEV_SHIFT)
#define USB3_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_DISCON_EN_DEV_RANGE                 4:4
#define USB3_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_DISCON_EN_DEV_WOFFSET                       0x0
#define USB3_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_DISCON_EN_DEV_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB3_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_DISCON_EN_DEV_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB3_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_DISCON_EN_DEV_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB3_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_DISCON_EN_DEV_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB3_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_DISCON_EN_DEV_DISABLE                       _MK_ENUM_CONST(0)
#define USB3_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_DISCON_EN_DEV_ENABLE                        _MK_ENUM_CONST(1)

#define USB3_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_CNNT_EN_DEV_SHIFT                   _MK_SHIFT_CONST(3)
#define USB3_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_CNNT_EN_DEV_FIELD                   _MK_FIELD_CONST(0x1, USB3_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_CNNT_EN_DEV_SHIFT)
#define USB3_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_CNNT_EN_DEV_RANGE                   3:3
#define USB3_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_CNNT_EN_DEV_WOFFSET                 0x0
#define USB3_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_CNNT_EN_DEV_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_CNNT_EN_DEV_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB3_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_CNNT_EN_DEV_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB3_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_CNNT_EN_DEV_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB3_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_CNNT_EN_DEV_DISABLE                 _MK_ENUM_CONST(0)
#define USB3_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_CNNT_EN_DEV_ENABLE                  _MK_ENUM_CONST(1)

#define USB3_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_RESUME_EN_SHIFT                     _MK_SHIFT_CONST(2)
#define USB3_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_RESUME_EN_FIELD                     _MK_FIELD_CONST(0x1, USB3_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_RESUME_EN_SHIFT)
#define USB3_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_RESUME_EN_RANGE                     2:2
#define USB3_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_RESUME_EN_WOFFSET                   0x0
#define USB3_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_RESUME_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_RESUME_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB3_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_RESUME_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB3_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_RESUME_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB3_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_RESUME_EN_DISABLE                   _MK_ENUM_CONST(0)
#define USB3_IF_USB_SUSP_CTRL_0_USB_WAKE_ON_RESUME_EN_ENABLE                    _MK_ENUM_CONST(1)

#define USB3_IF_USB_SUSP_CTRL_0_USB_WAKEUP_INT_ENB_SHIFT                        _MK_SHIFT_CONST(1)
#define USB3_IF_USB_SUSP_CTRL_0_USB_WAKEUP_INT_ENB_FIELD                        _MK_FIELD_CONST(0x1, USB3_IF_USB_SUSP_CTRL_0_USB_WAKEUP_INT_ENB_SHIFT)
#define USB3_IF_USB_SUSP_CTRL_0_USB_WAKEUP_INT_ENB_RANGE                        1:1
#define USB3_IF_USB_SUSP_CTRL_0_USB_WAKEUP_INT_ENB_WOFFSET                      0x0
#define USB3_IF_USB_SUSP_CTRL_0_USB_WAKEUP_INT_ENB_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB3_IF_USB_SUSP_CTRL_0_USB_WAKEUP_INT_ENB_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB3_IF_USB_SUSP_CTRL_0_USB_WAKEUP_INT_ENB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_IF_USB_SUSP_CTRL_0_USB_WAKEUP_INT_ENB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB3_IF_USB_SUSP_CTRL_0_USB_WAKEUP_INT_ENB_DISABLE                      _MK_ENUM_CONST(0)
#define USB3_IF_USB_SUSP_CTRL_0_USB_WAKEUP_INT_ENB_ENABLE                       _MK_ENUM_CONST(1)

#define USB3_IF_USB_SUSP_CTRL_0_USB_WAKEUP_INT_STS_SHIFT                        _MK_SHIFT_CONST(0)
#define USB3_IF_USB_SUSP_CTRL_0_USB_WAKEUP_INT_STS_FIELD                        _MK_FIELD_CONST(0x1, USB3_IF_USB_SUSP_CTRL_0_USB_WAKEUP_INT_STS_SHIFT)
#define USB3_IF_USB_SUSP_CTRL_0_USB_WAKEUP_INT_STS_RANGE                        0:0
#define USB3_IF_USB_SUSP_CTRL_0_USB_WAKEUP_INT_STS_WOFFSET                      0x0
#define USB3_IF_USB_SUSP_CTRL_0_USB_WAKEUP_INT_STS_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB3_IF_USB_SUSP_CTRL_0_USB_WAKEUP_INT_STS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB3_IF_USB_SUSP_CTRL_0_USB_WAKEUP_INT_STS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_IF_USB_SUSP_CTRL_0_USB_WAKEUP_INT_STS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB3_IF_USB_SUSP_CTRL_0_USB_WAKEUP_INT_STS_UNSET                        _MK_ENUM_CONST(0)
#define USB3_IF_USB_SUSP_CTRL_0_USB_WAKEUP_INT_STS_SET                  _MK_ENUM_CONST(1)


// Register USB3_IF_USB_PHY_VBUS_SENSORS_0  
#define USB3_IF_USB_PHY_VBUS_SENSORS_0                  _MK_ADDR_CONST(0x404)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_SECURE                   0x0
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_WORD_COUNT                       0x1
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_RESET_MASK                       _MK_MASK_CONST(0x7f7f7f7f)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_READ_MASK                        _MK_MASK_CONST(0x7f7f7f7f)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_WRITE_MASK                       _MK_MASK_CONST(0x79797979)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_WAKEUP_EN_SHIFT                       _MK_SHIFT_CONST(30)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_WAKEUP_EN_FIELD                       _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_WAKEUP_EN_SHIFT)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_WAKEUP_EN_RANGE                       30:30
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_WAKEUP_EN_WOFFSET                     0x0
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_WAKEUP_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_WAKEUP_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_WAKEUP_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_WAKEUP_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_WAKEUP_EN_DISABLE                     _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_WAKEUP_EN_ENABLE                      _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_DEB_SEL_B_SHIFT                       _MK_SHIFT_CONST(29)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_DEB_SEL_B_FIELD                       _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_DEB_SEL_B_SHIFT)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_DEB_SEL_B_RANGE                       29:29
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_DEB_SEL_B_WOFFSET                     0x0
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_DEB_SEL_B_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_DEB_SEL_B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_DEB_SEL_B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_DEB_SEL_B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_DEB_SEL_B_SEL_A                       _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_DEB_SEL_B_SEL_B                       _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_SW_VALUE_SHIFT                        _MK_SHIFT_CONST(28)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_SW_VALUE_FIELD                        _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_SW_VALUE_SHIFT)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_SW_VALUE_RANGE                        28:28
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_SW_VALUE_WOFFSET                      0x0
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_SW_VALUE_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_SW_VALUE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_SW_VALUE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_SW_VALUE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_SW_VALUE_UNSET                        _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_SW_VALUE_SET                  _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_SW_EN_SHIFT                   _MK_SHIFT_CONST(27)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_SW_EN_FIELD                   _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_SW_EN_SHIFT)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_SW_EN_RANGE                   27:27
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_SW_EN_WOFFSET                 0x0
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_SW_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_SW_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_SW_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_SW_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_SW_EN_DISABLE                 _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_SW_EN_ENABLE                  _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_STS_SHIFT                     _MK_SHIFT_CONST(26)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_STS_FIELD                     _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_STS_SHIFT)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_STS_RANGE                     26:26
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_STS_WOFFSET                   0x0
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_STS_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_STS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_STS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_STS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_STS_UNSET                     _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_STS_SET                       _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_CHG_DET_SHIFT                 _MK_SHIFT_CONST(25)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_CHG_DET_FIELD                 _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_CHG_DET_SHIFT)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_CHG_DET_RANGE                 25:25
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_CHG_DET_WOFFSET                       0x0
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_CHG_DET_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_CHG_DET_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_CHG_DET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_CHG_DET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_CHG_DET_UNSET                 _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_CHG_DET_SET                   _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_INT_EN_SHIFT                  _MK_SHIFT_CONST(24)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_INT_EN_FIELD                  _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_INT_EN_SHIFT)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_INT_EN_RANGE                  24:24
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_INT_EN_WOFFSET                        0x0
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_INT_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_INT_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_INT_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_INT_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_INT_EN_DISABLE                        _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_VBUS_VLD_INT_EN_ENABLE                 _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_WAKEUP_EN_SHIFT                       _MK_SHIFT_CONST(22)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_WAKEUP_EN_FIELD                       _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_WAKEUP_EN_SHIFT)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_WAKEUP_EN_RANGE                       22:22
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_WAKEUP_EN_WOFFSET                     0x0
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_WAKEUP_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_WAKEUP_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_WAKEUP_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_WAKEUP_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_WAKEUP_EN_DISABLE                     _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_WAKEUP_EN_ENABLE                      _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_DEB_SEL_B_SHIFT                       _MK_SHIFT_CONST(21)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_DEB_SEL_B_FIELD                       _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_DEB_SEL_B_SHIFT)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_DEB_SEL_B_RANGE                       21:21
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_DEB_SEL_B_WOFFSET                     0x0
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_DEB_SEL_B_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_DEB_SEL_B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_DEB_SEL_B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_DEB_SEL_B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_DEB_SEL_B_SEL_A                       _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_DEB_SEL_B_SEL_B                       _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_SW_VALUE_SHIFT                        _MK_SHIFT_CONST(20)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_SW_VALUE_FIELD                        _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_SW_VALUE_SHIFT)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_SW_VALUE_RANGE                        20:20
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_SW_VALUE_WOFFSET                      0x0
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_SW_VALUE_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_SW_VALUE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_SW_VALUE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_SW_VALUE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_SW_VALUE_UNSET                        _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_SW_VALUE_SET                  _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_SW_EN_SHIFT                   _MK_SHIFT_CONST(19)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_SW_EN_FIELD                   _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_SW_EN_SHIFT)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_SW_EN_RANGE                   19:19
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_SW_EN_WOFFSET                 0x0
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_SW_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_SW_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_SW_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_SW_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_SW_EN_DISABLE                 _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_SW_EN_ENABLE                  _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_STS_SHIFT                     _MK_SHIFT_CONST(18)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_STS_FIELD                     _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_STS_SHIFT)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_STS_RANGE                     18:18
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_STS_WOFFSET                   0x0
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_STS_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_STS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_STS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_STS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_STS_UNSET                     _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_STS_SET                       _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_CHG_DET_SHIFT                 _MK_SHIFT_CONST(17)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_CHG_DET_FIELD                 _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_CHG_DET_SHIFT)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_CHG_DET_RANGE                 17:17
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_CHG_DET_WOFFSET                       0x0
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_CHG_DET_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_CHG_DET_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_CHG_DET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_CHG_DET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_CHG_DET_UNSET                 _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_CHG_DET_SET                   _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_INT_EN_SHIFT                  _MK_SHIFT_CONST(16)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_INT_EN_FIELD                  _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_INT_EN_SHIFT)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_INT_EN_RANGE                  16:16
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_INT_EN_WOFFSET                        0x0
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_INT_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_INT_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_INT_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_INT_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_INT_EN_DISABLE                        _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_A_SESS_VLD_INT_EN_ENABLE                 _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_WAKEUP_EN_SHIFT                       _MK_SHIFT_CONST(14)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_WAKEUP_EN_FIELD                       _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_WAKEUP_EN_SHIFT)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_WAKEUP_EN_RANGE                       14:14
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_WAKEUP_EN_WOFFSET                     0x0
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_WAKEUP_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_WAKEUP_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_WAKEUP_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_WAKEUP_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_WAKEUP_EN_DISABLE                     _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_WAKEUP_EN_ENABLE                      _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_DEB_SEL_B_SHIFT                       _MK_SHIFT_CONST(13)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_DEB_SEL_B_FIELD                       _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_DEB_SEL_B_SHIFT)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_DEB_SEL_B_RANGE                       13:13
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_DEB_SEL_B_WOFFSET                     0x0
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_DEB_SEL_B_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_DEB_SEL_B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_DEB_SEL_B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_DEB_SEL_B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_DEB_SEL_B_SEL_A                       _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_DEB_SEL_B_SEL_B                       _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_SW_VALUE_SHIFT                        _MK_SHIFT_CONST(12)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_SW_VALUE_FIELD                        _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_SW_VALUE_SHIFT)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_SW_VALUE_RANGE                        12:12
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_SW_VALUE_WOFFSET                      0x0
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_SW_VALUE_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_SW_VALUE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_SW_VALUE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_SW_VALUE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_SW_VALUE_UNSET                        _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_SW_VALUE_SET                  _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_SW_EN_SHIFT                   _MK_SHIFT_CONST(11)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_SW_EN_FIELD                   _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_SW_EN_SHIFT)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_SW_EN_RANGE                   11:11
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_SW_EN_WOFFSET                 0x0
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_SW_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_SW_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_SW_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_SW_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_SW_EN_DISABLE                 _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_SW_EN_ENABLE                  _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_STS_SHIFT                     _MK_SHIFT_CONST(10)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_STS_FIELD                     _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_STS_SHIFT)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_STS_RANGE                     10:10
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_STS_WOFFSET                   0x0
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_STS_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_STS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_STS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_STS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_STS_UNSET                     _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_STS_SET                       _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_CHG_DET_SHIFT                 _MK_SHIFT_CONST(9)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_CHG_DET_FIELD                 _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_CHG_DET_SHIFT)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_CHG_DET_RANGE                 9:9
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_CHG_DET_WOFFSET                       0x0
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_CHG_DET_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_CHG_DET_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_CHG_DET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_CHG_DET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_CHG_DET_UNSET                 _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_CHG_DET_SET                   _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_INT_EN_SHIFT                  _MK_SHIFT_CONST(8)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_INT_EN_FIELD                  _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_INT_EN_SHIFT)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_INT_EN_RANGE                  8:8
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_INT_EN_WOFFSET                        0x0
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_INT_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_INT_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_INT_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_INT_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_INT_EN_DISABLE                        _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_VLD_INT_EN_ENABLE                 _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_WAKEUP_EN_SHIFT                       _MK_SHIFT_CONST(6)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_WAKEUP_EN_FIELD                       _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_WAKEUP_EN_SHIFT)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_WAKEUP_EN_RANGE                       6:6
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_WAKEUP_EN_WOFFSET                     0x0
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_WAKEUP_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_WAKEUP_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_WAKEUP_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_WAKEUP_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_WAKEUP_EN_DISABLE                     _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_WAKEUP_EN_ENABLE                      _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_DEB_SEL_B_SHIFT                       _MK_SHIFT_CONST(5)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_DEB_SEL_B_FIELD                       _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_DEB_SEL_B_SHIFT)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_DEB_SEL_B_RANGE                       5:5
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_DEB_SEL_B_WOFFSET                     0x0
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_DEB_SEL_B_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_DEB_SEL_B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_DEB_SEL_B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_DEB_SEL_B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_DEB_SEL_B_SEL_A                       _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_DEB_SEL_B_SEL_B                       _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_SW_VALUE_SHIFT                        _MK_SHIFT_CONST(4)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_SW_VALUE_FIELD                        _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_SW_VALUE_SHIFT)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_SW_VALUE_RANGE                        4:4
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_SW_VALUE_WOFFSET                      0x0
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_SW_VALUE_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_SW_VALUE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_SW_VALUE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_SW_VALUE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_SW_VALUE_UNSET                        _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_SW_VALUE_SET                  _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_SW_EN_SHIFT                   _MK_SHIFT_CONST(3)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_SW_EN_FIELD                   _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_SW_EN_SHIFT)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_SW_EN_RANGE                   3:3
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_SW_EN_WOFFSET                 0x0
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_SW_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_SW_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_SW_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_SW_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_SW_EN_DISABLE                 _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_SW_EN_ENABLE                  _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_STS_SHIFT                     _MK_SHIFT_CONST(2)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_STS_FIELD                     _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_STS_SHIFT)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_STS_RANGE                     2:2
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_STS_WOFFSET                   0x0
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_STS_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_STS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_STS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_STS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_STS_UNSET                     _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_STS_SET                       _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_CHG_DET_SHIFT                 _MK_SHIFT_CONST(1)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_CHG_DET_FIELD                 _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_CHG_DET_SHIFT)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_CHG_DET_RANGE                 1:1
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_CHG_DET_WOFFSET                       0x0
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_CHG_DET_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_CHG_DET_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_CHG_DET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_CHG_DET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_CHG_DET_UNSET                 _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_CHG_DET_SET                   _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_INT_EN_SHIFT                  _MK_SHIFT_CONST(0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_INT_EN_FIELD                  _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_INT_EN_SHIFT)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_INT_EN_RANGE                  0:0
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_INT_EN_WOFFSET                        0x0
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_INT_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_INT_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_INT_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_INT_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_INT_EN_DISABLE                        _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_VBUS_SENSORS_0_B_SESS_END_INT_EN_ENABLE                 _MK_ENUM_CONST(1)


// Register USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0  
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0                        _MK_ADDR_CONST(0x408)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_SECURE                         0x0
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_WORD_COUNT                     0x1
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_RESET_VAL                      _MK_MASK_CONST(0x40)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_RESET_MASK                     _MK_MASK_CONST(0x7f3f3fff)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_READ_MASK                      _MK_MASK_CONST(0x7f3f3fff)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_WRITE_MASK                     _MK_MASK_CONST(0x79393979)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_DEB_SEL_B_SHIFT                       _MK_SHIFT_CONST(29)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_DEB_SEL_B_FIELD                       _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_DEB_SEL_B_SHIFT)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_DEB_SEL_B_RANGE                       29:29
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_DEB_SEL_B_WOFFSET                     0x0
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_DEB_SEL_B_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_DEB_SEL_B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_DEB_SEL_B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_DEB_SEL_B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_DEB_SEL_B_SEL_A                       _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_DEB_SEL_B_SEL_B                       _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_SW_VALUE_SHIFT                        _MK_SHIFT_CONST(28)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_SW_VALUE_FIELD                        _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_SW_VALUE_SHIFT)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_SW_VALUE_RANGE                        28:28
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_SW_VALUE_WOFFSET                      0x0
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_SW_VALUE_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_SW_VALUE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_SW_VALUE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_SW_VALUE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_SW_VALUE_UNSET                        _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_SW_VALUE_SET                  _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_SW_EN_SHIFT                   _MK_SHIFT_CONST(27)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_SW_EN_FIELD                   _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_SW_EN_SHIFT)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_SW_EN_RANGE                   27:27
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_SW_EN_WOFFSET                 0x0
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_SW_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_SW_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_SW_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_SW_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_SW_EN_DISABLE                 _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_SW_EN_ENABLE                  _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_STS_SHIFT                     _MK_SHIFT_CONST(26)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_STS_FIELD                     _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_STS_SHIFT)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_STS_RANGE                     26:26
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_STS_WOFFSET                   0x0
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_STS_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_STS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_STS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_STS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_STS_UNSET                     _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_STS_SET                       _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_CHG_DET_SHIFT                 _MK_SHIFT_CONST(25)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_CHG_DET_FIELD                 _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_CHG_DET_SHIFT)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_CHG_DET_RANGE                 25:25
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_CHG_DET_WOFFSET                       0x0
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_CHG_DET_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_CHG_DET_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_CHG_DET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_CHG_DET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_CHG_DET_UNSET                 _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_CHG_DET_SET                   _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_INT_EN_SHIFT                  _MK_SHIFT_CONST(24)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_INT_EN_FIELD                  _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_INT_EN_SHIFT)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_INT_EN_RANGE                  24:24
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_INT_EN_WOFFSET                        0x0
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_INT_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_INT_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_INT_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_INT_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_INT_EN_DISABLE                        _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDCD_DET_INT_EN_ENABLE                 _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_DEB_SEL_B_SHIFT                       _MK_SHIFT_CONST(21)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_DEB_SEL_B_FIELD                       _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_DEB_SEL_B_SHIFT)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_DEB_SEL_B_RANGE                       21:21
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_DEB_SEL_B_WOFFSET                     0x0
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_DEB_SEL_B_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_DEB_SEL_B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_DEB_SEL_B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_DEB_SEL_B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_DEB_SEL_B_SEL_A                       _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_DEB_SEL_B_SEL_B                       _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_SW_VALUE_SHIFT                        _MK_SHIFT_CONST(20)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_SW_VALUE_FIELD                        _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_SW_VALUE_SHIFT)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_SW_VALUE_RANGE                        20:20
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_SW_VALUE_WOFFSET                      0x0
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_SW_VALUE_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_SW_VALUE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_SW_VALUE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_SW_VALUE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_SW_VALUE_UNSET                        _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_SW_VALUE_SET                  _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_SW_EN_SHIFT                   _MK_SHIFT_CONST(19)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_SW_EN_FIELD                   _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_SW_EN_SHIFT)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_SW_EN_RANGE                   19:19
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_SW_EN_WOFFSET                 0x0
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_SW_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_SW_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_SW_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_SW_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_SW_EN_DISABLE                 _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_SW_EN_ENABLE                  _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_STS_SHIFT                     _MK_SHIFT_CONST(18)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_STS_FIELD                     _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_STS_SHIFT)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_STS_RANGE                     18:18
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_STS_WOFFSET                   0x0
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_STS_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_STS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_STS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_STS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_STS_UNSET                     _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_STS_SET                       _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_CHG_DET_SHIFT                 _MK_SHIFT_CONST(17)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_CHG_DET_FIELD                 _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_CHG_DET_SHIFT)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_CHG_DET_RANGE                 17:17
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_CHG_DET_WOFFSET                       0x0
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_CHG_DET_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_CHG_DET_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_CHG_DET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_CHG_DET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_CHG_DET_UNSET                 _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_CHG_DET_SET                   _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_INT_EN_SHIFT                  _MK_SHIFT_CONST(16)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_INT_EN_FIELD                  _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_INT_EN_SHIFT)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_INT_EN_RANGE                  16:16
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_INT_EN_WOFFSET                        0x0
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_INT_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_INT_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_INT_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_INT_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_INT_EN_DISABLE                        _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VDAT_DET_INT_EN_ENABLE                 _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_WAKEUP_EN_SHIFT                    _MK_SHIFT_CONST(30)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_WAKEUP_EN_FIELD                    _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_WAKEUP_EN_SHIFT)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_WAKEUP_EN_RANGE                    30:30
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_WAKEUP_EN_WOFFSET                  0x0
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_WAKEUP_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_WAKEUP_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_WAKEUP_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_WAKEUP_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_WAKEUP_EN_DISABLE                  _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_WAKEUP_EN_ENABLE                   _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_DEB_SEL_B_SHIFT                    _MK_SHIFT_CONST(13)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_DEB_SEL_B_FIELD                    _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_DEB_SEL_B_SHIFT)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_DEB_SEL_B_RANGE                    13:13
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_DEB_SEL_B_WOFFSET                  0x0
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_DEB_SEL_B_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_DEB_SEL_B_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_DEB_SEL_B_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_DEB_SEL_B_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_DEB_SEL_B_SEL_A                    _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_DEB_SEL_B_SEL_B                    _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_SW_VALUE_SHIFT                     _MK_SHIFT_CONST(12)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_SW_VALUE_FIELD                     _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_SW_VALUE_SHIFT)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_SW_VALUE_RANGE                     12:12
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_SW_VALUE_WOFFSET                   0x0
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_SW_VALUE_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_SW_VALUE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_SW_VALUE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_SW_VALUE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_SW_VALUE_UNSET                     _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_SW_VALUE_SET                       _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_SW_EN_SHIFT                        _MK_SHIFT_CONST(11)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_SW_EN_FIELD                        _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_SW_EN_SHIFT)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_SW_EN_RANGE                        11:11
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_SW_EN_WOFFSET                      0x0
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_SW_EN_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_SW_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_SW_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_SW_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_SW_EN_DISABLE                      _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_SW_EN_ENABLE                       _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_STS_SHIFT                  _MK_SHIFT_CONST(10)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_STS_FIELD                  _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_STS_SHIFT)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_STS_RANGE                  10:10
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_STS_WOFFSET                        0x0
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_STS_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_STS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_STS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_STS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_STS_UNSET                  _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_STS_SET                    _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_CHG_DET_SHIFT                      _MK_SHIFT_CONST(9)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_CHG_DET_FIELD                      _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_CHG_DET_SHIFT)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_CHG_DET_RANGE                      9:9
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_CHG_DET_WOFFSET                    0x0
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_CHG_DET_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_CHG_DET_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_CHG_DET_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_CHG_DET_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_CHG_DET_UNSET                      _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_CHG_DET_SET                        _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_INT_EN_SHIFT                       _MK_SHIFT_CONST(8)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_INT_EN_FIELD                       _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_INT_EN_SHIFT)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_INT_EN_RANGE                       8:8
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_INT_EN_WOFFSET                     0x0
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_INT_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_INT_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_INT_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_INT_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_INT_EN_DISABLE                     _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_VBUS_WAKEUP_INT_EN_ENABLE                      _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_STATIC_GPI_SHIFT                       _MK_SHIFT_CONST(7)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_STATIC_GPI_FIELD                       _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_STATIC_GPI_SHIFT)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_STATIC_GPI_RANGE                       7:7
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_STATIC_GPI_WOFFSET                     0x0
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_STATIC_GPI_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_STATIC_GPI_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_STATIC_GPI_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_STATIC_GPI_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_STATIC_GPI_UNSET                       _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_STATIC_GPI_SET                 _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_PU_SHIFT                    _MK_SHIFT_CONST(6)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_PU_FIELD                    _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_PU_SHIFT)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_PU_RANGE                    6:6
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_PU_WOFFSET                  0x0
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_PU_DEFAULT                  _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_PU_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_PU_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_PU_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_PU_DISABLE                  _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_PU_ENABLE                   _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_DEB_SEL_B_SHIFT                     _MK_SHIFT_CONST(5)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_DEB_SEL_B_FIELD                     _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_DEB_SEL_B_SHIFT)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_DEB_SEL_B_RANGE                     5:5
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_DEB_SEL_B_WOFFSET                   0x0
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_DEB_SEL_B_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_DEB_SEL_B_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_DEB_SEL_B_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_DEB_SEL_B_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_DEB_SEL_B_SEL_A                     _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_DEB_SEL_B_SEL_B                     _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_SW_VALUE_SHIFT                      _MK_SHIFT_CONST(4)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_SW_VALUE_FIELD                      _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_SW_VALUE_SHIFT)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_SW_VALUE_RANGE                      4:4
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_SW_VALUE_WOFFSET                    0x0
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_SW_VALUE_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_SW_VALUE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_SW_VALUE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_SW_VALUE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_SW_VALUE_UNSET                      _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_SW_VALUE_SET                        _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_SW_EN_SHIFT                 _MK_SHIFT_CONST(3)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_SW_EN_FIELD                 _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_SW_EN_SHIFT)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_SW_EN_RANGE                 3:3
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_SW_EN_WOFFSET                       0x0
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_SW_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_SW_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_SW_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_SW_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_SW_EN_DISABLE                       _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_SW_EN_ENABLE                        _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_STS_SHIFT                   _MK_SHIFT_CONST(2)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_STS_FIELD                   _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_STS_SHIFT)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_STS_RANGE                   2:2
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_STS_WOFFSET                 0x0
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_STS_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_STS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_STS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_STS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_STS_UNSET                   _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_STS_SET                     _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_CHG_DET_SHIFT                       _MK_SHIFT_CONST(1)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_CHG_DET_FIELD                       _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_CHG_DET_SHIFT)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_CHG_DET_RANGE                       1:1
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_CHG_DET_WOFFSET                     0x0
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_CHG_DET_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_CHG_DET_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_CHG_DET_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_CHG_DET_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_CHG_DET_UNSET                       _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_CHG_DET_SET                 _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_INT_EN_SHIFT                        _MK_SHIFT_CONST(0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_INT_EN_FIELD                        _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_INT_EN_SHIFT)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_INT_EN_RANGE                        0:0
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_INT_EN_WOFFSET                      0x0
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_INT_EN_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_INT_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_INT_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_INT_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_INT_EN_DISABLE                      _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0_ID_INT_EN_ENABLE                       _MK_ENUM_CONST(1)


// Register USB3_IF_USB_PHY_ALT_VBUS_STS_0  
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0                  _MK_ADDR_CONST(0x40c)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_SECURE                   0x0
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_WORD_COUNT                       0x1
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_RESET_MASK                       _MK_MASK_CONST(0x1ff)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_READ_MASK                        _MK_MASK_CONST(0x1ff)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_VDCD_DET_ALT_SHIFT                       _MK_SHIFT_CONST(8)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_VDCD_DET_ALT_FIELD                       _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_ALT_VBUS_STS_0_VDCD_DET_ALT_SHIFT)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_VDCD_DET_ALT_RANGE                       8:8
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_VDCD_DET_ALT_WOFFSET                     0x0
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_VDCD_DET_ALT_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_VDCD_DET_ALT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_VDCD_DET_ALT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_VDCD_DET_ALT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_VDCD_DET_ALT_UNSET                       _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_VDCD_DET_ALT_SET                 _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_VDAT_DET_ALT_SHIFT                       _MK_SHIFT_CONST(7)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_VDAT_DET_ALT_FIELD                       _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_ALT_VBUS_STS_0_VDAT_DET_ALT_SHIFT)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_VDAT_DET_ALT_RANGE                       7:7
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_VDAT_DET_ALT_WOFFSET                     0x0
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_VDAT_DET_ALT_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_VDAT_DET_ALT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_VDAT_DET_ALT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_VDAT_DET_ALT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_VDAT_DET_ALT_UNSET                       _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_VDAT_DET_ALT_SET                 _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_A_SESS_VLD_ALT_SHIFT                     _MK_SHIFT_CONST(6)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_A_SESS_VLD_ALT_FIELD                     _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_ALT_VBUS_STS_0_A_SESS_VLD_ALT_SHIFT)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_A_SESS_VLD_ALT_RANGE                     6:6
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_A_SESS_VLD_ALT_WOFFSET                   0x0
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_A_SESS_VLD_ALT_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_A_SESS_VLD_ALT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_A_SESS_VLD_ALT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_A_SESS_VLD_ALT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_A_SESS_VLD_ALT_UNSET                     _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_A_SESS_VLD_ALT_SET                       _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_B_SESS_VLD_ALT_SHIFT                     _MK_SHIFT_CONST(5)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_B_SESS_VLD_ALT_FIELD                     _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_ALT_VBUS_STS_0_B_SESS_VLD_ALT_SHIFT)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_B_SESS_VLD_ALT_RANGE                     5:5
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_B_SESS_VLD_ALT_WOFFSET                   0x0
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_B_SESS_VLD_ALT_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_B_SESS_VLD_ALT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_B_SESS_VLD_ALT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_B_SESS_VLD_ALT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_B_SESS_VLD_ALT_UNSET                     _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_B_SESS_VLD_ALT_SET                       _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_ID_DIG_ALT_SHIFT                 _MK_SHIFT_CONST(4)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_ID_DIG_ALT_FIELD                 _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_ALT_VBUS_STS_0_ID_DIG_ALT_SHIFT)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_ID_DIG_ALT_RANGE                 4:4
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_ID_DIG_ALT_WOFFSET                       0x0
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_ID_DIG_ALT_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_ID_DIG_ALT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_ID_DIG_ALT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_ID_DIG_ALT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_ID_DIG_ALT_UNSET                 _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_ID_DIG_ALT_SET                   _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_B_SESS_END_ALT_SHIFT                     _MK_SHIFT_CONST(3)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_B_SESS_END_ALT_FIELD                     _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_ALT_VBUS_STS_0_B_SESS_END_ALT_SHIFT)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_B_SESS_END_ALT_RANGE                     3:3
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_B_SESS_END_ALT_WOFFSET                   0x0
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_B_SESS_END_ALT_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_B_SESS_END_ALT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_B_SESS_END_ALT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_B_SESS_END_ALT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_B_SESS_END_ALT_UNSET                     _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_B_SESS_END_ALT_SET                       _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_STATIC_GPI_ALT_SHIFT                     _MK_SHIFT_CONST(2)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_STATIC_GPI_ALT_FIELD                     _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_ALT_VBUS_STS_0_STATIC_GPI_ALT_SHIFT)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_STATIC_GPI_ALT_RANGE                     2:2
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_STATIC_GPI_ALT_WOFFSET                   0x0
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_STATIC_GPI_ALT_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_STATIC_GPI_ALT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_STATIC_GPI_ALT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_STATIC_GPI_ALT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_STATIC_GPI_ALT_UNSET                     _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_STATIC_GPI_ALT_SET                       _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_A_VBUS_VLD_ALT_SHIFT                     _MK_SHIFT_CONST(1)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_A_VBUS_VLD_ALT_FIELD                     _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_ALT_VBUS_STS_0_A_VBUS_VLD_ALT_SHIFT)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_A_VBUS_VLD_ALT_RANGE                     1:1
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_A_VBUS_VLD_ALT_WOFFSET                   0x0
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_A_VBUS_VLD_ALT_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_A_VBUS_VLD_ALT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_A_VBUS_VLD_ALT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_A_VBUS_VLD_ALT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_A_VBUS_VLD_ALT_UNSET                     _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_A_VBUS_VLD_ALT_SET                       _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_VBUS_WAKEUP_ALT_SHIFT                    _MK_SHIFT_CONST(0)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_VBUS_WAKEUP_ALT_FIELD                    _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_ALT_VBUS_STS_0_VBUS_WAKEUP_ALT_SHIFT)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_VBUS_WAKEUP_ALT_RANGE                    0:0
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_VBUS_WAKEUP_ALT_WOFFSET                  0x0
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_VBUS_WAKEUP_ALT_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_VBUS_WAKEUP_ALT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_VBUS_WAKEUP_ALT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_VBUS_WAKEUP_ALT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_VBUS_WAKEUP_ALT_UNSET                    _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_ALT_VBUS_STS_0_VBUS_WAKEUP_ALT_SET                      _MK_ENUM_CONST(1)


// Reserved address 1040 [0x410] 

// Register USB3_IF_ICUSB_XCVR_CFG_0  
#define USB3_IF_ICUSB_XCVR_CFG_0                        _MK_ADDR_CONST(0x414)
#define USB3_IF_ICUSB_XCVR_CFG_0_SECURE                         0x0
#define USB3_IF_ICUSB_XCVR_CFG_0_WORD_COUNT                     0x1
#define USB3_IF_ICUSB_XCVR_CFG_0_RESET_VAL                      _MK_MASK_CONST(0x10000f)
#define USB3_IF_ICUSB_XCVR_CFG_0_RESET_MASK                     _MK_MASK_CONST(0xff1f3f8f)
#define USB3_IF_ICUSB_XCVR_CFG_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define USB3_IF_ICUSB_XCVR_CFG_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB3_IF_ICUSB_XCVR_CFG_0_READ_MASK                      _MK_MASK_CONST(0xff1f3f8f)
#define USB3_IF_ICUSB_XCVR_CFG_0_WRITE_MASK                     _MK_MASK_CONST(0x1f3f8f)
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_CALOUT_SHIFT                     _MK_SHIFT_CONST(24)
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_CALOUT_FIELD                     _MK_FIELD_CONST(0xff, USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_CALOUT_SHIFT)
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_CALOUT_RANGE                     31:24
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_CALOUT_WOFFSET                   0x0
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_CALOUT_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_CALOUT_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_CALOUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_CALOUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_CALOUT_EN_SHIFT                  _MK_SHIFT_CONST(20)
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_CALOUT_EN_FIELD                  _MK_FIELD_CONST(0x1, USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_CALOUT_EN_SHIFT)
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_CALOUT_EN_RANGE                  20:20
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_CALOUT_EN_WOFFSET                        0x0
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_CALOUT_EN_DEFAULT                        _MK_MASK_CONST(0x1)
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_CALOUT_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_CALOUT_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_CALOUT_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_CALOUT_EN_DISABLE                        _MK_ENUM_CONST(0)
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_CALOUT_EN_ENABLE                 _MK_ENUM_CONST(1)

#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_DRV_SHIFT                        _MK_SHIFT_CONST(16)
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_DRV_FIELD                        _MK_FIELD_CONST(0xf, USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_DRV_SHIFT)
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_DRV_RANGE                        19:16
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_DRV_WOFFSET                      0x0
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_DRV_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_DRV_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_DRV_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_DRV_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_SLEW_SHIFT                       _MK_SHIFT_CONST(8)
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_SLEW_FIELD                       _MK_FIELD_CONST(0x3f, USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_SLEW_SHIFT)
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_SLEW_RANGE                       13:8
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_SLEW_WOFFSET                     0x0
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_SLEW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_SLEW_DEFAULT_MASK                        _MK_MASK_CONST(0x3f)
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_SLEW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_SLEW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_SEL_DIFF_RCVR_SHIFT                      _MK_SHIFT_CONST(7)
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_SEL_DIFF_RCVR_FIELD                      _MK_FIELD_CONST(0x1, USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_SEL_DIFF_RCVR_SHIFT)
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_SEL_DIFF_RCVR_RANGE                      7:7
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_SEL_DIFF_RCVR_WOFFSET                    0x0
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_SEL_DIFF_RCVR_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_SEL_DIFF_RCVR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_SEL_DIFF_RCVR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_SEL_DIFF_RCVR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_SEL_DIFF_RCVR_SINGLE                     _MK_ENUM_CONST(0)
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_SEL_DIFF_RCVR_DIFF                       _MK_ENUM_CONST(1)

#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_IDDQ_SHIFT                       _MK_SHIFT_CONST(3)
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_IDDQ_FIELD                       _MK_FIELD_CONST(0x1, USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_IDDQ_SHIFT)
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_IDDQ_RANGE                       3:3
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_IDDQ_WOFFSET                     0x0
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_IDDQ_DEFAULT                     _MK_MASK_CONST(0x1)
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_IDDQ_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_IDDQ_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_IDDQ_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_IDDQ_NORMAL                      _MK_ENUM_CONST(0)
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_IDDQ_OFF                 _MK_ENUM_CONST(1)

#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_PD_ZI_SHIFT                      _MK_SHIFT_CONST(2)
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_PD_ZI_FIELD                      _MK_FIELD_CONST(0x1, USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_PD_ZI_SHIFT)
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_PD_ZI_RANGE                      2:2
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_PD_ZI_WOFFSET                    0x0
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_PD_ZI_DEFAULT                    _MK_MASK_CONST(0x1)
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_PD_ZI_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_PD_ZI_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_PD_ZI_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_PD_ZI_NORMAL                     _MK_ENUM_CONST(0)
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_PD_ZI_OFF                        _MK_ENUM_CONST(1)

#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_PD_DR_SHIFT                      _MK_SHIFT_CONST(1)
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_PD_DR_FIELD                      _MK_FIELD_CONST(0x1, USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_PD_DR_SHIFT)
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_PD_DR_RANGE                      1:1
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_PD_DR_WOFFSET                    0x0
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_PD_DR_DEFAULT                    _MK_MASK_CONST(0x1)
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_PD_DR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_PD_DR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_PD_DR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_PD_DR_NORMAL                     _MK_ENUM_CONST(0)
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_PD_DR_OFF                        _MK_ENUM_CONST(1)

#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_PD_TX_SHIFT                      _MK_SHIFT_CONST(0)
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_PD_TX_FIELD                      _MK_FIELD_CONST(0x1, USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_PD_TX_SHIFT)
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_PD_TX_RANGE                      0:0
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_PD_TX_WOFFSET                    0x0
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_PD_TX_DEFAULT                    _MK_MASK_CONST(0x1)
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_PD_TX_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_PD_TX_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_PD_TX_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_PD_TX_NORMAL                     _MK_ENUM_CONST(0)
#define USB3_IF_ICUSB_XCVR_CFG_0_ICUSB_PD_TX_OFF                        _MK_ENUM_CONST(1)


// Reserved address 1048 [0x418] 

// Reserved address 1052 [0x41c] 

// Register USB3_IF_USB_INTER_PKT_DELAY_CTRL_0  
#define USB3_IF_USB_INTER_PKT_DELAY_CTRL_0                      _MK_ADDR_CONST(0x420)
#define USB3_IF_USB_INTER_PKT_DELAY_CTRL_0_SECURE                       0x0
#define USB3_IF_USB_INTER_PKT_DELAY_CTRL_0_WORD_COUNT                   0x1
#define USB3_IF_USB_INTER_PKT_DELAY_CTRL_0_RESET_VAL                    _MK_MASK_CONST(0x12)
#define USB3_IF_USB_INTER_PKT_DELAY_CTRL_0_RESET_MASK                   _MK_MASK_CONST(0x3f)
#define USB3_IF_USB_INTER_PKT_DELAY_CTRL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB3_IF_USB_INTER_PKT_DELAY_CTRL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB3_IF_USB_INTER_PKT_DELAY_CTRL_0_READ_MASK                    _MK_MASK_CONST(0x3f)
#define USB3_IF_USB_INTER_PKT_DELAY_CTRL_0_WRITE_MASK                   _MK_MASK_CONST(0x3f)
#define USB3_IF_USB_INTER_PKT_DELAY_CTRL_0_IP_DELAY_TX2TX_HS_SHIFT                      _MK_SHIFT_CONST(0)
#define USB3_IF_USB_INTER_PKT_DELAY_CTRL_0_IP_DELAY_TX2TX_HS_FIELD                      _MK_FIELD_CONST(0x3f, USB3_IF_USB_INTER_PKT_DELAY_CTRL_0_IP_DELAY_TX2TX_HS_SHIFT)
#define USB3_IF_USB_INTER_PKT_DELAY_CTRL_0_IP_DELAY_TX2TX_HS_RANGE                      5:0
#define USB3_IF_USB_INTER_PKT_DELAY_CTRL_0_IP_DELAY_TX2TX_HS_WOFFSET                    0x0
#define USB3_IF_USB_INTER_PKT_DELAY_CTRL_0_IP_DELAY_TX2TX_HS_DEFAULT                    _MK_MASK_CONST(0x12)
#define USB3_IF_USB_INTER_PKT_DELAY_CTRL_0_IP_DELAY_TX2TX_HS_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define USB3_IF_USB_INTER_PKT_DELAY_CTRL_0_IP_DELAY_TX2TX_HS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_IF_USB_INTER_PKT_DELAY_CTRL_0_IP_DELAY_TX2TX_HS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Reserved address 1060 [0x424] 

// Reserved address 1064 [0x428] 

// Register USB3_IF_USB_DEBUG_0  
#define USB3_IF_USB_DEBUG_0                     _MK_ADDR_CONST(0x480)
#define USB3_IF_USB_DEBUG_0_SECURE                      0x0
#define USB3_IF_USB_DEBUG_0_WORD_COUNT                  0x1
#define USB3_IF_USB_DEBUG_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define USB3_IF_USB_DEBUG_0_RESET_MASK                  _MK_MASK_CONST(0x60)
#define USB3_IF_USB_DEBUG_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB3_IF_USB_DEBUG_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB3_IF_USB_DEBUG_0_READ_MASK                   _MK_MASK_CONST(0x60)
#define USB3_IF_USB_DEBUG_0_WRITE_MASK                  _MK_MASK_CONST(0x60)
#define USB3_IF_USB_DEBUG_0_USB_BUF_LOW32BITS_SEL_SHIFT                 _MK_SHIFT_CONST(6)
#define USB3_IF_USB_DEBUG_0_USB_BUF_LOW32BITS_SEL_FIELD                 _MK_FIELD_CONST(0x1, USB3_IF_USB_DEBUG_0_USB_BUF_LOW32BITS_SEL_SHIFT)
#define USB3_IF_USB_DEBUG_0_USB_BUF_LOW32BITS_SEL_RANGE                 6:6
#define USB3_IF_USB_DEBUG_0_USB_BUF_LOW32BITS_SEL_WOFFSET                       0x0
#define USB3_IF_USB_DEBUG_0_USB_BUF_LOW32BITS_SEL_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB3_IF_USB_DEBUG_0_USB_BUF_LOW32BITS_SEL_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB3_IF_USB_DEBUG_0_USB_BUF_LOW32BITS_SEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB3_IF_USB_DEBUG_0_USB_BUF_LOW32BITS_SEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB3_IF_USB_DEBUG_0_USB_BUF_LOW32BITS_SEL_UPPER_BITS                    _MK_ENUM_CONST(0)
#define USB3_IF_USB_DEBUG_0_USB_BUF_LOW32BITS_SEL_LOWER_BITS                    _MK_ENUM_CONST(1)

#define USB3_IF_USB_DEBUG_0_USB_BUF_AHB_IF_SEL_SHIFT                    _MK_SHIFT_CONST(5)
#define USB3_IF_USB_DEBUG_0_USB_BUF_AHB_IF_SEL_FIELD                    _MK_FIELD_CONST(0x1, USB3_IF_USB_DEBUG_0_USB_BUF_AHB_IF_SEL_SHIFT)
#define USB3_IF_USB_DEBUG_0_USB_BUF_AHB_IF_SEL_RANGE                    5:5
#define USB3_IF_USB_DEBUG_0_USB_BUF_AHB_IF_SEL_WOFFSET                  0x0
#define USB3_IF_USB_DEBUG_0_USB_BUF_AHB_IF_SEL_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB3_IF_USB_DEBUG_0_USB_BUF_AHB_IF_SEL_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB3_IF_USB_DEBUG_0_USB_BUF_AHB_IF_SEL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB3_IF_USB_DEBUG_0_USB_BUF_AHB_IF_SEL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB3_IF_USB_DEBUG_0_USB_BUF_AHB_IF_SEL_DISABLE                  _MK_ENUM_CONST(0)
#define USB3_IF_USB_DEBUG_0_USB_BUF_AHB_IF_SEL_ENABLE                   _MK_ENUM_CONST(1)


// Register USB3_IF_USB_PHY_SELF_TEST_0  
#define USB3_IF_USB_PHY_SELF_TEST_0                     _MK_ADDR_CONST(0x484)
#define USB3_IF_USB_PHY_SELF_TEST_0_SECURE                      0x0
#define USB3_IF_USB_PHY_SELF_TEST_0_WORD_COUNT                  0x1
#define USB3_IF_USB_PHY_SELF_TEST_0_RESET_VAL                   _MK_MASK_CONST(0x10150008)
#define USB3_IF_USB_PHY_SELF_TEST_0_RESET_MASK                  _MK_MASK_CONST(0xfffff37f)
#define USB3_IF_USB_PHY_SELF_TEST_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_SELF_TEST_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_SELF_TEST_0_READ_MASK                   _MK_MASK_CONST(0xfffff37f)
#define USB3_IF_USB_PHY_SELF_TEST_0_WRITE_MASK                  _MK_MASK_CONST(0xffff7373)
#define USB3_IF_USB_PHY_SELF_TEST_0_TEST_PKT_CNT_SHIFT                  _MK_SHIFT_CONST(24)
#define USB3_IF_USB_PHY_SELF_TEST_0_TEST_PKT_CNT_FIELD                  _MK_FIELD_CONST(0xff, USB3_IF_USB_PHY_SELF_TEST_0_TEST_PKT_CNT_SHIFT)
#define USB3_IF_USB_PHY_SELF_TEST_0_TEST_PKT_CNT_RANGE                  31:24
#define USB3_IF_USB_PHY_SELF_TEST_0_TEST_PKT_CNT_WOFFSET                        0x0
#define USB3_IF_USB_PHY_SELF_TEST_0_TEST_PKT_CNT_DEFAULT                        _MK_MASK_CONST(0x10)
#define USB3_IF_USB_PHY_SELF_TEST_0_TEST_PKT_CNT_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define USB3_IF_USB_PHY_SELF_TEST_0_TEST_PKT_CNT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_SELF_TEST_0_TEST_PKT_CNT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB3_IF_USB_PHY_SELF_TEST_0_IPKT_DLY_SHIFT                      _MK_SHIFT_CONST(16)
#define USB3_IF_USB_PHY_SELF_TEST_0_IPKT_DLY_FIELD                      _MK_FIELD_CONST(0xff, USB3_IF_USB_PHY_SELF_TEST_0_IPKT_DLY_SHIFT)
#define USB3_IF_USB_PHY_SELF_TEST_0_IPKT_DLY_RANGE                      23:16
#define USB3_IF_USB_PHY_SELF_TEST_0_IPKT_DLY_WOFFSET                    0x0
#define USB3_IF_USB_PHY_SELF_TEST_0_IPKT_DLY_DEFAULT                    _MK_MASK_CONST(0x15)
#define USB3_IF_USB_PHY_SELF_TEST_0_IPKT_DLY_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define USB3_IF_USB_PHY_SELF_TEST_0_IPKT_DLY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_SELF_TEST_0_IPKT_DLY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB3_IF_USB_PHY_SELF_TEST_0_DISCON_SHIFT                        _MK_SHIFT_CONST(15)
#define USB3_IF_USB_PHY_SELF_TEST_0_DISCON_FIELD                        _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_SELF_TEST_0_DISCON_SHIFT)
#define USB3_IF_USB_PHY_SELF_TEST_0_DISCON_RANGE                        15:15
#define USB3_IF_USB_PHY_SELF_TEST_0_DISCON_WOFFSET                      0x0
#define USB3_IF_USB_PHY_SELF_TEST_0_DISCON_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_SELF_TEST_0_DISCON_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_SELF_TEST_0_DISCON_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_SELF_TEST_0_DISCON_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_SELF_TEST_0_DISCON_UNSET                        _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_SELF_TEST_0_DISCON_SET                  _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_SELF_TEST_0_SOF_EN_SHIFT                        _MK_SHIFT_CONST(14)
#define USB3_IF_USB_PHY_SELF_TEST_0_SOF_EN_FIELD                        _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_SELF_TEST_0_SOF_EN_SHIFT)
#define USB3_IF_USB_PHY_SELF_TEST_0_SOF_EN_RANGE                        14:14
#define USB3_IF_USB_PHY_SELF_TEST_0_SOF_EN_WOFFSET                      0x0
#define USB3_IF_USB_PHY_SELF_TEST_0_SOF_EN_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_SELF_TEST_0_SOF_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_SELF_TEST_0_SOF_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_SELF_TEST_0_SOF_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_SELF_TEST_0_SOF_EN_DISABLE                      _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_SELF_TEST_0_SOF_EN_ENABLE                       _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_SELF_TEST_0_DPPD_SHIFT                  _MK_SHIFT_CONST(13)
#define USB3_IF_USB_PHY_SELF_TEST_0_DPPD_FIELD                  _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_SELF_TEST_0_DPPD_SHIFT)
#define USB3_IF_USB_PHY_SELF_TEST_0_DPPD_RANGE                  13:13
#define USB3_IF_USB_PHY_SELF_TEST_0_DPPD_WOFFSET                        0x0
#define USB3_IF_USB_PHY_SELF_TEST_0_DPPD_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_SELF_TEST_0_DPPD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_SELF_TEST_0_DPPD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_SELF_TEST_0_DPPD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_SELF_TEST_0_DPPD_DISABLE                        _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_SELF_TEST_0_DPPD_ENABLE                 _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_SELF_TEST_0_DMPD_SHIFT                  _MK_SHIFT_CONST(12)
#define USB3_IF_USB_PHY_SELF_TEST_0_DMPD_FIELD                  _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_SELF_TEST_0_DMPD_SHIFT)
#define USB3_IF_USB_PHY_SELF_TEST_0_DMPD_RANGE                  12:12
#define USB3_IF_USB_PHY_SELF_TEST_0_DMPD_WOFFSET                        0x0
#define USB3_IF_USB_PHY_SELF_TEST_0_DMPD_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_SELF_TEST_0_DMPD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_SELF_TEST_0_DMPD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_SELF_TEST_0_DMPD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_SELF_TEST_0_DMPD_DISABLE                        _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_SELF_TEST_0_DMPD_ENABLE                 _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_SELF_TEST_0_OPMODE_SHIFT                        _MK_SHIFT_CONST(8)
#define USB3_IF_USB_PHY_SELF_TEST_0_OPMODE_FIELD                        _MK_FIELD_CONST(0x3, USB3_IF_USB_PHY_SELF_TEST_0_OPMODE_SHIFT)
#define USB3_IF_USB_PHY_SELF_TEST_0_OPMODE_RANGE                        9:8
#define USB3_IF_USB_PHY_SELF_TEST_0_OPMODE_WOFFSET                      0x0
#define USB3_IF_USB_PHY_SELF_TEST_0_OPMODE_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_SELF_TEST_0_OPMODE_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define USB3_IF_USB_PHY_SELF_TEST_0_OPMODE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_SELF_TEST_0_OPMODE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB3_IF_USB_PHY_SELF_TEST_0_TERM_SHIFT                  _MK_SHIFT_CONST(6)
#define USB3_IF_USB_PHY_SELF_TEST_0_TERM_FIELD                  _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_SELF_TEST_0_TERM_SHIFT)
#define USB3_IF_USB_PHY_SELF_TEST_0_TERM_RANGE                  6:6
#define USB3_IF_USB_PHY_SELF_TEST_0_TERM_WOFFSET                        0x0
#define USB3_IF_USB_PHY_SELF_TEST_0_TERM_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_SELF_TEST_0_TERM_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_SELF_TEST_0_TERM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_SELF_TEST_0_TERM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB3_IF_USB_PHY_SELF_TEST_0_XCVR_SHIFT                  _MK_SHIFT_CONST(4)
#define USB3_IF_USB_PHY_SELF_TEST_0_XCVR_FIELD                  _MK_FIELD_CONST(0x3, USB3_IF_USB_PHY_SELF_TEST_0_XCVR_SHIFT)
#define USB3_IF_USB_PHY_SELF_TEST_0_XCVR_RANGE                  5:4
#define USB3_IF_USB_PHY_SELF_TEST_0_XCVR_WOFFSET                        0x0
#define USB3_IF_USB_PHY_SELF_TEST_0_XCVR_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_SELF_TEST_0_XCVR_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define USB3_IF_USB_PHY_SELF_TEST_0_XCVR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_SELF_TEST_0_XCVR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB3_IF_USB_PHY_SELF_TEST_0_TSTPS_SHIFT                 _MK_SHIFT_CONST(3)
#define USB3_IF_USB_PHY_SELF_TEST_0_TSTPS_FIELD                 _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_SELF_TEST_0_TSTPS_SHIFT)
#define USB3_IF_USB_PHY_SELF_TEST_0_TSTPS_RANGE                 3:3
#define USB3_IF_USB_PHY_SELF_TEST_0_TSTPS_WOFFSET                       0x0
#define USB3_IF_USB_PHY_SELF_TEST_0_TSTPS_DEFAULT                       _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_SELF_TEST_0_TSTPS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_SELF_TEST_0_TSTPS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_SELF_TEST_0_TSTPS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_SELF_TEST_0_TSTPS_UNSET                 _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_SELF_TEST_0_TSTPS_SET                   _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_SELF_TEST_0_TSTEND_SHIFT                        _MK_SHIFT_CONST(2)
#define USB3_IF_USB_PHY_SELF_TEST_0_TSTEND_FIELD                        _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_SELF_TEST_0_TSTEND_SHIFT)
#define USB3_IF_USB_PHY_SELF_TEST_0_TSTEND_RANGE                        2:2
#define USB3_IF_USB_PHY_SELF_TEST_0_TSTEND_WOFFSET                      0x0
#define USB3_IF_USB_PHY_SELF_TEST_0_TSTEND_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_SELF_TEST_0_TSTEND_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_SELF_TEST_0_TSTEND_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_SELF_TEST_0_TSTEND_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_SELF_TEST_0_TSTEND_UNSET                        _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_SELF_TEST_0_TSTEND_SET                  _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_SELF_TEST_0_TSTON_SHIFT                 _MK_SHIFT_CONST(1)
#define USB3_IF_USB_PHY_SELF_TEST_0_TSTON_FIELD                 _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_SELF_TEST_0_TSTON_SHIFT)
#define USB3_IF_USB_PHY_SELF_TEST_0_TSTON_RANGE                 1:1
#define USB3_IF_USB_PHY_SELF_TEST_0_TSTON_WOFFSET                       0x0
#define USB3_IF_USB_PHY_SELF_TEST_0_TSTON_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_SELF_TEST_0_TSTON_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_SELF_TEST_0_TSTON_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_SELF_TEST_0_TSTON_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_SELF_TEST_0_TSTON_UNSET                 _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_SELF_TEST_0_TSTON_SET                   _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_SELF_TEST_0_TSTENB_SHIFT                        _MK_SHIFT_CONST(0)
#define USB3_IF_USB_PHY_SELF_TEST_0_TSTENB_FIELD                        _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_SELF_TEST_0_TSTENB_SHIFT)
#define USB3_IF_USB_PHY_SELF_TEST_0_TSTENB_RANGE                        0:0
#define USB3_IF_USB_PHY_SELF_TEST_0_TSTENB_WOFFSET                      0x0
#define USB3_IF_USB_PHY_SELF_TEST_0_TSTENB_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_SELF_TEST_0_TSTENB_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_SELF_TEST_0_TSTENB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_SELF_TEST_0_TSTENB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_SELF_TEST_0_TSTENB_DISABLE                      _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_SELF_TEST_0_TSTENB_ENABLE                       _MK_ENUM_CONST(1)


// Register USB3_IF_USB_PHY_SELF_TEST2_0  
#define USB3_IF_USB_PHY_SELF_TEST2_0                    _MK_ADDR_CONST(0x488)
#define USB3_IF_USB_PHY_SELF_TEST2_0_SECURE                     0x0
#define USB3_IF_USB_PHY_SELF_TEST2_0_WORD_COUNT                         0x1
#define USB3_IF_USB_PHY_SELF_TEST2_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_SELF_TEST2_0_RESET_MASK                         _MK_MASK_CONST(0x1f)
#define USB3_IF_USB_PHY_SELF_TEST2_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_SELF_TEST2_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_SELF_TEST2_0_READ_MASK                  _MK_MASK_CONST(0x1f)
#define USB3_IF_USB_PHY_SELF_TEST2_0_WRITE_MASK                         _MK_MASK_CONST(0x1f)
#define USB3_IF_USB_PHY_SELF_TEST2_0_RCV_TEST_PKT_SHIFT                 _MK_SHIFT_CONST(4)
#define USB3_IF_USB_PHY_SELF_TEST2_0_RCV_TEST_PKT_FIELD                 _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_SELF_TEST2_0_RCV_TEST_PKT_SHIFT)
#define USB3_IF_USB_PHY_SELF_TEST2_0_RCV_TEST_PKT_RANGE                 4:4
#define USB3_IF_USB_PHY_SELF_TEST2_0_RCV_TEST_PKT_WOFFSET                       0x0
#define USB3_IF_USB_PHY_SELF_TEST2_0_RCV_TEST_PKT_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_SELF_TEST2_0_RCV_TEST_PKT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_SELF_TEST2_0_RCV_TEST_PKT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_SELF_TEST2_0_RCV_TEST_PKT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_SELF_TEST2_0_RCV_TEST_PKT_DISABLE                       _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_SELF_TEST2_0_RCV_TEST_PKT_ENABLE                        _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_PKT_SHIFT                        _MK_SHIFT_CONST(3)
#define USB3_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_PKT_FIELD                        _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_PKT_SHIFT)
#define USB3_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_PKT_RANGE                        3:3
#define USB3_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_PKT_WOFFSET                      0x0
#define USB3_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_PKT_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_PKT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_PKT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_PKT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_PKT_DISABLE                      _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_PKT_ENABLE                       _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_K_SHIFT                  _MK_SHIFT_CONST(2)
#define USB3_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_K_FIELD                  _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_K_SHIFT)
#define USB3_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_K_RANGE                  2:2
#define USB3_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_K_WOFFSET                        0x0
#define USB3_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_K_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_K_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_K_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_K_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_K_DISABLE                        _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_K_ENABLE                 _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_J_SHIFT                  _MK_SHIFT_CONST(1)
#define USB3_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_J_FIELD                  _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_J_SHIFT)
#define USB3_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_J_RANGE                  1:1
#define USB3_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_J_WOFFSET                        0x0
#define USB3_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_J_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_J_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_J_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_J_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_J_DISABLE                        _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_SELF_TEST2_0_SEND_TEST_J_ENABLE                 _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_SELF_TEST2_0_TEST_SOF_J_SHIFT                   _MK_SHIFT_CONST(0)
#define USB3_IF_USB_PHY_SELF_TEST2_0_TEST_SOF_J_FIELD                   _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_SELF_TEST2_0_TEST_SOF_J_SHIFT)
#define USB3_IF_USB_PHY_SELF_TEST2_0_TEST_SOF_J_RANGE                   0:0
#define USB3_IF_USB_PHY_SELF_TEST2_0_TEST_SOF_J_WOFFSET                 0x0
#define USB3_IF_USB_PHY_SELF_TEST2_0_TEST_SOF_J_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_SELF_TEST2_0_TEST_SOF_J_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_SELF_TEST2_0_TEST_SOF_J_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_SELF_TEST2_0_TEST_SOF_J_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_SELF_TEST2_0_TEST_SOF_J_DISABLE                 _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_SELF_TEST2_0_TEST_SOF_J_ENABLE                  _MK_ENUM_CONST(1)


// Register USB3_IF_USB_PHY_SELF_TEST_DEBUG_0  
#define USB3_IF_USB_PHY_SELF_TEST_DEBUG_0                       _MK_ADDR_CONST(0x48c)
#define USB3_IF_USB_PHY_SELF_TEST_DEBUG_0_SECURE                        0x0
#define USB3_IF_USB_PHY_SELF_TEST_DEBUG_0_WORD_COUNT                    0x1
#define USB3_IF_USB_PHY_SELF_TEST_DEBUG_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_SELF_TEST_DEBUG_0_RESET_MASK                    _MK_MASK_CONST(0x3ff3f)
#define USB3_IF_USB_PHY_SELF_TEST_DEBUG_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_SELF_TEST_DEBUG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_SELF_TEST_DEBUG_0_READ_MASK                     _MK_MASK_CONST(0x3ff3f)
#define USB3_IF_USB_PHY_SELF_TEST_DEBUG_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_SELF_TEST_DEBUG_0_RXCMF_SHIFT                   _MK_SHIFT_CONST(17)
#define USB3_IF_USB_PHY_SELF_TEST_DEBUG_0_RXCMF_FIELD                   _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_SELF_TEST_DEBUG_0_RXCMF_SHIFT)
#define USB3_IF_USB_PHY_SELF_TEST_DEBUG_0_RXCMF_RANGE                   17:17
#define USB3_IF_USB_PHY_SELF_TEST_DEBUG_0_RXCMF_WOFFSET                 0x0
#define USB3_IF_USB_PHY_SELF_TEST_DEBUG_0_RXCMF_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_SELF_TEST_DEBUG_0_RXCMF_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_SELF_TEST_DEBUG_0_RXCMF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_SELF_TEST_DEBUG_0_RXCMF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_SELF_TEST_DEBUG_0_RXCMF_UNSET                   _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_SELF_TEST_DEBUG_0_RXCMF_SET                     _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_SELF_TEST_DEBUG_0_RXVHF_SHIFT                   _MK_SHIFT_CONST(16)
#define USB3_IF_USB_PHY_SELF_TEST_DEBUG_0_RXVHF_FIELD                   _MK_FIELD_CONST(0x1, USB3_IF_USB_PHY_SELF_TEST_DEBUG_0_RXVHF_SHIFT)
#define USB3_IF_USB_PHY_SELF_TEST_DEBUG_0_RXVHF_RANGE                   16:16
#define USB3_IF_USB_PHY_SELF_TEST_DEBUG_0_RXVHF_WOFFSET                 0x0
#define USB3_IF_USB_PHY_SELF_TEST_DEBUG_0_RXVHF_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_SELF_TEST_DEBUG_0_RXVHF_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB3_IF_USB_PHY_SELF_TEST_DEBUG_0_RXVHF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_SELF_TEST_DEBUG_0_RXVHF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_SELF_TEST_DEBUG_0_RXVHF_UNSET                   _MK_ENUM_CONST(0)
#define USB3_IF_USB_PHY_SELF_TEST_DEBUG_0_RXVHF_SET                     _MK_ENUM_CONST(1)

#define USB3_IF_USB_PHY_SELF_TEST_DEBUG_0_FAIL_PKT_NO_SHIFT                     _MK_SHIFT_CONST(8)
#define USB3_IF_USB_PHY_SELF_TEST_DEBUG_0_FAIL_PKT_NO_FIELD                     _MK_FIELD_CONST(0xff, USB3_IF_USB_PHY_SELF_TEST_DEBUG_0_FAIL_PKT_NO_SHIFT)
#define USB3_IF_USB_PHY_SELF_TEST_DEBUG_0_FAIL_PKT_NO_RANGE                     15:8
#define USB3_IF_USB_PHY_SELF_TEST_DEBUG_0_FAIL_PKT_NO_WOFFSET                   0x0
#define USB3_IF_USB_PHY_SELF_TEST_DEBUG_0_FAIL_PKT_NO_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_SELF_TEST_DEBUG_0_FAIL_PKT_NO_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define USB3_IF_USB_PHY_SELF_TEST_DEBUG_0_FAIL_PKT_NO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_SELF_TEST_DEBUG_0_FAIL_PKT_NO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB3_IF_USB_PHY_SELF_TEST_DEBUG_0_FAIL_RX_BYTE_SHIFT                    _MK_SHIFT_CONST(0)
#define USB3_IF_USB_PHY_SELF_TEST_DEBUG_0_FAIL_RX_BYTE_FIELD                    _MK_FIELD_CONST(0x3f, USB3_IF_USB_PHY_SELF_TEST_DEBUG_0_FAIL_RX_BYTE_SHIFT)
#define USB3_IF_USB_PHY_SELF_TEST_DEBUG_0_FAIL_RX_BYTE_RANGE                    5:0
#define USB3_IF_USB_PHY_SELF_TEST_DEBUG_0_FAIL_RX_BYTE_WOFFSET                  0x0
#define USB3_IF_USB_PHY_SELF_TEST_DEBUG_0_FAIL_RX_BYTE_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_SELF_TEST_DEBUG_0_FAIL_RX_BYTE_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define USB3_IF_USB_PHY_SELF_TEST_DEBUG_0_FAIL_RX_BYTE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB3_IF_USB_PHY_SELF_TEST_DEBUG_0_FAIL_RX_BYTE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register USB3_IF_USB_RSM_DLY_0  
#define USB3_IF_USB_RSM_DLY_0                   _MK_ADDR_CONST(0x490)
#define USB3_IF_USB_RSM_DLY_0_SECURE                    0x0
#define USB3_IF_USB_RSM_DLY_0_WORD_COUNT                        0x1
#define USB3_IF_USB_RSM_DLY_0_RESET_VAL                         _MK_MASK_CONST(0x6978)
#define USB3_IF_USB_RSM_DLY_0_RESET_MASK                        _MK_MASK_CONST(0xffff)
#define USB3_IF_USB_RSM_DLY_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define USB3_IF_USB_RSM_DLY_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB3_IF_USB_RSM_DLY_0_READ_MASK                         _MK_MASK_CONST(0xffff)
#define USB3_IF_USB_RSM_DLY_0_WRITE_MASK                        _MK_MASK_CONST(0xffff)
#define USB3_IF_USB_RSM_DLY_0_TIME_TO_RESUME_SHIFT                      _MK_SHIFT_CONST(0)
#define USB3_IF_USB_RSM_DLY_0_TIME_TO_RESUME_FIELD                      _MK_FIELD_CONST(0xffff, USB3_IF_USB_RSM_DLY_0_TIME_TO_RESUME_SHIFT)
#define USB3_IF_USB_RSM_DLY_0_TIME_TO_RESUME_RANGE                      15:0
#define USB3_IF_USB_RSM_DLY_0_TIME_TO_RESUME_WOFFSET                    0x0
#define USB3_IF_USB_RSM_DLY_0_TIME_TO_RESUME_DEFAULT                    _MK_MASK_CONST(0x6978)
#define USB3_IF_USB_RSM_DLY_0_TIME_TO_RESUME_DEFAULT_MASK                       _MK_MASK_CONST(0xffff)
#define USB3_IF_USB_RSM_DLY_0_TIME_TO_RESUME_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_IF_USB_RSM_DLY_0_TIME_TO_RESUME_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register USB3_IF_ICUSB_PADCTLS_0  
#define USB3_IF_ICUSB_PADCTLS_0                 _MK_ADDR_CONST(0x494)
#define USB3_IF_ICUSB_PADCTLS_0_SECURE                  0x0
#define USB3_IF_ICUSB_PADCTLS_0_WORD_COUNT                      0x1
#define USB3_IF_ICUSB_PADCTLS_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define USB3_IF_ICUSB_PADCTLS_0_RESET_MASK                      _MK_MASK_CONST(0x1ff)
#define USB3_IF_ICUSB_PADCTLS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define USB3_IF_ICUSB_PADCTLS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define USB3_IF_ICUSB_PADCTLS_0_READ_MASK                       _MK_MASK_CONST(0x1ff)
#define USB3_IF_ICUSB_PADCTLS_0_WRITE_MASK                      _MK_MASK_CONST(0x1ff)
#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_FORCE_PULLDN_DM_SHIFT                     _MK_SHIFT_CONST(0)
#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_FORCE_PULLDN_DM_FIELD                     _MK_FIELD_CONST(0x1, USB3_IF_ICUSB_PADCTLS_0_ICUSB_FORCE_PULLDN_DM_SHIFT)
#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_FORCE_PULLDN_DM_RANGE                     0:0
#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_FORCE_PULLDN_DM_WOFFSET                   0x0
#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_FORCE_PULLDN_DM_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_FORCE_PULLDN_DM_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_FORCE_PULLDN_DM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_FORCE_PULLDN_DM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_FORCE_PULLDN_DP_SHIFT                     _MK_SHIFT_CONST(1)
#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_FORCE_PULLDN_DP_FIELD                     _MK_FIELD_CONST(0x1, USB3_IF_ICUSB_PADCTLS_0_ICUSB_FORCE_PULLDN_DP_SHIFT)
#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_FORCE_PULLDN_DP_RANGE                     1:1
#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_FORCE_PULLDN_DP_WOFFSET                   0x0
#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_FORCE_PULLDN_DP_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_FORCE_PULLDN_DP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_FORCE_PULLDN_DP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_FORCE_PULLDN_DP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_FORCE_PULLUP_DM_SHIFT                     _MK_SHIFT_CONST(2)
#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_FORCE_PULLUP_DM_FIELD                     _MK_FIELD_CONST(0x1, USB3_IF_ICUSB_PADCTLS_0_ICUSB_FORCE_PULLUP_DM_SHIFT)
#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_FORCE_PULLUP_DM_RANGE                     2:2
#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_FORCE_PULLUP_DM_WOFFSET                   0x0
#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_FORCE_PULLUP_DM_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_FORCE_PULLUP_DM_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_FORCE_PULLUP_DM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_FORCE_PULLUP_DM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_FORCE_PULLUP_DP_SHIFT                     _MK_SHIFT_CONST(3)
#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_FORCE_PULLUP_DP_FIELD                     _MK_FIELD_CONST(0x1, USB3_IF_ICUSB_PADCTLS_0_ICUSB_FORCE_PULLUP_DP_SHIFT)
#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_FORCE_PULLUP_DP_RANGE                     3:3
#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_FORCE_PULLUP_DP_WOFFSET                   0x0
#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_FORCE_PULLUP_DP_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_FORCE_PULLUP_DP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_FORCE_PULLUP_DP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_FORCE_PULLUP_DP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_DISABLE_PULLDN_DM_SHIFT                   _MK_SHIFT_CONST(4)
#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_DISABLE_PULLDN_DM_FIELD                   _MK_FIELD_CONST(0x1, USB3_IF_ICUSB_PADCTLS_0_ICUSB_DISABLE_PULLDN_DM_SHIFT)
#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_DISABLE_PULLDN_DM_RANGE                   4:4
#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_DISABLE_PULLDN_DM_WOFFSET                 0x0
#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_DISABLE_PULLDN_DM_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_DISABLE_PULLDN_DM_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_DISABLE_PULLDN_DM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_DISABLE_PULLDN_DM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_DISABLE_PULLDN_DP_SHIFT                   _MK_SHIFT_CONST(5)
#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_DISABLE_PULLDN_DP_FIELD                   _MK_FIELD_CONST(0x1, USB3_IF_ICUSB_PADCTLS_0_ICUSB_DISABLE_PULLDN_DP_SHIFT)
#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_DISABLE_PULLDN_DP_RANGE                   5:5
#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_DISABLE_PULLDN_DP_WOFFSET                 0x0
#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_DISABLE_PULLDN_DP_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_DISABLE_PULLDN_DP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_DISABLE_PULLDN_DP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_DISABLE_PULLDN_DP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_DISABLE_PULLUP_DM_SHIFT                   _MK_SHIFT_CONST(6)
#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_DISABLE_PULLUP_DM_FIELD                   _MK_FIELD_CONST(0x1, USB3_IF_ICUSB_PADCTLS_0_ICUSB_DISABLE_PULLUP_DM_SHIFT)
#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_DISABLE_PULLUP_DM_RANGE                   6:6
#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_DISABLE_PULLUP_DM_WOFFSET                 0x0
#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_DISABLE_PULLUP_DM_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_DISABLE_PULLUP_DM_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_DISABLE_PULLUP_DM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_DISABLE_PULLUP_DM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_DISABLE_PULLUP_DP_SHIFT                   _MK_SHIFT_CONST(7)
#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_DISABLE_PULLUP_DP_FIELD                   _MK_FIELD_CONST(0x1, USB3_IF_ICUSB_PADCTLS_0_ICUSB_DISABLE_PULLUP_DP_SHIFT)
#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_DISABLE_PULLUP_DP_RANGE                   7:7
#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_DISABLE_PULLUP_DP_WOFFSET                 0x0
#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_DISABLE_PULLUP_DP_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_DISABLE_PULLUP_DP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_DISABLE_PULLUP_DP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_DISABLE_PULLUP_DP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_RPU2_EN_SHIFT                     _MK_SHIFT_CONST(8)
#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_RPU2_EN_FIELD                     _MK_FIELD_CONST(0x1, USB3_IF_ICUSB_PADCTLS_0_ICUSB_RPU2_EN_SHIFT)
#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_RPU2_EN_RANGE                     8:8
#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_RPU2_EN_WOFFSET                   0x0
#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_RPU2_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_RPU2_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_RPU2_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_RPU2_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_RPU2_EN_DISABLE                   _MK_ENUM_CONST(0)
#define USB3_IF_ICUSB_PADCTLS_0_ICUSB_RPU2_EN_ENABLE                    _MK_ENUM_CONST(1)


// Register USB3_IF_SPARE_0  
#define USB3_IF_SPARE_0                 _MK_ADDR_CONST(0x498)
#define USB3_IF_SPARE_0_SECURE                  0x0
#define USB3_IF_SPARE_0_WORD_COUNT                      0x1
#define USB3_IF_SPARE_0_RESET_VAL                       _MK_MASK_CONST(0xffff0000)
#define USB3_IF_SPARE_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define USB3_IF_SPARE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define USB3_IF_SPARE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define USB3_IF_SPARE_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB3_IF_SPARE_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define USB3_IF_SPARE_0_SPARE_LO_SHIFT                  _MK_SHIFT_CONST(0)
#define USB3_IF_SPARE_0_SPARE_LO_FIELD                  _MK_FIELD_CONST(0xffff, USB3_IF_SPARE_0_SPARE_LO_SHIFT)
#define USB3_IF_SPARE_0_SPARE_LO_RANGE                  15:0
#define USB3_IF_SPARE_0_SPARE_LO_WOFFSET                        0x0
#define USB3_IF_SPARE_0_SPARE_LO_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB3_IF_SPARE_0_SPARE_LO_DEFAULT_MASK                   _MK_MASK_CONST(0xffff)
#define USB3_IF_SPARE_0_SPARE_LO_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB3_IF_SPARE_0_SPARE_LO_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB3_IF_SPARE_0_SPARE_HI_SHIFT                  _MK_SHIFT_CONST(16)
#define USB3_IF_SPARE_0_SPARE_HI_FIELD                  _MK_FIELD_CONST(0xffff, USB3_IF_SPARE_0_SPARE_HI_SHIFT)
#define USB3_IF_SPARE_0_SPARE_HI_RANGE                  31:16
#define USB3_IF_SPARE_0_SPARE_HI_WOFFSET                        0x0
#define USB3_IF_SPARE_0_SPARE_HI_DEFAULT                        _MK_MASK_CONST(0xffff)
#define USB3_IF_SPARE_0_SPARE_HI_DEFAULT_MASK                   _MK_MASK_CONST(0xffff)
#define USB3_IF_SPARE_0_SPARE_HI_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB3_IF_SPARE_0_SPARE_HI_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register USB3_UTMIP_PLL_CFG0_0  
#define USB3_UTMIP_PLL_CFG0_0                   _MK_ADDR_CONST(0x800)
#define USB3_UTMIP_PLL_CFG0_0_SECURE                    0x0
#define USB3_UTMIP_PLL_CFG0_0_WORD_COUNT                        0x1
#define USB3_UTMIP_PLL_CFG0_0_RESET_VAL                         _MK_MASK_CONST(0x280180)
#define USB3_UTMIP_PLL_CFG0_0_RESET_MASK                        _MK_MASK_CONST(0x7fffffff)
#define USB3_UTMIP_PLL_CFG0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define USB3_UTMIP_PLL_CFG0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB3_UTMIP_PLL_CFG0_0_READ_MASK                         _MK_MASK_CONST(0x7fffffff)
#define USB3_UTMIP_PLL_CFG0_0_WRITE_MASK                        _MK_MASK_CONST(0x7fffffff)
#define USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_LOCKENABLE_SHIFT                        _MK_SHIFT_CONST(0)
#define USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_LOCKENABLE_FIELD                        _MK_FIELD_CONST(0x1, USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_LOCKENABLE_SHIFT)
#define USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_LOCKENABLE_RANGE                        0:0
#define USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_LOCKENABLE_WOFFSET                      0x0
#define USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_LOCKENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_LOCKENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_LOCKENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_LOCKENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_LOCKSEL_SHIFT                   _MK_SHIFT_CONST(1)
#define USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_LOCKSEL_FIELD                   _MK_FIELD_CONST(0x3f, USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_LOCKSEL_SHIFT)
#define USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_LOCKSEL_RANGE                   6:1
#define USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_LOCKSEL_WOFFSET                 0x0
#define USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_LOCKSEL_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_LOCKSEL_DEFAULT_MASK                    _MK_MASK_CONST(0x3f)
#define USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_LOCKSEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_LOCKSEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_VCOMULTBY2_SHIFT                        _MK_SHIFT_CONST(7)
#define USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_VCOMULTBY2_FIELD                        _MK_FIELD_CONST(0x1, USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_VCOMULTBY2_SHIFT)
#define USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_VCOMULTBY2_RANGE                        7:7
#define USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_VCOMULTBY2_WOFFSET                      0x0
#define USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_VCOMULTBY2_DEFAULT                      _MK_MASK_CONST(0x1)
#define USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_VCOMULTBY2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_VCOMULTBY2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_VCOMULTBY2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_MDIV_SHIFT                      _MK_SHIFT_CONST(8)
#define USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_MDIV_FIELD                      _MK_FIELD_CONST(0xff, USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_MDIV_SHIFT)
#define USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_MDIV_RANGE                      15:8
#define USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_MDIV_WOFFSET                    0x0
#define USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_MDIV_DEFAULT                    _MK_MASK_CONST(0x1)
#define USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_MDIV_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_MDIV_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_MDIV_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_NDIV_SHIFT                      _MK_SHIFT_CONST(16)
#define USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_NDIV_FIELD                      _MK_FIELD_CONST(0xff, USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_NDIV_SHIFT)
#define USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_NDIV_RANGE                      23:16
#define USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_NDIV_WOFFSET                    0x0
#define USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_NDIV_DEFAULT                    _MK_MASK_CONST(0x28)
#define USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_NDIV_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_NDIV_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_NDIV_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_PDIV_SHIFT                      _MK_SHIFT_CONST(24)
#define USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_PDIV_FIELD                      _MK_FIELD_CONST(0x7, USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_PDIV_SHIFT)
#define USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_PDIV_RANGE                      26:24
#define USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_PDIV_WOFFSET                    0x0
#define USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_PDIV_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_PDIV_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_PDIV_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_PDIV_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_PDIVRST_SHIFT                   _MK_SHIFT_CONST(27)
#define USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_PDIVRST_FIELD                   _MK_FIELD_CONST(0x1, USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_PDIVRST_SHIFT)
#define USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_PDIVRST_RANGE                   27:27
#define USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_PDIVRST_WOFFSET                 0x0
#define USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_PDIVRST_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_PDIVRST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_PDIVRST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_PDIVRST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_SELECT_SHIFT                    _MK_SHIFT_CONST(28)
#define USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_SELECT_FIELD                    _MK_FIELD_CONST(0x7, USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_SELECT_SHIFT)
#define USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_SELECT_RANGE                    30:28
#define USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_SELECT_WOFFSET                  0x0
#define USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_SELECT_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_SELECT_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_SELECT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB3_UTMIP_PLL_CFG0_0_UTMIP_PLL_SELECT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register USB3_UTMIP_PLL_CFG1_0  
#define USB3_UTMIP_PLL_CFG1_0                   _MK_ADDR_CONST(0x804)
#define USB3_UTMIP_PLL_CFG1_0_SECURE                    0x0
#define USB3_UTMIP_PLL_CFG1_0_WORD_COUNT                        0x1
#define USB3_UTMIP_PLL_CFG1_0_RESET_VAL                         _MK_MASK_CONST(0x182000c0)
#define USB3_UTMIP_PLL_CFG1_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define USB3_UTMIP_PLL_CFG1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define USB3_UTMIP_PLL_CFG1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define USB3_UTMIP_PLL_CFG1_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define USB3_UTMIP_PLL_CFG1_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define USB3_UTMIP_PLL_CFG1_0_UTMIP_XTAL_FREQ_COUNT_SHIFT                       _MK_SHIFT_CONST(0)
#define USB3_UTMIP_PLL_CFG1_0_UTMIP_XTAL_FREQ_COUNT_FIELD                       _MK_FIELD_CONST(0xfff, USB3_UTMIP_PLL_CFG1_0_UTMIP_XTAL_FREQ_COUNT_SHIFT)
#define USB3_UTMIP_PLL_CFG1_0_UTMIP_XTAL_FREQ_COUNT_RANGE                       11:0
#define USB3_UTMIP_PLL_CFG1_0_UTMIP_XTAL_FREQ_COUNT_WOFFSET                     0x0
#define USB3_UTMIP_PLL_CFG1_0_UTMIP_XTAL_FREQ_COUNT_DEFAULT                     _MK_MASK_CONST(0xc0)
#define USB3_UTMIP_PLL_CFG1_0_UTMIP_XTAL_FREQ_COUNT_DEFAULT_MASK                        _MK_MASK_CONST(0xfff)
#define USB3_UTMIP_PLL_CFG1_0_UTMIP_XTAL_FREQ_COUNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB3_UTMIP_PLL_CFG1_0_UTMIP_XTAL_FREQ_COUNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define USB3_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERDOWN_SHIFT                    _MK_SHIFT_CONST(12)
#define USB3_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERDOWN_FIELD                    _MK_FIELD_CONST(0x1, USB3_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERDOWN_SHIFT)
#define USB3_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERDOWN_RANGE                    12:12
#define USB3_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERDOWN_WOFFSET                  0x0
#define USB3_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERDOWN_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB3_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERDOWN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB3_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERDOWN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB3_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERDOWN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB3_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERUP_SHIFT                      _MK_SHIFT_CONST(13)
#define USB3_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERUP_FIELD                      _MK_FIELD_CONST(0x1, USB3_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERUP_SHIFT)
#define USB3_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERUP_RANGE                      13:13
#define USB3_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERUP_WOFFSET                    0x0
#define USB3_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERUP_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB3_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERUP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB3_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB3_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERDOWN_SHIFT                    _MK_SHIFT_CONST(14)
#define USB3_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERDOWN_FIELD                    _MK_FIELD_CONST(0x1, USB3_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERDOWN_SHIFT)
#define USB3_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERDOWN_RANGE                    14:14
#define USB3_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERDOWN_WOFFSET                  0x0
#define USB3_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERDOWN_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB3_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERDOWN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB3_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERDOWN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB3_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERDOWN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB3_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERUP_SHIFT                      _MK_SHIFT_CONST(15)
#define USB3_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERUP_FIELD                      _MK_FIELD_CONST(0x1, USB3_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERUP_SHIFT)
#define USB3_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERUP_RANGE                      15:15
#define USB3_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERUP_WOFFSET                    0x0
#define USB3_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERUP_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB3_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERUP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB3_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB3_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERDOWN_SHIFT                  _MK_SHIFT_CONST(16)
#define USB3_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERDOWN_FIELD                  _MK_FIELD_CONST(0x1, USB3_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERDOWN_SHIFT)
#define USB3_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERDOWN_RANGE                  16:16
#define USB3_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERDOWN_WOFFSET                        0x0
#define USB3_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERDOWN_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB3_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERDOWN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB3_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERDOWN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB3_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERDOWN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB3_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERUP_SHIFT                    _MK_SHIFT_CONST(17)
#define USB3_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERUP_FIELD                    _MK_FIELD_CONST(0x1, USB3_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERUP_SHIFT)
#define USB3_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERUP_RANGE                    17:17
#define USB3_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERUP_WOFFSET                  0x0
#define USB3_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERUP_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB3_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERUP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB3_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERUP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB3_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERUP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB3_UTMIP_PLL_CFG1_0_UTMIP_PLL_SETUP_SHIFT                     _MK_SHIFT_CONST(18)
#define USB3_UTMIP_PLL_CFG1_0_UTMIP_PLL_SETUP_FIELD                     _MK_FIELD_CONST(0x1ff, USB3_UTMIP_PLL_CFG1_0_UTMIP_PLL_SETUP_SHIFT)
#define USB3_UTMIP_PLL_CFG1_0_UTMIP_PLL_SETUP_RANGE                     26:18
#define USB3_UTMIP_PLL_CFG1_0_UTMIP_PLL_SETUP_WOFFSET                   0x0
#define USB3_UTMIP_PLL_CFG1_0_UTMIP_PLL_SETUP_DEFAULT                   _MK_MASK_CONST(0x8)
#define USB3_UTMIP_PLL_CFG1_0_UTMIP_PLL_SETUP_DEFAULT_MASK                      _MK_MASK_CONST(0x1ff)
#define USB3_UTMIP_PLL_CFG1_0_UTMIP_PLL_SETUP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB3_UTMIP_PLL_CFG1_0_UTMIP_PLL_SETUP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB3_UTMIP_PLL_CFG1_0_UTMIP_PLLU_ENABLE_DLY_COUNT_SHIFT                 _MK_SHIFT_CONST(27)
#define USB3_UTMIP_PLL_CFG1_0_UTMIP_PLLU_ENABLE_DLY_COUNT_FIELD                 _MK_FIELD_CONST(0x1f, USB3_UTMIP_PLL_CFG1_0_UTMIP_PLLU_ENABLE_DLY_COUNT_SHIFT)
#define USB3_UTMIP_PLL_CFG1_0_UTMIP_PLLU_ENABLE_DLY_COUNT_RANGE                 31:27
#define USB3_UTMIP_PLL_CFG1_0_UTMIP_PLLU_ENABLE_DLY_COUNT_WOFFSET                       0x0
#define USB3_UTMIP_PLL_CFG1_0_UTMIP_PLLU_ENABLE_DLY_COUNT_DEFAULT                       _MK_MASK_CONST(0x3)
#define USB3_UTMIP_PLL_CFG1_0_UTMIP_PLLU_ENABLE_DLY_COUNT_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define USB3_UTMIP_PLL_CFG1_0_UTMIP_PLLU_ENABLE_DLY_COUNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB3_UTMIP_PLL_CFG1_0_UTMIP_PLLU_ENABLE_DLY_COUNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register USB3_UTMIP_XCVR_CFG0_0  
#define USB3_UTMIP_XCVR_CFG0_0                  _MK_ADDR_CONST(0x808)
#define USB3_UTMIP_XCVR_CFG0_0_SECURE                   0x0
#define USB3_UTMIP_XCVR_CFG0_0_WORD_COUNT                       0x1
#define USB3_UTMIP_XCVR_CFG0_0_RESET_VAL                        _MK_MASK_CONST(0x20256500)
#define USB3_UTMIP_XCVR_CFG0_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB3_UTMIP_XCVR_CFG0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define USB3_UTMIP_XCVR_CFG0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB3_UTMIP_XCVR_CFG0_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define USB3_UTMIP_XCVR_CFG0_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_SETUP_SHIFT                   _MK_SHIFT_CONST(0)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_SETUP_FIELD                   _MK_FIELD_CONST(0xf, USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_SETUP_SHIFT)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_SETUP_RANGE                   3:0
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_SETUP_WOFFSET                 0x0
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_SETUP_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_SETUP_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_SETUP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_SETUP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSSLEW_SHIFT                  _MK_SHIFT_CONST(4)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSSLEW_FIELD                  _MK_FIELD_CONST(0x3, USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSSLEW_SHIFT)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSSLEW_RANGE                  5:4
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSSLEW_WOFFSET                        0x0
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSSLEW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSSLEW_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSSLEW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSSLEW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_FSSLEW_SHIFT                  _MK_SHIFT_CONST(6)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_FSSLEW_FIELD                  _MK_FIELD_CONST(0x3, USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_FSSLEW_SHIFT)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_FSSLEW_RANGE                  7:6
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_FSSLEW_WOFFSET                        0x0
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_FSSLEW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_FSSLEW_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_FSSLEW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_FSSLEW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSRSLEW_SHIFT                 _MK_SHIFT_CONST(8)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSRSLEW_FIELD                 _MK_FIELD_CONST(0x3, USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSRSLEW_SHIFT)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSRSLEW_RANGE                 9:8
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSRSLEW_WOFFSET                       0x0
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSRSLEW_DEFAULT                       _MK_MASK_CONST(0x1)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSRSLEW_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSRSLEW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSRSLEW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSFSLEW_SHIFT                 _MK_SHIFT_CONST(10)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSFSLEW_FIELD                 _MK_FIELD_CONST(0x3, USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSFSLEW_SHIFT)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSFSLEW_RANGE                 11:10
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSFSLEW_WOFFSET                       0x0
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSFSLEW_DEFAULT                       _MK_MASK_CONST(0x1)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSFSLEW_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSFSLEW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSFSLEW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSLOOPBACK_SHIFT                      _MK_SHIFT_CONST(12)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSLOOPBACK_FIELD                      _MK_FIELD_CONST(0x1, USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSLOOPBACK_SHIFT)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSLOOPBACK_RANGE                      12:12
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSLOOPBACK_WOFFSET                    0x0
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSLOOPBACK_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSLOOPBACK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSLOOPBACK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSLOOPBACK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_TERMEN_SHIFT                  _MK_SHIFT_CONST(13)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_TERMEN_FIELD                  _MK_FIELD_CONST(0x1, USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_TERMEN_SHIFT)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_TERMEN_RANGE                  13:13
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_TERMEN_WOFFSET                        0x0
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_TERMEN_DEFAULT                        _MK_MASK_CONST(0x1)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_TERMEN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_TERMEN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_TERMEN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD_POWERDOWN_SHIFT                   _MK_SHIFT_CONST(14)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD_POWERDOWN_FIELD                   _MK_FIELD_CONST(0x1, USB3_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD_POWERDOWN_SHIFT)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD_POWERDOWN_RANGE                   14:14
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD_POWERDOWN_WOFFSET                 0x0
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD_POWERDOWN_DEFAULT                 _MK_MASK_CONST(0x1)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD_POWERDOWN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD_POWERDOWN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD_POWERDOWN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD_POWERUP_SHIFT                     _MK_SHIFT_CONST(15)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD_POWERUP_FIELD                     _MK_FIELD_CONST(0x1, USB3_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD_POWERUP_SHIFT)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD_POWERUP_RANGE                     15:15
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD_POWERUP_WOFFSET                   0x0
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD_POWERUP_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD_POWERUP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD_POWERUP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD_POWERUP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD2_POWERDOWN_SHIFT                  _MK_SHIFT_CONST(16)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD2_POWERDOWN_FIELD                  _MK_FIELD_CONST(0x1, USB3_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD2_POWERDOWN_SHIFT)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD2_POWERDOWN_RANGE                  16:16
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD2_POWERDOWN_WOFFSET                        0x0
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD2_POWERDOWN_DEFAULT                        _MK_MASK_CONST(0x1)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD2_POWERDOWN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD2_POWERDOWN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD2_POWERDOWN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD2_POWERUP_SHIFT                    _MK_SHIFT_CONST(17)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD2_POWERUP_FIELD                    _MK_FIELD_CONST(0x1, USB3_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD2_POWERUP_SHIFT)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD2_POWERUP_RANGE                    17:17
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD2_POWERUP_WOFFSET                  0x0
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD2_POWERUP_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD2_POWERUP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD2_POWERUP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PD2_POWERUP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PDZI_POWERDOWN_SHIFT                 _MK_SHIFT_CONST(18)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PDZI_POWERDOWN_FIELD                 _MK_FIELD_CONST(0x1, USB3_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PDZI_POWERDOWN_SHIFT)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PDZI_POWERDOWN_RANGE                 18:18
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PDZI_POWERDOWN_WOFFSET                       0x0
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PDZI_POWERDOWN_DEFAULT                       _MK_MASK_CONST(0x1)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PDZI_POWERDOWN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PDZI_POWERDOWN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PDZI_POWERDOWN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PDZI_POWERUP_SHIFT                   _MK_SHIFT_CONST(19)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PDZI_POWERUP_FIELD                   _MK_FIELD_CONST(0x1, USB3_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PDZI_POWERUP_SHIFT)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PDZI_POWERUP_RANGE                   19:19
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PDZI_POWERUP_WOFFSET                 0x0
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PDZI_POWERUP_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PDZI_POWERUP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PDZI_POWERUP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_FORCE_PDZI_POWERUP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_DISCON_METHOD_SHIFT                   _MK_SHIFT_CONST(20)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_DISCON_METHOD_FIELD                   _MK_FIELD_CONST(0x1, USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_DISCON_METHOD_SHIFT)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_DISCON_METHOD_RANGE                   20:20
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_DISCON_METHOD_WOFFSET                 0x0
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_DISCON_METHOD_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_DISCON_METHOD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_DISCON_METHOD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_DISCON_METHOD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSBIAS_SEL_SHIFT                      _MK_SHIFT_CONST(21)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSBIAS_SEL_FIELD                      _MK_FIELD_CONST(0x1, USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSBIAS_SEL_SHIFT)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSBIAS_SEL_RANGE                      21:21
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSBIAS_SEL_WOFFSET                    0x0
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSBIAS_SEL_DEFAULT                    _MK_MASK_CONST(0x1)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSBIAS_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSBIAS_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_LSBIAS_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_SETUP_MSB_SHIFT                       _MK_SHIFT_CONST(22)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_SETUP_MSB_FIELD                       _MK_FIELD_CONST(0x7, USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_SETUP_MSB_SHIFT)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_SETUP_MSB_RANGE                       24:22
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_SETUP_MSB_WOFFSET                     0x0
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_SETUP_MSB_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_SETUP_MSB_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_SETUP_MSB_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_SETUP_MSB_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSSLEW_MSB_SHIFT                      _MK_SHIFT_CONST(25)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSSLEW_MSB_FIELD                      _MK_FIELD_CONST(0x7f, USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSSLEW_MSB_SHIFT)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSSLEW_MSB_RANGE                      31:25
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSSLEW_MSB_WOFFSET                    0x0
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSSLEW_MSB_DEFAULT                    _MK_MASK_CONST(0x10)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSSLEW_MSB_DEFAULT_MASK                       _MK_MASK_CONST(0x7f)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSSLEW_MSB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_UTMIP_XCVR_CFG0_0_UTMIP_XCVR_HSSLEW_MSB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register USB3_UTMIP_BIAS_CFG0_0  
#define USB3_UTMIP_BIAS_CFG0_0                  _MK_ADDR_CONST(0x80c)
#define USB3_UTMIP_BIAS_CFG0_0_SECURE                   0x0
#define USB3_UTMIP_BIAS_CFG0_0_WORD_COUNT                       0x1
#define USB3_UTMIP_BIAS_CFG0_0_RESET_VAL                        _MK_MASK_CONST(0xc00c00)
#define USB3_UTMIP_BIAS_CFG0_0_RESET_MASK                       _MK_MASK_CONST(0x1ffffff)
#define USB3_UTMIP_BIAS_CFG0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define USB3_UTMIP_BIAS_CFG0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB3_UTMIP_BIAS_CFG0_0_READ_MASK                        _MK_MASK_CONST(0x1ffffff)
#define USB3_UTMIP_BIAS_CFG0_0_WRITE_MASK                       _MK_MASK_CONST(0x1ffffff)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_HSSQUELCH_LEVEL_SHIFT                      _MK_SHIFT_CONST(0)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_HSSQUELCH_LEVEL_FIELD                      _MK_FIELD_CONST(0x3, USB3_UTMIP_BIAS_CFG0_0_UTMIP_HSSQUELCH_LEVEL_SHIFT)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_HSSQUELCH_LEVEL_RANGE                      1:0
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_HSSQUELCH_LEVEL_WOFFSET                    0x0
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_HSSQUELCH_LEVEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_HSSQUELCH_LEVEL_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_HSSQUELCH_LEVEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_HSSQUELCH_LEVEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_HSDISCON_LEVEL_SHIFT                       _MK_SHIFT_CONST(2)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_HSDISCON_LEVEL_FIELD                       _MK_FIELD_CONST(0x3, USB3_UTMIP_BIAS_CFG0_0_UTMIP_HSDISCON_LEVEL_SHIFT)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_HSDISCON_LEVEL_RANGE                       3:2
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_HSDISCON_LEVEL_WOFFSET                     0x0
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_HSDISCON_LEVEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_HSDISCON_LEVEL_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_HSDISCON_LEVEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_HSDISCON_LEVEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_HSCHIRP_LEVEL_SHIFT                        _MK_SHIFT_CONST(4)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_HSCHIRP_LEVEL_FIELD                        _MK_FIELD_CONST(0x3, USB3_UTMIP_BIAS_CFG0_0_UTMIP_HSCHIRP_LEVEL_SHIFT)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_HSCHIRP_LEVEL_RANGE                        5:4
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_HSCHIRP_LEVEL_WOFFSET                      0x0
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_HSCHIRP_LEVEL_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_HSCHIRP_LEVEL_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_HSCHIRP_LEVEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_HSCHIRP_LEVEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_SESS_LEVEL_LEVEL_SHIFT                     _MK_SHIFT_CONST(6)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_SESS_LEVEL_LEVEL_FIELD                     _MK_FIELD_CONST(0x3, USB3_UTMIP_BIAS_CFG0_0_UTMIP_SESS_LEVEL_LEVEL_SHIFT)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_SESS_LEVEL_LEVEL_RANGE                     7:6
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_SESS_LEVEL_LEVEL_WOFFSET                   0x0
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_SESS_LEVEL_LEVEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_SESS_LEVEL_LEVEL_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_SESS_LEVEL_LEVEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_SESS_LEVEL_LEVEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_VBUS_LEVEL_LEVEL_SHIFT                     _MK_SHIFT_CONST(8)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_VBUS_LEVEL_LEVEL_FIELD                     _MK_FIELD_CONST(0x3, USB3_UTMIP_BIAS_CFG0_0_UTMIP_VBUS_LEVEL_LEVEL_SHIFT)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_VBUS_LEVEL_LEVEL_RANGE                     9:8
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_VBUS_LEVEL_LEVEL_WOFFSET                   0x0
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_VBUS_LEVEL_LEVEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_VBUS_LEVEL_LEVEL_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_VBUS_LEVEL_LEVEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_VBUS_LEVEL_LEVEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_BIASPD_SHIFT                       _MK_SHIFT_CONST(10)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_BIASPD_FIELD                       _MK_FIELD_CONST(0x1, USB3_UTMIP_BIAS_CFG0_0_UTMIP_BIASPD_SHIFT)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_BIASPD_RANGE                       10:10
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_BIASPD_WOFFSET                     0x0
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_BIASPD_DEFAULT                     _MK_MASK_CONST(0x1)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_BIASPD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_BIASPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_BIASPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_OTGPD_SHIFT                        _MK_SHIFT_CONST(11)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_OTGPD_FIELD                        _MK_FIELD_CONST(0x1, USB3_UTMIP_BIAS_CFG0_0_UTMIP_OTGPD_SHIFT)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_OTGPD_RANGE                        11:11
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_OTGPD_WOFFSET                      0x0
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_OTGPD_DEFAULT                      _MK_MASK_CONST(0x1)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_OTGPD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_OTGPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_OTGPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_ACTIVE_PULLUP_OFFSET_SHIFT                 _MK_SHIFT_CONST(12)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_ACTIVE_PULLUP_OFFSET_FIELD                 _MK_FIELD_CONST(0x7, USB3_UTMIP_BIAS_CFG0_0_UTMIP_ACTIVE_PULLUP_OFFSET_SHIFT)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_ACTIVE_PULLUP_OFFSET_RANGE                 14:12
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_ACTIVE_PULLUP_OFFSET_WOFFSET                       0x0
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_ACTIVE_PULLUP_OFFSET_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_ACTIVE_PULLUP_OFFSET_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_ACTIVE_PULLUP_OFFSET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_ACTIVE_PULLUP_OFFSET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_ACTIVE_TERM_OFFSET_SHIFT                   _MK_SHIFT_CONST(15)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_ACTIVE_TERM_OFFSET_FIELD                   _MK_FIELD_CONST(0x7, USB3_UTMIP_BIAS_CFG0_0_UTMIP_ACTIVE_TERM_OFFSET_SHIFT)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_ACTIVE_TERM_OFFSET_RANGE                   17:15
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_ACTIVE_TERM_OFFSET_WOFFSET                 0x0
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_ACTIVE_TERM_OFFSET_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_ACTIVE_TERM_OFFSET_DEFAULT_MASK                    _MK_MASK_CONST(0x7)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_ACTIVE_TERM_OFFSET_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_ACTIVE_TERM_OFFSET_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_GPI_SEL_SHIFT                      _MK_SHIFT_CONST(18)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_GPI_SEL_FIELD                      _MK_FIELD_CONST(0x1, USB3_UTMIP_BIAS_CFG0_0_UTMIP_GPI_SEL_SHIFT)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_GPI_SEL_RANGE                      18:18
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_GPI_SEL_WOFFSET                    0x0
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_GPI_SEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_GPI_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_GPI_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_GPI_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_GPI_VAL_SHIFT                      _MK_SHIFT_CONST(19)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_GPI_VAL_FIELD                      _MK_FIELD_CONST(0x1, USB3_UTMIP_BIAS_CFG0_0_UTMIP_GPI_VAL_SHIFT)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_GPI_VAL_RANGE                      19:19
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_GPI_VAL_WOFFSET                    0x0
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_GPI_VAL_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_GPI_VAL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_GPI_VAL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_GPI_VAL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_IDDIG_SEL_SHIFT                    _MK_SHIFT_CONST(20)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_IDDIG_SEL_FIELD                    _MK_FIELD_CONST(0x1, USB3_UTMIP_BIAS_CFG0_0_UTMIP_IDDIG_SEL_SHIFT)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_IDDIG_SEL_RANGE                    20:20
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_IDDIG_SEL_WOFFSET                  0x0
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_IDDIG_SEL_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_IDDIG_SEL_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_IDDIG_SEL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_IDDIG_SEL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_IDDIG_VAL_SHIFT                    _MK_SHIFT_CONST(21)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_IDDIG_VAL_FIELD                    _MK_FIELD_CONST(0x1, USB3_UTMIP_BIAS_CFG0_0_UTMIP_IDDIG_VAL_SHIFT)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_IDDIG_VAL_RANGE                    21:21
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_IDDIG_VAL_WOFFSET                  0x0
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_IDDIG_VAL_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_IDDIG_VAL_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_IDDIG_VAL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_IDDIG_VAL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_IDPD_SEL_SHIFT                     _MK_SHIFT_CONST(22)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_IDPD_SEL_FIELD                     _MK_FIELD_CONST(0x1, USB3_UTMIP_BIAS_CFG0_0_UTMIP_IDPD_SEL_SHIFT)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_IDPD_SEL_RANGE                     22:22
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_IDPD_SEL_WOFFSET                   0x0
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_IDPD_SEL_DEFAULT                   _MK_MASK_CONST(0x1)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_IDPD_SEL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_IDPD_SEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_IDPD_SEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_IDPD_VAL_SHIFT                     _MK_SHIFT_CONST(23)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_IDPD_VAL_FIELD                     _MK_FIELD_CONST(0x1, USB3_UTMIP_BIAS_CFG0_0_UTMIP_IDPD_VAL_SHIFT)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_IDPD_VAL_RANGE                     23:23
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_IDPD_VAL_WOFFSET                   0x0
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_IDPD_VAL_DEFAULT                   _MK_MASK_CONST(0x1)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_IDPD_VAL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_IDPD_VAL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_IDPD_VAL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_HSDISCON_LEVEL_MSB_SHIFT                   _MK_SHIFT_CONST(24)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_HSDISCON_LEVEL_MSB_FIELD                   _MK_FIELD_CONST(0x1, USB3_UTMIP_BIAS_CFG0_0_UTMIP_HSDISCON_LEVEL_MSB_SHIFT)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_HSDISCON_LEVEL_MSB_RANGE                   24:24
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_HSDISCON_LEVEL_MSB_WOFFSET                 0x0
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_HSDISCON_LEVEL_MSB_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_HSDISCON_LEVEL_MSB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_HSDISCON_LEVEL_MSB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB3_UTMIP_BIAS_CFG0_0_UTMIP_HSDISCON_LEVEL_MSB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register USB3_UTMIP_HSRX_CFG0_0  
#define USB3_UTMIP_HSRX_CFG0_0                  _MK_ADDR_CONST(0x810)
#define USB3_UTMIP_HSRX_CFG0_0_SECURE                   0x0
#define USB3_UTMIP_HSRX_CFG0_0_WORD_COUNT                       0x1
#define USB3_UTMIP_HSRX_CFG0_0_RESET_VAL                        _MK_MASK_CONST(0x91653400)
#define USB3_UTMIP_HSRX_CFG0_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB3_UTMIP_HSRX_CFG0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define USB3_UTMIP_HSRX_CFG0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB3_UTMIP_HSRX_CFG0_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define USB3_UTMIP_HSRX_CFG0_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_USE4SYNC_TRAN_SHIFT                        _MK_SHIFT_CONST(0)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_USE4SYNC_TRAN_FIELD                        _MK_FIELD_CONST(0x1, USB3_UTMIP_HSRX_CFG0_0_UTMIP_USE4SYNC_TRAN_SHIFT)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_USE4SYNC_TRAN_RANGE                        0:0
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_USE4SYNC_TRAN_WOFFSET                      0x0
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_USE4SYNC_TRAN_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_USE4SYNC_TRAN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_USE4SYNC_TRAN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_USE4SYNC_TRAN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_THREE_SYNCBITS_SHIFT                       _MK_SHIFT_CONST(1)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_THREE_SYNCBITS_FIELD                       _MK_FIELD_CONST(0x1, USB3_UTMIP_HSRX_CFG0_0_UTMIP_THREE_SYNCBITS_SHIFT)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_THREE_SYNCBITS_RANGE                       1:1
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_THREE_SYNCBITS_WOFFSET                     0x0
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_THREE_SYNCBITS_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_THREE_SYNCBITS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_THREE_SYNCBITS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_THREE_SYNCBITS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_PHASE_ADJUST_SHIFT                 _MK_SHIFT_CONST(2)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_PHASE_ADJUST_FIELD                 _MK_FIELD_CONST(0x3, USB3_UTMIP_HSRX_CFG0_0_UTMIP_PHASE_ADJUST_SHIFT)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_PHASE_ADJUST_RANGE                 3:2
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_PHASE_ADJUST_WOFFSET                       0x0
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_PHASE_ADJUST_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_PHASE_ADJUST_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_PHASE_ADJUST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_PHASE_ADJUST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_PCOUNT_INERTIA_SHIFT                       _MK_SHIFT_CONST(4)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_PCOUNT_INERTIA_FIELD                       _MK_FIELD_CONST(0x3, USB3_UTMIP_HSRX_CFG0_0_UTMIP_PCOUNT_INERTIA_SHIFT)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_PCOUNT_INERTIA_RANGE                       5:4
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_PCOUNT_INERTIA_WOFFSET                     0x0
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_PCOUNT_INERTIA_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_PCOUNT_INERTIA_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_PCOUNT_INERTIA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_PCOUNT_INERTIA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_PASS_FEEDBACK_SHIFT                        _MK_SHIFT_CONST(6)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_PASS_FEEDBACK_FIELD                        _MK_FIELD_CONST(0x1, USB3_UTMIP_HSRX_CFG0_0_UTMIP_PASS_FEEDBACK_SHIFT)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_PASS_FEEDBACK_RANGE                        6:6
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_PASS_FEEDBACK_WOFFSET                      0x0
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_PASS_FEEDBACK_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_PASS_FEEDBACK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_PASS_FEEDBACK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_PASS_FEEDBACK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_PASS_CHIRP_SHIFT                   _MK_SHIFT_CONST(7)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_PASS_CHIRP_FIELD                   _MK_FIELD_CONST(0x1, USB3_UTMIP_HSRX_CFG0_0_UTMIP_PASS_CHIRP_SHIFT)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_PASS_CHIRP_RANGE                   7:7
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_PASS_CHIRP_WOFFSET                 0x0
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_PASS_CHIRP_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_PASS_CHIRP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_PASS_CHIRP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_PASS_CHIRP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_UNDERRUN_DISABLE_SHIFT                     _MK_SHIFT_CONST(8)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_UNDERRUN_DISABLE_FIELD                     _MK_FIELD_CONST(0x1, USB3_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_UNDERRUN_DISABLE_SHIFT)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_UNDERRUN_DISABLE_RANGE                     8:8
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_UNDERRUN_DISABLE_WOFFSET                   0x0
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_UNDERRUN_DISABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_UNDERRUN_DISABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_UNDERRUN_DISABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_UNDERRUN_DISABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_OVERRUN_DISABLE_SHIFT                      _MK_SHIFT_CONST(9)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_OVERRUN_DISABLE_FIELD                      _MK_FIELD_CONST(0x1, USB3_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_OVERRUN_DISABLE_SHIFT)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_OVERRUN_DISABLE_RANGE                      9:9
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_OVERRUN_DISABLE_WOFFSET                    0x0
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_OVERRUN_DISABLE_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_OVERRUN_DISABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_OVERRUN_DISABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_OVERRUN_DISABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_LIMIT_SHIFT                        _MK_SHIFT_CONST(10)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_LIMIT_FIELD                        _MK_FIELD_CONST(0x1f, USB3_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_LIMIT_SHIFT)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_LIMIT_RANGE                        14:10
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_LIMIT_WOFFSET                      0x0
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_LIMIT_DEFAULT                      _MK_MASK_CONST(0xd)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_LIMIT_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_LIMIT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_ELASTIC_LIMIT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_IDLE_WAIT_SHIFT                    _MK_SHIFT_CONST(15)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_IDLE_WAIT_FIELD                    _MK_FIELD_CONST(0x1f, USB3_UTMIP_HSRX_CFG0_0_UTMIP_IDLE_WAIT_SHIFT)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_IDLE_WAIT_RANGE                    19:15
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_IDLE_WAIT_WOFFSET                  0x0
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_IDLE_WAIT_DEFAULT                  _MK_MASK_CONST(0xa)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_IDLE_WAIT_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_IDLE_WAIT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_IDLE_WAIT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_NO_STRIPPING_SHIFT                 _MK_SHIFT_CONST(20)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_NO_STRIPPING_FIELD                 _MK_FIELD_CONST(0x1, USB3_UTMIP_HSRX_CFG0_0_UTMIP_NO_STRIPPING_SHIFT)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_NO_STRIPPING_RANGE                 20:20
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_NO_STRIPPING_WOFFSET                       0x0
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_NO_STRIPPING_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_NO_STRIPPING_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_NO_STRIPPING_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_NO_STRIPPING_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_SQUELCH_EOP_DLY_SHIFT                      _MK_SHIFT_CONST(21)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_SQUELCH_EOP_DLY_FIELD                      _MK_FIELD_CONST(0x7, USB3_UTMIP_HSRX_CFG0_0_UTMIP_SQUELCH_EOP_DLY_SHIFT)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_SQUELCH_EOP_DLY_RANGE                      23:21
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_SQUELCH_EOP_DLY_WOFFSET                    0x0
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_SQUELCH_EOP_DLY_DEFAULT                    _MK_MASK_CONST(0x3)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_SQUELCH_EOP_DLY_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_SQUELCH_EOP_DLY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_SQUELCH_EOP_DLY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_PCOUNT_UPDN_DIV_SHIFT                      _MK_SHIFT_CONST(24)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_PCOUNT_UPDN_DIV_FIELD                      _MK_FIELD_CONST(0xf, USB3_UTMIP_HSRX_CFG0_0_UTMIP_PCOUNT_UPDN_DIV_SHIFT)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_PCOUNT_UPDN_DIV_RANGE                      27:24
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_PCOUNT_UPDN_DIV_WOFFSET                    0x0
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_PCOUNT_UPDN_DIV_DEFAULT                    _MK_MASK_CONST(0x1)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_PCOUNT_UPDN_DIV_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_PCOUNT_UPDN_DIV_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_PCOUNT_UPDN_DIV_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_REALIGN_ON_NEW_PKT_SHIFT                   _MK_SHIFT_CONST(28)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_REALIGN_ON_NEW_PKT_FIELD                   _MK_FIELD_CONST(0x1, USB3_UTMIP_HSRX_CFG0_0_UTMIP_REALIGN_ON_NEW_PKT_SHIFT)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_REALIGN_ON_NEW_PKT_RANGE                   28:28
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_REALIGN_ON_NEW_PKT_WOFFSET                 0x0
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_REALIGN_ON_NEW_PKT_DEFAULT                 _MK_MASK_CONST(0x1)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_REALIGN_ON_NEW_PKT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_REALIGN_ON_NEW_PKT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_REALIGN_ON_NEW_PKT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_ALLOW_CONSEC_UPDN_SHIFT                    _MK_SHIFT_CONST(29)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_ALLOW_CONSEC_UPDN_FIELD                    _MK_FIELD_CONST(0x1, USB3_UTMIP_HSRX_CFG0_0_UTMIP_ALLOW_CONSEC_UPDN_SHIFT)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_ALLOW_CONSEC_UPDN_RANGE                    29:29
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_ALLOW_CONSEC_UPDN_WOFFSET                  0x0
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_ALLOW_CONSEC_UPDN_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_ALLOW_CONSEC_UPDN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_ALLOW_CONSEC_UPDN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_ALLOW_CONSEC_UPDN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_KEEP_PATT_ON_ACTIVE_SHIFT                  _MK_SHIFT_CONST(30)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_KEEP_PATT_ON_ACTIVE_FIELD                  _MK_FIELD_CONST(0x3, USB3_UTMIP_HSRX_CFG0_0_UTMIP_KEEP_PATT_ON_ACTIVE_SHIFT)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_KEEP_PATT_ON_ACTIVE_RANGE                  31:30
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_KEEP_PATT_ON_ACTIVE_WOFFSET                        0x0
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_KEEP_PATT_ON_ACTIVE_DEFAULT                        _MK_MASK_CONST(0x2)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_KEEP_PATT_ON_ACTIVE_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_KEEP_PATT_ON_ACTIVE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB3_UTMIP_HSRX_CFG0_0_UTMIP_KEEP_PATT_ON_ACTIVE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register USB3_UTMIP_HSRX_CFG1_0  
#define USB3_UTMIP_HSRX_CFG1_0                  _MK_ADDR_CONST(0x814)
#define USB3_UTMIP_HSRX_CFG1_0_SECURE                   0x0
#define USB3_UTMIP_HSRX_CFG1_0_WORD_COUNT                       0x1
#define USB3_UTMIP_HSRX_CFG1_0_RESET_VAL                        _MK_MASK_CONST(0x13)
#define USB3_UTMIP_HSRX_CFG1_0_RESET_MASK                       _MK_MASK_CONST(0x3f)
#define USB3_UTMIP_HSRX_CFG1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define USB3_UTMIP_HSRX_CFG1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB3_UTMIP_HSRX_CFG1_0_READ_MASK                        _MK_MASK_CONST(0x3f)
#define USB3_UTMIP_HSRX_CFG1_0_WRITE_MASK                       _MK_MASK_CONST(0x3f)
#define USB3_UTMIP_HSRX_CFG1_0_UTMIP_HS_ALLOW_KEEP_ALIVE_SHIFT                  _MK_SHIFT_CONST(0)
#define USB3_UTMIP_HSRX_CFG1_0_UTMIP_HS_ALLOW_KEEP_ALIVE_FIELD                  _MK_FIELD_CONST(0x1, USB3_UTMIP_HSRX_CFG1_0_UTMIP_HS_ALLOW_KEEP_ALIVE_SHIFT)
#define USB3_UTMIP_HSRX_CFG1_0_UTMIP_HS_ALLOW_KEEP_ALIVE_RANGE                  0:0
#define USB3_UTMIP_HSRX_CFG1_0_UTMIP_HS_ALLOW_KEEP_ALIVE_WOFFSET                        0x0
#define USB3_UTMIP_HSRX_CFG1_0_UTMIP_HS_ALLOW_KEEP_ALIVE_DEFAULT                        _MK_MASK_CONST(0x1)
#define USB3_UTMIP_HSRX_CFG1_0_UTMIP_HS_ALLOW_KEEP_ALIVE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB3_UTMIP_HSRX_CFG1_0_UTMIP_HS_ALLOW_KEEP_ALIVE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB3_UTMIP_HSRX_CFG1_0_UTMIP_HS_ALLOW_KEEP_ALIVE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB3_UTMIP_HSRX_CFG1_0_UTMIP_HS_SYNC_START_DLY_SHIFT                    _MK_SHIFT_CONST(1)
#define USB3_UTMIP_HSRX_CFG1_0_UTMIP_HS_SYNC_START_DLY_FIELD                    _MK_FIELD_CONST(0x1f, USB3_UTMIP_HSRX_CFG1_0_UTMIP_HS_SYNC_START_DLY_SHIFT)
#define USB3_UTMIP_HSRX_CFG1_0_UTMIP_HS_SYNC_START_DLY_RANGE                    5:1
#define USB3_UTMIP_HSRX_CFG1_0_UTMIP_HS_SYNC_START_DLY_WOFFSET                  0x0
#define USB3_UTMIP_HSRX_CFG1_0_UTMIP_HS_SYNC_START_DLY_DEFAULT                  _MK_MASK_CONST(0x9)
#define USB3_UTMIP_HSRX_CFG1_0_UTMIP_HS_SYNC_START_DLY_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define USB3_UTMIP_HSRX_CFG1_0_UTMIP_HS_SYNC_START_DLY_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB3_UTMIP_HSRX_CFG1_0_UTMIP_HS_SYNC_START_DLY_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register USB3_UTMIP_FSLSRX_CFG0_0  
#define USB3_UTMIP_FSLSRX_CFG0_0                        _MK_ADDR_CONST(0x818)
#define USB3_UTMIP_FSLSRX_CFG0_0_SECURE                         0x0
#define USB3_UTMIP_FSLSRX_CFG0_0_WORD_COUNT                     0x1
#define USB3_UTMIP_FSLSRX_CFG0_0_RESET_VAL                      _MK_MASK_CONST(0xfd548429)
#define USB3_UTMIP_FSLSRX_CFG0_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define USB3_UTMIP_FSLSRX_CFG0_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define USB3_UTMIP_FSLSRX_CFG0_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB3_UTMIP_FSLSRX_CFG0_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define USB3_UTMIP_FSLSRX_CFG0_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_COUNT_LIMIT_SHIFT                      _MK_SHIFT_CONST(0)
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_COUNT_LIMIT_FIELD                      _MK_FIELD_CONST(0x1, USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_COUNT_LIMIT_SHIFT)
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_COUNT_LIMIT_RANGE                      0:0
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_COUNT_LIMIT_WOFFSET                    0x0
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_COUNT_LIMIT_DEFAULT                    _MK_MASK_CONST(0x1)
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_COUNT_LIMIT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_COUNT_LIMIT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_COUNT_LIMIT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_COUNT_MAX_SHIFT                        _MK_SHIFT_CONST(1)
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_COUNT_MAX_FIELD                        _MK_FIELD_CONST(0x3f, USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_COUNT_MAX_SHIFT)
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_COUNT_MAX_RANGE                        6:1
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_COUNT_MAX_WOFFSET                      0x0
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_COUNT_MAX_DEFAULT                      _MK_MASK_CONST(0x14)
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_COUNT_MAX_DEFAULT_MASK                 _MK_MASK_CONST(0x3f)
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_COUNT_MAX_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_COUNT_MAX_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_WAIT_LIMIT_SHIFT                       _MK_SHIFT_CONST(7)
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_WAIT_LIMIT_FIELD                       _MK_FIELD_CONST(0x1, USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_WAIT_LIMIT_SHIFT)
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_WAIT_LIMIT_RANGE                       7:7
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_WAIT_LIMIT_WOFFSET                     0x0
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_WAIT_LIMIT_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_WAIT_LIMIT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_WAIT_LIMIT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_WAIT_LIMIT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_WAIT_MAX_SHIFT                 _MK_SHIFT_CONST(8)
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_WAIT_MAX_FIELD                 _MK_FIELD_CONST(0x3f, USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_WAIT_MAX_SHIFT)
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_WAIT_MAX_RANGE                 13:8
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_WAIT_MAX_WOFFSET                       0x0
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_WAIT_MAX_DEFAULT                       _MK_MASK_CONST(0x4)
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_WAIT_MAX_DEFAULT_MASK                  _MK_MASK_CONST(0x3f)
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_WAIT_MAX_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_IDLE_WAIT_MAX_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_ACTIVE_ON_FULL_SYNC_SHIFT                   _MK_SHIFT_CONST(14)
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_ACTIVE_ON_FULL_SYNC_FIELD                   _MK_FIELD_CONST(0x1, USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_ACTIVE_ON_FULL_SYNC_SHIFT)
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_ACTIVE_ON_FULL_SYNC_RANGE                   14:14
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_ACTIVE_ON_FULL_SYNC_WOFFSET                 0x0
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_ACTIVE_ON_FULL_SYNC_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_ACTIVE_ON_FULL_SYNC_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_ACTIVE_ON_FULL_SYNC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_ACTIVE_ON_FULL_SYNC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_KCOUNT_LIMIT_SHIFT                  _MK_SHIFT_CONST(15)
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_KCOUNT_LIMIT_FIELD                  _MK_FIELD_CONST(0x1, USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_KCOUNT_LIMIT_SHIFT)
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_KCOUNT_LIMIT_RANGE                  15:15
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_KCOUNT_LIMIT_WOFFSET                        0x0
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_KCOUNT_LIMIT_DEFAULT                        _MK_MASK_CONST(0x1)
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_KCOUNT_LIMIT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_KCOUNT_LIMIT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_KCOUNT_LIMIT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_KCOUNT_MAX_SHIFT                    _MK_SHIFT_CONST(16)
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_KCOUNT_MAX_FIELD                    _MK_FIELD_CONST(0x3f, USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_KCOUNT_MAX_SHIFT)
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_KCOUNT_MAX_RANGE                    21:16
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_KCOUNT_MAX_WOFFSET                  0x0
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_KCOUNT_MAX_DEFAULT                  _MK_MASK_CONST(0x14)
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_KCOUNT_MAX_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_KCOUNT_MAX_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_KCOUNT_MAX_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_EOP_ENDS_AT_SE0_SHIFT                       _MK_SHIFT_CONST(22)
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_EOP_ENDS_AT_SE0_FIELD                       _MK_FIELD_CONST(0x1, USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_EOP_ENDS_AT_SE0_SHIFT)
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_EOP_ENDS_AT_SE0_RANGE                       22:22
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_EOP_ENDS_AT_SE0_WOFFSET                     0x0
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_EOP_ENDS_AT_SE0_DEFAULT                     _MK_MASK_CONST(0x1)
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_EOP_ENDS_AT_SE0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_EOP_ENDS_AT_SE0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_EOP_ENDS_AT_SE0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_LWR_DRIBBLE_SIZE_SHIFT                      _MK_SHIFT_CONST(23)
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_LWR_DRIBBLE_SIZE_FIELD                      _MK_FIELD_CONST(0x7, USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_LWR_DRIBBLE_SIZE_SHIFT)
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_LWR_DRIBBLE_SIZE_RANGE                      25:23
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_LWR_DRIBBLE_SIZE_WOFFSET                    0x0
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_LWR_DRIBBLE_SIZE_DEFAULT                    _MK_MASK_CONST(0x2)
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_LWR_DRIBBLE_SIZE_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_LWR_DRIBBLE_SIZE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_LWR_DRIBBLE_SIZE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_UPR_DRIBBLE_SIZE_SHIFT                      _MK_SHIFT_CONST(26)
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_UPR_DRIBBLE_SIZE_FIELD                      _MK_FIELD_CONST(0x7, USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_UPR_DRIBBLE_SIZE_SHIFT)
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_UPR_DRIBBLE_SIZE_RANGE                      28:26
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_UPR_DRIBBLE_SIZE_WOFFSET                    0x0
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_UPR_DRIBBLE_SIZE_DEFAULT                    _MK_MASK_CONST(0x7)
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_UPR_DRIBBLE_SIZE_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_UPR_DRIBBLE_SIZE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_UPR_DRIBBLE_SIZE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SERIAL_SE0_RCV_SHIFT                        _MK_SHIFT_CONST(29)
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SERIAL_SE0_RCV_FIELD                        _MK_FIELD_CONST(0x1, USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SERIAL_SE0_RCV_SHIFT)
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SERIAL_SE0_RCV_RANGE                        29:29
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SERIAL_SE0_RCV_WOFFSET                      0x0
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SERIAL_SE0_RCV_DEFAULT                      _MK_MASK_CONST(0x1)
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SERIAL_SE0_RCV_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SERIAL_SE0_RCV_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SERIAL_SE0_RCV_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SE1_FILTER_SHIFT                    _MK_SHIFT_CONST(30)
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SE1_FILTER_FIELD                    _MK_FIELD_CONST(0x1, USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SE1_FILTER_SHIFT)
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SE1_FILTER_RANGE                    30:30
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SE1_FILTER_WOFFSET                  0x0
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SE1_FILTER_DEFAULT                  _MK_MASK_CONST(0x1)
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SE1_FILTER_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SE1_FILTER_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SE1_FILTER_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SE1_DRIBBLE_FILTER_SHIFT                    _MK_SHIFT_CONST(31)
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SE1_DRIBBLE_FILTER_FIELD                    _MK_FIELD_CONST(0x1, USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SE1_DRIBBLE_FILTER_SHIFT)
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SE1_DRIBBLE_FILTER_RANGE                    31:31
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SE1_DRIBBLE_FILTER_WOFFSET                  0x0
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SE1_DRIBBLE_FILTER_DEFAULT                  _MK_MASK_CONST(0x1)
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SE1_DRIBBLE_FILTER_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SE1_DRIBBLE_FILTER_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB3_UTMIP_FSLSRX_CFG0_0_UTMIP_FSLS_SE1_DRIBBLE_FILTER_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register USB3_UTMIP_FSLSRX_CFG1_0  
#define USB3_UTMIP_FSLSRX_CFG1_0                        _MK_ADDR_CONST(0x81c)
#define USB3_UTMIP_FSLSRX_CFG1_0_SECURE                         0x0
#define USB3_UTMIP_FSLSRX_CFG1_0_WORD_COUNT                     0x1
#define USB3_UTMIP_FSLSRX_CFG1_0_RESET_VAL                      _MK_MASK_CONST(0x2267400)
#define USB3_UTMIP_FSLSRX_CFG1_0_RESET_MASK                     _MK_MASK_CONST(0x7ffffff)
#define USB3_UTMIP_FSLSRX_CFG1_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define USB3_UTMIP_FSLSRX_CFG1_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB3_UTMIP_FSLSRX_CFG1_0_READ_MASK                      _MK_MASK_CONST(0x7ffffff)
#define USB3_UTMIP_FSLSRX_CFG1_0_WRITE_MASK                     _MK_MASK_CONST(0x7ffffff)
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_EOP_LENGTH_SHIFT                      _MK_SHIFT_CONST(0)
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_EOP_LENGTH_FIELD                      _MK_FIELD_CONST(0x1, USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_EOP_LENGTH_SHIFT)
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_EOP_LENGTH_RANGE                      0:0
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_EOP_LENGTH_WOFFSET                    0x0
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_EOP_LENGTH_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_EOP_LENGTH_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_EOP_LENGTH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_EOP_LENGTH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_DEBOUNCE_SHIFT                        _MK_SHIFT_CONST(1)
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_DEBOUNCE_FIELD                        _MK_FIELD_CONST(0x1, USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_DEBOUNCE_SHIFT)
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_DEBOUNCE_RANGE                        1:1
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_DEBOUNCE_WOFFSET                      0x0
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_DEBOUNCE_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_DEBOUNCE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_DEBOUNCE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_DEBOUNCE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_WEAK_SYNC_SHIFT                       _MK_SHIFT_CONST(2)
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_WEAK_SYNC_FIELD                       _MK_FIELD_CONST(0x1, USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_WEAK_SYNC_SHIFT)
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_WEAK_SYNC_RANGE                       2:2
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_WEAK_SYNC_WOFFSET                     0x0
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_WEAK_SYNC_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_WEAK_SYNC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_WEAK_SYNC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_WEAK_SYNC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_LENIENT_DRIBBLE_SHIFT                 _MK_SHIFT_CONST(3)
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_LENIENT_DRIBBLE_FIELD                 _MK_FIELD_CONST(0x1, USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_LENIENT_DRIBBLE_SHIFT)
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_LENIENT_DRIBBLE_RANGE                 3:3
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_LENIENT_DRIBBLE_WOFFSET                       0x0
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_LENIENT_DRIBBLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_LENIENT_DRIBBLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_LENIENT_DRIBBLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_FS_LENIENT_DRIBBLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_LENIENT_DRIBBLE_SHIFT                 _MK_SHIFT_CONST(4)
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_LENIENT_DRIBBLE_FIELD                 _MK_FIELD_CONST(0x1, USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_LENIENT_DRIBBLE_SHIFT)
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_LENIENT_DRIBBLE_RANGE                 4:4
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_LENIENT_DRIBBLE_WOFFSET                       0x0
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_LENIENT_DRIBBLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_LENIENT_DRIBBLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_LENIENT_DRIBBLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_LENIENT_DRIBBLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_SE0_COUNT_SHIFT                       _MK_SHIFT_CONST(5)
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_SE0_COUNT_FIELD                       _MK_FIELD_CONST(0x3f, USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_SE0_COUNT_SHIFT)
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_SE0_COUNT_RANGE                       10:5
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_SE0_COUNT_WOFFSET                     0x0
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_SE0_COUNT_DEFAULT                     _MK_MASK_CONST(0x20)
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_SE0_COUNT_DEFAULT_MASK                        _MK_MASK_CONST(0x3f)
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_SE0_COUNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_SE0_COUNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_EOP_START_COUNT_SHIFT                 _MK_SHIFT_CONST(11)
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_EOP_START_COUNT_FIELD                 _MK_FIELD_CONST(0x3f, USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_EOP_START_COUNT_SHIFT)
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_EOP_START_COUNT_RANGE                 16:11
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_EOP_START_COUNT_WOFFSET                       0x0
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_EOP_START_COUNT_DEFAULT                       _MK_MASK_CONST(0xe)
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_EOP_START_COUNT_DEFAULT_MASK                  _MK_MASK_CONST(0x3f)
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_EOP_START_COUNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_EOP_START_COUNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_EXTRACTION_COUNT_SHIFT                        _MK_SHIFT_CONST(17)
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_EXTRACTION_COUNT_FIELD                        _MK_FIELD_CONST(0x3f, USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_EXTRACTION_COUNT_SHIFT)
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_EXTRACTION_COUNT_RANGE                        22:17
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_EXTRACTION_COUNT_WOFFSET                      0x0
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_EXTRACTION_COUNT_DEFAULT                      _MK_MASK_CONST(0x13)
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_EXTRACTION_COUNT_DEFAULT_MASK                 _MK_MASK_CONST(0x3f)
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_EXTRACTION_COUNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_EXTRACTION_COUNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_BOUNCE_LENGTH_SHIFT                   _MK_SHIFT_CONST(23)
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_BOUNCE_LENGTH_FIELD                   _MK_FIELD_CONST(0x7, USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_BOUNCE_LENGTH_SHIFT)
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_BOUNCE_LENGTH_RANGE                   25:23
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_BOUNCE_LENGTH_WOFFSET                 0x0
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_BOUNCE_LENGTH_DEFAULT                 _MK_MASK_CONST(0x4)
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_BOUNCE_LENGTH_DEFAULT_MASK                    _MK_MASK_CONST(0x7)
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_BOUNCE_LENGTH_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_LS_BOUNCE_LENGTH_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_EARLY_LINE_STATE_FILTER_SHIFT                    _MK_SHIFT_CONST(26)
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_EARLY_LINE_STATE_FILTER_FIELD                    _MK_FIELD_CONST(0x1, USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_EARLY_LINE_STATE_FILTER_SHIFT)
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_EARLY_LINE_STATE_FILTER_RANGE                    26:26
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_EARLY_LINE_STATE_FILTER_WOFFSET                  0x0
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_EARLY_LINE_STATE_FILTER_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_EARLY_LINE_STATE_FILTER_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_EARLY_LINE_STATE_FILTER_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB3_UTMIP_FSLSRX_CFG1_0_UTMIP_EARLY_LINE_STATE_FILTER_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register USB3_UTMIP_TX_CFG0_0  
#define USB3_UTMIP_TX_CFG0_0                    _MK_ADDR_CONST(0x820)
#define USB3_UTMIP_TX_CFG0_0_SECURE                     0x0
#define USB3_UTMIP_TX_CFG0_0_WORD_COUNT                         0x1
#define USB3_UTMIP_TX_CFG0_0_RESET_VAL                  _MK_MASK_CONST(0x10200)
#define USB3_UTMIP_TX_CFG0_0_RESET_MASK                         _MK_MASK_CONST(0xfffff)
#define USB3_UTMIP_TX_CFG0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define USB3_UTMIP_TX_CFG0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB3_UTMIP_TX_CFG0_0_READ_MASK                  _MK_MASK_CONST(0xfffff)
#define USB3_UTMIP_TX_CFG0_0_WRITE_MASK                         _MK_MASK_CONST(0xfffff)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_NO_SYNC_NO_EOP_SHIFT                 _MK_SHIFT_CONST(0)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_NO_SYNC_NO_EOP_FIELD                 _MK_FIELD_CONST(0x1, USB3_UTMIP_TX_CFG0_0_UTMIP_NO_SYNC_NO_EOP_SHIFT)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_NO_SYNC_NO_EOP_RANGE                 0:0
#define USB3_UTMIP_TX_CFG0_0_UTMIP_NO_SYNC_NO_EOP_WOFFSET                       0x0
#define USB3_UTMIP_TX_CFG0_0_UTMIP_NO_SYNC_NO_EOP_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_NO_SYNC_NO_EOP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_NO_SYNC_NO_EOP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_NO_SYNC_NO_EOP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB3_UTMIP_TX_CFG0_0_UTMIP_NO_ENCODING_SHIFT                    _MK_SHIFT_CONST(1)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_NO_ENCODING_FIELD                    _MK_FIELD_CONST(0x1, USB3_UTMIP_TX_CFG0_0_UTMIP_NO_ENCODING_SHIFT)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_NO_ENCODING_RANGE                    1:1
#define USB3_UTMIP_TX_CFG0_0_UTMIP_NO_ENCODING_WOFFSET                  0x0
#define USB3_UTMIP_TX_CFG0_0_UTMIP_NO_ENCODING_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_NO_ENCODING_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_NO_ENCODING_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_NO_ENCODING_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB3_UTMIP_TX_CFG0_0_UTMIP_NO_STUFFING_SHIFT                    _MK_SHIFT_CONST(2)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_NO_STUFFING_FIELD                    _MK_FIELD_CONST(0x1, USB3_UTMIP_TX_CFG0_0_UTMIP_NO_STUFFING_SHIFT)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_NO_STUFFING_RANGE                    2:2
#define USB3_UTMIP_TX_CFG0_0_UTMIP_NO_STUFFING_WOFFSET                  0x0
#define USB3_UTMIP_TX_CFG0_0_UTMIP_NO_STUFFING_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_NO_STUFFING_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_NO_STUFFING_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_NO_STUFFING_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB3_UTMIP_TX_CFG0_0_UTMIP_SOF_ON_NO_ENCODE_SHIFT                       _MK_SHIFT_CONST(3)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_SOF_ON_NO_ENCODE_FIELD                       _MK_FIELD_CONST(0x1, USB3_UTMIP_TX_CFG0_0_UTMIP_SOF_ON_NO_ENCODE_SHIFT)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_SOF_ON_NO_ENCODE_RANGE                       3:3
#define USB3_UTMIP_TX_CFG0_0_UTMIP_SOF_ON_NO_ENCODE_WOFFSET                     0x0
#define USB3_UTMIP_TX_CFG0_0_UTMIP_SOF_ON_NO_ENCODE_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_SOF_ON_NO_ENCODE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_SOF_ON_NO_ENCODE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_SOF_ON_NO_ENCODE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define USB3_UTMIP_TX_CFG0_0_UTMIP_SOF_ON_NO_STUFF_SHIFT                        _MK_SHIFT_CONST(4)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_SOF_ON_NO_STUFF_FIELD                        _MK_FIELD_CONST(0x1, USB3_UTMIP_TX_CFG0_0_UTMIP_SOF_ON_NO_STUFF_SHIFT)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_SOF_ON_NO_STUFF_RANGE                        4:4
#define USB3_UTMIP_TX_CFG0_0_UTMIP_SOF_ON_NO_STUFF_WOFFSET                      0x0
#define USB3_UTMIP_TX_CFG0_0_UTMIP_SOF_ON_NO_STUFF_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_SOF_ON_NO_STUFF_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_SOF_ON_NO_STUFF_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_SOF_ON_NO_STUFF_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB3_UTMIP_TX_CFG0_0_UTMIP_SIE_RESUME_ON_LINESTATE_SHIFT                        _MK_SHIFT_CONST(5)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_SIE_RESUME_ON_LINESTATE_FIELD                        _MK_FIELD_CONST(0x1, USB3_UTMIP_TX_CFG0_0_UTMIP_SIE_RESUME_ON_LINESTATE_SHIFT)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_SIE_RESUME_ON_LINESTATE_RANGE                        5:5
#define USB3_UTMIP_TX_CFG0_0_UTMIP_SIE_RESUME_ON_LINESTATE_WOFFSET                      0x0
#define USB3_UTMIP_TX_CFG0_0_UTMIP_SIE_RESUME_ON_LINESTATE_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_SIE_RESUME_ON_LINESTATE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_SIE_RESUME_ON_LINESTATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_SIE_RESUME_ON_LINESTATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB3_UTMIP_TX_CFG0_0_UTMIP_HS_PREAMBLE_OUTPUT_ENABLE_SHIFT                      _MK_SHIFT_CONST(6)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_HS_PREAMBLE_OUTPUT_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, USB3_UTMIP_TX_CFG0_0_UTMIP_HS_PREAMBLE_OUTPUT_ENABLE_SHIFT)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_HS_PREAMBLE_OUTPUT_ENABLE_RANGE                      6:6
#define USB3_UTMIP_TX_CFG0_0_UTMIP_HS_PREAMBLE_OUTPUT_ENABLE_WOFFSET                    0x0
#define USB3_UTMIP_TX_CFG0_0_UTMIP_HS_PREAMBLE_OUTPUT_ENABLE_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_HS_PREAMBLE_OUTPUT_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_HS_PREAMBLE_OUTPUT_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_HS_PREAMBLE_OUTPUT_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB3_UTMIP_TX_CFG0_0_UTMIP_HS_POSTAMBLE_OUTPUT_ENABLE_SHIFT                     _MK_SHIFT_CONST(7)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_HS_POSTAMBLE_OUTPUT_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, USB3_UTMIP_TX_CFG0_0_UTMIP_HS_POSTAMBLE_OUTPUT_ENABLE_SHIFT)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_HS_POSTAMBLE_OUTPUT_ENABLE_RANGE                     7:7
#define USB3_UTMIP_TX_CFG0_0_UTMIP_HS_POSTAMBLE_OUTPUT_ENABLE_WOFFSET                   0x0
#define USB3_UTMIP_TX_CFG0_0_UTMIP_HS_POSTAMBLE_OUTPUT_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_HS_POSTAMBLE_OUTPUT_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_HS_POSTAMBLE_OUTPUT_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_HS_POSTAMBLE_OUTPUT_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB3_UTMIP_TX_CFG0_0_UTMIP_HS_DISCON_DISABLE_SHIFT                      _MK_SHIFT_CONST(8)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_HS_DISCON_DISABLE_FIELD                      _MK_FIELD_CONST(0x1, USB3_UTMIP_TX_CFG0_0_UTMIP_HS_DISCON_DISABLE_SHIFT)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_HS_DISCON_DISABLE_RANGE                      8:8
#define USB3_UTMIP_TX_CFG0_0_UTMIP_HS_DISCON_DISABLE_WOFFSET                    0x0
#define USB3_UTMIP_TX_CFG0_0_UTMIP_HS_DISCON_DISABLE_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_HS_DISCON_DISABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_HS_DISCON_DISABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_HS_DISCON_DISABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB3_UTMIP_TX_CFG0_0_UTMIP_HS_DISCON_EOP_ONLY_SHIFT                     _MK_SHIFT_CONST(9)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_HS_DISCON_EOP_ONLY_FIELD                     _MK_FIELD_CONST(0x1, USB3_UTMIP_TX_CFG0_0_UTMIP_HS_DISCON_EOP_ONLY_SHIFT)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_HS_DISCON_EOP_ONLY_RANGE                     9:9
#define USB3_UTMIP_TX_CFG0_0_UTMIP_HS_DISCON_EOP_ONLY_WOFFSET                   0x0
#define USB3_UTMIP_TX_CFG0_0_UTMIP_HS_DISCON_EOP_ONLY_DEFAULT                   _MK_MASK_CONST(0x1)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_HS_DISCON_EOP_ONLY_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_HS_DISCON_EOP_ONLY_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_HS_DISCON_EOP_ONLY_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB3_UTMIP_TX_CFG0_0_UTMIP_HS_TX_IPG_DLY_SHIFT                  _MK_SHIFT_CONST(10)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_HS_TX_IPG_DLY_FIELD                  _MK_FIELD_CONST(0x1f, USB3_UTMIP_TX_CFG0_0_UTMIP_HS_TX_IPG_DLY_SHIFT)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_HS_TX_IPG_DLY_RANGE                  14:10
#define USB3_UTMIP_TX_CFG0_0_UTMIP_HS_TX_IPG_DLY_WOFFSET                        0x0
#define USB3_UTMIP_TX_CFG0_0_UTMIP_HS_TX_IPG_DLY_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_HS_TX_IPG_DLY_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_HS_TX_IPG_DLY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_HS_TX_IPG_DLY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB3_UTMIP_TX_CFG0_0_UTMIP_HS_READY_WAIT_FOR_VALID_SHIFT                        _MK_SHIFT_CONST(15)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_HS_READY_WAIT_FOR_VALID_FIELD                        _MK_FIELD_CONST(0x1, USB3_UTMIP_TX_CFG0_0_UTMIP_HS_READY_WAIT_FOR_VALID_SHIFT)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_HS_READY_WAIT_FOR_VALID_RANGE                        15:15
#define USB3_UTMIP_TX_CFG0_0_UTMIP_HS_READY_WAIT_FOR_VALID_WOFFSET                      0x0
#define USB3_UTMIP_TX_CFG0_0_UTMIP_HS_READY_WAIT_FOR_VALID_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_HS_READY_WAIT_FOR_VALID_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_HS_READY_WAIT_FOR_VALID_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_HS_READY_WAIT_FOR_VALID_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB3_UTMIP_TX_CFG0_0_UTMIP_FSLS_ALLOW_SOP_TX_STUFF_ERR_SHIFT                    _MK_SHIFT_CONST(16)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_FSLS_ALLOW_SOP_TX_STUFF_ERR_FIELD                    _MK_FIELD_CONST(0x1, USB3_UTMIP_TX_CFG0_0_UTMIP_FSLS_ALLOW_SOP_TX_STUFF_ERR_SHIFT)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_FSLS_ALLOW_SOP_TX_STUFF_ERR_RANGE                    16:16
#define USB3_UTMIP_TX_CFG0_0_UTMIP_FSLS_ALLOW_SOP_TX_STUFF_ERR_WOFFSET                  0x0
#define USB3_UTMIP_TX_CFG0_0_UTMIP_FSLS_ALLOW_SOP_TX_STUFF_ERR_DEFAULT                  _MK_MASK_CONST(0x1)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_FSLS_ALLOW_SOP_TX_STUFF_ERR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_FSLS_ALLOW_SOP_TX_STUFF_ERR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_FSLS_ALLOW_SOP_TX_STUFF_ERR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB3_UTMIP_TX_CFG0_0_UTMIP_FS_PREAMBLE_OUTPUT_ENABLE_SHIFT                      _MK_SHIFT_CONST(17)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_FS_PREAMBLE_OUTPUT_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, USB3_UTMIP_TX_CFG0_0_UTMIP_FS_PREAMBLE_OUTPUT_ENABLE_SHIFT)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_FS_PREAMBLE_OUTPUT_ENABLE_RANGE                      17:17
#define USB3_UTMIP_TX_CFG0_0_UTMIP_FS_PREAMBLE_OUTPUT_ENABLE_WOFFSET                    0x0
#define USB3_UTMIP_TX_CFG0_0_UTMIP_FS_PREAMBLE_OUTPUT_ENABLE_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_FS_PREAMBLE_OUTPUT_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_FS_PREAMBLE_OUTPUT_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_FS_PREAMBLE_OUTPUT_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB3_UTMIP_TX_CFG0_0_UTMIP_FS_POSTAMBLE_OUTPUT_ENABLE_SHIFT                     _MK_SHIFT_CONST(18)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_FS_POSTAMBLE_OUTPUT_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, USB3_UTMIP_TX_CFG0_0_UTMIP_FS_POSTAMBLE_OUTPUT_ENABLE_SHIFT)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_FS_POSTAMBLE_OUTPUT_ENABLE_RANGE                     18:18
#define USB3_UTMIP_TX_CFG0_0_UTMIP_FS_POSTAMBLE_OUTPUT_ENABLE_WOFFSET                   0x0
#define USB3_UTMIP_TX_CFG0_0_UTMIP_FS_POSTAMBLE_OUTPUT_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_FS_POSTAMBLE_OUTPUT_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_FS_POSTAMBLE_OUTPUT_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_FS_POSTAMBLE_OUTPUT_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB3_UTMIP_TX_CFG0_0_UTMIP_FS_PREAMBLE_J_SHIFT                  _MK_SHIFT_CONST(19)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_FS_PREAMBLE_J_FIELD                  _MK_FIELD_CONST(0x1, USB3_UTMIP_TX_CFG0_0_UTMIP_FS_PREAMBLE_J_SHIFT)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_FS_PREAMBLE_J_RANGE                  19:19
#define USB3_UTMIP_TX_CFG0_0_UTMIP_FS_PREAMBLE_J_WOFFSET                        0x0
#define USB3_UTMIP_TX_CFG0_0_UTMIP_FS_PREAMBLE_J_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_FS_PREAMBLE_J_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_FS_PREAMBLE_J_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB3_UTMIP_TX_CFG0_0_UTMIP_FS_PREAMBLE_J_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register USB3_UTMIP_MISC_CFG0_0  
#define USB3_UTMIP_MISC_CFG0_0                  _MK_ADDR_CONST(0x824)
#define USB3_UTMIP_MISC_CFG0_0_SECURE                   0x0
#define USB3_UTMIP_MISC_CFG0_0_WORD_COUNT                       0x1
#define USB3_UTMIP_MISC_CFG0_0_RESET_VAL                        _MK_MASK_CONST(0x3e00078)
#define USB3_UTMIP_MISC_CFG0_0_RESET_MASK                       _MK_MASK_CONST(0x7fffffff)
#define USB3_UTMIP_MISC_CFG0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG0_0_READ_MASK                        _MK_MASK_CONST(0x7fffffff)
#define USB3_UTMIP_MISC_CFG0_0_WRITE_MASK                       _MK_MASK_CONST(0x7fffffff)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_COMB_TERMS_SHIFT                   _MK_SHIFT_CONST(0)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_COMB_TERMS_FIELD                   _MK_FIELD_CONST(0x1, USB3_UTMIP_MISC_CFG0_0_UTMIP_COMB_TERMS_SHIFT)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_COMB_TERMS_RANGE                   0:0
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_COMB_TERMS_WOFFSET                 0x0
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_COMB_TERMS_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_COMB_TERMS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_COMB_TERMS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_COMB_TERMS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB3_UTMIP_MISC_CFG0_0_UTMIP_ALWAYS_FREE_RUNNING_TERMS_SHIFT                    _MK_SHIFT_CONST(1)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_ALWAYS_FREE_RUNNING_TERMS_FIELD                    _MK_FIELD_CONST(0x1, USB3_UTMIP_MISC_CFG0_0_UTMIP_ALWAYS_FREE_RUNNING_TERMS_SHIFT)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_ALWAYS_FREE_RUNNING_TERMS_RANGE                    1:1
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_ALWAYS_FREE_RUNNING_TERMS_WOFFSET                  0x0
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_ALWAYS_FREE_RUNNING_TERMS_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_ALWAYS_FREE_RUNNING_TERMS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_ALWAYS_FREE_RUNNING_TERMS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_ALWAYS_FREE_RUNNING_TERMS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB3_UTMIP_MISC_CFG0_0_UTMIP_NEVER_FREE_RUNNING_TERMS_SHIFT                     _MK_SHIFT_CONST(2)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_NEVER_FREE_RUNNING_TERMS_FIELD                     _MK_FIELD_CONST(0x1, USB3_UTMIP_MISC_CFG0_0_UTMIP_NEVER_FREE_RUNNING_TERMS_SHIFT)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_NEVER_FREE_RUNNING_TERMS_RANGE                     2:2
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_NEVER_FREE_RUNNING_TERMS_WOFFSET                   0x0
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_NEVER_FREE_RUNNING_TERMS_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_NEVER_FREE_RUNNING_TERMS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_NEVER_FREE_RUNNING_TERMS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_NEVER_FREE_RUNNING_TERMS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB3_UTMIP_MISC_CFG0_0_UTMIP_NO_FREE_ON_SUSPEND_SHIFT                   _MK_SHIFT_CONST(3)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_NO_FREE_ON_SUSPEND_FIELD                   _MK_FIELD_CONST(0x1, USB3_UTMIP_MISC_CFG0_0_UTMIP_NO_FREE_ON_SUSPEND_SHIFT)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_NO_FREE_ON_SUSPEND_RANGE                   3:3
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_NO_FREE_ON_SUSPEND_WOFFSET                 0x0
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_NO_FREE_ON_SUSPEND_DEFAULT                 _MK_MASK_CONST(0x1)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_NO_FREE_ON_SUSPEND_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_NO_FREE_ON_SUSPEND_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_NO_FREE_ON_SUSPEND_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB3_UTMIP_MISC_CFG0_0_UTMIP_STABLE_ALL_SHIFT                   _MK_SHIFT_CONST(4)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_STABLE_ALL_FIELD                   _MK_FIELD_CONST(0x1, USB3_UTMIP_MISC_CFG0_0_UTMIP_STABLE_ALL_SHIFT)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_STABLE_ALL_RANGE                   4:4
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_STABLE_ALL_WOFFSET                 0x0
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_STABLE_ALL_DEFAULT                 _MK_MASK_CONST(0x1)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_STABLE_ALL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_STABLE_ALL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_STABLE_ALL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB3_UTMIP_MISC_CFG0_0_UTMIP_STABLE_COUNT_SHIFT                 _MK_SHIFT_CONST(5)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_STABLE_COUNT_FIELD                 _MK_FIELD_CONST(0x7, USB3_UTMIP_MISC_CFG0_0_UTMIP_STABLE_COUNT_SHIFT)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_STABLE_COUNT_RANGE                 7:5
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_STABLE_COUNT_WOFFSET                       0x0
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_STABLE_COUNT_DEFAULT                       _MK_MASK_CONST(0x3)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_STABLE_COUNT_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_STABLE_COUNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_STABLE_COUNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB3_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLDN_DM_SHIFT                      _MK_SHIFT_CONST(8)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLDN_DM_FIELD                      _MK_FIELD_CONST(0x1, USB3_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLDN_DM_SHIFT)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLDN_DM_RANGE                      8:8
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLDN_DM_WOFFSET                    0x0
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLDN_DM_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLDN_DM_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLDN_DM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLDN_DM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB3_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLDN_DP_SHIFT                      _MK_SHIFT_CONST(9)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLDN_DP_FIELD                      _MK_FIELD_CONST(0x1, USB3_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLDN_DP_SHIFT)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLDN_DP_RANGE                      9:9
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLDN_DP_WOFFSET                    0x0
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLDN_DP_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLDN_DP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLDN_DP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLDN_DP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB3_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLUP_DM_SHIFT                      _MK_SHIFT_CONST(10)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLUP_DM_FIELD                      _MK_FIELD_CONST(0x1, USB3_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLUP_DM_SHIFT)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLUP_DM_RANGE                      10:10
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLUP_DM_WOFFSET                    0x0
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLUP_DM_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLUP_DM_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLUP_DM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLUP_DM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB3_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLUP_DP_SHIFT                      _MK_SHIFT_CONST(11)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLUP_DP_FIELD                      _MK_FIELD_CONST(0x1, USB3_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLUP_DP_SHIFT)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLUP_DP_RANGE                      11:11
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLUP_DP_WOFFSET                    0x0
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLUP_DP_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLUP_DP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLUP_DP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_FORCE_PULLUP_DP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB3_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLDN_DM_SHIFT                    _MK_SHIFT_CONST(12)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLDN_DM_FIELD                    _MK_FIELD_CONST(0x1, USB3_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLDN_DM_SHIFT)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLDN_DM_RANGE                    12:12
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLDN_DM_WOFFSET                  0x0
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLDN_DM_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLDN_DM_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLDN_DM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLDN_DM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB3_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLDN_DP_SHIFT                    _MK_SHIFT_CONST(13)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLDN_DP_FIELD                    _MK_FIELD_CONST(0x1, USB3_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLDN_DP_SHIFT)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLDN_DP_RANGE                    13:13
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLDN_DP_WOFFSET                  0x0
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLDN_DP_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLDN_DP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLDN_DP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLDN_DP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB3_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLUP_DM_SHIFT                    _MK_SHIFT_CONST(14)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLUP_DM_FIELD                    _MK_FIELD_CONST(0x1, USB3_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLUP_DM_SHIFT)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLUP_DM_RANGE                    14:14
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLUP_DM_WOFFSET                  0x0
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLUP_DM_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLUP_DM_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLUP_DM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLUP_DM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB3_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLUP_DP_SHIFT                    _MK_SHIFT_CONST(15)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLUP_DP_FIELD                    _MK_FIELD_CONST(0x1, USB3_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLUP_DP_SHIFT)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLUP_DP_RANGE                    15:15
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLUP_DP_WOFFSET                  0x0
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLUP_DP_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLUP_DP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLUP_DP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_PULLUP_DP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB3_UTMIP_MISC_CFG0_0_UTMIP_FORCE_HS_TERM_SHIFT                        _MK_SHIFT_CONST(16)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_FORCE_HS_TERM_FIELD                        _MK_FIELD_CONST(0x1, USB3_UTMIP_MISC_CFG0_0_UTMIP_FORCE_HS_TERM_SHIFT)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_FORCE_HS_TERM_RANGE                        16:16
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_FORCE_HS_TERM_WOFFSET                      0x0
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_FORCE_HS_TERM_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_FORCE_HS_TERM_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_FORCE_HS_TERM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_FORCE_HS_TERM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB3_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_HS_TERM_SHIFT                      _MK_SHIFT_CONST(17)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_HS_TERM_FIELD                      _MK_FIELD_CONST(0x1, USB3_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_HS_TERM_SHIFT)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_HS_TERM_RANGE                      17:17
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_HS_TERM_WOFFSET                    0x0
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_HS_TERM_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_HS_TERM_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_HS_TERM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_DISABLE_HS_TERM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB3_UTMIP_MISC_CFG0_0_UTMIP_FORCE_HS_CLOCK_ON_SHIFT                    _MK_SHIFT_CONST(18)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_FORCE_HS_CLOCK_ON_FIELD                    _MK_FIELD_CONST(0x1, USB3_UTMIP_MISC_CFG0_0_UTMIP_FORCE_HS_CLOCK_ON_SHIFT)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_FORCE_HS_CLOCK_ON_RANGE                    18:18
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_FORCE_HS_CLOCK_ON_WOFFSET                  0x0
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_FORCE_HS_CLOCK_ON_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_FORCE_HS_CLOCK_ON_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_FORCE_HS_CLOCK_ON_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_FORCE_HS_CLOCK_ON_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB3_UTMIP_MISC_CFG0_0_UTMIP_INJECT_ERROR_TYPE_SHIFT                    _MK_SHIFT_CONST(19)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_INJECT_ERROR_TYPE_FIELD                    _MK_FIELD_CONST(0x3, USB3_UTMIP_MISC_CFG0_0_UTMIP_INJECT_ERROR_TYPE_SHIFT)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_INJECT_ERROR_TYPE_RANGE                    20:19
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_INJECT_ERROR_TYPE_WOFFSET                  0x0
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_INJECT_ERROR_TYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_INJECT_ERROR_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_INJECT_ERROR_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_INJECT_ERROR_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_INJECT_ERROR_TYPE_DISABLE                  _MK_ENUM_CONST(0)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_INJECT_ERROR_TYPE_BIT_ERR                  _MK_ENUM_CONST(1)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_INJECT_ERROR_TYPE_RX_ERR                   _MK_ENUM_CONST(2)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_INJECT_ERROR_TYPE_BIT_RX_ERR                       _MK_ENUM_CONST(3)

#define USB3_UTMIP_MISC_CFG0_0_UTMIP_LS_TO_FS_SKIP_4MS_SHIFT                    _MK_SHIFT_CONST(21)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_LS_TO_FS_SKIP_4MS_FIELD                    _MK_FIELD_CONST(0x1, USB3_UTMIP_MISC_CFG0_0_UTMIP_LS_TO_FS_SKIP_4MS_SHIFT)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_LS_TO_FS_SKIP_4MS_RANGE                    21:21
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_LS_TO_FS_SKIP_4MS_WOFFSET                  0x0
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_LS_TO_FS_SKIP_4MS_DEFAULT                  _MK_MASK_CONST(0x1)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_LS_TO_FS_SKIP_4MS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_LS_TO_FS_SKIP_4MS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_LS_TO_FS_SKIP_4MS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB3_UTMIP_MISC_CFG0_0_UTMIP_SUSPEND_EXIT_ON_EDGE_SHIFT                 _MK_SHIFT_CONST(22)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_SUSPEND_EXIT_ON_EDGE_FIELD                 _MK_FIELD_CONST(0x1, USB3_UTMIP_MISC_CFG0_0_UTMIP_SUSPEND_EXIT_ON_EDGE_SHIFT)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_SUSPEND_EXIT_ON_EDGE_RANGE                 22:22
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_SUSPEND_EXIT_ON_EDGE_WOFFSET                       0x0
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_SUSPEND_EXIT_ON_EDGE_DEFAULT                       _MK_MASK_CONST(0x1)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_SUSPEND_EXIT_ON_EDGE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_SUSPEND_EXIT_ON_EDGE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_SUSPEND_EXIT_ON_EDGE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB3_UTMIP_MISC_CFG0_0_UTMIP_FORCE_FS_DISABLE_ON_DEV_CHIRP_SHIFT                        _MK_SHIFT_CONST(23)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_FORCE_FS_DISABLE_ON_DEV_CHIRP_FIELD                        _MK_FIELD_CONST(0x1, USB3_UTMIP_MISC_CFG0_0_UTMIP_FORCE_FS_DISABLE_ON_DEV_CHIRP_SHIFT)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_FORCE_FS_DISABLE_ON_DEV_CHIRP_RANGE                        23:23
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_FORCE_FS_DISABLE_ON_DEV_CHIRP_WOFFSET                      0x0
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_FORCE_FS_DISABLE_ON_DEV_CHIRP_DEFAULT                      _MK_MASK_CONST(0x1)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_FORCE_FS_DISABLE_ON_DEV_CHIRP_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_FORCE_FS_DISABLE_ON_DEV_CHIRP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_FORCE_FS_DISABLE_ON_DEV_CHIRP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB3_UTMIP_MISC_CFG0_0_UTMIP_ALLOW_LS_ON_SOFT_DISCON_SHIFT                      _MK_SHIFT_CONST(24)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_ALLOW_LS_ON_SOFT_DISCON_FIELD                      _MK_FIELD_CONST(0x1, USB3_UTMIP_MISC_CFG0_0_UTMIP_ALLOW_LS_ON_SOFT_DISCON_SHIFT)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_ALLOW_LS_ON_SOFT_DISCON_RANGE                      24:24
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_ALLOW_LS_ON_SOFT_DISCON_WOFFSET                    0x0
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_ALLOW_LS_ON_SOFT_DISCON_DEFAULT                    _MK_MASK_CONST(0x1)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_ALLOW_LS_ON_SOFT_DISCON_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_ALLOW_LS_ON_SOFT_DISCON_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_ALLOW_LS_ON_SOFT_DISCON_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB3_UTMIP_MISC_CFG0_0_UTMIP_KEEP_XCVR_PD_ON_SOFT_DISCON_SHIFT                  _MK_SHIFT_CONST(25)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_KEEP_XCVR_PD_ON_SOFT_DISCON_FIELD                  _MK_FIELD_CONST(0x1, USB3_UTMIP_MISC_CFG0_0_UTMIP_KEEP_XCVR_PD_ON_SOFT_DISCON_SHIFT)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_KEEP_XCVR_PD_ON_SOFT_DISCON_RANGE                  25:25
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_KEEP_XCVR_PD_ON_SOFT_DISCON_WOFFSET                        0x0
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_KEEP_XCVR_PD_ON_SOFT_DISCON_DEFAULT                        _MK_MASK_CONST(0x1)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_KEEP_XCVR_PD_ON_SOFT_DISCON_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_KEEP_XCVR_PD_ON_SOFT_DISCON_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_KEEP_XCVR_PD_ON_SOFT_DISCON_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB3_UTMIP_MISC_CFG0_0_UTMIP_DPDM_OBSERVE_SHIFT                 _MK_SHIFT_CONST(26)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_DPDM_OBSERVE_FIELD                 _MK_FIELD_CONST(0x1, USB3_UTMIP_MISC_CFG0_0_UTMIP_DPDM_OBSERVE_SHIFT)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_DPDM_OBSERVE_RANGE                 26:26
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_DPDM_OBSERVE_WOFFSET                       0x0
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_DPDM_OBSERVE_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_DPDM_OBSERVE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_DPDM_OBSERVE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_DPDM_OBSERVE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB3_UTMIP_MISC_CFG0_0_UTMIP_DPDM_OBSERVE_SEL_SHIFT                     _MK_SHIFT_CONST(27)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_DPDM_OBSERVE_SEL_FIELD                     _MK_FIELD_CONST(0xf, USB3_UTMIP_MISC_CFG0_0_UTMIP_DPDM_OBSERVE_SEL_SHIFT)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_DPDM_OBSERVE_SEL_RANGE                     30:27
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_DPDM_OBSERVE_SEL_WOFFSET                   0x0
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_DPDM_OBSERVE_SEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_DPDM_OBSERVE_SEL_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_DPDM_OBSERVE_SEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG0_0_UTMIP_DPDM_OBSERVE_SEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register USB3_UTMIP_MISC_CFG1_0  
#define USB3_UTMIP_MISC_CFG1_0                  _MK_ADDR_CONST(0x828)
#define USB3_UTMIP_MISC_CFG1_0_SECURE                   0x0
#define USB3_UTMIP_MISC_CFG1_0_WORD_COUNT                       0x1
#define USB3_UTMIP_MISC_CFG1_0_RESET_VAL                        _MK_MASK_CONST(0x40198024)
#define USB3_UTMIP_MISC_CFG1_0_RESET_MASK                       _MK_MASK_CONST(0x7fffffff)
#define USB3_UTMIP_MISC_CFG1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG1_0_READ_MASK                        _MK_MASK_CONST(0x7fffffff)
#define USB3_UTMIP_MISC_CFG1_0_WRITE_MASK                       _MK_MASK_CONST(0x7fffffff)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_XCVRSEL3_SHIFT                     _MK_SHIFT_CONST(0)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_XCVRSEL3_FIELD                     _MK_FIELD_CONST(0x3, USB3_UTMIP_MISC_CFG1_0_UTMIP_XCVRSEL3_SHIFT)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_XCVRSEL3_RANGE                     1:0
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_XCVRSEL3_WOFFSET                   0x0
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_XCVRSEL3_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_XCVRSEL3_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_XCVRSEL3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_XCVRSEL3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB3_UTMIP_MISC_CFG1_0_UTMIP_SUSPEND_TERMSEL_SHIFT                      _MK_SHIFT_CONST(2)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_SUSPEND_TERMSEL_FIELD                      _MK_FIELD_CONST(0x1, USB3_UTMIP_MISC_CFG1_0_UTMIP_SUSPEND_TERMSEL_SHIFT)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_SUSPEND_TERMSEL_RANGE                      2:2
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_SUSPEND_TERMSEL_WOFFSET                    0x0
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_SUSPEND_TERMSEL_DEFAULT                    _MK_MASK_CONST(0x1)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_SUSPEND_TERMSEL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_SUSPEND_TERMSEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_SUSPEND_TERMSEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB3_UTMIP_MISC_CFG1_0_UTMIP_FLIP_FSLS_POLARITY_SHIFT                   _MK_SHIFT_CONST(3)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_FLIP_FSLS_POLARITY_FIELD                   _MK_FIELD_CONST(0x1, USB3_UTMIP_MISC_CFG1_0_UTMIP_FLIP_FSLS_POLARITY_SHIFT)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_FLIP_FSLS_POLARITY_RANGE                   3:3
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_FLIP_FSLS_POLARITY_WOFFSET                 0x0
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_FLIP_FSLS_POLARITY_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_FLIP_FSLS_POLARITY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_FLIP_FSLS_POLARITY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_FLIP_FSLS_POLARITY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB3_UTMIP_MISC_CFG1_0_UTMIP_RX_ERROR_CNT_EN_SHIFT                      _MK_SHIFT_CONST(4)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_RX_ERROR_CNT_EN_FIELD                      _MK_FIELD_CONST(0x1, USB3_UTMIP_MISC_CFG1_0_UTMIP_RX_ERROR_CNT_EN_SHIFT)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_RX_ERROR_CNT_EN_RANGE                      4:4
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_RX_ERROR_CNT_EN_WOFFSET                    0x0
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_RX_ERROR_CNT_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_RX_ERROR_CNT_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_RX_ERROR_CNT_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_RX_ERROR_CNT_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB3_UTMIP_MISC_CFG1_0_UTMIP_RX_ERROR_CNT_CLR_SHIFT                     _MK_SHIFT_CONST(5)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_RX_ERROR_CNT_CLR_FIELD                     _MK_FIELD_CONST(0x1, USB3_UTMIP_MISC_CFG1_0_UTMIP_RX_ERROR_CNT_CLR_SHIFT)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_RX_ERROR_CNT_CLR_RANGE                     5:5
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_RX_ERROR_CNT_CLR_WOFFSET                   0x0
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_RX_ERROR_CNT_CLR_DEFAULT                   _MK_MASK_CONST(0x1)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_RX_ERROR_CNT_CLR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_RX_ERROR_CNT_CLR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_RX_ERROR_CNT_CLR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB3_UTMIP_MISC_CFG1_0_UTMIP_PLLU_STABLE_COUNT_SHIFT                    _MK_SHIFT_CONST(6)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_PLLU_STABLE_COUNT_FIELD                    _MK_FIELD_CONST(0xfff, USB3_UTMIP_MISC_CFG1_0_UTMIP_PLLU_STABLE_COUNT_SHIFT)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_PLLU_STABLE_COUNT_RANGE                    17:6
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_PLLU_STABLE_COUNT_WOFFSET                  0x0
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_PLLU_STABLE_COUNT_DEFAULT                  _MK_MASK_CONST(0x600)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_PLLU_STABLE_COUNT_DEFAULT_MASK                     _MK_MASK_CONST(0xfff)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_PLLU_STABLE_COUNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_PLLU_STABLE_COUNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define USB3_UTMIP_MISC_CFG1_0_UTMIP_PLL_ACTIVE_DLY_COUNT_SHIFT                 _MK_SHIFT_CONST(18)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_PLL_ACTIVE_DLY_COUNT_FIELD                 _MK_FIELD_CONST(0x1f, USB3_UTMIP_MISC_CFG1_0_UTMIP_PLL_ACTIVE_DLY_COUNT_SHIFT)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_PLL_ACTIVE_DLY_COUNT_RANGE                 22:18
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_PLL_ACTIVE_DLY_COUNT_WOFFSET                       0x0
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_PLL_ACTIVE_DLY_COUNT_DEFAULT                       _MK_MASK_CONST(0x6)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_PLL_ACTIVE_DLY_COUNT_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_PLL_ACTIVE_DLY_COUNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_PLL_ACTIVE_DLY_COUNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB3_UTMIP_MISC_CFG1_0_UTMIP_FORCE_IOBIST_CLK_ON_SHIFT                  _MK_SHIFT_CONST(23)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_FORCE_IOBIST_CLK_ON_FIELD                  _MK_FIELD_CONST(0x1, USB3_UTMIP_MISC_CFG1_0_UTMIP_FORCE_IOBIST_CLK_ON_SHIFT)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_FORCE_IOBIST_CLK_ON_RANGE                  23:23
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_FORCE_IOBIST_CLK_ON_WOFFSET                        0x0
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_FORCE_IOBIST_CLK_ON_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_FORCE_IOBIST_CLK_ON_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_FORCE_IOBIST_CLK_ON_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_FORCE_IOBIST_CLK_ON_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB3_UTMIP_MISC_CFG1_0_UTMIP_FSLS_TDM_SHIFT                     _MK_SHIFT_CONST(24)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_FSLS_TDM_FIELD                     _MK_FIELD_CONST(0x1, USB3_UTMIP_MISC_CFG1_0_UTMIP_FSLS_TDM_SHIFT)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_FSLS_TDM_RANGE                     24:24
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_FSLS_TDM_WOFFSET                   0x0
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_FSLS_TDM_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_FSLS_TDM_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_FSLS_TDM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_FSLS_TDM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB3_UTMIP_MISC_CFG1_0_UTMIP_OBS_SEL_SHIFT                      _MK_SHIFT_CONST(25)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_OBS_SEL_FIELD                      _MK_FIELD_CONST(0x3, USB3_UTMIP_MISC_CFG1_0_UTMIP_OBS_SEL_SHIFT)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_OBS_SEL_RANGE                      26:25
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_OBS_SEL_WOFFSET                    0x0
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_OBS_SEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_OBS_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_OBS_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_OBS_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB3_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_XCVRSEL3_SHIFT                   _MK_SHIFT_CONST(27)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_XCVRSEL3_FIELD                   _MK_FIELD_CONST(0x1, USB3_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_XCVRSEL3_SHIFT)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_XCVRSEL3_RANGE                   27:27
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_XCVRSEL3_WOFFSET                 0x0
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_XCVRSEL3_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_XCVRSEL3_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_XCVRSEL3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_XCVRSEL3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB3_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_NEG_SHIFT                        _MK_SHIFT_CONST(28)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_NEG_FIELD                        _MK_FIELD_CONST(0x1, USB3_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_NEG_SHIFT)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_NEG_RANGE                        28:28
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_NEG_WOFFSET                      0x0
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_NEG_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_NEG_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_NEG_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_NEG_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB3_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_BYPASS_SHIFT                     _MK_SHIFT_CONST(29)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_BYPASS_FIELD                     _MK_FIELD_CONST(0x1, USB3_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_BYPASS_SHIFT)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_BYPASS_RANGE                     29:29
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_BYPASS_WOFFSET                   0x0
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_BYPASS_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_BYPASS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_BYPASS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_LINESTATE_BYPASS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB3_UTMIP_MISC_CFG1_0_UTMIP_PHY_XTAL_CLOCKEN_SHIFT                     _MK_SHIFT_CONST(30)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_PHY_XTAL_CLOCKEN_FIELD                     _MK_FIELD_CONST(0x1, USB3_UTMIP_MISC_CFG1_0_UTMIP_PHY_XTAL_CLOCKEN_SHIFT)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_PHY_XTAL_CLOCKEN_RANGE                     30:30
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_PHY_XTAL_CLOCKEN_WOFFSET                   0x0
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_PHY_XTAL_CLOCKEN_DEFAULT                   _MK_MASK_CONST(0x1)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_PHY_XTAL_CLOCKEN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_PHY_XTAL_CLOCKEN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_CFG1_0_UTMIP_PHY_XTAL_CLOCKEN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register USB3_UTMIP_DEBOUNCE_CFG0_0  
#define USB3_UTMIP_DEBOUNCE_CFG0_0                      _MK_ADDR_CONST(0x82c)
#define USB3_UTMIP_DEBOUNCE_CFG0_0_SECURE                       0x0
#define USB3_UTMIP_DEBOUNCE_CFG0_0_WORD_COUNT                   0x1
#define USB3_UTMIP_DEBOUNCE_CFG0_0_RESET_VAL                    _MK_MASK_CONST(0xffffffff)
#define USB3_UTMIP_DEBOUNCE_CFG0_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB3_UTMIP_DEBOUNCE_CFG0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB3_UTMIP_DEBOUNCE_CFG0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB3_UTMIP_DEBOUNCE_CFG0_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define USB3_UTMIP_DEBOUNCE_CFG0_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB3_UTMIP_DEBOUNCE_CFG0_0_UTMIP_BIAS_DEBOUNCE_A_SHIFT                  _MK_SHIFT_CONST(0)
#define USB3_UTMIP_DEBOUNCE_CFG0_0_UTMIP_BIAS_DEBOUNCE_A_FIELD                  _MK_FIELD_CONST(0xffff, USB3_UTMIP_DEBOUNCE_CFG0_0_UTMIP_BIAS_DEBOUNCE_A_SHIFT)
#define USB3_UTMIP_DEBOUNCE_CFG0_0_UTMIP_BIAS_DEBOUNCE_A_RANGE                  15:0
#define USB3_UTMIP_DEBOUNCE_CFG0_0_UTMIP_BIAS_DEBOUNCE_A_WOFFSET                        0x0
#define USB3_UTMIP_DEBOUNCE_CFG0_0_UTMIP_BIAS_DEBOUNCE_A_DEFAULT                        _MK_MASK_CONST(0xffff)
#define USB3_UTMIP_DEBOUNCE_CFG0_0_UTMIP_BIAS_DEBOUNCE_A_DEFAULT_MASK                   _MK_MASK_CONST(0xffff)
#define USB3_UTMIP_DEBOUNCE_CFG0_0_UTMIP_BIAS_DEBOUNCE_A_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB3_UTMIP_DEBOUNCE_CFG0_0_UTMIP_BIAS_DEBOUNCE_A_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB3_UTMIP_DEBOUNCE_CFG0_0_UTMIP_BIAS_DEBOUNCE_B_SHIFT                  _MK_SHIFT_CONST(16)
#define USB3_UTMIP_DEBOUNCE_CFG0_0_UTMIP_BIAS_DEBOUNCE_B_FIELD                  _MK_FIELD_CONST(0xffff, USB3_UTMIP_DEBOUNCE_CFG0_0_UTMIP_BIAS_DEBOUNCE_B_SHIFT)
#define USB3_UTMIP_DEBOUNCE_CFG0_0_UTMIP_BIAS_DEBOUNCE_B_RANGE                  31:16
#define USB3_UTMIP_DEBOUNCE_CFG0_0_UTMIP_BIAS_DEBOUNCE_B_WOFFSET                        0x0
#define USB3_UTMIP_DEBOUNCE_CFG0_0_UTMIP_BIAS_DEBOUNCE_B_DEFAULT                        _MK_MASK_CONST(0xffff)
#define USB3_UTMIP_DEBOUNCE_CFG0_0_UTMIP_BIAS_DEBOUNCE_B_DEFAULT_MASK                   _MK_MASK_CONST(0xffff)
#define USB3_UTMIP_DEBOUNCE_CFG0_0_UTMIP_BIAS_DEBOUNCE_B_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB3_UTMIP_DEBOUNCE_CFG0_0_UTMIP_BIAS_DEBOUNCE_B_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register USB3_UTMIP_BAT_CHRG_CFG0_0  
#define USB3_UTMIP_BAT_CHRG_CFG0_0                      _MK_ADDR_CONST(0x830)
#define USB3_UTMIP_BAT_CHRG_CFG0_0_SECURE                       0x0
#define USB3_UTMIP_BAT_CHRG_CFG0_0_WORD_COUNT                   0x1
#define USB3_UTMIP_BAT_CHRG_CFG0_0_RESET_VAL                    _MK_MASK_CONST(0x1)
#define USB3_UTMIP_BAT_CHRG_CFG0_0_RESET_MASK                   _MK_MASK_CONST(0x3f3f)
#define USB3_UTMIP_BAT_CHRG_CFG0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB3_UTMIP_BAT_CHRG_CFG0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB3_UTMIP_BAT_CHRG_CFG0_0_READ_MASK                    _MK_MASK_CONST(0x3f3f)
#define USB3_UTMIP_BAT_CHRG_CFG0_0_WRITE_MASK                   _MK_MASK_CONST(0x3f3f)
#define USB3_UTMIP_BAT_CHRG_CFG0_0_UTMIP_PD_CHRG_SHIFT                  _MK_SHIFT_CONST(0)
#define USB3_UTMIP_BAT_CHRG_CFG0_0_UTMIP_PD_CHRG_FIELD                  _MK_FIELD_CONST(0x1, USB3_UTMIP_BAT_CHRG_CFG0_0_UTMIP_PD_CHRG_SHIFT)
#define USB3_UTMIP_BAT_CHRG_CFG0_0_UTMIP_PD_CHRG_RANGE                  0:0
#define USB3_UTMIP_BAT_CHRG_CFG0_0_UTMIP_PD_CHRG_WOFFSET                        0x0
#define USB3_UTMIP_BAT_CHRG_CFG0_0_UTMIP_PD_CHRG_DEFAULT                        _MK_MASK_CONST(0x1)
#define USB3_UTMIP_BAT_CHRG_CFG0_0_UTMIP_PD_CHRG_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB3_UTMIP_BAT_CHRG_CFG0_0_UTMIP_PD_CHRG_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB3_UTMIP_BAT_CHRG_CFG0_0_UTMIP_PD_CHRG_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB3_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_SINK_EN_SHIFT                       _MK_SHIFT_CONST(1)
#define USB3_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_SINK_EN_FIELD                       _MK_FIELD_CONST(0x1, USB3_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_SINK_EN_SHIFT)
#define USB3_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_SINK_EN_RANGE                       1:1
#define USB3_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_SINK_EN_WOFFSET                     0x0
#define USB3_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_SINK_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB3_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_SINK_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB3_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_SINK_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB3_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_SINK_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define USB3_UTMIP_BAT_CHRG_CFG0_0_UTMIP_ON_SINK_EN_SHIFT                       _MK_SHIFT_CONST(2)
#define USB3_UTMIP_BAT_CHRG_CFG0_0_UTMIP_ON_SINK_EN_FIELD                       _MK_FIELD_CONST(0x1, USB3_UTMIP_BAT_CHRG_CFG0_0_UTMIP_ON_SINK_EN_SHIFT)
#define USB3_UTMIP_BAT_CHRG_CFG0_0_UTMIP_ON_SINK_EN_RANGE                       2:2
#define USB3_UTMIP_BAT_CHRG_CFG0_0_UTMIP_ON_SINK_EN_WOFFSET                     0x0
#define USB3_UTMIP_BAT_CHRG_CFG0_0_UTMIP_ON_SINK_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB3_UTMIP_BAT_CHRG_CFG0_0_UTMIP_ON_SINK_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB3_UTMIP_BAT_CHRG_CFG0_0_UTMIP_ON_SINK_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB3_UTMIP_BAT_CHRG_CFG0_0_UTMIP_ON_SINK_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define USB3_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_SRC_EN_SHIFT                        _MK_SHIFT_CONST(3)
#define USB3_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_SRC_EN_FIELD                        _MK_FIELD_CONST(0x1, USB3_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_SRC_EN_SHIFT)
#define USB3_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_SRC_EN_RANGE                        3:3
#define USB3_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_SRC_EN_WOFFSET                      0x0
#define USB3_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_SRC_EN_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB3_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_SRC_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB3_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_SRC_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_SRC_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB3_UTMIP_BAT_CHRG_CFG0_0_UTMIP_ON_SRC_EN_SHIFT                        _MK_SHIFT_CONST(4)
#define USB3_UTMIP_BAT_CHRG_CFG0_0_UTMIP_ON_SRC_EN_FIELD                        _MK_FIELD_CONST(0x1, USB3_UTMIP_BAT_CHRG_CFG0_0_UTMIP_ON_SRC_EN_SHIFT)
#define USB3_UTMIP_BAT_CHRG_CFG0_0_UTMIP_ON_SRC_EN_RANGE                        4:4
#define USB3_UTMIP_BAT_CHRG_CFG0_0_UTMIP_ON_SRC_EN_WOFFSET                      0x0
#define USB3_UTMIP_BAT_CHRG_CFG0_0_UTMIP_ON_SRC_EN_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB3_UTMIP_BAT_CHRG_CFG0_0_UTMIP_ON_SRC_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB3_UTMIP_BAT_CHRG_CFG0_0_UTMIP_ON_SRC_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_UTMIP_BAT_CHRG_CFG0_0_UTMIP_ON_SRC_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB3_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_I_SRC_EN_SHIFT                      _MK_SHIFT_CONST(5)
#define USB3_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_I_SRC_EN_FIELD                      _MK_FIELD_CONST(0x1, USB3_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_I_SRC_EN_SHIFT)
#define USB3_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_I_SRC_EN_RANGE                      5:5
#define USB3_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_I_SRC_EN_WOFFSET                    0x0
#define USB3_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_I_SRC_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB3_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_I_SRC_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define USB3_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_I_SRC_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_UTMIP_BAT_CHRG_CFG0_0_UTMIP_OP_I_SRC_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define USB3_UTMIP_BAT_CHRG_CFG0_0_UTMIP_CHRG_DEBOUNCE_TIMESCALE_SHIFT                  _MK_SHIFT_CONST(8)
#define USB3_UTMIP_BAT_CHRG_CFG0_0_UTMIP_CHRG_DEBOUNCE_TIMESCALE_FIELD                  _MK_FIELD_CONST(0x3f, USB3_UTMIP_BAT_CHRG_CFG0_0_UTMIP_CHRG_DEBOUNCE_TIMESCALE_SHIFT)
#define USB3_UTMIP_BAT_CHRG_CFG0_0_UTMIP_CHRG_DEBOUNCE_TIMESCALE_RANGE                  13:8
#define USB3_UTMIP_BAT_CHRG_CFG0_0_UTMIP_CHRG_DEBOUNCE_TIMESCALE_WOFFSET                        0x0
#define USB3_UTMIP_BAT_CHRG_CFG0_0_UTMIP_CHRG_DEBOUNCE_TIMESCALE_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB3_UTMIP_BAT_CHRG_CFG0_0_UTMIP_CHRG_DEBOUNCE_TIMESCALE_DEFAULT_MASK                   _MK_MASK_CONST(0x3f)
#define USB3_UTMIP_BAT_CHRG_CFG0_0_UTMIP_CHRG_DEBOUNCE_TIMESCALE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB3_UTMIP_BAT_CHRG_CFG0_0_UTMIP_CHRG_DEBOUNCE_TIMESCALE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register USB3_UTMIP_SPARE_CFG0_0  
#define USB3_UTMIP_SPARE_CFG0_0                 _MK_ADDR_CONST(0x834)
#define USB3_UTMIP_SPARE_CFG0_0_SECURE                  0x0
#define USB3_UTMIP_SPARE_CFG0_0_WORD_COUNT                      0x1
#define USB3_UTMIP_SPARE_CFG0_0_RESET_VAL                       _MK_MASK_CONST(0xffff0000)
#define USB3_UTMIP_SPARE_CFG0_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define USB3_UTMIP_SPARE_CFG0_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define USB3_UTMIP_SPARE_CFG0_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define USB3_UTMIP_SPARE_CFG0_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB3_UTMIP_SPARE_CFG0_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define USB3_UTMIP_SPARE_CFG0_0_UTMIP_SPARE_SHIFT                       _MK_SHIFT_CONST(0)
#define USB3_UTMIP_SPARE_CFG0_0_UTMIP_SPARE_FIELD                       _MK_FIELD_CONST(0xffffffff, USB3_UTMIP_SPARE_CFG0_0_UTMIP_SPARE_SHIFT)
#define USB3_UTMIP_SPARE_CFG0_0_UTMIP_SPARE_RANGE                       31:0
#define USB3_UTMIP_SPARE_CFG0_0_UTMIP_SPARE_WOFFSET                     0x0
#define USB3_UTMIP_SPARE_CFG0_0_UTMIP_SPARE_DEFAULT                     _MK_MASK_CONST(0xffff0000)
#define USB3_UTMIP_SPARE_CFG0_0_UTMIP_SPARE_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define USB3_UTMIP_SPARE_CFG0_0_UTMIP_SPARE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB3_UTMIP_SPARE_CFG0_0_UTMIP_SPARE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB3_UTMIP_SPARE_CFG0_0_UTMIP_SPARE_INIT_ENUM                   -65536


// Register USB3_UTMIP_XCVR_CFG1_0  
#define USB3_UTMIP_XCVR_CFG1_0                  _MK_ADDR_CONST(0x838)
#define USB3_UTMIP_XCVR_CFG1_0_SECURE                   0x0
#define USB3_UTMIP_XCVR_CFG1_0_WORD_COUNT                       0x1
#define USB3_UTMIP_XCVR_CFG1_0_RESET_VAL                        _MK_MASK_CONST(0x188215)
#define USB3_UTMIP_XCVR_CFG1_0_RESET_MASK                       _MK_MASK_CONST(0xffffff)
#define USB3_UTMIP_XCVR_CFG1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define USB3_UTMIP_XCVR_CFG1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB3_UTMIP_XCVR_CFG1_0_READ_MASK                        _MK_MASK_CONST(0xffffff)
#define USB3_UTMIP_XCVR_CFG1_0_WRITE_MASK                       _MK_MASK_CONST(0xffffff)
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDISC_POWERDOWN_SHIFT                       _MK_SHIFT_CONST(0)
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDISC_POWERDOWN_FIELD                       _MK_FIELD_CONST(0x1, USB3_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDISC_POWERDOWN_SHIFT)
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDISC_POWERDOWN_RANGE                       0:0
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDISC_POWERDOWN_WOFFSET                     0x0
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDISC_POWERDOWN_DEFAULT                     _MK_MASK_CONST(0x1)
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDISC_POWERDOWN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDISC_POWERDOWN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDISC_POWERDOWN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDISC_POWERUP_SHIFT                 _MK_SHIFT_CONST(1)
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDISC_POWERUP_FIELD                 _MK_FIELD_CONST(0x1, USB3_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDISC_POWERUP_SHIFT)
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDISC_POWERUP_RANGE                 1:1
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDISC_POWERUP_WOFFSET                       0x0
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDISC_POWERUP_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDISC_POWERUP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDISC_POWERUP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDISC_POWERUP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDCHRP_POWERDOWN_SHIFT                       _MK_SHIFT_CONST(2)
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDCHRP_POWERDOWN_FIELD                       _MK_FIELD_CONST(0x1, USB3_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDCHRP_POWERDOWN_SHIFT)
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDCHRP_POWERDOWN_RANGE                       2:2
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDCHRP_POWERDOWN_WOFFSET                     0x0
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDCHRP_POWERDOWN_DEFAULT                     _MK_MASK_CONST(0x1)
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDCHRP_POWERDOWN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDCHRP_POWERDOWN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDCHRP_POWERDOWN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDCHRP_POWERUP_SHIFT                 _MK_SHIFT_CONST(3)
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDCHRP_POWERUP_FIELD                 _MK_FIELD_CONST(0x1, USB3_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDCHRP_POWERUP_SHIFT)
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDCHRP_POWERUP_RANGE                 3:3
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDCHRP_POWERUP_WOFFSET                       0x0
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDCHRP_POWERUP_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDCHRP_POWERUP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDCHRP_POWERUP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDCHRP_POWERUP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDR_POWERDOWN_SHIFT                 _MK_SHIFT_CONST(4)
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDR_POWERDOWN_FIELD                 _MK_FIELD_CONST(0x1, USB3_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDR_POWERDOWN_SHIFT)
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDR_POWERDOWN_RANGE                 4:4
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDR_POWERDOWN_WOFFSET                       0x0
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDR_POWERDOWN_DEFAULT                       _MK_MASK_CONST(0x1)
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDR_POWERDOWN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDR_POWERDOWN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDR_POWERDOWN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDR_POWERUP_SHIFT                   _MK_SHIFT_CONST(5)
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDR_POWERUP_FIELD                   _MK_FIELD_CONST(0x1, USB3_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDR_POWERUP_SHIFT)
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDR_POWERUP_RANGE                   5:5
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDR_POWERUP_WOFFSET                 0x0
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDR_POWERUP_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDR_POWERUP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDR_POWERUP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_FORCE_PDDR_POWERUP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_TCTRL_SW_VAL_SHIFT                 _MK_SHIFT_CONST(6)
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_TCTRL_SW_VAL_FIELD                 _MK_FIELD_CONST(0x1f, USB3_UTMIP_XCVR_CFG1_0_UTMIP_TCTRL_SW_VAL_SHIFT)
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_TCTRL_SW_VAL_RANGE                 10:6
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_TCTRL_SW_VAL_WOFFSET                       0x0
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_TCTRL_SW_VAL_DEFAULT                       _MK_MASK_CONST(0x8)
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_TCTRL_SW_VAL_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_TCTRL_SW_VAL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_TCTRL_SW_VAL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_TCTRL_SW_SET_SHIFT                 _MK_SHIFT_CONST(11)
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_TCTRL_SW_SET_FIELD                 _MK_FIELD_CONST(0x1, USB3_UTMIP_XCVR_CFG1_0_UTMIP_TCTRL_SW_SET_SHIFT)
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_TCTRL_SW_SET_RANGE                 11:11
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_TCTRL_SW_SET_WOFFSET                       0x0
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_TCTRL_SW_SET_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_TCTRL_SW_SET_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_TCTRL_SW_SET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_TCTRL_SW_SET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_RCTRL_SW_VAL_SHIFT                 _MK_SHIFT_CONST(12)
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_RCTRL_SW_VAL_FIELD                 _MK_FIELD_CONST(0x1f, USB3_UTMIP_XCVR_CFG1_0_UTMIP_RCTRL_SW_VAL_SHIFT)
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_RCTRL_SW_VAL_RANGE                 16:12
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_RCTRL_SW_VAL_WOFFSET                       0x0
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_RCTRL_SW_VAL_DEFAULT                       _MK_MASK_CONST(0x8)
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_RCTRL_SW_VAL_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_RCTRL_SW_VAL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_RCTRL_SW_VAL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_RCTRL_SW_SET_SHIFT                 _MK_SHIFT_CONST(17)
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_RCTRL_SW_SET_FIELD                 _MK_FIELD_CONST(0x1, USB3_UTMIP_XCVR_CFG1_0_UTMIP_RCTRL_SW_SET_SHIFT)
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_RCTRL_SW_SET_RANGE                 17:17
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_RCTRL_SW_SET_WOFFSET                       0x0
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_RCTRL_SW_SET_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_RCTRL_SW_SET_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_RCTRL_SW_SET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_RCTRL_SW_SET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_XCVR_TERM_RANGE_ADJ_SHIFT                  _MK_SHIFT_CONST(18)
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_XCVR_TERM_RANGE_ADJ_FIELD                  _MK_FIELD_CONST(0xf, USB3_UTMIP_XCVR_CFG1_0_UTMIP_XCVR_TERM_RANGE_ADJ_SHIFT)
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_XCVR_TERM_RANGE_ADJ_RANGE                  21:18
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_XCVR_TERM_RANGE_ADJ_WOFFSET                        0x0
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_XCVR_TERM_RANGE_ADJ_DEFAULT                        _MK_MASK_CONST(0x6)
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_XCVR_TERM_RANGE_ADJ_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_XCVR_TERM_RANGE_ADJ_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_XCVR_TERM_RANGE_ADJ_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_XCVR_SPARE_SHIFT                   _MK_SHIFT_CONST(22)
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_XCVR_SPARE_FIELD                   _MK_FIELD_CONST(0x3, USB3_UTMIP_XCVR_CFG1_0_UTMIP_XCVR_SPARE_SHIFT)
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_XCVR_SPARE_RANGE                   23:22
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_XCVR_SPARE_WOFFSET                 0x0
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_XCVR_SPARE_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_XCVR_SPARE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_XCVR_SPARE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB3_UTMIP_XCVR_CFG1_0_UTMIP_XCVR_SPARE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register USB3_UTMIP_BIAS_CFG1_0  
#define USB3_UTMIP_BIAS_CFG1_0                  _MK_ADDR_CONST(0x83c)
#define USB3_UTMIP_BIAS_CFG1_0_SECURE                   0x0
#define USB3_UTMIP_BIAS_CFG1_0_WORD_COUNT                       0x1
#define USB3_UTMIP_BIAS_CFG1_0_RESET_VAL                        _MK_MASK_CONST(0x2d)
#define USB3_UTMIP_BIAS_CFG1_0_RESET_MASK                       _MK_MASK_CONST(0x3fff)
#define USB3_UTMIP_BIAS_CFG1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define USB3_UTMIP_BIAS_CFG1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB3_UTMIP_BIAS_CFG1_0_READ_MASK                        _MK_MASK_CONST(0x3fff)
#define USB3_UTMIP_BIAS_CFG1_0_WRITE_MASK                       _MK_MASK_CONST(0x3fff)
#define USB3_UTMIP_BIAS_CFG1_0_UTMIP_FORCE_PDTRK_POWERDOWN_SHIFT                        _MK_SHIFT_CONST(0)
#define USB3_UTMIP_BIAS_CFG1_0_UTMIP_FORCE_PDTRK_POWERDOWN_FIELD                        _MK_FIELD_CONST(0x1, USB3_UTMIP_BIAS_CFG1_0_UTMIP_FORCE_PDTRK_POWERDOWN_SHIFT)
#define USB3_UTMIP_BIAS_CFG1_0_UTMIP_FORCE_PDTRK_POWERDOWN_RANGE                        0:0
#define USB3_UTMIP_BIAS_CFG1_0_UTMIP_FORCE_PDTRK_POWERDOWN_WOFFSET                      0x0
#define USB3_UTMIP_BIAS_CFG1_0_UTMIP_FORCE_PDTRK_POWERDOWN_DEFAULT                      _MK_MASK_CONST(0x1)
#define USB3_UTMIP_BIAS_CFG1_0_UTMIP_FORCE_PDTRK_POWERDOWN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB3_UTMIP_BIAS_CFG1_0_UTMIP_FORCE_PDTRK_POWERDOWN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_UTMIP_BIAS_CFG1_0_UTMIP_FORCE_PDTRK_POWERDOWN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB3_UTMIP_BIAS_CFG1_0_UTMIP_FORCE_PDTRK_POWERUP_SHIFT                  _MK_SHIFT_CONST(1)
#define USB3_UTMIP_BIAS_CFG1_0_UTMIP_FORCE_PDTRK_POWERUP_FIELD                  _MK_FIELD_CONST(0x1, USB3_UTMIP_BIAS_CFG1_0_UTMIP_FORCE_PDTRK_POWERUP_SHIFT)
#define USB3_UTMIP_BIAS_CFG1_0_UTMIP_FORCE_PDTRK_POWERUP_RANGE                  1:1
#define USB3_UTMIP_BIAS_CFG1_0_UTMIP_FORCE_PDTRK_POWERUP_WOFFSET                        0x0
#define USB3_UTMIP_BIAS_CFG1_0_UTMIP_FORCE_PDTRK_POWERUP_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB3_UTMIP_BIAS_CFG1_0_UTMIP_FORCE_PDTRK_POWERUP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB3_UTMIP_BIAS_CFG1_0_UTMIP_FORCE_PDTRK_POWERUP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB3_UTMIP_BIAS_CFG1_0_UTMIP_FORCE_PDTRK_POWERUP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB3_UTMIP_BIAS_CFG1_0_UTMIP_VBUS_WAKEUP_POWERDOWN_SHIFT                        _MK_SHIFT_CONST(2)
#define USB3_UTMIP_BIAS_CFG1_0_UTMIP_VBUS_WAKEUP_POWERDOWN_FIELD                        _MK_FIELD_CONST(0x1, USB3_UTMIP_BIAS_CFG1_0_UTMIP_VBUS_WAKEUP_POWERDOWN_SHIFT)
#define USB3_UTMIP_BIAS_CFG1_0_UTMIP_VBUS_WAKEUP_POWERDOWN_RANGE                        2:2
#define USB3_UTMIP_BIAS_CFG1_0_UTMIP_VBUS_WAKEUP_POWERDOWN_WOFFSET                      0x0
#define USB3_UTMIP_BIAS_CFG1_0_UTMIP_VBUS_WAKEUP_POWERDOWN_DEFAULT                      _MK_MASK_CONST(0x1)
#define USB3_UTMIP_BIAS_CFG1_0_UTMIP_VBUS_WAKEUP_POWERDOWN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define USB3_UTMIP_BIAS_CFG1_0_UTMIP_VBUS_WAKEUP_POWERDOWN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_UTMIP_BIAS_CFG1_0_UTMIP_VBUS_WAKEUP_POWERDOWN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB3_UTMIP_BIAS_CFG1_0_UTMIP_BIAS_PDTRK_COUNT_SHIFT                     _MK_SHIFT_CONST(3)
#define USB3_UTMIP_BIAS_CFG1_0_UTMIP_BIAS_PDTRK_COUNT_FIELD                     _MK_FIELD_CONST(0x1f, USB3_UTMIP_BIAS_CFG1_0_UTMIP_BIAS_PDTRK_COUNT_SHIFT)
#define USB3_UTMIP_BIAS_CFG1_0_UTMIP_BIAS_PDTRK_COUNT_RANGE                     7:3
#define USB3_UTMIP_BIAS_CFG1_0_UTMIP_BIAS_PDTRK_COUNT_WOFFSET                   0x0
#define USB3_UTMIP_BIAS_CFG1_0_UTMIP_BIAS_PDTRK_COUNT_DEFAULT                   _MK_MASK_CONST(0x5)
#define USB3_UTMIP_BIAS_CFG1_0_UTMIP_BIAS_PDTRK_COUNT_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define USB3_UTMIP_BIAS_CFG1_0_UTMIP_BIAS_PDTRK_COUNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB3_UTMIP_BIAS_CFG1_0_UTMIP_BIAS_PDTRK_COUNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define USB3_UTMIP_BIAS_CFG1_0_UTMIP_BIAS_DEBOUNCE_TIMESCALE_SHIFT                      _MK_SHIFT_CONST(8)
#define USB3_UTMIP_BIAS_CFG1_0_UTMIP_BIAS_DEBOUNCE_TIMESCALE_FIELD                      _MK_FIELD_CONST(0x3f, USB3_UTMIP_BIAS_CFG1_0_UTMIP_BIAS_DEBOUNCE_TIMESCALE_SHIFT)
#define USB3_UTMIP_BIAS_CFG1_0_UTMIP_BIAS_DEBOUNCE_TIMESCALE_RANGE                      13:8
#define USB3_UTMIP_BIAS_CFG1_0_UTMIP_BIAS_DEBOUNCE_TIMESCALE_WOFFSET                    0x0
#define USB3_UTMIP_BIAS_CFG1_0_UTMIP_BIAS_DEBOUNCE_TIMESCALE_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB3_UTMIP_BIAS_CFG1_0_UTMIP_BIAS_DEBOUNCE_TIMESCALE_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define USB3_UTMIP_BIAS_CFG1_0_UTMIP_BIAS_DEBOUNCE_TIMESCALE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB3_UTMIP_BIAS_CFG1_0_UTMIP_BIAS_DEBOUNCE_TIMESCALE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register USB3_UTMIP_BIAS_STS0_0  
#define USB3_UTMIP_BIAS_STS0_0                  _MK_ADDR_CONST(0x840)
#define USB3_UTMIP_BIAS_STS0_0_SECURE                   0x0
#define USB3_UTMIP_BIAS_STS0_0_WORD_COUNT                       0x1
#define USB3_UTMIP_BIAS_STS0_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define USB3_UTMIP_BIAS_STS0_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB3_UTMIP_BIAS_STS0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define USB3_UTMIP_BIAS_STS0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB3_UTMIP_BIAS_STS0_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define USB3_UTMIP_BIAS_STS0_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define USB3_UTMIP_BIAS_STS0_0_UTMIP_RCTRL_SHIFT                        _MK_SHIFT_CONST(0)
#define USB3_UTMIP_BIAS_STS0_0_UTMIP_RCTRL_FIELD                        _MK_FIELD_CONST(0xffff, USB3_UTMIP_BIAS_STS0_0_UTMIP_RCTRL_SHIFT)
#define USB3_UTMIP_BIAS_STS0_0_UTMIP_RCTRL_RANGE                        15:0
#define USB3_UTMIP_BIAS_STS0_0_UTMIP_RCTRL_WOFFSET                      0x0
#define USB3_UTMIP_BIAS_STS0_0_UTMIP_RCTRL_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB3_UTMIP_BIAS_STS0_0_UTMIP_RCTRL_DEFAULT_MASK                 _MK_MASK_CONST(0xffff)
#define USB3_UTMIP_BIAS_STS0_0_UTMIP_RCTRL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_UTMIP_BIAS_STS0_0_UTMIP_RCTRL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define USB3_UTMIP_BIAS_STS0_0_UTMIP_TCTRL_SHIFT                        _MK_SHIFT_CONST(16)
#define USB3_UTMIP_BIAS_STS0_0_UTMIP_TCTRL_FIELD                        _MK_FIELD_CONST(0xffff, USB3_UTMIP_BIAS_STS0_0_UTMIP_TCTRL_SHIFT)
#define USB3_UTMIP_BIAS_STS0_0_UTMIP_TCTRL_RANGE                        31:16
#define USB3_UTMIP_BIAS_STS0_0_UTMIP_TCTRL_WOFFSET                      0x0
#define USB3_UTMIP_BIAS_STS0_0_UTMIP_TCTRL_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB3_UTMIP_BIAS_STS0_0_UTMIP_TCTRL_DEFAULT_MASK                 _MK_MASK_CONST(0xffff)
#define USB3_UTMIP_BIAS_STS0_0_UTMIP_TCTRL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB3_UTMIP_BIAS_STS0_0_UTMIP_TCTRL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register USB3_UTMIP_CHRG_DEB_CFG0_0  
#define USB3_UTMIP_CHRG_DEB_CFG0_0                      _MK_ADDR_CONST(0x844)
#define USB3_UTMIP_CHRG_DEB_CFG0_0_SECURE                       0x0
#define USB3_UTMIP_CHRG_DEB_CFG0_0_WORD_COUNT                   0x1
#define USB3_UTMIP_CHRG_DEB_CFG0_0_RESET_VAL                    _MK_MASK_CONST(0xffffffff)
#define USB3_UTMIP_CHRG_DEB_CFG0_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB3_UTMIP_CHRG_DEB_CFG0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB3_UTMIP_CHRG_DEB_CFG0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB3_UTMIP_CHRG_DEB_CFG0_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define USB3_UTMIP_CHRG_DEB_CFG0_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB3_UTMIP_CHRG_DEB_CFG0_0_UTMIP_CHRG_DEBOUNCE_PERIOD_A_SHIFT                   _MK_SHIFT_CONST(0)
#define USB3_UTMIP_CHRG_DEB_CFG0_0_UTMIP_CHRG_DEBOUNCE_PERIOD_A_FIELD                   _MK_FIELD_CONST(0xffff, USB3_UTMIP_CHRG_DEB_CFG0_0_UTMIP_CHRG_DEBOUNCE_PERIOD_A_SHIFT)
#define USB3_UTMIP_CHRG_DEB_CFG0_0_UTMIP_CHRG_DEBOUNCE_PERIOD_A_RANGE                   15:0
#define USB3_UTMIP_CHRG_DEB_CFG0_0_UTMIP_CHRG_DEBOUNCE_PERIOD_A_WOFFSET                 0x0
#define USB3_UTMIP_CHRG_DEB_CFG0_0_UTMIP_CHRG_DEBOUNCE_PERIOD_A_DEFAULT                 _MK_MASK_CONST(0xffff)
#define USB3_UTMIP_CHRG_DEB_CFG0_0_UTMIP_CHRG_DEBOUNCE_PERIOD_A_DEFAULT_MASK                    _MK_MASK_CONST(0xffff)
#define USB3_UTMIP_CHRG_DEB_CFG0_0_UTMIP_CHRG_DEBOUNCE_PERIOD_A_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB3_UTMIP_CHRG_DEB_CFG0_0_UTMIP_CHRG_DEBOUNCE_PERIOD_A_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define USB3_UTMIP_CHRG_DEB_CFG0_0_UTMIP_CHRG_DEBOUNCE_PERIOD_B_SHIFT                   _MK_SHIFT_CONST(16)
#define USB3_UTMIP_CHRG_DEB_CFG0_0_UTMIP_CHRG_DEBOUNCE_PERIOD_B_FIELD                   _MK_FIELD_CONST(0xffff, USB3_UTMIP_CHRG_DEB_CFG0_0_UTMIP_CHRG_DEBOUNCE_PERIOD_B_SHIFT)
#define USB3_UTMIP_CHRG_DEB_CFG0_0_UTMIP_CHRG_DEBOUNCE_PERIOD_B_RANGE                   31:16
#define USB3_UTMIP_CHRG_DEB_CFG0_0_UTMIP_CHRG_DEBOUNCE_PERIOD_B_WOFFSET                 0x0
#define USB3_UTMIP_CHRG_DEB_CFG0_0_UTMIP_CHRG_DEBOUNCE_PERIOD_B_DEFAULT                 _MK_MASK_CONST(0xffff)
#define USB3_UTMIP_CHRG_DEB_CFG0_0_UTMIP_CHRG_DEBOUNCE_PERIOD_B_DEFAULT_MASK                    _MK_MASK_CONST(0xffff)
#define USB3_UTMIP_CHRG_DEB_CFG0_0_UTMIP_CHRG_DEBOUNCE_PERIOD_B_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define USB3_UTMIP_CHRG_DEB_CFG0_0_UTMIP_CHRG_DEBOUNCE_PERIOD_B_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register USB3_UTMIP_MISC_STS0_0  
#define USB3_UTMIP_MISC_STS0_0                  _MK_ADDR_CONST(0x848)
#define USB3_UTMIP_MISC_STS0_0_SECURE                   0x0
#define USB3_UTMIP_MISC_STS0_0_WORD_COUNT                       0x1
#define USB3_UTMIP_MISC_STS0_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_STS0_0_RESET_MASK                       _MK_MASK_CONST(0x3fffff)
#define USB3_UTMIP_MISC_STS0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_STS0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_STS0_0_READ_MASK                        _MK_MASK_CONST(0x3fffff)
#define USB3_UTMIP_MISC_STS0_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_STS0_0_UTMIP_SPARE_FUSES_SHIFT                  _MK_SHIFT_CONST(0)
#define USB3_UTMIP_MISC_STS0_0_UTMIP_SPARE_FUSES_FIELD                  _MK_FIELD_CONST(0x1fffff, USB3_UTMIP_MISC_STS0_0_UTMIP_SPARE_FUSES_SHIFT)
#define USB3_UTMIP_MISC_STS0_0_UTMIP_SPARE_FUSES_RANGE                  20:0
#define USB3_UTMIP_MISC_STS0_0_UTMIP_SPARE_FUSES_WOFFSET                        0x0
#define USB3_UTMIP_MISC_STS0_0_UTMIP_SPARE_FUSES_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_STS0_0_UTMIP_SPARE_FUSES_DEFAULT_MASK                   _MK_MASK_CONST(0x1fffff)
#define USB3_UTMIP_MISC_STS0_0_UTMIP_SPARE_FUSES_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_STS0_0_UTMIP_SPARE_FUSES_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB3_UTMIP_MISC_STS0_0_UTMIP_FS_DRV_EN_SHIFT                    _MK_SHIFT_CONST(21)
#define USB3_UTMIP_MISC_STS0_0_UTMIP_FS_DRV_EN_FIELD                    _MK_FIELD_CONST(0x1, USB3_UTMIP_MISC_STS0_0_UTMIP_FS_DRV_EN_SHIFT)
#define USB3_UTMIP_MISC_STS0_0_UTMIP_FS_DRV_EN_RANGE                    21:21
#define USB3_UTMIP_MISC_STS0_0_UTMIP_FS_DRV_EN_WOFFSET                  0x0
#define USB3_UTMIP_MISC_STS0_0_UTMIP_FS_DRV_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_STS0_0_UTMIP_FS_DRV_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define USB3_UTMIP_MISC_STS0_0_UTMIP_FS_DRV_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define USB3_UTMIP_MISC_STS0_0_UTMIP_FS_DRV_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register USB3_UTMIP_PMC_WAKEUP0_0  
#define USB3_UTMIP_PMC_WAKEUP0_0                        _MK_ADDR_CONST(0x84c)
#define USB3_UTMIP_PMC_WAKEUP0_0_SECURE                         0x0
#define USB3_UTMIP_PMC_WAKEUP0_0_WORD_COUNT                     0x1
#define USB3_UTMIP_PMC_WAKEUP0_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define USB3_UTMIP_PMC_WAKEUP0_0_RESET_MASK                     _MK_MASK_CONST(0x3)
#define USB3_UTMIP_PMC_WAKEUP0_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define USB3_UTMIP_PMC_WAKEUP0_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB3_UTMIP_PMC_WAKEUP0_0_READ_MASK                      _MK_MASK_CONST(0x3)
#define USB3_UTMIP_PMC_WAKEUP0_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define USB3_UTMIP_PMC_WAKEUP0_0_UTMIP_LINE_WAKEUP_EVENT_INT_ENB_SHIFT                  _MK_SHIFT_CONST(0)
#define USB3_UTMIP_PMC_WAKEUP0_0_UTMIP_LINE_WAKEUP_EVENT_INT_ENB_FIELD                  _MK_FIELD_CONST(0x1, USB3_UTMIP_PMC_WAKEUP0_0_UTMIP_LINE_WAKEUP_EVENT_INT_ENB_SHIFT)
#define USB3_UTMIP_PMC_WAKEUP0_0_UTMIP_LINE_WAKEUP_EVENT_INT_ENB_RANGE                  0:0
#define USB3_UTMIP_PMC_WAKEUP0_0_UTMIP_LINE_WAKEUP_EVENT_INT_ENB_WOFFSET                        0x0
#define USB3_UTMIP_PMC_WAKEUP0_0_UTMIP_LINE_WAKEUP_EVENT_INT_ENB_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB3_UTMIP_PMC_WAKEUP0_0_UTMIP_LINE_WAKEUP_EVENT_INT_ENB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB3_UTMIP_PMC_WAKEUP0_0_UTMIP_LINE_WAKEUP_EVENT_INT_ENB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB3_UTMIP_PMC_WAKEUP0_0_UTMIP_LINE_WAKEUP_EVENT_INT_ENB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define USB3_UTMIP_PMC_WAKEUP0_0_UTMIP_LINE_WAKEUP_EVENT_INT_STS_SHIFT                  _MK_SHIFT_CONST(1)
#define USB3_UTMIP_PMC_WAKEUP0_0_UTMIP_LINE_WAKEUP_EVENT_INT_STS_FIELD                  _MK_FIELD_CONST(0x1, USB3_UTMIP_PMC_WAKEUP0_0_UTMIP_LINE_WAKEUP_EVENT_INT_STS_SHIFT)
#define USB3_UTMIP_PMC_WAKEUP0_0_UTMIP_LINE_WAKEUP_EVENT_INT_STS_RANGE                  1:1
#define USB3_UTMIP_PMC_WAKEUP0_0_UTMIP_LINE_WAKEUP_EVENT_INT_STS_WOFFSET                        0x0
#define USB3_UTMIP_PMC_WAKEUP0_0_UTMIP_LINE_WAKEUP_EVENT_INT_STS_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB3_UTMIP_PMC_WAKEUP0_0_UTMIP_LINE_WAKEUP_EVENT_INT_STS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define USB3_UTMIP_PMC_WAKEUP0_0_UTMIP_LINE_WAKEUP_EVENT_INT_STS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB3_UTMIP_PMC_WAKEUP0_0_UTMIP_LINE_WAKEUP_EVENT_INT_STS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_0_OUT_0  
#define USB2_QH_USB2D_QH_EP_0_OUT_0                     _MK_ADDR_CONST(0x1000)
#define USB2_QH_USB2D_QH_EP_0_OUT_0_SECURE                      0x0
#define USB2_QH_USB2D_QH_EP_0_OUT_0_WORD_COUNT                  0x1
#define USB2_QH_USB2D_QH_EP_0_OUT_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_0_OUT_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_0_OUT_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_0_OUT_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_0_OUT_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_0_OUT_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_0_OUT_0_USB2D_QH_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_0_OUT_0_USB2D_QH_FIELD                      _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_0_OUT_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_0_OUT_0_USB2D_QH_RANGE                      31:0
#define USB2_QH_USB2D_QH_EP_0_OUT_0_USB2D_QH_WOFFSET                    0x0
#define USB2_QH_USB2D_QH_EP_0_OUT_0_USB2D_QH_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_0_OUT_0_USB2D_QH_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_0_OUT_0_USB2D_QH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_0_OUT_0_USB2D_QH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_0_IN_0  
#define USB2_QH_USB2D_QH_EP_0_IN_0                      _MK_ADDR_CONST(0x1040)
#define USB2_QH_USB2D_QH_EP_0_IN_0_SECURE                       0x0
#define USB2_QH_USB2D_QH_EP_0_IN_0_WORD_COUNT                   0x1
#define USB2_QH_USB2D_QH_EP_0_IN_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_0_IN_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_0_IN_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_0_IN_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_0_IN_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_0_IN_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_0_IN_0_USB2D_QH_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_0_IN_0_USB2D_QH_FIELD                       _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_0_IN_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_0_IN_0_USB2D_QH_RANGE                       31:0
#define USB2_QH_USB2D_QH_EP_0_IN_0_USB2D_QH_WOFFSET                     0x0
#define USB2_QH_USB2D_QH_EP_0_IN_0_USB2D_QH_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_0_IN_0_USB2D_QH_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_0_IN_0_USB2D_QH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_0_IN_0_USB2D_QH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_1_OUT_0  
#define USB2_QH_USB2D_QH_EP_1_OUT_0                     _MK_ADDR_CONST(0x1080)
#define USB2_QH_USB2D_QH_EP_1_OUT_0_SECURE                      0x0
#define USB2_QH_USB2D_QH_EP_1_OUT_0_WORD_COUNT                  0x1
#define USB2_QH_USB2D_QH_EP_1_OUT_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_1_OUT_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_1_OUT_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_1_OUT_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_1_OUT_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_1_OUT_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_1_OUT_0_USB2D_QH_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_1_OUT_0_USB2D_QH_FIELD                      _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_1_OUT_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_1_OUT_0_USB2D_QH_RANGE                      31:0
#define USB2_QH_USB2D_QH_EP_1_OUT_0_USB2D_QH_WOFFSET                    0x0
#define USB2_QH_USB2D_QH_EP_1_OUT_0_USB2D_QH_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_1_OUT_0_USB2D_QH_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_1_OUT_0_USB2D_QH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_1_OUT_0_USB2D_QH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_1_IN_0  
#define USB2_QH_USB2D_QH_EP_1_IN_0                      _MK_ADDR_CONST(0x10c0)
#define USB2_QH_USB2D_QH_EP_1_IN_0_SECURE                       0x0
#define USB2_QH_USB2D_QH_EP_1_IN_0_WORD_COUNT                   0x1
#define USB2_QH_USB2D_QH_EP_1_IN_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_1_IN_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_1_IN_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_1_IN_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_1_IN_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_1_IN_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_1_IN_0_USB2D_QH_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_1_IN_0_USB2D_QH_FIELD                       _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_1_IN_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_1_IN_0_USB2D_QH_RANGE                       31:0
#define USB2_QH_USB2D_QH_EP_1_IN_0_USB2D_QH_WOFFSET                     0x0
#define USB2_QH_USB2D_QH_EP_1_IN_0_USB2D_QH_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_1_IN_0_USB2D_QH_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_1_IN_0_USB2D_QH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_1_IN_0_USB2D_QH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_2_OUT_0  
#define USB2_QH_USB2D_QH_EP_2_OUT_0                     _MK_ADDR_CONST(0x1100)
#define USB2_QH_USB2D_QH_EP_2_OUT_0_SECURE                      0x0
#define USB2_QH_USB2D_QH_EP_2_OUT_0_WORD_COUNT                  0x1
#define USB2_QH_USB2D_QH_EP_2_OUT_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_2_OUT_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_2_OUT_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_2_OUT_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_2_OUT_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_2_OUT_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_2_OUT_0_USB2D_QH_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_2_OUT_0_USB2D_QH_FIELD                      _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_2_OUT_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_2_OUT_0_USB2D_QH_RANGE                      31:0
#define USB2_QH_USB2D_QH_EP_2_OUT_0_USB2D_QH_WOFFSET                    0x0
#define USB2_QH_USB2D_QH_EP_2_OUT_0_USB2D_QH_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_2_OUT_0_USB2D_QH_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_2_OUT_0_USB2D_QH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_2_OUT_0_USB2D_QH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_2_IN_0  
#define USB2_QH_USB2D_QH_EP_2_IN_0                      _MK_ADDR_CONST(0x1140)
#define USB2_QH_USB2D_QH_EP_2_IN_0_SECURE                       0x0
#define USB2_QH_USB2D_QH_EP_2_IN_0_WORD_COUNT                   0x1
#define USB2_QH_USB2D_QH_EP_2_IN_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_2_IN_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_2_IN_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_2_IN_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_2_IN_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_2_IN_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_2_IN_0_USB2D_QH_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_2_IN_0_USB2D_QH_FIELD                       _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_2_IN_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_2_IN_0_USB2D_QH_RANGE                       31:0
#define USB2_QH_USB2D_QH_EP_2_IN_0_USB2D_QH_WOFFSET                     0x0
#define USB2_QH_USB2D_QH_EP_2_IN_0_USB2D_QH_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_2_IN_0_USB2D_QH_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_2_IN_0_USB2D_QH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_2_IN_0_USB2D_QH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_3_OUT_0  
#define USB2_QH_USB2D_QH_EP_3_OUT_0                     _MK_ADDR_CONST(0x1180)
#define USB2_QH_USB2D_QH_EP_3_OUT_0_SECURE                      0x0
#define USB2_QH_USB2D_QH_EP_3_OUT_0_WORD_COUNT                  0x1
#define USB2_QH_USB2D_QH_EP_3_OUT_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_3_OUT_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_3_OUT_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_3_OUT_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_3_OUT_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_3_OUT_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_3_OUT_0_USB2D_QH_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_3_OUT_0_USB2D_QH_FIELD                      _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_3_OUT_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_3_OUT_0_USB2D_QH_RANGE                      31:0
#define USB2_QH_USB2D_QH_EP_3_OUT_0_USB2D_QH_WOFFSET                    0x0
#define USB2_QH_USB2D_QH_EP_3_OUT_0_USB2D_QH_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_3_OUT_0_USB2D_QH_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_3_OUT_0_USB2D_QH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_3_OUT_0_USB2D_QH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_3_IN_0  
#define USB2_QH_USB2D_QH_EP_3_IN_0                      _MK_ADDR_CONST(0x11c0)
#define USB2_QH_USB2D_QH_EP_3_IN_0_SECURE                       0x0
#define USB2_QH_USB2D_QH_EP_3_IN_0_WORD_COUNT                   0x1
#define USB2_QH_USB2D_QH_EP_3_IN_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_3_IN_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_3_IN_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_3_IN_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_3_IN_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_3_IN_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_3_IN_0_USB2D_QH_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_3_IN_0_USB2D_QH_FIELD                       _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_3_IN_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_3_IN_0_USB2D_QH_RANGE                       31:0
#define USB2_QH_USB2D_QH_EP_3_IN_0_USB2D_QH_WOFFSET                     0x0
#define USB2_QH_USB2D_QH_EP_3_IN_0_USB2D_QH_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_3_IN_0_USB2D_QH_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_3_IN_0_USB2D_QH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_3_IN_0_USB2D_QH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_4_OUT_0  
#define USB2_QH_USB2D_QH_EP_4_OUT_0                     _MK_ADDR_CONST(0x1200)
#define USB2_QH_USB2D_QH_EP_4_OUT_0_SECURE                      0x0
#define USB2_QH_USB2D_QH_EP_4_OUT_0_WORD_COUNT                  0x1
#define USB2_QH_USB2D_QH_EP_4_OUT_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_4_OUT_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_4_OUT_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_4_OUT_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_4_OUT_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_4_OUT_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_4_OUT_0_USB2D_QH_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_4_OUT_0_USB2D_QH_FIELD                      _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_4_OUT_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_4_OUT_0_USB2D_QH_RANGE                      31:0
#define USB2_QH_USB2D_QH_EP_4_OUT_0_USB2D_QH_WOFFSET                    0x0
#define USB2_QH_USB2D_QH_EP_4_OUT_0_USB2D_QH_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_4_OUT_0_USB2D_QH_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_4_OUT_0_USB2D_QH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_4_OUT_0_USB2D_QH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_4_IN_0  
#define USB2_QH_USB2D_QH_EP_4_IN_0                      _MK_ADDR_CONST(0x1240)
#define USB2_QH_USB2D_QH_EP_4_IN_0_SECURE                       0x0
#define USB2_QH_USB2D_QH_EP_4_IN_0_WORD_COUNT                   0x1
#define USB2_QH_USB2D_QH_EP_4_IN_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_4_IN_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_4_IN_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_4_IN_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_4_IN_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_4_IN_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_4_IN_0_USB2D_QH_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_4_IN_0_USB2D_QH_FIELD                       _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_4_IN_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_4_IN_0_USB2D_QH_RANGE                       31:0
#define USB2_QH_USB2D_QH_EP_4_IN_0_USB2D_QH_WOFFSET                     0x0
#define USB2_QH_USB2D_QH_EP_4_IN_0_USB2D_QH_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_4_IN_0_USB2D_QH_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_4_IN_0_USB2D_QH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_4_IN_0_USB2D_QH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_5_OUT_0  
#define USB2_QH_USB2D_QH_EP_5_OUT_0                     _MK_ADDR_CONST(0x1280)
#define USB2_QH_USB2D_QH_EP_5_OUT_0_SECURE                      0x0
#define USB2_QH_USB2D_QH_EP_5_OUT_0_WORD_COUNT                  0x1
#define USB2_QH_USB2D_QH_EP_5_OUT_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_5_OUT_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_5_OUT_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_5_OUT_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_5_OUT_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_5_OUT_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_5_OUT_0_USB2D_QH_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_5_OUT_0_USB2D_QH_FIELD                      _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_5_OUT_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_5_OUT_0_USB2D_QH_RANGE                      31:0
#define USB2_QH_USB2D_QH_EP_5_OUT_0_USB2D_QH_WOFFSET                    0x0
#define USB2_QH_USB2D_QH_EP_5_OUT_0_USB2D_QH_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_5_OUT_0_USB2D_QH_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_5_OUT_0_USB2D_QH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_5_OUT_0_USB2D_QH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_5_IN_0  
#define USB2_QH_USB2D_QH_EP_5_IN_0                      _MK_ADDR_CONST(0x12c0)
#define USB2_QH_USB2D_QH_EP_5_IN_0_SECURE                       0x0
#define USB2_QH_USB2D_QH_EP_5_IN_0_WORD_COUNT                   0x1
#define USB2_QH_USB2D_QH_EP_5_IN_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_5_IN_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_5_IN_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_5_IN_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_5_IN_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_5_IN_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_5_IN_0_USB2D_QH_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_5_IN_0_USB2D_QH_FIELD                       _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_5_IN_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_5_IN_0_USB2D_QH_RANGE                       31:0
#define USB2_QH_USB2D_QH_EP_5_IN_0_USB2D_QH_WOFFSET                     0x0
#define USB2_QH_USB2D_QH_EP_5_IN_0_USB2D_QH_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_5_IN_0_USB2D_QH_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_5_IN_0_USB2D_QH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_5_IN_0_USB2D_QH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_6_OUT_0  
#define USB2_QH_USB2D_QH_EP_6_OUT_0                     _MK_ADDR_CONST(0x1300)
#define USB2_QH_USB2D_QH_EP_6_OUT_0_SECURE                      0x0
#define USB2_QH_USB2D_QH_EP_6_OUT_0_WORD_COUNT                  0x1
#define USB2_QH_USB2D_QH_EP_6_OUT_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_6_OUT_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_6_OUT_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_6_OUT_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_6_OUT_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_6_OUT_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_6_OUT_0_USB2D_QH_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_6_OUT_0_USB2D_QH_FIELD                      _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_6_OUT_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_6_OUT_0_USB2D_QH_RANGE                      31:0
#define USB2_QH_USB2D_QH_EP_6_OUT_0_USB2D_QH_WOFFSET                    0x0
#define USB2_QH_USB2D_QH_EP_6_OUT_0_USB2D_QH_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_6_OUT_0_USB2D_QH_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_6_OUT_0_USB2D_QH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_6_OUT_0_USB2D_QH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_6_IN_0  
#define USB2_QH_USB2D_QH_EP_6_IN_0                      _MK_ADDR_CONST(0x1340)
#define USB2_QH_USB2D_QH_EP_6_IN_0_SECURE                       0x0
#define USB2_QH_USB2D_QH_EP_6_IN_0_WORD_COUNT                   0x1
#define USB2_QH_USB2D_QH_EP_6_IN_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_6_IN_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_6_IN_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_6_IN_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_6_IN_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_6_IN_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_6_IN_0_USB2D_QH_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_6_IN_0_USB2D_QH_FIELD                       _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_6_IN_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_6_IN_0_USB2D_QH_RANGE                       31:0
#define USB2_QH_USB2D_QH_EP_6_IN_0_USB2D_QH_WOFFSET                     0x0
#define USB2_QH_USB2D_QH_EP_6_IN_0_USB2D_QH_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_6_IN_0_USB2D_QH_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_6_IN_0_USB2D_QH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_6_IN_0_USB2D_QH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_7_OUT_0  
#define USB2_QH_USB2D_QH_EP_7_OUT_0                     _MK_ADDR_CONST(0x1380)
#define USB2_QH_USB2D_QH_EP_7_OUT_0_SECURE                      0x0
#define USB2_QH_USB2D_QH_EP_7_OUT_0_WORD_COUNT                  0x1
#define USB2_QH_USB2D_QH_EP_7_OUT_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_7_OUT_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_7_OUT_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_7_OUT_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_7_OUT_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_7_OUT_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_7_OUT_0_USB2D_QH_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_7_OUT_0_USB2D_QH_FIELD                      _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_7_OUT_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_7_OUT_0_USB2D_QH_RANGE                      31:0
#define USB2_QH_USB2D_QH_EP_7_OUT_0_USB2D_QH_WOFFSET                    0x0
#define USB2_QH_USB2D_QH_EP_7_OUT_0_USB2D_QH_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_7_OUT_0_USB2D_QH_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_7_OUT_0_USB2D_QH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_7_OUT_0_USB2D_QH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_7_IN_0  
#define USB2_QH_USB2D_QH_EP_7_IN_0                      _MK_ADDR_CONST(0x13c0)
#define USB2_QH_USB2D_QH_EP_7_IN_0_SECURE                       0x0
#define USB2_QH_USB2D_QH_EP_7_IN_0_WORD_COUNT                   0x1
#define USB2_QH_USB2D_QH_EP_7_IN_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_7_IN_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_7_IN_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_7_IN_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_7_IN_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_7_IN_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_7_IN_0_USB2D_QH_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_7_IN_0_USB2D_QH_FIELD                       _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_7_IN_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_7_IN_0_USB2D_QH_RANGE                       31:0
#define USB2_QH_USB2D_QH_EP_7_IN_0_USB2D_QH_WOFFSET                     0x0
#define USB2_QH_USB2D_QH_EP_7_IN_0_USB2D_QH_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_7_IN_0_USB2D_QH_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_7_IN_0_USB2D_QH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_7_IN_0_USB2D_QH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_8_OUT_0  
#define USB2_QH_USB2D_QH_EP_8_OUT_0                     _MK_ADDR_CONST(0x1400)
#define USB2_QH_USB2D_QH_EP_8_OUT_0_SECURE                      0x0
#define USB2_QH_USB2D_QH_EP_8_OUT_0_WORD_COUNT                  0x1
#define USB2_QH_USB2D_QH_EP_8_OUT_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_8_OUT_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_8_OUT_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_8_OUT_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_8_OUT_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_8_OUT_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_8_OUT_0_USB2D_QH_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_8_OUT_0_USB2D_QH_FIELD                      _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_8_OUT_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_8_OUT_0_USB2D_QH_RANGE                      31:0
#define USB2_QH_USB2D_QH_EP_8_OUT_0_USB2D_QH_WOFFSET                    0x0
#define USB2_QH_USB2D_QH_EP_8_OUT_0_USB2D_QH_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_8_OUT_0_USB2D_QH_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_8_OUT_0_USB2D_QH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_8_OUT_0_USB2D_QH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_8_IN_0  
#define USB2_QH_USB2D_QH_EP_8_IN_0                      _MK_ADDR_CONST(0x1440)
#define USB2_QH_USB2D_QH_EP_8_IN_0_SECURE                       0x0
#define USB2_QH_USB2D_QH_EP_8_IN_0_WORD_COUNT                   0x1
#define USB2_QH_USB2D_QH_EP_8_IN_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_8_IN_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_8_IN_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_8_IN_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_8_IN_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_8_IN_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_8_IN_0_USB2D_QH_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_8_IN_0_USB2D_QH_FIELD                       _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_8_IN_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_8_IN_0_USB2D_QH_RANGE                       31:0
#define USB2_QH_USB2D_QH_EP_8_IN_0_USB2D_QH_WOFFSET                     0x0
#define USB2_QH_USB2D_QH_EP_8_IN_0_USB2D_QH_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_8_IN_0_USB2D_QH_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_8_IN_0_USB2D_QH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_8_IN_0_USB2D_QH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_9_OUT_0  
#define USB2_QH_USB2D_QH_EP_9_OUT_0                     _MK_ADDR_CONST(0x1480)
#define USB2_QH_USB2D_QH_EP_9_OUT_0_SECURE                      0x0
#define USB2_QH_USB2D_QH_EP_9_OUT_0_WORD_COUNT                  0x1
#define USB2_QH_USB2D_QH_EP_9_OUT_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_9_OUT_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_9_OUT_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_9_OUT_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_9_OUT_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_9_OUT_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_9_OUT_0_USB2D_QH_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_9_OUT_0_USB2D_QH_FIELD                      _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_9_OUT_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_9_OUT_0_USB2D_QH_RANGE                      31:0
#define USB2_QH_USB2D_QH_EP_9_OUT_0_USB2D_QH_WOFFSET                    0x0
#define USB2_QH_USB2D_QH_EP_9_OUT_0_USB2D_QH_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_9_OUT_0_USB2D_QH_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_9_OUT_0_USB2D_QH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_9_OUT_0_USB2D_QH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_9_IN_0  
#define USB2_QH_USB2D_QH_EP_9_IN_0                      _MK_ADDR_CONST(0x14c0)
#define USB2_QH_USB2D_QH_EP_9_IN_0_SECURE                       0x0
#define USB2_QH_USB2D_QH_EP_9_IN_0_WORD_COUNT                   0x1
#define USB2_QH_USB2D_QH_EP_9_IN_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_9_IN_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_9_IN_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_9_IN_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_9_IN_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_9_IN_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_9_IN_0_USB2D_QH_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_9_IN_0_USB2D_QH_FIELD                       _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_9_IN_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_9_IN_0_USB2D_QH_RANGE                       31:0
#define USB2_QH_USB2D_QH_EP_9_IN_0_USB2D_QH_WOFFSET                     0x0
#define USB2_QH_USB2D_QH_EP_9_IN_0_USB2D_QH_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_9_IN_0_USB2D_QH_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_9_IN_0_USB2D_QH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_9_IN_0_USB2D_QH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_10_OUT_0  
#define USB2_QH_USB2D_QH_EP_10_OUT_0                    _MK_ADDR_CONST(0x1500)
#define USB2_QH_USB2D_QH_EP_10_OUT_0_SECURE                     0x0
#define USB2_QH_USB2D_QH_EP_10_OUT_0_WORD_COUNT                         0x1
#define USB2_QH_USB2D_QH_EP_10_OUT_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_10_OUT_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_10_OUT_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_10_OUT_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_10_OUT_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_10_OUT_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_10_OUT_0_USB2D_QH_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_10_OUT_0_USB2D_QH_FIELD                     _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_10_OUT_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_10_OUT_0_USB2D_QH_RANGE                     31:0
#define USB2_QH_USB2D_QH_EP_10_OUT_0_USB2D_QH_WOFFSET                   0x0
#define USB2_QH_USB2D_QH_EP_10_OUT_0_USB2D_QH_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_10_OUT_0_USB2D_QH_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_10_OUT_0_USB2D_QH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_10_OUT_0_USB2D_QH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_10_IN_0  
#define USB2_QH_USB2D_QH_EP_10_IN_0                     _MK_ADDR_CONST(0x1540)
#define USB2_QH_USB2D_QH_EP_10_IN_0_SECURE                      0x0
#define USB2_QH_USB2D_QH_EP_10_IN_0_WORD_COUNT                  0x1
#define USB2_QH_USB2D_QH_EP_10_IN_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_10_IN_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_10_IN_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_10_IN_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_10_IN_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_10_IN_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_10_IN_0_USB2D_QH_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_10_IN_0_USB2D_QH_FIELD                      _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_10_IN_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_10_IN_0_USB2D_QH_RANGE                      31:0
#define USB2_QH_USB2D_QH_EP_10_IN_0_USB2D_QH_WOFFSET                    0x0
#define USB2_QH_USB2D_QH_EP_10_IN_0_USB2D_QH_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_10_IN_0_USB2D_QH_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_10_IN_0_USB2D_QH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_10_IN_0_USB2D_QH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_11_OUT_0  
#define USB2_QH_USB2D_QH_EP_11_OUT_0                    _MK_ADDR_CONST(0x1580)
#define USB2_QH_USB2D_QH_EP_11_OUT_0_SECURE                     0x0
#define USB2_QH_USB2D_QH_EP_11_OUT_0_WORD_COUNT                         0x1
#define USB2_QH_USB2D_QH_EP_11_OUT_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_11_OUT_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_11_OUT_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_11_OUT_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_11_OUT_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_11_OUT_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_11_OUT_0_USB2D_QH_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_11_OUT_0_USB2D_QH_FIELD                     _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_11_OUT_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_11_OUT_0_USB2D_QH_RANGE                     31:0
#define USB2_QH_USB2D_QH_EP_11_OUT_0_USB2D_QH_WOFFSET                   0x0
#define USB2_QH_USB2D_QH_EP_11_OUT_0_USB2D_QH_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_11_OUT_0_USB2D_QH_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_11_OUT_0_USB2D_QH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_11_OUT_0_USB2D_QH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_11_IN_0  
#define USB2_QH_USB2D_QH_EP_11_IN_0                     _MK_ADDR_CONST(0x15c0)
#define USB2_QH_USB2D_QH_EP_11_IN_0_SECURE                      0x0
#define USB2_QH_USB2D_QH_EP_11_IN_0_WORD_COUNT                  0x1
#define USB2_QH_USB2D_QH_EP_11_IN_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_11_IN_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_11_IN_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_11_IN_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_11_IN_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_11_IN_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_11_IN_0_USB2D_QH_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_11_IN_0_USB2D_QH_FIELD                      _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_11_IN_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_11_IN_0_USB2D_QH_RANGE                      31:0
#define USB2_QH_USB2D_QH_EP_11_IN_0_USB2D_QH_WOFFSET                    0x0
#define USB2_QH_USB2D_QH_EP_11_IN_0_USB2D_QH_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_11_IN_0_USB2D_QH_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_11_IN_0_USB2D_QH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_11_IN_0_USB2D_QH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_12_OUT_0  
#define USB2_QH_USB2D_QH_EP_12_OUT_0                    _MK_ADDR_CONST(0x1600)
#define USB2_QH_USB2D_QH_EP_12_OUT_0_SECURE                     0x0
#define USB2_QH_USB2D_QH_EP_12_OUT_0_WORD_COUNT                         0x1
#define USB2_QH_USB2D_QH_EP_12_OUT_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_12_OUT_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_12_OUT_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_12_OUT_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_12_OUT_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_12_OUT_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_12_OUT_0_USB2D_QH_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_12_OUT_0_USB2D_QH_FIELD                     _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_12_OUT_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_12_OUT_0_USB2D_QH_RANGE                     31:0
#define USB2_QH_USB2D_QH_EP_12_OUT_0_USB2D_QH_WOFFSET                   0x0
#define USB2_QH_USB2D_QH_EP_12_OUT_0_USB2D_QH_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_12_OUT_0_USB2D_QH_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_12_OUT_0_USB2D_QH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_12_OUT_0_USB2D_QH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_12_IN_0  
#define USB2_QH_USB2D_QH_EP_12_IN_0                     _MK_ADDR_CONST(0x1640)
#define USB2_QH_USB2D_QH_EP_12_IN_0_SECURE                      0x0
#define USB2_QH_USB2D_QH_EP_12_IN_0_WORD_COUNT                  0x1
#define USB2_QH_USB2D_QH_EP_12_IN_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_12_IN_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_12_IN_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_12_IN_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_12_IN_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_12_IN_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_12_IN_0_USB2D_QH_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_12_IN_0_USB2D_QH_FIELD                      _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_12_IN_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_12_IN_0_USB2D_QH_RANGE                      31:0
#define USB2_QH_USB2D_QH_EP_12_IN_0_USB2D_QH_WOFFSET                    0x0
#define USB2_QH_USB2D_QH_EP_12_IN_0_USB2D_QH_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_12_IN_0_USB2D_QH_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_12_IN_0_USB2D_QH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_12_IN_0_USB2D_QH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_13_OUT_0  
#define USB2_QH_USB2D_QH_EP_13_OUT_0                    _MK_ADDR_CONST(0x1680)
#define USB2_QH_USB2D_QH_EP_13_OUT_0_SECURE                     0x0
#define USB2_QH_USB2D_QH_EP_13_OUT_0_WORD_COUNT                         0x1
#define USB2_QH_USB2D_QH_EP_13_OUT_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_13_OUT_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_13_OUT_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_13_OUT_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_13_OUT_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_13_OUT_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_13_OUT_0_USB2D_QH_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_13_OUT_0_USB2D_QH_FIELD                     _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_13_OUT_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_13_OUT_0_USB2D_QH_RANGE                     31:0
#define USB2_QH_USB2D_QH_EP_13_OUT_0_USB2D_QH_WOFFSET                   0x0
#define USB2_QH_USB2D_QH_EP_13_OUT_0_USB2D_QH_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_13_OUT_0_USB2D_QH_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_13_OUT_0_USB2D_QH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_13_OUT_0_USB2D_QH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_13_IN_0  
#define USB2_QH_USB2D_QH_EP_13_IN_0                     _MK_ADDR_CONST(0x16c0)
#define USB2_QH_USB2D_QH_EP_13_IN_0_SECURE                      0x0
#define USB2_QH_USB2D_QH_EP_13_IN_0_WORD_COUNT                  0x1
#define USB2_QH_USB2D_QH_EP_13_IN_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_13_IN_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_13_IN_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_13_IN_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_13_IN_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_13_IN_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_13_IN_0_USB2D_QH_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_13_IN_0_USB2D_QH_FIELD                      _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_13_IN_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_13_IN_0_USB2D_QH_RANGE                      31:0
#define USB2_QH_USB2D_QH_EP_13_IN_0_USB2D_QH_WOFFSET                    0x0
#define USB2_QH_USB2D_QH_EP_13_IN_0_USB2D_QH_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_13_IN_0_USB2D_QH_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_13_IN_0_USB2D_QH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_13_IN_0_USB2D_QH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_14_OUT_0  
#define USB2_QH_USB2D_QH_EP_14_OUT_0                    _MK_ADDR_CONST(0x1700)
#define USB2_QH_USB2D_QH_EP_14_OUT_0_SECURE                     0x0
#define USB2_QH_USB2D_QH_EP_14_OUT_0_WORD_COUNT                         0x1
#define USB2_QH_USB2D_QH_EP_14_OUT_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_14_OUT_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_14_OUT_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_14_OUT_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_14_OUT_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_14_OUT_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_14_OUT_0_USB2D_QH_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_14_OUT_0_USB2D_QH_FIELD                     _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_14_OUT_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_14_OUT_0_USB2D_QH_RANGE                     31:0
#define USB2_QH_USB2D_QH_EP_14_OUT_0_USB2D_QH_WOFFSET                   0x0
#define USB2_QH_USB2D_QH_EP_14_OUT_0_USB2D_QH_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_14_OUT_0_USB2D_QH_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_14_OUT_0_USB2D_QH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_14_OUT_0_USB2D_QH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_14_IN_0  
#define USB2_QH_USB2D_QH_EP_14_IN_0                     _MK_ADDR_CONST(0x1740)
#define USB2_QH_USB2D_QH_EP_14_IN_0_SECURE                      0x0
#define USB2_QH_USB2D_QH_EP_14_IN_0_WORD_COUNT                  0x1
#define USB2_QH_USB2D_QH_EP_14_IN_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_14_IN_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_14_IN_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_14_IN_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_14_IN_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_14_IN_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_14_IN_0_USB2D_QH_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_14_IN_0_USB2D_QH_FIELD                      _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_14_IN_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_14_IN_0_USB2D_QH_RANGE                      31:0
#define USB2_QH_USB2D_QH_EP_14_IN_0_USB2D_QH_WOFFSET                    0x0
#define USB2_QH_USB2D_QH_EP_14_IN_0_USB2D_QH_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_14_IN_0_USB2D_QH_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_14_IN_0_USB2D_QH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_14_IN_0_USB2D_QH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_15_OUT_0  
#define USB2_QH_USB2D_QH_EP_15_OUT_0                    _MK_ADDR_CONST(0x1780)
#define USB2_QH_USB2D_QH_EP_15_OUT_0_SECURE                     0x0
#define USB2_QH_USB2D_QH_EP_15_OUT_0_WORD_COUNT                         0x1
#define USB2_QH_USB2D_QH_EP_15_OUT_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_15_OUT_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_15_OUT_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_15_OUT_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_15_OUT_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_15_OUT_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_15_OUT_0_USB2D_QH_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_15_OUT_0_USB2D_QH_FIELD                     _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_15_OUT_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_15_OUT_0_USB2D_QH_RANGE                     31:0
#define USB2_QH_USB2D_QH_EP_15_OUT_0_USB2D_QH_WOFFSET                   0x0
#define USB2_QH_USB2D_QH_EP_15_OUT_0_USB2D_QH_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_15_OUT_0_USB2D_QH_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_15_OUT_0_USB2D_QH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_15_OUT_0_USB2D_QH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register USB2_QH_USB2D_QH_EP_15_IN_0  
#define USB2_QH_USB2D_QH_EP_15_IN_0                     _MK_ADDR_CONST(0x17c0)
#define USB2_QH_USB2D_QH_EP_15_IN_0_SECURE                      0x0
#define USB2_QH_USB2D_QH_EP_15_IN_0_WORD_COUNT                  0x1
#define USB2_QH_USB2D_QH_EP_15_IN_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_15_IN_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_15_IN_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_15_IN_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_15_IN_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_15_IN_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_15_IN_0_USB2D_QH_SHIFT                      _MK_SHIFT_CONST(0)
#define USB2_QH_USB2D_QH_EP_15_IN_0_USB2D_QH_FIELD                      _MK_FIELD_CONST(0xffffffff, USB2_QH_USB2D_QH_EP_15_IN_0_USB2D_QH_SHIFT)
#define USB2_QH_USB2D_QH_EP_15_IN_0_USB2D_QH_RANGE                      31:0
#define USB2_QH_USB2D_QH_EP_15_IN_0_USB2D_QH_WOFFSET                    0x0
#define USB2_QH_USB2D_QH_EP_15_IN_0_USB2D_QH_DEFAULT                    _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_15_IN_0_USB2D_QH_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB2_QH_USB2D_QH_EP_15_IN_0_USB2D_QH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define USB2_QH_USB2D_QH_EP_15_IN_0_USB2D_QH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Ram USB2_RX_MEM_USB2_RX_MEM_0  
#define USB2_RX_MEM_USB2_RX_MEM_0                       _MK_ADDR_CONST(0x1800)
#define USB2_RX_MEM_USB2_RX_MEM_0_SECURE                        0x0
#define USB2_RX_MEM_USB2_RX_MEM_0_WORD_COUNT                    0x1
#define USB2_RX_MEM_USB2_RX_MEM_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define USB2_RX_MEM_USB2_RX_MEM_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define USB2_RX_MEM_USB2_RX_MEM_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define USB2_RX_MEM_USB2_RX_MEM_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_RX_MEM_USB2_RX_MEM_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define USB2_RX_MEM_USB2_RX_MEM_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define USB2_RX_MEM_USB2_RX_MEM_0_USB2_RX_MEM_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_RX_MEM_USB2_RX_MEM_0_USB2_RX_MEM_FIELD                     _MK_FIELD_CONST(0xffffffff, USB2_RX_MEM_USB2_RX_MEM_0_USB2_RX_MEM_SHIFT)
#define USB2_RX_MEM_USB2_RX_MEM_0_USB2_RX_MEM_RANGE                     31:0
#define USB2_RX_MEM_USB2_RX_MEM_0_USB2_RX_MEM_WOFFSET                   0x0
#define USB2_RX_MEM_USB2_RX_MEM_0_USB2_RX_MEM_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_RX_MEM_USB2_RX_MEM_0_USB2_RX_MEM_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_RX_MEM_USB2_RX_MEM_0_USB2_RX_MEM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_RX_MEM_USB2_RX_MEM_0_USB2_RX_MEM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Ram USB2_RX_MEM_USB2_RX_MEM  
#define USB2_RX_MEM_USB2_RX_MEM                 _MK_ADDR_CONST(0x1800)
#define USB2_RX_MEM_USB2_RX_MEM_SECURE                  0x0
#define USB2_RX_MEM_USB2_RX_MEM_WORD_COUNT                      0x1
#define USB2_RX_MEM_USB2_RX_MEM_RESET_VAL                       _MK_MASK_CONST(0x0)
#define USB2_RX_MEM_USB2_RX_MEM_RESET_MASK                      _MK_MASK_CONST(0x0)
#define USB2_RX_MEM_USB2_RX_MEM_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define USB2_RX_MEM_USB2_RX_MEM_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define USB2_RX_MEM_USB2_RX_MEM_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB2_RX_MEM_USB2_RX_MEM_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define USB2_RX_MEM_USB2_RX_MEM_USB2_RX_MEM_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_RX_MEM_USB2_RX_MEM_USB2_RX_MEM_FIELD                       _MK_FIELD_CONST(0xffffffff, USB2_RX_MEM_USB2_RX_MEM_USB2_RX_MEM_SHIFT)
#define USB2_RX_MEM_USB2_RX_MEM_USB2_RX_MEM_RANGE                       31:0
#define USB2_RX_MEM_USB2_RX_MEM_USB2_RX_MEM_WOFFSET                     0x0
#define USB2_RX_MEM_USB2_RX_MEM_USB2_RX_MEM_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_RX_MEM_USB2_RX_MEM_USB2_RX_MEM_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_RX_MEM_USB2_RX_MEM_USB2_RX_MEM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_RX_MEM_USB2_RX_MEM_USB2_RX_MEM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Ram USB2_TX_MEM_USB2_TX_MEM_0  
#define USB2_TX_MEM_USB2_TX_MEM_0                       _MK_ADDR_CONST(0x2000)
#define USB2_TX_MEM_USB2_TX_MEM_0_SECURE                        0x0
#define USB2_TX_MEM_USB2_TX_MEM_0_WORD_COUNT                    0x1
#define USB2_TX_MEM_USB2_TX_MEM_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define USB2_TX_MEM_USB2_TX_MEM_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define USB2_TX_MEM_USB2_TX_MEM_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define USB2_TX_MEM_USB2_TX_MEM_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define USB2_TX_MEM_USB2_TX_MEM_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define USB2_TX_MEM_USB2_TX_MEM_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define USB2_TX_MEM_USB2_TX_MEM_0_USB2_TX_MEM_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_TX_MEM_USB2_TX_MEM_0_USB2_TX_MEM_FIELD                     _MK_FIELD_CONST(0xffffffff, USB2_TX_MEM_USB2_TX_MEM_0_USB2_TX_MEM_SHIFT)
#define USB2_TX_MEM_USB2_TX_MEM_0_USB2_TX_MEM_RANGE                     31:0
#define USB2_TX_MEM_USB2_TX_MEM_0_USB2_TX_MEM_WOFFSET                   0x0
#define USB2_TX_MEM_USB2_TX_MEM_0_USB2_TX_MEM_DEFAULT                   _MK_MASK_CONST(0x0)
#define USB2_TX_MEM_USB2_TX_MEM_0_USB2_TX_MEM_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define USB2_TX_MEM_USB2_TX_MEM_0_USB2_TX_MEM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define USB2_TX_MEM_USB2_TX_MEM_0_USB2_TX_MEM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Ram USB2_TX_MEM_USB2_TX_MEM  
#define USB2_TX_MEM_USB2_TX_MEM                 _MK_ADDR_CONST(0x2000)
#define USB2_TX_MEM_USB2_TX_MEM_SECURE                  0x0
#define USB2_TX_MEM_USB2_TX_MEM_WORD_COUNT                      0x1
#define USB2_TX_MEM_USB2_TX_MEM_RESET_VAL                       _MK_MASK_CONST(0x0)
#define USB2_TX_MEM_USB2_TX_MEM_RESET_MASK                      _MK_MASK_CONST(0x0)
#define USB2_TX_MEM_USB2_TX_MEM_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define USB2_TX_MEM_USB2_TX_MEM_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define USB2_TX_MEM_USB2_TX_MEM_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define USB2_TX_MEM_USB2_TX_MEM_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define USB2_TX_MEM_USB2_TX_MEM_USB2_TX_MEM_SHIFT                       _MK_SHIFT_CONST(0)
#define USB2_TX_MEM_USB2_TX_MEM_USB2_TX_MEM_FIELD                       _MK_FIELD_CONST(0xffffffff, USB2_TX_MEM_USB2_TX_MEM_USB2_TX_MEM_SHIFT)
#define USB2_TX_MEM_USB2_TX_MEM_USB2_TX_MEM_RANGE                       31:0
#define USB2_TX_MEM_USB2_TX_MEM_USB2_TX_MEM_WOFFSET                     0x0
#define USB2_TX_MEM_USB2_TX_MEM_USB2_TX_MEM_DEFAULT                     _MK_MASK_CONST(0x0)
#define USB2_TX_MEM_USB2_TX_MEM_USB2_TX_MEM_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define USB2_TX_MEM_USB2_TX_MEM_USB2_TX_MEM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define USB2_TX_MEM_USB2_TX_MEM_USB2_TX_MEM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Packet USB1_IF_USB_SUSP_CTRL_0
#define USB1_IF_USB_SUSP_CTRL_0_SIZE 1

#define USB1_IF_USB_SUSP_CTRL_0_OLD_USB_SUSP_SET_SHIFT                  _MK_SHIFT_CONST(14)
#define USB1_IF_USB_SUSP_CTRL_0_OLD_USB_SUSP_SET_FIELD                  _MK_FIELD_CONST(0x1, USB1_IF_USB_SUSP_CTRL_0_OLD_USB_SUSP_SET_SHIFT)
#define USB1_IF_USB_SUSP_CTRL_0_OLD_USB_SUSP_SET_RANGE                  _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(14)
#define USB1_IF_USB_SUSP_CTRL_0_OLD_USB_SUSP_SET_ROW                    0
#define USB1_IF_USB_SUSP_CTRL_0_OLD_USB_SUSP_SET_UNSET                  _MK_ENUM_CONST(0)
#define USB1_IF_USB_SUSP_CTRL_0_OLD_USB_SUSP_SET_SET                    _MK_ENUM_CONST(1)


// Packet USB2_IF_USB_SUSP_CTRL_0
#define USB2_IF_USB_SUSP_CTRL_0_SIZE 2

#define USB2_IF_USB_SUSP_CTRL_0_OLD_UHSIC_PHY_ENB_SHIFT                 _MK_SHIFT_CONST(12)
#define USB2_IF_USB_SUSP_CTRL_0_OLD_UHSIC_PHY_ENB_FIELD                 _MK_FIELD_CONST(0x1, USB2_IF_USB_SUSP_CTRL_0_OLD_UHSIC_PHY_ENB_SHIFT)
#define USB2_IF_USB_SUSP_CTRL_0_OLD_UHSIC_PHY_ENB_RANGE                 _MK_SHIFT_CONST(12):_MK_SHIFT_CONST(12)
#define USB2_IF_USB_SUSP_CTRL_0_OLD_UHSIC_PHY_ENB_ROW                   0
#define USB2_IF_USB_SUSP_CTRL_0_OLD_UHSIC_PHY_ENB_DISABLE                       _MK_ENUM_CONST(0)
#define USB2_IF_USB_SUSP_CTRL_0_OLD_UHSIC_PHY_ENB_ENABLE                        _MK_ENUM_CONST(1)

#define USB2_IF_USB_SUSP_CTRL_0_OLD_UHSIC_RESET_SHIFT                   _MK_SHIFT_CONST(11)
#define USB2_IF_USB_SUSP_CTRL_0_OLD_UHSIC_RESET_FIELD                   _MK_FIELD_CONST(0x1, USB2_IF_USB_SUSP_CTRL_0_OLD_UHSIC_RESET_SHIFT)
#define USB2_IF_USB_SUSP_CTRL_0_OLD_UHSIC_RESET_RANGE                   _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(11)
#define USB2_IF_USB_SUSP_CTRL_0_OLD_UHSIC_RESET_ROW                     0
#define USB2_IF_USB_SUSP_CTRL_0_OLD_UHSIC_RESET_DISABLE                 _MK_ENUM_CONST(0)
#define USB2_IF_USB_SUSP_CTRL_0_OLD_UHSIC_RESET_ENABLE                  _MK_ENUM_CONST(1)


// Packet USB2_CONTROLLER_USB2D_OTGSC_OFFSET
#define USB2_CONTROLLER_USB2D_OTGSC_OFFSET_SIZE 80

#define USB2_CONTROLLER_USB2D_OTGSC_OFFSET_REG_OFFSET_SHIFT                     _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_OTGSC_OFFSET_REG_OFFSET_FIELD                     _MK_FIELD_CONST(0xffff, USB2_CONTROLLER_USB2D_OTGSC_OFFSET_REG_OFFSET_SHIFT)
#define USB2_CONTROLLER_USB2D_OTGSC_OFFSET_REG_OFFSET_RANGE                     _MK_SHIFT_CONST(79):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_OTGSC_OFFSET_REG_OFFSET_ROW                       0


// Packet USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_OFFSET
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_OFFSET_SIZE 92

#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_OFFSET_REG_OFFSET_SHIFT                    _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_OFFSET_REG_OFFSET_FIELD                    _MK_FIELD_CONST(0xfffffff, USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_OFFSET_REG_OFFSET_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_OFFSET_REG_OFFSET_RANGE                    _MK_SHIFT_CONST(91):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_OFFSET_REG_OFFSET_ROW                      0


// Packet USB2_CONTROLLER_USB2D_ENDPTNAK_OFFSET
#define USB2_CONTROLLER_USB2D_ENDPTNAK_OFFSET_SIZE 136

#define USB2_CONTROLLER_USB2D_ENDPTNAK_OFFSET_REG_OFFSET_SHIFT                  _MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTNAK_OFFSET_REG_OFFSET_FIELD                  _MK_FIELD_CONST(0xff, USB2_CONTROLLER_USB2D_ENDPTNAK_OFFSET_REG_OFFSET_SHIFT)
#define USB2_CONTROLLER_USB2D_ENDPTNAK_OFFSET_REG_OFFSET_RANGE                  _MK_SHIFT_CONST(135):_MK_SHIFT_CONST(0)
#define USB2_CONTROLLER_USB2D_ENDPTNAK_OFFSET_REG_OFFSET_ROW                    0


// Packet USB2_CONTROLLER_USB2D_USBCMD_0
#define USB2_CONTROLLER_USB2D_USBCMD_0_SIZE 1

#define USB2_CONTROLLER_USB2D_USBCMD_0_OLD_FS2_SHIFT                    _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_USBCMD_0_OLD_FS2_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_USBCMD_0_OLD_FS2_SHIFT)
#define USB2_CONTROLLER_USB2D_USBCMD_0_OLD_FS2_RANGE                    _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_USB2D_USBCMD_0_OLD_FS2_ROW                      0
#define USB2_CONTROLLER_USB2D_USBCMD_0_OLD_FS2_UNSET                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_USBCMD_0_OLD_FS2_SET                      _MK_ENUM_CONST(1)


// Packet USB2_CONTROLLER_1_USB2D_USBCMD_0
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_SIZE 1

#define USB2_CONTROLLER_1_USB2D_USBCMD_0_OLD_FS2_SHIFT                  _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_OLD_FS2_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_USBCMD_0_OLD_FS2_SHIFT)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_OLD_FS2_RANGE                  _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_OLD_FS2_ROW                    0
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_OLD_FS2_UNSET                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_USBCMD_0_OLD_FS2_SET                    _MK_ENUM_CONST(1)


// Packet USB2_CONTROLLER_2_USB2D_USBCMD_0
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_SIZE 1

#define USB2_CONTROLLER_2_USB2D_USBCMD_0_OLD_FS2_SHIFT                  _MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_OLD_FS2_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_USBCMD_0_OLD_FS2_SHIFT)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_OLD_FS2_RANGE                  _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_OLD_FS2_ROW                    0
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_OLD_FS2_UNSET                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_USBCMD_0_OLD_FS2_SET                    _MK_ENUM_CONST(1)


// Packet USB2_CONTROLLER_USB2D_USBSTS_0
#define USB2_CONTROLLER_USB2D_USBSTS_0_SIZE 4

#define USB2_CONTROLLER_USB2D_USBSTS_0_OLD_UPA_SHIFT                    _MK_SHIFT_CONST(19)
#define USB2_CONTROLLER_USB2D_USBSTS_0_OLD_UPA_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_USBSTS_0_OLD_UPA_SHIFT)
#define USB2_CONTROLLER_USB2D_USBSTS_0_OLD_UPA_RANGE                    _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(19)
#define USB2_CONTROLLER_USB2D_USBSTS_0_OLD_UPA_ROW                      0
#define USB2_CONTROLLER_USB2D_USBSTS_0_OLD_UPA_DISABLE                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_USBSTS_0_OLD_UPA_ENABLE                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_USBSTS_0_OLD_UAI_SHIFT                    _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_USB2D_USBSTS_0_OLD_UAI_FIELD                    _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_USBSTS_0_OLD_UAI_SHIFT)
#define USB2_CONTROLLER_USB2D_USBSTS_0_OLD_UAI_RANGE                    _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_USB2D_USBSTS_0_OLD_UAI_ROW                      0
#define USB2_CONTROLLER_USB2D_USBSTS_0_OLD_UAI_DISABLE                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_USBSTS_0_OLD_UAI_ENABLE                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_USBSTS_0_OLD_NAKI_SHIFT                   _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_USBSTS_0_OLD_NAKI_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_USBSTS_0_OLD_NAKI_SHIFT)
#define USB2_CONTROLLER_USB2D_USBSTS_0_OLD_NAKI_RANGE                   _MK_SHIFT_CONST(16):_MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_USBSTS_0_OLD_NAKI_ROW                     0
#define USB2_CONTROLLER_USB2D_USBSTS_0_OLD_NAKI_DISABLE                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_USBSTS_0_OLD_NAKI_ENABLE                  _MK_ENUM_CONST(1)


// Packet USB2_CONTROLLER_1_USB2D_USBSTS_0
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_SIZE 4

#define USB2_CONTROLLER_1_USB2D_USBSTS_0_OLD_UPA_SHIFT                  _MK_SHIFT_CONST(19)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_OLD_UPA_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_USBSTS_0_OLD_UPA_SHIFT)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_OLD_UPA_RANGE                  _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(19)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_OLD_UPA_ROW                    0
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_OLD_UPA_DISABLE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_OLD_UPA_ENABLE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_USBSTS_0_OLD_UAI_SHIFT                  _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_OLD_UAI_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_USBSTS_0_OLD_UAI_SHIFT)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_OLD_UAI_RANGE                  _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_OLD_UAI_ROW                    0
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_OLD_UAI_DISABLE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_OLD_UAI_ENABLE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_USBSTS_0_OLD_NAKI_SHIFT                 _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_OLD_NAKI_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_USBSTS_0_OLD_NAKI_SHIFT)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_OLD_NAKI_RANGE                 _MK_SHIFT_CONST(16):_MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_OLD_NAKI_ROW                   0
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_OLD_NAKI_DISABLE                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_USBSTS_0_OLD_NAKI_ENABLE                        _MK_ENUM_CONST(1)


// Packet USB2_CONTROLLER_2_USB2D_USBSTS_0
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_SIZE 4

#define USB2_CONTROLLER_2_USB2D_USBSTS_0_OLD_UPA_SHIFT                  _MK_SHIFT_CONST(19)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_OLD_UPA_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_USBSTS_0_OLD_UPA_SHIFT)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_OLD_UPA_RANGE                  _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(19)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_OLD_UPA_ROW                    0
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_OLD_UPA_DISABLE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_OLD_UPA_ENABLE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_USBSTS_0_OLD_UAI_SHIFT                  _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_OLD_UAI_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_USBSTS_0_OLD_UAI_SHIFT)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_OLD_UAI_RANGE                  _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_OLD_UAI_ROW                    0
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_OLD_UAI_DISABLE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_OLD_UAI_ENABLE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_USBSTS_0_OLD_NAKI_SHIFT                 _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_OLD_NAKI_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_USBSTS_0_OLD_NAKI_SHIFT)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_OLD_NAKI_RANGE                 _MK_SHIFT_CONST(16):_MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_OLD_NAKI_ROW                   0
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_OLD_NAKI_DISABLE                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_USBSTS_0_OLD_NAKI_ENABLE                        _MK_ENUM_CONST(1)


// Packet USB2_CONTROLLER_USB2D_USBINTR_0
#define USB2_CONTROLLER_USB2D_USBINTR_0_SIZE 4

#define USB2_CONTROLLER_USB2D_USBINTR_0_OLD_UPIE_SHIFT                  _MK_SHIFT_CONST(19)
#define USB2_CONTROLLER_USB2D_USBINTR_0_OLD_UPIE_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_USBINTR_0_OLD_UPIE_SHIFT)
#define USB2_CONTROLLER_USB2D_USBINTR_0_OLD_UPIE_RANGE                  _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(19)
#define USB2_CONTROLLER_USB2D_USBINTR_0_OLD_UPIE_ROW                    0
#define USB2_CONTROLLER_USB2D_USBINTR_0_OLD_UPIE_DISABLE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_USBINTR_0_OLD_UPIE_ENABLE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_USBINTR_0_OLD_UAIE_SHIFT                  _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_USB2D_USBINTR_0_OLD_UAIE_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_USBINTR_0_OLD_UAIE_SHIFT)
#define USB2_CONTROLLER_USB2D_USBINTR_0_OLD_UAIE_RANGE                  _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_USB2D_USBINTR_0_OLD_UAIE_ROW                    0
#define USB2_CONTROLLER_USB2D_USBINTR_0_OLD_UAIE_DISABLE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_USBINTR_0_OLD_UAIE_ENABLE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_USBINTR_0_OLD_NAKE_SHIFT                  _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_USBINTR_0_OLD_NAKE_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_USBINTR_0_OLD_NAKE_SHIFT)
#define USB2_CONTROLLER_USB2D_USBINTR_0_OLD_NAKE_RANGE                  _MK_SHIFT_CONST(16):_MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_USB2D_USBINTR_0_OLD_NAKE_ROW                    0
#define USB2_CONTROLLER_USB2D_USBINTR_0_OLD_NAKE_DISABLE                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_USBINTR_0_OLD_NAKE_ENABLE                 _MK_ENUM_CONST(1)


// Packet USB2_CONTROLLER_1_USB2D_USBINTR_0
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_SIZE 4

#define USB2_CONTROLLER_1_USB2D_USBINTR_0_OLD_UPIE_SHIFT                        _MK_SHIFT_CONST(19)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_OLD_UPIE_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_USBINTR_0_OLD_UPIE_SHIFT)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_OLD_UPIE_RANGE                        _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(19)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_OLD_UPIE_ROW                  0
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_OLD_UPIE_DISABLE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_OLD_UPIE_ENABLE                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_USBINTR_0_OLD_UAIE_SHIFT                        _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_OLD_UAIE_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_USBINTR_0_OLD_UAIE_SHIFT)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_OLD_UAIE_RANGE                        _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_OLD_UAIE_ROW                  0
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_OLD_UAIE_DISABLE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_OLD_UAIE_ENABLE                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_USBINTR_0_OLD_NAKE_SHIFT                        _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_OLD_NAKE_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_USBINTR_0_OLD_NAKE_SHIFT)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_OLD_NAKE_RANGE                        _MK_SHIFT_CONST(16):_MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_OLD_NAKE_ROW                  0
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_OLD_NAKE_DISABLE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_USBINTR_0_OLD_NAKE_ENABLE                       _MK_ENUM_CONST(1)


// Packet USB2_CONTROLLER_2_USB2D_USBINTR_0
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_SIZE 4

#define USB2_CONTROLLER_2_USB2D_USBINTR_0_OLD_UPIE_SHIFT                        _MK_SHIFT_CONST(19)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_OLD_UPIE_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_USBINTR_0_OLD_UPIE_SHIFT)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_OLD_UPIE_RANGE                        _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(19)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_OLD_UPIE_ROW                  0
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_OLD_UPIE_DISABLE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_OLD_UPIE_ENABLE                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_USBINTR_0_OLD_UAIE_SHIFT                        _MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_OLD_UAIE_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_USBINTR_0_OLD_UAIE_SHIFT)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_OLD_UAIE_RANGE                        _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(18)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_OLD_UAIE_ROW                  0
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_OLD_UAIE_DISABLE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_OLD_UAIE_ENABLE                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_USBINTR_0_OLD_NAKE_SHIFT                        _MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_OLD_NAKE_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_USBINTR_0_OLD_NAKE_SHIFT)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_OLD_NAKE_RANGE                        _MK_SHIFT_CONST(16):_MK_SHIFT_CONST(16)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_OLD_NAKE_ROW                  0
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_OLD_NAKE_DISABLE                      _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_USBINTR_0_OLD_NAKE_ENABLE                       _MK_ENUM_CONST(1)


// Packet USB2_CONTROLLER_USB2D_PORTSC1_0
#define USB2_CONTROLLER_USB2D_PORTSC1_0_SIZE 23

#define USB2_CONTROLLER_USB2D_PORTSC1_0_OLD_PTS_SHIFT                   _MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_OLD_PTS_FIELD                   _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_PORTSC1_0_OLD_PTS_SHIFT)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_OLD_PTS_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_OLD_PTS_ROW                     0
#define USB2_CONTROLLER_USB2D_PORTSC1_0_OLD_PTS_UTMI                    _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_OLD_PTS_RESERVED                        _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_OLD_PTS_ULPI                    _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_OLD_PTS_ICUSB_SER                       _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_PORTSC1_0_OLD_STS_SHIFT                   _MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_OLD_STS_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_PORTSC1_0_OLD_STS_SHIFT)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_OLD_STS_RANGE                   _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_OLD_STS_ROW                     0
#define USB2_CONTROLLER_USB2D_PORTSC1_0_OLD_STS_PARALLEL_IF                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_OLD_STS_SERIAL_IF                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_PORTSC1_0_OLD_PTW_SHIFT                   _MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_OLD_PTW_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_PORTSC1_0_OLD_PTW_SHIFT)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_OLD_PTW_RANGE                   _MK_SHIFT_CONST(28):_MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_OLD_PTW_ROW                     0
#define USB2_CONTROLLER_USB2D_PORTSC1_0_OLD_PTW_EIGHT_BIT                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_OLD_PTW_RESERVED                        _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_PORTSC1_0_OLD_PSPD_SHIFT                  _MK_SHIFT_CONST(26)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_OLD_PSPD_FIELD                  _MK_FIELD_CONST(0x3, USB2_CONTROLLER_USB2D_PORTSC1_0_OLD_PSPD_SHIFT)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_OLD_PSPD_RANGE                  _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(26)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_OLD_PSPD_ROW                    0
#define USB2_CONTROLLER_USB2D_PORTSC1_0_OLD_PSPD_FULL_SPEED                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_OLD_PSPD_LOW_SPEED                      _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_OLD_PSPD_HIGH_SPEED                     _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_OLD_PSPD_RESERVED                       _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_USB2D_PORTSC1_0_OLD_SRT_SHIFT                   _MK_SHIFT_CONST(25)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_OLD_SRT_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_PORTSC1_0_OLD_SRT_SHIFT)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_OLD_SRT_RANGE                   _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(25)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_OLD_SRT_ROW                     0
#define USB2_CONTROLLER_USB2D_PORTSC1_0_OLD_SRT_UNSET                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_OLD_SRT_SET                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_PORTSC1_0_OLD_PFSC_SHIFT                  _MK_SHIFT_CONST(24)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_OLD_PFSC_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_PORTSC1_0_OLD_PFSC_SHIFT)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_OLD_PFSC_RANGE                  _MK_SHIFT_CONST(24):_MK_SHIFT_CONST(24)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_OLD_PFSC_ROW                    0
#define USB2_CONTROLLER_USB2D_PORTSC1_0_OLD_PFSC_DONT_FORCE_FULL_SPEED                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_OLD_PFSC_FORCE_FULL_SPEED                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_PORTSC1_0_OLD_PHCD_SHIFT                  _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_OLD_PHCD_FIELD                  _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_PORTSC1_0_OLD_PHCD_SHIFT)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_OLD_PHCD_RANGE                  _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_OLD_PHCD_ROW                    0
#define USB2_CONTROLLER_USB2D_PORTSC1_0_OLD_PHCD_DISBLE                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_OLD_PHCD_ENABLE                 _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_USB2D_PORTSC1_0_OLD_HSP_SHIFT                   _MK_SHIFT_CONST(9)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_OLD_HSP_FIELD                   _MK_FIELD_CONST(0x1, USB2_CONTROLLER_USB2D_PORTSC1_0_OLD_HSP_SHIFT)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_OLD_HSP_RANGE                   _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(9)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_OLD_HSP_ROW                     0
#define USB2_CONTROLLER_USB2D_PORTSC1_0_OLD_HSP_NOT_HIGH_SPEED                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_USB2D_PORTSC1_0_OLD_HSP_HIGH_SPEED                      _MK_ENUM_CONST(1)


// Packet USB2_CONTROLLER_1_USB2D_PORTSC1_0
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_SIZE 23

#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OLD_PTS_SHIFT                 _MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OLD_PTS_FIELD                 _MK_FIELD_CONST(0x3, USB2_CONTROLLER_1_USB2D_PORTSC1_0_OLD_PTS_SHIFT)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OLD_PTS_RANGE                 _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OLD_PTS_ROW                   0
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OLD_PTS_UTMI                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OLD_PTS_RESERVED                      _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OLD_PTS_ULPI                  _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OLD_PTS_ICUSB_SER                     _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OLD_STS_SHIFT                 _MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OLD_STS_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_PORTSC1_0_OLD_STS_SHIFT)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OLD_STS_RANGE                 _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OLD_STS_ROW                   0
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OLD_STS_PARALLEL_IF                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OLD_STS_SERIAL_IF                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OLD_PTW_SHIFT                 _MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OLD_PTW_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_PORTSC1_0_OLD_PTW_SHIFT)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OLD_PTW_RANGE                 _MK_SHIFT_CONST(28):_MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OLD_PTW_ROW                   0
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OLD_PTW_EIGHT_BIT                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OLD_PTW_RESERVED                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OLD_PSPD_SHIFT                        _MK_SHIFT_CONST(26)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OLD_PSPD_FIELD                        _MK_FIELD_CONST(0x3, USB2_CONTROLLER_1_USB2D_PORTSC1_0_OLD_PSPD_SHIFT)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OLD_PSPD_RANGE                        _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(26)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OLD_PSPD_ROW                  0
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OLD_PSPD_FULL_SPEED                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OLD_PSPD_LOW_SPEED                    _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OLD_PSPD_HIGH_SPEED                   _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OLD_PSPD_RESERVED                     _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OLD_SRT_SHIFT                 _MK_SHIFT_CONST(25)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OLD_SRT_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_PORTSC1_0_OLD_SRT_SHIFT)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OLD_SRT_RANGE                 _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(25)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OLD_SRT_ROW                   0
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OLD_SRT_UNSET                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OLD_SRT_SET                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OLD_PFSC_SHIFT                        _MK_SHIFT_CONST(24)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OLD_PFSC_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_PORTSC1_0_OLD_PFSC_SHIFT)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OLD_PFSC_RANGE                        _MK_SHIFT_CONST(24):_MK_SHIFT_CONST(24)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OLD_PFSC_ROW                  0
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OLD_PFSC_DONT_FORCE_FULL_SPEED                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OLD_PFSC_FORCE_FULL_SPEED                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OLD_PHCD_SHIFT                        _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OLD_PHCD_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_PORTSC1_0_OLD_PHCD_SHIFT)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OLD_PHCD_RANGE                        _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OLD_PHCD_ROW                  0
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OLD_PHCD_DISBLE                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OLD_PHCD_ENABLE                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OLD_HSP_SHIFT                 _MK_SHIFT_CONST(9)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OLD_HSP_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_1_USB2D_PORTSC1_0_OLD_HSP_SHIFT)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OLD_HSP_RANGE                 _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(9)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OLD_HSP_ROW                   0
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OLD_HSP_NOT_HIGH_SPEED                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_1_USB2D_PORTSC1_0_OLD_HSP_HIGH_SPEED                    _MK_ENUM_CONST(1)


// Packet USB2_CONTROLLER_2_USB2D_PORTSC1_0
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_SIZE 23

#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OLD_PTS_SHIFT                 _MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OLD_PTS_FIELD                 _MK_FIELD_CONST(0x3, USB2_CONTROLLER_2_USB2D_PORTSC1_0_OLD_PTS_SHIFT)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OLD_PTS_RANGE                 _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(30)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OLD_PTS_ROW                   0
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OLD_PTS_UTMI                  _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OLD_PTS_RESERVED                      _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OLD_PTS_ULPI                  _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OLD_PTS_ICUSB_SER                     _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OLD_STS_SHIFT                 _MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OLD_STS_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_PORTSC1_0_OLD_STS_SHIFT)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OLD_STS_RANGE                 _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(29)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OLD_STS_ROW                   0
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OLD_STS_PARALLEL_IF                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OLD_STS_SERIAL_IF                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OLD_PTW_SHIFT                 _MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OLD_PTW_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_PORTSC1_0_OLD_PTW_SHIFT)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OLD_PTW_RANGE                 _MK_SHIFT_CONST(28):_MK_SHIFT_CONST(28)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OLD_PTW_ROW                   0
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OLD_PTW_EIGHT_BIT                     _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OLD_PTW_RESERVED                      _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OLD_PSPD_SHIFT                        _MK_SHIFT_CONST(26)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OLD_PSPD_FIELD                        _MK_FIELD_CONST(0x3, USB2_CONTROLLER_2_USB2D_PORTSC1_0_OLD_PSPD_SHIFT)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OLD_PSPD_RANGE                        _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(26)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OLD_PSPD_ROW                  0
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OLD_PSPD_FULL_SPEED                   _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OLD_PSPD_LOW_SPEED                    _MK_ENUM_CONST(1)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OLD_PSPD_HIGH_SPEED                   _MK_ENUM_CONST(2)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OLD_PSPD_RESERVED                     _MK_ENUM_CONST(3)

#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OLD_SRT_SHIFT                 _MK_SHIFT_CONST(25)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OLD_SRT_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_PORTSC1_0_OLD_SRT_SHIFT)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OLD_SRT_RANGE                 _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(25)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OLD_SRT_ROW                   0
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OLD_SRT_UNSET                 _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OLD_SRT_SET                   _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OLD_PFSC_SHIFT                        _MK_SHIFT_CONST(24)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OLD_PFSC_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_PORTSC1_0_OLD_PFSC_SHIFT)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OLD_PFSC_RANGE                        _MK_SHIFT_CONST(24):_MK_SHIFT_CONST(24)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OLD_PFSC_ROW                  0
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OLD_PFSC_DONT_FORCE_FULL_SPEED                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OLD_PFSC_FORCE_FULL_SPEED                     _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OLD_PHCD_SHIFT                        _MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OLD_PHCD_FIELD                        _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_PORTSC1_0_OLD_PHCD_SHIFT)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OLD_PHCD_RANGE                        _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(23)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OLD_PHCD_ROW                  0
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OLD_PHCD_DISBLE                       _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OLD_PHCD_ENABLE                       _MK_ENUM_CONST(1)

#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OLD_HSP_SHIFT                 _MK_SHIFT_CONST(9)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OLD_HSP_FIELD                 _MK_FIELD_CONST(0x1, USB2_CONTROLLER_2_USB2D_PORTSC1_0_OLD_HSP_SHIFT)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OLD_HSP_RANGE                 _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(9)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OLD_HSP_ROW                   0
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OLD_HSP_NOT_HIGH_SPEED                        _MK_ENUM_CONST(0)
#define USB2_CONTROLLER_2_USB2D_PORTSC1_0_OLD_HSP_HIGH_SPEED                    _MK_ENUM_CONST(1)


//
// REGISTER LIST
//
#define LIST_ARUSB_REGS(_op_) \
_op_(USB2_CONTROLLER_USB2D_ID_0) \
_op_(USB2_CONTROLLER_USB2D_HW_GENERAL_0) \
_op_(USB2_CONTROLLER_USB2D_HW_HOST_0) \
_op_(USB2_CONTROLLER_USB2D_HW_DEVICE_0) \
_op_(USB2_CONTROLLER_USB2D_HW_TXBUF_0) \
_op_(USB2_CONTROLLER_USB2D_HW_RXBUF_0) \
_op_(USB2_CONTROLLER_USB2D_CAPLENGTH_0) \
_op_(USB2_CONTROLLER_USB2D_HCIVERSON_0) \
_op_(USB2_CONTROLLER_USB2D_HCSPARAMS_0) \
_op_(USB2_CONTROLLER_USB2D_HCCPARAMS_0) \
_op_(USB2_CONTROLLER_USB2D_DCIVERSION_0) \
_op_(USB2_CONTROLLER_USB2D_DCCPARAMS_0) \
_op_(USB2_CONTROLLER_USB2D_EXTSTS_0) \
_op_(USB2_CONTROLLER_USB2D_USBEXTINTR_0) \
_op_(USB2_CONTROLLER_USB2D_USBCMD_0) \
_op_(USB2_CONTROLLER_USB2D_USBSTS_0) \
_op_(USB2_CONTROLLER_USB2D_USBINTR_0) \
_op_(USB2_CONTROLLER_USB2D_FRINDEX_0) \
_op_(USB2_CONTROLLER_USB2D_PERIODICLISTBASE_0) \
_op_(USB2_CONTROLLER_USB2D_ASYNCLISTADDR_0) \
_op_(USB2_CONTROLLER_USB2D_ASYNCTTSTS_0) \
_op_(USB2_CONTROLLER_USB2D_BURSTSIZE_0) \
_op_(USB2_CONTROLLER_USB2D_TXFILLTUNING_0) \
_op_(USB2_CONTROLLER_USB2D_ICUSB_CTRL_0) \
_op_(USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0) \
_op_(USB2_CONTROLLER_USB2D_PORTSC1_0) \
_op_(USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0) \
_op_(USB2_CONTROLLER_USB2D_OTGSC_0) \
_op_(USB2_CONTROLLER_USB2D_USBMODE_0) \
_op_(USB2_CONTROLLER_USB2D_ENDPTNAK_0) \
_op_(USB2_CONTROLLER_USB2D_ENDPTNAK_ENABLE_0) \
_op_(USB2_CONTROLLER_USB2D_ENDPTSETUPSTAT_0) \
_op_(USB2_CONTROLLER_USB2D_ENDPTPRIME_0) \
_op_(USB2_CONTROLLER_USB2D_ENDPTFLUSH_0) \
_op_(USB2_CONTROLLER_USB2D_ENDPTSTATUS_0) \
_op_(USB2_CONTROLLER_USB2D_ENDPTCOMPLETE_0) \
_op_(USB2_CONTROLLER_USB2D_ENDPTCTRL0_0) \
_op_(USB2_CONTROLLER_USB2D_ENDPTCTRL1_0) \
_op_(USB2_CONTROLLER_USB2D_ENDPTCTRL2_0) \
_op_(USB2_CONTROLLER_USB2D_ENDPTCTRL3_0) \
_op_(USB2_CONTROLLER_USB2D_ENDPTCTRL4_0) \
_op_(USB2_CONTROLLER_USB2D_ENDPTCTRL5_0) \
_op_(USB2_CONTROLLER_USB2D_ENDPTCTRL6_0) \
_op_(USB2_CONTROLLER_USB2D_ENDPTCTRL7_0) \
_op_(USB2_CONTROLLER_USB2D_ENDPTCTRL8_0) \
_op_(USB2_CONTROLLER_USB2D_ENDPTCTRL9_0) \
_op_(USB2_CONTROLLER_USB2D_ENDPTCTRL10_0) \
_op_(USB2_CONTROLLER_USB2D_ENDPTCTRL11_0) \
_op_(USB2_CONTROLLER_USB2D_ENDPTCTRL12_0) \
_op_(USB2_CONTROLLER_USB2D_ENDPTCTRL13_0) \
_op_(USB2_CONTROLLER_USB2D_ENDPTCTRL14_0) \
_op_(USB2_CONTROLLER_USB2D_ENDPTCTRL15_0) \
_op_(USB1_IF_USB_SUSP_CTRL_0) \
_op_(USB1_IF_USB_PHY_VBUS_SENSORS_0) \
_op_(USB1_IF_USB_PHY_VBUS_WAKEUP_ID_0) \
_op_(USB1_IF_USB_PHY_ALT_VBUS_STS_0) \
_op_(USB1_IF_USB1_LEGACY_CTRL_0) \
_op_(USB1_IF_USB_INTER_PKT_DELAY_CTRL_0) \
_op_(USB1_IF_USB_DEBUG_0) \
_op_(USB1_IF_USB_PHY_SELF_TEST_0) \
_op_(USB1_IF_USB_PHY_SELF_TEST2_0) \
_op_(USB1_IF_USB_PHY_SELF_TEST_DEBUG_0) \
_op_(USB1_IF_USB_RSM_DLY_0) \
_op_(USB1_IF_SPARE_0) \
_op_(USB1_UTMIP_PLL_CFG0_0) \
_op_(USB1_UTMIP_PLL_CFG1_0) \
_op_(USB1_UTMIP_XCVR_CFG0_0) \
_op_(USB1_UTMIP_BIAS_CFG0_0) \
_op_(USB1_UTMIP_HSRX_CFG0_0) \
_op_(USB1_UTMIP_HSRX_CFG1_0) \
_op_(USB1_UTMIP_FSLSRX_CFG0_0) \
_op_(USB1_UTMIP_FSLSRX_CFG1_0) \
_op_(USB1_UTMIP_TX_CFG0_0) \
_op_(USB1_UTMIP_MISC_CFG0_0) \
_op_(USB1_UTMIP_MISC_CFG1_0) \
_op_(USB1_UTMIP_DEBOUNCE_CFG0_0) \
_op_(USB1_UTMIP_BAT_CHRG_CFG0_0) \
_op_(USB1_UTMIP_SPARE_CFG0_0) \
_op_(USB1_UTMIP_XCVR_CFG1_0) \
_op_(USB1_UTMIP_BIAS_CFG1_0) \
_op_(USB1_UTMIP_BIAS_STS0_0) \
_op_(USB1_UTMIP_CHRG_DEB_CFG0_0) \
_op_(USB1_UTMIP_MISC_STS0_0) \
_op_(USB1_UTMIP_PMC_WAKEUP0_0) \
_op_(USB2_QH_USB2D_QH_EP_0_OUT_0) \
_op_(USB2_QH_USB2D_QH_EP_0_IN_0) \
_op_(USB2_QH_USB2D_QH_EP_1_OUT_0) \
_op_(USB2_QH_USB2D_QH_EP_1_IN_0) \
_op_(USB2_QH_USB2D_QH_EP_2_OUT_0) \
_op_(USB2_QH_USB2D_QH_EP_2_IN_0) \
_op_(USB2_QH_USB2D_QH_EP_3_OUT_0) \
_op_(USB2_QH_USB2D_QH_EP_3_IN_0) \
_op_(USB2_QH_USB2D_QH_EP_4_OUT_0) \
_op_(USB2_QH_USB2D_QH_EP_4_IN_0) \
_op_(USB2_QH_USB2D_QH_EP_5_OUT_0) \
_op_(USB2_QH_USB2D_QH_EP_5_IN_0) \
_op_(USB2_QH_USB2D_QH_EP_6_OUT_0) \
_op_(USB2_QH_USB2D_QH_EP_6_IN_0) \
_op_(USB2_QH_USB2D_QH_EP_7_OUT_0) \
_op_(USB2_QH_USB2D_QH_EP_7_IN_0) \
_op_(USB2_QH_USB2D_QH_EP_8_OUT_0) \
_op_(USB2_QH_USB2D_QH_EP_8_IN_0) \
_op_(USB2_QH_USB2D_QH_EP_9_OUT_0) \
_op_(USB2_QH_USB2D_QH_EP_9_IN_0) \
_op_(USB2_QH_USB2D_QH_EP_10_OUT_0) \
_op_(USB2_QH_USB2D_QH_EP_10_IN_0) \
_op_(USB2_QH_USB2D_QH_EP_11_OUT_0) \
_op_(USB2_QH_USB2D_QH_EP_11_IN_0) \
_op_(USB2_QH_USB2D_QH_EP_12_OUT_0) \
_op_(USB2_QH_USB2D_QH_EP_12_IN_0) \
_op_(USB2_QH_USB2D_QH_EP_13_OUT_0) \
_op_(USB2_QH_USB2D_QH_EP_13_IN_0) \
_op_(USB2_QH_USB2D_QH_EP_14_OUT_0) \
_op_(USB2_QH_USB2D_QH_EP_14_IN_0) \
_op_(USB2_QH_USB2D_QH_EP_15_OUT_0) \
_op_(USB2_QH_USB2D_QH_EP_15_IN_0) \
_op_(USB2_RX_MEM_USB2_RX_MEM_0) \
_op_(USB2_RX_MEM_USB2_RX_MEM) \
_op_(USB2_TX_MEM_USB2_TX_MEM_0) \
_op_(USB2_TX_MEM_USB2_TX_MEM) \
_op_(USB2_CONTROLLER_1_USB2D_ID_0) \
_op_(USB2_CONTROLLER_1_USB2D_HW_GENERAL_0) \
_op_(USB2_CONTROLLER_1_USB2D_HW_HOST_0) \
_op_(USB2_CONTROLLER_1_USB2D_HW_DEVICE_0) \
_op_(USB2_CONTROLLER_1_USB2D_HW_TXBUF_0) \
_op_(USB2_CONTROLLER_1_USB2D_HW_RXBUF_0) \
_op_(USB2_CONTROLLER_1_USB2D_CAPLENGTH_0) \
_op_(USB2_CONTROLLER_1_USB2D_HCIVERSON_0) \
_op_(USB2_CONTROLLER_1_USB2D_HCSPARAMS_0) \
_op_(USB2_CONTROLLER_1_USB2D_HCCPARAMS_0) \
_op_(USB2_CONTROLLER_1_USB2D_DCIVERSION_0) \
_op_(USB2_CONTROLLER_1_USB2D_DCCPARAMS_0) \
_op_(USB2_CONTROLLER_1_USB2D_EXTSTS_0) \
_op_(USB2_CONTROLLER_1_USB2D_USBEXTINTR_0) \
_op_(USB2_CONTROLLER_1_USB2D_USBCMD_0) \
_op_(USB2_CONTROLLER_1_USB2D_USBSTS_0) \
_op_(USB2_CONTROLLER_1_USB2D_USBINTR_0) \
_op_(USB2_CONTROLLER_1_USB2D_FRINDEX_0) \
_op_(USB2_CONTROLLER_1_USB2D_PERIODICLISTBASE_0) \
_op_(USB2_CONTROLLER_1_USB2D_ASYNCLISTADDR_0) \
_op_(USB2_CONTROLLER_1_USB2D_ASYNCTTSTS_0) \
_op_(USB2_CONTROLLER_1_USB2D_BURSTSIZE_0) \
_op_(USB2_CONTROLLER_1_USB2D_TXFILLTUNING_0) \
_op_(USB2_CONTROLLER_1_USB2D_ICUSB_CTRL_0) \
_op_(USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0) \
_op_(USB2_CONTROLLER_1_USB2D_PORTSC1_0) \
_op_(USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0) \
_op_(USB2_CONTROLLER_1_USB2D_OTGSC_0) \
_op_(USB2_CONTROLLER_1_USB2D_USBMODE_0) \
_op_(USB2_CONTROLLER_1_USB2D_ENDPTNAK_0) \
_op_(USB2_CONTROLLER_1_USB2D_ENDPTNAK_ENABLE_0) \
_op_(USB2_CONTROLLER_1_USB2D_ENDPTSETUPSTAT_0) \
_op_(USB2_CONTROLLER_1_USB2D_ENDPTPRIME_0) \
_op_(USB2_CONTROLLER_1_USB2D_ENDPTFLUSH_0) \
_op_(USB2_CONTROLLER_1_USB2D_ENDPTSTATUS_0) \
_op_(USB2_CONTROLLER_1_USB2D_ENDPTCOMPLETE_0) \
_op_(USB2_CONTROLLER_1_USB2D_ENDPTCTRL0_0) \
_op_(USB2_CONTROLLER_1_USB2D_ENDPTCTRL1_0) \
_op_(USB2_CONTROLLER_1_USB2D_ENDPTCTRL2_0) \
_op_(USB2_CONTROLLER_1_USB2D_ENDPTCTRL3_0) \
_op_(USB2_CONTROLLER_1_USB2D_ENDPTCTRL4_0) \
_op_(USB2_CONTROLLER_1_USB2D_ENDPTCTRL5_0) \
_op_(USB2_CONTROLLER_1_USB2D_ENDPTCTRL6_0) \
_op_(USB2_CONTROLLER_1_USB2D_ENDPTCTRL7_0) \
_op_(USB2_CONTROLLER_1_USB2D_ENDPTCTRL8_0) \
_op_(USB2_CONTROLLER_1_USB2D_ENDPTCTRL9_0) \
_op_(USB2_CONTROLLER_1_USB2D_ENDPTCTRL10_0) \
_op_(USB2_CONTROLLER_1_USB2D_ENDPTCTRL11_0) \
_op_(USB2_CONTROLLER_1_USB2D_ENDPTCTRL12_0) \
_op_(USB2_CONTROLLER_1_USB2D_ENDPTCTRL13_0) \
_op_(USB2_CONTROLLER_1_USB2D_ENDPTCTRL14_0) \
_op_(USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0) \
_op_(USB2_IF_USB_SUSP_CTRL_0) \
_op_(USB2_IF_USB_PHY_VBUS_SENSORS_0) \
_op_(USB2_IF_USB_PHY_VBUS_WAKEUP_ID_0) \
_op_(USB2_IF_USB_PHY_ALT_VBUS_STS_0) \
_op_(USB2_IF_USB_ULPIS2S_CTRL_0) \
_op_(USB2_IF_USB_ULPIS2S_SLV1_ID_0) \
_op_(USB2_IF_USB_INTER_PKT_DELAY_CTRL_0) \
_op_(USB2_IF_ULPI_TIMING_CTRL_0_0) \
_op_(USB2_IF_ULPI_TIMING_CTRL_1_0) \
_op_(USB2_IF_USB_DEBUG_0) \
_op_(USB2_IF_USB_PHY_SELF_TEST_0) \
_op_(USB2_IF_USB_PHY_SELF_TEST2_0) \
_op_(USB2_IF_USB_PHY_SELF_TEST_DEBUG_0) \
_op_(USB2_IF_USB_RSM_DLY_0) \
_op_(USB2_IF_SPARE_0) \
_op_(USB2_UTMIP_PLL_CFG0_0) \
_op_(USB2_UTMIP_PLL_CFG1_0) \
_op_(USB2_UTMIP_XCVR_CFG0_0) \
_op_(USB2_UTMIP_BIAS_CFG0_0) \
_op_(USB2_UTMIP_HSRX_CFG0_0) \
_op_(USB2_UTMIP_HSRX_CFG1_0) \
_op_(USB2_UTMIP_FSLSRX_CFG0_0) \
_op_(USB2_UTMIP_FSLSRX_CFG1_0) \
_op_(USB2_UTMIP_TX_CFG0_0) \
_op_(USB2_UTMIP_MISC_CFG0_0) \
_op_(USB2_UTMIP_MISC_CFG1_0) \
_op_(USB2_UTMIP_DEBOUNCE_CFG0_0) \
_op_(USB2_UTMIP_BAT_CHRG_CFG0_0) \
_op_(USB2_UTMIP_SPARE_CFG0_0) \
_op_(USB2_UTMIP_XCVR_CFG1_0) \
_op_(USB2_UTMIP_BIAS_CFG1_0) \
_op_(USB2_UTMIP_BIAS_STS0_0) \
_op_(USB2_UTMIP_CHRG_DEB_CFG0_0) \
_op_(USB2_UTMIP_MISC_STS0_0) \
_op_(USB2_UTMIP_PMC_WAKEUP0_0) \
_op_(USB2_UHSIC_PLL_CFG0_0) \
_op_(USB2_UHSIC_PLL_CFG1_0) \
_op_(USB2_UHSIC_HSRX_CFG0_0) \
_op_(USB2_UHSIC_HSRX_CFG1_0) \
_op_(USB2_UHSIC_TX_CFG0_0) \
_op_(USB2_UHSIC_MISC_CFG0_0) \
_op_(USB2_UHSIC_MISC_CFG1_0) \
_op_(USB2_UHSIC_PADS_CFG0_0) \
_op_(USB2_UHSIC_PADS_CFG1_0) \
_op_(USB2_UHSIC_CMD_CFG0_0) \
_op_(USB2_UHSIC_STAT_CFG0_0) \
_op_(USB2_UHSIC_SPARE_CFG0_0) \
_op_(USB2_UHSIC_MISC_STS0_0) \
_op_(USB2_UHSIC_PMC_WAKEUP0_0) \
_op_(USB2_QH_USB2D_QH_EP_0_OUT_0) \
_op_(USB2_QH_USB2D_QH_EP_0_IN_0) \
_op_(USB2_QH_USB2D_QH_EP_1_OUT_0) \
_op_(USB2_QH_USB2D_QH_EP_1_IN_0) \
_op_(USB2_QH_USB2D_QH_EP_2_OUT_0) \
_op_(USB2_QH_USB2D_QH_EP_2_IN_0) \
_op_(USB2_QH_USB2D_QH_EP_3_OUT_0) \
_op_(USB2_QH_USB2D_QH_EP_3_IN_0) \
_op_(USB2_QH_USB2D_QH_EP_4_OUT_0) \
_op_(USB2_QH_USB2D_QH_EP_4_IN_0) \
_op_(USB2_QH_USB2D_QH_EP_5_OUT_0) \
_op_(USB2_QH_USB2D_QH_EP_5_IN_0) \
_op_(USB2_QH_USB2D_QH_EP_6_OUT_0) \
_op_(USB2_QH_USB2D_QH_EP_6_IN_0) \
_op_(USB2_QH_USB2D_QH_EP_7_OUT_0) \
_op_(USB2_QH_USB2D_QH_EP_7_IN_0) \
_op_(USB2_QH_USB2D_QH_EP_8_OUT_0) \
_op_(USB2_QH_USB2D_QH_EP_8_IN_0) \
_op_(USB2_QH_USB2D_QH_EP_9_OUT_0) \
_op_(USB2_QH_USB2D_QH_EP_9_IN_0) \
_op_(USB2_QH_USB2D_QH_EP_10_OUT_0) \
_op_(USB2_QH_USB2D_QH_EP_10_IN_0) \
_op_(USB2_QH_USB2D_QH_EP_11_OUT_0) \
_op_(USB2_QH_USB2D_QH_EP_11_IN_0) \
_op_(USB2_QH_USB2D_QH_EP_12_OUT_0) \
_op_(USB2_QH_USB2D_QH_EP_12_IN_0) \
_op_(USB2_QH_USB2D_QH_EP_13_OUT_0) \
_op_(USB2_QH_USB2D_QH_EP_13_IN_0) \
_op_(USB2_QH_USB2D_QH_EP_14_OUT_0) \
_op_(USB2_QH_USB2D_QH_EP_14_IN_0) \
_op_(USB2_QH_USB2D_QH_EP_15_OUT_0) \
_op_(USB2_QH_USB2D_QH_EP_15_IN_0) \
_op_(USB2_RX_MEM_USB2_RX_MEM_0) \
_op_(USB2_RX_MEM_USB2_RX_MEM) \
_op_(USB2_TX_MEM_USB2_TX_MEM_0) \
_op_(USB2_TX_MEM_USB2_TX_MEM) \
_op_(USB2_CONTROLLER_2_USB2D_ID_0) \
_op_(USB2_CONTROLLER_2_USB2D_HW_GENERAL_0) \
_op_(USB2_CONTROLLER_2_USB2D_HW_HOST_0) \
_op_(USB2_CONTROLLER_2_USB2D_HW_DEVICE_0) \
_op_(USB2_CONTROLLER_2_USB2D_HW_TXBUF_0) \
_op_(USB2_CONTROLLER_2_USB2D_HW_RXBUF_0) \
_op_(USB2_CONTROLLER_2_USB2D_CAPLENGTH_0) \
_op_(USB2_CONTROLLER_2_USB2D_HCIVERSON_0) \
_op_(USB2_CONTROLLER_2_USB2D_HCSPARAMS_0) \
_op_(USB2_CONTROLLER_2_USB2D_HCCPARAMS_0) \
_op_(USB2_CONTROLLER_2_USB2D_DCIVERSION_0) \
_op_(USB2_CONTROLLER_2_USB2D_DCCPARAMS_0) \
_op_(USB2_CONTROLLER_2_USB2D_EXTSTS_0) \
_op_(USB2_CONTROLLER_2_USB2D_USBEXTINTR_0) \
_op_(USB2_CONTROLLER_2_USB2D_USBCMD_0) \
_op_(USB2_CONTROLLER_2_USB2D_USBSTS_0) \
_op_(USB2_CONTROLLER_2_USB2D_USBINTR_0) \
_op_(USB2_CONTROLLER_2_USB2D_FRINDEX_0) \
_op_(USB2_CONTROLLER_2_USB2D_PERIODICLISTBASE_0) \
_op_(USB2_CONTROLLER_2_USB2D_ASYNCLISTADDR_0) \
_op_(USB2_CONTROLLER_2_USB2D_ASYNCTTSTS_0) \
_op_(USB2_CONTROLLER_2_USB2D_BURSTSIZE_0) \
_op_(USB2_CONTROLLER_2_USB2D_TXFILLTUNING_0) \
_op_(USB2_CONTROLLER_2_USB2D_ICUSB_CTRL_0) \
_op_(USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0) \
_op_(USB2_CONTROLLER_2_USB2D_PORTSC1_0) \
_op_(USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0) \
_op_(USB2_CONTROLLER_2_USB2D_OTGSC_0) \
_op_(USB2_CONTROLLER_2_USB2D_USBMODE_0) \
_op_(USB2_CONTROLLER_2_USB2D_ENDPTNAK_0) \
_op_(USB2_CONTROLLER_2_USB2D_ENDPTNAK_ENABLE_0) \
_op_(USB2_CONTROLLER_2_USB2D_ENDPTSETUPSTAT_0) \
_op_(USB2_CONTROLLER_2_USB2D_ENDPTPRIME_0) \
_op_(USB2_CONTROLLER_2_USB2D_ENDPTFLUSH_0) \
_op_(USB2_CONTROLLER_2_USB2D_ENDPTSTATUS_0) \
_op_(USB2_CONTROLLER_2_USB2D_ENDPTCOMPLETE_0) \
_op_(USB2_CONTROLLER_2_USB2D_ENDPTCTRL0_0) \
_op_(USB2_CONTROLLER_2_USB2D_ENDPTCTRL1_0) \
_op_(USB2_CONTROLLER_2_USB2D_ENDPTCTRL2_0) \
_op_(USB2_CONTROLLER_2_USB2D_ENDPTCTRL3_0) \
_op_(USB2_CONTROLLER_2_USB2D_ENDPTCTRL4_0) \
_op_(USB2_CONTROLLER_2_USB2D_ENDPTCTRL5_0) \
_op_(USB2_CONTROLLER_2_USB2D_ENDPTCTRL6_0) \
_op_(USB2_CONTROLLER_2_USB2D_ENDPTCTRL7_0) \
_op_(USB2_CONTROLLER_2_USB2D_ENDPTCTRL8_0) \
_op_(USB2_CONTROLLER_2_USB2D_ENDPTCTRL9_0) \
_op_(USB2_CONTROLLER_2_USB2D_ENDPTCTRL10_0) \
_op_(USB2_CONTROLLER_2_USB2D_ENDPTCTRL11_0) \
_op_(USB2_CONTROLLER_2_USB2D_ENDPTCTRL12_0) \
_op_(USB2_CONTROLLER_2_USB2D_ENDPTCTRL13_0) \
_op_(USB2_CONTROLLER_2_USB2D_ENDPTCTRL14_0) \
_op_(USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0) \
_op_(USB3_IF_USB_SUSP_CTRL_0) \
_op_(USB3_IF_USB_PHY_VBUS_SENSORS_0) \
_op_(USB3_IF_USB_PHY_VBUS_WAKEUP_ID_0) \
_op_(USB3_IF_USB_PHY_ALT_VBUS_STS_0) \
_op_(USB3_IF_ICUSB_XCVR_CFG_0) \
_op_(USB3_IF_USB_INTER_PKT_DELAY_CTRL_0) \
_op_(USB3_IF_USB_DEBUG_0) \
_op_(USB3_IF_USB_PHY_SELF_TEST_0) \
_op_(USB3_IF_USB_PHY_SELF_TEST2_0) \
_op_(USB3_IF_USB_PHY_SELF_TEST_DEBUG_0) \
_op_(USB3_IF_USB_RSM_DLY_0) \
_op_(USB3_IF_ICUSB_PADCTLS_0) \
_op_(USB3_IF_SPARE_0) \
_op_(USB3_UTMIP_PLL_CFG0_0) \
_op_(USB3_UTMIP_PLL_CFG1_0) \
_op_(USB3_UTMIP_XCVR_CFG0_0) \
_op_(USB3_UTMIP_BIAS_CFG0_0) \
_op_(USB3_UTMIP_HSRX_CFG0_0) \
_op_(USB3_UTMIP_HSRX_CFG1_0) \
_op_(USB3_UTMIP_FSLSRX_CFG0_0) \
_op_(USB3_UTMIP_FSLSRX_CFG1_0) \
_op_(USB3_UTMIP_TX_CFG0_0) \
_op_(USB3_UTMIP_MISC_CFG0_0) \
_op_(USB3_UTMIP_MISC_CFG1_0) \
_op_(USB3_UTMIP_DEBOUNCE_CFG0_0) \
_op_(USB3_UTMIP_BAT_CHRG_CFG0_0) \
_op_(USB3_UTMIP_SPARE_CFG0_0) \
_op_(USB3_UTMIP_XCVR_CFG1_0) \
_op_(USB3_UTMIP_BIAS_CFG1_0) \
_op_(USB3_UTMIP_BIAS_STS0_0) \
_op_(USB3_UTMIP_CHRG_DEB_CFG0_0) \
_op_(USB3_UTMIP_MISC_STS0_0) \
_op_(USB3_UTMIP_PMC_WAKEUP0_0) \
_op_(USB2_QH_USB2D_QH_EP_0_OUT_0) \
_op_(USB2_QH_USB2D_QH_EP_0_IN_0) \
_op_(USB2_QH_USB2D_QH_EP_1_OUT_0) \
_op_(USB2_QH_USB2D_QH_EP_1_IN_0) \
_op_(USB2_QH_USB2D_QH_EP_2_OUT_0) \
_op_(USB2_QH_USB2D_QH_EP_2_IN_0) \
_op_(USB2_QH_USB2D_QH_EP_3_OUT_0) \
_op_(USB2_QH_USB2D_QH_EP_3_IN_0) \
_op_(USB2_QH_USB2D_QH_EP_4_OUT_0) \
_op_(USB2_QH_USB2D_QH_EP_4_IN_0) \
_op_(USB2_QH_USB2D_QH_EP_5_OUT_0) \
_op_(USB2_QH_USB2D_QH_EP_5_IN_0) \
_op_(USB2_QH_USB2D_QH_EP_6_OUT_0) \
_op_(USB2_QH_USB2D_QH_EP_6_IN_0) \
_op_(USB2_QH_USB2D_QH_EP_7_OUT_0) \
_op_(USB2_QH_USB2D_QH_EP_7_IN_0) \
_op_(USB2_QH_USB2D_QH_EP_8_OUT_0) \
_op_(USB2_QH_USB2D_QH_EP_8_IN_0) \
_op_(USB2_QH_USB2D_QH_EP_9_OUT_0) \
_op_(USB2_QH_USB2D_QH_EP_9_IN_0) \
_op_(USB2_QH_USB2D_QH_EP_10_OUT_0) \
_op_(USB2_QH_USB2D_QH_EP_10_IN_0) \
_op_(USB2_QH_USB2D_QH_EP_11_OUT_0) \
_op_(USB2_QH_USB2D_QH_EP_11_IN_0) \
_op_(USB2_QH_USB2D_QH_EP_12_OUT_0) \
_op_(USB2_QH_USB2D_QH_EP_12_IN_0) \
_op_(USB2_QH_USB2D_QH_EP_13_OUT_0) \
_op_(USB2_QH_USB2D_QH_EP_13_IN_0) \
_op_(USB2_QH_USB2D_QH_EP_14_OUT_0) \
_op_(USB2_QH_USB2D_QH_EP_14_IN_0) \
_op_(USB2_QH_USB2D_QH_EP_15_OUT_0) \
_op_(USB2_QH_USB2D_QH_EP_15_IN_0) \
_op_(USB2_RX_MEM_USB2_RX_MEM_0) \
_op_(USB2_RX_MEM_USB2_RX_MEM) \
_op_(USB2_TX_MEM_USB2_TX_MEM_0) \
_op_(USB2_TX_MEM_USB2_TX_MEM)


//
// ADDRESS SPACES
//

#define BASE_ADDRESS_USB2_CONTROLLER    0x00000000
#define BASE_ADDRESS_USB1_IF    0x00000400
#define BASE_ADDRESS_USB1_UTMIP 0x00000800
#define BASE_ADDRESS_USB2_QH    0x00001000
#define BASE_ADDRESS_USB2_RX_MEM        0x00001800
#define BASE_ADDRESS_USB2_TX_MEM        0x00002000
#define BASE_ADDRESS_USB2_CONTROLLER_1  0x00000000
#define BASE_ADDRESS_USB2_IF    0x00000400
#define BASE_ADDRESS_USB2_UTMIP 0x00000800
#define BASE_ADDRESS_USB2_UHSIC 0x00000c00
#define BASE_ADDRESS_USB2_QH    0x00001000
#define BASE_ADDRESS_USB2_RX_MEM        0x00001800
#define BASE_ADDRESS_USB2_TX_MEM        0x00002000
#define BASE_ADDRESS_USB2_CONTROLLER_2  0x00000000
#define BASE_ADDRESS_USB3_IF    0x00000400
#define BASE_ADDRESS_USB3_UTMIP 0x00000800
#define BASE_ADDRESS_USB2_QH    0x00001000
#define BASE_ADDRESS_USB2_RX_MEM        0x00001800
#define BASE_ADDRESS_USB2_TX_MEM        0x00002000

//
// ARUSB REGISTER BANKS
//

#define USB2_CONTROLLER0_FIRST_REG 0x0000 // USB2_CONTROLLER_USB2D_ID_0
#define USB2_CONTROLLER0_LAST_REG 0x0014 // USB2_CONTROLLER_USB2D_HW_RXBUF_0
#define USB2_CONTROLLER1_FIRST_REG 0x0100 // USB2_CONTROLLER_USB2D_CAPLENGTH_0
#define USB2_CONTROLLER1_LAST_REG 0x0108 // USB2_CONTROLLER_USB2D_HCCPARAMS_0
#define USB2_CONTROLLER2_FIRST_REG 0x0120 // USB2_CONTROLLER_USB2D_DCIVERSION_0
#define USB2_CONTROLLER2_LAST_REG 0x013c // USB2_CONTROLLER_USB2D_FRINDEX_0
#define USB2_CONTROLLER3_FIRST_REG 0x0144 // USB2_CONTROLLER_USB2D_PERIODICLISTBASE_0
#define USB2_CONTROLLER3_LAST_REG 0x0154 // USB2_CONTROLLER_USB2D_TXFILLTUNING_0
#define USB2_CONTROLLER4_FIRST_REG 0x015c // USB2_CONTROLLER_USB2D_ICUSB_CTRL_0
#define USB2_CONTROLLER4_LAST_REG 0x0160 // USB2_CONTROLLER_USB2D_ULPI_VIEWPORT_0
#define USB2_CONTROLLER5_FIRST_REG 0x0174 // USB2_CONTROLLER_USB2D_PORTSC1_0
#define USB2_CONTROLLER5_LAST_REG 0x0174 // USB2_CONTROLLER_USB2D_PORTSC1_0
#define USB2_CONTROLLER6_FIRST_REG 0x01b4 // USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0
#define USB2_CONTROLLER6_LAST_REG 0x01b4 // USB2_CONTROLLER_USB2D_HOSTPC1_DEVLC_0
#define USB2_CONTROLLER7_FIRST_REG 0x01f4 // USB2_CONTROLLER_USB2D_OTGSC_0
#define USB2_CONTROLLER7_LAST_REG 0x01f8 // USB2_CONTROLLER_USB2D_USBMODE_0
#define USB2_CONTROLLER8_FIRST_REG 0x0200 // USB2_CONTROLLER_USB2D_ENDPTNAK_0
#define USB2_CONTROLLER8_LAST_REG 0x0258 // USB2_CONTROLLER_USB2D_ENDPTCTRL15_0
#define USB1_IF0_FIRST_REG 0x0400 // USB1_IF_USB_SUSP_CTRL_0
#define USB1_IF0_LAST_REG 0x0410 // USB1_IF_USB1_LEGACY_CTRL_0
#define USB1_IF1_FIRST_REG 0x0420 // USB1_IF_USB_INTER_PKT_DELAY_CTRL_0
#define USB1_IF1_LAST_REG 0x0420 // USB1_IF_USB_INTER_PKT_DELAY_CTRL_0
#define USB1_IF2_FIRST_REG 0x0480 // USB1_IF_USB_DEBUG_0
#define USB1_IF2_LAST_REG 0x0490 // USB1_IF_USB_RSM_DLY_0
#define USB1_IF3_FIRST_REG 0x0498 // USB1_IF_SPARE_0
#define USB1_IF3_LAST_REG 0x0498 // USB1_IF_SPARE_0
#define USB1_UTMIP0_FIRST_REG 0x0800 // USB1_UTMIP_PLL_CFG0_0
#define USB1_UTMIP0_LAST_REG 0x084c // USB1_UTMIP_PMC_WAKEUP0_0
#define USB2_QH0_FIRST_REG 0x1000 // USB2_QH_USB2D_QH_EP_0_OUT_0
#define USB2_QH0_LAST_REG 0x1000 // USB2_QH_USB2D_QH_EP_0_OUT_0
#define USB2_QH1_FIRST_REG 0x1040 // USB2_QH_USB2D_QH_EP_0_IN_0
#define USB2_QH1_LAST_REG 0x1040 // USB2_QH_USB2D_QH_EP_0_IN_0
#define USB2_QH2_FIRST_REG 0x1080 // USB2_QH_USB2D_QH_EP_1_OUT_0
#define USB2_QH2_LAST_REG 0x1080 // USB2_QH_USB2D_QH_EP_1_OUT_0
#define USB2_QH3_FIRST_REG 0x10c0 // USB2_QH_USB2D_QH_EP_1_IN_0
#define USB2_QH3_LAST_REG 0x10c0 // USB2_QH_USB2D_QH_EP_1_IN_0
#define USB2_QH4_FIRST_REG 0x1100 // USB2_QH_USB2D_QH_EP_2_OUT_0
#define USB2_QH4_LAST_REG 0x1100 // USB2_QH_USB2D_QH_EP_2_OUT_0
#define USB2_QH5_FIRST_REG 0x1140 // USB2_QH_USB2D_QH_EP_2_IN_0
#define USB2_QH5_LAST_REG 0x1140 // USB2_QH_USB2D_QH_EP_2_IN_0
#define USB2_QH6_FIRST_REG 0x1180 // USB2_QH_USB2D_QH_EP_3_OUT_0
#define USB2_QH6_LAST_REG 0x1180 // USB2_QH_USB2D_QH_EP_3_OUT_0
#define USB2_QH7_FIRST_REG 0x11c0 // USB2_QH_USB2D_QH_EP_3_IN_0
#define USB2_QH7_LAST_REG 0x11c0 // USB2_QH_USB2D_QH_EP_3_IN_0
#define USB2_QH8_FIRST_REG 0x1200 // USB2_QH_USB2D_QH_EP_4_OUT_0
#define USB2_QH8_LAST_REG 0x1200 // USB2_QH_USB2D_QH_EP_4_OUT_0
#define USB2_QH9_FIRST_REG 0x1240 // USB2_QH_USB2D_QH_EP_4_IN_0
#define USB2_QH9_LAST_REG 0x1240 // USB2_QH_USB2D_QH_EP_4_IN_0
#define USB2_QH10_FIRST_REG 0x1280 // USB2_QH_USB2D_QH_EP_5_OUT_0
#define USB2_QH10_LAST_REG 0x1280 // USB2_QH_USB2D_QH_EP_5_OUT_0
#define USB2_QH11_FIRST_REG 0x12c0 // USB2_QH_USB2D_QH_EP_5_IN_0
#define USB2_QH11_LAST_REG 0x12c0 // USB2_QH_USB2D_QH_EP_5_IN_0
#define USB2_QH12_FIRST_REG 0x1300 // USB2_QH_USB2D_QH_EP_6_OUT_0
#define USB2_QH12_LAST_REG 0x1300 // USB2_QH_USB2D_QH_EP_6_OUT_0
#define USB2_QH13_FIRST_REG 0x1340 // USB2_QH_USB2D_QH_EP_6_IN_0
#define USB2_QH13_LAST_REG 0x1340 // USB2_QH_USB2D_QH_EP_6_IN_0
#define USB2_QH14_FIRST_REG 0x1380 // USB2_QH_USB2D_QH_EP_7_OUT_0
#define USB2_QH14_LAST_REG 0x1380 // USB2_QH_USB2D_QH_EP_7_OUT_0
#define USB2_QH15_FIRST_REG 0x13c0 // USB2_QH_USB2D_QH_EP_7_IN_0
#define USB2_QH15_LAST_REG 0x13c0 // USB2_QH_USB2D_QH_EP_7_IN_0
#define USB2_QH16_FIRST_REG 0x1400 // USB2_QH_USB2D_QH_EP_8_OUT_0
#define USB2_QH16_LAST_REG 0x1400 // USB2_QH_USB2D_QH_EP_8_OUT_0
#define USB2_QH17_FIRST_REG 0x1440 // USB2_QH_USB2D_QH_EP_8_IN_0
#define USB2_QH17_LAST_REG 0x1440 // USB2_QH_USB2D_QH_EP_8_IN_0
#define USB2_QH18_FIRST_REG 0x1480 // USB2_QH_USB2D_QH_EP_9_OUT_0
#define USB2_QH18_LAST_REG 0x1480 // USB2_QH_USB2D_QH_EP_9_OUT_0
#define USB2_QH19_FIRST_REG 0x14c0 // USB2_QH_USB2D_QH_EP_9_IN_0
#define USB2_QH19_LAST_REG 0x14c0 // USB2_QH_USB2D_QH_EP_9_IN_0
#define USB2_QH20_FIRST_REG 0x1500 // USB2_QH_USB2D_QH_EP_10_OUT_0
#define USB2_QH20_LAST_REG 0x1500 // USB2_QH_USB2D_QH_EP_10_OUT_0
#define USB2_QH21_FIRST_REG 0x1540 // USB2_QH_USB2D_QH_EP_10_IN_0
#define USB2_QH21_LAST_REG 0x1540 // USB2_QH_USB2D_QH_EP_10_IN_0
#define USB2_QH22_FIRST_REG 0x1580 // USB2_QH_USB2D_QH_EP_11_OUT_0
#define USB2_QH22_LAST_REG 0x1580 // USB2_QH_USB2D_QH_EP_11_OUT_0
#define USB2_QH23_FIRST_REG 0x15c0 // USB2_QH_USB2D_QH_EP_11_IN_0
#define USB2_QH23_LAST_REG 0x15c0 // USB2_QH_USB2D_QH_EP_11_IN_0
#define USB2_QH24_FIRST_REG 0x1600 // USB2_QH_USB2D_QH_EP_12_OUT_0
#define USB2_QH24_LAST_REG 0x1600 // USB2_QH_USB2D_QH_EP_12_OUT_0
#define USB2_QH25_FIRST_REG 0x1640 // USB2_QH_USB2D_QH_EP_12_IN_0
#define USB2_QH25_LAST_REG 0x1640 // USB2_QH_USB2D_QH_EP_12_IN_0
#define USB2_QH26_FIRST_REG 0x1680 // USB2_QH_USB2D_QH_EP_13_OUT_0
#define USB2_QH26_LAST_REG 0x1680 // USB2_QH_USB2D_QH_EP_13_OUT_0
#define USB2_QH27_FIRST_REG 0x16c0 // USB2_QH_USB2D_QH_EP_13_IN_0
#define USB2_QH27_LAST_REG 0x16c0 // USB2_QH_USB2D_QH_EP_13_IN_0
#define USB2_QH28_FIRST_REG 0x1700 // USB2_QH_USB2D_QH_EP_14_OUT_0
#define USB2_QH28_LAST_REG 0x1700 // USB2_QH_USB2D_QH_EP_14_OUT_0
#define USB2_QH29_FIRST_REG 0x1740 // USB2_QH_USB2D_QH_EP_14_IN_0
#define USB2_QH29_LAST_REG 0x1740 // USB2_QH_USB2D_QH_EP_14_IN_0
#define USB2_QH30_FIRST_REG 0x1780 // USB2_QH_USB2D_QH_EP_15_OUT_0
#define USB2_QH30_LAST_REG 0x1780 // USB2_QH_USB2D_QH_EP_15_OUT_0
#define USB2_QH31_FIRST_REG 0x17c0 // USB2_QH_USB2D_QH_EP_15_IN_0
#define USB2_QH31_LAST_REG 0x17c0 // USB2_QH_USB2D_QH_EP_15_IN_0
#define USB2_RX_MEM0_FIRST_REG 0x1800 // USB2_RX_MEM_USB2_RX_MEM_0
#define USB2_RX_MEM0_LAST_REG 0x1800 // USB2_RX_MEM_USB2_RX_MEM_0
#define USB2_TX_MEM0_FIRST_REG 0x2000 // USB2_TX_MEM_USB2_TX_MEM_0
#define USB2_TX_MEM0_LAST_REG 0x2000 // USB2_TX_MEM_USB2_TX_MEM_0
#define USB2_CONTROLLER_10_FIRST_REG 0x0000 // USB2_CONTROLLER_1_USB2D_ID_0
#define USB2_CONTROLLER_10_LAST_REG 0x0014 // USB2_CONTROLLER_1_USB2D_HW_RXBUF_0
#define USB2_CONTROLLER_11_FIRST_REG 0x0100 // USB2_CONTROLLER_1_USB2D_CAPLENGTH_0
#define USB2_CONTROLLER_11_LAST_REG 0x0108 // USB2_CONTROLLER_1_USB2D_HCCPARAMS_0
#define USB2_CONTROLLER_12_FIRST_REG 0x0120 // USB2_CONTROLLER_1_USB2D_DCIVERSION_0
#define USB2_CONTROLLER_12_LAST_REG 0x013c // USB2_CONTROLLER_1_USB2D_FRINDEX_0
#define USB2_CONTROLLER_13_FIRST_REG 0x0144 // USB2_CONTROLLER_1_USB2D_PERIODICLISTBASE_0
#define USB2_CONTROLLER_13_LAST_REG 0x0154 // USB2_CONTROLLER_1_USB2D_TXFILLTUNING_0
#define USB2_CONTROLLER_14_FIRST_REG 0x015c // USB2_CONTROLLER_1_USB2D_ICUSB_CTRL_0
#define USB2_CONTROLLER_14_LAST_REG 0x0160 // USB2_CONTROLLER_1_USB2D_ULPI_VIEWPORT_0
#define USB2_CONTROLLER_15_FIRST_REG 0x0174 // USB2_CONTROLLER_1_USB2D_PORTSC1_0
#define USB2_CONTROLLER_15_LAST_REG 0x0174 // USB2_CONTROLLER_1_USB2D_PORTSC1_0
#define USB2_CONTROLLER_16_FIRST_REG 0x01b4 // USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0
#define USB2_CONTROLLER_16_LAST_REG 0x01b4 // USB2_CONTROLLER_1_USB2D_HOSTPC1_DEVLC_0
#define USB2_CONTROLLER_17_FIRST_REG 0x01f4 // USB2_CONTROLLER_1_USB2D_OTGSC_0
#define USB2_CONTROLLER_17_LAST_REG 0x01f8 // USB2_CONTROLLER_1_USB2D_USBMODE_0
#define USB2_CONTROLLER_18_FIRST_REG 0x0200 // USB2_CONTROLLER_1_USB2D_ENDPTNAK_0
#define USB2_CONTROLLER_18_LAST_REG 0x0258 // USB2_CONTROLLER_1_USB2D_ENDPTCTRL15_0
#define USB2_IF0_FIRST_REG 0x0400 // USB2_IF_USB_SUSP_CTRL_0
#define USB2_IF0_LAST_REG 0x040c // USB2_IF_USB_PHY_ALT_VBUS_STS_0
#define USB2_IF1_FIRST_REG 0x0418 // USB2_IF_USB_ULPIS2S_CTRL_0
#define USB2_IF1_LAST_REG 0x0428 // USB2_IF_ULPI_TIMING_CTRL_1_0
#define USB2_IF2_FIRST_REG 0x0480 // USB2_IF_USB_DEBUG_0
#define USB2_IF2_LAST_REG 0x0490 // USB2_IF_USB_RSM_DLY_0
#define USB2_IF3_FIRST_REG 0x0498 // USB2_IF_SPARE_0
#define USB2_IF3_LAST_REG 0x0498 // USB2_IF_SPARE_0
#define USB2_UTMIP0_FIRST_REG 0x0800 // USB2_UTMIP_PLL_CFG0_0
#define USB2_UTMIP0_LAST_REG 0x084c // USB2_UTMIP_PMC_WAKEUP0_0
#define USB2_UHSIC0_FIRST_REG 0x0c00 // USB2_UHSIC_PLL_CFG0_0
#define USB2_UHSIC0_LAST_REG 0x0c34 // USB2_UHSIC_PMC_WAKEUP0_0
#define USB2_QH0_FIRST_REG 0x1000 // USB2_QH_USB2D_QH_EP_0_OUT_0
#define USB2_QH0_LAST_REG 0x1000 // USB2_QH_USB2D_QH_EP_0_OUT_0
#define USB2_QH1_FIRST_REG 0x1040 // USB2_QH_USB2D_QH_EP_0_IN_0
#define USB2_QH1_LAST_REG 0x1040 // USB2_QH_USB2D_QH_EP_0_IN_0
#define USB2_QH2_FIRST_REG 0x1080 // USB2_QH_USB2D_QH_EP_1_OUT_0
#define USB2_QH2_LAST_REG 0x1080 // USB2_QH_USB2D_QH_EP_1_OUT_0
#define USB2_QH3_FIRST_REG 0x10c0 // USB2_QH_USB2D_QH_EP_1_IN_0
#define USB2_QH3_LAST_REG 0x10c0 // USB2_QH_USB2D_QH_EP_1_IN_0
#define USB2_QH4_FIRST_REG 0x1100 // USB2_QH_USB2D_QH_EP_2_OUT_0
#define USB2_QH4_LAST_REG 0x1100 // USB2_QH_USB2D_QH_EP_2_OUT_0
#define USB2_QH5_FIRST_REG 0x1140 // USB2_QH_USB2D_QH_EP_2_IN_0
#define USB2_QH5_LAST_REG 0x1140 // USB2_QH_USB2D_QH_EP_2_IN_0
#define USB2_QH6_FIRST_REG 0x1180 // USB2_QH_USB2D_QH_EP_3_OUT_0
#define USB2_QH6_LAST_REG 0x1180 // USB2_QH_USB2D_QH_EP_3_OUT_0
#define USB2_QH7_FIRST_REG 0x11c0 // USB2_QH_USB2D_QH_EP_3_IN_0
#define USB2_QH7_LAST_REG 0x11c0 // USB2_QH_USB2D_QH_EP_3_IN_0
#define USB2_QH8_FIRST_REG 0x1200 // USB2_QH_USB2D_QH_EP_4_OUT_0
#define USB2_QH8_LAST_REG 0x1200 // USB2_QH_USB2D_QH_EP_4_OUT_0
#define USB2_QH9_FIRST_REG 0x1240 // USB2_QH_USB2D_QH_EP_4_IN_0
#define USB2_QH9_LAST_REG 0x1240 // USB2_QH_USB2D_QH_EP_4_IN_0
#define USB2_QH10_FIRST_REG 0x1280 // USB2_QH_USB2D_QH_EP_5_OUT_0
#define USB2_QH10_LAST_REG 0x1280 // USB2_QH_USB2D_QH_EP_5_OUT_0
#define USB2_QH11_FIRST_REG 0x12c0 // USB2_QH_USB2D_QH_EP_5_IN_0
#define USB2_QH11_LAST_REG 0x12c0 // USB2_QH_USB2D_QH_EP_5_IN_0
#define USB2_QH12_FIRST_REG 0x1300 // USB2_QH_USB2D_QH_EP_6_OUT_0
#define USB2_QH12_LAST_REG 0x1300 // USB2_QH_USB2D_QH_EP_6_OUT_0
#define USB2_QH13_FIRST_REG 0x1340 // USB2_QH_USB2D_QH_EP_6_IN_0
#define USB2_QH13_LAST_REG 0x1340 // USB2_QH_USB2D_QH_EP_6_IN_0
#define USB2_QH14_FIRST_REG 0x1380 // USB2_QH_USB2D_QH_EP_7_OUT_0
#define USB2_QH14_LAST_REG 0x1380 // USB2_QH_USB2D_QH_EP_7_OUT_0
#define USB2_QH15_FIRST_REG 0x13c0 // USB2_QH_USB2D_QH_EP_7_IN_0
#define USB2_QH15_LAST_REG 0x13c0 // USB2_QH_USB2D_QH_EP_7_IN_0
#define USB2_QH16_FIRST_REG 0x1400 // USB2_QH_USB2D_QH_EP_8_OUT_0
#define USB2_QH16_LAST_REG 0x1400 // USB2_QH_USB2D_QH_EP_8_OUT_0
#define USB2_QH17_FIRST_REG 0x1440 // USB2_QH_USB2D_QH_EP_8_IN_0
#define USB2_QH17_LAST_REG 0x1440 // USB2_QH_USB2D_QH_EP_8_IN_0
#define USB2_QH18_FIRST_REG 0x1480 // USB2_QH_USB2D_QH_EP_9_OUT_0
#define USB2_QH18_LAST_REG 0x1480 // USB2_QH_USB2D_QH_EP_9_OUT_0
#define USB2_QH19_FIRST_REG 0x14c0 // USB2_QH_USB2D_QH_EP_9_IN_0
#define USB2_QH19_LAST_REG 0x14c0 // USB2_QH_USB2D_QH_EP_9_IN_0
#define USB2_QH20_FIRST_REG 0x1500 // USB2_QH_USB2D_QH_EP_10_OUT_0
#define USB2_QH20_LAST_REG 0x1500 // USB2_QH_USB2D_QH_EP_10_OUT_0
#define USB2_QH21_FIRST_REG 0x1540 // USB2_QH_USB2D_QH_EP_10_IN_0
#define USB2_QH21_LAST_REG 0x1540 // USB2_QH_USB2D_QH_EP_10_IN_0
#define USB2_QH22_FIRST_REG 0x1580 // USB2_QH_USB2D_QH_EP_11_OUT_0
#define USB2_QH22_LAST_REG 0x1580 // USB2_QH_USB2D_QH_EP_11_OUT_0
#define USB2_QH23_FIRST_REG 0x15c0 // USB2_QH_USB2D_QH_EP_11_IN_0
#define USB2_QH23_LAST_REG 0x15c0 // USB2_QH_USB2D_QH_EP_11_IN_0
#define USB2_QH24_FIRST_REG 0x1600 // USB2_QH_USB2D_QH_EP_12_OUT_0
#define USB2_QH24_LAST_REG 0x1600 // USB2_QH_USB2D_QH_EP_12_OUT_0
#define USB2_QH25_FIRST_REG 0x1640 // USB2_QH_USB2D_QH_EP_12_IN_0
#define USB2_QH25_LAST_REG 0x1640 // USB2_QH_USB2D_QH_EP_12_IN_0
#define USB2_QH26_FIRST_REG 0x1680 // USB2_QH_USB2D_QH_EP_13_OUT_0
#define USB2_QH26_LAST_REG 0x1680 // USB2_QH_USB2D_QH_EP_13_OUT_0
#define USB2_QH27_FIRST_REG 0x16c0 // USB2_QH_USB2D_QH_EP_13_IN_0
#define USB2_QH27_LAST_REG 0x16c0 // USB2_QH_USB2D_QH_EP_13_IN_0
#define USB2_QH28_FIRST_REG 0x1700 // USB2_QH_USB2D_QH_EP_14_OUT_0
#define USB2_QH28_LAST_REG 0x1700 // USB2_QH_USB2D_QH_EP_14_OUT_0
#define USB2_QH29_FIRST_REG 0x1740 // USB2_QH_USB2D_QH_EP_14_IN_0
#define USB2_QH29_LAST_REG 0x1740 // USB2_QH_USB2D_QH_EP_14_IN_0
#define USB2_QH30_FIRST_REG 0x1780 // USB2_QH_USB2D_QH_EP_15_OUT_0
#define USB2_QH30_LAST_REG 0x1780 // USB2_QH_USB2D_QH_EP_15_OUT_0
#define USB2_QH31_FIRST_REG 0x17c0 // USB2_QH_USB2D_QH_EP_15_IN_0
#define USB2_QH31_LAST_REG 0x17c0 // USB2_QH_USB2D_QH_EP_15_IN_0
#define USB2_RX_MEM0_FIRST_REG 0x1800 // USB2_RX_MEM_USB2_RX_MEM_0
#define USB2_RX_MEM0_LAST_REG 0x1800 // USB2_RX_MEM_USB2_RX_MEM_0
#define USB2_TX_MEM0_FIRST_REG 0x2000 // USB2_TX_MEM_USB2_TX_MEM_0
#define USB2_TX_MEM0_LAST_REG 0x2000 // USB2_TX_MEM_USB2_TX_MEM_0
#define USB2_CONTROLLER_20_FIRST_REG 0x0000 // USB2_CONTROLLER_2_USB2D_ID_0
#define USB2_CONTROLLER_20_LAST_REG 0x0014 // USB2_CONTROLLER_2_USB2D_HW_RXBUF_0
#define USB2_CONTROLLER_21_FIRST_REG 0x0100 // USB2_CONTROLLER_2_USB2D_CAPLENGTH_0
#define USB2_CONTROLLER_21_LAST_REG 0x0108 // USB2_CONTROLLER_2_USB2D_HCCPARAMS_0
#define USB2_CONTROLLER_22_FIRST_REG 0x0120 // USB2_CONTROLLER_2_USB2D_DCIVERSION_0
#define USB2_CONTROLLER_22_LAST_REG 0x013c // USB2_CONTROLLER_2_USB2D_FRINDEX_0
#define USB2_CONTROLLER_23_FIRST_REG 0x0144 // USB2_CONTROLLER_2_USB2D_PERIODICLISTBASE_0
#define USB2_CONTROLLER_23_LAST_REG 0x0154 // USB2_CONTROLLER_2_USB2D_TXFILLTUNING_0
#define USB2_CONTROLLER_24_FIRST_REG 0x015c // USB2_CONTROLLER_2_USB2D_ICUSB_CTRL_0
#define USB2_CONTROLLER_24_LAST_REG 0x0160 // USB2_CONTROLLER_2_USB2D_ULPI_VIEWPORT_0
#define USB2_CONTROLLER_25_FIRST_REG 0x0174 // USB2_CONTROLLER_2_USB2D_PORTSC1_0
#define USB2_CONTROLLER_25_LAST_REG 0x0174 // USB2_CONTROLLER_2_USB2D_PORTSC1_0
#define USB2_CONTROLLER_26_FIRST_REG 0x01b4 // USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0
#define USB2_CONTROLLER_26_LAST_REG 0x01b4 // USB2_CONTROLLER_2_USB2D_HOSTPC1_DEVLC_0
#define USB2_CONTROLLER_27_FIRST_REG 0x01f4 // USB2_CONTROLLER_2_USB2D_OTGSC_0
#define USB2_CONTROLLER_27_LAST_REG 0x01f8 // USB2_CONTROLLER_2_USB2D_USBMODE_0
#define USB2_CONTROLLER_28_FIRST_REG 0x0200 // USB2_CONTROLLER_2_USB2D_ENDPTNAK_0
#define USB2_CONTROLLER_28_LAST_REG 0x0258 // USB2_CONTROLLER_2_USB2D_ENDPTCTRL15_0
#define USB3_IF0_FIRST_REG 0x0400 // USB3_IF_USB_SUSP_CTRL_0
#define USB3_IF0_LAST_REG 0x040c // USB3_IF_USB_PHY_ALT_VBUS_STS_0
#define USB3_IF1_FIRST_REG 0x0414 // USB3_IF_ICUSB_XCVR_CFG_0
#define USB3_IF1_LAST_REG 0x0414 // USB3_IF_ICUSB_XCVR_CFG_0
#define USB3_IF2_FIRST_REG 0x0420 // USB3_IF_USB_INTER_PKT_DELAY_CTRL_0
#define USB3_IF2_LAST_REG 0x0420 // USB3_IF_USB_INTER_PKT_DELAY_CTRL_0
#define USB3_IF3_FIRST_REG 0x0480 // USB3_IF_USB_DEBUG_0
#define USB3_IF3_LAST_REG 0x0498 // USB3_IF_SPARE_0
#define USB3_UTMIP0_FIRST_REG 0x0800 // USB3_UTMIP_PLL_CFG0_0
#define USB3_UTMIP0_LAST_REG 0x084c // USB3_UTMIP_PMC_WAKEUP0_0
#define USB2_QH0_FIRST_REG 0x1000 // USB2_QH_USB2D_QH_EP_0_OUT_0
#define USB2_QH0_LAST_REG 0x1000 // USB2_QH_USB2D_QH_EP_0_OUT_0
#define USB2_QH1_FIRST_REG 0x1040 // USB2_QH_USB2D_QH_EP_0_IN_0
#define USB2_QH1_LAST_REG 0x1040 // USB2_QH_USB2D_QH_EP_0_IN_0
#define USB2_QH2_FIRST_REG 0x1080 // USB2_QH_USB2D_QH_EP_1_OUT_0
#define USB2_QH2_LAST_REG 0x1080 // USB2_QH_USB2D_QH_EP_1_OUT_0
#define USB2_QH3_FIRST_REG 0x10c0 // USB2_QH_USB2D_QH_EP_1_IN_0
#define USB2_QH3_LAST_REG 0x10c0 // USB2_QH_USB2D_QH_EP_1_IN_0
#define USB2_QH4_FIRST_REG 0x1100 // USB2_QH_USB2D_QH_EP_2_OUT_0
#define USB2_QH4_LAST_REG 0x1100 // USB2_QH_USB2D_QH_EP_2_OUT_0
#define USB2_QH5_FIRST_REG 0x1140 // USB2_QH_USB2D_QH_EP_2_IN_0
#define USB2_QH5_LAST_REG 0x1140 // USB2_QH_USB2D_QH_EP_2_IN_0
#define USB2_QH6_FIRST_REG 0x1180 // USB2_QH_USB2D_QH_EP_3_OUT_0
#define USB2_QH6_LAST_REG 0x1180 // USB2_QH_USB2D_QH_EP_3_OUT_0
#define USB2_QH7_FIRST_REG 0x11c0 // USB2_QH_USB2D_QH_EP_3_IN_0
#define USB2_QH7_LAST_REG 0x11c0 // USB2_QH_USB2D_QH_EP_3_IN_0
#define USB2_QH8_FIRST_REG 0x1200 // USB2_QH_USB2D_QH_EP_4_OUT_0
#define USB2_QH8_LAST_REG 0x1200 // USB2_QH_USB2D_QH_EP_4_OUT_0
#define USB2_QH9_FIRST_REG 0x1240 // USB2_QH_USB2D_QH_EP_4_IN_0
#define USB2_QH9_LAST_REG 0x1240 // USB2_QH_USB2D_QH_EP_4_IN_0
#define USB2_QH10_FIRST_REG 0x1280 // USB2_QH_USB2D_QH_EP_5_OUT_0
#define USB2_QH10_LAST_REG 0x1280 // USB2_QH_USB2D_QH_EP_5_OUT_0
#define USB2_QH11_FIRST_REG 0x12c0 // USB2_QH_USB2D_QH_EP_5_IN_0
#define USB2_QH11_LAST_REG 0x12c0 // USB2_QH_USB2D_QH_EP_5_IN_0
#define USB2_QH12_FIRST_REG 0x1300 // USB2_QH_USB2D_QH_EP_6_OUT_0
#define USB2_QH12_LAST_REG 0x1300 // USB2_QH_USB2D_QH_EP_6_OUT_0
#define USB2_QH13_FIRST_REG 0x1340 // USB2_QH_USB2D_QH_EP_6_IN_0
#define USB2_QH13_LAST_REG 0x1340 // USB2_QH_USB2D_QH_EP_6_IN_0
#define USB2_QH14_FIRST_REG 0x1380 // USB2_QH_USB2D_QH_EP_7_OUT_0
#define USB2_QH14_LAST_REG 0x1380 // USB2_QH_USB2D_QH_EP_7_OUT_0
#define USB2_QH15_FIRST_REG 0x13c0 // USB2_QH_USB2D_QH_EP_7_IN_0
#define USB2_QH15_LAST_REG 0x13c0 // USB2_QH_USB2D_QH_EP_7_IN_0
#define USB2_QH16_FIRST_REG 0x1400 // USB2_QH_USB2D_QH_EP_8_OUT_0
#define USB2_QH16_LAST_REG 0x1400 // USB2_QH_USB2D_QH_EP_8_OUT_0
#define USB2_QH17_FIRST_REG 0x1440 // USB2_QH_USB2D_QH_EP_8_IN_0
#define USB2_QH17_LAST_REG 0x1440 // USB2_QH_USB2D_QH_EP_8_IN_0
#define USB2_QH18_FIRST_REG 0x1480 // USB2_QH_USB2D_QH_EP_9_OUT_0
#define USB2_QH18_LAST_REG 0x1480 // USB2_QH_USB2D_QH_EP_9_OUT_0
#define USB2_QH19_FIRST_REG 0x14c0 // USB2_QH_USB2D_QH_EP_9_IN_0
#define USB2_QH19_LAST_REG 0x14c0 // USB2_QH_USB2D_QH_EP_9_IN_0
#define USB2_QH20_FIRST_REG 0x1500 // USB2_QH_USB2D_QH_EP_10_OUT_0
#define USB2_QH20_LAST_REG 0x1500 // USB2_QH_USB2D_QH_EP_10_OUT_0
#define USB2_QH21_FIRST_REG 0x1540 // USB2_QH_USB2D_QH_EP_10_IN_0
#define USB2_QH21_LAST_REG 0x1540 // USB2_QH_USB2D_QH_EP_10_IN_0
#define USB2_QH22_FIRST_REG 0x1580 // USB2_QH_USB2D_QH_EP_11_OUT_0
#define USB2_QH22_LAST_REG 0x1580 // USB2_QH_USB2D_QH_EP_11_OUT_0
#define USB2_QH23_FIRST_REG 0x15c0 // USB2_QH_USB2D_QH_EP_11_IN_0
#define USB2_QH23_LAST_REG 0x15c0 // USB2_QH_USB2D_QH_EP_11_IN_0
#define USB2_QH24_FIRST_REG 0x1600 // USB2_QH_USB2D_QH_EP_12_OUT_0
#define USB2_QH24_LAST_REG 0x1600 // USB2_QH_USB2D_QH_EP_12_OUT_0
#define USB2_QH25_FIRST_REG 0x1640 // USB2_QH_USB2D_QH_EP_12_IN_0
#define USB2_QH25_LAST_REG 0x1640 // USB2_QH_USB2D_QH_EP_12_IN_0
#define USB2_QH26_FIRST_REG 0x1680 // USB2_QH_USB2D_QH_EP_13_OUT_0
#define USB2_QH26_LAST_REG 0x1680 // USB2_QH_USB2D_QH_EP_13_OUT_0
#define USB2_QH27_FIRST_REG 0x16c0 // USB2_QH_USB2D_QH_EP_13_IN_0
#define USB2_QH27_LAST_REG 0x16c0 // USB2_QH_USB2D_QH_EP_13_IN_0
#define USB2_QH28_FIRST_REG 0x1700 // USB2_QH_USB2D_QH_EP_14_OUT_0
#define USB2_QH28_LAST_REG 0x1700 // USB2_QH_USB2D_QH_EP_14_OUT_0
#define USB2_QH29_FIRST_REG 0x1740 // USB2_QH_USB2D_QH_EP_14_IN_0
#define USB2_QH29_LAST_REG 0x1740 // USB2_QH_USB2D_QH_EP_14_IN_0
#define USB2_QH30_FIRST_REG 0x1780 // USB2_QH_USB2D_QH_EP_15_OUT_0
#define USB2_QH30_LAST_REG 0x1780 // USB2_QH_USB2D_QH_EP_15_OUT_0
#define USB2_QH31_FIRST_REG 0x17c0 // USB2_QH_USB2D_QH_EP_15_IN_0
#define USB2_QH31_LAST_REG 0x17c0 // USB2_QH_USB2D_QH_EP_15_IN_0
#define USB2_RX_MEM0_FIRST_REG 0x1800 // USB2_RX_MEM_USB2_RX_MEM_0
#define USB2_RX_MEM0_LAST_REG 0x1800 // USB2_RX_MEM_USB2_RX_MEM_0
#define USB2_TX_MEM0_FIRST_REG 0x2000 // USB2_TX_MEM_USB2_TX_MEM_0
#define USB2_TX_MEM0_LAST_REG 0x2000 // USB2_TX_MEM_USB2_TX_MEM_0

// To satisfy various compilers and platforms,
// we let users control the types and syntax of certain constants, using macros.
#ifndef _MK_SHIFT_CONST
  #define _MK_SHIFT_CONST(_constant_) _constant_
#endif
#ifndef _MK_MASK_CONST
  #define _MK_MASK_CONST(_constant_) _constant_
#endif
#ifndef _MK_ENUM_CONST
  #define _MK_ENUM_CONST(_constant_) (_constant_ ## UL)
#endif
#ifndef _MK_ADDR_CONST
  #define _MK_ADDR_CONST(_constant_) _constant_
#endif
#ifndef _MK_FIELD_CONST
  #define _MK_FIELD_CONST(_mask_, _shift_) (_MK_MASK_CONST(_mask_) << _MK_SHIFT_CONST(_shift_))
#endif

#endif // ifndef ___ARUSB_H_INC_
