Loading plugins phase: Elapsed time ==> 0s.326ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Marcus\Documents\GitHub\Tarocco Lite\Firmware\dcsd.cydsn\dcsd.cyprj -d CY8C4245PVI-482 -s C:\Users\Marcus\Documents\GitHub\Tarocco Lite\Firmware\dcsd.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.635ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.087ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  dcsd.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Marcus\Documents\GitHub\Tarocco Lite\Firmware\dcsd.cydsn\dcsd.cyprj -dcpsoc3 dcsd.v -verilog
======================================================================

======================================================================
Compiling:  dcsd.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Marcus\Documents\GitHub\Tarocco Lite\Firmware\dcsd.cydsn\dcsd.cyprj -dcpsoc3 dcsd.v -verilog
======================================================================

======================================================================
Compiling:  dcsd.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Marcus\Documents\GitHub\Tarocco Lite\Firmware\dcsd.cydsn\dcsd.cyprj -dcpsoc3 -verilog dcsd.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Jan 24 02:20:55 2017


======================================================================
Compiling:  dcsd.v
Program  :   vpp
Options  :    -yv2 -q10 dcsd.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Jan 24 02:20:55 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_40\Bus_Connect_v2_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'dcsd.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  dcsd.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Marcus\Documents\GitHub\Tarocco Lite\Firmware\dcsd.cydsn\dcsd.cyprj -dcpsoc3 -verilog dcsd.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Jan 24 02:20:56 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Marcus\Documents\GitHub\Tarocco Lite\Firmware\dcsd.cydsn\codegentemp\dcsd.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Marcus\Documents\GitHub\Tarocco Lite\Firmware\dcsd.cydsn\codegentemp\dcsd.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_40\Bus_Connect_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  dcsd.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Marcus\Documents\GitHub\Tarocco Lite\Firmware\dcsd.cydsn\dcsd.cyprj -dcpsoc3 -verilog dcsd.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Jan 24 02:20:56 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Marcus\Documents\GitHub\Tarocco Lite\Firmware\dcsd.cydsn\codegentemp\dcsd.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Marcus\Documents\GitHub\Tarocco Lite\Firmware\dcsd.cydsn\codegentemp\dcsd.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_40\Bus_Connect_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\ADC:Net_3125\
	\ADC:Net_3126\
	\UART:Net_1257\
	\UART:uncfg_rx_irq\
	\UART:Net_1099\
	\UART:Net_1258\
	Net_12388
	Net_12389
	Net_12397
	Net_12398
	Net_12399
	Net_12400
	Net_12401
	Net_12402
	Net_12403
	\QDEC:Cnt16:Net_95\
	\QDEC:Cnt16:CounterUDB:ctrl_cmod_2\
	\QDEC:Cnt16:CounterUDB:ctrl_cmod_1\
	\QDEC:Cnt16:CounterUDB:ctrl_cmod_0\


Deleted 19 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_MOT:Net_66\ to \PWM_MOT:Net_75\
Aliasing \PWM_MOT:Net_82\ to \PWM_MOT:Net_75\
Aliasing \PWM_MOT:Net_72\ to \PWM_MOT:Net_75\
Aliasing tmpOE__vin_net_0 to \PWM_MOT:Net_69\
Aliasing zero to \PWM_MOT:Net_75\
Aliasing one to \PWM_MOT:Net_69\
Aliasing tmpOE__err_net_0 to \PWM_MOT:Net_69\
Aliasing tmpOE__phase_net_0 to \PWM_MOT:Net_69\
Aliasing tmpOE__enable_net_0 to \PWM_MOT:Net_69\
Aliasing tmpOE__sleep_net_0 to \PWM_MOT:Net_69\
Aliasing tmpOE__fault_net_0 to \PWM_MOT:Net_69\
Aliasing tmpOE__ovc_net_0 to \PWM_MOT:Net_69\
Aliasing \ADC:Net_3107\ to \PWM_MOT:Net_75\
Aliasing \ADC:Net_3106\ to \PWM_MOT:Net_75\
Aliasing \ADC:Net_3105\ to \PWM_MOT:Net_75\
Aliasing \ADC:Net_3104\ to \PWM_MOT:Net_75\
Aliasing \ADC:Net_3103\ to \PWM_MOT:Net_75\
Aliasing \ADC:tmpOE__Bypass_net_0\ to \PWM_MOT:Net_69\
Aliasing \ADC:Net_3207_1\ to \PWM_MOT:Net_75\
Aliasing \ADC:Net_3207_0\ to \PWM_MOT:Net_75\
Aliasing tmpOE__isense_net_0 to \PWM_MOT:Net_69\
Aliasing \UART:select_s_wire\ to \PWM_MOT:Net_75\
Aliasing \UART:sclk_s_wire\ to \PWM_MOT:Net_75\
Aliasing \UART:mosi_s_wire\ to \PWM_MOT:Net_75\
Aliasing \UART:miso_m_wire\ to \PWM_MOT:Net_75\
Aliasing \UART:tmpOE__tx_net_0\ to \PWM_MOT:Net_69\
Aliasing \UART:tmpOE__rx_net_0\ to \PWM_MOT:Net_69\
Aliasing \UART:cts_wire\ to \PWM_MOT:Net_75\
Aliasing tmpOE__reset_net_0 to \PWM_MOT:Net_69\
Aliasing tmpOE__error_net_0 to \PWM_MOT:Net_69\
Aliasing tmpOE__A_net_0 to \PWM_MOT:Net_69\
Aliasing tmpOE__B_net_0 to \PWM_MOT:Net_69\
Aliasing tmpOE__direction_net_0 to \PWM_MOT:Net_69\
Aliasing tmpOE__step_net_0 to \PWM_MOT:Net_69\
Aliasing \QDEC:Cnt16:CounterUDB:ctrl_capmode_1\ to \PWM_MOT:Net_75\
Aliasing \QDEC:Cnt16:CounterUDB:ctrl_capmode_0\ to \PWM_MOT:Net_75\
Aliasing \QDEC:Cnt16:CounterUDB:capt_rising\ to \PWM_MOT:Net_75\
Aliasing \QDEC:Cnt16:CounterUDB:underflow\ to \QDEC:Cnt16:CounterUDB:status_1\
Aliasing \QDEC:Cnt16:CounterUDB:tc_i\ to \QDEC:Cnt16:CounterUDB:reload_tc\
Aliasing \QDEC:bQuadDec:status_4\ to \PWM_MOT:Net_75\
Aliasing \QDEC:bQuadDec:status_5\ to \PWM_MOT:Net_75\
Aliasing \QDEC:bQuadDec:status_6\ to \PWM_MOT:Net_75\
Aliasing \QDEC:Net_1229\ to \PWM_MOT:Net_69\
Aliasing \TX_SEND:Net_75\ to \PWM_MOT:Net_75\
Aliasing \TX_SEND:Net_69\ to \PWM_MOT:Net_69\
Aliasing \TX_SEND:Net_66\ to \PWM_MOT:Net_75\
Aliasing \TX_SEND:Net_82\ to \PWM_MOT:Net_75\
Aliasing \TX_SEND:Net_72\ to \PWM_MOT:Net_75\
Aliasing \QDEC:Cnt16:CounterUDB:prevCapture\\D\ to \PWM_MOT:Net_75\
Aliasing \QDEC:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QDEC:Cnt16:CounterUDB:prevCompare\\D\
Removing Lhs of wire \PWM_MOT:Net_81\[1] = Net_5879[13]
Removing Lhs of wire \PWM_MOT:Net_66\[4] = \PWM_MOT:Net_75\[2]
Removing Lhs of wire \PWM_MOT:Net_82\[5] = \PWM_MOT:Net_75\[2]
Removing Lhs of wire \PWM_MOT:Net_72\[6] = \PWM_MOT:Net_75\[2]
Removing Rhs of wire tmpOE__vin_net_0[15] = \PWM_MOT:Net_69\[3]
Removing Rhs of wire zero[16] = \PWM_MOT:Net_75\[2]
Removing Lhs of wire one[21] = tmpOE__vin_net_0[15]
Removing Lhs of wire tmpOE__err_net_0[24] = tmpOE__vin_net_0[15]
Removing Lhs of wire tmpOE__phase_net_0[31] = tmpOE__vin_net_0[15]
Removing Lhs of wire tmpOE__enable_net_0[37] = tmpOE__vin_net_0[15]
Removing Lhs of wire tmpOE__sleep_net_0[49] = tmpOE__vin_net_0[15]
Removing Lhs of wire tmpOE__fault_net_0[55] = tmpOE__vin_net_0[15]
Removing Lhs of wire tmpOE__ovc_net_0[61] = tmpOE__vin_net_0[15]
Removing Lhs of wire \ADC:Net_3107\[137] = zero[16]
Removing Lhs of wire \ADC:Net_3106\[138] = zero[16]
Removing Lhs of wire \ADC:Net_3105\[139] = zero[16]
Removing Lhs of wire \ADC:Net_3104\[140] = zero[16]
Removing Lhs of wire \ADC:Net_3103\[141] = zero[16]
Removing Lhs of wire \ADC:tmpOE__Bypass_net_0\[143] = tmpOE__vin_net_0[15]
Removing Lhs of wire \ADC:Net_17\[189] = \ADC:Net_1845\[68]
Removing Lhs of wire \ADC:Net_3207_1\[211] = zero[16]
Removing Lhs of wire \ADC:Net_3207_0\[212] = zero[16]
Removing Lhs of wire \ADC:Net_3235\[213] = Net_1792[7]
Removing Lhs of wire tmpOE__isense_net_0[283] = tmpOE__vin_net_0[15]
Removing Lhs of wire \UART:select_s_wire\[290] = zero[16]
Removing Rhs of wire \UART:rx_wire\[291] = \UART:Net_1268\[292]
Removing Lhs of wire \UART:Net_1170\[295] = \UART:Net_847\[289]
Removing Lhs of wire \UART:sclk_s_wire\[296] = zero[16]
Removing Lhs of wire \UART:mosi_s_wire\[297] = zero[16]
Removing Lhs of wire \UART:miso_m_wire\[298] = zero[16]
Removing Lhs of wire \UART:tmpOE__tx_net_0\[300] = tmpOE__vin_net_0[15]
Removing Lhs of wire \UART:tmpOE__rx_net_0\[309] = tmpOE__vin_net_0[15]
Removing Lhs of wire \UART:cts_wire\[313] = zero[16]
Removing Lhs of wire tmpOE__reset_net_0[339] = tmpOE__vin_net_0[15]
Removing Lhs of wire tmpOE__error_net_0[345] = tmpOE__vin_net_0[15]
Removing Lhs of wire tmpOE__A_net_0[351] = tmpOE__vin_net_0[15]
Removing Lhs of wire tmpOE__B_net_0[357] = tmpOE__vin_net_0[15]
Removing Lhs of wire tmpOE__direction_net_0[363] = tmpOE__vin_net_0[15]
Removing Lhs of wire tmpOE__step_net_0[369] = tmpOE__vin_net_0[15]
Removing Lhs of wire \QDEC:Cnt16:Net_89\[376] = \QDEC:Net_1251\[377]
Removing Lhs of wire \QDEC:Cnt16:CounterUDB:ctrl_capmode_1\[384] = zero[16]
Removing Lhs of wire \QDEC:Cnt16:CounterUDB:ctrl_capmode_0\[385] = zero[16]
Removing Lhs of wire \QDEC:Cnt16:CounterUDB:ctrl_enable\[397] = \QDEC:Cnt16:CounterUDB:control_7\[389]
Removing Lhs of wire \QDEC:Cnt16:CounterUDB:capt_rising\[399] = zero[16]
Removing Lhs of wire \QDEC:Cnt16:CounterUDB:capt_falling\[400] = \QDEC:Cnt16:CounterUDB:prevCapture\[398]
Removing Rhs of wire \QDEC:Net_1260\[404] = \QDEC:bQuadDec:state_2\[528]
Removing Lhs of wire \QDEC:Cnt16:CounterUDB:final_enable\[406] = \QDEC:Cnt16:CounterUDB:control_7\[389]
Removing Lhs of wire \QDEC:Cnt16:CounterUDB:counter_enable\[407] = \QDEC:Cnt16:CounterUDB:control_7\[389]
Removing Rhs of wire \QDEC:Cnt16:CounterUDB:status_0\[408] = \QDEC:Cnt16:CounterUDB:cmp_out_status\[409]
Removing Rhs of wire \QDEC:Cnt16:CounterUDB:status_1\[410] = \QDEC:Cnt16:CounterUDB:per_zero\[411]
Removing Rhs of wire \QDEC:Cnt16:CounterUDB:status_2\[412] = \QDEC:Cnt16:CounterUDB:overflow_status\[413]
Removing Rhs of wire \QDEC:Cnt16:CounterUDB:status_3\[414] = \QDEC:Cnt16:CounterUDB:underflow_status\[415]
Removing Lhs of wire \QDEC:Cnt16:CounterUDB:status_4\[416] = \QDEC:Cnt16:CounterUDB:hwCapture\[402]
Removing Rhs of wire \QDEC:Cnt16:CounterUDB:status_5\[417] = \QDEC:Cnt16:CounterUDB:fifo_full\[418]
Removing Rhs of wire \QDEC:Cnt16:CounterUDB:status_6\[419] = \QDEC:Cnt16:CounterUDB:fifo_nempty\[420]
Removing Rhs of wire \QDEC:Cnt16:CounterUDB:overflow\[423] = \QDEC:Cnt16:CounterUDB:per_FF\[424]
Removing Lhs of wire \QDEC:Cnt16:CounterUDB:underflow\[425] = \QDEC:Cnt16:CounterUDB:status_1\[410]
Removing Lhs of wire \QDEC:Cnt16:CounterUDB:tc_i\[428] = \QDEC:Cnt16:CounterUDB:reload_tc\[405]
Removing Rhs of wire \QDEC:Net_1275\[430] = \QDEC:Cnt16:CounterUDB:tc_reg_i\[429]
Removing Rhs of wire \QDEC:Cnt16:CounterUDB:cmp_out_i\[431] = \QDEC:Cnt16:CounterUDB:cmp_equal\[432]
Removing Rhs of wire \QDEC:Net_1264\[435] = \QDEC:Cnt16:CounterUDB:cmp_out_reg_i\[434]
Removing Lhs of wire \QDEC:Cnt16:CounterUDB:dp_dir\[439] = \QDEC:Net_1251\[377]
Removing Lhs of wire \QDEC:Cnt16:CounterUDB:cs_addr_2\[440] = \QDEC:Net_1251\[377]
Removing Lhs of wire \QDEC:Cnt16:CounterUDB:cs_addr_1\[441] = \QDEC:Cnt16:CounterUDB:count_enable\[438]
Removing Lhs of wire \QDEC:Cnt16:CounterUDB:cs_addr_0\[442] = \QDEC:Cnt16:CounterUDB:reload\[403]
Removing Lhs of wire \QDEC:Net_1290\[519] = \QDEC:Net_1275\[430]
Removing Lhs of wire \QDEC:bQuadDec:index_filt\[526] = \QDEC:Net_1232\[527]
Removing Lhs of wire \QDEC:Net_1232\[527] = tmpOE__vin_net_0[15]
Removing Rhs of wire \QDEC:bQuadDec:error\[529] = \QDEC:bQuadDec:state_3\[530]
Removing Lhs of wire \QDEC:bQuadDec:status_0\[533] = \QDEC:Net_530\[534]
Removing Lhs of wire \QDEC:bQuadDec:status_1\[535] = \QDEC:Net_611\[536]
Removing Lhs of wire \QDEC:bQuadDec:status_2\[537] = \QDEC:Net_1260\[404]
Removing Lhs of wire \QDEC:bQuadDec:status_3\[538] = \QDEC:bQuadDec:error\[529]
Removing Lhs of wire \QDEC:bQuadDec:status_4\[539] = zero[16]
Removing Lhs of wire \QDEC:bQuadDec:status_5\[540] = zero[16]
Removing Lhs of wire \QDEC:bQuadDec:status_6\[541] = zero[16]
Removing Lhs of wire \QDEC:Net_1229\[545] = tmpOE__vin_net_0[15]
Removing Lhs of wire \QDEC:Net_1272\[546] = \QDEC:Net_1264\[435]
Removing Lhs of wire \TX_SEND:Net_81\[552] = Net_12208[549]
Removing Lhs of wire \TX_SEND:Net_75\[553] = zero[16]
Removing Lhs of wire \TX_SEND:Net_69\[554] = tmpOE__vin_net_0[15]
Removing Lhs of wire \TX_SEND:Net_66\[555] = zero[16]
Removing Lhs of wire \TX_SEND:Net_82\[556] = zero[16]
Removing Lhs of wire \TX_SEND:Net_72\[557] = zero[16]
Removing Lhs of wire \QDEC:Cnt16:CounterUDB:prevCapture\\D\[568] = zero[16]
Removing Lhs of wire \QDEC:Cnt16:CounterUDB:overflow_reg_i\\D\[569] = \QDEC:Cnt16:CounterUDB:overflow\[423]
Removing Lhs of wire \QDEC:Cnt16:CounterUDB:underflow_reg_i\\D\[570] = \QDEC:Cnt16:CounterUDB:status_1\[410]
Removing Lhs of wire \QDEC:Cnt16:CounterUDB:tc_reg_i\\D\[571] = \QDEC:Cnt16:CounterUDB:reload_tc\[405]
Removing Lhs of wire \QDEC:Cnt16:CounterUDB:prevCompare\\D\[572] = \QDEC:Cnt16:CounterUDB:cmp_out_i\[431]
Removing Lhs of wire \QDEC:Cnt16:CounterUDB:cmp_out_reg_i\\D\[573] = \QDEC:Cnt16:CounterUDB:cmp_out_i\[431]
Removing Lhs of wire \QDEC:Cnt16:CounterUDB:count_stored_i\\D\[574] = \QDEC:Net_1203\[437]

------------------------------------------------------
Aliased 0 equations, 91 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'tmpOE__vin_net_0' (cost = 0):
tmpOE__vin_net_0 <=  ('1') ;

Note:  Expanding virtual equation for '\QDEC:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QDEC:Cnt16:CounterUDB:capt_either_edge\ <= (\QDEC:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QDEC:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QDEC:Cnt16:CounterUDB:reload_tc\ <= (\QDEC:Cnt16:CounterUDB:status_1\
	OR \QDEC:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QDEC:Net_1151\' (cost = 0):
\QDEC:Net_1151\ <= (not \QDEC:Net_1251\);

Note:  Expanding virtual equation for '\QDEC:Net_1287\' (cost = 0):
\QDEC:Net_1287\ <= (not \QDEC:Net_1264\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\QDEC:Net_1248\' (cost = 2):
\QDEC:Net_1248\ <= ((not \QDEC:Net_1264\ and \QDEC:Net_1275\));


Substituting virtuals - pass 3:


----------------------------------------------------------
Circuit simplification results:

	Expanded 7 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \QDEC:Cnt16:CounterUDB:hwCapture\ to zero
Removing Lhs of wire \QDEC:Cnt16:CounterUDB:hwCapture\[402] = zero[16]

------------------------------------------------------
Aliased 0 equations, 1 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Marcus\Documents\GitHub\Tarocco Lite\Firmware\dcsd.cydsn\dcsd.cyprj" -dcpsoc3 dcsd.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.878ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.0.0.432, Family: PSoC3, Started at: Tuesday, 24 January 2017 02:20:56
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Marcus\Documents\GitHub\Tarocco Lite\Firmware\dcsd.cydsn\dcsd.cyprj -d CY8C4245PVI-482 dcsd.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.014ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \QDEC:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
Assigning clock qdClk to clock clk12 because it is a pass-through
Assigning clock txClk to clock clk12 because it is a pass-through

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 8: Automatic-assigning  clock 'clk12'. Signal=ClockBlock_clk12_ff8
    Digital Clock 0: Automatic-assigning  clock 'clk12'. Fanout=3, Signal=ClockBlock_clk12_digital
    Fixed Function Clock 9: Automatic-assigning  clock 'pwmClk'. Signal=Net_5879_ff9
    Fixed Function Clock 7: Automatic-assigning  clock 'ADC_intClock'. Signal=\ADC:Net_1845_ff7\
    Fixed Function Clock 2: Automatic-assigning  clock 'UART_SCBCLK'. Signal=\UART:Net_847_ff2\
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \QDEC:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
    UDB Clk/Enable \QDEC:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
    UDB Clk/Enable \QDEC:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \QDEC:Net_1264\, Duplicate of \QDEC:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QDEC:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_clk12_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QDEC:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QDEC:Net_1264\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = vin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => vin(0)__PA ,
            annotation => Net_81 ,
            pad => vin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = err(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => err(0)__PA ,
            annotation => Net_12822 ,
            pad => err(0)_PAD );
        Properties:
        {
        }

    Pin : Name = phase(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => phase(0)__PA ,
            pad => phase(0)_PAD );
        Properties:
        {
        }

    Pin : Name = enable(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => enable(0)__PA ,
            input => Net_9213 ,
            pad => enable(0)_PAD );
        Properties:
        {
        }

    Pin : Name = sleep(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => sleep(0)__PA ,
            pad => sleep(0)_PAD );
        Properties:
        {
        }

    Pin : Name = fault(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => fault(0)__PA ,
            pad => fault(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ovc(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => ovc(0)__PA ,
            pad => ovc(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \ADC:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: NONE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \ADC:Bypass(0)\__PA ,
            analog_term => \ADC:Net_3225\ ,
            pad => \ADC:Bypass(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = isense(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => isense(0)__PA ,
            analog_term => Net_9208 ,
            pad => isense(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \UART:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:tx(0)\__PA ,
            input => \UART:tx_wire\ ,
            pad => \UART:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:rx(0)\__PA ,
            fb => \UART:rx_wire\ ,
            pad => \UART:rx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = reset(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => reset(0)__PA ,
            pad => reset(0)_PAD );
        Properties:
        {
        }

    Pin : Name = error(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => error(0)__PA ,
            pad => error(0)_PAD );
        Properties:
        {
        }

    Pin : Name = A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => A(0)__PA ,
            fb => Net_13848 ,
            pad => A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => B(0)__PA ,
            fb => Net_13849 ,
            pad => B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = direction(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => direction(0)__PA ,
            pad => direction(0)_PAD );
        Properties:
        {
        }

    Pin : Name = step(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: RISING
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, PORT_INTERRUPT
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => step(0)__PA ,
            pad => step(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\QDEC:Net_1203_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QDEC:Net_1260\ * \QDEC:Net_1203\ * \QDEC:bQuadDec:error\ * 
              !\QDEC:bQuadDec:state_1\ * !\QDEC:bQuadDec:state_0\
            + !\QDEC:Net_1260\ * !\QDEC:bQuadDec:quad_A_filt\ * 
              !\QDEC:bQuadDec:quad_B_filt\ * !\QDEC:bQuadDec:error\ * 
              !\QDEC:bQuadDec:state_1\ * \QDEC:bQuadDec:state_0\
            + !\QDEC:Net_1260\ * !\QDEC:bQuadDec:quad_A_filt\ * 
              !\QDEC:bQuadDec:quad_B_filt\ * !\QDEC:bQuadDec:error\ * 
              \QDEC:bQuadDec:state_1\ * !\QDEC:bQuadDec:state_0\
            + !\QDEC:Net_1260\ * !\QDEC:bQuadDec:quad_A_filt\ * 
              \QDEC:bQuadDec:quad_B_filt\ * !\QDEC:bQuadDec:error\ * 
              \QDEC:bQuadDec:state_1\ * \QDEC:bQuadDec:state_0\
            + !\QDEC:Net_1260\ * \QDEC:bQuadDec:quad_A_filt\ * 
              !\QDEC:bQuadDec:quad_B_filt\ * !\QDEC:bQuadDec:error\ * 
              \QDEC:bQuadDec:state_1\ * \QDEC:bQuadDec:state_0\
            + !\QDEC:Net_1260\ * \QDEC:bQuadDec:quad_A_filt\ * 
              \QDEC:bQuadDec:quad_B_filt\ * !\QDEC:bQuadDec:error\ * 
              !\QDEC:bQuadDec:state_1\ * \QDEC:bQuadDec:state_0\
            + !\QDEC:Net_1260\ * \QDEC:bQuadDec:quad_A_filt\ * 
              \QDEC:bQuadDec:quad_B_filt\ * !\QDEC:bQuadDec:error\ * 
              \QDEC:bQuadDec:state_1\ * !\QDEC:bQuadDec:state_0\
            + \QDEC:bQuadDec:quad_A_filt\ * !\QDEC:bQuadDec:quad_B_filt\ * 
              !\QDEC:bQuadDec:error\ * !\QDEC:bQuadDec:state_1\ * 
              !\QDEC:bQuadDec:state_0\
        );
        Output = \QDEC:Net_1203_split\ (fanout=1)

    MacroCell: Name=\QDEC:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QDEC:Net_1260\ * !\QDEC:Cnt16:CounterUDB:status_1\ * 
              !\QDEC:Cnt16:CounterUDB:overflow\
        );
        Output = \QDEC:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QDEC:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QDEC:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QDEC:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QDEC:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QDEC:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QDEC:Cnt16:CounterUDB:overflow\ * 
              !\QDEC:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QDEC:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QDEC:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QDEC:Cnt16:CounterUDB:status_1\ * 
              !\QDEC:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QDEC:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QDEC:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QDEC:Cnt16:CounterUDB:control_7\ * 
              !\QDEC:Cnt16:CounterUDB:count_stored_i\ * \QDEC:Net_1203\
        );
        Output = \QDEC:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QDEC:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QDEC:Net_1251\ * \QDEC:Net_1275\ * 
              !\QDEC:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QDEC:Net_530\ (fanout=1)

    MacroCell: Name=\QDEC:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\QDEC:Net_1251\ * \QDEC:Net_1275\ * 
              !\QDEC:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QDEC:Net_611\ (fanout=1)

    MacroCell: Name=\QDEC:bQuadDec:quad_A_filt\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_clk12_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_13848
        );
        Output = \QDEC:bQuadDec:quad_A_filt\ (fanout=7)

    MacroCell: Name=\QDEC:bQuadDec:quad_B_filt\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_clk12_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_13849
        );
        Output = \QDEC:bQuadDec:quad_B_filt\ (fanout=7)

    MacroCell: Name=\QDEC:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_clk12_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QDEC:Net_1251\ * !\QDEC:Net_1260\ * 
              !\QDEC:bQuadDec:quad_A_filt\ * !\QDEC:bQuadDec:error\ * 
              !\QDEC:bQuadDec:state_0\
            + \QDEC:Net_1251\ * !\QDEC:Net_1260\ * 
              \QDEC:bQuadDec:quad_A_filt\ * !\QDEC:bQuadDec:error\ * 
              \QDEC:bQuadDec:state_0\
            + \QDEC:Net_1251\ * !\QDEC:Net_1260\ * 
              !\QDEC:bQuadDec:quad_B_filt\ * !\QDEC:bQuadDec:error\ * 
              \QDEC:bQuadDec:state_1\
            + \QDEC:Net_1251_split\
        );
        Output = \QDEC:Net_1251\ (fanout=6)

    MacroCell: Name=\QDEC:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_clk12_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QDEC:Cnt16:CounterUDB:overflow\
        );
        Output = \QDEC:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QDEC:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_clk12_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QDEC:Cnt16:CounterUDB:status_1\
        );
        Output = \QDEC:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QDEC:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_clk12_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QDEC:Cnt16:CounterUDB:status_1\ * 
              !\QDEC:Cnt16:CounterUDB:overflow\
        );
        Output = \QDEC:Net_1275\ (fanout=2)

    MacroCell: Name=\QDEC:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_clk12_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QDEC:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QDEC:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QDEC:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QDEC:Net_1251\ * !\QDEC:Net_1260\ * 
              \QDEC:bQuadDec:quad_B_filt\ * !\QDEC:bQuadDec:error\ * 
              !\QDEC:bQuadDec:state_1\
            + \QDEC:Net_1251\ * !\QDEC:Net_1260\ * \QDEC:bQuadDec:error\ * 
              !\QDEC:bQuadDec:state_1\ * !\QDEC:bQuadDec:state_0\
            + \QDEC:Net_1251\ * !\QDEC:bQuadDec:quad_A_filt\ * 
              !\QDEC:bQuadDec:error\ * !\QDEC:bQuadDec:state_1\ * 
              !\QDEC:bQuadDec:state_0\
            + \QDEC:Net_1251\ * \QDEC:bQuadDec:quad_B_filt\ * 
              !\QDEC:bQuadDec:error\ * !\QDEC:bQuadDec:state_1\ * 
              !\QDEC:bQuadDec:state_0\
            + !\QDEC:Net_1260\ * !\QDEC:bQuadDec:quad_A_filt\ * 
              !\QDEC:bQuadDec:quad_B_filt\ * !\QDEC:bQuadDec:error\ * 
              \QDEC:bQuadDec:state_1\ * !\QDEC:bQuadDec:state_0\
            + !\QDEC:Net_1260\ * \QDEC:bQuadDec:quad_A_filt\ * 
              !\QDEC:bQuadDec:quad_B_filt\ * !\QDEC:bQuadDec:error\ * 
              \QDEC:bQuadDec:state_1\ * \QDEC:bQuadDec:state_0\
            + !\QDEC:Net_1260\ * \QDEC:bQuadDec:quad_A_filt\ * 
              \QDEC:bQuadDec:quad_B_filt\ * !\QDEC:bQuadDec:error\ * 
              !\QDEC:bQuadDec:state_1\ * \QDEC:bQuadDec:state_0\
            + !\QDEC:bQuadDec:quad_A_filt\ * \QDEC:bQuadDec:quad_B_filt\ * 
              !\QDEC:bQuadDec:error\ * !\QDEC:bQuadDec:state_1\ * 
              !\QDEC:bQuadDec:state_0\
        );
        Output = \QDEC:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QDEC:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_clk12_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QDEC:Net_1203\
        );
        Output = \QDEC:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QDEC:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_clk12_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QDEC:bQuadDec:quad_A_filt\ * \QDEC:bQuadDec:quad_B_filt\ * 
              !\QDEC:bQuadDec:error\ * !\QDEC:bQuadDec:state_1\ * 
              !\QDEC:bQuadDec:state_0\
            + \QDEC:Net_1203_split\
        );
        Output = \QDEC:Net_1203\ (fanout=3)

    MacroCell: Name=\QDEC:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_clk12_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QDEC:Net_1260\ * !\QDEC:bQuadDec:error\
            + !\QDEC:Net_1260\ * !\QDEC:bQuadDec:state_1\ * 
              !\QDEC:bQuadDec:state_0\
            + !\QDEC:bQuadDec:error\ * !\QDEC:bQuadDec:state_1\ * 
              !\QDEC:bQuadDec:state_0\
        );
        Output = \QDEC:Net_1260\ (fanout=10)

    MacroCell: Name=\QDEC:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_clk12_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QDEC:Net_1260\ * !\QDEC:bQuadDec:quad_A_filt\ * 
              !\QDEC:bQuadDec:quad_B_filt\ * !\QDEC:bQuadDec:error\ * 
              \QDEC:bQuadDec:state_1\ * \QDEC:bQuadDec:state_0\
            + !\QDEC:Net_1260\ * !\QDEC:bQuadDec:quad_A_filt\ * 
              \QDEC:bQuadDec:quad_B_filt\ * !\QDEC:bQuadDec:error\ * 
              \QDEC:bQuadDec:state_1\ * !\QDEC:bQuadDec:state_0\
            + !\QDEC:Net_1260\ * \QDEC:bQuadDec:quad_A_filt\ * 
              !\QDEC:bQuadDec:quad_B_filt\ * !\QDEC:bQuadDec:error\ * 
              !\QDEC:bQuadDec:state_1\ * \QDEC:bQuadDec:state_0\
            + \QDEC:bQuadDec:quad_A_filt\ * \QDEC:bQuadDec:quad_B_filt\ * 
              !\QDEC:bQuadDec:error\ * !\QDEC:bQuadDec:state_1\ * 
              !\QDEC:bQuadDec:state_0\
        );
        Output = \QDEC:bQuadDec:error\ (fanout=9)

    MacroCell: Name=\QDEC:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_clk12_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QDEC:Net_1260\ * \QDEC:bQuadDec:quad_A_filt\ * 
              \QDEC:bQuadDec:quad_B_filt\ * !\QDEC:bQuadDec:error\ * 
              \QDEC:bQuadDec:state_0\
            + !\QDEC:Net_1260\ * \QDEC:bQuadDec:quad_A_filt\ * 
              !\QDEC:bQuadDec:error\ * \QDEC:bQuadDec:state_1\
            + !\QDEC:Net_1260\ * \QDEC:bQuadDec:quad_A_filt\ * 
              \QDEC:bQuadDec:error\ * !\QDEC:bQuadDec:state_1\ * 
              !\QDEC:bQuadDec:state_0\
            + \QDEC:bQuadDec:quad_A_filt\ * !\QDEC:bQuadDec:quad_B_filt\ * 
              !\QDEC:bQuadDec:error\ * !\QDEC:bQuadDec:state_1\ * 
              !\QDEC:bQuadDec:state_0\
        );
        Output = \QDEC:bQuadDec:state_1\ (fanout=8)

    MacroCell: Name=\QDEC:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_clk12_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QDEC:Net_1260\ * \QDEC:bQuadDec:quad_A_filt\ * 
              \QDEC:bQuadDec:quad_B_filt\ * !\QDEC:bQuadDec:error\ * 
              \QDEC:bQuadDec:state_1\
            + !\QDEC:Net_1260\ * \QDEC:bQuadDec:quad_B_filt\ * 
              !\QDEC:bQuadDec:error\ * \QDEC:bQuadDec:state_0\
            + !\QDEC:Net_1260\ * \QDEC:bQuadDec:quad_B_filt\ * 
              \QDEC:bQuadDec:error\ * !\QDEC:bQuadDec:state_1\ * 
              !\QDEC:bQuadDec:state_0\
            + !\QDEC:bQuadDec:quad_A_filt\ * \QDEC:bQuadDec:quad_B_filt\ * 
              !\QDEC:bQuadDec:error\ * !\QDEC:bQuadDec:state_1\ * 
              !\QDEC:bQuadDec:state_0\
        );
        Output = \QDEC:bQuadDec:state_0\ (fanout=8)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\QDEC:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => ClockBlock_clk12_digital ,
            cs_addr_2 => \QDEC:Net_1251\ ,
            cs_addr_1 => \QDEC:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QDEC:Cnt16:CounterUDB:reload\ ,
            chain_out => \QDEC:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QDEC:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QDEC:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => ClockBlock_clk12_digital ,
            cs_addr_2 => \QDEC:Net_1251\ ,
            cs_addr_1 => \QDEC:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QDEC:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QDEC:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QDEC:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QDEC:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QDEC:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QDEC:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QDEC:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QDEC:Cnt16:CounterUDB:sC16:counterdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\QDEC:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QDEC:Net_1260\ ,
            clock => ClockBlock_clk12_digital ,
            status_6 => \QDEC:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QDEC:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QDEC:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QDEC:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QDEC:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QDEC:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QDEC:bQuadDec:Stsreg\
        PORT MAP (
            clock => ClockBlock_clk12_digital ,
            status_3 => \QDEC:bQuadDec:error\ ,
            status_2 => \QDEC:Net_1260\ ,
            status_1 => \QDEC:Net_611\ ,
            status_0 => \QDEC:Net_530\ ,
            interrupt => Net_13932 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\QDEC:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => ClockBlock_clk12_digital ,
            control_7 => \QDEC:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QDEC:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QDEC:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QDEC:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QDEC:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QDEC:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QDEC:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QDEC:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => \ADC:Net_3112\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\QDEC:isr\
        PORT MAP (
            interrupt => Net_13932 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =rxISR
        PORT MAP (
            interrupt => Net_12386 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =stepISR
        PORT MAP (
            interrupt => Net_10216 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =txISR
        PORT MAP (
            interrupt => Net_12203 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    3 :    4 : 25.00 %
Interrupts                    :    5 :   27 :   32 : 15.63 %
IO                            :   17 :    7 :   24 : 70.83 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    1 :    1 :    2 : 50.00 %
Timer/Counter/PWM             :    2 :    2 :    4 : 50.00 %
UDB                           :      :      :      :        
  Macrocells                  :   22 :   10 :   32 : 68.75 %
  Unique P-terms              :   45 :   19 :   64 : 70.31 %
  Total P-terms               :   51 :      :      :        
  Datapath Cells              :    2 :    2 :    4 : 50.00 %
  Status Cells                :    2 :    2 :    4 : 50.00 %
    StatusI Registers         :    2 :      :      :        
  Control Cells               :    1 :    3 :    4 : 25.00 %
    Control Registers         :    1 :      :      :        
Comparator/Opamp              :    0 :    1 :    1 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    0 :    1 : 100.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    1 :    1 :  0.00 %
  8-bit IDAC                  :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.037ms
Tech Mapping phase: Elapsed time ==> 0s.060ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.0923913s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.197ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0022973 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_9208 {
    p2_2
    SARMUX0_sw2
    sarmux_vplus
  }
  Net: \ADC:Net_3113\ {
  }
  Net: \ADC:Net_3225\ {
    p1_7
    swh_1
    Net_2120
  }
  Net: \ADC:mux_bus_minus_0\ {
  }
  Net: \ADC:mux_bus_minus_1\ {
  }
  Net: \ADC:mux_bus_plus_1\ {
  }
}
Map of item to net {
  p2_2                                             -> Net_9208
  SARMUX0_sw2                                      -> Net_9208
  sarmux_vplus                                     -> Net_9208
  p1_7                                             -> \ADC:Net_3225\
  swh_1                                            -> \ADC:Net_3225\
  Net_2120                                         -> \ADC:Net_3225\
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.020ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.4 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    8 :    0 :    8 : 100.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.50
                   Pterms :            6.38
               Macrocells :            2.75
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.016ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :       9.25 :       5.50
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QDEC:Net_1251\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_clk12_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QDEC:Net_1251\ * !\QDEC:Net_1260\ * 
              !\QDEC:bQuadDec:quad_A_filt\ * !\QDEC:bQuadDec:error\ * 
              !\QDEC:bQuadDec:state_0\
            + \QDEC:Net_1251\ * !\QDEC:Net_1260\ * 
              \QDEC:bQuadDec:quad_A_filt\ * !\QDEC:bQuadDec:error\ * 
              \QDEC:bQuadDec:state_0\
            + \QDEC:Net_1251\ * !\QDEC:Net_1260\ * 
              !\QDEC:bQuadDec:quad_B_filt\ * !\QDEC:bQuadDec:error\ * 
              \QDEC:bQuadDec:state_1\
            + \QDEC:Net_1251_split\
        );
        Output = \QDEC:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QDEC:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_clk12_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QDEC:Net_1260\ * \QDEC:bQuadDec:quad_A_filt\ * 
              \QDEC:bQuadDec:quad_B_filt\ * !\QDEC:bQuadDec:error\ * 
              \QDEC:bQuadDec:state_0\
            + !\QDEC:Net_1260\ * \QDEC:bQuadDec:quad_A_filt\ * 
              !\QDEC:bQuadDec:error\ * \QDEC:bQuadDec:state_1\
            + !\QDEC:Net_1260\ * \QDEC:bQuadDec:quad_A_filt\ * 
              \QDEC:bQuadDec:error\ * !\QDEC:bQuadDec:state_1\ * 
              !\QDEC:bQuadDec:state_0\
            + \QDEC:bQuadDec:quad_A_filt\ * !\QDEC:bQuadDec:quad_B_filt\ * 
              !\QDEC:bQuadDec:error\ * !\QDEC:bQuadDec:state_1\ * 
              !\QDEC:bQuadDec:state_0\
        );
        Output = \QDEC:bQuadDec:state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QDEC:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QDEC:Net_1251\ * !\QDEC:Net_1260\ * 
              \QDEC:bQuadDec:quad_B_filt\ * !\QDEC:bQuadDec:error\ * 
              !\QDEC:bQuadDec:state_1\
            + \QDEC:Net_1251\ * !\QDEC:Net_1260\ * \QDEC:bQuadDec:error\ * 
              !\QDEC:bQuadDec:state_1\ * !\QDEC:bQuadDec:state_0\
            + \QDEC:Net_1251\ * !\QDEC:bQuadDec:quad_A_filt\ * 
              !\QDEC:bQuadDec:error\ * !\QDEC:bQuadDec:state_1\ * 
              !\QDEC:bQuadDec:state_0\
            + \QDEC:Net_1251\ * \QDEC:bQuadDec:quad_B_filt\ * 
              !\QDEC:bQuadDec:error\ * !\QDEC:bQuadDec:state_1\ * 
              !\QDEC:bQuadDec:state_0\
            + !\QDEC:Net_1260\ * !\QDEC:bQuadDec:quad_A_filt\ * 
              !\QDEC:bQuadDec:quad_B_filt\ * !\QDEC:bQuadDec:error\ * 
              \QDEC:bQuadDec:state_1\ * !\QDEC:bQuadDec:state_0\
            + !\QDEC:Net_1260\ * \QDEC:bQuadDec:quad_A_filt\ * 
              !\QDEC:bQuadDec:quad_B_filt\ * !\QDEC:bQuadDec:error\ * 
              \QDEC:bQuadDec:state_1\ * \QDEC:bQuadDec:state_0\
            + !\QDEC:Net_1260\ * \QDEC:bQuadDec:quad_A_filt\ * 
              \QDEC:bQuadDec:quad_B_filt\ * !\QDEC:bQuadDec:error\ * 
              !\QDEC:bQuadDec:state_1\ * \QDEC:bQuadDec:state_0\
            + !\QDEC:bQuadDec:quad_A_filt\ * \QDEC:bQuadDec:quad_B_filt\ * 
              !\QDEC:bQuadDec:error\ * !\QDEC:bQuadDec:state_1\ * 
              !\QDEC:bQuadDec:state_0\
        );
        Output = \QDEC:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QDEC:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QDEC:Net_1260\ * !\QDEC:Cnt16:CounterUDB:status_1\ * 
              !\QDEC:Cnt16:CounterUDB:overflow\
        );
        Output = \QDEC:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QDEC:Net_1275\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_clk12_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QDEC:Cnt16:CounterUDB:status_1\ * 
              !\QDEC:Cnt16:CounterUDB:overflow\
        );
        Output = \QDEC:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QDEC:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_clk12_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QDEC:Cnt16:CounterUDB:overflow\
        );
        Output = \QDEC:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QDEC:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QDEC:Cnt16:CounterUDB:overflow\ * 
              !\QDEC:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QDEC:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QDEC:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_clk12_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QDEC:Cnt16:CounterUDB:status_1\
        );
        Output = \QDEC:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QDEC:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QDEC:Cnt16:CounterUDB:status_1\ * 
              !\QDEC:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QDEC:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QDEC:Net_530\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QDEC:Net_1251\ * \QDEC:Net_1275\ * 
              !\QDEC:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QDEC:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QDEC:Net_611\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\QDEC:Net_1251\ * \QDEC:Net_1275\ * 
              !\QDEC:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QDEC:Net_611\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\QDEC:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => ClockBlock_clk12_digital ,
        cs_addr_2 => \QDEC:Net_1251\ ,
        cs_addr_1 => \QDEC:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QDEC:Cnt16:CounterUDB:reload\ ,
        chain_out => \QDEC:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QDEC:Cnt16:CounterUDB:sC16:counterdp:u1\

statusicell: Name =\QDEC:bQuadDec:Stsreg\
    PORT MAP (
        clock => ClockBlock_clk12_digital ,
        status_3 => \QDEC:bQuadDec:error\ ,
        status_2 => \QDEC:Net_1260\ ,
        status_1 => \QDEC:Net_611\ ,
        status_0 => \QDEC:Net_530\ ,
        interrupt => Net_13932 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QDEC:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QDEC:Cnt16:CounterUDB:control_7\ * 
              !\QDEC:Cnt16:CounterUDB:count_stored_i\ * \QDEC:Net_1203\
        );
        Output = \QDEC:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QDEC:bQuadDec:quad_B_filt\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_clk12_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_13849
        );
        Output = \QDEC:bQuadDec:quad_B_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QDEC:Net_1203\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_clk12_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QDEC:bQuadDec:quad_A_filt\ * \QDEC:bQuadDec:quad_B_filt\ * 
              !\QDEC:bQuadDec:error\ * !\QDEC:bQuadDec:state_1\ * 
              !\QDEC:bQuadDec:state_0\
            + \QDEC:Net_1203_split\
        );
        Output = \QDEC:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QDEC:bQuadDec:error\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_clk12_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QDEC:Net_1260\ * !\QDEC:bQuadDec:quad_A_filt\ * 
              !\QDEC:bQuadDec:quad_B_filt\ * !\QDEC:bQuadDec:error\ * 
              \QDEC:bQuadDec:state_1\ * \QDEC:bQuadDec:state_0\
            + !\QDEC:Net_1260\ * !\QDEC:bQuadDec:quad_A_filt\ * 
              \QDEC:bQuadDec:quad_B_filt\ * !\QDEC:bQuadDec:error\ * 
              \QDEC:bQuadDec:state_1\ * !\QDEC:bQuadDec:state_0\
            + !\QDEC:Net_1260\ * \QDEC:bQuadDec:quad_A_filt\ * 
              !\QDEC:bQuadDec:quad_B_filt\ * !\QDEC:bQuadDec:error\ * 
              !\QDEC:bQuadDec:state_1\ * \QDEC:bQuadDec:state_0\
            + \QDEC:bQuadDec:quad_A_filt\ * \QDEC:bQuadDec:quad_B_filt\ * 
              !\QDEC:bQuadDec:error\ * !\QDEC:bQuadDec:state_1\ * 
              !\QDEC:bQuadDec:state_0\
        );
        Output = \QDEC:bQuadDec:error\ (fanout=9)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QDEC:Net_1203_split\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QDEC:Net_1260\ * \QDEC:Net_1203\ * \QDEC:bQuadDec:error\ * 
              !\QDEC:bQuadDec:state_1\ * !\QDEC:bQuadDec:state_0\
            + !\QDEC:Net_1260\ * !\QDEC:bQuadDec:quad_A_filt\ * 
              !\QDEC:bQuadDec:quad_B_filt\ * !\QDEC:bQuadDec:error\ * 
              !\QDEC:bQuadDec:state_1\ * \QDEC:bQuadDec:state_0\
            + !\QDEC:Net_1260\ * !\QDEC:bQuadDec:quad_A_filt\ * 
              !\QDEC:bQuadDec:quad_B_filt\ * !\QDEC:bQuadDec:error\ * 
              \QDEC:bQuadDec:state_1\ * !\QDEC:bQuadDec:state_0\
            + !\QDEC:Net_1260\ * !\QDEC:bQuadDec:quad_A_filt\ * 
              \QDEC:bQuadDec:quad_B_filt\ * !\QDEC:bQuadDec:error\ * 
              \QDEC:bQuadDec:state_1\ * \QDEC:bQuadDec:state_0\
            + !\QDEC:Net_1260\ * \QDEC:bQuadDec:quad_A_filt\ * 
              !\QDEC:bQuadDec:quad_B_filt\ * !\QDEC:bQuadDec:error\ * 
              \QDEC:bQuadDec:state_1\ * \QDEC:bQuadDec:state_0\
            + !\QDEC:Net_1260\ * \QDEC:bQuadDec:quad_A_filt\ * 
              \QDEC:bQuadDec:quad_B_filt\ * !\QDEC:bQuadDec:error\ * 
              !\QDEC:bQuadDec:state_1\ * \QDEC:bQuadDec:state_0\
            + !\QDEC:Net_1260\ * \QDEC:bQuadDec:quad_A_filt\ * 
              \QDEC:bQuadDec:quad_B_filt\ * !\QDEC:bQuadDec:error\ * 
              \QDEC:bQuadDec:state_1\ * !\QDEC:bQuadDec:state_0\
            + \QDEC:bQuadDec:quad_A_filt\ * !\QDEC:bQuadDec:quad_B_filt\ * 
              !\QDEC:bQuadDec:error\ * !\QDEC:bQuadDec:state_1\ * 
              !\QDEC:bQuadDec:state_0\
        );
        Output = \QDEC:Net_1203_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\QDEC:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QDEC:Net_1260\ ,
        clock => ClockBlock_clk12_digital ,
        status_6 => \QDEC:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QDEC:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QDEC:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QDEC:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QDEC:Cnt16:CounterUDB:status_1\ ,
        status_0 => \QDEC:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\QDEC:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => ClockBlock_clk12_digital ,
        control_7 => \QDEC:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QDEC:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QDEC:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QDEC:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QDEC:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QDEC:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QDEC:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QDEC:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QDEC:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_clk12_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QDEC:Net_1260\ * \QDEC:bQuadDec:quad_A_filt\ * 
              \QDEC:bQuadDec:quad_B_filt\ * !\QDEC:bQuadDec:error\ * 
              \QDEC:bQuadDec:state_1\
            + !\QDEC:Net_1260\ * \QDEC:bQuadDec:quad_B_filt\ * 
              !\QDEC:bQuadDec:error\ * \QDEC:bQuadDec:state_0\
            + !\QDEC:Net_1260\ * \QDEC:bQuadDec:quad_B_filt\ * 
              \QDEC:bQuadDec:error\ * !\QDEC:bQuadDec:state_1\ * 
              !\QDEC:bQuadDec:state_0\
            + !\QDEC:bQuadDec:quad_A_filt\ * \QDEC:bQuadDec:quad_B_filt\ * 
              !\QDEC:bQuadDec:error\ * !\QDEC:bQuadDec:state_1\ * 
              !\QDEC:bQuadDec:state_0\
        );
        Output = \QDEC:bQuadDec:state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QDEC:Net_1260\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_clk12_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QDEC:Net_1260\ * !\QDEC:bQuadDec:error\
            + !\QDEC:Net_1260\ * !\QDEC:bQuadDec:state_1\ * 
              !\QDEC:bQuadDec:state_0\
            + !\QDEC:bQuadDec:error\ * !\QDEC:bQuadDec:state_1\ * 
              !\QDEC:bQuadDec:state_0\
        );
        Output = \QDEC:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QDEC:bQuadDec:quad_A_filt\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_clk12_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_13848
        );
        Output = \QDEC:bQuadDec:quad_A_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\QDEC:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QDEC:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QDEC:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QDEC:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QDEC:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_clk12_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QDEC:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QDEC:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QDEC:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_clk12_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QDEC:Net_1203\
        );
        Output = \QDEC:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\QDEC:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => ClockBlock_clk12_digital ,
        cs_addr_2 => \QDEC:Net_1251\ ,
        cs_addr_1 => \QDEC:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QDEC:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QDEC:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \QDEC:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QDEC:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QDEC:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QDEC:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QDEC:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QDEC:Cnt16:CounterUDB:sC16:counterdp:u0\

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\QDEC:isr\
        PORT MAP (
            interrupt => Net_13932 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =txISR
        PORT MAP (
            interrupt => Net_12203 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =stepISR
        PORT MAP (
            interrupt => Net_10216 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(11)] 
    interrupt: Name =rxISR
        PORT MAP (
            interrupt => Net_12386 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(14)] 
    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => \ADC:Net_3112\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => A(0)__PA ,
        fb => Net_13848 ,
        pad => A(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => B(0)__PA ,
        fb => Net_13849 ,
        pad => B(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = phase(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => phase(0)__PA ,
        pad => phase(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = enable(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => enable(0)__PA ,
        input => Net_9213 ,
        pad => enable(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = sleep(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => sleep(0)__PA ,
        pad => sleep(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \ADC:Bypass(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: NONE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \ADC:Bypass(0)\__PA ,
        analog_term => \ADC:Net_3225\ ,
        pad => \ADC:Bypass(0)_PAD\ );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=2]: 
Pin : Name = isense(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => isense(0)__PA ,
        analog_term => Net_9208 ,
        pad => isense(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = ovc(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => ovc(0)__PA ,
        pad => ovc(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = fault(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => fault(0)__PA ,
        pad => fault(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = \UART:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:rx(0)\__PA ,
        fb => \UART:rx_wire\ ,
        pad => \UART:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \UART:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:tx(0)\__PA ,
        input => \UART:tx_wire\ ,
        pad => \UART:tx(0)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = vin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => vin(0)__PA ,
        annotation => Net_81 ,
        pad => vin(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = err(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => err(0)__PA ,
        annotation => Net_12822 ,
        pad => err(0)_PAD );
    Properties:
    {
    }

Port 4 generates interrupt for logical port:
    logicalport: Name =step
        PORT MAP (
            in_clock_en => tmpOE__vin_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__vin_net_0 ,
            out_reset => zero ,
            interrupt => Net_10216 );
        Properties:
        {
            drive_mode = "010"
            ibuf_enabled = "1"
            id = "9bcfc016-da87-4b10-8980-91147c3b8c13"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "0"
            input_sync_mode = "0"
            intr_mode = "01"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = error(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => error(0)__PA ,
        pad => error(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = reset(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => reset(0)__PA ,
        pad => reset(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = step(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: RISING
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, PORT_INTERRUPT
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => step(0)__PA ,
        pad => step(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = direction(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => direction(0)__PA ,
        pad => direction(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_8 => ClockBlock_clk12_ff8 ,
            udb_div_0 => dclk_to_genclk ,
            ff_div_9 => Net_5879_ff9 ,
            ff_div_7 => \ADC:Net_1845_ff7\ ,
            ff_div_2 => \UART:Net_847_ff2\ );
        Properties:
        {
        }
PM group 0: empty
SPC group 0: empty
WDT group 0: empty
FSS group 0: empty
LP Comparator group 0: empty
Serial Communication (SCB) group 0: 
    SCB Block @ F(SCB,1): 
    m0s8scbcell: Name =\UART:SCB\
        PORT MAP (
            clock => \UART:Net_847_ff2\ ,
            interrupt => Net_12386 ,
            rx => \UART:rx_wire\ ,
            tx => \UART:tx_wire\ ,
            rts => \UART:rts_wire\ ,
            mosi_m => \UART:mosi_m_wire\ ,
            select_m_3 => \UART:select_m_wire_3\ ,
            select_m_2 => \UART:select_m_wire_2\ ,
            select_m_1 => \UART:select_m_wire_1\ ,
            select_m_0 => \UART:select_m_wire_0\ ,
            sclk_m => \UART:sclk_m_wire\ ,
            miso_s => \UART:miso_s_wire\ ,
            tx_req => Net_12392 ,
            rx_req => Net_12391 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
CapSense group 0: empty
8-bit IDAC group 0: empty
7-bit IDAC group 0: empty
Timer/Counter/PWM group 0: 
    Tcpwm Block @ F(TCPWM,0): 
    m0s8tcpwmcell: Name =\PWM_MOT:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_5879_ff9 ,
            capture => zero ,
            count => tmpOE__vin_net_0 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_1792 ,
            tr_overflow => Net_11002 ,
            tr_compare_match => Net_11003 ,
            line_out => Net_11004 ,
            line_out_compl => Net_9213 ,
            interrupt => Net_11001 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,1): 
    m0s8tcpwmcell: Name =\TX_SEND:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => ClockBlock_clk12_ff8 ,
            capture => zero ,
            count => tmpOE__vin_net_0 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_12885 ,
            tr_overflow => Net_12203 ,
            tr_compare_match => Net_12886 ,
            line_out => Net_12887 ,
            line_out_compl => Net_12888 ,
            interrupt => Net_12884 );
        Properties:
        {
            cy_registers = ""
        }
Comparator/Opamp group 0: empty
Die Temp group 0: empty
SAR ADC group 0: 
    PSoC4 SAR ADC @ F(SARADC,0): 
    p4sarcell: Name =\ADC:cy_psoc4_sar\
        PORT MAP (
            vplus => Net_9208 ,
            vminus => \ADC:mux_bus_minus_0\ ,
            vref => \ADC:Net_3113\ ,
            ext_vref => \ADC:Net_3225\ ,
            clock => \ADC:Net_1845_ff7\ ,
            sample_done => Net_12720 ,
            chan_id_valid => \ADC:Net_3108\ ,
            chan_id_3 => \ADC:Net_3109_3\ ,
            chan_id_2 => \ADC:Net_3109_2\ ,
            chan_id_1 => \ADC:Net_3109_1\ ,
            chan_id_0 => \ADC:Net_3109_0\ ,
            data_valid => \ADC:Net_3110\ ,
            data_11 => \ADC:Net_3111_11\ ,
            data_10 => \ADC:Net_3111_10\ ,
            data_9 => \ADC:Net_3111_9\ ,
            data_8 => \ADC:Net_3111_8\ ,
            data_7 => \ADC:Net_3111_7\ ,
            data_6 => \ADC:Net_3111_6\ ,
            data_5 => \ADC:Net_3111_5\ ,
            data_4 => \ADC:Net_3111_4\ ,
            data_3 => \ADC:Net_3111_3\ ,
            data_2 => \ADC:Net_3111_2\ ,
            data_1 => \ADC:Net_3111_1\ ,
            data_0 => \ADC:Net_3111_0\ ,
            eos_intr => Net_12721 ,
            irq => \ADC:Net_3112\ ,
            trigger => Net_1792 );
        Properties:
        {
            cy_registers = ""
        }
Segment LCD group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => ClockBlock_clk12_digital ,
            gen_clk_in_0 => dclk_to_genclk );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
ANAPUMP group 0: empty
WCO group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                 | 
Port | Pin | Fixed |      Type |       Drive Mode |            Name | Connections
-----+-----+-------+-----------+------------------+-----------------+-----------------------
   0 |   0 |     * |      NONE |      RES_PULL_UP |            A(0) | FB(Net_13848)
     |   1 |     * |      NONE |      RES_PULL_UP |            B(0) | FB(Net_13849)
-----+-----+-------+-----------+------------------+-----------------+-----------------------
   1 |   0 |     * |      NONE |         CMOS_OUT |        phase(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |       enable(0) | In(Net_9213)
     |   2 |     * |      NONE |         CMOS_OUT |        sleep(0) | 
     |   7 |     * |      NONE |      HI_Z_ANALOG | \ADC:Bypass(0)\ | Analog(\ADC:Net_3225\)
-----+-----+-------+-----------+------------------+-----------------+-----------------------
   2 |   2 |     * |      NONE |      HI_Z_ANALOG |       isense(0) | Analog(Net_9208)
     |   3 |     * |      NONE |      RES_PULL_UP |          ovc(0) | 
     |   4 |     * |      NONE |      RES_PULL_UP |        fault(0) | 
-----+-----+-------+-----------+------------------+-----------------+-----------------------
   3 |   0 |     * |      NONE |     HI_Z_DIGITAL |    \UART:rx(0)\ | FB(\UART:rx_wire\)
     |   1 |     * |      NONE |         CMOS_OUT |    \UART:tx(0)\ | In(\UART:tx_wire\)
     |   2 |     * |      NONE |         CMOS_OUT |          vin(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |          err(0) | 
-----+-----+-------+-----------+------------------+-----------------+-----------------------
   4 |   0 |     * |      NONE |    OPEN_DRAIN_LO |        error(0) | 
     |   1 |     * |      NONE |      RES_PULL_UP |        reset(0) | 
     |   2 |     * |    RISING |      RES_PULL_UP |         step(0) | 
     |   3 |     * |      NONE |      RES_PULL_UP |    direction(0) | 
--------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.002ms
Digital Placement phase: Elapsed time ==> 0s.747ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.721ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.284ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.032ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in dcsd_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.320ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.165ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 2s.603ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 2s.605ms
API generation phase: Elapsed time ==> 2s.567ms
Dependency generation phase: Elapsed time ==> 0s.035ms
Cleanup phase: Elapsed time ==> 0s.001ms
