{
  "name": "arch::irq::chip::pic::set_mask",
  "safe": true,
  "callees": {
    "io::io_port::IoPort::<T, A>::write": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Writes to the I/O port\n",
      "adt": {
        "io::io_port::IoPort": "ImmutableAsArgument"
      }
    }
  },
  "adts": {
    "io::io_port::IoPort": [
      "Ref"
    ]
  },
  "path": {
    "type": "Local",
    "path": "ostd::arch::irq::chip::pic::set_mask"
  },
  "span": "ostd/src/arch/x86/irq/chip/pic.rs:28:1: 50:2",
  "src": "fn set_mask(master_mask: u8, slave_mask: u8) {\n    // Start initialization\n    MASTER_CMD.write(0x11);\n    SLAVE_CMD.write(0x11);\n\n    // Set offsets\n    // - Map master PIC vector 0x00~0x07 to IRQ number 0x20~0x27\n    MASTER_DATA.write(IRQ_OFFSET);\n    // - Map slave PIC vector 0x00~0x07 to IRQ number 0x28~0x2f\n    SLAVE_DATA.write(IRQ_OFFSET + 0x08);\n\n    // Set up cascade (there is a slave PIC at IRQ2)\n    MASTER_DATA.write(4);\n    SLAVE_DATA.write(2);\n\n    // Set up interrupt mode (1 is 8086/88 mode, 2 is auto EOI)\n    MASTER_DATA.write(1);\n    SLAVE_DATA.write(1);\n\n    // Mask interrupts\n    MASTER_DATA.write(master_mask);\n    SLAVE_DATA.write(slave_mask);\n}",
  "mir": "fn arch::irq::chip::pic::set_mask(_1: u8, _2: u8) -> () {\n    let mut _0: ();\n    let  _3: ();\n    let mut _4: &io::io_port::IoPort<u8, x86_64::instructions::port::WriteOnlyAccess>;\n    let  _5: ();\n    let mut _6: &io::io_port::IoPort<u8, x86_64::instructions::port::WriteOnlyAccess>;\n    let  _7: ();\n    let mut _8: &io::io_port::IoPort<u8, x86_64::instructions::port::WriteOnlyAccess>;\n    let  _9: ();\n    let mut _10: &io::io_port::IoPort<u8, x86_64::instructions::port::WriteOnlyAccess>;\n    let mut _11: u8;\n    let mut _12: (u8, bool);\n    let  _13: ();\n    let mut _14: &io::io_port::IoPort<u8, x86_64::instructions::port::WriteOnlyAccess>;\n    let  _15: ();\n    let mut _16: &io::io_port::IoPort<u8, x86_64::instructions::port::WriteOnlyAccess>;\n    let  _17: ();\n    let mut _18: &io::io_port::IoPort<u8, x86_64::instructions::port::WriteOnlyAccess>;\n    let  _19: ();\n    let mut _20: &io::io_port::IoPort<u8, x86_64::instructions::port::WriteOnlyAccess>;\n    let  _21: ();\n    let mut _22: &io::io_port::IoPort<u8, x86_64::instructions::port::WriteOnlyAccess>;\n    let  _23: ();\n    let mut _24: &io::io_port::IoPort<u8, x86_64::instructions::port::WriteOnlyAccess>;\n    debug master_mask => _1;\n    debug slave_mask => _2;\n    bb0: {\n        StorageLive(_4);\n        _4 = {alloc244: &io::io_port::IoPort<u8, x86_64::instructions::port::WriteOnlyAccess>};\n        _3 = io::io_port::IoPort::<u8, x86_64::instructions::port::WriteOnlyAccess>::write(move _4, 17_u8) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageDead(_4);\n        StorageLive(_6);\n        _6 = {alloc253: &io::io_port::IoPort<u8, x86_64::instructions::port::WriteOnlyAccess>};\n        _5 = io::io_port::IoPort::<u8, x86_64::instructions::port::WriteOnlyAccess>::write(move _6, 17_u8) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_6);\n        StorageLive(_8);\n        _8 = {alloc249: &io::io_port::IoPort<u8, x86_64::instructions::port::WriteOnlyAccess>};\n        _7 = io::io_port::IoPort::<u8, x86_64::instructions::port::WriteOnlyAccess>::write(move _8, arch::irq::chip::pic::IRQ_OFFSET) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_8);\n        StorageLive(_10);\n        _10 = {alloc257: &io::io_port::IoPort<u8, x86_64::instructions::port::WriteOnlyAccess>};\n        StorageLive(_11);\n        _12 = CheckedAdd(arch::irq::chip::pic::IRQ_OFFSET, 8_u8);\n        assert(!move (_12.1: bool), \"attempt to compute `{} + {}`, which would overflow\", arch::irq::chip::pic::IRQ_OFFSET, 8_u8) -> [success: bb4, unwind unreachable];\n    }\n    bb4: {\n        _11 = move (_12.0: u8);\n        _9 = io::io_port::IoPort::<u8, x86_64::instructions::port::WriteOnlyAccess>::write(move _10, move _11) -> [return: bb5, unwind unreachable];\n    }\n    bb5: {\n        StorageDead(_11);\n        StorageDead(_10);\n        StorageLive(_14);\n        _14 = {alloc249: &io::io_port::IoPort<u8, x86_64::instructions::port::WriteOnlyAccess>};\n        _13 = io::io_port::IoPort::<u8, x86_64::instructions::port::WriteOnlyAccess>::write(move _14, 4_u8) -> [return: bb6, unwind unreachable];\n    }\n    bb6: {\n        StorageDead(_14);\n        StorageLive(_16);\n        _16 = {alloc257: &io::io_port::IoPort<u8, x86_64::instructions::port::WriteOnlyAccess>};\n        _15 = io::io_port::IoPort::<u8, x86_64::instructions::port::WriteOnlyAccess>::write(move _16, 2_u8) -> [return: bb7, unwind unreachable];\n    }\n    bb7: {\n        StorageDead(_16);\n        StorageLive(_18);\n        _18 = {alloc249: &io::io_port::IoPort<u8, x86_64::instructions::port::WriteOnlyAccess>};\n        _17 = io::io_port::IoPort::<u8, x86_64::instructions::port::WriteOnlyAccess>::write(move _18, 1_u8) -> [return: bb8, unwind unreachable];\n    }\n    bb8: {\n        StorageDead(_18);\n        StorageLive(_20);\n        _20 = {alloc257: &io::io_port::IoPort<u8, x86_64::instructions::port::WriteOnlyAccess>};\n        _19 = io::io_port::IoPort::<u8, x86_64::instructions::port::WriteOnlyAccess>::write(move _20, 1_u8) -> [return: bb9, unwind unreachable];\n    }\n    bb9: {\n        StorageDead(_20);\n        StorageLive(_22);\n        _22 = {alloc249: &io::io_port::IoPort<u8, x86_64::instructions::port::WriteOnlyAccess>};\n        _21 = io::io_port::IoPort::<u8, x86_64::instructions::port::WriteOnlyAccess>::write(move _22, _1) -> [return: bb10, unwind unreachable];\n    }\n    bb10: {\n        StorageDead(_22);\n        StorageLive(_24);\n        _24 = {alloc257: &io::io_port::IoPort<u8, x86_64::instructions::port::WriteOnlyAccess>};\n        _23 = io::io_port::IoPort::<u8, x86_64::instructions::port::WriteOnlyAccess>::write(move _24, _2) -> [return: bb11, unwind unreachable];\n    }\n    bb11: {\n        StorageDead(_24);\n        return;\n    }\n}\n",
  "doc": "",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}