#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000022b1804ae00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000022b1804b420 .scope module, "tb_dht11_controller" "tb_dht11_controller" 3 19;
 .timescale -9 -12;
P_0000022b1804af90 .param/l "CLK_PERIOD_NS" 1 3 20, +C4<00000000000000000000000001100100>;
P_0000022b1804afc8 .param/l "CLK_PER_US" 1 3 21, +C4<00000000000000000000000000001010>;
P_0000022b1804b000 .param/l "START_GUARD_US" 1 3 22, +C4<00000000000000000110000110101000>;
P_0000022b1804b038 .param/l "WAIT_VALID_MAX" 1 3 23, +C4<00000000000011110100001001000000>;
L_0000022b18490088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000022b180a6b80_0 .net/2u *"_ivl_0", 0 0, L_0000022b18490088;  1 drivers
o0000022b18051c88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000022b180a5aa0_0 name=_ivl_2
v0000022b180a6180_0 .var "iClk", 0 0;
v0000022b180a5820_0 .var "iRst", 0 0;
v0000022b180a6220_0 .var "iStart", 0 0;
v0000022b180a6d60_0 .var "iTickUs", 0 0;
RS_0000022b18051658 .resolv tri1, L_0000022b180a5c80, L_0000022b180a55a0;
v0000022b180a5dc0_0 .net8 "ioData", 0 0, RS_0000022b18051658;  2 drivers, strength-aware
v0000022b180a67c0_0 .net "oDataValid", 0 0, v0000022b180a5f00_0;  1 drivers
v0000022b180a5d20_0 .net "oHumInt", 7 0, v0000022b180a5e60_0;  1 drivers
v0000022b180a5460_0 .net "oTempInt", 7 0, v0000022b180a5960_0;  1 drivers
v0000022b180a5500_0 .var "rSensorDriveLow", 0 0;
v0000022b180a6860_0 .var "rTickDiv", 7 0;
v0000022b180a6900_0 .var/i "rWaitCnt", 31 0;
L_0000022b180a5c80 .functor MUXZ 1, o0000022b18051c88, L_0000022b18490088, v0000022b180a5500_0, C4<>;
S_0000022b1804b5b0 .scope task, "dht11_respond_once" "dht11_respond_once" 3 105, 3 105 0, S_0000022b1804b420;
 .timescale -9 -12;
v0000022b1803fb50_0 .var "checksum", 7 0;
v0000022b1803ff10_0 .var/i "guard", 31 0;
v0000022b1803fa10_0 .var "hum_d", 7 0;
v0000022b1803f330_0 .var "hum_i", 7 0;
v0000022b1803f010_0 .var "temp_d", 7 0;
v0000022b1803f290_0 .var "temp_i", 7 0;
TD_tb_dht11_controller.dht11_respond_once ;
    %load/vec4 v0000022b1803f330_0;
    %load/vec4 v0000022b1803fa10_0;
    %add;
    %load/vec4 v0000022b1803f290_0;
    %add;
    %load/vec4 v0000022b1803f010_0;
    %add;
    %store/vec4 v0000022b1803fb50_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022b1803ff10_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000022b180a5dc0_0;
    %cmpi/ne 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_0.2, 6;
    %load/vec4 v0000022b1803ff10_0;
    %cmpi/s 25000, 0, 32;
    %flag_get/vec4 5;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz T_0.1, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000022b180a7120_0, 0, 32;
    %fork TD_tb_dht11_controller.wait_us, S_0000022b1804c880;
    %join;
    %load/vec4 v0000022b1803ff10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022b1803ff10_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0000022b180a5dc0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_0.3, 6;
    %vpi_call/w 3 123 "$display", "dht model timeout waiting host start low" {0 0 0};
    %vpi_call/w 3 124 "$finish" {0 0 0};
T_0.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022b1803ff10_0, 0, 32;
T_0.5 ;
    %load/vec4 v0000022b180a5dc0_0;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_0.7, 6;
    %load/vec4 v0000022b1803ff10_0;
    %cmpi/s 25000, 0, 32;
    %flag_get/vec4 5;
    %and;
T_0.7;
    %flag_set/vec4 8;
    %jmp/0xz T_0.6, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000022b180a7120_0, 0, 32;
    %fork TD_tb_dht11_controller.wait_us, S_0000022b1804c880;
    %join;
    %load/vec4 v0000022b1803ff10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022b1803ff10_0, 0, 32;
    %jmp T_0.5;
T_0.6 ;
    %load/vec4 v0000022b180a5dc0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_0.8, 6;
    %vpi_call/w 3 134 "$display", "dht model timeout waiting host release" {0 0 0};
    %vpi_call/w 3 135 "$finish" {0 0 0};
T_0.8 ;
    %pushi/vec4 30, 0, 32;
    %store/vec4 v0000022b180a7120_0, 0, 32;
    %fork TD_tb_dht11_controller.wait_us, S_0000022b1804c880;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022b180a5500_0, 0, 1;
    %pushi/vec4 80, 0, 32;
    %store/vec4 v0000022b180a7120_0, 0, 32;
    %fork TD_tb_dht11_controller.wait_us, S_0000022b1804c880;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022b180a5500_0, 0, 1;
    %pushi/vec4 80, 0, 32;
    %store/vec4 v0000022b180a7120_0, 0, 32;
    %fork TD_tb_dht11_controller.wait_us, S_0000022b1804c880;
    %join;
    %load/vec4 v0000022b1803f330_0;
    %store/vec4 v0000022b1803f790_0, 0, 8;
    %fork TD_tb_dht11_controller.dht_send_byte, S_0000022b1804bcd0;
    %join;
    %load/vec4 v0000022b1803fa10_0;
    %store/vec4 v0000022b1803f790_0, 0, 8;
    %fork TD_tb_dht11_controller.dht_send_byte, S_0000022b1804bcd0;
    %join;
    %load/vec4 v0000022b1803f290_0;
    %store/vec4 v0000022b1803f790_0, 0, 8;
    %fork TD_tb_dht11_controller.dht_send_byte, S_0000022b1804bcd0;
    %join;
    %load/vec4 v0000022b1803f010_0;
    %store/vec4 v0000022b1803f790_0, 0, 8;
    %fork TD_tb_dht11_controller.dht_send_byte, S_0000022b1804bcd0;
    %join;
    %load/vec4 v0000022b1803fb50_0;
    %store/vec4 v0000022b1803f790_0, 0, 8;
    %fork TD_tb_dht11_controller.dht_send_byte, S_0000022b1804bcd0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022b180a5500_0, 0, 1;
    %pushi/vec4 50, 0, 32;
    %store/vec4 v0000022b180a7120_0, 0, 32;
    %fork TD_tb_dht11_controller.wait_us, S_0000022b1804c880;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022b180a5500_0, 0, 1;
    %end;
S_0000022b1804bb40 .scope task, "dht_send_bit" "dht_send_bit" 3 86, 3 86 0, S_0000022b1804b420;
 .timescale -9 -12;
v0000022b1803f470_0 .var "bit_value", 0 0;
TD_tb_dht11_controller.dht_send_bit ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022b180a5500_0, 0, 1;
    %pushi/vec4 50, 0, 32;
    %store/vec4 v0000022b180a7120_0, 0, 32;
    %fork TD_tb_dht11_controller.wait_us, S_0000022b1804c880;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022b180a5500_0, 0, 1;
    %load/vec4 v0000022b1803f470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 70, 0, 32;
    %store/vec4 v0000022b180a7120_0, 0, 32;
    %fork TD_tb_dht11_controller.wait_us, S_0000022b1804c880;
    %join;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 28, 0, 32;
    %store/vec4 v0000022b180a7120_0, 0, 32;
    %fork TD_tb_dht11_controller.wait_us, S_0000022b1804c880;
    %join;
T_1.11 ;
    %end;
S_0000022b1804bcd0 .scope task, "dht_send_byte" "dht_send_byte" 3 96, 3 96 0, S_0000022b1804b420;
 .timescale -9 -12;
v0000022b1803f790_0 .var "byte_value", 7 0;
v0000022b1803f3d0_0 .var/i "j", 31 0;
TD_tb_dht11_controller.dht_send_byte ;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0000022b1803f3d0_0, 0, 32;
T_2.12 ;
    %load/vec4 v0000022b1803f3d0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_2.13, 5;
    %load/vec4 v0000022b1803f790_0;
    %load/vec4 v0000022b1803f3d0_0;
    %part/s 1;
    %store/vec4 v0000022b1803f470_0, 0, 1;
    %fork TD_tb_dht11_controller.dht_send_bit, S_0000022b1804bb40;
    %join;
    %load/vec4 v0000022b1803f3d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0000022b1803f3d0_0, 0, 32;
    %jmp T_2.12;
T_2.13 ;
    %end;
S_0000022b17fd2d20 .scope module, "dut" "dht11_controller" 3 65, 4 24 0, S_0000022b1804b420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "iClk";
    .port_info 1 /INPUT 1 "iRst";
    .port_info 2 /INPUT 1 "iTickUs";
    .port_info 3 /INPUT 1 "iStart";
    .port_info 4 /INOUT 1 "ioData";
    .port_info 5 /OUTPUT 8 "oHumInt";
    .port_info 6 /OUTPUT 8 "oTempInt";
    .port_info 7 /OUTPUT 1 "oDataValid";
P_0000022b1804c320 .param/l "BIT_HIGH_THRESHOLD_US" 0 4 30, +C4<00000000000000000000000000101000>;
P_0000022b1804c358 .param/l "BIT_LOW_US" 0 4 29, +C4<00000000000000000000000000110010>;
P_0000022b1804c390 .param/l "BIT_TIMEOUT_US" 0 4 28, +C4<00000000000000000000000001111000>;
P_0000022b1804c3c8 .param/l "DONE" 1 4 52, C4<0111>;
P_0000022b1804c400 .param/l "HIGH_BIT" 1 4 51, C4<0110>;
P_0000022b1804c438 .param/l "IDLE" 1 4 45, C4<0000>;
P_0000022b1804c470 .param/l "LOW_BIT" 1 4 50, C4<0101>;
P_0000022b1804c4a8 .param/l "RESP_TIMEOUT_US" 0 4 27, +C4<00000000000000000000000011001000>;
P_0000022b1804c4e0 .param/l "START_HIGH" 1 4 47, C4<0010>;
P_0000022b1804c518 .param/l "START_LOW" 1 4 46, C4<0001>;
P_0000022b1804c550 .param/l "START_LOW_MS" 0 4 25, +C4<00000000000000000000000000000001>;
P_0000022b1804c588 .param/l "START_LOW_US" 1 4 42, +C4<00000000000000000000001111101000>;
P_0000022b1804c5c0 .param/l "START_RELEASE_US" 0 4 26, +C4<00000000000000000000000000010100>;
P_0000022b1804c5f8 .param/l "WAIT_HIGH" 1 4 49, C4<0100>;
P_0000022b1804c630 .param/l "WAIT_LOW" 1 4 48, C4<0011>;
L_0000022b18035250 .functor BUFZ 1, RS_0000022b18051658, C4<0>, C4<0>, C4<0>;
L_0000022b184900d0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0000022b1803f650_0 .net/2u *"_ivl_0", 3 0, L_0000022b184900d0;  1 drivers
v0000022b1803f970_0 .net *"_ivl_2", 0 0, L_0000022b180a6e00;  1 drivers
v0000022b1803f8d0_0 .net *"_ivl_22", 7 0, L_0000022b180a6fe0;  1 drivers
v0000022b1803f5b0_0 .net *"_ivl_24", 7 0, L_0000022b180a6040;  1 drivers
L_0000022b18490160 .functor BUFT 1, C4<00000000000000000000000000101000>, C4<0>, C4<0>, C4<0>;
v0000022b1803fe70_0 .net/2u *"_ivl_28", 31 0, L_0000022b18490160;  1 drivers
L_0000022b18490118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000022b1803f830_0 .net/2u *"_ivl_4", 0 0, L_0000022b18490118;  1 drivers
o0000022b18051568 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000022b1803f6f0_0 name=_ivl_6
v0000022b1803fab0_0 .net "iClk", 0 0, v0000022b180a6180_0;  1 drivers
v0000022b1803fbf0_0 .net "iRst", 0 0, v0000022b180a5820_0;  1 drivers
v0000022b1803fc90_0 .net "iStart", 0 0, v0000022b180a6220_0;  1 drivers
v0000022b1803fd30_0 .net "iTickUs", 0 0, v0000022b180a6d60_0;  1 drivers
v0000022b1803fdd0_0 .net8 "ioData", 0 0, RS_0000022b18051658;  alias, 2 drivers, strength-aware
v0000022b180a5f00_0 .var "oDataValid", 0 0;
v0000022b180a5e60_0 .var "oHumInt", 7 0;
v0000022b180a5960_0 .var "oTempInt", 7 0;
v0000022b180a58c0_0 .var "rBitIdx", 5 0;
v0000022b180a5640_0 .var "rCurState", 3 0;
v0000022b180a5b40_0 .var "rDataShift", 39 0;
v0000022b180a6c20_0 .var "rDataSync1", 0 0;
v0000022b180a6360_0 .var "rDataSync2", 0 0;
v0000022b180a6400_0 .var "rHighSeen", 0 0;
v0000022b180a6cc0_0 .var "rHighUsCnt", 31 0;
v0000022b180a62c0_0 .var "rNxtState", 3 0;
v0000022b180a56e0_0 .var "rRespHighSeen", 0 0;
v0000022b180a5fa0_0 .var "rStepUsCnt", 31 0;
v0000022b180a7080_0 .net "wBitValue", 0 0, L_0000022b180a7260;  1 drivers
v0000022b180a5a00_0 .net "wChecksumCalc", 7 0, L_0000022b180a71c0;  1 drivers
v0000022b180a64a0_0 .net "wChecksumField", 7 0, L_0000022b180a6ae0;  1 drivers
v0000022b180a6ea0_0 .net "wDataIn", 0 0, L_0000022b18035250;  1 drivers
v0000022b180a6720_0 .net "wHumDecField", 7 0, L_0000022b180a6680;  1 drivers
v0000022b180a5780_0 .net "wHumIntField", 7 0, L_0000022b180a69a0;  1 drivers
v0000022b180a6540_0 .net "wTempDecField", 7 0, L_0000022b180a6a40;  1 drivers
v0000022b180a65e0_0 .net "wTempIntField", 7 0, L_0000022b180a6f40;  1 drivers
E_0000022b180071a0 .event posedge, v0000022b1803fbf0_0, v0000022b1803fab0_0;
E_0000022b18007520/0 .event anyedge, v0000022b180a5640_0, v0000022b1803fc90_0, v0000022b180a5fa0_0, v0000022b180a6360_0;
E_0000022b18007520/1 .event anyedge, v0000022b180a56e0_0, v0000022b180a6400_0, v0000022b180a58c0_0;
E_0000022b18007520 .event/or E_0000022b18007520/0, E_0000022b18007520/1;
L_0000022b180a6e00 .cmp/eq 4, v0000022b180a5640_0, L_0000022b184900d0;
L_0000022b180a55a0 .functor MUXZ 1, o0000022b18051568, L_0000022b18490118, L_0000022b180a6e00, C4<>;
L_0000022b180a69a0 .part v0000022b180a5b40_0, 32, 8;
L_0000022b180a6680 .part v0000022b180a5b40_0, 24, 8;
L_0000022b180a6f40 .part v0000022b180a5b40_0, 16, 8;
L_0000022b180a6a40 .part v0000022b180a5b40_0, 8, 8;
L_0000022b180a6ae0 .part v0000022b180a5b40_0, 0, 8;
L_0000022b180a6fe0 .arith/sum 8, L_0000022b180a69a0, L_0000022b180a6680;
L_0000022b180a6040 .arith/sum 8, L_0000022b180a6fe0, L_0000022b180a6f40;
L_0000022b180a71c0 .arith/sum 8, L_0000022b180a6040, L_0000022b180a6a40;
L_0000022b180a7260 .cmp/ge 32, v0000022b180a6cc0_0, L_0000022b18490160;
S_0000022b1804c880 .scope task, "wait_us" "wait_us" 3 76, 3 76 0, S_0000022b1804b420;
 .timescale -9 -12;
v0000022b180a5be0_0 .var/i "i", 31 0;
v0000022b180a7120_0 .var/i "n_us", 31 0;
E_0000022b18007de0 .event posedge, v0000022b1803fab0_0;
TD_tb_dht11_controller.wait_us ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022b180a5be0_0, 0, 32;
T_3.14 ;
    %load/vec4 v0000022b180a5be0_0;
    %load/vec4 v0000022b180a7120_0;
    %cmp/s;
    %jmp/0xz T_3.15, 5;
    %wait E_0000022b18007de0;
T_3.16 ;
    %load/vec4 v0000022b180a6d60_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_3.17, 6;
    %wait E_0000022b18007de0;
    %jmp T_3.16;
T_3.17 ;
    %load/vec4 v0000022b180a5be0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022b180a5be0_0, 0, 32;
    %jmp T_3.14;
T_3.15 ;
    %end;
    .scope S_0000022b17fd2d20;
T_4 ;
    %wait E_0000022b180071a0;
    %load/vec4 v0000022b1803fbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022b180a6c20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022b180a6360_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000022b180a6ea0_0;
    %assign/vec4 v0000022b180a6c20_0, 0;
    %load/vec4 v0000022b180a6c20_0;
    %assign/vec4 v0000022b180a6360_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000022b17fd2d20;
T_5 ;
    %wait E_0000022b18007520;
    %load/vec4 v0000022b180a5640_0;
    %store/vec4 v0000022b180a62c0_0, 0, 4;
    %load/vec4 v0000022b180a5640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000022b180a62c0_0, 0, 4;
    %jmp T_5.9;
T_5.0 ;
    %load/vec4 v0000022b1803fc90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000022b180a62c0_0, 0, 4;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000022b180a62c0_0, 0, 4;
T_5.11 ;
    %jmp T_5.9;
T_5.1 ;
    %load/vec4 v0000022b180a5fa0_0;
    %cmpi/u 1000, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_5.12, 5;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000022b180a62c0_0, 0, 4;
    %jmp T_5.13;
T_5.12 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000022b180a62c0_0, 0, 4;
T_5.13 ;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v0000022b180a5fa0_0;
    %cmpi/u 20, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_5.14, 5;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000022b180a62c0_0, 0, 4;
    %jmp T_5.15;
T_5.14 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000022b180a62c0_0, 0, 4;
T_5.15 ;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v0000022b180a6360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.16, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000022b180a62c0_0, 0, 4;
    %jmp T_5.17;
T_5.16 ;
    %load/vec4 v0000022b180a5fa0_0;
    %cmpi/u 200, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_5.18, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000022b180a62c0_0, 0, 4;
    %jmp T_5.19;
T_5.18 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000022b180a62c0_0, 0, 4;
T_5.19 ;
T_5.17 ;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v0000022b180a56e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.20, 8;
    %load/vec4 v0000022b180a6360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.22, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000022b180a62c0_0, 0, 4;
    %jmp T_5.23;
T_5.22 ;
    %load/vec4 v0000022b180a5fa0_0;
    %cmpi/u 200, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_5.24, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000022b180a62c0_0, 0, 4;
    %jmp T_5.25;
T_5.24 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000022b180a62c0_0, 0, 4;
T_5.25 ;
T_5.23 ;
    %jmp T_5.21;
T_5.20 ;
    %load/vec4 v0000022b180a6360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.26, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000022b180a62c0_0, 0, 4;
    %jmp T_5.27;
T_5.26 ;
    %load/vec4 v0000022b180a5fa0_0;
    %cmpi/u 200, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_5.28, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000022b180a62c0_0, 0, 4;
    %jmp T_5.29;
T_5.28 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000022b180a62c0_0, 0, 4;
T_5.29 ;
T_5.27 ;
T_5.21 ;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v0000022b180a5fa0_0;
    %cmpi/u 50, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_5.30, 5;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000022b180a62c0_0, 0, 4;
    %jmp T_5.31;
T_5.30 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000022b180a62c0_0, 0, 4;
T_5.31 ;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v0000022b180a6400_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.34, 9;
    %load/vec4 v0000022b180a6360_0;
    %nor/r;
    %and;
T_5.34;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.32, 8;
    %load/vec4 v0000022b180a58c0_0;
    %pad/u 32;
    %cmpi/u 39, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_5.35, 5;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000022b180a62c0_0, 0, 4;
    %jmp T_5.36;
T_5.35 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000022b180a62c0_0, 0, 4;
T_5.36 ;
    %jmp T_5.33;
T_5.32 ;
    %load/vec4 v0000022b180a5fa0_0;
    %cmpi/u 120, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_5.37, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000022b180a62c0_0, 0, 4;
    %jmp T_5.38;
T_5.37 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000022b180a62c0_0, 0, 4;
T_5.38 ;
T_5.33 ;
    %jmp T_5.9;
T_5.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000022b180a62c0_0, 0, 4;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000022b17fd2d20;
T_6 ;
    %wait E_0000022b180071a0;
    %load/vec4 v0000022b1803fbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022b180a5640_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000022b180a62c0_0;
    %assign/vec4 v0000022b180a5640_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000022b17fd2d20;
T_7 ;
    %wait E_0000022b180071a0;
    %load/vec4 v0000022b1803fbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022b180a5fa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022b180a6cc0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000022b180a58c0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0000022b180a5b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022b180a6400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022b180a56e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000022b180a5e60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000022b180a5960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022b180a5f00_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000022b180a62c0_0;
    %load/vec4 v0000022b180a5640_0;
    %cmp/ne;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022b180a5fa0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0000022b1803fd30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0000022b180a5fa0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000022b180a5fa0_0, 0;
T_7.4 ;
T_7.3 ;
    %load/vec4 v0000022b180a5640_0;
    %cmpi/e 4, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_7.8, 4;
    %load/vec4 v0000022b180a62c0_0;
    %pushi/vec4 5, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000022b180a58c0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0000022b180a5b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022b180a56e0_0, 0;
T_7.6 ;
    %load/vec4 v0000022b180a5640_0;
    %cmpi/e 3, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_7.11, 4;
    %load/vec4 v0000022b180a62c0_0;
    %pushi/vec4 4, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.9, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022b180a56e0_0, 0;
T_7.9 ;
    %load/vec4 v0000022b180a5640_0;
    %cmpi/e 4, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_7.15, 4;
    %load/vec4 v0000022b180a62c0_0;
    %pushi/vec4 4, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.14, 9;
    %load/vec4 v0000022b180a6360_0;
    %and;
T_7.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.12, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022b180a56e0_0, 0;
T_7.12 ;
    %load/vec4 v0000022b180a5640_0;
    %cmpi/e 5, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_7.18, 4;
    %load/vec4 v0000022b180a62c0_0;
    %pushi/vec4 6, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.16, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022b180a6cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022b180a6400_0, 0;
T_7.16 ;
    %load/vec4 v0000022b180a5640_0;
    %cmpi/e 6, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_7.21, 4;
    %load/vec4 v0000022b180a62c0_0;
    %pushi/vec4 6, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.19, 8;
    %load/vec4 v0000022b180a6360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.22, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022b180a6400_0, 0;
T_7.22 ;
    %load/vec4 v0000022b1803fd30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.26, 9;
    %load/vec4 v0000022b180a6360_0;
    %and;
T_7.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.24, 8;
    %load/vec4 v0000022b180a6cc0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000022b180a6cc0_0, 0;
T_7.24 ;
T_7.19 ;
    %load/vec4 v0000022b180a5640_0;
    %cmpi/e 6, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_7.29, 4;
    %load/vec4 v0000022b180a62c0_0;
    %cmpi/e 5, 0, 4;
    %flag_get/vec4 4;
    %jmp/1 T_7.30, 4;
    %load/vec4 v0000022b180a62c0_0;
    %pushi/vec4 7, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_7.30;
    %and;
T_7.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.27, 8;
    %load/vec4 v0000022b180a5b40_0;
    %parti/s 39, 0, 2;
    %load/vec4 v0000022b180a7080_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000022b180a5b40_0, 0;
T_7.27 ;
    %load/vec4 v0000022b180a5640_0;
    %cmpi/e 6, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_7.33, 4;
    %load/vec4 v0000022b180a62c0_0;
    %pushi/vec4 5, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.33;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.31, 8;
    %load/vec4 v0000022b180a58c0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000022b180a58c0_0, 0;
T_7.31 ;
    %load/vec4 v0000022b180a5640_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_7.34, 4;
    %load/vec4 v0000022b180a5a00_0;
    %load/vec4 v0000022b180a64a0_0;
    %cmp/e;
    %jmp/0xz  T_7.36, 4;
    %load/vec4 v0000022b180a5780_0;
    %assign/vec4 v0000022b180a5e60_0, 0;
    %load/vec4 v0000022b180a65e0_0;
    %assign/vec4 v0000022b180a5960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022b180a5f00_0, 0;
    %jmp T_7.37;
T_7.36 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000022b180a5e60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000022b180a5960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022b180a5f00_0, 0;
T_7.37 ;
T_7.34 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000022b1804b420;
T_8 ;
    %delay 50000, 0;
    %load/vec4 v0000022b180a6180_0;
    %inv;
    %store/vec4 v0000022b180a6180_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0000022b1804b420;
T_9 ;
    %wait E_0000022b180071a0;
    %load/vec4 v0000022b180a5820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000022b180a6860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022b180a6d60_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000022b180a6860_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000022b180a6860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022b180a6d60_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0000022b180a6860_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000022b180a6860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022b180a6d60_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000022b1804b420;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022b180a6180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022b180a5820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022b180a6220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022b180a6d60_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000022b180a6860_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022b180a5500_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022b180a6900_0, 0, 32;
    %pushi/vec4 10, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000022b18007de0;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022b180a5820_0, 0, 1;
    %fork t_1, S_0000022b1804b420;
    %fork t_2, S_0000022b1804b420;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %pushi/vec4 55, 0, 8;
    %store/vec4 v0000022b1803f330_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000022b1803fa10_0, 0, 8;
    %pushi/vec4 24, 0, 8;
    %store/vec4 v0000022b1803f290_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000022b1803f010_0, 0, 8;
    %fork TD_tb_dht11_controller.dht11_respond_once, S_0000022b1804b5b0;
    %join;
    %end;
t_2 ;
    %wait E_0000022b18007de0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022b180a6220_0, 0;
    %wait E_0000022b18007de0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022b180a6220_0, 0;
    %end;
    .scope S_0000022b1804b420;
t_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022b180a6900_0, 0, 32;
T_10.2 ;
    %load/vec4 v0000022b180a67c0_0;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_10.4, 6;
    %load/vec4 v0000022b180a6900_0;
    %cmpi/s 1000000, 0, 32;
    %flag_get/vec4 5;
    %and;
T_10.4;
    %flag_set/vec4 8;
    %jmp/0xz T_10.3, 8;
    %wait E_0000022b18007de0;
    %load/vec4 v0000022b180a6900_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022b180a6900_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %load/vec4 v0000022b180a67c0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_10.5, 6;
    %vpi_call/w 3 190 "$display", "dht11 oDataValid timeout" {0 0 0};
    %vpi_call/w 3 191 "$finish" {0 0 0};
T_10.5 ;
    %load/vec4 v0000022b180a5d20_0;
    %cmpi/ne 55, 0, 8;
    %jmp/0xz  T_10.7, 6;
    %vpi_call/w 3 195 "$display", "dht11 humidity mismatch: %0d", v0000022b180a5d20_0 {0 0 0};
    %vpi_call/w 3 196 "$finish" {0 0 0};
T_10.7 ;
    %load/vec4 v0000022b180a5460_0;
    %cmpi/ne 24, 0, 8;
    %jmp/0xz  T_10.9, 6;
    %vpi_call/w 3 199 "$display", "dht11 temperature mismatch: %0d", v0000022b180a5460_0 {0 0 0};
    %vpi_call/w 3 200 "$finish" {0 0 0};
T_10.9 ;
    %vpi_call/w 3 203 "$display", "tb_dht11_controller finished: hum=%0d temp=%0d oDataValid=%0d", v0000022b180a5d20_0, v0000022b180a5460_0, v0000022b180a67c0_0 {0 0 0};
    %vpi_call/w 3 205 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "Sensor_Uart/tb/tb_dht11_controller.v";
    "Sensor_Uart/src/dht11_controller.v";
