
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.099848                       # Number of seconds simulated
sim_ticks                                 99847560447                       # Number of ticks simulated
final_tick                               627924269949                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 126675                       # Simulator instruction rate (inst/s)
host_op_rate                                   159991                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5762711                       # Simulator tick rate (ticks/s)
host_mem_usage                               16885448                       # Number of bytes of host memory used
host_seconds                                 17326.49                       # Real time elapsed on the host
sim_insts                                  2194832122                       # Number of instructions simulated
sim_ops                                    2772089634                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1612800                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2052736                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3668992                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1926912                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1926912                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12600                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        16037                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 28664                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           15054                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                15054                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        17947                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16152623                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16665                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     20558700                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                36745935                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        17947                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16665                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              34613                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          19298539                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               19298539                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          19298539                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        17947                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16152623                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16665                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     20558700                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               56044474                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               239442592                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21498015                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17428352                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1978341                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8756035                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8143805                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2333942                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        93818                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    186311380                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119866302                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21498015                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10477747                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26382650                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6028107                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4352829                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           36                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         11510343                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1976886                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    221071124                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.665950                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.025589                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       194688474     88.07%     88.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1837665      0.83%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3337419      1.51%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3089345      1.40%     91.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1963185      0.89%     92.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1616113      0.73%     93.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          923868      0.42%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          955194      0.43%     94.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12659861      5.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    221071124                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.089784                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.500606                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       184419971                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6261223                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26321114                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        44813                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4024002                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3733011                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          226                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     147125344                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1307                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4024002                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184891083                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1185162                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3999565                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25865795                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1105516                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     147002855                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents        178055                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       479069                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    208519355                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    684763294                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    684763294                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704513                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        36814833                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33814                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16907                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4098189                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13860396                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7183308                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        81795                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1599543                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         146041457                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33814                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137946216                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       116086                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     21980731                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     46178027                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    221071124                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.623990                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.297488                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    161584926     73.09%     73.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25176538     11.39%     84.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     13549920      6.13%     90.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6866712      3.11%     93.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8181738      3.70%     97.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2647649      1.20%     98.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2482717      1.12%     99.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       439189      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       141735      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    221071124                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         416258     59.72%     59.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        142912     20.50%     80.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       137846     19.78%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    116003827     84.09%     84.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1978438      1.43%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16907      0.01%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12786422      9.27%     94.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7160622      5.19%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137946216                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.576114                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             697016                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005053                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    497776657                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    168056211                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    134966952                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138643232                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       267773                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2666975                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          209                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        92280                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4024002                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         804946                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       113607                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    146075274                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         8469                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13860396                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7183308                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16907                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         99117                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          209                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1056335                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1100824                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2157159                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135959511                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12337303                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1986704                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19497777                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19193200                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7160474                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.567817                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             134966995                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            134966952                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         77875629                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        216922071                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.563671                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.359003                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129333                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22946291                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33814                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2003475                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    217047122                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.567293                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.366973                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    165192782     76.11%     76.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23870115     11.00%     87.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12382455      5.70%     92.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3980931      1.83%     94.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      5464066      2.52%     97.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1834749      0.85%     98.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1058443      0.49%     98.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       937800      0.43%     98.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2325781      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    217047122                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129333                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284449                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193421                       # Number of loads committed
system.switch_cpus0.commit.membars              16907                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772297                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930175                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539549                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2325781                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           360796965                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          296175288                       # The number of ROB writes
system.switch_cpus0.timesIdled                2880355                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               18371468                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129333                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.394426                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.394426                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.417637                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.417637                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       611513428                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      188876523                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      135789268                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33814                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               239442592                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19554263                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     15987184                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1906285                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      7991573                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7669163                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2001859                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        86132                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    188283527                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             109876684                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19554263                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9671022                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             22885746                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5296552                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4982416                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11536791                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1907756                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    219510191                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.613815                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.957523                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       196624445     89.57%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1099190      0.50%     90.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1672732      0.76%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2289289      1.04%     91.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2351139      1.07%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1965234      0.90%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1113313      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1643188      0.75%     95.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10751661      4.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    219510191                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081666                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.458885                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       186126984                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7156936                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         22824016                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        43982                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3358264                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3227375                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          239                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     134626519                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1323                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3358264                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       186654773                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1308201                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      4517923                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         22349318                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1321703                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     134541135                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1425                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        299778                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       527383                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1564                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    186961998                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    626161925                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    626161925                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    161484475                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        25477511                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37033                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21269                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3844283                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     12779723                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7003244                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       123659                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1519962                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         134353888                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37023                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        127382971                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        25767                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     15363911                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     36551782                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5491                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    219510191                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.580305                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.269699                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    165650230     75.46%     75.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     21953723     10.00%     85.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11355960      5.17%     90.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8561598      3.90%     94.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6651202      3.03%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2673233      1.22%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1696734      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       858931      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       108580      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    219510191                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          22845     10.08%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         84199     37.16%     47.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       119543     52.76%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    106723603     83.78%     83.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1975640      1.55%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15764      0.01%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11718591      9.20%     94.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      6949373      5.46%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     127382971                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.531998                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             226587                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001779                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    474528487                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    149755152                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    125465732                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     127609558                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       296911                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2123477                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           31                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          330                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       172945                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           76                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3358264                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1035005                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       121888                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    134390911                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        61490                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     12779723                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7003244                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21257                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         89158                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          330                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1107757                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1087103                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2194860                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    125646960                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11049329                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1736011                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            17996947                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17759075                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6947618                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.524748                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             125465883                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            125465732                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         72226036                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        193486453                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.523991                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.373287                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     94573407                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    116234487                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18162323                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31532                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1937454                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    216151927                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.537744                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.387434                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    168630955     78.02%     78.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23432509     10.84%     88.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8905241      4.12%     92.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4294955      1.99%     94.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3556408      1.65%     96.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2123973      0.98%     97.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1802924      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       796106      0.37%     98.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2608856      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    216151927                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     94573407                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     116234487                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17486542                       # Number of memory references committed
system.switch_cpus1.commit.loads             10656246                       # Number of loads committed
system.switch_cpus1.commit.membars              15766                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16670535                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        104769806                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2371663                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2608856                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           347939881                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          272152134                       # The number of ROB writes
system.switch_cpus1.timesIdled                2935493                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               19932401                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           94573407                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            116234487                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     94573407                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.531817                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.531817                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.394973                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.394973                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       566277939                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      174094377                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      125284733                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31532                       # number of misc regfile writes
system.l2.replacements                          28681                       # number of replacements
system.l2.tagsinuse                       4095.990782                       # Cycle average of tags in use
system.l2.total_refs                           382909                       # Total number of references to valid blocks.
system.l2.sampled_refs                          32777                       # Sample count of references to valid blocks.
system.l2.avg_refs                          11.682247                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            35.013055                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      1.250428                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1389.754160                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      1.350701                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1799.240844                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            391.566212                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            477.815381                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.008548                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000305                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.339295                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000330                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.439268                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.095597                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.116654                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999998                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        26338                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        33639                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   59977                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            27166                       # number of Writeback hits
system.l2.Writeback_hits::total                 27166                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        26338                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        33639                       # number of demand (read+write) hits
system.l2.demand_hits::total                    59977                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        26338                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        33639                       # number of overall hits
system.l2.overall_hits::total                   59977                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        12600                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        16034                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 28661                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   3                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        12600                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        16037                       # number of demand (read+write) misses
system.l2.demand_misses::total                  28664                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        12600                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        16037                       # number of overall misses
system.l2.overall_misses::total                 28664                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2123849                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2099292687                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1928711                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2651246793                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      4754592040                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       476289                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        476289                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2123849                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2099292687                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1928711                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2651723082                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4755068329                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2123849                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2099292687                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1928711                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2651723082                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4755068329                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        38938                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        49673                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               88638                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        27166                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             27166                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 3                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        38938                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        49676                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                88641                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        38938                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        49676                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               88641                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.323591                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.322791                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.323349                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.323591                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.322832                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.323372                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.323591                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.322832                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.323372                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 151703.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 166610.530714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 148362.384615                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 165351.552513                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 165890.654199                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data       158763                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total       158763                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 151703.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 166610.530714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 148362.384615                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 165350.320010                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 165889.908212                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 151703.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 166610.530714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 148362.384615                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 165350.320010                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 165889.908212                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                15054                       # number of writebacks
system.l2.writebacks::total                     15054                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        12600                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        16034                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            28661                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              3                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        12600                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        16037                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             28664                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        12600                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        16037                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            28664                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1308075                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1365226901                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1170467                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1716668810                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3084374253                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       301197                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       301197                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1308075                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1365226901                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1170467                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1716970007                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3084675450                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1308075                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1365226901                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1170467                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1716970007                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3084675450                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.323591                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.322791                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.323349                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.323591                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.322832                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.323372                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.323591                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.322832                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.323372                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 93433.928571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 108351.341349                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 90035.923077                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 107064.289011                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 107615.723562                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       100399                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total       100399                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 93433.928571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 108351.341349                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 90035.923077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 107063.042153                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 107614.968253                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 93433.928571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 108351.341349                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 90035.923077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 107063.042153                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 107614.968253                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.997014                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011517978                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2184704.056156                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.997014                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022431                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11510327                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11510327                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11510327                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11510327                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11510327                       # number of overall hits
system.cpu0.icache.overall_hits::total       11510327                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2641804                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2641804                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2641804                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2641804                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2641804                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2641804                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11510343                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11510343                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11510343                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11510343                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11510343                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11510343                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 165112.750000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 165112.750000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 165112.750000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 165112.750000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 165112.750000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 165112.750000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2240049                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2240049                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2240049                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2240049                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2240049                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2240049                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 160003.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 160003.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 160003.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 160003.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 160003.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 160003.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38938                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               168087438                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39194                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4288.601265                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   232.581181                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    23.418819                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.908520                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.091480                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9270206                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9270206                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7058902                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7058902                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16907                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16907                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16329108                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16329108                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16329108                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16329108                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       117263                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       117263                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       117263                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        117263                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       117263                       # number of overall misses
system.cpu0.dcache.overall_misses::total       117263                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  13823764960                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  13823764960                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  13823764960                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  13823764960                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  13823764960                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  13823764960                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9387469                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9387469                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7058902                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7058902                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16446371                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16446371                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16446371                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16446371                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012491                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012491                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007130                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007130                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007130                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007130                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 117886.843761                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 117886.843761                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 117886.843761                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 117886.843761                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 117886.843761                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 117886.843761                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8766                       # number of writebacks
system.cpu0.dcache.writebacks::total             8766                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        78325                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        78325                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        78325                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        78325                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        78325                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        78325                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38938                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38938                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38938                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38938                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38938                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38938                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3921954662                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3921954662                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3921954662                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3921954662                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3921954662                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3921954662                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004148                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004148                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002368                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002368                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002368                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002368                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 100723.063896                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 100723.063896                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 100723.063896                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 100723.063896                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 100723.063896                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 100723.063896                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               492.997413                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1011803109                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2052338.963489                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997413                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          480                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.769231                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.790060                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11536775                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11536775                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11536775                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11536775                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11536775                       # number of overall hits
system.cpu1.icache.overall_hits::total       11536775                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2391650                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2391650                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2391650                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2391650                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2391650                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2391650                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11536791                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11536791                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11536791                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11536791                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11536791                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11536791                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 149478.125000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 149478.125000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 149478.125000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 149478.125000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 149478.125000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 149478.125000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2037105                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2037105                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2037105                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2037105                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2037105                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2037105                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 156700.384615                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 156700.384615                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 156700.384615                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 156700.384615                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 156700.384615                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 156700.384615                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 49676                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               171025711                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 49932                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3425.172455                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.255332                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.744668                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911154                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088846                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8109747                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8109747                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6795098                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6795098                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16595                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16595                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15766                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15766                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     14904845                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        14904845                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     14904845                       # number of overall hits
system.cpu1.dcache.overall_hits::total       14904845                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       140934                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       140934                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2711                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2711                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       143645                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        143645                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       143645                       # number of overall misses
system.cpu1.dcache.overall_misses::total       143645                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  16661703397                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  16661703397                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    392744942                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    392744942                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  17054448339                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  17054448339                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  17054448339                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  17054448339                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8250681                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8250681                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6797809                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6797809                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16595                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16595                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15766                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15766                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15048490                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15048490                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15048490                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15048490                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.017081                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017081                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000399                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000399                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009545                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009545                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009545                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009545                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 118223.447834                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 118223.447834                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 144870.874954                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 144870.874954                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 118726.362484                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 118726.362484                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 118726.362484                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 118726.362484                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       785650                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              9                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 87294.444444                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        18400                       # number of writebacks
system.cpu1.dcache.writebacks::total            18400                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        91261                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        91261                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2708                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2708                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        93969                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        93969                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        93969                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        93969                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        49673                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        49673                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        49676                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        49676                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        49676                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        49676                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4999396110                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4999396110                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       501189                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       501189                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4999897299                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4999897299                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4999897299                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4999897299                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006020                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006020                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003301                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003301                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003301                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003301                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 100646.148008                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 100646.148008                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data       167063                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total       167063                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 100650.159010                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 100650.159010                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 100650.159010                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 100650.159010                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
