#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu Jun 06 11:14:59 2019
# Process ID: 10352
# Log file: C:/Users/yizii/Desktop/SOC/managed_ip_project/vivado.log
# Journal file: C:/Users/yizii/Desktop/SOC/managed_ip_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/yizii/Desktop/SOC/managed_ip_project/managed_ip_project.xpr
create_peripheral xilinx.com user led_ip 1.0 -dir C:/Users/yizii/Desktop/SOC/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:led_ip:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:led_ip:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:led_ip:1.0]
set_property  ip_repo_paths  {C:/Users/yizii/Desktop/SOC/ip_repo/led_ip_1.0 C:/Users/yizii/Desktop/SOC/ip_repo/led_ip_1.0 C:/Users/yizii/Desktop/SOC/ip_repo/led_ip_1.0 C:/Users/yizii/Desktop/SOC/ip_repo/led_ip_1.0 C:/Users/yizii/Desktop/SOC/ip_repo/myip_1.0 C:/Users/yizii/Desktop/SOC/ip_repo/led_ip_1.0} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_led_ip_v1_0 -directory C:/Users/yizii/Desktop/SOC/ip_repo c:/Users/yizii/Desktop/SOC/ip_repo/led_ip_1.0/component.xml
update_compile_order -fileset sim_1
add_files -fileset constrs_1 -norecurse C:/xup/embedded/2015_2_zynq_sources/lab3/lab3_zed.xdc
add_files -fileset constrs_1 -copy_to C:/Users/yizii/Desktop/SOC/ip_repo/led_ip_1.0/src C:/xup/embedded/2015_2_zynq_sources/lab3/lab3_zed.xdc
remove_files -fileset constrs_1 C:/Users/yizii/Desktop/SOC/ip_repo/led_ip_1.0/src/lab3_zed.xdc
launch_runs synth_1 -jobs 2
wait_on_run synth_1
add_files -norecurse -copy_to C:/Users/yizii/Desktop/SOC/ip_repo/led_ip_1.0/src C:/xup/embedded/2015_2_zynq_sources/lab3/lab3_user_logic.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::remove_all_hdl_parameter [ipx::current_core]
ipx::add_model_parameters_from_hdl [ipx::current_core] -top_level_hdl_file C:/Users/yizii/Desktop/SOC/ip_repo/led_ip_1.0/hdl/led_ip_v1_0.v -top_module_name led_ip_v1_0
ipx::infer_user_parameters [ipx::current_core]
ipgui::add_param -name {LED_WIDTH} -component [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
remove_files -fileset constrs_1 C:/xup/embedded/2015_2_zynq_sources/lab3/lab3_zed.xdc
add_files -fileset constrs_1 -norecurse C:/xup/embedded/2015_2_zynq_sources/lab3/lab3_zed.xdc
add_files -fileset constrs_1 -copy_to C:/Users/yizii/Desktop/SOC/ip_repo/led_ip_1.0/src C:/xup/embedded/2015_2_zynq_sources/lab3/lab3_zed.xdc
ipx::merge_project_changes files [ipx::current_core]
remove_files -fileset constrs_1 C:/xup/embedded/2015_2_zynq_sources/lab3/lab3_zed.xdc
ipx::merge_project_changes files [ipx::current_core]
set_property taxonomy /Basic_Elements [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/yizii/Desktop/SOC/ip_repo/led_ip_1.0
create_peripheral xilinx.com user led_ip 1.0 -dir C:/Users/yizii/Desktop/SOC/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:led_ip:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:led_ip:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:led_ip:1.0]
set_property  ip_repo_paths  {C:/Users/yizii/Desktop/SOC/ip_repo/led_ip_1.0 C:/Users/yizii/Desktop/SOC/ip_repo/led_ip_1.0 C:/Users/yizii/Desktop/SOC/ip_repo/led_ip_1.0 C:/Users/yizii/Desktop/SOC/ip_repo/led_ip_1.0 C:/Users/yizii/Desktop/SOC/ip_repo/led_ip_1.0 C:/Users/yizii/Desktop/SOC/ip_repo/myip_1.0 C:/Users/yizii/Desktop/SOC/ip_repo/led_ip_1.0} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_led_ip_v1_0 -directory C:/Users/yizii/Desktop/SOC/ip_repo c:/Users/yizii/Desktop/SOC/ip_repo/led_ip_1.0/component.xml
update_compile_order -fileset sim_1
add_files -norecurse -copy_to C:/Users/yizii/Desktop/SOC/ip_repo/led_ip_1.0/src C:/xup/embedded/2015_2_zynq_sources/lab3/lab3_user_logic.v
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
set_property taxonomy /Basic_Elements [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::remove_all_hdl_parameter [ipx::current_core]
ipx::add_model_parameters_from_hdl [ipx::current_core] -top_level_hdl_file C:/Users/yizii/Desktop/SOC/ip_repo/led_ip_1.0/hdl/led_ip_v1_0.v -top_module_name led_ip_v1_0
ipx::infer_user_parameters [ipx::current_core]
ipgui::add_param -name {LED_WIDTH} -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/yizii/Desktop/SOC/ip_repo/led_ip_1.0
