#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Sep 11 21:22:43 2024
# Process ID: 27608
# Current directory: C:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.runs/synth_1
# Command line: vivado.exe -log oscillator.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source oscillator.tcl
# Log file: C:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.runs/synth_1/oscillator.vds
# Journal file: C:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source oscillator.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Matt/Documents/Vivado_Projects/fpga_synth/project_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Matt/Documents/Vivado_Projects/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Matt/Documents/Vivado_Projects/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Matt/AppData/Roaming/Xilinx/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top oscillator -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11552 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 469.898 ; gain = 94.973
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'oscillator' [C:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.srcs/sources_1/new/oscillator.vhd:59]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter FREQ_WIDTH bound to: 16 - type: integer 
	Parameter PHASE_WIDTH bound to: 16 - type: integer 
	Parameter OUTPUT_WIDTH bound to: 24 - type: integer 
	Parameter MAX_UNISON bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'wave_generator' declared at 'C:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.srcs/sources_1/new/wave_generator.vhd:27' bound to instance 'wav' of component 'wave_generator' [C:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.srcs/sources_1/new/oscillator.vhd:164]
INFO: [Synth 8-638] synthesizing module 'wave_generator' [C:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.srcs/sources_1/new/wave_generator.vhd:56]
	Parameter FREQ_WIDTH bound to: 16 - type: integer 
	Parameter PHASE_WIDTH bound to: 16 - type: integer 
	Parameter OUTPUT_WIDTH bound to: 24 - type: integer 
	Parameter MAX_UNISON bound to: 4 - type: integer 
WARNING: [Synth 8-5640] Port 'm_axis_phase_tvalid' is missing in component declaration [C:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.srcs/sources_1/new/wave_generator.vhd:57]
WARNING: [Synth 8-5640] Port 'm_axis_phase_tdata' is missing in component declaration [C:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.srcs/sources_1/new/wave_generator.vhd:57]
INFO: [Synth 8-3491] module 'dds_compiler_0' declared at 'c:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.srcs/sources_1/ip/dds_compiler_0/synth/dds_compiler_0.vhd:59' bound to instance 'dds_inst' of component 'dds_compiler_0' [C:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.srcs/sources_1/new/wave_generator.vhd:99]
INFO: [Synth 8-638] synthesizing module 'dds_compiler_0' [c:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.srcs/sources_1/ip/dds_compiler_0/synth/dds_compiler_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_axi_pinc_in' is missing in component declaration [c:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.srcs/sources_1/ip/dds_compiler_0/synth/dds_compiler_0.vhd:75]
WARNING: [Synth 8-5640] Port 'debug_axi_poff_in' is missing in component declaration [c:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.srcs/sources_1/ip/dds_compiler_0/synth/dds_compiler_0.vhd:75]
WARNING: [Synth 8-5640] Port 'debug_axi_resync_in' is missing in component declaration [c:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.srcs/sources_1/ip/dds_compiler_0/synth/dds_compiler_0.vhd:75]
WARNING: [Synth 8-5640] Port 'debug_axi_chan_in' is missing in component declaration [c:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.srcs/sources_1/ip/dds_compiler_0/synth/dds_compiler_0.vhd:75]
WARNING: [Synth 8-5640] Port 'debug_core_nd' is missing in component declaration [c:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.srcs/sources_1/ip/dds_compiler_0/synth/dds_compiler_0.vhd:75]
WARNING: [Synth 8-5640] Port 'debug_phase' is missing in component declaration [c:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.srcs/sources_1/ip/dds_compiler_0/synth/dds_compiler_0.vhd:75]
WARNING: [Synth 8-5640] Port 'debug_phase_nd' is missing in component declaration [c:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.srcs/sources_1/ip/dds_compiler_0/synth/dds_compiler_0.vhd:75]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_MODE_OF_OPERATION bound to: 0 - type: integer 
	Parameter C_MODULUS bound to: 9 - type: integer 
	Parameter C_ACCUMULATOR_WIDTH bound to: 16 - type: integer 
	Parameter C_CHANNELS bound to: 1 - type: integer 
	Parameter C_HAS_PHASE_OUT bound to: 1 - type: integer 
	Parameter C_HAS_PHASEGEN bound to: 1 - type: integer 
	Parameter C_HAS_SINCOS bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 11 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_NEGATIVE_COSINE bound to: 0 - type: integer 
	Parameter C_NEGATIVE_SINE bound to: 0 - type: integer 
	Parameter C_NOISE_SHAPING bound to: 2 - type: integer 
	Parameter C_OUTPUTS_REQUIRED bound to: 2 - type: integer 
	Parameter C_OUTPUT_FORM bound to: 0 - type: integer 
	Parameter C_OUTPUT_WIDTH bound to: 24 - type: integer 
	Parameter C_PHASE_ANGLE_WIDTH bound to: 11 - type: integer 
	Parameter C_PHASE_INCREMENT bound to: 3 - type: integer 
	Parameter C_PHASE_INCREMENT_VALUE bound to: 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0 - type: string 
	Parameter C_RESYNC bound to: 1 - type: integer 
	Parameter C_PHASE_OFFSET bound to: 3 - type: integer 
	Parameter C_PHASE_OFFSET_VALUE bound to: 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0 - type: string 
	Parameter C_OPTIMISE_GOAL bound to: 0 - type: integer 
	Parameter C_USE_DSP48 bound to: 0 - type: integer 
	Parameter C_POR_MODE bound to: 0 - type: integer 
	Parameter C_AMPLITUDE bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 1 - type: integer 
	Parameter C_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_HAS_S_PHASE bound to: 1 - type: integer 
	Parameter C_S_PHASE_TDATA_WIDTH bound to: 40 - type: integer 
	Parameter C_S_PHASE_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_PHASE_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_S_CONFIG bound to: 0 - type: integer 
	Parameter C_S_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_S_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_M_DATA bound to: 1 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 48 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_M_PHASE bound to: 1 - type: integer 
	Parameter C_M_PHASE_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_M_PHASE_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_PHASE_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_CHAN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dds_compiler_v6_0_17' declared at 'c:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.srcs/sources_1/ip/dds_compiler_0/hdl/dds_compiler_v6_0_vh_rfs.vhd:47292' bound to instance 'U0' of component 'dds_compiler_v6_0_17' [c:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.srcs/sources_1/ip/dds_compiler_0/synth/dds_compiler_0.vhd:182]
INFO: [Synth 8-256] done synthesizing module 'dds_compiler_0' (14#1) [c:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.srcs/sources_1/ip/dds_compiler_0/synth/dds_compiler_0.vhd:72]
INFO: [Synth 8-3491] module 'note_lut' declared at 'C:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.srcs/sources_1/new/note_lut.vhd:29' bound to instance 'note_lut_inst' of component 'note_lut' [C:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.srcs/sources_1/new/wave_generator.vhd:109]
INFO: [Synth 8-638] synthesizing module 'note_lut' [C:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.srcs/sources_1/new/note_lut.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'note_lut' (15#1) [C:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.srcs/sources_1/new/note_lut.vhd:36]
	Parameter n bound to: 24 - type: integer 
	Parameter p bound to: 31 - type: integer 
INFO: [Synth 8-3491] module 'RNG_N' declared at 'C:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.srcs/sources_1/imports/Vivado_Projects/RNG.vhd:5' bound to instance 'rand' of component 'RNG_N' [C:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.srcs/sources_1/new/wave_generator.vhd:115]
INFO: [Synth 8-638] synthesizing module 'RNG_N' [C:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.srcs/sources_1/imports/Vivado_Projects/RNG.vhd:15]
	Parameter n bound to: 24 - type: integer 
	Parameter p bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RNG_N' (16#1) [C:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.srcs/sources_1/imports/Vivado_Projects/RNG.vhd:15]
WARNING: [Synth 8-6014] Unused sequential element vel_scale_reg was removed.  [C:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.srcs/sources_1/new/wave_generator.vhd:145]
WARNING: [Synth 8-6014] Unused sequential element frequency_reg was removed.  [C:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.srcs/sources_1/new/wave_generator.vhd:146]
WARNING: [Synth 8-6014] Unused sequential element detune_offset_reg was removed.  [C:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.srcs/sources_1/new/wave_generator.vhd:154]
WARNING: [Synth 8-6014] Unused sequential element detune_temp_reg was removed.  [C:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.srcs/sources_1/new/wave_generator.vhd:155]
WARNING: [Synth 8-6014] Unused sequential element voice_phase_reg was removed.  [C:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.srcs/sources_1/new/wave_generator.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'wave_generator' (17#1) [C:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.srcs/sources_1/new/wave_generator.vhd:56]
	Parameter AMPLITUDE_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'envelope_generator' declared at 'C:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.srcs/sources_1/new/envelope_generator.vhd:25' bound to instance 'vca_envelope' of component 'envelope_generator' [C:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.srcs/sources_1/new/oscillator.vhd:185]
INFO: [Synth 8-638] synthesizing module 'envelope_generator' [C:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.srcs/sources_1/new/envelope_generator.vhd:41]
	Parameter AMPLITUDE_WIDTH bound to: 24 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element scaled_attack_rate_reg was removed.  [C:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.srcs/sources_1/new/envelope_generator.vhd:57]
WARNING: [Synth 8-6014] Unused sequential element scaled_sustain_reg was removed.  [C:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.srcs/sources_1/new/envelope_generator.vhd:58]
WARNING: [Synth 8-6014] Unused sequential element scaled_decay_rate_reg was removed.  [C:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.srcs/sources_1/new/envelope_generator.vhd:59]
WARNING: [Synth 8-6014] Unused sequential element scaled_release_rate_reg was removed.  [C:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.srcs/sources_1/new/envelope_generator.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'envelope_generator' (18#1) [C:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.srcs/sources_1/new/envelope_generator.vhd:41]
	Parameter AMPLITUDE_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'envelope_generator' declared at 'C:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.srcs/sources_1/new/envelope_generator.vhd:25' bound to instance 'vcf_envelope' of component 'envelope_generator' [C:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.srcs/sources_1/new/oscillator.vhd:196]
	Parameter AMPLITUDE_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'envelope_generator' declared at 'C:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.srcs/sources_1/new/envelope_generator.vhd:25' bound to instance 'mod_envelope' of component 'envelope_generator' [C:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.srcs/sources_1/new/oscillator.vhd:207]
INFO: [Synth 8-256] done synthesizing module 'oscillator' (19#1) [C:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.srcs/sources_1/new/oscillator.vhd:59]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized0 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized0 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized0 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized14 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized14 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized14 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized14 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized14 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized12 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized12 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized12 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized32 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized32 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized32 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized32 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized32 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized30 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized30 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized30 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized30 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized30 has unconnected port SINIT
WARNING: [Synth 8-3331] design dds_compiler_v6_0_17_eff_lut has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized28 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized28 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized28 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CEA1
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CEA2
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CEB1
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CEB2
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CEAD
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CED
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CEC
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CECARRYIN
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CECTRL
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CEALUMODE
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CEINMODE
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CEM
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CEP
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port SCLRA
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port SCLRB
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port SCLRC
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port SCLRD
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port SCLRALLCARRYIN
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port SCLRCTRL
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port SCLRALUMODE
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port SCLRINMODE
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port SCLRM
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port SCLRP
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized24 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized24 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized24 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized26 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized26 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized26 has unconnected port SINIT
WARNING: [Synth 8-3331] design dds_compiler_v6_0_17_eff has unconnected port mute_i
WARNING: [Synth 8-3331] design dds_compiler_v6_0_17_eff has unconnected port acc_phase_to_lut[15]
WARNING: [Synth 8-3331] design dds_compiler_v6_0_17_eff has unconnected port acc_phase_to_lut[14]
WARNING: [Synth 8-3331] design dds_compiler_v6_0_17_eff has unconnected port acc_phase_to_lut[13]
WARNING: [Synth 8-3331] design dds_compiler_v6_0_17_eff has unconnected port acc_phase_to_lut[12]
WARNING: [Synth 8-3331] design dds_compiler_v6_0_17_eff has unconnected port acc_phase_to_lut[11]
WARNING: [Synth 8-3331] design dds_compiler_v6_0_17_eff has unconnected port acc_phase_to_lut[10]
WARNING: [Synth 8-3331] design dds_compiler_v6_0_17_eff has unconnected port acc_phase_to_lut[9]
WARNING: [Synth 8-3331] design dds_compiler_v6_0_17_eff has unconnected port acc_phase_to_lut[8]
WARNING: [Synth 8-3331] design dds_compiler_v6_0_17_eff has unconnected port acc_phase_to_lut[7]
WARNING: [Synth 8-3331] design dds_compiler_v6_0_17_eff has unconnected port acc_phase_to_lut[6]
WARNING: [Synth 8-3331] design dds_compiler_v6_0_17_eff has unconnected port acc_phase_to_lut[5]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized18 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized18 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized18 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized22 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized22 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized22 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized22 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized22 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized20 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized20 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized20 has unconnected port SINIT
WARNING: [Synth 8-3331] design sin_cos has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized4 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized4 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized4 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized10 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized10 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized8 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized8 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized8 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized8 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized8 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized6 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized6 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized6 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized6 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized6 has unconnected port SINIT
WARNING: [Synth 8-3331] design accum has unconnected port chan_addr[0]
WARNING: [Synth 8-3331] design accum has unconnected port chan_addr_del2[0]
WARNING: [Synth 8-3331] design accum has unconnected port chan_addr_del3[0]
WARNING: [Synth 8-3331] design accum has unconnected port addr_i[3]
WARNING: [Synth 8-3331] design accum has unconnected port addr_i[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 649.504 ; gain = 274.578
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 649.504 ; gain = 274.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 649.504 ; gain = 274.578
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.srcs/constrs_1/imports/PYNQ-data/PYNQ-Z1_C.xdc]
Finished Parsing XDC File [C:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.srcs/constrs_1/imports/PYNQ-data/PYNQ-Z1_C.xdc]
Parsing XDC File [C:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 836.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 836.613 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 836.613 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 836.613 ; gain = 461.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 836.613 ; gain = 461.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for wav/dds_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 836.613 ; gain = 461.688
---------------------------------------------------------------------------------
INFO: [Synth 8-5547] Trying to map ROM "sin_cos_lut" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "sin_cos_lut" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.srcs/sources_1/new/wave_generator.vhd:151]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.srcs/sources_1/new/wave_generator.vhd:151]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.srcs/sources_1/new/wave_generator.vhd:151]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.srcs/sources_1/new/wave_generator.vhd:151]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.srcs/sources_1/new/wave_generator.vhd:151]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.srcs/sources_1/new/wave_generator.vhd:151]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'envelope_generator'
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "envelope" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "envelope" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                  attack |                               01 |                               01
                   decay |                               10 |                               10
                     rel |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'envelope_generator'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 836.613 ; gain = 461.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "envelope" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "envelope" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "envelope" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "envelope" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "envelope" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "envelope" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'wav/dds_phase_reg[0]' (FDE) to 'wav/dds_phase_reg[1]'
INFO: [Synth 8-3886] merging instance 'wav/dds_phase_reg[1]' (FDE) to 'wav/dds_phase_reg[2]'
INFO: [Synth 8-3886] merging instance 'wav/dds_phase_reg[2]' (FDE) to 'wav/dds_phase_reg[3]'
INFO: [Synth 8-3886] merging instance 'wav/dds_phase_reg[3]' (FDE) to 'wav/dds_phase_reg[4]'
INFO: [Synth 8-3886] merging instance 'wav/dds_phase_reg[4]' (FDE) to 'wav/dds_phase_reg[5]'
INFO: [Synth 8-3886] merging instance 'wav/dds_phase_reg[5]' (FDE) to 'wav/dds_phase_reg[6]'
INFO: [Synth 8-3886] merging instance 'wav/dds_phase_reg[6]' (FDE) to 'wav/dds_phase_reg[7]'
INFO: [Synth 8-3886] merging instance 'wav/dds_phase_reg[7]' (FDE) to 'wav/dds_phase_reg[8]'
INFO: [Synth 8-3886] merging instance 'wav/dds_phase_reg[8]' (FDE) to 'wav/dds_phase_reg[9]'
INFO: [Synth 8-3886] merging instance 'wav/dds_phase_reg[9]' (FDE) to 'wav/dds_phase_reg[10]'
INFO: [Synth 8-3886] merging instance 'wav/dds_phase_reg[10]' (FDE) to 'wav/dds_phase_reg[11]'
INFO: [Synth 8-3886] merging instance 'wav/dds_phase_reg[11]' (FDE) to 'wav/dds_phase_reg[12]'
INFO: [Synth 8-3886] merging instance 'wav/dds_phase_reg[12]' (FDE) to 'wav/dds_phase_reg[13]'
INFO: [Synth 8-3886] merging instance 'wav/dds_phase_reg[13]' (FDE) to 'wav/dds_phase_reg[14]'
INFO: [Synth 8-3886] merging instance 'wav/dds_phase_reg[14]' (FDE) to 'wav/dds_phase_reg[15]'
INFO: [Synth 8-3886] merging instance 'wav/dds_phase_reg[15]' (FDE) to 'wav/dds_phase_reg[16]'
INFO: [Synth 8-3886] merging instance 'wav/dds_phase_reg[16]' (FDE) to 'wav/dds_phase_reg[17]'
INFO: [Synth 8-3886] merging instance 'wav/dds_phase_reg[17]' (FDE) to 'wav/dds_phase_reg[18]'
INFO: [Synth 8-3886] merging instance 'wav/dds_phase_reg[18]' (FDE) to 'wav/dds_phase_reg[19]'
INFO: [Synth 8-3886] merging instance 'wav/dds_phase_reg[19]' (FDE) to 'wav/dds_phase_reg[20]'
INFO: [Synth 8-3886] merging instance 'wav/dds_phase_reg[20]' (FDE) to 'wav/dds_phase_reg[21]'
INFO: [Synth 8-3886] merging instance 'wav/dds_phase_reg[21]' (FDE) to 'wav/dds_phase_reg[22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wav/dds_phase_reg[22] )
INFO: [Synth 8-3886] merging instance 'wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L2.data1_reg[11]' (FDE) to 'wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L2.data1_reg[12]'
INFO: [Synth 8-3886] merging instance 'wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L2.data1_reg[12]' (FDE) to 'wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L2.data1_reg[13]'
INFO: [Synth 8-3886] merging instance 'wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L2.data1_reg[13]' (FDE) to 'wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L2.data1_reg[14]'
INFO: [Synth 8-3886] merging instance 'wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L2.data1_reg[14]' (FDE) to 'wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L2.data1_reg[15]'
INFO: [Synth 8-3886] merging instance 'wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L2.data1_reg[15]' (FDE) to 'wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L2.data1_reg[16]'
INFO: [Synth 8-3886] merging instance 'wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L2.data1_reg[16]' (FDE) to 'wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L2.data1_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wav/dds_inst /U0/i_synth/\i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L2.data1_reg[17] )
INFO: [Synth 8-3886] merging instance 'wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L2.data2_reg[11]' (FDE) to 'wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L2.data2_reg[17]'
INFO: [Synth 8-3886] merging instance 'wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L2.data2_reg[12]' (FDE) to 'wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L2.data2_reg[17]'
INFO: [Synth 8-3886] merging instance 'wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L2.data2_reg[13]' (FDE) to 'wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L2.data2_reg[17]'
INFO: [Synth 8-3886] merging instance 'wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L2.data2_reg[14]' (FDE) to 'wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L2.data2_reg[17]'
INFO: [Synth 8-3886] merging instance 'wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L2.data2_reg[15]' (FDE) to 'wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L2.data2_reg[17]'
INFO: [Synth 8-3886] merging instance 'wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L2.data2_reg[16]' (FDE) to 'wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L2.data2_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wav/dds_inst /U0/i_synth/\i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L2.data2_reg[17] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 836.613 ; gain = 461.688
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance wav/dds_inst/U0/i_synth/i_0/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance wav/dds_inst/U0/i_synth/i_1/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_cos_RAM_op_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance wav/dds_inst/U0/i_synth/i_2/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 940.406 ; gain = 565.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 941.668 ; gain = 566.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 971.316 ; gain = 596.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 971.316 ; gain = 596.391
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 971.316 ; gain = 596.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 971.316 ; gain = 596.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 971.316 ; gain = 596.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 971.316 ; gain = 596.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 971.316 ; gain = 596.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     1|
|2     |CARRY4     |   112|
|3     |DSP48E1    |     5|
|4     |DSP48E1_1  |     1|
|5     |LUT1       |   111|
|6     |LUT2       |   159|
|7     |LUT3       |    37|
|8     |LUT4       |   178|
|9     |LUT5       |   117|
|10    |LUT6       |   200|
|11    |RAMB18E1_1 |     1|
|12    |RAMB36E1_1 |     1|
|13    |SRL16E     |    16|
|14    |FDCE       |   123|
|15    |FDPE       |     1|
|16    |FDRE       |   602|
|17    |FDSE       |     8|
|18    |IBUF       |   120|
|19    |OBUF       |   122|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 971.316 ; gain = 596.391
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 23 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 971.316 ; gain = 409.281
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 971.316 ; gain = 596.391
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 120 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 971.316 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
102 Infos, 118 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:44 . Memory (MB): peak = 971.316 ; gain = 607.879
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 971.316 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.runs/synth_1/oscillator.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file oscillator_utilization_synth.rpt -pb oscillator_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep 11 21:23:30 2024...
