<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Microprocessor 8-bit: behave Architecture  Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.3 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li class="current"><a href="annotated.html"><span>Design&nbsp;Unit&nbsp;List</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="hierarchy.html"><span>Design&nbsp;Unit&nbsp;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Design&nbsp;Unit&nbsp;Members</span></a></li>
    </ul>
  </div>
  <div class="navpath"><a class="el" href="classROM__16__8.html">ROM_16_8</a>.<a class="el" href="classROM__16__8_1_1behave.html">behave</a>
  </div>
</div>
<div class="contents">
<h1>behave Architecture Reference</h1><!-- doxytag: class="ROM_16_8::behave" --><div class="dynheader">
Inheritance diagram for behave:</div>
<div class="dynsection">
 <div class="center">
  <img src="classROM__16__8_1_1behave.png" usemap="#behave_map" alt=""/>
  <map id="behave_map" name="behave_map">
<area href="classROM__16__8.html" alt="ROM_16_8" shape="rect" coords="0,56,76,80"/>
<area href="classMP_1_1struct.html" alt="struct" shape="rect" coords="0,112,76,136"/>
<area href="classMP.html" alt="MP" shape="rect" coords="0,168,76,192"/>
</map>
 </div>
</div>

<p><a href="classROM__16__8_1_1behave-members.html">List of all members.</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<br/>
<br/>
<tr><td colspan="2"><h2>Processes</h2></td></tr>
 <tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classROM__16__8_1_1behave.html#ac2bb1d82df952a68488aed9d6ea4c161">PROCESS_8</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="classROM__16__8.html#ad8c5ad3f042fbd7a86dccbf19d1857d7">read</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classROM__16__8.html#a1030812e307c1be1d71bc48c4c9120e7">address</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"> <a href="#ac2bb1d82df952a68488aed9d6ea4c161"></a><br/></td></tr>
<tr><td colspan="2"><h2>Types</h2></td></tr>
 <tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afd6fbc29e67fe3e541d146db1213f24f"></a><!-- doxytag: member="ROM_16_8::behave::mem" ref="afd6fbc29e67fe3e541d146db1213f24f" args="" -->
<a class="el" href="classROM__16__8_1_1behave.html#afd6fbc29e67fe3e541d146db1213f24f">mem</a> &nbsp;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlkeyword">array</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdldigit">0</span><span class="vhdlchar"> </span><span class="vhdlkeyword">to</span><span class="vhdlchar"> </span><span class="vhdldigit">15</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">of</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdldigit">7</span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdldigit">0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr><td colspan="2"><h2>Signals</h2></td></tr>
 <tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9c52b281fde42c3265be2cc98a464ce2"></a><!-- doxytag: member="ROM_16_8::behave::rom" ref="a9c52b281fde42c3265be2cc98a464ce2" args="" -->
<a class="el" href="classROM__16__8_1_1behave.html#a9c52b281fde42c3265be2cc98a464ce2">rom</a> &nbsp;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">mem</span><span class="vhdlchar"> </span></b></td></tr>
</table>
<hr/><h2>Member Function Documentation</h2>
<a class="anchor" id="ac2bb1d82df952a68488aed9d6ea4c161"></a><!-- doxytag: member="ROM_16_8::behave::PROCESS_8" ref="ac2bb1d82df952a68488aed9d6ea4c161" args="(read, address)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><b><span class="vhdlchar"> </span></b>PROCESS_8          <td></td>
          <td class="paramtype">( <em><span class="vhdlkeyword">read</span></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"> <em><span class="vhdlkeyword">address</span></em> ) </td>
        </tr>
<code> [Process]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p></p>
<div class="fragment"><pre class="fragment">
	 This program works as follow:
	
	 Load 5 to AC (memory content of 9)
	 Output 5 (content of AC)
	 Add 7 (memory content of 10) to 5 (AC content)
	 Output 12 (content of AC)
	 Add 3 (memory content of 11) to 12 (AC content)
	 Subtract 4 (memory content of 12) from 15 (AC content)
	 Output 11 (content of AC)
</pre></div>
</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>src/<a class="el" href="rom__16__8__behave_8vhd.html">rom_16_8_behave.vhd</a></li>
</ul>
</div>
<hr class="footer"/><address style="text-align: right;"><small>Generated on Wed Apr 11 09:49:23 2012 for Microprocessor 8-bit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.3 </small></address>
</body>
</html>
