Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Jun 03 09:23:46 2024
| Host         : Maria running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a50t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    43 |
| Unused register locations in slices containing registers |   244 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              51 |           24 |
| No           | No                    | Yes                    |             215 |           83 |
| No           | Yes                   | No                     |              40 |           17 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              18 |            9 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+----------------+----------------------------------------+------------------+----------------+
|                Clock Signal               |  Enable Signal |            Set/Reset Signal            | Slice Load Count | Bel Load Count |
+-------------------------------------------+----------------+----------------------------------------+------------------+----------------+
|  Unit_Exe/registru_9bitipm/aux_reg[8]_P   |                | Unit_Exe/registru_9bitipm/aux_reg[8]_C |                1 |              1 |
|  Unit_Cont/sclk1mindr                     |                | Unit_Cont/aux_reg[0]_P                 |                1 |              1 |
|  Unit_Cont/sclk1mindr                     |                | Unit_Cont/aux_reg[1]_C                 |                1 |              1 |
|  Unit_Cont/sclk1mindr                     |                | Unit_Cont/aux_reg[1]_P                 |                1 |              1 |
|  Unit_Cont/sclk1mindr                     |                | Unit_Cont/aux_reg[2]_C                 |                1 |              1 |
|  Unit_Cont/aux_reg[3]_P                   |                | Unit_Cont/aux_reg[3]_C                 |                1 |              1 |
|  Unit_Cont/sclk1mindr                     |                | Unit_Cont/aux_reg[2]_P                 |                1 |              1 |
|  Unit_Cont/sclk1mindr                     |                | Unit_Cont/aux_reg[3]_C                 |                1 |              1 |
|  Unit_Cont/sclk1mindr                     |                | Unit_Cont/aux_reg[4]_C                 |                1 |              1 |
|  Unit_Cont/sclk1mindr                     |                | Unit_Cont/aux_reg[5]_P                 |                1 |              1 |
|  Unit_Cont/sclk1mindr                     |                | Unit_Cont/aux_reg[6]_C                 |                1 |              1 |
|  Unit_Cont/sclk1mindr                     |                | Unit_Cont/aux_reg[6]_P                 |                1 |              1 |
|  Unit_Cont/aux_reg[4]_P                   |                | Unit_Cont/aux_reg[4]_C                 |                1 |              1 |
|  Unit_Cont/aux_reg[7]_P                   |                | Unit_Cont/aux_reg[7]_C                 |                1 |              1 |
|  Unit_Cont/sclk1mindr                     |                | Unit_Cont/aux_reg[7]_C                 |                1 |              1 |
|  Unit_Cont/sclk1minst                     |                | Unit_Cont/numara_reg[31]_1             |                1 |              1 |
|  Unit_Cont/sclk1minst                     |                | Unit_Cont/numara_reg[31]               |                1 |              1 |
|  Unit_Cont/sclk1minst                     |                | Unit_Cont/numara_reg[31]_0             |                1 |              1 |
|  Unit_Cont/aux_reg[0]_P                   |                | Unit_Cont/aux_reg[0]_C                 |                1 |              1 |
|  Unit_Cont/aux_reg[1]_P                   |                | Unit_Cont/aux_reg[1]_C                 |                1 |              1 |
|  Unit_Cont/aux_reg[2]_P                   |                | Unit_Cont/aux_reg[2]_C                 |                1 |              1 |
|  Unit_Cont/sclk1mindr                     |                | Unit_Cont/aux_reg[3]_P                 |                1 |              1 |
|  Unit_Cont/aux_reg[5]_P                   |                | Unit_Cont/aux_reg[5]_C                 |                1 |              1 |
|  Unit_Cont/aux_reg[6]_P                   |                | Unit_Cont/aux_reg[6]_C                 |                1 |              1 |
|  Unit_Cont/sclk1mindr                     |                | Unit_Exe/registru_9bitipm/aux_reg[8]_C |                1 |              1 |
|  Unit_Cont/sclk1mindr                     |                | Unit_Exe/registru_9bitipm/aux_reg[8]_P |                1 |              1 |
|  Unit_Cont/sclk1mindr                     |                | Unit_Cont/aux_reg[4]_P                 |                1 |              1 |
|  Unit_Cont/sclk1mindr                     |                | Unit_Cont/aux_reg[5]_C                 |                1 |              1 |
|  Unit_Cont/sclk1mindr                     |                | Unit_Cont/aux_reg[7]_P                 |                1 |              1 |
|  Unit_Cont/sclk1mindr                     |                | Unit_Cont/aux_reg[0]_C                 |                1 |              1 |
|  Unit_Exe/divizor200hzpm/CLK              |                |                                        |                1 |              2 |
|  clk_IBUF_BUFG                            |                |                                        |                3 |              5 |
|  Unit_Exe/divizor2sec_st_pm/numara_reg[0] |                | Unit_Cont/temp_fin_ok_reg              |                3 |              8 |
|  clk_IBUF_BUFG                            | load_info_IBUF | rst_IBUF                               |                9 |             18 |
| ~Unit_Cont/out[4]                         |                |                                        |               11 |             20 |
|  clk_IBUF_BUFG                            |                | rst_IBUF                               |               10 |             24 |
|  Unit_Cont/next_stare                     |                |                                        |                9 |             24 |
|  clk_IBUF_BUFG                            |                | Unit_Exe/divizor200hzpm/clk1           |                8 |             31 |
|  n_0_76_BUFG                              |                | Unit_Cont/numara_reg[31]_1             |                8 |             32 |
|  n_0_76_BUFG                              |                | Unit_Cont/numara_reg[31]               |                8 |             32 |
|  n_0_76_BUFG                              |                | Unit_Cont/numara_reg[31]_0             |                8 |             32 |
|  clk_IBUF_BUFG                            |                | Unit_Cont/clk1_reg                     |               11 |             33 |
|  clk_IBUF_BUFG                            |                | Unit_Cont/count_reg[0]                 |               14 |             33 |
+-------------------------------------------+----------------+----------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    30 |
| 2      |                     1 |
| 5      |                     1 |
| 8      |                     1 |
| 16+    |                    10 |
+--------+-----------------------+


