{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1552321470291 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1552321470291 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 11 12:24:29 2019 " "Processing started: Mon Mar 11 12:24:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1552321470291 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1552321470291 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Chen_Kevin_16x32SRAM -c Chen_Kevin_16x4SRAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off Chen_Kevin_16x32SRAM -c Chen_Kevin_16x4SRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1552321470291 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1552321471362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chen_kevin_sr-latch.bdf 1 1 " "Found 1 design units, including 1 entities, in source file chen_kevin_sr-latch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Chen_Kevin_SR-Latch " "Found entity 1: Chen_Kevin_SR-Latch" {  } { { "Chen_Kevin_SR-Latch.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_SR-Latch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552321471503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552321471503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chen_kevin_control_sr-latch.bdf 1 1 " "Found 1 design units, including 1 entities, in source file chen_kevin_control_sr-latch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Chen_Kevin_Control_SR-Latch " "Found entity 1: Chen_Kevin_Control_SR-Latch" {  } { { "Chen_Kevin_Control_SR-Latch.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_Control_SR-Latch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552321471534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552321471534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chen_kevin_d-latch.bdf 1 1 " "Found 1 design units, including 1 entities, in source file chen_kevin_d-latch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Chen_Kevin_D-Latch " "Found entity 1: Chen_Kevin_D-Latch" {  } { { "Chen_Kevin_D-Latch.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_D-Latch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552321471549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552321471549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chen_kevin_sram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file chen_kevin_sram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Chen_Kevin_SRAM " "Found entity 1: Chen_Kevin_SRAM" {  } { { "Chen_Kevin_SRAM.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_SRAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552321471565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552321471565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chen_kevin_16x4sram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file chen_kevin_16x4sram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Chen_Kevin_16x4SRAM " "Found entity 1: Chen_Kevin_16x4SRAM" {  } { { "Chen_Kevin_16x4SRAM.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_16x4SRAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552321471596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552321471596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chen_kevin_16x1sram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file chen_kevin_16x1sram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Chen_Kevin_16x1SRAM " "Found entity 1: Chen_Kevin_16x1SRAM" {  } { { "Chen_Kevin_16x1SRAM.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_16x1SRAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552321471596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552321471596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chen_kevin_decode4to16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file chen_kevin_decode4to16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Chen_Kevin_Decode4to16-Arch " "Found design unit 1: Chen_Kevin_Decode4to16-Arch" {  } { { "Chen_Kevin_Decode4to16.vhd" "" { Text "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_Decode4to16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552321472715 ""} { "Info" "ISGN_ENTITY_NAME" "1 Chen_Kevin_Decode4to16 " "Found entity 1: Chen_Kevin_Decode4to16" {  } { { "Chen_Kevin_Decode4to16.vhd" "" { Text "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_Decode4to16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552321472715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552321472715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chen_kevin_dec_to_hex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file chen_kevin_dec_to_hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Chen_Kevin_Dec_to_Hex-Arc " "Found design unit 1: Chen_Kevin_Dec_to_Hex-Arc" {  } { { "Chen_Kevin_Dec_to_Hex.vhd" "" { Text "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_Dec_to_Hex.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552321472731 ""} { "Info" "ISGN_ENTITY_NAME" "1 Chen_Kevin_Dec_to_Hex " "Found entity 1: Chen_Kevin_Dec_to_Hex" {  } { { "Chen_Kevin_Dec_to_Hex.vhd" "" { Text "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_Dec_to_Hex.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552321472731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552321472731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chen_kevin_16x4sramfinal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file chen_kevin_16x4sramfinal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Chen_Kevin_16x4SRAMFinal " "Found entity 1: Chen_Kevin_16x4SRAMFinal" {  } { { "Chen_Kevin_16x4SRAMFinal.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_16x4SRAMFinal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552321472731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552321472731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chen_kevin_16x32sram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file chen_kevin_16x32sram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Chen_Kevin_16x32SRAM " "Found entity 1: Chen_Kevin_16x32SRAM" {  } { { "Chen_Kevin_16x32SRAM.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_16x32SRAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552321472746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552321472746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chen_kevin_16x32sramfinal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file chen_kevin_16x32sramfinal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Chen_Kevin_16x32SRAMFinal " "Found entity 1: Chen_Kevin_16x32SRAMFinal" {  } { { "Chen_Kevin_16x32SRAMFinal.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_16x32SRAMFinal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552321472746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552321472746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chen_kevin_4x8switchesandkeys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file chen_kevin_4x8switchesandkeys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Chen_Kevin_4x8SwitchesAndKeys-Arch " "Found design unit 1: Chen_Kevin_4x8SwitchesAndKeys-Arch" {  } { { "Chen_Kevin_4x8SwitchesAndKeys.vhd" "" { Text "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_4x8SwitchesAndKeys.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552321472762 ""} { "Info" "ISGN_ENTITY_NAME" "1 Chen_Kevin_4x8SwitchesAndKeys " "Found entity 1: Chen_Kevin_4x8SwitchesAndKeys" {  } { { "Chen_Kevin_4x8SwitchesAndKeys.vhd" "" { Text "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_4x8SwitchesAndKeys.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552321472762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552321472762 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Chen_Kevin_16x32SRAMFinal " "Elaborating entity \"Chen_Kevin_16x32SRAMFinal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1552321472843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Chen_Kevin_Dec_to_Hex Chen_Kevin_Dec_to_Hex:inst2 " "Elaborating entity \"Chen_Kevin_Dec_to_Hex\" for hierarchy \"Chen_Kevin_Dec_to_Hex:inst2\"" {  } { { "Chen_Kevin_16x32SRAMFinal.bdf" "inst2" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_16x32SRAMFinal.bdf" { { 296 -144 32 616 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552321472863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Chen_Kevin_16x32SRAM Chen_Kevin_16x32SRAM:inst " "Elaborating entity \"Chen_Kevin_16x32SRAM\" for hierarchy \"Chen_Kevin_16x32SRAM:inst\"" {  } { { "Chen_Kevin_16x32SRAMFinal.bdf" "inst" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_16x32SRAMFinal.bdf" { { 176 -488 -152 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552321472881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Chen_Kevin_16x4SRAM Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst " "Elaborating entity \"Chen_Kevin_16x4SRAM\" for hierarchy \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst\"" {  } { { "Chen_Kevin_16x32SRAM.bdf" "inst" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_16x32SRAM.bdf" { { -344 -1192 -864 -216 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552321472910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Chen_Kevin_16x1SRAM Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst\|Chen_Kevin_16x1SRAM:inst4 " "Elaborating entity \"Chen_Kevin_16x1SRAM\" for hierarchy \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst\|Chen_Kevin_16x1SRAM:inst4\"" {  } { { "Chen_Kevin_16x4SRAM.bdf" "inst4" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_16x4SRAM.bdf" { { 184 1064 1344 280 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552321472926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Chen_Kevin_SRAM Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst\|Chen_Kevin_16x1SRAM:inst4\|Chen_Kevin_SRAM:inst15 " "Elaborating entity \"Chen_Kevin_SRAM\" for hierarchy \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst\|Chen_Kevin_16x1SRAM:inst4\|Chen_Kevin_SRAM:inst15\"" {  } { { "Chen_Kevin_16x1SRAM.bdf" "inst15" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_16x1SRAM.bdf" { { 1440 184 488 1536 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552321472974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Chen_Kevin_D-Latch Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst\|Chen_Kevin_16x1SRAM:inst4\|Chen_Kevin_SRAM:inst15\|Chen_Kevin_D-Latch:inst1 " "Elaborating entity \"Chen_Kevin_D-Latch\" for hierarchy \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst\|Chen_Kevin_16x1SRAM:inst4\|Chen_Kevin_SRAM:inst15\|Chen_Kevin_D-Latch:inst1\"" {  } { { "Chen_Kevin_SRAM.bdf" "inst1" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_SRAM.bdf" { { 32 584 832 128 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552321472989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Chen_Kevin_Decode4to16 Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst\|Chen_Kevin_Decode4to16:inst " "Elaborating entity \"Chen_Kevin_Decode4to16\" for hierarchy \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst\|Chen_Kevin_Decode4to16:inst\"" {  } { { "Chen_Kevin_16x4SRAM.bdf" "inst" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_16x4SRAM.bdf" { { 80 -328 -40 160 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552321473099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Chen_Kevin_4x8SwitchesAndKeys Chen_Kevin_4x8SwitchesAndKeys:inst10 " "Elaborating entity \"Chen_Kevin_4x8SwitchesAndKeys\" for hierarchy \"Chen_Kevin_4x8SwitchesAndKeys:inst10\"" {  } { { "Chen_Kevin_16x32SRAMFinal.bdf" "inst10" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_16x32SRAMFinal.bdf" { { 136 -824 -504 216 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552321475700 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Chen_Kevin_Switches Chen_Kevin_4x8SwitchesAndKeys.vhd(18) " "VHDL Process Statement warning at Chen_Kevin_4x8SwitchesAndKeys.vhd(18): signal \"Chen_Kevin_Switches\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Chen_Kevin_4x8SwitchesAndKeys.vhd" "" { Text "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_4x8SwitchesAndKeys.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1552321475700 "|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_4x8SwitchesAndKeys:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Chen_Kevin_Switches Chen_Kevin_4x8SwitchesAndKeys.vhd(20) " "VHDL Process Statement warning at Chen_Kevin_4x8SwitchesAndKeys.vhd(20): signal \"Chen_Kevin_Switches\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Chen_Kevin_4x8SwitchesAndKeys.vhd" "" { Text "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_4x8SwitchesAndKeys.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1552321475700 "|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_4x8SwitchesAndKeys:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Chen_Kevin_Switches Chen_Kevin_4x8SwitchesAndKeys.vhd(22) " "VHDL Process Statement warning at Chen_Kevin_4x8SwitchesAndKeys.vhd(22): signal \"Chen_Kevin_Switches\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Chen_Kevin_4x8SwitchesAndKeys.vhd" "" { Text "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_4x8SwitchesAndKeys.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1552321475700 "|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_4x8SwitchesAndKeys:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Chen_Kevin_Switches Chen_Kevin_4x8SwitchesAndKeys.vhd(24) " "VHDL Process Statement warning at Chen_Kevin_4x8SwitchesAndKeys.vhd(24): signal \"Chen_Kevin_Switches\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Chen_Kevin_4x8SwitchesAndKeys.vhd" "" { Text "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_4x8SwitchesAndKeys.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1552321475700 "|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_4x8SwitchesAndKeys:inst10"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Chen_Kevin_Output Chen_Kevin_4x8SwitchesAndKeys.vhd(14) " "VHDL Process Statement warning at Chen_Kevin_4x8SwitchesAndKeys.vhd(14): inferring latch(es) for signal or variable \"Chen_Kevin_Output\", which holds its previous value in one or more paths through the process" {  } { { "Chen_Kevin_4x8SwitchesAndKeys.vhd" "" { Text "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_4x8SwitchesAndKeys.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1552321475700 "|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_4x8SwitchesAndKeys:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Chen_Kevin_Output\[0\] Chen_Kevin_4x8SwitchesAndKeys.vhd(14) " "Inferred latch for \"Chen_Kevin_Output\[0\]\" at Chen_Kevin_4x8SwitchesAndKeys.vhd(14)" {  } { { "Chen_Kevin_4x8SwitchesAndKeys.vhd" "" { Text "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_4x8SwitchesAndKeys.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552321475700 "|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_4x8SwitchesAndKeys:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Chen_Kevin_Output\[1\] Chen_Kevin_4x8SwitchesAndKeys.vhd(14) " "Inferred latch for \"Chen_Kevin_Output\[1\]\" at Chen_Kevin_4x8SwitchesAndKeys.vhd(14)" {  } { { "Chen_Kevin_4x8SwitchesAndKeys.vhd" "" { Text "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_4x8SwitchesAndKeys.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552321475700 "|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_4x8SwitchesAndKeys:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Chen_Kevin_Output\[2\] Chen_Kevin_4x8SwitchesAndKeys.vhd(14) " "Inferred latch for \"Chen_Kevin_Output\[2\]\" at Chen_Kevin_4x8SwitchesAndKeys.vhd(14)" {  } { { "Chen_Kevin_4x8SwitchesAndKeys.vhd" "" { Text "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_4x8SwitchesAndKeys.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552321475700 "|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_4x8SwitchesAndKeys:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Chen_Kevin_Output\[3\] Chen_Kevin_4x8SwitchesAndKeys.vhd(14) " "Inferred latch for \"Chen_Kevin_Output\[3\]\" at Chen_Kevin_4x8SwitchesAndKeys.vhd(14)" {  } { { "Chen_Kevin_4x8SwitchesAndKeys.vhd" "" { Text "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_4x8SwitchesAndKeys.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552321475700 "|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_4x8SwitchesAndKeys:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Chen_Kevin_Output\[4\] Chen_Kevin_4x8SwitchesAndKeys.vhd(14) " "Inferred latch for \"Chen_Kevin_Output\[4\]\" at Chen_Kevin_4x8SwitchesAndKeys.vhd(14)" {  } { { "Chen_Kevin_4x8SwitchesAndKeys.vhd" "" { Text "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_4x8SwitchesAndKeys.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552321475700 "|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_4x8SwitchesAndKeys:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Chen_Kevin_Output\[5\] Chen_Kevin_4x8SwitchesAndKeys.vhd(14) " "Inferred latch for \"Chen_Kevin_Output\[5\]\" at Chen_Kevin_4x8SwitchesAndKeys.vhd(14)" {  } { { "Chen_Kevin_4x8SwitchesAndKeys.vhd" "" { Text "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_4x8SwitchesAndKeys.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552321475700 "|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_4x8SwitchesAndKeys:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Chen_Kevin_Output\[6\] Chen_Kevin_4x8SwitchesAndKeys.vhd(14) " "Inferred latch for \"Chen_Kevin_Output\[6\]\" at Chen_Kevin_4x8SwitchesAndKeys.vhd(14)" {  } { { "Chen_Kevin_4x8SwitchesAndKeys.vhd" "" { Text "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_4x8SwitchesAndKeys.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552321475700 "|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_4x8SwitchesAndKeys:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Chen_Kevin_Output\[7\] Chen_Kevin_4x8SwitchesAndKeys.vhd(14) " "Inferred latch for \"Chen_Kevin_Output\[7\]\" at Chen_Kevin_4x8SwitchesAndKeys.vhd(14)" {  } { { "Chen_Kevin_4x8SwitchesAndKeys.vhd" "" { Text "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_4x8SwitchesAndKeys.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552321475700 "|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_4x8SwitchesAndKeys:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Chen_Kevin_Output\[8\] Chen_Kevin_4x8SwitchesAndKeys.vhd(14) " "Inferred latch for \"Chen_Kevin_Output\[8\]\" at Chen_Kevin_4x8SwitchesAndKeys.vhd(14)" {  } { { "Chen_Kevin_4x8SwitchesAndKeys.vhd" "" { Text "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_4x8SwitchesAndKeys.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552321475700 "|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_4x8SwitchesAndKeys:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Chen_Kevin_Output\[9\] Chen_Kevin_4x8SwitchesAndKeys.vhd(14) " "Inferred latch for \"Chen_Kevin_Output\[9\]\" at Chen_Kevin_4x8SwitchesAndKeys.vhd(14)" {  } { { "Chen_Kevin_4x8SwitchesAndKeys.vhd" "" { Text "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_4x8SwitchesAndKeys.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552321475700 "|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_4x8SwitchesAndKeys:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Chen_Kevin_Output\[10\] Chen_Kevin_4x8SwitchesAndKeys.vhd(14) " "Inferred latch for \"Chen_Kevin_Output\[10\]\" at Chen_Kevin_4x8SwitchesAndKeys.vhd(14)" {  } { { "Chen_Kevin_4x8SwitchesAndKeys.vhd" "" { Text "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_4x8SwitchesAndKeys.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552321475700 "|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_4x8SwitchesAndKeys:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Chen_Kevin_Output\[11\] Chen_Kevin_4x8SwitchesAndKeys.vhd(14) " "Inferred latch for \"Chen_Kevin_Output\[11\]\" at Chen_Kevin_4x8SwitchesAndKeys.vhd(14)" {  } { { "Chen_Kevin_4x8SwitchesAndKeys.vhd" "" { Text "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_4x8SwitchesAndKeys.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552321475700 "|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_4x8SwitchesAndKeys:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Chen_Kevin_Output\[12\] Chen_Kevin_4x8SwitchesAndKeys.vhd(14) " "Inferred latch for \"Chen_Kevin_Output\[12\]\" at Chen_Kevin_4x8SwitchesAndKeys.vhd(14)" {  } { { "Chen_Kevin_4x8SwitchesAndKeys.vhd" "" { Text "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_4x8SwitchesAndKeys.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552321475700 "|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_4x8SwitchesAndKeys:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Chen_Kevin_Output\[13\] Chen_Kevin_4x8SwitchesAndKeys.vhd(14) " "Inferred latch for \"Chen_Kevin_Output\[13\]\" at Chen_Kevin_4x8SwitchesAndKeys.vhd(14)" {  } { { "Chen_Kevin_4x8SwitchesAndKeys.vhd" "" { Text "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_4x8SwitchesAndKeys.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552321475700 "|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_4x8SwitchesAndKeys:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Chen_Kevin_Output\[14\] Chen_Kevin_4x8SwitchesAndKeys.vhd(14) " "Inferred latch for \"Chen_Kevin_Output\[14\]\" at Chen_Kevin_4x8SwitchesAndKeys.vhd(14)" {  } { { "Chen_Kevin_4x8SwitchesAndKeys.vhd" "" { Text "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_4x8SwitchesAndKeys.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552321475700 "|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_4x8SwitchesAndKeys:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Chen_Kevin_Output\[15\] Chen_Kevin_4x8SwitchesAndKeys.vhd(14) " "Inferred latch for \"Chen_Kevin_Output\[15\]\" at Chen_Kevin_4x8SwitchesAndKeys.vhd(14)" {  } { { "Chen_Kevin_4x8SwitchesAndKeys.vhd" "" { Text "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_4x8SwitchesAndKeys.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552321475700 "|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_4x8SwitchesAndKeys:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Chen_Kevin_Output\[16\] Chen_Kevin_4x8SwitchesAndKeys.vhd(14) " "Inferred latch for \"Chen_Kevin_Output\[16\]\" at Chen_Kevin_4x8SwitchesAndKeys.vhd(14)" {  } { { "Chen_Kevin_4x8SwitchesAndKeys.vhd" "" { Text "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_4x8SwitchesAndKeys.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552321475700 "|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_4x8SwitchesAndKeys:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Chen_Kevin_Output\[17\] Chen_Kevin_4x8SwitchesAndKeys.vhd(14) " "Inferred latch for \"Chen_Kevin_Output\[17\]\" at Chen_Kevin_4x8SwitchesAndKeys.vhd(14)" {  } { { "Chen_Kevin_4x8SwitchesAndKeys.vhd" "" { Text "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_4x8SwitchesAndKeys.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552321475700 "|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_4x8SwitchesAndKeys:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Chen_Kevin_Output\[18\] Chen_Kevin_4x8SwitchesAndKeys.vhd(14) " "Inferred latch for \"Chen_Kevin_Output\[18\]\" at Chen_Kevin_4x8SwitchesAndKeys.vhd(14)" {  } { { "Chen_Kevin_4x8SwitchesAndKeys.vhd" "" { Text "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_4x8SwitchesAndKeys.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552321475700 "|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_4x8SwitchesAndKeys:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Chen_Kevin_Output\[19\] Chen_Kevin_4x8SwitchesAndKeys.vhd(14) " "Inferred latch for \"Chen_Kevin_Output\[19\]\" at Chen_Kevin_4x8SwitchesAndKeys.vhd(14)" {  } { { "Chen_Kevin_4x8SwitchesAndKeys.vhd" "" { Text "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_4x8SwitchesAndKeys.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552321475700 "|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_4x8SwitchesAndKeys:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Chen_Kevin_Output\[20\] Chen_Kevin_4x8SwitchesAndKeys.vhd(14) " "Inferred latch for \"Chen_Kevin_Output\[20\]\" at Chen_Kevin_4x8SwitchesAndKeys.vhd(14)" {  } { { "Chen_Kevin_4x8SwitchesAndKeys.vhd" "" { Text "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_4x8SwitchesAndKeys.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552321475700 "|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_4x8SwitchesAndKeys:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Chen_Kevin_Output\[21\] Chen_Kevin_4x8SwitchesAndKeys.vhd(14) " "Inferred latch for \"Chen_Kevin_Output\[21\]\" at Chen_Kevin_4x8SwitchesAndKeys.vhd(14)" {  } { { "Chen_Kevin_4x8SwitchesAndKeys.vhd" "" { Text "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_4x8SwitchesAndKeys.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552321475700 "|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_4x8SwitchesAndKeys:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Chen_Kevin_Output\[22\] Chen_Kevin_4x8SwitchesAndKeys.vhd(14) " "Inferred latch for \"Chen_Kevin_Output\[22\]\" at Chen_Kevin_4x8SwitchesAndKeys.vhd(14)" {  } { { "Chen_Kevin_4x8SwitchesAndKeys.vhd" "" { Text "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_4x8SwitchesAndKeys.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552321475700 "|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_4x8SwitchesAndKeys:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Chen_Kevin_Output\[23\] Chen_Kevin_4x8SwitchesAndKeys.vhd(14) " "Inferred latch for \"Chen_Kevin_Output\[23\]\" at Chen_Kevin_4x8SwitchesAndKeys.vhd(14)" {  } { { "Chen_Kevin_4x8SwitchesAndKeys.vhd" "" { Text "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_4x8SwitchesAndKeys.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552321475700 "|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_4x8SwitchesAndKeys:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Chen_Kevin_Output\[24\] Chen_Kevin_4x8SwitchesAndKeys.vhd(14) " "Inferred latch for \"Chen_Kevin_Output\[24\]\" at Chen_Kevin_4x8SwitchesAndKeys.vhd(14)" {  } { { "Chen_Kevin_4x8SwitchesAndKeys.vhd" "" { Text "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_4x8SwitchesAndKeys.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552321475700 "|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_4x8SwitchesAndKeys:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Chen_Kevin_Output\[25\] Chen_Kevin_4x8SwitchesAndKeys.vhd(14) " "Inferred latch for \"Chen_Kevin_Output\[25\]\" at Chen_Kevin_4x8SwitchesAndKeys.vhd(14)" {  } { { "Chen_Kevin_4x8SwitchesAndKeys.vhd" "" { Text "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_4x8SwitchesAndKeys.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552321475700 "|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_4x8SwitchesAndKeys:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Chen_Kevin_Output\[26\] Chen_Kevin_4x8SwitchesAndKeys.vhd(14) " "Inferred latch for \"Chen_Kevin_Output\[26\]\" at Chen_Kevin_4x8SwitchesAndKeys.vhd(14)" {  } { { "Chen_Kevin_4x8SwitchesAndKeys.vhd" "" { Text "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_4x8SwitchesAndKeys.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552321475700 "|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_4x8SwitchesAndKeys:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Chen_Kevin_Output\[27\] Chen_Kevin_4x8SwitchesAndKeys.vhd(14) " "Inferred latch for \"Chen_Kevin_Output\[27\]\" at Chen_Kevin_4x8SwitchesAndKeys.vhd(14)" {  } { { "Chen_Kevin_4x8SwitchesAndKeys.vhd" "" { Text "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_4x8SwitchesAndKeys.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552321475700 "|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_4x8SwitchesAndKeys:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Chen_Kevin_Output\[28\] Chen_Kevin_4x8SwitchesAndKeys.vhd(14) " "Inferred latch for \"Chen_Kevin_Output\[28\]\" at Chen_Kevin_4x8SwitchesAndKeys.vhd(14)" {  } { { "Chen_Kevin_4x8SwitchesAndKeys.vhd" "" { Text "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_4x8SwitchesAndKeys.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552321475700 "|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_4x8SwitchesAndKeys:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Chen_Kevin_Output\[29\] Chen_Kevin_4x8SwitchesAndKeys.vhd(14) " "Inferred latch for \"Chen_Kevin_Output\[29\]\" at Chen_Kevin_4x8SwitchesAndKeys.vhd(14)" {  } { { "Chen_Kevin_4x8SwitchesAndKeys.vhd" "" { Text "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_4x8SwitchesAndKeys.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552321475700 "|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_4x8SwitchesAndKeys:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Chen_Kevin_Output\[30\] Chen_Kevin_4x8SwitchesAndKeys.vhd(14) " "Inferred latch for \"Chen_Kevin_Output\[30\]\" at Chen_Kevin_4x8SwitchesAndKeys.vhd(14)" {  } { { "Chen_Kevin_4x8SwitchesAndKeys.vhd" "" { Text "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_4x8SwitchesAndKeys.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552321475700 "|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_4x8SwitchesAndKeys:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Chen_Kevin_Output\[31\] Chen_Kevin_4x8SwitchesAndKeys.vhd(14) " "Inferred latch for \"Chen_Kevin_Output\[31\]\" at Chen_Kevin_4x8SwitchesAndKeys.vhd(14)" {  } { { "Chen_Kevin_4x8SwitchesAndKeys.vhd" "" { Text "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_4x8SwitchesAndKeys.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552321475700 "|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_4x8SwitchesAndKeys:inst10"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst\|inst7 Chen_Kevin_Dec_to_Hex:inst2\|Mux0 " "Converted the fan-out from the tri-state buffer \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst\|inst7\" to the node \"Chen_Kevin_Dec_to_Hex:inst2\|Mux0\" into an OR gate" {  } { { "Chen_Kevin_16x4SRAM.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_16x4SRAM.bdf" { { 392 320 352 440 "inst7" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552321479290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst\|inst8 Chen_Kevin_Dec_to_Hex:inst2\|Mux0 " "Converted the fan-out from the tri-state buffer \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst\|inst8\" to the node \"Chen_Kevin_Dec_to_Hex:inst2\|Mux0\" into an OR gate" {  } { { "Chen_Kevin_16x4SRAM.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_16x4SRAM.bdf" { { 392 664 696 440 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552321479290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst\|inst9 Chen_Kevin_Dec_to_Hex:inst2\|Mux0 " "Converted the fan-out from the tri-state buffer \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst\|inst9\" to the node \"Chen_Kevin_Dec_to_Hex:inst2\|Mux0\" into an OR gate" {  } { { "Chen_Kevin_16x4SRAM.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_16x4SRAM.bdf" { { 392 1000 1032 440 "inst9" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552321479290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst\|inst11 Chen_Kevin_Dec_to_Hex:inst2\|Mux0 " "Converted the fan-out from the tri-state buffer \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst\|inst11\" to the node \"Chen_Kevin_Dec_to_Hex:inst2\|Mux0\" into an OR gate" {  } { { "Chen_Kevin_16x4SRAM.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_16x4SRAM.bdf" { { 392 1344 1376 440 "inst11" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552321479290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst1\|inst7 Chen_Kevin_Dec_to_Hex:inst3\|Mux0 " "Converted the fan-out from the tri-state buffer \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst1\|inst7\" to the node \"Chen_Kevin_Dec_to_Hex:inst3\|Mux0\" into an OR gate" {  } { { "Chen_Kevin_16x4SRAM.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_16x4SRAM.bdf" { { 392 320 352 440 "inst7" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552321479290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst1\|inst8 Chen_Kevin_Dec_to_Hex:inst3\|Mux0 " "Converted the fan-out from the tri-state buffer \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst1\|inst8\" to the node \"Chen_Kevin_Dec_to_Hex:inst3\|Mux0\" into an OR gate" {  } { { "Chen_Kevin_16x4SRAM.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_16x4SRAM.bdf" { { 392 664 696 440 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552321479290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst1\|inst9 Chen_Kevin_Dec_to_Hex:inst3\|Mux0 " "Converted the fan-out from the tri-state buffer \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst1\|inst9\" to the node \"Chen_Kevin_Dec_to_Hex:inst3\|Mux0\" into an OR gate" {  } { { "Chen_Kevin_16x4SRAM.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_16x4SRAM.bdf" { { 392 1000 1032 440 "inst9" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552321479290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst1\|inst11 Chen_Kevin_Dec_to_Hex:inst3\|Mux0 " "Converted the fan-out from the tri-state buffer \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst1\|inst11\" to the node \"Chen_Kevin_Dec_to_Hex:inst3\|Mux0\" into an OR gate" {  } { { "Chen_Kevin_16x4SRAM.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_16x4SRAM.bdf" { { 392 1344 1376 440 "inst11" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552321479290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst2\|inst7 Chen_Kevin_Dec_to_Hex:inst4\|Mux0 " "Converted the fan-out from the tri-state buffer \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst2\|inst7\" to the node \"Chen_Kevin_Dec_to_Hex:inst4\|Mux0\" into an OR gate" {  } { { "Chen_Kevin_16x4SRAM.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_16x4SRAM.bdf" { { 392 320 352 440 "inst7" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552321479290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst2\|inst8 Chen_Kevin_Dec_to_Hex:inst4\|Mux0 " "Converted the fan-out from the tri-state buffer \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst2\|inst8\" to the node \"Chen_Kevin_Dec_to_Hex:inst4\|Mux0\" into an OR gate" {  } { { "Chen_Kevin_16x4SRAM.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_16x4SRAM.bdf" { { 392 664 696 440 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552321479290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst2\|inst9 Chen_Kevin_Dec_to_Hex:inst4\|Mux0 " "Converted the fan-out from the tri-state buffer \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst2\|inst9\" to the node \"Chen_Kevin_Dec_to_Hex:inst4\|Mux0\" into an OR gate" {  } { { "Chen_Kevin_16x4SRAM.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_16x4SRAM.bdf" { { 392 1000 1032 440 "inst9" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552321479290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst2\|inst11 Chen_Kevin_Dec_to_Hex:inst4\|Mux0 " "Converted the fan-out from the tri-state buffer \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst2\|inst11\" to the node \"Chen_Kevin_Dec_to_Hex:inst4\|Mux0\" into an OR gate" {  } { { "Chen_Kevin_16x4SRAM.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_16x4SRAM.bdf" { { 392 1344 1376 440 "inst11" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552321479290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst3\|inst7 Chen_Kevin_Dec_to_Hex:inst5\|Mux0 " "Converted the fan-out from the tri-state buffer \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst3\|inst7\" to the node \"Chen_Kevin_Dec_to_Hex:inst5\|Mux0\" into an OR gate" {  } { { "Chen_Kevin_16x4SRAM.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_16x4SRAM.bdf" { { 392 320 352 440 "inst7" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552321479290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst3\|inst8 Chen_Kevin_Dec_to_Hex:inst5\|Mux0 " "Converted the fan-out from the tri-state buffer \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst3\|inst8\" to the node \"Chen_Kevin_Dec_to_Hex:inst5\|Mux0\" into an OR gate" {  } { { "Chen_Kevin_16x4SRAM.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_16x4SRAM.bdf" { { 392 664 696 440 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552321479290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst3\|inst9 Chen_Kevin_Dec_to_Hex:inst5\|Mux0 " "Converted the fan-out from the tri-state buffer \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst3\|inst9\" to the node \"Chen_Kevin_Dec_to_Hex:inst5\|Mux0\" into an OR gate" {  } { { "Chen_Kevin_16x4SRAM.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_16x4SRAM.bdf" { { 392 1000 1032 440 "inst9" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552321479290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst3\|inst11 Chen_Kevin_Dec_to_Hex:inst5\|Mux0 " "Converted the fan-out from the tri-state buffer \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst3\|inst11\" to the node \"Chen_Kevin_Dec_to_Hex:inst5\|Mux0\" into an OR gate" {  } { { "Chen_Kevin_16x4SRAM.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_16x4SRAM.bdf" { { 392 1344 1376 440 "inst11" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552321479290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst4\|inst7 Chen_Kevin_Dec_to_Hex:inst6\|Mux0 " "Converted the fan-out from the tri-state buffer \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst4\|inst7\" to the node \"Chen_Kevin_Dec_to_Hex:inst6\|Mux0\" into an OR gate" {  } { { "Chen_Kevin_16x4SRAM.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_16x4SRAM.bdf" { { 392 320 352 440 "inst7" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552321479290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst4\|inst8 Chen_Kevin_Dec_to_Hex:inst6\|Mux0 " "Converted the fan-out from the tri-state buffer \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst4\|inst8\" to the node \"Chen_Kevin_Dec_to_Hex:inst6\|Mux0\" into an OR gate" {  } { { "Chen_Kevin_16x4SRAM.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_16x4SRAM.bdf" { { 392 664 696 440 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552321479290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst4\|inst9 Chen_Kevin_Dec_to_Hex:inst6\|Mux0 " "Converted the fan-out from the tri-state buffer \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst4\|inst9\" to the node \"Chen_Kevin_Dec_to_Hex:inst6\|Mux0\" into an OR gate" {  } { { "Chen_Kevin_16x4SRAM.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_16x4SRAM.bdf" { { 392 1000 1032 440 "inst9" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552321479290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst4\|inst11 Chen_Kevin_Dec_to_Hex:inst6\|Mux0 " "Converted the fan-out from the tri-state buffer \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst4\|inst11\" to the node \"Chen_Kevin_Dec_to_Hex:inst6\|Mux0\" into an OR gate" {  } { { "Chen_Kevin_16x4SRAM.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_16x4SRAM.bdf" { { 392 1344 1376 440 "inst11" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552321479290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst5\|inst7 Chen_Kevin_Dec_to_Hex:inst7\|Mux0 " "Converted the fan-out from the tri-state buffer \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst5\|inst7\" to the node \"Chen_Kevin_Dec_to_Hex:inst7\|Mux0\" into an OR gate" {  } { { "Chen_Kevin_16x4SRAM.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_16x4SRAM.bdf" { { 392 320 352 440 "inst7" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552321479290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst5\|inst8 Chen_Kevin_Dec_to_Hex:inst7\|Mux0 " "Converted the fan-out from the tri-state buffer \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst5\|inst8\" to the node \"Chen_Kevin_Dec_to_Hex:inst7\|Mux0\" into an OR gate" {  } { { "Chen_Kevin_16x4SRAM.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_16x4SRAM.bdf" { { 392 664 696 440 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552321479290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst5\|inst9 Chen_Kevin_Dec_to_Hex:inst7\|Mux0 " "Converted the fan-out from the tri-state buffer \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst5\|inst9\" to the node \"Chen_Kevin_Dec_to_Hex:inst7\|Mux0\" into an OR gate" {  } { { "Chen_Kevin_16x4SRAM.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_16x4SRAM.bdf" { { 392 1000 1032 440 "inst9" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552321479290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst5\|inst11 Chen_Kevin_Dec_to_Hex:inst7\|Mux0 " "Converted the fan-out from the tri-state buffer \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst5\|inst11\" to the node \"Chen_Kevin_Dec_to_Hex:inst7\|Mux0\" into an OR gate" {  } { { "Chen_Kevin_16x4SRAM.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_16x4SRAM.bdf" { { 392 1344 1376 440 "inst11" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552321479290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst6\|inst7 Chen_Kevin_Dec_to_Hex:inst8\|Mux0 " "Converted the fan-out from the tri-state buffer \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst6\|inst7\" to the node \"Chen_Kevin_Dec_to_Hex:inst8\|Mux0\" into an OR gate" {  } { { "Chen_Kevin_16x4SRAM.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_16x4SRAM.bdf" { { 392 320 352 440 "inst7" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552321479290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst6\|inst8 Chen_Kevin_Dec_to_Hex:inst8\|Mux0 " "Converted the fan-out from the tri-state buffer \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst6\|inst8\" to the node \"Chen_Kevin_Dec_to_Hex:inst8\|Mux0\" into an OR gate" {  } { { "Chen_Kevin_16x4SRAM.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_16x4SRAM.bdf" { { 392 664 696 440 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552321479290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst6\|inst9 Chen_Kevin_Dec_to_Hex:inst8\|Mux0 " "Converted the fan-out from the tri-state buffer \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst6\|inst9\" to the node \"Chen_Kevin_Dec_to_Hex:inst8\|Mux0\" into an OR gate" {  } { { "Chen_Kevin_16x4SRAM.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_16x4SRAM.bdf" { { 392 1000 1032 440 "inst9" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552321479290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst6\|inst11 Chen_Kevin_Dec_to_Hex:inst8\|Mux0 " "Converted the fan-out from the tri-state buffer \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst6\|inst11\" to the node \"Chen_Kevin_Dec_to_Hex:inst8\|Mux0\" into an OR gate" {  } { { "Chen_Kevin_16x4SRAM.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_16x4SRAM.bdf" { { 392 1344 1376 440 "inst11" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552321479290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst7\|inst7 Chen_Kevin_Dec_to_Hex:inst9\|Mux0 " "Converted the fan-out from the tri-state buffer \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst7\|inst7\" to the node \"Chen_Kevin_Dec_to_Hex:inst9\|Mux0\" into an OR gate" {  } { { "Chen_Kevin_16x4SRAM.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_16x4SRAM.bdf" { { 392 320 352 440 "inst7" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552321479290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst7\|inst8 Chen_Kevin_Dec_to_Hex:inst9\|Mux0 " "Converted the fan-out from the tri-state buffer \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst7\|inst8\" to the node \"Chen_Kevin_Dec_to_Hex:inst9\|Mux0\" into an OR gate" {  } { { "Chen_Kevin_16x4SRAM.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_16x4SRAM.bdf" { { 392 664 696 440 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552321479290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst7\|inst9 Chen_Kevin_Dec_to_Hex:inst9\|Mux0 " "Converted the fan-out from the tri-state buffer \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst7\|inst9\" to the node \"Chen_Kevin_Dec_to_Hex:inst9\|Mux0\" into an OR gate" {  } { { "Chen_Kevin_16x4SRAM.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_16x4SRAM.bdf" { { 392 1000 1032 440 "inst9" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552321479290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst7\|inst11 Chen_Kevin_Dec_to_Hex:inst9\|Mux0 " "Converted the fan-out from the tri-state buffer \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst7\|inst11\" to the node \"Chen_Kevin_Dec_to_Hex:inst9\|Mux0\" into an OR gate" {  } { { "Chen_Kevin_16x4SRAM.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_16x4SRAM.bdf" { { 392 1344 1376 440 "inst11" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552321479290 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1552321479290 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst\|Chen_Kevin_16x1SRAM:inst1\|Chen_Kevin_SRAM:inst15\|inst4 Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst\|inst7 " "Converted the fan-out from the tri-state buffer \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst\|Chen_Kevin_16x1SRAM:inst1\|Chen_Kevin_SRAM:inst15\|inst4\" to the node \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst\|inst7\" into an OR gate" {  } { { "Chen_Kevin_SRAM.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_SRAM.bdf" { { 48 864 912 80 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552321479321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst\|Chen_Kevin_16x1SRAM:inst2\|Chen_Kevin_SRAM:inst15\|inst4 Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst\|inst8 " "Converted the fan-out from the tri-state buffer \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst\|Chen_Kevin_16x1SRAM:inst2\|Chen_Kevin_SRAM:inst15\|inst4\" to the node \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst\|inst8\" into an OR gate" {  } { { "Chen_Kevin_SRAM.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_SRAM.bdf" { { 48 864 912 80 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552321479321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst\|Chen_Kevin_16x1SRAM:inst3\|Chen_Kevin_SRAM:inst15\|inst4 Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst\|inst9 " "Converted the fan-out from the tri-state buffer \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst\|Chen_Kevin_16x1SRAM:inst3\|Chen_Kevin_SRAM:inst15\|inst4\" to the node \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst\|inst9\" into an OR gate" {  } { { "Chen_Kevin_SRAM.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_SRAM.bdf" { { 48 864 912 80 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552321479321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst\|Chen_Kevin_16x1SRAM:inst4\|Chen_Kevin_SRAM:inst15\|inst4 Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst\|inst11 " "Converted the fan-out from the tri-state buffer \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst\|Chen_Kevin_16x1SRAM:inst4\|Chen_Kevin_SRAM:inst15\|inst4\" to the node \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst\|inst11\" into an OR gate" {  } { { "Chen_Kevin_SRAM.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_SRAM.bdf" { { 48 864 912 80 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552321479321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst1\|Chen_Kevin_16x1SRAM:inst1\|Chen_Kevin_SRAM:inst15\|inst4 Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst1\|inst7 " "Converted the fan-out from the tri-state buffer \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst1\|Chen_Kevin_16x1SRAM:inst1\|Chen_Kevin_SRAM:inst15\|inst4\" to the node \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst1\|inst7\" into an OR gate" {  } { { "Chen_Kevin_SRAM.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_SRAM.bdf" { { 48 864 912 80 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552321479321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst1\|Chen_Kevin_16x1SRAM:inst2\|Chen_Kevin_SRAM:inst15\|inst4 Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst1\|inst8 " "Converted the fan-out from the tri-state buffer \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst1\|Chen_Kevin_16x1SRAM:inst2\|Chen_Kevin_SRAM:inst15\|inst4\" to the node \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst1\|inst8\" into an OR gate" {  } { { "Chen_Kevin_SRAM.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_SRAM.bdf" { { 48 864 912 80 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552321479321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst1\|Chen_Kevin_16x1SRAM:inst3\|Chen_Kevin_SRAM:inst15\|inst4 Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst1\|inst9 " "Converted the fan-out from the tri-state buffer \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst1\|Chen_Kevin_16x1SRAM:inst3\|Chen_Kevin_SRAM:inst15\|inst4\" to the node \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst1\|inst9\" into an OR gate" {  } { { "Chen_Kevin_SRAM.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_SRAM.bdf" { { 48 864 912 80 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552321479321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst1\|Chen_Kevin_16x1SRAM:inst4\|Chen_Kevin_SRAM:inst15\|inst4 Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst1\|inst11 " "Converted the fan-out from the tri-state buffer \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst1\|Chen_Kevin_16x1SRAM:inst4\|Chen_Kevin_SRAM:inst15\|inst4\" to the node \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst1\|inst11\" into an OR gate" {  } { { "Chen_Kevin_SRAM.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_SRAM.bdf" { { 48 864 912 80 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552321479321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst2\|Chen_Kevin_16x1SRAM:inst1\|Chen_Kevin_SRAM:inst15\|inst4 Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst2\|inst7 " "Converted the fan-out from the tri-state buffer \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst2\|Chen_Kevin_16x1SRAM:inst1\|Chen_Kevin_SRAM:inst15\|inst4\" to the node \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst2\|inst7\" into an OR gate" {  } { { "Chen_Kevin_SRAM.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_SRAM.bdf" { { 48 864 912 80 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552321479321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst2\|Chen_Kevin_16x1SRAM:inst2\|Chen_Kevin_SRAM:inst15\|inst4 Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst2\|inst8 " "Converted the fan-out from the tri-state buffer \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst2\|Chen_Kevin_16x1SRAM:inst2\|Chen_Kevin_SRAM:inst15\|inst4\" to the node \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst2\|inst8\" into an OR gate" {  } { { "Chen_Kevin_SRAM.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_SRAM.bdf" { { 48 864 912 80 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552321479321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst2\|Chen_Kevin_16x1SRAM:inst3\|Chen_Kevin_SRAM:inst15\|inst4 Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst2\|inst9 " "Converted the fan-out from the tri-state buffer \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst2\|Chen_Kevin_16x1SRAM:inst3\|Chen_Kevin_SRAM:inst15\|inst4\" to the node \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst2\|inst9\" into an OR gate" {  } { { "Chen_Kevin_SRAM.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_SRAM.bdf" { { 48 864 912 80 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552321479321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst2\|Chen_Kevin_16x1SRAM:inst4\|Chen_Kevin_SRAM:inst15\|inst4 Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst2\|inst11 " "Converted the fan-out from the tri-state buffer \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst2\|Chen_Kevin_16x1SRAM:inst4\|Chen_Kevin_SRAM:inst15\|inst4\" to the node \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst2\|inst11\" into an OR gate" {  } { { "Chen_Kevin_SRAM.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_SRAM.bdf" { { 48 864 912 80 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552321479321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst3\|Chen_Kevin_16x1SRAM:inst1\|Chen_Kevin_SRAM:inst15\|inst4 Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst3\|inst7 " "Converted the fan-out from the tri-state buffer \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst3\|Chen_Kevin_16x1SRAM:inst1\|Chen_Kevin_SRAM:inst15\|inst4\" to the node \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst3\|inst7\" into an OR gate" {  } { { "Chen_Kevin_SRAM.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_SRAM.bdf" { { 48 864 912 80 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552321479321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst3\|Chen_Kevin_16x1SRAM:inst2\|Chen_Kevin_SRAM:inst15\|inst4 Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst3\|inst8 " "Converted the fan-out from the tri-state buffer \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst3\|Chen_Kevin_16x1SRAM:inst2\|Chen_Kevin_SRAM:inst15\|inst4\" to the node \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst3\|inst8\" into an OR gate" {  } { { "Chen_Kevin_SRAM.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_SRAM.bdf" { { 48 864 912 80 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552321479321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst3\|Chen_Kevin_16x1SRAM:inst3\|Chen_Kevin_SRAM:inst15\|inst4 Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst3\|inst9 " "Converted the fan-out from the tri-state buffer \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst3\|Chen_Kevin_16x1SRAM:inst3\|Chen_Kevin_SRAM:inst15\|inst4\" to the node \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst3\|inst9\" into an OR gate" {  } { { "Chen_Kevin_SRAM.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_SRAM.bdf" { { 48 864 912 80 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552321479321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst3\|Chen_Kevin_16x1SRAM:inst4\|Chen_Kevin_SRAM:inst15\|inst4 Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst3\|inst11 " "Converted the fan-out from the tri-state buffer \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst3\|Chen_Kevin_16x1SRAM:inst4\|Chen_Kevin_SRAM:inst15\|inst4\" to the node \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst3\|inst11\" into an OR gate" {  } { { "Chen_Kevin_SRAM.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_SRAM.bdf" { { 48 864 912 80 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552321479321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst4\|Chen_Kevin_16x1SRAM:inst1\|Chen_Kevin_SRAM:inst15\|inst4 Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst4\|inst7 " "Converted the fan-out from the tri-state buffer \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst4\|Chen_Kevin_16x1SRAM:inst1\|Chen_Kevin_SRAM:inst15\|inst4\" to the node \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst4\|inst7\" into an OR gate" {  } { { "Chen_Kevin_SRAM.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_SRAM.bdf" { { 48 864 912 80 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552321479321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst4\|Chen_Kevin_16x1SRAM:inst2\|Chen_Kevin_SRAM:inst15\|inst4 Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst4\|inst8 " "Converted the fan-out from the tri-state buffer \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst4\|Chen_Kevin_16x1SRAM:inst2\|Chen_Kevin_SRAM:inst15\|inst4\" to the node \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst4\|inst8\" into an OR gate" {  } { { "Chen_Kevin_SRAM.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_SRAM.bdf" { { 48 864 912 80 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552321479321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst4\|Chen_Kevin_16x1SRAM:inst3\|Chen_Kevin_SRAM:inst15\|inst4 Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst4\|inst9 " "Converted the fan-out from the tri-state buffer \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst4\|Chen_Kevin_16x1SRAM:inst3\|Chen_Kevin_SRAM:inst15\|inst4\" to the node \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst4\|inst9\" into an OR gate" {  } { { "Chen_Kevin_SRAM.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_SRAM.bdf" { { 48 864 912 80 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552321479321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst4\|Chen_Kevin_16x1SRAM:inst4\|Chen_Kevin_SRAM:inst15\|inst4 Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst4\|inst11 " "Converted the fan-out from the tri-state buffer \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst4\|Chen_Kevin_16x1SRAM:inst4\|Chen_Kevin_SRAM:inst15\|inst4\" to the node \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst4\|inst11\" into an OR gate" {  } { { "Chen_Kevin_SRAM.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_SRAM.bdf" { { 48 864 912 80 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552321479321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst5\|Chen_Kevin_16x1SRAM:inst1\|Chen_Kevin_SRAM:inst15\|inst4 Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst5\|inst7 " "Converted the fan-out from the tri-state buffer \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst5\|Chen_Kevin_16x1SRAM:inst1\|Chen_Kevin_SRAM:inst15\|inst4\" to the node \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst5\|inst7\" into an OR gate" {  } { { "Chen_Kevin_SRAM.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_SRAM.bdf" { { 48 864 912 80 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552321479321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst5\|Chen_Kevin_16x1SRAM:inst2\|Chen_Kevin_SRAM:inst15\|inst4 Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst5\|inst8 " "Converted the fan-out from the tri-state buffer \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst5\|Chen_Kevin_16x1SRAM:inst2\|Chen_Kevin_SRAM:inst15\|inst4\" to the node \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst5\|inst8\" into an OR gate" {  } { { "Chen_Kevin_SRAM.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_SRAM.bdf" { { 48 864 912 80 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552321479321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst5\|Chen_Kevin_16x1SRAM:inst3\|Chen_Kevin_SRAM:inst15\|inst4 Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst5\|inst9 " "Converted the fan-out from the tri-state buffer \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst5\|Chen_Kevin_16x1SRAM:inst3\|Chen_Kevin_SRAM:inst15\|inst4\" to the node \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst5\|inst9\" into an OR gate" {  } { { "Chen_Kevin_SRAM.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_SRAM.bdf" { { 48 864 912 80 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552321479321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst5\|Chen_Kevin_16x1SRAM:inst4\|Chen_Kevin_SRAM:inst15\|inst4 Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst5\|inst11 " "Converted the fan-out from the tri-state buffer \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst5\|Chen_Kevin_16x1SRAM:inst4\|Chen_Kevin_SRAM:inst15\|inst4\" to the node \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst5\|inst11\" into an OR gate" {  } { { "Chen_Kevin_SRAM.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_SRAM.bdf" { { 48 864 912 80 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552321479321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst6\|Chen_Kevin_16x1SRAM:inst1\|Chen_Kevin_SRAM:inst15\|inst4 Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst6\|inst7 " "Converted the fan-out from the tri-state buffer \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst6\|Chen_Kevin_16x1SRAM:inst1\|Chen_Kevin_SRAM:inst15\|inst4\" to the node \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst6\|inst7\" into an OR gate" {  } { { "Chen_Kevin_SRAM.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_SRAM.bdf" { { 48 864 912 80 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552321479321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst6\|Chen_Kevin_16x1SRAM:inst2\|Chen_Kevin_SRAM:inst15\|inst4 Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst6\|inst8 " "Converted the fan-out from the tri-state buffer \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst6\|Chen_Kevin_16x1SRAM:inst2\|Chen_Kevin_SRAM:inst15\|inst4\" to the node \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst6\|inst8\" into an OR gate" {  } { { "Chen_Kevin_SRAM.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_SRAM.bdf" { { 48 864 912 80 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552321479321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst6\|Chen_Kevin_16x1SRAM:inst3\|Chen_Kevin_SRAM:inst15\|inst4 Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst6\|inst9 " "Converted the fan-out from the tri-state buffer \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst6\|Chen_Kevin_16x1SRAM:inst3\|Chen_Kevin_SRAM:inst15\|inst4\" to the node \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst6\|inst9\" into an OR gate" {  } { { "Chen_Kevin_SRAM.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_SRAM.bdf" { { 48 864 912 80 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552321479321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst6\|Chen_Kevin_16x1SRAM:inst4\|Chen_Kevin_SRAM:inst15\|inst4 Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst6\|inst11 " "Converted the fan-out from the tri-state buffer \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst6\|Chen_Kevin_16x1SRAM:inst4\|Chen_Kevin_SRAM:inst15\|inst4\" to the node \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst6\|inst11\" into an OR gate" {  } { { "Chen_Kevin_SRAM.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_SRAM.bdf" { { 48 864 912 80 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552321479321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst7\|Chen_Kevin_16x1SRAM:inst1\|Chen_Kevin_SRAM:inst15\|inst4 Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst7\|inst7 " "Converted the fan-out from the tri-state buffer \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst7\|Chen_Kevin_16x1SRAM:inst1\|Chen_Kevin_SRAM:inst15\|inst4\" to the node \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst7\|inst7\" into an OR gate" {  } { { "Chen_Kevin_SRAM.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_SRAM.bdf" { { 48 864 912 80 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552321479321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst7\|Chen_Kevin_16x1SRAM:inst2\|Chen_Kevin_SRAM:inst15\|inst4 Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst7\|inst8 " "Converted the fan-out from the tri-state buffer \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst7\|Chen_Kevin_16x1SRAM:inst2\|Chen_Kevin_SRAM:inst15\|inst4\" to the node \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst7\|inst8\" into an OR gate" {  } { { "Chen_Kevin_SRAM.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_SRAM.bdf" { { 48 864 912 80 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552321479321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst7\|Chen_Kevin_16x1SRAM:inst3\|Chen_Kevin_SRAM:inst15\|inst4 Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst7\|inst9 " "Converted the fan-out from the tri-state buffer \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst7\|Chen_Kevin_16x1SRAM:inst3\|Chen_Kevin_SRAM:inst15\|inst4\" to the node \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst7\|inst9\" into an OR gate" {  } { { "Chen_Kevin_SRAM.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_SRAM.bdf" { { 48 864 912 80 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552321479321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst7\|Chen_Kevin_16x1SRAM:inst4\|Chen_Kevin_SRAM:inst15\|inst4 Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst7\|inst11 " "Converted the fan-out from the tri-state buffer \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst7\|Chen_Kevin_16x1SRAM:inst4\|Chen_Kevin_SRAM:inst15\|inst4\" to the node \"Chen_Kevin_16x32SRAM:inst\|Chen_Kevin_16x4SRAM:inst7\|inst11\" into an OR gate" {  } { { "Chen_Kevin_SRAM.bdf" "" { Schematic "C:/Users/kille/Desktop/Chen_Kevin/Lab 2/Quartus Files/16x32 SRAM_ONLYFORPINS/Chen_Kevin_SRAM.bdf" { { 48 864 912 80 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552321479321 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1552321479321 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1552321483292 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1552321483292 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1573 " "Implemented 1573 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1552321483813 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1552321483813 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1500 " "Implemented 1500 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1552321483813 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1552321483813 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4673 " "Peak virtual memory: 4673 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1552321483907 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 11 12:24:43 2019 " "Processing ended: Mon Mar 11 12:24:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1552321483907 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1552321483907 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1552321483907 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1552321483907 ""}
