
ants_master_MSS_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00009c80  20000000  20000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  20009c80  20009c80  00011c80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         00000530  20009c88  20009c88  00011c88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000200  2000a1b8  2000a1b8  000121b8  2**2
                  ALLOC
  4 .stack        00003000  2000a3b8  2000a3b8  000121b8  2**0
                  ALLOC
  5 .comment      00000306  00000000  00000000  000121b8  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000948  00000000  00000000  000124be  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 00001831  00000000  00000000  00012e06  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0000d638  00000000  00000000  00014637  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000018bb  00000000  00000000  00021c6f  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   00005076  00000000  00000000  0002352a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00002b74  00000000  00000000  000285a0  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00004a03  00000000  00000000  0002b114  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00003393  00000000  00000000  0002fb17  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 0006c39e  00000000  00000000  00032eaa  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  0009f248  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 000008d0  00000000  00000000  0009f26d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

20000000 <__text_start>:
20000000:	20010000 	.word	0x20010000
20000004:	20000299 	.word	0x20000299
20000008:	20000309 	.word	0x20000309
2000000c:	2000030b 	.word	0x2000030b
20000010:	2000030d 	.word	0x2000030d
20000014:	2000030f 	.word	0x2000030f
20000018:	20000311 	.word	0x20000311
	...
2000002c:	20000313 	.word	0x20000313
20000030:	20000315 	.word	0x20000315
20000034:	00000000 	.word	0x00000000
20000038:	20000317 	.word	0x20000317
2000003c:	20000319 	.word	0x20000319
20000040:	2000031b 	.word	0x2000031b
20000044:	2000031d 	.word	0x2000031d
20000048:	2000031f 	.word	0x2000031f
2000004c:	20000321 	.word	0x20000321
20000050:	20000323 	.word	0x20000323
20000054:	20000325 	.word	0x20000325
20000058:	20000327 	.word	0x20000327
2000005c:	20000329 	.word	0x20000329
20000060:	2000032b 	.word	0x2000032b
20000064:	2000032d 	.word	0x2000032d
20000068:	20001eb5 	.word	0x20001eb5
2000006c:	20001ee1 	.word	0x20001ee1
20000070:	20002a31 	.word	0x20002a31
20000074:	20002a5d 	.word	0x20002a5d
20000078:	20000337 	.word	0x20000337
2000007c:	20000339 	.word	0x20000339
20000080:	2000033b 	.word	0x2000033b
20000084:	2000033d 	.word	0x2000033d
20000088:	2000033f 	.word	0x2000033f
2000008c:	20000341 	.word	0x20000341
20000090:	200014a5 	.word	0x200014a5
20000094:	20000345 	.word	0x20000345
20000098:	20000347 	.word	0x20000347
2000009c:	20000349 	.word	0x20000349
200000a0:	2000034b 	.word	0x2000034b
	...
200000bc:	2000034d 	.word	0x2000034d
200000c0:	2000034f 	.word	0x2000034f
200000c4:	20000351 	.word	0x20000351
200000c8:	20000353 	.word	0x20000353
200000cc:	20000355 	.word	0x20000355
200000d0:	20000357 	.word	0x20000357
200000d4:	20000359 	.word	0x20000359
200000d8:	2000035b 	.word	0x2000035b
200000dc:	2000035d 	.word	0x2000035d
200000e0:	2000035f 	.word	0x2000035f
200000e4:	20000361 	.word	0x20000361
200000e8:	20000363 	.word	0x20000363
200000ec:	20000365 	.word	0x20000365
200000f0:	20000367 	.word	0x20000367
200000f4:	20000369 	.word	0x20000369
200000f8:	2000036b 	.word	0x2000036b
200000fc:	2000036d 	.word	0x2000036d
20000100:	2000036f 	.word	0x2000036f
20000104:	20000371 	.word	0x20000371
20000108:	20000373 	.word	0x20000373
2000010c:	20000375 	.word	0x20000375
20000110:	20000377 	.word	0x20000377
20000114:	20000379 	.word	0x20000379
20000118:	2000037b 	.word	0x2000037b
2000011c:	2000037d 	.word	0x2000037d
20000120:	2000037f 	.word	0x2000037f
20000124:	20000381 	.word	0x20000381
20000128:	20000383 	.word	0x20000383
2000012c:	20000385 	.word	0x20000385
20000130:	20000387 	.word	0x20000387
20000134:	20000389 	.word	0x20000389
20000138:	2000038b 	.word	0x2000038b
2000013c:	2000038d 	.word	0x2000038d
20000140:	2000038f 	.word	0x2000038f
20000144:	20000391 	.word	0x20000391
20000148:	20000393 	.word	0x20000393
2000014c:	20000395 	.word	0x20000395
20000150:	20000397 	.word	0x20000397
20000154:	20000399 	.word	0x20000399
20000158:	2000039b 	.word	0x2000039b
2000015c:	2000039d 	.word	0x2000039d
20000160:	2000039f 	.word	0x2000039f
20000164:	200003a1 	.word	0x200003a1
20000168:	200003a3 	.word	0x200003a3
2000016c:	200003a5 	.word	0x200003a5
20000170:	200003a7 	.word	0x200003a7
20000174:	200003a9 	.word	0x200003a9
20000178:	200003ab 	.word	0x200003ab
2000017c:	200003ad 	.word	0x200003ad
20000180:	200003af 	.word	0x200003af
20000184:	200003b1 	.word	0x200003b1
20000188:	200003b3 	.word	0x200003b3
2000018c:	200003b5 	.word	0x200003b5
20000190:	200003b7 	.word	0x200003b7
20000194:	200003b9 	.word	0x200003b9
20000198:	200003bb 	.word	0x200003bb
2000019c:	200003bd 	.word	0x200003bd
200001a0:	200003bf 	.word	0x200003bf
200001a4:	200003c1 	.word	0x200003c1
200001a8:	200003c3 	.word	0x200003c3
200001ac:	200003c5 	.word	0x200003c5
200001b0:	200003c7 	.word	0x200003c7
200001b4:	200003c9 	.word	0x200003c9
200001b8:	200003cb 	.word	0x200003cb
200001bc:	200003cd 	.word	0x200003cd
200001c0:	200003cf 	.word	0x200003cf
200001c4:	200003d1 	.word	0x200003d1
200001c8:	200003d3 	.word	0x200003d3
200001cc:	200003d5 	.word	0x200003d5
200001d0:	200003d7 	.word	0x200003d7
200001d4:	200003d9 	.word	0x200003d9
200001d8:	200003db 	.word	0x200003db
200001dc:	200003dd 	.word	0x200003dd
200001e0:	200003df 	.word	0x200003df
200001e4:	200003e1 	.word	0x200003e1
200001e8:	200003e3 	.word	0x200003e3
200001ec:	200003e5 	.word	0x200003e5
200001f0:	200003e7 	.word	0x200003e7
200001f4:	200003e9 	.word	0x200003e9
200001f8:	200003eb 	.word	0x200003eb
200001fc:	200003ed 	.word	0x200003ed
20000200:	200003ef 	.word	0x200003ef
20000204:	200003f1 	.word	0x200003f1
20000208:	200003f3 	.word	0x200003f3
2000020c:	200003f5 	.word	0x200003f5
20000210:	200003f7 	.word	0x200003f7
20000214:	200003f9 	.word	0x200003f9
20000218:	20002e41 	.word	0x20002e41
2000021c:	20002e69 	.word	0x20002e69
20000220:	20002e91 	.word	0x20002e91
20000224:	20002eb9 	.word	0x20002eb9
20000228:	20002ee1 	.word	0x20002ee1
2000022c:	20002f09 	.word	0x20002f09
20000230:	20002f31 	.word	0x20002f31
20000234:	20002f59 	.word	0x20002f59
20000238:	20002f81 	.word	0x20002f81
2000023c:	20002fa9 	.word	0x20002fa9
20000240:	20002fd1 	.word	0x20002fd1
20000244:	20002ff9 	.word	0x20002ff9
20000248:	20003021 	.word	0x20003021
2000024c:	20003049 	.word	0x20003049
20000250:	20003071 	.word	0x20003071
20000254:	20003099 	.word	0x20003099
20000258:	200030c1 	.word	0x200030c1
2000025c:	200030e9 	.word	0x200030e9
20000260:	20003111 	.word	0x20003111
20000264:	20003139 	.word	0x20003139
20000268:	20003161 	.word	0x20003161
2000026c:	20003189 	.word	0x20003189
20000270:	200031b1 	.word	0x200031b1
20000274:	200031d9 	.word	0x200031d9
20000278:	20003201 	.word	0x20003201
2000027c:	20003229 	.word	0x20003229
20000280:	20003251 	.word	0x20003251
20000284:	20003279 	.word	0x20003279
20000288:	200032a1 	.word	0x200032a1
2000028c:	200032c9 	.word	0x200032c9
20000290:	200032f1 	.word	0x200032f1
20000294:	20003319 	.word	0x20003319

20000298 <Reset_Handler>:
20000298:	4868      	ldr	r0, [pc, #416]	; (2000043c <ACE_ADC2_FifoEmpty_IRQHandler+0x44>)
2000029a:	4780      	blx	r0
2000029c:	4868      	ldr	r0, [pc, #416]	; (20000440 <ACE_ADC2_FifoEmpty_IRQHandler+0x48>)
2000029e:	2800      	cmp	r0, #0
200002a0:	d10b      	bne.n	200002ba <copy_data>
200002a2:	4868      	ldr	r0, [pc, #416]	; (20000444 <ACE_ADC2_FifoEmpty_IRQHandler+0x4c>)
200002a4:	4968      	ldr	r1, [pc, #416]	; (20000448 <ACE_ADC2_FifoEmpty_IRQHandler+0x50>)
200002a6:	4a69      	ldr	r2, [pc, #420]	; (2000044c <ACE_ADC2_FifoEmpty_IRQHandler+0x54>)
200002a8:	4288      	cmp	r0, r1
200002aa:	d006      	beq.n	200002ba <copy_data>

200002ac <copy_code_loop>:
200002ac:	4291      	cmp	r1, r2
200002ae:	bf1c      	itt	ne
200002b0:	f850 3b04 	ldrne.w	r3, [r0], #4
200002b4:	f841 3b04 	strne.w	r3, [r1], #4
200002b8:	d1f8      	bne.n	200002ac <copy_code_loop>

200002ba <copy_data>:
200002ba:	4865      	ldr	r0, [pc, #404]	; (20000450 <ACE_ADC2_FifoEmpty_IRQHandler+0x58>)
200002bc:	4965      	ldr	r1, [pc, #404]	; (20000454 <ACE_ADC2_FifoEmpty_IRQHandler+0x5c>)
200002be:	4a66      	ldr	r2, [pc, #408]	; (20000458 <ACE_ADC2_FifoEmpty_IRQHandler+0x60>)
200002c0:	4288      	cmp	r0, r1
200002c2:	d006      	beq.n	200002d2 <clear_bss>

200002c4 <copy_data_loop>:
200002c4:	4291      	cmp	r1, r2
200002c6:	bf1c      	itt	ne
200002c8:	f850 3b04 	ldrne.w	r3, [r0], #4
200002cc:	f841 3b04 	strne.w	r3, [r1], #4
200002d0:	d1f8      	bne.n	200002c4 <copy_data_loop>

200002d2 <clear_bss>:
200002d2:	4862      	ldr	r0, [pc, #392]	; (2000045c <ACE_ADC2_FifoEmpty_IRQHandler+0x64>)
200002d4:	4962      	ldr	r1, [pc, #392]	; (20000460 <ACE_ADC2_FifoEmpty_IRQHandler+0x68>)
200002d6:	4a63      	ldr	r2, [pc, #396]	; (20000464 <ACE_ADC2_FifoEmpty_IRQHandler+0x6c>)

200002d8 <clear_bss_loop>:
200002d8:	4291      	cmp	r1, r2
200002da:	bf18      	it	ne
200002dc:	f841 0b04 	strne.w	r0, [r1], #4
200002e0:	d1fa      	bne.n	200002d8 <clear_bss_loop>
	...

200002f0 <call_glob_ctor>:
200002f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 20000468 <ACE_ADC2_FifoEmpty_IRQHandler+0x70>
200002f4:	f20f 0e03 	addw	lr, pc, #3
200002f8:	4700      	bx	r0

200002fa <branch_to_main>:
200002fa:	f04f 0000 	mov.w	r0, #0
200002fe:	f04f 0100 	mov.w	r1, #0
20000302:	f8df f168 	ldr.w	pc, [pc, #360]	; 2000046c <ACE_ADC2_FifoEmpty_IRQHandler+0x74>

20000306 <ExitLoop>:
20000306:	e7fe      	b.n	20000306 <ExitLoop>

20000308 <NMI_Handler>:
20000308:	e7fe      	b.n	20000308 <NMI_Handler>

2000030a <HardFault_Handler>:
2000030a:	e7fe      	b.n	2000030a <HardFault_Handler>

2000030c <MemManage_Handler>:
2000030c:	e7fe      	b.n	2000030c <MemManage_Handler>

2000030e <BusFault_Handler>:
2000030e:	e7fe      	b.n	2000030e <BusFault_Handler>

20000310 <UsageFault_Handler>:
20000310:	e7fe      	b.n	20000310 <UsageFault_Handler>

20000312 <SVC_Handler>:
20000312:	e7fe      	b.n	20000312 <SVC_Handler>

20000314 <DebugMon_Handler>:
20000314:	e7fe      	b.n	20000314 <DebugMon_Handler>

20000316 <PendSV_Handler>:
20000316:	e7fe      	b.n	20000316 <PendSV_Handler>

20000318 <SysTick_Handler>:
20000318:	e7fe      	b.n	20000318 <SysTick_Handler>

2000031a <WdogWakeup_IRQHandler>:
2000031a:	e7fe      	b.n	2000031a <WdogWakeup_IRQHandler>

2000031c <BrownOut_1_5V_IRQHandler>:
2000031c:	e7fe      	b.n	2000031c <BrownOut_1_5V_IRQHandler>

2000031e <BrownOut_3_3V_IRQHandler>:
2000031e:	e7fe      	b.n	2000031e <BrownOut_3_3V_IRQHandler>

20000320 <RTC_Match_IRQHandler>:
20000320:	e7fe      	b.n	20000320 <RTC_Match_IRQHandler>

20000322 <RTCIF_Pub_IRQHandler>:
20000322:	e7fe      	b.n	20000322 <RTCIF_Pub_IRQHandler>

20000324 <EthernetMAC_IRQHandler>:
20000324:	e7fe      	b.n	20000324 <EthernetMAC_IRQHandler>

20000326 <IAP_IRQHandler>:
20000326:	e7fe      	b.n	20000326 <IAP_IRQHandler>

20000328 <ENVM0_IRQHandler>:
20000328:	e7fe      	b.n	20000328 <ENVM0_IRQHandler>

2000032a <ENVM1_IRQHandler>:
2000032a:	e7fe      	b.n	2000032a <ENVM1_IRQHandler>

2000032c <DMA_IRQHandler>:
2000032c:	e7fe      	b.n	2000032c <DMA_IRQHandler>
2000032e:	e7fe      	b.n	2000032e <DMA_IRQHandler+0x2>
20000330:	e7fe      	b.n	20000330 <DMA_IRQHandler+0x4>
20000332:	e7fe      	b.n	20000332 <DMA_IRQHandler+0x6>
20000334:	e7fe      	b.n	20000334 <DMA_IRQHandler+0x8>

20000336 <I2C0_IRQHandler>:
20000336:	e7fe      	b.n	20000336 <I2C0_IRQHandler>

20000338 <I2C0_SMBAlert_IRQHandler>:
20000338:	e7fe      	b.n	20000338 <I2C0_SMBAlert_IRQHandler>

2000033a <I2C0_SMBus_IRQHandler>:
2000033a:	e7fe      	b.n	2000033a <I2C0_SMBus_IRQHandler>

2000033c <I2C1_IRQHandler>:
2000033c:	e7fe      	b.n	2000033c <I2C1_IRQHandler>

2000033e <I2C1_SMBAlert_IRQHandler>:
2000033e:	e7fe      	b.n	2000033e <I2C1_SMBAlert_IRQHandler>

20000340 <I2C1_SMBus_IRQHandler>:
20000340:	e7fe      	b.n	20000340 <I2C1_SMBus_IRQHandler>
20000342:	e7fe      	b.n	20000342 <I2C1_SMBus_IRQHandler+0x2>

20000344 <Timer2_IRQHandler>:
20000344:	e7fe      	b.n	20000344 <Timer2_IRQHandler>

20000346 <PLL_Lock_IRQHandler>:
20000346:	e7fe      	b.n	20000346 <PLL_Lock_IRQHandler>

20000348 <PLL_LockLost_IRQHandler>:
20000348:	e7fe      	b.n	20000348 <PLL_LockLost_IRQHandler>

2000034a <CommError_IRQHandler>:
2000034a:	e7fe      	b.n	2000034a <CommError_IRQHandler>

2000034c <Fabric_IRQHandler>:
2000034c:	e7fe      	b.n	2000034c <Fabric_IRQHandler>

2000034e <GPIO0_IRQHandler>:
2000034e:	e7fe      	b.n	2000034e <GPIO0_IRQHandler>

20000350 <GPIO1_IRQHandler>:
20000350:	e7fe      	b.n	20000350 <GPIO1_IRQHandler>

20000352 <GPIO2_IRQHandler>:
20000352:	e7fe      	b.n	20000352 <GPIO2_IRQHandler>

20000354 <GPIO3_IRQHandler>:
20000354:	e7fe      	b.n	20000354 <GPIO3_IRQHandler>

20000356 <GPIO4_IRQHandler>:
20000356:	e7fe      	b.n	20000356 <GPIO4_IRQHandler>

20000358 <GPIO5_IRQHandler>:
20000358:	e7fe      	b.n	20000358 <GPIO5_IRQHandler>

2000035a <GPIO6_IRQHandler>:
2000035a:	e7fe      	b.n	2000035a <GPIO6_IRQHandler>

2000035c <GPIO7_IRQHandler>:
2000035c:	e7fe      	b.n	2000035c <GPIO7_IRQHandler>

2000035e <GPIO8_IRQHandler>:
2000035e:	e7fe      	b.n	2000035e <GPIO8_IRQHandler>

20000360 <GPIO9_IRQHandler>:
20000360:	e7fe      	b.n	20000360 <GPIO9_IRQHandler>

20000362 <GPIO10_IRQHandler>:
20000362:	e7fe      	b.n	20000362 <GPIO10_IRQHandler>

20000364 <GPIO11_IRQHandler>:
20000364:	e7fe      	b.n	20000364 <GPIO11_IRQHandler>

20000366 <GPIO12_IRQHandler>:
20000366:	e7fe      	b.n	20000366 <GPIO12_IRQHandler>

20000368 <GPIO13_IRQHandler>:
20000368:	e7fe      	b.n	20000368 <GPIO13_IRQHandler>

2000036a <GPIO14_IRQHandler>:
2000036a:	e7fe      	b.n	2000036a <GPIO14_IRQHandler>

2000036c <GPIO15_IRQHandler>:
2000036c:	e7fe      	b.n	2000036c <GPIO15_IRQHandler>

2000036e <GPIO16_IRQHandler>:
2000036e:	e7fe      	b.n	2000036e <GPIO16_IRQHandler>

20000370 <GPIO17_IRQHandler>:
20000370:	e7fe      	b.n	20000370 <GPIO17_IRQHandler>

20000372 <GPIO18_IRQHandler>:
20000372:	e7fe      	b.n	20000372 <GPIO18_IRQHandler>

20000374 <GPIO19_IRQHandler>:
20000374:	e7fe      	b.n	20000374 <GPIO19_IRQHandler>

20000376 <GPIO20_IRQHandler>:
20000376:	e7fe      	b.n	20000376 <GPIO20_IRQHandler>

20000378 <GPIO21_IRQHandler>:
20000378:	e7fe      	b.n	20000378 <GPIO21_IRQHandler>

2000037a <GPIO22_IRQHandler>:
2000037a:	e7fe      	b.n	2000037a <GPIO22_IRQHandler>

2000037c <GPIO23_IRQHandler>:
2000037c:	e7fe      	b.n	2000037c <GPIO23_IRQHandler>

2000037e <GPIO24_IRQHandler>:
2000037e:	e7fe      	b.n	2000037e <GPIO24_IRQHandler>

20000380 <GPIO25_IRQHandler>:
20000380:	e7fe      	b.n	20000380 <GPIO25_IRQHandler>

20000382 <GPIO26_IRQHandler>:
20000382:	e7fe      	b.n	20000382 <GPIO26_IRQHandler>

20000384 <GPIO27_IRQHandler>:
20000384:	e7fe      	b.n	20000384 <GPIO27_IRQHandler>

20000386 <GPIO28_IRQHandler>:
20000386:	e7fe      	b.n	20000386 <GPIO28_IRQHandler>

20000388 <GPIO29_IRQHandler>:
20000388:	e7fe      	b.n	20000388 <GPIO29_IRQHandler>

2000038a <GPIO30_IRQHandler>:
2000038a:	e7fe      	b.n	2000038a <GPIO30_IRQHandler>

2000038c <GPIO31_IRQHandler>:
2000038c:	e7fe      	b.n	2000038c <GPIO31_IRQHandler>

2000038e <ACE_PC0_Flag0_IRQHandler>:
2000038e:	e7fe      	b.n	2000038e <ACE_PC0_Flag0_IRQHandler>

20000390 <ACE_PC0_Flag1_IRQHandler>:
20000390:	e7fe      	b.n	20000390 <ACE_PC0_Flag1_IRQHandler>

20000392 <ACE_PC0_Flag2_IRQHandler>:
20000392:	e7fe      	b.n	20000392 <ACE_PC0_Flag2_IRQHandler>

20000394 <ACE_PC0_Flag3_IRQHandler>:
20000394:	e7fe      	b.n	20000394 <ACE_PC0_Flag3_IRQHandler>

20000396 <ACE_PC1_Flag0_IRQHandler>:
20000396:	e7fe      	b.n	20000396 <ACE_PC1_Flag0_IRQHandler>

20000398 <ACE_PC1_Flag1_IRQHandler>:
20000398:	e7fe      	b.n	20000398 <ACE_PC1_Flag1_IRQHandler>

2000039a <ACE_PC1_Flag2_IRQHandler>:
2000039a:	e7fe      	b.n	2000039a <ACE_PC1_Flag2_IRQHandler>

2000039c <ACE_PC1_Flag3_IRQHandler>:
2000039c:	e7fe      	b.n	2000039c <ACE_PC1_Flag3_IRQHandler>

2000039e <ACE_PC2_Flag0_IRQHandler>:
2000039e:	e7fe      	b.n	2000039e <ACE_PC2_Flag0_IRQHandler>

200003a0 <ACE_PC2_Flag1_IRQHandler>:
200003a0:	e7fe      	b.n	200003a0 <ACE_PC2_Flag1_IRQHandler>

200003a2 <ACE_PC2_Flag2_IRQHandler>:
200003a2:	e7fe      	b.n	200003a2 <ACE_PC2_Flag2_IRQHandler>

200003a4 <ACE_PC2_Flag3_IRQHandler>:
200003a4:	e7fe      	b.n	200003a4 <ACE_PC2_Flag3_IRQHandler>

200003a6 <ACE_ADC0_DataValid_IRQHandler>:
200003a6:	e7fe      	b.n	200003a6 <ACE_ADC0_DataValid_IRQHandler>

200003a8 <ACE_ADC1_DataValid_IRQHandler>:
200003a8:	e7fe      	b.n	200003a8 <ACE_ADC1_DataValid_IRQHandler>

200003aa <ACE_ADC2_DataValid_IRQHandler>:
200003aa:	e7fe      	b.n	200003aa <ACE_ADC2_DataValid_IRQHandler>

200003ac <ACE_ADC0_CalDone_IRQHandler>:
200003ac:	e7fe      	b.n	200003ac <ACE_ADC0_CalDone_IRQHandler>

200003ae <ACE_ADC1_CalDone_IRQHandler>:
200003ae:	e7fe      	b.n	200003ae <ACE_ADC1_CalDone_IRQHandler>

200003b0 <ACE_ADC2_CalDone_IRQHandler>:
200003b0:	e7fe      	b.n	200003b0 <ACE_ADC2_CalDone_IRQHandler>

200003b2 <ACE_ADC0_CalStart_IRQHandler>:
200003b2:	e7fe      	b.n	200003b2 <ACE_ADC0_CalStart_IRQHandler>

200003b4 <ACE_ADC1_CalStart_IRQHandler>:
200003b4:	e7fe      	b.n	200003b4 <ACE_ADC1_CalStart_IRQHandler>

200003b6 <ACE_ADC2_CalStart_IRQHandler>:
200003b6:	e7fe      	b.n	200003b6 <ACE_ADC2_CalStart_IRQHandler>

200003b8 <ACE_Comp0_Fall_IRQHandler>:
200003b8:	e7fe      	b.n	200003b8 <ACE_Comp0_Fall_IRQHandler>

200003ba <ACE_Comp1_Fall_IRQHandler>:
200003ba:	e7fe      	b.n	200003ba <ACE_Comp1_Fall_IRQHandler>

200003bc <ACE_Comp2_Fall_IRQHandler>:
200003bc:	e7fe      	b.n	200003bc <ACE_Comp2_Fall_IRQHandler>

200003be <ACE_Comp3_Fall_IRQHandler>:
200003be:	e7fe      	b.n	200003be <ACE_Comp3_Fall_IRQHandler>

200003c0 <ACE_Comp4_Fall_IRQHandler>:
200003c0:	e7fe      	b.n	200003c0 <ACE_Comp4_Fall_IRQHandler>

200003c2 <ACE_Comp5_Fall_IRQHandler>:
200003c2:	e7fe      	b.n	200003c2 <ACE_Comp5_Fall_IRQHandler>

200003c4 <ACE_Comp6_Fall_IRQHandler>:
200003c4:	e7fe      	b.n	200003c4 <ACE_Comp6_Fall_IRQHandler>

200003c6 <ACE_Comp7_Fall_IRQHandler>:
200003c6:	e7fe      	b.n	200003c6 <ACE_Comp7_Fall_IRQHandler>

200003c8 <ACE_Comp8_Fall_IRQHandler>:
200003c8:	e7fe      	b.n	200003c8 <ACE_Comp8_Fall_IRQHandler>

200003ca <ACE_Comp9_Fall_IRQHandler>:
200003ca:	e7fe      	b.n	200003ca <ACE_Comp9_Fall_IRQHandler>

200003cc <ACE_Comp10_Fall_IRQHandler>:
200003cc:	e7fe      	b.n	200003cc <ACE_Comp10_Fall_IRQHandler>

200003ce <ACE_Comp11_Fall_IRQHandler>:
200003ce:	e7fe      	b.n	200003ce <ACE_Comp11_Fall_IRQHandler>

200003d0 <ACE_Comp0_Rise_IRQHandler>:
200003d0:	e7fe      	b.n	200003d0 <ACE_Comp0_Rise_IRQHandler>

200003d2 <ACE_Comp1_Rise_IRQHandler>:
200003d2:	e7fe      	b.n	200003d2 <ACE_Comp1_Rise_IRQHandler>

200003d4 <ACE_Comp2_Rise_IRQHandler>:
200003d4:	e7fe      	b.n	200003d4 <ACE_Comp2_Rise_IRQHandler>

200003d6 <ACE_Comp3_Rise_IRQHandler>:
200003d6:	e7fe      	b.n	200003d6 <ACE_Comp3_Rise_IRQHandler>

200003d8 <ACE_Comp4_Rise_IRQHandler>:
200003d8:	e7fe      	b.n	200003d8 <ACE_Comp4_Rise_IRQHandler>

200003da <ACE_Comp5_Rise_IRQHandler>:
200003da:	e7fe      	b.n	200003da <ACE_Comp5_Rise_IRQHandler>

200003dc <ACE_Comp6_Rise_IRQHandler>:
200003dc:	e7fe      	b.n	200003dc <ACE_Comp6_Rise_IRQHandler>

200003de <ACE_Comp7_Rise_IRQHandler>:
200003de:	e7fe      	b.n	200003de <ACE_Comp7_Rise_IRQHandler>

200003e0 <ACE_Comp8_Rise_IRQHandler>:
200003e0:	e7fe      	b.n	200003e0 <ACE_Comp8_Rise_IRQHandler>

200003e2 <ACE_Comp9_Rise_IRQHandler>:
200003e2:	e7fe      	b.n	200003e2 <ACE_Comp9_Rise_IRQHandler>

200003e4 <ACE_Comp10_Rise_IRQHandler>:
200003e4:	e7fe      	b.n	200003e4 <ACE_Comp10_Rise_IRQHandler>

200003e6 <ACE_Comp11_Rise_IRQHandler>:
200003e6:	e7fe      	b.n	200003e6 <ACE_Comp11_Rise_IRQHandler>

200003e8 <ACE_ADC0_FifoFull_IRQHandler>:
200003e8:	e7fe      	b.n	200003e8 <ACE_ADC0_FifoFull_IRQHandler>

200003ea <ACE_ADC0_FifoAFull_IRQHandler>:
200003ea:	e7fe      	b.n	200003ea <ACE_ADC0_FifoAFull_IRQHandler>

200003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
200003ec:	e7fe      	b.n	200003ec <ACE_ADC0_FifoEmpty_IRQHandler>

200003ee <ACE_ADC1_FifoFull_IRQHandler>:
200003ee:	e7fe      	b.n	200003ee <ACE_ADC1_FifoFull_IRQHandler>

200003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
200003f0:	e7fe      	b.n	200003f0 <ACE_ADC1_FifoAFull_IRQHandler>

200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
200003f2:	e7fe      	b.n	200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>

200003f4 <ACE_ADC2_FifoFull_IRQHandler>:
200003f4:	e7fe      	b.n	200003f4 <ACE_ADC2_FifoFull_IRQHandler>

200003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
200003f6:	e7fe      	b.n	200003f6 <ACE_ADC2_FifoAFull_IRQHandler>

200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
200003f8:	e7fe      	b.n	200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>
200003fa:	e7fe      	b.n	200003fa <ACE_ADC2_FifoEmpty_IRQHandler+0x2>
200003fc:	e7fe      	b.n	200003fc <ACE_ADC2_FifoEmpty_IRQHandler+0x4>
200003fe:	e7fe      	b.n	200003fe <ACE_ADC2_FifoEmpty_IRQHandler+0x6>
20000400:	e7fe      	b.n	20000400 <ACE_ADC2_FifoEmpty_IRQHandler+0x8>
20000402:	e7fe      	b.n	20000402 <ACE_ADC2_FifoEmpty_IRQHandler+0xa>
20000404:	e7fe      	b.n	20000404 <ACE_ADC2_FifoEmpty_IRQHandler+0xc>
20000406:	e7fe      	b.n	20000406 <ACE_ADC2_FifoEmpty_IRQHandler+0xe>
20000408:	e7fe      	b.n	20000408 <ACE_ADC2_FifoEmpty_IRQHandler+0x10>
2000040a:	e7fe      	b.n	2000040a <ACE_ADC2_FifoEmpty_IRQHandler+0x12>
2000040c:	e7fe      	b.n	2000040c <ACE_ADC2_FifoEmpty_IRQHandler+0x14>
2000040e:	e7fe      	b.n	2000040e <ACE_ADC2_FifoEmpty_IRQHandler+0x16>
20000410:	e7fe      	b.n	20000410 <ACE_ADC2_FifoEmpty_IRQHandler+0x18>
20000412:	e7fe      	b.n	20000412 <ACE_ADC2_FifoEmpty_IRQHandler+0x1a>
20000414:	e7fe      	b.n	20000414 <ACE_ADC2_FifoEmpty_IRQHandler+0x1c>
20000416:	e7fe      	b.n	20000416 <ACE_ADC2_FifoEmpty_IRQHandler+0x1e>
20000418:	e7fe      	b.n	20000418 <ACE_ADC2_FifoEmpty_IRQHandler+0x20>
2000041a:	e7fe      	b.n	2000041a <ACE_ADC2_FifoEmpty_IRQHandler+0x22>
2000041c:	e7fe      	b.n	2000041c <ACE_ADC2_FifoEmpty_IRQHandler+0x24>
2000041e:	e7fe      	b.n	2000041e <ACE_ADC2_FifoEmpty_IRQHandler+0x26>
20000420:	e7fe      	b.n	20000420 <ACE_ADC2_FifoEmpty_IRQHandler+0x28>
20000422:	e7fe      	b.n	20000422 <ACE_ADC2_FifoEmpty_IRQHandler+0x2a>
20000424:	e7fe      	b.n	20000424 <ACE_ADC2_FifoEmpty_IRQHandler+0x2c>
20000426:	e7fe      	b.n	20000426 <ACE_ADC2_FifoEmpty_IRQHandler+0x2e>
20000428:	e7fe      	b.n	20000428 <ACE_ADC2_FifoEmpty_IRQHandler+0x30>
2000042a:	e7fe      	b.n	2000042a <ACE_ADC2_FifoEmpty_IRQHandler+0x32>
2000042c:	e7fe      	b.n	2000042c <ACE_ADC2_FifoEmpty_IRQHandler+0x34>
2000042e:	e7fe      	b.n	2000042e <ACE_ADC2_FifoEmpty_IRQHandler+0x36>
20000430:	e7fe      	b.n	20000430 <ACE_ADC2_FifoEmpty_IRQHandler+0x38>
20000432:	e7fe      	b.n	20000432 <ACE_ADC2_FifoEmpty_IRQHandler+0x3a>
20000434:	e7fe      	b.n	20000434 <ACE_ADC2_FifoEmpty_IRQHandler+0x3c>
20000436:	e7fe      	b.n	20000436 <ACE_ADC2_FifoEmpty_IRQHandler+0x3e>
20000438:	e7fe      	b.n	20000438 <ACE_ADC2_FifoEmpty_IRQHandler+0x40>
2000043a:	0000      	.short	0x0000
2000043c:	20002bad 	.word	0x20002bad
20000440:	00000000 	.word	0x00000000
20000444:	20000000 	.word	0x20000000
20000448:	20000000 	.word	0x20000000
2000044c:	20009c88 	.word	0x20009c88
20000450:	20009c88 	.word	0x20009c88
20000454:	20009c88 	.word	0x20009c88
20000458:	2000a1b8 	.word	0x2000a1b8
2000045c:	00000000 	.word	0x00000000
20000460:	2000a1b8 	.word	0x2000a1b8
20000464:	2000a3b8 	.word	0x2000a3b8
20000468:	20003b15 	.word	0x20003b15
2000046c:	200004fd 	.word	0x200004fd

20000470 <__do_global_dtors_aux>:
20000470:	f24a 13b8 	movw	r3, #41400	; 0xa1b8
20000474:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000478:	781a      	ldrb	r2, [r3, #0]
2000047a:	b90a      	cbnz	r2, 20000480 <__do_global_dtors_aux+0x10>
2000047c:	2001      	movs	r0, #1
2000047e:	7018      	strb	r0, [r3, #0]
20000480:	4770      	bx	lr
20000482:	bf00      	nop

20000484 <frame_dummy>:
20000484:	f649 4088 	movw	r0, #40072	; 0x9c88
20000488:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000048c:	b508      	push	{r3, lr}
2000048e:	6803      	ldr	r3, [r0, #0]
20000490:	b12b      	cbz	r3, 2000049e <frame_dummy+0x1a>
20000492:	f240 0300 	movw	r3, #0
20000496:	f2c0 0300 	movt	r3, #0
2000049a:	b103      	cbz	r3, 2000049e <frame_dummy+0x1a>
2000049c:	4798      	blx	r3
2000049e:	bd08      	pop	{r3, pc}

200004a0 <trigger_solenoid_pin_init>:
#include "timer_t.h"

#define TRIGGER_DURATION 100
#define AFTER_FIRING_DELAY 500

void trigger_solenoid_pin_init() {
200004a0:	b580      	push	{r7, lr}
200004a2:	af00      	add	r7, sp, #0
    MSS_GPIO_init();
200004a4:	f002 fb0e 	bl	20002ac4 <MSS_GPIO_init>
    MSS_GPIO_config(MSS_GPIO_1, MSS_GPIO_OUTPUT_MODE);
200004a8:	f04f 0001 	mov.w	r0, #1
200004ac:	f04f 0105 	mov.w	r1, #5
200004b0:	f002 fb3e 	bl	20002b30 <MSS_GPIO_config>
    MSS_GPIO_set_output(MSS_GPIO_1, 0);
200004b4:	f04f 0001 	mov.w	r0, #1
200004b8:	f04f 0100 	mov.w	r1, #0
200004bc:	f002 fb56 	bl	20002b6c <MSS_GPIO_set_output>
}
200004c0:	bd80      	pop	{r7, pc}
200004c2:	bf00      	nop

200004c4 <trigger_solenoid_activate>:

// activate the trigger for ms miliseconds
void trigger_solenoid_activate(uint32_t ms) {
200004c4:	b580      	push	{r7, lr}
200004c6:	b082      	sub	sp, #8
200004c8:	af00      	add	r7, sp, #0
200004ca:	6078      	str	r0, [r7, #4]

	// Use a GPIO pin and a delay
	MSS_GPIO_set_output(MSS_GPIO_1, 1);
200004cc:	f04f 0001 	mov.w	r0, #1
200004d0:	f04f 0101 	mov.w	r1, #1
200004d4:	f002 fb4a 	bl	20002b6c <MSS_GPIO_set_output>
	use_me_carefully_ms_delay_timer(ms);
200004d8:	6878      	ldr	r0, [r7, #4]
200004da:	f001 f95d 	bl	20001798 <use_me_carefully_ms_delay_timer>

	//volatile uint32_t i;
	//for(i = 0; i < ms * CYCLE_MULT; i++) { }
	MSS_GPIO_set_output(MSS_GPIO_1, 0);
200004de:	f04f 0001 	mov.w	r0, #1
200004e2:	f04f 0100 	mov.w	r1, #0
200004e6:	f002 fb41 	bl	20002b6c <MSS_GPIO_set_output>

    // second delay for safety
	use_me_carefully_ms_delay_timer(AFTER_FIRING_DELAY);
200004ea:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
200004ee:	f001 f953 	bl	20001798 <use_me_carefully_ms_delay_timer>
}
200004f2:	f107 0708 	add.w	r7, r7, #8
200004f6:	46bd      	mov	sp, r7
200004f8:	bd80      	pop	{r7, pc}
200004fa:	bf00      	nop

200004fc <main>:
static lcd_screen_state_t lcd_last_state;
static circle_t trg;
static circle_t lasttrg;
*/

int main() {
200004fc:	b580      	push	{r7, lr}
200004fe:	b082      	sub	sp, #8
20000500:	af00      	add	r7, sp, #0

    /*
     * configure GPIO_0 as an output pin
     */
    MSS_GPIO_init();
20000502:	f002 fadf 	bl	20002ac4 <MSS_GPIO_init>
    MSS_GPIO_config(MSS_GPIO_0, MSS_GPIO_OUTPUT_MODE);
20000506:	f04f 0000 	mov.w	r0, #0
2000050a:	f04f 0105 	mov.w	r1, #5
2000050e:	f002 fb0f 	bl	20002b30 <MSS_GPIO_config>
    MSS_GPIO_set_output(MSS_GPIO_0, 0);
20000512:	f04f 0000 	mov.w	r0, #0
20000516:	f04f 0100 	mov.w	r1, #0
2000051a:	f002 fb27 	bl	20002b6c <MSS_GPIO_set_output>

    /*
     * Initialize the solenoid
     */
    trigger_solenoid_pin_init();
2000051e:	f7ff ffbf 	bl	200004a0 <trigger_solenoid_pin_init>
     * n64 controller state
     */
    n64_state_t n64_buttons;
    n64_state_t last_buttons;

    n64_reset();
20000522:	f000 fe35 	bl	20001190 <n64_reset>
    n64_enable();
20000526:	f000 fe45 	bl	200011b4 <n64_enable>

    n64_get_state(&last_buttons);
2000052a:	463b      	mov	r3, r7
2000052c:	4618      	mov	r0, r3
2000052e:	f000 fe17 	bl	20001160 <n64_get_state>
    /*
     * Initialize display and refresh timer
     */

    //disp_init();
    set_clk(CLK_SPEED); // Only for scaling
20000532:	f24e 1000 	movw	r0, #57600	; 0xe100
20000536:	f2c0 50f5 	movt	r0, #1525	; 0x5f5
2000053a:	f001 f87f 	bl	2000163c <set_clk>
*/

    // to center y
    //_reload_motion();

    printf("A.N.T.S. 3000, ready for action!\r\n");
2000053e:	f249 707c 	movw	r0, #38780	; 0x977c
20000542:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000546:	f003 ff93 	bl	20004470 <puts>

    /*
     * Pixy initalization
     */
    Pixy_init();
2000054a:	f000 fc9f 	bl	20000e8c <Pixy_init>
    /*
     * Top-level control loop
     */
    while (1) {

        n64_get_state( &n64_buttons );
2000054e:	f107 0304 	add.w	r3, r7, #4
20000552:	4618      	mov	r0, r3
20000554:	f000 fe04 	bl	20001160 <n64_get_state>

        do_ready_live_fire( &n64_buttons, &last_buttons );
20000558:	f107 0204 	add.w	r2, r7, #4
2000055c:	463b      	mov	r3, r7
2000055e:	4610      	mov	r0, r2
20000560:	4619      	mov	r1, r3
20000562:	f000 f81f 	bl	200005a4 <do_ready_live_fire>

        do_solenoid( &n64_buttons, &last_buttons );
20000566:	f107 0204 	add.w	r2, r7, #4
2000056a:	463b      	mov	r3, r7
2000056c:	4610      	mov	r0, r2
2000056e:	4619      	mov	r1, r3
20000570:	f000 f94a 	bl	20000808 <do_solenoid>

        do_servos_manual( &n64_buttons, &last_buttons );
20000574:	f107 0204 	add.w	r2, r7, #4
20000578:	463b      	mov	r3, r7
2000057a:	4610      	mov	r0, r2
2000057c:	4619      	mov	r1, r3
2000057e:	f000 f967 	bl	20000850 <do_servos_manual>

        do_automatic( &n64_buttons, &last_buttons );
20000582:	f107 0204 	add.w	r2, r7, #4
20000586:	463b      	mov	r3, r7
20000588:	4610      	mov	r0, r2
2000058a:	4619      	mov	r1, r3
2000058c:	f000 fa20 	bl	200009d0 <do_automatic>

        do_manual_reload( &n64_buttons, &last_buttons );
20000590:	f107 0204 	add.w	r2, r7, #4
20000594:	463b      	mov	r3, r7
20000596:	4610      	mov	r0, r2
20000598:	4619      	mov	r1, r3
2000059a:	f000 f84d 	bl	20000638 <do_manual_reload>

        if (PRINT_N64_STATE) {
            n64_print_state( &n64_buttons );
        }

        last_buttons = n64_buttons;
2000059e:	687b      	ldr	r3, [r7, #4]
200005a0:	603b      	str	r3, [r7, #0]
    }
200005a2:	e7d4      	b.n	2000054e <main+0x52>

200005a4 <do_ready_live_fire>:

/*
 * Checks that the Start button has been pressed to enable
 * or diable the firing enable
 */
void do_ready_live_fire(n64_state_t* state, n64_state_t* last_state) {
200005a4:	b580      	push	{r7, lr}
200005a6:	b082      	sub	sp, #8
200005a8:	af00      	add	r7, sp, #0
200005aa:	6078      	str	r0, [r7, #4]
200005ac:	6039      	str	r1, [r7, #0]
	// This global only gets set here, read anywhere, cleared after firing (not repeat mode)
	if ( !g_live_fire_enabled && n64_released(Start)) {
200005ae:	f24a 13b9 	movw	r3, #41401	; 0xa1b9
200005b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005b6:	781b      	ldrb	r3, [r3, #0]
200005b8:	2b00      	cmp	r3, #0
200005ba:	d119      	bne.n	200005f0 <do_ready_live_fire+0x4c>
200005bc:	687b      	ldr	r3, [r7, #4]
200005be:	781b      	ldrb	r3, [r3, #0]
200005c0:	f003 0308 	and.w	r3, r3, #8
200005c4:	2b00      	cmp	r3, #0
200005c6:	d113      	bne.n	200005f0 <do_ready_live_fire+0x4c>
200005c8:	683b      	ldr	r3, [r7, #0]
200005ca:	781b      	ldrb	r3, [r3, #0]
200005cc:	f003 0308 	and.w	r3, r3, #8
200005d0:	2b00      	cmp	r3, #0
200005d2:	d00d      	beq.n	200005f0 <do_ready_live_fire+0x4c>
		g_live_fire_enabled = 1;
200005d4:	f24a 13b9 	movw	r3, #41401	; 0xa1b9
200005d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005dc:	f04f 0201 	mov.w	r2, #1
200005e0:	701a      	strb	r2, [r3, #0]
		printf("DANGER ZONE: Live-fire enabled.\r\n");
200005e2:	f249 70a0 	movw	r0, #38816	; 0x97a0
200005e6:	f2c2 0000 	movt	r0, #8192	; 0x2000
200005ea:	f003 ff41 	bl	20004470 <puts>
 * Checks that the Start button has been pressed to enable
 * or diable the firing enable
 */
void do_ready_live_fire(n64_state_t* state, n64_state_t* last_state) {
	// This global only gets set here, read anywhere, cleared after firing (not repeat mode)
	if ( !g_live_fire_enabled && n64_released(Start)) {
200005ee:	e01f      	b.n	20000630 <do_ready_live_fire+0x8c>
		g_live_fire_enabled = 1;
		printf("DANGER ZONE: Live-fire enabled.\r\n");
	}
	else if (g_live_fire_enabled && n64_released(Start)) {
200005f0:	f24a 13b9 	movw	r3, #41401	; 0xa1b9
200005f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005f8:	781b      	ldrb	r3, [r3, #0]
200005fa:	2b00      	cmp	r3, #0
200005fc:	d018      	beq.n	20000630 <do_ready_live_fire+0x8c>
200005fe:	687b      	ldr	r3, [r7, #4]
20000600:	781b      	ldrb	r3, [r3, #0]
20000602:	f003 0308 	and.w	r3, r3, #8
20000606:	2b00      	cmp	r3, #0
20000608:	d112      	bne.n	20000630 <do_ready_live_fire+0x8c>
2000060a:	683b      	ldr	r3, [r7, #0]
2000060c:	781b      	ldrb	r3, [r3, #0]
2000060e:	f003 0308 	and.w	r3, r3, #8
20000612:	2b00      	cmp	r3, #0
20000614:	d00c      	beq.n	20000630 <do_ready_live_fire+0x8c>
		g_live_fire_enabled = 0;
20000616:	f24a 13b9 	movw	r3, #41401	; 0xa1b9
2000061a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000061e:	f04f 0200 	mov.w	r2, #0
20000622:	701a      	strb	r2, [r3, #0]
		printf("Live-fire disabled.\r\n");
20000624:	f249 70c4 	movw	r0, #38852	; 0x97c4
20000628:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000062c:	f003 ff20 	bl	20004470 <puts>
	}
}
20000630:	f107 0708 	add.w	r7, r7, #8
20000634:	46bd      	mov	sp, r7
20000636:	bd80      	pop	{r7, pc}

20000638 <do_manual_reload>:
/*
 * Press A to start a manual reload, then load a single dart in the chamber.
 * When finished, press A again to return to firing position
 * Allows screen to keep track of if loaded
 */
void do_manual_reload(n64_state_t* state, n64_state_t* last_state) {
20000638:	b580      	push	{r7, lr}
2000063a:	b082      	sub	sp, #8
2000063c:	af00      	add	r7, sp, #0
2000063e:	6078      	str	r0, [r7, #4]
20000640:	6039      	str	r1, [r7, #0]

	// From testing
	static uint32_t x_return_time = 360;
	static uint32_t y_return_time = 255;

	if (n64_pressed(A)) {
20000642:	687b      	ldr	r3, [r7, #4]
20000644:	781b      	ldrb	r3, [r3, #0]
20000646:	f003 0301 	and.w	r3, r3, #1
2000064a:	2b00      	cmp	r3, #0
2000064c:	f000 8093 	beq.w	20000776 <do_manual_reload+0x13e>
20000650:	683b      	ldr	r3, [r7, #0]
20000652:	781b      	ldrb	r3, [r3, #0]
20000654:	f003 0301 	and.w	r3, r3, #1
20000658:	2b00      	cmp	r3, #0
2000065a:	f040 808c 	bne.w	20000776 <do_manual_reload+0x13e>

		if (in_reload_position) {
2000065e:	f24a 13c4 	movw	r3, #41412	; 0xa1c4
20000662:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000666:	781b      	ldrb	r3, [r3, #0]
20000668:	2b00      	cmp	r3, #0
2000066a:	d038      	beq.n	200006de <do_manual_reload+0xa6>
		    set_y_servo_analog_pw(SERVO_HALF_REVERSE);
2000066c:	f64e 0048 	movw	r0, #59464	; 0xe848
20000670:	f2c0 0001 	movt	r0, #1
20000674:	f000 fe20 	bl	200012b8 <set_y_servo_analog_pw>
		    set_x_servo_analog_pw(SERVO_HALF_REVERSE);
20000678:	f64e 0048 	movw	r0, #59464	; 0xe848
2000067c:	f2c0 0001 	movt	r0, #1
20000680:	f000 fdfa 	bl	20001278 <set_x_servo_analog_pw>
		    use_me_carefully_ms_delay_timer(y_return_time);
20000684:	f649 438c 	movw	r3, #40076	; 0x9c8c
20000688:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000068c:	681b      	ldr	r3, [r3, #0]
2000068e:	4618      	mov	r0, r3
20000690:	f001 f882 	bl	20001798 <use_me_carefully_ms_delay_timer>
		    servo_do(Y_SET_NEUTRAL);
20000694:	f240 1344 	movw	r3, #324	; 0x144
20000698:	f2c4 0305 	movt	r3, #16389	; 0x4005
2000069c:	f04f 0200 	mov.w	r2, #0
200006a0:	601a      	str	r2, [r3, #0]
			use_me_carefully_ms_delay_timer(x_return_time - y_return_time);
200006a2:	f649 4390 	movw	r3, #40080	; 0x9c90
200006a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006aa:	681a      	ldr	r2, [r3, #0]
200006ac:	f649 438c 	movw	r3, #40076	; 0x9c8c
200006b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006b4:	681b      	ldr	r3, [r3, #0]
200006b6:	ebc3 0302 	rsb	r3, r3, r2
200006ba:	4618      	mov	r0, r3
200006bc:	f001 f86c 	bl	20001798 <use_me_carefully_ms_delay_timer>
			servo_do(X_SET_NEUTRAL);
200006c0:	f240 1304 	movw	r3, #260	; 0x104
200006c4:	f2c4 0305 	movt	r3, #16389	; 0x4005
200006c8:	f04f 0200 	mov.w	r2, #0
200006cc:	601a      	str	r2, [r3, #0]
			in_reload_position = 0;
200006ce:	f24a 13c4 	movw	r3, #41412	; 0xa1c4
200006d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006d6:	f04f 0200 	mov.w	r2, #0
200006da:	701a      	strb	r2, [r3, #0]
200006dc:	e04b      	b.n	20000776 <do_manual_reload+0x13e>
		}
		else {
			in_reload_position = 1;
200006de:	f24a 13c4 	movw	r3, #41412	; 0xa1c4
200006e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006e6:	f04f 0201 	mov.w	r2, #1
200006ea:	701a      	strb	r2, [r3, #0]
			// go to down left limit
			set_x_servo_analog_pw(185000);
200006ec:	f24d 20a8 	movw	r0, #53928	; 0xd2a8
200006f0:	f2c0 0002 	movt	r0, #2
200006f4:	f000 fdc0 	bl	20001278 <set_x_servo_analog_pw>
			set_y_servo_analog_pw(SERVO_HALF_FORWARD);
200006f8:	f64a 3098 	movw	r0, #43928	; 0xab98
200006fc:	f2c0 0002 	movt	r0, #2
20000700:	f000 fdda 	bl	200012b8 <set_y_servo_analog_pw>
			while (servo_r(READ_LOWER_STOP) || servo_r(READ_FORWARD_STOP)) {
20000704:	e01b      	b.n	2000073e <do_manual_reload+0x106>
				if (!servo_r(READ_LOWER_STOP)) {
20000706:	f240 1354 	movw	r3, #340	; 0x154
2000070a:	f2c4 0305 	movt	r3, #16389	; 0x4005
2000070e:	681b      	ldr	r3, [r3, #0]
20000710:	2b00      	cmp	r3, #0
20000712:	d106      	bne.n	20000722 <do_manual_reload+0xea>
					servo_do(Y_SET_NEUTRAL);
20000714:	f240 1344 	movw	r3, #324	; 0x144
20000718:	f2c4 0305 	movt	r3, #16389	; 0x4005
2000071c:	f04f 0200 	mov.w	r2, #0
20000720:	601a      	str	r2, [r3, #0]
				}
				if (!servo_r(READ_FORWARD_STOP)) {
20000722:	f240 1310 	movw	r3, #272	; 0x110
20000726:	f2c4 0305 	movt	r3, #16389	; 0x4005
2000072a:	681b      	ldr	r3, [r3, #0]
2000072c:	2b00      	cmp	r3, #0
2000072e:	d106      	bne.n	2000073e <do_manual_reload+0x106>
					servo_do(X_SET_NEUTRAL);
20000730:	f240 1304 	movw	r3, #260	; 0x104
20000734:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000738:	f04f 0200 	mov.w	r2, #0
2000073c:	601a      	str	r2, [r3, #0]
		else {
			in_reload_position = 1;
			// go to down left limit
			set_x_servo_analog_pw(185000);
			set_y_servo_analog_pw(SERVO_HALF_FORWARD);
			while (servo_r(READ_LOWER_STOP) || servo_r(READ_FORWARD_STOP)) {
2000073e:	f240 1354 	movw	r3, #340	; 0x154
20000742:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000746:	681b      	ldr	r3, [r3, #0]
20000748:	2b00      	cmp	r3, #0
2000074a:	d1dc      	bne.n	20000706 <do_manual_reload+0xce>
2000074c:	f240 1310 	movw	r3, #272	; 0x110
20000750:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000754:	681b      	ldr	r3, [r3, #0]
20000756:	2b00      	cmp	r3, #0
20000758:	d1d5      	bne.n	20000706 <do_manual_reload+0xce>
				}
				if (!servo_r(READ_FORWARD_STOP)) {
					servo_do(X_SET_NEUTRAL);
				}
			}
			servo_do(X_SET_NEUTRAL);
2000075a:	f240 1304 	movw	r3, #260	; 0x104
2000075e:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000762:	f04f 0200 	mov.w	r2, #0
20000766:	601a      	str	r2, [r3, #0]
			servo_do(Y_SET_NEUTRAL);
20000768:	f240 1344 	movw	r3, #324	; 0x144
2000076c:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000770:	f04f 0200 	mov.w	r2, #0
20000774:	601a      	str	r2, [r3, #0]
		}
	}
}
20000776:	f107 0708 	add.w	r7, r7, #8
2000077a:	46bd      	mov	sp, r7
2000077c:	bd80      	pop	{r7, pc}
2000077e:	bf00      	nop

20000780 <_reload_motion>:
/*
 * Helper function to execute the 'reload' motion
 *
 * called by do_solenoid and the auto mode firing
 */
void _reload_motion() {
20000780:	b580      	push	{r7, lr}
20000782:	af00      	add	r7, sp, #0
    // now go thru the 'reload' motion
    set_y_servo_analog_pw(SERVO_HALF_FORWARD);
20000784:	f64a 3098 	movw	r0, #43928	; 0xab98
20000788:	f2c0 0002 	movt	r0, #2
2000078c:	f000 fd94 	bl	200012b8 <set_y_servo_analog_pw>
    while (servo_r(READ_LOWER_STOP)) { }
20000790:	f240 1354 	movw	r3, #340	; 0x154
20000794:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000798:	681b      	ldr	r3, [r3, #0]
2000079a:	2b00      	cmp	r3, #0
2000079c:	d1f8      	bne.n	20000790 <_reload_motion+0x10>

    // magic numbers from real-world testing
    set_y_servo_analog_pw(SERVO_HALF_REVERSE);
2000079e:	f64e 0048 	movw	r0, #59464	; 0xe848
200007a2:	f2c0 0001 	movt	r0, #1
200007a6:	f000 fd87 	bl	200012b8 <set_y_servo_analog_pw>
    use_me_carefully_ms_delay_timer(250);
200007aa:	f04f 00fa 	mov.w	r0, #250	; 0xfa
200007ae:	f000 fff3 	bl	20001798 <use_me_carefully_ms_delay_timer>
    set_y_servo_analog_pw(SERVO_NEUTRAL);
200007b2:	f644 10f0 	movw	r0, #18928	; 0x49f0
200007b6:	f2c0 0002 	movt	r0, #2
200007ba:	f000 fd7d 	bl	200012b8 <set_y_servo_analog_pw>
}
200007be:	bd80      	pop	{r7, pc}

200007c0 <_fire_dart>:
/*
 * Helper to be called in manual and automatic modes
 * to fire, reload (action), and clear g_ready_live_fire
 */
void _fire_dart() {
200007c0:	b580      	push	{r7, lr}
200007c2:	af00      	add	r7, sp, #0
	if ( ! g_live_fire_enabled) {
200007c4:	f24a 13b9 	movw	r3, #41401	; 0xa1b9
200007c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007cc:	781b      	ldrb	r3, [r3, #0]
200007ce:	2b00      	cmp	r3, #0
200007d0:	d106      	bne.n	200007e0 <_fire_dart+0x20>
		printf("ERROR: Attempted to fire without live fire enabledr\r\n");
200007d2:	f249 70dc 	movw	r0, #38876	; 0x97dc
200007d6:	f2c2 0000 	movt	r0, #8192	; 0x2000
200007da:	f003 fe49 	bl	20004470 <puts>
		return;
200007de:	e012      	b.n	20000806 <_fire_dart+0x46>
	}

	trigger_solenoid_activate(TRIGGER_DURATION);
200007e0:	f04f 0064 	mov.w	r0, #100	; 0x64
200007e4:	f7ff fe6e 	bl	200004c4 <trigger_solenoid_activate>
    _reload_motion();
200007e8:	f7ff ffca 	bl	20000780 <_reload_motion>

    // Safer single-shot mode
    if ( ! REPEATED_FIRING_MODE) {
    	g_live_fire_enabled = 0;
200007ec:	f24a 13b9 	movw	r3, #41401	; 0xa1b9
200007f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007f4:	f04f 0200 	mov.w	r2, #0
200007f8:	701a      	strb	r2, [r3, #0]
    	printf("Live-fire disabled.\r\n");
200007fa:	f249 70c4 	movw	r0, #38852	; 0x97c4
200007fe:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000802:	f003 fe35 	bl	20004470 <puts>
    }
}
20000806:	bd80      	pop	{r7, pc}

20000808 <do_solenoid>:

/*
 * Checks the controller state and then triggers the solenoid
 * Also checks and adjusts the duration of the solenoid
 */
void do_solenoid(n64_state_t* state, n64_state_t* last_state) {
20000808:	b580      	push	{r7, lr}
2000080a:	b082      	sub	sp, #8
2000080c:	af00      	add	r7, sp, #0
2000080e:	6078      	str	r0, [r7, #4]
20000810:	6039      	str	r1, [r7, #0]
     * trigger the solenoid:
     *   Z to fire
     *   C Up to increment the time
     *   C Down to decrement the time
     */
    if (g_live_fire_enabled && n64_pressed(Z)) {
20000812:	f24a 13b9 	movw	r3, #41401	; 0xa1b9
20000816:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000081a:	781b      	ldrb	r3, [r3, #0]
2000081c:	2b00      	cmp	r3, #0
2000081e:	d013      	beq.n	20000848 <do_solenoid+0x40>
20000820:	687b      	ldr	r3, [r7, #4]
20000822:	781b      	ldrb	r3, [r3, #0]
20000824:	f003 0304 	and.w	r3, r3, #4
20000828:	2b00      	cmp	r3, #0
2000082a:	d00d      	beq.n	20000848 <do_solenoid+0x40>
2000082c:	683b      	ldr	r3, [r7, #0]
2000082e:	781b      	ldrb	r3, [r3, #0]
20000830:	f003 0304 	and.w	r3, r3, #4
20000834:	2b00      	cmp	r3, #0
20000836:	d107      	bne.n	20000848 <do_solenoid+0x40>
        printf("Z pressed, activating trigger solenoid\r\n");
20000838:	f649 0014 	movw	r0, #38932	; 0x9814
2000083c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000840:	f003 fe16 	bl	20004470 <puts>
		_fire_dart();
20000844:	f7ff ffbc 	bl	200007c0 <_fire_dart>
            milliseconds -= increment;
            printf("Decrementing solenoid time to: %d ms\r\n", milliseconds);
        }
    }
    */
}
20000848:	f107 0708 	add.w	r7, r7, #8
2000084c:	46bd      	mov	sp, r7
2000084e:	bd80      	pop	{r7, pc}

20000850 <do_servos_manual>:
 *
 * The analog stick also works and is even better
 * for fine control of the turret
 *
 */
void do_servos_manual(n64_state_t* state, n64_state_t* last_state) {
20000850:	b580      	push	{r7, lr}
20000852:	b082      	sub	sp, #8
20000854:	af00      	add	r7, sp, #0
20000856:	6078      	str	r0, [r7, #4]
20000858:	6039      	str	r1, [r7, #0]
    /*lcd_state.target_mode = MANUAL_MODE;*/
    // Digital Pitch control
    if (n64_pressed(Down)) {
2000085a:	687b      	ldr	r3, [r7, #4]
2000085c:	781b      	ldrb	r3, [r3, #0]
2000085e:	f003 0320 	and.w	r3, r3, #32
20000862:	2b00      	cmp	r3, #0
20000864:	d00d      	beq.n	20000882 <do_servos_manual+0x32>
20000866:	683b      	ldr	r3, [r7, #0]
20000868:	781b      	ldrb	r3, [r3, #0]
2000086a:	f003 0320 	and.w	r3, r3, #32
2000086e:	2b00      	cmp	r3, #0
20000870:	d107      	bne.n	20000882 <do_servos_manual+0x32>
        servo_do(Y_SET_FORWARD);
20000872:	f240 1348 	movw	r3, #328	; 0x148
20000876:	f2c4 0305 	movt	r3, #16389	; 0x4005
2000087a:	f04f 0200 	mov.w	r2, #0
2000087e:	601a      	str	r2, [r3, #0]
 *
 */
void do_servos_manual(n64_state_t* state, n64_state_t* last_state) {
    /*lcd_state.target_mode = MANUAL_MODE;*/
    // Digital Pitch control
    if (n64_pressed(Down)) {
20000880:	e032      	b.n	200008e8 <do_servos_manual+0x98>
        servo_do(Y_SET_FORWARD);

        //printf("servo_do Y_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Up)) {
20000882:	687b      	ldr	r3, [r7, #4]
20000884:	781b      	ldrb	r3, [r3, #0]
20000886:	f003 0310 	and.w	r3, r3, #16
2000088a:	2b00      	cmp	r3, #0
2000088c:	d00d      	beq.n	200008aa <do_servos_manual+0x5a>
2000088e:	683b      	ldr	r3, [r7, #0]
20000890:	781b      	ldrb	r3, [r3, #0]
20000892:	f003 0310 	and.w	r3, r3, #16
20000896:	2b00      	cmp	r3, #0
20000898:	d107      	bne.n	200008aa <do_servos_manual+0x5a>
        servo_do(Y_SET_REVERSE);
2000089a:	f240 134c 	movw	r3, #332	; 0x14c
2000089e:	f2c4 0305 	movt	r3, #16389	; 0x4005
200008a2:	f04f 0200 	mov.w	r2, #0
200008a6:	601a      	str	r2, [r3, #0]
    if (n64_pressed(Down)) {
        servo_do(Y_SET_FORWARD);

        //printf("servo_do Y_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Up)) {
200008a8:	e01e      	b.n	200008e8 <do_servos_manual+0x98>
        servo_do(Y_SET_REVERSE);
        //printf("servo_do Y_SET_REVERSE\r\n");
    }
    else if (n64_released(Up) || n64_released(Down)) {
200008aa:	687b      	ldr	r3, [r7, #4]
200008ac:	781b      	ldrb	r3, [r3, #0]
200008ae:	f003 0310 	and.w	r3, r3, #16
200008b2:	2b00      	cmp	r3, #0
200008b4:	d105      	bne.n	200008c2 <do_servos_manual+0x72>
200008b6:	683b      	ldr	r3, [r7, #0]
200008b8:	781b      	ldrb	r3, [r3, #0]
200008ba:	f003 0310 	and.w	r3, r3, #16
200008be:	2b00      	cmp	r3, #0
200008c0:	d10b      	bne.n	200008da <do_servos_manual+0x8a>
200008c2:	687b      	ldr	r3, [r7, #4]
200008c4:	781b      	ldrb	r3, [r3, #0]
200008c6:	f003 0320 	and.w	r3, r3, #32
200008ca:	2b00      	cmp	r3, #0
200008cc:	d10c      	bne.n	200008e8 <do_servos_manual+0x98>
200008ce:	683b      	ldr	r3, [r7, #0]
200008d0:	781b      	ldrb	r3, [r3, #0]
200008d2:	f003 0320 	and.w	r3, r3, #32
200008d6:	2b00      	cmp	r3, #0
200008d8:	d006      	beq.n	200008e8 <do_servos_manual+0x98>
        servo_do(Y_SET_NEUTRAL);
200008da:	f240 1344 	movw	r3, #324	; 0x144
200008de:	f2c4 0305 	movt	r3, #16389	; 0x4005
200008e2:	f04f 0200 	mov.w	r2, #0
200008e6:	601a      	str	r2, [r3, #0]
        //printf("servo_do Y_SET_NEUTRAL\r\n");
    }

    // Digital Yaw control
    if (n64_pressed(Left)) {
200008e8:	687b      	ldr	r3, [r7, #4]
200008ea:	781b      	ldrb	r3, [r3, #0]
200008ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
200008f0:	2b00      	cmp	r3, #0
200008f2:	d00d      	beq.n	20000910 <do_servos_manual+0xc0>
200008f4:	683b      	ldr	r3, [r7, #0]
200008f6:	781b      	ldrb	r3, [r3, #0]
200008f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
200008fc:	2b00      	cmp	r3, #0
200008fe:	d107      	bne.n	20000910 <do_servos_manual+0xc0>
        servo_do(X_SET_FORWARD);
20000900:	f240 1308 	movw	r3, #264	; 0x108
20000904:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000908:	f04f 0200 	mov.w	r2, #0
2000090c:	601a      	str	r2, [r3, #0]
        servo_do(Y_SET_NEUTRAL);
        //printf("servo_do Y_SET_NEUTRAL\r\n");
    }

    // Digital Yaw control
    if (n64_pressed(Left)) {
2000090e:	e032      	b.n	20000976 <do_servos_manual+0x126>
        servo_do(X_SET_FORWARD);
        //set_x_servo_analog_pw(SERVO_FULL_FORWARD);
        //printf("servo_do X_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Right)) {
20000910:	687b      	ldr	r3, [r7, #4]
20000912:	781b      	ldrb	r3, [r3, #0]
20000914:	f003 0380 	and.w	r3, r3, #128	; 0x80
20000918:	2b00      	cmp	r3, #0
2000091a:	d00d      	beq.n	20000938 <do_servos_manual+0xe8>
2000091c:	683b      	ldr	r3, [r7, #0]
2000091e:	781b      	ldrb	r3, [r3, #0]
20000920:	f003 0380 	and.w	r3, r3, #128	; 0x80
20000924:	2b00      	cmp	r3, #0
20000926:	d107      	bne.n	20000938 <do_servos_manual+0xe8>
        servo_do(X_SET_REVERSE);
20000928:	f240 130c 	movw	r3, #268	; 0x10c
2000092c:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000930:	f04f 0200 	mov.w	r2, #0
20000934:	601a      	str	r2, [r3, #0]
    if (n64_pressed(Left)) {
        servo_do(X_SET_FORWARD);
        //set_x_servo_analog_pw(SERVO_FULL_FORWARD);
        //printf("servo_do X_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Right)) {
20000936:	e01e      	b.n	20000976 <do_servos_manual+0x126>
        servo_do(X_SET_REVERSE);
        //set_x_servo_analog_pw(SERVO_FULL_REVERSE);
        //printf("servo_do X_SET_REVERSE\r\n");
    }
    else if (n64_released(Left) || n64_released(Right)) {
20000938:	687b      	ldr	r3, [r7, #4]
2000093a:	781b      	ldrb	r3, [r3, #0]
2000093c:	f003 0340 	and.w	r3, r3, #64	; 0x40
20000940:	2b00      	cmp	r3, #0
20000942:	d105      	bne.n	20000950 <do_servos_manual+0x100>
20000944:	683b      	ldr	r3, [r7, #0]
20000946:	781b      	ldrb	r3, [r3, #0]
20000948:	f003 0340 	and.w	r3, r3, #64	; 0x40
2000094c:	2b00      	cmp	r3, #0
2000094e:	d10b      	bne.n	20000968 <do_servos_manual+0x118>
20000950:	687b      	ldr	r3, [r7, #4]
20000952:	781b      	ldrb	r3, [r3, #0]
20000954:	f003 0380 	and.w	r3, r3, #128	; 0x80
20000958:	2b00      	cmp	r3, #0
2000095a:	d10c      	bne.n	20000976 <do_servos_manual+0x126>
2000095c:	683b      	ldr	r3, [r7, #0]
2000095e:	781b      	ldrb	r3, [r3, #0]
20000960:	f003 0380 	and.w	r3, r3, #128	; 0x80
20000964:	2b00      	cmp	r3, #0
20000966:	d006      	beq.n	20000976 <do_servos_manual+0x126>
        servo_do(X_SET_NEUTRAL);
20000968:	f240 1304 	movw	r3, #260	; 0x104
2000096c:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000970:	f04f 0200 	mov.w	r2, #0
20000974:	601a      	str	r2, [r3, #0]
        //printf("servo_do X_SET_NEUTRAL\r\n");
    }

    // Analog Pitch and Yaw
    static n64_to_pwm_t analog_pwm_vals;
    if (state->X_axis != last_state->X_axis ||
20000976:	687b      	ldr	r3, [r7, #4]
20000978:	789a      	ldrb	r2, [r3, #2]
2000097a:	683b      	ldr	r3, [r7, #0]
2000097c:	789b      	ldrb	r3, [r3, #2]
2000097e:	b252      	sxtb	r2, r2
20000980:	b25b      	sxtb	r3, r3
20000982:	429a      	cmp	r2, r3
20000984:	d107      	bne.n	20000996 <do_servos_manual+0x146>
    	state->Y_axis != last_state->Y_axis ) {
20000986:	687b      	ldr	r3, [r7, #4]
20000988:	78da      	ldrb	r2, [r3, #3]
2000098a:	683b      	ldr	r3, [r7, #0]
2000098c:	78db      	ldrb	r3, [r3, #3]
        //printf("servo_do X_SET_NEUTRAL\r\n");
    }

    // Analog Pitch and Yaw
    static n64_to_pwm_t analog_pwm_vals;
    if (state->X_axis != last_state->X_axis ||
2000098e:	b252      	sxtb	r2, r2
20000990:	b25b      	sxtb	r3, r3
20000992:	429a      	cmp	r2, r3
20000994:	d016      	beq.n	200009c4 <do_servos_manual+0x174>
    	state->Y_axis != last_state->Y_axis ) {

		map_n64_analog_to_servo_pwm(state, &analog_pwm_vals);
20000996:	6878      	ldr	r0, [r7, #4]
20000998:	f24a 11bc 	movw	r1, #41404	; 0xa1bc
2000099c:	f2c2 0100 	movt	r1, #8192	; 0x2000
200009a0:	f000 fc4e 	bl	20001240 <map_n64_analog_to_servo_pwm>
		set_x_servo_analog_pw(analog_pwm_vals.x_pwm);
200009a4:	f24a 13bc 	movw	r3, #41404	; 0xa1bc
200009a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200009ac:	681b      	ldr	r3, [r3, #0]
200009ae:	4618      	mov	r0, r3
200009b0:	f000 fc62 	bl	20001278 <set_x_servo_analog_pw>
		set_y_servo_analog_pw(analog_pwm_vals.y_pwm);
200009b4:	f24a 13bc 	movw	r3, #41404	; 0xa1bc
200009b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200009bc:	685b      	ldr	r3, [r3, #4]
200009be:	4618      	mov	r0, r3
200009c0:	f000 fc7a 	bl	200012b8 <set_y_servo_analog_pw>
    }
  /*  disp_update((void*)&g_disp_update_argument); */
    start_hardware_timer();
200009c4:	f000 fda0 	bl	20001508 <start_hardware_timer>
}
200009c8:	f107 0708 	add.w	r7, r7, #8
200009cc:	46bd      	mov	sp, r7
200009ce:	bd80      	pop	{r7, pc}

200009d0 <do_automatic>:

// lambda value for the exponentially weighted moving average
#define EWMA_LAMBDA 0.15
#define EWMA_LAMBDA_INVERSE 0.85

void do_automatic(n64_state_t* state, n64_state_t* last_state) {
200009d0:	b590      	push	{r4, r7, lr}
200009d2:	b08b      	sub	sp, #44	; 0x2c
200009d4:	af00      	add	r7, sp, #0
200009d6:	6078      	str	r0, [r7, #4]
200009d8:	6039      	str	r1, [r7, #0]
    if ( ! g_live_fire_enabled || ! n64_pressed(R)) {
200009da:	f24a 13b9 	movw	r3, #41401	; 0xa1b9
200009de:	f2c2 0300 	movt	r3, #8192	; 0x2000
200009e2:	781b      	ldrb	r3, [r3, #0]
200009e4:	2b00      	cmp	r3, #0
200009e6:	f000 81ba 	beq.w	20000d5e <do_automatic+0x38e>
200009ea:	687b      	ldr	r3, [r7, #4]
200009ec:	785b      	ldrb	r3, [r3, #1]
200009ee:	f003 0308 	and.w	r3, r3, #8
200009f2:	2b00      	cmp	r3, #0
200009f4:	f000 81b5 	beq.w	20000d62 <do_automatic+0x392>
200009f8:	683b      	ldr	r3, [r7, #0]
200009fa:	785b      	ldrb	r3, [r3, #1]
200009fc:	f003 0308 	and.w	r3, r3, #8
20000a00:	2b00      	cmp	r3, #0
20000a02:	f040 81b0 	bne.w	20000d66 <do_automatic+0x396>
        return;
    }
    /*lcd_state.target_mode = AUTO_MODE;*/

    printf("Beginning automated seek-and-destroy!\r\n");
20000a06:	f649 003c 	movw	r0, #38972	; 0x983c
20000a0a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000a0e:	f003 fd2f 	bl	20004470 <puts>

    // just a good idea
    servo_do(X_SET_NEUTRAL);
20000a12:	f240 1304 	movw	r3, #260	; 0x104
20000a16:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000a1a:	f04f 0200 	mov.w	r2, #0
20000a1e:	601a      	str	r2, [r3, #0]
    servo_do(Y_SET_NEUTRAL);
20000a20:	f240 1344 	movw	r3, #324	; 0x144
20000a24:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000a28:	f04f 0200 	mov.w	r2, #0
20000a2c:	601a      	str	r2, [r3, #0]

    // turn on the laser
    //MSS_GPIO_set_output(MSS_GPIO_0, 1);

    int active = 1;
20000a2e:	f04f 0301 	mov.w	r3, #1
20000a32:	60fb      	str	r3, [r7, #12]
    target_pos_t target;

    uint32_t x_pw = SERVO_NEUTRAL;
20000a34:	f644 13f0 	movw	r3, #18928	; 0x49f0
20000a38:	f2c0 0302 	movt	r3, #2
20000a3c:	613b      	str	r3, [r7, #16]
    uint32_t y_pw = SERVO_NEUTRAL;
20000a3e:	f644 13f0 	movw	r3, #18928	; 0x49f0
20000a42:	f2c0 0302 	movt	r3, #2
20000a46:	617b      	str	r3, [r7, #20]
    uint32_t new_x_pw, new_y_pw;
    uint8_t x_on_target = 0;
20000a48:	f04f 0300 	mov.w	r3, #0
20000a4c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
    uint8_t y_on_target = 0;
20000a50:	f04f 0300 	mov.w	r3, #0
20000a54:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    uint32_t junk_frame_count = 0;
20000a58:	f04f 0300 	mov.w	r3, #0
20000a5c:	627b      	str	r3, [r7, #36]	; 0x24

    while (active) {
20000a5e:	e179      	b.n	20000d54 <do_automatic+0x384>

        if ( Pixy_get_target_location(&target) == -1 ) {
20000a60:	f107 0308 	add.w	r3, r7, #8
20000a64:	4618      	mov	r0, r3
20000a66:	f000 fb53 	bl	20001110 <Pixy_get_target_location>
20000a6a:	4603      	mov	r3, r0
20000a6c:	f1b3 3fff 	cmp.w	r3, #4294967295
20000a70:	d118      	bne.n	20000aa4 <do_automatic+0xd4>
    		//set_x_servo_analog_pw(SERVO_NEUTRAL);
    		//set_y_servo_analog_pw(SERVO_NEUTRAL);
        	//printf("x: %d\ty: %d\r\n", -1, -1);

        	// TODO use a defined value
        	use_me_carefully_ms_delay_timer(5);
20000a72:	f04f 0005 	mov.w	r0, #5
20000a76:	f000 fe8f 	bl	20001798 <use_me_carefully_ms_delay_timer>
        	junk_frame_count++;
20000a7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20000a7c:	f103 0301 	add.w	r3, r3, #1
20000a80:	627b      	str	r3, [r7, #36]	; 0x24

        	if (junk_frame_count == 20) {
20000a82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20000a84:	2b14      	cmp	r3, #20
20000a86:	f040 812c 	bne.w	20000ce2 <do_automatic+0x312>
        		//servo_do(X_SET_NEUTRAL);
        		//servo_do(Y_SET_NEUTRAL);
            	set_x_servo_analog_pw(SERVO_NEUTRAL);
20000a8a:	f644 10f0 	movw	r0, #18928	; 0x49f0
20000a8e:	f2c0 0002 	movt	r0, #2
20000a92:	f000 fbf1 	bl	20001278 <set_x_servo_analog_pw>
            	set_y_servo_analog_pw(SERVO_NEUTRAL);
20000a96:	f644 10f0 	movw	r0, #18928	; 0x49f0
20000a9a:	f2c0 0002 	movt	r0, #2
20000a9e:	f000 fc0b 	bl	200012b8 <set_y_servo_analog_pw>
20000aa2:	e11f      	b.n	20000ce4 <do_automatic+0x314>
        	}
        }
        // else, target found, coordinates valid
        else {
        	printf("x: %d\ty: %d\r\n", target.x, target.y);
20000aa4:	893b      	ldrh	r3, [r7, #8]
20000aa6:	b21a      	sxth	r2, r3
20000aa8:	897b      	ldrh	r3, [r7, #10]
20000aaa:	b21b      	sxth	r3, r3
20000aac:	f649 0064 	movw	r0, #39012	; 0x9864
20000ab0:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000ab4:	4611      	mov	r1, r2
20000ab6:	461a      	mov	r2, r3
20000ab8:	f003 fc6c 	bl	20004394 <printf>
		    junk_frame_count = 0;
20000abc:	f04f 0300 	mov.w	r3, #0
20000ac0:	627b      	str	r3, [r7, #36]	; 0x24

        	// X servo adjustment
		    if (target.x < PIXY_X_CENTER) {
20000ac2:	893b      	ldrh	r3, [r7, #8]
20000ac4:	b21b      	sxth	r3, r3
20000ac6:	2ba3      	cmp	r3, #163	; 0xa3
20000ac8:	dc16      	bgt.n	20000af8 <do_automatic+0x128>
		        // go left (forward -> 2ms)
		    	new_x_pw = SERVO_DEADBAND_UPPER + X_SCALE_PW*(PIXY_X_CENTER - target.x);
20000aca:	893b      	ldrh	r3, [r7, #8]
20000acc:	b21b      	sxth	r3, r3
20000ace:	f1c3 03a4 	rsb	r3, r3, #164	; 0xa4
20000ad2:	f44f 72c8 	mov.w	r2, #400	; 0x190
20000ad6:	fb02 f303 	mul.w	r3, r2, r3
20000ada:	f503 3316 	add.w	r3, r3, #153600	; 0x25800
20000ade:	f503 63af 	add.w	r3, r3, #1400	; 0x578
20000ae2:	61bb      	str	r3, [r7, #24]
		    	// upper and lower pw bounds
		    	//new_x_pw = (new_x_pw < X_FORWARD_MIN) ? X_FORWARD_MIN : new_x_pw;
		    	new_x_pw = (new_x_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_x_pw;
20000ae4:	69ba      	ldr	r2, [r7, #24]
20000ae6:	f64a 3398 	movw	r3, #43928	; 0xab98
20000aea:	f2c0 0302 	movt	r3, #2
20000aee:	429a      	cmp	r2, r3
20000af0:	bf38      	it	cc
20000af2:	4613      	movcc	r3, r2
20000af4:	61bb      	str	r3, [r7, #24]
20000af6:	e019      	b.n	20000b2c <do_automatic+0x15c>
		    }
		    else if (target.x > PIXY_X_CENTER) {
20000af8:	893b      	ldrh	r3, [r7, #8]
20000afa:	b21b      	sxth	r3, r3
20000afc:	2ba4      	cmp	r3, #164	; 0xa4
20000afe:	dd15      	ble.n	20000b2c <do_automatic+0x15c>
		        // go right (reverse -> 1ms)
		    	new_x_pw = SERVO_DEADBAND_LOWER - X_SCALE_PW*(target.x - PIXY_X_CENTER);
20000b00:	893b      	ldrh	r3, [r7, #8]
20000b02:	b21a      	sxth	r2, r3
20000b04:	f64f 6370 	movw	r3, #65136	; 0xfe70
20000b08:	f6cf 73ff 	movt	r3, #65535	; 0xffff
20000b0c:	fb03 f302 	mul.w	r3, r3, r2
20000b10:	f503 334e 	add.w	r3, r3, #210944	; 0x33800
20000b14:	f503 63cf 	add.w	r3, r3, #1656	; 0x678
20000b18:	61bb      	str	r3, [r7, #24]
		    	// upper and lower pw bounds
		    	//new_x_pw = (new_x_pw > X_REVERSE_MIN) ? X_REVERSE_MIN : new_x_pw;
		    	new_x_pw = (new_x_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_x_pw;
20000b1a:	69ba      	ldr	r2, [r7, #24]
20000b1c:	f64e 0348 	movw	r3, #59464	; 0xe848
20000b20:	f2c0 0301 	movt	r3, #1
20000b24:	429a      	cmp	r2, r3
20000b26:	bf28      	it	cs
20000b28:	4613      	movcs	r3, r2
20000b2a:	61bb      	str	r3, [r7, #24]
		    }

		    if (target.x > (PIXY_X_CENTER-PIXY_X_DEADZONE)
		    		 && target.x < (PIXY_X_CENTER+PIXY_X_DEADZONE)){
20000b2c:	893b      	ldrh	r3, [r7, #8]
		    	// upper and lower pw bounds
		    	//new_x_pw = (new_x_pw > X_REVERSE_MIN) ? X_REVERSE_MIN : new_x_pw;
		    	new_x_pw = (new_x_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_x_pw;
		    }

		    if (target.x > (PIXY_X_CENTER-PIXY_X_DEADZONE)
20000b2e:	b21b      	sxth	r3, r3
20000b30:	2b92      	cmp	r3, #146	; 0x92
20000b32:	dd10      	ble.n	20000b56 <do_automatic+0x186>
		    		 && target.x < (PIXY_X_CENTER+PIXY_X_DEADZONE)){
20000b34:	893b      	ldrh	r3, [r7, #8]
		    	// upper and lower pw bounds
		    	//new_x_pw = (new_x_pw > X_REVERSE_MIN) ? X_REVERSE_MIN : new_x_pw;
		    	new_x_pw = (new_x_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_x_pw;
		    }

		    if (target.x > (PIXY_X_CENTER-PIXY_X_DEADZONE)
20000b36:	b21b      	sxth	r3, r3
20000b38:	2bb5      	cmp	r3, #181	; 0xb5
20000b3a:	dc0c      	bgt.n	20000b56 <do_automatic+0x186>
		    		 && target.x < (PIXY_X_CENTER+PIXY_X_DEADZONE)){
		    	x_on_target++; // use to enforce on target count before firing
20000b3c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
20000b40:	f103 0301 	add.w	r3, r3, #1
20000b44:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
		    	printf("X on target!\r\n");
20000b48:	f649 0074 	movw	r0, #39028	; 0x9874
20000b4c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000b50:	f003 fc8e 	bl	20004470 <puts>
		    	// upper and lower pw bounds
		    	//new_x_pw = (new_x_pw > X_REVERSE_MIN) ? X_REVERSE_MIN : new_x_pw;
		    	new_x_pw = (new_x_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_x_pw;
		    }

		    if (target.x > (PIXY_X_CENTER-PIXY_X_DEADZONE)
20000b54:	e003      	b.n	20000b5e <do_automatic+0x18e>
		    		 && target.x < (PIXY_X_CENTER+PIXY_X_DEADZONE)){
		    	x_on_target++; // use to enforce on target count before firing
		    	printf("X on target!\r\n");
		    }
		    else {
		    	x_on_target = 0; // (x_on_target > 0)? x_on_target-- : 0;
20000b56:	f04f 0300 	mov.w	r3, #0
20000b5a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
		    }
		    x_pw = (uint32_t)(EWMA_LAMBDA * new_x_pw) + (uint32_t)(EWMA_LAMBDA_INVERSE * x_pw);
20000b5e:	69b8      	ldr	r0, [r7, #24]
20000b60:	f002 fd30 	bl	200035c4 <__aeabi_ui2d>
20000b64:	4602      	mov	r2, r0
20000b66:	460b      	mov	r3, r1
20000b68:	4610      	mov	r0, r2
20000b6a:	4619      	mov	r1, r3
20000b6c:	a380      	add	r3, pc, #512	; (adr r3, 20000d70 <do_automatic+0x3a0>)
20000b6e:	e9d3 2300 	ldrd	r2, r3, [r3]
20000b72:	f002 fd9d 	bl	200036b0 <__aeabi_dmul>
20000b76:	4602      	mov	r2, r0
20000b78:	460b      	mov	r3, r1
20000b7a:	4610      	mov	r0, r2
20000b7c:	4619      	mov	r1, r3
20000b7e:	f002 ffa9 	bl	20003ad4 <__aeabi_d2uiz>
20000b82:	4604      	mov	r4, r0
20000b84:	6938      	ldr	r0, [r7, #16]
20000b86:	f002 fd1d 	bl	200035c4 <__aeabi_ui2d>
20000b8a:	4602      	mov	r2, r0
20000b8c:	460b      	mov	r3, r1
20000b8e:	4610      	mov	r0, r2
20000b90:	4619      	mov	r1, r3
20000b92:	a379      	add	r3, pc, #484	; (adr r3, 20000d78 <do_automatic+0x3a8>)
20000b94:	e9d3 2300 	ldrd	r2, r3, [r3]
20000b98:	f002 fd8a 	bl	200036b0 <__aeabi_dmul>
20000b9c:	4602      	mov	r2, r0
20000b9e:	460b      	mov	r3, r1
20000ba0:	4610      	mov	r0, r2
20000ba2:	4619      	mov	r1, r3
20000ba4:	f002 ff96 	bl	20003ad4 <__aeabi_d2uiz>
20000ba8:	4603      	mov	r3, r0
20000baa:	4423      	add	r3, r4
20000bac:	613b      	str	r3, [r7, #16]

		    // Y servo adjustment
		    if (target.y < PIXY_Y_CENTER) {
20000bae:	897b      	ldrh	r3, [r7, #10]
20000bb0:	b21b      	sxth	r3, r3
20000bb2:	2b69      	cmp	r3, #105	; 0x69
20000bb4:	dc14      	bgt.n	20000be0 <do_automatic+0x210>
		        // go up (reverse -> 1ms)
		    	new_y_pw = SERVO_DEADBAND_LOWER - Y_SCALE_PW*(PIXY_Y_CENTER - target.y);
20000bb6:	897b      	ldrh	r3, [r7, #10]
20000bb8:	b21b      	sxth	r3, r3
20000bba:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
20000bbe:	fb02 f303 	mul.w	r3, r2, r3
20000bc2:	f503 33b6 	add.w	r3, r3, #93184	; 0x16c00
20000bc6:	f503 734c 	add.w	r3, r3, #816	; 0x330
20000bca:	61fb      	str	r3, [r7, #28]
		    	// upper and lower pw bounds
		    	//new_y_pw = (new_y_pw > Y_REVERSE_MIN) ? Y_REVERSE_MIN : new_y_pw;
		    	new_y_pw = (new_y_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_y_pw;
20000bcc:	69fa      	ldr	r2, [r7, #28]
20000bce:	f64e 0348 	movw	r3, #59464	; 0xe848
20000bd2:	f2c0 0301 	movt	r3, #1
20000bd6:	429a      	cmp	r2, r3
20000bd8:	bf28      	it	cs
20000bda:	4613      	movcs	r3, r2
20000bdc:	61fb      	str	r3, [r7, #28]
20000bde:	e017      	b.n	20000c10 <do_automatic+0x240>
		    }
		    else if (target.y > PIXY_Y_CENTER) {
20000be0:	897b      	ldrh	r3, [r7, #10]
20000be2:	b21b      	sxth	r3, r3
20000be4:	2b6a      	cmp	r3, #106	; 0x6a
20000be6:	dd13      	ble.n	20000c10 <do_automatic+0x240>
		        // go up (forward -> 2ms)
		    	new_y_pw = SERVO_DEADBAND_UPPER + Y_SCALE_PW*(target.y - PIXY_Y_CENTER);
20000be8:	897b      	ldrh	r3, [r7, #10]
20000bea:	b21b      	sxth	r3, r3
20000bec:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
20000bf0:	fb02 f303 	mul.w	r3, r2, r3
20000bf4:	f503 33c6 	add.w	r3, r3, #101376	; 0x18c00
20000bf8:	f503 731c 	add.w	r3, r3, #624	; 0x270
20000bfc:	61fb      	str	r3, [r7, #28]
		    	// upper and lower pw bounds
		    	//new_y_pw = (new_y_pw < Y_FORWARD_MIN) ? Y_FORWARD_MIN : new_y_pw;
		    	new_y_pw = (new_y_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_y_pw;
20000bfe:	69fa      	ldr	r2, [r7, #28]
20000c00:	f64a 3398 	movw	r3, #43928	; 0xab98
20000c04:	f2c0 0302 	movt	r3, #2
20000c08:	429a      	cmp	r2, r3
20000c0a:	bf38      	it	cc
20000c0c:	4613      	movcc	r3, r2
20000c0e:	61fb      	str	r3, [r7, #28]
		    }

		    if (target.y > (PIXY_Y_CENTER-PIXY_Y_DEADZONE)
		    		 && target.y < (PIXY_Y_CENTER+PIXY_Y_DEADZONE)){
20000c10:	897b      	ldrh	r3, [r7, #10]
		    	// upper and lower pw bounds
		    	//new_y_pw = (new_y_pw < Y_FORWARD_MIN) ? Y_FORWARD_MIN : new_y_pw;
		    	new_y_pw = (new_y_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_y_pw;
		    }

		    if (target.y > (PIXY_Y_CENTER-PIXY_Y_DEADZONE)
20000c12:	b21b      	sxth	r3, r3
20000c14:	2b5a      	cmp	r3, #90	; 0x5a
20000c16:	dd10      	ble.n	20000c3a <do_automatic+0x26a>
		    		 && target.y < (PIXY_Y_CENTER+PIXY_Y_DEADZONE)){
20000c18:	897b      	ldrh	r3, [r7, #10]
		    	// upper and lower pw bounds
		    	//new_y_pw = (new_y_pw < Y_FORWARD_MIN) ? Y_FORWARD_MIN : new_y_pw;
		    	new_y_pw = (new_y_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_y_pw;
		    }

		    if (target.y > (PIXY_Y_CENTER-PIXY_Y_DEADZONE)
20000c1a:	b21b      	sxth	r3, r3
20000c1c:	2b79      	cmp	r3, #121	; 0x79
20000c1e:	dc0c      	bgt.n	20000c3a <do_automatic+0x26a>
		    		 && target.y < (PIXY_Y_CENTER+PIXY_Y_DEADZONE)){
		    	printf("Y on target!\r\n");
20000c20:	f649 0084 	movw	r0, #39044	; 0x9884
20000c24:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000c28:	f003 fc22 	bl	20004470 <puts>
		    	y_on_target++;
20000c2c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
20000c30:	f103 0301 	add.w	r3, r3, #1
20000c34:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		    	// upper and lower pw bounds
		    	//new_y_pw = (new_y_pw < Y_FORWARD_MIN) ? Y_FORWARD_MIN : new_y_pw;
		    	new_y_pw = (new_y_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_y_pw;
		    }

		    if (target.y > (PIXY_Y_CENTER-PIXY_Y_DEADZONE)
20000c38:	e003      	b.n	20000c42 <do_automatic+0x272>
		    		 && target.y < (PIXY_Y_CENTER+PIXY_Y_DEADZONE)){
		    	printf("Y on target!\r\n");
		    	y_on_target++;
		    }
		    else {
		    	y_on_target = 0;
20000c3a:	f04f 0300 	mov.w	r3, #0
20000c3e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		    }
		    y_pw = (uint32_t)(EWMA_LAMBDA * new_y_pw) + (uint32_t)(EWMA_LAMBDA_INVERSE * y_pw);
20000c42:	69f8      	ldr	r0, [r7, #28]
20000c44:	f002 fcbe 	bl	200035c4 <__aeabi_ui2d>
20000c48:	4602      	mov	r2, r0
20000c4a:	460b      	mov	r3, r1
20000c4c:	4610      	mov	r0, r2
20000c4e:	4619      	mov	r1, r3
20000c50:	a347      	add	r3, pc, #284	; (adr r3, 20000d70 <do_automatic+0x3a0>)
20000c52:	e9d3 2300 	ldrd	r2, r3, [r3]
20000c56:	f002 fd2b 	bl	200036b0 <__aeabi_dmul>
20000c5a:	4602      	mov	r2, r0
20000c5c:	460b      	mov	r3, r1
20000c5e:	4610      	mov	r0, r2
20000c60:	4619      	mov	r1, r3
20000c62:	f002 ff37 	bl	20003ad4 <__aeabi_d2uiz>
20000c66:	4604      	mov	r4, r0
20000c68:	6978      	ldr	r0, [r7, #20]
20000c6a:	f002 fcab 	bl	200035c4 <__aeabi_ui2d>
20000c6e:	4602      	mov	r2, r0
20000c70:	460b      	mov	r3, r1
20000c72:	4610      	mov	r0, r2
20000c74:	4619      	mov	r1, r3
20000c76:	a340      	add	r3, pc, #256	; (adr r3, 20000d78 <do_automatic+0x3a8>)
20000c78:	e9d3 2300 	ldrd	r2, r3, [r3]
20000c7c:	f002 fd18 	bl	200036b0 <__aeabi_dmul>
20000c80:	4602      	mov	r2, r0
20000c82:	460b      	mov	r3, r1
20000c84:	4610      	mov	r0, r2
20000c86:	4619      	mov	r1, r3
20000c88:	f002 ff24 	bl	20003ad4 <__aeabi_d2uiz>
20000c8c:	4603      	mov	r3, r0
20000c8e:	4423      	add	r3, r4
20000c90:	617b      	str	r3, [r7, #20]

        	// set the servos
        	set_x_servo_analog_pw(x_pw);
20000c92:	6938      	ldr	r0, [r7, #16]
20000c94:	f000 faf0 	bl	20001278 <set_x_servo_analog_pw>
        	set_y_servo_analog_pw(y_pw);
20000c98:	6978      	ldr	r0, [r7, #20]
20000c9a:	f000 fb0d 	bl	200012b8 <set_y_servo_analog_pw>
        	start_hardware_timer();
        	// spin lock until screen finishes updating
        	while (g_disp_update_lock) {}
*/
        	// fire a dart, then exit the loop after getting n64 state
        	if ((x_on_target > ON_TARGET_FRAMES) && (y_on_target > ON_TARGET_FRAMES)) {
20000c9e:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
20000ca2:	2b0a      	cmp	r3, #10
20000ca4:	d91e      	bls.n	20000ce4 <do_automatic+0x314>
20000ca6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
20000caa:	2b0a      	cmp	r3, #10
20000cac:	d91a      	bls.n	20000ce4 <do_automatic+0x314>
        		printf("Target acquired, firing!\r\n");
20000cae:	f649 0094 	movw	r0, #39060	; 0x9894
20000cb2:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000cb6:	f003 fbdb 	bl	20004470 <puts>
        		_fire_dart();
20000cba:	f7ff fd81 	bl	200007c0 <_fire_dart>
        		servo_do(X_SET_NEUTRAL);
20000cbe:	f240 1304 	movw	r3, #260	; 0x104
20000cc2:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000cc6:	f04f 0200 	mov.w	r2, #0
20000cca:	601a      	str	r2, [r3, #0]
                servo_do(Y_SET_NEUTRAL);
20000ccc:	f240 1344 	movw	r3, #324	; 0x144
20000cd0:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000cd4:	f04f 0200 	mov.w	r2, #0
20000cd8:	601a      	str	r2, [r3, #0]
        		active = 0;
20000cda:	f04f 0300 	mov.w	r3, #0
20000cde:	60fb      	str	r3, [r7, #12]
20000ce0:	e000      	b.n	20000ce4 <do_automatic+0x314>

        	if (junk_frame_count == 20) {
        		//servo_do(X_SET_NEUTRAL);
        		//servo_do(Y_SET_NEUTRAL);
            	set_x_servo_analog_pw(SERVO_NEUTRAL);
            	set_y_servo_analog_pw(SERVO_NEUTRAL);
20000ce2:	bf00      	nop
                servo_do(Y_SET_NEUTRAL);
        		active = 0;
        	}
        }

        if (n64_pressed(B)) {
20000ce4:	687b      	ldr	r3, [r7, #4]
20000ce6:	781b      	ldrb	r3, [r3, #0]
20000ce8:	f003 0302 	and.w	r3, r3, #2
20000cec:	2b00      	cmp	r3, #0
20000cee:	d023      	beq.n	20000d38 <do_automatic+0x368>
20000cf0:	683b      	ldr	r3, [r7, #0]
20000cf2:	781b      	ldrb	r3, [r3, #0]
20000cf4:	f003 0302 	and.w	r3, r3, #2
20000cf8:	2b00      	cmp	r3, #0
20000cfa:	d11d      	bne.n	20000d38 <do_automatic+0x368>
            active = 0;
20000cfc:	f04f 0300 	mov.w	r3, #0
20000d00:	60fb      	str	r3, [r7, #12]
            servo_do(X_SET_NEUTRAL);
20000d02:	f240 1304 	movw	r3, #260	; 0x104
20000d06:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000d0a:	f04f 0200 	mov.w	r2, #0
20000d0e:	601a      	str	r2, [r3, #0]
            servo_do(Y_SET_NEUTRAL);
20000d10:	f240 1344 	movw	r3, #324	; 0x144
20000d14:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000d18:	f04f 0200 	mov.w	r2, #0
20000d1c:	601a      	str	r2, [r3, #0]
            g_live_fire_enabled = 0;
20000d1e:	f24a 13b9 	movw	r3, #41401	; 0xa1b9
20000d22:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d26:	f04f 0200 	mov.w	r2, #0
20000d2a:	701a      	strb	r2, [r3, #0]
            printf("Aborting seek-and-destroy & disabling live-fire\r\n");
20000d2c:	f649 00b0 	movw	r0, #39088	; 0x98b0
20000d30:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d34:	f003 fb9c 	bl	20004470 <puts>
        }

        *last_state = *state;
20000d38:	683a      	ldr	r2, [r7, #0]
20000d3a:	687b      	ldr	r3, [r7, #4]
20000d3c:	4611      	mov	r1, r2
20000d3e:	461a      	mov	r2, r3
20000d40:	f04f 0304 	mov.w	r3, #4
20000d44:	4608      	mov	r0, r1
20000d46:	4611      	mov	r1, r2
20000d48:	461a      	mov	r2, r3
20000d4a:	f003 f9ed 	bl	20004128 <memcpy>
        n64_get_state( state );
20000d4e:	6878      	ldr	r0, [r7, #4]
20000d50:	f000 fa06 	bl	20001160 <n64_get_state>
    uint32_t new_x_pw, new_y_pw;
    uint8_t x_on_target = 0;
    uint8_t y_on_target = 0;
    uint32_t junk_frame_count = 0;

    while (active) {
20000d54:	68fb      	ldr	r3, [r7, #12]
20000d56:	2b00      	cmp	r3, #0
20000d58:	f47f ae82 	bne.w	20000a60 <do_automatic+0x90>
20000d5c:	e004      	b.n	20000d68 <do_automatic+0x398>
#define EWMA_LAMBDA 0.15
#define EWMA_LAMBDA_INVERSE 0.85

void do_automatic(n64_state_t* state, n64_state_t* last_state) {
    if ( ! g_live_fire_enabled || ! n64_pressed(R)) {
        return;
20000d5e:	bf00      	nop
20000d60:	e002      	b.n	20000d68 <do_automatic+0x398>
20000d62:	bf00      	nop
20000d64:	e000      	b.n	20000d68 <do_automatic+0x398>
20000d66:	bf00      	nop
        n64_get_state( state );
    }

    // shut off the laser
    //MSS_GPIO_set_output(MSS_GPIO_0, 0);
}
20000d68:	f107 072c 	add.w	r7, r7, #44	; 0x2c
20000d6c:	46bd      	mov	sp, r7
20000d6e:	bd90      	pop	{r4, r7, pc}
20000d70:	33333333 	.word	0x33333333
20000d74:	3fc33333 	.word	0x3fc33333
20000d78:	33333333 	.word	0x33333333
20000d7c:	3feb3333 	.word	0x3feb3333

20000d80 <getByte>:
///////////////////////////////////////////////////////////////////////////////
// SPI routines

// SPI sends as it receives so we need a getByte routine that
// takes an output data argument
uint8_t getByte(uint8_t out) {
20000d80:	b580      	push	{r7, lr}
20000d82:	b084      	sub	sp, #16
20000d84:	af00      	add	r7, sp, #0
20000d86:	4603      	mov	r3, r0
20000d88:	71fb      	strb	r3, [r7, #7]

    uint8_t in_rx;

    MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20000d8a:	f24a 20ac 	movw	r0, #41644	; 0xa2ac
20000d8e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d92:	f04f 0100 	mov.w	r1, #0
20000d96:	f001 faeb 	bl	20002370 <MSS_SPI_set_slave_select>
    in_rx = MSS_SPI_transfer_frame(&g_mss_spi1, out);
20000d9a:	79fb      	ldrb	r3, [r7, #7]
20000d9c:	f24a 20ac 	movw	r0, #41644	; 0xa2ac
20000da0:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000da4:	4619      	mov	r1, r3
20000da6:	f001 fbaf 	bl	20002508 <MSS_SPI_transfer_frame>
20000daa:	4603      	mov	r3, r0
20000dac:	73fb      	strb	r3, [r7, #15]
    MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20000dae:	f24a 20ac 	movw	r0, #41644	; 0xa2ac
20000db2:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000db6:	f04f 0100 	mov.w	r1, #0
20000dba:	f001 fb5d 	bl	20002478 <MSS_SPI_clear_slave_select>

    return in_rx;
20000dbe:	7bfb      	ldrb	r3, [r7, #15]
}
20000dc0:	4618      	mov	r0, r3
20000dc2:	f107 0710 	add.w	r7, r7, #16
20000dc6:	46bd      	mov	sp, r7
20000dc8:	bd80      	pop	{r7, pc}
20000dca:	bf00      	nop

20000dcc <getWord>:

uint16_t getWord() {
20000dcc:	b580      	push	{r7, lr}
20000dce:	b082      	sub	sp, #8
20000dd0:	af00      	add	r7, sp, #0
    // ordering is big endian because Pixy is sending 16 bits through SPI
    uint16_t w;
    uint8_t c, cout = 0;
20000dd2:	f04f 0300 	mov.w	r3, #0
20000dd6:	71fb      	strb	r3, [r7, #7]

    if (g_outLen) {
20000dd8:	f24a 2308 	movw	r3, #41480	; 0xa208
20000ddc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000de0:	781b      	ldrb	r3, [r3, #0]
20000de2:	2b00      	cmp	r3, #0
20000de4:	d035      	beq.n	20000e52 <getWord+0x86>
        w = getByte(PIXY_SYNC_BYTE_DATA);
20000de6:	f04f 005b 	mov.w	r0, #91	; 0x5b
20000dea:	f7ff ffc9 	bl	20000d80 <getByte>
20000dee:	4603      	mov	r3, r0
20000df0:	80bb      	strh	r3, [r7, #4]
        cout = g_outBuf[g_outReadIndex++];
20000df2:	f24a 2309 	movw	r3, #41481	; 0xa209
20000df6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000dfa:	781a      	ldrb	r2, [r3, #0]
20000dfc:	4611      	mov	r1, r2
20000dfe:	f24a 13c8 	movw	r3, #41416	; 0xa1c8
20000e02:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e06:	5c5b      	ldrb	r3, [r3, r1]
20000e08:	71fb      	strb	r3, [r7, #7]
20000e0a:	f102 0301 	add.w	r3, r2, #1
20000e0e:	b2da      	uxtb	r2, r3
20000e10:	f24a 2309 	movw	r3, #41481	; 0xa209
20000e14:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e18:	701a      	strb	r2, [r3, #0]
        g_outLen--;
20000e1a:	f24a 2308 	movw	r3, #41480	; 0xa208
20000e1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e22:	781b      	ldrb	r3, [r3, #0]
20000e24:	f103 33ff 	add.w	r3, r3, #4294967295
20000e28:	b2da      	uxtb	r2, r3
20000e2a:	f24a 2308 	movw	r3, #41480	; 0xa208
20000e2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e32:	701a      	strb	r2, [r3, #0]
        if (g_outReadIndex == PIXY_OUTBUF_SIZE)
20000e34:	f24a 2309 	movw	r3, #41481	; 0xa209
20000e38:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e3c:	781b      	ldrb	r3, [r3, #0]
20000e3e:	2b40      	cmp	r3, #64	; 0x40
20000e40:	d10e      	bne.n	20000e60 <getWord+0x94>
            g_outReadIndex = 0;
20000e42:	f24a 2309 	movw	r3, #41481	; 0xa209
20000e46:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e4a:	f04f 0200 	mov.w	r2, #0
20000e4e:	701a      	strb	r2, [r3, #0]
20000e50:	e007      	b.n	20000e62 <getWord+0x96>
    } else
        w = getByte(PIXY_SYNC_BYTE);  // send out sync byte
20000e52:	f04f 005a 	mov.w	r0, #90	; 0x5a
20000e56:	f7ff ff93 	bl	20000d80 <getByte>
20000e5a:	4603      	mov	r3, r0
20000e5c:	80bb      	strh	r3, [r7, #4]
20000e5e:	e000      	b.n	20000e62 <getWord+0x96>
    if (g_outLen) {
        w = getByte(PIXY_SYNC_BYTE_DATA);
        cout = g_outBuf[g_outReadIndex++];
        g_outLen--;
        if (g_outReadIndex == PIXY_OUTBUF_SIZE)
            g_outReadIndex = 0;
20000e60:	bf00      	nop
    } else
        w = getByte(PIXY_SYNC_BYTE);  // send out sync byte

    w <<= 8;
20000e62:	88bb      	ldrh	r3, [r7, #4]
20000e64:	ea4f 2303 	mov.w	r3, r3, lsl #8
20000e68:	80bb      	strh	r3, [r7, #4]
    c = getByte(cout);  // send out data byte
20000e6a:	79fb      	ldrb	r3, [r7, #7]
20000e6c:	4618      	mov	r0, r3
20000e6e:	f7ff ff87 	bl	20000d80 <getByte>
20000e72:	4603      	mov	r3, r0
20000e74:	71bb      	strb	r3, [r7, #6]
    w |= c;
20000e76:	79ba      	ldrb	r2, [r7, #6]
20000e78:	88bb      	ldrh	r3, [r7, #4]
20000e7a:	ea42 0303 	orr.w	r3, r2, r3
20000e7e:	80bb      	strh	r3, [r7, #4]

    return w;
20000e80:	88bb      	ldrh	r3, [r7, #4]
}
20000e82:	4618      	mov	r0, r3
20000e84:	f107 0708 	add.w	r7, r7, #8
20000e88:	46bd      	mov	sp, r7
20000e8a:	bd80      	pop	{r7, pc}

20000e8c <Pixy_init>:
    return len;
}
// end SPI routines
///////////////////////////////////////////////////////////////////////////////

void Pixy_init() {
20000e8c:	b580      	push	{r7, lr}
20000e8e:	b084      	sub	sp, #16
20000e90:	af02      	add	r7, sp, #8
    g_blocks = (pixy_block_t *)malloc(sizeof(pixy_block_t) * PIXY_ARRAYSIZE);
20000e92:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
20000e96:	f002 fe6d 	bl	20003b74 <malloc>
20000e9a:	4603      	mov	r3, r0
20000e9c:	461a      	mov	r2, r3
20000e9e:	f24a 2354 	movw	r3, #41556	; 0xa254
20000ea2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ea6:	601a      	str	r2, [r3, #0]

    const uint8_t frame_size = 8;  // Single byte for Pixy
20000ea8:	f04f 0308 	mov.w	r3, #8
20000eac:	71fb      	strb	r3, [r7, #7]

    MSS_SPI_init(&g_mss_spi1);
20000eae:	f24a 20ac 	movw	r0, #41644	; 0xa2ac
20000eb2:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000eb6:	f001 f881 	bl	20001fbc <MSS_SPI_init>
    MSS_SPI_configure_master_mode(
20000eba:	79fb      	ldrb	r3, [r7, #7]
20000ebc:	9300      	str	r3, [sp, #0]
20000ebe:	f24a 20ac 	movw	r0, #41644	; 0xa2ac
20000ec2:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000ec6:	f04f 0100 	mov.w	r1, #0
20000eca:	f04f 0200 	mov.w	r2, #0
20000ece:	f04f 0307 	mov.w	r3, #7
20000ed2:	f001 f9bd 	bl	20002250 <MSS_SPI_configure_master_mode>
          &g_mss_spi1, MSS_SPI_SLAVE_0,
          MSS_SPI_MODE0,         // based on Pixy documentation
          MSS_SPI_PCLK_DIV_256,  // can be between 256 and 2
          frame_size);
}
20000ed6:	f107 0708 	add.w	r7, r7, #8
20000eda:	46bd      	mov	sp, r7
20000edc:	bd80      	pop	{r7, pc}
20000ede:	bf00      	nop

20000ee0 <Pixy_get_start>:

int Pixy_get_start(void) {
20000ee0:	b580      	push	{r7, lr}
20000ee2:	b082      	sub	sp, #8
20000ee4:	af00      	add	r7, sp, #0
    uint16_t w, lastw;

    lastw = 0xffff;
20000ee6:	f64f 73ff 	movw	r3, #65535	; 0xffff
20000eea:	80fb      	strh	r3, [r7, #6]

    while (1) {
        w = getWord();
20000eec:	f7ff ff6e 	bl	20000dcc <getWord>
20000ef0:	4603      	mov	r3, r0
20000ef2:	80bb      	strh	r3, [r7, #4]
        if (w == 0 && lastw == 0)
20000ef4:	88bb      	ldrh	r3, [r7, #4]
20000ef6:	2b00      	cmp	r3, #0
20000ef8:	d105      	bne.n	20000f06 <Pixy_get_start+0x26>
20000efa:	88fb      	ldrh	r3, [r7, #6]
20000efc:	2b00      	cmp	r3, #0
20000efe:	d102      	bne.n	20000f06 <Pixy_get_start+0x26>
            return 0;  // no start code
20000f00:	f04f 0300 	mov.w	r3, #0
20000f04:	e033      	b.n	20000f6e <Pixy_get_start+0x8e>
        else if (w == PIXY_START_WORD && lastw == PIXY_START_WORD) {
20000f06:	88ba      	ldrh	r2, [r7, #4]
20000f08:	f64a 2355 	movw	r3, #43605	; 0xaa55
20000f0c:	429a      	cmp	r2, r3
20000f0e:	d10e      	bne.n	20000f2e <Pixy_get_start+0x4e>
20000f10:	88fa      	ldrh	r2, [r7, #6]
20000f12:	f64a 2355 	movw	r3, #43605	; 0xaa55
20000f16:	429a      	cmp	r2, r3
20000f18:	d109      	bne.n	20000f2e <Pixy_get_start+0x4e>
            g_blockType = NORMAL_BLOCK;
20000f1a:	f24a 2358 	movw	r3, #41560	; 0xa258
20000f1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f22:	f04f 0200 	mov.w	r2, #0
20000f26:	701a      	strb	r2, [r3, #0]
            return 1;  // code found!
20000f28:	f04f 0301 	mov.w	r3, #1
20000f2c:	e01f      	b.n	20000f6e <Pixy_get_start+0x8e>
        } else if (w == PIXY_START_WORD_CC && lastw == PIXY_START_WORD) {
20000f2e:	88ba      	ldrh	r2, [r7, #4]
20000f30:	f64a 2356 	movw	r3, #43606	; 0xaa56
20000f34:	429a      	cmp	r2, r3
20000f36:	d10e      	bne.n	20000f56 <Pixy_get_start+0x76>
20000f38:	88fa      	ldrh	r2, [r7, #6]
20000f3a:	f64a 2355 	movw	r3, #43605	; 0xaa55
20000f3e:	429a      	cmp	r2, r3
20000f40:	d109      	bne.n	20000f56 <Pixy_get_start+0x76>
            g_blockType = CC_BLOCK;  // found color code block
20000f42:	f24a 2358 	movw	r3, #41560	; 0xa258
20000f46:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f4a:	f04f 0201 	mov.w	r2, #1
20000f4e:	701a      	strb	r2, [r3, #0]
            return 1;
20000f50:	f04f 0301 	mov.w	r3, #1
20000f54:	e00b      	b.n	20000f6e <Pixy_get_start+0x8e>
        } else if (w == PIXY_START_WORDX)
20000f56:	88ba      	ldrh	r2, [r7, #4]
20000f58:	f245 53aa 	movw	r3, #21930	; 0x55aa
20000f5c:	429a      	cmp	r2, r3
20000f5e:	d103      	bne.n	20000f68 <Pixy_get_start+0x88>
            getByte(0);  // we're out of sync! (backwards)
20000f60:	f04f 0000 	mov.w	r0, #0
20000f64:	f7ff ff0c 	bl	20000d80 <getByte>

        lastw = w;
20000f68:	88bb      	ldrh	r3, [r7, #4]
20000f6a:	80fb      	strh	r3, [r7, #6]
    }
20000f6c:	e7be      	b.n	20000eec <Pixy_get_start+0xc>
}
20000f6e:	4618      	mov	r0, r3
20000f70:	f107 0708 	add.w	r7, r7, #8
20000f74:	46bd      	mov	sp, r7
20000f76:	bd80      	pop	{r7, pc}

20000f78 <Pixy_get_blocks>:

uint16_t Pixy_get_blocks(uint16_t max_blocks) {
20000f78:	b580      	push	{r7, lr}
20000f7a:	b086      	sub	sp, #24
20000f7c:	af00      	add	r7, sp, #0
20000f7e:	4603      	mov	r3, r0
20000f80:	80fb      	strh	r3, [r7, #6]
    uint8_t i;
    uint16_t w, blockCount, checksum, sum;
    pixy_block_t *block;

    if (!g_skipStart) {
20000f82:	f24a 230c 	movw	r3, #41484	; 0xa20c
20000f86:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f8a:	681b      	ldr	r3, [r3, #0]
20000f8c:	2b00      	cmp	r3, #0
20000f8e:	d107      	bne.n	20000fa0 <Pixy_get_blocks+0x28>
        if (Pixy_get_start() == 0)
20000f90:	f7ff ffa6 	bl	20000ee0 <Pixy_get_start>
20000f94:	4603      	mov	r3, r0
20000f96:	2b00      	cmp	r3, #0
20000f98:	d10a      	bne.n	20000fb0 <Pixy_get_blocks+0x38>
            return 0;
20000f9a:	f04f 0300 	mov.w	r3, #0
20000f9e:	e0b1      	b.n	20001104 <Pixy_get_blocks+0x18c>
    } else
        g_skipStart = 0;
20000fa0:	f24a 230c 	movw	r3, #41484	; 0xa20c
20000fa4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fa8:	f04f 0200 	mov.w	r2, #0
20000fac:	601a      	str	r2, [r3, #0]
20000fae:	e000      	b.n	20000fb2 <Pixy_get_blocks+0x3a>
    uint16_t w, blockCount, checksum, sum;
    pixy_block_t *block;

    if (!g_skipStart) {
        if (Pixy_get_start() == 0)
            return 0;
20000fb0:	bf00      	nop
    } else
        g_skipStart = 0;

    for (blockCount = 0;
20000fb2:	f04f 0300 	mov.w	r3, #0
20000fb6:	81fb      	strh	r3, [r7, #14]
20000fb8:	e09b      	b.n	200010f2 <Pixy_get_blocks+0x17a>
         blockCount < max_blocks && blockCount < PIXY_ARRAYSIZE;) {
        checksum = getWord();
20000fba:	f7ff ff07 	bl	20000dcc <getWord>
20000fbe:	4603      	mov	r3, r0
20000fc0:	823b      	strh	r3, [r7, #16]
        if (checksum ==
20000fc2:	8a3a      	ldrh	r2, [r7, #16]
20000fc4:	f64a 2355 	movw	r3, #43605	; 0xaa55
20000fc8:	429a      	cmp	r2, r3
20000fca:	d10f      	bne.n	20000fec <Pixy_get_blocks+0x74>
            PIXY_START_WORD)  // we've reached the beginning of the next frame
        {
            g_skipStart = 1;
20000fcc:	f24a 230c 	movw	r3, #41484	; 0xa20c
20000fd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fd4:	f04f 0201 	mov.w	r2, #1
20000fd8:	601a      	str	r2, [r3, #0]
            g_blockType = NORMAL_BLOCK;
20000fda:	f24a 2358 	movw	r3, #41560	; 0xa258
20000fde:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fe2:	f04f 0200 	mov.w	r2, #0
20000fe6:	701a      	strb	r2, [r3, #0]
            return blockCount;
20000fe8:	89fb      	ldrh	r3, [r7, #14]
20000fea:	e08b      	b.n	20001104 <Pixy_get_blocks+0x18c>
        } else if (checksum == PIXY_START_WORD_CC) {
20000fec:	8a3a      	ldrh	r2, [r7, #16]
20000fee:	f64a 2356 	movw	r3, #43606	; 0xaa56
20000ff2:	429a      	cmp	r2, r3
20000ff4:	d10f      	bne.n	20001016 <Pixy_get_blocks+0x9e>
            g_skipStart = 1;
20000ff6:	f24a 230c 	movw	r3, #41484	; 0xa20c
20000ffa:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ffe:	f04f 0201 	mov.w	r2, #1
20001002:	601a      	str	r2, [r3, #0]
            g_blockType = CC_BLOCK;
20001004:	f24a 2358 	movw	r3, #41560	; 0xa258
20001008:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000100c:	f04f 0201 	mov.w	r2, #1
20001010:	701a      	strb	r2, [r3, #0]
            return blockCount;
20001012:	89fb      	ldrh	r3, [r7, #14]
20001014:	e076      	b.n	20001104 <Pixy_get_blocks+0x18c>
        } else if (checksum == 0)
20001016:	8a3b      	ldrh	r3, [r7, #16]
20001018:	2b00      	cmp	r3, #0
2000101a:	d101      	bne.n	20001020 <Pixy_get_blocks+0xa8>
            return blockCount;
2000101c:	89fb      	ldrh	r3, [r7, #14]
2000101e:	e071      	b.n	20001104 <Pixy_get_blocks+0x18c>

        block = g_blocks + blockCount;
20001020:	f24a 2354 	movw	r3, #41556	; 0xa254
20001024:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001028:	6819      	ldr	r1, [r3, #0]
2000102a:	89fa      	ldrh	r2, [r7, #14]
2000102c:	4613      	mov	r3, r2
2000102e:	ea4f 0343 	mov.w	r3, r3, lsl #1
20001032:	4413      	add	r3, r2
20001034:	ea4f 0383 	mov.w	r3, r3, lsl #2
20001038:	440b      	add	r3, r1
2000103a:	617b      	str	r3, [r7, #20]

        for (i = 0, sum = 0; i < sizeof(pixy_block_t) / sizeof(uint16_t); i++) {
2000103c:	f04f 0300 	mov.w	r3, #0
20001040:	72fb      	strb	r3, [r7, #11]
20001042:	f04f 0300 	mov.w	r3, #0
20001046:	827b      	strh	r3, [r7, #18]
20001048:	e021      	b.n	2000108e <Pixy_get_blocks+0x116>
            if (g_blockType == NORMAL_BLOCK &&
2000104a:	f24a 2358 	movw	r3, #41560	; 0xa258
2000104e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001052:	781b      	ldrb	r3, [r3, #0]
20001054:	2b00      	cmp	r3, #0
20001056:	d107      	bne.n	20001068 <Pixy_get_blocks+0xf0>
20001058:	7afb      	ldrb	r3, [r7, #11]
2000105a:	2b04      	cmp	r3, #4
2000105c:	d904      	bls.n	20001068 <Pixy_get_blocks+0xf0>
                i >= 5)  // no angle for normal block
            {
                block->angle = 0;
2000105e:	697b      	ldr	r3, [r7, #20]
20001060:	f04f 0200 	mov.w	r2, #0
20001064:	815a      	strh	r2, [r3, #10]
                break;
20001066:	e015      	b.n	20001094 <Pixy_get_blocks+0x11c>
            }
            w = getWord();
20001068:	f7ff feb0 	bl	20000dcc <getWord>
2000106c:	4603      	mov	r3, r0
2000106e:	81bb      	strh	r3, [r7, #12]
            sum += w;
20001070:	8a7a      	ldrh	r2, [r7, #18]
20001072:	89bb      	ldrh	r3, [r7, #12]
20001074:	4413      	add	r3, r2
20001076:	827b      	strh	r3, [r7, #18]
            *((uint16_t *)block + i) = w;
20001078:	697a      	ldr	r2, [r7, #20]
2000107a:	7afb      	ldrb	r3, [r7, #11]
2000107c:	ea4f 0343 	mov.w	r3, r3, lsl #1
20001080:	4413      	add	r3, r2
20001082:	89ba      	ldrh	r2, [r7, #12]
20001084:	801a      	strh	r2, [r3, #0]
        } else if (checksum == 0)
            return blockCount;

        block = g_blocks + blockCount;

        for (i = 0, sum = 0; i < sizeof(pixy_block_t) / sizeof(uint16_t); i++) {
20001086:	7afb      	ldrb	r3, [r7, #11]
20001088:	f103 0301 	add.w	r3, r3, #1
2000108c:	72fb      	strb	r3, [r7, #11]
2000108e:	7afb      	ldrb	r3, [r7, #11]
20001090:	2b05      	cmp	r3, #5
20001092:	d9da      	bls.n	2000104a <Pixy_get_blocks+0xd2>
            sum += w;
            *((uint16_t *)block + i) = w;
        }

        // check checksum
        if (checksum == sum)
20001094:	8a3a      	ldrh	r2, [r7, #16]
20001096:	8a7b      	ldrh	r3, [r7, #18]
20001098:	429a      	cmp	r2, r3
2000109a:	d104      	bne.n	200010a6 <Pixy_get_blocks+0x12e>
            blockCount++;
2000109c:	89fb      	ldrh	r3, [r7, #14]
2000109e:	f103 0301 	add.w	r3, r3, #1
200010a2:	81fb      	strh	r3, [r7, #14]
200010a4:	e005      	b.n	200010b2 <Pixy_get_blocks+0x13a>
        else
            printf("checksum error!\n");
200010a6:	f649 00e4 	movw	r0, #39140	; 0x98e4
200010aa:	f2c2 0000 	movt	r0, #8192	; 0x2000
200010ae:	f003 f9df 	bl	20004470 <puts>

        w = getWord();
200010b2:	f7ff fe8b 	bl	20000dcc <getWord>
200010b6:	4603      	mov	r3, r0
200010b8:	81bb      	strh	r3, [r7, #12]
        if (w == PIXY_START_WORD)
200010ba:	89ba      	ldrh	r2, [r7, #12]
200010bc:	f64a 2355 	movw	r3, #43605	; 0xaa55
200010c0:	429a      	cmp	r2, r3
200010c2:	d107      	bne.n	200010d4 <Pixy_get_blocks+0x15c>
            g_blockType = NORMAL_BLOCK;
200010c4:	f24a 2358 	movw	r3, #41560	; 0xa258
200010c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010cc:	f04f 0200 	mov.w	r2, #0
200010d0:	701a      	strb	r2, [r3, #0]
200010d2:	e00e      	b.n	200010f2 <Pixy_get_blocks+0x17a>
        else if (w == PIXY_START_WORD_CC)
200010d4:	89ba      	ldrh	r2, [r7, #12]
200010d6:	f64a 2356 	movw	r3, #43606	; 0xaa56
200010da:	429a      	cmp	r2, r3
200010dc:	d107      	bne.n	200010ee <Pixy_get_blocks+0x176>
            g_blockType = CC_BLOCK;
200010de:	f24a 2358 	movw	r3, #41560	; 0xa258
200010e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010e6:	f04f 0201 	mov.w	r2, #1
200010ea:	701a      	strb	r2, [r3, #0]
200010ec:	e001      	b.n	200010f2 <Pixy_get_blocks+0x17a>
        else
            return blockCount;
200010ee:	89fb      	ldrh	r3, [r7, #14]
200010f0:	e008      	b.n	20001104 <Pixy_get_blocks+0x18c>
        if (Pixy_get_start() == 0)
            return 0;
    } else
        g_skipStart = 0;

    for (blockCount = 0;
200010f2:	89fa      	ldrh	r2, [r7, #14]
200010f4:	88fb      	ldrh	r3, [r7, #6]
200010f6:	429a      	cmp	r2, r3
200010f8:	d203      	bcs.n	20001102 <Pixy_get_blocks+0x18a>
200010fa:	89fb      	ldrh	r3, [r7, #14]
200010fc:	2b63      	cmp	r3, #99	; 0x63
200010fe:	f67f af5c 	bls.w	20000fba <Pixy_get_blocks+0x42>
20001102:	e7ff      	b.n	20001104 <Pixy_get_blocks+0x18c>
        else if (w == PIXY_START_WORD_CC)
            g_blockType = CC_BLOCK;
        else
            return blockCount;
    }
}
20001104:	4618      	mov	r0, r3
20001106:	f107 0718 	add.w	r7, r7, #24
2000110a:	46bd      	mov	sp, r7
2000110c:	bd80      	pop	{r7, pc}
2000110e:	bf00      	nop

20001110 <Pixy_get_target_location>:
    if (Pixy_get_blocks(1) == 0)
        return NULL;
    return g_blocks;
}

int Pixy_get_target_location(target_pos_t* target) {
20001110:	b580      	push	{r7, lr}
20001112:	b082      	sub	sp, #8
20001114:	af00      	add	r7, sp, #0
20001116:	6078      	str	r0, [r7, #4]

    // get a block and make sure g_blocks is valid
    if(Pixy_get_blocks(1) == 0) {
20001118:	f04f 0001 	mov.w	r0, #1
2000111c:	f7ff ff2c 	bl	20000f78 <Pixy_get_blocks>
20001120:	4603      	mov	r3, r0
20001122:	2b00      	cmp	r3, #0
20001124:	d102      	bne.n	2000112c <Pixy_get_target_location+0x1c>
        return -1;
20001126:	f04f 33ff 	mov.w	r3, #4294967295
2000112a:	e013      	b.n	20001154 <Pixy_get_target_location+0x44>
    }

    target->x = g_blocks[0].x;
2000112c:	f24a 2354 	movw	r3, #41556	; 0xa254
20001130:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001134:	681b      	ldr	r3, [r3, #0]
20001136:	885b      	ldrh	r3, [r3, #2]
20001138:	461a      	mov	r2, r3
2000113a:	687b      	ldr	r3, [r7, #4]
2000113c:	801a      	strh	r2, [r3, #0]
    target->y = g_blocks[0].y;
2000113e:	f24a 2354 	movw	r3, #41556	; 0xa254
20001142:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001146:	681b      	ldr	r3, [r3, #0]
20001148:	889b      	ldrh	r3, [r3, #4]
2000114a:	461a      	mov	r2, r3
2000114c:	687b      	ldr	r3, [r7, #4]
2000114e:	805a      	strh	r2, [r3, #2]

    return 0;
20001150:	f04f 0300 	mov.w	r3, #0
}
20001154:	4618      	mov	r0, r3
20001156:	f107 0708 	add.w	r7, r7, #8
2000115a:	46bd      	mov	sp, r7
2000115c:	bd80      	pop	{r7, pc}
2000115e:	bf00      	nop

20001160 <n64_get_state>:

#include "n64_driver.h"

// read the current state
void n64_get_state(n64_state_t* state)
{
20001160:	b580      	push	{r7, lr}
20001162:	b084      	sub	sp, #16
20001164:	af00      	add	r7, sp, #0
20001166:	6078      	str	r0, [r7, #4]
    volatile n64_state_t* address = (volatile n64_state_t*)N64_ADDR;
20001168:	f240 0300 	movw	r3, #0
2000116c:	f2c4 0305 	movt	r3, #16389	; 0x4005
20001170:	60fb      	str	r3, [r7, #12]
    *state = *address;
20001172:	687a      	ldr	r2, [r7, #4]
20001174:	68fb      	ldr	r3, [r7, #12]
20001176:	4611      	mov	r1, r2
20001178:	461a      	mov	r2, r3
2000117a:	f04f 0304 	mov.w	r3, #4
2000117e:	4608      	mov	r0, r1
20001180:	4611      	mov	r1, r2
20001182:	461a      	mov	r2, r3
20001184:	f002 ffd0 	bl	20004128 <memcpy>
}
20001188:	f107 0710 	add.w	r7, r7, #16
2000118c:	46bd      	mov	sp, r7
2000118e:	bd80      	pop	{r7, pc}

20001190 <n64_reset>:

// send a reset signal
void n64_reset()
{
20001190:	b480      	push	{r7}
20001192:	b083      	sub	sp, #12
20001194:	af00      	add	r7, sp, #0
    volatile uint32_t* address = (volatile uint32_t*)N64_ADDR;
20001196:	f240 0300 	movw	r3, #0
2000119a:	f2c4 0305 	movt	r3, #16389	; 0x4005
2000119e:	607b      	str	r3, [r7, #4]
    *address = N64_RESET;
200011a0:	687b      	ldr	r3, [r7, #4]
200011a2:	f04f 02ff 	mov.w	r2, #255	; 0xff
200011a6:	601a      	str	r2, [r3, #0]
}
200011a8:	f107 070c 	add.w	r7, r7, #12
200011ac:	46bd      	mov	sp, r7
200011ae:	bc80      	pop	{r7}
200011b0:	4770      	bx	lr
200011b2:	bf00      	nop

200011b4 <n64_enable>:

// enable button polling
void n64_enable()
{
200011b4:	b480      	push	{r7}
200011b6:	b083      	sub	sp, #12
200011b8:	af00      	add	r7, sp, #0
    volatile uint32_t* address = (volatile uint32_t*)N64_ADDR;
200011ba:	f240 0300 	movw	r3, #0
200011be:	f2c4 0305 	movt	r3, #16389	; 0x4005
200011c2:	607b      	str	r3, [r7, #4]
    *address = N64_GET_BUTTONS;
200011c4:	687b      	ldr	r3, [r7, #4]
200011c6:	f04f 0201 	mov.w	r2, #1
200011ca:	601a      	str	r2, [r3, #0]
}
200011cc:	f107 070c 	add.w	r7, r7, #12
200011d0:	46bd      	mov	sp, r7
200011d2:	bc80      	pop	{r7}
200011d4:	4770      	bx	lr
200011d6:	bf00      	nop

200011d8 <_map_n64_to_pwm_val>:
        state->Y_axis
    );
}

#define SERVO_NEUTRAL 150000
uint32_t _map_n64_to_pwm_val(int8_t val) {
200011d8:	b480      	push	{r7}
200011da:	b085      	sub	sp, #20
200011dc:	af00      	add	r7, sp, #0
200011de:	4603      	mov	r3, r0
200011e0:	71fb      	strb	r3, [r7, #7]

	// apply deadzone
	if (val < N64_ANALOG_DEADZONE && val > -N64_ANALOG_DEADZONE) {
200011e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
200011e6:	2b06      	cmp	r3, #6
200011e8:	dc07      	bgt.n	200011fa <_map_n64_to_pwm_val+0x22>
200011ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
200011ee:	f113 0f06 	cmn.w	r3, #6
200011f2:	db02      	blt.n	200011fa <_map_n64_to_pwm_val+0x22>
		val = 0;
200011f4:	f04f 0300 	mov.w	r3, #0
200011f8:	71fb      	strb	r3, [r7, #7]
	}
	// apply upper bound
	if (val > N64_ANALOG_MAX) {
200011fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
200011fe:	2b50      	cmp	r3, #80	; 0x50
20001200:	dd03      	ble.n	2000120a <_map_n64_to_pwm_val+0x32>
		val = N64_ANALOG_MAX;
20001202:	f04f 0350 	mov.w	r3, #80	; 0x50
20001206:	71fb      	strb	r3, [r7, #7]
20001208:	e007      	b.n	2000121a <_map_n64_to_pwm_val+0x42>
	}
	else if (val < -N64_ANALOG_MAX) {
2000120a:	f997 3007 	ldrsb.w	r3, [r7, #7]
2000120e:	f113 0f50 	cmn.w	r3, #80	; 0x50
20001212:	da02      	bge.n	2000121a <_map_n64_to_pwm_val+0x42>
		val = -N64_ANALOG_MAX;
20001214:	f06f 034f 	mvn.w	r3, #79	; 0x4f
20001218:	71fb      	strb	r3, [r7, #7]
	}

	// calculate scaling factor
	int32_t scaling_factor = val * N64_ANALOG_TO_PWM_CYCLES;
2000121a:	f997 3007 	ldrsb.w	r3, [r7, #7]
2000121e:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
20001222:	fb02 f303 	mul.w	r3, r2, r3
20001226:	60fb      	str	r3, [r7, #12]

	// final pwm value
	return SERVO_NEUTRAL - scaling_factor;
20001228:	68fb      	ldr	r3, [r7, #12]
2000122a:	f5c3 3312 	rsb	r3, r3, #149504	; 0x24800
2000122e:	f503 73f8 	add.w	r3, r3, #496	; 0x1f0
}
20001232:	4618      	mov	r0, r3
20001234:	f107 0714 	add.w	r7, r7, #20
20001238:	46bd      	mov	sp, r7
2000123a:	bc80      	pop	{r7}
2000123c:	4770      	bx	lr
2000123e:	bf00      	nop

20001240 <map_n64_analog_to_servo_pwm>:


void map_n64_analog_to_servo_pwm(n64_state_t* state, n64_to_pwm_t* pwm_vals) {
20001240:	b580      	push	{r7, lr}
20001242:	b082      	sub	sp, #8
20001244:	af00      	add	r7, sp, #0
20001246:	6078      	str	r0, [r7, #4]
20001248:	6039      	str	r1, [r7, #0]

	pwm_vals->x_pwm = _map_n64_to_pwm_val(state->X_axis);
2000124a:	687b      	ldr	r3, [r7, #4]
2000124c:	789b      	ldrb	r3, [r3, #2]
2000124e:	b25b      	sxtb	r3, r3
20001250:	4618      	mov	r0, r3
20001252:	f7ff ffc1 	bl	200011d8 <_map_n64_to_pwm_val>
20001256:	4602      	mov	r2, r0
20001258:	683b      	ldr	r3, [r7, #0]
2000125a:	601a      	str	r2, [r3, #0]
	pwm_vals->y_pwm = _map_n64_to_pwm_val(state->Y_axis);
2000125c:	687b      	ldr	r3, [r7, #4]
2000125e:	78db      	ldrb	r3, [r3, #3]
20001260:	b25b      	sxtb	r3, r3
20001262:	4618      	mov	r0, r3
20001264:	f7ff ffb8 	bl	200011d8 <_map_n64_to_pwm_val>
20001268:	4602      	mov	r2, r0
2000126a:	683b      	ldr	r3, [r7, #0]
2000126c:	605a      	str	r2, [r3, #4]
}
2000126e:	f107 0708 	add.w	r7, r7, #8
20001272:	46bd      	mov	sp, r7
20001274:	bd80      	pop	{r7, pc}
20001276:	bf00      	nop

20001278 <set_x_servo_analog_pw>:

#include "servo_control.h"

void set_x_servo_analog_pw(uint32_t new_pw) {
20001278:	b480      	push	{r7}
2000127a:	b083      	sub	sp, #12
2000127c:	af00      	add	r7, sp, #0
2000127e:	6078      	str	r0, [r7, #4]
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
20001280:	f649 4398 	movw	r3, #40088	; 0x9c98
20001284:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001288:	681b      	ldr	r3, [r3, #0]
2000128a:	687a      	ldr	r2, [r7, #4]
2000128c:	429a      	cmp	r2, r3
2000128e:	d00c      	beq.n	200012aa <set_x_servo_analog_pw+0x32>
        return;
    }

    servo_w(X_SET_SERVO, new_pw);
20001290:	f240 1300 	movw	r3, #256	; 0x100
20001294:	f2c4 0305 	movt	r3, #16389	; 0x4005
20001298:	687a      	ldr	r2, [r7, #4]
2000129a:	601a      	str	r2, [r3, #0]

    current_pw = new_pw;
2000129c:	f649 4398 	movw	r3, #40088	; 0x9c98
200012a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012a4:	687a      	ldr	r2, [r7, #4]
200012a6:	601a      	str	r2, [r3, #0]
200012a8:	e000      	b.n	200012ac <set_x_servo_analog_pw+0x34>

void set_x_servo_analog_pw(uint32_t new_pw) {
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
        return;
200012aa:	bf00      	nop

    servo_w(X_SET_SERVO, new_pw);

    current_pw = new_pw;
    //printf("X servo set to: %d\r\n", current_pw);
}
200012ac:	f107 070c 	add.w	r7, r7, #12
200012b0:	46bd      	mov	sp, r7
200012b2:	bc80      	pop	{r7}
200012b4:	4770      	bx	lr
200012b6:	bf00      	nop

200012b8 <set_y_servo_analog_pw>:

void set_y_servo_analog_pw(uint32_t new_pw) {
200012b8:	b480      	push	{r7}
200012ba:	b083      	sub	sp, #12
200012bc:	af00      	add	r7, sp, #0
200012be:	6078      	str	r0, [r7, #4]
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
200012c0:	f649 4394 	movw	r3, #40084	; 0x9c94
200012c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012c8:	681b      	ldr	r3, [r3, #0]
200012ca:	687a      	ldr	r2, [r7, #4]
200012cc:	429a      	cmp	r2, r3
200012ce:	d00c      	beq.n	200012ea <set_y_servo_analog_pw+0x32>
        return;
    }

    servo_w(Y_SET_SERVO, new_pw);
200012d0:	f240 1340 	movw	r3, #320	; 0x140
200012d4:	f2c4 0305 	movt	r3, #16389	; 0x4005
200012d8:	687a      	ldr	r2, [r7, #4]
200012da:	601a      	str	r2, [r3, #0]

    current_pw = new_pw;
200012dc:	f649 4394 	movw	r3, #40084	; 0x9c94
200012e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012e4:	687a      	ldr	r2, [r7, #4]
200012e6:	601a      	str	r2, [r3, #0]
200012e8:	e000      	b.n	200012ec <set_y_servo_analog_pw+0x34>

void set_y_servo_analog_pw(uint32_t new_pw) {
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
        return;
200012ea:	bf00      	nop

    servo_w(Y_SET_SERVO, new_pw);

    current_pw = new_pw;
    //printf("Y servo set to: %d\r\n", current_pw);
}
200012ec:	f107 070c 	add.w	r7, r7, #12
200012f0:	46bd      	mov	sp, r7
200012f2:	bc80      	pop	{r7}
200012f4:	4770      	bx	lr
200012f6:	bf00      	nop

200012f8 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
200012f8:	b480      	push	{r7}
200012fa:	b083      	sub	sp, #12
200012fc:	af00      	add	r7, sp, #0
200012fe:	4603      	mov	r3, r0
20001300:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20001302:	f24e 1300 	movw	r3, #57600	; 0xe100
20001306:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000130a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
2000130e:	ea4f 1252 	mov.w	r2, r2, lsr #5
20001312:	88f9      	ldrh	r1, [r7, #6]
20001314:	f001 011f 	and.w	r1, r1, #31
20001318:	f04f 0001 	mov.w	r0, #1
2000131c:	fa00 f101 	lsl.w	r1, r0, r1
20001320:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20001324:	f107 070c 	add.w	r7, r7, #12
20001328:	46bd      	mov	sp, r7
2000132a:	bc80      	pop	{r7}
2000132c:	4770      	bx	lr
2000132e:	bf00      	nop

20001330 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
20001330:	b480      	push	{r7}
20001332:	b083      	sub	sp, #12
20001334:	af00      	add	r7, sp, #0
20001336:	4603      	mov	r3, r0
20001338:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
2000133a:	f24e 1300 	movw	r3, #57600	; 0xe100
2000133e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001342:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20001346:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000134a:	88f9      	ldrh	r1, [r7, #6]
2000134c:	f001 011f 	and.w	r1, r1, #31
20001350:	f04f 0001 	mov.w	r0, #1
20001354:	fa00 f101 	lsl.w	r1, r0, r1
20001358:	f102 0220 	add.w	r2, r2, #32
2000135c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20001360:	f107 070c 	add.w	r7, r7, #12
20001364:	46bd      	mov	sp, r7
20001366:	bc80      	pop	{r7}
20001368:	4770      	bx	lr
2000136a:	bf00      	nop

2000136c <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
2000136c:	b480      	push	{r7}
2000136e:	b083      	sub	sp, #12
20001370:	af00      	add	r7, sp, #0
20001372:	4603      	mov	r3, r0
20001374:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001376:	f24e 1300 	movw	r3, #57600	; 0xe100
2000137a:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000137e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20001382:	ea4f 1252 	mov.w	r2, r2, lsr #5
20001386:	88f9      	ldrh	r1, [r7, #6]
20001388:	f001 011f 	and.w	r1, r1, #31
2000138c:	f04f 0001 	mov.w	r0, #1
20001390:	fa00 f101 	lsl.w	r1, r0, r1
20001394:	f102 0260 	add.w	r2, r2, #96	; 0x60
20001398:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
2000139c:	f107 070c 	add.w	r7, r7, #12
200013a0:	46bd      	mov	sp, r7
200013a2:	bc80      	pop	{r7}
200013a4:	4770      	bx	lr
200013a6:	bf00      	nop

200013a8 <MSS_TIM1_init>:
    one-shot mode. Allowed values for this parameter are:
        - MSS_TIMER_PERIODIC_MODE
        - MSS_TIMER_ONE_SHOT_MODE
 */
static __INLINE void MSS_TIM1_init( mss_timer_mode_t mode )
{
200013a8:	b580      	push	{r7, lr}
200013aa:	b082      	sub	sp, #8
200013ac:	af00      	add	r7, sp, #0
200013ae:	4603      	mov	r3, r0
200013b0:	71fb      	strb	r3, [r7, #7]
    NVIC_DisableIRQ( Timer1_IRQn );             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
200013b2:	f04f 0014 	mov.w	r0, #20
200013b6:	f7ff ffbb 	bl	20001330 <NVIC_DisableIRQ>
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
200013ba:	f242 0300 	movw	r3, #8192	; 0x2000
200013be:	f2ce 0304 	movt	r3, #57348	; 0xe004
200013c2:	f242 0200 	movw	r2, #8192	; 0x2000
200013c6:	f2ce 0204 	movt	r2, #57348	; 0xe004
200013ca:	6b12      	ldr	r2, [r2, #48]	; 0x30
200013cc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
200013d0:	631a      	str	r2, [r3, #48]	; 0x30
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
200013d2:	f245 0300 	movw	r3, #20480	; 0x5000
200013d6:	f2c4 0300 	movt	r3, #16384	; 0x4000
200013da:	f04f 0200 	mov.w	r2, #0
200013de:	655a      	str	r2, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM1ENABLE = 0U;             /* disable timer */
200013e0:	f240 0300 	movw	r3, #0
200013e4:	f2c4 230a 	movt	r3, #16906	; 0x420a
200013e8:	f04f 0200 	mov.w	r2, #0
200013ec:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    TIMER_BITBAND->TIM1INTEN = 0U;              /* disable interrupt */
200013f0:	f240 0300 	movw	r3, #0
200013f4:	f2c4 230a 	movt	r3, #16906	; 0x420a
200013f8:	f04f 0200 	mov.w	r2, #0
200013fc:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    TIMER_BITBAND->TIM1MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
20001400:	f240 0300 	movw	r3, #0
20001404:	f2c4 230a 	movt	r3, #16906	; 0x420a
20001408:	79fa      	ldrb	r2, [r7, #7]
2000140a:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    
    TIMER->TIM1_RIS = 1U;                       /* clear timer 1 interrupt */
2000140e:	f245 0300 	movw	r3, #20480	; 0x5000
20001412:	f2c4 0300 	movt	r3, #16384	; 0x4000
20001416:	f04f 0201 	mov.w	r2, #1
2000141a:	611a      	str	r2, [r3, #16]
    NVIC_ClearPendingIRQ( Timer1_IRQn );        /* clear timer 1 interrupt within NVIC */
2000141c:	f04f 0014 	mov.w	r0, #20
20001420:	f7ff ffa4 	bl	2000136c <NVIC_ClearPendingIRQ>
}
20001424:	f107 0708 	add.w	r7, r7, #8
20001428:	46bd      	mov	sp, r7
2000142a:	bd80      	pop	{r7, pc}

2000142c <MSS_TIM1_start>:
  MSS_TIM1_load_immediate() or MSS_TIM1_load_background() functions. 
  Note: The MSS_TIM1_start() function is also used to resume the down-counter
        if previously stopped using MSS_TIM1_stop() function.
 */
static __INLINE void MSS_TIM1_start( void )
{
2000142c:	b480      	push	{r7}
2000142e:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1ENABLE = 1U;    /* enable timer */
20001430:	f240 0300 	movw	r3, #0
20001434:	f2c4 230a 	movt	r3, #16906	; 0x420a
20001438:	f04f 0201 	mov.w	r2, #1
2000143c:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
20001440:	46bd      	mov	sp, r7
20001442:	bc80      	pop	{r7}
20001444:	4770      	bx	lr
20001446:	bf00      	nop

20001448 <MSS_TIM1_load_immediate>:
  @param load_value
    The load_value parameter specifies the value from which the Timer 1 
    down-counter will start decrementing.
 */
static __INLINE void MSS_TIM1_load_immediate( uint32_t load_value )
{
20001448:	b480      	push	{r7}
2000144a:	b083      	sub	sp, #12
2000144c:	af00      	add	r7, sp, #0
2000144e:	6078      	str	r0, [r7, #4]
    TIMER->TIM1_LOADVAL = load_value;
20001450:	f245 0300 	movw	r3, #20480	; 0x5000
20001454:	f2c4 0300 	movt	r3, #16384	; 0x4000
20001458:	687a      	ldr	r2, [r7, #4]
2000145a:	605a      	str	r2, [r3, #4]
}
2000145c:	f107 070c 	add.w	r7, r7, #12
20001460:	46bd      	mov	sp, r7
20001462:	bc80      	pop	{r7}
20001464:	4770      	bx	lr
20001466:	bf00      	nop

20001468 <MSS_TIM1_enable_irq>:
  weak linkage, in the SmartFusion CMSIS-PAL. You must provide your own
  implementation of the Timer1_IRQHandler() function, that will override the
  default implementation, to suit your application.
 */
static __INLINE void MSS_TIM1_enable_irq( void )
{
20001468:	b580      	push	{r7, lr}
2000146a:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1INTEN = 1U;
2000146c:	f240 0300 	movw	r3, #0
20001470:	f2c4 230a 	movt	r3, #16906	; 0x420a
20001474:	f04f 0201 	mov.w	r2, #1
20001478:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    NVIC_EnableIRQ( Timer1_IRQn );
2000147c:	f04f 0014 	mov.w	r0, #20
20001480:	f7ff ff3a 	bl	200012f8 <NVIC_EnableIRQ>
}
20001484:	bd80      	pop	{r7, pc}
20001486:	bf00      	nop

20001488 <MSS_TIM1_clear_irq>:
  implementation of the Timer1_IRQHandler() Timer 1 interrupt service routine
  (ISR) in order to prevent the same interrupt event retriggering a call to the
  ISR.
 */
static __INLINE void MSS_TIM1_clear_irq( void )
{
20001488:	b480      	push	{r7}
2000148a:	af00      	add	r7, sp, #0
    TIMER->TIM1_RIS = 1U;
2000148c:	f245 0300 	movw	r3, #20480	; 0x5000
20001490:	f2c4 0300 	movt	r3, #16384	; 0x4000
20001494:	f04f 0201 	mov.w	r2, #1
20001498:	611a      	str	r2, [r3, #16]
    /*
      To ensure all the previous instructions are completed, data barrier 
      instruction is used. The dsb data barriers instruction completes,
      only after all the previous instruction are completed. 
     */
    __ASM volatile ("dsb");
2000149a:	f3bf 8f4f 	dsb	sy
}
2000149e:	46bd      	mov	sp, r7
200014a0:	bc80      	pop	{r7}
200014a2:	4770      	bx	lr

200014a4 <Timer1_IRQHandler>:
#define MS_TO_S 1000

// pointer to start of linked list
struct Timer* root = NULL;

void Timer1_IRQHandler(void) {
200014a4:	b580      	push	{r7, lr}
200014a6:	b082      	sub	sp, #8
200014a8:	af00      	add	r7, sp, #0
	DBG("TIOMER INTERURUPT");
    struct Handler* handlers = update_timers();
200014aa:	f000 f8ef 	bl	2000168c <update_timers>
200014ae:	4603      	mov	r3, r0
200014b0:	603b      	str	r3, [r7, #0]

    MSS_TIM1_clear_irq();
200014b2:	f7ff ffe9 	bl	20001488 <MSS_TIM1_clear_irq>

    // if not empty, start the timer again
    if (root) {
200014b6:	f24a 2310 	movw	r3, #41488	; 0xa210
200014ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014be:	681b      	ldr	r3, [r3, #0]
200014c0:	2b00      	cmp	r3, #0
200014c2:	d019      	beq.n	200014f8 <Timer1_IRQHandler+0x54>
        MSS_TIM1_load_immediate(root->time_left);
200014c4:	f24a 2310 	movw	r3, #41488	; 0xa210
200014c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014cc:	681b      	ldr	r3, [r3, #0]
200014ce:	685b      	ldr	r3, [r3, #4]
200014d0:	4618      	mov	r0, r3
200014d2:	f7ff ffb9 	bl	20001448 <MSS_TIM1_load_immediate>
        MSS_TIM1_start();
200014d6:	f7ff ffa9 	bl	2000142c <MSS_TIM1_start>
    }

    // call the timer handlers
    while (handlers) {
200014da:	e00d      	b.n	200014f8 <Timer1_IRQHandler+0x54>
        handlers->handler(handlers->arg);
200014dc:	683b      	ldr	r3, [r7, #0]
200014de:	681b      	ldr	r3, [r3, #0]
200014e0:	683a      	ldr	r2, [r7, #0]
200014e2:	6892      	ldr	r2, [r2, #8]
200014e4:	4610      	mov	r0, r2
200014e6:	4798      	blx	r3

        struct Handler* tmp = handlers;
200014e8:	683b      	ldr	r3, [r7, #0]
200014ea:	607b      	str	r3, [r7, #4]
        handlers = handlers->next;
200014ec:	683b      	ldr	r3, [r7, #0]
200014ee:	685b      	ldr	r3, [r3, #4]
200014f0:	603b      	str	r3, [r7, #0]

        free(tmp);
200014f2:	6878      	ldr	r0, [r7, #4]
200014f4:	f002 fb36 	bl	20003b64 <free>
        MSS_TIM1_load_immediate(root->time_left);
        MSS_TIM1_start();
    }

    // call the timer handlers
    while (handlers) {
200014f8:	683b      	ldr	r3, [r7, #0]
200014fa:	2b00      	cmp	r3, #0
200014fc:	d1ee      	bne.n	200014dc <Timer1_IRQHandler+0x38>
        struct Handler* tmp = handlers;
        handlers = handlers->next;

        free(tmp);
    }
}
200014fe:	f107 0708 	add.w	r7, r7, #8
20001502:	46bd      	mov	sp, r7
20001504:	bd80      	pop	{r7, pc}
20001506:	bf00      	nop

20001508 <start_hardware_timer>:

void start_hardware_timer() {
20001508:	b580      	push	{r7, lr}
2000150a:	af00      	add	r7, sp, #0

    MSS_TIM1_init(MSS_TIMER_ONE_SHOT_MODE);
2000150c:	f04f 0001 	mov.w	r0, #1
20001510:	f7ff ff4a 	bl	200013a8 <MSS_TIM1_init>
    MSS_TIM1_load_immediate(root->time_left);
20001514:	f24a 2310 	movw	r3, #41488	; 0xa210
20001518:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000151c:	681b      	ldr	r3, [r3, #0]
2000151e:	685b      	ldr	r3, [r3, #4]
20001520:	4618      	mov	r0, r3
20001522:	f7ff ff91 	bl	20001448 <MSS_TIM1_load_immediate>
    MSS_TIM1_start();
20001526:	f7ff ff81 	bl	2000142c <MSS_TIM1_start>
    MSS_TIM1_enable_irq();
2000152a:	f7ff ff9d 	bl	20001468 <MSS_TIM1_enable_irq>
}
2000152e:	bd80      	pop	{r7, pc}

20001530 <insert_timer>:

// put new timer in list maintaining order least time remaining to most
void insert_timer(struct Timer* newtimer) {
20001530:	b480      	push	{r7}
20001532:	b085      	sub	sp, #20
20001534:	af00      	add	r7, sp, #0
20001536:	6078      	str	r0, [r7, #4]
	DBG("inserting timer");
    // insert empty case
    if (root == NULL) {
20001538:	f24a 2310 	movw	r3, #41488	; 0xa210
2000153c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001540:	681b      	ldr	r3, [r3, #0]
20001542:	2b00      	cmp	r3, #0
20001544:	d106      	bne.n	20001554 <insert_timer+0x24>
        root = newtimer;
20001546:	f24a 2310 	movw	r3, #41488	; 0xa210
2000154a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000154e:	687a      	ldr	r2, [r7, #4]
20001550:	601a      	str	r2, [r3, #0]
        return;
20001552:	e033      	b.n	200015bc <insert_timer+0x8c>
    }

    // front insert case
    if (newtimer->time_left < root->time_left) {
20001554:	687b      	ldr	r3, [r7, #4]
20001556:	685a      	ldr	r2, [r3, #4]
20001558:	f24a 2310 	movw	r3, #41488	; 0xa210
2000155c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001560:	681b      	ldr	r3, [r3, #0]
20001562:	685b      	ldr	r3, [r3, #4]
20001564:	429a      	cmp	r2, r3
20001566:	d20d      	bcs.n	20001584 <insert_timer+0x54>
    	DBG("inserting timer at root");
        newtimer->next = root;
20001568:	f24a 2310 	movw	r3, #41488	; 0xa210
2000156c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001570:	681a      	ldr	r2, [r3, #0]
20001572:	687b      	ldr	r3, [r7, #4]
20001574:	611a      	str	r2, [r3, #16]
        root = newtimer;
20001576:	f24a 2310 	movw	r3, #41488	; 0xa210
2000157a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000157e:	687a      	ldr	r2, [r7, #4]
20001580:	601a      	str	r2, [r3, #0]
        return;
20001582:	e01b      	b.n	200015bc <insert_timer+0x8c>
    }

    struct Timer* pos = root;
20001584:	f24a 2310 	movw	r3, #41488	; 0xa210
20001588:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000158c:	681b      	ldr	r3, [r3, #0]
2000158e:	60fb      	str	r3, [r7, #12]

    // pos will be the "insert after" location list_t* pos = head;
    while (pos->next != NULL && pos->next->time_left < newtimer->time_left) {
20001590:	e002      	b.n	20001598 <insert_timer+0x68>
        DBG("inserting timer in middle of list");
    	pos = pos->next;
20001592:	68fb      	ldr	r3, [r7, #12]
20001594:	691b      	ldr	r3, [r3, #16]
20001596:	60fb      	str	r3, [r7, #12]
    }

    struct Timer* pos = root;

    // pos will be the "insert after" location list_t* pos = head;
    while (pos->next != NULL && pos->next->time_left < newtimer->time_left) {
20001598:	68fb      	ldr	r3, [r7, #12]
2000159a:	691b      	ldr	r3, [r3, #16]
2000159c:	2b00      	cmp	r3, #0
2000159e:	d006      	beq.n	200015ae <insert_timer+0x7e>
200015a0:	68fb      	ldr	r3, [r7, #12]
200015a2:	691b      	ldr	r3, [r3, #16]
200015a4:	685a      	ldr	r2, [r3, #4]
200015a6:	687b      	ldr	r3, [r7, #4]
200015a8:	685b      	ldr	r3, [r3, #4]
200015aa:	429a      	cmp	r2, r3
200015ac:	d3f1      	bcc.n	20001592 <insert_timer+0x62>
        DBG("inserting timer in middle of list");
    	pos = pos->next;
    }

    // insert after pos
    newtimer->next = pos->next;
200015ae:	68fb      	ldr	r3, [r7, #12]
200015b0:	691a      	ldr	r2, [r3, #16]
200015b2:	687b      	ldr	r3, [r7, #4]
200015b4:	611a      	str	r2, [r3, #16]
    pos->next = newtimer;
200015b6:	68fb      	ldr	r3, [r7, #12]
200015b8:	687a      	ldr	r2, [r7, #4]
200015ba:	611a      	str	r2, [r3, #16]
}
200015bc:	f107 0714 	add.w	r7, r7, #20
200015c0:	46bd      	mov	sp, r7
200015c2:	bc80      	pop	{r7}
200015c4:	4770      	bx	lr
200015c6:	bf00      	nop

200015c8 <add_timer>:

void add_timer(handler_t handler, void *arg, uint32_t period, uint32_t mode) {
200015c8:	b580      	push	{r7, lr}
200015ca:	b086      	sub	sp, #24
200015cc:	af00      	add	r7, sp, #0
200015ce:	60f8      	str	r0, [r7, #12]
200015d0:	60b9      	str	r1, [r7, #8]
200015d2:	607a      	str	r2, [r7, #4]
200015d4:	603b      	str	r3, [r7, #0]
    struct Timer* newtimer = malloc(sizeof(struct Timer));
200015d6:	f04f 0018 	mov.w	r0, #24
200015da:	f002 facb 	bl	20003b74 <malloc>
200015de:	4603      	mov	r3, r0
200015e0:	617b      	str	r3, [r7, #20]


    newtimer->handler = handler;
200015e2:	697b      	ldr	r3, [r7, #20]
200015e4:	68fa      	ldr	r2, [r7, #12]
200015e6:	601a      	str	r2, [r3, #0]
    newtimer->time_left = period;
200015e8:	697b      	ldr	r3, [r7, #20]
200015ea:	687a      	ldr	r2, [r7, #4]
200015ec:	605a      	str	r2, [r3, #4]
    newtimer->period = period;
200015ee:	697b      	ldr	r3, [r7, #20]
200015f0:	687a      	ldr	r2, [r7, #4]
200015f2:	609a      	str	r2, [r3, #8]
    newtimer->mode = mode;
200015f4:	697b      	ldr	r3, [r7, #20]
200015f6:	683a      	ldr	r2, [r7, #0]
200015f8:	60da      	str	r2, [r3, #12]
    newtimer->next = NULL;
200015fa:	697b      	ldr	r3, [r7, #20]
200015fc:	f04f 0200 	mov.w	r2, #0
20001600:	611a      	str	r2, [r3, #16]
    newtimer->arg = arg;
20001602:	697b      	ldr	r3, [r7, #20]
20001604:	68ba      	ldr	r2, [r7, #8]
20001606:	615a      	str	r2, [r3, #20]

    insert_timer(newtimer);
20001608:	6978      	ldr	r0, [r7, #20]
2000160a:	f7ff ff91 	bl	20001530 <insert_timer>
}
2000160e:	f107 0718 	add.w	r7, r7, #24
20001612:	46bd      	mov	sp, r7
20001614:	bd80      	pop	{r7, pc}
20001616:	bf00      	nop

20001618 <add_timer_single>:
	DBG("Adding periodic timer: %d", period);
    add_timer(handler, arg, period, PERIODIC);
}

// add a one shot timer to the linked list.
void add_timer_single(handler_t handler, void *arg, uint32_t period) {
20001618:	b580      	push	{r7, lr}
2000161a:	b084      	sub	sp, #16
2000161c:	af00      	add	r7, sp, #0
2000161e:	60f8      	str	r0, [r7, #12]
20001620:	60b9      	str	r1, [r7, #8]
20001622:	607a      	str	r2, [r7, #4]
    add_timer(handler, arg, period, ONE_SHOT);
20001624:	68f8      	ldr	r0, [r7, #12]
20001626:	68b9      	ldr	r1, [r7, #8]
20001628:	687a      	ldr	r2, [r7, #4]
2000162a:	f04f 0301 	mov.w	r3, #1
2000162e:	f7ff ffcb 	bl	200015c8 <add_timer>
}
20001632:	f107 0710 	add.w	r7, r7, #16
20001636:	46bd      	mov	sp, r7
20001638:	bd80      	pop	{r7, pc}
2000163a:	bf00      	nop

2000163c <set_clk>:

static uint32_t g_clk_hz;
void set_clk(uint32_t clk_hz){
2000163c:	b480      	push	{r7}
2000163e:	b083      	sub	sp, #12
20001640:	af00      	add	r7, sp, #0
20001642:	6078      	str	r0, [r7, #4]
	g_clk_hz = clk_hz;
20001644:	f24a 2314 	movw	r3, #41492	; 0xa214
20001648:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000164c:	687a      	ldr	r2, [r7, #4]
2000164e:	601a      	str	r2, [r3, #0]
}
20001650:	f107 070c 	add.w	r7, r7, #12
20001654:	46bd      	mov	sp, r7
20001656:	bc80      	pop	{r7}
20001658:	4770      	bx	lr
2000165a:	bf00      	nop

2000165c <to_ticks>:
uint32_t to_ticks(uint32_t dur_ms){
2000165c:	b480      	push	{r7}
2000165e:	b085      	sub	sp, #20
20001660:	af00      	add	r7, sp, #0
20001662:	6078      	str	r0, [r7, #4]
	uint32_t ticks = g_clk_hz/(MS_TO_S/dur_ms);
20001664:	f24a 2314 	movw	r3, #41492	; 0xa214
20001668:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000166c:	681a      	ldr	r2, [r3, #0]
2000166e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
20001672:	687b      	ldr	r3, [r7, #4]
20001674:	fbb1 f3f3 	udiv	r3, r1, r3
20001678:	fbb2 f3f3 	udiv	r3, r2, r3
2000167c:	60fb      	str	r3, [r7, #12]
	return ticks;
2000167e:	68fb      	ldr	r3, [r7, #12]
}
20001680:	4618      	mov	r0, r3
20001682:	f107 0714 	add.w	r7, r7, #20
20001686:	46bd      	mov	sp, r7
20001688:	bc80      	pop	{r7}
2000168a:	4770      	bx	lr

2000168c <update_timers>:

// update down count with elapsed time, call fnc if timer zero,
// update continuous timers with new down count
struct Handler* update_timers(void) {
2000168c:	b580      	push	{r7, lr}
2000168e:	b086      	sub	sp, #24
20001690:	af00      	add	r7, sp, #0
	DBG("updating timers");
    // first, update all the time_left fields
    struct Timer* node = root;
20001692:	f24a 2310 	movw	r3, #41488	; 0xa210
20001696:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000169a:	681b      	ldr	r3, [r3, #0]
2000169c:	603b      	str	r3, [r7, #0]
    uint32_t elapsed = root->time_left;
2000169e:	f24a 2310 	movw	r3, #41488	; 0xa210
200016a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200016a6:	681b      	ldr	r3, [r3, #0]
200016a8:	685b      	ldr	r3, [r3, #4]
200016aa:	607b      	str	r3, [r7, #4]

    while (node) {
200016ac:	e009      	b.n	200016c2 <update_timers+0x36>
        node->time_left -= elapsed;
200016ae:	683b      	ldr	r3, [r7, #0]
200016b0:	685a      	ldr	r2, [r3, #4]
200016b2:	687b      	ldr	r3, [r7, #4]
200016b4:	ebc3 0202 	rsb	r2, r3, r2
200016b8:	683b      	ldr	r3, [r7, #0]
200016ba:	605a      	str	r2, [r3, #4]
        node = node->next;
200016bc:	683b      	ldr	r3, [r7, #0]
200016be:	691b      	ldr	r3, [r3, #16]
200016c0:	603b      	str	r3, [r7, #0]
	DBG("updating timers");
    // first, update all the time_left fields
    struct Timer* node = root;
    uint32_t elapsed = root->time_left;

    while (node) {
200016c2:	683b      	ldr	r3, [r7, #0]
200016c4:	2b00      	cmp	r3, #0
200016c6:	d1f2      	bne.n	200016ae <update_timers+0x22>
        node->time_left -= elapsed;
        node = node->next;
    }

    struct Handler* handlers_root = NULL;
200016c8:	f04f 0300 	mov.w	r3, #0
200016cc:	60bb      	str	r3, [r7, #8]
    struct Handler* handlers_tail = NULL;
200016ce:	f04f 0300 	mov.w	r3, #0
200016d2:	60fb      	str	r3, [r7, #12]


    // second, deal with the zeroed timer
    while (root->time_left == 0) {
200016d4:	e042      	b.n	2000175c <update_timers+0xd0>

        // handlers list tail insert
        struct Handler* new_handler = malloc(sizeof(struct Handler));
200016d6:	f04f 000c 	mov.w	r0, #12
200016da:	f002 fa4b 	bl	20003b74 <malloc>
200016de:	4603      	mov	r3, r0
200016e0:	613b      	str	r3, [r7, #16]
        new_handler->handler = NULL;
200016e2:	693b      	ldr	r3, [r7, #16]
200016e4:	f04f 0200 	mov.w	r2, #0
200016e8:	601a      	str	r2, [r3, #0]
        new_handler->next = NULL;
200016ea:	693b      	ldr	r3, [r7, #16]
200016ec:	f04f 0200 	mov.w	r2, #0
200016f0:	605a      	str	r2, [r3, #4]

        if (handlers_root == NULL) {
200016f2:	68bb      	ldr	r3, [r7, #8]
200016f4:	2b00      	cmp	r3, #0
200016f6:	d104      	bne.n	20001702 <update_timers+0x76>
        	DBG("returining one handler");
            handlers_root = new_handler;
200016f8:	693b      	ldr	r3, [r7, #16]
200016fa:	60bb      	str	r3, [r7, #8]
            handlers_tail = new_handler;
200016fc:	693b      	ldr	r3, [r7, #16]
200016fe:	60fb      	str	r3, [r7, #12]
20001700:	e004      	b.n	2000170c <update_timers+0x80>
        }
        else {
        	DBG("returining multiple handlers");
            handlers_tail->next = new_handler;
20001702:	68fb      	ldr	r3, [r7, #12]
20001704:	693a      	ldr	r2, [r7, #16]
20001706:	605a      	str	r2, [r3, #4]
            handlers_tail = new_handler;
20001708:	693b      	ldr	r3, [r7, #16]
2000170a:	60fb      	str	r3, [r7, #12]
        }
        // list is set, now just use new_handler


        // deal with the front timer in that list
        struct Timer* head = root;
2000170c:	f24a 2310 	movw	r3, #41488	; 0xa210
20001710:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001714:	681b      	ldr	r3, [r3, #0]
20001716:	617b      	str	r3, [r7, #20]
        root = head->next;
20001718:	697b      	ldr	r3, [r7, #20]
2000171a:	691a      	ldr	r2, [r3, #16]
2000171c:	f24a 2310 	movw	r3, #41488	; 0xa210
20001720:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001724:	601a      	str	r2, [r3, #0]

        new_handler->handler = head->handler;
20001726:	697b      	ldr	r3, [r7, #20]
20001728:	681a      	ldr	r2, [r3, #0]
2000172a:	693b      	ldr	r3, [r7, #16]
2000172c:	601a      	str	r2, [r3, #0]
        new_handler->arg = head->arg;
2000172e:	697b      	ldr	r3, [r7, #20]
20001730:	695a      	ldr	r2, [r3, #20]
20001732:	693b      	ldr	r3, [r7, #16]
20001734:	609a      	str	r2, [r3, #8]
        if (head->mode == ONE_SHOT) {
20001736:	697b      	ldr	r3, [r7, #20]
20001738:	68db      	ldr	r3, [r3, #12]
2000173a:	2b01      	cmp	r3, #1
2000173c:	d103      	bne.n	20001746 <update_timers+0xba>
            free(head);
2000173e:	6978      	ldr	r0, [r7, #20]
20001740:	f002 fa10 	bl	20003b64 <free>
20001744:	e00a      	b.n	2000175c <update_timers+0xd0>
        }

        else {
            head->time_left = head->period;
20001746:	697b      	ldr	r3, [r7, #20]
20001748:	689a      	ldr	r2, [r3, #8]
2000174a:	697b      	ldr	r3, [r7, #20]
2000174c:	605a      	str	r2, [r3, #4]
            head->next = NULL;
2000174e:	697b      	ldr	r3, [r7, #20]
20001750:	f04f 0200 	mov.w	r2, #0
20001754:	611a      	str	r2, [r3, #16]
            insert_timer(head);
20001756:	6978      	ldr	r0, [r7, #20]
20001758:	f7ff feea 	bl	20001530 <insert_timer>
    struct Handler* handlers_root = NULL;
    struct Handler* handlers_tail = NULL;


    // second, deal with the zeroed timer
    while (root->time_left == 0) {
2000175c:	f24a 2310 	movw	r3, #41488	; 0xa210
20001760:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001764:	681b      	ldr	r3, [r3, #0]
20001766:	685b      	ldr	r3, [r3, #4]
20001768:	2b00      	cmp	r3, #0
2000176a:	d0b4      	beq.n	200016d6 <update_timers+0x4a>
            head->next = NULL;
            insert_timer(head);
        }
    }

    return handlers_root;
2000176c:	68bb      	ldr	r3, [r7, #8]
}
2000176e:	4618      	mov	r0, r3
20001770:	f107 0718 	add.w	r7, r7, #24
20001774:	46bd      	mov	sp, r7
20001776:	bd80      	pop	{r7, pc}

20001778 <_end_delay_timer>:

// dumb delay timer callback lock
uint8_t delay_timer_lock;
void _end_delay_timer(void* null_arg) {
20001778:	b480      	push	{r7}
2000177a:	b083      	sub	sp, #12
2000177c:	af00      	add	r7, sp, #0
2000177e:	6078      	str	r0, [r7, #4]
	DBG("unlocking");
	delay_timer_lock = 0;
20001780:	f24a 2359 	movw	r3, #41561	; 0xa259
20001784:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001788:	f04f 0200 	mov.w	r2, #0
2000178c:	701a      	strb	r2, [r3, #0]
}
2000178e:	f107 070c 	add.w	r7, r7, #12
20001792:	46bd      	mov	sp, r7
20001794:	bc80      	pop	{r7}
20001796:	4770      	bx	lr

20001798 <use_me_carefully_ms_delay_timer>:

void use_me_carefully_ms_delay_timer(uint32_t ms) {
20001798:	b580      	push	{r7, lr}
2000179a:	b082      	sub	sp, #8
2000179c:	af00      	add	r7, sp, #0
2000179e:	6078      	str	r0, [r7, #4]

	delay_timer_lock = 1;
200017a0:	f24a 2359 	movw	r3, #41561	; 0xa259
200017a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200017a8:	f04f 0201 	mov.w	r2, #1
200017ac:	701a      	strb	r2, [r3, #0]
	DBG("delaying for %d", ms);
	// start hardware timer with _end_timer callback
	add_timer_single((handler_t)_end_delay_timer, NULL, to_ticks(ms));
200017ae:	6878      	ldr	r0, [r7, #4]
200017b0:	f7ff ff54 	bl	2000165c <to_ticks>
200017b4:	4603      	mov	r3, r0
200017b6:	f241 7079 	movw	r0, #6009	; 0x1779
200017ba:	f2c2 0000 	movt	r0, #8192	; 0x2000
200017be:	f04f 0100 	mov.w	r1, #0
200017c2:	461a      	mov	r2, r3
200017c4:	f7ff ff28 	bl	20001618 <add_timer_single>
	start_hardware_timer();
200017c8:	f7ff fe9e 	bl	20001508 <start_hardware_timer>
	while (delay_timer_lock) {}
200017cc:	f24a 2359 	movw	r3, #41561	; 0xa259
200017d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200017d4:	781b      	ldrb	r3, [r3, #0]
200017d6:	2b00      	cmp	r3, #0
200017d8:	d1f8      	bne.n	200017cc <use_me_carefully_ms_delay_timer+0x34>
}
200017da:	f107 0708 	add.w	r7, r7, #8
200017de:	46bd      	mov	sp, r7
200017e0:	bd80      	pop	{r7, pc}
200017e2:	bf00      	nop

200017e4 <_close>:

/*==============================================================================
 * Close a file.
 */
int _close(int file)
{
200017e4:	b480      	push	{r7}
200017e6:	b083      	sub	sp, #12
200017e8:	af00      	add	r7, sp, #0
200017ea:	6078      	str	r0, [r7, #4]
    return -1;
200017ec:	f04f 33ff 	mov.w	r3, #4294967295
}
200017f0:	4618      	mov	r0, r3
200017f2:	f107 070c 	add.w	r7, r7, #12
200017f6:	46bd      	mov	sp, r7
200017f8:	bc80      	pop	{r7}
200017fa:	4770      	bx	lr

200017fc <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
200017fc:	b480      	push	{r7}
200017fe:	b083      	sub	sp, #12
20001800:	af00      	add	r7, sp, #0
20001802:	6078      	str	r0, [r7, #4]
20001804:	e7fe      	b.n	20001804 <_exit+0x8>
20001806:	bf00      	nop

20001808 <_fstat>:

/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
20001808:	b480      	push	{r7}
2000180a:	b083      	sub	sp, #12
2000180c:	af00      	add	r7, sp, #0
2000180e:	6078      	str	r0, [r7, #4]
20001810:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
20001812:	683b      	ldr	r3, [r7, #0]
20001814:	f44f 5200 	mov.w	r2, #8192	; 0x2000
20001818:	605a      	str	r2, [r3, #4]
    return 0;
2000181a:	f04f 0300 	mov.w	r3, #0
}
2000181e:	4618      	mov	r0, r3
20001820:	f107 070c 	add.w	r7, r7, #12
20001824:	46bd      	mov	sp, r7
20001826:	bc80      	pop	{r7}
20001828:	4770      	bx	lr
2000182a:	bf00      	nop

2000182c <_isatty>:

/*==============================================================================
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
2000182c:	b480      	push	{r7}
2000182e:	b083      	sub	sp, #12
20001830:	af00      	add	r7, sp, #0
20001832:	6078      	str	r0, [r7, #4]
    return 1;
20001834:	f04f 0301 	mov.w	r3, #1
}
20001838:	4618      	mov	r0, r3
2000183a:	f107 070c 	add.w	r7, r7, #12
2000183e:	46bd      	mov	sp, r7
20001840:	bc80      	pop	{r7}
20001842:	4770      	bx	lr

20001844 <_lseek>:

/*==============================================================================
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
20001844:	b480      	push	{r7}
20001846:	b085      	sub	sp, #20
20001848:	af00      	add	r7, sp, #0
2000184a:	60f8      	str	r0, [r7, #12]
2000184c:	60b9      	str	r1, [r7, #8]
2000184e:	607a      	str	r2, [r7, #4]
    return 0;
20001850:	f04f 0300 	mov.w	r3, #0
}
20001854:	4618      	mov	r0, r3
20001856:	f107 0714 	add.w	r7, r7, #20
2000185a:	46bd      	mov	sp, r7
2000185c:	bc80      	pop	{r7}
2000185e:	4770      	bx	lr

20001860 <_read>:

/*==============================================================================
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
20001860:	b480      	push	{r7}
20001862:	b085      	sub	sp, #20
20001864:	af00      	add	r7, sp, #0
20001866:	60f8      	str	r0, [r7, #12]
20001868:	60b9      	str	r1, [r7, #8]
2000186a:	607a      	str	r2, [r7, #4]
    return 0;
2000186c:	f04f 0300 	mov.w	r3, #0
}
20001870:	4618      	mov	r0, r3
20001872:	f107 0714 	add.w	r7, r7, #20
20001876:	46bd      	mov	sp, r7
20001878:	bc80      	pop	{r7}
2000187a:	4770      	bx	lr

2000187c <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
2000187c:	b580      	push	{r7, lr}
2000187e:	b084      	sub	sp, #16
20001880:	af00      	add	r7, sp, #0
20001882:	60f8      	str	r0, [r7, #12]
20001884:	60b9      	str	r1, [r7, #8]
20001886:	607a      	str	r2, [r7, #4]
20001888:	603b      	str	r3, [r7, #0]
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
2000188a:	f24a 2318 	movw	r3, #41496	; 0xa218
2000188e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001892:	681b      	ldr	r3, [r3, #0]
20001894:	2b00      	cmp	r3, #0
20001896:	d110      	bne.n	200018ba <_write_r+0x3e>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
20001898:	f24a 2084 	movw	r0, #41604	; 0xa284
2000189c:	f2c2 0000 	movt	r0, #8192	; 0x2000
200018a0:	f44f 4161 	mov.w	r1, #57600	; 0xe100
200018a4:	f04f 0203 	mov.w	r2, #3
200018a8:	f000 f87e 	bl	200019a8 <MSS_UART_init>
        g_stdio_uart_init_done = 1;
200018ac:	f24a 2318 	movw	r3, #41496	; 0xa218
200018b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200018b4:	f04f 0201 	mov.w	r2, #1
200018b8:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
200018ba:	683b      	ldr	r3, [r7, #0]
200018bc:	f24a 2084 	movw	r0, #41604	; 0xa284
200018c0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200018c4:	6879      	ldr	r1, [r7, #4]
200018c6:	461a      	mov	r2, r3
200018c8:	f000 f970 	bl	20001bac <MSS_UART_polled_tx>
    
    return len;
200018cc:	683b      	ldr	r3, [r7, #0]
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
200018ce:	4618      	mov	r0, r3
200018d0:	f107 0710 	add.w	r7, r7, #16
200018d4:	46bd      	mov	sp, r7
200018d6:	bd80      	pop	{r7, pc}

200018d8 <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
200018d8:	b580      	push	{r7, lr}
200018da:	b084      	sub	sp, #16
200018dc:	af00      	add	r7, sp, #0
200018de:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
200018e0:	f24a 231c 	movw	r3, #41500	; 0xa21c
200018e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200018e8:	681b      	ldr	r3, [r3, #0]
200018ea:	2b00      	cmp	r3, #0
200018ec:	d108      	bne.n	20001900 <_sbrk+0x28>
    {
      heap_end = &_end;
200018ee:	f24a 231c 	movw	r3, #41500	; 0xa21c
200018f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200018f6:	f24a 32b8 	movw	r2, #41912	; 0xa3b8
200018fa:	f2c2 0200 	movt	r2, #8192	; 0x2000
200018fe:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
20001900:	f24a 231c 	movw	r3, #41500	; 0xa21c
20001904:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001908:	681b      	ldr	r3, [r3, #0]
2000190a:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
2000190c:	f3ef 8308 	mrs	r3, MSP
20001910:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
20001912:	f24a 231c 	movw	r3, #41500	; 0xa21c
20001916:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000191a:	681a      	ldr	r2, [r3, #0]
2000191c:	687b      	ldr	r3, [r7, #4]
2000191e:	441a      	add	r2, r3
20001920:	68fb      	ldr	r3, [r7, #12]
20001922:	429a      	cmp	r2, r3
20001924:	d90f      	bls.n	20001946 <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
20001926:	f04f 0000 	mov.w	r0, #0
2000192a:	f04f 0101 	mov.w	r1, #1
2000192e:	f649 1228 	movw	r2, #39208	; 0x9928
20001932:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001936:	f04f 0319 	mov.w	r3, #25
2000193a:	f7ff ff9f 	bl	2000187c <_write_r>
      _exit (1);
2000193e:	f04f 0001 	mov.w	r0, #1
20001942:	f7ff ff5b 	bl	200017fc <_exit>
    }
  
    heap_end += incr;
20001946:	f24a 231c 	movw	r3, #41500	; 0xa21c
2000194a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000194e:	681a      	ldr	r2, [r3, #0]
20001950:	687b      	ldr	r3, [r7, #4]
20001952:	441a      	add	r2, r3
20001954:	f24a 231c 	movw	r3, #41500	; 0xa21c
20001958:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000195c:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
2000195e:	68bb      	ldr	r3, [r7, #8]
}
20001960:	4618      	mov	r0, r3
20001962:	f107 0710 	add.w	r7, r7, #16
20001966:	46bd      	mov	sp, r7
20001968:	bd80      	pop	{r7, pc}
2000196a:	bf00      	nop

2000196c <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
2000196c:	b480      	push	{r7}
2000196e:	b083      	sub	sp, #12
20001970:	af00      	add	r7, sp, #0
20001972:	4603      	mov	r3, r0
20001974:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001976:	f24e 1300 	movw	r3, #57600	; 0xe100
2000197a:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000197e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20001982:	ea4f 1252 	mov.w	r2, r2, lsr #5
20001986:	88f9      	ldrh	r1, [r7, #6]
20001988:	f001 011f 	and.w	r1, r1, #31
2000198c:	f04f 0001 	mov.w	r0, #1
20001990:	fa00 f101 	lsl.w	r1, r0, r1
20001994:	f102 0260 	add.w	r2, r2, #96	; 0x60
20001998:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
2000199c:	f107 070c 	add.w	r7, r7, #12
200019a0:	46bd      	mov	sp, r7
200019a2:	bc80      	pop	{r7}
200019a4:	4770      	bx	lr
200019a6:	bf00      	nop

200019a8 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
200019a8:	b580      	push	{r7, lr}
200019aa:	b088      	sub	sp, #32
200019ac:	af00      	add	r7, sp, #0
200019ae:	60f8      	str	r0, [r7, #12]
200019b0:	60b9      	str	r1, [r7, #8]
200019b2:	4613      	mov	r3, r2
200019b4:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
200019b6:	f04f 0301 	mov.w	r3, #1
200019ba:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
200019bc:	f04f 0300 	mov.w	r3, #0
200019c0:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200019c2:	68fa      	ldr	r2, [r7, #12]
200019c4:	f24a 2384 	movw	r3, #41604	; 0xa284
200019c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200019cc:	429a      	cmp	r2, r3
200019ce:	d007      	beq.n	200019e0 <MSS_UART_init+0x38>
200019d0:	68fa      	ldr	r2, [r7, #12]
200019d2:	f24a 235c 	movw	r3, #41564	; 0xa25c
200019d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200019da:	429a      	cmp	r2, r3
200019dc:	d000      	beq.n	200019e0 <MSS_UART_init+0x38>
200019de:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
200019e0:	68bb      	ldr	r3, [r7, #8]
200019e2:	2b00      	cmp	r3, #0
200019e4:	d100      	bne.n	200019e8 <MSS_UART_init+0x40>
200019e6:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
200019e8:	f001 f8e6 	bl	20002bb8 <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
200019ec:	68fa      	ldr	r2, [r7, #12]
200019ee:	f24a 2384 	movw	r3, #41604	; 0xa284
200019f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200019f6:	429a      	cmp	r2, r3
200019f8:	d12e      	bne.n	20001a58 <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
200019fa:	68fb      	ldr	r3, [r7, #12]
200019fc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
20001a00:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
20001a02:	68fb      	ldr	r3, [r7, #12]
20001a04:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
20001a08:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
20001a0a:	68fb      	ldr	r3, [r7, #12]
20001a0c:	f04f 020a 	mov.w	r2, #10
20001a10:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
20001a12:	f649 43a4 	movw	r3, #40100	; 0x9ca4
20001a16:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a1a:	681b      	ldr	r3, [r3, #0]
20001a1c:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
20001a1e:	f242 0300 	movw	r3, #8192	; 0x2000
20001a22:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001a26:	f242 0200 	movw	r2, #8192	; 0x2000
20001a2a:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001a2e:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001a30:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20001a34:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
20001a36:	f04f 000a 	mov.w	r0, #10
20001a3a:	f7ff ff97 	bl	2000196c <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
20001a3e:	f242 0300 	movw	r3, #8192	; 0x2000
20001a42:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001a46:	f242 0200 	movw	r2, #8192	; 0x2000
20001a4a:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001a4e:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001a50:	f022 0280 	bic.w	r2, r2, #128	; 0x80
20001a54:	631a      	str	r2, [r3, #48]	; 0x30
20001a56:	e031      	b.n	20001abc <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
20001a58:	68fa      	ldr	r2, [r7, #12]
20001a5a:	f240 0300 	movw	r3, #0
20001a5e:	f2c4 0301 	movt	r3, #16385	; 0x4001
20001a62:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
20001a64:	68fa      	ldr	r2, [r7, #12]
20001a66:	f240 0300 	movw	r3, #0
20001a6a:	f2c4 2320 	movt	r3, #16928	; 0x4220
20001a6e:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
20001a70:	68fb      	ldr	r3, [r7, #12]
20001a72:	f04f 020b 	mov.w	r2, #11
20001a76:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
20001a78:	f649 43a8 	movw	r3, #40104	; 0x9ca8
20001a7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a80:	681b      	ldr	r3, [r3, #0]
20001a82:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
20001a84:	f242 0300 	movw	r3, #8192	; 0x2000
20001a88:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001a8c:	f242 0200 	movw	r2, #8192	; 0x2000
20001a90:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001a94:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001a96:	f442 7280 	orr.w	r2, r2, #256	; 0x100
20001a9a:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
20001a9c:	f04f 000b 	mov.w	r0, #11
20001aa0:	f7ff ff64 	bl	2000196c <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
20001aa4:	f242 0300 	movw	r3, #8192	; 0x2000
20001aa8:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001aac:	f242 0200 	movw	r2, #8192	; 0x2000
20001ab0:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001ab4:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001ab6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
20001aba:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
20001abc:	68fb      	ldr	r3, [r7, #12]
20001abe:	681b      	ldr	r3, [r3, #0]
20001ac0:	f04f 0200 	mov.w	r2, #0
20001ac4:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
20001ac6:	68bb      	ldr	r3, [r7, #8]
20001ac8:	2b00      	cmp	r3, #0
20001aca:	d021      	beq.n	20001b10 <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
20001acc:	69ba      	ldr	r2, [r7, #24]
20001ace:	68bb      	ldr	r3, [r7, #8]
20001ad0:	fbb2 f3f3 	udiv	r3, r2, r3
20001ad4:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
20001ad6:	69fb      	ldr	r3, [r7, #28]
20001ad8:	f003 0308 	and.w	r3, r3, #8
20001adc:	2b00      	cmp	r3, #0
20001ade:	d006      	beq.n	20001aee <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
20001ae0:	69fb      	ldr	r3, [r7, #28]
20001ae2:	ea4f 1313 	mov.w	r3, r3, lsr #4
20001ae6:	f103 0301 	add.w	r3, r3, #1
20001aea:	61fb      	str	r3, [r7, #28]
20001aec:	e003      	b.n	20001af6 <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
20001aee:	69fb      	ldr	r3, [r7, #28]
20001af0:	ea4f 1313 	mov.w	r3, r3, lsr #4
20001af4:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
20001af6:	69fa      	ldr	r2, [r7, #28]
20001af8:	f64f 73ff 	movw	r3, #65535	; 0xffff
20001afc:	429a      	cmp	r2, r3
20001afe:	d900      	bls.n	20001b02 <MSS_UART_init+0x15a>
20001b00:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
20001b02:	69fa      	ldr	r2, [r7, #28]
20001b04:	f64f 73ff 	movw	r3, #65535	; 0xffff
20001b08:	429a      	cmp	r2, r3
20001b0a:	d801      	bhi.n	20001b10 <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
20001b0c:	69fb      	ldr	r3, [r7, #28]
20001b0e:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
20001b10:	68fb      	ldr	r3, [r7, #12]
20001b12:	685b      	ldr	r3, [r3, #4]
20001b14:	f04f 0201 	mov.w	r2, #1
20001b18:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
20001b1c:	68fb      	ldr	r3, [r7, #12]
20001b1e:	681b      	ldr	r3, [r3, #0]
20001b20:	8afa      	ldrh	r2, [r7, #22]
20001b22:	ea4f 2212 	mov.w	r2, r2, lsr #8
20001b26:	b292      	uxth	r2, r2
20001b28:	b2d2      	uxtb	r2, r2
20001b2a:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
20001b2c:	68fb      	ldr	r3, [r7, #12]
20001b2e:	681b      	ldr	r3, [r3, #0]
20001b30:	8afa      	ldrh	r2, [r7, #22]
20001b32:	b2d2      	uxtb	r2, r2
20001b34:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
20001b36:	68fb      	ldr	r3, [r7, #12]
20001b38:	685b      	ldr	r3, [r3, #4]
20001b3a:	f04f 0200 	mov.w	r2, #0
20001b3e:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
20001b42:	68fb      	ldr	r3, [r7, #12]
20001b44:	681b      	ldr	r3, [r3, #0]
20001b46:	79fa      	ldrb	r2, [r7, #7]
20001b48:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
20001b4a:	68fb      	ldr	r3, [r7, #12]
20001b4c:	681b      	ldr	r3, [r3, #0]
20001b4e:	f04f 020e 	mov.w	r2, #14
20001b52:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
20001b54:	68fb      	ldr	r3, [r7, #12]
20001b56:	685b      	ldr	r3, [r3, #4]
20001b58:	f04f 0200 	mov.w	r2, #0
20001b5c:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
20001b60:	68fb      	ldr	r3, [r7, #12]
20001b62:	f04f 0200 	mov.w	r2, #0
20001b66:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
20001b68:	68fb      	ldr	r3, [r7, #12]
20001b6a:	f04f 0200 	mov.w	r2, #0
20001b6e:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
20001b70:	68fb      	ldr	r3, [r7, #12]
20001b72:	f04f 0200 	mov.w	r2, #0
20001b76:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
20001b78:	68fb      	ldr	r3, [r7, #12]
20001b7a:	f04f 0200 	mov.w	r2, #0
20001b7e:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
20001b80:	68fa      	ldr	r2, [r7, #12]
20001b82:	f641 53ad 	movw	r3, #7597	; 0x1dad
20001b86:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b8a:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
20001b8c:	68fb      	ldr	r3, [r7, #12]
20001b8e:	f04f 0200 	mov.w	r2, #0
20001b92:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
20001b94:	68fb      	ldr	r3, [r7, #12]
20001b96:	f04f 0200 	mov.w	r2, #0
20001b9a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
20001b9c:	68fb      	ldr	r3, [r7, #12]
20001b9e:	f04f 0200 	mov.w	r2, #0
20001ba2:	729a      	strb	r2, [r3, #10]
}
20001ba4:	f107 0720 	add.w	r7, r7, #32
20001ba8:	46bd      	mov	sp, r7
20001baa:	bd80      	pop	{r7, pc}

20001bac <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
20001bac:	b480      	push	{r7}
20001bae:	b089      	sub	sp, #36	; 0x24
20001bb0:	af00      	add	r7, sp, #0
20001bb2:	60f8      	str	r0, [r7, #12]
20001bb4:	60b9      	str	r1, [r7, #8]
20001bb6:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
20001bb8:	f04f 0300 	mov.w	r3, #0
20001bbc:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001bbe:	68fa      	ldr	r2, [r7, #12]
20001bc0:	f24a 2384 	movw	r3, #41604	; 0xa284
20001bc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001bc8:	429a      	cmp	r2, r3
20001bca:	d007      	beq.n	20001bdc <MSS_UART_polled_tx+0x30>
20001bcc:	68fa      	ldr	r2, [r7, #12]
20001bce:	f24a 235c 	movw	r3, #41564	; 0xa25c
20001bd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001bd6:	429a      	cmp	r2, r3
20001bd8:	d000      	beq.n	20001bdc <MSS_UART_polled_tx+0x30>
20001bda:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
20001bdc:	68bb      	ldr	r3, [r7, #8]
20001bde:	2b00      	cmp	r3, #0
20001be0:	d100      	bne.n	20001be4 <MSS_UART_polled_tx+0x38>
20001be2:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
20001be4:	687b      	ldr	r3, [r7, #4]
20001be6:	2b00      	cmp	r3, #0
20001be8:	d100      	bne.n	20001bec <MSS_UART_polled_tx+0x40>
20001bea:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001bec:	68fa      	ldr	r2, [r7, #12]
20001bee:	f24a 2384 	movw	r3, #41604	; 0xa284
20001bf2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001bf6:	429a      	cmp	r2, r3
20001bf8:	d006      	beq.n	20001c08 <MSS_UART_polled_tx+0x5c>
20001bfa:	68fa      	ldr	r2, [r7, #12]
20001bfc:	f24a 235c 	movw	r3, #41564	; 0xa25c
20001c00:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c04:	429a      	cmp	r2, r3
20001c06:	d13d      	bne.n	20001c84 <MSS_UART_polled_tx+0xd8>
20001c08:	68bb      	ldr	r3, [r7, #8]
20001c0a:	2b00      	cmp	r3, #0
20001c0c:	d03a      	beq.n	20001c84 <MSS_UART_polled_tx+0xd8>
20001c0e:	687b      	ldr	r3, [r7, #4]
20001c10:	2b00      	cmp	r3, #0
20001c12:	d037      	beq.n	20001c84 <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
20001c14:	68fb      	ldr	r3, [r7, #12]
20001c16:	681b      	ldr	r3, [r3, #0]
20001c18:	7d1b      	ldrb	r3, [r3, #20]
20001c1a:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
20001c1c:	68fb      	ldr	r3, [r7, #12]
20001c1e:	7a9a      	ldrb	r2, [r3, #10]
20001c20:	7efb      	ldrb	r3, [r7, #27]
20001c22:	ea42 0303 	orr.w	r3, r2, r3
20001c26:	b2da      	uxtb	r2, r3
20001c28:	68fb      	ldr	r3, [r7, #12]
20001c2a:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
20001c2c:	7efb      	ldrb	r3, [r7, #27]
20001c2e:	f003 0320 	and.w	r3, r3, #32
20001c32:	2b00      	cmp	r3, #0
20001c34:	d023      	beq.n	20001c7e <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
20001c36:	f04f 0310 	mov.w	r3, #16
20001c3a:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
20001c3c:	687b      	ldr	r3, [r7, #4]
20001c3e:	2b0f      	cmp	r3, #15
20001c40:	d801      	bhi.n	20001c46 <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
20001c42:	687b      	ldr	r3, [r7, #4]
20001c44:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20001c46:	f04f 0300 	mov.w	r3, #0
20001c4a:	617b      	str	r3, [r7, #20]
20001c4c:	e00e      	b.n	20001c6c <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
20001c4e:	68fb      	ldr	r3, [r7, #12]
20001c50:	681b      	ldr	r3, [r3, #0]
20001c52:	68b9      	ldr	r1, [r7, #8]
20001c54:	693a      	ldr	r2, [r7, #16]
20001c56:	440a      	add	r2, r1
20001c58:	7812      	ldrb	r2, [r2, #0]
20001c5a:	701a      	strb	r2, [r3, #0]
20001c5c:	693b      	ldr	r3, [r7, #16]
20001c5e:	f103 0301 	add.w	r3, r3, #1
20001c62:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20001c64:	697b      	ldr	r3, [r7, #20]
20001c66:	f103 0301 	add.w	r3, r3, #1
20001c6a:	617b      	str	r3, [r7, #20]
20001c6c:	697a      	ldr	r2, [r7, #20]
20001c6e:	69fb      	ldr	r3, [r7, #28]
20001c70:	429a      	cmp	r2, r3
20001c72:	d3ec      	bcc.n	20001c4e <MSS_UART_polled_tx+0xa2>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
20001c74:	687a      	ldr	r2, [r7, #4]
20001c76:	697b      	ldr	r3, [r7, #20]
20001c78:	ebc3 0302 	rsb	r3, r3, r2
20001c7c:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
20001c7e:	687b      	ldr	r3, [r7, #4]
20001c80:	2b00      	cmp	r3, #0
20001c82:	d1c7      	bne.n	20001c14 <MSS_UART_polled_tx+0x68>
    }
}
20001c84:	f107 0724 	add.w	r7, r7, #36	; 0x24
20001c88:	46bd      	mov	sp, r7
20001c8a:	bc80      	pop	{r7}
20001c8c:	4770      	bx	lr
20001c8e:	bf00      	nop

20001c90 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
20001c90:	b580      	push	{r7, lr}
20001c92:	b084      	sub	sp, #16
20001c94:	af00      	add	r7, sp, #0
20001c96:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001c98:	687a      	ldr	r2, [r7, #4]
20001c9a:	f24a 2384 	movw	r3, #41604	; 0xa284
20001c9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ca2:	429a      	cmp	r2, r3
20001ca4:	d007      	beq.n	20001cb6 <MSS_UART_isr+0x26>
20001ca6:	687a      	ldr	r2, [r7, #4]
20001ca8:	f24a 235c 	movw	r3, #41564	; 0xa25c
20001cac:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001cb0:	429a      	cmp	r2, r3
20001cb2:	d000      	beq.n	20001cb6 <MSS_UART_isr+0x26>
20001cb4:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
20001cb6:	687a      	ldr	r2, [r7, #4]
20001cb8:	f24a 2384 	movw	r3, #41604	; 0xa284
20001cbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001cc0:	429a      	cmp	r2, r3
20001cc2:	d006      	beq.n	20001cd2 <MSS_UART_isr+0x42>
20001cc4:	687a      	ldr	r2, [r7, #4]
20001cc6:	f24a 235c 	movw	r3, #41564	; 0xa25c
20001cca:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001cce:	429a      	cmp	r2, r3
20001cd0:	d167      	bne.n	20001da2 <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
20001cd2:	687b      	ldr	r3, [r7, #4]
20001cd4:	681b      	ldr	r3, [r3, #0]
20001cd6:	7a1b      	ldrb	r3, [r3, #8]
20001cd8:	b2db      	uxtb	r3, r3
20001cda:	f003 030f 	and.w	r3, r3, #15
20001cde:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
20001ce0:	7bfb      	ldrb	r3, [r7, #15]
20001ce2:	2b0c      	cmp	r3, #12
20001ce4:	d854      	bhi.n	20001d90 <MSS_UART_isr+0x100>
20001ce6:	a201      	add	r2, pc, #4	; (adr r2, 20001cec <MSS_UART_isr+0x5c>)
20001ce8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20001cec:	20001d21 	.word	0x20001d21
20001cf0:	20001d91 	.word	0x20001d91
20001cf4:	20001d3d 	.word	0x20001d3d
20001cf8:	20001d91 	.word	0x20001d91
20001cfc:	20001d59 	.word	0x20001d59
20001d00:	20001d91 	.word	0x20001d91
20001d04:	20001d75 	.word	0x20001d75
20001d08:	20001d91 	.word	0x20001d91
20001d0c:	20001d91 	.word	0x20001d91
20001d10:	20001d91 	.word	0x20001d91
20001d14:	20001d91 	.word	0x20001d91
20001d18:	20001d91 	.word	0x20001d91
20001d1c:	20001d59 	.word	0x20001d59
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
20001d20:	687b      	ldr	r3, [r7, #4]
20001d22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20001d24:	2b00      	cmp	r3, #0
20001d26:	d100      	bne.n	20001d2a <MSS_UART_isr+0x9a>
20001d28:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
20001d2a:	687b      	ldr	r3, [r7, #4]
20001d2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20001d2e:	2b00      	cmp	r3, #0
20001d30:	d030      	beq.n	20001d94 <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
20001d32:	687b      	ldr	r3, [r7, #4]
20001d34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20001d36:	6878      	ldr	r0, [r7, #4]
20001d38:	4798      	blx	r3
                }
            }
            break;
20001d3a:	e032      	b.n	20001da2 <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
20001d3c:	687b      	ldr	r3, [r7, #4]
20001d3e:	6a1b      	ldr	r3, [r3, #32]
20001d40:	2b00      	cmp	r3, #0
20001d42:	d100      	bne.n	20001d46 <MSS_UART_isr+0xb6>
20001d44:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
20001d46:	687b      	ldr	r3, [r7, #4]
20001d48:	6a1b      	ldr	r3, [r3, #32]
20001d4a:	2b00      	cmp	r3, #0
20001d4c:	d024      	beq.n	20001d98 <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
20001d4e:	687b      	ldr	r3, [r7, #4]
20001d50:	6a1b      	ldr	r3, [r3, #32]
20001d52:	6878      	ldr	r0, [r7, #4]
20001d54:	4798      	blx	r3
                }
            }
            break;
20001d56:	e024      	b.n	20001da2 <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
20001d58:	687b      	ldr	r3, [r7, #4]
20001d5a:	69db      	ldr	r3, [r3, #28]
20001d5c:	2b00      	cmp	r3, #0
20001d5e:	d100      	bne.n	20001d62 <MSS_UART_isr+0xd2>
20001d60:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
20001d62:	687b      	ldr	r3, [r7, #4]
20001d64:	69db      	ldr	r3, [r3, #28]
20001d66:	2b00      	cmp	r3, #0
20001d68:	d018      	beq.n	20001d9c <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
20001d6a:	687b      	ldr	r3, [r7, #4]
20001d6c:	69db      	ldr	r3, [r3, #28]
20001d6e:	6878      	ldr	r0, [r7, #4]
20001d70:	4798      	blx	r3
                }
            }
            break;
20001d72:	e016      	b.n	20001da2 <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
20001d74:	687b      	ldr	r3, [r7, #4]
20001d76:	699b      	ldr	r3, [r3, #24]
20001d78:	2b00      	cmp	r3, #0
20001d7a:	d100      	bne.n	20001d7e <MSS_UART_isr+0xee>
20001d7c:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
20001d7e:	687b      	ldr	r3, [r7, #4]
20001d80:	699b      	ldr	r3, [r3, #24]
20001d82:	2b00      	cmp	r3, #0
20001d84:	d00c      	beq.n	20001da0 <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
20001d86:	687b      	ldr	r3, [r7, #4]
20001d88:	699b      	ldr	r3, [r3, #24]
20001d8a:	6878      	ldr	r0, [r7, #4]
20001d8c:	4798      	blx	r3
                }
            }
            break;
20001d8e:	e008      	b.n	20001da2 <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
20001d90:	be00      	bkpt	0x0000
20001d92:	e006      	b.n	20001da2 <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
20001d94:	bf00      	nop
20001d96:	e004      	b.n	20001da2 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
20001d98:	bf00      	nop
20001d9a:	e002      	b.n	20001da2 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
20001d9c:	bf00      	nop
20001d9e:	e000      	b.n	20001da2 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
20001da0:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
20001da2:	f107 0710 	add.w	r7, r7, #16
20001da6:	46bd      	mov	sp, r7
20001da8:	bd80      	pop	{r7, pc}
20001daa:	bf00      	nop

20001dac <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
20001dac:	b480      	push	{r7}
20001dae:	b087      	sub	sp, #28
20001db0:	af00      	add	r7, sp, #0
20001db2:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001db4:	687a      	ldr	r2, [r7, #4]
20001db6:	f24a 2384 	movw	r3, #41604	; 0xa284
20001dba:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001dbe:	429a      	cmp	r2, r3
20001dc0:	d007      	beq.n	20001dd2 <default_tx_handler+0x26>
20001dc2:	687a      	ldr	r2, [r7, #4]
20001dc4:	f24a 235c 	movw	r3, #41564	; 0xa25c
20001dc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001dcc:	429a      	cmp	r2, r3
20001dce:	d000      	beq.n	20001dd2 <default_tx_handler+0x26>
20001dd0:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
20001dd2:	687b      	ldr	r3, [r7, #4]
20001dd4:	68db      	ldr	r3, [r3, #12]
20001dd6:	2b00      	cmp	r3, #0
20001dd8:	d100      	bne.n	20001ddc <default_tx_handler+0x30>
20001dda:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
20001ddc:	687b      	ldr	r3, [r7, #4]
20001dde:	691b      	ldr	r3, [r3, #16]
20001de0:	2b00      	cmp	r3, #0
20001de2:	d100      	bne.n	20001de6 <default_tx_handler+0x3a>
20001de4:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001de6:	687a      	ldr	r2, [r7, #4]
20001de8:	f24a 2384 	movw	r3, #41604	; 0xa284
20001dec:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001df0:	429a      	cmp	r2, r3
20001df2:	d006      	beq.n	20001e02 <default_tx_handler+0x56>
20001df4:	687a      	ldr	r2, [r7, #4]
20001df6:	f24a 235c 	movw	r3, #41564	; 0xa25c
20001dfa:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001dfe:	429a      	cmp	r2, r3
20001e00:	d152      	bne.n	20001ea8 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
20001e02:	687b      	ldr	r3, [r7, #4]
20001e04:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001e06:	2b00      	cmp	r3, #0
20001e08:	d04e      	beq.n	20001ea8 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
20001e0a:	687b      	ldr	r3, [r7, #4]
20001e0c:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001e0e:	2b00      	cmp	r3, #0
20001e10:	d04a      	beq.n	20001ea8 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
20001e12:	687b      	ldr	r3, [r7, #4]
20001e14:	681b      	ldr	r3, [r3, #0]
20001e16:	7d1b      	ldrb	r3, [r3, #20]
20001e18:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
20001e1a:	687b      	ldr	r3, [r7, #4]
20001e1c:	7a9a      	ldrb	r2, [r3, #10]
20001e1e:	7afb      	ldrb	r3, [r7, #11]
20001e20:	ea42 0303 	orr.w	r3, r2, r3
20001e24:	b2da      	uxtb	r2, r3
20001e26:	687b      	ldr	r3, [r7, #4]
20001e28:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
20001e2a:	7afb      	ldrb	r3, [r7, #11]
20001e2c:	f003 0320 	and.w	r3, r3, #32
20001e30:	2b00      	cmp	r3, #0
20001e32:	d029      	beq.n	20001e88 <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
20001e34:	f04f 0310 	mov.w	r3, #16
20001e38:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
20001e3a:	687b      	ldr	r3, [r7, #4]
20001e3c:	691a      	ldr	r2, [r3, #16]
20001e3e:	687b      	ldr	r3, [r7, #4]
20001e40:	695b      	ldr	r3, [r3, #20]
20001e42:	ebc3 0302 	rsb	r3, r3, r2
20001e46:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
20001e48:	697b      	ldr	r3, [r7, #20]
20001e4a:	2b0f      	cmp	r3, #15
20001e4c:	d801      	bhi.n	20001e52 <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
20001e4e:	697b      	ldr	r3, [r7, #20]
20001e50:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
20001e52:	f04f 0300 	mov.w	r3, #0
20001e56:	60fb      	str	r3, [r7, #12]
20001e58:	e012      	b.n	20001e80 <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
20001e5a:	687b      	ldr	r3, [r7, #4]
20001e5c:	681b      	ldr	r3, [r3, #0]
20001e5e:	687a      	ldr	r2, [r7, #4]
20001e60:	68d1      	ldr	r1, [r2, #12]
20001e62:	687a      	ldr	r2, [r7, #4]
20001e64:	6952      	ldr	r2, [r2, #20]
20001e66:	440a      	add	r2, r1
20001e68:	7812      	ldrb	r2, [r2, #0]
20001e6a:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
20001e6c:	687b      	ldr	r3, [r7, #4]
20001e6e:	695b      	ldr	r3, [r3, #20]
20001e70:	f103 0201 	add.w	r2, r3, #1
20001e74:	687b      	ldr	r3, [r7, #4]
20001e76:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
20001e78:	68fb      	ldr	r3, [r7, #12]
20001e7a:	f103 0301 	add.w	r3, r3, #1
20001e7e:	60fb      	str	r3, [r7, #12]
20001e80:	68fa      	ldr	r2, [r7, #12]
20001e82:	693b      	ldr	r3, [r7, #16]
20001e84:	429a      	cmp	r2, r3
20001e86:	d3e8      	bcc.n	20001e5a <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
20001e88:	687b      	ldr	r3, [r7, #4]
20001e8a:	695a      	ldr	r2, [r3, #20]
20001e8c:	687b      	ldr	r3, [r7, #4]
20001e8e:	691b      	ldr	r3, [r3, #16]
20001e90:	429a      	cmp	r2, r3
20001e92:	d109      	bne.n	20001ea8 <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
20001e94:	687b      	ldr	r3, [r7, #4]
20001e96:	f04f 0200 	mov.w	r2, #0
20001e9a:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
20001e9c:	687b      	ldr	r3, [r7, #4]
20001e9e:	685b      	ldr	r3, [r3, #4]
20001ea0:	f04f 0200 	mov.w	r2, #0
20001ea4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
20001ea8:	f107 071c 	add.w	r7, r7, #28
20001eac:	46bd      	mov	sp, r7
20001eae:	bc80      	pop	{r7}
20001eb0:	4770      	bx	lr
20001eb2:	bf00      	nop

20001eb4 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
20001eb4:	4668      	mov	r0, sp
20001eb6:	f020 0107 	bic.w	r1, r0, #7
20001eba:	468d      	mov	sp, r1
20001ebc:	b589      	push	{r0, r3, r7, lr}
20001ebe:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
20001ec0:	f24a 2084 	movw	r0, #41604	; 0xa284
20001ec4:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001ec8:	f7ff fee2 	bl	20001c90 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
20001ecc:	f04f 000a 	mov.w	r0, #10
20001ed0:	f7ff fd4c 	bl	2000196c <NVIC_ClearPendingIRQ>
}
20001ed4:	46bd      	mov	sp, r7
20001ed6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001eda:	4685      	mov	sp, r0
20001edc:	4770      	bx	lr
20001ede:	bf00      	nop

20001ee0 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
20001ee0:	4668      	mov	r0, sp
20001ee2:	f020 0107 	bic.w	r1, r0, #7
20001ee6:	468d      	mov	sp, r1
20001ee8:	b589      	push	{r0, r3, r7, lr}
20001eea:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
20001eec:	f24a 205c 	movw	r0, #41564	; 0xa25c
20001ef0:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001ef4:	f7ff fecc 	bl	20001c90 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
20001ef8:	f04f 000b 	mov.w	r0, #11
20001efc:	f7ff fd36 	bl	2000196c <NVIC_ClearPendingIRQ>
}
20001f00:	46bd      	mov	sp, r7
20001f02:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001f06:	4685      	mov	sp, r0
20001f08:	4770      	bx	lr
20001f0a:	bf00      	nop

20001f0c <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
20001f0c:	b480      	push	{r7}
20001f0e:	b083      	sub	sp, #12
20001f10:	af00      	add	r7, sp, #0
20001f12:	4603      	mov	r3, r0
20001f14:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20001f16:	f24e 1300 	movw	r3, #57600	; 0xe100
20001f1a:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001f1e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20001f22:	ea4f 1252 	mov.w	r2, r2, lsr #5
20001f26:	88f9      	ldrh	r1, [r7, #6]
20001f28:	f001 011f 	and.w	r1, r1, #31
20001f2c:	f04f 0001 	mov.w	r0, #1
20001f30:	fa00 f101 	lsl.w	r1, r0, r1
20001f34:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20001f38:	f107 070c 	add.w	r7, r7, #12
20001f3c:	46bd      	mov	sp, r7
20001f3e:	bc80      	pop	{r7}
20001f40:	4770      	bx	lr
20001f42:	bf00      	nop

20001f44 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
20001f44:	b480      	push	{r7}
20001f46:	b083      	sub	sp, #12
20001f48:	af00      	add	r7, sp, #0
20001f4a:	4603      	mov	r3, r0
20001f4c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
20001f4e:	f24e 1300 	movw	r3, #57600	; 0xe100
20001f52:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001f56:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20001f5a:	ea4f 1252 	mov.w	r2, r2, lsr #5
20001f5e:	88f9      	ldrh	r1, [r7, #6]
20001f60:	f001 011f 	and.w	r1, r1, #31
20001f64:	f04f 0001 	mov.w	r0, #1
20001f68:	fa00 f101 	lsl.w	r1, r0, r1
20001f6c:	f102 0220 	add.w	r2, r2, #32
20001f70:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20001f74:	f107 070c 	add.w	r7, r7, #12
20001f78:	46bd      	mov	sp, r7
20001f7a:	bc80      	pop	{r7}
20001f7c:	4770      	bx	lr
20001f7e:	bf00      	nop

20001f80 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20001f80:	b480      	push	{r7}
20001f82:	b083      	sub	sp, #12
20001f84:	af00      	add	r7, sp, #0
20001f86:	4603      	mov	r3, r0
20001f88:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001f8a:	f24e 1300 	movw	r3, #57600	; 0xe100
20001f8e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001f92:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20001f96:	ea4f 1252 	mov.w	r2, r2, lsr #5
20001f9a:	88f9      	ldrh	r1, [r7, #6]
20001f9c:	f001 011f 	and.w	r1, r1, #31
20001fa0:	f04f 0001 	mov.w	r0, #1
20001fa4:	fa00 f101 	lsl.w	r1, r0, r1
20001fa8:	f102 0260 	add.w	r2, r2, #96	; 0x60
20001fac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20001fb0:	f107 070c 	add.w	r7, r7, #12
20001fb4:	46bd      	mov	sp, r7
20001fb6:	bc80      	pop	{r7}
20001fb8:	4770      	bx	lr
20001fba:	bf00      	nop

20001fbc <MSS_SPI_init>:
 */
void MSS_SPI_init
(
    mss_spi_instance_t * this_spi
)
{
20001fbc:	b580      	push	{r7, lr}
20001fbe:	b084      	sub	sp, #16
20001fc0:	af00      	add	r7, sp, #0
20001fc2:	6078      	str	r0, [r7, #4]
    uint16_t slave;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20001fc4:	687a      	ldr	r2, [r7, #4]
20001fc6:	f24a 3330 	movw	r3, #41776	; 0xa330
20001fca:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001fce:	429a      	cmp	r2, r3
20001fd0:	d007      	beq.n	20001fe2 <MSS_SPI_init+0x26>
20001fd2:	687a      	ldr	r2, [r7, #4]
20001fd4:	f24a 23ac 	movw	r3, #41644	; 0xa2ac
20001fd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001fdc:	429a      	cmp	r2, r3
20001fde:	d000      	beq.n	20001fe2 <MSS_SPI_init+0x26>
20001fe0:	be00      	bkpt	0x0000
     * Initialize SPI driver instance data. Relies on the majority
     * of data requiring 0 for initial state so we just need to fill
     * with 0s and finish off with a small number of non zero values.
     */
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20001fe2:	687b      	ldr	r3, [r7, #4]
20001fe4:	889b      	ldrh	r3, [r3, #4]
20001fe6:	b21b      	sxth	r3, r3
20001fe8:	4618      	mov	r0, r3
20001fea:	f7ff ffab 	bl	20001f44 <NVIC_DisableIRQ>

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
20001fee:	6878      	ldr	r0, [r7, #4]
20001ff0:	f04f 0100 	mov.w	r1, #0
20001ff4:	f04f 0284 	mov.w	r2, #132	; 0x84
20001ff8:	f002 f95e 	bl	200042b8 <memset>
    
    this_spi->cmd_done = 1u;
20001ffc:	687b      	ldr	r3, [r7, #4]
20001ffe:	f04f 0201 	mov.w	r2, #1
20002002:	625a      	str	r2, [r3, #36]	; 0x24

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
20002004:	f04f 0300 	mov.w	r3, #0
20002008:	81fb      	strh	r3, [r7, #14]
2000200a:	e00d      	b.n	20002028 <MSS_SPI_init+0x6c>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
2000200c:	89fb      	ldrh	r3, [r7, #14]
2000200e:	687a      	ldr	r2, [r7, #4]
20002010:	f103 0306 	add.w	r3, r3, #6
20002014:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002018:	4413      	add	r3, r2
2000201a:	f04f 32ff 	mov.w	r2, #4294967295
2000201e:	605a      	str	r2, [r3, #4]

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
    
    this_spi->cmd_done = 1u;

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
20002020:	89fb      	ldrh	r3, [r7, #14]
20002022:	f103 0301 	add.w	r3, r3, #1
20002026:	81fb      	strh	r3, [r7, #14]
20002028:	89fb      	ldrh	r3, [r7, #14]
2000202a:	2b07      	cmp	r3, #7
2000202c:	d9ee      	bls.n	2000200c <MSS_SPI_init+0x50>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
    }

    if(this_spi == &g_mss_spi0)
2000202e:	687a      	ldr	r2, [r7, #4]
20002030:	f24a 3330 	movw	r3, #41776	; 0xa330
20002034:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002038:	429a      	cmp	r2, r3
2000203a:	d126      	bne.n	2000208a <MSS_SPI_init+0xce>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
2000203c:	687a      	ldr	r2, [r7, #4]
2000203e:	f241 0300 	movw	r3, #4096	; 0x1000
20002042:	f2c4 0300 	movt	r3, #16384	; 0x4000
20002046:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
20002048:	687b      	ldr	r3, [r7, #4]
2000204a:	f04f 020c 	mov.w	r2, #12
2000204e:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
20002050:	f242 0300 	movw	r3, #8192	; 0x2000
20002054:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002058:	f242 0200 	movw	r2, #8192	; 0x2000
2000205c:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002060:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002062:	f442 7200 	orr.w	r2, r2, #512	; 0x200
20002066:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
20002068:	f04f 000c 	mov.w	r0, #12
2000206c:	f7ff ff88 	bl	20001f80 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
20002070:	f242 0300 	movw	r3, #8192	; 0x2000
20002074:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002078:	f242 0200 	movw	r2, #8192	; 0x2000
2000207c:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002080:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002082:	f422 7200 	bic.w	r2, r2, #512	; 0x200
20002086:	631a      	str	r2, [r3, #48]	; 0x30
20002088:	e025      	b.n	200020d6 <MSS_SPI_init+0x11a>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
2000208a:	687a      	ldr	r2, [r7, #4]
2000208c:	f241 0300 	movw	r3, #4096	; 0x1000
20002090:	f2c4 0301 	movt	r3, #16385	; 0x4001
20002094:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
20002096:	687b      	ldr	r3, [r7, #4]
20002098:	f04f 020d 	mov.w	r2, #13
2000209c:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
2000209e:	f242 0300 	movw	r3, #8192	; 0x2000
200020a2:	f2ce 0304 	movt	r3, #57348	; 0xe004
200020a6:	f242 0200 	movw	r2, #8192	; 0x2000
200020aa:	f2ce 0204 	movt	r2, #57348	; 0xe004
200020ae:	6b12      	ldr	r2, [r2, #48]	; 0x30
200020b0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
200020b4:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
200020b6:	f04f 000d 	mov.w	r0, #13
200020ba:	f7ff ff61 	bl	20001f80 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
200020be:	f242 0300 	movw	r3, #8192	; 0x2000
200020c2:	f2ce 0304 	movt	r3, #57348	; 0xe004
200020c6:	f242 0200 	movw	r2, #8192	; 0x2000
200020ca:	f2ce 0204 	movt	r2, #57348	; 0xe004
200020ce:	6b12      	ldr	r2, [r2, #48]	; 0x30
200020d0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
200020d4:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* De-assert reset bit. */
    this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
200020d6:	687b      	ldr	r3, [r7, #4]
200020d8:	681b      	ldr	r3, [r3, #0]
200020da:	687a      	ldr	r2, [r7, #4]
200020dc:	6812      	ldr	r2, [r2, #0]
200020de:	6812      	ldr	r2, [r2, #0]
200020e0:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
200020e4:	601a      	str	r2, [r3, #0]
}
200020e6:	f107 0710 	add.w	r7, r7, #16
200020ea:	46bd      	mov	sp, r7
200020ec:	bd80      	pop	{r7, pc}
200020ee:	bf00      	nop

200020f0 <recover_from_rx_overflow>:
 */
static void recover_from_rx_overflow
(
    mss_spi_instance_t * this_spi
)
{
200020f0:	b580      	push	{r7, lr}
200020f2:	b08a      	sub	sp, #40	; 0x28
200020f4:	af00      	add	r7, sp, #0
200020f6:	6078      	str	r0, [r7, #4]
    uint32_t slave_select;
    
    /*
     * Read current SPI hardware block configuration.
     */
    control_reg = this_spi->hw_reg->CONTROL;
200020f8:	687b      	ldr	r3, [r7, #4]
200020fa:	681b      	ldr	r3, [r3, #0]
200020fc:	681b      	ldr	r3, [r3, #0]
200020fe:	60fb      	str	r3, [r7, #12]
    clk_gen = this_spi->hw_reg->CLK_GEN;
20002100:	687b      	ldr	r3, [r7, #4]
20002102:	681b      	ldr	r3, [r3, #0]
20002104:	699b      	ldr	r3, [r3, #24]
20002106:	613b      	str	r3, [r7, #16]
    frame_size = this_spi->hw_reg->TXRXDF_SIZE;
20002108:	687b      	ldr	r3, [r7, #4]
2000210a:	681b      	ldr	r3, [r3, #0]
2000210c:	685b      	ldr	r3, [r3, #4]
2000210e:	617b      	str	r3, [r7, #20]
    control2 = this_spi->hw_reg->CONTROL2;
20002110:	687b      	ldr	r3, [r7, #4]
20002112:	681b      	ldr	r3, [r3, #0]
20002114:	6a9b      	ldr	r3, [r3, #40]	; 0x28
20002116:	61bb      	str	r3, [r7, #24]
    packet_size = this_spi->hw_reg->PKTSIZE;
20002118:	687b      	ldr	r3, [r7, #4]
2000211a:	681b      	ldr	r3, [r3, #0]
2000211c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
2000211e:	61fb      	str	r3, [r7, #28]
    cmd_size = this_spi->hw_reg->CMDSIZE;
20002120:	687b      	ldr	r3, [r7, #4]
20002122:	681b      	ldr	r3, [r3, #0]
20002124:	6b5b      	ldr	r3, [r3, #52]	; 0x34
20002126:	623b      	str	r3, [r7, #32]
    slave_select = this_spi->hw_reg->SLAVE_SELECT;
20002128:	687b      	ldr	r3, [r7, #4]
2000212a:	681b      	ldr	r3, [r3, #0]
2000212c:	69db      	ldr	r3, [r3, #28]
2000212e:	627b      	str	r3, [r7, #36]	; 0x24
     
    /*
     * Reset the SPI hardware block.
     */
    if(this_spi == &g_mss_spi0)
20002130:	687a      	ldr	r2, [r7, #4]
20002132:	f24a 3330 	movw	r3, #41776	; 0xa330
20002136:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000213a:	429a      	cmp	r2, r3
2000213c:	d12e      	bne.n	2000219c <recover_from_rx_overflow+0xac>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
2000213e:	687a      	ldr	r2, [r7, #4]
20002140:	f241 0300 	movw	r3, #4096	; 0x1000
20002144:	f2c4 0300 	movt	r3, #16384	; 0x4000
20002148:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
2000214a:	687b      	ldr	r3, [r7, #4]
2000214c:	f04f 020c 	mov.w	r2, #12
20002150:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
20002152:	f242 0300 	movw	r3, #8192	; 0x2000
20002156:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000215a:	f242 0200 	movw	r2, #8192	; 0x2000
2000215e:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002162:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002164:	f442 7200 	orr.w	r2, r2, #512	; 0x200
20002168:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
2000216a:	f04f 000c 	mov.w	r0, #12
2000216e:	f7ff ff07 	bl	20001f80 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
20002172:	f242 0300 	movw	r3, #8192	; 0x2000
20002176:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000217a:	f242 0200 	movw	r2, #8192	; 0x2000
2000217e:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002182:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002184:	f422 7200 	bic.w	r2, r2, #512	; 0x200
20002188:	631a      	str	r2, [r3, #48]	; 0x30

        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
2000218a:	687b      	ldr	r3, [r7, #4]
2000218c:	681b      	ldr	r3, [r3, #0]
2000218e:	687a      	ldr	r2, [r7, #4]
20002190:	6812      	ldr	r2, [r2, #0]
20002192:	6812      	ldr	r2, [r2, #0]
20002194:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
20002198:	601a      	str	r2, [r3, #0]
2000219a:	e02d      	b.n	200021f8 <recover_from_rx_overflow+0x108>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
2000219c:	687a      	ldr	r2, [r7, #4]
2000219e:	f241 0300 	movw	r3, #4096	; 0x1000
200021a2:	f2c4 0301 	movt	r3, #16385	; 0x4001
200021a6:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
200021a8:	687b      	ldr	r3, [r7, #4]
200021aa:	f04f 020d 	mov.w	r2, #13
200021ae:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
200021b0:	f242 0300 	movw	r3, #8192	; 0x2000
200021b4:	f2ce 0304 	movt	r3, #57348	; 0xe004
200021b8:	f242 0200 	movw	r2, #8192	; 0x2000
200021bc:	f2ce 0204 	movt	r2, #57348	; 0xe004
200021c0:	6b12      	ldr	r2, [r2, #48]	; 0x30
200021c2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
200021c6:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
200021c8:	f04f 000d 	mov.w	r0, #13
200021cc:	f7ff fed8 	bl	20001f80 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
200021d0:	f242 0300 	movw	r3, #8192	; 0x2000
200021d4:	f2ce 0304 	movt	r3, #57348	; 0xe004
200021d8:	f242 0200 	movw	r2, #8192	; 0x2000
200021dc:	f2ce 0204 	movt	r2, #57348	; 0xe004
200021e0:	6b12      	ldr	r2, [r2, #48]	; 0x30
200021e2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
200021e6:	631a      	str	r2, [r3, #48]	; 0x30
        
        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
200021e8:	687b      	ldr	r3, [r7, #4]
200021ea:	681b      	ldr	r3, [r3, #0]
200021ec:	687a      	ldr	r2, [r7, #4]
200021ee:	6812      	ldr	r2, [r2, #0]
200021f0:	6812      	ldr	r2, [r2, #0]
200021f2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
200021f6:	601a      	str	r2, [r3, #0]
    }
    
    /*
     * Restore SPI hardware block configuration.
     */
    control_reg &= ~(uint32_t)CTRL_ENABLE_MASK;
200021f8:	68fb      	ldr	r3, [r7, #12]
200021fa:	f023 0301 	bic.w	r3, r3, #1
200021fe:	60fb      	str	r3, [r7, #12]
    this_spi->hw_reg->CONTROL = control_reg;
20002200:	687b      	ldr	r3, [r7, #4]
20002202:	681b      	ldr	r3, [r3, #0]
20002204:	68fa      	ldr	r2, [r7, #12]
20002206:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CLK_GEN = clk_gen;
20002208:	687b      	ldr	r3, [r7, #4]
2000220a:	681b      	ldr	r3, [r3, #0]
2000220c:	693a      	ldr	r2, [r7, #16]
2000220e:	619a      	str	r2, [r3, #24]
    this_spi->hw_reg->TXRXDF_SIZE = frame_size;
20002210:	687b      	ldr	r3, [r7, #4]
20002212:	681b      	ldr	r3, [r3, #0]
20002214:	697a      	ldr	r2, [r7, #20]
20002216:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20002218:	687b      	ldr	r3, [r7, #4]
2000221a:	681b      	ldr	r3, [r3, #0]
2000221c:	687a      	ldr	r2, [r7, #4]
2000221e:	6812      	ldr	r2, [r2, #0]
20002220:	6812      	ldr	r2, [r2, #0]
20002222:	f042 0201 	orr.w	r2, r2, #1
20002226:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL2 = control2;
20002228:	687b      	ldr	r3, [r7, #4]
2000222a:	681b      	ldr	r3, [r3, #0]
2000222c:	69ba      	ldr	r2, [r7, #24]
2000222e:	629a      	str	r2, [r3, #40]	; 0x28
    this_spi->hw_reg->PKTSIZE = packet_size;
20002230:	687b      	ldr	r3, [r7, #4]
20002232:	681b      	ldr	r3, [r3, #0]
20002234:	69fa      	ldr	r2, [r7, #28]
20002236:	631a      	str	r2, [r3, #48]	; 0x30
    this_spi->hw_reg->CMDSIZE = cmd_size;
20002238:	687b      	ldr	r3, [r7, #4]
2000223a:	681b      	ldr	r3, [r3, #0]
2000223c:	6a3a      	ldr	r2, [r7, #32]
2000223e:	635a      	str	r2, [r3, #52]	; 0x34
    this_spi->hw_reg->SLAVE_SELECT = slave_select;
20002240:	687b      	ldr	r3, [r7, #4]
20002242:	681b      	ldr	r3, [r3, #0]
20002244:	6a7a      	ldr	r2, [r7, #36]	; 0x24
20002246:	61da      	str	r2, [r3, #28]
}
20002248:	f107 0728 	add.w	r7, r7, #40	; 0x28
2000224c:	46bd      	mov	sp, r7
2000224e:	bd80      	pop	{r7, pc}

20002250 <MSS_SPI_configure_master_mode>:
    mss_spi_slave_t         slave,
    mss_spi_protocol_mode_t protocol_mode,
    mss_spi_pclk_div_t      clk_rate,
    uint8_t                 frame_bit_length
)
{
20002250:	b580      	push	{r7, lr}
20002252:	b084      	sub	sp, #16
20002254:	af00      	add	r7, sp, #0
20002256:	60f8      	str	r0, [r7, #12]
20002258:	607a      	str	r2, [r7, #4]
2000225a:	460a      	mov	r2, r1
2000225c:	72fa      	strb	r2, [r7, #11]
2000225e:	70fb      	strb	r3, [r7, #3]
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20002260:	68fa      	ldr	r2, [r7, #12]
20002262:	f24a 3330 	movw	r3, #41776	; 0xa330
20002266:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000226a:	429a      	cmp	r2, r3
2000226c:	d007      	beq.n	2000227e <MSS_SPI_configure_master_mode+0x2e>
2000226e:	68fa      	ldr	r2, [r7, #12]
20002270:	f24a 23ac 	movw	r3, #41644	; 0xa2ac
20002274:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002278:	429a      	cmp	r2, r3
2000227a:	d000      	beq.n	2000227e <MSS_SPI_configure_master_mode+0x2e>
2000227c:	be00      	bkpt	0x0000
    ASSERT(slave < MSS_SPI_MAX_NB_OF_SLAVES);
2000227e:	7afb      	ldrb	r3, [r7, #11]
20002280:	2b07      	cmp	r3, #7
20002282:	d900      	bls.n	20002286 <MSS_SPI_configure_master_mode+0x36>
20002284:	be00      	bkpt	0x0000
    ASSERT(frame_bit_length <= MAX_FRAME_LENGTH);
20002286:	7e3b      	ldrb	r3, [r7, #24]
20002288:	2b20      	cmp	r3, #32
2000228a:	d900      	bls.n	2000228e <MSS_SPI_configure_master_mode+0x3e>
2000228c:	be00      	bkpt	0x0000
    
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
2000228e:	68fb      	ldr	r3, [r7, #12]
20002290:	889b      	ldrh	r3, [r3, #4]
20002292:	b21b      	sxth	r3, r3
20002294:	4618      	mov	r0, r3
20002296:	f7ff fe55 	bl	20001f44 <NVIC_DisableIRQ>

    /* Reset slave transfer mode to unknown to wipe slate clean */
    this_spi->slave_xfer_mode = MSS_SPI_SLAVE_XFER_NONE;
2000229a:	68fb      	ldr	r3, [r7, #12]
2000229c:	f04f 0200 	mov.w	r2, #0
200022a0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set the mode. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
200022a4:	68fb      	ldr	r3, [r7, #12]
200022a6:	681b      	ldr	r3, [r3, #0]
200022a8:	68fa      	ldr	r2, [r7, #12]
200022aa:	6812      	ldr	r2, [r2, #0]
200022ac:	6812      	ldr	r2, [r2, #0]
200022ae:	f022 0201 	bic.w	r2, r2, #1
200022b2:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_MASTER_MASK;
200022b4:	68fb      	ldr	r3, [r7, #12]
200022b6:	681b      	ldr	r3, [r3, #0]
200022b8:	68fa      	ldr	r2, [r7, #12]
200022ba:	6812      	ldr	r2, [r2, #0]
200022bc:	6812      	ldr	r2, [r2, #0]
200022be:	f042 0202 	orr.w	r2, r2, #2
200022c2:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
200022c4:	68fb      	ldr	r3, [r7, #12]
200022c6:	681b      	ldr	r3, [r3, #0]
200022c8:	68fa      	ldr	r2, [r7, #12]
200022ca:	6812      	ldr	r2, [r2, #0]
200022cc:	6812      	ldr	r2, [r2, #0]
200022ce:	f042 0201 	orr.w	r2, r2, #1
200022d2:	601a      	str	r2, [r3, #0]
    /*
     * Keep track of the required register configuration for this slave. These
     * values will be used by the MSS_SPI_set_slave_select() function to configure
     * the master to match the slave being selected.
     */
    if(slave < MSS_SPI_MAX_NB_OF_SLAVES)     
200022d4:	7afb      	ldrb	r3, [r7, #11]
200022d6:	2b07      	cmp	r3, #7
200022d8:	d83f      	bhi.n	2000235a <MSS_SPI_configure_master_mode+0x10a>
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
200022da:	687b      	ldr	r3, [r7, #4]
200022dc:	2b00      	cmp	r3, #0
200022de:	d00b      	beq.n	200022f8 <MSS_SPI_configure_master_mode+0xa8>
200022e0:	687b      	ldr	r3, [r7, #4]
200022e2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
200022e6:	d007      	beq.n	200022f8 <MSS_SPI_configure_master_mode+0xa8>
200022e8:	687b      	ldr	r3, [r7, #4]
200022ea:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
200022ee:	d003      	beq.n	200022f8 <MSS_SPI_configure_master_mode+0xa8>
200022f0:	687b      	ldr	r3, [r7, #4]
200022f2:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
200022f6:	d10f      	bne.n	20002318 <MSS_SPI_configure_master_mode+0xc8>
           (MSS_SPI_MODE2 == protocol_mode) || (MSS_SPI_MODE3 == protocol_mode))
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK | SPS_MASK |
200022f8:	7afa      	ldrb	r2, [r7, #11]
200022fa:	6879      	ldr	r1, [r7, #4]
200022fc:	f240 1302 	movw	r3, #258	; 0x102
20002300:	f2c2 4300 	movt	r3, #9216	; 0x2400
20002304:	ea41 0303 	orr.w	r3, r1, r3
20002308:	68f9      	ldr	r1, [r7, #12]
2000230a:	f102 0206 	add.w	r2, r2, #6
2000230e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20002312:	440a      	add	r2, r1
20002314:	6053      	str	r3, [r2, #4]
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
20002316:	e00e      	b.n	20002336 <MSS_SPI_configure_master_mode+0xe6>
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        else
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK |
20002318:	7afa      	ldrb	r2, [r7, #11]
2000231a:	6879      	ldr	r1, [r7, #4]
2000231c:	f240 1302 	movw	r3, #258	; 0x102
20002320:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002324:	ea41 0303 	orr.w	r3, r1, r3
20002328:	68f9      	ldr	r1, [r7, #12]
2000232a:	f102 0206 	add.w	r2, r2, #6
2000232e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20002332:	440a      	add	r2, r1
20002334:	6053      	str	r3, [r2, #4]
                                                   BIGFIFO_MASK |
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        
        this_spi->slaves_cfg[slave].txrxdf_size_reg = frame_bit_length;
20002336:	7afb      	ldrb	r3, [r7, #11]
20002338:	68fa      	ldr	r2, [r7, #12]
2000233a:	f103 0306 	add.w	r3, r3, #6
2000233e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002342:	4413      	add	r3, r2
20002344:	7e3a      	ldrb	r2, [r7, #24]
20002346:	721a      	strb	r2, [r3, #8]
        this_spi->slaves_cfg[slave].clk_gen = (uint8_t)clk_rate;
20002348:	7afb      	ldrb	r3, [r7, #11]
2000234a:	68fa      	ldr	r2, [r7, #12]
2000234c:	f103 0306 	add.w	r3, r3, #6
20002350:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002354:	4413      	add	r3, r2
20002356:	78fa      	ldrb	r2, [r7, #3]
20002358:	725a      	strb	r2, [r3, #9]
    }
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
2000235a:	68fb      	ldr	r3, [r7, #12]
2000235c:	889b      	ldrh	r3, [r3, #4]
2000235e:	b21b      	sxth	r3, r3
20002360:	4618      	mov	r0, r3
20002362:	f7ff fdd3 	bl	20001f0c <NVIC_EnableIRQ>
}
20002366:	f107 0710 	add.w	r7, r7, #16
2000236a:	46bd      	mov	sp, r7
2000236c:	bd80      	pop	{r7, pc}
2000236e:	bf00      	nop

20002370 <MSS_SPI_set_slave_select>:
void MSS_SPI_set_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
20002370:	b580      	push	{r7, lr}
20002372:	b084      	sub	sp, #16
20002374:	af00      	add	r7, sp, #0
20002376:	6078      	str	r0, [r7, #4]
20002378:	460b      	mov	r3, r1
2000237a:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
2000237c:	687a      	ldr	r2, [r7, #4]
2000237e:	f24a 3330 	movw	r3, #41776	; 0xa330
20002382:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002386:	429a      	cmp	r2, r3
20002388:	d007      	beq.n	2000239a <MSS_SPI_set_slave_select+0x2a>
2000238a:	687a      	ldr	r2, [r7, #4]
2000238c:	f24a 23ac 	movw	r3, #41644	; 0xa2ac
20002390:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002394:	429a      	cmp	r2, r3
20002396:	d000      	beq.n	2000239a <MSS_SPI_set_slave_select+0x2a>
20002398:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
2000239a:	687b      	ldr	r3, [r7, #4]
2000239c:	681b      	ldr	r3, [r3, #0]
2000239e:	681b      	ldr	r3, [r3, #0]
200023a0:	f003 0302 	and.w	r3, r3, #2
200023a4:	2b00      	cmp	r3, #0
200023a6:	d100      	bne.n	200023aa <MSS_SPI_set_slave_select+0x3a>
200023a8:	be00      	bkpt	0x0000
    
    ASSERT(this_spi->slaves_cfg[slave].ctrl_reg != NOT_CONFIGURED);
200023aa:	78fb      	ldrb	r3, [r7, #3]
200023ac:	687a      	ldr	r2, [r7, #4]
200023ae:	f103 0306 	add.w	r3, r3, #6
200023b2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
200023b6:	4413      	add	r3, r2
200023b8:	685b      	ldr	r3, [r3, #4]
200023ba:	f1b3 3fff 	cmp.w	r3, #4294967295
200023be:	d100      	bne.n	200023c2 <MSS_SPI_set_slave_select+0x52>
200023c0:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
200023c2:	687b      	ldr	r3, [r7, #4]
200023c4:	889b      	ldrh	r3, [r3, #4]
200023c6:	b21b      	sxth	r3, r3
200023c8:	4618      	mov	r0, r3
200023ca:	f7ff fdbb 	bl	20001f44 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
200023ce:	687b      	ldr	r3, [r7, #4]
200023d0:	681b      	ldr	r3, [r3, #0]
200023d2:	689b      	ldr	r3, [r3, #8]
200023d4:	f003 0304 	and.w	r3, r3, #4
200023d8:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
200023da:	68fb      	ldr	r3, [r7, #12]
200023dc:	2b00      	cmp	r3, #0
200023de:	d002      	beq.n	200023e6 <MSS_SPI_set_slave_select+0x76>
    {
         recover_from_rx_overflow(this_spi);
200023e0:	6878      	ldr	r0, [r7, #4]
200023e2:	f7ff fe85 	bl	200020f0 <recover_from_rx_overflow>
    }
    
    /* Set the clock rate. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
200023e6:	687b      	ldr	r3, [r7, #4]
200023e8:	681b      	ldr	r3, [r3, #0]
200023ea:	687a      	ldr	r2, [r7, #4]
200023ec:	6812      	ldr	r2, [r2, #0]
200023ee:	6812      	ldr	r2, [r2, #0]
200023f0:	f022 0201 	bic.w	r2, r2, #1
200023f4:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = this_spi->slaves_cfg[slave].ctrl_reg;
200023f6:	687b      	ldr	r3, [r7, #4]
200023f8:	681a      	ldr	r2, [r3, #0]
200023fa:	78fb      	ldrb	r3, [r7, #3]
200023fc:	6879      	ldr	r1, [r7, #4]
200023fe:	f103 0306 	add.w	r3, r3, #6
20002402:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002406:	440b      	add	r3, r1
20002408:	685b      	ldr	r3, [r3, #4]
2000240a:	6013      	str	r3, [r2, #0]
    this_spi->hw_reg->CLK_GEN = this_spi->slaves_cfg[slave].clk_gen;
2000240c:	687b      	ldr	r3, [r7, #4]
2000240e:	681a      	ldr	r2, [r3, #0]
20002410:	78fb      	ldrb	r3, [r7, #3]
20002412:	6879      	ldr	r1, [r7, #4]
20002414:	f103 0306 	add.w	r3, r3, #6
20002418:	ea4f 03c3 	mov.w	r3, r3, lsl #3
2000241c:	440b      	add	r3, r1
2000241e:	7a5b      	ldrb	r3, [r3, #9]
20002420:	6193      	str	r3, [r2, #24]
    this_spi->hw_reg->TXRXDF_SIZE = this_spi->slaves_cfg[slave].txrxdf_size_reg;
20002422:	687b      	ldr	r3, [r7, #4]
20002424:	681a      	ldr	r2, [r3, #0]
20002426:	78fb      	ldrb	r3, [r7, #3]
20002428:	6879      	ldr	r1, [r7, #4]
2000242a:	f103 0306 	add.w	r3, r3, #6
2000242e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002432:	440b      	add	r3, r1
20002434:	7a1b      	ldrb	r3, [r3, #8]
20002436:	6053      	str	r3, [r2, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20002438:	687b      	ldr	r3, [r7, #4]
2000243a:	681b      	ldr	r3, [r3, #0]
2000243c:	687a      	ldr	r2, [r7, #4]
2000243e:	6812      	ldr	r2, [r2, #0]
20002440:	6812      	ldr	r2, [r2, #0]
20002442:	f042 0201 	orr.w	r2, r2, #1
20002446:	601a      	str	r2, [r3, #0]
    
    /* Set slave select */
    this_spi->hw_reg->SLAVE_SELECT |= ((uint32_t)1 << (uint32_t)slave);
20002448:	687b      	ldr	r3, [r7, #4]
2000244a:	681b      	ldr	r3, [r3, #0]
2000244c:	687a      	ldr	r2, [r7, #4]
2000244e:	6812      	ldr	r2, [r2, #0]
20002450:	69d1      	ldr	r1, [r2, #28]
20002452:	78fa      	ldrb	r2, [r7, #3]
20002454:	f04f 0001 	mov.w	r0, #1
20002458:	fa00 f202 	lsl.w	r2, r0, r2
2000245c:	ea41 0202 	orr.w	r2, r1, r2
20002460:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
20002462:	687b      	ldr	r3, [r7, #4]
20002464:	889b      	ldrh	r3, [r3, #4]
20002466:	b21b      	sxth	r3, r3
20002468:	4618      	mov	r0, r3
2000246a:	f7ff fd4f 	bl	20001f0c <NVIC_EnableIRQ>
}
2000246e:	f107 0710 	add.w	r7, r7, #16
20002472:	46bd      	mov	sp, r7
20002474:	bd80      	pop	{r7, pc}
20002476:	bf00      	nop

20002478 <MSS_SPI_clear_slave_select>:
void MSS_SPI_clear_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
20002478:	b580      	push	{r7, lr}
2000247a:	b084      	sub	sp, #16
2000247c:	af00      	add	r7, sp, #0
2000247e:	6078      	str	r0, [r7, #4]
20002480:	460b      	mov	r3, r1
20002482:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20002484:	687a      	ldr	r2, [r7, #4]
20002486:	f24a 3330 	movw	r3, #41776	; 0xa330
2000248a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000248e:	429a      	cmp	r2, r3
20002490:	d007      	beq.n	200024a2 <MSS_SPI_clear_slave_select+0x2a>
20002492:	687a      	ldr	r2, [r7, #4]
20002494:	f24a 23ac 	movw	r3, #41644	; 0xa2ac
20002498:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000249c:	429a      	cmp	r2, r3
2000249e:	d000      	beq.n	200024a2 <MSS_SPI_clear_slave_select+0x2a>
200024a0:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
200024a2:	687b      	ldr	r3, [r7, #4]
200024a4:	681b      	ldr	r3, [r3, #0]
200024a6:	681b      	ldr	r3, [r3, #0]
200024a8:	f003 0302 	and.w	r3, r3, #2
200024ac:	2b00      	cmp	r3, #0
200024ae:	d100      	bne.n	200024b2 <MSS_SPI_clear_slave_select+0x3a>
200024b0:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
200024b2:	687b      	ldr	r3, [r7, #4]
200024b4:	889b      	ldrh	r3, [r3, #4]
200024b6:	b21b      	sxth	r3, r3
200024b8:	4618      	mov	r0, r3
200024ba:	f7ff fd43 	bl	20001f44 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
200024be:	687b      	ldr	r3, [r7, #4]
200024c0:	681b      	ldr	r3, [r3, #0]
200024c2:	689b      	ldr	r3, [r3, #8]
200024c4:	f003 0304 	and.w	r3, r3, #4
200024c8:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
200024ca:	68fb      	ldr	r3, [r7, #12]
200024cc:	2b00      	cmp	r3, #0
200024ce:	d002      	beq.n	200024d6 <MSS_SPI_clear_slave_select+0x5e>
    {
         recover_from_rx_overflow(this_spi);
200024d0:	6878      	ldr	r0, [r7, #4]
200024d2:	f7ff fe0d 	bl	200020f0 <recover_from_rx_overflow>
    }
    
    this_spi->hw_reg->SLAVE_SELECT &= ~((uint32_t)1 << (uint32_t)slave);
200024d6:	687b      	ldr	r3, [r7, #4]
200024d8:	681b      	ldr	r3, [r3, #0]
200024da:	687a      	ldr	r2, [r7, #4]
200024dc:	6812      	ldr	r2, [r2, #0]
200024de:	69d1      	ldr	r1, [r2, #28]
200024e0:	78fa      	ldrb	r2, [r7, #3]
200024e2:	f04f 0001 	mov.w	r0, #1
200024e6:	fa00 f202 	lsl.w	r2, r0, r2
200024ea:	ea6f 0202 	mvn.w	r2, r2
200024ee:	ea01 0202 	and.w	r2, r1, r2
200024f2:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
200024f4:	687b      	ldr	r3, [r7, #4]
200024f6:	889b      	ldrh	r3, [r3, #4]
200024f8:	b21b      	sxth	r3, r3
200024fa:	4618      	mov	r0, r3
200024fc:	f7ff fd06 	bl	20001f0c <NVIC_EnableIRQ>
}
20002500:	f107 0710 	add.w	r7, r7, #16
20002504:	46bd      	mov	sp, r7
20002506:	bd80      	pop	{r7, pc}

20002508 <MSS_SPI_transfer_frame>:
uint32_t MSS_SPI_transfer_frame
(
    mss_spi_instance_t * this_spi,
    uint32_t tx_bits
)
{
20002508:	b480      	push	{r7}
2000250a:	b087      	sub	sp, #28
2000250c:	af00      	add	r7, sp, #0
2000250e:	6078      	str	r0, [r7, #4]
20002510:	6039      	str	r1, [r7, #0]
    volatile uint32_t dummy;
    uint32_t rx_fifo_empty;
    uint32_t rx_ready;
    uint32_t tx_done;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20002512:	687a      	ldr	r2, [r7, #4]
20002514:	f24a 3330 	movw	r3, #41776	; 0xa330
20002518:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000251c:	429a      	cmp	r2, r3
2000251e:	d007      	beq.n	20002530 <MSS_SPI_transfer_frame+0x28>
20002520:	687a      	ldr	r2, [r7, #4]
20002522:	f24a 23ac 	movw	r3, #41644	; 0xa2ac
20002526:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000252a:	429a      	cmp	r2, r3
2000252c:	d000      	beq.n	20002530 <MSS_SPI_transfer_frame+0x28>
2000252e:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
20002530:	687b      	ldr	r3, [r7, #4]
20002532:	681b      	ldr	r3, [r3, #0]
20002534:	681b      	ldr	r3, [r3, #0]
20002536:	f003 0302 	and.w	r3, r3, #2
2000253a:	2b00      	cmp	r3, #0
2000253c:	d100      	bne.n	20002540 <MSS_SPI_transfer_frame+0x38>
2000253e:	be00      	bkpt	0x0000
    
    /* Ensure single frame transfer selected so interrupts work correctly */
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
20002540:	687b      	ldr	r3, [r7, #4]
20002542:	681a      	ldr	r2, [r3, #0]
20002544:	687b      	ldr	r3, [r7, #4]
20002546:	681b      	ldr	r3, [r3, #0]
20002548:	6819      	ldr	r1, [r3, #0]
2000254a:	f240 03ff 	movw	r3, #255	; 0xff
2000254e:	f6cf 7300 	movt	r3, #65280	; 0xff00
20002552:	ea01 0303 	and.w	r3, r1, r3
20002556:	f443 7380 	orr.w	r3, r3, #256	; 0x100
2000255a:	6013      	str	r3, [r2, #0]
                                | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);

    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
2000255c:	687b      	ldr	r3, [r7, #4]
2000255e:	681b      	ldr	r3, [r3, #0]
20002560:	687a      	ldr	r2, [r7, #4]
20002562:	6812      	ldr	r2, [r2, #0]
20002564:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20002566:	f042 020c 	orr.w	r2, r2, #12
2000256a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Flush Rx FIFO in case we are executing on A2F200. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
2000256c:	687b      	ldr	r3, [r7, #4]
2000256e:	681b      	ldr	r3, [r3, #0]
20002570:	689b      	ldr	r3, [r3, #8]
20002572:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002576:	60fb      	str	r3, [r7, #12]
    while(0u == rx_fifo_empty)
20002578:	e00b      	b.n	20002592 <MSS_SPI_transfer_frame+0x8a>
    {
        dummy = this_spi->hw_reg->RX_DATA;
2000257a:	687b      	ldr	r3, [r7, #4]
2000257c:	681b      	ldr	r3, [r3, #0]
2000257e:	691b      	ldr	r3, [r3, #16]
20002580:	60bb      	str	r3, [r7, #8]
        dummy = dummy;  /* Prevent Lint warning. */
20002582:	68bb      	ldr	r3, [r7, #8]
20002584:	60bb      	str	r3, [r7, #8]
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
20002586:	687b      	ldr	r3, [r7, #4]
20002588:	681b      	ldr	r3, [r3, #0]
2000258a:	689b      	ldr	r3, [r3, #8]
2000258c:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002590:	60fb      	str	r3, [r7, #12]
    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    
    /* Flush Rx FIFO in case we are executing on A2F200. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    while(0u == rx_fifo_empty)
20002592:	68fb      	ldr	r3, [r7, #12]
20002594:	2b00      	cmp	r3, #0
20002596:	d0f0      	beq.n	2000257a <MSS_SPI_transfer_frame+0x72>
        dummy = dummy;  /* Prevent Lint warning. */
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    }
    
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
20002598:	687b      	ldr	r3, [r7, #4]
2000259a:	681b      	ldr	r3, [r3, #0]
2000259c:	683a      	ldr	r2, [r7, #0]
2000259e:	615a      	str	r2, [r3, #20]
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
200025a0:	687b      	ldr	r3, [r7, #4]
200025a2:	681b      	ldr	r3, [r3, #0]
200025a4:	689b      	ldr	r3, [r3, #8]
200025a6:	f003 0301 	and.w	r3, r3, #1
200025aa:	617b      	str	r3, [r7, #20]
    while(0u == tx_done)
200025ac:	e005      	b.n	200025ba <MSS_SPI_transfer_frame+0xb2>
    {
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
200025ae:	687b      	ldr	r3, [r7, #4]
200025b0:	681b      	ldr	r3, [r3, #0]
200025b2:	689b      	ldr	r3, [r3, #8]
200025b4:	f003 0301 	and.w	r3, r3, #1
200025b8:	617b      	str	r3, [r7, #20]
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    while(0u == tx_done)
200025ba:	697b      	ldr	r3, [r7, #20]
200025bc:	2b00      	cmp	r3, #0
200025be:	d0f6      	beq.n	200025ae <MSS_SPI_transfer_frame+0xa6>
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
200025c0:	687b      	ldr	r3, [r7, #4]
200025c2:	681b      	ldr	r3, [r3, #0]
200025c4:	689b      	ldr	r3, [r3, #8]
200025c6:	f003 0302 	and.w	r3, r3, #2
200025ca:	613b      	str	r3, [r7, #16]
    while(0u == rx_ready)
200025cc:	e005      	b.n	200025da <MSS_SPI_transfer_frame+0xd2>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
200025ce:	687b      	ldr	r3, [r7, #4]
200025d0:	681b      	ldr	r3, [r3, #0]
200025d2:	689b      	ldr	r3, [r3, #8]
200025d4:	f003 0302 	and.w	r3, r3, #2
200025d8:	613b      	str	r3, [r7, #16]
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    while(0u == rx_ready)
200025da:	693b      	ldr	r3, [r7, #16]
200025dc:	2b00      	cmp	r3, #0
200025de:	d0f6      	beq.n	200025ce <MSS_SPI_transfer_frame+0xc6>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    }
    /* Return Rx data. */
    return( this_spi->hw_reg->RX_DATA );
200025e0:	687b      	ldr	r3, [r7, #4]
200025e2:	681b      	ldr	r3, [r3, #0]
200025e4:	691b      	ldr	r3, [r3, #16]
}
200025e6:	4618      	mov	r0, r3
200025e8:	f107 071c 	add.w	r7, r7, #28
200025ec:	46bd      	mov	sp, r7
200025ee:	bc80      	pop	{r7}
200025f0:	4770      	bx	lr
200025f2:	bf00      	nop

200025f4 <fill_slave_tx_fifo>:
 */
static void fill_slave_tx_fifo
(
    mss_spi_instance_t * this_spi
)
{
200025f4:	b480      	push	{r7}
200025f6:	b085      	sub	sp, #20
200025f8:	af00      	add	r7, sp, #0
200025fa:	6078      	str	r0, [r7, #4]
    uint32_t guard = 0u;
200025fc:	f04f 0300 	mov.w	r3, #0
20002600:	60fb      	str	r3, [r7, #12]

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20002602:	e00e      	b.n	20002622 <fill_slave_tx_fifo+0x2e>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
    {
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
20002604:	687b      	ldr	r3, [r7, #4]
20002606:	681b      	ldr	r3, [r3, #0]
20002608:	687a      	ldr	r2, [r7, #4]
2000260a:	6891      	ldr	r1, [r2, #8]
2000260c:	687a      	ldr	r2, [r7, #4]
2000260e:	6912      	ldr	r2, [r2, #16]
20002610:	440a      	add	r2, r1
20002612:	7812      	ldrb	r2, [r2, #0]
20002614:	615a      	str	r2, [r3, #20]
        ++this_spi->slave_tx_idx;
20002616:	687b      	ldr	r3, [r7, #4]
20002618:	691b      	ldr	r3, [r3, #16]
2000261a:	f103 0201 	add.w	r2, r3, #1
2000261e:	687b      	ldr	r3, [r7, #4]
20002620:	611a      	str	r2, [r3, #16]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20002622:	687b      	ldr	r3, [r7, #4]
20002624:	681b      	ldr	r3, [r3, #0]
20002626:	689b      	ldr	r3, [r3, #8]
20002628:	f403 7380 	and.w	r3, r3, #256	; 0x100
2000262c:	2b00      	cmp	r3, #0
2000262e:	d105      	bne.n	2000263c <fill_slave_tx_fifo+0x48>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
20002630:	687b      	ldr	r3, [r7, #4]
20002632:	691a      	ldr	r2, [r3, #16]
20002634:	687b      	ldr	r3, [r7, #4]
20002636:	68db      	ldr	r3, [r3, #12]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20002638:	429a      	cmp	r2, r3
2000263a:	d3e3      	bcc.n	20002604 <fill_slave_tx_fifo+0x10>
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
2000263c:	687b      	ldr	r3, [r7, #4]
2000263e:	691a      	ldr	r2, [r3, #16]
20002640:	687b      	ldr	r3, [r7, #4]
20002642:	68db      	ldr	r3, [r3, #12]
20002644:	429a      	cmp	r2, r3
20002646:	d31c      	bcc.n	20002682 <fill_slave_tx_fifo+0x8e>
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20002648:	e00e      	b.n	20002668 <fill_slave_tx_fifo+0x74>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
        {
            /* Sending from command response buffer */
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
2000264a:	687b      	ldr	r3, [r7, #4]
2000264c:	681b      	ldr	r3, [r3, #0]
2000264e:	687a      	ldr	r2, [r7, #4]
20002650:	6951      	ldr	r1, [r2, #20]
20002652:	687a      	ldr	r2, [r7, #4]
20002654:	69d2      	ldr	r2, [r2, #28]
20002656:	440a      	add	r2, r1
20002658:	7812      	ldrb	r2, [r2, #0]
2000265a:	615a      	str	r2, [r3, #20]
            ++this_spi->resp_buff_tx_idx;
2000265c:	687b      	ldr	r3, [r7, #4]
2000265e:	69db      	ldr	r3, [r3, #28]
20002660:	f103 0201 	add.w	r2, r3, #1
20002664:	687b      	ldr	r3, [r7, #4]
20002666:	61da      	str	r2, [r3, #28]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20002668:	687b      	ldr	r3, [r7, #4]
2000266a:	681b      	ldr	r3, [r3, #0]
2000266c:	689b      	ldr	r3, [r3, #8]
2000266e:	f403 7380 	and.w	r3, r3, #256	; 0x100
20002672:	2b00      	cmp	r3, #0
20002674:	d105      	bne.n	20002682 <fill_slave_tx_fifo+0x8e>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
20002676:	687b      	ldr	r3, [r7, #4]
20002678:	69da      	ldr	r2, [r3, #28]
2000267a:	687b      	ldr	r3, [r7, #4]
2000267c:	699b      	ldr	r3, [r3, #24]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
2000267e:	429a      	cmp	r2, r3
20002680:	d3e3      	bcc.n	2000264a <fill_slave_tx_fifo+0x56>
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
20002682:	687b      	ldr	r3, [r7, #4]
20002684:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20002686:	2b00      	cmp	r3, #0
20002688:	d01f      	beq.n	200026ca <fill_slave_tx_fifo+0xd6>
2000268a:	687b      	ldr	r3, [r7, #4]
2000268c:	691a      	ldr	r2, [r3, #16]
2000268e:	687b      	ldr	r3, [r7, #4]
20002690:	68db      	ldr	r3, [r3, #12]
20002692:	429a      	cmp	r2, r3
20002694:	d319      	bcc.n	200026ca <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
20002696:	687b      	ldr	r3, [r7, #4]
20002698:	69da      	ldr	r2, [r3, #28]
2000269a:	687b      	ldr	r3, [r7, #4]
2000269c:	699b      	ldr	r3, [r3, #24]
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
2000269e:	429a      	cmp	r2, r3
200026a0:	d313      	bcc.n	200026ca <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
200026a2:	e008      	b.n	200026b6 <fill_slave_tx_fifo+0xc2>
              (guard < BIG_FIFO_SIZE))
        {
            /* Nothing left so pad with 0s for consistency */
            this_spi->hw_reg->TX_DATA = 0x00u;
200026a4:	687b      	ldr	r3, [r7, #4]
200026a6:	681b      	ldr	r3, [r3, #0]
200026a8:	f04f 0200 	mov.w	r2, #0
200026ac:	615a      	str	r2, [r3, #20]
             * We use the guard count to cover the unlikely event that we are
             * never seeing the TX FIFO full because the data is being pulled
             * out as fast as we can stuff it in. In this event we never spend
             * more than a full FIFOs worth of time spinning here.
             */
            guard++;
200026ae:	68fb      	ldr	r3, [r7, #12]
200026b0:	f103 0301 	add.w	r3, r3, #1
200026b4:	60fb      	str	r3, [r7, #12]
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
200026b6:	687b      	ldr	r3, [r7, #4]
200026b8:	681b      	ldr	r3, [r3, #0]
200026ba:	689b      	ldr	r3, [r3, #8]
200026bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
200026c0:	2b00      	cmp	r3, #0
200026c2:	d102      	bne.n	200026ca <fill_slave_tx_fifo+0xd6>
200026c4:	68fb      	ldr	r3, [r7, #12]
200026c6:	2b1f      	cmp	r3, #31
200026c8:	d9ec      	bls.n	200026a4 <fill_slave_tx_fifo+0xb0>
             */
            guard++;
        }
    }

}
200026ca:	f107 0714 	add.w	r7, r7, #20
200026ce:	46bd      	mov	sp, r7
200026d0:	bc80      	pop	{r7}
200026d2:	4770      	bx	lr

200026d4 <read_slave_rx_fifo>:
 */
static void read_slave_rx_fifo
(
    mss_spi_instance_t * this_spi
)
{
200026d4:	b580      	push	{r7, lr}
200026d6:	b084      	sub	sp, #16
200026d8:	af00      	add	r7, sp, #0
200026da:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
200026dc:	687b      	ldr	r3, [r7, #4]
200026de:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
200026e2:	2b02      	cmp	r3, #2
200026e4:	d115      	bne.n	20002712 <read_slave_rx_fifo+0x3e>
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
200026e6:	e00c      	b.n	20002702 <read_slave_rx_fifo+0x2e>
        {
            /* Single frame handling mode. */
            rx_frame = this_spi->hw_reg->RX_DATA;
200026e8:	687b      	ldr	r3, [r7, #4]
200026ea:	681b      	ldr	r3, [r3, #0]
200026ec:	691b      	ldr	r3, [r3, #16]
200026ee:	60fb      	str	r3, [r7, #12]
            if(0u != this_spi->frame_rx_handler)
200026f0:	687b      	ldr	r3, [r7, #4]
200026f2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
200026f4:	2b00      	cmp	r3, #0
200026f6:	d004      	beq.n	20002702 <read_slave_rx_fifo+0x2e>
            {
                this_spi->frame_rx_handler( rx_frame );
200026f8:	687b      	ldr	r3, [r7, #4]
200026fa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
200026fc:	68fa      	ldr	r2, [r7, #12]
200026fe:	4610      	mov	r0, r2
20002700:	4798      	blx	r3
{
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20002702:	687b      	ldr	r3, [r7, #4]
20002704:	681b      	ldr	r3, [r3, #0]
20002706:	689b      	ldr	r3, [r3, #8]
20002708:	f003 0340 	and.w	r3, r3, #64	; 0x40
2000270c:	2b00      	cmp	r3, #0
2000270e:	d0eb      	beq.n	200026e8 <read_slave_rx_fifo+0x14>
20002710:	e032      	b.n	20002778 <read_slave_rx_fifo+0xa4>
            {
                this_spi->frame_rx_handler( rx_frame );
            }
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
20002712:	687b      	ldr	r3, [r7, #4]
20002714:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002718:	2b01      	cmp	r3, #1
2000271a:	d125      	bne.n	20002768 <read_slave_rx_fifo+0x94>
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
2000271c:	e017      	b.n	2000274e <read_slave_rx_fifo+0x7a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
2000271e:	687b      	ldr	r3, [r7, #4]
20002720:	681b      	ldr	r3, [r3, #0]
20002722:	691b      	ldr	r3, [r3, #16]
20002724:	60fb      	str	r3, [r7, #12]
            if(this_spi->slave_rx_idx < this_spi->slave_rx_size)
20002726:	687b      	ldr	r3, [r7, #4]
20002728:	6b1a      	ldr	r2, [r3, #48]	; 0x30
2000272a:	687b      	ldr	r3, [r7, #4]
2000272c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
2000272e:	429a      	cmp	r2, r3
20002730:	d207      	bcs.n	20002742 <read_slave_rx_fifo+0x6e>
            {
                this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
20002732:	687b      	ldr	r3, [r7, #4]
20002734:	6a9a      	ldr	r2, [r3, #40]	; 0x28
20002736:	687b      	ldr	r3, [r7, #4]
20002738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
2000273a:	4413      	add	r3, r2
2000273c:	68fa      	ldr	r2, [r7, #12]
2000273e:	b2d2      	uxtb	r2, r2
20002740:	701a      	strb	r2, [r3, #0]
            }

            ++this_spi->slave_rx_idx;
20002742:	687b      	ldr	r3, [r7, #4]
20002744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20002746:	f103 0201 	add.w	r2, r3, #1
2000274a:	687b      	ldr	r3, [r7, #4]
2000274c:	631a      	str	r2, [r3, #48]	; 0x30
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
2000274e:	687b      	ldr	r3, [r7, #4]
20002750:	681b      	ldr	r3, [r3, #0]
20002752:	689b      	ldr	r3, [r3, #8]
20002754:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002758:	2b00      	cmp	r3, #0
2000275a:	d0e0      	beq.n	2000271e <read_slave_rx_fifo+0x4a>
2000275c:	e00c      	b.n	20002778 <read_slave_rx_fifo+0xa4>
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
2000275e:	687b      	ldr	r3, [r7, #4]
20002760:	681b      	ldr	r3, [r3, #0]
20002762:	691b      	ldr	r3, [r3, #16]
20002764:	60fb      	str	r3, [r7, #12]
20002766:	e000      	b.n	2000276a <read_slave_rx_fifo+0x96>
        }
    }
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20002768:	bf00      	nop
2000276a:	687b      	ldr	r3, [r7, #4]
2000276c:	681b      	ldr	r3, [r3, #0]
2000276e:	689b      	ldr	r3, [r3, #8]
20002770:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002774:	2b00      	cmp	r3, #0
20002776:	d0f2      	beq.n	2000275e <read_slave_rx_fifo+0x8a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
        }
    }
}
20002778:	f107 0710 	add.w	r7, r7, #16
2000277c:	46bd      	mov	sp, r7
2000277e:	bd80      	pop	{r7, pc}

20002780 <mss_spi_isr>:
 */
static void mss_spi_isr
(
    mss_spi_instance_t * this_spi
)
{    
20002780:	b580      	push	{r7, lr}
20002782:	b086      	sub	sp, #24
20002784:	af00      	add	r7, sp, #0
20002786:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    __I  uint32_t *this_mis = &this_spi->hw_reg->MIS;
20002788:	687b      	ldr	r3, [r7, #4]
2000278a:	681b      	ldr	r3, [r3, #0]
2000278c:	f103 0320 	add.w	r3, r3, #32
20002790:	613b      	str	r3, [r7, #16]

    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20002792:	687a      	ldr	r2, [r7, #4]
20002794:	f24a 3330 	movw	r3, #41776	; 0xa330
20002798:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000279c:	429a      	cmp	r2, r3
2000279e:	d007      	beq.n	200027b0 <mss_spi_isr+0x30>
200027a0:	687a      	ldr	r2, [r7, #4]
200027a2:	f24a 23ac 	movw	r3, #41644	; 0xa2ac
200027a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200027aa:	429a      	cmp	r2, r3
200027ac:	d000      	beq.n	200027b0 <mss_spi_isr+0x30>
200027ae:	be00      	bkpt	0x0000
  
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
200027b0:	693b      	ldr	r3, [r7, #16]
200027b2:	681b      	ldr	r3, [r3, #0]
200027b4:	f003 0302 	and.w	r3, r3, #2
200027b8:	2b00      	cmp	r3, #0
200027ba:	d052      	beq.n	20002862 <mss_spi_isr+0xe2>
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
200027bc:	687b      	ldr	r3, [r7, #4]
200027be:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
200027c2:	2b02      	cmp	r3, #2
200027c4:	d115      	bne.n	200027f2 <mss_spi_isr+0x72>
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
200027c6:	e00c      	b.n	200027e2 <mss_spi_isr+0x62>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
200027c8:	687b      	ldr	r3, [r7, #4]
200027ca:	681b      	ldr	r3, [r3, #0]
200027cc:	691b      	ldr	r3, [r3, #16]
200027ce:	60fb      	str	r3, [r7, #12]
                if(0u != this_spi->frame_rx_handler)
200027d0:	687b      	ldr	r3, [r7, #4]
200027d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
200027d4:	2b00      	cmp	r3, #0
200027d6:	d004      	beq.n	200027e2 <mss_spi_isr+0x62>
                {
                    this_spi->frame_rx_handler( rx_frame );
200027d8:	687b      	ldr	r3, [r7, #4]
200027da:	6f5b      	ldr	r3, [r3, #116]	; 0x74
200027dc:	68fa      	ldr	r2, [r7, #12]
200027de:	4610      	mov	r0, r2
200027e0:	4798      	blx	r3
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
200027e2:	687b      	ldr	r3, [r7, #4]
200027e4:	681b      	ldr	r3, [r3, #0]
200027e6:	689b      	ldr	r3, [r3, #8]
200027e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
200027ec:	2b00      	cmp	r3, #0
200027ee:	d0eb      	beq.n	200027c8 <mss_spi_isr+0x48>
200027f0:	e032      	b.n	20002858 <mss_spi_isr+0xd8>
                {
                    this_spi->frame_rx_handler( rx_frame );
                }
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
200027f2:	687b      	ldr	r3, [r7, #4]
200027f4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
200027f8:	2b01      	cmp	r3, #1
200027fa:	d125      	bne.n	20002848 <mss_spi_isr+0xc8>
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
200027fc:	e017      	b.n	2000282e <mss_spi_isr+0xae>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;                /* Read from FIFO irrespective */
200027fe:	687b      	ldr	r3, [r7, #4]
20002800:	681b      	ldr	r3, [r3, #0]
20002802:	691b      	ldr	r3, [r3, #16]
20002804:	60fb      	str	r3, [r7, #12]
                if(this_spi->slave_rx_idx < this_spi->slave_rx_size) /* Write to array if required */
20002806:	687b      	ldr	r3, [r7, #4]
20002808:	6b1a      	ldr	r2, [r3, #48]	; 0x30
2000280a:	687b      	ldr	r3, [r7, #4]
2000280c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
2000280e:	429a      	cmp	r2, r3
20002810:	d207      	bcs.n	20002822 <mss_spi_isr+0xa2>
                {
                    this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
20002812:	687b      	ldr	r3, [r7, #4]
20002814:	6a9a      	ldr	r2, [r3, #40]	; 0x28
20002816:	687b      	ldr	r3, [r7, #4]
20002818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
2000281a:	4413      	add	r3, r2
2000281c:	68fa      	ldr	r2, [r7, #12]
2000281e:	b2d2      	uxtb	r2, r2
20002820:	701a      	strb	r2, [r3, #0]
                }

                ++this_spi->slave_rx_idx;            
20002822:	687b      	ldr	r3, [r7, #4]
20002824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20002826:	f103 0201 	add.w	r2, r3, #1
2000282a:	687b      	ldr	r3, [r7, #4]
2000282c:	631a      	str	r2, [r3, #48]	; 0x30
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
2000282e:	687b      	ldr	r3, [r7, #4]
20002830:	681b      	ldr	r3, [r3, #0]
20002832:	689b      	ldr	r3, [r3, #8]
20002834:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002838:	2b00      	cmp	r3, #0
2000283a:	d0e0      	beq.n	200027fe <mss_spi_isr+0x7e>
2000283c:	e00c      	b.n	20002858 <mss_spi_isr+0xd8>
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
2000283e:	687b      	ldr	r3, [r7, #4]
20002840:	681b      	ldr	r3, [r3, #0]
20002842:	691b      	ldr	r3, [r3, #16]
20002844:	60fb      	str	r3, [r7, #12]
20002846:	e000      	b.n	2000284a <mss_spi_isr+0xca>
            }
        }
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20002848:	bf00      	nop
2000284a:	687b      	ldr	r3, [r7, #4]
2000284c:	681b      	ldr	r3, [r3, #0]
2000284e:	689b      	ldr	r3, [r3, #8]
20002850:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002854:	2b00      	cmp	r3, #0
20002856:	d0f2      	beq.n	2000283e <mss_spi_isr+0xbe>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
            }
        }

        this_spi->hw_reg->INT_CLEAR = RXDONE_IRQ_MASK;
20002858:	687b      	ldr	r3, [r7, #4]
2000285a:	681b      	ldr	r3, [r3, #0]
2000285c:	f04f 0202 	mov.w	r2, #2
20002860:	60da      	str	r2, [r3, #12]
    }

   /* Handle transmit. */
    if(0u != (*this_mis & TXDONE_IRQ_MASK))
20002862:	693b      	ldr	r3, [r7, #16]
20002864:	681b      	ldr	r3, [r3, #0]
20002866:	f003 0301 	and.w	r3, r3, #1
2000286a:	b2db      	uxtb	r3, r3
2000286c:	2b00      	cmp	r3, #0
2000286e:	d012      	beq.n	20002896 <mss_spi_isr+0x116>
    {
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
20002870:	687b      	ldr	r3, [r7, #4]
20002872:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002876:	2b02      	cmp	r3, #2
20002878:	d105      	bne.n	20002886 <mss_spi_isr+0x106>
        {
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
2000287a:	687b      	ldr	r3, [r7, #4]
2000287c:	681b      	ldr	r3, [r3, #0]
2000287e:	687a      	ldr	r2, [r7, #4]
20002880:	6f92      	ldr	r2, [r2, #120]	; 0x78
20002882:	615a      	str	r2, [r3, #20]
20002884:	e002      	b.n	2000288c <mss_spi_isr+0x10c>
        }
        else /* Must be block mode so load FIFO to the max */
        {
            fill_slave_tx_fifo(this_spi);
20002886:	6878      	ldr	r0, [r7, #4]
20002888:	f7ff feb4 	bl	200025f4 <fill_slave_tx_fifo>
        }

        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
2000288c:	687b      	ldr	r3, [r7, #4]
2000288e:	681b      	ldr	r3, [r3, #0]
20002890:	f04f 0201 	mov.w	r2, #1
20002894:	60da      	str	r2, [r3, #12]
    }
    
    /* Handle command interrupt. */
    if(0u != (*this_mis & CMD_IRQ_MASK))
20002896:	693b      	ldr	r3, [r7, #16]
20002898:	681b      	ldr	r3, [r3, #0]
2000289a:	f003 0310 	and.w	r3, r3, #16
2000289e:	2b00      	cmp	r3, #0
200028a0:	d023      	beq.n	200028ea <mss_spi_isr+0x16a>
    {
        read_slave_rx_fifo(this_spi);
200028a2:	6878      	ldr	r0, [r7, #4]
200028a4:	f7ff ff16 	bl	200026d4 <read_slave_rx_fifo>
        
        /*
         * Call the command handler if one exists.
         */
        if(0u != this_spi->cmd_handler)
200028a8:	687b      	ldr	r3, [r7, #4]
200028aa:	6a1b      	ldr	r3, [r3, #32]
200028ac:	2b00      	cmp	r3, #0
200028ae:	d00b      	beq.n	200028c8 <mss_spi_isr+0x148>
        {
            (*this_spi->cmd_handler)(this_spi->slave_rx_buffer, this_spi->slave_rx_idx);
200028b0:	687b      	ldr	r3, [r7, #4]
200028b2:	6a1b      	ldr	r3, [r3, #32]
200028b4:	687a      	ldr	r2, [r7, #4]
200028b6:	6a91      	ldr	r1, [r2, #40]	; 0x28
200028b8:	687a      	ldr	r2, [r7, #4]
200028ba:	6b12      	ldr	r2, [r2, #48]	; 0x30
200028bc:	4608      	mov	r0, r1
200028be:	4611      	mov	r1, r2
200028c0:	4798      	blx	r3
            fill_slave_tx_fifo(this_spi);
200028c2:	6878      	ldr	r0, [r7, #4]
200028c4:	f7ff fe96 	bl	200025f4 <fill_slave_tx_fifo>
        }
        /* Set cmd_done to indicate it is now safe to 0 fill TX FIFO */
        this_spi->cmd_done = 1u;
200028c8:	687b      	ldr	r3, [r7, #4]
200028ca:	f04f 0201 	mov.w	r2, #1
200028ce:	625a      	str	r2, [r3, #36]	; 0x24
        /* Disable command interrupt until slave select becomes de-asserted to avoid retriggering. */
        this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_CMD_IRQ_MASK;
200028d0:	687b      	ldr	r3, [r7, #4]
200028d2:	681b      	ldr	r3, [r3, #0]
200028d4:	687a      	ldr	r2, [r7, #4]
200028d6:	6812      	ldr	r2, [r2, #0]
200028d8:	6a92      	ldr	r2, [r2, #40]	; 0x28
200028da:	f022 0210 	bic.w	r2, r2, #16
200028de:	629a      	str	r2, [r3, #40]	; 0x28
        this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
200028e0:	687b      	ldr	r3, [r7, #4]
200028e2:	681b      	ldr	r3, [r3, #0]
200028e4:	f04f 0210 	mov.w	r2, #16
200028e8:	60da      	str	r2, [r3, #12]
    }

    if(0u != (*this_mis & RXOVFLOW_IRQ_MASK))
200028ea:	693b      	ldr	r3, [r7, #16]
200028ec:	681b      	ldr	r3, [r3, #0]
200028ee:	f003 0304 	and.w	r3, r3, #4
200028f2:	2b00      	cmp	r3, #0
200028f4:	d00f      	beq.n	20002916 <mss_spi_isr+0x196>
    {
        /*
         * Receive overflow, not a lot we can do for this. Reset the receive
         *  FIFO, clear the interrupt and hope it doesn't happen again...
         */
        this_spi->hw_reg->COMMAND |= RX_FIFO_RESET_MASK;
200028f6:	687b      	ldr	r3, [r7, #4]
200028f8:	681b      	ldr	r3, [r3, #0]
200028fa:	687a      	ldr	r2, [r7, #4]
200028fc:	6812      	ldr	r2, [r2, #0]
200028fe:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20002900:	f042 0204 	orr.w	r2, r2, #4
20002904:	62da      	str	r2, [r3, #44]	; 0x2c
        recover_from_rx_overflow(this_spi);
20002906:	6878      	ldr	r0, [r7, #4]
20002908:	f7ff fbf2 	bl	200020f0 <recover_from_rx_overflow>
        this_spi->hw_reg->INT_CLEAR = RXOVFLOW_IRQ_MASK;
2000290c:	687b      	ldr	r3, [r7, #4]
2000290e:	681b      	ldr	r3, [r3, #0]
20002910:	f04f 0204 	mov.w	r2, #4
20002914:	60da      	str	r2, [r3, #12]
     * slave TX FIFO data setup (if there is one).
     * In block mode this will probably not be very successful as we will
     * be out of synch with the master but the reset on SSEND will hopefully
     * take care of that for the next transfer.
     */
    if(0u != (*this_mis & TXURUN_IRQ_MASK))
20002916:	693b      	ldr	r3, [r7, #16]
20002918:	681b      	ldr	r3, [r3, #0]
2000291a:	f003 0308 	and.w	r3, r3, #8
2000291e:	2b00      	cmp	r3, #0
20002920:	d031      	beq.n	20002986 <mss_spi_isr+0x206>
    {
        this_spi->hw_reg->COMMAND |= TX_FIFO_RESET_MASK;
20002922:	687b      	ldr	r3, [r7, #4]
20002924:	681b      	ldr	r3, [r3, #0]
20002926:	687a      	ldr	r2, [r7, #4]
20002928:	6812      	ldr	r2, [r2, #0]
2000292a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
2000292c:	f042 0208 	orr.w	r2, r2, #8
20002930:	62da      	str	r2, [r3, #44]	; 0x2c
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
20002932:	687b      	ldr	r3, [r7, #4]
20002934:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002938:	2b02      	cmp	r3, #2
2000293a:	d113      	bne.n	20002964 <mss_spi_isr+0x1e4>
        {
            this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
2000293c:	687b      	ldr	r3, [r7, #4]
2000293e:	681a      	ldr	r2, [r3, #0]
20002940:	687b      	ldr	r3, [r7, #4]
20002942:	681b      	ldr	r3, [r3, #0]
20002944:	6819      	ldr	r1, [r3, #0]
20002946:	f240 03ff 	movw	r3, #255	; 0xff
2000294a:	f6cf 7300 	movt	r3, #65280	; 0xff00
2000294e:	ea01 0303 	and.w	r3, r1, r3
20002952:	f443 7380 	orr.w	r3, r3, #256	; 0x100
20002956:	6013      	str	r3, [r2, #0]
                                        | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
20002958:	687b      	ldr	r3, [r7, #4]
2000295a:	681b      	ldr	r3, [r3, #0]
2000295c:	687a      	ldr	r2, [r7, #4]
2000295e:	6f92      	ldr	r2, [r2, #120]	; 0x78
20002960:	615a      	str	r2, [r3, #20]
20002962:	e00b      	b.n	2000297c <mss_spi_isr+0x1fc>
        }
        else if( MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode )
20002964:	687b      	ldr	r3, [r7, #4]
20002966:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
2000296a:	2b01      	cmp	r3, #1
2000296c:	d106      	bne.n	2000297c <mss_spi_isr+0x1fc>
        {
            /* Block mode so reload FIFO to the max */
            this_spi->slave_tx_idx = 0u;
2000296e:	687b      	ldr	r3, [r7, #4]
20002970:	f04f 0200 	mov.w	r2, #0
20002974:	611a      	str	r2, [r3, #16]
            fill_slave_tx_fifo(this_spi);
20002976:	6878      	ldr	r0, [r7, #4]
20002978:	f7ff fe3c 	bl	200025f4 <fill_slave_tx_fifo>
        else
        {
            /* Not frame or block mode? Can't do anything here... */
        }

        this_spi->hw_reg->INT_CLEAR = TXURUN_IRQ_MASK;
2000297c:	687b      	ldr	r3, [r7, #4]
2000297e:	681b      	ldr	r3, [r3, #0]
20002980:	f04f 0208 	mov.w	r2, #8
20002984:	60da      	str	r2, [r3, #12]
    /*
     * Handle slave select becoming de-asserted. Only enables if
     * we are operating in block mode, in frame mode we do everything
     * in the receive and transmit interrupt handlers.
     */
    if(0u != (*this_mis & SSEND_IRQ_MASK))
20002986:	693b      	ldr	r3, [r7, #16]
20002988:	681b      	ldr	r3, [r3, #0]
2000298a:	f003 0320 	and.w	r3, r3, #32
2000298e:	2b00      	cmp	r3, #0
20002990:	d049      	beq.n	20002a26 <mss_spi_isr+0x2a6>
    {
        uint32_t rx_size;
        
        read_slave_rx_fifo(this_spi);
20002992:	6878      	ldr	r0, [r7, #4]
20002994:	f7ff fe9e 	bl	200026d4 <read_slave_rx_fifo>
        rx_size = this_spi->slave_rx_idx;
20002998:	687b      	ldr	r3, [r7, #4]
2000299a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
2000299c:	617b      	str	r3, [r7, #20]
        /*
         * Re-enable command interrupt if required and clear all the response
         * buffer state in readiness for next response. This must be done
         * before reloading the TX FIFO.
         */
        if(0u != this_spi->cmd_handler)
2000299e:	687b      	ldr	r3, [r7, #4]
200029a0:	6a1b      	ldr	r3, [r3, #32]
200029a2:	2b00      	cmp	r3, #0
200029a4:	d01c      	beq.n	200029e0 <mss_spi_isr+0x260>
        {
            this_spi->cmd_done = 0u;
200029a6:	687b      	ldr	r3, [r7, #4]
200029a8:	f04f 0200 	mov.w	r2, #0
200029ac:	625a      	str	r2, [r3, #36]	; 0x24
            this_spi->resp_tx_buffer = 0u;
200029ae:	687b      	ldr	r3, [r7, #4]
200029b0:	f04f 0200 	mov.w	r2, #0
200029b4:	615a      	str	r2, [r3, #20]
            this_spi->resp_buff_size = 0u;
200029b6:	687b      	ldr	r3, [r7, #4]
200029b8:	f04f 0200 	mov.w	r2, #0
200029bc:	619a      	str	r2, [r3, #24]
            this_spi->resp_buff_tx_idx = 0u;
200029be:	687b      	ldr	r3, [r7, #4]
200029c0:	f04f 0200 	mov.w	r2, #0
200029c4:	61da      	str	r2, [r3, #28]
            this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
200029c6:	687b      	ldr	r3, [r7, #4]
200029c8:	681b      	ldr	r3, [r3, #0]
200029ca:	f04f 0210 	mov.w	r2, #16
200029ce:	60da      	str	r2, [r3, #12]
            this_spi->hw_reg->CONTROL2 |= C2_ENABLE_CMD_IRQ_MASK;
200029d0:	687b      	ldr	r3, [r7, #4]
200029d2:	681b      	ldr	r3, [r3, #0]
200029d4:	687a      	ldr	r2, [r7, #4]
200029d6:	6812      	ldr	r2, [r2, #0]
200029d8:	6a92      	ldr	r2, [r2, #40]	; 0x28
200029da:	f042 0210 	orr.w	r2, r2, #16
200029de:	629a      	str	r2, [r3, #40]	; 0x28
        /* 
         * Reset the transmit index to 0 to restart transmit at the start of the
         * transmit buffer in the next transaction. This also requires flushing
         * the Tx FIFO and refilling it with the start of Tx data buffer.
         */
        this_spi->slave_tx_idx = 0u;
200029e0:	687b      	ldr	r3, [r7, #4]
200029e2:	f04f 0200 	mov.w	r2, #0
200029e6:	611a      	str	r2, [r3, #16]
        this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
200029e8:	687b      	ldr	r3, [r7, #4]
200029ea:	681b      	ldr	r3, [r3, #0]
200029ec:	687a      	ldr	r2, [r7, #4]
200029ee:	6812      	ldr	r2, [r2, #0]
200029f0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
200029f2:	f042 020c 	orr.w	r2, r2, #12
200029f6:	62da      	str	r2, [r3, #44]	; 0x2c
        fill_slave_tx_fifo(this_spi);
200029f8:	6878      	ldr	r0, [r7, #4]
200029fa:	f7ff fdfb 	bl	200025f4 <fill_slave_tx_fifo>
        
        /* Prepare to receive next packet. */
        this_spi->slave_rx_idx = 0u;
200029fe:	687b      	ldr	r3, [r7, #4]
20002a00:	f04f 0200 	mov.w	r2, #0
20002a04:	631a      	str	r2, [r3, #48]	; 0x30
        /*
         * Call the receive handler if one exists.
         */
        if(0u != this_spi->block_rx_handler)
20002a06:	687b      	ldr	r3, [r7, #4]
20002a08:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
20002a0a:	2b00      	cmp	r3, #0
20002a0c:	d006      	beq.n	20002a1c <mss_spi_isr+0x29c>
        {
            (*this_spi->block_rx_handler)(this_spi->slave_rx_buffer, rx_size);
20002a0e:	687b      	ldr	r3, [r7, #4]
20002a10:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
20002a12:	687a      	ldr	r2, [r7, #4]
20002a14:	6a92      	ldr	r2, [r2, #40]	; 0x28
20002a16:	4610      	mov	r0, r2
20002a18:	6979      	ldr	r1, [r7, #20]
20002a1a:	4798      	blx	r3
        }
        
        this_spi->hw_reg->INT_CLEAR = SSEND_IRQ_MASK;
20002a1c:	687b      	ldr	r3, [r7, #4]
20002a1e:	681b      	ldr	r3, [r3, #0]
20002a20:	f04f 0220 	mov.w	r2, #32
20002a24:	60da      	str	r2, [r3, #12]
    }
}
20002a26:	f107 0718 	add.w	r7, r7, #24
20002a2a:	46bd      	mov	sp, r7
20002a2c:	bd80      	pop	{r7, pc}
20002a2e:	bf00      	nop

20002a30 <SPI0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI0_IRQHandler(void)
#else
void SPI0_IRQHandler( void )
#endif
{
20002a30:	4668      	mov	r0, sp
20002a32:	f020 0107 	bic.w	r1, r0, #7
20002a36:	468d      	mov	sp, r1
20002a38:	b589      	push	{r0, r3, r7, lr}
20002a3a:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi0);
20002a3c:	f24a 3030 	movw	r0, #41776	; 0xa330
20002a40:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002a44:	f7ff fe9c 	bl	20002780 <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI0_IRQn);
20002a48:	f04f 000c 	mov.w	r0, #12
20002a4c:	f7ff fa98 	bl	20001f80 <NVIC_ClearPendingIRQ>
}
20002a50:	46bd      	mov	sp, r7
20002a52:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002a56:	4685      	mov	sp, r0
20002a58:	4770      	bx	lr
20002a5a:	bf00      	nop

20002a5c <SPI1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI1_IRQHandler(void)
#else
void SPI1_IRQHandler(void)
#endif
{
20002a5c:	4668      	mov	r0, sp
20002a5e:	f020 0107 	bic.w	r1, r0, #7
20002a62:	468d      	mov	sp, r1
20002a64:	b589      	push	{r0, r3, r7, lr}
20002a66:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi1);
20002a68:	f24a 20ac 	movw	r0, #41644	; 0xa2ac
20002a6c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002a70:	f7ff fe86 	bl	20002780 <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI1_IRQn);
20002a74:	f04f 000d 	mov.w	r0, #13
20002a78:	f7ff fa82 	bl	20001f80 <NVIC_ClearPendingIRQ>
}
20002a7c:	46bd      	mov	sp, r7
20002a7e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002a82:	4685      	mov	sp, r0
20002a84:	4770      	bx	lr
20002a86:	bf00      	nop

20002a88 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20002a88:	b480      	push	{r7}
20002a8a:	b083      	sub	sp, #12
20002a8c:	af00      	add	r7, sp, #0
20002a8e:	4603      	mov	r3, r0
20002a90:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20002a92:	f24e 1300 	movw	r3, #57600	; 0xe100
20002a96:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002a9a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20002a9e:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002aa2:	88f9      	ldrh	r1, [r7, #6]
20002aa4:	f001 011f 	and.w	r1, r1, #31
20002aa8:	f04f 0001 	mov.w	r0, #1
20002aac:	fa00 f101 	lsl.w	r1, r0, r1
20002ab0:	f102 0260 	add.w	r2, r2, #96	; 0x60
20002ab4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20002ab8:	f107 070c 	add.w	r7, r7, #12
20002abc:	46bd      	mov	sp, r7
20002abe:	bc80      	pop	{r7}
20002ac0:	4770      	bx	lr
20002ac2:	bf00      	nop

20002ac4 <MSS_GPIO_init>:
/*-------------------------------------------------------------------------*//**
 * MSS_GPIO_init
 * See "mss_gpio.h" for details of how to use this function.
 */
void MSS_GPIO_init( void )
{
20002ac4:	b580      	push	{r7, lr}
20002ac6:	b082      	sub	sp, #8
20002ac8:	af00      	add	r7, sp, #0
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
20002aca:	f242 0300 	movw	r3, #8192	; 0x2000
20002ace:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002ad2:	f242 0200 	movw	r2, #8192	; 0x2000
20002ad6:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002ada:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002adc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
20002ae0:	631a      	str	r2, [r3, #48]	; 0x30
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
20002ae2:	f04f 0300 	mov.w	r3, #0
20002ae6:	607b      	str	r3, [r7, #4]
20002ae8:	e00e      	b.n	20002b08 <MSS_GPIO_init+0x44>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
20002aea:	687a      	ldr	r2, [r7, #4]
20002aec:	f649 13c4 	movw	r3, #39364	; 0x99c4
20002af0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002af4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
20002af8:	b21b      	sxth	r3, r3
20002afa:	4618      	mov	r0, r3
20002afc:	f7ff ffc4 	bl	20002a88 <NVIC_ClearPendingIRQ>
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
20002b00:	687b      	ldr	r3, [r7, #4]
20002b02:	f103 0301 	add.w	r3, r3, #1
20002b06:	607b      	str	r3, [r7, #4]
20002b08:	687b      	ldr	r3, [r7, #4]
20002b0a:	2b1f      	cmp	r3, #31
20002b0c:	d9ed      	bls.n	20002aea <MSS_GPIO_init+0x26>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    }
    /* Take MSS GPIO hardware out of reset. */
    SYSREG->SOFT_RST_CR &= ~SYSREG_GPIO_SOFTRESET_MASK;
20002b0e:	f242 0300 	movw	r3, #8192	; 0x2000
20002b12:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002b16:	f242 0200 	movw	r2, #8192	; 0x2000
20002b1a:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002b1e:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002b20:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
20002b24:	631a      	str	r2, [r3, #48]	; 0x30
}
20002b26:	f107 0708 	add.w	r7, r7, #8
20002b2a:	46bd      	mov	sp, r7
20002b2c:	bd80      	pop	{r7, pc}
20002b2e:	bf00      	nop

20002b30 <MSS_GPIO_config>:
void MSS_GPIO_config
(
    mss_gpio_id_t port_id,
    uint32_t config
)
{
20002b30:	b480      	push	{r7}
20002b32:	b085      	sub	sp, #20
20002b34:	af00      	add	r7, sp, #0
20002b36:	4603      	mov	r3, r0
20002b38:	6039      	str	r1, [r7, #0]
20002b3a:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
20002b3c:	79fb      	ldrb	r3, [r7, #7]
20002b3e:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
20002b40:	68fb      	ldr	r3, [r7, #12]
20002b42:	2b1f      	cmp	r3, #31
20002b44:	d900      	bls.n	20002b48 <MSS_GPIO_config+0x18>
20002b46:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
20002b48:	68fb      	ldr	r3, [r7, #12]
20002b4a:	2b1f      	cmp	r3, #31
20002b4c:	d808      	bhi.n	20002b60 <MSS_GPIO_config+0x30>
    {
        *(g_config_reg_lut[gpio_idx]) = config;
20002b4e:	68fa      	ldr	r2, [r7, #12]
20002b50:	f649 1344 	movw	r3, #39236	; 0x9944
20002b54:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002b58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
20002b5c:	683a      	ldr	r2, [r7, #0]
20002b5e:	601a      	str	r2, [r3, #0]
    }
}
20002b60:	f107 0714 	add.w	r7, r7, #20
20002b64:	46bd      	mov	sp, r7
20002b66:	bc80      	pop	{r7}
20002b68:	4770      	bx	lr
20002b6a:	bf00      	nop

20002b6c <MSS_GPIO_set_output>:
void MSS_GPIO_set_output
(
    mss_gpio_id_t       port_id,
    uint8_t             value
)
{
20002b6c:	b480      	push	{r7}
20002b6e:	b085      	sub	sp, #20
20002b70:	af00      	add	r7, sp, #0
20002b72:	4602      	mov	r2, r0
20002b74:	460b      	mov	r3, r1
20002b76:	71fa      	strb	r2, [r7, #7]
20002b78:	71bb      	strb	r3, [r7, #6]
    uint32_t gpio_idx = (uint32_t)port_id;
20002b7a:	79fb      	ldrb	r3, [r7, #7]
20002b7c:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
20002b7e:	68fb      	ldr	r3, [r7, #12]
20002b80:	2b1f      	cmp	r3, #31
20002b82:	d900      	bls.n	20002b86 <MSS_GPIO_set_output+0x1a>
20002b84:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
20002b86:	68fb      	ldr	r3, [r7, #12]
20002b88:	2b1f      	cmp	r3, #31
20002b8a:	d809      	bhi.n	20002ba0 <MSS_GPIO_set_output+0x34>
    {
        GPIO_BITBAND->GPIO_OUT[gpio_idx] = (uint32_t)value;
20002b8c:	f240 0300 	movw	r3, #0
20002b90:	f2c4 2326 	movt	r3, #16934	; 0x4226
20002b94:	68fa      	ldr	r2, [r7, #12]
20002b96:	79b9      	ldrb	r1, [r7, #6]
20002b98:	f502 6288 	add.w	r2, r2, #1088	; 0x440
20002b9c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
}
20002ba0:	f107 0714 	add.w	r7, r7, #20
20002ba4:	46bd      	mov	sp, r7
20002ba6:	bc80      	pop	{r7}
20002ba8:	4770      	bx	lr
20002baa:	bf00      	nop

20002bac <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
20002bac:	b480      	push	{r7}
20002bae:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
20002bb0:	46bd      	mov	sp, r7
20002bb2:	bc80      	pop	{r7}
20002bb4:	4770      	bx	lr
20002bb6:	bf00      	nop

20002bb8 <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
20002bb8:	b580      	push	{r7, lr}
20002bba:	b08a      	sub	sp, #40	; 0x28
20002bbc:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
20002bbe:	f649 2304 	movw	r3, #39428	; 0x9a04
20002bc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002bc6:	46bc      	mov	ip, r7
20002bc8:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
20002bca:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
20002bce:	f242 0300 	movw	r3, #8192	; 0x2000
20002bd2:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002bd6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20002bd8:	ea4f 0393 	mov.w	r3, r3, lsr #2
20002bdc:	f003 0303 	and.w	r3, r3, #3
20002be0:	ea4f 0383 	mov.w	r3, r3, lsl #2
20002be4:	f107 0228 	add.w	r2, r7, #40	; 0x28
20002be8:	4413      	add	r3, r2
20002bea:	f853 3c28 	ldr.w	r3, [r3, #-40]
20002bee:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
20002bf0:	f242 0300 	movw	r3, #8192	; 0x2000
20002bf4:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002bf8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20002bfa:	ea4f 1313 	mov.w	r3, r3, lsr #4
20002bfe:	f003 0303 	and.w	r3, r3, #3
20002c02:	ea4f 0383 	mov.w	r3, r3, lsl #2
20002c06:	f107 0228 	add.w	r2, r7, #40	; 0x28
20002c0a:	4413      	add	r3, r2
20002c0c:	f853 3c28 	ldr.w	r3, [r3, #-40]
20002c10:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
20002c12:	f242 0300 	movw	r3, #8192	; 0x2000
20002c16:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002c1a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20002c1c:	ea4f 1393 	mov.w	r3, r3, lsr #6
20002c20:	f003 0303 	and.w	r3, r3, #3
20002c24:	ea4f 0383 	mov.w	r3, r3, lsl #2
20002c28:	f107 0228 	add.w	r2, r7, #40	; 0x28
20002c2c:	4413      	add	r3, r2
20002c2e:	f853 3c28 	ldr.w	r3, [r3, #-40]
20002c32:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
20002c34:	f242 0300 	movw	r3, #8192	; 0x2000
20002c38:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002c3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
20002c3e:	ea4f 2313 	mov.w	r3, r3, lsr #8
20002c42:	f003 031f 	and.w	r3, r3, #31
20002c46:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
20002c48:	f242 0300 	movw	r3, #8192	; 0x2000
20002c4c:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002c50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
20002c52:	ea4f 3353 	mov.w	r3, r3, lsr #13
20002c56:	f003 0301 	and.w	r3, r3, #1
20002c5a:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
20002c5c:	6a3b      	ldr	r3, [r7, #32]
20002c5e:	f103 0301 	add.w	r3, r3, #1
20002c62:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
20002c64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20002c66:	2b00      	cmp	r3, #0
20002c68:	d003      	beq.n	20002c72 <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
20002c6a:	69fb      	ldr	r3, [r7, #28]
20002c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
20002c70:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
20002c72:	f000 f849 	bl	20002d08 <GetSystemClock>
20002c76:	4602      	mov	r2, r0
20002c78:	f649 43a0 	movw	r3, #40096	; 0x9ca0
20002c7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002c80:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
20002c82:	f649 43a0 	movw	r3, #40096	; 0x9ca0
20002c86:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002c8a:	681a      	ldr	r2, [r3, #0]
20002c8c:	693b      	ldr	r3, [r7, #16]
20002c8e:	fbb2 f2f3 	udiv	r2, r2, r3
20002c92:	f649 43a4 	movw	r3, #40100	; 0x9ca4
20002c96:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002c9a:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
20002c9c:	f649 43a0 	movw	r3, #40096	; 0x9ca0
20002ca0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002ca4:	681a      	ldr	r2, [r3, #0]
20002ca6:	697b      	ldr	r3, [r7, #20]
20002ca8:	fbb2 f2f3 	udiv	r2, r2, r3
20002cac:	f649 43a8 	movw	r3, #40104	; 0x9ca8
20002cb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002cb4:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
20002cb6:	f649 43a0 	movw	r3, #40096	; 0x9ca0
20002cba:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002cbe:	681a      	ldr	r2, [r3, #0]
20002cc0:	69bb      	ldr	r3, [r7, #24]
20002cc2:	fbb2 f2f3 	udiv	r2, r2, r3
20002cc6:	f649 43ac 	movw	r3, #40108	; 0x9cac
20002cca:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002cce:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
20002cd0:	f649 43a0 	movw	r3, #40096	; 0x9ca0
20002cd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002cd8:	681a      	ldr	r2, [r3, #0]
20002cda:	69fb      	ldr	r3, [r7, #28]
20002cdc:	fbb2 f2f3 	udiv	r2, r2, r3
20002ce0:	f649 43b0 	movw	r3, #40112	; 0x9cb0
20002ce4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002ce8:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
20002cea:	f649 43a0 	movw	r3, #40096	; 0x9ca0
20002cee:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002cf2:	681a      	ldr	r2, [r3, #0]
20002cf4:	f649 439c 	movw	r3, #40092	; 0x9c9c
20002cf8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002cfc:	601a      	str	r2, [r3, #0]
}
20002cfe:	f107 0728 	add.w	r7, r7, #40	; 0x28
20002d02:	46bd      	mov	sp, r7
20002d04:	bd80      	pop	{r7, pc}
20002d06:	bf00      	nop

20002d08 <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
20002d08:	b480      	push	{r7}
20002d0a:	b08b      	sub	sp, #44	; 0x2c
20002d0c:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
20002d0e:	f04f 0300 	mov.w	r3, #0
20002d12:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
20002d14:	f640 031c 	movw	r3, #2076	; 0x81c
20002d18:	f2c6 0308 	movt	r3, #24584	; 0x6008
20002d1c:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
20002d1e:	f240 2330 	movw	r3, #560	; 0x230
20002d22:	f2c6 0308 	movt	r3, #24584	; 0x6008
20002d26:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
20002d28:	68fb      	ldr	r3, [r7, #12]
20002d2a:	681b      	ldr	r3, [r3, #0]
20002d2c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
20002d30:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
20002d32:	693a      	ldr	r2, [r7, #16]
20002d34:	f241 13cf 	movw	r3, #4559	; 0x11cf
20002d38:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
20002d3c:	429a      	cmp	r2, r3
20002d3e:	d108      	bne.n	20002d52 <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
20002d40:	f64e 732c 	movw	r3, #61228	; 0xef2c
20002d44:	f2c6 0301 	movt	r3, #24577	; 0x6001
20002d48:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
20002d4a:	697b      	ldr	r3, [r7, #20]
20002d4c:	681b      	ldr	r3, [r3, #0]
20002d4e:	607b      	str	r3, [r7, #4]
20002d50:	e03d      	b.n	20002dce <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
20002d52:	68bb      	ldr	r3, [r7, #8]
20002d54:	681a      	ldr	r2, [r3, #0]
20002d56:	f244 3341 	movw	r3, #17217	; 0x4341
20002d5a:	f6c4 4354 	movt	r3, #19540	; 0x4c54
20002d5e:	429a      	cmp	r2, r3
20002d60:	d135      	bne.n	20002dce <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
20002d62:	f640 0340 	movw	r3, #2112	; 0x840
20002d66:	f2c6 0308 	movt	r3, #24584	; 0x6008
20002d6a:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
20002d6c:	69bb      	ldr	r3, [r7, #24]
20002d6e:	681b      	ldr	r3, [r3, #0]
20002d70:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
20002d72:	69fb      	ldr	r3, [r7, #28]
20002d74:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
20002d78:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
20002d7a:	69fa      	ldr	r2, [r7, #28]
20002d7c:	f240 3300 	movw	r3, #768	; 0x300
20002d80:	f2c0 0301 	movt	r3, #1
20002d84:	429a      	cmp	r2, r3
20002d86:	d922      	bls.n	20002dce <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
20002d88:	69fa      	ldr	r2, [r7, #28]
20002d8a:	f64f 73ff 	movw	r3, #65535	; 0xffff
20002d8e:	f2c0 0301 	movt	r3, #1
20002d92:	429a      	cmp	r2, r3
20002d94:	d808      	bhi.n	20002da8 <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
20002d96:	f241 632c 	movw	r3, #5676	; 0x162c
20002d9a:	f2c6 0308 	movt	r3, #24584	; 0x6008
20002d9e:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
20002da0:	6a3b      	ldr	r3, [r7, #32]
20002da2:	681b      	ldr	r3, [r3, #0]
20002da4:	607b      	str	r3, [r7, #4]
20002da6:	e012      	b.n	20002dce <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
20002da8:	69fa      	ldr	r2, [r7, #28]
20002daa:	f64f 73ff 	movw	r3, #65535	; 0xffff
20002dae:	f2c0 0302 	movt	r3, #2
20002db2:	429a      	cmp	r2, r3
20002db4:	d808      	bhi.n	20002dc8 <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
20002db6:	f641 63ac 	movw	r3, #7852	; 0x1eac
20002dba:	f2c6 0308 	movt	r3, #24584	; 0x6008
20002dbe:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
20002dc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20002dc2:	681b      	ldr	r3, [r3, #0]
20002dc4:	607b      	str	r3, [r7, #4]
20002dc6:	e002      	b.n	20002dce <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
20002dc8:	f04f 0300 	mov.w	r3, #0
20002dcc:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
20002dce:	687b      	ldr	r3, [r7, #4]
20002dd0:	2b00      	cmp	r3, #0
20002dd2:	d105      	bne.n	20002de0 <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
20002dd4:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
20002dd6:	f647 0340 	movw	r3, #30784	; 0x7840
20002dda:	f2c0 137d 	movt	r3, #381	; 0x17d
20002dde:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
20002de0:	687b      	ldr	r3, [r7, #4]
}
20002de2:	4618      	mov	r0, r3
20002de4:	f107 072c 	add.w	r7, r7, #44	; 0x2c
20002de8:	46bd      	mov	sp, r7
20002dea:	bc80      	pop	{r7}
20002dec:	4770      	bx	lr
20002dee:	bf00      	nop

20002df0 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20002df0:	b480      	push	{r7}
20002df2:	b083      	sub	sp, #12
20002df4:	af00      	add	r7, sp, #0
20002df6:	4603      	mov	r3, r0
20002df8:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20002dfa:	f24e 1300 	movw	r3, #57600	; 0xe100
20002dfe:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002e02:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20002e06:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002e0a:	88f9      	ldrh	r1, [r7, #6]
20002e0c:	f001 011f 	and.w	r1, r1, #31
20002e10:	f04f 0001 	mov.w	r0, #1
20002e14:	fa00 f101 	lsl.w	r1, r0, r1
20002e18:	f102 0260 	add.w	r2, r2, #96	; 0x60
20002e1c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20002e20:	f107 070c 	add.w	r7, r7, #12
20002e24:	46bd      	mov	sp, r7
20002e26:	bc80      	pop	{r7}
20002e28:	4770      	bx	lr
20002e2a:	bf00      	nop

20002e2c <process_flag_irq>:
/*-------------------------------------------------------------------------*//**
 * Actual PPE flag interrupt service routines:
 */

static void process_flag_irq( uint8_t threshold_flag_id )
{
20002e2c:	b480      	push	{r7}
20002e2e:	b083      	sub	sp, #12
20002e30:	af00      	add	r7, sp, #0
20002e32:	4603      	mov	r3, r0
20002e34:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_clear_regs_lut[flag_group]);
            ++dummy_read;
        }
    }
#endif
}
20002e36:	f107 070c 	add.w	r7, r7, #12
20002e3a:	46bd      	mov	sp, r7
20002e3c:	bc80      	pop	{r7}
20002e3e:	4770      	bx	lr

20002e40 <ACE_PPE_Flag0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag0_IRQHandler( void )
#else
void ACE_PPE_Flag0_IRQHandler( void )
#endif
{
20002e40:	4668      	mov	r0, sp
20002e42:	f020 0107 	bic.w	r1, r0, #7
20002e46:	468d      	mov	sp, r1
20002e48:	b589      	push	{r0, r3, r7, lr}
20002e4a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG0 );
20002e4c:	f04f 0000 	mov.w	r0, #0
20002e50:	f7ff ffec 	bl	20002e2c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag0_IRQn );
20002e54:	f04f 0076 	mov.w	r0, #118	; 0x76
20002e58:	f7ff ffca 	bl	20002df0 <NVIC_ClearPendingIRQ>
}
20002e5c:	46bd      	mov	sp, r7
20002e5e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002e62:	4685      	mov	sp, r0
20002e64:	4770      	bx	lr
20002e66:	bf00      	nop

20002e68 <ACE_PPE_Flag1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag1_IRQHandler( void )
#else
void ACE_PPE_Flag1_IRQHandler( void )
#endif
{
20002e68:	4668      	mov	r0, sp
20002e6a:	f020 0107 	bic.w	r1, r0, #7
20002e6e:	468d      	mov	sp, r1
20002e70:	b589      	push	{r0, r3, r7, lr}
20002e72:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG1 );
20002e74:	f04f 0001 	mov.w	r0, #1
20002e78:	f7ff ffd8 	bl	20002e2c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag1_IRQn );
20002e7c:	f04f 0077 	mov.w	r0, #119	; 0x77
20002e80:	f7ff ffb6 	bl	20002df0 <NVIC_ClearPendingIRQ>
}
20002e84:	46bd      	mov	sp, r7
20002e86:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002e8a:	4685      	mov	sp, r0
20002e8c:	4770      	bx	lr
20002e8e:	bf00      	nop

20002e90 <ACE_PPE_Flag2_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag2_IRQHandler( void )
#else
void ACE_PPE_Flag2_IRQHandler( void )
#endif
{
20002e90:	4668      	mov	r0, sp
20002e92:	f020 0107 	bic.w	r1, r0, #7
20002e96:	468d      	mov	sp, r1
20002e98:	b589      	push	{r0, r3, r7, lr}
20002e9a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG2 );
20002e9c:	f04f 0002 	mov.w	r0, #2
20002ea0:	f7ff ffc4 	bl	20002e2c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag2_IRQn );
20002ea4:	f04f 0078 	mov.w	r0, #120	; 0x78
20002ea8:	f7ff ffa2 	bl	20002df0 <NVIC_ClearPendingIRQ>
}
20002eac:	46bd      	mov	sp, r7
20002eae:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002eb2:	4685      	mov	sp, r0
20002eb4:	4770      	bx	lr
20002eb6:	bf00      	nop

20002eb8 <ACE_PPE_Flag3_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag3_IRQHandler( void )
#else
void ACE_PPE_Flag3_IRQHandler( void )
#endif
{
20002eb8:	4668      	mov	r0, sp
20002eba:	f020 0107 	bic.w	r1, r0, #7
20002ebe:	468d      	mov	sp, r1
20002ec0:	b589      	push	{r0, r3, r7, lr}
20002ec2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG3 );
20002ec4:	f04f 0003 	mov.w	r0, #3
20002ec8:	f7ff ffb0 	bl	20002e2c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag3_IRQn );
20002ecc:	f04f 0079 	mov.w	r0, #121	; 0x79
20002ed0:	f7ff ff8e 	bl	20002df0 <NVIC_ClearPendingIRQ>
}
20002ed4:	46bd      	mov	sp, r7
20002ed6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002eda:	4685      	mov	sp, r0
20002edc:	4770      	bx	lr
20002ede:	bf00      	nop

20002ee0 <ACE_PPE_Flag4_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag4_IRQHandler( void )
#else
void ACE_PPE_Flag4_IRQHandler( void )
#endif
{
20002ee0:	4668      	mov	r0, sp
20002ee2:	f020 0107 	bic.w	r1, r0, #7
20002ee6:	468d      	mov	sp, r1
20002ee8:	b589      	push	{r0, r3, r7, lr}
20002eea:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG4 );
20002eec:	f04f 0004 	mov.w	r0, #4
20002ef0:	f7ff ff9c 	bl	20002e2c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag4_IRQn );
20002ef4:	f04f 007a 	mov.w	r0, #122	; 0x7a
20002ef8:	f7ff ff7a 	bl	20002df0 <NVIC_ClearPendingIRQ>
}
20002efc:	46bd      	mov	sp, r7
20002efe:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002f02:	4685      	mov	sp, r0
20002f04:	4770      	bx	lr
20002f06:	bf00      	nop

20002f08 <ACE_PPE_Flag5_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag5_IRQHandler( void )
#else
void ACE_PPE_Flag5_IRQHandler( void )
#endif
{
20002f08:	4668      	mov	r0, sp
20002f0a:	f020 0107 	bic.w	r1, r0, #7
20002f0e:	468d      	mov	sp, r1
20002f10:	b589      	push	{r0, r3, r7, lr}
20002f12:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG5 );
20002f14:	f04f 0005 	mov.w	r0, #5
20002f18:	f7ff ff88 	bl	20002e2c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag5_IRQn );
20002f1c:	f04f 007b 	mov.w	r0, #123	; 0x7b
20002f20:	f7ff ff66 	bl	20002df0 <NVIC_ClearPendingIRQ>
}
20002f24:	46bd      	mov	sp, r7
20002f26:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002f2a:	4685      	mov	sp, r0
20002f2c:	4770      	bx	lr
20002f2e:	bf00      	nop

20002f30 <ACE_PPE_Flag6_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag6_IRQHandler( void )
#else
void ACE_PPE_Flag6_IRQHandler( void )
#endif
{
20002f30:	4668      	mov	r0, sp
20002f32:	f020 0107 	bic.w	r1, r0, #7
20002f36:	468d      	mov	sp, r1
20002f38:	b589      	push	{r0, r3, r7, lr}
20002f3a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG6 );
20002f3c:	f04f 0006 	mov.w	r0, #6
20002f40:	f7ff ff74 	bl	20002e2c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag6_IRQn );
20002f44:	f04f 007c 	mov.w	r0, #124	; 0x7c
20002f48:	f7ff ff52 	bl	20002df0 <NVIC_ClearPendingIRQ>
}
20002f4c:	46bd      	mov	sp, r7
20002f4e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002f52:	4685      	mov	sp, r0
20002f54:	4770      	bx	lr
20002f56:	bf00      	nop

20002f58 <ACE_PPE_Flag7_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag7_IRQHandler( void )
#else
void ACE_PPE_Flag7_IRQHandler( void )
#endif
{
20002f58:	4668      	mov	r0, sp
20002f5a:	f020 0107 	bic.w	r1, r0, #7
20002f5e:	468d      	mov	sp, r1
20002f60:	b589      	push	{r0, r3, r7, lr}
20002f62:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG7 );
20002f64:	f04f 0007 	mov.w	r0, #7
20002f68:	f7ff ff60 	bl	20002e2c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag7_IRQn );
20002f6c:	f04f 007d 	mov.w	r0, #125	; 0x7d
20002f70:	f7ff ff3e 	bl	20002df0 <NVIC_ClearPendingIRQ>
}
20002f74:	46bd      	mov	sp, r7
20002f76:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002f7a:	4685      	mov	sp, r0
20002f7c:	4770      	bx	lr
20002f7e:	bf00      	nop

20002f80 <ACE_PPE_Flag8_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag8_IRQHandler( void )
#else
void ACE_PPE_Flag8_IRQHandler( void )
#endif
{
20002f80:	4668      	mov	r0, sp
20002f82:	f020 0107 	bic.w	r1, r0, #7
20002f86:	468d      	mov	sp, r1
20002f88:	b589      	push	{r0, r3, r7, lr}
20002f8a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG8 );
20002f8c:	f04f 0008 	mov.w	r0, #8
20002f90:	f7ff ff4c 	bl	20002e2c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag8_IRQn );
20002f94:	f04f 007e 	mov.w	r0, #126	; 0x7e
20002f98:	f7ff ff2a 	bl	20002df0 <NVIC_ClearPendingIRQ>
}
20002f9c:	46bd      	mov	sp, r7
20002f9e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002fa2:	4685      	mov	sp, r0
20002fa4:	4770      	bx	lr
20002fa6:	bf00      	nop

20002fa8 <ACE_PPE_Flag9_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag9_IRQHandler( void )
#else
void ACE_PPE_Flag9_IRQHandler( void )
#endif
{
20002fa8:	4668      	mov	r0, sp
20002faa:	f020 0107 	bic.w	r1, r0, #7
20002fae:	468d      	mov	sp, r1
20002fb0:	b589      	push	{r0, r3, r7, lr}
20002fb2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG9 );
20002fb4:	f04f 0009 	mov.w	r0, #9
20002fb8:	f7ff ff38 	bl	20002e2c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag9_IRQn );
20002fbc:	f04f 007f 	mov.w	r0, #127	; 0x7f
20002fc0:	f7ff ff16 	bl	20002df0 <NVIC_ClearPendingIRQ>
}
20002fc4:	46bd      	mov	sp, r7
20002fc6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002fca:	4685      	mov	sp, r0
20002fcc:	4770      	bx	lr
20002fce:	bf00      	nop

20002fd0 <ACE_PPE_Flag10_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag10_IRQHandler( void )
#else
void ACE_PPE_Flag10_IRQHandler( void )
#endif
{
20002fd0:	4668      	mov	r0, sp
20002fd2:	f020 0107 	bic.w	r1, r0, #7
20002fd6:	468d      	mov	sp, r1
20002fd8:	b589      	push	{r0, r3, r7, lr}
20002fda:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG10 );
20002fdc:	f04f 000a 	mov.w	r0, #10
20002fe0:	f7ff ff24 	bl	20002e2c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag10_IRQn );
20002fe4:	f04f 0080 	mov.w	r0, #128	; 0x80
20002fe8:	f7ff ff02 	bl	20002df0 <NVIC_ClearPendingIRQ>
}
20002fec:	46bd      	mov	sp, r7
20002fee:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002ff2:	4685      	mov	sp, r0
20002ff4:	4770      	bx	lr
20002ff6:	bf00      	nop

20002ff8 <ACE_PPE_Flag11_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag11_IRQHandler( void )
#else
void ACE_PPE_Flag11_IRQHandler( void )
#endif
{
20002ff8:	4668      	mov	r0, sp
20002ffa:	f020 0107 	bic.w	r1, r0, #7
20002ffe:	468d      	mov	sp, r1
20003000:	b589      	push	{r0, r3, r7, lr}
20003002:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG11 );
20003004:	f04f 000b 	mov.w	r0, #11
20003008:	f7ff ff10 	bl	20002e2c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag11_IRQn );
2000300c:	f04f 0081 	mov.w	r0, #129	; 0x81
20003010:	f7ff feee 	bl	20002df0 <NVIC_ClearPendingIRQ>
}
20003014:	46bd      	mov	sp, r7
20003016:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000301a:	4685      	mov	sp, r0
2000301c:	4770      	bx	lr
2000301e:	bf00      	nop

20003020 <ACE_PPE_Flag12_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag12_IRQHandler( void )
#else
void ACE_PPE_Flag12_IRQHandler( void )
#endif
{
20003020:	4668      	mov	r0, sp
20003022:	f020 0107 	bic.w	r1, r0, #7
20003026:	468d      	mov	sp, r1
20003028:	b589      	push	{r0, r3, r7, lr}
2000302a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG12 );
2000302c:	f04f 000c 	mov.w	r0, #12
20003030:	f7ff fefc 	bl	20002e2c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag12_IRQn );
20003034:	f04f 0082 	mov.w	r0, #130	; 0x82
20003038:	f7ff feda 	bl	20002df0 <NVIC_ClearPendingIRQ>
}
2000303c:	46bd      	mov	sp, r7
2000303e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003042:	4685      	mov	sp, r0
20003044:	4770      	bx	lr
20003046:	bf00      	nop

20003048 <ACE_PPE_Flag13_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag13_IRQHandler( void )
#else
void ACE_PPE_Flag13_IRQHandler( void )
#endif
{
20003048:	4668      	mov	r0, sp
2000304a:	f020 0107 	bic.w	r1, r0, #7
2000304e:	468d      	mov	sp, r1
20003050:	b589      	push	{r0, r3, r7, lr}
20003052:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG13 );
20003054:	f04f 000d 	mov.w	r0, #13
20003058:	f7ff fee8 	bl	20002e2c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag13_IRQn );
2000305c:	f04f 0083 	mov.w	r0, #131	; 0x83
20003060:	f7ff fec6 	bl	20002df0 <NVIC_ClearPendingIRQ>
}
20003064:	46bd      	mov	sp, r7
20003066:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000306a:	4685      	mov	sp, r0
2000306c:	4770      	bx	lr
2000306e:	bf00      	nop

20003070 <ACE_PPE_Flag14_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag14_IRQHandler( void )
#else
void ACE_PPE_Flag14_IRQHandler( void )
#endif
{
20003070:	4668      	mov	r0, sp
20003072:	f020 0107 	bic.w	r1, r0, #7
20003076:	468d      	mov	sp, r1
20003078:	b589      	push	{r0, r3, r7, lr}
2000307a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG14 );
2000307c:	f04f 000e 	mov.w	r0, #14
20003080:	f7ff fed4 	bl	20002e2c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag14_IRQn );
20003084:	f04f 0084 	mov.w	r0, #132	; 0x84
20003088:	f7ff feb2 	bl	20002df0 <NVIC_ClearPendingIRQ>
}
2000308c:	46bd      	mov	sp, r7
2000308e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003092:	4685      	mov	sp, r0
20003094:	4770      	bx	lr
20003096:	bf00      	nop

20003098 <ACE_PPE_Flag15_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag15_IRQHandler( void )
#else
void ACE_PPE_Flag15_IRQHandler( void )
#endif
{
20003098:	4668      	mov	r0, sp
2000309a:	f020 0107 	bic.w	r1, r0, #7
2000309e:	468d      	mov	sp, r1
200030a0:	b589      	push	{r0, r3, r7, lr}
200030a2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG15 );
200030a4:	f04f 000f 	mov.w	r0, #15
200030a8:	f7ff fec0 	bl	20002e2c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag15_IRQn );
200030ac:	f04f 0085 	mov.w	r0, #133	; 0x85
200030b0:	f7ff fe9e 	bl	20002df0 <NVIC_ClearPendingIRQ>
}
200030b4:	46bd      	mov	sp, r7
200030b6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200030ba:	4685      	mov	sp, r0
200030bc:	4770      	bx	lr
200030be:	bf00      	nop

200030c0 <ACE_PPE_Flag16_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag16_IRQHandler( void )
#else
void ACE_PPE_Flag16_IRQHandler( void )
#endif
{
200030c0:	4668      	mov	r0, sp
200030c2:	f020 0107 	bic.w	r1, r0, #7
200030c6:	468d      	mov	sp, r1
200030c8:	b589      	push	{r0, r3, r7, lr}
200030ca:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG16 );
200030cc:	f04f 0010 	mov.w	r0, #16
200030d0:	f7ff feac 	bl	20002e2c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag16_IRQn );
200030d4:	f04f 0086 	mov.w	r0, #134	; 0x86
200030d8:	f7ff fe8a 	bl	20002df0 <NVIC_ClearPendingIRQ>
}
200030dc:	46bd      	mov	sp, r7
200030de:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200030e2:	4685      	mov	sp, r0
200030e4:	4770      	bx	lr
200030e6:	bf00      	nop

200030e8 <ACE_PPE_Flag17_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag17_IRQHandler( void )
#else
void ACE_PPE_Flag17_IRQHandler( void )
#endif
{
200030e8:	4668      	mov	r0, sp
200030ea:	f020 0107 	bic.w	r1, r0, #7
200030ee:	468d      	mov	sp, r1
200030f0:	b589      	push	{r0, r3, r7, lr}
200030f2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG17 );
200030f4:	f04f 0011 	mov.w	r0, #17
200030f8:	f7ff fe98 	bl	20002e2c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag17_IRQn );
200030fc:	f04f 0087 	mov.w	r0, #135	; 0x87
20003100:	f7ff fe76 	bl	20002df0 <NVIC_ClearPendingIRQ>
}
20003104:	46bd      	mov	sp, r7
20003106:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000310a:	4685      	mov	sp, r0
2000310c:	4770      	bx	lr
2000310e:	bf00      	nop

20003110 <ACE_PPE_Flag18_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag18_IRQHandler( void )
#else
void ACE_PPE_Flag18_IRQHandler( void )
#endif
{
20003110:	4668      	mov	r0, sp
20003112:	f020 0107 	bic.w	r1, r0, #7
20003116:	468d      	mov	sp, r1
20003118:	b589      	push	{r0, r3, r7, lr}
2000311a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG18 );
2000311c:	f04f 0012 	mov.w	r0, #18
20003120:	f7ff fe84 	bl	20002e2c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag18_IRQn );
20003124:	f04f 0088 	mov.w	r0, #136	; 0x88
20003128:	f7ff fe62 	bl	20002df0 <NVIC_ClearPendingIRQ>
}
2000312c:	46bd      	mov	sp, r7
2000312e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003132:	4685      	mov	sp, r0
20003134:	4770      	bx	lr
20003136:	bf00      	nop

20003138 <ACE_PPE_Flag19_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag19_IRQHandler( void )
#else
void ACE_PPE_Flag19_IRQHandler( void )
#endif
{
20003138:	4668      	mov	r0, sp
2000313a:	f020 0107 	bic.w	r1, r0, #7
2000313e:	468d      	mov	sp, r1
20003140:	b589      	push	{r0, r3, r7, lr}
20003142:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG19 );
20003144:	f04f 0013 	mov.w	r0, #19
20003148:	f7ff fe70 	bl	20002e2c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag19_IRQn );
2000314c:	f04f 0089 	mov.w	r0, #137	; 0x89
20003150:	f7ff fe4e 	bl	20002df0 <NVIC_ClearPendingIRQ>
}
20003154:	46bd      	mov	sp, r7
20003156:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000315a:	4685      	mov	sp, r0
2000315c:	4770      	bx	lr
2000315e:	bf00      	nop

20003160 <ACE_PPE_Flag20_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag20_IRQHandler( void )
#else
void ACE_PPE_Flag20_IRQHandler( void )
#endif
{
20003160:	4668      	mov	r0, sp
20003162:	f020 0107 	bic.w	r1, r0, #7
20003166:	468d      	mov	sp, r1
20003168:	b589      	push	{r0, r3, r7, lr}
2000316a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG20 );
2000316c:	f04f 0014 	mov.w	r0, #20
20003170:	f7ff fe5c 	bl	20002e2c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag20_IRQn );
20003174:	f04f 008a 	mov.w	r0, #138	; 0x8a
20003178:	f7ff fe3a 	bl	20002df0 <NVIC_ClearPendingIRQ>
}
2000317c:	46bd      	mov	sp, r7
2000317e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003182:	4685      	mov	sp, r0
20003184:	4770      	bx	lr
20003186:	bf00      	nop

20003188 <ACE_PPE_Flag21_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag21_IRQHandler( void )
#else
void ACE_PPE_Flag21_IRQHandler( void )
#endif
{
20003188:	4668      	mov	r0, sp
2000318a:	f020 0107 	bic.w	r1, r0, #7
2000318e:	468d      	mov	sp, r1
20003190:	b589      	push	{r0, r3, r7, lr}
20003192:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG21 );
20003194:	f04f 0015 	mov.w	r0, #21
20003198:	f7ff fe48 	bl	20002e2c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag21_IRQn );
2000319c:	f04f 008b 	mov.w	r0, #139	; 0x8b
200031a0:	f7ff fe26 	bl	20002df0 <NVIC_ClearPendingIRQ>
}
200031a4:	46bd      	mov	sp, r7
200031a6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200031aa:	4685      	mov	sp, r0
200031ac:	4770      	bx	lr
200031ae:	bf00      	nop

200031b0 <ACE_PPE_Flag22_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag22_IRQHandler( void )
#else
void ACE_PPE_Flag22_IRQHandler( void )
#endif
{
200031b0:	4668      	mov	r0, sp
200031b2:	f020 0107 	bic.w	r1, r0, #7
200031b6:	468d      	mov	sp, r1
200031b8:	b589      	push	{r0, r3, r7, lr}
200031ba:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG22 );
200031bc:	f04f 0016 	mov.w	r0, #22
200031c0:	f7ff fe34 	bl	20002e2c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag22_IRQn );
200031c4:	f04f 008c 	mov.w	r0, #140	; 0x8c
200031c8:	f7ff fe12 	bl	20002df0 <NVIC_ClearPendingIRQ>
}
200031cc:	46bd      	mov	sp, r7
200031ce:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200031d2:	4685      	mov	sp, r0
200031d4:	4770      	bx	lr
200031d6:	bf00      	nop

200031d8 <ACE_PPE_Flag23_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag23_IRQHandler( void )
#else
void ACE_PPE_Flag23_IRQHandler( void )
#endif
{
200031d8:	4668      	mov	r0, sp
200031da:	f020 0107 	bic.w	r1, r0, #7
200031de:	468d      	mov	sp, r1
200031e0:	b589      	push	{r0, r3, r7, lr}
200031e2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG23 );
200031e4:	f04f 0017 	mov.w	r0, #23
200031e8:	f7ff fe20 	bl	20002e2c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag23_IRQn );
200031ec:	f04f 008d 	mov.w	r0, #141	; 0x8d
200031f0:	f7ff fdfe 	bl	20002df0 <NVIC_ClearPendingIRQ>
}
200031f4:	46bd      	mov	sp, r7
200031f6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200031fa:	4685      	mov	sp, r0
200031fc:	4770      	bx	lr
200031fe:	bf00      	nop

20003200 <ACE_PPE_Flag24_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag24_IRQHandler( void )
#else
void ACE_PPE_Flag24_IRQHandler( void )
#endif
{
20003200:	4668      	mov	r0, sp
20003202:	f020 0107 	bic.w	r1, r0, #7
20003206:	468d      	mov	sp, r1
20003208:	b589      	push	{r0, r3, r7, lr}
2000320a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG24 );
2000320c:	f04f 0018 	mov.w	r0, #24
20003210:	f7ff fe0c 	bl	20002e2c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag24_IRQn );
20003214:	f04f 008e 	mov.w	r0, #142	; 0x8e
20003218:	f7ff fdea 	bl	20002df0 <NVIC_ClearPendingIRQ>
}
2000321c:	46bd      	mov	sp, r7
2000321e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003222:	4685      	mov	sp, r0
20003224:	4770      	bx	lr
20003226:	bf00      	nop

20003228 <ACE_PPE_Flag25_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag25_IRQHandler( void )
#else
void ACE_PPE_Flag25_IRQHandler( void )
#endif
{
20003228:	4668      	mov	r0, sp
2000322a:	f020 0107 	bic.w	r1, r0, #7
2000322e:	468d      	mov	sp, r1
20003230:	b589      	push	{r0, r3, r7, lr}
20003232:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG25 );
20003234:	f04f 0019 	mov.w	r0, #25
20003238:	f7ff fdf8 	bl	20002e2c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag25_IRQn );
2000323c:	f04f 008f 	mov.w	r0, #143	; 0x8f
20003240:	f7ff fdd6 	bl	20002df0 <NVIC_ClearPendingIRQ>
}
20003244:	46bd      	mov	sp, r7
20003246:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000324a:	4685      	mov	sp, r0
2000324c:	4770      	bx	lr
2000324e:	bf00      	nop

20003250 <ACE_PPE_Flag26_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag26_IRQHandler( void )
#else
void ACE_PPE_Flag26_IRQHandler( void )
#endif
{
20003250:	4668      	mov	r0, sp
20003252:	f020 0107 	bic.w	r1, r0, #7
20003256:	468d      	mov	sp, r1
20003258:	b589      	push	{r0, r3, r7, lr}
2000325a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG26 );
2000325c:	f04f 001a 	mov.w	r0, #26
20003260:	f7ff fde4 	bl	20002e2c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag26_IRQn );
20003264:	f04f 0090 	mov.w	r0, #144	; 0x90
20003268:	f7ff fdc2 	bl	20002df0 <NVIC_ClearPendingIRQ>
}
2000326c:	46bd      	mov	sp, r7
2000326e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003272:	4685      	mov	sp, r0
20003274:	4770      	bx	lr
20003276:	bf00      	nop

20003278 <ACE_PPE_Flag27_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag27_IRQHandler( void )
#else
void ACE_PPE_Flag27_IRQHandler( void )
#endif
{
20003278:	4668      	mov	r0, sp
2000327a:	f020 0107 	bic.w	r1, r0, #7
2000327e:	468d      	mov	sp, r1
20003280:	b589      	push	{r0, r3, r7, lr}
20003282:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG27 );
20003284:	f04f 001b 	mov.w	r0, #27
20003288:	f7ff fdd0 	bl	20002e2c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag27_IRQn );
2000328c:	f04f 0091 	mov.w	r0, #145	; 0x91
20003290:	f7ff fdae 	bl	20002df0 <NVIC_ClearPendingIRQ>
}
20003294:	46bd      	mov	sp, r7
20003296:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000329a:	4685      	mov	sp, r0
2000329c:	4770      	bx	lr
2000329e:	bf00      	nop

200032a0 <ACE_PPE_Flag28_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag28_IRQHandler( void )
#else
void ACE_PPE_Flag28_IRQHandler( void )
#endif
{
200032a0:	4668      	mov	r0, sp
200032a2:	f020 0107 	bic.w	r1, r0, #7
200032a6:	468d      	mov	sp, r1
200032a8:	b589      	push	{r0, r3, r7, lr}
200032aa:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG28 );
200032ac:	f04f 001c 	mov.w	r0, #28
200032b0:	f7ff fdbc 	bl	20002e2c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag28_IRQn );
200032b4:	f04f 0092 	mov.w	r0, #146	; 0x92
200032b8:	f7ff fd9a 	bl	20002df0 <NVIC_ClearPendingIRQ>
}
200032bc:	46bd      	mov	sp, r7
200032be:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200032c2:	4685      	mov	sp, r0
200032c4:	4770      	bx	lr
200032c6:	bf00      	nop

200032c8 <ACE_PPE_Flag29_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag29_IRQHandler( void )
#else
void ACE_PPE_Flag29_IRQHandler( void )
#endif
{
200032c8:	4668      	mov	r0, sp
200032ca:	f020 0107 	bic.w	r1, r0, #7
200032ce:	468d      	mov	sp, r1
200032d0:	b589      	push	{r0, r3, r7, lr}
200032d2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG29 );
200032d4:	f04f 001d 	mov.w	r0, #29
200032d8:	f7ff fda8 	bl	20002e2c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag29_IRQn );
200032dc:	f04f 0093 	mov.w	r0, #147	; 0x93
200032e0:	f7ff fd86 	bl	20002df0 <NVIC_ClearPendingIRQ>
}
200032e4:	46bd      	mov	sp, r7
200032e6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200032ea:	4685      	mov	sp, r0
200032ec:	4770      	bx	lr
200032ee:	bf00      	nop

200032f0 <ACE_PPE_Flag30_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag30_IRQHandler( void )
#else
void ACE_PPE_Flag30_IRQHandler( void )
#endif
{
200032f0:	4668      	mov	r0, sp
200032f2:	f020 0107 	bic.w	r1, r0, #7
200032f6:	468d      	mov	sp, r1
200032f8:	b589      	push	{r0, r3, r7, lr}
200032fa:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG30 );
200032fc:	f04f 001e 	mov.w	r0, #30
20003300:	f7ff fd94 	bl	20002e2c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag30_IRQn );
20003304:	f04f 0094 	mov.w	r0, #148	; 0x94
20003308:	f7ff fd72 	bl	20002df0 <NVIC_ClearPendingIRQ>
}
2000330c:	46bd      	mov	sp, r7
2000330e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003312:	4685      	mov	sp, r0
20003314:	4770      	bx	lr
20003316:	bf00      	nop

20003318 <ACE_PPE_Flag31_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag31_IRQHandler( void )
#else
void ACE_PPE_Flag31_IRQHandler( void )
#endif
{
20003318:	4668      	mov	r0, sp
2000331a:	f020 0107 	bic.w	r1, r0, #7
2000331e:	468d      	mov	sp, r1
20003320:	b589      	push	{r0, r3, r7, lr}
20003322:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG31 );
20003324:	f04f 001f 	mov.w	r0, #31
20003328:	f7ff fd80 	bl	20002e2c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag31_IRQn );
2000332c:	f04f 0095 	mov.w	r0, #149	; 0x95
20003330:	f7ff fd5e 	bl	20002df0 <NVIC_ClearPendingIRQ>
}
20003334:	46bd      	mov	sp, r7
20003336:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000333a:	4685      	mov	sp, r0
2000333c:	4770      	bx	lr
2000333e:	bf00      	nop

20003340 <__aeabi_drsub>:
20003340:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
20003344:	e002      	b.n	2000334c <__adddf3>
20003346:	bf00      	nop

20003348 <__aeabi_dsub>:
20003348:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

2000334c <__adddf3>:
2000334c:	b530      	push	{r4, r5, lr}
2000334e:	ea4f 0441 	mov.w	r4, r1, lsl #1
20003352:	ea4f 0543 	mov.w	r5, r3, lsl #1
20003356:	ea94 0f05 	teq	r4, r5
2000335a:	bf08      	it	eq
2000335c:	ea90 0f02 	teqeq	r0, r2
20003360:	bf1f      	itttt	ne
20003362:	ea54 0c00 	orrsne.w	ip, r4, r0
20003366:	ea55 0c02 	orrsne.w	ip, r5, r2
2000336a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
2000336e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
20003372:	f000 80e2 	beq.w	2000353a <__adddf3+0x1ee>
20003376:	ea4f 5454 	mov.w	r4, r4, lsr #21
2000337a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
2000337e:	bfb8      	it	lt
20003380:	426d      	neglt	r5, r5
20003382:	dd0c      	ble.n	2000339e <__adddf3+0x52>
20003384:	442c      	add	r4, r5
20003386:	ea80 0202 	eor.w	r2, r0, r2
2000338a:	ea81 0303 	eor.w	r3, r1, r3
2000338e:	ea82 0000 	eor.w	r0, r2, r0
20003392:	ea83 0101 	eor.w	r1, r3, r1
20003396:	ea80 0202 	eor.w	r2, r0, r2
2000339a:	ea81 0303 	eor.w	r3, r1, r3
2000339e:	2d36      	cmp	r5, #54	; 0x36
200033a0:	bf88      	it	hi
200033a2:	bd30      	pophi	{r4, r5, pc}
200033a4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
200033a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
200033ac:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
200033b0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
200033b4:	d002      	beq.n	200033bc <__adddf3+0x70>
200033b6:	4240      	negs	r0, r0
200033b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
200033bc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
200033c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
200033c4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
200033c8:	d002      	beq.n	200033d0 <__adddf3+0x84>
200033ca:	4252      	negs	r2, r2
200033cc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
200033d0:	ea94 0f05 	teq	r4, r5
200033d4:	f000 80a7 	beq.w	20003526 <__adddf3+0x1da>
200033d8:	f1a4 0401 	sub.w	r4, r4, #1
200033dc:	f1d5 0e20 	rsbs	lr, r5, #32
200033e0:	db0d      	blt.n	200033fe <__adddf3+0xb2>
200033e2:	fa02 fc0e 	lsl.w	ip, r2, lr
200033e6:	fa22 f205 	lsr.w	r2, r2, r5
200033ea:	1880      	adds	r0, r0, r2
200033ec:	f141 0100 	adc.w	r1, r1, #0
200033f0:	fa03 f20e 	lsl.w	r2, r3, lr
200033f4:	1880      	adds	r0, r0, r2
200033f6:	fa43 f305 	asr.w	r3, r3, r5
200033fa:	4159      	adcs	r1, r3
200033fc:	e00e      	b.n	2000341c <__adddf3+0xd0>
200033fe:	f1a5 0520 	sub.w	r5, r5, #32
20003402:	f10e 0e20 	add.w	lr, lr, #32
20003406:	2a01      	cmp	r2, #1
20003408:	fa03 fc0e 	lsl.w	ip, r3, lr
2000340c:	bf28      	it	cs
2000340e:	f04c 0c02 	orrcs.w	ip, ip, #2
20003412:	fa43 f305 	asr.w	r3, r3, r5
20003416:	18c0      	adds	r0, r0, r3
20003418:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
2000341c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20003420:	d507      	bpl.n	20003432 <__adddf3+0xe6>
20003422:	f04f 0e00 	mov.w	lr, #0
20003426:	f1dc 0c00 	rsbs	ip, ip, #0
2000342a:	eb7e 0000 	sbcs.w	r0, lr, r0
2000342e:	eb6e 0101 	sbc.w	r1, lr, r1
20003432:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
20003436:	d31b      	bcc.n	20003470 <__adddf3+0x124>
20003438:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
2000343c:	d30c      	bcc.n	20003458 <__adddf3+0x10c>
2000343e:	0849      	lsrs	r1, r1, #1
20003440:	ea5f 0030 	movs.w	r0, r0, rrx
20003444:	ea4f 0c3c 	mov.w	ip, ip, rrx
20003448:	f104 0401 	add.w	r4, r4, #1
2000344c:	ea4f 5244 	mov.w	r2, r4, lsl #21
20003450:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
20003454:	f080 809a 	bcs.w	2000358c <__adddf3+0x240>
20003458:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
2000345c:	bf08      	it	eq
2000345e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
20003462:	f150 0000 	adcs.w	r0, r0, #0
20003466:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
2000346a:	ea41 0105 	orr.w	r1, r1, r5
2000346e:	bd30      	pop	{r4, r5, pc}
20003470:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
20003474:	4140      	adcs	r0, r0
20003476:	eb41 0101 	adc.w	r1, r1, r1
2000347a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
2000347e:	f1a4 0401 	sub.w	r4, r4, #1
20003482:	d1e9      	bne.n	20003458 <__adddf3+0x10c>
20003484:	f091 0f00 	teq	r1, #0
20003488:	bf04      	itt	eq
2000348a:	4601      	moveq	r1, r0
2000348c:	2000      	moveq	r0, #0
2000348e:	fab1 f381 	clz	r3, r1
20003492:	bf08      	it	eq
20003494:	3320      	addeq	r3, #32
20003496:	f1a3 030b 	sub.w	r3, r3, #11
2000349a:	f1b3 0220 	subs.w	r2, r3, #32
2000349e:	da0c      	bge.n	200034ba <__adddf3+0x16e>
200034a0:	320c      	adds	r2, #12
200034a2:	dd08      	ble.n	200034b6 <__adddf3+0x16a>
200034a4:	f102 0c14 	add.w	ip, r2, #20
200034a8:	f1c2 020c 	rsb	r2, r2, #12
200034ac:	fa01 f00c 	lsl.w	r0, r1, ip
200034b0:	fa21 f102 	lsr.w	r1, r1, r2
200034b4:	e00c      	b.n	200034d0 <__adddf3+0x184>
200034b6:	f102 0214 	add.w	r2, r2, #20
200034ba:	bfd8      	it	le
200034bc:	f1c2 0c20 	rsble	ip, r2, #32
200034c0:	fa01 f102 	lsl.w	r1, r1, r2
200034c4:	fa20 fc0c 	lsr.w	ip, r0, ip
200034c8:	bfdc      	itt	le
200034ca:	ea41 010c 	orrle.w	r1, r1, ip
200034ce:	4090      	lslle	r0, r2
200034d0:	1ae4      	subs	r4, r4, r3
200034d2:	bfa2      	ittt	ge
200034d4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
200034d8:	4329      	orrge	r1, r5
200034da:	bd30      	popge	{r4, r5, pc}
200034dc:	ea6f 0404 	mvn.w	r4, r4
200034e0:	3c1f      	subs	r4, #31
200034e2:	da1c      	bge.n	2000351e <__adddf3+0x1d2>
200034e4:	340c      	adds	r4, #12
200034e6:	dc0e      	bgt.n	20003506 <__adddf3+0x1ba>
200034e8:	f104 0414 	add.w	r4, r4, #20
200034ec:	f1c4 0220 	rsb	r2, r4, #32
200034f0:	fa20 f004 	lsr.w	r0, r0, r4
200034f4:	fa01 f302 	lsl.w	r3, r1, r2
200034f8:	ea40 0003 	orr.w	r0, r0, r3
200034fc:	fa21 f304 	lsr.w	r3, r1, r4
20003500:	ea45 0103 	orr.w	r1, r5, r3
20003504:	bd30      	pop	{r4, r5, pc}
20003506:	f1c4 040c 	rsb	r4, r4, #12
2000350a:	f1c4 0220 	rsb	r2, r4, #32
2000350e:	fa20 f002 	lsr.w	r0, r0, r2
20003512:	fa01 f304 	lsl.w	r3, r1, r4
20003516:	ea40 0003 	orr.w	r0, r0, r3
2000351a:	4629      	mov	r1, r5
2000351c:	bd30      	pop	{r4, r5, pc}
2000351e:	fa21 f004 	lsr.w	r0, r1, r4
20003522:	4629      	mov	r1, r5
20003524:	bd30      	pop	{r4, r5, pc}
20003526:	f094 0f00 	teq	r4, #0
2000352a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
2000352e:	bf06      	itte	eq
20003530:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
20003534:	3401      	addeq	r4, #1
20003536:	3d01      	subne	r5, #1
20003538:	e74e      	b.n	200033d8 <__adddf3+0x8c>
2000353a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
2000353e:	bf18      	it	ne
20003540:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
20003544:	d029      	beq.n	2000359a <__adddf3+0x24e>
20003546:	ea94 0f05 	teq	r4, r5
2000354a:	bf08      	it	eq
2000354c:	ea90 0f02 	teqeq	r0, r2
20003550:	d005      	beq.n	2000355e <__adddf3+0x212>
20003552:	ea54 0c00 	orrs.w	ip, r4, r0
20003556:	bf04      	itt	eq
20003558:	4619      	moveq	r1, r3
2000355a:	4610      	moveq	r0, r2
2000355c:	bd30      	pop	{r4, r5, pc}
2000355e:	ea91 0f03 	teq	r1, r3
20003562:	bf1e      	ittt	ne
20003564:	2100      	movne	r1, #0
20003566:	2000      	movne	r0, #0
20003568:	bd30      	popne	{r4, r5, pc}
2000356a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
2000356e:	d105      	bne.n	2000357c <__adddf3+0x230>
20003570:	0040      	lsls	r0, r0, #1
20003572:	4149      	adcs	r1, r1
20003574:	bf28      	it	cs
20003576:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
2000357a:	bd30      	pop	{r4, r5, pc}
2000357c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
20003580:	bf3c      	itt	cc
20003582:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
20003586:	bd30      	popcc	{r4, r5, pc}
20003588:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
2000358c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
20003590:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
20003594:	f04f 0000 	mov.w	r0, #0
20003598:	bd30      	pop	{r4, r5, pc}
2000359a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
2000359e:	bf1a      	itte	ne
200035a0:	4619      	movne	r1, r3
200035a2:	4610      	movne	r0, r2
200035a4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
200035a8:	bf1c      	itt	ne
200035aa:	460b      	movne	r3, r1
200035ac:	4602      	movne	r2, r0
200035ae:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
200035b2:	bf06      	itte	eq
200035b4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
200035b8:	ea91 0f03 	teqeq	r1, r3
200035bc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
200035c0:	bd30      	pop	{r4, r5, pc}
200035c2:	bf00      	nop

200035c4 <__aeabi_ui2d>:
200035c4:	f090 0f00 	teq	r0, #0
200035c8:	bf04      	itt	eq
200035ca:	2100      	moveq	r1, #0
200035cc:	4770      	bxeq	lr
200035ce:	b530      	push	{r4, r5, lr}
200035d0:	f44f 6480 	mov.w	r4, #1024	; 0x400
200035d4:	f104 0432 	add.w	r4, r4, #50	; 0x32
200035d8:	f04f 0500 	mov.w	r5, #0
200035dc:	f04f 0100 	mov.w	r1, #0
200035e0:	e750      	b.n	20003484 <__adddf3+0x138>
200035e2:	bf00      	nop

200035e4 <__aeabi_i2d>:
200035e4:	f090 0f00 	teq	r0, #0
200035e8:	bf04      	itt	eq
200035ea:	2100      	moveq	r1, #0
200035ec:	4770      	bxeq	lr
200035ee:	b530      	push	{r4, r5, lr}
200035f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
200035f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
200035f8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
200035fc:	bf48      	it	mi
200035fe:	4240      	negmi	r0, r0
20003600:	f04f 0100 	mov.w	r1, #0
20003604:	e73e      	b.n	20003484 <__adddf3+0x138>
20003606:	bf00      	nop

20003608 <__aeabi_f2d>:
20003608:	0042      	lsls	r2, r0, #1
2000360a:	ea4f 01e2 	mov.w	r1, r2, asr #3
2000360e:	ea4f 0131 	mov.w	r1, r1, rrx
20003612:	ea4f 7002 	mov.w	r0, r2, lsl #28
20003616:	bf1f      	itttt	ne
20003618:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
2000361c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
20003620:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
20003624:	4770      	bxne	lr
20003626:	f092 0f00 	teq	r2, #0
2000362a:	bf14      	ite	ne
2000362c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
20003630:	4770      	bxeq	lr
20003632:	b530      	push	{r4, r5, lr}
20003634:	f44f 7460 	mov.w	r4, #896	; 0x380
20003638:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
2000363c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20003640:	e720      	b.n	20003484 <__adddf3+0x138>
20003642:	bf00      	nop

20003644 <__aeabi_ul2d>:
20003644:	ea50 0201 	orrs.w	r2, r0, r1
20003648:	bf08      	it	eq
2000364a:	4770      	bxeq	lr
2000364c:	b530      	push	{r4, r5, lr}
2000364e:	f04f 0500 	mov.w	r5, #0
20003652:	e00a      	b.n	2000366a <__aeabi_l2d+0x16>

20003654 <__aeabi_l2d>:
20003654:	ea50 0201 	orrs.w	r2, r0, r1
20003658:	bf08      	it	eq
2000365a:	4770      	bxeq	lr
2000365c:	b530      	push	{r4, r5, lr}
2000365e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
20003662:	d502      	bpl.n	2000366a <__aeabi_l2d+0x16>
20003664:	4240      	negs	r0, r0
20003666:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
2000366a:	f44f 6480 	mov.w	r4, #1024	; 0x400
2000366e:	f104 0432 	add.w	r4, r4, #50	; 0x32
20003672:	ea5f 5c91 	movs.w	ip, r1, lsr #22
20003676:	f43f aedc 	beq.w	20003432 <__adddf3+0xe6>
2000367a:	f04f 0203 	mov.w	r2, #3
2000367e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
20003682:	bf18      	it	ne
20003684:	3203      	addne	r2, #3
20003686:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
2000368a:	bf18      	it	ne
2000368c:	3203      	addne	r2, #3
2000368e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
20003692:	f1c2 0320 	rsb	r3, r2, #32
20003696:	fa00 fc03 	lsl.w	ip, r0, r3
2000369a:	fa20 f002 	lsr.w	r0, r0, r2
2000369e:	fa01 fe03 	lsl.w	lr, r1, r3
200036a2:	ea40 000e 	orr.w	r0, r0, lr
200036a6:	fa21 f102 	lsr.w	r1, r1, r2
200036aa:	4414      	add	r4, r2
200036ac:	e6c1      	b.n	20003432 <__adddf3+0xe6>
200036ae:	bf00      	nop

200036b0 <__aeabi_dmul>:
200036b0:	b570      	push	{r4, r5, r6, lr}
200036b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
200036b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
200036ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
200036be:	bf1d      	ittte	ne
200036c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
200036c4:	ea94 0f0c 	teqne	r4, ip
200036c8:	ea95 0f0c 	teqne	r5, ip
200036cc:	f000 f8de 	bleq	2000388c <__aeabi_dmul+0x1dc>
200036d0:	442c      	add	r4, r5
200036d2:	ea81 0603 	eor.w	r6, r1, r3
200036d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
200036da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
200036de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
200036e2:	bf18      	it	ne
200036e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
200036e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
200036ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
200036f0:	d038      	beq.n	20003764 <__aeabi_dmul+0xb4>
200036f2:	fba0 ce02 	umull	ip, lr, r0, r2
200036f6:	f04f 0500 	mov.w	r5, #0
200036fa:	fbe1 e502 	umlal	lr, r5, r1, r2
200036fe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
20003702:	fbe0 e503 	umlal	lr, r5, r0, r3
20003706:	f04f 0600 	mov.w	r6, #0
2000370a:	fbe1 5603 	umlal	r5, r6, r1, r3
2000370e:	f09c 0f00 	teq	ip, #0
20003712:	bf18      	it	ne
20003714:	f04e 0e01 	orrne.w	lr, lr, #1
20003718:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
2000371c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
20003720:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
20003724:	d204      	bcs.n	20003730 <__aeabi_dmul+0x80>
20003726:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
2000372a:	416d      	adcs	r5, r5
2000372c:	eb46 0606 	adc.w	r6, r6, r6
20003730:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
20003734:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
20003738:	ea4f 20c5 	mov.w	r0, r5, lsl #11
2000373c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
20003740:	ea4f 2ece 	mov.w	lr, lr, lsl #11
20003744:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
20003748:	bf88      	it	hi
2000374a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
2000374e:	d81e      	bhi.n	2000378e <__aeabi_dmul+0xde>
20003750:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
20003754:	bf08      	it	eq
20003756:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
2000375a:	f150 0000 	adcs.w	r0, r0, #0
2000375e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20003762:	bd70      	pop	{r4, r5, r6, pc}
20003764:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
20003768:	ea46 0101 	orr.w	r1, r6, r1
2000376c:	ea40 0002 	orr.w	r0, r0, r2
20003770:	ea81 0103 	eor.w	r1, r1, r3
20003774:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
20003778:	bfc2      	ittt	gt
2000377a:	ebd4 050c 	rsbsgt	r5, r4, ip
2000377e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
20003782:	bd70      	popgt	{r4, r5, r6, pc}
20003784:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20003788:	f04f 0e00 	mov.w	lr, #0
2000378c:	3c01      	subs	r4, #1
2000378e:	f300 80ab 	bgt.w	200038e8 <__aeabi_dmul+0x238>
20003792:	f114 0f36 	cmn.w	r4, #54	; 0x36
20003796:	bfde      	ittt	le
20003798:	2000      	movle	r0, #0
2000379a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
2000379e:	bd70      	pople	{r4, r5, r6, pc}
200037a0:	f1c4 0400 	rsb	r4, r4, #0
200037a4:	3c20      	subs	r4, #32
200037a6:	da35      	bge.n	20003814 <__aeabi_dmul+0x164>
200037a8:	340c      	adds	r4, #12
200037aa:	dc1b      	bgt.n	200037e4 <__aeabi_dmul+0x134>
200037ac:	f104 0414 	add.w	r4, r4, #20
200037b0:	f1c4 0520 	rsb	r5, r4, #32
200037b4:	fa00 f305 	lsl.w	r3, r0, r5
200037b8:	fa20 f004 	lsr.w	r0, r0, r4
200037bc:	fa01 f205 	lsl.w	r2, r1, r5
200037c0:	ea40 0002 	orr.w	r0, r0, r2
200037c4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
200037c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
200037cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
200037d0:	fa21 f604 	lsr.w	r6, r1, r4
200037d4:	eb42 0106 	adc.w	r1, r2, r6
200037d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
200037dc:	bf08      	it	eq
200037de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
200037e2:	bd70      	pop	{r4, r5, r6, pc}
200037e4:	f1c4 040c 	rsb	r4, r4, #12
200037e8:	f1c4 0520 	rsb	r5, r4, #32
200037ec:	fa00 f304 	lsl.w	r3, r0, r4
200037f0:	fa20 f005 	lsr.w	r0, r0, r5
200037f4:	fa01 f204 	lsl.w	r2, r1, r4
200037f8:	ea40 0002 	orr.w	r0, r0, r2
200037fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20003800:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
20003804:	f141 0100 	adc.w	r1, r1, #0
20003808:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
2000380c:	bf08      	it	eq
2000380e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
20003812:	bd70      	pop	{r4, r5, r6, pc}
20003814:	f1c4 0520 	rsb	r5, r4, #32
20003818:	fa00 f205 	lsl.w	r2, r0, r5
2000381c:	ea4e 0e02 	orr.w	lr, lr, r2
20003820:	fa20 f304 	lsr.w	r3, r0, r4
20003824:	fa01 f205 	lsl.w	r2, r1, r5
20003828:	ea43 0302 	orr.w	r3, r3, r2
2000382c:	fa21 f004 	lsr.w	r0, r1, r4
20003830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20003834:	fa21 f204 	lsr.w	r2, r1, r4
20003838:	ea20 0002 	bic.w	r0, r0, r2
2000383c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
20003840:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20003844:	bf08      	it	eq
20003846:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
2000384a:	bd70      	pop	{r4, r5, r6, pc}
2000384c:	f094 0f00 	teq	r4, #0
20003850:	d10f      	bne.n	20003872 <__aeabi_dmul+0x1c2>
20003852:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
20003856:	0040      	lsls	r0, r0, #1
20003858:	eb41 0101 	adc.w	r1, r1, r1
2000385c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20003860:	bf08      	it	eq
20003862:	3c01      	subeq	r4, #1
20003864:	d0f7      	beq.n	20003856 <__aeabi_dmul+0x1a6>
20003866:	ea41 0106 	orr.w	r1, r1, r6
2000386a:	f095 0f00 	teq	r5, #0
2000386e:	bf18      	it	ne
20003870:	4770      	bxne	lr
20003872:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
20003876:	0052      	lsls	r2, r2, #1
20003878:	eb43 0303 	adc.w	r3, r3, r3
2000387c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
20003880:	bf08      	it	eq
20003882:	3d01      	subeq	r5, #1
20003884:	d0f7      	beq.n	20003876 <__aeabi_dmul+0x1c6>
20003886:	ea43 0306 	orr.w	r3, r3, r6
2000388a:	4770      	bx	lr
2000388c:	ea94 0f0c 	teq	r4, ip
20003890:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
20003894:	bf18      	it	ne
20003896:	ea95 0f0c 	teqne	r5, ip
2000389a:	d00c      	beq.n	200038b6 <__aeabi_dmul+0x206>
2000389c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
200038a0:	bf18      	it	ne
200038a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
200038a6:	d1d1      	bne.n	2000384c <__aeabi_dmul+0x19c>
200038a8:	ea81 0103 	eor.w	r1, r1, r3
200038ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
200038b0:	f04f 0000 	mov.w	r0, #0
200038b4:	bd70      	pop	{r4, r5, r6, pc}
200038b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
200038ba:	bf06      	itte	eq
200038bc:	4610      	moveq	r0, r2
200038be:	4619      	moveq	r1, r3
200038c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
200038c4:	d019      	beq.n	200038fa <__aeabi_dmul+0x24a>
200038c6:	ea94 0f0c 	teq	r4, ip
200038ca:	d102      	bne.n	200038d2 <__aeabi_dmul+0x222>
200038cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
200038d0:	d113      	bne.n	200038fa <__aeabi_dmul+0x24a>
200038d2:	ea95 0f0c 	teq	r5, ip
200038d6:	d105      	bne.n	200038e4 <__aeabi_dmul+0x234>
200038d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
200038dc:	bf1c      	itt	ne
200038de:	4610      	movne	r0, r2
200038e0:	4619      	movne	r1, r3
200038e2:	d10a      	bne.n	200038fa <__aeabi_dmul+0x24a>
200038e4:	ea81 0103 	eor.w	r1, r1, r3
200038e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
200038ec:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
200038f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
200038f4:	f04f 0000 	mov.w	r0, #0
200038f8:	bd70      	pop	{r4, r5, r6, pc}
200038fa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
200038fe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
20003902:	bd70      	pop	{r4, r5, r6, pc}

20003904 <__aeabi_ddiv>:
20003904:	b570      	push	{r4, r5, r6, lr}
20003906:	f04f 0cff 	mov.w	ip, #255	; 0xff
2000390a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
2000390e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
20003912:	bf1d      	ittte	ne
20003914:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
20003918:	ea94 0f0c 	teqne	r4, ip
2000391c:	ea95 0f0c 	teqne	r5, ip
20003920:	f000 f8a7 	bleq	20003a72 <__aeabi_ddiv+0x16e>
20003924:	eba4 0405 	sub.w	r4, r4, r5
20003928:	ea81 0e03 	eor.w	lr, r1, r3
2000392c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
20003930:	ea4f 3101 	mov.w	r1, r1, lsl #12
20003934:	f000 8088 	beq.w	20003a48 <__aeabi_ddiv+0x144>
20003938:	ea4f 3303 	mov.w	r3, r3, lsl #12
2000393c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
20003940:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
20003944:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
20003948:	ea4f 2202 	mov.w	r2, r2, lsl #8
2000394c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
20003950:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
20003954:	ea4f 2600 	mov.w	r6, r0, lsl #8
20003958:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
2000395c:	429d      	cmp	r5, r3
2000395e:	bf08      	it	eq
20003960:	4296      	cmpeq	r6, r2
20003962:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
20003966:	f504 7440 	add.w	r4, r4, #768	; 0x300
2000396a:	d202      	bcs.n	20003972 <__aeabi_ddiv+0x6e>
2000396c:	085b      	lsrs	r3, r3, #1
2000396e:	ea4f 0232 	mov.w	r2, r2, rrx
20003972:	1ab6      	subs	r6, r6, r2
20003974:	eb65 0503 	sbc.w	r5, r5, r3
20003978:	085b      	lsrs	r3, r3, #1
2000397a:	ea4f 0232 	mov.w	r2, r2, rrx
2000397e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
20003982:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
20003986:	ebb6 0e02 	subs.w	lr, r6, r2
2000398a:	eb75 0e03 	sbcs.w	lr, r5, r3
2000398e:	bf22      	ittt	cs
20003990:	1ab6      	subcs	r6, r6, r2
20003992:	4675      	movcs	r5, lr
20003994:	ea40 000c 	orrcs.w	r0, r0, ip
20003998:	085b      	lsrs	r3, r3, #1
2000399a:	ea4f 0232 	mov.w	r2, r2, rrx
2000399e:	ebb6 0e02 	subs.w	lr, r6, r2
200039a2:	eb75 0e03 	sbcs.w	lr, r5, r3
200039a6:	bf22      	ittt	cs
200039a8:	1ab6      	subcs	r6, r6, r2
200039aa:	4675      	movcs	r5, lr
200039ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
200039b0:	085b      	lsrs	r3, r3, #1
200039b2:	ea4f 0232 	mov.w	r2, r2, rrx
200039b6:	ebb6 0e02 	subs.w	lr, r6, r2
200039ba:	eb75 0e03 	sbcs.w	lr, r5, r3
200039be:	bf22      	ittt	cs
200039c0:	1ab6      	subcs	r6, r6, r2
200039c2:	4675      	movcs	r5, lr
200039c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
200039c8:	085b      	lsrs	r3, r3, #1
200039ca:	ea4f 0232 	mov.w	r2, r2, rrx
200039ce:	ebb6 0e02 	subs.w	lr, r6, r2
200039d2:	eb75 0e03 	sbcs.w	lr, r5, r3
200039d6:	bf22      	ittt	cs
200039d8:	1ab6      	subcs	r6, r6, r2
200039da:	4675      	movcs	r5, lr
200039dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
200039e0:	ea55 0e06 	orrs.w	lr, r5, r6
200039e4:	d018      	beq.n	20003a18 <__aeabi_ddiv+0x114>
200039e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
200039ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
200039ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
200039f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
200039f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
200039fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
200039fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
20003a02:	d1c0      	bne.n	20003986 <__aeabi_ddiv+0x82>
20003a04:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20003a08:	d10b      	bne.n	20003a22 <__aeabi_ddiv+0x11e>
20003a0a:	ea41 0100 	orr.w	r1, r1, r0
20003a0e:	f04f 0000 	mov.w	r0, #0
20003a12:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
20003a16:	e7b6      	b.n	20003986 <__aeabi_ddiv+0x82>
20003a18:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20003a1c:	bf04      	itt	eq
20003a1e:	4301      	orreq	r1, r0
20003a20:	2000      	moveq	r0, #0
20003a22:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
20003a26:	bf88      	it	hi
20003a28:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
20003a2c:	f63f aeaf 	bhi.w	2000378e <__aeabi_dmul+0xde>
20003a30:	ebb5 0c03 	subs.w	ip, r5, r3
20003a34:	bf04      	itt	eq
20003a36:	ebb6 0c02 	subseq.w	ip, r6, r2
20003a3a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
20003a3e:	f150 0000 	adcs.w	r0, r0, #0
20003a42:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20003a46:	bd70      	pop	{r4, r5, r6, pc}
20003a48:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
20003a4c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
20003a50:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
20003a54:	bfc2      	ittt	gt
20003a56:	ebd4 050c 	rsbsgt	r5, r4, ip
20003a5a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
20003a5e:	bd70      	popgt	{r4, r5, r6, pc}
20003a60:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20003a64:	f04f 0e00 	mov.w	lr, #0
20003a68:	3c01      	subs	r4, #1
20003a6a:	e690      	b.n	2000378e <__aeabi_dmul+0xde>
20003a6c:	ea45 0e06 	orr.w	lr, r5, r6
20003a70:	e68d      	b.n	2000378e <__aeabi_dmul+0xde>
20003a72:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
20003a76:	ea94 0f0c 	teq	r4, ip
20003a7a:	bf08      	it	eq
20003a7c:	ea95 0f0c 	teqeq	r5, ip
20003a80:	f43f af3b 	beq.w	200038fa <__aeabi_dmul+0x24a>
20003a84:	ea94 0f0c 	teq	r4, ip
20003a88:	d10a      	bne.n	20003aa0 <__aeabi_ddiv+0x19c>
20003a8a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
20003a8e:	f47f af34 	bne.w	200038fa <__aeabi_dmul+0x24a>
20003a92:	ea95 0f0c 	teq	r5, ip
20003a96:	f47f af25 	bne.w	200038e4 <__aeabi_dmul+0x234>
20003a9a:	4610      	mov	r0, r2
20003a9c:	4619      	mov	r1, r3
20003a9e:	e72c      	b.n	200038fa <__aeabi_dmul+0x24a>
20003aa0:	ea95 0f0c 	teq	r5, ip
20003aa4:	d106      	bne.n	20003ab4 <__aeabi_ddiv+0x1b0>
20003aa6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
20003aaa:	f43f aefd 	beq.w	200038a8 <__aeabi_dmul+0x1f8>
20003aae:	4610      	mov	r0, r2
20003ab0:	4619      	mov	r1, r3
20003ab2:	e722      	b.n	200038fa <__aeabi_dmul+0x24a>
20003ab4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20003ab8:	bf18      	it	ne
20003aba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20003abe:	f47f aec5 	bne.w	2000384c <__aeabi_dmul+0x19c>
20003ac2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
20003ac6:	f47f af0d 	bne.w	200038e4 <__aeabi_dmul+0x234>
20003aca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
20003ace:	f47f aeeb 	bne.w	200038a8 <__aeabi_dmul+0x1f8>
20003ad2:	e712      	b.n	200038fa <__aeabi_dmul+0x24a>

20003ad4 <__aeabi_d2uiz>:
20003ad4:	004a      	lsls	r2, r1, #1
20003ad6:	d211      	bcs.n	20003afc <__aeabi_d2uiz+0x28>
20003ad8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
20003adc:	d211      	bcs.n	20003b02 <__aeabi_d2uiz+0x2e>
20003ade:	d50d      	bpl.n	20003afc <__aeabi_d2uiz+0x28>
20003ae0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
20003ae4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
20003ae8:	d40e      	bmi.n	20003b08 <__aeabi_d2uiz+0x34>
20003aea:	ea4f 23c1 	mov.w	r3, r1, lsl #11
20003aee:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
20003af2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
20003af6:	fa23 f002 	lsr.w	r0, r3, r2
20003afa:	4770      	bx	lr
20003afc:	f04f 0000 	mov.w	r0, #0
20003b00:	4770      	bx	lr
20003b02:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
20003b06:	d102      	bne.n	20003b0e <__aeabi_d2uiz+0x3a>
20003b08:	f04f 30ff 	mov.w	r0, #4294967295
20003b0c:	4770      	bx	lr
20003b0e:	f04f 0000 	mov.w	r0, #0
20003b12:	4770      	bx	lr

20003b14 <__libc_init_array>:
20003b14:	b570      	push	{r4, r5, r6, lr}
20003b16:	f649 4678 	movw	r6, #40056	; 0x9c78
20003b1a:	f649 4578 	movw	r5, #40056	; 0x9c78
20003b1e:	f2c2 0600 	movt	r6, #8192	; 0x2000
20003b22:	f2c2 0500 	movt	r5, #8192	; 0x2000
20003b26:	1b76      	subs	r6, r6, r5
20003b28:	10b6      	asrs	r6, r6, #2
20003b2a:	d006      	beq.n	20003b3a <__libc_init_array+0x26>
20003b2c:	2400      	movs	r4, #0
20003b2e:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20003b32:	3401      	adds	r4, #1
20003b34:	4798      	blx	r3
20003b36:	42a6      	cmp	r6, r4
20003b38:	d8f9      	bhi.n	20003b2e <__libc_init_array+0x1a>
20003b3a:	f649 4578 	movw	r5, #40056	; 0x9c78
20003b3e:	f649 467c 	movw	r6, #40060	; 0x9c7c
20003b42:	f2c2 0500 	movt	r5, #8192	; 0x2000
20003b46:	f2c2 0600 	movt	r6, #8192	; 0x2000
20003b4a:	1b76      	subs	r6, r6, r5
20003b4c:	f006 f888 	bl	20009c60 <_init>
20003b50:	10b6      	asrs	r6, r6, #2
20003b52:	d006      	beq.n	20003b62 <__libc_init_array+0x4e>
20003b54:	2400      	movs	r4, #0
20003b56:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20003b5a:	3401      	adds	r4, #1
20003b5c:	4798      	blx	r3
20003b5e:	42a6      	cmp	r6, r4
20003b60:	d8f9      	bhi.n	20003b56 <__libc_init_array+0x42>
20003b62:	bd70      	pop	{r4, r5, r6, pc}

20003b64 <free>:
20003b64:	f649 43b4 	movw	r3, #40116	; 0x9cb4
20003b68:	4601      	mov	r1, r0
20003b6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003b6e:	6818      	ldr	r0, [r3, #0]
20003b70:	f003 bbbe 	b.w	200072f0 <_free_r>

20003b74 <malloc>:
20003b74:	f649 43b4 	movw	r3, #40116	; 0x9cb4
20003b78:	4601      	mov	r1, r0
20003b7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003b7e:	6818      	ldr	r0, [r3, #0]
20003b80:	f000 b800 	b.w	20003b84 <_malloc_r>

20003b84 <_malloc_r>:
20003b84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20003b88:	f101 040b 	add.w	r4, r1, #11
20003b8c:	2c16      	cmp	r4, #22
20003b8e:	b083      	sub	sp, #12
20003b90:	4606      	mov	r6, r0
20003b92:	d82f      	bhi.n	20003bf4 <_malloc_r+0x70>
20003b94:	2300      	movs	r3, #0
20003b96:	2410      	movs	r4, #16
20003b98:	428c      	cmp	r4, r1
20003b9a:	bf2c      	ite	cs
20003b9c:	4619      	movcs	r1, r3
20003b9e:	f043 0101 	orrcc.w	r1, r3, #1
20003ba2:	2900      	cmp	r1, #0
20003ba4:	d130      	bne.n	20003c08 <_malloc_r+0x84>
20003ba6:	4630      	mov	r0, r6
20003ba8:	f000 fbf0 	bl	2000438c <__malloc_lock>
20003bac:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
20003bb0:	d22e      	bcs.n	20003c10 <_malloc_r+0x8c>
20003bb2:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
20003bb6:	f649 55a8 	movw	r5, #40360	; 0x9da8
20003bba:	f2c2 0500 	movt	r5, #8192	; 0x2000
20003bbe:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
20003bc2:	68d3      	ldr	r3, [r2, #12]
20003bc4:	4293      	cmp	r3, r2
20003bc6:	f000 8206 	beq.w	20003fd6 <_malloc_r+0x452>
20003bca:	685a      	ldr	r2, [r3, #4]
20003bcc:	f103 0508 	add.w	r5, r3, #8
20003bd0:	68d9      	ldr	r1, [r3, #12]
20003bd2:	4630      	mov	r0, r6
20003bd4:	f022 0c03 	bic.w	ip, r2, #3
20003bd8:	689a      	ldr	r2, [r3, #8]
20003bda:	4463      	add	r3, ip
20003bdc:	685c      	ldr	r4, [r3, #4]
20003bde:	608a      	str	r2, [r1, #8]
20003be0:	f044 0401 	orr.w	r4, r4, #1
20003be4:	60d1      	str	r1, [r2, #12]
20003be6:	605c      	str	r4, [r3, #4]
20003be8:	f000 fbd2 	bl	20004390 <__malloc_unlock>
20003bec:	4628      	mov	r0, r5
20003bee:	b003      	add	sp, #12
20003bf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20003bf4:	f024 0407 	bic.w	r4, r4, #7
20003bf8:	0fe3      	lsrs	r3, r4, #31
20003bfa:	428c      	cmp	r4, r1
20003bfc:	bf2c      	ite	cs
20003bfe:	4619      	movcs	r1, r3
20003c00:	f043 0101 	orrcc.w	r1, r3, #1
20003c04:	2900      	cmp	r1, #0
20003c06:	d0ce      	beq.n	20003ba6 <_malloc_r+0x22>
20003c08:	230c      	movs	r3, #12
20003c0a:	2500      	movs	r5, #0
20003c0c:	6033      	str	r3, [r6, #0]
20003c0e:	e7ed      	b.n	20003bec <_malloc_r+0x68>
20003c10:	ea5f 2e54 	movs.w	lr, r4, lsr #9
20003c14:	bf04      	itt	eq
20003c16:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
20003c1a:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
20003c1e:	f040 8090 	bne.w	20003d42 <_malloc_r+0x1be>
20003c22:	f649 55a8 	movw	r5, #40360	; 0x9da8
20003c26:	f2c2 0500 	movt	r5, #8192	; 0x2000
20003c2a:	1828      	adds	r0, r5, r0
20003c2c:	68c3      	ldr	r3, [r0, #12]
20003c2e:	4298      	cmp	r0, r3
20003c30:	d106      	bne.n	20003c40 <_malloc_r+0xbc>
20003c32:	e00d      	b.n	20003c50 <_malloc_r+0xcc>
20003c34:	2a00      	cmp	r2, #0
20003c36:	f280 816f 	bge.w	20003f18 <_malloc_r+0x394>
20003c3a:	68db      	ldr	r3, [r3, #12]
20003c3c:	4298      	cmp	r0, r3
20003c3e:	d007      	beq.n	20003c50 <_malloc_r+0xcc>
20003c40:	6859      	ldr	r1, [r3, #4]
20003c42:	f021 0103 	bic.w	r1, r1, #3
20003c46:	1b0a      	subs	r2, r1, r4
20003c48:	2a0f      	cmp	r2, #15
20003c4a:	ddf3      	ble.n	20003c34 <_malloc_r+0xb0>
20003c4c:	f10e 3eff 	add.w	lr, lr, #4294967295
20003c50:	f10e 0e01 	add.w	lr, lr, #1
20003c54:	f649 57a8 	movw	r7, #40360	; 0x9da8
20003c58:	f2c2 0700 	movt	r7, #8192	; 0x2000
20003c5c:	f107 0108 	add.w	r1, r7, #8
20003c60:	688b      	ldr	r3, [r1, #8]
20003c62:	4299      	cmp	r1, r3
20003c64:	bf08      	it	eq
20003c66:	687a      	ldreq	r2, [r7, #4]
20003c68:	d026      	beq.n	20003cb8 <_malloc_r+0x134>
20003c6a:	685a      	ldr	r2, [r3, #4]
20003c6c:	f022 0c03 	bic.w	ip, r2, #3
20003c70:	ebc4 020c 	rsb	r2, r4, ip
20003c74:	2a0f      	cmp	r2, #15
20003c76:	f300 8194 	bgt.w	20003fa2 <_malloc_r+0x41e>
20003c7a:	2a00      	cmp	r2, #0
20003c7c:	60c9      	str	r1, [r1, #12]
20003c7e:	6089      	str	r1, [r1, #8]
20003c80:	f280 8099 	bge.w	20003db6 <_malloc_r+0x232>
20003c84:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
20003c88:	f080 8165 	bcs.w	20003f56 <_malloc_r+0x3d2>
20003c8c:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
20003c90:	f04f 0a01 	mov.w	sl, #1
20003c94:	687a      	ldr	r2, [r7, #4]
20003c96:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
20003c9a:	ea4f 0cac 	mov.w	ip, ip, asr #2
20003c9e:	fa0a fc0c 	lsl.w	ip, sl, ip
20003ca2:	60d8      	str	r0, [r3, #12]
20003ca4:	f8d0 8008 	ldr.w	r8, [r0, #8]
20003ca8:	ea4c 0202 	orr.w	r2, ip, r2
20003cac:	607a      	str	r2, [r7, #4]
20003cae:	f8c3 8008 	str.w	r8, [r3, #8]
20003cb2:	f8c8 300c 	str.w	r3, [r8, #12]
20003cb6:	6083      	str	r3, [r0, #8]
20003cb8:	f04f 0c01 	mov.w	ip, #1
20003cbc:	ea4f 03ae 	mov.w	r3, lr, asr #2
20003cc0:	fa0c fc03 	lsl.w	ip, ip, r3
20003cc4:	4594      	cmp	ip, r2
20003cc6:	f200 8082 	bhi.w	20003dce <_malloc_r+0x24a>
20003cca:	ea12 0f0c 	tst.w	r2, ip
20003cce:	d108      	bne.n	20003ce2 <_malloc_r+0x15e>
20003cd0:	f02e 0e03 	bic.w	lr, lr, #3
20003cd4:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20003cd8:	f10e 0e04 	add.w	lr, lr, #4
20003cdc:	ea12 0f0c 	tst.w	r2, ip
20003ce0:	d0f8      	beq.n	20003cd4 <_malloc_r+0x150>
20003ce2:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
20003ce6:	46f2      	mov	sl, lr
20003ce8:	46c8      	mov	r8, r9
20003cea:	f8d8 300c 	ldr.w	r3, [r8, #12]
20003cee:	4598      	cmp	r8, r3
20003cf0:	d107      	bne.n	20003d02 <_malloc_r+0x17e>
20003cf2:	e168      	b.n	20003fc6 <_malloc_r+0x442>
20003cf4:	2a00      	cmp	r2, #0
20003cf6:	f280 8178 	bge.w	20003fea <_malloc_r+0x466>
20003cfa:	68db      	ldr	r3, [r3, #12]
20003cfc:	4598      	cmp	r8, r3
20003cfe:	f000 8162 	beq.w	20003fc6 <_malloc_r+0x442>
20003d02:	6858      	ldr	r0, [r3, #4]
20003d04:	f020 0003 	bic.w	r0, r0, #3
20003d08:	1b02      	subs	r2, r0, r4
20003d0a:	2a0f      	cmp	r2, #15
20003d0c:	ddf2      	ble.n	20003cf4 <_malloc_r+0x170>
20003d0e:	461d      	mov	r5, r3
20003d10:	191f      	adds	r7, r3, r4
20003d12:	f8d3 c00c 	ldr.w	ip, [r3, #12]
20003d16:	f044 0e01 	orr.w	lr, r4, #1
20003d1a:	f855 4f08 	ldr.w	r4, [r5, #8]!
20003d1e:	4630      	mov	r0, r6
20003d20:	50ba      	str	r2, [r7, r2]
20003d22:	f042 0201 	orr.w	r2, r2, #1
20003d26:	f8c3 e004 	str.w	lr, [r3, #4]
20003d2a:	f8cc 4008 	str.w	r4, [ip, #8]
20003d2e:	f8c4 c00c 	str.w	ip, [r4, #12]
20003d32:	608f      	str	r7, [r1, #8]
20003d34:	60cf      	str	r7, [r1, #12]
20003d36:	607a      	str	r2, [r7, #4]
20003d38:	60b9      	str	r1, [r7, #8]
20003d3a:	60f9      	str	r1, [r7, #12]
20003d3c:	f000 fb28 	bl	20004390 <__malloc_unlock>
20003d40:	e754      	b.n	20003bec <_malloc_r+0x68>
20003d42:	f1be 0f04 	cmp.w	lr, #4
20003d46:	bf9e      	ittt	ls
20003d48:	ea4f 1e94 	movls.w	lr, r4, lsr #6
20003d4c:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
20003d50:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20003d54:	f67f af65 	bls.w	20003c22 <_malloc_r+0x9e>
20003d58:	f1be 0f14 	cmp.w	lr, #20
20003d5c:	bf9c      	itt	ls
20003d5e:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
20003d62:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20003d66:	f67f af5c 	bls.w	20003c22 <_malloc_r+0x9e>
20003d6a:	f1be 0f54 	cmp.w	lr, #84	; 0x54
20003d6e:	bf9e      	ittt	ls
20003d70:	ea4f 3e14 	movls.w	lr, r4, lsr #12
20003d74:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
20003d78:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20003d7c:	f67f af51 	bls.w	20003c22 <_malloc_r+0x9e>
20003d80:	f5be 7faa 	cmp.w	lr, #340	; 0x154
20003d84:	bf9e      	ittt	ls
20003d86:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
20003d8a:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
20003d8e:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20003d92:	f67f af46 	bls.w	20003c22 <_malloc_r+0x9e>
20003d96:	f240 5354 	movw	r3, #1364	; 0x554
20003d9a:	459e      	cmp	lr, r3
20003d9c:	bf95      	itete	ls
20003d9e:	ea4f 4e94 	movls.w	lr, r4, lsr #18
20003da2:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
20003da6:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
20003daa:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
20003dae:	bf98      	it	ls
20003db0:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20003db4:	e735      	b.n	20003c22 <_malloc_r+0x9e>
20003db6:	eb03 020c 	add.w	r2, r3, ip
20003dba:	f103 0508 	add.w	r5, r3, #8
20003dbe:	4630      	mov	r0, r6
20003dc0:	6853      	ldr	r3, [r2, #4]
20003dc2:	f043 0301 	orr.w	r3, r3, #1
20003dc6:	6053      	str	r3, [r2, #4]
20003dc8:	f000 fae2 	bl	20004390 <__malloc_unlock>
20003dcc:	e70e      	b.n	20003bec <_malloc_r+0x68>
20003dce:	f8d7 8008 	ldr.w	r8, [r7, #8]
20003dd2:	f8d8 3004 	ldr.w	r3, [r8, #4]
20003dd6:	f023 0903 	bic.w	r9, r3, #3
20003dda:	ebc4 0209 	rsb	r2, r4, r9
20003dde:	454c      	cmp	r4, r9
20003de0:	bf94      	ite	ls
20003de2:	2300      	movls	r3, #0
20003de4:	2301      	movhi	r3, #1
20003de6:	2a0f      	cmp	r2, #15
20003de8:	bfd8      	it	le
20003dea:	f043 0301 	orrle.w	r3, r3, #1
20003dee:	2b00      	cmp	r3, #0
20003df0:	f000 80a1 	beq.w	20003f36 <_malloc_r+0x3b2>
20003df4:	f24a 2b20 	movw	fp, #41504	; 0xa220
20003df8:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
20003dfc:	f2c2 0b00 	movt	fp, #8192	; 0x2000
20003e00:	f8db 3000 	ldr.w	r3, [fp]
20003e04:	3310      	adds	r3, #16
20003e06:	191b      	adds	r3, r3, r4
20003e08:	f1b2 3fff 	cmp.w	r2, #4294967295
20003e0c:	d006      	beq.n	20003e1c <_malloc_r+0x298>
20003e0e:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
20003e12:	331f      	adds	r3, #31
20003e14:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
20003e18:	f023 031f 	bic.w	r3, r3, #31
20003e1c:	4619      	mov	r1, r3
20003e1e:	4630      	mov	r0, r6
20003e20:	9301      	str	r3, [sp, #4]
20003e22:	f000 fb2d 	bl	20004480 <_sbrk_r>
20003e26:	9b01      	ldr	r3, [sp, #4]
20003e28:	f1b0 3fff 	cmp.w	r0, #4294967295
20003e2c:	4682      	mov	sl, r0
20003e2e:	f000 80f4 	beq.w	2000401a <_malloc_r+0x496>
20003e32:	eb08 0109 	add.w	r1, r8, r9
20003e36:	4281      	cmp	r1, r0
20003e38:	f200 80ec 	bhi.w	20004014 <_malloc_r+0x490>
20003e3c:	f8db 2004 	ldr.w	r2, [fp, #4]
20003e40:	189a      	adds	r2, r3, r2
20003e42:	4551      	cmp	r1, sl
20003e44:	f8cb 2004 	str.w	r2, [fp, #4]
20003e48:	f000 8145 	beq.w	200040d6 <_malloc_r+0x552>
20003e4c:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
20003e50:	f649 50a8 	movw	r0, #40360	; 0x9da8
20003e54:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003e58:	f1b5 3fff 	cmp.w	r5, #4294967295
20003e5c:	bf08      	it	eq
20003e5e:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
20003e62:	d003      	beq.n	20003e6c <_malloc_r+0x2e8>
20003e64:	4452      	add	r2, sl
20003e66:	1a51      	subs	r1, r2, r1
20003e68:	f8cb 1004 	str.w	r1, [fp, #4]
20003e6c:	f01a 0507 	ands.w	r5, sl, #7
20003e70:	4630      	mov	r0, r6
20003e72:	bf17      	itett	ne
20003e74:	f1c5 0508 	rsbne	r5, r5, #8
20003e78:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
20003e7c:	44aa      	addne	sl, r5
20003e7e:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
20003e82:	4453      	add	r3, sl
20003e84:	051b      	lsls	r3, r3, #20
20003e86:	0d1b      	lsrs	r3, r3, #20
20003e88:	1aed      	subs	r5, r5, r3
20003e8a:	4629      	mov	r1, r5
20003e8c:	f000 faf8 	bl	20004480 <_sbrk_r>
20003e90:	f1b0 3fff 	cmp.w	r0, #4294967295
20003e94:	f000 812c 	beq.w	200040f0 <_malloc_r+0x56c>
20003e98:	ebca 0100 	rsb	r1, sl, r0
20003e9c:	1949      	adds	r1, r1, r5
20003e9e:	f041 0101 	orr.w	r1, r1, #1
20003ea2:	f8db 2004 	ldr.w	r2, [fp, #4]
20003ea6:	f24a 2320 	movw	r3, #41504	; 0xa220
20003eaa:	f8c7 a008 	str.w	sl, [r7, #8]
20003eae:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003eb2:	18aa      	adds	r2, r5, r2
20003eb4:	45b8      	cmp	r8, r7
20003eb6:	f8cb 2004 	str.w	r2, [fp, #4]
20003eba:	f8ca 1004 	str.w	r1, [sl, #4]
20003ebe:	d017      	beq.n	20003ef0 <_malloc_r+0x36c>
20003ec0:	f1b9 0f0f 	cmp.w	r9, #15
20003ec4:	f240 80df 	bls.w	20004086 <_malloc_r+0x502>
20003ec8:	f1a9 010c 	sub.w	r1, r9, #12
20003ecc:	2505      	movs	r5, #5
20003ece:	f021 0107 	bic.w	r1, r1, #7
20003ed2:	eb08 0001 	add.w	r0, r8, r1
20003ed6:	290f      	cmp	r1, #15
20003ed8:	6085      	str	r5, [r0, #8]
20003eda:	6045      	str	r5, [r0, #4]
20003edc:	f8d8 0004 	ldr.w	r0, [r8, #4]
20003ee0:	f000 0001 	and.w	r0, r0, #1
20003ee4:	ea41 0000 	orr.w	r0, r1, r0
20003ee8:	f8c8 0004 	str.w	r0, [r8, #4]
20003eec:	f200 80ac 	bhi.w	20004048 <_malloc_r+0x4c4>
20003ef0:	46d0      	mov	r8, sl
20003ef2:	f24a 2320 	movw	r3, #41504	; 0xa220
20003ef6:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
20003efa:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003efe:	428a      	cmp	r2, r1
20003f00:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
20003f04:	bf88      	it	hi
20003f06:	62da      	strhi	r2, [r3, #44]	; 0x2c
20003f08:	f24a 2320 	movw	r3, #41504	; 0xa220
20003f0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003f10:	428a      	cmp	r2, r1
20003f12:	bf88      	it	hi
20003f14:	631a      	strhi	r2, [r3, #48]	; 0x30
20003f16:	e082      	b.n	2000401e <_malloc_r+0x49a>
20003f18:	185c      	adds	r4, r3, r1
20003f1a:	689a      	ldr	r2, [r3, #8]
20003f1c:	68d9      	ldr	r1, [r3, #12]
20003f1e:	4630      	mov	r0, r6
20003f20:	6866      	ldr	r6, [r4, #4]
20003f22:	f103 0508 	add.w	r5, r3, #8
20003f26:	608a      	str	r2, [r1, #8]
20003f28:	f046 0301 	orr.w	r3, r6, #1
20003f2c:	60d1      	str	r1, [r2, #12]
20003f2e:	6063      	str	r3, [r4, #4]
20003f30:	f000 fa2e 	bl	20004390 <__malloc_unlock>
20003f34:	e65a      	b.n	20003bec <_malloc_r+0x68>
20003f36:	eb08 0304 	add.w	r3, r8, r4
20003f3a:	f042 0201 	orr.w	r2, r2, #1
20003f3e:	f044 0401 	orr.w	r4, r4, #1
20003f42:	4630      	mov	r0, r6
20003f44:	f8c8 4004 	str.w	r4, [r8, #4]
20003f48:	f108 0508 	add.w	r5, r8, #8
20003f4c:	605a      	str	r2, [r3, #4]
20003f4e:	60bb      	str	r3, [r7, #8]
20003f50:	f000 fa1e 	bl	20004390 <__malloc_unlock>
20003f54:	e64a      	b.n	20003bec <_malloc_r+0x68>
20003f56:	ea4f 225c 	mov.w	r2, ip, lsr #9
20003f5a:	2a04      	cmp	r2, #4
20003f5c:	d954      	bls.n	20004008 <_malloc_r+0x484>
20003f5e:	2a14      	cmp	r2, #20
20003f60:	f200 8089 	bhi.w	20004076 <_malloc_r+0x4f2>
20003f64:	325b      	adds	r2, #91	; 0x5b
20003f66:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20003f6a:	44a8      	add	r8, r5
20003f6c:	f649 57a8 	movw	r7, #40360	; 0x9da8
20003f70:	f2c2 0700 	movt	r7, #8192	; 0x2000
20003f74:	f8d8 0008 	ldr.w	r0, [r8, #8]
20003f78:	4540      	cmp	r0, r8
20003f7a:	d103      	bne.n	20003f84 <_malloc_r+0x400>
20003f7c:	e06f      	b.n	2000405e <_malloc_r+0x4da>
20003f7e:	6880      	ldr	r0, [r0, #8]
20003f80:	4580      	cmp	r8, r0
20003f82:	d004      	beq.n	20003f8e <_malloc_r+0x40a>
20003f84:	6842      	ldr	r2, [r0, #4]
20003f86:	f022 0203 	bic.w	r2, r2, #3
20003f8a:	4594      	cmp	ip, r2
20003f8c:	d3f7      	bcc.n	20003f7e <_malloc_r+0x3fa>
20003f8e:	f8d0 c00c 	ldr.w	ip, [r0, #12]
20003f92:	f8c3 c00c 	str.w	ip, [r3, #12]
20003f96:	6098      	str	r0, [r3, #8]
20003f98:	687a      	ldr	r2, [r7, #4]
20003f9a:	60c3      	str	r3, [r0, #12]
20003f9c:	f8cc 3008 	str.w	r3, [ip, #8]
20003fa0:	e68a      	b.n	20003cb8 <_malloc_r+0x134>
20003fa2:	191f      	adds	r7, r3, r4
20003fa4:	4630      	mov	r0, r6
20003fa6:	f044 0401 	orr.w	r4, r4, #1
20003faa:	60cf      	str	r7, [r1, #12]
20003fac:	605c      	str	r4, [r3, #4]
20003fae:	f103 0508 	add.w	r5, r3, #8
20003fb2:	50ba      	str	r2, [r7, r2]
20003fb4:	f042 0201 	orr.w	r2, r2, #1
20003fb8:	608f      	str	r7, [r1, #8]
20003fba:	607a      	str	r2, [r7, #4]
20003fbc:	60b9      	str	r1, [r7, #8]
20003fbe:	60f9      	str	r1, [r7, #12]
20003fc0:	f000 f9e6 	bl	20004390 <__malloc_unlock>
20003fc4:	e612      	b.n	20003bec <_malloc_r+0x68>
20003fc6:	f10a 0a01 	add.w	sl, sl, #1
20003fca:	f01a 0f03 	tst.w	sl, #3
20003fce:	d05f      	beq.n	20004090 <_malloc_r+0x50c>
20003fd0:	f103 0808 	add.w	r8, r3, #8
20003fd4:	e689      	b.n	20003cea <_malloc_r+0x166>
20003fd6:	f103 0208 	add.w	r2, r3, #8
20003fda:	68d3      	ldr	r3, [r2, #12]
20003fdc:	429a      	cmp	r2, r3
20003fde:	bf08      	it	eq
20003fe0:	f10e 0e02 	addeq.w	lr, lr, #2
20003fe4:	f43f ae36 	beq.w	20003c54 <_malloc_r+0xd0>
20003fe8:	e5ef      	b.n	20003bca <_malloc_r+0x46>
20003fea:	461d      	mov	r5, r3
20003fec:	1819      	adds	r1, r3, r0
20003fee:	68da      	ldr	r2, [r3, #12]
20003ff0:	4630      	mov	r0, r6
20003ff2:	f855 3f08 	ldr.w	r3, [r5, #8]!
20003ff6:	684c      	ldr	r4, [r1, #4]
20003ff8:	6093      	str	r3, [r2, #8]
20003ffa:	f044 0401 	orr.w	r4, r4, #1
20003ffe:	60da      	str	r2, [r3, #12]
20004000:	604c      	str	r4, [r1, #4]
20004002:	f000 f9c5 	bl	20004390 <__malloc_unlock>
20004006:	e5f1      	b.n	20003bec <_malloc_r+0x68>
20004008:	ea4f 129c 	mov.w	r2, ip, lsr #6
2000400c:	3238      	adds	r2, #56	; 0x38
2000400e:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20004012:	e7aa      	b.n	20003f6a <_malloc_r+0x3e6>
20004014:	45b8      	cmp	r8, r7
20004016:	f43f af11 	beq.w	20003e3c <_malloc_r+0x2b8>
2000401a:	f8d7 8008 	ldr.w	r8, [r7, #8]
2000401e:	f8d8 2004 	ldr.w	r2, [r8, #4]
20004022:	f022 0203 	bic.w	r2, r2, #3
20004026:	4294      	cmp	r4, r2
20004028:	bf94      	ite	ls
2000402a:	2300      	movls	r3, #0
2000402c:	2301      	movhi	r3, #1
2000402e:	1b12      	subs	r2, r2, r4
20004030:	2a0f      	cmp	r2, #15
20004032:	bfd8      	it	le
20004034:	f043 0301 	orrle.w	r3, r3, #1
20004038:	2b00      	cmp	r3, #0
2000403a:	f43f af7c 	beq.w	20003f36 <_malloc_r+0x3b2>
2000403e:	4630      	mov	r0, r6
20004040:	2500      	movs	r5, #0
20004042:	f000 f9a5 	bl	20004390 <__malloc_unlock>
20004046:	e5d1      	b.n	20003bec <_malloc_r+0x68>
20004048:	f108 0108 	add.w	r1, r8, #8
2000404c:	4630      	mov	r0, r6
2000404e:	9301      	str	r3, [sp, #4]
20004050:	f003 f94e 	bl	200072f0 <_free_r>
20004054:	9b01      	ldr	r3, [sp, #4]
20004056:	f8d7 8008 	ldr.w	r8, [r7, #8]
2000405a:	685a      	ldr	r2, [r3, #4]
2000405c:	e749      	b.n	20003ef2 <_malloc_r+0x36e>
2000405e:	f04f 0a01 	mov.w	sl, #1
20004062:	f8d7 8004 	ldr.w	r8, [r7, #4]
20004066:	1092      	asrs	r2, r2, #2
20004068:	4684      	mov	ip, r0
2000406a:	fa0a f202 	lsl.w	r2, sl, r2
2000406e:	ea48 0202 	orr.w	r2, r8, r2
20004072:	607a      	str	r2, [r7, #4]
20004074:	e78d      	b.n	20003f92 <_malloc_r+0x40e>
20004076:	2a54      	cmp	r2, #84	; 0x54
20004078:	d824      	bhi.n	200040c4 <_malloc_r+0x540>
2000407a:	ea4f 321c 	mov.w	r2, ip, lsr #12
2000407e:	326e      	adds	r2, #110	; 0x6e
20004080:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20004084:	e771      	b.n	20003f6a <_malloc_r+0x3e6>
20004086:	2301      	movs	r3, #1
20004088:	46d0      	mov	r8, sl
2000408a:	f8ca 3004 	str.w	r3, [sl, #4]
2000408e:	e7c6      	b.n	2000401e <_malloc_r+0x49a>
20004090:	464a      	mov	r2, r9
20004092:	f01e 0f03 	tst.w	lr, #3
20004096:	4613      	mov	r3, r2
20004098:	f10e 3eff 	add.w	lr, lr, #4294967295
2000409c:	d033      	beq.n	20004106 <_malloc_r+0x582>
2000409e:	f853 2908 	ldr.w	r2, [r3], #-8
200040a2:	429a      	cmp	r2, r3
200040a4:	d0f5      	beq.n	20004092 <_malloc_r+0x50e>
200040a6:	687b      	ldr	r3, [r7, #4]
200040a8:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
200040ac:	459c      	cmp	ip, r3
200040ae:	f63f ae8e 	bhi.w	20003dce <_malloc_r+0x24a>
200040b2:	f1bc 0f00 	cmp.w	ip, #0
200040b6:	f43f ae8a 	beq.w	20003dce <_malloc_r+0x24a>
200040ba:	ea1c 0f03 	tst.w	ip, r3
200040be:	d027      	beq.n	20004110 <_malloc_r+0x58c>
200040c0:	46d6      	mov	lr, sl
200040c2:	e60e      	b.n	20003ce2 <_malloc_r+0x15e>
200040c4:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
200040c8:	d815      	bhi.n	200040f6 <_malloc_r+0x572>
200040ca:	ea4f 32dc 	mov.w	r2, ip, lsr #15
200040ce:	3277      	adds	r2, #119	; 0x77
200040d0:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200040d4:	e749      	b.n	20003f6a <_malloc_r+0x3e6>
200040d6:	0508      	lsls	r0, r1, #20
200040d8:	0d00      	lsrs	r0, r0, #20
200040da:	2800      	cmp	r0, #0
200040dc:	f47f aeb6 	bne.w	20003e4c <_malloc_r+0x2c8>
200040e0:	f8d7 8008 	ldr.w	r8, [r7, #8]
200040e4:	444b      	add	r3, r9
200040e6:	f043 0301 	orr.w	r3, r3, #1
200040ea:	f8c8 3004 	str.w	r3, [r8, #4]
200040ee:	e700      	b.n	20003ef2 <_malloc_r+0x36e>
200040f0:	2101      	movs	r1, #1
200040f2:	2500      	movs	r5, #0
200040f4:	e6d5      	b.n	20003ea2 <_malloc_r+0x31e>
200040f6:	f240 5054 	movw	r0, #1364	; 0x554
200040fa:	4282      	cmp	r2, r0
200040fc:	d90d      	bls.n	2000411a <_malloc_r+0x596>
200040fe:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
20004102:	227e      	movs	r2, #126	; 0x7e
20004104:	e731      	b.n	20003f6a <_malloc_r+0x3e6>
20004106:	687b      	ldr	r3, [r7, #4]
20004108:	ea23 030c 	bic.w	r3, r3, ip
2000410c:	607b      	str	r3, [r7, #4]
2000410e:	e7cb      	b.n	200040a8 <_malloc_r+0x524>
20004110:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20004114:	f10a 0a04 	add.w	sl, sl, #4
20004118:	e7cf      	b.n	200040ba <_malloc_r+0x536>
2000411a:	ea4f 429c 	mov.w	r2, ip, lsr #18
2000411e:	327c      	adds	r2, #124	; 0x7c
20004120:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20004124:	e721      	b.n	20003f6a <_malloc_r+0x3e6>
20004126:	bf00      	nop

20004128 <memcpy>:
20004128:	2a03      	cmp	r2, #3
2000412a:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
2000412e:	d80b      	bhi.n	20004148 <memcpy+0x20>
20004130:	b13a      	cbz	r2, 20004142 <memcpy+0x1a>
20004132:	2300      	movs	r3, #0
20004134:	f811 c003 	ldrb.w	ip, [r1, r3]
20004138:	f800 c003 	strb.w	ip, [r0, r3]
2000413c:	3301      	adds	r3, #1
2000413e:	4293      	cmp	r3, r2
20004140:	d1f8      	bne.n	20004134 <memcpy+0xc>
20004142:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
20004146:	4770      	bx	lr
20004148:	1882      	adds	r2, r0, r2
2000414a:	460c      	mov	r4, r1
2000414c:	4603      	mov	r3, r0
2000414e:	e003      	b.n	20004158 <memcpy+0x30>
20004150:	f814 1c01 	ldrb.w	r1, [r4, #-1]
20004154:	f803 1c01 	strb.w	r1, [r3, #-1]
20004158:	f003 0603 	and.w	r6, r3, #3
2000415c:	4619      	mov	r1, r3
2000415e:	46a4      	mov	ip, r4
20004160:	3301      	adds	r3, #1
20004162:	3401      	adds	r4, #1
20004164:	2e00      	cmp	r6, #0
20004166:	d1f3      	bne.n	20004150 <memcpy+0x28>
20004168:	f01c 0403 	ands.w	r4, ip, #3
2000416c:	4663      	mov	r3, ip
2000416e:	bf08      	it	eq
20004170:	ebc1 0c02 	rsbeq	ip, r1, r2
20004174:	d068      	beq.n	20004248 <memcpy+0x120>
20004176:	4265      	negs	r5, r4
20004178:	f1c4 0a04 	rsb	sl, r4, #4
2000417c:	eb0c 0705 	add.w	r7, ip, r5
20004180:	4633      	mov	r3, r6
20004182:	ea4f 0aca 	mov.w	sl, sl, lsl #3
20004186:	f85c 6005 	ldr.w	r6, [ip, r5]
2000418a:	ea4f 08c4 	mov.w	r8, r4, lsl #3
2000418e:	1a55      	subs	r5, r2, r1
20004190:	e008      	b.n	200041a4 <memcpy+0x7c>
20004192:	f857 4f04 	ldr.w	r4, [r7, #4]!
20004196:	4626      	mov	r6, r4
20004198:	fa04 f40a 	lsl.w	r4, r4, sl
2000419c:	ea49 0404 	orr.w	r4, r9, r4
200041a0:	50cc      	str	r4, [r1, r3]
200041a2:	3304      	adds	r3, #4
200041a4:	185c      	adds	r4, r3, r1
200041a6:	2d03      	cmp	r5, #3
200041a8:	fa26 f908 	lsr.w	r9, r6, r8
200041ac:	f1a5 0504 	sub.w	r5, r5, #4
200041b0:	eb0c 0603 	add.w	r6, ip, r3
200041b4:	dced      	bgt.n	20004192 <memcpy+0x6a>
200041b6:	2300      	movs	r3, #0
200041b8:	e002      	b.n	200041c0 <memcpy+0x98>
200041ba:	5cf1      	ldrb	r1, [r6, r3]
200041bc:	54e1      	strb	r1, [r4, r3]
200041be:	3301      	adds	r3, #1
200041c0:	1919      	adds	r1, r3, r4
200041c2:	4291      	cmp	r1, r2
200041c4:	d3f9      	bcc.n	200041ba <memcpy+0x92>
200041c6:	e7bc      	b.n	20004142 <memcpy+0x1a>
200041c8:	f853 4c40 	ldr.w	r4, [r3, #-64]
200041cc:	f841 4c40 	str.w	r4, [r1, #-64]
200041d0:	f853 4c3c 	ldr.w	r4, [r3, #-60]
200041d4:	f841 4c3c 	str.w	r4, [r1, #-60]
200041d8:	f853 4c38 	ldr.w	r4, [r3, #-56]
200041dc:	f841 4c38 	str.w	r4, [r1, #-56]
200041e0:	f853 4c34 	ldr.w	r4, [r3, #-52]
200041e4:	f841 4c34 	str.w	r4, [r1, #-52]
200041e8:	f853 4c30 	ldr.w	r4, [r3, #-48]
200041ec:	f841 4c30 	str.w	r4, [r1, #-48]
200041f0:	f853 4c2c 	ldr.w	r4, [r3, #-44]
200041f4:	f841 4c2c 	str.w	r4, [r1, #-44]
200041f8:	f853 4c28 	ldr.w	r4, [r3, #-40]
200041fc:	f841 4c28 	str.w	r4, [r1, #-40]
20004200:	f853 4c24 	ldr.w	r4, [r3, #-36]
20004204:	f841 4c24 	str.w	r4, [r1, #-36]
20004208:	f853 4c20 	ldr.w	r4, [r3, #-32]
2000420c:	f841 4c20 	str.w	r4, [r1, #-32]
20004210:	f853 4c1c 	ldr.w	r4, [r3, #-28]
20004214:	f841 4c1c 	str.w	r4, [r1, #-28]
20004218:	f853 4c18 	ldr.w	r4, [r3, #-24]
2000421c:	f841 4c18 	str.w	r4, [r1, #-24]
20004220:	f853 4c14 	ldr.w	r4, [r3, #-20]
20004224:	f841 4c14 	str.w	r4, [r1, #-20]
20004228:	f853 4c10 	ldr.w	r4, [r3, #-16]
2000422c:	f841 4c10 	str.w	r4, [r1, #-16]
20004230:	f853 4c0c 	ldr.w	r4, [r3, #-12]
20004234:	f841 4c0c 	str.w	r4, [r1, #-12]
20004238:	f853 4c08 	ldr.w	r4, [r3, #-8]
2000423c:	f841 4c08 	str.w	r4, [r1, #-8]
20004240:	f853 4c04 	ldr.w	r4, [r3, #-4]
20004244:	f841 4c04 	str.w	r4, [r1, #-4]
20004248:	461c      	mov	r4, r3
2000424a:	460d      	mov	r5, r1
2000424c:	3340      	adds	r3, #64	; 0x40
2000424e:	3140      	adds	r1, #64	; 0x40
20004250:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
20004254:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
20004258:	dcb6      	bgt.n	200041c8 <memcpy+0xa0>
2000425a:	4621      	mov	r1, r4
2000425c:	462b      	mov	r3, r5
2000425e:	1b54      	subs	r4, r2, r5
20004260:	e00f      	b.n	20004282 <memcpy+0x15a>
20004262:	f851 5c10 	ldr.w	r5, [r1, #-16]
20004266:	f843 5c10 	str.w	r5, [r3, #-16]
2000426a:	f851 5c0c 	ldr.w	r5, [r1, #-12]
2000426e:	f843 5c0c 	str.w	r5, [r3, #-12]
20004272:	f851 5c08 	ldr.w	r5, [r1, #-8]
20004276:	f843 5c08 	str.w	r5, [r3, #-8]
2000427a:	f851 5c04 	ldr.w	r5, [r1, #-4]
2000427e:	f843 5c04 	str.w	r5, [r3, #-4]
20004282:	2c0f      	cmp	r4, #15
20004284:	460d      	mov	r5, r1
20004286:	469c      	mov	ip, r3
20004288:	f101 0110 	add.w	r1, r1, #16
2000428c:	f103 0310 	add.w	r3, r3, #16
20004290:	f1a4 0410 	sub.w	r4, r4, #16
20004294:	dce5      	bgt.n	20004262 <memcpy+0x13a>
20004296:	ebcc 0102 	rsb	r1, ip, r2
2000429a:	2300      	movs	r3, #0
2000429c:	e003      	b.n	200042a6 <memcpy+0x17e>
2000429e:	58ec      	ldr	r4, [r5, r3]
200042a0:	f84c 4003 	str.w	r4, [ip, r3]
200042a4:	3304      	adds	r3, #4
200042a6:	195e      	adds	r6, r3, r5
200042a8:	2903      	cmp	r1, #3
200042aa:	eb03 040c 	add.w	r4, r3, ip
200042ae:	f1a1 0104 	sub.w	r1, r1, #4
200042b2:	dcf4      	bgt.n	2000429e <memcpy+0x176>
200042b4:	e77f      	b.n	200041b6 <memcpy+0x8e>
200042b6:	bf00      	nop

200042b8 <memset>:
200042b8:	2a03      	cmp	r2, #3
200042ba:	b2c9      	uxtb	r1, r1
200042bc:	b430      	push	{r4, r5}
200042be:	d807      	bhi.n	200042d0 <memset+0x18>
200042c0:	b122      	cbz	r2, 200042cc <memset+0x14>
200042c2:	2300      	movs	r3, #0
200042c4:	54c1      	strb	r1, [r0, r3]
200042c6:	3301      	adds	r3, #1
200042c8:	4293      	cmp	r3, r2
200042ca:	d1fb      	bne.n	200042c4 <memset+0xc>
200042cc:	bc30      	pop	{r4, r5}
200042ce:	4770      	bx	lr
200042d0:	eb00 0c02 	add.w	ip, r0, r2
200042d4:	4603      	mov	r3, r0
200042d6:	e001      	b.n	200042dc <memset+0x24>
200042d8:	f803 1c01 	strb.w	r1, [r3, #-1]
200042dc:	f003 0403 	and.w	r4, r3, #3
200042e0:	461a      	mov	r2, r3
200042e2:	3301      	adds	r3, #1
200042e4:	2c00      	cmp	r4, #0
200042e6:	d1f7      	bne.n	200042d8 <memset+0x20>
200042e8:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
200042ec:	ebc2 040c 	rsb	r4, r2, ip
200042f0:	fb03 f301 	mul.w	r3, r3, r1
200042f4:	e01f      	b.n	20004336 <memset+0x7e>
200042f6:	f842 3c40 	str.w	r3, [r2, #-64]
200042fa:	f842 3c3c 	str.w	r3, [r2, #-60]
200042fe:	f842 3c38 	str.w	r3, [r2, #-56]
20004302:	f842 3c34 	str.w	r3, [r2, #-52]
20004306:	f842 3c30 	str.w	r3, [r2, #-48]
2000430a:	f842 3c2c 	str.w	r3, [r2, #-44]
2000430e:	f842 3c28 	str.w	r3, [r2, #-40]
20004312:	f842 3c24 	str.w	r3, [r2, #-36]
20004316:	f842 3c20 	str.w	r3, [r2, #-32]
2000431a:	f842 3c1c 	str.w	r3, [r2, #-28]
2000431e:	f842 3c18 	str.w	r3, [r2, #-24]
20004322:	f842 3c14 	str.w	r3, [r2, #-20]
20004326:	f842 3c10 	str.w	r3, [r2, #-16]
2000432a:	f842 3c0c 	str.w	r3, [r2, #-12]
2000432e:	f842 3c08 	str.w	r3, [r2, #-8]
20004332:	f842 3c04 	str.w	r3, [r2, #-4]
20004336:	4615      	mov	r5, r2
20004338:	3240      	adds	r2, #64	; 0x40
2000433a:	2c3f      	cmp	r4, #63	; 0x3f
2000433c:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
20004340:	dcd9      	bgt.n	200042f6 <memset+0x3e>
20004342:	462a      	mov	r2, r5
20004344:	ebc5 040c 	rsb	r4, r5, ip
20004348:	e007      	b.n	2000435a <memset+0xa2>
2000434a:	f842 3c10 	str.w	r3, [r2, #-16]
2000434e:	f842 3c0c 	str.w	r3, [r2, #-12]
20004352:	f842 3c08 	str.w	r3, [r2, #-8]
20004356:	f842 3c04 	str.w	r3, [r2, #-4]
2000435a:	4615      	mov	r5, r2
2000435c:	3210      	adds	r2, #16
2000435e:	2c0f      	cmp	r4, #15
20004360:	f1a4 0410 	sub.w	r4, r4, #16
20004364:	dcf1      	bgt.n	2000434a <memset+0x92>
20004366:	462a      	mov	r2, r5
20004368:	ebc5 050c 	rsb	r5, r5, ip
2000436c:	e001      	b.n	20004372 <memset+0xba>
2000436e:	f842 3c04 	str.w	r3, [r2, #-4]
20004372:	4614      	mov	r4, r2
20004374:	3204      	adds	r2, #4
20004376:	2d03      	cmp	r5, #3
20004378:	f1a5 0504 	sub.w	r5, r5, #4
2000437c:	dcf7      	bgt.n	2000436e <memset+0xb6>
2000437e:	e001      	b.n	20004384 <memset+0xcc>
20004380:	f804 1b01 	strb.w	r1, [r4], #1
20004384:	4564      	cmp	r4, ip
20004386:	d3fb      	bcc.n	20004380 <memset+0xc8>
20004388:	e7a0      	b.n	200042cc <memset+0x14>
2000438a:	bf00      	nop

2000438c <__malloc_lock>:
2000438c:	4770      	bx	lr
2000438e:	bf00      	nop

20004390 <__malloc_unlock>:
20004390:	4770      	bx	lr
20004392:	bf00      	nop

20004394 <printf>:
20004394:	b40f      	push	{r0, r1, r2, r3}
20004396:	f649 43b4 	movw	r3, #40116	; 0x9cb4
2000439a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000439e:	b510      	push	{r4, lr}
200043a0:	681c      	ldr	r4, [r3, #0]
200043a2:	b082      	sub	sp, #8
200043a4:	b124      	cbz	r4, 200043b0 <printf+0x1c>
200043a6:	69a3      	ldr	r3, [r4, #24]
200043a8:	b913      	cbnz	r3, 200043b0 <printf+0x1c>
200043aa:	4620      	mov	r0, r4
200043ac:	f002 ff1c 	bl	200071e8 <__sinit>
200043b0:	4620      	mov	r0, r4
200043b2:	ac05      	add	r4, sp, #20
200043b4:	9a04      	ldr	r2, [sp, #16]
200043b6:	4623      	mov	r3, r4
200043b8:	6881      	ldr	r1, [r0, #8]
200043ba:	9401      	str	r4, [sp, #4]
200043bc:	f000 f8b2 	bl	20004524 <_vfprintf_r>
200043c0:	b002      	add	sp, #8
200043c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
200043c6:	b004      	add	sp, #16
200043c8:	4770      	bx	lr
200043ca:	bf00      	nop

200043cc <_printf_r>:
200043cc:	b40e      	push	{r1, r2, r3}
200043ce:	b510      	push	{r4, lr}
200043d0:	4604      	mov	r4, r0
200043d2:	b083      	sub	sp, #12
200043d4:	b118      	cbz	r0, 200043de <_printf_r+0x12>
200043d6:	6983      	ldr	r3, [r0, #24]
200043d8:	b90b      	cbnz	r3, 200043de <_printf_r+0x12>
200043da:	f002 ff05 	bl	200071e8 <__sinit>
200043de:	4620      	mov	r0, r4
200043e0:	ac06      	add	r4, sp, #24
200043e2:	9a05      	ldr	r2, [sp, #20]
200043e4:	4623      	mov	r3, r4
200043e6:	6881      	ldr	r1, [r0, #8]
200043e8:	9401      	str	r4, [sp, #4]
200043ea:	f000 f89b 	bl	20004524 <_vfprintf_r>
200043ee:	b003      	add	sp, #12
200043f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
200043f4:	b003      	add	sp, #12
200043f6:	4770      	bx	lr

200043f8 <_puts_r>:
200043f8:	b530      	push	{r4, r5, lr}
200043fa:	4604      	mov	r4, r0
200043fc:	b089      	sub	sp, #36	; 0x24
200043fe:	4608      	mov	r0, r1
20004400:	460d      	mov	r5, r1
20004402:	f000 f851 	bl	200044a8 <strlen>
20004406:	f649 231c 	movw	r3, #39452	; 0x9a1c
2000440a:	9501      	str	r5, [sp, #4]
2000440c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004410:	9303      	str	r3, [sp, #12]
20004412:	9002      	str	r0, [sp, #8]
20004414:	1c43      	adds	r3, r0, #1
20004416:	9307      	str	r3, [sp, #28]
20004418:	2301      	movs	r3, #1
2000441a:	9304      	str	r3, [sp, #16]
2000441c:	ab01      	add	r3, sp, #4
2000441e:	9305      	str	r3, [sp, #20]
20004420:	2302      	movs	r3, #2
20004422:	9306      	str	r3, [sp, #24]
20004424:	b10c      	cbz	r4, 2000442a <_puts_r+0x32>
20004426:	69a3      	ldr	r3, [r4, #24]
20004428:	b1eb      	cbz	r3, 20004466 <_puts_r+0x6e>
2000442a:	f649 43b4 	movw	r3, #40116	; 0x9cb4
2000442e:	4620      	mov	r0, r4
20004430:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004434:	681b      	ldr	r3, [r3, #0]
20004436:	689b      	ldr	r3, [r3, #8]
20004438:	899a      	ldrh	r2, [r3, #12]
2000443a:	f412 5f00 	tst.w	r2, #8192	; 0x2000
2000443e:	bf01      	itttt	eq
20004440:	f442 5200 	orreq.w	r2, r2, #8192	; 0x2000
20004444:	819a      	strheq	r2, [r3, #12]
20004446:	6e59      	ldreq	r1, [r3, #100]	; 0x64
20004448:	f421 5200 	biceq.w	r2, r1, #8192	; 0x2000
2000444c:	68a1      	ldr	r1, [r4, #8]
2000444e:	bf08      	it	eq
20004450:	665a      	streq	r2, [r3, #100]	; 0x64
20004452:	aa05      	add	r2, sp, #20
20004454:	f003 f82c 	bl	200074b0 <__sfvwrite_r>
20004458:	2800      	cmp	r0, #0
2000445a:	bf14      	ite	ne
2000445c:	f04f 30ff 	movne.w	r0, #4294967295
20004460:	200a      	moveq	r0, #10
20004462:	b009      	add	sp, #36	; 0x24
20004464:	bd30      	pop	{r4, r5, pc}
20004466:	4620      	mov	r0, r4
20004468:	f002 febe 	bl	200071e8 <__sinit>
2000446c:	e7dd      	b.n	2000442a <_puts_r+0x32>
2000446e:	bf00      	nop

20004470 <puts>:
20004470:	f649 43b4 	movw	r3, #40116	; 0x9cb4
20004474:	4601      	mov	r1, r0
20004476:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000447a:	6818      	ldr	r0, [r3, #0]
2000447c:	e7bc      	b.n	200043f8 <_puts_r>
2000447e:	bf00      	nop

20004480 <_sbrk_r>:
20004480:	b538      	push	{r3, r4, r5, lr}
20004482:	f24a 34b4 	movw	r4, #41908	; 0xa3b4
20004486:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000448a:	4605      	mov	r5, r0
2000448c:	4608      	mov	r0, r1
2000448e:	2300      	movs	r3, #0
20004490:	6023      	str	r3, [r4, #0]
20004492:	f7fd fa21 	bl	200018d8 <_sbrk>
20004496:	f1b0 3fff 	cmp.w	r0, #4294967295
2000449a:	d000      	beq.n	2000449e <_sbrk_r+0x1e>
2000449c:	bd38      	pop	{r3, r4, r5, pc}
2000449e:	6823      	ldr	r3, [r4, #0]
200044a0:	2b00      	cmp	r3, #0
200044a2:	d0fb      	beq.n	2000449c <_sbrk_r+0x1c>
200044a4:	602b      	str	r3, [r5, #0]
200044a6:	bd38      	pop	{r3, r4, r5, pc}

200044a8 <strlen>:
200044a8:	f020 0103 	bic.w	r1, r0, #3
200044ac:	f010 0003 	ands.w	r0, r0, #3
200044b0:	f1c0 0000 	rsb	r0, r0, #0
200044b4:	f851 3b04 	ldr.w	r3, [r1], #4
200044b8:	f100 0c04 	add.w	ip, r0, #4
200044bc:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
200044c0:	f06f 0200 	mvn.w	r2, #0
200044c4:	bf1c      	itt	ne
200044c6:	fa22 f20c 	lsrne.w	r2, r2, ip
200044ca:	4313      	orrne	r3, r2
200044cc:	f04f 0c01 	mov.w	ip, #1
200044d0:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
200044d4:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
200044d8:	eba3 020c 	sub.w	r2, r3, ip
200044dc:	ea22 0203 	bic.w	r2, r2, r3
200044e0:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
200044e4:	bf04      	itt	eq
200044e6:	f851 3b04 	ldreq.w	r3, [r1], #4
200044ea:	3004      	addeq	r0, #4
200044ec:	d0f4      	beq.n	200044d8 <strlen+0x30>
200044ee:	f013 0fff 	tst.w	r3, #255	; 0xff
200044f2:	bf1f      	itttt	ne
200044f4:	3001      	addne	r0, #1
200044f6:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
200044fa:	3001      	addne	r0, #1
200044fc:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
20004500:	bf18      	it	ne
20004502:	3001      	addne	r0, #1
20004504:	4770      	bx	lr
20004506:	bf00      	nop

20004508 <__sprint_r>:
20004508:	6893      	ldr	r3, [r2, #8]
2000450a:	b510      	push	{r4, lr}
2000450c:	4614      	mov	r4, r2
2000450e:	b913      	cbnz	r3, 20004516 <__sprint_r+0xe>
20004510:	6053      	str	r3, [r2, #4]
20004512:	4618      	mov	r0, r3
20004514:	bd10      	pop	{r4, pc}
20004516:	f002 ffcb 	bl	200074b0 <__sfvwrite_r>
2000451a:	2300      	movs	r3, #0
2000451c:	6063      	str	r3, [r4, #4]
2000451e:	60a3      	str	r3, [r4, #8]
20004520:	bd10      	pop	{r4, pc}
20004522:	bf00      	nop

20004524 <_vfprintf_r>:
20004524:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20004528:	f5ad 6dae 	sub.w	sp, sp, #1392	; 0x570
2000452c:	b083      	sub	sp, #12
2000452e:	460e      	mov	r6, r1
20004530:	4615      	mov	r5, r2
20004532:	469a      	mov	sl, r3
20004534:	4681      	mov	r9, r0
20004536:	f003 f9ab 	bl	20007890 <_localeconv_r>
2000453a:	6800      	ldr	r0, [r0, #0]
2000453c:	901d      	str	r0, [sp, #116]	; 0x74
2000453e:	f1b9 0f00 	cmp.w	r9, #0
20004542:	d004      	beq.n	2000454e <_vfprintf_r+0x2a>
20004544:	f8d9 3018 	ldr.w	r3, [r9, #24]
20004548:	2b00      	cmp	r3, #0
2000454a:	f000 815a 	beq.w	20004802 <_vfprintf_r+0x2de>
2000454e:	f649 2394 	movw	r3, #39572	; 0x9a94
20004552:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004556:	429e      	cmp	r6, r3
20004558:	bf08      	it	eq
2000455a:	f8d9 6004 	ldreq.w	r6, [r9, #4]
2000455e:	d010      	beq.n	20004582 <_vfprintf_r+0x5e>
20004560:	f649 23b4 	movw	r3, #39604	; 0x9ab4
20004564:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004568:	429e      	cmp	r6, r3
2000456a:	bf08      	it	eq
2000456c:	f8d9 6008 	ldreq.w	r6, [r9, #8]
20004570:	d007      	beq.n	20004582 <_vfprintf_r+0x5e>
20004572:	f649 23d4 	movw	r3, #39636	; 0x9ad4
20004576:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000457a:	429e      	cmp	r6, r3
2000457c:	bf08      	it	eq
2000457e:	f8d9 600c 	ldreq.w	r6, [r9, #12]
20004582:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
20004586:	fa1f f38c 	uxth.w	r3, ip
2000458a:	f413 5f00 	tst.w	r3, #8192	; 0x2000
2000458e:	d109      	bne.n	200045a4 <_vfprintf_r+0x80>
20004590:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
20004594:	6e72      	ldr	r2, [r6, #100]	; 0x64
20004596:	f8a6 c00c 	strh.w	ip, [r6, #12]
2000459a:	fa1f f38c 	uxth.w	r3, ip
2000459e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
200045a2:	6672      	str	r2, [r6, #100]	; 0x64
200045a4:	f013 0f08 	tst.w	r3, #8
200045a8:	f001 8301 	beq.w	20005bae <_vfprintf_r+0x168a>
200045ac:	6932      	ldr	r2, [r6, #16]
200045ae:	2a00      	cmp	r2, #0
200045b0:	f001 82fd 	beq.w	20005bae <_vfprintf_r+0x168a>
200045b4:	f003 031a 	and.w	r3, r3, #26
200045b8:	2b0a      	cmp	r3, #10
200045ba:	f000 80e0 	beq.w	2000477e <_vfprintf_r+0x25a>
200045be:	2200      	movs	r2, #0
200045c0:	9212      	str	r2, [sp, #72]	; 0x48
200045c2:	921a      	str	r2, [sp, #104]	; 0x68
200045c4:	2300      	movs	r3, #0
200045c6:	921c      	str	r2, [sp, #112]	; 0x70
200045c8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200045cc:	9211      	str	r2, [sp, #68]	; 0x44
200045ce:	3404      	adds	r4, #4
200045d0:	9219      	str	r2, [sp, #100]	; 0x64
200045d2:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
200045d6:	931b      	str	r3, [sp, #108]	; 0x6c
200045d8:	3204      	adds	r2, #4
200045da:	f50d 6390 	add.w	r3, sp, #1152	; 0x480
200045de:	3228      	adds	r2, #40	; 0x28
200045e0:	3303      	adds	r3, #3
200045e2:	9218      	str	r2, [sp, #96]	; 0x60
200045e4:	9307      	str	r3, [sp, #28]
200045e6:	2300      	movs	r3, #0
200045e8:	f8cd 454c 	str.w	r4, [sp, #1356]	; 0x54c
200045ec:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200045f0:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200045f4:	782b      	ldrb	r3, [r5, #0]
200045f6:	1e1a      	subs	r2, r3, #0
200045f8:	bf18      	it	ne
200045fa:	2201      	movne	r2, #1
200045fc:	2b25      	cmp	r3, #37	; 0x25
200045fe:	bf0c      	ite	eq
20004600:	2200      	moveq	r2, #0
20004602:	f002 0201 	andne.w	r2, r2, #1
20004606:	b332      	cbz	r2, 20004656 <_vfprintf_r+0x132>
20004608:	462f      	mov	r7, r5
2000460a:	f817 3f01 	ldrb.w	r3, [r7, #1]!
2000460e:	1e1a      	subs	r2, r3, #0
20004610:	bf18      	it	ne
20004612:	2201      	movne	r2, #1
20004614:	2b25      	cmp	r3, #37	; 0x25
20004616:	bf0c      	ite	eq
20004618:	2200      	moveq	r2, #0
2000461a:	f002 0201 	andne.w	r2, r2, #1
2000461e:	2a00      	cmp	r2, #0
20004620:	d1f3      	bne.n	2000460a <_vfprintf_r+0xe6>
20004622:	ebb7 0805 	subs.w	r8, r7, r5
20004626:	bf08      	it	eq
20004628:	463d      	moveq	r5, r7
2000462a:	d014      	beq.n	20004656 <_vfprintf_r+0x132>
2000462c:	f8c4 8004 	str.w	r8, [r4, #4]
20004630:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004634:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004638:	3301      	adds	r3, #1
2000463a:	6025      	str	r5, [r4, #0]
2000463c:	2b07      	cmp	r3, #7
2000463e:	4442      	add	r2, r8
20004640:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004644:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004648:	dc78      	bgt.n	2000473c <_vfprintf_r+0x218>
2000464a:	3408      	adds	r4, #8
2000464c:	9811      	ldr	r0, [sp, #68]	; 0x44
2000464e:	463d      	mov	r5, r7
20004650:	4440      	add	r0, r8
20004652:	9011      	str	r0, [sp, #68]	; 0x44
20004654:	783b      	ldrb	r3, [r7, #0]
20004656:	2b00      	cmp	r3, #0
20004658:	d07c      	beq.n	20004754 <_vfprintf_r+0x230>
2000465a:	1c6b      	adds	r3, r5, #1
2000465c:	f04f 37ff 	mov.w	r7, #4294967295
20004660:	202b      	movs	r0, #43	; 0x2b
20004662:	f04f 0c20 	mov.w	ip, #32
20004666:	2100      	movs	r1, #0
20004668:	f04f 0200 	mov.w	r2, #0
2000466c:	910f      	str	r1, [sp, #60]	; 0x3c
2000466e:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
20004672:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
20004676:	786a      	ldrb	r2, [r5, #1]
20004678:	910a      	str	r1, [sp, #40]	; 0x28
2000467a:	1c5d      	adds	r5, r3, #1
2000467c:	f1a2 0320 	sub.w	r3, r2, #32
20004680:	2b58      	cmp	r3, #88	; 0x58
20004682:	f200 8286 	bhi.w	20004b92 <_vfprintf_r+0x66e>
20004686:	e8df f013 	tbh	[pc, r3, lsl #1]
2000468a:	0298      	.short	0x0298
2000468c:	02840284 	.word	0x02840284
20004690:	028402a4 	.word	0x028402a4
20004694:	02840284 	.word	0x02840284
20004698:	02840284 	.word	0x02840284
2000469c:	02ad0284 	.word	0x02ad0284
200046a0:	028402ba 	.word	0x028402ba
200046a4:	02ca02c1 	.word	0x02ca02c1
200046a8:	02e70284 	.word	0x02e70284
200046ac:	02f002f0 	.word	0x02f002f0
200046b0:	02f002f0 	.word	0x02f002f0
200046b4:	02f002f0 	.word	0x02f002f0
200046b8:	02f002f0 	.word	0x02f002f0
200046bc:	028402f0 	.word	0x028402f0
200046c0:	02840284 	.word	0x02840284
200046c4:	02840284 	.word	0x02840284
200046c8:	02840284 	.word	0x02840284
200046cc:	02840284 	.word	0x02840284
200046d0:	03040284 	.word	0x03040284
200046d4:	02840326 	.word	0x02840326
200046d8:	02840326 	.word	0x02840326
200046dc:	02840284 	.word	0x02840284
200046e0:	036a0284 	.word	0x036a0284
200046e4:	02840284 	.word	0x02840284
200046e8:	02840481 	.word	0x02840481
200046ec:	02840284 	.word	0x02840284
200046f0:	02840284 	.word	0x02840284
200046f4:	02840414 	.word	0x02840414
200046f8:	042f0284 	.word	0x042f0284
200046fc:	02840284 	.word	0x02840284
20004700:	02840284 	.word	0x02840284
20004704:	02840284 	.word	0x02840284
20004708:	02840284 	.word	0x02840284
2000470c:	02840284 	.word	0x02840284
20004710:	0465044f 	.word	0x0465044f
20004714:	03260326 	.word	0x03260326
20004718:	03730326 	.word	0x03730326
2000471c:	02840465 	.word	0x02840465
20004720:	03790284 	.word	0x03790284
20004724:	03850284 	.word	0x03850284
20004728:	03ad0396 	.word	0x03ad0396
2000472c:	0284040a 	.word	0x0284040a
20004730:	028403cc 	.word	0x028403cc
20004734:	028403f4 	.word	0x028403f4
20004738:	00c00284 	.word	0x00c00284
2000473c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004740:	4648      	mov	r0, r9
20004742:	4631      	mov	r1, r6
20004744:	320c      	adds	r2, #12
20004746:	f7ff fedf 	bl	20004508 <__sprint_r>
2000474a:	b958      	cbnz	r0, 20004764 <_vfprintf_r+0x240>
2000474c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004750:	3404      	adds	r4, #4
20004752:	e77b      	b.n	2000464c <_vfprintf_r+0x128>
20004754:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20004758:	2b00      	cmp	r3, #0
2000475a:	f041 8192 	bne.w	20005a82 <_vfprintf_r+0x155e>
2000475e:	2300      	movs	r3, #0
20004760:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004764:	89b3      	ldrh	r3, [r6, #12]
20004766:	f013 0f40 	tst.w	r3, #64	; 0x40
2000476a:	d002      	beq.n	20004772 <_vfprintf_r+0x24e>
2000476c:	f04f 30ff 	mov.w	r0, #4294967295
20004770:	9011      	str	r0, [sp, #68]	; 0x44
20004772:	9811      	ldr	r0, [sp, #68]	; 0x44
20004774:	b05f      	add	sp, #380	; 0x17c
20004776:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
2000477a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000477e:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
20004782:	2b00      	cmp	r3, #0
20004784:	f6ff af1b 	blt.w	200045be <_vfprintf_r+0x9a>
20004788:	6a37      	ldr	r7, [r6, #32]
2000478a:	f02c 0c02 	bic.w	ip, ip, #2
2000478e:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
20004792:	f50d 648e 	add.w	r4, sp, #1136	; 0x470
20004796:	f8ad c488 	strh.w	ip, [sp, #1160]	; 0x488
2000479a:	340c      	adds	r4, #12
2000479c:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
200047a0:	462a      	mov	r2, r5
200047a2:	4653      	mov	r3, sl
200047a4:	4648      	mov	r0, r9
200047a6:	4621      	mov	r1, r4
200047a8:	ad1f      	add	r5, sp, #124	; 0x7c
200047aa:	f8cd 749c 	str.w	r7, [sp, #1180]	; 0x49c
200047ae:	2700      	movs	r7, #0
200047b0:	f8cd 548c 	str.w	r5, [sp, #1164]	; 0x48c
200047b4:	f8cd 547c 	str.w	r5, [sp, #1148]	; 0x47c
200047b8:	f44f 6580 	mov.w	r5, #1024	; 0x400
200047bc:	f8cd e4a4 	str.w	lr, [sp, #1188]	; 0x4a4
200047c0:	f8ad c48a 	strh.w	ip, [sp, #1162]	; 0x48a
200047c4:	f8cd 5490 	str.w	r5, [sp, #1168]	; 0x490
200047c8:	f8cd 7494 	str.w	r7, [sp, #1172]	; 0x494
200047cc:	f8cd 5484 	str.w	r5, [sp, #1156]	; 0x484
200047d0:	f7ff fea8 	bl	20004524 <_vfprintf_r>
200047d4:	2800      	cmp	r0, #0
200047d6:	9011      	str	r0, [sp, #68]	; 0x44
200047d8:	db09      	blt.n	200047ee <_vfprintf_r+0x2ca>
200047da:	4621      	mov	r1, r4
200047dc:	4648      	mov	r0, r9
200047de:	f002 fb93 	bl	20006f08 <_fflush_r>
200047e2:	9911      	ldr	r1, [sp, #68]	; 0x44
200047e4:	42b8      	cmp	r0, r7
200047e6:	bf18      	it	ne
200047e8:	f04f 31ff 	movne.w	r1, #4294967295
200047ec:	9111      	str	r1, [sp, #68]	; 0x44
200047ee:	f8bd 3488 	ldrh.w	r3, [sp, #1160]	; 0x488
200047f2:	f013 0f40 	tst.w	r3, #64	; 0x40
200047f6:	d0bc      	beq.n	20004772 <_vfprintf_r+0x24e>
200047f8:	89b3      	ldrh	r3, [r6, #12]
200047fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
200047fe:	81b3      	strh	r3, [r6, #12]
20004800:	e7b7      	b.n	20004772 <_vfprintf_r+0x24e>
20004802:	4648      	mov	r0, r9
20004804:	f002 fcf0 	bl	200071e8 <__sinit>
20004808:	e6a1      	b.n	2000454e <_vfprintf_r+0x2a>
2000480a:	980a      	ldr	r0, [sp, #40]	; 0x28
2000480c:	f649 2c64 	movw	ip, #39524	; 0x9a64
20004810:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20004814:	9216      	str	r2, [sp, #88]	; 0x58
20004816:	f010 0f20 	tst.w	r0, #32
2000481a:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
2000481e:	f000 836e 	beq.w	20004efe <_vfprintf_r+0x9da>
20004822:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004824:	1dcb      	adds	r3, r1, #7
20004826:	f023 0307 	bic.w	r3, r3, #7
2000482a:	f103 0208 	add.w	r2, r3, #8
2000482e:	920b      	str	r2, [sp, #44]	; 0x2c
20004830:	e9d3 ab00 	ldrd	sl, fp, [r3]
20004834:	ea5a 020b 	orrs.w	r2, sl, fp
20004838:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000483a:	bf0c      	ite	eq
2000483c:	2200      	moveq	r2, #0
2000483e:	2201      	movne	r2, #1
20004840:	4213      	tst	r3, r2
20004842:	f040 866b 	bne.w	2000551c <_vfprintf_r+0xff8>
20004846:	2302      	movs	r3, #2
20004848:	f04f 0100 	mov.w	r1, #0
2000484c:	f88d 1577 	strb.w	r1, [sp, #1399]	; 0x577
20004850:	2f00      	cmp	r7, #0
20004852:	bfa2      	ittt	ge
20004854:	f8dd c028 	ldrge.w	ip, [sp, #40]	; 0x28
20004858:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
2000485c:	f8cd c028 	strge.w	ip, [sp, #40]	; 0x28
20004860:	2f00      	cmp	r7, #0
20004862:	bf18      	it	ne
20004864:	f042 0201 	orrne.w	r2, r2, #1
20004868:	2a00      	cmp	r2, #0
2000486a:	f000 841e 	beq.w	200050aa <_vfprintf_r+0xb86>
2000486e:	2b01      	cmp	r3, #1
20004870:	f000 85de 	beq.w	20005430 <_vfprintf_r+0xf0c>
20004874:	2b02      	cmp	r3, #2
20004876:	f000 85c1 	beq.w	200053fc <_vfprintf_r+0xed8>
2000487a:	9918      	ldr	r1, [sp, #96]	; 0x60
2000487c:	9113      	str	r1, [sp, #76]	; 0x4c
2000487e:	ea4f 08da 	mov.w	r8, sl, lsr #3
20004882:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
20004886:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
2000488a:	f00a 0007 	and.w	r0, sl, #7
2000488e:	46e3      	mov	fp, ip
20004890:	46c2      	mov	sl, r8
20004892:	3030      	adds	r0, #48	; 0x30
20004894:	ea5a 020b 	orrs.w	r2, sl, fp
20004898:	f801 0d01 	strb.w	r0, [r1, #-1]!
2000489c:	d1ef      	bne.n	2000487e <_vfprintf_r+0x35a>
2000489e:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200048a2:	9113      	str	r1, [sp, #76]	; 0x4c
200048a4:	f01c 0f01 	tst.w	ip, #1
200048a8:	f040 868c 	bne.w	200055c4 <_vfprintf_r+0x10a0>
200048ac:	9818      	ldr	r0, [sp, #96]	; 0x60
200048ae:	1a40      	subs	r0, r0, r1
200048b0:	9010      	str	r0, [sp, #64]	; 0x40
200048b2:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200048b6:	9a10      	ldr	r2, [sp, #64]	; 0x40
200048b8:	9717      	str	r7, [sp, #92]	; 0x5c
200048ba:	42ba      	cmp	r2, r7
200048bc:	bfb8      	it	lt
200048be:	463a      	movlt	r2, r7
200048c0:	920c      	str	r2, [sp, #48]	; 0x30
200048c2:	b113      	cbz	r3, 200048ca <_vfprintf_r+0x3a6>
200048c4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
200048c6:	3201      	adds	r2, #1
200048c8:	920c      	str	r2, [sp, #48]	; 0x30
200048ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200048cc:	980a      	ldr	r0, [sp, #40]	; 0x28
200048ce:	f013 0302 	ands.w	r3, r3, #2
200048d2:	9315      	str	r3, [sp, #84]	; 0x54
200048d4:	bf1e      	ittt	ne
200048d6:	f8dd c030 	ldrne.w	ip, [sp, #48]	; 0x30
200048da:	f10c 0c02 	addne.w	ip, ip, #2
200048de:	f8cd c030 	strne.w	ip, [sp, #48]	; 0x30
200048e2:	f010 0084 	ands.w	r0, r0, #132	; 0x84
200048e6:	9014      	str	r0, [sp, #80]	; 0x50
200048e8:	d14d      	bne.n	20004986 <_vfprintf_r+0x462>
200048ea:	990f      	ldr	r1, [sp, #60]	; 0x3c
200048ec:	9a0c      	ldr	r2, [sp, #48]	; 0x30
200048ee:	1a8f      	subs	r7, r1, r2
200048f0:	2f00      	cmp	r7, #0
200048f2:	dd48      	ble.n	20004986 <_vfprintf_r+0x462>
200048f4:	2f10      	cmp	r7, #16
200048f6:	f649 2820 	movw	r8, #39456	; 0x9a20
200048fa:	bfd8      	it	le
200048fc:	f2c2 0800 	movtle	r8, #8192	; 0x2000
20004900:	dd30      	ble.n	20004964 <_vfprintf_r+0x440>
20004902:	f2c2 0800 	movt	r8, #8192	; 0x2000
20004906:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
2000490a:	4643      	mov	r3, r8
2000490c:	f04f 0a10 	mov.w	sl, #16
20004910:	46a8      	mov	r8, r5
20004912:	f10b 0b0c 	add.w	fp, fp, #12
20004916:	461d      	mov	r5, r3
20004918:	e002      	b.n	20004920 <_vfprintf_r+0x3fc>
2000491a:	3f10      	subs	r7, #16
2000491c:	2f10      	cmp	r7, #16
2000491e:	dd1e      	ble.n	2000495e <_vfprintf_r+0x43a>
20004920:	f8c4 a004 	str.w	sl, [r4, #4]
20004924:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004928:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000492c:	3301      	adds	r3, #1
2000492e:	6025      	str	r5, [r4, #0]
20004930:	3210      	adds	r2, #16
20004932:	2b07      	cmp	r3, #7
20004934:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004938:	f104 0408 	add.w	r4, r4, #8
2000493c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004940:	ddeb      	ble.n	2000491a <_vfprintf_r+0x3f6>
20004942:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004946:	4648      	mov	r0, r9
20004948:	4631      	mov	r1, r6
2000494a:	465a      	mov	r2, fp
2000494c:	3404      	adds	r4, #4
2000494e:	f7ff fddb 	bl	20004508 <__sprint_r>
20004952:	2800      	cmp	r0, #0
20004954:	f47f af06 	bne.w	20004764 <_vfprintf_r+0x240>
20004958:	3f10      	subs	r7, #16
2000495a:	2f10      	cmp	r7, #16
2000495c:	dce0      	bgt.n	20004920 <_vfprintf_r+0x3fc>
2000495e:	462b      	mov	r3, r5
20004960:	4645      	mov	r5, r8
20004962:	4698      	mov	r8, r3
20004964:	6067      	str	r7, [r4, #4]
20004966:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000496a:	f8c4 8000 	str.w	r8, [r4]
2000496e:	1c5a      	adds	r2, r3, #1
20004970:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20004974:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004978:	19db      	adds	r3, r3, r7
2000497a:	2a07      	cmp	r2, #7
2000497c:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20004980:	f300 858a 	bgt.w	20005498 <_vfprintf_r+0xf74>
20004984:	3408      	adds	r4, #8
20004986:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
2000498a:	b19b      	cbz	r3, 200049b4 <_vfprintf_r+0x490>
2000498c:	2301      	movs	r3, #1
2000498e:	6063      	str	r3, [r4, #4]
20004990:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004994:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
20004998:	3207      	adds	r2, #7
2000499a:	6022      	str	r2, [r4, #0]
2000499c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200049a0:	3301      	adds	r3, #1
200049a2:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200049a6:	3201      	adds	r2, #1
200049a8:	2b07      	cmp	r3, #7
200049aa:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200049ae:	f300 84b6 	bgt.w	2000531e <_vfprintf_r+0xdfa>
200049b2:	3408      	adds	r4, #8
200049b4:	9b15      	ldr	r3, [sp, #84]	; 0x54
200049b6:	b19b      	cbz	r3, 200049e0 <_vfprintf_r+0x4bc>
200049b8:	2302      	movs	r3, #2
200049ba:	6063      	str	r3, [r4, #4]
200049bc:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200049c0:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
200049c4:	3204      	adds	r2, #4
200049c6:	6022      	str	r2, [r4, #0]
200049c8:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200049cc:	3301      	adds	r3, #1
200049ce:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200049d2:	3202      	adds	r2, #2
200049d4:	2b07      	cmp	r3, #7
200049d6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200049da:	f300 84af 	bgt.w	2000533c <_vfprintf_r+0xe18>
200049de:	3408      	adds	r4, #8
200049e0:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
200049e4:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
200049e8:	f000 8376 	beq.w	200050d8 <_vfprintf_r+0xbb4>
200049ec:	9b17      	ldr	r3, [sp, #92]	; 0x5c
200049ee:	9a10      	ldr	r2, [sp, #64]	; 0x40
200049f0:	1a9f      	subs	r7, r3, r2
200049f2:	2f00      	cmp	r7, #0
200049f4:	dd43      	ble.n	20004a7e <_vfprintf_r+0x55a>
200049f6:	2f10      	cmp	r7, #16
200049f8:	f8df 8b8c 	ldr.w	r8, [pc, #2956]	; 20005588 <_vfprintf_r+0x1064>
200049fc:	dd2e      	ble.n	20004a5c <_vfprintf_r+0x538>
200049fe:	4643      	mov	r3, r8
20004a00:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20004a04:	46a8      	mov	r8, r5
20004a06:	f04f 0a10 	mov.w	sl, #16
20004a0a:	f10b 0b0c 	add.w	fp, fp, #12
20004a0e:	461d      	mov	r5, r3
20004a10:	e002      	b.n	20004a18 <_vfprintf_r+0x4f4>
20004a12:	3f10      	subs	r7, #16
20004a14:	2f10      	cmp	r7, #16
20004a16:	dd1e      	ble.n	20004a56 <_vfprintf_r+0x532>
20004a18:	f8c4 a004 	str.w	sl, [r4, #4]
20004a1c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004a20:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004a24:	3301      	adds	r3, #1
20004a26:	6025      	str	r5, [r4, #0]
20004a28:	3210      	adds	r2, #16
20004a2a:	2b07      	cmp	r3, #7
20004a2c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004a30:	f104 0408 	add.w	r4, r4, #8
20004a34:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004a38:	ddeb      	ble.n	20004a12 <_vfprintf_r+0x4ee>
20004a3a:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004a3e:	4648      	mov	r0, r9
20004a40:	4631      	mov	r1, r6
20004a42:	465a      	mov	r2, fp
20004a44:	3404      	adds	r4, #4
20004a46:	f7ff fd5f 	bl	20004508 <__sprint_r>
20004a4a:	2800      	cmp	r0, #0
20004a4c:	f47f ae8a 	bne.w	20004764 <_vfprintf_r+0x240>
20004a50:	3f10      	subs	r7, #16
20004a52:	2f10      	cmp	r7, #16
20004a54:	dce0      	bgt.n	20004a18 <_vfprintf_r+0x4f4>
20004a56:	462b      	mov	r3, r5
20004a58:	4645      	mov	r5, r8
20004a5a:	4698      	mov	r8, r3
20004a5c:	6067      	str	r7, [r4, #4]
20004a5e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004a62:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004a66:	3301      	adds	r3, #1
20004a68:	f8c4 8000 	str.w	r8, [r4]
20004a6c:	19d2      	adds	r2, r2, r7
20004a6e:	2b07      	cmp	r3, #7
20004a70:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004a74:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004a78:	f300 8442 	bgt.w	20005300 <_vfprintf_r+0xddc>
20004a7c:	3408      	adds	r4, #8
20004a7e:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004a82:	f41c 7f80 	tst.w	ip, #256	; 0x100
20004a86:	f040 829d 	bne.w	20004fc4 <_vfprintf_r+0xaa0>
20004a8a:	9810      	ldr	r0, [sp, #64]	; 0x40
20004a8c:	9913      	ldr	r1, [sp, #76]	; 0x4c
20004a8e:	6060      	str	r0, [r4, #4]
20004a90:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004a94:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004a98:	3301      	adds	r3, #1
20004a9a:	6021      	str	r1, [r4, #0]
20004a9c:	1812      	adds	r2, r2, r0
20004a9e:	2b07      	cmp	r3, #7
20004aa0:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004aa4:	bfd8      	it	le
20004aa6:	f104 0308 	addle.w	r3, r4, #8
20004aaa:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004aae:	f300 839b 	bgt.w	200051e8 <_vfprintf_r+0xcc4>
20004ab2:	990a      	ldr	r1, [sp, #40]	; 0x28
20004ab4:	f011 0f04 	tst.w	r1, #4
20004ab8:	d055      	beq.n	20004b66 <_vfprintf_r+0x642>
20004aba:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20004abc:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
20004ac0:	ebcc 0702 	rsb	r7, ip, r2
20004ac4:	2f00      	cmp	r7, #0
20004ac6:	dd4e      	ble.n	20004b66 <_vfprintf_r+0x642>
20004ac8:	2f10      	cmp	r7, #16
20004aca:	f649 2820 	movw	r8, #39456	; 0x9a20
20004ace:	bfd8      	it	le
20004ad0:	f2c2 0800 	movtle	r8, #8192	; 0x2000
20004ad4:	dd2e      	ble.n	20004b34 <_vfprintf_r+0x610>
20004ad6:	f2c2 0800 	movt	r8, #8192	; 0x2000
20004ada:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20004ade:	4642      	mov	r2, r8
20004ae0:	2410      	movs	r4, #16
20004ae2:	46a8      	mov	r8, r5
20004ae4:	f10a 0a0c 	add.w	sl, sl, #12
20004ae8:	4615      	mov	r5, r2
20004aea:	e002      	b.n	20004af2 <_vfprintf_r+0x5ce>
20004aec:	3f10      	subs	r7, #16
20004aee:	2f10      	cmp	r7, #16
20004af0:	dd1d      	ble.n	20004b2e <_vfprintf_r+0x60a>
20004af2:	605c      	str	r4, [r3, #4]
20004af4:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004af8:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004afc:	3201      	adds	r2, #1
20004afe:	601d      	str	r5, [r3, #0]
20004b00:	3110      	adds	r1, #16
20004b02:	2a07      	cmp	r2, #7
20004b04:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004b08:	f103 0308 	add.w	r3, r3, #8
20004b0c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004b10:	ddec      	ble.n	20004aec <_vfprintf_r+0x5c8>
20004b12:	4648      	mov	r0, r9
20004b14:	4631      	mov	r1, r6
20004b16:	4652      	mov	r2, sl
20004b18:	f7ff fcf6 	bl	20004508 <__sprint_r>
20004b1c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004b20:	3304      	adds	r3, #4
20004b22:	2800      	cmp	r0, #0
20004b24:	f47f ae1e 	bne.w	20004764 <_vfprintf_r+0x240>
20004b28:	3f10      	subs	r7, #16
20004b2a:	2f10      	cmp	r7, #16
20004b2c:	dce1      	bgt.n	20004af2 <_vfprintf_r+0x5ce>
20004b2e:	462a      	mov	r2, r5
20004b30:	4645      	mov	r5, r8
20004b32:	4690      	mov	r8, r2
20004b34:	605f      	str	r7, [r3, #4]
20004b36:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004b3a:	f8c3 8000 	str.w	r8, [r3]
20004b3e:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20004b42:	3201      	adds	r2, #1
20004b44:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004b48:	18fb      	adds	r3, r7, r3
20004b4a:	2a07      	cmp	r2, #7
20004b4c:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20004b50:	dd0b      	ble.n	20004b6a <_vfprintf_r+0x646>
20004b52:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004b56:	4648      	mov	r0, r9
20004b58:	4631      	mov	r1, r6
20004b5a:	320c      	adds	r2, #12
20004b5c:	f7ff fcd4 	bl	20004508 <__sprint_r>
20004b60:	2800      	cmp	r0, #0
20004b62:	f47f adff 	bne.w	20004764 <_vfprintf_r+0x240>
20004b66:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20004b6a:	9811      	ldr	r0, [sp, #68]	; 0x44
20004b6c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20004b6e:	990f      	ldr	r1, [sp, #60]	; 0x3c
20004b70:	428a      	cmp	r2, r1
20004b72:	bfac      	ite	ge
20004b74:	1880      	addge	r0, r0, r2
20004b76:	1840      	addlt	r0, r0, r1
20004b78:	9011      	str	r0, [sp, #68]	; 0x44
20004b7a:	2b00      	cmp	r3, #0
20004b7c:	f040 8342 	bne.w	20005204 <_vfprintf_r+0xce0>
20004b80:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004b84:	2300      	movs	r3, #0
20004b86:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
20004b8a:	3404      	adds	r4, #4
20004b8c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004b90:	e530      	b.n	200045f4 <_vfprintf_r+0xd0>
20004b92:	9216      	str	r2, [sp, #88]	; 0x58
20004b94:	2a00      	cmp	r2, #0
20004b96:	f43f addd 	beq.w	20004754 <_vfprintf_r+0x230>
20004b9a:	f50d 60a4 	add.w	r0, sp, #1312	; 0x520
20004b9e:	2301      	movs	r3, #1
20004ba0:	f04f 0c00 	mov.w	ip, #0
20004ba4:	3004      	adds	r0, #4
20004ba6:	930c      	str	r3, [sp, #48]	; 0x30
20004ba8:	f88d 2524 	strb.w	r2, [sp, #1316]	; 0x524
20004bac:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
20004bb0:	9013      	str	r0, [sp, #76]	; 0x4c
20004bb2:	9310      	str	r3, [sp, #64]	; 0x40
20004bb4:	2100      	movs	r1, #0
20004bb6:	9117      	str	r1, [sp, #92]	; 0x5c
20004bb8:	e687      	b.n	200048ca <_vfprintf_r+0x3a6>
20004bba:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20004bbe:	2b00      	cmp	r3, #0
20004bc0:	f040 852b 	bne.w	2000561a <_vfprintf_r+0x10f6>
20004bc4:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004bc6:	462b      	mov	r3, r5
20004bc8:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
20004bcc:	782a      	ldrb	r2, [r5, #0]
20004bce:	910b      	str	r1, [sp, #44]	; 0x2c
20004bd0:	e553      	b.n	2000467a <_vfprintf_r+0x156>
20004bd2:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004bd4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004bd6:	f043 0301 	orr.w	r3, r3, #1
20004bda:	930a      	str	r3, [sp, #40]	; 0x28
20004bdc:	462b      	mov	r3, r5
20004bde:	782a      	ldrb	r2, [r5, #0]
20004be0:	910b      	str	r1, [sp, #44]	; 0x2c
20004be2:	e54a      	b.n	2000467a <_vfprintf_r+0x156>
20004be4:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004be6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20004be8:	6809      	ldr	r1, [r1, #0]
20004bea:	910f      	str	r1, [sp, #60]	; 0x3c
20004bec:	1d11      	adds	r1, r2, #4
20004bee:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
20004bf0:	2b00      	cmp	r3, #0
20004bf2:	f2c0 8780 	blt.w	20005af6 <_vfprintf_r+0x15d2>
20004bf6:	782a      	ldrb	r2, [r5, #0]
20004bf8:	462b      	mov	r3, r5
20004bfa:	910b      	str	r1, [sp, #44]	; 0x2c
20004bfc:	e53d      	b.n	2000467a <_vfprintf_r+0x156>
20004bfe:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004c00:	462b      	mov	r3, r5
20004c02:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
20004c06:	782a      	ldrb	r2, [r5, #0]
20004c08:	910b      	str	r1, [sp, #44]	; 0x2c
20004c0a:	e536      	b.n	2000467a <_vfprintf_r+0x156>
20004c0c:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004c0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004c10:	f043 0304 	orr.w	r3, r3, #4
20004c14:	930a      	str	r3, [sp, #40]	; 0x28
20004c16:	462b      	mov	r3, r5
20004c18:	782a      	ldrb	r2, [r5, #0]
20004c1a:	910b      	str	r1, [sp, #44]	; 0x2c
20004c1c:	e52d      	b.n	2000467a <_vfprintf_r+0x156>
20004c1e:	462b      	mov	r3, r5
20004c20:	f813 2b01 	ldrb.w	r2, [r3], #1
20004c24:	2a2a      	cmp	r2, #42	; 0x2a
20004c26:	f001 80cd 	beq.w	20005dc4 <_vfprintf_r+0x18a0>
20004c2a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20004c2e:	2909      	cmp	r1, #9
20004c30:	f201 8037 	bhi.w	20005ca2 <_vfprintf_r+0x177e>
20004c34:	3502      	adds	r5, #2
20004c36:	2700      	movs	r7, #0
20004c38:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20004c3c:	eb07 0787 	add.w	r7, r7, r7, lsl #2
20004c40:	462b      	mov	r3, r5
20004c42:	3501      	adds	r5, #1
20004c44:	eb01 0747 	add.w	r7, r1, r7, lsl #1
20004c48:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20004c4c:	2909      	cmp	r1, #9
20004c4e:	d9f3      	bls.n	20004c38 <_vfprintf_r+0x714>
20004c50:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
20004c54:	461d      	mov	r5, r3
20004c56:	e511      	b.n	2000467c <_vfprintf_r+0x158>
20004c58:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004c5a:	462b      	mov	r3, r5
20004c5c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20004c5e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20004c62:	920a      	str	r2, [sp, #40]	; 0x28
20004c64:	782a      	ldrb	r2, [r5, #0]
20004c66:	910b      	str	r1, [sp, #44]	; 0x2c
20004c68:	e507      	b.n	2000467a <_vfprintf_r+0x156>
20004c6a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20004c6e:	f04f 0800 	mov.w	r8, #0
20004c72:	462b      	mov	r3, r5
20004c74:	eb08 0888 	add.w	r8, r8, r8, lsl #2
20004c78:	f813 2b01 	ldrb.w	r2, [r3], #1
20004c7c:	eb01 0848 	add.w	r8, r1, r8, lsl #1
20004c80:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20004c84:	461d      	mov	r5, r3
20004c86:	2909      	cmp	r1, #9
20004c88:	d9f3      	bls.n	20004c72 <_vfprintf_r+0x74e>
20004c8a:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
20004c8e:	461d      	mov	r5, r3
20004c90:	e4f4      	b.n	2000467c <_vfprintf_r+0x158>
20004c92:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004c94:	9216      	str	r2, [sp, #88]	; 0x58
20004c96:	f043 0310 	orr.w	r3, r3, #16
20004c9a:	930a      	str	r3, [sp, #40]	; 0x28
20004c9c:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004ca0:	f01c 0f20 	tst.w	ip, #32
20004ca4:	f000 815d 	beq.w	20004f62 <_vfprintf_r+0xa3e>
20004ca8:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004caa:	1dc3      	adds	r3, r0, #7
20004cac:	f023 0307 	bic.w	r3, r3, #7
20004cb0:	f103 0108 	add.w	r1, r3, #8
20004cb4:	910b      	str	r1, [sp, #44]	; 0x2c
20004cb6:	e9d3 ab00 	ldrd	sl, fp, [r3]
20004cba:	f1ba 0f00 	cmp.w	sl, #0
20004cbe:	f17b 0200 	sbcs.w	r2, fp, #0
20004cc2:	f2c0 849b 	blt.w	200055fc <_vfprintf_r+0x10d8>
20004cc6:	ea5a 030b 	orrs.w	r3, sl, fp
20004cca:	f04f 0301 	mov.w	r3, #1
20004cce:	bf0c      	ite	eq
20004cd0:	2200      	moveq	r2, #0
20004cd2:	2201      	movne	r2, #1
20004cd4:	e5bc      	b.n	20004850 <_vfprintf_r+0x32c>
20004cd6:	980a      	ldr	r0, [sp, #40]	; 0x28
20004cd8:	9216      	str	r2, [sp, #88]	; 0x58
20004cda:	f010 0f08 	tst.w	r0, #8
20004cde:	f000 84ed 	beq.w	200056bc <_vfprintf_r+0x1198>
20004ce2:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004ce4:	1dcb      	adds	r3, r1, #7
20004ce6:	f023 0307 	bic.w	r3, r3, #7
20004cea:	f103 0208 	add.w	r2, r3, #8
20004cee:	920b      	str	r2, [sp, #44]	; 0x2c
20004cf0:	f8d3 8004 	ldr.w	r8, [r3, #4]
20004cf4:	f8d3 a000 	ldr.w	sl, [r3]
20004cf8:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
20004cfc:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
20004d00:	4650      	mov	r0, sl
20004d02:	4641      	mov	r1, r8
20004d04:	f003 fd82 	bl	2000880c <__isinfd>
20004d08:	4683      	mov	fp, r0
20004d0a:	2800      	cmp	r0, #0
20004d0c:	f000 8599 	beq.w	20005842 <_vfprintf_r+0x131e>
20004d10:	4650      	mov	r0, sl
20004d12:	2200      	movs	r2, #0
20004d14:	2300      	movs	r3, #0
20004d16:	4641      	mov	r1, r8
20004d18:	f004 f96c 	bl	20008ff4 <__aeabi_dcmplt>
20004d1c:	2800      	cmp	r0, #0
20004d1e:	f040 850b 	bne.w	20005738 <_vfprintf_r+0x1214>
20004d22:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20004d26:	f649 2158 	movw	r1, #39512	; 0x9a58
20004d2a:	f649 2254 	movw	r2, #39508	; 0x9a54
20004d2e:	9816      	ldr	r0, [sp, #88]	; 0x58
20004d30:	f2c2 0100 	movt	r1, #8192	; 0x2000
20004d34:	f2c2 0200 	movt	r2, #8192	; 0x2000
20004d38:	f04f 0c03 	mov.w	ip, #3
20004d3c:	2847      	cmp	r0, #71	; 0x47
20004d3e:	bfd8      	it	le
20004d40:	4611      	movle	r1, r2
20004d42:	9113      	str	r1, [sp, #76]	; 0x4c
20004d44:	990a      	ldr	r1, [sp, #40]	; 0x28
20004d46:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
20004d4a:	f021 0180 	bic.w	r1, r1, #128	; 0x80
20004d4e:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
20004d52:	910a      	str	r1, [sp, #40]	; 0x28
20004d54:	f04f 0c00 	mov.w	ip, #0
20004d58:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
20004d5c:	e5b1      	b.n	200048c2 <_vfprintf_r+0x39e>
20004d5e:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004d60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004d62:	f043 0308 	orr.w	r3, r3, #8
20004d66:	930a      	str	r3, [sp, #40]	; 0x28
20004d68:	462b      	mov	r3, r5
20004d6a:	782a      	ldrb	r2, [r5, #0]
20004d6c:	910b      	str	r1, [sp, #44]	; 0x2c
20004d6e:	e484      	b.n	2000467a <_vfprintf_r+0x156>
20004d70:	990a      	ldr	r1, [sp, #40]	; 0x28
20004d72:	f041 0140 	orr.w	r1, r1, #64	; 0x40
20004d76:	910a      	str	r1, [sp, #40]	; 0x28
20004d78:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004d7a:	e73c      	b.n	20004bf6 <_vfprintf_r+0x6d2>
20004d7c:	782a      	ldrb	r2, [r5, #0]
20004d7e:	2a6c      	cmp	r2, #108	; 0x6c
20004d80:	f000 8555 	beq.w	2000582e <_vfprintf_r+0x130a>
20004d84:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004d86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004d88:	910b      	str	r1, [sp, #44]	; 0x2c
20004d8a:	f043 0310 	orr.w	r3, r3, #16
20004d8e:	930a      	str	r3, [sp, #40]	; 0x28
20004d90:	462b      	mov	r3, r5
20004d92:	e472      	b.n	2000467a <_vfprintf_r+0x156>
20004d94:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20004d96:	f012 0f20 	tst.w	r2, #32
20004d9a:	f000 8482 	beq.w	200056a2 <_vfprintf_r+0x117e>
20004d9e:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004da0:	9a11      	ldr	r2, [sp, #68]	; 0x44
20004da2:	6803      	ldr	r3, [r0, #0]
20004da4:	4610      	mov	r0, r2
20004da6:	ea4f 71e0 	mov.w	r1, r0, asr #31
20004daa:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20004dac:	e9c3 0100 	strd	r0, r1, [r3]
20004db0:	f102 0a04 	add.w	sl, r2, #4
20004db4:	e41e      	b.n	200045f4 <_vfprintf_r+0xd0>
20004db6:	9216      	str	r2, [sp, #88]	; 0x58
20004db8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20004dba:	f012 0320 	ands.w	r3, r2, #32
20004dbe:	f000 80ef 	beq.w	20004fa0 <_vfprintf_r+0xa7c>
20004dc2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20004dc4:	1dda      	adds	r2, r3, #7
20004dc6:	2300      	movs	r3, #0
20004dc8:	f022 0207 	bic.w	r2, r2, #7
20004dcc:	f102 0c08 	add.w	ip, r2, #8
20004dd0:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20004dd4:	e9d2 ab00 	ldrd	sl, fp, [r2]
20004dd8:	ea5a 000b 	orrs.w	r0, sl, fp
20004ddc:	bf0c      	ite	eq
20004dde:	2200      	moveq	r2, #0
20004de0:	2201      	movne	r2, #1
20004de2:	e531      	b.n	20004848 <_vfprintf_r+0x324>
20004de4:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004de6:	2178      	movs	r1, #120	; 0x78
20004de8:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004dec:	9116      	str	r1, [sp, #88]	; 0x58
20004dee:	6803      	ldr	r3, [r0, #0]
20004df0:	f649 2064 	movw	r0, #39524	; 0x9a64
20004df4:	f88d 1575 	strb.w	r1, [sp, #1397]	; 0x575
20004df8:	2130      	movs	r1, #48	; 0x30
20004dfa:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
20004dfe:	f04c 0c02 	orr.w	ip, ip, #2
20004e02:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004e04:	1e1a      	subs	r2, r3, #0
20004e06:	bf18      	it	ne
20004e08:	2201      	movne	r2, #1
20004e0a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20004e0e:	469a      	mov	sl, r3
20004e10:	f04f 0b00 	mov.w	fp, #0
20004e14:	3104      	adds	r1, #4
20004e16:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
20004e1a:	9019      	str	r0, [sp, #100]	; 0x64
20004e1c:	2302      	movs	r3, #2
20004e1e:	910b      	str	r1, [sp, #44]	; 0x2c
20004e20:	e512      	b.n	20004848 <_vfprintf_r+0x324>
20004e22:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20004e24:	9216      	str	r2, [sp, #88]	; 0x58
20004e26:	f04f 0200 	mov.w	r2, #0
20004e2a:	1d18      	adds	r0, r3, #4
20004e2c:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
20004e30:	681b      	ldr	r3, [r3, #0]
20004e32:	900b      	str	r0, [sp, #44]	; 0x2c
20004e34:	9313      	str	r3, [sp, #76]	; 0x4c
20004e36:	2b00      	cmp	r3, #0
20004e38:	f000 86c6 	beq.w	20005bc8 <_vfprintf_r+0x16a4>
20004e3c:	2f00      	cmp	r7, #0
20004e3e:	9813      	ldr	r0, [sp, #76]	; 0x4c
20004e40:	f2c0 868f 	blt.w	20005b62 <_vfprintf_r+0x163e>
20004e44:	2100      	movs	r1, #0
20004e46:	463a      	mov	r2, r7
20004e48:	f002 fdc4 	bl	200079d4 <memchr>
20004e4c:	4603      	mov	r3, r0
20004e4e:	2800      	cmp	r0, #0
20004e50:	f000 86f5 	beq.w	20005c3e <_vfprintf_r+0x171a>
20004e54:	9813      	ldr	r0, [sp, #76]	; 0x4c
20004e56:	1a1b      	subs	r3, r3, r0
20004e58:	9310      	str	r3, [sp, #64]	; 0x40
20004e5a:	42bb      	cmp	r3, r7
20004e5c:	f340 85be 	ble.w	200059dc <_vfprintf_r+0x14b8>
20004e60:	9710      	str	r7, [sp, #64]	; 0x40
20004e62:	2100      	movs	r1, #0
20004e64:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
20004e68:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20004e6c:	970c      	str	r7, [sp, #48]	; 0x30
20004e6e:	9117      	str	r1, [sp, #92]	; 0x5c
20004e70:	e527      	b.n	200048c2 <_vfprintf_r+0x39e>
20004e72:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004e76:	9216      	str	r2, [sp, #88]	; 0x58
20004e78:	f01c 0f20 	tst.w	ip, #32
20004e7c:	d023      	beq.n	20004ec6 <_vfprintf_r+0x9a2>
20004e7e:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004e80:	2301      	movs	r3, #1
20004e82:	1dc2      	adds	r2, r0, #7
20004e84:	f022 0207 	bic.w	r2, r2, #7
20004e88:	f102 0108 	add.w	r1, r2, #8
20004e8c:	910b      	str	r1, [sp, #44]	; 0x2c
20004e8e:	e9d2 ab00 	ldrd	sl, fp, [r2]
20004e92:	ea5a 020b 	orrs.w	r2, sl, fp
20004e96:	bf0c      	ite	eq
20004e98:	2200      	moveq	r2, #0
20004e9a:	2201      	movne	r2, #1
20004e9c:	e4d4      	b.n	20004848 <_vfprintf_r+0x324>
20004e9e:	990a      	ldr	r1, [sp, #40]	; 0x28
20004ea0:	462b      	mov	r3, r5
20004ea2:	f041 0120 	orr.w	r1, r1, #32
20004ea6:	910a      	str	r1, [sp, #40]	; 0x28
20004ea8:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004eaa:	782a      	ldrb	r2, [r5, #0]
20004eac:	910b      	str	r1, [sp, #44]	; 0x2c
20004eae:	f7ff bbe4 	b.w	2000467a <_vfprintf_r+0x156>
20004eb2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004eb4:	9216      	str	r2, [sp, #88]	; 0x58
20004eb6:	f043 0310 	orr.w	r3, r3, #16
20004eba:	930a      	str	r3, [sp, #40]	; 0x28
20004ebc:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004ec0:	f01c 0f20 	tst.w	ip, #32
20004ec4:	d1db      	bne.n	20004e7e <_vfprintf_r+0x95a>
20004ec6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004ec8:	f013 0f10 	tst.w	r3, #16
20004ecc:	f000 83d5 	beq.w	2000567a <_vfprintf_r+0x1156>
20004ed0:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004ed2:	2301      	movs	r3, #1
20004ed4:	1d02      	adds	r2, r0, #4
20004ed6:	920b      	str	r2, [sp, #44]	; 0x2c
20004ed8:	6801      	ldr	r1, [r0, #0]
20004eda:	1e0a      	subs	r2, r1, #0
20004edc:	bf18      	it	ne
20004ede:	2201      	movne	r2, #1
20004ee0:	468a      	mov	sl, r1
20004ee2:	f04f 0b00 	mov.w	fp, #0
20004ee6:	e4af      	b.n	20004848 <_vfprintf_r+0x324>
20004ee8:	980a      	ldr	r0, [sp, #40]	; 0x28
20004eea:	9216      	str	r2, [sp, #88]	; 0x58
20004eec:	f649 2240 	movw	r2, #39488	; 0x9a40
20004ef0:	f010 0f20 	tst.w	r0, #32
20004ef4:	f2c2 0200 	movt	r2, #8192	; 0x2000
20004ef8:	9219      	str	r2, [sp, #100]	; 0x64
20004efa:	f47f ac92 	bne.w	20004822 <_vfprintf_r+0x2fe>
20004efe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004f00:	f013 0f10 	tst.w	r3, #16
20004f04:	f040 831a 	bne.w	2000553c <_vfprintf_r+0x1018>
20004f08:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20004f0a:	f012 0f40 	tst.w	r2, #64	; 0x40
20004f0e:	f000 8315 	beq.w	2000553c <_vfprintf_r+0x1018>
20004f12:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20004f14:	f103 0c04 	add.w	ip, r3, #4
20004f18:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20004f1c:	f8b3 a000 	ldrh.w	sl, [r3]
20004f20:	46d2      	mov	sl, sl
20004f22:	f04f 0b00 	mov.w	fp, #0
20004f26:	e485      	b.n	20004834 <_vfprintf_r+0x310>
20004f28:	9216      	str	r2, [sp, #88]	; 0x58
20004f2a:	f50d 61a4 	add.w	r1, sp, #1312	; 0x520
20004f2e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20004f30:	f04f 0c01 	mov.w	ip, #1
20004f34:	f04f 0000 	mov.w	r0, #0
20004f38:	3104      	adds	r1, #4
20004f3a:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
20004f3e:	6813      	ldr	r3, [r2, #0]
20004f40:	3204      	adds	r2, #4
20004f42:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
20004f46:	920b      	str	r2, [sp, #44]	; 0x2c
20004f48:	9113      	str	r1, [sp, #76]	; 0x4c
20004f4a:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
20004f4e:	f88d 3524 	strb.w	r3, [sp, #1316]	; 0x524
20004f52:	e62f      	b.n	20004bb4 <_vfprintf_r+0x690>
20004f54:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004f58:	9216      	str	r2, [sp, #88]	; 0x58
20004f5a:	f01c 0f20 	tst.w	ip, #32
20004f5e:	f47f aea3 	bne.w	20004ca8 <_vfprintf_r+0x784>
20004f62:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20004f64:	f012 0f10 	tst.w	r2, #16
20004f68:	f040 82f1 	bne.w	2000554e <_vfprintf_r+0x102a>
20004f6c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20004f6e:	f012 0f40 	tst.w	r2, #64	; 0x40
20004f72:	f000 82ec 	beq.w	2000554e <_vfprintf_r+0x102a>
20004f76:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20004f78:	f103 0c04 	add.w	ip, r3, #4
20004f7c:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20004f80:	f9b3 a000 	ldrsh.w	sl, [r3]
20004f84:	46d2      	mov	sl, sl
20004f86:	ea4f 7bea 	mov.w	fp, sl, asr #31
20004f8a:	e696      	b.n	20004cba <_vfprintf_r+0x796>
20004f8c:	990a      	ldr	r1, [sp, #40]	; 0x28
20004f8e:	9216      	str	r2, [sp, #88]	; 0x58
20004f90:	f041 0110 	orr.w	r1, r1, #16
20004f94:	910a      	str	r1, [sp, #40]	; 0x28
20004f96:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20004f98:	f012 0320 	ands.w	r3, r2, #32
20004f9c:	f47f af11 	bne.w	20004dc2 <_vfprintf_r+0x89e>
20004fa0:	990a      	ldr	r1, [sp, #40]	; 0x28
20004fa2:	f011 0210 	ands.w	r2, r1, #16
20004fa6:	f000 8354 	beq.w	20005652 <_vfprintf_r+0x112e>
20004faa:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20004fac:	f102 0c04 	add.w	ip, r2, #4
20004fb0:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20004fb4:	6811      	ldr	r1, [r2, #0]
20004fb6:	1e0a      	subs	r2, r1, #0
20004fb8:	bf18      	it	ne
20004fba:	2201      	movne	r2, #1
20004fbc:	468a      	mov	sl, r1
20004fbe:	f04f 0b00 	mov.w	fp, #0
20004fc2:	e441      	b.n	20004848 <_vfprintf_r+0x324>
20004fc4:	9a16      	ldr	r2, [sp, #88]	; 0x58
20004fc6:	2a65      	cmp	r2, #101	; 0x65
20004fc8:	f340 8128 	ble.w	2000521c <_vfprintf_r+0xcf8>
20004fcc:	9812      	ldr	r0, [sp, #72]	; 0x48
20004fce:	2200      	movs	r2, #0
20004fd0:	2300      	movs	r3, #0
20004fd2:	991b      	ldr	r1, [sp, #108]	; 0x6c
20004fd4:	f004 f804 	bl	20008fe0 <__aeabi_dcmpeq>
20004fd8:	2800      	cmp	r0, #0
20004fda:	f000 81be 	beq.w	2000535a <_vfprintf_r+0xe36>
20004fde:	2301      	movs	r3, #1
20004fe0:	6063      	str	r3, [r4, #4]
20004fe2:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004fe6:	f649 2380 	movw	r3, #39552	; 0x9a80
20004fea:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004fee:	6023      	str	r3, [r4, #0]
20004ff0:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20004ff4:	3201      	adds	r2, #1
20004ff6:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004ffa:	3301      	adds	r3, #1
20004ffc:	2a07      	cmp	r2, #7
20004ffe:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20005002:	bfd8      	it	le
20005004:	f104 0308 	addle.w	r3, r4, #8
20005008:	f300 839b 	bgt.w	20005742 <_vfprintf_r+0x121e>
2000500c:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20005010:	981a      	ldr	r0, [sp, #104]	; 0x68
20005012:	4282      	cmp	r2, r0
20005014:	db04      	blt.n	20005020 <_vfprintf_r+0xafc>
20005016:	990a      	ldr	r1, [sp, #40]	; 0x28
20005018:	f011 0f01 	tst.w	r1, #1
2000501c:	f43f ad49 	beq.w	20004ab2 <_vfprintf_r+0x58e>
20005020:	2201      	movs	r2, #1
20005022:	605a      	str	r2, [r3, #4]
20005024:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005028:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000502c:	3201      	adds	r2, #1
2000502e:	981d      	ldr	r0, [sp, #116]	; 0x74
20005030:	3101      	adds	r1, #1
20005032:	2a07      	cmp	r2, #7
20005034:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005038:	6018      	str	r0, [r3, #0]
2000503a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000503e:	f300 855f 	bgt.w	20005b00 <_vfprintf_r+0x15dc>
20005042:	3308      	adds	r3, #8
20005044:	991a      	ldr	r1, [sp, #104]	; 0x68
20005046:	1e4f      	subs	r7, r1, #1
20005048:	2f00      	cmp	r7, #0
2000504a:	f77f ad32 	ble.w	20004ab2 <_vfprintf_r+0x58e>
2000504e:	2f10      	cmp	r7, #16
20005050:	f8df 8534 	ldr.w	r8, [pc, #1332]	; 20005588 <_vfprintf_r+0x1064>
20005054:	f340 82ea 	ble.w	2000562c <_vfprintf_r+0x1108>
20005058:	4642      	mov	r2, r8
2000505a:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
2000505e:	46a8      	mov	r8, r5
20005060:	2410      	movs	r4, #16
20005062:	f10a 0a0c 	add.w	sl, sl, #12
20005066:	4615      	mov	r5, r2
20005068:	e003      	b.n	20005072 <_vfprintf_r+0xb4e>
2000506a:	3f10      	subs	r7, #16
2000506c:	2f10      	cmp	r7, #16
2000506e:	f340 82da 	ble.w	20005626 <_vfprintf_r+0x1102>
20005072:	605c      	str	r4, [r3, #4]
20005074:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005078:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000507c:	3201      	adds	r2, #1
2000507e:	601d      	str	r5, [r3, #0]
20005080:	3110      	adds	r1, #16
20005082:	2a07      	cmp	r2, #7
20005084:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005088:	f103 0308 	add.w	r3, r3, #8
2000508c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005090:	ddeb      	ble.n	2000506a <_vfprintf_r+0xb46>
20005092:	4648      	mov	r0, r9
20005094:	4631      	mov	r1, r6
20005096:	4652      	mov	r2, sl
20005098:	f7ff fa36 	bl	20004508 <__sprint_r>
2000509c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200050a0:	3304      	adds	r3, #4
200050a2:	2800      	cmp	r0, #0
200050a4:	d0e1      	beq.n	2000506a <_vfprintf_r+0xb46>
200050a6:	f7ff bb5d 	b.w	20004764 <_vfprintf_r+0x240>
200050aa:	b97b      	cbnz	r3, 200050cc <_vfprintf_r+0xba8>
200050ac:	990a      	ldr	r1, [sp, #40]	; 0x28
200050ae:	f011 0f01 	tst.w	r1, #1
200050b2:	d00b      	beq.n	200050cc <_vfprintf_r+0xba8>
200050b4:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
200050b8:	2330      	movs	r3, #48	; 0x30
200050ba:	3204      	adds	r2, #4
200050bc:	f88d 354b 	strb.w	r3, [sp, #1355]	; 0x54b
200050c0:	3227      	adds	r2, #39	; 0x27
200050c2:	2301      	movs	r3, #1
200050c4:	9213      	str	r2, [sp, #76]	; 0x4c
200050c6:	9310      	str	r3, [sp, #64]	; 0x40
200050c8:	f7ff bbf3 	b.w	200048b2 <_vfprintf_r+0x38e>
200050cc:	9818      	ldr	r0, [sp, #96]	; 0x60
200050ce:	2100      	movs	r1, #0
200050d0:	9110      	str	r1, [sp, #64]	; 0x40
200050d2:	9013      	str	r0, [sp, #76]	; 0x4c
200050d4:	f7ff bbed 	b.w	200048b2 <_vfprintf_r+0x38e>
200050d8:	980f      	ldr	r0, [sp, #60]	; 0x3c
200050da:	990c      	ldr	r1, [sp, #48]	; 0x30
200050dc:	1a47      	subs	r7, r0, r1
200050de:	2f00      	cmp	r7, #0
200050e0:	f77f ac84 	ble.w	200049ec <_vfprintf_r+0x4c8>
200050e4:	2f10      	cmp	r7, #16
200050e6:	f8df 84a0 	ldr.w	r8, [pc, #1184]	; 20005588 <_vfprintf_r+0x1064>
200050ea:	dd2e      	ble.n	2000514a <_vfprintf_r+0xc26>
200050ec:	4643      	mov	r3, r8
200050ee:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
200050f2:	46a8      	mov	r8, r5
200050f4:	f04f 0a10 	mov.w	sl, #16
200050f8:	f10b 0b0c 	add.w	fp, fp, #12
200050fc:	461d      	mov	r5, r3
200050fe:	e002      	b.n	20005106 <_vfprintf_r+0xbe2>
20005100:	3f10      	subs	r7, #16
20005102:	2f10      	cmp	r7, #16
20005104:	dd1e      	ble.n	20005144 <_vfprintf_r+0xc20>
20005106:	f8c4 a004 	str.w	sl, [r4, #4]
2000510a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000510e:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20005112:	3301      	adds	r3, #1
20005114:	6025      	str	r5, [r4, #0]
20005116:	3210      	adds	r2, #16
20005118:	2b07      	cmp	r3, #7
2000511a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000511e:	f104 0408 	add.w	r4, r4, #8
20005122:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005126:	ddeb      	ble.n	20005100 <_vfprintf_r+0xbdc>
20005128:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
2000512c:	4648      	mov	r0, r9
2000512e:	4631      	mov	r1, r6
20005130:	465a      	mov	r2, fp
20005132:	3404      	adds	r4, #4
20005134:	f7ff f9e8 	bl	20004508 <__sprint_r>
20005138:	2800      	cmp	r0, #0
2000513a:	f47f ab13 	bne.w	20004764 <_vfprintf_r+0x240>
2000513e:	3f10      	subs	r7, #16
20005140:	2f10      	cmp	r7, #16
20005142:	dce0      	bgt.n	20005106 <_vfprintf_r+0xbe2>
20005144:	462b      	mov	r3, r5
20005146:	4645      	mov	r5, r8
20005148:	4698      	mov	r8, r3
2000514a:	6067      	str	r7, [r4, #4]
2000514c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20005150:	f8c4 8000 	str.w	r8, [r4]
20005154:	1c5a      	adds	r2, r3, #1
20005156:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
2000515a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000515e:	19db      	adds	r3, r3, r7
20005160:	2a07      	cmp	r2, #7
20005162:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20005166:	f300 823a 	bgt.w	200055de <_vfprintf_r+0x10ba>
2000516a:	3408      	adds	r4, #8
2000516c:	e43e      	b.n	200049ec <_vfprintf_r+0x4c8>
2000516e:	9913      	ldr	r1, [sp, #76]	; 0x4c
20005170:	6063      	str	r3, [r4, #4]
20005172:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005176:	6021      	str	r1, [r4, #0]
20005178:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000517c:	3201      	adds	r2, #1
2000517e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005182:	18cb      	adds	r3, r1, r3
20005184:	2a07      	cmp	r2, #7
20005186:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
2000518a:	f300 8549 	bgt.w	20005c20 <_vfprintf_r+0x16fc>
2000518e:	3408      	adds	r4, #8
20005190:	9a1d      	ldr	r2, [sp, #116]	; 0x74
20005192:	2301      	movs	r3, #1
20005194:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
20005198:	6063      	str	r3, [r4, #4]
2000519a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000519e:	6022      	str	r2, [r4, #0]
200051a0:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200051a4:	3301      	adds	r3, #1
200051a6:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200051aa:	3201      	adds	r2, #1
200051ac:	2b07      	cmp	r3, #7
200051ae:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200051b2:	bfd8      	it	le
200051b4:	f104 0308 	addle.w	r3, r4, #8
200051b8:	f300 8523 	bgt.w	20005c02 <_vfprintf_r+0x16de>
200051bc:	9813      	ldr	r0, [sp, #76]	; 0x4c
200051be:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
200051c2:	19c7      	adds	r7, r0, r7
200051c4:	981a      	ldr	r0, [sp, #104]	; 0x68
200051c6:	601f      	str	r7, [r3, #0]
200051c8:	1a81      	subs	r1, r0, r2
200051ca:	6059      	str	r1, [r3, #4]
200051cc:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200051d0:	1a8a      	subs	r2, r1, r2
200051d2:	f8dd 1550 	ldr.w	r1, [sp, #1360]	; 0x550
200051d6:	1812      	adds	r2, r2, r0
200051d8:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200051dc:	3101      	adds	r1, #1
200051de:	f8cd 1550 	str.w	r1, [sp, #1360]	; 0x550
200051e2:	2907      	cmp	r1, #7
200051e4:	f340 8232 	ble.w	2000564c <_vfprintf_r+0x1128>
200051e8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200051ec:	4648      	mov	r0, r9
200051ee:	4631      	mov	r1, r6
200051f0:	320c      	adds	r2, #12
200051f2:	f7ff f989 	bl	20004508 <__sprint_r>
200051f6:	2800      	cmp	r0, #0
200051f8:	f47f aab4 	bne.w	20004764 <_vfprintf_r+0x240>
200051fc:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005200:	3304      	adds	r3, #4
20005202:	e456      	b.n	20004ab2 <_vfprintf_r+0x58e>
20005204:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005208:	4648      	mov	r0, r9
2000520a:	4631      	mov	r1, r6
2000520c:	320c      	adds	r2, #12
2000520e:	f7ff f97b 	bl	20004508 <__sprint_r>
20005212:	2800      	cmp	r0, #0
20005214:	f43f acb4 	beq.w	20004b80 <_vfprintf_r+0x65c>
20005218:	f7ff baa4 	b.w	20004764 <_vfprintf_r+0x240>
2000521c:	991a      	ldr	r1, [sp, #104]	; 0x68
2000521e:	2901      	cmp	r1, #1
20005220:	dd4c      	ble.n	200052bc <_vfprintf_r+0xd98>
20005222:	2301      	movs	r3, #1
20005224:	6063      	str	r3, [r4, #4]
20005226:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000522a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000522e:	3301      	adds	r3, #1
20005230:	9813      	ldr	r0, [sp, #76]	; 0x4c
20005232:	3201      	adds	r2, #1
20005234:	2b07      	cmp	r3, #7
20005236:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000523a:	6020      	str	r0, [r4, #0]
2000523c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005240:	f300 81b2 	bgt.w	200055a8 <_vfprintf_r+0x1084>
20005244:	3408      	adds	r4, #8
20005246:	2301      	movs	r3, #1
20005248:	6063      	str	r3, [r4, #4]
2000524a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000524e:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20005252:	3301      	adds	r3, #1
20005254:	991d      	ldr	r1, [sp, #116]	; 0x74
20005256:	3201      	adds	r2, #1
20005258:	2b07      	cmp	r3, #7
2000525a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000525e:	6021      	str	r1, [r4, #0]
20005260:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005264:	f300 8192 	bgt.w	2000558c <_vfprintf_r+0x1068>
20005268:	3408      	adds	r4, #8
2000526a:	9812      	ldr	r0, [sp, #72]	; 0x48
2000526c:	2200      	movs	r2, #0
2000526e:	2300      	movs	r3, #0
20005270:	991b      	ldr	r1, [sp, #108]	; 0x6c
20005272:	f003 feb5 	bl	20008fe0 <__aeabi_dcmpeq>
20005276:	2800      	cmp	r0, #0
20005278:	f040 811d 	bne.w	200054b6 <_vfprintf_r+0xf92>
2000527c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
2000527e:	9813      	ldr	r0, [sp, #76]	; 0x4c
20005280:	1e5a      	subs	r2, r3, #1
20005282:	6062      	str	r2, [r4, #4]
20005284:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20005288:	1c41      	adds	r1, r0, #1
2000528a:	6021      	str	r1, [r4, #0]
2000528c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005290:	3301      	adds	r3, #1
20005292:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005296:	188a      	adds	r2, r1, r2
20005298:	2b07      	cmp	r3, #7
2000529a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000529e:	dc21      	bgt.n	200052e4 <_vfprintf_r+0xdc0>
200052a0:	3408      	adds	r4, #8
200052a2:	9b1c      	ldr	r3, [sp, #112]	; 0x70
200052a4:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
200052a8:	981c      	ldr	r0, [sp, #112]	; 0x70
200052aa:	6022      	str	r2, [r4, #0]
200052ac:	6063      	str	r3, [r4, #4]
200052ae:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200052b2:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200052b6:	3301      	adds	r3, #1
200052b8:	f7ff bbf0 	b.w	20004a9c <_vfprintf_r+0x578>
200052bc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200052be:	f012 0f01 	tst.w	r2, #1
200052c2:	d1ae      	bne.n	20005222 <_vfprintf_r+0xcfe>
200052c4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
200052c6:	2301      	movs	r3, #1
200052c8:	6063      	str	r3, [r4, #4]
200052ca:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200052ce:	6022      	str	r2, [r4, #0]
200052d0:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200052d4:	3301      	adds	r3, #1
200052d6:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200052da:	3201      	adds	r2, #1
200052dc:	2b07      	cmp	r3, #7
200052de:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200052e2:	dddd      	ble.n	200052a0 <_vfprintf_r+0xd7c>
200052e4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200052e8:	4648      	mov	r0, r9
200052ea:	4631      	mov	r1, r6
200052ec:	320c      	adds	r2, #12
200052ee:	f7ff f90b 	bl	20004508 <__sprint_r>
200052f2:	2800      	cmp	r0, #0
200052f4:	f47f aa36 	bne.w	20004764 <_vfprintf_r+0x240>
200052f8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200052fc:	3404      	adds	r4, #4
200052fe:	e7d0      	b.n	200052a2 <_vfprintf_r+0xd7e>
20005300:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005304:	4648      	mov	r0, r9
20005306:	4631      	mov	r1, r6
20005308:	320c      	adds	r2, #12
2000530a:	f7ff f8fd 	bl	20004508 <__sprint_r>
2000530e:	2800      	cmp	r0, #0
20005310:	f47f aa28 	bne.w	20004764 <_vfprintf_r+0x240>
20005314:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005318:	3404      	adds	r4, #4
2000531a:	f7ff bbb0 	b.w	20004a7e <_vfprintf_r+0x55a>
2000531e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005322:	4648      	mov	r0, r9
20005324:	4631      	mov	r1, r6
20005326:	320c      	adds	r2, #12
20005328:	f7ff f8ee 	bl	20004508 <__sprint_r>
2000532c:	2800      	cmp	r0, #0
2000532e:	f47f aa19 	bne.w	20004764 <_vfprintf_r+0x240>
20005332:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005336:	3404      	adds	r4, #4
20005338:	f7ff bb3c 	b.w	200049b4 <_vfprintf_r+0x490>
2000533c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005340:	4648      	mov	r0, r9
20005342:	4631      	mov	r1, r6
20005344:	320c      	adds	r2, #12
20005346:	f7ff f8df 	bl	20004508 <__sprint_r>
2000534a:	2800      	cmp	r0, #0
2000534c:	f47f aa0a 	bne.w	20004764 <_vfprintf_r+0x240>
20005350:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005354:	3404      	adds	r4, #4
20005356:	f7ff bb43 	b.w	200049e0 <_vfprintf_r+0x4bc>
2000535a:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
2000535e:	2b00      	cmp	r3, #0
20005360:	f340 81fd 	ble.w	2000575e <_vfprintf_r+0x123a>
20005364:	991a      	ldr	r1, [sp, #104]	; 0x68
20005366:	428b      	cmp	r3, r1
20005368:	f6ff af01 	blt.w	2000516e <_vfprintf_r+0xc4a>
2000536c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
2000536e:	6061      	str	r1, [r4, #4]
20005370:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20005374:	6022      	str	r2, [r4, #0]
20005376:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000537a:	3301      	adds	r3, #1
2000537c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005380:	1852      	adds	r2, r2, r1
20005382:	2b07      	cmp	r3, #7
20005384:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20005388:	bfd8      	it	le
2000538a:	f104 0308 	addle.w	r3, r4, #8
2000538e:	f300 8429 	bgt.w	20005be4 <_vfprintf_r+0x16c0>
20005392:	f8dd 4570 	ldr.w	r4, [sp, #1392]	; 0x570
20005396:	981a      	ldr	r0, [sp, #104]	; 0x68
20005398:	1a24      	subs	r4, r4, r0
2000539a:	2c00      	cmp	r4, #0
2000539c:	f340 81b3 	ble.w	20005706 <_vfprintf_r+0x11e2>
200053a0:	2c10      	cmp	r4, #16
200053a2:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 20005588 <_vfprintf_r+0x1064>
200053a6:	f340 819d 	ble.w	200056e4 <_vfprintf_r+0x11c0>
200053aa:	4642      	mov	r2, r8
200053ac:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
200053b0:	46a8      	mov	r8, r5
200053b2:	2710      	movs	r7, #16
200053b4:	f10a 0a0c 	add.w	sl, sl, #12
200053b8:	4615      	mov	r5, r2
200053ba:	e003      	b.n	200053c4 <_vfprintf_r+0xea0>
200053bc:	3c10      	subs	r4, #16
200053be:	2c10      	cmp	r4, #16
200053c0:	f340 818d 	ble.w	200056de <_vfprintf_r+0x11ba>
200053c4:	605f      	str	r7, [r3, #4]
200053c6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200053ca:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200053ce:	3201      	adds	r2, #1
200053d0:	601d      	str	r5, [r3, #0]
200053d2:	3110      	adds	r1, #16
200053d4:	2a07      	cmp	r2, #7
200053d6:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200053da:	f103 0308 	add.w	r3, r3, #8
200053de:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200053e2:	ddeb      	ble.n	200053bc <_vfprintf_r+0xe98>
200053e4:	4648      	mov	r0, r9
200053e6:	4631      	mov	r1, r6
200053e8:	4652      	mov	r2, sl
200053ea:	f7ff f88d 	bl	20004508 <__sprint_r>
200053ee:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200053f2:	3304      	adds	r3, #4
200053f4:	2800      	cmp	r0, #0
200053f6:	d0e1      	beq.n	200053bc <_vfprintf_r+0xe98>
200053f8:	f7ff b9b4 	b.w	20004764 <_vfprintf_r+0x240>
200053fc:	9a18      	ldr	r2, [sp, #96]	; 0x60
200053fe:	9819      	ldr	r0, [sp, #100]	; 0x64
20005400:	4613      	mov	r3, r2
20005402:	9213      	str	r2, [sp, #76]	; 0x4c
20005404:	f00a 020f 	and.w	r2, sl, #15
20005408:	ea4f 111a 	mov.w	r1, sl, lsr #4
2000540c:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
20005410:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
20005414:	5c82      	ldrb	r2, [r0, r2]
20005416:	468a      	mov	sl, r1
20005418:	46e3      	mov	fp, ip
2000541a:	ea5a 0c0b 	orrs.w	ip, sl, fp
2000541e:	f803 2d01 	strb.w	r2, [r3, #-1]!
20005422:	d1ef      	bne.n	20005404 <_vfprintf_r+0xee0>
20005424:	9818      	ldr	r0, [sp, #96]	; 0x60
20005426:	9313      	str	r3, [sp, #76]	; 0x4c
20005428:	1ac0      	subs	r0, r0, r3
2000542a:	9010      	str	r0, [sp, #64]	; 0x40
2000542c:	f7ff ba41 	b.w	200048b2 <_vfprintf_r+0x38e>
20005430:	2209      	movs	r2, #9
20005432:	2300      	movs	r3, #0
20005434:	4552      	cmp	r2, sl
20005436:	eb73 000b 	sbcs.w	r0, r3, fp
2000543a:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
2000543e:	d21f      	bcs.n	20005480 <_vfprintf_r+0xf5c>
20005440:	4623      	mov	r3, r4
20005442:	4644      	mov	r4, r8
20005444:	46b8      	mov	r8, r7
20005446:	461f      	mov	r7, r3
20005448:	4650      	mov	r0, sl
2000544a:	4659      	mov	r1, fp
2000544c:	220a      	movs	r2, #10
2000544e:	2300      	movs	r3, #0
20005450:	f003 fe20 	bl	20009094 <__aeabi_uldivmod>
20005454:	2300      	movs	r3, #0
20005456:	4650      	mov	r0, sl
20005458:	4659      	mov	r1, fp
2000545a:	f102 0c30 	add.w	ip, r2, #48	; 0x30
2000545e:	220a      	movs	r2, #10
20005460:	f804 cd01 	strb.w	ip, [r4, #-1]!
20005464:	f003 fe16 	bl	20009094 <__aeabi_uldivmod>
20005468:	2209      	movs	r2, #9
2000546a:	2300      	movs	r3, #0
2000546c:	4682      	mov	sl, r0
2000546e:	468b      	mov	fp, r1
20005470:	4552      	cmp	r2, sl
20005472:	eb73 030b 	sbcs.w	r3, r3, fp
20005476:	d3e7      	bcc.n	20005448 <_vfprintf_r+0xf24>
20005478:	463b      	mov	r3, r7
2000547a:	4647      	mov	r7, r8
2000547c:	46a0      	mov	r8, r4
2000547e:	461c      	mov	r4, r3
20005480:	f108 30ff 	add.w	r0, r8, #4294967295
20005484:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
20005488:	9013      	str	r0, [sp, #76]	; 0x4c
2000548a:	f808 ac01 	strb.w	sl, [r8, #-1]
2000548e:	9918      	ldr	r1, [sp, #96]	; 0x60
20005490:	1a09      	subs	r1, r1, r0
20005492:	9110      	str	r1, [sp, #64]	; 0x40
20005494:	f7ff ba0d 	b.w	200048b2 <_vfprintf_r+0x38e>
20005498:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000549c:	4648      	mov	r0, r9
2000549e:	4631      	mov	r1, r6
200054a0:	320c      	adds	r2, #12
200054a2:	f7ff f831 	bl	20004508 <__sprint_r>
200054a6:	2800      	cmp	r0, #0
200054a8:	f47f a95c 	bne.w	20004764 <_vfprintf_r+0x240>
200054ac:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200054b0:	3404      	adds	r4, #4
200054b2:	f7ff ba68 	b.w	20004986 <_vfprintf_r+0x462>
200054b6:	991a      	ldr	r1, [sp, #104]	; 0x68
200054b8:	1e4f      	subs	r7, r1, #1
200054ba:	2f00      	cmp	r7, #0
200054bc:	f77f aef1 	ble.w	200052a2 <_vfprintf_r+0xd7e>
200054c0:	2f10      	cmp	r7, #16
200054c2:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 20005588 <_vfprintf_r+0x1064>
200054c6:	dd4e      	ble.n	20005566 <_vfprintf_r+0x1042>
200054c8:	4643      	mov	r3, r8
200054ca:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
200054ce:	46a8      	mov	r8, r5
200054d0:	f04f 0a10 	mov.w	sl, #16
200054d4:	f10b 0b0c 	add.w	fp, fp, #12
200054d8:	461d      	mov	r5, r3
200054da:	e002      	b.n	200054e2 <_vfprintf_r+0xfbe>
200054dc:	3f10      	subs	r7, #16
200054de:	2f10      	cmp	r7, #16
200054e0:	dd3e      	ble.n	20005560 <_vfprintf_r+0x103c>
200054e2:	f8c4 a004 	str.w	sl, [r4, #4]
200054e6:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200054ea:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200054ee:	3301      	adds	r3, #1
200054f0:	6025      	str	r5, [r4, #0]
200054f2:	3210      	adds	r2, #16
200054f4:	2b07      	cmp	r3, #7
200054f6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200054fa:	f104 0408 	add.w	r4, r4, #8
200054fe:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005502:	ddeb      	ble.n	200054dc <_vfprintf_r+0xfb8>
20005504:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005508:	4648      	mov	r0, r9
2000550a:	4631      	mov	r1, r6
2000550c:	465a      	mov	r2, fp
2000550e:	3404      	adds	r4, #4
20005510:	f7fe fffa 	bl	20004508 <__sprint_r>
20005514:	2800      	cmp	r0, #0
20005516:	d0e1      	beq.n	200054dc <_vfprintf_r+0xfb8>
20005518:	f7ff b924 	b.w	20004764 <_vfprintf_r+0x240>
2000551c:	9816      	ldr	r0, [sp, #88]	; 0x58
2000551e:	2130      	movs	r1, #48	; 0x30
20005520:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20005524:	2201      	movs	r2, #1
20005526:	2302      	movs	r3, #2
20005528:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
2000552c:	f04c 0c02 	orr.w	ip, ip, #2
20005530:	f88d 0575 	strb.w	r0, [sp, #1397]	; 0x575
20005534:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
20005538:	f7ff b986 	b.w	20004848 <_vfprintf_r+0x324>
2000553c:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000553e:	1d01      	adds	r1, r0, #4
20005540:	6803      	ldr	r3, [r0, #0]
20005542:	910b      	str	r1, [sp, #44]	; 0x2c
20005544:	469a      	mov	sl, r3
20005546:	f04f 0b00 	mov.w	fp, #0
2000554a:	f7ff b973 	b.w	20004834 <_vfprintf_r+0x310>
2000554e:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005550:	1d01      	adds	r1, r0, #4
20005552:	6803      	ldr	r3, [r0, #0]
20005554:	910b      	str	r1, [sp, #44]	; 0x2c
20005556:	469a      	mov	sl, r3
20005558:	ea4f 7bea 	mov.w	fp, sl, asr #31
2000555c:	f7ff bbad 	b.w	20004cba <_vfprintf_r+0x796>
20005560:	462b      	mov	r3, r5
20005562:	4645      	mov	r5, r8
20005564:	4698      	mov	r8, r3
20005566:	6067      	str	r7, [r4, #4]
20005568:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000556c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20005570:	3301      	adds	r3, #1
20005572:	f8c4 8000 	str.w	r8, [r4]
20005576:	19d2      	adds	r2, r2, r7
20005578:	2b07      	cmp	r3, #7
2000557a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000557e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005582:	f77f ae8d 	ble.w	200052a0 <_vfprintf_r+0xd7c>
20005586:	e6ad      	b.n	200052e4 <_vfprintf_r+0xdc0>
20005588:	20009a30 	.word	0x20009a30
2000558c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005590:	4648      	mov	r0, r9
20005592:	4631      	mov	r1, r6
20005594:	320c      	adds	r2, #12
20005596:	f7fe ffb7 	bl	20004508 <__sprint_r>
2000559a:	2800      	cmp	r0, #0
2000559c:	f47f a8e2 	bne.w	20004764 <_vfprintf_r+0x240>
200055a0:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200055a4:	3404      	adds	r4, #4
200055a6:	e660      	b.n	2000526a <_vfprintf_r+0xd46>
200055a8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200055ac:	4648      	mov	r0, r9
200055ae:	4631      	mov	r1, r6
200055b0:	320c      	adds	r2, #12
200055b2:	f7fe ffa9 	bl	20004508 <__sprint_r>
200055b6:	2800      	cmp	r0, #0
200055b8:	f47f a8d4 	bne.w	20004764 <_vfprintf_r+0x240>
200055bc:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200055c0:	3404      	adds	r4, #4
200055c2:	e640      	b.n	20005246 <_vfprintf_r+0xd22>
200055c4:	2830      	cmp	r0, #48	; 0x30
200055c6:	f000 82ec 	beq.w	20005ba2 <_vfprintf_r+0x167e>
200055ca:	9813      	ldr	r0, [sp, #76]	; 0x4c
200055cc:	2330      	movs	r3, #48	; 0x30
200055ce:	f800 3d01 	strb.w	r3, [r0, #-1]!
200055d2:	9918      	ldr	r1, [sp, #96]	; 0x60
200055d4:	9013      	str	r0, [sp, #76]	; 0x4c
200055d6:	1a09      	subs	r1, r1, r0
200055d8:	9110      	str	r1, [sp, #64]	; 0x40
200055da:	f7ff b96a 	b.w	200048b2 <_vfprintf_r+0x38e>
200055de:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200055e2:	4648      	mov	r0, r9
200055e4:	4631      	mov	r1, r6
200055e6:	320c      	adds	r2, #12
200055e8:	f7fe ff8e 	bl	20004508 <__sprint_r>
200055ec:	2800      	cmp	r0, #0
200055ee:	f47f a8b9 	bne.w	20004764 <_vfprintf_r+0x240>
200055f2:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200055f6:	3404      	adds	r4, #4
200055f8:	f7ff b9f8 	b.w	200049ec <_vfprintf_r+0x4c8>
200055fc:	f1da 0a00 	rsbs	sl, sl, #0
20005600:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
20005604:	232d      	movs	r3, #45	; 0x2d
20005606:	ea5a 0c0b 	orrs.w	ip, sl, fp
2000560a:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
2000560e:	bf0c      	ite	eq
20005610:	2200      	moveq	r2, #0
20005612:	2201      	movne	r2, #1
20005614:	2301      	movs	r3, #1
20005616:	f7ff b91b 	b.w	20004850 <_vfprintf_r+0x32c>
2000561a:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000561c:	462b      	mov	r3, r5
2000561e:	782a      	ldrb	r2, [r5, #0]
20005620:	910b      	str	r1, [sp, #44]	; 0x2c
20005622:	f7ff b82a 	b.w	2000467a <_vfprintf_r+0x156>
20005626:	462a      	mov	r2, r5
20005628:	4645      	mov	r5, r8
2000562a:	4690      	mov	r8, r2
2000562c:	605f      	str	r7, [r3, #4]
2000562e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005632:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005636:	3201      	adds	r2, #1
20005638:	f8c3 8000 	str.w	r8, [r3]
2000563c:	19c9      	adds	r1, r1, r7
2000563e:	2a07      	cmp	r2, #7
20005640:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005644:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005648:	f73f adce 	bgt.w	200051e8 <_vfprintf_r+0xcc4>
2000564c:	3308      	adds	r3, #8
2000564e:	f7ff ba30 	b.w	20004ab2 <_vfprintf_r+0x58e>
20005652:	980a      	ldr	r0, [sp, #40]	; 0x28
20005654:	f010 0340 	ands.w	r3, r0, #64	; 0x40
20005658:	f000 81ed 	beq.w	20005a36 <_vfprintf_r+0x1512>
2000565c:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000565e:	4613      	mov	r3, r2
20005660:	1d0a      	adds	r2, r1, #4
20005662:	920b      	str	r2, [sp, #44]	; 0x2c
20005664:	f8b1 a000 	ldrh.w	sl, [r1]
20005668:	f1ba 0200 	subs.w	r2, sl, #0
2000566c:	bf18      	it	ne
2000566e:	2201      	movne	r2, #1
20005670:	46d2      	mov	sl, sl
20005672:	f04f 0b00 	mov.w	fp, #0
20005676:	f7ff b8e7 	b.w	20004848 <_vfprintf_r+0x324>
2000567a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000567c:	f013 0f40 	tst.w	r3, #64	; 0x40
20005680:	f000 81cc 	beq.w	20005a1c <_vfprintf_r+0x14f8>
20005684:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005686:	2301      	movs	r3, #1
20005688:	1d01      	adds	r1, r0, #4
2000568a:	910b      	str	r1, [sp, #44]	; 0x2c
2000568c:	f8b0 a000 	ldrh.w	sl, [r0]
20005690:	f1ba 0200 	subs.w	r2, sl, #0
20005694:	bf18      	it	ne
20005696:	2201      	movne	r2, #1
20005698:	46d2      	mov	sl, sl
2000569a:	f04f 0b00 	mov.w	fp, #0
2000569e:	f7ff b8d3 	b.w	20004848 <_vfprintf_r+0x324>
200056a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200056a4:	f013 0f10 	tst.w	r3, #16
200056a8:	f000 81a4 	beq.w	200059f4 <_vfprintf_r+0x14d0>
200056ac:	980b      	ldr	r0, [sp, #44]	; 0x2c
200056ae:	9911      	ldr	r1, [sp, #68]	; 0x44
200056b0:	f100 0a04 	add.w	sl, r0, #4
200056b4:	6803      	ldr	r3, [r0, #0]
200056b6:	6019      	str	r1, [r3, #0]
200056b8:	f7fe bf9c 	b.w	200045f4 <_vfprintf_r+0xd0>
200056bc:	980b      	ldr	r0, [sp, #44]	; 0x2c
200056be:	1dc3      	adds	r3, r0, #7
200056c0:	f023 0307 	bic.w	r3, r3, #7
200056c4:	f103 0108 	add.w	r1, r3, #8
200056c8:	910b      	str	r1, [sp, #44]	; 0x2c
200056ca:	f8d3 8004 	ldr.w	r8, [r3, #4]
200056ce:	f8d3 a000 	ldr.w	sl, [r3]
200056d2:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
200056d6:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
200056da:	f7ff bb11 	b.w	20004d00 <_vfprintf_r+0x7dc>
200056de:	462a      	mov	r2, r5
200056e0:	4645      	mov	r5, r8
200056e2:	4690      	mov	r8, r2
200056e4:	605c      	str	r4, [r3, #4]
200056e6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200056ea:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200056ee:	3201      	adds	r2, #1
200056f0:	f8c3 8000 	str.w	r8, [r3]
200056f4:	1909      	adds	r1, r1, r4
200056f6:	2a07      	cmp	r2, #7
200056f8:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200056fc:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005700:	f300 82ea 	bgt.w	20005cd8 <_vfprintf_r+0x17b4>
20005704:	3308      	adds	r3, #8
20005706:	990a      	ldr	r1, [sp, #40]	; 0x28
20005708:	f011 0f01 	tst.w	r1, #1
2000570c:	f43f a9d1 	beq.w	20004ab2 <_vfprintf_r+0x58e>
20005710:	2201      	movs	r2, #1
20005712:	605a      	str	r2, [r3, #4]
20005714:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005718:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000571c:	3201      	adds	r2, #1
2000571e:	981d      	ldr	r0, [sp, #116]	; 0x74
20005720:	3101      	adds	r1, #1
20005722:	2a07      	cmp	r2, #7
20005724:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005728:	6018      	str	r0, [r3, #0]
2000572a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000572e:	f73f ad5b 	bgt.w	200051e8 <_vfprintf_r+0xcc4>
20005732:	3308      	adds	r3, #8
20005734:	f7ff b9bd 	b.w	20004ab2 <_vfprintf_r+0x58e>
20005738:	232d      	movs	r3, #45	; 0x2d
2000573a:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
2000573e:	f7ff baf2 	b.w	20004d26 <_vfprintf_r+0x802>
20005742:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005746:	4648      	mov	r0, r9
20005748:	4631      	mov	r1, r6
2000574a:	320c      	adds	r2, #12
2000574c:	f7fe fedc 	bl	20004508 <__sprint_r>
20005750:	2800      	cmp	r0, #0
20005752:	f47f a807 	bne.w	20004764 <_vfprintf_r+0x240>
20005756:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
2000575a:	3304      	adds	r3, #4
2000575c:	e456      	b.n	2000500c <_vfprintf_r+0xae8>
2000575e:	2301      	movs	r3, #1
20005760:	6063      	str	r3, [r4, #4]
20005762:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005766:	f649 2380 	movw	r3, #39552	; 0x9a80
2000576a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000576e:	6023      	str	r3, [r4, #0]
20005770:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20005774:	3201      	adds	r2, #1
20005776:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000577a:	3301      	adds	r3, #1
2000577c:	2a07      	cmp	r2, #7
2000577e:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20005782:	bfd8      	it	le
20005784:	f104 0308 	addle.w	r3, r4, #8
20005788:	f300 8187 	bgt.w	20005a9a <_vfprintf_r+0x1576>
2000578c:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20005790:	b93a      	cbnz	r2, 200057a2 <_vfprintf_r+0x127e>
20005792:	9a1a      	ldr	r2, [sp, #104]	; 0x68
20005794:	b92a      	cbnz	r2, 200057a2 <_vfprintf_r+0x127e>
20005796:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
2000579a:	f01c 0f01 	tst.w	ip, #1
2000579e:	f43f a988 	beq.w	20004ab2 <_vfprintf_r+0x58e>
200057a2:	2201      	movs	r2, #1
200057a4:	605a      	str	r2, [r3, #4]
200057a6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200057aa:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200057ae:	3201      	adds	r2, #1
200057b0:	981d      	ldr	r0, [sp, #116]	; 0x74
200057b2:	3101      	adds	r1, #1
200057b4:	2a07      	cmp	r2, #7
200057b6:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200057ba:	6018      	str	r0, [r3, #0]
200057bc:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200057c0:	f300 8179 	bgt.w	20005ab6 <_vfprintf_r+0x1592>
200057c4:	3308      	adds	r3, #8
200057c6:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
200057ca:	427f      	negs	r7, r7
200057cc:	2f00      	cmp	r7, #0
200057ce:	f340 81b3 	ble.w	20005b38 <_vfprintf_r+0x1614>
200057d2:	2f10      	cmp	r7, #16
200057d4:	f8df 8650 	ldr.w	r8, [pc, #1616]	; 20005e28 <_vfprintf_r+0x1904>
200057d8:	f340 81d2 	ble.w	20005b80 <_vfprintf_r+0x165c>
200057dc:	4642      	mov	r2, r8
200057de:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
200057e2:	46a8      	mov	r8, r5
200057e4:	2410      	movs	r4, #16
200057e6:	f10a 0a0c 	add.w	sl, sl, #12
200057ea:	4615      	mov	r5, r2
200057ec:	e003      	b.n	200057f6 <_vfprintf_r+0x12d2>
200057ee:	3f10      	subs	r7, #16
200057f0:	2f10      	cmp	r7, #16
200057f2:	f340 81c2 	ble.w	20005b7a <_vfprintf_r+0x1656>
200057f6:	605c      	str	r4, [r3, #4]
200057f8:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200057fc:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005800:	3201      	adds	r2, #1
20005802:	601d      	str	r5, [r3, #0]
20005804:	3110      	adds	r1, #16
20005806:	2a07      	cmp	r2, #7
20005808:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
2000580c:	f103 0308 	add.w	r3, r3, #8
20005810:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005814:	ddeb      	ble.n	200057ee <_vfprintf_r+0x12ca>
20005816:	4648      	mov	r0, r9
20005818:	4631      	mov	r1, r6
2000581a:	4652      	mov	r2, sl
2000581c:	f7fe fe74 	bl	20004508 <__sprint_r>
20005820:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005824:	3304      	adds	r3, #4
20005826:	2800      	cmp	r0, #0
20005828:	d0e1      	beq.n	200057ee <_vfprintf_r+0x12ca>
2000582a:	f7fe bf9b 	b.w	20004764 <_vfprintf_r+0x240>
2000582e:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005830:	1c6b      	adds	r3, r5, #1
20005832:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005834:	f042 0220 	orr.w	r2, r2, #32
20005838:	920a      	str	r2, [sp, #40]	; 0x28
2000583a:	786a      	ldrb	r2, [r5, #1]
2000583c:	910b      	str	r1, [sp, #44]	; 0x2c
2000583e:	f7fe bf1c 	b.w	2000467a <_vfprintf_r+0x156>
20005842:	4650      	mov	r0, sl
20005844:	4641      	mov	r1, r8
20005846:	f002 fff3 	bl	20008830 <__isnand>
2000584a:	2800      	cmp	r0, #0
2000584c:	f040 80ff 	bne.w	20005a4e <_vfprintf_r+0x152a>
20005850:	f1b7 3fff 	cmp.w	r7, #4294967295
20005854:	f000 8251 	beq.w	20005cfa <_vfprintf_r+0x17d6>
20005858:	9816      	ldr	r0, [sp, #88]	; 0x58
2000585a:	2867      	cmp	r0, #103	; 0x67
2000585c:	bf14      	ite	ne
2000585e:	2300      	movne	r3, #0
20005860:	2301      	moveq	r3, #1
20005862:	2847      	cmp	r0, #71	; 0x47
20005864:	bf08      	it	eq
20005866:	f043 0301 	orreq.w	r3, r3, #1
2000586a:	b113      	cbz	r3, 20005872 <_vfprintf_r+0x134e>
2000586c:	2f00      	cmp	r7, #0
2000586e:	bf08      	it	eq
20005870:	2701      	moveq	r7, #1
20005872:	f50d 60ab 	add.w	r0, sp, #1368	; 0x558
20005876:	4643      	mov	r3, r8
20005878:	4652      	mov	r2, sl
2000587a:	990a      	ldr	r1, [sp, #40]	; 0x28
2000587c:	e9c0 2300 	strd	r2, r3, [r0]
20005880:	f8dd 355c 	ldr.w	r3, [sp, #1372]	; 0x55c
20005884:	f441 7180 	orr.w	r1, r1, #256	; 0x100
20005888:	910a      	str	r1, [sp, #40]	; 0x28
2000588a:	2b00      	cmp	r3, #0
2000588c:	f2c0 8264 	blt.w	20005d58 <_vfprintf_r+0x1834>
20005890:	2100      	movs	r1, #0
20005892:	9117      	str	r1, [sp, #92]	; 0x5c
20005894:	9816      	ldr	r0, [sp, #88]	; 0x58
20005896:	2866      	cmp	r0, #102	; 0x66
20005898:	bf14      	ite	ne
2000589a:	2300      	movne	r3, #0
2000589c:	2301      	moveq	r3, #1
2000589e:	2846      	cmp	r0, #70	; 0x46
200058a0:	bf08      	it	eq
200058a2:	f043 0301 	orreq.w	r3, r3, #1
200058a6:	9310      	str	r3, [sp, #64]	; 0x40
200058a8:	2b00      	cmp	r3, #0
200058aa:	f000 81d1 	beq.w	20005c50 <_vfprintf_r+0x172c>
200058ae:	46bc      	mov	ip, r7
200058b0:	2303      	movs	r3, #3
200058b2:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
200058b6:	f50d 61ae 	add.w	r1, sp, #1392	; 0x570
200058ba:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
200058be:	4648      	mov	r0, r9
200058c0:	9300      	str	r3, [sp, #0]
200058c2:	9102      	str	r1, [sp, #8]
200058c4:	f50d 61ac 	add.w	r1, sp, #1376	; 0x560
200058c8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
200058cc:	310c      	adds	r1, #12
200058ce:	f8cd c004 	str.w	ip, [sp, #4]
200058d2:	9103      	str	r1, [sp, #12]
200058d4:	f50d 61ad 	add.w	r1, sp, #1384	; 0x568
200058d8:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
200058dc:	9104      	str	r1, [sp, #16]
200058de:	f000 fbc7 	bl	20006070 <_dtoa_r>
200058e2:	9a16      	ldr	r2, [sp, #88]	; 0x58
200058e4:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
200058e8:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
200058ec:	bf18      	it	ne
200058ee:	2301      	movne	r3, #1
200058f0:	2a47      	cmp	r2, #71	; 0x47
200058f2:	bf0c      	ite	eq
200058f4:	2300      	moveq	r3, #0
200058f6:	f003 0301 	andne.w	r3, r3, #1
200058fa:	9013      	str	r0, [sp, #76]	; 0x4c
200058fc:	b933      	cbnz	r3, 2000590c <_vfprintf_r+0x13e8>
200058fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005900:	f013 0f01 	tst.w	r3, #1
20005904:	bf08      	it	eq
20005906:	f8dd b568 	ldreq.w	fp, [sp, #1384]	; 0x568
2000590a:	d016      	beq.n	2000593a <_vfprintf_r+0x1416>
2000590c:	9813      	ldr	r0, [sp, #76]	; 0x4c
2000590e:	9910      	ldr	r1, [sp, #64]	; 0x40
20005910:	eb00 0b0c 	add.w	fp, r0, ip
20005914:	b131      	cbz	r1, 20005924 <_vfprintf_r+0x1400>
20005916:	7803      	ldrb	r3, [r0, #0]
20005918:	2b30      	cmp	r3, #48	; 0x30
2000591a:	f000 80da 	beq.w	20005ad2 <_vfprintf_r+0x15ae>
2000591e:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
20005922:	449b      	add	fp, r3
20005924:	4650      	mov	r0, sl
20005926:	2200      	movs	r2, #0
20005928:	2300      	movs	r3, #0
2000592a:	4641      	mov	r1, r8
2000592c:	f003 fb58 	bl	20008fe0 <__aeabi_dcmpeq>
20005930:	2800      	cmp	r0, #0
20005932:	f000 81c2 	beq.w	20005cba <_vfprintf_r+0x1796>
20005936:	f8cd b568 	str.w	fp, [sp, #1384]	; 0x568
2000593a:	9a16      	ldr	r2, [sp, #88]	; 0x58
2000593c:	9813      	ldr	r0, [sp, #76]	; 0x4c
2000593e:	2a67      	cmp	r2, #103	; 0x67
20005940:	bf14      	ite	ne
20005942:	2300      	movne	r3, #0
20005944:	2301      	moveq	r3, #1
20005946:	2a47      	cmp	r2, #71	; 0x47
20005948:	bf08      	it	eq
2000594a:	f043 0301 	orreq.w	r3, r3, #1
2000594e:	ebc0 000b 	rsb	r0, r0, fp
20005952:	901a      	str	r0, [sp, #104]	; 0x68
20005954:	2b00      	cmp	r3, #0
20005956:	f000 818a 	beq.w	20005c6e <_vfprintf_r+0x174a>
2000595a:	f8dd 1570 	ldr.w	r1, [sp, #1392]	; 0x570
2000595e:	f111 0f03 	cmn.w	r1, #3
20005962:	9110      	str	r1, [sp, #64]	; 0x40
20005964:	db02      	blt.n	2000596c <_vfprintf_r+0x1448>
20005966:	428f      	cmp	r7, r1
20005968:	f280 818c 	bge.w	20005c84 <_vfprintf_r+0x1760>
2000596c:	9a16      	ldr	r2, [sp, #88]	; 0x58
2000596e:	3a02      	subs	r2, #2
20005970:	9216      	str	r2, [sp, #88]	; 0x58
20005972:	9910      	ldr	r1, [sp, #64]	; 0x40
20005974:	9a16      	ldr	r2, [sp, #88]	; 0x58
20005976:	1e4b      	subs	r3, r1, #1
20005978:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
2000597c:	2b00      	cmp	r3, #0
2000597e:	f88d 2560 	strb.w	r2, [sp, #1376]	; 0x560
20005982:	f2c0 8234 	blt.w	20005dee <_vfprintf_r+0x18ca>
20005986:	222b      	movs	r2, #43	; 0x2b
20005988:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
2000598c:	2b09      	cmp	r3, #9
2000598e:	f300 81b6 	bgt.w	20005cfe <_vfprintf_r+0x17da>
20005992:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
20005996:	3330      	adds	r3, #48	; 0x30
20005998:	3204      	adds	r2, #4
2000599a:	f88d 3563 	strb.w	r3, [sp, #1379]	; 0x563
2000599e:	2330      	movs	r3, #48	; 0x30
200059a0:	f88d 3562 	strb.w	r3, [sp, #1378]	; 0x562
200059a4:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
200059a8:	981a      	ldr	r0, [sp, #104]	; 0x68
200059aa:	991a      	ldr	r1, [sp, #104]	; 0x68
200059ac:	1ad3      	subs	r3, r2, r3
200059ae:	1818      	adds	r0, r3, r0
200059b0:	931c      	str	r3, [sp, #112]	; 0x70
200059b2:	2901      	cmp	r1, #1
200059b4:	9010      	str	r0, [sp, #64]	; 0x40
200059b6:	f340 8210 	ble.w	20005dda <_vfprintf_r+0x18b6>
200059ba:	9810      	ldr	r0, [sp, #64]	; 0x40
200059bc:	3001      	adds	r0, #1
200059be:	9010      	str	r0, [sp, #64]	; 0x40
200059c0:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
200059c4:	910c      	str	r1, [sp, #48]	; 0x30
200059c6:	9817      	ldr	r0, [sp, #92]	; 0x5c
200059c8:	2800      	cmp	r0, #0
200059ca:	f000 816e 	beq.w	20005caa <_vfprintf_r+0x1786>
200059ce:	232d      	movs	r3, #45	; 0x2d
200059d0:	2100      	movs	r1, #0
200059d2:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
200059d6:	9117      	str	r1, [sp, #92]	; 0x5c
200059d8:	f7fe bf74 	b.w	200048c4 <_vfprintf_r+0x3a0>
200059dc:	9a10      	ldr	r2, [sp, #64]	; 0x40
200059de:	f04f 0c00 	mov.w	ip, #0
200059e2:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200059e6:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
200059ea:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
200059ee:	920c      	str	r2, [sp, #48]	; 0x30
200059f0:	f7fe bf67 	b.w	200048c2 <_vfprintf_r+0x39e>
200059f4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200059f6:	f012 0f40 	tst.w	r2, #64	; 0x40
200059fa:	bf17      	itett	ne
200059fc:	980b      	ldrne	r0, [sp, #44]	; 0x2c
200059fe:	9a0b      	ldreq	r2, [sp, #44]	; 0x2c
20005a00:	9911      	ldrne	r1, [sp, #68]	; 0x44
20005a02:	f100 0a04 	addne.w	sl, r0, #4
20005a06:	bf11      	iteee	ne
20005a08:	6803      	ldrne	r3, [r0, #0]
20005a0a:	f102 0a04 	addeq.w	sl, r2, #4
20005a0e:	6813      	ldreq	r3, [r2, #0]
20005a10:	9811      	ldreq	r0, [sp, #68]	; 0x44
20005a12:	bf14      	ite	ne
20005a14:	8019      	strhne	r1, [r3, #0]
20005a16:	6018      	streq	r0, [r3, #0]
20005a18:	f7fe bdec 	b.w	200045f4 <_vfprintf_r+0xd0>
20005a1c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20005a1e:	1d13      	adds	r3, r2, #4
20005a20:	930b      	str	r3, [sp, #44]	; 0x2c
20005a22:	6811      	ldr	r1, [r2, #0]
20005a24:	2301      	movs	r3, #1
20005a26:	1e0a      	subs	r2, r1, #0
20005a28:	bf18      	it	ne
20005a2a:	2201      	movne	r2, #1
20005a2c:	468a      	mov	sl, r1
20005a2e:	f04f 0b00 	mov.w	fp, #0
20005a32:	f7fe bf09 	b.w	20004848 <_vfprintf_r+0x324>
20005a36:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005a38:	1d02      	adds	r2, r0, #4
20005a3a:	920b      	str	r2, [sp, #44]	; 0x2c
20005a3c:	6801      	ldr	r1, [r0, #0]
20005a3e:	1e0a      	subs	r2, r1, #0
20005a40:	bf18      	it	ne
20005a42:	2201      	movne	r2, #1
20005a44:	468a      	mov	sl, r1
20005a46:	f04f 0b00 	mov.w	fp, #0
20005a4a:	f7fe befd 	b.w	20004848 <_vfprintf_r+0x324>
20005a4e:	f649 2260 	movw	r2, #39520	; 0x9a60
20005a52:	f649 235c 	movw	r3, #39516	; 0x9a5c
20005a56:	9916      	ldr	r1, [sp, #88]	; 0x58
20005a58:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005a5c:	f2c2 0200 	movt	r2, #8192	; 0x2000
20005a60:	2003      	movs	r0, #3
20005a62:	2947      	cmp	r1, #71	; 0x47
20005a64:	bfd8      	it	le
20005a66:	461a      	movle	r2, r3
20005a68:	9213      	str	r2, [sp, #76]	; 0x4c
20005a6a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005a6c:	900c      	str	r0, [sp, #48]	; 0x30
20005a6e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
20005a72:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
20005a76:	920a      	str	r2, [sp, #40]	; 0x28
20005a78:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20005a7c:	9010      	str	r0, [sp, #64]	; 0x40
20005a7e:	f7fe bf20 	b.w	200048c2 <_vfprintf_r+0x39e>
20005a82:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005a86:	4648      	mov	r0, r9
20005a88:	4631      	mov	r1, r6
20005a8a:	320c      	adds	r2, #12
20005a8c:	f7fe fd3c 	bl	20004508 <__sprint_r>
20005a90:	2800      	cmp	r0, #0
20005a92:	f47e ae67 	bne.w	20004764 <_vfprintf_r+0x240>
20005a96:	f7fe be62 	b.w	2000475e <_vfprintf_r+0x23a>
20005a9a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005a9e:	4648      	mov	r0, r9
20005aa0:	4631      	mov	r1, r6
20005aa2:	320c      	adds	r2, #12
20005aa4:	f7fe fd30 	bl	20004508 <__sprint_r>
20005aa8:	2800      	cmp	r0, #0
20005aaa:	f47e ae5b 	bne.w	20004764 <_vfprintf_r+0x240>
20005aae:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005ab2:	3304      	adds	r3, #4
20005ab4:	e66a      	b.n	2000578c <_vfprintf_r+0x1268>
20005ab6:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005aba:	4648      	mov	r0, r9
20005abc:	4631      	mov	r1, r6
20005abe:	320c      	adds	r2, #12
20005ac0:	f7fe fd22 	bl	20004508 <__sprint_r>
20005ac4:	2800      	cmp	r0, #0
20005ac6:	f47e ae4d 	bne.w	20004764 <_vfprintf_r+0x240>
20005aca:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005ace:	3304      	adds	r3, #4
20005ad0:	e679      	b.n	200057c6 <_vfprintf_r+0x12a2>
20005ad2:	4650      	mov	r0, sl
20005ad4:	2200      	movs	r2, #0
20005ad6:	2300      	movs	r3, #0
20005ad8:	4641      	mov	r1, r8
20005ada:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
20005ade:	f003 fa7f 	bl	20008fe0 <__aeabi_dcmpeq>
20005ae2:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
20005ae6:	2800      	cmp	r0, #0
20005ae8:	f47f af19 	bne.w	2000591e <_vfprintf_r+0x13fa>
20005aec:	f1cc 0301 	rsb	r3, ip, #1
20005af0:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
20005af4:	e715      	b.n	20005922 <_vfprintf_r+0x13fe>
20005af6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20005af8:	4252      	negs	r2, r2
20005afa:	920f      	str	r2, [sp, #60]	; 0x3c
20005afc:	f7ff b887 	b.w	20004c0e <_vfprintf_r+0x6ea>
20005b00:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005b04:	4648      	mov	r0, r9
20005b06:	4631      	mov	r1, r6
20005b08:	320c      	adds	r2, #12
20005b0a:	f7fe fcfd 	bl	20004508 <__sprint_r>
20005b0e:	2800      	cmp	r0, #0
20005b10:	f47e ae28 	bne.w	20004764 <_vfprintf_r+0x240>
20005b14:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005b18:	3304      	adds	r3, #4
20005b1a:	f7ff ba93 	b.w	20005044 <_vfprintf_r+0xb20>
20005b1e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005b22:	4648      	mov	r0, r9
20005b24:	4631      	mov	r1, r6
20005b26:	320c      	adds	r2, #12
20005b28:	f7fe fcee 	bl	20004508 <__sprint_r>
20005b2c:	2800      	cmp	r0, #0
20005b2e:	f47e ae19 	bne.w	20004764 <_vfprintf_r+0x240>
20005b32:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005b36:	3304      	adds	r3, #4
20005b38:	991a      	ldr	r1, [sp, #104]	; 0x68
20005b3a:	9813      	ldr	r0, [sp, #76]	; 0x4c
20005b3c:	6059      	str	r1, [r3, #4]
20005b3e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005b42:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005b46:	6018      	str	r0, [r3, #0]
20005b48:	3201      	adds	r2, #1
20005b4a:	981a      	ldr	r0, [sp, #104]	; 0x68
20005b4c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005b50:	1809      	adds	r1, r1, r0
20005b52:	2a07      	cmp	r2, #7
20005b54:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005b58:	f73f ab46 	bgt.w	200051e8 <_vfprintf_r+0xcc4>
20005b5c:	3308      	adds	r3, #8
20005b5e:	f7fe bfa8 	b.w	20004ab2 <_vfprintf_r+0x58e>
20005b62:	2100      	movs	r1, #0
20005b64:	9117      	str	r1, [sp, #92]	; 0x5c
20005b66:	f7fe fc9f 	bl	200044a8 <strlen>
20005b6a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20005b6e:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20005b72:	9010      	str	r0, [sp, #64]	; 0x40
20005b74:	920c      	str	r2, [sp, #48]	; 0x30
20005b76:	f7fe bea4 	b.w	200048c2 <_vfprintf_r+0x39e>
20005b7a:	462a      	mov	r2, r5
20005b7c:	4645      	mov	r5, r8
20005b7e:	4690      	mov	r8, r2
20005b80:	605f      	str	r7, [r3, #4]
20005b82:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005b86:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005b8a:	3201      	adds	r2, #1
20005b8c:	f8c3 8000 	str.w	r8, [r3]
20005b90:	19c9      	adds	r1, r1, r7
20005b92:	2a07      	cmp	r2, #7
20005b94:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005b98:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005b9c:	dcbf      	bgt.n	20005b1e <_vfprintf_r+0x15fa>
20005b9e:	3308      	adds	r3, #8
20005ba0:	e7ca      	b.n	20005b38 <_vfprintf_r+0x1614>
20005ba2:	9a18      	ldr	r2, [sp, #96]	; 0x60
20005ba4:	9913      	ldr	r1, [sp, #76]	; 0x4c
20005ba6:	1a51      	subs	r1, r2, r1
20005ba8:	9110      	str	r1, [sp, #64]	; 0x40
20005baa:	f7fe be82 	b.w	200048b2 <_vfprintf_r+0x38e>
20005bae:	4648      	mov	r0, r9
20005bb0:	4631      	mov	r1, r6
20005bb2:	f000 f949 	bl	20005e48 <__swsetup_r>
20005bb6:	2800      	cmp	r0, #0
20005bb8:	f47e add8 	bne.w	2000476c <_vfprintf_r+0x248>
20005bbc:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
20005bc0:	fa1f f38c 	uxth.w	r3, ip
20005bc4:	f7fe bcf6 	b.w	200045b4 <_vfprintf_r+0x90>
20005bc8:	2f06      	cmp	r7, #6
20005bca:	bf28      	it	cs
20005bcc:	2706      	movcs	r7, #6
20005bce:	f649 2178 	movw	r1, #39544	; 0x9a78
20005bd2:	f2c2 0100 	movt	r1, #8192	; 0x2000
20005bd6:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
20005bda:	9710      	str	r7, [sp, #64]	; 0x40
20005bdc:	9113      	str	r1, [sp, #76]	; 0x4c
20005bde:	920c      	str	r2, [sp, #48]	; 0x30
20005be0:	f7fe bfe8 	b.w	20004bb4 <_vfprintf_r+0x690>
20005be4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005be8:	4648      	mov	r0, r9
20005bea:	4631      	mov	r1, r6
20005bec:	320c      	adds	r2, #12
20005bee:	f7fe fc8b 	bl	20004508 <__sprint_r>
20005bf2:	2800      	cmp	r0, #0
20005bf4:	f47e adb6 	bne.w	20004764 <_vfprintf_r+0x240>
20005bf8:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005bfc:	3304      	adds	r3, #4
20005bfe:	f7ff bbc8 	b.w	20005392 <_vfprintf_r+0xe6e>
20005c02:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005c06:	4648      	mov	r0, r9
20005c08:	4631      	mov	r1, r6
20005c0a:	320c      	adds	r2, #12
20005c0c:	f7fe fc7c 	bl	20004508 <__sprint_r>
20005c10:	2800      	cmp	r0, #0
20005c12:	f47e ada7 	bne.w	20004764 <_vfprintf_r+0x240>
20005c16:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005c1a:	3304      	adds	r3, #4
20005c1c:	f7ff bace 	b.w	200051bc <_vfprintf_r+0xc98>
20005c20:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005c24:	4648      	mov	r0, r9
20005c26:	4631      	mov	r1, r6
20005c28:	320c      	adds	r2, #12
20005c2a:	f7fe fc6d 	bl	20004508 <__sprint_r>
20005c2e:	2800      	cmp	r0, #0
20005c30:	f47e ad98 	bne.w	20004764 <_vfprintf_r+0x240>
20005c34:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005c38:	3404      	adds	r4, #4
20005c3a:	f7ff baa9 	b.w	20005190 <_vfprintf_r+0xc6c>
20005c3e:	9710      	str	r7, [sp, #64]	; 0x40
20005c40:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
20005c44:	9017      	str	r0, [sp, #92]	; 0x5c
20005c46:	970c      	str	r7, [sp, #48]	; 0x30
20005c48:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20005c4c:	f7fe be39 	b.w	200048c2 <_vfprintf_r+0x39e>
20005c50:	9916      	ldr	r1, [sp, #88]	; 0x58
20005c52:	2965      	cmp	r1, #101	; 0x65
20005c54:	bf14      	ite	ne
20005c56:	2300      	movne	r3, #0
20005c58:	2301      	moveq	r3, #1
20005c5a:	2945      	cmp	r1, #69	; 0x45
20005c5c:	bf08      	it	eq
20005c5e:	f043 0301 	orreq.w	r3, r3, #1
20005c62:	2b00      	cmp	r3, #0
20005c64:	d046      	beq.n	20005cf4 <_vfprintf_r+0x17d0>
20005c66:	f107 0c01 	add.w	ip, r7, #1
20005c6a:	2302      	movs	r3, #2
20005c6c:	e621      	b.n	200058b2 <_vfprintf_r+0x138e>
20005c6e:	9b16      	ldr	r3, [sp, #88]	; 0x58
20005c70:	2b65      	cmp	r3, #101	; 0x65
20005c72:	dd76      	ble.n	20005d62 <_vfprintf_r+0x183e>
20005c74:	9a16      	ldr	r2, [sp, #88]	; 0x58
20005c76:	2a66      	cmp	r2, #102	; 0x66
20005c78:	bf1c      	itt	ne
20005c7a:	f8dd 3570 	ldrne.w	r3, [sp, #1392]	; 0x570
20005c7e:	9310      	strne	r3, [sp, #64]	; 0x40
20005c80:	f000 8083 	beq.w	20005d8a <_vfprintf_r+0x1866>
20005c84:	9b1a      	ldr	r3, [sp, #104]	; 0x68
20005c86:	9810      	ldr	r0, [sp, #64]	; 0x40
20005c88:	4283      	cmp	r3, r0
20005c8a:	dc6e      	bgt.n	20005d6a <_vfprintf_r+0x1846>
20005c8c:	990a      	ldr	r1, [sp, #40]	; 0x28
20005c8e:	f011 0f01 	tst.w	r1, #1
20005c92:	f040 808e 	bne.w	20005db2 <_vfprintf_r+0x188e>
20005c96:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20005c9a:	2367      	movs	r3, #103	; 0x67
20005c9c:	920c      	str	r2, [sp, #48]	; 0x30
20005c9e:	9316      	str	r3, [sp, #88]	; 0x58
20005ca0:	e691      	b.n	200059c6 <_vfprintf_r+0x14a2>
20005ca2:	2700      	movs	r7, #0
20005ca4:	461d      	mov	r5, r3
20005ca6:	f7fe bce9 	b.w	2000467c <_vfprintf_r+0x158>
20005caa:	9910      	ldr	r1, [sp, #64]	; 0x40
20005cac:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20005cb0:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
20005cb4:	910c      	str	r1, [sp, #48]	; 0x30
20005cb6:	f7fe be04 	b.w	200048c2 <_vfprintf_r+0x39e>
20005cba:	f8dd 3568 	ldr.w	r3, [sp, #1384]	; 0x568
20005cbe:	459b      	cmp	fp, r3
20005cc0:	bf98      	it	ls
20005cc2:	469b      	movls	fp, r3
20005cc4:	f67f ae39 	bls.w	2000593a <_vfprintf_r+0x1416>
20005cc8:	2230      	movs	r2, #48	; 0x30
20005cca:	f803 2b01 	strb.w	r2, [r3], #1
20005cce:	459b      	cmp	fp, r3
20005cd0:	f8cd 3568 	str.w	r3, [sp, #1384]	; 0x568
20005cd4:	d8f9      	bhi.n	20005cca <_vfprintf_r+0x17a6>
20005cd6:	e630      	b.n	2000593a <_vfprintf_r+0x1416>
20005cd8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005cdc:	4648      	mov	r0, r9
20005cde:	4631      	mov	r1, r6
20005ce0:	320c      	adds	r2, #12
20005ce2:	f7fe fc11 	bl	20004508 <__sprint_r>
20005ce6:	2800      	cmp	r0, #0
20005ce8:	f47e ad3c 	bne.w	20004764 <_vfprintf_r+0x240>
20005cec:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005cf0:	3304      	adds	r3, #4
20005cf2:	e508      	b.n	20005706 <_vfprintf_r+0x11e2>
20005cf4:	46bc      	mov	ip, r7
20005cf6:	3302      	adds	r3, #2
20005cf8:	e5db      	b.n	200058b2 <_vfprintf_r+0x138e>
20005cfa:	3707      	adds	r7, #7
20005cfc:	e5b9      	b.n	20005872 <_vfprintf_r+0x134e>
20005cfe:	f246 6c67 	movw	ip, #26215	; 0x6667
20005d02:	f50d 6190 	add.w	r1, sp, #1152	; 0x480
20005d06:	3103      	adds	r1, #3
20005d08:	f2c6 6c66 	movt	ip, #26214	; 0x6666
20005d0c:	fb8c 2003 	smull	r2, r0, ip, r3
20005d10:	17da      	asrs	r2, r3, #31
20005d12:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
20005d16:	eb02 0082 	add.w	r0, r2, r2, lsl #2
20005d1a:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
20005d1e:	4613      	mov	r3, r2
20005d20:	3030      	adds	r0, #48	; 0x30
20005d22:	2a09      	cmp	r2, #9
20005d24:	f801 0d01 	strb.w	r0, [r1, #-1]!
20005d28:	dcf0      	bgt.n	20005d0c <_vfprintf_r+0x17e8>
20005d2a:	3330      	adds	r3, #48	; 0x30
20005d2c:	1e48      	subs	r0, r1, #1
20005d2e:	b2da      	uxtb	r2, r3
20005d30:	f801 2c01 	strb.w	r2, [r1, #-1]
20005d34:	9b07      	ldr	r3, [sp, #28]
20005d36:	4283      	cmp	r3, r0
20005d38:	d96a      	bls.n	20005e10 <_vfprintf_r+0x18ec>
20005d3a:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
20005d3e:	3303      	adds	r3, #3
20005d40:	e001      	b.n	20005d46 <_vfprintf_r+0x1822>
20005d42:	f811 2b01 	ldrb.w	r2, [r1], #1
20005d46:	f803 2c01 	strb.w	r2, [r3, #-1]
20005d4a:	461a      	mov	r2, r3
20005d4c:	f8dd c01c 	ldr.w	ip, [sp, #28]
20005d50:	3301      	adds	r3, #1
20005d52:	458c      	cmp	ip, r1
20005d54:	d8f5      	bhi.n	20005d42 <_vfprintf_r+0x181e>
20005d56:	e625      	b.n	200059a4 <_vfprintf_r+0x1480>
20005d58:	222d      	movs	r2, #45	; 0x2d
20005d5a:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
20005d5e:	9217      	str	r2, [sp, #92]	; 0x5c
20005d60:	e598      	b.n	20005894 <_vfprintf_r+0x1370>
20005d62:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
20005d66:	9010      	str	r0, [sp, #64]	; 0x40
20005d68:	e603      	b.n	20005972 <_vfprintf_r+0x144e>
20005d6a:	9b10      	ldr	r3, [sp, #64]	; 0x40
20005d6c:	991a      	ldr	r1, [sp, #104]	; 0x68
20005d6e:	2b00      	cmp	r3, #0
20005d70:	bfda      	itte	le
20005d72:	9810      	ldrle	r0, [sp, #64]	; 0x40
20005d74:	f1c0 0302 	rsble	r3, r0, #2
20005d78:	2301      	movgt	r3, #1
20005d7a:	185b      	adds	r3, r3, r1
20005d7c:	2267      	movs	r2, #103	; 0x67
20005d7e:	9310      	str	r3, [sp, #64]	; 0x40
20005d80:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
20005d84:	9216      	str	r2, [sp, #88]	; 0x58
20005d86:	930c      	str	r3, [sp, #48]	; 0x30
20005d88:	e61d      	b.n	200059c6 <_vfprintf_r+0x14a2>
20005d8a:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
20005d8e:	2800      	cmp	r0, #0
20005d90:	9010      	str	r0, [sp, #64]	; 0x40
20005d92:	dd31      	ble.n	20005df8 <_vfprintf_r+0x18d4>
20005d94:	b91f      	cbnz	r7, 20005d9e <_vfprintf_r+0x187a>
20005d96:	990a      	ldr	r1, [sp, #40]	; 0x28
20005d98:	f011 0f01 	tst.w	r1, #1
20005d9c:	d00e      	beq.n	20005dbc <_vfprintf_r+0x1898>
20005d9e:	9810      	ldr	r0, [sp, #64]	; 0x40
20005da0:	2166      	movs	r1, #102	; 0x66
20005da2:	9116      	str	r1, [sp, #88]	; 0x58
20005da4:	1c43      	adds	r3, r0, #1
20005da6:	19db      	adds	r3, r3, r7
20005da8:	9310      	str	r3, [sp, #64]	; 0x40
20005daa:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
20005dae:	920c      	str	r2, [sp, #48]	; 0x30
20005db0:	e609      	b.n	200059c6 <_vfprintf_r+0x14a2>
20005db2:	9810      	ldr	r0, [sp, #64]	; 0x40
20005db4:	2167      	movs	r1, #103	; 0x67
20005db6:	9116      	str	r1, [sp, #88]	; 0x58
20005db8:	3001      	adds	r0, #1
20005dba:	9010      	str	r0, [sp, #64]	; 0x40
20005dbc:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20005dc0:	920c      	str	r2, [sp, #48]	; 0x30
20005dc2:	e600      	b.n	200059c6 <_vfprintf_r+0x14a2>
20005dc4:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005dc6:	781a      	ldrb	r2, [r3, #0]
20005dc8:	680f      	ldr	r7, [r1, #0]
20005dca:	3104      	adds	r1, #4
20005dcc:	910b      	str	r1, [sp, #44]	; 0x2c
20005dce:	2f00      	cmp	r7, #0
20005dd0:	bfb8      	it	lt
20005dd2:	f04f 37ff 	movlt.w	r7, #4294967295
20005dd6:	f7fe bc50 	b.w	2000467a <_vfprintf_r+0x156>
20005dda:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005ddc:	f012 0f01 	tst.w	r2, #1
20005de0:	bf04      	itt	eq
20005de2:	ea20 73e0 	biceq.w	r3, r0, r0, asr #31
20005de6:	930c      	streq	r3, [sp, #48]	; 0x30
20005de8:	f43f aded 	beq.w	200059c6 <_vfprintf_r+0x14a2>
20005dec:	e5e5      	b.n	200059ba <_vfprintf_r+0x1496>
20005dee:	222d      	movs	r2, #45	; 0x2d
20005df0:	425b      	negs	r3, r3
20005df2:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
20005df6:	e5c9      	b.n	2000598c <_vfprintf_r+0x1468>
20005df8:	b977      	cbnz	r7, 20005e18 <_vfprintf_r+0x18f4>
20005dfa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005dfc:	f013 0f01 	tst.w	r3, #1
20005e00:	d10a      	bne.n	20005e18 <_vfprintf_r+0x18f4>
20005e02:	f04f 0c01 	mov.w	ip, #1
20005e06:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
20005e0a:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
20005e0e:	e5da      	b.n	200059c6 <_vfprintf_r+0x14a2>
20005e10:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
20005e14:	3202      	adds	r2, #2
20005e16:	e5c5      	b.n	200059a4 <_vfprintf_r+0x1480>
20005e18:	3702      	adds	r7, #2
20005e1a:	2166      	movs	r1, #102	; 0x66
20005e1c:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
20005e20:	9710      	str	r7, [sp, #64]	; 0x40
20005e22:	9116      	str	r1, [sp, #88]	; 0x58
20005e24:	920c      	str	r2, [sp, #48]	; 0x30
20005e26:	e5ce      	b.n	200059c6 <_vfprintf_r+0x14a2>
20005e28:	20009a30 	.word	0x20009a30

20005e2c <vfprintf>:
20005e2c:	b410      	push	{r4}
20005e2e:	f649 44b4 	movw	r4, #40116	; 0x9cb4
20005e32:	f2c2 0400 	movt	r4, #8192	; 0x2000
20005e36:	468c      	mov	ip, r1
20005e38:	4613      	mov	r3, r2
20005e3a:	4601      	mov	r1, r0
20005e3c:	4662      	mov	r2, ip
20005e3e:	6820      	ldr	r0, [r4, #0]
20005e40:	bc10      	pop	{r4}
20005e42:	f7fe bb6f 	b.w	20004524 <_vfprintf_r>
20005e46:	bf00      	nop

20005e48 <__swsetup_r>:
20005e48:	b570      	push	{r4, r5, r6, lr}
20005e4a:	f649 45b4 	movw	r5, #40116	; 0x9cb4
20005e4e:	f2c2 0500 	movt	r5, #8192	; 0x2000
20005e52:	4606      	mov	r6, r0
20005e54:	460c      	mov	r4, r1
20005e56:	6828      	ldr	r0, [r5, #0]
20005e58:	b110      	cbz	r0, 20005e60 <__swsetup_r+0x18>
20005e5a:	6983      	ldr	r3, [r0, #24]
20005e5c:	2b00      	cmp	r3, #0
20005e5e:	d036      	beq.n	20005ece <__swsetup_r+0x86>
20005e60:	f649 2394 	movw	r3, #39572	; 0x9a94
20005e64:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005e68:	429c      	cmp	r4, r3
20005e6a:	d038      	beq.n	20005ede <__swsetup_r+0x96>
20005e6c:	f649 23b4 	movw	r3, #39604	; 0x9ab4
20005e70:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005e74:	429c      	cmp	r4, r3
20005e76:	d041      	beq.n	20005efc <__swsetup_r+0xb4>
20005e78:	f649 23d4 	movw	r3, #39636	; 0x9ad4
20005e7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005e80:	429c      	cmp	r4, r3
20005e82:	bf04      	itt	eq
20005e84:	682b      	ldreq	r3, [r5, #0]
20005e86:	68dc      	ldreq	r4, [r3, #12]
20005e88:	89a2      	ldrh	r2, [r4, #12]
20005e8a:	4611      	mov	r1, r2
20005e8c:	b293      	uxth	r3, r2
20005e8e:	f013 0f08 	tst.w	r3, #8
20005e92:	4618      	mov	r0, r3
20005e94:	bf18      	it	ne
20005e96:	6922      	ldrne	r2, [r4, #16]
20005e98:	d033      	beq.n	20005f02 <__swsetup_r+0xba>
20005e9a:	b31a      	cbz	r2, 20005ee4 <__swsetup_r+0x9c>
20005e9c:	f013 0101 	ands.w	r1, r3, #1
20005ea0:	d007      	beq.n	20005eb2 <__swsetup_r+0x6a>
20005ea2:	6963      	ldr	r3, [r4, #20]
20005ea4:	2100      	movs	r1, #0
20005ea6:	60a1      	str	r1, [r4, #8]
20005ea8:	425b      	negs	r3, r3
20005eaa:	61a3      	str	r3, [r4, #24]
20005eac:	b142      	cbz	r2, 20005ec0 <__swsetup_r+0x78>
20005eae:	2000      	movs	r0, #0
20005eb0:	bd70      	pop	{r4, r5, r6, pc}
20005eb2:	f013 0f02 	tst.w	r3, #2
20005eb6:	bf08      	it	eq
20005eb8:	6961      	ldreq	r1, [r4, #20]
20005eba:	60a1      	str	r1, [r4, #8]
20005ebc:	2a00      	cmp	r2, #0
20005ebe:	d1f6      	bne.n	20005eae <__swsetup_r+0x66>
20005ec0:	89a3      	ldrh	r3, [r4, #12]
20005ec2:	f013 0f80 	tst.w	r3, #128	; 0x80
20005ec6:	d0f2      	beq.n	20005eae <__swsetup_r+0x66>
20005ec8:	f04f 30ff 	mov.w	r0, #4294967295
20005ecc:	bd70      	pop	{r4, r5, r6, pc}
20005ece:	f001 f98b 	bl	200071e8 <__sinit>
20005ed2:	f649 2394 	movw	r3, #39572	; 0x9a94
20005ed6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005eda:	429c      	cmp	r4, r3
20005edc:	d1c6      	bne.n	20005e6c <__swsetup_r+0x24>
20005ede:	682b      	ldr	r3, [r5, #0]
20005ee0:	685c      	ldr	r4, [r3, #4]
20005ee2:	e7d1      	b.n	20005e88 <__swsetup_r+0x40>
20005ee4:	f403 7120 	and.w	r1, r3, #640	; 0x280
20005ee8:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
20005eec:	d0d6      	beq.n	20005e9c <__swsetup_r+0x54>
20005eee:	4630      	mov	r0, r6
20005ef0:	4621      	mov	r1, r4
20005ef2:	f001 fd01 	bl	200078f8 <__smakebuf_r>
20005ef6:	89a3      	ldrh	r3, [r4, #12]
20005ef8:	6922      	ldr	r2, [r4, #16]
20005efa:	e7cf      	b.n	20005e9c <__swsetup_r+0x54>
20005efc:	682b      	ldr	r3, [r5, #0]
20005efe:	689c      	ldr	r4, [r3, #8]
20005f00:	e7c2      	b.n	20005e88 <__swsetup_r+0x40>
20005f02:	f013 0f10 	tst.w	r3, #16
20005f06:	d0df      	beq.n	20005ec8 <__swsetup_r+0x80>
20005f08:	f013 0f04 	tst.w	r3, #4
20005f0c:	bf08      	it	eq
20005f0e:	6922      	ldreq	r2, [r4, #16]
20005f10:	d017      	beq.n	20005f42 <__swsetup_r+0xfa>
20005f12:	6b61      	ldr	r1, [r4, #52]	; 0x34
20005f14:	b151      	cbz	r1, 20005f2c <__swsetup_r+0xe4>
20005f16:	f104 0344 	add.w	r3, r4, #68	; 0x44
20005f1a:	4299      	cmp	r1, r3
20005f1c:	d003      	beq.n	20005f26 <__swsetup_r+0xde>
20005f1e:	4630      	mov	r0, r6
20005f20:	f001 f9e6 	bl	200072f0 <_free_r>
20005f24:	89a2      	ldrh	r2, [r4, #12]
20005f26:	b290      	uxth	r0, r2
20005f28:	2300      	movs	r3, #0
20005f2a:	6363      	str	r3, [r4, #52]	; 0x34
20005f2c:	6922      	ldr	r2, [r4, #16]
20005f2e:	f64f 71db 	movw	r1, #65499	; 0xffdb
20005f32:	f2c0 0100 	movt	r1, #0
20005f36:	2300      	movs	r3, #0
20005f38:	ea00 0101 	and.w	r1, r0, r1
20005f3c:	6063      	str	r3, [r4, #4]
20005f3e:	81a1      	strh	r1, [r4, #12]
20005f40:	6022      	str	r2, [r4, #0]
20005f42:	f041 0308 	orr.w	r3, r1, #8
20005f46:	81a3      	strh	r3, [r4, #12]
20005f48:	b29b      	uxth	r3, r3
20005f4a:	e7a6      	b.n	20005e9a <__swsetup_r+0x52>
20005f4c:	0000      	lsls	r0, r0, #0
	...

20005f50 <quorem>:
20005f50:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
20005f54:	6903      	ldr	r3, [r0, #16]
20005f56:	690e      	ldr	r6, [r1, #16]
20005f58:	4682      	mov	sl, r0
20005f5a:	4689      	mov	r9, r1
20005f5c:	429e      	cmp	r6, r3
20005f5e:	f300 8083 	bgt.w	20006068 <quorem+0x118>
20005f62:	1cf2      	adds	r2, r6, #3
20005f64:	f101 0514 	add.w	r5, r1, #20
20005f68:	f100 0414 	add.w	r4, r0, #20
20005f6c:	3e01      	subs	r6, #1
20005f6e:	0092      	lsls	r2, r2, #2
20005f70:	188b      	adds	r3, r1, r2
20005f72:	1812      	adds	r2, r2, r0
20005f74:	f103 0804 	add.w	r8, r3, #4
20005f78:	6859      	ldr	r1, [r3, #4]
20005f7a:	6850      	ldr	r0, [r2, #4]
20005f7c:	3101      	adds	r1, #1
20005f7e:	f002 fe9b 	bl	20008cb8 <__aeabi_uidiv>
20005f82:	4607      	mov	r7, r0
20005f84:	2800      	cmp	r0, #0
20005f86:	d039      	beq.n	20005ffc <quorem+0xac>
20005f88:	2300      	movs	r3, #0
20005f8a:	469c      	mov	ip, r3
20005f8c:	461a      	mov	r2, r3
20005f8e:	58e9      	ldr	r1, [r5, r3]
20005f90:	58e0      	ldr	r0, [r4, r3]
20005f92:	fa1f fe81 	uxth.w	lr, r1
20005f96:	ea4f 4b11 	mov.w	fp, r1, lsr #16
20005f9a:	b281      	uxth	r1, r0
20005f9c:	fb0e ce07 	mla	lr, lr, r7, ip
20005fa0:	1851      	adds	r1, r2, r1
20005fa2:	fb0b fc07 	mul.w	ip, fp, r7
20005fa6:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
20005faa:	fa1f fe8e 	uxth.w	lr, lr
20005fae:	ebce 0101 	rsb	r1, lr, r1
20005fb2:	fa1f f28c 	uxth.w	r2, ip
20005fb6:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
20005fba:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
20005fbe:	fa1f fe81 	uxth.w	lr, r1
20005fc2:	eb02 4221 	add.w	r2, r2, r1, asr #16
20005fc6:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
20005fca:	50e1      	str	r1, [r4, r3]
20005fcc:	3304      	adds	r3, #4
20005fce:	1412      	asrs	r2, r2, #16
20005fd0:	1959      	adds	r1, r3, r5
20005fd2:	4588      	cmp	r8, r1
20005fd4:	d2db      	bcs.n	20005f8e <quorem+0x3e>
20005fd6:	1d32      	adds	r2, r6, #4
20005fd8:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
20005fdc:	6859      	ldr	r1, [r3, #4]
20005fde:	b969      	cbnz	r1, 20005ffc <quorem+0xac>
20005fe0:	429c      	cmp	r4, r3
20005fe2:	d209      	bcs.n	20005ff8 <quorem+0xa8>
20005fe4:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
20005fe8:	b112      	cbz	r2, 20005ff0 <quorem+0xa0>
20005fea:	e005      	b.n	20005ff8 <quorem+0xa8>
20005fec:	681a      	ldr	r2, [r3, #0]
20005fee:	b91a      	cbnz	r2, 20005ff8 <quorem+0xa8>
20005ff0:	3b04      	subs	r3, #4
20005ff2:	3e01      	subs	r6, #1
20005ff4:	429c      	cmp	r4, r3
20005ff6:	d3f9      	bcc.n	20005fec <quorem+0x9c>
20005ff8:	f8ca 6010 	str.w	r6, [sl, #16]
20005ffc:	4649      	mov	r1, r9
20005ffe:	4650      	mov	r0, sl
20006000:	f001 fdd0 	bl	20007ba4 <__mcmp>
20006004:	2800      	cmp	r0, #0
20006006:	db2c      	blt.n	20006062 <quorem+0x112>
20006008:	2300      	movs	r3, #0
2000600a:	3701      	adds	r7, #1
2000600c:	469c      	mov	ip, r3
2000600e:	58ea      	ldr	r2, [r5, r3]
20006010:	58e0      	ldr	r0, [r4, r3]
20006012:	b291      	uxth	r1, r2
20006014:	0c12      	lsrs	r2, r2, #16
20006016:	fa1f f980 	uxth.w	r9, r0
2000601a:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
2000601e:	ebc1 0109 	rsb	r1, r1, r9
20006022:	4461      	add	r1, ip
20006024:	eb02 4221 	add.w	r2, r2, r1, asr #16
20006028:	b289      	uxth	r1, r1
2000602a:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
2000602e:	50e1      	str	r1, [r4, r3]
20006030:	3304      	adds	r3, #4
20006032:	ea4f 4c22 	mov.w	ip, r2, asr #16
20006036:	195a      	adds	r2, r3, r5
20006038:	4590      	cmp	r8, r2
2000603a:	d2e8      	bcs.n	2000600e <quorem+0xbe>
2000603c:	1d32      	adds	r2, r6, #4
2000603e:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
20006042:	6859      	ldr	r1, [r3, #4]
20006044:	b969      	cbnz	r1, 20006062 <quorem+0x112>
20006046:	429c      	cmp	r4, r3
20006048:	d209      	bcs.n	2000605e <quorem+0x10e>
2000604a:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
2000604e:	b112      	cbz	r2, 20006056 <quorem+0x106>
20006050:	e005      	b.n	2000605e <quorem+0x10e>
20006052:	681a      	ldr	r2, [r3, #0]
20006054:	b91a      	cbnz	r2, 2000605e <quorem+0x10e>
20006056:	3b04      	subs	r3, #4
20006058:	3e01      	subs	r6, #1
2000605a:	429c      	cmp	r4, r3
2000605c:	d3f9      	bcc.n	20006052 <quorem+0x102>
2000605e:	f8ca 6010 	str.w	r6, [sl, #16]
20006062:	4638      	mov	r0, r7
20006064:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20006068:	2000      	movs	r0, #0
2000606a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000606e:	bf00      	nop

20006070 <_dtoa_r>:
20006070:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20006074:	6a46      	ldr	r6, [r0, #36]	; 0x24
20006076:	b0a1      	sub	sp, #132	; 0x84
20006078:	4604      	mov	r4, r0
2000607a:	4690      	mov	r8, r2
2000607c:	4699      	mov	r9, r3
2000607e:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
20006080:	2e00      	cmp	r6, #0
20006082:	f000 8423 	beq.w	200068cc <_dtoa_r+0x85c>
20006086:	6832      	ldr	r2, [r6, #0]
20006088:	b182      	cbz	r2, 200060ac <_dtoa_r+0x3c>
2000608a:	6a61      	ldr	r1, [r4, #36]	; 0x24
2000608c:	f04f 0c01 	mov.w	ip, #1
20006090:	6876      	ldr	r6, [r6, #4]
20006092:	4620      	mov	r0, r4
20006094:	680b      	ldr	r3, [r1, #0]
20006096:	6056      	str	r6, [r2, #4]
20006098:	684a      	ldr	r2, [r1, #4]
2000609a:	4619      	mov	r1, r3
2000609c:	fa0c f202 	lsl.w	r2, ip, r2
200060a0:	609a      	str	r2, [r3, #8]
200060a2:	f001 feb9 	bl	20007e18 <_Bfree>
200060a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
200060a8:	2200      	movs	r2, #0
200060aa:	601a      	str	r2, [r3, #0]
200060ac:	f1b9 0600 	subs.w	r6, r9, #0
200060b0:	db38      	blt.n	20006124 <_dtoa_r+0xb4>
200060b2:	2300      	movs	r3, #0
200060b4:	602b      	str	r3, [r5, #0]
200060b6:	f240 0300 	movw	r3, #0
200060ba:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
200060be:	461a      	mov	r2, r3
200060c0:	ea06 0303 	and.w	r3, r6, r3
200060c4:	4293      	cmp	r3, r2
200060c6:	d017      	beq.n	200060f8 <_dtoa_r+0x88>
200060c8:	2200      	movs	r2, #0
200060ca:	2300      	movs	r3, #0
200060cc:	4640      	mov	r0, r8
200060ce:	4649      	mov	r1, r9
200060d0:	e9cd 8906 	strd	r8, r9, [sp, #24]
200060d4:	f002 ff84 	bl	20008fe0 <__aeabi_dcmpeq>
200060d8:	2800      	cmp	r0, #0
200060da:	d029      	beq.n	20006130 <_dtoa_r+0xc0>
200060dc:	982c      	ldr	r0, [sp, #176]	; 0xb0
200060de:	2301      	movs	r3, #1
200060e0:	992e      	ldr	r1, [sp, #184]	; 0xb8
200060e2:	6003      	str	r3, [r0, #0]
200060e4:	2900      	cmp	r1, #0
200060e6:	f000 80d0 	beq.w	2000628a <_dtoa_r+0x21a>
200060ea:	4b79      	ldr	r3, [pc, #484]	; (200062d0 <_dtoa_r+0x260>)
200060ec:	1e58      	subs	r0, r3, #1
200060ee:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
200060f0:	6013      	str	r3, [r2, #0]
200060f2:	b021      	add	sp, #132	; 0x84
200060f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200060f8:	982c      	ldr	r0, [sp, #176]	; 0xb0
200060fa:	f242 730f 	movw	r3, #9999	; 0x270f
200060fe:	6003      	str	r3, [r0, #0]
20006100:	f1b8 0f00 	cmp.w	r8, #0
20006104:	f000 8095 	beq.w	20006232 <_dtoa_r+0x1c2>
20006108:	f649 2090 	movw	r0, #39568	; 0x9a90
2000610c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20006110:	992e      	ldr	r1, [sp, #184]	; 0xb8
20006112:	2900      	cmp	r1, #0
20006114:	d0ed      	beq.n	200060f2 <_dtoa_r+0x82>
20006116:	78c2      	ldrb	r2, [r0, #3]
20006118:	1cc3      	adds	r3, r0, #3
2000611a:	2a00      	cmp	r2, #0
2000611c:	d0e7      	beq.n	200060ee <_dtoa_r+0x7e>
2000611e:	f100 0308 	add.w	r3, r0, #8
20006122:	e7e4      	b.n	200060ee <_dtoa_r+0x7e>
20006124:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
20006128:	2301      	movs	r3, #1
2000612a:	46b1      	mov	r9, r6
2000612c:	602b      	str	r3, [r5, #0]
2000612e:	e7c2      	b.n	200060b6 <_dtoa_r+0x46>
20006130:	4620      	mov	r0, r4
20006132:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
20006136:	a91e      	add	r1, sp, #120	; 0x78
20006138:	9100      	str	r1, [sp, #0]
2000613a:	a91f      	add	r1, sp, #124	; 0x7c
2000613c:	9101      	str	r1, [sp, #4]
2000613e:	f001 febd 	bl	20007ebc <__d2b>
20006142:	f3c6 550a 	ubfx	r5, r6, #20, #11
20006146:	4683      	mov	fp, r0
20006148:	2d00      	cmp	r5, #0
2000614a:	d07e      	beq.n	2000624a <_dtoa_r+0x1da>
2000614c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20006150:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
20006154:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
20006156:	3d07      	subs	r5, #7
20006158:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
2000615c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20006160:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
20006164:	2300      	movs	r3, #0
20006166:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
2000616a:	9319      	str	r3, [sp, #100]	; 0x64
2000616c:	f240 0300 	movw	r3, #0
20006170:	2200      	movs	r2, #0
20006172:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
20006176:	f7fd f8e7 	bl	20003348 <__aeabi_dsub>
2000617a:	a34f      	add	r3, pc, #316	; (adr r3, 200062b8 <_dtoa_r+0x248>)
2000617c:	e9d3 2300 	ldrd	r2, r3, [r3]
20006180:	f7fd fa96 	bl	200036b0 <__aeabi_dmul>
20006184:	a34e      	add	r3, pc, #312	; (adr r3, 200062c0 <_dtoa_r+0x250>)
20006186:	e9d3 2300 	ldrd	r2, r3, [r3]
2000618a:	f7fd f8df 	bl	2000334c <__adddf3>
2000618e:	e9cd 0108 	strd	r0, r1, [sp, #32]
20006192:	4628      	mov	r0, r5
20006194:	f7fd fa26 	bl	200035e4 <__aeabi_i2d>
20006198:	a34b      	add	r3, pc, #300	; (adr r3, 200062c8 <_dtoa_r+0x258>)
2000619a:	e9d3 2300 	ldrd	r2, r3, [r3]
2000619e:	f7fd fa87 	bl	200036b0 <__aeabi_dmul>
200061a2:	4602      	mov	r2, r0
200061a4:	460b      	mov	r3, r1
200061a6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
200061aa:	f7fd f8cf 	bl	2000334c <__adddf3>
200061ae:	e9cd 0108 	strd	r0, r1, [sp, #32]
200061b2:	f002 ff47 	bl	20009044 <__aeabi_d2iz>
200061b6:	2200      	movs	r2, #0
200061b8:	2300      	movs	r3, #0
200061ba:	4606      	mov	r6, r0
200061bc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
200061c0:	f002 ff18 	bl	20008ff4 <__aeabi_dcmplt>
200061c4:	b140      	cbz	r0, 200061d8 <_dtoa_r+0x168>
200061c6:	4630      	mov	r0, r6
200061c8:	f7fd fa0c 	bl	200035e4 <__aeabi_i2d>
200061cc:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
200061d0:	f002 ff06 	bl	20008fe0 <__aeabi_dcmpeq>
200061d4:	b900      	cbnz	r0, 200061d8 <_dtoa_r+0x168>
200061d6:	3e01      	subs	r6, #1
200061d8:	2e16      	cmp	r6, #22
200061da:	d95b      	bls.n	20006294 <_dtoa_r+0x224>
200061dc:	2301      	movs	r3, #1
200061de:	9318      	str	r3, [sp, #96]	; 0x60
200061e0:	3f01      	subs	r7, #1
200061e2:	ebb7 0a05 	subs.w	sl, r7, r5
200061e6:	bf42      	ittt	mi
200061e8:	f1ca 0a00 	rsbmi	sl, sl, #0
200061ec:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
200061f0:	f04f 0a00 	movmi.w	sl, #0
200061f4:	d401      	bmi.n	200061fa <_dtoa_r+0x18a>
200061f6:	2200      	movs	r2, #0
200061f8:	920f      	str	r2, [sp, #60]	; 0x3c
200061fa:	2e00      	cmp	r6, #0
200061fc:	f2c0 8371 	blt.w	200068e2 <_dtoa_r+0x872>
20006200:	44b2      	add	sl, r6
20006202:	2300      	movs	r3, #0
20006204:	9617      	str	r6, [sp, #92]	; 0x5c
20006206:	9315      	str	r3, [sp, #84]	; 0x54
20006208:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
2000620a:	2b09      	cmp	r3, #9
2000620c:	d862      	bhi.n	200062d4 <_dtoa_r+0x264>
2000620e:	2b05      	cmp	r3, #5
20006210:	f340 8677 	ble.w	20006f02 <_dtoa_r+0xe92>
20006214:	982a      	ldr	r0, [sp, #168]	; 0xa8
20006216:	2700      	movs	r7, #0
20006218:	3804      	subs	r0, #4
2000621a:	902a      	str	r0, [sp, #168]	; 0xa8
2000621c:	992a      	ldr	r1, [sp, #168]	; 0xa8
2000621e:	1e8b      	subs	r3, r1, #2
20006220:	2b03      	cmp	r3, #3
20006222:	f200 83dd 	bhi.w	200069e0 <_dtoa_r+0x970>
20006226:	e8df f013 	tbh	[pc, r3, lsl #1]
2000622a:	03a5      	.short	0x03a5
2000622c:	03d503d8 	.word	0x03d503d8
20006230:	03c4      	.short	0x03c4
20006232:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
20006236:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
2000623a:	2e00      	cmp	r6, #0
2000623c:	f47f af64 	bne.w	20006108 <_dtoa_r+0x98>
20006240:	f649 2084 	movw	r0, #39556	; 0x9a84
20006244:	f2c2 0000 	movt	r0, #8192	; 0x2000
20006248:	e762      	b.n	20006110 <_dtoa_r+0xa0>
2000624a:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
2000624c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
2000624e:	18fb      	adds	r3, r7, r3
20006250:	f503 6386 	add.w	r3, r3, #1072	; 0x430
20006254:	1c9d      	adds	r5, r3, #2
20006256:	2d20      	cmp	r5, #32
20006258:	bfdc      	itt	le
2000625a:	f1c5 0020 	rsble	r0, r5, #32
2000625e:	fa08 f000 	lslle.w	r0, r8, r0
20006262:	dd08      	ble.n	20006276 <_dtoa_r+0x206>
20006264:	3b1e      	subs	r3, #30
20006266:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
2000626a:	fa16 f202 	lsls.w	r2, r6, r2
2000626e:	fa28 f303 	lsr.w	r3, r8, r3
20006272:	ea42 0003 	orr.w	r0, r2, r3
20006276:	f7fd f9a5 	bl	200035c4 <__aeabi_ui2d>
2000627a:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
2000627e:	2201      	movs	r2, #1
20006280:	3d03      	subs	r5, #3
20006282:	9219      	str	r2, [sp, #100]	; 0x64
20006284:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
20006288:	e770      	b.n	2000616c <_dtoa_r+0xfc>
2000628a:	f649 2080 	movw	r0, #39552	; 0x9a80
2000628e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20006292:	e72e      	b.n	200060f2 <_dtoa_r+0x82>
20006294:	f649 3338 	movw	r3, #39736	; 0x9b38
20006298:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
2000629c:	f2c2 0300 	movt	r3, #8192	; 0x2000
200062a0:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
200062a4:	e9d3 2300 	ldrd	r2, r3, [r3]
200062a8:	f002 fea4 	bl	20008ff4 <__aeabi_dcmplt>
200062ac:	2800      	cmp	r0, #0
200062ae:	f040 8320 	bne.w	200068f2 <_dtoa_r+0x882>
200062b2:	9018      	str	r0, [sp, #96]	; 0x60
200062b4:	e794      	b.n	200061e0 <_dtoa_r+0x170>
200062b6:	bf00      	nop
200062b8:	636f4361 	.word	0x636f4361
200062bc:	3fd287a7 	.word	0x3fd287a7
200062c0:	8b60c8b3 	.word	0x8b60c8b3
200062c4:	3fc68a28 	.word	0x3fc68a28
200062c8:	509f79fb 	.word	0x509f79fb
200062cc:	3fd34413 	.word	0x3fd34413
200062d0:	20009a81 	.word	0x20009a81
200062d4:	2300      	movs	r3, #0
200062d6:	f04f 30ff 	mov.w	r0, #4294967295
200062da:	461f      	mov	r7, r3
200062dc:	2101      	movs	r1, #1
200062de:	932a      	str	r3, [sp, #168]	; 0xa8
200062e0:	9011      	str	r0, [sp, #68]	; 0x44
200062e2:	9116      	str	r1, [sp, #88]	; 0x58
200062e4:	9008      	str	r0, [sp, #32]
200062e6:	932b      	str	r3, [sp, #172]	; 0xac
200062e8:	6a65      	ldr	r5, [r4, #36]	; 0x24
200062ea:	2300      	movs	r3, #0
200062ec:	606b      	str	r3, [r5, #4]
200062ee:	4620      	mov	r0, r4
200062f0:	6869      	ldr	r1, [r5, #4]
200062f2:	f001 fdad 	bl	20007e50 <_Balloc>
200062f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
200062f8:	6028      	str	r0, [r5, #0]
200062fa:	681b      	ldr	r3, [r3, #0]
200062fc:	9310      	str	r3, [sp, #64]	; 0x40
200062fe:	2f00      	cmp	r7, #0
20006300:	f000 815b 	beq.w	200065ba <_dtoa_r+0x54a>
20006304:	2e00      	cmp	r6, #0
20006306:	f340 842a 	ble.w	20006b5e <_dtoa_r+0xaee>
2000630a:	f649 3338 	movw	r3, #39736	; 0x9b38
2000630e:	f006 020f 	and.w	r2, r6, #15
20006312:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006316:	1135      	asrs	r5, r6, #4
20006318:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
2000631c:	f015 0f10 	tst.w	r5, #16
20006320:	e9d3 0100 	ldrd	r0, r1, [r3]
20006324:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006328:	f000 82e7 	beq.w	200068fa <_dtoa_r+0x88a>
2000632c:	f649 4310 	movw	r3, #39952	; 0x9c10
20006330:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20006334:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006338:	f005 050f 	and.w	r5, r5, #15
2000633c:	f04f 0803 	mov.w	r8, #3
20006340:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
20006344:	f7fd fade 	bl	20003904 <__aeabi_ddiv>
20006348:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
2000634c:	b1bd      	cbz	r5, 2000637e <_dtoa_r+0x30e>
2000634e:	f649 4710 	movw	r7, #39952	; 0x9c10
20006352:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20006356:	f2c2 0700 	movt	r7, #8192	; 0x2000
2000635a:	f015 0f01 	tst.w	r5, #1
2000635e:	4610      	mov	r0, r2
20006360:	4619      	mov	r1, r3
20006362:	d007      	beq.n	20006374 <_dtoa_r+0x304>
20006364:	e9d7 2300 	ldrd	r2, r3, [r7]
20006368:	f108 0801 	add.w	r8, r8, #1
2000636c:	f7fd f9a0 	bl	200036b0 <__aeabi_dmul>
20006370:	4602      	mov	r2, r0
20006372:	460b      	mov	r3, r1
20006374:	3708      	adds	r7, #8
20006376:	106d      	asrs	r5, r5, #1
20006378:	d1ef      	bne.n	2000635a <_dtoa_r+0x2ea>
2000637a:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
2000637e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20006382:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
20006386:	f7fd fabd 	bl	20003904 <__aeabi_ddiv>
2000638a:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
2000638e:	9918      	ldr	r1, [sp, #96]	; 0x60
20006390:	2900      	cmp	r1, #0
20006392:	f000 80de 	beq.w	20006552 <_dtoa_r+0x4e2>
20006396:	f240 0300 	movw	r3, #0
2000639a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000639e:	2200      	movs	r2, #0
200063a0:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
200063a4:	f04f 0500 	mov.w	r5, #0
200063a8:	f002 fe24 	bl	20008ff4 <__aeabi_dcmplt>
200063ac:	b108      	cbz	r0, 200063b2 <_dtoa_r+0x342>
200063ae:	f04f 0501 	mov.w	r5, #1
200063b2:	9a08      	ldr	r2, [sp, #32]
200063b4:	2a00      	cmp	r2, #0
200063b6:	bfd4      	ite	le
200063b8:	2500      	movle	r5, #0
200063ba:	f005 0501 	andgt.w	r5, r5, #1
200063be:	2d00      	cmp	r5, #0
200063c0:	f000 80c7 	beq.w	20006552 <_dtoa_r+0x4e2>
200063c4:	9b11      	ldr	r3, [sp, #68]	; 0x44
200063c6:	2b00      	cmp	r3, #0
200063c8:	f340 80f5 	ble.w	200065b6 <_dtoa_r+0x546>
200063cc:	f240 0300 	movw	r3, #0
200063d0:	2200      	movs	r2, #0
200063d2:	f2c4 0324 	movt	r3, #16420	; 0x4024
200063d6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200063da:	f7fd f969 	bl	200036b0 <__aeabi_dmul>
200063de:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200063e2:	f108 0001 	add.w	r0, r8, #1
200063e6:	1e71      	subs	r1, r6, #1
200063e8:	9112      	str	r1, [sp, #72]	; 0x48
200063ea:	f7fd f8fb 	bl	200035e4 <__aeabi_i2d>
200063ee:	4602      	mov	r2, r0
200063f0:	460b      	mov	r3, r1
200063f2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200063f6:	f7fd f95b 	bl	200036b0 <__aeabi_dmul>
200063fa:	f240 0300 	movw	r3, #0
200063fe:	2200      	movs	r2, #0
20006400:	f2c4 031c 	movt	r3, #16412	; 0x401c
20006404:	f7fc ffa2 	bl	2000334c <__adddf3>
20006408:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
2000640c:	4680      	mov	r8, r0
2000640e:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
20006412:	9b16      	ldr	r3, [sp, #88]	; 0x58
20006414:	2b00      	cmp	r3, #0
20006416:	f000 83ad 	beq.w	20006b74 <_dtoa_r+0xb04>
2000641a:	f649 3338 	movw	r3, #39736	; 0x9b38
2000641e:	f240 0100 	movw	r1, #0
20006422:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006426:	2000      	movs	r0, #0
20006428:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
2000642c:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
20006430:	f8cd c00c 	str.w	ip, [sp, #12]
20006434:	e953 2302 	ldrd	r2, r3, [r3, #-8]
20006438:	f7fd fa64 	bl	20003904 <__aeabi_ddiv>
2000643c:	4642      	mov	r2, r8
2000643e:	464b      	mov	r3, r9
20006440:	9d10      	ldr	r5, [sp, #64]	; 0x40
20006442:	f7fc ff81 	bl	20003348 <__aeabi_dsub>
20006446:	4680      	mov	r8, r0
20006448:	4689      	mov	r9, r1
2000644a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000644e:	f002 fdf9 	bl	20009044 <__aeabi_d2iz>
20006452:	4607      	mov	r7, r0
20006454:	f7fd f8c6 	bl	200035e4 <__aeabi_i2d>
20006458:	4602      	mov	r2, r0
2000645a:	460b      	mov	r3, r1
2000645c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006460:	f7fc ff72 	bl	20003348 <__aeabi_dsub>
20006464:	f107 0330 	add.w	r3, r7, #48	; 0x30
20006468:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
2000646c:	4640      	mov	r0, r8
2000646e:	f805 3b01 	strb.w	r3, [r5], #1
20006472:	4649      	mov	r1, r9
20006474:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20006478:	f002 fdda 	bl	20009030 <__aeabi_dcmpgt>
2000647c:	2800      	cmp	r0, #0
2000647e:	f040 8213 	bne.w	200068a8 <_dtoa_r+0x838>
20006482:	f240 0100 	movw	r1, #0
20006486:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
2000648a:	2000      	movs	r0, #0
2000648c:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20006490:	f7fc ff5a 	bl	20003348 <__aeabi_dsub>
20006494:	4602      	mov	r2, r0
20006496:	460b      	mov	r3, r1
20006498:	4640      	mov	r0, r8
2000649a:	4649      	mov	r1, r9
2000649c:	f002 fdc8 	bl	20009030 <__aeabi_dcmpgt>
200064a0:	f8dd c00c 	ldr.w	ip, [sp, #12]
200064a4:	2800      	cmp	r0, #0
200064a6:	f040 83e7 	bne.w	20006c78 <_dtoa_r+0xc08>
200064aa:	f1bc 0f01 	cmp.w	ip, #1
200064ae:	f340 8082 	ble.w	200065b6 <_dtoa_r+0x546>
200064b2:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
200064b6:	2701      	movs	r7, #1
200064b8:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
200064bc:	961d      	str	r6, [sp, #116]	; 0x74
200064be:	4666      	mov	r6, ip
200064c0:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
200064c4:	940c      	str	r4, [sp, #48]	; 0x30
200064c6:	e010      	b.n	200064ea <_dtoa_r+0x47a>
200064c8:	f240 0100 	movw	r1, #0
200064cc:	2000      	movs	r0, #0
200064ce:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
200064d2:	f7fc ff39 	bl	20003348 <__aeabi_dsub>
200064d6:	4642      	mov	r2, r8
200064d8:	464b      	mov	r3, r9
200064da:	f002 fd8b 	bl	20008ff4 <__aeabi_dcmplt>
200064de:	2800      	cmp	r0, #0
200064e0:	f040 83c7 	bne.w	20006c72 <_dtoa_r+0xc02>
200064e4:	42b7      	cmp	r7, r6
200064e6:	f280 848b 	bge.w	20006e00 <_dtoa_r+0xd90>
200064ea:	f240 0300 	movw	r3, #0
200064ee:	4640      	mov	r0, r8
200064f0:	4649      	mov	r1, r9
200064f2:	2200      	movs	r2, #0
200064f4:	f2c4 0324 	movt	r3, #16420	; 0x4024
200064f8:	3501      	adds	r5, #1
200064fa:	f7fd f8d9 	bl	200036b0 <__aeabi_dmul>
200064fe:	f240 0300 	movw	r3, #0
20006502:	2200      	movs	r2, #0
20006504:	f2c4 0324 	movt	r3, #16420	; 0x4024
20006508:	4680      	mov	r8, r0
2000650a:	4689      	mov	r9, r1
2000650c:	4650      	mov	r0, sl
2000650e:	4659      	mov	r1, fp
20006510:	f7fd f8ce 	bl	200036b0 <__aeabi_dmul>
20006514:	468b      	mov	fp, r1
20006516:	4682      	mov	sl, r0
20006518:	f002 fd94 	bl	20009044 <__aeabi_d2iz>
2000651c:	4604      	mov	r4, r0
2000651e:	f7fd f861 	bl	200035e4 <__aeabi_i2d>
20006522:	3430      	adds	r4, #48	; 0x30
20006524:	4602      	mov	r2, r0
20006526:	460b      	mov	r3, r1
20006528:	4650      	mov	r0, sl
2000652a:	4659      	mov	r1, fp
2000652c:	f7fc ff0c 	bl	20003348 <__aeabi_dsub>
20006530:	9a10      	ldr	r2, [sp, #64]	; 0x40
20006532:	464b      	mov	r3, r9
20006534:	55d4      	strb	r4, [r2, r7]
20006536:	4642      	mov	r2, r8
20006538:	3701      	adds	r7, #1
2000653a:	4682      	mov	sl, r0
2000653c:	468b      	mov	fp, r1
2000653e:	f002 fd59 	bl	20008ff4 <__aeabi_dcmplt>
20006542:	4652      	mov	r2, sl
20006544:	465b      	mov	r3, fp
20006546:	2800      	cmp	r0, #0
20006548:	d0be      	beq.n	200064c8 <_dtoa_r+0x458>
2000654a:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
2000654e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20006550:	e1aa      	b.n	200068a8 <_dtoa_r+0x838>
20006552:	4640      	mov	r0, r8
20006554:	f7fd f846 	bl	200035e4 <__aeabi_i2d>
20006558:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
2000655c:	f7fd f8a8 	bl	200036b0 <__aeabi_dmul>
20006560:	f240 0300 	movw	r3, #0
20006564:	2200      	movs	r2, #0
20006566:	f2c4 031c 	movt	r3, #16412	; 0x401c
2000656a:	f7fc feef 	bl	2000334c <__adddf3>
2000656e:	9a08      	ldr	r2, [sp, #32]
20006570:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
20006574:	4680      	mov	r8, r0
20006576:	46a9      	mov	r9, r5
20006578:	2a00      	cmp	r2, #0
2000657a:	f040 82ec 	bne.w	20006b56 <_dtoa_r+0xae6>
2000657e:	f240 0300 	movw	r3, #0
20006582:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006586:	2200      	movs	r2, #0
20006588:	f2c4 0314 	movt	r3, #16404	; 0x4014
2000658c:	f7fc fedc 	bl	20003348 <__aeabi_dsub>
20006590:	4642      	mov	r2, r8
20006592:	462b      	mov	r3, r5
20006594:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006598:	f002 fd4a 	bl	20009030 <__aeabi_dcmpgt>
2000659c:	2800      	cmp	r0, #0
2000659e:	f040 824a 	bne.w	20006a36 <_dtoa_r+0x9c6>
200065a2:	4642      	mov	r2, r8
200065a4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200065a8:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
200065ac:	f002 fd22 	bl	20008ff4 <__aeabi_dcmplt>
200065b0:	2800      	cmp	r0, #0
200065b2:	f040 81d5 	bne.w	20006960 <_dtoa_r+0x8f0>
200065b6:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
200065ba:	9b1e      	ldr	r3, [sp, #120]	; 0x78
200065bc:	ea6f 0703 	mvn.w	r7, r3
200065c0:	ea4f 77d7 	mov.w	r7, r7, lsr #31
200065c4:	2e0e      	cmp	r6, #14
200065c6:	bfcc      	ite	gt
200065c8:	2700      	movgt	r7, #0
200065ca:	f007 0701 	andle.w	r7, r7, #1
200065ce:	2f00      	cmp	r7, #0
200065d0:	f000 80b7 	beq.w	20006742 <_dtoa_r+0x6d2>
200065d4:	982b      	ldr	r0, [sp, #172]	; 0xac
200065d6:	f649 3338 	movw	r3, #39736	; 0x9b38
200065da:	f2c2 0300 	movt	r3, #8192	; 0x2000
200065de:	9908      	ldr	r1, [sp, #32]
200065e0:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
200065e4:	0fc2      	lsrs	r2, r0, #31
200065e6:	2900      	cmp	r1, #0
200065e8:	bfcc      	ite	gt
200065ea:	2200      	movgt	r2, #0
200065ec:	f002 0201 	andle.w	r2, r2, #1
200065f0:	e9d3 0100 	ldrd	r0, r1, [r3]
200065f4:	e9cd 0104 	strd	r0, r1, [sp, #16]
200065f8:	2a00      	cmp	r2, #0
200065fa:	f040 81a0 	bne.w	2000693e <_dtoa_r+0x8ce>
200065fe:	4602      	mov	r2, r0
20006600:	460b      	mov	r3, r1
20006602:	4640      	mov	r0, r8
20006604:	4649      	mov	r1, r9
20006606:	f7fd f97d 	bl	20003904 <__aeabi_ddiv>
2000660a:	9d10      	ldr	r5, [sp, #64]	; 0x40
2000660c:	f002 fd1a 	bl	20009044 <__aeabi_d2iz>
20006610:	4682      	mov	sl, r0
20006612:	f7fc ffe7 	bl	200035e4 <__aeabi_i2d>
20006616:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
2000661a:	f7fd f849 	bl	200036b0 <__aeabi_dmul>
2000661e:	4602      	mov	r2, r0
20006620:	460b      	mov	r3, r1
20006622:	4640      	mov	r0, r8
20006624:	4649      	mov	r1, r9
20006626:	f7fc fe8f 	bl	20003348 <__aeabi_dsub>
2000662a:	f10a 0330 	add.w	r3, sl, #48	; 0x30
2000662e:	f805 3b01 	strb.w	r3, [r5], #1
20006632:	9a08      	ldr	r2, [sp, #32]
20006634:	2a01      	cmp	r2, #1
20006636:	4680      	mov	r8, r0
20006638:	4689      	mov	r9, r1
2000663a:	d052      	beq.n	200066e2 <_dtoa_r+0x672>
2000663c:	f240 0300 	movw	r3, #0
20006640:	2200      	movs	r2, #0
20006642:	f2c4 0324 	movt	r3, #16420	; 0x4024
20006646:	f7fd f833 	bl	200036b0 <__aeabi_dmul>
2000664a:	2200      	movs	r2, #0
2000664c:	2300      	movs	r3, #0
2000664e:	e9cd 0106 	strd	r0, r1, [sp, #24]
20006652:	f002 fcc5 	bl	20008fe0 <__aeabi_dcmpeq>
20006656:	2800      	cmp	r0, #0
20006658:	f040 81eb 	bne.w	20006a32 <_dtoa_r+0x9c2>
2000665c:	9810      	ldr	r0, [sp, #64]	; 0x40
2000665e:	f04f 0801 	mov.w	r8, #1
20006662:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
20006666:	46a3      	mov	fp, r4
20006668:	1c87      	adds	r7, r0, #2
2000666a:	960f      	str	r6, [sp, #60]	; 0x3c
2000666c:	f8dd 9020 	ldr.w	r9, [sp, #32]
20006670:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
20006674:	e00a      	b.n	2000668c <_dtoa_r+0x61c>
20006676:	f7fd f81b 	bl	200036b0 <__aeabi_dmul>
2000667a:	2200      	movs	r2, #0
2000667c:	2300      	movs	r3, #0
2000667e:	4604      	mov	r4, r0
20006680:	460d      	mov	r5, r1
20006682:	f002 fcad 	bl	20008fe0 <__aeabi_dcmpeq>
20006686:	2800      	cmp	r0, #0
20006688:	f040 81ce 	bne.w	20006a28 <_dtoa_r+0x9b8>
2000668c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20006690:	4620      	mov	r0, r4
20006692:	4629      	mov	r1, r5
20006694:	f108 0801 	add.w	r8, r8, #1
20006698:	f7fd f934 	bl	20003904 <__aeabi_ddiv>
2000669c:	463e      	mov	r6, r7
2000669e:	f002 fcd1 	bl	20009044 <__aeabi_d2iz>
200066a2:	4682      	mov	sl, r0
200066a4:	f7fc ff9e 	bl	200035e4 <__aeabi_i2d>
200066a8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
200066ac:	f7fd f800 	bl	200036b0 <__aeabi_dmul>
200066b0:	4602      	mov	r2, r0
200066b2:	460b      	mov	r3, r1
200066b4:	4620      	mov	r0, r4
200066b6:	4629      	mov	r1, r5
200066b8:	f7fc fe46 	bl	20003348 <__aeabi_dsub>
200066bc:	2200      	movs	r2, #0
200066be:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
200066c2:	f807 cc01 	strb.w	ip, [r7, #-1]
200066c6:	3701      	adds	r7, #1
200066c8:	45c1      	cmp	r9, r8
200066ca:	f240 0300 	movw	r3, #0
200066ce:	f2c4 0324 	movt	r3, #16420	; 0x4024
200066d2:	d1d0      	bne.n	20006676 <_dtoa_r+0x606>
200066d4:	4635      	mov	r5, r6
200066d6:	465c      	mov	r4, fp
200066d8:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
200066da:	4680      	mov	r8, r0
200066dc:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
200066e0:	4689      	mov	r9, r1
200066e2:	4642      	mov	r2, r8
200066e4:	464b      	mov	r3, r9
200066e6:	4640      	mov	r0, r8
200066e8:	4649      	mov	r1, r9
200066ea:	f7fc fe2f 	bl	2000334c <__adddf3>
200066ee:	4680      	mov	r8, r0
200066f0:	4689      	mov	r9, r1
200066f2:	4642      	mov	r2, r8
200066f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
200066f8:	464b      	mov	r3, r9
200066fa:	f002 fc7b 	bl	20008ff4 <__aeabi_dcmplt>
200066fe:	b960      	cbnz	r0, 2000671a <_dtoa_r+0x6aa>
20006700:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20006704:	4642      	mov	r2, r8
20006706:	464b      	mov	r3, r9
20006708:	f002 fc6a 	bl	20008fe0 <__aeabi_dcmpeq>
2000670c:	2800      	cmp	r0, #0
2000670e:	f000 8190 	beq.w	20006a32 <_dtoa_r+0x9c2>
20006712:	f01a 0f01 	tst.w	sl, #1
20006716:	f000 818c 	beq.w	20006a32 <_dtoa_r+0x9c2>
2000671a:	9910      	ldr	r1, [sp, #64]	; 0x40
2000671c:	e000      	b.n	20006720 <_dtoa_r+0x6b0>
2000671e:	461d      	mov	r5, r3
20006720:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20006724:	1e6b      	subs	r3, r5, #1
20006726:	2a39      	cmp	r2, #57	; 0x39
20006728:	f040 8367 	bne.w	20006dfa <_dtoa_r+0xd8a>
2000672c:	428b      	cmp	r3, r1
2000672e:	d1f6      	bne.n	2000671e <_dtoa_r+0x6ae>
20006730:	9910      	ldr	r1, [sp, #64]	; 0x40
20006732:	2330      	movs	r3, #48	; 0x30
20006734:	3601      	adds	r6, #1
20006736:	2231      	movs	r2, #49	; 0x31
20006738:	700b      	strb	r3, [r1, #0]
2000673a:	9b10      	ldr	r3, [sp, #64]	; 0x40
2000673c:	701a      	strb	r2, [r3, #0]
2000673e:	9612      	str	r6, [sp, #72]	; 0x48
20006740:	e0b2      	b.n	200068a8 <_dtoa_r+0x838>
20006742:	9a16      	ldr	r2, [sp, #88]	; 0x58
20006744:	2a00      	cmp	r2, #0
20006746:	f040 80df 	bne.w	20006908 <_dtoa_r+0x898>
2000674a:	9f15      	ldr	r7, [sp, #84]	; 0x54
2000674c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
2000674e:	920c      	str	r2, [sp, #48]	; 0x30
20006750:	2d00      	cmp	r5, #0
20006752:	bfd4      	ite	le
20006754:	2300      	movle	r3, #0
20006756:	2301      	movgt	r3, #1
20006758:	f1ba 0f00 	cmp.w	sl, #0
2000675c:	bfd4      	ite	le
2000675e:	2300      	movle	r3, #0
20006760:	f003 0301 	andgt.w	r3, r3, #1
20006764:	b14b      	cbz	r3, 2000677a <_dtoa_r+0x70a>
20006766:	45aa      	cmp	sl, r5
20006768:	bfb4      	ite	lt
2000676a:	4653      	movlt	r3, sl
2000676c:	462b      	movge	r3, r5
2000676e:	980f      	ldr	r0, [sp, #60]	; 0x3c
20006770:	ebc3 0a0a 	rsb	sl, r3, sl
20006774:	1aed      	subs	r5, r5, r3
20006776:	1ac0      	subs	r0, r0, r3
20006778:	900f      	str	r0, [sp, #60]	; 0x3c
2000677a:	9915      	ldr	r1, [sp, #84]	; 0x54
2000677c:	2900      	cmp	r1, #0
2000677e:	dd1c      	ble.n	200067ba <_dtoa_r+0x74a>
20006780:	9a16      	ldr	r2, [sp, #88]	; 0x58
20006782:	2a00      	cmp	r2, #0
20006784:	f000 82e9 	beq.w	20006d5a <_dtoa_r+0xcea>
20006788:	2f00      	cmp	r7, #0
2000678a:	dd12      	ble.n	200067b2 <_dtoa_r+0x742>
2000678c:	990c      	ldr	r1, [sp, #48]	; 0x30
2000678e:	463a      	mov	r2, r7
20006790:	4620      	mov	r0, r4
20006792:	f001 fdbd 	bl	20008310 <__pow5mult>
20006796:	465a      	mov	r2, fp
20006798:	900c      	str	r0, [sp, #48]	; 0x30
2000679a:	4620      	mov	r0, r4
2000679c:	990c      	ldr	r1, [sp, #48]	; 0x30
2000679e:	f001 fccf 	bl	20008140 <__multiply>
200067a2:	4659      	mov	r1, fp
200067a4:	4603      	mov	r3, r0
200067a6:	4620      	mov	r0, r4
200067a8:	9303      	str	r3, [sp, #12]
200067aa:	f001 fb35 	bl	20007e18 <_Bfree>
200067ae:	9b03      	ldr	r3, [sp, #12]
200067b0:	469b      	mov	fp, r3
200067b2:	9b15      	ldr	r3, [sp, #84]	; 0x54
200067b4:	1bda      	subs	r2, r3, r7
200067b6:	f040 8311 	bne.w	20006ddc <_dtoa_r+0xd6c>
200067ba:	2101      	movs	r1, #1
200067bc:	4620      	mov	r0, r4
200067be:	f001 fd59 	bl	20008274 <__i2b>
200067c2:	9006      	str	r0, [sp, #24]
200067c4:	9817      	ldr	r0, [sp, #92]	; 0x5c
200067c6:	2800      	cmp	r0, #0
200067c8:	dd05      	ble.n	200067d6 <_dtoa_r+0x766>
200067ca:	9906      	ldr	r1, [sp, #24]
200067cc:	4620      	mov	r0, r4
200067ce:	9a17      	ldr	r2, [sp, #92]	; 0x5c
200067d0:	f001 fd9e 	bl	20008310 <__pow5mult>
200067d4:	9006      	str	r0, [sp, #24]
200067d6:	992a      	ldr	r1, [sp, #168]	; 0xa8
200067d8:	2901      	cmp	r1, #1
200067da:	f340 810a 	ble.w	200069f2 <_dtoa_r+0x982>
200067de:	2700      	movs	r7, #0
200067e0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
200067e2:	2b00      	cmp	r3, #0
200067e4:	f040 8261 	bne.w	20006caa <_dtoa_r+0xc3a>
200067e8:	2301      	movs	r3, #1
200067ea:	4453      	add	r3, sl
200067ec:	f013 031f 	ands.w	r3, r3, #31
200067f0:	f040 812a 	bne.w	20006a48 <_dtoa_r+0x9d8>
200067f4:	231c      	movs	r3, #28
200067f6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
200067f8:	449a      	add	sl, r3
200067fa:	18ed      	adds	r5, r5, r3
200067fc:	18d2      	adds	r2, r2, r3
200067fe:	920f      	str	r2, [sp, #60]	; 0x3c
20006800:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
20006802:	2b00      	cmp	r3, #0
20006804:	dd05      	ble.n	20006812 <_dtoa_r+0x7a2>
20006806:	4659      	mov	r1, fp
20006808:	461a      	mov	r2, r3
2000680a:	4620      	mov	r0, r4
2000680c:	f001 fc3a 	bl	20008084 <__lshift>
20006810:	4683      	mov	fp, r0
20006812:	f1ba 0f00 	cmp.w	sl, #0
20006816:	dd05      	ble.n	20006824 <_dtoa_r+0x7b4>
20006818:	9906      	ldr	r1, [sp, #24]
2000681a:	4652      	mov	r2, sl
2000681c:	4620      	mov	r0, r4
2000681e:	f001 fc31 	bl	20008084 <__lshift>
20006822:	9006      	str	r0, [sp, #24]
20006824:	9818      	ldr	r0, [sp, #96]	; 0x60
20006826:	2800      	cmp	r0, #0
20006828:	f040 8229 	bne.w	20006c7e <_dtoa_r+0xc0e>
2000682c:	982a      	ldr	r0, [sp, #168]	; 0xa8
2000682e:	9908      	ldr	r1, [sp, #32]
20006830:	2802      	cmp	r0, #2
20006832:	bfd4      	ite	le
20006834:	2300      	movle	r3, #0
20006836:	2301      	movgt	r3, #1
20006838:	2900      	cmp	r1, #0
2000683a:	bfcc      	ite	gt
2000683c:	2300      	movgt	r3, #0
2000683e:	f003 0301 	andle.w	r3, r3, #1
20006842:	2b00      	cmp	r3, #0
20006844:	f000 810c 	beq.w	20006a60 <_dtoa_r+0x9f0>
20006848:	2900      	cmp	r1, #0
2000684a:	f040 808c 	bne.w	20006966 <_dtoa_r+0x8f6>
2000684e:	2205      	movs	r2, #5
20006850:	9906      	ldr	r1, [sp, #24]
20006852:	9b08      	ldr	r3, [sp, #32]
20006854:	4620      	mov	r0, r4
20006856:	f001 fd17 	bl	20008288 <__multadd>
2000685a:	9006      	str	r0, [sp, #24]
2000685c:	4658      	mov	r0, fp
2000685e:	9906      	ldr	r1, [sp, #24]
20006860:	f001 f9a0 	bl	20007ba4 <__mcmp>
20006864:	2800      	cmp	r0, #0
20006866:	dd7e      	ble.n	20006966 <_dtoa_r+0x8f6>
20006868:	9d10      	ldr	r5, [sp, #64]	; 0x40
2000686a:	3601      	adds	r6, #1
2000686c:	2700      	movs	r7, #0
2000686e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20006872:	2331      	movs	r3, #49	; 0x31
20006874:	f805 3b01 	strb.w	r3, [r5], #1
20006878:	9906      	ldr	r1, [sp, #24]
2000687a:	4620      	mov	r0, r4
2000687c:	f001 facc 	bl	20007e18 <_Bfree>
20006880:	f1ba 0f00 	cmp.w	sl, #0
20006884:	f000 80d5 	beq.w	20006a32 <_dtoa_r+0x9c2>
20006888:	1e3b      	subs	r3, r7, #0
2000688a:	bf18      	it	ne
2000688c:	2301      	movne	r3, #1
2000688e:	4557      	cmp	r7, sl
20006890:	bf0c      	ite	eq
20006892:	2300      	moveq	r3, #0
20006894:	f003 0301 	andne.w	r3, r3, #1
20006898:	2b00      	cmp	r3, #0
2000689a:	f040 80d0 	bne.w	20006a3e <_dtoa_r+0x9ce>
2000689e:	4651      	mov	r1, sl
200068a0:	4620      	mov	r0, r4
200068a2:	f001 fab9 	bl	20007e18 <_Bfree>
200068a6:	9612      	str	r6, [sp, #72]	; 0x48
200068a8:	4620      	mov	r0, r4
200068aa:	4659      	mov	r1, fp
200068ac:	f001 fab4 	bl	20007e18 <_Bfree>
200068b0:	9a12      	ldr	r2, [sp, #72]	; 0x48
200068b2:	1c53      	adds	r3, r2, #1
200068b4:	2200      	movs	r2, #0
200068b6:	702a      	strb	r2, [r5, #0]
200068b8:	982c      	ldr	r0, [sp, #176]	; 0xb0
200068ba:	992e      	ldr	r1, [sp, #184]	; 0xb8
200068bc:	6003      	str	r3, [r0, #0]
200068be:	2900      	cmp	r1, #0
200068c0:	f000 81d4 	beq.w	20006c6c <_dtoa_r+0xbfc>
200068c4:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
200068c6:	9810      	ldr	r0, [sp, #64]	; 0x40
200068c8:	6015      	str	r5, [r2, #0]
200068ca:	e412      	b.n	200060f2 <_dtoa_r+0x82>
200068cc:	2010      	movs	r0, #16
200068ce:	f7fd f951 	bl	20003b74 <malloc>
200068d2:	60c6      	str	r6, [r0, #12]
200068d4:	6046      	str	r6, [r0, #4]
200068d6:	6086      	str	r6, [r0, #8]
200068d8:	6006      	str	r6, [r0, #0]
200068da:	4606      	mov	r6, r0
200068dc:	6260      	str	r0, [r4, #36]	; 0x24
200068de:	f7ff bbd2 	b.w	20006086 <_dtoa_r+0x16>
200068e2:	980f      	ldr	r0, [sp, #60]	; 0x3c
200068e4:	4271      	negs	r1, r6
200068e6:	2200      	movs	r2, #0
200068e8:	9115      	str	r1, [sp, #84]	; 0x54
200068ea:	1b80      	subs	r0, r0, r6
200068ec:	9217      	str	r2, [sp, #92]	; 0x5c
200068ee:	900f      	str	r0, [sp, #60]	; 0x3c
200068f0:	e48a      	b.n	20006208 <_dtoa_r+0x198>
200068f2:	2100      	movs	r1, #0
200068f4:	3e01      	subs	r6, #1
200068f6:	9118      	str	r1, [sp, #96]	; 0x60
200068f8:	e472      	b.n	200061e0 <_dtoa_r+0x170>
200068fa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
200068fe:	f04f 0802 	mov.w	r8, #2
20006902:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
20006906:	e521      	b.n	2000634c <_dtoa_r+0x2dc>
20006908:	982a      	ldr	r0, [sp, #168]	; 0xa8
2000690a:	2801      	cmp	r0, #1
2000690c:	f340 826c 	ble.w	20006de8 <_dtoa_r+0xd78>
20006910:	9a08      	ldr	r2, [sp, #32]
20006912:	9815      	ldr	r0, [sp, #84]	; 0x54
20006914:	1e53      	subs	r3, r2, #1
20006916:	4298      	cmp	r0, r3
20006918:	f2c0 8258 	blt.w	20006dcc <_dtoa_r+0xd5c>
2000691c:	1ac7      	subs	r7, r0, r3
2000691e:	9b08      	ldr	r3, [sp, #32]
20006920:	2b00      	cmp	r3, #0
20006922:	bfa8      	it	ge
20006924:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
20006926:	f2c0 8273 	blt.w	20006e10 <_dtoa_r+0xda0>
2000692a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
2000692c:	4620      	mov	r0, r4
2000692e:	2101      	movs	r1, #1
20006930:	449a      	add	sl, r3
20006932:	18d2      	adds	r2, r2, r3
20006934:	920f      	str	r2, [sp, #60]	; 0x3c
20006936:	f001 fc9d 	bl	20008274 <__i2b>
2000693a:	900c      	str	r0, [sp, #48]	; 0x30
2000693c:	e708      	b.n	20006750 <_dtoa_r+0x6e0>
2000693e:	9b08      	ldr	r3, [sp, #32]
20006940:	b973      	cbnz	r3, 20006960 <_dtoa_r+0x8f0>
20006942:	f240 0300 	movw	r3, #0
20006946:	2200      	movs	r2, #0
20006948:	f2c4 0314 	movt	r3, #16404	; 0x4014
2000694c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20006950:	f7fc feae 	bl	200036b0 <__aeabi_dmul>
20006954:	4642      	mov	r2, r8
20006956:	464b      	mov	r3, r9
20006958:	f002 fb60 	bl	2000901c <__aeabi_dcmpge>
2000695c:	2800      	cmp	r0, #0
2000695e:	d06a      	beq.n	20006a36 <_dtoa_r+0x9c6>
20006960:	2200      	movs	r2, #0
20006962:	9206      	str	r2, [sp, #24]
20006964:	920c      	str	r2, [sp, #48]	; 0x30
20006966:	9b2b      	ldr	r3, [sp, #172]	; 0xac
20006968:	2700      	movs	r7, #0
2000696a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
2000696e:	43de      	mvns	r6, r3
20006970:	9d10      	ldr	r5, [sp, #64]	; 0x40
20006972:	e781      	b.n	20006878 <_dtoa_r+0x808>
20006974:	2100      	movs	r1, #0
20006976:	9116      	str	r1, [sp, #88]	; 0x58
20006978:	982b      	ldr	r0, [sp, #172]	; 0xac
2000697a:	2800      	cmp	r0, #0
2000697c:	f340 819f 	ble.w	20006cbe <_dtoa_r+0xc4e>
20006980:	982b      	ldr	r0, [sp, #172]	; 0xac
20006982:	4601      	mov	r1, r0
20006984:	9011      	str	r0, [sp, #68]	; 0x44
20006986:	9008      	str	r0, [sp, #32]
20006988:	6a65      	ldr	r5, [r4, #36]	; 0x24
2000698a:	2200      	movs	r2, #0
2000698c:	2917      	cmp	r1, #23
2000698e:	606a      	str	r2, [r5, #4]
20006990:	f240 82ab 	bls.w	20006eea <_dtoa_r+0xe7a>
20006994:	2304      	movs	r3, #4
20006996:	005b      	lsls	r3, r3, #1
20006998:	3201      	adds	r2, #1
2000699a:	f103 0014 	add.w	r0, r3, #20
2000699e:	4288      	cmp	r0, r1
200069a0:	d9f9      	bls.n	20006996 <_dtoa_r+0x926>
200069a2:	9b08      	ldr	r3, [sp, #32]
200069a4:	606a      	str	r2, [r5, #4]
200069a6:	2b0e      	cmp	r3, #14
200069a8:	bf8c      	ite	hi
200069aa:	2700      	movhi	r7, #0
200069ac:	f007 0701 	andls.w	r7, r7, #1
200069b0:	e49d      	b.n	200062ee <_dtoa_r+0x27e>
200069b2:	2201      	movs	r2, #1
200069b4:	9216      	str	r2, [sp, #88]	; 0x58
200069b6:	9b2b      	ldr	r3, [sp, #172]	; 0xac
200069b8:	18f3      	adds	r3, r6, r3
200069ba:	9311      	str	r3, [sp, #68]	; 0x44
200069bc:	1c59      	adds	r1, r3, #1
200069be:	2900      	cmp	r1, #0
200069c0:	bfc8      	it	gt
200069c2:	9108      	strgt	r1, [sp, #32]
200069c4:	dce0      	bgt.n	20006988 <_dtoa_r+0x918>
200069c6:	290e      	cmp	r1, #14
200069c8:	bf8c      	ite	hi
200069ca:	2700      	movhi	r7, #0
200069cc:	f007 0701 	andls.w	r7, r7, #1
200069d0:	9108      	str	r1, [sp, #32]
200069d2:	e489      	b.n	200062e8 <_dtoa_r+0x278>
200069d4:	2301      	movs	r3, #1
200069d6:	9316      	str	r3, [sp, #88]	; 0x58
200069d8:	e7ce      	b.n	20006978 <_dtoa_r+0x908>
200069da:	2200      	movs	r2, #0
200069dc:	9216      	str	r2, [sp, #88]	; 0x58
200069de:	e7ea      	b.n	200069b6 <_dtoa_r+0x946>
200069e0:	f04f 33ff 	mov.w	r3, #4294967295
200069e4:	2700      	movs	r7, #0
200069e6:	2001      	movs	r0, #1
200069e8:	9311      	str	r3, [sp, #68]	; 0x44
200069ea:	9016      	str	r0, [sp, #88]	; 0x58
200069ec:	9308      	str	r3, [sp, #32]
200069ee:	972b      	str	r7, [sp, #172]	; 0xac
200069f0:	e47a      	b.n	200062e8 <_dtoa_r+0x278>
200069f2:	f1b8 0f00 	cmp.w	r8, #0
200069f6:	f47f aef2 	bne.w	200067de <_dtoa_r+0x76e>
200069fa:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
200069fe:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20006a02:	2b00      	cmp	r3, #0
20006a04:	f47f aeeb 	bne.w	200067de <_dtoa_r+0x76e>
20006a08:	f240 0300 	movw	r3, #0
20006a0c:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20006a10:	ea09 0303 	and.w	r3, r9, r3
20006a14:	2b00      	cmp	r3, #0
20006a16:	f43f aee2 	beq.w	200067de <_dtoa_r+0x76e>
20006a1a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20006a1c:	f10a 0a01 	add.w	sl, sl, #1
20006a20:	2701      	movs	r7, #1
20006a22:	3201      	adds	r2, #1
20006a24:	920f      	str	r2, [sp, #60]	; 0x3c
20006a26:	e6db      	b.n	200067e0 <_dtoa_r+0x770>
20006a28:	4635      	mov	r5, r6
20006a2a:	465c      	mov	r4, fp
20006a2c:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
20006a2e:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
20006a32:	9612      	str	r6, [sp, #72]	; 0x48
20006a34:	e738      	b.n	200068a8 <_dtoa_r+0x838>
20006a36:	2000      	movs	r0, #0
20006a38:	9006      	str	r0, [sp, #24]
20006a3a:	900c      	str	r0, [sp, #48]	; 0x30
20006a3c:	e714      	b.n	20006868 <_dtoa_r+0x7f8>
20006a3e:	4639      	mov	r1, r7
20006a40:	4620      	mov	r0, r4
20006a42:	f001 f9e9 	bl	20007e18 <_Bfree>
20006a46:	e72a      	b.n	2000689e <_dtoa_r+0x82e>
20006a48:	f1c3 0320 	rsb	r3, r3, #32
20006a4c:	2b04      	cmp	r3, #4
20006a4e:	f340 8254 	ble.w	20006efa <_dtoa_r+0xe8a>
20006a52:	990f      	ldr	r1, [sp, #60]	; 0x3c
20006a54:	3b04      	subs	r3, #4
20006a56:	449a      	add	sl, r3
20006a58:	18ed      	adds	r5, r5, r3
20006a5a:	18c9      	adds	r1, r1, r3
20006a5c:	910f      	str	r1, [sp, #60]	; 0x3c
20006a5e:	e6cf      	b.n	20006800 <_dtoa_r+0x790>
20006a60:	9916      	ldr	r1, [sp, #88]	; 0x58
20006a62:	2900      	cmp	r1, #0
20006a64:	f000 8131 	beq.w	20006cca <_dtoa_r+0xc5a>
20006a68:	2d00      	cmp	r5, #0
20006a6a:	dd05      	ble.n	20006a78 <_dtoa_r+0xa08>
20006a6c:	990c      	ldr	r1, [sp, #48]	; 0x30
20006a6e:	462a      	mov	r2, r5
20006a70:	4620      	mov	r0, r4
20006a72:	f001 fb07 	bl	20008084 <__lshift>
20006a76:	900c      	str	r0, [sp, #48]	; 0x30
20006a78:	2f00      	cmp	r7, #0
20006a7a:	f040 81ea 	bne.w	20006e52 <_dtoa_r+0xde2>
20006a7e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20006a82:	9d10      	ldr	r5, [sp, #64]	; 0x40
20006a84:	2301      	movs	r3, #1
20006a86:	f008 0001 	and.w	r0, r8, #1
20006a8a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
20006a8c:	9011      	str	r0, [sp, #68]	; 0x44
20006a8e:	950f      	str	r5, [sp, #60]	; 0x3c
20006a90:	461d      	mov	r5, r3
20006a92:	960c      	str	r6, [sp, #48]	; 0x30
20006a94:	9906      	ldr	r1, [sp, #24]
20006a96:	4658      	mov	r0, fp
20006a98:	f7ff fa5a 	bl	20005f50 <quorem>
20006a9c:	4639      	mov	r1, r7
20006a9e:	3030      	adds	r0, #48	; 0x30
20006aa0:	900b      	str	r0, [sp, #44]	; 0x2c
20006aa2:	4658      	mov	r0, fp
20006aa4:	f001 f87e 	bl	20007ba4 <__mcmp>
20006aa8:	9906      	ldr	r1, [sp, #24]
20006aaa:	4652      	mov	r2, sl
20006aac:	4606      	mov	r6, r0
20006aae:	4620      	mov	r0, r4
20006ab0:	f001 fa6c 	bl	20007f8c <__mdiff>
20006ab4:	68c3      	ldr	r3, [r0, #12]
20006ab6:	4680      	mov	r8, r0
20006ab8:	2b00      	cmp	r3, #0
20006aba:	d03d      	beq.n	20006b38 <_dtoa_r+0xac8>
20006abc:	f04f 0901 	mov.w	r9, #1
20006ac0:	4641      	mov	r1, r8
20006ac2:	4620      	mov	r0, r4
20006ac4:	f001 f9a8 	bl	20007e18 <_Bfree>
20006ac8:	992a      	ldr	r1, [sp, #168]	; 0xa8
20006aca:	ea59 0101 	orrs.w	r1, r9, r1
20006ace:	d103      	bne.n	20006ad8 <_dtoa_r+0xa68>
20006ad0:	9a11      	ldr	r2, [sp, #68]	; 0x44
20006ad2:	2a00      	cmp	r2, #0
20006ad4:	f000 81eb 	beq.w	20006eae <_dtoa_r+0xe3e>
20006ad8:	2e00      	cmp	r6, #0
20006ada:	f2c0 819e 	blt.w	20006e1a <_dtoa_r+0xdaa>
20006ade:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
20006ae0:	4332      	orrs	r2, r6
20006ae2:	d103      	bne.n	20006aec <_dtoa_r+0xa7c>
20006ae4:	9b11      	ldr	r3, [sp, #68]	; 0x44
20006ae6:	2b00      	cmp	r3, #0
20006ae8:	f000 8197 	beq.w	20006e1a <_dtoa_r+0xdaa>
20006aec:	f1b9 0f00 	cmp.w	r9, #0
20006af0:	f300 81ce 	bgt.w	20006e90 <_dtoa_r+0xe20>
20006af4:	990f      	ldr	r1, [sp, #60]	; 0x3c
20006af6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20006af8:	f801 2b01 	strb.w	r2, [r1], #1
20006afc:	9b08      	ldr	r3, [sp, #32]
20006afe:	910f      	str	r1, [sp, #60]	; 0x3c
20006b00:	429d      	cmp	r5, r3
20006b02:	f000 81c2 	beq.w	20006e8a <_dtoa_r+0xe1a>
20006b06:	4659      	mov	r1, fp
20006b08:	220a      	movs	r2, #10
20006b0a:	2300      	movs	r3, #0
20006b0c:	4620      	mov	r0, r4
20006b0e:	f001 fbbb 	bl	20008288 <__multadd>
20006b12:	4557      	cmp	r7, sl
20006b14:	4639      	mov	r1, r7
20006b16:	4683      	mov	fp, r0
20006b18:	d014      	beq.n	20006b44 <_dtoa_r+0xad4>
20006b1a:	220a      	movs	r2, #10
20006b1c:	2300      	movs	r3, #0
20006b1e:	4620      	mov	r0, r4
20006b20:	3501      	adds	r5, #1
20006b22:	f001 fbb1 	bl	20008288 <__multadd>
20006b26:	4651      	mov	r1, sl
20006b28:	220a      	movs	r2, #10
20006b2a:	2300      	movs	r3, #0
20006b2c:	4607      	mov	r7, r0
20006b2e:	4620      	mov	r0, r4
20006b30:	f001 fbaa 	bl	20008288 <__multadd>
20006b34:	4682      	mov	sl, r0
20006b36:	e7ad      	b.n	20006a94 <_dtoa_r+0xa24>
20006b38:	4658      	mov	r0, fp
20006b3a:	4641      	mov	r1, r8
20006b3c:	f001 f832 	bl	20007ba4 <__mcmp>
20006b40:	4681      	mov	r9, r0
20006b42:	e7bd      	b.n	20006ac0 <_dtoa_r+0xa50>
20006b44:	4620      	mov	r0, r4
20006b46:	220a      	movs	r2, #10
20006b48:	2300      	movs	r3, #0
20006b4a:	3501      	adds	r5, #1
20006b4c:	f001 fb9c 	bl	20008288 <__multadd>
20006b50:	4607      	mov	r7, r0
20006b52:	4682      	mov	sl, r0
20006b54:	e79e      	b.n	20006a94 <_dtoa_r+0xa24>
20006b56:	9612      	str	r6, [sp, #72]	; 0x48
20006b58:	f8dd c020 	ldr.w	ip, [sp, #32]
20006b5c:	e459      	b.n	20006412 <_dtoa_r+0x3a2>
20006b5e:	4275      	negs	r5, r6
20006b60:	2d00      	cmp	r5, #0
20006b62:	f040 8101 	bne.w	20006d68 <_dtoa_r+0xcf8>
20006b66:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20006b6a:	f04f 0802 	mov.w	r8, #2
20006b6e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006b72:	e40c      	b.n	2000638e <_dtoa_r+0x31e>
20006b74:	f649 3138 	movw	r1, #39736	; 0x9b38
20006b78:	4642      	mov	r2, r8
20006b7a:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006b7e:	464b      	mov	r3, r9
20006b80:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
20006b84:	f8cd c00c 	str.w	ip, [sp, #12]
20006b88:	9d10      	ldr	r5, [sp, #64]	; 0x40
20006b8a:	e951 0102 	ldrd	r0, r1, [r1, #-8]
20006b8e:	f7fc fd8f 	bl	200036b0 <__aeabi_dmul>
20006b92:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
20006b96:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006b9a:	f002 fa53 	bl	20009044 <__aeabi_d2iz>
20006b9e:	4607      	mov	r7, r0
20006ba0:	f7fc fd20 	bl	200035e4 <__aeabi_i2d>
20006ba4:	460b      	mov	r3, r1
20006ba6:	4602      	mov	r2, r0
20006ba8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006bac:	f7fc fbcc 	bl	20003348 <__aeabi_dsub>
20006bb0:	f107 0330 	add.w	r3, r7, #48	; 0x30
20006bb4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006bb8:	f805 3b01 	strb.w	r3, [r5], #1
20006bbc:	f8dd c00c 	ldr.w	ip, [sp, #12]
20006bc0:	f1bc 0f01 	cmp.w	ip, #1
20006bc4:	d029      	beq.n	20006c1a <_dtoa_r+0xbaa>
20006bc6:	46d1      	mov	r9, sl
20006bc8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006bcc:	46b2      	mov	sl, r6
20006bce:	9e10      	ldr	r6, [sp, #64]	; 0x40
20006bd0:	951c      	str	r5, [sp, #112]	; 0x70
20006bd2:	2701      	movs	r7, #1
20006bd4:	4665      	mov	r5, ip
20006bd6:	46a0      	mov	r8, r4
20006bd8:	f240 0300 	movw	r3, #0
20006bdc:	2200      	movs	r2, #0
20006bde:	f2c4 0324 	movt	r3, #16420	; 0x4024
20006be2:	f7fc fd65 	bl	200036b0 <__aeabi_dmul>
20006be6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006bea:	f002 fa2b 	bl	20009044 <__aeabi_d2iz>
20006bee:	4604      	mov	r4, r0
20006bf0:	f7fc fcf8 	bl	200035e4 <__aeabi_i2d>
20006bf4:	3430      	adds	r4, #48	; 0x30
20006bf6:	4602      	mov	r2, r0
20006bf8:	460b      	mov	r3, r1
20006bfa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006bfe:	f7fc fba3 	bl	20003348 <__aeabi_dsub>
20006c02:	55f4      	strb	r4, [r6, r7]
20006c04:	3701      	adds	r7, #1
20006c06:	42af      	cmp	r7, r5
20006c08:	d1e6      	bne.n	20006bd8 <_dtoa_r+0xb68>
20006c0a:	9d1c      	ldr	r5, [sp, #112]	; 0x70
20006c0c:	3f01      	subs	r7, #1
20006c0e:	4656      	mov	r6, sl
20006c10:	4644      	mov	r4, r8
20006c12:	46ca      	mov	sl, r9
20006c14:	19ed      	adds	r5, r5, r7
20006c16:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006c1a:	f240 0300 	movw	r3, #0
20006c1e:	2200      	movs	r2, #0
20006c20:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
20006c24:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
20006c28:	f7fc fb90 	bl	2000334c <__adddf3>
20006c2c:	4602      	mov	r2, r0
20006c2e:	460b      	mov	r3, r1
20006c30:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006c34:	f002 f9fc 	bl	20009030 <__aeabi_dcmpgt>
20006c38:	b9f0      	cbnz	r0, 20006c78 <_dtoa_r+0xc08>
20006c3a:	f240 0100 	movw	r1, #0
20006c3e:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
20006c42:	2000      	movs	r0, #0
20006c44:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
20006c48:	f7fc fb7e 	bl	20003348 <__aeabi_dsub>
20006c4c:	4602      	mov	r2, r0
20006c4e:	460b      	mov	r3, r1
20006c50:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006c54:	f002 f9ce 	bl	20008ff4 <__aeabi_dcmplt>
20006c58:	2800      	cmp	r0, #0
20006c5a:	f43f acac 	beq.w	200065b6 <_dtoa_r+0x546>
20006c5e:	462b      	mov	r3, r5
20006c60:	461d      	mov	r5, r3
20006c62:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
20006c66:	2a30      	cmp	r2, #48	; 0x30
20006c68:	d0fa      	beq.n	20006c60 <_dtoa_r+0xbf0>
20006c6a:	e61d      	b.n	200068a8 <_dtoa_r+0x838>
20006c6c:	9810      	ldr	r0, [sp, #64]	; 0x40
20006c6e:	f7ff ba40 	b.w	200060f2 <_dtoa_r+0x82>
20006c72:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20006c76:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20006c78:	9e12      	ldr	r6, [sp, #72]	; 0x48
20006c7a:	9910      	ldr	r1, [sp, #64]	; 0x40
20006c7c:	e550      	b.n	20006720 <_dtoa_r+0x6b0>
20006c7e:	4658      	mov	r0, fp
20006c80:	9906      	ldr	r1, [sp, #24]
20006c82:	f000 ff8f 	bl	20007ba4 <__mcmp>
20006c86:	2800      	cmp	r0, #0
20006c88:	f6bf add0 	bge.w	2000682c <_dtoa_r+0x7bc>
20006c8c:	4659      	mov	r1, fp
20006c8e:	4620      	mov	r0, r4
20006c90:	220a      	movs	r2, #10
20006c92:	2300      	movs	r3, #0
20006c94:	f001 faf8 	bl	20008288 <__multadd>
20006c98:	9916      	ldr	r1, [sp, #88]	; 0x58
20006c9a:	3e01      	subs	r6, #1
20006c9c:	4683      	mov	fp, r0
20006c9e:	2900      	cmp	r1, #0
20006ca0:	f040 8119 	bne.w	20006ed6 <_dtoa_r+0xe66>
20006ca4:	9a11      	ldr	r2, [sp, #68]	; 0x44
20006ca6:	9208      	str	r2, [sp, #32]
20006ca8:	e5c0      	b.n	2000682c <_dtoa_r+0x7bc>
20006caa:	9806      	ldr	r0, [sp, #24]
20006cac:	6903      	ldr	r3, [r0, #16]
20006cae:	eb00 0383 	add.w	r3, r0, r3, lsl #2
20006cb2:	6918      	ldr	r0, [r3, #16]
20006cb4:	f000 ff24 	bl	20007b00 <__hi0bits>
20006cb8:	f1c0 0320 	rsb	r3, r0, #32
20006cbc:	e595      	b.n	200067ea <_dtoa_r+0x77a>
20006cbe:	2101      	movs	r1, #1
20006cc0:	9111      	str	r1, [sp, #68]	; 0x44
20006cc2:	9108      	str	r1, [sp, #32]
20006cc4:	912b      	str	r1, [sp, #172]	; 0xac
20006cc6:	f7ff bb0f 	b.w	200062e8 <_dtoa_r+0x278>
20006cca:	9d10      	ldr	r5, [sp, #64]	; 0x40
20006ccc:	46b1      	mov	r9, r6
20006cce:	9f16      	ldr	r7, [sp, #88]	; 0x58
20006cd0:	46aa      	mov	sl, r5
20006cd2:	f8dd 8018 	ldr.w	r8, [sp, #24]
20006cd6:	9e08      	ldr	r6, [sp, #32]
20006cd8:	e002      	b.n	20006ce0 <_dtoa_r+0xc70>
20006cda:	f001 fad5 	bl	20008288 <__multadd>
20006cde:	4683      	mov	fp, r0
20006ce0:	4641      	mov	r1, r8
20006ce2:	4658      	mov	r0, fp
20006ce4:	f7ff f934 	bl	20005f50 <quorem>
20006ce8:	3501      	adds	r5, #1
20006cea:	220a      	movs	r2, #10
20006cec:	2300      	movs	r3, #0
20006cee:	4659      	mov	r1, fp
20006cf0:	f100 0c30 	add.w	ip, r0, #48	; 0x30
20006cf4:	f80a c007 	strb.w	ip, [sl, r7]
20006cf8:	3701      	adds	r7, #1
20006cfa:	4620      	mov	r0, r4
20006cfc:	42be      	cmp	r6, r7
20006cfe:	dcec      	bgt.n	20006cda <_dtoa_r+0xc6a>
20006d00:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20006d04:	464e      	mov	r6, r9
20006d06:	2700      	movs	r7, #0
20006d08:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20006d0c:	4659      	mov	r1, fp
20006d0e:	2201      	movs	r2, #1
20006d10:	4620      	mov	r0, r4
20006d12:	f001 f9b7 	bl	20008084 <__lshift>
20006d16:	9906      	ldr	r1, [sp, #24]
20006d18:	4683      	mov	fp, r0
20006d1a:	f000 ff43 	bl	20007ba4 <__mcmp>
20006d1e:	2800      	cmp	r0, #0
20006d20:	dd0f      	ble.n	20006d42 <_dtoa_r+0xcd2>
20006d22:	9910      	ldr	r1, [sp, #64]	; 0x40
20006d24:	e000      	b.n	20006d28 <_dtoa_r+0xcb8>
20006d26:	461d      	mov	r5, r3
20006d28:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20006d2c:	1e6b      	subs	r3, r5, #1
20006d2e:	2a39      	cmp	r2, #57	; 0x39
20006d30:	f040 808c 	bne.w	20006e4c <_dtoa_r+0xddc>
20006d34:	428b      	cmp	r3, r1
20006d36:	d1f6      	bne.n	20006d26 <_dtoa_r+0xcb6>
20006d38:	9910      	ldr	r1, [sp, #64]	; 0x40
20006d3a:	2331      	movs	r3, #49	; 0x31
20006d3c:	3601      	adds	r6, #1
20006d3e:	700b      	strb	r3, [r1, #0]
20006d40:	e59a      	b.n	20006878 <_dtoa_r+0x808>
20006d42:	d103      	bne.n	20006d4c <_dtoa_r+0xcdc>
20006d44:	980b      	ldr	r0, [sp, #44]	; 0x2c
20006d46:	f010 0f01 	tst.w	r0, #1
20006d4a:	d1ea      	bne.n	20006d22 <_dtoa_r+0xcb2>
20006d4c:	462b      	mov	r3, r5
20006d4e:	461d      	mov	r5, r3
20006d50:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
20006d54:	2a30      	cmp	r2, #48	; 0x30
20006d56:	d0fa      	beq.n	20006d4e <_dtoa_r+0xcde>
20006d58:	e58e      	b.n	20006878 <_dtoa_r+0x808>
20006d5a:	4659      	mov	r1, fp
20006d5c:	9a15      	ldr	r2, [sp, #84]	; 0x54
20006d5e:	4620      	mov	r0, r4
20006d60:	f001 fad6 	bl	20008310 <__pow5mult>
20006d64:	4683      	mov	fp, r0
20006d66:	e528      	b.n	200067ba <_dtoa_r+0x74a>
20006d68:	f005 030f 	and.w	r3, r5, #15
20006d6c:	f649 3238 	movw	r2, #39736	; 0x9b38
20006d70:	f2c2 0200 	movt	r2, #8192	; 0x2000
20006d74:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20006d78:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
20006d7c:	e9d3 2300 	ldrd	r2, r3, [r3]
20006d80:	f7fc fc96 	bl	200036b0 <__aeabi_dmul>
20006d84:	112d      	asrs	r5, r5, #4
20006d86:	bf08      	it	eq
20006d88:	f04f 0802 	moveq.w	r8, #2
20006d8c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006d90:	f43f aafd 	beq.w	2000638e <_dtoa_r+0x31e>
20006d94:	f649 4710 	movw	r7, #39952	; 0x9c10
20006d98:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20006d9c:	f04f 0802 	mov.w	r8, #2
20006da0:	f2c2 0700 	movt	r7, #8192	; 0x2000
20006da4:	f015 0f01 	tst.w	r5, #1
20006da8:	4610      	mov	r0, r2
20006daa:	4619      	mov	r1, r3
20006dac:	d007      	beq.n	20006dbe <_dtoa_r+0xd4e>
20006dae:	e9d7 2300 	ldrd	r2, r3, [r7]
20006db2:	f108 0801 	add.w	r8, r8, #1
20006db6:	f7fc fc7b 	bl	200036b0 <__aeabi_dmul>
20006dba:	4602      	mov	r2, r0
20006dbc:	460b      	mov	r3, r1
20006dbe:	3708      	adds	r7, #8
20006dc0:	106d      	asrs	r5, r5, #1
20006dc2:	d1ef      	bne.n	20006da4 <_dtoa_r+0xd34>
20006dc4:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
20006dc8:	f7ff bae1 	b.w	2000638e <_dtoa_r+0x31e>
20006dcc:	9915      	ldr	r1, [sp, #84]	; 0x54
20006dce:	9a17      	ldr	r2, [sp, #92]	; 0x5c
20006dd0:	1a5b      	subs	r3, r3, r1
20006dd2:	18c9      	adds	r1, r1, r3
20006dd4:	18d2      	adds	r2, r2, r3
20006dd6:	9115      	str	r1, [sp, #84]	; 0x54
20006dd8:	9217      	str	r2, [sp, #92]	; 0x5c
20006dda:	e5a0      	b.n	2000691e <_dtoa_r+0x8ae>
20006ddc:	4659      	mov	r1, fp
20006dde:	4620      	mov	r0, r4
20006de0:	f001 fa96 	bl	20008310 <__pow5mult>
20006de4:	4683      	mov	fp, r0
20006de6:	e4e8      	b.n	200067ba <_dtoa_r+0x74a>
20006de8:	9919      	ldr	r1, [sp, #100]	; 0x64
20006dea:	2900      	cmp	r1, #0
20006dec:	d047      	beq.n	20006e7e <_dtoa_r+0xe0e>
20006dee:	f503 6386 	add.w	r3, r3, #1072	; 0x430
20006df2:	9f15      	ldr	r7, [sp, #84]	; 0x54
20006df4:	3303      	adds	r3, #3
20006df6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20006df8:	e597      	b.n	2000692a <_dtoa_r+0x8ba>
20006dfa:	3201      	adds	r2, #1
20006dfc:	b2d2      	uxtb	r2, r2
20006dfe:	e49d      	b.n	2000673c <_dtoa_r+0x6cc>
20006e00:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20006e04:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
20006e08:	9e1d      	ldr	r6, [sp, #116]	; 0x74
20006e0a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20006e0c:	f7ff bbd3 	b.w	200065b6 <_dtoa_r+0x546>
20006e10:	990f      	ldr	r1, [sp, #60]	; 0x3c
20006e12:	2300      	movs	r3, #0
20006e14:	9808      	ldr	r0, [sp, #32]
20006e16:	1a0d      	subs	r5, r1, r0
20006e18:	e587      	b.n	2000692a <_dtoa_r+0x8ba>
20006e1a:	f1b9 0f00 	cmp.w	r9, #0
20006e1e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20006e20:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20006e22:	dd0f      	ble.n	20006e44 <_dtoa_r+0xdd4>
20006e24:	4659      	mov	r1, fp
20006e26:	2201      	movs	r2, #1
20006e28:	4620      	mov	r0, r4
20006e2a:	f001 f92b 	bl	20008084 <__lshift>
20006e2e:	9906      	ldr	r1, [sp, #24]
20006e30:	4683      	mov	fp, r0
20006e32:	f000 feb7 	bl	20007ba4 <__mcmp>
20006e36:	2800      	cmp	r0, #0
20006e38:	dd47      	ble.n	20006eca <_dtoa_r+0xe5a>
20006e3a:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006e3c:	2939      	cmp	r1, #57	; 0x39
20006e3e:	d031      	beq.n	20006ea4 <_dtoa_r+0xe34>
20006e40:	3101      	adds	r1, #1
20006e42:	910b      	str	r1, [sp, #44]	; 0x2c
20006e44:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20006e46:	f805 2b01 	strb.w	r2, [r5], #1
20006e4a:	e515      	b.n	20006878 <_dtoa_r+0x808>
20006e4c:	3201      	adds	r2, #1
20006e4e:	701a      	strb	r2, [r3, #0]
20006e50:	e512      	b.n	20006878 <_dtoa_r+0x808>
20006e52:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20006e54:	4620      	mov	r0, r4
20006e56:	6851      	ldr	r1, [r2, #4]
20006e58:	f000 fffa 	bl	20007e50 <_Balloc>
20006e5c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
20006e5e:	f103 010c 	add.w	r1, r3, #12
20006e62:	691a      	ldr	r2, [r3, #16]
20006e64:	3202      	adds	r2, #2
20006e66:	0092      	lsls	r2, r2, #2
20006e68:	4605      	mov	r5, r0
20006e6a:	300c      	adds	r0, #12
20006e6c:	f7fd f95c 	bl	20004128 <memcpy>
20006e70:	4620      	mov	r0, r4
20006e72:	4629      	mov	r1, r5
20006e74:	2201      	movs	r2, #1
20006e76:	f001 f905 	bl	20008084 <__lshift>
20006e7a:	4682      	mov	sl, r0
20006e7c:	e601      	b.n	20006a82 <_dtoa_r+0xa12>
20006e7e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
20006e80:	9f15      	ldr	r7, [sp, #84]	; 0x54
20006e82:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20006e84:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
20006e88:	e54f      	b.n	2000692a <_dtoa_r+0x8ba>
20006e8a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20006e8c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20006e8e:	e73d      	b.n	20006d0c <_dtoa_r+0xc9c>
20006e90:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20006e92:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20006e94:	2b39      	cmp	r3, #57	; 0x39
20006e96:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20006e98:	d004      	beq.n	20006ea4 <_dtoa_r+0xe34>
20006e9a:	980b      	ldr	r0, [sp, #44]	; 0x2c
20006e9c:	1c43      	adds	r3, r0, #1
20006e9e:	f805 3b01 	strb.w	r3, [r5], #1
20006ea2:	e4e9      	b.n	20006878 <_dtoa_r+0x808>
20006ea4:	2339      	movs	r3, #57	; 0x39
20006ea6:	f805 3b01 	strb.w	r3, [r5], #1
20006eaa:	9910      	ldr	r1, [sp, #64]	; 0x40
20006eac:	e73c      	b.n	20006d28 <_dtoa_r+0xcb8>
20006eae:	980b      	ldr	r0, [sp, #44]	; 0x2c
20006eb0:	4633      	mov	r3, r6
20006eb2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20006eb4:	2839      	cmp	r0, #57	; 0x39
20006eb6:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20006eb8:	d0f4      	beq.n	20006ea4 <_dtoa_r+0xe34>
20006eba:	2b00      	cmp	r3, #0
20006ebc:	dd01      	ble.n	20006ec2 <_dtoa_r+0xe52>
20006ebe:	3001      	adds	r0, #1
20006ec0:	900b      	str	r0, [sp, #44]	; 0x2c
20006ec2:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006ec4:	f805 1b01 	strb.w	r1, [r5], #1
20006ec8:	e4d6      	b.n	20006878 <_dtoa_r+0x808>
20006eca:	d1bb      	bne.n	20006e44 <_dtoa_r+0xdd4>
20006ecc:	980b      	ldr	r0, [sp, #44]	; 0x2c
20006ece:	f010 0f01 	tst.w	r0, #1
20006ed2:	d0b7      	beq.n	20006e44 <_dtoa_r+0xdd4>
20006ed4:	e7b1      	b.n	20006e3a <_dtoa_r+0xdca>
20006ed6:	2300      	movs	r3, #0
20006ed8:	990c      	ldr	r1, [sp, #48]	; 0x30
20006eda:	4620      	mov	r0, r4
20006edc:	220a      	movs	r2, #10
20006ede:	f001 f9d3 	bl	20008288 <__multadd>
20006ee2:	9b11      	ldr	r3, [sp, #68]	; 0x44
20006ee4:	9308      	str	r3, [sp, #32]
20006ee6:	900c      	str	r0, [sp, #48]	; 0x30
20006ee8:	e4a0      	b.n	2000682c <_dtoa_r+0x7bc>
20006eea:	9908      	ldr	r1, [sp, #32]
20006eec:	290e      	cmp	r1, #14
20006eee:	bf8c      	ite	hi
20006ef0:	2700      	movhi	r7, #0
20006ef2:	f007 0701 	andls.w	r7, r7, #1
20006ef6:	f7ff b9fa 	b.w	200062ee <_dtoa_r+0x27e>
20006efa:	f43f ac81 	beq.w	20006800 <_dtoa_r+0x790>
20006efe:	331c      	adds	r3, #28
20006f00:	e479      	b.n	200067f6 <_dtoa_r+0x786>
20006f02:	2701      	movs	r7, #1
20006f04:	f7ff b98a 	b.w	2000621c <_dtoa_r+0x1ac>

20006f08 <_fflush_r>:
20006f08:	690b      	ldr	r3, [r1, #16]
20006f0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20006f0e:	460c      	mov	r4, r1
20006f10:	4680      	mov	r8, r0
20006f12:	2b00      	cmp	r3, #0
20006f14:	d071      	beq.n	20006ffa <_fflush_r+0xf2>
20006f16:	b110      	cbz	r0, 20006f1e <_fflush_r+0x16>
20006f18:	6983      	ldr	r3, [r0, #24]
20006f1a:	2b00      	cmp	r3, #0
20006f1c:	d078      	beq.n	20007010 <_fflush_r+0x108>
20006f1e:	f649 2394 	movw	r3, #39572	; 0x9a94
20006f22:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006f26:	429c      	cmp	r4, r3
20006f28:	bf08      	it	eq
20006f2a:	f8d8 4004 	ldreq.w	r4, [r8, #4]
20006f2e:	d010      	beq.n	20006f52 <_fflush_r+0x4a>
20006f30:	f649 23b4 	movw	r3, #39604	; 0x9ab4
20006f34:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006f38:	429c      	cmp	r4, r3
20006f3a:	bf08      	it	eq
20006f3c:	f8d8 4008 	ldreq.w	r4, [r8, #8]
20006f40:	d007      	beq.n	20006f52 <_fflush_r+0x4a>
20006f42:	f649 23d4 	movw	r3, #39636	; 0x9ad4
20006f46:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006f4a:	429c      	cmp	r4, r3
20006f4c:	bf08      	it	eq
20006f4e:	f8d8 400c 	ldreq.w	r4, [r8, #12]
20006f52:	89a3      	ldrh	r3, [r4, #12]
20006f54:	b21a      	sxth	r2, r3
20006f56:	f012 0f08 	tst.w	r2, #8
20006f5a:	d135      	bne.n	20006fc8 <_fflush_r+0xc0>
20006f5c:	6862      	ldr	r2, [r4, #4]
20006f5e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20006f62:	81a3      	strh	r3, [r4, #12]
20006f64:	2a00      	cmp	r2, #0
20006f66:	dd5e      	ble.n	20007026 <_fflush_r+0x11e>
20006f68:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
20006f6a:	2e00      	cmp	r6, #0
20006f6c:	d045      	beq.n	20006ffa <_fflush_r+0xf2>
20006f6e:	b29b      	uxth	r3, r3
20006f70:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
20006f74:	bf18      	it	ne
20006f76:	6d65      	ldrne	r5, [r4, #84]	; 0x54
20006f78:	d059      	beq.n	2000702e <_fflush_r+0x126>
20006f7a:	f013 0f04 	tst.w	r3, #4
20006f7e:	d14a      	bne.n	20007016 <_fflush_r+0x10e>
20006f80:	2300      	movs	r3, #0
20006f82:	4640      	mov	r0, r8
20006f84:	6a21      	ldr	r1, [r4, #32]
20006f86:	462a      	mov	r2, r5
20006f88:	47b0      	blx	r6
20006f8a:	4285      	cmp	r5, r0
20006f8c:	d138      	bne.n	20007000 <_fflush_r+0xf8>
20006f8e:	89a1      	ldrh	r1, [r4, #12]
20006f90:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
20006f94:	6922      	ldr	r2, [r4, #16]
20006f96:	f2c0 0300 	movt	r3, #0
20006f9a:	ea01 0303 	and.w	r3, r1, r3
20006f9e:	2100      	movs	r1, #0
20006fa0:	6061      	str	r1, [r4, #4]
20006fa2:	f413 5f80 	tst.w	r3, #4096	; 0x1000
20006fa6:	6b61      	ldr	r1, [r4, #52]	; 0x34
20006fa8:	81a3      	strh	r3, [r4, #12]
20006faa:	6022      	str	r2, [r4, #0]
20006fac:	bf18      	it	ne
20006fae:	6565      	strne	r5, [r4, #84]	; 0x54
20006fb0:	b319      	cbz	r1, 20006ffa <_fflush_r+0xf2>
20006fb2:	f104 0344 	add.w	r3, r4, #68	; 0x44
20006fb6:	4299      	cmp	r1, r3
20006fb8:	d002      	beq.n	20006fc0 <_fflush_r+0xb8>
20006fba:	4640      	mov	r0, r8
20006fbc:	f000 f998 	bl	200072f0 <_free_r>
20006fc0:	2000      	movs	r0, #0
20006fc2:	6360      	str	r0, [r4, #52]	; 0x34
20006fc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20006fc8:	6926      	ldr	r6, [r4, #16]
20006fca:	b1b6      	cbz	r6, 20006ffa <_fflush_r+0xf2>
20006fcc:	6825      	ldr	r5, [r4, #0]
20006fce:	6026      	str	r6, [r4, #0]
20006fd0:	1bad      	subs	r5, r5, r6
20006fd2:	f012 0f03 	tst.w	r2, #3
20006fd6:	bf0c      	ite	eq
20006fd8:	6963      	ldreq	r3, [r4, #20]
20006fda:	2300      	movne	r3, #0
20006fdc:	60a3      	str	r3, [r4, #8]
20006fde:	e00a      	b.n	20006ff6 <_fflush_r+0xee>
20006fe0:	4632      	mov	r2, r6
20006fe2:	462b      	mov	r3, r5
20006fe4:	6aa7      	ldr	r7, [r4, #40]	; 0x28
20006fe6:	4640      	mov	r0, r8
20006fe8:	6a21      	ldr	r1, [r4, #32]
20006fea:	47b8      	blx	r7
20006fec:	2800      	cmp	r0, #0
20006fee:	ebc0 0505 	rsb	r5, r0, r5
20006ff2:	4406      	add	r6, r0
20006ff4:	dd04      	ble.n	20007000 <_fflush_r+0xf8>
20006ff6:	2d00      	cmp	r5, #0
20006ff8:	dcf2      	bgt.n	20006fe0 <_fflush_r+0xd8>
20006ffa:	2000      	movs	r0, #0
20006ffc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20007000:	89a3      	ldrh	r3, [r4, #12]
20007002:	f04f 30ff 	mov.w	r0, #4294967295
20007006:	f043 0340 	orr.w	r3, r3, #64	; 0x40
2000700a:	81a3      	strh	r3, [r4, #12]
2000700c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20007010:	f000 f8ea 	bl	200071e8 <__sinit>
20007014:	e783      	b.n	20006f1e <_fflush_r+0x16>
20007016:	6862      	ldr	r2, [r4, #4]
20007018:	6b63      	ldr	r3, [r4, #52]	; 0x34
2000701a:	1aad      	subs	r5, r5, r2
2000701c:	2b00      	cmp	r3, #0
2000701e:	d0af      	beq.n	20006f80 <_fflush_r+0x78>
20007020:	6c23      	ldr	r3, [r4, #64]	; 0x40
20007022:	1aed      	subs	r5, r5, r3
20007024:	e7ac      	b.n	20006f80 <_fflush_r+0x78>
20007026:	6c22      	ldr	r2, [r4, #64]	; 0x40
20007028:	2a00      	cmp	r2, #0
2000702a:	dc9d      	bgt.n	20006f68 <_fflush_r+0x60>
2000702c:	e7e5      	b.n	20006ffa <_fflush_r+0xf2>
2000702e:	2301      	movs	r3, #1
20007030:	4640      	mov	r0, r8
20007032:	6a21      	ldr	r1, [r4, #32]
20007034:	47b0      	blx	r6
20007036:	f1b0 3fff 	cmp.w	r0, #4294967295
2000703a:	4605      	mov	r5, r0
2000703c:	d002      	beq.n	20007044 <_fflush_r+0x13c>
2000703e:	89a3      	ldrh	r3, [r4, #12]
20007040:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
20007042:	e79a      	b.n	20006f7a <_fflush_r+0x72>
20007044:	f8d8 3000 	ldr.w	r3, [r8]
20007048:	2b1d      	cmp	r3, #29
2000704a:	d0d6      	beq.n	20006ffa <_fflush_r+0xf2>
2000704c:	89a3      	ldrh	r3, [r4, #12]
2000704e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20007052:	81a3      	strh	r3, [r4, #12]
20007054:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

20007058 <fflush>:
20007058:	4601      	mov	r1, r0
2000705a:	b128      	cbz	r0, 20007068 <fflush+0x10>
2000705c:	f649 43b4 	movw	r3, #40116	; 0x9cb4
20007060:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007064:	6818      	ldr	r0, [r3, #0]
20007066:	e74f      	b.n	20006f08 <_fflush_r>
20007068:	f649 2314 	movw	r3, #39444	; 0x9a14
2000706c:	f646 7109 	movw	r1, #28425	; 0x6f09
20007070:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007074:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007078:	6818      	ldr	r0, [r3, #0]
2000707a:	f000 bbb3 	b.w	200077e4 <_fwalk_reent>
2000707e:	bf00      	nop

20007080 <__sfp_lock_acquire>:
20007080:	4770      	bx	lr
20007082:	bf00      	nop

20007084 <__sfp_lock_release>:
20007084:	4770      	bx	lr
20007086:	bf00      	nop

20007088 <__sinit_lock_acquire>:
20007088:	4770      	bx	lr
2000708a:	bf00      	nop

2000708c <__sinit_lock_release>:
2000708c:	4770      	bx	lr
2000708e:	bf00      	nop

20007090 <__fp_lock>:
20007090:	2000      	movs	r0, #0
20007092:	4770      	bx	lr

20007094 <__fp_unlock>:
20007094:	2000      	movs	r0, #0
20007096:	4770      	bx	lr

20007098 <__fp_unlock_all>:
20007098:	f649 43b4 	movw	r3, #40116	; 0x9cb4
2000709c:	f247 0195 	movw	r1, #28821	; 0x7095
200070a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200070a4:	f2c2 0100 	movt	r1, #8192	; 0x2000
200070a8:	6818      	ldr	r0, [r3, #0]
200070aa:	f000 bbc5 	b.w	20007838 <_fwalk>
200070ae:	bf00      	nop

200070b0 <__fp_lock_all>:
200070b0:	f649 43b4 	movw	r3, #40116	; 0x9cb4
200070b4:	f247 0191 	movw	r1, #28817	; 0x7091
200070b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200070bc:	f2c2 0100 	movt	r1, #8192	; 0x2000
200070c0:	6818      	ldr	r0, [r3, #0]
200070c2:	f000 bbb9 	b.w	20007838 <_fwalk>
200070c6:	bf00      	nop

200070c8 <_cleanup_r>:
200070c8:	f648 31f9 	movw	r1, #35833	; 0x8bf9
200070cc:	f2c2 0100 	movt	r1, #8192	; 0x2000
200070d0:	f000 bbb2 	b.w	20007838 <_fwalk>

200070d4 <_cleanup>:
200070d4:	f649 2314 	movw	r3, #39444	; 0x9a14
200070d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200070dc:	6818      	ldr	r0, [r3, #0]
200070de:	e7f3      	b.n	200070c8 <_cleanup_r>

200070e0 <std>:
200070e0:	b510      	push	{r4, lr}
200070e2:	4604      	mov	r4, r0
200070e4:	2300      	movs	r3, #0
200070e6:	305c      	adds	r0, #92	; 0x5c
200070e8:	81a1      	strh	r1, [r4, #12]
200070ea:	4619      	mov	r1, r3
200070ec:	81e2      	strh	r2, [r4, #14]
200070ee:	2208      	movs	r2, #8
200070f0:	6023      	str	r3, [r4, #0]
200070f2:	6063      	str	r3, [r4, #4]
200070f4:	60a3      	str	r3, [r4, #8]
200070f6:	6663      	str	r3, [r4, #100]	; 0x64
200070f8:	6123      	str	r3, [r4, #16]
200070fa:	6163      	str	r3, [r4, #20]
200070fc:	61a3      	str	r3, [r4, #24]
200070fe:	f7fd f8db 	bl	200042b8 <memset>
20007102:	f648 00b9 	movw	r0, #35001	; 0x88b9
20007106:	f648 017d 	movw	r1, #34941	; 0x887d
2000710a:	f648 0255 	movw	r2, #34901	; 0x8855
2000710e:	f648 034d 	movw	r3, #34893	; 0x884d
20007112:	f2c2 0000 	movt	r0, #8192	; 0x2000
20007116:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000711a:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000711e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007122:	6260      	str	r0, [r4, #36]	; 0x24
20007124:	62a1      	str	r1, [r4, #40]	; 0x28
20007126:	62e2      	str	r2, [r4, #44]	; 0x2c
20007128:	6323      	str	r3, [r4, #48]	; 0x30
2000712a:	6224      	str	r4, [r4, #32]
2000712c:	bd10      	pop	{r4, pc}
2000712e:	bf00      	nop

20007130 <__sfmoreglue>:
20007130:	b570      	push	{r4, r5, r6, lr}
20007132:	2568      	movs	r5, #104	; 0x68
20007134:	460e      	mov	r6, r1
20007136:	fb05 f501 	mul.w	r5, r5, r1
2000713a:	f105 010c 	add.w	r1, r5, #12
2000713e:	f7fc fd21 	bl	20003b84 <_malloc_r>
20007142:	4604      	mov	r4, r0
20007144:	b148      	cbz	r0, 2000715a <__sfmoreglue+0x2a>
20007146:	f100 030c 	add.w	r3, r0, #12
2000714a:	2100      	movs	r1, #0
2000714c:	6046      	str	r6, [r0, #4]
2000714e:	462a      	mov	r2, r5
20007150:	4618      	mov	r0, r3
20007152:	6021      	str	r1, [r4, #0]
20007154:	60a3      	str	r3, [r4, #8]
20007156:	f7fd f8af 	bl	200042b8 <memset>
2000715a:	4620      	mov	r0, r4
2000715c:	bd70      	pop	{r4, r5, r6, pc}
2000715e:	bf00      	nop

20007160 <__sfp>:
20007160:	f649 2314 	movw	r3, #39444	; 0x9a14
20007164:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007168:	b570      	push	{r4, r5, r6, lr}
2000716a:	681d      	ldr	r5, [r3, #0]
2000716c:	4606      	mov	r6, r0
2000716e:	69ab      	ldr	r3, [r5, #24]
20007170:	2b00      	cmp	r3, #0
20007172:	d02a      	beq.n	200071ca <__sfp+0x6a>
20007174:	35d8      	adds	r5, #216	; 0xd8
20007176:	686b      	ldr	r3, [r5, #4]
20007178:	68ac      	ldr	r4, [r5, #8]
2000717a:	3b01      	subs	r3, #1
2000717c:	d503      	bpl.n	20007186 <__sfp+0x26>
2000717e:	e020      	b.n	200071c2 <__sfp+0x62>
20007180:	3468      	adds	r4, #104	; 0x68
20007182:	3b01      	subs	r3, #1
20007184:	d41d      	bmi.n	200071c2 <__sfp+0x62>
20007186:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
2000718a:	2a00      	cmp	r2, #0
2000718c:	d1f8      	bne.n	20007180 <__sfp+0x20>
2000718e:	2500      	movs	r5, #0
20007190:	f04f 33ff 	mov.w	r3, #4294967295
20007194:	6665      	str	r5, [r4, #100]	; 0x64
20007196:	f104 005c 	add.w	r0, r4, #92	; 0x5c
2000719a:	81e3      	strh	r3, [r4, #14]
2000719c:	4629      	mov	r1, r5
2000719e:	f04f 0301 	mov.w	r3, #1
200071a2:	6025      	str	r5, [r4, #0]
200071a4:	81a3      	strh	r3, [r4, #12]
200071a6:	2208      	movs	r2, #8
200071a8:	60a5      	str	r5, [r4, #8]
200071aa:	6065      	str	r5, [r4, #4]
200071ac:	6125      	str	r5, [r4, #16]
200071ae:	6165      	str	r5, [r4, #20]
200071b0:	61a5      	str	r5, [r4, #24]
200071b2:	f7fd f881 	bl	200042b8 <memset>
200071b6:	64e5      	str	r5, [r4, #76]	; 0x4c
200071b8:	6365      	str	r5, [r4, #52]	; 0x34
200071ba:	63a5      	str	r5, [r4, #56]	; 0x38
200071bc:	64a5      	str	r5, [r4, #72]	; 0x48
200071be:	4620      	mov	r0, r4
200071c0:	bd70      	pop	{r4, r5, r6, pc}
200071c2:	6828      	ldr	r0, [r5, #0]
200071c4:	b128      	cbz	r0, 200071d2 <__sfp+0x72>
200071c6:	4605      	mov	r5, r0
200071c8:	e7d5      	b.n	20007176 <__sfp+0x16>
200071ca:	4628      	mov	r0, r5
200071cc:	f000 f80c 	bl	200071e8 <__sinit>
200071d0:	e7d0      	b.n	20007174 <__sfp+0x14>
200071d2:	4630      	mov	r0, r6
200071d4:	2104      	movs	r1, #4
200071d6:	f7ff ffab 	bl	20007130 <__sfmoreglue>
200071da:	6028      	str	r0, [r5, #0]
200071dc:	2800      	cmp	r0, #0
200071de:	d1f2      	bne.n	200071c6 <__sfp+0x66>
200071e0:	230c      	movs	r3, #12
200071e2:	4604      	mov	r4, r0
200071e4:	6033      	str	r3, [r6, #0]
200071e6:	e7ea      	b.n	200071be <__sfp+0x5e>

200071e8 <__sinit>:
200071e8:	b570      	push	{r4, r5, r6, lr}
200071ea:	6986      	ldr	r6, [r0, #24]
200071ec:	4604      	mov	r4, r0
200071ee:	b106      	cbz	r6, 200071f2 <__sinit+0xa>
200071f0:	bd70      	pop	{r4, r5, r6, pc}
200071f2:	f247 03c9 	movw	r3, #28873	; 0x70c9
200071f6:	2501      	movs	r5, #1
200071f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200071fc:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
20007200:	6283      	str	r3, [r0, #40]	; 0x28
20007202:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
20007206:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
2000720a:	6185      	str	r5, [r0, #24]
2000720c:	f7ff ffa8 	bl	20007160 <__sfp>
20007210:	6060      	str	r0, [r4, #4]
20007212:	4620      	mov	r0, r4
20007214:	f7ff ffa4 	bl	20007160 <__sfp>
20007218:	60a0      	str	r0, [r4, #8]
2000721a:	4620      	mov	r0, r4
2000721c:	f7ff ffa0 	bl	20007160 <__sfp>
20007220:	4632      	mov	r2, r6
20007222:	2104      	movs	r1, #4
20007224:	4623      	mov	r3, r4
20007226:	60e0      	str	r0, [r4, #12]
20007228:	6860      	ldr	r0, [r4, #4]
2000722a:	f7ff ff59 	bl	200070e0 <std>
2000722e:	462a      	mov	r2, r5
20007230:	68a0      	ldr	r0, [r4, #8]
20007232:	2109      	movs	r1, #9
20007234:	4623      	mov	r3, r4
20007236:	f7ff ff53 	bl	200070e0 <std>
2000723a:	4623      	mov	r3, r4
2000723c:	68e0      	ldr	r0, [r4, #12]
2000723e:	2112      	movs	r1, #18
20007240:	2202      	movs	r2, #2
20007242:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
20007246:	e74b      	b.n	200070e0 <std>

20007248 <_malloc_trim_r>:
20007248:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000724a:	f649 54a8 	movw	r4, #40360	; 0x9da8
2000724e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20007252:	460f      	mov	r7, r1
20007254:	4605      	mov	r5, r0
20007256:	f7fd f899 	bl	2000438c <__malloc_lock>
2000725a:	68a3      	ldr	r3, [r4, #8]
2000725c:	685e      	ldr	r6, [r3, #4]
2000725e:	f026 0603 	bic.w	r6, r6, #3
20007262:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
20007266:	330f      	adds	r3, #15
20007268:	1bdf      	subs	r7, r3, r7
2000726a:	0b3f      	lsrs	r7, r7, #12
2000726c:	3f01      	subs	r7, #1
2000726e:	033f      	lsls	r7, r7, #12
20007270:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
20007274:	db07      	blt.n	20007286 <_malloc_trim_r+0x3e>
20007276:	2100      	movs	r1, #0
20007278:	4628      	mov	r0, r5
2000727a:	f7fd f901 	bl	20004480 <_sbrk_r>
2000727e:	68a3      	ldr	r3, [r4, #8]
20007280:	18f3      	adds	r3, r6, r3
20007282:	4283      	cmp	r3, r0
20007284:	d004      	beq.n	20007290 <_malloc_trim_r+0x48>
20007286:	4628      	mov	r0, r5
20007288:	f7fd f882 	bl	20004390 <__malloc_unlock>
2000728c:	2000      	movs	r0, #0
2000728e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20007290:	4279      	negs	r1, r7
20007292:	4628      	mov	r0, r5
20007294:	f7fd f8f4 	bl	20004480 <_sbrk_r>
20007298:	f1b0 3fff 	cmp.w	r0, #4294967295
2000729c:	d010      	beq.n	200072c0 <_malloc_trim_r+0x78>
2000729e:	68a2      	ldr	r2, [r4, #8]
200072a0:	f24a 2324 	movw	r3, #41508	; 0xa224
200072a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200072a8:	1bf6      	subs	r6, r6, r7
200072aa:	f046 0601 	orr.w	r6, r6, #1
200072ae:	4628      	mov	r0, r5
200072b0:	6056      	str	r6, [r2, #4]
200072b2:	681a      	ldr	r2, [r3, #0]
200072b4:	1bd7      	subs	r7, r2, r7
200072b6:	601f      	str	r7, [r3, #0]
200072b8:	f7fd f86a 	bl	20004390 <__malloc_unlock>
200072bc:	2001      	movs	r0, #1
200072be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
200072c0:	2100      	movs	r1, #0
200072c2:	4628      	mov	r0, r5
200072c4:	f7fd f8dc 	bl	20004480 <_sbrk_r>
200072c8:	68a3      	ldr	r3, [r4, #8]
200072ca:	1ac2      	subs	r2, r0, r3
200072cc:	2a0f      	cmp	r2, #15
200072ce:	ddda      	ble.n	20007286 <_malloc_trim_r+0x3e>
200072d0:	f24a 14b0 	movw	r4, #41392	; 0xa1b0
200072d4:	f24a 2124 	movw	r1, #41508	; 0xa224
200072d8:	f2c2 0400 	movt	r4, #8192	; 0x2000
200072dc:	f2c2 0100 	movt	r1, #8192	; 0x2000
200072e0:	f042 0201 	orr.w	r2, r2, #1
200072e4:	6824      	ldr	r4, [r4, #0]
200072e6:	1b00      	subs	r0, r0, r4
200072e8:	6008      	str	r0, [r1, #0]
200072ea:	605a      	str	r2, [r3, #4]
200072ec:	e7cb      	b.n	20007286 <_malloc_trim_r+0x3e>
200072ee:	bf00      	nop

200072f0 <_free_r>:
200072f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
200072f4:	4605      	mov	r5, r0
200072f6:	460c      	mov	r4, r1
200072f8:	2900      	cmp	r1, #0
200072fa:	f000 8088 	beq.w	2000740e <_free_r+0x11e>
200072fe:	f7fd f845 	bl	2000438c <__malloc_lock>
20007302:	f1a4 0208 	sub.w	r2, r4, #8
20007306:	f649 50a8 	movw	r0, #40360	; 0x9da8
2000730a:	6856      	ldr	r6, [r2, #4]
2000730c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20007310:	f026 0301 	bic.w	r3, r6, #1
20007314:	f8d0 c008 	ldr.w	ip, [r0, #8]
20007318:	18d1      	adds	r1, r2, r3
2000731a:	458c      	cmp	ip, r1
2000731c:	684f      	ldr	r7, [r1, #4]
2000731e:	f027 0703 	bic.w	r7, r7, #3
20007322:	f000 8095 	beq.w	20007450 <_free_r+0x160>
20007326:	f016 0601 	ands.w	r6, r6, #1
2000732a:	604f      	str	r7, [r1, #4]
2000732c:	d05f      	beq.n	200073ee <_free_r+0xfe>
2000732e:	2600      	movs	r6, #0
20007330:	19cc      	adds	r4, r1, r7
20007332:	6864      	ldr	r4, [r4, #4]
20007334:	f014 0f01 	tst.w	r4, #1
20007338:	d106      	bne.n	20007348 <_free_r+0x58>
2000733a:	19db      	adds	r3, r3, r7
2000733c:	2e00      	cmp	r6, #0
2000733e:	d07a      	beq.n	20007436 <_free_r+0x146>
20007340:	688c      	ldr	r4, [r1, #8]
20007342:	68c9      	ldr	r1, [r1, #12]
20007344:	608c      	str	r4, [r1, #8]
20007346:	60e1      	str	r1, [r4, #12]
20007348:	f043 0101 	orr.w	r1, r3, #1
2000734c:	50d3      	str	r3, [r2, r3]
2000734e:	6051      	str	r1, [r2, #4]
20007350:	2e00      	cmp	r6, #0
20007352:	d147      	bne.n	200073e4 <_free_r+0xf4>
20007354:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
20007358:	d35b      	bcc.n	20007412 <_free_r+0x122>
2000735a:	0a59      	lsrs	r1, r3, #9
2000735c:	2904      	cmp	r1, #4
2000735e:	bf9e      	ittt	ls
20007360:	ea4f 1c93 	movls.w	ip, r3, lsr #6
20007364:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
20007368:	ea4f 04cc 	movls.w	r4, ip, lsl #3
2000736c:	d928      	bls.n	200073c0 <_free_r+0xd0>
2000736e:	2914      	cmp	r1, #20
20007370:	bf9c      	itt	ls
20007372:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
20007376:	ea4f 04cc 	movls.w	r4, ip, lsl #3
2000737a:	d921      	bls.n	200073c0 <_free_r+0xd0>
2000737c:	2954      	cmp	r1, #84	; 0x54
2000737e:	bf9e      	ittt	ls
20007380:	ea4f 3c13 	movls.w	ip, r3, lsr #12
20007384:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
20007388:	ea4f 04cc 	movls.w	r4, ip, lsl #3
2000738c:	d918      	bls.n	200073c0 <_free_r+0xd0>
2000738e:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
20007392:	bf9e      	ittt	ls
20007394:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
20007398:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
2000739c:	ea4f 04cc 	movls.w	r4, ip, lsl #3
200073a0:	d90e      	bls.n	200073c0 <_free_r+0xd0>
200073a2:	f240 5c54 	movw	ip, #1364	; 0x554
200073a6:	4561      	cmp	r1, ip
200073a8:	bf95      	itete	ls
200073aa:	ea4f 4c93 	movls.w	ip, r3, lsr #18
200073ae:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
200073b2:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
200073b6:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
200073ba:	bf98      	it	ls
200073bc:	ea4f 04cc 	movls.w	r4, ip, lsl #3
200073c0:	1904      	adds	r4, r0, r4
200073c2:	68a1      	ldr	r1, [r4, #8]
200073c4:	42a1      	cmp	r1, r4
200073c6:	d103      	bne.n	200073d0 <_free_r+0xe0>
200073c8:	e064      	b.n	20007494 <_free_r+0x1a4>
200073ca:	6889      	ldr	r1, [r1, #8]
200073cc:	428c      	cmp	r4, r1
200073ce:	d004      	beq.n	200073da <_free_r+0xea>
200073d0:	6848      	ldr	r0, [r1, #4]
200073d2:	f020 0003 	bic.w	r0, r0, #3
200073d6:	4283      	cmp	r3, r0
200073d8:	d3f7      	bcc.n	200073ca <_free_r+0xda>
200073da:	68cb      	ldr	r3, [r1, #12]
200073dc:	60d3      	str	r3, [r2, #12]
200073de:	6091      	str	r1, [r2, #8]
200073e0:	60ca      	str	r2, [r1, #12]
200073e2:	609a      	str	r2, [r3, #8]
200073e4:	4628      	mov	r0, r5
200073e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
200073ea:	f7fc bfd1 	b.w	20004390 <__malloc_unlock>
200073ee:	f854 4c08 	ldr.w	r4, [r4, #-8]
200073f2:	f100 0c08 	add.w	ip, r0, #8
200073f6:	1b12      	subs	r2, r2, r4
200073f8:	191b      	adds	r3, r3, r4
200073fa:	6894      	ldr	r4, [r2, #8]
200073fc:	4564      	cmp	r4, ip
200073fe:	d047      	beq.n	20007490 <_free_r+0x1a0>
20007400:	f8d2 c00c 	ldr.w	ip, [r2, #12]
20007404:	f8cc 4008 	str.w	r4, [ip, #8]
20007408:	f8c4 c00c 	str.w	ip, [r4, #12]
2000740c:	e790      	b.n	20007330 <_free_r+0x40>
2000740e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20007412:	08db      	lsrs	r3, r3, #3
20007414:	f04f 0c01 	mov.w	ip, #1
20007418:	6846      	ldr	r6, [r0, #4]
2000741a:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
2000741e:	109b      	asrs	r3, r3, #2
20007420:	fa0c f303 	lsl.w	r3, ip, r3
20007424:	60d1      	str	r1, [r2, #12]
20007426:	688c      	ldr	r4, [r1, #8]
20007428:	ea46 0303 	orr.w	r3, r6, r3
2000742c:	6043      	str	r3, [r0, #4]
2000742e:	6094      	str	r4, [r2, #8]
20007430:	60e2      	str	r2, [r4, #12]
20007432:	608a      	str	r2, [r1, #8]
20007434:	e7d6      	b.n	200073e4 <_free_r+0xf4>
20007436:	688c      	ldr	r4, [r1, #8]
20007438:	4f1c      	ldr	r7, [pc, #112]	; (200074ac <_free_r+0x1bc>)
2000743a:	42bc      	cmp	r4, r7
2000743c:	d181      	bne.n	20007342 <_free_r+0x52>
2000743e:	50d3      	str	r3, [r2, r3]
20007440:	f043 0301 	orr.w	r3, r3, #1
20007444:	60e2      	str	r2, [r4, #12]
20007446:	60a2      	str	r2, [r4, #8]
20007448:	6053      	str	r3, [r2, #4]
2000744a:	6094      	str	r4, [r2, #8]
2000744c:	60d4      	str	r4, [r2, #12]
2000744e:	e7c9      	b.n	200073e4 <_free_r+0xf4>
20007450:	18fb      	adds	r3, r7, r3
20007452:	f016 0f01 	tst.w	r6, #1
20007456:	d107      	bne.n	20007468 <_free_r+0x178>
20007458:	f854 1c08 	ldr.w	r1, [r4, #-8]
2000745c:	1a52      	subs	r2, r2, r1
2000745e:	185b      	adds	r3, r3, r1
20007460:	68d4      	ldr	r4, [r2, #12]
20007462:	6891      	ldr	r1, [r2, #8]
20007464:	60a1      	str	r1, [r4, #8]
20007466:	60cc      	str	r4, [r1, #12]
20007468:	f24a 11b4 	movw	r1, #41396	; 0xa1b4
2000746c:	6082      	str	r2, [r0, #8]
2000746e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007472:	f043 0001 	orr.w	r0, r3, #1
20007476:	6050      	str	r0, [r2, #4]
20007478:	680a      	ldr	r2, [r1, #0]
2000747a:	4293      	cmp	r3, r2
2000747c:	d3b2      	bcc.n	200073e4 <_free_r+0xf4>
2000747e:	f24a 2320 	movw	r3, #41504	; 0xa220
20007482:	4628      	mov	r0, r5
20007484:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007488:	6819      	ldr	r1, [r3, #0]
2000748a:	f7ff fedd 	bl	20007248 <_malloc_trim_r>
2000748e:	e7a9      	b.n	200073e4 <_free_r+0xf4>
20007490:	2601      	movs	r6, #1
20007492:	e74d      	b.n	20007330 <_free_r+0x40>
20007494:	2601      	movs	r6, #1
20007496:	6844      	ldr	r4, [r0, #4]
20007498:	ea4f 0cac 	mov.w	ip, ip, asr #2
2000749c:	460b      	mov	r3, r1
2000749e:	fa06 fc0c 	lsl.w	ip, r6, ip
200074a2:	ea44 040c 	orr.w	r4, r4, ip
200074a6:	6044      	str	r4, [r0, #4]
200074a8:	e798      	b.n	200073dc <_free_r+0xec>
200074aa:	bf00      	nop
200074ac:	20009db0 	.word	0x20009db0

200074b0 <__sfvwrite_r>:
200074b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200074b4:	6893      	ldr	r3, [r2, #8]
200074b6:	b085      	sub	sp, #20
200074b8:	4690      	mov	r8, r2
200074ba:	460c      	mov	r4, r1
200074bc:	9003      	str	r0, [sp, #12]
200074be:	2b00      	cmp	r3, #0
200074c0:	d064      	beq.n	2000758c <__sfvwrite_r+0xdc>
200074c2:	8988      	ldrh	r0, [r1, #12]
200074c4:	fa1f fa80 	uxth.w	sl, r0
200074c8:	f01a 0f08 	tst.w	sl, #8
200074cc:	f000 80a0 	beq.w	20007610 <__sfvwrite_r+0x160>
200074d0:	690b      	ldr	r3, [r1, #16]
200074d2:	2b00      	cmp	r3, #0
200074d4:	f000 809c 	beq.w	20007610 <__sfvwrite_r+0x160>
200074d8:	f01a 0b02 	ands.w	fp, sl, #2
200074dc:	f8d8 5000 	ldr.w	r5, [r8]
200074e0:	bf1c      	itt	ne
200074e2:	f04f 0a00 	movne.w	sl, #0
200074e6:	4657      	movne	r7, sl
200074e8:	d136      	bne.n	20007558 <__sfvwrite_r+0xa8>
200074ea:	f01a 0a01 	ands.w	sl, sl, #1
200074ee:	bf1d      	ittte	ne
200074f0:	46dc      	movne	ip, fp
200074f2:	46d9      	movne	r9, fp
200074f4:	465f      	movne	r7, fp
200074f6:	4656      	moveq	r6, sl
200074f8:	d152      	bne.n	200075a0 <__sfvwrite_r+0xf0>
200074fa:	b326      	cbz	r6, 20007546 <__sfvwrite_r+0x96>
200074fc:	b280      	uxth	r0, r0
200074fe:	68a7      	ldr	r7, [r4, #8]
20007500:	f410 7f00 	tst.w	r0, #512	; 0x200
20007504:	f000 808f 	beq.w	20007626 <__sfvwrite_r+0x176>
20007508:	42be      	cmp	r6, r7
2000750a:	46bb      	mov	fp, r7
2000750c:	f080 80a7 	bcs.w	2000765e <__sfvwrite_r+0x1ae>
20007510:	6820      	ldr	r0, [r4, #0]
20007512:	4637      	mov	r7, r6
20007514:	46b3      	mov	fp, r6
20007516:	465a      	mov	r2, fp
20007518:	4651      	mov	r1, sl
2000751a:	f000 fa95 	bl	20007a48 <memmove>
2000751e:	68a2      	ldr	r2, [r4, #8]
20007520:	6823      	ldr	r3, [r4, #0]
20007522:	46b1      	mov	r9, r6
20007524:	1bd7      	subs	r7, r2, r7
20007526:	60a7      	str	r7, [r4, #8]
20007528:	4637      	mov	r7, r6
2000752a:	445b      	add	r3, fp
2000752c:	6023      	str	r3, [r4, #0]
2000752e:	f8d8 3008 	ldr.w	r3, [r8, #8]
20007532:	ebc9 0606 	rsb	r6, r9, r6
20007536:	44ca      	add	sl, r9
20007538:	1bdf      	subs	r7, r3, r7
2000753a:	f8c8 7008 	str.w	r7, [r8, #8]
2000753e:	b32f      	cbz	r7, 2000758c <__sfvwrite_r+0xdc>
20007540:	89a0      	ldrh	r0, [r4, #12]
20007542:	2e00      	cmp	r6, #0
20007544:	d1da      	bne.n	200074fc <__sfvwrite_r+0x4c>
20007546:	f8d5 a000 	ldr.w	sl, [r5]
2000754a:	686e      	ldr	r6, [r5, #4]
2000754c:	3508      	adds	r5, #8
2000754e:	e7d4      	b.n	200074fa <__sfvwrite_r+0x4a>
20007550:	f8d5 a000 	ldr.w	sl, [r5]
20007554:	686f      	ldr	r7, [r5, #4]
20007556:	3508      	adds	r5, #8
20007558:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
2000755c:	bf34      	ite	cc
2000755e:	463b      	movcc	r3, r7
20007560:	f44f 6380 	movcs.w	r3, #1024	; 0x400
20007564:	4652      	mov	r2, sl
20007566:	9803      	ldr	r0, [sp, #12]
20007568:	2f00      	cmp	r7, #0
2000756a:	d0f1      	beq.n	20007550 <__sfvwrite_r+0xa0>
2000756c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
2000756e:	6a21      	ldr	r1, [r4, #32]
20007570:	47b0      	blx	r6
20007572:	2800      	cmp	r0, #0
20007574:	4482      	add	sl, r0
20007576:	ebc0 0707 	rsb	r7, r0, r7
2000757a:	f340 80ec 	ble.w	20007756 <__sfvwrite_r+0x2a6>
2000757e:	f8d8 3008 	ldr.w	r3, [r8, #8]
20007582:	1a18      	subs	r0, r3, r0
20007584:	f8c8 0008 	str.w	r0, [r8, #8]
20007588:	2800      	cmp	r0, #0
2000758a:	d1e5      	bne.n	20007558 <__sfvwrite_r+0xa8>
2000758c:	2000      	movs	r0, #0
2000758e:	b005      	add	sp, #20
20007590:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20007594:	f8d5 9000 	ldr.w	r9, [r5]
20007598:	f04f 0c00 	mov.w	ip, #0
2000759c:	686f      	ldr	r7, [r5, #4]
2000759e:	3508      	adds	r5, #8
200075a0:	2f00      	cmp	r7, #0
200075a2:	d0f7      	beq.n	20007594 <__sfvwrite_r+0xe4>
200075a4:	f1bc 0f00 	cmp.w	ip, #0
200075a8:	f000 80b5 	beq.w	20007716 <__sfvwrite_r+0x266>
200075ac:	6963      	ldr	r3, [r4, #20]
200075ae:	45bb      	cmp	fp, r7
200075b0:	bf34      	ite	cc
200075b2:	46da      	movcc	sl, fp
200075b4:	46ba      	movcs	sl, r7
200075b6:	68a6      	ldr	r6, [r4, #8]
200075b8:	6820      	ldr	r0, [r4, #0]
200075ba:	6922      	ldr	r2, [r4, #16]
200075bc:	199e      	adds	r6, r3, r6
200075be:	4290      	cmp	r0, r2
200075c0:	bf94      	ite	ls
200075c2:	2200      	movls	r2, #0
200075c4:	2201      	movhi	r2, #1
200075c6:	45b2      	cmp	sl, r6
200075c8:	bfd4      	ite	le
200075ca:	2200      	movle	r2, #0
200075cc:	f002 0201 	andgt.w	r2, r2, #1
200075d0:	2a00      	cmp	r2, #0
200075d2:	f040 80ae 	bne.w	20007732 <__sfvwrite_r+0x282>
200075d6:	459a      	cmp	sl, r3
200075d8:	f2c0 8082 	blt.w	200076e0 <__sfvwrite_r+0x230>
200075dc:	6aa6      	ldr	r6, [r4, #40]	; 0x28
200075de:	464a      	mov	r2, r9
200075e0:	f8cd c004 	str.w	ip, [sp, #4]
200075e4:	9803      	ldr	r0, [sp, #12]
200075e6:	6a21      	ldr	r1, [r4, #32]
200075e8:	47b0      	blx	r6
200075ea:	f8dd c004 	ldr.w	ip, [sp, #4]
200075ee:	1e06      	subs	r6, r0, #0
200075f0:	f340 80b1 	ble.w	20007756 <__sfvwrite_r+0x2a6>
200075f4:	ebbb 0b06 	subs.w	fp, fp, r6
200075f8:	f000 8086 	beq.w	20007708 <__sfvwrite_r+0x258>
200075fc:	f8d8 3008 	ldr.w	r3, [r8, #8]
20007600:	44b1      	add	r9, r6
20007602:	1bbf      	subs	r7, r7, r6
20007604:	1b9e      	subs	r6, r3, r6
20007606:	f8c8 6008 	str.w	r6, [r8, #8]
2000760a:	2e00      	cmp	r6, #0
2000760c:	d1c8      	bne.n	200075a0 <__sfvwrite_r+0xf0>
2000760e:	e7bd      	b.n	2000758c <__sfvwrite_r+0xdc>
20007610:	9803      	ldr	r0, [sp, #12]
20007612:	4621      	mov	r1, r4
20007614:	f7fe fc18 	bl	20005e48 <__swsetup_r>
20007618:	2800      	cmp	r0, #0
2000761a:	f040 80d4 	bne.w	200077c6 <__sfvwrite_r+0x316>
2000761e:	89a0      	ldrh	r0, [r4, #12]
20007620:	fa1f fa80 	uxth.w	sl, r0
20007624:	e758      	b.n	200074d8 <__sfvwrite_r+0x28>
20007626:	6820      	ldr	r0, [r4, #0]
20007628:	46b9      	mov	r9, r7
2000762a:	6923      	ldr	r3, [r4, #16]
2000762c:	4298      	cmp	r0, r3
2000762e:	bf94      	ite	ls
20007630:	2300      	movls	r3, #0
20007632:	2301      	movhi	r3, #1
20007634:	42b7      	cmp	r7, r6
20007636:	bf2c      	ite	cs
20007638:	2300      	movcs	r3, #0
2000763a:	f003 0301 	andcc.w	r3, r3, #1
2000763e:	2b00      	cmp	r3, #0
20007640:	f040 809d 	bne.w	2000777e <__sfvwrite_r+0x2ce>
20007644:	6963      	ldr	r3, [r4, #20]
20007646:	429e      	cmp	r6, r3
20007648:	f0c0 808c 	bcc.w	20007764 <__sfvwrite_r+0x2b4>
2000764c:	6aa7      	ldr	r7, [r4, #40]	; 0x28
2000764e:	4652      	mov	r2, sl
20007650:	9803      	ldr	r0, [sp, #12]
20007652:	6a21      	ldr	r1, [r4, #32]
20007654:	47b8      	blx	r7
20007656:	1e07      	subs	r7, r0, #0
20007658:	dd7d      	ble.n	20007756 <__sfvwrite_r+0x2a6>
2000765a:	46b9      	mov	r9, r7
2000765c:	e767      	b.n	2000752e <__sfvwrite_r+0x7e>
2000765e:	f410 6f90 	tst.w	r0, #1152	; 0x480
20007662:	bf08      	it	eq
20007664:	6820      	ldreq	r0, [r4, #0]
20007666:	f43f af56 	beq.w	20007516 <__sfvwrite_r+0x66>
2000766a:	6962      	ldr	r2, [r4, #20]
2000766c:	6921      	ldr	r1, [r4, #16]
2000766e:	6823      	ldr	r3, [r4, #0]
20007670:	eb02 0942 	add.w	r9, r2, r2, lsl #1
20007674:	1a5b      	subs	r3, r3, r1
20007676:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
2000767a:	f103 0c01 	add.w	ip, r3, #1
2000767e:	44b4      	add	ip, r6
20007680:	ea4f 0969 	mov.w	r9, r9, asr #1
20007684:	45e1      	cmp	r9, ip
20007686:	464a      	mov	r2, r9
20007688:	bf3c      	itt	cc
2000768a:	46e1      	movcc	r9, ip
2000768c:	464a      	movcc	r2, r9
2000768e:	f410 6f80 	tst.w	r0, #1024	; 0x400
20007692:	f000 8083 	beq.w	2000779c <__sfvwrite_r+0x2ec>
20007696:	4611      	mov	r1, r2
20007698:	9803      	ldr	r0, [sp, #12]
2000769a:	9302      	str	r3, [sp, #8]
2000769c:	f7fc fa72 	bl	20003b84 <_malloc_r>
200076a0:	9b02      	ldr	r3, [sp, #8]
200076a2:	2800      	cmp	r0, #0
200076a4:	f000 8099 	beq.w	200077da <__sfvwrite_r+0x32a>
200076a8:	461a      	mov	r2, r3
200076aa:	6921      	ldr	r1, [r4, #16]
200076ac:	9302      	str	r3, [sp, #8]
200076ae:	9001      	str	r0, [sp, #4]
200076b0:	f7fc fd3a 	bl	20004128 <memcpy>
200076b4:	89a2      	ldrh	r2, [r4, #12]
200076b6:	9b02      	ldr	r3, [sp, #8]
200076b8:	f8dd c004 	ldr.w	ip, [sp, #4]
200076bc:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
200076c0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
200076c4:	81a2      	strh	r2, [r4, #12]
200076c6:	ebc3 0209 	rsb	r2, r3, r9
200076ca:	eb0c 0003 	add.w	r0, ip, r3
200076ce:	4637      	mov	r7, r6
200076d0:	46b3      	mov	fp, r6
200076d2:	60a2      	str	r2, [r4, #8]
200076d4:	f8c4 c010 	str.w	ip, [r4, #16]
200076d8:	6020      	str	r0, [r4, #0]
200076da:	f8c4 9014 	str.w	r9, [r4, #20]
200076de:	e71a      	b.n	20007516 <__sfvwrite_r+0x66>
200076e0:	4652      	mov	r2, sl
200076e2:	4649      	mov	r1, r9
200076e4:	4656      	mov	r6, sl
200076e6:	f8cd c004 	str.w	ip, [sp, #4]
200076ea:	f000 f9ad 	bl	20007a48 <memmove>
200076ee:	68a2      	ldr	r2, [r4, #8]
200076f0:	6823      	ldr	r3, [r4, #0]
200076f2:	ebbb 0b06 	subs.w	fp, fp, r6
200076f6:	ebca 0202 	rsb	r2, sl, r2
200076fa:	f8dd c004 	ldr.w	ip, [sp, #4]
200076fe:	4453      	add	r3, sl
20007700:	60a2      	str	r2, [r4, #8]
20007702:	6023      	str	r3, [r4, #0]
20007704:	f47f af7a 	bne.w	200075fc <__sfvwrite_r+0x14c>
20007708:	9803      	ldr	r0, [sp, #12]
2000770a:	4621      	mov	r1, r4
2000770c:	f7ff fbfc 	bl	20006f08 <_fflush_r>
20007710:	bb08      	cbnz	r0, 20007756 <__sfvwrite_r+0x2a6>
20007712:	46dc      	mov	ip, fp
20007714:	e772      	b.n	200075fc <__sfvwrite_r+0x14c>
20007716:	4648      	mov	r0, r9
20007718:	210a      	movs	r1, #10
2000771a:	463a      	mov	r2, r7
2000771c:	f000 f95a 	bl	200079d4 <memchr>
20007720:	2800      	cmp	r0, #0
20007722:	d04b      	beq.n	200077bc <__sfvwrite_r+0x30c>
20007724:	f100 0b01 	add.w	fp, r0, #1
20007728:	f04f 0c01 	mov.w	ip, #1
2000772c:	ebc9 0b0b 	rsb	fp, r9, fp
20007730:	e73c      	b.n	200075ac <__sfvwrite_r+0xfc>
20007732:	4649      	mov	r1, r9
20007734:	4632      	mov	r2, r6
20007736:	f8cd c004 	str.w	ip, [sp, #4]
2000773a:	f000 f985 	bl	20007a48 <memmove>
2000773e:	6823      	ldr	r3, [r4, #0]
20007740:	4621      	mov	r1, r4
20007742:	9803      	ldr	r0, [sp, #12]
20007744:	199b      	adds	r3, r3, r6
20007746:	6023      	str	r3, [r4, #0]
20007748:	f7ff fbde 	bl	20006f08 <_fflush_r>
2000774c:	f8dd c004 	ldr.w	ip, [sp, #4]
20007750:	2800      	cmp	r0, #0
20007752:	f43f af4f 	beq.w	200075f4 <__sfvwrite_r+0x144>
20007756:	89a3      	ldrh	r3, [r4, #12]
20007758:	f04f 30ff 	mov.w	r0, #4294967295
2000775c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20007760:	81a3      	strh	r3, [r4, #12]
20007762:	e714      	b.n	2000758e <__sfvwrite_r+0xde>
20007764:	4632      	mov	r2, r6
20007766:	4651      	mov	r1, sl
20007768:	f000 f96e 	bl	20007a48 <memmove>
2000776c:	68a2      	ldr	r2, [r4, #8]
2000776e:	6823      	ldr	r3, [r4, #0]
20007770:	4637      	mov	r7, r6
20007772:	1b92      	subs	r2, r2, r6
20007774:	46b1      	mov	r9, r6
20007776:	199b      	adds	r3, r3, r6
20007778:	60a2      	str	r2, [r4, #8]
2000777a:	6023      	str	r3, [r4, #0]
2000777c:	e6d7      	b.n	2000752e <__sfvwrite_r+0x7e>
2000777e:	4651      	mov	r1, sl
20007780:	463a      	mov	r2, r7
20007782:	f000 f961 	bl	20007a48 <memmove>
20007786:	6823      	ldr	r3, [r4, #0]
20007788:	9803      	ldr	r0, [sp, #12]
2000778a:	4621      	mov	r1, r4
2000778c:	19db      	adds	r3, r3, r7
2000778e:	6023      	str	r3, [r4, #0]
20007790:	f7ff fbba 	bl	20006f08 <_fflush_r>
20007794:	2800      	cmp	r0, #0
20007796:	f43f aeca 	beq.w	2000752e <__sfvwrite_r+0x7e>
2000779a:	e7dc      	b.n	20007756 <__sfvwrite_r+0x2a6>
2000779c:	9803      	ldr	r0, [sp, #12]
2000779e:	9302      	str	r3, [sp, #8]
200077a0:	f000 fe5a 	bl	20008458 <_realloc_r>
200077a4:	9b02      	ldr	r3, [sp, #8]
200077a6:	4684      	mov	ip, r0
200077a8:	2800      	cmp	r0, #0
200077aa:	d18c      	bne.n	200076c6 <__sfvwrite_r+0x216>
200077ac:	6921      	ldr	r1, [r4, #16]
200077ae:	9803      	ldr	r0, [sp, #12]
200077b0:	f7ff fd9e 	bl	200072f0 <_free_r>
200077b4:	9903      	ldr	r1, [sp, #12]
200077b6:	230c      	movs	r3, #12
200077b8:	600b      	str	r3, [r1, #0]
200077ba:	e7cc      	b.n	20007756 <__sfvwrite_r+0x2a6>
200077bc:	f107 0b01 	add.w	fp, r7, #1
200077c0:	f04f 0c01 	mov.w	ip, #1
200077c4:	e6f2      	b.n	200075ac <__sfvwrite_r+0xfc>
200077c6:	9903      	ldr	r1, [sp, #12]
200077c8:	2209      	movs	r2, #9
200077ca:	89a3      	ldrh	r3, [r4, #12]
200077cc:	f04f 30ff 	mov.w	r0, #4294967295
200077d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
200077d4:	600a      	str	r2, [r1, #0]
200077d6:	81a3      	strh	r3, [r4, #12]
200077d8:	e6d9      	b.n	2000758e <__sfvwrite_r+0xde>
200077da:	9a03      	ldr	r2, [sp, #12]
200077dc:	230c      	movs	r3, #12
200077de:	6013      	str	r3, [r2, #0]
200077e0:	e7b9      	b.n	20007756 <__sfvwrite_r+0x2a6>
200077e2:	bf00      	nop

200077e4 <_fwalk_reent>:
200077e4:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
200077e8:	4607      	mov	r7, r0
200077ea:	468a      	mov	sl, r1
200077ec:	f7ff fc48 	bl	20007080 <__sfp_lock_acquire>
200077f0:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
200077f4:	bf08      	it	eq
200077f6:	46b0      	moveq	r8, r6
200077f8:	d018      	beq.n	2000782c <_fwalk_reent+0x48>
200077fa:	f04f 0800 	mov.w	r8, #0
200077fe:	6875      	ldr	r5, [r6, #4]
20007800:	68b4      	ldr	r4, [r6, #8]
20007802:	3d01      	subs	r5, #1
20007804:	d40f      	bmi.n	20007826 <_fwalk_reent+0x42>
20007806:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
2000780a:	b14b      	cbz	r3, 20007820 <_fwalk_reent+0x3c>
2000780c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20007810:	4621      	mov	r1, r4
20007812:	4638      	mov	r0, r7
20007814:	f1b3 3fff 	cmp.w	r3, #4294967295
20007818:	d002      	beq.n	20007820 <_fwalk_reent+0x3c>
2000781a:	47d0      	blx	sl
2000781c:	ea48 0800 	orr.w	r8, r8, r0
20007820:	3468      	adds	r4, #104	; 0x68
20007822:	3d01      	subs	r5, #1
20007824:	d5ef      	bpl.n	20007806 <_fwalk_reent+0x22>
20007826:	6836      	ldr	r6, [r6, #0]
20007828:	2e00      	cmp	r6, #0
2000782a:	d1e8      	bne.n	200077fe <_fwalk_reent+0x1a>
2000782c:	f7ff fc2a 	bl	20007084 <__sfp_lock_release>
20007830:	4640      	mov	r0, r8
20007832:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
20007836:	bf00      	nop

20007838 <_fwalk>:
20007838:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
2000783c:	4606      	mov	r6, r0
2000783e:	4688      	mov	r8, r1
20007840:	f7ff fc1e 	bl	20007080 <__sfp_lock_acquire>
20007844:	36d8      	adds	r6, #216	; 0xd8
20007846:	bf08      	it	eq
20007848:	4637      	moveq	r7, r6
2000784a:	d015      	beq.n	20007878 <_fwalk+0x40>
2000784c:	2700      	movs	r7, #0
2000784e:	6875      	ldr	r5, [r6, #4]
20007850:	68b4      	ldr	r4, [r6, #8]
20007852:	3d01      	subs	r5, #1
20007854:	d40d      	bmi.n	20007872 <_fwalk+0x3a>
20007856:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
2000785a:	b13b      	cbz	r3, 2000786c <_fwalk+0x34>
2000785c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20007860:	4620      	mov	r0, r4
20007862:	f1b3 3fff 	cmp.w	r3, #4294967295
20007866:	d001      	beq.n	2000786c <_fwalk+0x34>
20007868:	47c0      	blx	r8
2000786a:	4307      	orrs	r7, r0
2000786c:	3468      	adds	r4, #104	; 0x68
2000786e:	3d01      	subs	r5, #1
20007870:	d5f1      	bpl.n	20007856 <_fwalk+0x1e>
20007872:	6836      	ldr	r6, [r6, #0]
20007874:	2e00      	cmp	r6, #0
20007876:	d1ea      	bne.n	2000784e <_fwalk+0x16>
20007878:	f7ff fc04 	bl	20007084 <__sfp_lock_release>
2000787c:	4638      	mov	r0, r7
2000787e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20007882:	bf00      	nop

20007884 <__locale_charset>:
20007884:	f649 23f4 	movw	r3, #39668	; 0x9af4
20007888:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000788c:	6818      	ldr	r0, [r3, #0]
2000788e:	4770      	bx	lr

20007890 <_localeconv_r>:
20007890:	4800      	ldr	r0, [pc, #0]	; (20007894 <_localeconv_r+0x4>)
20007892:	4770      	bx	lr
20007894:	20009af8 	.word	0x20009af8

20007898 <localeconv>:
20007898:	4800      	ldr	r0, [pc, #0]	; (2000789c <localeconv+0x4>)
2000789a:	4770      	bx	lr
2000789c:	20009af8 	.word	0x20009af8

200078a0 <_setlocale_r>:
200078a0:	b570      	push	{r4, r5, r6, lr}
200078a2:	4605      	mov	r5, r0
200078a4:	460e      	mov	r6, r1
200078a6:	4614      	mov	r4, r2
200078a8:	b172      	cbz	r2, 200078c8 <_setlocale_r+0x28>
200078aa:	f649 2118 	movw	r1, #39448	; 0x9a18
200078ae:	4610      	mov	r0, r2
200078b0:	f2c2 0100 	movt	r1, #8192	; 0x2000
200078b4:	f001 f812 	bl	200088dc <strcmp>
200078b8:	b958      	cbnz	r0, 200078d2 <_setlocale_r+0x32>
200078ba:	f649 2018 	movw	r0, #39448	; 0x9a18
200078be:	622c      	str	r4, [r5, #32]
200078c0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200078c4:	61ee      	str	r6, [r5, #28]
200078c6:	bd70      	pop	{r4, r5, r6, pc}
200078c8:	f649 2018 	movw	r0, #39448	; 0x9a18
200078cc:	f2c2 0000 	movt	r0, #8192	; 0x2000
200078d0:	bd70      	pop	{r4, r5, r6, pc}
200078d2:	f649 2150 	movw	r1, #39504	; 0x9a50
200078d6:	4620      	mov	r0, r4
200078d8:	f2c2 0100 	movt	r1, #8192	; 0x2000
200078dc:	f000 fffe 	bl	200088dc <strcmp>
200078e0:	2800      	cmp	r0, #0
200078e2:	d0ea      	beq.n	200078ba <_setlocale_r+0x1a>
200078e4:	2000      	movs	r0, #0
200078e6:	bd70      	pop	{r4, r5, r6, pc}

200078e8 <setlocale>:
200078e8:	f649 43b4 	movw	r3, #40116	; 0x9cb4
200078ec:	460a      	mov	r2, r1
200078ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
200078f2:	4601      	mov	r1, r0
200078f4:	6818      	ldr	r0, [r3, #0]
200078f6:	e7d3      	b.n	200078a0 <_setlocale_r>

200078f8 <__smakebuf_r>:
200078f8:	898b      	ldrh	r3, [r1, #12]
200078fa:	b5f0      	push	{r4, r5, r6, r7, lr}
200078fc:	460c      	mov	r4, r1
200078fe:	b29a      	uxth	r2, r3
20007900:	b091      	sub	sp, #68	; 0x44
20007902:	f012 0f02 	tst.w	r2, #2
20007906:	4605      	mov	r5, r0
20007908:	d141      	bne.n	2000798e <__smakebuf_r+0x96>
2000790a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
2000790e:	2900      	cmp	r1, #0
20007910:	db18      	blt.n	20007944 <__smakebuf_r+0x4c>
20007912:	aa01      	add	r2, sp, #4
20007914:	f001 f978 	bl	20008c08 <_fstat_r>
20007918:	2800      	cmp	r0, #0
2000791a:	db11      	blt.n	20007940 <__smakebuf_r+0x48>
2000791c:	9b02      	ldr	r3, [sp, #8]
2000791e:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
20007922:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
20007926:	bf14      	ite	ne
20007928:	2700      	movne	r7, #0
2000792a:	2701      	moveq	r7, #1
2000792c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
20007930:	d040      	beq.n	200079b4 <__smakebuf_r+0xbc>
20007932:	89a3      	ldrh	r3, [r4, #12]
20007934:	f44f 6680 	mov.w	r6, #1024	; 0x400
20007938:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
2000793c:	81a3      	strh	r3, [r4, #12]
2000793e:	e00b      	b.n	20007958 <__smakebuf_r+0x60>
20007940:	89a3      	ldrh	r3, [r4, #12]
20007942:	b29a      	uxth	r2, r3
20007944:	f012 0f80 	tst.w	r2, #128	; 0x80
20007948:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
2000794c:	bf0c      	ite	eq
2000794e:	f44f 6680 	moveq.w	r6, #1024	; 0x400
20007952:	2640      	movne	r6, #64	; 0x40
20007954:	2700      	movs	r7, #0
20007956:	81a3      	strh	r3, [r4, #12]
20007958:	4628      	mov	r0, r5
2000795a:	4631      	mov	r1, r6
2000795c:	f7fc f912 	bl	20003b84 <_malloc_r>
20007960:	b170      	cbz	r0, 20007980 <__smakebuf_r+0x88>
20007962:	89a1      	ldrh	r1, [r4, #12]
20007964:	f247 02c9 	movw	r2, #28873	; 0x70c9
20007968:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000796c:	6120      	str	r0, [r4, #16]
2000796e:	f041 0180 	orr.w	r1, r1, #128	; 0x80
20007972:	6166      	str	r6, [r4, #20]
20007974:	62aa      	str	r2, [r5, #40]	; 0x28
20007976:	81a1      	strh	r1, [r4, #12]
20007978:	6020      	str	r0, [r4, #0]
2000797a:	b97f      	cbnz	r7, 2000799c <__smakebuf_r+0xa4>
2000797c:	b011      	add	sp, #68	; 0x44
2000797e:	bdf0      	pop	{r4, r5, r6, r7, pc}
20007980:	89a3      	ldrh	r3, [r4, #12]
20007982:	f413 7f00 	tst.w	r3, #512	; 0x200
20007986:	d1f9      	bne.n	2000797c <__smakebuf_r+0x84>
20007988:	f043 0302 	orr.w	r3, r3, #2
2000798c:	81a3      	strh	r3, [r4, #12]
2000798e:	f104 0347 	add.w	r3, r4, #71	; 0x47
20007992:	6123      	str	r3, [r4, #16]
20007994:	6023      	str	r3, [r4, #0]
20007996:	2301      	movs	r3, #1
20007998:	6163      	str	r3, [r4, #20]
2000799a:	e7ef      	b.n	2000797c <__smakebuf_r+0x84>
2000799c:	4628      	mov	r0, r5
2000799e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
200079a2:	f001 f947 	bl	20008c34 <_isatty_r>
200079a6:	2800      	cmp	r0, #0
200079a8:	d0e8      	beq.n	2000797c <__smakebuf_r+0x84>
200079aa:	89a3      	ldrh	r3, [r4, #12]
200079ac:	f043 0301 	orr.w	r3, r3, #1
200079b0:	81a3      	strh	r3, [r4, #12]
200079b2:	e7e3      	b.n	2000797c <__smakebuf_r+0x84>
200079b4:	f648 0355 	movw	r3, #34901	; 0x8855
200079b8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
200079ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
200079be:	429a      	cmp	r2, r3
200079c0:	d1b7      	bne.n	20007932 <__smakebuf_r+0x3a>
200079c2:	89a2      	ldrh	r2, [r4, #12]
200079c4:	f44f 6380 	mov.w	r3, #1024	; 0x400
200079c8:	461e      	mov	r6, r3
200079ca:	6523      	str	r3, [r4, #80]	; 0x50
200079cc:	ea42 0303 	orr.w	r3, r2, r3
200079d0:	81a3      	strh	r3, [r4, #12]
200079d2:	e7c1      	b.n	20007958 <__smakebuf_r+0x60>

200079d4 <memchr>:
200079d4:	f010 0f03 	tst.w	r0, #3
200079d8:	b2c9      	uxtb	r1, r1
200079da:	b410      	push	{r4}
200079dc:	d010      	beq.n	20007a00 <memchr+0x2c>
200079de:	2a00      	cmp	r2, #0
200079e0:	d02f      	beq.n	20007a42 <memchr+0x6e>
200079e2:	7803      	ldrb	r3, [r0, #0]
200079e4:	428b      	cmp	r3, r1
200079e6:	d02a      	beq.n	20007a3e <memchr+0x6a>
200079e8:	3a01      	subs	r2, #1
200079ea:	e005      	b.n	200079f8 <memchr+0x24>
200079ec:	2a00      	cmp	r2, #0
200079ee:	d028      	beq.n	20007a42 <memchr+0x6e>
200079f0:	7803      	ldrb	r3, [r0, #0]
200079f2:	3a01      	subs	r2, #1
200079f4:	428b      	cmp	r3, r1
200079f6:	d022      	beq.n	20007a3e <memchr+0x6a>
200079f8:	3001      	adds	r0, #1
200079fa:	f010 0f03 	tst.w	r0, #3
200079fe:	d1f5      	bne.n	200079ec <memchr+0x18>
20007a00:	2a03      	cmp	r2, #3
20007a02:	d911      	bls.n	20007a28 <memchr+0x54>
20007a04:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
20007a08:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
20007a0c:	6803      	ldr	r3, [r0, #0]
20007a0e:	ea84 0303 	eor.w	r3, r4, r3
20007a12:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
20007a16:	ea2c 0303 	bic.w	r3, ip, r3
20007a1a:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
20007a1e:	d103      	bne.n	20007a28 <memchr+0x54>
20007a20:	3a04      	subs	r2, #4
20007a22:	3004      	adds	r0, #4
20007a24:	2a03      	cmp	r2, #3
20007a26:	d8f1      	bhi.n	20007a0c <memchr+0x38>
20007a28:	b15a      	cbz	r2, 20007a42 <memchr+0x6e>
20007a2a:	7803      	ldrb	r3, [r0, #0]
20007a2c:	428b      	cmp	r3, r1
20007a2e:	d006      	beq.n	20007a3e <memchr+0x6a>
20007a30:	3a01      	subs	r2, #1
20007a32:	b132      	cbz	r2, 20007a42 <memchr+0x6e>
20007a34:	f810 3f01 	ldrb.w	r3, [r0, #1]!
20007a38:	3a01      	subs	r2, #1
20007a3a:	428b      	cmp	r3, r1
20007a3c:	d1f9      	bne.n	20007a32 <memchr+0x5e>
20007a3e:	bc10      	pop	{r4}
20007a40:	4770      	bx	lr
20007a42:	2000      	movs	r0, #0
20007a44:	e7fb      	b.n	20007a3e <memchr+0x6a>
20007a46:	bf00      	nop

20007a48 <memmove>:
20007a48:	4288      	cmp	r0, r1
20007a4a:	468c      	mov	ip, r1
20007a4c:	b470      	push	{r4, r5, r6}
20007a4e:	4605      	mov	r5, r0
20007a50:	4614      	mov	r4, r2
20007a52:	d90e      	bls.n	20007a72 <memmove+0x2a>
20007a54:	188b      	adds	r3, r1, r2
20007a56:	4298      	cmp	r0, r3
20007a58:	d20b      	bcs.n	20007a72 <memmove+0x2a>
20007a5a:	b142      	cbz	r2, 20007a6e <memmove+0x26>
20007a5c:	ebc2 0c03 	rsb	ip, r2, r3
20007a60:	4601      	mov	r1, r0
20007a62:	1e53      	subs	r3, r2, #1
20007a64:	f81c 2003 	ldrb.w	r2, [ip, r3]
20007a68:	54ca      	strb	r2, [r1, r3]
20007a6a:	3b01      	subs	r3, #1
20007a6c:	d2fa      	bcs.n	20007a64 <memmove+0x1c>
20007a6e:	bc70      	pop	{r4, r5, r6}
20007a70:	4770      	bx	lr
20007a72:	2a0f      	cmp	r2, #15
20007a74:	d809      	bhi.n	20007a8a <memmove+0x42>
20007a76:	2c00      	cmp	r4, #0
20007a78:	d0f9      	beq.n	20007a6e <memmove+0x26>
20007a7a:	2300      	movs	r3, #0
20007a7c:	f81c 2003 	ldrb.w	r2, [ip, r3]
20007a80:	54ea      	strb	r2, [r5, r3]
20007a82:	3301      	adds	r3, #1
20007a84:	42a3      	cmp	r3, r4
20007a86:	d1f9      	bne.n	20007a7c <memmove+0x34>
20007a88:	e7f1      	b.n	20007a6e <memmove+0x26>
20007a8a:	ea41 0300 	orr.w	r3, r1, r0
20007a8e:	f013 0f03 	tst.w	r3, #3
20007a92:	d1f0      	bne.n	20007a76 <memmove+0x2e>
20007a94:	4694      	mov	ip, r2
20007a96:	460c      	mov	r4, r1
20007a98:	4603      	mov	r3, r0
20007a9a:	6825      	ldr	r5, [r4, #0]
20007a9c:	f1ac 0c10 	sub.w	ip, ip, #16
20007aa0:	601d      	str	r5, [r3, #0]
20007aa2:	6865      	ldr	r5, [r4, #4]
20007aa4:	605d      	str	r5, [r3, #4]
20007aa6:	68a5      	ldr	r5, [r4, #8]
20007aa8:	609d      	str	r5, [r3, #8]
20007aaa:	68e5      	ldr	r5, [r4, #12]
20007aac:	3410      	adds	r4, #16
20007aae:	60dd      	str	r5, [r3, #12]
20007ab0:	3310      	adds	r3, #16
20007ab2:	f1bc 0f0f 	cmp.w	ip, #15
20007ab6:	d8f0      	bhi.n	20007a9a <memmove+0x52>
20007ab8:	3a10      	subs	r2, #16
20007aba:	ea4f 1c12 	mov.w	ip, r2, lsr #4
20007abe:	f10c 0501 	add.w	r5, ip, #1
20007ac2:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
20007ac6:	012d      	lsls	r5, r5, #4
20007ac8:	eb02 160c 	add.w	r6, r2, ip, lsl #4
20007acc:	eb01 0c05 	add.w	ip, r1, r5
20007ad0:	1945      	adds	r5, r0, r5
20007ad2:	2e03      	cmp	r6, #3
20007ad4:	4634      	mov	r4, r6
20007ad6:	d9ce      	bls.n	20007a76 <memmove+0x2e>
20007ad8:	2300      	movs	r3, #0
20007ada:	f85c 2003 	ldr.w	r2, [ip, r3]
20007ade:	50ea      	str	r2, [r5, r3]
20007ae0:	3304      	adds	r3, #4
20007ae2:	1af2      	subs	r2, r6, r3
20007ae4:	2a03      	cmp	r2, #3
20007ae6:	d8f8      	bhi.n	20007ada <memmove+0x92>
20007ae8:	3e04      	subs	r6, #4
20007aea:	08b3      	lsrs	r3, r6, #2
20007aec:	1c5a      	adds	r2, r3, #1
20007aee:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
20007af2:	0092      	lsls	r2, r2, #2
20007af4:	4494      	add	ip, r2
20007af6:	eb06 0483 	add.w	r4, r6, r3, lsl #2
20007afa:	18ad      	adds	r5, r5, r2
20007afc:	e7bb      	b.n	20007a76 <memmove+0x2e>
20007afe:	bf00      	nop

20007b00 <__hi0bits>:
20007b00:	0c02      	lsrs	r2, r0, #16
20007b02:	4603      	mov	r3, r0
20007b04:	0412      	lsls	r2, r2, #16
20007b06:	b1b2      	cbz	r2, 20007b36 <__hi0bits+0x36>
20007b08:	2000      	movs	r0, #0
20007b0a:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
20007b0e:	d101      	bne.n	20007b14 <__hi0bits+0x14>
20007b10:	3008      	adds	r0, #8
20007b12:	021b      	lsls	r3, r3, #8
20007b14:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
20007b18:	d101      	bne.n	20007b1e <__hi0bits+0x1e>
20007b1a:	3004      	adds	r0, #4
20007b1c:	011b      	lsls	r3, r3, #4
20007b1e:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
20007b22:	d101      	bne.n	20007b28 <__hi0bits+0x28>
20007b24:	3002      	adds	r0, #2
20007b26:	009b      	lsls	r3, r3, #2
20007b28:	2b00      	cmp	r3, #0
20007b2a:	db03      	blt.n	20007b34 <__hi0bits+0x34>
20007b2c:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
20007b30:	d004      	beq.n	20007b3c <__hi0bits+0x3c>
20007b32:	3001      	adds	r0, #1
20007b34:	4770      	bx	lr
20007b36:	0403      	lsls	r3, r0, #16
20007b38:	2010      	movs	r0, #16
20007b3a:	e7e6      	b.n	20007b0a <__hi0bits+0xa>
20007b3c:	2020      	movs	r0, #32
20007b3e:	4770      	bx	lr

20007b40 <__lo0bits>:
20007b40:	6803      	ldr	r3, [r0, #0]
20007b42:	4602      	mov	r2, r0
20007b44:	f013 0007 	ands.w	r0, r3, #7
20007b48:	d009      	beq.n	20007b5e <__lo0bits+0x1e>
20007b4a:	f013 0f01 	tst.w	r3, #1
20007b4e:	d121      	bne.n	20007b94 <__lo0bits+0x54>
20007b50:	f013 0f02 	tst.w	r3, #2
20007b54:	d122      	bne.n	20007b9c <__lo0bits+0x5c>
20007b56:	089b      	lsrs	r3, r3, #2
20007b58:	2002      	movs	r0, #2
20007b5a:	6013      	str	r3, [r2, #0]
20007b5c:	4770      	bx	lr
20007b5e:	b299      	uxth	r1, r3
20007b60:	b909      	cbnz	r1, 20007b66 <__lo0bits+0x26>
20007b62:	0c1b      	lsrs	r3, r3, #16
20007b64:	2010      	movs	r0, #16
20007b66:	f013 0fff 	tst.w	r3, #255	; 0xff
20007b6a:	d101      	bne.n	20007b70 <__lo0bits+0x30>
20007b6c:	3008      	adds	r0, #8
20007b6e:	0a1b      	lsrs	r3, r3, #8
20007b70:	f013 0f0f 	tst.w	r3, #15
20007b74:	d101      	bne.n	20007b7a <__lo0bits+0x3a>
20007b76:	3004      	adds	r0, #4
20007b78:	091b      	lsrs	r3, r3, #4
20007b7a:	f013 0f03 	tst.w	r3, #3
20007b7e:	d101      	bne.n	20007b84 <__lo0bits+0x44>
20007b80:	3002      	adds	r0, #2
20007b82:	089b      	lsrs	r3, r3, #2
20007b84:	f013 0f01 	tst.w	r3, #1
20007b88:	d102      	bne.n	20007b90 <__lo0bits+0x50>
20007b8a:	085b      	lsrs	r3, r3, #1
20007b8c:	d004      	beq.n	20007b98 <__lo0bits+0x58>
20007b8e:	3001      	adds	r0, #1
20007b90:	6013      	str	r3, [r2, #0]
20007b92:	4770      	bx	lr
20007b94:	2000      	movs	r0, #0
20007b96:	4770      	bx	lr
20007b98:	2020      	movs	r0, #32
20007b9a:	4770      	bx	lr
20007b9c:	085b      	lsrs	r3, r3, #1
20007b9e:	2001      	movs	r0, #1
20007ba0:	6013      	str	r3, [r2, #0]
20007ba2:	4770      	bx	lr

20007ba4 <__mcmp>:
20007ba4:	4603      	mov	r3, r0
20007ba6:	690a      	ldr	r2, [r1, #16]
20007ba8:	6900      	ldr	r0, [r0, #16]
20007baa:	b410      	push	{r4}
20007bac:	1a80      	subs	r0, r0, r2
20007bae:	d111      	bne.n	20007bd4 <__mcmp+0x30>
20007bb0:	3204      	adds	r2, #4
20007bb2:	f103 0c14 	add.w	ip, r3, #20
20007bb6:	0092      	lsls	r2, r2, #2
20007bb8:	189b      	adds	r3, r3, r2
20007bba:	1889      	adds	r1, r1, r2
20007bbc:	3104      	adds	r1, #4
20007bbe:	3304      	adds	r3, #4
20007bc0:	f853 4c04 	ldr.w	r4, [r3, #-4]
20007bc4:	3b04      	subs	r3, #4
20007bc6:	f851 2c04 	ldr.w	r2, [r1, #-4]
20007bca:	3904      	subs	r1, #4
20007bcc:	4294      	cmp	r4, r2
20007bce:	d103      	bne.n	20007bd8 <__mcmp+0x34>
20007bd0:	459c      	cmp	ip, r3
20007bd2:	d3f5      	bcc.n	20007bc0 <__mcmp+0x1c>
20007bd4:	bc10      	pop	{r4}
20007bd6:	4770      	bx	lr
20007bd8:	bf38      	it	cc
20007bda:	f04f 30ff 	movcc.w	r0, #4294967295
20007bde:	d3f9      	bcc.n	20007bd4 <__mcmp+0x30>
20007be0:	2001      	movs	r0, #1
20007be2:	e7f7      	b.n	20007bd4 <__mcmp+0x30>

20007be4 <__ulp>:
20007be4:	f240 0300 	movw	r3, #0
20007be8:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20007bec:	ea01 0303 	and.w	r3, r1, r3
20007bf0:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
20007bf4:	2b00      	cmp	r3, #0
20007bf6:	dd02      	ble.n	20007bfe <__ulp+0x1a>
20007bf8:	4619      	mov	r1, r3
20007bfa:	2000      	movs	r0, #0
20007bfc:	4770      	bx	lr
20007bfe:	425b      	negs	r3, r3
20007c00:	151b      	asrs	r3, r3, #20
20007c02:	2b13      	cmp	r3, #19
20007c04:	dd0e      	ble.n	20007c24 <__ulp+0x40>
20007c06:	3b14      	subs	r3, #20
20007c08:	2b1e      	cmp	r3, #30
20007c0a:	dd03      	ble.n	20007c14 <__ulp+0x30>
20007c0c:	2301      	movs	r3, #1
20007c0e:	2100      	movs	r1, #0
20007c10:	4618      	mov	r0, r3
20007c12:	4770      	bx	lr
20007c14:	2201      	movs	r2, #1
20007c16:	f1c3 031f 	rsb	r3, r3, #31
20007c1a:	2100      	movs	r1, #0
20007c1c:	fa12 f303 	lsls.w	r3, r2, r3
20007c20:	4618      	mov	r0, r3
20007c22:	4770      	bx	lr
20007c24:	f44f 2200 	mov.w	r2, #524288	; 0x80000
20007c28:	2000      	movs	r0, #0
20007c2a:	fa52 f103 	asrs.w	r1, r2, r3
20007c2e:	4770      	bx	lr

20007c30 <__b2d>:
20007c30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20007c34:	6904      	ldr	r4, [r0, #16]
20007c36:	f100 0614 	add.w	r6, r0, #20
20007c3a:	460f      	mov	r7, r1
20007c3c:	3404      	adds	r4, #4
20007c3e:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
20007c42:	eb00 0484 	add.w	r4, r0, r4, lsl #2
20007c46:	46a0      	mov	r8, r4
20007c48:	4628      	mov	r0, r5
20007c4a:	f7ff ff59 	bl	20007b00 <__hi0bits>
20007c4e:	280a      	cmp	r0, #10
20007c50:	f1c0 0320 	rsb	r3, r0, #32
20007c54:	603b      	str	r3, [r7, #0]
20007c56:	dc14      	bgt.n	20007c82 <__b2d+0x52>
20007c58:	42a6      	cmp	r6, r4
20007c5a:	f1c0 030b 	rsb	r3, r0, #11
20007c5e:	d237      	bcs.n	20007cd0 <__b2d+0xa0>
20007c60:	f854 1c04 	ldr.w	r1, [r4, #-4]
20007c64:	40d9      	lsrs	r1, r3
20007c66:	fa25 fc03 	lsr.w	ip, r5, r3
20007c6a:	3015      	adds	r0, #21
20007c6c:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
20007c70:	4085      	lsls	r5, r0
20007c72:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
20007c76:	ea41 0205 	orr.w	r2, r1, r5
20007c7a:	4610      	mov	r0, r2
20007c7c:	4619      	mov	r1, r3
20007c7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20007c82:	42a6      	cmp	r6, r4
20007c84:	d320      	bcc.n	20007cc8 <__b2d+0x98>
20007c86:	2100      	movs	r1, #0
20007c88:	380b      	subs	r0, #11
20007c8a:	bf02      	ittt	eq
20007c8c:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
20007c90:	460a      	moveq	r2, r1
20007c92:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
20007c96:	d0f0      	beq.n	20007c7a <__b2d+0x4a>
20007c98:	42b4      	cmp	r4, r6
20007c9a:	f1c0 0320 	rsb	r3, r0, #32
20007c9e:	d919      	bls.n	20007cd4 <__b2d+0xa4>
20007ca0:	f854 4c04 	ldr.w	r4, [r4, #-4]
20007ca4:	40dc      	lsrs	r4, r3
20007ca6:	4085      	lsls	r5, r0
20007ca8:	fa21 fc03 	lsr.w	ip, r1, r3
20007cac:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
20007cb0:	fa11 f000 	lsls.w	r0, r1, r0
20007cb4:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
20007cb8:	ea44 0200 	orr.w	r2, r4, r0
20007cbc:	ea45 030c 	orr.w	r3, r5, ip
20007cc0:	4610      	mov	r0, r2
20007cc2:	4619      	mov	r1, r3
20007cc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20007cc8:	f854 1c04 	ldr.w	r1, [r4, #-4]
20007ccc:	3c04      	subs	r4, #4
20007cce:	e7db      	b.n	20007c88 <__b2d+0x58>
20007cd0:	2100      	movs	r1, #0
20007cd2:	e7c8      	b.n	20007c66 <__b2d+0x36>
20007cd4:	2400      	movs	r4, #0
20007cd6:	e7e6      	b.n	20007ca6 <__b2d+0x76>

20007cd8 <__ratio>:
20007cd8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
20007cdc:	b083      	sub	sp, #12
20007cde:	460e      	mov	r6, r1
20007ce0:	a901      	add	r1, sp, #4
20007ce2:	4607      	mov	r7, r0
20007ce4:	f7ff ffa4 	bl	20007c30 <__b2d>
20007ce8:	460d      	mov	r5, r1
20007cea:	4604      	mov	r4, r0
20007cec:	4669      	mov	r1, sp
20007cee:	4630      	mov	r0, r6
20007cf0:	f7ff ff9e 	bl	20007c30 <__b2d>
20007cf4:	f8dd c004 	ldr.w	ip, [sp, #4]
20007cf8:	46a9      	mov	r9, r5
20007cfa:	46a0      	mov	r8, r4
20007cfc:	460b      	mov	r3, r1
20007cfe:	4602      	mov	r2, r0
20007d00:	6931      	ldr	r1, [r6, #16]
20007d02:	4616      	mov	r6, r2
20007d04:	6938      	ldr	r0, [r7, #16]
20007d06:	461f      	mov	r7, r3
20007d08:	1a40      	subs	r0, r0, r1
20007d0a:	9900      	ldr	r1, [sp, #0]
20007d0c:	ebc1 010c 	rsb	r1, r1, ip
20007d10:	eb01 1140 	add.w	r1, r1, r0, lsl #5
20007d14:	2900      	cmp	r1, #0
20007d16:	bfc9      	itett	gt
20007d18:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
20007d1c:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
20007d20:	4624      	movgt	r4, r4
20007d22:	464d      	movgt	r5, r9
20007d24:	bfdc      	itt	le
20007d26:	4612      	movle	r2, r2
20007d28:	463b      	movle	r3, r7
20007d2a:	4620      	mov	r0, r4
20007d2c:	4629      	mov	r1, r5
20007d2e:	f7fb fde9 	bl	20003904 <__aeabi_ddiv>
20007d32:	b003      	add	sp, #12
20007d34:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

20007d38 <_mprec_log10>:
20007d38:	2817      	cmp	r0, #23
20007d3a:	b510      	push	{r4, lr}
20007d3c:	4604      	mov	r4, r0
20007d3e:	dd0e      	ble.n	20007d5e <_mprec_log10+0x26>
20007d40:	f240 0100 	movw	r1, #0
20007d44:	2000      	movs	r0, #0
20007d46:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20007d4a:	f240 0300 	movw	r3, #0
20007d4e:	2200      	movs	r2, #0
20007d50:	f2c4 0324 	movt	r3, #16420	; 0x4024
20007d54:	f7fb fcac 	bl	200036b0 <__aeabi_dmul>
20007d58:	3c01      	subs	r4, #1
20007d5a:	d1f6      	bne.n	20007d4a <_mprec_log10+0x12>
20007d5c:	bd10      	pop	{r4, pc}
20007d5e:	f649 3338 	movw	r3, #39736	; 0x9b38
20007d62:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007d66:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
20007d6a:	e9d3 0100 	ldrd	r0, r1, [r3]
20007d6e:	bd10      	pop	{r4, pc}

20007d70 <__copybits>:
20007d70:	6913      	ldr	r3, [r2, #16]
20007d72:	3901      	subs	r1, #1
20007d74:	f102 0c14 	add.w	ip, r2, #20
20007d78:	b410      	push	{r4}
20007d7a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
20007d7e:	114c      	asrs	r4, r1, #5
20007d80:	3214      	adds	r2, #20
20007d82:	3401      	adds	r4, #1
20007d84:	4594      	cmp	ip, r2
20007d86:	eb00 0484 	add.w	r4, r0, r4, lsl #2
20007d8a:	d20f      	bcs.n	20007dac <__copybits+0x3c>
20007d8c:	2300      	movs	r3, #0
20007d8e:	f85c 1003 	ldr.w	r1, [ip, r3]
20007d92:	50c1      	str	r1, [r0, r3]
20007d94:	3304      	adds	r3, #4
20007d96:	eb03 010c 	add.w	r1, r3, ip
20007d9a:	428a      	cmp	r2, r1
20007d9c:	d8f7      	bhi.n	20007d8e <__copybits+0x1e>
20007d9e:	ea6f 0c0c 	mvn.w	ip, ip
20007da2:	4462      	add	r2, ip
20007da4:	f022 0203 	bic.w	r2, r2, #3
20007da8:	3204      	adds	r2, #4
20007daa:	1880      	adds	r0, r0, r2
20007dac:	4284      	cmp	r4, r0
20007dae:	d904      	bls.n	20007dba <__copybits+0x4a>
20007db0:	2300      	movs	r3, #0
20007db2:	f840 3b04 	str.w	r3, [r0], #4
20007db6:	4284      	cmp	r4, r0
20007db8:	d8fb      	bhi.n	20007db2 <__copybits+0x42>
20007dba:	bc10      	pop	{r4}
20007dbc:	4770      	bx	lr
20007dbe:	bf00      	nop

20007dc0 <__any_on>:
20007dc0:	6902      	ldr	r2, [r0, #16]
20007dc2:	114b      	asrs	r3, r1, #5
20007dc4:	429a      	cmp	r2, r3
20007dc6:	db10      	blt.n	20007dea <__any_on+0x2a>
20007dc8:	dd0e      	ble.n	20007de8 <__any_on+0x28>
20007dca:	f011 011f 	ands.w	r1, r1, #31
20007dce:	d00b      	beq.n	20007de8 <__any_on+0x28>
20007dd0:	461a      	mov	r2, r3
20007dd2:	eb00 0383 	add.w	r3, r0, r3, lsl #2
20007dd6:	695b      	ldr	r3, [r3, #20]
20007dd8:	fa23 fc01 	lsr.w	ip, r3, r1
20007ddc:	fa0c f101 	lsl.w	r1, ip, r1
20007de0:	4299      	cmp	r1, r3
20007de2:	d002      	beq.n	20007dea <__any_on+0x2a>
20007de4:	2001      	movs	r0, #1
20007de6:	4770      	bx	lr
20007de8:	461a      	mov	r2, r3
20007dea:	3204      	adds	r2, #4
20007dec:	f100 0114 	add.w	r1, r0, #20
20007df0:	eb00 0382 	add.w	r3, r0, r2, lsl #2
20007df4:	f103 0c04 	add.w	ip, r3, #4
20007df8:	4561      	cmp	r1, ip
20007dfa:	d20b      	bcs.n	20007e14 <__any_on+0x54>
20007dfc:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
20007e00:	2a00      	cmp	r2, #0
20007e02:	d1ef      	bne.n	20007de4 <__any_on+0x24>
20007e04:	4299      	cmp	r1, r3
20007e06:	d205      	bcs.n	20007e14 <__any_on+0x54>
20007e08:	f853 2d04 	ldr.w	r2, [r3, #-4]!
20007e0c:	2a00      	cmp	r2, #0
20007e0e:	d1e9      	bne.n	20007de4 <__any_on+0x24>
20007e10:	4299      	cmp	r1, r3
20007e12:	d3f9      	bcc.n	20007e08 <__any_on+0x48>
20007e14:	2000      	movs	r0, #0
20007e16:	4770      	bx	lr

20007e18 <_Bfree>:
20007e18:	b530      	push	{r4, r5, lr}
20007e1a:	6a45      	ldr	r5, [r0, #36]	; 0x24
20007e1c:	b083      	sub	sp, #12
20007e1e:	4604      	mov	r4, r0
20007e20:	b155      	cbz	r5, 20007e38 <_Bfree+0x20>
20007e22:	b139      	cbz	r1, 20007e34 <_Bfree+0x1c>
20007e24:	6a63      	ldr	r3, [r4, #36]	; 0x24
20007e26:	684a      	ldr	r2, [r1, #4]
20007e28:	68db      	ldr	r3, [r3, #12]
20007e2a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
20007e2e:	6008      	str	r0, [r1, #0]
20007e30:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
20007e34:	b003      	add	sp, #12
20007e36:	bd30      	pop	{r4, r5, pc}
20007e38:	2010      	movs	r0, #16
20007e3a:	9101      	str	r1, [sp, #4]
20007e3c:	f7fb fe9a 	bl	20003b74 <malloc>
20007e40:	9901      	ldr	r1, [sp, #4]
20007e42:	6260      	str	r0, [r4, #36]	; 0x24
20007e44:	60c5      	str	r5, [r0, #12]
20007e46:	6045      	str	r5, [r0, #4]
20007e48:	6085      	str	r5, [r0, #8]
20007e4a:	6005      	str	r5, [r0, #0]
20007e4c:	e7e9      	b.n	20007e22 <_Bfree+0xa>
20007e4e:	bf00      	nop

20007e50 <_Balloc>:
20007e50:	b570      	push	{r4, r5, r6, lr}
20007e52:	6a44      	ldr	r4, [r0, #36]	; 0x24
20007e54:	4606      	mov	r6, r0
20007e56:	460d      	mov	r5, r1
20007e58:	b164      	cbz	r4, 20007e74 <_Balloc+0x24>
20007e5a:	68e2      	ldr	r2, [r4, #12]
20007e5c:	b1a2      	cbz	r2, 20007e88 <_Balloc+0x38>
20007e5e:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
20007e62:	b1eb      	cbz	r3, 20007ea0 <_Balloc+0x50>
20007e64:	6819      	ldr	r1, [r3, #0]
20007e66:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
20007e6a:	2200      	movs	r2, #0
20007e6c:	60da      	str	r2, [r3, #12]
20007e6e:	611a      	str	r2, [r3, #16]
20007e70:	4618      	mov	r0, r3
20007e72:	bd70      	pop	{r4, r5, r6, pc}
20007e74:	2010      	movs	r0, #16
20007e76:	f7fb fe7d 	bl	20003b74 <malloc>
20007e7a:	2300      	movs	r3, #0
20007e7c:	4604      	mov	r4, r0
20007e7e:	6270      	str	r0, [r6, #36]	; 0x24
20007e80:	60c3      	str	r3, [r0, #12]
20007e82:	6043      	str	r3, [r0, #4]
20007e84:	6083      	str	r3, [r0, #8]
20007e86:	6003      	str	r3, [r0, #0]
20007e88:	2210      	movs	r2, #16
20007e8a:	4630      	mov	r0, r6
20007e8c:	2104      	movs	r1, #4
20007e8e:	f000 fe13 	bl	20008ab8 <_calloc_r>
20007e92:	6a73      	ldr	r3, [r6, #36]	; 0x24
20007e94:	60e0      	str	r0, [r4, #12]
20007e96:	68da      	ldr	r2, [r3, #12]
20007e98:	2a00      	cmp	r2, #0
20007e9a:	d1e0      	bne.n	20007e5e <_Balloc+0xe>
20007e9c:	4613      	mov	r3, r2
20007e9e:	e7e7      	b.n	20007e70 <_Balloc+0x20>
20007ea0:	2401      	movs	r4, #1
20007ea2:	4630      	mov	r0, r6
20007ea4:	4621      	mov	r1, r4
20007ea6:	40ac      	lsls	r4, r5
20007ea8:	1d62      	adds	r2, r4, #5
20007eaa:	0092      	lsls	r2, r2, #2
20007eac:	f000 fe04 	bl	20008ab8 <_calloc_r>
20007eb0:	4603      	mov	r3, r0
20007eb2:	2800      	cmp	r0, #0
20007eb4:	d0dc      	beq.n	20007e70 <_Balloc+0x20>
20007eb6:	6045      	str	r5, [r0, #4]
20007eb8:	6084      	str	r4, [r0, #8]
20007eba:	e7d6      	b.n	20007e6a <_Balloc+0x1a>

20007ebc <__d2b>:
20007ebc:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
20007ec0:	b083      	sub	sp, #12
20007ec2:	2101      	movs	r1, #1
20007ec4:	461d      	mov	r5, r3
20007ec6:	4614      	mov	r4, r2
20007ec8:	9f0a      	ldr	r7, [sp, #40]	; 0x28
20007eca:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
20007ecc:	f7ff ffc0 	bl	20007e50 <_Balloc>
20007ed0:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
20007ed4:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
20007ed8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20007edc:	4615      	mov	r5, r2
20007ede:	ea5f 5a12 	movs.w	sl, r2, lsr #20
20007ee2:	9300      	str	r3, [sp, #0]
20007ee4:	bf1c      	itt	ne
20007ee6:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
20007eea:	9300      	strne	r3, [sp, #0]
20007eec:	4680      	mov	r8, r0
20007eee:	2c00      	cmp	r4, #0
20007ef0:	d023      	beq.n	20007f3a <__d2b+0x7e>
20007ef2:	a802      	add	r0, sp, #8
20007ef4:	f840 4d04 	str.w	r4, [r0, #-4]!
20007ef8:	f7ff fe22 	bl	20007b40 <__lo0bits>
20007efc:	4603      	mov	r3, r0
20007efe:	2800      	cmp	r0, #0
20007f00:	d137      	bne.n	20007f72 <__d2b+0xb6>
20007f02:	9901      	ldr	r1, [sp, #4]
20007f04:	9a00      	ldr	r2, [sp, #0]
20007f06:	f8c8 1014 	str.w	r1, [r8, #20]
20007f0a:	2a00      	cmp	r2, #0
20007f0c:	bf14      	ite	ne
20007f0e:	2402      	movne	r4, #2
20007f10:	2401      	moveq	r4, #1
20007f12:	f8c8 2018 	str.w	r2, [r8, #24]
20007f16:	f8c8 4010 	str.w	r4, [r8, #16]
20007f1a:	f1ba 0f00 	cmp.w	sl, #0
20007f1e:	d01b      	beq.n	20007f58 <__d2b+0x9c>
20007f20:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
20007f24:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
20007f28:	f1aa 0a03 	sub.w	sl, sl, #3
20007f2c:	4453      	add	r3, sl
20007f2e:	603b      	str	r3, [r7, #0]
20007f30:	6032      	str	r2, [r6, #0]
20007f32:	4640      	mov	r0, r8
20007f34:	b003      	add	sp, #12
20007f36:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
20007f3a:	4668      	mov	r0, sp
20007f3c:	f7ff fe00 	bl	20007b40 <__lo0bits>
20007f40:	2301      	movs	r3, #1
20007f42:	461c      	mov	r4, r3
20007f44:	f8c8 3010 	str.w	r3, [r8, #16]
20007f48:	9b00      	ldr	r3, [sp, #0]
20007f4a:	f8c8 3014 	str.w	r3, [r8, #20]
20007f4e:	f100 0320 	add.w	r3, r0, #32
20007f52:	f1ba 0f00 	cmp.w	sl, #0
20007f56:	d1e3      	bne.n	20007f20 <__d2b+0x64>
20007f58:	eb08 0284 	add.w	r2, r8, r4, lsl #2
20007f5c:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
20007f60:	3b02      	subs	r3, #2
20007f62:	603b      	str	r3, [r7, #0]
20007f64:	6910      	ldr	r0, [r2, #16]
20007f66:	f7ff fdcb 	bl	20007b00 <__hi0bits>
20007f6a:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
20007f6e:	6030      	str	r0, [r6, #0]
20007f70:	e7df      	b.n	20007f32 <__d2b+0x76>
20007f72:	9a00      	ldr	r2, [sp, #0]
20007f74:	f1c0 0120 	rsb	r1, r0, #32
20007f78:	fa12 f101 	lsls.w	r1, r2, r1
20007f7c:	40c2      	lsrs	r2, r0
20007f7e:	9801      	ldr	r0, [sp, #4]
20007f80:	4301      	orrs	r1, r0
20007f82:	f8c8 1014 	str.w	r1, [r8, #20]
20007f86:	9200      	str	r2, [sp, #0]
20007f88:	e7bf      	b.n	20007f0a <__d2b+0x4e>
20007f8a:	bf00      	nop

20007f8c <__mdiff>:
20007f8c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
20007f90:	6913      	ldr	r3, [r2, #16]
20007f92:	690f      	ldr	r7, [r1, #16]
20007f94:	460c      	mov	r4, r1
20007f96:	4615      	mov	r5, r2
20007f98:	1aff      	subs	r7, r7, r3
20007f9a:	2f00      	cmp	r7, #0
20007f9c:	d04f      	beq.n	2000803e <__mdiff+0xb2>
20007f9e:	db6a      	blt.n	20008076 <__mdiff+0xea>
20007fa0:	2700      	movs	r7, #0
20007fa2:	f101 0614 	add.w	r6, r1, #20
20007fa6:	6861      	ldr	r1, [r4, #4]
20007fa8:	f7ff ff52 	bl	20007e50 <_Balloc>
20007fac:	f8d5 8010 	ldr.w	r8, [r5, #16]
20007fb0:	f8d4 c010 	ldr.w	ip, [r4, #16]
20007fb4:	f105 0114 	add.w	r1, r5, #20
20007fb8:	2200      	movs	r2, #0
20007fba:	eb05 0588 	add.w	r5, r5, r8, lsl #2
20007fbe:	eb04 048c 	add.w	r4, r4, ip, lsl #2
20007fc2:	f105 0814 	add.w	r8, r5, #20
20007fc6:	3414      	adds	r4, #20
20007fc8:	f100 0314 	add.w	r3, r0, #20
20007fcc:	60c7      	str	r7, [r0, #12]
20007fce:	f851 7b04 	ldr.w	r7, [r1], #4
20007fd2:	f856 5b04 	ldr.w	r5, [r6], #4
20007fd6:	46bb      	mov	fp, r7
20007fd8:	fa1f fa87 	uxth.w	sl, r7
20007fdc:	0c3f      	lsrs	r7, r7, #16
20007fde:	fa1f f985 	uxth.w	r9, r5
20007fe2:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
20007fe6:	ebca 0a09 	rsb	sl, sl, r9
20007fea:	4452      	add	r2, sl
20007fec:	eb07 4722 	add.w	r7, r7, r2, asr #16
20007ff0:	b292      	uxth	r2, r2
20007ff2:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
20007ff6:	f843 2b04 	str.w	r2, [r3], #4
20007ffa:	143a      	asrs	r2, r7, #16
20007ffc:	4588      	cmp	r8, r1
20007ffe:	d8e6      	bhi.n	20007fce <__mdiff+0x42>
20008000:	42a6      	cmp	r6, r4
20008002:	d20e      	bcs.n	20008022 <__mdiff+0x96>
20008004:	f856 1b04 	ldr.w	r1, [r6], #4
20008008:	b28d      	uxth	r5, r1
2000800a:	0c09      	lsrs	r1, r1, #16
2000800c:	1952      	adds	r2, r2, r5
2000800e:	eb01 4122 	add.w	r1, r1, r2, asr #16
20008012:	b292      	uxth	r2, r2
20008014:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
20008018:	f843 2b04 	str.w	r2, [r3], #4
2000801c:	140a      	asrs	r2, r1, #16
2000801e:	42b4      	cmp	r4, r6
20008020:	d8f0      	bhi.n	20008004 <__mdiff+0x78>
20008022:	f853 2c04 	ldr.w	r2, [r3, #-4]
20008026:	b932      	cbnz	r2, 20008036 <__mdiff+0xaa>
20008028:	f853 2c08 	ldr.w	r2, [r3, #-8]
2000802c:	f10c 3cff 	add.w	ip, ip, #4294967295
20008030:	3b04      	subs	r3, #4
20008032:	2a00      	cmp	r2, #0
20008034:	d0f8      	beq.n	20008028 <__mdiff+0x9c>
20008036:	f8c0 c010 	str.w	ip, [r0, #16]
2000803a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000803e:	3304      	adds	r3, #4
20008040:	f101 0614 	add.w	r6, r1, #20
20008044:	009b      	lsls	r3, r3, #2
20008046:	18d2      	adds	r2, r2, r3
20008048:	18cb      	adds	r3, r1, r3
2000804a:	3304      	adds	r3, #4
2000804c:	3204      	adds	r2, #4
2000804e:	f853 cc04 	ldr.w	ip, [r3, #-4]
20008052:	3b04      	subs	r3, #4
20008054:	f852 1c04 	ldr.w	r1, [r2, #-4]
20008058:	3a04      	subs	r2, #4
2000805a:	458c      	cmp	ip, r1
2000805c:	d10a      	bne.n	20008074 <__mdiff+0xe8>
2000805e:	429e      	cmp	r6, r3
20008060:	d3f5      	bcc.n	2000804e <__mdiff+0xc2>
20008062:	2100      	movs	r1, #0
20008064:	f7ff fef4 	bl	20007e50 <_Balloc>
20008068:	2301      	movs	r3, #1
2000806a:	6103      	str	r3, [r0, #16]
2000806c:	2300      	movs	r3, #0
2000806e:	6143      	str	r3, [r0, #20]
20008070:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20008074:	d297      	bcs.n	20007fa6 <__mdiff+0x1a>
20008076:	4623      	mov	r3, r4
20008078:	462c      	mov	r4, r5
2000807a:	2701      	movs	r7, #1
2000807c:	461d      	mov	r5, r3
2000807e:	f104 0614 	add.w	r6, r4, #20
20008082:	e790      	b.n	20007fa6 <__mdiff+0x1a>

20008084 <__lshift>:
20008084:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20008088:	690d      	ldr	r5, [r1, #16]
2000808a:	688b      	ldr	r3, [r1, #8]
2000808c:	1156      	asrs	r6, r2, #5
2000808e:	3501      	adds	r5, #1
20008090:	460c      	mov	r4, r1
20008092:	19ad      	adds	r5, r5, r6
20008094:	4690      	mov	r8, r2
20008096:	429d      	cmp	r5, r3
20008098:	4682      	mov	sl, r0
2000809a:	6849      	ldr	r1, [r1, #4]
2000809c:	dd03      	ble.n	200080a6 <__lshift+0x22>
2000809e:	005b      	lsls	r3, r3, #1
200080a0:	3101      	adds	r1, #1
200080a2:	429d      	cmp	r5, r3
200080a4:	dcfb      	bgt.n	2000809e <__lshift+0x1a>
200080a6:	4650      	mov	r0, sl
200080a8:	f7ff fed2 	bl	20007e50 <_Balloc>
200080ac:	2e00      	cmp	r6, #0
200080ae:	4607      	mov	r7, r0
200080b0:	f100 0214 	add.w	r2, r0, #20
200080b4:	dd0a      	ble.n	200080cc <__lshift+0x48>
200080b6:	2300      	movs	r3, #0
200080b8:	4619      	mov	r1, r3
200080ba:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
200080be:	3301      	adds	r3, #1
200080c0:	42b3      	cmp	r3, r6
200080c2:	d1fa      	bne.n	200080ba <__lshift+0x36>
200080c4:	eb07 0383 	add.w	r3, r7, r3, lsl #2
200080c8:	f103 0214 	add.w	r2, r3, #20
200080cc:	6920      	ldr	r0, [r4, #16]
200080ce:	f104 0314 	add.w	r3, r4, #20
200080d2:	eb04 0080 	add.w	r0, r4, r0, lsl #2
200080d6:	3014      	adds	r0, #20
200080d8:	f018 081f 	ands.w	r8, r8, #31
200080dc:	d01b      	beq.n	20008116 <__lshift+0x92>
200080de:	f1c8 0e20 	rsb	lr, r8, #32
200080e2:	2100      	movs	r1, #0
200080e4:	681e      	ldr	r6, [r3, #0]
200080e6:	fa06 fc08 	lsl.w	ip, r6, r8
200080ea:	ea41 010c 	orr.w	r1, r1, ip
200080ee:	f842 1b04 	str.w	r1, [r2], #4
200080f2:	f853 1b04 	ldr.w	r1, [r3], #4
200080f6:	4298      	cmp	r0, r3
200080f8:	fa21 f10e 	lsr.w	r1, r1, lr
200080fc:	d8f2      	bhi.n	200080e4 <__lshift+0x60>
200080fe:	6011      	str	r1, [r2, #0]
20008100:	b101      	cbz	r1, 20008104 <__lshift+0x80>
20008102:	3501      	adds	r5, #1
20008104:	4650      	mov	r0, sl
20008106:	3d01      	subs	r5, #1
20008108:	4621      	mov	r1, r4
2000810a:	613d      	str	r5, [r7, #16]
2000810c:	f7ff fe84 	bl	20007e18 <_Bfree>
20008110:	4638      	mov	r0, r7
20008112:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
20008116:	f853 1008 	ldr.w	r1, [r3, r8]
2000811a:	f842 1008 	str.w	r1, [r2, r8]
2000811e:	f108 0804 	add.w	r8, r8, #4
20008122:	eb08 0103 	add.w	r1, r8, r3
20008126:	4288      	cmp	r0, r1
20008128:	d9ec      	bls.n	20008104 <__lshift+0x80>
2000812a:	f853 1008 	ldr.w	r1, [r3, r8]
2000812e:	f842 1008 	str.w	r1, [r2, r8]
20008132:	f108 0804 	add.w	r8, r8, #4
20008136:	eb08 0103 	add.w	r1, r8, r3
2000813a:	4288      	cmp	r0, r1
2000813c:	d8eb      	bhi.n	20008116 <__lshift+0x92>
2000813e:	e7e1      	b.n	20008104 <__lshift+0x80>

20008140 <__multiply>:
20008140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20008144:	f8d1 8010 	ldr.w	r8, [r1, #16]
20008148:	6917      	ldr	r7, [r2, #16]
2000814a:	460d      	mov	r5, r1
2000814c:	4616      	mov	r6, r2
2000814e:	b087      	sub	sp, #28
20008150:	45b8      	cmp	r8, r7
20008152:	bfb5      	itete	lt
20008154:	4615      	movlt	r5, r2
20008156:	463b      	movge	r3, r7
20008158:	460b      	movlt	r3, r1
2000815a:	4647      	movge	r7, r8
2000815c:	bfb4      	ite	lt
2000815e:	461e      	movlt	r6, r3
20008160:	4698      	movge	r8, r3
20008162:	68ab      	ldr	r3, [r5, #8]
20008164:	eb08 0407 	add.w	r4, r8, r7
20008168:	6869      	ldr	r1, [r5, #4]
2000816a:	429c      	cmp	r4, r3
2000816c:	bfc8      	it	gt
2000816e:	3101      	addgt	r1, #1
20008170:	f7ff fe6e 	bl	20007e50 <_Balloc>
20008174:	eb00 0384 	add.w	r3, r0, r4, lsl #2
20008178:	f100 0b14 	add.w	fp, r0, #20
2000817c:	3314      	adds	r3, #20
2000817e:	9003      	str	r0, [sp, #12]
20008180:	459b      	cmp	fp, r3
20008182:	9304      	str	r3, [sp, #16]
20008184:	d206      	bcs.n	20008194 <__multiply+0x54>
20008186:	9904      	ldr	r1, [sp, #16]
20008188:	465b      	mov	r3, fp
2000818a:	2200      	movs	r2, #0
2000818c:	f843 2b04 	str.w	r2, [r3], #4
20008190:	4299      	cmp	r1, r3
20008192:	d8fb      	bhi.n	2000818c <__multiply+0x4c>
20008194:	eb06 0888 	add.w	r8, r6, r8, lsl #2
20008198:	f106 0914 	add.w	r9, r6, #20
2000819c:	f108 0814 	add.w	r8, r8, #20
200081a0:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
200081a4:	3514      	adds	r5, #20
200081a6:	45c1      	cmp	r9, r8
200081a8:	f8cd 8004 	str.w	r8, [sp, #4]
200081ac:	f10c 0c14 	add.w	ip, ip, #20
200081b0:	9502      	str	r5, [sp, #8]
200081b2:	d24b      	bcs.n	2000824c <__multiply+0x10c>
200081b4:	f04f 0a00 	mov.w	sl, #0
200081b8:	9405      	str	r4, [sp, #20]
200081ba:	f859 400a 	ldr.w	r4, [r9, sl]
200081be:	eb0a 080b 	add.w	r8, sl, fp
200081c2:	b2a0      	uxth	r0, r4
200081c4:	b1d8      	cbz	r0, 200081fe <__multiply+0xbe>
200081c6:	9a02      	ldr	r2, [sp, #8]
200081c8:	4643      	mov	r3, r8
200081ca:	2400      	movs	r4, #0
200081cc:	f852 5b04 	ldr.w	r5, [r2], #4
200081d0:	6819      	ldr	r1, [r3, #0]
200081d2:	b2af      	uxth	r7, r5
200081d4:	0c2d      	lsrs	r5, r5, #16
200081d6:	b28e      	uxth	r6, r1
200081d8:	0c09      	lsrs	r1, r1, #16
200081da:	fb00 6607 	mla	r6, r0, r7, r6
200081de:	fb00 1105 	mla	r1, r0, r5, r1
200081e2:	1936      	adds	r6, r6, r4
200081e4:	eb01 4116 	add.w	r1, r1, r6, lsr #16
200081e8:	b2b6      	uxth	r6, r6
200081ea:	0c0c      	lsrs	r4, r1, #16
200081ec:	4594      	cmp	ip, r2
200081ee:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
200081f2:	f843 6b04 	str.w	r6, [r3], #4
200081f6:	d8e9      	bhi.n	200081cc <__multiply+0x8c>
200081f8:	601c      	str	r4, [r3, #0]
200081fa:	f859 400a 	ldr.w	r4, [r9, sl]
200081fe:	0c24      	lsrs	r4, r4, #16
20008200:	d01c      	beq.n	2000823c <__multiply+0xfc>
20008202:	f85b 200a 	ldr.w	r2, [fp, sl]
20008206:	4641      	mov	r1, r8
20008208:	9b02      	ldr	r3, [sp, #8]
2000820a:	2500      	movs	r5, #0
2000820c:	4610      	mov	r0, r2
2000820e:	881e      	ldrh	r6, [r3, #0]
20008210:	b297      	uxth	r7, r2
20008212:	fb06 5504 	mla	r5, r6, r4, r5
20008216:	eb05 4510 	add.w	r5, r5, r0, lsr #16
2000821a:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
2000821e:	600f      	str	r7, [r1, #0]
20008220:	f851 0f04 	ldr.w	r0, [r1, #4]!
20008224:	f853 2b04 	ldr.w	r2, [r3], #4
20008228:	b286      	uxth	r6, r0
2000822a:	0c12      	lsrs	r2, r2, #16
2000822c:	fb02 6204 	mla	r2, r2, r4, r6
20008230:	eb02 4215 	add.w	r2, r2, r5, lsr #16
20008234:	0c15      	lsrs	r5, r2, #16
20008236:	459c      	cmp	ip, r3
20008238:	d8e9      	bhi.n	2000820e <__multiply+0xce>
2000823a:	600a      	str	r2, [r1, #0]
2000823c:	f10a 0a04 	add.w	sl, sl, #4
20008240:	9a01      	ldr	r2, [sp, #4]
20008242:	eb0a 0309 	add.w	r3, sl, r9
20008246:	429a      	cmp	r2, r3
20008248:	d8b7      	bhi.n	200081ba <__multiply+0x7a>
2000824a:	9c05      	ldr	r4, [sp, #20]
2000824c:	2c00      	cmp	r4, #0
2000824e:	dd0b      	ble.n	20008268 <__multiply+0x128>
20008250:	9a04      	ldr	r2, [sp, #16]
20008252:	f852 3c04 	ldr.w	r3, [r2, #-4]
20008256:	b93b      	cbnz	r3, 20008268 <__multiply+0x128>
20008258:	4613      	mov	r3, r2
2000825a:	e003      	b.n	20008264 <__multiply+0x124>
2000825c:	f853 2c08 	ldr.w	r2, [r3, #-8]
20008260:	3b04      	subs	r3, #4
20008262:	b90a      	cbnz	r2, 20008268 <__multiply+0x128>
20008264:	3c01      	subs	r4, #1
20008266:	d1f9      	bne.n	2000825c <__multiply+0x11c>
20008268:	9b03      	ldr	r3, [sp, #12]
2000826a:	4618      	mov	r0, r3
2000826c:	611c      	str	r4, [r3, #16]
2000826e:	b007      	add	sp, #28
20008270:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

20008274 <__i2b>:
20008274:	b510      	push	{r4, lr}
20008276:	460c      	mov	r4, r1
20008278:	2101      	movs	r1, #1
2000827a:	f7ff fde9 	bl	20007e50 <_Balloc>
2000827e:	2201      	movs	r2, #1
20008280:	6144      	str	r4, [r0, #20]
20008282:	6102      	str	r2, [r0, #16]
20008284:	bd10      	pop	{r4, pc}
20008286:	bf00      	nop

20008288 <__multadd>:
20008288:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
2000828c:	460d      	mov	r5, r1
2000828e:	2100      	movs	r1, #0
20008290:	4606      	mov	r6, r0
20008292:	692c      	ldr	r4, [r5, #16]
20008294:	b083      	sub	sp, #12
20008296:	f105 0814 	add.w	r8, r5, #20
2000829a:	4608      	mov	r0, r1
2000829c:	f858 7001 	ldr.w	r7, [r8, r1]
200082a0:	3001      	adds	r0, #1
200082a2:	fa1f fa87 	uxth.w	sl, r7
200082a6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
200082aa:	fb0a 3302 	mla	r3, sl, r2, r3
200082ae:	fb0c fc02 	mul.w	ip, ip, r2
200082b2:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
200082b6:	b29b      	uxth	r3, r3
200082b8:	eb03 430c 	add.w	r3, r3, ip, lsl #16
200082bc:	f848 3001 	str.w	r3, [r8, r1]
200082c0:	3104      	adds	r1, #4
200082c2:	4284      	cmp	r4, r0
200082c4:	ea4f 431c 	mov.w	r3, ip, lsr #16
200082c8:	dce8      	bgt.n	2000829c <__multadd+0x14>
200082ca:	b13b      	cbz	r3, 200082dc <__multadd+0x54>
200082cc:	68aa      	ldr	r2, [r5, #8]
200082ce:	4294      	cmp	r4, r2
200082d0:	da08      	bge.n	200082e4 <__multadd+0x5c>
200082d2:	eb05 0284 	add.w	r2, r5, r4, lsl #2
200082d6:	3401      	adds	r4, #1
200082d8:	612c      	str	r4, [r5, #16]
200082da:	6153      	str	r3, [r2, #20]
200082dc:	4628      	mov	r0, r5
200082de:	b003      	add	sp, #12
200082e0:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
200082e4:	6869      	ldr	r1, [r5, #4]
200082e6:	4630      	mov	r0, r6
200082e8:	9301      	str	r3, [sp, #4]
200082ea:	3101      	adds	r1, #1
200082ec:	f7ff fdb0 	bl	20007e50 <_Balloc>
200082f0:	692a      	ldr	r2, [r5, #16]
200082f2:	f105 010c 	add.w	r1, r5, #12
200082f6:	3202      	adds	r2, #2
200082f8:	0092      	lsls	r2, r2, #2
200082fa:	4607      	mov	r7, r0
200082fc:	300c      	adds	r0, #12
200082fe:	f7fb ff13 	bl	20004128 <memcpy>
20008302:	4629      	mov	r1, r5
20008304:	4630      	mov	r0, r6
20008306:	463d      	mov	r5, r7
20008308:	f7ff fd86 	bl	20007e18 <_Bfree>
2000830c:	9b01      	ldr	r3, [sp, #4]
2000830e:	e7e0      	b.n	200082d2 <__multadd+0x4a>

20008310 <__pow5mult>:
20008310:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20008314:	4615      	mov	r5, r2
20008316:	f012 0203 	ands.w	r2, r2, #3
2000831a:	4604      	mov	r4, r0
2000831c:	4688      	mov	r8, r1
2000831e:	d12c      	bne.n	2000837a <__pow5mult+0x6a>
20008320:	10ad      	asrs	r5, r5, #2
20008322:	d01e      	beq.n	20008362 <__pow5mult+0x52>
20008324:	6a66      	ldr	r6, [r4, #36]	; 0x24
20008326:	2e00      	cmp	r6, #0
20008328:	d034      	beq.n	20008394 <__pow5mult+0x84>
2000832a:	68b7      	ldr	r7, [r6, #8]
2000832c:	2f00      	cmp	r7, #0
2000832e:	d03b      	beq.n	200083a8 <__pow5mult+0x98>
20008330:	f015 0f01 	tst.w	r5, #1
20008334:	d108      	bne.n	20008348 <__pow5mult+0x38>
20008336:	106d      	asrs	r5, r5, #1
20008338:	d013      	beq.n	20008362 <__pow5mult+0x52>
2000833a:	683e      	ldr	r6, [r7, #0]
2000833c:	b1a6      	cbz	r6, 20008368 <__pow5mult+0x58>
2000833e:	4630      	mov	r0, r6
20008340:	4607      	mov	r7, r0
20008342:	f015 0f01 	tst.w	r5, #1
20008346:	d0f6      	beq.n	20008336 <__pow5mult+0x26>
20008348:	4641      	mov	r1, r8
2000834a:	463a      	mov	r2, r7
2000834c:	4620      	mov	r0, r4
2000834e:	f7ff fef7 	bl	20008140 <__multiply>
20008352:	4641      	mov	r1, r8
20008354:	4606      	mov	r6, r0
20008356:	4620      	mov	r0, r4
20008358:	f7ff fd5e 	bl	20007e18 <_Bfree>
2000835c:	106d      	asrs	r5, r5, #1
2000835e:	46b0      	mov	r8, r6
20008360:	d1eb      	bne.n	2000833a <__pow5mult+0x2a>
20008362:	4640      	mov	r0, r8
20008364:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20008368:	4639      	mov	r1, r7
2000836a:	463a      	mov	r2, r7
2000836c:	4620      	mov	r0, r4
2000836e:	f7ff fee7 	bl	20008140 <__multiply>
20008372:	6038      	str	r0, [r7, #0]
20008374:	4607      	mov	r7, r0
20008376:	6006      	str	r6, [r0, #0]
20008378:	e7e3      	b.n	20008342 <__pow5mult+0x32>
2000837a:	f649 3c38 	movw	ip, #39736	; 0x9b38
2000837e:	2300      	movs	r3, #0
20008380:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20008384:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
20008388:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
2000838c:	f7ff ff7c 	bl	20008288 <__multadd>
20008390:	4680      	mov	r8, r0
20008392:	e7c5      	b.n	20008320 <__pow5mult+0x10>
20008394:	2010      	movs	r0, #16
20008396:	f7fb fbed 	bl	20003b74 <malloc>
2000839a:	2300      	movs	r3, #0
2000839c:	4606      	mov	r6, r0
2000839e:	6260      	str	r0, [r4, #36]	; 0x24
200083a0:	60c3      	str	r3, [r0, #12]
200083a2:	6043      	str	r3, [r0, #4]
200083a4:	6083      	str	r3, [r0, #8]
200083a6:	6003      	str	r3, [r0, #0]
200083a8:	4620      	mov	r0, r4
200083aa:	f240 2171 	movw	r1, #625	; 0x271
200083ae:	f7ff ff61 	bl	20008274 <__i2b>
200083b2:	2300      	movs	r3, #0
200083b4:	60b0      	str	r0, [r6, #8]
200083b6:	4607      	mov	r7, r0
200083b8:	6003      	str	r3, [r0, #0]
200083ba:	e7b9      	b.n	20008330 <__pow5mult+0x20>

200083bc <__s2b>:
200083bc:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
200083c0:	461e      	mov	r6, r3
200083c2:	f648 6339 	movw	r3, #36409	; 0x8e39
200083c6:	f106 0c08 	add.w	ip, r6, #8
200083ca:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
200083ce:	4688      	mov	r8, r1
200083d0:	4605      	mov	r5, r0
200083d2:	4617      	mov	r7, r2
200083d4:	fb83 130c 	smull	r1, r3, r3, ip
200083d8:	ea4f 7cec 	mov.w	ip, ip, asr #31
200083dc:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
200083e0:	f1bc 0f01 	cmp.w	ip, #1
200083e4:	dd35      	ble.n	20008452 <__s2b+0x96>
200083e6:	2100      	movs	r1, #0
200083e8:	2201      	movs	r2, #1
200083ea:	0052      	lsls	r2, r2, #1
200083ec:	3101      	adds	r1, #1
200083ee:	4594      	cmp	ip, r2
200083f0:	dcfb      	bgt.n	200083ea <__s2b+0x2e>
200083f2:	4628      	mov	r0, r5
200083f4:	f7ff fd2c 	bl	20007e50 <_Balloc>
200083f8:	9b08      	ldr	r3, [sp, #32]
200083fa:	6143      	str	r3, [r0, #20]
200083fc:	2301      	movs	r3, #1
200083fe:	2f09      	cmp	r7, #9
20008400:	6103      	str	r3, [r0, #16]
20008402:	dd22      	ble.n	2000844a <__s2b+0x8e>
20008404:	f108 0a09 	add.w	sl, r8, #9
20008408:	2409      	movs	r4, #9
2000840a:	f818 3004 	ldrb.w	r3, [r8, r4]
2000840e:	4601      	mov	r1, r0
20008410:	220a      	movs	r2, #10
20008412:	3401      	adds	r4, #1
20008414:	3b30      	subs	r3, #48	; 0x30
20008416:	4628      	mov	r0, r5
20008418:	f7ff ff36 	bl	20008288 <__multadd>
2000841c:	42a7      	cmp	r7, r4
2000841e:	dcf4      	bgt.n	2000840a <__s2b+0x4e>
20008420:	eb0a 0807 	add.w	r8, sl, r7
20008424:	f1a8 0808 	sub.w	r8, r8, #8
20008428:	42be      	cmp	r6, r7
2000842a:	dd0c      	ble.n	20008446 <__s2b+0x8a>
2000842c:	2400      	movs	r4, #0
2000842e:	f818 3004 	ldrb.w	r3, [r8, r4]
20008432:	4601      	mov	r1, r0
20008434:	3401      	adds	r4, #1
20008436:	220a      	movs	r2, #10
20008438:	3b30      	subs	r3, #48	; 0x30
2000843a:	4628      	mov	r0, r5
2000843c:	f7ff ff24 	bl	20008288 <__multadd>
20008440:	19e3      	adds	r3, r4, r7
20008442:	429e      	cmp	r6, r3
20008444:	dcf3      	bgt.n	2000842e <__s2b+0x72>
20008446:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
2000844a:	f108 080a 	add.w	r8, r8, #10
2000844e:	2709      	movs	r7, #9
20008450:	e7ea      	b.n	20008428 <__s2b+0x6c>
20008452:	2100      	movs	r1, #0
20008454:	e7cd      	b.n	200083f2 <__s2b+0x36>
20008456:	bf00      	nop

20008458 <_realloc_r>:
20008458:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000845c:	4691      	mov	r9, r2
2000845e:	b083      	sub	sp, #12
20008460:	4607      	mov	r7, r0
20008462:	460e      	mov	r6, r1
20008464:	2900      	cmp	r1, #0
20008466:	f000 813a 	beq.w	200086de <_realloc_r+0x286>
2000846a:	f1a1 0808 	sub.w	r8, r1, #8
2000846e:	f109 040b 	add.w	r4, r9, #11
20008472:	f7fb ff8b 	bl	2000438c <__malloc_lock>
20008476:	2c16      	cmp	r4, #22
20008478:	f8d8 1004 	ldr.w	r1, [r8, #4]
2000847c:	460b      	mov	r3, r1
2000847e:	f200 80a0 	bhi.w	200085c2 <_realloc_r+0x16a>
20008482:	2210      	movs	r2, #16
20008484:	2500      	movs	r5, #0
20008486:	4614      	mov	r4, r2
20008488:	454c      	cmp	r4, r9
2000848a:	bf38      	it	cc
2000848c:	f045 0501 	orrcc.w	r5, r5, #1
20008490:	2d00      	cmp	r5, #0
20008492:	f040 812a 	bne.w	200086ea <_realloc_r+0x292>
20008496:	f021 0a03 	bic.w	sl, r1, #3
2000849a:	4592      	cmp	sl, r2
2000849c:	bfa2      	ittt	ge
2000849e:	4640      	movge	r0, r8
200084a0:	4655      	movge	r5, sl
200084a2:	f108 0808 	addge.w	r8, r8, #8
200084a6:	da75      	bge.n	20008594 <_realloc_r+0x13c>
200084a8:	f649 53a8 	movw	r3, #40360	; 0x9da8
200084ac:	eb08 000a 	add.w	r0, r8, sl
200084b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200084b4:	f8d3 e008 	ldr.w	lr, [r3, #8]
200084b8:	4586      	cmp	lr, r0
200084ba:	f000 811a 	beq.w	200086f2 <_realloc_r+0x29a>
200084be:	f8d0 c004 	ldr.w	ip, [r0, #4]
200084c2:	f02c 0b01 	bic.w	fp, ip, #1
200084c6:	4483      	add	fp, r0
200084c8:	f8db b004 	ldr.w	fp, [fp, #4]
200084cc:	f01b 0f01 	tst.w	fp, #1
200084d0:	d07c      	beq.n	200085cc <_realloc_r+0x174>
200084d2:	46ac      	mov	ip, r5
200084d4:	4628      	mov	r0, r5
200084d6:	f011 0f01 	tst.w	r1, #1
200084da:	f040 809b 	bne.w	20008614 <_realloc_r+0x1bc>
200084de:	f856 1c08 	ldr.w	r1, [r6, #-8]
200084e2:	ebc1 0b08 	rsb	fp, r1, r8
200084e6:	f8db 5004 	ldr.w	r5, [fp, #4]
200084ea:	f025 0503 	bic.w	r5, r5, #3
200084ee:	2800      	cmp	r0, #0
200084f0:	f000 80dd 	beq.w	200086ae <_realloc_r+0x256>
200084f4:	4570      	cmp	r0, lr
200084f6:	f000 811f 	beq.w	20008738 <_realloc_r+0x2e0>
200084fa:	eb05 030a 	add.w	r3, r5, sl
200084fe:	eb0c 0503 	add.w	r5, ip, r3
20008502:	4295      	cmp	r5, r2
20008504:	bfb8      	it	lt
20008506:	461d      	movlt	r5, r3
20008508:	f2c0 80d2 	blt.w	200086b0 <_realloc_r+0x258>
2000850c:	6881      	ldr	r1, [r0, #8]
2000850e:	465b      	mov	r3, fp
20008510:	68c0      	ldr	r0, [r0, #12]
20008512:	f1aa 0204 	sub.w	r2, sl, #4
20008516:	2a24      	cmp	r2, #36	; 0x24
20008518:	6081      	str	r1, [r0, #8]
2000851a:	60c8      	str	r0, [r1, #12]
2000851c:	f853 1f08 	ldr.w	r1, [r3, #8]!
20008520:	f8db 000c 	ldr.w	r0, [fp, #12]
20008524:	6081      	str	r1, [r0, #8]
20008526:	60c8      	str	r0, [r1, #12]
20008528:	f200 80d0 	bhi.w	200086cc <_realloc_r+0x274>
2000852c:	2a13      	cmp	r2, #19
2000852e:	469c      	mov	ip, r3
20008530:	d921      	bls.n	20008576 <_realloc_r+0x11e>
20008532:	4631      	mov	r1, r6
20008534:	f10b 0c10 	add.w	ip, fp, #16
20008538:	f851 0b04 	ldr.w	r0, [r1], #4
2000853c:	f8cb 0008 	str.w	r0, [fp, #8]
20008540:	6870      	ldr	r0, [r6, #4]
20008542:	1d0e      	adds	r6, r1, #4
20008544:	2a1b      	cmp	r2, #27
20008546:	f8cb 000c 	str.w	r0, [fp, #12]
2000854a:	d914      	bls.n	20008576 <_realloc_r+0x11e>
2000854c:	6848      	ldr	r0, [r1, #4]
2000854e:	1d31      	adds	r1, r6, #4
20008550:	f10b 0c18 	add.w	ip, fp, #24
20008554:	f8cb 0010 	str.w	r0, [fp, #16]
20008558:	6870      	ldr	r0, [r6, #4]
2000855a:	1d0e      	adds	r6, r1, #4
2000855c:	2a24      	cmp	r2, #36	; 0x24
2000855e:	f8cb 0014 	str.w	r0, [fp, #20]
20008562:	d108      	bne.n	20008576 <_realloc_r+0x11e>
20008564:	684a      	ldr	r2, [r1, #4]
20008566:	f10b 0c20 	add.w	ip, fp, #32
2000856a:	f8cb 2018 	str.w	r2, [fp, #24]
2000856e:	6872      	ldr	r2, [r6, #4]
20008570:	3608      	adds	r6, #8
20008572:	f8cb 201c 	str.w	r2, [fp, #28]
20008576:	4631      	mov	r1, r6
20008578:	4698      	mov	r8, r3
2000857a:	4662      	mov	r2, ip
2000857c:	4658      	mov	r0, fp
2000857e:	f851 3b04 	ldr.w	r3, [r1], #4
20008582:	f842 3b04 	str.w	r3, [r2], #4
20008586:	6873      	ldr	r3, [r6, #4]
20008588:	f8cc 3004 	str.w	r3, [ip, #4]
2000858c:	684b      	ldr	r3, [r1, #4]
2000858e:	6053      	str	r3, [r2, #4]
20008590:	f8db 3004 	ldr.w	r3, [fp, #4]
20008594:	ebc4 0c05 	rsb	ip, r4, r5
20008598:	f1bc 0f0f 	cmp.w	ip, #15
2000859c:	d826      	bhi.n	200085ec <_realloc_r+0x194>
2000859e:	1942      	adds	r2, r0, r5
200085a0:	f003 0301 	and.w	r3, r3, #1
200085a4:	ea43 0505 	orr.w	r5, r3, r5
200085a8:	6045      	str	r5, [r0, #4]
200085aa:	6853      	ldr	r3, [r2, #4]
200085ac:	f043 0301 	orr.w	r3, r3, #1
200085b0:	6053      	str	r3, [r2, #4]
200085b2:	4638      	mov	r0, r7
200085b4:	4645      	mov	r5, r8
200085b6:	f7fb feeb 	bl	20004390 <__malloc_unlock>
200085ba:	4628      	mov	r0, r5
200085bc:	b003      	add	sp, #12
200085be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200085c2:	f024 0407 	bic.w	r4, r4, #7
200085c6:	4622      	mov	r2, r4
200085c8:	0fe5      	lsrs	r5, r4, #31
200085ca:	e75d      	b.n	20008488 <_realloc_r+0x30>
200085cc:	f02c 0c03 	bic.w	ip, ip, #3
200085d0:	eb0c 050a 	add.w	r5, ip, sl
200085d4:	4295      	cmp	r5, r2
200085d6:	f6ff af7e 	blt.w	200084d6 <_realloc_r+0x7e>
200085da:	6882      	ldr	r2, [r0, #8]
200085dc:	460b      	mov	r3, r1
200085de:	68c1      	ldr	r1, [r0, #12]
200085e0:	4640      	mov	r0, r8
200085e2:	f108 0808 	add.w	r8, r8, #8
200085e6:	608a      	str	r2, [r1, #8]
200085e8:	60d1      	str	r1, [r2, #12]
200085ea:	e7d3      	b.n	20008594 <_realloc_r+0x13c>
200085ec:	1901      	adds	r1, r0, r4
200085ee:	f003 0301 	and.w	r3, r3, #1
200085f2:	eb01 020c 	add.w	r2, r1, ip
200085f6:	ea43 0404 	orr.w	r4, r3, r4
200085fa:	f04c 0301 	orr.w	r3, ip, #1
200085fe:	6044      	str	r4, [r0, #4]
20008600:	604b      	str	r3, [r1, #4]
20008602:	4638      	mov	r0, r7
20008604:	6853      	ldr	r3, [r2, #4]
20008606:	3108      	adds	r1, #8
20008608:	f043 0301 	orr.w	r3, r3, #1
2000860c:	6053      	str	r3, [r2, #4]
2000860e:	f7fe fe6f 	bl	200072f0 <_free_r>
20008612:	e7ce      	b.n	200085b2 <_realloc_r+0x15a>
20008614:	4649      	mov	r1, r9
20008616:	4638      	mov	r0, r7
20008618:	f7fb fab4 	bl	20003b84 <_malloc_r>
2000861c:	4605      	mov	r5, r0
2000861e:	2800      	cmp	r0, #0
20008620:	d041      	beq.n	200086a6 <_realloc_r+0x24e>
20008622:	f8d8 3004 	ldr.w	r3, [r8, #4]
20008626:	f1a0 0208 	sub.w	r2, r0, #8
2000862a:	f023 0101 	bic.w	r1, r3, #1
2000862e:	4441      	add	r1, r8
20008630:	428a      	cmp	r2, r1
20008632:	f000 80d7 	beq.w	200087e4 <_realloc_r+0x38c>
20008636:	f1aa 0204 	sub.w	r2, sl, #4
2000863a:	4631      	mov	r1, r6
2000863c:	2a24      	cmp	r2, #36	; 0x24
2000863e:	d878      	bhi.n	20008732 <_realloc_r+0x2da>
20008640:	2a13      	cmp	r2, #19
20008642:	4603      	mov	r3, r0
20008644:	d921      	bls.n	2000868a <_realloc_r+0x232>
20008646:	4634      	mov	r4, r6
20008648:	f854 3b04 	ldr.w	r3, [r4], #4
2000864c:	1d21      	adds	r1, r4, #4
2000864e:	f840 3b04 	str.w	r3, [r0], #4
20008652:	1d03      	adds	r3, r0, #4
20008654:	f8d6 c004 	ldr.w	ip, [r6, #4]
20008658:	2a1b      	cmp	r2, #27
2000865a:	f8c5 c004 	str.w	ip, [r5, #4]
2000865e:	d914      	bls.n	2000868a <_realloc_r+0x232>
20008660:	f8d4 e004 	ldr.w	lr, [r4, #4]
20008664:	1d1c      	adds	r4, r3, #4
20008666:	f101 0c04 	add.w	ip, r1, #4
2000866a:	f8c0 e004 	str.w	lr, [r0, #4]
2000866e:	6848      	ldr	r0, [r1, #4]
20008670:	f10c 0104 	add.w	r1, ip, #4
20008674:	6058      	str	r0, [r3, #4]
20008676:	1d23      	adds	r3, r4, #4
20008678:	2a24      	cmp	r2, #36	; 0x24
2000867a:	d106      	bne.n	2000868a <_realloc_r+0x232>
2000867c:	f8dc 2004 	ldr.w	r2, [ip, #4]
20008680:	6062      	str	r2, [r4, #4]
20008682:	684a      	ldr	r2, [r1, #4]
20008684:	3108      	adds	r1, #8
20008686:	605a      	str	r2, [r3, #4]
20008688:	3308      	adds	r3, #8
2000868a:	4608      	mov	r0, r1
2000868c:	461a      	mov	r2, r3
2000868e:	f850 4b04 	ldr.w	r4, [r0], #4
20008692:	f842 4b04 	str.w	r4, [r2], #4
20008696:	6849      	ldr	r1, [r1, #4]
20008698:	6059      	str	r1, [r3, #4]
2000869a:	6843      	ldr	r3, [r0, #4]
2000869c:	6053      	str	r3, [r2, #4]
2000869e:	4631      	mov	r1, r6
200086a0:	4638      	mov	r0, r7
200086a2:	f7fe fe25 	bl	200072f0 <_free_r>
200086a6:	4638      	mov	r0, r7
200086a8:	f7fb fe72 	bl	20004390 <__malloc_unlock>
200086ac:	e785      	b.n	200085ba <_realloc_r+0x162>
200086ae:	4455      	add	r5, sl
200086b0:	4295      	cmp	r5, r2
200086b2:	dbaf      	blt.n	20008614 <_realloc_r+0x1bc>
200086b4:	465b      	mov	r3, fp
200086b6:	f8db 000c 	ldr.w	r0, [fp, #12]
200086ba:	f1aa 0204 	sub.w	r2, sl, #4
200086be:	f853 1f08 	ldr.w	r1, [r3, #8]!
200086c2:	2a24      	cmp	r2, #36	; 0x24
200086c4:	6081      	str	r1, [r0, #8]
200086c6:	60c8      	str	r0, [r1, #12]
200086c8:	f67f af30 	bls.w	2000852c <_realloc_r+0xd4>
200086cc:	4618      	mov	r0, r3
200086ce:	4631      	mov	r1, r6
200086d0:	4698      	mov	r8, r3
200086d2:	f7ff f9b9 	bl	20007a48 <memmove>
200086d6:	4658      	mov	r0, fp
200086d8:	f8db 3004 	ldr.w	r3, [fp, #4]
200086dc:	e75a      	b.n	20008594 <_realloc_r+0x13c>
200086de:	4611      	mov	r1, r2
200086e0:	b003      	add	sp, #12
200086e2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200086e6:	f7fb ba4d 	b.w	20003b84 <_malloc_r>
200086ea:	230c      	movs	r3, #12
200086ec:	2500      	movs	r5, #0
200086ee:	603b      	str	r3, [r7, #0]
200086f0:	e763      	b.n	200085ba <_realloc_r+0x162>
200086f2:	f8de 5004 	ldr.w	r5, [lr, #4]
200086f6:	f104 0b10 	add.w	fp, r4, #16
200086fa:	f025 0c03 	bic.w	ip, r5, #3
200086fe:	eb0c 000a 	add.w	r0, ip, sl
20008702:	4558      	cmp	r0, fp
20008704:	bfb8      	it	lt
20008706:	4670      	movlt	r0, lr
20008708:	f6ff aee5 	blt.w	200084d6 <_realloc_r+0x7e>
2000870c:	eb08 0204 	add.w	r2, r8, r4
20008710:	1b01      	subs	r1, r0, r4
20008712:	f041 0101 	orr.w	r1, r1, #1
20008716:	609a      	str	r2, [r3, #8]
20008718:	6051      	str	r1, [r2, #4]
2000871a:	4638      	mov	r0, r7
2000871c:	f8d8 1004 	ldr.w	r1, [r8, #4]
20008720:	4635      	mov	r5, r6
20008722:	f001 0301 	and.w	r3, r1, #1
20008726:	431c      	orrs	r4, r3
20008728:	f8c8 4004 	str.w	r4, [r8, #4]
2000872c:	f7fb fe30 	bl	20004390 <__malloc_unlock>
20008730:	e743      	b.n	200085ba <_realloc_r+0x162>
20008732:	f7ff f989 	bl	20007a48 <memmove>
20008736:	e7b2      	b.n	2000869e <_realloc_r+0x246>
20008738:	4455      	add	r5, sl
2000873a:	f104 0110 	add.w	r1, r4, #16
2000873e:	44ac      	add	ip, r5
20008740:	458c      	cmp	ip, r1
20008742:	dbb5      	blt.n	200086b0 <_realloc_r+0x258>
20008744:	465d      	mov	r5, fp
20008746:	f8db 000c 	ldr.w	r0, [fp, #12]
2000874a:	f1aa 0204 	sub.w	r2, sl, #4
2000874e:	f855 1f08 	ldr.w	r1, [r5, #8]!
20008752:	2a24      	cmp	r2, #36	; 0x24
20008754:	6081      	str	r1, [r0, #8]
20008756:	60c8      	str	r0, [r1, #12]
20008758:	d84c      	bhi.n	200087f4 <_realloc_r+0x39c>
2000875a:	2a13      	cmp	r2, #19
2000875c:	4628      	mov	r0, r5
2000875e:	d924      	bls.n	200087aa <_realloc_r+0x352>
20008760:	4631      	mov	r1, r6
20008762:	f10b 0010 	add.w	r0, fp, #16
20008766:	f851 eb04 	ldr.w	lr, [r1], #4
2000876a:	f8cb e008 	str.w	lr, [fp, #8]
2000876e:	f8d6 e004 	ldr.w	lr, [r6, #4]
20008772:	1d0e      	adds	r6, r1, #4
20008774:	2a1b      	cmp	r2, #27
20008776:	f8cb e00c 	str.w	lr, [fp, #12]
2000877a:	d916      	bls.n	200087aa <_realloc_r+0x352>
2000877c:	f8d1 e004 	ldr.w	lr, [r1, #4]
20008780:	1d31      	adds	r1, r6, #4
20008782:	f10b 0018 	add.w	r0, fp, #24
20008786:	f8cb e010 	str.w	lr, [fp, #16]
2000878a:	f8d6 e004 	ldr.w	lr, [r6, #4]
2000878e:	1d0e      	adds	r6, r1, #4
20008790:	2a24      	cmp	r2, #36	; 0x24
20008792:	f8cb e014 	str.w	lr, [fp, #20]
20008796:	d108      	bne.n	200087aa <_realloc_r+0x352>
20008798:	684a      	ldr	r2, [r1, #4]
2000879a:	f10b 0020 	add.w	r0, fp, #32
2000879e:	f8cb 2018 	str.w	r2, [fp, #24]
200087a2:	6872      	ldr	r2, [r6, #4]
200087a4:	3608      	adds	r6, #8
200087a6:	f8cb 201c 	str.w	r2, [fp, #28]
200087aa:	4631      	mov	r1, r6
200087ac:	4602      	mov	r2, r0
200087ae:	f851 eb04 	ldr.w	lr, [r1], #4
200087b2:	f842 eb04 	str.w	lr, [r2], #4
200087b6:	6876      	ldr	r6, [r6, #4]
200087b8:	6046      	str	r6, [r0, #4]
200087ba:	6849      	ldr	r1, [r1, #4]
200087bc:	6051      	str	r1, [r2, #4]
200087be:	eb0b 0204 	add.w	r2, fp, r4
200087c2:	ebc4 010c 	rsb	r1, r4, ip
200087c6:	f041 0101 	orr.w	r1, r1, #1
200087ca:	609a      	str	r2, [r3, #8]
200087cc:	6051      	str	r1, [r2, #4]
200087ce:	4638      	mov	r0, r7
200087d0:	f8db 1004 	ldr.w	r1, [fp, #4]
200087d4:	f001 0301 	and.w	r3, r1, #1
200087d8:	431c      	orrs	r4, r3
200087da:	f8cb 4004 	str.w	r4, [fp, #4]
200087de:	f7fb fdd7 	bl	20004390 <__malloc_unlock>
200087e2:	e6ea      	b.n	200085ba <_realloc_r+0x162>
200087e4:	6855      	ldr	r5, [r2, #4]
200087e6:	4640      	mov	r0, r8
200087e8:	f108 0808 	add.w	r8, r8, #8
200087ec:	f025 0503 	bic.w	r5, r5, #3
200087f0:	4455      	add	r5, sl
200087f2:	e6cf      	b.n	20008594 <_realloc_r+0x13c>
200087f4:	4631      	mov	r1, r6
200087f6:	4628      	mov	r0, r5
200087f8:	9300      	str	r3, [sp, #0]
200087fa:	f8cd c004 	str.w	ip, [sp, #4]
200087fe:	f7ff f923 	bl	20007a48 <memmove>
20008802:	f8dd c004 	ldr.w	ip, [sp, #4]
20008806:	9b00      	ldr	r3, [sp, #0]
20008808:	e7d9      	b.n	200087be <_realloc_r+0x366>
2000880a:	bf00      	nop

2000880c <__isinfd>:
2000880c:	4602      	mov	r2, r0
2000880e:	4240      	negs	r0, r0
20008810:	ea40 0302 	orr.w	r3, r0, r2
20008814:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20008818:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
2000881c:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
20008820:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
20008824:	4258      	negs	r0, r3
20008826:	ea40 0303 	orr.w	r3, r0, r3
2000882a:	17d8      	asrs	r0, r3, #31
2000882c:	3001      	adds	r0, #1
2000882e:	4770      	bx	lr

20008830 <__isnand>:
20008830:	4602      	mov	r2, r0
20008832:	4240      	negs	r0, r0
20008834:	4310      	orrs	r0, r2
20008836:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
2000883a:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
2000883e:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
20008842:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
20008846:	0fc0      	lsrs	r0, r0, #31
20008848:	4770      	bx	lr
2000884a:	bf00      	nop

2000884c <__sclose>:
2000884c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20008850:	f000 b960 	b.w	20008b14 <_close_r>

20008854 <__sseek>:
20008854:	b510      	push	{r4, lr}
20008856:	460c      	mov	r4, r1
20008858:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
2000885c:	f000 f9fe 	bl	20008c5c <_lseek_r>
20008860:	89a3      	ldrh	r3, [r4, #12]
20008862:	f1b0 3fff 	cmp.w	r0, #4294967295
20008866:	bf15      	itete	ne
20008868:	6560      	strne	r0, [r4, #84]	; 0x54
2000886a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
2000886e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
20008872:	81a3      	strheq	r3, [r4, #12]
20008874:	bf18      	it	ne
20008876:	81a3      	strhne	r3, [r4, #12]
20008878:	bd10      	pop	{r4, pc}
2000887a:	bf00      	nop

2000887c <__swrite>:
2000887c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20008880:	461d      	mov	r5, r3
20008882:	898b      	ldrh	r3, [r1, #12]
20008884:	460c      	mov	r4, r1
20008886:	4616      	mov	r6, r2
20008888:	4607      	mov	r7, r0
2000888a:	f413 7f80 	tst.w	r3, #256	; 0x100
2000888e:	d006      	beq.n	2000889e <__swrite+0x22>
20008890:	2302      	movs	r3, #2
20008892:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20008896:	2200      	movs	r2, #0
20008898:	f000 f9e0 	bl	20008c5c <_lseek_r>
2000889c:	89a3      	ldrh	r3, [r4, #12]
2000889e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
200088a2:	4638      	mov	r0, r7
200088a4:	81a3      	strh	r3, [r4, #12]
200088a6:	4632      	mov	r2, r6
200088a8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
200088ac:	462b      	mov	r3, r5
200088ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
200088b2:	f7f8 bfe3 	b.w	2000187c <_write_r>
200088b6:	bf00      	nop

200088b8 <__sread>:
200088b8:	b510      	push	{r4, lr}
200088ba:	460c      	mov	r4, r1
200088bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
200088c0:	f000 f9e2 	bl	20008c88 <_read_r>
200088c4:	2800      	cmp	r0, #0
200088c6:	db03      	blt.n	200088d0 <__sread+0x18>
200088c8:	6d63      	ldr	r3, [r4, #84]	; 0x54
200088ca:	181b      	adds	r3, r3, r0
200088cc:	6563      	str	r3, [r4, #84]	; 0x54
200088ce:	bd10      	pop	{r4, pc}
200088d0:	89a3      	ldrh	r3, [r4, #12]
200088d2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
200088d6:	81a3      	strh	r3, [r4, #12]
200088d8:	bd10      	pop	{r4, pc}
200088da:	bf00      	nop

200088dc <strcmp>:
200088dc:	ea80 0201 	eor.w	r2, r0, r1
200088e0:	f012 0f03 	tst.w	r2, #3
200088e4:	d13a      	bne.n	2000895c <strcmp_unaligned>
200088e6:	f010 0203 	ands.w	r2, r0, #3
200088ea:	f020 0003 	bic.w	r0, r0, #3
200088ee:	f021 0103 	bic.w	r1, r1, #3
200088f2:	f850 cb04 	ldr.w	ip, [r0], #4
200088f6:	bf08      	it	eq
200088f8:	f851 3b04 	ldreq.w	r3, [r1], #4
200088fc:	d00d      	beq.n	2000891a <strcmp+0x3e>
200088fe:	f082 0203 	eor.w	r2, r2, #3
20008902:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20008906:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
2000890a:	fa23 f202 	lsr.w	r2, r3, r2
2000890e:	f851 3b04 	ldr.w	r3, [r1], #4
20008912:	ea4c 0c02 	orr.w	ip, ip, r2
20008916:	ea43 0302 	orr.w	r3, r3, r2
2000891a:	bf00      	nop
2000891c:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
20008920:	459c      	cmp	ip, r3
20008922:	bf01      	itttt	eq
20008924:	ea22 020c 	biceq.w	r2, r2, ip
20008928:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
2000892c:	f850 cb04 	ldreq.w	ip, [r0], #4
20008930:	f851 3b04 	ldreq.w	r3, [r1], #4
20008934:	d0f2      	beq.n	2000891c <strcmp+0x40>
20008936:	ea4f 600c 	mov.w	r0, ip, lsl #24
2000893a:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
2000893e:	2801      	cmp	r0, #1
20008940:	bf28      	it	cs
20008942:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
20008946:	bf08      	it	eq
20008948:	0a1b      	lsreq	r3, r3, #8
2000894a:	d0f4      	beq.n	20008936 <strcmp+0x5a>
2000894c:	f003 03ff 	and.w	r3, r3, #255	; 0xff
20008950:	ea4f 6010 	mov.w	r0, r0, lsr #24
20008954:	eba0 0003 	sub.w	r0, r0, r3
20008958:	4770      	bx	lr
2000895a:	bf00      	nop

2000895c <strcmp_unaligned>:
2000895c:	f010 0f03 	tst.w	r0, #3
20008960:	d00a      	beq.n	20008978 <strcmp_unaligned+0x1c>
20008962:	f810 2b01 	ldrb.w	r2, [r0], #1
20008966:	f811 3b01 	ldrb.w	r3, [r1], #1
2000896a:	2a01      	cmp	r2, #1
2000896c:	bf28      	it	cs
2000896e:	429a      	cmpcs	r2, r3
20008970:	d0f4      	beq.n	2000895c <strcmp_unaligned>
20008972:	eba2 0003 	sub.w	r0, r2, r3
20008976:	4770      	bx	lr
20008978:	f84d 5d04 	str.w	r5, [sp, #-4]!
2000897c:	f84d 4d04 	str.w	r4, [sp, #-4]!
20008980:	f04f 0201 	mov.w	r2, #1
20008984:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
20008988:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
2000898c:	f001 0c03 	and.w	ip, r1, #3
20008990:	f021 0103 	bic.w	r1, r1, #3
20008994:	f850 4b04 	ldr.w	r4, [r0], #4
20008998:	f851 5b04 	ldr.w	r5, [r1], #4
2000899c:	f1bc 0f02 	cmp.w	ip, #2
200089a0:	d026      	beq.n	200089f0 <strcmp_unaligned+0x94>
200089a2:	d84b      	bhi.n	20008a3c <strcmp_unaligned+0xe0>
200089a4:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
200089a8:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
200089ac:	eba4 0302 	sub.w	r3, r4, r2
200089b0:	ea23 0304 	bic.w	r3, r3, r4
200089b4:	d10d      	bne.n	200089d2 <strcmp_unaligned+0x76>
200089b6:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
200089ba:	bf08      	it	eq
200089bc:	f851 5b04 	ldreq.w	r5, [r1], #4
200089c0:	d10a      	bne.n	200089d8 <strcmp_unaligned+0x7c>
200089c2:	ea8c 0c04 	eor.w	ip, ip, r4
200089c6:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
200089ca:	d10c      	bne.n	200089e6 <strcmp_unaligned+0x8a>
200089cc:	f850 4b04 	ldr.w	r4, [r0], #4
200089d0:	e7e8      	b.n	200089a4 <strcmp_unaligned+0x48>
200089d2:	ea4f 2515 	mov.w	r5, r5, lsr #8
200089d6:	e05c      	b.n	20008a92 <strcmp_unaligned+0x136>
200089d8:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
200089dc:	d152      	bne.n	20008a84 <strcmp_unaligned+0x128>
200089de:	780d      	ldrb	r5, [r1, #0]
200089e0:	ea4f 6c14 	mov.w	ip, r4, lsr #24
200089e4:	e055      	b.n	20008a92 <strcmp_unaligned+0x136>
200089e6:	ea4f 6c14 	mov.w	ip, r4, lsr #24
200089ea:	f005 05ff 	and.w	r5, r5, #255	; 0xff
200089ee:	e050      	b.n	20008a92 <strcmp_unaligned+0x136>
200089f0:	ea4f 4c04 	mov.w	ip, r4, lsl #16
200089f4:	eba4 0302 	sub.w	r3, r4, r2
200089f8:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
200089fc:	ea23 0304 	bic.w	r3, r3, r4
20008a00:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
20008a04:	d117      	bne.n	20008a36 <strcmp_unaligned+0xda>
20008a06:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
20008a0a:	bf08      	it	eq
20008a0c:	f851 5b04 	ldreq.w	r5, [r1], #4
20008a10:	d107      	bne.n	20008a22 <strcmp_unaligned+0xc6>
20008a12:	ea8c 0c04 	eor.w	ip, ip, r4
20008a16:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
20008a1a:	d108      	bne.n	20008a2e <strcmp_unaligned+0xd2>
20008a1c:	f850 4b04 	ldr.w	r4, [r0], #4
20008a20:	e7e6      	b.n	200089f0 <strcmp_unaligned+0x94>
20008a22:	041b      	lsls	r3, r3, #16
20008a24:	d12e      	bne.n	20008a84 <strcmp_unaligned+0x128>
20008a26:	880d      	ldrh	r5, [r1, #0]
20008a28:	ea4f 4c14 	mov.w	ip, r4, lsr #16
20008a2c:	e031      	b.n	20008a92 <strcmp_unaligned+0x136>
20008a2e:	ea4f 4505 	mov.w	r5, r5, lsl #16
20008a32:	ea4f 4c14 	mov.w	ip, r4, lsr #16
20008a36:	ea4f 4515 	mov.w	r5, r5, lsr #16
20008a3a:	e02a      	b.n	20008a92 <strcmp_unaligned+0x136>
20008a3c:	f004 0cff 	and.w	ip, r4, #255	; 0xff
20008a40:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
20008a44:	eba4 0302 	sub.w	r3, r4, r2
20008a48:	ea23 0304 	bic.w	r3, r3, r4
20008a4c:	d10d      	bne.n	20008a6a <strcmp_unaligned+0x10e>
20008a4e:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
20008a52:	bf08      	it	eq
20008a54:	f851 5b04 	ldreq.w	r5, [r1], #4
20008a58:	d10a      	bne.n	20008a70 <strcmp_unaligned+0x114>
20008a5a:	ea8c 0c04 	eor.w	ip, ip, r4
20008a5e:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
20008a62:	d10a      	bne.n	20008a7a <strcmp_unaligned+0x11e>
20008a64:	f850 4b04 	ldr.w	r4, [r0], #4
20008a68:	e7e8      	b.n	20008a3c <strcmp_unaligned+0xe0>
20008a6a:	ea4f 6515 	mov.w	r5, r5, lsr #24
20008a6e:	e010      	b.n	20008a92 <strcmp_unaligned+0x136>
20008a70:	f014 0fff 	tst.w	r4, #255	; 0xff
20008a74:	d006      	beq.n	20008a84 <strcmp_unaligned+0x128>
20008a76:	f851 5b04 	ldr.w	r5, [r1], #4
20008a7a:	ea4f 2c14 	mov.w	ip, r4, lsr #8
20008a7e:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
20008a82:	e006      	b.n	20008a92 <strcmp_unaligned+0x136>
20008a84:	f04f 0000 	mov.w	r0, #0
20008a88:	f85d 4b04 	ldr.w	r4, [sp], #4
20008a8c:	f85d 5b04 	ldr.w	r5, [sp], #4
20008a90:	4770      	bx	lr
20008a92:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
20008a96:	f005 00ff 	and.w	r0, r5, #255	; 0xff
20008a9a:	2801      	cmp	r0, #1
20008a9c:	bf28      	it	cs
20008a9e:	4290      	cmpcs	r0, r2
20008aa0:	bf04      	itt	eq
20008aa2:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
20008aa6:	0a2d      	lsreq	r5, r5, #8
20008aa8:	d0f3      	beq.n	20008a92 <strcmp_unaligned+0x136>
20008aaa:	eba2 0000 	sub.w	r0, r2, r0
20008aae:	f85d 4b04 	ldr.w	r4, [sp], #4
20008ab2:	f85d 5b04 	ldr.w	r5, [sp], #4
20008ab6:	4770      	bx	lr

20008ab8 <_calloc_r>:
20008ab8:	b538      	push	{r3, r4, r5, lr}
20008aba:	fb01 f102 	mul.w	r1, r1, r2
20008abe:	f7fb f861 	bl	20003b84 <_malloc_r>
20008ac2:	4604      	mov	r4, r0
20008ac4:	b1f8      	cbz	r0, 20008b06 <_calloc_r+0x4e>
20008ac6:	f850 2c04 	ldr.w	r2, [r0, #-4]
20008aca:	f022 0203 	bic.w	r2, r2, #3
20008ace:	3a04      	subs	r2, #4
20008ad0:	2a24      	cmp	r2, #36	; 0x24
20008ad2:	d81a      	bhi.n	20008b0a <_calloc_r+0x52>
20008ad4:	2a13      	cmp	r2, #19
20008ad6:	4603      	mov	r3, r0
20008ad8:	d90f      	bls.n	20008afa <_calloc_r+0x42>
20008ada:	2100      	movs	r1, #0
20008adc:	f840 1b04 	str.w	r1, [r0], #4
20008ae0:	1d03      	adds	r3, r0, #4
20008ae2:	2a1b      	cmp	r2, #27
20008ae4:	6061      	str	r1, [r4, #4]
20008ae6:	d908      	bls.n	20008afa <_calloc_r+0x42>
20008ae8:	1d1d      	adds	r5, r3, #4
20008aea:	6041      	str	r1, [r0, #4]
20008aec:	6059      	str	r1, [r3, #4]
20008aee:	1d2b      	adds	r3, r5, #4
20008af0:	2a24      	cmp	r2, #36	; 0x24
20008af2:	bf02      	ittt	eq
20008af4:	6069      	streq	r1, [r5, #4]
20008af6:	6059      	streq	r1, [r3, #4]
20008af8:	3308      	addeq	r3, #8
20008afa:	461a      	mov	r2, r3
20008afc:	2100      	movs	r1, #0
20008afe:	f842 1b04 	str.w	r1, [r2], #4
20008b02:	6059      	str	r1, [r3, #4]
20008b04:	6051      	str	r1, [r2, #4]
20008b06:	4620      	mov	r0, r4
20008b08:	bd38      	pop	{r3, r4, r5, pc}
20008b0a:	2100      	movs	r1, #0
20008b0c:	f7fb fbd4 	bl	200042b8 <memset>
20008b10:	4620      	mov	r0, r4
20008b12:	bd38      	pop	{r3, r4, r5, pc}

20008b14 <_close_r>:
20008b14:	b538      	push	{r3, r4, r5, lr}
20008b16:	f24a 34b4 	movw	r4, #41908	; 0xa3b4
20008b1a:	f2c2 0400 	movt	r4, #8192	; 0x2000
20008b1e:	4605      	mov	r5, r0
20008b20:	4608      	mov	r0, r1
20008b22:	2300      	movs	r3, #0
20008b24:	6023      	str	r3, [r4, #0]
20008b26:	f7f8 fe5d 	bl	200017e4 <_close>
20008b2a:	f1b0 3fff 	cmp.w	r0, #4294967295
20008b2e:	d000      	beq.n	20008b32 <_close_r+0x1e>
20008b30:	bd38      	pop	{r3, r4, r5, pc}
20008b32:	6823      	ldr	r3, [r4, #0]
20008b34:	2b00      	cmp	r3, #0
20008b36:	d0fb      	beq.n	20008b30 <_close_r+0x1c>
20008b38:	602b      	str	r3, [r5, #0]
20008b3a:	bd38      	pop	{r3, r4, r5, pc}

20008b3c <_fclose_r>:
20008b3c:	b570      	push	{r4, r5, r6, lr}
20008b3e:	4605      	mov	r5, r0
20008b40:	460c      	mov	r4, r1
20008b42:	2900      	cmp	r1, #0
20008b44:	d04b      	beq.n	20008bde <_fclose_r+0xa2>
20008b46:	f7fe fa9b 	bl	20007080 <__sfp_lock_acquire>
20008b4a:	b115      	cbz	r5, 20008b52 <_fclose_r+0x16>
20008b4c:	69ab      	ldr	r3, [r5, #24]
20008b4e:	2b00      	cmp	r3, #0
20008b50:	d048      	beq.n	20008be4 <_fclose_r+0xa8>
20008b52:	f649 2394 	movw	r3, #39572	; 0x9a94
20008b56:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008b5a:	429c      	cmp	r4, r3
20008b5c:	bf08      	it	eq
20008b5e:	686c      	ldreq	r4, [r5, #4]
20008b60:	d00e      	beq.n	20008b80 <_fclose_r+0x44>
20008b62:	f649 23b4 	movw	r3, #39604	; 0x9ab4
20008b66:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008b6a:	429c      	cmp	r4, r3
20008b6c:	bf08      	it	eq
20008b6e:	68ac      	ldreq	r4, [r5, #8]
20008b70:	d006      	beq.n	20008b80 <_fclose_r+0x44>
20008b72:	f649 23d4 	movw	r3, #39636	; 0x9ad4
20008b76:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008b7a:	429c      	cmp	r4, r3
20008b7c:	bf08      	it	eq
20008b7e:	68ec      	ldreq	r4, [r5, #12]
20008b80:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
20008b84:	b33e      	cbz	r6, 20008bd6 <_fclose_r+0x9a>
20008b86:	4628      	mov	r0, r5
20008b88:	4621      	mov	r1, r4
20008b8a:	f7fe f9bd 	bl	20006f08 <_fflush_r>
20008b8e:	6b23      	ldr	r3, [r4, #48]	; 0x30
20008b90:	4606      	mov	r6, r0
20008b92:	b13b      	cbz	r3, 20008ba4 <_fclose_r+0x68>
20008b94:	4628      	mov	r0, r5
20008b96:	6a21      	ldr	r1, [r4, #32]
20008b98:	4798      	blx	r3
20008b9a:	ea36 0620 	bics.w	r6, r6, r0, asr #32
20008b9e:	bf28      	it	cs
20008ba0:	f04f 36ff 	movcs.w	r6, #4294967295
20008ba4:	89a3      	ldrh	r3, [r4, #12]
20008ba6:	f013 0f80 	tst.w	r3, #128	; 0x80
20008baa:	d11f      	bne.n	20008bec <_fclose_r+0xb0>
20008bac:	6b61      	ldr	r1, [r4, #52]	; 0x34
20008bae:	b141      	cbz	r1, 20008bc2 <_fclose_r+0x86>
20008bb0:	f104 0344 	add.w	r3, r4, #68	; 0x44
20008bb4:	4299      	cmp	r1, r3
20008bb6:	d002      	beq.n	20008bbe <_fclose_r+0x82>
20008bb8:	4628      	mov	r0, r5
20008bba:	f7fe fb99 	bl	200072f0 <_free_r>
20008bbe:	2300      	movs	r3, #0
20008bc0:	6363      	str	r3, [r4, #52]	; 0x34
20008bc2:	6ca1      	ldr	r1, [r4, #72]	; 0x48
20008bc4:	b121      	cbz	r1, 20008bd0 <_fclose_r+0x94>
20008bc6:	4628      	mov	r0, r5
20008bc8:	f7fe fb92 	bl	200072f0 <_free_r>
20008bcc:	2300      	movs	r3, #0
20008bce:	64a3      	str	r3, [r4, #72]	; 0x48
20008bd0:	f04f 0300 	mov.w	r3, #0
20008bd4:	81a3      	strh	r3, [r4, #12]
20008bd6:	f7fe fa55 	bl	20007084 <__sfp_lock_release>
20008bda:	4630      	mov	r0, r6
20008bdc:	bd70      	pop	{r4, r5, r6, pc}
20008bde:	460e      	mov	r6, r1
20008be0:	4630      	mov	r0, r6
20008be2:	bd70      	pop	{r4, r5, r6, pc}
20008be4:	4628      	mov	r0, r5
20008be6:	f7fe faff 	bl	200071e8 <__sinit>
20008bea:	e7b2      	b.n	20008b52 <_fclose_r+0x16>
20008bec:	4628      	mov	r0, r5
20008bee:	6921      	ldr	r1, [r4, #16]
20008bf0:	f7fe fb7e 	bl	200072f0 <_free_r>
20008bf4:	e7da      	b.n	20008bac <_fclose_r+0x70>
20008bf6:	bf00      	nop

20008bf8 <fclose>:
20008bf8:	f649 43b4 	movw	r3, #40116	; 0x9cb4
20008bfc:	4601      	mov	r1, r0
20008bfe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008c02:	6818      	ldr	r0, [r3, #0]
20008c04:	e79a      	b.n	20008b3c <_fclose_r>
20008c06:	bf00      	nop

20008c08 <_fstat_r>:
20008c08:	b538      	push	{r3, r4, r5, lr}
20008c0a:	f24a 34b4 	movw	r4, #41908	; 0xa3b4
20008c0e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20008c12:	4605      	mov	r5, r0
20008c14:	4608      	mov	r0, r1
20008c16:	4611      	mov	r1, r2
20008c18:	2300      	movs	r3, #0
20008c1a:	6023      	str	r3, [r4, #0]
20008c1c:	f7f8 fdf4 	bl	20001808 <_fstat>
20008c20:	f1b0 3fff 	cmp.w	r0, #4294967295
20008c24:	d000      	beq.n	20008c28 <_fstat_r+0x20>
20008c26:	bd38      	pop	{r3, r4, r5, pc}
20008c28:	6823      	ldr	r3, [r4, #0]
20008c2a:	2b00      	cmp	r3, #0
20008c2c:	d0fb      	beq.n	20008c26 <_fstat_r+0x1e>
20008c2e:	602b      	str	r3, [r5, #0]
20008c30:	bd38      	pop	{r3, r4, r5, pc}
20008c32:	bf00      	nop

20008c34 <_isatty_r>:
20008c34:	b538      	push	{r3, r4, r5, lr}
20008c36:	f24a 34b4 	movw	r4, #41908	; 0xa3b4
20008c3a:	f2c2 0400 	movt	r4, #8192	; 0x2000
20008c3e:	4605      	mov	r5, r0
20008c40:	4608      	mov	r0, r1
20008c42:	2300      	movs	r3, #0
20008c44:	6023      	str	r3, [r4, #0]
20008c46:	f7f8 fdf1 	bl	2000182c <_isatty>
20008c4a:	f1b0 3fff 	cmp.w	r0, #4294967295
20008c4e:	d000      	beq.n	20008c52 <_isatty_r+0x1e>
20008c50:	bd38      	pop	{r3, r4, r5, pc}
20008c52:	6823      	ldr	r3, [r4, #0]
20008c54:	2b00      	cmp	r3, #0
20008c56:	d0fb      	beq.n	20008c50 <_isatty_r+0x1c>
20008c58:	602b      	str	r3, [r5, #0]
20008c5a:	bd38      	pop	{r3, r4, r5, pc}

20008c5c <_lseek_r>:
20008c5c:	b538      	push	{r3, r4, r5, lr}
20008c5e:	f24a 34b4 	movw	r4, #41908	; 0xa3b4
20008c62:	f2c2 0400 	movt	r4, #8192	; 0x2000
20008c66:	4605      	mov	r5, r0
20008c68:	4608      	mov	r0, r1
20008c6a:	4611      	mov	r1, r2
20008c6c:	461a      	mov	r2, r3
20008c6e:	2300      	movs	r3, #0
20008c70:	6023      	str	r3, [r4, #0]
20008c72:	f7f8 fde7 	bl	20001844 <_lseek>
20008c76:	f1b0 3fff 	cmp.w	r0, #4294967295
20008c7a:	d000      	beq.n	20008c7e <_lseek_r+0x22>
20008c7c:	bd38      	pop	{r3, r4, r5, pc}
20008c7e:	6823      	ldr	r3, [r4, #0]
20008c80:	2b00      	cmp	r3, #0
20008c82:	d0fb      	beq.n	20008c7c <_lseek_r+0x20>
20008c84:	602b      	str	r3, [r5, #0]
20008c86:	bd38      	pop	{r3, r4, r5, pc}

20008c88 <_read_r>:
20008c88:	b538      	push	{r3, r4, r5, lr}
20008c8a:	f24a 34b4 	movw	r4, #41908	; 0xa3b4
20008c8e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20008c92:	4605      	mov	r5, r0
20008c94:	4608      	mov	r0, r1
20008c96:	4611      	mov	r1, r2
20008c98:	461a      	mov	r2, r3
20008c9a:	2300      	movs	r3, #0
20008c9c:	6023      	str	r3, [r4, #0]
20008c9e:	f7f8 fddf 	bl	20001860 <_read>
20008ca2:	f1b0 3fff 	cmp.w	r0, #4294967295
20008ca6:	d000      	beq.n	20008caa <_read_r+0x22>
20008ca8:	bd38      	pop	{r3, r4, r5, pc}
20008caa:	6823      	ldr	r3, [r4, #0]
20008cac:	2b00      	cmp	r3, #0
20008cae:	d0fb      	beq.n	20008ca8 <_read_r+0x20>
20008cb0:	602b      	str	r3, [r5, #0]
20008cb2:	bd38      	pop	{r3, r4, r5, pc}
20008cb4:	0000      	lsls	r0, r0, #0
	...

20008cb8 <__aeabi_uidiv>:
20008cb8:	1e4a      	subs	r2, r1, #1
20008cba:	bf08      	it	eq
20008cbc:	4770      	bxeq	lr
20008cbe:	f0c0 8124 	bcc.w	20008f0a <__aeabi_uidiv+0x252>
20008cc2:	4288      	cmp	r0, r1
20008cc4:	f240 8116 	bls.w	20008ef4 <__aeabi_uidiv+0x23c>
20008cc8:	4211      	tst	r1, r2
20008cca:	f000 8117 	beq.w	20008efc <__aeabi_uidiv+0x244>
20008cce:	fab0 f380 	clz	r3, r0
20008cd2:	fab1 f281 	clz	r2, r1
20008cd6:	eba2 0303 	sub.w	r3, r2, r3
20008cda:	f1c3 031f 	rsb	r3, r3, #31
20008cde:	a204      	add	r2, pc, #16	; (adr r2, 20008cf0 <__aeabi_uidiv+0x38>)
20008ce0:	eb02 1303 	add.w	r3, r2, r3, lsl #4
20008ce4:	f04f 0200 	mov.w	r2, #0
20008ce8:	469f      	mov	pc, r3
20008cea:	bf00      	nop
20008cec:	f3af 8000 	nop.w
20008cf0:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
20008cf4:	bf00      	nop
20008cf6:	eb42 0202 	adc.w	r2, r2, r2
20008cfa:	bf28      	it	cs
20008cfc:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
20008d00:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
20008d04:	bf00      	nop
20008d06:	eb42 0202 	adc.w	r2, r2, r2
20008d0a:	bf28      	it	cs
20008d0c:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
20008d10:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
20008d14:	bf00      	nop
20008d16:	eb42 0202 	adc.w	r2, r2, r2
20008d1a:	bf28      	it	cs
20008d1c:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
20008d20:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
20008d24:	bf00      	nop
20008d26:	eb42 0202 	adc.w	r2, r2, r2
20008d2a:	bf28      	it	cs
20008d2c:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
20008d30:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
20008d34:	bf00      	nop
20008d36:	eb42 0202 	adc.w	r2, r2, r2
20008d3a:	bf28      	it	cs
20008d3c:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
20008d40:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
20008d44:	bf00      	nop
20008d46:	eb42 0202 	adc.w	r2, r2, r2
20008d4a:	bf28      	it	cs
20008d4c:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
20008d50:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
20008d54:	bf00      	nop
20008d56:	eb42 0202 	adc.w	r2, r2, r2
20008d5a:	bf28      	it	cs
20008d5c:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
20008d60:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
20008d64:	bf00      	nop
20008d66:	eb42 0202 	adc.w	r2, r2, r2
20008d6a:	bf28      	it	cs
20008d6c:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
20008d70:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
20008d74:	bf00      	nop
20008d76:	eb42 0202 	adc.w	r2, r2, r2
20008d7a:	bf28      	it	cs
20008d7c:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
20008d80:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
20008d84:	bf00      	nop
20008d86:	eb42 0202 	adc.w	r2, r2, r2
20008d8a:	bf28      	it	cs
20008d8c:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
20008d90:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
20008d94:	bf00      	nop
20008d96:	eb42 0202 	adc.w	r2, r2, r2
20008d9a:	bf28      	it	cs
20008d9c:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
20008da0:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
20008da4:	bf00      	nop
20008da6:	eb42 0202 	adc.w	r2, r2, r2
20008daa:	bf28      	it	cs
20008dac:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
20008db0:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
20008db4:	bf00      	nop
20008db6:	eb42 0202 	adc.w	r2, r2, r2
20008dba:	bf28      	it	cs
20008dbc:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
20008dc0:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
20008dc4:	bf00      	nop
20008dc6:	eb42 0202 	adc.w	r2, r2, r2
20008dca:	bf28      	it	cs
20008dcc:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
20008dd0:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
20008dd4:	bf00      	nop
20008dd6:	eb42 0202 	adc.w	r2, r2, r2
20008dda:	bf28      	it	cs
20008ddc:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
20008de0:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
20008de4:	bf00      	nop
20008de6:	eb42 0202 	adc.w	r2, r2, r2
20008dea:	bf28      	it	cs
20008dec:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
20008df0:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
20008df4:	bf00      	nop
20008df6:	eb42 0202 	adc.w	r2, r2, r2
20008dfa:	bf28      	it	cs
20008dfc:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
20008e00:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
20008e04:	bf00      	nop
20008e06:	eb42 0202 	adc.w	r2, r2, r2
20008e0a:	bf28      	it	cs
20008e0c:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
20008e10:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
20008e14:	bf00      	nop
20008e16:	eb42 0202 	adc.w	r2, r2, r2
20008e1a:	bf28      	it	cs
20008e1c:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
20008e20:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
20008e24:	bf00      	nop
20008e26:	eb42 0202 	adc.w	r2, r2, r2
20008e2a:	bf28      	it	cs
20008e2c:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
20008e30:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
20008e34:	bf00      	nop
20008e36:	eb42 0202 	adc.w	r2, r2, r2
20008e3a:	bf28      	it	cs
20008e3c:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
20008e40:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
20008e44:	bf00      	nop
20008e46:	eb42 0202 	adc.w	r2, r2, r2
20008e4a:	bf28      	it	cs
20008e4c:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
20008e50:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
20008e54:	bf00      	nop
20008e56:	eb42 0202 	adc.w	r2, r2, r2
20008e5a:	bf28      	it	cs
20008e5c:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
20008e60:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
20008e64:	bf00      	nop
20008e66:	eb42 0202 	adc.w	r2, r2, r2
20008e6a:	bf28      	it	cs
20008e6c:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
20008e70:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
20008e74:	bf00      	nop
20008e76:	eb42 0202 	adc.w	r2, r2, r2
20008e7a:	bf28      	it	cs
20008e7c:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
20008e80:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
20008e84:	bf00      	nop
20008e86:	eb42 0202 	adc.w	r2, r2, r2
20008e8a:	bf28      	it	cs
20008e8c:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
20008e90:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
20008e94:	bf00      	nop
20008e96:	eb42 0202 	adc.w	r2, r2, r2
20008e9a:	bf28      	it	cs
20008e9c:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
20008ea0:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
20008ea4:	bf00      	nop
20008ea6:	eb42 0202 	adc.w	r2, r2, r2
20008eaa:	bf28      	it	cs
20008eac:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
20008eb0:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
20008eb4:	bf00      	nop
20008eb6:	eb42 0202 	adc.w	r2, r2, r2
20008eba:	bf28      	it	cs
20008ebc:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
20008ec0:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
20008ec4:	bf00      	nop
20008ec6:	eb42 0202 	adc.w	r2, r2, r2
20008eca:	bf28      	it	cs
20008ecc:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
20008ed0:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
20008ed4:	bf00      	nop
20008ed6:	eb42 0202 	adc.w	r2, r2, r2
20008eda:	bf28      	it	cs
20008edc:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
20008ee0:	ebb0 0f01 	cmp.w	r0, r1
20008ee4:	bf00      	nop
20008ee6:	eb42 0202 	adc.w	r2, r2, r2
20008eea:	bf28      	it	cs
20008eec:	eba0 0001 	subcs.w	r0, r0, r1
20008ef0:	4610      	mov	r0, r2
20008ef2:	4770      	bx	lr
20008ef4:	bf0c      	ite	eq
20008ef6:	2001      	moveq	r0, #1
20008ef8:	2000      	movne	r0, #0
20008efa:	4770      	bx	lr
20008efc:	fab1 f281 	clz	r2, r1
20008f00:	f1c2 021f 	rsb	r2, r2, #31
20008f04:	fa20 f002 	lsr.w	r0, r0, r2
20008f08:	4770      	bx	lr
20008f0a:	b108      	cbz	r0, 20008f10 <__aeabi_uidiv+0x258>
20008f0c:	f04f 30ff 	mov.w	r0, #4294967295
20008f10:	f000 b80e 	b.w	20008f30 <__aeabi_idiv0>

20008f14 <__aeabi_uidivmod>:
20008f14:	2900      	cmp	r1, #0
20008f16:	d0f8      	beq.n	20008f0a <__aeabi_uidiv+0x252>
20008f18:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
20008f1c:	f7ff fecc 	bl	20008cb8 <__aeabi_uidiv>
20008f20:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
20008f24:	fb02 f300 	mul.w	r3, r2, r0
20008f28:	eba1 0103 	sub.w	r1, r1, r3
20008f2c:	4770      	bx	lr
20008f2e:	bf00      	nop

20008f30 <__aeabi_idiv0>:
20008f30:	4770      	bx	lr
20008f32:	bf00      	nop

20008f34 <__gedf2>:
20008f34:	f04f 3cff 	mov.w	ip, #4294967295
20008f38:	e006      	b.n	20008f48 <__cmpdf2+0x4>
20008f3a:	bf00      	nop

20008f3c <__ledf2>:
20008f3c:	f04f 0c01 	mov.w	ip, #1
20008f40:	e002      	b.n	20008f48 <__cmpdf2+0x4>
20008f42:	bf00      	nop

20008f44 <__cmpdf2>:
20008f44:	f04f 0c01 	mov.w	ip, #1
20008f48:	f84d cd04 	str.w	ip, [sp, #-4]!
20008f4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
20008f50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20008f54:	ea4f 0c43 	mov.w	ip, r3, lsl #1
20008f58:	bf18      	it	ne
20008f5a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
20008f5e:	d01b      	beq.n	20008f98 <__cmpdf2+0x54>
20008f60:	b001      	add	sp, #4
20008f62:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
20008f66:	bf0c      	ite	eq
20008f68:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
20008f6c:	ea91 0f03 	teqne	r1, r3
20008f70:	bf02      	ittt	eq
20008f72:	ea90 0f02 	teqeq	r0, r2
20008f76:	2000      	moveq	r0, #0
20008f78:	4770      	bxeq	lr
20008f7a:	f110 0f00 	cmn.w	r0, #0
20008f7e:	ea91 0f03 	teq	r1, r3
20008f82:	bf58      	it	pl
20008f84:	4299      	cmppl	r1, r3
20008f86:	bf08      	it	eq
20008f88:	4290      	cmpeq	r0, r2
20008f8a:	bf2c      	ite	cs
20008f8c:	17d8      	asrcs	r0, r3, #31
20008f8e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
20008f92:	f040 0001 	orr.w	r0, r0, #1
20008f96:	4770      	bx	lr
20008f98:	ea4f 0c41 	mov.w	ip, r1, lsl #1
20008f9c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20008fa0:	d102      	bne.n	20008fa8 <__cmpdf2+0x64>
20008fa2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
20008fa6:	d107      	bne.n	20008fb8 <__cmpdf2+0x74>
20008fa8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
20008fac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20008fb0:	d1d6      	bne.n	20008f60 <__cmpdf2+0x1c>
20008fb2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
20008fb6:	d0d3      	beq.n	20008f60 <__cmpdf2+0x1c>
20008fb8:	f85d 0b04 	ldr.w	r0, [sp], #4
20008fbc:	4770      	bx	lr
20008fbe:	bf00      	nop

20008fc0 <__aeabi_cdrcmple>:
20008fc0:	4684      	mov	ip, r0
20008fc2:	4610      	mov	r0, r2
20008fc4:	4662      	mov	r2, ip
20008fc6:	468c      	mov	ip, r1
20008fc8:	4619      	mov	r1, r3
20008fca:	4663      	mov	r3, ip
20008fcc:	e000      	b.n	20008fd0 <__aeabi_cdcmpeq>
20008fce:	bf00      	nop

20008fd0 <__aeabi_cdcmpeq>:
20008fd0:	b501      	push	{r0, lr}
20008fd2:	f7ff ffb7 	bl	20008f44 <__cmpdf2>
20008fd6:	2800      	cmp	r0, #0
20008fd8:	bf48      	it	mi
20008fda:	f110 0f00 	cmnmi.w	r0, #0
20008fde:	bd01      	pop	{r0, pc}

20008fe0 <__aeabi_dcmpeq>:
20008fe0:	f84d ed08 	str.w	lr, [sp, #-8]!
20008fe4:	f7ff fff4 	bl	20008fd0 <__aeabi_cdcmpeq>
20008fe8:	bf0c      	ite	eq
20008fea:	2001      	moveq	r0, #1
20008fec:	2000      	movne	r0, #0
20008fee:	f85d fb08 	ldr.w	pc, [sp], #8
20008ff2:	bf00      	nop

20008ff4 <__aeabi_dcmplt>:
20008ff4:	f84d ed08 	str.w	lr, [sp, #-8]!
20008ff8:	f7ff ffea 	bl	20008fd0 <__aeabi_cdcmpeq>
20008ffc:	bf34      	ite	cc
20008ffe:	2001      	movcc	r0, #1
20009000:	2000      	movcs	r0, #0
20009002:	f85d fb08 	ldr.w	pc, [sp], #8
20009006:	bf00      	nop

20009008 <__aeabi_dcmple>:
20009008:	f84d ed08 	str.w	lr, [sp, #-8]!
2000900c:	f7ff ffe0 	bl	20008fd0 <__aeabi_cdcmpeq>
20009010:	bf94      	ite	ls
20009012:	2001      	movls	r0, #1
20009014:	2000      	movhi	r0, #0
20009016:	f85d fb08 	ldr.w	pc, [sp], #8
2000901a:	bf00      	nop

2000901c <__aeabi_dcmpge>:
2000901c:	f84d ed08 	str.w	lr, [sp, #-8]!
20009020:	f7ff ffce 	bl	20008fc0 <__aeabi_cdrcmple>
20009024:	bf94      	ite	ls
20009026:	2001      	movls	r0, #1
20009028:	2000      	movhi	r0, #0
2000902a:	f85d fb08 	ldr.w	pc, [sp], #8
2000902e:	bf00      	nop

20009030 <__aeabi_dcmpgt>:
20009030:	f84d ed08 	str.w	lr, [sp, #-8]!
20009034:	f7ff ffc4 	bl	20008fc0 <__aeabi_cdrcmple>
20009038:	bf34      	ite	cc
2000903a:	2001      	movcc	r0, #1
2000903c:	2000      	movcs	r0, #0
2000903e:	f85d fb08 	ldr.w	pc, [sp], #8
20009042:	bf00      	nop

20009044 <__aeabi_d2iz>:
20009044:	ea4f 0241 	mov.w	r2, r1, lsl #1
20009048:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
2000904c:	d215      	bcs.n	2000907a <__aeabi_d2iz+0x36>
2000904e:	d511      	bpl.n	20009074 <__aeabi_d2iz+0x30>
20009050:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
20009054:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
20009058:	d912      	bls.n	20009080 <__aeabi_d2iz+0x3c>
2000905a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
2000905e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
20009062:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
20009066:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
2000906a:	fa23 f002 	lsr.w	r0, r3, r2
2000906e:	bf18      	it	ne
20009070:	4240      	negne	r0, r0
20009072:	4770      	bx	lr
20009074:	f04f 0000 	mov.w	r0, #0
20009078:	4770      	bx	lr
2000907a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
2000907e:	d105      	bne.n	2000908c <__aeabi_d2iz+0x48>
20009080:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
20009084:	bf08      	it	eq
20009086:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
2000908a:	4770      	bx	lr
2000908c:	f04f 0000 	mov.w	r0, #0
20009090:	4770      	bx	lr
20009092:	bf00      	nop

20009094 <__aeabi_uldivmod>:
20009094:	b94b      	cbnz	r3, 200090aa <__aeabi_uldivmod+0x16>
20009096:	b942      	cbnz	r2, 200090aa <__aeabi_uldivmod+0x16>
20009098:	2900      	cmp	r1, #0
2000909a:	bf08      	it	eq
2000909c:	2800      	cmpeq	r0, #0
2000909e:	d002      	beq.n	200090a6 <__aeabi_uldivmod+0x12>
200090a0:	f04f 31ff 	mov.w	r1, #4294967295
200090a4:	4608      	mov	r0, r1
200090a6:	f7ff bf43 	b.w	20008f30 <__aeabi_idiv0>
200090aa:	b082      	sub	sp, #8
200090ac:	46ec      	mov	ip, sp
200090ae:	e92d 5000 	stmdb	sp!, {ip, lr}
200090b2:	f000 f805 	bl	200090c0 <__gnu_uldivmod_helper>
200090b6:	f8dd e004 	ldr.w	lr, [sp, #4]
200090ba:	b002      	add	sp, #8
200090bc:	bc0c      	pop	{r2, r3}
200090be:	4770      	bx	lr

200090c0 <__gnu_uldivmod_helper>:
200090c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
200090c2:	4614      	mov	r4, r2
200090c4:	461d      	mov	r5, r3
200090c6:	4606      	mov	r6, r0
200090c8:	460f      	mov	r7, r1
200090ca:	f000 f9d7 	bl	2000947c <__udivdi3>
200090ce:	fb00 f505 	mul.w	r5, r0, r5
200090d2:	fba0 2304 	umull	r2, r3, r0, r4
200090d6:	fb04 5401 	mla	r4, r4, r1, r5
200090da:	18e3      	adds	r3, r4, r3
200090dc:	1ab6      	subs	r6, r6, r2
200090de:	eb67 0703 	sbc.w	r7, r7, r3
200090e2:	9b06      	ldr	r3, [sp, #24]
200090e4:	e9c3 6700 	strd	r6, r7, [r3]
200090e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
200090ea:	bf00      	nop

200090ec <__gnu_ldivmod_helper>:
200090ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
200090ee:	4614      	mov	r4, r2
200090f0:	461d      	mov	r5, r3
200090f2:	4606      	mov	r6, r0
200090f4:	460f      	mov	r7, r1
200090f6:	f000 f80f 	bl	20009118 <__divdi3>
200090fa:	fb00 f505 	mul.w	r5, r0, r5
200090fe:	fba0 2304 	umull	r2, r3, r0, r4
20009102:	fb04 5401 	mla	r4, r4, r1, r5
20009106:	18e3      	adds	r3, r4, r3
20009108:	1ab6      	subs	r6, r6, r2
2000910a:	eb67 0703 	sbc.w	r7, r7, r3
2000910e:	9b06      	ldr	r3, [sp, #24]
20009110:	e9c3 6700 	strd	r6, r7, [r3]
20009114:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20009116:	bf00      	nop

20009118 <__divdi3>:
20009118:	2900      	cmp	r1, #0
2000911a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000911e:	b085      	sub	sp, #20
20009120:	f2c0 80c8 	blt.w	200092b4 <__divdi3+0x19c>
20009124:	2600      	movs	r6, #0
20009126:	2b00      	cmp	r3, #0
20009128:	f2c0 80bf 	blt.w	200092aa <__divdi3+0x192>
2000912c:	4689      	mov	r9, r1
2000912e:	4614      	mov	r4, r2
20009130:	4605      	mov	r5, r0
20009132:	469b      	mov	fp, r3
20009134:	2b00      	cmp	r3, #0
20009136:	d14a      	bne.n	200091ce <__divdi3+0xb6>
20009138:	428a      	cmp	r2, r1
2000913a:	d957      	bls.n	200091ec <__divdi3+0xd4>
2000913c:	fab2 f382 	clz	r3, r2
20009140:	b153      	cbz	r3, 20009158 <__divdi3+0x40>
20009142:	f1c3 0020 	rsb	r0, r3, #32
20009146:	fa01 f903 	lsl.w	r9, r1, r3
2000914a:	fa25 f800 	lsr.w	r8, r5, r0
2000914e:	fa12 f403 	lsls.w	r4, r2, r3
20009152:	409d      	lsls	r5, r3
20009154:	ea48 0909 	orr.w	r9, r8, r9
20009158:	0c27      	lsrs	r7, r4, #16
2000915a:	4648      	mov	r0, r9
2000915c:	4639      	mov	r1, r7
2000915e:	fa1f fb84 	uxth.w	fp, r4
20009162:	f7ff fda9 	bl	20008cb8 <__aeabi_uidiv>
20009166:	4639      	mov	r1, r7
20009168:	4682      	mov	sl, r0
2000916a:	4648      	mov	r0, r9
2000916c:	f7ff fed2 	bl	20008f14 <__aeabi_uidivmod>
20009170:	0c2a      	lsrs	r2, r5, #16
20009172:	fb0b f30a 	mul.w	r3, fp, sl
20009176:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
2000917a:	454b      	cmp	r3, r9
2000917c:	d909      	bls.n	20009192 <__divdi3+0x7a>
2000917e:	eb19 0904 	adds.w	r9, r9, r4
20009182:	f10a 3aff 	add.w	sl, sl, #4294967295
20009186:	d204      	bcs.n	20009192 <__divdi3+0x7a>
20009188:	454b      	cmp	r3, r9
2000918a:	bf84      	itt	hi
2000918c:	f10a 3aff 	addhi.w	sl, sl, #4294967295
20009190:	44a1      	addhi	r9, r4
20009192:	ebc3 0909 	rsb	r9, r3, r9
20009196:	4639      	mov	r1, r7
20009198:	4648      	mov	r0, r9
2000919a:	b2ad      	uxth	r5, r5
2000919c:	f7ff fd8c 	bl	20008cb8 <__aeabi_uidiv>
200091a0:	4639      	mov	r1, r7
200091a2:	4680      	mov	r8, r0
200091a4:	4648      	mov	r0, r9
200091a6:	f7ff feb5 	bl	20008f14 <__aeabi_uidivmod>
200091aa:	fb0b fb08 	mul.w	fp, fp, r8
200091ae:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
200091b2:	45ab      	cmp	fp, r5
200091b4:	d907      	bls.n	200091c6 <__divdi3+0xae>
200091b6:	192d      	adds	r5, r5, r4
200091b8:	f108 38ff 	add.w	r8, r8, #4294967295
200091bc:	d203      	bcs.n	200091c6 <__divdi3+0xae>
200091be:	45ab      	cmp	fp, r5
200091c0:	bf88      	it	hi
200091c2:	f108 38ff 	addhi.w	r8, r8, #4294967295
200091c6:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
200091ca:	2700      	movs	r7, #0
200091cc:	e003      	b.n	200091d6 <__divdi3+0xbe>
200091ce:	428b      	cmp	r3, r1
200091d0:	d957      	bls.n	20009282 <__divdi3+0x16a>
200091d2:	2700      	movs	r7, #0
200091d4:	46b8      	mov	r8, r7
200091d6:	4642      	mov	r2, r8
200091d8:	463b      	mov	r3, r7
200091da:	b116      	cbz	r6, 200091e2 <__divdi3+0xca>
200091dc:	4252      	negs	r2, r2
200091de:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
200091e2:	4619      	mov	r1, r3
200091e4:	4610      	mov	r0, r2
200091e6:	b005      	add	sp, #20
200091e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200091ec:	b922      	cbnz	r2, 200091f8 <__divdi3+0xe0>
200091ee:	4611      	mov	r1, r2
200091f0:	2001      	movs	r0, #1
200091f2:	f7ff fd61 	bl	20008cb8 <__aeabi_uidiv>
200091f6:	4604      	mov	r4, r0
200091f8:	fab4 f884 	clz	r8, r4
200091fc:	f1b8 0f00 	cmp.w	r8, #0
20009200:	d15e      	bne.n	200092c0 <__divdi3+0x1a8>
20009202:	ebc4 0809 	rsb	r8, r4, r9
20009206:	0c27      	lsrs	r7, r4, #16
20009208:	fa1f f984 	uxth.w	r9, r4
2000920c:	2101      	movs	r1, #1
2000920e:	9102      	str	r1, [sp, #8]
20009210:	4639      	mov	r1, r7
20009212:	4640      	mov	r0, r8
20009214:	f7ff fd50 	bl	20008cb8 <__aeabi_uidiv>
20009218:	4639      	mov	r1, r7
2000921a:	4682      	mov	sl, r0
2000921c:	4640      	mov	r0, r8
2000921e:	f7ff fe79 	bl	20008f14 <__aeabi_uidivmod>
20009222:	ea4f 4815 	mov.w	r8, r5, lsr #16
20009226:	fb09 f30a 	mul.w	r3, r9, sl
2000922a:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
2000922e:	455b      	cmp	r3, fp
20009230:	d909      	bls.n	20009246 <__divdi3+0x12e>
20009232:	eb1b 0b04 	adds.w	fp, fp, r4
20009236:	f10a 3aff 	add.w	sl, sl, #4294967295
2000923a:	d204      	bcs.n	20009246 <__divdi3+0x12e>
2000923c:	455b      	cmp	r3, fp
2000923e:	bf84      	itt	hi
20009240:	f10a 3aff 	addhi.w	sl, sl, #4294967295
20009244:	44a3      	addhi	fp, r4
20009246:	ebc3 0b0b 	rsb	fp, r3, fp
2000924a:	4639      	mov	r1, r7
2000924c:	4658      	mov	r0, fp
2000924e:	b2ad      	uxth	r5, r5
20009250:	f7ff fd32 	bl	20008cb8 <__aeabi_uidiv>
20009254:	4639      	mov	r1, r7
20009256:	4680      	mov	r8, r0
20009258:	4658      	mov	r0, fp
2000925a:	f7ff fe5b 	bl	20008f14 <__aeabi_uidivmod>
2000925e:	fb09 f908 	mul.w	r9, r9, r8
20009262:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
20009266:	45a9      	cmp	r9, r5
20009268:	d907      	bls.n	2000927a <__divdi3+0x162>
2000926a:	192d      	adds	r5, r5, r4
2000926c:	f108 38ff 	add.w	r8, r8, #4294967295
20009270:	d203      	bcs.n	2000927a <__divdi3+0x162>
20009272:	45a9      	cmp	r9, r5
20009274:	bf88      	it	hi
20009276:	f108 38ff 	addhi.w	r8, r8, #4294967295
2000927a:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
2000927e:	9f02      	ldr	r7, [sp, #8]
20009280:	e7a9      	b.n	200091d6 <__divdi3+0xbe>
20009282:	fab3 f783 	clz	r7, r3
20009286:	2f00      	cmp	r7, #0
20009288:	d168      	bne.n	2000935c <__divdi3+0x244>
2000928a:	428b      	cmp	r3, r1
2000928c:	bf2c      	ite	cs
2000928e:	f04f 0900 	movcs.w	r9, #0
20009292:	f04f 0901 	movcc.w	r9, #1
20009296:	4282      	cmp	r2, r0
20009298:	bf8c      	ite	hi
2000929a:	464c      	movhi	r4, r9
2000929c:	f049 0401 	orrls.w	r4, r9, #1
200092a0:	2c00      	cmp	r4, #0
200092a2:	d096      	beq.n	200091d2 <__divdi3+0xba>
200092a4:	f04f 0801 	mov.w	r8, #1
200092a8:	e795      	b.n	200091d6 <__divdi3+0xbe>
200092aa:	4252      	negs	r2, r2
200092ac:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
200092b0:	43f6      	mvns	r6, r6
200092b2:	e73b      	b.n	2000912c <__divdi3+0x14>
200092b4:	4240      	negs	r0, r0
200092b6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
200092ba:	f04f 36ff 	mov.w	r6, #4294967295
200092be:	e732      	b.n	20009126 <__divdi3+0xe>
200092c0:	fa04 f408 	lsl.w	r4, r4, r8
200092c4:	f1c8 0720 	rsb	r7, r8, #32
200092c8:	fa35 f307 	lsrs.w	r3, r5, r7
200092cc:	fa29 fa07 	lsr.w	sl, r9, r7
200092d0:	0c27      	lsrs	r7, r4, #16
200092d2:	fa09 fb08 	lsl.w	fp, r9, r8
200092d6:	4639      	mov	r1, r7
200092d8:	4650      	mov	r0, sl
200092da:	ea43 020b 	orr.w	r2, r3, fp
200092de:	9202      	str	r2, [sp, #8]
200092e0:	f7ff fcea 	bl	20008cb8 <__aeabi_uidiv>
200092e4:	4639      	mov	r1, r7
200092e6:	fa1f f984 	uxth.w	r9, r4
200092ea:	4683      	mov	fp, r0
200092ec:	4650      	mov	r0, sl
200092ee:	f7ff fe11 	bl	20008f14 <__aeabi_uidivmod>
200092f2:	9802      	ldr	r0, [sp, #8]
200092f4:	fb09 f20b 	mul.w	r2, r9, fp
200092f8:	0c03      	lsrs	r3, r0, #16
200092fa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
200092fe:	429a      	cmp	r2, r3
20009300:	d904      	bls.n	2000930c <__divdi3+0x1f4>
20009302:	191b      	adds	r3, r3, r4
20009304:	f10b 3bff 	add.w	fp, fp, #4294967295
20009308:	f0c0 80b1 	bcc.w	2000946e <__divdi3+0x356>
2000930c:	1a9b      	subs	r3, r3, r2
2000930e:	4639      	mov	r1, r7
20009310:	4618      	mov	r0, r3
20009312:	9301      	str	r3, [sp, #4]
20009314:	f7ff fcd0 	bl	20008cb8 <__aeabi_uidiv>
20009318:	9901      	ldr	r1, [sp, #4]
2000931a:	4682      	mov	sl, r0
2000931c:	4608      	mov	r0, r1
2000931e:	4639      	mov	r1, r7
20009320:	f7ff fdf8 	bl	20008f14 <__aeabi_uidivmod>
20009324:	f8dd c008 	ldr.w	ip, [sp, #8]
20009328:	fb09 f30a 	mul.w	r3, r9, sl
2000932c:	fa1f f08c 	uxth.w	r0, ip
20009330:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
20009334:	4293      	cmp	r3, r2
20009336:	d908      	bls.n	2000934a <__divdi3+0x232>
20009338:	1912      	adds	r2, r2, r4
2000933a:	f10a 3aff 	add.w	sl, sl, #4294967295
2000933e:	d204      	bcs.n	2000934a <__divdi3+0x232>
20009340:	4293      	cmp	r3, r2
20009342:	bf84      	itt	hi
20009344:	f10a 3aff 	addhi.w	sl, sl, #4294967295
20009348:	1912      	addhi	r2, r2, r4
2000934a:	fa05 f508 	lsl.w	r5, r5, r8
2000934e:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
20009352:	ebc3 0802 	rsb	r8, r3, r2
20009356:	f8cd e008 	str.w	lr, [sp, #8]
2000935a:	e759      	b.n	20009210 <__divdi3+0xf8>
2000935c:	f1c7 0020 	rsb	r0, r7, #32
20009360:	fa03 fa07 	lsl.w	sl, r3, r7
20009364:	40c2      	lsrs	r2, r0
20009366:	fa35 f300 	lsrs.w	r3, r5, r0
2000936a:	ea42 0b0a 	orr.w	fp, r2, sl
2000936e:	fa21 f800 	lsr.w	r8, r1, r0
20009372:	fa01 f907 	lsl.w	r9, r1, r7
20009376:	4640      	mov	r0, r8
20009378:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
2000937c:	ea43 0109 	orr.w	r1, r3, r9
20009380:	9102      	str	r1, [sp, #8]
20009382:	4651      	mov	r1, sl
20009384:	fa1f f28b 	uxth.w	r2, fp
20009388:	9203      	str	r2, [sp, #12]
2000938a:	f7ff fc95 	bl	20008cb8 <__aeabi_uidiv>
2000938e:	4651      	mov	r1, sl
20009390:	4681      	mov	r9, r0
20009392:	4640      	mov	r0, r8
20009394:	f7ff fdbe 	bl	20008f14 <__aeabi_uidivmod>
20009398:	9b03      	ldr	r3, [sp, #12]
2000939a:	f8dd c008 	ldr.w	ip, [sp, #8]
2000939e:	fb03 f209 	mul.w	r2, r3, r9
200093a2:	ea4f 401c 	mov.w	r0, ip, lsr #16
200093a6:	fa14 f307 	lsls.w	r3, r4, r7
200093aa:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
200093ae:	42a2      	cmp	r2, r4
200093b0:	d904      	bls.n	200093bc <__divdi3+0x2a4>
200093b2:	eb14 040b 	adds.w	r4, r4, fp
200093b6:	f109 39ff 	add.w	r9, r9, #4294967295
200093ba:	d352      	bcc.n	20009462 <__divdi3+0x34a>
200093bc:	1aa4      	subs	r4, r4, r2
200093be:	4651      	mov	r1, sl
200093c0:	4620      	mov	r0, r4
200093c2:	9301      	str	r3, [sp, #4]
200093c4:	f7ff fc78 	bl	20008cb8 <__aeabi_uidiv>
200093c8:	4651      	mov	r1, sl
200093ca:	4680      	mov	r8, r0
200093cc:	4620      	mov	r0, r4
200093ce:	f7ff fda1 	bl	20008f14 <__aeabi_uidivmod>
200093d2:	9803      	ldr	r0, [sp, #12]
200093d4:	f8dd c008 	ldr.w	ip, [sp, #8]
200093d8:	fb00 f208 	mul.w	r2, r0, r8
200093dc:	fa1f f38c 	uxth.w	r3, ip
200093e0:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
200093e4:	9b01      	ldr	r3, [sp, #4]
200093e6:	4282      	cmp	r2, r0
200093e8:	d904      	bls.n	200093f4 <__divdi3+0x2dc>
200093ea:	eb10 000b 	adds.w	r0, r0, fp
200093ee:	f108 38ff 	add.w	r8, r8, #4294967295
200093f2:	d330      	bcc.n	20009456 <__divdi3+0x33e>
200093f4:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
200093f8:	fa1f fc83 	uxth.w	ip, r3
200093fc:	0c1b      	lsrs	r3, r3, #16
200093fe:	1a80      	subs	r0, r0, r2
20009400:	fa1f fe88 	uxth.w	lr, r8
20009404:	ea4f 4a18 	mov.w	sl, r8, lsr #16
20009408:	fb0c f90e 	mul.w	r9, ip, lr
2000940c:	fb0c fc0a 	mul.w	ip, ip, sl
20009410:	fb03 c10e 	mla	r1, r3, lr, ip
20009414:	fb03 f20a 	mul.w	r2, r3, sl
20009418:	eb01 4119 	add.w	r1, r1, r9, lsr #16
2000941c:	458c      	cmp	ip, r1
2000941e:	bf88      	it	hi
20009420:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
20009424:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
20009428:	4570      	cmp	r0, lr
2000942a:	d310      	bcc.n	2000944e <__divdi3+0x336>
2000942c:	fa1f f989 	uxth.w	r9, r9
20009430:	fa05 f707 	lsl.w	r7, r5, r7
20009434:	eb09 4001 	add.w	r0, r9, r1, lsl #16
20009438:	bf14      	ite	ne
2000943a:	2200      	movne	r2, #0
2000943c:	2201      	moveq	r2, #1
2000943e:	4287      	cmp	r7, r0
20009440:	bf2c      	ite	cs
20009442:	2700      	movcs	r7, #0
20009444:	f002 0701 	andcc.w	r7, r2, #1
20009448:	2f00      	cmp	r7, #0
2000944a:	f43f aec4 	beq.w	200091d6 <__divdi3+0xbe>
2000944e:	f108 38ff 	add.w	r8, r8, #4294967295
20009452:	2700      	movs	r7, #0
20009454:	e6bf      	b.n	200091d6 <__divdi3+0xbe>
20009456:	4282      	cmp	r2, r0
20009458:	bf84      	itt	hi
2000945a:	4458      	addhi	r0, fp
2000945c:	f108 38ff 	addhi.w	r8, r8, #4294967295
20009460:	e7c8      	b.n	200093f4 <__divdi3+0x2dc>
20009462:	42a2      	cmp	r2, r4
20009464:	bf84      	itt	hi
20009466:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000946a:	445c      	addhi	r4, fp
2000946c:	e7a6      	b.n	200093bc <__divdi3+0x2a4>
2000946e:	429a      	cmp	r2, r3
20009470:	bf84      	itt	hi
20009472:	f10b 3bff 	addhi.w	fp, fp, #4294967295
20009476:	191b      	addhi	r3, r3, r4
20009478:	e748      	b.n	2000930c <__divdi3+0x1f4>
2000947a:	bf00      	nop

2000947c <__udivdi3>:
2000947c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20009480:	460c      	mov	r4, r1
20009482:	b083      	sub	sp, #12
20009484:	4680      	mov	r8, r0
20009486:	4616      	mov	r6, r2
20009488:	4689      	mov	r9, r1
2000948a:	461f      	mov	r7, r3
2000948c:	4615      	mov	r5, r2
2000948e:	468a      	mov	sl, r1
20009490:	2b00      	cmp	r3, #0
20009492:	d14b      	bne.n	2000952c <__udivdi3+0xb0>
20009494:	428a      	cmp	r2, r1
20009496:	d95c      	bls.n	20009552 <__udivdi3+0xd6>
20009498:	fab2 f382 	clz	r3, r2
2000949c:	b15b      	cbz	r3, 200094b6 <__udivdi3+0x3a>
2000949e:	f1c3 0020 	rsb	r0, r3, #32
200094a2:	fa01 fa03 	lsl.w	sl, r1, r3
200094a6:	fa28 f200 	lsr.w	r2, r8, r0
200094aa:	fa16 f503 	lsls.w	r5, r6, r3
200094ae:	fa08 f803 	lsl.w	r8, r8, r3
200094b2:	ea42 0a0a 	orr.w	sl, r2, sl
200094b6:	0c2e      	lsrs	r6, r5, #16
200094b8:	4650      	mov	r0, sl
200094ba:	4631      	mov	r1, r6
200094bc:	b2af      	uxth	r7, r5
200094be:	f7ff fbfb 	bl	20008cb8 <__aeabi_uidiv>
200094c2:	4631      	mov	r1, r6
200094c4:	ea4f 4418 	mov.w	r4, r8, lsr #16
200094c8:	4681      	mov	r9, r0
200094ca:	4650      	mov	r0, sl
200094cc:	f7ff fd22 	bl	20008f14 <__aeabi_uidivmod>
200094d0:	fb07 f309 	mul.w	r3, r7, r9
200094d4:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
200094d8:	4553      	cmp	r3, sl
200094da:	d909      	bls.n	200094f0 <__udivdi3+0x74>
200094dc:	eb1a 0a05 	adds.w	sl, sl, r5
200094e0:	f109 39ff 	add.w	r9, r9, #4294967295
200094e4:	d204      	bcs.n	200094f0 <__udivdi3+0x74>
200094e6:	4553      	cmp	r3, sl
200094e8:	bf84      	itt	hi
200094ea:	f109 39ff 	addhi.w	r9, r9, #4294967295
200094ee:	44aa      	addhi	sl, r5
200094f0:	ebc3 0a0a 	rsb	sl, r3, sl
200094f4:	4631      	mov	r1, r6
200094f6:	4650      	mov	r0, sl
200094f8:	fa1f f888 	uxth.w	r8, r8
200094fc:	f7ff fbdc 	bl	20008cb8 <__aeabi_uidiv>
20009500:	4631      	mov	r1, r6
20009502:	4604      	mov	r4, r0
20009504:	4650      	mov	r0, sl
20009506:	f7ff fd05 	bl	20008f14 <__aeabi_uidivmod>
2000950a:	fb07 f704 	mul.w	r7, r7, r4
2000950e:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
20009512:	4547      	cmp	r7, r8
20009514:	d906      	bls.n	20009524 <__udivdi3+0xa8>
20009516:	3c01      	subs	r4, #1
20009518:	eb18 0805 	adds.w	r8, r8, r5
2000951c:	d202      	bcs.n	20009524 <__udivdi3+0xa8>
2000951e:	4547      	cmp	r7, r8
20009520:	bf88      	it	hi
20009522:	3c01      	subhi	r4, #1
20009524:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
20009528:	2600      	movs	r6, #0
2000952a:	e05c      	b.n	200095e6 <__udivdi3+0x16a>
2000952c:	428b      	cmp	r3, r1
2000952e:	d858      	bhi.n	200095e2 <__udivdi3+0x166>
20009530:	fab3 f683 	clz	r6, r3
20009534:	2e00      	cmp	r6, #0
20009536:	d15b      	bne.n	200095f0 <__udivdi3+0x174>
20009538:	428b      	cmp	r3, r1
2000953a:	bf2c      	ite	cs
2000953c:	2200      	movcs	r2, #0
2000953e:	2201      	movcc	r2, #1
20009540:	4285      	cmp	r5, r0
20009542:	bf8c      	ite	hi
20009544:	4615      	movhi	r5, r2
20009546:	f042 0501 	orrls.w	r5, r2, #1
2000954a:	2d00      	cmp	r5, #0
2000954c:	d049      	beq.n	200095e2 <__udivdi3+0x166>
2000954e:	2401      	movs	r4, #1
20009550:	e049      	b.n	200095e6 <__udivdi3+0x16a>
20009552:	b922      	cbnz	r2, 2000955e <__udivdi3+0xe2>
20009554:	4611      	mov	r1, r2
20009556:	2001      	movs	r0, #1
20009558:	f7ff fbae 	bl	20008cb8 <__aeabi_uidiv>
2000955c:	4605      	mov	r5, r0
2000955e:	fab5 f685 	clz	r6, r5
20009562:	2e00      	cmp	r6, #0
20009564:	f040 80ba 	bne.w	200096dc <__udivdi3+0x260>
20009568:	1b64      	subs	r4, r4, r5
2000956a:	0c2f      	lsrs	r7, r5, #16
2000956c:	fa1f fa85 	uxth.w	sl, r5
20009570:	2601      	movs	r6, #1
20009572:	4639      	mov	r1, r7
20009574:	4620      	mov	r0, r4
20009576:	f7ff fb9f 	bl	20008cb8 <__aeabi_uidiv>
2000957a:	4639      	mov	r1, r7
2000957c:	ea4f 4b18 	mov.w	fp, r8, lsr #16
20009580:	4681      	mov	r9, r0
20009582:	4620      	mov	r0, r4
20009584:	f7ff fcc6 	bl	20008f14 <__aeabi_uidivmod>
20009588:	fb0a f309 	mul.w	r3, sl, r9
2000958c:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
20009590:	455b      	cmp	r3, fp
20009592:	d909      	bls.n	200095a8 <__udivdi3+0x12c>
20009594:	eb1b 0b05 	adds.w	fp, fp, r5
20009598:	f109 39ff 	add.w	r9, r9, #4294967295
2000959c:	d204      	bcs.n	200095a8 <__udivdi3+0x12c>
2000959e:	455b      	cmp	r3, fp
200095a0:	bf84      	itt	hi
200095a2:	f109 39ff 	addhi.w	r9, r9, #4294967295
200095a6:	44ab      	addhi	fp, r5
200095a8:	ebc3 0b0b 	rsb	fp, r3, fp
200095ac:	4639      	mov	r1, r7
200095ae:	4658      	mov	r0, fp
200095b0:	fa1f f888 	uxth.w	r8, r8
200095b4:	f7ff fb80 	bl	20008cb8 <__aeabi_uidiv>
200095b8:	4639      	mov	r1, r7
200095ba:	4604      	mov	r4, r0
200095bc:	4658      	mov	r0, fp
200095be:	f7ff fca9 	bl	20008f14 <__aeabi_uidivmod>
200095c2:	fb0a fa04 	mul.w	sl, sl, r4
200095c6:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
200095ca:	45c2      	cmp	sl, r8
200095cc:	d906      	bls.n	200095dc <__udivdi3+0x160>
200095ce:	3c01      	subs	r4, #1
200095d0:	eb18 0805 	adds.w	r8, r8, r5
200095d4:	d202      	bcs.n	200095dc <__udivdi3+0x160>
200095d6:	45c2      	cmp	sl, r8
200095d8:	bf88      	it	hi
200095da:	3c01      	subhi	r4, #1
200095dc:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
200095e0:	e001      	b.n	200095e6 <__udivdi3+0x16a>
200095e2:	2600      	movs	r6, #0
200095e4:	4634      	mov	r4, r6
200095e6:	4631      	mov	r1, r6
200095e8:	4620      	mov	r0, r4
200095ea:	b003      	add	sp, #12
200095ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200095f0:	f1c6 0020 	rsb	r0, r6, #32
200095f4:	40b3      	lsls	r3, r6
200095f6:	fa32 f700 	lsrs.w	r7, r2, r0
200095fa:	fa21 fb00 	lsr.w	fp, r1, r0
200095fe:	431f      	orrs	r7, r3
20009600:	fa14 f206 	lsls.w	r2, r4, r6
20009604:	fa28 f100 	lsr.w	r1, r8, r0
20009608:	4658      	mov	r0, fp
2000960a:	ea4f 4a17 	mov.w	sl, r7, lsr #16
2000960e:	4311      	orrs	r1, r2
20009610:	9100      	str	r1, [sp, #0]
20009612:	4651      	mov	r1, sl
20009614:	b2bb      	uxth	r3, r7
20009616:	9301      	str	r3, [sp, #4]
20009618:	f7ff fb4e 	bl	20008cb8 <__aeabi_uidiv>
2000961c:	4651      	mov	r1, sl
2000961e:	40b5      	lsls	r5, r6
20009620:	4681      	mov	r9, r0
20009622:	4658      	mov	r0, fp
20009624:	f7ff fc76 	bl	20008f14 <__aeabi_uidivmod>
20009628:	9c01      	ldr	r4, [sp, #4]
2000962a:	9800      	ldr	r0, [sp, #0]
2000962c:	fb04 f309 	mul.w	r3, r4, r9
20009630:	ea4f 4c10 	mov.w	ip, r0, lsr #16
20009634:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
20009638:	455b      	cmp	r3, fp
2000963a:	d905      	bls.n	20009648 <__udivdi3+0x1cc>
2000963c:	eb1b 0b07 	adds.w	fp, fp, r7
20009640:	f109 39ff 	add.w	r9, r9, #4294967295
20009644:	f0c0 808e 	bcc.w	20009764 <__udivdi3+0x2e8>
20009648:	ebc3 0b0b 	rsb	fp, r3, fp
2000964c:	4651      	mov	r1, sl
2000964e:	4658      	mov	r0, fp
20009650:	f7ff fb32 	bl	20008cb8 <__aeabi_uidiv>
20009654:	4651      	mov	r1, sl
20009656:	4604      	mov	r4, r0
20009658:	4658      	mov	r0, fp
2000965a:	f7ff fc5b 	bl	20008f14 <__aeabi_uidivmod>
2000965e:	9801      	ldr	r0, [sp, #4]
20009660:	9a00      	ldr	r2, [sp, #0]
20009662:	fb00 f304 	mul.w	r3, r0, r4
20009666:	fa1f fc82 	uxth.w	ip, r2
2000966a:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
2000966e:	4293      	cmp	r3, r2
20009670:	d906      	bls.n	20009680 <__udivdi3+0x204>
20009672:	3c01      	subs	r4, #1
20009674:	19d2      	adds	r2, r2, r7
20009676:	d203      	bcs.n	20009680 <__udivdi3+0x204>
20009678:	4293      	cmp	r3, r2
2000967a:	d901      	bls.n	20009680 <__udivdi3+0x204>
2000967c:	19d2      	adds	r2, r2, r7
2000967e:	3c01      	subs	r4, #1
20009680:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
20009684:	b2a8      	uxth	r0, r5
20009686:	1ad2      	subs	r2, r2, r3
20009688:	0c2d      	lsrs	r5, r5, #16
2000968a:	fa1f fc84 	uxth.w	ip, r4
2000968e:	0c23      	lsrs	r3, r4, #16
20009690:	fb00 f70c 	mul.w	r7, r0, ip
20009694:	fb00 fe03 	mul.w	lr, r0, r3
20009698:	fb05 e10c 	mla	r1, r5, ip, lr
2000969c:	fb05 f503 	mul.w	r5, r5, r3
200096a0:	eb01 4117 	add.w	r1, r1, r7, lsr #16
200096a4:	458e      	cmp	lr, r1
200096a6:	bf88      	it	hi
200096a8:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
200096ac:	eb05 4511 	add.w	r5, r5, r1, lsr #16
200096b0:	42aa      	cmp	r2, r5
200096b2:	d310      	bcc.n	200096d6 <__udivdi3+0x25a>
200096b4:	b2bf      	uxth	r7, r7
200096b6:	fa08 f606 	lsl.w	r6, r8, r6
200096ba:	eb07 4201 	add.w	r2, r7, r1, lsl #16
200096be:	bf14      	ite	ne
200096c0:	f04f 0e00 	movne.w	lr, #0
200096c4:	f04f 0e01 	moveq.w	lr, #1
200096c8:	4296      	cmp	r6, r2
200096ca:	bf2c      	ite	cs
200096cc:	2600      	movcs	r6, #0
200096ce:	f00e 0601 	andcc.w	r6, lr, #1
200096d2:	2e00      	cmp	r6, #0
200096d4:	d087      	beq.n	200095e6 <__udivdi3+0x16a>
200096d6:	3c01      	subs	r4, #1
200096d8:	2600      	movs	r6, #0
200096da:	e784      	b.n	200095e6 <__udivdi3+0x16a>
200096dc:	40b5      	lsls	r5, r6
200096de:	f1c6 0120 	rsb	r1, r6, #32
200096e2:	fa24 f901 	lsr.w	r9, r4, r1
200096e6:	fa28 f201 	lsr.w	r2, r8, r1
200096ea:	0c2f      	lsrs	r7, r5, #16
200096ec:	40b4      	lsls	r4, r6
200096ee:	4639      	mov	r1, r7
200096f0:	4648      	mov	r0, r9
200096f2:	4322      	orrs	r2, r4
200096f4:	9200      	str	r2, [sp, #0]
200096f6:	f7ff fadf 	bl	20008cb8 <__aeabi_uidiv>
200096fa:	4639      	mov	r1, r7
200096fc:	fa1f fa85 	uxth.w	sl, r5
20009700:	4683      	mov	fp, r0
20009702:	4648      	mov	r0, r9
20009704:	f7ff fc06 	bl	20008f14 <__aeabi_uidivmod>
20009708:	9b00      	ldr	r3, [sp, #0]
2000970a:	0c1a      	lsrs	r2, r3, #16
2000970c:	fb0a f30b 	mul.w	r3, sl, fp
20009710:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
20009714:	42a3      	cmp	r3, r4
20009716:	d903      	bls.n	20009720 <__udivdi3+0x2a4>
20009718:	1964      	adds	r4, r4, r5
2000971a:	f10b 3bff 	add.w	fp, fp, #4294967295
2000971e:	d327      	bcc.n	20009770 <__udivdi3+0x2f4>
20009720:	1ae4      	subs	r4, r4, r3
20009722:	4639      	mov	r1, r7
20009724:	4620      	mov	r0, r4
20009726:	f7ff fac7 	bl	20008cb8 <__aeabi_uidiv>
2000972a:	4639      	mov	r1, r7
2000972c:	4681      	mov	r9, r0
2000972e:	4620      	mov	r0, r4
20009730:	f7ff fbf0 	bl	20008f14 <__aeabi_uidivmod>
20009734:	9800      	ldr	r0, [sp, #0]
20009736:	fb0a f309 	mul.w	r3, sl, r9
2000973a:	fa1f fc80 	uxth.w	ip, r0
2000973e:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
20009742:	42a3      	cmp	r3, r4
20009744:	d908      	bls.n	20009758 <__udivdi3+0x2dc>
20009746:	1964      	adds	r4, r4, r5
20009748:	f109 39ff 	add.w	r9, r9, #4294967295
2000974c:	d204      	bcs.n	20009758 <__udivdi3+0x2dc>
2000974e:	42a3      	cmp	r3, r4
20009750:	bf84      	itt	hi
20009752:	f109 39ff 	addhi.w	r9, r9, #4294967295
20009756:	1964      	addhi	r4, r4, r5
20009758:	fa08 f806 	lsl.w	r8, r8, r6
2000975c:	1ae4      	subs	r4, r4, r3
2000975e:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
20009762:	e706      	b.n	20009572 <__udivdi3+0xf6>
20009764:	455b      	cmp	r3, fp
20009766:	bf84      	itt	hi
20009768:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000976c:	44bb      	addhi	fp, r7
2000976e:	e76b      	b.n	20009648 <__udivdi3+0x1cc>
20009770:	42a3      	cmp	r3, r4
20009772:	bf84      	itt	hi
20009774:	f10b 3bff 	addhi.w	fp, fp, #4294967295
20009778:	1964      	addhi	r4, r4, r5
2000977a:	e7d1      	b.n	20009720 <__udivdi3+0x2a4>
2000977c:	2e4e2e41 	.word	0x2e4e2e41
20009780:	2e532e54 	.word	0x2e532e54
20009784:	30303320 	.word	0x30303320
20009788:	72202c30 	.word	0x72202c30
2000978c:	79646165 	.word	0x79646165
20009790:	726f6620 	.word	0x726f6620
20009794:	74636120 	.word	0x74636120
20009798:	216e6f69 	.word	0x216e6f69
2000979c:	0000000d 	.word	0x0000000d
200097a0:	474e4144 	.word	0x474e4144
200097a4:	5a205245 	.word	0x5a205245
200097a8:	3a454e4f 	.word	0x3a454e4f
200097ac:	76694c20 	.word	0x76694c20
200097b0:	69662d65 	.word	0x69662d65
200097b4:	65206572 	.word	0x65206572
200097b8:	6c62616e 	.word	0x6c62616e
200097bc:	0d2e6465 	.word	0x0d2e6465
200097c0:	00000000 	.word	0x00000000
200097c4:	6576694c 	.word	0x6576694c
200097c8:	7269662d 	.word	0x7269662d
200097cc:	69642065 	.word	0x69642065
200097d0:	6c626173 	.word	0x6c626173
200097d4:	0d2e6465 	.word	0x0d2e6465
200097d8:	00000000 	.word	0x00000000
200097dc:	4f525245 	.word	0x4f525245
200097e0:	41203a52 	.word	0x41203a52
200097e4:	6d657474 	.word	0x6d657474
200097e8:	64657470 	.word	0x64657470
200097ec:	206f7420 	.word	0x206f7420
200097f0:	65726966 	.word	0x65726966
200097f4:	74697720 	.word	0x74697720
200097f8:	74756f68 	.word	0x74756f68
200097fc:	76696c20 	.word	0x76696c20
20009800:	69662065 	.word	0x69662065
20009804:	65206572 	.word	0x65206572
20009808:	6c62616e 	.word	0x6c62616e
2000980c:	0d726465 	.word	0x0d726465
20009810:	00000000 	.word	0x00000000
20009814:	7270205a 	.word	0x7270205a
20009818:	65737365 	.word	0x65737365
2000981c:	61202c64 	.word	0x61202c64
20009820:	76697463 	.word	0x76697463
20009824:	6e697461 	.word	0x6e697461
20009828:	72742067 	.word	0x72742067
2000982c:	65676769 	.word	0x65676769
20009830:	6f732072 	.word	0x6f732072
20009834:	6f6e656c 	.word	0x6f6e656c
20009838:	000d6469 	.word	0x000d6469
2000983c:	69676542 	.word	0x69676542
20009840:	6e696e6e 	.word	0x6e696e6e
20009844:	75612067 	.word	0x75612067
20009848:	616d6f74 	.word	0x616d6f74
2000984c:	20646574 	.word	0x20646574
20009850:	6b656573 	.word	0x6b656573
20009854:	646e612d 	.word	0x646e612d
20009858:	7365642d 	.word	0x7365642d
2000985c:	796f7274 	.word	0x796f7274
20009860:	00000d21 	.word	0x00000d21
20009864:	25203a78 	.word	0x25203a78
20009868:	3a790964 	.word	0x3a790964
2000986c:	0d642520 	.word	0x0d642520
20009870:	0000000a 	.word	0x0000000a
20009874:	6e6f2058 	.word	0x6e6f2058
20009878:	72617420 	.word	0x72617420
2000987c:	21746567 	.word	0x21746567
20009880:	0000000d 	.word	0x0000000d
20009884:	6e6f2059 	.word	0x6e6f2059
20009888:	72617420 	.word	0x72617420
2000988c:	21746567 	.word	0x21746567
20009890:	0000000d 	.word	0x0000000d
20009894:	67726154 	.word	0x67726154
20009898:	61207465 	.word	0x61207465
2000989c:	69757163 	.word	0x69757163
200098a0:	2c646572 	.word	0x2c646572
200098a4:	72696620 	.word	0x72696620
200098a8:	21676e69 	.word	0x21676e69
200098ac:	0000000d 	.word	0x0000000d
200098b0:	726f6241 	.word	0x726f6241
200098b4:	676e6974 	.word	0x676e6974
200098b8:	65657320 	.word	0x65657320
200098bc:	6e612d6b 	.word	0x6e612d6b
200098c0:	65642d64 	.word	0x65642d64
200098c4:	6f727473 	.word	0x6f727473
200098c8:	20262079 	.word	0x20262079
200098cc:	61736964 	.word	0x61736964
200098d0:	6e696c62 	.word	0x6e696c62
200098d4:	696c2067 	.word	0x696c2067
200098d8:	662d6576 	.word	0x662d6576
200098dc:	0d657269 	.word	0x0d657269
200098e0:	00000000 	.word	0x00000000
200098e4:	63656863 	.word	0x63656863
200098e8:	6d75736b 	.word	0x6d75736b
200098ec:	72726520 	.word	0x72726520
200098f0:	0021726f 	.word	0x0021726f
200098f4:	6e676973 	.word	0x6e676973
200098f8:	72757461 	.word	0x72757461
200098fc:	25203a65 	.word	0x25203a65
20009900:	3a780964 	.word	0x3a780964
20009904:	09642520 	.word	0x09642520
20009908:	25203a79 	.word	0x25203a79
2000990c:	3a770964 	.word	0x3a770964
20009910:	09642520 	.word	0x09642520
20009914:	25203a68 	.word	0x25203a68
20009918:	6e610964 	.word	0x6e610964
2000991c:	3a656c67 	.word	0x3a656c67
20009920:	0d642520 	.word	0x0d642520
20009924:	0000000a 	.word	0x0000000a
20009928:	70616548 	.word	0x70616548
2000992c:	646e6120 	.word	0x646e6120
20009930:	61747320 	.word	0x61747320
20009934:	63206b63 	.word	0x63206b63
20009938:	696c6c6f 	.word	0x696c6c6f
2000993c:	6e6f6973 	.word	0x6e6f6973
20009940:	0000000a 	.word	0x0000000a

20009944 <g_config_reg_lut>:
20009944:	40013000 40013004 40013008 4001300c     .0.@.0.@.0.@.0.@
20009954:	40013010 40013014 40013018 4001301c     .0.@.0.@.0.@.0.@
20009964:	40013020 40013024 40013028 4001302c      0.@$0.@(0.@,0.@
20009974:	40013030 40013034 40013038 4001303c     00.@40.@80.@<0.@
20009984:	40013040 40013044 40013048 4001304c     @0.@D0.@H0.@L0.@
20009994:	40013050 40013054 40013058 4001305c     P0.@T0.@X0.@\0.@
200099a4:	40013060 40013064 40013068 4001306c     `0.@d0.@h0.@l0.@
200099b4:	40013070 40013074 40013078 4001307c     p0.@t0.@x0.@|0.@

200099c4 <g_gpio_irqn_lut>:
200099c4:	00210020 00230022 00250024 00270026      .!.".#.$.%.&.'.
200099d4:	00290028 002b002a 002d002c 002f002e     (.).*.+.,.-.../.
200099e4:	00310030 00330032 00350034 00370036     0.1.2.3.4.5.6.7.
200099f4:	00390038 003b003a 003d003c 003f003e     8.9.:.;.<.=.>.?.

20009a04 <C.18.2576>:
20009a04:	00000001 00000002 00000004 00000001     ................

20009a14 <_global_impure_ptr>:
20009a14:	20009cb8 00000043 0000000a              ... C.......

20009a20 <blanks.3577>:
20009a20:	20202020 20202020 20202020 20202020                     

20009a30 <zeroes.3578>:
20009a30:	30303030 30303030 30303030 30303030     0000000000000000
20009a40:	33323130 37363534 42413938 46454443     0123456789ABCDEF
20009a50:	00000000 00464e49 00666e69 004e414e     ....INF.inf.NAN.
20009a60:	006e616e 33323130 37363534 62613938     nan.0123456789ab
20009a70:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
20009a80:	00000030 69666e49 7974696e 00000000     0...Infinity....
20009a90:	004e614e                                NaN.

20009a94 <__sf_fake_stdin>:
	...

20009ab4 <__sf_fake_stdout>:
	...

20009ad4 <__sf_fake_stderr>:
	...

20009af4 <charset>:
20009af4:	20009b2c                                ,.. 

20009af8 <lconv>:
20009af8:	20009b28 20009a50 20009a50 20009a50     (.. P.. P.. P.. 
20009b08:	20009a50 20009a50 20009a50 20009a50     P.. P.. P.. P.. 
20009b18:	20009a50 20009a50 ffffffff ffffffff     P.. P.. ........
20009b28:	0000002e 2d4f5349 39353838 0000312d     ....ISO-8859-1..

20009b38 <__mprec_tens>:
20009b38:	00000000 3ff00000 00000000 40240000     .......?......$@
20009b48:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
20009b58:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
20009b68:	00000000 412e8480 00000000 416312d0     .......A......cA
20009b78:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
20009b88:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
20009b98:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
20009ba8:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
20009bb8:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
20009bc8:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
20009bd8:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
20009be8:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
20009bf8:	79d99db4 44ea7843                       ...yCx.D

20009c00 <p05.2463>:
20009c00:	00000005 00000019 0000007d 00000000     ........}.......

20009c10 <__mprec_bigtens>:
20009c10:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
20009c20:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
20009c30:	7f73bf3c 75154fdd                       <.s..O.u

20009c38 <__mprec_tinytens>:
20009c38:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
20009c48:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
20009c58:	64ac6f43 0ac80628                       Co.d(...

20009c60 <_init>:
20009c60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20009c62:	bf00      	nop
20009c64:	bcf8      	pop	{r3, r4, r5, r6, r7}
20009c66:	bc08      	pop	{r3}
20009c68:	469e      	mov	lr, r3
20009c6a:	4770      	bx	lr

20009c6c <_fini>:
20009c6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20009c6e:	bf00      	nop
20009c70:	bcf8      	pop	{r3, r4, r5, r6, r7}
20009c72:	bc08      	pop	{r3}
20009c74:	469e      	mov	lr, r3
20009c76:	4770      	bx	lr

20009c78 <__frame_dummy_init_array_entry>:
20009c78:	0485 2000                                   ... 

20009c7c <__do_global_dtors_aux_fini_array_entry>:
20009c7c:	0471 2000                                   q.. 
