Hi there

- I’m currently working on UVM-Based Functional Verification of PCIe PHY Layer
- I’m currently learning Digital Design and Functional Verification
- How to reach me: s-marwan.eid@zewailcity.edu.eg
- Skills:
  * Design: FPGA Flow and Architecture - ASIC Flow and Architecture - Combinational and Sequential Logic - FSMs - Verilog - VHDL - Hierarchical Design - Synthesis - STA - Tcl
  * Verification Basics: Testing Concepts - Verification Flow - Verification Planning
  * SystemVerilog: Data Types - Process Blocks - Hierarchical Structures - Compiler Directives - Scheduling Semantics - Assignments - Classes - OOP - Randomization - Coverage - SVA
  * UVM: Phasing - Base Classes - Factory - Resources, Configurations - TLM - Sequences, Sequencers - Drivers, Monitors - Components - Full Environment  
