{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 18 18:35:28 2013 " "Info: Processing started: Wed Dec 18 18:35:28 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off three_two_mux -c three_two_mux " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off three_two_mux -c three_two_mux" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "branch_addr\[4\] out_addr\[4\] 32.500 ns Longest " "Info: Longest tpd from source pin \"branch_addr\[4\]\" to destination pin \"out_addr\[4\]\" is 32.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns branch_addr\[4\] 1 PIN PIN_213 1 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_213; Fanout = 1; PIN Node = 'branch_addr\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { branch_addr[4] } "NODE_NAME" } } { "three_two_mux.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/3-2_mux/three_two_mux.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.700 ns) + CELL(2.700 ns) 19.700 ns Mux3~0 2 COMB LC3_E48 1 " "Info: 2: + IC(6.700 ns) + CELL(2.700 ns) = 19.700 ns; Loc. = LC3_E48; Fanout = 1; COMB Node = 'Mux3~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.400 ns" { branch_addr[4] Mux3~0 } "NODE_NAME" } } { "three_two_mux.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/3-2_mux/three_two_mux.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 22.900 ns Mux3~1 3 COMB LC7_E48 1 " "Info: 3: + IC(0.500 ns) + CELL(2.700 ns) = 22.900 ns; Loc. = LC7_E48; Fanout = 1; COMB Node = 'Mux3~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { Mux3~0 Mux3~1 } "NODE_NAME" } } { "three_two_mux.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/3-2_mux/three_two_mux.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.600 ns) + CELL(5.000 ns) 32.500 ns out_addr\[4\] 4 PIN PIN_56 0 " "Info: 4: + IC(4.600 ns) + CELL(5.000 ns) = 32.500 ns; Loc. = PIN_56; Fanout = 0; PIN Node = 'out_addr\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.600 ns" { Mux3~1 out_addr[4] } "NODE_NAME" } } { "three_two_mux.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/3-2_mux/three_two_mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "20.700 ns ( 63.69 % ) " "Info: Total cell delay = 20.700 ns ( 63.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.800 ns ( 36.31 % ) " "Info: Total interconnect delay = 11.800 ns ( 36.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "32.500 ns" { branch_addr[4] Mux3~0 Mux3~1 out_addr[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "32.500 ns" { branch_addr[4] {} branch_addr[4]~out {} Mux3~0 {} Mux3~1 {} out_addr[4] {} } { 0.000ns 0.000ns 6.700ns 0.500ns 4.600ns } { 0.000ns 10.300ns 2.700ns 2.700ns 5.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 18 18:35:29 2013 " "Info: Processing ended: Wed Dec 18 18:35:29 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
