

================================================================
== Vitis HLS Report for 'update_weights_1'
================================================================
* Date:           Fri Sep  2 14:21:44 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        backprop_HLS_2
* Solution:       backprop_HLS_2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.892 ns|     0.10 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   179138|   179138|  1.791 ms|  1.791 ms|  179138|  179138|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_163_1_VITIS_LOOP_164_2    |     3346|     3346|        23|          4|          1|   832|       yes|
        |- VITIS_LOOP_169_3                     |      148|      148|        23|          2|          1|    64|       yes|
        |- VITIS_LOOP_177_4_VITIS_LOOP_178_5    |    26625|    26625|        34|         32|          1|   832|       yes|
        |- VITIS_LOOP_182_6                     |      159|      159|        34|          2|          1|    64|       yes|
        |- VITIS_LOOP_189_7_VITIS_LOOP_190_8    |    16402|    16402|        23|          4|          1|  4096|       yes|
        |- VITIS_LOOP_195_9                     |      148|      148|        23|          2|          1|    64|       yes|
        |- VITIS_LOOP_203_10_VITIS_LOOP_204_11  |   131073|   131073|        34|         32|          1|  4096|       yes|
        |- VITIS_LOOP_208_12                    |      159|      159|        34|          2|          1|    64|       yes|
        |- VITIS_LOOP_215_13_VITIS_LOOP_216_14  |      404|      404|        23|          2|          1|   192|       yes|
        |- VITIS_LOOP_221_15                    |       24|       24|        21|          2|          1|     3|       yes|
        |- VITIS_LOOP_229_16_VITIS_LOOP_230_17  |      415|      415|        34|          2|          1|   192|       yes|
        |- VITIS_LOOP_234_18                    |       37|       37|        34|          2|          1|     3|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 23
  * Pipeline-1: initiation interval (II) = 2, depth = 23
  * Pipeline-2: initiation interval (II) = 32, depth = 34
  * Pipeline-3: initiation interval (II) = 2, depth = 34
  * Pipeline-4: initiation interval (II) = 4, depth = 23
  * Pipeline-5: initiation interval (II) = 2, depth = 23
  * Pipeline-6: initiation interval (II) = 32, depth = 34
  * Pipeline-7: initiation interval (II) = 2, depth = 34
  * Pipeline-8: initiation interval (II) = 2, depth = 23
  * Pipeline-9: initiation interval (II) = 2, depth = 21
  * Pipeline-10: initiation interval (II) = 2, depth = 34
  * Pipeline-11: initiation interval (II) = 2, depth = 34


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 527
* Pipeline : 12
  Pipeline-0 : II = 4, D = 23, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 }
  Pipeline-1 : II = 2, D = 23, States = { 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 }
  Pipeline-2 : II = 32, D = 34, States = { 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 }
  Pipeline-3 : II = 2, D = 34, States = { 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 }
  Pipeline-4 : II = 4, D = 23, States = { 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 }
  Pipeline-5 : II = 2, D = 23, States = { 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 }
  Pipeline-6 : II = 32, D = 34, States = { 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 }
  Pipeline-7 : II = 2, D = 34, States = { 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 }
  Pipeline-8 : II = 2, D = 23, States = { 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 }
  Pipeline-9 : II = 2, D = 21, States = { 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 }
  Pipeline-10 : II = 2, D = 34, States = { 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 }
  Pipeline-11 : II = 2, D = 34, States = { 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 25 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 2 
25 --> 26 
26 --> 49 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 26 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 113 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 79 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 177 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 143 
177 --> 178 
178 --> 201 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 178 
201 --> 202 
202 --> 225 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 202 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 289 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 273 
273 --> 274 
274 --> 275 
275 --> 276 
276 --> 277 
277 --> 278 
278 --> 279 
279 --> 280 
280 --> 281 
281 --> 282 
282 --> 283 
283 --> 284 
284 --> 285 
285 --> 286 
286 --> 287 
287 --> 288 
288 --> 255 
289 --> 290 
290 --> 291 
291 --> 292 
292 --> 293 
293 --> 294 
294 --> 295 
295 --> 296 
296 --> 297 
297 --> 298 
298 --> 299 
299 --> 300 
300 --> 301 
301 --> 302 
302 --> 303 
303 --> 304 
304 --> 305 
305 --> 306 
306 --> 307 
307 --> 308 
308 --> 309 
309 --> 310 
310 --> 311 
311 --> 312 
312 --> 313 
313 --> 314 
314 --> 315 
315 --> 316 
316 --> 317 
317 --> 318 
318 --> 319 
319 --> 353 320 
320 --> 321 
321 --> 322 
322 --> 323 
323 --> 324 
324 --> 325 
325 --> 326 
326 --> 327 
327 --> 328 
328 --> 329 
329 --> 330 
330 --> 331 
331 --> 332 
332 --> 333 
333 --> 334 
334 --> 335 
335 --> 336 
336 --> 337 
337 --> 338 
338 --> 339 
339 --> 340 
340 --> 341 
341 --> 342 
342 --> 343 
343 --> 344 
344 --> 345 
345 --> 346 
346 --> 347 
347 --> 348 
348 --> 349 
349 --> 350 
350 --> 351 
351 --> 352 
352 --> 319 
353 --> 354 
354 --> 377 355 
355 --> 356 
356 --> 357 
357 --> 358 
358 --> 359 
359 --> 360 
360 --> 361 
361 --> 362 
362 --> 363 
363 --> 364 
364 --> 365 
365 --> 366 
366 --> 367 
367 --> 368 
368 --> 369 
369 --> 370 
370 --> 371 
371 --> 372 
372 --> 373 
373 --> 374 
374 --> 375 
375 --> 376 
376 --> 354 
377 --> 378 
378 --> 399 379 
379 --> 380 
380 --> 381 
381 --> 382 
382 --> 383 
383 --> 384 
384 --> 385 
385 --> 386 
386 --> 387 
387 --> 388 
388 --> 389 
389 --> 390 
390 --> 391 
391 --> 392 
392 --> 393 
393 --> 394 
394 --> 395 
395 --> 396 
396 --> 397 
397 --> 398 
398 --> 378 
399 --> 400 
400 --> 401 
401 --> 402 
402 --> 403 
403 --> 404 
404 --> 405 
405 --> 406 
406 --> 407 
407 --> 408 
408 --> 409 
409 --> 410 
410 --> 411 
411 --> 412 
412 --> 413 
413 --> 414 
414 --> 415 
415 --> 416 
416 --> 417 
417 --> 418 
418 --> 419 
419 --> 420 
420 --> 421 
421 --> 422 
422 --> 423 
423 --> 424 
424 --> 425 
425 --> 426 
426 --> 427 
427 --> 428 
428 --> 429 
429 --> 463 430 
430 --> 431 
431 --> 432 
432 --> 433 
433 --> 434 
434 --> 435 
435 --> 436 
436 --> 437 
437 --> 438 
438 --> 439 
439 --> 440 
440 --> 441 
441 --> 442 
442 --> 443 
443 --> 444 
444 --> 445 
445 --> 446 
446 --> 447 
447 --> 448 
448 --> 449 
449 --> 450 
450 --> 451 
451 --> 452 
452 --> 453 
453 --> 454 
454 --> 455 
455 --> 456 
456 --> 457 
457 --> 458 
458 --> 459 
459 --> 460 
460 --> 461 
461 --> 462 
462 --> 429 
463 --> 464 
464 --> 465 
465 --> 466 
466 --> 467 
467 --> 468 
468 --> 469 
469 --> 470 
470 --> 471 
471 --> 472 
472 --> 473 
473 --> 474 
474 --> 475 
475 --> 476 
476 --> 477 
477 --> 478 
478 --> 479 
479 --> 480 
480 --> 481 
481 --> 482 
482 --> 483 
483 --> 484 
484 --> 485 
485 --> 486 
486 --> 487 
487 --> 488 
488 --> 489 
489 --> 490 
490 --> 491 
491 --> 492 
492 --> 493 
493 --> 527 494 
494 --> 495 
495 --> 496 
496 --> 497 
497 --> 498 
498 --> 499 
499 --> 500 
500 --> 501 
501 --> 502 
502 --> 503 
503 --> 504 
504 --> 505 
505 --> 506 
506 --> 507 
507 --> 508 
508 --> 509 
509 --> 510 
510 --> 511 
511 --> 512 
512 --> 513 
513 --> 514 
514 --> 515 
515 --> 516 
516 --> 517 
517 --> 518 
518 --> 519 
519 --> 520 
520 --> 521 
521 --> 522 
522 --> 523 
523 --> 524 
524 --> 525 
525 --> 526 
526 --> 493 
527 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 528 [1/1] (0.00ns)   --->   "%reuse_addr_reg86 = alloca i32 1"   --->   Operation 528 'alloca' 'reuse_addr_reg86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 529 [1/1] (0.00ns)   --->   "%reuse_reg85 = alloca i32 1"   --->   Operation 529 'alloca' 'reuse_reg85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 530 [1/1] (0.00ns)   --->   "%reuse_addr_reg80 = alloca i32 1"   --->   Operation 530 'alloca' 'reuse_addr_reg80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 531 [1/1] (0.00ns)   --->   "%reuse_reg79 = alloca i32 1"   --->   Operation 531 'alloca' 'reuse_reg79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 532 [1/1] (0.00ns)   --->   "%reuse_addr_reg74 = alloca i32 1"   --->   Operation 532 'alloca' 'reuse_addr_reg74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 533 [1/1] (0.00ns)   --->   "%reuse_reg73 = alloca i32 1"   --->   Operation 533 'alloca' 'reuse_reg73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 534 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 534 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 535 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 535 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 536 [1/1] (0.00ns)   --->   "%empty = specmemcore i32 @_ssdm_op_SpecMemCore, i64 %biases3, i32 666, i32 17, i32 1"   --->   Operation 536 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 537 [1/1] (0.00ns)   --->   "%empty_42 = specmemcore i32 @_ssdm_op_SpecMemCore, i64 %biases2, i32 666, i32 17, i32 1"   --->   Operation 537 'specmemcore' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 538 [1/1] (0.00ns)   --->   "%empty_43 = specmemcore i32 @_ssdm_op_SpecMemCore, i64 %biases1, i32 666, i32 17, i32 1"   --->   Operation 538 'specmemcore' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 539 [1/1] (0.00ns)   --->   "%empty_44 = specmemcore i32 @_ssdm_op_SpecMemCore, i64 %weights3, i32 666, i32 17, i32 1"   --->   Operation 539 'specmemcore' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 540 [1/1] (0.00ns)   --->   "%empty_45 = specmemcore i32 @_ssdm_op_SpecMemCore, i64 %weights2, i32 666, i32 17, i32 1"   --->   Operation 540 'specmemcore' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 541 [1/1] (0.00ns)   --->   "%empty_46 = specmemcore i32 @_ssdm_op_SpecMemCore, i64 %weights1, i32 666, i32 17, i32 1"   --->   Operation 541 'specmemcore' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 542 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases3, void @empty_23, i32 0, i32 0, void @empty_36, i32 4294967295, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36"   --->   Operation 542 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 543 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases2, void @empty_23, i32 0, i32 0, void @empty_36, i32 4294967295, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36"   --->   Operation 543 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 544 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases1, void @empty_23, i32 0, i32 0, void @empty_36, i32 4294967295, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36"   --->   Operation 544 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 545 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights3, void @empty_23, i32 0, i32 0, void @empty_36, i32 4294967295, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36"   --->   Operation 545 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 546 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights2, void @empty_23, i32 0, i32 0, void @empty_36, i32 4294967295, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36"   --->   Operation 546 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 547 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights1, void @empty_23, i32 0, i32 0, void @empty_36, i32 4294967295, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36"   --->   Operation 547 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 548 [1/1] (0.00ns)   --->   "%d_biases3_2_read_1 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %d_biases3_2_read" [../CCode_backprop/backprop.c:149]   --->   Operation 548 'read' 'd_biases3_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 549 [1/1] (0.00ns)   --->   "%d_biases3_1_read_1 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %d_biases3_1_read" [../CCode_backprop/backprop.c:149]   --->   Operation 549 'read' 'd_biases3_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 550 [1/1] (0.00ns)   --->   "%d_biases3_0_read_1 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %d_biases3_0_read" [../CCode_backprop/backprop.c:149]   --->   Operation 550 'read' 'd_biases3_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 551 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %reuse_reg"   --->   Operation 551 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 552 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 552 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 553 [1/1] (1.58ns)   --->   "%br_ln163 = br void" [../CCode_backprop/backprop.c:163]   --->   Operation 553 'br' 'br_ln163' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.74>
ST_2 : Operation 554 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 0, void, i10 %add_ln163, void %.split40" [../CCode_backprop/backprop.c:163]   --->   Operation 554 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 555 [1/1] (0.00ns)   --->   "%i = phi i4 0, void, i4 %select_ln163_1, void %.split40" [../CCode_backprop/backprop.c:163]   --->   Operation 555 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 556 [1/1] (0.00ns)   --->   "%j = phi i7 0, void, i7 %add_ln164, void %.split40" [../CCode_backprop/backprop.c:164]   --->   Operation 556 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 557 [1/1] (0.00ns)   --->   "%norm_2 = phi i64 0, void, i64 %norm, void %.split40"   --->   Operation 557 'phi' 'norm_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 558 [1/1] (1.73ns)   --->   "%add_ln163 = add i10 %indvar_flatten, i10 1" [../CCode_backprop/backprop.c:163]   --->   Operation 558 'add' 'add_ln163' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 559 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 559 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 560 [1/1] (1.77ns)   --->   "%icmp_ln163 = icmp_eq  i10 %indvar_flatten, i10 832" [../CCode_backprop/backprop.c:163]   --->   Operation 560 'icmp' 'icmp_ln163' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 561 [1/1] (0.00ns)   --->   "%br_ln163 = br i1 %icmp_ln163, void %.split40, void %.preheader4.preheader" [../CCode_backprop/backprop.c:163]   --->   Operation 561 'br' 'br_ln163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 562 [1/1] (1.48ns)   --->   "%icmp_ln164 = icmp_eq  i7 %j, i7 64" [../CCode_backprop/backprop.c:164]   --->   Operation 562 'icmp' 'icmp_ln164' <Predicate = (!icmp_ln163)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 563 [1/1] (0.99ns)   --->   "%select_ln163 = select i1 %icmp_ln164, i7 0, i7 %j" [../CCode_backprop/backprop.c:163]   --->   Operation 563 'select' 'select_ln163' <Predicate = (!icmp_ln163)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 564 [1/1] (1.73ns)   --->   "%add_ln163_1 = add i4 %i, i4 1" [../CCode_backprop/backprop.c:163]   --->   Operation 564 'add' 'add_ln163_1' <Predicate = (!icmp_ln163)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 565 [1/1] (1.02ns)   --->   "%select_ln163_1 = select i1 %icmp_ln164, i4 %add_ln163_1, i4 %i" [../CCode_backprop/backprop.c:163]   --->   Operation 565 'select' 'select_ln163_1' <Predicate = (!icmp_ln163)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 566 [1/1] (0.00ns)   --->   "%shl_ln165_mid2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %select_ln163_1, i6 0" [../CCode_backprop/backprop.c:163]   --->   Operation 566 'bitconcatenate' 'shl_ln165_mid2' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_2 : Operation 567 [1/1] (0.00ns)   --->   "%j_cast = zext i7 %select_ln163" [../CCode_backprop/backprop.c:163]   --->   Operation 567 'zext' 'j_cast' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_2 : Operation 568 [1/1] (0.00ns)   --->   "%trunc_ln165 = trunc i7 %select_ln163" [../CCode_backprop/backprop.c:165]   --->   Operation 568 'trunc' 'trunc_ln165' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_2 : Operation 569 [1/1] (1.73ns)   --->   "%add_ln165 = add i10 %j_cast, i10 %shl_ln165_mid2" [../CCode_backprop/backprop.c:165]   --->   Operation 569 'add' 'add_ln165' <Predicate = (!icmp_ln163)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 570 [1/1] (0.00ns)   --->   "%zext_ln165_1 = zext i10 %add_ln165" [../CCode_backprop/backprop.c:165]   --->   Operation 570 'zext' 'zext_ln165_1' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_2 : Operation 571 [1/1] (0.00ns)   --->   "%d_weights1_addr = getelementptr i64 %d_weights1, i64 0, i64 %zext_ln165_1" [../CCode_backprop/backprop.c:165]   --->   Operation 571 'getelementptr' 'd_weights1_addr' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_2 : Operation 572 [2/2] (3.25ns)   --->   "%d_weights1_load = load i10 %d_weights1_addr" [../CCode_backprop/backprop.c:165]   --->   Operation 572 'load' 'd_weights1_load' <Predicate = (!icmp_ln163)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 573 [1/2] (3.25ns)   --->   "%d_weights1_load = load i10 %d_weights1_addr" [../CCode_backprop/backprop.c:165]   --->   Operation 573 'load' 'd_weights1_load' <Predicate = (!icmp_ln163)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>

State 4 <SV = 3> <Delay = 7.78>
ST_4 : Operation 574 [6/6] (7.78ns)   --->   "%mul2 = dmul i64 %d_weights1_load, i64 0.01" [../CCode_backprop/backprop.c:165]   --->   Operation 574 'dmul' 'mul2' <Predicate = (!icmp_ln163)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.78>
ST_5 : Operation 575 [5/6] (7.78ns)   --->   "%mul2 = dmul i64 %d_weights1_load, i64 0.01" [../CCode_backprop/backprop.c:165]   --->   Operation 575 'dmul' 'mul2' <Predicate = (!icmp_ln163)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 576 [1/1] (1.87ns)   --->   "%add_ln164 = add i7 %select_ln163, i7 1" [../CCode_backprop/backprop.c:164]   --->   Operation 576 'add' 'add_ln164' <Predicate = (!icmp_ln163)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.78>
ST_6 : Operation 577 [4/6] (7.78ns)   --->   "%mul2 = dmul i64 %d_weights1_load, i64 0.01" [../CCode_backprop/backprop.c:165]   --->   Operation 577 'dmul' 'mul2' <Predicate = (!icmp_ln163)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 578 [1/1] (1.77ns)   --->   "%icmp_ln166 = icmp_eq  i10 %add_ln163, i10 832" [../CCode_backprop/backprop.c:166]   --->   Operation 578 'icmp' 'icmp_ln166' <Predicate = (!icmp_ln163)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.78>
ST_7 : Operation 579 [3/6] (7.78ns)   --->   "%mul2 = dmul i64 %d_weights1_load, i64 0.01" [../CCode_backprop/backprop.c:165]   --->   Operation 579 'dmul' 'mul2' <Predicate = (!icmp_ln163)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.78>
ST_8 : Operation 580 [2/6] (7.78ns)   --->   "%mul2 = dmul i64 %d_weights1_load, i64 0.01" [../CCode_backprop/backprop.c:165]   --->   Operation 580 'dmul' 'mul2' <Predicate = (!icmp_ln163)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 581 [1/1] (0.00ns)   --->   "%add_ln165_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %select_ln163_1, i6 %trunc_ln165" [../CCode_backprop/backprop.c:165]   --->   Operation 581 'bitconcatenate' 'add_ln165_1' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_8 : Operation 582 [1/1] (0.00ns)   --->   "%zext_ln165 = zext i10 %add_ln165_1" [../CCode_backprop/backprop.c:165]   --->   Operation 582 'zext' 'zext_ln165' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_8 : Operation 583 [1/1] (0.00ns)   --->   "%weights1_addr = getelementptr i64 %weights1, i64 0, i64 %zext_ln165" [../CCode_backprop/backprop.c:165]   --->   Operation 583 'getelementptr' 'weights1_addr' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_8 : Operation 584 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 584 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_8 : Operation 585 [2/2] (3.25ns)   --->   "%weights1_load = load i10 %weights1_addr" [../CCode_backprop/backprop.c:165]   --->   Operation 585 'load' 'weights1_load' <Predicate = (!icmp_ln163)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 832> <RAM>
ST_8 : Operation 586 [1/1] (2.77ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln165" [../CCode_backprop/backprop.c:165]   --->   Operation 586 'icmp' 'addr_cmp' <Predicate = (!icmp_ln163)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 587 [1/1] (1.58ns)   --->   "%store_ln165 = store i64 %zext_ln165, i64 %reuse_addr_reg" [../CCode_backprop/backprop.c:165]   --->   Operation 587 'store' 'store_ln165' <Predicate = (!icmp_ln163)> <Delay = 1.58>

State 9 <SV = 8> <Delay = 7.78>
ST_9 : Operation 588 [1/6] (7.78ns)   --->   "%mul2 = dmul i64 %d_weights1_load, i64 0.01" [../CCode_backprop/backprop.c:165]   --->   Operation 588 'dmul' 'mul2' <Predicate = (!icmp_ln163)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 589 [1/2] (3.25ns)   --->   "%weights1_load = load i10 %weights1_addr" [../CCode_backprop/backprop.c:165]   --->   Operation 589 'load' 'weights1_load' <Predicate = (!icmp_ln163)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 832> <RAM>

State 10 <SV = 9> <Delay = 9.71>
ST_10 : Operation 590 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i64 %reuse_reg"   --->   Operation 590 'load' 'reuse_reg_load' <Predicate = (!icmp_ln163 & addr_cmp)> <Delay = 0.00>
ST_10 : Operation 591 [1/1] (1.48ns)   --->   "%reuse_select = select i1 %addr_cmp, i64 %reuse_reg_load, i64 %weights1_load" [../CCode_backprop/backprop.c:165]   --->   Operation 591 'select' 'reuse_select' <Predicate = (!icmp_ln163)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 592 [1/1] (0.00ns)   --->   "%bitcast_ln165 = bitcast i64 %reuse_select" [../CCode_backprop/backprop.c:165]   --->   Operation 592 'bitcast' 'bitcast_ln165' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_10 : Operation 593 [5/5] (8.23ns)   --->   "%sub = dsub i64 %bitcast_ln165, i64 %mul2" [../CCode_backprop/backprop.c:165]   --->   Operation 593 'dsub' 'sub' <Predicate = (!icmp_ln163)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.23>
ST_11 : Operation 594 [4/5] (8.23ns)   --->   "%sub = dsub i64 %bitcast_ln165, i64 %mul2" [../CCode_backprop/backprop.c:165]   --->   Operation 594 'dsub' 'sub' <Predicate = (!icmp_ln163)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.23>
ST_12 : Operation 595 [3/5] (8.23ns)   --->   "%sub = dsub i64 %bitcast_ln165, i64 %mul2" [../CCode_backprop/backprop.c:165]   --->   Operation 595 'dsub' 'sub' <Predicate = (!icmp_ln163)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.23>
ST_13 : Operation 596 [2/5] (8.23ns)   --->   "%sub = dsub i64 %bitcast_ln165, i64 %mul2" [../CCode_backprop/backprop.c:165]   --->   Operation 596 'dsub' 'sub' <Predicate = (!icmp_ln163)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 9.82>
ST_14 : Operation 597 [1/5] (8.23ns)   --->   "%sub = dsub i64 %bitcast_ln165, i64 %mul2" [../CCode_backprop/backprop.c:165]   --->   Operation 597 'dsub' 'sub' <Predicate = (!icmp_ln163)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 598 [1/1] (0.00ns)   --->   "%bitcast_ln165_1 = bitcast i64 %sub" [../CCode_backprop/backprop.c:165]   --->   Operation 598 'bitcast' 'bitcast_ln165_1' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_14 : Operation 599 [1/1] (1.58ns)   --->   "%store_ln165 = store i64 %bitcast_ln165_1, i64 %reuse_reg" [../CCode_backprop/backprop.c:165]   --->   Operation 599 'store' 'store_ln165' <Predicate = (!icmp_ln163)> <Delay = 1.58>

State 15 <SV = 14> <Delay = 7.78>
ST_15 : Operation 600 [1/1] (3.25ns)   --->   "%store_ln165 = store i64 %bitcast_ln165_1, i10 %weights1_addr" [../CCode_backprop/backprop.c:165]   --->   Operation 600 'store' 'store_ln165' <Predicate = (!icmp_ln163)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 832> <RAM>
ST_15 : Operation 601 [6/6] (7.78ns)   --->   "%mul3 = dmul i64 %sub, i64 %sub" [../CCode_backprop/backprop.c:166]   --->   Operation 601 'dmul' 'mul3' <Predicate = (!icmp_ln163)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.78>
ST_16 : Operation 602 [5/6] (7.78ns)   --->   "%mul3 = dmul i64 %sub, i64 %sub" [../CCode_backprop/backprop.c:166]   --->   Operation 602 'dmul' 'mul3' <Predicate = (!icmp_ln163)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.78>
ST_17 : Operation 603 [4/6] (7.78ns)   --->   "%mul3 = dmul i64 %sub, i64 %sub" [../CCode_backprop/backprop.c:166]   --->   Operation 603 'dmul' 'mul3' <Predicate = (!icmp_ln163)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.78>
ST_18 : Operation 604 [3/6] (7.78ns)   --->   "%mul3 = dmul i64 %sub, i64 %sub" [../CCode_backprop/backprop.c:166]   --->   Operation 604 'dmul' 'mul3' <Predicate = (!icmp_ln163)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.78>
ST_19 : Operation 605 [2/6] (7.78ns)   --->   "%mul3 = dmul i64 %sub, i64 %sub" [../CCode_backprop/backprop.c:166]   --->   Operation 605 'dmul' 'mul3' <Predicate = (!icmp_ln163)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.78>
ST_20 : Operation 606 [1/6] (7.78ns)   --->   "%mul3 = dmul i64 %sub, i64 %sub" [../CCode_backprop/backprop.c:166]   --->   Operation 606 'dmul' 'mul3' <Predicate = (!icmp_ln163)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 8.93>
ST_21 : Operation 607 [4/4] (8.93ns)   --->   "%norm = dacc i64 @_ssdm_op_DACC, i64 %mul3, i1 %icmp_ln166" [../CCode_backprop/backprop.c:166]   --->   Operation 607 'dacc' 'norm' <Predicate = (!icmp_ln163)> <Delay = 8.93> <CoreInst = "DAcc_meddsp">   --->   Core 15 'DAcc_meddsp' <Latency = 3> <II = 1> <Delay = 8.93> <FuncUnit> <Opcode : 'dacc'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 8.93>
ST_22 : Operation 608 [3/4] (8.93ns)   --->   "%norm = dacc i64 @_ssdm_op_DACC, i64 %mul3, i1 %icmp_ln166" [../CCode_backprop/backprop.c:166]   --->   Operation 608 'dacc' 'norm' <Predicate = (!icmp_ln163)> <Delay = 8.93> <CoreInst = "DAcc_meddsp">   --->   Core 15 'DAcc_meddsp' <Latency = 3> <II = 1> <Delay = 8.93> <FuncUnit> <Opcode : 'dacc'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 8.93>
ST_23 : Operation 609 [2/4] (8.93ns)   --->   "%norm = dacc i64 @_ssdm_op_DACC, i64 %mul3, i1 %icmp_ln166" [../CCode_backprop/backprop.c:166]   --->   Operation 609 'dacc' 'norm' <Predicate = (!icmp_ln163)> <Delay = 8.93> <CoreInst = "DAcc_meddsp">   --->   Core 15 'DAcc_meddsp' <Latency = 3> <II = 1> <Delay = 8.93> <FuncUnit> <Opcode : 'dacc'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 8.93>
ST_24 : Operation 610 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_163_1_VITIS_LOOP_164_2_str"   --->   Operation 610 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_24 : Operation 611 [1/1] (0.00ns)   --->   "%empty_47 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 832, i64 832, i64 832"   --->   Operation 611 'speclooptripcount' 'empty_47' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_24 : Operation 612 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 612 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_24 : Operation 613 [1/1] (0.00ns)   --->   "%specloopname_ln158 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [../CCode_backprop/backprop.c:158]   --->   Operation 613 'specloopname' 'specloopname_ln158' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_24 : Operation 614 [1/4] (8.93ns)   --->   "%norm = dacc i64 @_ssdm_op_DACC, i64 %mul3, i1 %icmp_ln166" [../CCode_backprop/backprop.c:166]   --->   Operation 614 'dacc' 'norm' <Predicate = (!icmp_ln163)> <Delay = 8.93> <CoreInst = "DAcc_meddsp">   --->   Core 15 'DAcc_meddsp' <Latency = 3> <II = 1> <Delay = 8.93> <FuncUnit> <Opcode : 'dacc'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 615 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 615 'br' 'br_ln0' <Predicate = (!icmp_ln163)> <Delay = 0.00>

State 25 <SV = 2> <Delay = 1.58>
ST_25 : Operation 616 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader4"   --->   Operation 616 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 26 <SV = 3> <Delay = 3.25>
ST_26 : Operation 617 [1/1] (0.00ns)   --->   "%i_1 = phi i7 %add_ln169, void %.split36, i7 0, void %.preheader4.preheader" [../CCode_backprop/backprop.c:169]   --->   Operation 617 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 618 [1/1] (0.00ns)   --->   "%bias_norm_1 = phi i64 %bias_norm_2, void %.split36, i64 0, void %.preheader4.preheader"   --->   Operation 618 'phi' 'bias_norm_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 619 [1/1] (1.87ns)   --->   "%add_ln169 = add i7 %i_1, i7 1" [../CCode_backprop/backprop.c:169]   --->   Operation 619 'add' 'add_ln169' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 620 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 620 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 621 [1/1] (1.48ns)   --->   "%icmp_ln169 = icmp_eq  i7 %i_1, i7 64" [../CCode_backprop/backprop.c:169]   --->   Operation 621 'icmp' 'icmp_ln169' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 622 [1/1] (0.00ns)   --->   "%empty_48 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 622 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 623 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %icmp_ln169, void %.split36, void" [../CCode_backprop/backprop.c:169]   --->   Operation 623 'br' 'br_ln169' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 624 [1/1] (0.00ns)   --->   "%i_1_cast = zext i7 %i_1" [../CCode_backprop/backprop.c:169]   --->   Operation 624 'zext' 'i_1_cast' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_26 : Operation 625 [1/1] (0.00ns)   --->   "%d_biases1_addr = getelementptr i64 %d_biases1, i64 0, i64 %i_1_cast" [../CCode_backprop/backprop.c:170]   --->   Operation 625 'getelementptr' 'd_biases1_addr' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_26 : Operation 626 [2/2] (3.25ns)   --->   "%d_biases1_load = load i6 %d_biases1_addr" [../CCode_backprop/backprop.c:170]   --->   Operation 626 'load' 'd_biases1_load' <Predicate = (!icmp_ln169)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_26 : Operation 627 [1/1] (0.00ns)   --->   "%trunc_ln170 = trunc i7 %i_1" [../CCode_backprop/backprop.c:170]   --->   Operation 627 'trunc' 'trunc_ln170' <Predicate = (!icmp_ln169)> <Delay = 0.00>

State 27 <SV = 4> <Delay = 3.25>
ST_27 : Operation 628 [1/2] (3.25ns)   --->   "%d_biases1_load = load i6 %d_biases1_addr" [../CCode_backprop/backprop.c:170]   --->   Operation 628 'load' 'd_biases1_load' <Predicate = (!icmp_ln169)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 28 <SV = 5> <Delay = 7.78>
ST_28 : Operation 629 [6/6] (7.78ns)   --->   "%mul = dmul i64 %d_biases1_load, i64 0.01" [../CCode_backprop/backprop.c:170]   --->   Operation 629 'dmul' 'mul' <Predicate = (!icmp_ln169)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 630 [1/1] (1.48ns)   --->   "%icmp_ln171 = icmp_eq  i7 %add_ln169, i7 64" [../CCode_backprop/backprop.c:171]   --->   Operation 630 'icmp' 'icmp_ln171' <Predicate = (!icmp_ln169)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 6> <Delay = 7.78>
ST_29 : Operation 631 [5/6] (7.78ns)   --->   "%mul = dmul i64 %d_biases1_load, i64 0.01" [../CCode_backprop/backprop.c:170]   --->   Operation 631 'dmul' 'mul' <Predicate = (!icmp_ln169)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 7> <Delay = 7.78>
ST_30 : Operation 632 [4/6] (7.78ns)   --->   "%mul = dmul i64 %d_biases1_load, i64 0.01" [../CCode_backprop/backprop.c:170]   --->   Operation 632 'dmul' 'mul' <Predicate = (!icmp_ln169)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 8> <Delay = 7.78>
ST_31 : Operation 633 [3/6] (7.78ns)   --->   "%mul = dmul i64 %d_biases1_load, i64 0.01" [../CCode_backprop/backprop.c:170]   --->   Operation 633 'dmul' 'mul' <Predicate = (!icmp_ln169)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 9> <Delay = 7.78>
ST_32 : Operation 634 [2/6] (7.78ns)   --->   "%mul = dmul i64 %d_biases1_load, i64 0.01" [../CCode_backprop/backprop.c:170]   --->   Operation 634 'dmul' 'mul' <Predicate = (!icmp_ln169)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 635 [1/1] (0.00ns)   --->   "%zext_ln170 = zext i6 %trunc_ln170" [../CCode_backprop/backprop.c:170]   --->   Operation 635 'zext' 'zext_ln170' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_32 : Operation 636 [1/1] (0.00ns)   --->   "%biases1_addr = getelementptr i64 %biases1, i64 0, i64 %zext_ln170" [../CCode_backprop/backprop.c:170]   --->   Operation 636 'getelementptr' 'biases1_addr' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_32 : Operation 637 [2/2] (3.25ns)   --->   "%biases1_load = load i6 %biases1_addr" [../CCode_backprop/backprop.c:170]   --->   Operation 637 'load' 'biases1_load' <Predicate = (!icmp_ln169)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 64> <RAM>

State 33 <SV = 10> <Delay = 7.78>
ST_33 : Operation 638 [1/6] (7.78ns)   --->   "%mul = dmul i64 %d_biases1_load, i64 0.01" [../CCode_backprop/backprop.c:170]   --->   Operation 638 'dmul' 'mul' <Predicate = (!icmp_ln169)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 639 [1/2] (3.25ns)   --->   "%biases1_load = load i6 %biases1_addr" [../CCode_backprop/backprop.c:170]   --->   Operation 639 'load' 'biases1_load' <Predicate = (!icmp_ln169)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 64> <RAM>

State 34 <SV = 11> <Delay = 8.23>
ST_34 : Operation 640 [1/1] (0.00ns)   --->   "%bitcast_ln170 = bitcast i64 %biases1_load" [../CCode_backprop/backprop.c:170]   --->   Operation 640 'bitcast' 'bitcast_ln170' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_34 : Operation 641 [5/5] (8.23ns)   --->   "%sub1 = dsub i64 %bitcast_ln170, i64 %mul" [../CCode_backprop/backprop.c:170]   --->   Operation 641 'dsub' 'sub1' <Predicate = (!icmp_ln169)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 12> <Delay = 8.23>
ST_35 : Operation 642 [4/5] (8.23ns)   --->   "%sub1 = dsub i64 %bitcast_ln170, i64 %mul" [../CCode_backprop/backprop.c:170]   --->   Operation 642 'dsub' 'sub1' <Predicate = (!icmp_ln169)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 13> <Delay = 8.23>
ST_36 : Operation 643 [3/5] (8.23ns)   --->   "%sub1 = dsub i64 %bitcast_ln170, i64 %mul" [../CCode_backprop/backprop.c:170]   --->   Operation 643 'dsub' 'sub1' <Predicate = (!icmp_ln169)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 14> <Delay = 8.23>
ST_37 : Operation 644 [2/5] (8.23ns)   --->   "%sub1 = dsub i64 %bitcast_ln170, i64 %mul" [../CCode_backprop/backprop.c:170]   --->   Operation 644 'dsub' 'sub1' <Predicate = (!icmp_ln169)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 15> <Delay = 8.23>
ST_38 : Operation 645 [1/5] (8.23ns)   --->   "%sub1 = dsub i64 %bitcast_ln170, i64 %mul" [../CCode_backprop/backprop.c:170]   --->   Operation 645 'dsub' 'sub1' <Predicate = (!icmp_ln169)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 16> <Delay = 7.78>
ST_39 : Operation 646 [1/1] (0.00ns)   --->   "%bitcast_ln170_1 = bitcast i64 %sub1" [../CCode_backprop/backprop.c:170]   --->   Operation 646 'bitcast' 'bitcast_ln170_1' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_39 : Operation 647 [1/1] (3.25ns)   --->   "%store_ln170 = store i64 %bitcast_ln170_1, i6 %biases1_addr" [../CCode_backprop/backprop.c:170]   --->   Operation 647 'store' 'store_ln170' <Predicate = (!icmp_ln169)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 64> <RAM>
ST_39 : Operation 648 [6/6] (7.78ns)   --->   "%mul1 = dmul i64 %sub1, i64 %sub1" [../CCode_backprop/backprop.c:171]   --->   Operation 648 'dmul' 'mul1' <Predicate = (!icmp_ln169)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 17> <Delay = 7.78>
ST_40 : Operation 649 [5/6] (7.78ns)   --->   "%mul1 = dmul i64 %sub1, i64 %sub1" [../CCode_backprop/backprop.c:171]   --->   Operation 649 'dmul' 'mul1' <Predicate = (!icmp_ln169)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 18> <Delay = 7.78>
ST_41 : Operation 650 [4/6] (7.78ns)   --->   "%mul1 = dmul i64 %sub1, i64 %sub1" [../CCode_backprop/backprop.c:171]   --->   Operation 650 'dmul' 'mul1' <Predicate = (!icmp_ln169)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 19> <Delay = 7.78>
ST_42 : Operation 651 [3/6] (7.78ns)   --->   "%mul1 = dmul i64 %sub1, i64 %sub1" [../CCode_backprop/backprop.c:171]   --->   Operation 651 'dmul' 'mul1' <Predicate = (!icmp_ln169)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 20> <Delay = 7.78>
ST_43 : Operation 652 [2/6] (7.78ns)   --->   "%mul1 = dmul i64 %sub1, i64 %sub1" [../CCode_backprop/backprop.c:171]   --->   Operation 652 'dmul' 'mul1' <Predicate = (!icmp_ln169)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 21> <Delay = 7.78>
ST_44 : Operation 653 [1/6] (7.78ns)   --->   "%mul1 = dmul i64 %sub1, i64 %sub1" [../CCode_backprop/backprop.c:171]   --->   Operation 653 'dmul' 'mul1' <Predicate = (!icmp_ln169)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 22> <Delay = 8.93>
ST_45 : Operation 654 [4/4] (8.93ns)   --->   "%bias_norm_2 = dacc i64 @_ssdm_op_DACC, i64 %mul1, i1 %icmp_ln171" [../CCode_backprop/backprop.c:171]   --->   Operation 654 'dacc' 'bias_norm_2' <Predicate = (!icmp_ln169)> <Delay = 8.93> <CoreInst = "DAcc_meddsp">   --->   Core 15 'DAcc_meddsp' <Latency = 3> <II = 1> <Delay = 8.93> <FuncUnit> <Opcode : 'dacc'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 23> <Delay = 8.93>
ST_46 : Operation 655 [3/4] (8.93ns)   --->   "%bias_norm_2 = dacc i64 @_ssdm_op_DACC, i64 %mul1, i1 %icmp_ln171" [../CCode_backprop/backprop.c:171]   --->   Operation 655 'dacc' 'bias_norm_2' <Predicate = (!icmp_ln169)> <Delay = 8.93> <CoreInst = "DAcc_meddsp">   --->   Core 15 'DAcc_meddsp' <Latency = 3> <II = 1> <Delay = 8.93> <FuncUnit> <Opcode : 'dacc'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 24> <Delay = 8.93>
ST_47 : Operation 656 [2/4] (8.93ns)   --->   "%bias_norm_2 = dacc i64 @_ssdm_op_DACC, i64 %mul1, i1 %icmp_ln171" [../CCode_backprop/backprop.c:171]   --->   Operation 656 'dacc' 'bias_norm_2' <Predicate = (!icmp_ln169)> <Delay = 8.93> <CoreInst = "DAcc_meddsp">   --->   Core 15 'DAcc_meddsp' <Latency = 3> <II = 1> <Delay = 8.93> <FuncUnit> <Opcode : 'dacc'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 25> <Delay = 8.93>
ST_48 : Operation 657 [1/1] (0.00ns)   --->   "%specloopname_ln158 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [../CCode_backprop/backprop.c:158]   --->   Operation 657 'specloopname' 'specloopname_ln158' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_48 : Operation 658 [1/4] (8.93ns)   --->   "%bias_norm_2 = dacc i64 @_ssdm_op_DACC, i64 %mul1, i1 %icmp_ln171" [../CCode_backprop/backprop.c:171]   --->   Operation 658 'dacc' 'bias_norm_2' <Predicate = (!icmp_ln169)> <Delay = 8.93> <CoreInst = "DAcc_meddsp">   --->   Core 15 'DAcc_meddsp' <Latency = 3> <II = 1> <Delay = 8.93> <FuncUnit> <Opcode : 'dacc'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 659 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader4"   --->   Operation 659 'br' 'br_ln0' <Predicate = (!icmp_ln169)> <Delay = 0.00>

State 49 <SV = 4> <Delay = 8.90>
ST_49 : Operation 660 [30/30] (8.90ns)   --->   "%norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_2" [../CCode_backprop/backprop.c:174]   --->   Operation 660 'dsqrt' 'norm_1' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 661 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %reuse_reg73"   --->   Operation 661 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_49 : Operation 662 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg74"   --->   Operation 662 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>

State 50 <SV = 5> <Delay = 8.90>
ST_50 : Operation 663 [29/30] (8.90ns)   --->   "%norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_2" [../CCode_backprop/backprop.c:174]   --->   Operation 663 'dsqrt' 'norm_1' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 51 <SV = 6> <Delay = 8.90>
ST_51 : Operation 664 [28/30] (8.90ns)   --->   "%norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_2" [../CCode_backprop/backprop.c:174]   --->   Operation 664 'dsqrt' 'norm_1' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 52 <SV = 7> <Delay = 8.90>
ST_52 : Operation 665 [27/30] (8.90ns)   --->   "%norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_2" [../CCode_backprop/backprop.c:174]   --->   Operation 665 'dsqrt' 'norm_1' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 53 <SV = 8> <Delay = 8.90>
ST_53 : Operation 666 [26/30] (8.90ns)   --->   "%norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_2" [../CCode_backprop/backprop.c:174]   --->   Operation 666 'dsqrt' 'norm_1' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 54 <SV = 9> <Delay = 8.90>
ST_54 : Operation 667 [25/30] (8.90ns)   --->   "%norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_2" [../CCode_backprop/backprop.c:174]   --->   Operation 667 'dsqrt' 'norm_1' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 55 <SV = 10> <Delay = 8.90>
ST_55 : Operation 668 [24/30] (8.90ns)   --->   "%norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_2" [../CCode_backprop/backprop.c:174]   --->   Operation 668 'dsqrt' 'norm_1' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 56 <SV = 11> <Delay = 8.90>
ST_56 : Operation 669 [23/30] (8.90ns)   --->   "%norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_2" [../CCode_backprop/backprop.c:174]   --->   Operation 669 'dsqrt' 'norm_1' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 57 <SV = 12> <Delay = 8.90>
ST_57 : Operation 670 [22/30] (8.90ns)   --->   "%norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_2" [../CCode_backprop/backprop.c:174]   --->   Operation 670 'dsqrt' 'norm_1' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 58 <SV = 13> <Delay = 8.90>
ST_58 : Operation 671 [21/30] (8.90ns)   --->   "%norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_2" [../CCode_backprop/backprop.c:174]   --->   Operation 671 'dsqrt' 'norm_1' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 59 <SV = 14> <Delay = 8.90>
ST_59 : Operation 672 [20/30] (8.90ns)   --->   "%norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_2" [../CCode_backprop/backprop.c:174]   --->   Operation 672 'dsqrt' 'norm_1' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 60 <SV = 15> <Delay = 8.90>
ST_60 : Operation 673 [19/30] (8.90ns)   --->   "%norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_2" [../CCode_backprop/backprop.c:174]   --->   Operation 673 'dsqrt' 'norm_1' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 61 <SV = 16> <Delay = 8.90>
ST_61 : Operation 674 [18/30] (8.90ns)   --->   "%norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_2" [../CCode_backprop/backprop.c:174]   --->   Operation 674 'dsqrt' 'norm_1' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 62 <SV = 17> <Delay = 8.90>
ST_62 : Operation 675 [17/30] (8.90ns)   --->   "%norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_2" [../CCode_backprop/backprop.c:174]   --->   Operation 675 'dsqrt' 'norm_1' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 63 <SV = 18> <Delay = 8.90>
ST_63 : Operation 676 [16/30] (8.90ns)   --->   "%norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_2" [../CCode_backprop/backprop.c:174]   --->   Operation 676 'dsqrt' 'norm_1' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 64 <SV = 19> <Delay = 8.90>
ST_64 : Operation 677 [15/30] (8.90ns)   --->   "%norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_2" [../CCode_backprop/backprop.c:174]   --->   Operation 677 'dsqrt' 'norm_1' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 65 <SV = 20> <Delay = 8.90>
ST_65 : Operation 678 [14/30] (8.90ns)   --->   "%norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_2" [../CCode_backprop/backprop.c:174]   --->   Operation 678 'dsqrt' 'norm_1' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 66 <SV = 21> <Delay = 8.90>
ST_66 : Operation 679 [13/30] (8.90ns)   --->   "%norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_2" [../CCode_backprop/backprop.c:174]   --->   Operation 679 'dsqrt' 'norm_1' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 67 <SV = 22> <Delay = 8.90>
ST_67 : Operation 680 [12/30] (8.90ns)   --->   "%norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_2" [../CCode_backprop/backprop.c:174]   --->   Operation 680 'dsqrt' 'norm_1' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 68 <SV = 23> <Delay = 8.90>
ST_68 : Operation 681 [11/30] (8.90ns)   --->   "%norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_2" [../CCode_backprop/backprop.c:174]   --->   Operation 681 'dsqrt' 'norm_1' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 69 <SV = 24> <Delay = 8.90>
ST_69 : Operation 682 [10/30] (8.90ns)   --->   "%norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_2" [../CCode_backprop/backprop.c:174]   --->   Operation 682 'dsqrt' 'norm_1' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 70 <SV = 25> <Delay = 8.90>
ST_70 : Operation 683 [9/30] (8.90ns)   --->   "%norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_2" [../CCode_backprop/backprop.c:174]   --->   Operation 683 'dsqrt' 'norm_1' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 71 <SV = 26> <Delay = 8.90>
ST_71 : Operation 684 [8/30] (8.90ns)   --->   "%norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_2" [../CCode_backprop/backprop.c:174]   --->   Operation 684 'dsqrt' 'norm_1' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 72 <SV = 27> <Delay = 8.90>
ST_72 : Operation 685 [7/30] (8.90ns)   --->   "%norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_2" [../CCode_backprop/backprop.c:174]   --->   Operation 685 'dsqrt' 'norm_1' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 73 <SV = 28> <Delay = 8.90>
ST_73 : Operation 686 [6/30] (8.90ns)   --->   "%norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_2" [../CCode_backprop/backprop.c:174]   --->   Operation 686 'dsqrt' 'norm_1' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 74 <SV = 29> <Delay = 8.90>
ST_74 : Operation 687 [5/30] (8.90ns)   --->   "%norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_2" [../CCode_backprop/backprop.c:174]   --->   Operation 687 'dsqrt' 'norm_1' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 75 <SV = 30> <Delay = 8.90>
ST_75 : Operation 688 [4/30] (8.90ns)   --->   "%norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_2" [../CCode_backprop/backprop.c:174]   --->   Operation 688 'dsqrt' 'norm_1' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 76 <SV = 31> <Delay = 8.90>
ST_76 : Operation 689 [3/30] (8.90ns)   --->   "%norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_2" [../CCode_backprop/backprop.c:174]   --->   Operation 689 'dsqrt' 'norm_1' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 77 <SV = 32> <Delay = 8.90>
ST_77 : Operation 690 [2/30] (8.90ns)   --->   "%norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_2" [../CCode_backprop/backprop.c:174]   --->   Operation 690 'dsqrt' 'norm_1' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 78 <SV = 33> <Delay = 8.90>
ST_78 : Operation 691 [1/30] (8.90ns)   --->   "%norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_2" [../CCode_backprop/backprop.c:174]   --->   Operation 691 'dsqrt' 'norm_1' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_78 : Operation 692 [1/1] (1.58ns)   --->   "%br_ln177 = br void" [../CCode_backprop/backprop.c:177]   --->   Operation 692 'br' 'br_ln177' <Predicate = true> <Delay = 1.58>

State 79 <SV = 34> <Delay = 6.01>
ST_79 : Operation 693 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i10 0, void, i10 %add_ln177, void %.split34" [../CCode_backprop/backprop.c:177]   --->   Operation 693 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 694 [1/1] (0.00ns)   --->   "%i_2 = phi i4 0, void, i4 %select_ln177, void %.split34" [../CCode_backprop/backprop.c:177]   --->   Operation 694 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 695 [1/1] (0.00ns)   --->   "%j_1 = phi i7 0, void, i7 %add_ln178, void %.split34" [../CCode_backprop/backprop.c:178]   --->   Operation 695 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 696 [1/1] (1.73ns)   --->   "%add_ln177 = add i10 %indvar_flatten7, i10 1" [../CCode_backprop/backprop.c:177]   --->   Operation 696 'add' 'add_ln177' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 697 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 697 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 698 [1/1] (1.77ns)   --->   "%icmp_ln177 = icmp_eq  i10 %indvar_flatten7, i10 832" [../CCode_backprop/backprop.c:177]   --->   Operation 698 'icmp' 'icmp_ln177' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 699 [1/1] (0.00ns)   --->   "%br_ln177 = br i1 %icmp_ln177, void %.split34, void" [../CCode_backprop/backprop.c:177]   --->   Operation 699 'br' 'br_ln177' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 700 [1/1] (1.48ns)   --->   "%icmp_ln178 = icmp_eq  i7 %j_1, i7 64" [../CCode_backprop/backprop.c:178]   --->   Operation 700 'icmp' 'icmp_ln178' <Predicate = (!icmp_ln177)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 701 [1/1] (0.99ns)   --->   "%select_ln158 = select i1 %icmp_ln178, i7 0, i7 %j_1" [../CCode_backprop/backprop.c:158]   --->   Operation 701 'select' 'select_ln158' <Predicate = (!icmp_ln177)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 702 [1/1] (1.73ns)   --->   "%add_ln177_1 = add i4 %i_2, i4 1" [../CCode_backprop/backprop.c:177]   --->   Operation 702 'add' 'add_ln177_1' <Predicate = (!icmp_ln177)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 703 [1/1] (1.02ns)   --->   "%select_ln177 = select i1 %icmp_ln178, i4 %add_ln177_1, i4 %i_2" [../CCode_backprop/backprop.c:177]   --->   Operation 703 'select' 'select_ln177' <Predicate = (!icmp_ln177)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 704 [1/1] (0.00ns)   --->   "%trunc_ln179 = trunc i7 %select_ln158" [../CCode_backprop/backprop.c:179]   --->   Operation 704 'trunc' 'trunc_ln179' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_79 : Operation 705 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %select_ln177, i6 %trunc_ln179" [../CCode_backprop/backprop.c:179]   --->   Operation 705 'bitconcatenate' 'add_ln' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_79 : Operation 706 [1/1] (0.00ns)   --->   "%zext_ln179 = zext i10 %add_ln" [../CCode_backprop/backprop.c:179]   --->   Operation 706 'zext' 'zext_ln179' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_79 : Operation 707 [1/1] (0.00ns)   --->   "%weights1_addr_1 = getelementptr i64 %weights1, i64 0, i64 %zext_ln179" [../CCode_backprop/backprop.c:179]   --->   Operation 707 'getelementptr' 'weights1_addr_1' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_79 : Operation 708 [1/1] (0.00ns)   --->   "%reuse_addr_reg74_load = load i64 %reuse_addr_reg74"   --->   Operation 708 'load' 'reuse_addr_reg74_load' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_79 : Operation 709 [2/2] (3.25ns)   --->   "%weights1_load_1 = load i10 %weights1_addr_1" [../CCode_backprop/backprop.c:179]   --->   Operation 709 'load' 'weights1_load_1' <Predicate = (!icmp_ln177)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 832> <RAM>
ST_79 : Operation 710 [1/1] (2.77ns)   --->   "%addr_cmp77 = icmp_eq  i64 %reuse_addr_reg74_load, i64 %zext_ln179" [../CCode_backprop/backprop.c:179]   --->   Operation 710 'icmp' 'addr_cmp77' <Predicate = (!icmp_ln177)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 711 [1/1] (1.58ns)   --->   "%store_ln179 = store i64 %zext_ln179, i64 %reuse_addr_reg74" [../CCode_backprop/backprop.c:179]   --->   Operation 711 'store' 'store_ln179' <Predicate = (!icmp_ln177)> <Delay = 1.58>

State 80 <SV = 35> <Delay = 4.73>
ST_80 : Operation 712 [1/1] (0.00ns)   --->   "%reuse_reg73_load = load i64 %reuse_reg73"   --->   Operation 712 'load' 'reuse_reg73_load' <Predicate = (!icmp_ln177 & addr_cmp77)> <Delay = 0.00>
ST_80 : Operation 713 [1/2] (3.25ns)   --->   "%weights1_load_1 = load i10 %weights1_addr_1" [../CCode_backprop/backprop.c:179]   --->   Operation 713 'load' 'weights1_load_1' <Predicate = (!icmp_ln177)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 832> <RAM>
ST_80 : Operation 714 [1/1] (1.48ns)   --->   "%reuse_select78 = select i1 %addr_cmp77, i64 %reuse_reg73_load, i64 %weights1_load_1" [../CCode_backprop/backprop.c:179]   --->   Operation 714 'select' 'reuse_select78' <Predicate = (!icmp_ln177)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 81 <SV = 36> <Delay = 8.62>
ST_81 : Operation 715 [1/1] (0.00ns)   --->   "%bitcast_ln179 = bitcast i64 %reuse_select78" [../CCode_backprop/backprop.c:179]   --->   Operation 715 'bitcast' 'bitcast_ln179' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_81 : Operation 716 [31/31] (8.62ns)   --->   "%div = ddiv i64 %bitcast_ln179, i64 %norm_1" [../CCode_backprop/backprop.c:179]   --->   Operation 716 'ddiv' 'div' <Predicate = (!icmp_ln177)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 37> <Delay = 8.62>
ST_82 : Operation 717 [30/31] (8.62ns)   --->   "%div = ddiv i64 %bitcast_ln179, i64 %norm_1" [../CCode_backprop/backprop.c:179]   --->   Operation 717 'ddiv' 'div' <Predicate = (!icmp_ln177)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 38> <Delay = 8.62>
ST_83 : Operation 718 [29/31] (8.62ns)   --->   "%div = ddiv i64 %bitcast_ln179, i64 %norm_1" [../CCode_backprop/backprop.c:179]   --->   Operation 718 'ddiv' 'div' <Predicate = (!icmp_ln177)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 39> <Delay = 8.62>
ST_84 : Operation 719 [28/31] (8.62ns)   --->   "%div = ddiv i64 %bitcast_ln179, i64 %norm_1" [../CCode_backprop/backprop.c:179]   --->   Operation 719 'ddiv' 'div' <Predicate = (!icmp_ln177)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 40> <Delay = 8.62>
ST_85 : Operation 720 [27/31] (8.62ns)   --->   "%div = ddiv i64 %bitcast_ln179, i64 %norm_1" [../CCode_backprop/backprop.c:179]   --->   Operation 720 'ddiv' 'div' <Predicate = (!icmp_ln177)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 41> <Delay = 8.62>
ST_86 : Operation 721 [26/31] (8.62ns)   --->   "%div = ddiv i64 %bitcast_ln179, i64 %norm_1" [../CCode_backprop/backprop.c:179]   --->   Operation 721 'ddiv' 'div' <Predicate = (!icmp_ln177)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 42> <Delay = 8.62>
ST_87 : Operation 722 [25/31] (8.62ns)   --->   "%div = ddiv i64 %bitcast_ln179, i64 %norm_1" [../CCode_backprop/backprop.c:179]   --->   Operation 722 'ddiv' 'div' <Predicate = (!icmp_ln177)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 43> <Delay = 8.62>
ST_88 : Operation 723 [24/31] (8.62ns)   --->   "%div = ddiv i64 %bitcast_ln179, i64 %norm_1" [../CCode_backprop/backprop.c:179]   --->   Operation 723 'ddiv' 'div' <Predicate = (!icmp_ln177)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 44> <Delay = 8.62>
ST_89 : Operation 724 [23/31] (8.62ns)   --->   "%div = ddiv i64 %bitcast_ln179, i64 %norm_1" [../CCode_backprop/backprop.c:179]   --->   Operation 724 'ddiv' 'div' <Predicate = (!icmp_ln177)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 45> <Delay = 8.62>
ST_90 : Operation 725 [22/31] (8.62ns)   --->   "%div = ddiv i64 %bitcast_ln179, i64 %norm_1" [../CCode_backprop/backprop.c:179]   --->   Operation 725 'ddiv' 'div' <Predicate = (!icmp_ln177)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 46> <Delay = 8.62>
ST_91 : Operation 726 [21/31] (8.62ns)   --->   "%div = ddiv i64 %bitcast_ln179, i64 %norm_1" [../CCode_backprop/backprop.c:179]   --->   Operation 726 'ddiv' 'div' <Predicate = (!icmp_ln177)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 47> <Delay = 8.62>
ST_92 : Operation 727 [20/31] (8.62ns)   --->   "%div = ddiv i64 %bitcast_ln179, i64 %norm_1" [../CCode_backprop/backprop.c:179]   --->   Operation 727 'ddiv' 'div' <Predicate = (!icmp_ln177)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 48> <Delay = 8.62>
ST_93 : Operation 728 [19/31] (8.62ns)   --->   "%div = ddiv i64 %bitcast_ln179, i64 %norm_1" [../CCode_backprop/backprop.c:179]   --->   Operation 728 'ddiv' 'div' <Predicate = (!icmp_ln177)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 49> <Delay = 8.62>
ST_94 : Operation 729 [18/31] (8.62ns)   --->   "%div = ddiv i64 %bitcast_ln179, i64 %norm_1" [../CCode_backprop/backprop.c:179]   --->   Operation 729 'ddiv' 'div' <Predicate = (!icmp_ln177)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 50> <Delay = 8.62>
ST_95 : Operation 730 [17/31] (8.62ns)   --->   "%div = ddiv i64 %bitcast_ln179, i64 %norm_1" [../CCode_backprop/backprop.c:179]   --->   Operation 730 'ddiv' 'div' <Predicate = (!icmp_ln177)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 51> <Delay = 8.62>
ST_96 : Operation 731 [16/31] (8.62ns)   --->   "%div = ddiv i64 %bitcast_ln179, i64 %norm_1" [../CCode_backprop/backprop.c:179]   --->   Operation 731 'ddiv' 'div' <Predicate = (!icmp_ln177)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 52> <Delay = 8.62>
ST_97 : Operation 732 [15/31] (8.62ns)   --->   "%div = ddiv i64 %bitcast_ln179, i64 %norm_1" [../CCode_backprop/backprop.c:179]   --->   Operation 732 'ddiv' 'div' <Predicate = (!icmp_ln177)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 53> <Delay = 8.62>
ST_98 : Operation 733 [14/31] (8.62ns)   --->   "%div = ddiv i64 %bitcast_ln179, i64 %norm_1" [../CCode_backprop/backprop.c:179]   --->   Operation 733 'ddiv' 'div' <Predicate = (!icmp_ln177)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 54> <Delay = 8.62>
ST_99 : Operation 734 [13/31] (8.62ns)   --->   "%div = ddiv i64 %bitcast_ln179, i64 %norm_1" [../CCode_backprop/backprop.c:179]   --->   Operation 734 'ddiv' 'div' <Predicate = (!icmp_ln177)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 55> <Delay = 8.62>
ST_100 : Operation 735 [12/31] (8.62ns)   --->   "%div = ddiv i64 %bitcast_ln179, i64 %norm_1" [../CCode_backprop/backprop.c:179]   --->   Operation 735 'ddiv' 'div' <Predicate = (!icmp_ln177)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 56> <Delay = 8.62>
ST_101 : Operation 736 [11/31] (8.62ns)   --->   "%div = ddiv i64 %bitcast_ln179, i64 %norm_1" [../CCode_backprop/backprop.c:179]   --->   Operation 736 'ddiv' 'div' <Predicate = (!icmp_ln177)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 57> <Delay = 8.62>
ST_102 : Operation 737 [10/31] (8.62ns)   --->   "%div = ddiv i64 %bitcast_ln179, i64 %norm_1" [../CCode_backprop/backprop.c:179]   --->   Operation 737 'ddiv' 'div' <Predicate = (!icmp_ln177)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 58> <Delay = 8.62>
ST_103 : Operation 738 [9/31] (8.62ns)   --->   "%div = ddiv i64 %bitcast_ln179, i64 %norm_1" [../CCode_backprop/backprop.c:179]   --->   Operation 738 'ddiv' 'div' <Predicate = (!icmp_ln177)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 59> <Delay = 8.62>
ST_104 : Operation 739 [8/31] (8.62ns)   --->   "%div = ddiv i64 %bitcast_ln179, i64 %norm_1" [../CCode_backprop/backprop.c:179]   --->   Operation 739 'ddiv' 'div' <Predicate = (!icmp_ln177)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 60> <Delay = 8.62>
ST_105 : Operation 740 [7/31] (8.62ns)   --->   "%div = ddiv i64 %bitcast_ln179, i64 %norm_1" [../CCode_backprop/backprop.c:179]   --->   Operation 740 'ddiv' 'div' <Predicate = (!icmp_ln177)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 61> <Delay = 8.62>
ST_106 : Operation 741 [6/31] (8.62ns)   --->   "%div = ddiv i64 %bitcast_ln179, i64 %norm_1" [../CCode_backprop/backprop.c:179]   --->   Operation 741 'ddiv' 'div' <Predicate = (!icmp_ln177)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 62> <Delay = 8.62>
ST_107 : Operation 742 [5/31] (8.62ns)   --->   "%div = ddiv i64 %bitcast_ln179, i64 %norm_1" [../CCode_backprop/backprop.c:179]   --->   Operation 742 'ddiv' 'div' <Predicate = (!icmp_ln177)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 63> <Delay = 8.62>
ST_108 : Operation 743 [4/31] (8.62ns)   --->   "%div = ddiv i64 %bitcast_ln179, i64 %norm_1" [../CCode_backprop/backprop.c:179]   --->   Operation 743 'ddiv' 'div' <Predicate = (!icmp_ln177)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 64> <Delay = 8.62>
ST_109 : Operation 744 [3/31] (8.62ns)   --->   "%div = ddiv i64 %bitcast_ln179, i64 %norm_1" [../CCode_backprop/backprop.c:179]   --->   Operation 744 'ddiv' 'div' <Predicate = (!icmp_ln177)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 65> <Delay = 8.62>
ST_110 : Operation 745 [2/31] (8.62ns)   --->   "%div = ddiv i64 %bitcast_ln179, i64 %norm_1" [../CCode_backprop/backprop.c:179]   --->   Operation 745 'ddiv' 'div' <Predicate = (!icmp_ln177)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 746 [1/1] (1.87ns)   --->   "%add_ln178 = add i7 %select_ln158, i7 1" [../CCode_backprop/backprop.c:178]   --->   Operation 746 'add' 'add_ln178' <Predicate = (!icmp_ln177)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 66> <Delay = 8.62>
ST_111 : Operation 747 [1/31] (8.62ns)   --->   "%div = ddiv i64 %bitcast_ln179, i64 %norm_1" [../CCode_backprop/backprop.c:179]   --->   Operation 747 'ddiv' 'div' <Predicate = (!icmp_ln177)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 67> <Delay = 3.25>
ST_112 : Operation 748 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_177_4_VITIS_LOOP_178_5_str"   --->   Operation 748 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_112 : Operation 749 [1/1] (0.00ns)   --->   "%empty_49 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 832, i64 832, i64 832"   --->   Operation 749 'speclooptripcount' 'empty_49' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_112 : Operation 750 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 750 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_112 : Operation 751 [1/1] (0.00ns)   --->   "%specloopname_ln158 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [../CCode_backprop/backprop.c:158]   --->   Operation 751 'specloopname' 'specloopname_ln158' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_112 : Operation 752 [1/1] (0.00ns)   --->   "%bitcast_ln179_1 = bitcast i64 %div" [../CCode_backprop/backprop.c:179]   --->   Operation 752 'bitcast' 'bitcast_ln179_1' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_112 : Operation 753 [1/1] (3.25ns)   --->   "%store_ln179 = store i64 %bitcast_ln179_1, i10 %weights1_addr_1" [../CCode_backprop/backprop.c:179]   --->   Operation 753 'store' 'store_ln179' <Predicate = (!icmp_ln177)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 832> <RAM>
ST_112 : Operation 754 [1/1] (1.58ns)   --->   "%store_ln179 = store i64 %bitcast_ln179_1, i64 %reuse_reg73" [../CCode_backprop/backprop.c:179]   --->   Operation 754 'store' 'store_ln179' <Predicate = (!icmp_ln177)> <Delay = 1.58>
ST_112 : Operation 755 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 755 'br' 'br_ln0' <Predicate = (!icmp_ln177)> <Delay = 0.00>

State 113 <SV = 35> <Delay = 8.90>
ST_113 : Operation 756 [30/30] (8.90ns)   --->   "%bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1" [../CCode_backprop/backprop.c:175]   --->   Operation 756 'dsqrt' 'bias_norm' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 114 <SV = 36> <Delay = 8.90>
ST_114 : Operation 757 [29/30] (8.90ns)   --->   "%bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1" [../CCode_backprop/backprop.c:175]   --->   Operation 757 'dsqrt' 'bias_norm' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 115 <SV = 37> <Delay = 8.90>
ST_115 : Operation 758 [28/30] (8.90ns)   --->   "%bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1" [../CCode_backprop/backprop.c:175]   --->   Operation 758 'dsqrt' 'bias_norm' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 116 <SV = 38> <Delay = 8.90>
ST_116 : Operation 759 [27/30] (8.90ns)   --->   "%bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1" [../CCode_backprop/backprop.c:175]   --->   Operation 759 'dsqrt' 'bias_norm' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 117 <SV = 39> <Delay = 8.90>
ST_117 : Operation 760 [26/30] (8.90ns)   --->   "%bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1" [../CCode_backprop/backprop.c:175]   --->   Operation 760 'dsqrt' 'bias_norm' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 118 <SV = 40> <Delay = 8.90>
ST_118 : Operation 761 [25/30] (8.90ns)   --->   "%bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1" [../CCode_backprop/backprop.c:175]   --->   Operation 761 'dsqrt' 'bias_norm' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 119 <SV = 41> <Delay = 8.90>
ST_119 : Operation 762 [24/30] (8.90ns)   --->   "%bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1" [../CCode_backprop/backprop.c:175]   --->   Operation 762 'dsqrt' 'bias_norm' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 120 <SV = 42> <Delay = 8.90>
ST_120 : Operation 763 [23/30] (8.90ns)   --->   "%bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1" [../CCode_backprop/backprop.c:175]   --->   Operation 763 'dsqrt' 'bias_norm' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 121 <SV = 43> <Delay = 8.90>
ST_121 : Operation 764 [22/30] (8.90ns)   --->   "%bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1" [../CCode_backprop/backprop.c:175]   --->   Operation 764 'dsqrt' 'bias_norm' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 122 <SV = 44> <Delay = 8.90>
ST_122 : Operation 765 [21/30] (8.90ns)   --->   "%bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1" [../CCode_backprop/backprop.c:175]   --->   Operation 765 'dsqrt' 'bias_norm' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 123 <SV = 45> <Delay = 8.90>
ST_123 : Operation 766 [20/30] (8.90ns)   --->   "%bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1" [../CCode_backprop/backprop.c:175]   --->   Operation 766 'dsqrt' 'bias_norm' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 124 <SV = 46> <Delay = 8.90>
ST_124 : Operation 767 [19/30] (8.90ns)   --->   "%bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1" [../CCode_backprop/backprop.c:175]   --->   Operation 767 'dsqrt' 'bias_norm' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 125 <SV = 47> <Delay = 8.90>
ST_125 : Operation 768 [18/30] (8.90ns)   --->   "%bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1" [../CCode_backprop/backprop.c:175]   --->   Operation 768 'dsqrt' 'bias_norm' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 126 <SV = 48> <Delay = 8.90>
ST_126 : Operation 769 [17/30] (8.90ns)   --->   "%bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1" [../CCode_backprop/backprop.c:175]   --->   Operation 769 'dsqrt' 'bias_norm' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 127 <SV = 49> <Delay = 8.90>
ST_127 : Operation 770 [16/30] (8.90ns)   --->   "%bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1" [../CCode_backprop/backprop.c:175]   --->   Operation 770 'dsqrt' 'bias_norm' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 128 <SV = 50> <Delay = 8.90>
ST_128 : Operation 771 [15/30] (8.90ns)   --->   "%bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1" [../CCode_backprop/backprop.c:175]   --->   Operation 771 'dsqrt' 'bias_norm' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 129 <SV = 51> <Delay = 8.90>
ST_129 : Operation 772 [14/30] (8.90ns)   --->   "%bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1" [../CCode_backprop/backprop.c:175]   --->   Operation 772 'dsqrt' 'bias_norm' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 130 <SV = 52> <Delay = 8.90>
ST_130 : Operation 773 [13/30] (8.90ns)   --->   "%bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1" [../CCode_backprop/backprop.c:175]   --->   Operation 773 'dsqrt' 'bias_norm' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 131 <SV = 53> <Delay = 8.90>
ST_131 : Operation 774 [12/30] (8.90ns)   --->   "%bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1" [../CCode_backprop/backprop.c:175]   --->   Operation 774 'dsqrt' 'bias_norm' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 132 <SV = 54> <Delay = 8.90>
ST_132 : Operation 775 [11/30] (8.90ns)   --->   "%bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1" [../CCode_backprop/backprop.c:175]   --->   Operation 775 'dsqrt' 'bias_norm' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 133 <SV = 55> <Delay = 8.90>
ST_133 : Operation 776 [10/30] (8.90ns)   --->   "%bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1" [../CCode_backprop/backprop.c:175]   --->   Operation 776 'dsqrt' 'bias_norm' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 134 <SV = 56> <Delay = 8.90>
ST_134 : Operation 777 [9/30] (8.90ns)   --->   "%bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1" [../CCode_backprop/backprop.c:175]   --->   Operation 777 'dsqrt' 'bias_norm' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 135 <SV = 57> <Delay = 8.90>
ST_135 : Operation 778 [8/30] (8.90ns)   --->   "%bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1" [../CCode_backprop/backprop.c:175]   --->   Operation 778 'dsqrt' 'bias_norm' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 136 <SV = 58> <Delay = 8.90>
ST_136 : Operation 779 [7/30] (8.90ns)   --->   "%bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1" [../CCode_backprop/backprop.c:175]   --->   Operation 779 'dsqrt' 'bias_norm' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 137 <SV = 59> <Delay = 8.90>
ST_137 : Operation 780 [6/30] (8.90ns)   --->   "%bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1" [../CCode_backprop/backprop.c:175]   --->   Operation 780 'dsqrt' 'bias_norm' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 138 <SV = 60> <Delay = 8.90>
ST_138 : Operation 781 [5/30] (8.90ns)   --->   "%bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1" [../CCode_backprop/backprop.c:175]   --->   Operation 781 'dsqrt' 'bias_norm' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 139 <SV = 61> <Delay = 8.90>
ST_139 : Operation 782 [4/30] (8.90ns)   --->   "%bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1" [../CCode_backprop/backprop.c:175]   --->   Operation 782 'dsqrt' 'bias_norm' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 140 <SV = 62> <Delay = 8.90>
ST_140 : Operation 783 [3/30] (8.90ns)   --->   "%bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1" [../CCode_backprop/backprop.c:175]   --->   Operation 783 'dsqrt' 'bias_norm' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 141 <SV = 63> <Delay = 8.90>
ST_141 : Operation 784 [2/30] (8.90ns)   --->   "%bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1" [../CCode_backprop/backprop.c:175]   --->   Operation 784 'dsqrt' 'bias_norm' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 142 <SV = 64> <Delay = 8.90>
ST_142 : Operation 785 [1/30] (8.90ns)   --->   "%bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1" [../CCode_backprop/backprop.c:175]   --->   Operation 785 'dsqrt' 'bias_norm' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_142 : Operation 786 [1/1] (1.58ns)   --->   "%br_ln182 = br void" [../CCode_backprop/backprop.c:182]   --->   Operation 786 'br' 'br_ln182' <Predicate = true> <Delay = 1.58>

State 143 <SV = 65> <Delay = 3.25>
ST_143 : Operation 787 [1/1] (0.00ns)   --->   "%i_3 = phi i7 %add_ln182, void %.split30, i7 0, void" [../CCode_backprop/backprop.c:182]   --->   Operation 787 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 788 [1/1] (1.87ns)   --->   "%add_ln182 = add i7 %i_3, i7 1" [../CCode_backprop/backprop.c:182]   --->   Operation 788 'add' 'add_ln182' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 789 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 789 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 790 [1/1] (1.48ns)   --->   "%icmp_ln182 = icmp_eq  i7 %i_3, i7 64" [../CCode_backprop/backprop.c:182]   --->   Operation 790 'icmp' 'icmp_ln182' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 791 [1/1] (0.00ns)   --->   "%empty_50 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 791 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 792 [1/1] (0.00ns)   --->   "%br_ln182 = br i1 %icmp_ln182, void %.split30, void %.preheader3.preheader.preheader" [../CCode_backprop/backprop.c:182]   --->   Operation 792 'br' 'br_ln182' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 793 [1/1] (0.00ns)   --->   "%trunc_ln183 = trunc i7 %i_3" [../CCode_backprop/backprop.c:183]   --->   Operation 793 'trunc' 'trunc_ln183' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_143 : Operation 794 [1/1] (0.00ns)   --->   "%zext_ln183 = zext i6 %trunc_ln183" [../CCode_backprop/backprop.c:183]   --->   Operation 794 'zext' 'zext_ln183' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_143 : Operation 795 [1/1] (0.00ns)   --->   "%biases1_addr_1 = getelementptr i64 %biases1, i64 0, i64 %zext_ln183" [../CCode_backprop/backprop.c:183]   --->   Operation 795 'getelementptr' 'biases1_addr_1' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_143 : Operation 796 [2/2] (3.25ns)   --->   "%biases1_load_1 = load i6 %biases1_addr_1" [../CCode_backprop/backprop.c:183]   --->   Operation 796 'load' 'biases1_load_1' <Predicate = (!icmp_ln182)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 64> <RAM>

State 144 <SV = 66> <Delay = 3.25>
ST_144 : Operation 797 [1/2] (3.25ns)   --->   "%biases1_load_1 = load i6 %biases1_addr_1" [../CCode_backprop/backprop.c:183]   --->   Operation 797 'load' 'biases1_load_1' <Predicate = (!icmp_ln182)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 64> <RAM>

State 145 <SV = 67> <Delay = 8.62>
ST_145 : Operation 798 [1/1] (0.00ns)   --->   "%bitcast_ln183 = bitcast i64 %biases1_load_1" [../CCode_backprop/backprop.c:183]   --->   Operation 798 'bitcast' 'bitcast_ln183' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_145 : Operation 799 [31/31] (8.62ns)   --->   "%div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm" [../CCode_backprop/backprop.c:183]   --->   Operation 799 'ddiv' 'div1' <Predicate = (!icmp_ln182)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 68> <Delay = 8.62>
ST_146 : Operation 800 [30/31] (8.62ns)   --->   "%div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm" [../CCode_backprop/backprop.c:183]   --->   Operation 800 'ddiv' 'div1' <Predicate = (!icmp_ln182)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 69> <Delay = 8.62>
ST_147 : Operation 801 [29/31] (8.62ns)   --->   "%div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm" [../CCode_backprop/backprop.c:183]   --->   Operation 801 'ddiv' 'div1' <Predicate = (!icmp_ln182)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 70> <Delay = 8.62>
ST_148 : Operation 802 [28/31] (8.62ns)   --->   "%div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm" [../CCode_backprop/backprop.c:183]   --->   Operation 802 'ddiv' 'div1' <Predicate = (!icmp_ln182)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 71> <Delay = 8.62>
ST_149 : Operation 803 [27/31] (8.62ns)   --->   "%div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm" [../CCode_backprop/backprop.c:183]   --->   Operation 803 'ddiv' 'div1' <Predicate = (!icmp_ln182)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 72> <Delay = 8.62>
ST_150 : Operation 804 [26/31] (8.62ns)   --->   "%div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm" [../CCode_backprop/backprop.c:183]   --->   Operation 804 'ddiv' 'div1' <Predicate = (!icmp_ln182)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 73> <Delay = 8.62>
ST_151 : Operation 805 [25/31] (8.62ns)   --->   "%div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm" [../CCode_backprop/backprop.c:183]   --->   Operation 805 'ddiv' 'div1' <Predicate = (!icmp_ln182)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 74> <Delay = 8.62>
ST_152 : Operation 806 [24/31] (8.62ns)   --->   "%div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm" [../CCode_backprop/backprop.c:183]   --->   Operation 806 'ddiv' 'div1' <Predicate = (!icmp_ln182)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 75> <Delay = 8.62>
ST_153 : Operation 807 [23/31] (8.62ns)   --->   "%div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm" [../CCode_backprop/backprop.c:183]   --->   Operation 807 'ddiv' 'div1' <Predicate = (!icmp_ln182)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 76> <Delay = 8.62>
ST_154 : Operation 808 [22/31] (8.62ns)   --->   "%div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm" [../CCode_backprop/backprop.c:183]   --->   Operation 808 'ddiv' 'div1' <Predicate = (!icmp_ln182)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 77> <Delay = 8.62>
ST_155 : Operation 809 [21/31] (8.62ns)   --->   "%div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm" [../CCode_backprop/backprop.c:183]   --->   Operation 809 'ddiv' 'div1' <Predicate = (!icmp_ln182)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 78> <Delay = 8.62>
ST_156 : Operation 810 [20/31] (8.62ns)   --->   "%div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm" [../CCode_backprop/backprop.c:183]   --->   Operation 810 'ddiv' 'div1' <Predicate = (!icmp_ln182)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 79> <Delay = 8.62>
ST_157 : Operation 811 [19/31] (8.62ns)   --->   "%div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm" [../CCode_backprop/backprop.c:183]   --->   Operation 811 'ddiv' 'div1' <Predicate = (!icmp_ln182)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 80> <Delay = 8.62>
ST_158 : Operation 812 [18/31] (8.62ns)   --->   "%div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm" [../CCode_backprop/backprop.c:183]   --->   Operation 812 'ddiv' 'div1' <Predicate = (!icmp_ln182)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 81> <Delay = 8.62>
ST_159 : Operation 813 [17/31] (8.62ns)   --->   "%div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm" [../CCode_backprop/backprop.c:183]   --->   Operation 813 'ddiv' 'div1' <Predicate = (!icmp_ln182)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 82> <Delay = 8.62>
ST_160 : Operation 814 [16/31] (8.62ns)   --->   "%div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm" [../CCode_backprop/backprop.c:183]   --->   Operation 814 'ddiv' 'div1' <Predicate = (!icmp_ln182)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 83> <Delay = 8.62>
ST_161 : Operation 815 [15/31] (8.62ns)   --->   "%div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm" [../CCode_backprop/backprop.c:183]   --->   Operation 815 'ddiv' 'div1' <Predicate = (!icmp_ln182)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 84> <Delay = 8.62>
ST_162 : Operation 816 [14/31] (8.62ns)   --->   "%div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm" [../CCode_backprop/backprop.c:183]   --->   Operation 816 'ddiv' 'div1' <Predicate = (!icmp_ln182)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 85> <Delay = 8.62>
ST_163 : Operation 817 [13/31] (8.62ns)   --->   "%div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm" [../CCode_backprop/backprop.c:183]   --->   Operation 817 'ddiv' 'div1' <Predicate = (!icmp_ln182)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 86> <Delay = 8.62>
ST_164 : Operation 818 [12/31] (8.62ns)   --->   "%div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm" [../CCode_backprop/backprop.c:183]   --->   Operation 818 'ddiv' 'div1' <Predicate = (!icmp_ln182)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 87> <Delay = 8.62>
ST_165 : Operation 819 [11/31] (8.62ns)   --->   "%div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm" [../CCode_backprop/backprop.c:183]   --->   Operation 819 'ddiv' 'div1' <Predicate = (!icmp_ln182)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 88> <Delay = 8.62>
ST_166 : Operation 820 [10/31] (8.62ns)   --->   "%div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm" [../CCode_backprop/backprop.c:183]   --->   Operation 820 'ddiv' 'div1' <Predicate = (!icmp_ln182)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 89> <Delay = 8.62>
ST_167 : Operation 821 [9/31] (8.62ns)   --->   "%div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm" [../CCode_backprop/backprop.c:183]   --->   Operation 821 'ddiv' 'div1' <Predicate = (!icmp_ln182)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 90> <Delay = 8.62>
ST_168 : Operation 822 [8/31] (8.62ns)   --->   "%div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm" [../CCode_backprop/backprop.c:183]   --->   Operation 822 'ddiv' 'div1' <Predicate = (!icmp_ln182)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 91> <Delay = 8.62>
ST_169 : Operation 823 [7/31] (8.62ns)   --->   "%div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm" [../CCode_backprop/backprop.c:183]   --->   Operation 823 'ddiv' 'div1' <Predicate = (!icmp_ln182)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 92> <Delay = 8.62>
ST_170 : Operation 824 [6/31] (8.62ns)   --->   "%div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm" [../CCode_backprop/backprop.c:183]   --->   Operation 824 'ddiv' 'div1' <Predicate = (!icmp_ln182)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 93> <Delay = 8.62>
ST_171 : Operation 825 [5/31] (8.62ns)   --->   "%div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm" [../CCode_backprop/backprop.c:183]   --->   Operation 825 'ddiv' 'div1' <Predicate = (!icmp_ln182)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 94> <Delay = 8.62>
ST_172 : Operation 826 [4/31] (8.62ns)   --->   "%div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm" [../CCode_backprop/backprop.c:183]   --->   Operation 826 'ddiv' 'div1' <Predicate = (!icmp_ln182)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 95> <Delay = 8.62>
ST_173 : Operation 827 [3/31] (8.62ns)   --->   "%div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm" [../CCode_backprop/backprop.c:183]   --->   Operation 827 'ddiv' 'div1' <Predicate = (!icmp_ln182)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 96> <Delay = 8.62>
ST_174 : Operation 828 [2/31] (8.62ns)   --->   "%div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm" [../CCode_backprop/backprop.c:183]   --->   Operation 828 'ddiv' 'div1' <Predicate = (!icmp_ln182)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 97> <Delay = 8.62>
ST_175 : Operation 829 [1/31] (8.62ns)   --->   "%div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm" [../CCode_backprop/backprop.c:183]   --->   Operation 829 'ddiv' 'div1' <Predicate = (!icmp_ln182)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 98> <Delay = 3.25>
ST_176 : Operation 830 [1/1] (0.00ns)   --->   "%specloopname_ln158 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [../CCode_backprop/backprop.c:158]   --->   Operation 830 'specloopname' 'specloopname_ln158' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_176 : Operation 831 [1/1] (0.00ns)   --->   "%bitcast_ln183_1 = bitcast i64 %div1" [../CCode_backprop/backprop.c:183]   --->   Operation 831 'bitcast' 'bitcast_ln183_1' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_176 : Operation 832 [1/1] (3.25ns)   --->   "%store_ln183 = store i64 %bitcast_ln183_1, i6 %biases1_addr_1" [../CCode_backprop/backprop.c:183]   --->   Operation 832 'store' 'store_ln183' <Predicate = (!icmp_ln182)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 64> <RAM>
ST_176 : Operation 833 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 833 'br' 'br_ln0' <Predicate = (!icmp_ln182)> <Delay = 0.00>

State 177 <SV = 66> <Delay = 1.58>
ST_177 : Operation 834 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %reuse_reg79"   --->   Operation 834 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_177 : Operation 835 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg80"   --->   Operation 835 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_177 : Operation 836 [1/1] (1.58ns)   --->   "%br_ln158 = br void %.preheader3.preheader" [../CCode_backprop/backprop.c:158]   --->   Operation 836 'br' 'br_ln158' <Predicate = true> <Delay = 1.58>

State 178 <SV = 67> <Delay = 7.66>
ST_178 : Operation 837 [1/1] (0.00ns)   --->   "%indvar_flatten15 = phi i13 %add_ln189, void %.preheader3, i13 0, void %.preheader3.preheader.preheader" [../CCode_backprop/backprop.c:189]   --->   Operation 837 'phi' 'indvar_flatten15' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 838 [1/1] (0.00ns)   --->   "%i_4 = phi i7 %select_ln189_1, void %.preheader3, i7 0, void %.preheader3.preheader.preheader" [../CCode_backprop/backprop.c:189]   --->   Operation 838 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 839 [1/1] (0.00ns)   --->   "%j_2 = phi i7 %add_ln190, void %.preheader3, i7 0, void %.preheader3.preheader.preheader" [../CCode_backprop/backprop.c:190]   --->   Operation 839 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 840 [1/1] (0.00ns)   --->   "%norm_4 = phi i64 %norm_3, void %.preheader3, i64 0, void %.preheader3.preheader.preheader"   --->   Operation 840 'phi' 'norm_4' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 841 [1/1] (1.67ns)   --->   "%add_ln189 = add i13 %indvar_flatten15, i13 1" [../CCode_backprop/backprop.c:189]   --->   Operation 841 'add' 'add_ln189' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 842 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 842 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 843 [1/1] (2.09ns)   --->   "%icmp_ln189 = icmp_eq  i13 %indvar_flatten15, i13 4096" [../CCode_backprop/backprop.c:189]   --->   Operation 843 'icmp' 'icmp_ln189' <Predicate = true> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 844 [1/1] (0.00ns)   --->   "%br_ln189 = br i1 %icmp_ln189, void %.preheader3, void %.preheader2.preheader" [../CCode_backprop/backprop.c:189]   --->   Operation 844 'br' 'br_ln189' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 845 [1/1] (1.48ns)   --->   "%icmp_ln190 = icmp_eq  i7 %j_2, i7 64" [../CCode_backprop/backprop.c:190]   --->   Operation 845 'icmp' 'icmp_ln190' <Predicate = (!icmp_ln189)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 846 [1/1] (0.99ns)   --->   "%select_ln189 = select i1 %icmp_ln190, i7 0, i7 %j_2" [../CCode_backprop/backprop.c:189]   --->   Operation 846 'select' 'select_ln189' <Predicate = (!icmp_ln189)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_178 : Operation 847 [1/1] (1.87ns)   --->   "%add_ln189_1 = add i7 %i_4, i7 1" [../CCode_backprop/backprop.c:189]   --->   Operation 847 'add' 'add_ln189_1' <Predicate = (!icmp_ln189)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 848 [1/1] (0.99ns)   --->   "%select_ln189_1 = select i1 %icmp_ln190, i7 %add_ln189_1, i7 %i_4" [../CCode_backprop/backprop.c:189]   --->   Operation 848 'select' 'select_ln189_1' <Predicate = (!icmp_ln189)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_178 : Operation 849 [1/1] (0.00ns)   --->   "%trunc_ln189 = trunc i7 %select_ln189_1" [../CCode_backprop/backprop.c:189]   --->   Operation 849 'trunc' 'trunc_ln189' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_178 : Operation 850 [1/1] (0.00ns)   --->   "%shl_ln191_mid2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln189, i6 0" [../CCode_backprop/backprop.c:189]   --->   Operation 850 'bitconcatenate' 'shl_ln191_mid2' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_178 : Operation 851 [1/1] (0.00ns)   --->   "%j_2_cast = zext i7 %select_ln189" [../CCode_backprop/backprop.c:189]   --->   Operation 851 'zext' 'j_2_cast' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_178 : Operation 852 [1/1] (0.00ns)   --->   "%trunc_ln191 = trunc i7 %select_ln189" [../CCode_backprop/backprop.c:191]   --->   Operation 852 'trunc' 'trunc_ln191' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_178 : Operation 853 [1/1] (1.54ns)   --->   "%add_ln191 = add i12 %j_2_cast, i12 %shl_ln191_mid2" [../CCode_backprop/backprop.c:191]   --->   Operation 853 'add' 'add_ln191' <Predicate = (!icmp_ln189)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 854 [1/1] (0.00ns)   --->   "%zext_ln191_1 = zext i12 %add_ln191" [../CCode_backprop/backprop.c:191]   --->   Operation 854 'zext' 'zext_ln191_1' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_178 : Operation 855 [1/1] (0.00ns)   --->   "%d_weights2_addr = getelementptr i64 %d_weights2, i64 0, i64 %zext_ln191_1" [../CCode_backprop/backprop.c:191]   --->   Operation 855 'getelementptr' 'd_weights2_addr' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_178 : Operation 856 [2/2] (3.25ns)   --->   "%d_weights2_load = load i12 %d_weights2_addr" [../CCode_backprop/backprop.c:191]   --->   Operation 856 'load' 'd_weights2_load' <Predicate = (!icmp_ln189)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 179 <SV = 68> <Delay = 3.25>
ST_179 : Operation 857 [1/2] (3.25ns)   --->   "%d_weights2_load = load i12 %d_weights2_addr" [../CCode_backprop/backprop.c:191]   --->   Operation 857 'load' 'd_weights2_load' <Predicate = (!icmp_ln189)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 180 <SV = 69> <Delay = 7.78>
ST_180 : Operation 858 [6/6] (7.78ns)   --->   "%mul6 = dmul i64 %d_weights2_load, i64 0.01" [../CCode_backprop/backprop.c:191]   --->   Operation 858 'dmul' 'mul6' <Predicate = (!icmp_ln189)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 70> <Delay = 7.78>
ST_181 : Operation 859 [5/6] (7.78ns)   --->   "%mul6 = dmul i64 %d_weights2_load, i64 0.01" [../CCode_backprop/backprop.c:191]   --->   Operation 859 'dmul' 'mul6' <Predicate = (!icmp_ln189)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 860 [1/1] (1.87ns)   --->   "%add_ln190 = add i7 %select_ln189, i7 1" [../CCode_backprop/backprop.c:190]   --->   Operation 860 'add' 'add_ln190' <Predicate = (!icmp_ln189)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 71> <Delay = 7.78>
ST_182 : Operation 861 [4/6] (7.78ns)   --->   "%mul6 = dmul i64 %d_weights2_load, i64 0.01" [../CCode_backprop/backprop.c:191]   --->   Operation 861 'dmul' 'mul6' <Predicate = (!icmp_ln189)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 862 [1/1] (2.09ns)   --->   "%icmp_ln192 = icmp_eq  i13 %add_ln189, i13 4096" [../CCode_backprop/backprop.c:192]   --->   Operation 862 'icmp' 'icmp_ln192' <Predicate = (!icmp_ln189)> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 72> <Delay = 7.78>
ST_183 : Operation 863 [3/6] (7.78ns)   --->   "%mul6 = dmul i64 %d_weights2_load, i64 0.01" [../CCode_backprop/backprop.c:191]   --->   Operation 863 'dmul' 'mul6' <Predicate = (!icmp_ln189)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 73> <Delay = 7.78>
ST_184 : Operation 864 [2/6] (7.78ns)   --->   "%mul6 = dmul i64 %d_weights2_load, i64 0.01" [../CCode_backprop/backprop.c:191]   --->   Operation 864 'dmul' 'mul6' <Predicate = (!icmp_ln189)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 865 [1/1] (0.00ns)   --->   "%add_ln191_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln189, i6 %trunc_ln191" [../CCode_backprop/backprop.c:191]   --->   Operation 865 'bitconcatenate' 'add_ln191_1' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_184 : Operation 866 [1/1] (0.00ns)   --->   "%zext_ln191 = zext i12 %add_ln191_1" [../CCode_backprop/backprop.c:191]   --->   Operation 866 'zext' 'zext_ln191' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_184 : Operation 867 [1/1] (0.00ns)   --->   "%weights2_addr = getelementptr i64 %weights2, i64 0, i64 %zext_ln191" [../CCode_backprop/backprop.c:191]   --->   Operation 867 'getelementptr' 'weights2_addr' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_184 : Operation 868 [1/1] (0.00ns)   --->   "%reuse_addr_reg80_load = load i64 %reuse_addr_reg80"   --->   Operation 868 'load' 'reuse_addr_reg80_load' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_184 : Operation 869 [2/2] (3.25ns)   --->   "%weights2_load = load i12 %weights2_addr" [../CCode_backprop/backprop.c:191]   --->   Operation 869 'load' 'weights2_load' <Predicate = (!icmp_ln189)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_184 : Operation 870 [1/1] (2.77ns)   --->   "%addr_cmp83 = icmp_eq  i64 %reuse_addr_reg80_load, i64 %zext_ln191" [../CCode_backprop/backprop.c:191]   --->   Operation 870 'icmp' 'addr_cmp83' <Predicate = (!icmp_ln189)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 871 [1/1] (1.58ns)   --->   "%store_ln191 = store i64 %zext_ln191, i64 %reuse_addr_reg80" [../CCode_backprop/backprop.c:191]   --->   Operation 871 'store' 'store_ln191' <Predicate = (!icmp_ln189)> <Delay = 1.58>

State 185 <SV = 74> <Delay = 7.78>
ST_185 : Operation 872 [1/6] (7.78ns)   --->   "%mul6 = dmul i64 %d_weights2_load, i64 0.01" [../CCode_backprop/backprop.c:191]   --->   Operation 872 'dmul' 'mul6' <Predicate = (!icmp_ln189)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 873 [1/2] (3.25ns)   --->   "%weights2_load = load i12 %weights2_addr" [../CCode_backprop/backprop.c:191]   --->   Operation 873 'load' 'weights2_load' <Predicate = (!icmp_ln189)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 186 <SV = 75> <Delay = 9.71>
ST_186 : Operation 874 [1/1] (0.00ns)   --->   "%reuse_reg79_load = load i64 %reuse_reg79"   --->   Operation 874 'load' 'reuse_reg79_load' <Predicate = (!icmp_ln189 & addr_cmp83)> <Delay = 0.00>
ST_186 : Operation 875 [1/1] (1.48ns)   --->   "%reuse_select84 = select i1 %addr_cmp83, i64 %reuse_reg79_load, i64 %weights2_load" [../CCode_backprop/backprop.c:191]   --->   Operation 875 'select' 'reuse_select84' <Predicate = (!icmp_ln189)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_186 : Operation 876 [1/1] (0.00ns)   --->   "%bitcast_ln191 = bitcast i64 %reuse_select84" [../CCode_backprop/backprop.c:191]   --->   Operation 876 'bitcast' 'bitcast_ln191' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_186 : Operation 877 [5/5] (8.23ns)   --->   "%sub3 = dsub i64 %bitcast_ln191, i64 %mul6" [../CCode_backprop/backprop.c:191]   --->   Operation 877 'dsub' 'sub3' <Predicate = (!icmp_ln189)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 76> <Delay = 8.23>
ST_187 : Operation 878 [4/5] (8.23ns)   --->   "%sub3 = dsub i64 %bitcast_ln191, i64 %mul6" [../CCode_backprop/backprop.c:191]   --->   Operation 878 'dsub' 'sub3' <Predicate = (!icmp_ln189)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 77> <Delay = 8.23>
ST_188 : Operation 879 [3/5] (8.23ns)   --->   "%sub3 = dsub i64 %bitcast_ln191, i64 %mul6" [../CCode_backprop/backprop.c:191]   --->   Operation 879 'dsub' 'sub3' <Predicate = (!icmp_ln189)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 78> <Delay = 8.23>
ST_189 : Operation 880 [2/5] (8.23ns)   --->   "%sub3 = dsub i64 %bitcast_ln191, i64 %mul6" [../CCode_backprop/backprop.c:191]   --->   Operation 880 'dsub' 'sub3' <Predicate = (!icmp_ln189)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 79> <Delay = 9.82>
ST_190 : Operation 881 [1/5] (8.23ns)   --->   "%sub3 = dsub i64 %bitcast_ln191, i64 %mul6" [../CCode_backprop/backprop.c:191]   --->   Operation 881 'dsub' 'sub3' <Predicate = (!icmp_ln189)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 882 [1/1] (0.00ns)   --->   "%bitcast_ln191_1 = bitcast i64 %sub3" [../CCode_backprop/backprop.c:191]   --->   Operation 882 'bitcast' 'bitcast_ln191_1' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_190 : Operation 883 [1/1] (1.58ns)   --->   "%store_ln191 = store i64 %bitcast_ln191_1, i64 %reuse_reg79" [../CCode_backprop/backprop.c:191]   --->   Operation 883 'store' 'store_ln191' <Predicate = (!icmp_ln189)> <Delay = 1.58>

State 191 <SV = 80> <Delay = 7.78>
ST_191 : Operation 884 [1/1] (3.25ns)   --->   "%store_ln191 = store i64 %bitcast_ln191_1, i12 %weights2_addr" [../CCode_backprop/backprop.c:191]   --->   Operation 884 'store' 'store_ln191' <Predicate = (!icmp_ln189)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_191 : Operation 885 [6/6] (7.78ns)   --->   "%mul7 = dmul i64 %sub3, i64 %sub3" [../CCode_backprop/backprop.c:192]   --->   Operation 885 'dmul' 'mul7' <Predicate = (!icmp_ln189)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 81> <Delay = 7.78>
ST_192 : Operation 886 [5/6] (7.78ns)   --->   "%mul7 = dmul i64 %sub3, i64 %sub3" [../CCode_backprop/backprop.c:192]   --->   Operation 886 'dmul' 'mul7' <Predicate = (!icmp_ln189)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 82> <Delay = 7.78>
ST_193 : Operation 887 [4/6] (7.78ns)   --->   "%mul7 = dmul i64 %sub3, i64 %sub3" [../CCode_backprop/backprop.c:192]   --->   Operation 887 'dmul' 'mul7' <Predicate = (!icmp_ln189)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 83> <Delay = 7.78>
ST_194 : Operation 888 [3/6] (7.78ns)   --->   "%mul7 = dmul i64 %sub3, i64 %sub3" [../CCode_backprop/backprop.c:192]   --->   Operation 888 'dmul' 'mul7' <Predicate = (!icmp_ln189)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 84> <Delay = 7.78>
ST_195 : Operation 889 [2/6] (7.78ns)   --->   "%mul7 = dmul i64 %sub3, i64 %sub3" [../CCode_backprop/backprop.c:192]   --->   Operation 889 'dmul' 'mul7' <Predicate = (!icmp_ln189)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 85> <Delay = 7.78>
ST_196 : Operation 890 [1/6] (7.78ns)   --->   "%mul7 = dmul i64 %sub3, i64 %sub3" [../CCode_backprop/backprop.c:192]   --->   Operation 890 'dmul' 'mul7' <Predicate = (!icmp_ln189)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 86> <Delay = 8.93>
ST_197 : Operation 891 [4/4] (8.93ns)   --->   "%norm_3 = dacc i64 @_ssdm_op_DACC, i64 %mul7, i1 %icmp_ln192" [../CCode_backprop/backprop.c:192]   --->   Operation 891 'dacc' 'norm_3' <Predicate = (!icmp_ln189)> <Delay = 8.93> <CoreInst = "DAcc_meddsp">   --->   Core 15 'DAcc_meddsp' <Latency = 3> <II = 1> <Delay = 8.93> <FuncUnit> <Opcode : 'dacc'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 87> <Delay = 8.93>
ST_198 : Operation 892 [3/4] (8.93ns)   --->   "%norm_3 = dacc i64 @_ssdm_op_DACC, i64 %mul7, i1 %icmp_ln192" [../CCode_backprop/backprop.c:192]   --->   Operation 892 'dacc' 'norm_3' <Predicate = (!icmp_ln189)> <Delay = 8.93> <CoreInst = "DAcc_meddsp">   --->   Core 15 'DAcc_meddsp' <Latency = 3> <II = 1> <Delay = 8.93> <FuncUnit> <Opcode : 'dacc'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 88> <Delay = 8.93>
ST_199 : Operation 893 [2/4] (8.93ns)   --->   "%norm_3 = dacc i64 @_ssdm_op_DACC, i64 %mul7, i1 %icmp_ln192" [../CCode_backprop/backprop.c:192]   --->   Operation 893 'dacc' 'norm_3' <Predicate = (!icmp_ln189)> <Delay = 8.93> <CoreInst = "DAcc_meddsp">   --->   Core 15 'DAcc_meddsp' <Latency = 3> <II = 1> <Delay = 8.93> <FuncUnit> <Opcode : 'dacc'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 89> <Delay = 8.93>
ST_200 : Operation 894 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_189_7_VITIS_LOOP_190_8_str"   --->   Operation 894 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_200 : Operation 895 [1/1] (0.00ns)   --->   "%empty_51 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 895 'speclooptripcount' 'empty_51' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_200 : Operation 896 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 896 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_200 : Operation 897 [1/1] (0.00ns)   --->   "%specloopname_ln158 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [../CCode_backprop/backprop.c:158]   --->   Operation 897 'specloopname' 'specloopname_ln158' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_200 : Operation 898 [1/4] (8.93ns)   --->   "%norm_3 = dacc i64 @_ssdm_op_DACC, i64 %mul7, i1 %icmp_ln192" [../CCode_backprop/backprop.c:192]   --->   Operation 898 'dacc' 'norm_3' <Predicate = (!icmp_ln189)> <Delay = 8.93> <CoreInst = "DAcc_meddsp">   --->   Core 15 'DAcc_meddsp' <Latency = 3> <II = 1> <Delay = 8.93> <FuncUnit> <Opcode : 'dacc'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 899 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader3.preheader"   --->   Operation 899 'br' 'br_ln0' <Predicate = (!icmp_ln189)> <Delay = 0.00>

State 201 <SV = 68> <Delay = 1.58>
ST_201 : Operation 900 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 900 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 202 <SV = 69> <Delay = 3.25>
ST_202 : Operation 901 [1/1] (0.00ns)   --->   "%i_5 = phi i7 %add_ln195, void %.split24, i7 0, void %.preheader2.preheader" [../CCode_backprop/backprop.c:195]   --->   Operation 901 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 902 [1/1] (0.00ns)   --->   "%bias_norm_4 = phi i64 %bias_norm_5, void %.split24, i64 0, void %.preheader2.preheader"   --->   Operation 902 'phi' 'bias_norm_4' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 903 [1/1] (1.87ns)   --->   "%add_ln195 = add i7 %i_5, i7 1" [../CCode_backprop/backprop.c:195]   --->   Operation 903 'add' 'add_ln195' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 904 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 904 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 905 [1/1] (1.48ns)   --->   "%icmp_ln195 = icmp_eq  i7 %i_5, i7 64" [../CCode_backprop/backprop.c:195]   --->   Operation 905 'icmp' 'icmp_ln195' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 906 [1/1] (0.00ns)   --->   "%empty_52 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 906 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 907 [1/1] (0.00ns)   --->   "%br_ln195 = br i1 %icmp_ln195, void %.split24, void" [../CCode_backprop/backprop.c:195]   --->   Operation 907 'br' 'br_ln195' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 908 [1/1] (0.00ns)   --->   "%i_5_cast = zext i7 %i_5" [../CCode_backprop/backprop.c:195]   --->   Operation 908 'zext' 'i_5_cast' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_202 : Operation 909 [1/1] (0.00ns)   --->   "%d_biases2_addr = getelementptr i64 %d_biases2, i64 0, i64 %i_5_cast" [../CCode_backprop/backprop.c:196]   --->   Operation 909 'getelementptr' 'd_biases2_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_202 : Operation 910 [2/2] (3.25ns)   --->   "%d_biases2_load = load i6 %d_biases2_addr" [../CCode_backprop/backprop.c:196]   --->   Operation 910 'load' 'd_biases2_load' <Predicate = (!icmp_ln195)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_202 : Operation 911 [1/1] (0.00ns)   --->   "%trunc_ln196 = trunc i7 %i_5" [../CCode_backprop/backprop.c:196]   --->   Operation 911 'trunc' 'trunc_ln196' <Predicate = (!icmp_ln195)> <Delay = 0.00>

State 203 <SV = 70> <Delay = 3.25>
ST_203 : Operation 912 [1/2] (3.25ns)   --->   "%d_biases2_load = load i6 %d_biases2_addr" [../CCode_backprop/backprop.c:196]   --->   Operation 912 'load' 'd_biases2_load' <Predicate = (!icmp_ln195)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 204 <SV = 71> <Delay = 7.78>
ST_204 : Operation 913 [6/6] (7.78ns)   --->   "%mul4 = dmul i64 %d_biases2_load, i64 0.01" [../CCode_backprop/backprop.c:196]   --->   Operation 913 'dmul' 'mul4' <Predicate = (!icmp_ln195)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 914 [1/1] (1.48ns)   --->   "%icmp_ln197 = icmp_eq  i7 %add_ln195, i7 64" [../CCode_backprop/backprop.c:197]   --->   Operation 914 'icmp' 'icmp_ln197' <Predicate = (!icmp_ln195)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 72> <Delay = 7.78>
ST_205 : Operation 915 [5/6] (7.78ns)   --->   "%mul4 = dmul i64 %d_biases2_load, i64 0.01" [../CCode_backprop/backprop.c:196]   --->   Operation 915 'dmul' 'mul4' <Predicate = (!icmp_ln195)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 73> <Delay = 7.78>
ST_206 : Operation 916 [4/6] (7.78ns)   --->   "%mul4 = dmul i64 %d_biases2_load, i64 0.01" [../CCode_backprop/backprop.c:196]   --->   Operation 916 'dmul' 'mul4' <Predicate = (!icmp_ln195)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 74> <Delay = 7.78>
ST_207 : Operation 917 [3/6] (7.78ns)   --->   "%mul4 = dmul i64 %d_biases2_load, i64 0.01" [../CCode_backprop/backprop.c:196]   --->   Operation 917 'dmul' 'mul4' <Predicate = (!icmp_ln195)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 75> <Delay = 7.78>
ST_208 : Operation 918 [2/6] (7.78ns)   --->   "%mul4 = dmul i64 %d_biases2_load, i64 0.01" [../CCode_backprop/backprop.c:196]   --->   Operation 918 'dmul' 'mul4' <Predicate = (!icmp_ln195)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 919 [1/1] (0.00ns)   --->   "%zext_ln196 = zext i6 %trunc_ln196" [../CCode_backprop/backprop.c:196]   --->   Operation 919 'zext' 'zext_ln196' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_208 : Operation 920 [1/1] (0.00ns)   --->   "%biases2_addr = getelementptr i64 %biases2, i64 0, i64 %zext_ln196" [../CCode_backprop/backprop.c:196]   --->   Operation 920 'getelementptr' 'biases2_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_208 : Operation 921 [2/2] (3.25ns)   --->   "%biases2_load = load i6 %biases2_addr" [../CCode_backprop/backprop.c:196]   --->   Operation 921 'load' 'biases2_load' <Predicate = (!icmp_ln195)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 64> <RAM>

State 209 <SV = 76> <Delay = 7.78>
ST_209 : Operation 922 [1/6] (7.78ns)   --->   "%mul4 = dmul i64 %d_biases2_load, i64 0.01" [../CCode_backprop/backprop.c:196]   --->   Operation 922 'dmul' 'mul4' <Predicate = (!icmp_ln195)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 923 [1/2] (3.25ns)   --->   "%biases2_load = load i6 %biases2_addr" [../CCode_backprop/backprop.c:196]   --->   Operation 923 'load' 'biases2_load' <Predicate = (!icmp_ln195)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 64> <RAM>

State 210 <SV = 77> <Delay = 8.23>
ST_210 : Operation 924 [1/1] (0.00ns)   --->   "%bitcast_ln196 = bitcast i64 %biases2_load" [../CCode_backprop/backprop.c:196]   --->   Operation 924 'bitcast' 'bitcast_ln196' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_210 : Operation 925 [5/5] (8.23ns)   --->   "%sub2 = dsub i64 %bitcast_ln196, i64 %mul4" [../CCode_backprop/backprop.c:196]   --->   Operation 925 'dsub' 'sub2' <Predicate = (!icmp_ln195)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 78> <Delay = 8.23>
ST_211 : Operation 926 [4/5] (8.23ns)   --->   "%sub2 = dsub i64 %bitcast_ln196, i64 %mul4" [../CCode_backprop/backprop.c:196]   --->   Operation 926 'dsub' 'sub2' <Predicate = (!icmp_ln195)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 79> <Delay = 8.23>
ST_212 : Operation 927 [3/5] (8.23ns)   --->   "%sub2 = dsub i64 %bitcast_ln196, i64 %mul4" [../CCode_backprop/backprop.c:196]   --->   Operation 927 'dsub' 'sub2' <Predicate = (!icmp_ln195)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 80> <Delay = 8.23>
ST_213 : Operation 928 [2/5] (8.23ns)   --->   "%sub2 = dsub i64 %bitcast_ln196, i64 %mul4" [../CCode_backprop/backprop.c:196]   --->   Operation 928 'dsub' 'sub2' <Predicate = (!icmp_ln195)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 81> <Delay = 8.23>
ST_214 : Operation 929 [1/5] (8.23ns)   --->   "%sub2 = dsub i64 %bitcast_ln196, i64 %mul4" [../CCode_backprop/backprop.c:196]   --->   Operation 929 'dsub' 'sub2' <Predicate = (!icmp_ln195)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 82> <Delay = 7.78>
ST_215 : Operation 930 [1/1] (0.00ns)   --->   "%bitcast_ln196_1 = bitcast i64 %sub2" [../CCode_backprop/backprop.c:196]   --->   Operation 930 'bitcast' 'bitcast_ln196_1' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_215 : Operation 931 [1/1] (3.25ns)   --->   "%store_ln196 = store i64 %bitcast_ln196_1, i6 %biases2_addr" [../CCode_backprop/backprop.c:196]   --->   Operation 931 'store' 'store_ln196' <Predicate = (!icmp_ln195)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 64> <RAM>
ST_215 : Operation 932 [6/6] (7.78ns)   --->   "%mul5 = dmul i64 %sub2, i64 %sub2" [../CCode_backprop/backprop.c:197]   --->   Operation 932 'dmul' 'mul5' <Predicate = (!icmp_ln195)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 83> <Delay = 7.78>
ST_216 : Operation 933 [5/6] (7.78ns)   --->   "%mul5 = dmul i64 %sub2, i64 %sub2" [../CCode_backprop/backprop.c:197]   --->   Operation 933 'dmul' 'mul5' <Predicate = (!icmp_ln195)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 84> <Delay = 7.78>
ST_217 : Operation 934 [4/6] (7.78ns)   --->   "%mul5 = dmul i64 %sub2, i64 %sub2" [../CCode_backprop/backprop.c:197]   --->   Operation 934 'dmul' 'mul5' <Predicate = (!icmp_ln195)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 85> <Delay = 7.78>
ST_218 : Operation 935 [3/6] (7.78ns)   --->   "%mul5 = dmul i64 %sub2, i64 %sub2" [../CCode_backprop/backprop.c:197]   --->   Operation 935 'dmul' 'mul5' <Predicate = (!icmp_ln195)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 86> <Delay = 7.78>
ST_219 : Operation 936 [2/6] (7.78ns)   --->   "%mul5 = dmul i64 %sub2, i64 %sub2" [../CCode_backprop/backprop.c:197]   --->   Operation 936 'dmul' 'mul5' <Predicate = (!icmp_ln195)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 87> <Delay = 7.78>
ST_220 : Operation 937 [1/6] (7.78ns)   --->   "%mul5 = dmul i64 %sub2, i64 %sub2" [../CCode_backprop/backprop.c:197]   --->   Operation 937 'dmul' 'mul5' <Predicate = (!icmp_ln195)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 88> <Delay = 8.93>
ST_221 : Operation 938 [4/4] (8.93ns)   --->   "%bias_norm_5 = dacc i64 @_ssdm_op_DACC, i64 %mul5, i1 %icmp_ln197" [../CCode_backprop/backprop.c:197]   --->   Operation 938 'dacc' 'bias_norm_5' <Predicate = (!icmp_ln195)> <Delay = 8.93> <CoreInst = "DAcc_meddsp">   --->   Core 15 'DAcc_meddsp' <Latency = 3> <II = 1> <Delay = 8.93> <FuncUnit> <Opcode : 'dacc'> <InPorts = 2> <OutPorts = 1>

State 222 <SV = 89> <Delay = 8.93>
ST_222 : Operation 939 [3/4] (8.93ns)   --->   "%bias_norm_5 = dacc i64 @_ssdm_op_DACC, i64 %mul5, i1 %icmp_ln197" [../CCode_backprop/backprop.c:197]   --->   Operation 939 'dacc' 'bias_norm_5' <Predicate = (!icmp_ln195)> <Delay = 8.93> <CoreInst = "DAcc_meddsp">   --->   Core 15 'DAcc_meddsp' <Latency = 3> <II = 1> <Delay = 8.93> <FuncUnit> <Opcode : 'dacc'> <InPorts = 2> <OutPorts = 1>

State 223 <SV = 90> <Delay = 8.93>
ST_223 : Operation 940 [2/4] (8.93ns)   --->   "%bias_norm_5 = dacc i64 @_ssdm_op_DACC, i64 %mul5, i1 %icmp_ln197" [../CCode_backprop/backprop.c:197]   --->   Operation 940 'dacc' 'bias_norm_5' <Predicate = (!icmp_ln195)> <Delay = 8.93> <CoreInst = "DAcc_meddsp">   --->   Core 15 'DAcc_meddsp' <Latency = 3> <II = 1> <Delay = 8.93> <FuncUnit> <Opcode : 'dacc'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 91> <Delay = 8.93>
ST_224 : Operation 941 [1/1] (0.00ns)   --->   "%specloopname_ln158 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [../CCode_backprop/backprop.c:158]   --->   Operation 941 'specloopname' 'specloopname_ln158' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_224 : Operation 942 [1/4] (8.93ns)   --->   "%bias_norm_5 = dacc i64 @_ssdm_op_DACC, i64 %mul5, i1 %icmp_ln197" [../CCode_backprop/backprop.c:197]   --->   Operation 942 'dacc' 'bias_norm_5' <Predicate = (!icmp_ln195)> <Delay = 8.93> <CoreInst = "DAcc_meddsp">   --->   Core 15 'DAcc_meddsp' <Latency = 3> <II = 1> <Delay = 8.93> <FuncUnit> <Opcode : 'dacc'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 943 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 943 'br' 'br_ln0' <Predicate = (!icmp_ln195)> <Delay = 0.00>

State 225 <SV = 70> <Delay = 8.90>
ST_225 : Operation 944 [30/30] (8.90ns)   --->   "%norm_5 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_4" [../CCode_backprop/backprop.c:200]   --->   Operation 944 'dsqrt' 'norm_5' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_225 : Operation 945 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %reuse_reg85"   --->   Operation 945 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_225 : Operation 946 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg86"   --->   Operation 946 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>

State 226 <SV = 71> <Delay = 8.90>
ST_226 : Operation 947 [29/30] (8.90ns)   --->   "%norm_5 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_4" [../CCode_backprop/backprop.c:200]   --->   Operation 947 'dsqrt' 'norm_5' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 227 <SV = 72> <Delay = 8.90>
ST_227 : Operation 948 [28/30] (8.90ns)   --->   "%norm_5 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_4" [../CCode_backprop/backprop.c:200]   --->   Operation 948 'dsqrt' 'norm_5' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 228 <SV = 73> <Delay = 8.90>
ST_228 : Operation 949 [27/30] (8.90ns)   --->   "%norm_5 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_4" [../CCode_backprop/backprop.c:200]   --->   Operation 949 'dsqrt' 'norm_5' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 229 <SV = 74> <Delay = 8.90>
ST_229 : Operation 950 [26/30] (8.90ns)   --->   "%norm_5 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_4" [../CCode_backprop/backprop.c:200]   --->   Operation 950 'dsqrt' 'norm_5' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 230 <SV = 75> <Delay = 8.90>
ST_230 : Operation 951 [25/30] (8.90ns)   --->   "%norm_5 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_4" [../CCode_backprop/backprop.c:200]   --->   Operation 951 'dsqrt' 'norm_5' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 231 <SV = 76> <Delay = 8.90>
ST_231 : Operation 952 [24/30] (8.90ns)   --->   "%norm_5 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_4" [../CCode_backprop/backprop.c:200]   --->   Operation 952 'dsqrt' 'norm_5' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 232 <SV = 77> <Delay = 8.90>
ST_232 : Operation 953 [23/30] (8.90ns)   --->   "%norm_5 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_4" [../CCode_backprop/backprop.c:200]   --->   Operation 953 'dsqrt' 'norm_5' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 233 <SV = 78> <Delay = 8.90>
ST_233 : Operation 954 [22/30] (8.90ns)   --->   "%norm_5 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_4" [../CCode_backprop/backprop.c:200]   --->   Operation 954 'dsqrt' 'norm_5' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 234 <SV = 79> <Delay = 8.90>
ST_234 : Operation 955 [21/30] (8.90ns)   --->   "%norm_5 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_4" [../CCode_backprop/backprop.c:200]   --->   Operation 955 'dsqrt' 'norm_5' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 235 <SV = 80> <Delay = 8.90>
ST_235 : Operation 956 [20/30] (8.90ns)   --->   "%norm_5 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_4" [../CCode_backprop/backprop.c:200]   --->   Operation 956 'dsqrt' 'norm_5' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 236 <SV = 81> <Delay = 8.90>
ST_236 : Operation 957 [19/30] (8.90ns)   --->   "%norm_5 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_4" [../CCode_backprop/backprop.c:200]   --->   Operation 957 'dsqrt' 'norm_5' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 237 <SV = 82> <Delay = 8.90>
ST_237 : Operation 958 [18/30] (8.90ns)   --->   "%norm_5 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_4" [../CCode_backprop/backprop.c:200]   --->   Operation 958 'dsqrt' 'norm_5' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 238 <SV = 83> <Delay = 8.90>
ST_238 : Operation 959 [17/30] (8.90ns)   --->   "%norm_5 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_4" [../CCode_backprop/backprop.c:200]   --->   Operation 959 'dsqrt' 'norm_5' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 239 <SV = 84> <Delay = 8.90>
ST_239 : Operation 960 [16/30] (8.90ns)   --->   "%norm_5 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_4" [../CCode_backprop/backprop.c:200]   --->   Operation 960 'dsqrt' 'norm_5' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 240 <SV = 85> <Delay = 8.90>
ST_240 : Operation 961 [15/30] (8.90ns)   --->   "%norm_5 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_4" [../CCode_backprop/backprop.c:200]   --->   Operation 961 'dsqrt' 'norm_5' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 241 <SV = 86> <Delay = 8.90>
ST_241 : Operation 962 [14/30] (8.90ns)   --->   "%norm_5 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_4" [../CCode_backprop/backprop.c:200]   --->   Operation 962 'dsqrt' 'norm_5' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 242 <SV = 87> <Delay = 8.90>
ST_242 : Operation 963 [13/30] (8.90ns)   --->   "%norm_5 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_4" [../CCode_backprop/backprop.c:200]   --->   Operation 963 'dsqrt' 'norm_5' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 243 <SV = 88> <Delay = 8.90>
ST_243 : Operation 964 [12/30] (8.90ns)   --->   "%norm_5 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_4" [../CCode_backprop/backprop.c:200]   --->   Operation 964 'dsqrt' 'norm_5' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 244 <SV = 89> <Delay = 8.90>
ST_244 : Operation 965 [11/30] (8.90ns)   --->   "%norm_5 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_4" [../CCode_backprop/backprop.c:200]   --->   Operation 965 'dsqrt' 'norm_5' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 245 <SV = 90> <Delay = 8.90>
ST_245 : Operation 966 [10/30] (8.90ns)   --->   "%norm_5 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_4" [../CCode_backprop/backprop.c:200]   --->   Operation 966 'dsqrt' 'norm_5' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 246 <SV = 91> <Delay = 8.90>
ST_246 : Operation 967 [9/30] (8.90ns)   --->   "%norm_5 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_4" [../CCode_backprop/backprop.c:200]   --->   Operation 967 'dsqrt' 'norm_5' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 247 <SV = 92> <Delay = 8.90>
ST_247 : Operation 968 [8/30] (8.90ns)   --->   "%norm_5 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_4" [../CCode_backprop/backprop.c:200]   --->   Operation 968 'dsqrt' 'norm_5' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 248 <SV = 93> <Delay = 8.90>
ST_248 : Operation 969 [7/30] (8.90ns)   --->   "%norm_5 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_4" [../CCode_backprop/backprop.c:200]   --->   Operation 969 'dsqrt' 'norm_5' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 249 <SV = 94> <Delay = 8.90>
ST_249 : Operation 970 [6/30] (8.90ns)   --->   "%norm_5 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_4" [../CCode_backprop/backprop.c:200]   --->   Operation 970 'dsqrt' 'norm_5' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 250 <SV = 95> <Delay = 8.90>
ST_250 : Operation 971 [5/30] (8.90ns)   --->   "%norm_5 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_4" [../CCode_backprop/backprop.c:200]   --->   Operation 971 'dsqrt' 'norm_5' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 251 <SV = 96> <Delay = 8.90>
ST_251 : Operation 972 [4/30] (8.90ns)   --->   "%norm_5 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_4" [../CCode_backprop/backprop.c:200]   --->   Operation 972 'dsqrt' 'norm_5' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 252 <SV = 97> <Delay = 8.90>
ST_252 : Operation 973 [3/30] (8.90ns)   --->   "%norm_5 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_4" [../CCode_backprop/backprop.c:200]   --->   Operation 973 'dsqrt' 'norm_5' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 253 <SV = 98> <Delay = 8.90>
ST_253 : Operation 974 [2/30] (8.90ns)   --->   "%norm_5 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_4" [../CCode_backprop/backprop.c:200]   --->   Operation 974 'dsqrt' 'norm_5' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 254 <SV = 99> <Delay = 8.90>
ST_254 : Operation 975 [1/30] (8.90ns)   --->   "%norm_5 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_4" [../CCode_backprop/backprop.c:200]   --->   Operation 975 'dsqrt' 'norm_5' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_254 : Operation 976 [1/1] (1.58ns)   --->   "%br_ln203 = br void" [../CCode_backprop/backprop.c:203]   --->   Operation 976 'br' 'br_ln203' <Predicate = true> <Delay = 1.58>

State 255 <SV = 100> <Delay = 6.11>
ST_255 : Operation 977 [1/1] (0.00ns)   --->   "%indvar_flatten23 = phi i13 0, void, i13 %add_ln203, void %.split22" [../CCode_backprop/backprop.c:203]   --->   Operation 977 'phi' 'indvar_flatten23' <Predicate = true> <Delay = 0.00>
ST_255 : Operation 978 [1/1] (0.00ns)   --->   "%i_6 = phi i7 0, void, i7 %select_ln158_2, void %.split22" [../CCode_backprop/backprop.c:158]   --->   Operation 978 'phi' 'i_6' <Predicate = true> <Delay = 0.00>
ST_255 : Operation 979 [1/1] (0.00ns)   --->   "%j_3 = phi i7 0, void, i7 %add_ln204, void %.split22" [../CCode_backprop/backprop.c:204]   --->   Operation 979 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_255 : Operation 980 [1/1] (1.67ns)   --->   "%add_ln203 = add i13 %indvar_flatten23, i13 1" [../CCode_backprop/backprop.c:203]   --->   Operation 980 'add' 'add_ln203' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 981 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 981 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_255 : Operation 982 [1/1] (2.09ns)   --->   "%icmp_ln203 = icmp_eq  i13 %indvar_flatten23, i13 4096" [../CCode_backprop/backprop.c:203]   --->   Operation 982 'icmp' 'icmp_ln203' <Predicate = true> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 983 [1/1] (0.00ns)   --->   "%br_ln203 = br i1 %icmp_ln203, void %.split22, void" [../CCode_backprop/backprop.c:203]   --->   Operation 983 'br' 'br_ln203' <Predicate = true> <Delay = 0.00>
ST_255 : Operation 984 [1/1] (1.48ns)   --->   "%icmp_ln204 = icmp_eq  i7 %j_3, i7 64" [../CCode_backprop/backprop.c:204]   --->   Operation 984 'icmp' 'icmp_ln204' <Predicate = (!icmp_ln203)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 985 [1/1] (0.99ns)   --->   "%select_ln158_1 = select i1 %icmp_ln204, i7 0, i7 %j_3" [../CCode_backprop/backprop.c:158]   --->   Operation 985 'select' 'select_ln158_1' <Predicate = (!icmp_ln203)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_255 : Operation 986 [1/1] (1.87ns)   --->   "%add_ln203_1 = add i7 %i_6, i7 1" [../CCode_backprop/backprop.c:203]   --->   Operation 986 'add' 'add_ln203_1' <Predicate = (!icmp_ln203)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 987 [1/1] (0.99ns)   --->   "%select_ln158_2 = select i1 %icmp_ln204, i7 %add_ln203_1, i7 %i_6" [../CCode_backprop/backprop.c:158]   --->   Operation 987 'select' 'select_ln158_2' <Predicate = (!icmp_ln203)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_255 : Operation 988 [1/1] (0.00ns)   --->   "%trunc_ln158 = trunc i7 %select_ln158_2" [../CCode_backprop/backprop.c:158]   --->   Operation 988 'trunc' 'trunc_ln158' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_255 : Operation 989 [1/1] (0.00ns)   --->   "%trunc_ln205 = trunc i7 %select_ln158_1" [../CCode_backprop/backprop.c:205]   --->   Operation 989 'trunc' 'trunc_ln205' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_255 : Operation 990 [1/1] (0.00ns)   --->   "%add_ln1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln158, i6 %trunc_ln205" [../CCode_backprop/backprop.c:205]   --->   Operation 990 'bitconcatenate' 'add_ln1' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_255 : Operation 991 [1/1] (0.00ns)   --->   "%zext_ln205 = zext i12 %add_ln1" [../CCode_backprop/backprop.c:205]   --->   Operation 991 'zext' 'zext_ln205' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_255 : Operation 992 [1/1] (0.00ns)   --->   "%weights2_addr_1 = getelementptr i64 %weights2, i64 0, i64 %zext_ln205" [../CCode_backprop/backprop.c:205]   --->   Operation 992 'getelementptr' 'weights2_addr_1' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_255 : Operation 993 [1/1] (0.00ns)   --->   "%reuse_addr_reg86_load = load i64 %reuse_addr_reg86"   --->   Operation 993 'load' 'reuse_addr_reg86_load' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_255 : Operation 994 [2/2] (3.25ns)   --->   "%weights2_load_1 = load i12 %weights2_addr_1" [../CCode_backprop/backprop.c:205]   --->   Operation 994 'load' 'weights2_load_1' <Predicate = (!icmp_ln203)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_255 : Operation 995 [1/1] (2.77ns)   --->   "%addr_cmp89 = icmp_eq  i64 %reuse_addr_reg86_load, i64 %zext_ln205" [../CCode_backprop/backprop.c:205]   --->   Operation 995 'icmp' 'addr_cmp89' <Predicate = (!icmp_ln203)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 996 [1/1] (1.58ns)   --->   "%store_ln205 = store i64 %zext_ln205, i64 %reuse_addr_reg86" [../CCode_backprop/backprop.c:205]   --->   Operation 996 'store' 'store_ln205' <Predicate = (!icmp_ln203)> <Delay = 1.58>

State 256 <SV = 101> <Delay = 4.73>
ST_256 : Operation 997 [1/1] (0.00ns)   --->   "%reuse_reg85_load = load i64 %reuse_reg85"   --->   Operation 997 'load' 'reuse_reg85_load' <Predicate = (!icmp_ln203 & addr_cmp89)> <Delay = 0.00>
ST_256 : Operation 998 [1/2] (3.25ns)   --->   "%weights2_load_1 = load i12 %weights2_addr_1" [../CCode_backprop/backprop.c:205]   --->   Operation 998 'load' 'weights2_load_1' <Predicate = (!icmp_ln203)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_256 : Operation 999 [1/1] (1.48ns)   --->   "%reuse_select90 = select i1 %addr_cmp89, i64 %reuse_reg85_load, i64 %weights2_load_1" [../CCode_backprop/backprop.c:205]   --->   Operation 999 'select' 'reuse_select90' <Predicate = (!icmp_ln203)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 257 <SV = 102> <Delay = 8.62>
ST_257 : Operation 1000 [1/1] (0.00ns)   --->   "%bitcast_ln205 = bitcast i64 %reuse_select90" [../CCode_backprop/backprop.c:205]   --->   Operation 1000 'bitcast' 'bitcast_ln205' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_257 : Operation 1001 [31/31] (8.62ns)   --->   "%div3 = ddiv i64 %bitcast_ln205, i64 %norm_5" [../CCode_backprop/backprop.c:205]   --->   Operation 1001 'ddiv' 'div3' <Predicate = (!icmp_ln203)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 258 <SV = 103> <Delay = 8.62>
ST_258 : Operation 1002 [30/31] (8.62ns)   --->   "%div3 = ddiv i64 %bitcast_ln205, i64 %norm_5" [../CCode_backprop/backprop.c:205]   --->   Operation 1002 'ddiv' 'div3' <Predicate = (!icmp_ln203)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 259 <SV = 104> <Delay = 8.62>
ST_259 : Operation 1003 [29/31] (8.62ns)   --->   "%div3 = ddiv i64 %bitcast_ln205, i64 %norm_5" [../CCode_backprop/backprop.c:205]   --->   Operation 1003 'ddiv' 'div3' <Predicate = (!icmp_ln203)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 260 <SV = 105> <Delay = 8.62>
ST_260 : Operation 1004 [28/31] (8.62ns)   --->   "%div3 = ddiv i64 %bitcast_ln205, i64 %norm_5" [../CCode_backprop/backprop.c:205]   --->   Operation 1004 'ddiv' 'div3' <Predicate = (!icmp_ln203)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 261 <SV = 106> <Delay = 8.62>
ST_261 : Operation 1005 [27/31] (8.62ns)   --->   "%div3 = ddiv i64 %bitcast_ln205, i64 %norm_5" [../CCode_backprop/backprop.c:205]   --->   Operation 1005 'ddiv' 'div3' <Predicate = (!icmp_ln203)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 262 <SV = 107> <Delay = 8.62>
ST_262 : Operation 1006 [26/31] (8.62ns)   --->   "%div3 = ddiv i64 %bitcast_ln205, i64 %norm_5" [../CCode_backprop/backprop.c:205]   --->   Operation 1006 'ddiv' 'div3' <Predicate = (!icmp_ln203)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 263 <SV = 108> <Delay = 8.62>
ST_263 : Operation 1007 [25/31] (8.62ns)   --->   "%div3 = ddiv i64 %bitcast_ln205, i64 %norm_5" [../CCode_backprop/backprop.c:205]   --->   Operation 1007 'ddiv' 'div3' <Predicate = (!icmp_ln203)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 264 <SV = 109> <Delay = 8.62>
ST_264 : Operation 1008 [24/31] (8.62ns)   --->   "%div3 = ddiv i64 %bitcast_ln205, i64 %norm_5" [../CCode_backprop/backprop.c:205]   --->   Operation 1008 'ddiv' 'div3' <Predicate = (!icmp_ln203)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 265 <SV = 110> <Delay = 8.62>
ST_265 : Operation 1009 [23/31] (8.62ns)   --->   "%div3 = ddiv i64 %bitcast_ln205, i64 %norm_5" [../CCode_backprop/backprop.c:205]   --->   Operation 1009 'ddiv' 'div3' <Predicate = (!icmp_ln203)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 266 <SV = 111> <Delay = 8.62>
ST_266 : Operation 1010 [22/31] (8.62ns)   --->   "%div3 = ddiv i64 %bitcast_ln205, i64 %norm_5" [../CCode_backprop/backprop.c:205]   --->   Operation 1010 'ddiv' 'div3' <Predicate = (!icmp_ln203)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 267 <SV = 112> <Delay = 8.62>
ST_267 : Operation 1011 [21/31] (8.62ns)   --->   "%div3 = ddiv i64 %bitcast_ln205, i64 %norm_5" [../CCode_backprop/backprop.c:205]   --->   Operation 1011 'ddiv' 'div3' <Predicate = (!icmp_ln203)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 268 <SV = 113> <Delay = 8.62>
ST_268 : Operation 1012 [20/31] (8.62ns)   --->   "%div3 = ddiv i64 %bitcast_ln205, i64 %norm_5" [../CCode_backprop/backprop.c:205]   --->   Operation 1012 'ddiv' 'div3' <Predicate = (!icmp_ln203)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 269 <SV = 114> <Delay = 8.62>
ST_269 : Operation 1013 [19/31] (8.62ns)   --->   "%div3 = ddiv i64 %bitcast_ln205, i64 %norm_5" [../CCode_backprop/backprop.c:205]   --->   Operation 1013 'ddiv' 'div3' <Predicate = (!icmp_ln203)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 270 <SV = 115> <Delay = 8.62>
ST_270 : Operation 1014 [18/31] (8.62ns)   --->   "%div3 = ddiv i64 %bitcast_ln205, i64 %norm_5" [../CCode_backprop/backprop.c:205]   --->   Operation 1014 'ddiv' 'div3' <Predicate = (!icmp_ln203)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 271 <SV = 116> <Delay = 8.62>
ST_271 : Operation 1015 [17/31] (8.62ns)   --->   "%div3 = ddiv i64 %bitcast_ln205, i64 %norm_5" [../CCode_backprop/backprop.c:205]   --->   Operation 1015 'ddiv' 'div3' <Predicate = (!icmp_ln203)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 272 <SV = 117> <Delay = 8.62>
ST_272 : Operation 1016 [16/31] (8.62ns)   --->   "%div3 = ddiv i64 %bitcast_ln205, i64 %norm_5" [../CCode_backprop/backprop.c:205]   --->   Operation 1016 'ddiv' 'div3' <Predicate = (!icmp_ln203)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 273 <SV = 118> <Delay = 8.62>
ST_273 : Operation 1017 [15/31] (8.62ns)   --->   "%div3 = ddiv i64 %bitcast_ln205, i64 %norm_5" [../CCode_backprop/backprop.c:205]   --->   Operation 1017 'ddiv' 'div3' <Predicate = (!icmp_ln203)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 274 <SV = 119> <Delay = 8.62>
ST_274 : Operation 1018 [14/31] (8.62ns)   --->   "%div3 = ddiv i64 %bitcast_ln205, i64 %norm_5" [../CCode_backprop/backprop.c:205]   --->   Operation 1018 'ddiv' 'div3' <Predicate = (!icmp_ln203)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 275 <SV = 120> <Delay = 8.62>
ST_275 : Operation 1019 [13/31] (8.62ns)   --->   "%div3 = ddiv i64 %bitcast_ln205, i64 %norm_5" [../CCode_backprop/backprop.c:205]   --->   Operation 1019 'ddiv' 'div3' <Predicate = (!icmp_ln203)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 276 <SV = 121> <Delay = 8.62>
ST_276 : Operation 1020 [12/31] (8.62ns)   --->   "%div3 = ddiv i64 %bitcast_ln205, i64 %norm_5" [../CCode_backprop/backprop.c:205]   --->   Operation 1020 'ddiv' 'div3' <Predicate = (!icmp_ln203)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 277 <SV = 122> <Delay = 8.62>
ST_277 : Operation 1021 [11/31] (8.62ns)   --->   "%div3 = ddiv i64 %bitcast_ln205, i64 %norm_5" [../CCode_backprop/backprop.c:205]   --->   Operation 1021 'ddiv' 'div3' <Predicate = (!icmp_ln203)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 278 <SV = 123> <Delay = 8.62>
ST_278 : Operation 1022 [10/31] (8.62ns)   --->   "%div3 = ddiv i64 %bitcast_ln205, i64 %norm_5" [../CCode_backprop/backprop.c:205]   --->   Operation 1022 'ddiv' 'div3' <Predicate = (!icmp_ln203)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 279 <SV = 124> <Delay = 8.62>
ST_279 : Operation 1023 [9/31] (8.62ns)   --->   "%div3 = ddiv i64 %bitcast_ln205, i64 %norm_5" [../CCode_backprop/backprop.c:205]   --->   Operation 1023 'ddiv' 'div3' <Predicate = (!icmp_ln203)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 280 <SV = 125> <Delay = 8.62>
ST_280 : Operation 1024 [8/31] (8.62ns)   --->   "%div3 = ddiv i64 %bitcast_ln205, i64 %norm_5" [../CCode_backprop/backprop.c:205]   --->   Operation 1024 'ddiv' 'div3' <Predicate = (!icmp_ln203)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 281 <SV = 126> <Delay = 8.62>
ST_281 : Operation 1025 [7/31] (8.62ns)   --->   "%div3 = ddiv i64 %bitcast_ln205, i64 %norm_5" [../CCode_backprop/backprop.c:205]   --->   Operation 1025 'ddiv' 'div3' <Predicate = (!icmp_ln203)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 282 <SV = 127> <Delay = 8.62>
ST_282 : Operation 1026 [6/31] (8.62ns)   --->   "%div3 = ddiv i64 %bitcast_ln205, i64 %norm_5" [../CCode_backprop/backprop.c:205]   --->   Operation 1026 'ddiv' 'div3' <Predicate = (!icmp_ln203)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 283 <SV = 128> <Delay = 8.62>
ST_283 : Operation 1027 [5/31] (8.62ns)   --->   "%div3 = ddiv i64 %bitcast_ln205, i64 %norm_5" [../CCode_backprop/backprop.c:205]   --->   Operation 1027 'ddiv' 'div3' <Predicate = (!icmp_ln203)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 284 <SV = 129> <Delay = 8.62>
ST_284 : Operation 1028 [4/31] (8.62ns)   --->   "%div3 = ddiv i64 %bitcast_ln205, i64 %norm_5" [../CCode_backprop/backprop.c:205]   --->   Operation 1028 'ddiv' 'div3' <Predicate = (!icmp_ln203)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 285 <SV = 130> <Delay = 8.62>
ST_285 : Operation 1029 [3/31] (8.62ns)   --->   "%div3 = ddiv i64 %bitcast_ln205, i64 %norm_5" [../CCode_backprop/backprop.c:205]   --->   Operation 1029 'ddiv' 'div3' <Predicate = (!icmp_ln203)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 286 <SV = 131> <Delay = 8.62>
ST_286 : Operation 1030 [2/31] (8.62ns)   --->   "%div3 = ddiv i64 %bitcast_ln205, i64 %norm_5" [../CCode_backprop/backprop.c:205]   --->   Operation 1030 'ddiv' 'div3' <Predicate = (!icmp_ln203)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_286 : Operation 1031 [1/1] (1.87ns)   --->   "%add_ln204 = add i7 %select_ln158_1, i7 1" [../CCode_backprop/backprop.c:204]   --->   Operation 1031 'add' 'add_ln204' <Predicate = (!icmp_ln203)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 287 <SV = 132> <Delay = 8.62>
ST_287 : Operation 1032 [1/31] (8.62ns)   --->   "%div3 = ddiv i64 %bitcast_ln205, i64 %norm_5" [../CCode_backprop/backprop.c:205]   --->   Operation 1032 'ddiv' 'div3' <Predicate = (!icmp_ln203)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 288 <SV = 133> <Delay = 3.25>
ST_288 : Operation 1033 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_203_10_VITIS_LOOP_204_11_str"   --->   Operation 1033 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_288 : Operation 1034 [1/1] (0.00ns)   --->   "%empty_53 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 1034 'speclooptripcount' 'empty_53' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_288 : Operation 1035 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1035 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_288 : Operation 1036 [1/1] (0.00ns)   --->   "%specloopname_ln158 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [../CCode_backprop/backprop.c:158]   --->   Operation 1036 'specloopname' 'specloopname_ln158' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_288 : Operation 1037 [1/1] (0.00ns)   --->   "%bitcast_ln205_1 = bitcast i64 %div3" [../CCode_backprop/backprop.c:205]   --->   Operation 1037 'bitcast' 'bitcast_ln205_1' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_288 : Operation 1038 [1/1] (3.25ns)   --->   "%store_ln205 = store i64 %bitcast_ln205_1, i12 %weights2_addr_1" [../CCode_backprop/backprop.c:205]   --->   Operation 1038 'store' 'store_ln205' <Predicate = (!icmp_ln203)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_288 : Operation 1039 [1/1] (1.58ns)   --->   "%store_ln205 = store i64 %bitcast_ln205_1, i64 %reuse_reg85" [../CCode_backprop/backprop.c:205]   --->   Operation 1039 'store' 'store_ln205' <Predicate = (!icmp_ln203)> <Delay = 1.58>
ST_288 : Operation 1040 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1040 'br' 'br_ln0' <Predicate = (!icmp_ln203)> <Delay = 0.00>

State 289 <SV = 101> <Delay = 8.90>
ST_289 : Operation 1041 [30/30] (8.90ns)   --->   "%bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4" [../CCode_backprop/backprop.c:201]   --->   Operation 1041 'dsqrt' 'bias_norm_3' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 290 <SV = 102> <Delay = 8.90>
ST_290 : Operation 1042 [29/30] (8.90ns)   --->   "%bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4" [../CCode_backprop/backprop.c:201]   --->   Operation 1042 'dsqrt' 'bias_norm_3' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 291 <SV = 103> <Delay = 8.90>
ST_291 : Operation 1043 [28/30] (8.90ns)   --->   "%bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4" [../CCode_backprop/backprop.c:201]   --->   Operation 1043 'dsqrt' 'bias_norm_3' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 292 <SV = 104> <Delay = 8.90>
ST_292 : Operation 1044 [27/30] (8.90ns)   --->   "%bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4" [../CCode_backprop/backprop.c:201]   --->   Operation 1044 'dsqrt' 'bias_norm_3' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 293 <SV = 105> <Delay = 8.90>
ST_293 : Operation 1045 [26/30] (8.90ns)   --->   "%bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4" [../CCode_backprop/backprop.c:201]   --->   Operation 1045 'dsqrt' 'bias_norm_3' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 294 <SV = 106> <Delay = 8.90>
ST_294 : Operation 1046 [25/30] (8.90ns)   --->   "%bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4" [../CCode_backprop/backprop.c:201]   --->   Operation 1046 'dsqrt' 'bias_norm_3' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 295 <SV = 107> <Delay = 8.90>
ST_295 : Operation 1047 [24/30] (8.90ns)   --->   "%bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4" [../CCode_backprop/backprop.c:201]   --->   Operation 1047 'dsqrt' 'bias_norm_3' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 296 <SV = 108> <Delay = 8.90>
ST_296 : Operation 1048 [23/30] (8.90ns)   --->   "%bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4" [../CCode_backprop/backprop.c:201]   --->   Operation 1048 'dsqrt' 'bias_norm_3' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 297 <SV = 109> <Delay = 8.90>
ST_297 : Operation 1049 [22/30] (8.90ns)   --->   "%bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4" [../CCode_backprop/backprop.c:201]   --->   Operation 1049 'dsqrt' 'bias_norm_3' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 298 <SV = 110> <Delay = 8.90>
ST_298 : Operation 1050 [21/30] (8.90ns)   --->   "%bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4" [../CCode_backprop/backprop.c:201]   --->   Operation 1050 'dsqrt' 'bias_norm_3' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 299 <SV = 111> <Delay = 8.90>
ST_299 : Operation 1051 [20/30] (8.90ns)   --->   "%bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4" [../CCode_backprop/backprop.c:201]   --->   Operation 1051 'dsqrt' 'bias_norm_3' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 300 <SV = 112> <Delay = 8.90>
ST_300 : Operation 1052 [19/30] (8.90ns)   --->   "%bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4" [../CCode_backprop/backprop.c:201]   --->   Operation 1052 'dsqrt' 'bias_norm_3' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 301 <SV = 113> <Delay = 8.90>
ST_301 : Operation 1053 [18/30] (8.90ns)   --->   "%bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4" [../CCode_backprop/backprop.c:201]   --->   Operation 1053 'dsqrt' 'bias_norm_3' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 302 <SV = 114> <Delay = 8.90>
ST_302 : Operation 1054 [17/30] (8.90ns)   --->   "%bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4" [../CCode_backprop/backprop.c:201]   --->   Operation 1054 'dsqrt' 'bias_norm_3' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 303 <SV = 115> <Delay = 8.90>
ST_303 : Operation 1055 [16/30] (8.90ns)   --->   "%bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4" [../CCode_backprop/backprop.c:201]   --->   Operation 1055 'dsqrt' 'bias_norm_3' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 304 <SV = 116> <Delay = 8.90>
ST_304 : Operation 1056 [15/30] (8.90ns)   --->   "%bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4" [../CCode_backprop/backprop.c:201]   --->   Operation 1056 'dsqrt' 'bias_norm_3' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 305 <SV = 117> <Delay = 8.90>
ST_305 : Operation 1057 [14/30] (8.90ns)   --->   "%bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4" [../CCode_backprop/backprop.c:201]   --->   Operation 1057 'dsqrt' 'bias_norm_3' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 306 <SV = 118> <Delay = 8.90>
ST_306 : Operation 1058 [13/30] (8.90ns)   --->   "%bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4" [../CCode_backprop/backprop.c:201]   --->   Operation 1058 'dsqrt' 'bias_norm_3' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 307 <SV = 119> <Delay = 8.90>
ST_307 : Operation 1059 [12/30] (8.90ns)   --->   "%bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4" [../CCode_backprop/backprop.c:201]   --->   Operation 1059 'dsqrt' 'bias_norm_3' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 308 <SV = 120> <Delay = 8.90>
ST_308 : Operation 1060 [11/30] (8.90ns)   --->   "%bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4" [../CCode_backprop/backprop.c:201]   --->   Operation 1060 'dsqrt' 'bias_norm_3' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 309 <SV = 121> <Delay = 8.90>
ST_309 : Operation 1061 [10/30] (8.90ns)   --->   "%bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4" [../CCode_backprop/backprop.c:201]   --->   Operation 1061 'dsqrt' 'bias_norm_3' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 310 <SV = 122> <Delay = 8.90>
ST_310 : Operation 1062 [9/30] (8.90ns)   --->   "%bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4" [../CCode_backprop/backprop.c:201]   --->   Operation 1062 'dsqrt' 'bias_norm_3' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 311 <SV = 123> <Delay = 8.90>
ST_311 : Operation 1063 [8/30] (8.90ns)   --->   "%bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4" [../CCode_backprop/backprop.c:201]   --->   Operation 1063 'dsqrt' 'bias_norm_3' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 312 <SV = 124> <Delay = 8.90>
ST_312 : Operation 1064 [7/30] (8.90ns)   --->   "%bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4" [../CCode_backprop/backprop.c:201]   --->   Operation 1064 'dsqrt' 'bias_norm_3' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 313 <SV = 125> <Delay = 8.90>
ST_313 : Operation 1065 [6/30] (8.90ns)   --->   "%bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4" [../CCode_backprop/backprop.c:201]   --->   Operation 1065 'dsqrt' 'bias_norm_3' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 314 <SV = 126> <Delay = 8.90>
ST_314 : Operation 1066 [5/30] (8.90ns)   --->   "%bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4" [../CCode_backprop/backprop.c:201]   --->   Operation 1066 'dsqrt' 'bias_norm_3' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 315 <SV = 127> <Delay = 8.90>
ST_315 : Operation 1067 [4/30] (8.90ns)   --->   "%bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4" [../CCode_backprop/backprop.c:201]   --->   Operation 1067 'dsqrt' 'bias_norm_3' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 316 <SV = 128> <Delay = 8.90>
ST_316 : Operation 1068 [3/30] (8.90ns)   --->   "%bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4" [../CCode_backprop/backprop.c:201]   --->   Operation 1068 'dsqrt' 'bias_norm_3' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 317 <SV = 129> <Delay = 8.90>
ST_317 : Operation 1069 [2/30] (8.90ns)   --->   "%bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4" [../CCode_backprop/backprop.c:201]   --->   Operation 1069 'dsqrt' 'bias_norm_3' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 318 <SV = 130> <Delay = 8.90>
ST_318 : Operation 1070 [1/30] (8.90ns)   --->   "%bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4" [../CCode_backprop/backprop.c:201]   --->   Operation 1070 'dsqrt' 'bias_norm_3' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_318 : Operation 1071 [1/1] (1.58ns)   --->   "%br_ln208 = br void" [../CCode_backprop/backprop.c:208]   --->   Operation 1071 'br' 'br_ln208' <Predicate = true> <Delay = 1.58>

State 319 <SV = 131> <Delay = 3.25>
ST_319 : Operation 1072 [1/1] (0.00ns)   --->   "%i_7 = phi i7 %add_ln208, void %.split18, i7 0, void" [../CCode_backprop/backprop.c:208]   --->   Operation 1072 'phi' 'i_7' <Predicate = true> <Delay = 0.00>
ST_319 : Operation 1073 [1/1] (1.87ns)   --->   "%add_ln208 = add i7 %i_7, i7 1" [../CCode_backprop/backprop.c:208]   --->   Operation 1073 'add' 'add_ln208' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_319 : Operation 1074 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1074 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_319 : Operation 1075 [1/1] (1.48ns)   --->   "%icmp_ln208 = icmp_eq  i7 %i_7, i7 64" [../CCode_backprop/backprop.c:208]   --->   Operation 1075 'icmp' 'icmp_ln208' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_319 : Operation 1076 [1/1] (0.00ns)   --->   "%empty_54 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 1076 'speclooptripcount' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_319 : Operation 1077 [1/1] (0.00ns)   --->   "%br_ln208 = br i1 %icmp_ln208, void %.split18, void %.preheader1.preheader.preheader" [../CCode_backprop/backprop.c:208]   --->   Operation 1077 'br' 'br_ln208' <Predicate = true> <Delay = 0.00>
ST_319 : Operation 1078 [1/1] (0.00ns)   --->   "%trunc_ln209 = trunc i7 %i_7" [../CCode_backprop/backprop.c:209]   --->   Operation 1078 'trunc' 'trunc_ln209' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_319 : Operation 1079 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i6 %trunc_ln209" [../CCode_backprop/backprop.c:209]   --->   Operation 1079 'zext' 'zext_ln209' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_319 : Operation 1080 [1/1] (0.00ns)   --->   "%biases2_addr_1 = getelementptr i64 %biases2, i64 0, i64 %zext_ln209" [../CCode_backprop/backprop.c:209]   --->   Operation 1080 'getelementptr' 'biases2_addr_1' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_319 : Operation 1081 [2/2] (3.25ns)   --->   "%biases2_load_1 = load i6 %biases2_addr_1" [../CCode_backprop/backprop.c:209]   --->   Operation 1081 'load' 'biases2_load_1' <Predicate = (!icmp_ln208)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 64> <RAM>

State 320 <SV = 132> <Delay = 3.25>
ST_320 : Operation 1082 [1/2] (3.25ns)   --->   "%biases2_load_1 = load i6 %biases2_addr_1" [../CCode_backprop/backprop.c:209]   --->   Operation 1082 'load' 'biases2_load_1' <Predicate = (!icmp_ln208)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 64> <RAM>

State 321 <SV = 133> <Delay = 8.62>
ST_321 : Operation 1083 [1/1] (0.00ns)   --->   "%bitcast_ln209 = bitcast i64 %biases2_load_1" [../CCode_backprop/backprop.c:209]   --->   Operation 1083 'bitcast' 'bitcast_ln209' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_321 : Operation 1084 [31/31] (8.62ns)   --->   "%div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3" [../CCode_backprop/backprop.c:209]   --->   Operation 1084 'ddiv' 'div2' <Predicate = (!icmp_ln208)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 322 <SV = 134> <Delay = 8.62>
ST_322 : Operation 1085 [30/31] (8.62ns)   --->   "%div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3" [../CCode_backprop/backprop.c:209]   --->   Operation 1085 'ddiv' 'div2' <Predicate = (!icmp_ln208)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 323 <SV = 135> <Delay = 8.62>
ST_323 : Operation 1086 [29/31] (8.62ns)   --->   "%div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3" [../CCode_backprop/backprop.c:209]   --->   Operation 1086 'ddiv' 'div2' <Predicate = (!icmp_ln208)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 324 <SV = 136> <Delay = 8.62>
ST_324 : Operation 1087 [28/31] (8.62ns)   --->   "%div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3" [../CCode_backprop/backprop.c:209]   --->   Operation 1087 'ddiv' 'div2' <Predicate = (!icmp_ln208)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 325 <SV = 137> <Delay = 8.62>
ST_325 : Operation 1088 [27/31] (8.62ns)   --->   "%div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3" [../CCode_backprop/backprop.c:209]   --->   Operation 1088 'ddiv' 'div2' <Predicate = (!icmp_ln208)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 326 <SV = 138> <Delay = 8.62>
ST_326 : Operation 1089 [26/31] (8.62ns)   --->   "%div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3" [../CCode_backprop/backprop.c:209]   --->   Operation 1089 'ddiv' 'div2' <Predicate = (!icmp_ln208)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 327 <SV = 139> <Delay = 8.62>
ST_327 : Operation 1090 [25/31] (8.62ns)   --->   "%div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3" [../CCode_backprop/backprop.c:209]   --->   Operation 1090 'ddiv' 'div2' <Predicate = (!icmp_ln208)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 328 <SV = 140> <Delay = 8.62>
ST_328 : Operation 1091 [24/31] (8.62ns)   --->   "%div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3" [../CCode_backprop/backprop.c:209]   --->   Operation 1091 'ddiv' 'div2' <Predicate = (!icmp_ln208)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 329 <SV = 141> <Delay = 8.62>
ST_329 : Operation 1092 [23/31] (8.62ns)   --->   "%div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3" [../CCode_backprop/backprop.c:209]   --->   Operation 1092 'ddiv' 'div2' <Predicate = (!icmp_ln208)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 330 <SV = 142> <Delay = 8.62>
ST_330 : Operation 1093 [22/31] (8.62ns)   --->   "%div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3" [../CCode_backprop/backprop.c:209]   --->   Operation 1093 'ddiv' 'div2' <Predicate = (!icmp_ln208)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 331 <SV = 143> <Delay = 8.62>
ST_331 : Operation 1094 [21/31] (8.62ns)   --->   "%div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3" [../CCode_backprop/backprop.c:209]   --->   Operation 1094 'ddiv' 'div2' <Predicate = (!icmp_ln208)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 332 <SV = 144> <Delay = 8.62>
ST_332 : Operation 1095 [20/31] (8.62ns)   --->   "%div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3" [../CCode_backprop/backprop.c:209]   --->   Operation 1095 'ddiv' 'div2' <Predicate = (!icmp_ln208)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 333 <SV = 145> <Delay = 8.62>
ST_333 : Operation 1096 [19/31] (8.62ns)   --->   "%div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3" [../CCode_backprop/backprop.c:209]   --->   Operation 1096 'ddiv' 'div2' <Predicate = (!icmp_ln208)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 334 <SV = 146> <Delay = 8.62>
ST_334 : Operation 1097 [18/31] (8.62ns)   --->   "%div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3" [../CCode_backprop/backprop.c:209]   --->   Operation 1097 'ddiv' 'div2' <Predicate = (!icmp_ln208)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 335 <SV = 147> <Delay = 8.62>
ST_335 : Operation 1098 [17/31] (8.62ns)   --->   "%div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3" [../CCode_backprop/backprop.c:209]   --->   Operation 1098 'ddiv' 'div2' <Predicate = (!icmp_ln208)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 336 <SV = 148> <Delay = 8.62>
ST_336 : Operation 1099 [16/31] (8.62ns)   --->   "%div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3" [../CCode_backprop/backprop.c:209]   --->   Operation 1099 'ddiv' 'div2' <Predicate = (!icmp_ln208)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 337 <SV = 149> <Delay = 8.62>
ST_337 : Operation 1100 [15/31] (8.62ns)   --->   "%div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3" [../CCode_backprop/backprop.c:209]   --->   Operation 1100 'ddiv' 'div2' <Predicate = (!icmp_ln208)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 338 <SV = 150> <Delay = 8.62>
ST_338 : Operation 1101 [14/31] (8.62ns)   --->   "%div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3" [../CCode_backprop/backprop.c:209]   --->   Operation 1101 'ddiv' 'div2' <Predicate = (!icmp_ln208)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 339 <SV = 151> <Delay = 8.62>
ST_339 : Operation 1102 [13/31] (8.62ns)   --->   "%div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3" [../CCode_backprop/backprop.c:209]   --->   Operation 1102 'ddiv' 'div2' <Predicate = (!icmp_ln208)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 340 <SV = 152> <Delay = 8.62>
ST_340 : Operation 1103 [12/31] (8.62ns)   --->   "%div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3" [../CCode_backprop/backprop.c:209]   --->   Operation 1103 'ddiv' 'div2' <Predicate = (!icmp_ln208)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 341 <SV = 153> <Delay = 8.62>
ST_341 : Operation 1104 [11/31] (8.62ns)   --->   "%div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3" [../CCode_backprop/backprop.c:209]   --->   Operation 1104 'ddiv' 'div2' <Predicate = (!icmp_ln208)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 342 <SV = 154> <Delay = 8.62>
ST_342 : Operation 1105 [10/31] (8.62ns)   --->   "%div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3" [../CCode_backprop/backprop.c:209]   --->   Operation 1105 'ddiv' 'div2' <Predicate = (!icmp_ln208)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 343 <SV = 155> <Delay = 8.62>
ST_343 : Operation 1106 [9/31] (8.62ns)   --->   "%div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3" [../CCode_backprop/backprop.c:209]   --->   Operation 1106 'ddiv' 'div2' <Predicate = (!icmp_ln208)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 344 <SV = 156> <Delay = 8.62>
ST_344 : Operation 1107 [8/31] (8.62ns)   --->   "%div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3" [../CCode_backprop/backprop.c:209]   --->   Operation 1107 'ddiv' 'div2' <Predicate = (!icmp_ln208)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 345 <SV = 157> <Delay = 8.62>
ST_345 : Operation 1108 [7/31] (8.62ns)   --->   "%div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3" [../CCode_backprop/backprop.c:209]   --->   Operation 1108 'ddiv' 'div2' <Predicate = (!icmp_ln208)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 346 <SV = 158> <Delay = 8.62>
ST_346 : Operation 1109 [6/31] (8.62ns)   --->   "%div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3" [../CCode_backprop/backprop.c:209]   --->   Operation 1109 'ddiv' 'div2' <Predicate = (!icmp_ln208)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 347 <SV = 159> <Delay = 8.62>
ST_347 : Operation 1110 [5/31] (8.62ns)   --->   "%div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3" [../CCode_backprop/backprop.c:209]   --->   Operation 1110 'ddiv' 'div2' <Predicate = (!icmp_ln208)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 348 <SV = 160> <Delay = 8.62>
ST_348 : Operation 1111 [4/31] (8.62ns)   --->   "%div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3" [../CCode_backprop/backprop.c:209]   --->   Operation 1111 'ddiv' 'div2' <Predicate = (!icmp_ln208)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 349 <SV = 161> <Delay = 8.62>
ST_349 : Operation 1112 [3/31] (8.62ns)   --->   "%div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3" [../CCode_backprop/backprop.c:209]   --->   Operation 1112 'ddiv' 'div2' <Predicate = (!icmp_ln208)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 350 <SV = 162> <Delay = 8.62>
ST_350 : Operation 1113 [2/31] (8.62ns)   --->   "%div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3" [../CCode_backprop/backprop.c:209]   --->   Operation 1113 'ddiv' 'div2' <Predicate = (!icmp_ln208)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 351 <SV = 163> <Delay = 8.62>
ST_351 : Operation 1114 [1/31] (8.62ns)   --->   "%div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3" [../CCode_backprop/backprop.c:209]   --->   Operation 1114 'ddiv' 'div2' <Predicate = (!icmp_ln208)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 352 <SV = 164> <Delay = 3.25>
ST_352 : Operation 1115 [1/1] (0.00ns)   --->   "%specloopname_ln158 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [../CCode_backprop/backprop.c:158]   --->   Operation 1115 'specloopname' 'specloopname_ln158' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_352 : Operation 1116 [1/1] (0.00ns)   --->   "%bitcast_ln209_1 = bitcast i64 %div2" [../CCode_backprop/backprop.c:209]   --->   Operation 1116 'bitcast' 'bitcast_ln209_1' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_352 : Operation 1117 [1/1] (3.25ns)   --->   "%store_ln209 = store i64 %bitcast_ln209_1, i6 %biases2_addr_1" [../CCode_backprop/backprop.c:209]   --->   Operation 1117 'store' 'store_ln209' <Predicate = (!icmp_ln208)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 64> <RAM>
ST_352 : Operation 1118 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1118 'br' 'br_ln0' <Predicate = (!icmp_ln208)> <Delay = 0.00>

State 353 <SV = 132> <Delay = 1.58>
ST_353 : Operation 1119 [1/1] (1.58ns)   --->   "%br_ln215 = br void %.preheader1.preheader" [../CCode_backprop/backprop.c:215]   --->   Operation 1119 'br' 'br_ln215' <Predicate = true> <Delay = 1.58>

State 354 <SV = 133> <Delay = 8.95>
ST_354 : Operation 1120 [1/1] (0.00ns)   --->   "%indvar_flatten31 = phi i8 %add_ln215, void %.preheader1, i8 0, void %.preheader1.preheader.preheader" [../CCode_backprop/backprop.c:215]   --->   Operation 1120 'phi' 'indvar_flatten31' <Predicate = true> <Delay = 0.00>
ST_354 : Operation 1121 [1/1] (0.00ns)   --->   "%i_8 = phi i7 %select_ln215_2, void %.preheader1, i7 0, void %.preheader1.preheader.preheader" [../CCode_backprop/backprop.c:215]   --->   Operation 1121 'phi' 'i_8' <Predicate = true> <Delay = 0.00>
ST_354 : Operation 1122 [1/1] (0.00ns)   --->   "%j_4 = phi i2 %add_ln216, void %.preheader1, i2 0, void %.preheader1.preheader.preheader" [../CCode_backprop/backprop.c:217]   --->   Operation 1122 'phi' 'j_4' <Predicate = true> <Delay = 0.00>
ST_354 : Operation 1123 [1/1] (0.00ns)   --->   "%norm_7 = phi i64 %norm_6, void %.preheader1, i64 0, void %.preheader1.preheader.preheader"   --->   Operation 1123 'phi' 'norm_7' <Predicate = true> <Delay = 0.00>
ST_354 : Operation 1124 [1/1] (1.91ns)   --->   "%add_ln215 = add i8 %indvar_flatten31, i8 1" [../CCode_backprop/backprop.c:215]   --->   Operation 1124 'add' 'add_ln215' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_354 : Operation 1125 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i7 %i_8" [../CCode_backprop/backprop.c:215]   --->   Operation 1125 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_354 : Operation 1126 [1/1] (0.00ns)   --->   "%empty_55 = trunc i7 %i_8" [../CCode_backprop/backprop.c:215]   --->   Operation 1126 'trunc' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_354 : Operation 1127 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %empty_55, i2 0" [../CCode_backprop/backprop.c:215]   --->   Operation 1127 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_354 : Operation 1128 [1/1] (1.91ns)   --->   "%sub_ln217 = sub i8 %p_shl, i8 %zext_ln215" [../CCode_backprop/backprop.c:217]   --->   Operation 1128 'sub' 'sub_ln217' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_354 : Operation 1129 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1129 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_354 : Operation 1130 [1/1] (1.55ns)   --->   "%icmp_ln215 = icmp_eq  i8 %indvar_flatten31, i8 192" [../CCode_backprop/backprop.c:215]   --->   Operation 1130 'icmp' 'icmp_ln215' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_354 : Operation 1131 [1/1] (0.00ns)   --->   "%br_ln215 = br i1 %icmp_ln215, void %.preheader1, void %.preheader.preheader" [../CCode_backprop/backprop.c:215]   --->   Operation 1131 'br' 'br_ln215' <Predicate = true> <Delay = 0.00>
ST_354 : Operation 1132 [1/1] (0.95ns)   --->   "%icmp_ln216 = icmp_eq  i2 %j_4, i2 3" [../CCode_backprop/backprop.c:216]   --->   Operation 1132 'icmp' 'icmp_ln216' <Predicate = (!icmp_ln215)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_354 : Operation 1133 [1/1] (0.99ns)   --->   "%select_ln215 = select i1 %icmp_ln216, i2 0, i2 %j_4" [../CCode_backprop/backprop.c:215]   --->   Operation 1133 'select' 'select_ln215' <Predicate = (!icmp_ln215)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_354 : Operation 1134 [1/1] (1.87ns)   --->   "%add_ln215_1 = add i7 %i_8, i7 1" [../CCode_backprop/backprop.c:215]   --->   Operation 1134 'add' 'add_ln215_1' <Predicate = (!icmp_ln215)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_354 : Operation 1135 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i7 %add_ln215_1" [../CCode_backprop/backprop.c:215]   --->   Operation 1135 'zext' 'zext_ln215_1' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_354 : Operation 1136 [1/1] (0.00ns)   --->   "%empty_57 = trunc i7 %add_ln215_1" [../CCode_backprop/backprop.c:215]   --->   Operation 1136 'trunc' 'empty_57' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_354 : Operation 1137 [1/1] (0.00ns)   --->   "%p_shl_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %empty_57, i2 0" [../CCode_backprop/backprop.c:215]   --->   Operation 1137 'bitconcatenate' 'p_shl_mid1' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_354 : Operation 1138 [1/1] (1.91ns)   --->   "%sub_ln217_1 = sub i8 %p_shl_mid1, i8 %zext_ln215_1" [../CCode_backprop/backprop.c:217]   --->   Operation 1138 'sub' 'sub_ln217_1' <Predicate = (!icmp_ln215)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_354 : Operation 1139 [1/1] (0.00ns) (grouped into LUT with out node add_ln217)   --->   "%select_ln215_1 = select i1 %icmp_ln216, i8 %sub_ln217_1, i8 %sub_ln217" [../CCode_backprop/backprop.c:215]   --->   Operation 1139 'select' 'select_ln215_1' <Predicate = (!icmp_ln215)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_354 : Operation 1140 [1/1] (0.99ns)   --->   "%select_ln215_2 = select i1 %icmp_ln216, i7 %add_ln215_1, i7 %i_8" [../CCode_backprop/backprop.c:215]   --->   Operation 1140 'select' 'select_ln215_2' <Predicate = (!icmp_ln215)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_354 : Operation 1141 [1/1] (0.00ns) (grouped into LUT with out node add_ln217)   --->   "%trunc_ln217_1_cast = zext i2 %select_ln215" [../CCode_backprop/backprop.c:215]   --->   Operation 1141 'zext' 'trunc_ln217_1_cast' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_354 : Operation 1142 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln217 = add i8 %trunc_ln217_1_cast, i8 %select_ln215_1" [../CCode_backprop/backprop.c:217]   --->   Operation 1142 'add' 'add_ln217' <Predicate = (!icmp_ln215)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_354 : Operation 1143 [1/1] (0.00ns)   --->   "%zext_ln217 = zext i8 %add_ln217" [../CCode_backprop/backprop.c:217]   --->   Operation 1143 'zext' 'zext_ln217' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_354 : Operation 1144 [1/1] (0.00ns)   --->   "%d_weights3_addr = getelementptr i64 %d_weights3, i64 0, i64 %zext_ln217" [../CCode_backprop/backprop.c:217]   --->   Operation 1144 'getelementptr' 'd_weights3_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_354 : Operation 1145 [2/2] (3.25ns)   --->   "%d_weights3_load = load i8 %d_weights3_addr" [../CCode_backprop/backprop.c:217]   --->   Operation 1145 'load' 'd_weights3_load' <Predicate = (!icmp_ln215)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>
ST_354 : Operation 1146 [1/1] (0.00ns)   --->   "%weights3_addr = getelementptr i64 %weights3, i64 0, i64 %zext_ln217" [../CCode_backprop/backprop.c:217]   --->   Operation 1146 'getelementptr' 'weights3_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>

State 355 <SV = 134> <Delay = 3.25>
ST_355 : Operation 1147 [1/2] (3.25ns)   --->   "%d_weights3_load = load i8 %d_weights3_addr" [../CCode_backprop/backprop.c:217]   --->   Operation 1147 'load' 'd_weights3_load' <Predicate = (!icmp_ln215)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>
ST_355 : Operation 1148 [1/1] (1.56ns)   --->   "%add_ln216 = add i2 %select_ln215, i2 1" [../CCode_backprop/backprop.c:216]   --->   Operation 1148 'add' 'add_ln216' <Predicate = (!icmp_ln215)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 356 <SV = 135> <Delay = 7.78>
ST_356 : Operation 1149 [6/6] (7.78ns)   --->   "%mul10 = dmul i64 %d_weights3_load, i64 0.01" [../CCode_backprop/backprop.c:217]   --->   Operation 1149 'dmul' 'mul10' <Predicate = (!icmp_ln215)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_356 : Operation 1150 [1/1] (1.55ns)   --->   "%icmp_ln218 = icmp_eq  i8 %add_ln215, i8 192" [../CCode_backprop/backprop.c:218]   --->   Operation 1150 'icmp' 'icmp_ln218' <Predicate = (!icmp_ln215)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 357 <SV = 136> <Delay = 7.78>
ST_357 : Operation 1151 [5/6] (7.78ns)   --->   "%mul10 = dmul i64 %d_weights3_load, i64 0.01" [../CCode_backprop/backprop.c:217]   --->   Operation 1151 'dmul' 'mul10' <Predicate = (!icmp_ln215)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 358 <SV = 137> <Delay = 7.78>
ST_358 : Operation 1152 [4/6] (7.78ns)   --->   "%mul10 = dmul i64 %d_weights3_load, i64 0.01" [../CCode_backprop/backprop.c:217]   --->   Operation 1152 'dmul' 'mul10' <Predicate = (!icmp_ln215)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 359 <SV = 138> <Delay = 7.78>
ST_359 : Operation 1153 [3/6] (7.78ns)   --->   "%mul10 = dmul i64 %d_weights3_load, i64 0.01" [../CCode_backprop/backprop.c:217]   --->   Operation 1153 'dmul' 'mul10' <Predicate = (!icmp_ln215)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 360 <SV = 139> <Delay = 7.78>
ST_360 : Operation 1154 [2/6] (7.78ns)   --->   "%mul10 = dmul i64 %d_weights3_load, i64 0.01" [../CCode_backprop/backprop.c:217]   --->   Operation 1154 'dmul' 'mul10' <Predicate = (!icmp_ln215)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_360 : Operation 1155 [2/2] (3.25ns)   --->   "%weights3_load = load i8 %weights3_addr" [../CCode_backprop/backprop.c:217]   --->   Operation 1155 'load' 'weights3_load' <Predicate = (!icmp_ln215)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 361 <SV = 140> <Delay = 7.78>
ST_361 : Operation 1156 [1/6] (7.78ns)   --->   "%mul10 = dmul i64 %d_weights3_load, i64 0.01" [../CCode_backprop/backprop.c:217]   --->   Operation 1156 'dmul' 'mul10' <Predicate = (!icmp_ln215)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_361 : Operation 1157 [1/2] (3.25ns)   --->   "%weights3_load = load i8 %weights3_addr" [../CCode_backprop/backprop.c:217]   --->   Operation 1157 'load' 'weights3_load' <Predicate = (!icmp_ln215)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 362 <SV = 141> <Delay = 8.23>
ST_362 : Operation 1158 [1/1] (0.00ns)   --->   "%bitcast_ln217 = bitcast i64 %weights3_load" [../CCode_backprop/backprop.c:217]   --->   Operation 1158 'bitcast' 'bitcast_ln217' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_362 : Operation 1159 [5/5] (8.23ns)   --->   "%sub5 = dsub i64 %bitcast_ln217, i64 %mul10" [../CCode_backprop/backprop.c:217]   --->   Operation 1159 'dsub' 'sub5' <Predicate = (!icmp_ln215)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 363 <SV = 142> <Delay = 8.23>
ST_363 : Operation 1160 [4/5] (8.23ns)   --->   "%sub5 = dsub i64 %bitcast_ln217, i64 %mul10" [../CCode_backprop/backprop.c:217]   --->   Operation 1160 'dsub' 'sub5' <Predicate = (!icmp_ln215)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 364 <SV = 143> <Delay = 8.23>
ST_364 : Operation 1161 [3/5] (8.23ns)   --->   "%sub5 = dsub i64 %bitcast_ln217, i64 %mul10" [../CCode_backprop/backprop.c:217]   --->   Operation 1161 'dsub' 'sub5' <Predicate = (!icmp_ln215)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 365 <SV = 144> <Delay = 8.23>
ST_365 : Operation 1162 [2/5] (8.23ns)   --->   "%sub5 = dsub i64 %bitcast_ln217, i64 %mul10" [../CCode_backprop/backprop.c:217]   --->   Operation 1162 'dsub' 'sub5' <Predicate = (!icmp_ln215)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 366 <SV = 145> <Delay = 8.23>
ST_366 : Operation 1163 [1/5] (8.23ns)   --->   "%sub5 = dsub i64 %bitcast_ln217, i64 %mul10" [../CCode_backprop/backprop.c:217]   --->   Operation 1163 'dsub' 'sub5' <Predicate = (!icmp_ln215)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 367 <SV = 146> <Delay = 7.78>
ST_367 : Operation 1164 [1/1] (0.00ns)   --->   "%bitcast_ln217_1 = bitcast i64 %sub5" [../CCode_backprop/backprop.c:217]   --->   Operation 1164 'bitcast' 'bitcast_ln217_1' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_367 : Operation 1165 [1/1] (3.25ns)   --->   "%store_ln217 = store i64 %bitcast_ln217_1, i8 %weights3_addr" [../CCode_backprop/backprop.c:217]   --->   Operation 1165 'store' 'store_ln217' <Predicate = (!icmp_ln215)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>
ST_367 : Operation 1166 [6/6] (7.78ns)   --->   "%mul11 = dmul i64 %sub5, i64 %sub5" [../CCode_backprop/backprop.c:218]   --->   Operation 1166 'dmul' 'mul11' <Predicate = (!icmp_ln215)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 368 <SV = 147> <Delay = 7.78>
ST_368 : Operation 1167 [5/6] (7.78ns)   --->   "%mul11 = dmul i64 %sub5, i64 %sub5" [../CCode_backprop/backprop.c:218]   --->   Operation 1167 'dmul' 'mul11' <Predicate = (!icmp_ln215)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 369 <SV = 148> <Delay = 7.78>
ST_369 : Operation 1168 [4/6] (7.78ns)   --->   "%mul11 = dmul i64 %sub5, i64 %sub5" [../CCode_backprop/backprop.c:218]   --->   Operation 1168 'dmul' 'mul11' <Predicate = (!icmp_ln215)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 370 <SV = 149> <Delay = 7.78>
ST_370 : Operation 1169 [3/6] (7.78ns)   --->   "%mul11 = dmul i64 %sub5, i64 %sub5" [../CCode_backprop/backprop.c:218]   --->   Operation 1169 'dmul' 'mul11' <Predicate = (!icmp_ln215)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 371 <SV = 150> <Delay = 7.78>
ST_371 : Operation 1170 [2/6] (7.78ns)   --->   "%mul11 = dmul i64 %sub5, i64 %sub5" [../CCode_backprop/backprop.c:218]   --->   Operation 1170 'dmul' 'mul11' <Predicate = (!icmp_ln215)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 372 <SV = 151> <Delay = 7.78>
ST_372 : Operation 1171 [1/6] (7.78ns)   --->   "%mul11 = dmul i64 %sub5, i64 %sub5" [../CCode_backprop/backprop.c:218]   --->   Operation 1171 'dmul' 'mul11' <Predicate = (!icmp_ln215)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 373 <SV = 152> <Delay = 8.93>
ST_373 : Operation 1172 [4/4] (8.93ns)   --->   "%norm_6 = dacc i64 @_ssdm_op_DACC, i64 %mul11, i1 %icmp_ln218" [../CCode_backprop/backprop.c:218]   --->   Operation 1172 'dacc' 'norm_6' <Predicate = (!icmp_ln215)> <Delay = 8.93> <CoreInst = "DAcc_meddsp">   --->   Core 15 'DAcc_meddsp' <Latency = 3> <II = 1> <Delay = 8.93> <FuncUnit> <Opcode : 'dacc'> <InPorts = 2> <OutPorts = 1>

State 374 <SV = 153> <Delay = 8.93>
ST_374 : Operation 1173 [3/4] (8.93ns)   --->   "%norm_6 = dacc i64 @_ssdm_op_DACC, i64 %mul11, i1 %icmp_ln218" [../CCode_backprop/backprop.c:218]   --->   Operation 1173 'dacc' 'norm_6' <Predicate = (!icmp_ln215)> <Delay = 8.93> <CoreInst = "DAcc_meddsp">   --->   Core 15 'DAcc_meddsp' <Latency = 3> <II = 1> <Delay = 8.93> <FuncUnit> <Opcode : 'dacc'> <InPorts = 2> <OutPorts = 1>

State 375 <SV = 154> <Delay = 8.93>
ST_375 : Operation 1174 [2/4] (8.93ns)   --->   "%norm_6 = dacc i64 @_ssdm_op_DACC, i64 %mul11, i1 %icmp_ln218" [../CCode_backprop/backprop.c:218]   --->   Operation 1174 'dacc' 'norm_6' <Predicate = (!icmp_ln215)> <Delay = 8.93> <CoreInst = "DAcc_meddsp">   --->   Core 15 'DAcc_meddsp' <Latency = 3> <II = 1> <Delay = 8.93> <FuncUnit> <Opcode : 'dacc'> <InPorts = 2> <OutPorts = 1>

State 376 <SV = 155> <Delay = 8.93>
ST_376 : Operation 1175 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_215_13_VITIS_LOOP_216_14_str"   --->   Operation 1175 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_376 : Operation 1176 [1/1] (0.00ns)   --->   "%empty_56 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 192, i64 192, i64 192"   --->   Operation 1176 'speclooptripcount' 'empty_56' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_376 : Operation 1177 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1177 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_376 : Operation 1178 [1/1] (0.00ns)   --->   "%specloopname_ln158 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [../CCode_backprop/backprop.c:158]   --->   Operation 1178 'specloopname' 'specloopname_ln158' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_376 : Operation 1179 [1/4] (8.93ns)   --->   "%norm_6 = dacc i64 @_ssdm_op_DACC, i64 %mul11, i1 %icmp_ln218" [../CCode_backprop/backprop.c:218]   --->   Operation 1179 'dacc' 'norm_6' <Predicate = (!icmp_ln215)> <Delay = 8.93> <CoreInst = "DAcc_meddsp">   --->   Core 15 'DAcc_meddsp' <Latency = 3> <II = 1> <Delay = 8.93> <FuncUnit> <Opcode : 'dacc'> <InPorts = 2> <OutPorts = 1>
ST_376 : Operation 1180 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1.preheader"   --->   Operation 1180 'br' 'br_ln0' <Predicate = (!icmp_ln215)> <Delay = 0.00>

State 377 <SV = 134> <Delay = 1.58>
ST_377 : Operation 1181 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 1181 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 378 <SV = 135> <Delay = 9.49>
ST_378 : Operation 1182 [1/1] (0.00ns)   --->   "%i_9 = phi i2 %add_ln221, void %.split12, i2 0, void %.preheader.preheader" [../CCode_backprop/backprop.c:222]   --->   Operation 1182 'phi' 'i_9' <Predicate = true> <Delay = 0.00>
ST_378 : Operation 1183 [1/1] (0.00ns)   --->   "%bias_norm_7 = phi i64 %bias_norm_8, void %.split12, i64 0, void %.preheader.preheader"   --->   Operation 1183 'phi' 'bias_norm_7' <Predicate = true> <Delay = 0.00>
ST_378 : Operation 1184 [1/1] (1.56ns)   --->   "%add_ln221 = add i2 %i_9, i2 1" [../CCode_backprop/backprop.c:221]   --->   Operation 1184 'add' 'add_ln221' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_378 : Operation 1185 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1185 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_378 : Operation 1186 [1/1] (0.95ns)   --->   "%icmp_ln221 = icmp_eq  i2 %i_9, i2 3" [../CCode_backprop/backprop.c:221]   --->   Operation 1186 'icmp' 'icmp_ln221' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_378 : Operation 1187 [1/1] (0.00ns)   --->   "%empty_58 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 1187 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_378 : Operation 1188 [1/1] (0.00ns)   --->   "%br_ln221 = br i1 %icmp_ln221, void %.split12, void" [../CCode_backprop/backprop.c:221]   --->   Operation 1188 'br' 'br_ln221' <Predicate = true> <Delay = 0.00>
ST_378 : Operation 1189 [1/1] (1.70ns)   --->   "%tmp_1 = mux i64 @_ssdm_op_Mux.ap_auto.3double.i2, i64 %d_biases3_0_read_1, i64 %d_biases3_1_read_1, i64 %d_biases3_2_read_1, i2 %i_9" [../CCode_backprop/backprop.c:222]   --->   Operation 1189 'mux' 'tmp_1' <Predicate = (!icmp_ln221)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_378 : Operation 1190 [6/6] (7.78ns)   --->   "%mul8 = dmul i64 %tmp_1, i64 0.01" [../CCode_backprop/backprop.c:222]   --->   Operation 1190 'dmul' 'mul8' <Predicate = (!icmp_ln221)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_378 : Operation 1191 [1/1] (0.00ns)   --->   "%zext_ln222 = zext i2 %i_9" [../CCode_backprop/backprop.c:222]   --->   Operation 1191 'zext' 'zext_ln222' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_378 : Operation 1192 [1/1] (0.00ns)   --->   "%biases3_addr = getelementptr i64 %biases3, i64 0, i64 %zext_ln222" [../CCode_backprop/backprop.c:222]   --->   Operation 1192 'getelementptr' 'biases3_addr' <Predicate = (!icmp_ln221)> <Delay = 0.00>

State 379 <SV = 136> <Delay = 7.78>
ST_379 : Operation 1193 [5/6] (7.78ns)   --->   "%mul8 = dmul i64 %tmp_1, i64 0.01" [../CCode_backprop/backprop.c:222]   --->   Operation 1193 'dmul' 'mul8' <Predicate = (!icmp_ln221)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 380 <SV = 137> <Delay = 7.78>
ST_380 : Operation 1194 [4/6] (7.78ns)   --->   "%mul8 = dmul i64 %tmp_1, i64 0.01" [../CCode_backprop/backprop.c:222]   --->   Operation 1194 'dmul' 'mul8' <Predicate = (!icmp_ln221)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 381 <SV = 138> <Delay = 7.78>
ST_381 : Operation 1195 [3/6] (7.78ns)   --->   "%mul8 = dmul i64 %tmp_1, i64 0.01" [../CCode_backprop/backprop.c:222]   --->   Operation 1195 'dmul' 'mul8' <Predicate = (!icmp_ln221)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 382 <SV = 139> <Delay = 7.78>
ST_382 : Operation 1196 [2/6] (7.78ns)   --->   "%mul8 = dmul i64 %tmp_1, i64 0.01" [../CCode_backprop/backprop.c:222]   --->   Operation 1196 'dmul' 'mul8' <Predicate = (!icmp_ln221)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_382 : Operation 1197 [2/2] (2.32ns)   --->   "%biases3_load = load i2 %biases3_addr" [../CCode_backprop/backprop.c:222]   --->   Operation 1197 'load' 'biases3_load' <Predicate = (!icmp_ln221)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 3> <RAM>

State 383 <SV = 140> <Delay = 7.78>
ST_383 : Operation 1198 [1/6] (7.78ns)   --->   "%mul8 = dmul i64 %tmp_1, i64 0.01" [../CCode_backprop/backprop.c:222]   --->   Operation 1198 'dmul' 'mul8' <Predicate = (!icmp_ln221)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_383 : Operation 1199 [1/2] (2.32ns)   --->   "%biases3_load = load i2 %biases3_addr" [../CCode_backprop/backprop.c:222]   --->   Operation 1199 'load' 'biases3_load' <Predicate = (!icmp_ln221)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 3> <RAM>

State 384 <SV = 141> <Delay = 8.23>
ST_384 : Operation 1200 [1/1] (0.00ns)   --->   "%bitcast_ln222 = bitcast i64 %biases3_load" [../CCode_backprop/backprop.c:222]   --->   Operation 1200 'bitcast' 'bitcast_ln222' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_384 : Operation 1201 [5/5] (8.23ns)   --->   "%sub4 = dsub i64 %bitcast_ln222, i64 %mul8" [../CCode_backprop/backprop.c:222]   --->   Operation 1201 'dsub' 'sub4' <Predicate = (!icmp_ln221)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 385 <SV = 142> <Delay = 8.23>
ST_385 : Operation 1202 [4/5] (8.23ns)   --->   "%sub4 = dsub i64 %bitcast_ln222, i64 %mul8" [../CCode_backprop/backprop.c:222]   --->   Operation 1202 'dsub' 'sub4' <Predicate = (!icmp_ln221)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 386 <SV = 143> <Delay = 8.23>
ST_386 : Operation 1203 [3/5] (8.23ns)   --->   "%sub4 = dsub i64 %bitcast_ln222, i64 %mul8" [../CCode_backprop/backprop.c:222]   --->   Operation 1203 'dsub' 'sub4' <Predicate = (!icmp_ln221)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 387 <SV = 144> <Delay = 8.23>
ST_387 : Operation 1204 [2/5] (8.23ns)   --->   "%sub4 = dsub i64 %bitcast_ln222, i64 %mul8" [../CCode_backprop/backprop.c:222]   --->   Operation 1204 'dsub' 'sub4' <Predicate = (!icmp_ln221)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 388 <SV = 145> <Delay = 8.23>
ST_388 : Operation 1205 [1/5] (8.23ns)   --->   "%sub4 = dsub i64 %bitcast_ln222, i64 %mul8" [../CCode_backprop/backprop.c:222]   --->   Operation 1205 'dsub' 'sub4' <Predicate = (!icmp_ln221)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 389 <SV = 146> <Delay = 7.78>
ST_389 : Operation 1206 [1/1] (0.00ns)   --->   "%bitcast_ln222_1 = bitcast i64 %sub4" [../CCode_backprop/backprop.c:222]   --->   Operation 1206 'bitcast' 'bitcast_ln222_1' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_389 : Operation 1207 [1/1] (2.32ns)   --->   "%store_ln222 = store i64 %bitcast_ln222_1, i2 %biases3_addr" [../CCode_backprop/backprop.c:222]   --->   Operation 1207 'store' 'store_ln222' <Predicate = (!icmp_ln221)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 3> <RAM>
ST_389 : Operation 1208 [6/6] (7.78ns)   --->   "%mul9 = dmul i64 %sub4, i64 %sub4" [../CCode_backprop/backprop.c:223]   --->   Operation 1208 'dmul' 'mul9' <Predicate = (!icmp_ln221)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 390 <SV = 147> <Delay = 7.78>
ST_390 : Operation 1209 [5/6] (7.78ns)   --->   "%mul9 = dmul i64 %sub4, i64 %sub4" [../CCode_backprop/backprop.c:223]   --->   Operation 1209 'dmul' 'mul9' <Predicate = (!icmp_ln221)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 391 <SV = 148> <Delay = 7.78>
ST_391 : Operation 1210 [4/6] (7.78ns)   --->   "%mul9 = dmul i64 %sub4, i64 %sub4" [../CCode_backprop/backprop.c:223]   --->   Operation 1210 'dmul' 'mul9' <Predicate = (!icmp_ln221)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 392 <SV = 149> <Delay = 7.78>
ST_392 : Operation 1211 [3/6] (7.78ns)   --->   "%mul9 = dmul i64 %sub4, i64 %sub4" [../CCode_backprop/backprop.c:223]   --->   Operation 1211 'dmul' 'mul9' <Predicate = (!icmp_ln221)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 393 <SV = 150> <Delay = 7.78>
ST_393 : Operation 1212 [2/6] (7.78ns)   --->   "%mul9 = dmul i64 %sub4, i64 %sub4" [../CCode_backprop/backprop.c:223]   --->   Operation 1212 'dmul' 'mul9' <Predicate = (!icmp_ln221)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 394 <SV = 151> <Delay = 7.78>
ST_394 : Operation 1213 [1/6] (7.78ns)   --->   "%mul9 = dmul i64 %sub4, i64 %sub4" [../CCode_backprop/backprop.c:223]   --->   Operation 1213 'dmul' 'mul9' <Predicate = (!icmp_ln221)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 395 <SV = 152> <Delay = 9.89>
ST_395 : Operation 1214 [1/1] (0.95ns)   --->   "%icmp_ln223 = icmp_eq  i2 %add_ln221, i2 3" [../CCode_backprop/backprop.c:223]   --->   Operation 1214 'icmp' 'icmp_ln223' <Predicate = (!icmp_ln221)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_395 : Operation 1215 [4/4] (8.93ns)   --->   "%bias_norm_8 = dacc i64 @_ssdm_op_DACC, i64 %mul9, i1 %icmp_ln223" [../CCode_backprop/backprop.c:223]   --->   Operation 1215 'dacc' 'bias_norm_8' <Predicate = (!icmp_ln221)> <Delay = 8.93> <CoreInst = "DAcc_meddsp">   --->   Core 15 'DAcc_meddsp' <Latency = 3> <II = 1> <Delay = 8.93> <FuncUnit> <Opcode : 'dacc'> <InPorts = 2> <OutPorts = 1>

State 396 <SV = 153> <Delay = 8.93>
ST_396 : Operation 1216 [3/4] (8.93ns)   --->   "%bias_norm_8 = dacc i64 @_ssdm_op_DACC, i64 %mul9, i1 %icmp_ln223" [../CCode_backprop/backprop.c:223]   --->   Operation 1216 'dacc' 'bias_norm_8' <Predicate = (!icmp_ln221)> <Delay = 8.93> <CoreInst = "DAcc_meddsp">   --->   Core 15 'DAcc_meddsp' <Latency = 3> <II = 1> <Delay = 8.93> <FuncUnit> <Opcode : 'dacc'> <InPorts = 2> <OutPorts = 1>

State 397 <SV = 154> <Delay = 8.93>
ST_397 : Operation 1217 [2/4] (8.93ns)   --->   "%bias_norm_8 = dacc i64 @_ssdm_op_DACC, i64 %mul9, i1 %icmp_ln223" [../CCode_backprop/backprop.c:223]   --->   Operation 1217 'dacc' 'bias_norm_8' <Predicate = (!icmp_ln221)> <Delay = 8.93> <CoreInst = "DAcc_meddsp">   --->   Core 15 'DAcc_meddsp' <Latency = 3> <II = 1> <Delay = 8.93> <FuncUnit> <Opcode : 'dacc'> <InPorts = 2> <OutPorts = 1>

State 398 <SV = 155> <Delay = 8.93>
ST_398 : Operation 1218 [1/1] (0.00ns)   --->   "%specloopname_ln158 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [../CCode_backprop/backprop.c:158]   --->   Operation 1218 'specloopname' 'specloopname_ln158' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_398 : Operation 1219 [1/4] (8.93ns)   --->   "%bias_norm_8 = dacc i64 @_ssdm_op_DACC, i64 %mul9, i1 %icmp_ln223" [../CCode_backprop/backprop.c:223]   --->   Operation 1219 'dacc' 'bias_norm_8' <Predicate = (!icmp_ln221)> <Delay = 8.93> <CoreInst = "DAcc_meddsp">   --->   Core 15 'DAcc_meddsp' <Latency = 3> <II = 1> <Delay = 8.93> <FuncUnit> <Opcode : 'dacc'> <InPorts = 2> <OutPorts = 1>
ST_398 : Operation 1220 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 1220 'br' 'br_ln0' <Predicate = (!icmp_ln221)> <Delay = 0.00>

State 399 <SV = 136> <Delay = 8.90>
ST_399 : Operation 1221 [30/30] (8.90ns)   --->   "%norm_8 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_7" [../CCode_backprop/backprop.c:226]   --->   Operation 1221 'dsqrt' 'norm_8' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 400 <SV = 137> <Delay = 8.90>
ST_400 : Operation 1222 [29/30] (8.90ns)   --->   "%norm_8 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_7" [../CCode_backprop/backprop.c:226]   --->   Operation 1222 'dsqrt' 'norm_8' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 401 <SV = 138> <Delay = 8.90>
ST_401 : Operation 1223 [28/30] (8.90ns)   --->   "%norm_8 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_7" [../CCode_backprop/backprop.c:226]   --->   Operation 1223 'dsqrt' 'norm_8' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 402 <SV = 139> <Delay = 8.90>
ST_402 : Operation 1224 [27/30] (8.90ns)   --->   "%norm_8 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_7" [../CCode_backprop/backprop.c:226]   --->   Operation 1224 'dsqrt' 'norm_8' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 403 <SV = 140> <Delay = 8.90>
ST_403 : Operation 1225 [26/30] (8.90ns)   --->   "%norm_8 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_7" [../CCode_backprop/backprop.c:226]   --->   Operation 1225 'dsqrt' 'norm_8' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 404 <SV = 141> <Delay = 8.90>
ST_404 : Operation 1226 [25/30] (8.90ns)   --->   "%norm_8 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_7" [../CCode_backprop/backprop.c:226]   --->   Operation 1226 'dsqrt' 'norm_8' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 405 <SV = 142> <Delay = 8.90>
ST_405 : Operation 1227 [24/30] (8.90ns)   --->   "%norm_8 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_7" [../CCode_backprop/backprop.c:226]   --->   Operation 1227 'dsqrt' 'norm_8' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 406 <SV = 143> <Delay = 8.90>
ST_406 : Operation 1228 [23/30] (8.90ns)   --->   "%norm_8 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_7" [../CCode_backprop/backprop.c:226]   --->   Operation 1228 'dsqrt' 'norm_8' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 407 <SV = 144> <Delay = 8.90>
ST_407 : Operation 1229 [22/30] (8.90ns)   --->   "%norm_8 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_7" [../CCode_backprop/backprop.c:226]   --->   Operation 1229 'dsqrt' 'norm_8' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 408 <SV = 145> <Delay = 8.90>
ST_408 : Operation 1230 [21/30] (8.90ns)   --->   "%norm_8 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_7" [../CCode_backprop/backprop.c:226]   --->   Operation 1230 'dsqrt' 'norm_8' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 409 <SV = 146> <Delay = 8.90>
ST_409 : Operation 1231 [20/30] (8.90ns)   --->   "%norm_8 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_7" [../CCode_backprop/backprop.c:226]   --->   Operation 1231 'dsqrt' 'norm_8' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 410 <SV = 147> <Delay = 8.90>
ST_410 : Operation 1232 [19/30] (8.90ns)   --->   "%norm_8 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_7" [../CCode_backprop/backprop.c:226]   --->   Operation 1232 'dsqrt' 'norm_8' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 411 <SV = 148> <Delay = 8.90>
ST_411 : Operation 1233 [18/30] (8.90ns)   --->   "%norm_8 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_7" [../CCode_backprop/backprop.c:226]   --->   Operation 1233 'dsqrt' 'norm_8' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 412 <SV = 149> <Delay = 8.90>
ST_412 : Operation 1234 [17/30] (8.90ns)   --->   "%norm_8 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_7" [../CCode_backprop/backprop.c:226]   --->   Operation 1234 'dsqrt' 'norm_8' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 413 <SV = 150> <Delay = 8.90>
ST_413 : Operation 1235 [16/30] (8.90ns)   --->   "%norm_8 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_7" [../CCode_backprop/backprop.c:226]   --->   Operation 1235 'dsqrt' 'norm_8' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 414 <SV = 151> <Delay = 8.90>
ST_414 : Operation 1236 [15/30] (8.90ns)   --->   "%norm_8 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_7" [../CCode_backprop/backprop.c:226]   --->   Operation 1236 'dsqrt' 'norm_8' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 415 <SV = 152> <Delay = 8.90>
ST_415 : Operation 1237 [14/30] (8.90ns)   --->   "%norm_8 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_7" [../CCode_backprop/backprop.c:226]   --->   Operation 1237 'dsqrt' 'norm_8' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 416 <SV = 153> <Delay = 8.90>
ST_416 : Operation 1238 [13/30] (8.90ns)   --->   "%norm_8 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_7" [../CCode_backprop/backprop.c:226]   --->   Operation 1238 'dsqrt' 'norm_8' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 417 <SV = 154> <Delay = 8.90>
ST_417 : Operation 1239 [12/30] (8.90ns)   --->   "%norm_8 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_7" [../CCode_backprop/backprop.c:226]   --->   Operation 1239 'dsqrt' 'norm_8' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 418 <SV = 155> <Delay = 8.90>
ST_418 : Operation 1240 [11/30] (8.90ns)   --->   "%norm_8 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_7" [../CCode_backprop/backprop.c:226]   --->   Operation 1240 'dsqrt' 'norm_8' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 419 <SV = 156> <Delay = 8.90>
ST_419 : Operation 1241 [10/30] (8.90ns)   --->   "%norm_8 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_7" [../CCode_backprop/backprop.c:226]   --->   Operation 1241 'dsqrt' 'norm_8' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 420 <SV = 157> <Delay = 8.90>
ST_420 : Operation 1242 [9/30] (8.90ns)   --->   "%norm_8 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_7" [../CCode_backprop/backprop.c:226]   --->   Operation 1242 'dsqrt' 'norm_8' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 421 <SV = 158> <Delay = 8.90>
ST_421 : Operation 1243 [8/30] (8.90ns)   --->   "%norm_8 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_7" [../CCode_backprop/backprop.c:226]   --->   Operation 1243 'dsqrt' 'norm_8' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 422 <SV = 159> <Delay = 8.90>
ST_422 : Operation 1244 [7/30] (8.90ns)   --->   "%norm_8 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_7" [../CCode_backprop/backprop.c:226]   --->   Operation 1244 'dsqrt' 'norm_8' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 423 <SV = 160> <Delay = 8.90>
ST_423 : Operation 1245 [6/30] (8.90ns)   --->   "%norm_8 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_7" [../CCode_backprop/backprop.c:226]   --->   Operation 1245 'dsqrt' 'norm_8' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 424 <SV = 161> <Delay = 8.90>
ST_424 : Operation 1246 [5/30] (8.90ns)   --->   "%norm_8 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_7" [../CCode_backprop/backprop.c:226]   --->   Operation 1246 'dsqrt' 'norm_8' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 425 <SV = 162> <Delay = 8.90>
ST_425 : Operation 1247 [4/30] (8.90ns)   --->   "%norm_8 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_7" [../CCode_backprop/backprop.c:226]   --->   Operation 1247 'dsqrt' 'norm_8' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 426 <SV = 163> <Delay = 8.90>
ST_426 : Operation 1248 [3/30] (8.90ns)   --->   "%norm_8 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_7" [../CCode_backprop/backprop.c:226]   --->   Operation 1248 'dsqrt' 'norm_8' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 427 <SV = 164> <Delay = 8.90>
ST_427 : Operation 1249 [2/30] (8.90ns)   --->   "%norm_8 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_7" [../CCode_backprop/backprop.c:226]   --->   Operation 1249 'dsqrt' 'norm_8' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 428 <SV = 165> <Delay = 8.90>
ST_428 : Operation 1250 [1/30] (8.90ns)   --->   "%norm_8 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_7" [../CCode_backprop/backprop.c:226]   --->   Operation 1250 'dsqrt' 'norm_8' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_428 : Operation 1251 [1/1] (1.58ns)   --->   "%br_ln229 = br void" [../CCode_backprop/backprop.c:229]   --->   Operation 1251 'br' 'br_ln229' <Predicate = true> <Delay = 1.58>

State 429 <SV = 166> <Delay = 8.95>
ST_429 : Operation 1252 [1/1] (0.00ns)   --->   "%indvar_flatten39 = phi i8 0, void, i8 %add_ln229, void %.split10" [../CCode_backprop/backprop.c:229]   --->   Operation 1252 'phi' 'indvar_flatten39' <Predicate = true> <Delay = 0.00>
ST_429 : Operation 1253 [1/1] (0.00ns)   --->   "%i_10 = phi i7 0, void, i7 %select_ln229_2, void %.split10" [../CCode_backprop/backprop.c:229]   --->   Operation 1253 'phi' 'i_10' <Predicate = true> <Delay = 0.00>
ST_429 : Operation 1254 [1/1] (0.00ns)   --->   "%j_5 = phi i2 0, void, i2 %add_ln230, void %.split10" [../CCode_backprop/backprop.c:231]   --->   Operation 1254 'phi' 'j_5' <Predicate = true> <Delay = 0.00>
ST_429 : Operation 1255 [1/1] (1.91ns)   --->   "%add_ln229 = add i8 %indvar_flatten39, i8 1" [../CCode_backprop/backprop.c:229]   --->   Operation 1255 'add' 'add_ln229' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_429 : Operation 1256 [1/1] (0.00ns)   --->   "%zext_ln229 = zext i7 %i_10" [../CCode_backprop/backprop.c:229]   --->   Operation 1256 'zext' 'zext_ln229' <Predicate = true> <Delay = 0.00>
ST_429 : Operation 1257 [1/1] (0.00ns)   --->   "%empty_59 = trunc i7 %i_10" [../CCode_backprop/backprop.c:229]   --->   Operation 1257 'trunc' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_429 : Operation 1258 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %empty_59, i2 0" [../CCode_backprop/backprop.c:229]   --->   Operation 1258 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_429 : Operation 1259 [1/1] (1.91ns)   --->   "%sub_ln231 = sub i8 %p_shl1, i8 %zext_ln229" [../CCode_backprop/backprop.c:231]   --->   Operation 1259 'sub' 'sub_ln231' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_429 : Operation 1260 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1260 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_429 : Operation 1261 [1/1] (1.55ns)   --->   "%icmp_ln229 = icmp_eq  i8 %indvar_flatten39, i8 192" [../CCode_backprop/backprop.c:229]   --->   Operation 1261 'icmp' 'icmp_ln229' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_429 : Operation 1262 [1/1] (0.00ns)   --->   "%br_ln229 = br i1 %icmp_ln229, void %.split10, void" [../CCode_backprop/backprop.c:229]   --->   Operation 1262 'br' 'br_ln229' <Predicate = true> <Delay = 0.00>
ST_429 : Operation 1263 [1/1] (0.95ns)   --->   "%icmp_ln230 = icmp_eq  i2 %j_5, i2 3" [../CCode_backprop/backprop.c:230]   --->   Operation 1263 'icmp' 'icmp_ln230' <Predicate = (!icmp_ln229)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_429 : Operation 1264 [1/1] (0.99ns)   --->   "%select_ln229 = select i1 %icmp_ln230, i2 0, i2 %j_5" [../CCode_backprop/backprop.c:229]   --->   Operation 1264 'select' 'select_ln229' <Predicate = (!icmp_ln229)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_429 : Operation 1265 [1/1] (1.87ns)   --->   "%add_ln229_1 = add i7 %i_10, i7 1" [../CCode_backprop/backprop.c:229]   --->   Operation 1265 'add' 'add_ln229_1' <Predicate = (!icmp_ln229)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_429 : Operation 1266 [1/1] (0.00ns)   --->   "%zext_ln229_1 = zext i7 %add_ln229_1" [../CCode_backprop/backprop.c:229]   --->   Operation 1266 'zext' 'zext_ln229_1' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_429 : Operation 1267 [1/1] (0.00ns)   --->   "%empty_61 = trunc i7 %add_ln229_1" [../CCode_backprop/backprop.c:229]   --->   Operation 1267 'trunc' 'empty_61' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_429 : Operation 1268 [1/1] (0.00ns)   --->   "%p_shl21_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %empty_61, i2 0" [../CCode_backprop/backprop.c:229]   --->   Operation 1268 'bitconcatenate' 'p_shl21_mid1' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_429 : Operation 1269 [1/1] (1.91ns)   --->   "%sub_ln231_1 = sub i8 %p_shl21_mid1, i8 %zext_ln229_1" [../CCode_backprop/backprop.c:231]   --->   Operation 1269 'sub' 'sub_ln231_1' <Predicate = (!icmp_ln229)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_429 : Operation 1270 [1/1] (0.00ns) (grouped into LUT with out node add_ln231)   --->   "%select_ln229_1 = select i1 %icmp_ln230, i8 %sub_ln231_1, i8 %sub_ln231" [../CCode_backprop/backprop.c:229]   --->   Operation 1270 'select' 'select_ln229_1' <Predicate = (!icmp_ln229)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_429 : Operation 1271 [1/1] (0.99ns)   --->   "%select_ln229_2 = select i1 %icmp_ln230, i7 %add_ln229_1, i7 %i_10" [../CCode_backprop/backprop.c:229]   --->   Operation 1271 'select' 'select_ln229_2' <Predicate = (!icmp_ln229)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_429 : Operation 1272 [1/1] (0.00ns) (grouped into LUT with out node add_ln231)   --->   "%zext_ln231 = zext i2 %select_ln229" [../CCode_backprop/backprop.c:231]   --->   Operation 1272 'zext' 'zext_ln231' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_429 : Operation 1273 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln231 = add i8 %zext_ln231, i8 %select_ln229_1" [../CCode_backprop/backprop.c:231]   --->   Operation 1273 'add' 'add_ln231' <Predicate = (!icmp_ln229)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_429 : Operation 1274 [1/1] (0.00ns)   --->   "%zext_ln231_1 = zext i8 %add_ln231" [../CCode_backprop/backprop.c:231]   --->   Operation 1274 'zext' 'zext_ln231_1' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_429 : Operation 1275 [1/1] (0.00ns)   --->   "%weights3_addr_1 = getelementptr i64 %weights3, i64 0, i64 %zext_ln231_1" [../CCode_backprop/backprop.c:231]   --->   Operation 1275 'getelementptr' 'weights3_addr_1' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_429 : Operation 1276 [2/2] (3.25ns)   --->   "%weights3_load_1 = load i8 %weights3_addr_1" [../CCode_backprop/backprop.c:231]   --->   Operation 1276 'load' 'weights3_load_1' <Predicate = (!icmp_ln229)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 430 <SV = 167> <Delay = 3.25>
ST_430 : Operation 1277 [1/2] (3.25ns)   --->   "%weights3_load_1 = load i8 %weights3_addr_1" [../CCode_backprop/backprop.c:231]   --->   Operation 1277 'load' 'weights3_load_1' <Predicate = (!icmp_ln229)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>
ST_430 : Operation 1278 [1/1] (1.56ns)   --->   "%add_ln230 = add i2 %select_ln229, i2 1" [../CCode_backprop/backprop.c:230]   --->   Operation 1278 'add' 'add_ln230' <Predicate = (!icmp_ln229)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 431 <SV = 168> <Delay = 8.62>
ST_431 : Operation 1279 [1/1] (0.00ns)   --->   "%bitcast_ln231 = bitcast i64 %weights3_load_1" [../CCode_backprop/backprop.c:231]   --->   Operation 1279 'bitcast' 'bitcast_ln231' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_431 : Operation 1280 [31/31] (8.62ns)   --->   "%div5 = ddiv i64 %bitcast_ln231, i64 %norm_8" [../CCode_backprop/backprop.c:231]   --->   Operation 1280 'ddiv' 'div5' <Predicate = (!icmp_ln229)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 432 <SV = 169> <Delay = 8.62>
ST_432 : Operation 1281 [30/31] (8.62ns)   --->   "%div5 = ddiv i64 %bitcast_ln231, i64 %norm_8" [../CCode_backprop/backprop.c:231]   --->   Operation 1281 'ddiv' 'div5' <Predicate = (!icmp_ln229)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 433 <SV = 170> <Delay = 8.62>
ST_433 : Operation 1282 [29/31] (8.62ns)   --->   "%div5 = ddiv i64 %bitcast_ln231, i64 %norm_8" [../CCode_backprop/backprop.c:231]   --->   Operation 1282 'ddiv' 'div5' <Predicate = (!icmp_ln229)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 434 <SV = 171> <Delay = 8.62>
ST_434 : Operation 1283 [28/31] (8.62ns)   --->   "%div5 = ddiv i64 %bitcast_ln231, i64 %norm_8" [../CCode_backprop/backprop.c:231]   --->   Operation 1283 'ddiv' 'div5' <Predicate = (!icmp_ln229)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 435 <SV = 172> <Delay = 8.62>
ST_435 : Operation 1284 [27/31] (8.62ns)   --->   "%div5 = ddiv i64 %bitcast_ln231, i64 %norm_8" [../CCode_backprop/backprop.c:231]   --->   Operation 1284 'ddiv' 'div5' <Predicate = (!icmp_ln229)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 436 <SV = 173> <Delay = 8.62>
ST_436 : Operation 1285 [26/31] (8.62ns)   --->   "%div5 = ddiv i64 %bitcast_ln231, i64 %norm_8" [../CCode_backprop/backprop.c:231]   --->   Operation 1285 'ddiv' 'div5' <Predicate = (!icmp_ln229)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 437 <SV = 174> <Delay = 8.62>
ST_437 : Operation 1286 [25/31] (8.62ns)   --->   "%div5 = ddiv i64 %bitcast_ln231, i64 %norm_8" [../CCode_backprop/backprop.c:231]   --->   Operation 1286 'ddiv' 'div5' <Predicate = (!icmp_ln229)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 438 <SV = 175> <Delay = 8.62>
ST_438 : Operation 1287 [24/31] (8.62ns)   --->   "%div5 = ddiv i64 %bitcast_ln231, i64 %norm_8" [../CCode_backprop/backprop.c:231]   --->   Operation 1287 'ddiv' 'div5' <Predicate = (!icmp_ln229)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 439 <SV = 176> <Delay = 8.62>
ST_439 : Operation 1288 [23/31] (8.62ns)   --->   "%div5 = ddiv i64 %bitcast_ln231, i64 %norm_8" [../CCode_backprop/backprop.c:231]   --->   Operation 1288 'ddiv' 'div5' <Predicate = (!icmp_ln229)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 440 <SV = 177> <Delay = 8.62>
ST_440 : Operation 1289 [22/31] (8.62ns)   --->   "%div5 = ddiv i64 %bitcast_ln231, i64 %norm_8" [../CCode_backprop/backprop.c:231]   --->   Operation 1289 'ddiv' 'div5' <Predicate = (!icmp_ln229)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 441 <SV = 178> <Delay = 8.62>
ST_441 : Operation 1290 [21/31] (8.62ns)   --->   "%div5 = ddiv i64 %bitcast_ln231, i64 %norm_8" [../CCode_backprop/backprop.c:231]   --->   Operation 1290 'ddiv' 'div5' <Predicate = (!icmp_ln229)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 442 <SV = 179> <Delay = 8.62>
ST_442 : Operation 1291 [20/31] (8.62ns)   --->   "%div5 = ddiv i64 %bitcast_ln231, i64 %norm_8" [../CCode_backprop/backprop.c:231]   --->   Operation 1291 'ddiv' 'div5' <Predicate = (!icmp_ln229)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 443 <SV = 180> <Delay = 8.62>
ST_443 : Operation 1292 [19/31] (8.62ns)   --->   "%div5 = ddiv i64 %bitcast_ln231, i64 %norm_8" [../CCode_backprop/backprop.c:231]   --->   Operation 1292 'ddiv' 'div5' <Predicate = (!icmp_ln229)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 444 <SV = 181> <Delay = 8.62>
ST_444 : Operation 1293 [18/31] (8.62ns)   --->   "%div5 = ddiv i64 %bitcast_ln231, i64 %norm_8" [../CCode_backprop/backprop.c:231]   --->   Operation 1293 'ddiv' 'div5' <Predicate = (!icmp_ln229)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 445 <SV = 182> <Delay = 8.62>
ST_445 : Operation 1294 [17/31] (8.62ns)   --->   "%div5 = ddiv i64 %bitcast_ln231, i64 %norm_8" [../CCode_backprop/backprop.c:231]   --->   Operation 1294 'ddiv' 'div5' <Predicate = (!icmp_ln229)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 446 <SV = 183> <Delay = 8.62>
ST_446 : Operation 1295 [16/31] (8.62ns)   --->   "%div5 = ddiv i64 %bitcast_ln231, i64 %norm_8" [../CCode_backprop/backprop.c:231]   --->   Operation 1295 'ddiv' 'div5' <Predicate = (!icmp_ln229)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 447 <SV = 184> <Delay = 8.62>
ST_447 : Operation 1296 [15/31] (8.62ns)   --->   "%div5 = ddiv i64 %bitcast_ln231, i64 %norm_8" [../CCode_backprop/backprop.c:231]   --->   Operation 1296 'ddiv' 'div5' <Predicate = (!icmp_ln229)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 448 <SV = 185> <Delay = 8.62>
ST_448 : Operation 1297 [14/31] (8.62ns)   --->   "%div5 = ddiv i64 %bitcast_ln231, i64 %norm_8" [../CCode_backprop/backprop.c:231]   --->   Operation 1297 'ddiv' 'div5' <Predicate = (!icmp_ln229)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 449 <SV = 186> <Delay = 8.62>
ST_449 : Operation 1298 [13/31] (8.62ns)   --->   "%div5 = ddiv i64 %bitcast_ln231, i64 %norm_8" [../CCode_backprop/backprop.c:231]   --->   Operation 1298 'ddiv' 'div5' <Predicate = (!icmp_ln229)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 450 <SV = 187> <Delay = 8.62>
ST_450 : Operation 1299 [12/31] (8.62ns)   --->   "%div5 = ddiv i64 %bitcast_ln231, i64 %norm_8" [../CCode_backprop/backprop.c:231]   --->   Operation 1299 'ddiv' 'div5' <Predicate = (!icmp_ln229)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 451 <SV = 188> <Delay = 8.62>
ST_451 : Operation 1300 [11/31] (8.62ns)   --->   "%div5 = ddiv i64 %bitcast_ln231, i64 %norm_8" [../CCode_backprop/backprop.c:231]   --->   Operation 1300 'ddiv' 'div5' <Predicate = (!icmp_ln229)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 452 <SV = 189> <Delay = 8.62>
ST_452 : Operation 1301 [10/31] (8.62ns)   --->   "%div5 = ddiv i64 %bitcast_ln231, i64 %norm_8" [../CCode_backprop/backprop.c:231]   --->   Operation 1301 'ddiv' 'div5' <Predicate = (!icmp_ln229)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 453 <SV = 190> <Delay = 8.62>
ST_453 : Operation 1302 [9/31] (8.62ns)   --->   "%div5 = ddiv i64 %bitcast_ln231, i64 %norm_8" [../CCode_backprop/backprop.c:231]   --->   Operation 1302 'ddiv' 'div5' <Predicate = (!icmp_ln229)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 454 <SV = 191> <Delay = 8.62>
ST_454 : Operation 1303 [8/31] (8.62ns)   --->   "%div5 = ddiv i64 %bitcast_ln231, i64 %norm_8" [../CCode_backprop/backprop.c:231]   --->   Operation 1303 'ddiv' 'div5' <Predicate = (!icmp_ln229)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 455 <SV = 192> <Delay = 8.62>
ST_455 : Operation 1304 [7/31] (8.62ns)   --->   "%div5 = ddiv i64 %bitcast_ln231, i64 %norm_8" [../CCode_backprop/backprop.c:231]   --->   Operation 1304 'ddiv' 'div5' <Predicate = (!icmp_ln229)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 456 <SV = 193> <Delay = 8.62>
ST_456 : Operation 1305 [6/31] (8.62ns)   --->   "%div5 = ddiv i64 %bitcast_ln231, i64 %norm_8" [../CCode_backprop/backprop.c:231]   --->   Operation 1305 'ddiv' 'div5' <Predicate = (!icmp_ln229)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 457 <SV = 194> <Delay = 8.62>
ST_457 : Operation 1306 [5/31] (8.62ns)   --->   "%div5 = ddiv i64 %bitcast_ln231, i64 %norm_8" [../CCode_backprop/backprop.c:231]   --->   Operation 1306 'ddiv' 'div5' <Predicate = (!icmp_ln229)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 458 <SV = 195> <Delay = 8.62>
ST_458 : Operation 1307 [4/31] (8.62ns)   --->   "%div5 = ddiv i64 %bitcast_ln231, i64 %norm_8" [../CCode_backprop/backprop.c:231]   --->   Operation 1307 'ddiv' 'div5' <Predicate = (!icmp_ln229)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 459 <SV = 196> <Delay = 8.62>
ST_459 : Operation 1308 [3/31] (8.62ns)   --->   "%div5 = ddiv i64 %bitcast_ln231, i64 %norm_8" [../CCode_backprop/backprop.c:231]   --->   Operation 1308 'ddiv' 'div5' <Predicate = (!icmp_ln229)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 460 <SV = 197> <Delay = 8.62>
ST_460 : Operation 1309 [2/31] (8.62ns)   --->   "%div5 = ddiv i64 %bitcast_ln231, i64 %norm_8" [../CCode_backprop/backprop.c:231]   --->   Operation 1309 'ddiv' 'div5' <Predicate = (!icmp_ln229)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 461 <SV = 198> <Delay = 8.62>
ST_461 : Operation 1310 [1/31] (8.62ns)   --->   "%div5 = ddiv i64 %bitcast_ln231, i64 %norm_8" [../CCode_backprop/backprop.c:231]   --->   Operation 1310 'ddiv' 'div5' <Predicate = (!icmp_ln229)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 462 <SV = 199> <Delay = 3.25>
ST_462 : Operation 1311 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_229_16_VITIS_LOOP_230_17_str"   --->   Operation 1311 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_462 : Operation 1312 [1/1] (0.00ns)   --->   "%empty_60 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 192, i64 192, i64 192"   --->   Operation 1312 'speclooptripcount' 'empty_60' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_462 : Operation 1313 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1313 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_462 : Operation 1314 [1/1] (0.00ns)   --->   "%specloopname_ln158 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../CCode_backprop/backprop.c:158]   --->   Operation 1314 'specloopname' 'specloopname_ln158' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_462 : Operation 1315 [1/1] (0.00ns)   --->   "%bitcast_ln231_1 = bitcast i64 %div5" [../CCode_backprop/backprop.c:231]   --->   Operation 1315 'bitcast' 'bitcast_ln231_1' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_462 : Operation 1316 [1/1] (3.25ns)   --->   "%store_ln231 = store i64 %bitcast_ln231_1, i8 %weights3_addr_1" [../CCode_backprop/backprop.c:231]   --->   Operation 1316 'store' 'store_ln231' <Predicate = (!icmp_ln229)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>
ST_462 : Operation 1317 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1317 'br' 'br_ln0' <Predicate = (!icmp_ln229)> <Delay = 0.00>

State 463 <SV = 167> <Delay = 8.90>
ST_463 : Operation 1318 [30/30] (8.90ns)   --->   "%bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7" [../CCode_backprop/backprop.c:227]   --->   Operation 1318 'dsqrt' 'bias_norm_6' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 464 <SV = 168> <Delay = 8.90>
ST_464 : Operation 1319 [29/30] (8.90ns)   --->   "%bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7" [../CCode_backprop/backprop.c:227]   --->   Operation 1319 'dsqrt' 'bias_norm_6' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 465 <SV = 169> <Delay = 8.90>
ST_465 : Operation 1320 [28/30] (8.90ns)   --->   "%bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7" [../CCode_backprop/backprop.c:227]   --->   Operation 1320 'dsqrt' 'bias_norm_6' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 466 <SV = 170> <Delay = 8.90>
ST_466 : Operation 1321 [27/30] (8.90ns)   --->   "%bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7" [../CCode_backprop/backprop.c:227]   --->   Operation 1321 'dsqrt' 'bias_norm_6' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 467 <SV = 171> <Delay = 8.90>
ST_467 : Operation 1322 [26/30] (8.90ns)   --->   "%bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7" [../CCode_backprop/backprop.c:227]   --->   Operation 1322 'dsqrt' 'bias_norm_6' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 468 <SV = 172> <Delay = 8.90>
ST_468 : Operation 1323 [25/30] (8.90ns)   --->   "%bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7" [../CCode_backprop/backprop.c:227]   --->   Operation 1323 'dsqrt' 'bias_norm_6' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 469 <SV = 173> <Delay = 8.90>
ST_469 : Operation 1324 [24/30] (8.90ns)   --->   "%bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7" [../CCode_backprop/backprop.c:227]   --->   Operation 1324 'dsqrt' 'bias_norm_6' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 470 <SV = 174> <Delay = 8.90>
ST_470 : Operation 1325 [23/30] (8.90ns)   --->   "%bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7" [../CCode_backprop/backprop.c:227]   --->   Operation 1325 'dsqrt' 'bias_norm_6' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 471 <SV = 175> <Delay = 8.90>
ST_471 : Operation 1326 [22/30] (8.90ns)   --->   "%bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7" [../CCode_backprop/backprop.c:227]   --->   Operation 1326 'dsqrt' 'bias_norm_6' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 472 <SV = 176> <Delay = 8.90>
ST_472 : Operation 1327 [21/30] (8.90ns)   --->   "%bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7" [../CCode_backprop/backprop.c:227]   --->   Operation 1327 'dsqrt' 'bias_norm_6' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 473 <SV = 177> <Delay = 8.90>
ST_473 : Operation 1328 [20/30] (8.90ns)   --->   "%bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7" [../CCode_backprop/backprop.c:227]   --->   Operation 1328 'dsqrt' 'bias_norm_6' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 474 <SV = 178> <Delay = 8.90>
ST_474 : Operation 1329 [19/30] (8.90ns)   --->   "%bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7" [../CCode_backprop/backprop.c:227]   --->   Operation 1329 'dsqrt' 'bias_norm_6' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 475 <SV = 179> <Delay = 8.90>
ST_475 : Operation 1330 [18/30] (8.90ns)   --->   "%bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7" [../CCode_backprop/backprop.c:227]   --->   Operation 1330 'dsqrt' 'bias_norm_6' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 476 <SV = 180> <Delay = 8.90>
ST_476 : Operation 1331 [17/30] (8.90ns)   --->   "%bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7" [../CCode_backprop/backprop.c:227]   --->   Operation 1331 'dsqrt' 'bias_norm_6' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 477 <SV = 181> <Delay = 8.90>
ST_477 : Operation 1332 [16/30] (8.90ns)   --->   "%bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7" [../CCode_backprop/backprop.c:227]   --->   Operation 1332 'dsqrt' 'bias_norm_6' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 478 <SV = 182> <Delay = 8.90>
ST_478 : Operation 1333 [15/30] (8.90ns)   --->   "%bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7" [../CCode_backprop/backprop.c:227]   --->   Operation 1333 'dsqrt' 'bias_norm_6' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 479 <SV = 183> <Delay = 8.90>
ST_479 : Operation 1334 [14/30] (8.90ns)   --->   "%bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7" [../CCode_backprop/backprop.c:227]   --->   Operation 1334 'dsqrt' 'bias_norm_6' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 480 <SV = 184> <Delay = 8.90>
ST_480 : Operation 1335 [13/30] (8.90ns)   --->   "%bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7" [../CCode_backprop/backprop.c:227]   --->   Operation 1335 'dsqrt' 'bias_norm_6' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 481 <SV = 185> <Delay = 8.90>
ST_481 : Operation 1336 [12/30] (8.90ns)   --->   "%bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7" [../CCode_backprop/backprop.c:227]   --->   Operation 1336 'dsqrt' 'bias_norm_6' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 482 <SV = 186> <Delay = 8.90>
ST_482 : Operation 1337 [11/30] (8.90ns)   --->   "%bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7" [../CCode_backprop/backprop.c:227]   --->   Operation 1337 'dsqrt' 'bias_norm_6' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 483 <SV = 187> <Delay = 8.90>
ST_483 : Operation 1338 [10/30] (8.90ns)   --->   "%bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7" [../CCode_backprop/backprop.c:227]   --->   Operation 1338 'dsqrt' 'bias_norm_6' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 484 <SV = 188> <Delay = 8.90>
ST_484 : Operation 1339 [9/30] (8.90ns)   --->   "%bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7" [../CCode_backprop/backprop.c:227]   --->   Operation 1339 'dsqrt' 'bias_norm_6' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 485 <SV = 189> <Delay = 8.90>
ST_485 : Operation 1340 [8/30] (8.90ns)   --->   "%bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7" [../CCode_backprop/backprop.c:227]   --->   Operation 1340 'dsqrt' 'bias_norm_6' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 486 <SV = 190> <Delay = 8.90>
ST_486 : Operation 1341 [7/30] (8.90ns)   --->   "%bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7" [../CCode_backprop/backprop.c:227]   --->   Operation 1341 'dsqrt' 'bias_norm_6' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 487 <SV = 191> <Delay = 8.90>
ST_487 : Operation 1342 [6/30] (8.90ns)   --->   "%bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7" [../CCode_backprop/backprop.c:227]   --->   Operation 1342 'dsqrt' 'bias_norm_6' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 488 <SV = 192> <Delay = 8.90>
ST_488 : Operation 1343 [5/30] (8.90ns)   --->   "%bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7" [../CCode_backprop/backprop.c:227]   --->   Operation 1343 'dsqrt' 'bias_norm_6' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 489 <SV = 193> <Delay = 8.90>
ST_489 : Operation 1344 [4/30] (8.90ns)   --->   "%bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7" [../CCode_backprop/backprop.c:227]   --->   Operation 1344 'dsqrt' 'bias_norm_6' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 490 <SV = 194> <Delay = 8.90>
ST_490 : Operation 1345 [3/30] (8.90ns)   --->   "%bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7" [../CCode_backprop/backprop.c:227]   --->   Operation 1345 'dsqrt' 'bias_norm_6' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 491 <SV = 195> <Delay = 8.90>
ST_491 : Operation 1346 [2/30] (8.90ns)   --->   "%bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7" [../CCode_backprop/backprop.c:227]   --->   Operation 1346 'dsqrt' 'bias_norm_6' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 492 <SV = 196> <Delay = 8.90>
ST_492 : Operation 1347 [1/30] (8.90ns)   --->   "%bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7" [../CCode_backprop/backprop.c:227]   --->   Operation 1347 'dsqrt' 'bias_norm_6' <Predicate = true> <Delay = 8.90> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 8.90> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_492 : Operation 1348 [1/1] (1.58ns)   --->   "%br_ln234 = br void" [../CCode_backprop/backprop.c:234]   --->   Operation 1348 'br' 'br_ln234' <Predicate = true> <Delay = 1.58>

State 493 <SV = 197> <Delay = 2.32>
ST_493 : Operation 1349 [1/1] (0.00ns)   --->   "%i_11 = phi i2 %add_ln234, void %.split, i2 0, void" [../CCode_backprop/backprop.c:234]   --->   Operation 1349 'phi' 'i_11' <Predicate = true> <Delay = 0.00>
ST_493 : Operation 1350 [1/1] (1.56ns)   --->   "%add_ln234 = add i2 %i_11, i2 1" [../CCode_backprop/backprop.c:234]   --->   Operation 1350 'add' 'add_ln234' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_493 : Operation 1351 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1351 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_493 : Operation 1352 [1/1] (0.95ns)   --->   "%icmp_ln234 = icmp_eq  i2 %i_11, i2 3" [../CCode_backprop/backprop.c:234]   --->   Operation 1352 'icmp' 'icmp_ln234' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_493 : Operation 1353 [1/1] (0.00ns)   --->   "%empty_62 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 1353 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_493 : Operation 1354 [1/1] (0.00ns)   --->   "%br_ln234 = br i1 %icmp_ln234, void %.split, void" [../CCode_backprop/backprop.c:234]   --->   Operation 1354 'br' 'br_ln234' <Predicate = true> <Delay = 0.00>
ST_493 : Operation 1355 [1/1] (0.00ns)   --->   "%zext_ln235 = zext i2 %i_11" [../CCode_backprop/backprop.c:235]   --->   Operation 1355 'zext' 'zext_ln235' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_493 : Operation 1356 [1/1] (0.00ns)   --->   "%biases3_addr_1 = getelementptr i64 %biases3, i64 0, i64 %zext_ln235" [../CCode_backprop/backprop.c:235]   --->   Operation 1356 'getelementptr' 'biases3_addr_1' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_493 : Operation 1357 [2/2] (2.32ns)   --->   "%biases3_load_1 = load i2 %biases3_addr_1" [../CCode_backprop/backprop.c:235]   --->   Operation 1357 'load' 'biases3_load_1' <Predicate = (!icmp_ln234)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 3> <RAM>

State 494 <SV = 198> <Delay = 2.32>
ST_494 : Operation 1358 [1/2] (2.32ns)   --->   "%biases3_load_1 = load i2 %biases3_addr_1" [../CCode_backprop/backprop.c:235]   --->   Operation 1358 'load' 'biases3_load_1' <Predicate = (!icmp_ln234)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 3> <RAM>

State 495 <SV = 199> <Delay = 8.62>
ST_495 : Operation 1359 [1/1] (0.00ns)   --->   "%bitcast_ln235 = bitcast i64 %biases3_load_1" [../CCode_backprop/backprop.c:235]   --->   Operation 1359 'bitcast' 'bitcast_ln235' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_495 : Operation 1360 [31/31] (8.62ns)   --->   "%div4 = ddiv i64 %bitcast_ln235, i64 %bias_norm_6" [../CCode_backprop/backprop.c:235]   --->   Operation 1360 'ddiv' 'div4' <Predicate = (!icmp_ln234)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 496 <SV = 200> <Delay = 8.62>
ST_496 : Operation 1361 [30/31] (8.62ns)   --->   "%div4 = ddiv i64 %bitcast_ln235, i64 %bias_norm_6" [../CCode_backprop/backprop.c:235]   --->   Operation 1361 'ddiv' 'div4' <Predicate = (!icmp_ln234)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 497 <SV = 201> <Delay = 8.62>
ST_497 : Operation 1362 [29/31] (8.62ns)   --->   "%div4 = ddiv i64 %bitcast_ln235, i64 %bias_norm_6" [../CCode_backprop/backprop.c:235]   --->   Operation 1362 'ddiv' 'div4' <Predicate = (!icmp_ln234)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 498 <SV = 202> <Delay = 8.62>
ST_498 : Operation 1363 [28/31] (8.62ns)   --->   "%div4 = ddiv i64 %bitcast_ln235, i64 %bias_norm_6" [../CCode_backprop/backprop.c:235]   --->   Operation 1363 'ddiv' 'div4' <Predicate = (!icmp_ln234)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 499 <SV = 203> <Delay = 8.62>
ST_499 : Operation 1364 [27/31] (8.62ns)   --->   "%div4 = ddiv i64 %bitcast_ln235, i64 %bias_norm_6" [../CCode_backprop/backprop.c:235]   --->   Operation 1364 'ddiv' 'div4' <Predicate = (!icmp_ln234)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 500 <SV = 204> <Delay = 8.62>
ST_500 : Operation 1365 [26/31] (8.62ns)   --->   "%div4 = ddiv i64 %bitcast_ln235, i64 %bias_norm_6" [../CCode_backprop/backprop.c:235]   --->   Operation 1365 'ddiv' 'div4' <Predicate = (!icmp_ln234)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 501 <SV = 205> <Delay = 8.62>
ST_501 : Operation 1366 [25/31] (8.62ns)   --->   "%div4 = ddiv i64 %bitcast_ln235, i64 %bias_norm_6" [../CCode_backprop/backprop.c:235]   --->   Operation 1366 'ddiv' 'div4' <Predicate = (!icmp_ln234)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 502 <SV = 206> <Delay = 8.62>
ST_502 : Operation 1367 [24/31] (8.62ns)   --->   "%div4 = ddiv i64 %bitcast_ln235, i64 %bias_norm_6" [../CCode_backprop/backprop.c:235]   --->   Operation 1367 'ddiv' 'div4' <Predicate = (!icmp_ln234)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 503 <SV = 207> <Delay = 8.62>
ST_503 : Operation 1368 [23/31] (8.62ns)   --->   "%div4 = ddiv i64 %bitcast_ln235, i64 %bias_norm_6" [../CCode_backprop/backprop.c:235]   --->   Operation 1368 'ddiv' 'div4' <Predicate = (!icmp_ln234)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 504 <SV = 208> <Delay = 8.62>
ST_504 : Operation 1369 [22/31] (8.62ns)   --->   "%div4 = ddiv i64 %bitcast_ln235, i64 %bias_norm_6" [../CCode_backprop/backprop.c:235]   --->   Operation 1369 'ddiv' 'div4' <Predicate = (!icmp_ln234)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 505 <SV = 209> <Delay = 8.62>
ST_505 : Operation 1370 [21/31] (8.62ns)   --->   "%div4 = ddiv i64 %bitcast_ln235, i64 %bias_norm_6" [../CCode_backprop/backprop.c:235]   --->   Operation 1370 'ddiv' 'div4' <Predicate = (!icmp_ln234)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 506 <SV = 210> <Delay = 8.62>
ST_506 : Operation 1371 [20/31] (8.62ns)   --->   "%div4 = ddiv i64 %bitcast_ln235, i64 %bias_norm_6" [../CCode_backprop/backprop.c:235]   --->   Operation 1371 'ddiv' 'div4' <Predicate = (!icmp_ln234)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 507 <SV = 211> <Delay = 8.62>
ST_507 : Operation 1372 [19/31] (8.62ns)   --->   "%div4 = ddiv i64 %bitcast_ln235, i64 %bias_norm_6" [../CCode_backprop/backprop.c:235]   --->   Operation 1372 'ddiv' 'div4' <Predicate = (!icmp_ln234)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 508 <SV = 212> <Delay = 8.62>
ST_508 : Operation 1373 [18/31] (8.62ns)   --->   "%div4 = ddiv i64 %bitcast_ln235, i64 %bias_norm_6" [../CCode_backprop/backprop.c:235]   --->   Operation 1373 'ddiv' 'div4' <Predicate = (!icmp_ln234)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 509 <SV = 213> <Delay = 8.62>
ST_509 : Operation 1374 [17/31] (8.62ns)   --->   "%div4 = ddiv i64 %bitcast_ln235, i64 %bias_norm_6" [../CCode_backprop/backprop.c:235]   --->   Operation 1374 'ddiv' 'div4' <Predicate = (!icmp_ln234)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 510 <SV = 214> <Delay = 8.62>
ST_510 : Operation 1375 [16/31] (8.62ns)   --->   "%div4 = ddiv i64 %bitcast_ln235, i64 %bias_norm_6" [../CCode_backprop/backprop.c:235]   --->   Operation 1375 'ddiv' 'div4' <Predicate = (!icmp_ln234)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 511 <SV = 215> <Delay = 8.62>
ST_511 : Operation 1376 [15/31] (8.62ns)   --->   "%div4 = ddiv i64 %bitcast_ln235, i64 %bias_norm_6" [../CCode_backprop/backprop.c:235]   --->   Operation 1376 'ddiv' 'div4' <Predicate = (!icmp_ln234)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 512 <SV = 216> <Delay = 8.62>
ST_512 : Operation 1377 [14/31] (8.62ns)   --->   "%div4 = ddiv i64 %bitcast_ln235, i64 %bias_norm_6" [../CCode_backprop/backprop.c:235]   --->   Operation 1377 'ddiv' 'div4' <Predicate = (!icmp_ln234)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 513 <SV = 217> <Delay = 8.62>
ST_513 : Operation 1378 [13/31] (8.62ns)   --->   "%div4 = ddiv i64 %bitcast_ln235, i64 %bias_norm_6" [../CCode_backprop/backprop.c:235]   --->   Operation 1378 'ddiv' 'div4' <Predicate = (!icmp_ln234)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 514 <SV = 218> <Delay = 8.62>
ST_514 : Operation 1379 [12/31] (8.62ns)   --->   "%div4 = ddiv i64 %bitcast_ln235, i64 %bias_norm_6" [../CCode_backprop/backprop.c:235]   --->   Operation 1379 'ddiv' 'div4' <Predicate = (!icmp_ln234)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 515 <SV = 219> <Delay = 8.62>
ST_515 : Operation 1380 [11/31] (8.62ns)   --->   "%div4 = ddiv i64 %bitcast_ln235, i64 %bias_norm_6" [../CCode_backprop/backprop.c:235]   --->   Operation 1380 'ddiv' 'div4' <Predicate = (!icmp_ln234)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 516 <SV = 220> <Delay = 8.62>
ST_516 : Operation 1381 [10/31] (8.62ns)   --->   "%div4 = ddiv i64 %bitcast_ln235, i64 %bias_norm_6" [../CCode_backprop/backprop.c:235]   --->   Operation 1381 'ddiv' 'div4' <Predicate = (!icmp_ln234)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 517 <SV = 221> <Delay = 8.62>
ST_517 : Operation 1382 [9/31] (8.62ns)   --->   "%div4 = ddiv i64 %bitcast_ln235, i64 %bias_norm_6" [../CCode_backprop/backprop.c:235]   --->   Operation 1382 'ddiv' 'div4' <Predicate = (!icmp_ln234)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 518 <SV = 222> <Delay = 8.62>
ST_518 : Operation 1383 [8/31] (8.62ns)   --->   "%div4 = ddiv i64 %bitcast_ln235, i64 %bias_norm_6" [../CCode_backprop/backprop.c:235]   --->   Operation 1383 'ddiv' 'div4' <Predicate = (!icmp_ln234)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 519 <SV = 223> <Delay = 8.62>
ST_519 : Operation 1384 [7/31] (8.62ns)   --->   "%div4 = ddiv i64 %bitcast_ln235, i64 %bias_norm_6" [../CCode_backprop/backprop.c:235]   --->   Operation 1384 'ddiv' 'div4' <Predicate = (!icmp_ln234)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 520 <SV = 224> <Delay = 8.62>
ST_520 : Operation 1385 [6/31] (8.62ns)   --->   "%div4 = ddiv i64 %bitcast_ln235, i64 %bias_norm_6" [../CCode_backprop/backprop.c:235]   --->   Operation 1385 'ddiv' 'div4' <Predicate = (!icmp_ln234)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 521 <SV = 225> <Delay = 8.62>
ST_521 : Operation 1386 [5/31] (8.62ns)   --->   "%div4 = ddiv i64 %bitcast_ln235, i64 %bias_norm_6" [../CCode_backprop/backprop.c:235]   --->   Operation 1386 'ddiv' 'div4' <Predicate = (!icmp_ln234)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 522 <SV = 226> <Delay = 8.62>
ST_522 : Operation 1387 [4/31] (8.62ns)   --->   "%div4 = ddiv i64 %bitcast_ln235, i64 %bias_norm_6" [../CCode_backprop/backprop.c:235]   --->   Operation 1387 'ddiv' 'div4' <Predicate = (!icmp_ln234)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 523 <SV = 227> <Delay = 8.62>
ST_523 : Operation 1388 [3/31] (8.62ns)   --->   "%div4 = ddiv i64 %bitcast_ln235, i64 %bias_norm_6" [../CCode_backprop/backprop.c:235]   --->   Operation 1388 'ddiv' 'div4' <Predicate = (!icmp_ln234)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 524 <SV = 228> <Delay = 8.62>
ST_524 : Operation 1389 [2/31] (8.62ns)   --->   "%div4 = ddiv i64 %bitcast_ln235, i64 %bias_norm_6" [../CCode_backprop/backprop.c:235]   --->   Operation 1389 'ddiv' 'div4' <Predicate = (!icmp_ln234)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 525 <SV = 229> <Delay = 8.62>
ST_525 : Operation 1390 [1/31] (8.62ns)   --->   "%div4 = ddiv i64 %bitcast_ln235, i64 %bias_norm_6" [../CCode_backprop/backprop.c:235]   --->   Operation 1390 'ddiv' 'div4' <Predicate = (!icmp_ln234)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 526 <SV = 230> <Delay = 2.32>
ST_526 : Operation 1391 [1/1] (0.00ns)   --->   "%specloopname_ln158 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [../CCode_backprop/backprop.c:158]   --->   Operation 1391 'specloopname' 'specloopname_ln158' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_526 : Operation 1392 [1/1] (0.00ns)   --->   "%bitcast_ln235_1 = bitcast i64 %div4" [../CCode_backprop/backprop.c:235]   --->   Operation 1392 'bitcast' 'bitcast_ln235_1' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_526 : Operation 1393 [1/1] (2.32ns)   --->   "%store_ln235 = store i64 %bitcast_ln235_1, i2 %biases3_addr_1" [../CCode_backprop/backprop.c:235]   --->   Operation 1393 'store' 'store_ln235' <Predicate = (!icmp_ln234)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 3> <RAM>
ST_526 : Operation 1394 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1394 'br' 'br_ln0' <Predicate = (!icmp_ln234)> <Delay = 0.00>

State 527 <SV = 198> <Delay = 0.00>
ST_527 : Operation 1395 [1/1] (0.00ns)   --->   "%ret_ln237 = ret" [../CCode_backprop/backprop.c:237]   --->   Operation 1395 'ret' 'ret_ln237' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 0.1ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('reuse_reg') [22]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'reuse_reg' [38]  (1.59 ns)

 <State 2>: 7.74ns
The critical path consists of the following:
	'phi' operation ('i', ../CCode_backprop/backprop.c:163) with incoming values : ('select_ln163_1', ../CCode_backprop/backprop.c:163) [43]  (0 ns)
	'add' operation ('add_ln163_1', ../CCode_backprop/backprop.c:163) [55]  (1.74 ns)
	'select' operation ('select_ln163_1', ../CCode_backprop/backprop.c:163) [56]  (1.02 ns)
	'add' operation ('add_ln165', ../CCode_backprop/backprop.c:165) [62]  (1.73 ns)
	'getelementptr' operation ('d_weights1_addr', ../CCode_backprop/backprop.c:165) [64]  (0 ns)
	'load' operation ('d_weights1_load', ../CCode_backprop/backprop.c:165) on array 'd_weights1' [65]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('d_weights1_load', ../CCode_backprop/backprop.c:165) on array 'd_weights1' [65]  (3.25 ns)

 <State 4>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul2', ../CCode_backprop/backprop.c:165) [66]  (7.79 ns)

 <State 5>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul2', ../CCode_backprop/backprop.c:165) [66]  (7.79 ns)

 <State 6>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul2', ../CCode_backprop/backprop.c:165) [66]  (7.79 ns)

 <State 7>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul2', ../CCode_backprop/backprop.c:165) [66]  (7.79 ns)

 <State 8>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul2', ../CCode_backprop/backprop.c:165) [66]  (7.79 ns)

 <State 9>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul2', ../CCode_backprop/backprop.c:165) [66]  (7.79 ns)

 <State 10>: 9.71ns
The critical path consists of the following:
	'load' operation ('reuse_reg_load') on local variable 'reuse_reg' [70]  (0 ns)
	'select' operation ('reuse_select', ../CCode_backprop/backprop.c:165) [74]  (1.48 ns)
	'dsub' operation ('sub', ../CCode_backprop/backprop.c:165) [76]  (8.23 ns)

 <State 11>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('sub', ../CCode_backprop/backprop.c:165) [76]  (8.23 ns)

 <State 12>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('sub', ../CCode_backprop/backprop.c:165) [76]  (8.23 ns)

 <State 13>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('sub', ../CCode_backprop/backprop.c:165) [76]  (8.23 ns)

 <State 14>: 9.82ns
The critical path consists of the following:
	'dsub' operation ('sub', ../CCode_backprop/backprop.c:165) [76]  (8.23 ns)
	'store' operation ('store_ln165', ../CCode_backprop/backprop.c:165) of variable 'bitcast_ln165_1', ../CCode_backprop/backprop.c:165 on local variable 'reuse_reg' [79]  (1.59 ns)

 <State 15>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul3', ../CCode_backprop/backprop.c:166) [81]  (7.79 ns)

 <State 16>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul3', ../CCode_backprop/backprop.c:166) [81]  (7.79 ns)

 <State 17>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul3', ../CCode_backprop/backprop.c:166) [81]  (7.79 ns)

 <State 18>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul3', ../CCode_backprop/backprop.c:166) [81]  (7.79 ns)

 <State 19>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul3', ../CCode_backprop/backprop.c:166) [81]  (7.79 ns)

 <State 20>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul3', ../CCode_backprop/backprop.c:166) [81]  (7.79 ns)

 <State 21>: 8.93ns
The critical path consists of the following:
	'dacc' operation ('norm', ../CCode_backprop/backprop.c:166) [83]  (8.93 ns)

 <State 22>: 8.93ns
The critical path consists of the following:
	'dacc' operation ('norm', ../CCode_backprop/backprop.c:166) [83]  (8.93 ns)

 <State 23>: 8.93ns
The critical path consists of the following:
	'dacc' operation ('norm', ../CCode_backprop/backprop.c:166) [83]  (8.93 ns)

 <State 24>: 8.93ns
The critical path consists of the following:
	'dacc' operation ('norm', ../CCode_backprop/backprop.c:166) [83]  (8.93 ns)

 <State 25>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../CCode_backprop/backprop.c:169) with incoming values : ('add_ln169', ../CCode_backprop/backprop.c:169) [89]  (1.59 ns)

 <State 26>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', ../CCode_backprop/backprop.c:169) with incoming values : ('add_ln169', ../CCode_backprop/backprop.c:169) [89]  (0 ns)
	'getelementptr' operation ('d_biases1_addr', ../CCode_backprop/backprop.c:170) [99]  (0 ns)
	'load' operation ('d_biases1_load', ../CCode_backprop/backprop.c:170) on array 'd_biases1' [100]  (3.25 ns)

 <State 27>: 3.25ns
The critical path consists of the following:
	'load' operation ('d_biases1_load', ../CCode_backprop/backprop.c:170) on array 'd_biases1' [100]  (3.25 ns)

 <State 28>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul', ../CCode_backprop/backprop.c:170) [101]  (7.79 ns)

 <State 29>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul', ../CCode_backprop/backprop.c:170) [101]  (7.79 ns)

 <State 30>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul', ../CCode_backprop/backprop.c:170) [101]  (7.79 ns)

 <State 31>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul', ../CCode_backprop/backprop.c:170) [101]  (7.79 ns)

 <State 32>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul', ../CCode_backprop/backprop.c:170) [101]  (7.79 ns)

 <State 33>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul', ../CCode_backprop/backprop.c:170) [101]  (7.79 ns)

 <State 34>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('sub1', ../CCode_backprop/backprop.c:170) [107]  (8.23 ns)

 <State 35>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('sub1', ../CCode_backprop/backprop.c:170) [107]  (8.23 ns)

 <State 36>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('sub1', ../CCode_backprop/backprop.c:170) [107]  (8.23 ns)

 <State 37>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('sub1', ../CCode_backprop/backprop.c:170) [107]  (8.23 ns)

 <State 38>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('sub1', ../CCode_backprop/backprop.c:170) [107]  (8.23 ns)

 <State 39>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul1', ../CCode_backprop/backprop.c:171) [110]  (7.79 ns)

 <State 40>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul1', ../CCode_backprop/backprop.c:171) [110]  (7.79 ns)

 <State 41>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul1', ../CCode_backprop/backprop.c:171) [110]  (7.79 ns)

 <State 42>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul1', ../CCode_backprop/backprop.c:171) [110]  (7.79 ns)

 <State 43>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul1', ../CCode_backprop/backprop.c:171) [110]  (7.79 ns)

 <State 44>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul1', ../CCode_backprop/backprop.c:171) [110]  (7.79 ns)

 <State 45>: 8.93ns
The critical path consists of the following:
	'dacc' operation ('bias_norm', ../CCode_backprop/backprop.c:171) [112]  (8.93 ns)

 <State 46>: 8.93ns
The critical path consists of the following:
	'dacc' operation ('bias_norm', ../CCode_backprop/backprop.c:171) [112]  (8.93 ns)

 <State 47>: 8.93ns
The critical path consists of the following:
	'dacc' operation ('bias_norm', ../CCode_backprop/backprop.c:171) [112]  (8.93 ns)

 <State 48>: 8.93ns
The critical path consists of the following:
	'dacc' operation ('bias_norm', ../CCode_backprop/backprop.c:171) [112]  (8.93 ns)

 <State 49>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:174) [115]  (8.9 ns)

 <State 50>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:174) [115]  (8.9 ns)

 <State 51>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:174) [115]  (8.9 ns)

 <State 52>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:174) [115]  (8.9 ns)

 <State 53>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:174) [115]  (8.9 ns)

 <State 54>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:174) [115]  (8.9 ns)

 <State 55>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:174) [115]  (8.9 ns)

 <State 56>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:174) [115]  (8.9 ns)

 <State 57>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:174) [115]  (8.9 ns)

 <State 58>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:174) [115]  (8.9 ns)

 <State 59>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:174) [115]  (8.9 ns)

 <State 60>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:174) [115]  (8.9 ns)

 <State 61>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:174) [115]  (8.9 ns)

 <State 62>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:174) [115]  (8.9 ns)

 <State 63>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:174) [115]  (8.9 ns)

 <State 64>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:174) [115]  (8.9 ns)

 <State 65>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:174) [115]  (8.9 ns)

 <State 66>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:174) [115]  (8.9 ns)

 <State 67>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:174) [115]  (8.9 ns)

 <State 68>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:174) [115]  (8.9 ns)

 <State 69>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:174) [115]  (8.9 ns)

 <State 70>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:174) [115]  (8.9 ns)

 <State 71>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:174) [115]  (8.9 ns)

 <State 72>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:174) [115]  (8.9 ns)

 <State 73>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:174) [115]  (8.9 ns)

 <State 74>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:174) [115]  (8.9 ns)

 <State 75>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:174) [115]  (8.9 ns)

 <State 76>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:174) [115]  (8.9 ns)

 <State 77>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:174) [115]  (8.9 ns)

 <State 78>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:174) [115]  (8.9 ns)

 <State 79>: 6.01ns
The critical path consists of the following:
	'phi' operation ('i', ../CCode_backprop/backprop.c:177) with incoming values : ('select_ln177', ../CCode_backprop/backprop.c:177) [121]  (0 ns)
	'add' operation ('add_ln177_1', ../CCode_backprop/backprop.c:177) [133]  (1.74 ns)
	'select' operation ('select_ln177', ../CCode_backprop/backprop.c:177) [134]  (1.02 ns)
	'getelementptr' operation ('weights1_addr_1', ../CCode_backprop/backprop.c:179) [139]  (0 ns)
	'load' operation ('weights1_load_1', ../CCode_backprop/backprop.c:179) on array 'weights1' [142]  (3.25 ns)

 <State 80>: 4.74ns
The critical path consists of the following:
	'load' operation ('weights1_load_1', ../CCode_backprop/backprop.c:179) on array 'weights1' [142]  (3.25 ns)
	'select' operation ('reuse_select78', ../CCode_backprop/backprop.c:179) [144]  (1.48 ns)

 <State 81>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div', ../CCode_backprop/backprop.c:179) [146]  (8.62 ns)

 <State 82>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div', ../CCode_backprop/backprop.c:179) [146]  (8.62 ns)

 <State 83>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div', ../CCode_backprop/backprop.c:179) [146]  (8.62 ns)

 <State 84>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div', ../CCode_backprop/backprop.c:179) [146]  (8.62 ns)

 <State 85>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div', ../CCode_backprop/backprop.c:179) [146]  (8.62 ns)

 <State 86>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div', ../CCode_backprop/backprop.c:179) [146]  (8.62 ns)

 <State 87>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div', ../CCode_backprop/backprop.c:179) [146]  (8.62 ns)

 <State 88>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div', ../CCode_backprop/backprop.c:179) [146]  (8.62 ns)

 <State 89>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div', ../CCode_backprop/backprop.c:179) [146]  (8.62 ns)

 <State 90>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div', ../CCode_backprop/backprop.c:179) [146]  (8.62 ns)

 <State 91>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div', ../CCode_backprop/backprop.c:179) [146]  (8.62 ns)

 <State 92>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div', ../CCode_backprop/backprop.c:179) [146]  (8.62 ns)

 <State 93>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div', ../CCode_backprop/backprop.c:179) [146]  (8.62 ns)

 <State 94>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div', ../CCode_backprop/backprop.c:179) [146]  (8.62 ns)

 <State 95>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div', ../CCode_backprop/backprop.c:179) [146]  (8.62 ns)

 <State 96>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div', ../CCode_backprop/backprop.c:179) [146]  (8.62 ns)

 <State 97>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div', ../CCode_backprop/backprop.c:179) [146]  (8.62 ns)

 <State 98>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div', ../CCode_backprop/backprop.c:179) [146]  (8.62 ns)

 <State 99>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div', ../CCode_backprop/backprop.c:179) [146]  (8.62 ns)

 <State 100>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div', ../CCode_backprop/backprop.c:179) [146]  (8.62 ns)

 <State 101>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div', ../CCode_backprop/backprop.c:179) [146]  (8.62 ns)

 <State 102>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div', ../CCode_backprop/backprop.c:179) [146]  (8.62 ns)

 <State 103>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div', ../CCode_backprop/backprop.c:179) [146]  (8.62 ns)

 <State 104>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div', ../CCode_backprop/backprop.c:179) [146]  (8.62 ns)

 <State 105>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div', ../CCode_backprop/backprop.c:179) [146]  (8.62 ns)

 <State 106>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div', ../CCode_backprop/backprop.c:179) [146]  (8.62 ns)

 <State 107>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div', ../CCode_backprop/backprop.c:179) [146]  (8.62 ns)

 <State 108>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div', ../CCode_backprop/backprop.c:179) [146]  (8.62 ns)

 <State 109>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div', ../CCode_backprop/backprop.c:179) [146]  (8.62 ns)

 <State 110>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div', ../CCode_backprop/backprop.c:179) [146]  (8.62 ns)

 <State 111>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div', ../CCode_backprop/backprop.c:179) [146]  (8.62 ns)

 <State 112>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln179', ../CCode_backprop/backprop.c:179) of variable 'bitcast_ln179_1', ../CCode_backprop/backprop.c:179 on array 'weights1' [148]  (3.25 ns)

 <State 113>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm', ../CCode_backprop/backprop.c:175) [154]  (8.9 ns)

 <State 114>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm', ../CCode_backprop/backprop.c:175) [154]  (8.9 ns)

 <State 115>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm', ../CCode_backprop/backprop.c:175) [154]  (8.9 ns)

 <State 116>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm', ../CCode_backprop/backprop.c:175) [154]  (8.9 ns)

 <State 117>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm', ../CCode_backprop/backprop.c:175) [154]  (8.9 ns)

 <State 118>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm', ../CCode_backprop/backprop.c:175) [154]  (8.9 ns)

 <State 119>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm', ../CCode_backprop/backprop.c:175) [154]  (8.9 ns)

 <State 120>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm', ../CCode_backprop/backprop.c:175) [154]  (8.9 ns)

 <State 121>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm', ../CCode_backprop/backprop.c:175) [154]  (8.9 ns)

 <State 122>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm', ../CCode_backprop/backprop.c:175) [154]  (8.9 ns)

 <State 123>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm', ../CCode_backprop/backprop.c:175) [154]  (8.9 ns)

 <State 124>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm', ../CCode_backprop/backprop.c:175) [154]  (8.9 ns)

 <State 125>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm', ../CCode_backprop/backprop.c:175) [154]  (8.9 ns)

 <State 126>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm', ../CCode_backprop/backprop.c:175) [154]  (8.9 ns)

 <State 127>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm', ../CCode_backprop/backprop.c:175) [154]  (8.9 ns)

 <State 128>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm', ../CCode_backprop/backprop.c:175) [154]  (8.9 ns)

 <State 129>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm', ../CCode_backprop/backprop.c:175) [154]  (8.9 ns)

 <State 130>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm', ../CCode_backprop/backprop.c:175) [154]  (8.9 ns)

 <State 131>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm', ../CCode_backprop/backprop.c:175) [154]  (8.9 ns)

 <State 132>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm', ../CCode_backprop/backprop.c:175) [154]  (8.9 ns)

 <State 133>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm', ../CCode_backprop/backprop.c:175) [154]  (8.9 ns)

 <State 134>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm', ../CCode_backprop/backprop.c:175) [154]  (8.9 ns)

 <State 135>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm', ../CCode_backprop/backprop.c:175) [154]  (8.9 ns)

 <State 136>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm', ../CCode_backprop/backprop.c:175) [154]  (8.9 ns)

 <State 137>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm', ../CCode_backprop/backprop.c:175) [154]  (8.9 ns)

 <State 138>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm', ../CCode_backprop/backprop.c:175) [154]  (8.9 ns)

 <State 139>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm', ../CCode_backprop/backprop.c:175) [154]  (8.9 ns)

 <State 140>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm', ../CCode_backprop/backprop.c:175) [154]  (8.9 ns)

 <State 141>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm', ../CCode_backprop/backprop.c:175) [154]  (8.9 ns)

 <State 142>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm', ../CCode_backprop/backprop.c:175) [154]  (8.9 ns)

 <State 143>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', ../CCode_backprop/backprop.c:182) with incoming values : ('add_ln182', ../CCode_backprop/backprop.c:182) [157]  (0 ns)
	'getelementptr' operation ('biases1_addr_1', ../CCode_backprop/backprop.c:183) [167]  (0 ns)
	'load' operation ('biases1_load_1', ../CCode_backprop/backprop.c:183) on array 'biases1' [168]  (3.25 ns)

 <State 144>: 3.25ns
The critical path consists of the following:
	'load' operation ('biases1_load_1', ../CCode_backprop/backprop.c:183) on array 'biases1' [168]  (3.25 ns)

 <State 145>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div1', ../CCode_backprop/backprop.c:183) [170]  (8.62 ns)

 <State 146>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div1', ../CCode_backprop/backprop.c:183) [170]  (8.62 ns)

 <State 147>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div1', ../CCode_backprop/backprop.c:183) [170]  (8.62 ns)

 <State 148>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div1', ../CCode_backprop/backprop.c:183) [170]  (8.62 ns)

 <State 149>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div1', ../CCode_backprop/backprop.c:183) [170]  (8.62 ns)

 <State 150>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div1', ../CCode_backprop/backprop.c:183) [170]  (8.62 ns)

 <State 151>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div1', ../CCode_backprop/backprop.c:183) [170]  (8.62 ns)

 <State 152>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div1', ../CCode_backprop/backprop.c:183) [170]  (8.62 ns)

 <State 153>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div1', ../CCode_backprop/backprop.c:183) [170]  (8.62 ns)

 <State 154>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div1', ../CCode_backprop/backprop.c:183) [170]  (8.62 ns)

 <State 155>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div1', ../CCode_backprop/backprop.c:183) [170]  (8.62 ns)

 <State 156>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div1', ../CCode_backprop/backprop.c:183) [170]  (8.62 ns)

 <State 157>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div1', ../CCode_backprop/backprop.c:183) [170]  (8.62 ns)

 <State 158>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div1', ../CCode_backprop/backprop.c:183) [170]  (8.62 ns)

 <State 159>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div1', ../CCode_backprop/backprop.c:183) [170]  (8.62 ns)

 <State 160>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div1', ../CCode_backprop/backprop.c:183) [170]  (8.62 ns)

 <State 161>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div1', ../CCode_backprop/backprop.c:183) [170]  (8.62 ns)

 <State 162>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div1', ../CCode_backprop/backprop.c:183) [170]  (8.62 ns)

 <State 163>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div1', ../CCode_backprop/backprop.c:183) [170]  (8.62 ns)

 <State 164>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div1', ../CCode_backprop/backprop.c:183) [170]  (8.62 ns)

 <State 165>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div1', ../CCode_backprop/backprop.c:183) [170]  (8.62 ns)

 <State 166>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div1', ../CCode_backprop/backprop.c:183) [170]  (8.62 ns)

 <State 167>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div1', ../CCode_backprop/backprop.c:183) [170]  (8.62 ns)

 <State 168>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div1', ../CCode_backprop/backprop.c:183) [170]  (8.62 ns)

 <State 169>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div1', ../CCode_backprop/backprop.c:183) [170]  (8.62 ns)

 <State 170>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div1', ../CCode_backprop/backprop.c:183) [170]  (8.62 ns)

 <State 171>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div1', ../CCode_backprop/backprop.c:183) [170]  (8.62 ns)

 <State 172>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div1', ../CCode_backprop/backprop.c:183) [170]  (8.62 ns)

 <State 173>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div1', ../CCode_backprop/backprop.c:183) [170]  (8.62 ns)

 <State 174>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div1', ../CCode_backprop/backprop.c:183) [170]  (8.62 ns)

 <State 175>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div1', ../CCode_backprop/backprop.c:183) [170]  (8.62 ns)

 <State 176>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln183', ../CCode_backprop/backprop.c:183) of variable 'bitcast_ln183_1', ../CCode_backprop/backprop.c:183 on array 'biases1' [172]  (3.25 ns)

 <State 177>: 1.59ns
The critical path consists of the following:
	'store' operation ('store_ln0') of constant 0 on local variable 'reuse_reg79' [175]  (1.59 ns)

 <State 178>: 7.66ns
The critical path consists of the following:
	'phi' operation ('i', ../CCode_backprop/backprop.c:189) with incoming values : ('select_ln189_1', ../CCode_backprop/backprop.c:189) [180]  (0 ns)
	'add' operation ('add_ln189_1', ../CCode_backprop/backprop.c:189) [192]  (1.87 ns)
	'select' operation ('select_ln189_1', ../CCode_backprop/backprop.c:189) [193]  (0.993 ns)
	'add' operation ('add_ln191', ../CCode_backprop/backprop.c:191) [200]  (1.55 ns)
	'getelementptr' operation ('d_weights2_addr', ../CCode_backprop/backprop.c:191) [202]  (0 ns)
	'load' operation ('d_weights2_load', ../CCode_backprop/backprop.c:191) on array 'd_weights2' [203]  (3.25 ns)

 <State 179>: 3.25ns
The critical path consists of the following:
	'load' operation ('d_weights2_load', ../CCode_backprop/backprop.c:191) on array 'd_weights2' [203]  (3.25 ns)

 <State 180>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul6', ../CCode_backprop/backprop.c:191) [204]  (7.79 ns)

 <State 181>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul6', ../CCode_backprop/backprop.c:191) [204]  (7.79 ns)

 <State 182>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul6', ../CCode_backprop/backprop.c:191) [204]  (7.79 ns)

 <State 183>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul6', ../CCode_backprop/backprop.c:191) [204]  (7.79 ns)

 <State 184>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul6', ../CCode_backprop/backprop.c:191) [204]  (7.79 ns)

 <State 185>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul6', ../CCode_backprop/backprop.c:191) [204]  (7.79 ns)

 <State 186>: 9.71ns
The critical path consists of the following:
	'load' operation ('reuse_reg79_load') on local variable 'reuse_reg79' [208]  (0 ns)
	'select' operation ('reuse_select84', ../CCode_backprop/backprop.c:191) [212]  (1.48 ns)
	'dsub' operation ('sub3', ../CCode_backprop/backprop.c:191) [214]  (8.23 ns)

 <State 187>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('sub3', ../CCode_backprop/backprop.c:191) [214]  (8.23 ns)

 <State 188>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('sub3', ../CCode_backprop/backprop.c:191) [214]  (8.23 ns)

 <State 189>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('sub3', ../CCode_backprop/backprop.c:191) [214]  (8.23 ns)

 <State 190>: 9.82ns
The critical path consists of the following:
	'dsub' operation ('sub3', ../CCode_backprop/backprop.c:191) [214]  (8.23 ns)
	'store' operation ('store_ln191', ../CCode_backprop/backprop.c:191) of variable 'bitcast_ln191_1', ../CCode_backprop/backprop.c:191 on local variable 'reuse_reg79' [217]  (1.59 ns)

 <State 191>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul7', ../CCode_backprop/backprop.c:192) [219]  (7.79 ns)

 <State 192>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul7', ../CCode_backprop/backprop.c:192) [219]  (7.79 ns)

 <State 193>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul7', ../CCode_backprop/backprop.c:192) [219]  (7.79 ns)

 <State 194>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul7', ../CCode_backprop/backprop.c:192) [219]  (7.79 ns)

 <State 195>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul7', ../CCode_backprop/backprop.c:192) [219]  (7.79 ns)

 <State 196>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul7', ../CCode_backprop/backprop.c:192) [219]  (7.79 ns)

 <State 197>: 8.93ns
The critical path consists of the following:
	'dacc' operation ('norm_3', ../CCode_backprop/backprop.c:192) [221]  (8.93 ns)

 <State 198>: 8.93ns
The critical path consists of the following:
	'dacc' operation ('norm_3', ../CCode_backprop/backprop.c:192) [221]  (8.93 ns)

 <State 199>: 8.93ns
The critical path consists of the following:
	'dacc' operation ('norm_3', ../CCode_backprop/backprop.c:192) [221]  (8.93 ns)

 <State 200>: 8.93ns
The critical path consists of the following:
	'dacc' operation ('norm_3', ../CCode_backprop/backprop.c:192) [221]  (8.93 ns)

 <State 201>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../CCode_backprop/backprop.c:195) with incoming values : ('add_ln195', ../CCode_backprop/backprop.c:195) [227]  (1.59 ns)

 <State 202>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', ../CCode_backprop/backprop.c:195) with incoming values : ('add_ln195', ../CCode_backprop/backprop.c:195) [227]  (0 ns)
	'getelementptr' operation ('d_biases2_addr', ../CCode_backprop/backprop.c:196) [237]  (0 ns)
	'load' operation ('d_biases2_load', ../CCode_backprop/backprop.c:196) on array 'd_biases2' [238]  (3.25 ns)

 <State 203>: 3.25ns
The critical path consists of the following:
	'load' operation ('d_biases2_load', ../CCode_backprop/backprop.c:196) on array 'd_biases2' [238]  (3.25 ns)

 <State 204>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul4', ../CCode_backprop/backprop.c:196) [239]  (7.79 ns)

 <State 205>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul4', ../CCode_backprop/backprop.c:196) [239]  (7.79 ns)

 <State 206>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul4', ../CCode_backprop/backprop.c:196) [239]  (7.79 ns)

 <State 207>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul4', ../CCode_backprop/backprop.c:196) [239]  (7.79 ns)

 <State 208>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul4', ../CCode_backprop/backprop.c:196) [239]  (7.79 ns)

 <State 209>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul4', ../CCode_backprop/backprop.c:196) [239]  (7.79 ns)

 <State 210>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('sub2', ../CCode_backprop/backprop.c:196) [245]  (8.23 ns)

 <State 211>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('sub2', ../CCode_backprop/backprop.c:196) [245]  (8.23 ns)

 <State 212>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('sub2', ../CCode_backprop/backprop.c:196) [245]  (8.23 ns)

 <State 213>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('sub2', ../CCode_backprop/backprop.c:196) [245]  (8.23 ns)

 <State 214>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('sub2', ../CCode_backprop/backprop.c:196) [245]  (8.23 ns)

 <State 215>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul5', ../CCode_backprop/backprop.c:197) [248]  (7.79 ns)

 <State 216>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul5', ../CCode_backprop/backprop.c:197) [248]  (7.79 ns)

 <State 217>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul5', ../CCode_backprop/backprop.c:197) [248]  (7.79 ns)

 <State 218>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul5', ../CCode_backprop/backprop.c:197) [248]  (7.79 ns)

 <State 219>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul5', ../CCode_backprop/backprop.c:197) [248]  (7.79 ns)

 <State 220>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul5', ../CCode_backprop/backprop.c:197) [248]  (7.79 ns)

 <State 221>: 8.93ns
The critical path consists of the following:
	'dacc' operation ('bias_norm', ../CCode_backprop/backprop.c:197) [250]  (8.93 ns)

 <State 222>: 8.93ns
The critical path consists of the following:
	'dacc' operation ('bias_norm', ../CCode_backprop/backprop.c:197) [250]  (8.93 ns)

 <State 223>: 8.93ns
The critical path consists of the following:
	'dacc' operation ('bias_norm', ../CCode_backprop/backprop.c:197) [250]  (8.93 ns)

 <State 224>: 8.93ns
The critical path consists of the following:
	'dacc' operation ('bias_norm', ../CCode_backprop/backprop.c:197) [250]  (8.93 ns)

 <State 225>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:200) [253]  (8.9 ns)

 <State 226>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:200) [253]  (8.9 ns)

 <State 227>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:200) [253]  (8.9 ns)

 <State 228>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:200) [253]  (8.9 ns)

 <State 229>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:200) [253]  (8.9 ns)

 <State 230>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:200) [253]  (8.9 ns)

 <State 231>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:200) [253]  (8.9 ns)

 <State 232>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:200) [253]  (8.9 ns)

 <State 233>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:200) [253]  (8.9 ns)

 <State 234>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:200) [253]  (8.9 ns)

 <State 235>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:200) [253]  (8.9 ns)

 <State 236>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:200) [253]  (8.9 ns)

 <State 237>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:200) [253]  (8.9 ns)

 <State 238>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:200) [253]  (8.9 ns)

 <State 239>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:200) [253]  (8.9 ns)

 <State 240>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:200) [253]  (8.9 ns)

 <State 241>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:200) [253]  (8.9 ns)

 <State 242>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:200) [253]  (8.9 ns)

 <State 243>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:200) [253]  (8.9 ns)

 <State 244>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:200) [253]  (8.9 ns)

 <State 245>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:200) [253]  (8.9 ns)

 <State 246>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:200) [253]  (8.9 ns)

 <State 247>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:200) [253]  (8.9 ns)

 <State 248>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:200) [253]  (8.9 ns)

 <State 249>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:200) [253]  (8.9 ns)

 <State 250>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:200) [253]  (8.9 ns)

 <State 251>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:200) [253]  (8.9 ns)

 <State 252>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:200) [253]  (8.9 ns)

 <State 253>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:200) [253]  (8.9 ns)

 <State 254>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:200) [253]  (8.9 ns)

 <State 255>: 6.12ns
The critical path consists of the following:
	'phi' operation ('i', ../CCode_backprop/backprop.c:158) with incoming values : ('select_ln158_2', ../CCode_backprop/backprop.c:158) [259]  (0 ns)
	'add' operation ('add_ln203_1', ../CCode_backprop/backprop.c:203) [270]  (1.87 ns)
	'select' operation ('select_ln158_2', ../CCode_backprop/backprop.c:158) [271]  (0.993 ns)
	'getelementptr' operation ('weights2_addr_1', ../CCode_backprop/backprop.c:205) [278]  (0 ns)
	'load' operation ('weights2_load_1', ../CCode_backprop/backprop.c:205) on array 'weights2' [281]  (3.25 ns)

 <State 256>: 4.74ns
The critical path consists of the following:
	'load' operation ('weights2_load_1', ../CCode_backprop/backprop.c:205) on array 'weights2' [281]  (3.25 ns)
	'select' operation ('reuse_select90', ../CCode_backprop/backprop.c:205) [283]  (1.48 ns)

 <State 257>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div3', ../CCode_backprop/backprop.c:205) [285]  (8.62 ns)

 <State 258>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div3', ../CCode_backprop/backprop.c:205) [285]  (8.62 ns)

 <State 259>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div3', ../CCode_backprop/backprop.c:205) [285]  (8.62 ns)

 <State 260>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div3', ../CCode_backprop/backprop.c:205) [285]  (8.62 ns)

 <State 261>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div3', ../CCode_backprop/backprop.c:205) [285]  (8.62 ns)

 <State 262>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div3', ../CCode_backprop/backprop.c:205) [285]  (8.62 ns)

 <State 263>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div3', ../CCode_backprop/backprop.c:205) [285]  (8.62 ns)

 <State 264>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div3', ../CCode_backprop/backprop.c:205) [285]  (8.62 ns)

 <State 265>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div3', ../CCode_backprop/backprop.c:205) [285]  (8.62 ns)

 <State 266>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div3', ../CCode_backprop/backprop.c:205) [285]  (8.62 ns)

 <State 267>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div3', ../CCode_backprop/backprop.c:205) [285]  (8.62 ns)

 <State 268>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div3', ../CCode_backprop/backprop.c:205) [285]  (8.62 ns)

 <State 269>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div3', ../CCode_backprop/backprop.c:205) [285]  (8.62 ns)

 <State 270>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div3', ../CCode_backprop/backprop.c:205) [285]  (8.62 ns)

 <State 271>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div3', ../CCode_backprop/backprop.c:205) [285]  (8.62 ns)

 <State 272>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div3', ../CCode_backprop/backprop.c:205) [285]  (8.62 ns)

 <State 273>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div3', ../CCode_backprop/backprop.c:205) [285]  (8.62 ns)

 <State 274>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div3', ../CCode_backprop/backprop.c:205) [285]  (8.62 ns)

 <State 275>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div3', ../CCode_backprop/backprop.c:205) [285]  (8.62 ns)

 <State 276>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div3', ../CCode_backprop/backprop.c:205) [285]  (8.62 ns)

 <State 277>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div3', ../CCode_backprop/backprop.c:205) [285]  (8.62 ns)

 <State 278>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div3', ../CCode_backprop/backprop.c:205) [285]  (8.62 ns)

 <State 279>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div3', ../CCode_backprop/backprop.c:205) [285]  (8.62 ns)

 <State 280>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div3', ../CCode_backprop/backprop.c:205) [285]  (8.62 ns)

 <State 281>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div3', ../CCode_backprop/backprop.c:205) [285]  (8.62 ns)

 <State 282>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div3', ../CCode_backprop/backprop.c:205) [285]  (8.62 ns)

 <State 283>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div3', ../CCode_backprop/backprop.c:205) [285]  (8.62 ns)

 <State 284>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div3', ../CCode_backprop/backprop.c:205) [285]  (8.62 ns)

 <State 285>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div3', ../CCode_backprop/backprop.c:205) [285]  (8.62 ns)

 <State 286>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div3', ../CCode_backprop/backprop.c:205) [285]  (8.62 ns)

 <State 287>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div3', ../CCode_backprop/backprop.c:205) [285]  (8.62 ns)

 <State 288>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln205', ../CCode_backprop/backprop.c:205) of variable 'bitcast_ln205_1', ../CCode_backprop/backprop.c:205 on array 'weights2' [287]  (3.25 ns)

 <State 289>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm_3', ../CCode_backprop/backprop.c:201) [293]  (8.9 ns)

 <State 290>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm_3', ../CCode_backprop/backprop.c:201) [293]  (8.9 ns)

 <State 291>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm_3', ../CCode_backprop/backprop.c:201) [293]  (8.9 ns)

 <State 292>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm_3', ../CCode_backprop/backprop.c:201) [293]  (8.9 ns)

 <State 293>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm_3', ../CCode_backprop/backprop.c:201) [293]  (8.9 ns)

 <State 294>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm_3', ../CCode_backprop/backprop.c:201) [293]  (8.9 ns)

 <State 295>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm_3', ../CCode_backprop/backprop.c:201) [293]  (8.9 ns)

 <State 296>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm_3', ../CCode_backprop/backprop.c:201) [293]  (8.9 ns)

 <State 297>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm_3', ../CCode_backprop/backprop.c:201) [293]  (8.9 ns)

 <State 298>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm_3', ../CCode_backprop/backprop.c:201) [293]  (8.9 ns)

 <State 299>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm_3', ../CCode_backprop/backprop.c:201) [293]  (8.9 ns)

 <State 300>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm_3', ../CCode_backprop/backprop.c:201) [293]  (8.9 ns)

 <State 301>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm_3', ../CCode_backprop/backprop.c:201) [293]  (8.9 ns)

 <State 302>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm_3', ../CCode_backprop/backprop.c:201) [293]  (8.9 ns)

 <State 303>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm_3', ../CCode_backprop/backprop.c:201) [293]  (8.9 ns)

 <State 304>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm_3', ../CCode_backprop/backprop.c:201) [293]  (8.9 ns)

 <State 305>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm_3', ../CCode_backprop/backprop.c:201) [293]  (8.9 ns)

 <State 306>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm_3', ../CCode_backprop/backprop.c:201) [293]  (8.9 ns)

 <State 307>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm_3', ../CCode_backprop/backprop.c:201) [293]  (8.9 ns)

 <State 308>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm_3', ../CCode_backprop/backprop.c:201) [293]  (8.9 ns)

 <State 309>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm_3', ../CCode_backprop/backprop.c:201) [293]  (8.9 ns)

 <State 310>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm_3', ../CCode_backprop/backprop.c:201) [293]  (8.9 ns)

 <State 311>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm_3', ../CCode_backprop/backprop.c:201) [293]  (8.9 ns)

 <State 312>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm_3', ../CCode_backprop/backprop.c:201) [293]  (8.9 ns)

 <State 313>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm_3', ../CCode_backprop/backprop.c:201) [293]  (8.9 ns)

 <State 314>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm_3', ../CCode_backprop/backprop.c:201) [293]  (8.9 ns)

 <State 315>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm_3', ../CCode_backprop/backprop.c:201) [293]  (8.9 ns)

 <State 316>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm_3', ../CCode_backprop/backprop.c:201) [293]  (8.9 ns)

 <State 317>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm_3', ../CCode_backprop/backprop.c:201) [293]  (8.9 ns)

 <State 318>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm_3', ../CCode_backprop/backprop.c:201) [293]  (8.9 ns)

 <State 319>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', ../CCode_backprop/backprop.c:208) with incoming values : ('add_ln208', ../CCode_backprop/backprop.c:208) [296]  (0 ns)
	'getelementptr' operation ('biases2_addr_1', ../CCode_backprop/backprop.c:209) [306]  (0 ns)
	'load' operation ('biases2_load_1', ../CCode_backprop/backprop.c:209) on array 'biases2' [307]  (3.25 ns)

 <State 320>: 3.25ns
The critical path consists of the following:
	'load' operation ('biases2_load_1', ../CCode_backprop/backprop.c:209) on array 'biases2' [307]  (3.25 ns)

 <State 321>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div2', ../CCode_backprop/backprop.c:209) [309]  (8.62 ns)

 <State 322>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div2', ../CCode_backprop/backprop.c:209) [309]  (8.62 ns)

 <State 323>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div2', ../CCode_backprop/backprop.c:209) [309]  (8.62 ns)

 <State 324>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div2', ../CCode_backprop/backprop.c:209) [309]  (8.62 ns)

 <State 325>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div2', ../CCode_backprop/backprop.c:209) [309]  (8.62 ns)

 <State 326>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div2', ../CCode_backprop/backprop.c:209) [309]  (8.62 ns)

 <State 327>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div2', ../CCode_backprop/backprop.c:209) [309]  (8.62 ns)

 <State 328>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div2', ../CCode_backprop/backprop.c:209) [309]  (8.62 ns)

 <State 329>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div2', ../CCode_backprop/backprop.c:209) [309]  (8.62 ns)

 <State 330>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div2', ../CCode_backprop/backprop.c:209) [309]  (8.62 ns)

 <State 331>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div2', ../CCode_backprop/backprop.c:209) [309]  (8.62 ns)

 <State 332>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div2', ../CCode_backprop/backprop.c:209) [309]  (8.62 ns)

 <State 333>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div2', ../CCode_backprop/backprop.c:209) [309]  (8.62 ns)

 <State 334>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div2', ../CCode_backprop/backprop.c:209) [309]  (8.62 ns)

 <State 335>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div2', ../CCode_backprop/backprop.c:209) [309]  (8.62 ns)

 <State 336>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div2', ../CCode_backprop/backprop.c:209) [309]  (8.62 ns)

 <State 337>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div2', ../CCode_backprop/backprop.c:209) [309]  (8.62 ns)

 <State 338>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div2', ../CCode_backprop/backprop.c:209) [309]  (8.62 ns)

 <State 339>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div2', ../CCode_backprop/backprop.c:209) [309]  (8.62 ns)

 <State 340>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div2', ../CCode_backprop/backprop.c:209) [309]  (8.62 ns)

 <State 341>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div2', ../CCode_backprop/backprop.c:209) [309]  (8.62 ns)

 <State 342>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div2', ../CCode_backprop/backprop.c:209) [309]  (8.62 ns)

 <State 343>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div2', ../CCode_backprop/backprop.c:209) [309]  (8.62 ns)

 <State 344>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div2', ../CCode_backprop/backprop.c:209) [309]  (8.62 ns)

 <State 345>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div2', ../CCode_backprop/backprop.c:209) [309]  (8.62 ns)

 <State 346>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div2', ../CCode_backprop/backprop.c:209) [309]  (8.62 ns)

 <State 347>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div2', ../CCode_backprop/backprop.c:209) [309]  (8.62 ns)

 <State 348>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div2', ../CCode_backprop/backprop.c:209) [309]  (8.62 ns)

 <State 349>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div2', ../CCode_backprop/backprop.c:209) [309]  (8.62 ns)

 <State 350>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div2', ../CCode_backprop/backprop.c:209) [309]  (8.62 ns)

 <State 351>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div2', ../CCode_backprop/backprop.c:209) [309]  (8.62 ns)

 <State 352>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln209', ../CCode_backprop/backprop.c:209) of variable 'bitcast_ln209_1', ../CCode_backprop/backprop.c:209 on array 'biases2' [311]  (3.25 ns)

 <State 353>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten31', ../CCode_backprop/backprop.c:215) with incoming values : ('add_ln215', ../CCode_backprop/backprop.c:215) [316]  (1.59 ns)

 <State 354>: 8.95ns
The critical path consists of the following:
	'phi' operation ('i', ../CCode_backprop/backprop.c:215) with incoming values : ('select_ln215_2', ../CCode_backprop/backprop.c:215) [317]  (0 ns)
	'add' operation ('add_ln215_1', ../CCode_backprop/backprop.c:215) [333]  (1.87 ns)
	'sub' operation ('sub_ln217_1', ../CCode_backprop/backprop.c:217) [337]  (1.92 ns)
	'select' operation ('select_ln215_1', ../CCode_backprop/backprop.c:215) [338]  (0 ns)
	'add' operation ('add_ln217', ../CCode_backprop/backprop.c:217) [343]  (1.92 ns)
	'getelementptr' operation ('d_weights3_addr', ../CCode_backprop/backprop.c:217) [345]  (0 ns)
	'load' operation ('d_weights3_load', ../CCode_backprop/backprop.c:217) on array 'd_weights3' [346]  (3.25 ns)

 <State 355>: 3.25ns
The critical path consists of the following:
	'load' operation ('d_weights3_load', ../CCode_backprop/backprop.c:217) on array 'd_weights3' [346]  (3.25 ns)

 <State 356>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul10', ../CCode_backprop/backprop.c:217) [347]  (7.79 ns)

 <State 357>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul10', ../CCode_backprop/backprop.c:217) [347]  (7.79 ns)

 <State 358>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul10', ../CCode_backprop/backprop.c:217) [347]  (7.79 ns)

 <State 359>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul10', ../CCode_backprop/backprop.c:217) [347]  (7.79 ns)

 <State 360>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul10', ../CCode_backprop/backprop.c:217) [347]  (7.79 ns)

 <State 361>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul10', ../CCode_backprop/backprop.c:217) [347]  (7.79 ns)

 <State 362>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('sub5', ../CCode_backprop/backprop.c:217) [351]  (8.23 ns)

 <State 363>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('sub5', ../CCode_backprop/backprop.c:217) [351]  (8.23 ns)

 <State 364>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('sub5', ../CCode_backprop/backprop.c:217) [351]  (8.23 ns)

 <State 365>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('sub5', ../CCode_backprop/backprop.c:217) [351]  (8.23 ns)

 <State 366>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('sub5', ../CCode_backprop/backprop.c:217) [351]  (8.23 ns)

 <State 367>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul11', ../CCode_backprop/backprop.c:218) [354]  (7.79 ns)

 <State 368>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul11', ../CCode_backprop/backprop.c:218) [354]  (7.79 ns)

 <State 369>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul11', ../CCode_backprop/backprop.c:218) [354]  (7.79 ns)

 <State 370>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul11', ../CCode_backprop/backprop.c:218) [354]  (7.79 ns)

 <State 371>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul11', ../CCode_backprop/backprop.c:218) [354]  (7.79 ns)

 <State 372>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul11', ../CCode_backprop/backprop.c:218) [354]  (7.79 ns)

 <State 373>: 8.93ns
The critical path consists of the following:
	'dacc' operation ('norm_6', ../CCode_backprop/backprop.c:218) [356]  (8.93 ns)

 <State 374>: 8.93ns
The critical path consists of the following:
	'dacc' operation ('norm_6', ../CCode_backprop/backprop.c:218) [356]  (8.93 ns)

 <State 375>: 8.93ns
The critical path consists of the following:
	'dacc' operation ('norm_6', ../CCode_backprop/backprop.c:218) [356]  (8.93 ns)

 <State 376>: 8.93ns
The critical path consists of the following:
	'dacc' operation ('norm_6', ../CCode_backprop/backprop.c:218) [356]  (8.93 ns)

 <State 377>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../CCode_backprop/backprop.c:222) with incoming values : ('add_ln221', ../CCode_backprop/backprop.c:221) [362]  (1.59 ns)

 <State 378>: 9.5ns
The critical path consists of the following:
	'phi' operation ('i', ../CCode_backprop/backprop.c:222) with incoming values : ('add_ln221', ../CCode_backprop/backprop.c:221) [362]  (0 ns)
	'mux' operation ('tmp_1', ../CCode_backprop/backprop.c:222) [371]  (1.71 ns)
	'dmul' operation ('mul8', ../CCode_backprop/backprop.c:222) [372]  (7.79 ns)

 <State 379>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul8', ../CCode_backprop/backprop.c:222) [372]  (7.79 ns)

 <State 380>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul8', ../CCode_backprop/backprop.c:222) [372]  (7.79 ns)

 <State 381>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul8', ../CCode_backprop/backprop.c:222) [372]  (7.79 ns)

 <State 382>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul8', ../CCode_backprop/backprop.c:222) [372]  (7.79 ns)

 <State 383>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul8', ../CCode_backprop/backprop.c:222) [372]  (7.79 ns)

 <State 384>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('sub4', ../CCode_backprop/backprop.c:222) [377]  (8.23 ns)

 <State 385>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('sub4', ../CCode_backprop/backprop.c:222) [377]  (8.23 ns)

 <State 386>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('sub4', ../CCode_backprop/backprop.c:222) [377]  (8.23 ns)

 <State 387>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('sub4', ../CCode_backprop/backprop.c:222) [377]  (8.23 ns)

 <State 388>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('sub4', ../CCode_backprop/backprop.c:222) [377]  (8.23 ns)

 <State 389>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul9', ../CCode_backprop/backprop.c:223) [380]  (7.79 ns)

 <State 390>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul9', ../CCode_backprop/backprop.c:223) [380]  (7.79 ns)

 <State 391>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul9', ../CCode_backprop/backprop.c:223) [380]  (7.79 ns)

 <State 392>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul9', ../CCode_backprop/backprop.c:223) [380]  (7.79 ns)

 <State 393>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul9', ../CCode_backprop/backprop.c:223) [380]  (7.79 ns)

 <State 394>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul9', ../CCode_backprop/backprop.c:223) [380]  (7.79 ns)

 <State 395>: 9.89ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln223', ../CCode_backprop/backprop.c:223) [381]  (0.959 ns)
	'dacc' operation ('bias_norm', ../CCode_backprop/backprop.c:223) [382]  (8.93 ns)

 <State 396>: 8.93ns
The critical path consists of the following:
	'dacc' operation ('bias_norm', ../CCode_backprop/backprop.c:223) [382]  (8.93 ns)

 <State 397>: 8.93ns
The critical path consists of the following:
	'dacc' operation ('bias_norm', ../CCode_backprop/backprop.c:223) [382]  (8.93 ns)

 <State 398>: 8.93ns
The critical path consists of the following:
	'dacc' operation ('bias_norm', ../CCode_backprop/backprop.c:223) [382]  (8.93 ns)

 <State 399>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:226) [385]  (8.9 ns)

 <State 400>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:226) [385]  (8.9 ns)

 <State 401>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:226) [385]  (8.9 ns)

 <State 402>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:226) [385]  (8.9 ns)

 <State 403>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:226) [385]  (8.9 ns)

 <State 404>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:226) [385]  (8.9 ns)

 <State 405>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:226) [385]  (8.9 ns)

 <State 406>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:226) [385]  (8.9 ns)

 <State 407>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:226) [385]  (8.9 ns)

 <State 408>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:226) [385]  (8.9 ns)

 <State 409>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:226) [385]  (8.9 ns)

 <State 410>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:226) [385]  (8.9 ns)

 <State 411>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:226) [385]  (8.9 ns)

 <State 412>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:226) [385]  (8.9 ns)

 <State 413>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:226) [385]  (8.9 ns)

 <State 414>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:226) [385]  (8.9 ns)

 <State 415>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:226) [385]  (8.9 ns)

 <State 416>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:226) [385]  (8.9 ns)

 <State 417>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:226) [385]  (8.9 ns)

 <State 418>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:226) [385]  (8.9 ns)

 <State 419>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:226) [385]  (8.9 ns)

 <State 420>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:226) [385]  (8.9 ns)

 <State 421>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:226) [385]  (8.9 ns)

 <State 422>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:226) [385]  (8.9 ns)

 <State 423>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:226) [385]  (8.9 ns)

 <State 424>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:226) [385]  (8.9 ns)

 <State 425>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:226) [385]  (8.9 ns)

 <State 426>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:226) [385]  (8.9 ns)

 <State 427>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:226) [385]  (8.9 ns)

 <State 428>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('norm', ../CCode_backprop/backprop.c:226) [385]  (8.9 ns)

 <State 429>: 8.95ns
The critical path consists of the following:
	'phi' operation ('i', ../CCode_backprop/backprop.c:229) with incoming values : ('select_ln229_2', ../CCode_backprop/backprop.c:229) [389]  (0 ns)
	'add' operation ('add_ln229_1', ../CCode_backprop/backprop.c:229) [404]  (1.87 ns)
	'sub' operation ('sub_ln231_1', ../CCode_backprop/backprop.c:231) [408]  (1.92 ns)
	'select' operation ('select_ln229_1', ../CCode_backprop/backprop.c:229) [409]  (0 ns)
	'add' operation ('add_ln231', ../CCode_backprop/backprop.c:231) [414]  (1.92 ns)
	'getelementptr' operation ('weights3_addr_1', ../CCode_backprop/backprop.c:231) [416]  (0 ns)
	'load' operation ('weights3_load_1', ../CCode_backprop/backprop.c:231) on array 'weights3' [417]  (3.25 ns)

 <State 430>: 3.25ns
The critical path consists of the following:
	'load' operation ('weights3_load_1', ../CCode_backprop/backprop.c:231) on array 'weights3' [417]  (3.25 ns)

 <State 431>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div5', ../CCode_backprop/backprop.c:231) [419]  (8.62 ns)

 <State 432>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div5', ../CCode_backprop/backprop.c:231) [419]  (8.62 ns)

 <State 433>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div5', ../CCode_backprop/backprop.c:231) [419]  (8.62 ns)

 <State 434>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div5', ../CCode_backprop/backprop.c:231) [419]  (8.62 ns)

 <State 435>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div5', ../CCode_backprop/backprop.c:231) [419]  (8.62 ns)

 <State 436>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div5', ../CCode_backprop/backprop.c:231) [419]  (8.62 ns)

 <State 437>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div5', ../CCode_backprop/backprop.c:231) [419]  (8.62 ns)

 <State 438>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div5', ../CCode_backprop/backprop.c:231) [419]  (8.62 ns)

 <State 439>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div5', ../CCode_backprop/backprop.c:231) [419]  (8.62 ns)

 <State 440>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div5', ../CCode_backprop/backprop.c:231) [419]  (8.62 ns)

 <State 441>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div5', ../CCode_backprop/backprop.c:231) [419]  (8.62 ns)

 <State 442>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div5', ../CCode_backprop/backprop.c:231) [419]  (8.62 ns)

 <State 443>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div5', ../CCode_backprop/backprop.c:231) [419]  (8.62 ns)

 <State 444>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div5', ../CCode_backprop/backprop.c:231) [419]  (8.62 ns)

 <State 445>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div5', ../CCode_backprop/backprop.c:231) [419]  (8.62 ns)

 <State 446>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div5', ../CCode_backprop/backprop.c:231) [419]  (8.62 ns)

 <State 447>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div5', ../CCode_backprop/backprop.c:231) [419]  (8.62 ns)

 <State 448>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div5', ../CCode_backprop/backprop.c:231) [419]  (8.62 ns)

 <State 449>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div5', ../CCode_backprop/backprop.c:231) [419]  (8.62 ns)

 <State 450>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div5', ../CCode_backprop/backprop.c:231) [419]  (8.62 ns)

 <State 451>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div5', ../CCode_backprop/backprop.c:231) [419]  (8.62 ns)

 <State 452>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div5', ../CCode_backprop/backprop.c:231) [419]  (8.62 ns)

 <State 453>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div5', ../CCode_backprop/backprop.c:231) [419]  (8.62 ns)

 <State 454>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div5', ../CCode_backprop/backprop.c:231) [419]  (8.62 ns)

 <State 455>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div5', ../CCode_backprop/backprop.c:231) [419]  (8.62 ns)

 <State 456>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div5', ../CCode_backprop/backprop.c:231) [419]  (8.62 ns)

 <State 457>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div5', ../CCode_backprop/backprop.c:231) [419]  (8.62 ns)

 <State 458>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div5', ../CCode_backprop/backprop.c:231) [419]  (8.62 ns)

 <State 459>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div5', ../CCode_backprop/backprop.c:231) [419]  (8.62 ns)

 <State 460>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div5', ../CCode_backprop/backprop.c:231) [419]  (8.62 ns)

 <State 461>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div5', ../CCode_backprop/backprop.c:231) [419]  (8.62 ns)

 <State 462>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln231', ../CCode_backprop/backprop.c:231) of variable 'bitcast_ln231_1', ../CCode_backprop/backprop.c:231 on array 'weights3' [421]  (3.25 ns)

 <State 463>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm_6', ../CCode_backprop/backprop.c:227) [425]  (8.9 ns)

 <State 464>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm_6', ../CCode_backprop/backprop.c:227) [425]  (8.9 ns)

 <State 465>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm_6', ../CCode_backprop/backprop.c:227) [425]  (8.9 ns)

 <State 466>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm_6', ../CCode_backprop/backprop.c:227) [425]  (8.9 ns)

 <State 467>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm_6', ../CCode_backprop/backprop.c:227) [425]  (8.9 ns)

 <State 468>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm_6', ../CCode_backprop/backprop.c:227) [425]  (8.9 ns)

 <State 469>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm_6', ../CCode_backprop/backprop.c:227) [425]  (8.9 ns)

 <State 470>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm_6', ../CCode_backprop/backprop.c:227) [425]  (8.9 ns)

 <State 471>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm_6', ../CCode_backprop/backprop.c:227) [425]  (8.9 ns)

 <State 472>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm_6', ../CCode_backprop/backprop.c:227) [425]  (8.9 ns)

 <State 473>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm_6', ../CCode_backprop/backprop.c:227) [425]  (8.9 ns)

 <State 474>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm_6', ../CCode_backprop/backprop.c:227) [425]  (8.9 ns)

 <State 475>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm_6', ../CCode_backprop/backprop.c:227) [425]  (8.9 ns)

 <State 476>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm_6', ../CCode_backprop/backprop.c:227) [425]  (8.9 ns)

 <State 477>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm_6', ../CCode_backprop/backprop.c:227) [425]  (8.9 ns)

 <State 478>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm_6', ../CCode_backprop/backprop.c:227) [425]  (8.9 ns)

 <State 479>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm_6', ../CCode_backprop/backprop.c:227) [425]  (8.9 ns)

 <State 480>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm_6', ../CCode_backprop/backprop.c:227) [425]  (8.9 ns)

 <State 481>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm_6', ../CCode_backprop/backprop.c:227) [425]  (8.9 ns)

 <State 482>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm_6', ../CCode_backprop/backprop.c:227) [425]  (8.9 ns)

 <State 483>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm_6', ../CCode_backprop/backprop.c:227) [425]  (8.9 ns)

 <State 484>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm_6', ../CCode_backprop/backprop.c:227) [425]  (8.9 ns)

 <State 485>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm_6', ../CCode_backprop/backprop.c:227) [425]  (8.9 ns)

 <State 486>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm_6', ../CCode_backprop/backprop.c:227) [425]  (8.9 ns)

 <State 487>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm_6', ../CCode_backprop/backprop.c:227) [425]  (8.9 ns)

 <State 488>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm_6', ../CCode_backprop/backprop.c:227) [425]  (8.9 ns)

 <State 489>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm_6', ../CCode_backprop/backprop.c:227) [425]  (8.9 ns)

 <State 490>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm_6', ../CCode_backprop/backprop.c:227) [425]  (8.9 ns)

 <State 491>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm_6', ../CCode_backprop/backprop.c:227) [425]  (8.9 ns)

 <State 492>: 8.9ns
The critical path consists of the following:
	'dsqrt' operation ('bias_norm_6', ../CCode_backprop/backprop.c:227) [425]  (8.9 ns)

 <State 493>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i', ../CCode_backprop/backprop.c:234) with incoming values : ('add_ln234', ../CCode_backprop/backprop.c:234) [428]  (0 ns)
	'getelementptr' operation ('biases3_addr_1', ../CCode_backprop/backprop.c:235) [437]  (0 ns)
	'load' operation ('biases3_load_1', ../CCode_backprop/backprop.c:235) on array 'biases3' [438]  (2.32 ns)

 <State 494>: 2.32ns
The critical path consists of the following:
	'load' operation ('biases3_load_1', ../CCode_backprop/backprop.c:235) on array 'biases3' [438]  (2.32 ns)

 <State 495>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div4', ../CCode_backprop/backprop.c:235) [440]  (8.62 ns)

 <State 496>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div4', ../CCode_backprop/backprop.c:235) [440]  (8.62 ns)

 <State 497>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div4', ../CCode_backprop/backprop.c:235) [440]  (8.62 ns)

 <State 498>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div4', ../CCode_backprop/backprop.c:235) [440]  (8.62 ns)

 <State 499>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div4', ../CCode_backprop/backprop.c:235) [440]  (8.62 ns)

 <State 500>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div4', ../CCode_backprop/backprop.c:235) [440]  (8.62 ns)

 <State 501>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div4', ../CCode_backprop/backprop.c:235) [440]  (8.62 ns)

 <State 502>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div4', ../CCode_backprop/backprop.c:235) [440]  (8.62 ns)

 <State 503>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div4', ../CCode_backprop/backprop.c:235) [440]  (8.62 ns)

 <State 504>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div4', ../CCode_backprop/backprop.c:235) [440]  (8.62 ns)

 <State 505>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div4', ../CCode_backprop/backprop.c:235) [440]  (8.62 ns)

 <State 506>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div4', ../CCode_backprop/backprop.c:235) [440]  (8.62 ns)

 <State 507>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div4', ../CCode_backprop/backprop.c:235) [440]  (8.62 ns)

 <State 508>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div4', ../CCode_backprop/backprop.c:235) [440]  (8.62 ns)

 <State 509>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div4', ../CCode_backprop/backprop.c:235) [440]  (8.62 ns)

 <State 510>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div4', ../CCode_backprop/backprop.c:235) [440]  (8.62 ns)

 <State 511>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div4', ../CCode_backprop/backprop.c:235) [440]  (8.62 ns)

 <State 512>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div4', ../CCode_backprop/backprop.c:235) [440]  (8.62 ns)

 <State 513>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div4', ../CCode_backprop/backprop.c:235) [440]  (8.62 ns)

 <State 514>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div4', ../CCode_backprop/backprop.c:235) [440]  (8.62 ns)

 <State 515>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div4', ../CCode_backprop/backprop.c:235) [440]  (8.62 ns)

 <State 516>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div4', ../CCode_backprop/backprop.c:235) [440]  (8.62 ns)

 <State 517>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div4', ../CCode_backprop/backprop.c:235) [440]  (8.62 ns)

 <State 518>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div4', ../CCode_backprop/backprop.c:235) [440]  (8.62 ns)

 <State 519>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div4', ../CCode_backprop/backprop.c:235) [440]  (8.62 ns)

 <State 520>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div4', ../CCode_backprop/backprop.c:235) [440]  (8.62 ns)

 <State 521>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div4', ../CCode_backprop/backprop.c:235) [440]  (8.62 ns)

 <State 522>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div4', ../CCode_backprop/backprop.c:235) [440]  (8.62 ns)

 <State 523>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div4', ../CCode_backprop/backprop.c:235) [440]  (8.62 ns)

 <State 524>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div4', ../CCode_backprop/backprop.c:235) [440]  (8.62 ns)

 <State 525>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div4', ../CCode_backprop/backprop.c:235) [440]  (8.62 ns)

 <State 526>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln235', ../CCode_backprop/backprop.c:235) of variable 'bitcast_ln235_1', ../CCode_backprop/backprop.c:235 on array 'biases3' [442]  (2.32 ns)

 <State 527>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331
	State 332
	State 333
	State 334
	State 335
	State 336
	State 337
	State 338
	State 339
	State 340
	State 341
	State 342
	State 343
	State 344
	State 345
	State 346
	State 347
	State 348
	State 349
	State 350
	State 351
	State 352
	State 353
	State 354
	State 355
	State 356
	State 357
	State 358
	State 359
	State 360
	State 361
	State 362
	State 363
	State 364
	State 365
	State 366
	State 367
	State 368
	State 369
	State 370
	State 371
	State 372
	State 373
	State 374
	State 375
	State 376
	State 377
	State 378
	State 379
	State 380
	State 381
	State 382
	State 383
	State 384
	State 385
	State 386
	State 387
	State 388
	State 389
	State 390
	State 391
	State 392
	State 393
	State 394
	State 395
	State 396
	State 397
	State 398
	State 399
	State 400
	State 401
	State 402
	State 403
	State 404
	State 405
	State 406
	State 407
	State 408
	State 409
	State 410
	State 411
	State 412
	State 413
	State 414
	State 415
	State 416
	State 417
	State 418
	State 419
	State 420
	State 421
	State 422
	State 423
	State 424
	State 425
	State 426
	State 427
	State 428
	State 429
	State 430
	State 431
	State 432
	State 433
	State 434
	State 435
	State 436
	State 437
	State 438
	State 439
	State 440
	State 441
	State 442
	State 443
	State 444
	State 445
	State 446
	State 447
	State 448
	State 449
	State 450
	State 451
	State 452
	State 453
	State 454
	State 455
	State 456
	State 457
	State 458
	State 459
	State 460
	State 461
	State 462
	State 463
	State 464
	State 465
	State 466
	State 467
	State 468
	State 469
	State 470
	State 471
	State 472
	State 473
	State 474
	State 475
	State 476
	State 477
	State 478
	State 479
	State 480
	State 481
	State 482
	State 483
	State 484
	State 485
	State 486
	State 487
	State 488
	State 489
	State 490
	State 491
	State 492
	State 493
	State 494
	State 495
	State 496
	State 497
	State 498
	State 499
	State 500
	State 501
	State 502
	State 503
	State 504
	State 505
	State 506
	State 507
	State 508
	State 509
	State 510
	State 511
	State 512
	State 513
	State 514
	State 515
	State 516
	State 517
	State 518
	State 519
	State 520
	State 521
	State 522
	State 523
	State 524
	State 525
	State 526
	State 527


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
