{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669408777299 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669408777299 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 26 02:09:37 2022 " "Processing started: Sat Nov 26 02:09:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669408777299 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408777299 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Datapath -c dut_instance " "Command: quartus_map --read_settings_files=on --write_settings_files=off Datapath -c dut_instance" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408777299 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669408777801 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669408777801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 14 7 " "Found 14 design units, including 7 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-alu_arch " "Found design unit 1: ALU-alu_arch" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669408788751 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 register_component-rc " "Found design unit 2: register_component-rc" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 132 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669408788751 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 register_file-regf " "Found design unit 3: register_file-regf" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 169 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669408788751 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 memory_unit-abstract " "Found design unit 4: memory_unit-abstract" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 298 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669408788751 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 sign_extend_6-Extend_1 " "Found design unit 5: sign_extend_6-Extend_1" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 330 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669408788751 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 sign_extend_9-Extend " "Found design unit 6: sign_extend_9-Extend" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 349 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669408788751 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 Datapath-flow " "Found design unit 7: Datapath-flow" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 372 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669408788751 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669408788751 ""} { "Info" "ISGN_ENTITY_NAME" "2 register_component " "Found entity 2: register_component" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 123 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669408788751 ""} { "Info" "ISGN_ENTITY_NAME" "3 register_file " "Found entity 3: register_file" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669408788751 ""} { "Info" "ISGN_ENTITY_NAME" "4 memory_unit " "Found entity 4: memory_unit" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 287 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669408788751 ""} { "Info" "ISGN_ENTITY_NAME" "5 sign_extend_6 " "Found entity 5: sign_extend_6" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669408788751 ""} { "Info" "ISGN_ENTITY_NAME" "6 sign_extend_9 " "Found entity 6: sign_extend_9" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669408788751 ""} { "Info" "ISGN_ENTITY_NAME" "7 Datapath " "Found entity 7: Datapath" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 363 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669408788751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788751 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Datapath " "Elaborating entity \"Datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669408788813 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rfa2 Datapath.vhd(428) " "Verilog HDL or VHDL warning at Datapath.vhd(428): object \"rfa2\" assigned a value but never read" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 428 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669408788822 "|Datapath"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "memAddr Datapath.vhd(447) " "VHDL Process Statement warning at Datapath.vhd(447): inferring latch(es) for signal or variable \"memAddr\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669408788822 "|Datapath"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "t1in Datapath.vhd(447) " "VHDL Process Statement warning at Datapath.vhd(447): inferring latch(es) for signal or variable \"t1in\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669408788822 "|Datapath"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enable Datapath.vhd(447) " "VHDL Process Statement warning at Datapath.vhd(447): inferring latch(es) for signal or variable \"enable\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669408788823 "|Datapath"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "aluA Datapath.vhd(447) " "VHDL Process Statement warning at Datapath.vhd(447): inferring latch(es) for signal or variable \"aluA\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669408788823 "|Datapath"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "aluB Datapath.vhd(447) " "VHDL Process Statement warning at Datapath.vhd(447): inferring latch(es) for signal or variable \"aluB\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669408788823 "|Datapath"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "aluOp Datapath.vhd(447) " "VHDL Process Statement warning at Datapath.vhd(447): inferring latch(es) for signal or variable \"aluOp\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669408788823 "|Datapath"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rfa3 Datapath.vhd(447) " "VHDL Process Statement warning at Datapath.vhd(447): inferring latch(es) for signal or variable \"rfa3\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669408788823 "|Datapath"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rfd3 Datapath.vhd(447) " "VHDL Process Statement warning at Datapath.vhd(447): inferring latch(es) for signal or variable \"rfd3\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669408788823 "|Datapath"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rfa1 Datapath.vhd(447) " "VHDL Process Statement warning at Datapath.vhd(447): inferring latch(es) for signal or variable \"rfa1\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669408788823 "|Datapath"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "t2in Datapath.vhd(447) " "VHDL Process Statement warning at Datapath.vhd(447): inferring latch(es) for signal or variable \"t2in\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669408788823 "|Datapath"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "t3in Datapath.vhd(447) " "VHDL Process Statement warning at Datapath.vhd(447): inferring latch(es) for signal or variable \"t3in\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669408788823 "|Datapath"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "memDi Datapath.vhd(447) " "VHDL Process Statement warning at Datapath.vhd(447): inferring latch(es) for signal or variable \"memDi\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669408788823 "|Datapath"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z_beq Datapath.vhd(447) " "VHDL Process Statement warning at Datapath.vhd(447): inferring latch(es) for signal or variable \"Z_beq\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669408788823 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_beq Datapath.vhd(447) " "Inferred latch for \"Z_beq\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788823 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDi\[0\] Datapath.vhd(447) " "Inferred latch for \"memDi\[0\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788824 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDi\[1\] Datapath.vhd(447) " "Inferred latch for \"memDi\[1\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788824 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDi\[2\] Datapath.vhd(447) " "Inferred latch for \"memDi\[2\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788824 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDi\[3\] Datapath.vhd(447) " "Inferred latch for \"memDi\[3\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788824 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDi\[4\] Datapath.vhd(447) " "Inferred latch for \"memDi\[4\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788824 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDi\[5\] Datapath.vhd(447) " "Inferred latch for \"memDi\[5\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788824 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDi\[6\] Datapath.vhd(447) " "Inferred latch for \"memDi\[6\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788824 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDi\[7\] Datapath.vhd(447) " "Inferred latch for \"memDi\[7\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788824 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDi\[8\] Datapath.vhd(447) " "Inferred latch for \"memDi\[8\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788824 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDi\[9\] Datapath.vhd(447) " "Inferred latch for \"memDi\[9\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788824 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDi\[10\] Datapath.vhd(447) " "Inferred latch for \"memDi\[10\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788824 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDi\[11\] Datapath.vhd(447) " "Inferred latch for \"memDi\[11\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788824 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDi\[12\] Datapath.vhd(447) " "Inferred latch for \"memDi\[12\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788824 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDi\[13\] Datapath.vhd(447) " "Inferred latch for \"memDi\[13\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788824 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDi\[14\] Datapath.vhd(447) " "Inferred latch for \"memDi\[14\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788825 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDi\[15\] Datapath.vhd(447) " "Inferred latch for \"memDi\[15\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788825 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3in\[0\] Datapath.vhd(447) " "Inferred latch for \"t3in\[0\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788825 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3in\[1\] Datapath.vhd(447) " "Inferred latch for \"t3in\[1\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788825 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3in\[2\] Datapath.vhd(447) " "Inferred latch for \"t3in\[2\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788825 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3in\[3\] Datapath.vhd(447) " "Inferred latch for \"t3in\[3\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788825 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3in\[4\] Datapath.vhd(447) " "Inferred latch for \"t3in\[4\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788825 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3in\[5\] Datapath.vhd(447) " "Inferred latch for \"t3in\[5\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788825 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3in\[6\] Datapath.vhd(447) " "Inferred latch for \"t3in\[6\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788825 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3in\[7\] Datapath.vhd(447) " "Inferred latch for \"t3in\[7\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788825 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3in\[8\] Datapath.vhd(447) " "Inferred latch for \"t3in\[8\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788825 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3in\[9\] Datapath.vhd(447) " "Inferred latch for \"t3in\[9\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788825 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3in\[10\] Datapath.vhd(447) " "Inferred latch for \"t3in\[10\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788825 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3in\[11\] Datapath.vhd(447) " "Inferred latch for \"t3in\[11\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788825 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3in\[12\] Datapath.vhd(447) " "Inferred latch for \"t3in\[12\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788825 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3in\[13\] Datapath.vhd(447) " "Inferred latch for \"t3in\[13\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788826 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3in\[14\] Datapath.vhd(447) " "Inferred latch for \"t3in\[14\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788826 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3in\[15\] Datapath.vhd(447) " "Inferred latch for \"t3in\[15\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788826 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2in\[0\] Datapath.vhd(447) " "Inferred latch for \"t2in\[0\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788826 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2in\[1\] Datapath.vhd(447) " "Inferred latch for \"t2in\[1\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788826 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2in\[2\] Datapath.vhd(447) " "Inferred latch for \"t2in\[2\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788826 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2in\[3\] Datapath.vhd(447) " "Inferred latch for \"t2in\[3\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788826 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2in\[4\] Datapath.vhd(447) " "Inferred latch for \"t2in\[4\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788826 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2in\[5\] Datapath.vhd(447) " "Inferred latch for \"t2in\[5\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788826 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2in\[6\] Datapath.vhd(447) " "Inferred latch for \"t2in\[6\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788826 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2in\[7\] Datapath.vhd(447) " "Inferred latch for \"t2in\[7\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788826 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2in\[8\] Datapath.vhd(447) " "Inferred latch for \"t2in\[8\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788826 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2in\[9\] Datapath.vhd(447) " "Inferred latch for \"t2in\[9\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788826 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2in\[10\] Datapath.vhd(447) " "Inferred latch for \"t2in\[10\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788826 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2in\[11\] Datapath.vhd(447) " "Inferred latch for \"t2in\[11\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788827 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2in\[12\] Datapath.vhd(447) " "Inferred latch for \"t2in\[12\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788827 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2in\[13\] Datapath.vhd(447) " "Inferred latch for \"t2in\[13\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788827 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2in\[14\] Datapath.vhd(447) " "Inferred latch for \"t2in\[14\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788827 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2in\[15\] Datapath.vhd(447) " "Inferred latch for \"t2in\[15\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788827 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rfa1\[0\] Datapath.vhd(447) " "Inferred latch for \"rfa1\[0\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788827 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rfa1\[1\] Datapath.vhd(447) " "Inferred latch for \"rfa1\[1\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788827 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rfa1\[2\] Datapath.vhd(447) " "Inferred latch for \"rfa1\[2\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788827 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rfd3\[0\] Datapath.vhd(447) " "Inferred latch for \"rfd3\[0\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788827 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rfd3\[1\] Datapath.vhd(447) " "Inferred latch for \"rfd3\[1\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788827 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rfd3\[2\] Datapath.vhd(447) " "Inferred latch for \"rfd3\[2\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788827 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rfd3\[3\] Datapath.vhd(447) " "Inferred latch for \"rfd3\[3\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788827 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rfd3\[4\] Datapath.vhd(447) " "Inferred latch for \"rfd3\[4\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788827 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rfd3\[5\] Datapath.vhd(447) " "Inferred latch for \"rfd3\[5\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788827 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rfd3\[6\] Datapath.vhd(447) " "Inferred latch for \"rfd3\[6\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788827 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rfd3\[7\] Datapath.vhd(447) " "Inferred latch for \"rfd3\[7\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788827 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rfd3\[8\] Datapath.vhd(447) " "Inferred latch for \"rfd3\[8\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788828 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rfd3\[9\] Datapath.vhd(447) " "Inferred latch for \"rfd3\[9\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788828 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rfd3\[10\] Datapath.vhd(447) " "Inferred latch for \"rfd3\[10\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788828 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rfd3\[11\] Datapath.vhd(447) " "Inferred latch for \"rfd3\[11\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788828 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rfd3\[12\] Datapath.vhd(447) " "Inferred latch for \"rfd3\[12\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788828 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rfd3\[13\] Datapath.vhd(447) " "Inferred latch for \"rfd3\[13\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788828 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rfd3\[14\] Datapath.vhd(447) " "Inferred latch for \"rfd3\[14\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788828 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rfd3\[15\] Datapath.vhd(447) " "Inferred latch for \"rfd3\[15\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788828 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rfa3\[0\] Datapath.vhd(447) " "Inferred latch for \"rfa3\[0\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788828 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rfa3\[1\] Datapath.vhd(447) " "Inferred latch for \"rfa3\[1\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788828 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rfa3\[2\] Datapath.vhd(447) " "Inferred latch for \"rfa3\[2\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788828 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOp\[0\] Datapath.vhd(447) " "Inferred latch for \"aluOp\[0\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788828 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOp\[1\] Datapath.vhd(447) " "Inferred latch for \"aluOp\[1\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788828 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[0\] Datapath.vhd(447) " "Inferred latch for \"aluB\[0\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788828 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[1\] Datapath.vhd(447) " "Inferred latch for \"aluB\[1\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788828 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[2\] Datapath.vhd(447) " "Inferred latch for \"aluB\[2\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788828 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[3\] Datapath.vhd(447) " "Inferred latch for \"aluB\[3\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788828 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[4\] Datapath.vhd(447) " "Inferred latch for \"aluB\[4\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788828 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[5\] Datapath.vhd(447) " "Inferred latch for \"aluB\[5\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788828 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[6\] Datapath.vhd(447) " "Inferred latch for \"aluB\[6\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788828 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[7\] Datapath.vhd(447) " "Inferred latch for \"aluB\[7\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788829 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[8\] Datapath.vhd(447) " "Inferred latch for \"aluB\[8\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788829 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[9\] Datapath.vhd(447) " "Inferred latch for \"aluB\[9\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788829 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[10\] Datapath.vhd(447) " "Inferred latch for \"aluB\[10\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788829 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[11\] Datapath.vhd(447) " "Inferred latch for \"aluB\[11\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788829 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[12\] Datapath.vhd(447) " "Inferred latch for \"aluB\[12\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788829 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[13\] Datapath.vhd(447) " "Inferred latch for \"aluB\[13\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788829 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[14\] Datapath.vhd(447) " "Inferred latch for \"aluB\[14\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788829 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[15\] Datapath.vhd(447) " "Inferred latch for \"aluB\[15\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788829 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[0\] Datapath.vhd(447) " "Inferred latch for \"aluA\[0\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788829 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[1\] Datapath.vhd(447) " "Inferred latch for \"aluA\[1\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788829 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[2\] Datapath.vhd(447) " "Inferred latch for \"aluA\[2\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788829 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[3\] Datapath.vhd(447) " "Inferred latch for \"aluA\[3\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788829 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[4\] Datapath.vhd(447) " "Inferred latch for \"aluA\[4\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788829 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[5\] Datapath.vhd(447) " "Inferred latch for \"aluA\[5\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788829 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[6\] Datapath.vhd(447) " "Inferred latch for \"aluA\[6\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788829 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[7\] Datapath.vhd(447) " "Inferred latch for \"aluA\[7\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788829 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[8\] Datapath.vhd(447) " "Inferred latch for \"aluA\[8\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788829 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[9\] Datapath.vhd(447) " "Inferred latch for \"aluA\[9\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788829 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[10\] Datapath.vhd(447) " "Inferred latch for \"aluA\[10\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788829 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[11\] Datapath.vhd(447) " "Inferred latch for \"aluA\[11\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788829 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[12\] Datapath.vhd(447) " "Inferred latch for \"aluA\[12\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788830 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[13\] Datapath.vhd(447) " "Inferred latch for \"aluA\[13\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788830 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[14\] Datapath.vhd(447) " "Inferred latch for \"aluA\[14\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788830 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[15\] Datapath.vhd(447) " "Inferred latch for \"aluA\[15\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788830 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[0\] Datapath.vhd(447) " "Inferred latch for \"enable\[0\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788830 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[1\] Datapath.vhd(447) " "Inferred latch for \"enable\[1\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788830 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[2\] Datapath.vhd(447) " "Inferred latch for \"enable\[2\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788830 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[3\] Datapath.vhd(447) " "Inferred latch for \"enable\[3\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788830 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[4\] Datapath.vhd(447) " "Inferred latch for \"enable\[4\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788830 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[5\] Datapath.vhd(447) " "Inferred latch for \"enable\[5\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788830 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[6\] Datapath.vhd(447) " "Inferred latch for \"enable\[6\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788830 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[7\] Datapath.vhd(447) " "Inferred latch for \"enable\[7\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788830 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable\[8\] Datapath.vhd(447) " "Inferred latch for \"enable\[8\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788830 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1in\[0\] Datapath.vhd(447) " "Inferred latch for \"t1in\[0\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788830 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1in\[1\] Datapath.vhd(447) " "Inferred latch for \"t1in\[1\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788830 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1in\[2\] Datapath.vhd(447) " "Inferred latch for \"t1in\[2\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788830 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1in\[3\] Datapath.vhd(447) " "Inferred latch for \"t1in\[3\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788830 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1in\[4\] Datapath.vhd(447) " "Inferred latch for \"t1in\[4\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788830 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1in\[5\] Datapath.vhd(447) " "Inferred latch for \"t1in\[5\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788830 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1in\[6\] Datapath.vhd(447) " "Inferred latch for \"t1in\[6\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788830 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1in\[7\] Datapath.vhd(447) " "Inferred latch for \"t1in\[7\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788830 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1in\[8\] Datapath.vhd(447) " "Inferred latch for \"t1in\[8\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788830 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1in\[9\] Datapath.vhd(447) " "Inferred latch for \"t1in\[9\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788830 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1in\[10\] Datapath.vhd(447) " "Inferred latch for \"t1in\[10\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788830 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1in\[11\] Datapath.vhd(447) " "Inferred latch for \"t1in\[11\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788831 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1in\[12\] Datapath.vhd(447) " "Inferred latch for \"t1in\[12\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788831 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1in\[13\] Datapath.vhd(447) " "Inferred latch for \"t1in\[13\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788831 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1in\[14\] Datapath.vhd(447) " "Inferred latch for \"t1in\[14\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788831 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1in\[15\] Datapath.vhd(447) " "Inferred latch for \"t1in\[15\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788831 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memAddr\[0\] Datapath.vhd(447) " "Inferred latch for \"memAddr\[0\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788831 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memAddr\[1\] Datapath.vhd(447) " "Inferred latch for \"memAddr\[1\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788831 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memAddr\[2\] Datapath.vhd(447) " "Inferred latch for \"memAddr\[2\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788831 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memAddr\[3\] Datapath.vhd(447) " "Inferred latch for \"memAddr\[3\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788831 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memAddr\[4\] Datapath.vhd(447) " "Inferred latch for \"memAddr\[4\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788831 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memAddr\[5\] Datapath.vhd(447) " "Inferred latch for \"memAddr\[5\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788831 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memAddr\[6\] Datapath.vhd(447) " "Inferred latch for \"memAddr\[6\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788831 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memAddr\[7\] Datapath.vhd(447) " "Inferred latch for \"memAddr\[7\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788831 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memAddr\[8\] Datapath.vhd(447) " "Inferred latch for \"memAddr\[8\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788831 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memAddr\[9\] Datapath.vhd(447) " "Inferred latch for \"memAddr\[9\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788831 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memAddr\[10\] Datapath.vhd(447) " "Inferred latch for \"memAddr\[10\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788831 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memAddr\[11\] Datapath.vhd(447) " "Inferred latch for \"memAddr\[11\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788831 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memAddr\[12\] Datapath.vhd(447) " "Inferred latch for \"memAddr\[12\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788832 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memAddr\[13\] Datapath.vhd(447) " "Inferred latch for \"memAddr\[13\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788832 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memAddr\[14\] Datapath.vhd(447) " "Inferred latch for \"memAddr\[14\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788832 "|Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memAddr\[15\] Datapath.vhd(447) " "Inferred latch for \"memAddr\[15\]\" at Datapath.vhd(447)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788832 "|Datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_component register_component:T1 " "Elaborating entity \"register_component\" for hierarchy \"register_component:T1\"" {  } { { "Datapath.vhd" "T1" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669408788833 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[0\] Datapath.vhd(138) " "Inferred latch for \"reg_data\[0\]\" at Datapath.vhd(138)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788834 "|Datapath|register_component:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[1\] Datapath.vhd(138) " "Inferred latch for \"reg_data\[1\]\" at Datapath.vhd(138)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788834 "|Datapath|register_component:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[2\] Datapath.vhd(138) " "Inferred latch for \"reg_data\[2\]\" at Datapath.vhd(138)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788834 "|Datapath|register_component:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[3\] Datapath.vhd(138) " "Inferred latch for \"reg_data\[3\]\" at Datapath.vhd(138)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788834 "|Datapath|register_component:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[4\] Datapath.vhd(138) " "Inferred latch for \"reg_data\[4\]\" at Datapath.vhd(138)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788834 "|Datapath|register_component:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[5\] Datapath.vhd(138) " "Inferred latch for \"reg_data\[5\]\" at Datapath.vhd(138)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788834 "|Datapath|register_component:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[6\] Datapath.vhd(138) " "Inferred latch for \"reg_data\[6\]\" at Datapath.vhd(138)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788834 "|Datapath|register_component:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[7\] Datapath.vhd(138) " "Inferred latch for \"reg_data\[7\]\" at Datapath.vhd(138)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788834 "|Datapath|register_component:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[8\] Datapath.vhd(138) " "Inferred latch for \"reg_data\[8\]\" at Datapath.vhd(138)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788834 "|Datapath|register_component:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[9\] Datapath.vhd(138) " "Inferred latch for \"reg_data\[9\]\" at Datapath.vhd(138)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788834 "|Datapath|register_component:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[10\] Datapath.vhd(138) " "Inferred latch for \"reg_data\[10\]\" at Datapath.vhd(138)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788834 "|Datapath|register_component:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[11\] Datapath.vhd(138) " "Inferred latch for \"reg_data\[11\]\" at Datapath.vhd(138)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788834 "|Datapath|register_component:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[12\] Datapath.vhd(138) " "Inferred latch for \"reg_data\[12\]\" at Datapath.vhd(138)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788835 "|Datapath|register_component:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[13\] Datapath.vhd(138) " "Inferred latch for \"reg_data\[13\]\" at Datapath.vhd(138)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788835 "|Datapath|register_component:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[14\] Datapath.vhd(138) " "Inferred latch for \"reg_data\[14\]\" at Datapath.vhd(138)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788835 "|Datapath|register_component:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[15\] Datapath.vhd(138) " "Inferred latch for \"reg_data\[15\]\" at Datapath.vhd(138)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788835 "|Datapath|register_component:T1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu_instance " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu_instance\"" {  } { { "Datapath.vhd" "alu_instance" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669408788836 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dummy_1 Datapath.vhd(52) " "VHDL Process Statement warning at Datapath.vhd(52): signal \"dummy_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669408788838 "|Datapath|ALU:alu_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dummy_1 Datapath.vhd(55) " "VHDL Process Statement warning at Datapath.vhd(55): signal \"dummy_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669408788838 "|Datapath|ALU:alu_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dummy Datapath.vhd(78) " "VHDL Process Statement warning at Datapath.vhd(78): signal \"dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669408788838 "|Datapath|ALU:alu_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dummy Datapath.vhd(92) " "VHDL Process Statement warning at Datapath.vhd(92): signal \"dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669408788838 "|Datapath|ALU:alu_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dummy_1 Datapath.vhd(44) " "VHDL Process Statement warning at Datapath.vhd(44): inferring latch(es) for signal or variable \"dummy_1\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669408788838 "|Datapath|ALU:alu_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_C Datapath.vhd(44) " "VHDL Process Statement warning at Datapath.vhd(44): inferring latch(es) for signal or variable \"ALU_C\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669408788838 "|Datapath|ALU:alu_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z_init Datapath.vhd(44) " "VHDL Process Statement warning at Datapath.vhd(44): inferring latch(es) for signal or variable \"Z_init\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669408788838 "|Datapath|ALU:alu_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C Datapath.vhd(44) " "VHDL Process Statement warning at Datapath.vhd(44): inferring latch(es) for signal or variable \"C\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669408788838 "|Datapath|ALU:alu_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z Datapath.vhd(44) " "VHDL Process Statement warning at Datapath.vhd(44): inferring latch(es) for signal or variable \"Z\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669408788838 "|Datapath|ALU:alu_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z0 Datapath.vhd(44) " "VHDL Process Statement warning at Datapath.vhd(44): inferring latch(es) for signal or variable \"Z0\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669408788838 "|Datapath|ALU:alu_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dummy Datapath.vhd(44) " "VHDL Process Statement warning at Datapath.vhd(44): inferring latch(es) for signal or variable \"dummy\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669408788839 "|Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy\[0\] Datapath.vhd(44) " "Inferred latch for \"dummy\[0\]\" at Datapath.vhd(44)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788839 "|Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy\[1\] Datapath.vhd(44) " "Inferred latch for \"dummy\[1\]\" at Datapath.vhd(44)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788839 "|Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy\[2\] Datapath.vhd(44) " "Inferred latch for \"dummy\[2\]\" at Datapath.vhd(44)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788839 "|Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy\[3\] Datapath.vhd(44) " "Inferred latch for \"dummy\[3\]\" at Datapath.vhd(44)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788839 "|Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy\[4\] Datapath.vhd(44) " "Inferred latch for \"dummy\[4\]\" at Datapath.vhd(44)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788839 "|Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy\[5\] Datapath.vhd(44) " "Inferred latch for \"dummy\[5\]\" at Datapath.vhd(44)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788839 "|Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy\[6\] Datapath.vhd(44) " "Inferred latch for \"dummy\[6\]\" at Datapath.vhd(44)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788839 "|Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy\[7\] Datapath.vhd(44) " "Inferred latch for \"dummy\[7\]\" at Datapath.vhd(44)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788839 "|Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy\[8\] Datapath.vhd(44) " "Inferred latch for \"dummy\[8\]\" at Datapath.vhd(44)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788839 "|Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy\[9\] Datapath.vhd(44) " "Inferred latch for \"dummy\[9\]\" at Datapath.vhd(44)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788839 "|Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy\[10\] Datapath.vhd(44) " "Inferred latch for \"dummy\[10\]\" at Datapath.vhd(44)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788839 "|Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy\[11\] Datapath.vhd(44) " "Inferred latch for \"dummy\[11\]\" at Datapath.vhd(44)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788839 "|Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy\[12\] Datapath.vhd(44) " "Inferred latch for \"dummy\[12\]\" at Datapath.vhd(44)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788839 "|Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy\[13\] Datapath.vhd(44) " "Inferred latch for \"dummy\[13\]\" at Datapath.vhd(44)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788839 "|Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy\[14\] Datapath.vhd(44) " "Inferred latch for \"dummy\[14\]\" at Datapath.vhd(44)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788839 "|Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy\[15\] Datapath.vhd(44) " "Inferred latch for \"dummy\[15\]\" at Datapath.vhd(44)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788839 "|Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z0 Datapath.vhd(44) " "Inferred latch for \"Z0\" at Datapath.vhd(44)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788839 "|Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z Datapath.vhd(44) " "Inferred latch for \"Z\" at Datapath.vhd(44)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788839 "|Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C Datapath.vhd(44) " "Inferred latch for \"C\" at Datapath.vhd(44)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788839 "|Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[0\] Datapath.vhd(44) " "Inferred latch for \"ALU_C\[0\]\" at Datapath.vhd(44)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788840 "|Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[1\] Datapath.vhd(44) " "Inferred latch for \"ALU_C\[1\]\" at Datapath.vhd(44)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788840 "|Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[2\] Datapath.vhd(44) " "Inferred latch for \"ALU_C\[2\]\" at Datapath.vhd(44)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788840 "|Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[3\] Datapath.vhd(44) " "Inferred latch for \"ALU_C\[3\]\" at Datapath.vhd(44)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788840 "|Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[4\] Datapath.vhd(44) " "Inferred latch for \"ALU_C\[4\]\" at Datapath.vhd(44)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788840 "|Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[5\] Datapath.vhd(44) " "Inferred latch for \"ALU_C\[5\]\" at Datapath.vhd(44)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788840 "|Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[6\] Datapath.vhd(44) " "Inferred latch for \"ALU_C\[6\]\" at Datapath.vhd(44)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788840 "|Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[7\] Datapath.vhd(44) " "Inferred latch for \"ALU_C\[7\]\" at Datapath.vhd(44)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788840 "|Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[8\] Datapath.vhd(44) " "Inferred latch for \"ALU_C\[8\]\" at Datapath.vhd(44)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788840 "|Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[9\] Datapath.vhd(44) " "Inferred latch for \"ALU_C\[9\]\" at Datapath.vhd(44)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788840 "|Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[10\] Datapath.vhd(44) " "Inferred latch for \"ALU_C\[10\]\" at Datapath.vhd(44)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788840 "|Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[11\] Datapath.vhd(44) " "Inferred latch for \"ALU_C\[11\]\" at Datapath.vhd(44)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788840 "|Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[12\] Datapath.vhd(44) " "Inferred latch for \"ALU_C\[12\]\" at Datapath.vhd(44)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788840 "|Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[13\] Datapath.vhd(44) " "Inferred latch for \"ALU_C\[13\]\" at Datapath.vhd(44)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788840 "|Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[14\] Datapath.vhd(44) " "Inferred latch for \"ALU_C\[14\]\" at Datapath.vhd(44)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788840 "|Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[15\] Datapath.vhd(44) " "Inferred latch for \"ALU_C\[15\]\" at Datapath.vhd(44)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788840 "|Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_1\[0\] Datapath.vhd(44) " "Inferred latch for \"dummy_1\[0\]\" at Datapath.vhd(44)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788840 "|Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_1\[1\] Datapath.vhd(44) " "Inferred latch for \"dummy_1\[1\]\" at Datapath.vhd(44)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788840 "|Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_1\[2\] Datapath.vhd(44) " "Inferred latch for \"dummy_1\[2\]\" at Datapath.vhd(44)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788840 "|Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_1\[3\] Datapath.vhd(44) " "Inferred latch for \"dummy_1\[3\]\" at Datapath.vhd(44)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788840 "|Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_1\[4\] Datapath.vhd(44) " "Inferred latch for \"dummy_1\[4\]\" at Datapath.vhd(44)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788840 "|Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_1\[5\] Datapath.vhd(44) " "Inferred latch for \"dummy_1\[5\]\" at Datapath.vhd(44)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788840 "|Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_1\[6\] Datapath.vhd(44) " "Inferred latch for \"dummy_1\[6\]\" at Datapath.vhd(44)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788840 "|Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_1\[7\] Datapath.vhd(44) " "Inferred latch for \"dummy_1\[7\]\" at Datapath.vhd(44)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788840 "|Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_1\[8\] Datapath.vhd(44) " "Inferred latch for \"dummy_1\[8\]\" at Datapath.vhd(44)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788840 "|Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_1\[9\] Datapath.vhd(44) " "Inferred latch for \"dummy_1\[9\]\" at Datapath.vhd(44)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788840 "|Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_1\[10\] Datapath.vhd(44) " "Inferred latch for \"dummy_1\[10\]\" at Datapath.vhd(44)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788841 "|Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_1\[11\] Datapath.vhd(44) " "Inferred latch for \"dummy_1\[11\]\" at Datapath.vhd(44)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788841 "|Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_1\[12\] Datapath.vhd(44) " "Inferred latch for \"dummy_1\[12\]\" at Datapath.vhd(44)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788841 "|Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_1\[13\] Datapath.vhd(44) " "Inferred latch for \"dummy_1\[13\]\" at Datapath.vhd(44)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788841 "|Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_1\[14\] Datapath.vhd(44) " "Inferred latch for \"dummy_1\[14\]\" at Datapath.vhd(44)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788841 "|Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_1\[15\] Datapath.vhd(44) " "Inferred latch for \"dummy_1\[15\]\" at Datapath.vhd(44)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788841 "|Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_1\[16\] Datapath.vhd(44) " "Inferred latch for \"dummy_1\[16\]\" at Datapath.vhd(44)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788841 "|Datapath|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_proc:Z_init Datapath.vhd(50) " "Inferred latch for \"alu_proc:Z_init\" at Datapath.vhd(50)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788841 "|Datapath|ALU:alu_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_unit memory_unit:mem " "Elaborating entity \"memory_unit\" for hierarchy \"memory_unit:mem\"" {  } { { "Datapath.vhd" "mem" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669408788841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:rf " "Elaborating entity \"register_file\" for hierarchy \"register_file:rf\"" {  } { { "Datapath.vhd" "rf" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669408788843 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R0 Datapath.vhd(224) " "VHDL Process Statement warning at Datapath.vhd(224): signal \"R0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 224 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669408788846 "|Datapath|register_file:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R1 Datapath.vhd(227) " "VHDL Process Statement warning at Datapath.vhd(227): signal \"R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669408788846 "|Datapath|register_file:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2 Datapath.vhd(230) " "VHDL Process Statement warning at Datapath.vhd(230): signal \"R2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 230 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669408788847 "|Datapath|register_file:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R3 Datapath.vhd(233) " "VHDL Process Statement warning at Datapath.vhd(233): signal \"R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 233 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669408788847 "|Datapath|register_file:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R4 Datapath.vhd(236) " "VHDL Process Statement warning at Datapath.vhd(236): signal \"R4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 236 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669408788847 "|Datapath|register_file:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R5 Datapath.vhd(239) " "VHDL Process Statement warning at Datapath.vhd(239): signal \"R5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 239 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669408788847 "|Datapath|register_file:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R6 Datapath.vhd(242) " "VHDL Process Statement warning at Datapath.vhd(242): signal \"R6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 242 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669408788847 "|Datapath|register_file:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R7 Datapath.vhd(245) " "VHDL Process Statement warning at Datapath.vhd(245): signal \"R7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 245 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669408788847 "|Datapath|register_file:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R0 Datapath.vhd(249) " "VHDL Process Statement warning at Datapath.vhd(249): signal \"R0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 249 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669408788847 "|Datapath|register_file:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R1 Datapath.vhd(252) " "VHDL Process Statement warning at Datapath.vhd(252): signal \"R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 252 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669408788847 "|Datapath|register_file:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2 Datapath.vhd(255) " "VHDL Process Statement warning at Datapath.vhd(255): signal \"R2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 255 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669408788847 "|Datapath|register_file:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R3 Datapath.vhd(258) " "VHDL Process Statement warning at Datapath.vhd(258): signal \"R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 258 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669408788847 "|Datapath|register_file:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R4 Datapath.vhd(261) " "VHDL Process Statement warning at Datapath.vhd(261): signal \"R4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 261 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669408788847 "|Datapath|register_file:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R5 Datapath.vhd(264) " "VHDL Process Statement warning at Datapath.vhd(264): signal \"R5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 264 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669408788847 "|Datapath|register_file:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R6 Datapath.vhd(267) " "VHDL Process Statement warning at Datapath.vhd(267): signal \"R6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 267 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669408788847 "|Datapath|register_file:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R7 Datapath.vhd(270) " "VHDL Process Statement warning at Datapath.vhd(270): signal \"R7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 270 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669408788847 "|Datapath|register_file:rf"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D1_temp Datapath.vhd(220) " "VHDL Process Statement warning at Datapath.vhd(220): inferring latch(es) for signal or variable \"D1_temp\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 220 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669408788847 "|Datapath|register_file:rf"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D2_temp Datapath.vhd(220) " "VHDL Process Statement warning at Datapath.vhd(220): inferring latch(es) for signal or variable \"D2_temp\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 220 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669408788847 "|Datapath|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_temp\[0\] Datapath.vhd(220) " "Inferred latch for \"D2_temp\[0\]\" at Datapath.vhd(220)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788847 "|Datapath|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_temp\[1\] Datapath.vhd(220) " "Inferred latch for \"D2_temp\[1\]\" at Datapath.vhd(220)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788847 "|Datapath|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_temp\[2\] Datapath.vhd(220) " "Inferred latch for \"D2_temp\[2\]\" at Datapath.vhd(220)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788847 "|Datapath|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_temp\[3\] Datapath.vhd(220) " "Inferred latch for \"D2_temp\[3\]\" at Datapath.vhd(220)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788847 "|Datapath|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_temp\[4\] Datapath.vhd(220) " "Inferred latch for \"D2_temp\[4\]\" at Datapath.vhd(220)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788847 "|Datapath|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_temp\[5\] Datapath.vhd(220) " "Inferred latch for \"D2_temp\[5\]\" at Datapath.vhd(220)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788847 "|Datapath|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_temp\[6\] Datapath.vhd(220) " "Inferred latch for \"D2_temp\[6\]\" at Datapath.vhd(220)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788848 "|Datapath|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_temp\[7\] Datapath.vhd(220) " "Inferred latch for \"D2_temp\[7\]\" at Datapath.vhd(220)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788848 "|Datapath|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_temp\[8\] Datapath.vhd(220) " "Inferred latch for \"D2_temp\[8\]\" at Datapath.vhd(220)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788848 "|Datapath|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_temp\[9\] Datapath.vhd(220) " "Inferred latch for \"D2_temp\[9\]\" at Datapath.vhd(220)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788848 "|Datapath|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_temp\[10\] Datapath.vhd(220) " "Inferred latch for \"D2_temp\[10\]\" at Datapath.vhd(220)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788848 "|Datapath|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_temp\[11\] Datapath.vhd(220) " "Inferred latch for \"D2_temp\[11\]\" at Datapath.vhd(220)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788848 "|Datapath|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_temp\[12\] Datapath.vhd(220) " "Inferred latch for \"D2_temp\[12\]\" at Datapath.vhd(220)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788848 "|Datapath|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_temp\[13\] Datapath.vhd(220) " "Inferred latch for \"D2_temp\[13\]\" at Datapath.vhd(220)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788848 "|Datapath|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_temp\[14\] Datapath.vhd(220) " "Inferred latch for \"D2_temp\[14\]\" at Datapath.vhd(220)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788848 "|Datapath|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_temp\[15\] Datapath.vhd(220) " "Inferred latch for \"D2_temp\[15\]\" at Datapath.vhd(220)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788848 "|Datapath|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_temp\[0\] Datapath.vhd(220) " "Inferred latch for \"D1_temp\[0\]\" at Datapath.vhd(220)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788848 "|Datapath|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_temp\[1\] Datapath.vhd(220) " "Inferred latch for \"D1_temp\[1\]\" at Datapath.vhd(220)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788848 "|Datapath|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_temp\[2\] Datapath.vhd(220) " "Inferred latch for \"D1_temp\[2\]\" at Datapath.vhd(220)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788848 "|Datapath|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_temp\[3\] Datapath.vhd(220) " "Inferred latch for \"D1_temp\[3\]\" at Datapath.vhd(220)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788848 "|Datapath|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_temp\[4\] Datapath.vhd(220) " "Inferred latch for \"D1_temp\[4\]\" at Datapath.vhd(220)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788848 "|Datapath|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_temp\[5\] Datapath.vhd(220) " "Inferred latch for \"D1_temp\[5\]\" at Datapath.vhd(220)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788848 "|Datapath|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_temp\[6\] Datapath.vhd(220) " "Inferred latch for \"D1_temp\[6\]\" at Datapath.vhd(220)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788848 "|Datapath|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_temp\[7\] Datapath.vhd(220) " "Inferred latch for \"D1_temp\[7\]\" at Datapath.vhd(220)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788848 "|Datapath|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_temp\[8\] Datapath.vhd(220) " "Inferred latch for \"D1_temp\[8\]\" at Datapath.vhd(220)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788848 "|Datapath|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_temp\[9\] Datapath.vhd(220) " "Inferred latch for \"D1_temp\[9\]\" at Datapath.vhd(220)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788848 "|Datapath|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_temp\[10\] Datapath.vhd(220) " "Inferred latch for \"D1_temp\[10\]\" at Datapath.vhd(220)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788848 "|Datapath|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_temp\[11\] Datapath.vhd(220) " "Inferred latch for \"D1_temp\[11\]\" at Datapath.vhd(220)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788848 "|Datapath|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_temp\[12\] Datapath.vhd(220) " "Inferred latch for \"D1_temp\[12\]\" at Datapath.vhd(220)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788848 "|Datapath|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_temp\[13\] Datapath.vhd(220) " "Inferred latch for \"D1_temp\[13\]\" at Datapath.vhd(220)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788848 "|Datapath|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_temp\[14\] Datapath.vhd(220) " "Inferred latch for \"D1_temp\[14\]\" at Datapath.vhd(220)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788849 "|Datapath|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_temp\[15\] Datapath.vhd(220) " "Inferred latch for \"D1_temp\[15\]\" at Datapath.vhd(220)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788849 "|Datapath|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[0\] Datapath.vhd(217) " "Inferred latch for \"RF_D2\[0\]\" at Datapath.vhd(217)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788849 "|Datapath|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[1\] Datapath.vhd(217) " "Inferred latch for \"RF_D2\[1\]\" at Datapath.vhd(217)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788849 "|Datapath|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[2\] Datapath.vhd(217) " "Inferred latch for \"RF_D2\[2\]\" at Datapath.vhd(217)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788849 "|Datapath|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[3\] Datapath.vhd(217) " "Inferred latch for \"RF_D2\[3\]\" at Datapath.vhd(217)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788849 "|Datapath|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[4\] Datapath.vhd(217) " "Inferred latch for \"RF_D2\[4\]\" at Datapath.vhd(217)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788849 "|Datapath|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[5\] Datapath.vhd(217) " "Inferred latch for \"RF_D2\[5\]\" at Datapath.vhd(217)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788849 "|Datapath|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[6\] Datapath.vhd(217) " "Inferred latch for \"RF_D2\[6\]\" at Datapath.vhd(217)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788849 "|Datapath|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[7\] Datapath.vhd(217) " "Inferred latch for \"RF_D2\[7\]\" at Datapath.vhd(217)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788849 "|Datapath|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[8\] Datapath.vhd(217) " "Inferred latch for \"RF_D2\[8\]\" at Datapath.vhd(217)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788849 "|Datapath|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[9\] Datapath.vhd(217) " "Inferred latch for \"RF_D2\[9\]\" at Datapath.vhd(217)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788849 "|Datapath|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[10\] Datapath.vhd(217) " "Inferred latch for \"RF_D2\[10\]\" at Datapath.vhd(217)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788849 "|Datapath|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[11\] Datapath.vhd(217) " "Inferred latch for \"RF_D2\[11\]\" at Datapath.vhd(217)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788849 "|Datapath|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[12\] Datapath.vhd(217) " "Inferred latch for \"RF_D2\[12\]\" at Datapath.vhd(217)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788849 "|Datapath|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[13\] Datapath.vhd(217) " "Inferred latch for \"RF_D2\[13\]\" at Datapath.vhd(217)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788849 "|Datapath|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[14\] Datapath.vhd(217) " "Inferred latch for \"RF_D2\[14\]\" at Datapath.vhd(217)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788849 "|Datapath|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[15\] Datapath.vhd(217) " "Inferred latch for \"RF_D2\[15\]\" at Datapath.vhd(217)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788849 "|Datapath|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[0\] Datapath.vhd(216) " "Inferred latch for \"RF_D1\[0\]\" at Datapath.vhd(216)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788849 "|Datapath|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[1\] Datapath.vhd(216) " "Inferred latch for \"RF_D1\[1\]\" at Datapath.vhd(216)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788849 "|Datapath|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[2\] Datapath.vhd(216) " "Inferred latch for \"RF_D1\[2\]\" at Datapath.vhd(216)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788850 "|Datapath|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[3\] Datapath.vhd(216) " "Inferred latch for \"RF_D1\[3\]\" at Datapath.vhd(216)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788850 "|Datapath|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[4\] Datapath.vhd(216) " "Inferred latch for \"RF_D1\[4\]\" at Datapath.vhd(216)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788850 "|Datapath|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[5\] Datapath.vhd(216) " "Inferred latch for \"RF_D1\[5\]\" at Datapath.vhd(216)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788850 "|Datapath|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[6\] Datapath.vhd(216) " "Inferred latch for \"RF_D1\[6\]\" at Datapath.vhd(216)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788850 "|Datapath|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[7\] Datapath.vhd(216) " "Inferred latch for \"RF_D1\[7\]\" at Datapath.vhd(216)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788850 "|Datapath|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[8\] Datapath.vhd(216) " "Inferred latch for \"RF_D1\[8\]\" at Datapath.vhd(216)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788850 "|Datapath|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[9\] Datapath.vhd(216) " "Inferred latch for \"RF_D1\[9\]\" at Datapath.vhd(216)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788850 "|Datapath|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[10\] Datapath.vhd(216) " "Inferred latch for \"RF_D1\[10\]\" at Datapath.vhd(216)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788850 "|Datapath|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[11\] Datapath.vhd(216) " "Inferred latch for \"RF_D1\[11\]\" at Datapath.vhd(216)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788850 "|Datapath|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[12\] Datapath.vhd(216) " "Inferred latch for \"RF_D1\[12\]\" at Datapath.vhd(216)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788850 "|Datapath|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[13\] Datapath.vhd(216) " "Inferred latch for \"RF_D1\[13\]\" at Datapath.vhd(216)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788850 "|Datapath|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[14\] Datapath.vhd(216) " "Inferred latch for \"RF_D1\[14\]\" at Datapath.vhd(216)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788850 "|Datapath|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[15\] Datapath.vhd(216) " "Inferred latch for \"RF_D1\[15\]\" at Datapath.vhd(216)" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408788850 "|Datapath|register_file:rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend_6 sign_extend_6:sign_extend_10 " "Elaborating entity \"sign_extend_6\" for hierarchy \"sign_extend_6:sign_extend_10\"" {  } { { "Datapath.vhd" "sign_extend_10" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669408788851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend_9 sign_extend_9:sign_extend_7 " "Elaborating entity \"sign_extend_9\" for hierarchy \"sign_extend_9:sign_extend_7\"" {  } { { "Datapath.vhd" "sign_extend_7" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669408788852 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "memory_unit:mem\|data_rtl_0 " "Inferred dual-clock RAM node \"memory_unit:mem\|data_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1669408789892 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memory_unit:mem\|data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memory_unit:mem\|data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669408790113 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669408790113 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669408790113 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669408790113 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669408790113 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669408790113 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 65536 " "Parameter NUMWORDS_B set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669408790113 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669408790113 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669408790113 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669408790113 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669408790113 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669408790113 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669408790113 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669408790113 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/dut_instance.ram0_memory_unit_aa85cb7.hdl.mif " "Parameter INIT_FILE set to db/dut_instance.ram0_memory_unit_aa85cb7.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669408790113 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1669408790113 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1669408790113 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_unit:mem\|altsyncram:data_rtl_0 " "Elaborated megafunction instantiation \"memory_unit:mem\|altsyncram:data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669408790178 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_unit:mem\|altsyncram:data_rtl_0 " "Instantiated megafunction \"memory_unit:mem\|altsyncram:data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669408790179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669408790179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669408790179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65536 " "Parameter \"NUMWORDS_A\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669408790179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669408790179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 16 " "Parameter \"WIDTHAD_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669408790179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 65536 " "Parameter \"NUMWORDS_B\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669408790179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669408790179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669408790179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669408790179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669408790179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669408790179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669408790179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669408790179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/dut_instance.ram0_memory_unit_aa85cb7.hdl.mif " "Parameter \"INIT_FILE\" = \"db/dut_instance.ram0_memory_unit_aa85cb7.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669408790179 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669408790179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_34j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_34j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_34j1 " "Found entity 1: altsyncram_34j1" {  } { { "db/altsyncram_34j1.tdf" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/db/altsyncram_34j1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669408790256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408790256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_h7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_h7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_h7a " "Found entity 1: decode_h7a" {  } { { "db/decode_h7a.tdf" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/db/decode_h7a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669408790316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408790316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_g3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_g3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_g3b " "Found entity 1: mux_g3b" {  } { { "db/mux_g3b.tdf" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/db/mux_g3b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669408790370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408790370 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|C " "Latch ALU:alu_instance\|C has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluOp\[0\] " "Ports D and ENA on the latch are fed by the same signal aluOp\[0\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790665 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|Z " "Latch ALU:alu_instance\|Z has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluOp\[0\] " "Ports D and ENA on the latch are fed by the same signal aluOp\[0\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790665 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "enable\[3\] " "Latch enable\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[0\] " "Ports D and ENA on the latch are fed by the same signal stateID\[0\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790665 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aluB\[0\] " "Latch aluB\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[2\] " "Ports D and ENA on the latch are fed by the same signal stateID\[2\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790666 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aluA\[0\] " "Latch aluA\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[2\] " "Ports D and ENA on the latch are fed by the same signal stateID\[2\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790666 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aluOp\[0\] " "Latch aluOp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[0\] " "Ports D and ENA on the latch are fed by the same signal stateID\[0\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790666 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aluOp\[1\] " "Latch aluOp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[0\] " "Ports D and ENA on the latch are fed by the same signal stateID\[0\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790666 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "enable\[4\] " "Latch enable\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[4\] " "Ports D and ENA on the latch are fed by the same signal stateID\[4\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790666 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|dummy\[11\] " "Latch ALU:alu_instance\|dummy\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluOp\[0\] " "Ports D and ENA on the latch are fed by the same signal aluOp\[0\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790666 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|dummy\[10\] " "Latch ALU:alu_instance\|dummy\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluOp\[0\] " "Ports D and ENA on the latch are fed by the same signal aluOp\[0\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790666 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|dummy\[9\] " "Latch ALU:alu_instance\|dummy\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluOp\[0\] " "Ports D and ENA on the latch are fed by the same signal aluOp\[0\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790666 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|dummy\[8\] " "Latch ALU:alu_instance\|dummy\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluOp\[0\] " "Ports D and ENA on the latch are fed by the same signal aluOp\[0\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790666 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|dummy\[7\] " "Latch ALU:alu_instance\|dummy\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluOp\[0\] " "Ports D and ENA on the latch are fed by the same signal aluOp\[0\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790666 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|dummy\[6\] " "Latch ALU:alu_instance\|dummy\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluOp\[0\] " "Ports D and ENA on the latch are fed by the same signal aluOp\[0\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790666 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|dummy\[5\] " "Latch ALU:alu_instance\|dummy\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluOp\[0\] " "Ports D and ENA on the latch are fed by the same signal aluOp\[0\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790666 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|dummy\[4\] " "Latch ALU:alu_instance\|dummy\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluOp\[0\] " "Ports D and ENA on the latch are fed by the same signal aluOp\[0\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790667 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|dummy\[3\] " "Latch ALU:alu_instance\|dummy\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluOp\[0\] " "Ports D and ENA on the latch are fed by the same signal aluOp\[0\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790667 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|dummy\[2\] " "Latch ALU:alu_instance\|dummy\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluOp\[0\] " "Ports D and ENA on the latch are fed by the same signal aluOp\[0\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790667 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|dummy\[1\] " "Latch ALU:alu_instance\|dummy\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluOp\[0\] " "Ports D and ENA on the latch are fed by the same signal aluOp\[0\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790667 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|dummy\[0\] " "Latch ALU:alu_instance\|dummy\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluOp\[0\] " "Ports D and ENA on the latch are fed by the same signal aluOp\[0\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790667 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|dummy\[13\] " "Latch ALU:alu_instance\|dummy\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluOp\[0\] " "Ports D and ENA on the latch are fed by the same signal aluOp\[0\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790667 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|dummy\[14\] " "Latch ALU:alu_instance\|dummy\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluOp\[0\] " "Ports D and ENA on the latch are fed by the same signal aluOp\[0\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790667 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|dummy\[15\] " "Latch ALU:alu_instance\|dummy\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluOp\[0\] " "Ports D and ENA on the latch are fed by the same signal aluOp\[0\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790667 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|dummy\[12\] " "Latch ALU:alu_instance\|dummy\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluOp\[0\] " "Ports D and ENA on the latch are fed by the same signal aluOp\[0\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790667 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "enable\[0\] " "Latch enable\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[0\] " "Ports D and ENA on the latch are fed by the same signal stateID\[0\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790667 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aluB\[11\] " "Latch aluB\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[2\] " "Ports D and ENA on the latch are fed by the same signal stateID\[2\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790667 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aluA\[11\] " "Latch aluA\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[2\] " "Ports D and ENA on the latch are fed by the same signal stateID\[2\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790668 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aluB\[10\] " "Latch aluB\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[2\] " "Ports D and ENA on the latch are fed by the same signal stateID\[2\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790668 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aluA\[10\] " "Latch aluA\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[2\] " "Ports D and ENA on the latch are fed by the same signal stateID\[2\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790668 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aluB\[9\] " "Latch aluB\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[2\] " "Ports D and ENA on the latch are fed by the same signal stateID\[2\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790668 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aluA\[9\] " "Latch aluA\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[2\] " "Ports D and ENA on the latch are fed by the same signal stateID\[2\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790668 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aluB\[8\] " "Latch aluB\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[2\] " "Ports D and ENA on the latch are fed by the same signal stateID\[2\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790668 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aluA\[8\] " "Latch aluA\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[2\] " "Ports D and ENA on the latch are fed by the same signal stateID\[2\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790668 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aluB\[7\] " "Latch aluB\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[2\] " "Ports D and ENA on the latch are fed by the same signal stateID\[2\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790668 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aluA\[7\] " "Latch aluA\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[2\] " "Ports D and ENA on the latch are fed by the same signal stateID\[2\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790668 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aluB\[6\] " "Latch aluB\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[4\] " "Ports D and ENA on the latch are fed by the same signal stateID\[4\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790668 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aluA\[6\] " "Latch aluA\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[2\] " "Ports D and ENA on the latch are fed by the same signal stateID\[2\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790668 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aluB\[5\] " "Latch aluB\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[4\] " "Ports D and ENA on the latch are fed by the same signal stateID\[4\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790669 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790669 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aluA\[5\] " "Latch aluA\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[2\] " "Ports D and ENA on the latch are fed by the same signal stateID\[2\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790669 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790669 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aluB\[4\] " "Latch aluB\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[4\] " "Ports D and ENA on the latch are fed by the same signal stateID\[4\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790669 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790669 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aluA\[4\] " "Latch aluA\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[2\] " "Ports D and ENA on the latch are fed by the same signal stateID\[2\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790669 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790669 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aluB\[3\] " "Latch aluB\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[4\] " "Ports D and ENA on the latch are fed by the same signal stateID\[4\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790669 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790669 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aluA\[3\] " "Latch aluA\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[2\] " "Ports D and ENA on the latch are fed by the same signal stateID\[2\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790669 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790669 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aluB\[2\] " "Latch aluB\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[4\] " "Ports D and ENA on the latch are fed by the same signal stateID\[4\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790669 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790669 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aluA\[2\] " "Latch aluA\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[2\] " "Ports D and ENA on the latch are fed by the same signal stateID\[2\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790669 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790669 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aluB\[1\] " "Latch aluB\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[4\] " "Ports D and ENA on the latch are fed by the same signal stateID\[4\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790669 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790669 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aluA\[1\] " "Latch aluA\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[2\] " "Ports D and ENA on the latch are fed by the same signal stateID\[2\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790669 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790669 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aluB\[13\] " "Latch aluB\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[2\] " "Ports D and ENA on the latch are fed by the same signal stateID\[2\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790670 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790670 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aluA\[13\] " "Latch aluA\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[2\] " "Ports D and ENA on the latch are fed by the same signal stateID\[2\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790670 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790670 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aluB\[14\] " "Latch aluB\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[2\] " "Ports D and ENA on the latch are fed by the same signal stateID\[2\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790670 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790670 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aluA\[14\] " "Latch aluA\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[2\] " "Ports D and ENA on the latch are fed by the same signal stateID\[2\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790670 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790670 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aluB\[15\] " "Latch aluB\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[2\] " "Ports D and ENA on the latch are fed by the same signal stateID\[2\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790670 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790670 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aluA\[15\] " "Latch aluA\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[2\] " "Ports D and ENA on the latch are fed by the same signal stateID\[2\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790670 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790670 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aluB\[12\] " "Latch aluB\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[2\] " "Ports D and ENA on the latch are fed by the same signal stateID\[2\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790670 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790670 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aluA\[12\] " "Latch aluA\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[2\] " "Ports D and ENA on the latch are fed by the same signal stateID\[2\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790670 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790670 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|Z0 " "Latch ALU:alu_instance\|Z0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluOp\[0\] " "Ports D and ENA on the latch are fed by the same signal aluOp\[0\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790670 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790670 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rfd3\[0\] " "Latch rfd3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[4\] " "Ports D and ENA on the latch are fed by the same signal stateID\[4\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790670 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790670 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rfa3\[2\] " "Latch rfa3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[4\] " "Ports D and ENA on the latch are fed by the same signal stateID\[4\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790671 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790671 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rfa3\[1\] " "Latch rfa3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[4\] " "Ports D and ENA on the latch are fed by the same signal stateID\[4\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790671 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790671 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rfa3\[0\] " "Latch rfa3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[4\] " "Ports D and ENA on the latch are fed by the same signal stateID\[4\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790671 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790671 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "enable\[7\] " "Latch enable\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[1\] " "Ports D and ENA on the latch are fed by the same signal stateID\[1\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790671 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790671 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memAddr\[15\] " "Latch memAddr\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[3\] " "Ports D and ENA on the latch are fed by the same signal stateID\[3\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790671 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790671 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memAddr\[14\] " "Latch memAddr\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[3\] " "Ports D and ENA on the latch are fed by the same signal stateID\[3\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790671 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790671 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "enable\[5\] " "Latch enable\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[0\] " "Ports D and ENA on the latch are fed by the same signal stateID\[0\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790671 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790671 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memAddr\[13\] " "Latch memAddr\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[3\] " "Ports D and ENA on the latch are fed by the same signal stateID\[3\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790671 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790671 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "enable\[6\] " "Latch enable\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[0\] " "Ports D and ENA on the latch are fed by the same signal stateID\[0\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790671 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790671 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memDi\[12\] " "Latch memDi\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[4\] " "Ports D and ENA on the latch are fed by the same signal stateID\[4\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790671 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790671 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memAddr\[0\] " "Latch memAddr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[3\] " "Ports D and ENA on the latch are fed by the same signal stateID\[3\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790672 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790672 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memAddr\[1\] " "Latch memAddr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[3\] " "Ports D and ENA on the latch are fed by the same signal stateID\[3\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790672 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790672 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memAddr\[2\] " "Latch memAddr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[3\] " "Ports D and ENA on the latch are fed by the same signal stateID\[3\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790672 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790672 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memAddr\[3\] " "Latch memAddr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[3\] " "Ports D and ENA on the latch are fed by the same signal stateID\[3\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790672 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790672 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memAddr\[4\] " "Latch memAddr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[3\] " "Ports D and ENA on the latch are fed by the same signal stateID\[3\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790672 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790672 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memAddr\[5\] " "Latch memAddr\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[3\] " "Ports D and ENA on the latch are fed by the same signal stateID\[3\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790672 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790672 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memAddr\[6\] " "Latch memAddr\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[3\] " "Ports D and ENA on the latch are fed by the same signal stateID\[3\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790672 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790672 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memAddr\[7\] " "Latch memAddr\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[3\] " "Ports D and ENA on the latch are fed by the same signal stateID\[3\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790672 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790672 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memAddr\[8\] " "Latch memAddr\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[3\] " "Ports D and ENA on the latch are fed by the same signal stateID\[3\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790672 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790672 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memAddr\[9\] " "Latch memAddr\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[3\] " "Ports D and ENA on the latch are fed by the same signal stateID\[3\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790672 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790672 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memAddr\[10\] " "Latch memAddr\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[3\] " "Ports D and ENA on the latch are fed by the same signal stateID\[3\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790673 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790673 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memAddr\[11\] " "Latch memAddr\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[3\] " "Ports D and ENA on the latch are fed by the same signal stateID\[3\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790673 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790673 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memAddr\[12\] " "Latch memAddr\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[3\] " "Ports D and ENA on the latch are fed by the same signal stateID\[3\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790673 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790673 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memDi\[13\] " "Latch memDi\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[4\] " "Ports D and ENA on the latch are fed by the same signal stateID\[4\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790673 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790673 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memDi\[14\] " "Latch memDi\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[4\] " "Ports D and ENA on the latch are fed by the same signal stateID\[4\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790673 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790673 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memDi\[15\] " "Latch memDi\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[4\] " "Ports D and ENA on the latch are fed by the same signal stateID\[4\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790673 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790673 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memDi\[0\] " "Latch memDi\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_component:T2\|reg_out\[0\] " "Ports D and ENA on the latch are fed by the same signal register_component:T2\|reg_out\[0\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 142 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790673 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790673 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memDi\[1\] " "Latch memDi\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_component:T2\|reg_out\[1\] " "Ports D and ENA on the latch are fed by the same signal register_component:T2\|reg_out\[1\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 142 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790674 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t3in\[0\] " "Latch t3in\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[3\] " "Ports D and ENA on the latch are fed by the same signal stateID\[3\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790674 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "enable\[2\] " "Latch enable\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[3\] " "Ports D and ENA on the latch are fed by the same signal stateID\[3\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790674 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2in\[0\] " "Latch t2in\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[4\] " "Ports D and ENA on the latch are fed by the same signal stateID\[4\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790674 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "enable\[1\] " "Latch enable\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[4\] " "Ports D and ENA on the latch are fed by the same signal stateID\[4\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790674 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|ALU_C\[0\] " "Latch ALU:alu_instance\|ALU_C\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluOp\[0\] " "Ports D and ENA on the latch are fed by the same signal aluOp\[0\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790674 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rfd3\[11\] " "Latch rfd3\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[4\] " "Ports D and ENA on the latch are fed by the same signal stateID\[4\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790674 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rfd3\[10\] " "Latch rfd3\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[4\] " "Ports D and ENA on the latch are fed by the same signal stateID\[4\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790674 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rfd3\[9\] " "Latch rfd3\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[4\] " "Ports D and ENA on the latch are fed by the same signal stateID\[4\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790674 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rfd3\[8\] " "Latch rfd3\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[4\] " "Ports D and ENA on the latch are fed by the same signal stateID\[4\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790675 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rfd3\[7\] " "Latch rfd3\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[4\] " "Ports D and ENA on the latch are fed by the same signal stateID\[4\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790675 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rfd3\[6\] " "Latch rfd3\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[4\] " "Ports D and ENA on the latch are fed by the same signal stateID\[4\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790675 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rfd3\[5\] " "Latch rfd3\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[4\] " "Ports D and ENA on the latch are fed by the same signal stateID\[4\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790675 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rfd3\[4\] " "Latch rfd3\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[4\] " "Ports D and ENA on the latch are fed by the same signal stateID\[4\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790675 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rfd3\[3\] " "Latch rfd3\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[4\] " "Ports D and ENA on the latch are fed by the same signal stateID\[4\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790675 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rfd3\[2\] " "Latch rfd3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[4\] " "Ports D and ENA on the latch are fed by the same signal stateID\[4\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790675 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rfd3\[1\] " "Latch rfd3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[4\] " "Ports D and ENA on the latch are fed by the same signal stateID\[4\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790675 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rfd3\[13\] " "Latch rfd3\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[4\] " "Ports D and ENA on the latch are fed by the same signal stateID\[4\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790675 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rfd3\[14\] " "Latch rfd3\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[4\] " "Ports D and ENA on the latch are fed by the same signal stateID\[4\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790676 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rfd3\[15\] " "Latch rfd3\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[4\] " "Ports D and ENA on the latch are fed by the same signal stateID\[4\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790676 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rfd3\[12\] " "Latch rfd3\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[4\] " "Ports D and ENA on the latch are fed by the same signal stateID\[4\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790676 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "enable\[8\] " "Latch enable\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[3\] " "Ports D and ENA on the latch are fed by the same signal stateID\[3\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790676 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t3in\[11\] " "Latch t3in\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[3\] " "Ports D and ENA on the latch are fed by the same signal stateID\[3\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790676 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2in\[11\] " "Latch t2in\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[4\] " "Ports D and ENA on the latch are fed by the same signal stateID\[4\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790676 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|ALU_C\[11\] " "Latch ALU:alu_instance\|ALU_C\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluOp\[0\] " "Ports D and ENA on the latch are fed by the same signal aluOp\[0\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790676 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t3in\[10\] " "Latch t3in\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[3\] " "Ports D and ENA on the latch are fed by the same signal stateID\[3\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790676 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2in\[10\] " "Latch t2in\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[4\] " "Ports D and ENA on the latch are fed by the same signal stateID\[4\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790677 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790677 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|ALU_C\[10\] " "Latch ALU:alu_instance\|ALU_C\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluOp\[0\] " "Ports D and ENA on the latch are fed by the same signal aluOp\[0\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790677 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790677 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t3in\[9\] " "Latch t3in\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[3\] " "Ports D and ENA on the latch are fed by the same signal stateID\[3\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790677 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790677 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2in\[9\] " "Latch t2in\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[4\] " "Ports D and ENA on the latch are fed by the same signal stateID\[4\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790677 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790677 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|ALU_C\[9\] " "Latch ALU:alu_instance\|ALU_C\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluOp\[0\] " "Ports D and ENA on the latch are fed by the same signal aluOp\[0\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790677 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790677 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t3in\[8\] " "Latch t3in\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[3\] " "Ports D and ENA on the latch are fed by the same signal stateID\[3\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790677 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790677 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2in\[8\] " "Latch t2in\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[4\] " "Ports D and ENA on the latch are fed by the same signal stateID\[4\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790677 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790677 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|ALU_C\[8\] " "Latch ALU:alu_instance\|ALU_C\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluOp\[0\] " "Ports D and ENA on the latch are fed by the same signal aluOp\[0\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790677 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790677 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t3in\[7\] " "Latch t3in\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[3\] " "Ports D and ENA on the latch are fed by the same signal stateID\[3\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790677 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790677 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2in\[7\] " "Latch t2in\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[4\] " "Ports D and ENA on the latch are fed by the same signal stateID\[4\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790677 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790677 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|ALU_C\[7\] " "Latch ALU:alu_instance\|ALU_C\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluOp\[0\] " "Ports D and ENA on the latch are fed by the same signal aluOp\[0\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790678 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t3in\[6\] " "Latch t3in\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[3\] " "Ports D and ENA on the latch are fed by the same signal stateID\[3\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790678 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2in\[6\] " "Latch t2in\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[4\] " "Ports D and ENA on the latch are fed by the same signal stateID\[4\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790678 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|ALU_C\[6\] " "Latch ALU:alu_instance\|ALU_C\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluOp\[0\] " "Ports D and ENA on the latch are fed by the same signal aluOp\[0\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790678 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t3in\[5\] " "Latch t3in\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[3\] " "Ports D and ENA on the latch are fed by the same signal stateID\[3\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790678 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2in\[5\] " "Latch t2in\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[4\] " "Ports D and ENA on the latch are fed by the same signal stateID\[4\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790678 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|ALU_C\[5\] " "Latch ALU:alu_instance\|ALU_C\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluOp\[0\] " "Ports D and ENA on the latch are fed by the same signal aluOp\[0\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790678 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t3in\[4\] " "Latch t3in\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[3\] " "Ports D and ENA on the latch are fed by the same signal stateID\[3\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790678 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2in\[4\] " "Latch t2in\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[4\] " "Ports D and ENA on the latch are fed by the same signal stateID\[4\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790678 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|ALU_C\[4\] " "Latch ALU:alu_instance\|ALU_C\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluOp\[0\] " "Ports D and ENA on the latch are fed by the same signal aluOp\[0\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790678 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t3in\[3\] " "Latch t3in\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[3\] " "Ports D and ENA on the latch are fed by the same signal stateID\[3\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790679 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790679 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2in\[3\] " "Latch t2in\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[4\] " "Ports D and ENA on the latch are fed by the same signal stateID\[4\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790679 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790679 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|ALU_C\[3\] " "Latch ALU:alu_instance\|ALU_C\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluOp\[0\] " "Ports D and ENA on the latch are fed by the same signal aluOp\[0\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790679 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790679 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t3in\[2\] " "Latch t3in\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[3\] " "Ports D and ENA on the latch are fed by the same signal stateID\[3\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790679 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790679 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2in\[2\] " "Latch t2in\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[4\] " "Ports D and ENA on the latch are fed by the same signal stateID\[4\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790679 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790679 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|ALU_C\[2\] " "Latch ALU:alu_instance\|ALU_C\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluOp\[0\] " "Ports D and ENA on the latch are fed by the same signal aluOp\[0\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790679 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790679 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t3in\[1\] " "Latch t3in\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[3\] " "Ports D and ENA on the latch are fed by the same signal stateID\[3\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790679 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790679 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2in\[1\] " "Latch t2in\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[4\] " "Ports D and ENA on the latch are fed by the same signal stateID\[4\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790679 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790679 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|ALU_C\[1\] " "Latch ALU:alu_instance\|ALU_C\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluOp\[0\] " "Ports D and ENA on the latch are fed by the same signal aluOp\[0\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790679 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790679 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t3in\[13\] " "Latch t3in\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[3\] " "Ports D and ENA on the latch are fed by the same signal stateID\[3\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790679 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790679 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2in\[13\] " "Latch t2in\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[4\] " "Ports D and ENA on the latch are fed by the same signal stateID\[4\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790680 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790680 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|ALU_C\[13\] " "Latch ALU:alu_instance\|ALU_C\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluOp\[0\] " "Ports D and ENA on the latch are fed by the same signal aluOp\[0\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790680 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790680 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t3in\[14\] " "Latch t3in\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[3\] " "Ports D and ENA on the latch are fed by the same signal stateID\[3\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790680 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790680 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2in\[14\] " "Latch t2in\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[4\] " "Ports D and ENA on the latch are fed by the same signal stateID\[4\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790680 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790680 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|ALU_C\[14\] " "Latch ALU:alu_instance\|ALU_C\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluOp\[0\] " "Ports D and ENA on the latch are fed by the same signal aluOp\[0\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790680 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790680 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t3in\[15\] " "Latch t3in\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[3\] " "Ports D and ENA on the latch are fed by the same signal stateID\[3\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790680 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790680 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2in\[15\] " "Latch t2in\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[4\] " "Ports D and ENA on the latch are fed by the same signal stateID\[4\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790680 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790680 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|ALU_C\[15\] " "Latch ALU:alu_instance\|ALU_C\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluOp\[0\] " "Ports D and ENA on the latch are fed by the same signal aluOp\[0\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790680 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790680 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t3in\[12\] " "Latch t3in\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[3\] " "Ports D and ENA on the latch are fed by the same signal stateID\[3\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790680 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790680 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2in\[12\] " "Latch t2in\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[4\] " "Ports D and ENA on the latch are fed by the same signal stateID\[4\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790680 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790680 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_instance\|ALU_C\[12\] " "Latch ALU:alu_instance\|ALU_C\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluOp\[0\] " "Ports D and ENA on the latch are fed by the same signal aluOp\[0\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790681 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rfa1\[1\] " "Latch rfa1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[4\] " "Ports D and ENA on the latch are fed by the same signal stateID\[4\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790681 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rfa1\[2\] " "Latch rfa1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[4\] " "Ports D and ENA on the latch are fed by the same signal stateID\[4\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790681 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rfa1\[0\] " "Latch rfa1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[4\] " "Ports D and ENA on the latch are fed by the same signal stateID\[4\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790681 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memDi\[11\] " "Latch memDi\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[4\] " "Ports D and ENA on the latch are fed by the same signal stateID\[4\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790681 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memDi\[10\] " "Latch memDi\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[4\] " "Ports D and ENA on the latch are fed by the same signal stateID\[4\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790681 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memDi\[9\] " "Latch memDi\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[4\] " "Ports D and ENA on the latch are fed by the same signal stateID\[4\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790682 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790682 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memDi\[8\] " "Latch memDi\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[4\] " "Ports D and ENA on the latch are fed by the same signal stateID\[4\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790682 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790682 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memDi\[7\] " "Latch memDi\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[4\] " "Ports D and ENA on the latch are fed by the same signal stateID\[4\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790682 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790682 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memDi\[6\] " "Latch memDi\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[4\] " "Ports D and ENA on the latch are fed by the same signal stateID\[4\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790682 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790682 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memDi\[5\] " "Latch memDi\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[4\] " "Ports D and ENA on the latch are fed by the same signal stateID\[4\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790682 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790682 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memDi\[4\] " "Latch memDi\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[4\] " "Ports D and ENA on the latch are fed by the same signal stateID\[4\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790682 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790682 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memDi\[3\] " "Latch memDi\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateID\[4\] " "Ports D and ENA on the latch are fed by the same signal stateID\[4\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 365 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790682 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790682 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memDi\[2\] " "Latch memDi\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_component:T2\|reg_out\[2\] " "Ports D and ENA on the latch are fed by the same signal register_component:T2\|reg_out\[2\]" {  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 142 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669408790682 ""}  } { { "Datapath.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Datapath/Datapath.vhd" 447 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669408790682 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669408791241 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669408793032 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669408793032 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1264 " "Implemented 1264 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669408793160 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669408793160 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1121 " "Implemented 1121 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669408793160 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1669408793160 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669408793160 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 373 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 373 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669408793206 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 26 02:09:53 2022 " "Processing ended: Sat Nov 26 02:09:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669408793206 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669408793206 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669408793206 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669408793206 ""}
