// Seed: 698152889
`timescale 1 ps / 1ps
module module_0 (
    input id_1,
    output logic id_2
);
  logic id_3;
  logic id_4;
  logic id_5;
  assign id_2 = id_4;
  defparam id_6.id_7 = 1;
  logic id_8 = id_5;
endmodule
