Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Mar 20 19:45:01 2023
| Host         : DESKTOP-SM94CAU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree         3           
TIMING-17  Critical Warning  Non-clocked sequential cell   33          
LUTAR-1    Warning           LUT drives async reset alert  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (435)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (82)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (435)
--------------------------
 There are 11 register/latch pins with no clock driven by root clock pin: deboun/div/d_q_reg[10]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: deboun/div/d_q_reg[11]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: deboun/div/d_q_reg[12]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: deboun/div/d_q_reg[13]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: deboun/div/d_q_reg[14]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: deboun/div/d_q_reg[15]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: deboun/div/d_q_reg[16]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: deboun/div/d_q_reg[17]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: deboun/div/d_q_reg[18]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: deboun/div/d_q_reg[19]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: deboun/div/d_q_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: deboun/div/d_q_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: deboun/div/d_q_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: deboun/div/d_q_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: deboun/div/d_q_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: deboun/pass_signal_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp/div/d_q_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp/div/d_q_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp/div/d_q_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp/div/d_q_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp/div/d_q_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp/div/d_q_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp/div/d_q_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp/div/d_q_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp/div/d_q_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp/div/d_q_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp/div/d_q_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp/div/d_q_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp/div/d_q_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: sw/div/d_q_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: sw/div/d_q_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: sw/div/d_q_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: sw/div/d_q_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: sw/div/d_q_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: sw/div/d_q_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: sw/div/d_q_reg[16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: sw/div/d_q_reg[17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: sw/div/d_q_reg[18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: sw/div/d_q_reg[19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: sw/div/d_q_reg[20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: sw/div/d_q_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: sw/div/d_q_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: sw/div/d_q_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: sw/div/d_q_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (82)
-------------------------------------------------
 There are 82 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.778        0.000                      0                  124        0.261        0.000                      0                  124        4.500        0.000                       0                    62  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.202        0.000                      0                   65        0.261        0.000                      0                   65        4.500        0.000                       0                    62  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              0.778        0.000                      0                   59        0.472        0.000                      0                   59  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.202ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.202ns  (required time - arrival time)
  Source:                 sw/div/d_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw/div/last_state_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.253ns  (logic 0.828ns (25.456%)  route 2.425ns (74.544%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.983ns = ( 10.983 - 5.000 ) 
    Source Clock Delay      (SCD):    7.047ns
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=6, routed)           4.645     6.126    sw/div/clk_i_IBUF
    SLICE_X88Y120        LUT2 (Prop_lut2_I0_O)        0.124     6.250 r  sw/div/last_state_i_2__0/O
                         net (fo=22, routed)          0.796     7.047    sw/div/d_diff
    SLICE_X87Y124        FDCE                                         r  sw/div/d_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y124        FDCE (Prop_fdce_C_Q)         0.456     7.503 f  sw/div/d_q_reg[17]/Q
                         net (fo=3, routed)           0.831     8.334    sw/div/d_q_reg[17]
    SLICE_X88Y123        LUT6 (Prop_lut6_I3_O)        0.124     8.458 r  sw/div/last_state_i_6/O
                         net (fo=1, routed)           0.587     9.044    sw/div/last_state_i_6_n_0
    SLICE_X86Y120        LUT5 (Prop_lut5_I4_O)        0.124     9.168 r  sw/div/last_state_i_3__0/O
                         net (fo=2, routed)           0.439     9.607    sw/div/last_state_i_3__0_n_0
    SLICE_X88Y121        LUT6 (Prop_lut6_I0_O)        0.124     9.731 r  sw/div/last_state_i_1__0/O
                         net (fo=1, routed)           0.568    10.299    sw/div/last_state_i_1__0_n_0
    SLICE_X88Y121        FDRE                                         r  sw/div/last_state_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_i_IBUF_inst/O
                         net (fo=6, routed)           4.017    10.428    sw/div/clk_i_IBUF
    SLICE_X88Y120        LUT2 (Prop_lut2_I0_O)        0.100    10.528 r  sw/div/last_state_i_2__0/O
                         net (fo=22, routed)          0.455    10.983    sw/div/d_diff
    SLICE_X88Y121        FDRE                                         r  sw/div/last_state_reg/C
                         clock pessimism              0.723    11.705    
                         clock uncertainty           -0.035    11.670    
    SLICE_X88Y121        FDRE (Setup_fdre_C_CE)      -0.169    11.501    sw/div/last_state_reg
  -------------------------------------------------------------------
                         required time                         11.501    
                         arrival time                         -10.299    
  -------------------------------------------------------------------
                         slack                                  1.202    

Slack (MET) :             1.396ns  (required time - arrival time)
  Source:                 clk_i
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw/div/last_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.521ns  (logic 1.482ns (15.564%)  route 8.039ns (84.436%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.983ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.983ns = ( 10.983 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=6, routed)           8.039     9.521    sw/div/clk_i_IBUF
    SLICE_X88Y121        FDRE                                         r  sw/div/last_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_i_IBUF_inst/O
                         net (fo=6, routed)           4.017    10.428    sw/div/clk_i_IBUF
    SLICE_X88Y120        LUT2 (Prop_lut2_I0_O)        0.100    10.528 r  sw/div/last_state_i_2__0/O
                         net (fo=22, routed)          0.455    10.983    sw/div/d_diff
    SLICE_X88Y121        FDRE                                         r  sw/div/last_state_reg/C
                         clock pessimism              0.000    10.983    
                         clock uncertainty           -0.035    10.947    
    SLICE_X88Y121        FDRE (Setup_fdre_C_D)       -0.031    10.916    sw/div/last_state_reg
  -------------------------------------------------------------------
                         required time                         10.916    
                         arrival time                          -9.521    
  -------------------------------------------------------------------
                         slack                                  1.396    

Slack (MET) :             1.622ns  (required time - arrival time)
  Source:                 deboun/div/d_q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deboun/div/last_state_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.207ns  (logic 0.828ns (25.816%)  route 2.379ns (74.184%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.668ns = ( 15.668 - 10.000 ) 
    Source Clock Delay      (SCD):    6.364ns = ( 11.364 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.730ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_i_IBUF_inst/O
                         net (fo=6, routed)           4.086    10.568    deboun/div/clk_i_IBUF
    SLICE_X88Y124        LUT2 (Prop_lut2_I0_O)        0.124    10.692 r  deboun/div/last_state_i_2__1/O
                         net (fo=21, routed)          0.672    11.364    deboun/div/d_diff
    SLICE_X86Y122        FDCE                                         r  deboun/div/d_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y122        FDCE (Prop_fdce_C_Q)         0.456    11.820 f  deboun/div/d_q_reg[6]/Q
                         net (fo=3, routed)           0.829    12.649    deboun/div/d_q_reg[6]
    SLICE_X88Y121        LUT4 (Prop_lut4_I0_O)        0.124    12.773 r  deboun/div/last_state_i_6__0/O
                         net (fo=1, routed)           0.501    13.274    deboun/div/last_state_i_6__0_n_0
    SLICE_X88Y122        LUT5 (Prop_lut5_I4_O)        0.124    13.398 r  deboun/div/last_state_i_3__1/O
                         net (fo=2, routed)           0.453    13.851    deboun/div/last_state_i_3__1_n_0
    SLICE_X88Y124        LUT6 (Prop_lut6_I0_O)        0.124    13.975 r  deboun/div/last_state_i_1__1/O
                         net (fo=1, routed)           0.596    14.571    deboun/div/last_state_i_1__1_n_0
    SLICE_X88Y124        FDRE                                         r  deboun/div/last_state_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=6, routed)           3.451    14.862    deboun/div/clk_i_IBUF
    SLICE_X88Y124        LUT2 (Prop_lut2_I0_O)        0.100    14.962 r  deboun/div/last_state_i_2__1/O
                         net (fo=21, routed)          0.706    15.668    deboun/div/d_diff
    SLICE_X88Y124        FDRE                                         r  deboun/div/last_state_reg/C
                         clock pessimism              0.730    16.397    
                         clock uncertainty           -0.035    16.362    
    SLICE_X88Y124        FDRE (Setup_fdre_C_CE)      -0.169    16.193    deboun/div/last_state_reg
  -------------------------------------------------------------------
                         required time                         16.193    
                         arrival time                         -14.571    
  -------------------------------------------------------------------
                         slack                                  1.622    

Slack (MET) :             1.656ns  (required time - arrival time)
  Source:                 disp/div/d_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/div/last_state_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.120ns  (logic 0.704ns (22.561%)  route 2.416ns (77.439%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.329ns = ( 10.329 - 5.000 ) 
    Source Clock Delay      (SCD):    5.934ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=6, routed)           3.820     5.302    disp/div/clk_i_IBUF
    SLICE_X84Y127        LUT2 (Prop_lut2_I1_O)        0.124     5.426 r  disp/div/last_state_i_2/O
                         net (fo=19, routed)          0.508     5.934    disp/div/d_diff
    SLICE_X82Y128        FDCE                                         r  disp/div/d_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y128        FDCE (Prop_fdce_C_Q)         0.456     6.390 f  disp/div/d_q_reg[17]/Q
                         net (fo=3, routed)           0.969     7.359    disp/div/d_q_reg[17]
    SLICE_X83Y126        LUT4 (Prop_lut4_I0_O)        0.124     7.483 r  disp/div/last_state_i_4/O
                         net (fo=2, routed)           0.967     8.450    disp/div/last_state_i_4_n_0
    SLICE_X83Y125        LUT6 (Prop_lut6_I5_O)        0.124     8.574 r  disp/div/last_state_i_1/O
                         net (fo=1, routed)           0.480     9.055    disp/div/last_state_i_1_n_0
    SLICE_X84Y127        FDRE                                         r  disp/div/last_state_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_i_IBUF_inst/O
                         net (fo=6, routed)           3.329     9.740    disp/div/clk_i_IBUF
    SLICE_X84Y127        LUT2 (Prop_lut2_I1_O)        0.100     9.840 r  disp/div/last_state_i_2/O
                         net (fo=19, routed)          0.489    10.329    disp/div/d_diff
    SLICE_X84Y127        FDRE                                         r  disp/div/last_state_reg/C
                         clock pessimism              0.586    10.915    
                         clock uncertainty           -0.035    10.880    
    SLICE_X84Y127        FDRE (Setup_fdre_C_CE)      -0.169    10.711    disp/div/last_state_reg
  -------------------------------------------------------------------
                         required time                         10.711    
                         arrival time                          -9.055    
  -------------------------------------------------------------------
                         slack                                  1.656    

Slack (MET) :             2.109ns  (required time - arrival time)
  Source:                 clk_i
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deboun/div/last_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.492ns  (logic 1.482ns (17.450%)  route 7.010ns (82.550%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.668ns = ( 10.668 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=6, routed)           7.010     8.492    deboun/div/clk_i_IBUF
    SLICE_X88Y124        FDRE                                         r  deboun/div/last_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_i_IBUF_inst/O
                         net (fo=6, routed)           3.451     9.862    deboun/div/clk_i_IBUF
    SLICE_X88Y124        LUT2 (Prop_lut2_I0_O)        0.100     9.962 r  deboun/div/last_state_i_2__1/O
                         net (fo=21, routed)          0.706    10.668    deboun/div/d_diff
    SLICE_X88Y124        FDRE                                         r  deboun/div/last_state_reg/C
                         clock pessimism              0.000    10.668    
                         clock uncertainty           -0.035    10.632    
    SLICE_X88Y124        FDRE (Setup_fdre_C_D)       -0.031    10.601    deboun/div/last_state_reg
  -------------------------------------------------------------------
                         required time                         10.601    
                         arrival time                          -8.492    
  -------------------------------------------------------------------
                         slack                                  2.109    

Slack (MET) :             2.150ns  (required time - arrival time)
  Source:                 deboun/div/d_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deboun/div/d_q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.590ns  (logic 1.806ns (69.739%)  route 0.784ns (30.261%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.488ns = ( 10.488 - 5.000 ) 
    Source Clock Delay      (SCD):    6.505ns
    Clock Pessimism Removal (CPR):    0.730ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=6, routed)           4.086     5.568    deboun/div/clk_i_IBUF
    SLICE_X88Y124        LUT2 (Prop_lut2_I0_O)        0.124     5.692 r  deboun/div/last_state_i_2__1/O
                         net (fo=21, routed)          0.813     6.505    deboun/div/d_diff
    SLICE_X86Y121        FDCE                                         r  deboun/div/d_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y121        FDCE (Prop_fdce_C_Q)         0.456     6.961 r  deboun/div/d_q_reg[1]/Q
                         net (fo=2, routed)           0.775     7.735    deboun/div/d_q_reg[1]
    SLICE_X86Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.409 r  deboun/div/d_q_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.409    deboun/div/d_q_reg[0]_i_1__1_n_0
    SLICE_X86Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.523 r  deboun/div/d_q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.523    deboun/div/d_q_reg[4]_i_1__1_n_0
    SLICE_X86Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.637 r  deboun/div/d_q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.637    deboun/div/d_q_reg[8]_i_1__1_n_0
    SLICE_X86Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.751 r  deboun/div/d_q_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.009     8.760    deboun/div/d_q_reg[12]_i_1__1_n_0
    SLICE_X86Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.094 r  deboun/div/d_q_reg[16]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     9.094    deboun/div/d_q_reg[16]_i_1__1_n_6
    SLICE_X86Y125        FDCE                                         r  deboun/div/d_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_i_IBUF_inst/O
                         net (fo=6, routed)           3.451     9.862    deboun/div/clk_i_IBUF
    SLICE_X88Y124        LUT2 (Prop_lut2_I0_O)        0.100     9.962 r  deboun/div/last_state_i_2__1/O
                         net (fo=21, routed)          0.525    10.488    deboun/div/d_diff
    SLICE_X86Y125        FDCE                                         r  deboun/div/d_q_reg[17]/C
                         clock pessimism              0.730    11.217    
                         clock uncertainty           -0.035    11.182    
    SLICE_X86Y125        FDCE (Setup_fdce_C_D)        0.062    11.244    deboun/div/d_q_reg[17]
  -------------------------------------------------------------------
                         required time                         11.244    
                         arrival time                          -9.094    
  -------------------------------------------------------------------
                         slack                                  2.150    

Slack (MET) :             2.171ns  (required time - arrival time)
  Source:                 deboun/div/d_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deboun/div/d_q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.569ns  (logic 1.785ns (69.492%)  route 0.784ns (30.508%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.488ns = ( 10.488 - 5.000 ) 
    Source Clock Delay      (SCD):    6.505ns
    Clock Pessimism Removal (CPR):    0.730ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=6, routed)           4.086     5.568    deboun/div/clk_i_IBUF
    SLICE_X88Y124        LUT2 (Prop_lut2_I0_O)        0.124     5.692 r  deboun/div/last_state_i_2__1/O
                         net (fo=21, routed)          0.813     6.505    deboun/div/d_diff
    SLICE_X86Y121        FDCE                                         r  deboun/div/d_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y121        FDCE (Prop_fdce_C_Q)         0.456     6.961 r  deboun/div/d_q_reg[1]/Q
                         net (fo=2, routed)           0.775     7.735    deboun/div/d_q_reg[1]
    SLICE_X86Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.409 r  deboun/div/d_q_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.409    deboun/div/d_q_reg[0]_i_1__1_n_0
    SLICE_X86Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.523 r  deboun/div/d_q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.523    deboun/div/d_q_reg[4]_i_1__1_n_0
    SLICE_X86Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.637 r  deboun/div/d_q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.637    deboun/div/d_q_reg[8]_i_1__1_n_0
    SLICE_X86Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.751 r  deboun/div/d_q_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.009     8.760    deboun/div/d_q_reg[12]_i_1__1_n_0
    SLICE_X86Y125        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.073 r  deboun/div/d_q_reg[16]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     9.073    deboun/div/d_q_reg[16]_i_1__1_n_4
    SLICE_X86Y125        FDCE                                         r  deboun/div/d_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_i_IBUF_inst/O
                         net (fo=6, routed)           3.451     9.862    deboun/div/clk_i_IBUF
    SLICE_X88Y124        LUT2 (Prop_lut2_I0_O)        0.100     9.962 r  deboun/div/last_state_i_2__1/O
                         net (fo=21, routed)          0.525    10.488    deboun/div/d_diff
    SLICE_X86Y125        FDCE                                         r  deboun/div/d_q_reg[19]/C
                         clock pessimism              0.730    11.217    
                         clock uncertainty           -0.035    11.182    
    SLICE_X86Y125        FDCE (Setup_fdce_C_D)        0.062    11.244    deboun/div/d_q_reg[19]
  -------------------------------------------------------------------
                         required time                         11.244    
                         arrival time                          -9.073    
  -------------------------------------------------------------------
                         slack                                  2.171    

Slack (MET) :             2.230ns  (required time - arrival time)
  Source:                 deboun/div/d_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deboun/div/d_q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.467ns  (logic 1.692ns (68.595%)  route 0.775ns (31.405%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 10.445 - 5.000 ) 
    Source Clock Delay      (SCD):    6.505ns
    Clock Pessimism Removal (CPR):    0.730ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=6, routed)           4.086     5.568    deboun/div/clk_i_IBUF
    SLICE_X88Y124        LUT2 (Prop_lut2_I0_O)        0.124     5.692 r  deboun/div/last_state_i_2__1/O
                         net (fo=21, routed)          0.813     6.505    deboun/div/d_diff
    SLICE_X86Y121        FDCE                                         r  deboun/div/d_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y121        FDCE (Prop_fdce_C_Q)         0.456     6.961 r  deboun/div/d_q_reg[1]/Q
                         net (fo=2, routed)           0.775     7.735    deboun/div/d_q_reg[1]
    SLICE_X86Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.409 r  deboun/div/d_q_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.409    deboun/div/d_q_reg[0]_i_1__1_n_0
    SLICE_X86Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.523 r  deboun/div/d_q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.523    deboun/div/d_q_reg[4]_i_1__1_n_0
    SLICE_X86Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.637 r  deboun/div/d_q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.637    deboun/div/d_q_reg[8]_i_1__1_n_0
    SLICE_X86Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.971 r  deboun/div/d_q_reg[12]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     8.971    deboun/div/d_q_reg[12]_i_1__1_n_6
    SLICE_X86Y124        FDCE                                         r  deboun/div/d_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_i_IBUF_inst/O
                         net (fo=6, routed)           3.451     9.862    deboun/div/clk_i_IBUF
    SLICE_X88Y124        LUT2 (Prop_lut2_I0_O)        0.100     9.962 r  deboun/div/last_state_i_2__1/O
                         net (fo=21, routed)          0.483    10.445    deboun/div/d_diff
    SLICE_X86Y124        FDCE                                         r  deboun/div/d_q_reg[13]/C
                         clock pessimism              0.730    11.174    
                         clock uncertainty           -0.035    11.139    
    SLICE_X86Y124        FDCE (Setup_fdce_C_D)        0.062    11.201    deboun/div/d_q_reg[13]
  -------------------------------------------------------------------
                         required time                         11.201    
                         arrival time                          -8.971    
  -------------------------------------------------------------------
                         slack                                  2.230    

Slack (MET) :             2.245ns  (required time - arrival time)
  Source:                 deboun/div/d_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deboun/div/d_q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.495ns  (logic 1.711ns (68.587%)  route 0.784ns (31.413%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.488ns = ( 10.488 - 5.000 ) 
    Source Clock Delay      (SCD):    6.505ns
    Clock Pessimism Removal (CPR):    0.730ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=6, routed)           4.086     5.568    deboun/div/clk_i_IBUF
    SLICE_X88Y124        LUT2 (Prop_lut2_I0_O)        0.124     5.692 r  deboun/div/last_state_i_2__1/O
                         net (fo=21, routed)          0.813     6.505    deboun/div/d_diff
    SLICE_X86Y121        FDCE                                         r  deboun/div/d_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y121        FDCE (Prop_fdce_C_Q)         0.456     6.961 r  deboun/div/d_q_reg[1]/Q
                         net (fo=2, routed)           0.775     7.735    deboun/div/d_q_reg[1]
    SLICE_X86Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.409 r  deboun/div/d_q_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.409    deboun/div/d_q_reg[0]_i_1__1_n_0
    SLICE_X86Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.523 r  deboun/div/d_q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.523    deboun/div/d_q_reg[4]_i_1__1_n_0
    SLICE_X86Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.637 r  deboun/div/d_q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.637    deboun/div/d_q_reg[8]_i_1__1_n_0
    SLICE_X86Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.751 r  deboun/div/d_q_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.009     8.760    deboun/div/d_q_reg[12]_i_1__1_n_0
    SLICE_X86Y125        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.999 r  deboun/div/d_q_reg[16]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     8.999    deboun/div/d_q_reg[16]_i_1__1_n_5
    SLICE_X86Y125        FDCE                                         r  deboun/div/d_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_i_IBUF_inst/O
                         net (fo=6, routed)           3.451     9.862    deboun/div/clk_i_IBUF
    SLICE_X88Y124        LUT2 (Prop_lut2_I0_O)        0.100     9.962 r  deboun/div/last_state_i_2__1/O
                         net (fo=21, routed)          0.525    10.488    deboun/div/d_diff
    SLICE_X86Y125        FDCE                                         r  deboun/div/d_q_reg[18]/C
                         clock pessimism              0.730    11.217    
                         clock uncertainty           -0.035    11.182    
    SLICE_X86Y125        FDCE (Setup_fdce_C_D)        0.062    11.244    deboun/div/d_q_reg[18]
  -------------------------------------------------------------------
                         required time                         11.244    
                         arrival time                          -8.999    
  -------------------------------------------------------------------
                         slack                                  2.245    

Slack (MET) :             2.250ns  (required time - arrival time)
  Source:                 disp/div/d_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/div/d_q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 1.657ns (65.788%)  route 0.862ns (34.212%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.283ns = ( 10.283 - 5.000 ) 
    Source Clock Delay      (SCD):    6.126ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=6, routed)           3.820     5.302    disp/div/clk_i_IBUF
    SLICE_X84Y127        LUT2 (Prop_lut2_I1_O)        0.124     5.426 r  disp/div/last_state_i_2/O
                         net (fo=19, routed)          0.701     6.126    disp/div/d_diff
    SLICE_X82Y124        FDCE                                         r  disp/div/d_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y124        FDCE (Prop_fdce_C_Q)         0.456     6.582 r  disp/div/d_q_reg[3]/Q
                         net (fo=3, routed)           0.853     7.435    disp/div/d_q_reg[3]
    SLICE_X82Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.960 r  disp/div/d_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.969    disp/div/d_q_reg[0]_i_1_n_0
    SLICE_X82Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.083 r  disp/div/d_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.083    disp/div/d_q_reg[4]_i_1_n_0
    SLICE_X82Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.197 r  disp/div/d_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.197    disp/div/d_q_reg[8]_i_1_n_0
    SLICE_X82Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.311 r  disp/div/d_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.311    disp/div/d_q_reg[12]_i_1_n_0
    SLICE_X82Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.645 r  disp/div/d_q_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.645    disp/div/d_q_reg[16]_i_1_n_6
    SLICE_X82Y128        FDCE                                         r  disp/div/d_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_i_IBUF_inst/O
                         net (fo=6, routed)           3.329     9.740    disp/div/clk_i_IBUF
    SLICE_X84Y127        LUT2 (Prop_lut2_I1_O)        0.100     9.840 r  disp/div/last_state_i_2/O
                         net (fo=19, routed)          0.442    10.283    disp/div/d_diff
    SLICE_X82Y128        FDCE                                         r  disp/div/d_q_reg[17]/C
                         clock pessimism              0.586    10.868    
                         clock uncertainty           -0.035    10.833    
    SLICE_X82Y128        FDCE (Setup_fdce_C_D)        0.062    10.895    disp/div/d_q_reg[17]
  -------------------------------------------------------------------
                         required time                         10.895    
                         arrival time                          -8.645    
  -------------------------------------------------------------------
                         slack                                  2.250    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 sw/div/d_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw/div/d_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.889ns
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=6, routed)           1.856     2.105    sw/div/clk_i_IBUF
    SLICE_X88Y120        LUT2 (Prop_lut2_I0_O)        0.045     2.150 r  sw/div/last_state_i_2__0/O
                         net (fo=22, routed)          0.201     2.351    sw/div/d_diff
    SLICE_X87Y120        FDCE                                         r  sw/div/d_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y120        FDCE (Prop_fdce_C_Q)         0.141     2.492 r  sw/div/d_q_reg[3]/Q
                         net (fo=2, routed)           0.117     2.609    sw/div/d_q_reg[3]
    SLICE_X87Y120        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.717 r  sw/div/d_q_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.717    sw/div/d_q_reg[0]_i_1__0_n_4
    SLICE_X87Y120        FDCE                                         r  sw/div/d_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=6, routed)           2.164     2.601    sw/div/clk_i_IBUF
    SLICE_X88Y120        LUT2 (Prop_lut2_I0_O)        0.056     2.657 r  sw/div/last_state_i_2__0/O
                         net (fo=22, routed)          0.232     2.889    sw/div/d_diff
    SLICE_X87Y120        FDCE                                         r  sw/div/d_q_reg[3]/C
                         clock pessimism             -0.538     2.351    
    SLICE_X87Y120        FDCE (Hold_fdce_C_D)         0.105     2.456    sw/div/d_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.456    
                         arrival time                           2.717    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 sw/div/d_q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw/div/d_q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.603ns  (logic 0.472ns (78.329%)  route 0.131ns (21.671%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.103ns = ( 8.103 - 5.000 ) 
    Source Clock Delay      (SCD):    2.361ns = ( 7.361 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_i_IBUF_inst/O
                         net (fo=6, routed)           1.856     7.105    sw/div/clk_i_IBUF
    SLICE_X88Y120        LUT2 (Prop_lut2_I0_O)        0.045     7.150 r  sw/div/last_state_i_2__0/O
                         net (fo=22, routed)          0.210     7.361    sw/div/d_diff
    SLICE_X87Y121        FDCE                                         r  sw/div/d_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y121        FDCE (Prop_fdce_C_Q)         0.141     7.502 r  sw/div/d_q_reg[6]/Q
                         net (fo=3, routed)           0.122     7.623    sw/div/d_q_reg[6]
    SLICE_X87Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     7.783 r  sw/div/d_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.783    sw/div/d_q_reg[4]_i_1__0_n_0
    SLICE_X87Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     7.822 r  sw/div/d_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.822    sw/div/d_q_reg[8]_i_1__0_n_0
    SLICE_X87Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     7.861 r  sw/div/d_q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.861    sw/div/d_q_reg[12]_i_1__0_n_0
    SLICE_X87Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     7.900 r  sw/div/d_q_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     7.909    sw/div/d_q_reg[16]_i_1__0_n_0
    SLICE_X87Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     7.963 r  sw/div/d_q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.963    sw/div/d_q_reg[20]_i_1_n_7
    SLICE_X87Y125        FDCE                                         r  sw/div/d_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_i_IBUF_inst/O
                         net (fo=6, routed)           2.164     7.601    sw/div/clk_i_IBUF
    SLICE_X88Y120        LUT2 (Prop_lut2_I0_O)        0.056     7.657 r  sw/div/last_state_i_2__0/O
                         net (fo=22, routed)          0.446     8.103    sw/div/d_diff
    SLICE_X87Y125        FDCE                                         r  sw/div/d_q_reg[20]/C
                         clock pessimism             -0.507     7.596    
    SLICE_X87Y125        FDCE (Hold_fdce_C_D)         0.105     7.701    sw/div/d_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -7.701    
                         arrival time                           7.963    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 sw/div/d_q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw/div/d_q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.973ns
    Source Clock Delay      (SCD):    2.426ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=6, routed)           1.856     2.105    sw/div/clk_i_IBUF
    SLICE_X88Y120        LUT2 (Prop_lut2_I0_O)        0.045     2.150 r  sw/div/last_state_i_2__0/O
                         net (fo=22, routed)          0.276     2.426    sw/div/d_diff
    SLICE_X87Y122        FDCE                                         r  sw/div/d_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y122        FDCE (Prop_fdce_C_Q)         0.141     2.567 r  sw/div/d_q_reg[11]/Q
                         net (fo=3, routed)           0.120     2.688    sw/div/d_q_reg[11]
    SLICE_X87Y122        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.796 r  sw/div/d_q_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.796    sw/div/d_q_reg[8]_i_1__0_n_4
    SLICE_X87Y122        FDCE                                         r  sw/div/d_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=6, routed)           2.164     2.601    sw/div/clk_i_IBUF
    SLICE_X88Y120        LUT2 (Prop_lut2_I0_O)        0.056     2.657 r  sw/div/last_state_i_2__0/O
                         net (fo=22, routed)          0.316     2.973    sw/div/d_diff
    SLICE_X87Y122        FDCE                                         r  sw/div/d_q_reg[11]/C
                         clock pessimism             -0.547     2.426    
    SLICE_X87Y122        FDCE (Hold_fdce_C_D)         0.105     2.531    sw/div/d_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.531    
                         arrival time                           2.796    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 sw/div/d_q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw/div/d_q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.499%)  route 0.122ns (25.501%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.043ns
    Source Clock Delay      (SCD):    2.431ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=6, routed)           1.856     2.105    sw/div/clk_i_IBUF
    SLICE_X88Y120        LUT2 (Prop_lut2_I0_O)        0.045     2.150 r  sw/div/last_state_i_2__0/O
                         net (fo=22, routed)          0.281     2.431    sw/div/d_diff
    SLICE_X87Y123        FDCE                                         r  sw/div/d_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y123        FDCE (Prop_fdce_C_Q)         0.141     2.572 r  sw/div/d_q_reg[14]/Q
                         net (fo=4, routed)           0.122     2.694    sw/div/d_q_reg[14]
    SLICE_X87Y123        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.854 r  sw/div/d_q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.854    sw/div/d_q_reg[12]_i_1__0_n_0
    SLICE_X87Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.908 r  sw/div/d_q_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.908    sw/div/d_q_reg[16]_i_1__0_n_7
    SLICE_X87Y124        FDCE                                         r  sw/div/d_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=6, routed)           2.164     2.601    sw/div/clk_i_IBUF
    SLICE_X88Y120        LUT2 (Prop_lut2_I0_O)        0.056     2.657 r  sw/div/last_state_i_2__0/O
                         net (fo=22, routed)          0.386     3.043    sw/div/d_diff
    SLICE_X87Y124        FDCE                                         r  sw/div/d_q_reg[16]/C
                         clock pessimism             -0.507     2.537    
    SLICE_X87Y124        FDCE (Hold_fdce_C_D)         0.105     2.642    sw/div/d_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.642    
                         arrival time                           2.908    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 sw/div/d_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw/div/d_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.414%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.889ns
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=6, routed)           1.856     2.105    sw/div/clk_i_IBUF
    SLICE_X88Y120        LUT2 (Prop_lut2_I0_O)        0.045     2.150 r  sw/div/last_state_i_2__0/O
                         net (fo=22, routed)          0.201     2.351    sw/div/d_diff
    SLICE_X87Y120        FDCE                                         r  sw/div/d_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y120        FDCE (Prop_fdce_C_Q)         0.141     2.492 r  sw/div/d_q_reg[2]/Q
                         net (fo=2, routed)           0.121     2.613    sw/div/d_q_reg[2]
    SLICE_X87Y120        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.724 r  sw/div/d_q_reg[0]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.724    sw/div/d_q_reg[0]_i_1__0_n_5
    SLICE_X87Y120        FDCE                                         r  sw/div/d_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=6, routed)           2.164     2.601    sw/div/clk_i_IBUF
    SLICE_X88Y120        LUT2 (Prop_lut2_I0_O)        0.056     2.657 r  sw/div/last_state_i_2__0/O
                         net (fo=22, routed)          0.232     2.889    sw/div/d_diff
    SLICE_X87Y120        FDCE                                         r  sw/div/d_q_reg[2]/C
                         clock pessimism             -0.538     2.351    
    SLICE_X87Y120        FDCE (Hold_fdce_C_D)         0.105     2.456    sw/div/d_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.456    
                         arrival time                           2.724    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 sw/div/d_q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw/div/d_q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.978ns = ( 7.978 - 5.000 ) 
    Source Clock Delay      (SCD):    2.431ns = ( 7.431 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_i_IBUF_inst/O
                         net (fo=6, routed)           1.856     7.105    sw/div/clk_i_IBUF
    SLICE_X88Y120        LUT2 (Prop_lut2_I0_O)        0.045     7.150 r  sw/div/last_state_i_2__0/O
                         net (fo=22, routed)          0.281     7.431    sw/div/d_diff
    SLICE_X87Y123        FDCE                                         r  sw/div/d_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y123        FDCE (Prop_fdce_C_Q)         0.141     7.572 r  sw/div/d_q_reg[12]/Q
                         net (fo=3, routed)           0.117     7.689    sw/div/d_q_reg[12]
    SLICE_X87Y123        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     7.804 r  sw/div/d_q_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     7.804    sw/div/d_q_reg[12]_i_1__0_n_7
    SLICE_X87Y123        FDCE                                         r  sw/div/d_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_i_IBUF_inst/O
                         net (fo=6, routed)           2.164     7.601    sw/div/clk_i_IBUF
    SLICE_X88Y120        LUT2 (Prop_lut2_I0_O)        0.056     7.657 r  sw/div/last_state_i_2__0/O
                         net (fo=22, routed)          0.321     7.978    sw/div/d_diff
    SLICE_X87Y123        FDCE                                         r  sw/div/d_q_reg[12]/C
                         clock pessimism             -0.547     7.431    
    SLICE_X87Y123        FDCE (Hold_fdce_C_D)         0.105     7.536    sw/div/d_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -7.536    
                         arrival time                           7.804    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 sw/div/d_q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw/div/d_q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.973ns
    Source Clock Delay      (SCD):    2.426ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=6, routed)           1.856     2.105    sw/div/clk_i_IBUF
    SLICE_X88Y120        LUT2 (Prop_lut2_I0_O)        0.045     2.150 r  sw/div/last_state_i_2__0/O
                         net (fo=22, routed)          0.276     2.426    sw/div/d_diff
    SLICE_X87Y122        FDCE                                         r  sw/div/d_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y122        FDCE (Prop_fdce_C_Q)         0.141     2.567 r  sw/div/d_q_reg[8]/Q
                         net (fo=3, routed)           0.117     2.685    sw/div/d_q_reg[8]
    SLICE_X87Y122        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.800 r  sw/div/d_q_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.800    sw/div/d_q_reg[8]_i_1__0_n_7
    SLICE_X87Y122        FDCE                                         r  sw/div/d_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=6, routed)           2.164     2.601    sw/div/clk_i_IBUF
    SLICE_X88Y120        LUT2 (Prop_lut2_I0_O)        0.056     2.657 r  sw/div/last_state_i_2__0/O
                         net (fo=22, routed)          0.316     2.973    sw/div/d_diff
    SLICE_X87Y122        FDCE                                         r  sw/div/d_q_reg[8]/C
                         clock pessimism             -0.547     2.426    
    SLICE_X87Y122        FDCE (Hold_fdce_C_D)         0.105     2.531    sw/div/d_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.531    
                         arrival time                           2.800    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 sw/div/d_q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw/div/d_q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.978ns = ( 7.978 - 5.000 ) 
    Source Clock Delay      (SCD):    2.431ns = ( 7.431 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_i_IBUF_inst/O
                         net (fo=6, routed)           1.856     7.105    sw/div/clk_i_IBUF
    SLICE_X88Y120        LUT2 (Prop_lut2_I0_O)        0.045     7.150 r  sw/div/last_state_i_2__0/O
                         net (fo=22, routed)          0.281     7.431    sw/div/d_diff
    SLICE_X87Y123        FDCE                                         r  sw/div/d_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y123        FDCE (Prop_fdce_C_Q)         0.141     7.572 r  sw/div/d_q_reg[14]/Q
                         net (fo=4, routed)           0.122     7.694    sw/div/d_q_reg[14]
    SLICE_X87Y123        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     7.805 r  sw/div/d_q_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     7.805    sw/div/d_q_reg[12]_i_1__0_n_5
    SLICE_X87Y123        FDCE                                         r  sw/div/d_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_i_IBUF_inst/O
                         net (fo=6, routed)           2.164     7.601    sw/div/clk_i_IBUF
    SLICE_X88Y120        LUT2 (Prop_lut2_I0_O)        0.056     7.657 r  sw/div/last_state_i_2__0/O
                         net (fo=22, routed)          0.321     7.978    sw/div/d_diff
    SLICE_X87Y123        FDCE                                         r  sw/div/d_q_reg[14]/C
                         clock pessimism             -0.547     7.431    
    SLICE_X87Y123        FDCE (Hold_fdce_C_D)         0.105     7.536    sw/div/d_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -7.536    
                         arrival time                           7.805    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 sw/div/d_q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw/div/d_q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.898ns = ( 7.898 - 5.000 ) 
    Source Clock Delay      (SCD):    2.361ns = ( 7.361 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_i_IBUF_inst/O
                         net (fo=6, routed)           1.856     7.105    sw/div/clk_i_IBUF
    SLICE_X88Y120        LUT2 (Prop_lut2_I0_O)        0.045     7.150 r  sw/div/last_state_i_2__0/O
                         net (fo=22, routed)          0.210     7.361    sw/div/d_diff
    SLICE_X87Y121        FDCE                                         r  sw/div/d_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y121        FDCE (Prop_fdce_C_Q)         0.141     7.502 r  sw/div/d_q_reg[6]/Q
                         net (fo=3, routed)           0.122     7.623    sw/div/d_q_reg[6]
    SLICE_X87Y121        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     7.734 r  sw/div/d_q_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     7.734    sw/div/d_q_reg[4]_i_1__0_n_5
    SLICE_X87Y121        FDCE                                         r  sw/div/d_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_i_IBUF_inst/O
                         net (fo=6, routed)           2.164     7.601    sw/div/clk_i_IBUF
    SLICE_X88Y120        LUT2 (Prop_lut2_I0_O)        0.056     7.657 r  sw/div/last_state_i_2__0/O
                         net (fo=22, routed)          0.240     7.898    sw/div/d_diff
    SLICE_X87Y121        FDCE                                         r  sw/div/d_q_reg[6]/C
                         clock pessimism             -0.537     7.361    
    SLICE_X87Y121        FDCE (Hold_fdce_C_D)         0.105     7.466    sw/div/d_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -7.466    
                         arrival time                           7.734    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 sw/div/d_q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw/div/d_q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.973ns
    Source Clock Delay      (SCD):    2.426ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=6, routed)           1.856     2.105    sw/div/clk_i_IBUF
    SLICE_X88Y120        LUT2 (Prop_lut2_I0_O)        0.045     2.150 r  sw/div/last_state_i_2__0/O
                         net (fo=22, routed)          0.276     2.426    sw/div/d_diff
    SLICE_X87Y122        FDCE                                         r  sw/div/d_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y122        FDCE (Prop_fdce_C_Q)         0.141     2.567 r  sw/div/d_q_reg[10]/Q
                         net (fo=3, routed)           0.122     2.689    sw/div/d_q_reg[10]
    SLICE_X87Y122        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.800 r  sw/div/d_q_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.800    sw/div/d_q_reg[8]_i_1__0_n_5
    SLICE_X87Y122        FDCE                                         r  sw/div/d_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=6, routed)           2.164     2.601    sw/div/clk_i_IBUF
    SLICE_X88Y120        LUT2 (Prop_lut2_I0_O)        0.056     2.657 r  sw/div/last_state_i_2__0/O
                         net (fo=22, routed)          0.316     2.973    sw/div/d_diff
    SLICE_X87Y122        FDCE                                         r  sw/div/d_q_reg[10]/C
                         clock pessimism             -0.547     2.426    
    SLICE_X87Y122        FDCE (Hold_fdce_C_D)         0.105     2.531    sw/div/d_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.531    
                         arrival time                           2.800    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y121  deboun/div/d_q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y123  deboun/div/d_q_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y123  deboun/div/d_q_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y124  deboun/div/d_q_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y124  deboun/div/d_q_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y124  deboun/div/d_q_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y124  deboun/div/d_q_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y125  deboun/div/d_q_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y125  deboun/div/d_q_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y125  deboun/div/d_q_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y121  deboun/div/d_q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y121  deboun/div/d_q_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y121  deboun/div/d_q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y121  deboun/div/d_q_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y123  deboun/div/d_q_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y123  deboun/div/d_q_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y123  deboun/div/d_q_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y123  deboun/div/d_q_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y123  deboun/div/d_q_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y123  deboun/div/d_q_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y121  deboun/div/d_q_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y121  deboun/div/d_q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y121  deboun/div/d_q_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y121  deboun/div/d_q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y123  deboun/div/d_q_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y123  deboun/div/d_q_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y123  deboun/div/d_q_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y123  deboun/div/d_q_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y123  deboun/div/d_q_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y123  deboun/div/d_q_reg[11]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.778ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.472ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.778ns  (required time - arrival time)
  Source:                 sw/div/d_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw/div/d_q_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.551ns  (logic 0.828ns (23.315%)  route 2.723ns (76.685%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.094ns = ( 11.094 - 5.000 ) 
    Source Clock Delay      (SCD):    7.047ns
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=6, routed)           4.645     6.126    sw/div/clk_i_IBUF
    SLICE_X88Y120        LUT2 (Prop_lut2_I0_O)        0.124     6.250 r  sw/div/last_state_i_2__0/O
                         net (fo=22, routed)          0.796     7.047    sw/div/d_diff
    SLICE_X87Y124        FDCE                                         r  sw/div/d_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y124        FDCE (Prop_fdce_C_Q)         0.456     7.503 f  sw/div/d_q_reg[17]/Q
                         net (fo=3, routed)           0.831     8.334    sw/div/d_q_reg[17]
    SLICE_X88Y123        LUT6 (Prop_lut6_I3_O)        0.124     8.458 r  sw/div/last_state_i_6/O
                         net (fo=1, routed)           0.587     9.044    sw/div/last_state_i_6_n_0
    SLICE_X86Y120        LUT5 (Prop_lut5_I4_O)        0.124     9.168 r  sw/div/last_state_i_3__0/O
                         net (fo=2, routed)           0.428     9.596    sw/div/last_state_i_3__0_n_0
    SLICE_X88Y121        LUT6 (Prop_lut6_I5_O)        0.124     9.720 f  sw/div/d_q[0]_i_2__0/O
                         net (fo=21, routed)          0.878    10.598    sw/div/d_q[0]_i_2__0_n_0
    SLICE_X87Y123        FDCE                                         f  sw/div/d_q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_i_IBUF_inst/O
                         net (fo=6, routed)           4.017    10.428    sw/div/clk_i_IBUF
    SLICE_X88Y120        LUT2 (Prop_lut2_I0_O)        0.100    10.528 r  sw/div/last_state_i_2__0/O
                         net (fo=22, routed)          0.566    11.094    sw/div/d_diff
    SLICE_X87Y123        FDCE                                         r  sw/div/d_q_reg[12]/C
                         clock pessimism              0.723    11.816    
                         clock uncertainty           -0.035    11.781    
    SLICE_X87Y123        FDCE (Recov_fdce_C_CLR)     -0.405    11.376    sw/div/d_q_reg[12]
  -------------------------------------------------------------------
                         required time                         11.376    
                         arrival time                         -10.598    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.778ns  (required time - arrival time)
  Source:                 sw/div/d_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw/div/d_q_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.551ns  (logic 0.828ns (23.315%)  route 2.723ns (76.685%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.094ns = ( 11.094 - 5.000 ) 
    Source Clock Delay      (SCD):    7.047ns
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=6, routed)           4.645     6.126    sw/div/clk_i_IBUF
    SLICE_X88Y120        LUT2 (Prop_lut2_I0_O)        0.124     6.250 r  sw/div/last_state_i_2__0/O
                         net (fo=22, routed)          0.796     7.047    sw/div/d_diff
    SLICE_X87Y124        FDCE                                         r  sw/div/d_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y124        FDCE (Prop_fdce_C_Q)         0.456     7.503 f  sw/div/d_q_reg[17]/Q
                         net (fo=3, routed)           0.831     8.334    sw/div/d_q_reg[17]
    SLICE_X88Y123        LUT6 (Prop_lut6_I3_O)        0.124     8.458 r  sw/div/last_state_i_6/O
                         net (fo=1, routed)           0.587     9.044    sw/div/last_state_i_6_n_0
    SLICE_X86Y120        LUT5 (Prop_lut5_I4_O)        0.124     9.168 r  sw/div/last_state_i_3__0/O
                         net (fo=2, routed)           0.428     9.596    sw/div/last_state_i_3__0_n_0
    SLICE_X88Y121        LUT6 (Prop_lut6_I5_O)        0.124     9.720 f  sw/div/d_q[0]_i_2__0/O
                         net (fo=21, routed)          0.878    10.598    sw/div/d_q[0]_i_2__0_n_0
    SLICE_X87Y123        FDCE                                         f  sw/div/d_q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_i_IBUF_inst/O
                         net (fo=6, routed)           4.017    10.428    sw/div/clk_i_IBUF
    SLICE_X88Y120        LUT2 (Prop_lut2_I0_O)        0.100    10.528 r  sw/div/last_state_i_2__0/O
                         net (fo=22, routed)          0.566    11.094    sw/div/d_diff
    SLICE_X87Y123        FDCE                                         r  sw/div/d_q_reg[13]/C
                         clock pessimism              0.723    11.816    
                         clock uncertainty           -0.035    11.781    
    SLICE_X87Y123        FDCE (Recov_fdce_C_CLR)     -0.405    11.376    sw/div/d_q_reg[13]
  -------------------------------------------------------------------
                         required time                         11.376    
                         arrival time                         -10.598    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.778ns  (required time - arrival time)
  Source:                 sw/div/d_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw/div/d_q_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.551ns  (logic 0.828ns (23.315%)  route 2.723ns (76.685%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.094ns = ( 11.094 - 5.000 ) 
    Source Clock Delay      (SCD):    7.047ns
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=6, routed)           4.645     6.126    sw/div/clk_i_IBUF
    SLICE_X88Y120        LUT2 (Prop_lut2_I0_O)        0.124     6.250 r  sw/div/last_state_i_2__0/O
                         net (fo=22, routed)          0.796     7.047    sw/div/d_diff
    SLICE_X87Y124        FDCE                                         r  sw/div/d_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y124        FDCE (Prop_fdce_C_Q)         0.456     7.503 f  sw/div/d_q_reg[17]/Q
                         net (fo=3, routed)           0.831     8.334    sw/div/d_q_reg[17]
    SLICE_X88Y123        LUT6 (Prop_lut6_I3_O)        0.124     8.458 r  sw/div/last_state_i_6/O
                         net (fo=1, routed)           0.587     9.044    sw/div/last_state_i_6_n_0
    SLICE_X86Y120        LUT5 (Prop_lut5_I4_O)        0.124     9.168 r  sw/div/last_state_i_3__0/O
                         net (fo=2, routed)           0.428     9.596    sw/div/last_state_i_3__0_n_0
    SLICE_X88Y121        LUT6 (Prop_lut6_I5_O)        0.124     9.720 f  sw/div/d_q[0]_i_2__0/O
                         net (fo=21, routed)          0.878    10.598    sw/div/d_q[0]_i_2__0_n_0
    SLICE_X87Y123        FDCE                                         f  sw/div/d_q_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_i_IBUF_inst/O
                         net (fo=6, routed)           4.017    10.428    sw/div/clk_i_IBUF
    SLICE_X88Y120        LUT2 (Prop_lut2_I0_O)        0.100    10.528 r  sw/div/last_state_i_2__0/O
                         net (fo=22, routed)          0.566    11.094    sw/div/d_diff
    SLICE_X87Y123        FDCE                                         r  sw/div/d_q_reg[14]/C
                         clock pessimism              0.723    11.816    
                         clock uncertainty           -0.035    11.781    
    SLICE_X87Y123        FDCE (Recov_fdce_C_CLR)     -0.405    11.376    sw/div/d_q_reg[14]
  -------------------------------------------------------------------
                         required time                         11.376    
                         arrival time                         -10.598    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.778ns  (required time - arrival time)
  Source:                 sw/div/d_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw/div/d_q_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.551ns  (logic 0.828ns (23.315%)  route 2.723ns (76.685%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.094ns = ( 11.094 - 5.000 ) 
    Source Clock Delay      (SCD):    7.047ns
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=6, routed)           4.645     6.126    sw/div/clk_i_IBUF
    SLICE_X88Y120        LUT2 (Prop_lut2_I0_O)        0.124     6.250 r  sw/div/last_state_i_2__0/O
                         net (fo=22, routed)          0.796     7.047    sw/div/d_diff
    SLICE_X87Y124        FDCE                                         r  sw/div/d_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y124        FDCE (Prop_fdce_C_Q)         0.456     7.503 f  sw/div/d_q_reg[17]/Q
                         net (fo=3, routed)           0.831     8.334    sw/div/d_q_reg[17]
    SLICE_X88Y123        LUT6 (Prop_lut6_I3_O)        0.124     8.458 r  sw/div/last_state_i_6/O
                         net (fo=1, routed)           0.587     9.044    sw/div/last_state_i_6_n_0
    SLICE_X86Y120        LUT5 (Prop_lut5_I4_O)        0.124     9.168 r  sw/div/last_state_i_3__0/O
                         net (fo=2, routed)           0.428     9.596    sw/div/last_state_i_3__0_n_0
    SLICE_X88Y121        LUT6 (Prop_lut6_I5_O)        0.124     9.720 f  sw/div/d_q[0]_i_2__0/O
                         net (fo=21, routed)          0.878    10.598    sw/div/d_q[0]_i_2__0_n_0
    SLICE_X87Y123        FDCE                                         f  sw/div/d_q_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_i_IBUF_inst/O
                         net (fo=6, routed)           4.017    10.428    sw/div/clk_i_IBUF
    SLICE_X88Y120        LUT2 (Prop_lut2_I0_O)        0.100    10.528 r  sw/div/last_state_i_2__0/O
                         net (fo=22, routed)          0.566    11.094    sw/div/d_diff
    SLICE_X87Y123        FDCE                                         r  sw/div/d_q_reg[15]/C
                         clock pessimism              0.723    11.816    
                         clock uncertainty           -0.035    11.781    
    SLICE_X87Y123        FDCE (Recov_fdce_C_CLR)     -0.405    11.376    sw/div/d_q_reg[15]
  -------------------------------------------------------------------
                         required time                         11.376    
                         arrival time                         -10.598    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 sw/div/d_q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw/div/d_q_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.564ns  (logic 0.828ns (23.233%)  route 2.736ns (76.767%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.967ns = ( 15.967 - 10.000 ) 
    Source Clock Delay      (SCD):    6.905ns = ( 11.905 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_i_IBUF_inst/O
                         net (fo=6, routed)           4.645    11.126    sw/div/clk_i_IBUF
    SLICE_X88Y120        LUT2 (Prop_lut2_I0_O)        0.124    11.250 r  sw/div/last_state_i_2__0/O
                         net (fo=22, routed)          0.655    11.905    sw/div/d_diff
    SLICE_X87Y123        FDCE                                         r  sw/div/d_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y123        FDCE (Prop_fdce_C_Q)         0.456    12.361 r  sw/div/d_q_reg[12]/Q
                         net (fo=3, routed)           0.975    13.336    sw/div/d_q_reg[12]
    SLICE_X88Y123        LUT6 (Prop_lut6_I1_O)        0.124    13.460 r  sw/div/last_state_i_6/O
                         net (fo=1, routed)           0.587    14.047    sw/div/last_state_i_6_n_0
    SLICE_X86Y120        LUT5 (Prop_lut5_I4_O)        0.124    14.171 r  sw/div/last_state_i_3__0/O
                         net (fo=2, routed)           0.428    14.599    sw/div/last_state_i_3__0_n_0
    SLICE_X88Y121        LUT6 (Prop_lut6_I5_O)        0.124    14.723 f  sw/div/d_q[0]_i_2__0/O
                         net (fo=21, routed)          0.746    15.469    sw/div/d_q[0]_i_2__0_n_0
    SLICE_X87Y120        FDCE                                         f  sw/div/d_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=6, routed)           4.017    15.428    sw/div/clk_i_IBUF
    SLICE_X88Y120        LUT2 (Prop_lut2_I0_O)        0.100    15.528 r  sw/div/last_state_i_2__0/O
                         net (fo=22, routed)          0.439    15.967    sw/div/d_diff
    SLICE_X87Y120        FDCE                                         r  sw/div/d_q_reg[0]/C
                         clock pessimism              0.723    16.689    
                         clock uncertainty           -0.035    16.654    
    SLICE_X87Y120        FDCE (Recov_fdce_C_CLR)     -0.405    16.249    sw/div/d_q_reg[0]
  -------------------------------------------------------------------
                         required time                         16.249    
                         arrival time                         -15.469    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 sw/div/d_q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw/div/d_q_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.564ns  (logic 0.828ns (23.233%)  route 2.736ns (76.767%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.967ns = ( 15.967 - 10.000 ) 
    Source Clock Delay      (SCD):    6.905ns = ( 11.905 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_i_IBUF_inst/O
                         net (fo=6, routed)           4.645    11.126    sw/div/clk_i_IBUF
    SLICE_X88Y120        LUT2 (Prop_lut2_I0_O)        0.124    11.250 r  sw/div/last_state_i_2__0/O
                         net (fo=22, routed)          0.655    11.905    sw/div/d_diff
    SLICE_X87Y123        FDCE                                         r  sw/div/d_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y123        FDCE (Prop_fdce_C_Q)         0.456    12.361 r  sw/div/d_q_reg[12]/Q
                         net (fo=3, routed)           0.975    13.336    sw/div/d_q_reg[12]
    SLICE_X88Y123        LUT6 (Prop_lut6_I1_O)        0.124    13.460 r  sw/div/last_state_i_6/O
                         net (fo=1, routed)           0.587    14.047    sw/div/last_state_i_6_n_0
    SLICE_X86Y120        LUT5 (Prop_lut5_I4_O)        0.124    14.171 r  sw/div/last_state_i_3__0/O
                         net (fo=2, routed)           0.428    14.599    sw/div/last_state_i_3__0_n_0
    SLICE_X88Y121        LUT6 (Prop_lut6_I5_O)        0.124    14.723 f  sw/div/d_q[0]_i_2__0/O
                         net (fo=21, routed)          0.746    15.469    sw/div/d_q[0]_i_2__0_n_0
    SLICE_X87Y120        FDCE                                         f  sw/div/d_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=6, routed)           4.017    15.428    sw/div/clk_i_IBUF
    SLICE_X88Y120        LUT2 (Prop_lut2_I0_O)        0.100    15.528 r  sw/div/last_state_i_2__0/O
                         net (fo=22, routed)          0.439    15.967    sw/div/d_diff
    SLICE_X87Y120        FDCE                                         r  sw/div/d_q_reg[1]/C
                         clock pessimism              0.723    16.689    
                         clock uncertainty           -0.035    16.654    
    SLICE_X87Y120        FDCE (Recov_fdce_C_CLR)     -0.405    16.249    sw/div/d_q_reg[1]
  -------------------------------------------------------------------
                         required time                         16.249    
                         arrival time                         -15.469    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 sw/div/d_q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw/div/d_q_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.564ns  (logic 0.828ns (23.233%)  route 2.736ns (76.767%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.967ns = ( 15.967 - 10.000 ) 
    Source Clock Delay      (SCD):    6.905ns = ( 11.905 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_i_IBUF_inst/O
                         net (fo=6, routed)           4.645    11.126    sw/div/clk_i_IBUF
    SLICE_X88Y120        LUT2 (Prop_lut2_I0_O)        0.124    11.250 r  sw/div/last_state_i_2__0/O
                         net (fo=22, routed)          0.655    11.905    sw/div/d_diff
    SLICE_X87Y123        FDCE                                         r  sw/div/d_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y123        FDCE (Prop_fdce_C_Q)         0.456    12.361 r  sw/div/d_q_reg[12]/Q
                         net (fo=3, routed)           0.975    13.336    sw/div/d_q_reg[12]
    SLICE_X88Y123        LUT6 (Prop_lut6_I1_O)        0.124    13.460 r  sw/div/last_state_i_6/O
                         net (fo=1, routed)           0.587    14.047    sw/div/last_state_i_6_n_0
    SLICE_X86Y120        LUT5 (Prop_lut5_I4_O)        0.124    14.171 r  sw/div/last_state_i_3__0/O
                         net (fo=2, routed)           0.428    14.599    sw/div/last_state_i_3__0_n_0
    SLICE_X88Y121        LUT6 (Prop_lut6_I5_O)        0.124    14.723 f  sw/div/d_q[0]_i_2__0/O
                         net (fo=21, routed)          0.746    15.469    sw/div/d_q[0]_i_2__0_n_0
    SLICE_X87Y120        FDCE                                         f  sw/div/d_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=6, routed)           4.017    15.428    sw/div/clk_i_IBUF
    SLICE_X88Y120        LUT2 (Prop_lut2_I0_O)        0.100    15.528 r  sw/div/last_state_i_2__0/O
                         net (fo=22, routed)          0.439    15.967    sw/div/d_diff
    SLICE_X87Y120        FDCE                                         r  sw/div/d_q_reg[2]/C
                         clock pessimism              0.723    16.689    
                         clock uncertainty           -0.035    16.654    
    SLICE_X87Y120        FDCE (Recov_fdce_C_CLR)     -0.405    16.249    sw/div/d_q_reg[2]
  -------------------------------------------------------------------
                         required time                         16.249    
                         arrival time                         -15.469    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 sw/div/d_q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw/div/d_q_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.564ns  (logic 0.828ns (23.233%)  route 2.736ns (76.767%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.967ns = ( 15.967 - 10.000 ) 
    Source Clock Delay      (SCD):    6.905ns = ( 11.905 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_i_IBUF_inst/O
                         net (fo=6, routed)           4.645    11.126    sw/div/clk_i_IBUF
    SLICE_X88Y120        LUT2 (Prop_lut2_I0_O)        0.124    11.250 r  sw/div/last_state_i_2__0/O
                         net (fo=22, routed)          0.655    11.905    sw/div/d_diff
    SLICE_X87Y123        FDCE                                         r  sw/div/d_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y123        FDCE (Prop_fdce_C_Q)         0.456    12.361 r  sw/div/d_q_reg[12]/Q
                         net (fo=3, routed)           0.975    13.336    sw/div/d_q_reg[12]
    SLICE_X88Y123        LUT6 (Prop_lut6_I1_O)        0.124    13.460 r  sw/div/last_state_i_6/O
                         net (fo=1, routed)           0.587    14.047    sw/div/last_state_i_6_n_0
    SLICE_X86Y120        LUT5 (Prop_lut5_I4_O)        0.124    14.171 r  sw/div/last_state_i_3__0/O
                         net (fo=2, routed)           0.428    14.599    sw/div/last_state_i_3__0_n_0
    SLICE_X88Y121        LUT6 (Prop_lut6_I5_O)        0.124    14.723 f  sw/div/d_q[0]_i_2__0/O
                         net (fo=21, routed)          0.746    15.469    sw/div/d_q[0]_i_2__0_n_0
    SLICE_X87Y120        FDCE                                         f  sw/div/d_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=6, routed)           4.017    15.428    sw/div/clk_i_IBUF
    SLICE_X88Y120        LUT2 (Prop_lut2_I0_O)        0.100    15.528 r  sw/div/last_state_i_2__0/O
                         net (fo=22, routed)          0.439    15.967    sw/div/d_diff
    SLICE_X87Y120        FDCE                                         r  sw/div/d_q_reg[3]/C
                         clock pessimism              0.723    16.689    
                         clock uncertainty           -0.035    16.654    
    SLICE_X87Y120        FDCE (Recov_fdce_C_CLR)     -0.405    16.249    sw/div/d_q_reg[3]
  -------------------------------------------------------------------
                         required time                         16.249    
                         arrival time                         -15.469    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 sw/div/d_q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw/div/d_q_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 0.828ns (23.606%)  route 2.680ns (76.394%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.964ns = ( 10.964 - 5.000 ) 
    Source Clock Delay      (SCD):    6.905ns
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=6, routed)           4.645     6.126    sw/div/clk_i_IBUF
    SLICE_X88Y120        LUT2 (Prop_lut2_I0_O)        0.124     6.250 r  sw/div/last_state_i_2__0/O
                         net (fo=22, routed)          0.655     6.905    sw/div/d_diff
    SLICE_X87Y123        FDCE                                         r  sw/div/d_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y123        FDCE (Prop_fdce_C_Q)         0.456     7.361 r  sw/div/d_q_reg[12]/Q
                         net (fo=3, routed)           0.975     8.336    sw/div/d_q_reg[12]
    SLICE_X88Y123        LUT6 (Prop_lut6_I1_O)        0.124     8.460 r  sw/div/last_state_i_6/O
                         net (fo=1, routed)           0.587     9.047    sw/div/last_state_i_6_n_0
    SLICE_X86Y120        LUT5 (Prop_lut5_I4_O)        0.124     9.171 r  sw/div/last_state_i_3__0/O
                         net (fo=2, routed)           0.428     9.599    sw/div/last_state_i_3__0_n_0
    SLICE_X88Y121        LUT6 (Prop_lut6_I5_O)        0.124     9.723 f  sw/div/d_q[0]_i_2__0/O
                         net (fo=21, routed)          0.690    10.413    sw/div/d_q[0]_i_2__0_n_0
    SLICE_X87Y121        FDCE                                         f  sw/div/d_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_i_IBUF_inst/O
                         net (fo=6, routed)           4.017    10.428    sw/div/clk_i_IBUF
    SLICE_X88Y120        LUT2 (Prop_lut2_I0_O)        0.100    10.528 r  sw/div/last_state_i_2__0/O
                         net (fo=22, routed)          0.436    10.964    sw/div/d_diff
    SLICE_X87Y121        FDCE                                         r  sw/div/d_q_reg[4]/C
                         clock pessimism              0.723    11.687    
                         clock uncertainty           -0.035    11.652    
    SLICE_X87Y121        FDCE (Recov_fdce_C_CLR)     -0.405    11.247    sw/div/d_q_reg[4]
  -------------------------------------------------------------------
                         required time                         11.247    
                         arrival time                         -10.413    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 sw/div/d_q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw/div/d_q_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 0.828ns (23.606%)  route 2.680ns (76.394%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.964ns = ( 10.964 - 5.000 ) 
    Source Clock Delay      (SCD):    6.905ns
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=6, routed)           4.645     6.126    sw/div/clk_i_IBUF
    SLICE_X88Y120        LUT2 (Prop_lut2_I0_O)        0.124     6.250 r  sw/div/last_state_i_2__0/O
                         net (fo=22, routed)          0.655     6.905    sw/div/d_diff
    SLICE_X87Y123        FDCE                                         r  sw/div/d_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y123        FDCE (Prop_fdce_C_Q)         0.456     7.361 r  sw/div/d_q_reg[12]/Q
                         net (fo=3, routed)           0.975     8.336    sw/div/d_q_reg[12]
    SLICE_X88Y123        LUT6 (Prop_lut6_I1_O)        0.124     8.460 r  sw/div/last_state_i_6/O
                         net (fo=1, routed)           0.587     9.047    sw/div/last_state_i_6_n_0
    SLICE_X86Y120        LUT5 (Prop_lut5_I4_O)        0.124     9.171 r  sw/div/last_state_i_3__0/O
                         net (fo=2, routed)           0.428     9.599    sw/div/last_state_i_3__0_n_0
    SLICE_X88Y121        LUT6 (Prop_lut6_I5_O)        0.124     9.723 f  sw/div/d_q[0]_i_2__0/O
                         net (fo=21, routed)          0.690    10.413    sw/div/d_q[0]_i_2__0_n_0
    SLICE_X87Y121        FDCE                                         f  sw/div/d_q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_i_IBUF_inst/O
                         net (fo=6, routed)           4.017    10.428    sw/div/clk_i_IBUF
    SLICE_X88Y120        LUT2 (Prop_lut2_I0_O)        0.100    10.528 r  sw/div/last_state_i_2__0/O
                         net (fo=22, routed)          0.436    10.964    sw/div/d_diff
    SLICE_X87Y121        FDCE                                         r  sw/div/d_q_reg[5]/C
                         clock pessimism              0.723    11.687    
                         clock uncertainty           -0.035    11.652    
    SLICE_X87Y121        FDCE (Recov_fdce_C_CLR)     -0.405    11.247    sw/div/d_q_reg[5]
  -------------------------------------------------------------------
                         required time                         11.247    
                         arrival time                         -10.413    
  -------------------------------------------------------------------
                         slack                                  0.834    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 disp/div/d_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/div/d_q_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.186ns (37.575%)  route 0.309ns (62.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    2.044ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=6, routed)           1.525     1.775    disp/div/clk_i_IBUF
    SLICE_X84Y127        LUT2 (Prop_lut2_I1_O)        0.045     1.820 r  disp/div/last_state_i_2/O
                         net (fo=19, routed)          0.225     2.044    disp/div/d_diff
    SLICE_X82Y125        FDCE                                         r  disp/div/d_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y125        FDCE (Prop_fdce_C_Q)         0.141     2.185 r  disp/div/d_q_reg[5]/Q
                         net (fo=4, routed)           0.149     2.334    disp/div/d_q_reg[5]
    SLICE_X83Y125        LUT6 (Prop_lut6_I2_O)        0.045     2.379 f  disp/div/d_q[0]_i_2/O
                         net (fo=18, routed)          0.160     2.539    disp/div/p_0_in
    SLICE_X82Y124        FDCE                                         f  disp/div/d_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=6, routed)           1.776     2.213    disp/div/clk_i_IBUF
    SLICE_X84Y127        LUT2 (Prop_lut2_I1_O)        0.056     2.269 r  disp/div/last_state_i_2/O
                         net (fo=19, routed)          0.348     2.617    disp/div/d_diff
    SLICE_X82Y124        FDCE                                         r  disp/div/d_q_reg[0]/C
                         clock pessimism             -0.458     2.159    
    SLICE_X82Y124        FDCE (Remov_fdce_C_CLR)     -0.092     2.067    disp/div/d_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           2.539    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 disp/div/d_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/div/d_q_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.186ns (37.575%)  route 0.309ns (62.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    2.044ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=6, routed)           1.525     1.775    disp/div/clk_i_IBUF
    SLICE_X84Y127        LUT2 (Prop_lut2_I1_O)        0.045     1.820 r  disp/div/last_state_i_2/O
                         net (fo=19, routed)          0.225     2.044    disp/div/d_diff
    SLICE_X82Y125        FDCE                                         r  disp/div/d_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y125        FDCE (Prop_fdce_C_Q)         0.141     2.185 r  disp/div/d_q_reg[5]/Q
                         net (fo=4, routed)           0.149     2.334    disp/div/d_q_reg[5]
    SLICE_X83Y125        LUT6 (Prop_lut6_I2_O)        0.045     2.379 f  disp/div/d_q[0]_i_2/O
                         net (fo=18, routed)          0.160     2.539    disp/div/p_0_in
    SLICE_X82Y124        FDCE                                         f  disp/div/d_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=6, routed)           1.776     2.213    disp/div/clk_i_IBUF
    SLICE_X84Y127        LUT2 (Prop_lut2_I1_O)        0.056     2.269 r  disp/div/last_state_i_2/O
                         net (fo=19, routed)          0.348     2.617    disp/div/d_diff
    SLICE_X82Y124        FDCE                                         r  disp/div/d_q_reg[1]/C
                         clock pessimism             -0.458     2.159    
    SLICE_X82Y124        FDCE (Remov_fdce_C_CLR)     -0.092     2.067    disp/div/d_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           2.539    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 disp/div/d_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/div/d_q_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.186ns (37.575%)  route 0.309ns (62.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    2.044ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=6, routed)           1.525     1.775    disp/div/clk_i_IBUF
    SLICE_X84Y127        LUT2 (Prop_lut2_I1_O)        0.045     1.820 r  disp/div/last_state_i_2/O
                         net (fo=19, routed)          0.225     2.044    disp/div/d_diff
    SLICE_X82Y125        FDCE                                         r  disp/div/d_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y125        FDCE (Prop_fdce_C_Q)         0.141     2.185 r  disp/div/d_q_reg[5]/Q
                         net (fo=4, routed)           0.149     2.334    disp/div/d_q_reg[5]
    SLICE_X83Y125        LUT6 (Prop_lut6_I2_O)        0.045     2.379 f  disp/div/d_q[0]_i_2/O
                         net (fo=18, routed)          0.160     2.539    disp/div/p_0_in
    SLICE_X82Y124        FDCE                                         f  disp/div/d_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=6, routed)           1.776     2.213    disp/div/clk_i_IBUF
    SLICE_X84Y127        LUT2 (Prop_lut2_I1_O)        0.056     2.269 r  disp/div/last_state_i_2/O
                         net (fo=19, routed)          0.348     2.617    disp/div/d_diff
    SLICE_X82Y124        FDCE                                         r  disp/div/d_q_reg[2]/C
                         clock pessimism             -0.458     2.159    
    SLICE_X82Y124        FDCE (Remov_fdce_C_CLR)     -0.092     2.067    disp/div/d_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           2.539    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 disp/div/d_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/div/d_q_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.186ns (37.575%)  route 0.309ns (62.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    2.044ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=6, routed)           1.525     1.775    disp/div/clk_i_IBUF
    SLICE_X84Y127        LUT2 (Prop_lut2_I1_O)        0.045     1.820 r  disp/div/last_state_i_2/O
                         net (fo=19, routed)          0.225     2.044    disp/div/d_diff
    SLICE_X82Y125        FDCE                                         r  disp/div/d_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y125        FDCE (Prop_fdce_C_Q)         0.141     2.185 r  disp/div/d_q_reg[5]/Q
                         net (fo=4, routed)           0.149     2.334    disp/div/d_q_reg[5]
    SLICE_X83Y125        LUT6 (Prop_lut6_I2_O)        0.045     2.379 f  disp/div/d_q[0]_i_2/O
                         net (fo=18, routed)          0.160     2.539    disp/div/p_0_in
    SLICE_X82Y124        FDCE                                         f  disp/div/d_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=6, routed)           1.776     2.213    disp/div/clk_i_IBUF
    SLICE_X84Y127        LUT2 (Prop_lut2_I1_O)        0.056     2.269 r  disp/div/last_state_i_2/O
                         net (fo=19, routed)          0.348     2.617    disp/div/d_diff
    SLICE_X82Y124        FDCE                                         r  disp/div/d_q_reg[3]/C
                         clock pessimism             -0.458     2.159    
    SLICE_X82Y124        FDCE (Remov_fdce_C_CLR)     -0.092     2.067    disp/div/d_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           2.539    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 disp/div/d_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/div/d_q_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.836%)  route 0.333ns (64.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.534ns
    Source Clock Delay      (SCD):    2.044ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=6, routed)           1.525     1.775    disp/div/clk_i_IBUF
    SLICE_X84Y127        LUT2 (Prop_lut2_I1_O)        0.045     1.820 r  disp/div/last_state_i_2/O
                         net (fo=19, routed)          0.225     2.044    disp/div/d_diff
    SLICE_X82Y125        FDCE                                         r  disp/div/d_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y125        FDCE (Prop_fdce_C_Q)         0.141     2.185 r  disp/div/d_q_reg[5]/Q
                         net (fo=4, routed)           0.149     2.334    disp/div/d_q_reg[5]
    SLICE_X83Y125        LUT6 (Prop_lut6_I2_O)        0.045     2.379 f  disp/div/d_q[0]_i_2/O
                         net (fo=18, routed)          0.184     2.563    disp/div/p_0_in
    SLICE_X82Y126        FDCE                                         f  disp/div/d_q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=6, routed)           1.776     2.213    disp/div/clk_i_IBUF
    SLICE_X84Y127        LUT2 (Prop_lut2_I1_O)        0.056     2.269 r  disp/div/last_state_i_2/O
                         net (fo=19, routed)          0.265     2.534    disp/div/d_diff
    SLICE_X82Y126        FDCE                                         r  disp/div/d_q_reg[10]/C
                         clock pessimism             -0.450     2.085    
    SLICE_X82Y126        FDCE (Remov_fdce_C_CLR)     -0.092     1.993    disp/div/d_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.563    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 disp/div/d_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/div/d_q_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.836%)  route 0.333ns (64.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.534ns
    Source Clock Delay      (SCD):    2.044ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=6, routed)           1.525     1.775    disp/div/clk_i_IBUF
    SLICE_X84Y127        LUT2 (Prop_lut2_I1_O)        0.045     1.820 r  disp/div/last_state_i_2/O
                         net (fo=19, routed)          0.225     2.044    disp/div/d_diff
    SLICE_X82Y125        FDCE                                         r  disp/div/d_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y125        FDCE (Prop_fdce_C_Q)         0.141     2.185 r  disp/div/d_q_reg[5]/Q
                         net (fo=4, routed)           0.149     2.334    disp/div/d_q_reg[5]
    SLICE_X83Y125        LUT6 (Prop_lut6_I2_O)        0.045     2.379 f  disp/div/d_q[0]_i_2/O
                         net (fo=18, routed)          0.184     2.563    disp/div/p_0_in
    SLICE_X82Y126        FDCE                                         f  disp/div/d_q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=6, routed)           1.776     2.213    disp/div/clk_i_IBUF
    SLICE_X84Y127        LUT2 (Prop_lut2_I1_O)        0.056     2.269 r  disp/div/last_state_i_2/O
                         net (fo=19, routed)          0.265     2.534    disp/div/d_diff
    SLICE_X82Y126        FDCE                                         r  disp/div/d_q_reg[11]/C
                         clock pessimism             -0.450     2.085    
    SLICE_X82Y126        FDCE (Remov_fdce_C_CLR)     -0.092     1.993    disp/div/d_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.563    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 disp/div/d_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/div/d_q_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.836%)  route 0.333ns (64.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.534ns
    Source Clock Delay      (SCD):    2.044ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=6, routed)           1.525     1.775    disp/div/clk_i_IBUF
    SLICE_X84Y127        LUT2 (Prop_lut2_I1_O)        0.045     1.820 r  disp/div/last_state_i_2/O
                         net (fo=19, routed)          0.225     2.044    disp/div/d_diff
    SLICE_X82Y125        FDCE                                         r  disp/div/d_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y125        FDCE (Prop_fdce_C_Q)         0.141     2.185 r  disp/div/d_q_reg[5]/Q
                         net (fo=4, routed)           0.149     2.334    disp/div/d_q_reg[5]
    SLICE_X83Y125        LUT6 (Prop_lut6_I2_O)        0.045     2.379 f  disp/div/d_q[0]_i_2/O
                         net (fo=18, routed)          0.184     2.563    disp/div/p_0_in
    SLICE_X82Y126        FDCE                                         f  disp/div/d_q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=6, routed)           1.776     2.213    disp/div/clk_i_IBUF
    SLICE_X84Y127        LUT2 (Prop_lut2_I1_O)        0.056     2.269 r  disp/div/last_state_i_2/O
                         net (fo=19, routed)          0.265     2.534    disp/div/d_diff
    SLICE_X82Y126        FDCE                                         r  disp/div/d_q_reg[8]/C
                         clock pessimism             -0.450     2.085    
    SLICE_X82Y126        FDCE (Remov_fdce_C_CLR)     -0.092     1.993    disp/div/d_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.563    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 disp/div/d_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/div/d_q_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.836%)  route 0.333ns (64.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.534ns
    Source Clock Delay      (SCD):    2.044ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=6, routed)           1.525     1.775    disp/div/clk_i_IBUF
    SLICE_X84Y127        LUT2 (Prop_lut2_I1_O)        0.045     1.820 r  disp/div/last_state_i_2/O
                         net (fo=19, routed)          0.225     2.044    disp/div/d_diff
    SLICE_X82Y125        FDCE                                         r  disp/div/d_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y125        FDCE (Prop_fdce_C_Q)         0.141     2.185 r  disp/div/d_q_reg[5]/Q
                         net (fo=4, routed)           0.149     2.334    disp/div/d_q_reg[5]
    SLICE_X83Y125        LUT6 (Prop_lut6_I2_O)        0.045     2.379 f  disp/div/d_q[0]_i_2/O
                         net (fo=18, routed)          0.184     2.563    disp/div/p_0_in
    SLICE_X82Y126        FDCE                                         f  disp/div/d_q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=6, routed)           1.776     2.213    disp/div/clk_i_IBUF
    SLICE_X84Y127        LUT2 (Prop_lut2_I1_O)        0.056     2.269 r  disp/div/last_state_i_2/O
                         net (fo=19, routed)          0.265     2.534    disp/div/d_diff
    SLICE_X82Y126        FDCE                                         r  disp/div/d_q_reg[9]/C
                         clock pessimism             -0.450     2.085    
    SLICE_X82Y126        FDCE (Remov_fdce_C_CLR)     -0.092     1.993    disp/div/d_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.563    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 disp/div/d_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/div/d_q_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.186ns (32.119%)  route 0.393ns (67.881%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.517ns
    Source Clock Delay      (SCD):    2.044ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=6, routed)           1.525     1.775    disp/div/clk_i_IBUF
    SLICE_X84Y127        LUT2 (Prop_lut2_I1_O)        0.045     1.820 r  disp/div/last_state_i_2/O
                         net (fo=19, routed)          0.225     2.044    disp/div/d_diff
    SLICE_X82Y125        FDCE                                         r  disp/div/d_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y125        FDCE (Prop_fdce_C_Q)         0.141     2.185 r  disp/div/d_q_reg[5]/Q
                         net (fo=4, routed)           0.149     2.334    disp/div/d_q_reg[5]
    SLICE_X83Y125        LUT6 (Prop_lut6_I2_O)        0.045     2.379 f  disp/div/d_q[0]_i_2/O
                         net (fo=18, routed)          0.244     2.623    disp/div/p_0_in
    SLICE_X82Y128        FDCE                                         f  disp/div/d_q_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=6, routed)           1.776     2.213    disp/div/clk_i_IBUF
    SLICE_X84Y127        LUT2 (Prop_lut2_I1_O)        0.056     2.269 r  disp/div/last_state_i_2/O
                         net (fo=19, routed)          0.247     2.517    disp/div/d_diff
    SLICE_X82Y128        FDCE                                         r  disp/div/d_q_reg[16]/C
                         clock pessimism             -0.450     2.067    
    SLICE_X82Y128        FDCE (Remov_fdce_C_CLR)     -0.092     1.975    disp/div/d_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           2.623    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 disp/div/d_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/div/d_q_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.186ns (32.119%)  route 0.393ns (67.881%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.517ns
    Source Clock Delay      (SCD):    2.044ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=6, routed)           1.525     1.775    disp/div/clk_i_IBUF
    SLICE_X84Y127        LUT2 (Prop_lut2_I1_O)        0.045     1.820 r  disp/div/last_state_i_2/O
                         net (fo=19, routed)          0.225     2.044    disp/div/d_diff
    SLICE_X82Y125        FDCE                                         r  disp/div/d_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y125        FDCE (Prop_fdce_C_Q)         0.141     2.185 r  disp/div/d_q_reg[5]/Q
                         net (fo=4, routed)           0.149     2.334    disp/div/d_q_reg[5]
    SLICE_X83Y125        LUT6 (Prop_lut6_I2_O)        0.045     2.379 f  disp/div/d_q[0]_i_2/O
                         net (fo=18, routed)          0.244     2.623    disp/div/p_0_in
    SLICE_X82Y128        FDCE                                         f  disp/div/d_q_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=6, routed)           1.776     2.213    disp/div/clk_i_IBUF
    SLICE_X84Y127        LUT2 (Prop_lut2_I1_O)        0.056     2.269 r  disp/div/last_state_i_2/O
                         net (fo=19, routed)          0.247     2.517    disp/div/d_diff
    SLICE_X82Y128        FDCE                                         r  disp/div/d_q_reg[17]/C
                         clock pessimism             -0.450     2.067    
    SLICE_X82Y128        FDCE (Remov_fdce_C_CLR)     -0.092     1.975    disp/div/d_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           2.623    
  -------------------------------------------------------------------
                         slack                                  0.648    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            93 Endpoints
Min Delay            93 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 disp/FSM_sequential_an_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led7_seg_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.361ns  (logic 4.362ns (32.644%)  route 8.999ns (67.356%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y125        FDRE                         0.000     0.000 r  disp/FSM_sequential_an_state_reg[0]/C
    SLICE_X83Y125        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  disp/FSM_sequential_an_state_reg[0]/Q
                         net (fo=18, routed)          1.158     1.614    disp/an_state[0]
    SLICE_X84Y122        LUT2 (Prop_lut2_I0_O)        0.124     1.738 r  disp/led7_an_o_OBUF[0]_inst_i_1/O
                         net (fo=8, routed)           1.180     2.917    sw/led7_an_o_OBUF[0]
    SLICE_X85Y125        LUT6 (Prop_lut6_I5_O)        0.124     3.041 f  sw/led7_seg_o_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.885     3.926    sw/led7_seg_o_OBUF[3]_inst_i_5_n_0
    SLICE_X89Y124        LUT5 (Prop_lut5_I4_O)        0.124     4.050 r  sw/led7_seg_o_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.777     9.827    led7_seg_o_OBUF[3]
    P15                  OBUF (Prop_obuf_I_O)         3.534    13.361 r  led7_seg_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.361    led7_seg_o[3]
    P15                                                               r  led7_seg_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/FSM_sequential_an_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led7_seg_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.230ns  (logic 4.633ns (35.019%)  route 8.597ns (64.981%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y125        FDRE                         0.000     0.000 r  disp/FSM_sequential_an_state_reg[0]/C
    SLICE_X83Y125        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  disp/FSM_sequential_an_state_reg[0]/Q
                         net (fo=18, routed)          1.079     1.535    disp/an_state[0]
    SLICE_X82Y122        LUT2 (Prop_lut2_I0_O)        0.150     1.685 r  disp/led7_seg_o_OBUF[7]_inst_i_9/O
                         net (fo=3, routed)           0.950     2.635    sw/led7_seg_o_OBUF[7]_inst_i_1_1
    SLICE_X84Y122        LUT6 (Prop_lut6_I0_O)        0.326     2.961 r  sw/led7_seg_o_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           0.494     3.455    sw/led7_seg_o_OBUF[7]_inst_i_7_n_0
    SLICE_X84Y122        LUT6 (Prop_lut6_I5_O)        0.124     3.579 r  sw/led7_seg_o_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           6.074     9.653    led7_seg_o_OBUF[7]
    T10                  OBUF (Prop_obuf_I_O)         3.577    13.230 r  led7_seg_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.230    led7_seg_o[7]
    T10                                                               r  led7_seg_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/FSM_sequential_an_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led7_seg_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.057ns  (logic 4.383ns (33.571%)  route 8.674ns (66.429%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y125        FDRE                         0.000     0.000 r  disp/FSM_sequential_an_state_reg[0]/C
    SLICE_X83Y125        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  disp/FSM_sequential_an_state_reg[0]/Q
                         net (fo=18, routed)          1.158     1.614    disp/an_state[0]
    SLICE_X84Y122        LUT2 (Prop_lut2_I0_O)        0.124     1.738 f  disp/led7_an_o_OBUF[0]_inst_i_1/O
                         net (fo=8, routed)           1.034     2.772    sw/led7_an_o_OBUF[0]
    SLICE_X84Y126        LUT6 (Prop_lut6_I1_O)        0.124     2.896 r  sw/led7_seg_o_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.843     3.739    sw/led7_seg_o_OBUF[6]_inst_i_2_n_0
    SLICE_X83Y124        LUT6 (Prop_lut6_I0_O)        0.124     3.863 r  sw/led7_seg_o_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.639     9.502    led7_seg_o_OBUF[6]
    R10                  OBUF (Prop_obuf_I_O)         3.555    13.057 r  led7_seg_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.057    led7_seg_o[6]
    R10                                                               r  led7_seg_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/FSM_sequential_an_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led7_seg_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.864ns  (logic 4.617ns (35.887%)  route 8.248ns (64.113%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y125        FDRE                         0.000     0.000 r  disp/FSM_sequential_an_state_reg[0]/C
    SLICE_X83Y125        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  disp/FSM_sequential_an_state_reg[0]/Q
                         net (fo=18, routed)          1.079     1.535    disp/an_state[0]
    SLICE_X82Y122        LUT2 (Prop_lut2_I0_O)        0.150     1.685 r  disp/led7_seg_o_OBUF[7]_inst_i_9/O
                         net (fo=3, routed)           0.834     2.519    sw/led7_seg_o_OBUF[7]_inst_i_1_1
    SLICE_X85Y123        LUT6 (Prop_lut6_I1_O)        0.326     2.845 r  sw/led7_seg_o_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.633     3.478    sw/led7_seg_o_OBUF[2]_inst_i_5_n_0
    SLICE_X83Y123        LUT6 (Prop_lut6_I5_O)        0.124     3.602 r  sw/led7_seg_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.702     9.304    led7_seg_o_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         3.561    12.864 r  led7_seg_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.864    led7_seg_o[2]
    T11                                                               r  led7_seg_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/FSM_sequential_an_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led7_seg_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.257ns  (logic 4.549ns (37.114%)  route 7.708ns (62.886%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y125        FDRE                         0.000     0.000 r  disp/FSM_sequential_an_state_reg[0]/C
    SLICE_X83Y125        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  disp/FSM_sequential_an_state_reg[0]/Q
                         net (fo=18, routed)          0.929     1.385    disp/an_state[0]
    SLICE_X82Y123        LUT2 (Prop_lut2_I1_O)        0.150     1.535 r  disp/led7_seg_o_OBUF[7]_inst_i_8/O
                         net (fo=3, routed)           0.851     2.385    sw/led7_seg_o_OBUF[7]_inst_i_1_0
    SLICE_X83Y125        LUT6 (Prop_lut6_I0_O)        0.326     2.711 r  sw/led7_seg_o_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           1.043     3.755    sw/led7_seg_o_OBUF[5]_inst_i_5_n_0
    SLICE_X84Y125        LUT6 (Prop_lut6_I5_O)        0.124     3.879 r  sw/led7_seg_o_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.885     8.764    led7_seg_o_OBUF[5]
    K16                  OBUF (Prop_obuf_I_O)         3.493    12.257 r  led7_seg_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.257    led7_seg_o[5]
    K16                                                               r  led7_seg_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/FSM_sequential_an_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led7_seg_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.409ns  (logic 4.593ns (40.261%)  route 6.815ns (59.739%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y125        FDRE                         0.000     0.000 r  disp/FSM_sequential_an_state_reg[0]/C
    SLICE_X83Y125        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  disp/FSM_sequential_an_state_reg[0]/Q
                         net (fo=18, routed)          1.079     1.535    disp/an_state[0]
    SLICE_X82Y122        LUT2 (Prop_lut2_I0_O)        0.150     1.685 r  disp/led7_seg_o_OBUF[7]_inst_i_9/O
                         net (fo=3, routed)           0.798     2.483    sw/led7_seg_o_OBUF[7]_inst_i_1_1
    SLICE_X85Y123        LUT6 (Prop_lut6_I1_O)        0.326     2.809 f  sw/led7_seg_o_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.791     3.600    sw/led7_seg_o_OBUF[1]_inst_i_3_n_0
    SLICE_X83Y123        LUT5 (Prop_lut5_I1_O)        0.124     3.724 r  sw/led7_seg_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.148     7.871    led7_seg_o_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.537    11.409 r  led7_seg_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.409    led7_seg_o[1]
    L18                                                               r  led7_seg_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw/seconds_10_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led7_seg_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.999ns  (logic 4.254ns (38.678%)  route 6.745ns (61.322%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y125        FDRE                         0.000     0.000 r  sw/seconds_10_reg[1]/C
    SLICE_X85Y125        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sw/seconds_10_reg[1]/Q
                         net (fo=11, routed)          1.340     1.796    sw/seconds_10_reg[1]
    SLICE_X83Y124        LUT5 (Prop_lut5_I1_O)        0.124     1.920 f  sw/led7_seg_o_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           1.159     3.079    sw/led7_seg_o_OBUF[4]_inst_i_5_n_0
    SLICE_X84Y124        LUT6 (Prop_lut6_I5_O)        0.124     3.203 r  sw/led7_seg_o_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.246     7.449    led7_seg_o_OBUF[4]
    K13                  OBUF (Prop_obuf_I_O)         3.550    10.999 r  led7_seg_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.999    led7_seg_o[4]
    K13                                                               r  led7_seg_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/FSM_sequential_an_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led7_an_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.517ns  (logic 4.154ns (39.503%)  route 6.362ns (60.497%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y125        FDRE                         0.000     0.000 r  disp/FSM_sequential_an_state_reg[0]/C
    SLICE_X83Y125        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  disp/FSM_sequential_an_state_reg[0]/Q
                         net (fo=18, routed)          1.079     1.535    disp/an_state[0]
    SLICE_X82Y122        LUT2 (Prop_lut2_I0_O)        0.124     1.659 r  disp/led7_an_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.284     6.942    led7_an_o_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    10.517 r  led7_an_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.517    led7_an_o[2]
    T9                                                                r  led7_an_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/FSM_sequential_an_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led7_an_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.057ns  (logic 4.116ns (40.922%)  route 5.941ns (59.078%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y125        FDRE                         0.000     0.000 r  disp/FSM_sequential_an_state_reg[0]/C
    SLICE_X83Y125        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  disp/FSM_sequential_an_state_reg[0]/Q
                         net (fo=18, routed)          1.158     1.614    disp/an_state[0]
    SLICE_X84Y122        LUT2 (Prop_lut2_I0_O)        0.124     1.738 r  disp/led7_an_o_OBUF[0]_inst_i_1/O
                         net (fo=8, routed)           4.784     6.521    led7_an_o_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536    10.057 r  led7_an_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.057    led7_an_o[0]
    J17                                                               r  led7_an_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/FSM_sequential_an_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led7_an_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.561ns  (logic 4.116ns (43.045%)  route 5.445ns (56.955%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y125        FDRE                         0.000     0.000 r  disp/FSM_sequential_an_state_reg[0]/C
    SLICE_X83Y125        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  disp/FSM_sequential_an_state_reg[0]/Q
                         net (fo=18, routed)          0.929     1.385    disp/an_state[0]
    SLICE_X82Y123        LUT2 (Prop_lut2_I1_O)        0.124     1.509 r  disp/led7_an_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.517     6.025    led7_an_o_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536     9.561 r  led7_an_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.561    led7_an_o[1]
    J18                                                               r  led7_an_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 deboun/debounce_q_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            deboun/debounce_q_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.209ns (70.981%)  route 0.085ns (29.019%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y121        FDRE                         0.000     0.000 r  deboun/debounce_q_reg[4]/C
    SLICE_X84Y121        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  deboun/debounce_q_reg[4]/Q
                         net (fo=9, routed)           0.085     0.249    deboun/debounce_q_reg_n_0_[4]
    SLICE_X85Y121        LUT6 (Prop_lut6_I3_O)        0.045     0.294 r  deboun/debounce_q[6]_i_1/O
                         net (fo=1, routed)           0.000     0.294    deboun/debounce_q[6]_i_1_n_0
    SLICE_X85Y121        FDRE                                         r  deboun/debounce_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw/FSM_onehot_sw_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sw/millis_01_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.141ns (46.732%)  route 0.161ns (53.268%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y122        FDCE                         0.000     0.000 r  sw/FSM_onehot_sw_state_reg[2]/C
    SLICE_X85Y122        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sw/FSM_onehot_sw_state_reg[2]/Q
                         net (fo=11, routed)          0.161     0.302    sw/millis_01
    SLICE_X85Y124        FDRE                                         r  sw/millis_01_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw/FSM_onehot_sw_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sw/millis_01_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.141ns (46.732%)  route 0.161ns (53.268%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y122        FDCE                         0.000     0.000 r  sw/FSM_onehot_sw_state_reg[2]/C
    SLICE_X85Y122        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sw/FSM_onehot_sw_state_reg[2]/Q
                         net (fo=11, routed)          0.161     0.302    sw/millis_01
    SLICE_X85Y124        FDRE                                         r  sw/millis_01_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 deboun/debounce_q_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            deboun/debounce_q_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.186ns (58.216%)  route 0.134ns (41.784%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y121        FDRE                         0.000     0.000 r  deboun/debounce_q_reg[6]/C
    SLICE_X85Y121        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  deboun/debounce_q_reg[6]/Q
                         net (fo=7, routed)           0.134     0.275    deboun/debounce_q_reg_n_0_[6]
    SLICE_X84Y121        LUT6 (Prop_lut6_I1_O)        0.045     0.320 r  deboun/debounce_q[8]_i_1/O
                         net (fo=1, routed)           0.000     0.320    deboun/p_0_in[8]
    SLICE_X84Y121        FDRE                                         r  deboun/debounce_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw/FSM_onehot_sw_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sw/FSM_onehot_sw_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.141ns (41.314%)  route 0.200ns (58.686%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y122        FDCE                         0.000     0.000 r  sw/FSM_onehot_sw_state_reg[1]/C
    SLICE_X85Y122        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sw/FSM_onehot_sw_state_reg[1]/Q
                         net (fo=16, routed)          0.200     0.341    sw/FSM_onehot_sw_state_reg_n_0_[1]
    SLICE_X85Y122        FDCE                                         r  sw/FSM_onehot_sw_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw/seconds_10_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sw/seconds_10_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y125        FDRE                         0.000     0.000 r  sw/seconds_10_reg[3]/C
    SLICE_X85Y125        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sw/seconds_10_reg[3]/Q
                         net (fo=9, routed)           0.168     0.309    sw/seconds_10_reg[3]
    SLICE_X85Y125        LUT4 (Prop_lut4_I0_O)        0.042     0.351 r  sw/seconds_10[3]_i_3/O
                         net (fo=1, routed)           0.000     0.351    sw/p_0_in[3]
    SLICE_X85Y125        FDRE                                         r  sw/seconds_10_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw/FSM_onehot_sw_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sw/FSM_onehot_sw_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y122        FDCE                         0.000     0.000 r  sw/FSM_onehot_sw_state_reg[1]/C
    SLICE_X85Y122        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  sw/FSM_onehot_sw_state_reg[1]/Q
                         net (fo=16, routed)          0.168     0.309    sw/FSM_onehot_sw_state_reg_n_0_[1]
    SLICE_X85Y122        LUT2 (Prop_lut2_I1_O)        0.045     0.354 r  sw/FSM_onehot_sw_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.354    sw/FSM_onehot_sw_state[1]_i_1_n_0
    SLICE_X85Y122        FDCE                                         r  sw/FSM_onehot_sw_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw/FSM_onehot_sw_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sw/FSM_onehot_sw_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.141ns (37.458%)  route 0.235ns (62.542%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y122        FDCE                         0.000     0.000 r  sw/FSM_onehot_sw_state_reg[2]/C
    SLICE_X85Y122        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sw/FSM_onehot_sw_state_reg[2]/Q
                         net (fo=11, routed)          0.235     0.376    sw/millis_01
    SLICE_X85Y122        FDCE                                         r  sw/FSM_onehot_sw_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 deboun/debounce_q_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            deboun/debounce_q_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.209ns (54.519%)  route 0.174ns (45.481%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y121        FDRE                         0.000     0.000 r  deboun/debounce_q_reg[8]/C
    SLICE_X84Y121        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  deboun/debounce_q_reg[8]/Q
                         net (fo=4, routed)           0.174     0.338    deboun/debounce_q_reg_n_0_[8]
    SLICE_X84Y120        LUT6 (Prop_lut6_I2_O)        0.045     0.383 r  deboun/debounce_q[9]_i_2/O
                         net (fo=1, routed)           0.000     0.383    deboun/p_0_in[9]
    SLICE_X84Y120        FDRE                                         r  deboun/debounce_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/FSM_sequential_an_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            disp/FSM_sequential_an_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.186ns (47.606%)  route 0.205ns (52.394%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y125        FDRE                         0.000     0.000 r  disp/FSM_sequential_an_state_reg[0]/C
    SLICE_X83Y125        FDRE (Prop_fdre_C_Q)         0.141     0.141 f  disp/FSM_sequential_an_state_reg[0]/Q
                         net (fo=18, routed)          0.205     0.346    disp/an_state[0]
    SLICE_X83Y125        LUT1 (Prop_lut1_I0_O)        0.045     0.391 r  disp/FSM_sequential_an_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.391    disp/p_0_out[0]
    SLICE_X83Y125        FDRE                                         r  disp/FSM_sequential_an_state_reg[0]/D
  -------------------------------------------------------------------    -------------------





