INFO-FLOW: Workspace /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1 opened at Sun Sep 15 04:02:17 EDT 2024
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 0.12 sec.
Execute   set_part xc7a35tcpg236-1 
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
Execute     create_platform xc7a35tcpg236-1 -board  
DBG:HLSDevice: Trying to load device library: /eda/xilinx/Vitis_HLS/2023.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /eda/xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
Command     create_platform done; 4.96 sec.
Execute     source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.14 sec.
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 5.15 sec.
Execute   create_clock -period 10 
INFO: [HLS 200-1510] Running: create_clock -period 10 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.449 GB.
Execute       set_directive_top neural_network -name=neural_network 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'weights.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling weights.cpp as C++
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang weights.cpp -foptimization-record-file=/home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/weights.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /eda/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/weights.pp.0.cpp -hls-platform-db-name=/eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/weights.cpp.clang.out.log 2> /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/weights.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/weights.pp.0.cpp -hls-platform-db-name=/eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/clang.out.log 2> /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/weights.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/.systemc_flag -fix-errors /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/weights.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.84 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/weights.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/all.directive.json -fix-errors /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/weights.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.84 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/weights.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/weights.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/weights.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/weights.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/weights.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source /eda/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.25 sec.
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/weights.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/weights.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/weights.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/weights.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/weights.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/weights.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/weights.bc -hls-platform-db-name=/eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/weights.pp.0.cpp.clang.out.log 2> /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/weights.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'nn.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling nn.cpp as C++
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang nn.cpp -foptimization-record-file=/home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/nn.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /eda/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/nn.pp.0.cpp -hls-platform-db-name=/eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/nn.cpp.clang.out.log 2> /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/nn.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/nn.pp.0.cpp -hls-platform-db-name=/eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/clang.out.log 2> /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/nn.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/.systemc_flag -fix-errors /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/nn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 5.7 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/nn.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/all.directive.json -fix-errors /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/nn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 6.05 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/nn.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/nn.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/nn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/nn.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/nn.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 9.23 sec.
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/nn.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/nn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/nn.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/nn.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/nn.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/nn.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/nn.bc -hls-platform-db-name=/eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/nn.pp.0.cpp.clang.out.log 2> /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/nn.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 42.18 seconds. CPU system time: 3.38 seconds. Elapsed time: 45.8 seconds; current allocated memory: 1.455 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/weights.g.bc" "/home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/nn.g.bc"  
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/weights.g.bc /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/nn.g.bc -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/a.g.ld.0.bc > /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.22 sec.
Execute       run_link_or_opt -opt -out /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.26 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /eda/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /eda/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /eda/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /eda/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.99 sec.
Execute       run_link_or_opt -opt -out /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=neural_network -reflow-float-conversion 
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=neural_network -reflow-float-conversion -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.95 sec.
Execute       run_link_or_opt -out /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /eda/xilinx/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /eda/xilinx/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.23 sec.
Execute       run_link_or_opt -opt -out /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=neural_network 
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=neural_network -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.25 sec.
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=neural_network -mllvm -hls-db-dir -mllvm /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 2> /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
Execute       send_msg_by_id INFO @200-1995@%s%s%s 54,729 Compile/Link /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 54,729 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,944 Unroll/Inline /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,944 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,838 Performance/Pipeline /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,838 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,868 Optimizations /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,868 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'relu(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'neural_network(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (nn.cpp:64:28)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_71_4' is marked as complete unroll implied by the pipeline pragma (nn.cpp:71:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_59_2' is marked as complete unroll implied by the pipeline pragma (nn.cpp:59:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_279_11' is marked as complete unroll implied by the pipeline pragma (/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:279:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_275_10' is marked as complete unroll implied by the pipeline pragma (/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:275:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_269_9' is marked as complete unroll implied by the pipeline pragma (/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:269:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_204_8' is marked as complete unroll implied by the pipeline pragma (/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:204:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_196_7' is marked as complete unroll implied by the pipeline pragma (/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:196:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_71_4' (nn.cpp:71:26) in function 'neural_network' completely with a factor of 64 (nn.cpp:41:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_59_2' (nn.cpp:59:26) in function 'neural_network' completely with a factor of 43 (nn.cpp:41:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_279_11' (/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:279:36) in function 'exp_reduce::exp<17, 9>' completely with a factor of 19 (/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_275_10' (/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:275:36) in function 'exp_reduce::exp<17, 9>' completely with a factor of 3 (/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_269_9' (/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:269:31) in function 'exp_reduce::exp<17, 9>' completely with a factor of 3 (/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_204_8' (/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:204:35) in function 'exp_reduce::exp<17, 9>' completely with a factor of 22 (/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_196_7' (/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:196:27) in function 'exp_reduce::exp<17, 9>' completely with a factor of 8 (/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:40:0)
INFO: [HLS 214-178] Inlining function 'softmax(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'neural_network(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (nn.cpp:41:0)
INFO: [HLS 214-364] Automatically inlining function 'ap_fixed<17, 9, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<17, 9>(ap_fixed<17, 9, (ap_q_mode)5, (ap_o_mode)3, 0>)' to improve effectiveness of pipeline pragma in function 'neural_network(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190:12)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'layer1_weights' due to pipeline pragma (nn.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'layer2_weights' due to pipeline pragma (nn.cpp:69:9)
INFO: [HLS 214-248] Applying array_partition to 'layer2_weights': Complete partitioning on dimension 2. (weights.cpp:72:0)
INFO: [HLS 214-248] Applying array_partition to 'layer1_weights': Complete partitioning on dimension 2. (weights.cpp:3:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 9.76 seconds. CPU system time: 1.16 seconds. Elapsed time: 14.19 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.455 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top neural_network -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/a.g.0.bc -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.19 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.459 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/a.g.1.bc -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.12 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.459 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/a.g.1.bc to /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/a.o.1.bc -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 0.43 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (nn.cpp:29:9) to (nn.cpp:28:22) in function 'neural_network'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'neural_network' (nn.cpp:14:22)...8 expression(s) balanced.
Command         transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.488 GB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/a.o.2.bc -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute           auto_get_db
Command         transform done; 0.33 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.531 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.21 sec.
Command     elaborate done; 61.21 sec.
Execute     ap_eval exec zip -j /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'neural_network' ...
Execute       ap_set_top_model neural_network 
Execute       get_model_list neural_network -filter all-wo-channel -topdown 
Execute       preproc_iomode -model neural_network 
Execute       preproc_iomode -model neural_network_Pipeline_VITIS_LOOP_35_3 
Execute       preproc_iomode -model neural_network_Pipeline_VITIS_LOOP_28_2 
Execute       preproc_iomode -model neural_network_Pipeline_VITIS_LOOP_22_1 
Execute       preproc_iomode -model neural_network_Pipeline_VITIS_LOOP_68_3 
Execute       preproc_iomode -model neural_network_Pipeline_VITIS_LOOP_56_1 
Execute       get_model_list neural_network -filter all-wo-channel 
INFO-FLOW: Model list for configure: neural_network_Pipeline_VITIS_LOOP_56_1 neural_network_Pipeline_VITIS_LOOP_68_3 neural_network_Pipeline_VITIS_LOOP_22_1 neural_network_Pipeline_VITIS_LOOP_28_2 neural_network_Pipeline_VITIS_LOOP_35_3 neural_network
INFO-FLOW: Configuring Module : neural_network_Pipeline_VITIS_LOOP_56_1 ...
Execute       set_default_model neural_network_Pipeline_VITIS_LOOP_56_1 
Execute       apply_spec_resource_limit neural_network_Pipeline_VITIS_LOOP_56_1 
INFO-FLOW: Configuring Module : neural_network_Pipeline_VITIS_LOOP_68_3 ...
Execute       set_default_model neural_network_Pipeline_VITIS_LOOP_68_3 
Execute       apply_spec_resource_limit neural_network_Pipeline_VITIS_LOOP_68_3 
INFO-FLOW: Configuring Module : neural_network_Pipeline_VITIS_LOOP_22_1 ...
Execute       set_default_model neural_network_Pipeline_VITIS_LOOP_22_1 
Execute       apply_spec_resource_limit neural_network_Pipeline_VITIS_LOOP_22_1 
INFO-FLOW: Configuring Module : neural_network_Pipeline_VITIS_LOOP_28_2 ...
Execute       set_default_model neural_network_Pipeline_VITIS_LOOP_28_2 
Execute       apply_spec_resource_limit neural_network_Pipeline_VITIS_LOOP_28_2 
INFO-FLOW: Configuring Module : neural_network_Pipeline_VITIS_LOOP_35_3 ...
Execute       set_default_model neural_network_Pipeline_VITIS_LOOP_35_3 
Execute       apply_spec_resource_limit neural_network_Pipeline_VITIS_LOOP_35_3 
INFO-FLOW: Configuring Module : neural_network ...
Execute       set_default_model neural_network 
Execute       apply_spec_resource_limit neural_network 
INFO-FLOW: Model list for preprocess: neural_network_Pipeline_VITIS_LOOP_56_1 neural_network_Pipeline_VITIS_LOOP_68_3 neural_network_Pipeline_VITIS_LOOP_22_1 neural_network_Pipeline_VITIS_LOOP_28_2 neural_network_Pipeline_VITIS_LOOP_35_3 neural_network
INFO-FLOW: Preprocessing Module: neural_network_Pipeline_VITIS_LOOP_56_1 ...
Execute       set_default_model neural_network_Pipeline_VITIS_LOOP_56_1 
Execute       cdfg_preprocess -model neural_network_Pipeline_VITIS_LOOP_56_1 
Execute       rtl_gen_preprocess neural_network_Pipeline_VITIS_LOOP_56_1 
INFO-FLOW: Preprocessing Module: neural_network_Pipeline_VITIS_LOOP_68_3 ...
Execute       set_default_model neural_network_Pipeline_VITIS_LOOP_68_3 
Execute       cdfg_preprocess -model neural_network_Pipeline_VITIS_LOOP_68_3 
Execute       rtl_gen_preprocess neural_network_Pipeline_VITIS_LOOP_68_3 
INFO-FLOW: Preprocessing Module: neural_network_Pipeline_VITIS_LOOP_22_1 ...
Execute       set_default_model neural_network_Pipeline_VITIS_LOOP_22_1 
Execute       cdfg_preprocess -model neural_network_Pipeline_VITIS_LOOP_22_1 
Execute       rtl_gen_preprocess neural_network_Pipeline_VITIS_LOOP_22_1 
INFO-FLOW: Preprocessing Module: neural_network_Pipeline_VITIS_LOOP_28_2 ...
Execute       set_default_model neural_network_Pipeline_VITIS_LOOP_28_2 
Execute       cdfg_preprocess -model neural_network_Pipeline_VITIS_LOOP_28_2 
Execute       rtl_gen_preprocess neural_network_Pipeline_VITIS_LOOP_28_2 
INFO-FLOW: Preprocessing Module: neural_network_Pipeline_VITIS_LOOP_35_3 ...
Execute       set_default_model neural_network_Pipeline_VITIS_LOOP_35_3 
Execute       cdfg_preprocess -model neural_network_Pipeline_VITIS_LOOP_35_3 
Execute       rtl_gen_preprocess neural_network_Pipeline_VITIS_LOOP_35_3 
INFO-FLOW: Preprocessing Module: neural_network ...
Execute       set_default_model neural_network 
Execute       cdfg_preprocess -model neural_network 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM' (nn.cpp:48): 'layer2_weights_60' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM' (nn.cpp:48): 'layer2_weights_47' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM' (nn.cpp:48): 'layer2_weights_24' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM' (nn.cpp:48): 'layer2_weights_19' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM' (nn.cpp:48): 'layer2_weights_17' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM' (nn.cpp:48): 'layer2_weights_11' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM' (nn.cpp:48): 'layer2_weights_10' does not exist or is optimized away.
Execute       rtl_gen_preprocess neural_network 
INFO-FLOW: Model list for synthesis: neural_network_Pipeline_VITIS_LOOP_56_1 neural_network_Pipeline_VITIS_LOOP_68_3 neural_network_Pipeline_VITIS_LOOP_22_1 neural_network_Pipeline_VITIS_LOOP_28_2 neural_network_Pipeline_VITIS_LOOP_35_3 neural_network
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'neural_network_Pipeline_VITIS_LOOP_56_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model neural_network_Pipeline_VITIS_LOOP_56_1 
Execute       schedule -model neural_network_Pipeline_VITIS_LOOP_56_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 47, loop 'VITIS_LOOP_56_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.56 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.536 GB.
Execute       syn_report -verbosereport -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network_Pipeline_VITIS_LOOP_56_1.verbose.sched.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Command       syn_report done; 0.44 sec.
Execute       db_write -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network_Pipeline_VITIS_LOOP_56_1.sched.adb -f 
INFO-FLOW: Finish scheduling neural_network_Pipeline_VITIS_LOOP_56_1.
Execute       set_default_model neural_network_Pipeline_VITIS_LOOP_56_1 
Execute       bind -model neural_network_Pipeline_VITIS_LOOP_56_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.27 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.536 GB.
Execute       syn_report -verbosereport -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network_Pipeline_VITIS_LOOP_56_1.verbose.bind.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Command       syn_report done; 0.15 sec.
Execute       db_write -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network_Pipeline_VITIS_LOOP_56_1.bind.adb -f 
INFO-FLOW: Finish binding neural_network_Pipeline_VITIS_LOOP_56_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'neural_network_Pipeline_VITIS_LOOP_68_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model neural_network_Pipeline_VITIS_LOOP_68_3 
Execute       schedule -model neural_network_Pipeline_VITIS_LOOP_68_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln73_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln73_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln73_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln73_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln73_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln73_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln73_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln73_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln73_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln73_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln73_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln73_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln73_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln73_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln73_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln73_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln73_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln73_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln73_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln73_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln73_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln73_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln73_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln73_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln73_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln73_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln73_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln73_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln73_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln73_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln73_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln73_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln73_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln73_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln73_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln73_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln73_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln73_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln73_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln73_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln73_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln73_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln73_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln73_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln73_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln73_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln73_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln73_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln73_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln73_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln73_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln73_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln73_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln73_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln73_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln73_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 60, loop 'VITIS_LOOP_68_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.72 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.9 seconds; current allocated memory: 1.540 GB.
Execute       syn_report -verbosereport -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network_Pipeline_VITIS_LOOP_68_3.verbose.sched.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Command       syn_report done; 0.55 sec.
Execute       db_write -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network_Pipeline_VITIS_LOOP_68_3.sched.adb -f 
INFO-FLOW: Finish scheduling neural_network_Pipeline_VITIS_LOOP_68_3.
Execute       set_default_model neural_network_Pipeline_VITIS_LOOP_68_3 
Execute       bind -model neural_network_Pipeline_VITIS_LOOP_68_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.35 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.91 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.93 seconds; current allocated memory: 1.540 GB.
Execute       syn_report -verbosereport -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network_Pipeline_VITIS_LOOP_68_3.verbose.bind.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Command       syn_report done; 0.19 sec.
Execute       db_write -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network_Pipeline_VITIS_LOOP_68_3.bind.adb -f 
INFO-FLOW: Finish binding neural_network_Pipeline_VITIS_LOOP_68_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'neural_network_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model neural_network_Pipeline_VITIS_LOOP_22_1 
Execute       schedule -model neural_network_Pipeline_VITIS_LOOP_22_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_22_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.541 GB.
Execute       syn_report -verbosereport -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network_Pipeline_VITIS_LOOP_22_1.verbose.sched.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       db_write -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network_Pipeline_VITIS_LOOP_22_1.sched.adb -f 
INFO-FLOW: Finish scheduling neural_network_Pipeline_VITIS_LOOP_22_1.
Execute       set_default_model neural_network_Pipeline_VITIS_LOOP_22_1 
Execute       bind -model neural_network_Pipeline_VITIS_LOOP_22_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.541 GB.
Execute       syn_report -verbosereport -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network_Pipeline_VITIS_LOOP_22_1.verbose.bind.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       db_write -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network_Pipeline_VITIS_LOOP_22_1.bind.adb -f 
INFO-FLOW: Finish binding neural_network_Pipeline_VITIS_LOOP_22_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'neural_network_Pipeline_VITIS_LOOP_28_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model neural_network_Pipeline_VITIS_LOOP_28_2 
Execute       schedule -model neural_network_Pipeline_VITIS_LOOP_28_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_28_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.542 GB.
Execute       syn_report -verbosereport -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network_Pipeline_VITIS_LOOP_28_2.verbose.sched.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       db_write -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network_Pipeline_VITIS_LOOP_28_2.sched.adb -f 
INFO-FLOW: Finish scheduling neural_network_Pipeline_VITIS_LOOP_28_2.
Execute       set_default_model neural_network_Pipeline_VITIS_LOOP_28_2 
Execute       bind -model neural_network_Pipeline_VITIS_LOOP_28_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.542 GB.
Execute       syn_report -verbosereport -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network_Pipeline_VITIS_LOOP_28_2.verbose.bind.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       db_write -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network_Pipeline_VITIS_LOOP_28_2.bind.adb -f 
INFO-FLOW: Finish binding neural_network_Pipeline_VITIS_LOOP_28_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'neural_network_Pipeline_VITIS_LOOP_35_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model neural_network_Pipeline_VITIS_LOOP_35_3 
Execute       schedule -model neural_network_Pipeline_VITIS_LOOP_35_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_3'.
WARNING: [HLS 200-885] The II Violation in module 'neural_network_Pipeline_VITIS_LOOP_35_3' (loop 'VITIS_LOOP_35_3'): Unable to schedule 'load' operation ('output_r_load', nn.cpp:37->nn.cpp:80) on array 'output_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 30, loop 'VITIS_LOOP_35_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.2 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.542 GB.
Execute       syn_report -verbosereport -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network_Pipeline_VITIS_LOOP_35_3.verbose.sched.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Command       syn_report done; 0.27 sec.
Execute       db_write -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network_Pipeline_VITIS_LOOP_35_3.sched.adb -f 
INFO-FLOW: Finish scheduling neural_network_Pipeline_VITIS_LOOP_35_3.
Execute       set_default_model neural_network_Pipeline_VITIS_LOOP_35_3 
Execute       bind -model neural_network_Pipeline_VITIS_LOOP_35_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.542 GB.
Execute       syn_report -verbosereport -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network_Pipeline_VITIS_LOOP_35_3.verbose.bind.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       db_write -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network_Pipeline_VITIS_LOOP_35_3.bind.adb -f 
INFO-FLOW: Finish binding neural_network_Pipeline_VITIS_LOOP_35_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'neural_network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model neural_network 
Execute       schedule -model neural_network 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.6 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.545 GB.
Execute       syn_report -verbosereport -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network.verbose.sched.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Command       syn_report done; 0.72 sec.
Execute       db_write -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network.sched.adb -f 
INFO-FLOW: Finish scheduling neural_network.
Execute       set_default_model neural_network 
Execute       bind -model neural_network 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.51 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.25 seconds; current allocated memory: 1.545 GB.
Execute       syn_report -verbosereport -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network.verbose.bind.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Command       syn_report done; 0.26 sec.
Execute       db_write -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network.bind.adb -f 
INFO-FLOW: Finish binding neural_network.
Execute       get_model_list neural_network -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess neural_network_Pipeline_VITIS_LOOP_56_1 
Execute       rtl_gen_preprocess neural_network_Pipeline_VITIS_LOOP_68_3 
Execute       rtl_gen_preprocess neural_network_Pipeline_VITIS_LOOP_22_1 
Execute       rtl_gen_preprocess neural_network_Pipeline_VITIS_LOOP_28_2 
Execute       rtl_gen_preprocess neural_network_Pipeline_VITIS_LOOP_35_3 
Execute       rtl_gen_preprocess neural_network 
INFO-FLOW: Model list for RTL generation: neural_network_Pipeline_VITIS_LOOP_56_1 neural_network_Pipeline_VITIS_LOOP_68_3 neural_network_Pipeline_VITIS_LOOP_22_1 neural_network_Pipeline_VITIS_LOOP_28_2 neural_network_Pipeline_VITIS_LOOP_35_3 neural_network
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'neural_network_Pipeline_VITIS_LOOP_56_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model neural_network_Pipeline_VITIS_LOOP_56_1 -top_prefix neural_network_ -sub_prefix neural_network_ -mg_file /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network_Pipeline_VITIS_LOOP_56_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'neural_network_Pipeline_VITIS_LOOP_56_1' pipeline 'VITIS_LOOP_56_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_16s_24ns_24_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_11s_16s_24ns_24_4_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_12s_16s_24ns_24_4_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_13s_16s_24ns_24_4_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_14s_16s_24ns_24_4_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15s_16s_24ns_24_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11s_16s_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'neural_network_Pipeline_VITIS_LOOP_56_1'.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_0_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_1_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_2_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_3_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_4_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_5_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_6_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_7_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_8_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_9_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_10_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_11_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_12_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_13_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_14_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_15_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_16_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_17_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_18_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_19_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_20_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_21_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_22_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_23_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_24_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_25_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_26_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_27_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_28_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_29_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_30_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_31_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_32_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_33_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_34_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_35_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_36_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_37_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_38_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_39_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_40_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_41_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_42_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_bias_RAM_1P_BRAM_1R1W' using block ROMs.
Command       create_rtl_model done; 0.33 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.550 GB.
Execute       source /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network.rtl_wrap.cfg.tcl 
Execute       gen_rtl neural_network_Pipeline_VITIS_LOOP_56_1 -style xilinx -f -lang vhdl -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/syn/vhdl/neural_network_neural_network_Pipeline_VITIS_LOOP_56_1 
Execute       gen_rtl neural_network_Pipeline_VITIS_LOOP_56_1 -style xilinx -f -lang vlog -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/syn/verilog/neural_network_neural_network_Pipeline_VITIS_LOOP_56_1 
Execute       syn_report -csynth -model neural_network_Pipeline_VITIS_LOOP_56_1 -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/syn/report/neural_network_Pipeline_VITIS_LOOP_56_1_csynth.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       syn_report -rtlxml -model neural_network_Pipeline_VITIS_LOOP_56_1 -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/syn/report/neural_network_Pipeline_VITIS_LOOP_56_1_csynth.xml 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       syn_report -verbosereport -model neural_network_Pipeline_VITIS_LOOP_56_1 -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network_Pipeline_VITIS_LOOP_56_1.verbose.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Command       syn_report done; 0.17 sec.
Execute       db_write -model neural_network_Pipeline_VITIS_LOOP_56_1 -f -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network_Pipeline_VITIS_LOOP_56_1.adb 
Execute       db_write -model neural_network_Pipeline_VITIS_LOOP_56_1 -bindview -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info neural_network_Pipeline_VITIS_LOOP_56_1 -p /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network_Pipeline_VITIS_LOOP_56_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'neural_network_Pipeline_VITIS_LOOP_68_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model neural_network_Pipeline_VITIS_LOOP_68_3 -top_prefix neural_network_ -sub_prefix neural_network_ -mg_file /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network_Pipeline_VITIS_LOOP_68_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'neural_network_Pipeline_VITIS_LOOP_68_3' pipeline 'VITIS_LOOP_68_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10ns_15ns_24ns_24_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_15ns_24ns_24_4_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_11ns_15ns_24ns_24_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_11s_15ns_24ns_24_4_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_12s_15ns_24ns_24_4_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_13s_15ns_24ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_15ns_24ns_24_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5s_15ns_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6s_15ns_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_15ns_24ns_24_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_15ns_24s_24_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_15ns_24s_24_4_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_15ns_24ns_24_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9s_15ns_24ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11s_15ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'neural_network_Pipeline_VITIS_LOOP_68_3'.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_0_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_1_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_2_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_3_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_4_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_5_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_6_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_7_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_8_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_9_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_12_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_13_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_14_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_15_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_16_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_18_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_20_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_21_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_22_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_23_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_25_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_26_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_27_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_28_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_29_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_30_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_31_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_32_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_33_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_34_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_35_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_36_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_37_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_38_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_39_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_40_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_41_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_42_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_43_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_44_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_45_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_46_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_48_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_49_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_50_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_51_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_52_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_53_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_54_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_55_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_56_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_57_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_58_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_59_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_61_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_62_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_63_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_bias_RAM_1P_BRAM_1R1W' using block ROMs.
Command       create_rtl_model done; 0.54 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.01 seconds; current allocated memory: 1.565 GB.
Execute       source /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network.rtl_wrap.cfg.tcl 
Execute       gen_rtl neural_network_Pipeline_VITIS_LOOP_68_3 -style xilinx -f -lang vhdl -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/syn/vhdl/neural_network_neural_network_Pipeline_VITIS_LOOP_68_3 
Execute       gen_rtl neural_network_Pipeline_VITIS_LOOP_68_3 -style xilinx -f -lang vlog -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/syn/verilog/neural_network_neural_network_Pipeline_VITIS_LOOP_68_3 
Execute       syn_report -csynth -model neural_network_Pipeline_VITIS_LOOP_68_3 -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/syn/report/neural_network_Pipeline_VITIS_LOOP_68_3_csynth.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       syn_report -rtlxml -model neural_network_Pipeline_VITIS_LOOP_68_3 -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/syn/report/neural_network_Pipeline_VITIS_LOOP_68_3_csynth.xml 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       syn_report -verbosereport -model neural_network_Pipeline_VITIS_LOOP_68_3 -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network_Pipeline_VITIS_LOOP_68_3.verbose.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Command       syn_report done; 0.21 sec.
Execute       db_write -model neural_network_Pipeline_VITIS_LOOP_68_3 -f -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network_Pipeline_VITIS_LOOP_68_3.adb 
Execute       db_write -model neural_network_Pipeline_VITIS_LOOP_68_3 -bindview -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info neural_network_Pipeline_VITIS_LOOP_68_3 -p /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network_Pipeline_VITIS_LOOP_68_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'neural_network_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model neural_network_Pipeline_VITIS_LOOP_22_1 -top_prefix neural_network_ -sub_prefix neural_network_ -mg_file /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network_Pipeline_VITIS_LOOP_22_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'neural_network_Pipeline_VITIS_LOOP_22_1' pipeline 'VITIS_LOOP_22_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'neural_network_Pipeline_VITIS_LOOP_22_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.574 GB.
Execute       source /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network.rtl_wrap.cfg.tcl 
Execute       gen_rtl neural_network_Pipeline_VITIS_LOOP_22_1 -style xilinx -f -lang vhdl -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/syn/vhdl/neural_network_neural_network_Pipeline_VITIS_LOOP_22_1 
Execute       gen_rtl neural_network_Pipeline_VITIS_LOOP_22_1 -style xilinx -f -lang vlog -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/syn/verilog/neural_network_neural_network_Pipeline_VITIS_LOOP_22_1 
Execute       syn_report -csynth -model neural_network_Pipeline_VITIS_LOOP_22_1 -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/syn/report/neural_network_Pipeline_VITIS_LOOP_22_1_csynth.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       syn_report -rtlxml -model neural_network_Pipeline_VITIS_LOOP_22_1 -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/syn/report/neural_network_Pipeline_VITIS_LOOP_22_1_csynth.xml 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       syn_report -verbosereport -model neural_network_Pipeline_VITIS_LOOP_22_1 -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network_Pipeline_VITIS_LOOP_22_1.verbose.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       db_write -model neural_network_Pipeline_VITIS_LOOP_22_1 -f -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network_Pipeline_VITIS_LOOP_22_1.adb 
Execute       db_write -model neural_network_Pipeline_VITIS_LOOP_22_1 -bindview -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info neural_network_Pipeline_VITIS_LOOP_22_1 -p /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network_Pipeline_VITIS_LOOP_22_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'neural_network_Pipeline_VITIS_LOOP_28_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model neural_network_Pipeline_VITIS_LOOP_28_2 -top_prefix neural_network_ -sub_prefix neural_network_ -mg_file /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network_Pipeline_VITIS_LOOP_28_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'neural_network_Pipeline_VITIS_LOOP_28_2' pipeline 'VITIS_LOOP_28_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_25ns_18ns_43_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25ns_25ns_50_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'neural_network_Pipeline_VITIS_LOOP_28_2'.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_28_2_f_x_lsb_table_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_28_2_exp_x_msb_2_m_1_table_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_neural_network_Pipeline_VITIS_LOOP_28_2_exp_x_msb_1_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.575 GB.
Execute       source /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network.rtl_wrap.cfg.tcl 
Execute       gen_rtl neural_network_Pipeline_VITIS_LOOP_28_2 -style xilinx -f -lang vhdl -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/syn/vhdl/neural_network_neural_network_Pipeline_VITIS_LOOP_28_2 
Execute       gen_rtl neural_network_Pipeline_VITIS_LOOP_28_2 -style xilinx -f -lang vlog -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/syn/verilog/neural_network_neural_network_Pipeline_VITIS_LOOP_28_2 
Execute       syn_report -csynth -model neural_network_Pipeline_VITIS_LOOP_28_2 -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/syn/report/neural_network_Pipeline_VITIS_LOOP_28_2_csynth.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       syn_report -rtlxml -model neural_network_Pipeline_VITIS_LOOP_28_2 -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/syn/report/neural_network_Pipeline_VITIS_LOOP_28_2_csynth.xml 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       syn_report -verbosereport -model neural_network_Pipeline_VITIS_LOOP_28_2 -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network_Pipeline_VITIS_LOOP_28_2.verbose.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       db_write -model neural_network_Pipeline_VITIS_LOOP_28_2 -f -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network_Pipeline_VITIS_LOOP_28_2.adb 
Execute       db_write -model neural_network_Pipeline_VITIS_LOOP_28_2 -bindview -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info neural_network_Pipeline_VITIS_LOOP_28_2 -p /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network_Pipeline_VITIS_LOOP_28_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'neural_network_Pipeline_VITIS_LOOP_35_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model neural_network_Pipeline_VITIS_LOOP_35_3 -top_prefix neural_network_ -sub_prefix neural_network_ -mg_file /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network_Pipeline_VITIS_LOOP_35_3.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_35_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'neural_network_Pipeline_VITIS_LOOP_35_3' pipeline 'VITIS_LOOP_35_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_24ns_16s_16_28_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'neural_network_Pipeline_VITIS_LOOP_35_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.577 GB.
Execute       source /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network.rtl_wrap.cfg.tcl 
Execute       gen_rtl neural_network_Pipeline_VITIS_LOOP_35_3 -style xilinx -f -lang vhdl -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/syn/vhdl/neural_network_neural_network_Pipeline_VITIS_LOOP_35_3 
Execute       gen_rtl neural_network_Pipeline_VITIS_LOOP_35_3 -style xilinx -f -lang vlog -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/syn/verilog/neural_network_neural_network_Pipeline_VITIS_LOOP_35_3 
Execute       syn_report -csynth -model neural_network_Pipeline_VITIS_LOOP_35_3 -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/syn/report/neural_network_Pipeline_VITIS_LOOP_35_3_csynth.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       syn_report -rtlxml -model neural_network_Pipeline_VITIS_LOOP_35_3 -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/syn/report/neural_network_Pipeline_VITIS_LOOP_35_3_csynth.xml 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       syn_report -verbosereport -model neural_network_Pipeline_VITIS_LOOP_35_3 -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network_Pipeline_VITIS_LOOP_35_3.verbose.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       db_write -model neural_network_Pipeline_VITIS_LOOP_35_3 -f -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network_Pipeline_VITIS_LOOP_35_3.adb 
Execute       db_write -model neural_network_Pipeline_VITIS_LOOP_35_3 -bindview -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info neural_network_Pipeline_VITIS_LOOP_35_3 -p /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network_Pipeline_VITIS_LOOP_35_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'neural_network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model neural_network -top_prefix  -sub_prefix neural_network_ -mg_file /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/input_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/output_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'neural_network' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL.
INFO: [RTGEN 206-100] Bundling port 'input_r' to AXI-Lite port INPUT.
INFO: [RTGEN 206-100] Bundling port 'output_r' to AXI-Lite port OUTPUT.
INFO: [RTGEN 206-100] Finished creating RTL model for 'neural_network'.
INFO: [RTMG 210-278] Implementing memory 'neural_network_layer1_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'neural_network_layer2_output_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.582 GB.
Execute       source /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network.rtl_wrap.cfg.tcl 
Execute       gen_rtl neural_network -istop -style xilinx -f -lang vhdl -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/syn/vhdl/neural_network 
Execute       gen_rtl neural_network -istop -style xilinx -f -lang vlog -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/syn/verilog/neural_network 
Execute       syn_report -csynth -model neural_network -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/syn/report/neural_network_csynth.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       syn_report -rtlxml -model neural_network -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/syn/report/neural_network_csynth.xml 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       syn_report -verbosereport -model neural_network -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network.verbose.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Command       syn_report done; 0.29 sec.
Execute       db_write -model neural_network -f -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network.adb 
Execute       db_write -model neural_network -bindview -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info neural_network -p /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network 
Execute       export_constraint_db -f -tool general -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network.constraint.tcl 
Execute       syn_report -designview -model neural_network -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network.design.xml 
Command       syn_report done; 0.18 sec.
Execute       syn_report -csynthDesign -model neural_network -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/syn/report/csynth.rpt -MHOut /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       syn_report -wcfg -model neural_network -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model neural_network -o /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network.protoinst 
Execute       sc_get_clocks neural_network 
Execute       sc_get_portdomain neural_network 
INFO-FLOW: Model list for RTL component generation: neural_network_Pipeline_VITIS_LOOP_56_1 neural_network_Pipeline_VITIS_LOOP_68_3 neural_network_Pipeline_VITIS_LOOP_22_1 neural_network_Pipeline_VITIS_LOOP_28_2 neural_network_Pipeline_VITIS_LOOP_35_3 neural_network
INFO-FLOW: Handling components in module [neural_network_Pipeline_VITIS_LOOP_56_1] ... 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network_Pipeline_VITIS_LOOP_56_1.compgen.tcl 
INFO-FLOW: Found component neural_network_mul_11s_16s_24_1_1.
INFO-FLOW: Append model neural_network_mul_11s_16s_24_1_1
INFO-FLOW: Found component neural_network_mac_muladd_11s_16s_24ns_24_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_11s_16s_24ns_24_4_1
INFO-FLOW: Found component neural_network_mac_muladd_10s_16s_24ns_24_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_10s_16s_24ns_24_4_1
INFO-FLOW: Found component neural_network_mac_muladd_14s_16s_24ns_24_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_14s_16s_24ns_24_4_1
INFO-FLOW: Found component neural_network_mac_muladd_13s_16s_24ns_24_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_13s_16s_24ns_24_4_1
INFO-FLOW: Found component neural_network_mac_muladd_12s_16s_24ns_24_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_12s_16s_24ns_24_4_1
INFO-FLOW: Found component neural_network_mac_muladd_15s_16s_24ns_24_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_15s_16s_24ns_24_4_1
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_0_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_0_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_1_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_1_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_2_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_2_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_3_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_3_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_4_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_4_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_5_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_5_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_6_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_6_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_7_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_7_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_8_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_8_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_9_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_9_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_10_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_10_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_11_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_11_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_12_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_12_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_13_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_13_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_14_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_14_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_15_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_15_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_16_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_16_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_17_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_17_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_18_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_18_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_19_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_19_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_20_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_20_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_21_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_21_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_22_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_22_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_23_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_23_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_24_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_24_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_25_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_25_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_26_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_26_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_27_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_27_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_28_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_28_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_29_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_29_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_30_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_30_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_31_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_31_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_32_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_32_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_33_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_33_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_34_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_34_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_35_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_35_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_36_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_36_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_37_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_37_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_38_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_38_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_39_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_39_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_40_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_40_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_41_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_41_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_42_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_42_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_bias_RAM_1P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_bias_RAM_1P_BRAM_1R1W
INFO-FLOW: Found component neural_network_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model neural_network_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [neural_network_Pipeline_VITIS_LOOP_68_3] ... 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network_Pipeline_VITIS_LOOP_68_3.compgen.tcl 
INFO-FLOW: Found component neural_network_mul_11s_15ns_24_1_1.
INFO-FLOW: Append model neural_network_mul_11s_15ns_24_1_1
INFO-FLOW: Found component neural_network_mac_muladd_7s_15ns_24s_24_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_7s_15ns_24s_24_4_1
INFO-FLOW: Found component neural_network_mac_muladd_10s_15ns_24ns_24_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_10s_15ns_24ns_24_4_1
INFO-FLOW: Found component neural_network_mac_muladd_11s_15ns_24ns_24_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_11s_15ns_24ns_24_4_1
INFO-FLOW: Found component neural_network_mac_muladd_8s_15ns_24s_24_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_8s_15ns_24s_24_4_1
INFO-FLOW: Found component neural_network_mac_muladd_9s_15ns_24ns_24_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_9s_15ns_24ns_24_4_1
INFO-FLOW: Found component neural_network_mac_muladd_11ns_15ns_24ns_24_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_11ns_15ns_24ns_24_4_1
INFO-FLOW: Found component neural_network_mac_muladd_12s_15ns_24ns_24_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_12s_15ns_24ns_24_4_1
INFO-FLOW: Found component neural_network_mac_muladd_10ns_15ns_24ns_24_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_10ns_15ns_24ns_24_4_1
INFO-FLOW: Found component neural_network_mac_muladd_6s_15ns_24s_24_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_6s_15ns_24s_24_4_1
INFO-FLOW: Found component neural_network_mac_muladd_13s_15ns_24ns_24_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_13s_15ns_24ns_24_4_1
INFO-FLOW: Found component neural_network_mac_muladd_5s_15ns_24s_24_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_5s_15ns_24s_24_4_1
INFO-FLOW: Found component neural_network_mac_muladd_9ns_15ns_24ns_24_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_9ns_15ns_24ns_24_4_1
INFO-FLOW: Found component neural_network_mac_muladd_7ns_15ns_24ns_24_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_7ns_15ns_24ns_24_4_1
INFO-FLOW: Found component neural_network_mac_muladd_5ns_15ns_24ns_24_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_5ns_15ns_24ns_24_4_1
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_0_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_0_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_1_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_1_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_2_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_2_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_3_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_3_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_4_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_4_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_5_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_5_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_6_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_6_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_7_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_7_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_8_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_8_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_9_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_9_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_12_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_12_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_13_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_13_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_14_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_14_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_15_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_15_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_16_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_16_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_18_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_18_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_20_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_20_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_21_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_21_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_22_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_22_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_23_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_23_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_25_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_25_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_26_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_26_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_27_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_27_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_28_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_28_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_29_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_29_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_30_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_30_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_31_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_31_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_32_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_32_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_33_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_33_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_34_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_34_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_35_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_35_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_36_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_36_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_37_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_37_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_38_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_38_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_39_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_39_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_40_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_40_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_41_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_41_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_42_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_42_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_43_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_43_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_44_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_44_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_45_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_45_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_46_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_46_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_48_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_48_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_49_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_49_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_50_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_50_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_51_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_51_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_52_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_52_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_53_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_53_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_54_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_54_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_55_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_55_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_56_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_56_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_57_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_57_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_58_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_58_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_59_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_59_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_61_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_61_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_62_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_62_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_63_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_63_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_bias_RAM_1P_BRAM_1R1W.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_bias_RAM_1P_BRAM_1R1W
INFO-FLOW: Found component neural_network_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model neural_network_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [neural_network_Pipeline_VITIS_LOOP_22_1] ... 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network_Pipeline_VITIS_LOOP_22_1.compgen.tcl 
INFO-FLOW: Found component neural_network_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model neural_network_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [neural_network_Pipeline_VITIS_LOOP_28_2] ... 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network_Pipeline_VITIS_LOOP_28_2.compgen.tcl 
INFO-FLOW: Found component neural_network_mul_25ns_25ns_50_1_1.
INFO-FLOW: Append model neural_network_mul_25ns_25ns_50_1_1
INFO-FLOW: Found component neural_network_mul_25ns_18ns_43_1_1.
INFO-FLOW: Append model neural_network_mul_25ns_18ns_43_1_1
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_28_2_f_x_lsb_table_ROM_AUTO_1R.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_28_2_f_x_lsb_table_ROM_AUTO_1R
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_28_2_exp_x_msb_2_m_1_table_ROM_AUTO_1R.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_28_2_exp_x_msb_2_m_1_table_ROM_AUTO_1R
INFO-FLOW: Found component neural_network_neural_network_Pipeline_VITIS_LOOP_28_2_exp_x_msb_1_table_ROM_AUTO_1R.
INFO-FLOW: Append model neural_network_neural_network_Pipeline_VITIS_LOOP_28_2_exp_x_msb_1_table_ROM_AUTO_1R
INFO-FLOW: Found component neural_network_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model neural_network_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [neural_network_Pipeline_VITIS_LOOP_35_3] ... 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network_Pipeline_VITIS_LOOP_35_3.compgen.tcl 
INFO-FLOW: Found component neural_network_sdiv_24ns_16s_16_28_1.
INFO-FLOW: Append model neural_network_sdiv_24ns_16s_16_28_1
INFO-FLOW: Found component neural_network_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model neural_network_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [neural_network] ... 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network.compgen.tcl 
INFO-FLOW: Found component neural_network_layer1_output_RAM_AUTO_1R1W.
INFO-FLOW: Append model neural_network_layer1_output_RAM_AUTO_1R1W
INFO-FLOW: Found component neural_network_layer2_output_RAM_AUTO_1R1W.
INFO-FLOW: Append model neural_network_layer2_output_RAM_AUTO_1R1W
INFO-FLOW: Found component neural_network_CONTROL_s_axi.
INFO-FLOW: Append model neural_network_CONTROL_s_axi
INFO-FLOW: Found component neural_network_INPUT_s_axi.
INFO-FLOW: Append model neural_network_INPUT_s_axi
INFO-FLOW: Found component neural_network_OUTPUT_s_axi.
INFO-FLOW: Append model neural_network_OUTPUT_s_axi
INFO-FLOW: Append model neural_network_Pipeline_VITIS_LOOP_56_1
INFO-FLOW: Append model neural_network_Pipeline_VITIS_LOOP_68_3
INFO-FLOW: Append model neural_network_Pipeline_VITIS_LOOP_22_1
INFO-FLOW: Append model neural_network_Pipeline_VITIS_LOOP_28_2
INFO-FLOW: Append model neural_network_Pipeline_VITIS_LOOP_35_3
INFO-FLOW: Append model neural_network
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: neural_network_mul_11s_16s_24_1_1 neural_network_mac_muladd_11s_16s_24ns_24_4_1 neural_network_mac_muladd_10s_16s_24ns_24_4_1 neural_network_mac_muladd_14s_16s_24ns_24_4_1 neural_network_mac_muladd_13s_16s_24ns_24_4_1 neural_network_mac_muladd_12s_16s_24ns_24_4_1 neural_network_mac_muladd_15s_16s_24ns_24_4_1 neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_0_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_1_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_2_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_3_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_4_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_5_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_6_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_7_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_8_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_9_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_10_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_11_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_12_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_13_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_14_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_15_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_16_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_17_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_18_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_19_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_20_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_21_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_22_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_23_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_24_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_25_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_26_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_27_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_28_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_29_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_30_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_31_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_32_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_33_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_34_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_35_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_36_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_37_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_38_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_39_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_40_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_41_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_42_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_bias_RAM_1P_BRAM_1R1W neural_network_flow_control_loop_pipe_sequential_init neural_network_mul_11s_15ns_24_1_1 neural_network_mac_muladd_7s_15ns_24s_24_4_1 neural_network_mac_muladd_10s_15ns_24ns_24_4_1 neural_network_mac_muladd_11s_15ns_24ns_24_4_1 neural_network_mac_muladd_8s_15ns_24s_24_4_1 neural_network_mac_muladd_9s_15ns_24ns_24_4_1 neural_network_mac_muladd_11ns_15ns_24ns_24_4_1 neural_network_mac_muladd_12s_15ns_24ns_24_4_1 neural_network_mac_muladd_10ns_15ns_24ns_24_4_1 neural_network_mac_muladd_6s_15ns_24s_24_4_1 neural_network_mac_muladd_13s_15ns_24ns_24_4_1 neural_network_mac_muladd_5s_15ns_24s_24_4_1 neural_network_mac_muladd_9ns_15ns_24ns_24_4_1 neural_network_mac_muladd_7ns_15ns_24ns_24_4_1 neural_network_mac_muladd_5ns_15ns_24ns_24_4_1 neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_0_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_1_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_2_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_3_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_4_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_5_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_6_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_7_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_8_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_9_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_12_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_13_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_14_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_15_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_16_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_18_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_20_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_21_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_22_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_23_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_25_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_26_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_27_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_28_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_29_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_30_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_31_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_32_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_33_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_34_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_35_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_36_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_37_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_38_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_39_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_40_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_41_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_42_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_43_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_44_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_45_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_46_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_48_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_49_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_50_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_51_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_52_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_53_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_54_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_55_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_56_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_57_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_58_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_59_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_61_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_62_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_63_RAM_2P_BRAM_1R1W neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_bias_RAM_1P_BRAM_1R1W neural_network_flow_control_loop_pipe_sequential_init neural_network_flow_control_loop_pipe_sequential_init neural_network_mul_25ns_25ns_50_1_1 neural_network_mul_25ns_18ns_43_1_1 neural_network_neural_network_Pipeline_VITIS_LOOP_28_2_f_x_lsb_table_ROM_AUTO_1R neural_network_neural_network_Pipeline_VITIS_LOOP_28_2_exp_x_msb_2_m_1_table_ROM_AUTO_1R neural_network_neural_network_Pipeline_VITIS_LOOP_28_2_exp_x_msb_1_table_ROM_AUTO_1R neural_network_flow_control_loop_pipe_sequential_init neural_network_sdiv_24ns_16s_16_28_1 neural_network_flow_control_loop_pipe_sequential_init neural_network_layer1_output_RAM_AUTO_1R1W neural_network_layer2_output_RAM_AUTO_1R1W neural_network_CONTROL_s_axi neural_network_INPUT_s_axi neural_network_OUTPUT_s_axi neural_network_Pipeline_VITIS_LOOP_56_1 neural_network_Pipeline_VITIS_LOOP_68_3 neural_network_Pipeline_VITIS_LOOP_22_1 neural_network_Pipeline_VITIS_LOOP_28_2 neural_network_Pipeline_VITIS_LOOP_35_3 neural_network
INFO-FLOW: Generating /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model neural_network_mul_11s_16s_24_1_1
INFO-FLOW: To file: write model neural_network_mac_muladd_11s_16s_24ns_24_4_1
INFO-FLOW: To file: write model neural_network_mac_muladd_10s_16s_24ns_24_4_1
INFO-FLOW: To file: write model neural_network_mac_muladd_14s_16s_24ns_24_4_1
INFO-FLOW: To file: write model neural_network_mac_muladd_13s_16s_24ns_24_4_1
INFO-FLOW: To file: write model neural_network_mac_muladd_12s_16s_24ns_24_4_1
INFO-FLOW: To file: write model neural_network_mac_muladd_15s_16s_24ns_24_4_1
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_0_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_1_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_2_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_3_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_4_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_5_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_6_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_7_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_8_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_9_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_10_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_11_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_12_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_13_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_14_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_15_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_16_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_17_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_18_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_19_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_20_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_21_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_22_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_23_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_24_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_25_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_26_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_27_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_28_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_29_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_30_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_31_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_32_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_33_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_34_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_35_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_36_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_37_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_38_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_39_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_40_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_41_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_42_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_bias_RAM_1P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model neural_network_mul_11s_15ns_24_1_1
INFO-FLOW: To file: write model neural_network_mac_muladd_7s_15ns_24s_24_4_1
INFO-FLOW: To file: write model neural_network_mac_muladd_10s_15ns_24ns_24_4_1
INFO-FLOW: To file: write model neural_network_mac_muladd_11s_15ns_24ns_24_4_1
INFO-FLOW: To file: write model neural_network_mac_muladd_8s_15ns_24s_24_4_1
INFO-FLOW: To file: write model neural_network_mac_muladd_9s_15ns_24ns_24_4_1
INFO-FLOW: To file: write model neural_network_mac_muladd_11ns_15ns_24ns_24_4_1
INFO-FLOW: To file: write model neural_network_mac_muladd_12s_15ns_24ns_24_4_1
INFO-FLOW: To file: write model neural_network_mac_muladd_10ns_15ns_24ns_24_4_1
INFO-FLOW: To file: write model neural_network_mac_muladd_6s_15ns_24s_24_4_1
INFO-FLOW: To file: write model neural_network_mac_muladd_13s_15ns_24ns_24_4_1
INFO-FLOW: To file: write model neural_network_mac_muladd_5s_15ns_24s_24_4_1
INFO-FLOW: To file: write model neural_network_mac_muladd_9ns_15ns_24ns_24_4_1
INFO-FLOW: To file: write model neural_network_mac_muladd_7ns_15ns_24ns_24_4_1
INFO-FLOW: To file: write model neural_network_mac_muladd_5ns_15ns_24ns_24_4_1
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_0_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_1_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_2_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_3_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_4_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_5_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_6_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_7_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_8_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_9_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_12_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_13_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_14_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_15_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_16_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_18_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_20_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_21_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_22_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_23_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_25_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_26_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_27_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_28_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_29_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_30_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_31_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_32_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_33_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_34_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_35_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_36_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_37_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_38_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_39_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_40_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_41_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_42_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_43_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_44_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_45_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_46_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_48_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_49_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_50_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_51_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_52_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_53_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_54_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_55_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_56_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_57_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_58_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_59_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_61_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_62_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_63_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_bias_RAM_1P_BRAM_1R1W
INFO-FLOW: To file: write model neural_network_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model neural_network_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model neural_network_mul_25ns_25ns_50_1_1
INFO-FLOW: To file: write model neural_network_mul_25ns_18ns_43_1_1
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_28_2_f_x_lsb_table_ROM_AUTO_1R
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_28_2_exp_x_msb_2_m_1_table_ROM_AUTO_1R
INFO-FLOW: To file: write model neural_network_neural_network_Pipeline_VITIS_LOOP_28_2_exp_x_msb_1_table_ROM_AUTO_1R
INFO-FLOW: To file: write model neural_network_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model neural_network_sdiv_24ns_16s_16_28_1
INFO-FLOW: To file: write model neural_network_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model neural_network_layer1_output_RAM_AUTO_1R1W
INFO-FLOW: To file: write model neural_network_layer2_output_RAM_AUTO_1R1W
INFO-FLOW: To file: write model neural_network_CONTROL_s_axi
INFO-FLOW: To file: write model neural_network_INPUT_s_axi
INFO-FLOW: To file: write model neural_network_OUTPUT_s_axi
INFO-FLOW: To file: write model neural_network_Pipeline_VITIS_LOOP_56_1
INFO-FLOW: To file: write model neural_network_Pipeline_VITIS_LOOP_68_3
INFO-FLOW: To file: write model neural_network_Pipeline_VITIS_LOOP_22_1
INFO-FLOW: To file: write model neural_network_Pipeline_VITIS_LOOP_28_2
INFO-FLOW: To file: write model neural_network_Pipeline_VITIS_LOOP_35_3
INFO-FLOW: To file: write model neural_network
INFO-FLOW: Generating /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/global.setting.tcl
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_family_info -name artix7 -data parts 
Execute       ap_part_info -name xc7a12ticsg325-1L -data info 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/vhdl' dstVlogDir='/home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/vlog' tclDir='/home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db' modelList='neural_network_mul_11s_16s_24_1_1
neural_network_mac_muladd_11s_16s_24ns_24_4_1
neural_network_mac_muladd_10s_16s_24ns_24_4_1
neural_network_mac_muladd_14s_16s_24ns_24_4_1
neural_network_mac_muladd_13s_16s_24ns_24_4_1
neural_network_mac_muladd_12s_16s_24ns_24_4_1
neural_network_mac_muladd_15s_16s_24ns_24_4_1
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_0_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_1_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_2_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_3_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_4_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_5_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_6_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_7_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_8_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_9_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_10_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_11_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_12_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_13_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_14_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_15_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_16_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_17_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_18_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_19_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_20_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_21_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_22_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_23_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_24_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_25_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_26_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_27_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_28_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_29_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_30_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_31_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_32_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_33_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_34_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_35_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_36_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_37_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_38_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_39_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_40_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_41_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_42_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_bias_RAM_1P_BRAM_1R1W
neural_network_flow_control_loop_pipe_sequential_init
neural_network_mul_11s_15ns_24_1_1
neural_network_mac_muladd_7s_15ns_24s_24_4_1
neural_network_mac_muladd_10s_15ns_24ns_24_4_1
neural_network_mac_muladd_11s_15ns_24ns_24_4_1
neural_network_mac_muladd_8s_15ns_24s_24_4_1
neural_network_mac_muladd_9s_15ns_24ns_24_4_1
neural_network_mac_muladd_11ns_15ns_24ns_24_4_1
neural_network_mac_muladd_12s_15ns_24ns_24_4_1
neural_network_mac_muladd_10ns_15ns_24ns_24_4_1
neural_network_mac_muladd_6s_15ns_24s_24_4_1
neural_network_mac_muladd_13s_15ns_24ns_24_4_1
neural_network_mac_muladd_5s_15ns_24s_24_4_1
neural_network_mac_muladd_9ns_15ns_24ns_24_4_1
neural_network_mac_muladd_7ns_15ns_24ns_24_4_1
neural_network_mac_muladd_5ns_15ns_24ns_24_4_1
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_0_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_1_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_2_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_3_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_4_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_5_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_6_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_7_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_8_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_9_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_12_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_13_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_14_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_15_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_16_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_18_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_20_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_21_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_22_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_23_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_25_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_26_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_27_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_28_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_29_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_30_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_31_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_32_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_33_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_34_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_35_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_36_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_37_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_38_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_39_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_40_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_41_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_42_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_43_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_44_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_45_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_46_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_48_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_49_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_50_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_51_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_52_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_53_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_54_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_55_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_56_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_57_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_58_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_59_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_61_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_62_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_63_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_bias_RAM_1P_BRAM_1R1W
neural_network_flow_control_loop_pipe_sequential_init
neural_network_flow_control_loop_pipe_sequential_init
neural_network_mul_25ns_25ns_50_1_1
neural_network_mul_25ns_18ns_43_1_1
neural_network_neural_network_Pipeline_VITIS_LOOP_28_2_f_x_lsb_table_ROM_AUTO_1R
neural_network_neural_network_Pipeline_VITIS_LOOP_28_2_exp_x_msb_2_m_1_table_ROM_AUTO_1R
neural_network_neural_network_Pipeline_VITIS_LOOP_28_2_exp_x_msb_1_table_ROM_AUTO_1R
neural_network_flow_control_loop_pipe_sequential_init
neural_network_sdiv_24ns_16s_16_28_1
neural_network_flow_control_loop_pipe_sequential_init
neural_network_layer1_output_RAM_AUTO_1R1W
neural_network_layer2_output_RAM_AUTO_1R1W
neural_network_CONTROL_s_axi
neural_network_INPUT_s_axi
neural_network_OUTPUT_s_axi
neural_network_Pipeline_VITIS_LOOP_56_1
neural_network_Pipeline_VITIS_LOOP_68_3
neural_network_Pipeline_VITIS_LOOP_22_1
neural_network_Pipeline_VITIS_LOOP_28_2
neural_network_Pipeline_VITIS_LOOP_35_3
neural_network
' expOnly='0'
Execute       source /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network_Pipeline_VITIS_LOOP_56_1.compgen.tcl 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Command       ap_source done; 0.68 sec.
Execute       source /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network_Pipeline_VITIS_LOOP_68_3.compgen.tcl 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Command       ap_source done; 1.57 sec.
Execute       source /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network_Pipeline_VITIS_LOOP_22_1.compgen.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network_Pipeline_VITIS_LOOP_28_2.compgen.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network_Pipeline_VITIS_LOOP_35_3.compgen.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network.compgen.tcl 
Execute         source ./CONTROL.slave.tcl 
Execute         source ./CONTROL.slave.tcl 
Execute         source ./INPUT.slave.tcl 
Execute         source ./CONTROL.slave.tcl 
Execute         source ./INPUT.slave.tcl 
Execute         source ./OUTPUT.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3.22 seconds. CPU system time: 0.21 seconds. Elapsed time: 3.45 seconds; current allocated memory: 1.588 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='neural_network_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='neural_network_mul_11s_16s_24_1_1
neural_network_mac_muladd_11s_16s_24ns_24_4_1
neural_network_mac_muladd_10s_16s_24ns_24_4_1
neural_network_mac_muladd_14s_16s_24ns_24_4_1
neural_network_mac_muladd_13s_16s_24ns_24_4_1
neural_network_mac_muladd_12s_16s_24ns_24_4_1
neural_network_mac_muladd_15s_16s_24ns_24_4_1
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_0_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_1_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_2_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_3_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_4_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_5_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_6_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_7_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_8_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_9_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_10_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_11_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_12_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_13_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_14_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_15_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_16_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_17_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_18_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_19_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_20_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_21_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_22_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_23_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_24_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_25_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_26_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_27_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_28_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_29_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_30_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_31_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_32_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_33_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_34_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_35_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_36_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_37_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_38_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_39_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_40_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_41_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_42_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_56_1_layer1_bias_RAM_1P_BRAM_1R1W
neural_network_flow_control_loop_pipe_sequential_init
neural_network_mul_11s_15ns_24_1_1
neural_network_mac_muladd_7s_15ns_24s_24_4_1
neural_network_mac_muladd_10s_15ns_24ns_24_4_1
neural_network_mac_muladd_11s_15ns_24ns_24_4_1
neural_network_mac_muladd_8s_15ns_24s_24_4_1
neural_network_mac_muladd_9s_15ns_24ns_24_4_1
neural_network_mac_muladd_11ns_15ns_24ns_24_4_1
neural_network_mac_muladd_12s_15ns_24ns_24_4_1
neural_network_mac_muladd_10ns_15ns_24ns_24_4_1
neural_network_mac_muladd_6s_15ns_24s_24_4_1
neural_network_mac_muladd_13s_15ns_24ns_24_4_1
neural_network_mac_muladd_5s_15ns_24s_24_4_1
neural_network_mac_muladd_9ns_15ns_24ns_24_4_1
neural_network_mac_muladd_7ns_15ns_24ns_24_4_1
neural_network_mac_muladd_5ns_15ns_24ns_24_4_1
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_0_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_1_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_2_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_3_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_4_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_5_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_6_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_7_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_8_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_9_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_12_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_13_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_14_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_15_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_16_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_18_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_20_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_21_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_22_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_23_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_25_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_26_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_27_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_28_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_29_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_30_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_31_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_32_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_33_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_34_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_35_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_36_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_37_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_38_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_39_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_40_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_41_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_42_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_43_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_44_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_45_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_46_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_48_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_49_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_50_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_51_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_52_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_53_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_54_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_55_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_56_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_57_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_58_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_59_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_61_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_62_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_63_RAM_2P_BRAM_1R1W
neural_network_neural_network_Pipeline_VITIS_LOOP_68_3_layer2_bias_RAM_1P_BRAM_1R1W
neural_network_flow_control_loop_pipe_sequential_init
neural_network_flow_control_loop_pipe_sequential_init
neural_network_mul_25ns_25ns_50_1_1
neural_network_mul_25ns_18ns_43_1_1
neural_network_neural_network_Pipeline_VITIS_LOOP_28_2_f_x_lsb_table_ROM_AUTO_1R
neural_network_neural_network_Pipeline_VITIS_LOOP_28_2_exp_x_msb_2_m_1_table_ROM_AUTO_1R
neural_network_neural_network_Pipeline_VITIS_LOOP_28_2_exp_x_msb_1_table_ROM_AUTO_1R
neural_network_flow_control_loop_pipe_sequential_init
neural_network_sdiv_24ns_16s_16_28_1
neural_network_flow_control_loop_pipe_sequential_init
neural_network_layer1_output_RAM_AUTO_1R1W
neural_network_layer2_output_RAM_AUTO_1R1W
neural_network_CONTROL_s_axi
neural_network_INPUT_s_axi
neural_network_OUTPUT_s_axi
neural_network_Pipeline_VITIS_LOOP_56_1
neural_network_Pipeline_VITIS_LOOP_68_3
neural_network_Pipeline_VITIS_LOOP_22_1
neural_network_Pipeline_VITIS_LOOP_28_2
neural_network_Pipeline_VITIS_LOOP_35_3
neural_network
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network.tbgen.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network.compgen.dataonly.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network.compgen.dataonly.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network.compgen.dataonly.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network.compgen.dataonly.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network.compgen.dataonly.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network.compgen.dataonly.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network.rtl_wrap.cfg.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network.compgen.dataonly.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network_Pipeline_VITIS_LOOP_56_1.tbgen.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network_Pipeline_VITIS_LOOP_68_3.tbgen.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network_Pipeline_VITIS_LOOP_22_1.tbgen.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network_Pipeline_VITIS_LOOP_28_2.tbgen.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network_Pipeline_VITIS_LOOP_35_3.tbgen.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network.tbgen.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/neural_network.constraint.tcl 
Execute       sc_get_clocks neural_network 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_UNSW/hlsc_fcnn_unsw/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME CONTROL_s_axi_U SOURCE {} VARIABLE {} MODULE neural_network LOOP {} BUNDLEDNAME CONTROL DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME INPUT_s_axi_U SOURCE {} VARIABLE {} MODULE neural_network LOOP {} BUNDLEDNAME INPUT DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME OUTPUT_s_axi_U SOURCE {} VARIABLE {} MODULE neural_network LOOP {} BUNDLEDNAME OUTPUT DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST neural_network MODULE2INSTS {neural_network neural_network neural_network_Pipeline_VITIS_LOOP_56_1 grp_neural_network_Pipeline_VITIS_LOOP_56_1_fu_1286 neural_network_Pipeline_VITIS_LOOP_68_3 grp_neural_network_Pipeline_VITIS_LOOP_68_3_fu_1423 neural_network_Pipeline_VITIS_LOOP_22_1 grp_neural_network_Pipeline_VITIS_LOOP_22_1_fu_1603 neural_network_Pipeline_VITIS_LOOP_28_2 grp_neural_network_Pipeline_VITIS_LOOP_28_2_fu_1610 neural_network_Pipeline_VITIS_LOOP_35_3 grp_neural_network_Pipeline_VITIS_LOOP_35_3_fu_1625} INST2MODULE {neural_network neural_network grp_neural_network_Pipeline_VITIS_LOOP_56_1_fu_1286 neural_network_Pipeline_VITIS_LOOP_56_1 grp_neural_network_Pipeline_VITIS_LOOP_68_3_fu_1423 neural_network_Pipeline_VITIS_LOOP_68_3 grp_neural_network_Pipeline_VITIS_LOOP_22_1_fu_1603 neural_network_Pipeline_VITIS_LOOP_22_1 grp_neural_network_Pipeline_VITIS_LOOP_28_2_fu_1610 neural_network_Pipeline_VITIS_LOOP_28_2 grp_neural_network_Pipeline_VITIS_LOOP_35_3_fu_1625 neural_network_Pipeline_VITIS_LOOP_35_3} INSTDATA {neural_network {DEPTH 1 CHILDREN {grp_neural_network_Pipeline_VITIS_LOOP_56_1_fu_1286 grp_neural_network_Pipeline_VITIS_LOOP_68_3_fu_1423 grp_neural_network_Pipeline_VITIS_LOOP_22_1_fu_1603 grp_neural_network_Pipeline_VITIS_LOOP_28_2_fu_1610 grp_neural_network_Pipeline_VITIS_LOOP_35_3_fu_1625}} grp_neural_network_Pipeline_VITIS_LOOP_56_1_fu_1286 {DEPTH 2 CHILDREN {}} grp_neural_network_Pipeline_VITIS_LOOP_68_3_fu_1423 {DEPTH 2 CHILDREN {}} grp_neural_network_Pipeline_VITIS_LOOP_22_1_fu_1603 {DEPTH 2 CHILDREN {}} grp_neural_network_Pipeline_VITIS_LOOP_28_2_fu_1610 {DEPTH 2 CHILDREN {}} grp_neural_network_Pipeline_VITIS_LOOP_35_3_fu_1625 {DEPTH 2 CHILDREN {}}} MODULEDATA {neural_network_Pipeline_VITIS_LOOP_56_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_1263_p2 SOURCE nn.cpp:56 VARIABLE add_ln56 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11s_16s_24_1_1_U1 SOURCE nn.cpp:61 VARIABLE mul_ln61 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U2 SOURCE nn.cpp:61 VARIABLE mul_ln61_1 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U2 SOURCE nn.cpp:61 VARIABLE add_ln61 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U3 SOURCE nn.cpp:61 VARIABLE mul_ln61_2 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U3 SOURCE nn.cpp:61 VARIABLE add_ln61_1 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_14s_16s_24ns_24_4_1_U4 SOURCE nn.cpp:61 VARIABLE mul_ln61_3 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_14s_16s_24ns_24_4_1_U4 SOURCE nn.cpp:61 VARIABLE add_ln61_2 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U5 SOURCE nn.cpp:61 VARIABLE mul_ln61_4 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U5 SOURCE nn.cpp:61 VARIABLE add_ln61_3 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_13s_16s_24ns_24_4_1_U6 SOURCE nn.cpp:61 VARIABLE mul_ln61_5 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_13s_16s_24ns_24_4_1_U6 SOURCE nn.cpp:61 VARIABLE add_ln61_4 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_14s_16s_24ns_24_4_1_U7 SOURCE nn.cpp:61 VARIABLE mul_ln61_6 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_14s_16s_24ns_24_4_1_U7 SOURCE nn.cpp:61 VARIABLE add_ln61_5 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_14s_16s_24ns_24_4_1_U8 SOURCE nn.cpp:61 VARIABLE mul_ln61_7 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_14s_16s_24ns_24_4_1_U8 SOURCE nn.cpp:61 VARIABLE add_ln61_6 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_13s_16s_24ns_24_4_1_U9 SOURCE nn.cpp:61 VARIABLE mul_ln61_8 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_13s_16s_24ns_24_4_1_U9 SOURCE nn.cpp:61 VARIABLE add_ln61_7 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_14s_16s_24ns_24_4_1_U10 SOURCE nn.cpp:61 VARIABLE mul_ln61_9 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_14s_16s_24ns_24_4_1_U10 SOURCE nn.cpp:61 VARIABLE add_ln61_8 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U11 SOURCE nn.cpp:61 VARIABLE mul_ln61_10 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U11 SOURCE nn.cpp:61 VARIABLE add_ln61_9 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U12 SOURCE nn.cpp:61 VARIABLE mul_ln61_11 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U12 SOURCE nn.cpp:61 VARIABLE add_ln61_10 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_16s_24ns_24_4_1_U13 SOURCE nn.cpp:61 VARIABLE mul_ln61_12 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_16s_24ns_24_4_1_U13 SOURCE nn.cpp:61 VARIABLE add_ln61_11 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_14s_16s_24ns_24_4_1_U14 SOURCE nn.cpp:61 VARIABLE mul_ln61_13 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_14s_16s_24ns_24_4_1_U14 SOURCE nn.cpp:61 VARIABLE add_ln61_12 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15s_16s_24ns_24_4_1_U15 SOURCE nn.cpp:61 VARIABLE mul_ln61_14 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15s_16s_24ns_24_4_1_U15 SOURCE nn.cpp:61 VARIABLE add_ln61_13 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15s_16s_24ns_24_4_1_U16 SOURCE nn.cpp:61 VARIABLE mul_ln61_15 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15s_16s_24ns_24_4_1_U16 SOURCE nn.cpp:61 VARIABLE add_ln61_14 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_13s_16s_24ns_24_4_1_U17 SOURCE nn.cpp:61 VARIABLE mul_ln61_16 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_13s_16s_24ns_24_4_1_U17 SOURCE nn.cpp:61 VARIABLE add_ln61_15 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_13s_16s_24ns_24_4_1_U18 SOURCE nn.cpp:61 VARIABLE mul_ln61_17 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_13s_16s_24ns_24_4_1_U18 SOURCE nn.cpp:61 VARIABLE add_ln61_16 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_13s_16s_24ns_24_4_1_U19 SOURCE nn.cpp:61 VARIABLE mul_ln61_18 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_13s_16s_24ns_24_4_1_U19 SOURCE nn.cpp:61 VARIABLE add_ln61_17 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_14s_16s_24ns_24_4_1_U20 SOURCE nn.cpp:61 VARIABLE mul_ln61_19 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_14s_16s_24ns_24_4_1_U20 SOURCE nn.cpp:61 VARIABLE add_ln61_18 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U21 SOURCE nn.cpp:61 VARIABLE mul_ln61_20 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U21 SOURCE nn.cpp:61 VARIABLE add_ln61_19 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_13s_16s_24ns_24_4_1_U22 SOURCE nn.cpp:61 VARIABLE mul_ln61_21 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_13s_16s_24ns_24_4_1_U22 SOURCE nn.cpp:61 VARIABLE add_ln61_20 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U23 SOURCE nn.cpp:61 VARIABLE mul_ln61_22 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U23 SOURCE nn.cpp:61 VARIABLE add_ln61_21 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U24 SOURCE nn.cpp:61 VARIABLE mul_ln61_23 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U24 SOURCE nn.cpp:61 VARIABLE add_ln61_22 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_14s_16s_24ns_24_4_1_U25 SOURCE nn.cpp:61 VARIABLE mul_ln61_24 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_14s_16s_24ns_24_4_1_U25 SOURCE nn.cpp:61 VARIABLE add_ln61_23 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_16s_24ns_24_4_1_U26 SOURCE nn.cpp:61 VARIABLE mul_ln61_25 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_16s_24ns_24_4_1_U26 SOURCE nn.cpp:61 VARIABLE add_ln61_24 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U27 SOURCE nn.cpp:61 VARIABLE mul_ln61_26 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U27 SOURCE nn.cpp:61 VARIABLE add_ln61_25 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_13s_16s_24ns_24_4_1_U28 SOURCE nn.cpp:61 VARIABLE mul_ln61_27 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_13s_16s_24ns_24_4_1_U28 SOURCE nn.cpp:61 VARIABLE add_ln61_26 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_16s_24ns_24_4_1_U29 SOURCE nn.cpp:61 VARIABLE mul_ln61_28 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_16s_24ns_24_4_1_U29 SOURCE nn.cpp:61 VARIABLE add_ln61_27 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_14s_16s_24ns_24_4_1_U30 SOURCE nn.cpp:61 VARIABLE mul_ln61_29 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_14s_16s_24ns_24_4_1_U30 SOURCE nn.cpp:61 VARIABLE add_ln61_28 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_14s_16s_24ns_24_4_1_U31 SOURCE nn.cpp:61 VARIABLE mul_ln61_30 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_14s_16s_24ns_24_4_1_U31 SOURCE nn.cpp:61 VARIABLE add_ln61_29 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_16s_24ns_24_4_1_U32 SOURCE nn.cpp:61 VARIABLE mul_ln61_31 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_16s_24ns_24_4_1_U32 SOURCE nn.cpp:61 VARIABLE add_ln61_30 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U33 SOURCE nn.cpp:61 VARIABLE mul_ln61_32 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_16s_24ns_24_4_1_U33 SOURCE nn.cpp:61 VARIABLE add_ln61_31 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U34 SOURCE nn.cpp:61 VARIABLE mul_ln61_33 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_16s_24ns_24_4_1_U34 SOURCE nn.cpp:61 VARIABLE add_ln61_32 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_16s_24ns_24_4_1_U35 SOURCE nn.cpp:61 VARIABLE mul_ln61_34 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_16s_24ns_24_4_1_U35 SOURCE nn.cpp:61 VARIABLE add_ln61_33 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_13s_16s_24ns_24_4_1_U36 SOURCE nn.cpp:61 VARIABLE mul_ln61_35 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_13s_16s_24ns_24_4_1_U36 SOURCE nn.cpp:61 VARIABLE add_ln61_34 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_14s_16s_24ns_24_4_1_U37 SOURCE nn.cpp:61 VARIABLE mul_ln61_36 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_14s_16s_24ns_24_4_1_U37 SOURCE nn.cpp:61 VARIABLE add_ln61_35 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_13s_16s_24ns_24_4_1_U38 SOURCE nn.cpp:61 VARIABLE mul_ln61_37 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_13s_16s_24ns_24_4_1_U38 SOURCE nn.cpp:61 VARIABLE add_ln61_36 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_14s_16s_24ns_24_4_1_U39 SOURCE nn.cpp:61 VARIABLE mul_ln61_38 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_14s_16s_24ns_24_4_1_U39 SOURCE nn.cpp:61 VARIABLE add_ln61_37 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_13s_16s_24ns_24_4_1_U40 SOURCE nn.cpp:61 VARIABLE mul_ln61_39 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_13s_16s_24ns_24_4_1_U40 SOURCE nn.cpp:61 VARIABLE add_ln61_38 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_16s_24ns_24_4_1_U41 SOURCE nn.cpp:61 VARIABLE mul_ln61_40 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_16s_24ns_24_4_1_U41 SOURCE nn.cpp:61 VARIABLE add_ln61_39 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_13s_16s_24ns_24_4_1_U42 SOURCE nn.cpp:61 VARIABLE mul_ln61_41 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_13s_16s_24ns_24_4_1_U42 SOURCE nn.cpp:61 VARIABLE add_ln61_40 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_13s_16s_24ns_24_4_1_U43 SOURCE nn.cpp:61 VARIABLE mul_ln61_42 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_13s_16s_24ns_24_4_1_U43 SOURCE nn.cpp:61 VARIABLE add_ln61_41 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_3_fu_2196_p2 SOURCE nn.cpp:63 VARIABLE sum_3 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_2202_p2 SOURCE nn.cpp:58 VARIABLE add_ln58 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer1_weights_0_U SOURCE :0 VARIABLE layer1_weights_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer1_weights_1_U SOURCE :0 VARIABLE layer1_weights_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer1_weights_2_U SOURCE :0 VARIABLE layer1_weights_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer1_weights_3_U SOURCE :0 VARIABLE layer1_weights_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer1_weights_4_U SOURCE :0 VARIABLE layer1_weights_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer1_weights_5_U SOURCE :0 VARIABLE layer1_weights_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer1_weights_6_U SOURCE :0 VARIABLE layer1_weights_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer1_weights_7_U SOURCE :0 VARIABLE layer1_weights_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer1_weights_8_U SOURCE :0 VARIABLE layer1_weights_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer1_weights_9_U SOURCE :0 VARIABLE layer1_weights_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer1_weights_10_U SOURCE :0 VARIABLE layer1_weights_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer1_weights_11_U SOURCE :0 VARIABLE layer1_weights_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer1_weights_12_U SOURCE :0 VARIABLE layer1_weights_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer1_weights_13_U SOURCE :0 VARIABLE layer1_weights_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer1_weights_14_U SOURCE :0 VARIABLE layer1_weights_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer1_weights_15_U SOURCE :0 VARIABLE layer1_weights_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer1_weights_16_U SOURCE :0 VARIABLE layer1_weights_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer1_weights_17_U SOURCE :0 VARIABLE layer1_weights_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer1_weights_18_U SOURCE :0 VARIABLE layer1_weights_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer1_weights_19_U SOURCE :0 VARIABLE layer1_weights_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer1_weights_20_U SOURCE :0 VARIABLE layer1_weights_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer1_weights_21_U SOURCE :0 VARIABLE layer1_weights_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer1_weights_22_U SOURCE :0 VARIABLE layer1_weights_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer1_weights_23_U SOURCE :0 VARIABLE layer1_weights_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer1_weights_24_U SOURCE :0 VARIABLE layer1_weights_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer1_weights_25_U SOURCE :0 VARIABLE layer1_weights_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer1_weights_26_U SOURCE :0 VARIABLE layer1_weights_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer1_weights_27_U SOURCE :0 VARIABLE layer1_weights_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer1_weights_28_U SOURCE :0 VARIABLE layer1_weights_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer1_weights_29_U SOURCE :0 VARIABLE layer1_weights_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer1_weights_30_U SOURCE :0 VARIABLE layer1_weights_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer1_weights_31_U SOURCE :0 VARIABLE layer1_weights_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer1_weights_32_U SOURCE :0 VARIABLE layer1_weights_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer1_weights_33_U SOURCE :0 VARIABLE layer1_weights_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer1_weights_34_U SOURCE :0 VARIABLE layer1_weights_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer1_weights_35_U SOURCE :0 VARIABLE layer1_weights_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer1_weights_36_U SOURCE :0 VARIABLE layer1_weights_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer1_weights_37_U SOURCE :0 VARIABLE layer1_weights_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer1_weights_38_U SOURCE :0 VARIABLE layer1_weights_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer1_weights_39_U SOURCE :0 VARIABLE layer1_weights_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer1_weights_40_U SOURCE :0 VARIABLE layer1_weights_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer1_weights_41_U SOURCE :0 VARIABLE layer1_weights_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer1_weights_42_U SOURCE :0 VARIABLE layer1_weights_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME layer1_bias_U SOURCE :0 VARIABLE layer1_bias LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 43 BRAM 44 URAM 0}} neural_network_Pipeline_VITIS_LOOP_68_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_fu_1633_p2 SOURCE nn.cpp:68 VARIABLE add_ln68 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11s_15ns_24_1_1_U139 SOURCE nn.cpp:73 VARIABLE mul_ln73 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7s_15ns_24s_24_4_1_U140 SOURCE nn.cpp:73 VARIABLE mul_ln73_1 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7s_15ns_24s_24_4_1_U140 SOURCE nn.cpp:73 VARIABLE add_ln73 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_15ns_24ns_24_4_1_U141 SOURCE nn.cpp:73 VARIABLE mul_ln73_2 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_15ns_24ns_24_4_1_U141 SOURCE nn.cpp:73 VARIABLE add_ln73_1 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_15ns_24ns_24_4_1_U142 SOURCE nn.cpp:73 VARIABLE mul_ln73_3 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_15ns_24ns_24_4_1_U142 SOURCE nn.cpp:73 VARIABLE add_ln73_2 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_15ns_24ns_24_4_1_U143 SOURCE nn.cpp:73 VARIABLE mul_ln73_4 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_15ns_24ns_24_4_1_U143 SOURCE nn.cpp:73 VARIABLE add_ln73_3 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_15ns_24s_24_4_1_U144 SOURCE nn.cpp:73 VARIABLE mul_ln73_5 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_15ns_24s_24_4_1_U144 SOURCE nn.cpp:73 VARIABLE add_ln73_4 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_15ns_24ns_24_4_1_U145 SOURCE nn.cpp:73 VARIABLE mul_ln73_6 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_15ns_24ns_24_4_1_U145 SOURCE nn.cpp:73 VARIABLE add_ln73_5 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_15ns_24ns_24_4_1_U146 SOURCE nn.cpp:73 VARIABLE mul_ln73_7 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_15ns_24ns_24_4_1_U146 SOURCE nn.cpp:73 VARIABLE add_ln73_6 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11ns_15ns_24ns_24_4_1_U147 SOURCE nn.cpp:73 VARIABLE mul_ln73_8 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11ns_15ns_24ns_24_4_1_U147 SOURCE nn.cpp:73 VARIABLE add_ln73_7 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_15ns_24ns_24_4_1_U148 SOURCE nn.cpp:73 VARIABLE mul_ln73_9 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_15ns_24ns_24_4_1_U148 SOURCE nn.cpp:73 VARIABLE add_ln73_8 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_15ns_24ns_24_4_1_U149 SOURCE nn.cpp:73 VARIABLE mul_ln73_10 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_15ns_24ns_24_4_1_U149 SOURCE nn.cpp:73 VARIABLE add_ln73_9 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_15ns_24ns_24_4_1_U150 SOURCE nn.cpp:73 VARIABLE mul_ln73_11 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_15ns_24ns_24_4_1_U150 SOURCE nn.cpp:73 VARIABLE add_ln73_10 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_15ns_24ns_24_4_1_U151 SOURCE nn.cpp:73 VARIABLE mul_ln73_12 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_15ns_24ns_24_4_1_U151 SOURCE nn.cpp:73 VARIABLE add_ln73_11 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_15ns_24ns_24_4_1_U152 SOURCE nn.cpp:73 VARIABLE mul_ln73_13 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_15ns_24ns_24_4_1_U152 SOURCE nn.cpp:73 VARIABLE add_ln73_12 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_15ns_24ns_24_4_1_U153 SOURCE nn.cpp:73 VARIABLE mul_ln73_14 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_15ns_24ns_24_4_1_U153 SOURCE nn.cpp:73 VARIABLE add_ln73_13 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_15ns_24ns_24_4_1_U154 SOURCE nn.cpp:73 VARIABLE mul_ln73_15 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_15ns_24ns_24_4_1_U154 SOURCE nn.cpp:73 VARIABLE add_ln73_14 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_15ns_24ns_24_4_1_U155 SOURCE nn.cpp:73 VARIABLE mul_ln73_16 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_15ns_24ns_24_4_1_U155 SOURCE nn.cpp:73 VARIABLE add_ln73_15 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10ns_15ns_24ns_24_4_1_U156 SOURCE nn.cpp:73 VARIABLE mul_ln73_17 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10ns_15ns_24ns_24_4_1_U156 SOURCE nn.cpp:73 VARIABLE add_ln73_16 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_15ns_24s_24_4_1_U157 SOURCE nn.cpp:73 VARIABLE mul_ln73_18 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_15ns_24s_24_4_1_U157 SOURCE nn.cpp:73 VARIABLE add_ln73_17 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11ns_15ns_24ns_24_4_1_U158 SOURCE nn.cpp:73 VARIABLE mul_ln73_19 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11ns_15ns_24ns_24_4_1_U158 SOURCE nn.cpp:73 VARIABLE add_ln73_18 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_15ns_24ns_24_4_1_U159 SOURCE nn.cpp:73 VARIABLE mul_ln73_20 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_15ns_24ns_24_4_1_U159 SOURCE nn.cpp:73 VARIABLE add_ln73_19 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_15ns_24ns_24_4_1_U160 SOURCE nn.cpp:73 VARIABLE mul_ln73_21 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_15ns_24ns_24_4_1_U160 SOURCE nn.cpp:73 VARIABLE add_ln73_20 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_15ns_24s_24_4_1_U161 SOURCE nn.cpp:73 VARIABLE mul_ln73_22 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_15ns_24s_24_4_1_U161 SOURCE nn.cpp:73 VARIABLE add_ln73_21 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7s_15ns_24s_24_4_1_U162 SOURCE nn.cpp:73 VARIABLE mul_ln73_23 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7s_15ns_24s_24_4_1_U162 SOURCE nn.cpp:73 VARIABLE add_ln73_22 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_15ns_24ns_24_4_1_U163 SOURCE nn.cpp:73 VARIABLE mul_ln73_24 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_15ns_24ns_24_4_1_U163 SOURCE nn.cpp:73 VARIABLE add_ln73_23 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_15ns_24ns_24_4_1_U164 SOURCE nn.cpp:73 VARIABLE mul_ln73_25 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_15ns_24ns_24_4_1_U164 SOURCE nn.cpp:73 VARIABLE add_ln73_24 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_15ns_24s_24_4_1_U165 SOURCE nn.cpp:73 VARIABLE mul_ln73_26 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_15ns_24s_24_4_1_U165 SOURCE nn.cpp:73 VARIABLE add_ln73_25 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_15ns_24ns_24_4_1_U166 SOURCE nn.cpp:73 VARIABLE mul_ln73_27 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_15ns_24ns_24_4_1_U166 SOURCE nn.cpp:73 VARIABLE add_ln73_26 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_15ns_24ns_24_4_1_U167 SOURCE nn.cpp:73 VARIABLE mul_ln73_28 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_15ns_24ns_24_4_1_U167 SOURCE nn.cpp:73 VARIABLE add_ln73_27 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_15ns_24ns_24_4_1_U168 SOURCE nn.cpp:73 VARIABLE mul_ln73_29 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_15ns_24ns_24_4_1_U168 SOURCE nn.cpp:73 VARIABLE add_ln73_28 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10ns_15ns_24ns_24_4_1_U169 SOURCE nn.cpp:73 VARIABLE mul_ln73_30 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10ns_15ns_24ns_24_4_1_U169 SOURCE nn.cpp:73 VARIABLE add_ln73_29 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_15ns_24ns_24_4_1_U170 SOURCE nn.cpp:73 VARIABLE mul_ln73_31 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_15ns_24ns_24_4_1_U170 SOURCE nn.cpp:73 VARIABLE add_ln73_30 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_13s_15ns_24ns_24_4_1_U171 SOURCE nn.cpp:73 VARIABLE mul_ln73_32 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_13s_15ns_24ns_24_4_1_U171 SOURCE nn.cpp:73 VARIABLE add_ln73_31 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_5s_15ns_24s_24_4_1_U172 SOURCE nn.cpp:73 VARIABLE mul_ln73_33 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_5s_15ns_24s_24_4_1_U172 SOURCE nn.cpp:73 VARIABLE add_ln73_32 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_15ns_24ns_24_4_1_U173 SOURCE nn.cpp:73 VARIABLE mul_ln73_34 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_15ns_24ns_24_4_1_U173 SOURCE nn.cpp:73 VARIABLE add_ln73_33 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_15ns_24ns_24_4_1_U174 SOURCE nn.cpp:73 VARIABLE mul_ln73_35 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_15ns_24ns_24_4_1_U174 SOURCE nn.cpp:73 VARIABLE add_ln73_34 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_15ns_24ns_24_4_1_U175 SOURCE nn.cpp:73 VARIABLE mul_ln73_36 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_15ns_24ns_24_4_1_U175 SOURCE nn.cpp:73 VARIABLE add_ln73_35 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_15ns_24ns_24_4_1_U176 SOURCE nn.cpp:73 VARIABLE mul_ln73_37 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_15ns_24ns_24_4_1_U176 SOURCE nn.cpp:73 VARIABLE add_ln73_36 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_15ns_24ns_24_4_1_U177 SOURCE nn.cpp:73 VARIABLE mul_ln73_38 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_15ns_24ns_24_4_1_U177 SOURCE nn.cpp:73 VARIABLE add_ln73_37 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_15ns_24ns_24_4_1_U178 SOURCE nn.cpp:73 VARIABLE mul_ln73_39 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_15ns_24ns_24_4_1_U178 SOURCE nn.cpp:73 VARIABLE add_ln73_38 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_15ns_24ns_24_4_1_U179 SOURCE nn.cpp:73 VARIABLE mul_ln73_40 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_15ns_24ns_24_4_1_U179 SOURCE nn.cpp:73 VARIABLE add_ln73_39 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_15ns_24ns_24_4_1_U180 SOURCE nn.cpp:73 VARIABLE mul_ln73_41 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_15ns_24ns_24_4_1_U180 SOURCE nn.cpp:73 VARIABLE add_ln73_40 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_15ns_24ns_24_4_1_U181 SOURCE nn.cpp:73 VARIABLE mul_ln73_42 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_15ns_24ns_24_4_1_U181 SOURCE nn.cpp:73 VARIABLE add_ln73_41 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_15ns_24s_24_4_1_U182 SOURCE nn.cpp:73 VARIABLE mul_ln73_43 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_15ns_24s_24_4_1_U182 SOURCE nn.cpp:73 VARIABLE add_ln73_42 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_15ns_24ns_24_4_1_U183 SOURCE nn.cpp:73 VARIABLE mul_ln73_44 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_15ns_24ns_24_4_1_U183 SOURCE nn.cpp:73 VARIABLE add_ln73_43 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_15ns_24ns_24_4_1_U184 SOURCE nn.cpp:73 VARIABLE mul_ln73_45 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_15ns_24ns_24_4_1_U184 SOURCE nn.cpp:73 VARIABLE add_ln73_44 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_15ns_24ns_24_4_1_U185 SOURCE nn.cpp:73 VARIABLE mul_ln73_46 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_15ns_24ns_24_4_1_U185 SOURCE nn.cpp:73 VARIABLE add_ln73_45 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_15ns_24ns_24_4_1_U186 SOURCE nn.cpp:73 VARIABLE mul_ln73_47 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_15ns_24ns_24_4_1_U186 SOURCE nn.cpp:73 VARIABLE add_ln73_46 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_15ns_24s_24_4_1_U187 SOURCE nn.cpp:73 VARIABLE mul_ln73_48 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_15ns_24s_24_4_1_U187 SOURCE nn.cpp:73 VARIABLE add_ln73_47 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_15ns_24ns_24_4_1_U188 SOURCE nn.cpp:73 VARIABLE mul_ln73_49 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_15ns_24ns_24_4_1_U188 SOURCE nn.cpp:73 VARIABLE add_ln73_48 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_15ns_24ns_24_4_1_U189 SOURCE nn.cpp:73 VARIABLE mul_ln73_50 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_15ns_24ns_24_4_1_U189 SOURCE nn.cpp:73 VARIABLE add_ln73_49 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_15ns_24ns_24_4_1_U190 SOURCE nn.cpp:73 VARIABLE mul_ln73_51 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_15ns_24ns_24_4_1_U190 SOURCE nn.cpp:73 VARIABLE add_ln73_50 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_15ns_24ns_24_4_1_U191 SOURCE nn.cpp:73 VARIABLE mul_ln73_52 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_15ns_24ns_24_4_1_U191 SOURCE nn.cpp:73 VARIABLE add_ln73_51 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_5ns_15ns_24ns_24_4_1_U192 SOURCE nn.cpp:73 VARIABLE mul_ln73_53 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_5ns_15ns_24ns_24_4_1_U192 SOURCE nn.cpp:73 VARIABLE add_ln73_52 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_15ns_24ns_24_4_1_U193 SOURCE nn.cpp:73 VARIABLE mul_ln73_54 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_15ns_24ns_24_4_1_U193 SOURCE nn.cpp:73 VARIABLE add_ln73_53 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_5ns_15ns_24ns_24_4_1_U194 SOURCE nn.cpp:73 VARIABLE mul_ln73_55 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_5ns_15ns_24ns_24_4_1_U194 SOURCE nn.cpp:73 VARIABLE add_ln73_54 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_15ns_24ns_24_4_1_U195 SOURCE nn.cpp:73 VARIABLE mul_ln73_56 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_15ns_24ns_24_4_1_U195 SOURCE nn.cpp:73 VARIABLE add_ln73_55 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME layer2_output_d0 SOURCE nn.cpp:75 VARIABLE sum_1 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer2_weights_0_U SOURCE :0 VARIABLE layer2_weights_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer2_weights_1_U SOURCE :0 VARIABLE layer2_weights_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer2_weights_2_U SOURCE :0 VARIABLE layer2_weights_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer2_weights_3_U SOURCE :0 VARIABLE layer2_weights_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer2_weights_4_U SOURCE :0 VARIABLE layer2_weights_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer2_weights_5_U SOURCE :0 VARIABLE layer2_weights_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer2_weights_6_U SOURCE :0 VARIABLE layer2_weights_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer2_weights_7_U SOURCE :0 VARIABLE layer2_weights_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer2_weights_8_U SOURCE :0 VARIABLE layer2_weights_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer2_weights_9_U SOURCE :0 VARIABLE layer2_weights_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer2_weights_12_U SOURCE :0 VARIABLE layer2_weights_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer2_weights_13_U SOURCE :0 VARIABLE layer2_weights_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer2_weights_14_U SOURCE :0 VARIABLE layer2_weights_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer2_weights_15_U SOURCE :0 VARIABLE layer2_weights_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer2_weights_16_U SOURCE :0 VARIABLE layer2_weights_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer2_weights_18_U SOURCE :0 VARIABLE layer2_weights_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer2_weights_20_U SOURCE :0 VARIABLE layer2_weights_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer2_weights_21_U SOURCE :0 VARIABLE layer2_weights_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer2_weights_22_U SOURCE :0 VARIABLE layer2_weights_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer2_weights_23_U SOURCE :0 VARIABLE layer2_weights_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer2_weights_25_U SOURCE :0 VARIABLE layer2_weights_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer2_weights_26_U SOURCE :0 VARIABLE layer2_weights_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer2_weights_27_U SOURCE :0 VARIABLE layer2_weights_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer2_weights_28_U SOURCE :0 VARIABLE layer2_weights_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer2_weights_29_U SOURCE :0 VARIABLE layer2_weights_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer2_weights_30_U SOURCE :0 VARIABLE layer2_weights_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer2_weights_31_U SOURCE :0 VARIABLE layer2_weights_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer2_weights_32_U SOURCE :0 VARIABLE layer2_weights_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer2_weights_33_U SOURCE :0 VARIABLE layer2_weights_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer2_weights_34_U SOURCE :0 VARIABLE layer2_weights_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer2_weights_35_U SOURCE :0 VARIABLE layer2_weights_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer2_weights_36_U SOURCE :0 VARIABLE layer2_weights_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer2_weights_37_U SOURCE :0 VARIABLE layer2_weights_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer2_weights_38_U SOURCE :0 VARIABLE layer2_weights_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer2_weights_39_U SOURCE :0 VARIABLE layer2_weights_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer2_weights_40_U SOURCE :0 VARIABLE layer2_weights_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer2_weights_41_U SOURCE :0 VARIABLE layer2_weights_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer2_weights_42_U SOURCE :0 VARIABLE layer2_weights_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer2_weights_43_U SOURCE :0 VARIABLE layer2_weights_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer2_weights_44_U SOURCE :0 VARIABLE layer2_weights_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer2_weights_45_U SOURCE :0 VARIABLE layer2_weights_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer2_weights_46_U SOURCE :0 VARIABLE layer2_weights_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer2_weights_48_U SOURCE :0 VARIABLE layer2_weights_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer2_weights_49_U SOURCE :0 VARIABLE layer2_weights_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer2_weights_50_U SOURCE :0 VARIABLE layer2_weights_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer2_weights_51_U SOURCE :0 VARIABLE layer2_weights_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer2_weights_52_U SOURCE :0 VARIABLE layer2_weights_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer2_weights_53_U SOURCE :0 VARIABLE layer2_weights_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer2_weights_54_U SOURCE :0 VARIABLE layer2_weights_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer2_weights_55_U SOURCE :0 VARIABLE layer2_weights_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer2_weights_56_U SOURCE :0 VARIABLE layer2_weights_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer2_weights_57_U SOURCE :0 VARIABLE layer2_weights_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer2_weights_58_U SOURCE :0 VARIABLE layer2_weights_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer2_weights_59_U SOURCE :0 VARIABLE layer2_weights_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer2_weights_61_U SOURCE :0 VARIABLE layer2_weights_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer2_weights_62_U SOURCE :0 VARIABLE layer2_weights_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME layer2_weights_63_U SOURCE :0 VARIABLE layer2_weights_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME layer2_bias_U SOURCE :0 VARIABLE layer2_bias LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 57 BRAM 58 URAM 0}} neural_network_Pipeline_VITIS_LOOP_22_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_90_p2 SOURCE nn.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_22_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} neural_network_Pipeline_VITIS_LOOP_28_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_259_p2 SOURCE nn.cpp:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME x_fu_279_p2 SOURCE nn.cpp:30 VARIABLE x LOOP VITIS_LOOP_28_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_25ns_18ns_43_1_1_U331 SOURCE /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:247 VARIABLE f_x_msb_2_lsb LOOP VITIS_LOOP_28_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln249_fu_528_p2 SOURCE /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:249 VARIABLE add_ln249 LOOP VITIS_LOOP_28_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME exp_x_msb_2_lsb_m_1_fu_538_p2 SOURCE /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:249 VARIABLE exp_x_msb_2_lsb_m_1 LOOP VITIS_LOOP_28_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_25ns_25ns_50_1_1_U330 SOURCE /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:262 VARIABLE y_lo LOOP VITIS_LOOP_28_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME y_l_fu_574_p2 SOURCE /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:264 VARIABLE y_l LOOP VITIS_LOOP_28_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_4_fu_646_p2 SOURCE nn.cpp:31 VARIABLE sum_4 LOOP VITIS_LOOP_28_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME f_x_lsb_table_U SOURCE {} VARIABLE f_x_lsb_table LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME exp_x_msb_2_m_1_table_U SOURCE {} VARIABLE exp_x_msb_2_m_1_table LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME exp_x_msb_1_table_U SOURCE {} VARIABLE exp_x_msb_1_table LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 3 BRAM 0 URAM 0}} neural_network_Pipeline_VITIS_LOOP_35_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_89_p2 SOURCE nn.cpp:35 VARIABLE add_ln35 LOOP VITIS_LOOP_35_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} neural_network {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME layer1_output_U SOURCE nn.cpp:52 VARIABLE layer1_output LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME layer2_output_U SOURCE nn.cpp:53 VARIABLE layer2_output LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 103 BRAM 102 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.97 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.04 seconds; current allocated memory: 1.599 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for neural_network.
INFO: [VLOG 209-307] Generating Verilog RTL for neural_network.
Execute       syn_report -model neural_network -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.87 MHz
Command     autosyn done; 14.09 sec.
Command   csynth_design done; 75.49 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 66.6 seconds. CPU system time: 5.28 seconds. Elapsed time: 75.49 seconds; current allocated memory: 154.500 MB.
Command ap_source done; error code: 1; 80.89 sec.
Execute cleanup_all 
