/*                                                                  */
/* Licensed Materials - Property of IBM                             */
/*                                                                  */
/* Blue Gene/Q                                                      */
/*                                                                  */
/* (c) Copyright IBM Corp. 2011, 2012 All Rights Reserved           */
/*                                                                  */
/* US Government Users Restricted Rights - Use, duplication or      */
/* disclosure restricted by GSA ADP Schedule Contract with IBM      */
/* Corporation.                                                     */
/*                                                                  */
/* This software is available to you under either the GNU General   */
/* Public License (GPL) version 2 or the Eclipse Public License     */
/* (EPL) at your discretion.                                        */
/*                                                                  */

#ifndef _DCR_NAMES_H
#define _DCR_NAMES_H


 #include <hwi/include/bqc/bedram_dcr.h>
 #include <hwi/include/bqc/cs_dcr.h>
 #include <hwi/include/bqc/dc_arbiter_dcr.h>
 #include <hwi/include/bqc/devbus_dcr.h>
 #include <hwi/include/bqc/dr_arb_dcr.h>
 #include <hwi/include/bqc/en_dcr.h>
 #include <hwi/include/bqc/l1p_dcr.h>
 #include <hwi/include/bqc/l2_central_dcr.h>
 #include <hwi/include/bqc/l2_counter_dcr.h>
 #include <hwi/include/bqc/l2_dcr.h>
 #include <hwi/include/bqc/ms_genct_dcr.h>
 #include <hwi/include/bqc/mu_dcr.h>
 #include <hwi/include/bqc/nd_500_dcr.h>
 #include <hwi/include/bqc/nd_rese_dcr.h>
 #include <hwi/include/bqc/nd_x2_dcr.h>
 #include <hwi/include/bqc/pe_dcr.h>
 #include <hwi/include/bqc/serdes_left_dcr.h>
 #include <hwi/include/bqc/serdes_right_dcr.h>
 #include <hwi/include/bqc/testint_dcr.h>
 #include <hwi/include/bqc/wu_dcr.h>


 typedef struct BG_DCR_Name_t
 {
   char*    dcrName;
   uint32_t dcrNumber;
   char*    comment;
 } BG_DCR_Name;

 extern const BG_DCR_Name dcrNameList[];

 #ifdef _DCR_NAMES_INCLUDE_LIST
 const BG_DCR_Name dcrNameList[] = {

{ "BEDRAM_DCR__BEDRAM_CONTROL", BEDRAM_DCR(BEDRAM_CONTROL) },
{ "BEDRAM_DCR__INTERRUPT_INTERNAL_ERROR_SW_INFO", BEDRAM_DCR(INTERRUPT_INTERNAL_ERROR_SW_INFO) },
{ "BEDRAM_DCR__INTERRUPT_INTERNAL_ERROR_HW_INFO", BEDRAM_DCR(INTERRUPT_INTERNAL_ERROR_HW_INFO) },
{ "BEDRAM_DCR__INTERRUPT_INTERNAL_ERROR_DATA_INFO", BEDRAM_DCR(INTERRUPT_INTERNAL_ERROR_DATA_INFO) },
{ "BEDRAM_DCR__BEDRAM_INTERRUPT_STATUS__STATE", BEDRAM_DCR(BEDRAM_INTERRUPT_STATUS__STATE) },
{ "BEDRAM_DCR__BEDRAM_INTERRUPT_STATUS__FIRST", BEDRAM_DCR(BEDRAM_INTERRUPT_STATUS__FIRST) },
{ "BEDRAM_DCR__BEDRAM_INTERRUPT_STATUS__FORCE", BEDRAM_DCR(BEDRAM_INTERRUPT_STATUS__FORCE) },
{ "BEDRAM_DCR__BEDRAM_INTERRUPT_STATUS__MACHINE_CHECK", BEDRAM_DCR(BEDRAM_INTERRUPT_STATUS__MACHINE_CHECK) },
{ "BEDRAM_DCR__BEDRAM_INTERRUPT_STATUS__CRITICAL", BEDRAM_DCR(BEDRAM_INTERRUPT_STATUS__CRITICAL) },
{ "BEDRAM_DCR__BEDRAM_INTERRUPT_STATUS__NONCRITICAL", BEDRAM_DCR(BEDRAM_INTERRUPT_STATUS__NONCRITICAL) },
{ "BEDRAM_DCR__INTERRUPT_INTERNAL_ERROR__STATE", BEDRAM_DCR(INTERRUPT_INTERNAL_ERROR__STATE) },
{ "BEDRAM_DCR__INTERRUPT_INTERNAL_ERROR__FIRST", BEDRAM_DCR(INTERRUPT_INTERNAL_ERROR__FIRST) },
{ "BEDRAM_DCR__INTERRUPT_INTERNAL_ERROR__FORCE", BEDRAM_DCR(INTERRUPT_INTERNAL_ERROR__FORCE) },
{ "BEDRAM_DCR__INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK", BEDRAM_DCR(INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK) },
{ "BEDRAM_DCR__INTERRUPT_INTERNAL_ERROR__CRITICAL", BEDRAM_DCR(INTERRUPT_INTERNAL_ERROR__CRITICAL) },
{ "BEDRAM_DCR__INTERRUPT_INTERNAL_ERROR__NONCRITICAL", BEDRAM_DCR(INTERRUPT_INTERNAL_ERROR__NONCRITICAL) },
{ "BEDRAM_DCR__BEDRAM_INTERRUPT_STATUS_CONTROL_LOW", BEDRAM_DCR(BEDRAM_INTERRUPT_STATUS_CONTROL_LOW) },
{ "BEDRAM_DCR__BEDRAM_INTERRUPT_STATUS_CONTROL_HIGH", BEDRAM_DCR(BEDRAM_INTERRUPT_STATUS_CONTROL_HIGH) },
{ "BEDRAM_DCR__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH", BEDRAM_DCR(INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH) },
{ "CS_DCR__CONTROLREG_0", CS_DCR(CONTROLREG_0) },
{ "CS_DCR__CONTROLREG_1", CS_DCR(CONTROLREG_1) },
{ "CS_DCR__THRESHOLD", CS_DCR(THRESHOLD) },
{ "CS_DCR__PHASE", CS_DCR(PHASE) },
{ "CS_DCR__STATUS_1", CS_DCR(STATUS_1) },
{ "CS_DCR__STATUS_2", CS_DCR(STATUS_2) },
{ "CS_DCR__INTERRUPT_INTERNAL_ERROR_SW_INFO", CS_DCR(INTERRUPT_INTERNAL_ERROR_SW_INFO) },
{ "CS_DCR__INTERRUPT_INTERNAL_ERROR_HW_INFO", CS_DCR(INTERRUPT_INTERNAL_ERROR_HW_INFO) },
{ "CS_DCR__INTERRUPT_INTERNAL_ERROR_DATA_INFO", CS_DCR(INTERRUPT_INTERNAL_ERROR_DATA_INFO) },
{ "CS_DCR__CLOCKSTOP_INTERRUPT_STATE__STATE", CS_DCR(CLOCKSTOP_INTERRUPT_STATE__STATE) },
{ "CS_DCR__CLOCKSTOP_INTERRUPT_STATE__FIRST", CS_DCR(CLOCKSTOP_INTERRUPT_STATE__FIRST) },
{ "CS_DCR__CLOCKSTOP_INTERRUPT_STATE__FORCE", CS_DCR(CLOCKSTOP_INTERRUPT_STATE__FORCE) },
{ "CS_DCR__CLOCKSTOP_INTERRUPT_STATE__MACHINE_CHECK", CS_DCR(CLOCKSTOP_INTERRUPT_STATE__MACHINE_CHECK) },
{ "CS_DCR__CLOCKSTOP_INTERRUPT_STATE__CRITICAL", CS_DCR(CLOCKSTOP_INTERRUPT_STATE__CRITICAL) },
{ "CS_DCR__CLOCKSTOP_INTERRUPT_STATE__NONCRITICAL", CS_DCR(CLOCKSTOP_INTERRUPT_STATE__NONCRITICAL) },
{ "CS_DCR__INTERRUPT_INTERNAL_ERROR__STATE", CS_DCR(INTERRUPT_INTERNAL_ERROR__STATE) },
{ "CS_DCR__INTERRUPT_INTERNAL_ERROR__FIRST", CS_DCR(INTERRUPT_INTERNAL_ERROR__FIRST) },
{ "CS_DCR__INTERRUPT_INTERNAL_ERROR__FORCE", CS_DCR(INTERRUPT_INTERNAL_ERROR__FORCE) },
{ "CS_DCR__INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK", CS_DCR(INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK) },
{ "CS_DCR__INTERRUPT_INTERNAL_ERROR__CRITICAL", CS_DCR(INTERRUPT_INTERNAL_ERROR__CRITICAL) },
{ "CS_DCR__INTERRUPT_INTERNAL_ERROR__NONCRITICAL", CS_DCR(INTERRUPT_INTERNAL_ERROR__NONCRITICAL) },
{ "CS_DCR__CLOCKSTOP_INTERRUPT_STATE_CONTROL_LOW", CS_DCR(CLOCKSTOP_INTERRUPT_STATE_CONTROL_LOW) },
{ "CS_DCR__CLOCKSTOP_INTERRUPT_STATE_CONTROL_HIGH", CS_DCR(CLOCKSTOP_INTERRUPT_STATE_CONTROL_HIGH) },
{ "CS_DCR__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH", CS_DCR(INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH) },
{ "DC_ARBITER_DCR__ARB_CTRL", DC_ARBITER_DCR(ARB_CTRL) },
{ "DC_ARBITER_DCR__STATUS_REG", DC_ARBITER_DCR(STATUS_REG) },
{ "DC_ARBITER_DCR__INTERRUPT_INTERNAL_ERROR_SW_INFO", DC_ARBITER_DCR(INTERRUPT_INTERNAL_ERROR_SW_INFO) },
{ "DC_ARBITER_DCR__INTERRUPT_INTERNAL_ERROR_HW_INFO", DC_ARBITER_DCR(INTERRUPT_INTERNAL_ERROR_HW_INFO) },
{ "DC_ARBITER_DCR__INTERRUPT_INTERNAL_ERROR_DATA_INFO", DC_ARBITER_DCR(INTERRUPT_INTERNAL_ERROR_DATA_INFO) },
{ "DC_ARBITER_DCR__INT_REG__STATE", DC_ARBITER_DCR(INT_REG__STATE) },
{ "DC_ARBITER_DCR__INT_REG__FIRST", DC_ARBITER_DCR(INT_REG__FIRST) },
{ "DC_ARBITER_DCR__INT_REG__FORCE", DC_ARBITER_DCR(INT_REG__FORCE) },
{ "DC_ARBITER_DCR__INT_REG__MACHINE_CHECK", DC_ARBITER_DCR(INT_REG__MACHINE_CHECK) },
{ "DC_ARBITER_DCR__INT_REG__CRITICAL", DC_ARBITER_DCR(INT_REG__CRITICAL) },
{ "DC_ARBITER_DCR__INT_REG__NONCRITICAL", DC_ARBITER_DCR(INT_REG__NONCRITICAL) },
{ "DC_ARBITER_DCR__INTERRUPT_INTERNAL_ERROR__STATE", DC_ARBITER_DCR(INTERRUPT_INTERNAL_ERROR__STATE) },
{ "DC_ARBITER_DCR__INTERRUPT_INTERNAL_ERROR__FIRST", DC_ARBITER_DCR(INTERRUPT_INTERNAL_ERROR__FIRST) },
{ "DC_ARBITER_DCR__INTERRUPT_INTERNAL_ERROR__FORCE", DC_ARBITER_DCR(INTERRUPT_INTERNAL_ERROR__FORCE) },
{ "DC_ARBITER_DCR__INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK", DC_ARBITER_DCR(INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK) },
{ "DC_ARBITER_DCR__INTERRUPT_INTERNAL_ERROR__CRITICAL", DC_ARBITER_DCR(INTERRUPT_INTERNAL_ERROR__CRITICAL) },
{ "DC_ARBITER_DCR__INTERRUPT_INTERNAL_ERROR__NONCRITICAL", DC_ARBITER_DCR(INTERRUPT_INTERNAL_ERROR__NONCRITICAL) },
{ "DC_ARBITER_DCR__INT_REG_CONTROL_LOW", DC_ARBITER_DCR(INT_REG_CONTROL_LOW) },
{ "DC_ARBITER_DCR__INT_REG_CONTROL_HIGH", DC_ARBITER_DCR(INT_REG_CONTROL_HIGH) },
{ "DC_ARBITER_DCR__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH", DC_ARBITER_DCR(INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH) },
{ "DEVBUS_DCR__DEVBUS_CONTROL", DEVBUS_DCR(DEVBUS_CONTROL) },
{ "DEVBUS_DCR__DEVBUS_DEBUG", DEVBUS_DCR(DEVBUS_DEBUG) },
{ "DEVBUS_DCR__DEVBUS_PEEK", DEVBUS_DCR(DEVBUS_PEEK) },
{ "DEVBUS_DCR__PCIE_CFG", DEVBUS_DCR(PCIE_CFG) },
{ "DEVBUS_DCR__SWITCH_CFG", DEVBUS_DCR(SWITCH_CFG) },
{ "DEVBUS_DCR__SPARE", DEVBUS_DCR(SPARE) },
{ "DEVBUS_DCR__UPC_DB_COUNTER", DEVBUS_DCR(UPC_DB_COUNTER) },
{ "DEVBUS_DCR__UPC_DB_COUNTER_CONTROL_RW", DEVBUS_DCR(UPC_DB_COUNTER_CONTROL_RW) },
{ "DEVBUS_DCR__UPC_DB_COUNTER_CONTROL_W1S", DEVBUS_DCR(UPC_DB_COUNTER_CONTROL_W1S) },
{ "DEVBUS_DCR__UPC_DB_COUNTER_CONTROL_W1C", DEVBUS_DCR(UPC_DB_COUNTER_CONTROL_W1C) },
{ "DEVBUS_DCR__UPC_DB_CONFIG", DEVBUS_DCR(UPC_DB_CONFIG) },
{ "DEVBUS_DCR__INTERRUPT_INTERNAL_ERROR_SW_INFO", DEVBUS_DCR(INTERRUPT_INTERNAL_ERROR_SW_INFO) },
{ "DEVBUS_DCR__INTERRUPT_INTERNAL_ERROR_HW_INFO", DEVBUS_DCR(INTERRUPT_INTERNAL_ERROR_HW_INFO) },
{ "DEVBUS_DCR__INTERRUPT_INTERNAL_ERROR_DATA_INFO", DEVBUS_DCR(INTERRUPT_INTERNAL_ERROR_DATA_INFO) },
{ "DEVBUS_DCR__DB_INTERRUPT_STATE__STATE", DEVBUS_DCR(DB_INTERRUPT_STATE__STATE) },
{ "DEVBUS_DCR__DB_INTERRUPT_STATE__FIRST", DEVBUS_DCR(DB_INTERRUPT_STATE__FIRST) },
{ "DEVBUS_DCR__DB_INTERRUPT_STATE__FORCE", DEVBUS_DCR(DB_INTERRUPT_STATE__FORCE) },
{ "DEVBUS_DCR__DB_INTERRUPT_STATE__MACHINE_CHECK", DEVBUS_DCR(DB_INTERRUPT_STATE__MACHINE_CHECK) },
{ "DEVBUS_DCR__DB_INTERRUPT_STATE__CRITICAL", DEVBUS_DCR(DB_INTERRUPT_STATE__CRITICAL) },
{ "DEVBUS_DCR__DB_INTERRUPT_STATE__NONCRITICAL", DEVBUS_DCR(DB_INTERRUPT_STATE__NONCRITICAL) },
{ "DEVBUS_DCR__INTERRUPT_INTERNAL_ERROR__STATE", DEVBUS_DCR(INTERRUPT_INTERNAL_ERROR__STATE) },
{ "DEVBUS_DCR__INTERRUPT_INTERNAL_ERROR__FIRST", DEVBUS_DCR(INTERRUPT_INTERNAL_ERROR__FIRST) },
{ "DEVBUS_DCR__INTERRUPT_INTERNAL_ERROR__FORCE", DEVBUS_DCR(INTERRUPT_INTERNAL_ERROR__FORCE) },
{ "DEVBUS_DCR__INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK", DEVBUS_DCR(INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK) },
{ "DEVBUS_DCR__INTERRUPT_INTERNAL_ERROR__CRITICAL", DEVBUS_DCR(INTERRUPT_INTERNAL_ERROR__CRITICAL) },
{ "DEVBUS_DCR__INTERRUPT_INTERNAL_ERROR__NONCRITICAL", DEVBUS_DCR(INTERRUPT_INTERNAL_ERROR__NONCRITICAL) },
{ "DEVBUS_DCR__DB_INTERRUPT_STATE_CONTROL_LOW", DEVBUS_DCR(DB_INTERRUPT_STATE_CONTROL_LOW) },
{ "DEVBUS_DCR__DB_INTERRUPT_STATE_CONTROL_HIGH", DEVBUS_DCR(DB_INTERRUPT_STATE_CONTROL_HIGH) },
{ "DEVBUS_DCR__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH", DEVBUS_DCR(INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH) },
{ "DR_ARB_DCR_0__SCOM_MC", DR_ARB_DCR(0,SCOM_MC) },
{ "DR_ARB_DCR_0__SCOM_MCS", DR_ARB_DCR(0,SCOM_MCS) },
{ "DR_ARB_DCR_0__SCOM_IOM", DR_ARB_DCR(0,SCOM_IOM) },
{ "DR_ARB_DCR_0__MAP_ADDRESS", DR_ARB_DCR(0,MAP_ADDRESS) },
{ "DR_ARB_DCR_0__INTERRUPT_INTERNAL_ERROR_SW_INFO", DR_ARB_DCR(0,INTERRUPT_INTERNAL_ERROR_SW_INFO) },
{ "DR_ARB_DCR_0__INTERRUPT_INTERNAL_ERROR_HW_INFO", DR_ARB_DCR(0,INTERRUPT_INTERNAL_ERROR_HW_INFO) },
{ "DR_ARB_DCR_0__INTERRUPT_INTERNAL_ERROR_DATA_INFO", DR_ARB_DCR(0,INTERRUPT_INTERNAL_ERROR_DATA_INFO) },
{ "DR_ARB_DCR_0__L2_INTERRUPT_STATE__STATE", DR_ARB_DCR(0,L2_INTERRUPT_STATE__STATE) },
{ "DR_ARB_DCR_0__L2_INTERRUPT_STATE__FIRST", DR_ARB_DCR(0,L2_INTERRUPT_STATE__FIRST) },
{ "DR_ARB_DCR_0__L2_INTERRUPT_STATE__FORCE", DR_ARB_DCR(0,L2_INTERRUPT_STATE__FORCE) },
{ "DR_ARB_DCR_0__L2_INTERRUPT_STATE__MACHINE_CHECK", DR_ARB_DCR(0,L2_INTERRUPT_STATE__MACHINE_CHECK) },
{ "DR_ARB_DCR_0__L2_INTERRUPT_STATE__CRITICAL", DR_ARB_DCR(0,L2_INTERRUPT_STATE__CRITICAL) },
{ "DR_ARB_DCR_0__L2_INTERRUPT_STATE__NONCRITICAL", DR_ARB_DCR(0,L2_INTERRUPT_STATE__NONCRITICAL) },
{ "DR_ARB_DCR_0__INTERRUPT_INTERNAL_ERROR__STATE", DR_ARB_DCR(0,INTERRUPT_INTERNAL_ERROR__STATE) },
{ "DR_ARB_DCR_0__INTERRUPT_INTERNAL_ERROR__FIRST", DR_ARB_DCR(0,INTERRUPT_INTERNAL_ERROR__FIRST) },
{ "DR_ARB_DCR_0__INTERRUPT_INTERNAL_ERROR__FORCE", DR_ARB_DCR(0,INTERRUPT_INTERNAL_ERROR__FORCE) },
{ "DR_ARB_DCR_0__INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK", DR_ARB_DCR(0,INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK) },
{ "DR_ARB_DCR_0__INTERRUPT_INTERNAL_ERROR__CRITICAL", DR_ARB_DCR(0,INTERRUPT_INTERNAL_ERROR__CRITICAL) },
{ "DR_ARB_DCR_0__INTERRUPT_INTERNAL_ERROR__NONCRITICAL", DR_ARB_DCR(0,INTERRUPT_INTERNAL_ERROR__NONCRITICAL) },
{ "DR_ARB_DCR_0__L2_INTERRUPT_STATE_CONTROL_LOW", DR_ARB_DCR(0,L2_INTERRUPT_STATE_CONTROL_LOW) },
{ "DR_ARB_DCR_0__L2_INTERRUPT_STATE_CONTROL_HIGH", DR_ARB_DCR(0,L2_INTERRUPT_STATE_CONTROL_HIGH) },
{ "DR_ARB_DCR_0__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH", DR_ARB_DCR(0,INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH) },
{ "DR_ARB_DCR_1__SCOM_MC", DR_ARB_DCR(1,SCOM_MC) },
{ "DR_ARB_DCR_1__SCOM_MCS", DR_ARB_DCR(1,SCOM_MCS) },
{ "DR_ARB_DCR_1__SCOM_IOM", DR_ARB_DCR(1,SCOM_IOM) },
{ "DR_ARB_DCR_1__MAP_ADDRESS", DR_ARB_DCR(1,MAP_ADDRESS) },
{ "DR_ARB_DCR_1__INTERRUPT_INTERNAL_ERROR_SW_INFO", DR_ARB_DCR(1,INTERRUPT_INTERNAL_ERROR_SW_INFO) },
{ "DR_ARB_DCR_1__INTERRUPT_INTERNAL_ERROR_HW_INFO", DR_ARB_DCR(1,INTERRUPT_INTERNAL_ERROR_HW_INFO) },
{ "DR_ARB_DCR_1__INTERRUPT_INTERNAL_ERROR_DATA_INFO", DR_ARB_DCR(1,INTERRUPT_INTERNAL_ERROR_DATA_INFO) },
{ "DR_ARB_DCR_1__L2_INTERRUPT_STATE__STATE", DR_ARB_DCR(1,L2_INTERRUPT_STATE__STATE) },
{ "DR_ARB_DCR_1__L2_INTERRUPT_STATE__FIRST", DR_ARB_DCR(1,L2_INTERRUPT_STATE__FIRST) },
{ "DR_ARB_DCR_1__L2_INTERRUPT_STATE__FORCE", DR_ARB_DCR(1,L2_INTERRUPT_STATE__FORCE) },
{ "DR_ARB_DCR_1__L2_INTERRUPT_STATE__MACHINE_CHECK", DR_ARB_DCR(1,L2_INTERRUPT_STATE__MACHINE_CHECK) },
{ "DR_ARB_DCR_1__L2_INTERRUPT_STATE__CRITICAL", DR_ARB_DCR(1,L2_INTERRUPT_STATE__CRITICAL) },
{ "DR_ARB_DCR_1__L2_INTERRUPT_STATE__NONCRITICAL", DR_ARB_DCR(1,L2_INTERRUPT_STATE__NONCRITICAL) },
{ "DR_ARB_DCR_1__INTERRUPT_INTERNAL_ERROR__STATE", DR_ARB_DCR(1,INTERRUPT_INTERNAL_ERROR__STATE) },
{ "DR_ARB_DCR_1__INTERRUPT_INTERNAL_ERROR__FIRST", DR_ARB_DCR(1,INTERRUPT_INTERNAL_ERROR__FIRST) },
{ "DR_ARB_DCR_1__INTERRUPT_INTERNAL_ERROR__FORCE", DR_ARB_DCR(1,INTERRUPT_INTERNAL_ERROR__FORCE) },
{ "DR_ARB_DCR_1__INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK", DR_ARB_DCR(1,INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK) },
{ "DR_ARB_DCR_1__INTERRUPT_INTERNAL_ERROR__CRITICAL", DR_ARB_DCR(1,INTERRUPT_INTERNAL_ERROR__CRITICAL) },
{ "DR_ARB_DCR_1__INTERRUPT_INTERNAL_ERROR__NONCRITICAL", DR_ARB_DCR(1,INTERRUPT_INTERNAL_ERROR__NONCRITICAL) },
{ "DR_ARB_DCR_1__L2_INTERRUPT_STATE_CONTROL_LOW", DR_ARB_DCR(1,L2_INTERRUPT_STATE_CONTROL_LOW) },
{ "DR_ARB_DCR_1__L2_INTERRUPT_STATE_CONTROL_HIGH", DR_ARB_DCR(1,L2_INTERRUPT_STATE_CONTROL_HIGH) },
{ "DR_ARB_DCR_1__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH", DR_ARB_DCR(1,INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH) },
{ "EN_DCR__EN0_THRESHOLDS", EN_DCR(EN0_THRESHOLDS) },
{ "EN_DCR__EN1_THRESHOLDS", EN_DCR(EN1_THRESHOLDS) },
{ "EN_DCR__EN2_THRESHOLDS", EN_DCR(EN2_THRESHOLDS) },
{ "EN_DCR__EN3_THRESHOLDS", EN_DCR(EN3_THRESHOLDS) },
{ "EN_DCR__EN4_THRESHOLDS", EN_DCR(EN4_THRESHOLDS) },
{ "EN_DCR__EN5_MASK", EN_DCR(EN5_MASK) },
{ "EN_DCR__EN_CONTROL", EN_DCR(EN_CONTROL) },
{ "EN_DCR__EN0_INPUT", EN_DCR(EN0_INPUT) },
{ "EN_DCR__EN1_INPUT", EN_DCR(EN1_INPUT) },
{ "EN_DCR__EN2_INPUT", EN_DCR(EN2_INPUT) },
{ "EN_DCR__EN3_INPUT", EN_DCR(EN3_INPUT) },
{ "EN_DCR__EN4_INPUT", EN_DCR(EN4_INPUT) },
{ "EN_DCR__EN5_INPUT", EN_DCR(EN5_INPUT) },
{ "EN_DCR__PARITY", EN_DCR(PARITY) },
{ "EN_DCR__TVSENSE", EN_DCR(TVSENSE) },
{ "EN_DCR__FSM_DEBUG", EN_DCR(FSM_DEBUG) },
{ "EN_DCR__USER", EN_DCR(USER) },
{ "EN_DCR__TVSENSE_THRESHOLDS", EN_DCR(TVSENSE_THRESHOLDS) },
{ "EN_DCR__INTERRUPT_INTERNAL_ERROR_SW_INFO", EN_DCR(INTERRUPT_INTERNAL_ERROR_SW_INFO) },
{ "EN_DCR__INTERRUPT_INTERNAL_ERROR_HW_INFO", EN_DCR(INTERRUPT_INTERNAL_ERROR_HW_INFO) },
{ "EN_DCR__INTERRUPT_INTERNAL_ERROR_DATA_INFO", EN_DCR(INTERRUPT_INTERNAL_ERROR_DATA_INFO) },
{ "EN_DCR__ENVMON_INTERRUPT_STATE__STATE", EN_DCR(ENVMON_INTERRUPT_STATE__STATE) },
{ "EN_DCR__ENVMON_INTERRUPT_STATE__FIRST", EN_DCR(ENVMON_INTERRUPT_STATE__FIRST) },
{ "EN_DCR__ENVMON_INTERRUPT_STATE__FORCE", EN_DCR(ENVMON_INTERRUPT_STATE__FORCE) },
{ "EN_DCR__ENVMON_INTERRUPT_STATE__MACHINE_CHECK", EN_DCR(ENVMON_INTERRUPT_STATE__MACHINE_CHECK) },
{ "EN_DCR__ENVMON_INTERRUPT_STATE__CRITICAL", EN_DCR(ENVMON_INTERRUPT_STATE__CRITICAL) },
{ "EN_DCR__ENVMON_INTERRUPT_STATE__NONCRITICAL", EN_DCR(ENVMON_INTERRUPT_STATE__NONCRITICAL) },
{ "EN_DCR__INTERRUPT_INTERNAL_ERROR__STATE", EN_DCR(INTERRUPT_INTERNAL_ERROR__STATE) },
{ "EN_DCR__INTERRUPT_INTERNAL_ERROR__FIRST", EN_DCR(INTERRUPT_INTERNAL_ERROR__FIRST) },
{ "EN_DCR__INTERRUPT_INTERNAL_ERROR__FORCE", EN_DCR(INTERRUPT_INTERNAL_ERROR__FORCE) },
{ "EN_DCR__INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK", EN_DCR(INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK) },
{ "EN_DCR__INTERRUPT_INTERNAL_ERROR__CRITICAL", EN_DCR(INTERRUPT_INTERNAL_ERROR__CRITICAL) },
{ "EN_DCR__INTERRUPT_INTERNAL_ERROR__NONCRITICAL", EN_DCR(INTERRUPT_INTERNAL_ERROR__NONCRITICAL) },
{ "EN_DCR__ENVMON_INTERRUPT_STATE_CONTROL_LOW", EN_DCR(ENVMON_INTERRUPT_STATE_CONTROL_LOW) },
{ "EN_DCR__ENVMON_INTERRUPT_STATE_CONTROL_HIGH", EN_DCR(ENVMON_INTERRUPT_STATE_CONTROL_HIGH) },
{ "EN_DCR__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH", EN_DCR(INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH) },

// ------------------------------------------------------------------------
// NOTE: the GEA "DCRs" defined in gea_dcr.h are not really DCRs and are
//       intentionally omitted here.
// ------------------------------------------------------------------------

{ "L1P_DCR_0__L1P_MMIO_IMAGE", L1P_DCR(0,L1P_MMIO_IMAGE) },
{ "L1P_DCR_0__DCR_TEST", L1P_DCR(0,DCR_TEST) },
{ "L1P_DCR_0__INTERRUPT_INTERNAL_ERROR_SW_INFO", L1P_DCR(0,INTERRUPT_INTERNAL_ERROR_SW_INFO) },
{ "L1P_DCR_0__INTERRUPT_INTERNAL_ERROR_HW_INFO", L1P_DCR(0,INTERRUPT_INTERNAL_ERROR_HW_INFO) },
{ "L1P_DCR_0__INTERRUPT_INTERNAL_ERROR_DATA_INFO", L1P_DCR(0,INTERRUPT_INTERNAL_ERROR_DATA_INFO) },
{ "L1P_DCR_0__INTERRUPT_STATE_A__STATE", L1P_DCR(0,INTERRUPT_STATE_A__STATE) },
{ "L1P_DCR_0__INTERRUPT_STATE_A__FIRST", L1P_DCR(0,INTERRUPT_STATE_A__FIRST) },
{ "L1P_DCR_0__INTERRUPT_STATE_A__FORCE", L1P_DCR(0,INTERRUPT_STATE_A__FORCE) },
{ "L1P_DCR_0__INTERRUPT_STATE_A__MACHINE_CHECK", L1P_DCR(0,INTERRUPT_STATE_A__MACHINE_CHECK) },
{ "L1P_DCR_0__INTERRUPT_STATE_A__CRITICAL", L1P_DCR(0,INTERRUPT_STATE_A__CRITICAL) },
{ "L1P_DCR_0__INTERRUPT_STATE_A__NONCRITICAL", L1P_DCR(0,INTERRUPT_STATE_A__NONCRITICAL) },
{ "L1P_DCR_0__INTERRUPT_INTERNAL_ERROR__STATE", L1P_DCR(0,INTERRUPT_INTERNAL_ERROR__STATE) },
{ "L1P_DCR_0__INTERRUPT_INTERNAL_ERROR__FIRST", L1P_DCR(0,INTERRUPT_INTERNAL_ERROR__FIRST) },
{ "L1P_DCR_0__INTERRUPT_INTERNAL_ERROR__FORCE", L1P_DCR(0,INTERRUPT_INTERNAL_ERROR__FORCE) },
{ "L1P_DCR_0__INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK", L1P_DCR(0,INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK) },
{ "L1P_DCR_0__INTERRUPT_INTERNAL_ERROR__CRITICAL", L1P_DCR(0,INTERRUPT_INTERNAL_ERROR__CRITICAL) },
{ "L1P_DCR_0__INTERRUPT_INTERNAL_ERROR__NONCRITICAL", L1P_DCR(0,INTERRUPT_INTERNAL_ERROR__NONCRITICAL) },
{ "L1P_DCR_0__INTERRUPT_STATE_A_CONTROL_LOW", L1P_DCR(0,INTERRUPT_STATE_A_CONTROL_LOW) },
{ "L1P_DCR_0__INTERRUPT_STATE_A_CONTROL_HIGH", L1P_DCR(0,INTERRUPT_STATE_A_CONTROL_HIGH) },
{ "L1P_DCR_0__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH", L1P_DCR(0,INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH) },
{ "L1P_DCR_1__L1P_MMIO_IMAGE", L1P_DCR(1,L1P_MMIO_IMAGE) },
{ "L1P_DCR_1__DCR_TEST", L1P_DCR(1,DCR_TEST) },
{ "L1P_DCR_1__INTERRUPT_INTERNAL_ERROR_SW_INFO", L1P_DCR(1,INTERRUPT_INTERNAL_ERROR_SW_INFO) },
{ "L1P_DCR_1__INTERRUPT_INTERNAL_ERROR_HW_INFO", L1P_DCR(1,INTERRUPT_INTERNAL_ERROR_HW_INFO) },
{ "L1P_DCR_1__INTERRUPT_INTERNAL_ERROR_DATA_INFO", L1P_DCR(1,INTERRUPT_INTERNAL_ERROR_DATA_INFO) },
{ "L1P_DCR_1__INTERRUPT_STATE_A__STATE", L1P_DCR(1,INTERRUPT_STATE_A__STATE) },
{ "L1P_DCR_1__INTERRUPT_STATE_A__FIRST", L1P_DCR(1,INTERRUPT_STATE_A__FIRST) },
{ "L1P_DCR_1__INTERRUPT_STATE_A__FORCE", L1P_DCR(1,INTERRUPT_STATE_A__FORCE) },
{ "L1P_DCR_1__INTERRUPT_STATE_A__MACHINE_CHECK", L1P_DCR(1,INTERRUPT_STATE_A__MACHINE_CHECK) },
{ "L1P_DCR_1__INTERRUPT_STATE_A__CRITICAL", L1P_DCR(1,INTERRUPT_STATE_A__CRITICAL) },
{ "L1P_DCR_1__INTERRUPT_STATE_A__NONCRITICAL", L1P_DCR(1,INTERRUPT_STATE_A__NONCRITICAL) },
{ "L1P_DCR_1__INTERRUPT_INTERNAL_ERROR__STATE", L1P_DCR(1,INTERRUPT_INTERNAL_ERROR__STATE) },
{ "L1P_DCR_1__INTERRUPT_INTERNAL_ERROR__FIRST", L1P_DCR(1,INTERRUPT_INTERNAL_ERROR__FIRST) },
{ "L1P_DCR_1__INTERRUPT_INTERNAL_ERROR__FORCE", L1P_DCR(1,INTERRUPT_INTERNAL_ERROR__FORCE) },
{ "L1P_DCR_1__INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK", L1P_DCR(1,INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK) },
{ "L1P_DCR_1__INTERRUPT_INTERNAL_ERROR__CRITICAL", L1P_DCR(1,INTERRUPT_INTERNAL_ERROR__CRITICAL) },
{ "L1P_DCR_1__INTERRUPT_INTERNAL_ERROR__NONCRITICAL", L1P_DCR(1,INTERRUPT_INTERNAL_ERROR__NONCRITICAL) },
{ "L1P_DCR_1__INTERRUPT_STATE_A_CONTROL_LOW", L1P_DCR(1,INTERRUPT_STATE_A_CONTROL_LOW) },
{ "L1P_DCR_1__INTERRUPT_STATE_A_CONTROL_HIGH", L1P_DCR(1,INTERRUPT_STATE_A_CONTROL_HIGH) },
{ "L1P_DCR_1__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH", L1P_DCR(1,INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH) },
{ "L1P_DCR_2__L1P_MMIO_IMAGE", L1P_DCR(2,L1P_MMIO_IMAGE) },
{ "L1P_DCR_2__DCR_TEST", L1P_DCR(2,DCR_TEST) },
{ "L1P_DCR_2__INTERRUPT_INTERNAL_ERROR_SW_INFO", L1P_DCR(2,INTERRUPT_INTERNAL_ERROR_SW_INFO) },
{ "L1P_DCR_2__INTERRUPT_INTERNAL_ERROR_HW_INFO", L1P_DCR(2,INTERRUPT_INTERNAL_ERROR_HW_INFO) },
{ "L1P_DCR_2__INTERRUPT_INTERNAL_ERROR_DATA_INFO", L1P_DCR(2,INTERRUPT_INTERNAL_ERROR_DATA_INFO) },
{ "L1P_DCR_2__INTERRUPT_STATE_A__STATE", L1P_DCR(2,INTERRUPT_STATE_A__STATE) },
{ "L1P_DCR_2__INTERRUPT_STATE_A__FIRST", L1P_DCR(2,INTERRUPT_STATE_A__FIRST) },
{ "L1P_DCR_2__INTERRUPT_STATE_A__FORCE", L1P_DCR(2,INTERRUPT_STATE_A__FORCE) },
{ "L1P_DCR_2__INTERRUPT_STATE_A__MACHINE_CHECK", L1P_DCR(2,INTERRUPT_STATE_A__MACHINE_CHECK) },
{ "L1P_DCR_2__INTERRUPT_STATE_A__CRITICAL", L1P_DCR(2,INTERRUPT_STATE_A__CRITICAL) },
{ "L1P_DCR_2__INTERRUPT_STATE_A__NONCRITICAL", L1P_DCR(2,INTERRUPT_STATE_A__NONCRITICAL) },
{ "L1P_DCR_2__INTERRUPT_INTERNAL_ERROR__STATE", L1P_DCR(2,INTERRUPT_INTERNAL_ERROR__STATE) },
{ "L1P_DCR_2__INTERRUPT_INTERNAL_ERROR__FIRST", L1P_DCR(2,INTERRUPT_INTERNAL_ERROR__FIRST) },
{ "L1P_DCR_2__INTERRUPT_INTERNAL_ERROR__FORCE", L1P_DCR(2,INTERRUPT_INTERNAL_ERROR__FORCE) },
{ "L1P_DCR_2__INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK", L1P_DCR(2,INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK) },
{ "L1P_DCR_2__INTERRUPT_INTERNAL_ERROR__CRITICAL", L1P_DCR(2,INTERRUPT_INTERNAL_ERROR__CRITICAL) },
{ "L1P_DCR_2__INTERRUPT_INTERNAL_ERROR__NONCRITICAL", L1P_DCR(2,INTERRUPT_INTERNAL_ERROR__NONCRITICAL) },
{ "L1P_DCR_2__INTERRUPT_STATE_A_CONTROL_LOW", L1P_DCR(2,INTERRUPT_STATE_A_CONTROL_LOW) },
{ "L1P_DCR_2__INTERRUPT_STATE_A_CONTROL_HIGH", L1P_DCR(2,INTERRUPT_STATE_A_CONTROL_HIGH) },
{ "L1P_DCR_2__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH", L1P_DCR(2,INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH) },
{ "L1P_DCR_3__L1P_MMIO_IMAGE", L1P_DCR(3,L1P_MMIO_IMAGE) },
{ "L1P_DCR_3__DCR_TEST", L1P_DCR(3,DCR_TEST) },
{ "L1P_DCR_3__INTERRUPT_INTERNAL_ERROR_SW_INFO", L1P_DCR(3,INTERRUPT_INTERNAL_ERROR_SW_INFO) },
{ "L1P_DCR_3__INTERRUPT_INTERNAL_ERROR_HW_INFO", L1P_DCR(3,INTERRUPT_INTERNAL_ERROR_HW_INFO) },
{ "L1P_DCR_3__INTERRUPT_INTERNAL_ERROR_DATA_INFO", L1P_DCR(3,INTERRUPT_INTERNAL_ERROR_DATA_INFO) },
{ "L1P_DCR_3__INTERRUPT_STATE_A__STATE", L1P_DCR(3,INTERRUPT_STATE_A__STATE) },
{ "L1P_DCR_3__INTERRUPT_STATE_A__FIRST", L1P_DCR(3,INTERRUPT_STATE_A__FIRST) },
{ "L1P_DCR_3__INTERRUPT_STATE_A__FORCE", L1P_DCR(3,INTERRUPT_STATE_A__FORCE) },
{ "L1P_DCR_3__INTERRUPT_STATE_A__MACHINE_CHECK", L1P_DCR(3,INTERRUPT_STATE_A__MACHINE_CHECK) },
{ "L1P_DCR_3__INTERRUPT_STATE_A__CRITICAL", L1P_DCR(3,INTERRUPT_STATE_A__CRITICAL) },
{ "L1P_DCR_3__INTERRUPT_STATE_A__NONCRITICAL", L1P_DCR(3,INTERRUPT_STATE_A__NONCRITICAL) },
{ "L1P_DCR_3__INTERRUPT_INTERNAL_ERROR__STATE", L1P_DCR(3,INTERRUPT_INTERNAL_ERROR__STATE) },
{ "L1P_DCR_3__INTERRUPT_INTERNAL_ERROR__FIRST", L1P_DCR(3,INTERRUPT_INTERNAL_ERROR__FIRST) },
{ "L1P_DCR_3__INTERRUPT_INTERNAL_ERROR__FORCE", L1P_DCR(3,INTERRUPT_INTERNAL_ERROR__FORCE) },
{ "L1P_DCR_3__INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK", L1P_DCR(3,INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK) },
{ "L1P_DCR_3__INTERRUPT_INTERNAL_ERROR__CRITICAL", L1P_DCR(3,INTERRUPT_INTERNAL_ERROR__CRITICAL) },
{ "L1P_DCR_3__INTERRUPT_INTERNAL_ERROR__NONCRITICAL", L1P_DCR(3,INTERRUPT_INTERNAL_ERROR__NONCRITICAL) },
{ "L1P_DCR_3__INTERRUPT_STATE_A_CONTROL_LOW", L1P_DCR(3,INTERRUPT_STATE_A_CONTROL_LOW) },
{ "L1P_DCR_3__INTERRUPT_STATE_A_CONTROL_HIGH", L1P_DCR(3,INTERRUPT_STATE_A_CONTROL_HIGH) },
{ "L1P_DCR_3__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH", L1P_DCR(3,INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH) },
{ "L1P_DCR_4__L1P_MMIO_IMAGE", L1P_DCR(4,L1P_MMIO_IMAGE) },
{ "L1P_DCR_4__DCR_TEST", L1P_DCR(4,DCR_TEST) },
{ "L1P_DCR_4__INTERRUPT_INTERNAL_ERROR_SW_INFO", L1P_DCR(4,INTERRUPT_INTERNAL_ERROR_SW_INFO) },
{ "L1P_DCR_4__INTERRUPT_INTERNAL_ERROR_HW_INFO", L1P_DCR(4,INTERRUPT_INTERNAL_ERROR_HW_INFO) },
{ "L1P_DCR_4__INTERRUPT_INTERNAL_ERROR_DATA_INFO", L1P_DCR(4,INTERRUPT_INTERNAL_ERROR_DATA_INFO) },
{ "L1P_DCR_4__INTERRUPT_STATE_A__STATE", L1P_DCR(4,INTERRUPT_STATE_A__STATE) },
{ "L1P_DCR_4__INTERRUPT_STATE_A__FIRST", L1P_DCR(4,INTERRUPT_STATE_A__FIRST) },
{ "L1P_DCR_4__INTERRUPT_STATE_A__FORCE", L1P_DCR(4,INTERRUPT_STATE_A__FORCE) },
{ "L1P_DCR_4__INTERRUPT_STATE_A__MACHINE_CHECK", L1P_DCR(4,INTERRUPT_STATE_A__MACHINE_CHECK) },
{ "L1P_DCR_4__INTERRUPT_STATE_A__CRITICAL", L1P_DCR(4,INTERRUPT_STATE_A__CRITICAL) },
{ "L1P_DCR_4__INTERRUPT_STATE_A__NONCRITICAL", L1P_DCR(4,INTERRUPT_STATE_A__NONCRITICAL) },
{ "L1P_DCR_4__INTERRUPT_INTERNAL_ERROR__STATE", L1P_DCR(4,INTERRUPT_INTERNAL_ERROR__STATE) },
{ "L1P_DCR_4__INTERRUPT_INTERNAL_ERROR__FIRST", L1P_DCR(4,INTERRUPT_INTERNAL_ERROR__FIRST) },
{ "L1P_DCR_4__INTERRUPT_INTERNAL_ERROR__FORCE", L1P_DCR(4,INTERRUPT_INTERNAL_ERROR__FORCE) },
{ "L1P_DCR_4__INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK", L1P_DCR(4,INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK) },
{ "L1P_DCR_4__INTERRUPT_INTERNAL_ERROR__CRITICAL", L1P_DCR(4,INTERRUPT_INTERNAL_ERROR__CRITICAL) },
{ "L1P_DCR_4__INTERRUPT_INTERNAL_ERROR__NONCRITICAL", L1P_DCR(4,INTERRUPT_INTERNAL_ERROR__NONCRITICAL) },
{ "L1P_DCR_4__INTERRUPT_STATE_A_CONTROL_LOW", L1P_DCR(4,INTERRUPT_STATE_A_CONTROL_LOW) },
{ "L1P_DCR_4__INTERRUPT_STATE_A_CONTROL_HIGH", L1P_DCR(4,INTERRUPT_STATE_A_CONTROL_HIGH) },
{ "L1P_DCR_4__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH", L1P_DCR(4,INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH) },
{ "L1P_DCR_5__L1P_MMIO_IMAGE", L1P_DCR(5,L1P_MMIO_IMAGE) },
{ "L1P_DCR_5__DCR_TEST", L1P_DCR(5,DCR_TEST) },
{ "L1P_DCR_5__INTERRUPT_INTERNAL_ERROR_SW_INFO", L1P_DCR(5,INTERRUPT_INTERNAL_ERROR_SW_INFO) },
{ "L1P_DCR_5__INTERRUPT_INTERNAL_ERROR_HW_INFO", L1P_DCR(5,INTERRUPT_INTERNAL_ERROR_HW_INFO) },
{ "L1P_DCR_5__INTERRUPT_INTERNAL_ERROR_DATA_INFO", L1P_DCR(5,INTERRUPT_INTERNAL_ERROR_DATA_INFO) },
{ "L1P_DCR_5__INTERRUPT_STATE_A__STATE", L1P_DCR(5,INTERRUPT_STATE_A__STATE) },
{ "L1P_DCR_5__INTERRUPT_STATE_A__FIRST", L1P_DCR(5,INTERRUPT_STATE_A__FIRST) },
{ "L1P_DCR_5__INTERRUPT_STATE_A__FORCE", L1P_DCR(5,INTERRUPT_STATE_A__FORCE) },
{ "L1P_DCR_5__INTERRUPT_STATE_A__MACHINE_CHECK", L1P_DCR(5,INTERRUPT_STATE_A__MACHINE_CHECK) },
{ "L1P_DCR_5__INTERRUPT_STATE_A__CRITICAL", L1P_DCR(5,INTERRUPT_STATE_A__CRITICAL) },
{ "L1P_DCR_5__INTERRUPT_STATE_A__NONCRITICAL", L1P_DCR(5,INTERRUPT_STATE_A__NONCRITICAL) },
{ "L1P_DCR_5__INTERRUPT_INTERNAL_ERROR__STATE", L1P_DCR(5,INTERRUPT_INTERNAL_ERROR__STATE) },
{ "L1P_DCR_5__INTERRUPT_INTERNAL_ERROR__FIRST", L1P_DCR(5,INTERRUPT_INTERNAL_ERROR__FIRST) },
{ "L1P_DCR_5__INTERRUPT_INTERNAL_ERROR__FORCE", L1P_DCR(5,INTERRUPT_INTERNAL_ERROR__FORCE) },
{ "L1P_DCR_5__INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK", L1P_DCR(5,INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK) },
{ "L1P_DCR_5__INTERRUPT_INTERNAL_ERROR__CRITICAL", L1P_DCR(5,INTERRUPT_INTERNAL_ERROR__CRITICAL) },
{ "L1P_DCR_5__INTERRUPT_INTERNAL_ERROR__NONCRITICAL", L1P_DCR(5,INTERRUPT_INTERNAL_ERROR__NONCRITICAL) },
{ "L1P_DCR_5__INTERRUPT_STATE_A_CONTROL_LOW", L1P_DCR(5,INTERRUPT_STATE_A_CONTROL_LOW) },
{ "L1P_DCR_5__INTERRUPT_STATE_A_CONTROL_HIGH", L1P_DCR(5,INTERRUPT_STATE_A_CONTROL_HIGH) },
{ "L1P_DCR_5__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH", L1P_DCR(5,INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH) },
{ "L1P_DCR_6__L1P_MMIO_IMAGE", L1P_DCR(6,L1P_MMIO_IMAGE) },
{ "L1P_DCR_6__DCR_TEST", L1P_DCR(6,DCR_TEST) },
{ "L1P_DCR_6__INTERRUPT_INTERNAL_ERROR_SW_INFO", L1P_DCR(6,INTERRUPT_INTERNAL_ERROR_SW_INFO) },
{ "L1P_DCR_6__INTERRUPT_INTERNAL_ERROR_HW_INFO", L1P_DCR(6,INTERRUPT_INTERNAL_ERROR_HW_INFO) },
{ "L1P_DCR_6__INTERRUPT_INTERNAL_ERROR_DATA_INFO", L1P_DCR(6,INTERRUPT_INTERNAL_ERROR_DATA_INFO) },
{ "L1P_DCR_6__INTERRUPT_STATE_A__STATE", L1P_DCR(6,INTERRUPT_STATE_A__STATE) },
{ "L1P_DCR_6__INTERRUPT_STATE_A__FIRST", L1P_DCR(6,INTERRUPT_STATE_A__FIRST) },
{ "L1P_DCR_6__INTERRUPT_STATE_A__FORCE", L1P_DCR(6,INTERRUPT_STATE_A__FORCE) },
{ "L1P_DCR_6__INTERRUPT_STATE_A__MACHINE_CHECK", L1P_DCR(6,INTERRUPT_STATE_A__MACHINE_CHECK) },
{ "L1P_DCR_6__INTERRUPT_STATE_A__CRITICAL", L1P_DCR(6,INTERRUPT_STATE_A__CRITICAL) },
{ "L1P_DCR_6__INTERRUPT_STATE_A__NONCRITICAL", L1P_DCR(6,INTERRUPT_STATE_A__NONCRITICAL) },
{ "L1P_DCR_6__INTERRUPT_INTERNAL_ERROR__STATE", L1P_DCR(6,INTERRUPT_INTERNAL_ERROR__STATE) },
{ "L1P_DCR_6__INTERRUPT_INTERNAL_ERROR__FIRST", L1P_DCR(6,INTERRUPT_INTERNAL_ERROR__FIRST) },
{ "L1P_DCR_6__INTERRUPT_INTERNAL_ERROR__FORCE", L1P_DCR(6,INTERRUPT_INTERNAL_ERROR__FORCE) },
{ "L1P_DCR_6__INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK", L1P_DCR(6,INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK) },
{ "L1P_DCR_6__INTERRUPT_INTERNAL_ERROR__CRITICAL", L1P_DCR(6,INTERRUPT_INTERNAL_ERROR__CRITICAL) },
{ "L1P_DCR_6__INTERRUPT_INTERNAL_ERROR__NONCRITICAL", L1P_DCR(6,INTERRUPT_INTERNAL_ERROR__NONCRITICAL) },
{ "L1P_DCR_6__INTERRUPT_STATE_A_CONTROL_LOW", L1P_DCR(6,INTERRUPT_STATE_A_CONTROL_LOW) },
{ "L1P_DCR_6__INTERRUPT_STATE_A_CONTROL_HIGH", L1P_DCR(6,INTERRUPT_STATE_A_CONTROL_HIGH) },
{ "L1P_DCR_6__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH", L1P_DCR(6,INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH) },
{ "L1P_DCR_7__L1P_MMIO_IMAGE", L1P_DCR(7,L1P_MMIO_IMAGE) },
{ "L1P_DCR_7__DCR_TEST", L1P_DCR(7,DCR_TEST) },
{ "L1P_DCR_7__INTERRUPT_INTERNAL_ERROR_SW_INFO", L1P_DCR(7,INTERRUPT_INTERNAL_ERROR_SW_INFO) },
{ "L1P_DCR_7__INTERRUPT_INTERNAL_ERROR_HW_INFO", L1P_DCR(7,INTERRUPT_INTERNAL_ERROR_HW_INFO) },
{ "L1P_DCR_7__INTERRUPT_INTERNAL_ERROR_DATA_INFO", L1P_DCR(7,INTERRUPT_INTERNAL_ERROR_DATA_INFO) },
{ "L1P_DCR_7__INTERRUPT_STATE_A__STATE", L1P_DCR(7,INTERRUPT_STATE_A__STATE) },
{ "L1P_DCR_7__INTERRUPT_STATE_A__FIRST", L1P_DCR(7,INTERRUPT_STATE_A__FIRST) },
{ "L1P_DCR_7__INTERRUPT_STATE_A__FORCE", L1P_DCR(7,INTERRUPT_STATE_A__FORCE) },
{ "L1P_DCR_7__INTERRUPT_STATE_A__MACHINE_CHECK", L1P_DCR(7,INTERRUPT_STATE_A__MACHINE_CHECK) },
{ "L1P_DCR_7__INTERRUPT_STATE_A__CRITICAL", L1P_DCR(7,INTERRUPT_STATE_A__CRITICAL) },
{ "L1P_DCR_7__INTERRUPT_STATE_A__NONCRITICAL", L1P_DCR(7,INTERRUPT_STATE_A__NONCRITICAL) },
{ "L1P_DCR_7__INTERRUPT_INTERNAL_ERROR__STATE", L1P_DCR(7,INTERRUPT_INTERNAL_ERROR__STATE) },
{ "L1P_DCR_7__INTERRUPT_INTERNAL_ERROR__FIRST", L1P_DCR(7,INTERRUPT_INTERNAL_ERROR__FIRST) },
{ "L1P_DCR_7__INTERRUPT_INTERNAL_ERROR__FORCE", L1P_DCR(7,INTERRUPT_INTERNAL_ERROR__FORCE) },
{ "L1P_DCR_7__INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK", L1P_DCR(7,INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK) },
{ "L1P_DCR_7__INTERRUPT_INTERNAL_ERROR__CRITICAL", L1P_DCR(7,INTERRUPT_INTERNAL_ERROR__CRITICAL) },
{ "L1P_DCR_7__INTERRUPT_INTERNAL_ERROR__NONCRITICAL", L1P_DCR(7,INTERRUPT_INTERNAL_ERROR__NONCRITICAL) },
{ "L1P_DCR_7__INTERRUPT_STATE_A_CONTROL_LOW", L1P_DCR(7,INTERRUPT_STATE_A_CONTROL_LOW) },
{ "L1P_DCR_7__INTERRUPT_STATE_A_CONTROL_HIGH", L1P_DCR(7,INTERRUPT_STATE_A_CONTROL_HIGH) },
{ "L1P_DCR_7__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH", L1P_DCR(7,INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH) },
{ "L1P_DCR_8__L1P_MMIO_IMAGE", L1P_DCR(8,L1P_MMIO_IMAGE) },
{ "L1P_DCR_8__DCR_TEST", L1P_DCR(8,DCR_TEST) },
{ "L1P_DCR_8__INTERRUPT_INTERNAL_ERROR_SW_INFO", L1P_DCR(8,INTERRUPT_INTERNAL_ERROR_SW_INFO) },
{ "L1P_DCR_8__INTERRUPT_INTERNAL_ERROR_HW_INFO", L1P_DCR(8,INTERRUPT_INTERNAL_ERROR_HW_INFO) },
{ "L1P_DCR_8__INTERRUPT_INTERNAL_ERROR_DATA_INFO", L1P_DCR(8,INTERRUPT_INTERNAL_ERROR_DATA_INFO) },
{ "L1P_DCR_8__INTERRUPT_STATE_A__STATE", L1P_DCR(8,INTERRUPT_STATE_A__STATE) },
{ "L1P_DCR_8__INTERRUPT_STATE_A__FIRST", L1P_DCR(8,INTERRUPT_STATE_A__FIRST) },
{ "L1P_DCR_8__INTERRUPT_STATE_A__FORCE", L1P_DCR(8,INTERRUPT_STATE_A__FORCE) },
{ "L1P_DCR_8__INTERRUPT_STATE_A__MACHINE_CHECK", L1P_DCR(8,INTERRUPT_STATE_A__MACHINE_CHECK) },
{ "L1P_DCR_8__INTERRUPT_STATE_A__CRITICAL", L1P_DCR(8,INTERRUPT_STATE_A__CRITICAL) },
{ "L1P_DCR_8__INTERRUPT_STATE_A__NONCRITICAL", L1P_DCR(8,INTERRUPT_STATE_A__NONCRITICAL) },
{ "L1P_DCR_8__INTERRUPT_INTERNAL_ERROR__STATE", L1P_DCR(8,INTERRUPT_INTERNAL_ERROR__STATE) },
{ "L1P_DCR_8__INTERRUPT_INTERNAL_ERROR__FIRST", L1P_DCR(8,INTERRUPT_INTERNAL_ERROR__FIRST) },
{ "L1P_DCR_8__INTERRUPT_INTERNAL_ERROR__FORCE", L1P_DCR(8,INTERRUPT_INTERNAL_ERROR__FORCE) },
{ "L1P_DCR_8__INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK", L1P_DCR(8,INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK) },
{ "L1P_DCR_8__INTERRUPT_INTERNAL_ERROR__CRITICAL", L1P_DCR(8,INTERRUPT_INTERNAL_ERROR__CRITICAL) },
{ "L1P_DCR_8__INTERRUPT_INTERNAL_ERROR__NONCRITICAL", L1P_DCR(8,INTERRUPT_INTERNAL_ERROR__NONCRITICAL) },
{ "L1P_DCR_8__INTERRUPT_STATE_A_CONTROL_LOW", L1P_DCR(8,INTERRUPT_STATE_A_CONTROL_LOW) },
{ "L1P_DCR_8__INTERRUPT_STATE_A_CONTROL_HIGH", L1P_DCR(8,INTERRUPT_STATE_A_CONTROL_HIGH) },
{ "L1P_DCR_8__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH", L1P_DCR(8,INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH) },
{ "L1P_DCR_9__L1P_MMIO_IMAGE", L1P_DCR(9,L1P_MMIO_IMAGE) },
{ "L1P_DCR_9__DCR_TEST", L1P_DCR(9,DCR_TEST) },
{ "L1P_DCR_9__INTERRUPT_INTERNAL_ERROR_SW_INFO", L1P_DCR(9,INTERRUPT_INTERNAL_ERROR_SW_INFO) },
{ "L1P_DCR_9__INTERRUPT_INTERNAL_ERROR_HW_INFO", L1P_DCR(9,INTERRUPT_INTERNAL_ERROR_HW_INFO) },
{ "L1P_DCR_9__INTERRUPT_INTERNAL_ERROR_DATA_INFO", L1P_DCR(9,INTERRUPT_INTERNAL_ERROR_DATA_INFO) },
{ "L1P_DCR_9__INTERRUPT_STATE_A__STATE", L1P_DCR(9,INTERRUPT_STATE_A__STATE) },
{ "L1P_DCR_9__INTERRUPT_STATE_A__FIRST", L1P_DCR(9,INTERRUPT_STATE_A__FIRST) },
{ "L1P_DCR_9__INTERRUPT_STATE_A__FORCE", L1P_DCR(9,INTERRUPT_STATE_A__FORCE) },
{ "L1P_DCR_9__INTERRUPT_STATE_A__MACHINE_CHECK", L1P_DCR(9,INTERRUPT_STATE_A__MACHINE_CHECK) },
{ "L1P_DCR_9__INTERRUPT_STATE_A__CRITICAL", L1P_DCR(9,INTERRUPT_STATE_A__CRITICAL) },
{ "L1P_DCR_9__INTERRUPT_STATE_A__NONCRITICAL", L1P_DCR(9,INTERRUPT_STATE_A__NONCRITICAL) },
{ "L1P_DCR_9__INTERRUPT_INTERNAL_ERROR__STATE", L1P_DCR(9,INTERRUPT_INTERNAL_ERROR__STATE) },
{ "L1P_DCR_9__INTERRUPT_INTERNAL_ERROR__FIRST", L1P_DCR(9,INTERRUPT_INTERNAL_ERROR__FIRST) },
{ "L1P_DCR_9__INTERRUPT_INTERNAL_ERROR__FORCE", L1P_DCR(9,INTERRUPT_INTERNAL_ERROR__FORCE) },
{ "L1P_DCR_9__INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK", L1P_DCR(9,INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK) },
{ "L1P_DCR_9__INTERRUPT_INTERNAL_ERROR__CRITICAL", L1P_DCR(9,INTERRUPT_INTERNAL_ERROR__CRITICAL) },
{ "L1P_DCR_9__INTERRUPT_INTERNAL_ERROR__NONCRITICAL", L1P_DCR(9,INTERRUPT_INTERNAL_ERROR__NONCRITICAL) },
{ "L1P_DCR_9__INTERRUPT_STATE_A_CONTROL_LOW", L1P_DCR(9,INTERRUPT_STATE_A_CONTROL_LOW) },
{ "L1P_DCR_9__INTERRUPT_STATE_A_CONTROL_HIGH", L1P_DCR(9,INTERRUPT_STATE_A_CONTROL_HIGH) },
{ "L1P_DCR_9__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH", L1P_DCR(9,INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH) },
{ "L1P_DCR_10__L1P_MMIO_IMAGE", L1P_DCR(10,L1P_MMIO_IMAGE) },
{ "L1P_DCR_10__DCR_TEST", L1P_DCR(10,DCR_TEST) },
{ "L1P_DCR_10__INTERRUPT_INTERNAL_ERROR_SW_INFO", L1P_DCR(10,INTERRUPT_INTERNAL_ERROR_SW_INFO) },
{ "L1P_DCR_10__INTERRUPT_INTERNAL_ERROR_HW_INFO", L1P_DCR(10,INTERRUPT_INTERNAL_ERROR_HW_INFO) },
{ "L1P_DCR_10__INTERRUPT_INTERNAL_ERROR_DATA_INFO", L1P_DCR(10,INTERRUPT_INTERNAL_ERROR_DATA_INFO) },
{ "L1P_DCR_10__INTERRUPT_STATE_A__STATE", L1P_DCR(10,INTERRUPT_STATE_A__STATE) },
{ "L1P_DCR_10__INTERRUPT_STATE_A__FIRST", L1P_DCR(10,INTERRUPT_STATE_A__FIRST) },
{ "L1P_DCR_10__INTERRUPT_STATE_A__FORCE", L1P_DCR(10,INTERRUPT_STATE_A__FORCE) },
{ "L1P_DCR_10__INTERRUPT_STATE_A__MACHINE_CHECK", L1P_DCR(10,INTERRUPT_STATE_A__MACHINE_CHECK) },
{ "L1P_DCR_10__INTERRUPT_STATE_A__CRITICAL", L1P_DCR(10,INTERRUPT_STATE_A__CRITICAL) },
{ "L1P_DCR_10__INTERRUPT_STATE_A__NONCRITICAL", L1P_DCR(10,INTERRUPT_STATE_A__NONCRITICAL) },
{ "L1P_DCR_10__INTERRUPT_INTERNAL_ERROR__STATE", L1P_DCR(10,INTERRUPT_INTERNAL_ERROR__STATE) },
{ "L1P_DCR_10__INTERRUPT_INTERNAL_ERROR__FIRST", L1P_DCR(10,INTERRUPT_INTERNAL_ERROR__FIRST) },
{ "L1P_DCR_10__INTERRUPT_INTERNAL_ERROR__FORCE", L1P_DCR(10,INTERRUPT_INTERNAL_ERROR__FORCE) },
{ "L1P_DCR_10__INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK", L1P_DCR(10,INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK) },
{ "L1P_DCR_10__INTERRUPT_INTERNAL_ERROR__CRITICAL", L1P_DCR(10,INTERRUPT_INTERNAL_ERROR__CRITICAL) },
{ "L1P_DCR_10__INTERRUPT_INTERNAL_ERROR__NONCRITICAL", L1P_DCR(10,INTERRUPT_INTERNAL_ERROR__NONCRITICAL) },
{ "L1P_DCR_10__INTERRUPT_STATE_A_CONTROL_LOW", L1P_DCR(10,INTERRUPT_STATE_A_CONTROL_LOW) },
{ "L1P_DCR_10__INTERRUPT_STATE_A_CONTROL_HIGH", L1P_DCR(10,INTERRUPT_STATE_A_CONTROL_HIGH) },
{ "L1P_DCR_10__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH", L1P_DCR(10,INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH) },
{ "L1P_DCR_11__L1P_MMIO_IMAGE", L1P_DCR(11,L1P_MMIO_IMAGE) },
{ "L1P_DCR_11__DCR_TEST", L1P_DCR(11,DCR_TEST) },
{ "L1P_DCR_11__INTERRUPT_INTERNAL_ERROR_SW_INFO", L1P_DCR(11,INTERRUPT_INTERNAL_ERROR_SW_INFO) },
{ "L1P_DCR_11__INTERRUPT_INTERNAL_ERROR_HW_INFO", L1P_DCR(11,INTERRUPT_INTERNAL_ERROR_HW_INFO) },
{ "L1P_DCR_11__INTERRUPT_INTERNAL_ERROR_DATA_INFO", L1P_DCR(11,INTERRUPT_INTERNAL_ERROR_DATA_INFO) },
{ "L1P_DCR_11__INTERRUPT_STATE_A__STATE", L1P_DCR(11,INTERRUPT_STATE_A__STATE) },
{ "L1P_DCR_11__INTERRUPT_STATE_A__FIRST", L1P_DCR(11,INTERRUPT_STATE_A__FIRST) },
{ "L1P_DCR_11__INTERRUPT_STATE_A__FORCE", L1P_DCR(11,INTERRUPT_STATE_A__FORCE) },
{ "L1P_DCR_11__INTERRUPT_STATE_A__MACHINE_CHECK", L1P_DCR(11,INTERRUPT_STATE_A__MACHINE_CHECK) },
{ "L1P_DCR_11__INTERRUPT_STATE_A__CRITICAL", L1P_DCR(11,INTERRUPT_STATE_A__CRITICAL) },
{ "L1P_DCR_11__INTERRUPT_STATE_A__NONCRITICAL", L1P_DCR(11,INTERRUPT_STATE_A__NONCRITICAL) },
{ "L1P_DCR_11__INTERRUPT_INTERNAL_ERROR__STATE", L1P_DCR(11,INTERRUPT_INTERNAL_ERROR__STATE) },
{ "L1P_DCR_11__INTERRUPT_INTERNAL_ERROR__FIRST", L1P_DCR(11,INTERRUPT_INTERNAL_ERROR__FIRST) },
{ "L1P_DCR_11__INTERRUPT_INTERNAL_ERROR__FORCE", L1P_DCR(11,INTERRUPT_INTERNAL_ERROR__FORCE) },
{ "L1P_DCR_11__INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK", L1P_DCR(11,INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK) },
{ "L1P_DCR_11__INTERRUPT_INTERNAL_ERROR__CRITICAL", L1P_DCR(11,INTERRUPT_INTERNAL_ERROR__CRITICAL) },
{ "L1P_DCR_11__INTERRUPT_INTERNAL_ERROR__NONCRITICAL", L1P_DCR(11,INTERRUPT_INTERNAL_ERROR__NONCRITICAL) },
{ "L1P_DCR_11__INTERRUPT_STATE_A_CONTROL_LOW", L1P_DCR(11,INTERRUPT_STATE_A_CONTROL_LOW) },
{ "L1P_DCR_11__INTERRUPT_STATE_A_CONTROL_HIGH", L1P_DCR(11,INTERRUPT_STATE_A_CONTROL_HIGH) },
{ "L1P_DCR_11__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH", L1P_DCR(11,INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH) },
{ "L1P_DCR_12__L1P_MMIO_IMAGE", L1P_DCR(12,L1P_MMIO_IMAGE) },
{ "L1P_DCR_12__DCR_TEST", L1P_DCR(12,DCR_TEST) },
{ "L1P_DCR_12__INTERRUPT_INTERNAL_ERROR_SW_INFO", L1P_DCR(12,INTERRUPT_INTERNAL_ERROR_SW_INFO) },
{ "L1P_DCR_12__INTERRUPT_INTERNAL_ERROR_HW_INFO", L1P_DCR(12,INTERRUPT_INTERNAL_ERROR_HW_INFO) },
{ "L1P_DCR_12__INTERRUPT_INTERNAL_ERROR_DATA_INFO", L1P_DCR(12,INTERRUPT_INTERNAL_ERROR_DATA_INFO) },
{ "L1P_DCR_12__INTERRUPT_STATE_A__STATE", L1P_DCR(12,INTERRUPT_STATE_A__STATE) },
{ "L1P_DCR_12__INTERRUPT_STATE_A__FIRST", L1P_DCR(12,INTERRUPT_STATE_A__FIRST) },
{ "L1P_DCR_12__INTERRUPT_STATE_A__FORCE", L1P_DCR(12,INTERRUPT_STATE_A__FORCE) },
{ "L1P_DCR_12__INTERRUPT_STATE_A__MACHINE_CHECK", L1P_DCR(12,INTERRUPT_STATE_A__MACHINE_CHECK) },
{ "L1P_DCR_12__INTERRUPT_STATE_A__CRITICAL", L1P_DCR(12,INTERRUPT_STATE_A__CRITICAL) },
{ "L1P_DCR_12__INTERRUPT_STATE_A__NONCRITICAL", L1P_DCR(12,INTERRUPT_STATE_A__NONCRITICAL) },
{ "L1P_DCR_12__INTERRUPT_INTERNAL_ERROR__STATE", L1P_DCR(12,INTERRUPT_INTERNAL_ERROR__STATE) },
{ "L1P_DCR_12__INTERRUPT_INTERNAL_ERROR__FIRST", L1P_DCR(12,INTERRUPT_INTERNAL_ERROR__FIRST) },
{ "L1P_DCR_12__INTERRUPT_INTERNAL_ERROR__FORCE", L1P_DCR(12,INTERRUPT_INTERNAL_ERROR__FORCE) },
{ "L1P_DCR_12__INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK", L1P_DCR(12,INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK) },
{ "L1P_DCR_12__INTERRUPT_INTERNAL_ERROR__CRITICAL", L1P_DCR(12,INTERRUPT_INTERNAL_ERROR__CRITICAL) },
{ "L1P_DCR_12__INTERRUPT_INTERNAL_ERROR__NONCRITICAL", L1P_DCR(12,INTERRUPT_INTERNAL_ERROR__NONCRITICAL) },
{ "L1P_DCR_12__INTERRUPT_STATE_A_CONTROL_LOW", L1P_DCR(12,INTERRUPT_STATE_A_CONTROL_LOW) },
{ "L1P_DCR_12__INTERRUPT_STATE_A_CONTROL_HIGH", L1P_DCR(12,INTERRUPT_STATE_A_CONTROL_HIGH) },
{ "L1P_DCR_12__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH", L1P_DCR(12,INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH) },
{ "L1P_DCR_13__L1P_MMIO_IMAGE", L1P_DCR(13,L1P_MMIO_IMAGE) },
{ "L1P_DCR_13__DCR_TEST", L1P_DCR(13,DCR_TEST) },
{ "L1P_DCR_13__INTERRUPT_INTERNAL_ERROR_SW_INFO", L1P_DCR(13,INTERRUPT_INTERNAL_ERROR_SW_INFO) },
{ "L1P_DCR_13__INTERRUPT_INTERNAL_ERROR_HW_INFO", L1P_DCR(13,INTERRUPT_INTERNAL_ERROR_HW_INFO) },
{ "L1P_DCR_13__INTERRUPT_INTERNAL_ERROR_DATA_INFO", L1P_DCR(13,INTERRUPT_INTERNAL_ERROR_DATA_INFO) },
{ "L1P_DCR_13__INTERRUPT_STATE_A__STATE", L1P_DCR(13,INTERRUPT_STATE_A__STATE) },
{ "L1P_DCR_13__INTERRUPT_STATE_A__FIRST", L1P_DCR(13,INTERRUPT_STATE_A__FIRST) },
{ "L1P_DCR_13__INTERRUPT_STATE_A__FORCE", L1P_DCR(13,INTERRUPT_STATE_A__FORCE) },
{ "L1P_DCR_13__INTERRUPT_STATE_A__MACHINE_CHECK", L1P_DCR(13,INTERRUPT_STATE_A__MACHINE_CHECK) },
{ "L1P_DCR_13__INTERRUPT_STATE_A__CRITICAL", L1P_DCR(13,INTERRUPT_STATE_A__CRITICAL) },
{ "L1P_DCR_13__INTERRUPT_STATE_A__NONCRITICAL", L1P_DCR(13,INTERRUPT_STATE_A__NONCRITICAL) },
{ "L1P_DCR_13__INTERRUPT_INTERNAL_ERROR__STATE", L1P_DCR(13,INTERRUPT_INTERNAL_ERROR__STATE) },
{ "L1P_DCR_13__INTERRUPT_INTERNAL_ERROR__FIRST", L1P_DCR(13,INTERRUPT_INTERNAL_ERROR__FIRST) },
{ "L1P_DCR_13__INTERRUPT_INTERNAL_ERROR__FORCE", L1P_DCR(13,INTERRUPT_INTERNAL_ERROR__FORCE) },
{ "L1P_DCR_13__INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK", L1P_DCR(13,INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK) },
{ "L1P_DCR_13__INTERRUPT_INTERNAL_ERROR__CRITICAL", L1P_DCR(13,INTERRUPT_INTERNAL_ERROR__CRITICAL) },
{ "L1P_DCR_13__INTERRUPT_INTERNAL_ERROR__NONCRITICAL", L1P_DCR(13,INTERRUPT_INTERNAL_ERROR__NONCRITICAL) },
{ "L1P_DCR_13__INTERRUPT_STATE_A_CONTROL_LOW", L1P_DCR(13,INTERRUPT_STATE_A_CONTROL_LOW) },
{ "L1P_DCR_13__INTERRUPT_STATE_A_CONTROL_HIGH", L1P_DCR(13,INTERRUPT_STATE_A_CONTROL_HIGH) },
{ "L1P_DCR_13__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH", L1P_DCR(13,INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH) },
{ "L1P_DCR_14__L1P_MMIO_IMAGE", L1P_DCR(14,L1P_MMIO_IMAGE) },
{ "L1P_DCR_14__DCR_TEST", L1P_DCR(14,DCR_TEST) },
{ "L1P_DCR_14__INTERRUPT_INTERNAL_ERROR_SW_INFO", L1P_DCR(14,INTERRUPT_INTERNAL_ERROR_SW_INFO) },
{ "L1P_DCR_14__INTERRUPT_INTERNAL_ERROR_HW_INFO", L1P_DCR(14,INTERRUPT_INTERNAL_ERROR_HW_INFO) },
{ "L1P_DCR_14__INTERRUPT_INTERNAL_ERROR_DATA_INFO", L1P_DCR(14,INTERRUPT_INTERNAL_ERROR_DATA_INFO) },
{ "L1P_DCR_14__INTERRUPT_STATE_A__STATE", L1P_DCR(14,INTERRUPT_STATE_A__STATE) },
{ "L1P_DCR_14__INTERRUPT_STATE_A__FIRST", L1P_DCR(14,INTERRUPT_STATE_A__FIRST) },
{ "L1P_DCR_14__INTERRUPT_STATE_A__FORCE", L1P_DCR(14,INTERRUPT_STATE_A__FORCE) },
{ "L1P_DCR_14__INTERRUPT_STATE_A__MACHINE_CHECK", L1P_DCR(14,INTERRUPT_STATE_A__MACHINE_CHECK) },
{ "L1P_DCR_14__INTERRUPT_STATE_A__CRITICAL", L1P_DCR(14,INTERRUPT_STATE_A__CRITICAL) },
{ "L1P_DCR_14__INTERRUPT_STATE_A__NONCRITICAL", L1P_DCR(14,INTERRUPT_STATE_A__NONCRITICAL) },
{ "L1P_DCR_14__INTERRUPT_INTERNAL_ERROR__STATE", L1P_DCR(14,INTERRUPT_INTERNAL_ERROR__STATE) },
{ "L1P_DCR_14__INTERRUPT_INTERNAL_ERROR__FIRST", L1P_DCR(14,INTERRUPT_INTERNAL_ERROR__FIRST) },
{ "L1P_DCR_14__INTERRUPT_INTERNAL_ERROR__FORCE", L1P_DCR(14,INTERRUPT_INTERNAL_ERROR__FORCE) },
{ "L1P_DCR_14__INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK", L1P_DCR(14,INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK) },
{ "L1P_DCR_14__INTERRUPT_INTERNAL_ERROR__CRITICAL", L1P_DCR(14,INTERRUPT_INTERNAL_ERROR__CRITICAL) },
{ "L1P_DCR_14__INTERRUPT_INTERNAL_ERROR__NONCRITICAL", L1P_DCR(14,INTERRUPT_INTERNAL_ERROR__NONCRITICAL) },
{ "L1P_DCR_14__INTERRUPT_STATE_A_CONTROL_LOW", L1P_DCR(14,INTERRUPT_STATE_A_CONTROL_LOW) },
{ "L1P_DCR_14__INTERRUPT_STATE_A_CONTROL_HIGH", L1P_DCR(14,INTERRUPT_STATE_A_CONTROL_HIGH) },
{ "L1P_DCR_14__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH", L1P_DCR(14,INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH) },
{ "L1P_DCR_15__L1P_MMIO_IMAGE", L1P_DCR(15,L1P_MMIO_IMAGE) },
{ "L1P_DCR_15__DCR_TEST", L1P_DCR(15,DCR_TEST) },
{ "L1P_DCR_15__INTERRUPT_INTERNAL_ERROR_SW_INFO", L1P_DCR(15,INTERRUPT_INTERNAL_ERROR_SW_INFO) },
{ "L1P_DCR_15__INTERRUPT_INTERNAL_ERROR_HW_INFO", L1P_DCR(15,INTERRUPT_INTERNAL_ERROR_HW_INFO) },
{ "L1P_DCR_15__INTERRUPT_INTERNAL_ERROR_DATA_INFO", L1P_DCR(15,INTERRUPT_INTERNAL_ERROR_DATA_INFO) },
{ "L1P_DCR_15__INTERRUPT_STATE_A__STATE", L1P_DCR(15,INTERRUPT_STATE_A__STATE) },
{ "L1P_DCR_15__INTERRUPT_STATE_A__FIRST", L1P_DCR(15,INTERRUPT_STATE_A__FIRST) },
{ "L1P_DCR_15__INTERRUPT_STATE_A__FORCE", L1P_DCR(15,INTERRUPT_STATE_A__FORCE) },
{ "L1P_DCR_15__INTERRUPT_STATE_A__MACHINE_CHECK", L1P_DCR(15,INTERRUPT_STATE_A__MACHINE_CHECK) },
{ "L1P_DCR_15__INTERRUPT_STATE_A__CRITICAL", L1P_DCR(15,INTERRUPT_STATE_A__CRITICAL) },
{ "L1P_DCR_15__INTERRUPT_STATE_A__NONCRITICAL", L1P_DCR(15,INTERRUPT_STATE_A__NONCRITICAL) },
{ "L1P_DCR_15__INTERRUPT_INTERNAL_ERROR__STATE", L1P_DCR(15,INTERRUPT_INTERNAL_ERROR__STATE) },
{ "L1P_DCR_15__INTERRUPT_INTERNAL_ERROR__FIRST", L1P_DCR(15,INTERRUPT_INTERNAL_ERROR__FIRST) },
{ "L1P_DCR_15__INTERRUPT_INTERNAL_ERROR__FORCE", L1P_DCR(15,INTERRUPT_INTERNAL_ERROR__FORCE) },
{ "L1P_DCR_15__INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK", L1P_DCR(15,INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK) },
{ "L1P_DCR_15__INTERRUPT_INTERNAL_ERROR__CRITICAL", L1P_DCR(15,INTERRUPT_INTERNAL_ERROR__CRITICAL) },
{ "L1P_DCR_15__INTERRUPT_INTERNAL_ERROR__NONCRITICAL", L1P_DCR(15,INTERRUPT_INTERNAL_ERROR__NONCRITICAL) },
{ "L1P_DCR_15__INTERRUPT_STATE_A_CONTROL_LOW", L1P_DCR(15,INTERRUPT_STATE_A_CONTROL_LOW) },
{ "L1P_DCR_15__INTERRUPT_STATE_A_CONTROL_HIGH", L1P_DCR(15,INTERRUPT_STATE_A_CONTROL_HIGH) },
{ "L1P_DCR_15__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH", L1P_DCR(15,INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH) },
{ "L1P_DCR_16__L1P_MMIO_IMAGE", L1P_DCR(16,L1P_MMIO_IMAGE) },
{ "L1P_DCR_16__DCR_TEST", L1P_DCR(16,DCR_TEST) },
{ "L1P_DCR_16__INTERRUPT_INTERNAL_ERROR_SW_INFO", L1P_DCR(16,INTERRUPT_INTERNAL_ERROR_SW_INFO) },
{ "L1P_DCR_16__INTERRUPT_INTERNAL_ERROR_HW_INFO", L1P_DCR(16,INTERRUPT_INTERNAL_ERROR_HW_INFO) },
{ "L1P_DCR_16__INTERRUPT_INTERNAL_ERROR_DATA_INFO", L1P_DCR(16,INTERRUPT_INTERNAL_ERROR_DATA_INFO) },
{ "L1P_DCR_16__INTERRUPT_STATE_A__STATE", L1P_DCR(16,INTERRUPT_STATE_A__STATE) },
{ "L1P_DCR_16__INTERRUPT_STATE_A__FIRST", L1P_DCR(16,INTERRUPT_STATE_A__FIRST) },
{ "L1P_DCR_16__INTERRUPT_STATE_A__FORCE", L1P_DCR(16,INTERRUPT_STATE_A__FORCE) },
{ "L1P_DCR_16__INTERRUPT_STATE_A__MACHINE_CHECK", L1P_DCR(16,INTERRUPT_STATE_A__MACHINE_CHECK) },
{ "L1P_DCR_16__INTERRUPT_STATE_A__CRITICAL", L1P_DCR(16,INTERRUPT_STATE_A__CRITICAL) },
{ "L1P_DCR_16__INTERRUPT_STATE_A__NONCRITICAL", L1P_DCR(16,INTERRUPT_STATE_A__NONCRITICAL) },
{ "L1P_DCR_16__INTERRUPT_INTERNAL_ERROR__STATE", L1P_DCR(16,INTERRUPT_INTERNAL_ERROR__STATE) },
{ "L1P_DCR_16__INTERRUPT_INTERNAL_ERROR__FIRST", L1P_DCR(16,INTERRUPT_INTERNAL_ERROR__FIRST) },
{ "L1P_DCR_16__INTERRUPT_INTERNAL_ERROR__FORCE", L1P_DCR(16,INTERRUPT_INTERNAL_ERROR__FORCE) },
{ "L1P_DCR_16__INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK", L1P_DCR(16,INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK) },
{ "L1P_DCR_16__INTERRUPT_INTERNAL_ERROR__CRITICAL", L1P_DCR(16,INTERRUPT_INTERNAL_ERROR__CRITICAL) },
{ "L1P_DCR_16__INTERRUPT_INTERNAL_ERROR__NONCRITICAL", L1P_DCR(16,INTERRUPT_INTERNAL_ERROR__NONCRITICAL) },
{ "L1P_DCR_16__INTERRUPT_STATE_A_CONTROL_LOW", L1P_DCR(16,INTERRUPT_STATE_A_CONTROL_LOW) },
{ "L1P_DCR_16__INTERRUPT_STATE_A_CONTROL_HIGH", L1P_DCR(16,INTERRUPT_STATE_A_CONTROL_HIGH) },
{ "L1P_DCR_16__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH", L1P_DCR(16,INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH) },
{ "L2_CENTRAL_DCR__CTRL", L2_CENTRAL_DCR(CTRL) },
{ "L2_CENTRAL_DCR__INTERRUPT_INTERNAL_ERROR_SW_INFO", L2_CENTRAL_DCR(INTERRUPT_INTERNAL_ERROR_SW_INFO) },
{ "L2_CENTRAL_DCR__INTERRUPT_INTERNAL_ERROR_HW_INFO", L2_CENTRAL_DCR(INTERRUPT_INTERNAL_ERROR_HW_INFO) },
{ "L2_CENTRAL_DCR__INTERRUPT_INTERNAL_ERROR_DATA_INFO", L2_CENTRAL_DCR(INTERRUPT_INTERNAL_ERROR_DATA_INFO) },
{ "L2_CENTRAL_DCR__L2_INTERRUPT_STATE__STATE", L2_CENTRAL_DCR(L2_INTERRUPT_STATE__STATE) },
{ "L2_CENTRAL_DCR__L2_INTERRUPT_STATE__FIRST", L2_CENTRAL_DCR(L2_INTERRUPT_STATE__FIRST) },
{ "L2_CENTRAL_DCR__L2_INTERRUPT_STATE__FORCE", L2_CENTRAL_DCR(L2_INTERRUPT_STATE__FORCE) },
{ "L2_CENTRAL_DCR__L2_INTERRUPT_STATE__MACHINE_CHECK", L2_CENTRAL_DCR(L2_INTERRUPT_STATE__MACHINE_CHECK) },
{ "L2_CENTRAL_DCR__L2_INTERRUPT_STATE__CRITICAL", L2_CENTRAL_DCR(L2_INTERRUPT_STATE__CRITICAL) },
{ "L2_CENTRAL_DCR__L2_INTERRUPT_STATE__NONCRITICAL", L2_CENTRAL_DCR(L2_INTERRUPT_STATE__NONCRITICAL) },
{ "L2_CENTRAL_DCR__INTERRUPT_INTERNAL_ERROR__STATE", L2_CENTRAL_DCR(INTERRUPT_INTERNAL_ERROR__STATE) },
{ "L2_CENTRAL_DCR__INTERRUPT_INTERNAL_ERROR__FIRST", L2_CENTRAL_DCR(INTERRUPT_INTERNAL_ERROR__FIRST) },
{ "L2_CENTRAL_DCR__INTERRUPT_INTERNAL_ERROR__FORCE", L2_CENTRAL_DCR(INTERRUPT_INTERNAL_ERROR__FORCE) },
{ "L2_CENTRAL_DCR__INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK", L2_CENTRAL_DCR(INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK) },
{ "L2_CENTRAL_DCR__INTERRUPT_INTERNAL_ERROR__CRITICAL", L2_CENTRAL_DCR(INTERRUPT_INTERNAL_ERROR__CRITICAL) },
{ "L2_CENTRAL_DCR__INTERRUPT_INTERNAL_ERROR__NONCRITICAL", L2_CENTRAL_DCR(INTERRUPT_INTERNAL_ERROR__NONCRITICAL) },
{ "L2_CENTRAL_DCR__L2_INTERRUPT_STATE_CONTROL_LOW", L2_CENTRAL_DCR(L2_INTERRUPT_STATE_CONTROL_LOW) },
{ "L2_CENTRAL_DCR__L2_INTERRUPT_STATE_CONTROL_HIGH", L2_CENTRAL_DCR(L2_INTERRUPT_STATE_CONTROL_HIGH) },
{ "L2_CENTRAL_DCR__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH", L2_CENTRAL_DCR(INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH) },
{ "L2_COUNTER_DCR_0__CTRL", L2_COUNTER_DCR(0,CTRL) },
{ "L2_COUNTER_DCR_0__INTERRUPT_INTERNAL_ERROR_SW_INFO", L2_COUNTER_DCR(0,INTERRUPT_INTERNAL_ERROR_SW_INFO) },
{ "L2_COUNTER_DCR_0__INTERRUPT_INTERNAL_ERROR_HW_INFO", L2_COUNTER_DCR(0,INTERRUPT_INTERNAL_ERROR_HW_INFO) },
{ "L2_COUNTER_DCR_0__INTERRUPT_INTERNAL_ERROR_DATA_INFO", L2_COUNTER_DCR(0,INTERRUPT_INTERNAL_ERROR_DATA_INFO) },
{ "L2_COUNTER_DCR_0__L2_INTERRUPT_STATE__STATE", L2_COUNTER_DCR(0,L2_INTERRUPT_STATE__STATE) },
{ "L2_COUNTER_DCR_0__L2_INTERRUPT_STATE__FIRST", L2_COUNTER_DCR(0,L2_INTERRUPT_STATE__FIRST) },
{ "L2_COUNTER_DCR_0__L2_INTERRUPT_STATE__FORCE", L2_COUNTER_DCR(0,L2_INTERRUPT_STATE__FORCE) },
{ "L2_COUNTER_DCR_0__L2_INTERRUPT_STATE__MACHINE_CHECK", L2_COUNTER_DCR(0,L2_INTERRUPT_STATE__MACHINE_CHECK) },
{ "L2_COUNTER_DCR_0__L2_INTERRUPT_STATE__CRITICAL", L2_COUNTER_DCR(0,L2_INTERRUPT_STATE__CRITICAL) },
{ "L2_COUNTER_DCR_0__L2_INTERRUPT_STATE__NONCRITICAL", L2_COUNTER_DCR(0,L2_INTERRUPT_STATE__NONCRITICAL) },
{ "L2_COUNTER_DCR_0__INTERRUPT_INTERNAL_ERROR__STATE", L2_COUNTER_DCR(0,INTERRUPT_INTERNAL_ERROR__STATE) },
{ "L2_COUNTER_DCR_0__INTERRUPT_INTERNAL_ERROR__FIRST", L2_COUNTER_DCR(0,INTERRUPT_INTERNAL_ERROR__FIRST) },
{ "L2_COUNTER_DCR_0__INTERRUPT_INTERNAL_ERROR__FORCE", L2_COUNTER_DCR(0,INTERRUPT_INTERNAL_ERROR__FORCE) },
{ "L2_COUNTER_DCR_0__INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK", L2_COUNTER_DCR(0,INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK) },
{ "L2_COUNTER_DCR_0__INTERRUPT_INTERNAL_ERROR__CRITICAL", L2_COUNTER_DCR(0,INTERRUPT_INTERNAL_ERROR__CRITICAL) },
{ "L2_COUNTER_DCR_0__INTERRUPT_INTERNAL_ERROR__NONCRITICAL", L2_COUNTER_DCR(0,INTERRUPT_INTERNAL_ERROR__NONCRITICAL) },
{ "L2_COUNTER_DCR_0__L2_INTERRUPT_STATE_CONTROL_LOW", L2_COUNTER_DCR(0,L2_INTERRUPT_STATE_CONTROL_LOW) },
{ "L2_COUNTER_DCR_0__L2_INTERRUPT_STATE_CONTROL_HIGH", L2_COUNTER_DCR(0,L2_INTERRUPT_STATE_CONTROL_HIGH) },
{ "L2_COUNTER_DCR_0__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH", L2_COUNTER_DCR(0,INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH) },
{ "L2_COUNTER_DCR_1__CTRL", L2_COUNTER_DCR(1,CTRL) },
{ "L2_COUNTER_DCR_1__INTERRUPT_INTERNAL_ERROR_SW_INFO", L2_COUNTER_DCR(1,INTERRUPT_INTERNAL_ERROR_SW_INFO) },
{ "L2_COUNTER_DCR_1__INTERRUPT_INTERNAL_ERROR_HW_INFO", L2_COUNTER_DCR(1,INTERRUPT_INTERNAL_ERROR_HW_INFO) },
{ "L2_COUNTER_DCR_1__INTERRUPT_INTERNAL_ERROR_DATA_INFO", L2_COUNTER_DCR(1,INTERRUPT_INTERNAL_ERROR_DATA_INFO) },
{ "L2_COUNTER_DCR_1__L2_INTERRUPT_STATE__STATE", L2_COUNTER_DCR(1,L2_INTERRUPT_STATE__STATE) },
{ "L2_COUNTER_DCR_1__L2_INTERRUPT_STATE__FIRST", L2_COUNTER_DCR(1,L2_INTERRUPT_STATE__FIRST) },
{ "L2_COUNTER_DCR_1__L2_INTERRUPT_STATE__FORCE", L2_COUNTER_DCR(1,L2_INTERRUPT_STATE__FORCE) },
{ "L2_COUNTER_DCR_1__L2_INTERRUPT_STATE__MACHINE_CHECK", L2_COUNTER_DCR(1,L2_INTERRUPT_STATE__MACHINE_CHECK) },
{ "L2_COUNTER_DCR_1__L2_INTERRUPT_STATE__CRITICAL", L2_COUNTER_DCR(1,L2_INTERRUPT_STATE__CRITICAL) },
{ "L2_COUNTER_DCR_1__L2_INTERRUPT_STATE__NONCRITICAL", L2_COUNTER_DCR(1,L2_INTERRUPT_STATE__NONCRITICAL) },
{ "L2_COUNTER_DCR_1__INTERRUPT_INTERNAL_ERROR__STATE", L2_COUNTER_DCR(1,INTERRUPT_INTERNAL_ERROR__STATE) },
{ "L2_COUNTER_DCR_1__INTERRUPT_INTERNAL_ERROR__FIRST", L2_COUNTER_DCR(1,INTERRUPT_INTERNAL_ERROR__FIRST) },
{ "L2_COUNTER_DCR_1__INTERRUPT_INTERNAL_ERROR__FORCE", L2_COUNTER_DCR(1,INTERRUPT_INTERNAL_ERROR__FORCE) },
{ "L2_COUNTER_DCR_1__INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK", L2_COUNTER_DCR(1,INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK) },
{ "L2_COUNTER_DCR_1__INTERRUPT_INTERNAL_ERROR__CRITICAL", L2_COUNTER_DCR(1,INTERRUPT_INTERNAL_ERROR__CRITICAL) },
{ "L2_COUNTER_DCR_1__INTERRUPT_INTERNAL_ERROR__NONCRITICAL", L2_COUNTER_DCR(1,INTERRUPT_INTERNAL_ERROR__NONCRITICAL) },
{ "L2_COUNTER_DCR_1__L2_INTERRUPT_STATE_CONTROL_LOW", L2_COUNTER_DCR(1,L2_INTERRUPT_STATE_CONTROL_LOW) },
{ "L2_COUNTER_DCR_1__L2_INTERRUPT_STATE_CONTROL_HIGH", L2_COUNTER_DCR(1,L2_INTERRUPT_STATE_CONTROL_HIGH) },
{ "L2_COUNTER_DCR_1__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH", L2_COUNTER_DCR(1,INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH) },
{ "L2_COUNTER_DCR_2__CTRL", L2_COUNTER_DCR(2,CTRL) },
{ "L2_COUNTER_DCR_2__INTERRUPT_INTERNAL_ERROR_SW_INFO", L2_COUNTER_DCR(2,INTERRUPT_INTERNAL_ERROR_SW_INFO) },
{ "L2_COUNTER_DCR_2__INTERRUPT_INTERNAL_ERROR_HW_INFO", L2_COUNTER_DCR(2,INTERRUPT_INTERNAL_ERROR_HW_INFO) },
{ "L2_COUNTER_DCR_2__INTERRUPT_INTERNAL_ERROR_DATA_INFO", L2_COUNTER_DCR(2,INTERRUPT_INTERNAL_ERROR_DATA_INFO) },
{ "L2_COUNTER_DCR_2__L2_INTERRUPT_STATE__STATE", L2_COUNTER_DCR(2,L2_INTERRUPT_STATE__STATE) },
{ "L2_COUNTER_DCR_2__L2_INTERRUPT_STATE__FIRST", L2_COUNTER_DCR(2,L2_INTERRUPT_STATE__FIRST) },
{ "L2_COUNTER_DCR_2__L2_INTERRUPT_STATE__FORCE", L2_COUNTER_DCR(2,L2_INTERRUPT_STATE__FORCE) },
{ "L2_COUNTER_DCR_2__L2_INTERRUPT_STATE__MACHINE_CHECK", L2_COUNTER_DCR(2,L2_INTERRUPT_STATE__MACHINE_CHECK) },
{ "L2_COUNTER_DCR_2__L2_INTERRUPT_STATE__CRITICAL", L2_COUNTER_DCR(2,L2_INTERRUPT_STATE__CRITICAL) },
{ "L2_COUNTER_DCR_2__L2_INTERRUPT_STATE__NONCRITICAL", L2_COUNTER_DCR(2,L2_INTERRUPT_STATE__NONCRITICAL) },
{ "L2_COUNTER_DCR_2__INTERRUPT_INTERNAL_ERROR__STATE", L2_COUNTER_DCR(2,INTERRUPT_INTERNAL_ERROR__STATE) },
{ "L2_COUNTER_DCR_2__INTERRUPT_INTERNAL_ERROR__FIRST", L2_COUNTER_DCR(2,INTERRUPT_INTERNAL_ERROR__FIRST) },
{ "L2_COUNTER_DCR_2__INTERRUPT_INTERNAL_ERROR__FORCE", L2_COUNTER_DCR(2,INTERRUPT_INTERNAL_ERROR__FORCE) },
{ "L2_COUNTER_DCR_2__INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK", L2_COUNTER_DCR(2,INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK) },
{ "L2_COUNTER_DCR_2__INTERRUPT_INTERNAL_ERROR__CRITICAL", L2_COUNTER_DCR(2,INTERRUPT_INTERNAL_ERROR__CRITICAL) },
{ "L2_COUNTER_DCR_2__INTERRUPT_INTERNAL_ERROR__NONCRITICAL", L2_COUNTER_DCR(2,INTERRUPT_INTERNAL_ERROR__NONCRITICAL) },
{ "L2_COUNTER_DCR_2__L2_INTERRUPT_STATE_CONTROL_LOW", L2_COUNTER_DCR(2,L2_INTERRUPT_STATE_CONTROL_LOW) },
{ "L2_COUNTER_DCR_2__L2_INTERRUPT_STATE_CONTROL_HIGH", L2_COUNTER_DCR(2,L2_INTERRUPT_STATE_CONTROL_HIGH) },
{ "L2_COUNTER_DCR_2__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH", L2_COUNTER_DCR(2,INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH) },
{ "L2_COUNTER_DCR_3__CTRL", L2_COUNTER_DCR(3,CTRL) },
{ "L2_COUNTER_DCR_3__INTERRUPT_INTERNAL_ERROR_SW_INFO", L2_COUNTER_DCR(3,INTERRUPT_INTERNAL_ERROR_SW_INFO) },
{ "L2_COUNTER_DCR_3__INTERRUPT_INTERNAL_ERROR_HW_INFO", L2_COUNTER_DCR(3,INTERRUPT_INTERNAL_ERROR_HW_INFO) },
{ "L2_COUNTER_DCR_3__INTERRUPT_INTERNAL_ERROR_DATA_INFO", L2_COUNTER_DCR(3,INTERRUPT_INTERNAL_ERROR_DATA_INFO) },
{ "L2_COUNTER_DCR_3__L2_INTERRUPT_STATE__STATE", L2_COUNTER_DCR(3,L2_INTERRUPT_STATE__STATE) },
{ "L2_COUNTER_DCR_3__L2_INTERRUPT_STATE__FIRST", L2_COUNTER_DCR(3,L2_INTERRUPT_STATE__FIRST) },
{ "L2_COUNTER_DCR_3__L2_INTERRUPT_STATE__FORCE", L2_COUNTER_DCR(3,L2_INTERRUPT_STATE__FORCE) },
{ "L2_COUNTER_DCR_3__L2_INTERRUPT_STATE__MACHINE_CHECK", L2_COUNTER_DCR(3,L2_INTERRUPT_STATE__MACHINE_CHECK) },
{ "L2_COUNTER_DCR_3__L2_INTERRUPT_STATE__CRITICAL", L2_COUNTER_DCR(3,L2_INTERRUPT_STATE__CRITICAL) },
{ "L2_COUNTER_DCR_3__L2_INTERRUPT_STATE__NONCRITICAL", L2_COUNTER_DCR(3,L2_INTERRUPT_STATE__NONCRITICAL) },
{ "L2_COUNTER_DCR_3__INTERRUPT_INTERNAL_ERROR__STATE", L2_COUNTER_DCR(3,INTERRUPT_INTERNAL_ERROR__STATE) },
{ "L2_COUNTER_DCR_3__INTERRUPT_INTERNAL_ERROR__FIRST", L2_COUNTER_DCR(3,INTERRUPT_INTERNAL_ERROR__FIRST) },
{ "L2_COUNTER_DCR_3__INTERRUPT_INTERNAL_ERROR__FORCE", L2_COUNTER_DCR(3,INTERRUPT_INTERNAL_ERROR__FORCE) },
{ "L2_COUNTER_DCR_3__INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK", L2_COUNTER_DCR(3,INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK) },
{ "L2_COUNTER_DCR_3__INTERRUPT_INTERNAL_ERROR__CRITICAL", L2_COUNTER_DCR(3,INTERRUPT_INTERNAL_ERROR__CRITICAL) },
{ "L2_COUNTER_DCR_3__INTERRUPT_INTERNAL_ERROR__NONCRITICAL", L2_COUNTER_DCR(3,INTERRUPT_INTERNAL_ERROR__NONCRITICAL) },
{ "L2_COUNTER_DCR_3__L2_INTERRUPT_STATE_CONTROL_LOW", L2_COUNTER_DCR(3,L2_INTERRUPT_STATE_CONTROL_LOW) },
{ "L2_COUNTER_DCR_3__L2_INTERRUPT_STATE_CONTROL_HIGH", L2_COUNTER_DCR(3,L2_INTERRUPT_STATE_CONTROL_HIGH) },
{ "L2_COUNTER_DCR_3__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH", L2_COUNTER_DCR(3,INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH) },
{ "L2_DCR_0__CTRL", L2_DCR(0,CTRL) },
{ "L2_DCR_0__STATUS", L2_DCR(0,STATUS) },
{ "L2_DCR_0__REPLPOL", L2_DCR(0,REPLPOL) },
{ "L2_DCR_0__REFCTRL", L2_DCR(0,REFCTRL) },
{ "L2_DCR_0__LRUCTRL0", L2_DCR(0,LRUCTRL0) },
{ "L2_DCR_0__LRUCTRL1", L2_DCR(0,LRUCTRL1) },
{ "L2_DCR_0__CONFL_STAT", L2_DCR(0,CONFL_STAT) },
{ "L2_DCR_0__BACKADDR", L2_DCR(0,BACKADDR) },
{ "L2_DCR_0__BACKDATA", L2_DCR(0,BACKDATA) },
{ "L2_DCR_0__UPC_L2_COUNTER", L2_DCR(0,UPC_L2_COUNTER) },
{ "L2_DCR_0__UPC_L2_COUNTER_CONTROL_RW", L2_DCR(0,UPC_L2_COUNTER_CONTROL_RW) },
{ "L2_DCR_0__UPC_L2_COUNTER_CONTROL_W1S", L2_DCR(0,UPC_L2_COUNTER_CONTROL_W1S) },
{ "L2_DCR_0__UPC_L2_COUNTER_CONTROL_W1C", L2_DCR(0,UPC_L2_COUNTER_CONTROL_W1C) },
{ "L2_DCR_0__UPC_L2_CONFIG", L2_DCR(0,UPC_L2_CONFIG) },
{ "L2_DCR_0__INTERRUPT_INTERNAL_ERROR_SW_INFO", L2_DCR(0,INTERRUPT_INTERNAL_ERROR_SW_INFO) },
{ "L2_DCR_0__INTERRUPT_INTERNAL_ERROR_HW_INFO", L2_DCR(0,INTERRUPT_INTERNAL_ERROR_HW_INFO) },
{ "L2_DCR_0__INTERRUPT_INTERNAL_ERROR_DATA_INFO", L2_DCR(0,INTERRUPT_INTERNAL_ERROR_DATA_INFO) },
{ "L2_DCR_0__L2_INTERRUPT_STATE__STATE", L2_DCR(0,L2_INTERRUPT_STATE__STATE) },
{ "L2_DCR_0__L2_INTERRUPT_STATE__FIRST", L2_DCR(0,L2_INTERRUPT_STATE__FIRST) },
{ "L2_DCR_0__L2_INTERRUPT_STATE__FORCE", L2_DCR(0,L2_INTERRUPT_STATE__FORCE) },
{ "L2_DCR_0__L2_INTERRUPT_STATE__MACHINE_CHECK", L2_DCR(0,L2_INTERRUPT_STATE__MACHINE_CHECK) },
{ "L2_DCR_0__L2_INTERRUPT_STATE__CRITICAL", L2_DCR(0,L2_INTERRUPT_STATE__CRITICAL) },
{ "L2_DCR_0__L2_INTERRUPT_STATE__NONCRITICAL", L2_DCR(0,L2_INTERRUPT_STATE__NONCRITICAL) },
{ "L2_DCR_0__INTERRUPT_INTERNAL_ERROR__STATE", L2_DCR(0,INTERRUPT_INTERNAL_ERROR__STATE) },
{ "L2_DCR_0__INTERRUPT_INTERNAL_ERROR__FIRST", L2_DCR(0,INTERRUPT_INTERNAL_ERROR__FIRST) },
{ "L2_DCR_0__INTERRUPT_INTERNAL_ERROR__FORCE", L2_DCR(0,INTERRUPT_INTERNAL_ERROR__FORCE) },
{ "L2_DCR_0__INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK", L2_DCR(0,INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK) },
{ "L2_DCR_0__INTERRUPT_INTERNAL_ERROR__CRITICAL", L2_DCR(0,INTERRUPT_INTERNAL_ERROR__CRITICAL) },
{ "L2_DCR_0__INTERRUPT_INTERNAL_ERROR__NONCRITICAL", L2_DCR(0,INTERRUPT_INTERNAL_ERROR__NONCRITICAL) },
{ "L2_DCR_0__L2_INTERRUPT_STATE_CONTROL_LOW", L2_DCR(0,L2_INTERRUPT_STATE_CONTROL_LOW) },
{ "L2_DCR_0__L2_INTERRUPT_STATE_CONTROL_HIGH", L2_DCR(0,L2_INTERRUPT_STATE_CONTROL_HIGH) },
{ "L2_DCR_0__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH", L2_DCR(0,INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH) },
{ "L2_DCR_1__CTRL", L2_DCR(1,CTRL) },
{ "L2_DCR_1__STATUS", L2_DCR(1,STATUS) },
{ "L2_DCR_1__REPLPOL", L2_DCR(1,REPLPOL) },
{ "L2_DCR_1__REFCTRL", L2_DCR(1,REFCTRL) },
{ "L2_DCR_1__LRUCTRL0", L2_DCR(1,LRUCTRL0) },
{ "L2_DCR_1__LRUCTRL1", L2_DCR(1,LRUCTRL1) },
{ "L2_DCR_1__CONFL_STAT", L2_DCR(1,CONFL_STAT) },
{ "L2_DCR_1__BACKADDR", L2_DCR(1,BACKADDR) },
{ "L2_DCR_1__BACKDATA", L2_DCR(1,BACKDATA) },
{ "L2_DCR_1__UPC_L2_COUNTER", L2_DCR(1,UPC_L2_COUNTER) },
{ "L2_DCR_1__UPC_L2_COUNTER_CONTROL_RW", L2_DCR(1,UPC_L2_COUNTER_CONTROL_RW) },
{ "L2_DCR_1__UPC_L2_COUNTER_CONTROL_W1S", L2_DCR(1,UPC_L2_COUNTER_CONTROL_W1S) },
{ "L2_DCR_1__UPC_L2_COUNTER_CONTROL_W1C", L2_DCR(1,UPC_L2_COUNTER_CONTROL_W1C) },
{ "L2_DCR_1__UPC_L2_CONFIG", L2_DCR(1,UPC_L2_CONFIG) },
{ "L2_DCR_1__INTERRUPT_INTERNAL_ERROR_SW_INFO", L2_DCR(1,INTERRUPT_INTERNAL_ERROR_SW_INFO) },
{ "L2_DCR_1__INTERRUPT_INTERNAL_ERROR_HW_INFO", L2_DCR(1,INTERRUPT_INTERNAL_ERROR_HW_INFO) },
{ "L2_DCR_1__INTERRUPT_INTERNAL_ERROR_DATA_INFO", L2_DCR(1,INTERRUPT_INTERNAL_ERROR_DATA_INFO) },
{ "L2_DCR_1__L2_INTERRUPT_STATE__STATE", L2_DCR(1,L2_INTERRUPT_STATE__STATE) },
{ "L2_DCR_1__L2_INTERRUPT_STATE__FIRST", L2_DCR(1,L2_INTERRUPT_STATE__FIRST) },
{ "L2_DCR_1__L2_INTERRUPT_STATE__FORCE", L2_DCR(1,L2_INTERRUPT_STATE__FORCE) },
{ "L2_DCR_1__L2_INTERRUPT_STATE__MACHINE_CHECK", L2_DCR(1,L2_INTERRUPT_STATE__MACHINE_CHECK) },
{ "L2_DCR_1__L2_INTERRUPT_STATE__CRITICAL", L2_DCR(1,L2_INTERRUPT_STATE__CRITICAL) },
{ "L2_DCR_1__L2_INTERRUPT_STATE__NONCRITICAL", L2_DCR(1,L2_INTERRUPT_STATE__NONCRITICAL) },
{ "L2_DCR_1__INTERRUPT_INTERNAL_ERROR__STATE", L2_DCR(1,INTERRUPT_INTERNAL_ERROR__STATE) },
{ "L2_DCR_1__INTERRUPT_INTERNAL_ERROR__FIRST", L2_DCR(1,INTERRUPT_INTERNAL_ERROR__FIRST) },
{ "L2_DCR_1__INTERRUPT_INTERNAL_ERROR__FORCE", L2_DCR(1,INTERRUPT_INTERNAL_ERROR__FORCE) },
{ "L2_DCR_1__INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK", L2_DCR(1,INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK) },
{ "L2_DCR_1__INTERRUPT_INTERNAL_ERROR__CRITICAL", L2_DCR(1,INTERRUPT_INTERNAL_ERROR__CRITICAL) },
{ "L2_DCR_1__INTERRUPT_INTERNAL_ERROR__NONCRITICAL", L2_DCR(1,INTERRUPT_INTERNAL_ERROR__NONCRITICAL) },
{ "L2_DCR_1__L2_INTERRUPT_STATE_CONTROL_LOW", L2_DCR(1,L2_INTERRUPT_STATE_CONTROL_LOW) },
{ "L2_DCR_1__L2_INTERRUPT_STATE_CONTROL_HIGH", L2_DCR(1,L2_INTERRUPT_STATE_CONTROL_HIGH) },
{ "L2_DCR_1__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH", L2_DCR(1,INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH) },
{ "L2_DCR_2__CTRL", L2_DCR(2,CTRL) },
{ "L2_DCR_2__STATUS", L2_DCR(2,STATUS) },
{ "L2_DCR_2__REPLPOL", L2_DCR(2,REPLPOL) },
{ "L2_DCR_2__REFCTRL", L2_DCR(2,REFCTRL) },
{ "L2_DCR_2__LRUCTRL0", L2_DCR(2,LRUCTRL0) },
{ "L2_DCR_2__LRUCTRL1", L2_DCR(2,LRUCTRL1) },
{ "L2_DCR_2__CONFL_STAT", L2_DCR(2,CONFL_STAT) },
{ "L2_DCR_2__BACKADDR", L2_DCR(2,BACKADDR) },
{ "L2_DCR_2__BACKDATA", L2_DCR(2,BACKDATA) },
{ "L2_DCR_2__UPC_L2_COUNTER", L2_DCR(2,UPC_L2_COUNTER) },
{ "L2_DCR_2__UPC_L2_COUNTER_CONTROL_RW", L2_DCR(2,UPC_L2_COUNTER_CONTROL_RW) },
{ "L2_DCR_2__UPC_L2_COUNTER_CONTROL_W1S", L2_DCR(2,UPC_L2_COUNTER_CONTROL_W1S) },
{ "L2_DCR_2__UPC_L2_COUNTER_CONTROL_W1C", L2_DCR(2,UPC_L2_COUNTER_CONTROL_W1C) },
{ "L2_DCR_2__UPC_L2_CONFIG", L2_DCR(2,UPC_L2_CONFIG) },
{ "L2_DCR_2__INTERRUPT_INTERNAL_ERROR_SW_INFO", L2_DCR(2,INTERRUPT_INTERNAL_ERROR_SW_INFO) },
{ "L2_DCR_2__INTERRUPT_INTERNAL_ERROR_HW_INFO", L2_DCR(2,INTERRUPT_INTERNAL_ERROR_HW_INFO) },
{ "L2_DCR_2__INTERRUPT_INTERNAL_ERROR_DATA_INFO", L2_DCR(2,INTERRUPT_INTERNAL_ERROR_DATA_INFO) },
{ "L2_DCR_2__L2_INTERRUPT_STATE__STATE", L2_DCR(2,L2_INTERRUPT_STATE__STATE) },
{ "L2_DCR_2__L2_INTERRUPT_STATE__FIRST", L2_DCR(2,L2_INTERRUPT_STATE__FIRST) },
{ "L2_DCR_2__L2_INTERRUPT_STATE__FORCE", L2_DCR(2,L2_INTERRUPT_STATE__FORCE) },
{ "L2_DCR_2__L2_INTERRUPT_STATE__MACHINE_CHECK", L2_DCR(2,L2_INTERRUPT_STATE__MACHINE_CHECK) },
{ "L2_DCR_2__L2_INTERRUPT_STATE__CRITICAL", L2_DCR(2,L2_INTERRUPT_STATE__CRITICAL) },
{ "L2_DCR_2__L2_INTERRUPT_STATE__NONCRITICAL", L2_DCR(2,L2_INTERRUPT_STATE__NONCRITICAL) },
{ "L2_DCR_2__INTERRUPT_INTERNAL_ERROR__STATE", L2_DCR(2,INTERRUPT_INTERNAL_ERROR__STATE) },
{ "L2_DCR_2__INTERRUPT_INTERNAL_ERROR__FIRST", L2_DCR(2,INTERRUPT_INTERNAL_ERROR__FIRST) },
{ "L2_DCR_2__INTERRUPT_INTERNAL_ERROR__FORCE", L2_DCR(2,INTERRUPT_INTERNAL_ERROR__FORCE) },
{ "L2_DCR_2__INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK", L2_DCR(2,INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK) },
{ "L2_DCR_2__INTERRUPT_INTERNAL_ERROR__CRITICAL", L2_DCR(2,INTERRUPT_INTERNAL_ERROR__CRITICAL) },
{ "L2_DCR_2__INTERRUPT_INTERNAL_ERROR__NONCRITICAL", L2_DCR(2,INTERRUPT_INTERNAL_ERROR__NONCRITICAL) },
{ "L2_DCR_2__L2_INTERRUPT_STATE_CONTROL_LOW", L2_DCR(2,L2_INTERRUPT_STATE_CONTROL_LOW) },
{ "L2_DCR_2__L2_INTERRUPT_STATE_CONTROL_HIGH", L2_DCR(2,L2_INTERRUPT_STATE_CONTROL_HIGH) },
{ "L2_DCR_2__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH", L2_DCR(2,INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH) },
{ "L2_DCR_3__CTRL", L2_DCR(3,CTRL) },
{ "L2_DCR_3__STATUS", L2_DCR(3,STATUS) },
{ "L2_DCR_3__REPLPOL", L2_DCR(3,REPLPOL) },
{ "L2_DCR_3__REFCTRL", L2_DCR(3,REFCTRL) },
{ "L2_DCR_3__LRUCTRL0", L2_DCR(3,LRUCTRL0) },
{ "L2_DCR_3__LRUCTRL1", L2_DCR(3,LRUCTRL1) },
{ "L2_DCR_3__CONFL_STAT", L2_DCR(3,CONFL_STAT) },
{ "L2_DCR_3__BACKADDR", L2_DCR(3,BACKADDR) },
{ "L2_DCR_3__BACKDATA", L2_DCR(3,BACKDATA) },
{ "L2_DCR_3__UPC_L2_COUNTER", L2_DCR(3,UPC_L2_COUNTER) },
{ "L2_DCR_3__UPC_L2_COUNTER_CONTROL_RW", L2_DCR(3,UPC_L2_COUNTER_CONTROL_RW) },
{ "L2_DCR_3__UPC_L2_COUNTER_CONTROL_W1S", L2_DCR(3,UPC_L2_COUNTER_CONTROL_W1S) },
{ "L2_DCR_3__UPC_L2_COUNTER_CONTROL_W1C", L2_DCR(3,UPC_L2_COUNTER_CONTROL_W1C) },
{ "L2_DCR_3__UPC_L2_CONFIG", L2_DCR(3,UPC_L2_CONFIG) },
{ "L2_DCR_3__INTERRUPT_INTERNAL_ERROR_SW_INFO", L2_DCR(3,INTERRUPT_INTERNAL_ERROR_SW_INFO) },
{ "L2_DCR_3__INTERRUPT_INTERNAL_ERROR_HW_INFO", L2_DCR(3,INTERRUPT_INTERNAL_ERROR_HW_INFO) },
{ "L2_DCR_3__INTERRUPT_INTERNAL_ERROR_DATA_INFO", L2_DCR(3,INTERRUPT_INTERNAL_ERROR_DATA_INFO) },
{ "L2_DCR_3__L2_INTERRUPT_STATE__STATE", L2_DCR(3,L2_INTERRUPT_STATE__STATE) },
{ "L2_DCR_3__L2_INTERRUPT_STATE__FIRST", L2_DCR(3,L2_INTERRUPT_STATE__FIRST) },
{ "L2_DCR_3__L2_INTERRUPT_STATE__FORCE", L2_DCR(3,L2_INTERRUPT_STATE__FORCE) },
{ "L2_DCR_3__L2_INTERRUPT_STATE__MACHINE_CHECK", L2_DCR(3,L2_INTERRUPT_STATE__MACHINE_CHECK) },
{ "L2_DCR_3__L2_INTERRUPT_STATE__CRITICAL", L2_DCR(3,L2_INTERRUPT_STATE__CRITICAL) },
{ "L2_DCR_3__L2_INTERRUPT_STATE__NONCRITICAL", L2_DCR(3,L2_INTERRUPT_STATE__NONCRITICAL) },
{ "L2_DCR_3__INTERRUPT_INTERNAL_ERROR__STATE", L2_DCR(3,INTERRUPT_INTERNAL_ERROR__STATE) },
{ "L2_DCR_3__INTERRUPT_INTERNAL_ERROR__FIRST", L2_DCR(3,INTERRUPT_INTERNAL_ERROR__FIRST) },
{ "L2_DCR_3__INTERRUPT_INTERNAL_ERROR__FORCE", L2_DCR(3,INTERRUPT_INTERNAL_ERROR__FORCE) },
{ "L2_DCR_3__INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK", L2_DCR(3,INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK) },
{ "L2_DCR_3__INTERRUPT_INTERNAL_ERROR__CRITICAL", L2_DCR(3,INTERRUPT_INTERNAL_ERROR__CRITICAL) },
{ "L2_DCR_3__INTERRUPT_INTERNAL_ERROR__NONCRITICAL", L2_DCR(3,INTERRUPT_INTERNAL_ERROR__NONCRITICAL) },
{ "L2_DCR_3__L2_INTERRUPT_STATE_CONTROL_LOW", L2_DCR(3,L2_INTERRUPT_STATE_CONTROL_LOW) },
{ "L2_DCR_3__L2_INTERRUPT_STATE_CONTROL_HIGH", L2_DCR(3,L2_INTERRUPT_STATE_CONTROL_HIGH) },
{ "L2_DCR_3__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH", L2_DCR(3,INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH) },
{ "L2_DCR_4__CTRL", L2_DCR(4,CTRL) },
{ "L2_DCR_4__STATUS", L2_DCR(4,STATUS) },
{ "L2_DCR_4__REPLPOL", L2_DCR(4,REPLPOL) },
{ "L2_DCR_4__REFCTRL", L2_DCR(4,REFCTRL) },
{ "L2_DCR_4__LRUCTRL0", L2_DCR(4,LRUCTRL0) },
{ "L2_DCR_4__LRUCTRL1", L2_DCR(4,LRUCTRL1) },
{ "L2_DCR_4__CONFL_STAT", L2_DCR(4,CONFL_STAT) },
{ "L2_DCR_4__BACKADDR", L2_DCR(4,BACKADDR) },
{ "L2_DCR_4__BACKDATA", L2_DCR(4,BACKDATA) },
{ "L2_DCR_4__UPC_L2_COUNTER", L2_DCR(4,UPC_L2_COUNTER) },
{ "L2_DCR_4__UPC_L2_COUNTER_CONTROL_RW", L2_DCR(4,UPC_L2_COUNTER_CONTROL_RW) },
{ "L2_DCR_4__UPC_L2_COUNTER_CONTROL_W1S", L2_DCR(4,UPC_L2_COUNTER_CONTROL_W1S) },
{ "L2_DCR_4__UPC_L2_COUNTER_CONTROL_W1C", L2_DCR(4,UPC_L2_COUNTER_CONTROL_W1C) },
{ "L2_DCR_4__UPC_L2_CONFIG", L2_DCR(4,UPC_L2_CONFIG) },
{ "L2_DCR_4__INTERRUPT_INTERNAL_ERROR_SW_INFO", L2_DCR(4,INTERRUPT_INTERNAL_ERROR_SW_INFO) },
{ "L2_DCR_4__INTERRUPT_INTERNAL_ERROR_HW_INFO", L2_DCR(4,INTERRUPT_INTERNAL_ERROR_HW_INFO) },
{ "L2_DCR_4__INTERRUPT_INTERNAL_ERROR_DATA_INFO", L2_DCR(4,INTERRUPT_INTERNAL_ERROR_DATA_INFO) },
{ "L2_DCR_4__L2_INTERRUPT_STATE__STATE", L2_DCR(4,L2_INTERRUPT_STATE__STATE) },
{ "L2_DCR_4__L2_INTERRUPT_STATE__FIRST", L2_DCR(4,L2_INTERRUPT_STATE__FIRST) },
{ "L2_DCR_4__L2_INTERRUPT_STATE__FORCE", L2_DCR(4,L2_INTERRUPT_STATE__FORCE) },
{ "L2_DCR_4__L2_INTERRUPT_STATE__MACHINE_CHECK", L2_DCR(4,L2_INTERRUPT_STATE__MACHINE_CHECK) },
{ "L2_DCR_4__L2_INTERRUPT_STATE__CRITICAL", L2_DCR(4,L2_INTERRUPT_STATE__CRITICAL) },
{ "L2_DCR_4__L2_INTERRUPT_STATE__NONCRITICAL", L2_DCR(4,L2_INTERRUPT_STATE__NONCRITICAL) },
{ "L2_DCR_4__INTERRUPT_INTERNAL_ERROR__STATE", L2_DCR(4,INTERRUPT_INTERNAL_ERROR__STATE) },
{ "L2_DCR_4__INTERRUPT_INTERNAL_ERROR__FIRST", L2_DCR(4,INTERRUPT_INTERNAL_ERROR__FIRST) },
{ "L2_DCR_4__INTERRUPT_INTERNAL_ERROR__FORCE", L2_DCR(4,INTERRUPT_INTERNAL_ERROR__FORCE) },
{ "L2_DCR_4__INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK", L2_DCR(4,INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK) },
{ "L2_DCR_4__INTERRUPT_INTERNAL_ERROR__CRITICAL", L2_DCR(4,INTERRUPT_INTERNAL_ERROR__CRITICAL) },
{ "L2_DCR_4__INTERRUPT_INTERNAL_ERROR__NONCRITICAL", L2_DCR(4,INTERRUPT_INTERNAL_ERROR__NONCRITICAL) },
{ "L2_DCR_4__L2_INTERRUPT_STATE_CONTROL_LOW", L2_DCR(4,L2_INTERRUPT_STATE_CONTROL_LOW) },
{ "L2_DCR_4__L2_INTERRUPT_STATE_CONTROL_HIGH", L2_DCR(4,L2_INTERRUPT_STATE_CONTROL_HIGH) },
{ "L2_DCR_4__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH", L2_DCR(4,INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH) },
{ "L2_DCR_5__CTRL", L2_DCR(5,CTRL) },
{ "L2_DCR_5__STATUS", L2_DCR(5,STATUS) },
{ "L2_DCR_5__REPLPOL", L2_DCR(5,REPLPOL) },
{ "L2_DCR_5__REFCTRL", L2_DCR(5,REFCTRL) },
{ "L2_DCR_5__LRUCTRL0", L2_DCR(5,LRUCTRL0) },
{ "L2_DCR_5__LRUCTRL1", L2_DCR(5,LRUCTRL1) },
{ "L2_DCR_5__CONFL_STAT", L2_DCR(5,CONFL_STAT) },
{ "L2_DCR_5__BACKADDR", L2_DCR(5,BACKADDR) },
{ "L2_DCR_5__BACKDATA", L2_DCR(5,BACKDATA) },
{ "L2_DCR_5__UPC_L2_COUNTER", L2_DCR(5,UPC_L2_COUNTER) },
{ "L2_DCR_5__UPC_L2_COUNTER_CONTROL_RW", L2_DCR(5,UPC_L2_COUNTER_CONTROL_RW) },
{ "L2_DCR_5__UPC_L2_COUNTER_CONTROL_W1S", L2_DCR(5,UPC_L2_COUNTER_CONTROL_W1S) },
{ "L2_DCR_5__UPC_L2_COUNTER_CONTROL_W1C", L2_DCR(5,UPC_L2_COUNTER_CONTROL_W1C) },
{ "L2_DCR_5__UPC_L2_CONFIG", L2_DCR(5,UPC_L2_CONFIG) },
{ "L2_DCR_5__INTERRUPT_INTERNAL_ERROR_SW_INFO", L2_DCR(5,INTERRUPT_INTERNAL_ERROR_SW_INFO) },
{ "L2_DCR_5__INTERRUPT_INTERNAL_ERROR_HW_INFO", L2_DCR(5,INTERRUPT_INTERNAL_ERROR_HW_INFO) },
{ "L2_DCR_5__INTERRUPT_INTERNAL_ERROR_DATA_INFO", L2_DCR(5,INTERRUPT_INTERNAL_ERROR_DATA_INFO) },
{ "L2_DCR_5__L2_INTERRUPT_STATE__STATE", L2_DCR(5,L2_INTERRUPT_STATE__STATE) },
{ "L2_DCR_5__L2_INTERRUPT_STATE__FIRST", L2_DCR(5,L2_INTERRUPT_STATE__FIRST) },
{ "L2_DCR_5__L2_INTERRUPT_STATE__FORCE", L2_DCR(5,L2_INTERRUPT_STATE__FORCE) },
{ "L2_DCR_5__L2_INTERRUPT_STATE__MACHINE_CHECK", L2_DCR(5,L2_INTERRUPT_STATE__MACHINE_CHECK) },
{ "L2_DCR_5__L2_INTERRUPT_STATE__CRITICAL", L2_DCR(5,L2_INTERRUPT_STATE__CRITICAL) },
{ "L2_DCR_5__L2_INTERRUPT_STATE__NONCRITICAL", L2_DCR(5,L2_INTERRUPT_STATE__NONCRITICAL) },
{ "L2_DCR_5__INTERRUPT_INTERNAL_ERROR__STATE", L2_DCR(5,INTERRUPT_INTERNAL_ERROR__STATE) },
{ "L2_DCR_5__INTERRUPT_INTERNAL_ERROR__FIRST", L2_DCR(5,INTERRUPT_INTERNAL_ERROR__FIRST) },
{ "L2_DCR_5__INTERRUPT_INTERNAL_ERROR__FORCE", L2_DCR(5,INTERRUPT_INTERNAL_ERROR__FORCE) },
{ "L2_DCR_5__INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK", L2_DCR(5,INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK) },
{ "L2_DCR_5__INTERRUPT_INTERNAL_ERROR__CRITICAL", L2_DCR(5,INTERRUPT_INTERNAL_ERROR__CRITICAL) },
{ "L2_DCR_5__INTERRUPT_INTERNAL_ERROR__NONCRITICAL", L2_DCR(5,INTERRUPT_INTERNAL_ERROR__NONCRITICAL) },
{ "L2_DCR_5__L2_INTERRUPT_STATE_CONTROL_LOW", L2_DCR(5,L2_INTERRUPT_STATE_CONTROL_LOW) },
{ "L2_DCR_5__L2_INTERRUPT_STATE_CONTROL_HIGH", L2_DCR(5,L2_INTERRUPT_STATE_CONTROL_HIGH) },
{ "L2_DCR_5__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH", L2_DCR(5,INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH) },
{ "L2_DCR_6__CTRL", L2_DCR(6,CTRL) },
{ "L2_DCR_6__STATUS", L2_DCR(6,STATUS) },
{ "L2_DCR_6__REPLPOL", L2_DCR(6,REPLPOL) },
{ "L2_DCR_6__REFCTRL", L2_DCR(6,REFCTRL) },
{ "L2_DCR_6__LRUCTRL0", L2_DCR(6,LRUCTRL0) },
{ "L2_DCR_6__LRUCTRL1", L2_DCR(6,LRUCTRL1) },
{ "L2_DCR_6__CONFL_STAT", L2_DCR(6,CONFL_STAT) },
{ "L2_DCR_6__BACKADDR", L2_DCR(6,BACKADDR) },
{ "L2_DCR_6__BACKDATA", L2_DCR(6,BACKDATA) },
{ "L2_DCR_6__UPC_L2_COUNTER", L2_DCR(6,UPC_L2_COUNTER) },
{ "L2_DCR_6__UPC_L2_COUNTER_CONTROL_RW", L2_DCR(6,UPC_L2_COUNTER_CONTROL_RW) },
{ "L2_DCR_6__UPC_L2_COUNTER_CONTROL_W1S", L2_DCR(6,UPC_L2_COUNTER_CONTROL_W1S) },
{ "L2_DCR_6__UPC_L2_COUNTER_CONTROL_W1C", L2_DCR(6,UPC_L2_COUNTER_CONTROL_W1C) },
{ "L2_DCR_6__UPC_L2_CONFIG", L2_DCR(6,UPC_L2_CONFIG) },
{ "L2_DCR_6__INTERRUPT_INTERNAL_ERROR_SW_INFO", L2_DCR(6,INTERRUPT_INTERNAL_ERROR_SW_INFO) },
{ "L2_DCR_6__INTERRUPT_INTERNAL_ERROR_HW_INFO", L2_DCR(6,INTERRUPT_INTERNAL_ERROR_HW_INFO) },
{ "L2_DCR_6__INTERRUPT_INTERNAL_ERROR_DATA_INFO", L2_DCR(6,INTERRUPT_INTERNAL_ERROR_DATA_INFO) },
{ "L2_DCR_6__L2_INTERRUPT_STATE__STATE", L2_DCR(6,L2_INTERRUPT_STATE__STATE) },
{ "L2_DCR_6__L2_INTERRUPT_STATE__FIRST", L2_DCR(6,L2_INTERRUPT_STATE__FIRST) },
{ "L2_DCR_6__L2_INTERRUPT_STATE__FORCE", L2_DCR(6,L2_INTERRUPT_STATE__FORCE) },
{ "L2_DCR_6__L2_INTERRUPT_STATE__MACHINE_CHECK", L2_DCR(6,L2_INTERRUPT_STATE__MACHINE_CHECK) },
{ "L2_DCR_6__L2_INTERRUPT_STATE__CRITICAL", L2_DCR(6,L2_INTERRUPT_STATE__CRITICAL) },
{ "L2_DCR_6__L2_INTERRUPT_STATE__NONCRITICAL", L2_DCR(6,L2_INTERRUPT_STATE__NONCRITICAL) },
{ "L2_DCR_6__INTERRUPT_INTERNAL_ERROR__STATE", L2_DCR(6,INTERRUPT_INTERNAL_ERROR__STATE) },
{ "L2_DCR_6__INTERRUPT_INTERNAL_ERROR__FIRST", L2_DCR(6,INTERRUPT_INTERNAL_ERROR__FIRST) },
{ "L2_DCR_6__INTERRUPT_INTERNAL_ERROR__FORCE", L2_DCR(6,INTERRUPT_INTERNAL_ERROR__FORCE) },
{ "L2_DCR_6__INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK", L2_DCR(6,INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK) },
{ "L2_DCR_6__INTERRUPT_INTERNAL_ERROR__CRITICAL", L2_DCR(6,INTERRUPT_INTERNAL_ERROR__CRITICAL) },
{ "L2_DCR_6__INTERRUPT_INTERNAL_ERROR__NONCRITICAL", L2_DCR(6,INTERRUPT_INTERNAL_ERROR__NONCRITICAL) },
{ "L2_DCR_6__L2_INTERRUPT_STATE_CONTROL_LOW", L2_DCR(6,L2_INTERRUPT_STATE_CONTROL_LOW) },
{ "L2_DCR_6__L2_INTERRUPT_STATE_CONTROL_HIGH", L2_DCR(6,L2_INTERRUPT_STATE_CONTROL_HIGH) },
{ "L2_DCR_6__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH", L2_DCR(6,INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH) },
{ "L2_DCR_7__CTRL", L2_DCR(7,CTRL) },
{ "L2_DCR_7__STATUS", L2_DCR(7,STATUS) },
{ "L2_DCR_7__REPLPOL", L2_DCR(7,REPLPOL) },
{ "L2_DCR_7__REFCTRL", L2_DCR(7,REFCTRL) },
{ "L2_DCR_7__LRUCTRL0", L2_DCR(7,LRUCTRL0) },
{ "L2_DCR_7__LRUCTRL1", L2_DCR(7,LRUCTRL1) },
{ "L2_DCR_7__CONFL_STAT", L2_DCR(7,CONFL_STAT) },
{ "L2_DCR_7__BACKADDR", L2_DCR(7,BACKADDR) },
{ "L2_DCR_7__BACKDATA", L2_DCR(7,BACKDATA) },
{ "L2_DCR_7__UPC_L2_COUNTER", L2_DCR(7,UPC_L2_COUNTER) },
{ "L2_DCR_7__UPC_L2_COUNTER_CONTROL_RW", L2_DCR(7,UPC_L2_COUNTER_CONTROL_RW) },
{ "L2_DCR_7__UPC_L2_COUNTER_CONTROL_W1S", L2_DCR(7,UPC_L2_COUNTER_CONTROL_W1S) },
{ "L2_DCR_7__UPC_L2_COUNTER_CONTROL_W1C", L2_DCR(7,UPC_L2_COUNTER_CONTROL_W1C) },
{ "L2_DCR_7__UPC_L2_CONFIG", L2_DCR(7,UPC_L2_CONFIG) },
{ "L2_DCR_7__INTERRUPT_INTERNAL_ERROR_SW_INFO", L2_DCR(7,INTERRUPT_INTERNAL_ERROR_SW_INFO) },
{ "L2_DCR_7__INTERRUPT_INTERNAL_ERROR_HW_INFO", L2_DCR(7,INTERRUPT_INTERNAL_ERROR_HW_INFO) },
{ "L2_DCR_7__INTERRUPT_INTERNAL_ERROR_DATA_INFO", L2_DCR(7,INTERRUPT_INTERNAL_ERROR_DATA_INFO) },
{ "L2_DCR_7__L2_INTERRUPT_STATE__STATE", L2_DCR(7,L2_INTERRUPT_STATE__STATE) },
{ "L2_DCR_7__L2_INTERRUPT_STATE__FIRST", L2_DCR(7,L2_INTERRUPT_STATE__FIRST) },
{ "L2_DCR_7__L2_INTERRUPT_STATE__FORCE", L2_DCR(7,L2_INTERRUPT_STATE__FORCE) },
{ "L2_DCR_7__L2_INTERRUPT_STATE__MACHINE_CHECK", L2_DCR(7,L2_INTERRUPT_STATE__MACHINE_CHECK) },
{ "L2_DCR_7__L2_INTERRUPT_STATE__CRITICAL", L2_DCR(7,L2_INTERRUPT_STATE__CRITICAL) },
{ "L2_DCR_7__L2_INTERRUPT_STATE__NONCRITICAL", L2_DCR(7,L2_INTERRUPT_STATE__NONCRITICAL) },
{ "L2_DCR_7__INTERRUPT_INTERNAL_ERROR__STATE", L2_DCR(7,INTERRUPT_INTERNAL_ERROR__STATE) },
{ "L2_DCR_7__INTERRUPT_INTERNAL_ERROR__FIRST", L2_DCR(7,INTERRUPT_INTERNAL_ERROR__FIRST) },
{ "L2_DCR_7__INTERRUPT_INTERNAL_ERROR__FORCE", L2_DCR(7,INTERRUPT_INTERNAL_ERROR__FORCE) },
{ "L2_DCR_7__INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK", L2_DCR(7,INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK) },
{ "L2_DCR_7__INTERRUPT_INTERNAL_ERROR__CRITICAL", L2_DCR(7,INTERRUPT_INTERNAL_ERROR__CRITICAL) },
{ "L2_DCR_7__INTERRUPT_INTERNAL_ERROR__NONCRITICAL", L2_DCR(7,INTERRUPT_INTERNAL_ERROR__NONCRITICAL) },
{ "L2_DCR_7__L2_INTERRUPT_STATE_CONTROL_LOW", L2_DCR(7,L2_INTERRUPT_STATE_CONTROL_LOW) },
{ "L2_DCR_7__L2_INTERRUPT_STATE_CONTROL_HIGH", L2_DCR(7,L2_INTERRUPT_STATE_CONTROL_HIGH) },
{ "L2_DCR_7__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH", L2_DCR(7,INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH) },
{ "L2_DCR_8__CTRL", L2_DCR(8,CTRL) },
{ "L2_DCR_8__STATUS", L2_DCR(8,STATUS) },
{ "L2_DCR_8__REPLPOL", L2_DCR(8,REPLPOL) },
{ "L2_DCR_8__REFCTRL", L2_DCR(8,REFCTRL) },
{ "L2_DCR_8__LRUCTRL0", L2_DCR(8,LRUCTRL0) },
{ "L2_DCR_8__LRUCTRL1", L2_DCR(8,LRUCTRL1) },
{ "L2_DCR_8__CONFL_STAT", L2_DCR(8,CONFL_STAT) },
{ "L2_DCR_8__BACKADDR", L2_DCR(8,BACKADDR) },
{ "L2_DCR_8__BACKDATA", L2_DCR(8,BACKDATA) },
{ "L2_DCR_8__UPC_L2_COUNTER", L2_DCR(8,UPC_L2_COUNTER) },
{ "L2_DCR_8__UPC_L2_COUNTER_CONTROL_RW", L2_DCR(8,UPC_L2_COUNTER_CONTROL_RW) },
{ "L2_DCR_8__UPC_L2_COUNTER_CONTROL_W1S", L2_DCR(8,UPC_L2_COUNTER_CONTROL_W1S) },
{ "L2_DCR_8__UPC_L2_COUNTER_CONTROL_W1C", L2_DCR(8,UPC_L2_COUNTER_CONTROL_W1C) },
{ "L2_DCR_8__UPC_L2_CONFIG", L2_DCR(8,UPC_L2_CONFIG) },
{ "L2_DCR_8__INTERRUPT_INTERNAL_ERROR_SW_INFO", L2_DCR(8,INTERRUPT_INTERNAL_ERROR_SW_INFO) },
{ "L2_DCR_8__INTERRUPT_INTERNAL_ERROR_HW_INFO", L2_DCR(8,INTERRUPT_INTERNAL_ERROR_HW_INFO) },
{ "L2_DCR_8__INTERRUPT_INTERNAL_ERROR_DATA_INFO", L2_DCR(8,INTERRUPT_INTERNAL_ERROR_DATA_INFO) },
{ "L2_DCR_8__L2_INTERRUPT_STATE__STATE", L2_DCR(8,L2_INTERRUPT_STATE__STATE) },
{ "L2_DCR_8__L2_INTERRUPT_STATE__FIRST", L2_DCR(8,L2_INTERRUPT_STATE__FIRST) },
{ "L2_DCR_8__L2_INTERRUPT_STATE__FORCE", L2_DCR(8,L2_INTERRUPT_STATE__FORCE) },
{ "L2_DCR_8__L2_INTERRUPT_STATE__MACHINE_CHECK", L2_DCR(8,L2_INTERRUPT_STATE__MACHINE_CHECK) },
{ "L2_DCR_8__L2_INTERRUPT_STATE__CRITICAL", L2_DCR(8,L2_INTERRUPT_STATE__CRITICAL) },
{ "L2_DCR_8__L2_INTERRUPT_STATE__NONCRITICAL", L2_DCR(8,L2_INTERRUPT_STATE__NONCRITICAL) },
{ "L2_DCR_8__INTERRUPT_INTERNAL_ERROR__STATE", L2_DCR(8,INTERRUPT_INTERNAL_ERROR__STATE) },
{ "L2_DCR_8__INTERRUPT_INTERNAL_ERROR__FIRST", L2_DCR(8,INTERRUPT_INTERNAL_ERROR__FIRST) },
{ "L2_DCR_8__INTERRUPT_INTERNAL_ERROR__FORCE", L2_DCR(8,INTERRUPT_INTERNAL_ERROR__FORCE) },
{ "L2_DCR_8__INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK", L2_DCR(8,INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK) },
{ "L2_DCR_8__INTERRUPT_INTERNAL_ERROR__CRITICAL", L2_DCR(8,INTERRUPT_INTERNAL_ERROR__CRITICAL) },
{ "L2_DCR_8__INTERRUPT_INTERNAL_ERROR__NONCRITICAL", L2_DCR(8,INTERRUPT_INTERNAL_ERROR__NONCRITICAL) },
{ "L2_DCR_8__L2_INTERRUPT_STATE_CONTROL_LOW", L2_DCR(8,L2_INTERRUPT_STATE_CONTROL_LOW) },
{ "L2_DCR_8__L2_INTERRUPT_STATE_CONTROL_HIGH", L2_DCR(8,L2_INTERRUPT_STATE_CONTROL_HIGH) },
{ "L2_DCR_8__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH", L2_DCR(8,INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH) },
{ "L2_DCR_9__CTRL", L2_DCR(9,CTRL) },
{ "L2_DCR_9__STATUS", L2_DCR(9,STATUS) },
{ "L2_DCR_9__REPLPOL", L2_DCR(9,REPLPOL) },
{ "L2_DCR_9__REFCTRL", L2_DCR(9,REFCTRL) },
{ "L2_DCR_9__LRUCTRL0", L2_DCR(9,LRUCTRL0) },
{ "L2_DCR_9__LRUCTRL1", L2_DCR(9,LRUCTRL1) },
{ "L2_DCR_9__CONFL_STAT", L2_DCR(9,CONFL_STAT) },
{ "L2_DCR_9__BACKADDR", L2_DCR(9,BACKADDR) },
{ "L2_DCR_9__BACKDATA", L2_DCR(9,BACKDATA) },
{ "L2_DCR_9__UPC_L2_COUNTER", L2_DCR(9,UPC_L2_COUNTER) },
{ "L2_DCR_9__UPC_L2_COUNTER_CONTROL_RW", L2_DCR(9,UPC_L2_COUNTER_CONTROL_RW) },
{ "L2_DCR_9__UPC_L2_COUNTER_CONTROL_W1S", L2_DCR(9,UPC_L2_COUNTER_CONTROL_W1S) },
{ "L2_DCR_9__UPC_L2_COUNTER_CONTROL_W1C", L2_DCR(9,UPC_L2_COUNTER_CONTROL_W1C) },
{ "L2_DCR_9__UPC_L2_CONFIG", L2_DCR(9,UPC_L2_CONFIG) },
{ "L2_DCR_9__INTERRUPT_INTERNAL_ERROR_SW_INFO", L2_DCR(9,INTERRUPT_INTERNAL_ERROR_SW_INFO) },
{ "L2_DCR_9__INTERRUPT_INTERNAL_ERROR_HW_INFO", L2_DCR(9,INTERRUPT_INTERNAL_ERROR_HW_INFO) },
{ "L2_DCR_9__INTERRUPT_INTERNAL_ERROR_DATA_INFO", L2_DCR(9,INTERRUPT_INTERNAL_ERROR_DATA_INFO) },
{ "L2_DCR_9__L2_INTERRUPT_STATE__STATE", L2_DCR(9,L2_INTERRUPT_STATE__STATE) },
{ "L2_DCR_9__L2_INTERRUPT_STATE__FIRST", L2_DCR(9,L2_INTERRUPT_STATE__FIRST) },
{ "L2_DCR_9__L2_INTERRUPT_STATE__FORCE", L2_DCR(9,L2_INTERRUPT_STATE__FORCE) },
{ "L2_DCR_9__L2_INTERRUPT_STATE__MACHINE_CHECK", L2_DCR(9,L2_INTERRUPT_STATE__MACHINE_CHECK) },
{ "L2_DCR_9__L2_INTERRUPT_STATE__CRITICAL", L2_DCR(9,L2_INTERRUPT_STATE__CRITICAL) },
{ "L2_DCR_9__L2_INTERRUPT_STATE__NONCRITICAL", L2_DCR(9,L2_INTERRUPT_STATE__NONCRITICAL) },
{ "L2_DCR_9__INTERRUPT_INTERNAL_ERROR__STATE", L2_DCR(9,INTERRUPT_INTERNAL_ERROR__STATE) },
{ "L2_DCR_9__INTERRUPT_INTERNAL_ERROR__FIRST", L2_DCR(9,INTERRUPT_INTERNAL_ERROR__FIRST) },
{ "L2_DCR_9__INTERRUPT_INTERNAL_ERROR__FORCE", L2_DCR(9,INTERRUPT_INTERNAL_ERROR__FORCE) },
{ "L2_DCR_9__INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK", L2_DCR(9,INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK) },
{ "L2_DCR_9__INTERRUPT_INTERNAL_ERROR__CRITICAL", L2_DCR(9,INTERRUPT_INTERNAL_ERROR__CRITICAL) },
{ "L2_DCR_9__INTERRUPT_INTERNAL_ERROR__NONCRITICAL", L2_DCR(9,INTERRUPT_INTERNAL_ERROR__NONCRITICAL) },
{ "L2_DCR_9__L2_INTERRUPT_STATE_CONTROL_LOW", L2_DCR(9,L2_INTERRUPT_STATE_CONTROL_LOW) },
{ "L2_DCR_9__L2_INTERRUPT_STATE_CONTROL_HIGH", L2_DCR(9,L2_INTERRUPT_STATE_CONTROL_HIGH) },
{ "L2_DCR_9__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH", L2_DCR(9,INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH) },
{ "L2_DCR_10__CTRL", L2_DCR(10,CTRL) },
{ "L2_DCR_10__STATUS", L2_DCR(10,STATUS) },
{ "L2_DCR_10__REPLPOL", L2_DCR(10,REPLPOL) },
{ "L2_DCR_10__REFCTRL", L2_DCR(10,REFCTRL) },
{ "L2_DCR_10__LRUCTRL0", L2_DCR(10,LRUCTRL0) },
{ "L2_DCR_10__LRUCTRL1", L2_DCR(10,LRUCTRL1) },
{ "L2_DCR_10__CONFL_STAT", L2_DCR(10,CONFL_STAT) },
{ "L2_DCR_10__BACKADDR", L2_DCR(10,BACKADDR) },
{ "L2_DCR_10__BACKDATA", L2_DCR(10,BACKDATA) },
{ "L2_DCR_10__UPC_L2_COUNTER", L2_DCR(10,UPC_L2_COUNTER) },
{ "L2_DCR_10__UPC_L2_COUNTER_CONTROL_RW", L2_DCR(10,UPC_L2_COUNTER_CONTROL_RW) },
{ "L2_DCR_10__UPC_L2_COUNTER_CONTROL_W1S", L2_DCR(10,UPC_L2_COUNTER_CONTROL_W1S) },
{ "L2_DCR_10__UPC_L2_COUNTER_CONTROL_W1C", L2_DCR(10,UPC_L2_COUNTER_CONTROL_W1C) },
{ "L2_DCR_10__UPC_L2_CONFIG", L2_DCR(10,UPC_L2_CONFIG) },
{ "L2_DCR_10__INTERRUPT_INTERNAL_ERROR_SW_INFO", L2_DCR(10,INTERRUPT_INTERNAL_ERROR_SW_INFO) },
{ "L2_DCR_10__INTERRUPT_INTERNAL_ERROR_HW_INFO", L2_DCR(10,INTERRUPT_INTERNAL_ERROR_HW_INFO) },
{ "L2_DCR_10__INTERRUPT_INTERNAL_ERROR_DATA_INFO", L2_DCR(10,INTERRUPT_INTERNAL_ERROR_DATA_INFO) },
{ "L2_DCR_10__L2_INTERRUPT_STATE__STATE", L2_DCR(10,L2_INTERRUPT_STATE__STATE) },
{ "L2_DCR_10__L2_INTERRUPT_STATE__FIRST", L2_DCR(10,L2_INTERRUPT_STATE__FIRST) },
{ "L2_DCR_10__L2_INTERRUPT_STATE__FORCE", L2_DCR(10,L2_INTERRUPT_STATE__FORCE) },
{ "L2_DCR_10__L2_INTERRUPT_STATE__MACHINE_CHECK", L2_DCR(10,L2_INTERRUPT_STATE__MACHINE_CHECK) },
{ "L2_DCR_10__L2_INTERRUPT_STATE__CRITICAL", L2_DCR(10,L2_INTERRUPT_STATE__CRITICAL) },
{ "L2_DCR_10__L2_INTERRUPT_STATE__NONCRITICAL", L2_DCR(10,L2_INTERRUPT_STATE__NONCRITICAL) },
{ "L2_DCR_10__INTERRUPT_INTERNAL_ERROR__STATE", L2_DCR(10,INTERRUPT_INTERNAL_ERROR__STATE) },
{ "L2_DCR_10__INTERRUPT_INTERNAL_ERROR__FIRST", L2_DCR(10,INTERRUPT_INTERNAL_ERROR__FIRST) },
{ "L2_DCR_10__INTERRUPT_INTERNAL_ERROR__FORCE", L2_DCR(10,INTERRUPT_INTERNAL_ERROR__FORCE) },
{ "L2_DCR_10__INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK", L2_DCR(10,INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK) },
{ "L2_DCR_10__INTERRUPT_INTERNAL_ERROR__CRITICAL", L2_DCR(10,INTERRUPT_INTERNAL_ERROR__CRITICAL) },
{ "L2_DCR_10__INTERRUPT_INTERNAL_ERROR__NONCRITICAL", L2_DCR(10,INTERRUPT_INTERNAL_ERROR__NONCRITICAL) },
{ "L2_DCR_10__L2_INTERRUPT_STATE_CONTROL_LOW", L2_DCR(10,L2_INTERRUPT_STATE_CONTROL_LOW) },
{ "L2_DCR_10__L2_INTERRUPT_STATE_CONTROL_HIGH", L2_DCR(10,L2_INTERRUPT_STATE_CONTROL_HIGH) },
{ "L2_DCR_10__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH", L2_DCR(10,INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH) },
{ "L2_DCR_11__CTRL", L2_DCR(11,CTRL) },
{ "L2_DCR_11__STATUS", L2_DCR(11,STATUS) },
{ "L2_DCR_11__REPLPOL", L2_DCR(11,REPLPOL) },
{ "L2_DCR_11__REFCTRL", L2_DCR(11,REFCTRL) },
{ "L2_DCR_11__LRUCTRL0", L2_DCR(11,LRUCTRL0) },
{ "L2_DCR_11__LRUCTRL1", L2_DCR(11,LRUCTRL1) },
{ "L2_DCR_11__CONFL_STAT", L2_DCR(11,CONFL_STAT) },
{ "L2_DCR_11__BACKADDR", L2_DCR(11,BACKADDR) },
{ "L2_DCR_11__BACKDATA", L2_DCR(11,BACKDATA) },
{ "L2_DCR_11__UPC_L2_COUNTER", L2_DCR(11,UPC_L2_COUNTER) },
{ "L2_DCR_11__UPC_L2_COUNTER_CONTROL_RW", L2_DCR(11,UPC_L2_COUNTER_CONTROL_RW) },
{ "L2_DCR_11__UPC_L2_COUNTER_CONTROL_W1S", L2_DCR(11,UPC_L2_COUNTER_CONTROL_W1S) },
{ "L2_DCR_11__UPC_L2_COUNTER_CONTROL_W1C", L2_DCR(11,UPC_L2_COUNTER_CONTROL_W1C) },
{ "L2_DCR_11__UPC_L2_CONFIG", L2_DCR(11,UPC_L2_CONFIG) },
{ "L2_DCR_11__INTERRUPT_INTERNAL_ERROR_SW_INFO", L2_DCR(11,INTERRUPT_INTERNAL_ERROR_SW_INFO) },
{ "L2_DCR_11__INTERRUPT_INTERNAL_ERROR_HW_INFO", L2_DCR(11,INTERRUPT_INTERNAL_ERROR_HW_INFO) },
{ "L2_DCR_11__INTERRUPT_INTERNAL_ERROR_DATA_INFO", L2_DCR(11,INTERRUPT_INTERNAL_ERROR_DATA_INFO) },
{ "L2_DCR_11__L2_INTERRUPT_STATE__STATE", L2_DCR(11,L2_INTERRUPT_STATE__STATE) },
{ "L2_DCR_11__L2_INTERRUPT_STATE__FIRST", L2_DCR(11,L2_INTERRUPT_STATE__FIRST) },
{ "L2_DCR_11__L2_INTERRUPT_STATE__FORCE", L2_DCR(11,L2_INTERRUPT_STATE__FORCE) },
{ "L2_DCR_11__L2_INTERRUPT_STATE__MACHINE_CHECK", L2_DCR(11,L2_INTERRUPT_STATE__MACHINE_CHECK) },
{ "L2_DCR_11__L2_INTERRUPT_STATE__CRITICAL", L2_DCR(11,L2_INTERRUPT_STATE__CRITICAL) },
{ "L2_DCR_11__L2_INTERRUPT_STATE__NONCRITICAL", L2_DCR(11,L2_INTERRUPT_STATE__NONCRITICAL) },
{ "L2_DCR_11__INTERRUPT_INTERNAL_ERROR__STATE", L2_DCR(11,INTERRUPT_INTERNAL_ERROR__STATE) },
{ "L2_DCR_11__INTERRUPT_INTERNAL_ERROR__FIRST", L2_DCR(11,INTERRUPT_INTERNAL_ERROR__FIRST) },
{ "L2_DCR_11__INTERRUPT_INTERNAL_ERROR__FORCE", L2_DCR(11,INTERRUPT_INTERNAL_ERROR__FORCE) },
{ "L2_DCR_11__INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK", L2_DCR(11,INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK) },
{ "L2_DCR_11__INTERRUPT_INTERNAL_ERROR__CRITICAL", L2_DCR(11,INTERRUPT_INTERNAL_ERROR__CRITICAL) },
{ "L2_DCR_11__INTERRUPT_INTERNAL_ERROR__NONCRITICAL", L2_DCR(11,INTERRUPT_INTERNAL_ERROR__NONCRITICAL) },
{ "L2_DCR_11__L2_INTERRUPT_STATE_CONTROL_LOW", L2_DCR(11,L2_INTERRUPT_STATE_CONTROL_LOW) },
{ "L2_DCR_11__L2_INTERRUPT_STATE_CONTROL_HIGH", L2_DCR(11,L2_INTERRUPT_STATE_CONTROL_HIGH) },
{ "L2_DCR_11__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH", L2_DCR(11,INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH) },
{ "L2_DCR_12__CTRL", L2_DCR(12,CTRL) },
{ "L2_DCR_12__STATUS", L2_DCR(12,STATUS) },
{ "L2_DCR_12__REPLPOL", L2_DCR(12,REPLPOL) },
{ "L2_DCR_12__REFCTRL", L2_DCR(12,REFCTRL) },
{ "L2_DCR_12__LRUCTRL0", L2_DCR(12,LRUCTRL0) },
{ "L2_DCR_12__LRUCTRL1", L2_DCR(12,LRUCTRL1) },
{ "L2_DCR_12__CONFL_STAT", L2_DCR(12,CONFL_STAT) },
{ "L2_DCR_12__BACKADDR", L2_DCR(12,BACKADDR) },
{ "L2_DCR_12__BACKDATA", L2_DCR(12,BACKDATA) },
{ "L2_DCR_12__UPC_L2_COUNTER", L2_DCR(12,UPC_L2_COUNTER) },
{ "L2_DCR_12__UPC_L2_COUNTER_CONTROL_RW", L2_DCR(12,UPC_L2_COUNTER_CONTROL_RW) },
{ "L2_DCR_12__UPC_L2_COUNTER_CONTROL_W1S", L2_DCR(12,UPC_L2_COUNTER_CONTROL_W1S) },
{ "L2_DCR_12__UPC_L2_COUNTER_CONTROL_W1C", L2_DCR(12,UPC_L2_COUNTER_CONTROL_W1C) },
{ "L2_DCR_12__UPC_L2_CONFIG", L2_DCR(12,UPC_L2_CONFIG) },
{ "L2_DCR_12__INTERRUPT_INTERNAL_ERROR_SW_INFO", L2_DCR(12,INTERRUPT_INTERNAL_ERROR_SW_INFO) },
{ "L2_DCR_12__INTERRUPT_INTERNAL_ERROR_HW_INFO", L2_DCR(12,INTERRUPT_INTERNAL_ERROR_HW_INFO) },
{ "L2_DCR_12__INTERRUPT_INTERNAL_ERROR_DATA_INFO", L2_DCR(12,INTERRUPT_INTERNAL_ERROR_DATA_INFO) },
{ "L2_DCR_12__L2_INTERRUPT_STATE__STATE", L2_DCR(12,L2_INTERRUPT_STATE__STATE) },
{ "L2_DCR_12__L2_INTERRUPT_STATE__FIRST", L2_DCR(12,L2_INTERRUPT_STATE__FIRST) },
{ "L2_DCR_12__L2_INTERRUPT_STATE__FORCE", L2_DCR(12,L2_INTERRUPT_STATE__FORCE) },
{ "L2_DCR_12__L2_INTERRUPT_STATE__MACHINE_CHECK", L2_DCR(12,L2_INTERRUPT_STATE__MACHINE_CHECK) },
{ "L2_DCR_12__L2_INTERRUPT_STATE__CRITICAL", L2_DCR(12,L2_INTERRUPT_STATE__CRITICAL) },
{ "L2_DCR_12__L2_INTERRUPT_STATE__NONCRITICAL", L2_DCR(12,L2_INTERRUPT_STATE__NONCRITICAL) },
{ "L2_DCR_12__INTERRUPT_INTERNAL_ERROR__STATE", L2_DCR(12,INTERRUPT_INTERNAL_ERROR__STATE) },
{ "L2_DCR_12__INTERRUPT_INTERNAL_ERROR__FIRST", L2_DCR(12,INTERRUPT_INTERNAL_ERROR__FIRST) },
{ "L2_DCR_12__INTERRUPT_INTERNAL_ERROR__FORCE", L2_DCR(12,INTERRUPT_INTERNAL_ERROR__FORCE) },
{ "L2_DCR_12__INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK", L2_DCR(12,INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK) },
{ "L2_DCR_12__INTERRUPT_INTERNAL_ERROR__CRITICAL", L2_DCR(12,INTERRUPT_INTERNAL_ERROR__CRITICAL) },
{ "L2_DCR_12__INTERRUPT_INTERNAL_ERROR__NONCRITICAL", L2_DCR(12,INTERRUPT_INTERNAL_ERROR__NONCRITICAL) },
{ "L2_DCR_12__L2_INTERRUPT_STATE_CONTROL_LOW", L2_DCR(12,L2_INTERRUPT_STATE_CONTROL_LOW) },
{ "L2_DCR_12__L2_INTERRUPT_STATE_CONTROL_HIGH", L2_DCR(12,L2_INTERRUPT_STATE_CONTROL_HIGH) },
{ "L2_DCR_12__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH", L2_DCR(12,INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH) },
{ "L2_DCR_13__CTRL", L2_DCR(13,CTRL) },
{ "L2_DCR_13__STATUS", L2_DCR(13,STATUS) },
{ "L2_DCR_13__REPLPOL", L2_DCR(13,REPLPOL) },
{ "L2_DCR_13__REFCTRL", L2_DCR(13,REFCTRL) },
{ "L2_DCR_13__LRUCTRL0", L2_DCR(13,LRUCTRL0) },
{ "L2_DCR_13__LRUCTRL1", L2_DCR(13,LRUCTRL1) },
{ "L2_DCR_13__CONFL_STAT", L2_DCR(13,CONFL_STAT) },
{ "L2_DCR_13__BACKADDR", L2_DCR(13,BACKADDR) },
{ "L2_DCR_13__BACKDATA", L2_DCR(13,BACKDATA) },
{ "L2_DCR_13__UPC_L2_COUNTER", L2_DCR(13,UPC_L2_COUNTER) },
{ "L2_DCR_13__UPC_L2_COUNTER_CONTROL_RW", L2_DCR(13,UPC_L2_COUNTER_CONTROL_RW) },
{ "L2_DCR_13__UPC_L2_COUNTER_CONTROL_W1S", L2_DCR(13,UPC_L2_COUNTER_CONTROL_W1S) },
{ "L2_DCR_13__UPC_L2_COUNTER_CONTROL_W1C", L2_DCR(13,UPC_L2_COUNTER_CONTROL_W1C) },
{ "L2_DCR_13__UPC_L2_CONFIG", L2_DCR(13,UPC_L2_CONFIG) },
{ "L2_DCR_13__INTERRUPT_INTERNAL_ERROR_SW_INFO", L2_DCR(13,INTERRUPT_INTERNAL_ERROR_SW_INFO) },
{ "L2_DCR_13__INTERRUPT_INTERNAL_ERROR_HW_INFO", L2_DCR(13,INTERRUPT_INTERNAL_ERROR_HW_INFO) },
{ "L2_DCR_13__INTERRUPT_INTERNAL_ERROR_DATA_INFO", L2_DCR(13,INTERRUPT_INTERNAL_ERROR_DATA_INFO) },
{ "L2_DCR_13__L2_INTERRUPT_STATE__STATE", L2_DCR(13,L2_INTERRUPT_STATE__STATE) },
{ "L2_DCR_13__L2_INTERRUPT_STATE__FIRST", L2_DCR(13,L2_INTERRUPT_STATE__FIRST) },
{ "L2_DCR_13__L2_INTERRUPT_STATE__FORCE", L2_DCR(13,L2_INTERRUPT_STATE__FORCE) },
{ "L2_DCR_13__L2_INTERRUPT_STATE__MACHINE_CHECK", L2_DCR(13,L2_INTERRUPT_STATE__MACHINE_CHECK) },
{ "L2_DCR_13__L2_INTERRUPT_STATE__CRITICAL", L2_DCR(13,L2_INTERRUPT_STATE__CRITICAL) },
{ "L2_DCR_13__L2_INTERRUPT_STATE__NONCRITICAL", L2_DCR(13,L2_INTERRUPT_STATE__NONCRITICAL) },
{ "L2_DCR_13__INTERRUPT_INTERNAL_ERROR__STATE", L2_DCR(13,INTERRUPT_INTERNAL_ERROR__STATE) },
{ "L2_DCR_13__INTERRUPT_INTERNAL_ERROR__FIRST", L2_DCR(13,INTERRUPT_INTERNAL_ERROR__FIRST) },
{ "L2_DCR_13__INTERRUPT_INTERNAL_ERROR__FORCE", L2_DCR(13,INTERRUPT_INTERNAL_ERROR__FORCE) },
{ "L2_DCR_13__INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK", L2_DCR(13,INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK) },
{ "L2_DCR_13__INTERRUPT_INTERNAL_ERROR__CRITICAL", L2_DCR(13,INTERRUPT_INTERNAL_ERROR__CRITICAL) },
{ "L2_DCR_13__INTERRUPT_INTERNAL_ERROR__NONCRITICAL", L2_DCR(13,INTERRUPT_INTERNAL_ERROR__NONCRITICAL) },
{ "L2_DCR_13__L2_INTERRUPT_STATE_CONTROL_LOW", L2_DCR(13,L2_INTERRUPT_STATE_CONTROL_LOW) },
{ "L2_DCR_13__L2_INTERRUPT_STATE_CONTROL_HIGH", L2_DCR(13,L2_INTERRUPT_STATE_CONTROL_HIGH) },
{ "L2_DCR_13__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH", L2_DCR(13,INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH) },
{ "L2_DCR_14__CTRL", L2_DCR(14,CTRL) },
{ "L2_DCR_14__STATUS", L2_DCR(14,STATUS) },
{ "L2_DCR_14__REPLPOL", L2_DCR(14,REPLPOL) },
{ "L2_DCR_14__REFCTRL", L2_DCR(14,REFCTRL) },
{ "L2_DCR_14__LRUCTRL0", L2_DCR(14,LRUCTRL0) },
{ "L2_DCR_14__LRUCTRL1", L2_DCR(14,LRUCTRL1) },
{ "L2_DCR_14__CONFL_STAT", L2_DCR(14,CONFL_STAT) },
{ "L2_DCR_14__BACKADDR", L2_DCR(14,BACKADDR) },
{ "L2_DCR_14__BACKDATA", L2_DCR(14,BACKDATA) },
{ "L2_DCR_14__UPC_L2_COUNTER", L2_DCR(14,UPC_L2_COUNTER) },
{ "L2_DCR_14__UPC_L2_COUNTER_CONTROL_RW", L2_DCR(14,UPC_L2_COUNTER_CONTROL_RW) },
{ "L2_DCR_14__UPC_L2_COUNTER_CONTROL_W1S", L2_DCR(14,UPC_L2_COUNTER_CONTROL_W1S) },
{ "L2_DCR_14__UPC_L2_COUNTER_CONTROL_W1C", L2_DCR(14,UPC_L2_COUNTER_CONTROL_W1C) },
{ "L2_DCR_14__UPC_L2_CONFIG", L2_DCR(14,UPC_L2_CONFIG) },
{ "L2_DCR_14__INTERRUPT_INTERNAL_ERROR_SW_INFO", L2_DCR(14,INTERRUPT_INTERNAL_ERROR_SW_INFO) },
{ "L2_DCR_14__INTERRUPT_INTERNAL_ERROR_HW_INFO", L2_DCR(14,INTERRUPT_INTERNAL_ERROR_HW_INFO) },
{ "L2_DCR_14__INTERRUPT_INTERNAL_ERROR_DATA_INFO", L2_DCR(14,INTERRUPT_INTERNAL_ERROR_DATA_INFO) },
{ "L2_DCR_14__L2_INTERRUPT_STATE__STATE", L2_DCR(14,L2_INTERRUPT_STATE__STATE) },
{ "L2_DCR_14__L2_INTERRUPT_STATE__FIRST", L2_DCR(14,L2_INTERRUPT_STATE__FIRST) },
{ "L2_DCR_14__L2_INTERRUPT_STATE__FORCE", L2_DCR(14,L2_INTERRUPT_STATE__FORCE) },
{ "L2_DCR_14__L2_INTERRUPT_STATE__MACHINE_CHECK", L2_DCR(14,L2_INTERRUPT_STATE__MACHINE_CHECK) },
{ "L2_DCR_14__L2_INTERRUPT_STATE__CRITICAL", L2_DCR(14,L2_INTERRUPT_STATE__CRITICAL) },
{ "L2_DCR_14__L2_INTERRUPT_STATE__NONCRITICAL", L2_DCR(14,L2_INTERRUPT_STATE__NONCRITICAL) },
{ "L2_DCR_14__INTERRUPT_INTERNAL_ERROR__STATE", L2_DCR(14,INTERRUPT_INTERNAL_ERROR__STATE) },
{ "L2_DCR_14__INTERRUPT_INTERNAL_ERROR__FIRST", L2_DCR(14,INTERRUPT_INTERNAL_ERROR__FIRST) },
{ "L2_DCR_14__INTERRUPT_INTERNAL_ERROR__FORCE", L2_DCR(14,INTERRUPT_INTERNAL_ERROR__FORCE) },
{ "L2_DCR_14__INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK", L2_DCR(14,INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK) },
{ "L2_DCR_14__INTERRUPT_INTERNAL_ERROR__CRITICAL", L2_DCR(14,INTERRUPT_INTERNAL_ERROR__CRITICAL) },
{ "L2_DCR_14__INTERRUPT_INTERNAL_ERROR__NONCRITICAL", L2_DCR(14,INTERRUPT_INTERNAL_ERROR__NONCRITICAL) },
{ "L2_DCR_14__L2_INTERRUPT_STATE_CONTROL_LOW", L2_DCR(14,L2_INTERRUPT_STATE_CONTROL_LOW) },
{ "L2_DCR_14__L2_INTERRUPT_STATE_CONTROL_HIGH", L2_DCR(14,L2_INTERRUPT_STATE_CONTROL_HIGH) },
{ "L2_DCR_14__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH", L2_DCR(14,INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH) },
{ "L2_DCR_15__CTRL", L2_DCR(15,CTRL) },
{ "L2_DCR_15__STATUS", L2_DCR(15,STATUS) },
{ "L2_DCR_15__REPLPOL", L2_DCR(15,REPLPOL) },
{ "L2_DCR_15__REFCTRL", L2_DCR(15,REFCTRL) },
{ "L2_DCR_15__LRUCTRL0", L2_DCR(15,LRUCTRL0) },
{ "L2_DCR_15__LRUCTRL1", L2_DCR(15,LRUCTRL1) },
{ "L2_DCR_15__CONFL_STAT", L2_DCR(15,CONFL_STAT) },
{ "L2_DCR_15__BACKADDR", L2_DCR(15,BACKADDR) },
{ "L2_DCR_15__BACKDATA", L2_DCR(15,BACKDATA) },
{ "L2_DCR_15__UPC_L2_COUNTER", L2_DCR(15,UPC_L2_COUNTER) },
{ "L2_DCR_15__UPC_L2_COUNTER_CONTROL_RW", L2_DCR(15,UPC_L2_COUNTER_CONTROL_RW) },
{ "L2_DCR_15__UPC_L2_COUNTER_CONTROL_W1S", L2_DCR(15,UPC_L2_COUNTER_CONTROL_W1S) },
{ "L2_DCR_15__UPC_L2_COUNTER_CONTROL_W1C", L2_DCR(15,UPC_L2_COUNTER_CONTROL_W1C) },
{ "L2_DCR_15__UPC_L2_CONFIG", L2_DCR(15,UPC_L2_CONFIG) },
{ "L2_DCR_15__INTERRUPT_INTERNAL_ERROR_SW_INFO", L2_DCR(15,INTERRUPT_INTERNAL_ERROR_SW_INFO) },
{ "L2_DCR_15__INTERRUPT_INTERNAL_ERROR_HW_INFO", L2_DCR(15,INTERRUPT_INTERNAL_ERROR_HW_INFO) },
{ "L2_DCR_15__INTERRUPT_INTERNAL_ERROR_DATA_INFO", L2_DCR(15,INTERRUPT_INTERNAL_ERROR_DATA_INFO) },
{ "L2_DCR_15__L2_INTERRUPT_STATE__STATE", L2_DCR(15,L2_INTERRUPT_STATE__STATE) },
{ "L2_DCR_15__L2_INTERRUPT_STATE__FIRST", L2_DCR(15,L2_INTERRUPT_STATE__FIRST) },
{ "L2_DCR_15__L2_INTERRUPT_STATE__FORCE", L2_DCR(15,L2_INTERRUPT_STATE__FORCE) },
{ "L2_DCR_15__L2_INTERRUPT_STATE__MACHINE_CHECK", L2_DCR(15,L2_INTERRUPT_STATE__MACHINE_CHECK) },
{ "L2_DCR_15__L2_INTERRUPT_STATE__CRITICAL", L2_DCR(15,L2_INTERRUPT_STATE__CRITICAL) },
{ "L2_DCR_15__L2_INTERRUPT_STATE__NONCRITICAL", L2_DCR(15,L2_INTERRUPT_STATE__NONCRITICAL) },
{ "L2_DCR_15__INTERRUPT_INTERNAL_ERROR__STATE", L2_DCR(15,INTERRUPT_INTERNAL_ERROR__STATE) },
{ "L2_DCR_15__INTERRUPT_INTERNAL_ERROR__FIRST", L2_DCR(15,INTERRUPT_INTERNAL_ERROR__FIRST) },
{ "L2_DCR_15__INTERRUPT_INTERNAL_ERROR__FORCE", L2_DCR(15,INTERRUPT_INTERNAL_ERROR__FORCE) },
{ "L2_DCR_15__INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK", L2_DCR(15,INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK) },
{ "L2_DCR_15__INTERRUPT_INTERNAL_ERROR__CRITICAL", L2_DCR(15,INTERRUPT_INTERNAL_ERROR__CRITICAL) },
{ "L2_DCR_15__INTERRUPT_INTERNAL_ERROR__NONCRITICAL", L2_DCR(15,INTERRUPT_INTERNAL_ERROR__NONCRITICAL) },
{ "L2_DCR_15__L2_INTERRUPT_STATE_CONTROL_LOW", L2_DCR(15,L2_INTERRUPT_STATE_CONTROL_LOW) },
{ "L2_DCR_15__L2_INTERRUPT_STATE_CONTROL_HIGH", L2_DCR(15,L2_INTERRUPT_STATE_CONTROL_HIGH) },
{ "L2_DCR_15__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH", L2_DCR(15,INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH) },
{ "MS_GENCT_DCR__CTRL", MS_GENCT_DCR(CTRL) },
{ "MS_GENCT_DCR__TIMEOUT", MS_GENCT_DCR(TIMEOUT) },
{ "MS_GENCT_DCR__INTERRUPT_INTERNAL_ERROR_SW_INFO", MS_GENCT_DCR(INTERRUPT_INTERNAL_ERROR_SW_INFO) },
{ "MS_GENCT_DCR__INTERRUPT_INTERNAL_ERROR_HW_INFO", MS_GENCT_DCR(INTERRUPT_INTERNAL_ERROR_HW_INFO) },
{ "MS_GENCT_DCR__INTERRUPT_INTERNAL_ERROR_DATA_INFO", MS_GENCT_DCR(INTERRUPT_INTERNAL_ERROR_DATA_INFO) },
{ "MS_GENCT_DCR__L2_INTERRUPT_STATE__STATE", MS_GENCT_DCR(L2_INTERRUPT_STATE__STATE) },
{ "MS_GENCT_DCR__L2_INTERRUPT_STATE__FIRST", MS_GENCT_DCR(L2_INTERRUPT_STATE__FIRST) },
{ "MS_GENCT_DCR__L2_INTERRUPT_STATE__FORCE", MS_GENCT_DCR(L2_INTERRUPT_STATE__FORCE) },
{ "MS_GENCT_DCR__L2_INTERRUPT_STATE__MACHINE_CHECK", MS_GENCT_DCR(L2_INTERRUPT_STATE__MACHINE_CHECK) },
{ "MS_GENCT_DCR__L2_INTERRUPT_STATE__CRITICAL", MS_GENCT_DCR(L2_INTERRUPT_STATE__CRITICAL) },
{ "MS_GENCT_DCR__L2_INTERRUPT_STATE__NONCRITICAL", MS_GENCT_DCR(L2_INTERRUPT_STATE__NONCRITICAL) },
{ "MS_GENCT_DCR__INTERRUPT_INTERNAL_ERROR__STATE", MS_GENCT_DCR(INTERRUPT_INTERNAL_ERROR__STATE) },
{ "MS_GENCT_DCR__INTERRUPT_INTERNAL_ERROR__FIRST", MS_GENCT_DCR(INTERRUPT_INTERNAL_ERROR__FIRST) },
{ "MS_GENCT_DCR__INTERRUPT_INTERNAL_ERROR__FORCE", MS_GENCT_DCR(INTERRUPT_INTERNAL_ERROR__FORCE) },
{ "MS_GENCT_DCR__INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK", MS_GENCT_DCR(INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK) },
{ "MS_GENCT_DCR__INTERRUPT_INTERNAL_ERROR__CRITICAL", MS_GENCT_DCR(INTERRUPT_INTERNAL_ERROR__CRITICAL) },
{ "MS_GENCT_DCR__INTERRUPT_INTERNAL_ERROR__NONCRITICAL", MS_GENCT_DCR(INTERRUPT_INTERNAL_ERROR__NONCRITICAL) },
{ "MS_GENCT_DCR__L2_INTERRUPT_STATE_CONTROL_LOW", MS_GENCT_DCR(L2_INTERRUPT_STATE_CONTROL_LOW) },
{ "MS_GENCT_DCR__L2_INTERRUPT_STATE_CONTROL_HIGH", MS_GENCT_DCR(L2_INTERRUPT_STATE_CONTROL_HIGH) },
{ "MS_GENCT_DCR__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH", MS_GENCT_DCR(INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH) },
{ "MU_DCR__IMFIFO_THOLD_INT_EN", MU_DCR(IMFIFO_THOLD_INT_EN) },
{ "MU_DCR__IMFIFO_SYSTEM", MU_DCR(IMFIFO_SYSTEM) },
{ "MU_DCR__IMFIFO_RGET", MU_DCR(IMFIFO_RGET) },
{ "MU_DCR__IMU_THOLD", MU_DCR(IMU_THOLD) },
{ "MU_DCR__RGET_THOLD", MU_DCR(RGET_THOLD) },
{ "MU_DCR__RMFIFO_EN", MU_DCR(RMFIFO_EN) },
{ "MU_DCR__RMFIFO_THOLD_INT_EN", MU_DCR(RMFIFO_THOLD_INT_EN) },
{ "MU_DCR__RMFIFO_PACKET_INT_EN", MU_DCR(RMFIFO_PACKET_INT_EN) },
{ "MU_DCR__RMFIFO_SYSTEM", MU_DCR(RMFIFO_SYSTEM) },
{ "MU_DCR__RMU_THOLD", MU_DCR(RMU_THOLD) },
{ "MU_DCR__RPUTBASE_SYSTEM0", MU_DCR(RPUTBASE_SYSTEM0) },
{ "MU_DCR__RPUTBASE_SYSTEM1", MU_DCR(RPUTBASE_SYSTEM1) },
{ "MU_DCR__SYS_BARRIER", MU_DCR(SYS_BARRIER) },
{ "MU_DCR__BARRIER_INT_EN", MU_DCR(BARRIER_INT_EN) },
{ "MU_DCR__MIN_USR_ADDR_RANGE", MU_DCR(MIN_USR_ADDR_RANGE) },
{ "MU_DCR__MAX_USR_ADDR_RANGE", MU_DCR(MAX_USR_ADDR_RANGE) },
{ "MU_DCR__MIN_SYS_ADDR_RANGE", MU_DCR(MIN_SYS_ADDR_RANGE) },
{ "MU_DCR__MAX_SYS_ADDR_RANGE", MU_DCR(MAX_SYS_ADDR_RANGE) },
{ "MU_DCR__USR_INJ_RANGE", MU_DCR(USR_INJ_RANGE) },
{ "MU_DCR__SYS_INJ_RANGE", MU_DCR(SYS_INJ_RANGE) },
{ "MU_DCR__IME_ENABLE", MU_DCR(IME_ENABLE) },
{ "MU_DCR__RME_ENABLE", MU_DCR(RME_ENABLE) },
{ "MU_DCR__RME_WAIT_FULL", MU_DCR(RME_WAIT_FULL) },
{ "MU_DCR__RME_WAIT_TAIL", MU_DCR(RME_WAIT_TAIL) },
{ "MU_DCR__GIP_INT_EN_0_7", MU_DCR(GIP_INT_EN_0_7) },
{ "MU_DCR__GIP_INT_EN_8_15", MU_DCR(GIP_INT_EN_8_15) },
{ "MU_DCR__GIP_INT_EN_16", MU_DCR(GIP_INT_EN_16) },
{ "MU_DCR__XM_GEN_CNT_DELAY", MU_DCR(XM_GEN_CNT_DELAY) },
{ "MU_DCR__RESET", MU_DCR(RESET) },
{ "MU_DCR__MOD_HALT_EN", MU_DCR(MOD_HALT_EN) },
{ "MU_DCR__MOD_HALTED", MU_DCR(MOD_HALTED) },
{ "MU_DCR__ARLOG_SCAN_ENABLE", MU_DCR(ARLOG_SCAN_ENABLE) },
{ "MU_DCR__RME_HDUMP", MU_DCR(RME_HDUMP) },
{ "MU_DCR__ECC_PASS", MU_DCR(ECC_PASS) },
{ "MU_DCR__MCSRAM_BD_CTL", MU_DCR(MCSRAM_BD_CTL) },
{ "MU_DCR__MCSRAM_BD_WDATA", MU_DCR(MCSRAM_BD_WDATA) },
{ "MU_DCR__MCSRAM_BD_RDATA0", MU_DCR(MCSRAM_BD_RDATA0) },
{ "MU_DCR__MCSRAM_BD_RDATA1", MU_DCR(MCSRAM_BD_RDATA1) },
{ "MU_DCR__MCSRAM_BD_RDATA2", MU_DCR(MCSRAM_BD_RDATA2) },
{ "MU_DCR__MCSRAM_BD_RDATA3", MU_DCR(MCSRAM_BD_RDATA3) },
{ "MU_DCR__MCSRAM_BD_RDATA4", MU_DCR(MCSRAM_BD_RDATA4) },
{ "MU_DCR__MCSRAM_BD_RDATA5", MU_DCR(MCSRAM_BD_RDATA5) },
{ "MU_DCR__MCSRAM_BD_RDECC", MU_DCR(MCSRAM_BD_RDECC) },
{ "MU_DCR__MCSRAM_BD_FETCHING_DESC", MU_DCR(MCSRAM_BD_FETCHING_DESC) },
{ "MU_DCR__RCSRAM_BD_CTL", MU_DCR(RCSRAM_BD_CTL) },
{ "MU_DCR__RCSRAM_BD_RDATA", MU_DCR(RCSRAM_BD_RDATA) },
{ "MU_DCR__RPUT_BACKDOOR", MU_DCR(RPUT_BACKDOOR) },
{ "MU_DCR__RPUT_BACKDOOR_RDECC", MU_DCR(RPUT_BACKDOOR_RDECC) },
{ "MU_DCR__IME_STATE", MU_DCR(IME_STATE) },
{ "MU_DCR__RME_STATE0", MU_DCR(RME_STATE0) },
{ "MU_DCR__RME_STATE1", MU_DCR(RME_STATE1) },
{ "MU_DCR__INJ_NDFIFO_AVAIL", MU_DCR(INJ_NDFIFO_AVAIL) },
{ "MU_DCR__ECC_INT_THRESH", MU_DCR(ECC_INT_THRESH) },
{ "MU_DCR__ARLOG_ECC_COUNT", MU_DCR(ARLOG_ECC_COUNT) },
{ "MU_DCR__ICSRAM_ECC_COUNT", MU_DCR(ICSRAM_ECC_COUNT) },
{ "MU_DCR__MCSRAM_ECC_COUNT", MU_DCR(MCSRAM_ECC_COUNT) },
{ "MU_DCR__RCSRAM_ECC_COUNT", MU_DCR(RCSRAM_ECC_COUNT) },
{ "MU_DCR__RPUT_ECC_COUNT", MU_DCR(RPUT_ECC_COUNT) },
{ "MU_DCR__MMREGS_ECC_COUNT", MU_DCR(MMREGS_ECC_COUNT) },
{ "MU_DCR__XS_ECC_COUNT", MU_DCR(XS_ECC_COUNT) },
{ "MU_DCR__RME_ECC_COUNT", MU_DCR(RME_ECC_COUNT) },
{ "MU_DCR__SPARE_DCR", MU_DCR(SPARE_DCR) },
{ "MU_DCR__XM0_ERR_INFO", MU_DCR(XM0_ERR_INFO) },
{ "MU_DCR__XM1_ERR_INFO", MU_DCR(XM1_ERR_INFO) },
{ "MU_DCR__XM2_ERR_INFO", MU_DCR(XM2_ERR_INFO) },
{ "MU_DCR__XS_ERR_INFO", MU_DCR(XS_ERR_INFO) },
{ "MU_DCR__MMREGS_FIFO_PROT_ERR", MU_DCR(MMREGS_FIFO_PROT_ERR) },
{ "MU_DCR__RMFIFO", MU_DCR(RMFIFO) },
{ "MU_DCR__MCSRAM_ERR_FIFO_ID", MU_DCR(MCSRAM_ERR_FIFO_ID) },
{ "MU_DCR__IMFIFO", MU_DCR(IMFIFO) },
{ "MU_DCR__RMFIFO_ACCESS_ERROR_ID", MU_DCR(RMFIFO_ACCESS_ERROR_ID) },
{ "MU_DCR__IME_P_ERR0", MU_DCR(IME_P_ERR0) },
{ "MU_DCR__IME_P_ERR1", MU_DCR(IME_P_ERR1) },
{ "MU_DCR__IME_P_ERR2", MU_DCR(IME_P_ERR2) },
{ "MU_DCR__IME_P_ERR3", MU_DCR(IME_P_ERR3) },
{ "MU_DCR__IME_P_ERR4", MU_DCR(IME_P_ERR4) },
{ "MU_DCR__IME_P_ERR5", MU_DCR(IME_P_ERR5) },
{ "MU_DCR__IME_P_ERR6", MU_DCR(IME_P_ERR6) },
{ "MU_DCR__IME_P_ERR7", MU_DCR(IME_P_ERR7) },
{ "MU_DCR__IME_P_ERR8", MU_DCR(IME_P_ERR8) },
{ "MU_DCR__IME_P_ERR9", MU_DCR(IME_P_ERR9) },
{ "MU_DCR__IME_P_ERR10", MU_DCR(IME_P_ERR10) },
{ "MU_DCR__IME_P_ERR11", MU_DCR(IME_P_ERR11) },
{ "MU_DCR__IME_P_ERR12", MU_DCR(IME_P_ERR12) },
{ "MU_DCR__IME_P_ERR13", MU_DCR(IME_P_ERR13) },
{ "MU_DCR__IME_P_ERR14", MU_DCR(IME_P_ERR14) },
{ "MU_DCR__IME_P_ERR15", MU_DCR(IME_P_ERR15) },
{ "MU_DCR__RME_P_ERR0", MU_DCR(RME_P_ERR0) },
{ "MU_DCR__RME_HEADER_ERR0", MU_DCR(RME_HEADER_ERR0) },
{ "MU_DCR__RME_P_ERR1", MU_DCR(RME_P_ERR1) },
{ "MU_DCR__RME_HEADER_ERR1", MU_DCR(RME_HEADER_ERR1) },
{ "MU_DCR__RME_P_ERR2", MU_DCR(RME_P_ERR2) },
{ "MU_DCR__RME_HEADER_ERR2", MU_DCR(RME_HEADER_ERR2) },
{ "MU_DCR__RME_P_ERR3", MU_DCR(RME_P_ERR3) },
{ "MU_DCR__RME_HEADER_ERR3", MU_DCR(RME_HEADER_ERR3) },
{ "MU_DCR__RME_P_ERR4", MU_DCR(RME_P_ERR4) },
{ "MU_DCR__RME_HEADER_ERR4", MU_DCR(RME_HEADER_ERR4) },
{ "MU_DCR__RME_P_ERR5", MU_DCR(RME_P_ERR5) },
{ "MU_DCR__RME_HEADER_ERR5", MU_DCR(RME_HEADER_ERR5) },
{ "MU_DCR__RME_P_ERR6", MU_DCR(RME_P_ERR6) },
{ "MU_DCR__RME_HEADER_ERR6", MU_DCR(RME_HEADER_ERR6) },
{ "MU_DCR__RME_P_ERR7", MU_DCR(RME_P_ERR7) },
{ "MU_DCR__RME_HEADER_ERR7", MU_DCR(RME_HEADER_ERR7) },
{ "MU_DCR__RME_P_ERR8", MU_DCR(RME_P_ERR8) },
{ "MU_DCR__RME_HEADER_ERR8", MU_DCR(RME_HEADER_ERR8) },
{ "MU_DCR__RME_P_ERR9", MU_DCR(RME_P_ERR9) },
{ "MU_DCR__RME_HEADER_ERR9", MU_DCR(RME_HEADER_ERR9) },
{ "MU_DCR__RME_P_ERR10", MU_DCR(RME_P_ERR10) },
{ "MU_DCR__RME_HEADER_ERR10", MU_DCR(RME_HEADER_ERR10) },
{ "MU_DCR__RME_P_ERR11", MU_DCR(RME_P_ERR11) },
{ "MU_DCR__RME_HEADER_ERR11", MU_DCR(RME_HEADER_ERR11) },
{ "MU_DCR__RME_P_ERR12", MU_DCR(RME_P_ERR12) },
{ "MU_DCR__RME_HEADER_ERR12", MU_DCR(RME_HEADER_ERR12) },
{ "MU_DCR__RME_P_ERR13", MU_DCR(RME_P_ERR13) },
{ "MU_DCR__RME_HEADER_ERR13", MU_DCR(RME_HEADER_ERR13) },
{ "MU_DCR__RME_P_ERR14", MU_DCR(RME_P_ERR14) },
{ "MU_DCR__RME_HEADER_ERR14", MU_DCR(RME_HEADER_ERR14) },
{ "MU_DCR__RME_P_ERR15", MU_DCR(RME_P_ERR15) },
{ "MU_DCR__RME_HEADER_ERR15", MU_DCR(RME_HEADER_ERR15) },
{ "MU_DCR__ICSRAM_RGET_FIFO_FULL", MU_DCR(ICSRAM_RGET_FIFO_FULL) },
{ "MU_DCR__IMFIFO_ACCESS_ERROR_ID", MU_DCR(IMFIFO_ACCESS_ERROR_ID) },
{ "MU_DCR__UPC_MU_COUNTER", MU_DCR(UPC_MU_COUNTER) },
{ "MU_DCR__UPC_MU_COUNTER_CONTROL_RW", MU_DCR(UPC_MU_COUNTER_CONTROL_RW) },
{ "MU_DCR__UPC_MU_COUNTER_CONTROL_W1S", MU_DCR(UPC_MU_COUNTER_CONTROL_W1S) },
{ "MU_DCR__UPC_MU_COUNTER_CONTROL_W1C", MU_DCR(UPC_MU_COUNTER_CONTROL_W1C) },
{ "MU_DCR__UPC_MU_CONFIG", MU_DCR(UPC_MU_CONFIG) },
{ "MU_DCR__INTERRUPT_INTERNAL_ERROR_SW_INFO", MU_DCR(INTERRUPT_INTERNAL_ERROR_SW_INFO) },
{ "MU_DCR__INTERRUPT_INTERNAL_ERROR_HW_INFO", MU_DCR(INTERRUPT_INTERNAL_ERROR_HW_INFO) },
{ "MU_DCR__INTERRUPT_INTERNAL_ERROR_DATA_INFO", MU_DCR(INTERRUPT_INTERNAL_ERROR_DATA_INFO) },
{ "MU_DCR__INTERRUPT_INTERNAL_ERROR__STATE", MU_DCR(INTERRUPT_INTERNAL_ERROR__STATE) },
{ "MU_DCR__INTERRUPT_INTERNAL_ERROR__FIRST", MU_DCR(INTERRUPT_INTERNAL_ERROR__FIRST) },
{ "MU_DCR__INTERRUPT_INTERNAL_ERROR__FORCE", MU_DCR(INTERRUPT_INTERNAL_ERROR__FORCE) },
{ "MU_DCR__INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK", MU_DCR(INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK) },
{ "MU_DCR__INTERRUPT_INTERNAL_ERROR__CRITICAL", MU_DCR(INTERRUPT_INTERNAL_ERROR__CRITICAL) },
{ "MU_DCR__INTERRUPT_INTERNAL_ERROR__NONCRITICAL", MU_DCR(INTERRUPT_INTERNAL_ERROR__NONCRITICAL) },
{ "MU_DCR__MASTER_PORT0_INTERRUPTS__STATE", MU_DCR(MASTER_PORT0_INTERRUPTS__STATE) },
{ "MU_DCR__MASTER_PORT0_INTERRUPTS__FIRST", MU_DCR(MASTER_PORT0_INTERRUPTS__FIRST) },
{ "MU_DCR__MASTER_PORT0_INTERRUPTS__FORCE", MU_DCR(MASTER_PORT0_INTERRUPTS__FORCE) },
{ "MU_DCR__MASTER_PORT0_INTERRUPTS__MACHINE_CHECK", MU_DCR(MASTER_PORT0_INTERRUPTS__MACHINE_CHECK) },
{ "MU_DCR__MASTER_PORT0_INTERRUPTS__CRITICAL", MU_DCR(MASTER_PORT0_INTERRUPTS__CRITICAL) },
{ "MU_DCR__MASTER_PORT0_INTERRUPTS__NONCRITICAL", MU_DCR(MASTER_PORT0_INTERRUPTS__NONCRITICAL) },
{ "MU_DCR__MASTER_PORT1_INTERRUPTS__STATE", MU_DCR(MASTER_PORT1_INTERRUPTS__STATE) },
{ "MU_DCR__MASTER_PORT1_INTERRUPTS__FIRST", MU_DCR(MASTER_PORT1_INTERRUPTS__FIRST) },
{ "MU_DCR__MASTER_PORT1_INTERRUPTS__FORCE", MU_DCR(MASTER_PORT1_INTERRUPTS__FORCE) },
{ "MU_DCR__MASTER_PORT1_INTERRUPTS__MACHINE_CHECK", MU_DCR(MASTER_PORT1_INTERRUPTS__MACHINE_CHECK) },
{ "MU_DCR__MASTER_PORT1_INTERRUPTS__CRITICAL", MU_DCR(MASTER_PORT1_INTERRUPTS__CRITICAL) },
{ "MU_DCR__MASTER_PORT1_INTERRUPTS__NONCRITICAL", MU_DCR(MASTER_PORT1_INTERRUPTS__NONCRITICAL) },
{ "MU_DCR__MASTER_PORT2_INTERRUPTS__STATE", MU_DCR(MASTER_PORT2_INTERRUPTS__STATE) },
{ "MU_DCR__MASTER_PORT2_INTERRUPTS__FIRST", MU_DCR(MASTER_PORT2_INTERRUPTS__FIRST) },
{ "MU_DCR__MASTER_PORT2_INTERRUPTS__FORCE", MU_DCR(MASTER_PORT2_INTERRUPTS__FORCE) },
{ "MU_DCR__MASTER_PORT2_INTERRUPTS__MACHINE_CHECK", MU_DCR(MASTER_PORT2_INTERRUPTS__MACHINE_CHECK) },
{ "MU_DCR__MASTER_PORT2_INTERRUPTS__CRITICAL", MU_DCR(MASTER_PORT2_INTERRUPTS__CRITICAL) },
{ "MU_DCR__MASTER_PORT2_INTERRUPTS__NONCRITICAL", MU_DCR(MASTER_PORT2_INTERRUPTS__NONCRITICAL) },
{ "MU_DCR__SLAVE_PORT_INTERRUPTS__STATE", MU_DCR(SLAVE_PORT_INTERRUPTS__STATE) },
{ "MU_DCR__SLAVE_PORT_INTERRUPTS__FIRST", MU_DCR(SLAVE_PORT_INTERRUPTS__FIRST) },
{ "MU_DCR__SLAVE_PORT_INTERRUPTS__FORCE", MU_DCR(SLAVE_PORT_INTERRUPTS__FORCE) },
{ "MU_DCR__SLAVE_PORT_INTERRUPTS__MACHINE_CHECK", MU_DCR(SLAVE_PORT_INTERRUPTS__MACHINE_CHECK) },
{ "MU_DCR__SLAVE_PORT_INTERRUPTS__CRITICAL", MU_DCR(SLAVE_PORT_INTERRUPTS__CRITICAL) },
{ "MU_DCR__SLAVE_PORT_INTERRUPTS__NONCRITICAL", MU_DCR(SLAVE_PORT_INTERRUPTS__NONCRITICAL) },
{ "MU_DCR__MMREGS_INTERRUPTS__STATE", MU_DCR(MMREGS_INTERRUPTS__STATE) },
{ "MU_DCR__MMREGS_INTERRUPTS__FIRST", MU_DCR(MMREGS_INTERRUPTS__FIRST) },
{ "MU_DCR__MMREGS_INTERRUPTS__FORCE", MU_DCR(MMREGS_INTERRUPTS__FORCE) },
{ "MU_DCR__MMREGS_INTERRUPTS__MACHINE_CHECK", MU_DCR(MMREGS_INTERRUPTS__MACHINE_CHECK) },
{ "MU_DCR__MMREGS_INTERRUPTS__CRITICAL", MU_DCR(MMREGS_INTERRUPTS__CRITICAL) },
{ "MU_DCR__MMREGS_INTERRUPTS__NONCRITICAL", MU_DCR(MMREGS_INTERRUPTS__NONCRITICAL) },
{ "MU_DCR__FIFO_INTERRUPTS__STATE", MU_DCR(FIFO_INTERRUPTS__STATE) },
{ "MU_DCR__FIFO_INTERRUPTS__FIRST", MU_DCR(FIFO_INTERRUPTS__FIRST) },
{ "MU_DCR__FIFO_INTERRUPTS__FORCE", MU_DCR(FIFO_INTERRUPTS__FORCE) },
{ "MU_DCR__FIFO_INTERRUPTS__MACHINE_CHECK", MU_DCR(FIFO_INTERRUPTS__MACHINE_CHECK) },
{ "MU_DCR__FIFO_INTERRUPTS__CRITICAL", MU_DCR(FIFO_INTERRUPTS__CRITICAL) },
{ "MU_DCR__FIFO_INTERRUPTS__NONCRITICAL", MU_DCR(FIFO_INTERRUPTS__NONCRITICAL) },
{ "MU_DCR__IMU_ECC_INTERRUPTS__STATE", MU_DCR(IMU_ECC_INTERRUPTS__STATE) },
{ "MU_DCR__IMU_ECC_INTERRUPTS__FIRST", MU_DCR(IMU_ECC_INTERRUPTS__FIRST) },
{ "MU_DCR__IMU_ECC_INTERRUPTS__FORCE", MU_DCR(IMU_ECC_INTERRUPTS__FORCE) },
{ "MU_DCR__IMU_ECC_INTERRUPTS__MACHINE_CHECK", MU_DCR(IMU_ECC_INTERRUPTS__MACHINE_CHECK) },
{ "MU_DCR__IMU_ECC_INTERRUPTS__CRITICAL", MU_DCR(IMU_ECC_INTERRUPTS__CRITICAL) },
{ "MU_DCR__IMU_ECC_INTERRUPTS__NONCRITICAL", MU_DCR(IMU_ECC_INTERRUPTS__NONCRITICAL) },
{ "MU_DCR__MCSRAM_INTERRUPTS__STATE", MU_DCR(MCSRAM_INTERRUPTS__STATE) },
{ "MU_DCR__MCSRAM_INTERRUPTS__FIRST", MU_DCR(MCSRAM_INTERRUPTS__FIRST) },
{ "MU_DCR__MCSRAM_INTERRUPTS__FORCE", MU_DCR(MCSRAM_INTERRUPTS__FORCE) },
{ "MU_DCR__MCSRAM_INTERRUPTS__MACHINE_CHECK", MU_DCR(MCSRAM_INTERRUPTS__MACHINE_CHECK) },
{ "MU_DCR__MCSRAM_INTERRUPTS__CRITICAL", MU_DCR(MCSRAM_INTERRUPTS__CRITICAL) },
{ "MU_DCR__MCSRAM_INTERRUPTS__NONCRITICAL", MU_DCR(MCSRAM_INTERRUPTS__NONCRITICAL) },
{ "MU_DCR__ARLOG_INTERRUPTS__STATE", MU_DCR(ARLOG_INTERRUPTS__STATE) },
{ "MU_DCR__ARLOG_INTERRUPTS__FIRST", MU_DCR(ARLOG_INTERRUPTS__FIRST) },
{ "MU_DCR__ARLOG_INTERRUPTS__FORCE", MU_DCR(ARLOG_INTERRUPTS__FORCE) },
{ "MU_DCR__ARLOG_INTERRUPTS__MACHINE_CHECK", MU_DCR(ARLOG_INTERRUPTS__MACHINE_CHECK) },
{ "MU_DCR__ARLOG_INTERRUPTS__CRITICAL", MU_DCR(ARLOG_INTERRUPTS__CRITICAL) },
{ "MU_DCR__ARLOG_INTERRUPTS__NONCRITICAL", MU_DCR(ARLOG_INTERRUPTS__NONCRITICAL) },
{ "MU_DCR__RMU_ECC_INTERRUPTS__STATE", MU_DCR(RMU_ECC_INTERRUPTS__STATE) },
{ "MU_DCR__RMU_ECC_INTERRUPTS__FIRST", MU_DCR(RMU_ECC_INTERRUPTS__FIRST) },
{ "MU_DCR__RMU_ECC_INTERRUPTS__FORCE", MU_DCR(RMU_ECC_INTERRUPTS__FORCE) },
{ "MU_DCR__RMU_ECC_INTERRUPTS__MACHINE_CHECK", MU_DCR(RMU_ECC_INTERRUPTS__MACHINE_CHECK) },
{ "MU_DCR__RMU_ECC_INTERRUPTS__CRITICAL", MU_DCR(RMU_ECC_INTERRUPTS__CRITICAL) },
{ "MU_DCR__RMU_ECC_INTERRUPTS__NONCRITICAL", MU_DCR(RMU_ECC_INTERRUPTS__NONCRITICAL) },
{ "MU_DCR__RCSRAM_INTERRUPTS__STATE", MU_DCR(RCSRAM_INTERRUPTS__STATE) },
{ "MU_DCR__RCSRAM_INTERRUPTS__FIRST", MU_DCR(RCSRAM_INTERRUPTS__FIRST) },
{ "MU_DCR__RCSRAM_INTERRUPTS__FORCE", MU_DCR(RCSRAM_INTERRUPTS__FORCE) },
{ "MU_DCR__RCSRAM_INTERRUPTS__MACHINE_CHECK", MU_DCR(RCSRAM_INTERRUPTS__MACHINE_CHECK) },
{ "MU_DCR__RCSRAM_INTERRUPTS__CRITICAL", MU_DCR(RCSRAM_INTERRUPTS__CRITICAL) },
{ "MU_DCR__RCSRAM_INTERRUPTS__NONCRITICAL", MU_DCR(RCSRAM_INTERRUPTS__NONCRITICAL) },
{ "MU_DCR__RPUTSRAM_INTERRUPTS__STATE", MU_DCR(RPUTSRAM_INTERRUPTS__STATE) },
{ "MU_DCR__RPUTSRAM_INTERRUPTS__FIRST", MU_DCR(RPUTSRAM_INTERRUPTS__FIRST) },
{ "MU_DCR__RPUTSRAM_INTERRUPTS__FORCE", MU_DCR(RPUTSRAM_INTERRUPTS__FORCE) },
{ "MU_DCR__RPUTSRAM_INTERRUPTS__MACHINE_CHECK", MU_DCR(RPUTSRAM_INTERRUPTS__MACHINE_CHECK) },
{ "MU_DCR__RPUTSRAM_INTERRUPTS__CRITICAL", MU_DCR(RPUTSRAM_INTERRUPTS__CRITICAL) },
{ "MU_DCR__RPUTSRAM_INTERRUPTS__NONCRITICAL", MU_DCR(RPUTSRAM_INTERRUPTS__NONCRITICAL) },
{ "MU_DCR__IME_INTERRUPTS__STATE", MU_DCR(IME_INTERRUPTS__STATE) },
{ "MU_DCR__IME_INTERRUPTS__FIRST", MU_DCR(IME_INTERRUPTS__FIRST) },
{ "MU_DCR__IME_INTERRUPTS__FORCE", MU_DCR(IME_INTERRUPTS__FORCE) },
{ "MU_DCR__IME_INTERRUPTS__MACHINE_CHECK", MU_DCR(IME_INTERRUPTS__MACHINE_CHECK) },
{ "MU_DCR__IME_INTERRUPTS__CRITICAL", MU_DCR(IME_INTERRUPTS__CRITICAL) },
{ "MU_DCR__IME_INTERRUPTS__NONCRITICAL", MU_DCR(IME_INTERRUPTS__NONCRITICAL) },
{ "MU_DCR__RME_INTERRUPTS0__STATE", MU_DCR(RME_INTERRUPTS0__STATE) },
{ "MU_DCR__RME_INTERRUPTS0__FIRST", MU_DCR(RME_INTERRUPTS0__FIRST) },
{ "MU_DCR__RME_INTERRUPTS0__FORCE", MU_DCR(RME_INTERRUPTS0__FORCE) },
{ "MU_DCR__RME_INTERRUPTS0__MACHINE_CHECK", MU_DCR(RME_INTERRUPTS0__MACHINE_CHECK) },
{ "MU_DCR__RME_INTERRUPTS0__CRITICAL", MU_DCR(RME_INTERRUPTS0__CRITICAL) },
{ "MU_DCR__RME_INTERRUPTS0__NONCRITICAL", MU_DCR(RME_INTERRUPTS0__NONCRITICAL) },
{ "MU_DCR__RME_INTERRUPTS1__STATE", MU_DCR(RME_INTERRUPTS1__STATE) },
{ "MU_DCR__RME_INTERRUPTS1__FIRST", MU_DCR(RME_INTERRUPTS1__FIRST) },
{ "MU_DCR__RME_INTERRUPTS1__FORCE", MU_DCR(RME_INTERRUPTS1__FORCE) },
{ "MU_DCR__RME_INTERRUPTS1__MACHINE_CHECK", MU_DCR(RME_INTERRUPTS1__MACHINE_CHECK) },
{ "MU_DCR__RME_INTERRUPTS1__CRITICAL", MU_DCR(RME_INTERRUPTS1__CRITICAL) },
{ "MU_DCR__RME_INTERRUPTS1__NONCRITICAL", MU_DCR(RME_INTERRUPTS1__NONCRITICAL) },
{ "MU_DCR__ICSRAM_INTERRUPTS__STATE", MU_DCR(ICSRAM_INTERRUPTS__STATE) },
{ "MU_DCR__ICSRAM_INTERRUPTS__FIRST", MU_DCR(ICSRAM_INTERRUPTS__FIRST) },
{ "MU_DCR__ICSRAM_INTERRUPTS__FORCE", MU_DCR(ICSRAM_INTERRUPTS__FORCE) },
{ "MU_DCR__ICSRAM_INTERRUPTS__MACHINE_CHECK", MU_DCR(ICSRAM_INTERRUPTS__MACHINE_CHECK) },
{ "MU_DCR__ICSRAM_INTERRUPTS__CRITICAL", MU_DCR(ICSRAM_INTERRUPTS__CRITICAL) },
{ "MU_DCR__ICSRAM_INTERRUPTS__NONCRITICAL", MU_DCR(ICSRAM_INTERRUPTS__NONCRITICAL) },
{ "MU_DCR__MISC_INTERRUPTS__STATE", MU_DCR(MISC_INTERRUPTS__STATE) },
{ "MU_DCR__MISC_INTERRUPTS__FIRST", MU_DCR(MISC_INTERRUPTS__FIRST) },
{ "MU_DCR__MISC_INTERRUPTS__FORCE", MU_DCR(MISC_INTERRUPTS__FORCE) },
{ "MU_DCR__MISC_INTERRUPTS__MACHINE_CHECK", MU_DCR(MISC_INTERRUPTS__MACHINE_CHECK) },
{ "MU_DCR__MISC_INTERRUPTS__CRITICAL", MU_DCR(MISC_INTERRUPTS__CRITICAL) },
{ "MU_DCR__MISC_INTERRUPTS__NONCRITICAL", MU_DCR(MISC_INTERRUPTS__NONCRITICAL) },
{ "MU_DCR__RMU_ECC_CORR_INTERRUPTS__STATE", MU_DCR(RMU_ECC_CORR_INTERRUPTS__STATE) },
{ "MU_DCR__RMU_ECC_CORR_INTERRUPTS__FIRST", MU_DCR(RMU_ECC_CORR_INTERRUPTS__FIRST) },
{ "MU_DCR__RMU_ECC_CORR_INTERRUPTS__FORCE", MU_DCR(RMU_ECC_CORR_INTERRUPTS__FORCE) },
{ "MU_DCR__RMU_ECC_CORR_INTERRUPTS__MACHINE_CHECK", MU_DCR(RMU_ECC_CORR_INTERRUPTS__MACHINE_CHECK) },
{ "MU_DCR__RMU_ECC_CORR_INTERRUPTS__CRITICAL", MU_DCR(RMU_ECC_CORR_INTERRUPTS__CRITICAL) },
{ "MU_DCR__RMU_ECC_CORR_INTERRUPTS__NONCRITICAL", MU_DCR(RMU_ECC_CORR_INTERRUPTS__NONCRITICAL) },
{ "MU_DCR__MISC_ECC_CORR_INTERRUPTS__STATE", MU_DCR(MISC_ECC_CORR_INTERRUPTS__STATE) },
{ "MU_DCR__MISC_ECC_CORR_INTERRUPTS__FIRST", MU_DCR(MISC_ECC_CORR_INTERRUPTS__FIRST) },
{ "MU_DCR__MISC_ECC_CORR_INTERRUPTS__FORCE", MU_DCR(MISC_ECC_CORR_INTERRUPTS__FORCE) },
{ "MU_DCR__MISC_ECC_CORR_INTERRUPTS__MACHINE_CHECK", MU_DCR(MISC_ECC_CORR_INTERRUPTS__MACHINE_CHECK) },
{ "MU_DCR__MISC_ECC_CORR_INTERRUPTS__CRITICAL", MU_DCR(MISC_ECC_CORR_INTERRUPTS__CRITICAL) },
{ "MU_DCR__MISC_ECC_CORR_INTERRUPTS__NONCRITICAL", MU_DCR(MISC_ECC_CORR_INTERRUPTS__NONCRITICAL) },
{ "MU_DCR__ECC_COUNT_INTERRUPTS__STATE", MU_DCR(ECC_COUNT_INTERRUPTS__STATE) },
{ "MU_DCR__ECC_COUNT_INTERRUPTS__FIRST", MU_DCR(ECC_COUNT_INTERRUPTS__FIRST) },
{ "MU_DCR__ECC_COUNT_INTERRUPTS__FORCE", MU_DCR(ECC_COUNT_INTERRUPTS__FORCE) },
{ "MU_DCR__ECC_COUNT_INTERRUPTS__MACHINE_CHECK", MU_DCR(ECC_COUNT_INTERRUPTS__MACHINE_CHECK) },
{ "MU_DCR__ECC_COUNT_INTERRUPTS__CRITICAL", MU_DCR(ECC_COUNT_INTERRUPTS__CRITICAL) },
{ "MU_DCR__ECC_COUNT_INTERRUPTS__NONCRITICAL", MU_DCR(ECC_COUNT_INTERRUPTS__NONCRITICAL) },
{ "MU_DCR__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH", MU_DCR(INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH) },
{ "MU_DCR__MASTER_PORT0_INTERRUPTS_CONTROL_LOW", MU_DCR(MASTER_PORT0_INTERRUPTS_CONTROL_LOW) },
{ "MU_DCR__MASTER_PORT0_INTERRUPTS_CONTROL_HIGH", MU_DCR(MASTER_PORT0_INTERRUPTS_CONTROL_HIGH) },
{ "MU_DCR__MASTER_PORT1_INTERRUPTS_CONTROL_LOW", MU_DCR(MASTER_PORT1_INTERRUPTS_CONTROL_LOW) },
{ "MU_DCR__MASTER_PORT1_INTERRUPTS_CONTROL_HIGH", MU_DCR(MASTER_PORT1_INTERRUPTS_CONTROL_HIGH) },
{ "MU_DCR__MASTER_PORT2_INTERRUPTS_CONTROL_LOW", MU_DCR(MASTER_PORT2_INTERRUPTS_CONTROL_LOW) },
{ "MU_DCR__MASTER_PORT2_INTERRUPTS_CONTROL_HIGH", MU_DCR(MASTER_PORT2_INTERRUPTS_CONTROL_HIGH) },
{ "MU_DCR__SLAVE_PORT_INTERRUPTS_CONTROL_LOW", MU_DCR(SLAVE_PORT_INTERRUPTS_CONTROL_LOW) },
{ "MU_DCR__SLAVE_PORT_INTERRUPTS_CONTROL_HIGH", MU_DCR(SLAVE_PORT_INTERRUPTS_CONTROL_HIGH) },
{ "MU_DCR__MMREGS_INTERRUPTS_CONTROL_LOW", MU_DCR(MMREGS_INTERRUPTS_CONTROL_LOW) },
{ "MU_DCR__MMREGS_INTERRUPTS_CONTROL_HIGH", MU_DCR(MMREGS_INTERRUPTS_CONTROL_HIGH) },
{ "MU_DCR__FIFO_INTERRUPTS_CONTROL_LOW", MU_DCR(FIFO_INTERRUPTS_CONTROL_LOW) },
{ "MU_DCR__FIFO_INTERRUPTS_CONTROL_HIGH", MU_DCR(FIFO_INTERRUPTS_CONTROL_HIGH) },
{ "MU_DCR__IMU_ECC_INTERRUPTS_CONTROL_LOW", MU_DCR(IMU_ECC_INTERRUPTS_CONTROL_LOW) },
{ "MU_DCR__IMU_ECC_INTERRUPTS_CONTROL_HIGH", MU_DCR(IMU_ECC_INTERRUPTS_CONTROL_HIGH) },
{ "MU_DCR__MCSRAM_INTERRUPTS_CONTROL_LOW", MU_DCR(MCSRAM_INTERRUPTS_CONTROL_LOW) },
{ "MU_DCR__MCSRAM_INTERRUPTS_CONTROL_HIGH", MU_DCR(MCSRAM_INTERRUPTS_CONTROL_HIGH) },
{ "MU_DCR__ARLOG_INTERRUPTS_CONTROL_LOW", MU_DCR(ARLOG_INTERRUPTS_CONTROL_LOW) },
{ "MU_DCR__ARLOG_INTERRUPTS_CONTROL_HIGH", MU_DCR(ARLOG_INTERRUPTS_CONTROL_HIGH) },
{ "MU_DCR__RMU_ECC_INTERRUPTS_CONTROL_LOW", MU_DCR(RMU_ECC_INTERRUPTS_CONTROL_LOW) },
{ "MU_DCR__RMU_ECC_INTERRUPTS_CONTROL_HIGH", MU_DCR(RMU_ECC_INTERRUPTS_CONTROL_HIGH) },
{ "MU_DCR__RCSRAM_INTERRUPTS_CONTROL_LOW", MU_DCR(RCSRAM_INTERRUPTS_CONTROL_LOW) },
{ "MU_DCR__RCSRAM_INTERRUPTS_CONTROL_HIGH", MU_DCR(RCSRAM_INTERRUPTS_CONTROL_HIGH) },
{ "MU_DCR__RPUTSRAM_INTERRUPTS_CONTROL_LOW", MU_DCR(RPUTSRAM_INTERRUPTS_CONTROL_LOW) },
{ "MU_DCR__RPUTSRAM_INTERRUPTS_CONTROL_HIGH", MU_DCR(RPUTSRAM_INTERRUPTS_CONTROL_HIGH) },
{ "MU_DCR__IME_INTERRUPTS_CONTROL_LOW", MU_DCR(IME_INTERRUPTS_CONTROL_LOW) },
{ "MU_DCR__IME_INTERRUPTS_CONTROL_HIGH", MU_DCR(IME_INTERRUPTS_CONTROL_HIGH) },
{ "MU_DCR__RME_INTERRUPTS0_CONTROL_LOW", MU_DCR(RME_INTERRUPTS0_CONTROL_LOW) },
{ "MU_DCR__RME_INTERRUPTS0_CONTROL_HIGH", MU_DCR(RME_INTERRUPTS0_CONTROL_HIGH) },
{ "MU_DCR__RME_INTERRUPTS1_CONTROL_LOW", MU_DCR(RME_INTERRUPTS1_CONTROL_LOW) },
{ "MU_DCR__RME_INTERRUPTS1_CONTROL_HIGH", MU_DCR(RME_INTERRUPTS1_CONTROL_HIGH) },
{ "MU_DCR__ICSRAM_INTERRUPTS_CONTROL_LOW", MU_DCR(ICSRAM_INTERRUPTS_CONTROL_LOW) },
{ "MU_DCR__ICSRAM_INTERRUPTS_CONTROL_HIGH", MU_DCR(ICSRAM_INTERRUPTS_CONTROL_HIGH) },
{ "MU_DCR__MISC_INTERRUPTS_CONTROL_LOW", MU_DCR(MISC_INTERRUPTS_CONTROL_LOW) },
{ "MU_DCR__MISC_INTERRUPTS_CONTROL_HIGH", MU_DCR(MISC_INTERRUPTS_CONTROL_HIGH) },
{ "MU_DCR__RMU_ECC_CORR_INTERRUPTS_CONTROL_LOW", MU_DCR(RMU_ECC_CORR_INTERRUPTS_CONTROL_LOW) },
{ "MU_DCR__RMU_ECC_CORR_INTERRUPTS_CONTROL_HIGH", MU_DCR(RMU_ECC_CORR_INTERRUPTS_CONTROL_HIGH) },
{ "MU_DCR__MISC_ECC_CORR_INTERRUPTS_CONTROL_LOW", MU_DCR(MISC_ECC_CORR_INTERRUPTS_CONTROL_LOW) },
{ "MU_DCR__MISC_ECC_CORR_INTERRUPTS_CONTROL_HIGH", MU_DCR(MISC_ECC_CORR_INTERRUPTS_CONTROL_HIGH) },
{ "MU_DCR__ECC_COUNT_INTERRUPTS_CONTROL_LOW", MU_DCR(ECC_COUNT_INTERRUPTS_CONTROL_LOW) },
{ "MU_DCR__ECC_COUNT_INTERRUPTS_CONTROL_HIGH", MU_DCR(ECC_COUNT_INTERRUPTS_CONTROL_HIGH) },
{ "ND_500_DCR__RESET", ND_500_DCR(RESET) },
{ "ND_500_DCR__CTRL_STOP", ND_500_DCR(CTRL_STOP) },
{ "ND_500_DCR__CTRL_INTERNAL", ND_500_DCR(CTRL_INTERNAL) },
{ "ND_500_DCR__CTRL_CLEAR0", ND_500_DCR(CTRL_CLEAR0) },
{ "ND_500_DCR__CTRL_COORDS", ND_500_DCR(CTRL_COORDS) },
{ "ND_500_DCR__CTRL_CUTOFFS", ND_500_DCR(CTRL_CUTOFFS) },
{ "ND_500_DCR__CTRL_NEIGHBOR_COORDS", ND_500_DCR(CTRL_NEIGHBOR_COORDS) },
{ "ND_500_DCR__CTRL_DET_ORDER", ND_500_DCR(CTRL_DET_ORDER) },
{ "ND_500_DCR__CTRL_DYNAMIC_ZONE01", ND_500_DCR(CTRL_DYNAMIC_ZONE01) },
{ "ND_500_DCR__CTRL_DYNAMIC_ZONE23", ND_500_DCR(CTRL_DYNAMIC_ZONE23) },
{ "ND_500_DCR__CTRL_TIMEOUT", ND_500_DCR(CTRL_TIMEOUT) },
{ "ND_500_DCR__CTRL_GI_CLASS_00_01", ND_500_DCR(CTRL_GI_CLASS_00_01) },
{ "ND_500_DCR__CTRL_GI_CLASS_02_03", ND_500_DCR(CTRL_GI_CLASS_02_03) },
{ "ND_500_DCR__CTRL_GI_CLASS_04_05", ND_500_DCR(CTRL_GI_CLASS_04_05) },
{ "ND_500_DCR__CTRL_GI_CLASS_06_07", ND_500_DCR(CTRL_GI_CLASS_06_07) },
{ "ND_500_DCR__CTRL_GI_CLASS_08_09", ND_500_DCR(CTRL_GI_CLASS_08_09) },
{ "ND_500_DCR__CTRL_GI_CLASS_10_11", ND_500_DCR(CTRL_GI_CLASS_10_11) },
{ "ND_500_DCR__CTRL_GI_CLASS_12_13", ND_500_DCR(CTRL_GI_CLASS_12_13) },
{ "ND_500_DCR__CTRL_GI_CLASS_14_15", ND_500_DCR(CTRL_GI_CLASS_14_15) },
{ "ND_500_DCR__CTRL_COLL_CLASS_00_01", ND_500_DCR(CTRL_COLL_CLASS_00_01) },
{ "ND_500_DCR__CTRL_COLL_CLASS_02_03", ND_500_DCR(CTRL_COLL_CLASS_02_03) },
{ "ND_500_DCR__CTRL_COLL_CLASS_04_05", ND_500_DCR(CTRL_COLL_CLASS_04_05) },
{ "ND_500_DCR__CTRL_COLL_CLASS_06_07", ND_500_DCR(CTRL_COLL_CLASS_06_07) },
{ "ND_500_DCR__CTRL_COLL_CLASS_08_09", ND_500_DCR(CTRL_COLL_CLASS_08_09) },
{ "ND_500_DCR__CTRL_COLL_CLASS_10_11", ND_500_DCR(CTRL_COLL_CLASS_10_11) },
{ "ND_500_DCR__CTRL_COLL_CLASS_12_13", ND_500_DCR(CTRL_COLL_CLASS_12_13) },
{ "ND_500_DCR__CTRL_COLL_CLASS_14_15", ND_500_DCR(CTRL_COLL_CLASS_14_15) },
{ "ND_500_DCR__FATAL_ERR_ENABLE", ND_500_DCR(FATAL_ERR_ENABLE) },
{ "ND_500_DCR__NON_FATAL_ERR_ENABLE", ND_500_DCR(NON_FATAL_ERR_ENABLE) },
{ "ND_500_DCR__FATAL_ERR0", ND_500_DCR(FATAL_ERR0) },
{ "ND_500_DCR__FATAL_ERR1", ND_500_DCR(FATAL_ERR1) },
{ "ND_500_DCR__FATAL_ERR2", ND_500_DCR(FATAL_ERR2) },
{ "ND_500_DCR__FATAL_ERR3", ND_500_DCR(FATAL_ERR3) },
{ "ND_500_DCR__FATAL_ERR4", ND_500_DCR(FATAL_ERR4) },
{ "ND_500_DCR__FATAL_ERR5", ND_500_DCR(FATAL_ERR5) },
{ "ND_500_DCR__NON_FATAL_ERR0", ND_500_DCR(NON_FATAL_ERR0) },
{ "ND_500_DCR__NON_FATAL_ERR1", ND_500_DCR(NON_FATAL_ERR1) },
{ "ND_500_DCR__BACKDOOR_CTRL", ND_500_DCR(BACKDOOR_CTRL) },
{ "ND_500_DCR__BACKDOOR_WR", ND_500_DCR(BACKDOOR_WR) },
{ "ND_500_DCR__BACKDOOR_RD_DATA", ND_500_DCR(BACKDOOR_RD_DATA) },
{ "ND_500_DCR__BACKDOOR_RD_ECC", ND_500_DCR(BACKDOOR_RD_ECC) },
{ "ND_500_DCR__STAT0", ND_500_DCR(STAT0) },
{ "ND_500_DCR__STAT1", ND_500_DCR(STAT1) },
{ "ND_500_DCR__STAT2", ND_500_DCR(STAT2) },
{ "ND_500_DCR__STAT3", ND_500_DCR(STAT3) },
{ "ND_500_DCR__STAT4", ND_500_DCR(STAT4) },
{ "ND_500_DCR__STAT5", ND_500_DCR(STAT5) },
{ "ND_500_DCR__STAT6", ND_500_DCR(STAT6) },
{ "ND_500_DCR__STAT7", ND_500_DCR(STAT7) },
{ "ND_500_DCR__STAT8", ND_500_DCR(STAT8) },
{ "ND_500_DCR__STAT9", ND_500_DCR(STAT9) },
{ "ND_500_DCR__GI_STAT_RE", ND_500_DCR(GI_STAT_RE) },
{ "ND_500_DCR__CE_CNT", ND_500_DCR(CE_CNT) },
{ "ND_500_DCR__CE_THRESHOLD", ND_500_DCR(CE_THRESHOLD) },
{ "ND_500_DCR__CTRL_CLEAR1", ND_500_DCR(CTRL_CLEAR1) },
{ "ND_500_DCR__CTRL_RESERVED", ND_500_DCR(CTRL_RESERVED) },
{ "ND_500_DCR__CTRL_UPC_CLEAR", ND_500_DCR(CTRL_UPC_CLEAR) },
{ "ND_500_DCR__CTRL_UPC_STOP", ND_500_DCR(CTRL_UPC_STOP) },
{ "ND_500_DCR__FATAL_ERR_STAT", ND_500_DCR(FATAL_ERR_STAT) },
{ "ND_500_DCR__NON_FATAL_ERR_STAT", ND_500_DCR(NON_FATAL_ERR_STAT) },
{ "ND_500_DCR__INJ_FIFO_CHKSUM", ND_500_DCR(INJ_FIFO_CHKSUM) },
{ "ND_500_DCR__INJ_FIFO_HEAD_P0", ND_500_DCR(INJ_FIFO_HEAD_P0) },
{ "ND_500_DCR__INJ_FIFO_HEAD_P1", ND_500_DCR(INJ_FIFO_HEAD_P1) },
{ "ND_500_DCR__INJ_FIFO_TAIL_P0", ND_500_DCR(INJ_FIFO_TAIL_P0) },
{ "ND_500_DCR__INJ_FIFO_TAIL_P1", ND_500_DCR(INJ_FIFO_TAIL_P1) },
{ "ND_500_DCR__RCP_FIFO_HEAD_P0", ND_500_DCR(RCP_FIFO_HEAD_P0) },
{ "ND_500_DCR__RCP_FIFO_HEAD_P1", ND_500_DCR(RCP_FIFO_HEAD_P1) },
{ "ND_500_DCR__RCP_FIFO_HEAD_P2", ND_500_DCR(RCP_FIFO_HEAD_P2) },
{ "ND_500_DCR__RCP_FIFO_HEAD_P3", ND_500_DCR(RCP_FIFO_HEAD_P3) },
{ "ND_500_DCR__RCP_FIFO_TAIL_P0", ND_500_DCR(RCP_FIFO_TAIL_P0) },
{ "ND_500_DCR__RCP_FIFO_TAIL_P1", ND_500_DCR(RCP_FIFO_TAIL_P1) },
{ "ND_500_DCR__RCP_FIFO_TAIL_P2", ND_500_DCR(RCP_FIFO_TAIL_P2) },
{ "ND_500_DCR__RCP_FIFO_TAIL_P3", ND_500_DCR(RCP_FIFO_TAIL_P3) },
{ "ND_500_DCR__INTERRUPT_INTERNAL_ERROR_SW_INFO", ND_500_DCR(INTERRUPT_INTERNAL_ERROR_SW_INFO) },
{ "ND_500_DCR__INTERRUPT_INTERNAL_ERROR_HW_INFO", ND_500_DCR(INTERRUPT_INTERNAL_ERROR_HW_INFO) },
{ "ND_500_DCR__INTERRUPT_INTERNAL_ERROR_DATA_INFO", ND_500_DCR(INTERRUPT_INTERNAL_ERROR_DATA_INFO) },
{ "ND_500_DCR__N500_INTERRUPTS__STATE", ND_500_DCR(N500_INTERRUPTS__STATE) },
{ "ND_500_DCR__N500_INTERRUPTS__FIRST", ND_500_DCR(N500_INTERRUPTS__FIRST) },
{ "ND_500_DCR__N500_INTERRUPTS__FORCE", ND_500_DCR(N500_INTERRUPTS__FORCE) },
{ "ND_500_DCR__N500_INTERRUPTS__MACHINE_CHECK", ND_500_DCR(N500_INTERRUPTS__MACHINE_CHECK) },
{ "ND_500_DCR__N500_INTERRUPTS__CRITICAL", ND_500_DCR(N500_INTERRUPTS__CRITICAL) },
{ "ND_500_DCR__N500_INTERRUPTS__NONCRITICAL", ND_500_DCR(N500_INTERRUPTS__NONCRITICAL) },
{ "ND_500_DCR__INTERRUPT_INTERNAL_ERROR__STATE", ND_500_DCR(INTERRUPT_INTERNAL_ERROR__STATE) },
{ "ND_500_DCR__INTERRUPT_INTERNAL_ERROR__FIRST", ND_500_DCR(INTERRUPT_INTERNAL_ERROR__FIRST) },
{ "ND_500_DCR__INTERRUPT_INTERNAL_ERROR__FORCE", ND_500_DCR(INTERRUPT_INTERNAL_ERROR__FORCE) },
{ "ND_500_DCR__INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK", ND_500_DCR(INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK) },
{ "ND_500_DCR__INTERRUPT_INTERNAL_ERROR__CRITICAL", ND_500_DCR(INTERRUPT_INTERNAL_ERROR__CRITICAL) },
{ "ND_500_DCR__INTERRUPT_INTERNAL_ERROR__NONCRITICAL", ND_500_DCR(INTERRUPT_INTERNAL_ERROR__NONCRITICAL) },
{ "ND_500_DCR__N500_INTERRUPTS_CONTROL_LOW", ND_500_DCR(N500_INTERRUPTS_CONTROL_LOW) },
{ "ND_500_DCR__N500_INTERRUPTS_CONTROL_HIGH", ND_500_DCR(N500_INTERRUPTS_CONTROL_HIGH) },
{ "ND_500_DCR__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH", ND_500_DCR(INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH) },
{ "ND_RESE_DCR_0__RESET", ND_RESE_DCR(0,RESET) },
{ "ND_RESE_DCR_0__CTRL", ND_RESE_DCR(0,CTRL) },
{ "ND_RESE_DCR_0__UPC_CTRL", ND_RESE_DCR(0,UPC_CTRL) },
{ "ND_RESE_DCR_0__THRESH_ARRAY_CE", ND_RESE_DCR(0,THRESH_ARRAY_CE) },
{ "ND_RESE_DCR_0__THRESH_RE_ERR", ND_RESE_DCR(0,THRESH_RE_ERR) },
{ "ND_RESE_DCR_0__THRESH_SE_RETRAN", ND_RESE_DCR(0,THRESH_SE_RETRAN) },
{ "ND_RESE_DCR_0__CLEAR", ND_RESE_DCR(0,CLEAR) },
{ "ND_RESE_DCR_0__FATAL_ERR", ND_RESE_DCR(0,FATAL_ERR) },
{ "ND_RESE_DCR_0__FATAL_ERR_ENABLE", ND_RESE_DCR(0,FATAL_ERR_ENABLE) },
{ "ND_RESE_DCR_0__RE_LINK_ERR_CNT", ND_RESE_DCR(0,RE_LINK_ERR_CNT) },
{ "ND_RESE_DCR_0__SE_RETRANS_CNT", ND_RESE_DCR(0,SE_RETRANS_CNT) },
{ "ND_RESE_DCR_0__CE_COUNT", ND_RESE_DCR(0,CE_COUNT) },
{ "ND_RESE_DCR_0__UPC", ND_RESE_DCR(0,UPC) },
{ "ND_RESE_DCR_0__BACKDOOR_CTL", ND_RESE_DCR(0,BACKDOOR_CTL) },
{ "ND_RESE_DCR_0__COLL_CLASS_REMAP_VEC", ND_RESE_DCR(0,COLL_CLASS_REMAP_VEC) },
{ "ND_RESE_DCR_0__BACKDOOR_WR_DATA", ND_RESE_DCR(0,BACKDOOR_WR_DATA) },
{ "ND_RESE_DCR_0__BACKDOOR_WR_ECC", ND_RESE_DCR(0,BACKDOOR_WR_ECC) },
{ "ND_RESE_DCR_0__BACKDOOR_RD_DATA", ND_RESE_DCR(0,BACKDOOR_RD_DATA) },
{ "ND_RESE_DCR_0__BACKDOOR_RD", ND_RESE_DCR(0,BACKDOOR_RD) },
{ "ND_RESE_DCR_0__SE_GI_DATA", ND_RESE_DCR(0,SE_GI_DATA) },
{ "ND_RESE_DCR_0__RE_LINK_CRC_USR", ND_RESE_DCR(0,RE_LINK_CRC_USR) },
{ "ND_RESE_DCR_0__RE_LINK_CRC_SYS", ND_RESE_DCR(0,RE_LINK_CRC_SYS) },
{ "ND_RESE_DCR_0__SE_LINK_CRC_USR", ND_RESE_DCR(0,SE_LINK_CRC_USR) },
{ "ND_RESE_DCR_0__SE_LINK_CRC_SYS", ND_RESE_DCR(0,SE_LINK_CRC_SYS) },
{ "ND_RESE_DCR_0__RE_INTERNAL_STATE", ND_RESE_DCR(0,RE_INTERNAL_STATE) },
{ "ND_RESE_DCR_0__RE_VC0_HEAD", ND_RESE_DCR(0,RE_VC0_HEAD) },
{ "ND_RESE_DCR_0__RE_VC0_TAIL", ND_RESE_DCR(0,RE_VC0_TAIL) },
{ "ND_RESE_DCR_0__RE_VC0_PKT_CNT", ND_RESE_DCR(0,RE_VC0_PKT_CNT) },
{ "ND_RESE_DCR_0__RE_VC0_STATE", ND_RESE_DCR(0,RE_VC0_STATE) },
{ "ND_RESE_DCR_0__RE_VC1_STATE", ND_RESE_DCR(0,RE_VC1_STATE) },
{ "ND_RESE_DCR_0__RE_VC2_STATE", ND_RESE_DCR(0,RE_VC2_STATE) },
{ "ND_RESE_DCR_0__RE_VC3_STATE", ND_RESE_DCR(0,RE_VC3_STATE) },
{ "ND_RESE_DCR_0__RE_VC4_STATE", ND_RESE_DCR(0,RE_VC4_STATE) },
{ "ND_RESE_DCR_0__RE_VC5_STATE", ND_RESE_DCR(0,RE_VC5_STATE) },
{ "ND_RESE_DCR_0__SE_INTERNAL_STATE", ND_RESE_DCR(0,SE_INTERNAL_STATE) },
{ "ND_RESE_DCR_0__SE_TOKENS", ND_RESE_DCR(0,SE_TOKENS) },
{ "ND_RESE_DCR_0__INTERRUPT_INTERNAL_ERROR_SW_INFO", ND_RESE_DCR(0,INTERRUPT_INTERNAL_ERROR_SW_INFO) },
{ "ND_RESE_DCR_0__INTERRUPT_INTERNAL_ERROR_HW_INFO", ND_RESE_DCR(0,INTERRUPT_INTERNAL_ERROR_HW_INFO) },
{ "ND_RESE_DCR_0__INTERRUPT_INTERNAL_ERROR_DATA_INFO", ND_RESE_DCR(0,INTERRUPT_INTERNAL_ERROR_DATA_INFO) },
{ "ND_RESE_DCR_0__RESE_INTERRUPTS__STATE", ND_RESE_DCR(0,RESE_INTERRUPTS__STATE) },
{ "ND_RESE_DCR_0__RESE_INTERRUPTS__FIRST", ND_RESE_DCR(0,RESE_INTERRUPTS__FIRST) },
{ "ND_RESE_DCR_0__RESE_INTERRUPTS__FORCE", ND_RESE_DCR(0,RESE_INTERRUPTS__FORCE) },
{ "ND_RESE_DCR_0__RESE_INTERRUPTS__MACHINE_CHECK", ND_RESE_DCR(0,RESE_INTERRUPTS__MACHINE_CHECK) },
{ "ND_RESE_DCR_0__RESE_INTERRUPTS__CRITICAL", ND_RESE_DCR(0,RESE_INTERRUPTS__CRITICAL) },
{ "ND_RESE_DCR_0__RESE_INTERRUPTS__NONCRITICAL", ND_RESE_DCR(0,RESE_INTERRUPTS__NONCRITICAL) },
{ "ND_RESE_DCR_0__INTERRUPT_INTERNAL_ERROR__STATE", ND_RESE_DCR(0,INTERRUPT_INTERNAL_ERROR__STATE) },
{ "ND_RESE_DCR_0__INTERRUPT_INTERNAL_ERROR__FIRST", ND_RESE_DCR(0,INTERRUPT_INTERNAL_ERROR__FIRST) },
{ "ND_RESE_DCR_0__INTERRUPT_INTERNAL_ERROR__FORCE", ND_RESE_DCR(0,INTERRUPT_INTERNAL_ERROR__FORCE) },
{ "ND_RESE_DCR_0__INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK", ND_RESE_DCR(0,INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK) },
{ "ND_RESE_DCR_0__INTERRUPT_INTERNAL_ERROR__CRITICAL", ND_RESE_DCR(0,INTERRUPT_INTERNAL_ERROR__CRITICAL) },
{ "ND_RESE_DCR_0__INTERRUPT_INTERNAL_ERROR__NONCRITICAL", ND_RESE_DCR(0,INTERRUPT_INTERNAL_ERROR__NONCRITICAL) },
{ "ND_RESE_DCR_0__RESE_INTERRUPTS_CONTROL_LOW", ND_RESE_DCR(0,RESE_INTERRUPTS_CONTROL_LOW) },
{ "ND_RESE_DCR_0__RESE_INTERRUPTS_CONTROL_HIGH", ND_RESE_DCR(0,RESE_INTERRUPTS_CONTROL_HIGH) },
{ "ND_RESE_DCR_0__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH", ND_RESE_DCR(0,INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH) },
{ "ND_RESE_DCR_1__RESET", ND_RESE_DCR(1,RESET) },
{ "ND_RESE_DCR_1__CTRL", ND_RESE_DCR(1,CTRL) },
{ "ND_RESE_DCR_1__UPC_CTRL", ND_RESE_DCR(1,UPC_CTRL) },
{ "ND_RESE_DCR_1__THRESH_ARRAY_CE", ND_RESE_DCR(1,THRESH_ARRAY_CE) },
{ "ND_RESE_DCR_1__THRESH_RE_ERR", ND_RESE_DCR(1,THRESH_RE_ERR) },
{ "ND_RESE_DCR_1__THRESH_SE_RETRAN", ND_RESE_DCR(1,THRESH_SE_RETRAN) },
{ "ND_RESE_DCR_1__CLEAR", ND_RESE_DCR(1,CLEAR) },
{ "ND_RESE_DCR_1__FATAL_ERR", ND_RESE_DCR(1,FATAL_ERR) },
{ "ND_RESE_DCR_1__FATAL_ERR_ENABLE", ND_RESE_DCR(1,FATAL_ERR_ENABLE) },
{ "ND_RESE_DCR_1__RE_LINK_ERR_CNT", ND_RESE_DCR(1,RE_LINK_ERR_CNT) },
{ "ND_RESE_DCR_1__SE_RETRANS_CNT", ND_RESE_DCR(1,SE_RETRANS_CNT) },
{ "ND_RESE_DCR_1__CE_COUNT", ND_RESE_DCR(1,CE_COUNT) },
{ "ND_RESE_DCR_1__UPC", ND_RESE_DCR(1,UPC) },
{ "ND_RESE_DCR_1__BACKDOOR_CTL", ND_RESE_DCR(1,BACKDOOR_CTL) },
{ "ND_RESE_DCR_1__COLL_CLASS_REMAP_VEC", ND_RESE_DCR(1,COLL_CLASS_REMAP_VEC) },
{ "ND_RESE_DCR_1__BACKDOOR_WR_DATA", ND_RESE_DCR(1,BACKDOOR_WR_DATA) },
{ "ND_RESE_DCR_1__BACKDOOR_WR_ECC", ND_RESE_DCR(1,BACKDOOR_WR_ECC) },
{ "ND_RESE_DCR_1__BACKDOOR_RD_DATA", ND_RESE_DCR(1,BACKDOOR_RD_DATA) },
{ "ND_RESE_DCR_1__BACKDOOR_RD", ND_RESE_DCR(1,BACKDOOR_RD) },
{ "ND_RESE_DCR_1__SE_GI_DATA", ND_RESE_DCR(1,SE_GI_DATA) },
{ "ND_RESE_DCR_1__RE_LINK_CRC_USR", ND_RESE_DCR(1,RE_LINK_CRC_USR) },
{ "ND_RESE_DCR_1__RE_LINK_CRC_SYS", ND_RESE_DCR(1,RE_LINK_CRC_SYS) },
{ "ND_RESE_DCR_1__SE_LINK_CRC_USR", ND_RESE_DCR(1,SE_LINK_CRC_USR) },
{ "ND_RESE_DCR_1__SE_LINK_CRC_SYS", ND_RESE_DCR(1,SE_LINK_CRC_SYS) },
{ "ND_RESE_DCR_1__RE_INTERNAL_STATE", ND_RESE_DCR(1,RE_INTERNAL_STATE) },
{ "ND_RESE_DCR_1__RE_VC0_HEAD", ND_RESE_DCR(1,RE_VC0_HEAD) },
{ "ND_RESE_DCR_1__RE_VC0_TAIL", ND_RESE_DCR(1,RE_VC0_TAIL) },
{ "ND_RESE_DCR_1__RE_VC0_PKT_CNT", ND_RESE_DCR(1,RE_VC0_PKT_CNT) },
{ "ND_RESE_DCR_1__RE_VC0_STATE", ND_RESE_DCR(1,RE_VC0_STATE) },
{ "ND_RESE_DCR_1__RE_VC1_STATE", ND_RESE_DCR(1,RE_VC1_STATE) },
{ "ND_RESE_DCR_1__RE_VC2_STATE", ND_RESE_DCR(1,RE_VC2_STATE) },
{ "ND_RESE_DCR_1__RE_VC3_STATE", ND_RESE_DCR(1,RE_VC3_STATE) },
{ "ND_RESE_DCR_1__RE_VC4_STATE", ND_RESE_DCR(1,RE_VC4_STATE) },
{ "ND_RESE_DCR_1__RE_VC5_STATE", ND_RESE_DCR(1,RE_VC5_STATE) },
{ "ND_RESE_DCR_1__SE_INTERNAL_STATE", ND_RESE_DCR(1,SE_INTERNAL_STATE) },
{ "ND_RESE_DCR_1__SE_TOKENS", ND_RESE_DCR(1,SE_TOKENS) },
{ "ND_RESE_DCR_1__INTERRUPT_INTERNAL_ERROR_SW_INFO", ND_RESE_DCR(1,INTERRUPT_INTERNAL_ERROR_SW_INFO) },
{ "ND_RESE_DCR_1__INTERRUPT_INTERNAL_ERROR_HW_INFO", ND_RESE_DCR(1,INTERRUPT_INTERNAL_ERROR_HW_INFO) },
{ "ND_RESE_DCR_1__INTERRUPT_INTERNAL_ERROR_DATA_INFO", ND_RESE_DCR(1,INTERRUPT_INTERNAL_ERROR_DATA_INFO) },
{ "ND_RESE_DCR_1__RESE_INTERRUPTS__STATE", ND_RESE_DCR(1,RESE_INTERRUPTS__STATE) },
{ "ND_RESE_DCR_1__RESE_INTERRUPTS__FIRST", ND_RESE_DCR(1,RESE_INTERRUPTS__FIRST) },
{ "ND_RESE_DCR_1__RESE_INTERRUPTS__FORCE", ND_RESE_DCR(1,RESE_INTERRUPTS__FORCE) },
{ "ND_RESE_DCR_1__RESE_INTERRUPTS__MACHINE_CHECK", ND_RESE_DCR(1,RESE_INTERRUPTS__MACHINE_CHECK) },
{ "ND_RESE_DCR_1__RESE_INTERRUPTS__CRITICAL", ND_RESE_DCR(1,RESE_INTERRUPTS__CRITICAL) },
{ "ND_RESE_DCR_1__RESE_INTERRUPTS__NONCRITICAL", ND_RESE_DCR(1,RESE_INTERRUPTS__NONCRITICAL) },
{ "ND_RESE_DCR_1__INTERRUPT_INTERNAL_ERROR__STATE", ND_RESE_DCR(1,INTERRUPT_INTERNAL_ERROR__STATE) },
{ "ND_RESE_DCR_1__INTERRUPT_INTERNAL_ERROR__FIRST", ND_RESE_DCR(1,INTERRUPT_INTERNAL_ERROR__FIRST) },
{ "ND_RESE_DCR_1__INTERRUPT_INTERNAL_ERROR__FORCE", ND_RESE_DCR(1,INTERRUPT_INTERNAL_ERROR__FORCE) },
{ "ND_RESE_DCR_1__INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK", ND_RESE_DCR(1,INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK) },
{ "ND_RESE_DCR_1__INTERRUPT_INTERNAL_ERROR__CRITICAL", ND_RESE_DCR(1,INTERRUPT_INTERNAL_ERROR__CRITICAL) },
{ "ND_RESE_DCR_1__INTERRUPT_INTERNAL_ERROR__NONCRITICAL", ND_RESE_DCR(1,INTERRUPT_INTERNAL_ERROR__NONCRITICAL) },
{ "ND_RESE_DCR_1__RESE_INTERRUPTS_CONTROL_LOW", ND_RESE_DCR(1,RESE_INTERRUPTS_CONTROL_LOW) },
{ "ND_RESE_DCR_1__RESE_INTERRUPTS_CONTROL_HIGH", ND_RESE_DCR(1,RESE_INTERRUPTS_CONTROL_HIGH) },
{ "ND_RESE_DCR_1__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH", ND_RESE_DCR(1,INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH) },
{ "ND_RESE_DCR_2__RESET", ND_RESE_DCR(2,RESET) },
{ "ND_RESE_DCR_2__CTRL", ND_RESE_DCR(2,CTRL) },
{ "ND_RESE_DCR_2__UPC_CTRL", ND_RESE_DCR(2,UPC_CTRL) },
{ "ND_RESE_DCR_2__THRESH_ARRAY_CE", ND_RESE_DCR(2,THRESH_ARRAY_CE) },
{ "ND_RESE_DCR_2__THRESH_RE_ERR", ND_RESE_DCR(2,THRESH_RE_ERR) },
{ "ND_RESE_DCR_2__THRESH_SE_RETRAN", ND_RESE_DCR(2,THRESH_SE_RETRAN) },
{ "ND_RESE_DCR_2__CLEAR", ND_RESE_DCR(2,CLEAR) },
{ "ND_RESE_DCR_2__FATAL_ERR", ND_RESE_DCR(2,FATAL_ERR) },
{ "ND_RESE_DCR_2__FATAL_ERR_ENABLE", ND_RESE_DCR(2,FATAL_ERR_ENABLE) },
{ "ND_RESE_DCR_2__RE_LINK_ERR_CNT", ND_RESE_DCR(2,RE_LINK_ERR_CNT) },
{ "ND_RESE_DCR_2__SE_RETRANS_CNT", ND_RESE_DCR(2,SE_RETRANS_CNT) },
{ "ND_RESE_DCR_2__CE_COUNT", ND_RESE_DCR(2,CE_COUNT) },
{ "ND_RESE_DCR_2__UPC", ND_RESE_DCR(2,UPC) },
{ "ND_RESE_DCR_2__BACKDOOR_CTL", ND_RESE_DCR(2,BACKDOOR_CTL) },
{ "ND_RESE_DCR_2__COLL_CLASS_REMAP_VEC", ND_RESE_DCR(2,COLL_CLASS_REMAP_VEC) },
{ "ND_RESE_DCR_2__BACKDOOR_WR_DATA", ND_RESE_DCR(2,BACKDOOR_WR_DATA) },
{ "ND_RESE_DCR_2__BACKDOOR_WR_ECC", ND_RESE_DCR(2,BACKDOOR_WR_ECC) },
{ "ND_RESE_DCR_2__BACKDOOR_RD_DATA", ND_RESE_DCR(2,BACKDOOR_RD_DATA) },
{ "ND_RESE_DCR_2__BACKDOOR_RD", ND_RESE_DCR(2,BACKDOOR_RD) },
{ "ND_RESE_DCR_2__SE_GI_DATA", ND_RESE_DCR(2,SE_GI_DATA) },
{ "ND_RESE_DCR_2__RE_LINK_CRC_USR", ND_RESE_DCR(2,RE_LINK_CRC_USR) },
{ "ND_RESE_DCR_2__RE_LINK_CRC_SYS", ND_RESE_DCR(2,RE_LINK_CRC_SYS) },
{ "ND_RESE_DCR_2__SE_LINK_CRC_USR", ND_RESE_DCR(2,SE_LINK_CRC_USR) },
{ "ND_RESE_DCR_2__SE_LINK_CRC_SYS", ND_RESE_DCR(2,SE_LINK_CRC_SYS) },
{ "ND_RESE_DCR_2__RE_INTERNAL_STATE", ND_RESE_DCR(2,RE_INTERNAL_STATE) },
{ "ND_RESE_DCR_2__RE_VC0_HEAD", ND_RESE_DCR(2,RE_VC0_HEAD) },
{ "ND_RESE_DCR_2__RE_VC0_TAIL", ND_RESE_DCR(2,RE_VC0_TAIL) },
{ "ND_RESE_DCR_2__RE_VC0_PKT_CNT", ND_RESE_DCR(2,RE_VC0_PKT_CNT) },
{ "ND_RESE_DCR_2__RE_VC0_STATE", ND_RESE_DCR(2,RE_VC0_STATE) },
{ "ND_RESE_DCR_2__RE_VC1_STATE", ND_RESE_DCR(2,RE_VC1_STATE) },
{ "ND_RESE_DCR_2__RE_VC2_STATE", ND_RESE_DCR(2,RE_VC2_STATE) },
{ "ND_RESE_DCR_2__RE_VC3_STATE", ND_RESE_DCR(2,RE_VC3_STATE) },
{ "ND_RESE_DCR_2__RE_VC4_STATE", ND_RESE_DCR(2,RE_VC4_STATE) },
{ "ND_RESE_DCR_2__RE_VC5_STATE", ND_RESE_DCR(2,RE_VC5_STATE) },
{ "ND_RESE_DCR_2__SE_INTERNAL_STATE", ND_RESE_DCR(2,SE_INTERNAL_STATE) },
{ "ND_RESE_DCR_2__SE_TOKENS", ND_RESE_DCR(2,SE_TOKENS) },
{ "ND_RESE_DCR_2__INTERRUPT_INTERNAL_ERROR_SW_INFO", ND_RESE_DCR(2,INTERRUPT_INTERNAL_ERROR_SW_INFO) },
{ "ND_RESE_DCR_2__INTERRUPT_INTERNAL_ERROR_HW_INFO", ND_RESE_DCR(2,INTERRUPT_INTERNAL_ERROR_HW_INFO) },
{ "ND_RESE_DCR_2__INTERRUPT_INTERNAL_ERROR_DATA_INFO", ND_RESE_DCR(2,INTERRUPT_INTERNAL_ERROR_DATA_INFO) },
{ "ND_RESE_DCR_2__RESE_INTERRUPTS__STATE", ND_RESE_DCR(2,RESE_INTERRUPTS__STATE) },
{ "ND_RESE_DCR_2__RESE_INTERRUPTS__FIRST", ND_RESE_DCR(2,RESE_INTERRUPTS__FIRST) },
{ "ND_RESE_DCR_2__RESE_INTERRUPTS__FORCE", ND_RESE_DCR(2,RESE_INTERRUPTS__FORCE) },
{ "ND_RESE_DCR_2__RESE_INTERRUPTS__MACHINE_CHECK", ND_RESE_DCR(2,RESE_INTERRUPTS__MACHINE_CHECK) },
{ "ND_RESE_DCR_2__RESE_INTERRUPTS__CRITICAL", ND_RESE_DCR(2,RESE_INTERRUPTS__CRITICAL) },
{ "ND_RESE_DCR_2__RESE_INTERRUPTS__NONCRITICAL", ND_RESE_DCR(2,RESE_INTERRUPTS__NONCRITICAL) },
{ "ND_RESE_DCR_2__INTERRUPT_INTERNAL_ERROR__STATE", ND_RESE_DCR(2,INTERRUPT_INTERNAL_ERROR__STATE) },
{ "ND_RESE_DCR_2__INTERRUPT_INTERNAL_ERROR__FIRST", ND_RESE_DCR(2,INTERRUPT_INTERNAL_ERROR__FIRST) },
{ "ND_RESE_DCR_2__INTERRUPT_INTERNAL_ERROR__FORCE", ND_RESE_DCR(2,INTERRUPT_INTERNAL_ERROR__FORCE) },
{ "ND_RESE_DCR_2__INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK", ND_RESE_DCR(2,INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK) },
{ "ND_RESE_DCR_2__INTERRUPT_INTERNAL_ERROR__CRITICAL", ND_RESE_DCR(2,INTERRUPT_INTERNAL_ERROR__CRITICAL) },
{ "ND_RESE_DCR_2__INTERRUPT_INTERNAL_ERROR__NONCRITICAL", ND_RESE_DCR(2,INTERRUPT_INTERNAL_ERROR__NONCRITICAL) },
{ "ND_RESE_DCR_2__RESE_INTERRUPTS_CONTROL_LOW", ND_RESE_DCR(2,RESE_INTERRUPTS_CONTROL_LOW) },
{ "ND_RESE_DCR_2__RESE_INTERRUPTS_CONTROL_HIGH", ND_RESE_DCR(2,RESE_INTERRUPTS_CONTROL_HIGH) },
{ "ND_RESE_DCR_2__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH", ND_RESE_DCR(2,INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH) },
{ "ND_RESE_DCR_3__RESET", ND_RESE_DCR(3,RESET) },
{ "ND_RESE_DCR_3__CTRL", ND_RESE_DCR(3,CTRL) },
{ "ND_RESE_DCR_3__UPC_CTRL", ND_RESE_DCR(3,UPC_CTRL) },
{ "ND_RESE_DCR_3__THRESH_ARRAY_CE", ND_RESE_DCR(3,THRESH_ARRAY_CE) },
{ "ND_RESE_DCR_3__THRESH_RE_ERR", ND_RESE_DCR(3,THRESH_RE_ERR) },
{ "ND_RESE_DCR_3__THRESH_SE_RETRAN", ND_RESE_DCR(3,THRESH_SE_RETRAN) },
{ "ND_RESE_DCR_3__CLEAR", ND_RESE_DCR(3,CLEAR) },
{ "ND_RESE_DCR_3__FATAL_ERR", ND_RESE_DCR(3,FATAL_ERR) },
{ "ND_RESE_DCR_3__FATAL_ERR_ENABLE", ND_RESE_DCR(3,FATAL_ERR_ENABLE) },
{ "ND_RESE_DCR_3__RE_LINK_ERR_CNT", ND_RESE_DCR(3,RE_LINK_ERR_CNT) },
{ "ND_RESE_DCR_3__SE_RETRANS_CNT", ND_RESE_DCR(3,SE_RETRANS_CNT) },
{ "ND_RESE_DCR_3__CE_COUNT", ND_RESE_DCR(3,CE_COUNT) },
{ "ND_RESE_DCR_3__UPC", ND_RESE_DCR(3,UPC) },
{ "ND_RESE_DCR_3__BACKDOOR_CTL", ND_RESE_DCR(3,BACKDOOR_CTL) },
{ "ND_RESE_DCR_3__COLL_CLASS_REMAP_VEC", ND_RESE_DCR(3,COLL_CLASS_REMAP_VEC) },
{ "ND_RESE_DCR_3__BACKDOOR_WR_DATA", ND_RESE_DCR(3,BACKDOOR_WR_DATA) },
{ "ND_RESE_DCR_3__BACKDOOR_WR_ECC", ND_RESE_DCR(3,BACKDOOR_WR_ECC) },
{ "ND_RESE_DCR_3__BACKDOOR_RD_DATA", ND_RESE_DCR(3,BACKDOOR_RD_DATA) },
{ "ND_RESE_DCR_3__BACKDOOR_RD", ND_RESE_DCR(3,BACKDOOR_RD) },
{ "ND_RESE_DCR_3__SE_GI_DATA", ND_RESE_DCR(3,SE_GI_DATA) },
{ "ND_RESE_DCR_3__RE_LINK_CRC_USR", ND_RESE_DCR(3,RE_LINK_CRC_USR) },
{ "ND_RESE_DCR_3__RE_LINK_CRC_SYS", ND_RESE_DCR(3,RE_LINK_CRC_SYS) },
{ "ND_RESE_DCR_3__SE_LINK_CRC_USR", ND_RESE_DCR(3,SE_LINK_CRC_USR) },
{ "ND_RESE_DCR_3__SE_LINK_CRC_SYS", ND_RESE_DCR(3,SE_LINK_CRC_SYS) },
{ "ND_RESE_DCR_3__RE_INTERNAL_STATE", ND_RESE_DCR(3,RE_INTERNAL_STATE) },
{ "ND_RESE_DCR_3__RE_VC0_HEAD", ND_RESE_DCR(3,RE_VC0_HEAD) },
{ "ND_RESE_DCR_3__RE_VC0_TAIL", ND_RESE_DCR(3,RE_VC0_TAIL) },
{ "ND_RESE_DCR_3__RE_VC0_PKT_CNT", ND_RESE_DCR(3,RE_VC0_PKT_CNT) },
{ "ND_RESE_DCR_3__RE_VC0_STATE", ND_RESE_DCR(3,RE_VC0_STATE) },
{ "ND_RESE_DCR_3__RE_VC1_STATE", ND_RESE_DCR(3,RE_VC1_STATE) },
{ "ND_RESE_DCR_3__RE_VC2_STATE", ND_RESE_DCR(3,RE_VC2_STATE) },
{ "ND_RESE_DCR_3__RE_VC3_STATE", ND_RESE_DCR(3,RE_VC3_STATE) },
{ "ND_RESE_DCR_3__RE_VC4_STATE", ND_RESE_DCR(3,RE_VC4_STATE) },
{ "ND_RESE_DCR_3__RE_VC5_STATE", ND_RESE_DCR(3,RE_VC5_STATE) },
{ "ND_RESE_DCR_3__SE_INTERNAL_STATE", ND_RESE_DCR(3,SE_INTERNAL_STATE) },
{ "ND_RESE_DCR_3__SE_TOKENS", ND_RESE_DCR(3,SE_TOKENS) },
{ "ND_RESE_DCR_3__INTERRUPT_INTERNAL_ERROR_SW_INFO", ND_RESE_DCR(3,INTERRUPT_INTERNAL_ERROR_SW_INFO) },
{ "ND_RESE_DCR_3__INTERRUPT_INTERNAL_ERROR_HW_INFO", ND_RESE_DCR(3,INTERRUPT_INTERNAL_ERROR_HW_INFO) },
{ "ND_RESE_DCR_3__INTERRUPT_INTERNAL_ERROR_DATA_INFO", ND_RESE_DCR(3,INTERRUPT_INTERNAL_ERROR_DATA_INFO) },
{ "ND_RESE_DCR_3__RESE_INTERRUPTS__STATE", ND_RESE_DCR(3,RESE_INTERRUPTS__STATE) },
{ "ND_RESE_DCR_3__RESE_INTERRUPTS__FIRST", ND_RESE_DCR(3,RESE_INTERRUPTS__FIRST) },
{ "ND_RESE_DCR_3__RESE_INTERRUPTS__FORCE", ND_RESE_DCR(3,RESE_INTERRUPTS__FORCE) },
{ "ND_RESE_DCR_3__RESE_INTERRUPTS__MACHINE_CHECK", ND_RESE_DCR(3,RESE_INTERRUPTS__MACHINE_CHECK) },
{ "ND_RESE_DCR_3__RESE_INTERRUPTS__CRITICAL", ND_RESE_DCR(3,RESE_INTERRUPTS__CRITICAL) },
{ "ND_RESE_DCR_3__RESE_INTERRUPTS__NONCRITICAL", ND_RESE_DCR(3,RESE_INTERRUPTS__NONCRITICAL) },
{ "ND_RESE_DCR_3__INTERRUPT_INTERNAL_ERROR__STATE", ND_RESE_DCR(3,INTERRUPT_INTERNAL_ERROR__STATE) },
{ "ND_RESE_DCR_3__INTERRUPT_INTERNAL_ERROR__FIRST", ND_RESE_DCR(3,INTERRUPT_INTERNAL_ERROR__FIRST) },
{ "ND_RESE_DCR_3__INTERRUPT_INTERNAL_ERROR__FORCE", ND_RESE_DCR(3,INTERRUPT_INTERNAL_ERROR__FORCE) },
{ "ND_RESE_DCR_3__INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK", ND_RESE_DCR(3,INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK) },
{ "ND_RESE_DCR_3__INTERRUPT_INTERNAL_ERROR__CRITICAL", ND_RESE_DCR(3,INTERRUPT_INTERNAL_ERROR__CRITICAL) },
{ "ND_RESE_DCR_3__INTERRUPT_INTERNAL_ERROR__NONCRITICAL", ND_RESE_DCR(3,INTERRUPT_INTERNAL_ERROR__NONCRITICAL) },
{ "ND_RESE_DCR_3__RESE_INTERRUPTS_CONTROL_LOW", ND_RESE_DCR(3,RESE_INTERRUPTS_CONTROL_LOW) },
{ "ND_RESE_DCR_3__RESE_INTERRUPTS_CONTROL_HIGH", ND_RESE_DCR(3,RESE_INTERRUPTS_CONTROL_HIGH) },
{ "ND_RESE_DCR_3__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH", ND_RESE_DCR(3,INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH) },
{ "ND_RESE_DCR_4__RESET", ND_RESE_DCR(4,RESET) },
{ "ND_RESE_DCR_4__CTRL", ND_RESE_DCR(4,CTRL) },
{ "ND_RESE_DCR_4__UPC_CTRL", ND_RESE_DCR(4,UPC_CTRL) },
{ "ND_RESE_DCR_4__THRESH_ARRAY_CE", ND_RESE_DCR(4,THRESH_ARRAY_CE) },
{ "ND_RESE_DCR_4__THRESH_RE_ERR", ND_RESE_DCR(4,THRESH_RE_ERR) },
{ "ND_RESE_DCR_4__THRESH_SE_RETRAN", ND_RESE_DCR(4,THRESH_SE_RETRAN) },
{ "ND_RESE_DCR_4__CLEAR", ND_RESE_DCR(4,CLEAR) },
{ "ND_RESE_DCR_4__FATAL_ERR", ND_RESE_DCR(4,FATAL_ERR) },
{ "ND_RESE_DCR_4__FATAL_ERR_ENABLE", ND_RESE_DCR(4,FATAL_ERR_ENABLE) },
{ "ND_RESE_DCR_4__RE_LINK_ERR_CNT", ND_RESE_DCR(4,RE_LINK_ERR_CNT) },
{ "ND_RESE_DCR_4__SE_RETRANS_CNT", ND_RESE_DCR(4,SE_RETRANS_CNT) },
{ "ND_RESE_DCR_4__CE_COUNT", ND_RESE_DCR(4,CE_COUNT) },
{ "ND_RESE_DCR_4__UPC", ND_RESE_DCR(4,UPC) },
{ "ND_RESE_DCR_4__BACKDOOR_CTL", ND_RESE_DCR(4,BACKDOOR_CTL) },
{ "ND_RESE_DCR_4__COLL_CLASS_REMAP_VEC", ND_RESE_DCR(4,COLL_CLASS_REMAP_VEC) },
{ "ND_RESE_DCR_4__BACKDOOR_WR_DATA", ND_RESE_DCR(4,BACKDOOR_WR_DATA) },
{ "ND_RESE_DCR_4__BACKDOOR_WR_ECC", ND_RESE_DCR(4,BACKDOOR_WR_ECC) },
{ "ND_RESE_DCR_4__BACKDOOR_RD_DATA", ND_RESE_DCR(4,BACKDOOR_RD_DATA) },
{ "ND_RESE_DCR_4__BACKDOOR_RD", ND_RESE_DCR(4,BACKDOOR_RD) },
{ "ND_RESE_DCR_4__SE_GI_DATA", ND_RESE_DCR(4,SE_GI_DATA) },
{ "ND_RESE_DCR_4__RE_LINK_CRC_USR", ND_RESE_DCR(4,RE_LINK_CRC_USR) },
{ "ND_RESE_DCR_4__RE_LINK_CRC_SYS", ND_RESE_DCR(4,RE_LINK_CRC_SYS) },
{ "ND_RESE_DCR_4__SE_LINK_CRC_USR", ND_RESE_DCR(4,SE_LINK_CRC_USR) },
{ "ND_RESE_DCR_4__SE_LINK_CRC_SYS", ND_RESE_DCR(4,SE_LINK_CRC_SYS) },
{ "ND_RESE_DCR_4__RE_INTERNAL_STATE", ND_RESE_DCR(4,RE_INTERNAL_STATE) },
{ "ND_RESE_DCR_4__RE_VC0_HEAD", ND_RESE_DCR(4,RE_VC0_HEAD) },
{ "ND_RESE_DCR_4__RE_VC0_TAIL", ND_RESE_DCR(4,RE_VC0_TAIL) },
{ "ND_RESE_DCR_4__RE_VC0_PKT_CNT", ND_RESE_DCR(4,RE_VC0_PKT_CNT) },
{ "ND_RESE_DCR_4__RE_VC0_STATE", ND_RESE_DCR(4,RE_VC0_STATE) },
{ "ND_RESE_DCR_4__RE_VC1_STATE", ND_RESE_DCR(4,RE_VC1_STATE) },
{ "ND_RESE_DCR_4__RE_VC2_STATE", ND_RESE_DCR(4,RE_VC2_STATE) },
{ "ND_RESE_DCR_4__RE_VC3_STATE", ND_RESE_DCR(4,RE_VC3_STATE) },
{ "ND_RESE_DCR_4__RE_VC4_STATE", ND_RESE_DCR(4,RE_VC4_STATE) },
{ "ND_RESE_DCR_4__RE_VC5_STATE", ND_RESE_DCR(4,RE_VC5_STATE) },
{ "ND_RESE_DCR_4__SE_INTERNAL_STATE", ND_RESE_DCR(4,SE_INTERNAL_STATE) },
{ "ND_RESE_DCR_4__SE_TOKENS", ND_RESE_DCR(4,SE_TOKENS) },
{ "ND_RESE_DCR_4__INTERRUPT_INTERNAL_ERROR_SW_INFO", ND_RESE_DCR(4,INTERRUPT_INTERNAL_ERROR_SW_INFO) },
{ "ND_RESE_DCR_4__INTERRUPT_INTERNAL_ERROR_HW_INFO", ND_RESE_DCR(4,INTERRUPT_INTERNAL_ERROR_HW_INFO) },
{ "ND_RESE_DCR_4__INTERRUPT_INTERNAL_ERROR_DATA_INFO", ND_RESE_DCR(4,INTERRUPT_INTERNAL_ERROR_DATA_INFO) },
{ "ND_RESE_DCR_4__RESE_INTERRUPTS__STATE", ND_RESE_DCR(4,RESE_INTERRUPTS__STATE) },
{ "ND_RESE_DCR_4__RESE_INTERRUPTS__FIRST", ND_RESE_DCR(4,RESE_INTERRUPTS__FIRST) },
{ "ND_RESE_DCR_4__RESE_INTERRUPTS__FORCE", ND_RESE_DCR(4,RESE_INTERRUPTS__FORCE) },
{ "ND_RESE_DCR_4__RESE_INTERRUPTS__MACHINE_CHECK", ND_RESE_DCR(4,RESE_INTERRUPTS__MACHINE_CHECK) },
{ "ND_RESE_DCR_4__RESE_INTERRUPTS__CRITICAL", ND_RESE_DCR(4,RESE_INTERRUPTS__CRITICAL) },
{ "ND_RESE_DCR_4__RESE_INTERRUPTS__NONCRITICAL", ND_RESE_DCR(4,RESE_INTERRUPTS__NONCRITICAL) },
{ "ND_RESE_DCR_4__INTERRUPT_INTERNAL_ERROR__STATE", ND_RESE_DCR(4,INTERRUPT_INTERNAL_ERROR__STATE) },
{ "ND_RESE_DCR_4__INTERRUPT_INTERNAL_ERROR__FIRST", ND_RESE_DCR(4,INTERRUPT_INTERNAL_ERROR__FIRST) },
{ "ND_RESE_DCR_4__INTERRUPT_INTERNAL_ERROR__FORCE", ND_RESE_DCR(4,INTERRUPT_INTERNAL_ERROR__FORCE) },
{ "ND_RESE_DCR_4__INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK", ND_RESE_DCR(4,INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK) },
{ "ND_RESE_DCR_4__INTERRUPT_INTERNAL_ERROR__CRITICAL", ND_RESE_DCR(4,INTERRUPT_INTERNAL_ERROR__CRITICAL) },
{ "ND_RESE_DCR_4__INTERRUPT_INTERNAL_ERROR__NONCRITICAL", ND_RESE_DCR(4,INTERRUPT_INTERNAL_ERROR__NONCRITICAL) },
{ "ND_RESE_DCR_4__RESE_INTERRUPTS_CONTROL_LOW", ND_RESE_DCR(4,RESE_INTERRUPTS_CONTROL_LOW) },
{ "ND_RESE_DCR_4__RESE_INTERRUPTS_CONTROL_HIGH", ND_RESE_DCR(4,RESE_INTERRUPTS_CONTROL_HIGH) },
{ "ND_RESE_DCR_4__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH", ND_RESE_DCR(4,INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH) },
{ "ND_RESE_DCR_5__RESET", ND_RESE_DCR(5,RESET) },
{ "ND_RESE_DCR_5__CTRL", ND_RESE_DCR(5,CTRL) },
{ "ND_RESE_DCR_5__UPC_CTRL", ND_RESE_DCR(5,UPC_CTRL) },
{ "ND_RESE_DCR_5__THRESH_ARRAY_CE", ND_RESE_DCR(5,THRESH_ARRAY_CE) },
{ "ND_RESE_DCR_5__THRESH_RE_ERR", ND_RESE_DCR(5,THRESH_RE_ERR) },
{ "ND_RESE_DCR_5__THRESH_SE_RETRAN", ND_RESE_DCR(5,THRESH_SE_RETRAN) },
{ "ND_RESE_DCR_5__CLEAR", ND_RESE_DCR(5,CLEAR) },
{ "ND_RESE_DCR_5__FATAL_ERR", ND_RESE_DCR(5,FATAL_ERR) },
{ "ND_RESE_DCR_5__FATAL_ERR_ENABLE", ND_RESE_DCR(5,FATAL_ERR_ENABLE) },
{ "ND_RESE_DCR_5__RE_LINK_ERR_CNT", ND_RESE_DCR(5,RE_LINK_ERR_CNT) },
{ "ND_RESE_DCR_5__SE_RETRANS_CNT", ND_RESE_DCR(5,SE_RETRANS_CNT) },
{ "ND_RESE_DCR_5__CE_COUNT", ND_RESE_DCR(5,CE_COUNT) },
{ "ND_RESE_DCR_5__UPC", ND_RESE_DCR(5,UPC) },
{ "ND_RESE_DCR_5__BACKDOOR_CTL", ND_RESE_DCR(5,BACKDOOR_CTL) },
{ "ND_RESE_DCR_5__COLL_CLASS_REMAP_VEC", ND_RESE_DCR(5,COLL_CLASS_REMAP_VEC) },
{ "ND_RESE_DCR_5__BACKDOOR_WR_DATA", ND_RESE_DCR(5,BACKDOOR_WR_DATA) },
{ "ND_RESE_DCR_5__BACKDOOR_WR_ECC", ND_RESE_DCR(5,BACKDOOR_WR_ECC) },
{ "ND_RESE_DCR_5__BACKDOOR_RD_DATA", ND_RESE_DCR(5,BACKDOOR_RD_DATA) },
{ "ND_RESE_DCR_5__BACKDOOR_RD", ND_RESE_DCR(5,BACKDOOR_RD) },
{ "ND_RESE_DCR_5__SE_GI_DATA", ND_RESE_DCR(5,SE_GI_DATA) },
{ "ND_RESE_DCR_5__RE_LINK_CRC_USR", ND_RESE_DCR(5,RE_LINK_CRC_USR) },
{ "ND_RESE_DCR_5__RE_LINK_CRC_SYS", ND_RESE_DCR(5,RE_LINK_CRC_SYS) },
{ "ND_RESE_DCR_5__SE_LINK_CRC_USR", ND_RESE_DCR(5,SE_LINK_CRC_USR) },
{ "ND_RESE_DCR_5__SE_LINK_CRC_SYS", ND_RESE_DCR(5,SE_LINK_CRC_SYS) },
{ "ND_RESE_DCR_5__RE_INTERNAL_STATE", ND_RESE_DCR(5,RE_INTERNAL_STATE) },
{ "ND_RESE_DCR_5__RE_VC0_HEAD", ND_RESE_DCR(5,RE_VC0_HEAD) },
{ "ND_RESE_DCR_5__RE_VC0_TAIL", ND_RESE_DCR(5,RE_VC0_TAIL) },
{ "ND_RESE_DCR_5__RE_VC0_PKT_CNT", ND_RESE_DCR(5,RE_VC0_PKT_CNT) },
{ "ND_RESE_DCR_5__RE_VC0_STATE", ND_RESE_DCR(5,RE_VC0_STATE) },
{ "ND_RESE_DCR_5__RE_VC1_STATE", ND_RESE_DCR(5,RE_VC1_STATE) },
{ "ND_RESE_DCR_5__RE_VC2_STATE", ND_RESE_DCR(5,RE_VC2_STATE) },
{ "ND_RESE_DCR_5__RE_VC3_STATE", ND_RESE_DCR(5,RE_VC3_STATE) },
{ "ND_RESE_DCR_5__RE_VC4_STATE", ND_RESE_DCR(5,RE_VC4_STATE) },
{ "ND_RESE_DCR_5__RE_VC5_STATE", ND_RESE_DCR(5,RE_VC5_STATE) },
{ "ND_RESE_DCR_5__SE_INTERNAL_STATE", ND_RESE_DCR(5,SE_INTERNAL_STATE) },
{ "ND_RESE_DCR_5__SE_TOKENS", ND_RESE_DCR(5,SE_TOKENS) },
{ "ND_RESE_DCR_5__INTERRUPT_INTERNAL_ERROR_SW_INFO", ND_RESE_DCR(5,INTERRUPT_INTERNAL_ERROR_SW_INFO) },
{ "ND_RESE_DCR_5__INTERRUPT_INTERNAL_ERROR_HW_INFO", ND_RESE_DCR(5,INTERRUPT_INTERNAL_ERROR_HW_INFO) },
{ "ND_RESE_DCR_5__INTERRUPT_INTERNAL_ERROR_DATA_INFO", ND_RESE_DCR(5,INTERRUPT_INTERNAL_ERROR_DATA_INFO) },
{ "ND_RESE_DCR_5__RESE_INTERRUPTS__STATE", ND_RESE_DCR(5,RESE_INTERRUPTS__STATE) },
{ "ND_RESE_DCR_5__RESE_INTERRUPTS__FIRST", ND_RESE_DCR(5,RESE_INTERRUPTS__FIRST) },
{ "ND_RESE_DCR_5__RESE_INTERRUPTS__FORCE", ND_RESE_DCR(5,RESE_INTERRUPTS__FORCE) },
{ "ND_RESE_DCR_5__RESE_INTERRUPTS__MACHINE_CHECK", ND_RESE_DCR(5,RESE_INTERRUPTS__MACHINE_CHECK) },
{ "ND_RESE_DCR_5__RESE_INTERRUPTS__CRITICAL", ND_RESE_DCR(5,RESE_INTERRUPTS__CRITICAL) },
{ "ND_RESE_DCR_5__RESE_INTERRUPTS__NONCRITICAL", ND_RESE_DCR(5,RESE_INTERRUPTS__NONCRITICAL) },
{ "ND_RESE_DCR_5__INTERRUPT_INTERNAL_ERROR__STATE", ND_RESE_DCR(5,INTERRUPT_INTERNAL_ERROR__STATE) },
{ "ND_RESE_DCR_5__INTERRUPT_INTERNAL_ERROR__FIRST", ND_RESE_DCR(5,INTERRUPT_INTERNAL_ERROR__FIRST) },
{ "ND_RESE_DCR_5__INTERRUPT_INTERNAL_ERROR__FORCE", ND_RESE_DCR(5,INTERRUPT_INTERNAL_ERROR__FORCE) },
{ "ND_RESE_DCR_5__INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK", ND_RESE_DCR(5,INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK) },
{ "ND_RESE_DCR_5__INTERRUPT_INTERNAL_ERROR__CRITICAL", ND_RESE_DCR(5,INTERRUPT_INTERNAL_ERROR__CRITICAL) },
{ "ND_RESE_DCR_5__INTERRUPT_INTERNAL_ERROR__NONCRITICAL", ND_RESE_DCR(5,INTERRUPT_INTERNAL_ERROR__NONCRITICAL) },
{ "ND_RESE_DCR_5__RESE_INTERRUPTS_CONTROL_LOW", ND_RESE_DCR(5,RESE_INTERRUPTS_CONTROL_LOW) },
{ "ND_RESE_DCR_5__RESE_INTERRUPTS_CONTROL_HIGH", ND_RESE_DCR(5,RESE_INTERRUPTS_CONTROL_HIGH) },
{ "ND_RESE_DCR_5__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH", ND_RESE_DCR(5,INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH) },
{ "ND_RESE_DCR_6__RESET", ND_RESE_DCR(6,RESET) },
{ "ND_RESE_DCR_6__CTRL", ND_RESE_DCR(6,CTRL) },
{ "ND_RESE_DCR_6__UPC_CTRL", ND_RESE_DCR(6,UPC_CTRL) },
{ "ND_RESE_DCR_6__THRESH_ARRAY_CE", ND_RESE_DCR(6,THRESH_ARRAY_CE) },
{ "ND_RESE_DCR_6__THRESH_RE_ERR", ND_RESE_DCR(6,THRESH_RE_ERR) },
{ "ND_RESE_DCR_6__THRESH_SE_RETRAN", ND_RESE_DCR(6,THRESH_SE_RETRAN) },
{ "ND_RESE_DCR_6__CLEAR", ND_RESE_DCR(6,CLEAR) },
{ "ND_RESE_DCR_6__FATAL_ERR", ND_RESE_DCR(6,FATAL_ERR) },
{ "ND_RESE_DCR_6__FATAL_ERR_ENABLE", ND_RESE_DCR(6,FATAL_ERR_ENABLE) },
{ "ND_RESE_DCR_6__RE_LINK_ERR_CNT", ND_RESE_DCR(6,RE_LINK_ERR_CNT) },
{ "ND_RESE_DCR_6__SE_RETRANS_CNT", ND_RESE_DCR(6,SE_RETRANS_CNT) },
{ "ND_RESE_DCR_6__CE_COUNT", ND_RESE_DCR(6,CE_COUNT) },
{ "ND_RESE_DCR_6__UPC", ND_RESE_DCR(6,UPC) },
{ "ND_RESE_DCR_6__BACKDOOR_CTL", ND_RESE_DCR(6,BACKDOOR_CTL) },
{ "ND_RESE_DCR_6__COLL_CLASS_REMAP_VEC", ND_RESE_DCR(6,COLL_CLASS_REMAP_VEC) },
{ "ND_RESE_DCR_6__BACKDOOR_WR_DATA", ND_RESE_DCR(6,BACKDOOR_WR_DATA) },
{ "ND_RESE_DCR_6__BACKDOOR_WR_ECC", ND_RESE_DCR(6,BACKDOOR_WR_ECC) },
{ "ND_RESE_DCR_6__BACKDOOR_RD_DATA", ND_RESE_DCR(6,BACKDOOR_RD_DATA) },
{ "ND_RESE_DCR_6__BACKDOOR_RD", ND_RESE_DCR(6,BACKDOOR_RD) },
{ "ND_RESE_DCR_6__SE_GI_DATA", ND_RESE_DCR(6,SE_GI_DATA) },
{ "ND_RESE_DCR_6__RE_LINK_CRC_USR", ND_RESE_DCR(6,RE_LINK_CRC_USR) },
{ "ND_RESE_DCR_6__RE_LINK_CRC_SYS", ND_RESE_DCR(6,RE_LINK_CRC_SYS) },
{ "ND_RESE_DCR_6__SE_LINK_CRC_USR", ND_RESE_DCR(6,SE_LINK_CRC_USR) },
{ "ND_RESE_DCR_6__SE_LINK_CRC_SYS", ND_RESE_DCR(6,SE_LINK_CRC_SYS) },
{ "ND_RESE_DCR_6__RE_INTERNAL_STATE", ND_RESE_DCR(6,RE_INTERNAL_STATE) },
{ "ND_RESE_DCR_6__RE_VC0_HEAD", ND_RESE_DCR(6,RE_VC0_HEAD) },
{ "ND_RESE_DCR_6__RE_VC0_TAIL", ND_RESE_DCR(6,RE_VC0_TAIL) },
{ "ND_RESE_DCR_6__RE_VC0_PKT_CNT", ND_RESE_DCR(6,RE_VC0_PKT_CNT) },
{ "ND_RESE_DCR_6__RE_VC0_STATE", ND_RESE_DCR(6,RE_VC0_STATE) },
{ "ND_RESE_DCR_6__RE_VC1_STATE", ND_RESE_DCR(6,RE_VC1_STATE) },
{ "ND_RESE_DCR_6__RE_VC2_STATE", ND_RESE_DCR(6,RE_VC2_STATE) },
{ "ND_RESE_DCR_6__RE_VC3_STATE", ND_RESE_DCR(6,RE_VC3_STATE) },
{ "ND_RESE_DCR_6__RE_VC4_STATE", ND_RESE_DCR(6,RE_VC4_STATE) },
{ "ND_RESE_DCR_6__RE_VC5_STATE", ND_RESE_DCR(6,RE_VC5_STATE) },
{ "ND_RESE_DCR_6__SE_INTERNAL_STATE", ND_RESE_DCR(6,SE_INTERNAL_STATE) },
{ "ND_RESE_DCR_6__SE_TOKENS", ND_RESE_DCR(6,SE_TOKENS) },
{ "ND_RESE_DCR_6__INTERRUPT_INTERNAL_ERROR_SW_INFO", ND_RESE_DCR(6,INTERRUPT_INTERNAL_ERROR_SW_INFO) },
{ "ND_RESE_DCR_6__INTERRUPT_INTERNAL_ERROR_HW_INFO", ND_RESE_DCR(6,INTERRUPT_INTERNAL_ERROR_HW_INFO) },
{ "ND_RESE_DCR_6__INTERRUPT_INTERNAL_ERROR_DATA_INFO", ND_RESE_DCR(6,INTERRUPT_INTERNAL_ERROR_DATA_INFO) },
{ "ND_RESE_DCR_6__RESE_INTERRUPTS__STATE", ND_RESE_DCR(6,RESE_INTERRUPTS__STATE) },
{ "ND_RESE_DCR_6__RESE_INTERRUPTS__FIRST", ND_RESE_DCR(6,RESE_INTERRUPTS__FIRST) },
{ "ND_RESE_DCR_6__RESE_INTERRUPTS__FORCE", ND_RESE_DCR(6,RESE_INTERRUPTS__FORCE) },
{ "ND_RESE_DCR_6__RESE_INTERRUPTS__MACHINE_CHECK", ND_RESE_DCR(6,RESE_INTERRUPTS__MACHINE_CHECK) },
{ "ND_RESE_DCR_6__RESE_INTERRUPTS__CRITICAL", ND_RESE_DCR(6,RESE_INTERRUPTS__CRITICAL) },
{ "ND_RESE_DCR_6__RESE_INTERRUPTS__NONCRITICAL", ND_RESE_DCR(6,RESE_INTERRUPTS__NONCRITICAL) },
{ "ND_RESE_DCR_6__INTERRUPT_INTERNAL_ERROR__STATE", ND_RESE_DCR(6,INTERRUPT_INTERNAL_ERROR__STATE) },
{ "ND_RESE_DCR_6__INTERRUPT_INTERNAL_ERROR__FIRST", ND_RESE_DCR(6,INTERRUPT_INTERNAL_ERROR__FIRST) },
{ "ND_RESE_DCR_6__INTERRUPT_INTERNAL_ERROR__FORCE", ND_RESE_DCR(6,INTERRUPT_INTERNAL_ERROR__FORCE) },
{ "ND_RESE_DCR_6__INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK", ND_RESE_DCR(6,INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK) },
{ "ND_RESE_DCR_6__INTERRUPT_INTERNAL_ERROR__CRITICAL", ND_RESE_DCR(6,INTERRUPT_INTERNAL_ERROR__CRITICAL) },
{ "ND_RESE_DCR_6__INTERRUPT_INTERNAL_ERROR__NONCRITICAL", ND_RESE_DCR(6,INTERRUPT_INTERNAL_ERROR__NONCRITICAL) },
{ "ND_RESE_DCR_6__RESE_INTERRUPTS_CONTROL_LOW", ND_RESE_DCR(6,RESE_INTERRUPTS_CONTROL_LOW) },
{ "ND_RESE_DCR_6__RESE_INTERRUPTS_CONTROL_HIGH", ND_RESE_DCR(6,RESE_INTERRUPTS_CONTROL_HIGH) },
{ "ND_RESE_DCR_6__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH", ND_RESE_DCR(6,INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH) },
{ "ND_RESE_DCR_7__RESET", ND_RESE_DCR(7,RESET) },
{ "ND_RESE_DCR_7__CTRL", ND_RESE_DCR(7,CTRL) },
{ "ND_RESE_DCR_7__UPC_CTRL", ND_RESE_DCR(7,UPC_CTRL) },
{ "ND_RESE_DCR_7__THRESH_ARRAY_CE", ND_RESE_DCR(7,THRESH_ARRAY_CE) },
{ "ND_RESE_DCR_7__THRESH_RE_ERR", ND_RESE_DCR(7,THRESH_RE_ERR) },
{ "ND_RESE_DCR_7__THRESH_SE_RETRAN", ND_RESE_DCR(7,THRESH_SE_RETRAN) },
{ "ND_RESE_DCR_7__CLEAR", ND_RESE_DCR(7,CLEAR) },
{ "ND_RESE_DCR_7__FATAL_ERR", ND_RESE_DCR(7,FATAL_ERR) },
{ "ND_RESE_DCR_7__FATAL_ERR_ENABLE", ND_RESE_DCR(7,FATAL_ERR_ENABLE) },
{ "ND_RESE_DCR_7__RE_LINK_ERR_CNT", ND_RESE_DCR(7,RE_LINK_ERR_CNT) },
{ "ND_RESE_DCR_7__SE_RETRANS_CNT", ND_RESE_DCR(7,SE_RETRANS_CNT) },
{ "ND_RESE_DCR_7__CE_COUNT", ND_RESE_DCR(7,CE_COUNT) },
{ "ND_RESE_DCR_7__UPC", ND_RESE_DCR(7,UPC) },
{ "ND_RESE_DCR_7__BACKDOOR_CTL", ND_RESE_DCR(7,BACKDOOR_CTL) },
{ "ND_RESE_DCR_7__COLL_CLASS_REMAP_VEC", ND_RESE_DCR(7,COLL_CLASS_REMAP_VEC) },
{ "ND_RESE_DCR_7__BACKDOOR_WR_DATA", ND_RESE_DCR(7,BACKDOOR_WR_DATA) },
{ "ND_RESE_DCR_7__BACKDOOR_WR_ECC", ND_RESE_DCR(7,BACKDOOR_WR_ECC) },
{ "ND_RESE_DCR_7__BACKDOOR_RD_DATA", ND_RESE_DCR(7,BACKDOOR_RD_DATA) },
{ "ND_RESE_DCR_7__BACKDOOR_RD", ND_RESE_DCR(7,BACKDOOR_RD) },
{ "ND_RESE_DCR_7__SE_GI_DATA", ND_RESE_DCR(7,SE_GI_DATA) },
{ "ND_RESE_DCR_7__RE_LINK_CRC_USR", ND_RESE_DCR(7,RE_LINK_CRC_USR) },
{ "ND_RESE_DCR_7__RE_LINK_CRC_SYS", ND_RESE_DCR(7,RE_LINK_CRC_SYS) },
{ "ND_RESE_DCR_7__SE_LINK_CRC_USR", ND_RESE_DCR(7,SE_LINK_CRC_USR) },
{ "ND_RESE_DCR_7__SE_LINK_CRC_SYS", ND_RESE_DCR(7,SE_LINK_CRC_SYS) },
{ "ND_RESE_DCR_7__RE_INTERNAL_STATE", ND_RESE_DCR(7,RE_INTERNAL_STATE) },
{ "ND_RESE_DCR_7__RE_VC0_HEAD", ND_RESE_DCR(7,RE_VC0_HEAD) },
{ "ND_RESE_DCR_7__RE_VC0_TAIL", ND_RESE_DCR(7,RE_VC0_TAIL) },
{ "ND_RESE_DCR_7__RE_VC0_PKT_CNT", ND_RESE_DCR(7,RE_VC0_PKT_CNT) },
{ "ND_RESE_DCR_7__RE_VC0_STATE", ND_RESE_DCR(7,RE_VC0_STATE) },
{ "ND_RESE_DCR_7__RE_VC1_STATE", ND_RESE_DCR(7,RE_VC1_STATE) },
{ "ND_RESE_DCR_7__RE_VC2_STATE", ND_RESE_DCR(7,RE_VC2_STATE) },
{ "ND_RESE_DCR_7__RE_VC3_STATE", ND_RESE_DCR(7,RE_VC3_STATE) },
{ "ND_RESE_DCR_7__RE_VC4_STATE", ND_RESE_DCR(7,RE_VC4_STATE) },
{ "ND_RESE_DCR_7__RE_VC5_STATE", ND_RESE_DCR(7,RE_VC5_STATE) },
{ "ND_RESE_DCR_7__SE_INTERNAL_STATE", ND_RESE_DCR(7,SE_INTERNAL_STATE) },
{ "ND_RESE_DCR_7__SE_TOKENS", ND_RESE_DCR(7,SE_TOKENS) },
{ "ND_RESE_DCR_7__INTERRUPT_INTERNAL_ERROR_SW_INFO", ND_RESE_DCR(7,INTERRUPT_INTERNAL_ERROR_SW_INFO) },
{ "ND_RESE_DCR_7__INTERRUPT_INTERNAL_ERROR_HW_INFO", ND_RESE_DCR(7,INTERRUPT_INTERNAL_ERROR_HW_INFO) },
{ "ND_RESE_DCR_7__INTERRUPT_INTERNAL_ERROR_DATA_INFO", ND_RESE_DCR(7,INTERRUPT_INTERNAL_ERROR_DATA_INFO) },
{ "ND_RESE_DCR_7__RESE_INTERRUPTS__STATE", ND_RESE_DCR(7,RESE_INTERRUPTS__STATE) },
{ "ND_RESE_DCR_7__RESE_INTERRUPTS__FIRST", ND_RESE_DCR(7,RESE_INTERRUPTS__FIRST) },
{ "ND_RESE_DCR_7__RESE_INTERRUPTS__FORCE", ND_RESE_DCR(7,RESE_INTERRUPTS__FORCE) },
{ "ND_RESE_DCR_7__RESE_INTERRUPTS__MACHINE_CHECK", ND_RESE_DCR(7,RESE_INTERRUPTS__MACHINE_CHECK) },
{ "ND_RESE_DCR_7__RESE_INTERRUPTS__CRITICAL", ND_RESE_DCR(7,RESE_INTERRUPTS__CRITICAL) },
{ "ND_RESE_DCR_7__RESE_INTERRUPTS__NONCRITICAL", ND_RESE_DCR(7,RESE_INTERRUPTS__NONCRITICAL) },
{ "ND_RESE_DCR_7__INTERRUPT_INTERNAL_ERROR__STATE", ND_RESE_DCR(7,INTERRUPT_INTERNAL_ERROR__STATE) },
{ "ND_RESE_DCR_7__INTERRUPT_INTERNAL_ERROR__FIRST", ND_RESE_DCR(7,INTERRUPT_INTERNAL_ERROR__FIRST) },
{ "ND_RESE_DCR_7__INTERRUPT_INTERNAL_ERROR__FORCE", ND_RESE_DCR(7,INTERRUPT_INTERNAL_ERROR__FORCE) },
{ "ND_RESE_DCR_7__INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK", ND_RESE_DCR(7,INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK) },
{ "ND_RESE_DCR_7__INTERRUPT_INTERNAL_ERROR__CRITICAL", ND_RESE_DCR(7,INTERRUPT_INTERNAL_ERROR__CRITICAL) },
{ "ND_RESE_DCR_7__INTERRUPT_INTERNAL_ERROR__NONCRITICAL", ND_RESE_DCR(7,INTERRUPT_INTERNAL_ERROR__NONCRITICAL) },
{ "ND_RESE_DCR_7__RESE_INTERRUPTS_CONTROL_LOW", ND_RESE_DCR(7,RESE_INTERRUPTS_CONTROL_LOW) },
{ "ND_RESE_DCR_7__RESE_INTERRUPTS_CONTROL_HIGH", ND_RESE_DCR(7,RESE_INTERRUPTS_CONTROL_HIGH) },
{ "ND_RESE_DCR_7__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH", ND_RESE_DCR(7,INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH) },
{ "ND_RESE_DCR_8__RESET", ND_RESE_DCR(8,RESET) },
{ "ND_RESE_DCR_8__CTRL", ND_RESE_DCR(8,CTRL) },
{ "ND_RESE_DCR_8__UPC_CTRL", ND_RESE_DCR(8,UPC_CTRL) },
{ "ND_RESE_DCR_8__THRESH_ARRAY_CE", ND_RESE_DCR(8,THRESH_ARRAY_CE) },
{ "ND_RESE_DCR_8__THRESH_RE_ERR", ND_RESE_DCR(8,THRESH_RE_ERR) },
{ "ND_RESE_DCR_8__THRESH_SE_RETRAN", ND_RESE_DCR(8,THRESH_SE_RETRAN) },
{ "ND_RESE_DCR_8__CLEAR", ND_RESE_DCR(8,CLEAR) },
{ "ND_RESE_DCR_8__FATAL_ERR", ND_RESE_DCR(8,FATAL_ERR) },
{ "ND_RESE_DCR_8__FATAL_ERR_ENABLE", ND_RESE_DCR(8,FATAL_ERR_ENABLE) },
{ "ND_RESE_DCR_8__RE_LINK_ERR_CNT", ND_RESE_DCR(8,RE_LINK_ERR_CNT) },
{ "ND_RESE_DCR_8__SE_RETRANS_CNT", ND_RESE_DCR(8,SE_RETRANS_CNT) },
{ "ND_RESE_DCR_8__CE_COUNT", ND_RESE_DCR(8,CE_COUNT) },
{ "ND_RESE_DCR_8__UPC", ND_RESE_DCR(8,UPC) },
{ "ND_RESE_DCR_8__BACKDOOR_CTL", ND_RESE_DCR(8,BACKDOOR_CTL) },
{ "ND_RESE_DCR_8__COLL_CLASS_REMAP_VEC", ND_RESE_DCR(8,COLL_CLASS_REMAP_VEC) },
{ "ND_RESE_DCR_8__BACKDOOR_WR_DATA", ND_RESE_DCR(8,BACKDOOR_WR_DATA) },
{ "ND_RESE_DCR_8__BACKDOOR_WR_ECC", ND_RESE_DCR(8,BACKDOOR_WR_ECC) },
{ "ND_RESE_DCR_8__BACKDOOR_RD_DATA", ND_RESE_DCR(8,BACKDOOR_RD_DATA) },
{ "ND_RESE_DCR_8__BACKDOOR_RD", ND_RESE_DCR(8,BACKDOOR_RD) },
{ "ND_RESE_DCR_8__SE_GI_DATA", ND_RESE_DCR(8,SE_GI_DATA) },
{ "ND_RESE_DCR_8__RE_LINK_CRC_USR", ND_RESE_DCR(8,RE_LINK_CRC_USR) },
{ "ND_RESE_DCR_8__RE_LINK_CRC_SYS", ND_RESE_DCR(8,RE_LINK_CRC_SYS) },
{ "ND_RESE_DCR_8__SE_LINK_CRC_USR", ND_RESE_DCR(8,SE_LINK_CRC_USR) },
{ "ND_RESE_DCR_8__SE_LINK_CRC_SYS", ND_RESE_DCR(8,SE_LINK_CRC_SYS) },
{ "ND_RESE_DCR_8__RE_INTERNAL_STATE", ND_RESE_DCR(8,RE_INTERNAL_STATE) },
{ "ND_RESE_DCR_8__RE_VC0_HEAD", ND_RESE_DCR(8,RE_VC0_HEAD) },
{ "ND_RESE_DCR_8__RE_VC0_TAIL", ND_RESE_DCR(8,RE_VC0_TAIL) },
{ "ND_RESE_DCR_8__RE_VC0_PKT_CNT", ND_RESE_DCR(8,RE_VC0_PKT_CNT) },
{ "ND_RESE_DCR_8__RE_VC0_STATE", ND_RESE_DCR(8,RE_VC0_STATE) },
{ "ND_RESE_DCR_8__RE_VC1_STATE", ND_RESE_DCR(8,RE_VC1_STATE) },
{ "ND_RESE_DCR_8__RE_VC2_STATE", ND_RESE_DCR(8,RE_VC2_STATE) },
{ "ND_RESE_DCR_8__RE_VC3_STATE", ND_RESE_DCR(8,RE_VC3_STATE) },
{ "ND_RESE_DCR_8__RE_VC4_STATE", ND_RESE_DCR(8,RE_VC4_STATE) },
{ "ND_RESE_DCR_8__RE_VC5_STATE", ND_RESE_DCR(8,RE_VC5_STATE) },
{ "ND_RESE_DCR_8__SE_INTERNAL_STATE", ND_RESE_DCR(8,SE_INTERNAL_STATE) },
{ "ND_RESE_DCR_8__SE_TOKENS", ND_RESE_DCR(8,SE_TOKENS) },
{ "ND_RESE_DCR_8__INTERRUPT_INTERNAL_ERROR_SW_INFO", ND_RESE_DCR(8,INTERRUPT_INTERNAL_ERROR_SW_INFO) },
{ "ND_RESE_DCR_8__INTERRUPT_INTERNAL_ERROR_HW_INFO", ND_RESE_DCR(8,INTERRUPT_INTERNAL_ERROR_HW_INFO) },
{ "ND_RESE_DCR_8__INTERRUPT_INTERNAL_ERROR_DATA_INFO", ND_RESE_DCR(8,INTERRUPT_INTERNAL_ERROR_DATA_INFO) },
{ "ND_RESE_DCR_8__RESE_INTERRUPTS__STATE", ND_RESE_DCR(8,RESE_INTERRUPTS__STATE) },
{ "ND_RESE_DCR_8__RESE_INTERRUPTS__FIRST", ND_RESE_DCR(8,RESE_INTERRUPTS__FIRST) },
{ "ND_RESE_DCR_8__RESE_INTERRUPTS__FORCE", ND_RESE_DCR(8,RESE_INTERRUPTS__FORCE) },
{ "ND_RESE_DCR_8__RESE_INTERRUPTS__MACHINE_CHECK", ND_RESE_DCR(8,RESE_INTERRUPTS__MACHINE_CHECK) },
{ "ND_RESE_DCR_8__RESE_INTERRUPTS__CRITICAL", ND_RESE_DCR(8,RESE_INTERRUPTS__CRITICAL) },
{ "ND_RESE_DCR_8__RESE_INTERRUPTS__NONCRITICAL", ND_RESE_DCR(8,RESE_INTERRUPTS__NONCRITICAL) },
{ "ND_RESE_DCR_8__INTERRUPT_INTERNAL_ERROR__STATE", ND_RESE_DCR(8,INTERRUPT_INTERNAL_ERROR__STATE) },
{ "ND_RESE_DCR_8__INTERRUPT_INTERNAL_ERROR__FIRST", ND_RESE_DCR(8,INTERRUPT_INTERNAL_ERROR__FIRST) },
{ "ND_RESE_DCR_8__INTERRUPT_INTERNAL_ERROR__FORCE", ND_RESE_DCR(8,INTERRUPT_INTERNAL_ERROR__FORCE) },
{ "ND_RESE_DCR_8__INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK", ND_RESE_DCR(8,INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK) },
{ "ND_RESE_DCR_8__INTERRUPT_INTERNAL_ERROR__CRITICAL", ND_RESE_DCR(8,INTERRUPT_INTERNAL_ERROR__CRITICAL) },
{ "ND_RESE_DCR_8__INTERRUPT_INTERNAL_ERROR__NONCRITICAL", ND_RESE_DCR(8,INTERRUPT_INTERNAL_ERROR__NONCRITICAL) },
{ "ND_RESE_DCR_8__RESE_INTERRUPTS_CONTROL_LOW", ND_RESE_DCR(8,RESE_INTERRUPTS_CONTROL_LOW) },
{ "ND_RESE_DCR_8__RESE_INTERRUPTS_CONTROL_HIGH", ND_RESE_DCR(8,RESE_INTERRUPTS_CONTROL_HIGH) },
{ "ND_RESE_DCR_8__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH", ND_RESE_DCR(8,INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH) },
{ "ND_RESE_DCR_9__RESET", ND_RESE_DCR(9,RESET) },
{ "ND_RESE_DCR_9__CTRL", ND_RESE_DCR(9,CTRL) },
{ "ND_RESE_DCR_9__UPC_CTRL", ND_RESE_DCR(9,UPC_CTRL) },
{ "ND_RESE_DCR_9__THRESH_ARRAY_CE", ND_RESE_DCR(9,THRESH_ARRAY_CE) },
{ "ND_RESE_DCR_9__THRESH_RE_ERR", ND_RESE_DCR(9,THRESH_RE_ERR) },
{ "ND_RESE_DCR_9__THRESH_SE_RETRAN", ND_RESE_DCR(9,THRESH_SE_RETRAN) },
{ "ND_RESE_DCR_9__CLEAR", ND_RESE_DCR(9,CLEAR) },
{ "ND_RESE_DCR_9__FATAL_ERR", ND_RESE_DCR(9,FATAL_ERR) },
{ "ND_RESE_DCR_9__FATAL_ERR_ENABLE", ND_RESE_DCR(9,FATAL_ERR_ENABLE) },
{ "ND_RESE_DCR_9__RE_LINK_ERR_CNT", ND_RESE_DCR(9,RE_LINK_ERR_CNT) },
{ "ND_RESE_DCR_9__SE_RETRANS_CNT", ND_RESE_DCR(9,SE_RETRANS_CNT) },
{ "ND_RESE_DCR_9__CE_COUNT", ND_RESE_DCR(9,CE_COUNT) },
{ "ND_RESE_DCR_9__UPC", ND_RESE_DCR(9,UPC) },
{ "ND_RESE_DCR_9__BACKDOOR_CTL", ND_RESE_DCR(9,BACKDOOR_CTL) },
{ "ND_RESE_DCR_9__COLL_CLASS_REMAP_VEC", ND_RESE_DCR(9,COLL_CLASS_REMAP_VEC) },
{ "ND_RESE_DCR_9__BACKDOOR_WR_DATA", ND_RESE_DCR(9,BACKDOOR_WR_DATA) },
{ "ND_RESE_DCR_9__BACKDOOR_WR_ECC", ND_RESE_DCR(9,BACKDOOR_WR_ECC) },
{ "ND_RESE_DCR_9__BACKDOOR_RD_DATA", ND_RESE_DCR(9,BACKDOOR_RD_DATA) },
{ "ND_RESE_DCR_9__BACKDOOR_RD", ND_RESE_DCR(9,BACKDOOR_RD) },
{ "ND_RESE_DCR_9__SE_GI_DATA", ND_RESE_DCR(9,SE_GI_DATA) },
{ "ND_RESE_DCR_9__RE_LINK_CRC_USR", ND_RESE_DCR(9,RE_LINK_CRC_USR) },
{ "ND_RESE_DCR_9__RE_LINK_CRC_SYS", ND_RESE_DCR(9,RE_LINK_CRC_SYS) },
{ "ND_RESE_DCR_9__SE_LINK_CRC_USR", ND_RESE_DCR(9,SE_LINK_CRC_USR) },
{ "ND_RESE_DCR_9__SE_LINK_CRC_SYS", ND_RESE_DCR(9,SE_LINK_CRC_SYS) },
{ "ND_RESE_DCR_9__RE_INTERNAL_STATE", ND_RESE_DCR(9,RE_INTERNAL_STATE) },
{ "ND_RESE_DCR_9__RE_VC0_HEAD", ND_RESE_DCR(9,RE_VC0_HEAD) },
{ "ND_RESE_DCR_9__RE_VC0_TAIL", ND_RESE_DCR(9,RE_VC0_TAIL) },
{ "ND_RESE_DCR_9__RE_VC0_PKT_CNT", ND_RESE_DCR(9,RE_VC0_PKT_CNT) },
{ "ND_RESE_DCR_9__RE_VC0_STATE", ND_RESE_DCR(9,RE_VC0_STATE) },
{ "ND_RESE_DCR_9__RE_VC1_STATE", ND_RESE_DCR(9,RE_VC1_STATE) },
{ "ND_RESE_DCR_9__RE_VC2_STATE", ND_RESE_DCR(9,RE_VC2_STATE) },
{ "ND_RESE_DCR_9__RE_VC3_STATE", ND_RESE_DCR(9,RE_VC3_STATE) },
{ "ND_RESE_DCR_9__RE_VC4_STATE", ND_RESE_DCR(9,RE_VC4_STATE) },
{ "ND_RESE_DCR_9__RE_VC5_STATE", ND_RESE_DCR(9,RE_VC5_STATE) },
{ "ND_RESE_DCR_9__SE_INTERNAL_STATE", ND_RESE_DCR(9,SE_INTERNAL_STATE) },
{ "ND_RESE_DCR_9__SE_TOKENS", ND_RESE_DCR(9,SE_TOKENS) },
{ "ND_RESE_DCR_9__INTERRUPT_INTERNAL_ERROR_SW_INFO", ND_RESE_DCR(9,INTERRUPT_INTERNAL_ERROR_SW_INFO) },
{ "ND_RESE_DCR_9__INTERRUPT_INTERNAL_ERROR_HW_INFO", ND_RESE_DCR(9,INTERRUPT_INTERNAL_ERROR_HW_INFO) },
{ "ND_RESE_DCR_9__INTERRUPT_INTERNAL_ERROR_DATA_INFO", ND_RESE_DCR(9,INTERRUPT_INTERNAL_ERROR_DATA_INFO) },
{ "ND_RESE_DCR_9__RESE_INTERRUPTS__STATE", ND_RESE_DCR(9,RESE_INTERRUPTS__STATE) },
{ "ND_RESE_DCR_9__RESE_INTERRUPTS__FIRST", ND_RESE_DCR(9,RESE_INTERRUPTS__FIRST) },
{ "ND_RESE_DCR_9__RESE_INTERRUPTS__FORCE", ND_RESE_DCR(9,RESE_INTERRUPTS__FORCE) },
{ "ND_RESE_DCR_9__RESE_INTERRUPTS__MACHINE_CHECK", ND_RESE_DCR(9,RESE_INTERRUPTS__MACHINE_CHECK) },
{ "ND_RESE_DCR_9__RESE_INTERRUPTS__CRITICAL", ND_RESE_DCR(9,RESE_INTERRUPTS__CRITICAL) },
{ "ND_RESE_DCR_9__RESE_INTERRUPTS__NONCRITICAL", ND_RESE_DCR(9,RESE_INTERRUPTS__NONCRITICAL) },
{ "ND_RESE_DCR_9__INTERRUPT_INTERNAL_ERROR__STATE", ND_RESE_DCR(9,INTERRUPT_INTERNAL_ERROR__STATE) },
{ "ND_RESE_DCR_9__INTERRUPT_INTERNAL_ERROR__FIRST", ND_RESE_DCR(9,INTERRUPT_INTERNAL_ERROR__FIRST) },
{ "ND_RESE_DCR_9__INTERRUPT_INTERNAL_ERROR__FORCE", ND_RESE_DCR(9,INTERRUPT_INTERNAL_ERROR__FORCE) },
{ "ND_RESE_DCR_9__INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK", ND_RESE_DCR(9,INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK) },
{ "ND_RESE_DCR_9__INTERRUPT_INTERNAL_ERROR__CRITICAL", ND_RESE_DCR(9,INTERRUPT_INTERNAL_ERROR__CRITICAL) },
{ "ND_RESE_DCR_9__INTERRUPT_INTERNAL_ERROR__NONCRITICAL", ND_RESE_DCR(9,INTERRUPT_INTERNAL_ERROR__NONCRITICAL) },
{ "ND_RESE_DCR_9__RESE_INTERRUPTS_CONTROL_LOW", ND_RESE_DCR(9,RESE_INTERRUPTS_CONTROL_LOW) },
{ "ND_RESE_DCR_9__RESE_INTERRUPTS_CONTROL_HIGH", ND_RESE_DCR(9,RESE_INTERRUPTS_CONTROL_HIGH) },
{ "ND_RESE_DCR_9__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH", ND_RESE_DCR(9,INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH) },
{ "ND_RESE_DCR_10__RESET", ND_RESE_DCR(10,RESET) },
{ "ND_RESE_DCR_10__CTRL", ND_RESE_DCR(10,CTRL) },
{ "ND_RESE_DCR_10__UPC_CTRL", ND_RESE_DCR(10,UPC_CTRL) },
{ "ND_RESE_DCR_10__THRESH_ARRAY_CE", ND_RESE_DCR(10,THRESH_ARRAY_CE) },
{ "ND_RESE_DCR_10__THRESH_RE_ERR", ND_RESE_DCR(10,THRESH_RE_ERR) },
{ "ND_RESE_DCR_10__THRESH_SE_RETRAN", ND_RESE_DCR(10,THRESH_SE_RETRAN) },
{ "ND_RESE_DCR_10__CLEAR", ND_RESE_DCR(10,CLEAR) },
{ "ND_RESE_DCR_10__FATAL_ERR", ND_RESE_DCR(10,FATAL_ERR) },
{ "ND_RESE_DCR_10__FATAL_ERR_ENABLE", ND_RESE_DCR(10,FATAL_ERR_ENABLE) },
{ "ND_RESE_DCR_10__RE_LINK_ERR_CNT", ND_RESE_DCR(10,RE_LINK_ERR_CNT) },
{ "ND_RESE_DCR_10__SE_RETRANS_CNT", ND_RESE_DCR(10,SE_RETRANS_CNT) },
{ "ND_RESE_DCR_10__CE_COUNT", ND_RESE_DCR(10,CE_COUNT) },
{ "ND_RESE_DCR_10__UPC", ND_RESE_DCR(10,UPC) },
{ "ND_RESE_DCR_10__BACKDOOR_CTL", ND_RESE_DCR(10,BACKDOOR_CTL) },
{ "ND_RESE_DCR_10__COLL_CLASS_REMAP_VEC", ND_RESE_DCR(10,COLL_CLASS_REMAP_VEC) },
{ "ND_RESE_DCR_10__BACKDOOR_WR_DATA", ND_RESE_DCR(10,BACKDOOR_WR_DATA) },
{ "ND_RESE_DCR_10__BACKDOOR_WR_ECC", ND_RESE_DCR(10,BACKDOOR_WR_ECC) },
{ "ND_RESE_DCR_10__BACKDOOR_RD_DATA", ND_RESE_DCR(10,BACKDOOR_RD_DATA) },
{ "ND_RESE_DCR_10__BACKDOOR_RD", ND_RESE_DCR(10,BACKDOOR_RD) },
{ "ND_RESE_DCR_10__SE_GI_DATA", ND_RESE_DCR(10,SE_GI_DATA) },
{ "ND_RESE_DCR_10__RE_LINK_CRC_USR", ND_RESE_DCR(10,RE_LINK_CRC_USR) },
{ "ND_RESE_DCR_10__RE_LINK_CRC_SYS", ND_RESE_DCR(10,RE_LINK_CRC_SYS) },
{ "ND_RESE_DCR_10__SE_LINK_CRC_USR", ND_RESE_DCR(10,SE_LINK_CRC_USR) },
{ "ND_RESE_DCR_10__SE_LINK_CRC_SYS", ND_RESE_DCR(10,SE_LINK_CRC_SYS) },
{ "ND_RESE_DCR_10__RE_INTERNAL_STATE", ND_RESE_DCR(10,RE_INTERNAL_STATE) },
{ "ND_RESE_DCR_10__RE_VC0_HEAD", ND_RESE_DCR(10,RE_VC0_HEAD) },
{ "ND_RESE_DCR_10__RE_VC0_TAIL", ND_RESE_DCR(10,RE_VC0_TAIL) },
{ "ND_RESE_DCR_10__RE_VC0_PKT_CNT", ND_RESE_DCR(10,RE_VC0_PKT_CNT) },
{ "ND_RESE_DCR_10__RE_VC0_STATE", ND_RESE_DCR(10,RE_VC0_STATE) },
{ "ND_RESE_DCR_10__RE_VC1_STATE", ND_RESE_DCR(10,RE_VC1_STATE) },
{ "ND_RESE_DCR_10__RE_VC2_STATE", ND_RESE_DCR(10,RE_VC2_STATE) },
{ "ND_RESE_DCR_10__RE_VC3_STATE", ND_RESE_DCR(10,RE_VC3_STATE) },
{ "ND_RESE_DCR_10__RE_VC4_STATE", ND_RESE_DCR(10,RE_VC4_STATE) },
{ "ND_RESE_DCR_10__RE_VC5_STATE", ND_RESE_DCR(10,RE_VC5_STATE) },
{ "ND_RESE_DCR_10__SE_INTERNAL_STATE", ND_RESE_DCR(10,SE_INTERNAL_STATE) },
{ "ND_RESE_DCR_10__SE_TOKENS", ND_RESE_DCR(10,SE_TOKENS) },
{ "ND_RESE_DCR_10__INTERRUPT_INTERNAL_ERROR_SW_INFO", ND_RESE_DCR(10,INTERRUPT_INTERNAL_ERROR_SW_INFO) },
{ "ND_RESE_DCR_10__INTERRUPT_INTERNAL_ERROR_HW_INFO", ND_RESE_DCR(10,INTERRUPT_INTERNAL_ERROR_HW_INFO) },
{ "ND_RESE_DCR_10__INTERRUPT_INTERNAL_ERROR_DATA_INFO", ND_RESE_DCR(10,INTERRUPT_INTERNAL_ERROR_DATA_INFO) },
{ "ND_RESE_DCR_10__RESE_INTERRUPTS__STATE", ND_RESE_DCR(10,RESE_INTERRUPTS__STATE) },
{ "ND_RESE_DCR_10__RESE_INTERRUPTS__FIRST", ND_RESE_DCR(10,RESE_INTERRUPTS__FIRST) },
{ "ND_RESE_DCR_10__RESE_INTERRUPTS__FORCE", ND_RESE_DCR(10,RESE_INTERRUPTS__FORCE) },
{ "ND_RESE_DCR_10__RESE_INTERRUPTS__MACHINE_CHECK", ND_RESE_DCR(10,RESE_INTERRUPTS__MACHINE_CHECK) },
{ "ND_RESE_DCR_10__RESE_INTERRUPTS__CRITICAL", ND_RESE_DCR(10,RESE_INTERRUPTS__CRITICAL) },
{ "ND_RESE_DCR_10__RESE_INTERRUPTS__NONCRITICAL", ND_RESE_DCR(10,RESE_INTERRUPTS__NONCRITICAL) },
{ "ND_RESE_DCR_10__INTERRUPT_INTERNAL_ERROR__STATE", ND_RESE_DCR(10,INTERRUPT_INTERNAL_ERROR__STATE) },
{ "ND_RESE_DCR_10__INTERRUPT_INTERNAL_ERROR__FIRST", ND_RESE_DCR(10,INTERRUPT_INTERNAL_ERROR__FIRST) },
{ "ND_RESE_DCR_10__INTERRUPT_INTERNAL_ERROR__FORCE", ND_RESE_DCR(10,INTERRUPT_INTERNAL_ERROR__FORCE) },
{ "ND_RESE_DCR_10__INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK", ND_RESE_DCR(10,INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK) },
{ "ND_RESE_DCR_10__INTERRUPT_INTERNAL_ERROR__CRITICAL", ND_RESE_DCR(10,INTERRUPT_INTERNAL_ERROR__CRITICAL) },
{ "ND_RESE_DCR_10__INTERRUPT_INTERNAL_ERROR__NONCRITICAL", ND_RESE_DCR(10,INTERRUPT_INTERNAL_ERROR__NONCRITICAL) },
{ "ND_RESE_DCR_10__RESE_INTERRUPTS_CONTROL_LOW", ND_RESE_DCR(10,RESE_INTERRUPTS_CONTROL_LOW) },
{ "ND_RESE_DCR_10__RESE_INTERRUPTS_CONTROL_HIGH", ND_RESE_DCR(10,RESE_INTERRUPTS_CONTROL_HIGH) },
{ "ND_RESE_DCR_10__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH", ND_RESE_DCR(10,INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH) },
{ "ND_X2_DCR__RESET", ND_X2_DCR(RESET) },
{ "ND_X2_DCR__CTRL", ND_X2_DCR(CTRL) },
{ "ND_X2_DCR__FATAL_ERR0_ENABLE", ND_X2_DCR(FATAL_ERR0_ENABLE) },
{ "ND_X2_DCR__FATAL_ERR0", ND_X2_DCR(FATAL_ERR0) },
{ "ND_X2_DCR__FATAL_ERR1_ENABLE", ND_X2_DCR(FATAL_ERR1_ENABLE) },
{ "ND_X2_DCR__FATAL_ERR1", ND_X2_DCR(FATAL_ERR1) },
{ "ND_X2_DCR__BACKDOOR_CTRL", ND_X2_DCR(BACKDOOR_CTRL) },
{ "ND_X2_DCR__BACKDOOR_WR_DATA", ND_X2_DCR(BACKDOOR_WR_DATA) },
{ "ND_X2_DCR__BACKDOOR_WR_ECC", ND_X2_DCR(BACKDOOR_WR_ECC) },
{ "ND_X2_DCR__BACKDOOR_RD", ND_X2_DCR(BACKDOOR_RD) },
{ "ND_X2_DCR__STAT0", ND_X2_DCR(STAT0) },
{ "ND_X2_DCR__STAT1", ND_X2_DCR(STAT1) },
{ "ND_X2_DCR__INTERRUPT_INTERNAL_ERROR_SW_INFO", ND_X2_DCR(INTERRUPT_INTERNAL_ERROR_SW_INFO) },
{ "ND_X2_DCR__INTERRUPT_INTERNAL_ERROR_HW_INFO", ND_X2_DCR(INTERRUPT_INTERNAL_ERROR_HW_INFO) },
{ "ND_X2_DCR__INTERRUPT_INTERNAL_ERROR_DATA_INFO", ND_X2_DCR(INTERRUPT_INTERNAL_ERROR_DATA_INFO) },
{ "ND_X2_DCR__X2_INTERRUPTS__STATE", ND_X2_DCR(X2_INTERRUPTS__STATE) },
{ "ND_X2_DCR__X2_INTERRUPTS__FIRST", ND_X2_DCR(X2_INTERRUPTS__FIRST) },
{ "ND_X2_DCR__X2_INTERRUPTS__FORCE", ND_X2_DCR(X2_INTERRUPTS__FORCE) },
{ "ND_X2_DCR__X2_INTERRUPTS__MACHINE_CHECK", ND_X2_DCR(X2_INTERRUPTS__MACHINE_CHECK) },
{ "ND_X2_DCR__X2_INTERRUPTS__CRITICAL", ND_X2_DCR(X2_INTERRUPTS__CRITICAL) },
{ "ND_X2_DCR__X2_INTERRUPTS__NONCRITICAL", ND_X2_DCR(X2_INTERRUPTS__NONCRITICAL) },
{ "ND_X2_DCR__INTERRUPT_INTERNAL_ERROR__STATE", ND_X2_DCR(INTERRUPT_INTERNAL_ERROR__STATE) },
{ "ND_X2_DCR__INTERRUPT_INTERNAL_ERROR__FIRST", ND_X2_DCR(INTERRUPT_INTERNAL_ERROR__FIRST) },
{ "ND_X2_DCR__INTERRUPT_INTERNAL_ERROR__FORCE", ND_X2_DCR(INTERRUPT_INTERNAL_ERROR__FORCE) },
{ "ND_X2_DCR__INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK", ND_X2_DCR(INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK) },
{ "ND_X2_DCR__INTERRUPT_INTERNAL_ERROR__CRITICAL", ND_X2_DCR(INTERRUPT_INTERNAL_ERROR__CRITICAL) },
{ "ND_X2_DCR__INTERRUPT_INTERNAL_ERROR__NONCRITICAL", ND_X2_DCR(INTERRUPT_INTERNAL_ERROR__NONCRITICAL) },
{ "ND_X2_DCR__X2_INTERRUPTS_CONTROL_LOW", ND_X2_DCR(X2_INTERRUPTS_CONTROL_LOW) },
{ "ND_X2_DCR__X2_INTERRUPTS_CONTROL_HIGH", ND_X2_DCR(X2_INTERRUPTS_CONTROL_HIGH) },
{ "ND_X2_DCR__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH", ND_X2_DCR(INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH) },
{ "PE_DCR__PCIE_UTL", PE_DCR(PCIE_UTL) },
{ "PE_DCR__PCIE_CONFIG", PE_DCR(PCIE_CONFIG) },
{ "PE_DCR__PCIE_SOURCEID", PE_DCR(PCIE_SOURCEID) },
{ "PE_DCR__PCIE_DL_CONFIG", PE_DCR(PCIE_DL_CONFIG) },
{ "PE_DCR__PCIE_DL_STATUS", PE_DCR(PCIE_DL_STATUS) },
{ "PE_DCR__PCIE_CFG00", PE_DCR(PCIE_CFG00) },
{ "PE_DCR__PCIE_CFG08", PE_DCR(PCIE_CFG08) },
{ "PE_DCR__PCIE_EC00", PE_DCR(PCIE_EC00) },
{ "PE_DCR__PCIE_EC04", PE_DCR(PCIE_EC04) },
{ "PE_DCR__PCIE_EC08", PE_DCR(PCIE_EC08) },
{ "PE_DCR__PCIE_EC0C", PE_DCR(PCIE_EC0C) },
{ "PE_DCR__PCIE_EC14", PE_DCR(PCIE_EC14) },
{ "PE_DCR__PCIE_EC18", PE_DCR(PCIE_EC18) },
{ "PE_DCR__PCIE_EC18_STAT", PE_DCR(PCIE_EC18_STAT) },
{ "PE_DCR__PCIE_EC24", PE_DCR(PCIE_EC24) },
{ "PE_DCR__PCIE_AER_CONFIG", PE_DCR(PCIE_AER_CONFIG) },
{ "PE_DCR__PCIE_IFC_CFG", PE_DCR(PCIE_IFC_CFG) },
{ "PE_DCR__PCIE_EI_CONTROL", PE_DCR(PCIE_EI_CONTROL) },
{ "PE_DCR__PCIE_EI_STATUS", PE_DCR(PCIE_EI_STATUS) },
{ "PE_DCR__PCIE_RESET", PE_DCR(PCIE_RESET) },
{ "PE_DCR__UPC_PCIE_COUNTER", PE_DCR(UPC_PCIE_COUNTER) },
{ "PE_DCR__UPC_PCIE_COUNTER_CONTROL_RW", PE_DCR(UPC_PCIE_COUNTER_CONTROL_RW) },
{ "PE_DCR__UPC_PCIE_COUNTER_CONTROL_W1S", PE_DCR(UPC_PCIE_COUNTER_CONTROL_W1S) },
{ "PE_DCR__UPC_PCIE_COUNTER_CONTROL_W1C", PE_DCR(UPC_PCIE_COUNTER_CONTROL_W1C) },
{ "PE_DCR__UPC_PCIE_CONFIG", PE_DCR(UPC_PCIE_CONFIG) },
{ "PE_DCR__UTL_PCLK_INTERNAL_ERROR_INFO", PE_DCR(UTL_PCLK_INTERNAL_ERROR_INFO) },
{ "PE_DCR__UTL_BCLK_INTERNAL_ERROR_INFO", PE_DCR(UTL_BCLK_INTERNAL_ERROR_INFO) },
{ "PE_DCR__TLDLP_PCLK_INTERNAL_ERROR_INFO", PE_DCR(TLDLP_PCLK_INTERNAL_ERROR_INFO) },
{ "PE_DCR__INTERRUPT_INTERNAL_ERROR_SW_INFO", PE_DCR(INTERRUPT_INTERNAL_ERROR_SW_INFO) },
{ "PE_DCR__INTERRUPT_INTERNAL_ERROR_HW_INFO", PE_DCR(INTERRUPT_INTERNAL_ERROR_HW_INFO) },
{ "PE_DCR__INTERRUPT_INTERNAL_ERROR_DATA_INFO", PE_DCR(INTERRUPT_INTERNAL_ERROR_DATA_INFO) },
{ "PE_DCR__PCIE_INTERRUPT_STATE__STATE", PE_DCR(PCIE_INTERRUPT_STATE__STATE) },
{ "PE_DCR__PCIE_INTERRUPT_STATE__FIRST", PE_DCR(PCIE_INTERRUPT_STATE__FIRST) },
{ "PE_DCR__PCIE_INTERRUPT_STATE__FORCE", PE_DCR(PCIE_INTERRUPT_STATE__FORCE) },
{ "PE_DCR__PCIE_INTERRUPT_STATE__MACHINE_CHECK", PE_DCR(PCIE_INTERRUPT_STATE__MACHINE_CHECK) },
{ "PE_DCR__PCIE_INTERRUPT_STATE__CRITICAL", PE_DCR(PCIE_INTERRUPT_STATE__CRITICAL) },
{ "PE_DCR__PCIE_INTERRUPT_STATE__NONCRITICAL", PE_DCR(PCIE_INTERRUPT_STATE__NONCRITICAL) },
{ "PE_DCR__INTERRUPT_INTERNAL_ERROR__STATE", PE_DCR(INTERRUPT_INTERNAL_ERROR__STATE) },
{ "PE_DCR__INTERRUPT_INTERNAL_ERROR__FIRST", PE_DCR(INTERRUPT_INTERNAL_ERROR__FIRST) },
{ "PE_DCR__INTERRUPT_INTERNAL_ERROR__FORCE", PE_DCR(INTERRUPT_INTERNAL_ERROR__FORCE) },
{ "PE_DCR__INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK", PE_DCR(INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK) },
{ "PE_DCR__INTERRUPT_INTERNAL_ERROR__CRITICAL", PE_DCR(INTERRUPT_INTERNAL_ERROR__CRITICAL) },
{ "PE_DCR__INTERRUPT_INTERNAL_ERROR__NONCRITICAL", PE_DCR(INTERRUPT_INTERNAL_ERROR__NONCRITICAL) },
{ "PE_DCR__PCIE_INTERRUPT_STATE_CONTROL_LOW", PE_DCR(PCIE_INTERRUPT_STATE_CONTROL_LOW) },
{ "PE_DCR__PCIE_INTERRUPT_STATE_CONTROL_HIGH", PE_DCR(PCIE_INTERRUPT_STATE_CONTROL_HIGH) },
{ "PE_DCR__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH", PE_DCR(INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH) },
{ "SERDES_LEFT_DCR__RCBUS", SERDES_LEFT_DCR(RCBUS) },
{ "SERDES_LEFT_DCR__RCBUS_CONFIG", SERDES_LEFT_DCR(RCBUS_CONFIG) },
{ "SERDES_LEFT_DCR__SD_CONFIG", SERDES_LEFT_DCR(SD_CONFIG) },
{ "SERDES_LEFT_DCR__TS_CTL_A", SERDES_LEFT_DCR(TS_CTL_A) },
{ "SERDES_LEFT_DCR__TS_CTL_B", SERDES_LEFT_DCR(TS_CTL_B) },
{ "SERDES_LEFT_DCR__TS_CTL_C", SERDES_LEFT_DCR(TS_CTL_C) },
{ "SERDES_LEFT_DCR__TS_ALIGN_STAT_A", SERDES_LEFT_DCR(TS_ALIGN_STAT_A) },
{ "SERDES_LEFT_DCR__TS_ALIGN_STAT_B", SERDES_LEFT_DCR(TS_ALIGN_STAT_B) },
{ "SERDES_LEFT_DCR__TS_ALIGN_STAT_C", SERDES_LEFT_DCR(TS_ALIGN_STAT_C) },
{ "SERDES_LEFT_DCR__TS_HSS_PLL_STAT", SERDES_LEFT_DCR(TS_HSS_PLL_STAT) },
{ "SERDES_LEFT_DCR__TS_HSS_LANE_STAT", SERDES_LEFT_DCR(TS_HSS_LANE_STAT) },
{ "SERDES_LEFT_DCR__PRBS_CTL_A", SERDES_LEFT_DCR(PRBS_CTL_A) },
{ "SERDES_LEFT_DCR__PRBS_CTL_B", SERDES_LEFT_DCR(PRBS_CTL_B) },
{ "SERDES_LEFT_DCR__PRBS_CTL_C", SERDES_LEFT_DCR(PRBS_CTL_C) },
{ "SERDES_LEFT_DCR__PRBS_STAT_A", SERDES_LEFT_DCR(PRBS_STAT_A) },
{ "SERDES_LEFT_DCR__PRBS_STAT_B", SERDES_LEFT_DCR(PRBS_STAT_B) },
{ "SERDES_LEFT_DCR__PRBS_STAT_C", SERDES_LEFT_DCR(PRBS_STAT_C) },
{ "SERDES_LEFT_DCR__ERROR_INJECT_TIMER_VAL", SERDES_LEFT_DCR(ERROR_INJECT_TIMER_VAL) },
{ "SERDES_LEFT_DCR__ERROR_INJECT_LIMIT", SERDES_LEFT_DCR(ERROR_INJECT_LIMIT) },
{ "SERDES_LEFT_DCR__ERROR_INJECT_CONTROL", SERDES_LEFT_DCR(ERROR_INJECT_CONTROL) },
{ "SERDES_LEFT_DCR__INTERRUPT_INTERNAL_ERROR_SW_INFO", SERDES_LEFT_DCR(INTERRUPT_INTERNAL_ERROR_SW_INFO) },
{ "SERDES_LEFT_DCR__INTERRUPT_INTERNAL_ERROR_HW_INFO", SERDES_LEFT_DCR(INTERRUPT_INTERNAL_ERROR_HW_INFO) },
{ "SERDES_LEFT_DCR__INTERRUPT_INTERNAL_ERROR_DATA_INFO", SERDES_LEFT_DCR(INTERRUPT_INTERNAL_ERROR_DATA_INFO) },
{ "SERDES_LEFT_DCR__SERDES_INTERRUPT_STATE__STATE", SERDES_LEFT_DCR(SERDES_INTERRUPT_STATE__STATE) },
{ "SERDES_LEFT_DCR__SERDES_INTERRUPT_STATE__FIRST", SERDES_LEFT_DCR(SERDES_INTERRUPT_STATE__FIRST) },
{ "SERDES_LEFT_DCR__SERDES_INTERRUPT_STATE__FORCE", SERDES_LEFT_DCR(SERDES_INTERRUPT_STATE__FORCE) },
{ "SERDES_LEFT_DCR__SERDES_INTERRUPT_STATE__MACHINE_CHECK", SERDES_LEFT_DCR(SERDES_INTERRUPT_STATE__MACHINE_CHECK) },
{ "SERDES_LEFT_DCR__SERDES_INTERRUPT_STATE__CRITICAL", SERDES_LEFT_DCR(SERDES_INTERRUPT_STATE__CRITICAL) },
{ "SERDES_LEFT_DCR__SERDES_INTERRUPT_STATE__NONCRITICAL", SERDES_LEFT_DCR(SERDES_INTERRUPT_STATE__NONCRITICAL) },
{ "SERDES_LEFT_DCR__INTERRUPT_INTERNAL_ERROR__STATE", SERDES_LEFT_DCR(INTERRUPT_INTERNAL_ERROR__STATE) },
{ "SERDES_LEFT_DCR__INTERRUPT_INTERNAL_ERROR__FIRST", SERDES_LEFT_DCR(INTERRUPT_INTERNAL_ERROR__FIRST) },
{ "SERDES_LEFT_DCR__INTERRUPT_INTERNAL_ERROR__FORCE", SERDES_LEFT_DCR(INTERRUPT_INTERNAL_ERROR__FORCE) },
{ "SERDES_LEFT_DCR__INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK", SERDES_LEFT_DCR(INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK) },
{ "SERDES_LEFT_DCR__INTERRUPT_INTERNAL_ERROR__CRITICAL", SERDES_LEFT_DCR(INTERRUPT_INTERNAL_ERROR__CRITICAL) },
{ "SERDES_LEFT_DCR__INTERRUPT_INTERNAL_ERROR__NONCRITICAL", SERDES_LEFT_DCR(INTERRUPT_INTERNAL_ERROR__NONCRITICAL) },
{ "SERDES_LEFT_DCR__SERDES_INTERRUPT_STATE_CONTROL_LOW", SERDES_LEFT_DCR(SERDES_INTERRUPT_STATE_CONTROL_LOW) },
{ "SERDES_LEFT_DCR__SERDES_INTERRUPT_STATE_CONTROL_HIGH", SERDES_LEFT_DCR(SERDES_INTERRUPT_STATE_CONTROL_HIGH) },
{ "SERDES_LEFT_DCR__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH", SERDES_LEFT_DCR(INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH) },
{ "SERDES_RIGHT_DCR__RCBUS", SERDES_RIGHT_DCR(RCBUS) },
{ "SERDES_RIGHT_DCR__RCBUS_CONFIG", SERDES_RIGHT_DCR(RCBUS_CONFIG) },
{ "SERDES_RIGHT_DCR__SD_CONFIG", SERDES_RIGHT_DCR(SD_CONFIG) },
{ "SERDES_RIGHT_DCR__TS_CTL_D", SERDES_RIGHT_DCR(TS_CTL_D) },
{ "SERDES_RIGHT_DCR__TS_CTL_E", SERDES_RIGHT_DCR(TS_CTL_E) },
{ "SERDES_RIGHT_DCR__TS_CTL_IO", SERDES_RIGHT_DCR(TS_CTL_IO) },
{ "SERDES_RIGHT_DCR__TS_ALIGN_STAT_D", SERDES_RIGHT_DCR(TS_ALIGN_STAT_D) },
{ "SERDES_RIGHT_DCR__TS_ALIGN_STAT_E", SERDES_RIGHT_DCR(TS_ALIGN_STAT_E) },
{ "SERDES_RIGHT_DCR__TS_ALIGN_STAT_IO", SERDES_RIGHT_DCR(TS_ALIGN_STAT_IO) },
{ "SERDES_RIGHT_DCR__TS_HSS_PLL_STAT", SERDES_RIGHT_DCR(TS_HSS_PLL_STAT) },
{ "SERDES_RIGHT_DCR__TS_HSS_LANE_STAT", SERDES_RIGHT_DCR(TS_HSS_LANE_STAT) },
{ "SERDES_RIGHT_DCR__PRBS_CTL_D", SERDES_RIGHT_DCR(PRBS_CTL_D) },
{ "SERDES_RIGHT_DCR__PRBS_CTL_E", SERDES_RIGHT_DCR(PRBS_CTL_E) },
{ "SERDES_RIGHT_DCR__PRBS_CTL_IO", SERDES_RIGHT_DCR(PRBS_CTL_IO) },
{ "SERDES_RIGHT_DCR__PRBS_STAT_D", SERDES_RIGHT_DCR(PRBS_STAT_D) },
{ "SERDES_RIGHT_DCR__PRBS_STAT_E", SERDES_RIGHT_DCR(PRBS_STAT_E) },
{ "SERDES_RIGHT_DCR__PRBS_STAT_IO", SERDES_RIGHT_DCR(PRBS_STAT_IO) },
{ "SERDES_RIGHT_DCR__ERROR_INJECT_TIMER_VAL", SERDES_RIGHT_DCR(ERROR_INJECT_TIMER_VAL) },
{ "SERDES_RIGHT_DCR__ERROR_INJECT_LIMIT", SERDES_RIGHT_DCR(ERROR_INJECT_LIMIT) },
{ "SERDES_RIGHT_DCR__ERROR_INJECT_CONTROL", SERDES_RIGHT_DCR(ERROR_INJECT_CONTROL) },
{ "SERDES_RIGHT_DCR__INTERRUPT_INTERNAL_ERROR_SW_INFO", SERDES_RIGHT_DCR(INTERRUPT_INTERNAL_ERROR_SW_INFO) },
{ "SERDES_RIGHT_DCR__INTERRUPT_INTERNAL_ERROR_HW_INFO", SERDES_RIGHT_DCR(INTERRUPT_INTERNAL_ERROR_HW_INFO) },
{ "SERDES_RIGHT_DCR__INTERRUPT_INTERNAL_ERROR_DATA_INFO", SERDES_RIGHT_DCR(INTERRUPT_INTERNAL_ERROR_DATA_INFO) },
{ "SERDES_RIGHT_DCR__SERDES_INTERRUPT_STATE__STATE", SERDES_RIGHT_DCR(SERDES_INTERRUPT_STATE__STATE) },
{ "SERDES_RIGHT_DCR__SERDES_INTERRUPT_STATE__FIRST", SERDES_RIGHT_DCR(SERDES_INTERRUPT_STATE__FIRST) },
{ "SERDES_RIGHT_DCR__SERDES_INTERRUPT_STATE__FORCE", SERDES_RIGHT_DCR(SERDES_INTERRUPT_STATE__FORCE) },
{ "SERDES_RIGHT_DCR__SERDES_INTERRUPT_STATE__MACHINE_CHECK", SERDES_RIGHT_DCR(SERDES_INTERRUPT_STATE__MACHINE_CHECK) },
{ "SERDES_RIGHT_DCR__SERDES_INTERRUPT_STATE__CRITICAL", SERDES_RIGHT_DCR(SERDES_INTERRUPT_STATE__CRITICAL) },
{ "SERDES_RIGHT_DCR__SERDES_INTERRUPT_STATE__NONCRITICAL", SERDES_RIGHT_DCR(SERDES_INTERRUPT_STATE__NONCRITICAL) },
{ "SERDES_RIGHT_DCR__INTERRUPT_INTERNAL_ERROR__STATE", SERDES_RIGHT_DCR(INTERRUPT_INTERNAL_ERROR__STATE) },
{ "SERDES_RIGHT_DCR__INTERRUPT_INTERNAL_ERROR__FIRST", SERDES_RIGHT_DCR(INTERRUPT_INTERNAL_ERROR__FIRST) },
{ "SERDES_RIGHT_DCR__INTERRUPT_INTERNAL_ERROR__FORCE", SERDES_RIGHT_DCR(INTERRUPT_INTERNAL_ERROR__FORCE) },
{ "SERDES_RIGHT_DCR__INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK", SERDES_RIGHT_DCR(INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK) },
{ "SERDES_RIGHT_DCR__INTERRUPT_INTERNAL_ERROR__CRITICAL", SERDES_RIGHT_DCR(INTERRUPT_INTERNAL_ERROR__CRITICAL) },
{ "SERDES_RIGHT_DCR__INTERRUPT_INTERNAL_ERROR__NONCRITICAL", SERDES_RIGHT_DCR(INTERRUPT_INTERNAL_ERROR__NONCRITICAL) },
{ "SERDES_RIGHT_DCR__SERDES_INTERRUPT_STATE_CONTROL_LOW", SERDES_RIGHT_DCR(SERDES_INTERRUPT_STATE_CONTROL_LOW) },
{ "SERDES_RIGHT_DCR__SERDES_INTERRUPT_STATE_CONTROL_HIGH", SERDES_RIGHT_DCR(SERDES_INTERRUPT_STATE_CONTROL_HIGH) },
{ "SERDES_RIGHT_DCR__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH", SERDES_RIGHT_DCR(INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH) },
{ "TESTINT_DCR__JTAG_IDCODE", TESTINT_DCR(JTAG_IDCODE) },
{ "TESTINT_DCR__CLOCKS", TESTINT_DCR(CLOCKS) },
{ "TESTINT_DCR__CONFIG0", TESTINT_DCR(CONFIG0) },
{ "TESTINT_DCR__CONFIG1", TESTINT_DCR(CONFIG1) },
{ "TESTINT_DCR__CONFIG0A", TESTINT_DCR(CONFIG0A) },
{ "TESTINT_DCR__CONFIG1A", TESTINT_DCR(CONFIG1A) },
{ "TESTINT_DCR__THREAD_ACTIVE0", TESTINT_DCR(THREAD_ACTIVE0) },
{ "TESTINT_DCR__THREAD_ACTIVE1", TESTINT_DCR(THREAD_ACTIVE1) },
{ "TESTINT_DCR__THREAD_ACTIVE0A", TESTINT_DCR(THREAD_ACTIVE0A) },
{ "TESTINT_DCR__THREAD_ACTIVE1A", TESTINT_DCR(THREAD_ACTIVE1A) },
{ "TESTINT_DCR__THREAD_ACTIVE0_RB", TESTINT_DCR(THREAD_ACTIVE0_RB) },
{ "TESTINT_DCR__THREAD_ACTIVE1_RB", TESTINT_DCR(THREAD_ACTIVE1_RB) },
{ "TESTINT_DCR__GLOB_ATT", TESTINT_DCR(GLOB_ATT) },
{ "TESTINT_DCR__GLOB_ATT_MASK", TESTINT_DCR(GLOB_ATT_MASK) },
{ "TESTINT_DCR__GP1_REG", TESTINT_DCR(GP1_REG) },
{ "TESTINT_DCR__GP2_REG", TESTINT_DCR(GP2_REG) },
{ "TESTINT_DCR__GP3_REG", TESTINT_DCR(GP3_REG) },
{ "TESTINT_DCR__MAILBOX_REG0", TESTINT_DCR(MAILBOX_REG0) },
{ "TESTINT_DCR__MAILBOX_REG1", TESTINT_DCR(MAILBOX_REG1) },
{ "TESTINT_DCR__MAILBOX_REG2", TESTINT_DCR(MAILBOX_REG2) },
{ "TESTINT_DCR__MAILBOX_REG3", TESTINT_DCR(MAILBOX_REG3) },
{ "TESTINT_DCR__PARITY", TESTINT_DCR(PARITY) },
{ "TESTINT_DCR__REDUND_CTRL", TESTINT_DCR(REDUND_CTRL) },
{ "TESTINT_DCR__SLICE_SEL_CTRL", TESTINT_DCR(SLICE_SEL_CTRL) },
{ "TESTINT_DCR__USERCODE0", TESTINT_DCR(USERCODE0) },
{ "TESTINT_DCR__USERCODE1", TESTINT_DCR(USERCODE1) },
{ "TESTINT_DCR__USERCODE2", TESTINT_DCR(USERCODE2) },
{ "TESTINT_DCR__USERCODE3", TESTINT_DCR(USERCODE3) },
{ "TESTINT_DCR__COUNTER", TESTINT_DCR(COUNTER) },
{ "TESTINT_DCR__GSYNC_CTR", TESTINT_DCR(GSYNC_CTR) },
{ "TESTINT_DCR__CLKTREE_CTRL0", TESTINT_DCR(CLKTREE_CTRL0) },
{ "TESTINT_DCR__CLKTREE_CTRL1", TESTINT_DCR(CLKTREE_CTRL1) },
{ "TESTINT_DCR__CLKTREE_CTRL2", TESTINT_DCR(CLKTREE_CTRL2) },
{ "TESTINT_DCR__CLKTREE_CTRL3", TESTINT_DCR(CLKTREE_CTRL3) },
{ "TESTINT_DCR__CLKTREE_CTRL4", TESTINT_DCR(CLKTREE_CTRL4) },
{ "TESTINT_DCR__CLKTREE_CTRL5", TESTINT_DCR(CLKTREE_CTRL5) },
{ "TESTINT_DCR__CLKTREE_CTRL6", TESTINT_DCR(CLKTREE_CTRL6) },
{ "TESTINT_DCR__CLKTREE_CTRL7", TESTINT_DCR(CLKTREE_CTRL7) },
{ "TESTINT_DCR__CLKTREE_CTRL8", TESTINT_DCR(CLKTREE_CTRL8) },
{ "TESTINT_DCR__CLKTREE_CTRL9", TESTINT_DCR(CLKTREE_CTRL9) },
{ "TESTINT_DCR__CLKTREE_CTRL10", TESTINT_DCR(CLKTREE_CTRL10) },
{ "TESTINT_DCR__CLKTREE_CTRL11", TESTINT_DCR(CLKTREE_CTRL11) },
{ "TESTINT_DCR__CLKTREE_CTRL12", TESTINT_DCR(CLKTREE_CTRL12) },
{ "TESTINT_DCR__CLKTREE_CTRL13", TESTINT_DCR(CLKTREE_CTRL13) },
{ "TESTINT_DCR__CLKTREE_CTRL14", TESTINT_DCR(CLKTREE_CTRL14) },
{ "TESTINT_DCR__CLKTREE_CTRL15", TESTINT_DCR(CLKTREE_CTRL15) },
{ "TESTINT_DCR__CLKTREE_CTRL16", TESTINT_DCR(CLKTREE_CTRL16) },
{ "TESTINT_DCR__CLKTREE_CTRL17", TESTINT_DCR(CLKTREE_CTRL17) },
{ "TESTINT_DCR__CLKTREE_CTRL18", TESTINT_DCR(CLKTREE_CTRL18) },
{ "TESTINT_DCR__TVS_CONTROL", TESTINT_DCR(TVS_CONTROL) },
{ "TESTINT_DCR__TVS_DATA", TESTINT_DCR(TVS_DATA) },
{ "TESTINT_DCR__JMM_CNTL", TESTINT_DCR(JMM_CNTL) },
{ "TESTINT_DCR__JMM_DATA", TESTINT_DCR(JMM_DATA) },
{ "TESTINT_DCR__ECID", TESTINT_DCR(ECID) },
{ "TESTINT_DCR__DCR_PCB_CNTL", TESTINT_DCR(DCR_PCB_CNTL) },
{ "TESTINT_DCR__DCR_PCB_DATA", TESTINT_DCR(DCR_PCB_DATA) },
{ "TESTINT_DCR__INTERRUPT_INTERNAL_ERROR_SW_INFO", TESTINT_DCR(INTERRUPT_INTERNAL_ERROR_SW_INFO) },
{ "TESTINT_DCR__INTERRUPT_INTERNAL_ERROR_HW_INFO", TESTINT_DCR(INTERRUPT_INTERNAL_ERROR_HW_INFO) },
{ "TESTINT_DCR__INTERRUPT_INTERNAL_ERROR_DATA_INFO", TESTINT_DCR(INTERRUPT_INTERNAL_ERROR_DATA_INFO) },
{ "TESTINT_DCR__TI_INTERRUPT_STATE__STATE", TESTINT_DCR(TI_INTERRUPT_STATE__STATE) },
{ "TESTINT_DCR__TI_INTERRUPT_STATE__FIRST", TESTINT_DCR(TI_INTERRUPT_STATE__FIRST) },
{ "TESTINT_DCR__TI_INTERRUPT_STATE__FORCE", TESTINT_DCR(TI_INTERRUPT_STATE__FORCE) },
{ "TESTINT_DCR__TI_INTERRUPT_STATE__MACHINE_CHECK", TESTINT_DCR(TI_INTERRUPT_STATE__MACHINE_CHECK) },
{ "TESTINT_DCR__TI_INTERRUPT_STATE__CRITICAL", TESTINT_DCR(TI_INTERRUPT_STATE__CRITICAL) },
{ "TESTINT_DCR__TI_INTERRUPT_STATE__NONCRITICAL", TESTINT_DCR(TI_INTERRUPT_STATE__NONCRITICAL) },
{ "TESTINT_DCR__INTERRUPT_INTERNAL_ERROR__STATE", TESTINT_DCR(INTERRUPT_INTERNAL_ERROR__STATE) },
{ "TESTINT_DCR__INTERRUPT_INTERNAL_ERROR__FIRST", TESTINT_DCR(INTERRUPT_INTERNAL_ERROR__FIRST) },
{ "TESTINT_DCR__INTERRUPT_INTERNAL_ERROR__FORCE", TESTINT_DCR(INTERRUPT_INTERNAL_ERROR__FORCE) },
{ "TESTINT_DCR__INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK", TESTINT_DCR(INTERRUPT_INTERNAL_ERROR__MACHINE_CHECK) },
{ "TESTINT_DCR__INTERRUPT_INTERNAL_ERROR__CRITICAL", TESTINT_DCR(INTERRUPT_INTERNAL_ERROR__CRITICAL) },
{ "TESTINT_DCR__INTERRUPT_INTERNAL_ERROR__NONCRITICAL", TESTINT_DCR(INTERRUPT_INTERNAL_ERROR__NONCRITICAL) },
{ "TESTINT_DCR__TI_INTERRUPT_STATE_CONTROL_LOW", TESTINT_DCR(TI_INTERRUPT_STATE_CONTROL_LOW) },
{ "TESTINT_DCR__TI_INTERRUPT_STATE_CONTROL_HIGH", TESTINT_DCR(TI_INTERRUPT_STATE_CONTROL_HIGH) },
{ "TESTINT_DCR__INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH", TESTINT_DCR(INTERRUPT_INTERNAL_ERROR_CONTROL_HIGH) },

// ------------------------------------------------------------------------
// NOTE: UPC "DCR"s are not really DCRs and are intentionally omitted here.
// ------------------------------------------------------------------------

// ------------------------------------------------------------------------
// NOTE: WU "DCR"s are not really DCRs and are intentionally omitted here.
// ------------------------------------------------------------------------

};
#endif


#endif
