<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <header>
    <!-- ISE source project file created by Project Navigator.             -->
    <!--                                                                   -->
    <!-- This file contains project source information including a list of -->
    <!-- project source files, project and process properties.  This file, -->
    <!-- along with the project source files, is sufficient to open and    -->
    <!-- implement in ISE Project Navigator.                               -->
    <!--                                                                   -->
    <!-- Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved. -->
  </header>

  <version xil_pn:ise_version="12.3" xil_pn:schema_version="2"/>

  <files>
</files>

  <properties>
    <property xil_pn:name="Project Description" xil_pn:value=""/>
    <property xil_pn:name="Working Directory" xil_pn:value="D:/VHDL/lab08"/>
    <property xil_pn:name="Device Family" xil_pn:value="Spartan3E"/>
    <property xil_pn:name="Device" xil_pn:value="xc3s500e"/>
    <property xil_pn:name="Package" xil_pn:value="fg320"/>
    <property xil_pn:name="Speed Grade" xil_pn:value="-5"/>
    <property xil_pn:name="Top-Level Source Type" xil_pn:value="HDL"/>
    <property xil_pn:name="Synthesis Tool" xil_pn:value="XST (VHDL/Verilog)"/>
    <property xil_pn:name="Simulator" xil_pn:value="ISim (VHDL/Verilog)"/>
    <property xil_pn:name="Preferred Language" xil_pn:value="Verilog"/>
    <property xil_pn:name="Property Specification in Project File" xil_pn:value="Store all values"/>
    <property xil_pn:name="Manual Compile Order" xil_pn:value="false"/>
    <property xil_pn:name="VHDL Source Analysis Standard" xil_pn:value="VHDL-93"/>
    <property xil_pn:name="Enable Message Filtering" xil_pn:value="false"/>
  </properties>

  <bindings/>

  <libraries/>


</project>
