# Verilog Language

This module provides verilog language functionality for the Oaks project.
