
my12.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08100000  08100000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0002a190  08100200  08100200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0001d5d4  0812a390  0812a390  0003a390  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08147964  08147964  000606d4  2**0
                  CONTENTS
  4 .ARM          00000008  08147964  08147964  00057964  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0814796c  0814796c  000606d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0814796c  0814796c  0005796c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08147970  08147970  00057970  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000006d4  20000000  08147974  00060000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0002fa24  200006d8  08148048  000606d8  2**3
                  ALLOC
 10 ._user_heap_stack 0001e804  200300fc  08148048  000700fc  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000606d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00091bf8  00000000  00000000  00060702  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00013695  00000000  00000000  000f22fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    00053c88  00000000  00000000  0010598f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000037a0  00000000  00000000  00159618  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00009980  00000000  00000000  0015cdb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00049ceb  00000000  00000000  00166738  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000929eb  00000000  00000000  001b0423  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0013a671  00000000  00000000  00242e0e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0037d47f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000d7c0  00000000  00000000  0037d4d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08100200 <__do_global_dtors_aux>:
 8100200:	b510      	push	{r4, lr}
 8100202:	4c05      	ldr	r4, [pc, #20]	; (8100218 <__do_global_dtors_aux+0x18>)
 8100204:	7823      	ldrb	r3, [r4, #0]
 8100206:	b933      	cbnz	r3, 8100216 <__do_global_dtors_aux+0x16>
 8100208:	4b04      	ldr	r3, [pc, #16]	; (810021c <__do_global_dtors_aux+0x1c>)
 810020a:	b113      	cbz	r3, 8100212 <__do_global_dtors_aux+0x12>
 810020c:	4804      	ldr	r0, [pc, #16]	; (8100220 <__do_global_dtors_aux+0x20>)
 810020e:	f3af 8000 	nop.w
 8100212:	2301      	movs	r3, #1
 8100214:	7023      	strb	r3, [r4, #0]
 8100216:	bd10      	pop	{r4, pc}
 8100218:	200006d8 	.word	0x200006d8
 810021c:	00000000 	.word	0x00000000
 8100220:	0812a378 	.word	0x0812a378

08100224 <frame_dummy>:
 8100224:	b508      	push	{r3, lr}
 8100226:	4b03      	ldr	r3, [pc, #12]	; (8100234 <frame_dummy+0x10>)
 8100228:	b11b      	cbz	r3, 8100232 <frame_dummy+0xe>
 810022a:	4903      	ldr	r1, [pc, #12]	; (8100238 <frame_dummy+0x14>)
 810022c:	4803      	ldr	r0, [pc, #12]	; (810023c <frame_dummy+0x18>)
 810022e:	f3af 8000 	nop.w
 8100232:	bd08      	pop	{r3, pc}
 8100234:	00000000 	.word	0x00000000
 8100238:	200006dc 	.word	0x200006dc
 810023c:	0812a378 	.word	0x0812a378

08100240 <strcmp>:
 8100240:	f810 2b01 	ldrb.w	r2, [r0], #1
 8100244:	f811 3b01 	ldrb.w	r3, [r1], #1
 8100248:	2a01      	cmp	r2, #1
 810024a:	bf28      	it	cs
 810024c:	429a      	cmpcs	r2, r3
 810024e:	d0f7      	beq.n	8100240 <strcmp>
 8100250:	1ad0      	subs	r0, r2, r3
 8100252:	4770      	bx	lr

08100254 <strlen>:
 8100254:	4603      	mov	r3, r0
 8100256:	f813 2b01 	ldrb.w	r2, [r3], #1
 810025a:	2a00      	cmp	r2, #0
 810025c:	d1fb      	bne.n	8100256 <strlen+0x2>
 810025e:	1a18      	subs	r0, r3, r0
 8100260:	3801      	subs	r0, #1
 8100262:	4770      	bx	lr
 8100264:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 8100268:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 810026c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff

08100270 <memchr>:
 8100270:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8100274:	2a10      	cmp	r2, #16
 8100276:	db2b      	blt.n	81002d0 <memchr+0x60>
 8100278:	f010 0f07 	tst.w	r0, #7
 810027c:	d008      	beq.n	8100290 <memchr+0x20>
 810027e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8100282:	3a01      	subs	r2, #1
 8100284:	428b      	cmp	r3, r1
 8100286:	d02d      	beq.n	81002e4 <memchr+0x74>
 8100288:	f010 0f07 	tst.w	r0, #7
 810028c:	b342      	cbz	r2, 81002e0 <memchr+0x70>
 810028e:	d1f6      	bne.n	810027e <memchr+0xe>
 8100290:	b4f0      	push	{r4, r5, r6, r7}
 8100292:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8100296:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 810029a:	f022 0407 	bic.w	r4, r2, #7
 810029e:	f07f 0700 	mvns.w	r7, #0
 81002a2:	2300      	movs	r3, #0
 81002a4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 81002a8:	3c08      	subs	r4, #8
 81002aa:	ea85 0501 	eor.w	r5, r5, r1
 81002ae:	ea86 0601 	eor.w	r6, r6, r1
 81002b2:	fa85 f547 	uadd8	r5, r5, r7
 81002b6:	faa3 f587 	sel	r5, r3, r7
 81002ba:	fa86 f647 	uadd8	r6, r6, r7
 81002be:	faa5 f687 	sel	r6, r5, r7
 81002c2:	b98e      	cbnz	r6, 81002e8 <memchr+0x78>
 81002c4:	d1ee      	bne.n	81002a4 <memchr+0x34>
 81002c6:	bcf0      	pop	{r4, r5, r6, r7}
 81002c8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 81002cc:	f002 0207 	and.w	r2, r2, #7
 81002d0:	b132      	cbz	r2, 81002e0 <memchr+0x70>
 81002d2:	f810 3b01 	ldrb.w	r3, [r0], #1
 81002d6:	3a01      	subs	r2, #1
 81002d8:	ea83 0301 	eor.w	r3, r3, r1
 81002dc:	b113      	cbz	r3, 81002e4 <memchr+0x74>
 81002de:	d1f8      	bne.n	81002d2 <memchr+0x62>
 81002e0:	2000      	movs	r0, #0
 81002e2:	4770      	bx	lr
 81002e4:	3801      	subs	r0, #1
 81002e6:	4770      	bx	lr
 81002e8:	2d00      	cmp	r5, #0
 81002ea:	bf06      	itte	eq
 81002ec:	4635      	moveq	r5, r6
 81002ee:	3803      	subeq	r0, #3
 81002f0:	3807      	subne	r0, #7
 81002f2:	f015 0f01 	tst.w	r5, #1
 81002f6:	d107      	bne.n	8100308 <memchr+0x98>
 81002f8:	3001      	adds	r0, #1
 81002fa:	f415 7f80 	tst.w	r5, #256	; 0x100
 81002fe:	bf02      	ittt	eq
 8100300:	3001      	addeq	r0, #1
 8100302:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8100306:	3001      	addeq	r0, #1
 8100308:	bcf0      	pop	{r4, r5, r6, r7}
 810030a:	3801      	subs	r0, #1
 810030c:	4770      	bx	lr
 810030e:	bf00      	nop

08100310 <__aeabi_ldivmod>:
 8100310:	b97b      	cbnz	r3, 8100332 <__aeabi_ldivmod+0x22>
 8100312:	b972      	cbnz	r2, 8100332 <__aeabi_ldivmod+0x22>
 8100314:	2900      	cmp	r1, #0
 8100316:	bfbe      	ittt	lt
 8100318:	2000      	movlt	r0, #0
 810031a:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 810031e:	e006      	blt.n	810032e <__aeabi_ldivmod+0x1e>
 8100320:	bf08      	it	eq
 8100322:	2800      	cmpeq	r0, #0
 8100324:	bf1c      	itt	ne
 8100326:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 810032a:	f04f 30ff 	movne.w	r0, #4294967295
 810032e:	f000 b9bf 	b.w	81006b0 <__aeabi_idiv0>
 8100332:	f1ad 0c08 	sub.w	ip, sp, #8
 8100336:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 810033a:	2900      	cmp	r1, #0
 810033c:	db09      	blt.n	8100352 <__aeabi_ldivmod+0x42>
 810033e:	2b00      	cmp	r3, #0
 8100340:	db1a      	blt.n	8100378 <__aeabi_ldivmod+0x68>
 8100342:	f000 f84d 	bl	81003e0 <__udivmoddi4>
 8100346:	f8dd e004 	ldr.w	lr, [sp, #4]
 810034a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 810034e:	b004      	add	sp, #16
 8100350:	4770      	bx	lr
 8100352:	4240      	negs	r0, r0
 8100354:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8100358:	2b00      	cmp	r3, #0
 810035a:	db1b      	blt.n	8100394 <__aeabi_ldivmod+0x84>
 810035c:	f000 f840 	bl	81003e0 <__udivmoddi4>
 8100360:	f8dd e004 	ldr.w	lr, [sp, #4]
 8100364:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8100368:	b004      	add	sp, #16
 810036a:	4240      	negs	r0, r0
 810036c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8100370:	4252      	negs	r2, r2
 8100372:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8100376:	4770      	bx	lr
 8100378:	4252      	negs	r2, r2
 810037a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 810037e:	f000 f82f 	bl	81003e0 <__udivmoddi4>
 8100382:	f8dd e004 	ldr.w	lr, [sp, #4]
 8100386:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 810038a:	b004      	add	sp, #16
 810038c:	4240      	negs	r0, r0
 810038e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8100392:	4770      	bx	lr
 8100394:	4252      	negs	r2, r2
 8100396:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 810039a:	f000 f821 	bl	81003e0 <__udivmoddi4>
 810039e:	f8dd e004 	ldr.w	lr, [sp, #4]
 81003a2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 81003a6:	b004      	add	sp, #16
 81003a8:	4252      	negs	r2, r2
 81003aa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 81003ae:	4770      	bx	lr

081003b0 <__aeabi_uldivmod>:
 81003b0:	b953      	cbnz	r3, 81003c8 <__aeabi_uldivmod+0x18>
 81003b2:	b94a      	cbnz	r2, 81003c8 <__aeabi_uldivmod+0x18>
 81003b4:	2900      	cmp	r1, #0
 81003b6:	bf08      	it	eq
 81003b8:	2800      	cmpeq	r0, #0
 81003ba:	bf1c      	itt	ne
 81003bc:	f04f 31ff 	movne.w	r1, #4294967295
 81003c0:	f04f 30ff 	movne.w	r0, #4294967295
 81003c4:	f000 b974 	b.w	81006b0 <__aeabi_idiv0>
 81003c8:	f1ad 0c08 	sub.w	ip, sp, #8
 81003cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 81003d0:	f000 f806 	bl	81003e0 <__udivmoddi4>
 81003d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 81003d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 81003dc:	b004      	add	sp, #16
 81003de:	4770      	bx	lr

081003e0 <__udivmoddi4>:
 81003e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 81003e4:	9d08      	ldr	r5, [sp, #32]
 81003e6:	4604      	mov	r4, r0
 81003e8:	468e      	mov	lr, r1
 81003ea:	2b00      	cmp	r3, #0
 81003ec:	d14d      	bne.n	810048a <__udivmoddi4+0xaa>
 81003ee:	428a      	cmp	r2, r1
 81003f0:	4694      	mov	ip, r2
 81003f2:	d969      	bls.n	81004c8 <__udivmoddi4+0xe8>
 81003f4:	fab2 f282 	clz	r2, r2
 81003f8:	b152      	cbz	r2, 8100410 <__udivmoddi4+0x30>
 81003fa:	fa01 f302 	lsl.w	r3, r1, r2
 81003fe:	f1c2 0120 	rsb	r1, r2, #32
 8100402:	fa20 f101 	lsr.w	r1, r0, r1
 8100406:	fa0c fc02 	lsl.w	ip, ip, r2
 810040a:	ea41 0e03 	orr.w	lr, r1, r3
 810040e:	4094      	lsls	r4, r2
 8100410:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8100414:	0c21      	lsrs	r1, r4, #16
 8100416:	fbbe f6f8 	udiv	r6, lr, r8
 810041a:	fa1f f78c 	uxth.w	r7, ip
 810041e:	fb08 e316 	mls	r3, r8, r6, lr
 8100422:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8100426:	fb06 f107 	mul.w	r1, r6, r7
 810042a:	4299      	cmp	r1, r3
 810042c:	d90a      	bls.n	8100444 <__udivmoddi4+0x64>
 810042e:	eb1c 0303 	adds.w	r3, ip, r3
 8100432:	f106 30ff 	add.w	r0, r6, #4294967295
 8100436:	f080 811f 	bcs.w	8100678 <__udivmoddi4+0x298>
 810043a:	4299      	cmp	r1, r3
 810043c:	f240 811c 	bls.w	8100678 <__udivmoddi4+0x298>
 8100440:	3e02      	subs	r6, #2
 8100442:	4463      	add	r3, ip
 8100444:	1a5b      	subs	r3, r3, r1
 8100446:	b2a4      	uxth	r4, r4
 8100448:	fbb3 f0f8 	udiv	r0, r3, r8
 810044c:	fb08 3310 	mls	r3, r8, r0, r3
 8100450:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8100454:	fb00 f707 	mul.w	r7, r0, r7
 8100458:	42a7      	cmp	r7, r4
 810045a:	d90a      	bls.n	8100472 <__udivmoddi4+0x92>
 810045c:	eb1c 0404 	adds.w	r4, ip, r4
 8100460:	f100 33ff 	add.w	r3, r0, #4294967295
 8100464:	f080 810a 	bcs.w	810067c <__udivmoddi4+0x29c>
 8100468:	42a7      	cmp	r7, r4
 810046a:	f240 8107 	bls.w	810067c <__udivmoddi4+0x29c>
 810046e:	4464      	add	r4, ip
 8100470:	3802      	subs	r0, #2
 8100472:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8100476:	1be4      	subs	r4, r4, r7
 8100478:	2600      	movs	r6, #0
 810047a:	b11d      	cbz	r5, 8100484 <__udivmoddi4+0xa4>
 810047c:	40d4      	lsrs	r4, r2
 810047e:	2300      	movs	r3, #0
 8100480:	e9c5 4300 	strd	r4, r3, [r5]
 8100484:	4631      	mov	r1, r6
 8100486:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810048a:	428b      	cmp	r3, r1
 810048c:	d909      	bls.n	81004a2 <__udivmoddi4+0xc2>
 810048e:	2d00      	cmp	r5, #0
 8100490:	f000 80ef 	beq.w	8100672 <__udivmoddi4+0x292>
 8100494:	2600      	movs	r6, #0
 8100496:	e9c5 0100 	strd	r0, r1, [r5]
 810049a:	4630      	mov	r0, r6
 810049c:	4631      	mov	r1, r6
 810049e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 81004a2:	fab3 f683 	clz	r6, r3
 81004a6:	2e00      	cmp	r6, #0
 81004a8:	d14a      	bne.n	8100540 <__udivmoddi4+0x160>
 81004aa:	428b      	cmp	r3, r1
 81004ac:	d302      	bcc.n	81004b4 <__udivmoddi4+0xd4>
 81004ae:	4282      	cmp	r2, r0
 81004b0:	f200 80f9 	bhi.w	81006a6 <__udivmoddi4+0x2c6>
 81004b4:	1a84      	subs	r4, r0, r2
 81004b6:	eb61 0303 	sbc.w	r3, r1, r3
 81004ba:	2001      	movs	r0, #1
 81004bc:	469e      	mov	lr, r3
 81004be:	2d00      	cmp	r5, #0
 81004c0:	d0e0      	beq.n	8100484 <__udivmoddi4+0xa4>
 81004c2:	e9c5 4e00 	strd	r4, lr, [r5]
 81004c6:	e7dd      	b.n	8100484 <__udivmoddi4+0xa4>
 81004c8:	b902      	cbnz	r2, 81004cc <__udivmoddi4+0xec>
 81004ca:	deff      	udf	#255	; 0xff
 81004cc:	fab2 f282 	clz	r2, r2
 81004d0:	2a00      	cmp	r2, #0
 81004d2:	f040 8092 	bne.w	81005fa <__udivmoddi4+0x21a>
 81004d6:	eba1 010c 	sub.w	r1, r1, ip
 81004da:	ea4f 471c 	mov.w	r7, ip, lsr #16
 81004de:	fa1f fe8c 	uxth.w	lr, ip
 81004e2:	2601      	movs	r6, #1
 81004e4:	0c20      	lsrs	r0, r4, #16
 81004e6:	fbb1 f3f7 	udiv	r3, r1, r7
 81004ea:	fb07 1113 	mls	r1, r7, r3, r1
 81004ee:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 81004f2:	fb0e f003 	mul.w	r0, lr, r3
 81004f6:	4288      	cmp	r0, r1
 81004f8:	d908      	bls.n	810050c <__udivmoddi4+0x12c>
 81004fa:	eb1c 0101 	adds.w	r1, ip, r1
 81004fe:	f103 38ff 	add.w	r8, r3, #4294967295
 8100502:	d202      	bcs.n	810050a <__udivmoddi4+0x12a>
 8100504:	4288      	cmp	r0, r1
 8100506:	f200 80cb 	bhi.w	81006a0 <__udivmoddi4+0x2c0>
 810050a:	4643      	mov	r3, r8
 810050c:	1a09      	subs	r1, r1, r0
 810050e:	b2a4      	uxth	r4, r4
 8100510:	fbb1 f0f7 	udiv	r0, r1, r7
 8100514:	fb07 1110 	mls	r1, r7, r0, r1
 8100518:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 810051c:	fb0e fe00 	mul.w	lr, lr, r0
 8100520:	45a6      	cmp	lr, r4
 8100522:	d908      	bls.n	8100536 <__udivmoddi4+0x156>
 8100524:	eb1c 0404 	adds.w	r4, ip, r4
 8100528:	f100 31ff 	add.w	r1, r0, #4294967295
 810052c:	d202      	bcs.n	8100534 <__udivmoddi4+0x154>
 810052e:	45a6      	cmp	lr, r4
 8100530:	f200 80bb 	bhi.w	81006aa <__udivmoddi4+0x2ca>
 8100534:	4608      	mov	r0, r1
 8100536:	eba4 040e 	sub.w	r4, r4, lr
 810053a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 810053e:	e79c      	b.n	810047a <__udivmoddi4+0x9a>
 8100540:	f1c6 0720 	rsb	r7, r6, #32
 8100544:	40b3      	lsls	r3, r6
 8100546:	fa22 fc07 	lsr.w	ip, r2, r7
 810054a:	ea4c 0c03 	orr.w	ip, ip, r3
 810054e:	fa20 f407 	lsr.w	r4, r0, r7
 8100552:	fa01 f306 	lsl.w	r3, r1, r6
 8100556:	431c      	orrs	r4, r3
 8100558:	40f9      	lsrs	r1, r7
 810055a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 810055e:	fa00 f306 	lsl.w	r3, r0, r6
 8100562:	fbb1 f8f9 	udiv	r8, r1, r9
 8100566:	0c20      	lsrs	r0, r4, #16
 8100568:	fa1f fe8c 	uxth.w	lr, ip
 810056c:	fb09 1118 	mls	r1, r9, r8, r1
 8100570:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8100574:	fb08 f00e 	mul.w	r0, r8, lr
 8100578:	4288      	cmp	r0, r1
 810057a:	fa02 f206 	lsl.w	r2, r2, r6
 810057e:	d90b      	bls.n	8100598 <__udivmoddi4+0x1b8>
 8100580:	eb1c 0101 	adds.w	r1, ip, r1
 8100584:	f108 3aff 	add.w	sl, r8, #4294967295
 8100588:	f080 8088 	bcs.w	810069c <__udivmoddi4+0x2bc>
 810058c:	4288      	cmp	r0, r1
 810058e:	f240 8085 	bls.w	810069c <__udivmoddi4+0x2bc>
 8100592:	f1a8 0802 	sub.w	r8, r8, #2
 8100596:	4461      	add	r1, ip
 8100598:	1a09      	subs	r1, r1, r0
 810059a:	b2a4      	uxth	r4, r4
 810059c:	fbb1 f0f9 	udiv	r0, r1, r9
 81005a0:	fb09 1110 	mls	r1, r9, r0, r1
 81005a4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 81005a8:	fb00 fe0e 	mul.w	lr, r0, lr
 81005ac:	458e      	cmp	lr, r1
 81005ae:	d908      	bls.n	81005c2 <__udivmoddi4+0x1e2>
 81005b0:	eb1c 0101 	adds.w	r1, ip, r1
 81005b4:	f100 34ff 	add.w	r4, r0, #4294967295
 81005b8:	d26c      	bcs.n	8100694 <__udivmoddi4+0x2b4>
 81005ba:	458e      	cmp	lr, r1
 81005bc:	d96a      	bls.n	8100694 <__udivmoddi4+0x2b4>
 81005be:	3802      	subs	r0, #2
 81005c0:	4461      	add	r1, ip
 81005c2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 81005c6:	fba0 9402 	umull	r9, r4, r0, r2
 81005ca:	eba1 010e 	sub.w	r1, r1, lr
 81005ce:	42a1      	cmp	r1, r4
 81005d0:	46c8      	mov	r8, r9
 81005d2:	46a6      	mov	lr, r4
 81005d4:	d356      	bcc.n	8100684 <__udivmoddi4+0x2a4>
 81005d6:	d053      	beq.n	8100680 <__udivmoddi4+0x2a0>
 81005d8:	b15d      	cbz	r5, 81005f2 <__udivmoddi4+0x212>
 81005da:	ebb3 0208 	subs.w	r2, r3, r8
 81005de:	eb61 010e 	sbc.w	r1, r1, lr
 81005e2:	fa01 f707 	lsl.w	r7, r1, r7
 81005e6:	fa22 f306 	lsr.w	r3, r2, r6
 81005ea:	40f1      	lsrs	r1, r6
 81005ec:	431f      	orrs	r7, r3
 81005ee:	e9c5 7100 	strd	r7, r1, [r5]
 81005f2:	2600      	movs	r6, #0
 81005f4:	4631      	mov	r1, r6
 81005f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 81005fa:	f1c2 0320 	rsb	r3, r2, #32
 81005fe:	40d8      	lsrs	r0, r3
 8100600:	fa0c fc02 	lsl.w	ip, ip, r2
 8100604:	fa21 f303 	lsr.w	r3, r1, r3
 8100608:	4091      	lsls	r1, r2
 810060a:	4301      	orrs	r1, r0
 810060c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8100610:	fa1f fe8c 	uxth.w	lr, ip
 8100614:	fbb3 f0f7 	udiv	r0, r3, r7
 8100618:	fb07 3610 	mls	r6, r7, r0, r3
 810061c:	0c0b      	lsrs	r3, r1, #16
 810061e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8100622:	fb00 f60e 	mul.w	r6, r0, lr
 8100626:	429e      	cmp	r6, r3
 8100628:	fa04 f402 	lsl.w	r4, r4, r2
 810062c:	d908      	bls.n	8100640 <__udivmoddi4+0x260>
 810062e:	eb1c 0303 	adds.w	r3, ip, r3
 8100632:	f100 38ff 	add.w	r8, r0, #4294967295
 8100636:	d22f      	bcs.n	8100698 <__udivmoddi4+0x2b8>
 8100638:	429e      	cmp	r6, r3
 810063a:	d92d      	bls.n	8100698 <__udivmoddi4+0x2b8>
 810063c:	3802      	subs	r0, #2
 810063e:	4463      	add	r3, ip
 8100640:	1b9b      	subs	r3, r3, r6
 8100642:	b289      	uxth	r1, r1
 8100644:	fbb3 f6f7 	udiv	r6, r3, r7
 8100648:	fb07 3316 	mls	r3, r7, r6, r3
 810064c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8100650:	fb06 f30e 	mul.w	r3, r6, lr
 8100654:	428b      	cmp	r3, r1
 8100656:	d908      	bls.n	810066a <__udivmoddi4+0x28a>
 8100658:	eb1c 0101 	adds.w	r1, ip, r1
 810065c:	f106 38ff 	add.w	r8, r6, #4294967295
 8100660:	d216      	bcs.n	8100690 <__udivmoddi4+0x2b0>
 8100662:	428b      	cmp	r3, r1
 8100664:	d914      	bls.n	8100690 <__udivmoddi4+0x2b0>
 8100666:	3e02      	subs	r6, #2
 8100668:	4461      	add	r1, ip
 810066a:	1ac9      	subs	r1, r1, r3
 810066c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8100670:	e738      	b.n	81004e4 <__udivmoddi4+0x104>
 8100672:	462e      	mov	r6, r5
 8100674:	4628      	mov	r0, r5
 8100676:	e705      	b.n	8100484 <__udivmoddi4+0xa4>
 8100678:	4606      	mov	r6, r0
 810067a:	e6e3      	b.n	8100444 <__udivmoddi4+0x64>
 810067c:	4618      	mov	r0, r3
 810067e:	e6f8      	b.n	8100472 <__udivmoddi4+0x92>
 8100680:	454b      	cmp	r3, r9
 8100682:	d2a9      	bcs.n	81005d8 <__udivmoddi4+0x1f8>
 8100684:	ebb9 0802 	subs.w	r8, r9, r2
 8100688:	eb64 0e0c 	sbc.w	lr, r4, ip
 810068c:	3801      	subs	r0, #1
 810068e:	e7a3      	b.n	81005d8 <__udivmoddi4+0x1f8>
 8100690:	4646      	mov	r6, r8
 8100692:	e7ea      	b.n	810066a <__udivmoddi4+0x28a>
 8100694:	4620      	mov	r0, r4
 8100696:	e794      	b.n	81005c2 <__udivmoddi4+0x1e2>
 8100698:	4640      	mov	r0, r8
 810069a:	e7d1      	b.n	8100640 <__udivmoddi4+0x260>
 810069c:	46d0      	mov	r8, sl
 810069e:	e77b      	b.n	8100598 <__udivmoddi4+0x1b8>
 81006a0:	3b02      	subs	r3, #2
 81006a2:	4461      	add	r1, ip
 81006a4:	e732      	b.n	810050c <__udivmoddi4+0x12c>
 81006a6:	4630      	mov	r0, r6
 81006a8:	e709      	b.n	81004be <__udivmoddi4+0xde>
 81006aa:	4464      	add	r4, ip
 81006ac:	3802      	subs	r0, #2
 81006ae:	e742      	b.n	8100536 <__udivmoddi4+0x156>

081006b0 <__aeabi_idiv0>:
 81006b0:	4770      	bx	lr
 81006b2:	bf00      	nop

081006b4 <ADC_MultiModeDMAConvM0Cplt>:
//	HAL_TIM_Base_Start_IT(&htim5);
}

// these two are the real DMA Conversion complete interrupts
void ADC_MultiModeDMAConvM0Cplt(ADC_HandleTypeDef *hadc) {
	dmabufno = 0;
 81006b4:	4908      	ldr	r1, [pc, #32]	; (81006d8 <ADC_MultiModeDMAConvM0Cplt+0x24>)
 81006b6:	2000      	movs	r0, #0
	timestamp = TIM2->CNT;			// real time
 81006b8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
	TIM5->DIER = 0x01;
 81006bc:	4b07      	ldr	r3, [pc, #28]	; (81006dc <ADC_MultiModeDMAConvM0Cplt+0x28>)
void ADC_MultiModeDMAConvM0Cplt(ADC_HandleTypeDef *hadc) {
 81006be:	b410      	push	{r4}
	timestamp = TIM2->CNT;			// real time
 81006c0:	6a54      	ldr	r4, [r2, #36]	; 0x24
	TIM5->CR1 = 0x19;// restart timer to generate a follow-on interrupt for the *real* dma conversion complete processing at IRQ level 5
 81006c2:	2219      	movs	r2, #25
	dmabufno = 0;
 81006c4:	6008      	str	r0, [r1, #0]
	TIM5->DIER = 0x01;
 81006c6:	2101      	movs	r1, #1
	timestamp = TIM2->CNT;			// real time
 81006c8:	4805      	ldr	r0, [pc, #20]	; (81006e0 <ADC_MultiModeDMAConvM0Cplt+0x2c>)
 81006ca:	6004      	str	r4, [r0, #0]
	TIM5->DIER = 0x01;
 81006cc:	60d9      	str	r1, [r3, #12]
	ADC_ConvCpltCallback(hadc);
}
 81006ce:	f85d 4b04 	ldr.w	r4, [sp], #4
	TIM5->CR1 = 0x19;// restart timer to generate a follow-on interrupt for the *real* dma conversion complete processing at IRQ level 5
 81006d2:	601a      	str	r2, [r3, #0]
}
 81006d4:	4770      	bx	lr
 81006d6:	bf00      	nop
 81006d8:	20000708 	.word	0x20000708
 81006dc:	40000c00 	.word	0x40000c00
 81006e0:	20000788 	.word	0x20000788

081006e4 <ADC_MultiModeDMAConvM1Cplt>:

void ADC_MultiModeDMAConvM1Cplt(ADC_HandleTypeDef *hadc) {

	dmabufno = 1;
 81006e4:	2201      	movs	r2, #1
 81006e6:	4807      	ldr	r0, [pc, #28]	; (8100704 <ADC_MultiModeDMAConvM1Cplt+0x20>)
	timestamp = TIM2->CNT;			// real time
 81006e8:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
	TIM5->DIER = 0x01;
 81006ec:	4b06      	ldr	r3, [pc, #24]	; (8100708 <ADC_MultiModeDMAConvM1Cplt+0x24>)
void ADC_MultiModeDMAConvM1Cplt(ADC_HandleTypeDef *hadc) {
 81006ee:	b410      	push	{r4}
	timestamp = TIM2->CNT;			// real time
 81006f0:	6a4c      	ldr	r4, [r1, #36]	; 0x24
	TIM5->CR1 = 0x19;// restart timer to generate a follow-on interrupt for the *real* dma conversion complete processing at IRQ level 5
 81006f2:	2119      	movs	r1, #25
	dmabufno = 1;
 81006f4:	6002      	str	r2, [r0, #0]
	timestamp = TIM2->CNT;			// real time
 81006f6:	4805      	ldr	r0, [pc, #20]	; (810070c <ADC_MultiModeDMAConvM1Cplt+0x28>)
 81006f8:	6004      	str	r4, [r0, #0]
	TIM5->DIER = 0x01;
 81006fa:	60da      	str	r2, [r3, #12]
	ADC_ConvCpltCallback(hadc);
}
 81006fc:	f85d 4b04 	ldr.w	r4, [sp], #4
	TIM5->CR1 = 0x19;// restart timer to generate a follow-on interrupt for the *real* dma conversion complete processing at IRQ level 5
 8100700:	6019      	str	r1, [r3, #0]
}
 8100702:	4770      	bx	lr
 8100704:	20000708 	.word	0x20000708
 8100708:	40000c00 	.word	0x40000c00
 810070c:	20000788 	.word	0x20000788

08100710 <ADC_MultiModeDMAError>:
void ADC_MultiModeDMAError(DMA_HandleTypeDef *hdma) {
 8100710:	4602      	mov	r2, r0
	hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8100712:	2340      	movs	r3, #64	; 0x40
	printf("Multi-mode DMA Error\n");
 8100714:	4807      	ldr	r0, [pc, #28]	; (8100734 <ADC_MultiModeDMAError+0x24>)
void ADC_MultiModeDMAError(DMA_HandleTypeDef *hdma) {
 8100716:	b510      	push	{r4, lr}
	ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef*) ((DMA_HandleTypeDef*) hdma)->Parent;
 8100718:	6b94      	ldr	r4, [r2, #56]	; 0x38
	hadc->State = HAL_ADC_STATE_ERROR_DMA;
 810071a:	6423      	str	r3, [r4, #64]	; 0x40
	hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 810071c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 810071e:	f043 0304 	orr.w	r3, r3, #4
 8100722:	6463      	str	r3, [r4, #68]	; 0x44
	printf("Multi-mode DMA Error\n");
 8100724:	f025 fea2 	bl	812646c <puts>
	HAL_ADC_ErrorCallback(hadc);
 8100728:	4620      	mov	r0, r4
}
 810072a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_ADC_ErrorCallback(hadc);
 810072e:	f008 bf2f 	b.w	8109590 <HAL_ADC_ErrorCallback>
 8100732:	bf00      	nop
 8100734:	0812a5bc 	.word	0x0812a5bc

08100738 <HAL_ADCEx_MultiModeStart_DBDMA>:
		uint32_t Length) {
 8100738:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 810073c:	4605      	mov	r5, r0
 810073e:	4691      	mov	r9, r2
 8100740:	b085      	sub	sp, #20
	__IO uint32_t counter = 0;
 8100742:	2000      	movs	r0, #0
	assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8100744:	69aa      	ldr	r2, [r5, #24]
		uint32_t Length) {
 8100746:	4688      	mov	r8, r1
 8100748:	461f      	mov	r7, r3
	__IO uint32_t counter = 0;
 810074a:	9003      	str	r0, [sp, #12]
	assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 810074c:	2a01      	cmp	r2, #1
 810074e:	d903      	bls.n	8100758 <HAL_ADCEx_MultiModeStart_DBDMA+0x20>
 8100750:	219b      	movs	r1, #155	; 0x9b
 8100752:	4845      	ldr	r0, [pc, #276]	; (8100868 <HAL_ADCEx_MultiModeStart_DBDMA+0x130>)
 8100754:	f005 f88c 	bl	8105870 <assert_failed>
	assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 8100758:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 810075a:	f033 5340 	bics.w	r3, r3, #805306368	; 0x30000000
 810075e:	d179      	bne.n	8100854 <HAL_ADCEx_MultiModeStart_DBDMA+0x11c>
	assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 8100760:	f895 3030 	ldrb.w	r3, [r5, #48]	; 0x30
 8100764:	2b01      	cmp	r3, #1
 8100766:	d903      	bls.n	8100770 <HAL_ADCEx_MultiModeStart_DBDMA+0x38>
 8100768:	219d      	movs	r1, #157	; 0x9d
 810076a:	483f      	ldr	r0, [pc, #252]	; (8100868 <HAL_ADCEx_MultiModeStart_DBDMA+0x130>)
 810076c:	f005 f880 	bl	8105870 <assert_failed>
	__HAL_LOCK(hadc);
 8100770:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 8100774:	2b01      	cmp	r3, #1
 8100776:	d072      	beq.n	810085e <HAL_ADCEx_MultiModeStart_DBDMA+0x126>
 8100778:	2301      	movs	r3, #1
	if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON) {
 810077a:	682e      	ldr	r6, [r5, #0]
	__HAL_LOCK(hadc);
 810077c:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
	if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON) {
 8100780:	68b3      	ldr	r3, [r6, #8]
 8100782:	07d9      	lsls	r1, r3, #31
 8100784:	d414      	bmi.n	81007b0 <HAL_ADCEx_MultiModeStart_DBDMA+0x78>
		counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8100786:	4b39      	ldr	r3, [pc, #228]	; (810086c <HAL_ADCEx_MultiModeStart_DBDMA+0x134>)
 8100788:	4a39      	ldr	r2, [pc, #228]	; (8100870 <HAL_ADCEx_MultiModeStart_DBDMA+0x138>)
 810078a:	681b      	ldr	r3, [r3, #0]
 810078c:	fba2 2303 	umull	r2, r3, r2, r3
		__HAL_ADC_ENABLE(hadc);
 8100790:	68b2      	ldr	r2, [r6, #8]
		counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8100792:	0c9b      	lsrs	r3, r3, #18
		__HAL_ADC_ENABLE(hadc);
 8100794:	f042 0201 	orr.w	r2, r2, #1
		counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8100798:	eb03 0343 	add.w	r3, r3, r3, lsl #1
		__HAL_ADC_ENABLE(hadc);
 810079c:	60b2      	str	r2, [r6, #8]
		counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 810079e:	9303      	str	r3, [sp, #12]
		while (counter != 0) {
 81007a0:	9b03      	ldr	r3, [sp, #12]
 81007a2:	b12b      	cbz	r3, 81007b0 <HAL_ADCEx_MultiModeStart_DBDMA+0x78>
			counter--;
 81007a4:	9c03      	ldr	r4, [sp, #12]
 81007a6:	3c01      	subs	r4, #1
 81007a8:	9403      	str	r4, [sp, #12]
		while (counter != 0) {
 81007aa:	9803      	ldr	r0, [sp, #12]
 81007ac:	2800      	cmp	r0, #0
 81007ae:	d1f9      	bne.n	81007a4 <HAL_ADCEx_MultiModeStart_DBDMA+0x6c>
	if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON)) {
 81007b0:	68b3      	ldr	r3, [r6, #8]
 81007b2:	07da      	lsls	r2, r3, #31
 81007b4:	d543      	bpl.n	810083e <HAL_ADCEx_MultiModeStart_DBDMA+0x106>
		ADC_STATE_CLR_SET(hadc->State,
 81007b6:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 81007b8:	4b2e      	ldr	r3, [pc, #184]	; (8100874 <HAL_ADCEx_MultiModeStart_DBDMA+0x13c>)
 81007ba:	4013      	ands	r3, r2
 81007bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 81007c0:	642b      	str	r3, [r5, #64]	; 0x40
		if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET) {
 81007c2:	6873      	ldr	r3, [r6, #4]
 81007c4:	055b      	lsls	r3, r3, #21
 81007c6:	d505      	bpl.n	81007d4 <HAL_ADCEx_MultiModeStart_DBDMA+0x9c>
			ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 81007c8:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 81007ca:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 81007ce:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 81007d2:	642b      	str	r3, [r5, #64]	; 0x40
		if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY)) {
 81007d4:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 81007d6:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
 81007da:	d039      	beq.n	8100850 <HAL_ADCEx_MultiModeStart_DBDMA+0x118>
			CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 81007dc:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 81007de:	f023 0306 	bic.w	r3, r3, #6
 81007e2:	646b      	str	r3, [r5, #68]	; 0x44
		hadc->DMA_Handle->XferCpltCallback = ADC_MultiModeDMAConvM0Cplt;
 81007e4:	6ba8      	ldr	r0, [r5, #56]	; 0x38
		__HAL_UNLOCK(hadc);
 81007e6:	2300      	movs	r3, #0
			ADC->CCR |= ADC_CCR_DDS;
 81007e8:	4a23      	ldr	r2, [pc, #140]	; (8100878 <HAL_ADCEx_MultiModeStart_DBDMA+0x140>)
		__HAL_UNLOCK(hadc);
 81007ea:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
		hadc->DMA_Handle->XferM1HalfCpltCallback = NULL;
 81007ee:	6483      	str	r3, [r0, #72]	; 0x48
		hadc->DMA_Handle->XferHalfCpltCallback = NULL;
 81007f0:	6403      	str	r3, [r0, #64]	; 0x40
		hadc->DMA_Handle->XferCpltCallback = ADC_MultiModeDMAConvM0Cplt;
 81007f2:	4b22      	ldr	r3, [pc, #136]	; (810087c <HAL_ADCEx_MultiModeStart_DBDMA+0x144>)
 81007f4:	63c3      	str	r3, [r0, #60]	; 0x3c
		hadc->DMA_Handle->XferM1CpltCallback = ADC_MultiModeDMAConvM1Cplt;
 81007f6:	4b22      	ldr	r3, [pc, #136]	; (8100880 <HAL_ADCEx_MultiModeStart_DBDMA+0x148>)
 81007f8:	6443      	str	r3, [r0, #68]	; 0x44
		hadc->DMA_Handle->XferErrorCallback = ADC_MultiModeDMAError;
 81007fa:	4b22      	ldr	r3, [pc, #136]	; (8100884 <HAL_ADCEx_MultiModeStart_DBDMA+0x14c>)
 81007fc:	64c3      	str	r3, [r0, #76]	; 0x4c
		__HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 81007fe:	f06f 0302 	mvn.w	r3, #2
 8100802:	6033      	str	r3, [r6, #0]
		__HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8100804:	6873      	ldr	r3, [r6, #4]
 8100806:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 810080a:	6073      	str	r3, [r6, #4]
		if (hadc->Init.DMAContinuousRequests != DISABLE) {
 810080c:	f895 3030 	ldrb.w	r3, [r5, #48]	; 0x30
 8100810:	b1cb      	cbz	r3, 8100846 <HAL_ADCEx_MultiModeStart_DBDMA+0x10e>
			ADC->CCR |= ADC_CCR_DDS;
 8100812:	6853      	ldr	r3, [r2, #4]
 8100814:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8100818:	6053      	str	r3, [r2, #4]
		HAL_DMAEx_MultiBufferStart_IT(hadc->DMA_Handle, (uint32_t) &ADC->CDR, (uint32_t) pData, (uint32_t) pData2,
 810081a:	464b      	mov	r3, r9
 810081c:	4642      	mov	r2, r8
 810081e:	491a      	ldr	r1, [pc, #104]	; (8100888 <HAL_ADCEx_MultiModeStart_DBDMA+0x150>)
 8100820:	9700      	str	r7, [sp, #0]
 8100822:	f009 fff7 	bl	810a814 <HAL_DMAEx_MultiBufferStart_IT>
		if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) {
 8100826:	682b      	ldr	r3, [r5, #0]
 8100828:	6898      	ldr	r0, [r3, #8]
 810082a:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 810082e:	d106      	bne.n	810083e <HAL_ADCEx_MultiModeStart_DBDMA+0x106>
			hadc->Instance->CR2 |= (uint32_t) ADC_CR2_SWSTART;
 8100830:	689a      	ldr	r2, [r3, #8]
 8100832:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8100836:	609a      	str	r2, [r3, #8]
}
 8100838:	b005      	add	sp, #20
 810083a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	return HAL_OK;
 810083e:	2000      	movs	r0, #0
}
 8100840:	b005      	add	sp, #20
 8100842:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			ADC->CCR &= ~ADC_CCR_DDS;
 8100846:	6853      	ldr	r3, [r2, #4]
 8100848:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 810084c:	6053      	str	r3, [r2, #4]
 810084e:	e7e4      	b.n	810081a <HAL_ADCEx_MultiModeStart_DBDMA+0xe2>
			ADC_CLEAR_ERRORCODE(hadc);
 8100850:	646b      	str	r3, [r5, #68]	; 0x44
 8100852:	e7c7      	b.n	81007e4 <HAL_ADCEx_MultiModeStart_DBDMA+0xac>
	assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 8100854:	219c      	movs	r1, #156	; 0x9c
 8100856:	4804      	ldr	r0, [pc, #16]	; (8100868 <HAL_ADCEx_MultiModeStart_DBDMA+0x130>)
 8100858:	f005 f80a 	bl	8105870 <assert_failed>
 810085c:	e780      	b.n	8100760 <HAL_ADCEx_MultiModeStart_DBDMA+0x28>
	__HAL_LOCK(hadc);
 810085e:	2002      	movs	r0, #2
}
 8100860:	b005      	add	sp, #20
 8100862:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8100866:	bf00      	nop
 8100868:	0812a5d4 	.word	0x0812a5d4
 810086c:	20000298 	.word	0x20000298
 8100870:	431bde83 	.word	0x431bde83
 8100874:	fffff8fe 	.word	0xfffff8fe
 8100878:	40012300 	.word	0x40012300
 810087c:	081006b5 	.word	0x081006b5
 8100880:	081006e5 	.word	0x081006e5
 8100884:	08100711 	.word	0x08100711
 8100888:	40012308 	.word	0x40012308

0810088c <ADC_Conv_complete>:
	if (dmabufno == 1) {		// second buffer is ready
 810088c:	4b7f      	ldr	r3, [pc, #508]	; (8100a8c <ADC_Conv_complete+0x200>)
	(*buf)[1] = (statuspkt.uid << 16) | (adcbatchid << 8) | (rtseconds << 2) | (adcbufnum++ & 3);// ADC completed packet counter (24 bits)
 810088e:	4a80      	ldr	r2, [pc, #512]	; (8100a90 <ADC_Conv_complete+0x204>)
	if (dmabufno == 1) {		// second buffer is ready
 8100890:	681b      	ldr	r3, [r3, #0]
	(*buf)[1] = (statuspkt.uid << 16) | (adcbatchid << 8) | (rtseconds << 2) | (adcbufnum++ & 3);// ADC completed packet counter (24 bits)
 8100892:	4980      	ldr	r1, [pc, #512]	; (8100a94 <ADC_Conv_complete+0x208>)
	if (dmabufno == 1) {		// second buffer is ready
 8100894:	2b01      	cmp	r3, #1
		buf = &((*pktbuf)[(UDPBUFSIZE / 4)]);
 8100896:	4b80      	ldr	r3, [pc, #512]	; (8100a98 <ADC_Conv_complete+0x20c>)
	(*buf)[1] = (statuspkt.uid << 16) | (adcbatchid << 8) | (rtseconds << 2) | (adcbufnum++ & 3);// ADC completed packet counter (24 bits)
 8100898:	4880      	ldr	r0, [pc, #512]	; (8100a9c <ADC_Conv_complete+0x210>)
ADC_Conv_complete() {
 810089a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		buf = &((*pktbuf)[(UDPBUFSIZE / 4)]);
 810089e:	681c      	ldr	r4, [r3, #0]
ADC_Conv_complete() {
 81008a0:	b087      	sub	sp, #28
	(*buf)[3] = timestamp;		// this may not get set until now
 81008a2:	4b7f      	ldr	r3, [pc, #508]	; (8100aa0 <ADC_Conv_complete+0x214>)
	(*buf)[1] = (statuspkt.uid << 16) | (adcbatchid << 8) | (rtseconds << 2) | (adcbufnum++ & 3);// ADC completed packet counter (24 bits)
 81008a4:	7815      	ldrb	r5, [r2, #0]
		buf = &((*pktbuf)[(UDPBUFSIZE / 4)]);
 81008a6:	bf08      	it	eq
 81008a8:	f504 64b8 	addeq.w	r4, r4, #1472	; 0x5c0
	(*buf)[3] = timestamp;		// this may not get set until now
 81008ac:	681b      	ldr	r3, [r3, #0]
	(*buf)[1] = (statuspkt.uid << 16) | (adcbatchid << 8) | (rtseconds << 2) | (adcbufnum++ & 3);// ADC completed packet counter (24 bits)
 81008ae:	f8b1 205c 	ldrh.w	r2, [r1, #92]	; 0x5c
	(*buf)[3] = timestamp;		// this may not get set until now
 81008b2:	60e3      	str	r3, [r4, #12]
	(*buf)[1] = (statuspkt.uid << 16) | (adcbatchid << 8) | (rtseconds << 2) | (adcbufnum++ & 3);// ADC completed packet counter (24 bits)
 81008b4:	022b      	lsls	r3, r5, #8
 81008b6:	9505      	str	r5, [sp, #20]
	(*buf)[2] = statuspkt.epochsecs; // statuspkt.NavPvt.iTOW;
 81008b8:	460d      	mov	r5, r1
	(*buf)[1] = (statuspkt.uid << 16) | (adcbatchid << 8) | (rtseconds << 2) | (adcbufnum++ & 3);// ADC completed packet counter (24 bits)
 81008ba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 81008be:	4a79      	ldr	r2, [pc, #484]	; (8100aa4 <ADC_Conv_complete+0x218>)
	(*buf)[2] = statuspkt.epochsecs; // statuspkt.NavPvt.iTOW;
 81008c0:	f8d1 108c 	ldr.w	r1, [r1, #140]	; 0x8c
	(*buf)[1] = (statuspkt.uid << 16) | (adcbatchid << 8) | (rtseconds << 2) | (adcbufnum++ & 3);// ADC completed packet counter (24 bits)
 81008c4:	7812      	ldrb	r2, [r2, #0]
	(*buf)[2] = statuspkt.epochsecs; // statuspkt.NavPvt.iTOW;
 81008c6:	60a1      	str	r1, [r4, #8]
	(*buf)[1] = (statuspkt.uid << 16) | (adcbatchid << 8) | (rtseconds << 2) | (adcbufnum++ & 3);// ADC completed packet counter (24 bits)
 81008c8:	ea43 0382 	orr.w	r3, r3, r2, lsl #2
 81008cc:	7802      	ldrb	r2, [r0, #0]
	if (sigsend) {		// oops overrun
 81008ce:	f8df 9224 	ldr.w	r9, [pc, #548]	; 8100af4 <ADC_Conv_complete+0x268>
	(*buf)[1] = (statuspkt.uid << 16) | (adcbatchid << 8) | (rtseconds << 2) | (adcbufnum++ & 3);// ADC completed packet counter (24 bits)
 81008d2:	f002 0103 	and.w	r1, r2, #3
 81008d6:	3201      	adds	r2, #1
 81008d8:	430b      	orrs	r3, r1
 81008da:	7002      	strb	r2, [r0, #0]
 81008dc:	6063      	str	r3, [r4, #4]
	if (sigsend) {		// oops overrun
 81008de:	f8d9 3000 	ldr.w	r3, [r9]
 81008e2:	b12b      	cbz	r3, 81008f0 <ADC_Conv_complete+0x64>
		statuspkt.adcudpover++;		// debug adc overruning the udp railgun
 81008e4:	6fab      	ldr	r3, [r5, #120]	; 0x78
 81008e6:	3301      	adds	r3, #1
 81008e8:	67ab      	str	r3, [r5, #120]	; 0x78
		sigsend = 0;		// cancel previous signal
 81008ea:	2300      	movs	r3, #0
 81008ec:	f8c9 3000 	str.w	r3, [r9]
	if (sigsuppress) {
 81008f0:	4b6d      	ldr	r3, [pc, #436]	; (8100aa8 <ADC_Conv_complete+0x21c>)
 81008f2:	681b      	ldr	r3, [r3, #0]
 81008f4:	2b00      	cmp	r3, #0
 81008f6:	d03c      	beq.n	8100972 <ADC_Conv_complete+0xe6>
		sigsend = 0;
 81008f8:	2300      	movs	r3, #0
 81008fa:	f8c9 3000 	str.w	r3, [r9]
	if (sigsend) {
 81008fe:	f8d9 3000 	ldr.w	r3, [r9]
 8100902:	2b00      	cmp	r3, #0
 8100904:	d02c      	beq.n	8100960 <ADC_Conv_complete+0xd4>
		if (sigprev == 0) {		// no trigger last time, so this is a new event
 8100906:	4b69      	ldr	r3, [pc, #420]	; (8100aac <ADC_Conv_complete+0x220>)
 8100908:	681a      	ldr	r2, [r3, #0]
 810090a:	2a00      	cmp	r2, #0
 810090c:	f000 809d 	beq.w	8100a4a <ADC_Conv_complete+0x1be>
		statuspkt.trigcount++;	//  no of triggered packets detected
 8100910:	4860      	ldr	r0, [pc, #384]	; (8100a94 <ADC_Conv_complete+0x208>)
		sigprev = 1;	// remember this trigger for next packet
 8100912:	2101      	movs	r1, #1
		statuspkt.trigcount++;	//  no of triggered packets detected
 8100914:	6fc2      	ldr	r2, [r0, #124]	; 0x7c
		sigprev = 1;	// remember this trigger for next packet
 8100916:	6019      	str	r1, [r3, #0]
		statuspkt.trigcount++;	//  no of triggered packets detected
 8100918:	440a      	add	r2, r1
		ledhang = 15;		// 15 x 10ms in Idle proc
 810091a:	4b65      	ldr	r3, [pc, #404]	; (8100ab0 <ADC_Conv_complete+0x224>)
 810091c:	210f      	movs	r1, #15
		statuspkt.trigcount++;	//  no of triggered packets detected
 810091e:	67c2      	str	r2, [r0, #124]	; 0x7c
		ledhang = 15;		// 15 x 10ms in Idle proc
 8100920:	6019      	str	r1, [r3, #0]
	if (++samplecnt == 2048) {		// 2k adc bufffers sampled approx 0.5 sec
 8100922:	4a64      	ldr	r2, [pc, #400]	; (8100ab4 <ADC_Conv_complete+0x228>)
 8100924:	6813      	ldr	r3, [r2, #0]
 8100926:	3301      	adds	r3, #1
 8100928:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 810092c:	6013      	str	r3, [r2, #0]
 810092e:	d10b      	bne.n	8100948 <ADC_Conv_complete+0xbc>
		globaladcavg = (adcbgbaseacc / (ADCBUFSIZE / 2)) >> 11;
 8100930:	4961      	ldr	r1, [pc, #388]	; (8100ab8 <ADC_Conv_complete+0x22c>)
		adcbgbaseacc = 0;
 8100932:	2000      	movs	r0, #0
		globaladcavg = (adcbgbaseacc / (ADCBUFSIZE / 2)) >> 11;
 8100934:	4d61      	ldr	r5, [pc, #388]	; (8100abc <ADC_Conv_complete+0x230>)
 8100936:	680b      	ldr	r3, [r1, #0]
		samplecnt = 0;
 8100938:	6010      	str	r0, [r2, #0]
		globaladcavg = (adcbgbaseacc / (ADCBUFSIZE / 2)) >> 11;
 810093a:	08db      	lsrs	r3, r3, #3
 810093c:	4c60      	ldr	r4, [pc, #384]	; (8100ac0 <ADC_Conv_complete+0x234>)
		adcbgbaseacc = 0;
 810093e:	6008      	str	r0, [r1, #0]
		globaladcavg = (adcbgbaseacc / (ADCBUFSIZE / 2)) >> 11;
 8100940:	fba5 2303 	umull	r2, r3, r5, r3
 8100944:	0b9b      	lsrs	r3, r3, #14
 8100946:	6023      	str	r3, [r4, #0]
	if (xTaskToNotify == NULL) {
 8100948:	4b5e      	ldr	r3, [pc, #376]	; (8100ac4 <ADC_Conv_complete+0x238>)
 810094a:	681a      	ldr	r2, [r3, #0]
 810094c:	2a00      	cmp	r2, #0
 810094e:	f000 8097 	beq.w	8100a80 <ADC_Conv_complete+0x1f4>
	} else if (sigsend) {
 8100952:	f8d9 2000 	ldr.w	r2, [r9]
 8100956:	2a00      	cmp	r2, #0
 8100958:	d17c      	bne.n	8100a54 <ADC_Conv_complete+0x1c8>
}
 810095a:	b007      	add	sp, #28
 810095c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (sigprev) {		// but there was a trigger the last packet
 8100960:	4b52      	ldr	r3, [pc, #328]	; (8100aac <ADC_Conv_complete+0x220>)
 8100962:	681a      	ldr	r2, [r3, #0]
 8100964:	b112      	cbz	r2, 810096c <ADC_Conv_complete+0xe0>
			sendendstatus = 1;		// so tell udpstream to send the end of sequence status packet
 8100966:	4a58      	ldr	r2, [pc, #352]	; (8100ac8 <ADC_Conv_complete+0x23c>)
 8100968:	2101      	movs	r1, #1
 810096a:	7011      	strb	r1, [r2, #0]
		sigprev = 0;
 810096c:	2200      	movs	r2, #0
 810096e:	601a      	str	r2, [r3, #0]
 8100970:	e7d7      	b.n	8100922 <ADC_Conv_complete+0x96>
			if ((abs(meanwindiff) + pretrigthresh) > (lastmeanwindiff + trigthresh)) {
 8100972:	469c      	mov	ip, r3
 8100974:	4b55      	ldr	r3, [pc, #340]	; (8100acc <ADC_Conv_complete+0x240>)
 8100976:	340e      	adds	r4, #14
 8100978:	f8df 817c 	ldr.w	r8, [pc, #380]	; 8100af8 <ADC_Conv_complete+0x26c>
 810097c:	881b      	ldrh	r3, [r3, #0]
 810097e:	4f54      	ldr	r7, [pc, #336]	; (8100ad0 <ADC_Conv_complete+0x244>)
 8100980:	9302      	str	r3, [sp, #8]
 8100982:	4b54      	ldr	r3, [pc, #336]	; (8100ad4 <ADC_Conv_complete+0x248>)
 8100984:	f8cd c010 	str.w	ip, [sp, #16]
 8100988:	881b      	ldrh	r3, [r3, #0]
				pretrigcnt++;
 810098a:	9400      	str	r4, [sp, #0]
			if ((abs(meanwindiff) + pretrigthresh) > (lastmeanwindiff + trigthresh)) {
 810098c:	9303      	str	r3, [sp, #12]
 810098e:	4b4a      	ldr	r3, [pc, #296]	; (8100ab8 <ADC_Conv_complete+0x22c>)
 8100990:	681d      	ldr	r5, [r3, #0]
 8100992:	4b51      	ldr	r3, [pc, #324]	; (8100ad8 <ADC_Conv_complete+0x24c>)
 8100994:	6818      	ldr	r0, [r3, #0]
 8100996:	4b51      	ldr	r3, [pc, #324]	; (8100adc <ADC_Conv_complete+0x250>)
 8100998:	681a      	ldr	r2, [r3, #0]
 810099a:	4b51      	ldr	r3, [pc, #324]	; (8100ae0 <ADC_Conv_complete+0x254>)
 810099c:	f9b3 1000 	ldrsh.w	r1, [r3]
 81009a0:	4b50      	ldr	r3, [pc, #320]	; (8100ae4 <ADC_Conv_complete+0x258>)
 81009a2:	681b      	ldr	r3, [r3, #0]
 81009a4:	9301      	str	r3, [sp, #4]
			lastmeanwindiff = abs(meanwindiff);
 81009a6:	2900      	cmp	r1, #0
			thissamp = (*adcbuf16)[i];
 81009a8:	9c00      	ldr	r4, [sp, #0]
			wmeanacc = wmeanacc + thissamp - lastsamp[j];		// window mean acc
 81009aa:	f00c 0a1f 	and.w	sl, ip, #31
			if (sigsend)
 81009ae:	f8d9 b000 	ldr.w	fp, [r9]
			lastmeanwindiff = abs(meanwindiff);
 81009b2:	bfb8      	it	lt
 81009b4:	4249      	neglt	r1, r1
			thissamp = (*adcbuf16)[i];
 81009b6:	f834 3f02 	ldrh.w	r3, [r4, #2]!
		for (i = 0; i < (ADCBUFSIZE >> 1); i++) {	// 2 // scan the buffer content
 81009ba:	f10c 0c01 	add.w	ip, ip, #1
			lastmeanwindiff = abs(meanwindiff);
 81009be:	b28e      	uxth	r6, r1
			if ((abs(meanwindiff) + pretrigthresh) > (lastmeanwindiff + trigthresh)) {
 81009c0:	9903      	ldr	r1, [sp, #12]
			wmeanacc = wmeanacc + thissamp - lastsamp[j];		// window mean acc
 81009c2:	4418      	add	r0, r3
			adcbgbaseacc += thissamp; // accumulator used to find avg level of signal over long time (for base)
 81009c4:	441d      	add	r5, r3
			if ((abs(meanwindiff) + pretrigthresh) > (lastmeanwindiff + trigthresh)) {
 81009c6:	eb06 0e01 	add.w	lr, r6, r1
			wmeanacc = wmeanacc + thissamp - lastsamp[j];		// window mean acc
 81009ca:	f838 101a 	ldrh.w	r1, [r8, sl, lsl #1]
			lastsamp[j] = thissamp;			// save last samples
 81009ce:	f828 301a 	strh.w	r3, [r8, sl, lsl #1]
			wmeanacc = wmeanacc + thissamp - lastsamp[j];		// window mean acc
 81009d2:	1a40      	subs	r0, r0, r1
			wdacc = wdacc - windiff[j] + thiswindiff; // difference accumulator for WINSIZE samples
 81009d4:	f857 102a 	ldr.w	r1, [r7, sl, lsl #2]
			thissamp = (*adcbuf16)[i];
 81009d8:	9400      	str	r4, [sp, #0]
			wdacc = wdacc - windiff[j] + thiswindiff; // difference accumulator for WINSIZE samples
 81009da:	1a52      	subs	r2, r2, r1
			thiswindiff = abs(thissamp - winmean);			// find difference from window mean
 81009dc:	f340 114f 	sbfx	r1, r0, #5, #16
			if ((abs(meanwindiff) + pretrigthresh) > (lastmeanwindiff + trigthresh)) {
 81009e0:	9c02      	ldr	r4, [sp, #8]
			thiswindiff = abs(thissamp - winmean);			// find difference from window mean
 81009e2:	1a5b      	subs	r3, r3, r1
 81009e4:	2b00      	cmp	r3, #0
 81009e6:	bfb8      	it	lt
 81009e8:	425b      	neglt	r3, r3
			wdacc = wdacc - windiff[j] + thiswindiff; // difference accumulator for WINSIZE samples
 81009ea:	441a      	add	r2, r3
			meanwindiff = wdacc >> (WINSHIFT); // sliding mean of window differences
 81009ec:	f342 114f 	sbfx	r1, r2, #5, #16
			if ((abs(meanwindiff) + pretrigthresh) > (lastmeanwindiff + trigthresh)) {
 81009f0:	ea81 73e1 	eor.w	r3, r1, r1, asr #31
			windiff[j] = meanwindiff;	// store latest window mean of differences
 81009f4:	f847 102a 	str.w	r1, [r7, sl, lsl #2]
			if ((abs(meanwindiff) + pretrigthresh) > (lastmeanwindiff + trigthresh)) {
 81009f8:	eba3 73e1 	sub.w	r3, r3, r1, asr #31
 81009fc:	b29b      	uxth	r3, r3
 81009fe:	eb03 0a04 	add.w	sl, r3, r4
 8100a02:	45f2      	cmp	sl, lr
 8100a04:	dd04      	ble.n	8100a10 <ADC_Conv_complete+0x184>
				pretrigcnt++;
 8100a06:	9c01      	ldr	r4, [sp, #4]
 8100a08:	3401      	adds	r4, #1
 8100a0a:	9401      	str	r4, [sp, #4]
 8100a0c:	2401      	movs	r4, #1
 8100a0e:	9404      	str	r4, [sp, #16]
			if (abs(meanwindiff) > (lastmeanwindiff + trigthresh)) { // if new mean diff > last mean diff +1
 8100a10:	4573      	cmp	r3, lr
 8100a12:	dd05      	ble.n	8100a20 <ADC_Conv_complete+0x194>
 8100a14:	f1bb 0f00 	cmp.w	fp, #0
 8100a18:	d102      	bne.n	8100a20 <ADC_Conv_complete+0x194>
				sigsend = 1; // the real trigger
 8100a1a:	2301      	movs	r3, #1
 8100a1c:	f8c9 3000 	str.w	r3, [r9]
		for (i = 0; i < (ADCBUFSIZE >> 1); i++) {	// 2 // scan the buffer content
 8100a20:	f5bc 7f36 	cmp.w	ip, #728	; 0x2d8
 8100a24:	d1bf      	bne.n	81009a6 <ADC_Conv_complete+0x11a>
 8100a26:	4b24      	ldr	r3, [pc, #144]	; (8100ab8 <ADC_Conv_complete+0x22c>)
 8100a28:	601d      	str	r5, [r3, #0]
 8100a2a:	4b2b      	ldr	r3, [pc, #172]	; (8100ad8 <ADC_Conv_complete+0x24c>)
 8100a2c:	6018      	str	r0, [r3, #0]
 8100a2e:	4b2b      	ldr	r3, [pc, #172]	; (8100adc <ADC_Conv_complete+0x250>)
 8100a30:	601a      	str	r2, [r3, #0]
 8100a32:	4b2b      	ldr	r3, [pc, #172]	; (8100ae0 <ADC_Conv_complete+0x254>)
 8100a34:	8019      	strh	r1, [r3, #0]
 8100a36:	4b2c      	ldr	r3, [pc, #176]	; (8100ae8 <ADC_Conv_complete+0x25c>)
 8100a38:	801e      	strh	r6, [r3, #0]
 8100a3a:	9b04      	ldr	r3, [sp, #16]
 8100a3c:	2b00      	cmp	r3, #0
 8100a3e:	f43f af5e 	beq.w	81008fe <ADC_Conv_complete+0x72>
 8100a42:	4b28      	ldr	r3, [pc, #160]	; (8100ae4 <ADC_Conv_complete+0x258>)
 8100a44:	9a01      	ldr	r2, [sp, #4]
 8100a46:	601a      	str	r2, [r3, #0]
 8100a48:	e759      	b.n	81008fe <ADC_Conv_complete+0x72>
			++adcbatchid; // start a new adc batch number
 8100a4a:	9a05      	ldr	r2, [sp, #20]
 8100a4c:	4910      	ldr	r1, [pc, #64]	; (8100a90 <ADC_Conv_complete+0x204>)
 8100a4e:	3201      	adds	r2, #1
 8100a50:	700a      	strb	r2, [r1, #0]
 8100a52:	e75d      	b.n	8100910 <ADC_Conv_complete+0x84>
		vTaskNotifyGiveFromISR(xTaskToNotify, &xHigherPriorityTaskWoken);
 8100a54:	4c25      	ldr	r4, [pc, #148]	; (8100aec <ADC_Conv_complete+0x260>)
 8100a56:	6818      	ldr	r0, [r3, #0]
 8100a58:	4621      	mov	r1, r4
 8100a5a:	f017 fac5 	bl	8117fe8 <vTaskNotifyGiveFromISR>
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8100a5e:	6823      	ldr	r3, [r4, #0]
 8100a60:	2b00      	cmp	r3, #0
 8100a62:	f43f af7a 	beq.w	810095a <ADC_Conv_complete+0xce>
 8100a66:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8100a6a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8100a6e:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8100a72:	f3bf 8f4f 	dsb	sy
 8100a76:	f3bf 8f6f 	isb	sy
}
 8100a7a:	b007      	add	sp, #28
 8100a7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		printf("Notify task null\n");
 8100a80:	481b      	ldr	r0, [pc, #108]	; (8100af0 <ADC_Conv_complete+0x264>)
}
 8100a82:	b007      	add	sp, #28
 8100a84:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		printf("Notify task null\n");
 8100a88:	f025 bcf0 	b.w	812646c <puts>
 8100a8c:	20000708 	.word	0x20000708
 8100a90:	200006f4 	.word	0x200006f4
 8100a94:	2000300c 	.word	0x2000300c
 8100a98:	20000764 	.word	0x20000764
 8100a9c:	20000704 	.word	0x20000704
 8100aa0:	20000788 	.word	0x20000788
 8100aa4:	2000076c 	.word	0x2000076c
 8100aa8:	20000780 	.word	0x20000780
 8100aac:	20000778 	.word	0x20000778
 8100ab0:	2000075c 	.word	0x2000075c
 8100ab4:	20000770 	.word	0x20000770
 8100ab8:	200006f8 	.word	0x200006f8
 8100abc:	16816817 	.word	0x16816817
 8100ac0:	2000070c 	.word	0x2000070c
 8100ac4:	20000818 	.word	0x20000818
 8100ac8:	20000774 	.word	0x20000774
 8100acc:	20000000 	.word	0x20000000
 8100ad0:	20000790 	.word	0x20000790
 8100ad4:	20000002 	.word	0x20000002
 8100ad8:	20000810 	.word	0x20000810
 8100adc:	2000078c 	.word	0x2000078c
 8100ae0:	20000760 	.word	0x20000760
 8100ae4:	20000768 	.word	0x20000768
 8100ae8:	20000718 	.word	0x20000718
 8100aec:	20000814 	.word	0x20000814
 8100af0:	0812a5ec 	.word	0x0812a5ec
 8100af4:	2000077c 	.word	0x2000077c
 8100af8:	2000071c 	.word	0x2000071c

08100afc <startadc>:

void startadc() {
 8100afc:	b538      	push	{r3, r4, r5, lr}
	int i, lastbuf = 0;
//	uint16_t *adcbufdum1, *adcbufdum2;		// debug
//	adcbufdum1 = pvPortMalloc(UDPBUFSIZE);	//  dummy buffer
//	adcbufdum2 = pvPortMalloc(UDPBUFSIZE);	//  dummy buffer

	statuspkt.clktrim = 108000000;
 8100afe:	492b      	ldr	r1, [pc, #172]	; (8100bac <startadc+0xb0>)
	statuspkt.adcpktssent = 0;
 8100b00:	2200      	movs	r2, #0
	statuspkt.clktrim = 108000000;
 8100b02:	4b2b      	ldr	r3, [pc, #172]	; (8100bb0 <startadc+0xb4>)

	printf("Starting ADC DMA\n");
 8100b04:	482b      	ldr	r0, [pc, #172]	; (8100bb4 <startadc+0xb8>)
	statuspkt.clktrim = 108000000;
 8100b06:	6599      	str	r1, [r3, #88]	; 0x58
	osDelay(100);
// get some heap for the ADC stream DMA buffer 1
	pktbuf = pvPortMalloc(UDPBUFSIZE * 2);	// two buffers concatenated
 8100b08:	4d2b      	ldr	r5, [pc, #172]	; (8100bb8 <startadc+0xbc>)
	statuspkt.adcpktssent = 0;
 8100b0a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
	printf("Starting ADC DMA\n");
 8100b0e:	f025 fcad 	bl	812646c <puts>
	osDelay(100);
 8100b12:	2064      	movs	r0, #100	; 0x64
 8100b14:	f015 fc72 	bl	81163fc <osDelay>
	pktbuf = pvPortMalloc(UDPBUFSIZE * 2);	// two buffers concatenated
 8100b18:	f44f 6038 	mov.w	r0, #2944	; 0xb80
 8100b1c:	f017 ff54 	bl	81189c8 <pvPortMalloc>
 8100b20:	6028      	str	r0, [r5, #0]
	if (pktbuf == NULL) {
 8100b22:	2800      	cmp	r0, #0
 8100b24:	d03d      	beq.n	8100ba2 <startadc+0xa6>
		printf("pvPortMalloc returned nil for pktbuf\n");
		for (;;)
			;
	}
	if (((uint32_t) pktbuf & 3) > 0) {
 8100b26:	0783      	lsls	r3, r0, #30
 8100b28:	4604      	mov	r4, r0
 8100b2a:	d128      	bne.n	8100b7e <startadc+0x82>

//	printf("(&(*pktbuf)[0])=0x%x ", &((*pktbuf)[0]));
//	printf("(&(*pktbuf)[UDPBUFSIZE / 4])=0x%x\n", &((*pktbuf)[UDPBUFSIZE / 4]));

	for (i = 0; i < UDPBUFSIZE / 4; i++) {	// fill buffers, 4 bytes at a time
		(*pktbuf)[i] = 0x55555555;
 8100b2c:	f44f 62b8 	mov.w	r2, #1472	; 0x5c0
 8100b30:	2155      	movs	r1, #85	; 0x55
 8100b32:	4620      	mov	r0, r4
 8100b34:	f024 fc60 	bl	81253f8 <memset>
	}
	for (i = UDPBUFSIZE / 4; i < UDPBUFSIZE / 2; i++) {	// fill buffers, 4 bytes at a time
		(*pktbuf)[i] = 0xaaaaaaaa;
 8100b38:	f44f 62b8 	mov.w	r2, #1472	; 0x5c0
 8100b3c:	21aa      	movs	r1, #170	; 0xaa
 8100b3e:	18a0      	adds	r0, r4, r2
 8100b40:	f024 fc5a 	bl	81253f8 <memset>
	}

	adcbuf1 = &(*pktbuf)[ADCBUFHEAD / 4];	// leave room in start of first buffer
	adcbuf2 = &(*pktbuf)[(ADCBUFHEAD / 4) + (ADCBUFSIZE / 4) + (ADCBUFHEAD / 4)];	// leave room in start of 2nd buffer
 8100b44:	f504 62ba 	add.w	r2, r4, #1488	; 0x5d0
 8100b48:	481c      	ldr	r0, [pc, #112]	; (8100bbc <startadc+0xc0>)
	adcbuf1 = &(*pktbuf)[ADCBUFHEAD / 4];	// leave room in start of first buffer
 8100b4a:	f104 0110 	add.w	r1, r4, #16
 8100b4e:	4c1c      	ldr	r4, [pc, #112]	; (8100bc0 <startadc+0xc4>)

	adcstat = HAL_ADCEx_MultiModeStart_DBDMA(&hadc1, adcbuf1, adcbuf2, (ADCBUFSIZE / 2));	// len in 16bit words
 8100b50:	f44f 7336 	mov.w	r3, #728	; 0x2d8
	adcbuf2 = &(*pktbuf)[(ADCBUFHEAD / 4) + (ADCBUFSIZE / 4) + (ADCBUFHEAD / 4)];	// leave room in start of 2nd buffer
 8100b54:	6002      	str	r2, [r0, #0]
	adcstat = HAL_ADCEx_MultiModeStart_DBDMA(&hadc1, adcbuf1, adcbuf2, (ADCBUFSIZE / 2));	// len in 16bit words
 8100b56:	481b      	ldr	r0, [pc, #108]	; (8100bc4 <startadc+0xc8>)
	adcbuf1 = &(*pktbuf)[ADCBUFHEAD / 4];	// leave room in start of first buffer
 8100b58:	6021      	str	r1, [r4, #0]
	adcstat = HAL_ADCEx_MultiModeStart_DBDMA(&hadc1, adcbuf1, adcbuf2, (ADCBUFSIZE / 2));	// len in 16bit words
 8100b5a:	f7ff fded 	bl	8100738 <HAL_ADCEx_MultiModeStart_DBDMA>
 8100b5e:	4b1a      	ldr	r3, [pc, #104]	; (8100bc8 <startadc+0xcc>)
 8100b60:	4602      	mov	r2, r0

//	adcstat = HAL_ADCEx_MultiModeStart_DBDMA(&hadc1, adcbufdum1, adcbufdum2, (ADCBUFSIZE / 4));		// DEBUG
//		printf("ADC_MM_Start returned %u\r\n", adcstat);

	if (HAL_ADC_Start(&hadc3) != HAL_OK)
 8100b62:	481a      	ldr	r0, [pc, #104]	; (8100bcc <startadc+0xd0>)
	adcstat = HAL_ADCEx_MultiModeStart_DBDMA(&hadc1, adcbuf1, adcbuf2, (ADCBUFSIZE / 2));	// len in 16bit words
 8100b64:	701a      	strb	r2, [r3, #0]
	if (HAL_ADC_Start(&hadc3) != HAL_OK)
 8100b66:	f008 fc65 	bl	8109434 <HAL_ADC_Start>
 8100b6a:	b9b0      	cbnz	r0, 8100b9a <startadc+0x9e>
		printf("ADC3 failed start\r\n");
	if (HAL_ADC_Start(&hadc2) != HAL_OK)
 8100b6c:	4818      	ldr	r0, [pc, #96]	; (8100bd0 <startadc+0xd4>)
 8100b6e:	f008 fc61 	bl	8109434 <HAL_ADC_Start>
 8100b72:	b970      	cbnz	r0, 8100b92 <startadc+0x96>
		printf("ADC2 failed start\r\n");
	if (HAL_ADC_Start(&hadc1) != HAL_OK)
 8100b74:	4813      	ldr	r0, [pc, #76]	; (8100bc4 <startadc+0xc8>)
 8100b76:	f008 fc5d 	bl	8109434 <HAL_ADC_Start>
 8100b7a:	b928      	cbnz	r0, 8100b88 <startadc+0x8c>
//			HAL_GPIO_WritePin(GPIOB, LD3_Pin, GPIO_PIN_SET);		// red led on

			//	myhexDump ("INITBUFF1---------------------------------------", *adcbuf1, ADCBUFLEN*2);
		}
#endif
}
 8100b7c:	bd38      	pop	{r3, r4, r5, pc}
		printf("******** pvPortMalloc not on word boundary *********\n");
 8100b7e:	4815      	ldr	r0, [pc, #84]	; (8100bd4 <startadc+0xd8>)
 8100b80:	f025 fc74 	bl	812646c <puts>
		(*pktbuf)[i] = 0x55555555;
 8100b84:	682c      	ldr	r4, [r5, #0]
 8100b86:	e7d1      	b.n	8100b2c <startadc+0x30>
		printf("ADC1 failed start\r\n");
 8100b88:	4813      	ldr	r0, [pc, #76]	; (8100bd8 <startadc+0xdc>)
}
 8100b8a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		printf("ADC1 failed start\r\n");
 8100b8e:	f025 bc6d 	b.w	812646c <puts>
		printf("ADC2 failed start\r\n");
 8100b92:	4812      	ldr	r0, [pc, #72]	; (8100bdc <startadc+0xe0>)
 8100b94:	f025 fc6a 	bl	812646c <puts>
 8100b98:	e7ec      	b.n	8100b74 <startadc+0x78>
		printf("ADC3 failed start\r\n");
 8100b9a:	4811      	ldr	r0, [pc, #68]	; (8100be0 <startadc+0xe4>)
 8100b9c:	f025 fc66 	bl	812646c <puts>
 8100ba0:	e7e4      	b.n	8100b6c <startadc+0x70>
		printf("pvPortMalloc returned nil for pktbuf\n");
 8100ba2:	4810      	ldr	r0, [pc, #64]	; (8100be4 <startadc+0xe8>)
 8100ba4:	f025 fc62 	bl	812646c <puts>
		for (;;)
 8100ba8:	e7fe      	b.n	8100ba8 <startadc+0xac>
 8100baa:	bf00      	nop
 8100bac:	066ff300 	.word	0x066ff300
 8100bb0:	2000300c 	.word	0x2000300c
 8100bb4:	0812a600 	.word	0x0812a600
 8100bb8:	20000764 	.word	0x20000764
 8100bbc:	20000700 	.word	0x20000700
 8100bc0:	200006fc 	.word	0x200006fc
 8100bc4:	2000216c 	.word	0x2000216c
 8100bc8:	20000705 	.word	0x20000705
 8100bcc:	200021fc 	.word	0x200021fc
 8100bd0:	200021b4 	.word	0x200021b4
 8100bd4:	0812a63c 	.word	0x0812a63c
 8100bd8:	0812a69c 	.word	0x0812a69c
 8100bdc:	0812a688 	.word	0x0812a688
 8100be0:	0812a674 	.word	0x0812a674
 8100be4:	0812a614 	.word	0x0812a614

08100be8 <xcrc32>:
@end deftypefn
*/

unsigned int
xcrc32 (const unsigned char *buf, int len, unsigned int init)
{
 8100be8:	4684      	mov	ip, r0
  unsigned int crc = init;
  while (len--)
 8100bea:	b169      	cbz	r1, 8100c08 <xcrc32+0x20>
 8100bec:	4401      	add	r1, r0
  unsigned int crc = init;
 8100bee:	4610      	mov	r0, r2
 8100bf0:	4a06      	ldr	r2, [pc, #24]	; (8100c0c <xcrc32+0x24>)
    {
      crc = (crc << 8) ^ crc32_table[((crc >> 24) ^ *buf) & 255];
 8100bf2:	f81c 3b01 	ldrb.w	r3, [ip], #1
 8100bf6:	ea83 6310 	eor.w	r3, r3, r0, lsr #24
  while (len--)
 8100bfa:	458c      	cmp	ip, r1
      crc = (crc << 8) ^ crc32_table[((crc >> 24) ^ *buf) & 255];
 8100bfc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8100c00:	ea83 2000 	eor.w	r0, r3, r0, lsl #8
  while (len--)
 8100c04:	d1f5      	bne.n	8100bf2 <xcrc32+0xa>
 8100c06:	4770      	bx	lr
  unsigned int crc = init;
 8100c08:	4610      	mov	r0, r2
      buf++;
    }
  return crc;
}
 8100c0a:	4770      	bx	lr
 8100c0c:	0812a6b0 	.word	0x0812a6b0

08100c10 <stampboot>:
		return (0);
	}
}

// make sure the boot vector points to this running program
void stampboot() {
 8100c10:	b500      	push	{lr}
 8100c12:	b089      	sub	sp, #36	; 0x24
	HAL_StatusTypeDef res;
	FLASH_OBProgramInitTypeDef OBInitStruct;
	uint32_t *newadd, options, addr;

	HAL_FLASHEx_OBGetConfig(&OBInitStruct);
 8100c14:	4668      	mov	r0, sp
 8100c16:	f00b fc89 	bl	810c52c <HAL_FLASHEx_OBGetConfig>

	addr = (uint32_t) stampboot & LOADER_BASE_MEM2; 	// where are we running this code?
 8100c1a:	4b1c      	ldr	r3, [pc, #112]	; (8100c8c <stampboot+0x7c>)
 8100c1c:	f003 6301 	and.w	r3, r3, #135266304	; 0x8100000
	newadd = (addr == LOADER_BASE_MEM1) ? 0x2000 : 0x2040;
 8100c20:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000

	if (OBInitStruct.BootAddr0 != newadd) {
 8100c24:	9b06      	ldr	r3, [sp, #24]
	newadd = (addr == LOADER_BASE_MEM1) ? 0x2000 : 0x2040;
 8100c26:	d01b      	beq.n	8100c60 <stampboot+0x50>
	if (OBInitStruct.BootAddr0 != newadd) {
 8100c28:	f5b3 5f01 	cmp.w	r3, #8256	; 0x2040
 8100c2c:	d015      	beq.n	8100c5a <stampboot+0x4a>
		HAL_FLASH_OB_Unlock();
 8100c2e:	f00b fa99 	bl	810c164 <HAL_FLASH_OB_Unlock>

		OBInitStruct.BootAddr0 = newadd;	// stamp the running boot address
 8100c32:	f44f 5301 	mov.w	r3, #8256	; 0x2040
		OBInitStruct.BootAddr1 = (OBInitStruct.BootAddr0 == 0x2000) ? 0x2040 : 0x2000;// flip alternate (this is only used if boot pin inverted)
 8100c36:	f44f 5200 	mov.w	r2, #8192	; 0x2000
		OBInitStruct.BootAddr0 = newadd;	// stamp the running boot address
 8100c3a:	9306      	str	r3, [sp, #24]

		OBInitStruct.USERConfig |= FLASH_OPTCR_nDBOOT;		// disable mirrored flash dual boot
		OBInitStruct.USERConfig |= FLASH_OPTCR_nDBANK;
 8100c3c:	9b05      	ldr	r3, [sp, #20]

		res = HAL_FLASHEx_OBProgram(&OBInitStruct);
 8100c3e:	4668      	mov	r0, sp
		OBInitStruct.BootAddr1 = (OBInitStruct.BootAddr0 == 0x2000) ? 0x2040 : 0x2000;// flip alternate (this is only used if boot pin inverted)
 8100c40:	9207      	str	r2, [sp, #28]
		OBInitStruct.USERConfig |= FLASH_OPTCR_nDBANK;
 8100c42:	f043 5340 	orr.w	r3, r3, #805306368	; 0x30000000
 8100c46:	9305      	str	r3, [sp, #20]
		res = HAL_FLASHEx_OBProgram(&OBInitStruct);
 8100c48:	f00b fb98 	bl	810c37c <HAL_FLASHEx_OBProgram>
		if (res != HAL_OK) {
 8100c4c:	b9c0      	cbnz	r0, 8100c80 <stampboot+0x70>
			printf("stampboot: failed to OBProgram %d\n", res);
		}

		res = HAL_FLASH_OB_Launch();
 8100c4e:	f00b faa5 	bl	810c19c <HAL_FLASH_OB_Launch>
		if (res != HAL_OK) {
 8100c52:	b980      	cbnz	r0, 8100c76 <stampboot+0x66>
			printf("stampboot: failed to OBLaunch %d\n", res);
		}
		printf(".......re-stamped boot vector.......\n");
 8100c54:	480e      	ldr	r0, [pc, #56]	; (8100c90 <stampboot+0x80>)
 8100c56:	f025 fc09 	bl	812646c <puts>
	}
}
 8100c5a:	b009      	add	sp, #36	; 0x24
 8100c5c:	f85d fb04 	ldr.w	pc, [sp], #4
	if (OBInitStruct.BootAddr0 != newadd) {
 8100c60:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8100c64:	d0f9      	beq.n	8100c5a <stampboot+0x4a>
		HAL_FLASH_OB_Unlock();
 8100c66:	f00b fa7d 	bl	810c164 <HAL_FLASH_OB_Unlock>
		OBInitStruct.BootAddr0 = newadd;	// stamp the running boot address
 8100c6a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
		OBInitStruct.BootAddr1 = (OBInitStruct.BootAddr0 == 0x2000) ? 0x2040 : 0x2000;// flip alternate (this is only used if boot pin inverted)
 8100c6e:	f44f 5201 	mov.w	r2, #8256	; 0x2040
		OBInitStruct.BootAddr0 = newadd;	// stamp the running boot address
 8100c72:	9306      	str	r3, [sp, #24]
		OBInitStruct.BootAddr1 = (OBInitStruct.BootAddr0 == 0x2000) ? 0x2040 : 0x2000;// flip alternate (this is only used if boot pin inverted)
 8100c74:	e7e2      	b.n	8100c3c <stampboot+0x2c>
			printf("stampboot: failed to OBLaunch %d\n", res);
 8100c76:	4601      	mov	r1, r0
 8100c78:	4806      	ldr	r0, [pc, #24]	; (8100c94 <stampboot+0x84>)
 8100c7a:	f025 fb5b 	bl	8126334 <iprintf>
 8100c7e:	e7e9      	b.n	8100c54 <stampboot+0x44>
			printf("stampboot: failed to OBProgram %d\n", res);
 8100c80:	4601      	mov	r1, r0
 8100c82:	4805      	ldr	r0, [pc, #20]	; (8100c98 <stampboot+0x88>)
 8100c84:	f025 fb56 	bl	8126334 <iprintf>
 8100c88:	e7e1      	b.n	8100c4e <stampboot+0x3e>
 8100c8a:	bf00      	nop
 8100c8c:	08100c11 	.word	0x08100c11
 8100c90:	0812aaf8 	.word	0x0812aaf8
 8100c94:	0812aad4 	.word	0x0812aad4
 8100c98:	0812aab0 	.word	0x0812aab0

08100c9c <printflasherr>:
void printflasherr() {
 8100c9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		printf("Flash operation failed: %s error\n", msg);
 8100c9e:	4d1e      	ldr	r5, [pc, #120]	; (8100d18 <printflasherr+0x7c>)
		msg = "Programming alignment";
 8100ca0:	4f1e      	ldr	r7, [pc, #120]	; (8100d1c <printflasherr+0x80>)
		msg = "Erasing Sequence";
 8100ca2:	4e1f      	ldr	r6, [pc, #124]	; (8100d20 <printflasherr+0x84>)
	err = HAL_FLASH_GetError();
 8100ca4:	f00b faa8 	bl	810c1f8 <HAL_FLASH_GetError>
	switch (err) {
 8100ca8:	1e83      	subs	r3, r0, #2
	err = HAL_FLASH_GetError();
 8100caa:	4604      	mov	r4, r0
	switch (err) {
 8100cac:	2b1e      	cmp	r3, #30
 8100cae:	d811      	bhi.n	8100cd4 <printflasherr+0x38>
 8100cb0:	e8df f003 	tbb	[pc, r3]
 8100cb4:	102f102b 	.word	0x102f102b
 8100cb8:	102d1010 	.word	0x102d1010
 8100cbc:	10101010 	.word	0x10101010
 8100cc0:	10291010 	.word	0x10291010
 8100cc4:	10101010 	.word	0x10101010
 8100cc8:	10101010 	.word	0x10101010
 8100ccc:	10101010 	.word	0x10101010
 8100cd0:	1010      	.short	0x1010
 8100cd2:	1d          	.byte	0x1d
 8100cd3:	00          	.byte	0x00
		sprintf(msg, "Unknown err 0x%0x", err);
 8100cd4:	4602      	mov	r2, r0
 8100cd6:	4913      	ldr	r1, [pc, #76]	; (8100d24 <printflasherr+0x88>)
 8100cd8:	2000      	movs	r0, #0
 8100cda:	f025 fd15 	bl	8126708 <siprintf>
		printf("Flash failed Unknown err 0x%0x\n", err);
 8100cde:	4621      	mov	r1, r4
 8100ce0:	4811      	ldr	r0, [pc, #68]	; (8100d28 <printflasherr+0x8c>)
 8100ce2:	f025 fb27 	bl	8126334 <iprintf>
	res = HAL_FLASH_Lock();
 8100ce6:	f00b fa33 	bl	810c150 <HAL_FLASH_Lock>
	if (res != HAL_OK) {
 8100cea:	b940      	cbnz	r0, 8100cfe <printflasherr+0x62>
}
 8100cec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		msg = "Operation";
 8100cee:	490f      	ldr	r1, [pc, #60]	; (8100d2c <printflasherr+0x90>)
		printf("Flash operation failed: %s error\n", msg);
 8100cf0:	4628      	mov	r0, r5
 8100cf2:	f025 fb1f 	bl	8126334 <iprintf>
	res = HAL_FLASH_Lock();
 8100cf6:	f00b fa2b 	bl	810c150 <HAL_FLASH_Lock>
	if (res != HAL_OK) {
 8100cfa:	2800      	cmp	r0, #0
 8100cfc:	d0f6      	beq.n	8100cec <printflasherr+0x50>
		printf("LockFlash: failed to lock\n");
 8100cfe:	480c      	ldr	r0, [pc, #48]	; (8100d30 <printflasherr+0x94>)
 8100d00:	f025 fbb4 	bl	812646c <puts>
		printflasherr();
 8100d04:	e7ce      	b.n	8100ca4 <printflasherr+0x8>
		msg = "Write Protected";
 8100d06:	490b      	ldr	r1, [pc, #44]	; (8100d34 <printflasherr+0x98>)
		break;
 8100d08:	e7f2      	b.n	8100cf0 <printflasherr+0x54>
		msg = "Erasing Sequence";
 8100d0a:	4631      	mov	r1, r6
 8100d0c:	e7f0      	b.n	8100cf0 <printflasherr+0x54>
		msg = "Programming alignment";
 8100d0e:	4639      	mov	r1, r7
 8100d10:	e7ee      	b.n	8100cf0 <printflasherr+0x54>
	switch (err) {
 8100d12:	4909      	ldr	r1, [pc, #36]	; (8100d38 <printflasherr+0x9c>)
 8100d14:	e7ec      	b.n	8100cf0 <printflasherr+0x54>
 8100d16:	bf00      	nop
 8100d18:	0812abb4 	.word	0x0812abb4
 8100d1c:	0812ab40 	.word	0x0812ab40
 8100d20:	0812ab2c 	.word	0x0812ab2c
 8100d24:	0812ab80 	.word	0x0812ab80
 8100d28:	0812ab94 	.word	0x0812ab94
 8100d2c:	0812ab20 	.word	0x0812ab20
 8100d30:	0812abd8 	.word	0x0812abd8
 8100d34:	0812ab58 	.word	0x0812ab58
 8100d38:	0812ab68 	.word	0x0812ab68

08100d3c <WriteFlashWord.part.0>:
HAL_StatusTypeDef WriteFlashWord(uint32_t address, uint32_t data) {
 8100d3c:	b570      	push	{r4, r5, r6, lr}
	__HAL_FLASH_ART_DISABLE();
 8100d3e:	4c1a      	ldr	r4, [pc, #104]	; (8100da8 <WriteFlashWord.part.0+0x6c>)
HAL_StatusTypeDef WriteFlashWord(uint32_t address, uint32_t data) {
 8100d40:	4605      	mov	r5, r0
 8100d42:	460e      	mov	r6, r1
	while ((res = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, address, data) != HAL_OK)) {
 8100d44:	2300      	movs	r3, #0
	__HAL_FLASH_ART_DISABLE();
 8100d46:	6822      	ldr	r2, [r4, #0]
 8100d48:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8100d4c:	6022      	str	r2, [r4, #0]
	while ((res = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, address, data) != HAL_OK)) {
 8100d4e:	460a      	mov	r2, r1
 8100d50:	4601      	mov	r1, r0
 8100d52:	2002      	movs	r0, #2
 8100d54:	f00b fa82 	bl	810c25c <HAL_FLASH_Program>
 8100d58:	b990      	cbnz	r0, 8100d80 <WriteFlashWord.part.0+0x44>
	__HAL_FLASH_ART_RESET();
 8100d5a:	6823      	ldr	r3, [r4, #0]
 8100d5c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8100d60:	6023      	str	r3, [r4, #0]
	__HAL_FLASH_ART_ENABLE();
 8100d62:	6823      	ldr	r3, [r4, #0]
 8100d64:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8100d68:	6023      	str	r3, [r4, #0]
	if (*(uint32_t*) address != data) {
 8100d6a:	682b      	ldr	r3, [r5, #0]
 8100d6c:	429e      	cmp	r6, r3
 8100d6e:	d100      	bne.n	8100d72 <WriteFlashWord.part.0+0x36>
}
 8100d70:	bd70      	pop	{r4, r5, r6, pc}
		printf("WriteFlashWord: Failed at 0x%08x with data=%08x, read=0x%08x\n", address, data, *(uint32_t*) address);
 8100d72:	4632      	mov	r2, r6
 8100d74:	4629      	mov	r1, r5
 8100d76:	480d      	ldr	r0, [pc, #52]	; (8100dac <WriteFlashWord.part.0+0x70>)
 8100d78:	f025 fadc 	bl	8126334 <iprintf>
		return (HAL_ERROR);
 8100d7c:	2001      	movs	r0, #1
}
 8100d7e:	bd70      	pop	{r4, r5, r6, pc}
		printflasherr();		// deleteme
 8100d80:	f7ff ff8c 	bl	8100c9c <printflasherr>
			printflasherr();
 8100d84:	f7ff ff8a 	bl	8100c9c <printflasherr>
			printf("WriteFlashWord: failed write at 0x%0x err=0x%x\n", address, res);
 8100d88:	2201      	movs	r2, #1
 8100d8a:	4629      	mov	r1, r5
 8100d8c:	4808      	ldr	r0, [pc, #32]	; (8100db0 <WriteFlashWord.part.0+0x74>)
 8100d8e:	f025 fad1 	bl	8126334 <iprintf>
			__HAL_FLASH_ART_RESET();
 8100d92:	6823      	ldr	r3, [r4, #0]
	while ((res = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, address, data) != HAL_OK)) {
 8100d94:	2001      	movs	r0, #1
			__HAL_FLASH_ART_RESET();
 8100d96:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8100d9a:	6023      	str	r3, [r4, #0]
			__HAL_FLASH_ART_ENABLE();
 8100d9c:	6823      	ldr	r3, [r4, #0]
 8100d9e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8100da2:	6023      	str	r3, [r4, #0]
}
 8100da4:	bd70      	pop	{r4, r5, r6, pc}
 8100da6:	bf00      	nop
 8100da8:	40023c00 	.word	0x40023c00
 8100dac:	0812ac48 	.word	0x0812ac48
 8100db0:	0812ac18 	.word	0x0812ac18

08100db4 <EraseFlash>:
HAL_StatusTypeDef EraseFlash(void *memptr) {
 8100db4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8100db6:	b083      	sub	sp, #12
 8100db8:	4604      	mov	r4, r0
	res = HAL_FLASH_Unlock();
 8100dba:	f00b f9b5 	bl	810c128 <HAL_FLASH_Unlock>
	if (res != HAL_OK) {
 8100dbe:	2800      	cmp	r0, #0
 8100dc0:	d14f      	bne.n	8100e62 <EraseFlash+0xae>
	if (((uint32_t) memptr & 0x8100000) == 0x8000000)	// the lower 512K
 8100dc2:	f004 6301 	and.w	r3, r4, #135266304	; 0x8100000
	EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;		// should this be 2???
 8100dc6:	4d34      	ldr	r5, [pc, #208]	; (8100e98 <EraseFlash+0xe4>)
 8100dc8:	2202      	movs	r2, #2
	if (((uint32_t) memptr & 0x8100000) == 0x8000000)	// the lower 512K
 8100dca:	4626      	mov	r6, r4
 8100dcc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
	EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;		// should this be 2???
 8100dd0:	612a      	str	r2, [r5, #16]
	if (((uint32_t) memptr & 0x8100000) == 0x8000000)	// the lower 512K
 8100dd2:	d041      	beq.n	8100e58 <EraseFlash+0xa4>
		EraseInitStruct.Sector = FLASH_SECTOR_8;
 8100dd4:	2308      	movs	r3, #8
 8100dd6:	e9c5 3202 	strd	r3, r2, [r5, #8]
	for (ptr = memptr; ptr < (uint32_t) (memptr + 0x80000); ptr++) {		// 512K
 8100dda:	4930      	ldr	r1, [pc, #192]	; (8100e9c <EraseFlash+0xe8>)
 8100ddc:	1f23      	subs	r3, r4, #4
 8100dde:	4421      	add	r1, r4
 8100de0:	e001      	b.n	8100de6 <EraseFlash+0x32>
 8100de2:	428b      	cmp	r3, r1
 8100de4:	d006      	beq.n	8100df4 <EraseFlash+0x40>
		if (*ptr != 0xffffffff) {
 8100de6:	f853 2f04 	ldr.w	r2, [r3, #4]!
 8100dea:	3201      	adds	r2, #1
 8100dec:	d0f9      	beq.n	8100de2 <EraseFlash+0x2e>
	if ((dirty) && (notflashed)) {
 8100dee:	4f2c      	ldr	r7, [pc, #176]	; (8100ea0 <EraseFlash+0xec>)
 8100df0:	683b      	ldr	r3, [r7, #0]
 8100df2:	b92b      	cbnz	r3, 8100e00 <EraseFlash+0x4c>
		printf("Flash erase unnecessary\n");
 8100df4:	482b      	ldr	r0, [pc, #172]	; (8100ea4 <EraseFlash+0xf0>)
 8100df6:	f025 fb39 	bl	812646c <puts>
}
 8100dfa:	2000      	movs	r0, #0
 8100dfc:	b003      	add	sp, #12
 8100dfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
		osDelay(1000);
 8100e00:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8100e04:	f015 fafa 	bl	81163fc <osDelay>
		printf("Erasing Flash for %d sector(s) from %d\n", EraseInitStruct.NbSectors, EraseInitStruct.Sector);
 8100e08:	4827      	ldr	r0, [pc, #156]	; (8100ea8 <EraseFlash+0xf4>)
 8100e0a:	e9d5 2102 	ldrd	r2, r1, [r5, #8]
 8100e0e:	f025 fa91 	bl	8126334 <iprintf>
		EraseInitStruct.Banks = FLASH_BANK_1;
 8100e12:	2200      	movs	r2, #0
 8100e14:	2301      	movs	r3, #1
		res = HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError);
 8100e16:	a901      	add	r1, sp, #4
 8100e18:	481f      	ldr	r0, [pc, #124]	; (8100e98 <EraseFlash+0xe4>)
		EraseInitStruct.Banks = FLASH_BANK_1;
 8100e1a:	e9c5 2300 	strd	r2, r3, [r5]
		EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8100e1e:	2302      	movs	r3, #2
 8100e20:	612b      	str	r3, [r5, #16]
		res = HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError);
 8100e22:	f00b fbef 	bl	810c604 <HAL_FLASHEx_Erase>
		if (SectorError != 0xffffffff) {
 8100e26:	9901      	ldr	r1, [sp, #4]
		res = HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError);
 8100e28:	4605      	mov	r5, r0
		if (SectorError != 0xffffffff) {
 8100e2a:	1c48      	adds	r0, r1, #1
 8100e2c:	d12d      	bne.n	8100e8a <EraseFlash+0xd6>
		if (res != HAL_OK) {
 8100e2e:	bb25      	cbnz	r5, 8100e7a <EraseFlash+0xc6>
			printf("Flash successfully erased\n");
 8100e30:	481e      	ldr	r0, [pc, #120]	; (8100eac <EraseFlash+0xf8>)
 8100e32:	f504 2400 	add.w	r4, r4, #524288	; 0x80000
 8100e36:	f025 fb19 	bl	812646c <puts>
			notflashed = 0;
 8100e3a:	603d      	str	r5, [r7, #0]
			for (ptr = memptr; ptr < (uint32_t) (memptr + 0x80000); ptr++) {		// 512K
 8100e3c:	e001      	b.n	8100e42 <EraseFlash+0x8e>
 8100e3e:	42b4      	cmp	r4, r6
 8100e40:	d0db      	beq.n	8100dfa <EraseFlash+0x46>
 8100e42:	4631      	mov	r1, r6
				if (*ptr != 0xffffffff) {
 8100e44:	3604      	adds	r6, #4
 8100e46:	680b      	ldr	r3, [r1, #0]
 8100e48:	3301      	adds	r3, #1
 8100e4a:	d0f8      	beq.n	8100e3e <EraseFlash+0x8a>
				notflashed = 1;
 8100e4c:	2301      	movs	r3, #1
				printf("*** ERROR: Flash was erased but bits still dirty at 0x%08x\n",ptr);
 8100e4e:	4818      	ldr	r0, [pc, #96]	; (8100eb0 <EraseFlash+0xfc>)
				notflashed = 1;
 8100e50:	603b      	str	r3, [r7, #0]
				printf("*** ERROR: Flash was erased but bits still dirty at 0x%08x\n",ptr);
 8100e52:	f025 fa6f 	bl	8126334 <iprintf>
 8100e56:	e7d0      	b.n	8100dfa <EraseFlash+0x46>
		EraseInitStruct.NbSectors = 6;
 8100e58:	2200      	movs	r2, #0
 8100e5a:	2306      	movs	r3, #6
 8100e5c:	e9c5 2302 	strd	r2, r3, [r5, #8]
 8100e60:	e7bb      	b.n	8100dda <EraseFlash+0x26>
		printf("UnlockFlash: failed to unlock 0x%x\n", res);
 8100e62:	4601      	mov	r1, r0
 8100e64:	4813      	ldr	r0, [pc, #76]	; (8100eb4 <EraseFlash+0x100>)
 8100e66:	f025 fa65 	bl	8126334 <iprintf>
		printflasherr();
 8100e6a:	f7ff ff17 	bl	8100c9c <printflasherr>
		printf("EraseFlash: unlock failed\n");
 8100e6e:	4812      	ldr	r0, [pc, #72]	; (8100eb8 <EraseFlash+0x104>)
 8100e70:	f025 fafc 	bl	812646c <puts>
		printflasherr();
 8100e74:	f7ff ff12 	bl	8100c9c <printflasherr>
 8100e78:	e7a3      	b.n	8100dc2 <EraseFlash+0xe>
			printf("EraseFlash: failed\n");
 8100e7a:	4810      	ldr	r0, [pc, #64]	; (8100ebc <EraseFlash+0x108>)
 8100e7c:	f025 faf6 	bl	812646c <puts>
			printflasherr();
 8100e80:	f7ff ff0c 	bl	8100c9c <printflasherr>
}
 8100e84:	2000      	movs	r0, #0
 8100e86:	b003      	add	sp, #12
 8100e88:	bdf0      	pop	{r4, r5, r6, r7, pc}
			printf("Flash Erase failed sectorerror 0x%08x\n", SectorError);
 8100e8a:	480d      	ldr	r0, [pc, #52]	; (8100ec0 <EraseFlash+0x10c>)
 8100e8c:	f025 fa52 	bl	8126334 <iprintf>
		if (res != HAL_OK) {
 8100e90:	2d00      	cmp	r5, #0
 8100e92:	d0cd      	beq.n	8100e30 <EraseFlash+0x7c>
 8100e94:	e7f1      	b.n	8100e7a <EraseFlash+0xc6>
 8100e96:	bf00      	nop
 8100e98:	2000081c 	.word	0x2000081c
 8100e9c:	0007fffc 	.word	0x0007fffc
 8100ea0:	20000008 	.word	0x20000008
 8100ea4:	0812ad24 	.word	0x0812ad24
 8100ea8:	0812aca4 	.word	0x0812aca4
 8100eac:	0812ad08 	.word	0x0812ad08
 8100eb0:	0812ad3c 	.word	0x0812ad3c
 8100eb4:	0812abf4 	.word	0x0812abf4
 8100eb8:	0812ac88 	.word	0x0812ac88
 8100ebc:	0812acf4 	.word	0x0812acf4
 8100ec0:	0812accc 	.word	0x0812accc

08100ec4 <swapboot>:

/// fix up the boot vectors in the option flash
void swapboot() {
 8100ec4:	b500      	push	{lr}
 8100ec6:	b089      	sub	sp, #36	; 0x24
	HAL_StatusTypeDef res;
	FLASH_OBProgramInitTypeDef OBInitStruct;
	uint32_t *newadd, options;

	HAL_FLASHEx_OBGetConfig(&OBInitStruct);
 8100ec8:	4668      	mov	r0, sp
 8100eca:	f00b fb2f 	bl	810c52c <HAL_FLASHEx_OBGetConfig>
	HAL_FLASH_OB_Unlock();
 8100ece:	f00b f949 	bl	810c164 <HAL_FLASH_OB_Unlock>

	// swap boot address (maybe)

	newadd = (OBInitStruct.BootAddr0 == 0x2000) ? 0x2040 : 0x2000;	// toggle boot segment start add
 8100ed2:	9b06      	ldr	r3, [sp, #24]
 8100ed4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8100ed8:	d008      	beq.n	8100eec <swapboot+0x28>
	if (*newadd != 0xffffffff) {	// if new area is not an empty region
 8100eda:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8100ede:	681a      	ldr	r2, [r3, #0]
 8100ee0:	3201      	adds	r2, #1
 8100ee2:	d009      	beq.n	8100ef8 <swapboot+0x34>
		OBInitStruct.BootAddr0 = newadd;	// change boot address
 8100ee4:	9306      	str	r3, [sp, #24]
	}
	OBInitStruct.BootAddr1 = (OBInitStruct.BootAddr0 == 0x2000) ? 0x2040 : 0x2000;// flip alternate (this is only used if boot pin inverted)
 8100ee6:	f44f 5201 	mov.w	r2, #8256	; 0x2040
 8100eea:	e007      	b.n	8100efc <swapboot+0x38>
	if (*newadd != 0xffffffff) {	// if new area is not an empty region
 8100eec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8100eee:	3301      	adds	r3, #1
 8100ef0:	d0f9      	beq.n	8100ee6 <swapboot+0x22>
		OBInitStruct.BootAddr0 = newadd;	// change boot address
 8100ef2:	f44f 5301 	mov.w	r3, #8256	; 0x2040
 8100ef6:	9306      	str	r3, [sp, #24]
	OBInitStruct.BootAddr1 = (OBInitStruct.BootAddr0 == 0x2000) ? 0x2040 : 0x2000;// flip alternate (this is only used if boot pin inverted)
 8100ef8:	f44f 5200 	mov.w	r2, #8192	; 0x2000

	OBInitStruct.USERConfig |= FLASH_OPTCR_nDBOOT;		// disable mirrored flash dual boot
	OBInitStruct.USERConfig |= FLASH_OPTCR_nDBANK;
 8100efc:	9b05      	ldr	r3, [sp, #20]

	res = HAL_FLASHEx_OBProgram(&OBInitStruct);
 8100efe:	4668      	mov	r0, sp
	OBInitStruct.BootAddr1 = (OBInitStruct.BootAddr0 == 0x2000) ? 0x2040 : 0x2000;// flip alternate (this is only used if boot pin inverted)
 8100f00:	9207      	str	r2, [sp, #28]
	OBInitStruct.USERConfig |= FLASH_OPTCR_nDBANK;
 8100f02:	f043 5340 	orr.w	r3, r3, #805306368	; 0x30000000
 8100f06:	9305      	str	r3, [sp, #20]
	res = HAL_FLASHEx_OBProgram(&OBInitStruct);
 8100f08:	f00b fa38 	bl	810c37c <HAL_FLASHEx_OBProgram>
	if (res != HAL_OK) {
 8100f0c:	b990      	cbnz	r0, 8100f34 <swapboot+0x70>
		printf("swapboot: failed to OBProgram %d\n", res);
	}

	res = HAL_FLASH_OB_Launch();
 8100f0e:	f00b f945 	bl	810c19c <HAL_FLASH_OB_Launch>
	if (res != HAL_OK) {
 8100f12:	b950      	cbnz	r0, 8100f2a <swapboot+0x66>
		printf("swapboot: failed to OBLaunch %d\n", res);
	}
	printf("swapping boot....\n");
 8100f14:	480a      	ldr	r0, [pc, #40]	; (8100f40 <swapboot+0x7c>)
 8100f16:	f025 faa9 	bl	812646c <puts>
	HAL_FLASH_OB_Lock();
 8100f1a:	f00b f935 	bl	810c188 <HAL_FLASH_OB_Lock>

	printf("swapboot ran\n");
 8100f1e:	4809      	ldr	r0, [pc, #36]	; (8100f44 <swapboot+0x80>)
 8100f20:	f025 faa4 	bl	812646c <puts>
}
 8100f24:	b009      	add	sp, #36	; 0x24
 8100f26:	f85d fb04 	ldr.w	pc, [sp], #4
		printf("swapboot: failed to OBLaunch %d\n", res);
 8100f2a:	4601      	mov	r1, r0
 8100f2c:	4806      	ldr	r0, [pc, #24]	; (8100f48 <swapboot+0x84>)
 8100f2e:	f025 fa01 	bl	8126334 <iprintf>
 8100f32:	e7ef      	b.n	8100f14 <swapboot+0x50>
		printf("swapboot: failed to OBProgram %d\n", res);
 8100f34:	4601      	mov	r1, r0
 8100f36:	4805      	ldr	r0, [pc, #20]	; (8100f4c <swapboot+0x88>)
 8100f38:	f025 f9fc 	bl	8126334 <iprintf>
 8100f3c:	e7e7      	b.n	8100f0e <swapboot+0x4a>
 8100f3e:	bf00      	nop
 8100f40:	0812ade4 	.word	0x0812ade4
 8100f44:	0812adf8 	.word	0x0812adf8
 8100f48:	0812adc0 	.word	0x0812adc0
 8100f4c:	0812ad9c 	.word	0x0812ad9c

08100f50 <flash_writeword>:
static void* memread() {

}

// write tp flash with data at memptr
int flash_writeword(uint32_t worddata) {
 8100f50:	b538      	push	{r3, r4, r5, lr}
	HAL_StatusTypeDef res;

	if ((res = WriteFlashWord(flash_memptr, worddata)) != 0) {
 8100f52:	4d10      	ldr	r5, [pc, #64]	; (8100f94 <flash_writeword+0x44>)
 8100f54:	682b      	ldr	r3, [r5, #0]
	if (((int) address < FLASH_START_ADDRESS) || ((int) address > (FLASH_END_ADDRESS))) {
 8100f56:	f103 4278 	add.w	r2, r3, #4160749568	; 0xf8000000
 8100f5a:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 8100f5e:	d20a      	bcs.n	8100f76 <flash_writeword+0x26>
 8100f60:	4604      	mov	r4, r0
 8100f62:	4601      	mov	r1, r0
 8100f64:	4618      	mov	r0, r3
 8100f66:	f7ff fee9 	bl	8100d3c <WriteFlashWord.part.0>
	if ((res = WriteFlashWord(flash_memptr, worddata)) != 0) {
 8100f6a:	b938      	cbnz	r0, 8100f7c <flash_writeword+0x2c>
		printf("memwrite: WriteFlash error\n");
		return (-1);
	}
	if (*(uint32_t*) flash_memptr != worddata) {
 8100f6c:	6829      	ldr	r1, [r5, #0]
 8100f6e:	680b      	ldr	r3, [r1, #0]
 8100f70:	42a3      	cmp	r3, r4
 8100f72:	d109      	bne.n	8100f88 <flash_writeword+0x38>
		printf("memwrite: Readback error at %08x\n", flash_memptr);
		return (-1);
	}
	return (0);
}
 8100f74:	bd38      	pop	{r3, r4, r5, pc}
		printf("WriteFlash: failed address check\n");
 8100f76:	4808      	ldr	r0, [pc, #32]	; (8100f98 <flash_writeword+0x48>)
 8100f78:	f025 fa78 	bl	812646c <puts>
		printf("memwrite: WriteFlash error\n");
 8100f7c:	4807      	ldr	r0, [pc, #28]	; (8100f9c <flash_writeword+0x4c>)
 8100f7e:	f025 fa75 	bl	812646c <puts>
		return (-1);
 8100f82:	f04f 30ff 	mov.w	r0, #4294967295
}
 8100f86:	bd38      	pop	{r3, r4, r5, pc}
		printf("memwrite: Readback error at %08x\n", flash_memptr);
 8100f88:	4805      	ldr	r0, [pc, #20]	; (8100fa0 <flash_writeword+0x50>)
 8100f8a:	f025 f9d3 	bl	8126334 <iprintf>
		return (-1);
 8100f8e:	f04f 30ff 	mov.w	r0, #4294967295
}
 8100f92:	bd38      	pop	{r3, r4, r5, pc}
 8100f94:	2000085c 	.word	0x2000085c
 8100f98:	0812ad78 	.word	0x0812ad78
 8100f9c:	0812ae08 	.word	0x0812ae08
 8100fa0:	0812ae24 	.word	0x0812ae24

08100fa4 <flash_memwrite>:

// flash_memwrite - this writes an unspecified block size to Flash (with verification)
// assume mem is pointing at byte array
int flash_memwrite(const uint8_t buf[], size_t size, size_t len, volatile void *mem) {
 8100fa4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	volatile int i, j, k;
	volatile uint32_t data;
	HAL_StatusTypeDef res;
	static int lastbyte = 0;

	flash_filelength += (int) len;
 8100fa8:	4e49      	ldr	r6, [pc, #292]	; (81010d0 <flash_memwrite+0x12c>)
int flash_memwrite(const uint8_t buf[], size_t size, size_t len, volatile void *mem) {
 8100faa:	b085      	sub	sp, #20
//	}
//	printf("\n");
//////////////////////////////////////////////////////
#endif

	if ((!(flash_abort)) && (notflashed)) {
 8100fac:	4949      	ldr	r1, [pc, #292]	; (81010d4 <flash_memwrite+0x130>)
int flash_memwrite(const uint8_t buf[], size_t size, size_t len, volatile void *mem) {
 8100fae:	4615      	mov	r5, r2
	flash_filelength += (int) len;
 8100fb0:	6833      	ldr	r3, [r6, #0]
int flash_memwrite(const uint8_t buf[], size_t size, size_t len, volatile void *mem) {
 8100fb2:	4604      	mov	r4, r0
	if ((!(flash_abort)) && (notflashed)) {
 8100fb4:	680f      	ldr	r7, [r1, #0]
	flash_filelength += (int) len;
 8100fb6:	4413      	add	r3, r2
 8100fb8:	6033      	str	r3, [r6, #0]
	if ((!(flash_abort)) && (notflashed)) {
 8100fba:	b92f      	cbnz	r7, 8100fc8 <flash_memwrite+0x24>
 8100fbc:	f8df 8124 	ldr.w	r8, [pc, #292]	; 81010e4 <flash_memwrite+0x140>
 8100fc0:	f8d8 3000 	ldr.w	r3, [r8]
 8100fc4:	2b00      	cmp	r3, #0
 8100fc6:	d179      	bne.n	81010bc <flash_memwrite+0x118>
	}
	if (len % 2 != 0) {
		printf("memwrite: len %d chunk not multiple of 2 at %u\n", len, flash_filelength);
	}
#endif
	if (len == 0) {
 8100fc8:	2d00      	cmp	r5, #0
 8100fca:	d071      	beq.n	81010b0 <flash_memwrite+0x10c>
		printf("memwrite: len %d at %u\n", len, flash_filelength);
	}


	data = 0xffffffff;		// the 32 bit word we will write
 8100fcc:	f04f 33ff 	mov.w	r3, #4294967295

	lastbyte = 0;
	if (q_index > 0) {		// some residual data from last time through here
 8100fd0:	4f41      	ldr	r7, [pc, #260]	; (81010d8 <flash_memwrite+0x134>)
	lastbyte = 0;
 8100fd2:	f8df 8114 	ldr.w	r8, [pc, #276]	; 81010e8 <flash_memwrite+0x144>
	if (q_index > 0) {		// some residual data from last time through here
 8100fd6:	6839      	ldr	r1, [r7, #0]
	data = 0xffffffff;		// the 32 bit word we will write
 8100fd8:	9303      	str	r3, [sp, #12]
	lastbyte = 0;
 8100fda:	2300      	movs	r3, #0
	if (q_index > 0) {		// some residual data from last time through here
 8100fdc:	4299      	cmp	r1, r3
	lastbyte = 0;
 8100fde:	f8c8 3000 	str.w	r3, [r8]
	if (q_index > 0) {		// some residual data from last time through here
 8100fe2:	dd1a      	ble.n	810101a <flash_memwrite+0x76>
		for (i = 0; i < q_index;) {
 8100fe4:	9300      	str	r3, [sp, #0]
 8100fe6:	9b00      	ldr	r3, [sp, #0]
 8100fe8:	4299      	cmp	r1, r3
 8100fea:	dd16      	ble.n	810101a <flash_memwrite+0x76>
 8100fec:	2201      	movs	r2, #1
 8100fee:	4e3b      	ldr	r6, [pc, #236]	; (81010dc <flash_memwrite+0x138>)
			data >>= 8;
 8100ff0:	9b03      	ldr	r3, [sp, #12]
			data |= (q_bytes[i++] << 24);
			lastbyte++;
 8100ff2:	4610      	mov	r0, r2
		for (i = 0; i < q_index;) {
 8100ff4:	3201      	adds	r2, #1
			data >>= 8;
 8100ff6:	0a1b      	lsrs	r3, r3, #8
 8100ff8:	9303      	str	r3, [sp, #12]
			data |= (q_bytes[i++] << 24);
 8100ffa:	9b00      	ldr	r3, [sp, #0]
 8100ffc:	f103 0e01 	add.w	lr, r3, #1
 8101000:	f856 c023 	ldr.w	ip, [r6, r3, lsl #2]
 8101004:	f8cd e000 	str.w	lr, [sp]
 8101008:	9b03      	ldr	r3, [sp, #12]
 810100a:	ea43 630c 	orr.w	r3, r3, ip, lsl #24
 810100e:	9303      	str	r3, [sp, #12]
		for (i = 0; i < q_index;) {
 8101010:	9b00      	ldr	r3, [sp, #0]
 8101012:	4299      	cmp	r1, r3
 8101014:	dcec      	bgt.n	8100ff0 <flash_memwrite+0x4c>
 8101016:	f8c8 0000 	str.w	r0, [r8]
		}
	}

	k = len % 4;		// see if buf fits full into 32 bit words
 810101a:	f005 0303 	and.w	r3, r5, #3

	for (i = 0; (i + q_index) < (len - k);) {		// take full words, avoid read buffer overflow
 810101e:	2600      	movs	r6, #0
	k = len % 4;		// see if buf fits full into 32 bit words
 8101020:	9302      	str	r3, [sp, #8]
	for (i = 0; (i + q_index) < (len - k);) {		// take full words, avoid read buffer overflow
 8101022:	9600      	str	r6, [sp, #0]
 8101024:	9b00      	ldr	r3, [sp, #0]
 8101026:	4419      	add	r1, r3
 8101028:	9b02      	ldr	r3, [sp, #8]
 810102a:	1aeb      	subs	r3, r5, r3
 810102c:	4299      	cmp	r1, r3
 810102e:	d229      	bcs.n	8101084 <flash_memwrite+0xe0>
 8101030:	f8df 90b8 	ldr.w	r9, [pc, #184]	; 81010ec <flash_memwrite+0x148>
		for (j = lastbyte; j < 4; j++) {
 8101034:	f8d8 3000 	ldr.w	r3, [r8]
 8101038:	9301      	str	r3, [sp, #4]
 810103a:	9b01      	ldr	r3, [sp, #4]
 810103c:	2b03      	cmp	r3, #3
 810103e:	dc10      	bgt.n	8101062 <flash_memwrite+0xbe>
			data >>= 8;
 8101040:	9b03      	ldr	r3, [sp, #12]
 8101042:	0a1b      	lsrs	r3, r3, #8
 8101044:	9303      	str	r3, [sp, #12]
			data |= buf[i++] << 24;
 8101046:	9b00      	ldr	r3, [sp, #0]
 8101048:	1c59      	adds	r1, r3, #1
 810104a:	5ce2      	ldrb	r2, [r4, r3]
 810104c:	9100      	str	r1, [sp, #0]
 810104e:	9b03      	ldr	r3, [sp, #12]
 8101050:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8101054:	9303      	str	r3, [sp, #12]
		for (j = lastbyte; j < 4; j++) {
 8101056:	9b01      	ldr	r3, [sp, #4]
 8101058:	3301      	adds	r3, #1
 810105a:	9301      	str	r3, [sp, #4]
 810105c:	9b01      	ldr	r3, [sp, #4]
 810105e:	2b03      	cmp	r3, #3
 8101060:	ddee      	ble.n	8101040 <flash_memwrite+0x9c>
		patt += 4;
#endif
		lastbyte = 0;	// no more residual

		//		printf("memptr=%08x, data[%d]=%08x\n", (uint32_t) memptr, i, data);
		flash_writeword(data);
 8101062:	9803      	ldr	r0, [sp, #12]
		lastbyte = 0;	// no more residual
 8101064:	f8c8 6000 	str.w	r6, [r8]
		flash_writeword(data);
 8101068:	f7ff ff72 	bl	8100f50 <flash_writeword>
	for (i = 0; (i + q_index) < (len - k);) {		// take full words, avoid read buffer overflow
 810106c:	9800      	ldr	r0, [sp, #0]
 810106e:	683a      	ldr	r2, [r7, #0]
 8101070:	9b02      	ldr	r3, [sp, #8]

		flash_memptr += 4;
 8101072:	f8d9 1000 	ldr.w	r1, [r9]
	for (i = 0; (i + q_index) < (len - k);) {		// take full words, avoid read buffer overflow
 8101076:	4402      	add	r2, r0
 8101078:	1aeb      	subs	r3, r5, r3
		flash_memptr += 4;
 810107a:	3104      	adds	r1, #4
	for (i = 0; (i + q_index) < (len - k);) {		// take full words, avoid read buffer overflow
 810107c:	429a      	cmp	r2, r3
		flash_memptr += 4;
 810107e:	f8c9 1000 	str.w	r1, [r9]
	for (i = 0; (i + q_index) < (len - k);) {		// take full words, avoid read buffer overflow
 8101082:	d3d7      	bcc.n	8101034 <flash_memwrite+0x90>
	}

	for (q_index = 0; i < len;) {
 8101084:	9b00      	ldr	r3, [sp, #0]
 8101086:	2200      	movs	r2, #0
 8101088:	429d      	cmp	r5, r3
 810108a:	603a      	str	r2, [r7, #0]
 810108c:	d90c      	bls.n	81010a8 <flash_memwrite+0x104>
 810108e:	4913      	ldr	r1, [pc, #76]	; (81010dc <flash_memwrite+0x138>)
 8101090:	2301      	movs	r3, #1
		q_bytes[q_index++] = buf[i++];		// put extra odd bytes in queue
 8101092:	9a00      	ldr	r2, [sp, #0]
 8101094:	1c50      	adds	r0, r2, #1
 8101096:	5ca2      	ldrb	r2, [r4, r2]
 8101098:	603b      	str	r3, [r7, #0]
	for (q_index = 0; i < len;) {
 810109a:	3301      	adds	r3, #1
		q_bytes[q_index++] = buf[i++];		// put extra odd bytes in queue
 810109c:	9000      	str	r0, [sp, #0]
 810109e:	f841 2b04 	str.w	r2, [r1], #4
	for (q_index = 0; i < len;) {
 81010a2:	9a00      	ldr	r2, [sp, #0]
 81010a4:	42aa      	cmp	r2, r5
 81010a6:	d3f4      	bcc.n	8101092 <flash_memwrite+0xee>
	}

///	memptr += len;
//	printf("memwrite: buf=0x%0x, size=%d, size_=%d, memptr=0x%x\n",(uint32_t)buf,size,len,(uint32_t)mem);
	return ((int) len);
}
 81010a8:	4628      	mov	r0, r5
 81010aa:	b005      	add	sp, #20
 81010ac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		printf("memwrite: len %d at %u\n", len, flash_filelength);
 81010b0:	6832      	ldr	r2, [r6, #0]
 81010b2:	4629      	mov	r1, r5
 81010b4:	480a      	ldr	r0, [pc, #40]	; (81010e0 <flash_memwrite+0x13c>)
 81010b6:	f025 f93d 	bl	8126334 <iprintf>
 81010ba:	e787      	b.n	8100fcc <flash_memwrite+0x28>
		res = EraseFlash(flash_memptr);
 81010bc:	f8df 902c 	ldr.w	r9, [pc, #44]	; 81010ec <flash_memwrite+0x148>
 81010c0:	f8d9 0000 	ldr.w	r0, [r9]
 81010c4:	f7ff fe76 	bl	8100db4 <EraseFlash>
		notflashed = 0;
 81010c8:	f8c8 7000 	str.w	r7, [r8]
 81010cc:	e77c      	b.n	8100fc8 <flash_memwrite+0x24>
 81010ce:	bf00      	nop
 81010d0:	20000858 	.word	0x20000858
 81010d4:	20000854 	.word	0x20000854
 81010d8:	20000874 	.word	0x20000874
 81010dc:	20000864 	.word	0x20000864
 81010e0:	0812ae48 	.word	0x0812ae48
 81010e4:	20000008 	.word	0x20000008
 81010e8:	20000860 	.word	0x20000860
 81010ec:	2000085c 	.word	0x2000085c

081010f0 <memclose>:
	static FLASH_OBProgramInitTypeDef OBInitStruct;
	HAL_StatusTypeDef res;
	int i;

	notflashed = 1;		// now assumed dirty
	if (flash_abort) {
 81010f0:	4b47      	ldr	r3, [pc, #284]	; (8101210 <memclose+0x120>)
	notflashed = 1;		// now assumed dirty
 81010f2:	2101      	movs	r1, #1
 81010f4:	4a47      	ldr	r2, [pc, #284]	; (8101214 <memclose+0x124>)
	if (flash_abort) {
 81010f6:	6818      	ldr	r0, [r3, #0]
	notflashed = 1;		// now assumed dirty
 81010f8:	6011      	str	r1, [r2, #0]
	if (flash_abort) {
 81010fa:	2800      	cmp	r0, #0
 81010fc:	d16e      	bne.n	81011dc <memclose+0xec>
		flash_abort = 0;
		http_downloading = NOT_LOADING;
		return;
	}

	if (q_index > 0) {			// unfinished residual write still needed
 81010fe:	4b46      	ldr	r3, [pc, #280]	; (8101218 <memclose+0x128>)
 8101100:	681b      	ldr	r3, [r3, #0]
 8101102:	2b00      	cmp	r3, #0
void* memclose() {
 8101104:	b5f0      	push	{r4, r5, r6, r7, lr}
 8101106:	b085      	sub	sp, #20
	if (q_index > 0) {			// unfinished residual write still needed
 8101108:	dd0b      	ble.n	8101122 <memclose+0x32>
 810110a:	4a44      	ldr	r2, [pc, #272]	; (810121c <memclose+0x12c>)
 810110c:	f102 0110 	add.w	r1, r2, #16
		residual = 0;
		for (i = 0; i < 4; i++) {
			residual >>= 8;
			residual |= (q_bytes[i] << 24);
 8101110:	f852 3b04 	ldr.w	r3, [r2], #4
 8101114:	061b      	lsls	r3, r3, #24
		for (i = 0; i < 4; i++) {
 8101116:	4291      	cmp	r1, r2
			residual |= (q_bytes[i] << 24);
 8101118:	ea43 2010 	orr.w	r0, r3, r0, lsr #8
		for (i = 0; i < 4; i++) {
 810111c:	d1f8      	bne.n	8101110 <memclose+0x20>
		}
		flash_writeword(residual);
 810111e:	f7ff ff17 	bl	8100f50 <flash_writeword>
	}

	printf("eeprom memclose: flash_load_addr=0x%08x, filelength=%d, flash_memptr=0x%0x total=%d\n", flash_load_address,
 8101122:	4e3f      	ldr	r6, [pc, #252]	; (8101220 <memclose+0x130>)
 8101124:	4b3f      	ldr	r3, [pc, #252]	; (8101224 <memclose+0x134>)
 8101126:	6832      	ldr	r2, [r6, #0]
 8101128:	4c3f      	ldr	r4, [pc, #252]	; (8101228 <memclose+0x138>)
 810112a:	4d40      	ldr	r5, [pc, #256]	; (810122c <memclose+0x13c>)
 810112c:	681b      	ldr	r3, [r3, #0]
 810112e:	6829      	ldr	r1, [r5, #0]
 8101130:	9200      	str	r2, [sp, #0]
 8101132:	483f      	ldr	r0, [pc, #252]	; (8101230 <memclose+0x140>)
 8101134:	6822      	ldr	r2, [r4, #0]
 8101136:	f025 f8fd 	bl	8126334 <iprintf>
			flash_filelength, (unsigned int) flash_memptr, down_total);
	osDelay(1000);
 810113a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 810113e:	f015 f95d 	bl	81163fc <osDelay>
	res = HAL_FLASH_Lock();
 8101142:	f00b f805 	bl	810c150 <HAL_FLASH_Lock>
	if (res != HAL_OK) {
 8101146:	2800      	cmp	r0, #0
 8101148:	d14d      	bne.n	81011e6 <memclose+0xf6>
	if (LockFlash() != HAL_OK) {
		printf("eeprom: flash2 failed\n");
		return ((void*) 0);
	}

	xcrc = flash_findcrc(flash_load_address, flash_filelength);
 810114a:	6823      	ldr	r3, [r4, #0]

// calculate the crc over a range of memory
uint32_t flash_findcrc(void *base, int length) {
	uint32_t crc, xinit = 0xffffffff;

	crc = xcrc32(base, length, xinit);
 810114c:	f04f 32ff 	mov.w	r2, #4294967295
	xcrc = flash_findcrc(flash_load_address, flash_filelength);
 8101150:	682f      	ldr	r7, [r5, #0]
	crc = xcrc32(base, length, xinit);
 8101152:	4619      	mov	r1, r3
 8101154:	9303      	str	r3, [sp, #12]
 8101156:	4638      	mov	r0, r7
 8101158:	f7ff fd46 	bl	8100be8 <xcrc32>
 810115c:	4604      	mov	r4, r0
	printf("findcrc: crc=0x%08x, base=0x%08x, len=%d\n", crc, base, length);
 810115e:	9b03      	ldr	r3, [sp, #12]
 8101160:	463a      	mov	r2, r7
 8101162:	4834      	ldr	r0, [pc, #208]	; (8101234 <memclose+0x144>)
 8101164:	4621      	mov	r1, r4
 8101166:	f025 f8e5 	bl	8126334 <iprintf>
	if ((dl_filecrc != xcrc) && (dl_filecrc != 0xffffffff)) {
 810116a:	4b33      	ldr	r3, [pc, #204]	; (8101238 <memclose+0x148>)
 810116c:	681a      	ldr	r2, [r3, #0]
 810116e:	1c53      	adds	r3, r2, #1
 8101170:	d007      	beq.n	8101182 <memclose+0x92>
 8101172:	42a2      	cmp	r2, r4
 8101174:	d005      	beq.n	8101182 <memclose+0x92>
		printf(
 8101176:	6833      	ldr	r3, [r6, #0]
 8101178:	4621      	mov	r1, r4
 810117a:	4830      	ldr	r0, [pc, #192]	; (810123c <memclose+0x14c>)
 810117c:	f025 f8da 	bl	8126334 <iprintf>
 8101180:	e027      	b.n	81011d2 <memclose+0xe2>
		osDelay(5);
 8101182:	2005      	movs	r0, #5
 8101184:	f015 f93a 	bl	81163fc <osDelay>
		HAL_FLASHEx_OBGetConfig(&OBInitStruct);
 8101188:	482d      	ldr	r0, [pc, #180]	; (8101240 <memclose+0x150>)
 810118a:	f00b f9cf 	bl	810c52c <HAL_FLASHEx_OBGetConfig>
		HAL_FLASH_OB_Unlock();
 810118e:	f00a ffe9 	bl	810c164 <HAL_FLASH_OB_Unlock>
		OBInitStruct.BootAddr0 = (flash_load_address == LOADER_BASE_MEM1) ? 0x2000 : 0x2040;
 8101192:	682b      	ldr	r3, [r5, #0]
 8101194:	482a      	ldr	r0, [pc, #168]	; (8101240 <memclose+0x150>)
 8101196:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 810119a:	bf0b      	itete	eq
 810119c:	f44f 5200 	moveq.w	r2, #8192	; 0x2000
 81011a0:	f44f 5201 	movne.w	r2, #8256	; 0x2040
 81011a4:	f44f 5301 	moveq.w	r3, #8256	; 0x2040
 81011a8:	f44f 5300 	movne.w	r3, #8192	; 0x2000
		OBInitStruct.BootAddr1 = (flash_load_address == LOADER_BASE_MEM1) ? 0x2040 : 0x2000;
 81011ac:	e9c0 2306 	strd	r2, r3, [r0, #24]
		res = HAL_FLASHEx_OBProgram(&OBInitStruct);
 81011b0:	f00b f8e4 	bl	810c37c <HAL_FLASHEx_OBProgram>
		if (res != HAL_OK) {
 81011b4:	bb38      	cbnz	r0, 8101206 <memclose+0x116>
		res = HAL_FLASH_OB_Launch();
 81011b6:	f00a fff1 	bl	810c19c <HAL_FLASH_OB_Launch>
		if (res != HAL_OK) {
 81011ba:	b9f8      	cbnz	r0, 81011fc <memclose+0x10c>
		HAL_FLASH_OB_Lock();
 81011bc:	f00a ffe4 	bl	810c188 <HAL_FLASH_OB_Lock>
		printf("New FLASH image loaded; rebooting please wait 45 secs...\n");
 81011c0:	4820      	ldr	r0, [pc, #128]	; (8101244 <memclose+0x154>)
 81011c2:	f025 f953 	bl	812646c <puts>
		osDelay(50);
 81011c6:	2032      	movs	r0, #50	; 0x32
 81011c8:	f015 f918 	bl	81163fc <osDelay>
		rebootme(0);
 81011cc:	2000      	movs	r0, #0
 81011ce:	f002 fdd9 	bl	8103d84 <rebootme>
	http_downloading = NOT_LOADING;
 81011d2:	4b1d      	ldr	r3, [pc, #116]	; (8101248 <memclose+0x158>)
 81011d4:	2200      	movs	r2, #0
 81011d6:	601a      	str	r2, [r3, #0]
}
 81011d8:	b005      	add	sp, #20
 81011da:	bdf0      	pop	{r4, r5, r6, r7, pc}
		flash_abort = 0;
 81011dc:	2200      	movs	r2, #0
		http_downloading = NOT_LOADING;
 81011de:	491a      	ldr	r1, [pc, #104]	; (8101248 <memclose+0x158>)
		flash_abort = 0;
 81011e0:	601a      	str	r2, [r3, #0]
		http_downloading = NOT_LOADING;
 81011e2:	600a      	str	r2, [r1, #0]
}
 81011e4:	4770      	bx	lr
		printf("LockFlash: failed to lock\n");
 81011e6:	4819      	ldr	r0, [pc, #100]	; (810124c <memclose+0x15c>)
 81011e8:	f025 f940 	bl	812646c <puts>
		printflasherr();
 81011ec:	f7ff fd56 	bl	8100c9c <printflasherr>
		printf("eeprom: flash2 failed\n");
 81011f0:	4817      	ldr	r0, [pc, #92]	; (8101250 <memclose+0x160>)
 81011f2:	f025 f93b 	bl	812646c <puts>
		return ((void*) 0);
 81011f6:	2000      	movs	r0, #0
}
 81011f8:	b005      	add	sp, #20
 81011fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
			printf("memclose: failed to OBLaunch %d\n", res);
 81011fc:	4601      	mov	r1, r0
 81011fe:	4815      	ldr	r0, [pc, #84]	; (8101254 <memclose+0x164>)
 8101200:	f025 f898 	bl	8126334 <iprintf>
 8101204:	e7da      	b.n	81011bc <memclose+0xcc>
			printf("memclose: failed to OBProgram %d\n", res);
 8101206:	4601      	mov	r1, r0
 8101208:	4813      	ldr	r0, [pc, #76]	; (8101258 <memclose+0x168>)
 810120a:	f025 f893 	bl	8126334 <iprintf>
 810120e:	e7d2      	b.n	81011b6 <memclose+0xc6>
 8101210:	20000854 	.word	0x20000854
 8101214:	20000008 	.word	0x20000008
 8101218:	20000874 	.word	0x20000874
 810121c:	20000864 	.word	0x20000864
 8101220:	20001670 	.word	0x20001670
 8101224:	2000085c 	.word	0x2000085c
 8101228:	20000858 	.word	0x20000858
 810122c:	20000004 	.word	0x20000004
 8101230:	0812ae60 	.word	0x0812ae60
 8101234:	0812afc0 	.word	0x0812afc0
 8101238:	20000850 	.word	0x20000850
 810123c:	0812aed0 	.word	0x0812aed0
 8101240:	20000830 	.word	0x20000830
 8101244:	0812af84 	.word	0x0812af84
 8101248:	200018bc 	.word	0x200018bc
 810124c:	0812abd8 	.word	0x0812abd8
 8101250:	0812aeb8 	.word	0x0812aeb8
 8101254:	0812af60 	.word	0x0812af60
 8101258:	0812af3c 	.word	0x0812af3c

0810125c <vApplicationIdleHook>:
	 specified, or call vTaskDelay()). If the application makes use of the
	 vTaskDelete() API function (as this demo application does) then it is also
	 important that vApplicationIdleHook() is permitted to return to its calling
	 function, because it is the responsibility of the idle task to clean up
	 memory allocated by the kernel to any task that has since been deleted. */
}
 810125c:	4770      	bx	lr
 810125e:	bf00      	nop

08101260 <vApplicationStackOverflowHook>:
/* USER CODE BEGIN 4 */
__weak void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName) {
	/* Run time stack overflow checking is performed if
	 configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
	 called if a stack overflow is detected. */
}
 8101260:	4770      	bx	lr
 8101262:	bf00      	nop

08101264 <vApplicationMallocFailedHook>:
 8101264:	4770      	bx	lr
 8101266:	bf00      	nop

08101268 <vApplicationGetIdleTaskMemory>:
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8101268:	4b05      	ldr	r3, [pc, #20]	; (8101280 <vApplicationGetIdleTaskMemory+0x18>)
{
 810126a:	b410      	push	{r4}
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 810126c:	6003      	str	r3, [r0, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 810126e:	f44f 7380 	mov.w	r3, #256	; 0x100
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8101272:	4c04      	ldr	r4, [pc, #16]	; (8101284 <vApplicationGetIdleTaskMemory+0x1c>)
 8101274:	600c      	str	r4, [r1, #0]
  /* place for user code */
}
 8101276:	f85d 4b04 	ldr.w	r4, [sp], #4
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 810127a:	6013      	str	r3, [r2, #0]
}
 810127c:	4770      	bx	lr
 810127e:	bf00      	nop
 8101280:	20000c78 	.word	0x20000c78
 8101284:	20000878 	.word	0x20000878

08101288 <vApplicationGetTimerTaskMemory>:
static StaticTask_t xTimerTaskTCBBuffer;
static StackType_t xTimerStack[configTIMER_TASK_STACK_DEPTH];

void vApplicationGetTimerTaskMemory( StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize )
{
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 8101288:	4b05      	ldr	r3, [pc, #20]	; (81012a0 <vApplicationGetTimerTaskMemory+0x18>)
{
 810128a:	b410      	push	{r4}
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 810128c:	6003      	str	r3, [r0, #0]
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 810128e:	f44f 7300 	mov.w	r3, #512	; 0x200
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 8101292:	4c04      	ldr	r4, [pc, #16]	; (81012a4 <vApplicationGetTimerTaskMemory+0x1c>)
 8101294:	600c      	str	r4, [r1, #0]
  /* place for user code */
}
 8101296:	f85d 4b04 	ldr.w	r4, [sp], #4
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 810129a:	6013      	str	r3, [r2, #0]
}
 810129c:	4770      	bx	lr
 810129e:	bf00      	nop
 81012a0:	2000152c 	.word	0x2000152c
 81012a4:	20000d2c 	.word	0x20000d2c

081012a8 <httpc_tcp_sent>:
	/* nothing to do here for now */
	LWIP_UNUSED_ARG(arg);
	LWIP_UNUSED_ARG(pcb);
	LWIP_UNUSED_ARG(len);
	return ERR_OK;
}
 81012a8:	2000      	movs	r0, #0
 81012aa:	4770      	bx	lr

081012ac <RecvHttpHeaderCallback>:
uint32_t http_content_len = 0;
char rxbuffer[540];
char domain_name[30];
err_t error;

err_t RecvHttpHeaderCallback(httpc_state_t *connection, void *arg, struct pbuf *hdr, u16_t hdr_len, u32_t content_len) {
 81012ac:	9a00      	ldr	r2, [sp, #0]
//	for (i = 0; i < hdr_len; i++) {
//		putchar(buf[i]);
//	}
//	printf("\n");
	return ERR_OK;
}
 81012ae:	2000      	movs	r0, #0
	http_content_len = content_len;
 81012b0:	4b01      	ldr	r3, [pc, #4]	; (81012b8 <RecvHttpHeaderCallback+0xc>)
 81012b2:	601a      	str	r2, [r3, #0]
}
 81012b4:	4770      	bx	lr
 81012b6:	bf00      	nop
 81012b8:	20001674 	.word	0x20001674

081012bc <httpc_get_internal_addr>:
static err_t httpc_get_internal_addr(httpc_state_t *req, const ip_addr_t *ipaddr) {
 81012bc:	b570      	push	{r4, r5, r6, lr}
	LWIP_ASSERT("req != NULL", req != NULL);
 81012be:	4604      	mov	r4, r0
static err_t httpc_get_internal_addr(httpc_state_t *req, const ip_addr_t *ipaddr) {
 81012c0:	460d      	mov	r5, r1
	LWIP_ASSERT("req != NULL", req != NULL);
 81012c2:	b158      	cbz	r0, 81012dc <httpc_get_internal_addr+0x20>
	if (&req->remote_addr != ipaddr) {
 81012c4:	1d21      	adds	r1, r4, #4
 81012c6:	42a9      	cmp	r1, r5
 81012c8:	d001      	beq.n	81012ce <httpc_get_internal_addr+0x12>
		req->remote_addr = *ipaddr;
 81012ca:	682b      	ldr	r3, [r5, #0]
 81012cc:	6063      	str	r3, [r4, #4]
	err = altcp_connect(req->pcb, &req->remote_addr, req->remote_port, httpc_tcp_connected);
 81012ce:	8922      	ldrh	r2, [r4, #8]
 81012d0:	6820      	ldr	r0, [r4, #0]
 81012d2:	4b06      	ldr	r3, [pc, #24]	; (81012ec <httpc_get_internal_addr+0x30>)
}
 81012d4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	err = altcp_connect(req->pcb, &req->remote_addr, req->remote_port, httpc_tcp_connected);
 81012d8:	f01b bc1c 	b.w	811cb14 <tcp_connect>
	LWIP_ASSERT("req != NULL", req != NULL);
 81012dc:	4b04      	ldr	r3, [pc, #16]	; (81012f0 <httpc_get_internal_addr+0x34>)
 81012de:	f240 1299 	movw	r2, #409	; 0x199
 81012e2:	4904      	ldr	r1, [pc, #16]	; (81012f4 <httpc_get_internal_addr+0x38>)
 81012e4:	4804      	ldr	r0, [pc, #16]	; (81012f8 <httpc_get_internal_addr+0x3c>)
 81012e6:	f025 f825 	bl	8126334 <iprintf>
 81012ea:	e7eb      	b.n	81012c4 <httpc_get_internal_addr+0x8>
 81012ec:	0810173d 	.word	0x0810173d
 81012f0:	0812afec 	.word	0x0812afec
 81012f4:	0812b008 	.word	0x0812b008
 81012f8:	0812b014 	.word	0x0812b014

081012fc <httpc_free_state>:
static err_t httpc_free_state(httpc_state_t *req) {
 81012fc:	b538      	push	{r3, r4, r5, lr}
 81012fe:	4604      	mov	r4, r0
	if (req->request != NULL) {
 8101300:	6900      	ldr	r0, [r0, #16]
 8101302:	b118      	cbz	r0, 810130c <httpc_free_state+0x10>
		pbuf_free(req->request);
 8101304:	f01a ff4c 	bl	811c1a0 <pbuf_free>
		req->request = NULL;
 8101308:	2300      	movs	r3, #0
 810130a:	6123      	str	r3, [r4, #16]
	if (req->rx_hdrs != NULL) {
 810130c:	6960      	ldr	r0, [r4, #20]
 810130e:	b118      	cbz	r0, 8101318 <httpc_free_state+0x1c>
		pbuf_free(req->rx_hdrs);
 8101310:	f01a ff46 	bl	811c1a0 <pbuf_free>
		req->rx_hdrs = NULL;
 8101314:	2300      	movs	r3, #0
 8101316:	6163      	str	r3, [r4, #20]
	tpcb = req->pcb;
 8101318:	6825      	ldr	r5, [r4, #0]
	mem_free(req);
 810131a:	4620      	mov	r0, r4
 810131c:	f019 fe94 	bl	811b048 <mem_free>
	if (tpcb != NULL) {
 8101320:	b1c5      	cbz	r5, 8101354 <httpc_free_state+0x58>
		altcp_arg(tpcb, NULL);
 8101322:	2100      	movs	r1, #0
 8101324:	4628      	mov	r0, r5
 8101326:	f01b fcfb 	bl	811cd20 <tcp_arg>
		altcp_recv(tpcb, NULL);
 810132a:	2100      	movs	r1, #0
 810132c:	4628      	mov	r0, r5
 810132e:	f01b fcfb 	bl	811cd28 <tcp_recv>
		altcp_err(tpcb, NULL);
 8101332:	2100      	movs	r1, #0
 8101334:	4628      	mov	r0, r5
 8101336:	f01b fd2f 	bl	811cd98 <tcp_err>
		altcp_poll(tpcb, NULL, 0);
 810133a:	2200      	movs	r2, #0
 810133c:	4628      	mov	r0, r5
 810133e:	4611      	mov	r1, r2
 8101340:	f01b fd4c 	bl	811cddc <tcp_poll>
		altcp_sent(tpcb, NULL);
 8101344:	4628      	mov	r0, r5
 8101346:	2100      	movs	r1, #0
 8101348:	f01b fd0a 	bl	811cd60 <tcp_sent>
		r = altcp_close(tpcb);
 810134c:	4628      	mov	r0, r5
 810134e:	f01c fba3 	bl	811da98 <tcp_close>
		if (r != ERR_OK) {
 8101352:	b908      	cbnz	r0, 8101358 <httpc_free_state+0x5c>
	return ERR_OK;
 8101354:	2000      	movs	r0, #0
}
 8101356:	bd38      	pop	{r3, r4, r5, pc}
			altcp_abort(tpcb);
 8101358:	4628      	mov	r0, r5
 810135a:	f01c f9a5 	bl	811d6a8 <tcp_abort>
			return ERR_ABRT;
 810135e:	f06f 000c 	mvn.w	r0, #12
}
 8101362:	bd38      	pop	{r3, r4, r5, pc}

08101364 <HttpClientFileReceiveCallback>:

//	printf("HttpClientPageResultCallback: srv_res=%lu, content bytes=%lu\n", srv_res, rx_content_len);
	returnpage(rxbuffer, down_total, err);
}

int HttpClientFileReceiveCallback(void *arg, struct altcp_pcb *pcb, struct pbuf *p, err_t err) {
 8101364:	b510      	push	{r4, lr}
	char *buf;
	struct pbuf *q;
	int count = 0, tlen = 0, len = 0;

	if (http_downloading == FLASH_LOADING) {
 8101366:	4c08      	ldr	r4, [pc, #32]	; (8101388 <HttpClientFileReceiveCallback+0x24>)
 8101368:	6824      	ldr	r4, [r4, #0]
 810136a:	2c01      	cmp	r4, #1
 810136c:	d003      	beq.n	8101376 <HttpClientFileReceiveCallback+0x12>
		stm_rx_callback(arg, pcb, p, err);
	} else if (http_downloading == NXT_LOADING) {
 810136e:	2c03      	cmp	r4, #3
 8101370:	d005      	beq.n	810137e <HttpClientFileReceiveCallback+0x1a>
		nxt_rx_callback(arg, pcb, p, err);
	}

	return (0);
}
 8101372:	2000      	movs	r0, #0
 8101374:	bd10      	pop	{r4, pc}
		stm_rx_callback(arg, pcb, p, err);
 8101376:	f000 fd99 	bl	8101eac <stm_rx_callback>
}
 810137a:	2000      	movs	r0, #0
 810137c:	bd10      	pop	{r4, pc}
		nxt_rx_callback(arg, pcb, p, err);
 810137e:	f004 fedb 	bl	8106138 <nxt_rx_callback>
}
 8101382:	2000      	movs	r0, #0
 8101384:	bd10      	pop	{r4, pc}
 8101386:	bf00      	nop
 8101388:	200018bc 	.word	0x200018bc

0810138c <httpc_create_request_string.constprop.0.isra.0>:
static int httpc_create_request_string(const httpc_connection_t *settings, const char *server_name, int server_port,
 810138c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8101390:	b084      	sub	sp, #16
 8101392:	460c      	mov	r4, r1
 8101394:	461d      	mov	r5, r3
 8101396:	e9dd 780a 	ldrd	r7, r8, [sp, #40]	; 0x28
	if (settings->use_proxy) {
 810139a:	b968      	cbnz	r0, 81013b8 <httpc_create_request_string.constprop.0.isra.0+0x2c>
		LWIP_ASSERT("server_name != NULL", server_name != NULL);
 810139c:	2900      	cmp	r1, #0
 810139e:	d032      	beq.n	8101406 <httpc_create_request_string.constprop.0.isra.0+0x7a>
		return snprintf(buffer, buffer_size, HTTPC_REQ_11_HOST_FORMAT(uri, server_name));
 81013a0:	4a1d      	ldr	r2, [pc, #116]	; (8101418 <httpc_create_request_string.constprop.0.isra.0+0x8c>)
 81013a2:	462b      	mov	r3, r5
 81013a4:	4641      	mov	r1, r8
 81013a6:	4638      	mov	r0, r7
 81013a8:	e9cd 240a 	strd	r2, r4, [sp, #40]	; 0x28
 81013ac:	4a1b      	ldr	r2, [pc, #108]	; (810141c <httpc_create_request_string.constprop.0.isra.0+0x90>)
}
 81013ae:	b004      	add	sp, #16
 81013b0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		return snprintf(buffer, buffer_size, HTTPC_REQ_11_HOST_FORMAT(uri, server_name));
 81013b4:	f025 b974 	b.w	81266a0 <sniprintf>
		LWIP_ASSERT("server_name != NULL", server_name != NULL);
 81013b8:	4616      	mov	r6, r2
 81013ba:	b1e1      	cbz	r1, 81013f6 <httpc_create_request_string.constprop.0.isra.0+0x6a>
		if (server_port != HTTP_DEFAULT_PORT) {
 81013bc:	2e50      	cmp	r6, #80	; 0x50
 81013be:	d00d      	beq.n	81013dc <httpc_create_request_string.constprop.0.isra.0+0x50>
			return snprintf(buffer, buffer_size,
 81013c0:	4623      	mov	r3, r4
 81013c2:	9403      	str	r4, [sp, #12]
 81013c4:	4c14      	ldr	r4, [pc, #80]	; (8101418 <httpc_create_request_string.constprop.0.isra.0+0x8c>)
 81013c6:	4641      	mov	r1, r8
 81013c8:	4a15      	ldr	r2, [pc, #84]	; (8101420 <httpc_create_request_string.constprop.0.isra.0+0x94>)
 81013ca:	4638      	mov	r0, r7
 81013cc:	9501      	str	r5, [sp, #4]
 81013ce:	9600      	str	r6, [sp, #0]
 81013d0:	9402      	str	r4, [sp, #8]
 81013d2:	f025 f965 	bl	81266a0 <sniprintf>
}
 81013d6:	b004      	add	sp, #16
 81013d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return snprintf(buffer, buffer_size, HTTPC_REQ_11_PROXY_FORMAT(server_name, uri, server_name));
 81013dc:	4a0e      	ldr	r2, [pc, #56]	; (8101418 <httpc_create_request_string.constprop.0.isra.0+0x8c>)
 81013de:	4641      	mov	r1, r8
 81013e0:	4623      	mov	r3, r4
 81013e2:	4638      	mov	r0, r7
 81013e4:	9201      	str	r2, [sp, #4]
 81013e6:	4a0f      	ldr	r2, [pc, #60]	; (8101424 <httpc_create_request_string.constprop.0.isra.0+0x98>)
 81013e8:	9402      	str	r4, [sp, #8]
 81013ea:	9500      	str	r5, [sp, #0]
 81013ec:	f025 f958 	bl	81266a0 <sniprintf>
}
 81013f0:	b004      	add	sp, #16
 81013f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		LWIP_ASSERT("server_name != NULL", server_name != NULL);
 81013f6:	4b0c      	ldr	r3, [pc, #48]	; (8101428 <httpc_create_request_string.constprop.0.isra.0+0x9c>)
 81013f8:	f240 12db 	movw	r2, #475	; 0x1db
 81013fc:	490b      	ldr	r1, [pc, #44]	; (810142c <httpc_create_request_string.constprop.0.isra.0+0xa0>)
 81013fe:	480c      	ldr	r0, [pc, #48]	; (8101430 <httpc_create_request_string.constprop.0.isra.0+0xa4>)
 8101400:	f024 ff98 	bl	8126334 <iprintf>
 8101404:	e7da      	b.n	81013bc <httpc_create_request_string.constprop.0.isra.0+0x30>
		LWIP_ASSERT("server_name != NULL", server_name != NULL);
 8101406:	4b08      	ldr	r3, [pc, #32]	; (8101428 <httpc_create_request_string.constprop.0.isra.0+0x9c>)
 8101408:	f240 12e3 	movw	r2, #483	; 0x1e3
 810140c:	4907      	ldr	r1, [pc, #28]	; (810142c <httpc_create_request_string.constprop.0.isra.0+0xa0>)
 810140e:	4808      	ldr	r0, [pc, #32]	; (8101430 <httpc_create_request_string.constprop.0.isra.0+0xa4>)
 8101410:	f024 ff90 	bl	8126334 <iprintf>
 8101414:	e7c4      	b.n	81013a0 <httpc_create_request_string.constprop.0.isra.0+0x14>
 8101416:	bf00      	nop
 8101418:	0812b0ac 	.word	0x0812b0ac
 810141c:	0812b13c 	.word	0x0812b13c
 8101420:	0812b050 	.word	0x0812b050
 8101424:	0812b0e4 	.word	0x0812b0e4
 8101428:	0812afec 	.word	0x0812afec
 810142c:	0812b03c 	.word	0x0812b03c
 8101430:	0812b014 	.word	0x0812b014

08101434 <httpc_init_connection_common.constprop.0>:
static err_t httpc_init_connection_common(httpc_state_t **connection, const httpc_connection_t *settings,
 8101434:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8101438:	b085      	sub	sp, #20
 810143a:	460d      	mov	r5, r1
 810143c:	4690      	mov	r8, r2
 810143e:	461e      	mov	r6, r3
 8101440:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
 8101444:	9003      	str	r0, [sp, #12]
	LWIP_ASSERT("uri != NULL", uri != NULL);
 8101446:	f1ba 0f00 	cmp.w	sl, #0
 810144a:	d063      	beq.n	8101514 <httpc_init_connection_common.constprop.0+0xe0>
	req_len = httpc_create_request_string(settings, server_name, server_port, uri, use_host, NULL, 0);
 810144c:	f04f 0900 	mov.w	r9, #0
 8101450:	4653      	mov	r3, sl
 8101452:	4632      	mov	r2, r6
 8101454:	4641      	mov	r1, r8
 8101456:	46b3      	mov	fp, r6
 8101458:	e9cd 9900 	strd	r9, r9, [sp]
 810145c:	79a8      	ldrb	r0, [r5, #6]
 810145e:	f7ff ff95 	bl	810138c <httpc_create_request_string.constprop.0.isra.0>
	if ((mem_alloc_len < alloc_len) || (req_len + 1 > 0xFFFF)) {
 8101462:	f64f 73fe 	movw	r3, #65534	; 0xfffe
	req_len = httpc_create_request_string(settings, server_name, server_port, uri, use_host, NULL, 0);
 8101466:	4607      	mov	r7, r0
	if ((mem_alloc_len < alloc_len) || (req_len + 1 > 0xFFFF)) {
 8101468:	4298      	cmp	r0, r3
 810146a:	d861      	bhi.n	8101530 <httpc_init_connection_common.constprop.0+0xfc>
	req = (httpc_state_t*) mem_malloc((mem_size_t) alloc_len);
 810146c:	2034      	movs	r0, #52	; 0x34
 810146e:	f019 ffa7 	bl	811b3c0 <mem_malloc>
	if (req == NULL) {
 8101472:	4604      	mov	r4, r0
 8101474:	2800      	cmp	r0, #0
 8101476:	d064      	beq.n	8101542 <httpc_init_connection_common.constprop.0+0x10e>
	memset(req, 0, sizeof(httpc_state_t));
 8101478:	4649      	mov	r1, r9
 810147a:	2234      	movs	r2, #52	; 0x34
 810147c:	f023 ffbc 	bl	81253f8 <memset>
	req->request = pbuf_alloc(PBUF_RAW, (u16_t) (req_len + 1), PBUF_RAM);
 8101480:	4648      	mov	r0, r9
	req->timeout_ticks = HTTPC_POLL_TIMEOUT;
 8101482:	2364      	movs	r3, #100	; 0x64
	req->request = pbuf_alloc(PBUF_RAW, (u16_t) (req_len + 1), PBUF_RAM);
 8101484:	f107 0901 	add.w	r9, r7, #1
 8101488:	f44f 7220 	mov.w	r2, #640	; 0x280
 810148c:	fa1f f189 	uxth.w	r1, r9
	req->timeout_ticks = HTTPC_POLL_TIMEOUT;
 8101490:	60e3      	str	r3, [r4, #12]
	req->request = pbuf_alloc(PBUF_RAW, (u16_t) (req_len + 1), PBUF_RAM);
 8101492:	f01a fcb3 	bl	811bdfc <pbuf_alloc>
 8101496:	6120      	str	r0, [r4, #16]
	if (req->request == NULL) {
 8101498:	2800      	cmp	r0, #0
 810149a:	d043      	beq.n	8101524 <httpc_init_connection_common.constprop.0+0xf0>
	if (req->request->next != NULL) {
 810149c:	6803      	ldr	r3, [r0, #0]
 810149e:	2b00      	cmp	r3, #0
 81014a0:	d140      	bne.n	8101524 <httpc_init_connection_common.constprop.0+0xf0>
	req->hdr_content_len = HTTPC_CONTENT_LEN_INVALID;
 81014a2:	f04f 33ff 	mov.w	r3, #4294967295
 81014a6:	62e3      	str	r3, [r4, #44]	; 0x2c
	req->pcb = altcp_new(settings->altcp_allocator);
 81014a8:	f01c fa1e 	bl	811d8e8 <tcp_new>
 81014ac:	6020      	str	r0, [r4, #0]
	if (req->pcb == NULL) {
 81014ae:	2800      	cmp	r0, #0
 81014b0:	d038      	beq.n	8101524 <httpc_init_connection_common.constprop.0+0xf0>
	req->remote_port = settings->use_proxy ? settings->proxy_port : server_port;
 81014b2:	79ab      	ldrb	r3, [r5, #6]
 81014b4:	bb63      	cbnz	r3, 8101510 <httpc_init_connection_common.constprop.0+0xdc>
	altcp_arg(req->pcb, req);
 81014b6:	4621      	mov	r1, r4
	req->remote_port = settings->use_proxy ? settings->proxy_port : server_port;
 81014b8:	8126      	strh	r6, [r4, #8]
	altcp_arg(req->pcb, req);
 81014ba:	f01b fc31 	bl	811cd20 <tcp_arg>
	altcp_recv(req->pcb, httpc_tcp_recv);
 81014be:	4922      	ldr	r1, [pc, #136]	; (8101548 <httpc_init_connection_common.constprop.0+0x114>)
 81014c0:	6820      	ldr	r0, [r4, #0]
 81014c2:	f01b fc31 	bl	811cd28 <tcp_recv>
	altcp_err(req->pcb, httpc_tcp_err);
 81014c6:	4921      	ldr	r1, [pc, #132]	; (810154c <httpc_init_connection_common.constprop.0+0x118>)
 81014c8:	6820      	ldr	r0, [r4, #0]
 81014ca:	f01b fc65 	bl	811cd98 <tcp_err>
	altcp_poll(req->pcb, httpc_tcp_poll, HTTPC_POLL_INTERVAL);
 81014ce:	2203      	movs	r2, #3
 81014d0:	491f      	ldr	r1, [pc, #124]	; (8101550 <httpc_init_connection_common.constprop.0+0x11c>)
 81014d2:	6820      	ldr	r0, [r4, #0]
 81014d4:	f01b fc82 	bl	811cddc <tcp_poll>
	altcp_sent(req->pcb, httpc_tcp_sent);
 81014d8:	491e      	ldr	r1, [pc, #120]	; (8101554 <httpc_init_connection_common.constprop.0+0x120>)
 81014da:	6820      	ldr	r0, [r4, #0]
 81014dc:	f01b fc40 	bl	811cd60 <tcp_sent>
	req_len2 = httpc_create_request_string(settings, server_name, server_port, uri, use_host,
 81014e0:	f8cd 9004 	str.w	r9, [sp, #4]
			(char*) req->request->payload, req_len + 1);
 81014e4:	6920      	ldr	r0, [r4, #16]
	req_len2 = httpc_create_request_string(settings, server_name, server_port, uri, use_host,
 81014e6:	4653      	mov	r3, sl
 81014e8:	465a      	mov	r2, fp
 81014ea:	4641      	mov	r1, r8
 81014ec:	6840      	ldr	r0, [r0, #4]
 81014ee:	9000      	str	r0, [sp, #0]
 81014f0:	79a8      	ldrb	r0, [r5, #6]
 81014f2:	f7ff ff4b 	bl	810138c <httpc_create_request_string.constprop.0.isra.0>
	if (req_len2 != req_len) {
 81014f6:	4287      	cmp	r7, r0
 81014f8:	d11d      	bne.n	8101536 <httpc_init_connection_common.constprop.0+0x102>
	req->recv_fn = recv_fn;
 81014fa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
	return ERR_OK;
 81014fc:	2000      	movs	r0, #0
	req->conn_settings = settings;
 81014fe:	e9c4 3507 	strd	r3, r5, [r4, #28]
	req->callback_arg = callback_arg;
 8101502:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8101504:	6263      	str	r3, [r4, #36]	; 0x24
	*connection = req;
 8101506:	9b03      	ldr	r3, [sp, #12]
 8101508:	601c      	str	r4, [r3, #0]
}
 810150a:	b005      	add	sp, #20
 810150c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	req->remote_port = settings->use_proxy ? settings->proxy_port : server_port;
 8101510:	88ae      	ldrh	r6, [r5, #4]
 8101512:	e7d0      	b.n	81014b6 <httpc_init_connection_common.constprop.0+0x82>
	LWIP_ASSERT("uri != NULL", uri != NULL);
 8101514:	4b10      	ldr	r3, [pc, #64]	; (8101558 <httpc_init_connection_common.constprop.0+0x124>)
 8101516:	f44f 72fb 	mov.w	r2, #502	; 0x1f6
 810151a:	4910      	ldr	r1, [pc, #64]	; (810155c <httpc_init_connection_common.constprop.0+0x128>)
 810151c:	4810      	ldr	r0, [pc, #64]	; (8101560 <httpc_init_connection_common.constprop.0+0x12c>)
 810151e:	f024 ff09 	bl	8126334 <iprintf>
 8101522:	e793      	b.n	810144c <httpc_init_connection_common.constprop.0+0x18>
		httpc_free_state(req);
 8101524:	4620      	mov	r0, r4
 8101526:	f7ff fee9 	bl	81012fc <httpc_free_state>
		return ERR_MEM;
 810152a:	f04f 30ff 	mov.w	r0, #4294967295
 810152e:	e7ec      	b.n	810150a <httpc_init_connection_common.constprop.0+0xd6>
		return ERR_VAL;
 8101530:	f06f 0005 	mvn.w	r0, #5
 8101534:	e7e9      	b.n	810150a <httpc_init_connection_common.constprop.0+0xd6>
		httpc_free_state(req);
 8101536:	4620      	mov	r0, r4
 8101538:	f7ff fee0 	bl	81012fc <httpc_free_state>
		return ERR_VAL;
 810153c:	f06f 0005 	mvn.w	r0, #5
 8101540:	e7e3      	b.n	810150a <httpc_init_connection_common.constprop.0+0xd6>
		return ERR_MEM;
 8101542:	f04f 30ff 	mov.w	r0, #4294967295
 8101546:	e7e0      	b.n	810150a <httpc_init_connection_common.constprop.0+0xd6>
 8101548:	081018cd 	.word	0x081018cd
 810154c:	081015f9 	.word	0x081015f9
 8101550:	08101891 	.word	0x08101891
 8101554:	081012a9 	.word	0x081012a9
 8101558:	0812afec 	.word	0x0812afec
 810155c:	0812b18c 	.word	0x0812b18c
 8101560:	0812b014 	.word	0x0812b014

08101564 <HttpClientPageResultCallback>:
		err_t err) {
 8101564:	b530      	push	{r4, r5, lr}
 8101566:	b083      	sub	sp, #12
 8101568:	f99d 5018 	ldrsb.w	r5, [sp, #24]
	if (httpc_result != HTTPC_RESULT_OK) {
 810156c:	b949      	cbnz	r1, 8101582 <HttpClientPageResultCallback+0x1e>
	if (err != ERR_OK) {
 810156e:	b9d5      	cbnz	r5, 81015a6 <HttpClientPageResultCallback+0x42>
 8101570:	4c18      	ldr	r4, [pc, #96]	; (81015d4 <HttpClientPageResultCallback+0x70>)
	returnpage(rxbuffer, down_total, err);
 8101572:	462a      	mov	r2, r5
 8101574:	6821      	ldr	r1, [r4, #0]
 8101576:	4818      	ldr	r0, [pc, #96]	; (81015d8 <HttpClientPageResultCallback+0x74>)
}
 8101578:	b003      	add	sp, #12
 810157a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
	returnpage(rxbuffer, down_total, err);
 810157e:	f007 bb91 	b.w	8108ca4 <returnpage>
 8101582:	2909      	cmp	r1, #9
 8101584:	460c      	mov	r4, r1
	switch (err) {
 8101586:	d823      	bhi.n	81015d0 <HttpClientPageResultCallback+0x6c>
 8101588:	4b14      	ldr	r3, [pc, #80]	; (81015dc <HttpClientPageResultCallback+0x78>)
 810158a:	f853 2021 	ldr.w	r2, [r3, r1, lsl #2]
	printf("clientresult: %s\n", msg);
 810158e:	4611      	mov	r1, r2
 8101590:	4813      	ldr	r0, [pc, #76]	; (81015e0 <HttpClientPageResultCallback+0x7c>)
 8101592:	9201      	str	r2, [sp, #4]
 8101594:	f024 fece 	bl	8126334 <iprintf>
		printf("HttpClientPageResultCallback: %u: %s\n", httpc_result, clientresult(httpc_result));
 8101598:	9a01      	ldr	r2, [sp, #4]
 810159a:	4621      	mov	r1, r4
 810159c:	4811      	ldr	r0, [pc, #68]	; (81015e4 <HttpClientPageResultCallback+0x80>)
 810159e:	f024 fec9 	bl	8126334 <iprintf>
	if (err != ERR_OK) {
 81015a2:	2d00      	cmp	r5, #0
 81015a4:	d0e4      	beq.n	8101570 <HttpClientPageResultCallback+0xc>
	if ((err > 0) || (-err >= (err_t) LWIP_ARRAYSIZE(lerr_strerr))) {
 81015a6:	f105 0310 	add.w	r3, r5, #16
 81015aa:	b2db      	uxtb	r3, r3
 81015ac:	2b10      	cmp	r3, #16
 81015ae:	d905      	bls.n	81015bc <HttpClientPageResultCallback+0x58>
		printf("LWIP: Unknown error: total=%d\n", down_total);
 81015b0:	4c08      	ldr	r4, [pc, #32]	; (81015d4 <HttpClientPageResultCallback+0x70>)
 81015b2:	480d      	ldr	r0, [pc, #52]	; (81015e8 <HttpClientPageResultCallback+0x84>)
 81015b4:	6821      	ldr	r1, [r4, #0]
 81015b6:	f024 febd 	bl	8126334 <iprintf>
 81015ba:	e7da      	b.n	8101572 <HttpClientPageResultCallback+0xe>
		printf("LWIP error %d: total=%d, %s\n", -err, down_total, lerr_strerr[-err]);
 81015bc:	4269      	negs	r1, r5
 81015be:	4c05      	ldr	r4, [pc, #20]	; (81015d4 <HttpClientPageResultCallback+0x70>)
 81015c0:	4b0a      	ldr	r3, [pc, #40]	; (81015ec <HttpClientPageResultCallback+0x88>)
 81015c2:	6822      	ldr	r2, [r4, #0]
 81015c4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 81015c8:	4809      	ldr	r0, [pc, #36]	; (81015f0 <HttpClientPageResultCallback+0x8c>)
 81015ca:	f024 feb3 	bl	8126334 <iprintf>
}
 81015ce:	e7d0      	b.n	8101572 <HttpClientPageResultCallback+0xe>
		printf("HttpClientPageResultCallback: %u: %s\n", httpc_result, clientresult(httpc_result));
 81015d0:	4a08      	ldr	r2, [pc, #32]	; (81015f4 <HttpClientPageResultCallback+0x90>)
 81015d2:	e7dc      	b.n	810158e <HttpClientPageResultCallback+0x2a>
 81015d4:	20001670 	.word	0x20001670
 81015d8:	20001678 	.word	0x20001678
 81015dc:	0812b55c 	.word	0x0812b55c
 81015e0:	0812b1b4 	.word	0x0812b1b4
 81015e4:	0812b1c8 	.word	0x0812b1c8
 81015e8:	0812b1f0 	.word	0x0812b1f0
 81015ec:	0812b584 	.word	0x0812b584
 81015f0:	0812b210 	.word	0x0812b210
 81015f4:	0812b198 	.word	0x0812b198

081015f8 <httpc_tcp_err>:
static void httpc_tcp_err(void *arg, err_t err) {
 81015f8:	b570      	push	{r4, r5, r6, lr}
 81015fa:	4604      	mov	r4, r0
 81015fc:	b082      	sub	sp, #8
	printf("httpc_tcp_err: %d", err);
 81015fe:	480c      	ldr	r0, [pc, #48]	; (8101630 <httpc_tcp_err+0x38>)
static void httpc_tcp_err(void *arg, err_t err) {
 8101600:	460d      	mov	r5, r1
	printf("httpc_tcp_err: %d", err);
 8101602:	f024 fe97 	bl	8126334 <iprintf>
	if (req != NULL) {
 8101606:	b184      	cbz	r4, 810162a <httpc_tcp_err+0x32>
		req->pcb = NULL;
 8101608:	2300      	movs	r3, #0
		if (req->conn_settings != NULL) {
 810160a:	6a22      	ldr	r2, [r4, #32]
		req->pcb = NULL;
 810160c:	6023      	str	r3, [r4, #0]
		if (req->conn_settings != NULL) {
 810160e:	b132      	cbz	r2, 810161e <httpc_tcp_err+0x26>
			if (req->conn_settings->result_fn != NULL) {
 8101610:	6896      	ldr	r6, [r2, #8]
 8101612:	b126      	cbz	r6, 810161e <httpc_tcp_err+0x26>
				req->conn_settings->result_fn(req->callback_arg, result, req->rx_content_len, server_response, err);
 8101614:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8101616:	2104      	movs	r1, #4
 8101618:	9500      	str	r5, [sp, #0]
 810161a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 810161c:	47b0      	blx	r6
		return httpc_free_state(req);
 810161e:	4620      	mov	r0, r4
}
 8101620:	b002      	add	sp, #8
 8101622:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		return httpc_free_state(req);
 8101626:	f7ff be69 	b.w	81012fc <httpc_free_state>
}
 810162a:	b002      	add	sp, #8
 810162c:	bd70      	pop	{r4, r5, r6, pc}
 810162e:	bf00      	nop
 8101630:	0812b230 	.word	0x0812b230

08101634 <HttpClientFileResultCallback>:
		err_t err) {
 8101634:	b5f0      	push	{r4, r5, r6, r7, lr}
	http_downloading = NOT_LOADING;		// whatever the result
 8101636:	4825      	ldr	r0, [pc, #148]	; (81016cc <HttpClientFileResultCallback+0x98>)
		err_t err) {
 8101638:	b083      	sub	sp, #12
	http_downloading = NOT_LOADING;		// whatever the result
 810163a:	2400      	movs	r4, #0
		err_t err) {
 810163c:	4616      	mov	r6, r2
 810163e:	461d      	mov	r5, r3
 8101640:	f99d 7020 	ldrsb.w	r7, [sp, #32]
	http_downloading = NOT_LOADING;		// whatever the result
 8101644:	6004      	str	r4, [r0, #0]
	if (httpc_result != HTTPC_RESULT_OK) {
 8101646:	b971      	cbnz	r1, 8101666 <HttpClientFileResultCallback+0x32>
	if (err != ERR_OK) {
 8101648:	2f00      	cmp	r7, #0
 810164a:	d13d      	bne.n	81016c8 <HttpClientFileResultCallback+0x94>
	if (flash_memptr != 0) {
 810164c:	4b20      	ldr	r3, [pc, #128]	; (81016d0 <HttpClientFileResultCallback+0x9c>)
 810164e:	681b      	ldr	r3, [r3, #0]
 8101650:	b10b      	cbz	r3, 8101656 <HttpClientFileResultCallback+0x22>
		memclose();
 8101652:	f7ff fd4d 	bl	81010f0 <memclose>
	printf("HttpClientFileResultCallback: srv_res=%lu, content bytes=%lu\n", srv_res, rx_content_len);
 8101656:	4632      	mov	r2, r6
 8101658:	4629      	mov	r1, r5
 810165a:	481e      	ldr	r0, [pc, #120]	; (81016d4 <HttpClientFileResultCallback+0xa0>)
}
 810165c:	b003      	add	sp, #12
 810165e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	printf("HttpClientFileResultCallback: srv_res=%lu, content bytes=%lu\n", srv_res, rx_content_len);
 8101662:	f024 be67 	b.w	8126334 <iprintf>
 8101666:	2909      	cmp	r1, #9
 8101668:	460c      	mov	r4, r1
	switch (err) {
 810166a:	d821      	bhi.n	81016b0 <HttpClientFileResultCallback+0x7c>
 810166c:	4b1a      	ldr	r3, [pc, #104]	; (81016d8 <HttpClientFileResultCallback+0xa4>)
 810166e:	f853 2021 	ldr.w	r2, [r3, r1, lsl #2]
	printf("clientresult: %s\n", msg);
 8101672:	4611      	mov	r1, r2
 8101674:	4819      	ldr	r0, [pc, #100]	; (81016dc <HttpClientFileResultCallback+0xa8>)
 8101676:	9201      	str	r2, [sp, #4]
 8101678:	f024 fe5c 	bl	8126334 <iprintf>
		printf("HttpClientFileResultCallback: %u: %s\n", httpc_result, clientresult(httpc_result));
 810167c:	9a01      	ldr	r2, [sp, #4]
 810167e:	4621      	mov	r1, r4
 8101680:	4817      	ldr	r0, [pc, #92]	; (81016e0 <HttpClientFileResultCallback+0xac>)
 8101682:	f024 fe57 	bl	8126334 <iprintf>
		flash_memptr = 0;
 8101686:	4c12      	ldr	r4, [pc, #72]	; (81016d0 <HttpClientFileResultCallback+0x9c>)
 8101688:	2300      	movs	r3, #0
		nxt_abort = 1;
 810168a:	2201      	movs	r2, #1
		flash_memptr = 0;
 810168c:	6023      	str	r3, [r4, #0]
		nxt_abort = 1;
 810168e:	4b15      	ldr	r3, [pc, #84]	; (81016e4 <HttpClientFileResultCallback+0xb0>)
 8101690:	601a      	str	r2, [r3, #0]
	if (err != ERR_OK) {
 8101692:	2f00      	cmp	r7, #0
 8101694:	d0df      	beq.n	8101656 <HttpClientFileResultCallback+0x22>
	if ((err > 0) || (-err >= (err_t) LWIP_ARRAYSIZE(lerr_strerr))) {
 8101696:	f107 0310 	add.w	r3, r7, #16
 810169a:	b2db      	uxtb	r3, r3
 810169c:	2b10      	cmp	r3, #16
 810169e:	d909      	bls.n	81016b4 <HttpClientFileResultCallback+0x80>
		printf("LWIP: Unknown error: total=%d\n", down_total);
 81016a0:	4b11      	ldr	r3, [pc, #68]	; (81016e8 <HttpClientFileResultCallback+0xb4>)
 81016a2:	4812      	ldr	r0, [pc, #72]	; (81016ec <HttpClientFileResultCallback+0xb8>)
 81016a4:	6819      	ldr	r1, [r3, #0]
 81016a6:	f024 fe45 	bl	8126334 <iprintf>
		flash_memptr = 0;
 81016aa:	2300      	movs	r3, #0
 81016ac:	6023      	str	r3, [r4, #0]
	if (flash_memptr != 0) {
 81016ae:	e7d2      	b.n	8101656 <HttpClientFileResultCallback+0x22>
		printf("HttpClientFileResultCallback: %u: %s\n", httpc_result, clientresult(httpc_result));
 81016b0:	4a0f      	ldr	r2, [pc, #60]	; (81016f0 <HttpClientFileResultCallback+0xbc>)
 81016b2:	e7de      	b.n	8101672 <HttpClientFileResultCallback+0x3e>
		printf("LWIP error %d: total=%d, %s\n", -err, down_total, lerr_strerr[-err]);
 81016b4:	4279      	negs	r1, r7
 81016b6:	4b0f      	ldr	r3, [pc, #60]	; (81016f4 <HttpClientFileResultCallback+0xc0>)
 81016b8:	4a0b      	ldr	r2, [pc, #44]	; (81016e8 <HttpClientFileResultCallback+0xb4>)
 81016ba:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 81016be:	6812      	ldr	r2, [r2, #0]
 81016c0:	480d      	ldr	r0, [pc, #52]	; (81016f8 <HttpClientFileResultCallback+0xc4>)
 81016c2:	f024 fe37 	bl	8126334 <iprintf>
}
 81016c6:	e7f0      	b.n	81016aa <HttpClientFileResultCallback+0x76>
 81016c8:	4c01      	ldr	r4, [pc, #4]	; (81016d0 <HttpClientFileResultCallback+0x9c>)
 81016ca:	e7e4      	b.n	8101696 <HttpClientFileResultCallback+0x62>
 81016cc:	200018bc 	.word	0x200018bc
 81016d0:	2000085c 	.word	0x2000085c
 81016d4:	0812b26c 	.word	0x0812b26c
 81016d8:	0812b55c 	.word	0x0812b55c
 81016dc:	0812b1b4 	.word	0x0812b1b4
 81016e0:	0812b244 	.word	0x0812b244
 81016e4:	200030e0 	.word	0x200030e0
 81016e8:	20001670 	.word	0x20001670
 81016ec:	0812b1f0 	.word	0x0812b1f0
 81016f0:	0812b198 	.word	0x0812b198
 81016f4:	0812b584 	.word	0x0812b584
 81016f8:	0812b210 	.word	0x0812b210

081016fc <httpc_dns_found>:
static void httpc_dns_found(const char *hostname, const ip_addr_t *ipaddr, void *arg) {
 81016fc:	b530      	push	{r4, r5, lr}
 81016fe:	4614      	mov	r4, r2
 8101700:	b083      	sub	sp, #12
	if (ipaddr != NULL) {
 8101702:	b1b1      	cbz	r1, 8101732 <httpc_dns_found+0x36>
		err = httpc_get_internal_addr(req, ipaddr);
 8101704:	4610      	mov	r0, r2
 8101706:	f7ff fdd9 	bl	81012bc <httpc_get_internal_addr>
		if (err == ERR_OK) {
 810170a:	b180      	cbz	r0, 810172e <httpc_dns_found+0x32>
		result = HTTPC_RESULT_ERR_CONNECT;
 810170c:	2102      	movs	r1, #2
	if (req != NULL) {
 810170e:	b174      	cbz	r4, 810172e <httpc_dns_found+0x32>
		if (req->conn_settings != NULL) {
 8101710:	6a23      	ldr	r3, [r4, #32]
 8101712:	b133      	cbz	r3, 8101722 <httpc_dns_found+0x26>
			if (req->conn_settings->result_fn != NULL) {
 8101714:	689d      	ldr	r5, [r3, #8]
 8101716:	b125      	cbz	r5, 8101722 <httpc_dns_found+0x26>
				req->conn_settings->result_fn(req->callback_arg, result, req->rx_content_len, server_response, err);
 8101718:	9000      	str	r0, [sp, #0]
 810171a:	2300      	movs	r3, #0
 810171c:	e9d4 0209 	ldrd	r0, r2, [r4, #36]	; 0x24
 8101720:	47a8      	blx	r5
		return httpc_free_state(req);
 8101722:	4620      	mov	r0, r4
}
 8101724:	b003      	add	sp, #12
 8101726:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
		return httpc_free_state(req);
 810172a:	f7ff bde7 	b.w	81012fc <httpc_free_state>
}
 810172e:	b003      	add	sp, #12
 8101730:	bd30      	pop	{r4, r5, pc}
		result = HTTPC_RESULT_ERR_HOSTNAME;
 8101732:	2103      	movs	r1, #3
		err = ERR_ARG;
 8101734:	f06f 000f 	mvn.w	r0, #15
 8101738:	e7e9      	b.n	810170e <httpc_dns_found+0x12>
 810173a:	bf00      	nop

0810173c <httpc_tcp_connected>:
	r = altcp_write(req->pcb, req->request->payload, req->request->len - 1, TCP_WRITE_FLAG_COPY);
 810173c:	6901      	ldr	r1, [r0, #16]
 810173e:	2301      	movs	r3, #1
 8101740:	894a      	ldrh	r2, [r1, #10]
 8101742:	6849      	ldr	r1, [r1, #4]
 8101744:	3a01      	subs	r2, #1
static err_t httpc_tcp_connected(void *arg, struct altcp_pcb *pcb, err_t err) {
 8101746:	b570      	push	{r4, r5, r6, lr}
	r = altcp_write(req->pcb, req->request->payload, req->request->len - 1, TCP_WRITE_FLAG_COPY);
 8101748:	b292      	uxth	r2, r2
static err_t httpc_tcp_connected(void *arg, struct altcp_pcb *pcb, err_t err) {
 810174a:	b082      	sub	sp, #8
 810174c:	4604      	mov	r4, r0
	r = altcp_write(req->pcb, req->request->payload, req->request->len - 1, TCP_WRITE_FLAG_COPY);
 810174e:	6800      	ldr	r0, [r0, #0]
 8101750:	f01e f8be 	bl	811f8d0 <tcp_write>
	if (r != ERR_OK) {
 8101754:	4605      	mov	r5, r0
 8101756:	b948      	cbnz	r0, 810176c <httpc_tcp_connected+0x30>
	pbuf_free(req->request);
 8101758:	6920      	ldr	r0, [r4, #16]
 810175a:	f01a fd21 	bl	811c1a0 <pbuf_free>
	altcp_output(req->pcb);
 810175e:	6820      	ldr	r0, [r4, #0]
	req->request = NULL;
 8101760:	6125      	str	r5, [r4, #16]
	altcp_output(req->pcb);
 8101762:	f01e fecf 	bl	8120504 <tcp_output>
}
 8101766:	4628      	mov	r0, r5
 8101768:	b002      	add	sp, #8
 810176a:	bd70      	pop	{r4, r5, r6, pc}
		if (req->conn_settings != NULL) {
 810176c:	6a23      	ldr	r3, [r4, #32]
 810176e:	b13b      	cbz	r3, 8101780 <httpc_tcp_connected+0x44>
			if (req->conn_settings->result_fn != NULL) {
 8101770:	689e      	ldr	r6, [r3, #8]
 8101772:	b12e      	cbz	r6, 8101780 <httpc_tcp_connected+0x44>
				req->conn_settings->result_fn(req->callback_arg, result, req->rx_content_len, server_response, err);
 8101774:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8101776:	2300      	movs	r3, #0
 8101778:	9000      	str	r0, [sp, #0]
 810177a:	2107      	movs	r1, #7
 810177c:	6a60      	ldr	r0, [r4, #36]	; 0x24
 810177e:	47b0      	blx	r6
		return httpc_free_state(req);
 8101780:	4620      	mov	r0, r4
}
 8101782:	b002      	add	sp, #8
 8101784:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		return httpc_free_state(req);
 8101788:	f7ff bdb8 	b.w	81012fc <httpc_free_state>

0810178c <HttpClientPageReceiveCallback>:

// build a webpage from pbufs
void HttpClientPageReceiveCallback(void *arg, struct altcp_pcb *pcb, struct pbuf *p, err_t err) {
 810178c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8101790:	461c      	mov	r4, r3
	struct pbuf *q;
	int count = 0, tlen = 0, len = 0;

//	printf("HttpClientPageReceiveCallback:\n");

	LWIP_ASSERT("p != NULL", p != NULL);
 8101792:	2a00      	cmp	r2, #0
 8101794:	d048      	beq.n	8101828 <HttpClientPageReceiveCallback+0x9c>
	if (err != ERR_OK) {
 8101796:	2b00      	cmp	r3, #0
 8101798:	d14f      	bne.n	810183a <HttpClientPageReceiveCallback+0xae>
 810179a:	4688      	mov	r8, r1
 810179c:	4617      	mov	r7, r2
 810179e:	4614      	mov	r4, r2
 81017a0:	4d33      	ldr	r5, [pc, #204]	; (8101870 <HttpClientPageReceiveCallback+0xe4>)
 81017a2:	4e34      	ldr	r6, [pc, #208]	; (8101874 <HttpClientPageReceiveCallback+0xe8>)
		printf("LWIP error %d: total=%d, %s\n", -err, down_total, lerr_strerr[-err]);
 81017a4:	f8df 90e4 	ldr.w	r9, [pc, #228]	; 810188c <HttpClientPageReceiveCallback+0x100>
		count += q->len;
		tlen = q->tot_len;
		len = q->len;

		buf = q->payload;
		for (i = 0; i < q->len; i++) {
 81017a8:	8963      	ldrh	r3, [r4, #10]
		buf = q->payload;
 81017aa:	f8d4 c004 	ldr.w	ip, [r4, #4]
		for (i = 0; i < q->len; i++) {
 81017ae:	b1bb      	cbz	r3, 81017e0 <HttpClientPageReceiveCallback+0x54>
 81017b0:	2300      	movs	r3, #0
//			putchar(buf[i]);
			if (down_total < (sizeof(rxbuffer) - 1)) {
 81017b2:	f240 211a 	movw	r1, #538	; 0x21a
				rxbuffer[down_total++] = buf[i];		// add recvd page data into buffer
			} else {
				rxbuffer[(sizeof(rxbuffer) - 1)] = 0;
 81017b6:	469e      	mov	lr, r3
 81017b8:	e007      	b.n	81017ca <HttpClientPageReceiveCallback+0x3e>
				rxbuffer[down_total++] = buf[i];		// add recvd page data into buffer
 81017ba:	602a      	str	r2, [r5, #0]
 81017bc:	f81c 2003 	ldrb.w	r2, [ip, r3]
		for (i = 0; i < q->len; i++) {
 81017c0:	3301      	adds	r3, #1
				rxbuffer[down_total++] = buf[i];		// add recvd page data into buffer
 81017c2:	5432      	strb	r2, [r6, r0]
		for (i = 0; i < q->len; i++) {
 81017c4:	8962      	ldrh	r2, [r4, #10]
 81017c6:	4293      	cmp	r3, r2
 81017c8:	da0a      	bge.n	81017e0 <HttpClientPageReceiveCallback+0x54>
			if (down_total < (sizeof(rxbuffer) - 1)) {
 81017ca:	6828      	ldr	r0, [r5, #0]
 81017cc:	4288      	cmp	r0, r1
				rxbuffer[down_total++] = buf[i];		// add recvd page data into buffer
 81017ce:	f100 0201 	add.w	r2, r0, #1
			if (down_total < (sizeof(rxbuffer) - 1)) {
 81017d2:	d9f2      	bls.n	81017ba <HttpClientPageReceiveCallback+0x2e>
		for (i = 0; i < q->len; i++) {
 81017d4:	3301      	adds	r3, #1
				rxbuffer[(sizeof(rxbuffer) - 1)] = 0;
 81017d6:	f886 e21b 	strb.w	lr, [r6, #539]	; 0x21b
		for (i = 0; i < q->len; i++) {
 81017da:	8962      	ldrh	r2, [r4, #10]
 81017dc:	4293      	cmp	r3, r2
 81017de:	dbf4      	blt.n	81017ca <HttpClientPageReceiveCallback+0x3e>
			}
		}

		altcp_recved(pcb, p->tot_len);
 81017e0:	8939      	ldrh	r1, [r7, #8]
 81017e2:	4640      	mov	r0, r8
 81017e4:	f01b f95c 	bl	811caa0 <tcp_recved>
		err = pbuf_free_callback(p);
 81017e8:	4638      	mov	r0, r7
 81017ea:	f017 fb09 	bl	8118e00 <pbuf_free_callback>
		if (err != ERR_OK) {
 81017ee:	4682      	mov	sl, r0
 81017f0:	b920      	cbnz	r0, 81017fc <HttpClientPageReceiveCallback+0x70>
	for (q = p; q != NULL; q = q->next) {
 81017f2:	6824      	ldr	r4, [r4, #0]
 81017f4:	2c00      	cmp	r4, #0
 81017f6:	d1d7      	bne.n	81017a8 <HttpClientPageReceiveCallback+0x1c>
			putchar('!');
			printlwiperr(err);
		}
//		printf("HttpClientPageReceiveCallback: chunk=%d, tlen=%d, len=%d, total=%d\n", count, tlen, len, tlen);
	}
}
 81017f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			putchar('!');
 81017fc:	2021      	movs	r0, #33	; 0x21
 81017fe:	f024 fdb1 	bl	8126364 <putchar>
	if ((err > 0) || (-err >= (err_t) LWIP_ARRAYSIZE(lerr_strerr))) {
 8101802:	f10a 0310 	add.w	r3, sl, #16
 8101806:	b2db      	uxtb	r3, r3
 8101808:	2b10      	cmp	r3, #16
 810180a:	d904      	bls.n	8101816 <HttpClientPageReceiveCallback+0x8a>
		printf("LWIP: Unknown error: total=%d\n", down_total);
 810180c:	6829      	ldr	r1, [r5, #0]
 810180e:	481a      	ldr	r0, [pc, #104]	; (8101878 <HttpClientPageReceiveCallback+0xec>)
 8101810:	f024 fd90 	bl	8126334 <iprintf>
 8101814:	e7ed      	b.n	81017f2 <HttpClientPageReceiveCallback+0x66>
		printf("LWIP error %d: total=%d, %s\n", -err, down_total, lerr_strerr[-err]);
 8101816:	f1ca 0100 	rsb	r1, sl, #0
 810181a:	682a      	ldr	r2, [r5, #0]
 810181c:	4817      	ldr	r0, [pc, #92]	; (810187c <HttpClientPageReceiveCallback+0xf0>)
 810181e:	f859 3021 	ldr.w	r3, [r9, r1, lsl #2]
 8101822:	f024 fd87 	bl	8126334 <iprintf>
}
 8101826:	e7e4      	b.n	81017f2 <HttpClientPageReceiveCallback+0x66>
	LWIP_ASSERT("p != NULL", p != NULL);
 8101828:	4b15      	ldr	r3, [pc, #84]	; (8101880 <HttpClientPageReceiveCallback+0xf4>)
 810182a:	f240 421a 	movw	r2, #1050	; 0x41a
 810182e:	4915      	ldr	r1, [pc, #84]	; (8101884 <HttpClientPageReceiveCallback+0xf8>)
 8101830:	4815      	ldr	r0, [pc, #84]	; (8101888 <HttpClientPageReceiveCallback+0xfc>)
 8101832:	f024 fd7f 	bl	8126334 <iprintf>
	if (err != ERR_OK) {
 8101836:	2c00      	cmp	r4, #0
 8101838:	d0de      	beq.n	81017f8 <HttpClientPageReceiveCallback+0x6c>
		putchar('^');
 810183a:	205e      	movs	r0, #94	; 0x5e
 810183c:	f024 fd92 	bl	8126364 <putchar>
	if ((err > 0) || (-err >= (err_t) LWIP_ARRAYSIZE(lerr_strerr))) {
 8101840:	f104 0310 	add.w	r3, r4, #16
 8101844:	b2db      	uxtb	r3, r3
 8101846:	2b10      	cmp	r3, #16
 8101848:	d906      	bls.n	8101858 <HttpClientPageReceiveCallback+0xcc>
		printf("LWIP: Unknown error: total=%d\n", down_total);
 810184a:	4b09      	ldr	r3, [pc, #36]	; (8101870 <HttpClientPageReceiveCallback+0xe4>)
 810184c:	480a      	ldr	r0, [pc, #40]	; (8101878 <HttpClientPageReceiveCallback+0xec>)
 810184e:	6819      	ldr	r1, [r3, #0]
}
 8101850:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
		printf("LWIP: Unknown error: total=%d\n", down_total);
 8101854:	f024 bd6e 	b.w	8126334 <iprintf>
		printf("LWIP error %d: total=%d, %s\n", -err, down_total, lerr_strerr[-err]);
 8101858:	4261      	negs	r1, r4
 810185a:	4b0c      	ldr	r3, [pc, #48]	; (810188c <HttpClientPageReceiveCallback+0x100>)
 810185c:	4a04      	ldr	r2, [pc, #16]	; (8101870 <HttpClientPageReceiveCallback+0xe4>)
 810185e:	4807      	ldr	r0, [pc, #28]	; (810187c <HttpClientPageReceiveCallback+0xf0>)
 8101860:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8101864:	6812      	ldr	r2, [r2, #0]
}
 8101866:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
		printf("LWIP error %d: total=%d, %s\n", -err, down_total, lerr_strerr[-err]);
 810186a:	f024 bd63 	b.w	8126334 <iprintf>
 810186e:	bf00      	nop
 8101870:	20001670 	.word	0x20001670
 8101874:	20001678 	.word	0x20001678
 8101878:	0812b1f0 	.word	0x0812b1f0
 810187c:	0812b210 	.word	0x0812b210
 8101880:	0812afec 	.word	0x0812afec
 8101884:	08146898 	.word	0x08146898
 8101888:	0812b014 	.word	0x0812b014
 810188c:	0812b584 	.word	0x0812b584

08101890 <httpc_tcp_poll>:
	if (req != NULL) {
 8101890:	b1d0      	cbz	r0, 81018c8 <httpc_tcp_poll+0x38>
		if (req->timeout_ticks) {
 8101892:	68c3      	ldr	r3, [r0, #12]
static err_t httpc_tcp_poll(void *arg, struct altcp_pcb *pcb) {
 8101894:	b530      	push	{r4, r5, lr}
 8101896:	4604      	mov	r4, r0
 8101898:	b083      	sub	sp, #12
		if (req->timeout_ticks) {
 810189a:	b12b      	cbz	r3, 81018a8 <httpc_tcp_poll+0x18>
			req->timeout_ticks--;
 810189c:	3b01      	subs	r3, #1
 810189e:	60c3      	str	r3, [r0, #12]
		if (!req->timeout_ticks) {
 81018a0:	b113      	cbz	r3, 81018a8 <httpc_tcp_poll+0x18>
}
 81018a2:	2000      	movs	r0, #0
 81018a4:	b003      	add	sp, #12
 81018a6:	bd30      	pop	{r4, r5, pc}
		if (req->conn_settings != NULL) {
 81018a8:	6a23      	ldr	r3, [r4, #32]
 81018aa:	b13b      	cbz	r3, 81018bc <httpc_tcp_poll+0x2c>
			if (req->conn_settings->result_fn != NULL) {
 81018ac:	689d      	ldr	r5, [r3, #8]
 81018ae:	b12d      	cbz	r5, 81018bc <httpc_tcp_poll+0x2c>
				req->conn_settings->result_fn(req->callback_arg, result, req->rx_content_len, server_response, err);
 81018b0:	2300      	movs	r3, #0
 81018b2:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 81018b4:	2105      	movs	r1, #5
 81018b6:	9300      	str	r3, [sp, #0]
 81018b8:	6a60      	ldr	r0, [r4, #36]	; 0x24
 81018ba:	47a8      	blx	r5
		return httpc_free_state(req);
 81018bc:	4620      	mov	r0, r4
}
 81018be:	b003      	add	sp, #12
 81018c0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
		return httpc_free_state(req);
 81018c4:	f7ff bd1a 	b.w	81012fc <httpc_free_state>
}
 81018c8:	2000      	movs	r0, #0
 81018ca:	4770      	bx	lr

081018cc <httpc_tcp_recv>:
static err_t httpc_tcp_recv(void *arg, struct altcp_pcb *pcb, struct pbuf *p, err_t r) {
 81018cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 81018d0:	4604      	mov	r4, r0
 81018d2:	b089      	sub	sp, #36	; 0x24
	if (p == NULL) {
 81018d4:	4615      	mov	r5, r2
 81018d6:	2a00      	cmp	r2, #0
 81018d8:	f000 80e2 	beq.w	8101aa0 <httpc_tcp_recv+0x1d4>
	if (req->parse_state != HTTPC_PARSE_RX_DATA) {
 81018dc:	f890 a030 	ldrb.w	sl, [r0, #48]	; 0x30
 81018e0:	460e      	mov	r6, r1
 81018e2:	461f      	mov	r7, r3
 81018e4:	f1ba 0f02 	cmp.w	sl, #2
 81018e8:	f000 80c8 	beq.w	8101a7c <httpc_tcp_recv+0x1b0>
		if (req->rx_hdrs == NULL) {
 81018ec:	6940      	ldr	r0, [r0, #20]
 81018ee:	b190      	cbz	r0, 8101916 <httpc_tcp_recv+0x4a>
			pbuf_cat(req->rx_hdrs, p);
 81018f0:	4611      	mov	r1, r2
 81018f2:	f01a fc87 	bl	811c204 <pbuf_cat>
		if (req->parse_state == HTTPC_PARSE_WAIT_FIRST_LINE) {
 81018f6:	f894 a030 	ldrb.w	sl, [r4, #48]	; 0x30
 81018fa:	f1ba 0f00 	cmp.w	sl, #0
 81018fe:	d00e      	beq.n	810191e <httpc_tcp_recv+0x52>
		if (req->parse_state == HTTPC_PARSE_WAIT_HEADERS) {
 8101900:	f1ba 0f01 	cmp.w	sl, #1
 8101904:	d06e      	beq.n	81019e4 <httpc_tcp_recv+0x118>
	if ((p != NULL) && (req->parse_state == HTTPC_PARSE_RX_DATA)) {
 8101906:	f1ba 0f02 	cmp.w	sl, #2
 810190a:	f000 80b7 	beq.w	8101a7c <httpc_tcp_recv+0x1b0>
}
 810190e:	2000      	movs	r0, #0
 8101910:	b009      	add	sp, #36	; 0x24
 8101912:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			req->rx_hdrs = p;
 8101916:	6162      	str	r2, [r4, #20]
		if (req->parse_state == HTTPC_PARSE_WAIT_FIRST_LINE) {
 8101918:	f1ba 0f00 	cmp.w	sl, #0
 810191c:	d1f0      	bne.n	8101900 <httpc_tcp_recv+0x34>
			err_t err = http_parse_response_status(req->rx_hdrs, &req->rx_http_version, &req->rx_status,
 810191e:	f8d4 8014 	ldr.w	r8, [r4, #20]
	if (end1 != 0xFFFF) {
 8101922:	f64f 7bff 	movw	fp, #65535	; 0xffff
	u16_t end1 = pbuf_memfind(p, "\r\n", 2, 0);
 8101926:	4653      	mov	r3, sl
 8101928:	2202      	movs	r2, #2
 810192a:	4989      	ldr	r1, [pc, #548]	; (8101b50 <httpc_tcp_recv+0x284>)
 810192c:	4640      	mov	r0, r8
 810192e:	f01a fe57 	bl	811c5e0 <pbuf_memfind>
	if (end1 != 0xFFFF) {
 8101932:	4558      	cmp	r0, fp
	u16_t end1 = pbuf_memfind(p, "\r\n", 2, 0);
 8101934:	9003      	str	r0, [sp, #12]
	if (end1 != 0xFFFF) {
 8101936:	f000 8105 	beq.w	8101b44 <httpc_tcp_recv+0x278>
		space1 = pbuf_memfind(p, " ", 1, 0);
 810193a:	4653      	mov	r3, sl
 810193c:	2201      	movs	r2, #1
 810193e:	4985      	ldr	r1, [pc, #532]	; (8101b54 <httpc_tcp_recv+0x288>)
 8101940:	4640      	mov	r0, r8
 8101942:	f01a fe4d 	bl	811c5e0 <pbuf_memfind>
		if (space1 != 0xFFFF) {
 8101946:	4558      	cmp	r0, fp
		space1 = pbuf_memfind(p, " ", 1, 0);
 8101948:	4681      	mov	r9, r0
		if (space1 != 0xFFFF) {
 810194a:	f000 80fb 	beq.w	8101b44 <httpc_tcp_recv+0x278>
			if ((pbuf_memcmp(p, 0, "HTTP/", 5) == 0) && (pbuf_get_at(p, 6) == '.')) {
 810194e:	4651      	mov	r1, sl
 8101950:	2305      	movs	r3, #5
 8101952:	4a81      	ldr	r2, [pc, #516]	; (8101b58 <httpc_tcp_recv+0x28c>)
 8101954:	4640      	mov	r0, r8
 8101956:	f01a fe0b 	bl	811c570 <pbuf_memcmp>
 810195a:	2800      	cmp	r0, #0
 810195c:	f040 80f2 	bne.w	8101b44 <httpc_tcp_recv+0x278>
 8101960:	2106      	movs	r1, #6
 8101962:	4640      	mov	r0, r8
 8101964:	f01a fdd8 	bl	811c518 <pbuf_get_at>
 8101968:	282e      	cmp	r0, #46	; 0x2e
 810196a:	f040 80eb 	bne.w	8101b44 <httpc_tcp_recv+0x278>
				u16_t version = pbuf_get_at(p, 5) - '0';
 810196e:	2105      	movs	r1, #5
 8101970:	4640      	mov	r0, r8
 8101972:	f01a fdd1 	bl	811c518 <pbuf_get_at>
 8101976:	3830      	subs	r0, #48	; 0x30
				version |= pbuf_get_at(p, 7) - '0';
 8101978:	2107      	movs	r1, #7
				u16_t version = pbuf_get_at(p, 5) - '0';
 810197a:	fa1f fa80 	uxth.w	sl, r0
				version |= pbuf_get_at(p, 7) - '0';
 810197e:	4640      	mov	r0, r8
 8101980:	f01a fdca 	bl	811c518 <pbuf_get_at>
 8101984:	3830      	subs	r0, #48	; 0x30
				space2 = pbuf_memfind(p, " ", 1, space1 + 1);
 8101986:	f109 0301 	add.w	r3, r9, #1
 810198a:	2201      	movs	r2, #1
				version |= pbuf_get_at(p, 7) - '0';
 810198c:	ea40 200a 	orr.w	r0, r0, sl, lsl #8
				space2 = pbuf_memfind(p, " ", 1, space1 + 1);
 8101990:	4970      	ldr	r1, [pc, #448]	; (8101b54 <httpc_tcp_recv+0x288>)
 8101992:	b29b      	uxth	r3, r3
				*http_version = version;
 8101994:	8320      	strh	r0, [r4, #24]
				space2 = pbuf_memfind(p, " ", 1, space1 + 1);
 8101996:	4640      	mov	r0, r8
 8101998:	9302      	str	r3, [sp, #8]
 810199a:	f01a fe21 	bl	811c5e0 <pbuf_memfind>
				if (space2 != 0xFFFF) {
 810199e:	4558      	cmp	r0, fp
 81019a0:	9b02      	ldr	r3, [sp, #8]
 81019a2:	f000 80a2 	beq.w	8101aea <httpc_tcp_recv+0x21e>
					status_num_len = space2 - space1 - 1;
 81019a6:	eba0 0909 	sub.w	r9, r0, r9
 81019aa:	f109 39ff 	add.w	r9, r9, #4294967295
				memset(status_num, 0, sizeof(status_num));
 81019ae:	2200      	movs	r2, #0
				if (pbuf_copy_partial(p, status_num, (u16_t) status_num_len, space1 + 1) == status_num_len) {
 81019b0:	4640      	mov	r0, r8
 81019b2:	a904      	add	r1, sp, #16
				memset(status_num, 0, sizeof(status_num));
 81019b4:	f8ad 2018 	strh.w	r2, [sp, #24]
 81019b8:	e9cd 2204 	strd	r2, r2, [sp, #16]
				if (pbuf_copy_partial(p, status_num, (u16_t) status_num_len, space1 + 1) == status_num_len) {
 81019bc:	fa1f f289 	uxth.w	r2, r9
 81019c0:	f01a fc92 	bl	811c2e8 <pbuf_copy_partial>
 81019c4:	4581      	cmp	r9, r0
 81019c6:	f040 80bd 	bne.w	8101b44 <httpc_tcp_recv+0x278>
					int status = atoi(status_num);
 81019ca:	a804      	add	r0, sp, #16
 81019cc:	f023 fa8e 	bl	8124eec <atoi>
					if ((status > 0) && (status <= 0xFFFF)) {
 81019d0:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 81019d4:	1e42      	subs	r2, r0, #1
 81019d6:	429a      	cmp	r2, r3
 81019d8:	f200 80b4 	bhi.w	8101b44 <httpc_tcp_recv+0x278>
				req->parse_state = HTTPC_PARSE_WAIT_HEADERS;
 81019dc:	2301      	movs	r3, #1
						*http_status = (u16_t) status;
 81019de:	8360      	strh	r0, [r4, #26]
				req->parse_state = HTTPC_PARSE_WAIT_HEADERS;
 81019e0:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
			err_t err = http_wait_headers(req->rx_hdrs, &req->hdr_content_len, &total_header_len);
 81019e4:	f8d4 9014 	ldr.w	r9, [r4, #20]
	u16_t end1 = pbuf_memfind(p, "\r\n\r\n", 4, 0);
 81019e8:	2300      	movs	r3, #0
 81019ea:	2204      	movs	r2, #4
 81019ec:	495b      	ldr	r1, [pc, #364]	; (8101b5c <httpc_tcp_recv+0x290>)
 81019ee:	4648      	mov	r0, r9
 81019f0:	f01a fdf6 	bl	811c5e0 <pbuf_memfind>
	if (end1 < (0xFFFF - 2)) {
 81019f4:	f64f 73fc 	movw	r3, #65532	; 0xfffc
	u16_t end1 = pbuf_memfind(p, "\r\n\r\n", 4, 0);
 81019f8:	4680      	mov	r8, r0
	if (end1 < (0xFFFF - 2)) {
 81019fa:	4298      	cmp	r0, r3
 81019fc:	f200 80a5 	bhi.w	8101b4a <httpc_tcp_recv+0x27e>
		*content_length = HTTPC_CONTENT_LEN_INVALID;
 8101a00:	f04f 33ff 	mov.w	r3, #4294967295
		if (content_len_hdr != 0xFFFF) {
 8101a04:	f64f 7aff 	movw	sl, #65535	; 0xffff
		content_len_hdr = pbuf_memfind(p, "Content-Length: ", 16, 0);
 8101a08:	2210      	movs	r2, #16
 8101a0a:	4955      	ldr	r1, [pc, #340]	; (8101b60 <httpc_tcp_recv+0x294>)
		*content_length = HTTPC_CONTENT_LEN_INVALID;
 8101a0c:	62e3      	str	r3, [r4, #44]	; 0x2c
		content_len_hdr = pbuf_memfind(p, "Content-Length: ", 16, 0);
 8101a0e:	4648      	mov	r0, r9
 8101a10:	2300      	movs	r3, #0
 8101a12:	f01a fde5 	bl	811c5e0 <pbuf_memfind>
		if (content_len_hdr != 0xFFFF) {
 8101a16:	4550      	cmp	r0, sl
		content_len_hdr = pbuf_memfind(p, "Content-Length: ", 16, 0);
 8101a18:	4605      	mov	r5, r0
		if (content_len_hdr != 0xFFFF) {
 8101a1a:	d16e      	bne.n	8101afa <httpc_tcp_recv+0x22e>
		*total_header_len = end1 + 4;
 8101a1c:	f108 0504 	add.w	r5, r8, #4
				altcp_recved(pcb, total_header_len);
 8101a20:	4630      	mov	r0, r6
		*total_header_len = end1 + 4;
 8101a22:	b2ad      	uxth	r5, r5
				altcp_recved(pcb, total_header_len);
 8101a24:	4629      	mov	r1, r5
 8101a26:	f01b f83b 	bl	811caa0 <tcp_recved>
				if (req->conn_settings) {
 8101a2a:	6a23      	ldr	r3, [r4, #32]
 8101a2c:	b1cb      	cbz	r3, 8101a62 <httpc_tcp_recv+0x196>
					if (req->conn_settings->headers_done_fn) {
 8101a2e:	f8d3 800c 	ldr.w	r8, [r3, #12]
 8101a32:	f1b8 0f00 	cmp.w	r8, #0
 8101a36:	d014      	beq.n	8101a62 <httpc_tcp_recv+0x196>
						err = req->conn_settings->headers_done_fn(req, req->callback_arg, req->rx_hdrs,
 8101a38:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8101a3a:	4620      	mov	r0, r4
 8101a3c:	9300      	str	r3, [sp, #0]
 8101a3e:	462b      	mov	r3, r5
 8101a40:	6962      	ldr	r2, [r4, #20]
 8101a42:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8101a44:	47c0      	blx	r8
						if (err != ERR_OK) {
 8101a46:	b160      	cbz	r0, 8101a62 <httpc_tcp_recv+0x196>
		if (req->conn_settings != NULL) {
 8101a48:	6a23      	ldr	r3, [r4, #32]
 8101a4a:	2b00      	cmp	r3, #0
 8101a4c:	d037      	beq.n	8101abe <httpc_tcp_recv+0x1f2>
			if (req->conn_settings->result_fn != NULL) {
 8101a4e:	689d      	ldr	r5, [r3, #8]
 8101a50:	2d00      	cmp	r5, #0
 8101a52:	d034      	beq.n	8101abe <httpc_tcp_recv+0x1f2>
				req->conn_settings->result_fn(req->callback_arg, result, req->rx_content_len, server_response, err);
 8101a54:	8b63      	ldrh	r3, [r4, #26]
 8101a56:	2108      	movs	r1, #8
 8101a58:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8101a5a:	9000      	str	r0, [sp, #0]
 8101a5c:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8101a5e:	47a8      	blx	r5
 8101a60:	e02d      	b.n	8101abe <httpc_tcp_recv+0x1f2>
				q = pbuf_free_header(req->rx_hdrs, total_header_len);
 8101a62:	4629      	mov	r1, r5
 8101a64:	6960      	ldr	r0, [r4, #20]
 8101a66:	f01a fb7f 	bl	811c168 <pbuf_free_header>
				req->rx_hdrs = NULL;
 8101a6a:	2300      	movs	r3, #0
	if ((p != NULL) && (req->parse_state == HTTPC_PARSE_RX_DATA)) {
 8101a6c:	4605      	mov	r5, r0
				req->rx_hdrs = NULL;
 8101a6e:	6163      	str	r3, [r4, #20]
				req->parse_state = HTTPC_PARSE_RX_DATA;
 8101a70:	2302      	movs	r3, #2
 8101a72:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
	if ((p != NULL) && (req->parse_state == HTTPC_PARSE_RX_DATA)) {
 8101a76:	2800      	cmp	r0, #0
 8101a78:	f43f af49 	beq.w	810190e <httpc_tcp_recv+0x42>
		req->rx_content_len += p->tot_len;
 8101a7c:	8929      	ldrh	r1, [r5, #8]
 8101a7e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
		if (req->recv_fn != NULL) {
 8101a80:	f8d4 e01c 	ldr.w	lr, [r4, #28]
		req->rx_content_len += p->tot_len;
 8101a84:	440b      	add	r3, r1
 8101a86:	62a3      	str	r3, [r4, #40]	; 0x28
		if (req->recv_fn != NULL) {
 8101a88:	f1be 0f00 	cmp.w	lr, #0
 8101a8c:	d026      	beq.n	8101adc <httpc_tcp_recv+0x210>
			return req->recv_fn(req->callback_arg, pcb, p, r);
 8101a8e:	463b      	mov	r3, r7
 8101a90:	462a      	mov	r2, r5
 8101a92:	4631      	mov	r1, r6
 8101a94:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8101a96:	46f4      	mov	ip, lr
}
 8101a98:	b009      	add	sp, #36	; 0x24
 8101a9a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
			return req->recv_fn(req->callback_arg, pcb, p, r);
 8101a9e:	4760      	bx	ip
		if (req->parse_state != HTTPC_PARSE_RX_DATA) {
 8101aa0:	f890 3030 	ldrb.w	r3, [r0, #48]	; 0x30
 8101aa4:	2b02      	cmp	r3, #2
 8101aa6:	d010      	beq.n	8101aca <httpc_tcp_recv+0x1fe>
			result = HTTPC_RESULT_ERR_CLOSED;
 8101aa8:	2104      	movs	r1, #4
		if (req->conn_settings != NULL) {
 8101aaa:	6a23      	ldr	r3, [r4, #32]
 8101aac:	b13b      	cbz	r3, 8101abe <httpc_tcp_recv+0x1f2>
			if (req->conn_settings->result_fn != NULL) {
 8101aae:	689d      	ldr	r5, [r3, #8]
 8101ab0:	b12d      	cbz	r5, 8101abe <httpc_tcp_recv+0x1f2>
				req->conn_settings->result_fn(req->callback_arg, result, req->rx_content_len, server_response, err);
 8101ab2:	2200      	movs	r2, #0
 8101ab4:	8b63      	ldrh	r3, [r4, #26]
 8101ab6:	9200      	str	r2, [sp, #0]
 8101ab8:	e9d4 0209 	ldrd	r0, r2, [r4, #36]	; 0x24
 8101abc:	47a8      	blx	r5
		return httpc_free_state(req);
 8101abe:	4620      	mov	r0, r4
}
 8101ac0:	b009      	add	sp, #36	; 0x24
 8101ac2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		return httpc_free_state(req);
 8101ac6:	f7ff bc19 	b.w	81012fc <httpc_free_state>
		} else if ((req->hdr_content_len != HTTPC_CONTENT_LEN_INVALID)
 8101aca:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8101acc:	1c4b      	adds	r3, r1, #1
 8101ace:	d012      	beq.n	8101af6 <httpc_tcp_recv+0x22a>
				&& (req->hdr_content_len != req->rx_content_len)) {
 8101ad0:	6a85      	ldr	r5, [r0, #40]	; 0x28
			result = HTTPC_RESULT_ERR_CONTENT_LEN;
 8101ad2:	42a9      	cmp	r1, r5
 8101ad4:	bf14      	ite	ne
 8101ad6:	2109      	movne	r1, #9
 8101ad8:	2100      	moveq	r1, #0
 8101ada:	e7e6      	b.n	8101aaa <httpc_tcp_recv+0x1de>
			altcp_recved(pcb, p->tot_len);
 8101adc:	4630      	mov	r0, r6
 8101ade:	f01a ffdf 	bl	811caa0 <tcp_recved>
			pbuf_free(p);
 8101ae2:	4628      	mov	r0, r5
 8101ae4:	f01a fb5c 	bl	811c1a0 <pbuf_free>
 8101ae8:	e711      	b.n	810190e <httpc_tcp_recv+0x42>
					status_num_len = end1 - space1 - 1;
 8101aea:	9a03      	ldr	r2, [sp, #12]
 8101aec:	eba2 0909 	sub.w	r9, r2, r9
 8101af0:	f109 39ff 	add.w	r9, r9, #4294967295
 8101af4:	e75b      	b.n	81019ae <httpc_tcp_recv+0xe2>
			result = HTTPC_RESULT_OK;
 8101af6:	4611      	mov	r1, r2
 8101af8:	e7d7      	b.n	8101aaa <httpc_tcp_recv+0x1de>
			u16_t content_len_line_end = pbuf_memfind(p, "\r\n", 2, content_len_hdr);
 8101afa:	4603      	mov	r3, r0
 8101afc:	2202      	movs	r2, #2
 8101afe:	4914      	ldr	r1, [pc, #80]	; (8101b50 <httpc_tcp_recv+0x284>)
 8101b00:	4648      	mov	r0, r9
 8101b02:	f01a fd6d 	bl	811c5e0 <pbuf_memfind>
			if (content_len_line_end != 0xFFFF) {
 8101b06:	4550      	cmp	r0, sl
			u16_t content_len_line_end = pbuf_memfind(p, "\r\n", 2, content_len_hdr);
 8101b08:	4603      	mov	r3, r0
			if (content_len_line_end != 0xFFFF) {
 8101b0a:	d087      	beq.n	8101a1c <httpc_tcp_recv+0x150>
				u16_t content_len_num_len = (u16_t) (content_len_line_end - content_len_hdr - 16);
 8101b0c:	f64f 72f0 	movw	r2, #65520	; 0xfff0
				if (pbuf_copy_partial(p, content_len_num, content_len_num_len, content_len_hdr + 16)
 8101b10:	4648      	mov	r0, r9
 8101b12:	a904      	add	r1, sp, #16
				u16_t content_len_num_len = (u16_t) (content_len_line_end - content_len_hdr - 16);
 8101b14:	1b52      	subs	r2, r2, r5
 8101b16:	441a      	add	r2, r3
				if (pbuf_copy_partial(p, content_len_num, content_len_num_len, content_len_hdr + 16)
 8101b18:	f105 0310 	add.w	r3, r5, #16
				u16_t content_len_num_len = (u16_t) (content_len_line_end - content_len_hdr - 16);
 8101b1c:	b295      	uxth	r5, r2
				memset(content_len_num, 0, sizeof(content_len_num));
 8101b1e:	2200      	movs	r2, #0
				if (pbuf_copy_partial(p, content_len_num, content_len_num_len, content_len_hdr + 16)
 8101b20:	b29b      	uxth	r3, r3
				memset(content_len_num, 0, sizeof(content_len_num));
 8101b22:	e9cd 2204 	strd	r2, r2, [sp, #16]
 8101b26:	e9cd 2206 	strd	r2, r2, [sp, #24]
				if (pbuf_copy_partial(p, content_len_num, content_len_num_len, content_len_hdr + 16)
 8101b2a:	462a      	mov	r2, r5
 8101b2c:	f01a fbdc 	bl	811c2e8 <pbuf_copy_partial>
 8101b30:	4285      	cmp	r5, r0
 8101b32:	f47f af73 	bne.w	8101a1c <httpc_tcp_recv+0x150>
					int len = atoi(content_len_num);
 8101b36:	a804      	add	r0, sp, #16
 8101b38:	f023 f9d8 	bl	8124eec <atoi>
					if ((len >= 0) && ((u32_t) len < HTTPC_CONTENT_LEN_INVALID)) {
 8101b3c:	2800      	cmp	r0, #0
						*content_length = (u32_t) len;
 8101b3e:	bfa8      	it	ge
 8101b40:	62e0      	strge	r0, [r4, #44]	; 0x2c
			if (err == ERR_OK) {
 8101b42:	e76b      	b.n	8101a1c <httpc_tcp_recv+0x150>
		if (req->parse_state == HTTPC_PARSE_WAIT_HEADERS) {
 8101b44:	f894 a030 	ldrb.w	sl, [r4, #48]	; 0x30
 8101b48:	e6da      	b.n	8101900 <httpc_tcp_recv+0x34>
	if ((p != NULL) && (req->parse_state == HTTPC_PARSE_RX_DATA)) {
 8101b4a:	f894 a030 	ldrb.w	sl, [r4, #48]	; 0x30
 8101b4e:	e6da      	b.n	8101906 <httpc_tcp_recv+0x3a>
 8101b50:	0812b138 	.word	0x0812b138
 8101b54:	0812d9ac 	.word	0x0812d9ac
 8101b58:	0812b2ac 	.word	0x0812b2ac
 8101b5c:	0812b2b4 	.word	0x0812b2b4
 8101b60:	0812b2bc 	.word	0x0812b2bc

08101b64 <httpc_get_file_dns>:
		altcp_recv_fn recv_fn, void *callback_arg, httpc_state_t **connection) {
 8101b64:	b570      	push	{r4, r5, r6, lr}
 8101b66:	b088      	sub	sp, #32
 8101b68:	9d0c      	ldr	r5, [sp, #48]	; 0x30
	LWIP_ERROR("invalid parameters", (server_name != NULL) && (uri != NULL) && (recv_fn != NULL), return ERR_ARG;);
 8101b6a:	2d00      	cmp	r5, #0
 8101b6c:	bf18      	it	ne
 8101b6e:	2a00      	cmpne	r2, #0
 8101b70:	d044      	beq.n	8101bfc <httpc_get_file_dns+0x98>
 8101b72:	4604      	mov	r4, r0
 8101b74:	2800      	cmp	r0, #0
 8101b76:	d041      	beq.n	8101bfc <httpc_get_file_dns+0x98>
	err = httpc_init_connection(&req, settings, server_name, port, uri, recv_fn, callback_arg);
 8101b78:	4610      	mov	r0, r2
 8101b7a:	461e      	mov	r6, r3
	return httpc_init_connection_common(connection, settings, server_name, server_port, uri, recv_fn, callback_arg, 1);
 8101b7c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8101b7e:	460b      	mov	r3, r1
 8101b80:	9000      	str	r0, [sp, #0]
 8101b82:	4631      	mov	r1, r6
 8101b84:	a807      	add	r0, sp, #28
 8101b86:	e9cd 5201 	strd	r5, r2, [sp, #4]
 8101b8a:	4622      	mov	r2, r4
 8101b8c:	f7ff fc52 	bl	8101434 <httpc_init_connection_common.constprop.0>
	if (err != ERR_OK) {
 8101b90:	4605      	mov	r5, r0
 8101b92:	b998      	cbnz	r0, 8101bbc <httpc_get_file_dns+0x58>
	if (settings->use_proxy) {
 8101b94:	79b3      	ldrb	r3, [r6, #6]
 8101b96:	b9a3      	cbnz	r3, 8101bc2 <httpc_get_file_dns+0x5e>
		err = httpc_get_internal_dns(req, server_name);
 8101b98:	9e07      	ldr	r6, [sp, #28]
	LWIP_ASSERT("req != NULL", req != NULL);
 8101b9a:	b33e      	cbz	r6, 8101bec <httpc_get_file_dns+0x88>
	err = dns_gethostbyname(server_name, &req->remote_addr, httpc_dns_found, req);
 8101b9c:	1d31      	adds	r1, r6, #4
 8101b9e:	4633      	mov	r3, r6
 8101ba0:	4620      	mov	r0, r4
 8101ba2:	4a1b      	ldr	r2, [pc, #108]	; (8101c10 <httpc_get_file_dns+0xac>)
 8101ba4:	9105      	str	r1, [sp, #20]
 8101ba6:	f018 ffd3 	bl	811ab50 <dns_gethostbyname>
	if (err == ERR_OK) {
 8101baa:	9905      	ldr	r1, [sp, #20]
 8101bac:	4603      	mov	r3, r0
 8101bae:	b1c0      	cbz	r0, 8101be2 <httpc_get_file_dns+0x7e>
	} else if (err == ERR_INPROGRESS) {
 8101bb0:	1d42      	adds	r2, r0, #5
 8101bb2:	d00d      	beq.n	8101bd0 <httpc_get_file_dns+0x6c>
		httpc_free_state(req);
 8101bb4:	9807      	ldr	r0, [sp, #28]
		return err;
 8101bb6:	461d      	mov	r5, r3
		httpc_free_state(req);
 8101bb8:	f7ff fba0 	bl	81012fc <httpc_free_state>
}
 8101bbc:	4628      	mov	r0, r5
 8101bbe:	b008      	add	sp, #32
 8101bc0:	bd70      	pop	{r4, r5, r6, pc}
		err = httpc_get_internal_addr(req, &settings->proxy_addr);
 8101bc2:	4631      	mov	r1, r6
 8101bc4:	9807      	ldr	r0, [sp, #28]
 8101bc6:	f7ff fb79 	bl	81012bc <httpc_get_internal_addr>
 8101bca:	4603      	mov	r3, r0
	if (err != ERR_OK) {
 8101bcc:	2b00      	cmp	r3, #0
 8101bce:	d1f1      	bne.n	8101bb4 <httpc_get_file_dns+0x50>
	if (connection != NULL) {
 8101bd0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8101bd2:	2b00      	cmp	r3, #0
 8101bd4:	d0f2      	beq.n	8101bbc <httpc_get_file_dns+0x58>
		*connection = req;
 8101bd6:	9b07      	ldr	r3, [sp, #28]
}
 8101bd8:	4628      	mov	r0, r5
		*connection = req;
 8101bda:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8101bdc:	6013      	str	r3, [r2, #0]
}
 8101bde:	b008      	add	sp, #32
 8101be0:	bd70      	pop	{r4, r5, r6, pc}
		err = httpc_get_internal_addr(req, &req->remote_addr);
 8101be2:	4630      	mov	r0, r6
 8101be4:	f7ff fb6a 	bl	81012bc <httpc_get_internal_addr>
 8101be8:	4603      	mov	r3, r0
 8101bea:	e7ef      	b.n	8101bcc <httpc_get_file_dns+0x68>
	LWIP_ASSERT("req != NULL", req != NULL);
 8101bec:	4b09      	ldr	r3, [pc, #36]	; (8101c14 <httpc_get_file_dns+0xb0>)
 8101bee:	f240 12c7 	movw	r2, #455	; 0x1c7
 8101bf2:	4909      	ldr	r1, [pc, #36]	; (8101c18 <httpc_get_file_dns+0xb4>)
 8101bf4:	4809      	ldr	r0, [pc, #36]	; (8101c1c <httpc_get_file_dns+0xb8>)
 8101bf6:	f024 fb9d 	bl	8126334 <iprintf>
 8101bfa:	e7cf      	b.n	8101b9c <httpc_get_file_dns+0x38>
	LWIP_ERROR("invalid parameters", (server_name != NULL) && (uri != NULL) && (recv_fn != NULL), return ERR_ARG;);
 8101bfc:	4b05      	ldr	r3, [pc, #20]	; (8101c14 <httpc_get_file_dns+0xb0>)
 8101bfe:	f240 2292 	movw	r2, #658	; 0x292
 8101c02:	4907      	ldr	r1, [pc, #28]	; (8101c20 <httpc_get_file_dns+0xbc>)
 8101c04:	f06f 050f 	mvn.w	r5, #15
 8101c08:	4804      	ldr	r0, [pc, #16]	; (8101c1c <httpc_get_file_dns+0xb8>)
 8101c0a:	f024 fb93 	bl	8126334 <iprintf>
 8101c0e:	e7d5      	b.n	8101bbc <httpc_get_file_dns+0x58>
 8101c10:	081016fd 	.word	0x081016fd
 8101c14:	0812afec 	.word	0x0812afec
 8101c18:	0812b008 	.word	0x0812b008
 8101c1c:	0812b014 	.word	0x0812b014
 8101c20:	0812b2d0 	.word	0x0812b2d0

08101c24 <printlwiperr>:
	if ((err > 0) || (-err >= (err_t) LWIP_ARRAYSIZE(lerr_strerr))) {
 8101c24:	f100 0310 	add.w	r3, r0, #16
 8101c28:	b2db      	uxtb	r3, r3
 8101c2a:	2b10      	cmp	r3, #16
 8101c2c:	d904      	bls.n	8101c38 <printlwiperr+0x14>
		printf("LWIP: Unknown error: total=%d\n", down_total);
 8101c2e:	4b07      	ldr	r3, [pc, #28]	; (8101c4c <printlwiperr+0x28>)
 8101c30:	4807      	ldr	r0, [pc, #28]	; (8101c50 <printlwiperr+0x2c>)
 8101c32:	6819      	ldr	r1, [r3, #0]
 8101c34:	f024 bb7e 	b.w	8126334 <iprintf>
		printf("LWIP error %d: total=%d, %s\n", -err, down_total, lerr_strerr[-err]);
 8101c38:	4241      	negs	r1, r0
 8101c3a:	4b06      	ldr	r3, [pc, #24]	; (8101c54 <printlwiperr+0x30>)
 8101c3c:	4a03      	ldr	r2, [pc, #12]	; (8101c4c <printlwiperr+0x28>)
 8101c3e:	4806      	ldr	r0, [pc, #24]	; (8101c58 <printlwiperr+0x34>)
 8101c40:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8101c44:	6812      	ldr	r2, [r2, #0]
 8101c46:	f024 bb75 	b.w	8126334 <iprintf>
 8101c4a:	bf00      	nop
 8101c4c:	20001670 	.word	0x20001670
 8101c50:	0812b1f0 	.word	0x0812b1f0
 8101c54:	0812b584 	.word	0x0812b584
 8101c58:	0812b210 	.word	0x0812b210

08101c5c <http_dlclient>:

// download a file
void http_dlclient(char *filename, char *host, void *flash_memptr) {
 8101c5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	err_t error;

	connection1 = &conn1;	// point to static
 8101c60:	4b1d      	ldr	r3, [pc, #116]	; (8101cd8 <http_dlclient+0x7c>)
	settings1 = &set1;		// point to static
	memset(settings1, 0, sizeof(set1));
 8101c62:	2500      	movs	r5, #0
	settings1 = &set1;		// point to static
 8101c64:	4c1d      	ldr	r4, [pc, #116]	; (8101cdc <http_dlclient+0x80>)
void http_dlclient(char *filename, char *host, void *flash_memptr) {
 8101c66:	b084      	sub	sp, #16
	settings1 = &set1;		// point to static
 8101c68:	4a1d      	ldr	r2, [pc, #116]	; (8101ce0 <http_dlclient+0x84>)
void http_dlclient(char *filename, char *host, void *flash_memptr) {
 8101c6a:	460f      	mov	r7, r1
	connection1 = &conn1;	// point to static
 8101c6c:	f8df 8094 	ldr.w	r8, [pc, #148]	; 8101d04 <http_dlclient+0xa8>
void http_dlclient(char *filename, char *host, void *flash_memptr) {
 8101c70:	4606      	mov	r6, r0
	memset(connection1, 0, sizeof(conn1));
 8101c72:	4629      	mov	r1, r5
 8101c74:	4618      	mov	r0, r3
	settings1 = &set1;		// point to static
 8101c76:	6014      	str	r4, [r2, #0]
	memset(connection1, 0, sizeof(conn1));
 8101c78:	2234      	movs	r2, #52	; 0x34
	connection1 = &conn1;	// point to static
 8101c7a:	f8c8 3000 	str.w	r3, [r8]
	memset(settings1, 0, sizeof(set1));
 8101c7e:	6025      	str	r5, [r4, #0]
 8101c80:	6065      	str	r5, [r4, #4]
	memset(connection1, 0, sizeof(conn1));
 8101c82:	f023 fbb9 	bl	81253f8 <memset>

	settings1->use_proxy = 0;
	settings1->headers_done_fn = RecvHttpHeaderCallback;
 8101c86:	4a17      	ldr	r2, [pc, #92]	; (8101ce4 <http_dlclient+0x88>)
	settings1->result_fn = HttpClientFileResultCallback;

	connection1->timeout_ticks = 1;

	strcpy(domain_name, host);
 8101c88:	4639      	mov	r1, r7
	settings1->result_fn = HttpClientFileResultCallback;
 8101c8a:	4f17      	ldr	r7, [pc, #92]	; (8101ce8 <http_dlclient+0x8c>)
	settings1->headers_done_fn = RecvHttpHeaderCallback;
 8101c8c:	60e2      	str	r2, [r4, #12]
	connection1->timeout_ticks = 1;
 8101c8e:	2201      	movs	r2, #1
	settings1->result_fn = HttpClientFileResultCallback;
 8101c90:	60a7      	str	r7, [r4, #8]
	connection1->timeout_ticks = 1;
 8101c92:	60c2      	str	r2, [r0, #12]
	strcpy(domain_name, host);
 8101c94:	4815      	ldr	r0, [pc, #84]	; (8101cec <http_dlclient+0x90>)
 8101c96:	f024 fdde 	bl	8126856 <strcpy>
	strcpy(rxbuffer, filename);
 8101c9a:	4631      	mov	r1, r6
 8101c9c:	4814      	ldr	r0, [pc, #80]	; (8101cf0 <http_dlclient+0x94>)
 8101c9e:	f024 fdda 	bl	8126856 <strcpy>

//	printf("http_dlclient: domain=%s, rxbuffer=%s, flash_add=0x%08x\n", domain_name, rxbuffer, flash_memptr);

	down_total = 0;
 8101ca2:	4914      	ldr	r1, [pc, #80]	; (8101cf4 <http_dlclient+0x98>)
	expectedapage = 0;
	error = httpc_get_file_dns(domain_name, DOWNLOAD_PORT, rxbuffer, settings1, HttpClientFileReceiveCallback,
 8101ca4:	4a14      	ldr	r2, [pc, #80]	; (8101cf8 <http_dlclient+0x9c>)
 8101ca6:	4623      	mov	r3, r4
	expectedapage = 0;
 8101ca8:	4814      	ldr	r0, [pc, #80]	; (8101cfc <http_dlclient+0xa0>)
	error = httpc_get_file_dns(domain_name, DOWNLOAD_PORT, rxbuffer, settings1, HttpClientFileReceiveCallback,
 8101caa:	f8cd 8008 	str.w	r8, [sp, #8]
 8101cae:	9701      	str	r7, [sp, #4]
	down_total = 0;
 8101cb0:	600d      	str	r5, [r1, #0]
	error = httpc_get_file_dns(domain_name, DOWNLOAD_PORT, rxbuffer, settings1, HttpClientFileReceiveCallback,
 8101cb2:	f641 7193 	movw	r1, #8083	; 0x1f93
 8101cb6:	9200      	str	r2, [sp, #0]
	expectedapage = 0;
 8101cb8:	6005      	str	r5, [r0, #0]
	error = httpc_get_file_dns(domain_name, DOWNLOAD_PORT, rxbuffer, settings1, HttpClientFileReceiveCallback,
 8101cba:	4a0d      	ldr	r2, [pc, #52]	; (8101cf0 <http_dlclient+0x94>)
 8101cbc:	480b      	ldr	r0, [pc, #44]	; (8101cec <http_dlclient+0x90>)
 8101cbe:	f7ff ff51 	bl	8101b64 <httpc_get_file_dns>
			HttpClientFileResultCallback, &connection1);
	if (error != HTTPC_RESULT_OK) {
 8101cc2:	b910      	cbnz	r0, 8101cca <http_dlclient+0x6e>
		printf("httpc_get_file_dns: returned, err=%d\n", error);
	}
}
 8101cc4:	b004      	add	sp, #16
 8101cc6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		printf("httpc_get_file_dns: returned, err=%d\n", error);
 8101cca:	4601      	mov	r1, r0
 8101ccc:	480c      	ldr	r0, [pc, #48]	; (8101d00 <http_dlclient+0xa4>)
}
 8101cce:	b004      	add	sp, #16
 8101cd0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		printf("httpc_get_file_dns: returned, err=%d\n", error);
 8101cd4:	f024 bb2e 	b.w	8126334 <iprintf>
 8101cd8:	200015e0 	.word	0x200015e0
 8101cdc:	20001894 	.word	0x20001894
 8101ce0:	200018b4 	.word	0x200018b4
 8101ce4:	081012ad 	.word	0x081012ad
 8101ce8:	08101635 	.word	0x08101635
 8101cec:	20001650 	.word	0x20001650
 8101cf0:	20001678 	.word	0x20001678
 8101cf4:	20001670 	.word	0x20001670
 8101cf8:	08101365 	.word	0x08101365
 8101cfc:	20003480 	.word	0x20003480
 8101d00:	0812b2e4 	.word	0x0812b2e4
 8101d04:	20001648 	.word	0x20001648

08101d08 <hc_open>:

// request a webpage
int hc_open(char *servername, char *page, char Postvars, void *returpage) {
 8101d08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	err_t error;

	connection2 = &conn2;	// point to static
	settings2 = &set2;		// point to static
	memset(settings2, 0, sizeof(set2));
 8101d0c:	2200      	movs	r2, #0
	settings2 = &set2;		// point to static
 8101d0e:	4c28      	ldr	r4, [pc, #160]	; (8101db0 <hc_open+0xa8>)
	connection2 = &conn2;	// point to static
 8101d10:	4b28      	ldr	r3, [pc, #160]	; (8101db4 <hc_open+0xac>)
int hc_open(char *servername, char *page, char Postvars, void *returpage) {
 8101d12:	460d      	mov	r5, r1
	memset(settings2, 0, sizeof(set2));
 8101d14:	6022      	str	r2, [r4, #0]
	memset(connection2, 0, sizeof(conn2));
 8101d16:	4611      	mov	r1, r2
	memset(settings2, 0, sizeof(set2));
 8101d18:	6062      	str	r2, [r4, #4]
int hc_open(char *servername, char *page, char Postvars, void *returpage) {
 8101d1a:	4606      	mov	r6, r0
	settings2 = &set2;		// point to static
 8101d1c:	4a26      	ldr	r2, [pc, #152]	; (8101db8 <hc_open+0xb0>)
	memset(connection2, 0, sizeof(conn2));
 8101d1e:	4618      	mov	r0, r3
	connection2 = &conn2;	// point to static
 8101d20:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 8101ddc <hc_open+0xd4>
int hc_open(char *servername, char *page, char Postvars, void *returpage) {
 8101d24:	b084      	sub	sp, #16
	settings2 = &set2;		// point to static
 8101d26:	6014      	str	r4, [r2, #0]
	memset(connection2, 0, sizeof(conn2));
 8101d28:	2234      	movs	r2, #52	; 0x34
	connection2 = &conn2;	// point to static
 8101d2a:	f8c8 3000 	str.w	r3, [r8]
	memset(connection2, 0, sizeof(conn2));
 8101d2e:	f023 fb63 	bl	81253f8 <memset>

	settings2->use_proxy = 0;
	settings2->headers_done_fn = RecvHttpHeaderCallback;
 8101d32:	4a22      	ldr	r2, [pc, #136]	; (8101dbc <hc_open+0xb4>)
	settings2->result_fn = HttpClientPageResultCallback;
 8101d34:	4f22      	ldr	r7, [pc, #136]	; (8101dc0 <hc_open+0xb8>)
	settings2->headers_done_fn = RecvHttpHeaderCallback;
 8101d36:	60e2      	str	r2, [r4, #12]

	connection2->timeout_ticks = 1;
 8101d38:	2201      	movs	r2, #1
	settings2->result_fn = HttpClientPageResultCallback;
 8101d3a:	60a7      	str	r7, [r4, #8]
	connection2->timeout_ticks = 1;
 8101d3c:	60c2      	str	r2, [r0, #12]

	if ((isalnum(*servername) || (*servername == '/'))) {
 8101d3e:	4c21      	ldr	r4, [pc, #132]	; (8101dc4 <hc_open+0xbc>)
 8101d40:	7833      	ldrb	r3, [r6, #0]
 8101d42:	5ce2      	ldrb	r2, [r4, r3]
 8101d44:	0751      	lsls	r1, r2, #29
 8101d46:	d101      	bne.n	8101d4c <hc_open+0x44>
 8101d48:	2b2f      	cmp	r3, #47	; 0x2f
 8101d4a:	d126      	bne.n	8101d9a <hc_open+0x92>
		strcpy(domain_name, servername);
 8101d4c:	4631      	mov	r1, r6
 8101d4e:	481e      	ldr	r0, [pc, #120]	; (8101dc8 <hc_open+0xc0>)
 8101d50:	f024 fd81 	bl	8126856 <strcpy>
	} else {
		strcpy(domain_name, SERVER_DESTINATION);
	}

	if ((isalnum(*page) || (*page == '/'))) {
 8101d54:	782b      	ldrb	r3, [r5, #0]
 8101d56:	5ce2      	ldrb	r2, [r4, r3]
 8101d58:	0752      	lsls	r2, r2, #29
 8101d5a:	d101      	bne.n	8101d60 <hc_open+0x58>
 8101d5c:	2b2f      	cmp	r3, #47	; 0x2f
 8101d5e:	d118      	bne.n	8101d92 <hc_open+0x8a>
		strcpy(rxbuffer, page);			// rxbuffer has url
 8101d60:	4629      	mov	r1, r5
 8101d62:	481a      	ldr	r0, [pc, #104]	; (8101dcc <hc_open+0xc4>)
 8101d64:	f024 fd77 	bl	8126856 <strcpy>

//	printf("hc_open: domain=%s, rxbuffer=%s\n", domain_name, rxbuffer);

	down_total = 0;
	expectedapage = 1;
	error = httpc_get_file_dns(domain_name, DOWNLOAD_PORT, rxbuffer, settings2, HttpClientPageReceiveCallback,
 8101d68:	4a19      	ldr	r2, [pc, #100]	; (8101dd0 <hc_open+0xc8>)
	down_total = 0;
 8101d6a:	2400      	movs	r4, #0
 8101d6c:	4819      	ldr	r0, [pc, #100]	; (8101dd4 <hc_open+0xcc>)
	error = httpc_get_file_dns(domain_name, DOWNLOAD_PORT, rxbuffer, settings2, HttpClientPageReceiveCallback,
 8101d6e:	f641 7193 	movw	r1, #8083	; 0x1f93
 8101d72:	f8cd 8008 	str.w	r8, [sp, #8]
 8101d76:	4b0e      	ldr	r3, [pc, #56]	; (8101db0 <hc_open+0xa8>)
 8101d78:	e9cd 2700 	strd	r2, r7, [sp]
	down_total = 0;
 8101d7c:	6004      	str	r4, [r0, #0]
	expectedapage = 1;
 8101d7e:	2401      	movs	r4, #1
 8101d80:	4815      	ldr	r0, [pc, #84]	; (8101dd8 <hc_open+0xd0>)
	error = httpc_get_file_dns(domain_name, DOWNLOAD_PORT, rxbuffer, settings2, HttpClientPageReceiveCallback,
 8101d82:	4a12      	ldr	r2, [pc, #72]	; (8101dcc <hc_open+0xc4>)
	expectedapage = 1;
 8101d84:	6004      	str	r4, [r0, #0]
	error = httpc_get_file_dns(domain_name, DOWNLOAD_PORT, rxbuffer, settings2, HttpClientPageReceiveCallback,
 8101d86:	4810      	ldr	r0, [pc, #64]	; (8101dc8 <hc_open+0xc0>)
 8101d88:	f7ff feec 	bl	8101b64 <httpc_get_file_dns>
			HttpClientPageResultCallback, &connection2);
}
 8101d8c:	b004      	add	sp, #16
 8101d8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		strcpy(rxbuffer, "/");
 8101d92:	4b0e      	ldr	r3, [pc, #56]	; (8101dcc <hc_open+0xc4>)
 8101d94:	222f      	movs	r2, #47	; 0x2f
 8101d96:	801a      	strh	r2, [r3, #0]
 8101d98:	e7e6      	b.n	8101d68 <hc_open+0x60>
		strcpy(domain_name, SERVER_DESTINATION);
 8101d9a:	f8df c044 	ldr.w	ip, [pc, #68]	; 8101de0 <hc_open+0xd8>
 8101d9e:	4e0a      	ldr	r6, [pc, #40]	; (8101dc8 <hc_open+0xc0>)
 8101da0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8101da4:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8101da6:	f8dc 3000 	ldr.w	r3, [ip]
 8101daa:	6033      	str	r3, [r6, #0]
 8101dac:	e7d2      	b.n	8101d54 <hc_open+0x4c>
 8101dae:	bf00      	nop
 8101db0:	200018a4 	.word	0x200018a4
 8101db4:	20001614 	.word	0x20001614
 8101db8:	200018b8 	.word	0x200018b8
 8101dbc:	081012ad 	.word	0x081012ad
 8101dc0:	08101565 	.word	0x08101565
 8101dc4:	08147081 	.word	0x08147081
 8101dc8:	20001650 	.word	0x20001650
 8101dcc:	20001678 	.word	0x20001678
 8101dd0:	0810178d 	.word	0x0810178d
 8101dd4:	20001670 	.word	0x20001670
 8101dd8:	20003480 	.word	0x20003480
 8101ddc:	2000164c 	.word	0x2000164c
 8101de0:	0812b30c 	.word	0x0812b30c

08101de4 <httploader>:
#include "tftp/tftp_loader.h"

int http_downloading = NOT_LOADING;

// attempt to load new firmware
void httploader(char filename[], char host[], uint32_t crc1, uint32_t crc2) {
 8101de4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8101de8:	460c      	mov	r4, r1
	volatile uint32_t addr;
	char segment;

	dl_filecrc = 0;

	addr = (uint32_t)httploader & LOADER_BASE_MEM2; 	// where are we running this code?
 8101dea:	4924      	ldr	r1, [pc, #144]	; (8101e7c <httploader+0x98>)
void httploader(char filename[], char host[], uint32_t crc1, uint32_t crc2) {
 8101dec:	b084      	sub	sp, #16
	dl_filecrc = 0;
 8101dee:	4e24      	ldr	r6, [pc, #144]	; (8101e80 <httploader+0x9c>)
	addr = (uint32_t)httploader & LOADER_BASE_MEM2; 	// where are we running this code?
 8101df0:	f001 6101 	and.w	r1, r1, #135266304	; 0x8100000
void httploader(char filename[], char host[], uint32_t crc1, uint32_t crc2) {
 8101df4:	4605      	mov	r5, r0
	addr = (uint32_t)httploader & LOADER_BASE_MEM2; 	// where are we running this code?
 8101df6:	9103      	str	r1, [sp, #12]
	dl_filecrc = 0;
 8101df8:	2100      	movs	r1, #0
 8101dfa:	6031      	str	r1, [r6, #0]
	flash_load_address = (addr == LOADER_BASE_MEM1) ? LOADER_BASE_MEM2 : LOADER_BASE_MEM1; // find the other segment
 8101dfc:	9903      	ldr	r1, [sp, #12]
 8101dfe:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
 8101e02:	d033      	beq.n	8101e6c <httploader+0x88>
 8101e04:	4f1f      	ldr	r7, [pc, #124]	; (8101e84 <httploader+0xa0>)
 8101e06:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000

	switch (flash_load_address) {		// assign a code letter for the load address filename
	case LOADER_BASE_MEM1:
		segment = 'A';
		dl_filecrc = crc1;
		break;
 8101e0a:	f04f 0841 	mov.w	r8, #65	; 0x41
		dl_filecrc = crc1;
 8101e0e:	6032      	str	r2, [r6, #0]
	flash_load_address = (addr == LOADER_BASE_MEM1) ? LOADER_BASE_MEM2 : LOADER_BASE_MEM1; // find the other segment
 8101e10:	6039      	str	r1, [r7, #0]
	default:
		printf("httploader: bad load address\n");
		return;
	}

	printf("httploader: fliename=%s, host=%s, crc1=%u, crc2=%u\n",filename,host,crc1,crc2);
 8101e12:	4629      	mov	r1, r5
 8101e14:	9300      	str	r3, [sp, #0]
 8101e16:	481c      	ldr	r0, [pc, #112]	; (8101e88 <httploader+0xa4>)
 8101e18:	4613      	mov	r3, r2
 8101e1a:	4622      	mov	r2, r4

	flash_memptr = flash_load_address;
 8101e1c:	4e1b      	ldr	r6, [pc, #108]	; (8101e8c <httploader+0xa8>)
	printf("httploader: fliename=%s, host=%s, crc1=%u, crc2=%u\n",filename,host,crc1,crc2);
 8101e1e:	f024 fa89 	bl	8126334 <iprintf>
	flash_filelength = 0;

	sprintf(newfilename, "/firmware/%s-%c%02u-%04u.bin", filename, segment, circuitboardpcb, newbuild);
 8101e22:	481b      	ldr	r0, [pc, #108]	; (8101e90 <httploader+0xac>)
	flash_memptr = flash_load_address;
 8101e24:	6839      	ldr	r1, [r7, #0]
	sprintf(newfilename, "/firmware/%s-%c%02u-%04u.bin", filename, segment, circuitboardpcb, newbuild);
 8101e26:	462a      	mov	r2, r5
 8101e28:	6800      	ldr	r0, [r0, #0]
 8101e2a:	4643      	mov	r3, r8
	flash_memptr = flash_load_address;
 8101e2c:	6031      	str	r1, [r6, #0]
	printf("Attempting to download new firmware %s to 0x%08x from %s, ******* DO NOT SWITCH OFF ******\n", newfilename, flash_memptr, host);

	http_downloading = FLASH_LOADING;
 8101e2e:	2501      	movs	r5, #1
	sprintf(newfilename, "/firmware/%s-%c%02u-%04u.bin", filename, segment, circuitboardpcb, newbuild);
 8101e30:	9001      	str	r0, [sp, #4]
 8101e32:	4818      	ldr	r0, [pc, #96]	; (8101e94 <httploader+0xb0>)
	flash_filelength = 0;
 8101e34:	4918      	ldr	r1, [pc, #96]	; (8101e98 <httploader+0xb4>)
	sprintf(newfilename, "/firmware/%s-%c%02u-%04u.bin", filename, segment, circuitboardpcb, newbuild);
 8101e36:	6800      	ldr	r0, [r0, #0]
 8101e38:	9000      	str	r0, [sp, #0]
	flash_filelength = 0;
 8101e3a:	2000      	movs	r0, #0
 8101e3c:	6008      	str	r0, [r1, #0]
	sprintf(newfilename, "/firmware/%s-%c%02u-%04u.bin", filename, segment, circuitboardpcb, newbuild);
 8101e3e:	4917      	ldr	r1, [pc, #92]	; (8101e9c <httploader+0xb8>)
 8101e40:	4817      	ldr	r0, [pc, #92]	; (8101ea0 <httploader+0xbc>)
 8101e42:	f024 fc61 	bl	8126708 <siprintf>
	printf("Attempting to download new firmware %s to 0x%08x from %s, ******* DO NOT SWITCH OFF ******\n", newfilename, flash_memptr, host);
 8101e46:	4623      	mov	r3, r4
 8101e48:	6832      	ldr	r2, [r6, #0]
 8101e4a:	4915      	ldr	r1, [pc, #84]	; (8101ea0 <httploader+0xbc>)
 8101e4c:	4815      	ldr	r0, [pc, #84]	; (8101ea4 <httploader+0xc0>)
 8101e4e:	f024 fa71 	bl	8126334 <iprintf>
	http_downloading = FLASH_LOADING;
 8101e52:	4b15      	ldr	r3, [pc, #84]	; (8101ea8 <httploader+0xc4>)
	http_dlclient(newfilename, host, flash_memptr);
 8101e54:	4812      	ldr	r0, [pc, #72]	; (8101ea0 <httploader+0xbc>)
 8101e56:	4621      	mov	r1, r4
 8101e58:	6832      	ldr	r2, [r6, #0]
	http_downloading = FLASH_LOADING;
 8101e5a:	601d      	str	r5, [r3, #0]
	http_dlclient(newfilename, host, flash_memptr);
 8101e5c:	f7ff fefe 	bl	8101c5c <http_dlclient>
	osDelay(5);
 8101e60:	2005      	movs	r0, #5
}
 8101e62:	b004      	add	sp, #16
 8101e64:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	osDelay(5);
 8101e68:	f014 bac8 	b.w	81163fc <osDelay>
	flash_load_address = (addr == LOADER_BASE_MEM1) ? LOADER_BASE_MEM2 : LOADER_BASE_MEM1; // find the other segment
 8101e6c:	4f05      	ldr	r7, [pc, #20]	; (8101e84 <httploader+0xa0>)
 8101e6e:	f04f 6101 	mov.w	r1, #135266304	; 0x8100000
		break;
 8101e72:	f04f 0849 	mov.w	r8, #73	; 0x49
		dl_filecrc = crc2;
 8101e76:	6033      	str	r3, [r6, #0]
	flash_load_address = (addr == LOADER_BASE_MEM1) ? LOADER_BASE_MEM2 : LOADER_BASE_MEM1; // find the other segment
 8101e78:	6039      	str	r1, [r7, #0]
		break;
 8101e7a:	e7ca      	b.n	8101e12 <httploader+0x2e>
 8101e7c:	08101de5 	.word	0x08101de5
 8101e80:	20000850 	.word	0x20000850
 8101e84:	20000004 	.word	0x20000004
 8101e88:	0812b5c8 	.word	0x0812b5c8
 8101e8c:	2000085c 	.word	0x2000085c
 8101e90:	20002dd4 	.word	0x20002dd4
 8101e94:	20002158 	.word	0x20002158
 8101e98:	20000858 	.word	0x20000858
 8101e9c:	0812b5fc 	.word	0x0812b5fc
 8101ea0:	200018c0 	.word	0x200018c0
 8101ea4:	0812b61c 	.word	0x0812b61c
 8101ea8:	200018bc 	.word	0x200018bc

08101eac <stm_rx_callback>:


// http callback for stm firmware download
// this gets called for each downloaded chunk received
//
int stm_rx_callback(void *arg, struct altcp_pcb *pcb, struct pbuf *p, err_t err) {
 8101eac:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8101eb0:	461c      	mov	r4, r3
	struct pbuf *q;
	int count = 0, tlen = 0, len = 0;

//	printf("stm_rx_callback:\n");

	LWIP_ASSERT("p != NULL", p != NULL);
 8101eb2:	b362      	cbz	r2, 8101f0e <stm_rx_callback+0x62>
	if (err != ERR_OK) {
 8101eb4:	2b00      	cmp	r3, #0
 8101eb6:	d132      	bne.n	8101f1e <stm_rx_callback+0x72>
 8101eb8:	460f      	mov	r7, r1
 8101eba:	4615      	mov	r5, r2
 8101ebc:	4614      	mov	r4, r2
 8101ebe:	f8df 809c 	ldr.w	r8, [pc, #156]	; 8101f5c <stm_rx_callback+0xb0>
		tlen = q->tot_len;
		len = q->len;
#if 0
		putchar('.');
#endif
		if ((flash_abort == 0) && (flash_memptr != 0)) { // we need to write this data to flash
 8101ec2:	f8df 909c 	ldr.w	r9, [pc, #156]	; 8101f60 <stm_rx_callback+0xb4>
				flash_memptr = 0;
				printf("Flash Write failed from http client\n");
				return (-1);
			}
		}
		down_total += q->len;
 8101ec6:	4e20      	ldr	r6, [pc, #128]	; (8101f48 <stm_rx_callback+0x9c>)
		if ((flash_abort == 0) && (flash_memptr != 0)) { // we need to write this data to flash
 8101ec8:	f8d8 b000 	ldr.w	fp, [r8]
		count += q->len;
 8101ecc:	f8b4 a00a 	ldrh.w	sl, [r4, #10]
		if ((flash_abort == 0) && (flash_memptr != 0)) { // we need to write this data to flash
 8101ed0:	f1bb 0f00 	cmp.w	fp, #0
 8101ed4:	d10b      	bne.n	8101eee <stm_rx_callback+0x42>
 8101ed6:	f8d9 3000 	ldr.w	r3, [r9]
			if (flash_memwrite(q->payload, 1, q->len, flash_memptr) != (size_t) len) {
 8101eda:	4652      	mov	r2, sl
 8101edc:	2101      	movs	r1, #1
		if ((flash_abort == 0) && (flash_memptr != 0)) { // we need to write this data to flash
 8101ede:	b133      	cbz	r3, 8101eee <stm_rx_callback+0x42>
			if (flash_memwrite(q->payload, 1, q->len, flash_memptr) != (size_t) len) {
 8101ee0:	6860      	ldr	r0, [r4, #4]
 8101ee2:	f7ff f85f 	bl	8100fa4 <flash_memwrite>
 8101ee6:	4582      	cmp	sl, r0
 8101ee8:	d121      	bne.n	8101f2e <stm_rx_callback+0x82>
		down_total += q->len;
 8101eea:	f8b4 a00a 	ldrh.w	sl, [r4, #10]
 8101eee:	6833      	ldr	r3, [r6, #0]

		altcp_recved(pcb, p->tot_len);
 8101ef0:	4638      	mov	r0, r7
 8101ef2:	8929      	ldrh	r1, [r5, #8]
		down_total += q->len;
 8101ef4:	4453      	add	r3, sl
 8101ef6:	6033      	str	r3, [r6, #0]
		altcp_recved(pcb, p->tot_len);
 8101ef8:	f01a fdd2 	bl	811caa0 <tcp_recved>
		pbuf_free(p);
 8101efc:	4628      	mov	r0, r5
 8101efe:	f01a f94f 	bl	811c1a0 <pbuf_free>
	for (q = p; q != NULL; q = q->next) {
 8101f02:	6824      	ldr	r4, [r4, #0]
 8101f04:	2c00      	cmp	r4, #0
 8101f06:	d1df      	bne.n	8101ec8 <stm_rx_callback+0x1c>

//		p = p->next;
//		printf("stm_rx_callback: chunk=%d, tlen=%d, len=%d, total=%d\n", count, tlen, len, tlen);
	}
	return (0);
 8101f08:	2000      	movs	r0, #0
}
 8101f0a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	LWIP_ASSERT("p != NULL", p != NULL);
 8101f0e:	4b0f      	ldr	r3, [pc, #60]	; (8101f4c <stm_rx_callback+0xa0>)
 8101f10:	224f      	movs	r2, #79	; 0x4f
 8101f12:	490f      	ldr	r1, [pc, #60]	; (8101f50 <stm_rx_callback+0xa4>)
 8101f14:	480f      	ldr	r0, [pc, #60]	; (8101f54 <stm_rx_callback+0xa8>)
 8101f16:	f024 fa0d 	bl	8126334 <iprintf>
	if (err != ERR_OK) {
 8101f1a:	2c00      	cmp	r4, #0
 8101f1c:	d0f4      	beq.n	8101f08 <stm_rx_callback+0x5c>
		putchar('#');
 8101f1e:	2023      	movs	r0, #35	; 0x23
 8101f20:	f024 fa20 	bl	8126364 <putchar>
		printlwiperr(err);
 8101f24:	4620      	mov	r0, r4
}
 8101f26:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
		printlwiperr(err);
 8101f2a:	f7ff be7b 	b.w	8101c24 <printlwiperr>
				flash_abort = 1;
 8101f2e:	2301      	movs	r3, #1
				printf("Flash Write failed from http client\n");
 8101f30:	4809      	ldr	r0, [pc, #36]	; (8101f58 <stm_rx_callback+0xac>)
				flash_memptr = 0;
 8101f32:	f8c9 b000 	str.w	fp, [r9]
				flash_abort = 1;
 8101f36:	f8c8 3000 	str.w	r3, [r8]
				printf("Flash Write failed from http client\n");
 8101f3a:	f024 fa97 	bl	812646c <puts>
				return (-1);
 8101f3e:	f04f 30ff 	mov.w	r0, #4294967295
}
 8101f42:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8101f46:	bf00      	nop
 8101f48:	20001670 	.word	0x20001670
 8101f4c:	0812b678 	.word	0x0812b678
 8101f50:	08146898 	.word	0x08146898
 8101f54:	0812b014 	.word	0x0812b014
 8101f58:	0812b694 	.word	0x0812b694
 8101f5c:	20000854 	.word	0x20000854
 8101f60:	2000085c 	.word	0x2000085c

08101f64 <wait_armtx>:
// then re-arm the wait flag
// returns -1 on timeout, 0 on okay
int wait_armtx(void) {
	volatile int timeoutcnt;

	timeoutcnt = 0;
 8101f64:	2300      	movs	r3, #0
int wait_armtx(void) {
 8101f66:	b510      	push	{r4, lr}
 8101f68:	b082      	sub	sp, #8
	timeoutcnt = 0;
 8101f6a:	9301      	str	r3, [sp, #4]
	while (timeoutcnt < 150) {
 8101f6c:	9b01      	ldr	r3, [sp, #4]
 8101f6e:	2b95      	cmp	r3, #149	; 0x95
 8101f70:	dc0d      	bgt.n	8101f8e <wait_armtx+0x2a>
 8101f72:	4c0e      	ldr	r4, [pc, #56]	; (8101fac <wait_armtx+0x48>)
 8101f74:	e007      	b.n	8101f86 <wait_armtx+0x22>
		if (txdmadone == 1)		// its ready
			break;
//		printf("UART5 Wait Tx %d\n", timeoutcnt);
		timeoutcnt++;
 8101f76:	9b01      	ldr	r3, [sp, #4]
 8101f78:	4403      	add	r3, r0
 8101f7a:	9301      	str	r3, [sp, #4]
			volatile int busywait;
			for (busywait = 0; busywait < 100000; busywait++)
				;
		}
#endif
		osDelay(1);		// wait 1ms +
 8101f7c:	f014 fa3e 	bl	81163fc <osDelay>
	while (timeoutcnt < 150) {
 8101f80:	9b01      	ldr	r3, [sp, #4]
 8101f82:	2b95      	cmp	r3, #149	; 0x95
 8101f84:	dc03      	bgt.n	8101f8e <wait_armtx+0x2a>
		osDelay(1);		// wait 1ms +
 8101f86:	2001      	movs	r0, #1
		if (txdmadone == 1)		// its ready
 8101f88:	6823      	ldr	r3, [r4, #0]
 8101f8a:	4283      	cmp	r3, r0
 8101f8c:	d1f3      	bne.n	8101f76 <wait_armtx+0x12>
	}

	if (timeoutcnt >= 250) {
 8101f8e:	9b01      	ldr	r3, [sp, #4]
 8101f90:	2bf9      	cmp	r3, #249	; 0xf9
 8101f92:	dc02      	bgt.n	8101f9a <wait_armtx+0x36>
		txdmadone = 1;	// re-arm the flag even though we have a problem
		return (-1);
	}
//	printf("UART5 Tx ARMED\n");

	return (0);
 8101f94:	2000      	movs	r0, #0
}
 8101f96:	b002      	add	sp, #8
 8101f98:	bd10      	pop	{r4, pc}
		printf("UART5 Tx timeout\n");
 8101f9a:	4805      	ldr	r0, [pc, #20]	; (8101fb0 <wait_armtx+0x4c>)
 8101f9c:	f024 fa66 	bl	812646c <puts>
		txdmadone = 1;	// re-arm the flag even though we have a problem
 8101fa0:	4b02      	ldr	r3, [pc, #8]	; (8101fac <wait_armtx+0x48>)
 8101fa2:	2201      	movs	r2, #1
 8101fa4:	f04f 30ff 	mov.w	r0, #4294967295
 8101fa8:	601a      	str	r2, [r3, #0]
		return (-1);
 8101faa:	e7f4      	b.n	8101f96 <wait_armtx+0x32>
 8101fac:	2000214c 	.word	0x2000214c
 8101fb0:	0812b6b8 	.word	0x0812b6b8

08101fb4 <uart5_rxdone>:

// UART 5 Rx DMA complete
void uart5_rxdone() {

//	printf("UART5 Rx Complete\n");
}
 8101fb4:	4770      	bx	lr
 8101fb6:	bf00      	nop

08101fb8 <HAL_UART_TxCpltCallback>:

// Transmit completed callback
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
	volatile uint32_t reg;

	if (huart->Instance == UART5) {
 8101fb8:	4b04      	ldr	r3, [pc, #16]	; (8101fcc <HAL_UART_TxCpltCallback+0x14>)
 8101fba:	6802      	ldr	r2, [r0, #0]
 8101fbc:	429a      	cmp	r2, r3
 8101fbe:	d000      	beq.n	8101fc2 <HAL_UART_TxCpltCallback+0xa>
		}

#endif
		txdmadone = 1;		// its finished transmission
	}
}
 8101fc0:	4770      	bx	lr
		txdmadone = 1;		// its finished transmission
 8101fc2:	4b03      	ldr	r3, [pc, #12]	; (8101fd0 <HAL_UART_TxCpltCallback+0x18>)
 8101fc4:	2201      	movs	r2, #1
 8101fc6:	601a      	str	r2, [r3, #0]
}
 8101fc8:	4770      	bx	lr
 8101fca:	bf00      	nop
 8101fcc:	40005000 	.word	0x40005000
 8101fd0:	2000214c 	.word	0x2000214c

08101fd4 <lcd_uart_init>:

/////////////////////////////////////////////////////////////////////////////////////////////////////////

void lcd_uart_init(int baud) {
 8101fd4:	b570      	push	{r4, r5, r6, lr}
#if 0
	HAL_UART_DMAStop(&huart5);
	HAL_UARTEx_DisableStopMode(&huart5);
#endif
#if 1
	HAL_UART_Abort(&huart5);
 8101fd6:	4c1a      	ldr	r4, [pc, #104]	; (8102040 <lcd_uart_init+0x6c>)
	lcdrxoutidx = 0;		// buffer consumer index
 8101fd8:	2500      	movs	r5, #0
 8101fda:	4b1a      	ldr	r3, [pc, #104]	; (8102044 <lcd_uart_init+0x70>)
void lcd_uart_init(int baud) {
 8101fdc:	b082      	sub	sp, #8
 8101fde:	4606      	mov	r6, r0
	HAL_UART_Abort(&huart5);
 8101fe0:	4620      	mov	r0, r4
	lcdrxoutidx = 0;		// buffer consumer index
 8101fe2:	601d      	str	r5, [r3, #0]
	HAL_UART_Abort(&huart5);
 8101fe4:	f010 ffc4 	bl	8112f70 <HAL_UART_Abort>
	HAL_UART_DeInit(&huart5);
 8101fe8:	4620      	mov	r0, r4
 8101fea:	f010 ff0f 	bl	8112e0c <HAL_UART_DeInit>
#endif
	huart5.Instance = UART5;
 8101fee:	4a16      	ldr	r2, [pc, #88]	; (8102048 <lcd_uart_init+0x74>)
	huart5.Init.BaudRate = baud;
#if 1
	huart5.Init.WordLength = UART_WORDLENGTH_8B;
	huart5.Init.StopBits = UART_STOPBITS_1;
	huart5.Init.Parity = UART_PARITY_NONE;
	huart5.Init.Mode = UART_MODE_TX_RX;
 8101ff0:	230c      	movs	r3, #12
	huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
	huart5.Init.OverSampling = UART_OVERSAMPLING_16;
	huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
	huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
#endif
	if (HAL_UART_Init(&huart5) != HAL_OK) {
 8101ff2:	4620      	mov	r0, r4
	huart5.Instance = UART5;
 8101ff4:	e9c4 2600 	strd	r2, r6, [r4]
	huart5.Init.StopBits = UART_STOPBITS_1;
 8101ff8:	e9c4 5502 	strd	r5, r5, [r4, #8]
	huart5.Init.Mode = UART_MODE_TX_RX;
 8101ffc:	e9c4 5304 	strd	r5, r3, [r4, #16]
	huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8102000:	e9c4 5506 	strd	r5, r5, [r4, #24]
	huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8102004:	e9c4 5508 	strd	r5, r5, [r4, #32]
	if (HAL_UART_Init(&huart5) != HAL_OK) {
 8102008:	f011 ffac 	bl	8113f64 <HAL_UART_Init>
 810200c:	b958      	cbnz	r0, 8102026 <lcd_uart_init+0x52>
		printf("lcd_init: Failed to change UART5 baud to %d\n", baud);
	}

#if 1
	stat = HAL_UART_Receive_DMA(&huart5, dmarxbuffer, DMARXBUFSIZE);	// start Rx cyclic DMA
 810200e:	2280      	movs	r2, #128	; 0x80
 8102010:	490e      	ldr	r1, [pc, #56]	; (810204c <lcd_uart_init+0x78>)
 8102012:	480b      	ldr	r0, [pc, #44]	; (8102040 <lcd_uart_init+0x6c>)
 8102014:	f012 f996 	bl	8114344 <HAL_UART_Receive_DMA>
 8102018:	f88d 0007 	strb.w	r0, [sp, #7]
	if (stat != HAL_OK) {
 810201c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8102020:	b933      	cbnz	r3, 8102030 <lcd_uart_init+0x5c>
		printf("lcd_init: 1 Err HAL_UART_Receive_DMA uart5 %d\n", stat);
	}
#endif
}
 8102022:	b002      	add	sp, #8
 8102024:	bd70      	pop	{r4, r5, r6, pc}
		printf("lcd_init: Failed to change UART5 baud to %d\n", baud);
 8102026:	4631      	mov	r1, r6
 8102028:	4809      	ldr	r0, [pc, #36]	; (8102050 <lcd_uart_init+0x7c>)
 810202a:	f024 f983 	bl	8126334 <iprintf>
 810202e:	e7ee      	b.n	810200e <lcd_uart_init+0x3a>
		printf("lcd_init: 1 Err HAL_UART_Receive_DMA uart5 %d\n", stat);
 8102030:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8102034:	4807      	ldr	r0, [pc, #28]	; (8102054 <lcd_uart_init+0x80>)
}
 8102036:	b002      	add	sp, #8
 8102038:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		printf("lcd_init: 1 Err HAL_UART_Receive_DMA uart5 %d\n", stat);
 810203c:	f024 b97a 	b.w	8126334 <iprintf>
 8102040:	20002b98 	.word	0x20002b98
 8102044:	20001b14 	.word	0x20001b14
 8102048:	40005000 	.word	0x40005000
 810204c:	20001950 	.word	0x20001950
 8102050:	0812b6cc 	.word	0x0812b6cc
 8102054:	0812b6fc 	.word	0x0812b6fc

08102058 <lcd_init>:

// lcd_init:  sends LCD reset command and them two set hi-speed commands
void lcd_init(int baud) {
 8102058:	b570      	push	{r4, r5, r6, lr}
	volatile HAL_StatusTypeDef stat;
	int i;

	const unsigned char lcd_reset[] = { "rest\xff\xff\xff" };
 810205a:	4a39      	ldr	r2, [pc, #228]	; (8102140 <lcd_init+0xe8>)
void lcd_init(int baud) {
 810205c:	b08c      	sub	sp, #48	; 0x30
 810205e:	4605      	mov	r5, r0
	const unsigned char lcd_fast[] = { "baud=230400\xff\xff\xff" };
 8102060:	4b38      	ldr	r3, [pc, #224]	; (8102144 <lcd_init+0xec>)
	const unsigned char lcd_reset[] = { "rest\xff\xff\xff" };
 8102062:	f10d 0e08 	add.w	lr, sp, #8
	const unsigned char lcd_fast[] = { "baud=230400\xff\xff\xff" };
 8102066:	ac08      	add	r4, sp, #32
	const unsigned char lcd_slow[] = { "baud=9600\xff\xff\xff" };
 8102068:	4e37      	ldr	r6, [pc, #220]	; (8102148 <lcd_init+0xf0>)
 810206a:	f10d 0c10 	add.w	ip, sp, #16
	int siz, page;
	volatile char *cmd;

//	printf("lcd_init: baud=%d\n", baud);
	if (!((baud == 9600) || (baud == 230400))) {
 810206e:	f5b5 5f16 	cmp.w	r5, #9600	; 0x2580
	const unsigned char lcd_reset[] = { "rest\xff\xff\xff" };
 8102072:	e892 0003 	ldmia.w	r2, {r0, r1}
 8102076:	e88e 0003 	stmia.w	lr, {r0, r1}
	const unsigned char lcd_fast[] = { "baud=230400\xff\xff\xff" };
 810207a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 810207c:	c407      	stmia	r4!, {r0, r1, r2}
 810207e:	f824 3b02 	strh.w	r3, [r4], #2
 8102082:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8102086:	7023      	strb	r3, [r4, #0]
	const unsigned char lcd_slow[] = { "baud=9600\xff\xff\xff" };
 8102088:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 810208c:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
 8102090:	f88c 3000 	strb.w	r3, [ip]
	if (!((baud == 9600) || (baud == 230400))) {
 8102094:	d008      	beq.n	81020a8 <lcd_init+0x50>
 8102096:	f5b5 3f61 	cmp.w	r5, #230400	; 0x38400
 810209a:	d005      	beq.n	81020a8 <lcd_init+0x50>
		printf("lcd_init: ***** bad baud rate requested %d **** \n", baud);
 810209c:	4629      	mov	r1, r5
 810209e:	482b      	ldr	r0, [pc, #172]	; (810214c <lcd_init+0xf4>)
 81020a0:	f024 f948 	bl	8126334 <iprintf>
//		printf("lcd_init: waiting1 for txdmadone\n");
		osDelay(1);		// wait for comms to complete
	}
	txdmadone = 0;	// TX is NOT free
	osDelay(120);
}
 81020a4:	b00c      	add	sp, #48	; 0x30
 81020a6:	bd70      	pop	{r4, r5, r6, pc}
	txdmadone = 0;	// TX is NOT free
 81020a8:	2300      	movs	r3, #0
 81020aa:	4c29      	ldr	r4, [pc, #164]	; (8102150 <lcd_init+0xf8>)
	stat = HAL_UART_Transmit_DMA(&huart5, lcd_reset, sizeof(lcd_reset) - 1);  // current baud
 81020ac:	4671      	mov	r1, lr
 81020ae:	2207      	movs	r2, #7
 81020b0:	4828      	ldr	r0, [pc, #160]	; (8102154 <lcd_init+0xfc>)
	txdmadone = 0;	// TX is NOT free
 81020b2:	6023      	str	r3, [r4, #0]
	stat = HAL_UART_Transmit_DMA(&huart5, lcd_reset, sizeof(lcd_reset) - 1);  // current baud
 81020b4:	f010 ff06 	bl	8112ec4 <HAL_UART_Transmit_DMA>
 81020b8:	f88d 0007 	strb.w	r0, [sp, #7]
	if (stat != HAL_OK) {
 81020bc:	f89d 3007 	ldrb.w	r3, [sp, #7]
 81020c0:	b14b      	cbz	r3, 81020d6 <lcd_init+0x7e>
		printf("lcd_init: Err %d HAL_UART_Transmit_DMA uart5\n", stat);
 81020c2:	f89d 1007 	ldrb.w	r1, [sp, #7]
 81020c6:	4824      	ldr	r0, [pc, #144]	; (8102158 <lcd_init+0x100>)
 81020c8:	f024 f934 	bl	8126334 <iprintf>
	while (!(txdmadone)) {
 81020cc:	6823      	ldr	r3, [r4, #0]
 81020ce:	b92b      	cbnz	r3, 81020dc <lcd_init+0x84>
		osDelay(1);		// wait for comms to complete
 81020d0:	2001      	movs	r0, #1
 81020d2:	f014 f993 	bl	81163fc <osDelay>
	while (!(txdmadone)) {
 81020d6:	6823      	ldr	r3, [r4, #0]
 81020d8:	2b00      	cmp	r3, #0
 81020da:	d0f9      	beq.n	81020d0 <lcd_init+0x78>
	txdmadone = 0;	// TX is NOT free
 81020dc:	2300      	movs	r3, #0
	osDelay(800);
 81020de:	f44f 7048 	mov.w	r0, #800	; 0x320
	txdmadone = 0;	// TX is NOT free
 81020e2:	6023      	str	r3, [r4, #0]
	osDelay(800);
 81020e4:	f014 f98a 	bl	81163fc <osDelay>
	if (baud == 9600)
 81020e8:	f5b5 5f16 	cmp.w	r5, #9600	; 0x2580
 81020ec:	d017      	beq.n	810211e <lcd_init+0xc6>
		stat = HAL_UART_Transmit_DMA(&huart5, lcd_fast, sizeof(lcd_fast) - 1);		// if leading nulls on tx line
 81020ee:	220e      	movs	r2, #14
 81020f0:	a908      	add	r1, sp, #32
 81020f2:	4818      	ldr	r0, [pc, #96]	; (8102154 <lcd_init+0xfc>)
 81020f4:	f010 fee6 	bl	8112ec4 <HAL_UART_Transmit_DMA>
 81020f8:	f88d 0007 	strb.w	r0, [sp, #7]
	if (stat != HAL_OK) {														// this cmd will be rejected
 81020fc:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8102100:	b11b      	cbz	r3, 810210a <lcd_init+0xb2>
 8102102:	e017      	b.n	8102134 <lcd_init+0xdc>
		osDelay(1);		// wait for comms to complete
 8102104:	2001      	movs	r0, #1
 8102106:	f014 f979 	bl	81163fc <osDelay>
	while (!(txdmadone)) {
 810210a:	6823      	ldr	r3, [r4, #0]
 810210c:	2b00      	cmp	r3, #0
 810210e:	d0f9      	beq.n	8102104 <lcd_init+0xac>
	txdmadone = 0;	// TX is NOT free
 8102110:	2300      	movs	r3, #0
	osDelay(120);
 8102112:	2078      	movs	r0, #120	; 0x78
	txdmadone = 0;	// TX is NOT free
 8102114:	6023      	str	r3, [r4, #0]
	osDelay(120);
 8102116:	f014 f971 	bl	81163fc <osDelay>
}
 810211a:	b00c      	add	sp, #48	; 0x30
 810211c:	bd70      	pop	{r4, r5, r6, pc}
		stat = HAL_UART_Transmit_DMA(&huart5, lcd_slow, sizeof(lcd_slow) - 1);		// if leading nulls on tx line
 810211e:	220c      	movs	r2, #12
 8102120:	a904      	add	r1, sp, #16
 8102122:	480c      	ldr	r0, [pc, #48]	; (8102154 <lcd_init+0xfc>)
 8102124:	f010 fece 	bl	8112ec4 <HAL_UART_Transmit_DMA>
 8102128:	f88d 0007 	strb.w	r0, [sp, #7]
	if (stat != HAL_OK) {														// this cmd will be rejected
 810212c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8102130:	2b00      	cmp	r3, #0
 8102132:	d0ea      	beq.n	810210a <lcd_init+0xb2>
		printf("lcd_init: Err %d HAL_UART_Transmit_DMA uart5\n", stat);
 8102134:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8102138:	4807      	ldr	r0, [pc, #28]	; (8102158 <lcd_init+0x100>)
 810213a:	f024 f8fb 	bl	8126334 <iprintf>
 810213e:	e7e4      	b.n	810210a <lcd_init+0xb2>
 8102140:	0812b790 	.word	0x0812b790
 8102144:	0812b798 	.word	0x0812b798
 8102148:	0812b7a8 	.word	0x0812b7a8
 810214c:	0812b72c 	.word	0x0812b72c
 8102150:	2000214c 	.word	0x2000214c
 8102154:	20002b98 	.word	0x20002b98
 8102158:	0812b760 	.word	0x0812b760

0810215c <lcd_writeblock>:
	}
	return (stat);
}

// send a binary block to the LCD
int lcd_writeblock(uint8_t *buf, int len) {
 810215c:	b570      	push	{r4, r5, r6, lr}
 810215e:	4605      	mov	r5, r0
 8102160:	460e      	mov	r6, r1
	HAL_StatusTypeDef stat;
	volatile int i;
	uint32_t reg;
	uint8_t by;

	if (wait_armtx() == -1)
 8102162:	f7ff feff 	bl	8101f64 <wait_armtx>
 8102166:	4604      	mov	r4, r0
 8102168:	3001      	adds	r0, #1
 810216a:	d009      	beq.n	8102180 <lcd_writeblock+0x24>
		return (-1);
//	printf("lcd_writeblock: %d\n", len);
	txdmadone = 0;	// TX in progress
 810216c:	4b08      	ldr	r3, [pc, #32]	; (8102190 <lcd_writeblock+0x34>)
 810216e:	2400      	movs	r4, #0

//	myhexDump("NXT:", buf, len);

	stat = HAL_UART_Transmit_DMA(&huart5, buf, len);
 8102170:	b2b2      	uxth	r2, r6
 8102172:	4629      	mov	r1, r5
 8102174:	4807      	ldr	r0, [pc, #28]	; (8102194 <lcd_writeblock+0x38>)
	txdmadone = 0;	// TX in progress
 8102176:	601c      	str	r4, [r3, #0]
	stat = HAL_UART_Transmit_DMA(&huart5, buf, len);
 8102178:	f010 fea4 	bl	8112ec4 <HAL_UART_Transmit_DMA>
	if (stat != HAL_OK) {
		printf("lcd_writeblock: Err %d HAL_UART_Transmit_DMA uart5\n", stat);
 810217c:	4604      	mov	r4, r0
	if (stat != HAL_OK) {
 810217e:	b908      	cbnz	r0, 8102184 <lcd_writeblock+0x28>
	}
	return (stat);
}
 8102180:	4620      	mov	r0, r4
 8102182:	bd70      	pop	{r4, r5, r6, pc}
		printf("lcd_writeblock: Err %d HAL_UART_Transmit_DMA uart5\n", stat);
 8102184:	4621      	mov	r1, r4
 8102186:	4804      	ldr	r0, [pc, #16]	; (8102198 <lcd_writeblock+0x3c>)
 8102188:	f024 f8d4 	bl	8126334 <iprintf>
}
 810218c:	4620      	mov	r0, r4
 810218e:	bd70      	pop	{r4, r5, r6, pc}
 8102190:	2000214c 	.word	0x2000214c
 8102194:	20002b98 	.word	0x20002b98
 8102198:	0812b7b8 	.word	0x0812b7b8

0810219c <lcd_puts>:

// put a null terminated string
int lcd_puts(char *str) {
 810219c:	b530      	push	{r4, r5, lr}
 810219e:	b083      	sub	sp, #12
 81021a0:	4604      	mov	r4, r0
	HAL_StatusTypeDef stat;
	volatile int i;
	static char buffer[96];
	uint32_t reg;

	if (wait_armtx() == -1)
 81021a2:	f7ff fedf 	bl	8101f64 <wait_armtx>
 81021a6:	4605      	mov	r5, r0
 81021a8:	3001      	adds	r0, #1
 81021aa:	d01d      	beq.n	81021e8 <lcd_puts+0x4c>
		return (-1);

	i = 0;
 81021ac:	2300      	movs	r3, #0
 81021ae:	4813      	ldr	r0, [pc, #76]	; (81021fc <lcd_puts+0x60>)
 81021b0:	9301      	str	r3, [sp, #4]
	while (str[i] != '\0') {
 81021b2:	9b01      	ldr	r3, [sp, #4]
 81021b4:	5ce3      	ldrb	r3, [r4, r3]
 81021b6:	b153      	cbz	r3, 81021ce <lcd_puts+0x32>
		buffer[i] = str[i];
 81021b8:	9901      	ldr	r1, [sp, #4]
 81021ba:	9a01      	ldr	r2, [sp, #4]
		i++;
 81021bc:	9b01      	ldr	r3, [sp, #4]
		buffer[i] = str[i];
 81021be:	5c61      	ldrb	r1, [r4, r1]
		i++;
 81021c0:	3301      	adds	r3, #1
		buffer[i] = str[i];
 81021c2:	5481      	strb	r1, [r0, r2]
		i++;
 81021c4:	9301      	str	r3, [sp, #4]
	while (str[i] != '\0') {
 81021c6:	9b01      	ldr	r3, [sp, #4]
 81021c8:	5ce3      	ldrb	r3, [r4, r3]
 81021ca:	2b00      	cmp	r3, #0
 81021cc:	d1f4      	bne.n	81021b8 <lcd_puts+0x1c>
	}
	buffer[i] = '\0';
 81021ce:	9901      	ldr	r1, [sp, #4]
 81021d0:	2300      	movs	r3, #0
//	printf("lcd_puts: %s\n",buffer);

	txdmadone = 0;	// TX in progress
//	printf("lcd_puts: len=%d, [%s]\n", i, str);

	stat = HAL_UART_Transmit_DMA(&huart5, buffer, i);
 81021d2:	9a01      	ldr	r2, [sp, #4]
	txdmadone = 0;	// TX in progress
 81021d4:	4c0a      	ldr	r4, [pc, #40]	; (8102200 <lcd_puts+0x64>)
	buffer[i] = '\0';
 81021d6:	5443      	strb	r3, [r0, r1]
	stat = HAL_UART_Transmit_DMA(&huart5, buffer, i);
 81021d8:	b292      	uxth	r2, r2
 81021da:	4908      	ldr	r1, [pc, #32]	; (81021fc <lcd_puts+0x60>)
 81021dc:	4809      	ldr	r0, [pc, #36]	; (8102204 <lcd_puts+0x68>)
	txdmadone = 0;	// TX in progress
 81021de:	6023      	str	r3, [r4, #0]
	stat = HAL_UART_Transmit_DMA(&huart5, buffer, i);
 81021e0:	f010 fe70 	bl	8112ec4 <HAL_UART_Transmit_DMA>
	if (stat != HAL_OK) {
		printf("lcd_puts: Err %d HAL_UART_Transmit_DMA uart5\n", stat);
 81021e4:	4605      	mov	r5, r0
	if (stat != HAL_OK) {
 81021e6:	b910      	cbnz	r0, 81021ee <lcd_puts+0x52>
	}
	return (stat);
}
 81021e8:	4628      	mov	r0, r5
 81021ea:	b003      	add	sp, #12
 81021ec:	bd30      	pop	{r4, r5, pc}
		printf("lcd_puts: Err %d HAL_UART_Transmit_DMA uart5\n", stat);
 81021ee:	4629      	mov	r1, r5
 81021f0:	4805      	ldr	r0, [pc, #20]	; (8102208 <lcd_puts+0x6c>)
 81021f2:	f024 f89f 	bl	8126334 <iprintf>
}
 81021f6:	4628      	mov	r0, r5
 81021f8:	b003      	add	sp, #12
 81021fa:	bd30      	pop	{r4, r5, pc}
 81021fc:	200018f0 	.word	0x200018f0
 8102200:	2000214c 	.word	0x2000214c
 8102204:	20002b98 	.word	0x20002b98
 8102208:	0812b7ec 	.word	0x0812b7ec

0810220c <lcd_rxdma>:

/////////////////////////////////////////////////////////////////////////////////////////////////////////

// get Rx chars if available - non blocking using DMA
// copies all dma rx'd chars into the lcd rx buffer
int lcd_rxdma() {
 810220c:	b530      	push	{r4, r5, lr}
	HAL_StatusTypeDef stat;
	volatile int count = 0;
 810220e:	2300      	movs	r3, #0
int lcd_rxdma() {
 8102210:	b083      	sub	sp, #12
	volatile int dmaindex = 0;

	dmaindex = DMARXBUFSIZE - DMA1_Stream0->NDTR;  // next index position the DMA will fill
 8102212:	4a17      	ldr	r2, [pc, #92]	; (8102270 <lcd_rxdma+0x64>)
	volatile int count = 0;
 8102214:	9300      	str	r3, [sp, #0]
	volatile int dmaindex = 0;
 8102216:	9301      	str	r3, [sp, #4]
	dmaindex = DMARXBUFSIZE - DMA1_Stream0->NDTR;  // next index position the DMA will fill
 8102218:	6953      	ldr	r3, [r2, #20]
 810221a:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 810221e:	9301      	str	r3, [sp, #4]
	if (dmaindex == 128) {
 8102220:	9a01      	ldr	r2, [sp, #4]
 8102222:	2a80      	cmp	r2, #128	; 0x80
 8102224:	d016      	beq.n	8102254 <lcd_rxdma+0x48>
		}
#endif
		dmaindex = 0;	// DMA count-to-go had zero
	}

	while (dmaindex != lcdrxoutidx) {		// dma in index has moved on from lcd rx out index
 8102226:	4d13      	ldr	r5, [pc, #76]	; (8102274 <lcd_rxdma+0x68>)
 8102228:	9a01      	ldr	r2, [sp, #4]
 810222a:	682b      	ldr	r3, [r5, #0]
 810222c:	4293      	cmp	r3, r2
 810222e:	d00e      	beq.n	810224e <lcd_rxdma+0x42>
 8102230:	4c11      	ldr	r4, [pc, #68]	; (8102278 <lcd_rxdma+0x6c>)
 8102232:	4812      	ldr	r0, [pc, #72]	; (810227c <lcd_rxdma+0x70>)
#if 0
		osDelay(10);
		printf("0x%02x ", dmarxbuffer[lcdrxoutidx]);
#endif
		lcdrxbuffer[lcdrxoutidx] = dmarxbuffer[lcdrxoutidx];	// copy the next char to lcd rx buffer
 8102234:	5cc1      	ldrb	r1, [r0, r3]
		count++;
 8102236:	9a00      	ldr	r2, [sp, #0]
		lcdrxbuffer[lcdrxoutidx] = dmarxbuffer[lcdrxoutidx];	// copy the next char to lcd rx buffer
 8102238:	54e1      	strb	r1, [r4, r3]
	if (++index >= limit)
 810223a:	3301      	adds	r3, #1
		count++;
 810223c:	3201      	adds	r2, #1
		return (0);
 810223e:	2b80      	cmp	r3, #128	; 0x80
		count++;
 8102240:	9200      	str	r2, [sp, #0]
	while (dmaindex != lcdrxoutidx) {		// dma in index has moved on from lcd rx out index
 8102242:	9a01      	ldr	r2, [sp, #4]
		return (0);
 8102244:	bfa8      	it	ge
 8102246:	2300      	movge	r3, #0
	while (dmaindex != lcdrxoutidx) {		// dma in index has moved on from lcd rx out index
 8102248:	429a      	cmp	r2, r3
 810224a:	d1f3      	bne.n	8102234 <lcd_rxdma+0x28>
 810224c:	602b      	str	r3, [r5, #0]
	}
#if 0
	if (count > 0)
		printf("\n");
#endif
	return (count);
 810224e:	9800      	ldr	r0, [sp, #0]
}
 8102250:	b003      	add	sp, #12
 8102252:	bd30      	pop	{r4, r5, pc}
		stat = HAL_UART_Receive_DMA(&huart5, dmarxbuffer, DMARXBUFSIZE);	// restart Rx cyclic DMA
 8102254:	4909      	ldr	r1, [pc, #36]	; (810227c <lcd_rxdma+0x70>)
 8102256:	480a      	ldr	r0, [pc, #40]	; (8102280 <lcd_rxdma+0x74>)
 8102258:	f012 f874 	bl	8114344 <HAL_UART_Receive_DMA>
		if (stat != HAL_OK) {
 810225c:	b910      	cbnz	r0, 8102264 <lcd_rxdma+0x58>
		dmaindex = 0;	// DMA count-to-go had zero
 810225e:	2300      	movs	r3, #0
 8102260:	9301      	str	r3, [sp, #4]
 8102262:	e7e0      	b.n	8102226 <lcd_rxdma+0x1a>
			printf("lcd_rxdma: Err HAL_UART_Receive_DMA uart5 %d\n", stat);
 8102264:	4601      	mov	r1, r0
 8102266:	4807      	ldr	r0, [pc, #28]	; (8102284 <lcd_rxdma+0x78>)
 8102268:	f024 f864 	bl	8126334 <iprintf>
 810226c:	e7f7      	b.n	810225e <lcd_rxdma+0x52>
 810226e:	bf00      	nop
 8102270:	40026000 	.word	0x40026000
 8102274:	20001b14 	.word	0x20001b14
 8102278:	20001a94 	.word	0x20001a94
 810227c:	20001950 	.word	0x20001950
 8102280:	20002b98 	.word	0x20002b98
 8102284:	0812b81c 	.word	0x0812b81c

08102288 <lcd_getc>:
int lcd_getc() {
	volatile static int lastidx = 0;
	int ch;

	ch = -1;
	if (lastidx != lcdrxoutidx) {		// something there
 8102288:	4a0c      	ldr	r2, [pc, #48]	; (81022bc <lcd_getc+0x34>)
 810228a:	4b0d      	ldr	r3, [pc, #52]	; (81022c0 <lcd_getc+0x38>)
 810228c:	6811      	ldr	r1, [r2, #0]
 810228e:	681b      	ldr	r3, [r3, #0]
 8102290:	4299      	cmp	r1, r3
 8102292:	d00f      	beq.n	81022b4 <lcd_getc+0x2c>
		ch = lcdrxbuffer[lastidx];
 8102294:	6810      	ldr	r0, [r2, #0]
		lastidx = cycinc(lastidx, LCDRXBUFSIZE);
 8102296:	6813      	ldr	r3, [r2, #0]
		rxtimeout = 100;
 8102298:	490a      	ldr	r1, [pc, #40]	; (81022c4 <lcd_getc+0x3c>)
	if (++index >= limit)
 810229a:	3301      	adds	r3, #1
		return (0);
 810229c:	2b80      	cmp	r3, #128	; 0x80
 810229e:	bfa8      	it	ge
 81022a0:	2300      	movge	r3, #0
int lcd_getc() {
 81022a2:	b410      	push	{r4}
		ch = lcdrxbuffer[lastidx];
 81022a4:	4c08      	ldr	r4, [pc, #32]	; (81022c8 <lcd_getc+0x40>)
		lastidx = cycinc(lastidx, LCDRXBUFSIZE);
 81022a6:	6013      	str	r3, [r2, #0]
		rxtimeout = 100;
 81022a8:	2364      	movs	r3, #100	; 0x64
		ch = lcdrxbuffer[lastidx];
 81022aa:	5c20      	ldrb	r0, [r4, r0]
//  printf("lcd_getc() got %02x\n", ch);
	}

	return (ch);
}
 81022ac:	f85d 4b04 	ldr.w	r4, [sp], #4
		rxtimeout = 100;
 81022b0:	600b      	str	r3, [r1, #0]
}
 81022b2:	4770      	bx	lr
	ch = -1;
 81022b4:	f04f 30ff 	mov.w	r0, #4294967295
}
 81022b8:	4770      	bx	lr
 81022ba:	bf00      	nop
 81022bc:	20001a5c 	.word	0x20001a5c
 81022c0:	20001b14 	.word	0x20001b14
 81022c4:	20001f0c 	.word	0x20001f0c
 81022c8:	20001a94 	.word	0x20001a94

081022cc <writelcdcmd>:
}

// send a var string to the LCD (len max 255) - can be blocked
// terminate with three 0xff's
// returns 0 if sent
int writelcdcmd(char *str) {
 81022cc:	b510      	push	{r4, lr}
	char i = 0;
	char pkt[96];  //  __attribute__ ((aligned (16)));

	if (lcd_txblocked)
 81022ce:	4c0b      	ldr	r4, [pc, #44]	; (81022fc <writelcdcmd+0x30>)
int writelcdcmd(char *str) {
 81022d0:	b098      	sub	sp, #96	; 0x60
	if (lcd_txblocked)
 81022d2:	6823      	ldr	r3, [r4, #0]
 81022d4:	b973      	cbnz	r3, 81022f4 <writelcdcmd+0x28>
		return (-1);

	strcpy(pkt, str);
 81022d6:	4601      	mov	r1, r0
 81022d8:	4668      	mov	r0, sp
 81022da:	f024 faa6 	bl	812682a <stpcpy>
	strcat(pkt, "\xff\xff\xff");
 81022de:	4908      	ldr	r1, [pc, #32]	; (8102300 <writelcdcmd+0x34>)
	strcpy(pkt, str);
 81022e0:	4602      	mov	r2, r0
	if (!(lcd_txblocked))
 81022e2:	6823      	ldr	r3, [r4, #0]
	strcat(pkt, "\xff\xff\xff");
 81022e4:	6808      	ldr	r0, [r1, #0]
 81022e6:	6010      	str	r0, [r2, #0]
	if (!(lcd_txblocked))
 81022e8:	b923      	cbnz	r3, 81022f4 <writelcdcmd+0x28>
		return (lcd_puts(pkt));
 81022ea:	4668      	mov	r0, sp
 81022ec:	f7ff ff56 	bl	810219c <lcd_puts>
	else
		return (-1);
}
 81022f0:	b018      	add	sp, #96	; 0x60
 81022f2:	bd10      	pop	{r4, pc}
		return (-1);
 81022f4:	f04f 30ff 	mov.w	r0, #4294967295
 81022f8:	e7fa      	b.n	81022f0 <writelcdcmd+0x24>
 81022fa:	bf00      	nop
 81022fc:	20001a6c 	.word	0x20001a6c
 8102300:	0812b794 	.word	0x0812b794

08102304 <lcd_clearrxbuf>:
	}
	lcd_txblocked = 0;		// allow others sending to the LCD
	return (result);
}

lcd_clearrxbuf() {
 8102304:	b510      	push	{r4, lr}
	int result;

	lcd_rxdma();			// clear the dma rx buffer
 8102306:	f7ff ff81 	bl	810220c <lcd_rxdma>
	if (lastidx != lcdrxoutidx) {		// something there
 810230a:	4a0e      	ldr	r2, [pc, #56]	; (8102344 <lcd_clearrxbuf+0x40>)
 810230c:	490e      	ldr	r1, [pc, #56]	; (8102348 <lcd_clearrxbuf+0x44>)
 810230e:	6813      	ldr	r3, [r2, #0]
 8102310:	6809      	ldr	r1, [r1, #0]
 8102312:	428b      	cmp	r3, r1
 8102314:	d014      	beq.n	8102340 <lcd_clearrxbuf+0x3c>
		ch = lcdrxbuffer[lastidx];
 8102316:	6813      	ldr	r3, [r2, #0]
		rxtimeout = 100;
 8102318:	2464      	movs	r4, #100	; 0x64
		lastidx = cycinc(lastidx, LCDRXBUFSIZE);
 810231a:	6813      	ldr	r3, [r2, #0]
		rxtimeout = 100;
 810231c:	480b      	ldr	r0, [pc, #44]	; (810234c <lcd_clearrxbuf+0x48>)
	if (++index >= limit)
 810231e:	3301      	adds	r3, #1
		rxtimeout = 100;
 8102320:	6004      	str	r4, [r0, #0]
		return (0);
 8102322:	2b80      	cmp	r3, #128	; 0x80
 8102324:	bfa8      	it	ge
 8102326:	2300      	movge	r3, #0
		lastidx = cycinc(lastidx, LCDRXBUFSIZE);
 8102328:	6013      	str	r3, [r2, #0]
	result = lcd_getc();
	while (result != -1) {
 810232a:	e006      	b.n	810233a <lcd_clearrxbuf+0x36>
		ch = lcdrxbuffer[lastidx];
 810232c:	6813      	ldr	r3, [r2, #0]
		lastidx = cycinc(lastidx, LCDRXBUFSIZE);
 810232e:	6813      	ldr	r3, [r2, #0]
	if (++index >= limit)
 8102330:	3301      	adds	r3, #1
		return (0);
 8102332:	2b80      	cmp	r3, #128	; 0x80
 8102334:	bfa8      	it	ge
 8102336:	2300      	movge	r3, #0
		lastidx = cycinc(lastidx, LCDRXBUFSIZE);
 8102338:	6013      	str	r3, [r2, #0]
	if (lastidx != lcdrxoutidx) {		// something there
 810233a:	6813      	ldr	r3, [r2, #0]
 810233c:	4299      	cmp	r1, r3
 810233e:	d1f5      	bne.n	810232c <lcd_clearrxbuf+0x28>
		result = lcd_getc();	// consume anything in the copied rx buffer
	}
}
 8102340:	bd10      	pop	{r4, pc}
 8102342:	bf00      	nop
 8102344:	20001a5c 	.word	0x20001a5c
 8102348:	20001b14 	.word	0x20001b14
 810234c:	20001f0c 	.word	0x20001f0c

08102350 <isnexpkt>:
}

// Check if this is an LCD packet
// try to get a single message packet from the LCD
// returns packet and end index (or 0 or -1)
int isnexpkt(unsigned char buffer[], uint8_t size) {
 8102350:	b530      	push	{r4, r5, lr}
	if (lastidx != lcdrxoutidx) {		// something there
 8102352:	4b33      	ldr	r3, [pc, #204]	; (8102420 <isnexpkt+0xd0>)
int isnexpkt(unsigned char buffer[], uint8_t size) {
 8102354:	b083      	sub	sp, #12
	if (lastidx != lcdrxoutidx) {		// something there
 8102356:	4c33      	ldr	r4, [pc, #204]	; (8102424 <isnexpkt+0xd4>)
 8102358:	681b      	ldr	r3, [r3, #0]
 810235a:	6822      	ldr	r2, [r4, #0]
 810235c:	429a      	cmp	r2, r3
 810235e:	d05d      	beq.n	810241c <isnexpkt+0xcc>
		ch = lcdrxbuffer[lastidx];
 8102360:	6825      	ldr	r5, [r4, #0]
		lastidx = cycinc(lastidx, LCDRXBUFSIZE);
 8102362:	6823      	ldr	r3, [r4, #0]
		rxtimeout = 100;
 8102364:	4a30      	ldr	r2, [pc, #192]	; (8102428 <isnexpkt+0xd8>)
	if (++index >= limit)
 8102366:	3301      	adds	r3, #1
		return (0);
 8102368:	2b80      	cmp	r3, #128	; 0x80
 810236a:	bfa8      	it	ge
 810236c:	2300      	movge	r3, #0
		lastidx = cycinc(lastidx, LCDRXBUFSIZE);
 810236e:	6023      	str	r3, [r4, #0]
		rxtimeout = 100;
 8102370:	2364      	movs	r3, #100	; 0x64
			printf("rawch=0x%02x %c\n", rawchar, rawchar);
		else
			printf("rawch=0x%02x\n", rawchar);
#endif
		ch = rawchar & 0xff;
		buffer[i++] = ch;
 8102372:	4c2e      	ldr	r4, [pc, #184]	; (810242c <isnexpkt+0xdc>)
		rxtimeout = 100;
 8102374:	6013      	str	r3, [r2, #0]
		ch = lcdrxbuffer[lastidx];
 8102376:	4b2e      	ldr	r3, [pc, #184]	; (8102430 <isnexpkt+0xe0>)
 8102378:	5d5b      	ldrb	r3, [r3, r5]
		ch = rawchar & 0xff;
 810237a:	f88d 3007 	strb.w	r3, [sp, #7]
		buffer[i++] = ch;
 810237e:	7823      	ldrb	r3, [r4, #0]
 8102380:	f89d 5007 	ldrb.w	r5, [sp, #7]
 8102384:	54c5      	strb	r5, [r0, r3]
 8102386:	3301      	adds	r3, #1

		if (http_downloading == NXT_LOADING) {		// LCD is in upload to Nextion mode
 8102388:	4d2a      	ldr	r5, [pc, #168]	; (8102434 <isnexpkt+0xe4>)
		buffer[i++] = ch;
 810238a:	b2db      	uxtb	r3, r3
		if (http_downloading == NXT_LOADING) {		// LCD is in upload to Nextion mode
 810238c:	682d      	ldr	r5, [r5, #0]
		buffer[i++] = ch;
 810238e:	7023      	strb	r3, [r4, #0]
		if (http_downloading == NXT_LOADING) {		// LCD is in upload to Nextion mode
 8102390:	2d03      	cmp	r5, #3
 8102392:	d02c      	beq.n	81023ee <isnexpkt+0x9e>
				index = i;
				return (index);
			}
		}

		if (ch == 0xff) {
 8102394:	f89d 5007 	ldrb.w	r5, [sp, #7]
 8102398:	2dff      	cmp	r5, #255	; 0xff
 810239a:	d02e      	beq.n	81023fa <isnexpkt+0xaa>
				i = 0;
				termcnt = 0;
				return (index);
			}
		} else {
			retcode = ch;	// remember ch prior to 0xff 0xff 0xff
 810239c:	f89d c007 	ldrb.w	ip, [sp, #7]
 81023a0:	4d25      	ldr	r5, [pc, #148]	; (8102438 <isnexpkt+0xe8>)
 81023a2:	f885 c000 	strb.w	ip, [r5]
			termcnt = 0;
 81023a6:	f04f 0c00 	mov.w	ip, #0
 81023aa:	4d24      	ldr	r5, [pc, #144]	; (810243c <isnexpkt+0xec>)
 81023ac:	f885 c000 	strb.w	ip, [r5]
		}

		if (i == size) { // overrun
 81023b0:	428b      	cmp	r3, r1
 81023b2:	d102      	bne.n	81023ba <isnexpkt+0x6a>
			i = 0;
 81023b4:	2300      	movs	r3, #0
 81023b6:	7023      	strb	r3, [r4, #0]
			termcnt = 0;
 81023b8:	702b      	strb	r3, [r5, #0]
		}
	}
	if (rxtimeout > 0)
 81023ba:	6813      	ldr	r3, [r2, #0]
 81023bc:	b97b      	cbnz	r3, 81023de <isnexpkt+0x8e>
		rxtimeout--;
	if (rxtimeout == 0) {
		termcnt = 0;
 81023be:	2300      	movs	r3, #0
 81023c0:	4a1e      	ldr	r2, [pc, #120]	; (810243c <isnexpkt+0xec>)
		for (i = 0; i < size; buffer[i++] = 0)
 81023c2:	4c1a      	ldr	r4, [pc, #104]	; (810242c <isnexpkt+0xdc>)
		termcnt = 0;
 81023c4:	7013      	strb	r3, [r2, #0]
		for (i = 0; i < size; buffer[i++] = 0)
 81023c6:	7023      	strb	r3, [r4, #0]
 81023c8:	b119      	cbz	r1, 81023d2 <isnexpkt+0x82>
 81023ca:	460a      	mov	r2, r1
 81023cc:	4619      	mov	r1, r3
 81023ce:	f023 f813 	bl	81253f8 <memset>
			;
		i = 0;
 81023d2:	2300      	movs	r3, #0
		return (-1);
 81023d4:	f04f 30ff 	mov.w	r0, #4294967295
		i = 0;
 81023d8:	7023      	strb	r3, [r4, #0]
	}
	return (-2);  // no char available
}
 81023da:	b003      	add	sp, #12
 81023dc:	bd30      	pop	{r4, r5, pc}
		rxtimeout--;
 81023de:	3b01      	subs	r3, #1
 81023e0:	6013      	str	r3, [r2, #0]
	if (rxtimeout == 0) {
 81023e2:	2b00      	cmp	r3, #0
 81023e4:	d0eb      	beq.n	81023be <isnexpkt+0x6e>
	return (-2);  // no char available
 81023e6:	f06f 0001 	mvn.w	r0, #1
}
 81023ea:	b003      	add	sp, #12
 81023ec:	bd30      	pop	{r4, r5, pc}
			if (ch == 0x05) {
 81023ee:	f89d 5007 	ldrb.w	r5, [sp, #7]
 81023f2:	2d05      	cmp	r5, #5
 81023f4:	d1ce      	bne.n	8102394 <isnexpkt+0x44>
				index = i;
 81023f6:	4618      	mov	r0, r3
				return (index);
 81023f8:	e7ef      	b.n	81023da <isnexpkt+0x8a>
			termcnt++;
 81023fa:	4d10      	ldr	r5, [pc, #64]	; (810243c <isnexpkt+0xec>)
 81023fc:	f895 c000 	ldrb.w	ip, [r5]
 8102400:	f10c 0c01 	add.w	ip, ip, #1
 8102404:	fa5f fc8c 	uxtb.w	ip, ip
			if (termcnt == 3) {
 8102408:	f1bc 0f03 	cmp.w	ip, #3
			termcnt++;
 810240c:	f885 c000 	strb.w	ip, [r5]
			if (termcnt == 3) {
 8102410:	d1ce      	bne.n	81023b0 <isnexpkt+0x60>
				i = 0;
 8102412:	2200      	movs	r2, #0
				index = i;
 8102414:	4618      	mov	r0, r3
				i = 0;
 8102416:	7022      	strb	r2, [r4, #0]
				termcnt = 0;
 8102418:	702a      	strb	r2, [r5, #0]
				return (index);
 810241a:	e7de      	b.n	81023da <isnexpkt+0x8a>
 810241c:	4a02      	ldr	r2, [pc, #8]	; (8102428 <isnexpkt+0xd8>)
 810241e:	e7cc      	b.n	81023ba <isnexpkt+0x6a>
 8102420:	20001b14 	.word	0x20001b14
 8102424:	20001a5c 	.word	0x20001a5c
 8102428:	20001f0c 	.word	0x20001f0c
 810242c:	20001a54 	.word	0x20001a54
 8102430:	20001a94 	.word	0x20001a94
 8102434:	200018bc 	.word	0x200018bc
 8102438:	20001f08 	.word	0x20001f08
 810243c:	20001f38 	.word	0x20001f38

08102440 <decode_lcdtype>:

// try to extract LCD type from what could be the connect string response
int decode_lcdtype(char *str) {
	int i, j, k;
	const char next[] = { "NX" };
 8102440:	4a25      	ldr	r2, [pc, #148]	; (81024d8 <decode_lcdtype+0x98>)
 8102442:	6813      	ldr	r3, [r2, #0]
int decode_lcdtype(char *str) {
 8102444:	b570      	push	{r4, r5, r6, lr}
	const char next[] = { "NX" };
 8102446:	0c1a      	lsrs	r2, r3, #16
int decode_lcdtype(char *str) {
 8102448:	b082      	sub	sp, #8

	i = 0;
	j = 0;
	k = 0;
	nex_model[i] = '\0';
 810244a:	4e24      	ldr	r6, [pc, #144]	; (81024dc <decode_lcdtype+0x9c>)
 810244c:	2400      	movs	r4, #0
	const char next[] = { "NX" };
 810244e:	f88d 2006 	strb.w	r2, [sp, #6]
	nex_model[i] = '\0';
 8102452:	7034      	strb	r4, [r6, #0]

	while ((str[i] != '\0') && (str[i] != 0xff)) {
 8102454:	7802      	ldrb	r2, [r0, #0]
	const char next[] = { "NX" };
 8102456:	f8ad 3004 	strh.w	r3, [sp, #4]
	while ((str[i] != '\0') && (str[i] != 0xff)) {
 810245a:	1e53      	subs	r3, r2, #1
 810245c:	b2db      	uxtb	r3, r3
 810245e:	2bfd      	cmp	r3, #253	; 0xfd
 8102460:	d81a      	bhi.n	8102498 <decode_lcdtype+0x58>
 8102462:	4605      	mov	r5, r0
 8102464:	4601      	mov	r1, r0
 8102466:	f04f 0c4e 	mov.w	ip, #78	; 0x4e
 810246a:	f1c0 0e01 	rsb	lr, r0, #1
 810246e:	e00b      	b.n	8102488 <decode_lcdtype+0x48>
		if (str[i++] == next[j]) {
 8102470:	f104 0308 	add.w	r3, r4, #8
	while ((str[i] != '\0') && (str[i] != 0xff)) {
 8102474:	f811 2f01 	ldrb.w	r2, [r1, #1]!
		if (str[i++] == next[j]) {
 8102478:	eb0d 0c03 	add.w	ip, sp, r3
	while ((str[i] != '\0') && (str[i] != 0xff)) {
 810247c:	1e53      	subs	r3, r2, #1
 810247e:	b2db      	uxtb	r3, r3
 8102480:	2bfd      	cmp	r3, #253	; 0xfd
 8102482:	d809      	bhi.n	8102498 <decode_lcdtype+0x58>
		if (str[i++] == next[j]) {
 8102484:	f81c cc04 	ldrb.w	ip, [ip, #-4]
 8102488:	eb0e 0301 	add.w	r3, lr, r1
 810248c:	4594      	cmp	ip, r2
 810248e:	4618      	mov	r0, r3
 8102490:	d1ee      	bne.n	8102470 <decode_lcdtype+0x30>
			j++;
			if (j >= 2) {		// found N...X
 8102492:	b924      	cbnz	r4, 810249e <decode_lcdtype+0x5e>
 8102494:	2401      	movs	r4, #1
 8102496:	e7eb      	b.n	8102470 <decode_lcdtype+0x30>
				nex_model[i] = '\0';
				return (i);
			}
		}
	}
	return (0);
 8102498:	2000      	movs	r0, #0
}
 810249a:	b002      	add	sp, #8
 810249c:	bd70      	pop	{r4, r5, r6, pc}
				nex_model[k++] = 'M';
 810249e:	f645 024d 	movw	r2, #22605	; 0x584d
 81024a2:	8032      	strh	r2, [r6, #0]
				while ((str[i] != '\0') && (str[i] != 0xff) && (str[i] != ',')) {
 81024a4:	5cea      	ldrb	r2, [r5, r3]
 81024a6:	442b      	add	r3, r5
 81024a8:	1e51      	subs	r1, r2, #1
 81024aa:	b2c9      	uxtb	r1, r1
 81024ac:	29fd      	cmp	r1, #253	; 0xfd
 81024ae:	d80f      	bhi.n	81024d0 <decode_lcdtype+0x90>
 81024b0:	2a2c      	cmp	r2, #44	; 0x2c
 81024b2:	d00d      	beq.n	81024d0 <decode_lcdtype+0x90>
 81024b4:	4c0a      	ldr	r4, [pc, #40]	; (81024e0 <decode_lcdtype+0xa0>)
 81024b6:	e001      	b.n	81024bc <decode_lcdtype+0x7c>
 81024b8:	2a2c      	cmp	r2, #44	; 0x2c
 81024ba:	d009      	beq.n	81024d0 <decode_lcdtype+0x90>
					nex_model[k++] = str[i++];
 81024bc:	eb03 000e 	add.w	r0, r3, lr
 81024c0:	f804 2f01 	strb.w	r2, [r4, #1]!
				while ((str[i] != '\0') && (str[i] != 0xff) && (str[i] != ',')) {
 81024c4:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 81024c8:	1e51      	subs	r1, r2, #1
 81024ca:	b2c9      	uxtb	r1, r1
 81024cc:	29fd      	cmp	r1, #253	; 0xfd
 81024ce:	d9f3      	bls.n	81024b8 <decode_lcdtype+0x78>
				nex_model[i] = '\0';
 81024d0:	2300      	movs	r3, #0
 81024d2:	5433      	strb	r3, [r6, r0]
}
 81024d4:	b002      	add	sp, #8
 81024d6:	bd70      	pop	{r4, r5, r6, pc}
 81024d8:	0812b878 	.word	0x0812b878
 81024dc:	20001b28 	.word	0x20001b28
 81024e0:	20001b29 	.word	0x20001b29
 81024e4:	ffffffff 	.word	0xffffffff

081024e8 <lcd_gps>:
//Application specific display stuff
//
//////////////////////////////////////////////////////////////

// send the GPS coords t2.txt Lat,Lon,Grid  t3.txt Sats
void lcd_gps(void) {
 81024e8:	b570      	push	{r4, r5, r6, lr}
	unsigned char str[64], gridsquare[16];
	double lat, lon;
	int sats, col;
	static int vis = 0;

	lat = statuspkt.NavPvt.lat / 10000000.0;
 81024ea:	4d4f      	ldr	r5, [pc, #316]	; (8102628 <lcd_gps+0x140>)
 81024ec:	ed95 7a08 	vldr	s14, [r5, #32]
	lon = statuspkt.NavPvt.lon / 10000000.0;
 81024f0:	ed95 6a07 	vldr	s12, [r5, #28]
	lat = statuspkt.NavPvt.lat / 10000000.0;
 81024f4:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
	lon = statuspkt.NavPvt.lon / 10000000.0;
 81024f8:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
	lat = statuspkt.NavPvt.lat / 10000000.0;
 81024fc:	ed9f 5b48 	vldr	d5, [pc, #288]	; 8102620 <lcd_gps+0x138>
void lcd_gps(void) {
 8102500:	ed2d 8b04 	vpush	{d8-d9}
 8102504:	b0b4      	sub	sp, #208	; 0xd0
	lon = statuspkt.NavPvt.lon / 10000000.0;
 8102506:	ee86 8b05 	vdiv.f64	d8, d6, d5
	calcLocator(gridsquare, lat, lon);
 810250a:	a808      	add	r0, sp, #32
	lat = statuspkt.NavPvt.lat / 10000000.0;
 810250c:	ee87 9b05 	vdiv.f64	d9, d7, d5
	calcLocator(gridsquare, lat, lon);
 8102510:	eeb0 1b48 	vmov.f64	d1, d8
 8102514:	eeb0 0b49 	vmov.f64	d0, d9
 8102518:	f003 f9de 	bl	81058d8 <calcLocator>

	if (gpslocked) {
 810251c:	4b43      	ldr	r3, [pc, #268]	; (810262c <lcd_gps+0x144>)
 810251e:	7819      	ldrb	r1, [r3, #0]
 8102520:	2900      	cmp	r1, #0
 8102522:	d033      	beq.n	810258c <lcd_gps+0xa4>
		sprintf(str, "Lat: %.06f\\rLon: %.06f\\rGrid: %s", lat, lon, gridsquare);
 8102524:	ae0c      	add	r6, sp, #48	; 0x30
 8102526:	a908      	add	r1, sp, #32
	sprintf(str, "%s=\"%s\"", id, string);
 8102528:	ac1c      	add	r4, sp, #112	; 0x70
		sprintf(str, "Lat: %.06f\\rLon: %.06f\\rGrid: %s", lat, lon, gridsquare);
 810252a:	9102      	str	r1, [sp, #8]
 810252c:	4630      	mov	r0, r6
 810252e:	4940      	ldr	r1, [pc, #256]	; (8102630 <lcd_gps+0x148>)
 8102530:	ec53 2b19 	vmov	r2, r3, d9
 8102534:	ed8d 8b00 	vstr	d8, [sp]
 8102538:	f024 f8e6 	bl	8126708 <siprintf>
	volatile int result = 0;
 810253c:	2200      	movs	r2, #0
	sprintf(str, "%s=\"%s\"", id, string);
 810253e:	4633      	mov	r3, r6
 8102540:	493c      	ldr	r1, [pc, #240]	; (8102634 <lcd_gps+0x14c>)
	volatile int result = 0;
 8102542:	9204      	str	r2, [sp, #16]
	sprintf(str, "%s=\"%s\"", id, string);
 8102544:	4620      	mov	r0, r4
 8102546:	4a3c      	ldr	r2, [pc, #240]	; (8102638 <lcd_gps+0x150>)
 8102548:	f024 f8de 	bl	8126708 <siprintf>
	result = writelcdcmd(str);
 810254c:	4620      	mov	r0, r4
 810254e:	f7ff febd 	bl	81022cc <writelcdcmd>
 8102552:	9004      	str	r0, [sp, #16]
	return (result);
 8102554:	9b04      	ldr	r3, [sp, #16]
	} else {
		setlcdtext("t2.txt", "");
	}

	// number of satellites
	sats = statuspkt.NavPvt.numSV;
 8102556:	7eed      	ldrb	r5, [r5, #27]
	sprintf(str, "\\r\\rSats:%u", sats);
 8102558:	4630      	mov	r0, r6
 810255a:	4938      	ldr	r1, [pc, #224]	; (810263c <lcd_gps+0x154>)
	sats = statuspkt.NavPvt.numSV;
 810255c:	b2ed      	uxtb	r5, r5
	sprintf(str, "\\r\\rSats:%u", sats);
 810255e:	462a      	mov	r2, r5
 8102560:	f024 f8d2 	bl	8126708 <siprintf>
	volatile int result = 0;
 8102564:	2100      	movs	r1, #0
	sprintf(str, "%s=\"%s\"", id, string);
 8102566:	4633      	mov	r3, r6
 8102568:	4a35      	ldr	r2, [pc, #212]	; (8102640 <lcd_gps+0x158>)
	volatile int result = 0;
 810256a:	9106      	str	r1, [sp, #24]
	sprintf(str, "%s=\"%s\"", id, string);
 810256c:	4620      	mov	r0, r4
 810256e:	4931      	ldr	r1, [pc, #196]	; (8102634 <lcd_gps+0x14c>)
 8102570:	f024 f8ca 	bl	8126708 <siprintf>
	result = writelcdcmd(str);
 8102574:	4620      	mov	r0, r4
 8102576:	f7ff fea9 	bl	81022cc <writelcdcmd>
	setlcdtext("t4.txt", str);
	if (sats < 4)
 810257a:	2d03      	cmp	r5, #3
	result = writelcdcmd(str);
 810257c:	9006      	str	r0, [sp, #24]
	return (result);
 810257e:	9b06      	ldr	r3, [sp, #24]
	if (sats < 4)
 8102580:	dd13      	ble.n	81025aa <lcd_gps+0xc2>
		col = 0xf800;		// red
	else if (sats < 6)
 8102582:	2d05      	cmp	r5, #5
 8102584:	dc36      	bgt.n	81025f4 <lcd_gps+0x10c>
 8102586:	f24f 63c0 	movw	r3, #63168	; 0xf6c0
 810258a:	e010      	b.n	81025ae <lcd_gps+0xc6>
	sprintf(str, "%s=\"%s\"", id, string);
 810258c:	ac1c      	add	r4, sp, #112	; 0x70
 810258e:	4b2d      	ldr	r3, [pc, #180]	; (8102644 <lcd_gps+0x15c>)
 8102590:	4a29      	ldr	r2, [pc, #164]	; (8102638 <lcd_gps+0x150>)
 8102592:	ae0c      	add	r6, sp, #48	; 0x30
	volatile int result = 0;
 8102594:	9105      	str	r1, [sp, #20]
	sprintf(str, "%s=\"%s\"", id, string);
 8102596:	4620      	mov	r0, r4
 8102598:	4926      	ldr	r1, [pc, #152]	; (8102634 <lcd_gps+0x14c>)
 810259a:	f024 f8b5 	bl	8126708 <siprintf>
	result = writelcdcmd(str);
 810259e:	4620      	mov	r0, r4
 81025a0:	f7ff fe94 	bl	81022cc <writelcdcmd>
 81025a4:	9005      	str	r0, [sp, #20]
	return (result);
 81025a6:	9b05      	ldr	r3, [sp, #20]
 81025a8:	e7d5      	b.n	8102556 <lcd_gps+0x6e>
 81025aa:	f44f 4378 	mov.w	r3, #63488	; 0xf800
	sprintf(buffer, "%s=%lu", id, value);
 81025ae:	4a26      	ldr	r2, [pc, #152]	; (8102648 <lcd_gps+0x160>)
 81025b0:	4620      	mov	r0, r4
 81025b2:	4926      	ldr	r1, [pc, #152]	; (810264c <lcd_gps+0x164>)
 81025b4:	f024 f8a8 	bl	8126708 <siprintf>
	result = writelcdcmd(buffer);
 81025b8:	4620      	mov	r0, r4
 81025ba:	f7ff fe87 	bl	81022cc <writelcdcmd>
 81025be:	9007      	str	r0, [sp, #28]
	if (result == -1) {		// wait for response
 81025c0:	9b07      	ldr	r3, [sp, #28]
 81025c2:	3301      	adds	r3, #1
 81025c4:	d026      	beq.n	8102614 <lcd_gps+0x12c>
		col = 0xf6c0;		// dark yellow
	else
		col = 0xffff;		// white
	setlcdbin("t4.pco", col);

	if (sats < 5) {
 81025c6:	2d04      	cmp	r5, #4
	return (result);
 81025c8:	9b07      	ldr	r3, [sp, #28]
	if (sats < 5) {
 81025ca:	dc05      	bgt.n	81025d8 <lcd_gps+0xf0>
		if (vis++ & 1)
 81025cc:	4a20      	ldr	r2, [pc, #128]	; (8102650 <lcd_gps+0x168>)
 81025ce:	6813      	ldr	r3, [r2, #0]
 81025d0:	1c59      	adds	r1, r3, #1
 81025d2:	07db      	lsls	r3, r3, #31
 81025d4:	6011      	str	r1, [r2, #0]
 81025d6:	d506      	bpl.n	81025e6 <lcd_gps+0xfe>
			writelcdcmd("vis t4,1");
 81025d8:	481e      	ldr	r0, [pc, #120]	; (8102654 <lcd_gps+0x16c>)
 81025da:	f7ff fe77 	bl	81022cc <writelcdcmd>
		else
			writelcdcmd("vis t4,0");
	} else
		writelcdcmd("vis t4,1");
}
 81025de:	b034      	add	sp, #208	; 0xd0
 81025e0:	ecbd 8b04 	vpop	{d8-d9}
 81025e4:	bd70      	pop	{r4, r5, r6, pc}
			writelcdcmd("vis t4,0");
 81025e6:	481c      	ldr	r0, [pc, #112]	; (8102658 <lcd_gps+0x170>)
 81025e8:	f7ff fe70 	bl	81022cc <writelcdcmd>
}
 81025ec:	b034      	add	sp, #208	; 0xd0
 81025ee:	ecbd 8b04 	vpop	{d8-d9}
 81025f2:	bd70      	pop	{r4, r5, r6, pc}
	sprintf(buffer, "%s=%lu", id, value);
 81025f4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 81025f8:	4a13      	ldr	r2, [pc, #76]	; (8102648 <lcd_gps+0x160>)
 81025fa:	4914      	ldr	r1, [pc, #80]	; (810264c <lcd_gps+0x164>)
 81025fc:	4620      	mov	r0, r4
 81025fe:	f024 f883 	bl	8126708 <siprintf>
	result = writelcdcmd(buffer);
 8102602:	4620      	mov	r0, r4
 8102604:	f7ff fe62 	bl	81022cc <writelcdcmd>
 8102608:	9007      	str	r0, [sp, #28]
	if (result == -1) {		// wait for response
 810260a:	9b07      	ldr	r3, [sp, #28]
 810260c:	3301      	adds	r3, #1
 810260e:	d001      	beq.n	8102614 <lcd_gps+0x12c>
	return (result);
 8102610:	9b07      	ldr	r3, [sp, #28]
	if (sats < 5) {
 8102612:	e7e1      	b.n	81025d8 <lcd_gps+0xf0>
		printf("setlcdbin: Cmd failed\n\r");  // never happens always 0
 8102614:	4811      	ldr	r0, [pc, #68]	; (810265c <lcd_gps+0x174>)
 8102616:	f023 fe8d 	bl	8126334 <iprintf>
 810261a:	e7d4      	b.n	81025c6 <lcd_gps+0xde>
 810261c:	f3af 8000 	nop.w
 8102620:	00000000 	.word	0x00000000
 8102624:	416312d0 	.word	0x416312d0
 8102628:	2000300c 	.word	0x2000300c
 810262c:	20003460 	.word	0x20003460
 8102630:	0812b87c 	.word	0x0812b87c
 8102634:	0812b84c 	.word	0x0812b84c
 8102638:	0812b8a0 	.word	0x0812b8a0
 810263c:	0812b8a8 	.word	0x0812b8a8
 8102640:	0812b8b4 	.word	0x0812b8b4
 8102644:	0812b2b8 	.word	0x0812b2b8
 8102648:	0812b8bc 	.word	0x0812b8bc
 810264c:	0812b854 	.word	0x0812b854
 8102650:	20002150 	.word	0x20002150
 8102654:	0812b8c4 	.word	0x0812b8c4
 8102658:	0812b8d0 	.word	0x0812b8d0
 810265c:	0812b85c 	.word	0x0812b85c

08102660 <lcd_time>:

// send the time to t0.txt
void lcd_time() {
	unsigned char str[16];

	localepochtime = epochtime + (time_t) (10 * 60 * 60);		// add ten hours
 8102660:	4a27      	ldr	r2, [pc, #156]	; (8102700 <lcd_time+0xa0>)
 8102662:	f648 41a0 	movw	r1, #36000	; 0x8ca0
 8102666:	4827      	ldr	r0, [pc, #156]	; (8102704 <lcd_time+0xa4>)
 8102668:	6813      	ldr	r3, [r2, #0]
 810266a:	6852      	ldr	r2, [r2, #4]
 810266c:	185b      	adds	r3, r3, r1
 810266e:	f142 0200 	adc.w	r2, r2, #0
void lcd_time() {
 8102672:	b530      	push	{r4, r5, lr}
 8102674:	b09f      	sub	sp, #124	; 0x7c
	timeinfo = *localtime(&localepochtime);
 8102676:	4c24      	ldr	r4, [pc, #144]	; (8102708 <lcd_time+0xa8>)
	localepochtime = epochtime + (time_t) (10 * 60 * 60);		// add ten hours
 8102678:	2500      	movs	r5, #0
 810267a:	e9c0 3200 	strd	r3, r2, [r0]
	timeinfo = *localtime(&localepochtime);
 810267e:	f022 fd5b 	bl	8125138 <localtime>
 8102682:	4684      	mov	ip, r0
 8102684:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8102688:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 810268a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 810268e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8102690:	f8dc 1000 	ldr.w	r1, [ip]
 8102694:	4623      	mov	r3, r4
	strftime(sbuffer, sizeof(sbuffer), "%H:%M:%S", &timeinfo);
 8102696:	4a1d      	ldr	r2, [pc, #116]	; (810270c <lcd_time+0xac>)
	timeinfo = *localtime(&localepochtime);
 8102698:	f843 1920 	str.w	r1, [r3], #-32
	strftime(sbuffer, sizeof(sbuffer), "%H:%M:%S", &timeinfo);
 810269c:	2128      	movs	r1, #40	; 0x28
 810269e:	481c      	ldr	r0, [pc, #112]	; (8102710 <lcd_time+0xb0>)
 81026a0:	f024 fe1a 	bl	81272d8 <strftime>
	sprintf(str, "%s=\"%s\"", id, string);
 81026a4:	4b1a      	ldr	r3, [pc, #104]	; (8102710 <lcd_time+0xb0>)
 81026a6:	4a1b      	ldr	r2, [pc, #108]	; (8102714 <lcd_time+0xb4>)
 81026a8:	a806      	add	r0, sp, #24
 81026aa:	491b      	ldr	r1, [pc, #108]	; (8102718 <lcd_time+0xb8>)
	volatile int result = 0;
 81026ac:	9500      	str	r5, [sp, #0]
	sprintf(str, "%s=\"%s\"", id, string);
 81026ae:	f024 f82b 	bl	8126708 <siprintf>
	result = writelcdcmd(str);
 81026b2:	a806      	add	r0, sp, #24
 81026b4:	f7ff fe0a 	bl	81022cc <writelcdcmd>
	setlcdtext("t0.txt", sbuffer);

	if (gpslocked) {
 81026b8:	4b18      	ldr	r3, [pc, #96]	; (810271c <lcd_time+0xbc>)
	result = writelcdcmd(str);
 81026ba:	9000      	str	r0, [sp, #0]
	if (gpslocked) {
 81026bc:	781c      	ldrb	r4, [r3, #0]
	return (result);
 81026be:	9b00      	ldr	r3, [sp, #0]
	if (gpslocked) {
 81026c0:	b12c      	cbz	r4, 81026ce <lcd_time+0x6e>
		writelcdcmd("vis t3,0");	// hide warning
 81026c2:	4817      	ldr	r0, [pc, #92]	; (8102720 <lcd_time+0xc0>)
	} else {
		sprintf(str, "AQUIRE GPS:%d", statuspkt.NavPvt.numSV);
		setlcdtext("t3.txt", str);
		writelcdcmd("vis t3,1");
	}
}
 81026c4:	b01f      	add	sp, #124	; 0x7c
 81026c6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
		writelcdcmd("vis t3,0");	// hide warning
 81026ca:	f7ff bdff 	b.w	81022cc <writelcdcmd>
		sprintf(str, "AQUIRE GPS:%d", statuspkt.NavPvt.numSV);
 81026ce:	4b15      	ldr	r3, [pc, #84]	; (8102724 <lcd_time+0xc4>)
 81026d0:	a802      	add	r0, sp, #8
 81026d2:	4915      	ldr	r1, [pc, #84]	; (8102728 <lcd_time+0xc8>)
 81026d4:	7eda      	ldrb	r2, [r3, #27]
 81026d6:	f024 f817 	bl	8126708 <siprintf>
	sprintf(str, "%s=\"%s\"", id, string);
 81026da:	ab02      	add	r3, sp, #8
 81026dc:	4a13      	ldr	r2, [pc, #76]	; (810272c <lcd_time+0xcc>)
 81026de:	a806      	add	r0, sp, #24
 81026e0:	490d      	ldr	r1, [pc, #52]	; (8102718 <lcd_time+0xb8>)
	volatile int result = 0;
 81026e2:	9401      	str	r4, [sp, #4]
	sprintf(str, "%s=\"%s\"", id, string);
 81026e4:	f024 f810 	bl	8126708 <siprintf>
	result = writelcdcmd(str);
 81026e8:	a806      	add	r0, sp, #24
 81026ea:	f7ff fdef 	bl	81022cc <writelcdcmd>
 81026ee:	4603      	mov	r3, r0
		writelcdcmd("vis t3,1");
 81026f0:	480f      	ldr	r0, [pc, #60]	; (8102730 <lcd_time+0xd0>)
	result = writelcdcmd(str);
 81026f2:	9301      	str	r3, [sp, #4]
	return (result);
 81026f4:	9b01      	ldr	r3, [sp, #4]
		writelcdcmd("vis t3,1");
 81026f6:	f7ff fde9 	bl	81022cc <writelcdcmd>
}
 81026fa:	b01f      	add	sp, #124	; 0x7c
 81026fc:	bd30      	pop	{r4, r5, pc}
 81026fe:	bf00      	nop
 8102700:	20002ec0 	.word	0x20002ec0
 8102704:	20001b20 	.word	0x20001b20
 8102708:	20001f3c 	.word	0x20001f3c
 810270c:	0812b8dc 	.word	0x0812b8dc
 8102710:	20001f10 	.word	0x20001f10
 8102714:	0812b8e8 	.word	0x0812b8e8
 8102718:	0812b84c 	.word	0x0812b84c
 810271c:	20003460 	.word	0x20003460
 8102720:	0812b8f0 	.word	0x0812b8f0
 8102724:	2000300c 	.word	0x2000300c
 8102728:	0812b8fc 	.word	0x0812b8fc
 810272c:	0812b90c 	.word	0x0812b90c
 8102730:	0812b914 	.word	0x0812b914

08102734 <lcd_date>:

// send the date to t1.txt (assumes timeinfo is current)
void lcd_date() {

	lastday = timeinfo.tm_yday;
 8102734:	4b0d      	ldr	r3, [pc, #52]	; (810276c <lcd_date+0x38>)
 8102736:	490e      	ldr	r1, [pc, #56]	; (8102770 <lcd_date+0x3c>)
 8102738:	69d8      	ldr	r0, [r3, #28]
	strftime(sbuffer, sizeof(sbuffer), "%a %e %h %Y ", &timeinfo);
 810273a:	4a0e      	ldr	r2, [pc, #56]	; (8102774 <lcd_date+0x40>)
void lcd_date() {
 810273c:	b510      	push	{r4, lr}
	strftime(sbuffer, sizeof(sbuffer), "%a %e %h %Y ", &timeinfo);
 810273e:	4c0e      	ldr	r4, [pc, #56]	; (8102778 <lcd_date+0x44>)
void lcd_date() {
 8102740:	b09a      	sub	sp, #104	; 0x68
	lastday = timeinfo.tm_yday;
 8102742:	6008      	str	r0, [r1, #0]
	strftime(sbuffer, sizeof(sbuffer), "%a %e %h %Y ", &timeinfo);
 8102744:	2128      	movs	r1, #40	; 0x28
 8102746:	4620      	mov	r0, r4
 8102748:	f024 fdc6 	bl	81272d8 <strftime>
	volatile int result = 0;
 810274c:	2000      	movs	r0, #0
	sprintf(str, "%s=\"%s\"", id, string);
 810274e:	4623      	mov	r3, r4
 8102750:	4a0a      	ldr	r2, [pc, #40]	; (810277c <lcd_date+0x48>)
 8102752:	490b      	ldr	r1, [pc, #44]	; (8102780 <lcd_date+0x4c>)
	volatile int result = 0;
 8102754:	9001      	str	r0, [sp, #4]
	sprintf(str, "%s=\"%s\"", id, string);
 8102756:	a802      	add	r0, sp, #8
 8102758:	f023 ffd6 	bl	8126708 <siprintf>
	result = writelcdcmd(str);
 810275c:	a802      	add	r0, sp, #8
 810275e:	f7ff fdb5 	bl	81022cc <writelcdcmd>
 8102762:	9001      	str	r0, [sp, #4]
	return (result);
 8102764:	9b01      	ldr	r3, [sp, #4]
	setlcdtext("t1.txt", sbuffer);
}
 8102766:	b01a      	add	sp, #104	; 0x68
 8102768:	bd10      	pop	{r4, pc}
 810276a:	bf00      	nop
 810276c:	20001f3c 	.word	0x20001f3c
 8102770:	20001a58 	.word	0x20001a58
 8102774:	0812b920 	.word	0x0812b920
 8102778:	20001f10 	.word	0x20001f10
 810277c:	0812b930 	.word	0x0812b930
 8102780:	0812b84c 	.word	0x0812b84c

08102784 <lcd_showvars>:

// populate the page2 vars
void lcd_showvars() {
 8102784:	b570      	push	{r4, r5, r6, lr}
	unsigned char str[96];
	unsigned long board;
	static uint16_t toggle = 0;

	switch (toggle) {
 8102786:	4c9b      	ldr	r4, [pc, #620]	; (81029f4 <lcd_showvars+0x270>)
void lcd_showvars() {
 8102788:	b0c4      	sub	sp, #272	; 0x110
	switch (toggle) {
 810278a:	8823      	ldrh	r3, [r4, #0]
 810278c:	2b03      	cmp	r3, #3
 810278e:	d827      	bhi.n	81027e0 <lcd_showvars+0x5c>
 8102790:	e8df f003 	tbb	[pc, r3]
 8102794:	0228509a 	.word	0x0228509a
		setlcdtext("t5.txt", str);
		toggle = 3;
		break;

	case 3:
		sprintf(str, "Ver %d.%d Build:%d PCB=%d\\rUID=%lx %lx %lx", MAJORVERSION, MINORVERSION, BUILD, circuitboardpcb,
 8102798:	4b97      	ldr	r3, [pc, #604]	; (81029f8 <lcd_showvars+0x274>)
 810279a:	4998      	ldr	r1, [pc, #608]	; (81029fc <lcd_showvars+0x278>)
 810279c:	f8d3 2428 	ldr.w	r2, [r3, #1064]	; 0x428
 81027a0:	6808      	ldr	r0, [r1, #0]
 81027a2:	9204      	str	r2, [sp, #16]
 81027a4:	f8d3 2424 	ldr.w	r2, [r3, #1060]	; 0x424
 81027a8:	9203      	str	r2, [sp, #12]
 81027aa:	f242 722f 	movw	r2, #10031	; 0x272f
 81027ae:	f8d3 1420 	ldr.w	r1, [r3, #1056]	; 0x420
 81027b2:	2311      	movs	r3, #17
 81027b4:	e9cd 2000 	strd	r2, r0, [sp]
 81027b8:	2200      	movs	r2, #0
 81027ba:	9102      	str	r1, [sp, #8]
 81027bc:	a814      	add	r0, sp, #80	; 0x50
 81027be:	4990      	ldr	r1, [pc, #576]	; (8102a00 <lcd_showvars+0x27c>)
	volatile int result = 0;
 81027c0:	4615      	mov	r5, r2
		sprintf(str, "Ver %d.%d Build:%d PCB=%d\\rUID=%lx %lx %lx", MAJORVERSION, MINORVERSION, BUILD, circuitboardpcb,
 81027c2:	f023 ffa1 	bl	8126708 <siprintf>
	sprintf(str, "%s=\"%s\"", id, string);
 81027c6:	ab14      	add	r3, sp, #80	; 0x50
 81027c8:	4a8e      	ldr	r2, [pc, #568]	; (8102a04 <lcd_showvars+0x280>)
 81027ca:	498f      	ldr	r1, [pc, #572]	; (8102a08 <lcd_showvars+0x284>)
 81027cc:	a82c      	add	r0, sp, #176	; 0xb0
	volatile int result = 0;
 81027ce:	9513      	str	r5, [sp, #76]	; 0x4c
	sprintf(str, "%s=\"%s\"", id, string);
 81027d0:	f023 ff9a 	bl	8126708 <siprintf>
	result = writelcdcmd(str);
 81027d4:	a82c      	add	r0, sp, #176	; 0xb0
 81027d6:	f7ff fd79 	bl	81022cc <writelcdcmd>
 81027da:	9013      	str	r0, [sp, #76]	; 0x4c
	return (result);
 81027dc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
		STM32_UUID[0], STM32_UUID[1], STM32_UUID[2]);
//		sprintf(str, "Ver %d.%d, Build:%d\\rUID=%lx %lx %lx", MAJORVERSION, MINORVERSION, BUILD, STM32_UUID[0],
//				STM32_UUID[1], STM32_UUID[2]);
		setlcdtext("t26.txt", str);
		toggle = 0;
 81027de:	8025      	strh	r5, [r4, #0]
		break;
	}
}
 81027e0:	b044      	add	sp, #272	; 0x110
 81027e2:	bd70      	pop	{r4, r5, r6, pc}
		sprintf(str, "%d", statuspkt.trigcount);	// trigger count
 81027e4:	4e89      	ldr	r6, [pc, #548]	; (8102a0c <lcd_showvars+0x288>)
	volatile int result = 0;
 81027e6:	2500      	movs	r5, #0
		sprintf(str, "%d", statuspkt.trigcount);	// trigger count
 81027e8:	4989      	ldr	r1, [pc, #548]	; (8102a10 <lcd_showvars+0x28c>)
 81027ea:	a814      	add	r0, sp, #80	; 0x50
 81027ec:	6ff2      	ldr	r2, [r6, #124]	; 0x7c
 81027ee:	f023 ff8b 	bl	8126708 <siprintf>
	sprintf(str, "%s=\"%s\"", id, string);
 81027f2:	ab14      	add	r3, sp, #80	; 0x50
 81027f4:	4a87      	ldr	r2, [pc, #540]	; (8102a14 <lcd_showvars+0x290>)
 81027f6:	a82c      	add	r0, sp, #176	; 0xb0
 81027f8:	4983      	ldr	r1, [pc, #524]	; (8102a08 <lcd_showvars+0x284>)
	volatile int result = 0;
 81027fa:	9512      	str	r5, [sp, #72]	; 0x48
	sprintf(str, "%s=\"%s\"", id, string);
 81027fc:	f023 ff84 	bl	8126708 <siprintf>
	result = writelcdcmd(str);
 8102800:	a82c      	add	r0, sp, #176	; 0xb0
 8102802:	f7ff fd63 	bl	81022cc <writelcdcmd>
 8102806:	9012      	str	r0, [sp, #72]	; 0x48
	return (result);
 8102808:	9b12      	ldr	r3, [sp, #72]	; 0x48
		sprintf(str, "%d", statuspkt.sysuptime);	// system up time
 810280a:	a814      	add	r0, sp, #80	; 0x50
 810280c:	6e72      	ldr	r2, [r6, #100]	; 0x64
 810280e:	4980      	ldr	r1, [pc, #512]	; (8102a10 <lcd_showvars+0x28c>)
 8102810:	f023 ff7a 	bl	8126708 <siprintf>
	sprintf(str, "%s=\"%s\"", id, string);
 8102814:	ab14      	add	r3, sp, #80	; 0x50
 8102816:	4a80      	ldr	r2, [pc, #512]	; (8102a18 <lcd_showvars+0x294>)
 8102818:	a82c      	add	r0, sp, #176	; 0xb0
 810281a:	497b      	ldr	r1, [pc, #492]	; (8102a08 <lcd_showvars+0x284>)
	volatile int result = 0;
 810281c:	9511      	str	r5, [sp, #68]	; 0x44
	sprintf(str, "%s=\"%s\"", id, string);
 810281e:	f023 ff73 	bl	8126708 <siprintf>
	result = writelcdcmd(str);
 8102822:	a82c      	add	r0, sp, #176	; 0xb0
 8102824:	f7ff fd52 	bl	81022cc <writelcdcmd>
		toggle = 3;
 8102828:	2303      	movs	r3, #3
	result = writelcdcmd(str);
 810282a:	9011      	str	r0, [sp, #68]	; 0x44
		toggle = 3;
 810282c:	8023      	strh	r3, [r4, #0]
	return (result);
 810282e:	9b11      	ldr	r3, [sp, #68]	; 0x44
}
 8102830:	b044      	add	sp, #272	; 0x110
 8102832:	bd70      	pop	{r4, r5, r6, pc}
		sprintf(str, "%d", statuspkt.NavPvt.numSV);	// satellites
 8102834:	4e75      	ldr	r6, [pc, #468]	; (8102a0c <lcd_showvars+0x288>)
	volatile int result = 0;
 8102836:	2500      	movs	r5, #0
		sprintf(str, "%d", statuspkt.NavPvt.numSV);	// satellites
 8102838:	4975      	ldr	r1, [pc, #468]	; (8102a10 <lcd_showvars+0x28c>)
 810283a:	a814      	add	r0, sp, #80	; 0x50
 810283c:	7ef2      	ldrb	r2, [r6, #27]
 810283e:	f023 ff63 	bl	8126708 <siprintf>
	sprintf(str, "%s=\"%s\"", id, string);
 8102842:	ab14      	add	r3, sp, #80	; 0x50
 8102844:	4a75      	ldr	r2, [pc, #468]	; (8102a1c <lcd_showvars+0x298>)
 8102846:	a82c      	add	r0, sp, #176	; 0xb0
 8102848:	496f      	ldr	r1, [pc, #444]	; (8102a08 <lcd_showvars+0x284>)
	volatile int result = 0;
 810284a:	9510      	str	r5, [sp, #64]	; 0x40
	sprintf(str, "%s=\"%s\"", id, string);
 810284c:	f023 ff5c 	bl	8126708 <siprintf>
	result = writelcdcmd(str);
 8102850:	a82c      	add	r0, sp, #176	; 0xb0
 8102852:	f7ff fd3b 	bl	81022cc <writelcdcmd>
 8102856:	9010      	str	r0, [sp, #64]	; 0x40
	return (result);
 8102858:	9b10      	ldr	r3, [sp, #64]	; 0x40
		sprintf(str, "%d", statuspkt.NavPvt.lat);	// latitude
 810285a:	a814      	add	r0, sp, #80	; 0x50
 810285c:	6a32      	ldr	r2, [r6, #32]
 810285e:	496c      	ldr	r1, [pc, #432]	; (8102a10 <lcd_showvars+0x28c>)
 8102860:	f023 ff52 	bl	8126708 <siprintf>
	sprintf(str, "%s=\"%s\"", id, string);
 8102864:	ab14      	add	r3, sp, #80	; 0x50
 8102866:	4a6e      	ldr	r2, [pc, #440]	; (8102a20 <lcd_showvars+0x29c>)
 8102868:	a82c      	add	r0, sp, #176	; 0xb0
 810286a:	4967      	ldr	r1, [pc, #412]	; (8102a08 <lcd_showvars+0x284>)
	volatile int result = 0;
 810286c:	950f      	str	r5, [sp, #60]	; 0x3c
	sprintf(str, "%s=\"%s\"", id, string);
 810286e:	f023 ff4b 	bl	8126708 <siprintf>
	result = writelcdcmd(str);
 8102872:	a82c      	add	r0, sp, #176	; 0xb0
 8102874:	f7ff fd2a 	bl	81022cc <writelcdcmd>
 8102878:	900f      	str	r0, [sp, #60]	; 0x3c
	return (result);
 810287a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
		sprintf(str, "%d", statuspkt.NavPvt.lon);	// longtitude
 810287c:	a814      	add	r0, sp, #80	; 0x50
 810287e:	69f2      	ldr	r2, [r6, #28]
 8102880:	4963      	ldr	r1, [pc, #396]	; (8102a10 <lcd_showvars+0x28c>)
 8102882:	f023 ff41 	bl	8126708 <siprintf>
	sprintf(str, "%s=\"%s\"", id, string);
 8102886:	ab14      	add	r3, sp, #80	; 0x50
 8102888:	4a66      	ldr	r2, [pc, #408]	; (8102a24 <lcd_showvars+0x2a0>)
 810288a:	a82c      	add	r0, sp, #176	; 0xb0
 810288c:	495e      	ldr	r1, [pc, #376]	; (8102a08 <lcd_showvars+0x284>)
	volatile int result = 0;
 810288e:	950e      	str	r5, [sp, #56]	; 0x38
	sprintf(str, "%s=\"%s\"", id, string);
 8102890:	f023 ff3a 	bl	8126708 <siprintf>
	result = writelcdcmd(str);
 8102894:	a82c      	add	r0, sp, #176	; 0xb0
 8102896:	f7ff fd19 	bl	81022cc <writelcdcmd>
 810289a:	900e      	str	r0, [sp, #56]	; 0x38
	return (result);
 810289c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
		sprintf(str, "%d", statuspkt.NavPvt.height);	// height
 810289e:	a814      	add	r0, sp, #80	; 0x50
 81028a0:	6a72      	ldr	r2, [r6, #36]	; 0x24
 81028a2:	495b      	ldr	r1, [pc, #364]	; (8102a10 <lcd_showvars+0x28c>)
 81028a4:	f023 ff30 	bl	8126708 <siprintf>
	sprintf(str, "%s=\"%s\"", id, string);
 81028a8:	ab14      	add	r3, sp, #80	; 0x50
 81028aa:	4a5f      	ldr	r2, [pc, #380]	; (8102a28 <lcd_showvars+0x2a4>)
 81028ac:	a82c      	add	r0, sp, #176	; 0xb0
 81028ae:	4956      	ldr	r1, [pc, #344]	; (8102a08 <lcd_showvars+0x284>)
	volatile int result = 0;
 81028b0:	950d      	str	r5, [sp, #52]	; 0x34
	sprintf(str, "%s=\"%s\"", id, string);
 81028b2:	f023 ff29 	bl	8126708 <siprintf>
	result = writelcdcmd(str);
 81028b6:	a82c      	add	r0, sp, #176	; 0xb0
 81028b8:	f7ff fd08 	bl	81022cc <writelcdcmd>
		toggle = 2;
 81028bc:	2302      	movs	r3, #2
	result = writelcdcmd(str);
 81028be:	900d      	str	r0, [sp, #52]	; 0x34
		toggle = 2;
 81028c0:	8023      	strh	r3, [r4, #0]
	return (result);
 81028c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
}
 81028c4:	b044      	add	sp, #272	; 0x110
 81028c6:	bd70      	pop	{r4, r5, r6, pc}
		sprintf(str, "%d.%d.%d.%d\n", myip & 0xFF, (myip & 0xFF00) >> 8, (myip & 0xFF0000) >> 16,
 81028c8:	4b58      	ldr	r3, [pc, #352]	; (8102a2c <lcd_showvars+0x2a8>)
	volatile int result = 0;
 81028ca:	2500      	movs	r5, #0
		sprintf(str, "%d.%d.%d.%d\n", myip & 0xFF, (myip & 0xFF00) >> 8, (myip & 0xFF0000) >> 16,
 81028cc:	a814      	add	r0, sp, #80	; 0x50
		sprintf(str, "%d", statuspkt.uid);
 81028ce:	4e4f      	ldr	r6, [pc, #316]	; (8102a0c <lcd_showvars+0x288>)
		sprintf(str, "%d.%d.%d.%d\n", myip & 0xFF, (myip & 0xFF00) >> 8, (myip & 0xFF0000) >> 16,
 81028d0:	681a      	ldr	r2, [r3, #0]
 81028d2:	0e11      	lsrs	r1, r2, #24
 81028d4:	f3c2 4307 	ubfx	r3, r2, #16, #8
 81028d8:	e9cd 3100 	strd	r3, r1, [sp]
 81028dc:	f3c2 2307 	ubfx	r3, r2, #8, #8
 81028e0:	4953      	ldr	r1, [pc, #332]	; (8102a30 <lcd_showvars+0x2ac>)
 81028e2:	b2d2      	uxtb	r2, r2
 81028e4:	f023 ff10 	bl	8126708 <siprintf>
	sprintf(str, "%s=\"%s\"", id, string);
 81028e8:	ab14      	add	r3, sp, #80	; 0x50
 81028ea:	4a52      	ldr	r2, [pc, #328]	; (8102a34 <lcd_showvars+0x2b0>)
 81028ec:	a82c      	add	r0, sp, #176	; 0xb0
 81028ee:	4946      	ldr	r1, [pc, #280]	; (8102a08 <lcd_showvars+0x284>)
	volatile int result = 0;
 81028f0:	950c      	str	r5, [sp, #48]	; 0x30
	sprintf(str, "%s=\"%s\"", id, string);
 81028f2:	f023 ff09 	bl	8126708 <siprintf>
	result = writelcdcmd(str);
 81028f6:	a82c      	add	r0, sp, #176	; 0xb0
 81028f8:	f7ff fce8 	bl	81022cc <writelcdcmd>
 81028fc:	900c      	str	r0, [sp, #48]	; 0x30
	return (result);
 81028fe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
		sprintf(str, "%d", statuspkt.uid);
 8102900:	a814      	add	r0, sp, #80	; 0x50
 8102902:	f8b6 205c 	ldrh.w	r2, [r6, #92]	; 0x5c
 8102906:	4942      	ldr	r1, [pc, #264]	; (8102a10 <lcd_showvars+0x28c>)
 8102908:	b292      	uxth	r2, r2
 810290a:	f023 fefd 	bl	8126708 <siprintf>
	sprintf(str, "%s=\"%s\"", id, string);
 810290e:	ab14      	add	r3, sp, #80	; 0x50
 8102910:	4a49      	ldr	r2, [pc, #292]	; (8102a38 <lcd_showvars+0x2b4>)
 8102912:	a82c      	add	r0, sp, #176	; 0xb0
 8102914:	493c      	ldr	r1, [pc, #240]	; (8102a08 <lcd_showvars+0x284>)
	volatile int result = 0;
 8102916:	950b      	str	r5, [sp, #44]	; 0x2c
	sprintf(str, "%s=\"%s\"", id, string);
 8102918:	f023 fef6 	bl	8126708 <siprintf>
	result = writelcdcmd(str);
 810291c:	a82c      	add	r0, sp, #176	; 0xb0
 810291e:	f7ff fcd5 	bl	81022cc <writelcdcmd>
 8102922:	900b      	str	r0, [sp, #44]	; 0x2c
	return (result);
 8102924:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
		sprintf(str, "%d", statuspkt.adcpktssent);
 8102926:	a814      	add	r0, sp, #80	; 0x50
 8102928:	f8b6 205e 	ldrh.w	r2, [r6, #94]	; 0x5e
 810292c:	4938      	ldr	r1, [pc, #224]	; (8102a10 <lcd_showvars+0x28c>)
 810292e:	b292      	uxth	r2, r2
 8102930:	f023 feea 	bl	8126708 <siprintf>
	sprintf(str, "%s=\"%s\"", id, string);
 8102934:	ab14      	add	r3, sp, #80	; 0x50
 8102936:	4a41      	ldr	r2, [pc, #260]	; (8102a3c <lcd_showvars+0x2b8>)
 8102938:	a82c      	add	r0, sp, #176	; 0xb0
 810293a:	4933      	ldr	r1, [pc, #204]	; (8102a08 <lcd_showvars+0x284>)
	volatile int result = 0;
 810293c:	950a      	str	r5, [sp, #40]	; 0x28
	sprintf(str, "%s=\"%s\"", id, string);
 810293e:	f023 fee3 	bl	8126708 <siprintf>
	result = writelcdcmd(str);
 8102942:	a82c      	add	r0, sp, #176	; 0xb0
 8102944:	f7ff fcc2 	bl	81022cc <writelcdcmd>
 8102948:	900a      	str	r0, [sp, #40]	; 0x28
	return (result);
 810294a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
		sprintf(str, "%d", (globaladcavg & 0xfff));  // base
 810294c:	a814      	add	r0, sp, #80	; 0x50
 810294e:	4b3c      	ldr	r3, [pc, #240]	; (8102a40 <lcd_showvars+0x2bc>)
 8102950:	492f      	ldr	r1, [pc, #188]	; (8102a10 <lcd_showvars+0x28c>)
 8102952:	681a      	ldr	r2, [r3, #0]
 8102954:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8102958:	f023 fed6 	bl	8126708 <siprintf>
	sprintf(str, "%s=\"%s\"", id, string);
 810295c:	ab14      	add	r3, sp, #80	; 0x50
 810295e:	4a39      	ldr	r2, [pc, #228]	; (8102a44 <lcd_showvars+0x2c0>)
 8102960:	a82c      	add	r0, sp, #176	; 0xb0
 8102962:	4929      	ldr	r1, [pc, #164]	; (8102a08 <lcd_showvars+0x284>)
	volatile int result = 0;
 8102964:	9509      	str	r5, [sp, #36]	; 0x24
	sprintf(str, "%s=\"%s\"", id, string);
 8102966:	f023 fecf 	bl	8126708 <siprintf>
	result = writelcdcmd(str);
 810296a:	a82c      	add	r0, sp, #176	; 0xb0
 810296c:	f7ff fcae 	bl	81022cc <writelcdcmd>
 8102970:	9009      	str	r0, [sp, #36]	; 0x24
	return (result);
 8102972:	9b09      	ldr	r3, [sp, #36]	; 0x24
		sprintf(str, "%d", abs(meanwindiff) & 0xfff);  // noise
 8102974:	a814      	add	r0, sp, #80	; 0x50
 8102976:	4b34      	ldr	r3, [pc, #208]	; (8102a48 <lcd_showvars+0x2c4>)
 8102978:	4925      	ldr	r1, [pc, #148]	; (8102a10 <lcd_showvars+0x28c>)
 810297a:	f9b3 2000 	ldrsh.w	r2, [r3]
 810297e:	2a00      	cmp	r2, #0
 8102980:	bfb8      	it	lt
 8102982:	4252      	neglt	r2, r2
 8102984:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8102988:	f023 febe 	bl	8126708 <siprintf>
	sprintf(str, "%s=\"%s\"", id, string);
 810298c:	ab14      	add	r3, sp, #80	; 0x50
 810298e:	4a2f      	ldr	r2, [pc, #188]	; (8102a4c <lcd_showvars+0x2c8>)
 8102990:	a82c      	add	r0, sp, #176	; 0xb0
 8102992:	491d      	ldr	r1, [pc, #116]	; (8102a08 <lcd_showvars+0x284>)
	volatile int result = 0;
 8102994:	9508      	str	r5, [sp, #32]
	sprintf(str, "%s=\"%s\"", id, string);
 8102996:	f023 feb7 	bl	8126708 <siprintf>
	result = writelcdcmd(str);
 810299a:	a82c      	add	r0, sp, #176	; 0xb0
 810299c:	f7ff fc96 	bl	81022cc <writelcdcmd>
 81029a0:	9008      	str	r0, [sp, #32]
	return (result);
 81029a2:	9b08      	ldr	r3, [sp, #32]
		sprintf(str, "%d", pgagain);	// gain
 81029a4:	a814      	add	r0, sp, #80	; 0x50
 81029a6:	4b2a      	ldr	r3, [pc, #168]	; (8102a50 <lcd_showvars+0x2cc>)
 81029a8:	4919      	ldr	r1, [pc, #100]	; (8102a10 <lcd_showvars+0x28c>)
 81029aa:	f9b3 2000 	ldrsh.w	r2, [r3]
 81029ae:	f023 feab 	bl	8126708 <siprintf>
	sprintf(str, "%s=\"%s\"", id, string);
 81029b2:	ab14      	add	r3, sp, #80	; 0x50
 81029b4:	4a27      	ldr	r2, [pc, #156]	; (8102a54 <lcd_showvars+0x2d0>)
 81029b6:	a82c      	add	r0, sp, #176	; 0xb0
 81029b8:	4913      	ldr	r1, [pc, #76]	; (8102a08 <lcd_showvars+0x284>)
	volatile int result = 0;
 81029ba:	9507      	str	r5, [sp, #28]
	sprintf(str, "%s=\"%s\"", id, string);
 81029bc:	f023 fea4 	bl	8126708 <siprintf>
	result = writelcdcmd(str);
 81029c0:	a82c      	add	r0, sp, #176	; 0xb0
 81029c2:	f7ff fc83 	bl	81022cc <writelcdcmd>
 81029c6:	9007      	str	r0, [sp, #28]
	return (result);
 81029c8:	9b07      	ldr	r3, [sp, #28]
		sprintf(str, "%d", statuspkt.adcudpover);	// overuns
 81029ca:	a814      	add	r0, sp, #80	; 0x50
 81029cc:	6fb2      	ldr	r2, [r6, #120]	; 0x78
 81029ce:	4910      	ldr	r1, [pc, #64]	; (8102a10 <lcd_showvars+0x28c>)
 81029d0:	f023 fe9a 	bl	8126708 <siprintf>
	sprintf(str, "%s=\"%s\"", id, string);
 81029d4:	ab14      	add	r3, sp, #80	; 0x50
 81029d6:	4a20      	ldr	r2, [pc, #128]	; (8102a58 <lcd_showvars+0x2d4>)
 81029d8:	a82c      	add	r0, sp, #176	; 0xb0
 81029da:	490b      	ldr	r1, [pc, #44]	; (8102a08 <lcd_showvars+0x284>)
	volatile int result = 0;
 81029dc:	9506      	str	r5, [sp, #24]
	sprintf(str, "%s=\"%s\"", id, string);
 81029de:	f023 fe93 	bl	8126708 <siprintf>
	result = writelcdcmd(str);
 81029e2:	a82c      	add	r0, sp, #176	; 0xb0
 81029e4:	f7ff fc72 	bl	81022cc <writelcdcmd>
		toggle = 1;
 81029e8:	2301      	movs	r3, #1
	result = writelcdcmd(str);
 81029ea:	9006      	str	r0, [sp, #24]
		toggle = 1;
 81029ec:	8023      	strh	r3, [r4, #0]
	return (result);
 81029ee:	9b06      	ldr	r3, [sp, #24]
}
 81029f0:	b044      	add	sp, #272	; 0x110
 81029f2:	bd70      	pop	{r4, r5, r6, pc}
 81029f4:	20001f60 	.word	0x20001f60
 81029f8:	1ff0f000 	.word	0x1ff0f000
 81029fc:	20002158 	.word	0x20002158
 8102a00:	0812b988 	.word	0x0812b988
 8102a04:	0812b9b4 	.word	0x0812b9b4
 8102a08:	0812b84c 	.word	0x0812b84c
 8102a0c:	2000300c 	.word	0x2000300c
 8102a10:	0812b9ec 	.word	0x0812b9ec
 8102a14:	0812b8b4 	.word	0x0812b8b4
 8102a18:	0812b980 	.word	0x0812b980
 8102a1c:	0812b8e8 	.word	0x0812b8e8
 8102a20:	0812b930 	.word	0x0812b930
 8102a24:	0812b8a0 	.word	0x0812b8a0
 8102a28:	0812b90c 	.word	0x0812b90c
 8102a2c:	20002dcc 	.word	0x20002dcc
 8102a30:	0812b938 	.word	0x0812b938
 8102a34:	0812b948 	.word	0x0812b948
 8102a38:	0812b950 	.word	0x0812b950
 8102a3c:	0812b958 	.word	0x0812b958
 8102a40:	2000070c 	.word	0x2000070c
 8102a44:	0812b960 	.word	0x0812b960
 8102a48:	20000760 	.word	0x20000760
 8102a4c:	0812b968 	.word	0x0812b968
 8102a50:	200033e8 	.word	0x200033e8
 8102a54:	0812b970 	.word	0x0812b970
 8102a58:	0812b978 	.word	0x0812b978

08102a5c <lcd_trigcharts>:

// display / refresh  the entire trigger and noise chart
void lcd_trigcharts() {
 8102a5c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8102a60:	b0a7      	sub	sp, #156	; 0x9c
	volatile int result = 0;
 8102a62:	2400      	movs	r4, #0
	sprintf(str, "%s=\"%s\"", id, string);
 8102a64:	4b49      	ldr	r3, [pc, #292]	; (8102b8c <lcd_trigcharts+0x130>)
	sprintf(str, "%d", abs(meanwindiff) & 0xfff);  // noise
	setlcdtext("t2.txt", str);

//	writelcdcmd("tsw b2,0");	// disable touch controls
	writelcdcmd("b2.bco=123" /*23275*/);		// dark grey
	buffi = trigindex;
 8102a66:	f44f 75f0 	mov.w	r5, #480	; 0x1e0
	sprintf(str, "%s=\"%s\"", id, string);
 8102a6a:	4a49      	ldr	r2, [pc, #292]	; (8102b90 <lcd_trigcharts+0x134>)
 8102a6c:	a80e      	add	r0, sp, #56	; 0x38
 8102a6e:	4949      	ldr	r1, [pc, #292]	; (8102b94 <lcd_trigcharts+0x138>)
	volatile int result = 0;
 8102a70:	9405      	str	r4, [sp, #20]
	sprintf(str, "%s=\"%s\"", id, string);
 8102a72:	f023 fe49 	bl	8126708 <siprintf>
	result = writelcdcmd(str);
 8102a76:	a80e      	add	r0, sp, #56	; 0x38
 8102a78:	4f47      	ldr	r7, [pc, #284]	; (8102b98 <lcd_trigcharts+0x13c>)
 8102a7a:	f7ff fc27 	bl	81022cc <writelcdcmd>
 8102a7e:	9005      	str	r0, [sp, #20]
	sprintf(str, "%s=\"%s\"", id, string);
 8102a80:	4b42      	ldr	r3, [pc, #264]	; (8102b8c <lcd_trigcharts+0x130>)
 8102a82:	a80e      	add	r0, sp, #56	; 0x38
 8102a84:	4a45      	ldr	r2, [pc, #276]	; (8102b9c <lcd_trigcharts+0x140>)
	return (result);
 8102a86:	9905      	ldr	r1, [sp, #20]
	sprintf(str, "%s=\"%s\"", id, string);
 8102a88:	4942      	ldr	r1, [pc, #264]	; (8102b94 <lcd_trigcharts+0x138>)
	volatile int result = 0;
 8102a8a:	9404      	str	r4, [sp, #16]
	sprintf(str, "%s=\"%s\"", id, string);
 8102a8c:	f023 fe3c 	bl	8126708 <siprintf>
	result = writelcdcmd(str);
 8102a90:	a80e      	add	r0, sp, #56	; 0x38
	for (i = 0; i < LCDXPIXELS; i++) {
		if (our_currentpage != 2)		// impatient user
			return;
		sprintf(str, "add 2,0,%d", trigvec[buffi]);
 8102a92:	f8df 9140 	ldr.w	r9, [pc, #320]	; 8102bd4 <lcd_trigcharts+0x178>
	result = writelcdcmd(str);
 8102a96:	f7ff fc19 	bl	81022cc <writelcdcmd>
 8102a9a:	9004      	str	r0, [sp, #16]
	sprintf(str, "%s=\"%s\"", id, string);
 8102a9c:	4b40      	ldr	r3, [pc, #256]	; (8102ba0 <lcd_trigcharts+0x144>)
 8102a9e:	a80e      	add	r0, sp, #56	; 0x38
 8102aa0:	4a40      	ldr	r2, [pc, #256]	; (8102ba4 <lcd_trigcharts+0x148>)
	return (result);
 8102aa2:	9904      	ldr	r1, [sp, #16]
	sprintf(str, "%s=\"%s\"", id, string);
 8102aa4:	493b      	ldr	r1, [pc, #236]	; (8102b94 <lcd_trigcharts+0x138>)
	volatile int result = 0;
 8102aa6:	9403      	str	r4, [sp, #12]
	sprintf(str, "%s=\"%s\"", id, string);
 8102aa8:	f023 fe2e 	bl	8126708 <siprintf>
	result = writelcdcmd(str);
 8102aac:	a80e      	add	r0, sp, #56	; 0x38
		sprintf(str, "add 2,0,%d", trigvec[buffi]);
 8102aae:	4e3e      	ldr	r6, [pc, #248]	; (8102ba8 <lcd_trigcharts+0x14c>)
	result = writelcdcmd(str);
 8102ab0:	f7ff fc0c 	bl	81022cc <writelcdcmd>
 8102ab4:	9003      	str	r0, [sp, #12]
	sprintf(str, "%s=\"%s\"", id, string);
 8102ab6:	4b3a      	ldr	r3, [pc, #232]	; (8102ba0 <lcd_trigcharts+0x144>)
 8102ab8:	a80e      	add	r0, sp, #56	; 0x38
 8102aba:	4a3c      	ldr	r2, [pc, #240]	; (8102bac <lcd_trigcharts+0x150>)
	return (result);
 8102abc:	9903      	ldr	r1, [sp, #12]
	sprintf(str, "%s=\"%s\"", id, string);
 8102abe:	4935      	ldr	r1, [pc, #212]	; (8102b94 <lcd_trigcharts+0x138>)
	volatile int result = 0;
 8102ac0:	9402      	str	r4, [sp, #8]
	sprintf(str, "%s=\"%s\"", id, string);
 8102ac2:	f023 fe21 	bl	8126708 <siprintf>
	result = writelcdcmd(str);
 8102ac6:	a80e      	add	r0, sp, #56	; 0x38
		writelcdcmd(str);
		osDelay(15);

		sprintf(str, "add 5,0,%d", noisevec[buffi]);
 8102ac8:	f8df 810c 	ldr.w	r8, [pc, #268]	; 8102bd8 <lcd_trigcharts+0x17c>
	result = writelcdcmd(str);
 8102acc:	f7ff fbfe 	bl	81022cc <writelcdcmd>
	sprintf(str, "%d", statuspkt.trigcount);	// trigger count
 8102ad0:	4b37      	ldr	r3, [pc, #220]	; (8102bb0 <lcd_trigcharts+0x154>)
	result = writelcdcmd(str);
 8102ad2:	9002      	str	r0, [sp, #8]
	sprintf(str, "%d", statuspkt.trigcount);	// trigger count
 8102ad4:	a806      	add	r0, sp, #24
	return (result);
 8102ad6:	9a02      	ldr	r2, [sp, #8]
	sprintf(str, "%d", statuspkt.trigcount);	// trigger count
 8102ad8:	4936      	ldr	r1, [pc, #216]	; (8102bb4 <lcd_trigcharts+0x158>)
 8102ada:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 8102adc:	f023 fe14 	bl	8126708 <siprintf>
	sprintf(str, "%s=\"%s\"", id, string);
 8102ae0:	ab06      	add	r3, sp, #24
 8102ae2:	4a35      	ldr	r2, [pc, #212]	; (8102bb8 <lcd_trigcharts+0x15c>)
 8102ae4:	a80e      	add	r0, sp, #56	; 0x38
 8102ae6:	492b      	ldr	r1, [pc, #172]	; (8102b94 <lcd_trigcharts+0x138>)
	volatile int result = 0;
 8102ae8:	9401      	str	r4, [sp, #4]
	sprintf(str, "%s=\"%s\"", id, string);
 8102aea:	f023 fe0d 	bl	8126708 <siprintf>
	result = writelcdcmd(str);
 8102aee:	a80e      	add	r0, sp, #56	; 0x38
 8102af0:	f7ff fbec 	bl	81022cc <writelcdcmd>
	sprintf(str, "%d", abs(meanwindiff) & 0xfff);  // noise
 8102af4:	4b31      	ldr	r3, [pc, #196]	; (8102bbc <lcd_trigcharts+0x160>)
	result = writelcdcmd(str);
 8102af6:	9001      	str	r0, [sp, #4]
	sprintf(str, "%d", abs(meanwindiff) & 0xfff);  // noise
 8102af8:	a806      	add	r0, sp, #24
 8102afa:	f9b3 2000 	ldrsh.w	r2, [r3]
 8102afe:	492d      	ldr	r1, [pc, #180]	; (8102bb4 <lcd_trigcharts+0x158>)
 8102b00:	2a00      	cmp	r2, #0
	return (result);
 8102b02:	9b01      	ldr	r3, [sp, #4]
	sprintf(str, "%d", abs(meanwindiff) & 0xfff);  // noise
 8102b04:	bfb8      	it	lt
 8102b06:	4252      	neglt	r2, r2
 8102b08:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8102b0c:	f023 fdfc 	bl	8126708 <siprintf>
	sprintf(str, "%s=\"%s\"", id, string);
 8102b10:	ab06      	add	r3, sp, #24
 8102b12:	4a2b      	ldr	r2, [pc, #172]	; (8102bc0 <lcd_trigcharts+0x164>)
 8102b14:	a80e      	add	r0, sp, #56	; 0x38
 8102b16:	491f      	ldr	r1, [pc, #124]	; (8102b94 <lcd_trigcharts+0x138>)
	volatile int result = 0;
 8102b18:	9400      	str	r4, [sp, #0]
	sprintf(str, "%s=\"%s\"", id, string);
 8102b1a:	f023 fdf5 	bl	8126708 <siprintf>
	result = writelcdcmd(str);
 8102b1e:	a80e      	add	r0, sp, #56	; 0x38
 8102b20:	f7ff fbd4 	bl	81022cc <writelcdcmd>
 8102b24:	4603      	mov	r3, r0
	writelcdcmd("b2.bco=123" /*23275*/);		// dark grey
 8102b26:	4827      	ldr	r0, [pc, #156]	; (8102bc4 <lcd_trigcharts+0x168>)
	result = writelcdcmd(str);
 8102b28:	9300      	str	r3, [sp, #0]
	return (result);
 8102b2a:	9b00      	ldr	r3, [sp, #0]
	writelcdcmd("b2.bco=123" /*23275*/);		// dark grey
 8102b2c:	f7ff fbce 	bl	81022cc <writelcdcmd>
	buffi = trigindex;
 8102b30:	4b25      	ldr	r3, [pc, #148]	; (8102bc8 <lcd_trigcharts+0x16c>)
 8102b32:	681c      	ldr	r4, [r3, #0]
	for (i = 0; i < LCDXPIXELS; i++) {
 8102b34:	e01c      	b.n	8102b70 <lcd_trigcharts+0x114>
		sprintf(str, "add 2,0,%d", trigvec[buffi]);
 8102b36:	f819 2004 	ldrb.w	r2, [r9, r4]
 8102b3a:	f023 fde5 	bl	8126708 <siprintf>
		writelcdcmd(str);
 8102b3e:	a806      	add	r0, sp, #24
 8102b40:	f7ff fbc4 	bl	81022cc <writelcdcmd>
		osDelay(15);
 8102b44:	200f      	movs	r0, #15
 8102b46:	f013 fc59 	bl	81163fc <osDelay>
		sprintf(str, "add 5,0,%d", noisevec[buffi]);
 8102b4a:	f818 2004 	ldrb.w	r2, [r8, r4]
 8102b4e:	491f      	ldr	r1, [pc, #124]	; (8102bcc <lcd_trigcharts+0x170>)
 8102b50:	a806      	add	r0, sp, #24
 8102b52:	f023 fdd9 	bl	8126708 <siprintf>
		writelcdcmd(str);
		osDelay(15);

		buffi++;
 8102b56:	3401      	adds	r4, #1
		writelcdcmd(str);
 8102b58:	a806      	add	r0, sp, #24
 8102b5a:	f7ff fbb7 	bl	81022cc <writelcdcmd>
		osDelay(15);
 8102b5e:	200f      	movs	r0, #15
 8102b60:	f013 fc4c 	bl	81163fc <osDelay>
		if (buffi > LCDXPIXELS)
			buffi = 0;
 8102b64:	f5b4 7ff0 	cmp.w	r4, #480	; 0x1e0
 8102b68:	bfc8      	it	gt
 8102b6a:	2400      	movgt	r4, #0
	for (i = 0; i < LCDXPIXELS; i++) {
 8102b6c:	3d01      	subs	r5, #1
 8102b6e:	d007      	beq.n	8102b80 <lcd_trigcharts+0x124>
		if (our_currentpage != 2)		// impatient user
 8102b70:	783b      	ldrb	r3, [r7, #0]
		sprintf(str, "add 2,0,%d", trigvec[buffi]);
 8102b72:	4631      	mov	r1, r6
 8102b74:	a806      	add	r0, sp, #24
		if (our_currentpage != 2)		// impatient user
 8102b76:	2b02      	cmp	r3, #2
 8102b78:	d0dd      	beq.n	8102b36 <lcd_trigcharts+0xda>
	}
//	writelcdcmd("tsw b2,1");	// enable touch controls
	writelcdcmd("b2.bco=63422");		// normal grey
}
 8102b7a:	b027      	add	sp, #156	; 0x9c
 8102b7c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	writelcdcmd("b2.bco=63422");		// normal grey
 8102b80:	4813      	ldr	r0, [pc, #76]	; (8102bd0 <lcd_trigcharts+0x174>)
 8102b82:	f7ff fba3 	bl	81022cc <writelcdcmd>
}
 8102b86:	b027      	add	sp, #156	; 0x9c
 8102b88:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8102b8c:	0812b9bc 	.word	0x0812b9bc
 8102b90:	0812b90c 	.word	0x0812b90c
 8102b94:	0812b84c 	.word	0x0812b84c
 8102b98:	20001d20 	.word	0x20001d20
 8102b9c:	0812b9c8 	.word	0x0812b9c8
 8102ba0:	0812b9d0 	.word	0x0812b9d0
 8102ba4:	0812b8b4 	.word	0x0812b8b4
 8102ba8:	0812b9e4 	.word	0x0812b9e4
 8102bac:	0812b930 	.word	0x0812b930
 8102bb0:	2000300c 	.word	0x2000300c
 8102bb4:	0812b9ec 	.word	0x0812b9ec
 8102bb8:	0812b8e8 	.word	0x0812b8e8
 8102bbc:	20000760 	.word	0x20000760
 8102bc0:	0812b8a0 	.word	0x0812b8a0
 8102bc4:	0812b9d8 	.word	0x0812b9d8
 8102bc8:	20001f64 	.word	0x20001f64
 8102bcc:	0812b9f0 	.word	0x0812b9f0
 8102bd0:	0812b9fc 	.word	0x0812b9fc
 8102bd4:	20001f68 	.word	0x20001f68
 8102bd8:	20001b40 	.word	0x20001b40

08102bdc <lcd_trigplot>:

// called at regular intervals to add a point to the display
// update lcd trigger and noise plot memory,
// the page display may not be showing  ( 120 pix height)
void lcd_trigplot() {
 8102bdc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	int val;
	static uint32_t lasttrig;
	unsigned char str[32];

// process the triggers
	val = statuspkt.trigcount - lasttrig;	// difference in trigs since last time
 8102be0:	4956      	ldr	r1, [pc, #344]	; (8102d3c <lcd_trigplot+0x160>)
void lcd_trigplot() {
 8102be2:	b0a7      	sub	sp, #156	; 0x9c
	val = statuspkt.trigcount - lasttrig;	// difference in trigs since last time
 8102be4:	4d56      	ldr	r5, [pc, #344]	; (8102d40 <lcd_trigplot+0x164>)
 8102be6:	680b      	ldr	r3, [r1, #0]
 8102be8:	6fea      	ldr	r2, [r5, #124]	; 0x7c
	if (val >= 120)
		val = 119;		// max Y
	trigvec[trigindex] = val;

// process the noise
	val = abs(meanwindiff) & 0xfff;
 8102bea:	4e56      	ldr	r6, [pc, #344]	; (8102d44 <lcd_trigplot+0x168>)
	val = statuspkt.trigcount - lasttrig;	// difference in trigs since last time
 8102bec:	1ad2      	subs	r2, r2, r3

	if (val >= 120)
		val = 119;		// max Y
	noisevec[trigindex] = val;

	if (our_currentpage == 2) {		// if currently displaying on LCD
 8102bee:	4856      	ldr	r0, [pc, #344]	; (8102d48 <lcd_trigplot+0x16c>)
	val = abs(meanwindiff) & 0xfff;
 8102bf0:	f9b6 3000 	ldrsh.w	r3, [r6]
	val = val * 32;		// scale up: n pixels per trigger
 8102bf4:	0152      	lsls	r2, r2, #5
	lasttrig = statuspkt.trigcount;
 8102bf6:	f8d5 c07c 	ldr.w	ip, [r5, #124]	; 0x7c
	trigvec[trigindex] = val;
 8102bfa:	4c54      	ldr	r4, [pc, #336]	; (8102d4c <lcd_trigplot+0x170>)
 8102bfc:	2a77      	cmp	r2, #119	; 0x77
	if (our_currentpage == 2) {		// if currently displaying on LCD
 8102bfe:	7800      	ldrb	r0, [r0, #0]
	trigvec[trigindex] = val;
 8102c00:	4f53      	ldr	r7, [pc, #332]	; (8102d50 <lcd_trigplot+0x174>)
 8102c02:	bfa8      	it	ge
 8102c04:	2277      	movge	r2, #119	; 0x77
	val = abs(meanwindiff) & 0xfff;
 8102c06:	2b00      	cmp	r3, #0
	noisevec[trigindex] = val;
 8102c08:	f8df 8180 	ldr.w	r8, [pc, #384]	; 8102d8c <lcd_trigplot+0x1b0>
	val = abs(meanwindiff) & 0xfff;
 8102c0c:	bfb8      	it	lt
 8102c0e:	425b      	neglt	r3, r3
	lasttrig = statuspkt.trigcount;
 8102c10:	f8c1 c000 	str.w	ip, [r1]
	trigvec[trigindex] = val;
 8102c14:	6821      	ldr	r1, [r4, #0]
	val = abs(meanwindiff) & 0xfff;
 8102c16:	f3c3 030b 	ubfx	r3, r3, #0, #12
	trigvec[trigindex] = val;
 8102c1a:	547a      	strb	r2, [r7, r1]
	noisevec[trigindex] = val;
 8102c1c:	2b77      	cmp	r3, #119	; 0x77
 8102c1e:	bfa8      	it	ge
 8102c20:	2377      	movge	r3, #119	; 0x77
	if (our_currentpage == 2) {		// if currently displaying on LCD
 8102c22:	2802      	cmp	r0, #2
	noisevec[trigindex] = val;
 8102c24:	f808 3001 	strb.w	r3, [r8, r1]
	if (our_currentpage == 2) {		// if currently displaying on LCD
 8102c28:	d00c      	beq.n	8102c44 <lcd_trigplot+0x68>
		// bring chart labels to the front
		writelcdcmd("vis t3,1");
		writelcdcmd("vis t4,1");
	}

	trigindex++;
 8102c2a:	3101      	adds	r1, #1
	if (trigindex >= LCDXPIXELS)
 8102c2c:	f5b1 7ff0 	cmp.w	r1, #480	; 0x1e0
 8102c30:	da03      	bge.n	8102c3a <lcd_trigplot+0x5e>
	trigindex++;
 8102c32:	6021      	str	r1, [r4, #0]
		trigindex = 0;
}
 8102c34:	b027      	add	sp, #156	; 0x9c
 8102c36:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		trigindex = 0;
 8102c3a:	2300      	movs	r3, #0
 8102c3c:	6023      	str	r3, [r4, #0]
}
 8102c3e:	b027      	add	sp, #156	; 0x9c
 8102c40:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	volatile int result = 0;
 8102c44:	f04f 0900 	mov.w	r9, #0
	sprintf(str, "%s=\"%s\"", id, string);
 8102c48:	4b42      	ldr	r3, [pc, #264]	; (8102d54 <lcd_trigplot+0x178>)
 8102c4a:	4a43      	ldr	r2, [pc, #268]	; (8102d58 <lcd_trigplot+0x17c>)
 8102c4c:	a80e      	add	r0, sp, #56	; 0x38
 8102c4e:	4943      	ldr	r1, [pc, #268]	; (8102d5c <lcd_trigplot+0x180>)
	volatile int result = 0;
 8102c50:	f8cd 9014 	str.w	r9, [sp, #20]
	sprintf(str, "%s=\"%s\"", id, string);
 8102c54:	f023 fd58 	bl	8126708 <siprintf>
	result = writelcdcmd(str);
 8102c58:	a80e      	add	r0, sp, #56	; 0x38
 8102c5a:	f7ff fb37 	bl	81022cc <writelcdcmd>
 8102c5e:	9005      	str	r0, [sp, #20]
	return (result);
 8102c60:	9b05      	ldr	r3, [sp, #20]
	sprintf(str, "%s=\"%s\"", id, string);
 8102c62:	a80e      	add	r0, sp, #56	; 0x38
 8102c64:	4b3b      	ldr	r3, [pc, #236]	; (8102d54 <lcd_trigplot+0x178>)
 8102c66:	4a3e      	ldr	r2, [pc, #248]	; (8102d60 <lcd_trigplot+0x184>)
 8102c68:	493c      	ldr	r1, [pc, #240]	; (8102d5c <lcd_trigplot+0x180>)
	volatile int result = 0;
 8102c6a:	f8cd 9010 	str.w	r9, [sp, #16]
	sprintf(str, "%s=\"%s\"", id, string);
 8102c6e:	f023 fd4b 	bl	8126708 <siprintf>
	result = writelcdcmd(str);
 8102c72:	a80e      	add	r0, sp, #56	; 0x38
 8102c74:	f7ff fb2a 	bl	81022cc <writelcdcmd>
 8102c78:	9004      	str	r0, [sp, #16]
	return (result);
 8102c7a:	9b04      	ldr	r3, [sp, #16]
	sprintf(str, "%s=\"%s\"", id, string);
 8102c7c:	a80e      	add	r0, sp, #56	; 0x38
 8102c7e:	4b39      	ldr	r3, [pc, #228]	; (8102d64 <lcd_trigplot+0x188>)
 8102c80:	4a39      	ldr	r2, [pc, #228]	; (8102d68 <lcd_trigplot+0x18c>)
 8102c82:	4936      	ldr	r1, [pc, #216]	; (8102d5c <lcd_trigplot+0x180>)
	volatile int result = 0;
 8102c84:	f8cd 900c 	str.w	r9, [sp, #12]
	sprintf(str, "%s=\"%s\"", id, string);
 8102c88:	f023 fd3e 	bl	8126708 <siprintf>
	result = writelcdcmd(str);
 8102c8c:	a80e      	add	r0, sp, #56	; 0x38
 8102c8e:	f7ff fb1d 	bl	81022cc <writelcdcmd>
 8102c92:	9003      	str	r0, [sp, #12]
	return (result);
 8102c94:	9b03      	ldr	r3, [sp, #12]
	sprintf(str, "%s=\"%s\"", id, string);
 8102c96:	a80e      	add	r0, sp, #56	; 0x38
 8102c98:	4b32      	ldr	r3, [pc, #200]	; (8102d64 <lcd_trigplot+0x188>)
 8102c9a:	4a34      	ldr	r2, [pc, #208]	; (8102d6c <lcd_trigplot+0x190>)
 8102c9c:	492f      	ldr	r1, [pc, #188]	; (8102d5c <lcd_trigplot+0x180>)
	volatile int result = 0;
 8102c9e:	f8cd 9008 	str.w	r9, [sp, #8]
	sprintf(str, "%s=\"%s\"", id, string);
 8102ca2:	f023 fd31 	bl	8126708 <siprintf>
	result = writelcdcmd(str);
 8102ca6:	a80e      	add	r0, sp, #56	; 0x38
 8102ca8:	f7ff fb10 	bl	81022cc <writelcdcmd>
 8102cac:	9002      	str	r0, [sp, #8]
	return (result);
 8102cae:	9b02      	ldr	r3, [sp, #8]
		sprintf(str, "add 2,0,%d", trigvec[trigindex]);
 8102cb0:	a806      	add	r0, sp, #24
 8102cb2:	6823      	ldr	r3, [r4, #0]
 8102cb4:	492e      	ldr	r1, [pc, #184]	; (8102d70 <lcd_trigplot+0x194>)
 8102cb6:	5cfa      	ldrb	r2, [r7, r3]
 8102cb8:	f023 fd26 	bl	8126708 <siprintf>
		writelcdcmd(str);
 8102cbc:	a806      	add	r0, sp, #24
 8102cbe:	f7ff fb05 	bl	81022cc <writelcdcmd>
		sprintf(str, "add 5,0,%d", noisevec[trigindex]);
 8102cc2:	6823      	ldr	r3, [r4, #0]
 8102cc4:	492b      	ldr	r1, [pc, #172]	; (8102d74 <lcd_trigplot+0x198>)
 8102cc6:	a806      	add	r0, sp, #24
 8102cc8:	f818 2003 	ldrb.w	r2, [r8, r3]
 8102ccc:	f023 fd1c 	bl	8126708 <siprintf>
		writelcdcmd(str);
 8102cd0:	a806      	add	r0, sp, #24
 8102cd2:	f7ff fafb 	bl	81022cc <writelcdcmd>
		sprintf(str, "%d", statuspkt.trigcount);	// trigger count
 8102cd6:	6fea      	ldr	r2, [r5, #124]	; 0x7c
 8102cd8:	4927      	ldr	r1, [pc, #156]	; (8102d78 <lcd_trigplot+0x19c>)
 8102cda:	a806      	add	r0, sp, #24
 8102cdc:	f023 fd14 	bl	8126708 <siprintf>
	sprintf(str, "%s=\"%s\"", id, string);
 8102ce0:	ab06      	add	r3, sp, #24
 8102ce2:	4a26      	ldr	r2, [pc, #152]	; (8102d7c <lcd_trigplot+0x1a0>)
 8102ce4:	a80e      	add	r0, sp, #56	; 0x38
 8102ce6:	491d      	ldr	r1, [pc, #116]	; (8102d5c <lcd_trigplot+0x180>)
	volatile int result = 0;
 8102ce8:	f8cd 9004 	str.w	r9, [sp, #4]
	sprintf(str, "%s=\"%s\"", id, string);
 8102cec:	f023 fd0c 	bl	8126708 <siprintf>
	result = writelcdcmd(str);
 8102cf0:	a80e      	add	r0, sp, #56	; 0x38
 8102cf2:	f7ff faeb 	bl	81022cc <writelcdcmd>
		sprintf(str, "%d", abs(meanwindiff) & 0xfff);  // noise
 8102cf6:	f9b6 2000 	ldrsh.w	r2, [r6]
	result = writelcdcmd(str);
 8102cfa:	9001      	str	r0, [sp, #4]
		sprintf(str, "%d", abs(meanwindiff) & 0xfff);  // noise
 8102cfc:	a806      	add	r0, sp, #24
 8102cfe:	2a00      	cmp	r2, #0
 8102d00:	491d      	ldr	r1, [pc, #116]	; (8102d78 <lcd_trigplot+0x19c>)
	return (result);
 8102d02:	9b01      	ldr	r3, [sp, #4]
		sprintf(str, "%d", abs(meanwindiff) & 0xfff);  // noise
 8102d04:	bfb8      	it	lt
 8102d06:	4252      	neglt	r2, r2
 8102d08:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8102d0c:	f023 fcfc 	bl	8126708 <siprintf>
	sprintf(str, "%s=\"%s\"", id, string);
 8102d10:	4912      	ldr	r1, [pc, #72]	; (8102d5c <lcd_trigplot+0x180>)
 8102d12:	4a1b      	ldr	r2, [pc, #108]	; (8102d80 <lcd_trigplot+0x1a4>)
 8102d14:	ab06      	add	r3, sp, #24
 8102d16:	a80e      	add	r0, sp, #56	; 0x38
	volatile int result = 0;
 8102d18:	f8cd 9000 	str.w	r9, [sp]
	sprintf(str, "%s=\"%s\"", id, string);
 8102d1c:	f023 fcf4 	bl	8126708 <siprintf>
	result = writelcdcmd(str);
 8102d20:	a80e      	add	r0, sp, #56	; 0x38
 8102d22:	f7ff fad3 	bl	81022cc <writelcdcmd>
 8102d26:	4603      	mov	r3, r0
		writelcdcmd("vis t3,1");
 8102d28:	4816      	ldr	r0, [pc, #88]	; (8102d84 <lcd_trigplot+0x1a8>)
	result = writelcdcmd(str);
 8102d2a:	9300      	str	r3, [sp, #0]
	return (result);
 8102d2c:	9b00      	ldr	r3, [sp, #0]
		writelcdcmd("vis t3,1");
 8102d2e:	f7ff facd 	bl	81022cc <writelcdcmd>
		writelcdcmd("vis t4,1");
 8102d32:	4815      	ldr	r0, [pc, #84]	; (8102d88 <lcd_trigplot+0x1ac>)
 8102d34:	f7ff faca 	bl	81022cc <writelcdcmd>
	trigindex++;
 8102d38:	6821      	ldr	r1, [r4, #0]
 8102d3a:	e776      	b.n	8102c2a <lcd_trigplot+0x4e>
 8102d3c:	20001a60 	.word	0x20001a60
 8102d40:	2000300c 	.word	0x2000300c
 8102d44:	20000760 	.word	0x20000760
 8102d48:	20001d20 	.word	0x20001d20
 8102d4c:	20001f64 	.word	0x20001f64
 8102d50:	20001f68 	.word	0x20001f68
 8102d54:	0812b9bc 	.word	0x0812b9bc
 8102d58:	0812b90c 	.word	0x0812b90c
 8102d5c:	0812b84c 	.word	0x0812b84c
 8102d60:	0812b9c8 	.word	0x0812b9c8
 8102d64:	0812b9d0 	.word	0x0812b9d0
 8102d68:	0812b8b4 	.word	0x0812b8b4
 8102d6c:	0812b930 	.word	0x0812b930
 8102d70:	0812b9e4 	.word	0x0812b9e4
 8102d74:	0812b9f0 	.word	0x0812b9f0
 8102d78:	0812b9ec 	.word	0x0812b9ec
 8102d7c:	0812b8e8 	.word	0x0812b8e8
 8102d80:	0812b8a0 	.word	0x0812b8a0
 8102d84:	0812b914 	.word	0x0812b914
 8102d88:	0812b8c4 	.word	0x0812b8c4
 8102d8c:	20001b40 	.word	0x20001b40

08102d90 <lcd_presscharts>:

/// PRESSURE //////////////
// display / refresh  the entire pressure chart
void lcd_presscharts() {
 8102d90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8102d94:	b0a4      	sub	sp, #144	; 0x90
	volatile int result = 0;
 8102d96:	2400      	movs	r4, #0
	sprintf(str, "%s=\"%s\"", id, string);
 8102d98:	4b2c      	ldr	r3, [pc, #176]	; (8102e4c <lcd_presscharts+0xbc>)
	sprintf(str, "%d.%03d kPa", pressure, pressfrac >> 2);	// pressure
	setlcdtext("t0.txt", str);

//	writelcdcmd("tsw b2,1");	// enable touch controls
	writelcdcmd("b2.bco=123");		// normal grey
	buffi = pressindex;
 8102d9a:	f44f 75f0 	mov.w	r5, #480	; 0x1e0
	sprintf(str, "%s=\"%s\"", id, string);
 8102d9e:	4a2c      	ldr	r2, [pc, #176]	; (8102e50 <lcd_presscharts+0xc0>)
 8102da0:	a80c      	add	r0, sp, #48	; 0x30
 8102da2:	492c      	ldr	r1, [pc, #176]	; (8102e54 <lcd_presscharts+0xc4>)
	volatile int result = 0;
 8102da4:	9403      	str	r4, [sp, #12]
	sprintf(str, "%s=\"%s\"", id, string);
 8102da6:	f023 fcaf 	bl	8126708 <siprintf>
	result = writelcdcmd(str);
 8102daa:	a80c      	add	r0, sp, #48	; 0x30
 8102dac:	4f2a      	ldr	r7, [pc, #168]	; (8102e58 <lcd_presscharts+0xc8>)
 8102dae:	f7ff fa8d 	bl	81022cc <writelcdcmd>
 8102db2:	9003      	str	r0, [sp, #12]
	sprintf(str, "%s=\"%s\"", id, string);
 8102db4:	4b25      	ldr	r3, [pc, #148]	; (8102e4c <lcd_presscharts+0xbc>)
 8102db6:	a80c      	add	r0, sp, #48	; 0x30
 8102db8:	4a28      	ldr	r2, [pc, #160]	; (8102e5c <lcd_presscharts+0xcc>)
	return (result);
 8102dba:	9903      	ldr	r1, [sp, #12]
	sprintf(str, "%s=\"%s\"", id, string);
 8102dbc:	4925      	ldr	r1, [pc, #148]	; (8102e54 <lcd_presscharts+0xc4>)
	volatile int result = 0;
 8102dbe:	9402      	str	r4, [sp, #8]
	sprintf(str, "%s=\"%s\"", id, string);
 8102dc0:	f023 fca2 	bl	8126708 <siprintf>
	result = writelcdcmd(str);
 8102dc4:	a80c      	add	r0, sp, #48	; 0x30
	for (i = 0; i < LCDXPIXELS; i++) {
		if (our_currentpage != 3)		// impatient user
			return;
		sprintf(str, "add 2,0,%d", pressvec[buffi]);
 8102dc6:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 8102e80 <lcd_presscharts+0xf0>
	result = writelcdcmd(str);
 8102dca:	f7ff fa7f 	bl	81022cc <writelcdcmd>
	sprintf(str, "%d.%03d kPa", pressure, pressfrac >> 2);	// pressure
 8102dce:	4b24      	ldr	r3, [pc, #144]	; (8102e60 <lcd_presscharts+0xd0>)
 8102dd0:	4a24      	ldr	r2, [pc, #144]	; (8102e64 <lcd_presscharts+0xd4>)
 8102dd2:	681b      	ldr	r3, [r3, #0]
	result = writelcdcmd(str);
 8102dd4:	9002      	str	r0, [sp, #8]
	sprintf(str, "%d.%03d kPa", pressure, pressfrac >> 2);	// pressure
 8102dd6:	a804      	add	r0, sp, #16
 8102dd8:	6812      	ldr	r2, [r2, #0]
 8102dda:	089b      	lsrs	r3, r3, #2
	return (result);
 8102ddc:	9902      	ldr	r1, [sp, #8]
	sprintf(str, "%d.%03d kPa", pressure, pressfrac >> 2);	// pressure
 8102dde:	4922      	ldr	r1, [pc, #136]	; (8102e68 <lcd_presscharts+0xd8>)
 8102de0:	f023 fc92 	bl	8126708 <siprintf>
	sprintf(str, "%s=\"%s\"", id, string);
 8102de4:	ab04      	add	r3, sp, #16
 8102de6:	4a21      	ldr	r2, [pc, #132]	; (8102e6c <lcd_presscharts+0xdc>)
 8102de8:	a80c      	add	r0, sp, #48	; 0x30
 8102dea:	491a      	ldr	r1, [pc, #104]	; (8102e54 <lcd_presscharts+0xc4>)
	volatile int result = 0;
 8102dec:	9401      	str	r4, [sp, #4]
	sprintf(str, "%s=\"%s\"", id, string);
 8102dee:	f023 fc8b 	bl	8126708 <siprintf>
	result = writelcdcmd(str);
 8102df2:	a80c      	add	r0, sp, #48	; 0x30
		sprintf(str, "add 2,0,%d", pressvec[buffi]);
 8102df4:	4e1e      	ldr	r6, [pc, #120]	; (8102e70 <lcd_presscharts+0xe0>)
	result = writelcdcmd(str);
 8102df6:	f7ff fa69 	bl	81022cc <writelcdcmd>
 8102dfa:	4603      	mov	r3, r0
	writelcdcmd("b2.bco=123");		// normal grey
 8102dfc:	481d      	ldr	r0, [pc, #116]	; (8102e74 <lcd_presscharts+0xe4>)
	result = writelcdcmd(str);
 8102dfe:	9301      	str	r3, [sp, #4]
	return (result);
 8102e00:	9b01      	ldr	r3, [sp, #4]
	writelcdcmd("b2.bco=123");		// normal grey
 8102e02:	f7ff fa63 	bl	81022cc <writelcdcmd>
	buffi = pressindex;
 8102e06:	4b1c      	ldr	r3, [pc, #112]	; (8102e78 <lcd_presscharts+0xe8>)
 8102e08:	681c      	ldr	r4, [r3, #0]
	for (i = 0; i < LCDXPIXELS; i++) {
 8102e0a:	e010      	b.n	8102e2e <lcd_presscharts+0x9e>
		sprintf(str, "add 2,0,%d", pressvec[buffi]);
 8102e0c:	f818 2004 	ldrb.w	r2, [r8, r4]
		writelcdcmd(str);
		osDelay(15);

		buffi++;
 8102e10:	3401      	adds	r4, #1
		sprintf(str, "add 2,0,%d", pressvec[buffi]);
 8102e12:	f023 fc79 	bl	8126708 <siprintf>
		writelcdcmd(str);
 8102e16:	a804      	add	r0, sp, #16
 8102e18:	f7ff fa58 	bl	81022cc <writelcdcmd>
		osDelay(15);
 8102e1c:	200f      	movs	r0, #15
 8102e1e:	f013 faed 	bl	81163fc <osDelay>
		if (buffi > LCDXPIXELS)
			buffi = 0;
 8102e22:	f5b4 7ff0 	cmp.w	r4, #480	; 0x1e0
 8102e26:	bfc8      	it	gt
 8102e28:	2400      	movgt	r4, #0
	for (i = 0; i < LCDXPIXELS; i++) {
 8102e2a:	3d01      	subs	r5, #1
 8102e2c:	d007      	beq.n	8102e3e <lcd_presscharts+0xae>
		if (our_currentpage != 3)		// impatient user
 8102e2e:	783b      	ldrb	r3, [r7, #0]
		sprintf(str, "add 2,0,%d", pressvec[buffi]);
 8102e30:	4631      	mov	r1, r6
 8102e32:	a804      	add	r0, sp, #16
		if (our_currentpage != 3)		// impatient user
 8102e34:	2b03      	cmp	r3, #3
 8102e36:	d0e9      	beq.n	8102e0c <lcd_presscharts+0x7c>
	}
//	writelcdcmd("tsw b2,0");	// disable touch controls
	writelcdcmd("b2.bco=63422");		// normal grey
}
 8102e38:	b024      	add	sp, #144	; 0x90
 8102e3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	writelcdcmd("b2.bco=63422");		// normal grey
 8102e3e:	480f      	ldr	r0, [pc, #60]	; (8102e7c <lcd_presscharts+0xec>)
 8102e40:	f7ff fa44 	bl	81022cc <writelcdcmd>
}
 8102e44:	b024      	add	sp, #144	; 0x90
 8102e46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8102e4a:	bf00      	nop
 8102e4c:	0812ba0c 	.word	0x0812ba0c
 8102e50:	0812b90c 	.word	0x0812b90c
 8102e54:	0812b84c 	.word	0x0812b84c
 8102e58:	20001d20 	.word	0x20001d20
 8102e5c:	0812b9c8 	.word	0x0812b9c8
 8102e60:	200033ec 	.word	0x200033ec
 8102e64:	200033f0 	.word	0x200033f0
 8102e68:	0812ba18 	.word	0x0812ba18
 8102e6c:	0812b8e8 	.word	0x0812b8e8
 8102e70:	0812b9e4 	.word	0x0812b9e4
 8102e74:	0812b9d8 	.word	0x0812b9d8
 8102e78:	20001d24 	.word	0x20001d24
 8102e7c:	0812b9fc 	.word	0x0812b9fc
 8102e80:	20001d28 	.word	0x20001d28

08102e84 <lcd_pressplot>:

// called at regular intervals to add a point to the display
// update lcd pressure memory,
// the page display may not be showing  (240 pix height)
void lcd_pressplot() {
 8102e84:	b570      	push	{r4, r5, r6, lr}
	volatile int p, pf, val;
	unsigned char str[32];

	p = pressure;
	pf = pressfrac >> 2;		// frac base was in quarters
 8102e86:	4d31      	ldr	r5, [pc, #196]	; (8102f4c <lcd_pressplot+0xc8>)
void lcd_pressplot() {
 8102e88:	b0a4      	sub	sp, #144	; 0x90
	p = pressure;
 8102e8a:	4c31      	ldr	r4, [pc, #196]	; (8102f50 <lcd_pressplot+0xcc>)

	p = pressure * 1000 + pf;
 8102e8c:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
	pf = pressfrac >> 2;		// frac base was in quarters
 8102e90:	682a      	ldr	r2, [r5, #0]
	p = pressure;
 8102e92:	6821      	ldr	r1, [r4, #0]
	pf = pressfrac >> 2;		// frac base was in quarters
 8102e94:	0892      	lsrs	r2, r2, #2
	if (p < 93000)
 8102e96:	482f      	ldr	r0, [pc, #188]	; (8102f54 <lcd_pressplot+0xd0>)
	p = pressure;
 8102e98:	9100      	str	r1, [sp, #0]
	pf = pressfrac >> 2;		// frac base was in quarters
 8102e9a:	9201      	str	r2, [sp, #4]
	p = pressure * 1000 + pf;
 8102e9c:	9b01      	ldr	r3, [sp, #4]
 8102e9e:	fb06 3301 	mla	r3, r6, r1, r3
 8102ea2:	9300      	str	r3, [sp, #0]
	if (p < 93000)
 8102ea4:	9b00      	ldr	r3, [sp, #0]
 8102ea6:	4283      	cmp	r3, r0
 8102ea8:	dc01      	bgt.n	8102eae <lcd_pressplot+0x2a>
		p = 93000;		// 93 HPa
 8102eaa:	4b2b      	ldr	r3, [pc, #172]	; (8102f58 <lcd_pressplot+0xd4>)
 8102eac:	9300      	str	r3, [sp, #0]
	if (p > 103000)
 8102eae:	9a00      	ldr	r2, [sp, #0]
 8102eb0:	4b2a      	ldr	r3, [pc, #168]	; (8102f5c <lcd_pressplot+0xd8>)
 8102eb2:	429a      	cmp	r2, r3
 8102eb4:	dd00      	ble.n	8102eb8 <lcd_pressplot+0x34>
		p - 103000;		// 103 HPa
 8102eb6:	9b00      	ldr	r3, [sp, #0]

	p = p - 93000;
 8102eb8:	9900      	ldr	r1, [sp, #0]
 8102eba:	4b29      	ldr	r3, [pc, #164]	; (8102f60 <lcd_pressplot+0xdc>)
	val = p / (10000 / 240);		// scale for 240 Y steps on chart
 8102ebc:	4a29      	ldr	r2, [pc, #164]	; (8102f64 <lcd_pressplot+0xe0>)
	p = p - 93000;
 8102ebe:	440b      	add	r3, r1
 8102ec0:	9300      	str	r3, [sp, #0]
	val = p / (10000 / 240);		// scale for 240 Y steps on chart
 8102ec2:	9b00      	ldr	r3, [sp, #0]
 8102ec4:	fb82 1203 	smull	r1, r2, r2, r3
 8102ec8:	17db      	asrs	r3, r3, #31
 8102eca:	ebc3 1322 	rsb	r3, r3, r2, asr #4
 8102ece:	9302      	str	r3, [sp, #8]

//	printf("pressure for LCD %d", val);

//	val = rand() & 0xFF;  // 0 - 255

	if (val < 0)
 8102ed0:	9b02      	ldr	r3, [sp, #8]
 8102ed2:	2b00      	cmp	r3, #0
 8102ed4:	da01      	bge.n	8102eda <lcd_pressplot+0x56>
		val = 0;
 8102ed6:	2300      	movs	r3, #0
 8102ed8:	9302      	str	r3, [sp, #8]
	if (val >= 240)
 8102eda:	9b02      	ldr	r3, [sp, #8]
 8102edc:	2bef      	cmp	r3, #239	; 0xef
 8102ede:	dd01      	ble.n	8102ee4 <lcd_pressplot+0x60>
		val = 239;		// max Y
 8102ee0:	23ef      	movs	r3, #239	; 0xef
 8102ee2:	9302      	str	r3, [sp, #8]
	pressvec[pressindex] = val;

	if (our_currentpage == 3) {		// if currently displaying on LCD
 8102ee4:	4920      	ldr	r1, [pc, #128]	; (8102f68 <lcd_pressplot+0xe4>)
	pressvec[pressindex] = val;
 8102ee6:	9a02      	ldr	r2, [sp, #8]
 8102ee8:	4e20      	ldr	r6, [pc, #128]	; (8102f6c <lcd_pressplot+0xe8>)
	if (our_currentpage == 3) {		// if currently displaying on LCD
 8102eea:	7809      	ldrb	r1, [r1, #0]
	pressvec[pressindex] = val;
 8102eec:	6833      	ldr	r3, [r6, #0]
 8102eee:	4820      	ldr	r0, [pc, #128]	; (8102f70 <lcd_pressplot+0xec>)
	if (our_currentpage == 3) {		// if currently displaying on LCD
 8102ef0:	2903      	cmp	r1, #3
	pressvec[pressindex] = val;
 8102ef2:	54c2      	strb	r2, [r0, r3]
	if (our_currentpage == 3) {		// if currently displaying on LCD
 8102ef4:	d007      	beq.n	8102f06 <lcd_pressplot+0x82>

		// bring chart labels to the front
		writelcdcmd("vis t3,1");
	}

	pressindex++;
 8102ef6:	3301      	adds	r3, #1
	if (pressindex >= LCDXPIXELS)
 8102ef8:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
		pressindex = 0;
 8102efc:	bfa8      	it	ge
 8102efe:	2300      	movge	r3, #0
 8102f00:	6033      	str	r3, [r6, #0]
}
 8102f02:	b024      	add	sp, #144	; 0x90
 8102f04:	bd70      	pop	{r4, r5, r6, pc}
		sprintf(str, "add 2,0,%d", pressvec[pressindex]);
 8102f06:	b2d2      	uxtb	r2, r2
 8102f08:	491a      	ldr	r1, [pc, #104]	; (8102f74 <lcd_pressplot+0xf0>)
 8102f0a:	a804      	add	r0, sp, #16
 8102f0c:	f023 fbfc 	bl	8126708 <siprintf>
		writelcdcmd(str);
 8102f10:	a804      	add	r0, sp, #16
 8102f12:	f7ff f9db 	bl	81022cc <writelcdcmd>
		sprintf(str, "%d.%03d kPa", pressure, pressfrac >> 2);	// pressure
 8102f16:	682b      	ldr	r3, [r5, #0]
 8102f18:	6822      	ldr	r2, [r4, #0]
 8102f1a:	a804      	add	r0, sp, #16
 8102f1c:	089b      	lsrs	r3, r3, #2
 8102f1e:	4916      	ldr	r1, [pc, #88]	; (8102f78 <lcd_pressplot+0xf4>)
 8102f20:	f023 fbf2 	bl	8126708 <siprintf>
	volatile int result = 0;
 8102f24:	2100      	movs	r1, #0
	sprintf(str, "%s=\"%s\"", id, string);
 8102f26:	ab04      	add	r3, sp, #16
 8102f28:	4a14      	ldr	r2, [pc, #80]	; (8102f7c <lcd_pressplot+0xf8>)
	volatile int result = 0;
 8102f2a:	9103      	str	r1, [sp, #12]
	sprintf(str, "%s=\"%s\"", id, string);
 8102f2c:	a80c      	add	r0, sp, #48	; 0x30
 8102f2e:	4914      	ldr	r1, [pc, #80]	; (8102f80 <lcd_pressplot+0xfc>)
 8102f30:	f023 fbea 	bl	8126708 <siprintf>
	result = writelcdcmd(str);
 8102f34:	a80c      	add	r0, sp, #48	; 0x30
 8102f36:	f7ff f9c9 	bl	81022cc <writelcdcmd>
 8102f3a:	4603      	mov	r3, r0
		writelcdcmd("vis t3,1");
 8102f3c:	4811      	ldr	r0, [pc, #68]	; (8102f84 <lcd_pressplot+0x100>)
	result = writelcdcmd(str);
 8102f3e:	9303      	str	r3, [sp, #12]
	return (result);
 8102f40:	9b03      	ldr	r3, [sp, #12]
		writelcdcmd("vis t3,1");
 8102f42:	f7ff f9c3 	bl	81022cc <writelcdcmd>
	pressindex++;
 8102f46:	6833      	ldr	r3, [r6, #0]
 8102f48:	e7d5      	b.n	8102ef6 <lcd_pressplot+0x72>
 8102f4a:	bf00      	nop
 8102f4c:	200033ec 	.word	0x200033ec
 8102f50:	200033f0 	.word	0x200033f0
 8102f54:	00016b47 	.word	0x00016b47
 8102f58:	00016b48 	.word	0x00016b48
 8102f5c:	00019258 	.word	0x00019258
 8102f60:	fffe94b8 	.word	0xfffe94b8
 8102f64:	63e7063f 	.word	0x63e7063f
 8102f68:	20001d20 	.word	0x20001d20
 8102f6c:	20001d24 	.word	0x20001d24
 8102f70:	20001d28 	.word	0x20001d28
 8102f74:	0812b9e4 	.word	0x0812b9e4
 8102f78:	0812ba18 	.word	0x0812ba18
 8102f7c:	0812b8e8 	.word	0x0812b8e8
 8102f80:	0812b84c 	.word	0x0812b84c
 8102f84:	0812b914 	.word	0x0812b914

08102f88 <lcd_controls>:

// refresh the entire control page on the lcd
lcd_controls() {
 8102f88:	b510      	push	{r4, lr}
	unsigned char str[48];

	osDelay(100);
 8102f8a:	2064      	movs	r0, #100	; 0x64
lcd_controls() {
 8102f8c:	b0a8      	sub	sp, #160	; 0xa0
	osDelay(100);
 8102f8e:	f013 fa35 	bl	81163fc <osDelay>
	if (our_currentpage == 4) {		// if currently displaying on LCD
 8102f92:	4b1f      	ldr	r3, [pc, #124]	; (8103010 <lcd_controls+0x88>)
 8102f94:	781b      	ldrb	r3, [r3, #0]
 8102f96:	2b04      	cmp	r3, #4
 8102f98:	d001      	beq.n	8102f9e <lcd_controls+0x16>
//	sprintf(str,"%s Control Server IP: %lu.%lu.%lu.%lu", SERVER_DESTINATION, ip & 0xff, (ip & 0xff00) >> 8,
//			(ip & 0xff0000) >> 16, (ip & 0xff000000) >> 24);
		sprintf(str, "Target UDP host: %s\n", udp_target);
		setlcdtext("t3.txt", str);
	}
}
 8102f9a:	b028      	add	sp, #160	; 0xa0
 8102f9c:	bd10      	pop	{r4, pc}
	volatile int result = 0;
 8102f9e:	2400      	movs	r4, #0
	sprintf(str, "%s=\"%s\"", id, string);
 8102fa0:	4b1c      	ldr	r3, [pc, #112]	; (8103014 <lcd_controls+0x8c>)
 8102fa2:	4a1d      	ldr	r2, [pc, #116]	; (8103018 <lcd_controls+0x90>)
 8102fa4:	a810      	add	r0, sp, #64	; 0x40
 8102fa6:	491d      	ldr	r1, [pc, #116]	; (810301c <lcd_controls+0x94>)
	volatile int result = 0;
 8102fa8:	9403      	str	r4, [sp, #12]
	sprintf(str, "%s=\"%s\"", id, string);
 8102faa:	f023 fbad 	bl	8126708 <siprintf>
	result = writelcdcmd(str);
 8102fae:	a810      	add	r0, sp, #64	; 0x40
 8102fb0:	f7ff f98c 	bl	81022cc <writelcdcmd>
 8102fb4:	9003      	str	r0, [sp, #12]
	return (result);
 8102fb6:	9903      	ldr	r1, [sp, #12]
	sprintf(str, "%s=\"%s\"", id, string);
 8102fb8:	a810      	add	r0, sp, #64	; 0x40
 8102fba:	4b19      	ldr	r3, [pc, #100]	; (8103020 <lcd_controls+0x98>)
 8102fbc:	4a19      	ldr	r2, [pc, #100]	; (8103024 <lcd_controls+0x9c>)
 8102fbe:	4917      	ldr	r1, [pc, #92]	; (810301c <lcd_controls+0x94>)
	volatile int result = 0;
 8102fc0:	9402      	str	r4, [sp, #8]
	sprintf(str, "%s=\"%s\"", id, string);
 8102fc2:	f023 fba1 	bl	8126708 <siprintf>
	result = writelcdcmd(str);
 8102fc6:	a810      	add	r0, sp, #64	; 0x40
 8102fc8:	f7ff f980 	bl	81022cc <writelcdcmd>
 8102fcc:	9002      	str	r0, [sp, #8]
	return (result);
 8102fce:	9902      	ldr	r1, [sp, #8]
	sprintf(str, "%s=\"%s\"", id, string);
 8102fd0:	a810      	add	r0, sp, #64	; 0x40
 8102fd2:	4b15      	ldr	r3, [pc, #84]	; (8103028 <lcd_controls+0xa0>)
 8102fd4:	4a15      	ldr	r2, [pc, #84]	; (810302c <lcd_controls+0xa4>)
 8102fd6:	4911      	ldr	r1, [pc, #68]	; (810301c <lcd_controls+0x94>)
	volatile int result = 0;
 8102fd8:	9401      	str	r4, [sp, #4]
	sprintf(str, "%s=\"%s\"", id, string);
 8102fda:	f023 fb95 	bl	8126708 <siprintf>
	result = writelcdcmd(str);
 8102fde:	a810      	add	r0, sp, #64	; 0x40
 8102fe0:	f7ff f974 	bl	81022cc <writelcdcmd>
		sprintf(str, "Target UDP host: %s\n", udp_target);
 8102fe4:	4a12      	ldr	r2, [pc, #72]	; (8103030 <lcd_controls+0xa8>)
	result = writelcdcmd(str);
 8102fe6:	9001      	str	r0, [sp, #4]
		sprintf(str, "Target UDP host: %s\n", udp_target);
 8102fe8:	a804      	add	r0, sp, #16
 8102fea:	4912      	ldr	r1, [pc, #72]	; (8103034 <lcd_controls+0xac>)
	return (result);
 8102fec:	9b01      	ldr	r3, [sp, #4]
		sprintf(str, "Target UDP host: %s\n", udp_target);
 8102fee:	f023 fb8b 	bl	8126708 <siprintf>
	sprintf(str, "%s=\"%s\"", id, string);
 8102ff2:	ab04      	add	r3, sp, #16
 8102ff4:	4a10      	ldr	r2, [pc, #64]	; (8103038 <lcd_controls+0xb0>)
 8102ff6:	4909      	ldr	r1, [pc, #36]	; (810301c <lcd_controls+0x94>)
 8102ff8:	a810      	add	r0, sp, #64	; 0x40
	volatile int result = 0;
 8102ffa:	9400      	str	r4, [sp, #0]
	sprintf(str, "%s=\"%s\"", id, string);
 8102ffc:	f023 fb84 	bl	8126708 <siprintf>
	result = writelcdcmd(str);
 8103000:	a810      	add	r0, sp, #64	; 0x40
 8103002:	f7ff f963 	bl	81022cc <writelcdcmd>
 8103006:	9000      	str	r0, [sp, #0]
	return (result);
 8103008:	9b00      	ldr	r3, [sp, #0]
}
 810300a:	b028      	add	sp, #160	; 0xa0
 810300c:	bd10      	pop	{r4, pc}
 810300e:	bf00      	nop
 8103010:	20001d20 	.word	0x20001d20
 8103014:	0812ba24 	.word	0x0812ba24
 8103018:	0812b8e8 	.word	0x0812b8e8
 810301c:	0812b84c 	.word	0x0812b84c
 8103020:	0812ba2c 	.word	0x0812ba2c
 8103024:	0812b930 	.word	0x0812b930
 8103028:	0812ba34 	.word	0x0812ba34
 810302c:	0812b8a0 	.word	0x0812b8a0
 8103030:	200034c8 	.word	0x200034c8
 8103034:	0812ba44 	.word	0x0812ba44
 8103038:	0812b90c 	.word	0x0812b90c

0810303c <lcd_pagechange>:
lcd_pagechange(uint8_t newpage) {
 810303c:	b510      	push	{r4, lr}
	if (newpage == our_currentpage)			// we are already on the page the LCD is on
 810303e:	4c22      	ldr	r4, [pc, #136]	; (81030c8 <lcd_pagechange+0x8c>)
lcd_pagechange(uint8_t newpage) {
 8103040:	b09a      	sub	sp, #104	; 0x68
	if (newpage == our_currentpage)			// we are already on the page the LCD is on
 8103042:	7823      	ldrb	r3, [r4, #0]
 8103044:	4283      	cmp	r3, r0
 8103046:	d01f      	beq.n	8103088 <lcd_pagechange+0x4c>
	our_currentpage = newpage;
 8103048:	7020      	strb	r0, [r4, #0]
	switch (newpage) {
 810304a:	2805      	cmp	r0, #5
 810304c:	d838      	bhi.n	81030c0 <lcd_pagechange+0x84>
 810304e:	e8df f000 	tbb	[pc, r0]
 8103052:	2503      	.short	0x2503
 8103054:	1b1f312b 	.word	0x1b1f312b
		lcd_time();
 8103058:	f7ff fb02 	bl	8102660 <lcd_time>
	lastday = timeinfo.tm_yday;
 810305c:	4b1b      	ldr	r3, [pc, #108]	; (81030cc <lcd_pagechange+0x90>)
 810305e:	491c      	ldr	r1, [pc, #112]	; (81030d0 <lcd_pagechange+0x94>)
 8103060:	69d8      	ldr	r0, [r3, #28]
	strftime(sbuffer, sizeof(sbuffer), "%a %e %h %Y ", &timeinfo);
 8103062:	4a1c      	ldr	r2, [pc, #112]	; (81030d4 <lcd_pagechange+0x98>)
	lastday = timeinfo.tm_yday;
 8103064:	6008      	str	r0, [r1, #0]
	strftime(sbuffer, sizeof(sbuffer), "%a %e %h %Y ", &timeinfo);
 8103066:	2128      	movs	r1, #40	; 0x28
 8103068:	481b      	ldr	r0, [pc, #108]	; (81030d8 <lcd_pagechange+0x9c>)
 810306a:	f024 f935 	bl	81272d8 <strftime>
	volatile int result = 0;
 810306e:	2100      	movs	r1, #0
	sprintf(str, "%s=\"%s\"", id, string);
 8103070:	4b19      	ldr	r3, [pc, #100]	; (81030d8 <lcd_pagechange+0x9c>)
 8103072:	a802      	add	r0, sp, #8
 8103074:	4a19      	ldr	r2, [pc, #100]	; (81030dc <lcd_pagechange+0xa0>)
	volatile int result = 0;
 8103076:	9101      	str	r1, [sp, #4]
	sprintf(str, "%s=\"%s\"", id, string);
 8103078:	4919      	ldr	r1, [pc, #100]	; (81030e0 <lcd_pagechange+0xa4>)
 810307a:	f023 fb45 	bl	8126708 <siprintf>
	result = writelcdcmd(str);
 810307e:	a802      	add	r0, sp, #8
 8103080:	f7ff f924 	bl	81022cc <writelcdcmd>
 8103084:	9001      	str	r0, [sp, #4]
	return (result);
 8103086:	9b01      	ldr	r3, [sp, #4]
	return (our_currentpage);
 8103088:	7820      	ldrb	r0, [r4, #0]
 810308a:	b2c0      	uxtb	r0, r0
}
 810308c:	b01a      	add	sp, #104	; 0x68
 810308e:	bd10      	pop	{r4, pc}
		lcd_controls();
 8103090:	f7ff ff7a 	bl	8102f88 <lcd_controls>
	return (our_currentpage);
 8103094:	7820      	ldrb	r0, [r4, #0]
 8103096:	b2c0      	uxtb	r0, r0
}
 8103098:	b01a      	add	sp, #104	; 0x68
 810309a:	bd10      	pop	{r4, pc}
		lcd_showvars();		// display vars on the lcd
 810309c:	f7ff fb72 	bl	8102784 <lcd_showvars>
	return (our_currentpage);
 81030a0:	7820      	ldrb	r0, [r4, #0]
 81030a2:	b2c0      	uxtb	r0, r0
}
 81030a4:	b01a      	add	sp, #104	; 0x68
 81030a6:	bd10      	pop	{r4, pc}
		lcd_trigcharts();		// display chart
 81030a8:	f7ff fcd8 	bl	8102a5c <lcd_trigcharts>
	return (our_currentpage);
 81030ac:	7820      	ldrb	r0, [r4, #0]
 81030ae:	b2c0      	uxtb	r0, r0
}
 81030b0:	b01a      	add	sp, #104	; 0x68
 81030b2:	bd10      	pop	{r4, pc}
		lcd_presscharts();			// display pressure chart
 81030b4:	f7ff fe6c 	bl	8102d90 <lcd_presscharts>
	return (our_currentpage);
 81030b8:	7820      	ldrb	r0, [r4, #0]
 81030ba:	b2c0      	uxtb	r0, r0
}
 81030bc:	b01a      	add	sp, #104	; 0x68
 81030be:	bd10      	pop	{r4, pc}
		printf("Unknown page number\n");
 81030c0:	4808      	ldr	r0, [pc, #32]	; (81030e4 <lcd_pagechange+0xa8>)
 81030c2:	f023 f9d3 	bl	812646c <puts>
		break;
 81030c6:	e7df      	b.n	8103088 <lcd_pagechange+0x4c>
 81030c8:	20001d20 	.word	0x20001d20
 81030cc:	20001f3c 	.word	0x20001f3c
 81030d0:	20001a58 	.word	0x20001a58
 81030d4:	0812b920 	.word	0x0812b920
 81030d8:	20001f10 	.word	0x20001f10
 81030dc:	0812b930 	.word	0x0812b930
 81030e0:	0812b84c 	.word	0x0812b84c
 81030e4:	0812ba5c 	.word	0x0812ba5c

081030e8 <lcd_event_process>:
int lcd_event_process(void) {
 81030e8:	b530      	push	{r4, r5, lr}
	result = isnexpkt(eventbuffer, sizeof(eventbuffer));
 81030ea:	4c8d      	ldr	r4, [pc, #564]	; (8103320 <lcd_event_process+0x238>)
int lcd_event_process(void) {
 81030ec:	b08d      	sub	sp, #52	; 0x34
	result = isnexpkt(eventbuffer, sizeof(eventbuffer));
 81030ee:	2160      	movs	r1, #96	; 0x60
 81030f0:	4620      	mov	r0, r4
 81030f2:	f7ff f92d 	bl	8102350 <isnexpkt>
 81030f6:	9001      	str	r0, [sp, #4]
	if (result <= 0) {
 81030f8:	9b01      	ldr	r3, [sp, #4]
 81030fa:	2b00      	cmp	r3, #0
 81030fc:	dd27      	ble.n	810314e <lcd_event_process+0x66>
		lcdstatus = eventbuffer[0];
 81030fe:	7821      	ldrb	r1, [r4, #0]
 8103100:	4b88      	ldr	r3, [pc, #544]	; (8103324 <lcd_event_process+0x23c>)
		if ((eventbuffer[0] >= NEX_SINV) && (eventbuffer[0] <= NEX_SLEN)) {	// a status code packet - eg error
 8103102:	2923      	cmp	r1, #35	; 0x23
		lcdstatus = eventbuffer[0];
 8103104:	7019      	strb	r1, [r3, #0]
		if ((eventbuffer[0] >= NEX_SINV) && (eventbuffer[0] <= NEX_SLEN)) {	// a status code packet - eg error
 8103106:	d91e      	bls.n	8103146 <lcd_event_process+0x5e>
			switch (eventbuffer[0]) {
 8103108:	2924      	cmp	r1, #36	; 0x24
 810310a:	f000 80d5 	beq.w	81032b8 <lcd_event_process+0x1d0>
 810310e:	f1a1 0363 	sub.w	r3, r1, #99	; 0x63
 8103112:	b2da      	uxtb	r2, r3
 8103114:	2a25      	cmp	r2, #37	; 0x25
 8103116:	d81d      	bhi.n	8103154 <lcd_event_process+0x6c>
 8103118:	2b25      	cmp	r3, #37	; 0x25
 810311a:	d81b      	bhi.n	8103154 <lcd_event_process+0x6c>
 810311c:	e8df f003 	tbb	[pc, r3]
 8103120:	6c961aa2 	.word	0x6c961aa2
 8103124:	1a1a1a1a 	.word	0x1a1a1a1a
 8103128:	1a1a1a1a 	.word	0x1a1a1a1a
 810312c:	1aae1a1a 	.word	0x1aae1a1a
 8103130:	1a1a1a1a 	.word	0x1a1a1a1a
 8103134:	1a1a1a1a 	.word	0x1a1a1a1a
 8103138:	1a1a1a1a 	.word	0x1a1a1a1a
 810313c:	1a1a1a1a 	.word	0x1a1a1a1a
 8103140:	1a1a1a1a 	.word	0x1a1a1a1a
 8103144:	671a      	.short	0x671a
			if (eventbuffer[0] != NEX_SOK) {		// returned status from instruction was not OK
 8103146:	2901      	cmp	r1, #1
 8103148:	d123      	bne.n	8103192 <lcd_event_process+0xaa>
}
 810314a:	b00d      	add	sp, #52	; 0x34
 810314c:	bd30      	pop	{r4, r5, pc}
		return (result);		// 0 = nothing found, -1 = timeout, -2=no char
 810314e:	9801      	ldr	r0, [sp, #4]
}
 8103150:	b00d      	add	sp, #52	; 0x34
 8103152:	bd30      	pop	{r4, r5, pc}
				printf("lcd_event_process: unknown response received 0x%x\n", eventbuffer[0]);
 8103154:	4874      	ldr	r0, [pc, #464]	; (8103328 <lcd_event_process+0x240>)
 8103156:	f023 f8ed 	bl	8126334 <iprintf>
				i = 0;
 810315a:	2300      	movs	r3, #0
 810315c:	9304      	str	r3, [sp, #16]
				while ((eventbuffer[i] != 0xff) && (i < sizeof(eventbuffer))) {
 810315e:	9b04      	ldr	r3, [sp, #16]
 8103160:	5ce3      	ldrb	r3, [r4, r3]
 8103162:	2bff      	cmp	r3, #255	; 0xff
 8103164:	d00f      	beq.n	8103186 <lcd_event_process+0x9e>
					printf(" 0x%02x", eventbuffer[i++]);
 8103166:	4d71      	ldr	r5, [pc, #452]	; (810332c <lcd_event_process+0x244>)
 8103168:	e009      	b.n	810317e <lcd_event_process+0x96>
 810316a:	9b04      	ldr	r3, [sp, #16]
 810316c:	1c5a      	adds	r2, r3, #1
 810316e:	5ce1      	ldrb	r1, [r4, r3]
 8103170:	9204      	str	r2, [sp, #16]
 8103172:	f023 f8df 	bl	8126334 <iprintf>
				while ((eventbuffer[i] != 0xff) && (i < sizeof(eventbuffer))) {
 8103176:	9b04      	ldr	r3, [sp, #16]
 8103178:	5ce3      	ldrb	r3, [r4, r3]
 810317a:	2bff      	cmp	r3, #255	; 0xff
 810317c:	d003      	beq.n	8103186 <lcd_event_process+0x9e>
 810317e:	9b04      	ldr	r3, [sp, #16]
					printf(" 0x%02x", eventbuffer[i++]);
 8103180:	4628      	mov	r0, r5
				while ((eventbuffer[i] != 0xff) && (i < sizeof(eventbuffer))) {
 8103182:	2b5f      	cmp	r3, #95	; 0x5f
 8103184:	d9f1      	bls.n	810316a <lcd_event_process+0x82>
				printf("\n");
 8103186:	200a      	movs	r0, #10
 8103188:	f023 f8ec 	bl	8126364 <putchar>
				return (-1);
 810318c:	f04f 30ff 	mov.w	r0, #4294967295
 8103190:	e7db      	b.n	810314a <lcd_event_process+0x62>
				printf("Nextion reported: ");
 8103192:	4867      	ldr	r0, [pc, #412]	; (8103330 <lcd_event_process+0x248>)
 8103194:	f023 f8ce 	bl	8126334 <iprintf>
				switch (eventbuffer[0]) {
 8103198:	7821      	ldrb	r1, [r4, #0]
 810319a:	2924      	cmp	r1, #36	; 0x24
 810319c:	f200 8091 	bhi.w	81032c2 <lcd_event_process+0x1da>
 81031a0:	e8df f011 	tbh	[pc, r1, lsl #1]
 81031a4:	011c0121 	.word	0x011c0121
 81031a8:	008f0117 	.word	0x008f0117
 81031ac:	010e008f 	.word	0x010e008f
 81031b0:	008f008f 	.word	0x008f008f
 81031b4:	008f008f 	.word	0x008f008f
 81031b8:	008f008f 	.word	0x008f008f
 81031bc:	008f008f 	.word	0x008f008f
 81031c0:	008f008f 	.word	0x008f008f
 81031c4:	008f008f 	.word	0x008f008f
 81031c8:	008f0106 	.word	0x008f0106
 81031cc:	008f008f 	.word	0x008f008f
 81031d0:	008f008f 	.word	0x008f008f
 81031d4:	008f008f 	.word	0x008f008f
 81031d8:	008f00fe 	.word	0x008f00fe
 81031dc:	008f00f8 	.word	0x008f00f8
 81031e0:	008f00f2 	.word	0x008f00f2
 81031e4:	008f00ec 	.word	0x008f00ec
 81031e8:	00b8008f 	.word	0x00b8008f
 81031ec:	00b2      	.short	0x00b2
				printf("Nextion returned 0x88 - Ready!\n");
 81031ee:	4851      	ldr	r0, [pc, #324]	; (8103334 <lcd_event_process+0x24c>)
 81031f0:	f023 f93c 	bl	812646c <puts>
			return (0);
 81031f4:	2000      	movs	r0, #0
				break;
 81031f6:	e7a8      	b.n	810314a <lcd_event_process+0x62>
				setlcddim(lcdbright);
 81031f8:	4b4f      	ldr	r3, [pc, #316]	; (8103338 <lcd_event_process+0x250>)
	dimtimer = DIMTIME;
 81031fa:	f64e 2160 	movw	r1, #60000	; 0xea60
 81031fe:	4a4f      	ldr	r2, [pc, #316]	; (810333c <lcd_event_process+0x254>)
	sprintf(buffer, "%s=%lu", id, value);
 8103200:	a804      	add	r0, sp, #16
				setlcddim(lcdbright);
 8103202:	681b      	ldr	r3, [r3, #0]
	dimtimer = DIMTIME;
 8103204:	6011      	str	r1, [r2, #0]
	sprintf(buffer, "%s=%lu", id, value);
 8103206:	2b63      	cmp	r3, #99	; 0x63
 8103208:	4a4d      	ldr	r2, [pc, #308]	; (8103340 <lcd_event_process+0x258>)
 810320a:	494e      	ldr	r1, [pc, #312]	; (8103344 <lcd_event_process+0x25c>)
 810320c:	bf28      	it	cs
 810320e:	2363      	movcs	r3, #99	; 0x63
 8103210:	f023 fa7a 	bl	8126708 <siprintf>
	result = writelcdcmd(buffer);
 8103214:	a804      	add	r0, sp, #16
 8103216:	f7ff f859 	bl	81022cc <writelcdcmd>
 810321a:	9003      	str	r0, [sp, #12]
	if (result == -1) {		// wait for response
 810321c:	9b03      	ldr	r3, [sp, #12]
 810321e:	3301      	adds	r3, #1
 8103220:	d06e      	beq.n	8103300 <lcd_event_process+0x218>
				if (((lcd_pagechange(eventbuffer[1]) < 0) || (lcd_pagechange(eventbuffer[1]) > 5)))	// page number limits
 8103222:	7860      	ldrb	r0, [r4, #1]
	return (result);
 8103224:	9b03      	ldr	r3, [sp, #12]
				if (((lcd_pagechange(eventbuffer[1]) < 0) || (lcd_pagechange(eventbuffer[1]) > 5)))	// page number limits
 8103226:	f7ff ff09 	bl	810303c <lcd_pagechange>
 810322a:	2800      	cmp	r0, #0
 810322c:	db05      	blt.n	810323a <lcd_event_process+0x152>
 810322e:	7860      	ldrb	r0, [r4, #1]
 8103230:	f7ff ff04 	bl	810303c <lcd_pagechange>
 8103234:	2805      	cmp	r0, #5
 8103236:	f340 80df 	ble.w	81033f8 <lcd_event_process+0x310>
					printf("lcd_event_process: invalid page received %d\n", lcd_pagechange(eventbuffer[1]));
 810323a:	7860      	ldrb	r0, [r4, #1]
 810323c:	f7ff fefe 	bl	810303c <lcd_pagechange>
 8103240:	4601      	mov	r1, r0
 8103242:	4841      	ldr	r0, [pc, #260]	; (8103348 <lcd_event_process+0x260>)
 8103244:	f023 f876 	bl	8126334 <iprintf>
			return (0);
 8103248:	2000      	movs	r0, #0
					printf("lcd_event_process: invalid page received %d\n", lcd_pagechange(eventbuffer[1]));
 810324a:	e77e      	b.n	810314a <lcd_event_process+0x62>
				printf("lcd_event_process: Got Touch event %0x %0x %0x\n", eventbuffer[1], eventbuffer[2],
 810324c:	78e3      	ldrb	r3, [r4, #3]
 810324e:	78a2      	ldrb	r2, [r4, #2]
 8103250:	7861      	ldrb	r1, [r4, #1]
 8103252:	483e      	ldr	r0, [pc, #248]	; (810334c <lcd_event_process+0x264>)
 8103254:	f023 f86e 	bl	8126334 <iprintf>
				if ((eventbuffer[1] == 4) && (eventbuffer[2] == 6)) {		// p4 id 6 brightness slider
 8103258:	7863      	ldrb	r3, [r4, #1]
 810325a:	2b04      	cmp	r3, #4
 810325c:	d037      	beq.n	81032ce <lcd_event_process+0x1e6>
			return (0);
 810325e:	2000      	movs	r0, #0
}
 8103260:	b00d      	add	sp, #52	; 0x34
 8103262:	bd30      	pop	{r4, r5, pc}
				decode_lcdtype(eventbuffer);
 8103264:	482e      	ldr	r0, [pc, #184]	; (8103320 <lcd_event_process+0x238>)
 8103266:	f7ff f8eb 	bl	8102440 <decode_lcdtype>
				if (nex_model[0] != '\0') {
 810326a:	4939      	ldr	r1, [pc, #228]	; (8103350 <lcd_event_process+0x268>)
 810326c:	780b      	ldrb	r3, [r1, #0]
 810326e:	2b00      	cmp	r3, #0
 8103270:	d0f5      	beq.n	810325e <lcd_event_process+0x176>
					printf("Nextion LCD Model: %s\n", nex_model);
 8103272:	4838      	ldr	r0, [pc, #224]	; (8103354 <lcd_event_process+0x26c>)
 8103274:	f023 f85e 	bl	8126334 <iprintf>
			return (0);
 8103278:	2000      	movs	r0, #0
 810327a:	e766      	b.n	810314a <lcd_event_process+0x62>
	if ((str[0] == 0x71) && (str[5] = 0xff) && (str[6] == 0xff) && (str[7] == 0xff)) {
 810327c:	79a3      	ldrb	r3, [r4, #6]
 810327e:	22ff      	movs	r2, #255	; 0xff
 8103280:	79e1      	ldrb	r1, [r4, #7]
 8103282:	7162      	strb	r2, [r4, #5]
 8103284:	400b      	ands	r3, r1
 8103286:	4293      	cmp	r3, r2
 8103288:	f040 80b3 	bne.w	81033f2 <lcd_event_process+0x30a>
 810328c:	4a24      	ldr	r2, [pc, #144]	; (8103320 <lcd_event_process+0x238>)
	number = 0;
 810328e:	2100      	movs	r1, #0
 8103290:	1d10      	adds	r0, r2, #4
			number = number | (str[i] << 24);
 8103292:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 8103296:	061b      	lsls	r3, r3, #24
		for (i = 1; i < 5; i++) {
 8103298:	4290      	cmp	r0, r2
			number = number | (str[i] << 24);
 810329a:	ea43 2121 	orr.w	r1, r3, r1, asr #8
		for (i = 1; i < 5; i++) {
 810329e:	d1f8      	bne.n	8103292 <lcd_event_process+0x1aa>
				if (nex_model[0] != '\0') {
 81032a0:	4a2b      	ldr	r2, [pc, #172]	; (8103350 <lcd_event_process+0x268>)
				lcd_sys0 = decode_int(eventbuffer);
 81032a2:	4b2d      	ldr	r3, [pc, #180]	; (8103358 <lcd_event_process+0x270>)
				if (nex_model[0] != '\0') {
 81032a4:	7812      	ldrb	r2, [r2, #0]
				lcd_sys0 = decode_int(eventbuffer);
 81032a6:	6019      	str	r1, [r3, #0]
				if (nex_model[0] != '\0') {
 81032a8:	2a00      	cmp	r2, #0
 81032aa:	d0d8      	beq.n	810325e <lcd_event_process+0x176>
					printf("Nextion LCD Integer: 0x%0x\n", lcd_sys0);
 81032ac:	6819      	ldr	r1, [r3, #0]
 81032ae:	482b      	ldr	r0, [pc, #172]	; (810335c <lcd_event_process+0x274>)
 81032b0:	f023 f840 	bl	8126334 <iprintf>
			return (0);
 81032b4:	2000      	movs	r0, #0
 81032b6:	e748      	b.n	810314a <lcd_event_process+0x62>
				printf("Serial Buffer Overflow!\n");
 81032b8:	4829      	ldr	r0, [pc, #164]	; (8103360 <lcd_event_process+0x278>)
 81032ba:	f023 f8d7 	bl	812646c <puts>
				return (1);
 81032be:	2001      	movs	r0, #1
 81032c0:	e743      	b.n	810314a <lcd_event_process+0x62>
					printf("Error status 0x%02x\n\r", eventbuffer[0]);
 81032c2:	4828      	ldr	r0, [pc, #160]	; (8103364 <lcd_event_process+0x27c>)
 81032c4:	f023 f836 	bl	8126334 <iprintf>
				return (-1);		// some kindof error
 81032c8:	f04f 30ff 	mov.w	r0, #4294967295
					break;
 81032cc:	e73d      	b.n	810314a <lcd_event_process+0x62>
				if ((eventbuffer[1] == 4) && (eventbuffer[2] == 6)) {		// p4 id 6 brightness slider
 81032ce:	78a3      	ldrb	r3, [r4, #2]
 81032d0:	2b06      	cmp	r3, #6
 81032d2:	f000 80ab 	beq.w	810342c <lcd_event_process+0x344>
				if ((eventbuffer[1] == 4) && (eventbuffer[2] == 8)) {		// p4 reset button
 81032d6:	2b08      	cmp	r3, #8
 81032d8:	f000 80d5 	beq.w	8103486 <lcd_event_process+0x39e>
				if ((eventbuffer[1] == 4) && (eventbuffer[2] == 2)) {		// p4 sound radio button
 81032dc:	2b02      	cmp	r3, #2
 81032de:	f000 8094 	beq.w	810340a <lcd_event_process+0x322>
				if ((eventbuffer[1] == 4) && (eventbuffer[2] == 3)) {		// p4 LED radio button
 81032e2:	2b03      	cmp	r3, #3
 81032e4:	d1bb      	bne.n	810325e <lcd_event_process+0x176>
					if (eventbuffer[3] == 1) 		// sound on
 81032e6:	78e3      	ldrb	r3, [r4, #3]
 81032e8:	4a1f      	ldr	r2, [pc, #124]	; (8103368 <lcd_event_process+0x280>)
 81032ea:	f1a3 0301 	sub.w	r3, r3, #1
					printf("LEDS touch\n");
 81032ee:	481f      	ldr	r0, [pc, #124]	; (810336c <lcd_event_process+0x284>)
					if (eventbuffer[3] == 1) 		// sound on
 81032f0:	fab3 f383 	clz	r3, r3
 81032f4:	095b      	lsrs	r3, r3, #5
 81032f6:	8013      	strh	r3, [r2, #0]
					printf("LEDS touch\n");
 81032f8:	f023 f8b8 	bl	812646c <puts>
			return (0);
 81032fc:	2000      	movs	r0, #0
 81032fe:	e724      	b.n	810314a <lcd_event_process+0x62>
		printf("setlcdbin: Cmd failed\n\r");  // never happens always 0
 8103300:	481b      	ldr	r0, [pc, #108]	; (8103370 <lcd_event_process+0x288>)
 8103302:	f023 f817 	bl	8126334 <iprintf>
 8103306:	e78c      	b.n	8103222 <lcd_event_process+0x13a>
					printf("Ser Buffer overflow\n");
 8103308:	481a      	ldr	r0, [pc, #104]	; (8103374 <lcd_event_process+0x28c>)
 810330a:	f023 f8af 	bl	812646c <puts>
				return (-1);		// some kindof error
 810330e:	f04f 30ff 	mov.w	r0, #4294967295
					break;
 8103312:	e71a      	b.n	810314a <lcd_event_process+0x62>
					printf("Variable name too long\n");
 8103314:	4818      	ldr	r0, [pc, #96]	; (8103378 <lcd_event_process+0x290>)
 8103316:	f023 f8a9 	bl	812646c <puts>
				return (-1);		// some kindof error
 810331a:	f04f 30ff 	mov.w	r0, #4294967295
					break;
 810331e:	e714      	b.n	810314a <lcd_event_process+0x62>
 8103320:	200019d0 	.word	0x200019d0
 8103324:	20001b18 	.word	0x20001b18
 8103328:	0812bca0 	.word	0x0812bca0
 810332c:	0812bcd4 	.word	0x0812bcd4
 8103330:	0812ba70 	.word	0x0812ba70
 8103334:	0812bbf8 	.word	0x0812bbf8
 8103338:	20000018 	.word	0x20000018
 810333c:	2000000c 	.word	0x2000000c
 8103340:	0812b874 	.word	0x0812b874
 8103344:	0812b854 	.word	0x0812b854
 8103348:	0812bc70 	.word	0x0812bc70
 810334c:	0812bc18 	.word	0x0812bc18
 8103350:	20001b28 	.word	0x20001b28
 8103354:	0812bbc4 	.word	0x0812bbc4
 8103358:	20000014 	.word	0x20000014
 810335c:	0812bbdc 	.word	0x0812bbdc
 8103360:	0812bbac 	.word	0x0812bbac
 8103364:	0812bb94 	.word	0x0812bb94
 8103368:	2000028c 	.word	0x2000028c
 810336c:	0812bc64 	.word	0x0812bc64
 8103370:	0812b85c 	.word	0x0812b85c
 8103374:	0812bac0 	.word	0x0812bac0
 8103378:	0812baa8 	.word	0x0812baa8
					printf("Invalid escape char\n");
 810337c:	484b      	ldr	r0, [pc, #300]	; (81034ac <lcd_event_process+0x3c4>)
 810337e:	f023 f875 	bl	812646c <puts>
				return (-1);		// some kindof error
 8103382:	f04f 30ff 	mov.w	r0, #4294967295
					break;
 8103386:	e6e0      	b.n	810314a <lcd_event_process+0x62>
					printf("Invalid number of parameters\n");
 8103388:	4849      	ldr	r0, [pc, #292]	; (81034b0 <lcd_event_process+0x3c8>)
 810338a:	f023 f86f 	bl	812646c <puts>
				return (-1);		// some kindof error
 810338e:	f04f 30ff 	mov.w	r0, #4294967295
					break;
 8103392:	e6da      	b.n	810314a <lcd_event_process+0x62>
					printf("Attribute assignment failed\n");
 8103394:	4847      	ldr	r0, [pc, #284]	; (81034b4 <lcd_event_process+0x3cc>)
 8103396:	f023 f869 	bl	812646c <puts>
				return (-1);		// some kindof error
 810339a:	f04f 30ff 	mov.w	r0, #4294967295
					break;
 810339e:	e6d4      	b.n	810314a <lcd_event_process+0x62>
					printf("Invalid variable\n");		// so we might be on the wrong LCD page?
 81033a0:	4845      	ldr	r0, [pc, #276]	; (81034b8 <lcd_event_process+0x3d0>)
 81033a2:	f023 f863 	bl	812646c <puts>
					getlcdpage();				// no point in waiting for result to come in the rx queue
 81033a6:	f000 fa19 	bl	81037dc <getlcdpage>
				return (-1);		// some kindof error
 81033aa:	f04f 30ff 	mov.w	r0, #4294967295
					break;
 81033ae:	e6cc      	b.n	810314a <lcd_event_process+0x62>
					printf("Invalid waveform ID\n");
 81033b0:	4842      	ldr	r0, [pc, #264]	; (81034bc <lcd_event_process+0x3d4>)
 81033b2:	f023 f85b 	bl	812646c <puts>
					getlcdpage();				// no point in waiting for result to come in the rx queue
 81033b6:	f000 fa11 	bl	81037dc <getlcdpage>
				return (-1);		// some kindof error
 81033ba:	f04f 30ff 	mov.w	r0, #4294967295
					break;
 81033be:	e6c4      	b.n	810314a <lcd_event_process+0x62>
					if (http_downloading == NXT_LOADING) {	// return code 0x05 is good - block rcv'd
 81033c0:	4b3f      	ldr	r3, [pc, #252]	; (81034c0 <lcd_event_process+0x3d8>)
 81033c2:	681b      	ldr	r3, [r3, #0]
 81033c4:	2b03      	cmp	r3, #3
 81033c6:	d054      	beq.n	8103472 <lcd_event_process+0x38a>
						printf("NXT Error 0x05\n");
 81033c8:	483e      	ldr	r0, [pc, #248]	; (81034c4 <lcd_event_process+0x3dc>)
 81033ca:	f023 f84f 	bl	812646c <puts>
					return (0);
 81033ce:	2000      	movs	r0, #0
 81033d0:	e6bb      	b.n	810314a <lcd_event_process+0x62>
					printf("Invalid Component ID\n");
 81033d2:	483d      	ldr	r0, [pc, #244]	; (81034c8 <lcd_event_process+0x3e0>)
 81033d4:	f023 f84a 	bl	812646c <puts>
					return (0);
 81033d8:	2000      	movs	r0, #0
 81033da:	e6b6      	b.n	810314a <lcd_event_process+0x62>
					printf("Successful execution\n");
 81033dc:	483b      	ldr	r0, [pc, #236]	; (81034cc <lcd_event_process+0x3e4>)
 81033de:	f023 f845 	bl	812646c <puts>
					return (0);
 81033e2:	2000      	movs	r0, #0
 81033e4:	e6b1      	b.n	810314a <lcd_event_process+0x62>
					printf("Invalid command\n");
 81033e6:	483a      	ldr	r0, [pc, #232]	; (81034d0 <lcd_event_process+0x3e8>)
 81033e8:	f023 f840 	bl	812646c <puts>
				return (-1);		// some kindof error
 81033ec:	f04f 30ff 	mov.w	r0, #4294967295
					break;
 81033f0:	e6ab      	b.n	810314a <lcd_event_process+0x62>
		return (0xffffffff);
 81033f2:	f04f 31ff 	mov.w	r1, #4294967295
 81033f6:	e753      	b.n	81032a0 <lcd_event_process+0x1b8>
					lcd_currentpage = lcd_pagechange(eventbuffer[1]);
 81033f8:	7860      	ldrb	r0, [r4, #1]
 81033fa:	f7ff fe1f 	bl	810303c <lcd_pagechange>
 81033fe:	4603      	mov	r3, r0
 8103400:	4a34      	ldr	r2, [pc, #208]	; (81034d4 <lcd_event_process+0x3ec>)
			return (0);
 8103402:	2000      	movs	r0, #0
					lcd_currentpage = lcd_pagechange(eventbuffer[1]);
 8103404:	b2db      	uxtb	r3, r3
 8103406:	7013      	strb	r3, [r2, #0]
 8103408:	e69f      	b.n	810314a <lcd_event_process+0x62>
					if (eventbuffer[3] == 1) 		// sound on
 810340a:	78e3      	ldrb	r3, [r4, #3]
 810340c:	4a32      	ldr	r2, [pc, #200]	; (81034d8 <lcd_event_process+0x3f0>)
 810340e:	f1a3 0301 	sub.w	r3, r3, #1
					printf("Sound touch\n");
 8103412:	4832      	ldr	r0, [pc, #200]	; (81034dc <lcd_event_process+0x3f4>)
					if (eventbuffer[3] == 1) 		// sound on
 8103414:	fab3 f383 	clz	r3, r3
 8103418:	095b      	lsrs	r3, r3, #5
 810341a:	8013      	strh	r3, [r2, #0]
					printf("Sound touch\n");
 810341c:	f023 f826 	bl	812646c <puts>
				if ((eventbuffer[1] == 4) && (eventbuffer[2] == 3)) {		// p4 LED radio button
 8103420:	7863      	ldrb	r3, [r4, #1]
 8103422:	2b04      	cmp	r3, #4
 8103424:	f47f af1b 	bne.w	810325e <lcd_event_process+0x176>
 8103428:	78a3      	ldrb	r3, [r4, #2]
 810342a:	e75a      	b.n	81032e2 <lcd_event_process+0x1fa>
					lcdbright = eventbuffer[3];
 810342c:	4b2c      	ldr	r3, [pc, #176]	; (81034e0 <lcd_event_process+0x3f8>)
 810342e:	78e2      	ldrb	r2, [r4, #3]
 8103430:	601a      	str	r2, [r3, #0]
					if (lcdbright < 14)
 8103432:	681a      	ldr	r2, [r3, #0]
 8103434:	2a0d      	cmp	r2, #13
 8103436:	dc01      	bgt.n	810343c <lcd_event_process+0x354>
						lcdbright = 14;		// prevent black
 8103438:	220e      	movs	r2, #14
 810343a:	601a      	str	r2, [r3, #0]
					setlcddim(lcdbright);
 810343c:	681b      	ldr	r3, [r3, #0]
	dimtimer = DIMTIME;
 810343e:	f64e 2160 	movw	r1, #60000	; 0xea60
 8103442:	4a28      	ldr	r2, [pc, #160]	; (81034e4 <lcd_event_process+0x3fc>)
	sprintf(buffer, "%s=%lu", id, value);
 8103444:	a804      	add	r0, sp, #16
 8103446:	2b63      	cmp	r3, #99	; 0x63
	dimtimer = DIMTIME;
 8103448:	6011      	str	r1, [r2, #0]
	sprintf(buffer, "%s=%lu", id, value);
 810344a:	bf28      	it	cs
 810344c:	2363      	movcs	r3, #99	; 0x63
 810344e:	4a26      	ldr	r2, [pc, #152]	; (81034e8 <lcd_event_process+0x400>)
 8103450:	4926      	ldr	r1, [pc, #152]	; (81034ec <lcd_event_process+0x404>)
 8103452:	f023 f959 	bl	8126708 <siprintf>
	result = writelcdcmd(buffer);
 8103456:	a804      	add	r0, sp, #16
 8103458:	f7fe ff38 	bl	81022cc <writelcdcmd>
 810345c:	9002      	str	r0, [sp, #8]
	if (result == -1) {		// wait for response
 810345e:	9b02      	ldr	r3, [sp, #8]
 8103460:	3301      	adds	r3, #1
 8103462:	d01e      	beq.n	81034a2 <lcd_event_process+0x3ba>
				if ((eventbuffer[1] == 4) && (eventbuffer[2] == 8)) {		// p4 reset button
 8103464:	7863      	ldrb	r3, [r4, #1]
	return (result);
 8103466:	9a02      	ldr	r2, [sp, #8]
				if ((eventbuffer[1] == 4) && (eventbuffer[2] == 8)) {		// p4 reset button
 8103468:	2b04      	cmp	r3, #4
 810346a:	f47f aef8 	bne.w	810325e <lcd_event_process+0x176>
 810346e:	78a3      	ldrb	r3, [r4, #2]
 8103470:	e731      	b.n	81032d6 <lcd_event_process+0x1ee>
						printf("Nextion DL acked block %d\n", nxt_blocksacked);
 8103472:	4c1f      	ldr	r4, [pc, #124]	; (81034f0 <lcd_event_process+0x408>)
 8103474:	481f      	ldr	r0, [pc, #124]	; (81034f4 <lcd_event_process+0x40c>)
 8103476:	6821      	ldr	r1, [r4, #0]
 8103478:	f022 ff5c 	bl	8126334 <iprintf>
						nxt_blocksacked++;
 810347c:	6823      	ldr	r3, [r4, #0]
					return (0);
 810347e:	2000      	movs	r0, #0
						nxt_blocksacked++;
 8103480:	3301      	adds	r3, #1
 8103482:	6023      	str	r3, [r4, #0]
 8103484:	e661      	b.n	810314a <lcd_event_process+0x62>
					printf("Reboot touch\n");
 8103486:	481c      	ldr	r0, [pc, #112]	; (81034f8 <lcd_event_process+0x410>)
 8103488:	f022 fff0 	bl	812646c <puts>
					osDelay(100);
 810348c:	2064      	movs	r0, #100	; 0x64
 810348e:	f012 ffb5 	bl	81163fc <osDelay>
					rebootme();
 8103492:	f000 fc77 	bl	8103d84 <rebootme>
				if ((eventbuffer[1] == 4) && (eventbuffer[2] == 2)) {		// p4 sound radio button
 8103496:	7863      	ldrb	r3, [r4, #1]
 8103498:	2b04      	cmp	r3, #4
 810349a:	f47f aee0 	bne.w	810325e <lcd_event_process+0x176>
 810349e:	78a3      	ldrb	r3, [r4, #2]
 81034a0:	e71c      	b.n	81032dc <lcd_event_process+0x1f4>
		printf("setlcdbin: Cmd failed\n\r");  // never happens always 0
 81034a2:	4816      	ldr	r0, [pc, #88]	; (81034fc <lcd_event_process+0x414>)
 81034a4:	f022 ff46 	bl	8126334 <iprintf>
 81034a8:	e7dc      	b.n	8103464 <lcd_event_process+0x37c>
 81034aa:	bf00      	nop
 81034ac:	0812baf4 	.word	0x0812baf4
 81034b0:	0812bad4 	.word	0x0812bad4
 81034b4:	0812bb08 	.word	0x0812bb08
 81034b8:	0812ba94 	.word	0x0812ba94
 81034bc:	0812bb24 	.word	0x0812bb24
 81034c0:	200018bc 	.word	0x200018bc
 81034c4:	0812bb84 	.word	0x0812bb84
 81034c8:	0812bb50 	.word	0x0812bb50
 81034cc:	0812bb38 	.word	0x0812bb38
 81034d0:	0812ba84 	.word	0x0812ba84
 81034d4:	20001a64 	.word	0x20001a64
 81034d8:	20000292 	.word	0x20000292
 81034dc:	0812bc58 	.word	0x0812bc58
 81034e0:	20000018 	.word	0x20000018
 81034e4:	2000000c 	.word	0x2000000c
 81034e8:	0812b874 	.word	0x0812b874
 81034ec:	0812b854 	.word	0x0812b854
 81034f0:	200030e4 	.word	0x200030e4
 81034f4:	0812bb68 	.word	0x0812bb68
 81034f8:	0812bc48 	.word	0x0812bc48
 81034fc:	0812b85c 	.word	0x0812b85c

08103500 <processnex>:
void processnex() {		// process Nextion - called at regular intervals
 8103500:	b570      	push	{r4, r5, r6, lr}
	switch (lcduart_error) {
 8103502:	4d49      	ldr	r5, [pc, #292]	; (8103628 <processnex+0x128>)
void processnex() {		// process Nextion - called at regular intervals
 8103504:	b08a      	sub	sp, #40	; 0x28
	switch (lcduart_error) {
 8103506:	682b      	ldr	r3, [r5, #0]
 8103508:	2b04      	cmp	r3, #4
 810350a:	d061      	beq.n	81035d0 <processnex+0xd0>
 810350c:	2b08      	cmp	r3, #8
 810350e:	d05a      	beq.n	81035c6 <processnex+0xc6>
 8103510:	2b02      	cmp	r3, #2
 8103512:	d03f      	beq.n	8103594 <processnex+0x94>
 8103514:	4c45      	ldr	r4, [pc, #276]	; (810362c <processnex+0x12c>)
	lcduart_error = HAL_UART_ERROR_NONE;
 8103516:	2600      	movs	r6, #0
 8103518:	602e      	str	r6, [r5, #0]
	if (lcd_initflag == 1) {		// full init
 810351a:	6823      	ldr	r3, [r4, #0]
 810351c:	2b01      	cmp	r3, #1
 810351e:	d042      	beq.n	81035a6 <processnex+0xa6>
	if (lcd_initflag == 2) {	// wait after giving cmd for lcd to change LCD to fast
 8103520:	6823      	ldr	r3, [r4, #0]
 8103522:	2b02      	cmp	r3, #2
 8103524:	d073      	beq.n	810360e <processnex+0x10e>
	if (lcd_initflag == 3) {	// uart only
 8103526:	6823      	ldr	r3, [r4, #0]
 8103528:	2b03      	cmp	r3, #3
 810352a:	d05d      	beq.n	81035e8 <processnex+0xe8>
	lcd_rxdma();		// get any new characters received
 810352c:	f7fe fe6e 	bl	810220c <lcd_rxdma>
	result = lcd_event_process();	// this can trigger the lcd_reinit flag
 8103530:	f7ff fdda 	bl	81030e8 <lcd_event_process>
	if (dimtimer > 50000) {
 8103534:	4a3e      	ldr	r2, [pc, #248]	; (8103630 <processnex+0x130>)
 8103536:	f24c 3150 	movw	r1, #50000	; 0xc350
	result = lcd_event_process();	// this can trigger the lcd_reinit flag
 810353a:	9000      	str	r0, [sp, #0]
	if (dimtimer > 50000) {
 810353c:	6813      	ldr	r3, [r2, #0]
 810353e:	428b      	cmp	r3, r1
 8103540:	d903      	bls.n	810354a <processnex+0x4a>
		dimtimer--;
 8103542:	3b01      	subs	r3, #1
 8103544:	6013      	str	r3, [r2, #0]
}
 8103546:	b00a      	add	sp, #40	; 0x28
 8103548:	bd70      	pop	{r4, r5, r6, pc}
		i = lcdbright - (((lcdbright >> 1) + (lcdbright >> 2) + (lcdbright >> 4)));		// - 87.5% dim
 810354a:	483a      	ldr	r0, [pc, #232]	; (8103634 <processnex+0x134>)
		dimtimer = 60000;
 810354c:	f64e 2360 	movw	r3, #60000	; 0xea60
		i = lcdbright - (((lcdbright >> 1) + (lcdbright >> 2) + (lcdbright >> 4)));		// - 87.5% dim
 8103550:	6801      	ldr	r1, [r0, #0]
		dimtimer = 60000;
 8103552:	6013      	str	r3, [r2, #0]
		i = lcdbright - (((lcdbright >> 1) + (lcdbright >> 2) + (lcdbright >> 4)));		// - 87.5% dim
 8103554:	6804      	ldr	r4, [r0, #0]
 8103556:	6803      	ldr	r3, [r0, #0]
 8103558:	6802      	ldr	r2, [r0, #0]
 810355a:	109b      	asrs	r3, r3, #2
 810355c:	eb03 0364 	add.w	r3, r3, r4, asr #1
 8103560:	eb03 1322 	add.w	r3, r3, r2, asr #4
 8103564:	1aca      	subs	r2, r1, r3
		if (i < 2)
 8103566:	2a01      	cmp	r2, #1
 8103568:	dd39      	ble.n	81035de <processnex+0xde>
 810356a:	2a63      	cmp	r2, #99	; 0x63
		i = lcdbright - (((lcdbright >> 1) + (lcdbright >> 2) + (lcdbright >> 4)));		// - 87.5% dim
 810356c:	4932      	ldr	r1, [pc, #200]	; (8103638 <processnex+0x138>)
 810356e:	4613      	mov	r3, r2
 8103570:	bf28      	it	cs
 8103572:	2363      	movcs	r3, #99	; 0x63
 8103574:	600a      	str	r2, [r1, #0]
	sprintf(buffer, "%s=%lu", id, value);
 8103576:	4a31      	ldr	r2, [pc, #196]	; (810363c <processnex+0x13c>)
 8103578:	a802      	add	r0, sp, #8
 810357a:	4931      	ldr	r1, [pc, #196]	; (8103640 <processnex+0x140>)
 810357c:	f023 f8c4 	bl	8126708 <siprintf>
	result = writelcdcmd(buffer);
 8103580:	a802      	add	r0, sp, #8
 8103582:	f7fe fea3 	bl	81022cc <writelcdcmd>
 8103586:	9001      	str	r0, [sp, #4]
	if (result == -1) {		// wait for response
 8103588:	9b01      	ldr	r3, [sp, #4]
 810358a:	3301      	adds	r3, #1
 810358c:	d047      	beq.n	810361e <processnex+0x11e>
	return (result);
 810358e:	9b01      	ldr	r3, [sp, #4]
}
 8103590:	b00a      	add	sp, #40	; 0x28
 8103592:	bd70      	pop	{r4, r5, r6, pc}
		printf("LCD UART NOISE\n");
 8103594:	4c25      	ldr	r4, [pc, #148]	; (810362c <processnex+0x12c>)
	lcduart_error = HAL_UART_ERROR_NONE;
 8103596:	2600      	movs	r6, #0
		printf("LCD UART NOISE\n");
 8103598:	482a      	ldr	r0, [pc, #168]	; (8103644 <processnex+0x144>)
 810359a:	f022 ff67 	bl	812646c <puts>
	lcduart_error = HAL_UART_ERROR_NONE;
 810359e:	602e      	str	r6, [r5, #0]
	if (lcd_initflag == 1) {		// full init
 81035a0:	6823      	ldr	r3, [r4, #0]
 81035a2:	2b01      	cmp	r3, #1
 81035a4:	d1bc      	bne.n	8103520 <processnex+0x20>
		printf("processnex: calling lcd_uart_init(9600)\n");
 81035a6:	4828      	ldr	r0, [pc, #160]	; (8103648 <processnex+0x148>)
		lcduart_error = HAL_UART_ERROR_NONE;
 81035a8:	602e      	str	r6, [r5, #0]
		printf("processnex: calling lcd_uart_init(9600)\n");
 81035aa:	f022 ff5f 	bl	812646c <puts>
		lcd_uart_init(9600);	// switch us to 9600
 81035ae:	f44f 5016 	mov.w	r0, #9600	; 0x2580
 81035b2:	f7fe fd0f 	bl	8101fd4 <lcd_uart_init>
		lcd_init(9600);		// try to reset LCD
 81035b6:	f44f 5016 	mov.w	r0, #9600	; 0x2580
 81035ba:	f7fe fd4d 	bl	8102058 <lcd_init>
		lcd_initflag = 2;		// request wait for lcd to process baud speedup command
 81035be:	2302      	movs	r3, #2
 81035c0:	6023      	str	r3, [r4, #0]
}
 81035c2:	b00a      	add	sp, #40	; 0x28
 81035c4:	bd70      	pop	{r4, r5, r6, pc}
		printf("LCD UART OVERRUN\n");
 81035c6:	4821      	ldr	r0, [pc, #132]	; (810364c <processnex+0x14c>)
 81035c8:	4c18      	ldr	r4, [pc, #96]	; (810362c <processnex+0x12c>)
 81035ca:	f022 ff4f 	bl	812646c <puts>
 81035ce:	e7a2      	b.n	8103516 <processnex+0x16>
		printf("LCD UART FRAMING\n");
 81035d0:	481f      	ldr	r0, [pc, #124]	; (8103650 <processnex+0x150>)
 81035d2:	f022 ff4b 	bl	812646c <puts>
		lcd_initflag = 1;		// assume display has dropped back to 9600
 81035d6:	4c15      	ldr	r4, [pc, #84]	; (810362c <processnex+0x12c>)
 81035d8:	2301      	movs	r3, #1
 81035da:	6023      	str	r3, [r4, #0]
		break;
 81035dc:	e79b      	b.n	8103516 <processnex+0x16>
			i = 2;	// prevent black
 81035de:	2202      	movs	r2, #2
 81035e0:	4915      	ldr	r1, [pc, #84]	; (8103638 <processnex+0x138>)
 81035e2:	4613      	mov	r3, r2
 81035e4:	600a      	str	r2, [r1, #0]
 81035e6:	e7c6      	b.n	8103576 <processnex+0x76>
		printf("processnex: calling lcd_uart_init(230400)\n");
 81035e8:	481a      	ldr	r0, [pc, #104]	; (8103654 <processnex+0x154>)
		lcduart_error = HAL_UART_ERROR_NONE;
 81035ea:	602e      	str	r6, [r5, #0]
		printf("processnex: calling lcd_uart_init(230400)\n");
 81035ec:	f022 ff3e 	bl	812646c <puts>
		lcd_uart_init(230400);
 81035f0:	f44f 3061 	mov.w	r0, #230400	; 0x38400
 81035f4:	f7fe fcee 	bl	8101fd4 <lcd_uart_init>
		lcd_init(230400);		// try to reset LCD
 81035f8:	f44f 3061 	mov.w	r0, #230400	; 0x38400
 81035fc:	f7fe fd2c 	bl	8102058 <lcd_init>
		osDelay(100);
 8103600:	2064      	movs	r0, #100	; 0x64
		lcd_initflag = 0;		// done
 8103602:	6026      	str	r6, [r4, #0]
}
 8103604:	b00a      	add	sp, #40	; 0x28
 8103606:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		osDelay(100);
 810360a:	f012 bef7 	b.w	81163fc <osDelay>
		osDelay(500);
 810360e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8103612:	f012 fef3 	bl	81163fc <osDelay>
		lcd_initflag = 3;
 8103616:	2303      	movs	r3, #3
 8103618:	6023      	str	r3, [r4, #0]
}
 810361a:	b00a      	add	sp, #40	; 0x28
 810361c:	bd70      	pop	{r4, r5, r6, pc}
		printf("setlcdbin: Cmd failed\n\r");  // never happens always 0
 810361e:	480e      	ldr	r0, [pc, #56]	; (8103658 <processnex+0x158>)
 8103620:	f022 fe88 	bl	8126334 <iprintf>
 8103624:	e7b3      	b.n	810358e <processnex+0x8e>
 8103626:	bf00      	nop
 8103628:	20001b1c 	.word	0x20001b1c
 810362c:	20001a68 	.word	0x20001a68
 8103630:	2000000c 	.word	0x2000000c
 8103634:	20000018 	.word	0x20000018
 8103638:	20001a50 	.word	0x20001a50
 810363c:	0812b874 	.word	0x0812b874
 8103640:	0812b854 	.word	0x0812b854
 8103644:	0812bcdc 	.word	0x0812bcdc
 8103648:	0812bd14 	.word	0x0812bd14
 810364c:	0812bd00 	.word	0x0812bd00
 8103650:	0812bcec 	.word	0x0812bcec
 8103654:	0812bd3c 	.word	0x0812bd3c
 8103658:	0812b85c 	.word	0x0812b85c

0810365c <lcd_getlack>:
uint8_t lcd_getlack() {
 810365c:	b570      	push	{r4, r5, r6, lr}
	while (lcdstatus == 0xff) {
 810365e:	4d11      	ldr	r5, [pc, #68]	; (81036a4 <lcd_getlack+0x48>)
	processnex();
 8103660:	f7ff ff4e 	bl	8103500 <processnex>
	while (lcdstatus == 0xff) {
 8103664:	782b      	ldrb	r3, [r5, #0]
 8103666:	2bff      	cmp	r3, #255	; 0xff
 8103668:	d118      	bne.n	810369c <lcd_getlack+0x40>
 810366a:	b2de      	uxtb	r6, r3
 810366c:	4c0e      	ldr	r4, [pc, #56]	; (81036a8 <lcd_getlack+0x4c>)
 810366e:	e007      	b.n	8103680 <lcd_getlack+0x24>
		trys++;
 8103670:	6022      	str	r2, [r4, #0]
		osDelay(1);
 8103672:	f012 fec3 	bl	81163fc <osDelay>
		processnex();
 8103676:	f7ff ff43 	bl	8103500 <processnex>
	while (lcdstatus == 0xff) {
 810367a:	782b      	ldrb	r3, [r5, #0]
 810367c:	2bff      	cmp	r3, #255	; 0xff
 810367e:	d10d      	bne.n	810369c <lcd_getlack+0x40>
		if (trys > 1000) {
 8103680:	6823      	ldr	r3, [r4, #0]
		osDelay(1);
 8103682:	2001      	movs	r0, #1
		if (trys > 1000) {
 8103684:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
		trys++;
 8103688:	eb03 0200 	add.w	r2, r3, r0
		if (trys > 1000) {
 810368c:	d9f0      	bls.n	8103670 <lcd_getlack+0x14>
			printf("getlcdack: Timeout waiting for LCD response\n\r");
 810368e:	4807      	ldr	r0, [pc, #28]	; (81036ac <lcd_getlack+0x50>)
 8103690:	f022 fe50 	bl	8126334 <iprintf>
			trys = 0;
 8103694:	2300      	movs	r3, #0
}
 8103696:	4630      	mov	r0, r6
			trys = 0;
 8103698:	6023      	str	r3, [r4, #0]
}
 810369a:	bd70      	pop	{r4, r5, r6, pc}
	return (lcdstatus);
 810369c:	782e      	ldrb	r6, [r5, #0]
 810369e:	b2f6      	uxtb	r6, r6
}
 81036a0:	4630      	mov	r0, r6
 81036a2:	bd70      	pop	{r4, r5, r6, pc}
 81036a4:	20001b18 	.word	0x20001b18
 81036a8:	20002148 	.word	0x20002148
 81036ac:	0812bd68 	.word	0x0812bd68

081036b0 <lcd_putsys0>:
void lcd_putsys0(uint32_t value) {
 81036b0:	b530      	push	{r4, r5, lr}
	lcd_txblocked = 1;
 81036b2:	2301      	movs	r3, #1
void lcd_putsys0(uint32_t value) {
 81036b4:	b087      	sub	sp, #28
	lcd_txblocked = 1;
 81036b6:	4c0d      	ldr	r4, [pc, #52]	; (81036ec <lcd_putsys0+0x3c>)
	lcd_txblocked = 0;
 81036b8:	2500      	movs	r5, #0
void lcd_putsys0(uint32_t value) {
 81036ba:	9001      	str	r0, [sp, #4]
	lcd_txblocked = 1;
 81036bc:	6023      	str	r3, [r4, #0]
	lcd_clearrxbuf();
 81036be:	f7fe fe21 	bl	8102304 <lcd_clearrxbuf>
	lcdstatus = 0xff;
 81036c2:	4b0b      	ldr	r3, [pc, #44]	; (81036f0 <lcd_putsys0+0x40>)
 81036c4:	21ff      	movs	r1, #255	; 0xff
	sprintf(cmd, "sys0=0x%08x", value);
 81036c6:	9a01      	ldr	r2, [sp, #4]
 81036c8:	a802      	add	r0, sp, #8
	lcdstatus = 0xff;
 81036ca:	7019      	strb	r1, [r3, #0]
	sprintf(cmd, "sys0=0x%08x", value);
 81036cc:	4909      	ldr	r1, [pc, #36]	; (81036f4 <lcd_putsys0+0x44>)
 81036ce:	f023 f81b 	bl	8126708 <siprintf>
	printf("lcd_putsys0: %s\n", cmd);
 81036d2:	a902      	add	r1, sp, #8
 81036d4:	4808      	ldr	r0, [pc, #32]	; (81036f8 <lcd_putsys0+0x48>)
 81036d6:	f022 fe2d 	bl	8126334 <iprintf>
	writelcdcmd(cmd);
 81036da:	a802      	add	r0, sp, #8
	lcd_txblocked = 0;
 81036dc:	6025      	str	r5, [r4, #0]
	writelcdcmd(cmd);
 81036de:	f7fe fdf5 	bl	81022cc <writelcdcmd>
	result = lcd_getlack();		// wait for a response (none expected)
 81036e2:	f7ff ffbb 	bl	810365c <lcd_getlack>
	lcd_txblocked = 0;		// allow others sending to the LCD
 81036e6:	6025      	str	r5, [r4, #0]
}
 81036e8:	b007      	add	sp, #28
 81036ea:	bd30      	pop	{r4, r5, pc}
 81036ec:	20001a6c 	.word	0x20001a6c
 81036f0:	20001b18 	.word	0x20001b18
 81036f4:	0812bd98 	.word	0x0812bd98
 81036f8:	0812bda4 	.word	0x0812bda4

081036fc <lcd_startdl>:
void lcd_startdl(int filesize) {
 81036fc:	b530      	push	{r4, r5, lr}
	lcd_txblocked = 1;
 81036fe:	4c0c      	ldr	r4, [pc, #48]	; (8103730 <lcd_startdl+0x34>)
void lcd_startdl(int filesize) {
 8103700:	b08b      	sub	sp, #44	; 0x2c
	lcd_txblocked = 1;
 8103702:	2501      	movs	r5, #1
void lcd_startdl(int filesize) {
 8103704:	9001      	str	r0, [sp, #4]
	lcd_txblocked = 1;
 8103706:	6025      	str	r5, [r4, #0]
	lcd_clearrxbuf();
 8103708:	f7fe fdfc 	bl	8102304 <lcd_clearrxbuf>
	lcdstatus = 0xff;
 810370c:	4b09      	ldr	r3, [pc, #36]	; (8103734 <lcd_startdl+0x38>)
 810370e:	21ff      	movs	r1, #255	; 0xff
	sprintf(cmd, "whmi-wri %i,230400,0", filesize);
 8103710:	9a01      	ldr	r2, [sp, #4]
 8103712:	a802      	add	r0, sp, #8
	lcdstatus = 0xff;
 8103714:	7019      	strb	r1, [r3, #0]
	sprintf(cmd, "whmi-wri %i,230400,0", filesize);
 8103716:	4908      	ldr	r1, [pc, #32]	; (8103738 <lcd_startdl+0x3c>)
 8103718:	f022 fff6 	bl	8126708 <siprintf>
	lcd_txblocked = 0;
 810371c:	2300      	movs	r3, #0
	writelcdcmd(cmd);
 810371e:	a802      	add	r0, sp, #8
	lcd_txblocked = 0;
 8103720:	6023      	str	r3, [r4, #0]
	writelcdcmd(cmd);
 8103722:	f7fe fdd3 	bl	81022cc <writelcdcmd>
	result = lcd_getlack();		// wait for a response
 8103726:	f7ff ff99 	bl	810365c <lcd_getlack>
	lcd_txblocked = 1;		// keep LCD sending blocked
 810372a:	6025      	str	r5, [r4, #0]
}
 810372c:	b00b      	add	sp, #44	; 0x2c
 810372e:	bd30      	pop	{r4, r5, pc}
 8103730:	20001a6c 	.word	0x20001a6c
 8103734:	20001b18 	.word	0x20001b18
 8103738:	0812bdb8 	.word	0x0812bdb8

0810373c <lcd_getsys0>:
int lcd_getsys0(void) {
 810373c:	b570      	push	{r4, r5, r6, lr}
	printf("Getting SYS0\n");
 810373e:	481e      	ldr	r0, [pc, #120]	; (81037b8 <lcd_getsys0+0x7c>)
 8103740:	f022 fe94 	bl	812646c <puts>
	lcd_txblocked = 0;
 8103744:	4e1d      	ldr	r6, [pc, #116]	; (81037bc <lcd_getsys0+0x80>)
 8103746:	2300      	movs	r3, #0
	lcdstatus = 0xff;
 8103748:	4d1d      	ldr	r5, [pc, #116]	; (81037c0 <lcd_getsys0+0x84>)
	lcd_txblocked = 0;
 810374a:	6033      	str	r3, [r6, #0]
	lcd_clearrxbuf();
 810374c:	f7fe fdda 	bl	8102304 <lcd_clearrxbuf>
	lcdstatus = 0xff;
 8103750:	23ff      	movs	r3, #255	; 0xff
	result = writelcdcmd("get sys0");
 8103752:	481c      	ldr	r0, [pc, #112]	; (81037c4 <lcd_getsys0+0x88>)
	lcdstatus = 0xff;
 8103754:	702b      	strb	r3, [r5, #0]
	result = writelcdcmd("get sys0");
 8103756:	f7fe fdb9 	bl	81022cc <writelcdcmd>
	if (result == -1) {		// send err
 810375a:	3001      	adds	r0, #1
 810375c:	d027      	beq.n	81037ae <lcd_getsys0+0x72>
	processnex();
 810375e:	f7ff fecf 	bl	8103500 <processnex>
	while (lcdstatus == 0xff) {
 8103762:	782b      	ldrb	r3, [r5, #0]
 8103764:	2bff      	cmp	r3, #255	; 0xff
 8103766:	d117      	bne.n	8103798 <lcd_getsys0+0x5c>
 8103768:	4c17      	ldr	r4, [pc, #92]	; (81037c8 <lcd_getsys0+0x8c>)
 810376a:	e007      	b.n	810377c <lcd_getsys0+0x40>
		trys++;
 810376c:	6022      	str	r2, [r4, #0]
		osDelay(1);
 810376e:	f012 fe45 	bl	81163fc <osDelay>
		processnex();
 8103772:	f7ff fec5 	bl	8103500 <processnex>
	while (lcdstatus == 0xff) {
 8103776:	782b      	ldrb	r3, [r5, #0]
 8103778:	2bff      	cmp	r3, #255	; 0xff
 810377a:	d10d      	bne.n	8103798 <lcd_getsys0+0x5c>
		if (trys > 1000) {
 810377c:	6823      	ldr	r3, [r4, #0]
		osDelay(1);
 810377e:	2001      	movs	r0, #1
		if (trys > 1000) {
 8103780:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
		trys++;
 8103784:	eb03 0200 	add.w	r2, r3, r0
		if (trys > 1000) {
 8103788:	d9f0      	bls.n	810376c <lcd_getsys0+0x30>
			printf("getlcdack: Timeout waiting for LCD response\n\r");
 810378a:	4810      	ldr	r0, [pc, #64]	; (81037cc <lcd_getsys0+0x90>)
			trys = 0;
 810378c:	25ff      	movs	r5, #255	; 0xff
			printf("getlcdack: Timeout waiting for LCD response\n\r");
 810378e:	f022 fdd1 	bl	8126334 <iprintf>
			trys = 0;
 8103792:	2300      	movs	r3, #0
 8103794:	6023      	str	r3, [r4, #0]
			return (-1);
 8103796:	e001      	b.n	810379c <lcd_getsys0+0x60>
	return (lcdstatus);
 8103798:	782d      	ldrb	r5, [r5, #0]
 810379a:	b2ed      	uxtb	r5, r5
	lcd_txblocked = 0;		// allow others sending to the LCD
 810379c:	2200      	movs	r2, #0
	printf("getsys0: returned value=0x%u\n", lcd_sys0);
 810379e:	4b0c      	ldr	r3, [pc, #48]	; (81037d0 <lcd_getsys0+0x94>)
 81037a0:	480c      	ldr	r0, [pc, #48]	; (81037d4 <lcd_getsys0+0x98>)
	lcd_txblocked = 0;		// allow others sending to the LCD
 81037a2:	6032      	str	r2, [r6, #0]
	printf("getsys0: returned value=0x%u\n", lcd_sys0);
 81037a4:	6819      	ldr	r1, [r3, #0]
 81037a6:	f022 fdc5 	bl	8126334 <iprintf>
}
 81037aa:	4628      	mov	r0, r5
 81037ac:	bd70      	pop	{r4, r5, r6, pc}
		printf("getsys0: Cmd failed\n\r");
 81037ae:	480a      	ldr	r0, [pc, #40]	; (81037d8 <lcd_getsys0+0x9c>)
 81037b0:	f022 fdc0 	bl	8126334 <iprintf>
 81037b4:	e7d3      	b.n	810375e <lcd_getsys0+0x22>
 81037b6:	bf00      	nop
 81037b8:	0812bdd0 	.word	0x0812bdd0
 81037bc:	20001a6c 	.word	0x20001a6c
 81037c0:	20001b18 	.word	0x20001b18
 81037c4:	0812bde0 	.word	0x0812bde0
 81037c8:	20002148 	.word	0x20002148
 81037cc:	0812bd68 	.word	0x0812bd68
 81037d0:	20000014 	.word	0x20000014
 81037d4:	0812be04 	.word	0x0812be04
 81037d8:	0812bdec 	.word	0x0812bdec

081037dc <getlcdpage>:
int getlcdpage(void) {
 81037dc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	lcd_txblocked = 1;		// stop others sending to the LCD
 81037e0:	2301      	movs	r3, #1
 81037e2:	f8df 8118 	ldr.w	r8, [pc, #280]	; 81038fc <getlcdpage+0x120>
	strcpy(pkt, str);
 81037e6:	4e3f      	ldr	r6, [pc, #252]	; (81038e4 <getlcdpage+0x108>)
int getlcdpage(void) {
 81037e8:	b09b      	sub	sp, #108	; 0x6c
	osDelay(150);			// wait for Tx queue to clear and hopefully Rx queue
 81037ea:	2096      	movs	r0, #150	; 0x96
	lcd_txblocked = 1;		// stop others sending to the LCD
 81037ec:	f8c8 3000 	str.w	r3, [r8]
	strcat(pkt, "\xff\xff\xff");
 81037f0:	4f3d      	ldr	r7, [pc, #244]	; (81038e8 <getlcdpage+0x10c>)
	osDelay(150);			// wait for Tx queue to clear and hopefully Rx queue
 81037f2:	f012 fe03 	bl	81163fc <osDelay>
	lcdstatus = 0xff;
 81037f6:	4d3d      	ldr	r5, [pc, #244]	; (81038ec <getlcdpage+0x110>)
 81037f8:	23ff      	movs	r3, #255	; 0xff
	strcpy(pkt, str);
 81037fa:	e896 0003 	ldmia.w	r6, {r0, r1}
	lcdstatus = 0xff;
 81037fe:	702b      	strb	r3, [r5, #0]
	strcpy(pkt, str);
 8103800:	9002      	str	r0, [sp, #8]
	strcat(pkt, "\xff\xff\xff");
 8103802:	6838      	ldr	r0, [r7, #0]
	strcpy(pkt, str);
 8103804:	f8ad 100c 	strh.w	r1, [sp, #12]
	strcat(pkt, "\xff\xff\xff");
 8103808:	f8cd 000e 	str.w	r0, [sp, #14]
	return (lcd_puts(pkt));
 810380c:	a802      	add	r0, sp, #8
 810380e:	f7fe fcc5 	bl	810219c <lcd_puts>
	result = intwritelcdcmd("sendme");
 8103812:	9001      	str	r0, [sp, #4]
	if (result == -1) {		// send err
 8103814:	9b01      	ldr	r3, [sp, #4]
 8103816:	3301      	adds	r3, #1
 8103818:	d060      	beq.n	81038dc <getlcdpage+0x100>
	processnex();
 810381a:	f7ff fe71 	bl	8103500 <processnex>
	while (lcdstatus == 0xff) {
 810381e:	782b      	ldrb	r3, [r5, #0]
 8103820:	2bff      	cmp	r3, #255	; 0xff
 8103822:	d121      	bne.n	8103868 <getlcdpage+0x8c>
 8103824:	4c32      	ldr	r4, [pc, #200]	; (81038f0 <getlcdpage+0x114>)
 8103826:	e007      	b.n	8103838 <getlcdpage+0x5c>
		trys++;
 8103828:	6022      	str	r2, [r4, #0]
		osDelay(1);
 810382a:	f012 fde7 	bl	81163fc <osDelay>
		processnex();
 810382e:	f7ff fe67 	bl	8103500 <processnex>
	while (lcdstatus == 0xff) {
 8103832:	782b      	ldrb	r3, [r5, #0]
 8103834:	2bff      	cmp	r3, #255	; 0xff
 8103836:	d117      	bne.n	8103868 <getlcdpage+0x8c>
		if (trys > 1000) {
 8103838:	6823      	ldr	r3, [r4, #0]
		osDelay(1);
 810383a:	2001      	movs	r0, #1
		if (trys > 1000) {
 810383c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
		trys++;
 8103840:	eb03 0200 	add.w	r2, r3, r0
		if (trys > 1000) {
 8103844:	d9f0      	bls.n	8103828 <getlcdpage+0x4c>
			printf("getlcdack: Timeout waiting for LCD response\n\r");
 8103846:	482b      	ldr	r0, [pc, #172]	; (81038f4 <getlcdpage+0x118>)
 8103848:	f022 fd74 	bl	8126334 <iprintf>
			trys = 0;
 810384c:	2300      	movs	r3, #0
 810384e:	6023      	str	r3, [r4, #0]
 8103850:	23ff      	movs	r3, #255	; 0xff
	result = lcd_getlack();		// wait for a response
 8103852:	9301      	str	r3, [sp, #4]
	while (result == -1) {	// try again
 8103854:	9b01      	ldr	r3, [sp, #4]
 8103856:	3301      	adds	r3, #1
 8103858:	d00c      	beq.n	8103874 <getlcdpage+0x98>
	lcd_txblocked = 0;		// allow others sending to the LCD
 810385a:	2300      	movs	r3, #0
 810385c:	f8c8 3000 	str.w	r3, [r8]
	return (result);
 8103860:	9801      	ldr	r0, [sp, #4]
}
 8103862:	b01b      	add	sp, #108	; 0x6c
 8103864:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	return (lcdstatus);
 8103868:	782b      	ldrb	r3, [r5, #0]
 810386a:	b2db      	uxtb	r3, r3
	result = lcd_getlack();		// wait for a response
 810386c:	9301      	str	r3, [sp, #4]
	while (result == -1) {	// try again
 810386e:	9b01      	ldr	r3, [sp, #4]
 8103870:	3301      	adds	r3, #1
 8103872:	d1f2      	bne.n	810385a <getlcdpage+0x7e>
	strcat(pkt, "\xff\xff\xff");
 8103874:	683f      	ldr	r7, [r7, #0]
			printf("getlcdpage2: Cmd failed\n\r");
 8103876:	f8df 9088 	ldr.w	r9, [pc, #136]	; 8103900 <getlcdpage+0x124>
 810387a:	4c1d      	ldr	r4, [pc, #116]	; (81038f0 <getlcdpage+0x114>)
	strcat(pkt, "\xff\xff\xff");
 810387c:	f8cd 700e 	str.w	r7, [sp, #14]
	strcpy(pkt, str);
 8103880:	e896 0003 	ldmia.w	r6, {r0, r1}
 8103884:	9002      	str	r0, [sp, #8]
	return (lcd_puts(pkt));
 8103886:	a802      	add	r0, sp, #8
	strcpy(pkt, str);
 8103888:	f8ad 100c 	strh.w	r1, [sp, #12]
	return (lcd_puts(pkt));
 810388c:	f7fe fc86 	bl	810219c <lcd_puts>
		result = intwritelcdcmd("sendme");
 8103890:	9001      	str	r0, [sp, #4]
		if (result == -1) {		// send err
 8103892:	9b01      	ldr	r3, [sp, #4]
 8103894:	3301      	adds	r3, #1
 8103896:	d10a      	bne.n	81038ae <getlcdpage+0xd2>
 8103898:	e01c      	b.n	81038d4 <getlcdpage+0xf8>
		if (trys > 1000) {
 810389a:	6823      	ldr	r3, [r4, #0]
		osDelay(1);
 810389c:	2001      	movs	r0, #1
		if (trys > 1000) {
 810389e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
		trys++;
 81038a2:	eb03 0200 	add.w	r2, r3, r0
		if (trys > 1000) {
 81038a6:	d80e      	bhi.n	81038c6 <getlcdpage+0xea>
		trys++;
 81038a8:	6022      	str	r2, [r4, #0]
		osDelay(1);
 81038aa:	f012 fda7 	bl	81163fc <osDelay>
		processnex();
 81038ae:	f7ff fe27 	bl	8103500 <processnex>
	while (lcdstatus == 0xff) {
 81038b2:	782b      	ldrb	r3, [r5, #0]
 81038b4:	2bff      	cmp	r3, #255	; 0xff
 81038b6:	d0f0      	beq.n	810389a <getlcdpage+0xbe>
	return (lcdstatus);
 81038b8:	782b      	ldrb	r3, [r5, #0]
 81038ba:	b2db      	uxtb	r3, r3
		result = lcd_getlack();		// wait for a response
 81038bc:	9301      	str	r3, [sp, #4]
	while (result == -1) {	// try again
 81038be:	9b01      	ldr	r3, [sp, #4]
 81038c0:	3301      	adds	r3, #1
 81038c2:	d0db      	beq.n	810387c <getlcdpage+0xa0>
 81038c4:	e7c9      	b.n	810385a <getlcdpage+0x7e>
			printf("getlcdack: Timeout waiting for LCD response\n\r");
 81038c6:	480b      	ldr	r0, [pc, #44]	; (81038f4 <getlcdpage+0x118>)
 81038c8:	f022 fd34 	bl	8126334 <iprintf>
			trys = 0;
 81038cc:	2200      	movs	r2, #0
 81038ce:	23ff      	movs	r3, #255	; 0xff
 81038d0:	6022      	str	r2, [r4, #0]
			return (-1);
 81038d2:	e7f3      	b.n	81038bc <getlcdpage+0xe0>
			printf("getlcdpage2: Cmd failed\n\r");
 81038d4:	4648      	mov	r0, r9
 81038d6:	f022 fd2d 	bl	8126334 <iprintf>
 81038da:	e7e8      	b.n	81038ae <getlcdpage+0xd2>
		printf("getlcdpage: Cmd failed\n\r");
 81038dc:	4806      	ldr	r0, [pc, #24]	; (81038f8 <getlcdpage+0x11c>)
 81038de:	f022 fd29 	bl	8126334 <iprintf>
 81038e2:	e79a      	b.n	810381a <getlcdpage+0x3e>
 81038e4:	0812be40 	.word	0x0812be40
 81038e8:	0812b794 	.word	0x0812b794
 81038ec:	20001b18 	.word	0x20001b18
 81038f0:	20002148 	.word	0x20002148
 81038f4:	0812bd68 	.word	0x0812bd68
 81038f8:	0812be48 	.word	0x0812be48
 81038fc:	20001a6c 	.word	0x20001a6c
 8103900:	0812be64 	.word	0x0812be64

08103904 <nxt_baud>:

// try to set the baud to 230400
// only assumes it could be at 9600 to begin with
nxt_baud() {
 8103904:	b538      	push	{r3, r4, r5, lr}
	lcduart_error = HAL_UART_ERROR_NONE;
 8103906:	4c16      	ldr	r4, [pc, #88]	; (8103960 <nxt_baud+0x5c>)
 8103908:	2500      	movs	r5, #0

	lcd_init(9600);  // reset LCD to 9600 from current (unknown) speed
 810390a:	f44f 5016 	mov.w	r0, #9600	; 0x2580
	lcduart_error = HAL_UART_ERROR_NONE;
 810390e:	6025      	str	r5, [r4, #0]
	lcd_init(9600);  // reset LCD to 9600 from current (unknown) speed
 8103910:	f7fe fba2 	bl	8102058 <lcd_init>
	lcd_uart_init(9600); // then change our baud to match
 8103914:	f44f 5016 	mov.w	r0, #9600	; 0x2580
 8103918:	f7fe fb5c 	bl	8101fd4 <lcd_uart_init>
	lcd_init(9600);  // reset LCD (might be 2nd time or not)
 810391c:	f44f 5016 	mov.w	r0, #9600	; 0x2580
 8103920:	f7fe fb9a 	bl	8102058 <lcd_init>
	osDelay(600);
 8103924:	f44f 7016 	mov.w	r0, #600	; 0x258
 8103928:	f012 fd68 	bl	81163fc <osDelay>

	lcd_init(230400);  //  LCD *should* return in 230400 baud
 810392c:	f44f 3061 	mov.w	r0, #230400	; 0x38400
 8103930:	f7fe fb92 	bl	8102058 <lcd_init>
	osDelay(600);
 8103934:	f44f 7016 	mov.w	r0, #600	; 0x258
 8103938:	f012 fd60 	bl	81163fc <osDelay>
	lcd_uart_init(230400); // then change our baud to match
 810393c:	f44f 3061 	mov.w	r0, #230400	; 0x38400
 8103940:	f7fe fb48 	bl	8101fd4 <lcd_uart_init>

	osDelay(600);
 8103944:	f44f 7016 	mov.w	r0, #600	; 0x258
 8103948:	f012 fd58 	bl	81163fc <osDelay>
	lcduart_error = HAL_UART_ERROR_NONE;
	printf("nxt_baud:\n");
 810394c:	4805      	ldr	r0, [pc, #20]	; (8103964 <nxt_baud+0x60>)
	lcduart_error = HAL_UART_ERROR_NONE;
 810394e:	6025      	str	r5, [r4, #0]
	printf("nxt_baud:\n");
 8103950:	f022 fd8c 	bl	812646c <puts>
	writelcdcmd("page 0");
 8103954:	4804      	ldr	r0, [pc, #16]	; (8103968 <nxt_baud+0x64>)
}
 8103956:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	writelcdcmd("page 0");
 810395a:	f7fe bcb7 	b.w	81022cc <writelcdcmd>
 810395e:	bf00      	nop
 8103960:	20001b1c 	.word	0x20001b1c
 8103964:	0812be80 	.word	0x0812be80
 8103968:	0812be8c 	.word	0x0812be8c

0810396c <init_nextion>:

init_nextion() {
	int i;
	char str[82] = { "empty" };
 810396c:	4b73      	ldr	r3, [pc, #460]	; (8103b3c <init_nextion+0x1d0>)
 810396e:	224c      	movs	r2, #76	; 0x4c
init_nextion() {
 8103970:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	char str[82] = { "empty" };
 8103974:	e893 0003 	ldmia.w	r3, {r0, r1}
init_nextion() {
 8103978:	b0b1      	sub	sp, #196	; 0xc4

	lcduart_error = HAL_UART_ERROR_NONE;
 810397a:	2400      	movs	r4, #0
 810397c:	4f70      	ldr	r7, [pc, #448]	; (8103b40 <init_nextion+0x1d4>)
	char str[82] = { "empty" };
 810397e:	9003      	str	r0, [sp, #12]
 8103980:	f10d 0012 	add.w	r0, sp, #18
 8103984:	f8ad 1010 	strh.w	r1, [sp, #16]
 8103988:	4621      	mov	r1, r4
 810398a:	f021 fd35 	bl	81253f8 <memset>
	lcduart_error = HAL_UART_ERROR_NONE;
 810398e:	603c      	str	r4, [r7, #0]

	nxt_baud();
 8103990:	f7ff ffb8 	bl	8103904 <nxt_baud>

	osDelay(600);
 8103994:	f44f 7016 	mov.w	r0, #600	; 0x258
 8103998:	f012 fd30 	bl	81163fc <osDelay>
	writelcdcmd("cls BLACK");
 810399c:	4869      	ldr	r0, [pc, #420]	; (8103b44 <init_nextion+0x1d8>)
 810399e:	f7fe fc95 	bl	81022cc <writelcdcmd>
	sprintf(str, "xstr 5,10,470,32,3,BLACK,WHITE,0,1,1,\"Ver %d.%d Build:%d\"", MAJORVERSION, MINORVERSION,
 81039a2:	f242 722f 	movw	r2, #10031	; 0x272f
 81039a6:	2311      	movs	r3, #17
 81039a8:	4967      	ldr	r1, [pc, #412]	; (8103b48 <init_nextion+0x1dc>)
 81039aa:	9200      	str	r2, [sp, #0]
 81039ac:	a803      	add	r0, sp, #12
 81039ae:	4622      	mov	r2, r4
	lcd_txblocked = 0;
 81039b0:	4e66      	ldr	r6, [pc, #408]	; (8103b4c <init_nextion+0x1e0>)
	sprintf(str, "xstr 5,10,470,32,3,BLACK,WHITE,0,1,1,\"Ver %d.%d Build:%d\"", MAJORVERSION, MINORVERSION,
 81039b2:	f022 fea9 	bl	8126708 <siprintf>
	BUILD);
	lcduart_error = HAL_UART_ERROR_NONE;
	writelcdcmd(str);
 81039b6:	a803      	add	r0, sp, #12
	lcduart_error = HAL_UART_ERROR_NONE;
 81039b8:	603c      	str	r4, [r7, #0]
	writelcdcmd(str);
 81039ba:	f7fe fc87 	bl	81022cc <writelcdcmd>
	lcduart_error = HAL_UART_ERROR_NONE;

	osDelay(100);
 81039be:	2064      	movs	r0, #100	; 0x64
	lcdstatus = 0xff;
 81039c0:	4d63      	ldr	r5, [pc, #396]	; (8103b50 <init_nextion+0x1e4>)
	lcduart_error = HAL_UART_ERROR_NONE;
 81039c2:	603c      	str	r4, [r7, #0]
	osDelay(100);
 81039c4:	f012 fd1a 	bl	81163fc <osDelay>
	lcd_txblocked = 0;
 81039c8:	6034      	str	r4, [r6, #0]
	lcd_clearrxbuf();
 81039ca:	f7fe fc9b 	bl	8102304 <lcd_clearrxbuf>
	lcdstatus = 0xff;
 81039ce:	23ff      	movs	r3, #255	; 0xff
	strcat(pkt, "\xff\xff\xff");
 81039d0:	4a60      	ldr	r2, [pc, #384]	; (8103b54 <init_nextion+0x1e8>)
	lcdstatus = 0xff;
 81039d2:	702b      	strb	r3, [r5, #0]
	strcpy(pkt, str);
 81039d4:	4b60      	ldr	r3, [pc, #384]	; (8103b58 <init_nextion+0x1ec>)
 81039d6:	e893 0003 	ldmia.w	r3, {r0, r1}
 81039da:	9018      	str	r0, [sp, #96]	; 0x60
	strcat(pkt, "\xff\xff\xff");
 81039dc:	6810      	ldr	r0, [r2, #0]
	strcpy(pkt, str);
 81039de:	f8ad 1064 	strh.w	r1, [sp, #100]	; 0x64
 81039e2:	0c09      	lsrs	r1, r1, #16
	strcat(pkt, "\xff\xff\xff");
 81039e4:	f8cd 0067 	str.w	r0, [sp, #103]	; 0x67
	return (lcd_puts(pkt));
 81039e8:	a818      	add	r0, sp, #96	; 0x60
	strcpy(pkt, str);
 81039ea:	f88d 1066 	strb.w	r1, [sp, #102]	; 0x66
	return (lcd_puts(pkt));
 81039ee:	f7fe fbd5 	bl	810219c <lcd_puts>
	if (result == -1) {		// send err
 81039f2:	3001      	adds	r0, #1
 81039f4:	f000 809e 	beq.w	8103b34 <init_nextion+0x1c8>
	processnex();
 81039f8:	f7ff fd82 	bl	8103500 <processnex>
	while (lcdstatus == 0xff) {
 81039fc:	782b      	ldrb	r3, [r5, #0]
 81039fe:	2bff      	cmp	r3, #255	; 0xff
 8103a00:	d116      	bne.n	8103a30 <init_nextion+0xc4>
 8103a02:	4c56      	ldr	r4, [pc, #344]	; (8103b5c <init_nextion+0x1f0>)
 8103a04:	e007      	b.n	8103a16 <init_nextion+0xaa>
		trys++;
 8103a06:	6022      	str	r2, [r4, #0]
		osDelay(1);
 8103a08:	f012 fcf8 	bl	81163fc <osDelay>
		processnex();
 8103a0c:	f7ff fd78 	bl	8103500 <processnex>
	while (lcdstatus == 0xff) {
 8103a10:	782b      	ldrb	r3, [r5, #0]
 8103a12:	2bff      	cmp	r3, #255	; 0xff
 8103a14:	d10c      	bne.n	8103a30 <init_nextion+0xc4>
		if (trys > 1000) {
 8103a16:	6823      	ldr	r3, [r4, #0]
		osDelay(1);
 8103a18:	2001      	movs	r0, #1
		if (trys > 1000) {
 8103a1a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
		trys++;
 8103a1e:	eb03 0200 	add.w	r2, r3, r0
		if (trys > 1000) {
 8103a22:	d9f0      	bls.n	8103a06 <init_nextion+0x9a>
			printf("getlcdack: Timeout waiting for LCD response\n\r");
 8103a24:	484e      	ldr	r0, [pc, #312]	; (8103b60 <init_nextion+0x1f4>)
 8103a26:	f022 fc85 	bl	8126334 <iprintf>
			trys = 0;
 8103a2a:	2300      	movs	r3, #0
 8103a2c:	6023      	str	r3, [r4, #0]
			return (-1);
 8103a2e:	e000      	b.n	8103a32 <init_nextion+0xc6>
	return (lcdstatus);
 8103a30:	782b      	ldrb	r3, [r5, #0]
	lcd_txblocked = 0;		// allow others sending to the LCD
 8103a32:	2300      	movs	r3, #0
	osDelay(500);
	lcd_getsys0();
	processnex();

	i = 0;
	while (main_init_done == 0) { // wait from main to complete the init
 8103a34:	4d4b      	ldr	r5, [pc, #300]	; (8103b64 <init_nextion+0x1f8>)
	lcd_txblocked = 0;		// allow others sending to the LCD
 8103a36:	6033      	str	r3, [r6, #0]
	processnex();
 8103a38:	f7ff fd62 	bl	8103500 <processnex>
	osDelay(500);
 8103a3c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8103a40:	f012 fcdc 	bl	81163fc <osDelay>
	lcd_getsys0();
 8103a44:	f7ff fe7a 	bl	810373c <lcd_getsys0>
	processnex();
 8103a48:	f7ff fd5a 	bl	8103500 <processnex>
	while (main_init_done == 0) { // wait from main to complete the init
 8103a4c:	682c      	ldr	r4, [r5, #0]
 8103a4e:	2c00      	cmp	r4, #0
 8103a50:	d14e      	bne.n	8103af0 <init_nextion+0x184>
 8103a52:	4e45      	ldr	r6, [pc, #276]	; (8103b68 <init_nextion+0x1fc>)
			break;
		case 1:
			writelcdcmd(strcat(str, "..\""));
			break;
		case 2:
			writelcdcmd(strcat(str, "...\""));
 8103a54:	f8df 9128 	ldr.w	r9, [pc, #296]	; 8103b80 <init_nextion+0x214>
			break;
		case 3:
			writelcdcmd(strcat(str, "....\""));
 8103a58:	f8df 8128 	ldr.w	r8, [pc, #296]	; 8103b84 <init_nextion+0x218>
			writelcdcmd(strcat(str, "..\""));
 8103a5c:	f8df a128 	ldr.w	sl, [pc, #296]	; 8103b88 <init_nextion+0x21c>
 8103a60:	e014      	b.n	8103a8c <init_nextion+0x120>
		switch (i & 3) {
 8103a62:	f1be 0f01 	cmp.w	lr, #1
 8103a66:	d051      	beq.n	8103b0c <init_nextion+0x1a0>
			writelcdcmd(strcat(str, ".\""));
 8103a68:	881a      	ldrh	r2, [r3, #0]
 8103a6a:	789b      	ldrb	r3, [r3, #2]
 8103a6c:	f8ad 203a 	strh.w	r2, [sp, #58]	; 0x3a
 8103a70:	f88d 303c 	strb.w	r3, [sp, #60]	; 0x3c
 8103a74:	f7fe fc2a 	bl	81022cc <writelcdcmd>
			break;
		}
		i++;
		osDelay(250);
 8103a78:	20fa      	movs	r0, #250	; 0xfa
		i++;
 8103a7a:	3401      	adds	r4, #1
		osDelay(250);
 8103a7c:	f012 fcbe 	bl	81163fc <osDelay>

		if (!(netif_is_link_up(&gnetif))) {
 8103a80:	f896 3035 	ldrb.w	r3, [r6, #53]	; 0x35
 8103a84:	075b      	lsls	r3, r3, #29
 8103a86:	d52d      	bpl.n	8103ae4 <init_nextion+0x178>
	while (main_init_done == 0) { // wait from main to complete the init
 8103a88:	682b      	ldr	r3, [r5, #0]
 8103a8a:	bb8b      	cbnz	r3, 8103af0 <init_nextion+0x184>
		strcpy(str, "xstr 5,44,470,32,3,BLACK,WHITE,0,1,1,\"Starting");
 8103a8c:	f8df e0fc 	ldr.w	lr, [pc, #252]	; 8103b8c <init_nextion+0x220>
 8103a90:	f10d 0c0c 	add.w	ip, sp, #12
 8103a94:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8103a98:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8103a9c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8103aa0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8103aa4:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
		switch (i & 3) {
 8103aa8:	f004 0e03 	and.w	lr, r4, #3
		strcpy(str, "xstr 5,44,470,32,3,BLACK,WHITE,0,1,1,\"Starting");
 8103aac:	ea4f 4b13 	mov.w	fp, r3, lsr #16
		switch (i & 3) {
 8103ab0:	f1be 0f02 	cmp.w	lr, #2
		strcpy(str, "xstr 5,44,470,32,3,BLACK,WHITE,0,1,1,\"Starting");
 8103ab4:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
 8103ab8:	f82c 3b02 	strh.w	r3, [ip], #2
 8103abc:	f88c b000 	strb.w	fp, [ip]
		switch (i & 3) {
 8103ac0:	d02c      	beq.n	8103b1c <init_nextion+0x1b0>
 8103ac2:	f1be 0f03 	cmp.w	lr, #3
			writelcdcmd(strcat(str, ".\""));
 8103ac6:	4b29      	ldr	r3, [pc, #164]	; (8103b6c <init_nextion+0x200>)
 8103ac8:	a803      	add	r0, sp, #12
		switch (i & 3) {
 8103aca:	d1ca      	bne.n	8103a62 <init_nextion+0xf6>
			writelcdcmd(strcat(str, "....\""));
 8103acc:	f8d8 0000 	ldr.w	r0, [r8]
 8103ad0:	f8b8 3004 	ldrh.w	r3, [r8, #4]
 8103ad4:	f8cd 003a 	str.w	r0, [sp, #58]	; 0x3a
 8103ad8:	a803      	add	r0, sp, #12
 8103ada:	f8ad 303e 	strh.w	r3, [sp, #62]	; 0x3e
 8103ade:	f7fe fbf5 	bl	81022cc <writelcdcmd>
			break;
 8103ae2:	e7c9      	b.n	8103a78 <init_nextion+0x10c>
			writelcdcmd("xstr 5,88,470,48,2,BLACK,RED,0,1,1,\"NETWORK UNPLUGGED??\"");
 8103ae4:	4822      	ldr	r0, [pc, #136]	; (8103b70 <init_nextion+0x204>)
 8103ae6:	f7fe fbf1 	bl	81022cc <writelcdcmd>
	while (main_init_done == 0) { // wait from main to complete the init
 8103aea:	682b      	ldr	r3, [r5, #0]
 8103aec:	2b00      	cmp	r3, #0
 8103aee:	d0cd      	beq.n	8103a8c <init_nextion+0x120>
		}
	}

	nxt_update();		// check if LCD needs updating

	lcduart_error = HAL_UART_ERROR_NONE;
 8103af0:	2400      	movs	r4, #0
	nxt_update();		// check if LCD needs updating
 8103af2:	f002 fc99 	bl	8106428 <nxt_update>
	writelcdcmd("ref 0");		// refresh screen
 8103af6:	481f      	ldr	r0, [pc, #124]	; (8103b74 <init_nextion+0x208>)
	lcduart_error = HAL_UART_ERROR_NONE;
 8103af8:	603c      	str	r4, [r7, #0]
	writelcdcmd("ref 0");		// refresh screen
 8103afa:	f7fe fbe7 	bl	81022cc <writelcdcmd>

	lcduart_error = HAL_UART_ERROR_NONE;
	writelcdcmd("page 0");
 8103afe:	481e      	ldr	r0, [pc, #120]	; (8103b78 <init_nextion+0x20c>)
	lcduart_error = HAL_UART_ERROR_NONE;
 8103b00:	603c      	str	r4, [r7, #0]
	writelcdcmd("page 0");
 8103b02:	f7fe fbe3 	bl	81022cc <writelcdcmd>

}
 8103b06:	b031      	add	sp, #196	; 0xc4
 8103b08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			writelcdcmd(strcat(str, "..\""));
 8103b0c:	f8da 0000 	ldr.w	r0, [sl]
 8103b10:	f8cd 003a 	str.w	r0, [sp, #58]	; 0x3a
 8103b14:	a803      	add	r0, sp, #12
 8103b16:	f7fe fbd9 	bl	81022cc <writelcdcmd>
			break;
 8103b1a:	e7ad      	b.n	8103a78 <init_nextion+0x10c>
			writelcdcmd(strcat(str, "...\""));
 8103b1c:	f8d9 0000 	ldr.w	r0, [r9]
 8103b20:	f899 3004 	ldrb.w	r3, [r9, #4]
 8103b24:	f8cd 003a 	str.w	r0, [sp, #58]	; 0x3a
 8103b28:	a803      	add	r0, sp, #12
 8103b2a:	f88d 303e 	strb.w	r3, [sp, #62]	; 0x3e
 8103b2e:	f7fe fbcd 	bl	81022cc <writelcdcmd>
			break;
 8103b32:	e7a1      	b.n	8103a78 <init_nextion+0x10c>
		printf("getid: Cmd failed\n\r");
 8103b34:	4811      	ldr	r0, [pc, #68]	; (8103b7c <init_nextion+0x210>)
 8103b36:	f022 fbfd 	bl	8126334 <iprintf>
 8103b3a:	e75d      	b.n	81039f8 <init_nextion+0x8c>
 8103b3c:	0812a390 	.word	0x0812a390
 8103b40:	20001b1c 	.word	0x20001b1c
 8103b44:	0812be94 	.word	0x0812be94
 8103b48:	0812bea0 	.word	0x0812bea0
 8103b4c:	20001a6c 	.word	0x20001a6c
 8103b50:	20001b18 	.word	0x20001b18
 8103b54:	0812b794 	.word	0x0812b794
 8103b58:	0812be24 	.word	0x0812be24
 8103b5c:	20002148 	.word	0x20002148
 8103b60:	0812bd68 	.word	0x0812bd68
 8103b64:	20002dbc 	.word	0x20002dbc
 8103b68:	20003534 	.word	0x20003534
 8103b6c:	0812bf0c 	.word	0x0812bf0c
 8103b70:	0812bf24 	.word	0x0812bf24
 8103b74:	0812bf60 	.word	0x0812bf60
 8103b78:	0812be8c 	.word	0x0812be8c
 8103b7c:	0812be2c 	.word	0x0812be2c
 8103b80:	0812bf14 	.word	0x0812bf14
 8103b84:	0812bf1c 	.word	0x0812bf1c
 8103b88:	0812bf10 	.word	0x0812bf10
 8103b8c:	0812bedc 	.word	0x0812bedc

08103b90 <MX_NVIC_Init>:

/**
 * @brief NVIC Configuration.
 * @retval None
 */
static void MX_NVIC_Init(void) {
 8103b90:	b508      	push	{r3, lr}
	/* USART2_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(USART2_IRQn, 7, 0);
 8103b92:	2200      	movs	r2, #0
 8103b94:	2107      	movs	r1, #7
 8103b96:	2026      	movs	r0, #38	; 0x26
 8103b98:	f005 ff20 	bl	81099dc <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(USART2_IRQn);
 8103b9c:	2026      	movs	r0, #38	; 0x26
 8103b9e:	f005 ff67 	bl	8109a70 <HAL_NVIC_EnableIRQ>
	/* USART6_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(USART6_IRQn, 6, 0);
 8103ba2:	2200      	movs	r2, #0
 8103ba4:	2106      	movs	r1, #6
 8103ba6:	2047      	movs	r0, #71	; 0x47
 8103ba8:	f005 ff18 	bl	81099dc <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(USART6_IRQn);
 8103bac:	2047      	movs	r0, #71	; 0x47
 8103bae:	f005 ff5f 	bl	8109a70 <HAL_NVIC_EnableIRQ>
	/* ADC_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(ADC_IRQn, 6, 0);
 8103bb2:	2200      	movs	r2, #0
 8103bb4:	2106      	movs	r1, #6
 8103bb6:	2012      	movs	r0, #18
 8103bb8:	f005 ff10 	bl	81099dc <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(ADC_IRQn);
 8103bbc:	2012      	movs	r0, #18
 8103bbe:	f005 ff57 	bl	8109a70 <HAL_NVIC_EnableIRQ>
	/* EXTI15_10_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 6, 0);
 8103bc2:	2200      	movs	r2, #0
 8103bc4:	2106      	movs	r1, #6
 8103bc6:	2028      	movs	r0, #40	; 0x28
 8103bc8:	f005 ff08 	bl	81099dc <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8103bcc:	2028      	movs	r0, #40	; 0x28
 8103bce:	f005 ff4f 	bl	8109a70 <HAL_NVIC_EnableIRQ>
	/* TIM8_TRG_COM_TIM14_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 1, 0);
 8103bd2:	202d      	movs	r0, #45	; 0x2d
 8103bd4:	2200      	movs	r2, #0
 8103bd6:	2101      	movs	r1, #1
 8103bd8:	f005 ff00 	bl	81099dc <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8103bdc:	202d      	movs	r0, #45	; 0x2d
}
 8103bde:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8103be2:	f005 bf45 	b.w	8109a70 <HAL_NVIC_EnableIRQ>
 8103be6:	bf00      	nop

08103be8 <netif_status_callbk_fn>:
	}
}

void netif_status_callbk_fn(struct netif *netif) {

	printf("netif_status changed\n");
 8103be8:	4801      	ldr	r0, [pc, #4]	; (8103bf0 <netif_status_callbk_fn+0x8>)
 8103bea:	f022 bc3f 	b.w	812646c <puts>
 8103bee:	bf00      	nop
 8103bf0:	0812bf7c 	.word	0x0812bf7c

08103bf4 <Callback01>:
}

/* Callback01 function */
void Callback01(void const *argument) {
	/* USER CODE BEGIN Callback01 */
	printf("Callback01\n");
 8103bf4:	4801      	ldr	r0, [pc, #4]	; (8103bfc <Callback01+0x8>)
 8103bf6:	f022 bc39 	b.w	812646c <puts>
 8103bfa:	bf00      	nop
 8103bfc:	0812bf94 	.word	0x0812bf94

08103c00 <_write>:
	if (file == 1) {
 8103c00:	2801      	cmp	r0, #1
int _write(int file, char *ptr, int len) {
 8103c02:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8103c04:	460c      	mov	r4, r1
 8103c06:	4617      	mov	r7, r2
	if (file == 1) {
 8103c08:	d00e      	beq.n	8103c28 <_write+0x28>
		for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8103c0a:	2a00      	cmp	r2, #0
 8103c0c:	dd0a      	ble.n	8103c24 <_write+0x24>
 8103c0e:	188e      	adds	r6, r1, r2
			HAL_UART_Transmit(&huart5, (uint8_t*) *ptr++, 1, 10);
 8103c10:	4d0b      	ldr	r5, [pc, #44]	; (8103c40 <_write+0x40>)
 8103c12:	f814 1b01 	ldrb.w	r1, [r4], #1
 8103c16:	230a      	movs	r3, #10
 8103c18:	2201      	movs	r2, #1
 8103c1a:	4628      	mov	r0, r5
 8103c1c:	f010 f8fa 	bl	8113e14 <HAL_UART_Transmit>
		for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8103c20:	42a6      	cmp	r6, r4
 8103c22:	d1f6      	bne.n	8103c12 <_write+0x12>
}
 8103c24:	4638      	mov	r0, r7
 8103c26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8103c28:	2a00      	cmp	r2, #0
 8103c2a:	ddfb      	ble.n	8103c24 <_write+0x24>
 8103c2c:	188d      	adds	r5, r1, r2
			__io_putchar(*ptr++);
 8103c2e:	f814 0b01 	ldrb.w	r0, [r4], #1
 8103c32:	f001 fe1f 	bl	8105874 <__io_putchar>
		for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8103c36:	42ac      	cmp	r4, r5
 8103c38:	d1f9      	bne.n	8103c2e <_write+0x2e>
}
 8103c3a:	4638      	mov	r0, r7
 8103c3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8103c3e:	bf00      	nop
 8103c40:	20002b98 	.word	0x20002b98

08103c44 <crc_rom>:
	if ((unsigned long) MX_NVIC_Init < 0x8100000) {
 8103c44:	4b10      	ldr	r3, [pc, #64]	; (8103c88 <crc_rom+0x44>)
	length = (uint32_t) &__fini_array_end - (uint32_t) base + ((uint32_t) &_edata - (uint32_t) &_sdata);
 8103c46:	4811      	ldr	r0, [pc, #68]	; (8103c8c <crc_rom+0x48>)
	if ((unsigned long) MX_NVIC_Init < 0x8100000) {
 8103c48:	f1b3 6f01 	cmp.w	r3, #135266304	; 0x8100000
	length = (uint32_t) &__fini_array_end - (uint32_t) base + ((uint32_t) &_edata - (uint32_t) &_sdata);
 8103c4c:	4b10      	ldr	r3, [pc, #64]	; (8103c90 <crc_rom+0x4c>)
 8103c4e:	4a11      	ldr	r2, [pc, #68]	; (8103c94 <crc_rom+0x50>)
 8103c50:	4403      	add	r3, r0
	if ((unsigned long) MX_NVIC_Init < 0x8100000) {
 8103c52:	bf2c      	ite	cs
 8103c54:	f04f 6101 	movcs.w	r1, #135266304	; 0x8100000
 8103c58:	f04f 6100 	movcc.w	r1, #134217728	; 0x8000000
	length = (uint32_t) &__fini_array_end - (uint32_t) base + ((uint32_t) &_edata - (uint32_t) &_sdata);
 8103c5c:	1a9b      	subs	r3, r3, r2
	romcrc = xcrc32(base, length, xinit);
 8103c5e:	f04f 32ff 	mov.w	r2, #4294967295
crc_rom() {
 8103c62:	b510      	push	{r4, lr}
	length = (uint32_t) &__fini_array_end - (uint32_t) base + ((uint32_t) &_edata - (uint32_t) &_sdata);
 8103c64:	1a5b      	subs	r3, r3, r1
		base = 0x8000000;
 8103c66:	460c      	mov	r4, r1
crc_rom() {
 8103c68:	b082      	sub	sp, #8
	romcrc = xcrc32(base, length, xinit);
 8103c6a:	4619      	mov	r1, r3
 8103c6c:	4620      	mov	r0, r4
 8103c6e:	9301      	str	r3, [sp, #4]
 8103c70:	f7fc ffba 	bl	8100be8 <xcrc32>
	printf("XCRC=0x%08x, base=0x%08x, len=%d\n", romcrc, base, length);
 8103c74:	9b01      	ldr	r3, [sp, #4]
	romcrc = xcrc32(base, length, xinit);
 8103c76:	4601      	mov	r1, r0
	printf("XCRC=0x%08x, base=0x%08x, len=%d\n", romcrc, base, length);
 8103c78:	4622      	mov	r2, r4
 8103c7a:	4807      	ldr	r0, [pc, #28]	; (8103c98 <crc_rom+0x54>)
}
 8103c7c:	b002      	add	sp, #8
 8103c7e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	printf("XCRC=0x%08x, base=0x%08x, len=%d\n", romcrc, base, length);
 8103c82:	f022 bb57 	b.w	8126334 <iprintf>
 8103c86:	bf00      	nop
 8103c88:	08103b91 	.word	0x08103b91
 8103c8c:	200006d4 	.word	0x200006d4
 8103c90:	08147974 	.word	0x08147974
 8103c94:	20000000 	.word	0x20000000
 8103c98:	0812bfa0 	.word	0x0812bfa0

08103c9c <err_leds>:
err_leds(int why) {
 8103c9c:	b500      	push	{lr}
			HAL_GPIO_TogglePin(GPIOD, LED_D5_Pin);
 8103c9e:	4e37      	ldr	r6, [pc, #220]	; (8103d7c <err_leds+0xe0>)
err_leds(int why) {
 8103ca0:	b083      	sub	sp, #12
		for (i = 0; i < 3500000; i++)
 8103ca2:	4d37      	ldr	r5, [pc, #220]	; (8103d80 <err_leds+0xe4>)
 8103ca4:	1e44      	subs	r4, r0, #1
		switch (why) {
 8103ca6:	2c07      	cmp	r4, #7
 8103ca8:	d80f      	bhi.n	8103cca <err_leds+0x2e>
 8103caa:	e8df f004 	tbb	[pc, r4]
 8103cae:	5c51      	.short	0x5c51
 8103cb0:	25303b46 	.word	0x25303b46
 8103cb4:	041a      	.short	0x041a
			HAL_GPIO_TogglePin(GPIOD, LED_D5_Pin);
 8103cb6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8103cba:	4630      	mov	r0, r6
 8103cbc:	f008 ffd2 	bl	810cc64 <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(GPIOD, LED_D1_Pin);
 8103cc0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8103cc4:	4630      	mov	r0, r6
 8103cc6:	f008 ffcd 	bl	810cc64 <HAL_GPIO_TogglePin>
		for (i = 0; i < 3500000; i++)
 8103cca:	2300      	movs	r3, #0
 8103ccc:	9301      	str	r3, [sp, #4]
 8103cce:	9b01      	ldr	r3, [sp, #4]
 8103cd0:	42ab      	cmp	r3, r5
 8103cd2:	dae8      	bge.n	8103ca6 <err_leds+0xa>
 8103cd4:	9b01      	ldr	r3, [sp, #4]
 8103cd6:	3301      	adds	r3, #1
 8103cd8:	9301      	str	r3, [sp, #4]
 8103cda:	9b01      	ldr	r3, [sp, #4]
 8103cdc:	42ab      	cmp	r3, r5
 8103cde:	dbf9      	blt.n	8103cd4 <err_leds+0x38>
 8103ce0:	e7e1      	b.n	8103ca6 <err_leds+0xa>
			HAL_GPIO_TogglePin(GPIOD, LED_D4_Pin);
 8103ce2:	4630      	mov	r0, r6
 8103ce4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8103ce8:	f008 ffbc 	bl	810cc64 <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(GPIOD, LED_D5_Pin);
 8103cec:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8103cf0:	4630      	mov	r0, r6
 8103cf2:	f008 ffb7 	bl	810cc64 <HAL_GPIO_TogglePin>
			break;
 8103cf6:	e7e8      	b.n	8103cca <err_leds+0x2e>
			HAL_GPIO_TogglePin(GPIOD, LED_D3_Pin);
 8103cf8:	4630      	mov	r0, r6
 8103cfa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8103cfe:	f008 ffb1 	bl	810cc64 <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(GPIOD, LED_D4_Pin);
 8103d02:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8103d06:	4630      	mov	r0, r6
 8103d08:	f008 ffac 	bl	810cc64 <HAL_GPIO_TogglePin>
			break;
 8103d0c:	e7dd      	b.n	8103cca <err_leds+0x2e>
			HAL_GPIO_TogglePin(GPIOD, LED_D2_Pin);
 8103d0e:	4630      	mov	r0, r6
 8103d10:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8103d14:	f008 ffa6 	bl	810cc64 <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(GPIOD, LED_D4_Pin);
 8103d18:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8103d1c:	4630      	mov	r0, r6
 8103d1e:	f008 ffa1 	bl	810cc64 <HAL_GPIO_TogglePin>
			break;
 8103d22:	e7d2      	b.n	8103cca <err_leds+0x2e>
			HAL_GPIO_TogglePin(GPIOD, LED_D2_Pin);
 8103d24:	4630      	mov	r0, r6
 8103d26:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8103d2a:	f008 ff9b 	bl	810cc64 <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(GPIOD, LED_D3_Pin);
 8103d2e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8103d32:	4630      	mov	r0, r6
 8103d34:	f008 ff96 	bl	810cc64 <HAL_GPIO_TogglePin>
			break;
 8103d38:	e7c7      	b.n	8103cca <err_leds+0x2e>
			HAL_GPIO_TogglePin(GPIOD, LED_D1_Pin);
 8103d3a:	4630      	mov	r0, r6
 8103d3c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8103d40:	f008 ff90 	bl	810cc64 <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(GPIOD, LED_D4_Pin);
 8103d44:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8103d48:	4630      	mov	r0, r6
 8103d4a:	f008 ff8b 	bl	810cc64 <HAL_GPIO_TogglePin>
			break;
 8103d4e:	e7bc      	b.n	8103cca <err_leds+0x2e>
			HAL_GPIO_TogglePin(GPIOD, LED_D1_Pin);
 8103d50:	4630      	mov	r0, r6
 8103d52:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8103d56:	f008 ff85 	bl	810cc64 <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(GPIOD, LED_D2_Pin);
 8103d5a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8103d5e:	4630      	mov	r0, r6
 8103d60:	f008 ff80 	bl	810cc64 <HAL_GPIO_TogglePin>
			break;
 8103d64:	e7b1      	b.n	8103cca <err_leds+0x2e>
			HAL_GPIO_TogglePin(GPIOD, LED_D1_Pin);
 8103d66:	4630      	mov	r0, r6
 8103d68:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8103d6c:	f008 ff7a 	bl	810cc64 <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(GPIOD, LED_D3_Pin);
 8103d70:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8103d74:	4630      	mov	r0, r6
 8103d76:	f008 ff75 	bl	810cc64 <HAL_GPIO_TogglePin>
			break;
 8103d7a:	e7a6      	b.n	8103cca <err_leds+0x2e>
 8103d7c:	40020c00 	.word	0x40020c00
 8103d80:	003567e0 	.word	0x003567e0

08103d84 <rebootme>:
void rebootme(int why) {
 8103d84:	b508      	push	{r3, lr}
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8103d86:	b672      	cpsid	i
		err_leds(why);
 8103d88:	f7ff ff88 	bl	8103c9c <err_leds>

08103d8c <netif_link_callbk_fn>:
	if (netif->flags & NETIF_FLAG_LINK_UP) {
 8103d8c:	f890 1035 	ldrb.w	r1, [r0, #53]	; 0x35
 8103d90:	074a      	lsls	r2, r1, #29
 8103d92:	d502      	bpl.n	8103d9a <netif_link_callbk_fn+0xe>
		printf("netif_link UP, flags=0x%02x\n", netif->flags);
 8103d94:	4809      	ldr	r0, [pc, #36]	; (8103dbc <netif_link_callbk_fn+0x30>)
 8103d96:	f022 bacd 	b.w	8126334 <iprintf>
void netif_link_callbk_fn(struct netif *netif) {
 8103d9a:	b510      	push	{r4, lr}
 8103d9c:	4604      	mov	r4, r0
		printf("netif_link DOWN, flags=0x%02x\n", netif->flags);
 8103d9e:	4808      	ldr	r0, [pc, #32]	; (8103dc0 <netif_link_callbk_fn+0x34>)
 8103da0:	f022 fac8 	bl	8126334 <iprintf>
		if (!(netif_is_link_up(netif))) {
 8103da4:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 8103da8:	075b      	lsls	r3, r3, #29
 8103daa:	d500      	bpl.n	8103dae <netif_link_callbk_fn+0x22>
}
 8103dac:	bd10      	pop	{r4, pc}
			printf("LAN interface appears disconnected, rebooting...\n");
 8103dae:	4805      	ldr	r0, [pc, #20]	; (8103dc4 <netif_link_callbk_fn+0x38>)
 8103db0:	f022 fb5c 	bl	812646c <puts>
			rebootme(1);
 8103db4:	2001      	movs	r0, #1
 8103db6:	f7ff ffe5 	bl	8103d84 <rebootme>
 8103dba:	bf00      	nop
 8103dbc:	0812bfc4 	.word	0x0812bfc4
 8103dc0:	0812bfe4 	.word	0x0812bfe4
 8103dc4:	0812c004 	.word	0x0812c004

08103dc8 <StarLPTask>:
	char str[82] = { "empty" };
 8103dc8:	4b56      	ldr	r3, [pc, #344]	; (8103f24 <StarLPTask+0x15c>)
 8103dca:	224c      	movs	r2, #76	; 0x4c
void StarLPTask(void const *argument) {
 8103dcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	char str[82] = { "empty" };
 8103dd0:	e893 0003 	ldmia.w	r3, {r0, r1}
void StarLPTask(void const *argument) {
 8103dd4:	b09f      	sub	sp, #124	; 0x7c
	statuspkt.adcudpover = 0;		// debug use count overruns
 8103dd6:	f8df 91a0 	ldr.w	r9, [pc, #416]	; 8103f78 <StarLPTask+0x1b0>
	consolerxq = xQueueCreate(80, sizeof(unsigned char));		// set up a console rx buffer
 8103dda:	4f53      	ldr	r7, [pc, #332]	; (8103f28 <StarLPTask+0x160>)
	char str[82] = { "empty" };
 8103ddc:	9009      	str	r0, [sp, #36]	; 0x24
 8103dde:	f10d 002a 	add.w	r0, sp, #42	; 0x2a
 8103de2:	f8ad 1028 	strh.w	r1, [sp, #40]	; 0x28
 8103de6:	2100      	movs	r1, #0
 8103de8:	f021 fb06 	bl	81253f8 <memset>
	statuspkt.adcudpover = 0;		// debug use count overruns
 8103dec:	2200      	movs	r2, #0
	consolerxq = xQueueCreate(80, sizeof(unsigned char));		// set up a console rx buffer
 8103dee:	2101      	movs	r1, #1
 8103df0:	2050      	movs	r0, #80	; 0x50
	statuspkt.adcudpover = 0;		// debug use count overruns
 8103df2:	f8c9 2078 	str.w	r2, [r9, #120]	; 0x78
	statuspkt.trigcount = 0;		// debug use adc trigger count
 8103df6:	f8c9 207c 	str.w	r2, [r9, #124]	; 0x7c
	statuspkt.udpsent = 0;	// debug use adc udp sample packet sent count
 8103dfa:	f8c9 2080 	str.w	r2, [r9, #128]	; 0x80
	consolerxq = xQueueCreate(80, sizeof(unsigned char));		// set up a console rx buffer
 8103dfe:	f012 fdf5 	bl	81169ec <xQueueGenericCreate>
 8103e02:	6038      	str	r0, [r7, #0]
	if (consolerxq == NULL) {
 8103e04:	2800      	cmp	r0, #0
 8103e06:	f000 83cd 	beq.w	81045a4 <StarLPTask+0x7dc>
	strcpy(udp_target, SERVER_DESTINATION);
 8103e0a:	4c48      	ldr	r4, [pc, #288]	; (8103f2c <StarLPTask+0x164>)
 8103e0c:	4d48      	ldr	r5, [pc, #288]	; (8103f30 <StarLPTask+0x168>)
	sprintf(snstr, "\"STM_UUID=%lx %lx %lx, Assigned S/N=%lu, Ver %d.%d, UDP Target=%s %s\"",
 8103e0e:	f8df 816c 	ldr.w	r8, [pc, #364]	; 8103f7c <StarLPTask+0x1b4>
	if (http_downloading) {		// don't go further
 8103e12:	4e48      	ldr	r6, [pc, #288]	; (8103f34 <StarLPTask+0x16c>)
	strcpy(udp_target, SERVER_DESTINATION);
 8103e14:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8103e16:	6028      	str	r0, [r5, #0]
 8103e18:	6820      	ldr	r0, [r4, #0]
 8103e1a:	60eb      	str	r3, [r5, #12]
 8103e1c:	6069      	str	r1, [r5, #4]
 8103e1e:	60aa      	str	r2, [r5, #8]
	HAL_UART_Receive_IT(&huart2, &con_ch, 1);
 8103e20:	2201      	movs	r2, #1
 8103e22:	4945      	ldr	r1, [pc, #276]	; (8103f38 <StarLPTask+0x170>)
	strcpy(udp_target, SERVER_DESTINATION);
 8103e24:	6128      	str	r0, [r5, #16]
	HAL_UART_Receive_IT(&huart2, &con_ch, 1);
 8103e26:	4845      	ldr	r0, [pc, #276]	; (8103f3c <StarLPTask+0x174>)
 8103e28:	f010 fa12 	bl	8114250 <HAL_UART_Receive_IT>
	init_nextion();
 8103e2c:	f7ff fd9e 	bl	810396c <init_nextion>
	STM32_UUID[0], STM32_UUID[1], STM32_UUID[2], statuspkt.uid, statuspkt.majorversion, statuspkt.minorversion,
 8103e30:	f8b9 405c 	ldrh.w	r4, [r9, #92]	; 0x5c
	sprintf(snstr, "\"STM_UUID=%lx %lx %lx, Assigned S/N=%lu, Ver %d.%d, UDP Target=%s %s\"",
 8103e34:	4842      	ldr	r0, [pc, #264]	; (8103f40 <StarLPTask+0x178>)
	STM32_UUID[0], STM32_UUID[1], STM32_UUID[2], statuspkt.uid, statuspkt.majorversion, statuspkt.minorversion,
 8103e36:	f899 c070 	ldrb.w	ip, [r9, #112]	; 0x70
 8103e3a:	b2a4      	uxth	r4, r4
 8103e3c:	f899 e071 	ldrb.w	lr, [r9, #113]	; 0x71
	sprintf(snstr, "\"STM_UUID=%lx %lx %lx, Assigned S/N=%lu, Ver %d.%d, UDP Target=%s %s\"",
 8103e40:	f8d0 3424 	ldr.w	r3, [r0, #1060]	; 0x424
 8103e44:	f8d0 2420 	ldr.w	r2, [r0, #1056]	; 0x420
 8103e48:	9401      	str	r4, [sp, #4]
 8103e4a:	493e      	ldr	r1, [pc, #248]	; (8103f44 <StarLPTask+0x17c>)
 8103e4c:	e9cd ce02 	strd	ip, lr, [sp, #8]
 8103e50:	e9cd 5804 	strd	r5, r8, [sp, #16]
 8103e54:	f8d0 0428 	ldr.w	r0, [r0, #1064]	; 0x428
 8103e58:	9000      	str	r0, [sp, #0]
 8103e5a:	483b      	ldr	r0, [pc, #236]	; (8103f48 <StarLPTask+0x180>)
 8103e5c:	f022 fc54 	bl	8126708 <siprintf>
	osDelay(500);
 8103e60:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8103e64:	f012 faca 	bl	81163fc <osDelay>
	if (http_downloading) {		// don't go further
 8103e68:	6833      	ldr	r3, [r6, #0]
 8103e6a:	2b00      	cmp	r3, #0
 8103e6c:	f040 838e 	bne.w	810458c <StarLPTask+0x7c4>
	int last3min = 0;
 8103e70:	2300      	movs	r3, #0
	HAL_TIM_Base_Start(&htim7);	// start audio synth sampling interval timer
 8103e72:	4836      	ldr	r0, [pc, #216]	; (8103f4c <StarLPTask+0x184>)
 8103e74:	f8df b108 	ldr.w	fp, [pc, #264]	; 8103f80 <StarLPTask+0x1b8>
	int last3min = 0;
 8103e78:	461e      	mov	r6, r3
 8103e7a:	9307      	str	r3, [sp, #28]
	HAL_TIM_Base_Start(&htim7);	// start audio synth sampling interval timer
 8103e7c:	f00c fb56 	bl	811052c <HAL_TIM_Base_Start>
	lptask_init_done = 1;		// this lp task has done its initialisation
 8103e80:	4b33      	ldr	r3, [pc, #204]	; (8103f50 <StarLPTask+0x188>)
 8103e82:	2201      	movs	r2, #1
 8103e84:	46b2      	mov	sl, r6
	gainchanged = 0;
 8103e86:	9606      	str	r6, [sp, #24]
	lptask_init_done = 1;		// this lp task has done its initialisation
 8103e88:	601a      	str	r2, [r3, #0]
		HAL_IWDG_Refresh(&hiwdg);							// refresh the hardware watchdog reset system timer
 8103e8a:	4832      	ldr	r0, [pc, #200]	; (8103f54 <StarLPTask+0x18c>)
		tenmstimer++;
 8103e8c:	3601      	adds	r6, #1
		HAL_IWDG_Refresh(&hiwdg);							// refresh the hardware watchdog reset system timer
 8103e8e:	f009 fd53 	bl	810d938 <HAL_IWDG_Refresh>
		osDelay(10);		// 10mSec
 8103e92:	200a      	movs	r0, #10
 8103e94:	f012 fab2 	bl	81163fc <osDelay>
		globaladcnoise = abs(meanwindiff);
 8103e98:	4b2f      	ldr	r3, [pc, #188]	; (8103f58 <StarLPTask+0x190>)
 8103e9a:	4a30      	ldr	r2, [pc, #192]	; (8103f5c <StarLPTask+0x194>)
		tenmstimer++;
 8103e9c:	b2b6      	uxth	r6, r6
		globaladcnoise = abs(meanwindiff);
 8103e9e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8103ea2:	2b00      	cmp	r3, #0
 8103ea4:	bfb8      	it	lt
 8103ea6:	425b      	neglt	r3, r3
 8103ea8:	b29b      	uxth	r3, r3
 8103eaa:	6013      	str	r3, [r2, #0]
		pretrigthresh = 4 + (globaladcnoise >> 7);		// set the pretrigger level
 8103eac:	09db      	lsrs	r3, r3, #7
 8103eae:	4a2c      	ldr	r2, [pc, #176]	; (8103f60 <StarLPTask+0x198>)
 8103eb0:	3304      	adds	r3, #4
 8103eb2:	8013      	strh	r3, [r2, #0]
		if (sigsuppress) {
 8103eb4:	4a2b      	ldr	r2, [pc, #172]	; (8103f64 <StarLPTask+0x19c>)
 8103eb6:	6813      	ldr	r3, [r2, #0]
 8103eb8:	b10b      	cbz	r3, 8103ebe <StarLPTask+0xf6>
			sigsuppress--;		// decrement trigger suppression counter
 8103eba:	3b01      	subs	r3, #1
 8103ebc:	6013      	str	r3, [r2, #0]
				agc = (agc) ? 0 : 1;
 8103ebe:	4d2a      	ldr	r5, [pc, #168]	; (8103f68 <StarLPTask+0x1a0>)
				printf("AGC is ");
 8103ec0:	f8df 80c0 	ldr.w	r8, [pc, #192]	; 8103f84 <StarLPTask+0x1bc>
		while (xQueueReceive(consolerxq, &inch, 0)) {
 8103ec4:	2200      	movs	r2, #0
 8103ec6:	f10d 0123 	add.w	r1, sp, #35	; 0x23
 8103eca:	6838      	ldr	r0, [r7, #0]
 8103ecc:	f012 ff92 	bl	8116df4 <xQueueReceive>
 8103ed0:	2800      	cmp	r0, #0
 8103ed2:	d059      	beq.n	8103f88 <StarLPTask+0x1c0>
			if (inch == 0x03) {		// control C
 8103ed4:	f89d 0023 	ldrb.w	r0, [sp, #35]	; 0x23
 8103ed8:	2803      	cmp	r0, #3
 8103eda:	d011      	beq.n	8103f00 <StarLPTask+0x138>
			if ((isdigit(inch)) && (agc == 0)) {
 8103edc:	4b23      	ldr	r3, [pc, #140]	; (8103f6c <StarLPTask+0x1a4>)
 8103ede:	5cc3      	ldrb	r3, [r0, r3]
 8103ee0:	075b      	lsls	r3, r3, #29
 8103ee2:	d501      	bpl.n	8103ee8 <StarLPTask+0x120>
 8103ee4:	882b      	ldrh	r3, [r5, #0]
 8103ee6:	b113      	cbz	r3, 8103eee <StarLPTask+0x126>
				__io_putchar(inch); // putchar(inch);	// echo console rx to tx
 8103ee8:	f001 fcc4 	bl	8105874 <__io_putchar>
 8103eec:	e7ea      	b.n	8103ec4 <StarLPTask+0xfc>
				setpgagain(inch - '0');
 8103eee:	3830      	subs	r0, #48	; 0x30
 8103ef0:	f002 fc52 	bl	8106798 <setpgagain>
				printf("Manually setting PGA gain to %c\n", inch);
 8103ef4:	f89d 1023 	ldrb.w	r1, [sp, #35]	; 0x23
 8103ef8:	481d      	ldr	r0, [pc, #116]	; (8103f70 <StarLPTask+0x1a8>)
 8103efa:	f022 fa1b 	bl	8126334 <iprintf>
 8103efe:	e7e1      	b.n	8103ec4 <StarLPTask+0xfc>
				agc = (agc) ? 0 : 1;
 8103f00:	882b      	ldrh	r3, [r5, #0]
				printf("AGC is ");
 8103f02:	4640      	mov	r0, r8
				agc = (agc) ? 0 : 1;
 8103f04:	fab3 f383 	clz	r3, r3
 8103f08:	095b      	lsrs	r3, r3, #5
 8103f0a:	802b      	strh	r3, [r5, #0]
				printf("AGC is ");
 8103f0c:	f022 fa12 	bl	8126334 <iprintf>
				if (agc)
 8103f10:	882b      	ldrh	r3, [r5, #0]
 8103f12:	2b00      	cmp	r3, #0
 8103f14:	f000 8130 	beq.w	8104178 <StarLPTask+0x3b0>
					printf("ON\n");
 8103f18:	4816      	ldr	r0, [pc, #88]	; (8103f74 <StarLPTask+0x1ac>)
 8103f1a:	f022 faa7 	bl	812646c <puts>
			if ((isdigit(inch)) && (agc == 0)) {
 8103f1e:	f89d 0023 	ldrb.w	r0, [sp, #35]	; 0x23
 8103f22:	e7db      	b.n	8103edc <StarLPTask+0x114>
 8103f24:	0812a3e4 	.word	0x0812a3e4
 8103f28:	20002160 	.word	0x20002160
 8103f2c:	0812b30c 	.word	0x0812b30c
 8103f30:	200034c8 	.word	0x200034c8
 8103f34:	200018bc 	.word	0x200018bc
 8103f38:	2000215c 	.word	0x2000215c
 8103f3c:	20002a0c 	.word	0x20002a0c
 8103f40:	1ff0f000 	.word	0x1ff0f000
 8103f44:	0812c068 	.word	0x0812c068
 8103f48:	200000a0 	.word	0x200000a0
 8103f4c:	200029c0 	.word	0x200029c0
 8103f50:	20002db8 	.word	0x20002db8
 8103f54:	20002660 	.word	0x20002660
 8103f58:	20000760 	.word	0x20000760
 8103f5c:	20000710 	.word	0x20000710
 8103f60:	20000000 	.word	0x20000000
 8103f64:	20000780 	.word	0x20000780
 8103f68:	2000002e 	.word	0x2000002e
 8103f6c:	08147081 	.word	0x08147081
 8103f70:	0812c0c0 	.word	0x0812c0c0
 8103f74:	0812c0b8 	.word	0x0812c0b8
 8103f78:	2000300c 	.word	0x2000300c
 8103f7c:	2000346c 	.word	0x2000346c
 8103f80:	20002de8 	.word	0x20002de8
 8103f84:	0812c0b0 	.word	0x0812c0b0
		if (!(ledsenabled)) {
 8103f88:	4baa      	ldr	r3, [pc, #680]	; (8104234 <StarLPTask+0x46c>)
 8103f8a:	4604      	mov	r4, r0
 8103f8c:	881b      	ldrh	r3, [r3, #0]
 8103f8e:	2b00      	cmp	r3, #0
 8103f90:	f000 80f8 	beq.w	8104184 <StarLPTask+0x3bc>
		} else if (ledhang) {	// trigger led
 8103f94:	4aa8      	ldr	r2, [pc, #672]	; (8104238 <StarLPTask+0x470>)
 8103f96:	6813      	ldr	r3, [r2, #0]
 8103f98:	2b00      	cmp	r3, #0
 8103f9a:	f000 80f3 	beq.w	8104184 <StarLPTask+0x3bc>
			ledhang--;
 8103f9e:	3b01      	subs	r3, #1
			HAL_GPIO_WritePin(GPIOD, LED_D5_Pin, GPIO_PIN_SET);	// Splat D5 led on
 8103fa0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8103fa4:	48a5      	ldr	r0, [pc, #660]	; (810423c <StarLPTask+0x474>)
			ledhang--;
 8103fa6:	6013      	str	r3, [r2, #0]
			HAL_GPIO_WritePin(GPIOD, LED_D5_Pin, GPIO_PIN_SET);	// Splat D5 led on
 8103fa8:	2201      	movs	r2, #1
 8103faa:	f008 fe41 	bl	810cc30 <HAL_GPIO_WritePin>
		if (trigs != statuspkt.trigcount) {		// another tigger(s) has occured
 8103fae:	f8d9 207c 	ldr.w	r2, [r9, #124]	; 0x7c
 8103fb2:	f8db 3000 	ldr.w	r3, [fp]
 8103fb6:	429a      	cmp	r2, r3
 8103fb8:	f040 80f1 	bne.w	810419e <StarLPTask+0x3d6>
		processnex();		// process Nextion
 8103fbc:	f7ff faa0 	bl	8103500 <processnex>
		if ((tenmstimer + 3) % 10 == 0) {
 8103fc0:	4a9f      	ldr	r2, [pc, #636]	; (8104240 <StarLPTask+0x478>)
 8103fc2:	1cf3      	adds	r3, r6, #3
 8103fc4:	fb02 f303 	mul.w	r3, r2, r3
 8103fc8:	4a9e      	ldr	r2, [pc, #632]	; (8104244 <StarLPTask+0x47c>)
 8103fca:	ebb2 0f73 	cmp.w	r2, r3, ror #1
 8103fce:	d31e      	bcc.n	810400e <StarLPTask+0x246>
			if (statuspkt.trigcount > (25 + jabtrigcnt)) { // spamming: > 25 packets sent in about 100mS
 8103fd0:	4c9d      	ldr	r4, [pc, #628]	; (8104248 <StarLPTask+0x480>)
 8103fd2:	f8d9 107c 	ldr.w	r1, [r9, #124]	; 0x7c
 8103fd6:	6823      	ldr	r3, [r4, #0]
 8103fd8:	f103 0219 	add.w	r2, r3, #25
 8103fdc:	4291      	cmp	r1, r2
 8103fde:	f200 8229 	bhi.w	8104434 <StarLPTask+0x66c>
				if (jabbertimeout) {
 8103fe2:	4a9a      	ldr	r2, [pc, #616]	; (810424c <StarLPTask+0x484>)
 8103fe4:	6813      	ldr	r3, [r2, #0]
 8103fe6:	b10b      	cbz	r3, 8103fec <StarLPTask+0x224>
					jabbertimeout--;		// de-arm count
 8103fe8:	3b01      	subs	r3, #1
 8103fea:	6013      	str	r3, [r2, #0]
				jabtrigcnt = statuspkt.trigcount;
 8103fec:	f8d9 307c 	ldr.w	r3, [r9, #124]	; 0x7c
 8103ff0:	6023      	str	r3, [r4, #0]
			if (gainchanged == 0) {		// gain not just changed
 8103ff2:	9b06      	ldr	r3, [sp, #24]
 8103ff4:	2b00      	cmp	r3, #0
 8103ff6:	f000 823f 	beq.w	8104478 <StarLPTask+0x6b0>
			if ((!(lcd_initflag)) && (lastsec != onesectimer) && (lcd_currentpage == 0)) {
 8103ffa:	4b95      	ldr	r3, [pc, #596]	; (8104250 <StarLPTask+0x488>)
 8103ffc:	681b      	ldr	r3, [r3, #0]
 8103ffe:	2b00      	cmp	r3, #0
 8104000:	f000 81ef 	beq.w	81043e2 <StarLPTask+0x61a>
 8104004:	4b93      	ldr	r3, [pc, #588]	; (8104254 <StarLPTask+0x48c>)
			} else if (lcd_currentpage == 1) {
 8104006:	781b      	ldrb	r3, [r3, #0]
 8104008:	2b01      	cmp	r3, #1
 810400a:	f000 827f 	beq.w	810450c <StarLPTask+0x744>
				lcd_showvars();
 810400e:	4a92      	ldr	r2, [pc, #584]	; (8104258 <StarLPTask+0x490>)
		if ((tenmstimer + 11) % 100 == 0) {		// every second
 8104010:	f106 030b 	add.w	r3, r6, #11
				lcd_showvars();
 8104014:	fb02 f303 	mul.w	r3, r2, r3
		if ((tenmstimer + 11) % 100 == 0) {		// every second
 8104018:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 810401c:	3a01      	subs	r2, #1
 810401e:	ebb2 0fb3 	cmp.w	r2, r3, ror #2
 8104022:	f080 80f9 	bcs.w	8104218 <StarLPTask+0x450>
			lcd_trigplot();		// update lcd trigger and noise plots
 8104026:	4a8c      	ldr	r2, [pc, #560]	; (8104258 <StarLPTask+0x490>)
		if ((tenmstimer + 50) % 100 == 0) {		// every second	- offset
 8104028:	f106 0332 	add.w	r3, r6, #50	; 0x32
			lcd_trigplot();		// update lcd trigger and noise plots
 810402c:	fb02 f303 	mul.w	r3, r2, r3
		if ((tenmstimer + 50) % 100 == 0) {		// every second	- offset
 8104030:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8104034:	3a01      	subs	r2, #1
 8104036:	ebb2 0fb3 	cmp.w	r2, r3, ror #2
 810403a:	d307      	bcc.n	810404c <StarLPTask+0x284>
			if ((lcd_sys0 >> 8) > 10029)
 810403c:	4b87      	ldr	r3, [pc, #540]	; (810425c <StarLPTask+0x494>)
 810403e:	681a      	ldr	r2, [r3, #0]
 8104040:	f242 732d 	movw	r3, #10029	; 0x272d
 8104044:	ebb3 2f22 	cmp.w	r3, r2, asr #8
 8104048:	f2c0 822f 	blt.w	81044aa <StarLPTask+0x6e2>
				lcd_gps();		// display the GPS on the LCD page 0
 810404c:	4a84      	ldr	r2, [pc, #528]	; (8104260 <StarLPTask+0x498>)
		if ((tenmstimer + 27) % 1000 == 0) {		// every 10 seconds
 810404e:	f106 031b 	add.w	r3, r6, #27
				lcd_gps();		// display the GPS on the LCD page 0
 8104052:	fb02 f303 	mul.w	r3, r2, r3
		if ((tenmstimer + 27) % 1000 == 0) {		// every 10 seconds
 8104056:	4a83      	ldr	r2, [pc, #524]	; (8104264 <StarLPTask+0x49c>)
 8104058:	ebb2 0ff3 	cmp.w	r2, r3, ror #3
 810405c:	d31a      	bcc.n	8104094 <StarLPTask+0x2cc>
			if (agc) {
 810405e:	4b82      	ldr	r3, [pc, #520]	; (8104268 <StarLPTask+0x4a0>)
 8104060:	881b      	ldrh	r3, [r3, #0]
 8104062:	2b00      	cmp	r3, #0
 8104064:	f000 821b 	beq.w	810449e <StarLPTask+0x6d6>
				trigsin10sec = trigs - prevtrigs;
 8104068:	4c80      	ldr	r4, [pc, #512]	; (810426c <StarLPTask+0x4a4>)
				if (trigthresh < 6)		// only bump up gain if trig threshold above pretrigger is still low
 810406a:	4d81      	ldr	r5, [pc, #516]	; (8104270 <StarLPTask+0x4a8>)
				trigsin10sec = trigs - prevtrigs;
 810406c:	f8db 2000 	ldr.w	r2, [fp]
 8104070:	6823      	ldr	r3, [r4, #0]
				if (trigthresh < 6)		// only bump up gain if trig threshold above pretrigger is still low
 8104072:	8829      	ldrh	r1, [r5, #0]
				trigsin10sec = trigs - prevtrigs;
 8104074:	f8df 8260 	ldr.w	r8, [pc, #608]	; 81042d8 <StarLPTask+0x510>
 8104078:	1ad3      	subs	r3, r2, r3
				if (trigthresh < 6)		// only bump up gain if trig threshold above pretrigger is still low
 810407a:	2905      	cmp	r1, #5
				trigsin10sec = trigs - prevtrigs;
 810407c:	f8c8 3000 	str.w	r3, [r8]
				if (trigthresh < 6)		// only bump up gain if trig threshold above pretrigger is still low
 8104080:	d802      	bhi.n	8104088 <StarLPTask+0x2c0>
					if (trigsin10sec < MINTRIGS10S)
 8104082:	2b01      	cmp	r3, #1
 8104084:	f240 826e 	bls.w	8104564 <StarLPTask+0x79c>
				if (trigsin10sec > MAXTRIGS10S)
 8104088:	2b0a      	cmp	r3, #10
 810408a:	f200 8242 	bhi.w	8104512 <StarLPTask+0x74a>
			gainchanged = 0;
 810408e:	2300      	movs	r3, #0
				prevtrigs = trigs;
 8104090:	6022      	str	r2, [r4, #0]
			gainchanged = 0;
 8104092:	9306      	str	r3, [sp, #24]
		if ((tenmstimer + 44) > 3000) {		// reset timer after 30 seconds
 8104094:	f640 338c 	movw	r3, #2956	; 0xb8c
 8104098:	429e      	cmp	r6, r3
 810409a:	d94d      	bls.n	8104138 <StarLPTask+0x370>
			if (gpsgood == 0) {	// gps is not talking to us
 810409c:	4b75      	ldr	r3, [pc, #468]	; (8104274 <StarLPTask+0x4ac>)
 810409e:	681b      	ldr	r3, [r3, #0]
 81040a0:	2b00      	cmp	r3, #0
 81040a2:	f040 81fe 	bne.w	81044a2 <StarLPTask+0x6da>
				printf("GPS serial comms problem?\n");
 81040a6:	4874      	ldr	r0, [pc, #464]	; (8104278 <StarLPTask+0x4b0>)
 81040a8:	f022 f9e0 	bl	812646c <puts>
				if (gpsbadcount++ > 9) {
 81040ac:	4973      	ldr	r1, [pc, #460]	; (810427c <StarLPTask+0x4b4>)
 81040ae:	680b      	ldr	r3, [r1, #0]
 81040b0:	1c5a      	adds	r2, r3, #1
 81040b2:	2b09      	cmp	r3, #9
 81040b4:	600a      	str	r2, [r1, #0]
 81040b6:	f300 825f 	bgt.w	8104578 <StarLPTask+0x7b0>
			if (psensor == MPL115A2) {
 81040ba:	4b71      	ldr	r3, [pc, #452]	; (8104280 <StarLPTask+0x4b8>)
			gpsgood = 0;			// reset the good flag
 81040bc:	2200      	movs	r2, #0
 81040be:	496d      	ldr	r1, [pc, #436]	; (8104274 <StarLPTask+0x4ac>)
			if (psensor == MPL115A2) {
 81040c0:	681b      	ldr	r3, [r3, #0]
			gpsgood = 0;			// reset the good flag
 81040c2:	600a      	str	r2, [r1, #0]
			if (psensor == MPL115A2) {
 81040c4:	2b01      	cmp	r3, #1
 81040c6:	f000 8218 	beq.w	81044fa <StarLPTask+0x732>
			} else if (psensor == MPL3115A2) {
 81040ca:	2b02      	cmp	r3, #2
 81040cc:	f000 8237 	beq.w	810453e <StarLPTask+0x776>
			printf("ID:%lu/(%d) %d:%d:%d:%d ", statuspkt.uid, BUILDNO, myip & 0xFF, (myip & 0xFF00) >> 8,
 81040d0:	4b6c      	ldr	r3, [pc, #432]	; (8104284 <StarLPTask+0x4bc>)
			tenmstimer = 0;
 81040d2:	2600      	movs	r6, #0
			printf("ID:%lu/(%d) %d:%d:%d:%d ", statuspkt.uid, BUILDNO, myip & 0xFF, (myip & 0xFF00) >> 8,
 81040d4:	f8b9 105c 	ldrh.w	r1, [r9, #92]	; 0x5c
 81040d8:	681b      	ldr	r3, [r3, #0]
 81040da:	b289      	uxth	r1, r1
 81040dc:	486a      	ldr	r0, [pc, #424]	; (8104288 <StarLPTask+0x4c0>)
 81040de:	0e1a      	lsrs	r2, r3, #24
 81040e0:	9202      	str	r2, [sp, #8]
 81040e2:	f3c3 4207 	ubfx	r2, r3, #16, #8
 81040e6:	9201      	str	r2, [sp, #4]
 81040e8:	f3c3 2207 	ubfx	r2, r3, #8, #8
 81040ec:	b2db      	uxtb	r3, r3
 81040ee:	9200      	str	r2, [sp, #0]
 81040f0:	f242 722f 	movw	r2, #10031	; 0x272f
 81040f4:	f022 f91e 	bl	8126334 <iprintf>
			printf("triggers:%04d, gain:0x%02x, noise:%03d, thresh:%02d, press:%03d.%03d, temp:%02d.%03d, time:%s\n",
 81040f8:	4b64      	ldr	r3, [pc, #400]	; (810428c <StarLPTask+0x4c4>)
 81040fa:	4a65      	ldr	r2, [pc, #404]	; (8104290 <StarLPTask+0x4c8>)
 81040fc:	681b      	ldr	r3, [r3, #0]
 81040fe:	f8db 1000 	ldr.w	r1, [fp]
 8104102:	fba2 2303 	umull	r2, r3, r2, r3
 8104106:	4863      	ldr	r0, [pc, #396]	; (8104294 <StarLPTask+0x4cc>)
 8104108:	099b      	lsrs	r3, r3, #6
 810410a:	9304      	str	r3, [sp, #16]
 810410c:	4b62      	ldr	r3, [pc, #392]	; (8104298 <StarLPTask+0x4d0>)
 810410e:	681b      	ldr	r3, [r3, #0]
 8104110:	089b      	lsrs	r3, r3, #2
 8104112:	9302      	str	r3, [sp, #8]
 8104114:	4b61      	ldr	r3, [pc, #388]	; (810429c <StarLPTask+0x4d4>)
 8104116:	681b      	ldr	r3, [r3, #0]
 8104118:	9303      	str	r3, [sp, #12]
 810411a:	4b61      	ldr	r3, [pc, #388]	; (81042a0 <StarLPTask+0x4d8>)
 810411c:	681b      	ldr	r3, [r3, #0]
 810411e:	9301      	str	r3, [sp, #4]
 8104120:	4b53      	ldr	r3, [pc, #332]	; (8104270 <StarLPTask+0x4a8>)
 8104122:	881b      	ldrh	r3, [r3, #0]
 8104124:	9300      	str	r3, [sp, #0]
 8104126:	4b5f      	ldr	r3, [pc, #380]	; (81042a4 <StarLPTask+0x4dc>)
 8104128:	f9b3 2000 	ldrsh.w	r2, [r3]
 810412c:	4b5e      	ldr	r3, [pc, #376]	; (81042a8 <StarLPTask+0x4e0>)
 810412e:	9305      	str	r3, [sp, #20]
 8104130:	4b5e      	ldr	r3, [pc, #376]	; (81042ac <StarLPTask+0x4e4>)
 8104132:	681b      	ldr	r3, [r3, #0]
 8104134:	f022 f8fe 	bl	8126334 <iprintf>
		if (((onesectimer + 21) % 180 == 0) && (last3min != onesectimer)) {
 8104138:	f10a 0315 	add.w	r3, sl, #21
 810413c:	4a5c      	ldr	r2, [pc, #368]	; (81042b0 <StarLPTask+0x4e8>)
 810413e:	b29b      	uxth	r3, r3
 8104140:	fb02 f303 	mul.w	r3, r2, r3
 8104144:	4a5b      	ldr	r2, [pc, #364]	; (81042b4 <StarLPTask+0x4ec>)
 8104146:	ebb2 0fb3 	cmp.w	r2, r3, ror #2
 810414a:	d30b      	bcc.n	8104164 <StarLPTask+0x39c>
 810414c:	9b07      	ldr	r3, [sp, #28]
 810414e:	459a      	cmp	sl, r3
 8104150:	d008      	beq.n	8104164 <StarLPTask+0x39c>
			if (boosttrys > 0)	// timer for boost gain oscillating
 8104152:	4a59      	ldr	r2, [pc, #356]	; (81042b8 <StarLPTask+0x4f0>)
 8104154:	8813      	ldrh	r3, [r2, #0]
 8104156:	b10b      	cbz	r3, 810415c <StarLPTask+0x394>
				boosttrys--;
 8104158:	3b01      	subs	r3, #1
 810415a:	8013      	strh	r3, [r2, #0]
			lcd_pressplot();	// add a point to the pressure plot
 810415c:	f7fe fe92 	bl	8102e84 <lcd_pressplot>
 8104160:	f8cd a01c 	str.w	sl, [sp, #28]
		if (onesectimer > 900) {			// 15 mins
 8104164:	f240 3385 	movw	r3, #901	; 0x385
 8104168:	459a      	cmp	sl, r3
 810416a:	f47f ae8e 	bne.w	8103e8a <StarLPTask+0xc2>
			onesectimer = 0;
 810416e:	f04f 0a00 	mov.w	sl, #0
			requestapisn();			//update s/n and udp target (reboot on fail)
 8104172:	f004 ff75 	bl	8109060 <requestapisn>
 8104176:	e688      	b.n	8103e8a <StarLPTask+0xc2>
					printf("OFF\n");
 8104178:	4850      	ldr	r0, [pc, #320]	; (81042bc <StarLPTask+0x4f4>)
 810417a:	f022 f977 	bl	812646c <puts>
			if ((isdigit(inch)) && (agc == 0)) {
 810417e:	f89d 0023 	ldrb.w	r0, [sp, #35]	; 0x23
 8104182:	e6ab      	b.n	8103edc <StarLPTask+0x114>
			HAL_GPIO_WritePin(GPIOD, LED_D5_Pin, GPIO_PIN_RESET);	// Splat D5 led off
 8104184:	2200      	movs	r2, #0
 8104186:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 810418a:	482c      	ldr	r0, [pc, #176]	; (810423c <StarLPTask+0x474>)
 810418c:	f008 fd50 	bl	810cc30 <HAL_GPIO_WritePin>
		if (trigs != statuspkt.trigcount) {		// another tigger(s) has occured
 8104190:	f8d9 207c 	ldr.w	r2, [r9, #124]	; 0x7c
 8104194:	f8db 3000 	ldr.w	r3, [fp]
 8104198:	429a      	cmp	r2, r3
 810419a:	f43f af0f 	beq.w	8103fbc <StarLPTask+0x1f4>
			if (soundenabled) {
 810419e:	4b48      	ldr	r3, [pc, #288]	; (81042c0 <StarLPTask+0x4f8>)
			trigs = statuspkt.trigcount;
 81041a0:	f8d9 207c 	ldr.w	r2, [r9, #124]	; 0x7c
			if (soundenabled) {
 81041a4:	881b      	ldrh	r3, [r3, #0]
			trigs = statuspkt.trigcount;
 81041a6:	f8cb 2000 	str.w	r2, [fp]
			if (soundenabled) {
 81041aa:	2b00      	cmp	r3, #0
 81041ac:	f040 8180 	bne.w	81044b0 <StarLPTask+0x6e8>
 81041b0:	4d44      	ldr	r5, [pc, #272]	; (81042c4 <StarLPTask+0x4fc>)
				printf("sem wait 1a\n");
 81041b2:	f8df 8128 	ldr.w	r8, [pc, #296]	; 81042dc <StarLPTask+0x514>
 81041b6:	e002      	b.n	81041be <StarLPTask+0x3f6>
 81041b8:	4640      	mov	r0, r8
 81041ba:	f022 f957 	bl	812646c <puts>
			while (!(xSemaphoreTake(ssicontentHandle, (TickType_t ) 1) == pdTRUE)) {// take the ssi generation semaphore (portMAX_DELAY == infinite)
 81041be:	2101      	movs	r1, #1
 81041c0:	6828      	ldr	r0, [r5, #0]
 81041c2:	f012 fedf 	bl	8116f84 <xQueueSemaphoreTake>
 81041c6:	2801      	cmp	r0, #1
 81041c8:	d1f6      	bne.n	81041b8 <StarLPTask+0x3f0>
			strcpy(str, ctime(&epochtime));		// ctime
 81041ca:	f10d 0824 	add.w	r8, sp, #36	; 0x24
 81041ce:	483e      	ldr	r0, [pc, #248]	; (81042c8 <StarLPTask+0x500>)
 81041d0:	f020 fe90 	bl	8124ef4 <ctime>
 81041d4:	4601      	mov	r1, r0
 81041d6:	4640      	mov	r0, r8
 81041d8:	f022 fb27 	bl	812682a <stpcpy>
			i = 0;
 81041dc:	2300      	movs	r3, #0
			while (i < strlen(str)) {
 81041de:	eba0 0008 	sub.w	r0, r0, r8
 81041e2:	493a      	ldr	r1, [pc, #232]	; (81042cc <StarLPTask+0x504>)
 81041e4:	e008      	b.n	81041f8 <StarLPTask+0x430>
				if ((str[i] != '\n') && (str[i] != '\r'))
 81041e6:	f818 2003 	ldrb.w	r2, [r8, r3]
 81041ea:	2a0a      	cmp	r2, #10
 81041ec:	d003      	beq.n	81041f6 <StarLPTask+0x42e>
 81041ee:	2a0d      	cmp	r2, #13
 81041f0:	d001      	beq.n	81041f6 <StarLPTask+0x42e>
					trigtimestr[n++] = str[i];
 81041f2:	550a      	strb	r2, [r1, r4]
 81041f4:	3401      	adds	r4, #1
				i++;
 81041f6:	3301      	adds	r3, #1
			while (i < strlen(str)) {
 81041f8:	4283      	cmp	r3, r0
 81041fa:	d3f4      	bcc.n	81041e6 <StarLPTask+0x41e>
			trigtimestr[n] = '\0';
 81041fc:	2300      	movs	r3, #0
			if (xSemaphoreGive(ssicontentHandle) != pdTRUE) {		// give the ssi generation semaphore
 81041fe:	6828      	ldr	r0, [r5, #0]
			trigtimestr[n] = '\0';
 8104200:	550b      	strb	r3, [r1, r4]
			if (xSemaphoreGive(ssicontentHandle) != pdTRUE) {		// give the ssi generation semaphore
 8104202:	461a      	mov	r2, r3
 8104204:	4619      	mov	r1, r3
 8104206:	f012 fc23 	bl	8116a50 <xQueueGenericSend>
 810420a:	2801      	cmp	r0, #1
 810420c:	f43f aed6 	beq.w	8103fbc <StarLPTask+0x1f4>
				printf("semaphore 1a release failed\n");
 8104210:	482f      	ldr	r0, [pc, #188]	; (81042d0 <StarLPTask+0x508>)
 8104212:	f022 f92b 	bl	812646c <puts>
 8104216:	e6d1      	b.n	8103fbc <StarLPTask+0x1f4>
			if (ledsenabled)
 8104218:	4b06      	ldr	r3, [pc, #24]	; (8104234 <StarLPTask+0x46c>)
				HAL_GPIO_TogglePin(GPIOD, LED_D2_Pin);
 810421a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 810421e:	4807      	ldr	r0, [pc, #28]	; (810423c <StarLPTask+0x474>)
			if (ledsenabled)
 8104220:	881a      	ldrh	r2, [r3, #0]
 8104222:	2a00      	cmp	r2, #0
 8104224:	f000 814e 	beq.w	81044c4 <StarLPTask+0x6fc>
				HAL_GPIO_TogglePin(GPIOD, LED_D2_Pin);
 8104228:	f008 fd1c 	bl	810cc64 <HAL_GPIO_TogglePin>
 810422c:	4d25      	ldr	r5, [pc, #148]	; (81042c4 <StarLPTask+0x4fc>)
				printf("sem wait 1b\n");
 810422e:	4c29      	ldr	r4, [pc, #164]	; (81042d4 <StarLPTask+0x50c>)
 8104230:	e059      	b.n	81042e6 <StarLPTask+0x51e>
 8104232:	bf00      	nop
 8104234:	2000028c 	.word	0x2000028c
 8104238:	2000075c 	.word	0x2000075c
 810423c:	40020c00 	.word	0x40020c00
 8104240:	cccccccd 	.word	0xcccccccd
 8104244:	19999999 	.word	0x19999999
 8104248:	20002da8 	.word	0x20002da8
 810424c:	20000714 	.word	0x20000714
 8104250:	20001a68 	.word	0x20001a68
 8104254:	20001a64 	.word	0x20001a64
 8104258:	c28f5c29 	.word	0xc28f5c29
 810425c:	20000014 	.word	0x20000014
 8104260:	26e978d5 	.word	0x26e978d5
 8104264:	00418937 	.word	0x00418937
 8104268:	2000002e 	.word	0x2000002e
 810426c:	20002dd8 	.word	0x20002dd8
 8104270:	20000002 	.word	0x20000002
 8104274:	20002ecc 	.word	0x20002ecc
 8104278:	0812c274 	.word	0x0812c274
 810427c:	20002168 	.word	0x20002168
 8104280:	200033f4 	.word	0x200033f4
 8104284:	20002dcc 	.word	0x20002dcc
 8104288:	0812c2d0 	.word	0x0812c2d0
 810428c:	200033fc 	.word	0x200033fc
 8104290:	10624dd3 	.word	0x10624dd3
 8104294:	0812c2ec 	.word	0x0812c2ec
 8104298:	200033ec 	.word	0x200033ec
 810429c:	200033f8 	.word	0x200033f8
 81042a0:	200033f0 	.word	0x200033f0
 81042a4:	200033e8 	.word	0x200033e8
 81042a8:	20000070 	.word	0x20000070
 81042ac:	20000710 	.word	0x20000710
 81042b0:	a4fa4fa5 	.word	0xa4fa4fa5
 81042b4:	016c16c1 	.word	0x016c16c1
 81042b8:	20003368 	.word	0x20003368
 81042bc:	0812c0bc 	.word	0x0812c0bc
 81042c0:	20000292 	.word	0x20000292
 81042c4:	20002de0 	.word	0x20002de0
 81042c8:	20002ec0 	.word	0x20002ec0
 81042cc:	20000258 	.word	0x20000258
 81042d0:	0812c0f0 	.word	0x0812c0f0
 81042d4:	0812c11c 	.word	0x0812c11c
 81042d8:	20002dec 	.word	0x20002dec
 81042dc:	0812c0e4 	.word	0x0812c0e4
 81042e0:	4620      	mov	r0, r4
 81042e2:	f022 f8c3 	bl	812646c <puts>
			while (!(xSemaphoreTake(
 81042e6:	2101      	movs	r1, #1
 81042e8:	6828      	ldr	r0, [r5, #0]
 81042ea:	f012 fe4b 	bl	8116f84 <xQueueSemaphoreTake>
 81042ee:	2801      	cmp	r0, #1
 81042f0:	d1f6      	bne.n	81042e0 <StarLPTask+0x518>
			strcpy(str, ctime(&epochtime));
 81042f2:	48b0      	ldr	r0, [pc, #704]	; (81045b4 <StarLPTask+0x7ec>)
 81042f4:	f020 fdfe 	bl	8124ef4 <ctime>
 81042f8:	aa09      	add	r2, sp, #36	; 0x24
 81042fa:	4601      	mov	r1, r0
 81042fc:	4610      	mov	r0, r2
 81042fe:	f022 fa94 	bl	812682a <stpcpy>
			str[strlen(str) - 1] = '\0';	// replace newline with terminator
 8104302:	aa09      	add	r2, sp, #36	; 0x24
			sprintf(nowtimestr, "\"%s\"", str);
 8104304:	49ac      	ldr	r1, [pc, #688]	; (81045b8 <StarLPTask+0x7f0>)
			str[strlen(str) - 1] = '\0';	// replace newline with terminator
 8104306:	1a80      	subs	r0, r0, r2
 8104308:	f100 0378 	add.w	r3, r0, #120	; 0x78
 810430c:	eb0d 0003 	add.w	r0, sp, r3
 8104310:	2300      	movs	r3, #0
 8104312:	f800 3c55 	strb.w	r3, [r0, #-85]
			sprintf(nowtimestr, "\"%s\"", str);
 8104316:	48a9      	ldr	r0, [pc, #676]	; (81045bc <StarLPTask+0x7f4>)
 8104318:	f022 f9f6 	bl	8126708 <siprintf>
			sprintf(tempstr, "%d.%d", temperature, tempfrac);
 810431c:	4ba8      	ldr	r3, [pc, #672]	; (81045c0 <StarLPTask+0x7f8>)
 810431e:	4aa9      	ldr	r2, [pc, #676]	; (81045c4 <StarLPTask+0x7fc>)
 8104320:	681b      	ldr	r3, [r3, #0]
 8104322:	6812      	ldr	r2, [r2, #0]
 8104324:	49a8      	ldr	r1, [pc, #672]	; (81045c8 <StarLPTask+0x800>)
 8104326:	48a9      	ldr	r0, [pc, #676]	; (81045cc <StarLPTask+0x804>)
 8104328:	f022 f9ee 	bl	8126708 <siprintf>
			sprintf(pressstr, "%d.%d", pressure, pressfrac);
 810432c:	4ba8      	ldr	r3, [pc, #672]	; (81045d0 <StarLPTask+0x808>)
 810432e:	4aa9      	ldr	r2, [pc, #676]	; (81045d4 <StarLPTask+0x80c>)
 8104330:	681b      	ldr	r3, [r3, #0]
 8104332:	6812      	ldr	r2, [r2, #0]
 8104334:	49a4      	ldr	r1, [pc, #656]	; (81045c8 <StarLPTask+0x800>)
 8104336:	48a8      	ldr	r0, [pc, #672]	; (81045d8 <StarLPTask+0x810>)
 8104338:	f022 f9e6 	bl	8126708 <siprintf>
					statuspkt.sysuptime, trigtimestr, statuspkt.trigcount, abs(meanwindiff) & 0xfff,
 810433c:	4ba7      	ldr	r3, [pc, #668]	; (81045dc <StarLPTask+0x814>)
			sprintf(statstr,
 810433e:	f8d9 2064 	ldr.w	r2, [r9, #100]	; 0x64
					statuspkt.sysuptime, trigtimestr, statuspkt.trigcount, abs(meanwindiff) & 0xfff,
 8104342:	f9b3 3000 	ldrsh.w	r3, [r3]
			sprintf(statstr,
 8104346:	49a6      	ldr	r1, [pc, #664]	; (81045e0 <StarLPTask+0x818>)
					statuspkt.sysuptime, trigtimestr, statuspkt.trigcount, abs(meanwindiff) & 0xfff,
 8104348:	2b00      	cmp	r3, #0
			sprintf(statstr,
 810434a:	48a6      	ldr	r0, [pc, #664]	; (81045e4 <StarLPTask+0x81c>)
					statuspkt.sysuptime, trigtimestr, statuspkt.trigcount, abs(meanwindiff) & 0xfff,
 810434c:	bfb8      	it	lt
 810434e:	425b      	neglt	r3, r3
			sprintf(statstr,
 8104350:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8104354:	9301      	str	r3, [sp, #4]
 8104356:	4ba4      	ldr	r3, [pc, #656]	; (81045e8 <StarLPTask+0x820>)
 8104358:	681b      	ldr	r3, [r3, #0]
 810435a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 810435e:	9302      	str	r3, [sp, #8]
 8104360:	4ba2      	ldr	r3, [pc, #648]	; (81045ec <StarLPTask+0x824>)
 8104362:	881b      	ldrh	r3, [r3, #0]
 8104364:	9303      	str	r3, [sp, #12]
 8104366:	f8d9 307c 	ldr.w	r3, [r9, #124]	; 0x7c
 810436a:	9300      	str	r3, [sp, #0]
 810436c:	4ba0      	ldr	r3, [pc, #640]	; (81045f0 <StarLPTask+0x828>)
 810436e:	f022 f9cb 	bl	8126708 <siprintf>
			if (gpslocked) {
 8104372:	4ba0      	ldr	r3, [pc, #640]	; (81045f4 <StarLPTask+0x82c>)
 8104374:	781b      	ldrb	r3, [r3, #0]
 8104376:	2b00      	cmp	r3, #0
 8104378:	f000 80a7 	beq.w	81044ca <StarLPTask+0x702>
				sprintf(gpsstr, "\"Locked: %d Sats<br>Lon: %d<br>Lat: %d\"", statuspkt.NavPvt.numSV,
 810437c:	f899 201b 	ldrb.w	r2, [r9, #27]
 8104380:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8104384:	f8d9 1020 	ldr.w	r1, [r9, #32]
 8104388:	489b      	ldr	r0, [pc, #620]	; (81045f8 <StarLPTask+0x830>)
 810438a:	9100      	str	r1, [sp, #0]
 810438c:	499b      	ldr	r1, [pc, #620]	; (81045fc <StarLPTask+0x834>)
 810438e:	f022 f9bb 	bl	8126708 <siprintf>
			if (xSemaphoreGive(ssicontentHandle) != pdTRUE) {		// give the ssi generation semaphore
 8104392:	2300      	movs	r3, #0
 8104394:	6828      	ldr	r0, [r5, #0]
 8104396:	461a      	mov	r2, r3
 8104398:	4619      	mov	r1, r3
 810439a:	f012 fb59 	bl	8116a50 <xQueueGenericSend>
 810439e:	2801      	cmp	r0, #1
 81043a0:	d002      	beq.n	81043a8 <StarLPTask+0x5e0>
				printf("semaphore 1b release failed\n");
 81043a2:	4897      	ldr	r0, [pc, #604]	; (8104600 <StarLPTask+0x838>)
 81043a4:	f022 f862 	bl	812646c <puts>
			onesectimer++;
 81043a8:	f10a 0301 	add.w	r3, sl, #1
				printf("sem wait 1c\n");
 81043ac:	4c95      	ldr	r4, [pc, #596]	; (8104604 <StarLPTask+0x83c>)
			onesectimer++;
 81043ae:	fa1f fa83 	uxth.w	sl, r3
			while (!(xSemaphoreTake(ssicontentHandle,
 81043b2:	e002      	b.n	81043ba <StarLPTask+0x5f2>
				printf("sem wait 1c\n");
 81043b4:	4620      	mov	r0, r4
 81043b6:	f022 f859 	bl	812646c <puts>
			while (!(xSemaphoreTake(ssicontentHandle,
 81043ba:	2119      	movs	r1, #25
 81043bc:	6828      	ldr	r0, [r5, #0]
 81043be:	f012 fde1 	bl	8116f84 <xQueueSemaphoreTake>
 81043c2:	2801      	cmp	r0, #1
 81043c4:	d1f6      	bne.n	81043b4 <StarLPTask+0x5ec>
			if (xSemaphoreGive(ssicontentHandle) != pdTRUE) {	// give the ssi generation semaphore
 81043c6:	2300      	movs	r3, #0
 81043c8:	6828      	ldr	r0, [r5, #0]
 81043ca:	461a      	mov	r2, r3
 81043cc:	4619      	mov	r1, r3
 81043ce:	f012 fb3f 	bl	8116a50 <xQueueGenericSend>
 81043d2:	2801      	cmp	r0, #1
 81043d4:	d002      	beq.n	81043dc <StarLPTask+0x614>
				printf("semaphore 1c release failed\n");
 81043d6:	488c      	ldr	r0, [pc, #560]	; (8104608 <StarLPTask+0x840>)
 81043d8:	f022 f848 	bl	812646c <puts>
			lcd_trigplot();		// update lcd trigger and noise plots
 81043dc:	f7fe fbfe 	bl	8102bdc <lcd_trigplot>
 81043e0:	e621      	b.n	8104026 <StarLPTask+0x25e>
			if ((!(lcd_initflag)) && (lastsec != onesectimer) && (lcd_currentpage == 0)) {
 81043e2:	4c8a      	ldr	r4, [pc, #552]	; (810460c <StarLPTask+0x844>)
 81043e4:	8823      	ldrh	r3, [r4, #0]
 81043e6:	4553      	cmp	r3, sl
 81043e8:	4b89      	ldr	r3, [pc, #548]	; (8104610 <StarLPTask+0x848>)
 81043ea:	f43f ae0c 	beq.w	8104006 <StarLPTask+0x23e>
 81043ee:	781a      	ldrb	r2, [r3, #0]
 81043f0:	2a00      	cmp	r2, #0
 81043f2:	f47f ae08 	bne.w	8104006 <StarLPTask+0x23e>
				timeinfo = *localtime(&localepochtime);
 81043f6:	4887      	ldr	r0, [pc, #540]	; (8104614 <StarLPTask+0x84c>)
 81043f8:	f020 fe9e 	bl	8125138 <localtime>
 81043fc:	4d86      	ldr	r5, [pc, #536]	; (8104618 <StarLPTask+0x850>)
 81043fe:	4684      	mov	ip, r0
 8104400:	46ae      	mov	lr, r5
 8104402:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8104406:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 810440a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 810440e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8104412:	f8dc 3000 	ldr.w	r3, [ip]
				lastsec = onesectimer;
 8104416:	f8a4 a000 	strh.w	sl, [r4]
				timeinfo = *localtime(&localepochtime);
 810441a:	f8ce 3000 	str.w	r3, [lr]
				lcd_time();		// display the clock on the LCD page 0
 810441e:	f7fe f91f 	bl	8102660 <lcd_time>
				if (timeinfo.tm_yday != lastday) {
 8104422:	4b7e      	ldr	r3, [pc, #504]	; (810461c <StarLPTask+0x854>)
 8104424:	69ea      	ldr	r2, [r5, #28]
 8104426:	681b      	ldr	r3, [r3, #0]
 8104428:	429a      	cmp	r2, r3
 810442a:	f43f adf0 	beq.w	810400e <StarLPTask+0x246>
					lcd_date();
 810442e:	f7fe f981 	bl	8102734 <lcd_date>
 8104432:	e5ec      	b.n	810400e <StarLPTask+0x246>
				statuspkt.jabcnt++;
 8104434:	f8b9 2086 	ldrh.w	r2, [r9, #134]	; 0x86
				printf("Jabbering: %d\n", statuspkt.trigcount - jabtrigcnt);
 8104438:	4879      	ldr	r0, [pc, #484]	; (8104620 <StarLPTask+0x858>)
				statuspkt.jabcnt++;
 810443a:	3201      	adds	r2, #1
 810443c:	b292      	uxth	r2, r2
 810443e:	f8a9 2086 	strh.w	r2, [r9, #134]	; 0x86
				jabbertimeout = 1;		// 100mS seconds pause
 8104442:	2201      	movs	r2, #1
				printf("Jabbering: %d\n", statuspkt.trigcount - jabtrigcnt);
 8104444:	f8d9 107c 	ldr.w	r1, [r9, #124]	; 0x7c
 8104448:	1ac9      	subs	r1, r1, r3
				jabbertimeout = 1;		// 100mS seconds pause
 810444a:	4b76      	ldr	r3, [pc, #472]	; (8104624 <StarLPTask+0x85c>)
 810444c:	601a      	str	r2, [r3, #0]
				printf("Jabbering: %d\n", statuspkt.trigcount - jabtrigcnt);
 810444e:	f021 ff71 	bl	8126334 <iprintf>
				if (pgagain == 0) {		// gain is at zero (gain 1)
 8104452:	4b75      	ldr	r3, [pc, #468]	; (8104628 <StarLPTask+0x860>)
 8104454:	f9b3 3000 	ldrsh.w	r3, [r3]
 8104458:	b93b      	cbnz	r3, 810446a <StarLPTask+0x6a2>
					if (trigthresh < 4095)
 810445a:	4a64      	ldr	r2, [pc, #400]	; (81045ec <StarLPTask+0x824>)
 810445c:	f640 71fe 	movw	r1, #4094	; 0xffe
 8104460:	8813      	ldrh	r3, [r2, #0]
 8104462:	428b      	cmp	r3, r1
 8104464:	d801      	bhi.n	810446a <StarLPTask+0x6a2>
						trigthresh++;
 8104466:	3301      	adds	r3, #1
 8104468:	8013      	strh	r3, [r2, #0]
				if (agc) {
 810446a:	4b70      	ldr	r3, [pc, #448]	; (810462c <StarLPTask+0x864>)
 810446c:	881b      	ldrh	r3, [r3, #0]
 810446e:	2b00      	cmp	r3, #0
 8104470:	d16e      	bne.n	8104550 <StarLPTask+0x788>
				jabtrigcnt = statuspkt.trigcount;
 8104472:	f8d9 307c 	ldr.w	r3, [r9, #124]	; 0x7c
 8104476:	6023      	str	r3, [r4, #0]
				n = pretrigcnt - lastpretrigcnt;		// count pretriggers
 8104478:	4b6d      	ldr	r3, [pc, #436]	; (8104630 <StarLPTask+0x868>)
 810447a:	4a6e      	ldr	r2, [pc, #440]	; (8104634 <StarLPTask+0x86c>)
 810447c:	6819      	ldr	r1, [r3, #0]
 810447e:	6813      	ldr	r3, [r2, #0]
 8104480:	1acb      	subs	r3, r1, r3
				if (n > 5) {				// too many triggers in 100mS
 8104482:	2b05      	cmp	r3, #5
 8104484:	dd30      	ble.n	81044e8 <StarLPTask+0x720>
					if (trigthresh < 4095)
 8104486:	4859      	ldr	r0, [pc, #356]	; (81045ec <StarLPTask+0x824>)
 8104488:	f640 74fe 	movw	r4, #4094	; 0xffe
 810448c:	8803      	ldrh	r3, [r0, #0]
 810448e:	42a3      	cmp	r3, r4
 8104490:	d801      	bhi.n	8104496 <StarLPTask+0x6ce>
						trigthresh++;
 8104492:	3301      	adds	r3, #1
 8104494:	8003      	strh	r3, [r0, #0]
				lastpretrigcnt = pretrigcnt;	// (dont worry about 2^32 wrap)
 8104496:	2300      	movs	r3, #0
 8104498:	6011      	str	r1, [r2, #0]
 810449a:	9306      	str	r3, [sp, #24]
 810449c:	e5ad      	b.n	8103ffa <StarLPTask+0x232>
			gainchanged = 0;
 810449e:	9306      	str	r3, [sp, #24]
 81044a0:	e5f8      	b.n	8104094 <StarLPTask+0x2cc>
				gpsbadcount = 0;
 81044a2:	2300      	movs	r3, #0
 81044a4:	4a64      	ldr	r2, [pc, #400]	; (8104638 <StarLPTask+0x870>)
 81044a6:	6013      	str	r3, [r2, #0]
 81044a8:	e607      	b.n	81040ba <StarLPTask+0x2f2>
				lcd_gps();		// display the GPS on the LCD page 0
 81044aa:	f7fe f81d 	bl	81024e8 <lcd_gps>
 81044ae:	e5cd      	b.n	810404c <StarLPTask+0x284>
				HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_1, phaser_wav, sizeof(phaser_wav),
 81044b0:	2308      	movs	r3, #8
 81044b2:	4a62      	ldr	r2, [pc, #392]	; (810463c <StarLPTask+0x874>)
 81044b4:	2100      	movs	r1, #0
 81044b6:	4862      	ldr	r0, [pc, #392]	; (8104640 <StarLPTask+0x878>)
 81044b8:	9300      	str	r3, [sp, #0]
 81044ba:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 81044be:	f005 fbe5 	bl	8109c8c <HAL_DAC_Start_DMA>
 81044c2:	e675      	b.n	81041b0 <StarLPTask+0x3e8>
				HAL_GPIO_WritePin(GPIOD, LED_D2_Pin, GPIO_PIN_RESET);
 81044c4:	f008 fbb4 	bl	810cc30 <HAL_GPIO_WritePin>
 81044c8:	e6b0      	b.n	810422c <StarLPTask+0x464>
				strcpy(gpsstr, "\"<font color=red>**Lost GPS**<\/font>\"");  // for http
 81044ca:	f8df c18c 	ldr.w	ip, [pc, #396]	; 8104658 <StarLPTask+0x890>
 81044ce:	4c4a      	ldr	r4, [pc, #296]	; (81045f8 <StarLPTask+0x830>)
 81044d0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 81044d4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 81044d6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 81044da:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 81044dc:	e89c 0003 	ldmia.w	ip, {r0, r1}
 81044e0:	f844 0b04 	str.w	r0, [r4], #4
 81044e4:	8021      	strh	r1, [r4, #0]
 81044e6:	e754      	b.n	8104392 <StarLPTask+0x5ca>
				if (n == 0) {		// no triggers in last 100mS
 81044e8:	2b00      	cmp	r3, #0
 81044ea:	d1d4      	bne.n	8104496 <StarLPTask+0x6ce>
					if (trigthresh > MINTRIGTHRES)	// dont permit trigthresh < minimum
 81044ec:	483f      	ldr	r0, [pc, #252]	; (81045ec <StarLPTask+0x824>)
 81044ee:	8803      	ldrh	r3, [r0, #0]
 81044f0:	2b03      	cmp	r3, #3
 81044f2:	d9d0      	bls.n	8104496 <StarLPTask+0x6ce>
						trigthresh--;
 81044f4:	3b01      	subs	r3, #1
 81044f6:	8003      	strh	r3, [r0, #0]
 81044f8:	e7cd      	b.n	8104496 <StarLPTask+0x6ce>
				if (getpressure115() != HAL_OK) {
 81044fa:	f002 fa5f 	bl	81069bc <getpressure115>
 81044fe:	2800      	cmp	r0, #0
 8104500:	f43f ade6 	beq.w	81040d0 <StarLPTask+0x308>
					printf("MPL115A2 error\n\r");
 8104504:	484f      	ldr	r0, [pc, #316]	; (8104644 <StarLPTask+0x87c>)
 8104506:	f021 ff15 	bl	8126334 <iprintf>
 810450a:	e5e1      	b.n	81040d0 <StarLPTask+0x308>
				lcd_showvars();
 810450c:	f7fe f93a 	bl	8102784 <lcd_showvars>
 8104510:	e57d      	b.n	810400e <StarLPTask+0x246>
					gainchanged = bumppga(-1);
 8104512:	f04f 30ff 	mov.w	r0, #4294967295
 8104516:	f002 fa0b 	bl	8106930 <bumppga>
 810451a:	b203      	sxth	r3, r0
 810451c:	9306      	str	r3, [sp, #24]
				prevtrigs = trigs;
 810451e:	f8db 3000 	ldr.w	r3, [fp]
 8104522:	6023      	str	r3, [r4, #0]
				if (gainchanged > 0) {	// increased gain
 8104524:	9b06      	ldr	r3, [sp, #24]
 8104526:	2b00      	cmp	r3, #0
 8104528:	f77f adb4 	ble.w	8104094 <StarLPTask+0x2cc>
					if (trigthresh < (4095 - 10))
 810452c:	882b      	ldrh	r3, [r5, #0]
 810452e:	f640 72f4 	movw	r2, #4084	; 0xff4
 8104532:	4293      	cmp	r3, r2
 8104534:	f63f adae 	bhi.w	8104094 <StarLPTask+0x2cc>
						trigthresh += 5;
 8104538:	3305      	adds	r3, #5
 810453a:	802b      	strh	r3, [r5, #0]
 810453c:	e5aa      	b.n	8104094 <StarLPTask+0x2cc>
				if (getpressure3115() != HAL_OK) {
 810453e:	f002 faeb 	bl	8106b18 <getpressure3115>
 8104542:	2800      	cmp	r0, #0
 8104544:	f43f adc4 	beq.w	81040d0 <StarLPTask+0x308>
					printf("MPL3115A2 error\n\r");
 8104548:	483f      	ldr	r0, [pc, #252]	; (8104648 <StarLPTask+0x880>)
 810454a:	f021 fef3 	bl	8126334 <iprintf>
 810454e:	e5bf      	b.n	81040d0 <StarLPTask+0x308>
					gainchanged = bumppga(-1);	// decrease gain
 8104550:	f04f 30ff 	mov.w	r0, #4294967295
 8104554:	f002 f9ec 	bl	8106930 <bumppga>
 8104558:	b203      	sxth	r3, r0
 810455a:	9306      	str	r3, [sp, #24]
				jabtrigcnt = statuspkt.trigcount;
 810455c:	f8d9 307c 	ldr.w	r3, [r9, #124]	; 0x7c
 8104560:	6023      	str	r3, [r4, #0]
 8104562:	e546      	b.n	8103ff2 <StarLPTask+0x22a>
						gainchanged = bumppga(1);
 8104564:	2001      	movs	r0, #1
 8104566:	f002 f9e3 	bl	8106930 <bumppga>
				if (trigsin10sec > MAXTRIGS10S)
 810456a:	f8d8 3000 	ldr.w	r3, [r8]
 810456e:	2b0a      	cmp	r3, #10
 8104570:	d8cf      	bhi.n	8104512 <StarLPTask+0x74a>
						gainchanged = bumppga(1);
 8104572:	b203      	sxth	r3, r0
 8104574:	9306      	str	r3, [sp, #24]
 8104576:	e7d2      	b.n	810451e <StarLPTask+0x756>
					printf("GPS bad - rebooting...\n");
 8104578:	4834      	ldr	r0, [pc, #208]	; (810464c <StarLPTask+0x884>)
 810457a:	f021 ff77 	bl	812646c <puts>
					osDelay(3000);
 810457e:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8104582:	f011 ff3b 	bl	81163fc <osDelay>
					rebootme(5);
 8104586:	2005      	movs	r0, #5
 8104588:	f7ff fbfc 	bl	8103d84 <rebootme>
			HAL_IWDG_Refresh(&hiwdg);
 810458c:	4c30      	ldr	r4, [pc, #192]	; (8104650 <StarLPTask+0x888>)
			osDelay(5000);
 810458e:	f241 3088 	movw	r0, #5000	; 0x1388
 8104592:	f011 ff33 	bl	81163fc <osDelay>
			HAL_IWDG_Refresh(&hiwdg);
 8104596:	4620      	mov	r0, r4
 8104598:	f009 f9ce 	bl	810d938 <HAL_IWDG_Refresh>
		while (http_downloading) {
 810459c:	6833      	ldr	r3, [r6, #0]
 810459e:	2b00      	cmp	r3, #0
 81045a0:	d1f5      	bne.n	810458e <StarLPTask+0x7c6>
 81045a2:	e465      	b.n	8103e70 <StarLPTask+0xa8>
 81045a4:	4604      	mov	r4, r0
		printf("Console Rx Queue not created... rebooting...\n");
 81045a6:	482b      	ldr	r0, [pc, #172]	; (8104654 <StarLPTask+0x88c>)
 81045a8:	f021 ff60 	bl	812646c <puts>
		rebootme(0);
 81045ac:	4620      	mov	r0, r4
 81045ae:	f7ff fbe9 	bl	8103d84 <rebootme>
 81045b2:	bf00      	nop
 81045b4:	20002ec0 	.word	0x20002ec0
 81045b8:	0812c128 	.word	0x0812c128
 81045bc:	20000070 	.word	0x20000070
 81045c0:	200033fc 	.word	0x200033fc
 81045c4:	200033f8 	.word	0x200033f8
 81045c8:	0812c130 	.word	0x0812c130
 81045cc:	2000024c 	.word	0x2000024c
 81045d0:	200033ec 	.word	0x200033ec
 81045d4:	200033f0 	.word	0x200033f0
 81045d8:	20000090 	.word	0x20000090
 81045dc:	20000760 	.word	0x20000760
 81045e0:	0812c138 	.word	0x0812c138
 81045e4:	20000144 	.word	0x20000144
 81045e8:	2000070c 	.word	0x2000070c
 81045ec:	20000002 	.word	0x20000002
 81045f0:	20000258 	.word	0x20000258
 81045f4:	20003460 	.word	0x20003460
 81045f8:	20000030 	.word	0x20000030
 81045fc:	0812c1e0 	.word	0x0812c1e0
 8104600:	0812c230 	.word	0x0812c230
 8104604:	0812c24c 	.word	0x0812c24c
 8104608:	0812c258 	.word	0x0812c258
 810460c:	20000010 	.word	0x20000010
 8104610:	20001a64 	.word	0x20001a64
 8104614:	20001b20 	.word	0x20001b20
 8104618:	20001f3c 	.word	0x20001f3c
 810461c:	20001a58 	.word	0x20001a58
 8104620:	0812c10c 	.word	0x0812c10c
 8104624:	20000714 	.word	0x20000714
 8104628:	200033e8 	.word	0x200033e8
 810462c:	2000002e 	.word	0x2000002e
 8104630:	20000768 	.word	0x20000768
 8104634:	20002db0 	.word	0x20002db0
 8104638:	20002168 	.word	0x20002168
 810463c:	0812c5fc 	.word	0x0812c5fc
 8104640:	20002268 	.word	0x20002268
 8104644:	0812c2a8 	.word	0x0812c2a8
 8104648:	0812c2bc 	.word	0x0812c2bc
 810464c:	0812c290 	.word	0x0812c290
 8104650:	20002660 	.word	0x20002660
 8104654:	0812c038 	.word	0x0812c038
 8104658:	0812c208 	.word	0x0812c208

0810465c <HAL_DAC_ConvCpltCallbackCh1>:
	HAL_DAC_Stop_DMA(hdac, DAC_CHANNEL_1);
 810465c:	2100      	movs	r1, #0
 810465e:	f005 bbb1 	b.w	8109dc4 <HAL_DAC_Stop_DMA>
 8104662:	bf00      	nop

08104664 <HAL_TIM_IC_CaptureCallback>:
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) { // every second 1 pps (on external signal)
 8104664:	b538      	push	{r3, r4, r5, lr}
	if (htim->Instance == TIM2) {
 8104666:	6803      	ldr	r3, [r0, #0]
 8104668:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 810466c:	d003      	beq.n	8104676 <HAL_TIM_IC_CaptureCallback+0x12>
	} else if (htim->Instance == TIM4) {
 810466e:	4a15      	ldr	r2, [pc, #84]	; (81046c4 <HAL_TIM_IC_CaptureCallback+0x60>)
 8104670:	4293      	cmp	r3, r2
 8104672:	d021      	beq.n	81046b8 <HAL_TIM_IC_CaptureCallback+0x54>
}
 8104674:	bd38      	pop	{r3, r4, r5, pc}
		rtseconds = (statuspkt.NavPvt.sec + 1) % 60; // assume we get here before serial comms updates gps seconds field
 8104676:	4c14      	ldr	r4, [pc, #80]	; (81046c8 <HAL_TIM_IC_CaptureCallback+0x64>)
 8104678:	4b14      	ldr	r3, [pc, #80]	; (81046cc <HAL_TIM_IC_CaptureCallback+0x68>)
 810467a:	7ba1      	ldrb	r1, [r4, #14]
		if (!(ledsenabled)) {
 810467c:	4a14      	ldr	r2, [pc, #80]	; (81046d0 <HAL_TIM_IC_CaptureCallback+0x6c>)
		rtseconds = (statuspkt.NavPvt.sec + 1) % 60; // assume we get here before serial comms updates gps seconds field
 810467e:	3101      	adds	r1, #1
 8104680:	4814      	ldr	r0, [pc, #80]	; (81046d4 <HAL_TIM_IC_CaptureCallback+0x70>)
		if (!(ledsenabled)) {
 8104682:	8812      	ldrh	r2, [r2, #0]
		rtseconds = (statuspkt.NavPvt.sec + 1) % 60; // assume we get here before serial comms updates gps seconds field
 8104684:	fba3 5301 	umull	r5, r3, r3, r1
 8104688:	095b      	lsrs	r3, r3, #5
 810468a:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
 810468e:	eba1 0383 	sub.w	r3, r1, r3, lsl #2
			HAL_GPIO_WritePin(GPIOD, LED_D1_Pin, GPIO_PIN_RESET);
 8104692:	f44f 6100 	mov.w	r1, #2048	; 0x800
		rtseconds = (statuspkt.NavPvt.sec + 1) % 60; // assume we get here before serial comms updates gps seconds field
 8104696:	7003      	strb	r3, [r0, #0]
			HAL_GPIO_WritePin(GPIOD, LED_D1_Pin, GPIO_PIN_RESET);
 8104698:	480f      	ldr	r0, [pc, #60]	; (81046d8 <HAL_TIM_IC_CaptureCallback+0x74>)
		if (!(ledsenabled)) {
 810469a:	b152      	cbz	r2, 81046b2 <HAL_TIM_IC_CaptureCallback+0x4e>
			HAL_GPIO_TogglePin(GPIOD, LED_D1_Pin);
 810469c:	f008 fae2 	bl	810cc64 <HAL_GPIO_TogglePin>
		diff = lastcap;
 81046a0:	4d0e      	ldr	r5, [pc, #56]	; (81046dc <HAL_TIM_IC_CaptureCallback+0x78>)
		statuspkt.clktrim = movavg(diff);
 81046a2:	6828      	ldr	r0, [r5, #0]
 81046a4:	f001 f904 	bl	81058b0 <movavg>
		lastcap = t2cap[0];			// dma has populated t2cap from Channel 3 trigger on Timer 2
 81046a8:	4b0d      	ldr	r3, [pc, #52]	; (81046e0 <HAL_TIM_IC_CaptureCallback+0x7c>)
		statuspkt.clktrim = movavg(diff);
 81046aa:	65a0      	str	r0, [r4, #88]	; 0x58
		lastcap = t2cap[0];			// dma has populated t2cap from Channel 3 trigger on Timer 2
 81046ac:	681b      	ldr	r3, [r3, #0]
 81046ae:	602b      	str	r3, [r5, #0]
}
 81046b0:	bd38      	pop	{r3, r4, r5, pc}
			HAL_GPIO_WritePin(GPIOD, LED_D1_Pin, GPIO_PIN_RESET);
 81046b2:	f008 fabd 	bl	810cc30 <HAL_GPIO_WritePin>
 81046b6:	e7f3      	b.n	81046a0 <HAL_TIM_IC_CaptureCallback+0x3c>
		printf("Timer4 callback\n");
 81046b8:	480a      	ldr	r0, [pc, #40]	; (81046e4 <HAL_TIM_IC_CaptureCallback+0x80>)
}
 81046ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		printf("Timer4 callback\n");
 81046be:	f021 bed5 	b.w	812646c <puts>
 81046c2:	bf00      	nop
 81046c4:	40000800 	.word	0x40000800
 81046c8:	2000300c 	.word	0x2000300c
 81046cc:	88888889 	.word	0x88888889
 81046d0:	2000028c 	.word	0x2000028c
 81046d4:	2000076c 	.word	0x2000076c
 81046d8:	40020c00 	.word	0x40020c00
 81046dc:	20002dac 	.word	0x20002dac
 81046e0:	20000784 	.word	0x20000784
 81046e4:	0812c34c 	.word	0x0812c34c

081046e8 <getboardpcb>:
void getboardpcb() {
 81046e8:	b508      	push	{r3, lr}
	if ((HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0) == GPIO_PIN_RESET)) {// floats high on SPLAT1, so this must be a lightningboard
 81046ea:	2101      	movs	r1, #1
 81046ec:	4804      	ldr	r0, [pc, #16]	; (8104700 <getboardpcb+0x18>)
 81046ee:	f008 fa8d 	bl	810cc0c <HAL_GPIO_ReadPin>
		circuitboardpcb = SPLATBOARD1;		// assumed
 81046f2:	2800      	cmp	r0, #0
 81046f4:	4b03      	ldr	r3, [pc, #12]	; (8104704 <getboardpcb+0x1c>)
 81046f6:	bf0c      	ite	eq
 81046f8:	2216      	moveq	r2, #22
 81046fa:	220b      	movne	r2, #11
 81046fc:	601a      	str	r2, [r3, #0]
}
 81046fe:	bd08      	pop	{r3, pc}
 8104700:	40020800 	.word	0x40020800
 8104704:	20002158 	.word	0x20002158

08104708 <uart2_rxdone>:
void uart2_rxdone() {
 8104708:	b508      	push	{r3, lr}
	xQueueSendToBackFromISR(consolerxq, &con_ch, NULL);
 810470a:	4807      	ldr	r0, [pc, #28]	; (8104728 <uart2_rxdone+0x20>)
 810470c:	2300      	movs	r3, #0
 810470e:	4907      	ldr	r1, [pc, #28]	; (810472c <uart2_rxdone+0x24>)
 8104710:	461a      	mov	r2, r3
 8104712:	6800      	ldr	r0, [r0, #0]
 8104714:	f012 fa9c 	bl	8116c50 <xQueueGenericSendFromISR>
	HAL_UART_Receive_IT(&huart2, &con_ch, 1);
 8104718:	2201      	movs	r2, #1
 810471a:	4904      	ldr	r1, [pc, #16]	; (810472c <uart2_rxdone+0x24>)
 810471c:	4804      	ldr	r0, [pc, #16]	; (8104730 <uart2_rxdone+0x28>)
}
 810471e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_UART_Receive_IT(&huart2, &con_ch, 1);
 8104722:	f00f bd95 	b.w	8114250 <HAL_UART_Receive_IT>
 8104726:	bf00      	nop
 8104728:	20002160 	.word	0x20002160
 810472c:	2000215c 	.word	0x2000215c
 8104730:	20002a0c 	.word	0x20002a0c

08104734 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
	/* USER CODE BEGIN Callback 0 */

#ifdef configGENERATE_RUN_TIME_STATS

	if (htim->Instance == TIM14) {				// TIM14 used for RTOS profiling
 8104734:	4a25      	ldr	r2, [pc, #148]	; (81047cc <HAL_TIM_PeriodElapsedCallback+0x98>)
 8104736:	6803      	ldr	r3, [r0, #0]
 8104738:	4293      	cmp	r3, r2
 810473a:	d029      	beq.n	8104790 <HAL_TIM_PeriodElapsedCallback+0x5c>
		rtos_debug_timer++;
		return;
	}
#endif

	if (htim->Instance == TIM5) {// TIM5 interrupt is used as hook to run ADC_Conv_complete() at a lower IRQ  priority than dmacomplete
 810473c:	4a24      	ldr	r2, [pc, #144]	; (81047d0 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 810473e:	4293      	cmp	r3, r2
 8104740:	d02d      	beq.n	810479e <HAL_TIM_PeriodElapsedCallback+0x6a>
//		printf("T5\n");
		ADC_Conv_complete();			// It is a one-shot
		return;
	}

	if (htim->Instance == TIM2) {
 8104742:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8104746:	d02c      	beq.n	81047a2 <HAL_TIM_PeriodElapsedCallback+0x6e>
		printf("T2P PeriodElapsedCallback %lu %lu\n", t2cap[0], statuspkt.clktrim);
		return;
	}
	if (htim->Instance == TIM3) {
 8104748:	4a22      	ldr	r2, [pc, #136]	; (81047d4 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 810474a:	4293      	cmp	r3, r2
 810474c:	d030      	beq.n	81047b0 <HAL_TIM_PeriodElapsedCallback+0x7c>
		printf("T3 PeriodElapsedCallback\n");
		return;
	}

	if (htim->Instance == TIM6) { // 1 second (internally timed, not compensated by GPS)
 810474e:	4a22      	ldr	r2, [pc, #136]	; (81047d8 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8104750:	4293      	cmp	r3, r2
 8104752:	d005      	beq.n	8104760 <HAL_TIM_PeriodElapsedCallback+0x2c>
		}
		return;
	}

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM12) {
 8104754:	4a21      	ldr	r2, [pc, #132]	; (81047dc <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8104756:	4293      	cmp	r3, r2
 8104758:	d01f      	beq.n	810479a <HAL_TIM_PeriodElapsedCallback+0x66>
		HAL_IncTick();
	}
	/* USER CODE BEGIN Callback 1 */
	else {
		printf("Unknown Timer Period Elapsed callback\n");
 810475a:	4821      	ldr	r0, [pc, #132]	; (81047e0 <HAL_TIM_PeriodElapsedCallback+0xac>)
 810475c:	f021 be86 	b.w	812646c <puts>
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8104760:	b510      	push	{r4, lr}
		t1sec++;
 8104762:	4920      	ldr	r1, [pc, #128]	; (81047e4 <HAL_TIM_PeriodElapsedCallback+0xb0>)
		statuspkt.sysuptime++;
 8104764:	4c20      	ldr	r4, [pc, #128]	; (81047e8 <HAL_TIM_PeriodElapsedCallback+0xb4>)
		t1sec++;
 8104766:	680a      	ldr	r2, [r1, #0]
		statuspkt.sysuptime++;
 8104768:	6e63      	ldr	r3, [r4, #100]	; 0x64
		if (netup)
 810476a:	4820      	ldr	r0, [pc, #128]	; (81047ec <HAL_TIM_PeriodElapsedCallback+0xb8>)
		t1sec++;
 810476c:	3201      	adds	r2, #1
		statuspkt.sysuptime++;
 810476e:	3301      	adds	r3, #1
		if (netup)
 8104770:	7800      	ldrb	r0, [r0, #0]
		t1sec++;
 8104772:	600a      	str	r2, [r1, #0]
		statuspkt.sysuptime++;
 8104774:	6663      	str	r3, [r4, #100]	; 0x64
		if (netup)
 8104776:	b110      	cbz	r0, 810477e <HAL_TIM_PeriodElapsedCallback+0x4a>
			statuspkt.netuptime++;
 8104778:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 810477a:	3301      	adds	r3, #1
 810477c:	66a3      	str	r3, [r4, #104]	; 0x68
		if (gpslocked) {
 810477e:	4b1c      	ldr	r3, [pc, #112]	; (81047f0 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8104780:	781b      	ldrb	r3, [r3, #0]
 8104782:	b9c3      	cbnz	r3, 81047b6 <HAL_TIM_PeriodElapsedCallback+0x82>
			epochvalid = 0;
 8104784:	4a1b      	ldr	r2, [pc, #108]	; (81047f4 <HAL_TIM_PeriodElapsedCallback+0xc0>)
			statuspkt.gpsuptime = 0;	// gps uptime is zero
 8104786:	66e3      	str	r3, [r4, #108]	; 0x6c
			epochvalid = 0;
 8104788:	7013      	strb	r3, [r2, #0]
			statuspkt.epochsecs = 0;	// make epoch time obviously wrong
 810478a:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
	}
	/* USER CODE END Callback 1 */
}
 810478e:	bd10      	pop	{r4, pc}
		rtos_debug_timer++;
 8104790:	4a19      	ldr	r2, [pc, #100]	; (81047f8 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8104792:	6813      	ldr	r3, [r2, #0]
 8104794:	3301      	adds	r3, #1
 8104796:	6013      	str	r3, [r2, #0]
		return;
 8104798:	4770      	bx	lr
		HAL_IncTick();
 810479a:	f004 bcbb 	b.w	8109114 <HAL_IncTick>
		ADC_Conv_complete();			// It is a one-shot
 810479e:	f7fc b875 	b.w	810088c <ADC_Conv_complete>
		printf("T2P PeriodElapsedCallback %lu %lu\n", t2cap[0], statuspkt.clktrim);
 81047a2:	4a11      	ldr	r2, [pc, #68]	; (81047e8 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 81047a4:	4b15      	ldr	r3, [pc, #84]	; (81047fc <HAL_TIM_PeriodElapsedCallback+0xc8>)
 81047a6:	4816      	ldr	r0, [pc, #88]	; (8104800 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 81047a8:	6d92      	ldr	r2, [r2, #88]	; 0x58
 81047aa:	6819      	ldr	r1, [r3, #0]
 81047ac:	f021 bdc2 	b.w	8126334 <iprintf>
		printf("T3 PeriodElapsedCallback\n");
 81047b0:	4814      	ldr	r0, [pc, #80]	; (8104804 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 81047b2:	f021 be5b 	b.w	812646c <puts>
			statuspkt.gpsuptime++;
 81047b6:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 81047b8:	3301      	adds	r3, #1
 81047ba:	66e3      	str	r3, [r4, #108]	; 0x6c
				statuspkt.epochsecs = calcepoch32();
 81047bc:	f001 f8f0 	bl	81059a0 <calcepoch32>
				epochvalid = 1;
 81047c0:	4b0c      	ldr	r3, [pc, #48]	; (81047f4 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 81047c2:	2201      	movs	r2, #1
				statuspkt.epochsecs = calcepoch32();
 81047c4:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
				epochvalid = 1;
 81047c8:	701a      	strb	r2, [r3, #0]
}
 81047ca:	bd10      	pop	{r4, pc}
 81047cc:	40002000 	.word	0x40002000
 81047d0:	40000c00 	.word	0x40000c00
 81047d4:	40000400 	.word	0x40000400
 81047d8:	40001000 	.word	0x40001000
 81047dc:	40001800 	.word	0x40001800
 81047e0:	0812c3ec 	.word	0x0812c3ec
 81047e4:	20002de4 	.word	0x20002de4
 81047e8:	2000300c 	.word	0x2000300c
 81047ec:	20000762 	.word	0x20000762
 81047f0:	20003460 	.word	0x20003460
 81047f4:	20003458 	.word	0x20003458
 81047f8:	20002ddc 	.word	0x20002ddc
 81047fc:	20000784 	.word	0x20000784
 8104800:	0812c3ac 	.word	0x0812c3ac
 8104804:	0812c3d0 	.word	0x0812c3d0

08104808 <Error_Handler>:
 */
void Error_Handler(void) {
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	while (1) {
		printf("HAL error (main.c 2343)\n");
 8104808:	4c02      	ldr	r4, [pc, #8]	; (8104814 <Error_Handler+0xc>)
void Error_Handler(void) {
 810480a:	b508      	push	{r3, lr}
		printf("HAL error (main.c 2343)\n");
 810480c:	4620      	mov	r0, r4
 810480e:	f021 fe2d 	bl	812646c <puts>
	while (1) {
 8104812:	e7fb      	b.n	810480c <Error_Handler+0x4>
 8104814:	0812c414 	.word	0x0812c414

08104818 <SystemClock_Config>:
void SystemClock_Config(void) {
 8104818:	b530      	push	{r4, r5, lr}
 810481a:	b095      	sub	sp, #84	; 0x54
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 810481c:	2234      	movs	r2, #52	; 0x34
 810481e:	2100      	movs	r1, #0
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8104820:	2402      	movs	r4, #2
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8104822:	a807      	add	r0, sp, #28
 8104824:	f020 fde8 	bl	81253f8 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8104828:	2300      	movs	r3, #0
 810482a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 810482e:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8104832:	9306      	str	r3, [sp, #24]
	HAL_PWR_EnableBkUpAccess();
 8104834:	f009 fe10 	bl	810e458 <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_PWR_CLK_ENABLE();
 8104838:	4a20      	ldr	r2, [pc, #128]	; (81048bc <SystemClock_Config+0xa4>)
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 810483a:	a807      	add	r0, sp, #28
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 810483c:	4b20      	ldr	r3, [pc, #128]	; (81048c0 <SystemClock_Config+0xa8>)
	__HAL_RCC_PWR_CLK_ENABLE();
 810483e:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8104840:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8104844:	6411      	str	r1, [r2, #64]	; 0x40
 8104846:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8104848:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 810484c:	9200      	str	r2, [sp, #0]
 810484e:	9a00      	ldr	r2, [sp, #0]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8104850:	681a      	ldr	r2, [r3, #0]
 8104852:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8104856:	601a      	str	r2, [r3, #0]
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI | RCC_OSCILLATORTYPE_HSE;
 8104858:	2209      	movs	r2, #9
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 810485a:	681b      	ldr	r3, [r3, #0]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 810485c:	940d      	str	r4, [sp, #52]	; 0x34
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 810485e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8104862:	9411      	str	r4, [sp, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLR = 2;
 8104864:	9413      	str	r4, [sp, #76]	; 0x4c
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8104866:	9301      	str	r3, [sp, #4]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8104868:	f44f 3380 	mov.w	r3, #65536	; 0x10000
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 810486c:	9901      	ldr	r1, [sp, #4]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 810486e:	e9cd 2307 	strd	r2, r3, [sp, #28]
	RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8104872:	2201      	movs	r2, #1
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8104874:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
	RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8104878:	920c      	str	r2, [sp, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLN = 216;
 810487a:	2204      	movs	r2, #4
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 810487c:	930e      	str	r3, [sp, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLN = 216;
 810487e:	23d8      	movs	r3, #216	; 0xd8
 8104880:	e9cd 230f 	strd	r2, r3, [sp, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLQ = 6;
 8104884:	2306      	movs	r3, #6
 8104886:	9312      	str	r3, [sp, #72]	; 0x48
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8104888:	f009 fe28 	bl	810e4dc <HAL_RCC_OscConfig>
 810488c:	b9a0      	cbnz	r0, 81048b8 <SystemClock_Config+0xa0>
	if (HAL_PWREx_EnableOverDrive() != HAL_OK) {
 810488e:	f009 fdeb 	bl	810e468 <HAL_PWREx_EnableOverDrive>
 8104892:	4603      	mov	r3, r0
 8104894:	b980      	cbnz	r0, 81048b8 <SystemClock_Config+0xa0>
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8104896:	220f      	movs	r2, #15
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8104898:	f44f 55a0 	mov.w	r5, #5120	; 0x1400
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK) {
 810489c:	a802      	add	r0, sp, #8
 810489e:	2107      	movs	r1, #7
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 81048a0:	e9cd 2402 	strd	r2, r4, [sp, #8]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 81048a4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 81048a8:	e9cd 3504 	strd	r3, r5, [sp, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 81048ac:	9206      	str	r2, [sp, #24]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK) {
 81048ae:	f00a f8eb 	bl	810ea88 <HAL_RCC_ClockConfig>
 81048b2:	b908      	cbnz	r0, 81048b8 <SystemClock_Config+0xa0>
}
 81048b4:	b015      	add	sp, #84	; 0x54
 81048b6:	bd30      	pop	{r4, r5, pc}
		Error_Handler();
 81048b8:	f7ff ffa6 	bl	8104808 <Error_Handler>
 81048bc:	40023800 	.word	0x40023800
 81048c0:	40007000 	.word	0x40007000

081048c4 <PeriphCommonClock_Config>:
void PeriphCommonClock_Config(void) {
 81048c4:	b510      	push	{r4, lr}
 81048c6:	b0a4      	sub	sp, #144	; 0x90
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = { 0 };
 81048c8:	228c      	movs	r2, #140	; 0x8c
 81048ca:	2100      	movs	r1, #0
	PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 81048cc:	2403      	movs	r4, #3
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = { 0 };
 81048ce:	a801      	add	r0, sp, #4
 81048d0:	f020 fd92 	bl	81253f8 <memset>
	PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 81048d4:	22c0      	movs	r2, #192	; 0xc0
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 81048d6:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
	PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 81048da:	2302      	movs	r3, #2
	PeriphClkInitStruct.PLLSAIDivQ = 1;
 81048dc:	2101      	movs	r1, #1
	PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 81048de:	9205      	str	r2, [sp, #20]
	PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 81048e0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 81048e4:	9000      	str	r0, [sp, #0]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 81048e6:	4668      	mov	r0, sp
	PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 81048e8:	9408      	str	r4, [sp, #32]
	PeriphClkInitStruct.PLLSAIDivQ = 1;
 81048ea:	910a      	str	r1, [sp, #40]	; 0x28
	PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 81048ec:	921f      	str	r2, [sp, #124]	; 0x7c
	PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 81048ee:	e9cd 3306 	strd	r3, r3, [sp, #24]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 81048f2:	f00a fa2f 	bl	810ed54 <HAL_RCCEx_PeriphCLKConfig>
 81048f6:	b908      	cbnz	r0, 81048fc <PeriphCommonClock_Config+0x38>
}
 81048f8:	b024      	add	sp, #144	; 0x90
 81048fa:	bd10      	pop	{r4, pc}
		Error_Handler();
 81048fc:	f7ff ff84 	bl	8104808 <Error_Handler>

08104900 <main>:
int main(void) {
 8104900:	b580      	push	{r7, lr}
 8104902:	b0dc      	sub	sp, #368	; 0x170
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{

	__ASM volatile ("dsb 0xF":::"memory");
 8104904:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8104908:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 810490c:	4bc2      	ldr	r3, [pc, #776]	; (8104c18 <main+0x318>)
 810490e:	2400      	movs	r4, #0
 8104910:	f8c3 4250 	str.w	r4, [r3, #592]	; 0x250
	__ASM volatile ("dsb 0xF":::"memory");
 8104914:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8104918:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 810491c:	695a      	ldr	r2, [r3, #20]
 810491e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8104922:	615a      	str	r2, [r3, #20]
	__ASM volatile ("dsb 0xF":::"memory");
 8104924:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8104928:	f3bf 8f6f 	isb	sy
	__HAL_RCC_GPIOE_CLK_ENABLE();
 810492c:	4dbb      	ldr	r5, [pc, #748]	; (8104c1c <main+0x31c>)
	HAL_Init();
 810492e:	f004 fbdf 	bl	81090f0 <HAL_Init>
	SystemClock_Config();
 8104932:	f7ff ff71 	bl	8104818 <SystemClock_Config>
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8104936:	2703      	movs	r7, #3
	PeriphCommonClock_Config();
 8104938:	f7ff ffc4 	bl	81048c4 <PeriphCommonClock_Config>
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 810493c:	9459      	str	r4, [sp, #356]	; 0x164
	HAL_GPIO_WritePin(probe1_GPIO_Port, probe1_Pin, GPIO_PIN_RESET);
 810493e:	4622      	mov	r2, r4
 8104940:	f44f 7100 	mov.w	r1, #512	; 0x200
 8104944:	48b6      	ldr	r0, [pc, #728]	; (8104c20 <main+0x320>)
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8104946:	f44f 1888 	mov.w	r8, #1114112	; 0x110000
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 810494a:	2601      	movs	r6, #1
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 810494c:	f04f 0902 	mov.w	r9, #2
	GPIO_InitStruct.Pin = probe1_Pin;
 8104950:	f44f 7a00 	mov.w	sl, #512	; 0x200
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8104954:	e9cd 4455 	strd	r4, r4, [sp, #340]	; 0x154
 8104958:	e9cd 4457 	strd	r4, r4, [sp, #348]	; 0x15c
	__HAL_RCC_GPIOE_CLK_ENABLE();
 810495c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 810495e:	f043 0310 	orr.w	r3, r3, #16
 8104962:	632b      	str	r3, [r5, #48]	; 0x30
 8104964:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8104966:	f003 0310 	and.w	r3, r3, #16
 810496a:	9303      	str	r3, [sp, #12]
 810496c:	9b03      	ldr	r3, [sp, #12]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 810496e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8104970:	f043 0304 	orr.w	r3, r3, #4
 8104974:	632b      	str	r3, [r5, #48]	; 0x30
 8104976:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8104978:	f003 0304 	and.w	r3, r3, #4
 810497c:	9304      	str	r3, [sp, #16]
 810497e:	9b04      	ldr	r3, [sp, #16]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 8104980:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8104982:	f043 0320 	orr.w	r3, r3, #32
 8104986:	632b      	str	r3, [r5, #48]	; 0x30
 8104988:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 810498a:	f003 0320 	and.w	r3, r3, #32
 810498e:	9305      	str	r3, [sp, #20]
 8104990:	9b05      	ldr	r3, [sp, #20]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8104992:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8104994:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8104998:	632b      	str	r3, [r5, #48]	; 0x30
 810499a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 810499c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 81049a0:	9306      	str	r3, [sp, #24]
 81049a2:	9b06      	ldr	r3, [sp, #24]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 81049a4:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 81049a6:	f043 0301 	orr.w	r3, r3, #1
 81049aa:	632b      	str	r3, [r5, #48]	; 0x30
 81049ac:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 81049ae:	f003 0301 	and.w	r3, r3, #1
 81049b2:	9307      	str	r3, [sp, #28]
 81049b4:	9b07      	ldr	r3, [sp, #28]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 81049b6:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 81049b8:	f043 0302 	orr.w	r3, r3, #2
 81049bc:	632b      	str	r3, [r5, #48]	; 0x30
 81049be:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 81049c0:	f003 0302 	and.w	r3, r3, #2
 81049c4:	9308      	str	r3, [sp, #32]
 81049c6:	9b08      	ldr	r3, [sp, #32]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 81049c8:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 81049ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 81049ce:	632b      	str	r3, [r5, #48]	; 0x30
 81049d0:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 81049d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 81049d6:	9309      	str	r3, [sp, #36]	; 0x24
 81049d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
	__HAL_RCC_GPIOD_CLK_ENABLE();
 81049da:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 81049dc:	f043 0308 	orr.w	r3, r3, #8
 81049e0:	632b      	str	r3, [r5, #48]	; 0x30
 81049e2:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 81049e4:	f003 0308 	and.w	r3, r3, #8
 81049e8:	930a      	str	r3, [sp, #40]	; 0x28
 81049ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
	HAL_GPIO_WritePin(probe1_GPIO_Port, probe1_Pin, GPIO_PIN_RESET);
 81049ec:	f008 f920 	bl	810cc30 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, LD1_Pin | GPIO_PIN_11 | LD3_Pin | LD2_Pin, GPIO_PIN_RESET);
 81049f0:	4622      	mov	r2, r4
 81049f2:	f644 0181 	movw	r1, #18561	; 0x4881
 81049f6:	488b      	ldr	r0, [pc, #556]	; (8104c24 <main+0x324>)
 81049f8:	f008 f91a 	bl	810cc30 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, XBEE_DTR_Pin | GPIO_PIN_12 | LP_FILT_Pin | GPIO_PIN_15, GPIO_PIN_RESET);
 81049fc:	4622      	mov	r2, r4
 81049fe:	f44f 4154 	mov.w	r1, #54272	; 0xd400
 8104a02:	4889      	ldr	r0, [pc, #548]	; (8104c28 <main+0x328>)
 8104a04:	f008 f914 	bl	810cc30 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, LED_D1_Pin | LED_D2_Pin | LED_D3_Pin | LED_D4_Pin | LED_D5_Pin, GPIO_PIN_SET);
 8104a08:	f44f 4178 	mov.w	r1, #63488	; 0xf800
 8104a0c:	4887      	ldr	r0, [pc, #540]	; (8104c2c <main+0x32c>)
 8104a0e:	2201      	movs	r2, #1
 8104a10:	f008 f90e 	bl	810cc30 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin | USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8104a14:	4622      	mov	r2, r4
 8104a16:	2144      	movs	r1, #68	; 0x44
 8104a18:	4885      	ldr	r0, [pc, #532]	; (8104c30 <main+0x330>)
 8104a1a:	f008 f909 	bl	810cc30 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(probe2_GPIO_Port, probe2_Pin, GPIO_PIN_RESET);
 8104a1e:	4622      	mov	r2, r4
 8104a20:	2102      	movs	r1, #2
 8104a22:	4882      	ldr	r0, [pc, #520]	; (8104c2c <main+0x32c>)
 8104a24:	f008 f904 	bl	810cc30 <HAL_GPIO_WritePin>
	GPIO_InitStruct.Pin = GPIO_PIN_3 | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_11 | GPIO_PIN_13;
 8104a28:	f642 1388 	movw	r3, #10632	; 0x2988
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8104a2c:	a955      	add	r1, sp, #340	; 0x154
 8104a2e:	487e      	ldr	r0, [pc, #504]	; (8104c28 <main+0x328>)
	GPIO_InitStruct.Pin = GPIO_PIN_3 | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_11 | GPIO_PIN_13;
 8104a30:	9355      	str	r3, [sp, #340]	; 0x154
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8104a32:	e9cd 7456 	strd	r7, r4, [sp, #344]	; 0x158
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8104a36:	f007 fe4f 	bl	810c6d8 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = USER_Btn_Pin;
 8104a3a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8104a3e:	a955      	add	r1, sp, #340	; 0x154
 8104a40:	487c      	ldr	r0, [pc, #496]	; (8104c34 <main+0x334>)
	GPIO_InitStruct.Pin = USER_Btn_Pin;
 8104a42:	9355      	str	r3, [sp, #340]	; 0x154
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8104a44:	f8cd 8158 	str.w	r8, [sp, #344]	; 0x158
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8104a48:	9457      	str	r4, [sp, #348]	; 0x15c
	HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8104a4a:	f007 fe45 	bl	810c6d8 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_10 | GPIO_PIN_11
 8104a4e:	f643 533c 	movw	r3, #15676	; 0x3d3c
	HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8104a52:	a955      	add	r1, sp, #340	; 0x154
 8104a54:	4872      	ldr	r0, [pc, #456]	; (8104c20 <main+0x320>)
	GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_10 | GPIO_PIN_11
 8104a56:	9355      	str	r3, [sp, #340]	; 0x154
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8104a58:	e9cd 7456 	strd	r7, r4, [sp, #344]	; 0x158
	HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8104a5c:	f007 fe3c 	bl	810c6d8 <HAL_GPIO_Init>
	HAL_GPIO_Init(probe1_GPIO_Port, &GPIO_InitStruct);
 8104a60:	a955      	add	r1, sp, #340	; 0x154
 8104a62:	486f      	ldr	r0, [pc, #444]	; (8104c20 <main+0x320>)
	GPIO_InitStruct.Pin = probe1_Pin;
 8104a64:	f8cd a154 	str.w	sl, [sp, #340]	; 0x154
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8104a68:	f8cd 9160 	str.w	r9, [sp, #352]	; 0x160
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8104a6c:	e9cd 6656 	strd	r6, r6, [sp, #344]	; 0x158
	HAL_GPIO_Init(probe1_GPIO_Port, &GPIO_InitStruct);
 8104a70:	f007 fe32 	bl	810c6d8 <HAL_GPIO_Init>
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8104a74:	a955      	add	r1, sp, #340	; 0x154
 8104a76:	486f      	ldr	r0, [pc, #444]	; (8104c34 <main+0x334>)
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8104a78:	9657      	str	r6, [sp, #348]	; 0x15c
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8104a7a:	e9cd 6455 	strd	r6, r4, [sp, #340]	; 0x154
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8104a7e:	f007 fe2b 	bl	810c6d8 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_6;
 8104a82:	2340      	movs	r3, #64	; 0x40
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8104a84:	a955      	add	r1, sp, #340	; 0x154
 8104a86:	486c      	ldr	r0, [pc, #432]	; (8104c38 <main+0x338>)
	GPIO_InitStruct.Pin = GPIO_PIN_6;
 8104a88:	9355      	str	r3, [sp, #340]	; 0x154
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8104a8a:	e9cd 7456 	strd	r7, r4, [sp, #344]	; 0x158
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8104a8e:	f007 fe23 	bl	810c6d8 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = LD1_Pin | GPIO_PIN_11 | LD3_Pin | LD2_Pin;
 8104a92:	f644 0381 	movw	r3, #18561	; 0x4881
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8104a96:	a955      	add	r1, sp, #340	; 0x154
 8104a98:	4862      	ldr	r0, [pc, #392]	; (8104c24 <main+0x324>)
	GPIO_InitStruct.Pin = LD1_Pin | GPIO_PIN_11 | LD3_Pin | LD2_Pin;
 8104a9a:	9355      	str	r3, [sp, #340]	; 0x154
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8104a9c:	9458      	str	r4, [sp, #352]	; 0x160
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8104a9e:	e9cd 6456 	strd	r6, r4, [sp, #344]	; 0x158
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8104aa2:	f007 fe19 	bl	810c6d8 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_1 | GPIO_PIN_5;
 8104aa6:	2322      	movs	r3, #34	; 0x22
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8104aa8:	a955      	add	r1, sp, #340	; 0x154
 8104aaa:	485e      	ldr	r0, [pc, #376]	; (8104c24 <main+0x324>)
	GPIO_InitStruct.Pin = GPIO_PIN_1 | GPIO_PIN_5;
 8104aac:	9355      	str	r3, [sp, #340]	; 0x154
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8104aae:	e9cd 7456 	strd	r7, r4, [sp, #344]	; 0x158
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8104ab2:	f007 fe11 	bl	810c6d8 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_10
 8104ab6:	f24d 533b 	movw	r3, #54587	; 0xd53b
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8104aba:	a955      	add	r1, sp, #340	; 0x154
 8104abc:	485c      	ldr	r0, [pc, #368]	; (8104c30 <main+0x330>)
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_10
 8104abe:	9355      	str	r3, [sp, #340]	; 0x154
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8104ac0:	e9cd 7456 	strd	r7, r4, [sp, #344]	; 0x158
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8104ac4:	f007 fe08 	bl	810c6d8 <HAL_GPIO_Init>
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8104ac8:	a955      	add	r1, sp, #340	; 0x154
 8104aca:	4857      	ldr	r0, [pc, #348]	; (8104c28 <main+0x328>)
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8104acc:	9457      	str	r4, [sp, #348]	; 0x15c
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8104ace:	e9cd a855 	strd	sl, r8, [sp, #340]	; 0x154
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8104ad2:	f007 fe01 	bl	810c6d8 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = XBEE_DTR_Pin | GPIO_PIN_12 | LP_FILT_Pin | GPIO_PIN_15;
 8104ad6:	f44f 4354 	mov.w	r3, #54272	; 0xd400
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8104ada:	a955      	add	r1, sp, #340	; 0x154
 8104adc:	4852      	ldr	r0, [pc, #328]	; (8104c28 <main+0x328>)
	GPIO_InitStruct.Pin = XBEE_DTR_Pin | GPIO_PIN_12 | LP_FILT_Pin | GPIO_PIN_15;
 8104ade:	9355      	str	r3, [sp, #340]	; 0x154
	GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8104ae0:	f04f 0880 	mov.w	r8, #128	; 0x80
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8104ae4:	9458      	str	r4, [sp, #352]	; 0x160
	GPIO_InitStruct.Alternate = GPIO_AF12_MDIOS;
 8104ae6:	f04f 0a0c 	mov.w	sl, #12
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8104aea:	e9cd 6456 	strd	r6, r4, [sp, #344]	; 0x158
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8104aee:	f007 fdf3 	bl	810c6d8 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_10 | GPIO_PIN_0 | GPIO_PIN_2 | GPIO_PIN_7;
 8104af2:	f240 4385 	movw	r3, #1157	; 0x485
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8104af6:	a955      	add	r1, sp, #340	; 0x154
 8104af8:	484c      	ldr	r0, [pc, #304]	; (8104c2c <main+0x32c>)
	GPIO_InitStruct.Pin = GPIO_PIN_10 | GPIO_PIN_0 | GPIO_PIN_2 | GPIO_PIN_7;
 8104afa:	9355      	str	r3, [sp, #340]	; 0x154
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8104afc:	e9cd 7456 	strd	r7, r4, [sp, #344]	; 0x158
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8104b00:	f007 fdea 	bl	810c6d8 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = LED_D1_Pin | LED_D2_Pin | LED_D3_Pin | LED_D4_Pin | LED_D5_Pin;
 8104b04:	f44f 4378 	mov.w	r3, #63488	; 0xf800
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8104b08:	a955      	add	r1, sp, #340	; 0x154
 8104b0a:	4848      	ldr	r0, [pc, #288]	; (8104c2c <main+0x32c>)
	GPIO_InitStruct.Pin = LED_D1_Pin | LED_D2_Pin | LED_D3_Pin | LED_D4_Pin | LED_D5_Pin;
 8104b0c:	9355      	str	r3, [sp, #340]	; 0x154
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8104b0e:	9458      	str	r4, [sp, #352]	; 0x160
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8104b10:	e9cd 6456 	strd	r6, r4, [sp, #344]	; 0x158
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8104b14:	f007 fde0 	bl	810c6d8 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = CS_PGA_Pin | USB_PowerSwitchOn_Pin;
 8104b18:	2344      	movs	r3, #68	; 0x44
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8104b1a:	a955      	add	r1, sp, #340	; 0x154
 8104b1c:	4844      	ldr	r0, [pc, #272]	; (8104c30 <main+0x330>)
	GPIO_InitStruct.Pin = CS_PGA_Pin | USB_PowerSwitchOn_Pin;
 8104b1e:	9355      	str	r3, [sp, #340]	; 0x154
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8104b20:	9458      	str	r4, [sp, #352]	; 0x160
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8104b22:	e9cd 6456 	strd	r6, r4, [sp, #344]	; 0x158
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8104b26:	f007 fdd7 	bl	810c6d8 <HAL_GPIO_Init>
	HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8104b2a:	a955      	add	r1, sp, #340	; 0x154
 8104b2c:	4840      	ldr	r0, [pc, #256]	; (8104c30 <main+0x330>)
	GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8104b2e:	f8cd 8154 	str.w	r8, [sp, #340]	; 0x154
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8104b32:	e9cd 4456 	strd	r4, r4, [sp, #344]	; 0x158
	HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8104b36:	f007 fdcf 	bl	810c6d8 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9;
 8104b3a:	f44f 7340 	mov.w	r3, #768	; 0x300
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8104b3e:	a955      	add	r1, sp, #340	; 0x154
 8104b40:	483c      	ldr	r0, [pc, #240]	; (8104c34 <main+0x334>)
	GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9;
 8104b42:	9355      	str	r3, [sp, #340]	; 0x154
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8104b44:	e9cd 7456 	strd	r7, r4, [sp, #344]	; 0x158
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8104b48:	f007 fdc6 	bl	810c6d8 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_10;
 8104b4c:	f44f 6380 	mov.w	r3, #1024	; 0x400
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8104b50:	a955      	add	r1, sp, #340	; 0x154
 8104b52:	4839      	ldr	r0, [pc, #228]	; (8104c38 <main+0x338>)
	GPIO_InitStruct.Pin = GPIO_PIN_10;
 8104b54:	9355      	str	r3, [sp, #340]	; 0x154
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8104b56:	9758      	str	r7, [sp, #352]	; 0x160
	GPIO_InitStruct.Alternate = GPIO_AF12_MDIOS;
 8104b58:	f8cd a164 	str.w	sl, [sp, #356]	; 0x164
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8104b5c:	e9cd 9456 	strd	r9, r4, [sp, #344]	; 0x158
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8104b60:	f007 fdba 	bl	810c6d8 <HAL_GPIO_Init>
	HAL_GPIO_Init(probe2_GPIO_Port, &GPIO_InitStruct);
 8104b64:	a955      	add	r1, sp, #340	; 0x154
 8104b66:	4831      	ldr	r0, [pc, #196]	; (8104c2c <main+0x32c>)
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8104b68:	e9cd 9655 	strd	r9, r6, [sp, #340]	; 0x154
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8104b6c:	e9cd 6957 	strd	r6, r9, [sp, #348]	; 0x15c
	HAL_GPIO_Init(probe2_GPIO_Port, &GPIO_InitStruct);
 8104b70:	f007 fdb2 	bl	810c6d8 <HAL_GPIO_Init>
	__HAL_RCC_DMA1_CLK_ENABLE();
 8104b74:	6b2b      	ldr	r3, [r5, #48]	; 0x30
	HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 3, 0);
 8104b76:	4639      	mov	r1, r7
 8104b78:	4622      	mov	r2, r4
	__HAL_RCC_DMA1_CLK_ENABLE();
 8104b7a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
	HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 3, 0);
 8104b7e:	200b      	movs	r0, #11
	__HAL_RCC_DMA1_CLK_ENABLE();
 8104b80:	632b      	str	r3, [r5, #48]	; 0x30
 8104b82:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8104b84:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8104b88:	9301      	str	r3, [sp, #4]
 8104b8a:	9b01      	ldr	r3, [sp, #4]
	__HAL_RCC_DMA2_CLK_ENABLE();
 8104b8c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8104b8e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8104b92:	632b      	str	r3, [r5, #48]	; 0x30
 8104b94:	6b2b      	ldr	r3, [r5, #48]	; 0x30
	huart2.Init.BaudRate = 115200;
 8104b96:	4d29      	ldr	r5, [pc, #164]	; (8104c3c <main+0x33c>)
	__HAL_RCC_DMA2_CLK_ENABLE();
 8104b98:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8104b9c:	9302      	str	r3, [sp, #8]
 8104b9e:	9b02      	ldr	r3, [sp, #8]
	HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 3, 0);
 8104ba0:	f004 ff1c 	bl	81099dc <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8104ba4:	200b      	movs	r0, #11
 8104ba6:	f004 ff63 	bl	8109a70 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 6, 0);
 8104baa:	4622      	mov	r2, r4
 8104bac:	2106      	movs	r1, #6
 8104bae:	4650      	mov	r0, sl
 8104bb0:	f004 ff14 	bl	81099dc <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8104bb4:	4650      	mov	r0, sl
 8104bb6:	f004 ff5b 	bl	8109a70 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 6, 0);
 8104bba:	4622      	mov	r2, r4
 8104bbc:	2106      	movs	r1, #6
 8104bbe:	2010      	movs	r0, #16
 8104bc0:	f004 ff0c 	bl	81099dc <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8104bc4:	2010      	movs	r0, #16
 8104bc6:	f004 ff53 	bl	8109a70 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 3, 0);
 8104bca:	4622      	mov	r2, r4
 8104bcc:	4639      	mov	r1, r7
 8104bce:	2011      	movs	r0, #17
 8104bd0:	f004 ff04 	bl	81099dc <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8104bd4:	2011      	movs	r0, #17
 8104bd6:	f004 ff4b 	bl	8109a70 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 3, 0);
 8104bda:	4622      	mov	r2, r4
 8104bdc:	4639      	mov	r1, r7
 8104bde:	202f      	movs	r0, #47	; 0x2f
 8104be0:	f004 fefc 	bl	81099dc <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 8104be4:	202f      	movs	r0, #47	; 0x2f
 8104be6:	f004 ff43 	bl	8109a70 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 6, 0);
 8104bea:	4622      	mov	r2, r4
 8104bec:	2106      	movs	r1, #6
 8104bee:	2039      	movs	r0, #57	; 0x39
 8104bf0:	f004 fef4 	bl	81099dc <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8104bf4:	2039      	movs	r0, #57	; 0x39
 8104bf6:	f004 ff3b 	bl	8109a70 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 2, 0);
 8104bfa:	4622      	mov	r2, r4
 8104bfc:	4649      	mov	r1, r9
 8104bfe:	203c      	movs	r0, #60	; 0x3c
 8104c00:	f004 feec 	bl	81099dc <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 8104c04:	203c      	movs	r0, #60	; 0x3c
 8104c06:	f004 ff33 	bl	8109a70 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 3, 0);
 8104c0a:	4622      	mov	r2, r4
 8104c0c:	4639      	mov	r1, r7
 8104c0e:	2045      	movs	r0, #69	; 0x45
 8104c10:	f004 fee4 	bl	81099dc <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8104c14:	2045      	movs	r0, #69	; 0x45
 8104c16:	e013      	b.n	8104c40 <main+0x340>
 8104c18:	e000ed00 	.word	0xe000ed00
 8104c1c:	40023800 	.word	0x40023800
 8104c20:	40021400 	.word	0x40021400
 8104c24:	40020400 	.word	0x40020400
 8104c28:	40021000 	.word	0x40021000
 8104c2c:	40020c00 	.word	0x40020c00
 8104c30:	40021800 	.word	0x40021800
 8104c34:	40020800 	.word	0x40020800
 8104c38:	40020000 	.word	0x40020000
 8104c3c:	40004400 	.word	0x40004400
 8104c40:	f004 ff16 	bl	8109a70 <HAL_NVIC_EnableIRQ>
	huart2.Instance = USART2;
 8104c44:	48bd      	ldr	r0, [pc, #756]	; (8104f3c <main+0x63c>)
	huart2.Init.BaudRate = 115200;
 8104c46:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
	if (HAL_RS485Ex_Init(&huart2, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK) {
 8104c4a:	4622      	mov	r2, r4
 8104c4c:	4621      	mov	r1, r4
	huart2.Init.Mode = UART_MODE_TX_RX;
 8104c4e:	f8c0 a014 	str.w	sl, [r0, #20]
	huart2.Init.Parity = UART_PARITY_NONE;
 8104c52:	6104      	str	r4, [r0, #16]
	huart2.Init.BaudRate = 115200;
 8104c54:	e9c0 5300 	strd	r5, r3, [r0]
	if (HAL_RS485Ex_Init(&huart2, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK) {
 8104c58:	4623      	mov	r3, r4
	huart2.Init.StopBits = UART_STOPBITS_1;
 8104c5a:	e9c0 4402 	strd	r4, r4, [r0, #8]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8104c5e:	e9c0 4406 	strd	r4, r4, [r0, #24]
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8104c62:	e9c0 4408 	strd	r4, r4, [r0, #32]
	if (HAL_RS485Ex_Init(&huart2, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK) {
 8104c66:	f00f fb95 	bl	8114394 <HAL_RS485Ex_Init>
 8104c6a:	2800      	cmp	r0, #0
 8104c6c:	f040 8446 	bne.w	81054fc <main+0xbfc>
	hadc1.Instance = ADC1;
 8104c70:	4cb3      	ldr	r4, [pc, #716]	; (8104f40 <main+0x640>)
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8104c72:	f44f 3580 	mov.w	r5, #65536	; 0x10000
 8104c76:	4bb3      	ldr	r3, [pc, #716]	; (8104f44 <main+0x644>)
	ADC_MultiModeTypeDef multimode = { 0 };
 8104c78:	9022      	str	r0, [sp, #136]	; 0x88
	ADC_ChannelConfTypeDef sConfig = { 0 };
 8104c7a:	9045      	str	r0, [sp, #276]	; 0x114
 8104c7c:	9048      	str	r0, [sp, #288]	; 0x120
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8104c7e:	60a0      	str	r0, [r4, #8]
	hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8104c80:	6120      	str	r0, [r4, #16]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8104c82:	f884 0020 	strb.w	r0, [r4, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8104c86:	62e0      	str	r0, [r4, #44]	; 0x2c
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8104c88:	60e0      	str	r0, [r4, #12]
	hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8104c8a:	6160      	str	r0, [r4, #20]
	hadc1.Init.ContinuousConvMode = ENABLE;
 8104c8c:	61a6      	str	r6, [r4, #24]
	hadc1.Init.NbrOfConversion = 1;
 8104c8e:	61e6      	str	r6, [r4, #28]
	hadc1.Init.DMAContinuousRequests = ENABLE;
 8104c90:	f884 6030 	strb.w	r6, [r4, #48]	; 0x30
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8104c94:	e9c4 3500 	strd	r3, r5, [r4]
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8104c98:	4bab      	ldr	r3, [pc, #684]	; (8104f48 <main+0x648>)
	ADC_MultiModeTypeDef multimode = { 0 };
 8104c9a:	e9cd 0023 	strd	r0, r0, [sp, #140]	; 0x8c
	ADC_ChannelConfTypeDef sConfig = { 0 };
 8104c9e:	e9cd 0046 	strd	r0, r0, [sp, #280]	; 0x118
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8104ca2:	4620      	mov	r0, r4
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8104ca4:	62a3      	str	r3, [r4, #40]	; 0x28
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8104ca6:	f004 fa59 	bl	810915c <HAL_ADC_Init>
 8104caa:	2800      	cmp	r0, #0
 8104cac:	f040 8426 	bne.w	81054fc <main+0xbfc>
	multimode.DMAAccessMode = ADC_DMAACCESSMODE_2;
 8104cb0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
	multimode.TwoSamplingDelay = ADC_TWOSAMPLINGDELAY_5CYCLES;
 8104cb4:	9024      	str	r0, [sp, #144]	; 0x90
	multimode.DMAAccessMode = ADC_DMAACCESSMODE_2;
 8104cb6:	2017      	movs	r0, #23
	if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK) {
 8104cb8:	a922      	add	r1, sp, #136	; 0x88
	multimode.DMAAccessMode = ADC_DMAACCESSMODE_2;
 8104cba:	e9cd 0322 	strd	r0, r3, [sp, #136]	; 0x88
	if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK) {
 8104cbe:	4620      	mov	r0, r4
 8104cc0:	f004 fe0c 	bl	81098dc <HAL_ADCEx_MultiModeConfigChannel>
 8104cc4:	2800      	cmp	r0, #0
 8104cc6:	f040 8419 	bne.w	81054fc <main+0xbfc>
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8104cca:	9047      	str	r0, [sp, #284]	; 0x11c
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8104ccc:	a945      	add	r1, sp, #276	; 0x114
 8104cce:	4620      	mov	r0, r4
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8104cd0:	e9cd 7645 	strd	r7, r6, [sp, #276]	; 0x114
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8104cd4:	f004 fd0e 	bl	81096f4 <HAL_ADC_ConfigChannel>
 8104cd8:	2800      	cmp	r0, #0
 8104cda:	f040 840f 	bne.w	81054fc <main+0xbfc>
	hadc2.Instance = ADC2;
 8104cde:	4c9b      	ldr	r4, [pc, #620]	; (8104f4c <main+0x64c>)
 8104ce0:	4b9b      	ldr	r3, [pc, #620]	; (8104f50 <main+0x650>)
	hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8104ce2:	6120      	str	r0, [r4, #16]
	hadc2.Init.DiscontinuousConvMode = DISABLE;
 8104ce4:	f884 0020 	strb.w	r0, [r4, #32]
	hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8104ce8:	60e0      	str	r0, [r4, #12]
	hadc2.Init.DMAContinuousRequests = DISABLE;
 8104cea:	f884 0030 	strb.w	r0, [r4, #48]	; 0x30
	hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8104cee:	6160      	str	r0, [r4, #20]
	hadc2.Init.ContinuousConvMode = ENABLE;
 8104cf0:	61a6      	str	r6, [r4, #24]
	hadc2.Init.NbrOfConversion = 1;
 8104cf2:	61e6      	str	r6, [r4, #28]
	hadc2.Instance = ADC2;
 8104cf4:	6023      	str	r3, [r4, #0]
	ADC_ChannelConfTypeDef sConfig = { 0 };
 8104cf6:	e9cd 0041 	strd	r0, r0, [sp, #260]	; 0x104
 8104cfa:	e9cd 0043 	strd	r0, r0, [sp, #268]	; 0x10c
	hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8104cfe:	e9c4 5001 	strd	r5, r0, [r4, #4]
	if (HAL_ADC_Init(&hadc2) != HAL_OK) {
 8104d02:	4620      	mov	r0, r4
 8104d04:	f004 fa2a 	bl	810915c <HAL_ADC_Init>
 8104d08:	2800      	cmp	r0, #0
 8104d0a:	f040 83f7 	bne.w	81054fc <main+0xbfc>
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8104d0e:	9043      	str	r0, [sp, #268]	; 0x10c
	if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK) {
 8104d10:	a941      	add	r1, sp, #260	; 0x104
 8104d12:	4620      	mov	r0, r4
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8104d14:	e9cd 7641 	strd	r7, r6, [sp, #260]	; 0x104
	if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK) {
 8104d18:	f004 fcec 	bl	81096f4 <HAL_ADC_ConfigChannel>
 8104d1c:	2800      	cmp	r0, #0
 8104d1e:	f040 83ed 	bne.w	81054fc <main+0xbfc>
	hadc3.Instance = ADC3;
 8104d22:	4c8c      	ldr	r4, [pc, #560]	; (8104f54 <main+0x654>)
 8104d24:	4b8c      	ldr	r3, [pc, #560]	; (8104f58 <main+0x658>)
	hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8104d26:	6120      	str	r0, [r4, #16]
	hadc3.Init.DiscontinuousConvMode = DISABLE;
 8104d28:	f884 0020 	strb.w	r0, [r4, #32]
	hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8104d2c:	60e0      	str	r0, [r4, #12]
	hadc3.Init.DMAContinuousRequests = DISABLE;
 8104d2e:	f884 0030 	strb.w	r0, [r4, #48]	; 0x30
	hadc3.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8104d32:	6160      	str	r0, [r4, #20]
	hadc3.Init.ContinuousConvMode = ENABLE;
 8104d34:	61a6      	str	r6, [r4, #24]
	hadc3.Init.NbrOfConversion = 1;
 8104d36:	61e6      	str	r6, [r4, #28]
	hadc3.Instance = ADC3;
 8104d38:	6023      	str	r3, [r4, #0]
	ADC_ChannelConfTypeDef sConfig = { 0 };
 8104d3a:	e9cd 003d 	strd	r0, r0, [sp, #244]	; 0xf4
 8104d3e:	e9cd 003f 	strd	r0, r0, [sp, #252]	; 0xfc
	hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8104d42:	e9c4 5001 	strd	r5, r0, [r4, #4]
	if (HAL_ADC_Init(&hadc3) != HAL_OK) {
 8104d46:	4620      	mov	r0, r4
 8104d48:	f004 fa08 	bl	810915c <HAL_ADC_Init>
 8104d4c:	2800      	cmp	r0, #0
 8104d4e:	f040 83d5 	bne.w	81054fc <main+0xbfc>
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8104d52:	903f      	str	r0, [sp, #252]	; 0xfc
	if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK) {
 8104d54:	a93d      	add	r1, sp, #244	; 0xf4
 8104d56:	4620      	mov	r0, r4
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8104d58:	e9cd 763d 	strd	r7, r6, [sp, #244]	; 0xf4
	if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK) {
 8104d5c:	f004 fcca 	bl	81096f4 <HAL_ADC_ConfigChannel>
 8104d60:	2800      	cmp	r0, #0
 8104d62:	f040 83cb 	bne.w	81054fc <main+0xbfc>
	hrng.Instance = RNG;
 8104d66:	487d      	ldr	r0, [pc, #500]	; (8104f5c <main+0x65c>)
 8104d68:	4b7d      	ldr	r3, [pc, #500]	; (8104f60 <main+0x660>)
 8104d6a:	6003      	str	r3, [r0, #0]
	if (HAL_RNG_Init(&hrng) != HAL_OK) {
 8104d6c:	f00a fcd2 	bl	810f714 <HAL_RNG_Init>
 8104d70:	2800      	cmp	r0, #0
 8104d72:	f040 83c3 	bne.w	81054fc <main+0xbfc>
	htim6.Instance = TIM6;
 8104d76:	4b7b      	ldr	r3, [pc, #492]	; (8104f64 <main+0x664>)
	htim6.Init.Prescaler = 10800;
 8104d78:	f642 2230 	movw	r2, #10800	; 0x2a30
 8104d7c:	497a      	ldr	r1, [pc, #488]	; (8104f68 <main+0x668>)
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8104d7e:	9021      	str	r0, [sp, #132]	; 0x84
	htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8104d80:	6098      	str	r0, [r3, #8]
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8104d82:	f8c3 8018 	str.w	r8, [r3, #24]
	htim6.Init.Prescaler = 10800;
 8104d86:	e9c3 1200 	strd	r1, r2, [r3]
	htim6.Init.Period = 10000;
 8104d8a:	f242 7210 	movw	r2, #10000	; 0x2710
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8104d8e:	e9cd 001f 	strd	r0, r0, [sp, #124]	; 0x7c
	if (HAL_TIM_Base_Init(&htim6) != HAL_OK) {
 8104d92:	4618      	mov	r0, r3
	htim6.Init.Period = 10000;
 8104d94:	60da      	str	r2, [r3, #12]
	if (HAL_TIM_Base_Init(&htim6) != HAL_OK) {
 8104d96:	f00c faad 	bl	81112f4 <HAL_TIM_Base_Init>
 8104d9a:	2800      	cmp	r0, #0
 8104d9c:	f040 83ae 	bne.w	81054fc <main+0xbfc>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_ENABLE;
 8104da0:	2310      	movs	r3, #16
	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK) {
 8104da2:	a91f      	add	r1, sp, #124	; 0x7c
 8104da4:	486f      	ldr	r0, [pc, #444]	; (8104f64 <main+0x664>)
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_ENABLE;
 8104da6:	931f      	str	r3, [sp, #124]	; 0x7c
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8104da8:	2300      	movs	r3, #0
 8104daa:	9321      	str	r3, [sp, #132]	; 0x84
	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK) {
 8104dac:	f00d ff0c 	bl	8112bc8 <HAL_TIMEx_MasterConfigSynchronization>
 8104db0:	2800      	cmp	r0, #0
 8104db2:	f040 83a3 	bne.w	81054fc <main+0xbfc>
	htim3.Instance = TIM3;
 8104db6:	4c6d      	ldr	r4, [pc, #436]	; (8104f6c <main+0x66c>)
	htim3.Init.Prescaler = 10800;
 8104db8:	f642 2330 	movw	r3, #10800	; 0x2a30
 8104dbc:	f8df a1d0 	ldr.w	sl, [pc, #464]	; 8104f90 <main+0x690>
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8104dc0:	2780      	movs	r7, #128	; 0x80
	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8104dc2:	9039      	str	r0, [sp, #228]	; 0xe4
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8104dc4:	905b      	str	r0, [sp, #364]	; 0x16c
	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8104dc6:	903c      	str	r0, [sp, #240]	; 0xf0
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8104dc8:	60a0      	str	r0, [r4, #8]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8104dca:	6120      	str	r0, [r4, #16]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8104dcc:	901c      	str	r0, [sp, #112]	; 0x70
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8104dce:	61a7      	str	r7, [r4, #24]
	htim3.Init.Prescaler = 10800;
 8104dd0:	e9c4 a300 	strd	sl, r3, [r4]
	htim3.Init.Period = 10000;
 8104dd4:	f242 7310 	movw	r3, #10000	; 0x2710
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8104dd8:	e9cd 0055 	strd	r0, r0, [sp, #340]	; 0x154
 8104ddc:	e9cd 0057 	strd	r0, r0, [sp, #348]	; 0x15c
 8104de0:	e9cd 0059 	strd	r0, r0, [sp, #356]	; 0x164
	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8104de4:	e9cd 003a 	strd	r0, r0, [sp, #232]	; 0xe8
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8104de8:	e9cd 001d 	strd	r0, r0, [sp, #116]	; 0x74
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 8104dec:	4620      	mov	r0, r4
	htim3.Init.Period = 10000;
 8104dee:	60e3      	str	r3, [r4, #12]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 8104df0:	f00c fa80 	bl	81112f4 <HAL_TIM_Base_Init>
 8104df4:	2800      	cmp	r0, #0
 8104df6:	f040 8381 	bne.w	81054fc <main+0xbfc>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8104dfa:	f44f 5680 	mov.w	r6, #4096	; 0x1000
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 8104dfe:	a939      	add	r1, sp, #228	; 0xe4
 8104e00:	4620      	mov	r0, r4
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8104e02:	9639      	str	r6, [sp, #228]	; 0xe4
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 8104e04:	f00b fd0c 	bl	8110820 <HAL_TIM_ConfigClockSource>
 8104e08:	2800      	cmp	r0, #0
 8104e0a:	f040 8377 	bne.w	81054fc <main+0xbfc>
	if (HAL_TIM_PWM_Init(&htim3) != HAL_OK) {
 8104e0e:	4620      	mov	r0, r4
 8104e10:	f00c fc0c 	bl	811162c <HAL_TIM_PWM_Init>
 8104e14:	2800      	cmp	r0, #0
 8104e16:	f040 8371 	bne.w	81054fc <main+0xbfc>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8104e1a:	901c      	str	r0, [sp, #112]	; 0x70
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK) {
 8104e1c:	a91c      	add	r1, sp, #112	; 0x70
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8104e1e:	901e      	str	r0, [sp, #120]	; 0x78
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK) {
 8104e20:	4620      	mov	r0, r4
 8104e22:	f00d fed1 	bl	8112bc8 <HAL_TIMEx_MasterConfigSynchronization>
 8104e26:	2800      	cmp	r0, #0
 8104e28:	f040 8368 	bne.w	81054fc <main+0xbfc>
	sConfigOC.Pulse = 10;
 8104e2c:	230a      	movs	r3, #10
 8104e2e:	f04f 0960 	mov.w	r9, #96	; 0x60
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8104e32:	9057      	str	r0, [sp, #348]	; 0x15c
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK) {
 8104e34:	2204      	movs	r2, #4
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8104e36:	9059      	str	r0, [sp, #356]	; 0x164
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK) {
 8104e38:	a955      	add	r1, sp, #340	; 0x154
 8104e3a:	4620      	mov	r0, r4
	sConfigOC.Pulse = 10;
 8104e3c:	e9cd 9355 	strd	r9, r3, [sp, #340]	; 0x154
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK) {
 8104e40:	f00c ff72 	bl	8111d28 <HAL_TIM_PWM_ConfigChannel>
 8104e44:	4605      	mov	r5, r0
 8104e46:	2800      	cmp	r0, #0
 8104e48:	f040 8358 	bne.w	81054fc <main+0xbfc>
	HAL_TIM_MspPostInit(&htim3);
 8104e4c:	4620      	mov	r0, r4
	htim7.Instance = TIM7;
 8104e4e:	4c48      	ldr	r4, [pc, #288]	; (8104f70 <main+0x670>)
	HAL_TIM_MspPostInit(&htim3);
 8104e50:	f002 fd58 	bl	8107904 <HAL_TIM_MspPostInit>
	htim7.Instance = TIM7;
 8104e54:	4b47      	ldr	r3, [pc, #284]	; (8104f74 <main+0x674>)
	if (HAL_TIM_Base_Init(&htim7) != HAL_OK) {
 8104e56:	4620      	mov	r0, r4
	htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8104e58:	61a7      	str	r7, [r4, #24]
	htim7.Instance = TIM7;
 8104e5a:	6023      	str	r3, [r4, #0]
	htim7.Init.Period = 9600;
 8104e5c:	f44f 5316 	mov.w	r3, #9600	; 0x2580
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8104e60:	951b      	str	r5, [sp, #108]	; 0x6c
	htim7.Init.Period = 9600;
 8104e62:	60e3      	str	r3, [r4, #12]
	htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8104e64:	e9c4 5501 	strd	r5, r5, [r4, #4]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8104e68:	e9cd 5519 	strd	r5, r5, [sp, #100]	; 0x64
	if (HAL_TIM_Base_Init(&htim7) != HAL_OK) {
 8104e6c:	f00c fa42 	bl	81112f4 <HAL_TIM_Base_Init>
 8104e70:	2800      	cmp	r0, #0
 8104e72:	f040 8343 	bne.w	81054fc <main+0xbfc>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8104e76:	2320      	movs	r3, #32
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8104e78:	901b      	str	r0, [sp, #108]	; 0x6c
	if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK) {
 8104e7a:	a919      	add	r1, sp, #100	; 0x64
 8104e7c:	4620      	mov	r0, r4
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8104e7e:	9319      	str	r3, [sp, #100]	; 0x64
	if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK) {
 8104e80:	f00d fea2 	bl	8112bc8 <HAL_TIMEx_MasterConfigSynchronization>
 8104e84:	2800      	cmp	r0, #0
 8104e86:	f040 8339 	bne.w	81054fc <main+0xbfc>
	htim1.Instance = TIM1;
 8104e8a:	4c3b      	ldr	r4, [pc, #236]	; (8104f78 <main+0x678>)
 8104e8c:	4b3b      	ldr	r3, [pc, #236]	; (8104f7c <main+0x67c>)
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8104e8e:	61a0      	str	r0, [r4, #24]
	htim1.Instance = TIM1;
 8104e90:	6023      	str	r3, [r4, #0]
	htim1.Init.Period = 65535;
 8104e92:	f64f 73ff 	movw	r3, #65535	; 0xffff
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8104e96:	9018      	str	r0, [sp, #96]	; 0x60
	htim1.Init.Period = 65535;
 8104e98:	60e3      	str	r3, [r4, #12]
	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8104e9a:	e9cd 0035 	strd	r0, r0, [sp, #212]	; 0xd4
 8104e9e:	e9cd 0037 	strd	r0, r0, [sp, #220]	; 0xdc
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8104ea2:	e9c4 0001 	strd	r0, r0, [r4, #4]
	htim1.Init.RepetitionCounter = 0;
 8104ea6:	e9c4 0004 	strd	r0, r0, [r4, #16]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8104eaa:	e9cd 0016 	strd	r0, r0, [sp, #88]	; 0x58
	if (HAL_TIM_Base_Init(&htim1) != HAL_OK) {
 8104eae:	4620      	mov	r0, r4
 8104eb0:	f00c fa20 	bl	81112f4 <HAL_TIM_Base_Init>
 8104eb4:	2800      	cmp	r0, #0
 8104eb6:	f040 8321 	bne.w	81054fc <main+0xbfc>
	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK) {
 8104eba:	a935      	add	r1, sp, #212	; 0xd4
 8104ebc:	4620      	mov	r0, r4
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8104ebe:	9635      	str	r6, [sp, #212]	; 0xd4
	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK) {
 8104ec0:	f00b fcae 	bl	8110820 <HAL_TIM_ConfigClockSource>
 8104ec4:	2800      	cmp	r0, #0
 8104ec6:	f040 8319 	bne.w	81054fc <main+0xbfc>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8104eca:	2300      	movs	r3, #0
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK) {
 8104ecc:	a916      	add	r1, sp, #88	; 0x58
 8104ece:	4620      	mov	r0, r4
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8104ed0:	9318      	str	r3, [sp, #96]	; 0x60
	sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8104ed2:	e9cd 3316 	strd	r3, r3, [sp, #88]	; 0x58
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK) {
 8104ed6:	f00d fe77 	bl	8112bc8 <HAL_TIMEx_MasterConfigSynchronization>
 8104eda:	4603      	mov	r3, r0
 8104edc:	2800      	cmp	r0, #0
 8104ede:	f040 830d 	bne.w	81054fc <main+0xbfc>
	hcrc.Instance = CRC;
 8104ee2:	4827      	ldr	r0, [pc, #156]	; (8104f80 <main+0x680>)
	hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8104ee4:	2601      	movs	r6, #1
	hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8104ee6:	8083      	strh	r3, [r0, #4]
	hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8104ee8:	6206      	str	r6, [r0, #32]
	hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8104eea:	e9c0 3305 	strd	r3, r3, [r0, #20]
	hcrc.Instance = CRC;
 8104eee:	4b25      	ldr	r3, [pc, #148]	; (8104f84 <main+0x684>)
 8104ef0:	6003      	str	r3, [r0, #0]
	if (HAL_CRC_Init(&hcrc) != HAL_OK) {
 8104ef2:	f004 fdeb 	bl	8109acc <HAL_CRC_Init>
 8104ef6:	2800      	cmp	r0, #0
 8104ef8:	f040 8300 	bne.w	81054fc <main+0xbfc>
	htim2.Instance = TIM2;
 8104efc:	4c22      	ldr	r4, [pc, #136]	; (8104f88 <main+0x688>)
 8104efe:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8104f02:	902d      	str	r0, [sp, #180]	; 0xb4
	TIM_SlaveConfigTypeDef sSlaveConfig = { 0 };
 8104f04:	ad49      	add	r5, sp, #292	; 0x124
	htim2.Instance = TIM2;
 8104f06:	6023      	str	r3, [r4, #0]
	htim2.Init.Period = 4000000000;
 8104f08:	4b20      	ldr	r3, [pc, #128]	; (8104f8c <main+0x68c>)
	TIM_SlaveConfigTypeDef sSlaveConfig = { 0 };
 8104f0a:	9049      	str	r0, [sp, #292]	; 0x124
	TIM_IC_InitTypeDef sConfigIC = { 0 };
 8104f0c:	9031      	str	r0, [sp, #196]	; 0xc4
	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8104f0e:	9030      	str	r0, [sp, #192]	; 0xc0
	TIM_IC_InitTypeDef sConfigIC = { 0 };
 8104f10:	9034      	str	r0, [sp, #208]	; 0xd0
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8104f12:	6120      	str	r0, [r4, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8104f14:	61a0      	str	r0, [r4, #24]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8104f16:	9015      	str	r0, [sp, #84]	; 0x54
	htim2.Init.Period = 4000000000;
 8104f18:	60e3      	str	r3, [r4, #12]
	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8104f1a:	e9cd 002e 	strd	r0, r0, [sp, #184]	; 0xb8
	TIM_SlaveConfigTypeDef sSlaveConfig = { 0 };
 8104f1e:	e9cd 004a 	strd	r0, r0, [sp, #296]	; 0x128
 8104f22:	e9cd 004c 	strd	r0, r0, [sp, #304]	; 0x130
	TIM_IC_InitTypeDef sConfigIC = { 0 };
 8104f26:	e9cd 0032 	strd	r0, r0, [sp, #200]	; 0xc8
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8104f2a:	e9c4 0001 	strd	r0, r0, [r4, #4]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8104f2e:	e9cd 0013 	strd	r0, r0, [sp, #76]	; 0x4c
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 8104f32:	4620      	mov	r0, r4
 8104f34:	f00c f9de 	bl	81112f4 <HAL_TIM_Base_Init>
 8104f38:	e02c      	b.n	8104f94 <main+0x694>
 8104f3a:	bf00      	nop
 8104f3c:	20002a0c 	.word	0x20002a0c
 8104f40:	2000216c 	.word	0x2000216c
 8104f44:	40012000 	.word	0x40012000
 8104f48:	0f000001 	.word	0x0f000001
 8104f4c:	200021b4 	.word	0x200021b4
 8104f50:	40012100 	.word	0x40012100
 8104f54:	200021fc 	.word	0x200021fc
 8104f58:	40012200 	.word	0x40012200
 8104f5c:	20002670 	.word	0x20002670
 8104f60:	50060800 	.word	0x50060800
 8104f64:	20002974 	.word	0x20002974
 8104f68:	40001000 	.word	0x40001000
 8104f6c:	20002890 	.word	0x20002890
 8104f70:	200029c0 	.word	0x200029c0
 8104f74:	40001400 	.word	0x40001400
 8104f78:	200027ac 	.word	0x200027ac
 8104f7c:	40010000 	.word	0x40010000
 8104f80:	20002244 	.word	0x20002244
 8104f84:	40023000 	.word	0x40023000
 8104f88:	20002844 	.word	0x20002844
 8104f8c:	ee6b2800 	.word	0xee6b2800
 8104f90:	40000400 	.word	0x40000400
 8104f94:	2800      	cmp	r0, #0
 8104f96:	f040 82b1 	bne.w	81054fc <main+0xbfc>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8104f9a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8104f9e:	a92d      	add	r1, sp, #180	; 0xb4
 8104fa0:	4620      	mov	r0, r4
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8104fa2:	932d      	str	r3, [sp, #180]	; 0xb4
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8104fa4:	f00b fc3c 	bl	8110820 <HAL_TIM_ConfigClockSource>
 8104fa8:	2800      	cmp	r0, #0
 8104faa:	f040 82a7 	bne.w	81054fc <main+0xbfc>
	if (HAL_TIM_IC_Init(&htim2) != HAL_OK) {
 8104fae:	4620      	mov	r0, r4
 8104fb0:	f00c fc0a 	bl	81117c8 <HAL_TIM_IC_Init>
 8104fb4:	2800      	cmp	r0, #0
 8104fb6:	f040 82a1 	bne.w	81054fc <main+0xbfc>
	sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8104fba:	2704      	movs	r7, #4
 8104fbc:	2350      	movs	r3, #80	; 0x50
	sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8104fbe:	904b      	str	r0, [sp, #300]	; 0x12c
	if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK) {
 8104fc0:	4629      	mov	r1, r5
	sSlaveConfig.TriggerFilter = 0;
 8104fc2:	904d      	str	r0, [sp, #308]	; 0x134
	if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK) {
 8104fc4:	4620      	mov	r0, r4
	sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8104fc6:	e9cd 7349 	strd	r7, r3, [sp, #292]	; 0x124
	if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK) {
 8104fca:	f00b ff03 	bl	8110dd4 <HAL_TIM_SlaveConfigSynchro>
 8104fce:	2800      	cmp	r0, #0
 8104fd0:	f040 8294 	bne.w	81054fc <main+0xbfc>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8104fd4:	9013      	str	r0, [sp, #76]	; 0x4c
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK) {
 8104fd6:	a913      	add	r1, sp, #76	; 0x4c
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8104fd8:	9015      	str	r0, [sp, #84]	; 0x54
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK) {
 8104fda:	4620      	mov	r0, r4
 8104fdc:	f00d fdf4 	bl	8112bc8 <HAL_TIMEx_MasterConfigSynchronization>
 8104fe0:	4602      	mov	r2, r0
 8104fe2:	2800      	cmp	r0, #0
 8104fe4:	f040 828a 	bne.w	81054fc <main+0xbfc>
	if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK) {
 8104fe8:	a931      	add	r1, sp, #196	; 0xc4
	sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8104fea:	e9cd 0631 	strd	r0, r6, [sp, #196]	; 0xc4
	sConfigIC.ICFilter = 0;
 8104fee:	e9cd 0033 	strd	r0, r0, [sp, #204]	; 0xcc
	if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK) {
 8104ff2:	4620      	mov	r0, r4
 8104ff4:	f00d f8b8 	bl	8112168 <HAL_TIM_IC_ConfigChannel>
 8104ff8:	2800      	cmp	r0, #0
 8104ffa:	f040 827f 	bne.w	81054fc <main+0xbfc>
	sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8104ffe:	2302      	movs	r3, #2
	if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK) {
 8105000:	463a      	mov	r2, r7
 8105002:	a931      	add	r1, sp, #196	; 0xc4
 8105004:	4620      	mov	r0, r4
	sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8105006:	9332      	str	r3, [sp, #200]	; 0xc8
	if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK) {
 8105008:	f00d f8ae 	bl	8112168 <HAL_TIM_IC_ConfigChannel>
 810500c:	2800      	cmp	r0, #0
 810500e:	f040 8275 	bne.w	81054fc <main+0xbfc>
	if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK) {
 8105012:	a931      	add	r1, sp, #196	; 0xc4
 8105014:	4620      	mov	r0, r4
 8105016:	2208      	movs	r2, #8
	sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8105018:	9632      	str	r6, [sp, #200]	; 0xc8
	if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK) {
 810501a:	f00d f8a5 	bl	8112168 <HAL_TIM_IC_ConfigChannel>
 810501e:	2800      	cmp	r0, #0
 8105020:	f040 826c 	bne.w	81054fc <main+0xbfc>
	huart6.Instance = USART6;
 8105024:	48c1      	ldr	r0, [pc, #772]	; (810532c <main+0xa2c>)
	huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8105026:	2300      	movs	r3, #0
	huart6.Init.BaudRate = 9600;
 8105028:	f44f 5816 	mov.w	r8, #9600	; 0x2580
	huart6.Init.Mode = UART_MODE_TX_RX;
 810502c:	260c      	movs	r6, #12
	huart6.Init.Parity = UART_PARITY_NONE;
 810502e:	6103      	str	r3, [r0, #16]
	huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8105030:	6203      	str	r3, [r0, #32]
	huart6.Init.Mode = UART_MODE_TX_RX;
 8105032:	6146      	str	r6, [r0, #20]
	huart6.Init.StopBits = UART_STOPBITS_1;
 8105034:	e9c0 3302 	strd	r3, r3, [r0, #8]
	huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8105038:	e9c0 3306 	strd	r3, r3, [r0, #24]
	huart6.Init.BaudRate = 9600;
 810503c:	4bbc      	ldr	r3, [pc, #752]	; (8105330 <main+0xa30>)
 810503e:	e9c0 3800 	strd	r3, r8, [r0]
	huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 8105042:	2310      	movs	r3, #16
 8105044:	6243      	str	r3, [r0, #36]	; 0x24
	huart6.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 8105046:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 810504a:	6383      	str	r3, [r0, #56]	; 0x38
	if (HAL_UART_Init(&huart6) != HAL_OK) {
 810504c:	f00e ff8a 	bl	8113f64 <HAL_UART_Init>
 8105050:	2800      	cmp	r0, #0
 8105052:	f040 8253 	bne.w	81054fc <main+0xbfc>
	hdac.Instance = DAC;
 8105056:	4cb7      	ldr	r4, [pc, #732]	; (8105334 <main+0xa34>)
 8105058:	4bb7      	ldr	r3, [pc, #732]	; (8105338 <main+0xa38>)
	DAC_ChannelConfTypeDef sConfig = { 0 };
 810505a:	e9cd 000b 	strd	r0, r0, [sp, #44]	; 0x2c
	if (HAL_DAC_Init(&hdac) != HAL_OK) {
 810505e:	4620      	mov	r0, r4
	hdac.Instance = DAC;
 8105060:	6023      	str	r3, [r4, #0]
	if (HAL_DAC_Init(&hdac) != HAL_OK) {
 8105062:	f004 fdef 	bl	8109c44 <HAL_DAC_Init>
 8105066:	4602      	mov	r2, r0
 8105068:	2800      	cmp	r0, #0
 810506a:	f040 8247 	bne.w	81054fc <main+0xbfc>
	sConfig.DAC_Trigger = DAC_TRIGGER_T7_TRGO;
 810506e:	2314      	movs	r3, #20
	if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK) {
 8105070:	4620      	mov	r0, r4
 8105072:	a90b      	add	r1, sp, #44	; 0x2c
	sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8105074:	920c      	str	r2, [sp, #48]	; 0x30
	sConfig.DAC_Trigger = DAC_TRIGGER_T7_TRGO;
 8105076:	930b      	str	r3, [sp, #44]	; 0x2c
	if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK) {
 8105078:	f004 ff40 	bl	8109efc <HAL_DAC_ConfigChannel>
 810507c:	4607      	mov	r7, r0
 810507e:	2800      	cmp	r0, #0
 8105080:	f040 823c 	bne.w	81054fc <main+0xbfc>
	MX_FATFS_Init();
 8105084:	f00f ffe2 	bl	811504c <MX_FATFS_Init>
	hi2c1.Instance = I2C1;
 8105088:	4cac      	ldr	r4, [pc, #688]	; (810533c <main+0xa3c>)
 810508a:	4bad      	ldr	r3, [pc, #692]	; (8105340 <main+0xa40>)
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 810508c:	4620      	mov	r0, r4
	hi2c1.Init.OwnAddress1 = 0;
 810508e:	60a7      	str	r7, [r4, #8]
	hi2c1.Instance = I2C1;
 8105090:	6023      	str	r3, [r4, #0]
	hi2c1.Init.Timing = 0x20404768;
 8105092:	f1a3 53fe 	sub.w	r3, r3, #532676608	; 0x1fc00000
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8105096:	6227      	str	r7, [r4, #32]
	hi2c1.Init.Timing = 0x20404768;
 8105098:	f6a3 4398 	subw	r3, r3, #3224	; 0xc98
 810509c:	6063      	str	r3, [r4, #4]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 810509e:	2301      	movs	r3, #1
	hi2c1.Init.OwnAddress2 = 0;
 81050a0:	e9c4 7704 	strd	r7, r7, [r4, #16]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 81050a4:	e9c4 7706 	strd	r7, r7, [r4, #24]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 81050a8:	60e3      	str	r3, [r4, #12]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 81050aa:	f007 fff5 	bl	810d098 <HAL_I2C_Init>
 81050ae:	4601      	mov	r1, r0
 81050b0:	2800      	cmp	r0, #0
 81050b2:	f040 8223 	bne.w	81054fc <main+0xbfc>
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK) {
 81050b6:	4620      	mov	r0, r4
 81050b8:	f008 fb46 	bl	810d748 <HAL_I2CEx_ConfigAnalogFilter>
 81050bc:	4601      	mov	r1, r0
 81050be:	2800      	cmp	r0, #0
 81050c0:	f040 821c 	bne.w	81054fc <main+0xbfc>
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK) {
 81050c4:	4620      	mov	r0, r4
 81050c6:	f008 fb91 	bl	810d7ec <HAL_I2CEx_ConfigDigitalFilter>
 81050ca:	4603      	mov	r3, r0
 81050cc:	2800      	cmp	r0, #0
 81050ce:	f040 8215 	bne.w	81054fc <main+0xbfc>
	huart4.Instance = UART4;
 81050d2:	489c      	ldr	r0, [pc, #624]	; (8105344 <main+0xa44>)
	huart4.Init.BaudRate = 115200;
 81050d4:	f44f 37e1 	mov.w	r7, #115200	; 0x1c200
	huart4.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 81050d8:	f44f 7440 	mov.w	r4, #768	; 0x300
	huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 81050dc:	6243      	str	r3, [r0, #36]	; 0x24
	huart4.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 81050de:	6184      	str	r4, [r0, #24]
	huart4.Init.StopBits = UART_STOPBITS_1;
 81050e0:	e9c0 3302 	strd	r3, r3, [r0, #8]
	huart4.Init.Mode = UART_MODE_TX_RX;
 81050e4:	e9c0 3604 	strd	r3, r6, [r0, #16]
	huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 81050e8:	e9c0 3307 	strd	r3, r3, [r0, #28]
	huart4.Init.BaudRate = 115200;
 81050ec:	4b96      	ldr	r3, [pc, #600]	; (8105348 <main+0xa48>)
 81050ee:	e9c0 3700 	strd	r3, r7, [r0]
	if (HAL_UART_Init(&huart4) != HAL_OK) {
 81050f2:	f00e ff37 	bl	8113f64 <HAL_UART_Init>
 81050f6:	4603      	mov	r3, r0
 81050f8:	2800      	cmp	r0, #0
 81050fa:	f040 81ff 	bne.w	81054fc <main+0xbfc>
	huart5.Instance = UART5;
 81050fe:	4893      	ldr	r0, [pc, #588]	; (810534c <main+0xa4c>)
	huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8105100:	e9c0 8301 	strd	r8, r3, [r0, #4]
	huart5.Init.Parity = UART_PARITY_NONE;
 8105104:	e9c0 3303 	strd	r3, r3, [r0, #12]
	huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8105108:	e9c0 6305 	strd	r6, r3, [r0, #20]
	huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 810510c:	e9c0 3307 	strd	r3, r3, [r0, #28]
	huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8105110:	6243      	str	r3, [r0, #36]	; 0x24
	huart5.Instance = UART5;
 8105112:	4b8f      	ldr	r3, [pc, #572]	; (8105350 <main+0xa50>)
 8105114:	6003      	str	r3, [r0, #0]
	if (HAL_UART_Init(&huart5) != HAL_OK) {
 8105116:	f00e ff25 	bl	8113f64 <HAL_UART_Init>
 810511a:	4602      	mov	r2, r0
 810511c:	2800      	cmp	r0, #0
 810511e:	f040 81ed 	bne.w	81054fc <main+0xbfc>
	huart3.Instance = USART3;
 8105122:	488c      	ldr	r0, [pc, #560]	; (8105354 <main+0xa54>)
	if (HAL_MultiProcessor_Init(&huart3, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK) {
 8105124:	4611      	mov	r1, r2
	huart3.Instance = USART3;
 8105126:	4b8c      	ldr	r3, [pc, #560]	; (8105358 <main+0xa58>)
	huart3.Init.BaudRate = 115200;
 8105128:	6047      	str	r7, [r0, #4]
	huart3.Instance = USART3;
 810512a:	6003      	str	r3, [r0, #0]
	huart3.Init.Mode = UART_MODE_TX_RX;
 810512c:	6146      	str	r6, [r0, #20]
	huart3.Init.Parity = UART_PARITY_NONE;
 810512e:	6102      	str	r2, [r0, #16]
	huart3.Init.StopBits = UART_STOPBITS_1;
 8105130:	e9c0 2202 	strd	r2, r2, [r0, #8]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8105134:	e9c0 2206 	strd	r2, r2, [r0, #24]
	huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8105138:	e9c0 2208 	strd	r2, r2, [r0, #32]
	if (HAL_MultiProcessor_Init(&huart3, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK) {
 810513c:	f00e ffc0 	bl	81140c0 <HAL_MultiProcessor_Init>
 8105140:	4603      	mov	r3, r0
 8105142:	2800      	cmp	r0, #0
 8105144:	f040 81da 	bne.w	81054fc <main+0xbfc>
	hspi4.Instance = SPI4;
 8105148:	4884      	ldr	r0, [pc, #528]	; (810535c <main+0xa5c>)
	hspi4.Init.Mode = SPI_MODE_MASTER;
 810514a:	4a85      	ldr	r2, [pc, #532]	; (8105360 <main+0xa60>)
	hspi4.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 810514c:	6303      	str	r3, [r0, #48]	; 0x30
	hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 810514e:	e9c0 3402 	strd	r3, r4, [r0, #8]
	hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8105152:	e9c0 3304 	strd	r3, r3, [r0, #16]
	hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8105156:	e9c0 3307 	strd	r3, r3, [r0, #28]
	hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 810515a:	e9c0 3309 	strd	r3, r3, [r0, #36]	; 0x24
	hspi4.Init.Mode = SPI_MODE_MASTER;
 810515e:	f44f 7382 	mov.w	r3, #260	; 0x104
 8105162:	e9c0 2300 	strd	r2, r3, [r0]
	hspi4.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8105166:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 810516a:	6183      	str	r3, [r0, #24]
	hspi4.Init.CRCPolynomial = 7;
 810516c:	2307      	movs	r3, #7
 810516e:	62c3      	str	r3, [r0, #44]	; 0x2c
	hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8105170:	2308      	movs	r3, #8
 8105172:	6343      	str	r3, [r0, #52]	; 0x34
	if (HAL_SPI_Init(&hspi4) != HAL_OK) {
 8105174:	f00a fc04 	bl	810f980 <HAL_SPI_Init>
 8105178:	2800      	cmp	r0, #0
 810517a:	f040 81bf 	bne.w	81054fc <main+0xbfc>
	hspi3.Instance = SPI3;
 810517e:	4879      	ldr	r0, [pc, #484]	; (8105364 <main+0xa64>)
	hspi3.Init.Mode = SPI_MODE_SLAVE;
 8105180:	2300      	movs	r3, #0
	hspi3.Init.NSS = SPI_NSS_SOFT;
 8105182:	f44f 7600 	mov.w	r6, #512	; 0x200
	hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8105186:	6283      	str	r3, [r0, #40]	; 0x28
	hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8105188:	60c4      	str	r4, [r0, #12]
	hspi3.Init.CRCPolynomial = 7;
 810518a:	2407      	movs	r4, #7
	hspi3.Init.NSS = SPI_NSS_SOFT;
 810518c:	6186      	str	r6, [r0, #24]
	hspi3.Init.CRCPolynomial = 7;
 810518e:	62c4      	str	r4, [r0, #44]	; 0x2c
	hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8105190:	e9c0 3301 	strd	r3, r3, [r0, #4]
	hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8105194:	e9c0 3304 	strd	r3, r3, [r0, #16]
	hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8105198:	e9c0 3308 	strd	r3, r3, [r0, #32]
	hspi3.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 810519c:	e9c0 330c 	strd	r3, r3, [r0, #48]	; 0x30
	hspi3.Instance = SPI3;
 81051a0:	4b71      	ldr	r3, [pc, #452]	; (8105368 <main+0xa68>)
 81051a2:	6003      	str	r3, [r0, #0]
	if (HAL_SPI_Init(&hspi3) != HAL_OK) {
 81051a4:	f00a fbec 	bl	810f980 <HAL_SPI_Init>
 81051a8:	4603      	mov	r3, r0
 81051aa:	2800      	cmp	r0, #0
 81051ac:	f040 81a6 	bne.w	81054fc <main+0xbfc>
	hspi2.Instance = SPI2;
 81051b0:	486e      	ldr	r0, [pc, #440]	; (810536c <main+0xa6c>)
	hspi2.Init.Mode = SPI_MODE_MASTER;
 81051b2:	f8df 81e8 	ldr.w	r8, [pc, #488]	; 810539c <main+0xa9c>
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 81051b6:	6083      	str	r3, [r0, #8]
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 81051b8:	6283      	str	r3, [r0, #40]	; 0x28
	hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 81051ba:	6303      	str	r3, [r0, #48]	; 0x30
	hspi2.Init.NSS = SPI_NSS_SOFT;
 81051bc:	6186      	str	r6, [r0, #24]
	hspi2.Init.CRCPolynomial = 7;
 81051be:	62c4      	str	r4, [r0, #44]	; 0x2c
	hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 81051c0:	e9c0 3304 	strd	r3, r3, [r0, #16]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 81051c4:	e9c0 3308 	strd	r3, r3, [r0, #32]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 81051c8:	f44f 7382 	mov.w	r3, #260	; 0x104
 81051cc:	e9c0 8300 	strd	r8, r3, [r0]
	hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 81051d0:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 81051d4:	60c3      	str	r3, [r0, #12]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 81051d6:	2338      	movs	r3, #56	; 0x38
 81051d8:	61c3      	str	r3, [r0, #28]
	hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 81051da:	2308      	movs	r3, #8
 81051dc:	6343      	str	r3, [r0, #52]	; 0x34
	if (HAL_SPI_Init(&hspi2) != HAL_OK) {
 81051de:	f00a fbcf 	bl	810f980 <HAL_SPI_Init>
 81051e2:	2800      	cmp	r0, #0
 81051e4:	f040 818a 	bne.w	81054fc <main+0xbfc>
	hi2c4.Instance = I2C4;
 81051e8:	4c61      	ldr	r4, [pc, #388]	; (8105370 <main+0xa70>)
	hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 81051ea:	2601      	movs	r6, #1
	hi2c4.Init.Timing = 0x20404768;
 81051ec:	4b61      	ldr	r3, [pc, #388]	; (8105374 <main+0xa74>)
 81051ee:	4f62      	ldr	r7, [pc, #392]	; (8105378 <main+0xa78>)
	hi2c4.Init.OwnAddress1 = 0;
 81051f0:	60a0      	str	r0, [r4, #8]
	hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 81051f2:	6220      	str	r0, [r4, #32]
	hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 81051f4:	60e6      	str	r6, [r4, #12]
	hi2c4.Init.OwnAddress2 = 0;
 81051f6:	e9c4 0004 	strd	r0, r0, [r4, #16]
	hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 81051fa:	e9c4 0006 	strd	r0, r0, [r4, #24]
	if (HAL_I2C_Init(&hi2c4) != HAL_OK) {
 81051fe:	4620      	mov	r0, r4
	hi2c4.Init.Timing = 0x20404768;
 8105200:	e9c4 3700 	strd	r3, r7, [r4]
	if (HAL_I2C_Init(&hi2c4) != HAL_OK) {
 8105204:	f007 ff48 	bl	810d098 <HAL_I2C_Init>
 8105208:	4601      	mov	r1, r0
 810520a:	2800      	cmp	r0, #0
 810520c:	f040 8176 	bne.w	81054fc <main+0xbfc>
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK) {
 8105210:	4620      	mov	r0, r4
 8105212:	f008 fa99 	bl	810d748 <HAL_I2CEx_ConfigAnalogFilter>
 8105216:	4601      	mov	r1, r0
 8105218:	2800      	cmp	r0, #0
 810521a:	f040 816f 	bne.w	81054fc <main+0xbfc>
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK) {
 810521e:	4620      	mov	r0, r4
 8105220:	f008 fae4 	bl	810d7ec <HAL_I2CEx_ConfigDigitalFilter>
 8105224:	2800      	cmp	r0, #0
 8105226:	f040 8169 	bne.w	81054fc <main+0xbfc>
	hi2c2.Instance = I2C2;
 810522a:	4c54      	ldr	r4, [pc, #336]	; (810537c <main+0xa7c>)
 810522c:	4b54      	ldr	r3, [pc, #336]	; (8105380 <main+0xa80>)
	hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 810522e:	6220      	str	r0, [r4, #32]
	hi2c2.Init.Timing = 0x20404768;
 8105230:	6067      	str	r7, [r4, #4]
	hi2c2.Instance = I2C2;
 8105232:	6023      	str	r3, [r4, #0]
	hi2c2.Init.OwnAddress1 = 0;
 8105234:	e9c4 0602 	strd	r0, r6, [r4, #8]
	hi2c2.Init.OwnAddress2 = 0;
 8105238:	e9c4 0004 	strd	r0, r0, [r4, #16]
	hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 810523c:	e9c4 0006 	strd	r0, r0, [r4, #24]
	if (HAL_I2C_Init(&hi2c2) != HAL_OK) {
 8105240:	4620      	mov	r0, r4
 8105242:	f007 ff29 	bl	810d098 <HAL_I2C_Init>
 8105246:	4601      	mov	r1, r0
 8105248:	2800      	cmp	r0, #0
 810524a:	f040 8157 	bne.w	81054fc <main+0xbfc>
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK) {
 810524e:	4620      	mov	r0, r4
 8105250:	f008 fa7a 	bl	810d748 <HAL_I2CEx_ConfigAnalogFilter>
 8105254:	4601      	mov	r1, r0
 8105256:	2800      	cmp	r0, #0
 8105258:	f040 8150 	bne.w	81054fc <main+0xbfc>
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK) {
 810525c:	4620      	mov	r0, r4
 810525e:	f008 fac5 	bl	810d7ec <HAL_I2CEx_ConfigDigitalFilter>
 8105262:	2800      	cmp	r0, #0
 8105264:	f040 814a 	bne.w	81054fc <main+0xbfc>
	htim4.Instance = TIM4;
 8105268:	4c46      	ldr	r4, [pc, #280]	; (8105384 <main+0xa84>)
 810526a:	4b47      	ldr	r3, [pc, #284]	; (8105388 <main+0xa88>)
	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 810526c:	9029      	str	r0, [sp, #164]	; 0xa4
	htim4.Instance = TIM4;
 810526e:	6023      	str	r3, [r4, #0]
	htim4.Init.Period = 1100;
 8105270:	f240 434c 	movw	r3, #1100	; 0x44c
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8105274:	904e      	str	r0, [sp, #312]	; 0x138
	htim4.Init.Period = 1100;
 8105276:	60e3      	str	r3, [r4, #12]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8105278:	2380      	movs	r3, #128	; 0x80
	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 810527a:	902c      	str	r0, [sp, #176]	; 0xb0
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 810527c:	6120      	str	r0, [r4, #16]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 810527e:	9012      	str	r0, [sp, #72]	; 0x48
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8105280:	61a3      	str	r3, [r4, #24]
	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8105282:	e9cd 002a 	strd	r0, r0, [sp, #168]	; 0xa8
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8105286:	e9cd 004f 	strd	r0, r0, [sp, #316]	; 0x13c
 810528a:	e9cd 0051 	strd	r0, r0, [sp, #324]	; 0x144
 810528e:	e9cd 0053 	strd	r0, r0, [sp, #332]	; 0x14c
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8105292:	e9c4 0001 	strd	r0, r0, [r4, #4]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8105296:	e9cd 0010 	strd	r0, r0, [sp, #64]	; 0x40
	if (HAL_TIM_Base_Init(&htim4) != HAL_OK) {
 810529a:	4620      	mov	r0, r4
 810529c:	f00c f82a 	bl	81112f4 <HAL_TIM_Base_Init>
 81052a0:	2800      	cmp	r0, #0
 81052a2:	f040 812b 	bne.w	81054fc <main+0xbfc>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 81052a6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
	if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK) {
 81052aa:	a929      	add	r1, sp, #164	; 0xa4
 81052ac:	4620      	mov	r0, r4
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 81052ae:	9329      	str	r3, [sp, #164]	; 0xa4
	if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK) {
 81052b0:	f00b fab6 	bl	8110820 <HAL_TIM_ConfigClockSource>
 81052b4:	2800      	cmp	r0, #0
 81052b6:	f040 8121 	bne.w	81054fc <main+0xbfc>
	if (HAL_TIM_OC_Init(&htim4) != HAL_OK) {
 81052ba:	4620      	mov	r0, r4
 81052bc:	f00c f8e8 	bl	8111490 <HAL_TIM_OC_Init>
 81052c0:	2800      	cmp	r0, #0
 81052c2:	f040 811b 	bne.w	81054fc <main+0xbfc>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1;
 81052c6:	2430      	movs	r4, #48	; 0x30
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 81052c8:	9012      	str	r0, [sp, #72]	; 0x48
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK) {
 81052ca:	a910      	add	r1, sp, #64	; 0x40
 81052cc:	482d      	ldr	r0, [pc, #180]	; (8105384 <main+0xa84>)
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1;
 81052ce:	9410      	str	r4, [sp, #64]	; 0x40
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK) {
 81052d0:	f00d fc7a 	bl	8112bc8 <HAL_TIMEx_MasterConfigSynchronization>
 81052d4:	2800      	cmp	r0, #0
 81052d6:	f040 8111 	bne.w	81054fc <main+0xbfc>
	sConfigOC.Pulse = 550;
 81052da:	f240 2326 	movw	r3, #550	; 0x226
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 81052de:	9050      	str	r0, [sp, #320]	; 0x140
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 81052e0:	9052      	str	r0, [sp, #328]	; 0x148
	if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK) {
 81052e2:	2208      	movs	r2, #8
 81052e4:	a94e      	add	r1, sp, #312	; 0x138
 81052e6:	4827      	ldr	r0, [pc, #156]	; (8105384 <main+0xa84>)
	sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 81052e8:	944e      	str	r4, [sp, #312]	; 0x138
	sConfigOC.Pulse = 550;
 81052ea:	934f      	str	r3, [sp, #316]	; 0x13c
	if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK) {
 81052ec:	f00c fb9e 	bl	8111a2c <HAL_TIM_OC_ConfigChannel>
 81052f0:	2800      	cmp	r0, #0
 81052f2:	f040 8103 	bne.w	81054fc <main+0xbfc>
	HAL_TIM_MspPostInit(&htim4);
 81052f6:	4823      	ldr	r0, [pc, #140]	; (8105384 <main+0xa84>)
 81052f8:	f002 fb04 	bl	8107904 <HAL_TIM_MspPostInit>
	hiwdg.Instance = IWDG;
 81052fc:	4823      	ldr	r0, [pc, #140]	; (810538c <main+0xa8c>)
	hiwdg.Init.Window = 4095;
 81052fe:	f640 73ff 	movw	r3, #4095	; 0xfff
	hiwdg.Init.Prescaler = IWDG_PRESCALER_256;
 8105302:	4f23      	ldr	r7, [pc, #140]	; (8105390 <main+0xa90>)
	hiwdg.Init.Reload = 4095;
 8105304:	e9c0 3302 	strd	r3, r3, [r0, #8]
	hiwdg.Init.Prescaler = IWDG_PRESCALER_256;
 8105308:	2306      	movs	r3, #6
 810530a:	e9c0 7300 	strd	r7, r3, [r0]
	if (HAL_IWDG_Init(&hiwdg) != HAL_OK) {
 810530e:	f008 fabd 	bl	810d88c <HAL_IWDG_Init>
 8105312:	4603      	mov	r3, r0
 8105314:	2800      	cmp	r0, #0
 8105316:	f040 80f1 	bne.w	81054fc <main+0xbfc>
	htim14.Instance = TIM14;
 810531a:	481e      	ldr	r0, [pc, #120]	; (8105394 <main+0xa94>)
	htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 810531c:	e9c0 3301 	strd	r3, r3, [r0, #4]
	htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8105320:	6103      	str	r3, [r0, #16]
	htim14.Instance = TIM14;
 8105322:	4b1d      	ldr	r3, [pc, #116]	; (8105398 <main+0xa98>)
 8105324:	6003      	str	r3, [r0, #0]
	htim14.Init.Period = 10800;
 8105326:	f642 2330 	movw	r3, #10800	; 0x2a30
 810532a:	e039      	b.n	81053a0 <main+0xaa0>
 810532c:	20002c1c 	.word	0x20002c1c
 8105330:	40011400 	.word	0x40011400
 8105334:	20002268 	.word	0x20002268
 8105338:	40007400 	.word	0x40007400
 810533c:	2000257c 	.word	0x2000257c
 8105340:	40005400 	.word	0x40005400
 8105344:	20002b14 	.word	0x20002b14
 8105348:	40004c00 	.word	0x40004c00
 810534c:	20002b98 	.word	0x20002b98
 8105350:	40005000 	.word	0x40005000
 8105354:	20002a90 	.word	0x20002a90
 8105358:	40004800 	.word	0x40004800
 810535c:	20002748 	.word	0x20002748
 8105360:	40013400 	.word	0x40013400
 8105364:	200026e4 	.word	0x200026e4
 8105368:	40003c00 	.word	0x40003c00
 810536c:	20002680 	.word	0x20002680
 8105370:	20002614 	.word	0x20002614
 8105374:	40006000 	.word	0x40006000
 8105378:	20404768 	.word	0x20404768
 810537c:	200025c8 	.word	0x200025c8
 8105380:	40005800 	.word	0x40005800
 8105384:	200028dc 	.word	0x200028dc
 8105388:	40000800 	.word	0x40000800
 810538c:	20002660 	.word	0x20002660
 8105390:	40003000 	.word	0x40003000
 8105394:	200027f8 	.word	0x200027f8
 8105398:	40002000 	.word	0x40002000
 810539c:	40003800 	.word	0x40003800
 81053a0:	60c3      	str	r3, [r0, #12]
	htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 81053a2:	2380      	movs	r3, #128	; 0x80
 81053a4:	6183      	str	r3, [r0, #24]
	if (HAL_TIM_Base_Init(&htim14) != HAL_OK) {
 81053a6:	f00b ffa5 	bl	81112f4 <HAL_TIM_Base_Init>
 81053aa:	2800      	cmp	r0, #0
 81053ac:	f040 80a6 	bne.w	81054fc <main+0xbfc>
	htim5.Instance = TIM5;
 81053b0:	4f53      	ldr	r7, [pc, #332]	; (8105500 <main+0xc00>)
	htim5.Init.Period = 4;
 81053b2:	2610      	movs	r6, #16
	htim5.Instance = TIM5;
 81053b4:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8105534 <main+0xc34>
	htim5.Init.Period = 4;
 81053b8:	f04f 0804 	mov.w	r8, #4
	htim5.Init.Prescaler = 0;
 81053bc:	6078      	str	r0, [r7, #4]
	htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 81053be:	6138      	str	r0, [r7, #16]
	htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 81053c0:	61b8      	str	r0, [r7, #24]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 81053c2:	900f      	str	r0, [sp, #60]	; 0x3c
	htim5.Instance = TIM5;
 81053c4:	f8c7 9000 	str.w	r9, [r7]
	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 81053c8:	e9cd 0025 	strd	r0, r0, [sp, #148]	; 0x94
 81053cc:	e9cd 0027 	strd	r0, r0, [sp, #156]	; 0x9c
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 81053d0:	e9cd 000d 	strd	r0, r0, [sp, #52]	; 0x34
	if (HAL_TIM_Base_Init(&htim5) != HAL_OK) {
 81053d4:	4638      	mov	r0, r7
	htim5.Init.Period = 4;
 81053d6:	e9c7 6802 	strd	r6, r8, [r7, #8]
	if (HAL_TIM_Base_Init(&htim5) != HAL_OK) {
 81053da:	f00b ff8b 	bl	81112f4 <HAL_TIM_Base_Init>
 81053de:	2800      	cmp	r0, #0
 81053e0:	f040 808c 	bne.w	81054fc <main+0xbfc>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 81053e4:	f44f 5480 	mov.w	r4, #4096	; 0x1000
	if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK) {
 81053e8:	a925      	add	r1, sp, #148	; 0x94
 81053ea:	4638      	mov	r0, r7
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 81053ec:	9425      	str	r4, [sp, #148]	; 0x94
	if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK) {
 81053ee:	f00b fa17 	bl	8110820 <HAL_TIM_ConfigClockSource>
 81053f2:	4603      	mov	r3, r0
 81053f4:	2800      	cmp	r0, #0
 81053f6:	f040 8081 	bne.w	81054fc <main+0xbfc>
	if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK) {
 81053fa:	4638      	mov	r0, r7
 81053fc:	a90d      	add	r1, sp, #52	; 0x34
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 81053fe:	930d      	str	r3, [sp, #52]	; 0x34
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8105400:	930f      	str	r3, [sp, #60]	; 0x3c
	if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK) {
 8105402:	f00d fbe1 	bl	8112bc8 <HAL_TIMEx_MasterConfigSynchronization>
 8105406:	4603      	mov	r3, r0
 8105408:	2800      	cmp	r0, #0
 810540a:	d177      	bne.n	81054fc <main+0xbfc>
	TIM5->CR1 |= (1 << 3);		// one pulse mode
 810540c:	f8d9 2000 	ldr.w	r2, [r9]
	huart8.Instance = UART8;
 8105410:	483c      	ldr	r0, [pc, #240]	; (8105504 <main+0xc04>)
	TIM5->CR1 |= (1 << 3);		// one pulse mode
 8105412:	f042 0208 	orr.w	r2, r2, #8
	huart8.Init.BaudRate = 9600;
 8105416:	493c      	ldr	r1, [pc, #240]	; (8105508 <main+0xc08>)
	TIM5->CR1 |= (1 << 3);		// one pulse mode
 8105418:	f8c9 2000 	str.w	r2, [r9]
	huart8.Init.Parity = UART_PARITY_NONE;
 810541c:	6103      	str	r3, [r0, #16]
	huart8.Init.Mode = UART_MODE_RX;
 810541e:	f8c0 8014 	str.w	r8, [r0, #20]
	huart8.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 8105422:	6384      	str	r4, [r0, #56]	; 0x38
	huart8.Init.StopBits = UART_STOPBITS_1;
 8105424:	e9c0 3302 	strd	r3, r3, [r0, #8]
	huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 8105428:	e9c0 3306 	strd	r3, r3, [r0, #24]
	huart8.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 810542c:	e9c0 3608 	strd	r3, r6, [r0, #32]
	huart8.Init.BaudRate = 9600;
 8105430:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8105434:	e9c0 1300 	strd	r1, r3, [r0]
	if (HAL_UART_Init(&huart8) != HAL_OK) {
 8105438:	f00e fd94 	bl	8113f64 <HAL_UART_Init>
 810543c:	4603      	mov	r3, r0
 810543e:	2800      	cmp	r0, #0
 8105440:	d15c      	bne.n	81054fc <main+0xbfc>
	huart7.Instance = UART7;
 8105442:	4832      	ldr	r0, [pc, #200]	; (810550c <main+0xc0c>)
	huart7.Init.BaudRate = 115200;
 8105444:	4a32      	ldr	r2, [pc, #200]	; (8105510 <main+0xc10>)
	huart7.Init.Parity = UART_PARITY_NONE;
 8105446:	6103      	str	r3, [r0, #16]
	huart7.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8105448:	6203      	str	r3, [r0, #32]
	huart7.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 810544a:	6246      	str	r6, [r0, #36]	; 0x24
	huart7.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 810544c:	6384      	str	r4, [r0, #56]	; 0x38
	huart7.Init.StopBits = UART_STOPBITS_1;
 810544e:	e9c0 3302 	strd	r3, r3, [r0, #8]
	huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 8105452:	e9c0 3306 	strd	r3, r3, [r0, #24]
	huart7.Init.BaudRate = 115200;
 8105456:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 810545a:	e9c0 2300 	strd	r2, r3, [r0]
	huart7.Init.Mode = UART_MODE_TX_RX;
 810545e:	230c      	movs	r3, #12
 8105460:	6143      	str	r3, [r0, #20]
	if (HAL_UART_Init(&huart7) != HAL_OK) {
 8105462:	f00e fd7f 	bl	8113f64 <HAL_UART_Init>
 8105466:	2800      	cmp	r0, #0
 8105468:	d148      	bne.n	81054fc <main+0xbfc>
	osMutexDef(myMutex01);
 810546a:	2600      	movs	r6, #0
	MX_NVIC_Init();
 810546c:	f7fe fb90 	bl	8103b90 <MX_NVIC_Init>
	myMutex01Handle = osMutexCreate(osMutex(myMutex01));
 8105470:	a83d      	add	r0, sp, #244	; 0xf4
	osMessageQDef(myQueue01, 256, uint16_t);
 8105472:	4c28      	ldr	r4, [pc, #160]	; (8105514 <main+0xc14>)
	osMutexDef(myMutex01);
 8105474:	e9cd 663d 	strd	r6, r6, [sp, #244]	; 0xf4
	myMutex01Handle = osMutexCreate(osMutex(myMutex01));
 8105478:	f010 ffea 	bl	8116450 <osMutexCreate>
 810547c:	4b26      	ldr	r3, [pc, #152]	; (8105518 <main+0xc18>)
 810547e:	4602      	mov	r2, r0
	ssicontentHandle = osSemaphoreCreate(osSemaphore(ssicontent), 1);
 8105480:	2101      	movs	r1, #1
 8105482:	a841      	add	r0, sp, #260	; 0x104
	osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 2048);
 8105484:	f104 0710 	add.w	r7, r4, #16
	myMutex01Handle = osMutexCreate(osMutex(myMutex01));
 8105488:	601a      	str	r2, [r3, #0]
	osSemaphoreDef(ssicontent);
 810548a:	e9cd 6641 	strd	r6, r6, [sp, #260]	; 0x104
	ssicontentHandle = osSemaphoreCreate(osSemaphore(ssicontent), 1);
 810548e:	f011 f83b 	bl	8116508 <osSemaphoreCreate>
 8105492:	4b22      	ldr	r3, [pc, #136]	; (810551c <main+0xc1c>)
 8105494:	4602      	mov	r2, r0
	myTimer01Handle = osTimerCreate(osTimer(myTimer01), osTimerPeriodic, NULL);
 8105496:	2101      	movs	r1, #1
 8105498:	a845      	add	r0, sp, #276	; 0x114
	osTimerDef(myTimer01, Callback01);
 810549a:	9646      	str	r6, [sp, #280]	; 0x118
	ssicontentHandle = osSemaphoreCreate(osSemaphore(ssicontent), 1);
 810549c:	601a      	str	r2, [r3, #0]
	myTimer01Handle = osTimerCreate(osTimer(myTimer01), osTimerPeriodic, NULL);
 810549e:	4632      	mov	r2, r6
	osTimerDef(myTimer01, Callback01);
 81054a0:	4b1f      	ldr	r3, [pc, #124]	; (8105520 <main+0xc20>)
 81054a2:	9345      	str	r3, [sp, #276]	; 0x114
	myTimer01Handle = osTimerCreate(osTimer(myTimer01), osTimerPeriodic, NULL);
 81054a4:	f010 ffb2 	bl	811640c <osTimerCreate>
 81054a8:	4b1e      	ldr	r3, [pc, #120]	; (8105524 <main+0xc24>)
 81054aa:	6018      	str	r0, [r3, #0]
	osMessageQDef(myQueue01, 256, uint16_t);
 81054ac:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 81054b0:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	myQueue01Handle = osMessageCreate(osMessageQ(myQueue01), NULL);
 81054b4:	4628      	mov	r0, r5
 81054b6:	4631      	mov	r1, r6
 81054b8:	f011 f8a0 	bl	81165fc <osMessageCreate>
 81054bc:	4b1a      	ldr	r3, [pc, #104]	; (8105528 <main+0xc28>)
	osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 2048);
 81054be:	ad4e      	add	r5, sp, #312	; 0x138
	osThreadDef(LPTask, StarLPTask, osPriorityLow, 0, 2048);
 81054c0:	342c      	adds	r4, #44	; 0x2c
	myQueue01Handle = osMessageCreate(osMessageQ(myQueue01), NULL);
 81054c2:	6018      	str	r0, [r3, #0]
	osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 2048);
 81054c4:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 81054c6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81054c8:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
 81054cc:	e885 0007 	stmia.w	r5, {r0, r1, r2}
	defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 81054d0:	4631      	mov	r1, r6
 81054d2:	a84e      	add	r0, sp, #312	; 0x138
 81054d4:	f010 ff60 	bl	8116398 <osThreadCreate>
 81054d8:	4b14      	ldr	r3, [pc, #80]	; (810552c <main+0xc2c>)
	osThreadDef(LPTask, StarLPTask, osPriorityLow, 0, 2048);
 81054da:	ad55      	add	r5, sp, #340	; 0x154
	defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 81054dc:	6018      	str	r0, [r3, #0]
	osThreadDef(LPTask, StarLPTask, osPriorityLow, 0, 2048);
 81054de:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81054e0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81054e2:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 81054e6:	e885 0007 	stmia.w	r5, {r0, r1, r2}
	LPTaskHandle = osThreadCreate(osThread(LPTask), NULL);
 81054ea:	4631      	mov	r1, r6
 81054ec:	a855      	add	r0, sp, #340	; 0x154
 81054ee:	f010 ff53 	bl	8116398 <osThreadCreate>
 81054f2:	4b0f      	ldr	r3, [pc, #60]	; (8105530 <main+0xc30>)
 81054f4:	6018      	str	r0, [r3, #0]
	osKernelStart();
 81054f6:	f010 ff41 	bl	811637c <osKernelStart>
	while (1) {
 81054fa:	e7fe      	b.n	81054fa <main+0xbfa>
		Error_Handler();
 81054fc:	f7ff f984 	bl	8104808 <Error_Handler>
 8105500:	20002928 	.word	0x20002928
 8105504:	20002d24 	.word	0x20002d24
 8105508:	40007c00 	.word	0x40007c00
 810550c:	20002ca0 	.word	0x20002ca0
 8105510:	40007800 	.word	0x40007800
 8105514:	0812a438 	.word	0x0812a438
 8105518:	20002dc0 	.word	0x20002dc0
 810551c:	20002de0 	.word	0x20002de0
 8105520:	08103bf5 	.word	0x08103bf5
 8105524:	20002dc8 	.word	0x20002dc8
 8105528:	20002dc4 	.word	0x20002dc4
 810552c:	20002164 	.word	0x20002164
 8105530:	20002154 	.word	0x20002154
 8105534:	40000c00 	.word	0x40000c00

08105538 <StartDefaultTask>:
void StartDefaultTask(void const *argument) {
 8105538:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810553c:	b084      	sub	sp, #16
	MX_USB_DEVICE_Init();
 810553e:	f01f fa41 	bl	81249c4 <MX_USB_DEVICE_Init>
	MX_LWIP_Init();
 8105542:	f00f fda7 	bl	8115094 <MX_LWIP_Init>
	if ((i = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13)) == GPIO_PIN_SET) {		// blue button on stm board
 8105546:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 810554a:	489e      	ldr	r0, [pc, #632]	; (81057c4 <StartDefaultTask+0x28c>)
 810554c:	f007 fb5e 	bl	810cc0c <HAL_GPIO_ReadPin>
 8105550:	2801      	cmp	r0, #1
 8105552:	f000 811a 	beq.w	810578a <StartDefaultTask+0x252>
		stampboot();	// make sure this runing program is in the boot vector (debug can avoid it)
 8105556:	f7fb fb5b 	bl	8100c10 <stampboot>
	getboardpcb();		// find our daughterboard
 810555a:	f7ff f8c5 	bl	81046e8 <getboardpcb>
	printf("%s----------------------------------------------------------------------------\n", str);
 810555e:	499a      	ldr	r1, [pc, #616]	; (81057c8 <StartDefaultTask+0x290>)
 8105560:	489a      	ldr	r0, [pc, #616]	; (81057cc <StartDefaultTask+0x294>)
	printf("Detector STM_UUID=%lx %lx %lx, SW Ver=%d.%d, Build=%d, PCB=%d\n", STM32_UUID[0], STM32_UUID[1],
 8105562:	f242 752f 	movw	r5, #10031	; 0x272f
	printf("%s----------------------------------------------------------------------------\n", str);
 8105566:	f020 fee5 	bl	8126334 <iprintf>
	printf("Detector STM_UUID=%lx %lx %lx, SW Ver=%d.%d, Build=%d, PCB=%d\n", STM32_UUID[0], STM32_UUID[1],
 810556a:	4f99      	ldr	r7, [pc, #612]	; (81057d0 <StartDefaultTask+0x298>)
 810556c:	4999      	ldr	r1, [pc, #612]	; (81057d4 <StartDefaultTask+0x29c>)
 810556e:	2400      	movs	r4, #0
 8105570:	6838      	ldr	r0, [r7, #0]
 8105572:	2611      	movs	r6, #17
 8105574:	f501 6184 	add.w	r1, r1, #1056	; 0x420
 8105578:	c90e      	ldmia	r1, {r1, r2, r3}
 810557a:	e9cd 5002 	strd	r5, r0, [sp, #8]
 810557e:	e9cd 4600 	strd	r4, r6, [sp]
 8105582:	4895      	ldr	r0, [pc, #596]	; (81057d8 <StartDefaultTask+0x2a0>)
 8105584:	f020 fed6 	bl	8126334 <iprintf>
	crc_rom();
 8105588:	f7fe fb5c 	bl	8103c44 <crc_rom>
	if (!(netif_is_link_up(&gnetif))) {
 810558c:	4b93      	ldr	r3, [pc, #588]	; (81057dc <StartDefaultTask+0x2a4>)
 810558e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8105592:	075b      	lsls	r3, r3, #29
 8105594:	d41e      	bmi.n	81055d4 <StartDefaultTask+0x9c>
		printf("LAN interface appears disconnected\n\r");
 8105596:	4892      	ldr	r0, [pc, #584]	; (81057e0 <StartDefaultTask+0x2a8>)
 8105598:	2432      	movs	r4, #50	; 0x32
			HAL_GPIO_WritePin(GPIOD, LED_D5_Pin, GPIO_PIN_SET);	// Splat D5 led on
 810559a:	4d92      	ldr	r5, [pc, #584]	; (81057e4 <StartDefaultTask+0x2ac>)
		printf("LAN interface appears disconnected\n\r");
 810559c:	f020 feca 	bl	8126334 <iprintf>
			osDelay(50);
 81055a0:	2032      	movs	r0, #50	; 0x32
 81055a2:	f010 ff2b 	bl	81163fc <osDelay>
			HAL_GPIO_WritePin(GPIOD, LED_D5_Pin, GPIO_PIN_SET);	// Splat D5 led on
 81055a6:	2201      	movs	r2, #1
 81055a8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 81055ac:	4628      	mov	r0, r5
 81055ae:	f007 fb3f 	bl	810cc30 <HAL_GPIO_WritePin>
			osDelay(50);
 81055b2:	2032      	movs	r0, #50	; 0x32
 81055b4:	f010 ff22 	bl	81163fc <osDelay>
			HAL_GPIO_WritePin(GPIOD, LED_D5_Pin, GPIO_PIN_RESET);	// Splat D5 led off
 81055b8:	2200      	movs	r2, #0
 81055ba:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 81055be:	4628      	mov	r0, r5
 81055c0:	f007 fb36 	bl	810cc30 <HAL_GPIO_WritePin>
		for (i = 0; i < 50; i++) {
 81055c4:	3c01      	subs	r4, #1
 81055c6:	d1eb      	bne.n	81055a0 <StartDefaultTask+0x68>
		printf("************* REBOOTING **************\n");
 81055c8:	4887      	ldr	r0, [pc, #540]	; (81057e8 <StartDefaultTask+0x2b0>)
 81055ca:	f020 ff4f 	bl	812646c <puts>
		rebootme(0);
 81055ce:	4620      	mov	r0, r4
 81055d0:	f7fe fbd8 	bl	8103d84 <rebootme>
	globalfreeze = 0;		// Allow UDP streaming
 81055d4:	4b85      	ldr	r3, [pc, #532]	; (81057ec <StartDefaultTask+0x2b4>)
	netif = netif_default;
 81055d6:	f8df 8294 	ldr.w	r8, [pc, #660]	; 810586c <StartDefaultTask+0x334>
	globalfreeze = 0;		// Allow UDP streaming
 81055da:	601c      	str	r4, [r3, #0]
	netif = netif_default;
 81055dc:	4b84      	ldr	r3, [pc, #528]	; (81057f0 <StartDefaultTask+0x2b8>)
	netif_set_link_callback(netif, netif_link_callbk_fn);
 81055de:	4985      	ldr	r1, [pc, #532]	; (81057f4 <StartDefaultTask+0x2bc>)
	netif = netif_default;
 81055e0:	6818      	ldr	r0, [r3, #0]
 81055e2:	f8c8 0000 	str.w	r0, [r8]
	netif_set_link_callback(netif, netif_link_callbk_fn);
 81055e6:	f016 fab1 	bl	811bb4c <netif_set_link_callback>
	netif_set_status_callback(netif, netif_status_callbk_fn);
 81055ea:	4983      	ldr	r1, [pc, #524]	; (81057f8 <StartDefaultTask+0x2c0>)
 81055ec:	f8d8 0000 	ldr.w	r0, [r8]
 81055f0:	f016 fa68 	bl	811bac4 <netif_set_status_callback>
	statuspkt.uid = 0xFEED;		// 16 bits - this value gets replaced by data from the server
 81055f4:	4b81      	ldr	r3, [pc, #516]	; (81057fc <StartDefaultTask+0x2c4>)
 81055f6:	f64f 62ed 	movw	r2, #65261	; 0xfeed
	statuspkt.bconf |= (circuitboardpcb << 8);
 81055fa:	6838      	ldr	r0, [r7, #0]
	statuspkt.uid = 0xFEED;		// 16 bits - this value gets replaced by data from the server
 81055fc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
	statuspkt.adctrigoff = TRIG_THRES;
 8105600:	2264      	movs	r2, #100	; 0x64
	statuspkt.majorversion = MAJORVERSION;
 8105602:	f883 4070 	strb.w	r4, [r3, #112]	; 0x70
	statuspkt.minorversion = MINORVERSION;
 8105606:	f883 6071 	strb.w	r6, [r3, #113]	; 0x71
	statuspkt.build = BUILDNO;		// from build 10028 onwards
 810560a:	f8a3 5084 	strh.w	r5, [r3, #132]	; 0x84
	statuspkt.udppknum = 0;
 810560e:	601c      	str	r4, [r3, #0]
	statuspkt.sysuptime = 0;
 8105610:	665c      	str	r4, [r3, #100]	; 0x64
	statuspkt.netuptime = 0;
 8105612:	669c      	str	r4, [r3, #104]	; 0x68
	statuspkt.gpsuptime = 0;
 8105614:	66dc      	str	r4, [r3, #108]	; 0x6c
	statuspkt.adcpktssent = 0;
 8105616:	f8a3 405e 	strh.w	r4, [r3, #94]	; 0x5e
	statuspkt.adctrigoff = TRIG_THRES;
 810561a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
	statuspkt.adcudpover = 0;		// debug use count overruns
 810561e:	679c      	str	r4, [r3, #120]	; 0x78
	statuspkt.trigcount = 0;		// debug use adc trigger count
 8105620:	67dc      	str	r4, [r3, #124]	; 0x7c
	statuspkt.udpsent = 0;		// debug use adc udp sample packet sent count
 8105622:	f8c3 4080 	str.w	r4, [r3, #128]	; 0x80
	statuspkt.bconf = 0;
 8105626:	f8c3 4090 	str.w	r4, [r3, #144]	; 0x90
	statuspkt.bconf |= 0x01;	// splat board version 1
 810562a:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 810562e:	f041 0101 	orr.w	r1, r1, #1
 8105632:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
	statuspkt.bconf |= (circuitboardpcb << 8);
 8105636:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
	t2cap[0] = 44444444;
 810563a:	4971      	ldr	r1, [pc, #452]	; (8105800 <StartDefaultTask+0x2c8>)
	statuspkt.bconf |= (circuitboardpcb << 8);
 810563c:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8105640:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	t2cap[0] = 44444444;
 8105644:	4a6f      	ldr	r2, [pc, #444]	; (8105804 <StartDefaultTask+0x2cc>)
	newbuild = BUILDNO;				// init to the same
 8105646:	4b70      	ldr	r3, [pc, #448]	; (8105808 <StartDefaultTask+0x2d0>)
	t2cap[0] = 44444444;
 8105648:	6011      	str	r1, [r2, #0]
	newbuild = BUILDNO;				// init to the same
 810564a:	601d      	str	r5, [r3, #0]
	initsplat();
 810564c:	f001 fce4 	bl	8107018 <initsplat>
	stat = setupneo();
 8105650:	f000 fada 	bl	8105c08 <setupneo>
	if (stat != HAL_OK) {
 8105654:	2800      	cmp	r0, #0
 8105656:	f040 809b 	bne.w	8105790 <StartDefaultTask+0x258>
	printf("Setting up timers\n");
 810565a:	486c      	ldr	r0, [pc, #432]	; (810580c <StartDefaultTask+0x2d4>)
 810565c:	f020 ff06 	bl	812646c <puts>
	if ( xSemaphoreGive(ssicontentHandle) != pdTRUE) {	// give the ssi generation semaphore
 8105660:	2300      	movs	r3, #0
 8105662:	486b      	ldr	r0, [pc, #428]	; (8105810 <StartDefaultTask+0x2d8>)
 8105664:	461a      	mov	r2, r3
 8105666:	4619      	mov	r1, r3
 8105668:	6800      	ldr	r0, [r0, #0]
 810566a:	f011 f9f1 	bl	8116a50 <xQueueGenericSend>
	HAL_TIM_Base_Start_IT(&htim6);		// basic packet timestamp 32 bits
 810566e:	4869      	ldr	r0, [pc, #420]	; (8105814 <StartDefaultTask+0x2dc>)
	TIM_CCxChannelCmd(htim2.Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);		// precision uS timer
 8105670:	4c69      	ldr	r4, [pc, #420]	; (8105818 <StartDefaultTask+0x2e0>)
	HAL_TIM_Base_Start_IT(&htim6);		// basic packet timestamp 32 bits
 8105672:	f00b f813 	bl	811069c <HAL_TIM_Base_Start_IT>
	TIM_CCxChannelCmd(htim2.Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);		// precision uS timer
 8105676:	2200      	movs	r2, #0
 8105678:	6820      	ldr	r0, [r4, #0]
 810567a:	4611      	mov	r1, r2
 810567c:	f00c ff38 	bl	81124f0 <TIM_CCxChannelCmd>
	TIM_CCxChannelCmd(htim2.Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);		// precision uS timer
 8105680:	2200      	movs	r2, #0
 8105682:	2104      	movs	r1, #4
 8105684:	6820      	ldr	r0, [r4, #0]
 8105686:	f00c ff33 	bl	81124f0 <TIM_CCxChannelCmd>
	TIM_CCxChannelCmd(htim2.Instance, TIM_CHANNEL_4, TIM_CCx_DISABLE);		// precision uS timer
 810568a:	2200      	movs	r2, #0
 810568c:	210c      	movs	r1, #12
 810568e:	6820      	ldr	r0, [r4, #0]
 8105690:	f00c ff2e 	bl	81124f0 <TIM_CCxChannelCmd>
	HAL_TIM_IC_Stop_DMA(&htim2, TIM_CHANNEL_1);		// precision uS timer
 8105694:	2100      	movs	r1, #0
 8105696:	4620      	mov	r0, r4
 8105698:	f00d f978 	bl	811298c <HAL_TIM_IC_Stop_DMA>
	HAL_TIM_IC_Stop_DMA(&htim2, TIM_CHANNEL_2);		// precision uS timer
 810569c:	2104      	movs	r1, #4
 810569e:	4620      	mov	r0, r4
 81056a0:	f00d f974 	bl	811298c <HAL_TIM_IC_Stop_DMA>
	HAL_TIM_IC_Stop_DMA(&htim2, TIM_CHANNEL_4);		// precision uS timer
 81056a4:	210c      	movs	r1, #12
 81056a6:	4620      	mov	r0, r4
 81056a8:	f00d f970 	bl	811298c <HAL_TIM_IC_Stop_DMA>
	if ((err = HAL_TIM_IC_Start_DMA(&htim2, TIM_CHANNEL_3, t2cap, (sizeof(t2cap) / 4))) != HAL_OK) {
 81056ac:	2301      	movs	r3, #1
 81056ae:	4a55      	ldr	r2, [pc, #340]	; (8105804 <StartDefaultTask+0x2cc>)
 81056b0:	2108      	movs	r1, #8
 81056b2:	4620      	mov	r0, r4
 81056b4:	f00c ff7a 	bl	81125ac <HAL_TIM_IC_Start_DMA>
 81056b8:	b128      	cbz	r0, 81056c6 <StartDefaultTask+0x18e>
		printf("TIM_Base_Start_DMA err %i", err);
 81056ba:	4601      	mov	r1, r0
 81056bc:	4857      	ldr	r0, [pc, #348]	; (810581c <StartDefaultTask+0x2e4>)
 81056be:	f020 fe39 	bl	8126334 <iprintf>
		Error_Handler();
 81056c2:	f7ff f8a1 	bl	8104808 <Error_Handler>
	TIM_CCxChannelCmd(htim2.Instance, TIM_CHANNEL_3, TIM_CCx_ENABLE);	// capture precision timer
 81056c6:	6820      	ldr	r0, [r4, #0]
 81056c8:	2201      	movs	r2, #1
 81056ca:	2108      	movs	r1, #8
	myip = ip.addr;
 81056cc:	4c54      	ldr	r4, [pc, #336]	; (8105820 <StartDefaultTask+0x2e8>)
	TIM_CCxChannelCmd(htim2.Instance, TIM_CHANNEL_3, TIM_CCx_ENABLE);	// capture precision timer
 81056ce:	f00c ff0f 	bl	81124f0 <TIM_CCxChannelCmd>
	dhcp = netif_dhcp_data(netif);		// do not call this too early
 81056d2:	f8d8 3000 	ldr.w	r3, [r8]
	ip = dhcp->offered_ip_addr;
 81056d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81056d8:	69db      	ldr	r3, [r3, #28]
	myip = ip.addr;
 81056da:	6023      	str	r3, [r4, #0]
	if (myip == 0) {
 81056dc:	2b00      	cmp	r3, #0
 81056de:	d05b      	beq.n	8105798 <StartDefaultTask+0x260>
	printf("*****************************************\n");
 81056e0:	4850      	ldr	r0, [pc, #320]	; (8105824 <StartDefaultTask+0x2ec>)
 81056e2:	f020 fec3 	bl	812646c <puts>
	printf("This unit's IP address is %d:%d:%d:%d\n", myip & 0xFF, (myip & 0xFF00) >> 8, (myip & 0xFF0000) >> 16,
 81056e6:	6821      	ldr	r1, [r4, #0]
 81056e8:	484f      	ldr	r0, [pc, #316]	; (8105828 <StartDefaultTask+0x2f0>)
 81056ea:	0e0a      	lsrs	r2, r1, #24
 81056ec:	f3c1 4307 	ubfx	r3, r1, #16, #8
	if (http_downloading) {
 81056f0:	4c4e      	ldr	r4, [pc, #312]	; (810582c <StartDefaultTask+0x2f4>)
	printf("This unit's IP address is %d:%d:%d:%d\n", myip & 0xFF, (myip & 0xFF00) >> 8, (myip & 0xFF0000) >> 16,
 81056f2:	9200      	str	r2, [sp, #0]
 81056f4:	f3c1 2207 	ubfx	r2, r1, #8, #8
 81056f8:	b2c9      	uxtb	r1, r1
 81056fa:	f020 fe1b 	bl	8126334 <iprintf>
	printf("*****************************************\n");
 81056fe:	4849      	ldr	r0, [pc, #292]	; (8105824 <StartDefaultTask+0x2ec>)
 8105700:	f020 feb4 	bl	812646c <puts>
	if (http_downloading) {
 8105704:	6823      	ldr	r3, [r4, #0]
 8105706:	2b00      	cmp	r3, #0
 8105708:	d14f      	bne.n	81057aa <StartDefaultTask+0x272>
	HAL_IWDG_Refresh(&hiwdg);						// refresh the hardware watchdog reset system timer
 810570a:	4849      	ldr	r0, [pc, #292]	; (8105830 <StartDefaultTask+0x2f8>)
 810570c:	f008 f914 	bl	810d938 <HAL_IWDG_Refresh>
	uip = locateudp();
 8105710:	4d48      	ldr	r5, [pc, #288]	; (8105834 <StartDefaultTask+0x2fc>)
	initialapisn();									// get initial s/n and UDP target from http server; reboots if fails
 8105712:	f003 fc41 	bl	8108f98 <initialapisn>
	HAL_IWDG_Refresh(&hiwdg);						// refresh the hardware watchdog reset system timer
 8105716:	4846      	ldr	r0, [pc, #280]	; (8105830 <StartDefaultTask+0x2f8>)
 8105718:	f008 f90e 	bl	810d938 <HAL_IWDG_Refresh>
	printf("Starting httpd web server\n");
 810571c:	4846      	ldr	r0, [pc, #280]	; (8105838 <StartDefaultTask+0x300>)
 810571e:	f020 fea5 	bl	812646c <puts>
	while (lptask_init_done == 0)
 8105722:	4c46      	ldr	r4, [pc, #280]	; (810583c <StartDefaultTask+0x304>)
	httpd_init();		// start the www server
 8105724:	f014 fc80 	bl	811a028 <httpd_init>
	init_httpd_ssi();	// set up the embedded tag handler
 8105728:	f003 fa4c 	bl	8108bc4 <init_httpd_ssi>
	printf("Warming up the sonic phaser\n");
 810572c:	4844      	ldr	r0, [pc, #272]	; (8105840 <StartDefaultTask+0x308>)
 810572e:	f020 fe9d 	bl	812646c <puts>
	HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_1, phaser_wav, sizeof(phaser_wav),
 8105732:	2008      	movs	r0, #8
 8105734:	4a43      	ldr	r2, [pc, #268]	; (8105844 <StartDefaultTask+0x30c>)
 8105736:	2100      	movs	r1, #0
 8105738:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 810573c:	9000      	str	r0, [sp, #0]
 810573e:	4842      	ldr	r0, [pc, #264]	; (8105848 <StartDefaultTask+0x310>)
 8105740:	f004 faa4 	bl	8109c8c <HAL_DAC_Start_DMA>
	HAL_TIM_Base_Start(&htim7);	// fast interval DAC timer sample rate
 8105744:	4841      	ldr	r0, [pc, #260]	; (810584c <StartDefaultTask+0x314>)
 8105746:	f00a fef1 	bl	811052c <HAL_TIM_Base_Start>
	xTaskToNotify = xTaskGetCurrentTaskHandle();
 810574a:	f012 facd 	bl	8117ce8 <xTaskGetCurrentTaskHandle>
 810574e:	4b40      	ldr	r3, [pc, #256]	; (8105850 <StartDefaultTask+0x318>)
 8105750:	6018      	str	r0, [r3, #0]
	uip = locateudp();
 8105752:	f002 feeb 	bl	810852c <locateudp>
	main_init_done = 1; // let lptask now main has initialised
 8105756:	4b3f      	ldr	r3, [pc, #252]	; (8105854 <StartDefaultTask+0x31c>)
 8105758:	2201      	movs	r2, #1
	uip = locateudp();
 810575a:	6028      	str	r0, [r5, #0]
	printf("Waiting for lptask to start\n");
 810575c:	483e      	ldr	r0, [pc, #248]	; (8105858 <StartDefaultTask+0x320>)
	main_init_done = 1; // let lptask now main has initialised
 810575e:	601a      	str	r2, [r3, #0]
	printf("Waiting for lptask to start\n");
 8105760:	f020 fe84 	bl	812646c <puts>
	while (lptask_init_done == 0)
 8105764:	6823      	ldr	r3, [r4, #0]
 8105766:	b92b      	cbnz	r3, 8105774 <StartDefaultTask+0x23c>
		osDelay(100); // hold off starting udp railgun until LPtask has initalised
 8105768:	2064      	movs	r0, #100	; 0x64
 810576a:	f010 fe47 	bl	81163fc <osDelay>
	while (lptask_init_done == 0)
 810576e:	6823      	ldr	r3, [r4, #0]
 8105770:	2b00      	cmp	r3, #0
 8105772:	d0f9      	beq.n	8105768 <StartDefaultTask+0x230>
	startadc();		// start the ADC DMA loop
 8105774:	f7fb f9c2 	bl	8100afc <startadc>
		startudp(uip);	// should never return
 8105778:	6828      	ldr	r0, [r5, #0]
 810577a:	f002 ff0d 	bl	8108598 <startudp>
		printf("UDP stream exited!!!\n\r");
 810577e:	4837      	ldr	r0, [pc, #220]	; (810585c <StartDefaultTask+0x324>)
 8105780:	f020 fdd8 	bl	8126334 <iprintf>
		rebootme(4);
 8105784:	2004      	movs	r0, #4
 8105786:	f7fe fafd 	bl	8103d84 <rebootme>
		swapboot();	//  swap the boot vector
 810578a:	f7fb fb9b 	bl	8100ec4 <swapboot>
 810578e:	e6e4      	b.n	810555a <StartDefaultTask+0x22>
		printf("Neo7 setup returned HAL error\n\r");	// but don't reboot
 8105790:	4833      	ldr	r0, [pc, #204]	; (8105860 <StartDefaultTask+0x328>)
 8105792:	f020 fdcf 	bl	8126334 <iprintf>
 8105796:	e760      	b.n	810565a <StartDefaultTask+0x122>
		printf("***** DHCP Failed ******\n");
 8105798:	4832      	ldr	r0, [pc, #200]	; (8105864 <StartDefaultTask+0x32c>)
 810579a:	f020 fe67 	bl	812646c <puts>
		osDelay(200);
 810579e:	20c8      	movs	r0, #200	; 0xc8
 81057a0:	f010 fe2c 	bl	81163fc <osDelay>
		rebootme(1);
 81057a4:	2001      	movs	r0, #1
 81057a6:	f7fe faed 	bl	8103d84 <rebootme>
		printf("Downloading...\n");
 81057aa:	482f      	ldr	r0, [pc, #188]	; (8105868 <StartDefaultTask+0x330>)
 81057ac:	f020 fe5e 	bl	812646c <puts>
		while (http_downloading) {
 81057b0:	e003      	b.n	81057ba <StartDefaultTask+0x282>
			osDelay(1000);
 81057b2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 81057b6:	f010 fe21 	bl	81163fc <osDelay>
		while (http_downloading) {
 81057ba:	6823      	ldr	r3, [r4, #0]
 81057bc:	2b00      	cmp	r3, #0
 81057be:	d1f8      	bne.n	81057b2 <StartDefaultTask+0x27a>
 81057c0:	e7a3      	b.n	810570a <StartDefaultTask+0x1d2>
 81057c2:	bf00      	nop
 81057c4:	40020800 	.word	0x40020800
 81057c8:	0812c42c 	.word	0x0812c42c
 81057cc:	0812c35c 	.word	0x0812c35c
 81057d0:	20002158 	.word	0x20002158
 81057d4:	1ff0f000 	.word	0x1ff0f000
 81057d8:	0812c430 	.word	0x0812c430
 81057dc:	20003534 	.word	0x20003534
 81057e0:	0812c470 	.word	0x0812c470
 81057e4:	40020c00 	.word	0x40020c00
 81057e8:	0812c498 	.word	0x0812c498
 81057ec:	2000345c 	.word	0x2000345c
 81057f0:	2002e424 	.word	0x2002e424
 81057f4:	08103d8d 	.word	0x08103d8d
 81057f8:	08103be9 	.word	0x08103be9
 81057fc:	2000300c 	.word	0x2000300c
 8105800:	02a62b1c 	.word	0x02a62b1c
 8105804:	20000784 	.word	0x20000784
 8105808:	20002dd4 	.word	0x20002dd4
 810580c:	0812c4e0 	.word	0x0812c4e0
 8105810:	20002de0 	.word	0x20002de0
 8105814:	20002974 	.word	0x20002974
 8105818:	20002844 	.word	0x20002844
 810581c:	0812c4f4 	.word	0x0812c4f4
 8105820:	20002dcc 	.word	0x20002dcc
 8105824:	0812c52c 	.word	0x0812c52c
 8105828:	0812c558 	.word	0x0812c558
 810582c:	200018bc 	.word	0x200018bc
 8105830:	20002660 	.word	0x20002660
 8105834:	20002df0 	.word	0x20002df0
 8105838:	0812c580 	.word	0x0812c580
 810583c:	20002db8 	.word	0x20002db8
 8105840:	0812c59c 	.word	0x0812c59c
 8105844:	0812c5fc 	.word	0x0812c5fc
 8105848:	20002268 	.word	0x20002268
 810584c:	200029c0 	.word	0x200029c0
 8105850:	20000818 	.word	0x20000818
 8105854:	20002dbc 	.word	0x20002dbc
 8105858:	0812c5b8 	.word	0x0812c5b8
 810585c:	0812c5e4 	.word	0x0812c5e4
 8105860:	0812c4c0 	.word	0x0812c4c0
 8105864:	0812c510 	.word	0x0812c510
 8105868:	0812c5d4 	.word	0x0812c5d4
 810586c:	20002dd0 	.word	0x20002dd0

08105870 <assert_failed>:
void assert_failed(uint8_t *file, uint32_t line) {
	/* USER CODE BEGIN 6 */
	/* User can add his own implementation to report the file name and line number,
	 tex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
	/* USER CODE END 6 */
}
 8105870:	4770      	bx	lr
 8105872:	bf00      	nop

08105874 <__io_putchar>:
/**
 * @brief  Retargets the C library printf function to the USART.
 * @param  None
 * @retval None
 */
PUTCHAR_PROTOTYPE {
 8105874:	b500      	push	{lr}
	/* Place your implementation of fputc here */
	/* e.g. write a character to the EVAL_COM1 and Loop until the end of transmission */
	{
		if (ch == '\n')
 8105876:	280a      	cmp	r0, #10
PUTCHAR_PROTOTYPE {
 8105878:	b083      	sub	sp, #12
 810587a:	9001      	str	r0, [sp, #4]
		if (ch == '\n')
 810587c:	d009      	beq.n	8105892 <__io_putchar+0x1e>
			HAL_UART_Transmit(&huart2, "\r\n", 2, 10);
		else
		HAL_UART_Transmit(&huart2, &ch, 1, 10);
 810587e:	230a      	movs	r3, #10
 8105880:	2201      	movs	r2, #1
 8105882:	a901      	add	r1, sp, #4
 8105884:	4808      	ldr	r0, [pc, #32]	; (81058a8 <__io_putchar+0x34>)
 8105886:	f00e fac5 	bl	8113e14 <HAL_UART_Transmit>

	return ch;
	}
}
 810588a:	9801      	ldr	r0, [sp, #4]
 810588c:	b003      	add	sp, #12
 810588e:	f85d fb04 	ldr.w	pc, [sp], #4
			HAL_UART_Transmit(&huart2, "\r\n", 2, 10);
 8105892:	4603      	mov	r3, r0
 8105894:	2202      	movs	r2, #2
 8105896:	4905      	ldr	r1, [pc, #20]	; (81058ac <__io_putchar+0x38>)
 8105898:	4803      	ldr	r0, [pc, #12]	; (81058a8 <__io_putchar+0x34>)
 810589a:	f00e fabb 	bl	8113e14 <HAL_UART_Transmit>
}
 810589e:	9801      	ldr	r0, [sp, #4]
 81058a0:	b003      	add	sp, #12
 81058a2:	f85d fb04 	ldr.w	pc, [sp], #4
 81058a6:	bf00      	nop
 81058a8:	20002a0c 	.word	0x20002a0c
 81058ac:	0812b138 	.word	0x0812b138

081058b0 <movavg>:
}


// moving avg, used by:-
// clktrim
uint32_t movavg(uint32_t new) {
 81058b0:	b410      	push	{r4}
 81058b2:	4c08      	ldr	r4, [pc, #32]	; (81058d4 <movavg+0x24>)
	static uint32_t data[16] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 };
	int i;
	uint32_t sum = 0;
 81058b4:	2100      	movs	r1, #0
 81058b6:	4623      	mov	r3, r4
 81058b8:	f104 0c3c 	add.w	ip, r4, #60	; 0x3c

	for (i = 0; i < 15; i++) {
		data[i] = data[i + 1];		// old data is low index
 81058bc:	685a      	ldr	r2, [r3, #4]
 81058be:	f843 2b04 	str.w	r2, [r3], #4
	for (i = 0; i < 15; i++) {
 81058c2:	4563      	cmp	r3, ip
		sum += data[i];
 81058c4:	4411      	add	r1, r2
	for (i = 0; i < 15; i++) {
 81058c6:	d1f9      	bne.n	81058bc <movavg+0xc>
	}
	data[15] = new;		// new data at the end
	sum += new;
 81058c8:	4401      	add	r1, r0
	data[15] = new;		// new data at the end
 81058ca:	63e0      	str	r0, [r4, #60]	; 0x3c

	return (sum >> 4);
}
 81058cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 81058d0:	0908      	lsrs	r0, r1, #4
 81058d2:	4770      	bx	lr
 81058d4:	20002df4 	.word	0x20002df4

081058d8 <calcLocator>:
void calcLocator(char *dst, double lat, double lon) {
  int o1, o2, o3;
  int a1, a2, a3;
  double remainder;
  // longitude
  remainder = lon + 180.0;
 81058d8:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 8105990 <calcLocator+0xb8>
  o1 = (int)(remainder / 20.0);
 81058dc:	eeb3 2b04 	vmov.f64	d2, #52	; 0x41a00000  20.0
  dst[1] = (char)a1 + 'A';
  dst[2] = (char)o2 + '0';
  dst[3] = (char)a2 + '0';
  dst[4] = (char)o3 + 'A';
  dst[5] = (char)a3 + 'A';
  dst[6] = (char)0;
 81058e0:	2300      	movs	r3, #0
  a1 = (int)(remainder / 10.0);
 81058e2:	eeb2 5b04 	vmov.f64	d5, #36	; 0x41200000  10.0
  remainder = lon + 180.0;
 81058e6:	ee31 1b07 	vadd.f64	d1, d1, d7
  dst[6] = (char)0;
 81058ea:	7183      	strb	r3, [r0, #6]
  o2 = (int)(remainder / 2.0);
 81058ec:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
  remainder = remainder - 2.0 * (double)o2;
 81058f0:	eeb0 3b00 	vmov.f64	d3, #0	; 0x40000000  2.0
  o3 = (int)(12.0 * remainder);
 81058f4:	eeb2 4b08 	vmov.f64	d4, #40	; 0x41400000  12.0
  remainder = lat + 90.0;
 81058f8:	ed9f 6b27 	vldr	d6, [pc, #156]	; 8105998 <calcLocator+0xc0>
void calcLocator(char *dst, double lat, double lon) {
 81058fc:	ed2d 8b02 	vpush	{d8}
  remainder = lat + 90.0;
 8105900:	ee30 0b06 	vadd.f64	d0, d0, d6
  o1 = (int)(remainder / 20.0);
 8105904:	ee81 6b02 	vdiv.f64	d6, d1, d2
 8105908:	eebd 6bc6 	vcvt.s32.f64	s12, d6
  remainder = remainder - (double)o1 * 20.0;
 810590c:	eeb8 8bc6 	vcvt.f64.s32	d8, s12
  dst[0] = (char)o1 + 'A';
 8105910:	ee16 3a10 	vmov	r3, s12
  a1 = (int)(remainder / 10.0);
 8105914:	ee80 6b05 	vdiv.f64	d6, d0, d5
  dst[0] = (char)o1 + 'A';
 8105918:	3341      	adds	r3, #65	; 0x41
 810591a:	7003      	strb	r3, [r0, #0]
  remainder = remainder - (double)o1 * 20.0;
 810591c:	eea8 1b42 	vfms.f64	d1, d8, d2
}
 8105920:	ecbd 8b02 	vpop	{d8}
  o2 = (int)(remainder / 2.0);
 8105924:	ee21 7b07 	vmul.f64	d7, d1, d7
 8105928:	eebd 7bc7 	vcvt.s32.f64	s14, d7
  remainder = remainder - 2.0 * (double)o2;
 810592c:	eeb8 2bc7 	vcvt.f64.s32	d2, s14
  dst[2] = (char)o2 + '0';
 8105930:	ee17 3a10 	vmov	r3, s14
  a3 = (int)(24.0 * remainder);
 8105934:	eeb3 7b08 	vmov.f64	d7, #56	; 0x41c00000  24.0
  dst[2] = (char)o2 + '0';
 8105938:	3330      	adds	r3, #48	; 0x30
  remainder = remainder - 2.0 * (double)o2;
 810593a:	eea2 1b43 	vfms.f64	d1, d2, d3
  dst[2] = (char)o2 + '0';
 810593e:	7083      	strb	r3, [r0, #2]
  a1 = (int)(remainder / 10.0);
 8105940:	eebd 6bc6 	vcvt.s32.f64	s12, d6
  dst[1] = (char)a1 + 'A';
 8105944:	ee16 3a10 	vmov	r3, s12
  o3 = (int)(12.0 * remainder);
 8105948:	ee21 1b04 	vmul.f64	d1, d1, d4
  dst[1] = (char)a1 + 'A';
 810594c:	3341      	adds	r3, #65	; 0x41
 810594e:	7043      	strb	r3, [r0, #1]
  remainder = remainder - (double)a1 * 10.0;
 8105950:	eeb8 4bc6 	vcvt.f64.s32	d4, s12
 8105954:	eea4 0b45 	vfms.f64	d0, d4, d5
  o3 = (int)(12.0 * remainder);
 8105958:	eebd 1bc1 	vcvt.s32.f64	s2, d1
  dst[4] = (char)o3 + 'A';
 810595c:	ee11 3a10 	vmov	r3, s2
 8105960:	3341      	adds	r3, #65	; 0x41
  a2 = (int)(remainder);
 8105962:	eefd 6bc0 	vcvt.s32.f64	s13, d0
  dst[4] = (char)o3 + 'A';
 8105966:	7103      	strb	r3, [r0, #4]
  remainder = remainder - (double)a2;
 8105968:	eeb8 5be6 	vcvt.f64.s32	d5, s13
  dst[3] = (char)a2 + '0';
 810596c:	ee16 3a90 	vmov	r3, s13
 8105970:	3330      	adds	r3, #48	; 0x30
  remainder = remainder - (double)a2;
 8105972:	ee30 0b45 	vsub.f64	d0, d0, d5
  dst[3] = (char)a2 + '0';
 8105976:	70c3      	strb	r3, [r0, #3]
  a3 = (int)(24.0 * remainder);
 8105978:	ee20 0b07 	vmul.f64	d0, d0, d7
 810597c:	eebd 0bc0 	vcvt.s32.f64	s0, d0
  dst[5] = (char)a3 + 'A';
 8105980:	ee10 3a10 	vmov	r3, s0
 8105984:	3341      	adds	r3, #65	; 0x41
 8105986:	7143      	strb	r3, [r0, #5]
}
 8105988:	4770      	bx	lr
 810598a:	bf00      	nop
 810598c:	f3af 8000 	nop.w
 8105990:	00000000 	.word	0x00000000
 8105994:	40668000 	.word	0x40668000
 8105998:	00000000 	.word	0x00000000
 810599c:	40568000 	.word	0x40568000

081059a0 <calcepoch32>:
}
#endif

#if 1	// new version below
struct tm* getgpstime() {
	now.tm_year = statuspkt.NavPvt.year - 1900;
 81059a0:	4b0f      	ldr	r3, [pc, #60]	; (81059e0 <calcepoch32+0x40>)
 81059a2:	4810      	ldr	r0, [pc, #64]	; (81059e4 <calcepoch32+0x44>)
 81059a4:	891a      	ldrh	r2, [r3, #8]
	return (&now);
}

// calculate epoch seconds from 1970 to now using GPS date time fields (32 bit unsigned, not 64 bit time_t as used by the library)
// the number of seconds that have elapsed since January 1, 1970 (midnight UTC/GMT), not counting leap seconds
uint32_t calcepoch32() {
 81059a6:	b510      	push	{r4, lr}
	now.tm_isdst = -1;        // Is DST on? 1 = yes, 0 = no, -1 = unknown
 81059a8:	f04f 34ff 	mov.w	r4, #4294967295
	now.tm_mon = statuspkt.NavPvt.month - 1;           // Month, 0 - jan
 81059ac:	7a99      	ldrb	r1, [r3, #10]
	now.tm_year = statuspkt.NavPvt.year - 1900;
 81059ae:	b292      	uxth	r2, r2
	now.tm_mon = statuspkt.NavPvt.month - 1;           // Month, 0 - jan
 81059b0:	4421      	add	r1, r4
	now.tm_isdst = -1;        // Is DST on? 1 = yes, 0 = no, -1 = unknown
 81059b2:	6204      	str	r4, [r0, #32]
	now.tm_year = statuspkt.NavPvt.year - 1900;
 81059b4:	f2a2 726c 	subw	r2, r2, #1900	; 0x76c
	now.tm_mon = statuspkt.NavPvt.month - 1;           // Month, 0 - jan
 81059b8:	6101      	str	r1, [r0, #16]
	now.tm_mday = statuspkt.NavPvt.day;          // Day of the month
 81059ba:	7ad9      	ldrb	r1, [r3, #11]
	now.tm_year = statuspkt.NavPvt.year - 1900;
 81059bc:	6142      	str	r2, [r0, #20]
	now.tm_mday = statuspkt.NavPvt.day;          // Day of the month
 81059be:	60c1      	str	r1, [r0, #12]
	now.tm_hour = statuspkt.NavPvt.hour;
 81059c0:	7b19      	ldrb	r1, [r3, #12]
	now.tm_min = statuspkt.NavPvt.min;
 81059c2:	7b5a      	ldrb	r2, [r3, #13]
	now.tm_sec = statuspkt.NavPvt.sec;
 81059c4:	7b9b      	ldrb	r3, [r3, #14]
	now.tm_min = statuspkt.NavPvt.min;
 81059c6:	e9c0 2101 	strd	r2, r1, [r0, #4]
	now.tm_sec = statuspkt.NavPvt.sec;
 81059ca:	6003      	str	r3, [r0, #0]

	epochtime = mktime(getgpstime());
 81059cc:	f01f fdf4 	bl	81255b8 <mktime>
 81059d0:	4a05      	ldr	r2, [pc, #20]	; (81059e8 <calcepoch32+0x48>)
 81059d2:	4603      	mov	r3, r0
	return (uint32_t) (epochtime + (time_t) (10 * 60 * 60));		// add ten hours
#else
    return (uint32_t)(epochtime);
#endif

}
 81059d4:	f648 40a0 	movw	r0, #36000	; 0x8ca0
	epochtime = mktime(getgpstime());
 81059d8:	e9c2 3100 	strd	r3, r1, [r2]
}
 81059dc:	4418      	add	r0, r3
 81059de:	bd10      	pop	{r4, pc}
 81059e0:	2000300c 	.word	0x2000300c
 81059e4:	20002fe0 	.word	0x20002fe0
 81059e8:	20002ec0 	.word	0x20002ec0

081059ec <printPacket>:
		9600L,
//4800L,
		};

// Function, printing packet to the PC's serial in hexadecimal form
void printPacket(byte *msg, byte *packet, byte len) {
 81059ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 81059f0:	b082      	sub	sp, #8
	char temp[3];
	static int cnt = 0;

	for (byte i = 0; i < len; i++) {
 81059f2:	b33a      	cbz	r2, 8105a44 <printPacket+0x58>
 81059f4:	4607      	mov	r7, r0
 81059f6:	4616      	mov	r6, r2
 81059f8:	1e4d      	subs	r5, r1, #1
 81059fa:	2400      	movs	r4, #0
		if (i % 16 == 0) {
			printf("\n\r%d %s:", cnt++, msg);
 81059fc:	f8df a054 	ldr.w	sl, [pc, #84]	; 8105a54 <printPacket+0x68>
 8105a00:	f8df 9054 	ldr.w	r9, [pc, #84]	; 8105a58 <printPacket+0x6c>
		} else {
			printf(" ");
		}
		sprintf(temp, "%.2X", packet[i]);
 8105a04:	f8df 8054 	ldr.w	r8, [pc, #84]	; 8105a5c <printPacket+0x70>
 8105a08:	e013      	b.n	8105a32 <printPacket+0x46>
			printf("\n\r%d %s:", cnt++, msg);
 8105a0a:	f8da 1000 	ldr.w	r1, [sl]
 8105a0e:	1c4b      	adds	r3, r1, #1
 8105a10:	f8ca 3000 	str.w	r3, [sl]
 8105a14:	f020 fc8e 	bl	8126334 <iprintf>
	for (byte i = 0; i < len; i++) {
 8105a18:	3401      	adds	r4, #1
		sprintf(temp, "%.2X", packet[i]);
 8105a1a:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 8105a1e:	4641      	mov	r1, r8
 8105a20:	a801      	add	r0, sp, #4
	for (byte i = 0; i < len; i++) {
 8105a22:	b2e4      	uxtb	r4, r4
		sprintf(temp, "%.2X", packet[i]);
 8105a24:	f020 fe70 	bl	8126708 <siprintf>
		printf(temp);
 8105a28:	a801      	add	r0, sp, #4
 8105a2a:	f020 fc83 	bl	8126334 <iprintf>
	for (byte i = 0; i < len; i++) {
 8105a2e:	42a6      	cmp	r6, r4
 8105a30:	d008      	beq.n	8105a44 <printPacket+0x58>
		if (i % 16 == 0) {
 8105a32:	f014 0f0f 	tst.w	r4, #15
			printf("\n\r%d %s:", cnt++, msg);
 8105a36:	463a      	mov	r2, r7
 8105a38:	4648      	mov	r0, r9
		if (i % 16 == 0) {
 8105a3a:	d0e6      	beq.n	8105a0a <printPacket+0x1e>
			printf(" ");
 8105a3c:	2020      	movs	r0, #32
 8105a3e:	f020 fc91 	bl	8126364 <putchar>
 8105a42:	e7e9      	b.n	8105a18 <printPacket+0x2c>
	}
	printf("\n\r");
 8105a44:	4802      	ldr	r0, [pc, #8]	; (8105a50 <printPacket+0x64>)
 8105a46:	f020 fc75 	bl	8126334 <iprintf>
}
 8105a4a:	b002      	add	sp, #8
 8105a4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8105a50:	0812c5f8 	.word	0x0812c5f8
 8105a54:	20002eb8 	.word	0x20002eb8
 8105a58:	0812ccfc 	.word	0x0812ccfc
 8105a5c:	0812cd08 	.word	0x0812cd08

08105a60 <disableNmea>:
	printf("Checking for Neo GPS...\n");
	sendPacket(packet, sizeof(packet));
}

// Function, sending set of packets to the receiver to disable NMEA messages
void disableNmea() {
 8105a60:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	// Array of two bytes for CFG-MSG packets payload
	byte messages[][2] = { { 0xF0, 0x0A }, { 0xF0, 0x09 }, { 0xF0, 0x00 }, { 0xF0, 0x01 }, { 0xF0, 0x0D },
 8105a64:	f8df c09c 	ldr.w	ip, [pc, #156]	; 8105b04 <disableNmea+0xa4>
void disableNmea() {
 8105a68:	b08f      	sub	sp, #60	; 0x3c
		for (byte j = 0; j < sizeof(*messages); j++) {
			packet[payloadOffset + j] = messages[i][j];
		}

		// Set checksum bytes to the null
		packet[packetSize - 2] = 0x00;
 8105a6a:	2600      	movs	r6, #0
	HAL_UART_Transmit(&gpsuarttx, packet, len, 100);
 8105a6c:	4f24      	ldr	r7, [pc, #144]	; (8105b00 <disableNmea+0xa0>)
	byte messages[][2] = { { 0xF0, 0x0A }, { 0xF0, 0x09 }, { 0xF0, 0x00 }, { 0xF0, 0x01 }, { 0xF0, 0x0D },
 8105a6e:	f10d 0e10 	add.w	lr, sp, #16
	byte packet[] = { 0xB5, // sync char 1
 8105a72:	f10d 0904 	add.w	r9, sp, #4
 8105a76:	ad04      	add	r5, sp, #16
 8105a78:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 8105a7c:	f10d 040d 	add.w	r4, sp, #13
	byte messages[][2] = { { 0xF0, 0x0A }, { 0xF0, 0x09 }, { 0xF0, 0x00 }, { 0xF0, 0x01 }, { 0xF0, 0x0D },
 8105a80:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8105a84:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8105a88:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8105a8c:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8105a90:	e89c 0003 	ldmia.w	ip, {r0, r1}
	byte packet[] = { 0xB5, // sync char 1
 8105a94:	f10c 0308 	add.w	r3, ip, #8
	byte messages[][2] = { { 0xF0, 0x0A }, { 0xF0, 0x09 }, { 0xF0, 0x00 }, { 0xF0, 0x01 }, { 0xF0, 0x0D },
 8105a98:	e88e 0003 	stmia.w	lr, {r0, r1}
	byte packet[] = { 0xB5, // sync char 1
 8105a9c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8105aa0:	e8a9 0003 	stmia.w	r9!, {r0, r1}
 8105aa4:	f829 2b02 	strh.w	r2, [r9], #2
 8105aa8:	0c12      	lsrs	r2, r2, #16
 8105aaa:	f889 2000 	strb.w	r2, [r9]
		packet[packetSize - 1] = 0x00;
 8105aae:	f04f 0e00 	mov.w	lr, #0
			packet[payloadOffset + j] = messages[i][j];
 8105ab2:	7829      	ldrb	r1, [r5, #0]
 8105ab4:	786a      	ldrb	r2, [r5, #1]
 8105ab6:	f10d 0306 	add.w	r3, sp, #6
		packet[packetSize - 1] = 0x00;
 8105aba:	46f4      	mov	ip, lr
			packet[payloadOffset + j] = messages[i][j];
 8105abc:	f88d 100a 	strb.w	r1, [sp, #10]
 8105ac0:	f88d 200b 	strb.w	r2, [sp, #11]
		packet[packetSize - 2] = 0x00;
 8105ac4:	f88d 600d 	strb.w	r6, [sp, #13]
		packet[packetSize - 1] = 0x00;
 8105ac8:	f88d 600e 	strb.w	r6, [sp, #14]

		// Calculate checksum over the packet buffer excluding sync (first two)
		// and checksum chars (last two)
		for (byte j = 0; j < packetSize - 4; j++) {
			packet[packetSize - 2] += packet[2 + j];
 8105acc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8105ad0:	4494      	add	ip, r2
		for (byte j = 0; j < packetSize - 4; j++) {
 8105ad2:	429c      	cmp	r4, r3
			packet[packetSize - 2] += packet[2 + j];
 8105ad4:	fa5f fc8c 	uxtb.w	ip, ip
			packet[packetSize - 1] += packet[packetSize - 2];
 8105ad8:	44e6      	add	lr, ip
 8105ada:	fa5f fe8e 	uxtb.w	lr, lr
		for (byte j = 0; j < packetSize - 4; j++) {
 8105ade:	d1f5      	bne.n	8105acc <disableNmea+0x6c>
	for (byte i = 0; i < sizeof(messages) / sizeof(*messages); i++) {
 8105ae0:	3502      	adds	r5, #2
	HAL_UART_Transmit(&gpsuarttx, packet, len, 100);
 8105ae2:	2364      	movs	r3, #100	; 0x64
 8105ae4:	220b      	movs	r2, #11
 8105ae6:	a901      	add	r1, sp, #4
 8105ae8:	4638      	mov	r0, r7
 8105aea:	f88d c00d 	strb.w	ip, [sp, #13]
 8105aee:	f88d e00e 	strb.w	lr, [sp, #14]
 8105af2:	f00e f98f 	bl	8113e14 <HAL_UART_Transmit>
	for (byte i = 0; i < sizeof(messages) / sizeof(*messages); i++) {
 8105af6:	4545      	cmp	r5, r8
 8105af8:	d1d9      	bne.n	8105aae <disableNmea+0x4e>
		}

		sendPacket(packet, packetSize);
	}
}
 8105afa:	b00f      	add	sp, #60	; 0x3c
 8105afc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8105b00:	20002f54 	.word	0x20002f54
 8105b04:	0812a4a0 	.word	0x0812a4a0

08105b08 <isGoodChecksum>:

bool isGoodChecksum(int len) {
	unsigned char CK_A = 0;
	unsigned char CK_B = 0;

	for (int i = 2; i < (2 + 4 + len); i++)		// skip sync bytes
 8105b08:	1cc3      	adds	r3, r0, #3
bool isGoodChecksum(int len) {
 8105b0a:	b500      	push	{lr}
	for (int i = 2; i < (2 + 4 + len); i++)		// skip sync bytes
 8105b0c:	db1c      	blt.n	8105b48 <isGoodChecksum+0x40>
 8105b0e:	4910      	ldr	r1, [pc, #64]	; (8105b50 <isGoodChecksum+0x48>)
	unsigned char CK_B = 0;
 8105b10:	2200      	movs	r2, #0
 8105b12:	f101 0e04 	add.w	lr, r1, #4
	unsigned char CK_A = 0;
 8105b16:	4613      	mov	r3, r2
 8105b18:	4486      	add	lr, r0
			{
		CK_A = CK_A + PACKETstore[i];
 8105b1a:	f811 cf01 	ldrb.w	ip, [r1, #1]!
 8105b1e:	4463      	add	r3, ip
	for (int i = 2; i < (2 + 4 + len); i++)		// skip sync bytes
 8105b20:	4571      	cmp	r1, lr
		CK_A = CK_A + PACKETstore[i];
 8105b22:	b2db      	uxtb	r3, r3
		CK_B = CK_B + CK_A;
 8105b24:	441a      	add	r2, r3
 8105b26:	b2d2      	uxtb	r2, r2
	for (int i = 2; i < (2 + 4 + len); i++)		// skip sync bytes
 8105b28:	d1f7      	bne.n	8105b1a <isGoodChecksum+0x12>
	}
	return ((CK_A == PACKETstore[len + 6]) && (CK_B == PACKETstore[len + 7]));
 8105b2a:	490a      	ldr	r1, [pc, #40]	; (8105b54 <isGoodChecksum+0x4c>)
 8105b2c:	4408      	add	r0, r1
 8105b2e:	7981      	ldrb	r1, [r0, #6]
 8105b30:	4299      	cmp	r1, r3
 8105b32:	d002      	beq.n	8105b3a <isGoodChecksum+0x32>
 8105b34:	2000      	movs	r0, #0
}
 8105b36:	f85d fb04 	ldr.w	pc, [sp], #4
	return ((CK_A == PACKETstore[len + 6]) && (CK_B == PACKETstore[len + 7]));
 8105b3a:	79c0      	ldrb	r0, [r0, #7]
 8105b3c:	1a80      	subs	r0, r0, r2
 8105b3e:	fab0 f080 	clz	r0, r0
 8105b42:	0940      	lsrs	r0, r0, #5
}
 8105b44:	f85d fb04 	ldr.w	pc, [sp], #4
	unsigned char CK_B = 0;
 8105b48:	2200      	movs	r2, #0
	unsigned char CK_A = 0;
 8105b4a:	4613      	mov	r3, r2
 8105b4c:	e7ed      	b.n	8105b2a <isGoodChecksum+0x22>
 8105b4e:	bf00      	nop
 8105b50:	20002e39 	.word	0x20002e39
 8105b54:	20002e38 	.word	0x20002e38

08105b58 <IsPacketReady>:

// start/complete filling in the current packet
int IsPacketReady(unsigned char c) {
 8105b58:	b570      	push	{r4, r5, r6, lr}
	// get current position in packet
	unsigned char p = UbxGpsv.carriagePosition;
 8105b5a:	4c25      	ldr	r4, [pc, #148]	; (8105bf0 <IsPacketReady+0x98>)
 8105b5c:	78e3      	ldrb	r3, [r4, #3]
	static volatile int len = 0;

	if (p < 4)     // this looks for PVT messages
 8105b5e:	2b03      	cmp	r3, #3
 8105b60:	d814      	bhi.n	8105b8c <IsPacketReady+0x34>
			{
		// are we starting a packet?
		if ((c == UBXGPS_HEADER[p]) || (c == UBXGPS_HEADER2[p])) {
 8105b62:	4a24      	ldr	r2, [pc, #144]	; (8105bf4 <IsPacketReady+0x9c>)
 8105b64:	4619      	mov	r1, r3
 8105b66:	5cd2      	ldrb	r2, [r2, r3]
 8105b68:	4282      	cmp	r2, r0
 8105b6a:	d00a      	beq.n	8105b82 <IsPacketReady+0x2a>
 8105b6c:	4a22      	ldr	r2, [pc, #136]	; (8105bf8 <IsPacketReady+0xa0>)
 8105b6e:	5cd2      	ldrb	r2, [r2, r3]
 8105b70:	4282      	cmp	r2, r0
 8105b72:	d006      	beq.n	8105b82 <IsPacketReady+0x2a>
			PACKETstore[p++] = c;
		} else {
			p = 0;
			len = 0;
 8105b74:	2200      	movs	r2, #0
 8105b76:	4921      	ldr	r1, [pc, #132]	; (8105bfc <IsPacketReady+0xa4>)
			p = 0;
 8105b78:	4613      	mov	r3, r2
			len = 0;
 8105b7a:	600a      	str	r2, [r1, #0]
				}
			}
		}
	}
	UbxGpsv.carriagePosition = p;
	return 0;
 8105b7c:	2000      	movs	r0, #0
	UbxGpsv.carriagePosition = p;
 8105b7e:	70e3      	strb	r3, [r4, #3]
}
 8105b80:	bd70      	pop	{r4, r5, r6, pc}
			PACKETstore[p++] = c;
 8105b82:	3301      	adds	r3, #1
 8105b84:	4a1e      	ldr	r2, [pc, #120]	; (8105c00 <IsPacketReady+0xa8>)
 8105b86:	b2db      	uxtb	r3, r3
 8105b88:	5450      	strb	r0, [r2, r1]
 8105b8a:	e7f7      	b.n	8105b7c <IsPacketReady+0x24>
		if (p < 6) {
 8105b8c:	2b05      	cmp	r3, #5
 8105b8e:	d917      	bls.n	8105bc0 <IsPacketReady+0x68>
		if (p == 6) {
 8105b90:	2b06      	cmp	r3, #6
 8105b92:	d01b      	beq.n	8105bcc <IsPacketReady+0x74>
 8105b94:	4d19      	ldr	r5, [pc, #100]	; (8105bfc <IsPacketReady+0xa4>)
		if (p < (2 + 4 + len + 2)) {
 8105b96:	682a      	ldr	r2, [r5, #0]
 8105b98:	4619      	mov	r1, r3
 8105b9a:	3207      	adds	r2, #7
 8105b9c:	429a      	cmp	r2, r3
 8105b9e:	dbed      	blt.n	8105b7c <IsPacketReady+0x24>
			PACKETstore[p++] = c;
 8105ba0:	3301      	adds	r3, #1
			if (p == (2 + 4 + len + 2)) {
 8105ba2:	682a      	ldr	r2, [r5, #0]
			PACKETstore[p++] = c;
 8105ba4:	4e16      	ldr	r6, [pc, #88]	; (8105c00 <IsPacketReady+0xa8>)
 8105ba6:	b2db      	uxtb	r3, r3
			if (p == (2 + 4 + len + 2)) {
 8105ba8:	3208      	adds	r2, #8
			PACKETstore[p++] = c;
 8105baa:	5470      	strb	r0, [r6, r1]
			if (p == (2 + 4 + len + 2)) {
 8105bac:	4293      	cmp	r3, r2
 8105bae:	d1e5      	bne.n	8105b7c <IsPacketReady+0x24>
				UbxGpsv.carriagePosition = p;
 8105bb0:	2300      	movs	r3, #0
				if (isGoodChecksum(len)) {
 8105bb2:	6828      	ldr	r0, [r5, #0]
				UbxGpsv.carriagePosition = p;
 8105bb4:	70e3      	strb	r3, [r4, #3]
				if (isGoodChecksum(len)) {
 8105bb6:	f7ff ffa7 	bl	8105b08 <isGoodChecksum>
 8105bba:	b998      	cbnz	r0, 8105be4 <IsPacketReady+0x8c>
				p = 0;
 8105bbc:	4603      	mov	r3, r0
 8105bbe:	e7dd      	b.n	8105b7c <IsPacketReady+0x24>
			PACKETstore[p++] = c;
 8105bc0:	490f      	ldr	r1, [pc, #60]	; (8105c00 <IsPacketReady+0xa8>)
 8105bc2:	1c5a      	adds	r2, r3, #1
 8105bc4:	54c8      	strb	r0, [r1, r3]
			return (0);
 8105bc6:	2000      	movs	r0, #0
			UbxGpsv.carriagePosition = p;
 8105bc8:	70e2      	strb	r2, [r4, #3]
}
 8105bca:	bd70      	pop	{r4, r5, r6, pc}
			len = PACKETstore[4] + (PACKETstore[5] * 256);
 8105bcc:	490c      	ldr	r1, [pc, #48]	; (8105c00 <IsPacketReady+0xa8>)
 8105bce:	794d      	ldrb	r5, [r1, #5]
 8105bd0:	790a      	ldrb	r2, [r1, #4]
 8105bd2:	eb02 2205 	add.w	r2, r2, r5, lsl #8
 8105bd6:	4d09      	ldr	r5, [pc, #36]	; (8105bfc <IsPacketReady+0xa4>)
 8105bd8:	602a      	str	r2, [r5, #0]
			if (len >= sizeof(PACKETstore)) {	// oversize
 8105bda:	682a      	ldr	r2, [r5, #0]
 8105bdc:	2a7f      	cmp	r2, #127	; 0x7f
 8105bde:	d9da      	bls.n	8105b96 <IsPacketReady+0x3e>
				return 0;
 8105be0:	2000      	movs	r0, #0
}
 8105be2:	bd70      	pop	{r4, r5, r6, pc}
					gpsgood = 1;
 8105be4:	4b07      	ldr	r3, [pc, #28]	; (8105c04 <IsPacketReady+0xac>)
 8105be6:	2201      	movs	r2, #1
					return len;
 8105be8:	6828      	ldr	r0, [r5, #0]
					gpsgood = 1;
 8105bea:	601a      	str	r2, [r3, #0]
}
 8105bec:	bd70      	pop	{r4, r5, r6, pc}
 8105bee:	bf00      	nop
 8105bf0:	20000278 	.word	0x20000278
 8105bf4:	0812cef8 	.word	0x0812cef8
 8105bf8:	0812cefc 	.word	0x0812cefc
 8105bfc:	20002fd8 	.word	0x20002fd8
 8105c00:	20002e38 	.word	0x20002e38
 8105c04:	20002ecc 	.word	0x20002ecc

08105c08 <setupneo>:

		fastdelay_ms(100); // Little delay before flushing
	}
#endif

	if (circuitboardpcb == LIGHTNINGBOARD2) {
 8105c08:	4b74      	ldr	r3, [pc, #464]	; (8105ddc <setupneo+0x1d4>)
 8105c0a:	681b      	ldr	r3, [r3, #0]
 8105c0c:	2b16      	cmp	r3, #22
HAL_StatusTypeDef setupneo() {
 8105c0e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8105c10:	b08d      	sub	sp, #52	; 0x34
	if (circuitboardpcb == LIGHTNINGBOARD2) {
 8105c12:	f000 80ba 	beq.w	8105d8a <setupneo+0x182>
		gpsuarttx = huart7;
		GPSUARTRX = UART8;
	}
	else			// Splat1 or Lightningboard 1 prototype
	{
		gpsuartrx = huart6;
 8105c16:	2284      	movs	r2, #132	; 0x84
 8105c18:	4971      	ldr	r1, [pc, #452]	; (8105de0 <setupneo+0x1d8>)
 8105c1a:	4872      	ldr	r0, [pc, #456]	; (8105de4 <setupneo+0x1dc>)
 8105c1c:	f01f fbc4 	bl	81253a8 <memcpy>
		gpsuarttx = huart6;
 8105c20:	2284      	movs	r2, #132	; 0x84
 8105c22:	496f      	ldr	r1, [pc, #444]	; (8105de0 <setupneo+0x1d8>)
 8105c24:	4870      	ldr	r0, [pc, #448]	; (8105de8 <setupneo+0x1e0>)
 8105c26:	f01f fbbf 	bl	81253a8 <memcpy>
		GPSUARTRX = USART6;
 8105c2a:	4b70      	ldr	r3, [pc, #448]	; (8105dec <setupneo+0x1e4>)
 8105c2c:	4a70      	ldr	r2, [pc, #448]	; (8105df0 <setupneo+0x1e8>)
 8105c2e:	601a      	str	r2, [r3, #0]
	 * @note   When the UART parity is enabled (PCE = 1), the received data contain
	 *         the parity bit (MSB position).
	 * @retval HAL status
	 */

	stat = HAL_UART_Receive_DMA(&gpsuartrx, rxdatabuf, 1);
 8105c30:	2201      	movs	r2, #1
 8105c32:	4970      	ldr	r1, [pc, #448]	; (8105df4 <setupneo+0x1ec>)
 8105c34:	486b      	ldr	r0, [pc, #428]	; (8105de4 <setupneo+0x1dc>)
 8105c36:	f00e fb85 	bl	8114344 <HAL_UART_Receive_DMA>

	if (stat != HAL_OK) {
 8105c3a:	4607      	mov	r7, r0
 8105c3c:	2800      	cmp	r0, #0
 8105c3e:	f040 809d 	bne.w	8105d7c <setupneo+0x174>
		return (stat);
	}

	// Disabling NMEA messages by sending appropriate packets
//		printf("Disabling NMEA messages...\n\r");
	disableNmea();
 8105c42:	f7ff ff0d 	bl	8105a60 <disableNmea>
	osDelay(500);
 8105c46:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8105c4a:	f010 fbd7 	bl	81163fc <osDelay>
	const byte packet[] = { 0xB5, 0x62, 0x0A, 0x04, 0x00, 0x00, 0x0E, 0x34 };  // MON_VER get receiver/software version
 8105c4e:	4b6a      	ldr	r3, [pc, #424]	; (8105df8 <setupneo+0x1f0>)
 8105c50:	ae01      	add	r6, sp, #4
 8105c52:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
 8105c56:	4d69      	ldr	r5, [pc, #420]	; (8105dfc <setupneo+0x1f4>)
 8105c58:	e893 0003 	ldmia.w	r3, {r0, r1}
 8105c5c:	e886 0003 	stmia.w	r6, {r0, r1}
	printf("Checking for Neo GPS...\n");
 8105c60:	4867      	ldr	r0, [pc, #412]	; (8105e00 <setupneo+0x1f8>)
 8105c62:	f020 fc03 	bl	812646c <puts>
	HAL_UART_Transmit(&gpsuarttx, packet, len, 100);
 8105c66:	2364      	movs	r3, #100	; 0x64
 8105c68:	2208      	movs	r2, #8
 8105c6a:	4631      	mov	r1, r6
 8105c6c:	485e      	ldr	r0, [pc, #376]	; (8105de8 <setupneo+0x1e0>)
 8105c6e:	f00e f8d1 	bl	8113e14 <HAL_UART_Transmit>

	// is there a device - what is it running?
	askneo_ver();
	i = 0;
	while ((i < 1000 ) && (neoispresent == 0)) {
 8105c72:	e004      	b.n	8105c7e <setupneo+0x76>
		i++;
		osDelay(1);
 8105c74:	f010 fbc2 	bl	81163fc <osDelay>
	while ((i < 1000 ) && (neoispresent == 0)) {
 8105c78:	3c01      	subs	r4, #1
 8105c7a:	f000 80a5 	beq.w	8105dc8 <setupneo+0x1c0>
 8105c7e:	682b      	ldr	r3, [r5, #0]
		osDelay(1);
 8105c80:	2001      	movs	r0, #1
	while ((i < 1000 ) && (neoispresent == 0)) {
 8105c82:	2b00      	cmp	r3, #0
 8105c84:	d0f6      	beq.n	8105c74 <setupneo+0x6c>
	byte packet[] = { 0xB5, 0x62, 0x06, 0x09, 0x0D, 0x00, 0xFF, 0xFF, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xFF, 0xFF,
 8105c86:	4c5f      	ldr	r4, [pc, #380]	; (8105e04 <setupneo+0x1fc>)
 8105c88:	46b4      	mov	ip, r6
	byte packet[] = { 0xB5, // sync char 1
 8105c8a:	4635      	mov	r5, r6
	byte packet[] = { 0xB5, 0x62, 0x06, 0x09, 0x0D, 0x00, 0xFF, 0xFF, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xFF, 0xFF,
 8105c8c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105c8e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8105c92:	e894 0003 	ldmia.w	r4, {r0, r1}
	HAL_UART_Transmit(&gpsuarttx, packet, len, 100);
 8105c96:	2364      	movs	r3, #100	; 0x64
 8105c98:	2215      	movs	r2, #21
	byte packet[] = { 0xB5, 0x62, 0x06, 0x09, 0x0D, 0x00, 0xFF, 0xFF, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xFF, 0xFF,
 8105c9a:	f84c 0b04 	str.w	r0, [ip], #4
	HAL_UART_Transmit(&gpsuarttx, packet, len, 100);
 8105c9e:	4852      	ldr	r0, [pc, #328]	; (8105de8 <setupneo+0x1e0>)
	byte packet[] = { 0xB5, 0x62, 0x06, 0x09, 0x0D, 0x00, 0xFF, 0xFF, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xFF, 0xFF,
 8105ca0:	f88c 1000 	strb.w	r1, [ip]
	HAL_UART_Transmit(&gpsuarttx, packet, len, 100);
 8105ca4:	4631      	mov	r1, r6
 8105ca6:	f00e f8b5 	bl	8113e14 <HAL_UART_Transmit>
		osDelay(200);
		rebootme(2);
	}

	restoreDefaults();
	osDelay(1500);
 8105caa:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8105cae:	f010 fba5 	bl	81163fc <osDelay>

	// 	Set reporting frequency to 1 Sec
	printf("NEO: Changing receiving frequency to 1 Sec...\n\r");
 8105cb2:	4855      	ldr	r0, [pc, #340]	; (8105e08 <setupneo+0x200>)
 8105cb4:	f020 fb3e 	bl	8126334 <iprintf>
	byte packet[] = { 0xB5, // sync char 1
 8105cb8:	f104 0360 	add.w	r3, r4, #96	; 0x60
 8105cbc:	46b4      	mov	ip, r6
 8105cbe:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8105cc0:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
	HAL_UART_Transmit(&gpsuarttx, packet, len, 100);
 8105cc4:	4631      	mov	r1, r6
	byte packet[] = { 0xB5, // sync char 1
 8105cc6:	f8ac 3000 	strh.w	r3, [ip]
	HAL_UART_Transmit(&gpsuarttx, packet, len, 100);
 8105cca:	220e      	movs	r2, #14
 8105ccc:	2364      	movs	r3, #100	; 0x64
 8105cce:	4846      	ldr	r0, [pc, #280]	; (8105de8 <setupneo+0x1e0>)
 8105cd0:	f00e f8a0 	bl	8113e14 <HAL_UART_Transmit>

	changeFrequency();
	osDelay(500);
 8105cd4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8105cd8:	f010 fb90 	bl	81163fc <osDelay>

	//rx();		// debugging

	// Disabling unnecessary channels like SBAS or QZSS
	printf("NEO: Disabling unnecessary channels...\r\n");
 8105cdc:	484b      	ldr	r0, [pc, #300]	; (8105e0c <setupneo+0x204>)
 8105cde:	f020 fbc5 	bl	812646c <puts>
	byte packet[] = { 0xB5, // sync char 1
 8105ce2:	f104 0c70 	add.w	ip, r4, #112	; 0x70
 8105ce6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8105cea:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105cec:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8105cf0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105cf2:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
	HAL_UART_Transmit(&gpsuarttx, packet, len, 100);
 8105cf6:	2364      	movs	r3, #100	; 0x64
	byte packet[] = { 0xB5, // sync char 1
 8105cf8:	e885 0007 	stmia.w	r5, {r0, r1, r2}
	HAL_UART_Transmit(&gpsuarttx, packet, len, 100);
 8105cfc:	4631      	mov	r1, r6
 8105cfe:	222c      	movs	r2, #44	; 0x2c
 8105d00:	4839      	ldr	r0, [pc, #228]	; (8105de8 <setupneo+0x1e0>)
 8105d02:	f00e f887 	bl	8113e14 <HAL_UART_Transmit>
	disableUnnecessaryChannels();
	osDelay(500);
 8105d06:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8105d0a:	f010 fb77 	bl	81163fc <osDelay>

	// Enabling NAV-PVT messages
	printf("NEO: Enabling NAV-PVT messages...\n\r");
 8105d0e:	4840      	ldr	r0, [pc, #256]	; (8105e10 <setupneo+0x208>)
 8105d10:	f020 fb10 	bl	8126334 <iprintf>
	byte packet[] = { 0xB5, // sync char 1
 8105d14:	f104 029c 	add.w	r2, r4, #156	; 0x9c
 8105d18:	46b4      	mov	ip, r6
	HAL_UART_Transmit(&gpsuarttx, packet, len, 100);
 8105d1a:	2364      	movs	r3, #100	; 0x64
	byte packet[] = { 0xB5, 0x62, 0x06, 0x31, 0x20, 0x00, 0x00, 0x00, 0x00, 0x00, 0x32, 0x00, 0x00, 0x00, 0x40, 0x42,
 8105d1c:	34a8      	adds	r4, #168	; 0xa8
	byte packet[] = { 0xB5, // sync char 1
 8105d1e:	ca07      	ldmia	r2, {r0, r1, r2}
 8105d20:	e8ac 0003 	stmia.w	ip!, {r0, r1}
 8105d24:	f82c 2b02 	strh.w	r2, [ip], #2
 8105d28:	0c12      	lsrs	r2, r2, #16
	HAL_UART_Transmit(&gpsuarttx, packet, len, 100);
 8105d2a:	4631      	mov	r1, r6
 8105d2c:	482e      	ldr	r0, [pc, #184]	; (8105de8 <setupneo+0x1e0>)
	byte packet[] = { 0xB5, // sync char 1
 8105d2e:	f88c 2000 	strb.w	r2, [ip]
	HAL_UART_Transmit(&gpsuarttx, packet, len, 100);
 8105d32:	220b      	movs	r2, #11
 8105d34:	f00e f86e 	bl	8113e14 <HAL_UART_Transmit>
	enableNavPvt();
	osDelay(500);
 8105d38:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8105d3c:	f010 fb5e 	bl	81163fc <osDelay>
	byte packet[] = { 0xB5, 0x62, 0x06, 0x31, 0x20, 0x00, 0x00, 0x00, 0x00, 0x00, 0x32, 0x00, 0x00, 0x00, 0x40, 0x42,
 8105d40:	46b4      	mov	ip, r6
 8105d42:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105d44:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8105d48:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105d4a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8105d4e:	e894 0003 	ldmia.w	r4, {r0, r1}
	HAL_UART_Transmit(&gpsuarttx, packet, len, 100);
 8105d52:	2364      	movs	r3, #100	; 0x64
 8105d54:	2228      	movs	r2, #40	; 0x28
	byte packet[] = { 0xB5, 0x62, 0x06, 0x31, 0x20, 0x00, 0x00, 0x00, 0x00, 0x00, 0x32, 0x00, 0x00, 0x00, 0x40, 0x42,
 8105d56:	e885 0003 	stmia.w	r5, {r0, r1}
	HAL_UART_Transmit(&gpsuarttx, packet, len, 100);
 8105d5a:	4631      	mov	r1, r6
 8105d5c:	4822      	ldr	r0, [pc, #136]	; (8105de8 <setupneo+0x1e0>)
 8105d5e:	f00e f859 	bl	8113e14 <HAL_UART_Transmit>

// Enable Time pulse
	enableNaTP5();
	osDelay(500);
 8105d62:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8105d66:	f010 fb49 	bl	81163fc <osDelay>

	statuspkt.NavPvt.flags = 0;		// make sure gps not showing as locked
 8105d6a:	4b2a      	ldr	r3, [pc, #168]	; (8105e14 <setupneo+0x20c>)
 8105d6c:	2200      	movs	r2, #0
	printf("NEO: Auto-configuration is complete\n\r");
 8105d6e:	482a      	ldr	r0, [pc, #168]	; (8105e18 <setupneo+0x210>)
	statuspkt.NavPvt.flags = 0;		// make sure gps not showing as locked
 8105d70:	765a      	strb	r2, [r3, #25]
	printf("NEO: Auto-configuration is complete\n\r");
 8105d72:	f020 fadf 	bl	8126334 <iprintf>
		printf("Err HAL_UART_Receive_DMA2 %d usart6/8\n", stat);
	}
#endif
//		fastdelay_ms(100); // Little delay before flushing
	return (stat);
}
 8105d76:	4638      	mov	r0, r7
 8105d78:	b00d      	add	sp, #52	; 0x34
 8105d7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		printf("Err HAL_UART_Receive_DMA1 %d usart6/8\n", stat);
 8105d7c:	4601      	mov	r1, r0
 8105d7e:	4827      	ldr	r0, [pc, #156]	; (8105e1c <setupneo+0x214>)
 8105d80:	f020 fad8 	bl	8126334 <iprintf>
}
 8105d84:	4638      	mov	r0, r7
 8105d86:	b00d      	add	sp, #52	; 0x34
 8105d88:	bdf0      	pop	{r4, r5, r6, r7, pc}
		HAL_UART_Abort_IT(&huart7);
 8105d8a:	4c25      	ldr	r4, [pc, #148]	; (8105e20 <setupneo+0x218>)
 8105d8c:	4620      	mov	r0, r4
 8105d8e:	f00d f9d5 	bl	811313c <HAL_UART_Abort_IT>
		HAL_UART_DeInit(&huart7);
 8105d92:	4620      	mov	r0, r4
 8105d94:	f00d f83a 	bl	8112e0c <HAL_UART_DeInit>
		huart7.Init.BaudRate = 9600;
 8105d98:	f44f 5316 	mov.w	r3, #9600	; 0x2580
		if (HAL_UART_Init(&huart7) != HAL_OK)		// UART7 is console with Splat2, GPS with LB1A,B AKA LB2
 8105d9c:	4620      	mov	r0, r4
		huart7.Init.BaudRate = 9600;
 8105d9e:	6063      	str	r3, [r4, #4]
		if (HAL_UART_Init(&huart7) != HAL_OK)		// UART7 is console with Splat2, GPS with LB1A,B AKA LB2
 8105da0:	f00e f8e0 	bl	8113f64 <HAL_UART_Init>
 8105da4:	b968      	cbnz	r0, 8105dc2 <setupneo+0x1ba>
		gpsuartrx = huart8;
 8105da6:	2284      	movs	r2, #132	; 0x84
 8105da8:	491e      	ldr	r1, [pc, #120]	; (8105e24 <setupneo+0x21c>)
 8105daa:	480e      	ldr	r0, [pc, #56]	; (8105de4 <setupneo+0x1dc>)
 8105dac:	f01f fafc 	bl	81253a8 <memcpy>
		gpsuarttx = huart7;
 8105db0:	2284      	movs	r2, #132	; 0x84
 8105db2:	491b      	ldr	r1, [pc, #108]	; (8105e20 <setupneo+0x218>)
 8105db4:	480c      	ldr	r0, [pc, #48]	; (8105de8 <setupneo+0x1e0>)
 8105db6:	f01f faf7 	bl	81253a8 <memcpy>
		GPSUARTRX = UART8;
 8105dba:	4b0c      	ldr	r3, [pc, #48]	; (8105dec <setupneo+0x1e4>)
 8105dbc:	4a1a      	ldr	r2, [pc, #104]	; (8105e28 <setupneo+0x220>)
 8105dbe:	601a      	str	r2, [r3, #0]
 8105dc0:	e736      	b.n	8105c30 <setupneo+0x28>
			Error_Handler();
 8105dc2:	f7fe fd21 	bl	8104808 <Error_Handler>
 8105dc6:	e7ee      	b.n	8105da6 <setupneo+0x19e>
		printf("***** Neo7m is not responding.....rebooting\n");
 8105dc8:	4818      	ldr	r0, [pc, #96]	; (8105e2c <setupneo+0x224>)
 8105dca:	f020 fb4f 	bl	812646c <puts>
		osDelay(200);
 8105dce:	20c8      	movs	r0, #200	; 0xc8
 8105dd0:	f010 fb14 	bl	81163fc <osDelay>
		rebootme(2);
 8105dd4:	2002      	movs	r0, #2
 8105dd6:	f7fd ffd5 	bl	8103d84 <rebootme>
 8105dda:	e754      	b.n	8105c86 <setupneo+0x7e>
 8105ddc:	20002158 	.word	0x20002158
 8105de0:	20002c1c 	.word	0x20002c1c
 8105de4:	20002ed0 	.word	0x20002ed0
 8105de8:	20002f54 	.word	0x20002f54
 8105dec:	20002e34 	.word	0x20002e34
 8105df0:	40011400 	.word	0x40011400
 8105df4:	20003004 	.word	0x20003004
 8105df8:	0812a498 	.word	0x0812a498
 8105dfc:	20002fdc 	.word	0x20002fdc
 8105e00:	0812cd10 	.word	0x0812cd10
 8105e04:	0812a480 	.word	0x0812a480
 8105e08:	0812cd50 	.word	0x0812cd50
 8105e0c:	0812cd80 	.word	0x0812cd80
 8105e10:	0812cda8 	.word	0x0812cda8
 8105e14:	2000300c 	.word	0x2000300c
 8105e18:	0812cdcc 	.word	0x0812cdcc
 8105e1c:	0812cd28 	.word	0x0812cd28
 8105e20:	20002ca0 	.word	0x20002ca0
 8105e24:	20002d24 	.word	0x20002d24
 8105e28:	40007c00 	.word	0x40007c00
 8105e2c:	0812cdf4 	.word	0x0812cdf4

08105e30 <HAL_UART_RxCpltCallback>:
//	unsigned char data;
	volatile HAL_StatusTypeDef stat;
	int len;

//	printf("USART6 RxCpl");
	if (huart->Instance == GPSUARTRX) { //our UART
 8105e30:	4a2a      	ldr	r2, [pc, #168]	; (8105edc <HAL_UART_RxCpltCallback+0xac>)
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8105e32:	b538      	push	{r3, r4, r5, lr}
	if (huart->Instance == GPSUARTRX) { //our UART
 8105e34:	6812      	ldr	r2, [r2, #0]
 8105e36:	6803      	ldr	r3, [r0, #0]
 8105e38:	4293      	cmp	r3, r2
 8105e3a:	d011      	beq.n	8105e60 <HAL_UART_RxCpltCallback+0x30>
			}
		}
		return;
	}

	if (huart->Instance == UART5) {
 8105e3c:	4a28      	ldr	r2, [pc, #160]	; (8105ee0 <HAL_UART_RxCpltCallback+0xb0>)
 8105e3e:	4293      	cmp	r3, r2
 8105e40:	d024      	beq.n	8105e8c <HAL_UART_RxCpltCallback+0x5c>
		uart5_rxdone();
		return;
	}

	if (huart->Instance == USART6) {
 8105e42:	4a28      	ldr	r2, [pc, #160]	; (8105ee4 <HAL_UART_RxCpltCallback+0xb4>)
 8105e44:	4293      	cmp	r3, r2
 8105e46:	d025      	beq.n	8105e94 <HAL_UART_RxCpltCallback+0x64>
		uart6_rxdone();
		return;
	}

	if (huart->Instance == USART2) {
 8105e48:	4a27      	ldr	r2, [pc, #156]	; (8105ee8 <HAL_UART_RxCpltCallback+0xb8>)
 8105e4a:	4293      	cmp	r3, r2
 8105e4c:	d004      	beq.n	8105e58 <HAL_UART_RxCpltCallback+0x28>
		uart2_rxdone();
		return;
	}

	printf("USART unknown uart int\n");
 8105e4e:	4827      	ldr	r0, [pc, #156]	; (8105eec <HAL_UART_RxCpltCallback+0xbc>)
}
 8105e50:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	printf("USART unknown uart int\n");
 8105e54:	f020 bb0a 	b.w	812646c <puts>
}
 8105e58:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		uart2_rxdone();
 8105e5c:	f7fe bc54 	b.w	8104708 <uart2_rxdone>
		data = rxdatabuf[0];
 8105e60:	4923      	ldr	r1, [pc, #140]	; (8105ef0 <HAL_UART_RxCpltCallback+0xc0>)
		flag = 1;
 8105e62:	2401      	movs	r4, #1
		data = rxdatabuf[0];
 8105e64:	4b23      	ldr	r3, [pc, #140]	; (8105ef4 <HAL_UART_RxCpltCallback+0xc4>)
		flag = 1;
 8105e66:	4a24      	ldr	r2, [pc, #144]	; (8105ef8 <HAL_UART_RxCpltCallback+0xc8>)
		data = rxdatabuf[0];
 8105e68:	7808      	ldrb	r0, [r1, #0]
		flag = 1;
 8105e6a:	6014      	str	r4, [r2, #0]
		data = rxdatabuf[0];
 8105e6c:	7018      	strb	r0, [r3, #0]
		if ((len = IsPacketReady(data)) > 0) {
 8105e6e:	f7ff fe73 	bl	8105b58 <IsPacketReady>
 8105e72:	2800      	cmp	r0, #0
 8105e74:	dd1c      	ble.n	8105eb0 <HAL_UART_RxCpltCallback+0x80>
			switch (len) {
 8105e76:	2854      	cmp	r0, #84	; 0x54
 8105e78:	d01b      	beq.n	8105eb2 <HAL_UART_RxCpltCallback+0x82>
 8105e7a:	2864      	cmp	r0, #100	; 0x64
 8105e7c:	d00e      	beq.n	8105e9c <HAL_UART_RxCpltCallback+0x6c>
				printPacket("***** GPS: Unknown pkt Rx", PACKETstore, len);
 8105e7e:	b2c2      	uxtb	r2, r0
 8105e80:	491e      	ldr	r1, [pc, #120]	; (8105efc <HAL_UART_RxCpltCallback+0xcc>)
 8105e82:	481f      	ldr	r0, [pc, #124]	; (8105f00 <HAL_UART_RxCpltCallback+0xd0>)
}
 8105e84:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
				printPacket("***** GPS: Unknown pkt Rx", PACKETstore, len);
 8105e88:	f7ff bdb0 	b.w	81059ec <printPacket>
}
 8105e8c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		uart5_rxdone();
 8105e90:	f7fc b890 	b.w	8101fb4 <uart5_rxdone>
}
 8105e94:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		uart6_rxdone();
 8105e98:	f000 bfb4 	b.w	8106e04 <uart6_rxdone>
				printf("NEO Reports versions: sw=%s, hw=%s, ext=%s\n", &PACKETstore[6], &PACKETstore[36],
 8105e9c:	4b19      	ldr	r3, [pc, #100]	; (8105f04 <HAL_UART_RxCpltCallback+0xd4>)
 8105e9e:	481a      	ldr	r0, [pc, #104]	; (8105f08 <HAL_UART_RxCpltCallback+0xd8>)
 8105ea0:	f1a3 020a 	sub.w	r2, r3, #10
 8105ea4:	f1a3 0128 	sub.w	r1, r3, #40	; 0x28
 8105ea8:	f020 fa44 	bl	8126334 <iprintf>
				neoispresent = 1;
 8105eac:	4b17      	ldr	r3, [pc, #92]	; (8105f0c <HAL_UART_RxCpltCallback+0xdc>)
 8105eae:	601c      	str	r4, [r3, #0]
}
 8105eb0:	bd38      	pop	{r3, r4, r5, pc}
					*((char*) (&(statuspkt.NavPvt)) + (i - offset)) = PACKETstore[i]; // copy into global struct
 8105eb2:	4d17      	ldr	r5, [pc, #92]	; (8105f10 <HAL_UART_RxCpltCallback+0xe0>)
 8105eb4:	224e      	movs	r2, #78	; 0x4e
 8105eb6:	4917      	ldr	r1, [pc, #92]	; (8105f14 <HAL_UART_RxCpltCallback+0xe4>)
 8105eb8:	1d28      	adds	r0, r5, #4
 8105eba:	f01f fa75 	bl	81253a8 <memcpy>
				statuspkt.epochsecs = calcepoch32(); // should not be needed if our 1 sec timer was accurate, also dbg desyncs this
 8105ebe:	f7ff fd6f 	bl	81059a0 <calcepoch32>
 8105ec2:	f8c5 008c 	str.w	r0, [r5, #140]	; 0x8c
				if (statuspkt.NavPvt.flags & 1) { // locked
 8105ec6:	7e6b      	ldrb	r3, [r5, #25]
 8105ec8:	f013 0301 	ands.w	r3, r3, #1
 8105ecc:	d002      	beq.n	8105ed4 <HAL_UART_RxCpltCallback+0xa4>
					gpslocked = 1;
 8105ece:	4b12      	ldr	r3, [pc, #72]	; (8105f18 <HAL_UART_RxCpltCallback+0xe8>)
 8105ed0:	701c      	strb	r4, [r3, #0]
}
 8105ed2:	bd38      	pop	{r3, r4, r5, pc}
					gpslocked = 0;
 8105ed4:	4a10      	ldr	r2, [pc, #64]	; (8105f18 <HAL_UART_RxCpltCallback+0xe8>)
 8105ed6:	7013      	strb	r3, [r2, #0]
}
 8105ed8:	bd38      	pop	{r3, r4, r5, pc}
 8105eda:	bf00      	nop
 8105edc:	20002e34 	.word	0x20002e34
 8105ee0:	40005000 	.word	0x40005000
 8105ee4:	40011400 	.word	0x40011400
 8105ee8:	40004400 	.word	0x40004400
 8105eec:	0812ce68 	.word	0x0812ce68
 8105ef0:	20003004 	.word	0x20003004
 8105ef4:	20002ebc 	.word	0x20002ebc
 8105ef8:	20002ec8 	.word	0x20002ec8
 8105efc:	20002e38 	.word	0x20002e38
 8105f00:	0812ce4c 	.word	0x0812ce4c
 8105f04:	20002e66 	.word	0x20002e66
 8105f08:	0812ce20 	.word	0x0812ce20
 8105f0c:	20002fdc 	.word	0x20002fdc
 8105f10:	2000300c 	.word	0x2000300c
 8105f14:	20002e3e 	.word	0x20002e3e
 8105f18:	20003460 	.word	0x20003460

08105f1c <HAL_UART_ErrorCallback>:
	__HAL_UART_CLEAR_FEFLAG(huart);
	__HAL_UART_CLEAR_NEFLAG(huart);
	__HAL_UART_CLEAR_OREFLAG(huart);
	__HAL_UART_CLEAR_PEFLAG(huart);

	if (huart->Instance == GPSUARTRX) { 		// GPS  UART
 8105f1c:	4926      	ldr	r1, [pc, #152]	; (8105fb8 <HAL_UART_ErrorCallback+0x9c>)
	__HAL_UART_CLEAR_FEFLAG(huart);
 8105f1e:	2202      	movs	r2, #2
HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8105f20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (huart->Instance == GPSUARTRX) { 		// GPS  UART
 8105f22:	6809      	ldr	r1, [r1, #0]
	__HAL_UART_CLEAR_NEFLAG(huart);
 8105f24:	2704      	movs	r7, #4
	__HAL_UART_CLEAR_FEFLAG(huart);
 8105f26:	6803      	ldr	r3, [r0, #0]
	__HAL_UART_CLEAR_OREFLAG(huart);
 8105f28:	2608      	movs	r6, #8
	__HAL_UART_CLEAR_PEFLAG(huart);
 8105f2a:	2501      	movs	r5, #1
HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8105f2c:	4604      	mov	r4, r0
	if (huart->Instance == GPSUARTRX) { 		// GPS  UART
 8105f2e:	428b      	cmp	r3, r1
	__HAL_UART_CLEAR_FEFLAG(huart);
 8105f30:	621a      	str	r2, [r3, #32]
	__HAL_UART_CLEAR_NEFLAG(huart);
 8105f32:	621f      	str	r7, [r3, #32]
	__HAL_UART_CLEAR_OREFLAG(huart);
 8105f34:	621e      	str	r6, [r3, #32]
	__HAL_UART_CLEAR_PEFLAG(huart);
 8105f36:	621d      	str	r5, [r3, #32]
	if (huart->Instance == GPSUARTRX) { 		// GPS  UART
 8105f38:	d02b      	beq.n	8105f92 <HAL_UART_ErrorCallback+0x76>
		}

		return;
	}

	if (huart->Instance == UART5) { 			//LCD UART
 8105f3a:	4920      	ldr	r1, [pc, #128]	; (8105fbc <HAL_UART_ErrorCallback+0xa0>)
 8105f3c:	428b      	cmp	r3, r1
 8105f3e:	d00f      	beq.n	8105f60 <HAL_UART_ErrorCallback+0x44>
				UART5->ICR = USART_ICR_FECF;
		}
		return;
	}

	if (huart->Instance == USART6) { 			//ESP UART
 8105f40:	491f      	ldr	r1, [pc, #124]	; (8105fc0 <HAL_UART_ErrorCallback+0xa4>)
 8105f42:	428b      	cmp	r3, r1
 8105f44:	d000      	beq.n	8105f48 <HAL_UART_ErrorCallback+0x2c>
#define  HAL_UART_ERROR_NE         ((uint32_t)0x00000002U)    /*!< Noise error         */
#define  HAL_UART_ERROR_FE         ((uint32_t)0x00000004U)    /*!< frame error         */
#define  HAL_UART_ERROR_ORE        ((uint32_t)0x00000008U)    /*!< Overrun error       */
#define  HAL_UART_ERROR_DMA        ((uint32_t)0x00000010U)    /*!< DMA transfer error  */
#endif
}
 8105f46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		error = huart->ErrorCode;
 8105f48:	f8d0 1080 	ldr.w	r1, [r0, #128]	; 0x80
		printf("HAL_UART_ErrorCallback: USART6 error=0x%x\n", error);
 8105f4c:	481d      	ldr	r0, [pc, #116]	; (8105fc4 <HAL_UART_ErrorCallback+0xa8>)
 8105f4e:	f020 f9f1 	bl	8126334 <iprintf>
		__HAL_UART_CLEAR_FEFLAG(huart);
 8105f52:	6823      	ldr	r3, [r4, #0]
 8105f54:	2202      	movs	r2, #2
 8105f56:	621a      	str	r2, [r3, #32]
		__HAL_UART_CLEAR_NEFLAG(huart);
 8105f58:	621f      	str	r7, [r3, #32]
		__HAL_UART_CLEAR_OREFLAG(huart);
 8105f5a:	621e      	str	r6, [r3, #32]
		__HAL_UART_CLEAR_PEFLAG(huart);
 8105f5c:	621d      	str	r5, [r3, #32]
}
 8105f5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (!(lcd_initflag)) {
 8105f60:	4a19      	ldr	r2, [pc, #100]	; (8105fc8 <HAL_UART_ErrorCallback+0xac>)
 8105f62:	6812      	ldr	r2, [r2, #0]
 8105f64:	2a00      	cmp	r2, #0
 8105f66:	d1ee      	bne.n	8105f46 <HAL_UART_ErrorCallback+0x2a>
			lcduart_error = huart->ErrorCode;
 8105f68:	f8d0 1080 	ldr.w	r1, [r0, #128]	; 0x80
 8105f6c:	4a17      	ldr	r2, [pc, #92]	; (8105fcc <HAL_UART_ErrorCallback+0xb0>)
 8105f6e:	6011      	str	r1, [r2, #0]
			if (UART5->ISR & USART_ISR_ORE) // Overrun Error
 8105f70:	69da      	ldr	r2, [r3, #28]
 8105f72:	0710      	lsls	r0, r2, #28
 8105f74:	d500      	bpl.n	8105f78 <HAL_UART_ErrorCallback+0x5c>
				UART5->ICR = USART_ICR_ORECF;
 8105f76:	621e      	str	r6, [r3, #32]
			if (UART5->ISR & USART_ISR_NE) // Noise Error
 8105f78:	4b10      	ldr	r3, [pc, #64]	; (8105fbc <HAL_UART_ErrorCallback+0xa0>)
 8105f7a:	69da      	ldr	r2, [r3, #28]
 8105f7c:	0751      	lsls	r1, r2, #29
 8105f7e:	d501      	bpl.n	8105f84 <HAL_UART_ErrorCallback+0x68>
				UART5->ICR = USART_ICR_NCF;
 8105f80:	2204      	movs	r2, #4
 8105f82:	621a      	str	r2, [r3, #32]
			if (UART5->ISR & USART_ISR_FE) // Framing Error
 8105f84:	4b0d      	ldr	r3, [pc, #52]	; (8105fbc <HAL_UART_ErrorCallback+0xa0>)
 8105f86:	69da      	ldr	r2, [r3, #28]
 8105f88:	0792      	lsls	r2, r2, #30
 8105f8a:	d5dc      	bpl.n	8105f46 <HAL_UART_ErrorCallback+0x2a>
				UART5->ICR = USART_ICR_FECF;
 8105f8c:	2202      	movs	r2, #2
 8105f8e:	621a      	str	r2, [r3, #32]
}
 8105f90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		printf("GPS UART_Err Callback %0lx, ", huart->ErrorCode);
 8105f92:	f8d0 1080 	ldr.w	r1, [r0, #128]	; 0x80
 8105f96:	480e      	ldr	r0, [pc, #56]	; (8105fd0 <HAL_UART_ErrorCallback+0xb4>)
 8105f98:	f020 f9cc 	bl	8126334 <iprintf>
		stat = HAL_UART_Receive_DMA(&gpsuartrx, rxdatabuf, 1);
 8105f9c:	462a      	mov	r2, r5
 8105f9e:	490d      	ldr	r1, [pc, #52]	; (8105fd4 <HAL_UART_ErrorCallback+0xb8>)
 8105fa0:	480d      	ldr	r0, [pc, #52]	; (8105fd8 <HAL_UART_ErrorCallback+0xbc>)
 8105fa2:	f00e f9cf 	bl	8114344 <HAL_UART_Receive_DMA>
		if ((stat != HAL_OK) && (stat != HAL_BUSY)) {
 8105fa6:	f010 0ffd 	tst.w	r0, #253	; 0xfd
 8105faa:	d0cc      	beq.n	8105f46 <HAL_UART_ErrorCallback+0x2a>
			printf("Err HAL_UART_Receive_DMA usart6/8 stat=%d\n", stat);
 8105fac:	4601      	mov	r1, r0
 8105fae:	480b      	ldr	r0, [pc, #44]	; (8105fdc <HAL_UART_ErrorCallback+0xc0>)
}
 8105fb0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			printf("Err HAL_UART_Receive_DMA usart6/8 stat=%d\n", stat);
 8105fb4:	f020 b9be 	b.w	8126334 <iprintf>
 8105fb8:	20002e34 	.word	0x20002e34
 8105fbc:	40005000 	.word	0x40005000
 8105fc0:	40011400 	.word	0x40011400
 8105fc4:	0812cecc 	.word	0x0812cecc
 8105fc8:	20001a68 	.word	0x20001a68
 8105fcc:	20001b1c 	.word	0x20001b1c
 8105fd0:	0812ce80 	.word	0x0812ce80
 8105fd4:	20003004 	.word	0x20003004
 8105fd8:	20002ed0 	.word	0x20002ed0
 8105fdc:	0812cea0 	.word	0x0812cea0

08105fe0 <nxt_loader>:

int nxt_abort = 0;			// 1 == abort
int nxt_blocksacked = 0;	// number of acks recieved by the LCD (every 4k bytes)

// attempt to load new LCD user firmware
int nxt_loader(char filename[], char host[], uint32_t nxtfilesize) {
 8105fe0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8105fe4:	4690      	mov	r8, r2
 8105fe6:	b083      	sub	sp, #12
	static char newfilename[48];
	int i;
	char lcdmod;

	printf("nextionloader: fliename=%s, host=%s, len=%u\n", filename, host, nxtfilesize);
 8105fe8:	460a      	mov	r2, r1
int nxt_loader(char filename[], char host[], uint32_t nxtfilesize) {
 8105fea:	4604      	mov	r4, r0
	printf("nextionloader: fliename=%s, host=%s, len=%u\n", filename, host, nxtfilesize);
 8105fec:	4643      	mov	r3, r8
int nxt_loader(char filename[], char host[], uint32_t nxtfilesize) {
 8105fee:	460f      	mov	r7, r1
	printf("nextionloader: fliename=%s, host=%s, len=%u\n", filename, host, nxtfilesize);
 8105ff0:	4601      	mov	r1, r0
 8105ff2:	4840      	ldr	r0, [pc, #256]	; (81060f4 <nxt_loader+0x114>)
 8105ff4:	f020 f99e 	bl	8126334 <iprintf>

	if ((nxtfilesize == 0) || (nxtfilesize == -1)) {
 8105ff8:	f108 33ff 	add.w	r3, r8, #4294967295
 8105ffc:	3303      	adds	r3, #3
 8105ffe:	d873      	bhi.n	81060e8 <nxt_loader+0x108>

		printf("nxt_loader: nxt file length was bad\n");
		return (-1);
	}

	if (filename[0] == 0) {
 8106000:	7823      	ldrb	r3, [r4, #0]
 8106002:	2b00      	cmp	r3, #0
 8106004:	d06a      	beq.n	81060dc <nxt_loader+0xfc>

		printf("nxt_loader: nxt file name was bad\n");
		return (-1);
	}

	if (host[0] == 0) {
 8106006:	783b      	ldrb	r3, [r7, #0]
 8106008:	2b00      	cmp	r3, #0
 810600a:	d061      	beq.n	81060d0 <nxt_loader+0xf0>

		printf("nxt_loader: nxt host name was bad\n");
		return (-1);
	}

if (strncmp(nex_model,"NX4832T035",10)) {
 810600c:	220a      	movs	r2, #10
 810600e:	493a      	ldr	r1, [pc, #232]	; (81060f8 <nxt_loader+0x118>)
 8106010:	483a      	ldr	r0, [pc, #232]	; (81060fc <nxt_loader+0x11c>)
				host);
		osDelay(100);
		http_downloading = NXT_PRELOADING;		// mode == getting ready for nextion download
		nxt_abort = 0;
		nxt_blocksacked = 0;
		http_dlclient(newfilename, host, (void*) 0);		// start the download
 8106012:	f640 34b8 	movw	r4, #3000	; 0xbb8
if (strncmp(nex_model,"NX4832T035",10)) {
 8106016:	f021 f961 	bl	81272dc <strncmp>
		sprintf(newfilename, "/firmware/%s-%04u-%c%u.tft", lcdfile, newbuild, lcdmod, lcdbuildno);
 810601a:	4a39      	ldr	r2, [pc, #228]	; (8106100 <nxt_loader+0x120>)
if (strncmp(nex_model,"NX4832T035",10)) {
 810601c:	2800      	cmp	r0, #0
		sprintf(newfilename, "/firmware/%s-%04u-%c%u.tft", lcdfile, newbuild, lcdmod, lcdbuildno);
 810601e:	4b39      	ldr	r3, [pc, #228]	; (8106104 <nxt_loader+0x124>)
 8106020:	6812      	ldr	r2, [r2, #0]
if (strncmp(nex_model,"NX4832T035",10)) {
 8106022:	bf14      	ite	ne
 8106024:	2041      	movne	r0, #65	; 0x41
 8106026:	203f      	moveq	r0, #63	; 0x3f
		sprintf(newfilename, "/firmware/%s-%04u-%c%u.tft", lcdfile, newbuild, lcdmod, lcdbuildno);
 8106028:	681b      	ldr	r3, [r3, #0]
 810602a:	4937      	ldr	r1, [pc, #220]	; (8106108 <nxt_loader+0x128>)
 810602c:	9201      	str	r2, [sp, #4]
 810602e:	9000      	str	r0, [sp, #0]
 8106030:	4a36      	ldr	r2, [pc, #216]	; (810610c <nxt_loader+0x12c>)
 8106032:	4837      	ldr	r0, [pc, #220]	; (8106110 <nxt_loader+0x130>)
 8106034:	f020 fb68 	bl	8126708 <siprintf>
		printf("Attempting to download Nextion firmware %s from %s, ******* DO NOT SWITCH OFF ******\n", newfilename,
 8106038:	463a      	mov	r2, r7
 810603a:	4935      	ldr	r1, [pc, #212]	; (8106110 <nxt_loader+0x130>)
 810603c:	4835      	ldr	r0, [pc, #212]	; (8106114 <nxt_loader+0x134>)
 810603e:	f020 f979 	bl	8126334 <iprintf>
		osDelay(100);
 8106042:	2064      	movs	r0, #100	; 0x64
 8106044:	f010 f9da 	bl	81163fc <osDelay>
		http_downloading = NXT_PRELOADING;		// mode == getting ready for nextion download
 8106048:	4d33      	ldr	r5, [pc, #204]	; (8106118 <nxt_loader+0x138>)
		nxt_abort = 0;
 810604a:	2200      	movs	r2, #0
		http_downloading = NXT_PRELOADING;		// mode == getting ready for nextion download
 810604c:	2302      	movs	r3, #2
		nxt_abort = 0;
 810604e:	4e33      	ldr	r6, [pc, #204]	; (810611c <nxt_loader+0x13c>)
		http_dlclient(newfilename, host, (void*) 0);		// start the download
 8106050:	4639      	mov	r1, r7
		nxt_blocksacked = 0;
 8106052:	f8df 90e0 	ldr.w	r9, [pc, #224]	; 8106134 <nxt_loader+0x154>
		http_dlclient(newfilename, host, (void*) 0);		// start the download
 8106056:	482e      	ldr	r0, [pc, #184]	; (8106110 <nxt_loader+0x130>)
		http_downloading = NXT_PRELOADING;		// mode == getting ready for nextion download
 8106058:	602b      	str	r3, [r5, #0]
		nxt_abort = 0;
 810605a:	6032      	str	r2, [r6, #0]
		nxt_blocksacked = 0;
 810605c:	f8c9 2000 	str.w	r2, [r9]
		http_dlclient(newfilename, host, (void*) 0);		// start the download
 8106060:	f7fb fdfc 	bl	8101c5c <http_dlclient>

		for(i=0; i<3000; i++) {
 8106064:	e003      	b.n	810606e <nxt_loader+0x8e>
			osDelay(1);
			if ((http_downloading != NXT_PRELOADING) || (nxt_abort)) {
 8106066:	6833      	ldr	r3, [r6, #0]
 8106068:	bb53      	cbnz	r3, 81060c0 <nxt_loader+0xe0>
		for(i=0; i<3000; i++) {
 810606a:	3c01      	subs	r4, #1
 810606c:	d008      	beq.n	8106080 <nxt_loader+0xa0>
			osDelay(1);
 810606e:	2001      	movs	r0, #1
 8106070:	f010 f9c4 	bl	81163fc <osDelay>
			if ((http_downloading != NXT_PRELOADING) || (nxt_abort)) {
 8106074:	682b      	ldr	r3, [r5, #0]
 8106076:	2b02      	cmp	r3, #2
 8106078:	d0f5      	beq.n	8106066 <nxt_loader+0x86>
				break;
			}		// see if file downloader returned an error before starting LCD upload
		}
		if ((nxt_abort) || (http_downloading == NOT_LOADING)) {
 810607a:	6832      	ldr	r2, [r6, #0]
 810607c:	bb02      	cbnz	r2, 81060c0 <nxt_loader+0xe0>
 810607e:	b1fb      	cbz	r3, 81060c0 <nxt_loader+0xe0>
			printf("nxt_loader: Server aborted before sending nxt file\n");
			http_downloading = NOT_LOADING;
			return (-1);
		}
		http_downloading = NXT_LOADING;
 8106080:	2303      	movs	r3, #3
		lcd_startdl( nxtfilesize);	// put LCD into its download new user firmware mode
 8106082:	4640      	mov	r0, r8
		http_downloading = NXT_LOADING;
 8106084:	602b      	str	r3, [r5, #0]
		lcd_startdl( nxtfilesize);	// put LCD into its download new user firmware mode
 8106086:	f7fd fb39 	bl	81036fc <lcd_startdl>
		osDelay(600);				// wait > half a second for LCD to Ack
 810608a:	f44f 7016 	mov.w	r0, #600	; 0x258
 810608e:	f010 f9b5 	bl	81163fc <osDelay>
		if (nxt_blocksacked) {		// LCD acks the start, its now in DL mode
 8106092:	f8d9 4000 	ldr.w	r4, [r9]
 8106096:	b93c      	cbnz	r4, 81060a8 <nxt_loader+0xc8>
			nxt_blocksacked = 0;// reset counter
			http_dlclient(newfilename, host, (void*) 0);
		} else {
			http_downloading = NOT_LOADING;
			printf("nextionloader: Nextion download not acked start\n");
 8106098:	4821      	ldr	r0, [pc, #132]	; (8106120 <nxt_loader+0x140>)
			http_downloading = NOT_LOADING;
 810609a:	602c      	str	r4, [r5, #0]
			printf("nextionloader: Nextion download not acked start\n");
 810609c:	f020 f9e6 	bl	812646c <puts>

		// wait for transfer to complete
		// unblock http client

		return (0);
	}
 81060a0:	4620      	mov	r0, r4
 81060a2:	b003      	add	sp, #12
 81060a4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			nxt_blocksacked = 0;// reset counter
 81060a8:	2200      	movs	r2, #0
			http_dlclient(newfilename, host, (void*) 0);
 81060aa:	4639      	mov	r1, r7
 81060ac:	4818      	ldr	r0, [pc, #96]	; (8106110 <nxt_loader+0x130>)
		return (0);
 81060ae:	4614      	mov	r4, r2
			nxt_blocksacked = 0;// reset counter
 81060b0:	f8c9 2000 	str.w	r2, [r9]
			http_dlclient(newfilename, host, (void*) 0);
 81060b4:	f7fb fdd2 	bl	8101c5c <http_dlclient>
	}
 81060b8:	4620      	mov	r0, r4
 81060ba:	b003      	add	sp, #12
 81060bc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			printf("nxt_loader: Server aborted before sending nxt file\n");
 81060c0:	4818      	ldr	r0, [pc, #96]	; (8106124 <nxt_loader+0x144>)
			return (-1);
 81060c2:	f04f 34ff 	mov.w	r4, #4294967295
			printf("nxt_loader: Server aborted before sending nxt file\n");
 81060c6:	f020 f9d1 	bl	812646c <puts>
			http_downloading = NOT_LOADING;
 81060ca:	2300      	movs	r3, #0
 81060cc:	602b      	str	r3, [r5, #0]
			return (-1);
 81060ce:	e7e7      	b.n	81060a0 <nxt_loader+0xc0>
		printf("nxt_loader: nxt host name was bad\n");
 81060d0:	4815      	ldr	r0, [pc, #84]	; (8106128 <nxt_loader+0x148>)
		return (-1);
 81060d2:	f04f 34ff 	mov.w	r4, #4294967295
		printf("nxt_loader: nxt host name was bad\n");
 81060d6:	f020 f9c9 	bl	812646c <puts>
		return (-1);
 81060da:	e7e1      	b.n	81060a0 <nxt_loader+0xc0>
		printf("nxt_loader: nxt file name was bad\n");
 81060dc:	4813      	ldr	r0, [pc, #76]	; (810612c <nxt_loader+0x14c>)
		return (-1);
 81060de:	f04f 34ff 	mov.w	r4, #4294967295
		printf("nxt_loader: nxt file name was bad\n");
 81060e2:	f020 f9c3 	bl	812646c <puts>
		return (-1);
 81060e6:	e7db      	b.n	81060a0 <nxt_loader+0xc0>
		printf("nxt_loader: nxt file length was bad\n");
 81060e8:	4811      	ldr	r0, [pc, #68]	; (8106130 <nxt_loader+0x150>)
		return (-1);
 81060ea:	f04f 34ff 	mov.w	r4, #4294967295
		printf("nxt_loader: nxt file length was bad\n");
 81060ee:	f020 f9bd 	bl	812646c <puts>
		return (-1);
 81060f2:	e7d5      	b.n	81060a0 <nxt_loader+0xc0>
 81060f4:	0812cf00 	.word	0x0812cf00
 81060f8:	0812cf9c 	.word	0x0812cf9c
 81060fc:	20001b28 	.word	0x20001b28
 8106100:	20002db4 	.word	0x20002db4
 8106104:	20002dd4 	.word	0x20002dd4
 8106108:	0812cfa8 	.word	0x0812cfa8
 810610c:	20001a70 	.word	0x20001a70
 8106110:	200030b0 	.word	0x200030b0
 8106114:	0812cfc4 	.word	0x0812cfc4
 8106118:	200018bc 	.word	0x200018bc
 810611c:	200030e0 	.word	0x200030e0
 8106120:	0812d050 	.word	0x0812d050
 8106124:	0812d01c 	.word	0x0812d01c
 8106128:	0812cf78 	.word	0x0812cf78
 810612c:	0812cf54 	.word	0x0812cf54
 8106130:	0812cf30 	.word	0x0812cf30
 8106134:	200030e4 	.word	0x200030e4

08106138 <nxt_rx_callback>:
//#define lcd_writeblock(nxtbuffer, residual) printf("%d ",residual)

// http callback for Nextion firmware download
// this gets called for each downloaded chunk received
//
	int nxt_rx_callback(void *arg, struct altcp_pcb *pcb, struct pbuf *p, err_t err) {
 8106138:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		char *buf;
		struct pbuf *q;
		volatile int i, pktlen, res, tlen = 0, len = 0, ch;
 810613c:	2000      	movs	r0, #0
	int nxt_rx_callback(void *arg, struct altcp_pcb *pcb, struct pbuf *p, err_t err) {
 810613e:	b08b      	sub	sp, #44	; 0x2c
 8106140:	4689      	mov	r9, r1
 8106142:	461c      	mov	r4, r3
		volatile int i, pktlen, res, tlen = 0, len = 0, ch;
 8106144:	9007      	str	r0, [sp, #28]
		static int bytesinblocksent = 0, qlentot = 0, tot_sent = 0;
		static char nxtbuffer[NXDL_BUFF_SIZE];

//	printf("nxt_rx_callback:\n");

		LWIP_ASSERT("p != NULL", p != NULL);
 8106146:	4617      	mov	r7, r2
		volatile int i, pktlen, res, tlen = 0, len = 0, ch;
 8106148:	9008      	str	r0, [sp, #32]
		LWIP_ASSERT("p != NULL", p != NULL);
 810614a:	2a00      	cmp	r2, #0
 810614c:	f000 812a 	beq.w	81063a4 <nxt_rx_callback+0x26c>
		if (err != ERR_OK) {
 8106150:	2c00      	cmp	r4, #0
 8106152:	f040 811e 	bne.w	8106392 <nxt_rx_callback+0x25a>
			return;
		}

//	printf("nxt_rx_callback1: nxt_abort=%d, blockssent=%d, nxt_blocksacked=%d, q->len=%d\n", nxt_abort, blockssent,	nxt_blocksacked, p->len);

		if (http_downloading == NXT_PRELOADING) {
 8106156:	4ba0      	ldr	r3, [pc, #640]	; (81063d8 <nxt_rx_callback+0x2a0>)
 8106158:	681a      	ldr	r2, [r3, #0]
 810615a:	2a02      	cmp	r2, #2
 810615c:	d101      	bne.n	8106162 <nxt_rx_callback+0x2a>
			http_downloading = NXT_LOADING;
 810615e:	2203      	movs	r2, #3
 8106160:	601a      	str	r2, [r3, #0]
		}

		if (nxt_abort) {
 8106162:	4a9e      	ldr	r2, [pc, #632]	; (81063dc <nxt_rx_callback+0x2a4>)
 8106164:	6812      	ldr	r2, [r2, #0]
 8106166:	9203      	str	r2, [sp, #12]
 8106168:	2a00      	cmp	r2, #0
 810616a:	f040 812f 	bne.w	81063cc <nxt_rx_callback+0x294>
			http_downloading = NOT_LOADING;
			return (-1);
		}

		i = 0;
 810616e:	9b03      	ldr	r3, [sp, #12]
 8106170:	9304      	str	r3, [sp, #16]
			nxt_abort = 1;
			return (-1);
		}
	}
#endif
		for (q = p; q != NULL; q = q->next) {
 8106172:	2f00      	cmp	r7, #0
 8106174:	f000 8107 	beq.w	8106386 <nxt_rx_callback+0x24e>
 8106178:	469b      	mov	fp, r3
 810617a:	4d99      	ldr	r5, [pc, #612]	; (81063e0 <nxt_rx_callback+0x2a8>)
 810617c:	463c      	mov	r4, r7
 810617e:	f8df 8298 	ldr.w	r8, [pc, #664]	; 8106418 <nxt_rx_callback+0x2e0>
 8106182:	f1c5 0302 	rsb	r3, r5, #2
 8106186:	465a      	mov	r2, fp
 8106188:	9302      	str	r3, [sp, #8]
			qlentot += q->len;
 810618a:	8963      	ldrh	r3, [r4, #10]
 810618c:	f8d8 1000 	ldr.w	r1, [r8]
			tlen = q->tot_len;
 8106190:	8920      	ldrh	r0, [r4, #8]
			qlentot += q->len;
 8106192:	4419      	add	r1, r3
			tlen = q->tot_len;
 8106194:	9007      	str	r0, [sp, #28]
			qlentot += q->len;
 8106196:	f8c8 1000 	str.w	r1, [r8]
			len = q->len;
 810619a:	9308      	str	r3, [sp, #32]

			if (nxt_abort == 0) { // we need to upload this data to the NXT
 810619c:	2a00      	cmp	r2, #0
 810619e:	d148      	bne.n	8106232 <nxt_rx_callback+0xfa>

				if (residual) {				// residual data from last call to send first
 81061a0:	4990      	ldr	r1, [pc, #576]	; (81063e4 <nxt_rx_callback+0x2ac>)
 81061a2:	6809      	ldr	r1, [r1, #0]
 81061a4:	2900      	cmp	r1, #0
 81061a6:	d156      	bne.n	8106256 <nxt_rx_callback+0x11e>
				pktlen = q->len;

				for (i = 0; i < sizeof(nxtbuffer); i++)
					nxtbuffer[i] = 0xAA;

				if ((pktlen + bytesinblocksent) > 4096) {	// will we will overflow the 4096 boundary?
 81061a8:	4e8f      	ldr	r6, [pc, #572]	; (81063e8 <nxt_rx_callback+0x2b0>)
 81061aa:	f8df b270 	ldr.w	fp, [pc, #624]	; 810641c <nxt_rx_callback+0x2e4>
 81061ae:	6831      	ldr	r1, [r6, #0]
				pktlen = q->len;
 81061b0:	9305      	str	r3, [sp, #20]
				for (i = 0; i < sizeof(nxtbuffer); i++)
 81061b2:	2300      	movs	r3, #0
 81061b4:	9304      	str	r3, [sp, #16]
 81061b6:	9b04      	ldr	r3, [sp, #16]
 81061b8:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 81061bc:	d209      	bcs.n	81061d2 <nxt_rx_callback+0x9a>
					nxtbuffer[i] = 0xAA;
 81061be:	22aa      	movs	r2, #170	; 0xaa
 81061c0:	9b04      	ldr	r3, [sp, #16]
 81061c2:	54ea      	strb	r2, [r5, r3]
				for (i = 0; i < sizeof(nxtbuffer); i++)
 81061c4:	9b04      	ldr	r3, [sp, #16]
 81061c6:	3301      	adds	r3, #1
 81061c8:	9304      	str	r3, [sp, #16]
 81061ca:	9b04      	ldr	r3, [sp, #16]
 81061cc:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 81061d0:	d3f6      	bcc.n	81061c0 <nxt_rx_callback+0x88>
				if ((pktlen + bytesinblocksent) > 4096) {	// will we will overflow the 4096 boundary?
 81061d2:	9b05      	ldr	r3, [sp, #20]
 81061d4:	440b      	add	r3, r1
 81061d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 81061da:	f300 809b 	bgt.w	8106314 <nxt_rx_callback+0x1dc>
					for (i = len; i < pktlen; i++) {		// copy the extra bytes we cant send into a buffer
						nxtbuffer[residual++] = buf[i];		// keep the rest back until next time
					}

				} else {
					len = pktlen;		// just try to send what we have got
 81061de:	9b05      	ldr	r3, [sp, #20]
				}

				tot_sent += len;
				if ((res = lcd_writeblock(q->payload, len) == -1)) {
 81061e0:	6860      	ldr	r0, [r4, #4]
					len = pktlen;		// just try to send what we have got
 81061e2:	9308      	str	r3, [sp, #32]
				tot_sent += len;
 81061e4:	9a08      	ldr	r2, [sp, #32]
 81061e6:	f8db 3000 	ldr.w	r3, [fp]
				if ((res = lcd_writeblock(q->payload, len) == -1)) {
 81061ea:	9908      	ldr	r1, [sp, #32]
				tot_sent += len;
 81061ec:	4413      	add	r3, r2
 81061ee:	f8cb 3000 	str.w	r3, [fp]
				if ((res = lcd_writeblock(q->payload, len) == -1)) {
 81061f2:	f7fb ffb3 	bl	810215c <lcd_writeblock>
 81061f6:	1c43      	adds	r3, r0, #1
 81061f8:	bf0c      	ite	eq
 81061fa:	2301      	moveq	r3, #1
 81061fc:	2300      	movne	r3, #0
 81061fe:	9306      	str	r3, [sp, #24]
 8106200:	f000 80b9 	beq.w	8106376 <nxt_rx_callback+0x23e>
					printf("NXT Write1 failed from http client\n");
					nxt_abort = 1;
					return (-1);
				}
				while (txdmadone == 0)		// tx in progress
 8106204:	f8df a218 	ldr.w	sl, [pc, #536]	; 8106420 <nxt_rx_callback+0x2e8>
 8106208:	f8da 3000 	ldr.w	r3, [sl]
 810620c:	b933      	cbnz	r3, 810621c <nxt_rx_callback+0xe4>
					osDelay(1);
 810620e:	2001      	movs	r0, #1
 8106210:	f010 f8f4 	bl	81163fc <osDelay>
				while (txdmadone == 0)		// tx in progress
 8106214:	f8da 3000 	ldr.w	r3, [sl]
 8106218:	2b00      	cmp	r3, #0
 810621a:	d0f8      	beq.n	810620e <nxt_rx_callback+0xd6>

				bytesinblocksent += len;
 810621c:	6832      	ldr	r2, [r6, #0]
 810621e:	9b08      	ldr	r3, [sp, #32]
 8106220:	4413      	add	r3, r2

				if (bytesinblocksent > 4096) {
 8106222:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
				bytesinblocksent += len;
 8106226:	6033      	str	r3, [r6, #0]
				if (bytesinblocksent > 4096) {
 8106228:	dc3c      	bgt.n	81062a4 <nxt_rx_callback+0x16c>
					printf("BLOCK OVERRUN\n");
				}

				if (bytesinblocksent == 4096) {
 810622a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 810622e:	d040      	beq.n	81062b2 <nxt_rx_callback+0x17a>
					bytesinblocksent = 0;		// start new block
					blockssent++;
				}
			}
//		printf("nxt_rx_5: blk=%d, down_total=%d, tot_sent=%d, qlentot=%d\n", blockssent, down_total, tot_sent, qlentot);
			down_total += q->len;			// downloaded but not necessarily all sent to lcd
 8106230:	8963      	ldrh	r3, [r4, #10]
 8106232:	4e6e      	ldr	r6, [pc, #440]	; (81063ec <nxt_rx_callback+0x2b4>)
			altcp_recved(pcb, p->tot_len);
 8106234:	4648      	mov	r0, r9
 8106236:	8939      	ldrh	r1, [r7, #8]
			down_total += q->len;			// downloaded but not necessarily all sent to lcd
 8106238:	6832      	ldr	r2, [r6, #0]
 810623a:	4413      	add	r3, r2
 810623c:	6033      	str	r3, [r6, #0]
			altcp_recved(pcb, p->tot_len);
 810623e:	f016 fc2f 	bl	811caa0 <tcp_recved>
			pbuf_free(p);
 8106242:	4638      	mov	r0, r7
 8106244:	f015 ffac 	bl	811c1a0 <pbuf_free>
		for (q = p; q != NULL; q = q->next) {
 8106248:	6824      	ldr	r4, [r4, #0]
 810624a:	2c00      	cmp	r4, #0
 810624c:	f000 809b 	beq.w	8106386 <nxt_rx_callback+0x24e>
			if (nxt_abort == 0) { // we need to upload this data to the NXT
 8106250:	4b62      	ldr	r3, [pc, #392]	; (81063dc <nxt_rx_callback+0x2a4>)
 8106252:	681a      	ldr	r2, [r3, #0]
 8106254:	e799      	b.n	810618a <nxt_rx_callback+0x52>
					tot_sent += residual;
 8106256:	f8df b1c4 	ldr.w	fp, [pc, #452]	; 810641c <nxt_rx_callback+0x2e4>
					if ((res = lcd_writeblock(nxtbuffer, residual)) == -1) {
 810625a:	4628      	mov	r0, r5
 810625c:	9201      	str	r2, [sp, #4]
					tot_sent += residual;
 810625e:	f8db 3000 	ldr.w	r3, [fp]
 8106262:	440b      	add	r3, r1
 8106264:	f8cb 3000 	str.w	r3, [fp]
					if ((res = lcd_writeblock(nxtbuffer, residual)) == -1) {
 8106268:	f7fb ff78 	bl	810215c <lcd_writeblock>
 810626c:	1c42      	adds	r2, r0, #1
 810626e:	9006      	str	r0, [sp, #24]
 8106270:	9a01      	ldr	r2, [sp, #4]
 8106272:	f000 809e 	beq.w	81063b2 <nxt_rx_callback+0x27a>
					bytesinblocksent += residual;
 8106276:	495b      	ldr	r1, [pc, #364]	; (81063e4 <nxt_rx_callback+0x2ac>)
 8106278:	4e5b      	ldr	r6, [pc, #364]	; (81063e8 <nxt_rx_callback+0x2b0>)
 810627a:	680b      	ldr	r3, [r1, #0]
					while (txdmadone == 0)		// tx in progress
 810627c:	f8df a1a0 	ldr.w	sl, [pc, #416]	; 8106420 <nxt_rx_callback+0x2e8>
					residual = 0;
 8106280:	600a      	str	r2, [r1, #0]
					bytesinblocksent += residual;
 8106282:	6831      	ldr	r1, [r6, #0]
 8106284:	4419      	add	r1, r3
					while (txdmadone == 0)		// tx in progress
 8106286:	f8da 3000 	ldr.w	r3, [sl]
					bytesinblocksent += residual;
 810628a:	6031      	str	r1, [r6, #0]
					while (txdmadone == 0)		// tx in progress
 810628c:	2b00      	cmp	r3, #0
 810628e:	d17e      	bne.n	810638e <nxt_rx_callback+0x256>
						osDelay(1);
 8106290:	2001      	movs	r0, #1
 8106292:	f010 f8b3 	bl	81163fc <osDelay>
					while (txdmadone == 0)		// tx in progress
 8106296:	f8da 3000 	ldr.w	r3, [sl]
 810629a:	2b00      	cmp	r3, #0
 810629c:	d0f8      	beq.n	8106290 <nxt_rx_callback+0x158>
				pktlen = q->len;
 810629e:	8963      	ldrh	r3, [r4, #10]
				if ((pktlen + bytesinblocksent) > 4096) {	// will we will overflow the 4096 boundary?
 81062a0:	6831      	ldr	r1, [r6, #0]
 81062a2:	e785      	b.n	81061b0 <nxt_rx_callback+0x78>
					printf("BLOCK OVERRUN\n");
 81062a4:	4852      	ldr	r0, [pc, #328]	; (81063f0 <nxt_rx_callback+0x2b8>)
 81062a6:	f020 f8e1 	bl	812646c <puts>
				if (bytesinblocksent == 4096) {
 81062aa:	6833      	ldr	r3, [r6, #0]
 81062ac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 81062b0:	d1be      	bne.n	8106230 <nxt_rx_callback+0xf8>
					lcd_rxdma();		// get any new characters received
 81062b2:	f7fb ffab 	bl	810220c <lcd_rxdma>
					for (i = 0; i < 2000; i++) {
 81062b6:	2300      	movs	r3, #0
 81062b8:	9304      	str	r3, [sp, #16]
 81062ba:	9b04      	ldr	r3, [sp, #16]
 81062bc:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 81062c0:	da4b      	bge.n	810635a <nxt_rx_callback+0x222>
								printf("Not Ack, was %d\n", ch);		// ignore it otherwise
 81062c2:	f8df b160 	ldr.w	fp, [pc, #352]	; 8106424 <nxt_rx_callback+0x2ec>
 81062c6:	e006      	b.n	81062d6 <nxt_rx_callback+0x19e>
					for (i = 0; i < 2000; i++) {
 81062c8:	9b04      	ldr	r3, [sp, #16]
 81062ca:	3301      	adds	r3, #1
 81062cc:	9304      	str	r3, [sp, #16]
 81062ce:	9b04      	ldr	r3, [sp, #16]
 81062d0:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 81062d4:	da41      	bge.n	810635a <nxt_rx_callback+0x222>
						ch = lcd_getc();
 81062d6:	f7fb ffd7 	bl	8102288 <lcd_getc>
 81062da:	4603      	mov	r3, r0
								printf("Not Ack, was %d\n", ch);		// ignore it otherwise
 81062dc:	4658      	mov	r0, fp
						ch = lcd_getc();
 81062de:	9309      	str	r3, [sp, #36]	; 0x24
						if (ch >= 0) {
 81062e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 81062e2:	2b00      	cmp	r3, #0
 81062e4:	db05      	blt.n	81062f2 <nxt_rx_callback+0x1ba>
							if (ch == 0x05) {
 81062e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 81062e8:	2b05      	cmp	r3, #5
 81062ea:	d036      	beq.n	810635a <nxt_rx_callback+0x222>
								printf("Not Ack, was %d\n", ch);		// ignore it otherwise
 81062ec:	9909      	ldr	r1, [sp, #36]	; 0x24
 81062ee:	f020 f821 	bl	8126334 <iprintf>
						osDelay(1);
 81062f2:	2001      	movs	r0, #1
 81062f4:	f010 f882 	bl	81163fc <osDelay>
						lcd_rxdma();		// get any new characters received
 81062f8:	f7fb ff88 	bl	810220c <lcd_rxdma>
						if (i == 1999) {
 81062fc:	9a04      	ldr	r2, [sp, #16]
 81062fe:	f240 73cf 	movw	r3, #1999	; 0x7cf
 8106302:	429a      	cmp	r2, r3
 8106304:	d1e0      	bne.n	81062c8 <nxt_rx_callback+0x190>
							printf("MISSED ACK\n");
 8106306:	483b      	ldr	r0, [pc, #236]	; (81063f4 <nxt_rx_callback+0x2bc>)
 8106308:	f020 f8b0 	bl	812646c <puts>
							ch = -1;
 810630c:	f04f 33ff 	mov.w	r3, #4294967295
 8106310:	9309      	str	r3, [sp, #36]	; 0x24
 8106312:	e7d9      	b.n	81062c8 <nxt_rx_callback+0x190>
					len = 4096 - bytesinblocksent;		// we only have to send len this time
 8106314:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
					buf = q->payload;
 8106318:	6860      	ldr	r0, [r4, #4]
					len = 4096 - bytesinblocksent;		// we only have to send len this time
 810631a:	9108      	str	r1, [sp, #32]
					for (i = len; i < pktlen; i++) {		// copy the extra bytes we cant send into a buffer
 810631c:	9b08      	ldr	r3, [sp, #32]
 810631e:	9304      	str	r3, [sp, #16]
 8106320:	9a04      	ldr	r2, [sp, #16]
 8106322:	9b05      	ldr	r3, [sp, #20]
 8106324:	429a      	cmp	r2, r3
 8106326:	f6bf af5d 	bge.w	81061e4 <nxt_rx_callback+0xac>
 810632a:	4b2e      	ldr	r3, [pc, #184]	; (81063e4 <nxt_rx_callback+0x2ac>)
 810632c:	f8dd e008 	ldr.w	lr, [sp, #8]
 8106330:	681a      	ldr	r2, [r3, #0]
 8106332:	3a01      	subs	r2, #1
 8106334:	442a      	add	r2, r5
						nxtbuffer[residual++] = buf[i];		// keep the rest back until next time
 8106336:	9b04      	ldr	r3, [sp, #16]
 8106338:	eb0e 0c02 	add.w	ip, lr, r2
 810633c:	5cc1      	ldrb	r1, [r0, r3]
					for (i = len; i < pktlen; i++) {		// copy the extra bytes we cant send into a buffer
 810633e:	9b04      	ldr	r3, [sp, #16]
						nxtbuffer[residual++] = buf[i];		// keep the rest back until next time
 8106340:	f802 1f01 	strb.w	r1, [r2, #1]!
					for (i = len; i < pktlen; i++) {		// copy the extra bytes we cant send into a buffer
 8106344:	3301      	adds	r3, #1
 8106346:	9304      	str	r3, [sp, #16]
 8106348:	9904      	ldr	r1, [sp, #16]
 810634a:	9b05      	ldr	r3, [sp, #20]
 810634c:	4299      	cmp	r1, r3
 810634e:	dbf2      	blt.n	8106336 <nxt_rx_callback+0x1fe>
 8106350:	4b24      	ldr	r3, [pc, #144]	; (81063e4 <nxt_rx_callback+0x2ac>)
				if ((res = lcd_writeblock(q->payload, len) == -1)) {
 8106352:	6860      	ldr	r0, [r4, #4]
 8106354:	f8c3 c000 	str.w	ip, [r3]
 8106358:	e744      	b.n	81061e4 <nxt_rx_callback+0xac>
					if (ch < 0) {		// error
 810635a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810635c:	2b00      	cmp	r3, #0
 810635e:	db2b      	blt.n	81063b8 <nxt_rx_callback+0x280>
						nxt_blocksacked++;
 8106360:	4925      	ldr	r1, [pc, #148]	; (81063f8 <nxt_rx_callback+0x2c0>)
					bytesinblocksent = 0;		// start new block
 8106362:	2300      	movs	r3, #0
					blockssent++;
 8106364:	4a25      	ldr	r2, [pc, #148]	; (81063fc <nxt_rx_callback+0x2c4>)
					bytesinblocksent = 0;		// start new block
 8106366:	6033      	str	r3, [r6, #0]
						nxt_blocksacked++;
 8106368:	680b      	ldr	r3, [r1, #0]
 810636a:	3301      	adds	r3, #1
 810636c:	600b      	str	r3, [r1, #0]
					blockssent++;
 810636e:	6813      	ldr	r3, [r2, #0]
 8106370:	3301      	adds	r3, #1
 8106372:	6013      	str	r3, [r2, #0]
 8106374:	e75c      	b.n	8106230 <nxt_rx_callback+0xf8>
					printf("NXT Write1 failed from http client\n");
 8106376:	4603      	mov	r3, r0
 8106378:	4821      	ldr	r0, [pc, #132]	; (8106400 <nxt_rx_callback+0x2c8>)
					return (-1);
 810637a:	9303      	str	r3, [sp, #12]
					printf("NXT Write1 failed from http client\n");
 810637c:	f020 f876 	bl	812646c <puts>
					nxt_abort = 1;
 8106380:	2301      	movs	r3, #1
 8106382:	4a16      	ldr	r2, [pc, #88]	; (81063dc <nxt_rx_callback+0x2a4>)
 8106384:	6013      	str	r3, [r2, #0]

//		p = p->next;
//		printf("nxt_rx_4: len=%d, tot=%d qlentot=%d\n",  len, down_total, qlentot);
		}
		return (0);
	}
 8106386:	9803      	ldr	r0, [sp, #12]
 8106388:	b00b      	add	sp, #44	; 0x2c
 810638a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				pktlen = q->len;
 810638e:	8963      	ldrh	r3, [r4, #10]
 8106390:	e70e      	b.n	81061b0 <nxt_rx_callback+0x78>
			putchar('@');
 8106392:	2040      	movs	r0, #64	; 0x40
 8106394:	f01f ffe6 	bl	8126364 <putchar>
			printlwiperr(err);
 8106398:	4620      	mov	r0, r4
	}
 810639a:	b00b      	add	sp, #44	; 0x2c
 810639c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
			printlwiperr(err);
 81063a0:	f7fb bc40 	b.w	8101c24 <printlwiperr>
		LWIP_ASSERT("p != NULL", p != NULL);
 81063a4:	4b17      	ldr	r3, [pc, #92]	; (8106404 <nxt_rx_callback+0x2cc>)
 81063a6:	227e      	movs	r2, #126	; 0x7e
 81063a8:	4917      	ldr	r1, [pc, #92]	; (8106408 <nxt_rx_callback+0x2d0>)
 81063aa:	4818      	ldr	r0, [pc, #96]	; (810640c <nxt_rx_callback+0x2d4>)
 81063ac:	f01f ffc2 	bl	8126334 <iprintf>
 81063b0:	e6ce      	b.n	8106150 <nxt_rx_callback+0x18>
						printf("NXT Write2 failed from http client\n");
 81063b2:	4603      	mov	r3, r0
 81063b4:	4816      	ldr	r0, [pc, #88]	; (8106410 <nxt_rx_callback+0x2d8>)
 81063b6:	e7e0      	b.n	810637a <nxt_rx_callback+0x242>
						return (-1);
 81063b8:	f04f 32ff 	mov.w	r2, #4294967295
						nxt_abort = 1;
 81063bc:	2301      	movs	r3, #1
						printf("ABORT ERR ON ACK\n");
 81063be:	4815      	ldr	r0, [pc, #84]	; (8106414 <nxt_rx_callback+0x2dc>)
						return (-1);
 81063c0:	9203      	str	r2, [sp, #12]
						nxt_abort = 1;
 81063c2:	4a06      	ldr	r2, [pc, #24]	; (81063dc <nxt_rx_callback+0x2a4>)
 81063c4:	6013      	str	r3, [r2, #0]
						printf("ABORT ERR ON ACK\n");
 81063c6:	f020 f851 	bl	812646c <puts>
						return (-1);
 81063ca:	e7dc      	b.n	8106386 <nxt_rx_callback+0x24e>
			http_downloading = NOT_LOADING;
 81063cc:	2200      	movs	r2, #0
			return (-1);
 81063ce:	f04f 31ff 	mov.w	r1, #4294967295
			http_downloading = NOT_LOADING;
 81063d2:	601a      	str	r2, [r3, #0]
			return (-1);
 81063d4:	9103      	str	r1, [sp, #12]
 81063d6:	e7d6      	b.n	8106386 <nxt_rx_callback+0x24e>
 81063d8:	200018bc 	.word	0x200018bc
 81063dc:	200030e0 	.word	0x200030e0
 81063e0:	200030e8 	.word	0x200030e8
 81063e4:	20003344 	.word	0x20003344
 81063e8:	200030ac 	.word	0x200030ac
 81063ec:	20001670 	.word	0x20001670
 81063f0:	0812d0e4 	.word	0x0812d0e4
 81063f4:	0812d108 	.word	0x0812d108
 81063f8:	200030e4 	.word	0x200030e4
 81063fc:	200030a8 	.word	0x200030a8
 8106400:	0812d0c0 	.word	0x0812d0c0
 8106404:	0812d080 	.word	0x0812d080
 8106408:	08146898 	.word	0x08146898
 810640c:	0812b014 	.word	0x0812b014
 8106410:	0812d09c 	.word	0x0812d09c
 8106414:	0812d114 	.word	0x0812d114
 8106418:	20003340 	.word	0x20003340
 810641c:	20003348 	.word	0x20003348
 8106420:	2000214c 	.word	0x2000214c
 8106424:	0812d0f4 	.word	0x0812d0f4

08106428 <nxt_update>:
		}
		return (lcd_sys0);
	}

///  Check if LCD needs updating and update it if so
	nxt_update() {
 8106428:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		if (nex_model[0] == '\0') {
 810642a:	4b2d      	ldr	r3, [pc, #180]	; (81064e0 <nxt_update+0xb8>)
 810642c:	781b      	ldrb	r3, [r3, #0]
 810642e:	2b00      	cmp	r3, #0
 8106430:	d04d      	beq.n	81064ce <nxt_update+0xa6>
		if (lcd_sys0 == -1) {
 8106432:	4c2c      	ldr	r4, [pc, #176]	; (81064e4 <nxt_update+0xbc>)
 8106434:	6823      	ldr	r3, [r4, #0]
 8106436:	3301      	adds	r3, #1
 8106438:	d002      	beq.n	8106440 <nxt_update+0x18>
		return (lcd_sys0);
 810643a:	6823      	ldr	r3, [r4, #0]
		if (nxt_check() == -1) {		// we could not identify LCD
 810643c:	3301      	adds	r3, #1
 810643e:	d046      	beq.n	81064ce <nxt_update+0xa6>
			printf("nxt_update: LCD not identified\n");
		} else {
			if (lcdbuildno == -2) {		// LCD user firmware might be corrupted
 8106440:	4f29      	ldr	r7, [pc, #164]	; (81064e8 <nxt_update+0xc0>)
 8106442:	683b      	ldr	r3, [r7, #0]
 8106444:	3302      	adds	r3, #2
 8106446:	d047      	beq.n	81064d8 <nxt_update+0xb0>
				printf("LCD firmware corrupted?\n");
			}
			if (((lcd_sys0 >> 8) != BUILDNO) 	||		// this LCD matches the wrong STM build number
 8106448:	6823      	ldr	r3, [r4, #0]
 810644a:	f242 722f 	movw	r2, #10031	; 0x272f
 810644e:	ebb2 2f23 	cmp.w	r2, r3, asr #8
 8106452:	ea4f 2123 	mov.w	r1, r3, asr #8
 8106456:	d10d      	bne.n	8106474 <nxt_update+0x4c>
			 (((lcd_sys0 & 0xff) != lcdbuildno)		// OR lcdbuildno != latest lcdbuildno  AND
 8106458:	6823      	ldr	r3, [r4, #0]
			if (((lcd_sys0 >> 8) != BUILDNO) 	||		// this LCD matches the wrong STM build number
 810645a:	683a      	ldr	r2, [r7, #0]
			 (((lcd_sys0 & 0xff) != lcdbuildno)		// OR lcdbuildno != latest lcdbuildno  AND
 810645c:	b2db      	uxtb	r3, r3
			if (((lcd_sys0 >> 8) != BUILDNO) 	||		// this LCD matches the wrong STM build number
 810645e:	4293      	cmp	r3, r2
 8106460:	d003      	beq.n	810646a <nxt_update+0x42>
			&& ((lcd_sys0 >> 8) == BUILDNO)))			// its the same buildno as the STM
 8106462:	6823      	ldr	r3, [r4, #0]
 8106464:	ebb1 2f23 	cmp.w	r1, r3, asr #8
 8106468:	d004      	beq.n	8106474 <nxt_update+0x4c>
					osDelay(200);
					lcd_putsys0((BUILDNO << 8) | (lcdbuildno & 0xff));//  write back this new lcd build ver (NON VOLATILE IN LCD)
				}
				lcd_txblocked = 0;		// unblock LCD sending blocked
			} else {
				printf("LCD firmware matched stm firmware\n");
 810646a:	4820      	ldr	r0, [pc, #128]	; (81064ec <nxt_update+0xc4>)
			}
		}
	}
 810646c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				printf("LCD firmware matched stm firmware\n");
 8106470:	f01f bffc 	b.w	812646c <puts>
				if (nxt_loader(fwfilename, loaderhost, lcdlen) == 0) {		// valid source file
 8106474:	4b1e      	ldr	r3, [pc, #120]	; (81064f0 <nxt_update+0xc8>)
 8106476:	491f      	ldr	r1, [pc, #124]	; (81064f4 <nxt_update+0xcc>)
 8106478:	481f      	ldr	r0, [pc, #124]	; (81064f8 <nxt_update+0xd0>)
 810647a:	681a      	ldr	r2, [r3, #0]
 810647c:	f7ff fdb0 	bl	8105fe0 <nxt_loader>
 8106480:	bb08      	cbnz	r0, 81064c6 <nxt_update+0x9e>
					while ((http_downloading) && (nxt_abort == 0)) {
 8106482:	4c1e      	ldr	r4, [pc, #120]	; (81064fc <nxt_update+0xd4>)
 8106484:	6823      	ldr	r3, [r4, #0]
 8106486:	b16b      	cbz	r3, 81064a4 <nxt_update+0x7c>
 8106488:	4e1d      	ldr	r6, [pc, #116]	; (8106500 <nxt_update+0xd8>)
						HAL_IWDG_Refresh(&hiwdg);
 810648a:	4d1e      	ldr	r5, [pc, #120]	; (8106504 <nxt_update+0xdc>)
 810648c:	e006      	b.n	810649c <nxt_update+0x74>
 810648e:	f007 fa53 	bl	810d938 <HAL_IWDG_Refresh>
						osDelay(5);
 8106492:	2005      	movs	r0, #5
 8106494:	f00f ffb2 	bl	81163fc <osDelay>
					while ((http_downloading) && (nxt_abort == 0)) {
 8106498:	6823      	ldr	r3, [r4, #0]
 810649a:	b11b      	cbz	r3, 81064a4 <nxt_update+0x7c>
 810649c:	6833      	ldr	r3, [r6, #0]
						HAL_IWDG_Refresh(&hiwdg);
 810649e:	4628      	mov	r0, r5
					while ((http_downloading) && (nxt_abort == 0)) {
 81064a0:	2b00      	cmp	r3, #0
 81064a2:	d0f4      	beq.n	810648e <nxt_update+0x66>
					osDelay(5000);
 81064a4:	f241 3088 	movw	r0, #5000	; 0x1388
 81064a8:	f00f ffa8 	bl	81163fc <osDelay>
					printf("Attempting LCD re-sync\n");
 81064ac:	4816      	ldr	r0, [pc, #88]	; (8106508 <nxt_update+0xe0>)
 81064ae:	f01f ffdd 	bl	812646c <puts>
					nxt_baud();		// resync hardware
 81064b2:	f7fd fa27 	bl	8103904 <nxt_baud>
					osDelay(200);
 81064b6:	20c8      	movs	r0, #200	; 0xc8
 81064b8:	f00f ffa0 	bl	81163fc <osDelay>
					lcd_putsys0((BUILDNO << 8) | (lcdbuildno & 0xff));//  write back this new lcd build ver (NON VOLATILE IN LCD)
 81064bc:	783b      	ldrb	r3, [r7, #0]
 81064be:	4813      	ldr	r0, [pc, #76]	; (810650c <nxt_update+0xe4>)
 81064c0:	4318      	orrs	r0, r3
 81064c2:	f7fd f8f5 	bl	81036b0 <lcd_putsys0>
				lcd_txblocked = 0;		// unblock LCD sending blocked
 81064c6:	4b12      	ldr	r3, [pc, #72]	; (8106510 <nxt_update+0xe8>)
 81064c8:	2200      	movs	r2, #0
 81064ca:	601a      	str	r2, [r3, #0]
	}
 81064cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			printf("nxt_update: LCD not identified\n");
 81064ce:	4811      	ldr	r0, [pc, #68]	; (8106514 <nxt_update+0xec>)
	}
 81064d0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			printf("nxt_update: LCD not identified\n");
 81064d4:	f01f bfca 	b.w	812646c <puts>
				printf("LCD firmware corrupted?\n");
 81064d8:	480f      	ldr	r0, [pc, #60]	; (8106518 <nxt_update+0xf0>)
 81064da:	f01f ffc7 	bl	812646c <puts>
 81064de:	e7b3      	b.n	8106448 <nxt_update+0x20>
 81064e0:	20001b28 	.word	0x20001b28
 81064e4:	20000014 	.word	0x20000014
 81064e8:	20002db4 	.word	0x20002db4
 81064ec:	0812d178 	.word	0x0812d178
 81064f0:	20001a90 	.word	0x20001a90
 81064f4:	2000001c 	.word	0x2000001c
 81064f8:	20001a30 	.word	0x20001a30
 81064fc:	200018bc 	.word	0x200018bc
 8106500:	200030e0 	.word	0x200030e0
 8106504:	20002660 	.word	0x20002660
 8106508:	0812d160 	.word	0x0812d160
 810650c:	00272f00 	.word	0x00272f00
 8106510:	20001a6c 	.word	0x20001a6c
 8106514:	0812d128 	.word	0x0812d128
 8106518:	0812d148 	.word	0x0812d148
 810651c:	ffffffff 	.word	0xffffffff

08106520 <getpressure115.part.0>:
		printf("I2C HAL returned error 1\n\r");
	}
}

// MPL115 low precision pressure sensor, uses floating point, crashes!!
HAL_StatusTypeDef getpressure115(void) {
 8106520:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8106524:	ed2d 8b02 	vpush	{d8}
 8106528:	b08f      	sub	sp, #60	; 0x3c
	if (result != HAL_OK) {
		printf("I2C MPL115 HAL returned error 7\n\r");
		return (result);
	}

	osDelay(4);		// conversion time max 3mS
 810652a:	2004      	movs	r0, #4

	for (i = 0; i < 4; i++) {
 810652c:	2500      	movs	r5, #0
		result = HAL_I2C_Mem_Read(&hi2c1, (0x60 << 1) | 1, i, 1, &data[i], 1, 1000);	// rd pressure and temp regs
 810652e:	f44f 787a 	mov.w	r8, #1000	; 0x3e8
 8106532:	ae0c      	add	r6, sp, #48	; 0x30
 8106534:	4f6e      	ldr	r7, [pc, #440]	; (81066f0 <getpressure115.part.0+0x1d0>)
		if (result != HAL_OK) {
			printf("I2C MPL115 HAL returned error %d\n\r", result);
 8106536:	f8df 91e0 	ldr.w	r9, [pc, #480]	; 8106718 <getpressure115.part.0+0x1f8>
	osDelay(4);		// conversion time max 3mS
 810653a:	f00f ff5f 	bl	81163fc <osDelay>
		result = HAL_I2C_Mem_Read(&hi2c1, (0x60 << 1) | 1, i, 1, &data[i], 1, 1000);	// rd pressure and temp regs
 810653e:	2301      	movs	r3, #1
 8106540:	9600      	str	r6, [sp, #0]
 8106542:	b2aa      	uxth	r2, r5
 8106544:	21c1      	movs	r1, #193	; 0xc1
 8106546:	4638      	mov	r0, r7
	for (i = 0; i < 4; i++) {
 8106548:	3601      	adds	r6, #1
		result = HAL_I2C_Mem_Read(&hi2c1, (0x60 << 1) | 1, i, 1, &data[i], 1, 1000);	// rd pressure and temp regs
 810654a:	e9cd 3801 	strd	r3, r8, [sp, #4]
 810654e:	f007 f809 	bl	810d564 <HAL_I2C_Mem_Read>
		if (result != HAL_OK) {
 8106552:	4604      	mov	r4, r0
 8106554:	2800      	cmp	r0, #0
 8106556:	f040 80a6 	bne.w	81066a6 <getpressure115.part.0+0x186>
	for (i = 0; i < 4; i++) {
 810655a:	3501      	adds	r5, #1
 810655c:	2d04      	cmp	r5, #4
 810655e:	d1ee      	bne.n	810653e <getpressure115.part.0+0x1e>
		printf(" %hx", dat);
	}
	printf("\n");
#endif

	pr = (data[0] * 256 + data[1]) >> 6;
 8106560:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
	tr = (data[2] * 256 + data[3]) >> 6;
 8106564:	f89d 1032 	ldrb.w	r1, [sp, #50]	; 0x32
	pr = (data[0] * 256 + data[1]) >> 6;
 8106568:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
	tr = (data[2] * 256 + data[3]) >> 6;
 810656c:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
	pr = (data[0] * 256 + data[1]) >> 6;
 8106570:	eb02 2200 	add.w	r2, r2, r0, lsl #8
	t = tr;
	p = pr;

// Pcomp = a0 + (b1 + c12 x Tadc) x Padc + b2 x Tadc

	p = (a0 + ((b1 + (c12 * t)) * p)) + (b2 * t);
 8106574:	485f      	ldr	r0, [pc, #380]	; (81066f4 <getpressure115.part.0+0x1d4>)
	tr = (data[2] * 256 + data[3]) >> 6;
 8106576:	eb03 2301 	add.w	r3, r3, r1, lsl #8
	p = (a0 + ((b1 + (c12 * t)) * p)) + (b2 * t);
 810657a:	495f      	ldr	r1, [pc, #380]	; (81066f8 <getpressure115.part.0+0x1d8>)
	pr = (data[0] * 256 + data[1]) >> 6;
 810657c:	0992      	lsrs	r2, r2, #6
	t = tr;
 810657e:	099c      	lsrs	r4, r3, #6
	p = pr;
 8106580:	ee07 2a90 	vmov	s15, r2
	p = (a0 + ((b1 + (c12 * t)) * p)) + (b2 * t);
 8106584:	4a5d      	ldr	r2, [pc, #372]	; (81066fc <getpressure115.part.0+0x1dc>)
	t = tr;
 8106586:	ee02 4a10 	vmov	s4, r4
	tr = (data[2] * 256 + data[3]) >> 6;
 810658a:	119d      	asrs	r5, r3, #6
	p = pr;
 810658c:	eeb8 7b67 	vcvt.f64.u32	d7, s15
			}
#endif
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
//	printf("statuspkt.temppress temp=%f, press=%f\n\r", (float) ((statuspkt.temppress >> 20)) / 16.0,
//			(float) ((statuspkt.temppress & 0x000FFFFF) / 4000.0));
	return (HAL_OK);
 8106590:	2400      	movs	r4, #0
	t = tr;
 8106592:	eeb8 2b42 	vcvt.f64.u32	d2, s4
	p = (a0 + ((b1 + (c12 * t)) * p)) + (b2 * t);
 8106596:	ed90 1b00 	vldr	d1, [r0]
	t = tr;
 810659a:	ed8d 2b08 	vstr	d2, [sp, #32]
	p = pr;
 810659e:	ed8d 7b06 	vstr	d7, [sp, #24]
	p = (a0 + ((b1 + (c12 * t)) * p)) + (b2 * t);
 81065a2:	ed9d 7b08 	vldr	d7, [sp, #32]
 81065a6:	ed91 4b00 	vldr	d4, [r1]
 81065aa:	4955      	ldr	r1, [pc, #340]	; (8106700 <getpressure115.part.0+0x1e0>)
	ffrac = modf(p, &n);
 81065ac:	a80a      	add	r0, sp, #40	; 0x28
	p = (a0 + ((b1 + (c12 * t)) * p)) + (b2 * t);
 81065ae:	eea1 4b07 	vfma.f64	d4, d1, d7
 81065b2:	ed91 6b00 	vldr	d6, [r1]
 81065b6:	ed9d 8b06 	vldr	d8, [sp, #24]
 81065ba:	ed92 0b00 	vldr	d0, [r2]
 81065be:	eeb0 7b46 	vmov.f64	d7, d6
 81065c2:	ed9d 2b08 	vldr	d2, [sp, #32]
 81065c6:	eea4 7b08 	vfma.f64	d7, d4, d8
	p = (p * ((115.0 - 50.0) / 1023.0)) + 50.0;
 81065ca:	ed9f 3b3d 	vldr	d3, [pc, #244]	; 81066c0 <getpressure115.part.0+0x1a0>
 81065ce:	ed9f 5b3e 	vldr	d5, [pc, #248]	; 81066c8 <getpressure115.part.0+0x1a8>
	p = (a0 + ((b1 + (c12 * t)) * p)) + (b2 * t);
 81065d2:	eea0 7b02 	vfma.f64	d7, d0, d2
 81065d6:	ed8d 7b06 	vstr	d7, [sp, #24]
	p = (p * ((115.0 - 50.0) / 1023.0)) + 50.0;
 81065da:	ed9d 6b06 	vldr	d6, [sp, #24]
 81065de:	eea6 5b03 	vfma.f64	d5, d6, d3
 81065e2:	ed8d 5b06 	vstr	d5, [sp, #24]
	ffrac = modf(p, &n);
 81065e6:	ed9d 0b06 	vldr	d0, [sp, #24]
 81065ea:	f01f ffef 	bl	81265cc <modf>
	t = tr * -0.1706 + 112.27; //C
 81065ee:	ee07 5a90 	vmov	s15, r5
	pressfrac = (uint32_t) (ffrac * 100);  // eg frac 101.03 = frac 3, 101.52 = 52
 81065f2:	4944      	ldr	r1, [pc, #272]	; (8106704 <getpressure115.part.0+0x1e4>)
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 81065f4:	eeb3 1b00 	vmov.f64	d1, #48	; 0x41800000  16.0
	t = tr * -0.1706 + 112.27; //C
 81065f8:	eeb8 7be7 	vcvt.f64.s32	d7, s15
	pressure = (uint32_t) n;
 81065fc:	4b42      	ldr	r3, [pc, #264]	; (8106708 <getpressure115.part.0+0x1e8>)
	tempfrac = tempfrac * 100;	// now 10,000
 81065fe:	2264      	movs	r2, #100	; 0x64
 8106600:	4842      	ldr	r0, [pc, #264]	; (810670c <getpressure115.part.0+0x1ec>)
	t = tr * -0.1706 + 112.27; //C
 8106602:	ed9f 2b33 	vldr	d2, [pc, #204]	; 81066d0 <getpressure115.part.0+0x1b0>
 8106606:	ed9f 6b34 	vldr	d6, [pc, #208]	; 81066d8 <getpressure115.part.0+0x1b8>
	ffrac = modf(p, &n);
 810660a:	ed8d 0b04 	vstr	d0, [sp, #16]
	pressure = (uint32_t) n;
 810660e:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
	pressfrac = (uint32_t) (ffrac * 100);  // eg frac 101.03 = frac 3, 101.52 = 52
 8106612:	ed9f 3b33 	vldr	d3, [pc, #204]	; 81066e0 <getpressure115.part.0+0x1c0>
 8106616:	ed9d 4b04 	vldr	d4, [sp, #16]
	t = tr * -0.1706 + 112.27; //C
 810661a:	eea7 6b02 	vfma.f64	d6, d7, d2
	pressfrac = (uint32_t) (ffrac * 100);  // eg frac 101.03 = frac 3, 101.52 = 52
 810661e:	ee24 4b03 	vmul.f64	d4, d4, d3
	pressure = (uint32_t) n;
 8106622:	eebc 5bc5 	vcvt.u32.f64	s10, d5
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 8106626:	ed9f 2b30 	vldr	d2, [pc, #192]	; 81066e8 <getpressure115.part.0+0x1c8>
	pressfrac = (uint32_t) (ffrac * 100);  // eg frac 101.03 = frac 3, 101.52 = 52
 810662a:	eebc 4bc4 	vcvt.u32.f64	s8, d4
	pressure = (uint32_t) n;
 810662e:	ed83 5a00 	vstr	s10, [r3]
	temperature = t;
 8106632:	4b37      	ldr	r3, [pc, #220]	; (8106710 <getpressure115.part.0+0x1f0>)
	t = tr * -0.1706 + 112.27; //C
 8106634:	ed8d 6b08 	vstr	d6, [sp, #32]
	pressfrac = (uint32_t) (ffrac * 100);  // eg frac 101.03 = frac 3, 101.52 = 52
 8106638:	ed81 4a00 	vstr	s8, [r1]
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 810663c:	4935      	ldr	r1, [pc, #212]	; (8106714 <getpressure115.part.0+0x1f4>)
	temperature = t;
 810663e:	ed9d 4b08 	vldr	d4, [sp, #32]
	tempfrac = (t - temperature) * 100;
 8106642:	ed9d 6b08 	vldr	d6, [sp, #32]
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 8106646:	ed9d 5b08 	vldr	d5, [sp, #32]
	temperature = t;
 810664a:	eebc 4bc4 	vcvt.u32.f64	s8, d4
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 810664e:	ed9d 7b06 	vldr	d7, [sp, #24]
 8106652:	ee25 5b01 	vmul.f64	d5, d5, d1
	temperature = t;
 8106656:	ed83 4a00 	vstr	s8, [r3]
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 810665a:	ee27 7b02 	vmul.f64	d7, d7, d2
	tempfrac = (t - temperature) * 100;
 810665e:	eeb8 2b44 	vcvt.f64.u32	d2, s8
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 8106662:	feb8 5b45 	vrinta.f64	d5, d5
	tempfrac = (t - temperature) * 100;
 8106666:	ee36 6b42 	vsub.f64	d6, d6, d2
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 810666a:	feb8 7b47 	vrinta.f64	d7, d7
 810666e:	eebc 7bc7 	vcvt.u32.f64	s14, d7
	tempfrac = (t - temperature) * 100;
 8106672:	ee26 6b03 	vmul.f64	d6, d6, d3
 8106676:	eebc 6bc6 	vcvt.u32.f64	s12, d6
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 810667a:	eefc 6bc5 	vcvt.u32.f64	s13, d5
	tempfrac = tempfrac * 100;	// now 10,000
 810667e:	ee16 3a10 	vmov	r3, s12
 8106682:	fb02 f303 	mul.w	r3, r2, r3
 8106686:	461a      	mov	r2, r3
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 8106688:	ee16 3a90 	vmov	r3, s13
	tempfrac = tempfrac * 100;	// now 10,000
 810668c:	6002      	str	r2, [r0, #0]
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 810668e:	ee17 2a10 	vmov	r2, s14
}
 8106692:	4620      	mov	r0, r4
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 8106694:	ea42 5303 	orr.w	r3, r2, r3, lsl #20
 8106698:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 810669c:	b00f      	add	sp, #60	; 0x3c
 810669e:	ecbd 8b02 	vpop	{d8}
 81066a2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			printf("I2C MPL115 HAL returned error %d\n\r", result);
 81066a6:	4648      	mov	r0, r9
 81066a8:	4621      	mov	r1, r4
 81066aa:	f01f fe43 	bl	8126334 <iprintf>
			if (i == 3)
 81066ae:	2d03      	cmp	r5, #3
 81066b0:	f47f af53 	bne.w	810655a <getpressure115.part.0+0x3a>
}
 81066b4:	4620      	mov	r0, r4
 81066b6:	b00f      	add	sp, #60	; 0x3c
 81066b8:	ecbd 8b02 	vpop	{d8}
 81066bc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 81066c0:	04411044 	.word	0x04411044
 81066c4:	3fb04411 	.word	0x3fb04411
 81066c8:	00000000 	.word	0x00000000
 81066cc:	40490000 	.word	0x40490000
 81066d0:	86594af5 	.word	0x86594af5
 81066d4:	bfc5d638 	.word	0xbfc5d638
 81066d8:	ae147ae1 	.word	0xae147ae1
 81066dc:	405c1147 	.word	0x405c1147
 81066e0:	00000000 	.word	0x00000000
 81066e4:	40590000 	.word	0x40590000
 81066e8:	00000000 	.word	0x00000000
 81066ec:	40af4000 	.word	0x40af4000
 81066f0:	2000257c 	.word	0x2000257c
 81066f4:	20003370 	.word	0x20003370
 81066f8:	20003358 	.word	0x20003358
 81066fc:	20003360 	.word	0x20003360
 8106700:	20003350 	.word	0x20003350
 8106704:	200033ec 	.word	0x200033ec
 8106708:	200033f0 	.word	0x200033f0
 810670c:	200033fc 	.word	0x200033fc
 8106710:	200033f8 	.word	0x200033f8
 8106714:	2000300c 	.word	0x2000300c
 8106718:	0812d19c 	.word	0x0812d19c

0810671c <cycleleds>:
void cycleleds(void) {
 810671c:	b5f0      	push	{r4, r5, r6, r7, lr}
 810671e:	b085      	sub	sp, #20
	const uint16_t pattern[] = {
 8106720:	4a1b      	ldr	r2, [pc, #108]	; (8106790 <cycleleds+0x74>)
		HAL_GPIO_WritePin(GPIOD, pattern[i], GPIO_PIN_RESET);
 8106722:	4f1c      	ldr	r7, [pc, #112]	; (8106794 <cycleleds+0x78>)
 8106724:	ac01      	add	r4, sp, #4
 8106726:	f10d 050e 	add.w	r5, sp, #14
	const uint16_t pattern[] = {
 810672a:	ca07      	ldmia	r2, {r0, r1, r2}
 810672c:	4623      	mov	r3, r4
 810672e:	4626      	mov	r6, r4
 8106730:	c303      	stmia	r3!, {r0, r1}
 8106732:	801a      	strh	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOD, pattern[i], GPIO_PIN_RESET);
 8106734:	f836 1b02 	ldrh.w	r1, [r6], #2
 8106738:	4638      	mov	r0, r7
 810673a:	2200      	movs	r2, #0
 810673c:	f006 fa78 	bl	810cc30 <HAL_GPIO_WritePin>
		osDelay(140);
 8106740:	208c      	movs	r0, #140	; 0x8c
 8106742:	f00f fe5b 	bl	81163fc <osDelay>
	for (i = 0; i < 5; i++) {
 8106746:	42ae      	cmp	r6, r5
 8106748:	d1f4      	bne.n	8106734 <cycleleds+0x18>
	osDelay(600);
 810674a:	f44f 7016 	mov.w	r0, #600	; 0x258
 810674e:	4626      	mov	r6, r4
		HAL_GPIO_WritePin(GPIOD, pattern[i], GPIO_PIN_SET);
 8106750:	4f10      	ldr	r7, [pc, #64]	; (8106794 <cycleleds+0x78>)
	osDelay(600);
 8106752:	f00f fe53 	bl	81163fc <osDelay>
		HAL_GPIO_WritePin(GPIOD, pattern[i], GPIO_PIN_SET);
 8106756:	f836 1b02 	ldrh.w	r1, [r6], #2
 810675a:	4638      	mov	r0, r7
 810675c:	2201      	movs	r2, #1
 810675e:	f006 fa67 	bl	810cc30 <HAL_GPIO_WritePin>
		osDelay(140);
 8106762:	208c      	movs	r0, #140	; 0x8c
 8106764:	f00f fe4a 	bl	81163fc <osDelay>
	for (i = 0; i < 5; i++) {
 8106768:	42ae      	cmp	r6, r5
 810676a:	d1f4      	bne.n	8106756 <cycleleds+0x3a>
	osDelay(500);
 810676c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
		HAL_GPIO_WritePin(GPIOD, pattern[i], GPIO_PIN_RESET);
 8106770:	4e08      	ldr	r6, [pc, #32]	; (8106794 <cycleleds+0x78>)
	osDelay(500);
 8106772:	f00f fe43 	bl	81163fc <osDelay>
		HAL_GPIO_WritePin(GPIOD, pattern[i], GPIO_PIN_RESET);
 8106776:	f834 1b02 	ldrh.w	r1, [r4], #2
 810677a:	4630      	mov	r0, r6
 810677c:	2200      	movs	r2, #0
 810677e:	f006 fa57 	bl	810cc30 <HAL_GPIO_WritePin>
		osDelay(140);
 8106782:	208c      	movs	r0, #140	; 0x8c
 8106784:	f00f fe3a 	bl	81163fc <osDelay>
	for (i = 0; i < 5; i++) {
 8106788:	42ac      	cmp	r4, r5
 810678a:	d1f4      	bne.n	8106776 <cycleleds+0x5a>
}
 810678c:	b005      	add	sp, #20
 810678e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8106790:	0812a560 	.word	0x0812a560
 8106794:	40020c00 	.word	0x40020c00

08106798 <setpgagain>:
void setpgagain(int gain) {		// this takes gain 0..9
 8106798:	b510      	push	{r4, lr}
 810679a:	4604      	mov	r4, r0
 810679c:	b082      	sub	sp, #8
	osDelay(5);
 810679e:	2005      	movs	r0, #5
 81067a0:	f00f fe2c 	bl	81163fc <osDelay>
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_SET);	// deselect the PGA
 81067a4:	2201      	movs	r2, #1
 81067a6:	2104      	movs	r1, #4
 81067a8:	482e      	ldr	r0, [pc, #184]	; (8106864 <setpgagain+0xcc>)
 81067aa:	f006 fa41 	bl	810cc30 <HAL_GPIO_WritePin>
	osDelay(5);
 81067ae:	2005      	movs	r0, #5
 81067b0:	f00f fe24 	bl	81163fc <osDelay>
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_RESET);	// select the PGA
 81067b4:	2200      	movs	r2, #0
 81067b6:	2104      	movs	r1, #4
 81067b8:	482a      	ldr	r0, [pc, #168]	; (8106864 <setpgagain+0xcc>)
 81067ba:	f006 fa39 	bl	810cc30 <HAL_GPIO_WritePin>
	osDelay(5);
 81067be:	2005      	movs	r0, #5
 81067c0:	f00f fe1c 	bl	81163fc <osDelay>
	pgacmd[0] = 0x4000 | (pgaset[gain]);		// write to gain register
 81067c4:	4928      	ldr	r1, [pc, #160]	; (8106868 <setpgagain+0xd0>)
	if ((stat = HAL_SPI_Transmit(&hspi2, &pgacmd[0], 1, 1000)) != HAL_OK) {	// select gain
 81067c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 81067ca:	2201      	movs	r2, #1
	pgacmd[0] = 0x4000 | (pgaset[gain]);		// write to gain register
 81067cc:	5d09      	ldrb	r1, [r1, r4]
	if ((stat = HAL_SPI_Transmit(&hspi2, &pgacmd[0], 1, 1000)) != HAL_OK) {	// select gain
 81067ce:	4827      	ldr	r0, [pc, #156]	; (810686c <setpgagain+0xd4>)
	pgacmd[0] = 0x4000 | (pgaset[gain]);		// write to gain register
 81067d0:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 81067d4:	f8ad 1004 	strh.w	r1, [sp, #4]
	if ((stat = HAL_SPI_Transmit(&hspi2, &pgacmd[0], 1, 1000)) != HAL_OK) {	// select gain
 81067d8:	a901      	add	r1, sp, #4
 81067da:	f009 fa2f 	bl	810fc3c <HAL_SPI_Transmit>
 81067de:	bba0      	cbnz	r0, 810684a <setpgagain+0xb2>
	osDelay(5);
 81067e0:	2005      	movs	r0, #5
 81067e2:	f00f fe0b 	bl	81163fc <osDelay>
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_SET);	// deselect the PGA
 81067e6:	2201      	movs	r2, #1
 81067e8:	2104      	movs	r1, #4
 81067ea:	481e      	ldr	r0, [pc, #120]	; (8106864 <setpgagain+0xcc>)
 81067ec:	f006 fa20 	bl	810cc30 <HAL_GPIO_WritePin>
	osDelay(5);
 81067f0:	2005      	movs	r0, #5
 81067f2:	f00f fe03 	bl	81163fc <osDelay>
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_RESET);	// select the PGA
 81067f6:	481b      	ldr	r0, [pc, #108]	; (8106864 <setpgagain+0xcc>)
 81067f8:	2200      	movs	r2, #0
 81067fa:	2104      	movs	r1, #4
 81067fc:	f006 fa18 	bl	810cc30 <HAL_GPIO_WritePin>
	osDelay(5);
 8106800:	2005      	movs	r0, #5
 8106802:	f00f fdfb 	bl	81163fc <osDelay>
	if (gain > 6) {		// might be a DC jump
 8106806:	2c06      	cmp	r4, #6
 8106808:	dd1c      	ble.n	8106844 <setpgagain+0xac>
		sigsuppress = 8;		// prevent trigger for a while
 810680a:	4b19      	ldr	r3, [pc, #100]	; (8106870 <setpgagain+0xd8>)
 810680c:	2208      	movs	r2, #8
	if (gain > 7) {
 810680e:	2c07      	cmp	r4, #7
		sigsuppress = 8;		// prevent trigger for a while
 8106810:	601a      	str	r2, [r3, #0]
	if (gain > 7) {
 8106812:	d017      	beq.n	8106844 <setpgagain+0xac>
		pgacmd[0] = 0x4101;			// write to channel reg select ch1
 8106814:	f244 1001 	movw	r0, #16641	; 0x4101
 8106818:	f8ad 0004 	strh.w	r0, [sp, #4]
	if ((stat = HAL_SPI_Transmit(&hspi2, &pgacmd[0], 1, 1000)) != HAL_OK) {	// write it out
 810681c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8106820:	2201      	movs	r2, #1
 8106822:	a901      	add	r1, sp, #4
 8106824:	4811      	ldr	r0, [pc, #68]	; (810686c <setpgagain+0xd4>)
 8106826:	f009 fa09 	bl	810fc3c <HAL_SPI_Transmit>
 810682a:	b9a8      	cbnz	r0, 8106858 <setpgagain+0xc0>
	osDelay(5);
 810682c:	2005      	movs	r0, #5
 810682e:	f00f fde5 	bl	81163fc <osDelay>
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_SET);	// deselect the PG
 8106832:	2201      	movs	r2, #1
 8106834:	2104      	movs	r1, #4
 8106836:	480b      	ldr	r0, [pc, #44]	; (8106864 <setpgagain+0xcc>)
 8106838:	f006 f9fa 	bl	810cc30 <HAL_GPIO_WritePin>
	pgagain = gain;		// update global gain
 810683c:	4b0d      	ldr	r3, [pc, #52]	; (8106874 <setpgagain+0xdc>)
 810683e:	801c      	strh	r4, [r3, #0]
}
 8106840:	b002      	add	sp, #8
 8106842:	bd10      	pop	{r4, pc}
		pgacmd[0] = 0x4100;		// write to channel reg select ch0
 8106844:	f44f 4082 	mov.w	r0, #16640	; 0x4100
 8106848:	e7e6      	b.n	8106818 <setpgagain+0x80>
		printf("setpgagain: SPI Error1: %d pgacmd[0]=0x%0x\n", stat, pgacmd[0]);
 810684a:	4601      	mov	r1, r0
 810684c:	f8bd 2004 	ldrh.w	r2, [sp, #4]
 8106850:	4809      	ldr	r0, [pc, #36]	; (8106878 <setpgagain+0xe0>)
 8106852:	f01f fd6f 	bl	8126334 <iprintf>
 8106856:	e7c3      	b.n	81067e0 <setpgagain+0x48>
		printf("setpgagain: SPI Error2: %d\n", stat);
 8106858:	4601      	mov	r1, r0
 810685a:	4808      	ldr	r0, [pc, #32]	; (810687c <setpgagain+0xe4>)
 810685c:	f01f fd6a 	bl	8126334 <iprintf>
 8106860:	e7e4      	b.n	810682c <setpgagain+0x94>
 8106862:	bf00      	nop
 8106864:	40021800 	.word	0x40021800
 8106868:	0812d5f8 	.word	0x0812d5f8
 810686c:	20002680 	.word	0x20002680
 8106870:	20000780 	.word	0x20000780
 8106874:	200033e8 	.word	0x200033e8
 8106878:	0812d1c0 	.word	0x0812d1c0
 810687c:	0812d1ec 	.word	0x0812d1ec

08106880 <initpga>:
int initpga() {
 8106880:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_SET);	// deselect the PGA
 8106882:	2201      	movs	r2, #1
int initpga() {
 8106884:	b082      	sub	sp, #8
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_SET);	// deselect the PGA
 8106886:	2104      	movs	r1, #4
 8106888:	4826      	ldr	r0, [pc, #152]	; (8106924 <initpga+0xa4>)
 810688a:	f006 f9d1 	bl	810cc30 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_RESET);	// reset the PGA seq
 810688e:	2200      	movs	r2, #0
 8106890:	2104      	movs	r1, #4
 8106892:	4824      	ldr	r0, [pc, #144]	; (8106924 <initpga+0xa4>)
 8106894:	f006 f9cc 	bl	810cc30 <HAL_GPIO_WritePin>
	osDelay(50);
 8106898:	2032      	movs	r0, #50	; 0x32
 810689a:	f00f fdaf 	bl	81163fc <osDelay>
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_SET);	// deselect the PGA
 810689e:	2201      	movs	r2, #1
 81068a0:	2104      	movs	r1, #4
 81068a2:	4820      	ldr	r0, [pc, #128]	; (8106924 <initpga+0xa4>)
 81068a4:	f006 f9c4 	bl	810cc30 <HAL_GPIO_WritePin>
	osDelay(5);
 81068a8:	2005      	movs	r0, #5
 81068aa:	f00f fda7 	bl	81163fc <osDelay>
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_RESET);	// select the PGA
 81068ae:	2200      	movs	r2, #0
 81068b0:	2104      	movs	r1, #4
 81068b2:	481c      	ldr	r0, [pc, #112]	; (8106924 <initpga+0xa4>)
 81068b4:	f006 f9bc 	bl	810cc30 <HAL_GPIO_WritePin>
	if ((stat = HAL_SPI_Transmit(&hspi2, (uint16_t[] ) { 0 }, 1, 1000)) != HAL_OK) {	// nop cmd
 81068b8:	2000      	movs	r0, #0
 81068ba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 81068be:	2201      	movs	r2, #1
 81068c0:	f8ad 0004 	strh.w	r0, [sp, #4]
 81068c4:	a901      	add	r1, sp, #4
 81068c6:	4818      	ldr	r0, [pc, #96]	; (8106928 <initpga+0xa8>)
 81068c8:	f009 f9b8 	bl	810fc3c <HAL_SPI_Transmit>
 81068cc:	4604      	mov	r4, r0
 81068ce:	bb08      	cbnz	r0, 8106914 <initpga+0x94>
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_SET);	// deselect the PG
 81068d0:	2104      	movs	r1, #4
 81068d2:	2201      	movs	r2, #1
 81068d4:	4813      	ldr	r0, [pc, #76]	; (8106924 <initpga+0xa4>)
 81068d6:	f006 f9ab 	bl	810cc30 <HAL_GPIO_WritePin>
	osDelay(5);
 81068da:	2005      	movs	r0, #5
 81068dc:	f00f fd8e 	bl	81163fc <osDelay>
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_RESET);	// select the PGA
 81068e0:	4622      	mov	r2, r4
 81068e2:	2104      	movs	r1, #4
 81068e4:	480f      	ldr	r0, [pc, #60]	; (8106924 <initpga+0xa4>)
 81068e6:	f006 f9a3 	bl	810cc30 <HAL_GPIO_WritePin>
	if ((stat = HAL_SPI_Transmit(&hspi2, (uint16_t[] ) { 0x4100 }, 1, 1000)) != HAL_OK) {	// set the channel to ch0
 81068ea:	f44f 4482 	mov.w	r4, #16640	; 0x4100
	osDelay(5);
 81068ee:	2005      	movs	r0, #5
 81068f0:	f00f fd84 	bl	81163fc <osDelay>
	if ((stat = HAL_SPI_Transmit(&hspi2, (uint16_t[] ) { 0x4100 }, 1, 1000)) != HAL_OK) {	// set the channel to ch0
 81068f4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 81068f8:	2201      	movs	r2, #1
 81068fa:	a901      	add	r1, sp, #4
 81068fc:	480a      	ldr	r0, [pc, #40]	; (8106928 <initpga+0xa8>)
 81068fe:	f8ad 4004 	strh.w	r4, [sp, #4]
 8106902:	f009 f99b 	bl	810fc3c <HAL_SPI_Transmit>
 8106906:	4604      	mov	r4, r0
 8106908:	b920      	cbnz	r0, 8106914 <initpga+0x94>
	setpgagain(0);			// 0 == gain of 1x
 810690a:	f7ff ff45 	bl	8106798 <setpgagain>
	return (0);
 810690e:	4620      	mov	r0, r4
}
 8106910:	b002      	add	sp, #8
 8106912:	bd10      	pop	{r4, pc}
		printf("initpga: SPI error 2: %d\n\r", stat);
 8106914:	4621      	mov	r1, r4
 8106916:	4805      	ldr	r0, [pc, #20]	; (810692c <initpga+0xac>)
 8106918:	f01f fd0c 	bl	8126334 <iprintf>
		return (1);
 810691c:	2001      	movs	r0, #1
}
 810691e:	b002      	add	sp, #8
 8106920:	bd10      	pop	{r4, pc}
 8106922:	bf00      	nop
 8106924:	40021800 	.word	0x40021800
 8106928:	20002680 	.word	0x20002680
 810692c:	0812d208 	.word	0x0812d208

08106930 <bumppga>:
int bumppga(int i) {
 8106930:	b530      	push	{r4, r5, lr}
	gain = pgagain;
 8106932:	4d1f      	ldr	r5, [pc, #124]	; (81069b0 <bumppga+0x80>)
int bumppga(int i) {
 8106934:	b083      	sub	sp, #12
 8106936:	4604      	mov	r4, r0
	gain = pgagain;
 8106938:	f9b5 1000 	ldrsh.w	r1, [r5]
	if ((pgagain > 9) || (pgagain < 0)) {
 810693c:	b28b      	uxth	r3, r1
	gain = pgagain;
 810693e:	9101      	str	r1, [sp, #4]
	if ((pgagain > 9) || (pgagain < 0)) {
 8106940:	2b09      	cmp	r3, #9
 8106942:	d827      	bhi.n	8106994 <bumppga+0x64>
	if (circuitboardpcb == SPLATBOARD1) {		/// this doesn't have the boost function
 8106944:	4b1b      	ldr	r3, [pc, #108]	; (81069b4 <bumppga+0x84>)
 8106946:	681b      	ldr	r3, [r3, #0]
 8106948:	2b0b      	cmp	r3, #11
 810694a:	d00c      	beq.n	8106966 <bumppga+0x36>
		if (!(((gain <= 0) && (i < 0)) || ((gain >= 9) && (i > 0)))) {	// there is room to change
 810694c:	2c00      	cmp	r4, #0
 810694e:	9b01      	ldr	r3, [sp, #4]
 8106950:	da01      	bge.n	8106956 <bumppga+0x26>
 8106952:	2b00      	cmp	r3, #0
 8106954:	dd04      	ble.n	8106960 <bumppga+0x30>
 8106956:	2c00      	cmp	r4, #0
 8106958:	9b01      	ldr	r3, [sp, #4]
 810695a:	dd12      	ble.n	8106982 <bumppga+0x52>
 810695c:	2b08      	cmp	r3, #8
 810695e:	dd10      	ble.n	8106982 <bumppga+0x52>
	return (0);
 8106960:	2000      	movs	r0, #0
}
 8106962:	b003      	add	sp, #12
 8106964:	bd30      	pop	{r4, r5, pc}
		if (pgagain > 7) {
 8106966:	2907      	cmp	r1, #7
 8106968:	dd01      	ble.n	810696e <bumppga+0x3e>
			pgagain = 7;			// reached max gain
 810696a:	2307      	movs	r3, #7
 810696c:	802b      	strh	r3, [r5, #0]
		if (!(((gain <= 0) && (i < 0)) || ((gain >= 7) && (i > 0)))) {	// there is room to change
 810696e:	2c00      	cmp	r4, #0
 8106970:	9b01      	ldr	r3, [sp, #4]
 8106972:	da01      	bge.n	8106978 <bumppga+0x48>
 8106974:	2b00      	cmp	r3, #0
 8106976:	ddf3      	ble.n	8106960 <bumppga+0x30>
 8106978:	9b01      	ldr	r3, [sp, #4]
 810697a:	2b06      	cmp	r3, #6
 810697c:	dd01      	ble.n	8106982 <bumppga+0x52>
 810697e:	2c00      	cmp	r4, #0
 8106980:	dcee      	bgt.n	8106960 <bumppga+0x30>
			gain = gain + i;
 8106982:	9b01      	ldr	r3, [sp, #4]
 8106984:	4423      	add	r3, r4
 8106986:	9301      	str	r3, [sp, #4]
			setpgagain(gain);
 8106988:	9801      	ldr	r0, [sp, #4]
 810698a:	f7ff ff05 	bl	8106798 <setpgagain>
			return (i);
 810698e:	4620      	mov	r0, r4
}
 8106990:	b003      	add	sp, #12
 8106992:	bd30      	pop	{r4, r5, pc}
		printf("bumppga: invalid gain %d\n", pgagain);
 8106994:	4808      	ldr	r0, [pc, #32]	; (81069b8 <bumppga+0x88>)
 8106996:	f01f fccd 	bl	8126334 <iprintf>
	if (circuitboardpcb == SPLATBOARD1) {		/// this doesn't have the boost function
 810699a:	4b06      	ldr	r3, [pc, #24]	; (81069b4 <bumppga+0x84>)
		pgagain = 0;
 810699c:	2200      	movs	r2, #0
	if (circuitboardpcb == SPLATBOARD1) {		/// this doesn't have the boost function
 810699e:	681b      	ldr	r3, [r3, #0]
		pgagain = 0;
 81069a0:	802a      	strh	r2, [r5, #0]
	if (circuitboardpcb == SPLATBOARD1) {		/// this doesn't have the boost function
 81069a2:	2b0b      	cmp	r3, #11
 81069a4:	d0e3      	beq.n	810696e <bumppga+0x3e>
		if (!(((gain <= 0) && (i < 0)) || ((gain >= 9) && (i > 0)))) {	// there is room to change
 81069a6:	2c00      	cmp	r4, #0
 81069a8:	9b01      	ldr	r3, [sp, #4]
 81069aa:	dbd2      	blt.n	8106952 <bumppga+0x22>
 81069ac:	e7d3      	b.n	8106956 <bumppga+0x26>
 81069ae:	bf00      	nop
 81069b0:	200033e8 	.word	0x200033e8
 81069b4:	20002158 	.word	0x20002158
 81069b8:	0812d224 	.word	0x0812d224

081069bc <getpressure115>:
HAL_StatusTypeDef getpressure115(void) {
 81069bc:	b510      	push	{r4, lr}
	result = HAL_I2C_Master_Transmit(&hi2c1, 0x60 << 1, (uint8_t[] ) { 0x12, 0x00 }, 2, 1000);
 81069be:	2012      	movs	r0, #18
HAL_StatusTypeDef getpressure115(void) {
 81069c0:	b084      	sub	sp, #16
	result = HAL_I2C_Master_Transmit(&hi2c1, 0x60 << 1, (uint8_t[] ) { 0x12, 0x00 }, 2, 1000);
 81069c2:	2100      	movs	r1, #0
 81069c4:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
 81069c8:	f88d 000c 	strb.w	r0, [sp, #12]
 81069cc:	2302      	movs	r3, #2
 81069ce:	f88d 100d 	strb.w	r1, [sp, #13]
 81069d2:	aa03      	add	r2, sp, #12
 81069d4:	21c0      	movs	r1, #192	; 0xc0
 81069d6:	4809      	ldr	r0, [pc, #36]	; (81069fc <getpressure115+0x40>)
 81069d8:	9400      	str	r4, [sp, #0]
 81069da:	f006 fc2f 	bl	810d23c <HAL_I2C_Master_Transmit>
	if (result != HAL_OK) {
 81069de:	b928      	cbnz	r0, 81069ec <getpressure115+0x30>
 81069e0:	f7ff fd9e 	bl	8106520 <getpressure115.part.0>
 81069e4:	4604      	mov	r4, r0
}
 81069e6:	4620      	mov	r0, r4
 81069e8:	b004      	add	sp, #16
 81069ea:	bd10      	pop	{r4, pc}
 81069ec:	4604      	mov	r4, r0
		printf("I2C MPL115 HAL returned error 7\n\r");
 81069ee:	4804      	ldr	r0, [pc, #16]	; (8106a00 <getpressure115+0x44>)
 81069f0:	f01f fca0 	bl	8126334 <iprintf>
}
 81069f4:	4620      	mov	r0, r4
 81069f6:	b004      	add	sp, #16
 81069f8:	bd10      	pop	{r4, pc}
 81069fa:	bf00      	nop
 81069fc:	2000257c 	.word	0x2000257c
 8106a00:	0812d25c 	.word	0x0812d25c

08106a04 <initpressure115>:

// the cheap pressure sensor
HAL_StatusTypeDef initpressure115(void) {
 8106a04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8106a08:	b088      	sub	sp, #32
	const uint8_t testcoef[] = {0x3E, 0xCE, 0xb3, 0xF9, 0xC5, 0x17, 0x33, 0xC8};
#endif
	int i;

	for (i = 0; i < 8; i++)
		data[i] = 0x5A;
 8106a0a:	f04f 335a 	mov.w	r3, #1515870810	; 0x5a5a5a5a
//	if (HAL_I2C_Master_Transmit(&hi2c1, 0x60 << 1, (uint8_t[] ) { 0x04 }, 1, 1000) != HAL_OK) {	// CMD Read Coefficient data byte 1 High byte = 0x04
//		printf("I2C 115 HAL returned error 5\n\r");
//	}

	for (i = 0; i < 8; i++) {
		result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, i + 4, 1, &data[i], 1, 1000);	// rd coeficients reg
 8106a0e:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
 8106a12:	f04f 0801 	mov.w	r8, #1
		data[i] = 0x5A;
 8106a16:	ac06      	add	r4, sp, #24
 8106a18:	f10d 0a20 	add.w	sl, sp, #32
		result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, i + 4, 1, &data[i], 1, 1000);	// rd coeficients reg
 8106a1c:	4f36      	ldr	r7, [pc, #216]	; (8106af8 <initpressure115+0xf4>)
 8106a1e:	f1c4 0904 	rsb	r9, r4, #4
		data[i] = 0x5A;
 8106a22:	e9cd 3306 	strd	r3, r3, [sp, #24]
		result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, i + 4, 1, &data[i], 1, 1000);	// rd coeficients reg
 8106a26:	eb09 0204 	add.w	r2, r9, r4
 8106a2a:	2301      	movs	r3, #1
 8106a2c:	9400      	str	r4, [sp, #0]
 8106a2e:	21c0      	movs	r1, #192	; 0xc0
 8106a30:	b292      	uxth	r2, r2
 8106a32:	4638      	mov	r0, r7
 8106a34:	441c      	add	r4, r3
 8106a36:	e9cd 8601 	strd	r8, r6, [sp, #4]
 8106a3a:	f006 fd93 	bl	810d564 <HAL_I2C_Mem_Read>
		if (result != HAL_OK) {
 8106a3e:	4605      	mov	r5, r0
 8106a40:	2800      	cmp	r0, #0
 8106a42:	d141      	bne.n	8106ac8 <initpressure115+0xc4>
	for (i = 0; i < 8; i++) {
 8106a44:	45a2      	cmp	sl, r4
 8106a46:	d1ee      	bne.n	8106a26 <initpressure115+0x22>
	for (i = 0; i < 8; i++) {
		printf(" %x", data[i]);
	}
#endif

	if (data[0] == 0x5a) {
 8106a48:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8106a4c:	2b5a      	cmp	r3, #90	; 0x5a
 8106a4e:	d04a      	beq.n	8106ae6 <initpressure115+0xe2>
		printf("Splat1-2 MPL115A2 I2C not present?\n\r");
		return (HAL_ERROR);		// expected a changed reading - is device present?
	}

	a0co = (data[0] << 8) | data[1];
	b1co = (data[2] << 8) | data[3];
 8106a50:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8106a54:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 8106a58:	badb      	revsh	r3, r3
 8106a5a:	f8bd 101a 	ldrh.w	r1, [sp, #26]

//a0co = 0x3ECE ; b1co = 0xB3F9; b2co = 0xC517; c12co = 0x33C8;  // force fixed coeficients

//	printf("\na0co=%hx, b1co=%hx, b2co=%hx, c12co=%hx\n", a0co, b1co, b2co, c12co);

	a0 = (double) a0co / 8;
 8106a5e:	f8bd 0018 	ldrh.w	r0, [sp, #24]
 8106a62:	bad2      	revsh	r2, r2
	b1 = (double) b1co / 8192;
	b2 = (double) b2co / 16384;
	c12 = (double) c12co;
 8106a64:	109b      	asrs	r3, r3, #2
 8106a66:	bac9      	revsh	r1, r1
	a0 = (double) a0co / 8;
 8106a68:	bac0      	revsh	r0, r0
	b2 = (double) b2co / 16384;
 8106a6a:	ee06 2a10 	vmov	s12, r2
 8106a6e:	eeba 6bc9 	vcvt.f64.s32	d6, d6, #14
	c12 /= (double) 4194304.0;
 8106a72:	ee07 3a10 	vmov	s14, r3
 8106a76:	eeba 7bc5 	vcvt.f64.s32	d7, d7, #22
 8106a7a:	4a20      	ldr	r2, [pc, #128]	; (8106afc <initpressure115+0xf8>)
	b1 = (double) b1co / 8192;
 8106a7c:	ee05 1a10 	vmov	s10, r1
 8106a80:	eeba 5be9 	vcvt.f64.s32	d5, d5, #13
	result = HAL_I2C_Master_Transmit(&hi2c1, 0x60 << 1, (uint8_t[] ) { 0x12, 0x00 }, 2, 1000);
 8106a84:	9600      	str	r6, [sp, #0]
	a0 = (double) a0co / 8;
 8106a86:	ee04 0a10 	vmov	s8, r0
 8106a8a:	eeba 4bee 	vcvt.f64.s32	d4, d4, #3
 8106a8e:	4b1c      	ldr	r3, [pc, #112]	; (8106b00 <initpressure115+0xfc>)
	b1 = (double) b1co / 8192;
 8106a90:	481c      	ldr	r0, [pc, #112]	; (8106b04 <initpressure115+0x100>)
	b2 = (double) b2co / 16384;
 8106a92:	491d      	ldr	r1, [pc, #116]	; (8106b08 <initpressure115+0x104>)
	result = HAL_I2C_Master_Transmit(&hi2c1, 0x60 << 1, (uint8_t[] ) { 0x12, 0x00 }, 2, 1000);
 8106a94:	f88d 5015 	strb.w	r5, [sp, #21]
	c12 /= (double) 4194304.0;
 8106a98:	ed82 7b00 	vstr	d7, [r2]
	result = HAL_I2C_Master_Transmit(&hi2c1, 0x60 << 1, (uint8_t[] ) { 0x12, 0x00 }, 2, 1000);
 8106a9c:	2212      	movs	r2, #18
	a0 = (double) a0co / 8;
 8106a9e:	ed83 4b00 	vstr	d4, [r3]
	b1 = (double) b1co / 8192;
 8106aa2:	ed80 5b00 	vstr	d5, [r0]
	b2 = (double) b2co / 16384;
 8106aa6:	ed81 6b00 	vstr	d6, [r1]
	result = HAL_I2C_Master_Transmit(&hi2c1, 0x60 << 1, (uint8_t[] ) { 0x12, 0x00 }, 2, 1000);
 8106aaa:	f88d 2014 	strb.w	r2, [sp, #20]
 8106aae:	2302      	movs	r3, #2
 8106ab0:	aa05      	add	r2, sp, #20
 8106ab2:	21c0      	movs	r1, #192	; 0xc0
 8106ab4:	4810      	ldr	r0, [pc, #64]	; (8106af8 <initpressure115+0xf4>)
 8106ab6:	f006 fbc1 	bl	810d23c <HAL_I2C_Master_Transmit>
	if (result != HAL_OK) {
 8106aba:	b968      	cbnz	r0, 8106ad8 <initpressure115+0xd4>
 8106abc:	f7ff fd30 	bl	8106520 <getpressure115.part.0>

//	printf("a0=%f, b1=%f, b2=%f, c12=%f\n", a0, b1, b2, c12);
	getpressure115();
	return (HAL_OK);
}
 8106ac0:	4628      	mov	r0, r5
 8106ac2:	b008      	add	sp, #32
 8106ac4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			printf("Splat1-2 MPL115A2 I2C HAL returned error %d\n\r", result);
 8106ac8:	4601      	mov	r1, r0
 8106aca:	4810      	ldr	r0, [pc, #64]	; (8106b0c <initpressure115+0x108>)
 8106acc:	f01f fc32 	bl	8126334 <iprintf>
}
 8106ad0:	4628      	mov	r0, r5
 8106ad2:	b008      	add	sp, #32
 8106ad4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		printf("I2C MPL115 HAL returned error 7\n\r");
 8106ad8:	480d      	ldr	r0, [pc, #52]	; (8106b10 <initpressure115+0x10c>)
 8106ada:	f01f fc2b 	bl	8126334 <iprintf>
}
 8106ade:	4628      	mov	r0, r5
 8106ae0:	b008      	add	sp, #32
 8106ae2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		return (HAL_ERROR);		// expected a changed reading - is device present?
 8106ae6:	2501      	movs	r5, #1
		printf("Splat1-2 MPL115A2 I2C not present?\n\r");
 8106ae8:	480a      	ldr	r0, [pc, #40]	; (8106b14 <initpressure115+0x110>)
 8106aea:	f01f fc23 	bl	8126334 <iprintf>
}
 8106aee:	4628      	mov	r0, r5
 8106af0:	b008      	add	sp, #32
 8106af2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8106af6:	bf00      	nop
 8106af8:	2000257c 	.word	0x2000257c
 8106afc:	20003370 	.word	0x20003370
 8106b00:	20003350 	.word	0x20003350
 8106b04:	20003358 	.word	0x20003358
 8106b08:	20003360 	.word	0x20003360
 8106b0c:	0812d280 	.word	0x0812d280
 8106b10:	0812d25c 	.word	0x0812d25c
 8106b14:	0812d2b0 	.word	0x0812d2b0

08106b18 <getpressure3115>:
//////////////////////////////////////////////
//
// get the pressure and put in globals Sensor MPL3115A2
//
//////////////////////////////////////////////
HAL_StatusTypeDef getpressure3115(void) {
 8106b18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8106b1c:	b08c      	sub	sp, #48	; 0x30
	HAL_StatusTypeDef result;
	volatile uint32_t p, t;
//	double ffp, ffn, ffrac;
	volatile uint32_t ifp, ifn, ifrac;

	data[0] = 0x55;
 8106b1e:	2355      	movs	r3, #85	; 0x55
	for (trys = 0; trys < 4; trys++) {
 8106b20:	2500      	movs	r5, #0
		osDelay(10);
		result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, 0, 1, &data[0], 1, 1000); // rd status reg pressure sense
 8106b22:	4f46      	ldr	r7, [pc, #280]	; (8106c3c <getpressure3115+0x124>)
 8106b24:	ae08      	add	r6, sp, #32
		if (result != HAL_OK) {
			printf("Splat1-1 I2C HAL returned error %d\n\r", result);
 8106b26:	f8df 8134 	ldr.w	r8, [pc, #308]	; 8106c5c <getpressure3115+0x144>
	data[0] = 0x55;
 8106b2a:	f88d 3020 	strb.w	r3, [sp, #32]
		osDelay(10);
 8106b2e:	200a      	movs	r0, #10
		result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, 0, 1, &data[0], 1, 1000); // rd status reg pressure sense
 8106b30:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
		osDelay(10);
 8106b34:	f00f fc62 	bl	81163fc <osDelay>
		result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, 0, 1, &data[0], 1, 1000); // rd status reg pressure sense
 8106b38:	2301      	movs	r3, #1
 8106b3a:	2200      	movs	r2, #0
 8106b3c:	21c0      	movs	r1, #192	; 0xc0
 8106b3e:	4638      	mov	r0, r7
 8106b40:	9600      	str	r6, [sp, #0]
 8106b42:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8106b46:	f006 fd0d 	bl	810d564 <HAL_I2C_Mem_Read>
		if (result != HAL_OK) {
 8106b4a:	4604      	mov	r4, r0
 8106b4c:	2800      	cmp	r0, #0
 8106b4e:	d163      	bne.n	8106c18 <getpressure3115+0x100>
			if (trys == 3)
				return (result);
		} // no HAL error
		if (data[0] & 0x08)
 8106b50:	f89d 3020 	ldrb.w	r3, [sp, #32]
	for (trys = 0; trys < 4; trys++) {
 8106b54:	3501      	adds	r5, #1
		if (data[0] & 0x08)
 8106b56:	071b      	lsls	r3, r3, #28
 8106b58:	d401      	bmi.n	8106b5e <getpressure3115+0x46>
	for (trys = 0; trys < 4; trys++) {
 8106b5a:	2d04      	cmp	r5, #4
 8106b5c:	d1e7      	bne.n	8106b2e <getpressure3115+0x16>
 8106b5e:	2501      	movs	r5, #1
 8106b60:	af0a      	add	r7, sp, #40	; 0x28
			break;		// data is ready
	} // for
//		printf("Press stat: 0x%0x\n", data[0]);

	for (i = 1; i < 6; i++) {
		result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, i, 1, &data[0], 1, 1000); // rd status reg pressure sense
 8106b62:	f44f 7a7a 	mov.w	sl, #1000	; 0x3e8
 8106b66:	f8df 80d4 	ldr.w	r8, [pc, #212]	; 8106c3c <getpressure3115+0x124>
 8106b6a:	46a9      	mov	r9, r5
 8106b6c:	b2aa      	uxth	r2, r5
 8106b6e:	2301      	movs	r3, #1
 8106b70:	21c0      	movs	r1, #192	; 0xc0
 8106b72:	4640      	mov	r0, r8
 8106b74:	9600      	str	r6, [sp, #0]
	for (i = 1; i < 6; i++) {
 8106b76:	3501      	adds	r5, #1
		result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, i, 1, &data[0], 1, 1000); // rd status reg pressure sense
 8106b78:	e9cd 9a01 	strd	r9, sl, [sp, #4]
 8106b7c:	f006 fcf2 	bl	810d564 <HAL_I2C_Mem_Read>
		if (result != HAL_OK) {
 8106b80:	4604      	mov	r4, r0
 8106b82:	2800      	cmp	r0, #0
 8106b84:	d152      	bne.n	8106c2c <getpressure3115+0x114>
			printf("Splat1-2 I2C HAL returned error %d\n\r", result);
			return (result);
		}
		dataout[i - 1] = data[0];
 8106b86:	f89d 3020 	ldrb.w	r3, [sp, #32]
	for (i = 1; i < 6; i++) {
 8106b8a:	2d06      	cmp	r5, #6
		dataout[i - 1] = data[0];
 8106b8c:	f807 3b01 	strb.w	r3, [r7], #1
	for (i = 1; i < 6; i++) {
 8106b90:	d1ec      	bne.n	8106b6c <getpressure3115+0x54>
//				printf("[0x%02x] ", data[0]);
	}  // for

	p = ((dataout[0] << 16) | (dataout[1] << 8) | (dataout[2] & 0xF0)) >> 4;	// 20 bits
 8106b92:	f89d 1029 	ldrb.w	r1, [sp, #41]	; 0x29
 8106b96:	f89d 0028 	ldrb.w	r0, [sp, #40]	; 0x28
	t = ((dataout[3] << 8) | (dataout[4] & 0xF0)) >> 4;
 8106b9a:	f89d 302c 	ldrb.w	r3, [sp, #44]	; 0x2c
	p = ((dataout[0] << 16) | (dataout[1] << 8) | (dataout[2] & 0xF0)) >> 4;	// 20 bits
 8106b9e:	0209      	lsls	r1, r1, #8
 8106ba0:	f89d 202a 	ldrb.w	r2, [sp, #42]	; 0x2a
 8106ba4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
	t = ((dataout[3] << 8) | (dataout[4] & 0xF0)) >> 4;
 8106ba8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8106bac:	f89d 002b 	ldrb.w	r0, [sp, #43]	; 0x2b
	p = ((dataout[0] << 16) | (dataout[1] << 8) | (dataout[2] & 0xF0)) >> 4;	// 20 bits
 8106bb0:	430a      	orrs	r2, r1

	statuspkt.temppress = t << 20 | p;								// update status packet
 8106bb2:	4923      	ldr	r1, [pc, #140]	; (8106c40 <getpressure3115+0x128>)
	t = ((dataout[3] << 8) | (dataout[4] & 0xF0)) >> 4;
 8106bb4:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
	p = ((dataout[0] << 16) | (dataout[1] << 8) | (dataout[2] & 0xF0)) >> 4;	// 20 bits
 8106bb8:	0912      	lsrs	r2, r2, #4
	t = ((dataout[3] << 8) | (dataout[4] & 0xF0)) >> 4;
 8106bba:	111b      	asrs	r3, r3, #4
	p = ((dataout[0] << 16) | (dataout[1] << 8) | (dataout[2] & 0xF0)) >> 4;	// 20 bits
 8106bbc:	9204      	str	r2, [sp, #16]
	t = ((dataout[3] << 8) | (dataout[4] & 0xF0)) >> 4;
 8106bbe:	9305      	str	r3, [sp, #20]
	statuspkt.temppress = t << 20 | p;								// update status packet
 8106bc0:	9805      	ldr	r0, [sp, #20]
 8106bc2:	9a04      	ldr	r2, [sp, #16]
#else

#endif

	// convert quarterpascals to kilopascals
	ifn = p / 4000;		// kilopascals
 8106bc4:	4b1f      	ldr	r3, [pc, #124]	; (8106c44 <getpressure3115+0x12c>)
	statuspkt.temppress = t << 20 | p;								// update status packet
 8106bc6:	ea42 5200 	orr.w	r2, r2, r0, lsl #20
 8106bca:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
	ifrac = (p % 4000);		// fractions of a kilopascal
 8106bce:	f44f 617a 	mov.w	r1, #4000	; 0xfa0
	ifn = p / 4000;		// kilopascals
 8106bd2:	9a04      	ldr	r2, [sp, #16]
 8106bd4:	fba3 0202 	umull	r0, r2, r3, r2
 8106bd8:	0a12      	lsrs	r2, r2, #8
 8106bda:	9206      	str	r2, [sp, #24]
	ifrac = (p % 4000);		// fractions of a kilopascal
 8106bdc:	9a04      	ldr	r2, [sp, #16]
 8106bde:	fba3 0302 	umull	r0, r3, r3, r2

//	ifn = ifn >> 2;		// kilopascals
//	ifrac = ifrac >> 2;	// fractions of a kilo pascal

	pressure = ifn;
	pressfrac = ifrac;  // eg frac 101.03 = frac 3, 101.52 = 52
 8106be2:	4819      	ldr	r0, [pc, #100]	; (8106c48 <getpressure3115+0x130>)
	ifrac = (p % 4000);		// fractions of a kilopascal
 8106be4:	0a1b      	lsrs	r3, r3, #8
 8106be6:	fb01 2313 	mls	r3, r1, r3, r2
	pressure = ifn;
 8106bea:	4a18      	ldr	r2, [pc, #96]	; (8106c4c <getpressure3115+0x134>)

	temperature = t >> 4;
	tempfrac = (t & 0x0F) * 625 * 100;
 8106bec:	f24f 4124 	movw	r1, #62500	; 0xf424
	ifrac = (p % 4000);		// fractions of a kilopascal
 8106bf0:	9307      	str	r3, [sp, #28]
	pressure = ifn;
 8106bf2:	9b06      	ldr	r3, [sp, #24]
 8106bf4:	6013      	str	r3, [r2, #0]
	pressfrac = ifrac;  // eg frac 101.03 = frac 3, 101.52 = 52
 8106bf6:	9b07      	ldr	r3, [sp, #28]
	temperature = t >> 4;
 8106bf8:	9a05      	ldr	r2, [sp, #20]
	pressfrac = ifrac;  // eg frac 101.03 = frac 3, 101.52 = 52
 8106bfa:	6003      	str	r3, [r0, #0]
	tempfrac = (t & 0x0F) * 625 * 100;
 8106bfc:	9b05      	ldr	r3, [sp, #20]
	temperature = t >> 4;
 8106bfe:	0912      	lsrs	r2, r2, #4
 8106c00:	4813      	ldr	r0, [pc, #76]	; (8106c50 <getpressure3115+0x138>)
	tempfrac = (t & 0x0F) * 625 * 100;
 8106c02:	f003 030f 	and.w	r3, r3, #15
	temperature = t >> 4;
 8106c06:	6002      	str	r2, [r0, #0]
			(float) ((statuspkt.temppress & 0x000FFFFF) / 4000.0));
	}
#endif

	return (result);
}
 8106c08:	4620      	mov	r0, r4
	tempfrac = (t & 0x0F) * 625 * 100;
 8106c0a:	4a12      	ldr	r2, [pc, #72]	; (8106c54 <getpressure3115+0x13c>)
 8106c0c:	fb01 f303 	mul.w	r3, r1, r3
 8106c10:	6013      	str	r3, [r2, #0]
}
 8106c12:	b00c      	add	sp, #48	; 0x30
 8106c14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			printf("Splat1-1 I2C HAL returned error %d\n\r", result);
 8106c18:	4601      	mov	r1, r0
 8106c1a:	4640      	mov	r0, r8
 8106c1c:	f01f fb8a 	bl	8126334 <iprintf>
			if (trys == 3)
 8106c20:	2d03      	cmp	r5, #3
 8106c22:	d195      	bne.n	8106b50 <getpressure3115+0x38>
}
 8106c24:	4620      	mov	r0, r4
 8106c26:	b00c      	add	sp, #48	; 0x30
 8106c28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			printf("Splat1-2 I2C HAL returned error %d\n\r", result);
 8106c2c:	4601      	mov	r1, r0
 8106c2e:	480a      	ldr	r0, [pc, #40]	; (8106c58 <getpressure3115+0x140>)
 8106c30:	f01f fb80 	bl	8126334 <iprintf>
}
 8106c34:	4620      	mov	r0, r4
 8106c36:	b00c      	add	sp, #48	; 0x30
 8106c38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8106c3c:	2000257c 	.word	0x2000257c
 8106c40:	2000300c 	.word	0x2000300c
 8106c44:	10624dd3 	.word	0x10624dd3
 8106c48:	200033ec 	.word	0x200033ec
 8106c4c:	200033f0 	.word	0x200033f0
 8106c50:	200033f8 	.word	0x200033f8
 8106c54:	200033fc 	.word	0x200033fc
 8106c58:	0812d300 	.word	0x0812d300
 8106c5c:	0812d2d8 	.word	0x0812d2d8

08106c60 <initpressure3115>:

HAL_StatusTypeDef initpressure3115(void)	// returns 1 on bad MPL3115, 0 on good.
{
 8106c60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8106c62:	b08b      	sub	sp, #44	; 0x2c
	int i, step;
	uint8_t data[8];
	HAL_StatusTypeDef result;

	result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, 0x0c, 1, &data[0], 1, 1000); // rd who am i register
 8106c64:	2501      	movs	r5, #1
 8106c66:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
 8106c6a:	220c      	movs	r2, #12
 8106c6c:	a908      	add	r1, sp, #32
 8106c6e:	462b      	mov	r3, r5
 8106c70:	4832      	ldr	r0, [pc, #200]	; (8106d3c <initpressure3115+0xdc>)
 8106c72:	9100      	str	r1, [sp, #0]
 8106c74:	21c0      	movs	r1, #192	; 0xc0
 8106c76:	e9cd 5601 	strd	r5, r6, [sp, #4]
 8106c7a:	f006 fc73 	bl	810d564 <HAL_I2C_Mem_Read>
	if (result != HAL_OK) {
 8106c7e:	2800      	cmp	r0, #0
 8106c80:	d145      	bne.n	8106d0e <initpressure3115+0xae>
		printf("I2C HAL returned error 1\n\r");
		return (result);
	}
	if (data[0] != 0xc4)		// not the default MPL3115 ID
 8106c82:	f89d 3020 	ldrb.w	r3, [sp, #32]
 8106c86:	2bc4      	cmp	r3, #196	; 0xc4
 8106c88:	d003      	beq.n	8106c92 <initpressure3115+0x32>
		return (HAL_ERROR);
 8106c8a:	462c      	mov	r4, r5
	if (result != HAL_OK) {
		printf("MPL3115A2 getpressure failed\n\r");
	}

	return (result);
}
 8106c8c:	4620      	mov	r0, r4
 8106c8e:	b00b      	add	sp, #44	; 0x2c
 8106c90:	bdf0      	pop	{r4, r5, r6, r7, pc}
	result = HAL_I2C_Master_Transmit(&hi2c1, 0x60 << 1, (uint8_t[] ) { 0x26, 0x38 }, 2, 1000);
 8106c92:	4f2b      	ldr	r7, [pc, #172]	; (8106d40 <initpressure3115+0xe0>)
 8106c94:	aa05      	add	r2, sp, #20
 8106c96:	21c0      	movs	r1, #192	; 0xc0
 8106c98:	4828      	ldr	r0, [pc, #160]	; (8106d3c <initpressure3115+0xdc>)
 8106c9a:	89bb      	ldrh	r3, [r7, #12]
 8106c9c:	9600      	str	r6, [sp, #0]
 8106c9e:	f8ad 3014 	strh.w	r3, [sp, #20]
 8106ca2:	2302      	movs	r3, #2
 8106ca4:	f006 faca 	bl	810d23c <HAL_I2C_Master_Transmit>
	if (result != HAL_OK) {
 8106ca8:	4604      	mov	r4, r0
 8106caa:	2800      	cmp	r0, #0
 8106cac:	d136      	bne.n	8106d1c <initpressure3115+0xbc>
	result = HAL_I2C_Master_Transmit(&hi2c1, 0x60 << 1, (uint8_t[] ) { 0x13, 0x07 }, 2, 1000); // enbl data flags pressure sense
 8106cae:	8a3b      	ldrh	r3, [r7, #16]
 8106cb0:	aa06      	add	r2, sp, #24
 8106cb2:	21c0      	movs	r1, #192	; 0xc0
 8106cb4:	4821      	ldr	r0, [pc, #132]	; (8106d3c <initpressure3115+0xdc>)
 8106cb6:	f8ad 3018 	strh.w	r3, [sp, #24]
 8106cba:	2302      	movs	r3, #2
 8106cbc:	9600      	str	r6, [sp, #0]
 8106cbe:	f006 fabd 	bl	810d23c <HAL_I2C_Master_Transmit>
	if (result != HAL_OK) {
 8106cc2:	4604      	mov	r4, r0
 8106cc4:	bb70      	cbnz	r0, 8106d24 <initpressure3115+0xc4>
	result = HAL_I2C_Master_Transmit(&hi2c1, 0x60 << 1, (uint8_t[] ) { 0x26, 0x39 }, 2, 1000); // set active pressure sense
 8106cc6:	8aba      	ldrh	r2, [r7, #20]
 8106cc8:	2302      	movs	r3, #2
 8106cca:	21c0      	movs	r1, #192	; 0xc0
 8106ccc:	481b      	ldr	r0, [pc, #108]	; (8106d3c <initpressure3115+0xdc>)
 8106cce:	f8ad 201c 	strh.w	r2, [sp, #28]
 8106cd2:	aa07      	add	r2, sp, #28
 8106cd4:	9600      	str	r6, [sp, #0]
 8106cd6:	f006 fab1 	bl	810d23c <HAL_I2C_Master_Transmit>
	if (result != HAL_OK) {
 8106cda:	4604      	mov	r4, r0
 8106cdc:	bb50      	cbnz	r0, 8106d34 <initpressure3115+0xd4>
	result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, 1, 1, &data[0], 1, 1000); // rd msb of press reg to clear ready flags in SR
 8106cde:	ac08      	add	r4, sp, #32
	osDelay(100);	// allow chip to start up sampling
 8106ce0:	2064      	movs	r0, #100	; 0x64
 8106ce2:	f00f fb8b 	bl	81163fc <osDelay>
	result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, 1, 1, &data[0], 1, 1000); // rd msb of press reg to clear ready flags in SR
 8106ce6:	462b      	mov	r3, r5
 8106ce8:	9400      	str	r4, [sp, #0]
 8106cea:	462a      	mov	r2, r5
 8106cec:	21c0      	movs	r1, #192	; 0xc0
 8106cee:	4813      	ldr	r0, [pc, #76]	; (8106d3c <initpressure3115+0xdc>)
 8106cf0:	e9cd 5601 	strd	r5, r6, [sp, #4]
 8106cf4:	f006 fc36 	bl	810d564 <HAL_I2C_Mem_Read>
	if (result != HAL_OK) {
 8106cf8:	4604      	mov	r4, r0
 8106cfa:	b9b8      	cbnz	r0, 8106d2c <initpressure3115+0xcc>
	result = getpressure3115();
 8106cfc:	f7ff ff0c 	bl	8106b18 <getpressure3115>
	if (result != HAL_OK) {
 8106d00:	4604      	mov	r4, r0
 8106d02:	2800      	cmp	r0, #0
 8106d04:	d0c2      	beq.n	8106c8c <initpressure3115+0x2c>
		printf("MPL3115A2 getpressure failed\n\r");
 8106d06:	480f      	ldr	r0, [pc, #60]	; (8106d44 <initpressure3115+0xe4>)
 8106d08:	f01f fb14 	bl	8126334 <iprintf>
 8106d0c:	e7be      	b.n	8106c8c <initpressure3115+0x2c>
 8106d0e:	4604      	mov	r4, r0
		printf("I2C HAL returned error 1\n\r");
 8106d10:	480d      	ldr	r0, [pc, #52]	; (8106d48 <initpressure3115+0xe8>)
 8106d12:	f01f fb0f 	bl	8126334 <iprintf>
}
 8106d16:	4620      	mov	r0, r4
 8106d18:	b00b      	add	sp, #44	; 0x2c
 8106d1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		printf("I2C HAL returned error 2b\n\r");
 8106d1c:	480b      	ldr	r0, [pc, #44]	; (8106d4c <initpressure3115+0xec>)
 8106d1e:	f01f fb09 	bl	8126334 <iprintf>
		return (result);
 8106d22:	e7b3      	b.n	8106c8c <initpressure3115+0x2c>
		printf("I2C HAL returned error 3\n\r");
 8106d24:	480a      	ldr	r0, [pc, #40]	; (8106d50 <initpressure3115+0xf0>)
 8106d26:	f01f fb05 	bl	8126334 <iprintf>
		return (result);
 8106d2a:	e7af      	b.n	8106c8c <initpressure3115+0x2c>
		printf("I2C HAL returned error 5\n\r");
 8106d2c:	4809      	ldr	r0, [pc, #36]	; (8106d54 <initpressure3115+0xf4>)
 8106d2e:	f01f fb01 	bl	8126334 <iprintf>
		return (result);
 8106d32:	e7ab      	b.n	8106c8c <initpressure3115+0x2c>
		printf("I2C HAL returned error 4\n\r");
 8106d34:	4808      	ldr	r0, [pc, #32]	; (8106d58 <initpressure3115+0xf8>)
 8106d36:	f01f fafd 	bl	8126334 <iprintf>
		return (result);
 8106d3a:	e7a7      	b.n	8106c8c <initpressure3115+0x2c>
 8106d3c:	2000257c 	.word	0x2000257c
 8106d40:	0812a560 	.word	0x0812a560
 8106d44:	0812d398 	.word	0x0812d398
 8106d48:	0812d240 	.word	0x0812d240
 8106d4c:	0812d328 	.word	0x0812d328
 8106d50:	0812d344 	.word	0x0812d344
 8106d54:	0812d37c 	.word	0x0812d37c
 8106d58:	0812d360 	.word	0x0812d360

08106d5c <init_esp>:
////////////////////////////////////////////////////////////////////////////
char espch, esprxdatabuf[96];
static int esprxindex = 0;
static int espoutindex = 0;

void init_esp() {
 8106d5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	HAL_StatusTypeDef stat;
	int waitforoutput;

	printf("init_esp32_c3_13\n");
 8106d60:	4820      	ldr	r0, [pc, #128]	; (8106de4 <init_esp+0x88>)
 8106d62:	f01f fb83 	bl	812646c <puts>

	stat = HAL_UART_Receive_DMA(&huart6, &espch, 1);		// set up RX
 8106d66:	2201      	movs	r2, #1
 8106d68:	491f      	ldr	r1, [pc, #124]	; (8106de8 <init_esp+0x8c>)
 8106d6a:	4820      	ldr	r0, [pc, #128]	; (8106dec <init_esp+0x90>)
 8106d6c:	f00d faea 	bl	8114344 <HAL_UART_Receive_DMA>
	if (stat != HAL_OK) {
 8106d70:	bb98      	cbnz	r0, 8106dda <init_esp+0x7e>
		printf("init_esp: huart6 error\n");
	}

	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_15, GPIO_PIN_RESET);		// put ESP into reset
 8106d72:	2200      	movs	r2, #0
 8106d74:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8106d78:	481d      	ldr	r0, [pc, #116]	; (8106df0 <init_esp+0x94>)
	osDelay(20);
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_15, GPIO_PIN_SET);		// make sure ESP reset is high (i.e. ESP run)
 8106d7a:	f44f 67fa 	mov.w	r7, #2000	; 0x7d0
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_15, GPIO_PIN_RESET);		// put ESP into reset
 8106d7e:	f005 ff57 	bl	810cc30 <HAL_GPIO_WritePin>
	osDelay(20);
 8106d82:	4c1c      	ldr	r4, [pc, #112]	; (8106df4 <init_esp+0x98>)
 8106d84:	2014      	movs	r0, #20
 8106d86:	4d1c      	ldr	r5, [pc, #112]	; (8106df8 <init_esp+0x9c>)
	}
}

void printfromesp() {
	while (espoutindex != esprxindex) {
		putchar(esprxdatabuf[espoutindex++]);
 8106d88:	4e1c      	ldr	r6, [pc, #112]	; (8106dfc <init_esp+0xa0>)
		if (espoutindex > sizeof(esprxdatabuf))
			espoutindex = 0;
 8106d8a:	f04f 0800 	mov.w	r8, #0
	osDelay(20);
 8106d8e:	f00f fb35 	bl	81163fc <osDelay>
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_15, GPIO_PIN_SET);		// make sure ESP reset is high (i.e. ESP run)
 8106d92:	2201      	movs	r2, #1
 8106d94:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8106d98:	4815      	ldr	r0, [pc, #84]	; (8106df0 <init_esp+0x94>)
 8106d9a:	f005 ff49 	bl	810cc30 <HAL_GPIO_WritePin>
	while (espoutindex != esprxindex) {
 8106d9e:	6823      	ldr	r3, [r4, #0]
 8106da0:	e006      	b.n	8106db0 <init_esp+0x54>
		putchar(esprxdatabuf[espoutindex++]);
 8106da2:	5cf0      	ldrb	r0, [r6, r3]
 8106da4:	6021      	str	r1, [r4, #0]
 8106da6:	f01f fadd 	bl	8126364 <putchar>
		if (espoutindex > sizeof(esprxdatabuf))
 8106daa:	6823      	ldr	r3, [r4, #0]
 8106dac:	2b60      	cmp	r3, #96	; 0x60
 8106dae:	d810      	bhi.n	8106dd2 <init_esp+0x76>
	while (espoutindex != esprxindex) {
 8106db0:	682a      	ldr	r2, [r5, #0]
		putchar(esprxdatabuf[espoutindex++]);
 8106db2:	1c59      	adds	r1, r3, #1
	while (espoutindex != esprxindex) {
 8106db4:	429a      	cmp	r2, r3
 8106db6:	d1f4      	bne.n	8106da2 <init_esp+0x46>
		osDelay(1);
 8106db8:	2001      	movs	r0, #1
 8106dba:	f00f fb1f 	bl	81163fc <osDelay>
	for (waitforoutput = 0; waitforoutput < 2000; waitforoutput++) {
 8106dbe:	3f01      	subs	r7, #1
 8106dc0:	d1ed      	bne.n	8106d9e <init_esp+0x42>
	osDelay(200);	// wait for prnt to finish
 8106dc2:	20c8      	movs	r0, #200	; 0xc8
 8106dc4:	f00f fb1a 	bl	81163fc <osDelay>
	printf("\n");
 8106dc8:	200a      	movs	r0, #10
}
 8106dca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	printf("\n");
 8106dce:	f01f bac9 	b.w	8126364 <putchar>
			espoutindex = 0;
 8106dd2:	2300      	movs	r3, #0
 8106dd4:	f8c4 8000 	str.w	r8, [r4]
 8106dd8:	e7ea      	b.n	8106db0 <init_esp+0x54>
		printf("init_esp: huart6 error\n");
 8106dda:	4809      	ldr	r0, [pc, #36]	; (8106e00 <init_esp+0xa4>)
 8106ddc:	f01f fb46 	bl	812646c <puts>
 8106de0:	e7c7      	b.n	8106d72 <init_esp+0x16>
 8106de2:	bf00      	nop
 8106de4:	0812d3b8 	.word	0x0812d3b8
 8106de8:	20003378 	.word	0x20003378
 8106dec:	20002c1c 	.word	0x20002c1c
 8106df0:	40021000 	.word	0x40021000
 8106df4:	2000337c 	.word	0x2000337c
 8106df8:	200033e0 	.word	0x200033e0
 8106dfc:	20003380 	.word	0x20003380
 8106e00:	0812d3cc 	.word	0x0812d3cc

08106e04 <uart6_rxdone>:
uart6_rxdone() {
 8106e04:	b538      	push	{r3, r4, r5, lr}
	i = esprxindex;
 8106e06:	4c0b      	ldr	r4, [pc, #44]	; (8106e34 <uart6_rxdone+0x30>)
	esprxdatabuf[esprxindex++] = espch;
 8106e08:	4b0b      	ldr	r3, [pc, #44]	; (8106e38 <uart6_rxdone+0x34>)
	i = esprxindex;
 8106e0a:	6825      	ldr	r5, [r4, #0]
	esprxdatabuf[esprxindex++] = espch;
 8106e0c:	7819      	ldrb	r1, [r3, #0]
 8106e0e:	1c6b      	adds	r3, r5, #1
 8106e10:	4a0a      	ldr	r2, [pc, #40]	; (8106e3c <uart6_rxdone+0x38>)
	if (esprxindex >= sizeof(esprxdatabuf))
 8106e12:	2b5f      	cmp	r3, #95	; 0x5f
	esprxdatabuf[esprxindex++] = espch;
 8106e14:	5551      	strb	r1, [r2, r5]
 8106e16:	6023      	str	r3, [r4, #0]
	if (esprxindex >= sizeof(esprxdatabuf))
 8106e18:	d902      	bls.n	8106e20 <uart6_rxdone+0x1c>
		esprxindex = 0;
 8106e1a:	2200      	movs	r2, #0
 8106e1c:	4613      	mov	r3, r2
 8106e1e:	6022      	str	r2, [r4, #0]
	if (esprxindex == espoutindex) {	// overrun
 8106e20:	4a07      	ldr	r2, [pc, #28]	; (8106e40 <uart6_rxdone+0x3c>)
 8106e22:	6812      	ldr	r2, [r2, #0]
 8106e24:	429a      	cmp	r2, r3
 8106e26:	d000      	beq.n	8106e2a <uart6_rxdone+0x26>
}
 8106e28:	bd38      	pop	{r3, r4, r5, pc}
		printf("*** ESP RX overrun......\n");
 8106e2a:	4806      	ldr	r0, [pc, #24]	; (8106e44 <uart6_rxdone+0x40>)
 8106e2c:	f01f fb1e 	bl	812646c <puts>
		esprxindex = i;
 8106e30:	6025      	str	r5, [r4, #0]
}
 8106e32:	bd38      	pop	{r3, r4, r5, pc}
 8106e34:	200033e0 	.word	0x200033e0
 8106e38:	20003378 	.word	0x20003378
 8106e3c:	20003380 	.word	0x20003380
 8106e40:	2000337c 	.word	0x2000337c
 8106e44:	0812d3e4 	.word	0x0812d3e4

08106e48 <esp_cmd>:
void esp_cmd(unsigned char *buffer) {
 8106e48:	b510      	push	{r4, lr}
 8106e4a:	b086      	sub	sp, #24
 8106e4c:	4601      	mov	r1, r0
	strcpy(txbuf, buffer);
 8106e4e:	ac02      	add	r4, sp, #8
 8106e50:	4620      	mov	r0, r4
 8106e52:	f01f fcea 	bl	812682a <stpcpy>
	strcat(txbuf, "\r\n");
 8106e56:	4b0d      	ldr	r3, [pc, #52]	; (8106e8c <esp_cmd+0x44>)
 8106e58:	8819      	ldrh	r1, [r3, #0]
 8106e5a:	789a      	ldrb	r2, [r3, #2]
 8106e5c:	1b03      	subs	r3, r0, r4
 8106e5e:	8001      	strh	r1, [r0, #0]
	printf("Sending ESP: %s\n", txbuf);
 8106e60:	4621      	mov	r1, r4
	len = strlen(txbuf);
 8106e62:	3302      	adds	r3, #2
	strcat(txbuf, "\r\n");
 8106e64:	7082      	strb	r2, [r0, #2]
	printf("Sending ESP: %s\n", txbuf);
 8106e66:	480a      	ldr	r0, [pc, #40]	; (8106e90 <esp_cmd+0x48>)
	len = strlen(txbuf);
 8106e68:	9301      	str	r3, [sp, #4]
	printf("Sending ESP: %s\n", txbuf);
 8106e6a:	f01f fa63 	bl	8126334 <iprintf>
	stat = HAL_UART_Transmit_DMA(&huart6, &txbuf[0], len);	// send the command
 8106e6e:	9a01      	ldr	r2, [sp, #4]
 8106e70:	4621      	mov	r1, r4
 8106e72:	4808      	ldr	r0, [pc, #32]	; (8106e94 <esp_cmd+0x4c>)
 8106e74:	b292      	uxth	r2, r2
 8106e76:	f00c f825 	bl	8112ec4 <HAL_UART_Transmit_DMA>
	if (stat != HAL_OK) {
 8106e7a:	b908      	cbnz	r0, 8106e80 <esp_cmd+0x38>
}
 8106e7c:	b006      	add	sp, #24
 8106e7e:	bd10      	pop	{r4, pc}
		printf("esp_cmd: Tx uart6 error 0x%0x\n", stat);
 8106e80:	4601      	mov	r1, r0
 8106e82:	4805      	ldr	r0, [pc, #20]	; (8106e98 <esp_cmd+0x50>)
 8106e84:	f01f fa56 	bl	8126334 <iprintf>
}
 8106e88:	b006      	add	sp, #24
 8106e8a:	bd10      	pop	{r4, pc}
 8106e8c:	0812b138 	.word	0x0812b138
 8106e90:	0812d400 	.word	0x0812d400
 8106e94:	20002c1c 	.word	0x20002c1c
 8106e98:	0812d414 	.word	0x0812d414

08106e9c <test_esp>:
void test_esp() {
 8106e9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	printf("Testing if ESP responds to command:-\n");
 8106ea0:	4813      	ldr	r0, [pc, #76]	; (8106ef0 <test_esp+0x54>)
	esp_cmd(getstatus);	// send the command
 8106ea2:	f44f 777a 	mov.w	r7, #1000	; 0x3e8
	printf("Testing if ESP responds to command:-\n");
 8106ea6:	f01f fae1 	bl	812646c <puts>
	osDelay(200);
 8106eaa:	4c12      	ldr	r4, [pc, #72]	; (8106ef4 <test_esp+0x58>)
 8106eac:	20c8      	movs	r0, #200	; 0xc8
 8106eae:	4d12      	ldr	r5, [pc, #72]	; (8106ef8 <test_esp+0x5c>)
		putchar(esprxdatabuf[espoutindex++]);
 8106eb0:	4e12      	ldr	r6, [pc, #72]	; (8106efc <test_esp+0x60>)
			espoutindex = 0;
 8106eb2:	f04f 0800 	mov.w	r8, #0
	osDelay(200);
 8106eb6:	f00f faa1 	bl	81163fc <osDelay>
	esp_cmd(getstatus);	// send the command
 8106eba:	4811      	ldr	r0, [pc, #68]	; (8106f00 <test_esp+0x64>)
 8106ebc:	f7ff ffc4 	bl	8106e48 <esp_cmd>
	while (espoutindex != esprxindex) {
 8106ec0:	6823      	ldr	r3, [r4, #0]
 8106ec2:	e006      	b.n	8106ed2 <test_esp+0x36>
		putchar(esprxdatabuf[espoutindex++]);
 8106ec4:	5cf0      	ldrb	r0, [r6, r3]
 8106ec6:	6021      	str	r1, [r4, #0]
 8106ec8:	f01f fa4c 	bl	8126364 <putchar>
		if (espoutindex > sizeof(esprxdatabuf))
 8106ecc:	6823      	ldr	r3, [r4, #0]
 8106ece:	2b60      	cmp	r3, #96	; 0x60
 8106ed0:	d80a      	bhi.n	8106ee8 <test_esp+0x4c>
	while (espoutindex != esprxindex) {
 8106ed2:	682a      	ldr	r2, [r5, #0]
		putchar(esprxdatabuf[espoutindex++]);
 8106ed4:	1c59      	adds	r1, r3, #1
	while (espoutindex != esprxindex) {
 8106ed6:	429a      	cmp	r2, r3
 8106ed8:	d1f4      	bne.n	8106ec4 <test_esp+0x28>
		osDelay(1);
 8106eda:	2001      	movs	r0, #1
 8106edc:	f00f fa8e 	bl	81163fc <osDelay>
	for (waitforoutput = 0; waitforoutput < 1000; waitforoutput++) {
 8106ee0:	3f01      	subs	r7, #1
 8106ee2:	d1ed      	bne.n	8106ec0 <test_esp+0x24>
}
 8106ee4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			espoutindex = 0;
 8106ee8:	2300      	movs	r3, #0
 8106eea:	f8c4 8000 	str.w	r8, [r4]
 8106eee:	e7f0      	b.n	8106ed2 <test_esp+0x36>
 8106ef0:	0812d434 	.word	0x0812d434
 8106ef4:	2000337c 	.word	0x2000337c
 8106ef8:	200033e0 	.word	0x200033e0
 8106efc:	20003380 	.word	0x20003380
 8106f00:	20000284 	.word	0x20000284

08106f04 <init_ds2485>:
//  DS2485 1 wire bus controller
////////////////////////////////////////////////////////////////////////////

extern I2C_HandleTypeDef hi2c1;

void init_ds2485(void) {
 8106f04:	b510      	push	{r4, lr}
	int i;
	HAL_StatusTypeDef stat;

//HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)

	printf("init_ds2485\n");
 8106f06:	4818      	ldr	r0, [pc, #96]	; (8106f68 <init_ds2485+0x64>)
void init_ds2485(void) {
 8106f08:	b086      	sub	sp, #24
	printf("init_ds2485\n");
 8106f0a:	f01f faaf 	bl	812646c <puts>

	data[0] = 0xAA;		// Read status cmd
	data[1] = 0x01;		// cmd len
 8106f0e:	2201      	movs	r2, #1
	data[2] = 0x01;		// for man id
	if ((stat = HAL_I2C_Master_Transmit(&hi2c1, 0x40 << 1, &data[0], 3, 1000)) != HAL_OK) {	// DS2485
 8106f10:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
	data[0] = 0xAA;		// Read status cmd
 8106f14:	21aa      	movs	r1, #170	; 0xaa
	data[1] = 0x01;		// cmd len
 8106f16:	f88d 2009 	strb.w	r2, [sp, #9]
	if ((stat = HAL_I2C_Master_Transmit(&hi2c1, 0x40 << 1, &data[0], 3, 1000)) != HAL_OK) {	// DS2485
 8106f1a:	2303      	movs	r3, #3
 8106f1c:	9000      	str	r0, [sp, #0]
	data[0] = 0xAA;		// Read status cmd
 8106f1e:	f88d 1008 	strb.w	r1, [sp, #8]
	if ((stat = HAL_I2C_Master_Transmit(&hi2c1, 0x40 << 1, &data[0], 3, 1000)) != HAL_OK) {	// DS2485
 8106f22:	2180      	movs	r1, #128	; 0x80
	data[2] = 0x01;		// for man id
 8106f24:	f88d 200a 	strb.w	r2, [sp, #10]
	if ((stat = HAL_I2C_Master_Transmit(&hi2c1, 0x40 << 1, &data[0], 3, 1000)) != HAL_OK) {	// DS2485
 8106f28:	aa02      	add	r2, sp, #8
 8106f2a:	4810      	ldr	r0, [pc, #64]	; (8106f6c <init_ds2485+0x68>)
 8106f2c:	f006 f986 	bl	810d23c <HAL_I2C_Master_Transmit>
 8106f30:	b9a8      	cbnz	r0, 8106f5e <init_ds2485+0x5a>
		printf("I2C ds2485 HAL returned error %d\n\r", stat);
	}

	osDelay(10);
 8106f32:	200a      	movs	r0, #10
	}

//	HAL_StatusTypeDef HAL_I2C_Mem_Read	(I2C_HandleTypeDef * hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t * pData, uint16_t	Size, uint32_t Timeout)

	for (i = 0; i < 1; i++) {
		stat = HAL_I2C_Master_Receive(&hi2c1, ((0x40 << 1) | 1), &data[0], 4, 1000);	// read ack + len + 1 bytes data
 8106f34:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
	osDelay(10);
 8106f38:	f00f fa60 	bl	81163fc <osDelay>
		data[i] = 0xA5 + i;
 8106f3c:	20a5      	movs	r0, #165	; 0xa5
		stat = HAL_I2C_Master_Receive(&hi2c1, ((0x40 << 1) | 1), &data[0], 4, 1000);	// read ack + len + 1 bytes data
 8106f3e:	2181      	movs	r1, #129	; 0x81
 8106f40:	2304      	movs	r3, #4
		data[i] = 0xA5 + i;
 8106f42:	f88d 0008 	strb.w	r0, [sp, #8]
		stat = HAL_I2C_Master_Receive(&hi2c1, ((0x40 << 1) | 1), &data[0], 4, 1000);	// read ack + len + 1 bytes data
 8106f46:	aa02      	add	r2, sp, #8
 8106f48:	4808      	ldr	r0, [pc, #32]	; (8106f6c <init_ds2485+0x68>)
 8106f4a:	9400      	str	r4, [sp, #0]
 8106f4c:	f006 fa3e 	bl	810d3cc <HAL_I2C_Master_Receive>
		if (stat != HAL_OK) {
 8106f50:	4601      	mov	r1, r0
 8106f52:	b110      	cbz	r0, 8106f5a <init_ds2485+0x56>
			printf("I2C ds2485 HAL returned error %d\n\r", stat);
 8106f54:	4806      	ldr	r0, [pc, #24]	; (8106f70 <init_ds2485+0x6c>)
 8106f56:	f01f f9ed 	bl	8126334 <iprintf>
	printf("init_ds2485: read status manid[0] = 0x%02x\n", data[0]);
	printf("init_ds2485: read status manid[1] = 0x%02x\n", data[1]);
	printf("init_ds2485: read status manid[2] = 0x%02x\n", data[2]);
	printf("init_ds2485: read status manid[3] = 0x%02x\n", data[3]);
#endif
}
 8106f5a:	b006      	add	sp, #24
 8106f5c:	bd10      	pop	{r4, pc}
		printf("I2C ds2485 HAL returned error %d\n\r", stat);
 8106f5e:	4601      	mov	r1, r0
 8106f60:	4803      	ldr	r0, [pc, #12]	; (8106f70 <init_ds2485+0x6c>)
 8106f62:	f01f f9e7 	bl	8126334 <iprintf>
 8106f66:	e7e4      	b.n	8106f32 <init_ds2485+0x2e>
 8106f68:	0812d45c 	.word	0x0812d45c
 8106f6c:	2000257c 	.word	0x2000257c
 8106f70:	0812d468 	.word	0x0812d468

08106f74 <readp_ds2485>:

// read protection status
void readp_ds2485(int b) {
 8106f74:	b570      	push	{r4, r5, r6, lr}
 8106f76:	4604      	mov	r4, r0
 8106f78:	b086      	sub	sp, #24
	int i;
	HAL_StatusTypeDef stat;

//HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)

	printf("read protection ds2485\n");
 8106f7a:	4821      	ldr	r0, [pc, #132]	; (8107000 <readp_ds2485+0x8c>)
 8106f7c:	f01f fa76 	bl	812646c <puts>

	data[0] = 0xAA;		// Read status cmd
	data[1] = 0x1;		// cmd len
 8106f80:	2201      	movs	r2, #1
	data[2] = 0x00;		// cmd: for protection status
	if (HAL_I2C_Master_Transmit(&hi2c1, 0x40 << 1, &data[0], 3, 1000) != HAL_OK) {	// DS2485
 8106f82:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
	data[0] = 0xAA;		// Read status cmd
 8106f86:	21aa      	movs	r1, #170	; 0xaa
	data[1] = 0x1;		// cmd len
 8106f88:	f88d 200d 	strb.w	r2, [sp, #13]
	data[2] = 0x00;		// cmd: for protection status
 8106f8c:	2200      	movs	r2, #0
	if (HAL_I2C_Master_Transmit(&hi2c1, 0x40 << 1, &data[0], 3, 1000) != HAL_OK) {	// DS2485
 8106f8e:	9300      	str	r3, [sp, #0]
 8106f90:	2303      	movs	r3, #3
	data[0] = 0xAA;		// Read status cmd
 8106f92:	f88d 100c 	strb.w	r1, [sp, #12]
	if (HAL_I2C_Master_Transmit(&hi2c1, 0x40 << 1, &data[0], 3, 1000) != HAL_OK) {	// DS2485
 8106f96:	2180      	movs	r1, #128	; 0x80
	data[2] = 0x00;		// cmd: for protection status
 8106f98:	f88d 200e 	strb.w	r2, [sp, #14]
	if (HAL_I2C_Master_Transmit(&hi2c1, 0x40 << 1, &data[0], 3, 1000) != HAL_OK) {	// DS2485
 8106f9c:	aa03      	add	r2, sp, #12
 8106f9e:	4819      	ldr	r0, [pc, #100]	; (8107004 <readp_ds2485+0x90>)
 8106fa0:	f006 f94c 	bl	810d23c <HAL_I2C_Master_Transmit>
 8106fa4:	bb18      	cbnz	r0, 8106fee <readp_ds2485+0x7a>
		printf("I2C ds2485 tx returned error 1\n\r");
	}

	osDelay(30);
 8106fa6:	201e      	movs	r0, #30
// HAL_StatusTypeDef HAL_I2C_Master_Receive (I2C_HandleTypeDef * hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
	for (i = 0; i < 1; i++) {
		data[i] = 0x5A + i;
	}

	stat = HAL_I2C_Master_Receive(&hi2c1, ((0x40 << 1) | 1), &data[0], b, 1000);	// read ack + len + 6 bytes data
 8106fa8:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
	osDelay(30);
 8106fac:	f00f fa26 	bl	81163fc <osDelay>
		data[i] = 0x5A + i;
 8106fb0:	205a      	movs	r0, #90	; 0x5a
	stat = HAL_I2C_Master_Receive(&hi2c1, ((0x40 << 1) | 1), &data[0], b, 1000);	// read ack + len + 6 bytes data
 8106fb2:	b2a3      	uxth	r3, r4
 8106fb4:	aa03      	add	r2, sp, #12
		data[i] = 0x5A + i;
 8106fb6:	f88d 000c 	strb.w	r0, [sp, #12]
	stat = HAL_I2C_Master_Receive(&hi2c1, ((0x40 << 1) | 1), &data[0], b, 1000);	// read ack + len + 6 bytes data
 8106fba:	2181      	movs	r1, #129	; 0x81
 8106fbc:	4811      	ldr	r0, [pc, #68]	; (8107004 <readp_ds2485+0x90>)
 8106fbe:	9500      	str	r5, [sp, #0]
 8106fc0:	f006 fa04 	bl	810d3cc <HAL_I2C_Master_Receive>
//		stat = HAL_I2C_Mem_Read(&hi2c1, ((0x40 << 1) | 1), 0x55, 1, &data[i], b, 1000);	// read 7 byte
	if (stat != HAL_OK) {
 8106fc4:	b9b8      	cbnz	r0, 8106ff6 <readp_ds2485+0x82>
		printf("I2C ds2485 rx  returned error %d\n\r", stat);
	}

	printf("init_ds2485: read status protection= ");
 8106fc6:	4810      	ldr	r0, [pc, #64]	; (8107008 <readp_ds2485+0x94>)
 8106fc8:	f10d 040b 	add.w	r4, sp, #11
 8106fcc:	f10d 0613 	add.w	r6, sp, #19
	for (i = 0; i < 8; i++) {
		printf("0x%02x ", data[i]);
 8106fd0:	4d0e      	ldr	r5, [pc, #56]	; (810700c <readp_ds2485+0x98>)
	printf("init_ds2485: read status protection= ");
 8106fd2:	f01f f9af 	bl	8126334 <iprintf>
		printf("0x%02x ", data[i]);
 8106fd6:	f814 1f01 	ldrb.w	r1, [r4, #1]!
 8106fda:	4628      	mov	r0, r5
 8106fdc:	f01f f9aa 	bl	8126334 <iprintf>
	for (i = 0; i < 8; i++) {
 8106fe0:	42b4      	cmp	r4, r6
 8106fe2:	d1f8      	bne.n	8106fd6 <readp_ds2485+0x62>
	}
	printf("\n");
 8106fe4:	200a      	movs	r0, #10
 8106fe6:	f01f f9bd 	bl	8126364 <putchar>
}
 8106fea:	b006      	add	sp, #24
 8106fec:	bd70      	pop	{r4, r5, r6, pc}
		printf("I2C ds2485 tx returned error 1\n\r");
 8106fee:	4808      	ldr	r0, [pc, #32]	; (8107010 <readp_ds2485+0x9c>)
 8106ff0:	f01f f9a0 	bl	8126334 <iprintf>
 8106ff4:	e7d7      	b.n	8106fa6 <readp_ds2485+0x32>
		printf("I2C ds2485 rx  returned error %d\n\r", stat);
 8106ff6:	4601      	mov	r1, r0
 8106ff8:	4806      	ldr	r0, [pc, #24]	; (8107014 <readp_ds2485+0xa0>)
 8106ffa:	f01f f99b 	bl	8126334 <iprintf>
 8106ffe:	e7e2      	b.n	8106fc6 <readp_ds2485+0x52>
 8107000:	0812d48c 	.word	0x0812d48c
 8107004:	2000257c 	.word	0x2000257c
 8107008:	0812d4ec 	.word	0x0812d4ec
 810700c:	0812d514 	.word	0x0812d514
 8107010:	0812d4a4 	.word	0x0812d4a4
 8107014:	0812d4c8 	.word	0x0812d4c8

08107018 <initsplat>:
//////////////////////////////////////////////
//
// Initialise the splat board
//
//////////////////////////////////////////////
void initsplat(void) {
 8107018:	b530      	push	{r4, r5, lr}
 810701a:	b083      	sub	sp, #12

	cycleleds();
	osDelay(500);
	printf("Initsplat: LED cycle\n");

	if (circuitboardpcb == SPLATBOARD1) {		// only SPLAT1 has Muxes
 810701c:	4c44      	ldr	r4, [pc, #272]	; (8107130 <initsplat+0x118>)
	cycleleds();
 810701e:	f7ff fb7d 	bl	810671c <cycleleds>
	osDelay(500);
 8107022:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8107026:	f00f f9e9 	bl	81163fc <osDelay>
	printf("Initsplat: LED cycle\n");
 810702a:	4842      	ldr	r0, [pc, #264]	; (8107134 <initsplat+0x11c>)
 810702c:	f01f fa1e 	bl	812646c <puts>
	if (circuitboardpcb == SPLATBOARD1) {		// only SPLAT1 has Muxes
 8107030:	6823      	ldr	r3, [r4, #0]
 8107032:	2b0b      	cmp	r3, #11
 8107034:	d062      	beq.n	81070fc <initsplat+0xe4>
		printf("Initsplat: Dual Mux\n\r");
		initdualmux();
		osDelay(500);
	}
	printf("Initsplat: Programmable Gain Amp\n");
 8107036:	4840      	ldr	r0, [pc, #256]	; (8107138 <initsplat+0x120>)
 8107038:	f01f fa18 	bl	812646c <puts>
	initpga();

	osDelay(500);
	printf("initsplat: Pressure sensor\n\r");
	psensor = PNONE;
 810703c:	4d3f      	ldr	r5, [pc, #252]	; (810713c <initsplat+0x124>)
	initpga();
 810703e:	f7ff fc1f 	bl	8106880 <initpga>
	osDelay(500);
 8107042:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8107046:	f00f f9d9 	bl	81163fc <osDelay>
	printf("initsplat: Pressure sensor\n\r");
 810704a:	483d      	ldr	r0, [pc, #244]	; (8107140 <initsplat+0x128>)
 810704c:	f01f f972 	bl	8126334 <iprintf>
	psensor = PNONE;
 8107050:	2300      	movs	r3, #0
 8107052:	602b      	str	r3, [r5, #0]
	if (initpressure3115() == HAL_OK) {	// non zero result means MPL3115 nogood
 8107054:	f7ff fe04 	bl	8106c60 <initpressure3115>
 8107058:	b9d8      	cbnz	r0, 8107092 <initsplat+0x7a>
		printf("MPL3115A2 pressure sensor present\n\r");
 810705a:	483a      	ldr	r0, [pc, #232]	; (8107144 <initsplat+0x12c>)
 810705c:	f01f f96a 	bl	8126334 <iprintf>
		psensor = MPL3115A2;
		statuspkt.bconf |= (MPL3115A2 << 3);
 8107060:	4a39      	ldr	r2, [pc, #228]	; (8107148 <initsplat+0x130>)
		psensor = MPL3115A2;
 8107062:	2102      	movs	r1, #2
		statuspkt.bconf |= (MPL3115A2 << 3);
 8107064:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
		psensor = MPL3115A2;
 8107068:	6029      	str	r1, [r5, #0]
		statuspkt.bconf |= (MPL3115A2 << 3);
 810706a:	f043 0310 	orr.w	r3, r3, #16
 810706e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
			statuspkt.bconf |= (MPL115A2 << 3);
		} else {
			printf("NO pressure sensor present\n\r");
		}
	}
	osDelay(500);
 8107072:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8107076:	f00f f9c1 	bl	81163fc <osDelay>

	if (circuitboardpcb == LIGHTNINGBOARD2) {
 810707a:	6823      	ldr	r3, [r4, #0]
 810707c:	2b16      	cmp	r3, #22
 810707e:	d01e      	beq.n	81070be <initsplat+0xa6>
		osDelay(500);
		test_esp();
		osDelay(200);
	}

	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_15, GPIO_PIN_RESET);		// inhibit the ESP - put it into reset
 8107080:	2200      	movs	r2, #0
 8107082:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8107086:	4831      	ldr	r0, [pc, #196]	; (810714c <initsplat+0x134>)
}
 8107088:	b003      	add	sp, #12
 810708a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_15, GPIO_PIN_RESET);		// inhibit the ESP - put it into reset
 810708e:	f005 bdcf 	b.w	810cc30 <HAL_GPIO_WritePin>
		if (initpressure115() == HAL_OK) {
 8107092:	f7ff fcb7 	bl	8106a04 <initpressure115>
 8107096:	bb68      	cbnz	r0, 81070f4 <initsplat+0xdc>
			printf("MPL115A2 pressure sensor present\n\r");
 8107098:	482d      	ldr	r0, [pc, #180]	; (8107150 <initsplat+0x138>)
 810709a:	f01f f94b 	bl	8126334 <iprintf>
			statuspkt.bconf |= (MPL115A2 << 3);
 810709e:	4a2a      	ldr	r2, [pc, #168]	; (8107148 <initsplat+0x130>)
			psensor = MPL115A2;		// assume MPL115 fitted instead
 81070a0:	2101      	movs	r1, #1
	osDelay(500);
 81070a2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
			statuspkt.bconf |= (MPL115A2 << 3);
 81070a6:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
			psensor = MPL115A2;		// assume MPL115 fitted instead
 81070aa:	6029      	str	r1, [r5, #0]
			statuspkt.bconf |= (MPL115A2 << 3);
 81070ac:	f043 0308 	orr.w	r3, r3, #8
 81070b0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
	osDelay(500);
 81070b4:	f00f f9a2 	bl	81163fc <osDelay>
	if (circuitboardpcb == LIGHTNINGBOARD2) {
 81070b8:	6823      	ldr	r3, [r4, #0]
 81070ba:	2b16      	cmp	r3, #22
 81070bc:	d1e0      	bne.n	8107080 <initsplat+0x68>
		huart6.Init.BaudRate = 115200;
 81070be:	4825      	ldr	r0, [pc, #148]	; (8107154 <initsplat+0x13c>)
 81070c0:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 81070c4:	6043      	str	r3, [r0, #4]
		if (HAL_UART_Init(&huart6) != HAL_OK)		// UART6 is ESP, was GPS on Splat1
 81070c6:	f00c ff4d 	bl	8113f64 <HAL_UART_Init>
 81070ca:	bb68      	cbnz	r0, 8107128 <initsplat+0x110>
	init_ds2485();
 81070cc:	f7ff ff1a 	bl	8106f04 <init_ds2485>
	osDelay(80);
 81070d0:	2050      	movs	r0, #80	; 0x50
 81070d2:	f00f f993 	bl	81163fc <osDelay>
	readp_ds2485(8);
 81070d6:	2008      	movs	r0, #8
 81070d8:	f7ff ff4c 	bl	8106f74 <readp_ds2485>
		init_esp();
 81070dc:	f7ff fe3e 	bl	8106d5c <init_esp>
		osDelay(500);
 81070e0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 81070e4:	f00f f98a 	bl	81163fc <osDelay>
		test_esp();
 81070e8:	f7ff fed8 	bl	8106e9c <test_esp>
		osDelay(200);
 81070ec:	20c8      	movs	r0, #200	; 0xc8
 81070ee:	f00f f985 	bl	81163fc <osDelay>
 81070f2:	e7c5      	b.n	8107080 <initsplat+0x68>
			printf("NO pressure sensor present\n\r");
 81070f4:	4818      	ldr	r0, [pc, #96]	; (8107158 <initsplat+0x140>)
 81070f6:	f01f f91d 	bl	8126334 <iprintf>
 81070fa:	e7ba      	b.n	8107072 <initsplat+0x5a>
		printf("Initsplat: Dual Mux\n\r");
 81070fc:	4817      	ldr	r0, [pc, #92]	; (810715c <initsplat+0x144>)
 81070fe:	f01f f919 	bl	8126334 <iprintf>
	if (HAL_I2C_Master_Transmit(&hi2c1, 0x44 << 1, &muxdat[0], 1, 1000) != HAL_OK) {	// RF dual MUX
 8107102:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8107106:	2301      	movs	r3, #1
 8107108:	4a15      	ldr	r2, [pc, #84]	; (8107160 <initsplat+0x148>)
 810710a:	9000      	str	r0, [sp, #0]
 810710c:	2188      	movs	r1, #136	; 0x88
 810710e:	4815      	ldr	r0, [pc, #84]	; (8107164 <initsplat+0x14c>)
 8107110:	f006 f894 	bl	810d23c <HAL_I2C_Master_Transmit>
 8107114:	b920      	cbnz	r0, 8107120 <initsplat+0x108>
		osDelay(500);
 8107116:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 810711a:	f00f f96f 	bl	81163fc <osDelay>
 810711e:	e78a      	b.n	8107036 <initsplat+0x1e>
		printf("I2C HAL returned error 1\n\r");
 8107120:	4811      	ldr	r0, [pc, #68]	; (8107168 <initsplat+0x150>)
 8107122:	f01f f907 	bl	8126334 <iprintf>
 8107126:	e7f6      	b.n	8107116 <initsplat+0xfe>
			Error_Handler();
 8107128:	f7fd fb6e 	bl	8104808 <Error_Handler>
 810712c:	e7ce      	b.n	81070cc <initsplat+0xb4>
 810712e:	bf00      	nop
 8107130:	20002158 	.word	0x20002158
 8107134:	0812d51c 	.word	0x0812d51c
 8107138:	0812d54c 	.word	0x0812d54c
 810713c:	200033f4 	.word	0x200033f4
 8107140:	0812d570 	.word	0x0812d570
 8107144:	0812d590 	.word	0x0812d590
 8107148:	2000300c 	.word	0x2000300c
 810714c:	40021000 	.word	0x40021000
 8107150:	0812d5b4 	.word	0x0812d5b4
 8107154:	20002c1c 	.word	0x20002c1c
 8107158:	0812d5d8 	.word	0x0812d5d8
 810715c:	0812d534 	.word	0x0812d534
 8107160:	20000290 	.word	0x20000290
 8107164:	2000257c 	.word	0x2000257c
 8107168:	0812d240 	.word	0x0812d240

0810716c <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 810716c:	4b1a      	ldr	r3, [pc, #104]	; (81071d8 <HAL_MspInit+0x6c>)
  __HAL_RCC_SYSCFG_CLK_ENABLE();

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 810716e:	2200      	movs	r2, #0
 8107170:	210f      	movs	r1, #15
 8107172:	f06f 0001 	mvn.w	r0, #1
{
 8107176:	b510      	push	{r4, lr}
  __HAL_RCC_PWR_CLK_ENABLE();
 8107178:	6c1c      	ldr	r4, [r3, #64]	; 0x40
{
 810717a:	b082      	sub	sp, #8
  __HAL_RCC_PWR_CLK_ENABLE();
 810717c:	f044 5480 	orr.w	r4, r4, #268435456	; 0x10000000
 8107180:	641c      	str	r4, [r3, #64]	; 0x40
 8107182:	6c1c      	ldr	r4, [r3, #64]	; 0x40
 8107184:	f004 5480 	and.w	r4, r4, #268435456	; 0x10000000
 8107188:	9400      	str	r4, [sp, #0]
 810718a:	9c00      	ldr	r4, [sp, #0]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 810718c:	6c5c      	ldr	r4, [r3, #68]	; 0x44
 810718e:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
 8107192:	645c      	str	r4, [r3, #68]	; 0x44
 8107194:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8107196:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 810719a:	9301      	str	r3, [sp, #4]
 810719c:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 810719e:	f002 fc1d 	bl	81099dc <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 6, 0);
 81071a2:	2200      	movs	r2, #0
 81071a4:	2106      	movs	r1, #6
 81071a6:	2005      	movs	r0, #5
 81071a8:	f002 fc18 	bl	81099dc <HAL_NVIC_SetPriority>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 81071ac:	2005      	movs	r0, #5
 81071ae:	f002 fc5f 	bl	8109a70 <HAL_NVIC_EnableIRQ>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 6, 0);
 81071b2:	2200      	movs	r2, #0
 81071b4:	2106      	movs	r1, #6
 81071b6:	2005      	movs	r0, #5
 81071b8:	f002 fc10 	bl	81099dc <HAL_NVIC_SetPriority>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 81071bc:	2005      	movs	r0, #5
 81071be:	f002 fc57 	bl	8109a70 <HAL_NVIC_EnableIRQ>
  /* FPU_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FPU_IRQn, 6, 0);
 81071c2:	2051      	movs	r0, #81	; 0x51
 81071c4:	2200      	movs	r2, #0
 81071c6:	2106      	movs	r1, #6
 81071c8:	f002 fc08 	bl	81099dc <HAL_NVIC_SetPriority>
  /* FPU_IRQn interrupt configuration */
  HAL_NVIC_EnableIRQ(FPU_IRQn);
 81071cc:	2051      	movs	r0, #81	; 0x51

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 81071ce:	b002      	add	sp, #8
 81071d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_NVIC_EnableIRQ(FPU_IRQn);
 81071d4:	f002 bc4c 	b.w	8109a70 <HAL_NVIC_EnableIRQ>
 81071d8:	40023800 	.word	0x40023800

081071dc <HAL_ADC_MspInit>:
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hadc->Instance==ADC1)
 81071dc:	4a49      	ldr	r2, [pc, #292]	; (8107304 <HAL_ADC_MspInit+0x128>)
 81071de:	6803      	ldr	r3, [r0, #0]
{
 81071e0:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(hadc->Instance==ADC1)
 81071e2:	4293      	cmp	r3, r2
{
 81071e4:	b08d      	sub	sp, #52	; 0x34
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 81071e6:	f04f 0400 	mov.w	r4, #0
 81071ea:	e9cd 4407 	strd	r4, r4, [sp, #28]
 81071ee:	9409      	str	r4, [sp, #36]	; 0x24
 81071f0:	e9cd 440a 	strd	r4, r4, [sp, #40]	; 0x28
  if(hadc->Instance==ADC1)
 81071f4:	d007      	beq.n	8107206 <HAL_ADC_MspInit+0x2a>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(hadc->Instance==ADC2)
 81071f6:	4a44      	ldr	r2, [pc, #272]	; (8107308 <HAL_ADC_MspInit+0x12c>)
 81071f8:	4293      	cmp	r3, r2
 81071fa:	d045      	beq.n	8107288 <HAL_ADC_MspInit+0xac>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
  else if(hadc->Instance==ADC3)
 81071fc:	4a43      	ldr	r2, [pc, #268]	; (810730c <HAL_ADC_MspInit+0x130>)
 81071fe:	4293      	cmp	r3, r2
 8107200:	d05f      	beq.n	81072c2 <HAL_ADC_MspInit+0xe6>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8107202:	b00d      	add	sp, #52	; 0x34
 8107204:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_ADC1_CLK_ENABLE();
 8107206:	4b42      	ldr	r3, [pc, #264]	; (8107310 <HAL_ADC_MspInit+0x134>)
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8107208:	2703      	movs	r7, #3
 810720a:	4605      	mov	r5, r0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 810720c:	a907      	add	r1, sp, #28
    __HAL_RCC_ADC1_CLK_ENABLE();
 810720e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8107210:	4840      	ldr	r0, [pc, #256]	; (8107314 <HAL_ADC_MspInit+0x138>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 8107212:	f442 7280 	orr.w	r2, r2, #256	; 0x100
    hdma_adc1.Instance = DMA2_Stream4;
 8107216:	4e40      	ldr	r6, [pc, #256]	; (8107318 <HAL_ADC_MspInit+0x13c>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 8107218:	645a      	str	r2, [r3, #68]	; 0x44
 810721a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 810721c:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8107220:	9201      	str	r2, [sp, #4]
 8107222:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8107224:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8107226:	f042 0201 	orr.w	r2, r2, #1
 810722a:	631a      	str	r2, [r3, #48]	; 0x30
 810722c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 810722e:	f003 0301 	and.w	r3, r3, #1
 8107232:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8107234:	2308      	movs	r3, #8
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8107236:	9a02      	ldr	r2, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8107238:	e9cd 3707 	strd	r3, r7, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 810723c:	f005 fa4c 	bl	810c6d8 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA2_Stream4;
 8107240:	4b36      	ldr	r3, [pc, #216]	; (810731c <HAL_ADC_MspInit+0x140>)
    hdma_adc1.Init.MemBurst = DMA_MBURST_INC4;
 8107242:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8107246:	4630      	mov	r0, r6
    hdma_adc1.Instance = DMA2_Stream4;
 8107248:	6033      	str	r3, [r6, #0]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 810724a:	f44f 6380 	mov.w	r3, #1024	; 0x400
    hdma_adc1.Init.MemBurst = DMA_MBURST_INC4;
 810724e:	62f2      	str	r2, [r6, #44]	; 0x2c
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8107250:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8107254:	6133      	str	r3, [r6, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8107256:	f44f 6300 	mov.w	r3, #2048	; 0x800
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 810725a:	60f4      	str	r4, [r6, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 810725c:	6173      	str	r3, [r6, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 810725e:	f44f 7380 	mov.w	r3, #256	; 0x100
    hdma_adc1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8107262:	62b7      	str	r7, [r6, #40]	; 0x28
    hdma_adc1.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8107264:	6334      	str	r4, [r6, #48]	; 0x30
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8107266:	e9c6 2306 	strd	r2, r3, [r6, #24]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 810726a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 810726e:	2304      	movs	r3, #4
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8107270:	e9c6 4401 	strd	r4, r4, [r6, #4]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8107274:	e9c6 2308 	strd	r2, r3, [r6, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8107278:	f002 fec2 	bl	810a000 <HAL_DMA_Init>
 810727c:	2800      	cmp	r0, #0
 810727e:	d13d      	bne.n	81072fc <HAL_ADC_MspInit+0x120>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8107280:	63ae      	str	r6, [r5, #56]	; 0x38
 8107282:	63b5      	str	r5, [r6, #56]	; 0x38
}
 8107284:	b00d      	add	sp, #52	; 0x34
 8107286:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_ADC2_CLK_ENABLE();
 8107288:	4b21      	ldr	r3, [pc, #132]	; (8107310 <HAL_ADC_MspInit+0x134>)
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 810728a:	2008      	movs	r0, #8
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 810728c:	2403      	movs	r4, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 810728e:	a907      	add	r1, sp, #28
    __HAL_RCC_ADC2_CLK_ENABLE();
 8107290:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8107292:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8107296:	645a      	str	r2, [r3, #68]	; 0x44
 8107298:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 810729a:	f402 7200 	and.w	r2, r2, #512	; 0x200
 810729e:	9203      	str	r2, [sp, #12]
 81072a0:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 81072a2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 81072a4:	f042 0201 	orr.w	r2, r2, #1
 81072a8:	631a      	str	r2, [r3, #48]	; 0x30
 81072aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 81072ac:	9007      	str	r0, [sp, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 81072ae:	f003 0301 	and.w	r3, r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 81072b2:	4818      	ldr	r0, [pc, #96]	; (8107314 <HAL_ADC_MspInit+0x138>)
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 81072b4:	9408      	str	r4, [sp, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 81072b6:	9304      	str	r3, [sp, #16]
 81072b8:	9b04      	ldr	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 81072ba:	f005 fa0d 	bl	810c6d8 <HAL_GPIO_Init>
}
 81072be:	b00d      	add	sp, #52	; 0x34
 81072c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_ADC3_CLK_ENABLE();
 81072c2:	4b13      	ldr	r3, [pc, #76]	; (8107310 <HAL_ADC_MspInit+0x134>)
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 81072c4:	2008      	movs	r0, #8
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 81072c6:	2403      	movs	r4, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 81072c8:	a907      	add	r1, sp, #28
    __HAL_RCC_ADC3_CLK_ENABLE();
 81072ca:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 81072cc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 81072d0:	645a      	str	r2, [r3, #68]	; 0x44
 81072d2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 81072d4:	f402 6280 	and.w	r2, r2, #1024	; 0x400
 81072d8:	9205      	str	r2, [sp, #20]
 81072da:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 81072dc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 81072de:	f042 0201 	orr.w	r2, r2, #1
 81072e2:	631a      	str	r2, [r3, #48]	; 0x30
 81072e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 81072e6:	9007      	str	r0, [sp, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 81072e8:	f003 0301 	and.w	r3, r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 81072ec:	4809      	ldr	r0, [pc, #36]	; (8107314 <HAL_ADC_MspInit+0x138>)
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 81072ee:	9408      	str	r4, [sp, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 81072f0:	9306      	str	r3, [sp, #24]
 81072f2:	9b06      	ldr	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 81072f4:	f005 f9f0 	bl	810c6d8 <HAL_GPIO_Init>
}
 81072f8:	b00d      	add	sp, #52	; 0x34
 81072fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
      Error_Handler();
 81072fc:	f7fd fa84 	bl	8104808 <Error_Handler>
 8107300:	e7be      	b.n	8107280 <HAL_ADC_MspInit+0xa4>
 8107302:	bf00      	nop
 8107304:	40012000 	.word	0x40012000
 8107308:	40012100 	.word	0x40012100
 810730c:	40012200 	.word	0x40012200
 8107310:	40023800 	.word	0x40023800
 8107314:	40020000 	.word	0x40020000
 8107318:	2000227c 	.word	0x2000227c
 810731c:	40026470 	.word	0x40026470

08107320 <HAL_CRC_MspInit>:
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
  if(hcrc->Instance==CRC)
 8107320:	4b09      	ldr	r3, [pc, #36]	; (8107348 <HAL_CRC_MspInit+0x28>)
 8107322:	6802      	ldr	r2, [r0, #0]
 8107324:	429a      	cmp	r2, r3
 8107326:	d000      	beq.n	810732a <HAL_CRC_MspInit+0xa>
 8107328:	4770      	bx	lr
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 810732a:	f8d3 2830 	ldr.w	r2, [r3, #2096]	; 0x830
 810732e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
{
 8107332:	b082      	sub	sp, #8
    __HAL_RCC_CRC_CLK_ENABLE();
 8107334:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8107338:	631a      	str	r2, [r3, #48]	; 0x30
 810733a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 810733c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8107340:	9301      	str	r3, [sp, #4]
 8107342:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8107344:	b002      	add	sp, #8
 8107346:	4770      	bx	lr
 8107348:	40023000 	.word	0x40023000

0810734c <HAL_DAC_MspInit>:
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hdac->Instance==DAC)
 810734c:	4b2b      	ldr	r3, [pc, #172]	; (81073fc <HAL_DAC_MspInit+0xb0>)
 810734e:	6802      	ldr	r2, [r0, #0]
{
 8107350:	b570      	push	{r4, r5, r6, lr}
  if(hdac->Instance==DAC)
 8107352:	429a      	cmp	r2, r3
{
 8107354:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8107356:	f04f 0400 	mov.w	r4, #0
 810735a:	e9cd 4403 	strd	r4, r4, [sp, #12]
 810735e:	9405      	str	r4, [sp, #20]
 8107360:	e9cd 4406 	strd	r4, r4, [sp, #24]
  if(hdac->Instance==DAC)
 8107364:	d001      	beq.n	810736a <HAL_DAC_MspInit+0x1e>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8107366:	b008      	add	sp, #32
 8107368:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_DAC_CLK_ENABLE();
 810736a:	f503 33e2 	add.w	r3, r3, #115712	; 0x1c400
 810736e:	4605      	mov	r5, r0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8107370:	a903      	add	r1, sp, #12
    hdma_dac1.Instance = DMA1_Stream5;
 8107372:	4e23      	ldr	r6, [pc, #140]	; (8107400 <HAL_DAC_MspInit+0xb4>)
    __HAL_RCC_DAC_CLK_ENABLE();
 8107374:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8107376:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 810737a:	641a      	str	r2, [r3, #64]	; 0x40
 810737c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 810737e:	f002 5200 	and.w	r2, r2, #536870912	; 0x20000000
 8107382:	9201      	str	r2, [sp, #4]
 8107384:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8107386:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8107388:	f042 0201 	orr.w	r2, r2, #1
 810738c:	631a      	str	r2, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 810738e:	2210      	movs	r2, #16
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8107390:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8107392:	f003 0301 	and.w	r3, r3, #1
 8107396:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8107398:	2303      	movs	r3, #3
    __HAL_RCC_GPIOA_CLK_ENABLE();
 810739a:	9802      	ldr	r0, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 810739c:	4819      	ldr	r0, [pc, #100]	; (8107404 <HAL_DAC_MspInit+0xb8>)
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 810739e:	e9cd 2303 	strd	r2, r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 81073a2:	f005 f999 	bl	810c6d8 <HAL_GPIO_Init>
    hdma_dac1.Init.Channel = DMA_CHANNEL_7;
 81073a6:	f04f 6360 	mov.w	r3, #234881024	; 0xe000000
    hdma_dac1.Instance = DMA1_Stream5;
 81073aa:	4a17      	ldr	r2, [pc, #92]	; (8107408 <HAL_DAC_MspInit+0xbc>)
    if (HAL_DMA_Init(&hdma_dac1) != HAL_OK)
 81073ac:	4630      	mov	r0, r6
    hdma_dac1.Init.Channel = DMA_CHANNEL_7;
 81073ae:	6073      	str	r3, [r6, #4]
    hdma_dac1.Init.MemInc = DMA_MINC_ENABLE;
 81073b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
    hdma_dac1.Instance = DMA1_Stream5;
 81073b4:	6032      	str	r2, [r6, #0]
    hdma_dac1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 81073b6:	2240      	movs	r2, #64	; 0x40
    hdma_dac1.Init.MemInc = DMA_MINC_ENABLE;
 81073b8:	6133      	str	r3, [r6, #16]
    hdma_dac1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_3QUARTERSFULL;
 81073ba:	2302      	movs	r3, #2
    hdma_dac1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 81073bc:	60b2      	str	r2, [r6, #8]
    hdma_dac1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 81073be:	2204      	movs	r2, #4
    hdma_dac1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_3QUARTERSFULL;
 81073c0:	62b3      	str	r3, [r6, #40]	; 0x28
    hdma_dac1.Init.MemBurst = DMA_MBURST_INC4;
 81073c2:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    hdma_dac1.Init.PeriphInc = DMA_PINC_DISABLE;
 81073c6:	60f4      	str	r4, [r6, #12]
    hdma_dac1.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 81073c8:	6174      	str	r4, [r6, #20]
    hdma_dac1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 81073ca:	61b4      	str	r4, [r6, #24]
    hdma_dac1.Init.Mode = DMA_NORMAL;
 81073cc:	61f4      	str	r4, [r6, #28]
    hdma_dac1.Init.PeriphBurst = DMA_PBURST_SINGLE;
 81073ce:	6334      	str	r4, [r6, #48]	; 0x30
    hdma_dac1.Init.MemBurst = DMA_MBURST_INC4;
 81073d0:	62f3      	str	r3, [r6, #44]	; 0x2c
    hdma_dac1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 81073d2:	e9c6 4208 	strd	r4, r2, [r6, #32]
    if (HAL_DMA_Init(&hdma_dac1) != HAL_OK)
 81073d6:	f002 fe13 	bl	810a000 <HAL_DMA_Init>
 81073da:	b958      	cbnz	r0, 81073f4 <HAL_DAC_MspInit+0xa8>
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 6, 0);
 81073dc:	2200      	movs	r2, #0
 81073de:	2106      	movs	r1, #6
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1);
 81073e0:	60ae      	str	r6, [r5, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 6, 0);
 81073e2:	2036      	movs	r0, #54	; 0x36
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1);
 81073e4:	63b5      	str	r5, [r6, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 6, 0);
 81073e6:	f002 faf9 	bl	81099dc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 81073ea:	2036      	movs	r0, #54	; 0x36
 81073ec:	f002 fb40 	bl	8109a70 <HAL_NVIC_EnableIRQ>
}
 81073f0:	b008      	add	sp, #32
 81073f2:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 81073f4:	f7fd fa08 	bl	8104808 <Error_Handler>
 81073f8:	e7f0      	b.n	81073dc <HAL_DAC_MspInit+0x90>
 81073fa:	bf00      	nop
 81073fc:	40007400 	.word	0x40007400
 8107400:	200022dc 	.word	0x200022dc
 8107404:	40020000 	.word	0x40020000
 8107408:	40026088 	.word	0x40026088

0810740c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 810740c:	b530      	push	{r4, r5, lr}
 810740e:	b0b1      	sub	sp, #196	; 0xc4
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8107410:	2100      	movs	r1, #0
{
 8107412:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8107414:	2290      	movs	r2, #144	; 0x90
 8107416:	a80c      	add	r0, sp, #48	; 0x30
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8107418:	910b      	str	r1, [sp, #44]	; 0x2c
 810741a:	e9cd 1107 	strd	r1, r1, [sp, #28]
 810741e:	e9cd 1109 	strd	r1, r1, [sp, #36]	; 0x24
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8107422:	f01d ffe9 	bl	81253f8 <memset>
  if(hi2c->Instance==I2C1)
 8107426:	6823      	ldr	r3, [r4, #0]
 8107428:	4a4a      	ldr	r2, [pc, #296]	; (8107554 <HAL_I2C_MspInit+0x148>)
 810742a:	4293      	cmp	r3, r2
 810742c:	d007      	beq.n	810743e <HAL_I2C_MspInit+0x32>
    __HAL_RCC_I2C1_CLK_ENABLE();
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
  else if(hi2c->Instance==I2C2)
 810742e:	4a4a      	ldr	r2, [pc, #296]	; (8107558 <HAL_I2C_MspInit+0x14c>)
 8107430:	4293      	cmp	r3, r2
 8107432:	d030      	beq.n	8107496 <HAL_I2C_MspInit+0x8a>
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
  else if(hi2c->Instance==I2C4)
 8107434:	4a49      	ldr	r2, [pc, #292]	; (810755c <HAL_I2C_MspInit+0x150>)
 8107436:	4293      	cmp	r3, r2
 8107438:	d057      	beq.n	81074ea <HAL_I2C_MspInit+0xde>
  /* USER CODE BEGIN I2C4_MspInit 1 */

  /* USER CODE END I2C4_MspInit 1 */
  }

}
 810743a:	b031      	add	sp, #196	; 0xc4
 810743c:	bd30      	pop	{r4, r5, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 810743e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8107442:	a80c      	add	r0, sp, #48	; 0x30
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8107444:	930c      	str	r3, [sp, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8107446:	f007 fc85 	bl	810ed54 <HAL_RCCEx_PeriphCLKConfig>
 810744a:	2800      	cmp	r0, #0
 810744c:	d178      	bne.n	8107540 <HAL_I2C_MspInit+0x134>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 810744e:	4c44      	ldr	r4, [pc, #272]	; (8107560 <HAL_I2C_MspInit+0x154>)
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 8107450:	f44f 7510 	mov.w	r5, #576	; 0x240
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8107454:	2212      	movs	r2, #18
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8107456:	2001      	movs	r0, #1
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8107458:	6b23      	ldr	r3, [r4, #48]	; 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 810745a:	a907      	add	r1, sp, #28
    __HAL_RCC_GPIOB_CLK_ENABLE();
 810745c:	f043 0302 	orr.w	r3, r3, #2
 8107460:	6323      	str	r3, [r4, #48]	; 0x30
 8107462:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8107464:	f003 0302 	and.w	r3, r3, #2
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8107468:	e9cd 5207 	strd	r5, r2, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 810746c:	2203      	movs	r2, #3
    __HAL_RCC_GPIOB_CLK_ENABLE();
 810746e:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8107470:	2304      	movs	r3, #4
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8107472:	9d01      	ldr	r5, [sp, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8107474:	e9cd 0209 	strd	r0, r2, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8107478:	483a      	ldr	r0, [pc, #232]	; (8107564 <HAL_I2C_MspInit+0x158>)
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 810747a:	930b      	str	r3, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 810747c:	f005 f92c 	bl	810c6d8 <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 8107480:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8107482:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8107486:	6423      	str	r3, [r4, #64]	; 0x40
 8107488:	6c23      	ldr	r3, [r4, #64]	; 0x40
 810748a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 810748e:	9302      	str	r3, [sp, #8]
 8107490:	9b02      	ldr	r3, [sp, #8]
}
 8107492:	b031      	add	sp, #196	; 0xc4
 8107494:	bd30      	pop	{r4, r5, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8107496:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 810749a:	a80c      	add	r0, sp, #48	; 0x30
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 810749c:	930c      	str	r3, [sp, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 810749e:	f007 fc59 	bl	810ed54 <HAL_RCCEx_PeriphCLKConfig>
 81074a2:	2800      	cmp	r0, #0
 81074a4:	d14f      	bne.n	8107546 <HAL_I2C_MspInit+0x13a>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 81074a6:	4c2e      	ldr	r4, [pc, #184]	; (8107560 <HAL_I2C_MspInit+0x154>)
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 81074a8:	2001      	movs	r0, #1
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 81074aa:	2203      	movs	r2, #3
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 81074ac:	2512      	movs	r5, #18
    __HAL_RCC_GPIOF_CLK_ENABLE();
 81074ae:	6b23      	ldr	r3, [r4, #48]	; 0x30
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 81074b0:	a907      	add	r1, sp, #28
    __HAL_RCC_GPIOF_CLK_ENABLE();
 81074b2:	f043 0320 	orr.w	r3, r3, #32
 81074b6:	6323      	str	r3, [r4, #48]	; 0x30
 81074b8:	6b23      	ldr	r3, [r4, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 81074ba:	9009      	str	r0, [sp, #36]	; 0x24
    __HAL_RCC_GPIOF_CLK_ENABLE();
 81074bc:	f003 0320 	and.w	r3, r3, #32
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 81074c0:	4829      	ldr	r0, [pc, #164]	; (8107568 <HAL_I2C_MspInit+0x15c>)
    __HAL_RCC_GPIOF_CLK_ENABLE();
 81074c2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 81074c4:	2304      	movs	r3, #4
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 81074c6:	e9cd 2507 	strd	r2, r5, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 81074ca:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
    __HAL_RCC_GPIOF_CLK_ENABLE();
 81074ce:	9d03      	ldr	r5, [sp, #12]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 81074d0:	f005 f902 	bl	810c6d8 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 81074d4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 81074d6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 81074da:	6423      	str	r3, [r4, #64]	; 0x40
 81074dc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 81074de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 81074e2:	9304      	str	r3, [sp, #16]
 81074e4:	9b04      	ldr	r3, [sp, #16]
}
 81074e6:	b031      	add	sp, #196	; 0xc4
 81074e8:	bd30      	pop	{r4, r5, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 81074ea:	f44f 3300 	mov.w	r3, #131072	; 0x20000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 81074ee:	a80c      	add	r0, sp, #48	; 0x30
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 81074f0:	930c      	str	r3, [sp, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 81074f2:	f007 fc2f 	bl	810ed54 <HAL_RCCEx_PeriphCLKConfig>
 81074f6:	bb48      	cbnz	r0, 810754c <HAL_I2C_MspInit+0x140>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 81074f8:	4c19      	ldr	r4, [pc, #100]	; (8107560 <HAL_I2C_MspInit+0x154>)
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 81074fa:	f44f 4540 	mov.w	r5, #49152	; 0xc000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 81074fe:	2212      	movs	r2, #18
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8107500:	2001      	movs	r0, #1
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8107502:	6b23      	ldr	r3, [r4, #48]	; 0x30
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8107504:	a907      	add	r1, sp, #28
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8107506:	f043 0320 	orr.w	r3, r3, #32
 810750a:	6323      	str	r3, [r4, #48]	; 0x30
 810750c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 810750e:	f003 0320 	and.w	r3, r3, #32
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8107512:	e9cd 5207 	strd	r5, r2, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8107516:	2203      	movs	r2, #3
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8107518:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 810751a:	2304      	movs	r3, #4
    __HAL_RCC_GPIOF_CLK_ENABLE();
 810751c:	9d05      	ldr	r5, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 810751e:	e9cd 0209 	strd	r0, r2, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8107522:	4811      	ldr	r0, [pc, #68]	; (8107568 <HAL_I2C_MspInit+0x15c>)
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 8107524:	930b      	str	r3, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8107526:	f005 f8d7 	bl	810c6d8 <HAL_GPIO_Init>
    __HAL_RCC_I2C4_CLK_ENABLE();
 810752a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 810752c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8107530:	6423      	str	r3, [r4, #64]	; 0x40
 8107532:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8107534:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8107538:	9306      	str	r3, [sp, #24]
 810753a:	9b06      	ldr	r3, [sp, #24]
}
 810753c:	b031      	add	sp, #196	; 0xc4
 810753e:	bd30      	pop	{r4, r5, pc}
      Error_Handler();
 8107540:	f7fd f962 	bl	8104808 <Error_Handler>
 8107544:	e783      	b.n	810744e <HAL_I2C_MspInit+0x42>
      Error_Handler();
 8107546:	f7fd f95f 	bl	8104808 <Error_Handler>
 810754a:	e7ac      	b.n	81074a6 <HAL_I2C_MspInit+0x9a>
      Error_Handler();
 810754c:	f7fd f95c 	bl	8104808 <Error_Handler>
 8107550:	e7d2      	b.n	81074f8 <HAL_I2C_MspInit+0xec>
 8107552:	bf00      	nop
 8107554:	40005400 	.word	0x40005400
 8107558:	40005800 	.word	0x40005800
 810755c:	40006000 	.word	0x40006000
 8107560:	40023800 	.word	0x40023800
 8107564:	40020400 	.word	0x40020400
 8107568:	40021400 	.word	0x40021400

0810756c <HAL_RNG_MspInit>:
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
  if(hrng->Instance==RNG)
 810756c:	4b08      	ldr	r3, [pc, #32]	; (8107590 <HAL_RNG_MspInit+0x24>)
 810756e:	6802      	ldr	r2, [r0, #0]
 8107570:	429a      	cmp	r2, r3
 8107572:	d000      	beq.n	8107576 <HAL_RNG_MspInit+0xa>
 8107574:	4770      	bx	lr
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8107576:	4b07      	ldr	r3, [pc, #28]	; (8107594 <HAL_RNG_MspInit+0x28>)
{
 8107578:	b082      	sub	sp, #8
    __HAL_RCC_RNG_CLK_ENABLE();
 810757a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 810757c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8107580:	635a      	str	r2, [r3, #52]	; 0x34
 8107582:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8107584:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8107588:	9301      	str	r3, [sp, #4]
 810758a:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }

}
 810758c:	b002      	add	sp, #8
 810758e:	4770      	bx	lr
 8107590:	50060800 	.word	0x50060800
 8107594:	40023800 	.word	0x40023800

08107598 <HAL_SPI_MspInit>:
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hspi->Instance==SPI2)
 8107598:	4a52      	ldr	r2, [pc, #328]	; (81076e4 <HAL_SPI_MspInit+0x14c>)
 810759a:	6803      	ldr	r3, [r0, #0]
{
 810759c:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(hspi->Instance==SPI2)
 810759e:	4293      	cmp	r3, r2
{
 81075a0:	b08f      	sub	sp, #60	; 0x3c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 81075a2:	f04f 0400 	mov.w	r4, #0
 81075a6:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
 81075aa:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
 81075ae:	940d      	str	r4, [sp, #52]	; 0x34
  if(hspi->Instance==SPI2)
 81075b0:	d007      	beq.n	81075c2 <HAL_SPI_MspInit+0x2a>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
  else if(hspi->Instance==SPI3)
 81075b2:	4a4d      	ldr	r2, [pc, #308]	; (81076e8 <HAL_SPI_MspInit+0x150>)
 81075b4:	4293      	cmp	r3, r2
 81075b6:	d038      	beq.n	810762a <HAL_SPI_MspInit+0x92>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
  else if(hspi->Instance==SPI4)
 81075b8:	4a4c      	ldr	r2, [pc, #304]	; (81076ec <HAL_SPI_MspInit+0x154>)
 81075ba:	4293      	cmp	r3, r2
 81075bc:	d071      	beq.n	81076a2 <HAL_SPI_MspInit+0x10a>
  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }

}
 81075be:	b00f      	add	sp, #60	; 0x3c
 81075c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_SPI2_CLK_ENABLE();
 81075c2:	4b4b      	ldr	r3, [pc, #300]	; (81076f0 <HAL_SPI_MspInit+0x158>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81075c4:	2602      	movs	r6, #2
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 81075c6:	210c      	movs	r1, #12
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 81075c8:	2501      	movs	r5, #1
    __HAL_RCC_SPI2_CLK_ENABLE();
 81075ca:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 81075cc:	2705      	movs	r7, #5
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 81075ce:	4849      	ldr	r0, [pc, #292]	; (81076f4 <HAL_SPI_MspInit+0x15c>)
    __HAL_RCC_SPI2_CLK_ENABLE();
 81075d0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 81075d4:	641a      	str	r2, [r3, #64]	; 0x40
 81075d6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 81075d8:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 81075dc:	9201      	str	r2, [sp, #4]
 81075de:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 81075e0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 81075e2:	f042 0204 	orr.w	r2, r2, #4
 81075e6:	631a      	str	r2, [r3, #48]	; 0x30
 81075e8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 81075ea:	f002 0204 	and.w	r2, r2, #4
 81075ee:	9202      	str	r2, [sp, #8]
 81075f0:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 81075f2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 81075f4:	f042 0208 	orr.w	r2, r2, #8
 81075f8:	631a      	str	r2, [r3, #48]	; 0x30
 81075fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 81075fc:	950c      	str	r5, [sp, #48]	; 0x30
    __HAL_RCC_GPIOD_CLK_ENABLE();
 81075fe:	f003 0308 	and.w	r3, r3, #8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8107602:	970d      	str	r7, [sp, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8107604:	e9cd 1609 	strd	r1, r6, [sp, #36]	; 0x24
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8107608:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 810760a:	a909      	add	r1, sp, #36	; 0x24
    __HAL_RCC_GPIOD_CLK_ENABLE();
 810760c:	9b03      	ldr	r3, [sp, #12]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 810760e:	f005 f863 	bl	810c6d8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8107612:	2308      	movs	r3, #8
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8107614:	a909      	add	r1, sp, #36	; 0x24
 8107616:	4838      	ldr	r0, [pc, #224]	; (81076f8 <HAL_SPI_MspInit+0x160>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8107618:	960a      	str	r6, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 810761a:	970d      	str	r7, [sp, #52]	; 0x34
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 810761c:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 810761e:	e9cd 450b 	strd	r4, r5, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8107622:	f005 f859 	bl	810c6d8 <HAL_GPIO_Init>
}
 8107626:	b00f      	add	sp, #60	; 0x3c
 8107628:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_SPI3_CLK_ENABLE();
 810762a:	4b31      	ldr	r3, [pc, #196]	; (81076f0 <HAL_SPI_MspInit+0x158>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 810762c:	2602      	movs	r6, #2
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 810762e:	2104      	movs	r1, #4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8107630:	2503      	movs	r5, #3
    __HAL_RCC_SPI3_CLK_ENABLE();
 8107632:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8107634:	2706      	movs	r7, #6
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8107636:	4831      	ldr	r0, [pc, #196]	; (81076fc <HAL_SPI_MspInit+0x164>)
    __HAL_RCC_SPI3_CLK_ENABLE();
 8107638:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 810763c:	641a      	str	r2, [r3, #64]	; 0x40
 810763e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8107640:	f402 4200 	and.w	r2, r2, #32768	; 0x8000
 8107644:	9204      	str	r2, [sp, #16]
 8107646:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8107648:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 810764a:	4332      	orrs	r2, r6
 810764c:	631a      	str	r2, [r3, #48]	; 0x30
 810764e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8107650:	4032      	ands	r2, r6
 8107652:	9205      	str	r2, [sp, #20]
 8107654:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8107656:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8107658:	430a      	orrs	r2, r1
 810765a:	631a      	str	r2, [r3, #48]	; 0x30
 810765c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 810765e:	950c      	str	r5, [sp, #48]	; 0x30
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8107660:	400b      	ands	r3, r1
 8107662:	9306      	str	r3, [sp, #24]
 8107664:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 8107666:	2307      	movs	r3, #7
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8107668:	e9cd 1609 	strd	r1, r6, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 810766c:	a909      	add	r1, sp, #36	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 810766e:	930d      	str	r3, [sp, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8107670:	f005 f832 	bl	810c6d8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8107674:	f44f 6380 	mov.w	r3, #1024	; 0x400
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8107678:	a909      	add	r1, sp, #36	; 0x24
 810767a:	481e      	ldr	r0, [pc, #120]	; (81076f4 <HAL_SPI_MspInit+0x15c>)
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 810767c:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 810767e:	e9cd 640a 	strd	r6, r4, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8107682:	e9cd 570c 	strd	r5, r7, [sp, #48]	; 0x30
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8107686:	f005 f827 	bl	810c6d8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 810768a:	2310      	movs	r3, #16
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 810768c:	a909      	add	r1, sp, #36	; 0x24
 810768e:	481b      	ldr	r0, [pc, #108]	; (81076fc <HAL_SPI_MspInit+0x164>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8107690:	960a      	str	r6, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8107692:	970d      	str	r7, [sp, #52]	; 0x34
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8107694:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8107696:	e9cd 450b 	strd	r4, r5, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 810769a:	f005 f81d 	bl	810c6d8 <HAL_GPIO_Init>
}
 810769e:	b00f      	add	sp, #60	; 0x3c
 81076a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_SPI4_CLK_ENABLE();
 81076a2:	4b13      	ldr	r3, [pc, #76]	; (81076f0 <HAL_SPI_MspInit+0x158>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81076a4:	2002      	movs	r0, #2
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 81076a6:	2574      	movs	r5, #116	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 81076a8:	2403      	movs	r4, #3
    __HAL_RCC_SPI4_CLK_ENABLE();
 81076aa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 81076ac:	a909      	add	r1, sp, #36	; 0x24
    __HAL_RCC_SPI4_CLK_ENABLE();
 81076ae:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 81076b2:	645a      	str	r2, [r3, #68]	; 0x44
 81076b4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 81076b6:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 81076ba:	9207      	str	r2, [sp, #28]
 81076bc:	9a07      	ldr	r2, [sp, #28]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 81076be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 81076c0:	f042 0210 	orr.w	r2, r2, #16
 81076c4:	631a      	str	r2, [r3, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 81076c6:	2205      	movs	r2, #5
    __HAL_RCC_GPIOE_CLK_ENABLE();
 81076c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81076ca:	900a      	str	r0, [sp, #40]	; 0x28
    __HAL_RCC_GPIOE_CLK_ENABLE();
 81076cc:	f003 0310 	and.w	r3, r3, #16
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 81076d0:	480b      	ldr	r0, [pc, #44]	; (8107700 <HAL_SPI_MspInit+0x168>)
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 81076d2:	9509      	str	r5, [sp, #36]	; 0x24
    __HAL_RCC_GPIOE_CLK_ENABLE();
 81076d4:	9308      	str	r3, [sp, #32]
 81076d6:	9b08      	ldr	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 81076d8:	e9cd 420c 	strd	r4, r2, [sp, #48]	; 0x30
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 81076dc:	f004 fffc 	bl	810c6d8 <HAL_GPIO_Init>
}
 81076e0:	b00f      	add	sp, #60	; 0x3c
 81076e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 81076e4:	40003800 	.word	0x40003800
 81076e8:	40003c00 	.word	0x40003c00
 81076ec:	40013400 	.word	0x40013400
 81076f0:	40023800 	.word	0x40023800
 81076f4:	40020800 	.word	0x40020800
 81076f8:	40020c00 	.word	0x40020c00
 81076fc:	40020400 	.word	0x40020400
 8107700:	40021000 	.word	0x40021000

08107704 <HAL_TIM_Base_MspInit>:
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim_base->Instance==TIM1)
 8107704:	4a73      	ldr	r2, [pc, #460]	; (81078d4 <HAL_TIM_Base_MspInit+0x1d0>)
 8107706:	6803      	ldr	r3, [r0, #0]
{
 8107708:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(htim_base->Instance==TIM1)
 810770a:	4293      	cmp	r3, r2
{
 810770c:	b091      	sub	sp, #68	; 0x44
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 810770e:	f04f 0400 	mov.w	r4, #0
 8107712:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
 8107716:	940d      	str	r4, [sp, #52]	; 0x34
 8107718:	e9cd 440e 	strd	r4, r4, [sp, #56]	; 0x38
  if(htim_base->Instance==TIM1)
 810771c:	d021      	beq.n	8107762 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM1_CLK_ENABLE();
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(htim_base->Instance==TIM2)
 810771e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8107722:	d055      	beq.n	81077d0 <HAL_TIM_Base_MspInit+0xcc>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_base->Instance==TIM3)
 8107724:	4a6c      	ldr	r2, [pc, #432]	; (81078d8 <HAL_TIM_Base_MspInit+0x1d4>)
 8107726:	4293      	cmp	r3, r2
 8107728:	d027      	beq.n	810777a <HAL_TIM_Base_MspInit+0x76>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
  else if(htim_base->Instance==TIM4)
 810772a:	4a6c      	ldr	r2, [pc, #432]	; (81078dc <HAL_TIM_Base_MspInit+0x1d8>)
 810772c:	4293      	cmp	r3, r2
 810772e:	d043      	beq.n	81077b8 <HAL_TIM_Base_MspInit+0xb4>
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
  else if(htim_base->Instance==TIM5)
 8107730:	4a6b      	ldr	r2, [pc, #428]	; (81078e0 <HAL_TIM_Base_MspInit+0x1dc>)
 8107732:	4293      	cmp	r3, r2
 8107734:	f000 80a5 	beq.w	8107882 <HAL_TIM_Base_MspInit+0x17e>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
  else if(htim_base->Instance==TIM6)
 8107738:	4a6a      	ldr	r2, [pc, #424]	; (81078e4 <HAL_TIM_Base_MspInit+0x1e0>)
 810773a:	4293      	cmp	r3, r2
 810773c:	f000 80b4 	beq.w	81078a8 <HAL_TIM_Base_MspInit+0x1a4>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
  else if(htim_base->Instance==TIM7)
 8107740:	4a69      	ldr	r2, [pc, #420]	; (81078e8 <HAL_TIM_Base_MspInit+0x1e4>)
 8107742:	4293      	cmp	r3, r2
 8107744:	d02d      	beq.n	81077a2 <HAL_TIM_Base_MspInit+0x9e>
    __HAL_RCC_TIM7_CLK_ENABLE();
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
  else if(htim_base->Instance==TIM14)
 8107746:	4a69      	ldr	r2, [pc, #420]	; (81078ec <HAL_TIM_Base_MspInit+0x1e8>)
 8107748:	4293      	cmp	r3, r2
 810774a:	d114      	bne.n	8107776 <HAL_TIM_Base_MspInit+0x72>
  {
  /* USER CODE BEGIN TIM14_MspInit 0 */

  /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 810774c:	4b68      	ldr	r3, [pc, #416]	; (81078f0 <HAL_TIM_Base_MspInit+0x1ec>)
 810774e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8107750:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8107754:	641a      	str	r2, [r3, #64]	; 0x40
 8107756:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8107758:	f403 7380 	and.w	r3, r3, #256	; 0x100
 810775c:	930a      	str	r3, [sp, #40]	; 0x28
 810775e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 8107760:	e009      	b.n	8107776 <HAL_TIM_Base_MspInit+0x72>
    __HAL_RCC_TIM1_CLK_ENABLE();
 8107762:	4b63      	ldr	r3, [pc, #396]	; (81078f0 <HAL_TIM_Base_MspInit+0x1ec>)
 8107764:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8107766:	f042 0201 	orr.w	r2, r2, #1
 810776a:	645a      	str	r2, [r3, #68]	; 0x44
 810776c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 810776e:	f003 0301 	and.w	r3, r3, #1
 8107772:	9301      	str	r3, [sp, #4]
 8107774:	9b01      	ldr	r3, [sp, #4]
}
 8107776:	b011      	add	sp, #68	; 0x44
 8107778:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_TIM3_CLK_ENABLE();
 810777a:	4b5d      	ldr	r3, [pc, #372]	; (81078f0 <HAL_TIM_Base_MspInit+0x1ec>)
    HAL_NVIC_SetPriority(TIM3_IRQn, 6, 0);
 810777c:	4622      	mov	r2, r4
 810777e:	2106      	movs	r1, #6
 8107780:	201d      	movs	r0, #29
    __HAL_RCC_TIM3_CLK_ENABLE();
 8107782:	6c1c      	ldr	r4, [r3, #64]	; 0x40
 8107784:	f044 0402 	orr.w	r4, r4, #2
 8107788:	641c      	str	r4, [r3, #64]	; 0x40
 810778a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810778c:	f003 0302 	and.w	r3, r3, #2
 8107790:	9305      	str	r3, [sp, #20]
 8107792:	9b05      	ldr	r3, [sp, #20]
    HAL_NVIC_SetPriority(TIM3_IRQn, 6, 0);
 8107794:	f002 f922 	bl	81099dc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8107798:	201d      	movs	r0, #29
 810779a:	f002 f969 	bl	8109a70 <HAL_NVIC_EnableIRQ>
}
 810779e:	b011      	add	sp, #68	; 0x44
 81077a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_TIM7_CLK_ENABLE();
 81077a2:	4b53      	ldr	r3, [pc, #332]	; (81078f0 <HAL_TIM_Base_MspInit+0x1ec>)
 81077a4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 81077a6:	f042 0220 	orr.w	r2, r2, #32
 81077aa:	641a      	str	r2, [r3, #64]	; 0x40
 81077ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81077ae:	f003 0320 	and.w	r3, r3, #32
 81077b2:	9309      	str	r3, [sp, #36]	; 0x24
 81077b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 81077b6:	e7de      	b.n	8107776 <HAL_TIM_Base_MspInit+0x72>
    __HAL_RCC_TIM4_CLK_ENABLE();
 81077b8:	4b4d      	ldr	r3, [pc, #308]	; (81078f0 <HAL_TIM_Base_MspInit+0x1ec>)
 81077ba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 81077bc:	f042 0204 	orr.w	r2, r2, #4
 81077c0:	641a      	str	r2, [r3, #64]	; 0x40
 81077c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81077c4:	f003 0304 	and.w	r3, r3, #4
 81077c8:	9306      	str	r3, [sp, #24]
 81077ca:	9b06      	ldr	r3, [sp, #24]
}
 81077cc:	b011      	add	sp, #68	; 0x44
 81077ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_TIM2_CLK_ENABLE();
 81077d0:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81077d4:	2602      	movs	r6, #2
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 81077d6:	2701      	movs	r7, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 81077d8:	a90b      	add	r1, sp, #44	; 0x2c
    __HAL_RCC_TIM2_CLK_ENABLE();
 81077da:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 81077dc:	4605      	mov	r5, r0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 81077de:	4845      	ldr	r0, [pc, #276]	; (81078f4 <HAL_TIM_Base_MspInit+0x1f0>)
    __HAL_RCC_TIM2_CLK_ENABLE();
 81077e0:	f042 0201 	orr.w	r2, r2, #1
 81077e4:	641a      	str	r2, [r3, #64]	; 0x40
 81077e6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 81077e8:	f002 0201 	and.w	r2, r2, #1
 81077ec:	9202      	str	r2, [sp, #8]
 81077ee:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 81077f0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 81077f2:	f042 0201 	orr.w	r2, r2, #1
 81077f6:	631a      	str	r2, [r3, #48]	; 0x30
 81077f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 81077fa:	f002 0201 	and.w	r2, r2, #1
 81077fe:	9203      	str	r2, [sp, #12]
 8107800:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8107802:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8107804:	f042 0202 	orr.w	r2, r2, #2
 8107808:	631a      	str	r2, [r3, #48]	; 0x30
 810780a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 810780c:	960c      	str	r6, [sp, #48]	; 0x30
    __HAL_RCC_GPIOB_CLK_ENABLE();
 810780e:	f003 0302 	and.w	r3, r3, #2
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8107812:	970f      	str	r7, [sp, #60]	; 0x3c
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8107814:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8107816:	2320      	movs	r3, #32
 8107818:	930b      	str	r3, [sp, #44]	; 0x2c
    __HAL_RCC_GPIOB_CLK_ENABLE();
 810781a:	9b04      	ldr	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 810781c:	f004 ff5c 	bl	810c6d8 <HAL_GPIO_Init>
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8107820:	970f      	str	r7, [sp, #60]	; 0x3c
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8107822:	f44f 6780 	mov.w	r7, #1024	; 0x400
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8107826:	4834      	ldr	r0, [pc, #208]	; (81078f8 <HAL_TIM_Base_MspInit+0x1f4>)
 8107828:	a90b      	add	r1, sp, #44	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 810782a:	960c      	str	r6, [sp, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 810782c:	970b      	str	r7, [sp, #44]	; 0x2c
    hdma_tim2_up_ch3.Instance = DMA1_Stream1;
 810782e:	4e33      	ldr	r6, [pc, #204]	; (81078fc <HAL_TIM_Base_MspInit+0x1f8>)
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8107830:	e9cd 440d 	strd	r4, r4, [sp, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8107834:	f004 ff50 	bl	810c6d8 <HAL_GPIO_Init>
    hdma_tim2_up_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8107838:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    hdma_tim2_up_ch3.Instance = DMA1_Stream1;
 810783c:	4a30      	ldr	r2, [pc, #192]	; (8107900 <HAL_TIM_Base_MspInit+0x1fc>)
    if (HAL_DMA_Init(&hdma_tim2_up_ch3) != HAL_OK)
 810783e:	4630      	mov	r0, r6
    hdma_tim2_up_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8107840:	6173      	str	r3, [r6, #20]
    hdma_tim2_up_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8107842:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    hdma_tim2_up_ch3.Instance = DMA1_Stream1;
 8107846:	6032      	str	r2, [r6, #0]
    hdma_tim2_up_ch3.Init.Channel = DMA_CHANNEL_3;
 8107848:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
    hdma_tim2_up_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 810784c:	61b3      	str	r3, [r6, #24]
    hdma_tim2_up_ch3.Init.Mode = DMA_CIRCULAR;
 810784e:	f44f 7380 	mov.w	r3, #256	; 0x100
    hdma_tim2_up_ch3.Init.MemInc = DMA_MINC_ENABLE;
 8107852:	6137      	str	r7, [r6, #16]
    hdma_tim2_up_ch3.Init.Priority = DMA_PRIORITY_LOW;
 8107854:	6234      	str	r4, [r6, #32]
    hdma_tim2_up_ch3.Init.Channel = DMA_CHANNEL_3;
 8107856:	6072      	str	r2, [r6, #4]
    hdma_tim2_up_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8107858:	6274      	str	r4, [r6, #36]	; 0x24
    hdma_tim2_up_ch3.Init.Mode = DMA_CIRCULAR;
 810785a:	61f3      	str	r3, [r6, #28]
    hdma_tim2_up_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 810785c:	e9c6 4402 	strd	r4, r4, [r6, #8]
    if (HAL_DMA_Init(&hdma_tim2_up_ch3) != HAL_OK)
 8107860:	f002 fbce 	bl	810a000 <HAL_DMA_Init>
 8107864:	2800      	cmp	r0, #0
 8107866:	d132      	bne.n	81078ce <HAL_TIM_Base_MspInit+0x1ca>
    HAL_NVIC_SetPriority(TIM2_IRQn, 6, 0);
 8107868:	2200      	movs	r2, #0
 810786a:	2106      	movs	r1, #6
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim2_up_ch3);
 810786c:	622e      	str	r6, [r5, #32]
    HAL_NVIC_SetPriority(TIM2_IRQn, 6, 0);
 810786e:	201c      	movs	r0, #28
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC3],hdma_tim2_up_ch3);
 8107870:	62ee      	str	r6, [r5, #44]	; 0x2c
 8107872:	63b5      	str	r5, [r6, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM2_IRQn, 6, 0);
 8107874:	f002 f8b2 	bl	81099dc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8107878:	201c      	movs	r0, #28
 810787a:	f002 f8f9 	bl	8109a70 <HAL_NVIC_EnableIRQ>
}
 810787e:	b011      	add	sp, #68	; 0x44
 8107880:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_TIM5_CLK_ENABLE();
 8107882:	4b1b      	ldr	r3, [pc, #108]	; (81078f0 <HAL_TIM_Base_MspInit+0x1ec>)
    HAL_NVIC_SetPriority(TIM5_IRQn, 5, 0);
 8107884:	4622      	mov	r2, r4
 8107886:	2105      	movs	r1, #5
 8107888:	2032      	movs	r0, #50	; 0x32
    __HAL_RCC_TIM5_CLK_ENABLE();
 810788a:	6c1c      	ldr	r4, [r3, #64]	; 0x40
 810788c:	f044 0408 	orr.w	r4, r4, #8
 8107890:	641c      	str	r4, [r3, #64]	; 0x40
 8107892:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8107894:	f003 0308 	and.w	r3, r3, #8
 8107898:	9307      	str	r3, [sp, #28]
 810789a:	9b07      	ldr	r3, [sp, #28]
    HAL_NVIC_SetPriority(TIM5_IRQn, 5, 0);
 810789c:	f002 f89e 	bl	81099dc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 81078a0:	2032      	movs	r0, #50	; 0x32
 81078a2:	f002 f8e5 	bl	8109a70 <HAL_NVIC_EnableIRQ>
 81078a6:	e766      	b.n	8107776 <HAL_TIM_Base_MspInit+0x72>
    __HAL_RCC_TIM6_CLK_ENABLE();
 81078a8:	4b11      	ldr	r3, [pc, #68]	; (81078f0 <HAL_TIM_Base_MspInit+0x1ec>)
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 6, 0);
 81078aa:	4622      	mov	r2, r4
 81078ac:	2106      	movs	r1, #6
 81078ae:	2036      	movs	r0, #54	; 0x36
    __HAL_RCC_TIM6_CLK_ENABLE();
 81078b0:	6c1c      	ldr	r4, [r3, #64]	; 0x40
 81078b2:	f044 0410 	orr.w	r4, r4, #16
 81078b6:	641c      	str	r4, [r3, #64]	; 0x40
 81078b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81078ba:	f003 0310 	and.w	r3, r3, #16
 81078be:	9308      	str	r3, [sp, #32]
 81078c0:	9b08      	ldr	r3, [sp, #32]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 6, 0);
 81078c2:	f002 f88b 	bl	81099dc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 81078c6:	2036      	movs	r0, #54	; 0x36
 81078c8:	f002 f8d2 	bl	8109a70 <HAL_NVIC_EnableIRQ>
 81078cc:	e753      	b.n	8107776 <HAL_TIM_Base_MspInit+0x72>
      Error_Handler();
 81078ce:	f7fc ff9b 	bl	8104808 <Error_Handler>
 81078d2:	e7c9      	b.n	8107868 <HAL_TIM_Base_MspInit+0x164>
 81078d4:	40010000 	.word	0x40010000
 81078d8:	40000400 	.word	0x40000400
 81078dc:	40000800 	.word	0x40000800
 81078e0:	40000c00 	.word	0x40000c00
 81078e4:	40001000 	.word	0x40001000
 81078e8:	40001400 	.word	0x40001400
 81078ec:	40002000 	.word	0x40002000
 81078f0:	40023800 	.word	0x40023800
 81078f4:	40020000 	.word	0x40020000
 81078f8:	40020400 	.word	0x40020400
 81078fc:	2000233c 	.word	0x2000233c
 8107900:	40026028 	.word	0x40026028

08107904 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim->Instance==TIM3)
 8107904:	491d      	ldr	r1, [pc, #116]	; (810797c <HAL_TIM_MspPostInit+0x78>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8107906:	2300      	movs	r3, #0
  if(htim->Instance==TIM3)
 8107908:	6802      	ldr	r2, [r0, #0]
{
 810790a:	b510      	push	{r4, lr}
  if(htim->Instance==TIM3)
 810790c:	428a      	cmp	r2, r1
{
 810790e:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8107910:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8107914:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8107918:	9307      	str	r3, [sp, #28]
  if(htim->Instance==TIM3)
 810791a:	d004      	beq.n	8107926 <HAL_TIM_MspPostInit+0x22>

  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }
  else if(htim->Instance==TIM4)
 810791c:	4b18      	ldr	r3, [pc, #96]	; (8107980 <HAL_TIM_MspPostInit+0x7c>)
 810791e:	429a      	cmp	r2, r3
 8107920:	d016      	beq.n	8107950 <HAL_TIM_MspPostInit+0x4c>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8107922:	b008      	add	sp, #32
 8107924:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8107926:	4b17      	ldr	r3, [pc, #92]	; (8107984 <HAL_TIM_MspPostInit+0x80>)
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8107928:	2080      	movs	r0, #128	; 0x80
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 810792a:	2402      	movs	r4, #2
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 810792c:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOC_CLK_ENABLE();
 810792e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8107930:	f042 0204 	orr.w	r2, r2, #4
 8107934:	631a      	str	r2, [r3, #48]	; 0x30
 8107936:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8107938:	9003      	str	r0, [sp, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 810793a:	f003 0304 	and.w	r3, r3, #4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 810793e:	4812      	ldr	r0, [pc, #72]	; (8107988 <HAL_TIM_MspPostInit+0x84>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8107940:	9404      	str	r4, [sp, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8107942:	9301      	str	r3, [sp, #4]
 8107944:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8107946:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8107948:	f004 fec6 	bl	810c6d8 <HAL_GPIO_Init>
}
 810794c:	b008      	add	sp, #32
 810794e:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8107950:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8107954:	2402      	movs	r4, #2
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8107956:	f44f 7080 	mov.w	r0, #256	; 0x100
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 810795a:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOB_CLK_ENABLE();
 810795c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 810795e:	4322      	orrs	r2, r4
 8107960:	631a      	str	r2, [r3, #48]	; 0x30
 8107962:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8107964:	9003      	str	r0, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8107966:	4023      	ands	r3, r4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8107968:	4808      	ldr	r0, [pc, #32]	; (810798c <HAL_TIM_MspPostInit+0x88>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 810796a:	9404      	str	r4, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 810796c:	9302      	str	r3, [sp, #8]
 810796e:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8107970:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8107972:	f004 feb1 	bl	810c6d8 <HAL_GPIO_Init>
}
 8107976:	b008      	add	sp, #32
 8107978:	bd10      	pop	{r4, pc}
 810797a:	bf00      	nop
 810797c:	40000400 	.word	0x40000400
 8107980:	40000800 	.word	0x40000800
 8107984:	40023800 	.word	0x40023800
 8107988:	40020800 	.word	0x40020800
 810798c:	40020400 	.word	0x40020400

08107990 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8107990:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8107994:	b0bc      	sub	sp, #240	; 0xf0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8107996:	2100      	movs	r1, #0
{
 8107998:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 810799a:	2290      	movs	r2, #144	; 0x90
 810799c:	a818      	add	r0, sp, #96	; 0x60
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 810799e:	9117      	str	r1, [sp, #92]	; 0x5c
 81079a0:	e9cd 1113 	strd	r1, r1, [sp, #76]	; 0x4c
 81079a4:	e9cd 1115 	strd	r1, r1, [sp, #84]	; 0x54
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 81079a8:	f01d fd26 	bl	81253f8 <memset>
  if(huart->Instance==UART4)
 81079ac:	6823      	ldr	r3, [r4, #0]
 81079ae:	4aa2      	ldr	r2, [pc, #648]	; (8107c38 <HAL_UART_MspInit+0x2a8>)
 81079b0:	4293      	cmp	r3, r2
 81079b2:	d070      	beq.n	8107a96 <HAL_UART_MspInit+0x106>

  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }
  else if(huart->Instance==UART5)
 81079b4:	4aa1      	ldr	r2, [pc, #644]	; (8107c3c <HAL_UART_MspInit+0x2ac>)
 81079b6:	4293      	cmp	r3, r2
 81079b8:	f000 80c1 	beq.w	8107b3e <HAL_UART_MspInit+0x1ae>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }
  else if(huart->Instance==UART7)
 81079bc:	4aa0      	ldr	r2, [pc, #640]	; (8107c40 <HAL_UART_MspInit+0x2b0>)
 81079be:	4293      	cmp	r3, r2
 81079c0:	f000 815e 	beq.w	8107c80 <HAL_UART_MspInit+0x2f0>

  /* USER CODE BEGIN UART7_MspInit 1 */

  /* USER CODE END UART7_MspInit 1 */
  }
  else if(huart->Instance==UART8)
 81079c4:	4a9f      	ldr	r2, [pc, #636]	; (8107c44 <HAL_UART_MspInit+0x2b4>)
 81079c6:	4293      	cmp	r3, r2
 81079c8:	d00e      	beq.n	81079e8 <HAL_UART_MspInit+0x58>
    HAL_NVIC_EnableIRQ(UART8_IRQn);
  /* USER CODE BEGIN UART8_MspInit 1 */

  /* USER CODE END UART8_MspInit 1 */
  }
  else if(huart->Instance==USART2)
 81079ca:	4a9f      	ldr	r2, [pc, #636]	; (8107c48 <HAL_UART_MspInit+0x2b8>)
 81079cc:	4293      	cmp	r3, r2
 81079ce:	f000 818e 	beq.w	8107cee <HAL_UART_MspInit+0x35e>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
  else if(huart->Instance==USART3)
 81079d2:	4a9e      	ldr	r2, [pc, #632]	; (8107c4c <HAL_UART_MspInit+0x2bc>)
 81079d4:	4293      	cmp	r3, r2
 81079d6:	f000 81b4 	beq.w	8107d42 <HAL_UART_MspInit+0x3b2>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
  else if(huart->Instance==USART6)
 81079da:	4a9d      	ldr	r2, [pc, #628]	; (8107c50 <HAL_UART_MspInit+0x2c0>)
 81079dc:	4293      	cmp	r3, r2
 81079de:	f000 81df 	beq.w	8107da0 <HAL_UART_MspInit+0x410>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 81079e2:	b03c      	add	sp, #240	; 0xf0
 81079e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART8;
 81079e8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 81079ec:	a818      	add	r0, sp, #96	; 0x60
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART8;
 81079ee:	9318      	str	r3, [sp, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 81079f0:	f007 f9b0 	bl	810ed54 <HAL_RCCEx_PeriphCLKConfig>
 81079f4:	2800      	cmp	r0, #0
 81079f6:	f040 8261 	bne.w	8107ebc <HAL_UART_MspInit+0x52c>
    __HAL_RCC_UART8_CLK_ENABLE();
 81079fa:	4b96      	ldr	r3, [pc, #600]	; (8107c54 <HAL_UART_MspInit+0x2c4>)
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 81079fc:	2201      	movs	r2, #1
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81079fe:	2502      	movs	r5, #2
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 8107a00:	2708      	movs	r7, #8
    __HAL_RCC_UART8_CLK_ENABLE();
 8107a02:	6c19      	ldr	r1, [r3, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8107a04:	2600      	movs	r6, #0
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8107a06:	4894      	ldr	r0, [pc, #592]	; (8107c58 <HAL_UART_MspInit+0x2c8>)
    __HAL_RCC_UART8_CLK_ENABLE();
 8107a08:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 8107a0c:	6419      	str	r1, [r3, #64]	; 0x40
 8107a0e:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8107a10:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8107a14:	910a      	str	r1, [sp, #40]	; 0x28
 8107a16:	990a      	ldr	r1, [sp, #40]	; 0x28
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8107a18:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8107a1a:	f041 0110 	orr.w	r1, r1, #16
 8107a1e:	6319      	str	r1, [r3, #48]	; 0x30
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8107a20:	a913      	add	r1, sp, #76	; 0x4c
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8107a22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 8107a24:	9717      	str	r7, [sp, #92]	; 0x5c
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8107a26:	f003 0310 	and.w	r3, r3, #16
 8107a2a:	930b      	str	r3, [sp, #44]	; 0x2c
 8107a2c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8107a2e:	e9cd 2513 	strd	r2, r5, [sp, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8107a32:	e9cd 2215 	strd	r2, r2, [sp, #84]	; 0x54
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8107a36:	f004 fe4f 	bl	810c6d8 <HAL_GPIO_Init>
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8107a3a:	4887      	ldr	r0, [pc, #540]	; (8107c58 <HAL_UART_MspInit+0x2c8>)
 8107a3c:	a913      	add	r1, sp, #76	; 0x4c
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 8107a3e:	9717      	str	r7, [sp, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8107a40:	e9cd 5513 	strd	r5, r5, [sp, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8107a44:	e9cd 6515 	strd	r6, r5, [sp, #84]	; 0x54
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8107a48:	f004 fe46 	bl	810c6d8 <HAL_GPIO_Init>
    hdma_uart8_rx.Instance = DMA1_Stream6;
 8107a4c:	4d83      	ldr	r5, [pc, #524]	; (8107c5c <HAL_UART_MspInit+0x2cc>)
 8107a4e:	4a84      	ldr	r2, [pc, #528]	; (8107c60 <HAL_UART_MspInit+0x2d0>)
    hdma_uart8_rx.Init.Channel = DMA_CHANNEL_5;
 8107a50:	f04f 6320 	mov.w	r3, #167772160	; 0xa000000
    if (HAL_DMA_Init(&hdma_uart8_rx) != HAL_OK)
 8107a54:	4628      	mov	r0, r5
    hdma_uart8_rx.Init.Channel = DMA_CHANNEL_5;
 8107a56:	e9c5 2300 	strd	r2, r3, [r5]
    hdma_uart8_rx.Init.Mode = DMA_CIRCULAR;
 8107a5a:	f44f 7380 	mov.w	r3, #256	; 0x100
    hdma_uart8_rx.Init.MemInc = DMA_MINC_ENABLE;
 8107a5e:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_uart8_rx.Init.Mode = DMA_CIRCULAR;
 8107a62:	61eb      	str	r3, [r5, #28]
    hdma_uart8_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8107a64:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    hdma_uart8_rx.Init.MemInc = DMA_MINC_ENABLE;
 8107a68:	612a      	str	r2, [r5, #16]
    hdma_uart8_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8107a6a:	e9c5 6602 	strd	r6, r6, [r5, #8]
    hdma_uart8_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8107a6e:	e9c5 6605 	strd	r6, r6, [r5, #20]
    hdma_uart8_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8107a72:	e9c5 3608 	strd	r3, r6, [r5, #32]
    if (HAL_DMA_Init(&hdma_uart8_rx) != HAL_OK)
 8107a76:	f002 fac3 	bl	810a000 <HAL_DMA_Init>
 8107a7a:	2800      	cmp	r0, #0
 8107a7c:	f040 8221 	bne.w	8107ec2 <HAL_UART_MspInit+0x532>
    HAL_NVIC_SetPriority(UART8_IRQn, 3, 0);
 8107a80:	2200      	movs	r2, #0
 8107a82:	2103      	movs	r1, #3
 8107a84:	2053      	movs	r0, #83	; 0x53
    __HAL_LINKDMA(huart,hdmarx,hdma_uart8_rx);
 8107a86:	6725      	str	r5, [r4, #112]	; 0x70
 8107a88:	63ac      	str	r4, [r5, #56]	; 0x38
    HAL_NVIC_SetPriority(UART8_IRQn, 3, 0);
 8107a8a:	f001 ffa7 	bl	81099dc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART8_IRQn);
 8107a8e:	2053      	movs	r0, #83	; 0x53
 8107a90:	f001 ffee 	bl	8109a70 <HAL_NVIC_EnableIRQ>
 8107a94:	e7a5      	b.n	81079e2 <HAL_UART_MspInit+0x52>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8107a96:	f44f 7300 	mov.w	r3, #512	; 0x200
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8107a9a:	a818      	add	r0, sp, #96	; 0x60
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8107a9c:	9318      	str	r3, [sp, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8107a9e:	f007 f959 	bl	810ed54 <HAL_RCCEx_PeriphCLKConfig>
 8107aa2:	2800      	cmp	r0, #0
 8107aa4:	f040 8179 	bne.w	8107d9a <HAL_UART_MspInit+0x40a>
    __HAL_RCC_UART4_CLK_ENABLE();
 8107aa8:	4b6a      	ldr	r3, [pc, #424]	; (8107c54 <HAL_UART_MspInit+0x2c4>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8107aaa:	2702      	movs	r7, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8107aac:	2600      	movs	r6, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8107aae:	2503      	movs	r5, #3
    __HAL_RCC_UART4_CLK_ENABLE();
 8107ab0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8107ab2:	2408      	movs	r4, #8
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8107ab4:	a913      	add	r1, sp, #76	; 0x4c
 8107ab6:	486b      	ldr	r0, [pc, #428]	; (8107c64 <HAL_UART_MspInit+0x2d4>)
    __HAL_RCC_UART4_CLK_ENABLE();
 8107ab8:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8107abc:	641a      	str	r2, [r3, #64]	; 0x40
 8107abe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8107ac0:	f402 2200 	and.w	r2, r2, #524288	; 0x80000
 8107ac4:	9201      	str	r2, [sp, #4]
 8107ac6:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8107ac8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8107aca:	f042 0201 	orr.w	r2, r2, #1
 8107ace:	631a      	str	r2, [r3, #48]	; 0x30
 8107ad0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8107ad2:	f002 0201 	and.w	r2, r2, #1
 8107ad6:	9202      	str	r2, [sp, #8]
 8107ad8:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8107ada:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8107adc:	433a      	orrs	r2, r7
 8107ade:	631a      	str	r2, [r3, #48]	; 0x30
 8107ae0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8107ae2:	403a      	ands	r2, r7
 8107ae4:	9203      	str	r2, [sp, #12]
 8107ae6:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8107ae8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8107aea:	f042 0204 	orr.w	r2, r2, #4
 8107aee:	631a      	str	r2, [r3, #48]	; 0x30
 8107af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8107af2:	9516      	str	r5, [sp, #88]	; 0x58
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8107af4:	f003 0304 	and.w	r3, r3, #4
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8107af8:	9417      	str	r4, [sp, #92]	; 0x5c
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8107afa:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_15;
 8107afc:	f248 0301 	movw	r3, #32769	; 0x8001
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8107b00:	9a04      	ldr	r2, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_15;
 8107b02:	9313      	str	r3, [sp, #76]	; 0x4c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8107b04:	e9cd 7614 	strd	r7, r6, [sp, #80]	; 0x50
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8107b08:	f004 fde6 	bl	810c6d8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8107b0c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8107b10:	a913      	add	r1, sp, #76	; 0x4c
 8107b12:	4855      	ldr	r0, [pc, #340]	; (8107c68 <HAL_UART_MspInit+0x2d8>)
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8107b14:	9313      	str	r3, [sp, #76]	; 0x4c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8107b16:	e9cd 7614 	strd	r7, r6, [sp, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8107b1a:	e9cd 5416 	strd	r5, r4, [sp, #88]	; 0x58
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8107b1e:	f004 fddb 	bl	810c6d8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8107b22:	f44f 6300 	mov.w	r3, #2048	; 0x800
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8107b26:	a913      	add	r1, sp, #76	; 0x4c
 8107b28:	4850      	ldr	r0, [pc, #320]	; (8107c6c <HAL_UART_MspInit+0x2dc>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8107b2a:	9714      	str	r7, [sp, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8107b2c:	9417      	str	r4, [sp, #92]	; 0x5c
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8107b2e:	9313      	str	r3, [sp, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8107b30:	e9cd 6515 	strd	r6, r5, [sp, #84]	; 0x54
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8107b34:	f004 fdd0 	bl	810c6d8 <HAL_GPIO_Init>
}
 8107b38:	b03c      	add	sp, #240	; 0xf0
 8107b3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 8107b3e:	f44f 6380 	mov.w	r3, #1024	; 0x400
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8107b42:	a818      	add	r0, sp, #96	; 0x60
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 8107b44:	9318      	str	r3, [sp, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8107b46:	f007 f905 	bl	810ed54 <HAL_RCCEx_PeriphCLKConfig>
 8107b4a:	2800      	cmp	r0, #0
 8107b4c:	f040 81b0 	bne.w	8107eb0 <HAL_UART_MspInit+0x520>
    __HAL_RCC_UART5_CLK_ENABLE();
 8107b50:	4b40      	ldr	r3, [pc, #256]	; (8107c54 <HAL_UART_MspInit+0x2c4>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8107b52:	2602      	movs	r6, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8107b54:	2500      	movs	r5, #0
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8107b56:	f44f 5780 	mov.w	r7, #4096	; 0x1000
    __HAL_RCC_UART5_CLK_ENABLE();
 8107b5a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8107b5c:	f04f 0808 	mov.w	r8, #8
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8107b60:	a913      	add	r1, sp, #76	; 0x4c
 8107b62:	4841      	ldr	r0, [pc, #260]	; (8107c68 <HAL_UART_MspInit+0x2d8>)
    __HAL_RCC_UART5_CLK_ENABLE();
 8107b64:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8107b68:	641a      	str	r2, [r3, #64]	; 0x40
 8107b6a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8107b6c:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8107b70:	9205      	str	r2, [sp, #20]
 8107b72:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8107b74:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8107b76:	4332      	orrs	r2, r6
 8107b78:	631a      	str	r2, [r3, #48]	; 0x30
 8107b7a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8107b7c:	4032      	ands	r2, r6
 8107b7e:	9206      	str	r2, [sp, #24]
 8107b80:	9a06      	ldr	r2, [sp, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8107b82:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8107b84:	f042 0204 	orr.w	r2, r2, #4
 8107b88:	631a      	str	r2, [r3, #48]	; 0x30
 8107b8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8107b8c:	9515      	str	r5, [sp, #84]	; 0x54
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8107b8e:	f003 0304 	and.w	r3, r3, #4
 8107b92:	9307      	str	r3, [sp, #28]
 8107b94:	9b07      	ldr	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8107b96:	2303      	movs	r3, #3
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8107b98:	e9cd 7613 	strd	r7, r6, [sp, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8107b9c:	e9cd 3816 	strd	r3, r8, [sp, #88]	; 0x58
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8107ba0:	f004 fd9a 	bl	810c6d8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8107ba4:	2301      	movs	r3, #1
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8107ba6:	4831      	ldr	r0, [pc, #196]	; (8107c6c <HAL_UART_MspInit+0x2dc>)
 8107ba8:	a913      	add	r1, sp, #76	; 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8107baa:	9614      	str	r6, [sp, #80]	; 0x50
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8107bac:	9616      	str	r6, [sp, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8107bae:	9315      	str	r3, [sp, #84]	; 0x54
    hdma_uart5_rx.Instance = DMA1_Stream0;
 8107bb0:	4e2f      	ldr	r6, [pc, #188]	; (8107c70 <HAL_UART_MspInit+0x2e0>)
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8107bb2:	9713      	str	r7, [sp, #76]	; 0x4c
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8107bb4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8107bb8:	f004 fd8e 	bl	810c6d8 <HAL_GPIO_Init>
    hdma_uart5_rx.Instance = DMA1_Stream0;
 8107bbc:	4a2d      	ldr	r2, [pc, #180]	; (8107c74 <HAL_UART_MspInit+0x2e4>)
    hdma_uart5_rx.Init.Channel = DMA_CHANNEL_4;
 8107bbe:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
    if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 8107bc2:	4630      	mov	r0, r6
    hdma_uart5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8107bc4:	60b5      	str	r5, [r6, #8]
    hdma_uart5_rx.Instance = DMA1_Stream0;
 8107bc6:	6032      	str	r2, [r6, #0]
    hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 8107bc8:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_uart5_rx.Init.Channel = DMA_CHANNEL_4;
 8107bcc:	6073      	str	r3, [r6, #4]
    hdma_uart5_rx.Init.Mode = DMA_CIRCULAR;
 8107bce:	f44f 7380 	mov.w	r3, #256	; 0x100
    hdma_uart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8107bd2:	60f5      	str	r5, [r6, #12]
    hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 8107bd4:	e9c6 2504 	strd	r2, r5, [r6, #16]
    hdma_uart5_rx.Init.Mode = DMA_CIRCULAR;
 8107bd8:	e9c6 5306 	strd	r5, r3, [r6, #24]
    hdma_uart5_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8107bdc:	e9c6 5508 	strd	r5, r5, [r6, #32]
    if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 8107be0:	f002 fa0e 	bl	810a000 <HAL_DMA_Init>
 8107be4:	2800      	cmp	r0, #0
 8107be6:	f040 8160 	bne.w	8107eaa <HAL_UART_MspInit+0x51a>
    hdma_uart5_tx.Instance = DMA1_Stream7;
 8107bea:	4d23      	ldr	r5, [pc, #140]	; (8107c78 <HAL_UART_MspInit+0x2e8>)
    hdma_uart5_tx.Init.Channel = DMA_CHANNEL_4;
 8107bec:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
    hdma_uart5_tx.Instance = DMA1_Stream7;
 8107bf0:	4922      	ldr	r1, [pc, #136]	; (8107c7c <HAL_UART_MspInit+0x2ec>)
    hdma_uart5_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8107bf2:	2300      	movs	r3, #0
    hdma_uart5_tx.Init.Channel = DMA_CHANNEL_4;
 8107bf4:	606a      	str	r2, [r5, #4]
    hdma_uart5_tx.Init.MemInc = DMA_MINC_ENABLE;
 8107bf6:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_uart5_tx.Instance = DMA1_Stream7;
 8107bfa:	6029      	str	r1, [r5, #0]
    hdma_uart5_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8107bfc:	2140      	movs	r1, #64	; 0x40
    if (HAL_DMA_Init(&hdma_uart5_tx) != HAL_OK)
 8107bfe:	4628      	mov	r0, r5
    __HAL_LINKDMA(huart,hdmarx,hdma_uart5_rx);
 8107c00:	6726      	str	r6, [r4, #112]	; 0x70
 8107c02:	63b4      	str	r4, [r6, #56]	; 0x38
    hdma_uart5_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8107c04:	60eb      	str	r3, [r5, #12]
    hdma_uart5_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8107c06:	616b      	str	r3, [r5, #20]
    hdma_uart5_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8107c08:	60a9      	str	r1, [r5, #8]
    hdma_uart5_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8107c0a:	61ab      	str	r3, [r5, #24]
    hdma_uart5_tx.Init.MemInc = DMA_MINC_ENABLE;
 8107c0c:	612a      	str	r2, [r5, #16]
    hdma_uart5_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8107c0e:	626b      	str	r3, [r5, #36]	; 0x24
    hdma_uart5_tx.Init.Priority = DMA_PRIORITY_LOW;
 8107c10:	e9c5 3307 	strd	r3, r3, [r5, #28]
    if (HAL_DMA_Init(&hdma_uart5_tx) != HAL_OK)
 8107c14:	f002 f9f4 	bl	810a000 <HAL_DMA_Init>
 8107c18:	2800      	cmp	r0, #0
 8107c1a:	f040 8143 	bne.w	8107ea4 <HAL_UART_MspInit+0x514>
    HAL_NVIC_SetPriority(UART5_IRQn, 7, 0);
 8107c1e:	2200      	movs	r2, #0
 8107c20:	2107      	movs	r1, #7
 8107c22:	2035      	movs	r0, #53	; 0x35
    __HAL_LINKDMA(huart,hdmatx,hdma_uart5_tx);
 8107c24:	66e5      	str	r5, [r4, #108]	; 0x6c
 8107c26:	63ac      	str	r4, [r5, #56]	; 0x38
    HAL_NVIC_SetPriority(UART5_IRQn, 7, 0);
 8107c28:	f001 fed8 	bl	81099dc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 8107c2c:	2035      	movs	r0, #53	; 0x35
 8107c2e:	f001 ff1f 	bl	8109a70 <HAL_NVIC_EnableIRQ>
}
 8107c32:	b03c      	add	sp, #240	; 0xf0
 8107c34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8107c38:	40004c00 	.word	0x40004c00
 8107c3c:	40005000 	.word	0x40005000
 8107c40:	40007800 	.word	0x40007800
 8107c44:	40007c00 	.word	0x40007c00
 8107c48:	40004400 	.word	0x40004400
 8107c4c:	40004800 	.word	0x40004800
 8107c50:	40011400 	.word	0x40011400
 8107c54:	40023800 	.word	0x40023800
 8107c58:	40021000 	.word	0x40021000
 8107c5c:	2000245c 	.word	0x2000245c
 8107c60:	400260a0 	.word	0x400260a0
 8107c64:	40020000 	.word	0x40020000
 8107c68:	40020400 	.word	0x40020400
 8107c6c:	40020800 	.word	0x40020800
 8107c70:	2000239c 	.word	0x2000239c
 8107c74:	40026010 	.word	0x40026010
 8107c78:	200023fc 	.word	0x200023fc
 8107c7c:	400260b8 	.word	0x400260b8
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART7;
 8107c80:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8107c84:	a818      	add	r0, sp, #96	; 0x60
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART7;
 8107c86:	9318      	str	r3, [sp, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8107c88:	f007 f864 	bl	810ed54 <HAL_RCCEx_PeriphCLKConfig>
 8107c8c:	2800      	cmp	r0, #0
 8107c8e:	f040 8112 	bne.w	8107eb6 <HAL_UART_MspInit+0x526>
    __HAL_RCC_UART7_CLK_ENABLE();
 8107c92:	4b8f      	ldr	r3, [pc, #572]	; (8107ed0 <HAL_UART_MspInit+0x540>)
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8107c94:	2140      	movs	r1, #64	; 0x40
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8107c96:	2401      	movs	r4, #1
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8107c98:	2502      	movs	r5, #2
    __HAL_RCC_UART7_CLK_ENABLE();
 8107c9a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 8107c9c:	2608      	movs	r6, #8
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8107c9e:	488d      	ldr	r0, [pc, #564]	; (8107ed4 <HAL_UART_MspInit+0x544>)
    __HAL_RCC_UART7_CLK_ENABLE();
 8107ca0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8107ca4:	641a      	str	r2, [r3, #64]	; 0x40
 8107ca6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8107ca8:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8107cac:	9208      	str	r2, [sp, #32]
 8107cae:	9a08      	ldr	r2, [sp, #32]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8107cb0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8107cb2:	f042 0220 	orr.w	r2, r2, #32
 8107cb6:	631a      	str	r2, [r3, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8107cb8:	2200      	movs	r2, #0
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8107cba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8107cbc:	9113      	str	r1, [sp, #76]	; 0x4c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8107cbe:	a913      	add	r1, sp, #76	; 0x4c
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8107cc0:	f003 0320 	and.w	r3, r3, #32
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8107cc4:	9215      	str	r2, [sp, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8107cc6:	9514      	str	r5, [sp, #80]	; 0x50
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8107cc8:	9309      	str	r3, [sp, #36]	; 0x24
 8107cca:	9b09      	ldr	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 8107ccc:	e9cd 4616 	strd	r4, r6, [sp, #88]	; 0x58
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8107cd0:	f004 fd02 	bl	810c6d8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8107cd4:	2380      	movs	r3, #128	; 0x80
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8107cd6:	a913      	add	r1, sp, #76	; 0x4c
 8107cd8:	487e      	ldr	r0, [pc, #504]	; (8107ed4 <HAL_UART_MspInit+0x544>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8107cda:	9514      	str	r5, [sp, #80]	; 0x50
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8107cdc:	9313      	str	r3, [sp, #76]	; 0x4c
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 8107cde:	9617      	str	r6, [sp, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8107ce0:	e9cd 4415 	strd	r4, r4, [sp, #84]	; 0x54
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8107ce4:	f004 fcf8 	bl	810c6d8 <HAL_GPIO_Init>
}
 8107ce8:	b03c      	add	sp, #240	; 0xf0
 8107cea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8107cee:	2380      	movs	r3, #128	; 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8107cf0:	a818      	add	r0, sp, #96	; 0x60
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8107cf2:	9318      	str	r3, [sp, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8107cf4:	f007 f82e 	bl	810ed54 <HAL_RCCEx_PeriphCLKConfig>
 8107cf8:	2800      	cmp	r0, #0
 8107cfa:	f040 80e5 	bne.w	8107ec8 <HAL_UART_MspInit+0x538>
    __HAL_RCC_USART2_CLK_ENABLE();
 8107cfe:	4b74      	ldr	r3, [pc, #464]	; (8107ed0 <HAL_UART_MspInit+0x540>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8107d00:	2002      	movs	r0, #2
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8107d02:	2570      	movs	r5, #112	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8107d04:	2400      	movs	r4, #0
    __HAL_RCC_USART2_CLK_ENABLE();
 8107d06:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8107d08:	a913      	add	r1, sp, #76	; 0x4c
    __HAL_RCC_USART2_CLK_ENABLE();
 8107d0a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8107d0e:	641a      	str	r2, [r3, #64]	; 0x40
 8107d10:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8107d12:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8107d16:	920c      	str	r2, [sp, #48]	; 0x30
 8107d18:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8107d1a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8107d1c:	f042 0208 	orr.w	r2, r2, #8
 8107d20:	631a      	str	r2, [r3, #48]	; 0x30
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8107d22:	2203      	movs	r2, #3
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8107d24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8107d26:	9014      	str	r0, [sp, #80]	; 0x50
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8107d28:	f003 0308 	and.w	r3, r3, #8
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8107d2c:	486a      	ldr	r0, [pc, #424]	; (8107ed8 <HAL_UART_MspInit+0x548>)
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8107d2e:	9513      	str	r5, [sp, #76]	; 0x4c
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8107d30:	930d      	str	r3, [sp, #52]	; 0x34
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8107d32:	2307      	movs	r3, #7
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8107d34:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8107d36:	9317      	str	r3, [sp, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8107d38:	e9cd 4215 	strd	r4, r2, [sp, #84]	; 0x54
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8107d3c:	f004 fccc 	bl	810c6d8 <HAL_GPIO_Init>
 8107d40:	e64f      	b.n	81079e2 <HAL_UART_MspInit+0x52>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8107d42:	f44f 7380 	mov.w	r3, #256	; 0x100
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8107d46:	a818      	add	r0, sp, #96	; 0x60
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8107d48:	9318      	str	r3, [sp, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8107d4a:	f007 f803 	bl	810ed54 <HAL_RCCEx_PeriphCLKConfig>
 8107d4e:	2800      	cmp	r0, #0
 8107d50:	f040 809c 	bne.w	8107e8c <HAL_UART_MspInit+0x4fc>
    __HAL_RCC_USART3_CLK_ENABLE();
 8107d54:	4b5e      	ldr	r3, [pc, #376]	; (8107ed0 <HAL_UART_MspInit+0x540>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8107d56:	2012      	movs	r0, #18
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8107d58:	f44f 7540 	mov.w	r5, #768	; 0x300
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8107d5c:	2400      	movs	r4, #0
    __HAL_RCC_USART3_CLK_ENABLE();
 8107d5e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8107d60:	a913      	add	r1, sp, #76	; 0x4c
    __HAL_RCC_USART3_CLK_ENABLE();
 8107d62:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8107d66:	641a      	str	r2, [r3, #64]	; 0x40
 8107d68:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8107d6a:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 8107d6e:	920e      	str	r2, [sp, #56]	; 0x38
 8107d70:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8107d72:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8107d74:	f042 0208 	orr.w	r2, r2, #8
 8107d78:	631a      	str	r2, [r3, #48]	; 0x30
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8107d7a:	2203      	movs	r2, #3
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8107d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8107d7e:	9014      	str	r0, [sp, #80]	; 0x50
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8107d80:	f003 0308 	and.w	r3, r3, #8
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8107d84:	4854      	ldr	r0, [pc, #336]	; (8107ed8 <HAL_UART_MspInit+0x548>)
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8107d86:	9513      	str	r5, [sp, #76]	; 0x4c
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8107d88:	930f      	str	r3, [sp, #60]	; 0x3c
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8107d8a:	2307      	movs	r3, #7
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8107d8c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8107d8e:	9317      	str	r3, [sp, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8107d90:	e9cd 4215 	strd	r4, r2, [sp, #84]	; 0x54
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8107d94:	f004 fca0 	bl	810c6d8 <HAL_GPIO_Init>
 8107d98:	e623      	b.n	81079e2 <HAL_UART_MspInit+0x52>
      Error_Handler();
 8107d9a:	f7fc fd35 	bl	8104808 <Error_Handler>
 8107d9e:	e683      	b.n	8107aa8 <HAL_UART_MspInit+0x118>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8107da0:	f44f 6300 	mov.w	r3, #2048	; 0x800
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8107da4:	a818      	add	r0, sp, #96	; 0x60
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8107da6:	9318      	str	r3, [sp, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8107da8:	f006 ffd4 	bl	810ed54 <HAL_RCCEx_PeriphCLKConfig>
 8107dac:	2800      	cmp	r0, #0
 8107dae:	d176      	bne.n	8107e9e <HAL_UART_MspInit+0x50e>
    __HAL_RCC_USART6_CLK_ENABLE();
 8107db0:	4b47      	ldr	r3, [pc, #284]	; (8107ed0 <HAL_UART_MspInit+0x540>)
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8107db2:	2140      	movs	r1, #64	; 0x40
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8107db4:	2602      	movs	r6, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8107db6:	2500      	movs	r5, #0
    __HAL_RCC_USART6_CLK_ENABLE();
 8107db8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8107dba:	2708      	movs	r7, #8
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8107dbc:	4847      	ldr	r0, [pc, #284]	; (8107edc <HAL_UART_MspInit+0x54c>)
    __HAL_RCC_USART6_CLK_ENABLE();
 8107dbe:	f042 0220 	orr.w	r2, r2, #32
 8107dc2:	645a      	str	r2, [r3, #68]	; 0x44
 8107dc4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8107dc6:	f002 0220 	and.w	r2, r2, #32
 8107dca:	9210      	str	r2, [sp, #64]	; 0x40
 8107dcc:	9a10      	ldr	r2, [sp, #64]	; 0x40
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8107dce:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8107dd0:	f042 0204 	orr.w	r2, r2, #4
 8107dd4:	631a      	str	r2, [r3, #48]	; 0x30
 8107dd6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8107dd8:	f002 0204 	and.w	r2, r2, #4
 8107ddc:	9211      	str	r2, [sp, #68]	; 0x44
 8107dde:	9a11      	ldr	r2, [sp, #68]	; 0x44
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8107de0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8107de2:	430a      	orrs	r2, r1
 8107de4:	631a      	str	r2, [r3, #48]	; 0x30
 8107de6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8107de8:	9515      	str	r5, [sp, #84]	; 0x54
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8107dea:	400b      	ands	r3, r1
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8107dec:	9516      	str	r5, [sp, #88]	; 0x58
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8107dee:	9717      	str	r7, [sp, #92]	; 0x5c
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8107df0:	9312      	str	r3, [sp, #72]	; 0x48
 8107df2:	9b12      	ldr	r3, [sp, #72]	; 0x48
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8107df4:	e9cd 1613 	strd	r1, r6, [sp, #76]	; 0x4c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8107df8:	a913      	add	r1, sp, #76	; 0x4c
 8107dfa:	f004 fc6d 	bl	810c6d8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8107dfe:	2301      	movs	r3, #1
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8107e00:	4837      	ldr	r0, [pc, #220]	; (8107ee0 <HAL_UART_MspInit+0x550>)
 8107e02:	a913      	add	r1, sp, #76	; 0x4c
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8107e04:	9315      	str	r3, [sp, #84]	; 0x54
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8107e06:	f44f 7300 	mov.w	r3, #512	; 0x200
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8107e0a:	9614      	str	r6, [sp, #80]	; 0x50
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8107e0c:	9313      	str	r3, [sp, #76]	; 0x4c
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8107e0e:	4e35      	ldr	r6, [pc, #212]	; (8107ee4 <HAL_UART_MspInit+0x554>)
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8107e10:	e9cd 5716 	strd	r5, r7, [sp, #88]	; 0x58
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8107e14:	f004 fc60 	bl	810c6d8 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8107e18:	4a33      	ldr	r2, [pc, #204]	; (8107ee8 <HAL_UART_MspInit+0x558>)
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8107e1a:	f04f 6320 	mov.w	r3, #167772160	; 0xa000000
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8107e1e:	4630      	mov	r0, r6
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8107e20:	e886 002c 	stmia.w	r6, {r2, r3, r5}
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 8107e24:	f44f 7380 	mov.w	r3, #256	; 0x100
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8107e28:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 8107e2c:	61f3      	str	r3, [r6, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8107e2e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8107e32:	e9c6 5203 	strd	r5, r2, [r6, #12]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8107e36:	e9c6 5505 	strd	r5, r5, [r6, #20]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8107e3a:	e9c6 3508 	strd	r3, r5, [r6, #32]
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8107e3e:	f002 f8df 	bl	810a000 <HAL_DMA_Init>
 8107e42:	bb48      	cbnz	r0, 8107e98 <HAL_UART_MspInit+0x508>
    hdma_usart6_tx.Instance = DMA2_Stream6;
 8107e44:	4d29      	ldr	r5, [pc, #164]	; (8107eec <HAL_UART_MspInit+0x55c>)
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 8107e46:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
    hdma_usart6_tx.Instance = DMA2_Stream6;
 8107e4a:	4929      	ldr	r1, [pc, #164]	; (8107ef0 <HAL_UART_MspInit+0x560>)
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8107e4c:	2300      	movs	r3, #0
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 8107e4e:	606a      	str	r2, [r5, #4]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 8107e50:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_usart6_tx.Instance = DMA2_Stream6;
 8107e54:	6029      	str	r1, [r5, #0]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8107e56:	2140      	movs	r1, #64	; 0x40
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 8107e58:	612a      	str	r2, [r5, #16]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8107e5a:	2204      	movs	r2, #4
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8107e5c:	60a9      	str	r1, [r5, #8]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8107e5e:	f44f 3180 	mov.w	r1, #65536	; 0x10000
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8107e62:	60eb      	str	r3, [r5, #12]
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 8107e64:	4628      	mov	r0, r5
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8107e66:	616b      	str	r3, [r5, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8107e68:	61ab      	str	r3, [r5, #24]
    hdma_usart6_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8107e6a:	632b      	str	r3, [r5, #48]	; 0x30
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8107e6c:	626a      	str	r2, [r5, #36]	; 0x24
    hdma_usart6_tx.Init.MemBurst = DMA_MBURST_INC4;
 8107e6e:	2203      	movs	r2, #3
    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 8107e70:	6726      	str	r6, [r4, #112]	; 0x70
 8107e72:	63b4      	str	r4, [r6, #56]	; 0x38
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8107e74:	e9c5 3107 	strd	r3, r1, [r5, #28]
    hdma_usart6_tx.Init.MemBurst = DMA_MBURST_INC4;
 8107e78:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8107e7c:	e9c5 230a 	strd	r2, r3, [r5, #40]	; 0x28
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 8107e80:	f002 f8be 	bl	810a000 <HAL_DMA_Init>
 8107e84:	b928      	cbnz	r0, 8107e92 <HAL_UART_MspInit+0x502>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart6_tx);
 8107e86:	66e5      	str	r5, [r4, #108]	; 0x6c
 8107e88:	63ac      	str	r4, [r5, #56]	; 0x38
}
 8107e8a:	e5aa      	b.n	81079e2 <HAL_UART_MspInit+0x52>
      Error_Handler();
 8107e8c:	f7fc fcbc 	bl	8104808 <Error_Handler>
 8107e90:	e760      	b.n	8107d54 <HAL_UART_MspInit+0x3c4>
      Error_Handler();
 8107e92:	f7fc fcb9 	bl	8104808 <Error_Handler>
 8107e96:	e7f6      	b.n	8107e86 <HAL_UART_MspInit+0x4f6>
      Error_Handler();
 8107e98:	f7fc fcb6 	bl	8104808 <Error_Handler>
 8107e9c:	e7d2      	b.n	8107e44 <HAL_UART_MspInit+0x4b4>
      Error_Handler();
 8107e9e:	f7fc fcb3 	bl	8104808 <Error_Handler>
 8107ea2:	e785      	b.n	8107db0 <HAL_UART_MspInit+0x420>
      Error_Handler();
 8107ea4:	f7fc fcb0 	bl	8104808 <Error_Handler>
 8107ea8:	e6b9      	b.n	8107c1e <HAL_UART_MspInit+0x28e>
      Error_Handler();
 8107eaa:	f7fc fcad 	bl	8104808 <Error_Handler>
 8107eae:	e69c      	b.n	8107bea <HAL_UART_MspInit+0x25a>
      Error_Handler();
 8107eb0:	f7fc fcaa 	bl	8104808 <Error_Handler>
 8107eb4:	e64c      	b.n	8107b50 <HAL_UART_MspInit+0x1c0>
      Error_Handler();
 8107eb6:	f7fc fca7 	bl	8104808 <Error_Handler>
 8107eba:	e6ea      	b.n	8107c92 <HAL_UART_MspInit+0x302>
      Error_Handler();
 8107ebc:	f7fc fca4 	bl	8104808 <Error_Handler>
 8107ec0:	e59b      	b.n	81079fa <HAL_UART_MspInit+0x6a>
      Error_Handler();
 8107ec2:	f7fc fca1 	bl	8104808 <Error_Handler>
 8107ec6:	e5db      	b.n	8107a80 <HAL_UART_MspInit+0xf0>
      Error_Handler();
 8107ec8:	f7fc fc9e 	bl	8104808 <Error_Handler>
 8107ecc:	e717      	b.n	8107cfe <HAL_UART_MspInit+0x36e>
 8107ece:	bf00      	nop
 8107ed0:	40023800 	.word	0x40023800
 8107ed4:	40021400 	.word	0x40021400
 8107ed8:	40020c00 	.word	0x40020c00
 8107edc:	40020800 	.word	0x40020800
 8107ee0:	40021800 	.word	0x40021800
 8107ee4:	200024bc 	.word	0x200024bc
 8107ee8:	40026428 	.word	0x40026428
 8107eec:	2000251c 	.word	0x2000251c
 8107ef0:	400264a0 	.word	0x400264a0

08107ef4 <HAL_UART_MspDeInit>:
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
  if(huart->Instance==UART4)
 8107ef4:	4a4f      	ldr	r2, [pc, #316]	; (8108034 <HAL_UART_MspDeInit+0x140>)
 8107ef6:	6803      	ldr	r3, [r0, #0]
 8107ef8:	4293      	cmp	r3, r2
{
 8107efa:	b510      	push	{r4, lr}
  if(huart->Instance==UART4)
 8107efc:	d025      	beq.n	8107f4a <HAL_UART_MspDeInit+0x56>

  /* USER CODE BEGIN UART4_MspDeInit 1 */

  /* USER CODE END UART4_MspDeInit 1 */
  }
  else if(huart->Instance==UART5)
 8107efe:	4a4e      	ldr	r2, [pc, #312]	; (8108038 <HAL_UART_MspDeInit+0x144>)
 8107f00:	4604      	mov	r4, r0
 8107f02:	4293      	cmp	r3, r2
 8107f04:	d038      	beq.n	8107f78 <HAL_UART_MspDeInit+0x84>
    HAL_NVIC_DisableIRQ(UART5_IRQn);
  /* USER CODE BEGIN UART5_MspDeInit 1 */

  /* USER CODE END UART5_MspDeInit 1 */
  }
  else if(huart->Instance==UART7)
 8107f06:	4a4d      	ldr	r2, [pc, #308]	; (810803c <HAL_UART_MspDeInit+0x148>)
 8107f08:	4293      	cmp	r3, r2
 8107f0a:	d050      	beq.n	8107fae <HAL_UART_MspDeInit+0xba>

  /* USER CODE BEGIN UART7_MspDeInit 1 */

  /* USER CODE END UART7_MspDeInit 1 */
  }
  else if(huart->Instance==UART8)
 8107f0c:	4a4c      	ldr	r2, [pc, #304]	; (8108040 <HAL_UART_MspDeInit+0x14c>)
 8107f0e:	4293      	cmp	r3, r2
 8107f10:	d009      	beq.n	8107f26 <HAL_UART_MspDeInit+0x32>
    HAL_NVIC_DisableIRQ(UART8_IRQn);
  /* USER CODE BEGIN UART8_MspDeInit 1 */

  /* USER CODE END UART8_MspDeInit 1 */
  }
  else if(huart->Instance==USART2)
 8107f12:	4a4c      	ldr	r2, [pc, #304]	; (8108044 <HAL_UART_MspDeInit+0x150>)
 8107f14:	4293      	cmp	r3, r2
 8107f16:	d056      	beq.n	8107fc6 <HAL_UART_MspDeInit+0xd2>
    HAL_NVIC_DisableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }
  else if(huart->Instance==USART3)
 8107f18:	4a4b      	ldr	r2, [pc, #300]	; (8108048 <HAL_UART_MspDeInit+0x154>)
 8107f1a:	4293      	cmp	r3, r2
 8107f1c:	d062      	beq.n	8107fe4 <HAL_UART_MspDeInit+0xf0>

  /* USER CODE BEGIN USART3_MspDeInit 1 */

  /* USER CODE END USART3_MspDeInit 1 */
  }
  else if(huart->Instance==USART6)
 8107f1e:	4a4b      	ldr	r2, [pc, #300]	; (810804c <HAL_UART_MspDeInit+0x158>)
 8107f20:	4293      	cmp	r3, r2
 8107f22:	d06c      	beq.n	8107ffe <HAL_UART_MspDeInit+0x10a>
  /* USER CODE BEGIN USART6_MspDeInit 1 */

  /* USER CODE END USART6_MspDeInit 1 */
  }

}
 8107f24:	bd10      	pop	{r4, pc}
    __HAL_RCC_UART8_CLK_DISABLE();
 8107f26:	f502 32de 	add.w	r2, r2, #113664	; 0x1bc00
    HAL_GPIO_DeInit(GPIOE, GPIO_PIN_0|GPIO_PIN_1);
 8107f2a:	2103      	movs	r1, #3
 8107f2c:	4848      	ldr	r0, [pc, #288]	; (8108050 <HAL_UART_MspDeInit+0x15c>)
    __HAL_RCC_UART8_CLK_DISABLE();
 8107f2e:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8107f30:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8107f34:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOE, GPIO_PIN_0|GPIO_PIN_1);
 8107f36:	f004 fd75 	bl	810ca24 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(huart->hdmarx);
 8107f3a:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8107f3c:	f002 fa0c 	bl	810a358 <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(UART8_IRQn);
 8107f40:	2053      	movs	r0, #83	; 0x53
}
 8107f42:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_NVIC_DisableIRQ(UART8_IRQn);
 8107f46:	f001 bda7 	b.w	8109a98 <HAL_NVIC_DisableIRQ>
    __HAL_RCC_UART4_CLK_DISABLE();
 8107f4a:	f502 32f6 	add.w	r2, r2, #125952	; 0x1ec00
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_15);
 8107f4e:	f248 0101 	movw	r1, #32769	; 0x8001
 8107f52:	4840      	ldr	r0, [pc, #256]	; (8108054 <HAL_UART_MspDeInit+0x160>)
    __HAL_RCC_UART4_CLK_DISABLE();
 8107f54:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8107f56:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8107f5a:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_15);
 8107f5c:	f004 fd62 	bl	810ca24 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_15);
 8107f60:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8107f64:	483c      	ldr	r0, [pc, #240]	; (8108058 <HAL_UART_MspDeInit+0x164>)
 8107f66:	f004 fd5d 	bl	810ca24 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_11);
 8107f6a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8107f6e:	483b      	ldr	r0, [pc, #236]	; (810805c <HAL_UART_MspDeInit+0x168>)
}
 8107f70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_11);
 8107f74:	f004 bd56 	b.w	810ca24 <HAL_GPIO_DeInit>
    __HAL_RCC_UART5_CLK_DISABLE();
 8107f78:	f502 32f4 	add.w	r2, r2, #124928	; 0x1e800
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_12);
 8107f7c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8107f80:	4835      	ldr	r0, [pc, #212]	; (8108058 <HAL_UART_MspDeInit+0x164>)
    __HAL_RCC_UART5_CLK_DISABLE();
 8107f82:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8107f84:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8107f88:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_12);
 8107f8a:	f004 fd4b 	bl	810ca24 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_12);
 8107f8e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8107f92:	4832      	ldr	r0, [pc, #200]	; (810805c <HAL_UART_MspDeInit+0x168>)
 8107f94:	f004 fd46 	bl	810ca24 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(huart->hdmarx);
 8107f98:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8107f9a:	f002 f9dd 	bl	810a358 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(huart->hdmatx);
 8107f9e:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8107fa0:	f002 f9da 	bl	810a358 <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(UART5_IRQn);
 8107fa4:	2035      	movs	r0, #53	; 0x35
}
 8107fa6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_NVIC_DisableIRQ(UART5_IRQn);
 8107faa:	f001 bd75 	b.w	8109a98 <HAL_NVIC_DisableIRQ>
    __HAL_RCC_UART7_CLK_DISABLE();
 8107fae:	f502 32e0 	add.w	r2, r2, #114688	; 0x1c000
    HAL_GPIO_DeInit(GPIOF, GPIO_PIN_6|GPIO_PIN_7);
 8107fb2:	21c0      	movs	r1, #192	; 0xc0
 8107fb4:	482a      	ldr	r0, [pc, #168]	; (8108060 <HAL_UART_MspDeInit+0x16c>)
    __HAL_RCC_UART7_CLK_DISABLE();
 8107fb6:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8107fb8:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
}
 8107fbc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    __HAL_RCC_UART7_CLK_DISABLE();
 8107fc0:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOF, GPIO_PIN_6|GPIO_PIN_7);
 8107fc2:	f004 bd2f 	b.w	810ca24 <HAL_GPIO_DeInit>
    __HAL_RCC_USART2_CLK_DISABLE();
 8107fc6:	f502 32fa 	add.w	r2, r2, #128000	; 0x1f400
    HAL_GPIO_DeInit(GPIOD, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6);
 8107fca:	4826      	ldr	r0, [pc, #152]	; (8108064 <HAL_UART_MspDeInit+0x170>)
 8107fcc:	2170      	movs	r1, #112	; 0x70
    __HAL_RCC_USART2_CLK_DISABLE();
 8107fce:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8107fd0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8107fd4:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOD, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6);
 8107fd6:	f004 fd25 	bl	810ca24 <HAL_GPIO_DeInit>
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 8107fda:	2026      	movs	r0, #38	; 0x26
}
 8107fdc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 8107fe0:	f001 bd5a 	b.w	8109a98 <HAL_NVIC_DisableIRQ>
    __HAL_RCC_USART3_CLK_DISABLE();
 8107fe4:	f502 32f8 	add.w	r2, r2, #126976	; 0x1f000
    HAL_GPIO_DeInit(GPIOD, STLK_RX_Pin|STLK_TX_Pin);
 8107fe8:	f44f 7140 	mov.w	r1, #768	; 0x300
 8107fec:	481d      	ldr	r0, [pc, #116]	; (8108064 <HAL_UART_MspDeInit+0x170>)
    __HAL_RCC_USART3_CLK_DISABLE();
 8107fee:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8107ff0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
}
 8107ff4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    __HAL_RCC_USART3_CLK_DISABLE();
 8107ff8:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOD, STLK_RX_Pin|STLK_TX_Pin);
 8107ffa:	f004 bd13 	b.w	810ca24 <HAL_GPIO_DeInit>
    __HAL_RCC_USART6_CLK_DISABLE();
 8107ffe:	f502 3292 	add.w	r2, r2, #74752	; 0x12400
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_6);
 8108002:	2140      	movs	r1, #64	; 0x40
 8108004:	4815      	ldr	r0, [pc, #84]	; (810805c <HAL_UART_MspDeInit+0x168>)
    __HAL_RCC_USART6_CLK_DISABLE();
 8108006:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8108008:	f023 0320 	bic.w	r3, r3, #32
 810800c:	6453      	str	r3, [r2, #68]	; 0x44
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_6);
 810800e:	f004 fd09 	bl	810ca24 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOG, GPIO_PIN_9);
 8108012:	f44f 7100 	mov.w	r1, #512	; 0x200
 8108016:	4814      	ldr	r0, [pc, #80]	; (8108068 <HAL_UART_MspDeInit+0x174>)
 8108018:	f004 fd04 	bl	810ca24 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(huart->hdmarx);
 810801c:	6f20      	ldr	r0, [r4, #112]	; 0x70
 810801e:	f002 f99b 	bl	810a358 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(huart->hdmatx);
 8108022:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8108024:	f002 f998 	bl	810a358 <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(USART6_IRQn);
 8108028:	2047      	movs	r0, #71	; 0x47
}
 810802a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_NVIC_DisableIRQ(USART6_IRQn);
 810802e:	f001 bd33 	b.w	8109a98 <HAL_NVIC_DisableIRQ>
 8108032:	bf00      	nop
 8108034:	40004c00 	.word	0x40004c00
 8108038:	40005000 	.word	0x40005000
 810803c:	40007800 	.word	0x40007800
 8108040:	40007c00 	.word	0x40007c00
 8108044:	40004400 	.word	0x40004400
 8108048:	40004800 	.word	0x40004800
 810804c:	40011400 	.word	0x40011400
 8108050:	40021000 	.word	0x40021000
 8108054:	40020000 	.word	0x40020000
 8108058:	40020400 	.word	0x40020400
 810805c:	40020800 	.word	0x40020800
 8108060:	40021400 	.word	0x40021400
 8108064:	40020c00 	.word	0x40020c00
 8108068:	40021800 	.word	0x40021800

0810806c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 810806c:	b530      	push	{r4, r5, lr}
 810806e:	4601      	mov	r1, r0
 8108070:	b089      	sub	sp, #36	; 0x24
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  /*Configure the TIM12 IRQ priority */
  HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, TickPriority ,0);
 8108072:	2200      	movs	r2, #0
 8108074:	202b      	movs	r0, #43	; 0x2b
 8108076:	f001 fcb1 	bl	81099dc <HAL_NVIC_SetPriority>

  /* Enable the TIM12 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 810807a:	202b      	movs	r0, #43	; 0x2b
 810807c:	f001 fcf8 	bl	8109a70 <HAL_NVIC_EnableIRQ>

  /* Enable TIM12 clock */
  __HAL_RCC_TIM12_CLK_ENABLE();
 8108080:	4b15      	ldr	r3, [pc, #84]	; (81080d8 <HAL_InitTick+0x6c>)

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8108082:	a901      	add	r1, sp, #4
 8108084:	a803      	add	r0, sp, #12
  __HAL_RCC_TIM12_CLK_ENABLE();
 8108086:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
  /* Compute the prescaler value to have TIM12 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);

  /* Initialize TIM12 */
  htim12.Instance = TIM12;
 8108088:	4c14      	ldr	r4, [pc, #80]	; (81080dc <HAL_InitTick+0x70>)
  __HAL_RCC_TIM12_CLK_ENABLE();
 810808a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 810808e:	4d14      	ldr	r5, [pc, #80]	; (81080e0 <HAL_InitTick+0x74>)
  __HAL_RCC_TIM12_CLK_ENABLE();
 8108090:	641a      	str	r2, [r3, #64]	; 0x40
 8108092:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8108094:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8108098:	9302      	str	r3, [sp, #8]
 810809a:	9b02      	ldr	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 810809c:	f006 fe38 	bl	810ed10 <HAL_RCC_GetClockConfig>
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 81080a0:	f006 fe16 	bl	810ecd0 <HAL_RCC_GetPCLK1Freq>
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim12.Init.Period = (1000000U / 1000U) - 1U;
  htim12.Init.Prescaler = uwPrescalerValue;
  htim12.Init.ClockDivision = 0;
 81080a4:	2200      	movs	r2, #0
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 81080a6:	0043      	lsls	r3, r0, #1
  htim12.Instance = TIM12;
 81080a8:	490e      	ldr	r1, [pc, #56]	; (81080e4 <HAL_InitTick+0x78>)
  htim12.Init.ClockDivision = 0;
 81080aa:	6122      	str	r2, [r4, #16]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;

  if(HAL_TIM_Base_Init(&htim12) == HAL_OK)
 81080ac:	4620      	mov	r0, r4
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 81080ae:	60a2      	str	r2, [r4, #8]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 81080b0:	fba5 2303 	umull	r2, r3, r5, r3
  htim12.Init.Period = (1000000U / 1000U) - 1U;
 81080b4:	f240 32e7 	movw	r2, #999	; 0x3e7
  htim12.Instance = TIM12;
 81080b8:	6021      	str	r1, [r4, #0]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 81080ba:	0c9b      	lsrs	r3, r3, #18
  htim12.Init.Period = (1000000U / 1000U) - 1U;
 81080bc:	60e2      	str	r2, [r4, #12]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 81080be:	3b01      	subs	r3, #1
  htim12.Init.Prescaler = uwPrescalerValue;
 81080c0:	6063      	str	r3, [r4, #4]
  if(HAL_TIM_Base_Init(&htim12) == HAL_OK)
 81080c2:	f009 f917 	bl	81112f4 <HAL_TIM_Base_Init>
 81080c6:	b110      	cbz	r0, 81080ce <HAL_InitTick+0x62>
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim12);
  }

  /* Return function status */
  return HAL_ERROR;
 81080c8:	2001      	movs	r0, #1
}
 81080ca:	b009      	add	sp, #36	; 0x24
 81080cc:	bd30      	pop	{r4, r5, pc}
    return HAL_TIM_Base_Start_IT(&htim12);
 81080ce:	4620      	mov	r0, r4
 81080d0:	f008 fae4 	bl	811069c <HAL_TIM_Base_Start_IT>
}
 81080d4:	b009      	add	sp, #36	; 0x24
 81080d6:	bd30      	pop	{r4, r5, pc}
 81080d8:	40023800 	.word	0x40023800
 81080dc:	20003400 	.word	0x20003400
 81080e0:	431bde83 	.word	0x431bde83
 81080e4:	40001800 	.word	0x40001800

081080e8 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 81080e8:	4770      	bx	lr
 81080ea:	bf00      	nop

081080ec <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 81080ec:	e7fe      	b.n	81080ec <HardFault_Handler>
 81080ee:	bf00      	nop

081080f0 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 81080f0:	e7fe      	b.n	81080f0 <MemManage_Handler>
 81080f2:	bf00      	nop

081080f4 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 81080f4:	e7fe      	b.n	81080f4 <BusFault_Handler>
 81080f6:	bf00      	nop

081080f8 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 81080f8:	e7fe      	b.n	81080f8 <UsageFault_Handler>
 81080fa:	bf00      	nop

081080fc <RCC_IRQHandler>:
 81080fc:	4770      	bx	lr
 81080fe:	bf00      	nop

08108100 <DMA1_Stream0_IRQHandler>:
void DMA1_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_rx);
 8108100:	4801      	ldr	r0, [pc, #4]	; (8108108 <DMA1_Stream0_IRQHandler+0x8>)
 8108102:	f002 ba95 	b.w	810a630 <HAL_DMA_IRQHandler>
 8108106:	bf00      	nop
 8108108:	2000239c 	.word	0x2000239c

0810810c <DMA1_Stream1_IRQHandler>:
void DMA1_Stream1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_up_ch3);
 810810c:	4801      	ldr	r0, [pc, #4]	; (8108114 <DMA1_Stream1_IRQHandler+0x8>)
 810810e:	f002 ba8f 	b.w	810a630 <HAL_DMA_IRQHandler>
 8108112:	bf00      	nop
 8108114:	2000233c 	.word	0x2000233c

08108118 <DMA1_Stream5_IRQHandler>:
void DMA1_Stream5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1);
 8108118:	4801      	ldr	r0, [pc, #4]	; (8108120 <DMA1_Stream5_IRQHandler+0x8>)
 810811a:	f002 ba89 	b.w	810a630 <HAL_DMA_IRQHandler>
 810811e:	bf00      	nop
 8108120:	200022dc 	.word	0x200022dc

08108124 <DMA1_Stream6_IRQHandler>:
void DMA1_Stream6_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart8_rx);
 8108124:	4801      	ldr	r0, [pc, #4]	; (810812c <DMA1_Stream6_IRQHandler+0x8>)
 8108126:	f002 ba83 	b.w	810a630 <HAL_DMA_IRQHandler>
 810812a:	bf00      	nop
 810812c:	2000245c 	.word	0x2000245c

08108130 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8108130:	b508      	push	{r3, lr}
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8108132:	4805      	ldr	r0, [pc, #20]	; (8108148 <ADC_IRQHandler+0x18>)
 8108134:	f001 fa2e 	bl	8109594 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8108138:	4804      	ldr	r0, [pc, #16]	; (810814c <ADC_IRQHandler+0x1c>)
 810813a:	f001 fa2b 	bl	8109594 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc3);
 810813e:	4804      	ldr	r0, [pc, #16]	; (8108150 <ADC_IRQHandler+0x20>)
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8108140:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_ADC_IRQHandler(&hadc3);
 8108144:	f001 ba26 	b.w	8109594 <HAL_ADC_IRQHandler>
 8108148:	2000216c 	.word	0x2000216c
 810814c:	200021b4 	.word	0x200021b4
 8108150:	200021fc 	.word	0x200021fc

08108154 <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8108154:	4801      	ldr	r0, [pc, #4]	; (810815c <TIM2_IRQHandler+0x8>)
 8108156:	f008 bf45 	b.w	8110fe4 <HAL_TIM_IRQHandler>
 810815a:	bf00      	nop
 810815c:	20002844 	.word	0x20002844

08108160 <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8108160:	4801      	ldr	r0, [pc, #4]	; (8108168 <TIM3_IRQHandler+0x8>)
 8108162:	f008 bf3f 	b.w	8110fe4 <HAL_TIM_IRQHandler>
 8108166:	bf00      	nop
 8108168:	20002890 	.word	0x20002890

0810816c <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 810816c:	4801      	ldr	r0, [pc, #4]	; (8108174 <USART2_IRQHandler+0x8>)
 810816e:	f00b b9bd 	b.w	81134ec <HAL_UART_IRQHandler>
 8108172:	bf00      	nop
 8108174:	20002a0c 	.word	0x20002a0c

08108178 <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_Btn_Pin);
 8108178:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 810817c:	f004 bd8a 	b.w	810cc94 <HAL_GPIO_EXTI_IRQHandler>

08108180 <TIM8_BRK_TIM12_IRQHandler>:
void TIM8_BRK_TIM12_IRQHandler(void)
{
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim12);
 8108180:	4801      	ldr	r0, [pc, #4]	; (8108188 <TIM8_BRK_TIM12_IRQHandler+0x8>)
 8108182:	f008 bf2f 	b.w	8110fe4 <HAL_TIM_IRQHandler>
 8108186:	bf00      	nop
 8108188:	20003400 	.word	0x20003400

0810818c <TIM8_TRG_COM_TIM14_IRQHandler>:
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 810818c:	4801      	ldr	r0, [pc, #4]	; (8108194 <TIM8_TRG_COM_TIM14_IRQHandler+0x8>)
 810818e:	f008 bf29 	b.w	8110fe4 <HAL_TIM_IRQHandler>
 8108192:	bf00      	nop
 8108194:	200027f8 	.word	0x200027f8

08108198 <DMA1_Stream7_IRQHandler>:
void DMA1_Stream7_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_tx);
 8108198:	4801      	ldr	r0, [pc, #4]	; (81081a0 <DMA1_Stream7_IRQHandler+0x8>)
 810819a:	f002 ba49 	b.w	810a630 <HAL_DMA_IRQHandler>
 810819e:	bf00      	nop
 81081a0:	200023fc 	.word	0x200023fc

081081a4 <TIM5_IRQHandler>:
void TIM5_IRQHandler(void)
{
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 81081a4:	4801      	ldr	r0, [pc, #4]	; (81081ac <TIM5_IRQHandler+0x8>)
 81081a6:	f008 bf1d 	b.w	8110fe4 <HAL_TIM_IRQHandler>
 81081aa:	bf00      	nop
 81081ac:	20002928 	.word	0x20002928

081081b0 <UART5_IRQHandler>:
void UART5_IRQHandler(void)
{
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 81081b0:	4801      	ldr	r0, [pc, #4]	; (81081b8 <UART5_IRQHandler+0x8>)
 81081b2:	f00b b99b 	b.w	81134ec <HAL_UART_IRQHandler>
 81081b6:	bf00      	nop
 81081b8:	20002b98 	.word	0x20002b98

081081bc <TIM6_DAC_IRQHandler>:
void TIM6_DAC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac);
 81081bc:	4804      	ldr	r0, [pc, #16]	; (81081d0 <TIM6_DAC_IRQHandler+0x14>)
{
 81081be:	b508      	push	{r3, lr}
  HAL_DAC_IRQHandler(&hdac);
 81081c0:	f001 fe68 	bl	8109e94 <HAL_DAC_IRQHandler>
  HAL_TIM_IRQHandler(&htim6);
 81081c4:	4803      	ldr	r0, [pc, #12]	; (81081d4 <TIM6_DAC_IRQHandler+0x18>)
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 81081c6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_TIM_IRQHandler(&htim6);
 81081ca:	f008 bf0b 	b.w	8110fe4 <HAL_TIM_IRQHandler>
 81081ce:	bf00      	nop
 81081d0:	20002268 	.word	0x20002268
 81081d4:	20002974 	.word	0x20002974

081081d8 <DMA2_Stream1_IRQHandler>:
void DMA2_Stream1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 81081d8:	4801      	ldr	r0, [pc, #4]	; (81081e0 <DMA2_Stream1_IRQHandler+0x8>)
 81081da:	f002 ba29 	b.w	810a630 <HAL_DMA_IRQHandler>
 81081de:	bf00      	nop
 81081e0:	200024bc 	.word	0x200024bc

081081e4 <DMA2_Stream4_IRQHandler>:
void DMA2_Stream4_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 81081e4:	4801      	ldr	r0, [pc, #4]	; (81081ec <DMA2_Stream4_IRQHandler+0x8>)
 81081e6:	f002 ba23 	b.w	810a630 <HAL_DMA_IRQHandler>
 81081ea:	bf00      	nop
 81081ec:	2000227c 	.word	0x2000227c

081081f0 <ETH_IRQHandler>:
void ETH_IRQHandler(void)
{
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 81081f0:	4801      	ldr	r0, [pc, #4]	; (81081f8 <ETH_IRQHandler+0x8>)
 81081f2:	f003 b9a1 	b.w	810b538 <HAL_ETH_IRQHandler>
 81081f6:	bf00      	nop
 81081f8:	20006624 	.word	0x20006624

081081fc <OTG_FS_IRQHandler>:
void OTG_FS_IRQHandler(void)
{
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 81081fc:	4801      	ldr	r0, [pc, #4]	; (8108204 <OTG_FS_IRQHandler+0x8>)
 81081fe:	f005 bc67 	b.w	810dad0 <HAL_PCD_IRQHandler>
 8108202:	bf00      	nop
 8108204:	2002fcc0 	.word	0x2002fcc0

08108208 <DMA2_Stream6_IRQHandler>:
void DMA2_Stream6_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 8108208:	4801      	ldr	r0, [pc, #4]	; (8108210 <DMA2_Stream6_IRQHandler+0x8>)
 810820a:	f002 ba11 	b.w	810a630 <HAL_DMA_IRQHandler>
 810820e:	bf00      	nop
 8108210:	2000251c 	.word	0x2000251c

08108214 <USART6_IRQHandler>:
void USART6_IRQHandler(void)
{
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8108214:	4801      	ldr	r0, [pc, #4]	; (810821c <USART6_IRQHandler+0x8>)
 8108216:	f00b b969 	b.w	81134ec <HAL_UART_IRQHandler>
 810821a:	bf00      	nop
 810821c:	20002c1c 	.word	0x20002c1c

08108220 <FPU_IRQHandler>:
 8108220:	4770      	bx	lr
 8108222:	bf00      	nop

08108224 <UART8_IRQHandler>:
void UART8_IRQHandler(void)
{
  /* USER CODE BEGIN UART8_IRQn 0 */

  /* USER CODE END UART8_IRQn 0 */
  HAL_UART_IRQHandler(&huart8);
 8108224:	4801      	ldr	r0, [pc, #4]	; (810822c <UART8_IRQHandler+0x8>)
 8108226:	f00b b961 	b.w	81134ec <HAL_UART_IRQHandler>
 810822a:	bf00      	nop
 810822c:	20002d24 	.word	0x20002d24

08108230 <_getpid>:
void initialise_monitor_handles() {
}

int _getpid(void) {
	return 1;
}
 8108230:	2001      	movs	r0, #1
 8108232:	4770      	bx	lr

08108234 <_kill>:

int _kill(int pid, int sig) {
	errno = EINVAL;
 8108234:	4b02      	ldr	r3, [pc, #8]	; (8108240 <_kill+0xc>)
 8108236:	2216      	movs	r2, #22
	return -1;
}
 8108238:	f04f 30ff 	mov.w	r0, #4294967295
	errno = EINVAL;
 810823c:	601a      	str	r2, [r3, #0]
}
 810823e:	4770      	bx	lr
 8108240:	200300d4 	.word	0x200300d4

08108244 <_exit>:
	errno = EINVAL;
 8108244:	4b01      	ldr	r3, [pc, #4]	; (810824c <_exit+0x8>)
 8108246:	2216      	movs	r2, #22
 8108248:	601a      	str	r2, [r3, #0]

void _exit(int status) {
	_kill(status, -1);
	while (1) {
 810824a:	e7fe      	b.n	810824a <_exit+0x6>
 810824c:	200300d4 	.word	0x200300d4

08108250 <_read>:
	} /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len) {
 8108250:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8108252:	1e16      	subs	r6, r2, #0
 8108254:	dd07      	ble.n	8108266 <_read+0x16>
 8108256:	460c      	mov	r4, r1
 8108258:	198d      	adds	r5, r1, r6
		*ptr++ = __io_getchar();
 810825a:	f3af 8000 	nop.w
 810825e:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8108262:	42a5      	cmp	r5, r4
 8108264:	d1f9      	bne.n	810825a <_read+0xa>
	}

	return len;
}
 8108266:	4630      	mov	r0, r6
 8108268:	bd70      	pop	{r4, r5, r6, pc}
 810826a:	bf00      	nop

0810826c <_close>:
	return len;
}

int _close(int file) {
	return -1;
}
 810826c:	f04f 30ff 	mov.w	r0, #4294967295
 8108270:	4770      	bx	lr
 8108272:	bf00      	nop

08108274 <_fstat>:

int _fstat(int file, struct stat *st) {
	st->st_mode = S_IFCHR;
 8108274:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	return 0;
}
 8108278:	2000      	movs	r0, #0
	st->st_mode = S_IFCHR;
 810827a:	604b      	str	r3, [r1, #4]
}
 810827c:	4770      	bx	lr
 810827e:	bf00      	nop

08108280 <_isatty>:

int _isatty(int file) {
	return 1;
}
 8108280:	2001      	movs	r0, #1
 8108282:	4770      	bx	lr

08108284 <_lseek>:

int _lseek(int file, int ptr, int dir) {
	return 0;
}
 8108284:	2000      	movs	r0, #0
 8108286:	4770      	bx	lr

08108288 <_sbrk>:
	const uint32_t stack_limit = (uint32_t) &_estack - (uint32_t) &_Min_Stack_Size;
	const uint8_t *max_heap = (uint8_t*) stack_limit;
	uint8_t *prev_heap_end;

	/* Initalize heap end at first call */
	if (NULL == __sbrk_heap_end) {
 8108288:	490d      	ldr	r1, [pc, #52]	; (81082c0 <_sbrk+0x38>)
void* _sbrk(ptrdiff_t incr) {
 810828a:	4603      	mov	r3, r0
	const uint32_t stack_limit = (uint32_t) &_estack - (uint32_t) &_Min_Stack_Size;
 810828c:	4a0d      	ldr	r2, [pc, #52]	; (81082c4 <_sbrk+0x3c>)
	if (NULL == __sbrk_heap_end) {
 810828e:	6808      	ldr	r0, [r1, #0]
void* _sbrk(ptrdiff_t incr) {
 8108290:	b410      	push	{r4}
	const uint32_t stack_limit = (uint32_t) &_estack - (uint32_t) &_Min_Stack_Size;
 8108292:	4c0d      	ldr	r4, [pc, #52]	; (81082c8 <_sbrk+0x40>)
 8108294:	1b12      	subs	r2, r2, r4
	if (NULL == __sbrk_heap_end) {
 8108296:	b170      	cbz	r0, 81082b6 <_sbrk+0x2e>
		__sbrk_heap_end = &_end;
	}

	/* Protect heap from growing into the reserved MSP stack */
	if (__sbrk_heap_end + incr > max_heap) {
 8108298:	4403      	add	r3, r0
 810829a:	4293      	cmp	r3, r2
 810829c:	d803      	bhi.n	81082a6 <_sbrk+0x1e>

	prev_heap_end = __sbrk_heap_end;
	__sbrk_heap_end += incr;

	return (void*) prev_heap_end;
}
 810829e:	f85d 4b04 	ldr.w	r4, [sp], #4
	__sbrk_heap_end += incr;
 81082a2:	600b      	str	r3, [r1, #0]
}
 81082a4:	4770      	bx	lr
		errno = ENOMEM;
 81082a6:	4b09      	ldr	r3, [pc, #36]	; (81082cc <_sbrk+0x44>)
 81082a8:	220c      	movs	r2, #12
		return (void*) -1;
 81082aa:	f04f 30ff 	mov.w	r0, #4294967295
}
 81082ae:	f85d 4b04 	ldr.w	r4, [sp], #4
		errno = ENOMEM;
 81082b2:	601a      	str	r2, [r3, #0]
}
 81082b4:	4770      	bx	lr
		__sbrk_heap_end = &_end;
 81082b6:	4c06      	ldr	r4, [pc, #24]	; (81082d0 <_sbrk+0x48>)
 81082b8:	4620      	mov	r0, r4
 81082ba:	600c      	str	r4, [r1, #0]
 81082bc:	e7ec      	b.n	8108298 <_sbrk+0x10>
 81082be:	bf00      	nop
 81082c0:	20003450 	.word	0x20003450
 81082c4:	20080000 	.word	0x20080000
 81082c8:	00007800 	.word	0x00007800
 81082cc:	200300d4 	.word	0x200300d4
 81082d0:	20030100 	.word	0x20030100

081082d4 <SystemInit>:
 * @retval None
 */
void SystemInit(void) {
	/* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 81082d4:	4a0f      	ldr	r2, [pc, #60]	; (8108314 <SystemInit+0x40>)
  #endif
	/* Reset the RCC clock configuration to the default reset state ------------*/
	/* Set HSION bit */
	RCC->CR |= (uint32_t) 0x00000001;
 81082d6:	4b10      	ldr	r3, [pc, #64]	; (8108318 <SystemInit+0x44>)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 81082d8:	f8d2 0088 	ldr.w	r0, [r2, #136]	; 0x88

	/* Reset CFGR register */
	RCC->CFGR = 0x00000000;

	/* Reset HSEON, CSSON and PLLON bits */
	RCC->CR &= (uint32_t) 0xFEF6FFFF;
 81082dc:	490f      	ldr	r1, [pc, #60]	; (810831c <SystemInit+0x48>)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 81082de:	f440 0070 	orr.w	r0, r0, #15728640	; 0xf00000
void SystemInit(void) {
 81082e2:	b410      	push	{r4}
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 81082e4:	f8c2 0088 	str.w	r0, [r2, #136]	; 0x88
	RCC->CFGR = 0x00000000;
 81082e8:	2400      	movs	r4, #0
	RCC->CR |= (uint32_t) 0x00000001;
 81082ea:	6818      	ldr	r0, [r3, #0]
 81082ec:	f040 0001 	orr.w	r0, r0, #1
 81082f0:	6018      	str	r0, [r3, #0]
	RCC->CFGR = 0x00000000;
 81082f2:	609c      	str	r4, [r3, #8]
	RCC->CR &= (uint32_t) 0xFEF6FFFF;
 81082f4:	6818      	ldr	r0, [r3, #0]
 81082f6:	4001      	ands	r1, r0

	/* Reset PLLCFGR register */
	RCC->PLLCFGR = 0x24003010;
 81082f8:	4809      	ldr	r0, [pc, #36]	; (8108320 <SystemInit+0x4c>)
	RCC->CR &= (uint32_t) 0xFEF6FFFF;
 81082fa:	6019      	str	r1, [r3, #0]
	RCC->PLLCFGR = 0x24003010;
 81082fc:	6058      	str	r0, [r3, #4]

	/* Reset HSEBYP bit */
	RCC->CR &= (uint32_t) 0xFFFBFFFF;
 81082fe:	6819      	ldr	r1, [r3, #0]
#else
  extern unsigned int* _progstart;

//	SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
//	SCB->VTOR = 0x8100000 | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
	SCB->VTOR = (unsigned long)&_progstart | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8108300:	4808      	ldr	r0, [pc, #32]	; (8108324 <SystemInit+0x50>)
	RCC->CR &= (uint32_t) 0xFFFBFFFF;
 8108302:	f421 2180 	bic.w	r1, r1, #262144	; 0x40000
 8108306:	6019      	str	r1, [r3, #0]
	RCC->CIR = 0x00000000;
 8108308:	60dc      	str	r4, [r3, #12]

#endif
}
 810830a:	f85d 4b04 	ldr.w	r4, [sp], #4
	SCB->VTOR = (unsigned long)&_progstart | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 810830e:	6090      	str	r0, [r2, #8]
}
 8108310:	4770      	bx	lr
 8108312:	bf00      	nop
 8108314:	e000ed00 	.word	0xe000ed00
 8108318:	40023800 	.word	0x40023800
 810831c:	fef6ffff 	.word	0xfef6ffff
 8108320:	24003010 	.word	0x24003010
 8108324:	08100000 	.word	0x08100000

08108328 <dnsfound>:
}

// Delayed DNS lookup result callback

void dnsfound(const char *name, const ip_addr_t *ipaddr, void *callback_arg) {
	if (ipaddr->addr == NULL) {
 8108328:	680b      	ldr	r3, [r1, #0]
 810832a:	4a03      	ldr	r2, [pc, #12]	; (8108338 <dnsfound+0x10>)
		ip_ready = -1;
 810832c:	2b00      	cmp	r3, #0
 810832e:	bf08      	it	eq
 8108330:	f04f 33ff 	moveq.w	r3, #4294967295
 8108334:	6013      	str	r3, [r2, #0]
	} else
		ip_ready = ipaddr->addr;
}
 8108336:	4770      	bx	lr
 8108338:	20003464 	.word	0x20003464

0810833c <myreboot>:
void myreboot(char *msg) {
 810833c:	4601      	mov	r1, r0
	printf("%s, ... rebooting\n", msg);
 810833e:	480a      	ldr	r0, [pc, #40]	; (8108368 <myreboot+0x2c>)
void myreboot(char *msg) {
 8108340:	b508      	push	{r3, lr}
	printf("%s, ... rebooting\n", msg);
 8108342:	f01d fff7 	bl	8126334 <iprintf>
	osDelay(2000);
 8108346:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 810834a:	f00e f857 	bl	81163fc <osDelay>
	__ASM volatile ("dsb 0xF":::"memory");
 810834e:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8108352:	4906      	ldr	r1, [pc, #24]	; (810836c <myreboot+0x30>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8108354:	4b06      	ldr	r3, [pc, #24]	; (8108370 <myreboot+0x34>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8108356:	68ca      	ldr	r2, [r1, #12]
 8108358:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 810835c:	4313      	orrs	r3, r2
 810835e:	60cb      	str	r3, [r1, #12]
 8108360:	f3bf 8f4f 	dsb	sy
    __NOP();
 8108364:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 8108366:	e7fd      	b.n	8108364 <myreboot+0x28>
 8108368:	0812d61c 	.word	0x0812d61c
 810836c:	e000ed00 	.word	0xe000ed00
 8108370:	05fa0004 	.word	0x05fa0004

08108374 <sendudp>:
/*inline*/err_t sendudp(struct udp_pcb *pcb, struct pbuf *ps, const ip_addr_t *dst_ip, u16_t dst_port) {
 8108374:	b500      	push	{lr}
 8108376:	b083      	sub	sp, #12
	err = udp_sendto(pcb, ps, &udpdestip, UDP_PORT_NO);
 8108378:	f241 3388 	movw	r3, #5000	; 0x1388
 810837c:	4a16      	ldr	r2, [pc, #88]	; (81083d8 <sendudp+0x64>)
 810837e:	f018 ff43 	bl	8121208 <udp_sendto>
 8108382:	f88d 0007 	strb.w	r0, [sp, #7]
	if (err != ERR_OK) {
 8108386:	f89d 3007 	ldrb.w	r3, [sp, #7]
 810838a:	b943      	cbnz	r3, 810839e <sendudp+0x2a>
 810838c:	b25a      	sxtb	r2, r3
		busycount = 0;
 810838e:	4b13      	ldr	r3, [pc, #76]	; (81083dc <sendudp+0x68>)
 8108390:	601a      	str	r2, [r3, #0]
	return (err);
 8108392:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 8108396:	b240      	sxtb	r0, r0
 8108398:	b003      	add	sp, #12
 810839a:	f85d fb04 	ldr.w	pc, [sp], #4
		printf("sendudp: err %i\n", err);
 810839e:	f89d 1007 	ldrb.w	r1, [sp, #7]
 81083a2:	480f      	ldr	r0, [pc, #60]	; (81083e0 <sendudp+0x6c>)
 81083a4:	b249      	sxtb	r1, r1
 81083a6:	f01d ffc5 	bl	8126334 <iprintf>
		vTaskDelay(100); //some delay!
 81083aa:	2064      	movs	r0, #100	; 0x64
 81083ac:	f00f fb74 	bl	8117a98 <vTaskDelay>
		if (err == ERR_MEM) {
 81083b0:	f89d 3007 	ldrb.w	r3, [sp, #7]
 81083b4:	2bff      	cmp	r3, #255	; 0xff
 81083b6:	d00c      	beq.n	81083d2 <sendudp+0x5e>
		if (err == ERR_USE) {
 81083b8:	f89d 3007 	ldrb.w	r3, [sp, #7]
 81083bc:	2bf8      	cmp	r3, #248	; 0xf8
 81083be:	d1e8      	bne.n	8108392 <sendudp+0x1e>
			if (busycount++ > 10)
 81083c0:	4a06      	ldr	r2, [pc, #24]	; (81083dc <sendudp+0x68>)
 81083c2:	6813      	ldr	r3, [r2, #0]
 81083c4:	1c59      	adds	r1, r3, #1
 81083c6:	2b0a      	cmp	r3, #10
 81083c8:	6011      	str	r1, [r2, #0]
 81083ca:	dde2      	ble.n	8108392 <sendudp+0x1e>
				myreboot("sendudp: udp always busy");
 81083cc:	4805      	ldr	r0, [pc, #20]	; (81083e4 <sendudp+0x70>)
 81083ce:	f7ff ffb5 	bl	810833c <myreboot>
			myreboot("sendudp: out of mem");
 81083d2:	4805      	ldr	r0, [pc, #20]	; (81083e8 <sendudp+0x74>)
 81083d4:	f7ff ffb2 	bl	810833c <myreboot>
 81083d8:	2000347c 	.word	0x2000347c
 81083dc:	20003454 	.word	0x20003454
 81083e0:	0812d630 	.word	0x0812d630
 81083e4:	0812d658 	.word	0x0812d658
 81083e8:	0812d644 	.word	0x0812d644

081083ec <sendstatus>:
	statuspkt.adcnoise = abs(meanwindiff) & 0xfff;	// agc
 81083ec:	4b25      	ldr	r3, [pc, #148]	; (8108484 <sendstatus+0x98>)
/*inline*/void sendstatus(int stype, struct pbuf *ps, struct udp_pcb *pcb, uint8_t batchid) {
 81083ee:	4684      	mov	ip, r0
 81083f0:	4610      	mov	r0, r2
	statuspkt.adcnoise = abs(meanwindiff) & 0xfff;	// agc
 81083f2:	f9b3 3000 	ldrsh.w	r3, [r3]
/*inline*/void sendstatus(int stype, struct pbuf *ps, struct udp_pcb *pcb, uint8_t batchid) {
 81083f6:	b570      	push	{r4, r5, r6, lr}
	statuspkt.adcnoise = abs(meanwindiff) & 0xfff;	// agc
 81083f8:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
	statuspkt.adcbase = (globaladcavg & 0xfff) | (((pgagain > 7) ? (1 << 12) : 0)); 	// agc + boost gain
 81083fc:	4c22      	ldr	r4, [pc, #136]	; (8108488 <sendstatus+0x9c>)
/*inline*/void sendstatus(int stype, struct pbuf *ps, struct udp_pcb *pcb, uint8_t batchid) {
 81083fe:	b082      	sub	sp, #8
	statuspkt.adcbase = (globaladcavg & 0xfff) | (((pgagain > 7) ? (1 << 12) : 0)); 	// agc + boost gain
 8108400:	6825      	ldr	r5, [r4, #0]
	statuspkt.adcnoise = abs(meanwindiff) & 0xfff;	// agc
 8108402:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
	statuspkt.adcbase = (globaladcavg & 0xfff) | (((pgagain > 7) ? (1 << 12) : 0)); 	// agc + boost gain
 8108406:	4c21      	ldr	r4, [pc, #132]	; (810848c <sendstatus+0xa0>)
	statuspkt.adcnoise = abs(meanwindiff) & 0xfff;	// agc
 8108408:	f3c2 020b 	ubfx	r2, r2, #0, #12
	statuspkt.adcbase = (globaladcavg & 0xfff) | (((pgagain > 7) ? (1 << 12) : 0)); 	// agc + boost gain
 810840c:	f3c5 050b 	ubfx	r5, r5, #0, #12
 8108410:	f9b4 e000 	ldrsh.w	lr, [r4]
	statuspkt.adcnoise = abs(meanwindiff) & 0xfff;	// agc
 8108414:	4c1e      	ldr	r4, [pc, #120]	; (8108490 <sendstatus+0xa4>)
	statuspkt.adcbase = (globaladcavg & 0xfff) | (((pgagain > 7) ? (1 << 12) : 0)); 	// agc + boost gain
 8108416:	f1be 0f07 	cmp.w	lr, #7
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 810841a:	ea4f 3e0e 	mov.w	lr, lr, lsl #12
	statuspkt.adcnoise = abs(meanwindiff) & 0xfff;	// agc
 810841e:	f8a4 2072 	strh.w	r2, [r4, #114]	; 0x72
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 8108422:	4a1c      	ldr	r2, [pc, #112]	; (8108494 <sendstatus+0xa8>)
	statuspkt.adcbase = (globaladcavg & 0xfff) | (((pgagain > 7) ? (1 << 12) : 0)); 	// agc + boost gain
 8108424:	bfc8      	it	gt
 8108426:	f445 5580 	orrgt.w	r5, r5, #4096	; 0x1000
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 810842a:	f40e 4ee0 	and.w	lr, lr, #28672	; 0x7000
 810842e:	8812      	ldrh	r2, [r2, #0]
	statuspkt.adcbase = (globaladcavg & 0xfff) | (((pgagain > 7) ? (1 << 12) : 0)); 	// agc + boost gain
 8108430:	f8a4 5062 	strh.w	r5, [r4, #98]	; 0x62
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 8108434:	1a9b      	subs	r3, r3, r2
 8108436:	4d18      	ldr	r5, [pc, #96]	; (8108498 <sendstatus+0xac>)
	statuspkt.auxstatus1 = (statuspkt.auxstatus1 & 0xffff0000) | (((jabbertimeout & 0xff) << 8) | adcbatchid);
 8108438:	4a18      	ldr	r2, [pc, #96]	; (810849c <sendstatus+0xb0>)
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 810843a:	2b00      	cmp	r3, #0
 810843c:	882d      	ldrh	r5, [r5, #0]
	statuspkt.auxstatus1 = (statuspkt.auxstatus1 & 0xffff0000) | (((jabbertimeout & 0xff) << 8) | adcbatchid);
 810843e:	6812      	ldr	r2, [r2, #0]
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 8108440:	bfb8      	it	lt
 8108442:	425b      	neglt	r3, r3
	statuspkt.auxstatus1 = (statuspkt.auxstatus1 & 0xffff0000) | (((jabbertimeout & 0xff) << 8) | adcbatchid);
 8108444:	6f66      	ldr	r6, [r4, #116]	; 0x74
 8108446:	0212      	lsls	r2, r2, #8
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 8108448:	442b      	add	r3, r5
	statuspkt.auxstatus1 = (statuspkt.auxstatus1 & 0xffff0000) | (((jabbertimeout & 0xff) << 8) | adcbatchid);
 810844a:	4d15      	ldr	r5, [pc, #84]	; (81084a0 <sendstatus+0xb4>)
 810844c:	b292      	uxth	r2, r2
 810844e:	782d      	ldrb	r5, [r5, #0]
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 8108450:	ea43 030e 	orr.w	r3, r3, lr
	statuspkt.auxstatus1 = (statuspkt.auxstatus1 & 0xffff0000) | (((jabbertimeout & 0xff) << 8) | adcbatchid);
 8108454:	432a      	orrs	r2, r5
 8108456:	4d13      	ldr	r5, [pc, #76]	; (81084a4 <sendstatus+0xb8>)
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 8108458:	b29b      	uxth	r3, r3
	statuspkt.auxstatus1 = (statuspkt.auxstatus1 & 0xffff0000) | (((jabbertimeout & 0xff) << 8) | adcbatchid);
 810845a:	4035      	ands	r5, r6
 810845c:	432a      	orrs	r2, r5
 810845e:	6762      	str	r2, [r4, #116]	; 0x74
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 8108460:	f8a4 3060 	strh.w	r3, [r4, #96]	; 0x60
	((uint8_t*) (ps->payload))[3] = stype; // timed status pkt type
 8108464:	684b      	ldr	r3, [r1, #4]
	err = sendudp(pcb, ps, &udpdestip, UDP_PORT_NO);
 8108466:	4a10      	ldr	r2, [pc, #64]	; (81084a8 <sendstatus+0xbc>)
	((uint8_t*) (ps->payload))[3] = stype; // timed status pkt type
 8108468:	f883 c003 	strb.w	ip, [r3, #3]
	err = sendudp(pcb, ps, &udpdestip, UDP_PORT_NO);
 810846c:	f241 3388 	movw	r3, #5000	; 0x1388
 8108470:	f7ff ff80 	bl	8108374 <sendudp>
 8108474:	f88d 0007 	strb.w	r0, [sp, #7]
	statuspkt.udppknum++;
 8108478:	6823      	ldr	r3, [r4, #0]
 810847a:	3301      	adds	r3, #1
 810847c:	6023      	str	r3, [r4, #0]
}
 810847e:	b002      	add	sp, #8
 8108480:	bd70      	pop	{r4, r5, r6, pc}
 8108482:	bf00      	nop
 8108484:	20000760 	.word	0x20000760
 8108488:	2000070c 	.word	0x2000070c
 810848c:	200033e8 	.word	0x200033e8
 8108490:	2000300c 	.word	0x2000300c
 8108494:	20000718 	.word	0x20000718
 8108498:	20000002 	.word	0x20000002
 810849c:	20000714 	.word	0x20000714
 81084a0:	200006f4 	.word	0x200006f4
 81084a4:	ffff0000 	.word	0xffff0000
 81084a8:	2000347c 	.word	0x2000347c

081084ac <dnslookup>:

// set destination server IP using DNS lookup
int dnslookup(char *name, struct ip4_addr *ip) {
 81084ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 81084ae:	4604      	mov	r4, r0
 81084b0:	460f      	mov	r7, r1
	int i, err = 0;

	printf("DNS Resolving %s ", name);
 81084b2:	4818      	ldr	r0, [pc, #96]	; (8108514 <dnslookup+0x68>)
 81084b4:	4621      	mov	r1, r4
//	osDelay(500);
	ip_ready = 0;
 81084b6:	4e18      	ldr	r6, [pc, #96]	; (8108518 <dnslookup+0x6c>)
	printf("DNS Resolving %s ", name);
 81084b8:	f01d ff3c 	bl	8126334 <iprintf>
	ip_ready = 0;
 81084bc:	2300      	movs	r3, #0
	err = dns_gethostbyname(name, ip, dnsfound, 0);
 81084be:	4620      	mov	r0, r4
 81084c0:	4a16      	ldr	r2, [pc, #88]	; (810851c <dnslookup+0x70>)
 81084c2:	4639      	mov	r1, r7
	ip_ready = 0;
 81084c4:	6033      	str	r3, [r6, #0]
	err = dns_gethostbyname(name, ip, dnsfound, 0);
 81084c6:	f012 fb43 	bl	811ab50 <dns_gethostbyname>
 81084ca:	4604      	mov	r4, r0

	switch (err) {
 81084cc:	3005      	adds	r0, #5
 81084ce:	d005      	beq.n	81084dc <dnslookup+0x30>
 81084d0:	b114      	cbz	r4, 81084d8 <dnslookup+0x2c>
			}
			if (err == ERR_OK)
				break;
		} // falls through on timeout
	default:
		printf("****** gethostbyname failed *****\n ");
 81084d2:	4813      	ldr	r0, [pc, #76]	; (8108520 <dnslookup+0x74>)
 81084d4:	f01d ff2e 	bl	8126334 <iprintf>
		break;
	}
	return (err);
}
 81084d8:	4620      	mov	r0, r4
 81084da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		printf("gethostbyname INPROGRESS");
 81084dc:	4811      	ldr	r0, [pc, #68]	; (8108524 <dnslookup+0x78>)
 81084de:	2514      	movs	r5, #20
 81084e0:	f01d ff28 	bl	8126334 <iprintf>
		for (i = 0; i < 20; i++) {
 81084e4:	e001      	b.n	81084ea <dnslookup+0x3e>
 81084e6:	3d01      	subs	r5, #1
 81084e8:	d0f3      	beq.n	81084d2 <dnslookup+0x26>
			osDelay(1000);		// give it 20 seconds
 81084ea:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 81084ee:	f00d ff85 	bl	81163fc <osDelay>
			printf(".");
 81084f2:	202e      	movs	r0, #46	; 0x2e
 81084f4:	f01d ff36 	bl	8126364 <putchar>
			if (ip_ready) {
 81084f8:	6833      	ldr	r3, [r6, #0]
 81084fa:	2b00      	cmp	r3, #0
 81084fc:	d0f3      	beq.n	81084e6 <dnslookup+0x3a>
				if (ip_ready == -1) {
 81084fe:	1c5a      	adds	r2, r3, #1
 8108500:	d002      	beq.n	8108508 <dnslookup+0x5c>
				return (ERR_OK);
 8108502:	2400      	movs	r4, #0
				ip->addr = ip_ready;
 8108504:	603b      	str	r3, [r7, #0]
				return (ERR_OK);
 8108506:	e7e7      	b.n	81084d8 <dnslookup+0x2c>
					ip->addr = "127.0.0.1";	// safe ?
 8108508:	4b07      	ldr	r3, [pc, #28]	; (8108528 <dnslookup+0x7c>)
					return (ERR_TIMEOUT);	// not always timeout, but some error
 810850a:	f06f 0402 	mvn.w	r4, #2
					ip->addr = "127.0.0.1";	// safe ?
 810850e:	603b      	str	r3, [r7, #0]
					return (ERR_TIMEOUT);	// not always timeout, but some error
 8108510:	e7e2      	b.n	81084d8 <dnslookup+0x2c>
 8108512:	bf00      	nop
 8108514:	0812d674 	.word	0x0812d674
 8108518:	20003464 	.word	0x20003464
 810851c:	08108329 	.word	0x08108329
 8108520:	0812d6b0 	.word	0x0812d6b0
 8108524:	0812d688 	.word	0x0812d688
 8108528:	0812d6a4 	.word	0x0812d6a4

0810852c <locateudp>:

uint32_t locateudp()		// called from LPtask every n seconds
{
 810852c:	b510      	push	{r4, lr}
	volatile err_t err;
	uint32_t ip = 0;

	printf("Finding %s for UDP streaming\n", udp_target);
 810852e:	4914      	ldr	r1, [pc, #80]	; (8108580 <locateudp+0x54>)
{
 8108530:	b084      	sub	sp, #16
	printf("Finding %s for UDP streaming\n", udp_target);
 8108532:	4814      	ldr	r0, [pc, #80]	; (8108584 <locateudp+0x58>)
 8108534:	f01d fefe 	bl	8126334 <iprintf>
	err = dnslookup(udp_target, &udpdestip);
 8108538:	4913      	ldr	r1, [pc, #76]	; (8108588 <locateudp+0x5c>)
 810853a:	4811      	ldr	r0, [pc, #68]	; (8108580 <locateudp+0x54>)
 810853c:	f7ff ffb6 	bl	81084ac <dnslookup>
 8108540:	b240      	sxtb	r0, r0
 8108542:	f88d 000f 	strb.w	r0, [sp, #15]
	if (err)
 8108546:	f89d 300f 	ldrb.w	r3, [sp, #15]
 810854a:	b9a3      	cbnz	r3, 8108576 <locateudp+0x4a>
		rebootme(3);

	ip = udpdestip.addr;
 810854c:	4b0e      	ldr	r3, [pc, #56]	; (8108588 <locateudp+0x5c>)
	sprintf(udp_ips, "%lu.%lu.%lu.%lu", ip & 0xff, (ip & 0xff00) >> 8, (ip & 0xff0000) >> 16, (ip & 0xff000000) >> 24);
 810854e:	490f      	ldr	r1, [pc, #60]	; (810858c <locateudp+0x60>)
	ip = udpdestip.addr;
 8108550:	681c      	ldr	r4, [r3, #0]
	sprintf(udp_ips, "%lu.%lu.%lu.%lu", ip & 0xff, (ip & 0xff00) >> 8, (ip & 0xff0000) >> 16, (ip & 0xff000000) >> 24);
 8108552:	480f      	ldr	r0, [pc, #60]	; (8108590 <locateudp+0x64>)
 8108554:	0e22      	lsrs	r2, r4, #24
 8108556:	f3c4 4307 	ubfx	r3, r4, #16, #8
 810855a:	e9cd 3200 	strd	r3, r2, [sp]
 810855e:	f3c4 2307 	ubfx	r3, r4, #8, #8
 8108562:	b2e2      	uxtb	r2, r4
 8108564:	f01e f8d0 	bl	8126708 <siprintf>
	printf("\nUDP Target IP: %s\n", udp_ips);
 8108568:	4909      	ldr	r1, [pc, #36]	; (8108590 <locateudp+0x64>)
 810856a:	480a      	ldr	r0, [pc, #40]	; (8108594 <locateudp+0x68>)
 810856c:	f01d fee2 	bl	8126334 <iprintf>
	return (ip);
}
 8108570:	4620      	mov	r0, r4
 8108572:	b004      	add	sp, #16
 8108574:	bd10      	pop	{r4, pc}
		rebootme(3);
 8108576:	2003      	movs	r0, #3
 8108578:	f7fb fc04 	bl	8103d84 <rebootme>
 810857c:	e7e6      	b.n	810854c <locateudp+0x20>
 810857e:	bf00      	nop
 8108580:	200034c8 	.word	0x200034c8
 8108584:	0812d6d4 	.word	0x0812d6d4
 8108588:	2000347c 	.word	0x2000347c
 810858c:	0812d6f4 	.word	0x0812d6f4
 8108590:	2000346c 	.word	0x2000346c
 8108594:	0812d704 	.word	0x0812d704

08108598 <startudp>:

void startudp(uint32_t ip) {
 8108598:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810859c:	ed2d 8b02 	vpush	{d8}
 81085a0:	b085      	sub	sp, #20
	volatile err_t err;
	int i;

//printf("Startudp:\n");
	/* Store the handle of the calling task. */
	xTaskToNotify = xTaskGetCurrentTaskHandle();
 81085a2:	f00f fba1 	bl	8117ce8 <xTaskGetCurrentTaskHandle>
 81085a6:	4b75      	ldr	r3, [pc, #468]	; (810877c <startudp+0x1e4>)
 81085a8:	4602      	mov	r2, r0
	osDelay(1000);
 81085aa:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
	xTaskToNotify = xTaskGetCurrentTaskHandle();
 81085ae:	601a      	str	r2, [r3, #0]
	osDelay(1000);
 81085b0:	f00d ff24 	bl	81163fc <osDelay>

	/* get new pcbs */
	pcb = udp_new();
 81085b4:	f018 fef4 	bl	81213a0 <udp_new>
	if (pcb == NULL) {
 81085b8:	2800      	cmp	r0, #0
 81085ba:	f000 80ce 	beq.w	810875a <startudp+0x1c2>
			;
		return;
	}

	/* bind to any IP address on port UDP_PORT_NO */
	if (udp_bind(pcb, IP_ADDR_ANY, UDP_PORT_NO) != ERR_OK) {
 81085be:	f241 3288 	movw	r2, #5000	; 0x1388
 81085c2:	496f      	ldr	r1, [pc, #444]	; (8108780 <startudp+0x1e8>)
 81085c4:	ee08 0a10 	vmov	s16, r0
 81085c8:	f018 fc9a 	bl	8120f00 <udp_bind>
 81085cc:	4605      	mov	r5, r0
 81085ce:	2800      	cmp	r0, #0
 81085d0:	f040 80bf 	bne.w	8108752 <startudp+0x1ba>
			;
	}

//	udp_recv(pcb, myudp_recv, NULL);

	p1 = pbuf_alloc(PBUF_TRANSPORT, UDPBUFSIZE, PBUF_REF /* PBUF_ROM */); // pk1 pbuf
 81085d4:	2241      	movs	r2, #65	; 0x41
 81085d6:	f44f 61b8 	mov.w	r1, #1472	; 0x5c0
 81085da:	2036      	movs	r0, #54	; 0x36
 81085dc:	f013 fc0e 	bl	811bdfc <pbuf_alloc>

	if (p1 == NULL) {
 81085e0:	9000      	str	r0, [sp, #0]
 81085e2:	2800      	cmp	r0, #0
 81085e4:	f000 80bd 	beq.w	8108762 <startudp+0x1ca>
		printf("startudp: p1 buf_alloc failed!\n");
		return;
	}
	p1->payload = &(*pktbuf)[0];
 81085e8:	4c66      	ldr	r4, [pc, #408]	; (8108784 <startudp+0x1ec>)
//	p1->len = ADCBUFSIZE;

	p2 = pbuf_alloc(PBUF_TRANSPORT, UDPBUFSIZE, PBUF_REF /* PBUF_ROM */); // pk1 pbuf
 81085ea:	f44f 61b8 	mov.w	r1, #1472	; 0x5c0
	p1->payload = &(*pktbuf)[0];
 81085ee:	9a00      	ldr	r2, [sp, #0]
	p2 = pbuf_alloc(PBUF_TRANSPORT, UDPBUFSIZE, PBUF_REF /* PBUF_ROM */); // pk1 pbuf
 81085f0:	2036      	movs	r0, #54	; 0x36
	p1->payload = &(*pktbuf)[0];
 81085f2:	6823      	ldr	r3, [r4, #0]
 81085f4:	6053      	str	r3, [r2, #4]
	p2 = pbuf_alloc(PBUF_TRANSPORT, UDPBUFSIZE, PBUF_REF /* PBUF_ROM */); // pk1 pbuf
 81085f6:	2241      	movs	r2, #65	; 0x41
 81085f8:	f013 fc00 	bl	811bdfc <pbuf_alloc>
	if (p2 == NULL) {
 81085fc:	9001      	str	r0, [sp, #4]
 81085fe:	2800      	cmp	r0, #0
 8108600:	f000 80b7 	beq.w	8108772 <startudp+0x1da>
		printf("startudp: p2 buf_alloc failed!\n");
		return;
	}
	p2->payload = &(*pktbuf)[(UDPBUFSIZE / 4)];	// half way along physical buffer
 8108604:	6823      	ldr	r3, [r4, #0]

//	p2->len = ADCBUFSIZE;

// trailing packet status packet
	ps = pbuf_alloc(PBUF_TRANSPORT, sizeof(statuspkt), PBUF_ROM);	// pks pbuf
 8108606:	219c      	movs	r1, #156	; 0x9c
	p2->payload = &(*pktbuf)[(UDPBUFSIZE / 4)];	// half way along physical buffer
 8108608:	9a01      	ldr	r2, [sp, #4]
	ps = pbuf_alloc(PBUF_TRANSPORT, sizeof(statuspkt), PBUF_ROM);	// pks pbuf
 810860a:	2036      	movs	r0, #54	; 0x36
	p2->payload = &(*pktbuf)[(UDPBUFSIZE / 4)];	// half way along physical buffer
 810860c:	f503 63b8 	add.w	r3, r3, #1472	; 0x5c0
 8108610:	6053      	str	r3, [r2, #4]
	ps = pbuf_alloc(PBUF_TRANSPORT, sizeof(statuspkt), PBUF_ROM);	// pks pbuf
 8108612:	2201      	movs	r2, #1
 8108614:	f013 fbf2 	bl	811bdfc <pbuf_alloc>
	if (ps == NULL) {
 8108618:	ee08 0a90 	vmov	s17, r0
 810861c:	2800      	cmp	r0, #0
 810861e:	f000 80aa 	beq.w	8108776 <startudp+0x1de>
		printf("startudp: ps buf_alloc failed!\n");
		return;
	}
	ps->payload = &statuspkt;	// point at status / GPS data
 8108622:	4c59      	ldr	r4, [pc, #356]	; (8108788 <startudp+0x1f0>)
 8108624:	4f59      	ldr	r7, [pc, #356]	; (810878c <startudp+0x1f4>)
 8108626:	6044      	str	r4, [r0, #4]

	osDelay(5000);
 8108628:	f241 3088 	movw	r0, #5000	; 0x1388
 810862c:	f00d fee6 	bl	81163fc <osDelay>

	statuspkt.auxstatus1 = 0;
	statuspkt.adcudpover = 0;		// debug use count overruns
	statuspkt.trigcount = 0;		// debug use adc trigger count
	statuspkt.udpsent = 0;	// debug use adc udp sample packet sent count
	statuspkt.telltale1 = 0xDEC0EDFE; //  0xFEEDC0DE marker at the end of each status packet
 8108630:	4b57      	ldr	r3, [pc, #348]	; (8108790 <startudp+0x1f8>)
	statuspkt.auxstatus1 = 0;
 8108632:	6765      	str	r5, [r4, #116]	; 0x74

	netup = 1; // this is incomplete - it should be set by the phys layer also
 8108634:	2201      	movs	r2, #1
	statuspkt.adcudpover = 0;		// debug use count overruns
 8108636:	67a5      	str	r5, [r4, #120]	; 0x78
	statuspkt.trigcount = 0;		// debug use adc trigger count
 8108638:	67e5      	str	r5, [r4, #124]	; 0x7c
	statuspkt.udpsent = 0;	// debug use adc udp sample packet sent count
 810863a:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
	statuspkt.telltale1 = 0xDEC0EDFE; //  0xFEEDC0DE marker at the end of each status packet
 810863e:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
	netup = 1; // this is incomplete - it should be set by the phys layer also
 8108642:	4b54      	ldr	r3, [pc, #336]	; (8108794 <startudp+0x1fc>)
	printf("Arming UDP Railgun\nSystem ready and operating....\n");
 8108644:	4854      	ldr	r0, [pc, #336]	; (8108798 <startudp+0x200>)
 8108646:	4e55      	ldr	r6, [pc, #340]	; (810879c <startudp+0x204>)
 8108648:	f8df b188 	ldr.w	fp, [pc, #392]	; 81087d4 <startudp+0x23c>
 810864c:	f8df a188 	ldr.w	sl, [pc, #392]	; 81087d8 <startudp+0x240>
 8108650:	f8df 8188 	ldr.w	r8, [pc, #392]	; 81087dc <startudp+0x244>
				((uint8_t*) (pd->payload))[0] = statuspkt.udppknum & 0xff;
				((uint8_t*) (pd->payload))[1] = (statuspkt.udppknum & 0xff00) >> 8;
				((uint8_t*) (pd->payload))[2] = (statuspkt.udppknum & 0xff0000) >> 16;

				while (pd->ref != 1) {	// old packet not finished with yet
					printf("*******send sample failed p->ref = %d *******\n", pd->ref);
 8108654:	4d52      	ldr	r5, [pc, #328]	; (81087a0 <startudp+0x208>)
	netup = 1; // this is incomplete - it should be set by the phys layer also
 8108656:	701a      	strb	r2, [r3, #0]
	printf("Arming UDP Railgun\nSystem ready and operating....\n");
 8108658:	f01d ff08 	bl	812646c <puts>
		ulNotificationValue = ulTaskNotifyTake( pdTRUE, xMaxBlockTime);
 810865c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8108660:	2001      	movs	r0, #1
 8108662:	f00f fc89 	bl	8117f78 <ulTaskNotifyTake>
		if (ulNotificationValue > 0) {		// we were notified
 8108666:	2800      	cmp	r0, #0
 8108668:	d05a      	beq.n	8108720 <startudp+0x188>
			sigsend = 0;
 810866a:	2300      	movs	r3, #0
 810866c:	603b      	str	r3, [r7, #0]
			if ((gpslocked) && (jabbertimeout == 0) && (!(globalfreeze))) { // only send if adc threshold was exceeded and GPS is locked
 810866e:	7833      	ldrb	r3, [r6, #0]
 8108670:	2b00      	cmp	r3, #0
 8108672:	d0f3      	beq.n	810865c <startudp+0xc4>
 8108674:	f8db 3000 	ldr.w	r3, [fp]
 8108678:	f8da 2000 	ldr.w	r2, [sl]
 810867c:	4313      	orrs	r3, r2
 810867e:	d1ed      	bne.n	810865c <startudp+0xc4>
				pd = (dmabufno) ? p2 : p1; // which dma buffer to send, dmabuf is last filled buffer, 0 or 1
 8108680:	4a48      	ldr	r2, [pc, #288]	; (81087a4 <startudp+0x20c>)
 8108682:	e9dd 0100 	ldrd	r0, r1, [sp]
 8108686:	6812      	ldr	r2, [r2, #0]
 8108688:	2a00      	cmp	r2, #0
 810868a:	bf08      	it	eq
 810868c:	4601      	moveq	r1, r0
				((uint8_t*) (pd->payload))[3] = 0;	// pkt type
 810868e:	684a      	ldr	r2, [r1, #4]
				pd = (dmabufno) ? p2 : p1; // which dma buffer to send, dmabuf is last filled buffer, 0 or 1
 8108690:	4689      	mov	r9, r1
				((uint8_t*) (pd->payload))[3] = 0;	// pkt type
 8108692:	70d3      	strb	r3, [r2, #3]
				((uint8_t*) (pd->payload))[0] = statuspkt.udppknum & 0xff;
 8108694:	6822      	ldr	r2, [r4, #0]
 8108696:	684b      	ldr	r3, [r1, #4]
 8108698:	701a      	strb	r2, [r3, #0]
				((uint8_t*) (pd->payload))[1] = (statuspkt.udppknum & 0xff00) >> 8;
 810869a:	6823      	ldr	r3, [r4, #0]
 810869c:	684a      	ldr	r2, [r1, #4]
 810869e:	0a1b      	lsrs	r3, r3, #8
 81086a0:	7053      	strb	r3, [r2, #1]
				((uint8_t*) (pd->payload))[2] = (statuspkt.udppknum & 0xff0000) >> 16;
 81086a2:	6823      	ldr	r3, [r4, #0]
 81086a4:	684a      	ldr	r2, [r1, #4]
 81086a6:	0c1b      	lsrs	r3, r3, #16
 81086a8:	7093      	strb	r3, [r2, #2]
				while (pd->ref != 1) {	// old packet not finished with yet
 81086aa:	7b89      	ldrb	r1, [r1, #14]
 81086ac:	2901      	cmp	r1, #1
 81086ae:	d006      	beq.n	81086be <startudp+0x126>
					printf("*******send sample failed p->ref = %d *******\n", pd->ref);
 81086b0:	4628      	mov	r0, r5
 81086b2:	f01d fe3f 	bl	8126334 <iprintf>
				while (pd->ref != 1) {	// old packet not finished with yet
 81086b6:	f899 100e 	ldrb.w	r1, [r9, #14]
 81086ba:	2901      	cmp	r1, #1
 81086bc:	d1f8      	bne.n	81086b0 <startudp+0x118>
				}

				err = sendudp(pcb, pd, &udpdestip, UDP_PORT_NO);		// send the sample packet
 81086be:	f241 3388 	movw	r3, #5000	; 0x1388
 81086c2:	4649      	mov	r1, r9
 81086c4:	4a38      	ldr	r2, [pc, #224]	; (81087a8 <startudp+0x210>)
 81086c6:	ee18 0a10 	vmov	r0, s16
 81086ca:	f7ff fe53 	bl	8108374 <sendudp>
 81086ce:	f88d 000f 	strb.w	r0, [sp, #15]

				statuspkt.udpsent++;	// debug no of sample packets set
 81086d2:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 81086d6:	3301      	adds	r3, #1
 81086d8:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
				statuspkt.adcpktssent++;	// UDP sample packet counter
 81086dc:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 81086e0:	3301      	adds	r3, #1
 81086e2:	b29b      	uxth	r3, r3
 81086e4:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
				statuspkt.udppknum++;		// UDP packet number
 81086e8:	6823      	ldr	r3, [r4, #0]
 81086ea:	3301      	adds	r3, #1
 81086ec:	6023      	str	r3, [r4, #0]
					printf("******* end sample status: ps->ref = %d *******\n", ps->ref);
					vTaskDelay(0); // but we need wait to update the data packet next, so wait
				}
#endif
				/* send end of sequence status packet if end of batch sequence */
				if (sendendstatus > 0) {
 81086ee:	4b2f      	ldr	r3, [pc, #188]	; (81087ac <startudp+0x214>)
 81086f0:	781b      	ldrb	r3, [r3, #0]
 81086f2:	2b00      	cmp	r3, #0
 81086f4:	d0b2      	beq.n	810865c <startudp+0xc4>
//					if (jabbertimeout == 0)	// terminate curtailed sequence???
						sendstatus(ENDSEQ, ps, pcb, adcbatchid); // send end of seq status
 81086f6:	492e      	ldr	r1, [pc, #184]	; (81087b0 <startudp+0x218>)
 81086f8:	ee18 2a10 	vmov	r2, s16
 81086fc:	2001      	movs	r0, #1
 81086fe:	780b      	ldrb	r3, [r1, #0]
 8108700:	ee18 1a90 	vmov	r1, s17
 8108704:	f7ff fe72 	bl	81083ec <sendstatus>
					sendendstatus = 0;	// cancel the flag
 8108708:	2300      	movs	r3, #0
 810870a:	4a28      	ldr	r2, [pc, #160]	; (81087ac <startudp+0x214>)
		ulNotificationValue = ulTaskNotifyTake( pdTRUE, xMaxBlockTime);
 810870c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8108710:	2001      	movs	r0, #1
					statuspkt.adcpktssent = 0;	// end of sequence so start again at 0
 8108712:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
					sendendstatus = 0;	// cancel the flag
 8108716:	7013      	strb	r3, [r2, #0]
		ulNotificationValue = ulTaskNotifyTake( pdTRUE, xMaxBlockTime);
 8108718:	f00f fc2e 	bl	8117f78 <ulTaskNotifyTake>
		if (ulNotificationValue > 0) {		// we were notified
 810871c:	2800      	cmp	r0, #0
 810871e:	d1a4      	bne.n	810866a <startudp+0xd2>
	if ((t1sec != talive) && (t1sec % STAT_TIME == 0)) { // this is a temporary mech to send timed status pkts...
 8108720:	4b24      	ldr	r3, [pc, #144]	; (81087b4 <startudp+0x21c>)
 8108722:	f8d8 2000 	ldr.w	r2, [r8]
 8108726:	681b      	ldr	r3, [r3, #0]
 8108728:	4293      	cmp	r3, r2
 810872a:	d097      	beq.n	810865c <startudp+0xc4>
 810872c:	4a22      	ldr	r2, [pc, #136]	; (81087b8 <startudp+0x220>)
 810872e:	4923      	ldr	r1, [pc, #140]	; (81087bc <startudp+0x224>)
 8108730:	fb02 f203 	mul.w	r2, r2, r3
 8108734:	ebb1 0ff2 	cmp.w	r1, r2, ror #3
 8108738:	d390      	bcc.n	810865c <startudp+0xc4>
		talive = t1sec;
 810873a:	f8c8 3000 	str.w	r3, [r8]
		sendstatus(TIMED, ps, pcb, batchid);
 810873e:	ee18 2a10 	vmov	r2, s16
 8108742:	4b1b      	ldr	r3, [pc, #108]	; (81087b0 <startudp+0x218>)
 8108744:	ee18 1a90 	vmov	r1, s17
 8108748:	2002      	movs	r0, #2
 810874a:	781b      	ldrb	r3, [r3, #0]
 810874c:	f7ff fe4e 	bl	81083ec <sendstatus>
 8108750:	e784      	b.n	810865c <startudp+0xc4>
		printf("startudp: udp_bind failed!\n");
 8108752:	481b      	ldr	r0, [pc, #108]	; (81087c0 <startudp+0x228>)
 8108754:	f01d fe8a 	bl	812646c <puts>
		for (;;)
 8108758:	e7fe      	b.n	8108758 <startudp+0x1c0>
		printf("startudp: udp_new failed!\n");
 810875a:	481a      	ldr	r0, [pc, #104]	; (81087c4 <startudp+0x22c>)
 810875c:	f01d fe86 	bl	812646c <puts>
		for (;;)
 8108760:	e7fe      	b.n	8108760 <startudp+0x1c8>
		printf("startudp: p1 buf_alloc failed!\n");
 8108762:	4819      	ldr	r0, [pc, #100]	; (81087c8 <startudp+0x230>)
			sendtimedstatus(ps, pcb, adcbatchid);
//			printf("ulNotificationValue = %d\n",ulNotificationValue );
		}

	} // forever while
}
 8108764:	b005      	add	sp, #20
 8108766:	ecbd 8b02 	vpop	{d8}
 810876a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		printf("startudp: ps buf_alloc failed!\n");
 810876e:	f01d be7d 	b.w	812646c <puts>
		printf("startudp: p2 buf_alloc failed!\n");
 8108772:	4816      	ldr	r0, [pc, #88]	; (81087cc <startudp+0x234>)
 8108774:	e7f6      	b.n	8108764 <startudp+0x1cc>
		printf("startudp: ps buf_alloc failed!\n");
 8108776:	4816      	ldr	r0, [pc, #88]	; (81087d0 <startudp+0x238>)
 8108778:	e7f4      	b.n	8108764 <startudp+0x1cc>
 810877a:	bf00      	nop
 810877c:	20000818 	.word	0x20000818
 8108780:	08146e24 	.word	0x08146e24
 8108784:	20000764 	.word	0x20000764
 8108788:	2000300c 	.word	0x2000300c
 810878c:	2000077c 	.word	0x2000077c
 8108790:	dec0edfe 	.word	0xdec0edfe
 8108794:	20000762 	.word	0x20000762
 8108798:	0812d7b0 	.word	0x0812d7b0
 810879c:	20003460 	.word	0x20003460
 81087a0:	0812d7e4 	.word	0x0812d7e4
 81087a4:	20000708 	.word	0x20000708
 81087a8:	2000347c 	.word	0x2000347c
 81087ac:	20000774 	.word	0x20000774
 81087b0:	200006f4 	.word	0x200006f4
 81087b4:	20002de4 	.word	0x20002de4
 81087b8:	eeeeeeef 	.word	0xeeeeeeef
 81087bc:	02222222 	.word	0x02222222
 81087c0:	0812d734 	.word	0x0812d734
 81087c4:	0812d718 	.word	0x0812d718
 81087c8:	0812d750 	.word	0x0812d750
 81087cc:	0812d770 	.word	0x0812d770
 81087d0:	0812d790 	.word	0x0812d790
 81087d4:	2000345c 	.word	0x2000345c
 81087d8:	20000714 	.word	0x20000714
 81087dc:	20003468 	.word	0x20003468

081087e0 <tag_callback>:
const char *tagname[] = { "temp", "pressure", "time", "led1", "sw1A", "sw1B", "sw1C", "sw1D", "sw2A", "sw2B", "sw2C",
		"sw2D", "butt1", "PG0", "PG1", "PG2", "RF1", "devid", "detinfo", "GPS", "AGC", (void*) NULL };
int i, j;

// the tag callback handler
tSSIHandler tag_callback(int index, char *newstring, int maxlen) {
 81087e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
//  LOCK_TCPIP_CORE();
	if (ledsenabled) {
 81087e2:	4b52      	ldr	r3, [pc, #328]	; (810892c <tag_callback+0x14c>)
tSSIHandler tag_callback(int index, char *newstring, int maxlen) {
 81087e4:	4606      	mov	r6, r0
 81087e6:	460f      	mov	r7, r1
		HAL_GPIO_TogglePin(GPIOD, LED_D3_Pin);
 81087e8:	4851      	ldr	r0, [pc, #324]	; (8108930 <tag_callback+0x150>)
	if (ledsenabled) {
 81087ea:	881a      	ldrh	r2, [r3, #0]
		HAL_GPIO_TogglePin(GPIOD, LED_D3_Pin);
 81087ec:	f44f 5100 	mov.w	r1, #8192	; 0x2000
	if (ledsenabled) {
 81087f0:	b35a      	cbz	r2, 810884a <tag_callback+0x6a>
		HAL_GPIO_TogglePin(GPIOD, LED_D3_Pin);
 81087f2:	f004 fa37 	bl	810cc64 <HAL_GPIO_TogglePin>
 81087f6:	4c4f      	ldr	r4, [pc, #316]	; (8108934 <tag_callback+0x154>)
	} else {
		printf("semaphore take2 failed\n");
	}
#endif
	while (!(xSemaphoreTake(ssicontentHandle,( TickType_t ) 1 ) == pdTRUE)) {// get the ssi generation semaphore (portMAX_DELAY == infinite)
		printf("sem wait 2\n");
 81087f8:	4d4f      	ldr	r5, [pc, #316]	; (8108938 <tag_callback+0x158>)
 81087fa:	e001      	b.n	8108800 <tag_callback+0x20>
 81087fc:	f01d fe36 	bl	812646c <puts>
	while (!(xSemaphoreTake(ssicontentHandle,( TickType_t ) 1 ) == pdTRUE)) {// get the ssi generation semaphore (portMAX_DELAY == infinite)
 8108800:	2101      	movs	r1, #1
 8108802:	6820      	ldr	r0, [r4, #0]
 8108804:	f00e fbbe 	bl	8116f84 <xQueueSemaphoreTake>
 8108808:	4603      	mov	r3, r0
		printf("sem wait 2\n");
 810880a:	4628      	mov	r0, r5
	while (!(xSemaphoreTake(ssicontentHandle,( TickType_t ) 1 ) == pdTRUE)) {// get the ssi generation semaphore (portMAX_DELAY == infinite)
 810880c:	2b01      	cmp	r3, #1
 810880e:	d1f5      	bne.n	81087fc <tag_callback+0x1c>
	}
	{
//		printf("sem2 wait done\n");
	}

	if ((index > 3) && (index < 12)) {		// omux array
 8108810:	1f32      	subs	r2, r6, #4
 8108812:	2a07      	cmp	r2, #7
 8108814:	d81c      	bhi.n	8108850 <tag_callback+0x70>
		i = index - 4;		// 0 to 7
		i = (muxdat[0] & (1 << i));
 8108816:	4949      	ldr	r1, [pc, #292]	; (810893c <tag_callback+0x15c>)
 8108818:	4093      	lsls	r3, r2
 810881a:	780a      	ldrb	r2, [r1, #0]
 810881c:	4013      	ands	r3, r2
 810881e:	4a48      	ldr	r2, [pc, #288]	; (8108940 <tag_callback+0x160>)
 8108820:	6013      	str	r3, [r2, #0]
		if (i == 0)		// around the houses
 8108822:	bb5b      	cbnz	r3, 810887c <tag_callback+0x9c>
			strcpy(newstring, "0");
 8108824:	4b47      	ldr	r3, [pc, #284]	; (8108944 <tag_callback+0x164>)
 8108826:	881b      	ldrh	r3, [r3, #0]
 8108828:	803b      	strh	r3, [r7, #0]
			break;
		}
//		sprintf(newstring,"index=%d",index);
//  UNLOCK_TCPIP_CORE();

	if (xSemaphoreGive(ssicontentHandle) != pdTRUE) {		// give the ssi generation semaphore
 810882a:	2300      	movs	r3, #0
 810882c:	6820      	ldr	r0, [r4, #0]
 810882e:	461a      	mov	r2, r3
 8108830:	4619      	mov	r1, r3
 8108832:	f00e f90d 	bl	8116a50 <xQueueGenericSend>
 8108836:	2801      	cmp	r0, #1
 8108838:	d002      	beq.n	8108840 <tag_callback+0x60>
		printf("semaphore give2 failed\n");		// expect this to fail as part of the normal setup
 810883a:	4843      	ldr	r0, [pc, #268]	; (8108948 <tag_callback+0x168>)
 810883c:	f01d fe16 	bl	812646c <puts>
	}
	return (strlen(newstring));
 8108840:	4638      	mov	r0, r7
}
 8108842:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	return (strlen(newstring));
 8108846:	f7f7 bd05 	b.w	8100254 <strlen>
		HAL_GPIO_WritePin(GPIOD, LED_D3_Pin, GPIO_PIN_RESET);
 810884a:	f004 f9f1 	bl	810cc30 <HAL_GPIO_WritePin>
 810884e:	e7d2      	b.n	81087f6 <tag_callback+0x16>
		switch (index) {
 8108850:	2e14      	cmp	r6, #20
 8108852:	d817      	bhi.n	8108884 <tag_callback+0xa4>
 8108854:	e8df f006 	tbb	[pc, r6]
 8108858:	0b655055 	.word	0x0b655055
 810885c:	16161616 	.word	0x16161616
 8108860:	16161616 	.word	0x16161616
 8108864:	343d5a61 	.word	0x343d5a61
 8108868:	464b2429 	.word	0x464b2429
 810886c:	1c          	.byte	0x1c
 810886d:	00          	.byte	0x00
			if (HAL_GPIO_ReadPin(GPIOD, LED_D4_Pin) == GPIO_PIN_SET)
 810886e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8108872:	482f      	ldr	r0, [pc, #188]	; (8108930 <tag_callback+0x150>)
 8108874:	f004 f9ca 	bl	810cc0c <HAL_GPIO_ReadPin>
 8108878:	2801      	cmp	r0, #1
 810887a:	d1d3      	bne.n	8108824 <tag_callback+0x44>
			strcpy(newstring, "1");
 810887c:	4b33      	ldr	r3, [pc, #204]	; (810894c <tag_callback+0x16c>)
 810887e:	881b      	ldrh	r3, [r3, #0]
 8108880:	803b      	strh	r3, [r7, #0]
 8108882:	e7d2      	b.n	810882a <tag_callback+0x4a>
			sprintf(newstring, "\"ssi_handler: bad tag index %d\"", index);
 8108884:	4632      	mov	r2, r6
 8108886:	4932      	ldr	r1, [pc, #200]	; (8108950 <tag_callback+0x170>)
 8108888:	4638      	mov	r0, r7
 810888a:	f01d ff3d 	bl	8126708 <siprintf>
			break;
 810888e:	e7cc      	b.n	810882a <tag_callback+0x4a>
			strcpy(newstring, (agc) ? "1" : "0");		// AGC Status
 8108890:	4b30      	ldr	r3, [pc, #192]	; (8108954 <tag_callback+0x174>)
 8108892:	881b      	ldrh	r3, [r3, #0]
 8108894:	2b00      	cmp	r3, #0
 8108896:	bf14      	ite	ne
 8108898:	2331      	movne	r3, #49	; 0x31
 810889a:	2330      	moveq	r3, #48	; 0x30
 810889c:	803b      	strh	r3, [r7, #0]
			break;
 810889e:	e7c4      	b.n	810882a <tag_callback+0x4a>
			strcpy(newstring, snstr);			// Detector ID
 81088a0:	492d      	ldr	r1, [pc, #180]	; (8108958 <tag_callback+0x178>)
 81088a2:	4638      	mov	r0, r7
 81088a4:	f01d ffd7 	bl	8126856 <strcpy>
			break;
 81088a8:	e7bf      	b.n	810882a <tag_callback+0x4a>
			strcpy(newstring, (HAL_GPIO_ReadPin(GPIOE, LP_FILT_Pin) ? "0" : "1"));
 81088aa:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 81088ae:	482b      	ldr	r0, [pc, #172]	; (810895c <tag_callback+0x17c>)
 81088b0:	f004 f9ac 	bl	810cc0c <HAL_GPIO_ReadPin>
 81088b4:	2800      	cmp	r0, #0
 81088b6:	bf14      	ite	ne
 81088b8:	2330      	movne	r3, #48	; 0x30
 81088ba:	2331      	moveq	r3, #49	; 0x31
 81088bc:	803b      	strh	r3, [r7, #0]
			break;
 81088be:	e7b4      	b.n	810882a <tag_callback+0x4a>
			strcpy(newstring, (pgagain & 4) ? "1" : "0");
 81088c0:	4b27      	ldr	r3, [pc, #156]	; (8108960 <tag_callback+0x180>)
 81088c2:	881b      	ldrh	r3, [r3, #0]
 81088c4:	f013 0f04 	tst.w	r3, #4
 81088c8:	bf14      	ite	ne
 81088ca:	2331      	movne	r3, #49	; 0x31
 81088cc:	2330      	moveq	r3, #48	; 0x30
 81088ce:	803b      	strh	r3, [r7, #0]
			break;
 81088d0:	e7ab      	b.n	810882a <tag_callback+0x4a>
			strcpy(newstring, (pgagain & 2) ? "1" : "0");
 81088d2:	4b23      	ldr	r3, [pc, #140]	; (8108960 <tag_callback+0x180>)
 81088d4:	881b      	ldrh	r3, [r3, #0]
 81088d6:	f013 0f02 	tst.w	r3, #2
 81088da:	bf14      	ite	ne
 81088dc:	2331      	movne	r3, #49	; 0x31
 81088de:	2330      	moveq	r3, #48	; 0x30
 81088e0:	803b      	strh	r3, [r7, #0]
			break;
 81088e2:	e7a2      	b.n	810882a <tag_callback+0x4a>
			strcpy(newstring, gpsstr);		// GPS Status
 81088e4:	491f      	ldr	r1, [pc, #124]	; (8108964 <tag_callback+0x184>)
 81088e6:	4638      	mov	r0, r7
 81088e8:	f01d ffb5 	bl	8126856 <strcpy>
			break;
 81088ec:	e79d      	b.n	810882a <tag_callback+0x4a>
			strcpy(newstring, statstr);		// Detector Status
 81088ee:	491e      	ldr	r1, [pc, #120]	; (8108968 <tag_callback+0x188>)
 81088f0:	4638      	mov	r0, r7
 81088f2:	f01d ffb0 	bl	8126856 <strcpy>
			break;
 81088f6:	e798      	b.n	810882a <tag_callback+0x4a>
			strcpy(newstring, pressstr);		// pressure
 81088f8:	491c      	ldr	r1, [pc, #112]	; (810896c <tag_callback+0x18c>)
 81088fa:	4638      	mov	r0, r7
 81088fc:	f01d ffab 	bl	8126856 <strcpy>
			break;
 8108900:	e793      	b.n	810882a <tag_callback+0x4a>
			strcpy(newstring, tempstr);		// temperature
 8108902:	491b      	ldr	r1, [pc, #108]	; (8108970 <tag_callback+0x190>)
 8108904:	4638      	mov	r0, r7
 8108906:	f01d ffa6 	bl	8126856 <strcpy>
			break;
 810890a:	e78e      	b.n	810882a <tag_callback+0x4a>
			strcpy(newstring, (pgagain & 1) ? "1" : "0");
 810890c:	4b14      	ldr	r3, [pc, #80]	; (8108960 <tag_callback+0x180>)
 810890e:	881b      	ldrh	r3, [r3, #0]
 8108910:	f003 0301 	and.w	r3, r3, #1
 8108914:	3330      	adds	r3, #48	; 0x30
 8108916:	803b      	strh	r3, [r7, #0]
			break;
 8108918:	e787      	b.n	810882a <tag_callback+0x4a>
			strcpy(newstring, "5");
 810891a:	4b16      	ldr	r3, [pc, #88]	; (8108974 <tag_callback+0x194>)
 810891c:	881b      	ldrh	r3, [r3, #0]
 810891e:	803b      	strh	r3, [r7, #0]
			break;
 8108920:	e783      	b.n	810882a <tag_callback+0x4a>
			strcpy(newstring, nowtimestr);
 8108922:	4915      	ldr	r1, [pc, #84]	; (8108978 <tag_callback+0x198>)
 8108924:	4638      	mov	r0, r7
 8108926:	f01d ff96 	bl	8126856 <strcpy>
			break;
 810892a:	e77e      	b.n	810882a <tag_callback+0x4a>
 810892c:	2000028c 	.word	0x2000028c
 8108930:	40020c00 	.word	0x40020c00
 8108934:	20002de0 	.word	0x20002de0
 8108938:	0812d8cc 	.word	0x0812d8cc
 810893c:	20000290 	.word	0x20000290
 8108940:	20003484 	.word	0x20003484
 8108944:	08146a00 	.word	0x08146a00
 8108948:	0812d8f8 	.word	0x0812d8f8
 810894c:	0812d6ac 	.word	0x0812d6ac
 8108950:	0812d8d8 	.word	0x0812d8d8
 8108954:	2000002e 	.word	0x2000002e
 8108958:	200000a0 	.word	0x200000a0
 810895c:	40021000 	.word	0x40021000
 8108960:	200033e8 	.word	0x200033e8
 8108964:	20000030 	.word	0x20000030
 8108968:	20000144 	.word	0x20000144
 810896c:	20000090 	.word	0x20000090
 8108970:	2000024c 	.word	0x2000024c
 8108974:	08144de4 	.word	0x08144de4
 8108978:	20000070 	.word	0x20000070

0810897c <httpd_cgi_handler>:
		char **http_cgi_param_vals) {
 810897c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8108980:	b085      	sub	sp, #20
 8108982:	4615      	mov	r5, r2
 8108984:	460c      	mov	r4, r1
	j = strtol(*http_cgi_params, &ptr, 10);		// allow two chars len for the number
 8108986:	220a      	movs	r2, #10
 8108988:	a903      	add	r1, sp, #12
 810898a:	6818      	ldr	r0, [r3, #0]
		char **http_cgi_param_vals) {
 810898c:	4699      	mov	r9, r3
 810898e:	9f0e      	ldr	r7, [sp, #56]	; 0x38
	j = strtol(*http_cgi_params, &ptr, 10);		// allow two chars len for the number
 8108990:	f01e fd3c 	bl	812740c <strtol>
 8108994:	4606      	mov	r6, r0
	printf("httpd_cgi_handler: uri=%s, count=%d j=%d\n", uri, count, j);
 8108996:	4621      	mov	r1, r4
 8108998:	462a      	mov	r2, r5
 810899a:	4871      	ldr	r0, [pc, #452]	; (8108b60 <httpd_cgi_handler+0x1e4>)
 810899c:	4633      	mov	r3, r6
 810899e:	f01d fcc9 	bl	8126334 <iprintf>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 81089a2:	2d00      	cmp	r5, #0
 81089a4:	dd37      	ble.n	8108a16 <httpd_cgi_handler+0x9a>
 81089a6:	2400      	movs	r4, #0
			logampmode = muxdat[0] & 2;		// lin/logamp output mux
 81089a8:	f8df b1e4 	ldr.w	fp, [pc, #484]	; 8108b90 <httpd_cgi_handler+0x214>
			printf("setting outmux to 0x%02x\n", muxdat[0]);
 81089ac:	f8df a1e4 	ldr.w	sl, [pc, #484]	; 8108b94 <httpd_cgi_handler+0x218>
		switch (j) {
 81089b0:	f1a6 030a 	sub.w	r3, r6, #10
 81089b4:	2b0e      	cmp	r3, #14
 81089b6:	f200 80cc 	bhi.w	8108b52 <httpd_cgi_handler+0x1d6>
 81089ba:	e8df f003 	tbb	[pc, r3]
 81089be:	9eb6      	.short	0x9eb6
 81089c0:	08080808 	.word	0x08080808
 81089c4:	08080808 	.word	0x08080808
 81089c8:	864d6073 	.word	0x864d6073
 81089cc:	3a          	.byte	0x3a
 81089cd:	00          	.byte	0x00
			if (((*http_cgi_param_vals)[i]) == '0') {
 81089ce:	683a      	ldr	r2, [r7, #0]
				muxdat[0] = muxdat[0] | (1 << (j - 1));
 81089d0:	2101      	movs	r1, #1
 81089d2:	f1a6 000c 	sub.w	r0, r6, #12
 81089d6:	4b63      	ldr	r3, [pc, #396]	; (8108b64 <httpd_cgi_handler+0x1e8>)
			if (((*http_cgi_param_vals)[i]) == '0') {
 81089d8:	5d12      	ldrb	r2, [r2, r4]
			j -= 11;	// now offset 0
 81089da:	f1a6 080b 	sub.w	r8, r6, #11
				muxdat[0] = muxdat[0] | (1 << (j - 1));
 81089de:	4081      	lsls	r1, r0
			if (((*http_cgi_param_vals)[i]) == '0') {
 81089e0:	2a30      	cmp	r2, #48	; 0x30
 81089e2:	d01b      	beq.n	8108a1c <httpd_cgi_handler+0xa0>
				muxdat[0] = muxdat[0] | (1 << (j - 1));
 81089e4:	781a      	ldrb	r2, [r3, #0]
 81089e6:	4311      	orrs	r1, r2
 81089e8:	b2c9      	uxtb	r1, r1
			logampmode = muxdat[0] & 2;		// lin/logamp output mux
 81089ea:	f001 0202 	and.w	r2, r1, #2
 81089ee:	7019      	strb	r1, [r3, #0]
			printf("setting outmux to 0x%02x\n", muxdat[0]);
 81089f0:	4650      	mov	r0, sl
			j -= 11;	// now offset 0
 81089f2:	4646      	mov	r6, r8
			logampmode = muxdat[0] & 2;		// lin/logamp output mux
 81089f4:	f8cb 2000 	str.w	r2, [fp]
			printf("setting outmux to 0x%02x\n", muxdat[0]);
 81089f8:	f01d fc9c 	bl	8126334 <iprintf>
			if (HAL_I2C_Master_Transmit(&hi2c1, 0x44 << 1, &muxdat[0], 1, 1000) != HAL_OK) {		// RF dual MUX
 81089fc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8108a00:	2301      	movs	r3, #1
 8108a02:	4a58      	ldr	r2, [pc, #352]	; (8108b64 <httpd_cgi_handler+0x1e8>)
 8108a04:	9100      	str	r1, [sp, #0]
 8108a06:	2188      	movs	r1, #136	; 0x88
 8108a08:	4857      	ldr	r0, [pc, #348]	; (8108b68 <httpd_cgi_handler+0x1ec>)
 8108a0a:	f004 fc17 	bl	810d23c <HAL_I2C_Master_Transmit>
 8108a0e:	b960      	cbnz	r0, 8108a2a <httpd_cgi_handler+0xae>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8108a10:	3401      	adds	r4, #1
 8108a12:	42a5      	cmp	r5, r4
 8108a14:	d1cc      	bne.n	81089b0 <httpd_cgi_handler+0x34>
}
 8108a16:	b005      	add	sp, #20
 8108a18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				muxdat[0] = muxdat[0] & ~(1 << (j - 1));
 8108a1c:	2101      	movs	r1, #1
 8108a1e:	fa01 f600 	lsl.w	r6, r1, r0
 8108a22:	7819      	ldrb	r1, [r3, #0]
 8108a24:	ea21 0106 	bic.w	r1, r1, r6
 8108a28:	e7df      	b.n	81089ea <httpd_cgi_handler+0x6e>
				printf("I2C HAL returned error 1\n\r");
 8108a2a:	4850      	ldr	r0, [pc, #320]	; (8108b6c <httpd_cgi_handler+0x1f0>)
 8108a2c:	f01d fc82 	bl	8126334 <iprintf>
 8108a30:	e7ee      	b.n	8108a10 <httpd_cgi_handler+0x94>
			agc = (((*http_cgi_param_vals)[i]) == '0' ? 0 : 1);
 8108a32:	6839      	ldr	r1, [r7, #0]
 8108a34:	3c01      	subs	r4, #1
 8108a36:	484e      	ldr	r0, [pc, #312]	; (8108b70 <httpd_cgi_handler+0x1f4>)
 8108a38:	440c      	add	r4, r1
 8108a3a:	4623      	mov	r3, r4
 8108a3c:	f814 2f01 	ldrb.w	r2, [r4, #1]!
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8108a40:	3302      	adds	r3, #2
			agc = (((*http_cgi_param_vals)[i]) == '0' ? 0 : 1);
 8108a42:	3a30      	subs	r2, #48	; 0x30
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8108a44:	eba3 0301 	sub.w	r3, r3, r1
			agc = (((*http_cgi_param_vals)[i]) == '0' ? 0 : 1);
 8108a48:	bf18      	it	ne
 8108a4a:	2201      	movne	r2, #1
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8108a4c:	429d      	cmp	r5, r3
			agc = (((*http_cgi_param_vals)[i]) == '0' ? 0 : 1);
 8108a4e:	8002      	strh	r2, [r0, #0]
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8108a50:	dcf3      	bgt.n	8108a3a <httpd_cgi_handler+0xbe>
}
 8108a52:	b005      	add	sp, #20
 8108a54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8108a58:	4e46      	ldr	r6, [pc, #280]	; (8108b74 <httpd_cgi_handler+0x1f8>)
			val = (((*http_cgi_param_vals)[i]) == '0' ? pgagain & ~1 : pgagain | 1);
 8108a5a:	683b      	ldr	r3, [r7, #0]
 8108a5c:	f9b6 0000 	ldrsh.w	r0, [r6]
 8108a60:	5d1b      	ldrb	r3, [r3, r4]
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8108a62:	3401      	adds	r4, #1
			val = (((*http_cgi_param_vals)[i]) == '0' ? pgagain & ~1 : pgagain | 1);
 8108a64:	2b30      	cmp	r3, #48	; 0x30
 8108a66:	bf0c      	ite	eq
 8108a68:	f020 0001 	biceq.w	r0, r0, #1
 8108a6c:	f040 0001 	orrne.w	r0, r0, #1
			setpgagain(val);
 8108a70:	f7fd fe92 	bl	8106798 <setpgagain>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8108a74:	42a5      	cmp	r5, r4
 8108a76:	dcf0      	bgt.n	8108a5a <httpd_cgi_handler+0xde>
}
 8108a78:	b005      	add	sp, #20
 8108a7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8108a7e:	4e3d      	ldr	r6, [pc, #244]	; (8108b74 <httpd_cgi_handler+0x1f8>)
			val = (((*http_cgi_param_vals)[i]) == '0' ? pgagain & ~2 : pgagain | 2);
 8108a80:	683b      	ldr	r3, [r7, #0]
 8108a82:	f9b6 0000 	ldrsh.w	r0, [r6]
 8108a86:	5d1b      	ldrb	r3, [r3, r4]
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8108a88:	3401      	adds	r4, #1
			val = (((*http_cgi_param_vals)[i]) == '0' ? pgagain & ~2 : pgagain | 2);
 8108a8a:	2b30      	cmp	r3, #48	; 0x30
 8108a8c:	bf0c      	ite	eq
 8108a8e:	f020 0002 	biceq.w	r0, r0, #2
 8108a92:	f040 0002 	orrne.w	r0, r0, #2
			setpgagain(val);
 8108a96:	f7fd fe7f 	bl	8106798 <setpgagain>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8108a9a:	42a5      	cmp	r5, r4
 8108a9c:	dcf0      	bgt.n	8108a80 <httpd_cgi_handler+0x104>
}
 8108a9e:	b005      	add	sp, #20
 8108aa0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8108aa4:	4e33      	ldr	r6, [pc, #204]	; (8108b74 <httpd_cgi_handler+0x1f8>)
			val = (((*http_cgi_param_vals)[i]) == '0' ? pgagain & ~4 : pgagain | 4);
 8108aa6:	683b      	ldr	r3, [r7, #0]
 8108aa8:	f9b6 0000 	ldrsh.w	r0, [r6]
 8108aac:	5d1b      	ldrb	r3, [r3, r4]
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8108aae:	3401      	adds	r4, #1
			val = (((*http_cgi_param_vals)[i]) == '0' ? pgagain & ~4 : pgagain | 4);
 8108ab0:	2b30      	cmp	r3, #48	; 0x30
 8108ab2:	bf0c      	ite	eq
 8108ab4:	f020 0004 	biceq.w	r0, r0, #4
 8108ab8:	f040 0004 	orrne.w	r0, r0, #4
			setpgagain(val);
 8108abc:	f7fd fe6c 	bl	8106798 <setpgagain>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8108ac0:	42a5      	cmp	r5, r4
 8108ac2:	dcf0      	bgt.n	8108aa6 <httpd_cgi_handler+0x12a>
}
 8108ac4:	b005      	add	sp, #20
 8108ac6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8108aca:	3401      	adds	r4, #1
				HAL_GPIO_WritePin(GPIOE, LP_FILT_Pin, GPIO_PIN_SET);		// select RF Switches to bypass LP filter
 8108acc:	4e2a      	ldr	r6, [pc, #168]	; (8108b78 <httpd_cgi_handler+0x1fc>)
 8108ace:	e004      	b.n	8108ada <httpd_cgi_handler+0x15e>
 8108ad0:	f004 f8ae 	bl	810cc30 <HAL_GPIO_WritePin>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8108ad4:	42a5      	cmp	r5, r4
 8108ad6:	dd9e      	ble.n	8108a16 <httpd_cgi_handler+0x9a>
 8108ad8:	3401      	adds	r4, #1
			if (((*http_cgi_param_vals)[i]) == '1')
 8108ada:	683b      	ldr	r3, [r7, #0]
				HAL_GPIO_WritePin(GPIOE, LP_FILT_Pin, GPIO_PIN_SET);		// select RF Switches to bypass LP filter
 8108adc:	2201      	movs	r2, #1
 8108ade:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8108ae2:	4630      	mov	r0, r6
			if (((*http_cgi_param_vals)[i]) == '1')
 8108ae4:	4423      	add	r3, r4
 8108ae6:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8108aea:	2b31      	cmp	r3, #49	; 0x31
 8108aec:	d1f0      	bne.n	8108ad0 <httpd_cgi_handler+0x154>
				HAL_GPIO_WritePin(GPIOE, LP_FILT_Pin, GPIO_PIN_RESET);// select RF Switches to LP filter (normal route)
 8108aee:	2200      	movs	r2, #0
 8108af0:	f004 f89e 	bl	810cc30 <HAL_GPIO_WritePin>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8108af4:	42a5      	cmp	r5, r4
 8108af6:	dcef      	bgt.n	8108ad8 <httpd_cgi_handler+0x15c>
 8108af8:	e78d      	b.n	8108a16 <httpd_cgi_handler+0x9a>
 8108afa:	3401      	adds	r4, #1
				HAL_GPIO_WritePin(GPIOD, LED_D4_Pin, GPIO_PIN_SET);
 8108afc:	4e1f      	ldr	r6, [pc, #124]	; (8108b7c <httpd_cgi_handler+0x200>)
 8108afe:	e004      	b.n	8108b0a <httpd_cgi_handler+0x18e>
 8108b00:	f004 f896 	bl	810cc30 <HAL_GPIO_WritePin>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8108b04:	42ac      	cmp	r4, r5
 8108b06:	da86      	bge.n	8108a16 <httpd_cgi_handler+0x9a>
 8108b08:	3401      	adds	r4, #1
			if (((*http_cgi_param_vals)[i]) == '0')
 8108b0a:	683b      	ldr	r3, [r7, #0]
				HAL_GPIO_WritePin(GPIOD, LED_D4_Pin, GPIO_PIN_SET);
 8108b0c:	2201      	movs	r2, #1
 8108b0e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8108b12:	4630      	mov	r0, r6
			if (((*http_cgi_param_vals)[i]) == '0')
 8108b14:	4423      	add	r3, r4
 8108b16:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8108b1a:	2b30      	cmp	r3, #48	; 0x30
 8108b1c:	d1f0      	bne.n	8108b00 <httpd_cgi_handler+0x184>
				HAL_GPIO_WritePin(GPIOD, LED_D4_Pin, GPIO_PIN_RESET);
 8108b1e:	2200      	movs	r2, #0
 8108b20:	f004 f886 	bl	810cc30 <HAL_GPIO_WritePin>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8108b24:	42a5      	cmp	r5, r4
 8108b26:	dcef      	bgt.n	8108b08 <httpd_cgi_handler+0x18c>
 8108b28:	e775      	b.n	8108a16 <httpd_cgi_handler+0x9a>
			printf("Reboot command from wwww\n");
 8108b2a:	4815      	ldr	r0, [pc, #84]	; (8108b80 <httpd_cgi_handler+0x204>)
 8108b2c:	f01d fc9e 	bl	812646c <puts>
			osDelay(500);
 8108b30:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8108b34:	f00d fc62 	bl	81163fc <osDelay>
 8108b38:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8108b3c:	4911      	ldr	r1, [pc, #68]	; (8108b84 <httpd_cgi_handler+0x208>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8108b3e:	4b12      	ldr	r3, [pc, #72]	; (8108b88 <httpd_cgi_handler+0x20c>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8108b40:	68ca      	ldr	r2, [r1, #12]
 8108b42:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8108b46:	4313      	orrs	r3, r2
 8108b48:	60cb      	str	r3, [r1, #12]
 8108b4a:	f3bf 8f4f 	dsb	sy
    __NOP();
 8108b4e:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 8108b50:	e7fd      	b.n	8108b4e <httpd_cgi_handler+0x1d2>
			printf("Unknown id in cgi handler %s\n", *http_cgi_params);
 8108b52:	f8d9 1000 	ldr.w	r1, [r9]
 8108b56:	480d      	ldr	r0, [pc, #52]	; (8108b8c <httpd_cgi_handler+0x210>)
 8108b58:	f01d fbec 	bl	8126334 <iprintf>
			break;
 8108b5c:	e758      	b.n	8108a10 <httpd_cgi_handler+0x94>
 8108b5e:	bf00      	nop
 8108b60:	0812d910 	.word	0x0812d910
 8108b64:	20000290 	.word	0x20000290
 8108b68:	2000257c 	.word	0x2000257c
 8108b6c:	0812d240 	.word	0x0812d240
 8108b70:	2000002e 	.word	0x2000002e
 8108b74:	200033e8 	.word	0x200033e8
 8108b78:	40021000 	.word	0x40021000
 8108b7c:	40020c00 	.word	0x40020c00
 8108b80:	0812d93c 	.word	0x0812d93c
 8108b84:	e000ed00 	.word	0xe000ed00
 8108b88:	05fa0004 	.word	0x05fa0004
 8108b8c:	0812d974 	.word	0x0812d974
 8108b90:	200033e4 	.word	0x200033e4
 8108b94:	0812d958 	.word	0x0812d958

08108b98 <httpd_post_receive_data>:
err_t httpd_post_receive_data(void *connection, struct pbuf *p) {
 8108b98:	b508      	push	{r3, lr}
	printf("httpd_post_receive_data: \n");
 8108b9a:	4802      	ldr	r0, [pc, #8]	; (8108ba4 <httpd_post_receive_data+0xc>)
 8108b9c:	f01d fc66 	bl	812646c <puts>
}
 8108ba0:	2000      	movs	r0, #0
 8108ba2:	bd08      	pop	{r3, pc}
 8108ba4:	0812d994 	.word	0x0812d994

08108ba8 <httpd_post_begin>:
		int content_len, char *response_uri, u16_t response_uri_len, u8_t *post_auto_wnd) {
 8108ba8:	b508      	push	{r3, lr}
	printf("httpd_post_begin: \n");
 8108baa:	4802      	ldr	r0, [pc, #8]	; (8108bb4 <httpd_post_begin+0xc>)
 8108bac:	f01d fc5e 	bl	812646c <puts>
}
 8108bb0:	2000      	movs	r0, #0
 8108bb2:	bd08      	pop	{r3, pc}
 8108bb4:	0812d9b0 	.word	0x0812d9b0

08108bb8 <httpd_post_finished>:
	printf("httpd_post_finished: \n");
 8108bb8:	4801      	ldr	r0, [pc, #4]	; (8108bc0 <httpd_post_finished+0x8>)
 8108bba:	f01d bc57 	b.w	812646c <puts>
 8108bbe:	bf00      	nop
 8108bc0:	0812d9c4 	.word	0x0812d9c4

08108bc4 <init_httpd_ssi>:

// embedded ssi tag handler setup
init_httpd_ssi() {

	http_set_ssi_handler(tag_callback, tagname, 21);	// was 32
 8108bc4:	4803      	ldr	r0, [pc, #12]	; (8108bd4 <init_httpd_ssi+0x10>)
 8108bc6:	2215      	movs	r2, #21
 8108bc8:	4903      	ldr	r1, [pc, #12]	; (8108bd8 <init_httpd_ssi+0x14>)
init_httpd_ssi() {
 8108bca:	b508      	push	{r3, lr}
	http_set_ssi_handler(tag_callback, tagname, 21);	// was 32
 8108bcc:	f011 fa74 	bl	811a0b8 <http_set_ssi_handler>
}
 8108bd0:	bd08      	pop	{r3, pc}
 8108bd2:	bf00      	nop
 8108bd4:	081087e1 	.word	0x081087e1
 8108bd8:	2000029c 	.word	0x2000029c

08108bdc <parsep2>:

///////////////////////////////////////////////////////
/// parse p2 params
// return 0 for success
//////////////////////////////////////////////////////
int parsep2(char *buf, char *match, int type, void *value) {
 8108bdc:	b570      	push	{r4, r5, r6, lr}
	uint32_t *val;

	i = 0;
	j = 0;
	val = value;
	while ((buf[i]) && (buf[i] != '}')) {
 8108bde:	7804      	ldrb	r4, [r0, #0]
 8108be0:	b194      	cbz	r4, 8108c08 <parsep2+0x2c>
 8108be2:	2c7d      	cmp	r4, #125	; 0x7d
 8108be4:	d010      	beq.n	8108c08 <parsep2+0x2c>
	j = 0;
 8108be6:	f04f 0e00 	mov.w	lr, #0
	i = 0;
 8108bea:	4675      	mov	r5, lr
		if (buf[i++] == match[j]) {
 8108bec:	f811 600e 	ldrb.w	r6, [r1, lr]
 8108bf0:	f105 0c01 	add.w	ip, r5, #1
 8108bf4:	42a6      	cmp	r6, r4
			j++;
		} else {
			j = 0;
		}
		if (j > 0) {		// started matching something
			if (buf[i] == ':') {		// end of match
 8108bf6:	f810 400c 	ldrb.w	r4, [r0, ip]
		if (buf[i++] == match[j]) {
 8108bfa:	d008      	beq.n	8108c0e <parsep2+0x32>
 8108bfc:	4665      	mov	r5, ip
			j = 0;
 8108bfe:	f04f 0e00 	mov.w	lr, #0
	while ((buf[i]) && (buf[i] != '}')) {
 8108c02:	b10c      	cbz	r4, 8108c08 <parsep2+0x2c>
 8108c04:	2c7d      	cmp	r4, #125	; 0x7d
 8108c06:	d1f1      	bne.n	8108bec <parsep2+0x10>
					return ((sscanf(&buf[i], "%x", val) == 1) ? 0 : -1);
				}
			}
		}
	}
	return (-1);
 8108c08:	f04f 30ff 	mov.w	r0, #4294967295
}
 8108c0c:	bd70      	pop	{r4, r5, r6, pc}
			if (buf[i] == ':') {		// end of match
 8108c0e:	2c3a      	cmp	r4, #58	; 0x3a
			j++;
 8108c10:	f10e 0e01 	add.w	lr, lr, #1
			if (buf[i] == ':') {		// end of match
 8108c14:	d001      	beq.n	8108c1a <parsep2+0x3e>
		if (buf[i++] == match[j]) {
 8108c16:	4665      	mov	r5, ip
 8108c18:	e7f3      	b.n	8108c02 <parsep2+0x26>
				if (type == 1) {		// looking for a string
 8108c1a:	2a01      	cmp	r2, #1
				i++;
 8108c1c:	f105 0502 	add.w	r5, r5, #2
				if (type == 1) {		// looking for a string
 8108c20:	d005      	beq.n	8108c2e <parsep2+0x52>
				} else if (type == 2) { // uint32_t base 10 string
 8108c22:	2a02      	cmp	r2, #2
 8108c24:	d01a      	beq.n	8108c5c <parsep2+0x80>
				} else if (type == 3) { // uint32_t hex string
 8108c26:	2a03      	cmp	r2, #3
 8108c28:	d022      	beq.n	8108c70 <parsep2+0x94>
	while ((buf[i]) && (buf[i] != '}')) {
 8108c2a:	5d44      	ldrb	r4, [r0, r5]
 8108c2c:	e7e9      	b.n	8108c02 <parsep2+0x26>
					while ((buf[i]) && ((isalnum(buf[i])) || (buf[i] == '.'))) {
 8108c2e:	5d44      	ldrb	r4, [r0, r5]
 8108c30:	1941      	adds	r1, r0, r5
 8108c32:	b36c      	cbz	r4, 8108c90 <parsep2+0xb4>
 8108c34:	1e5d      	subs	r5, r3, #1
					j = 0;
 8108c36:	2200      	movs	r2, #0
 8108c38:	4e17      	ldr	r6, [pc, #92]	; (8108c98 <parsep2+0xbc>)
					while ((buf[i]) && ((isalnum(buf[i])) || (buf[i] == '.'))) {
 8108c3a:	5d30      	ldrb	r0, [r6, r4]
 8108c3c:	0740      	lsls	r0, r0, #29
 8108c3e:	d101      	bne.n	8108c44 <parsep2+0x68>
 8108c40:	2c2e      	cmp	r4, #46	; 0x2e
 8108c42:	d11f      	bne.n	8108c84 <parsep2+0xa8>
						pch[j++] = buf[i++];
 8108c44:	f805 4f01 	strb.w	r4, [r5, #1]!
 8108c48:	3201      	adds	r2, #1
					while ((buf[i]) && ((isalnum(buf[i])) || (buf[i] == '.'))) {
 8108c4a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8108c4e:	2c00      	cmp	r4, #0
 8108c50:	d1f3      	bne.n	8108c3a <parsep2+0x5e>
					pch[j] = 0;
 8108c52:	4413      	add	r3, r2
 8108c54:	4620      	mov	r0, r4
 8108c56:	2200      	movs	r2, #0
 8108c58:	701a      	strb	r2, [r3, #0]
}
 8108c5a:	bd70      	pop	{r4, r5, r6, pc}
					return ((sscanf(&buf[i], "%u", val) == 1) ? 0 : -1);
 8108c5c:	461a      	mov	r2, r3
 8108c5e:	490f      	ldr	r1, [pc, #60]	; (8108c9c <parsep2+0xc0>)
 8108c60:	4428      	add	r0, r5
 8108c62:	f01d fd71 	bl	8126748 <siscanf>
 8108c66:	3801      	subs	r0, #1
 8108c68:	bf18      	it	ne
 8108c6a:	f04f 30ff 	movne.w	r0, #4294967295
}
 8108c6e:	bd70      	pop	{r4, r5, r6, pc}
					return ((sscanf(&buf[i], "%x", val) == 1) ? 0 : -1);
 8108c70:	461a      	mov	r2, r3
 8108c72:	490b      	ldr	r1, [pc, #44]	; (8108ca0 <parsep2+0xc4>)
 8108c74:	4428      	add	r0, r5
 8108c76:	f01d fd67 	bl	8126748 <siscanf>
 8108c7a:	3801      	subs	r0, #1
 8108c7c:	bf18      	it	ne
 8108c7e:	f04f 30ff 	movne.w	r0, #4294967295
}
 8108c82:	bd70      	pop	{r4, r5, r6, pc}
					return ((j > 0) ? 0 : -1);
 8108c84:	fab2 f082 	clz	r0, r2
					pch[j] = 0;
 8108c88:	4413      	add	r3, r2
					return ((j > 0) ? 0 : -1);
 8108c8a:	0940      	lsrs	r0, r0, #5
 8108c8c:	4240      	negs	r0, r0
 8108c8e:	e7e2      	b.n	8108c56 <parsep2+0x7a>
					while ((buf[i]) && ((isalnum(buf[i])) || (buf[i] == '.'))) {
 8108c90:	f04f 30ff 	mov.w	r0, #4294967295
 8108c94:	e7df      	b.n	8108c56 <parsep2+0x7a>
 8108c96:	bf00      	nop
 8108c98:	08147081 	.word	0x08147081
 8108c9c:	0812d9dc 	.word	0x0812d9dc
 8108ca0:	0812d9e0 	.word	0x0812d9e0

08108ca4 <returnpage>:

 p2 operands (strings):-
 */

// callback with the page
void returnpage(volatile char *content, volatile u16_t charcount, int errorm) {
 8108ca4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	volatile char p2[256];
	volatile char s1[16];
	volatile uint32_t crc1, crc2, n1 = 0,  n2 = 0;

//	printf("returnpage:\n");
	if (expectedapage) {
 8108ca8:	4e9a      	ldr	r6, [pc, #616]	; (8108f14 <returnpage+0x270>)
void returnpage(volatile char *content, volatile u16_t charcount, int errorm) {
 8108caa:	b0d2      	sub	sp, #328	; 0x148
	volatile uint32_t crc1, crc2, n1 = 0,  n2 = 0;
 8108cac:	2500      	movs	r5, #0
	if (expectedapage) {
 8108cae:	6833      	ldr	r3, [r6, #0]
void returnpage(volatile char *content, volatile u16_t charcount, int errorm) {
 8108cb0:	f8ad 100e 	strh.w	r1, [sp, #14]
	volatile uint32_t crc1, crc2, n1 = 0,  n2 = 0;
 8108cb4:	950c      	str	r5, [sp, #48]	; 0x30
 8108cb6:	950d      	str	r5, [sp, #52]	; 0x34
		if (errorm == 0) {
 8108cb8:	b103      	cbz	r3, 8108cbc <returnpage+0x18>
 8108cba:	b122      	cbz	r2, 8108cc6 <returnpage+0x22>
					rebootme(0);
				}
			}
		}
	}
	expectedapage = 0;
 8108cbc:	2300      	movs	r3, #0
 8108cbe:	6033      	str	r3, [r6, #0]
}
 8108cc0:	b052      	add	sp, #328	; 0x148
 8108cc2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			printf("server returned page: %.*s\n", charcount, content);
 8108cc6:	f8bd 100e 	ldrh.w	r1, [sp, #14]
 8108cca:	4604      	mov	r4, r0
			nconv = sscanf(content, "%5u%48s%u%255s", &sn, udp_target, &p1, &p2);
 8108ccc:	f10d 0848 	add.w	r8, sp, #72	; 0x48
 8108cd0:	af09      	add	r7, sp, #36	; 0x24
			printf("server returned page: %.*s\n", charcount, content);
 8108cd2:	4602      	mov	r2, r0
 8108cd4:	b289      	uxth	r1, r1
 8108cd6:	4890      	ldr	r0, [pc, #576]	; (8108f18 <returnpage+0x274>)
 8108cd8:	f01d fb2c 	bl	8126334 <iprintf>
			nconv = sscanf(content, "%5u%48s%u%255s", &sn, udp_target, &p1, &p2);
 8108cdc:	4b8f      	ldr	r3, [pc, #572]	; (8108f1c <returnpage+0x278>)
 8108cde:	4620      	mov	r0, r4
 8108ce0:	aa04      	add	r2, sp, #16
 8108ce2:	498f      	ldr	r1, [pc, #572]	; (8108f20 <returnpage+0x27c>)
			s1[0] = '\0';
 8108ce4:	f88d 5038 	strb.w	r5, [sp, #56]	; 0x38
			nconv = sscanf(content, "%5u%48s%u%255s", &sn, udp_target, &p1, &p2);
 8108ce8:	e9cd 7800 	strd	r7, r8, [sp]
 8108cec:	f01d fd2c 	bl	8126748 <siscanf>
 8108cf0:	9005      	str	r0, [sp, #20]
			if (nconv != EOF) {
 8108cf2:	9b05      	ldr	r3, [sp, #20]
 8108cf4:	3301      	adds	r3, #1
 8108cf6:	f000 80de 	beq.w	8108eb6 <returnpage+0x212>
				switch (nconv) {
 8108cfa:	9b05      	ldr	r3, [sp, #20]
 8108cfc:	3b01      	subs	r3, #1
 8108cfe:	2b03      	cmp	r3, #3
 8108d00:	f200 8100 	bhi.w	8108f04 <returnpage+0x260>
 8108d04:	e8df f003 	tbb	[pc, r3]
 8108d08:	56025053 	.word	0x56025053
 8108d0c:	f10d 0818 	add.w	r8, sp, #24
					if (p1 == 1) {		// reboot
 8108d10:	683b      	ldr	r3, [r7, #0]
 8108d12:	2b01      	cmp	r3, #1
 8108d14:	f000 80eb 	beq.w	8108eee <returnpage+0x24a>
					if (p1 == 2) {		// freeze the UDP streaming
 8108d18:	683b      	ldr	r3, [r7, #0]
 8108d1a:	2b02      	cmp	r3, #2
						globalfreeze = 1;
 8108d1c:	4b81      	ldr	r3, [pc, #516]	; (8108f24 <returnpage+0x280>)
					if (p1 == 2) {		// freeze the UDP streaming
 8108d1e:	f000 80e0 	beq.w	8108ee2 <returnpage+0x23e>
						globalfreeze = 0;
 8108d22:	2200      	movs	r2, #0
 8108d24:	601a      	str	r2, [r3, #0]
					if (strlen(udp_target) < 7) {					// bad url or ip address
 8108d26:	487d      	ldr	r0, [pc, #500]	; (8108f1c <returnpage+0x278>)
 8108d28:	f7f7 fa94 	bl	8100254 <strlen>
 8108d2c:	2806      	cmp	r0, #6
 8108d2e:	f240 80ca 	bls.w	8108ec6 <returnpage+0x222>
					printf("Server -> Target UDP host: %s\n", udp_target);
 8108d32:	497a      	ldr	r1, [pc, #488]	; (8108f1c <returnpage+0x278>)
 8108d34:	487c      	ldr	r0, [pc, #496]	; (8108f28 <returnpage+0x284>)
 8108d36:	f01d fafd 	bl	8126334 <iprintf>
					if (statuspkt.uid != sn) {
 8108d3a:	4c7c      	ldr	r4, [pc, #496]	; (8108f2c <returnpage+0x288>)
 8108d3c:	f8b4 305c 	ldrh.w	r3, [r4, #92]	; 0x5c
 8108d40:	9a04      	ldr	r2, [sp, #16]
 8108d42:	b29b      	uxth	r3, r3
 8108d44:	4293      	cmp	r3, r2
 8108d46:	d009      	beq.n	8108d5c <returnpage+0xb8>
						statuspkt.uid = sn;
 8108d48:	9b04      	ldr	r3, [sp, #16]
						printf("Server -> Serial Number: %lu\n", statuspkt.uid);
 8108d4a:	4879      	ldr	r0, [pc, #484]	; (8108f30 <returnpage+0x28c>)
						statuspkt.uid = sn;
 8108d4c:	b29b      	uxth	r3, r3
 8108d4e:	f8a4 305c 	strh.w	r3, [r4, #92]	; 0x5c
						printf("Server -> Serial Number: %lu\n", statuspkt.uid);
 8108d52:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 8108d56:	b289      	uxth	r1, r1
 8108d58:	f01d faec 	bl	8126334 <iprintf>
			if (!res) {		// build changed?
 8108d5c:	f8d8 3000 	ldr.w	r3, [r8]
 8108d60:	2b00      	cmp	r3, #0
 8108d62:	f000 80a0 	beq.w	8108ea6 <returnpage+0x202>
			if ((statuspkt.uid != 0xfeed) && (newbuild != BUILDNO) && (http_downloading == NOT_LOADING)) {// the version advertised is different to this one running now
 8108d66:	f8b4 305c 	ldrh.w	r3, [r4, #92]	; 0x5c
 8108d6a:	f64f 62ed 	movw	r2, #65261	; 0xfeed
 8108d6e:	b29b      	uxth	r3, r3
 8108d70:	4293      	cmp	r3, r2
 8108d72:	d0a3      	beq.n	8108cbc <returnpage+0x18>
 8108d74:	4a6f      	ldr	r2, [pc, #444]	; (8108f34 <returnpage+0x290>)
 8108d76:	f242 732f 	movw	r3, #10031	; 0x272f
 8108d7a:	6812      	ldr	r2, [r2, #0]
 8108d7c:	429a      	cmp	r2, r3
 8108d7e:	d09d      	beq.n	8108cbc <returnpage+0x18>
 8108d80:	4b6d      	ldr	r3, [pc, #436]	; (8108f38 <returnpage+0x294>)
 8108d82:	681c      	ldr	r4, [r3, #0]
 8108d84:	2c00      	cmp	r4, #0
 8108d86:	d199      	bne.n	8108cbc <returnpage+0x18>
				if (lptask_init_done == 0) {		// if running, reboot before trying to load
 8108d88:	4b6c      	ldr	r3, [pc, #432]	; (8108f3c <returnpage+0x298>)
 8108d8a:	681b      	ldr	r3, [r3, #0]
 8108d8c:	2b00      	cmp	r3, #0
 8108d8e:	f040 80a1 	bne.w	8108ed4 <returnpage+0x230>
					osDelay(1000);
 8108d92:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8108d96:	f00d fb31 	bl	81163fc <osDelay>
					httploader(fwfilename, loaderhost, crc1, crc2);
 8108d9a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8108d9c:	4968      	ldr	r1, [pc, #416]	; (8108f40 <returnpage+0x29c>)
 8108d9e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8108da0:	4868      	ldr	r0, [pc, #416]	; (8108f44 <returnpage+0x2a0>)
 8108da2:	f7f9 f81f 	bl	8101de4 <httploader>
 8108da6:	e789      	b.n	8108cbc <returnpage+0x18>
 8108da8:	f10d 0818 	add.w	r8, sp, #24
 8108dac:	e7bb      	b.n	8108d26 <returnpage+0x82>
 8108dae:	f10d 0818 	add.w	r8, sp, #24
 8108db2:	e7c2      	b.n	8108d3a <returnpage+0x96>
					if (p2[0] == '{') {		// its the start of enclosed params
 8108db4:	f898 3000 	ldrb.w	r3, [r8]
						res = 0;
 8108db8:	f10d 0818 	add.w	r8, sp, #24
					if (p2[0] == '{') {		// its the start of enclosed params
 8108dbc:	2b7b      	cmp	r3, #123	; 0x7b
 8108dbe:	d1a7      	bne.n	8108d10 <returnpage+0x6c>
						res = 0;
 8108dc0:	2300      	movs	r3, #0
						res |= parsep2(&p2[1], "fw", 1, fwfilename);
 8108dc2:	2201      	movs	r2, #1
 8108dc4:	4960      	ldr	r1, [pc, #384]	; (8108f48 <returnpage+0x2a4>)
 8108dc6:	f10d 0049 	add.w	r0, sp, #73	; 0x49
						res = 0;
 8108dca:	f8c8 3000 	str.w	r3, [r8]
						res2 = 0;
 8108dce:	9307      	str	r3, [sp, #28]
						res3 = 0;
 8108dd0:	9308      	str	r3, [sp, #32]
						res |= parsep2(&p2[1], "fw", 1, fwfilename);
 8108dd2:	4b5c      	ldr	r3, [pc, #368]	; (8108f44 <returnpage+0x2a0>)
 8108dd4:	f7ff ff02 	bl	8108bdc <parsep2>
 8108dd8:	f8d8 3000 	ldr.w	r3, [r8]
						res |= parsep2(&p2[1], "bld", 2, &newbuild);
 8108ddc:	2202      	movs	r2, #2
 8108dde:	495b      	ldr	r1, [pc, #364]	; (8108f4c <returnpage+0x2a8>)
						res |= parsep2(&p2[1], "fw", 1, fwfilename);
 8108de0:	4318      	orrs	r0, r3
						res |= parsep2(&p2[1], "bld", 2, &newbuild);
 8108de2:	4b54      	ldr	r3, [pc, #336]	; (8108f34 <returnpage+0x290>)
						res |= parsep2(&p2[1], "fw", 1, fwfilename);
 8108de4:	f8c8 0000 	str.w	r0, [r8]
						res |= parsep2(&p2[1], "bld", 2, &newbuild);
 8108de8:	f10d 0049 	add.w	r0, sp, #73	; 0x49
 8108dec:	f7ff fef6 	bl	8108bdc <parsep2>
 8108df0:	f8d8 3000 	ldr.w	r3, [r8]
						res |= parsep2(&p2[1], "crc1", 3, &crc1);  // low addr
 8108df4:	2203      	movs	r2, #3
 8108df6:	4956      	ldr	r1, [pc, #344]	; (8108f50 <returnpage+0x2ac>)
						res |= parsep2(&p2[1], "bld", 2, &newbuild);
 8108df8:	4318      	orrs	r0, r3
						res |= parsep2(&p2[1], "crc1", 3, &crc1);  // low addr
 8108dfa:	ab0a      	add	r3, sp, #40	; 0x28
						res |= parsep2(&p2[1], "bld", 2, &newbuild);
 8108dfc:	f8c8 0000 	str.w	r0, [r8]
						res |= parsep2(&p2[1], "crc1", 3, &crc1);  // low addr
 8108e00:	f10d 0049 	add.w	r0, sp, #73	; 0x49
 8108e04:	f7ff feea 	bl	8108bdc <parsep2>
 8108e08:	f8d8 3000 	ldr.w	r3, [r8]
						res |= parsep2(&p2[1], "crc2", 3, &crc2);
 8108e0c:	2203      	movs	r2, #3
 8108e0e:	4951      	ldr	r1, [pc, #324]	; (8108f54 <returnpage+0x2b0>)
						res |= parsep2(&p2[1], "crc1", 3, &crc1);  // low addr
 8108e10:	4318      	orrs	r0, r3
						res |= parsep2(&p2[1], "crc2", 3, &crc2);
 8108e12:	ab0b      	add	r3, sp, #44	; 0x2c
						res |= parsep2(&p2[1], "crc1", 3, &crc1);  // low addr
 8108e14:	f8c8 0000 	str.w	r0, [r8]
						res |= parsep2(&p2[1], "crc2", 3, &crc2);
 8108e18:	f10d 0049 	add.w	r0, sp, #73	; 0x49
 8108e1c:	f7ff fede 	bl	8108bdc <parsep2>
 8108e20:	f8d8 3000 	ldr.w	r3, [r8]
						res2 |= parsep2(&p2[1], "srv", 1, &loaderhost);
 8108e24:	2201      	movs	r2, #1
 8108e26:	494c      	ldr	r1, [pc, #304]	; (8108f58 <returnpage+0x2b4>)
						res |= parsep2(&p2[1], "crc2", 3, &crc2);
 8108e28:	4318      	orrs	r0, r3
						res2 |= parsep2(&p2[1], "srv", 1, &loaderhost);
 8108e2a:	4b45      	ldr	r3, [pc, #276]	; (8108f40 <returnpage+0x29c>)
						res |= parsep2(&p2[1], "crc2", 3, &crc2);
 8108e2c:	f8c8 0000 	str.w	r0, [r8]
						res2 |= parsep2(&p2[1], "srv", 1, &loaderhost);
 8108e30:	f10d 0049 	add.w	r0, sp, #73	; 0x49
 8108e34:	f7ff fed2 	bl	8108bdc <parsep2>
 8108e38:	9a07      	ldr	r2, [sp, #28]
						res2 |= parsep2(&p2[1], "n2", 3, &n2);
 8108e3a:	ab0d      	add	r3, sp, #52	; 0x34
 8108e3c:	4947      	ldr	r1, [pc, #284]	; (8108f5c <returnpage+0x2b8>)
						res2 |= parsep2(&p2[1], "srv", 1, &loaderhost);
 8108e3e:	4310      	orrs	r0, r2
						res2 |= parsep2(&p2[1], "n2", 3, &n2);
 8108e40:	2203      	movs	r2, #3
						res2 |= parsep2(&p2[1], "srv", 1, &loaderhost);
 8108e42:	9007      	str	r0, [sp, #28]
						res2 |= parsep2(&p2[1], "n2", 3, &n2);
 8108e44:	f10d 0049 	add.w	r0, sp, #73	; 0x49
 8108e48:	f7ff fec8 	bl	8108bdc <parsep2>
 8108e4c:	9a07      	ldr	r2, [sp, #28]
						res2 |= parsep2(&p2[1], "s1", 1, s1);
 8108e4e:	ab0e      	add	r3, sp, #56	; 0x38
 8108e50:	4943      	ldr	r1, [pc, #268]	; (8108f60 <returnpage+0x2bc>)
						res2 |= parsep2(&p2[1], "n2", 3, &n2);
 8108e52:	4310      	orrs	r0, r2
						res2 |= parsep2(&p2[1], "s1", 1, s1);
 8108e54:	2201      	movs	r2, #1
						res2 |= parsep2(&p2[1], "n2", 3, &n2);
 8108e56:	9007      	str	r0, [sp, #28]
						res2 |= parsep2(&p2[1], "s1", 1, s1);
 8108e58:	f10d 0049 	add.w	r0, sp, #73	; 0x49
 8108e5c:	f7ff febe 	bl	8108bdc <parsep2>
 8108e60:	9b07      	ldr	r3, [sp, #28]
						res3 |= parsep2(&p2[1], "lcd", 1, lcdfile);
 8108e62:	2201      	movs	r2, #1
 8108e64:	493f      	ldr	r1, [pc, #252]	; (8108f64 <returnpage+0x2c0>)
						res2 |= parsep2(&p2[1], "s1", 1, s1);
 8108e66:	4318      	orrs	r0, r3
						res3 |= parsep2(&p2[1], "lcd", 1, lcdfile);
 8108e68:	4b3f      	ldr	r3, [pc, #252]	; (8108f68 <returnpage+0x2c4>)
						res2 |= parsep2(&p2[1], "s1", 1, s1);
 8108e6a:	9007      	str	r0, [sp, #28]
						res3 |= parsep2(&p2[1], "lcd", 1, lcdfile);
 8108e6c:	f10d 0049 	add.w	r0, sp, #73	; 0x49
 8108e70:	f7ff feb4 	bl	8108bdc <parsep2>
 8108e74:	9b08      	ldr	r3, [sp, #32]
						res3 |= parsep2(&p2[1], "lbl", 2, &lcdbuildno);
 8108e76:	2202      	movs	r2, #2
 8108e78:	493c      	ldr	r1, [pc, #240]	; (8108f6c <returnpage+0x2c8>)
						res3 |= parsep2(&p2[1], "lcd", 1, lcdfile);
 8108e7a:	4318      	orrs	r0, r3
						res3 |= parsep2(&p2[1], "lbl", 2, &lcdbuildno);
 8108e7c:	4b3c      	ldr	r3, [pc, #240]	; (8108f70 <returnpage+0x2cc>)
						res3 |= parsep2(&p2[1], "lcd", 1, lcdfile);
 8108e7e:	9008      	str	r0, [sp, #32]
						res3 |= parsep2(&p2[1], "lbl", 2, &lcdbuildno);
 8108e80:	f10d 0049 	add.w	r0, sp, #73	; 0x49
 8108e84:	f7ff feaa 	bl	8108bdc <parsep2>
 8108e88:	9a08      	ldr	r2, [sp, #32]
 8108e8a:	4603      	mov	r3, r0
						res3 |= parsep2(&p2[1], "siz", 2, &lcdlen);
 8108e8c:	4939      	ldr	r1, [pc, #228]	; (8108f74 <returnpage+0x2d0>)
 8108e8e:	f10d 0049 	add.w	r0, sp, #73	; 0x49
						res3 |= parsep2(&p2[1], "lbl", 2, &lcdbuildno);
 8108e92:	4313      	orrs	r3, r2
						res3 |= parsep2(&p2[1], "siz", 2, &lcdlen);
 8108e94:	2202      	movs	r2, #2
						res3 |= parsep2(&p2[1], "lbl", 2, &lcdbuildno);
 8108e96:	9308      	str	r3, [sp, #32]
						res3 |= parsep2(&p2[1], "siz", 2, &lcdlen);
 8108e98:	4b37      	ldr	r3, [pc, #220]	; (8108f78 <returnpage+0x2d4>)
 8108e9a:	f7ff fe9f 	bl	8108bdc <parsep2>
 8108e9e:	9b08      	ldr	r3, [sp, #32]
 8108ea0:	4318      	orrs	r0, r3
 8108ea2:	9008      	str	r0, [sp, #32]
 8108ea4:	e734      	b.n	8108d10 <returnpage+0x6c>
				printf("Firmware: this build is %d, the server build is %d\n", BUILDNO, newbuild);
 8108ea6:	4b23      	ldr	r3, [pc, #140]	; (8108f34 <returnpage+0x290>)
 8108ea8:	f242 712f 	movw	r1, #10031	; 0x272f
 8108eac:	4833      	ldr	r0, [pc, #204]	; (8108f7c <returnpage+0x2d8>)
 8108eae:	681a      	ldr	r2, [r3, #0]
 8108eb0:	f01d fa40 	bl	8126334 <iprintf>
 8108eb4:	e757      	b.n	8108d66 <returnpage+0xc2>
				printf("returnpage: (error returned) errno=%d\n", errorm);
 8108eb6:	4629      	mov	r1, r5
 8108eb8:	4831      	ldr	r0, [pc, #196]	; (8108f80 <returnpage+0x2dc>)
 8108eba:	f10d 0818 	add.w	r8, sp, #24
 8108ebe:	4c1b      	ldr	r4, [pc, #108]	; (8108f2c <returnpage+0x288>)
 8108ec0:	f01d fa38 	bl	8126334 <iprintf>
 8108ec4:	e74a      	b.n	8108d5c <returnpage+0xb8>
						strcpy(udp_target, SERVER_DESTINATION);		// default it
 8108ec6:	4d2f      	ldr	r5, [pc, #188]	; (8108f84 <returnpage+0x2e0>)
 8108ec8:	4c14      	ldr	r4, [pc, #80]	; (8108f1c <returnpage+0x278>)
 8108eca:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8108ecc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8108ece:	682b      	ldr	r3, [r5, #0]
 8108ed0:	6023      	str	r3, [r4, #0]
 8108ed2:	e72e      	b.n	8108d32 <returnpage+0x8e>
					printf("Rebooting before loading new firmware, wait...\n");
 8108ed4:	482c      	ldr	r0, [pc, #176]	; (8108f88 <returnpage+0x2e4>)
 8108ed6:	f01d fac9 	bl	812646c <puts>
					rebootme(0);
 8108eda:	4620      	mov	r0, r4
 8108edc:	f7fa ff52 	bl	8103d84 <rebootme>
 8108ee0:	e6ec      	b.n	8108cbc <returnpage+0x18>
						globalfreeze = 1;
 8108ee2:	2201      	movs	r2, #1
						printf("Server -> commands a streaming freeze\n");
 8108ee4:	4829      	ldr	r0, [pc, #164]	; (8108f8c <returnpage+0x2e8>)
						globalfreeze = 1;
 8108ee6:	601a      	str	r2, [r3, #0]
						printf("Server -> commands a streaming freeze\n");
 8108ee8:	f01d fac0 	bl	812646c <puts>
 8108eec:	e71b      	b.n	8108d26 <returnpage+0x82>
						printf("Server -> commands a reboot...\n");
 8108eee:	4828      	ldr	r0, [pc, #160]	; (8108f90 <returnpage+0x2ec>)
 8108ef0:	f01d fabc 	bl	812646c <puts>
						osDelay(500);
 8108ef4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8108ef8:	f00d fa80 	bl	81163fc <osDelay>
						rebootme(6);
 8108efc:	2006      	movs	r0, #6
 8108efe:	f7fa ff41 	bl	8103d84 <rebootme>
 8108f02:	e709      	b.n	8108d18 <returnpage+0x74>
					printf("Wrong number of params from Server -> %d\n", nconv);
 8108f04:	9905      	ldr	r1, [sp, #20]
 8108f06:	f10d 0818 	add.w	r8, sp, #24
 8108f0a:	4822      	ldr	r0, [pc, #136]	; (8108f94 <returnpage+0x2f0>)
 8108f0c:	4c07      	ldr	r4, [pc, #28]	; (8108f2c <returnpage+0x288>)
 8108f0e:	f01d fa11 	bl	8126334 <iprintf>
					break;
 8108f12:	e723      	b.n	8108d5c <returnpage+0xb8>
 8108f14:	20003480 	.word	0x20003480
 8108f18:	0812d9e4 	.word	0x0812d9e4
 8108f1c:	200034c8 	.word	0x200034c8
 8108f20:	0812da00 	.word	0x0812da00
 8108f24:	2000345c 	.word	0x2000345c
 8108f28:	0812da88 	.word	0x0812da88
 8108f2c:	2000300c 	.word	0x2000300c
 8108f30:	0812daa8 	.word	0x0812daa8
 8108f34:	20002dd4 	.word	0x20002dd4
 8108f38:	200018bc 	.word	0x200018bc
 8108f3c:	20002db8 	.word	0x20002db8
 8108f40:	2000001c 	.word	0x2000001c
 8108f44:	20001a30 	.word	0x20001a30
 8108f48:	0812da10 	.word	0x0812da10
 8108f4c:	0812da14 	.word	0x0812da14
 8108f50:	0812da18 	.word	0x0812da18
 8108f54:	0812da20 	.word	0x0812da20
 8108f58:	0812da28 	.word	0x0812da28
 8108f5c:	0812da2c 	.word	0x0812da2c
 8108f60:	0812da30 	.word	0x0812da30
 8108f64:	0812da34 	.word	0x0812da34
 8108f68:	20001a70 	.word	0x20001a70
 8108f6c:	0812da38 	.word	0x0812da38
 8108f70:	20002db4 	.word	0x20002db4
 8108f74:	0812da3c 	.word	0x0812da3c
 8108f78:	20001a90 	.word	0x20001a90
 8108f7c:	0812db1c 	.word	0x0812db1c
 8108f80:	0812daf4 	.word	0x0812daf4
 8108f84:	0812b30c 	.word	0x0812b30c
 8108f88:	0812db50 	.word	0x0812db50
 8108f8c:	0812da60 	.word	0x0812da60
 8108f90:	0812da40 	.word	0x0812da40
 8108f94:	0812dac8 	.word	0x0812dac8

08108f98 <initialapisn>:

}

// get the serial number and udp target for this device
// reboot if fails
void initialapisn() {
 8108f98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	int i, j;

	j = 1;
	sprintf(stmuid, "/api/Device/%lx%lx%lx", STM32_UUID[0], STM32_UUID[1], STM32_UUID[2]);
 8108f9c:	4c27      	ldr	r4, [pc, #156]	; (810903c <initialapisn+0xa4>)
void initialapisn() {
 8108f9e:	b084      	sub	sp, #16

	while (statuspkt.uid == 0xfeed)		// not yet found new S/N from server
 8108fa0:	4d27      	ldr	r5, [pc, #156]	; (8109040 <initialapisn+0xa8>)
	sprintf(stmuid, "/api/Device/%lx%lx%lx", STM32_UUID[0], STM32_UUID[1], STM32_UUID[2]);
 8108fa2:	f504 6284 	add.w	r2, r4, #1056	; 0x420
 8108fa6:	4927      	ldr	r1, [pc, #156]	; (8109044 <initialapisn+0xac>)
 8108fa8:	4827      	ldr	r0, [pc, #156]	; (8109048 <initialapisn+0xb0>)
 8108faa:	ca1c      	ldmia	r2, {r2, r3, r4}
 8108fac:	9400      	str	r4, [sp, #0]
 8108fae:	f01d fbab 	bl	8126708 <siprintf>
	while (statuspkt.uid == 0xfeed)		// not yet found new S/N from server
 8108fb2:	f8b5 305c 	ldrh.w	r3, [r5, #92]	; 0x5c
 8108fb6:	f64f 62ed 	movw	r2, #65261	; 0xfeed
 8108fba:	b29b      	uxth	r3, r3
 8108fbc:	4293      	cmp	r3, r2
 8108fbe:	d132      	bne.n	8109026 <initialapisn+0x8e>
	j = 1;
 8108fc0:	2701      	movs	r7, #1
	{
		printf("getting S/N and UDP target using http. Try=%d\n", j);
 8108fc2:	f8df a094 	ldr.w	sl, [pc, #148]	; 8109058 <initialapisn+0xc0>
	printf("getpage: %s\n", page);
 8108fc6:	f8df 9080 	ldr.w	r9, [pc, #128]	; 8109048 <initialapisn+0xb0>
	printf("Control Server is %s\n", SERVER_DESTINATION);
 8108fca:	f8df 8090 	ldr.w	r8, [pc, #144]	; 810905c <initialapisn+0xc4>
		printf("getting S/N and UDP target using http. Try=%d\n", j);
 8108fce:	4639      	mov	r1, r7
 8108fd0:	4650      	mov	r0, sl
 8108fd2:	f01d f9af 	bl	8126334 <iprintf>
	printf("getpage: %s\n", page);
 8108fd6:	4649      	mov	r1, r9
 8108fd8:	481c      	ldr	r0, [pc, #112]	; (810904c <initialapisn+0xb4>)
	result = hc_open(SERVER_DESTINATION, page, postvars, NULL);
 8108fda:	f241 3488 	movw	r4, #5000	; 0x1388
	printf("getpage: %s\n", page);
 8108fde:	f01d f9a9 	bl	8126334 <iprintf>
	printf("Control Server is %s\n", SERVER_DESTINATION);
 8108fe2:	4641      	mov	r1, r8
 8108fe4:	481a      	ldr	r0, [pc, #104]	; (8109050 <initialapisn+0xb8>)
		getpage(stmuid);		// get sn and targ
		for (i = 0; i < 5000; i++) {
			if (statuspkt.uid != 0xfeed)
 8108fe6:	f64f 66ed 	movw	r6, #65261	; 0xfeed
	printf("Control Server is %s\n", SERVER_DESTINATION);
 8108fea:	f01d f9a3 	bl	8126334 <iprintf>
	result = hc_open(SERVER_DESTINATION, page, postvars, NULL);
 8108fee:	2300      	movs	r3, #0
 8108ff0:	4649      	mov	r1, r9
 8108ff2:	4640      	mov	r0, r8
 8108ff4:	461a      	mov	r2, r3
 8108ff6:	f7f8 fe87 	bl	8101d08 <hc_open>
 8108ffa:	9003      	str	r0, [sp, #12]
		for (i = 0; i < 5000; i++) {
 8108ffc:	e003      	b.n	8109006 <initialapisn+0x6e>
				break;
			osDelay(1);
 8108ffe:	f00d f9fd 	bl	81163fc <osDelay>
		for (i = 0; i < 5000; i++) {
 8109002:	3c01      	subs	r4, #1
 8109004:	d005      	beq.n	8109012 <initialapisn+0x7a>
			if (statuspkt.uid != 0xfeed)
 8109006:	f8b5 305c 	ldrh.w	r3, [r5, #92]	; 0x5c
			osDelay(1);
 810900a:	2001      	movs	r0, #1
			if (statuspkt.uid != 0xfeed)
 810900c:	b29b      	uxth	r3, r3
 810900e:	42b3      	cmp	r3, r6
 8109010:	d0f5      	beq.n	8108ffe <initialapisn+0x66>
		}
		j++;
 8109012:	3701      	adds	r7, #1
		if (j > 5) {
 8109014:	2f05      	cmp	r7, #5
 8109016:	dc09      	bgt.n	810902c <initialapisn+0x94>
	while (statuspkt.uid == 0xfeed)		// not yet found new S/N from server
 8109018:	f8b5 305c 	ldrh.w	r3, [r5, #92]	; 0x5c
 810901c:	f64f 62ed 	movw	r2, #65261	; 0xfeed
 8109020:	b29b      	uxth	r3, r3
 8109022:	4293      	cmp	r3, r2
 8109024:	d0d3      	beq.n	8108fce <initialapisn+0x36>
			printf("************* ABORTED **************\n");
			rebootme(8);
		}
	}
}
 8109026:	b004      	add	sp, #16
 8109028:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			printf("************* ABORTED **************\n");
 810902c:	4809      	ldr	r0, [pc, #36]	; (8109054 <initialapisn+0xbc>)
 810902e:	f01d fa1d 	bl	812646c <puts>
			rebootme(8);
 8109032:	2008      	movs	r0, #8
 8109034:	f7fa fea6 	bl	8103d84 <rebootme>
 8109038:	e7ee      	b.n	8109018 <initialapisn+0x80>
 810903a:	bf00      	nop
 810903c:	1ff0f000 	.word	0x1ff0f000
 8109040:	2000300c 	.word	0x2000300c
 8109044:	0812dba8 	.word	0x0812dba8
 8109048:	20003488 	.word	0x20003488
 810904c:	0812db80 	.word	0x0812db80
 8109050:	0812db90 	.word	0x0812db90
 8109054:	0812dbf0 	.word	0x0812dbf0
 8109058:	0812dbc0 	.word	0x0812dbc0
 810905c:	0812b30c 	.word	0x0812b30c

08109060 <requestapisn>:

void requestapisn() {
 8109060:	b530      	push	{r4, r5, lr}
	printf("getpage: %s\n", page);
 8109062:	4d0b      	ldr	r5, [pc, #44]	; (8109090 <requestapisn+0x30>)
void requestapisn() {
 8109064:	b083      	sub	sp, #12
	printf("Control Server is %s\n", SERVER_DESTINATION);
 8109066:	4c0b      	ldr	r4, [pc, #44]	; (8109094 <requestapisn+0x34>)
	printf("updating S/N and UDP target using http\n");
 8109068:	480b      	ldr	r0, [pc, #44]	; (8109098 <requestapisn+0x38>)
 810906a:	f01d f9ff 	bl	812646c <puts>
	printf("getpage: %s\n", page);
 810906e:	4629      	mov	r1, r5
 8109070:	480a      	ldr	r0, [pc, #40]	; (810909c <requestapisn+0x3c>)
 8109072:	f01d f95f 	bl	8126334 <iprintf>
	printf("Control Server is %s\n", SERVER_DESTINATION);
 8109076:	4621      	mov	r1, r4
 8109078:	4809      	ldr	r0, [pc, #36]	; (81090a0 <requestapisn+0x40>)
 810907a:	f01d f95b 	bl	8126334 <iprintf>
	result = hc_open(SERVER_DESTINATION, page, postvars, NULL);
 810907e:	2300      	movs	r3, #0
 8109080:	4629      	mov	r1, r5
 8109082:	4620      	mov	r0, r4
 8109084:	461a      	mov	r2, r3
 8109086:	f7f8 fe3f 	bl	8101d08 <hc_open>
 810908a:	9001      	str	r0, [sp, #4]
	getpage(stmuid);		// get sn and targ
}
 810908c:	b003      	add	sp, #12
 810908e:	bd30      	pop	{r4, r5, pc}
 8109090:	20003488 	.word	0x20003488
 8109094:	0812b30c 	.word	0x0812b30c
 8109098:	0812dc18 	.word	0x0812dc18
 810909c:	0812db80 	.word	0x0812db80
 81090a0:	0812db90 	.word	0x0812db90

081090a4 <Reset_Handler>:
  .type  Reset_Handler, %function
Reset_Handler:  


/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 81090a4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 81090a6:	e003      	b.n	81090b0 <LoopCopyDataInit>

081090a8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 81090a8:	4b0b      	ldr	r3, [pc, #44]	; (81090d8 <LoopFillZerobss+0x14>)
  ldr  r3, [r3, r1]
 81090aa:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 81090ac:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 81090ae:	3104      	adds	r1, #4

081090b0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 81090b0:	480a      	ldr	r0, [pc, #40]	; (81090dc <LoopFillZerobss+0x18>)
  ldr  r3, =_edata
 81090b2:	4b0b      	ldr	r3, [pc, #44]	; (81090e0 <LoopFillZerobss+0x1c>)
  adds  r2, r0, r1
 81090b4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 81090b6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 81090b8:	d3f6      	bcc.n	81090a8 <CopyDataInit>
  ldr  r2, =_sbss
 81090ba:	4a0a      	ldr	r2, [pc, #40]	; (81090e4 <LoopFillZerobss+0x20>)
  b  LoopFillZerobss
 81090bc:	e002      	b.n	81090c4 <LoopFillZerobss>

081090be <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 81090be:	2300      	movs	r3, #0
  str  r3, [r2], #4
 81090c0:	f842 3b04 	str.w	r3, [r2], #4

081090c4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 81090c4:	4b08      	ldr	r3, [pc, #32]	; (81090e8 <LoopFillZerobss+0x24>)
  cmp  r2, r3
 81090c6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 81090c8:	d3f9      	bcc.n	81090be <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 81090ca:	f7ff f903 	bl	81082d4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 81090ce:	f01c f80f 	bl	81250f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 81090d2:	f7fb fc15 	bl	8104900 <main>
  bx  lr    
 81090d6:	4770      	bx	lr
  ldr  r3, =_sidata
 81090d8:	08147974 	.word	0x08147974
  ldr  r0, =_sdata
 81090dc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 81090e0:	200006d4 	.word	0x200006d4
  ldr  r2, =_sbss
 81090e4:	200006d8 	.word	0x200006d8
  ldr  r3, = _ebss
 81090e8:	200300fc 	.word	0x200300fc

081090ec <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 81090ec:	e7fe      	b.n	81090ec <CAN1_RX0_IRQHandler>
 81090ee:	Address 0x00000000081090ee is out of bounds.


081090f0 <HAL_Init>:
  __HAL_FLASH_ART_ENABLE();
#endif /* ART_ACCLERATOR_ENABLE */

  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 81090f0:	4a07      	ldr	r2, [pc, #28]	; (8109110 <HAL_Init+0x20>)
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 81090f2:	2003      	movs	r0, #3
{
 81090f4:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 81090f6:	6813      	ldr	r3, [r2, #0]
 81090f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 81090fc:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 81090fe:	f000 fc4f 	bl	81099a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8109102:	2000      	movs	r0, #0
 8109104:	f7fe ffb2 	bl	810806c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8109108:	f7fe f830 	bl	810716c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 810910c:	2000      	movs	r0, #0
 810910e:	bd08      	pop	{r3, pc}
 8109110:	40023c00 	.word	0x40023c00

08109114 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8109114:	4a03      	ldr	r2, [pc, #12]	; (8109124 <HAL_IncTick+0x10>)
 8109116:	4b04      	ldr	r3, [pc, #16]	; (8109128 <HAL_IncTick+0x14>)
 8109118:	6811      	ldr	r1, [r2, #0]
 810911a:	781b      	ldrb	r3, [r3, #0]
 810911c:	440b      	add	r3, r1
 810911e:	6013      	str	r3, [r2, #0]
}
 8109120:	4770      	bx	lr
 8109122:	bf00      	nop
 8109124:	20003508 	.word	0x20003508
 8109128:	200002f4 	.word	0x200002f4

0810912c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 810912c:	4b01      	ldr	r3, [pc, #4]	; (8109134 <HAL_GetTick+0x8>)
 810912e:	6818      	ldr	r0, [r3, #0]
}
 8109130:	4770      	bx	lr
 8109132:	bf00      	nop
 8109134:	20003508 	.word	0x20003508

08109138 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8109138:	b538      	push	{r3, r4, r5, lr}
 810913a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 810913c:	f7ff fff6 	bl	810912c <HAL_GetTick>
 8109140:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8109142:	1c63      	adds	r3, r4, #1
 8109144:	d002      	beq.n	810914c <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8109146:	4b04      	ldr	r3, [pc, #16]	; (8109158 <HAL_Delay+0x20>)
 8109148:	781b      	ldrb	r3, [r3, #0]
 810914a:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 810914c:	f7ff ffee 	bl	810912c <HAL_GetTick>
 8109150:	1b43      	subs	r3, r0, r5
 8109152:	42a3      	cmp	r3, r4
 8109154:	d3fa      	bcc.n	810914c <HAL_Delay+0x14>
  {
  }
}
 8109156:	bd38      	pop	{r3, r4, r5, pc}
 8109158:	200002f4 	.word	0x200002f4

0810915c <HAL_ADC_Init>:
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 810915c:	2800      	cmp	r0, #0
 810915e:	f000 8144 	beq.w	81093ea <HAL_ADC_Init+0x28e>
  {
    return HAL_ERROR;
  }
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8109162:	6803      	ldr	r3, [r0, #0]
 8109164:	49a7      	ldr	r1, [pc, #668]	; (8109404 <HAL_ADC_Init+0x2a8>)
 8109166:	4aa8      	ldr	r2, [pc, #672]	; (8109408 <HAL_ADC_Init+0x2ac>)
 8109168:	428b      	cmp	r3, r1
 810916a:	bf18      	it	ne
 810916c:	4293      	cmpne	r3, r2
{
 810916e:	b570      	push	{r4, r5, r6, lr}
 8109170:	4604      	mov	r4, r0
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8109172:	d003      	beq.n	810917c <HAL_ADC_Init+0x20>
 8109174:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8109178:	4293      	cmp	r3, r2
 810917a:	d177      	bne.n	810926c <HAL_ADC_Init+0x110>
  assert_param(IS_ADC_CLOCKPRESCALER(hadc->Init.ClockPrescaler));
 810917c:	6863      	ldr	r3, [r4, #4]
 810917e:	f433 3340 	bics.w	r3, r3, #196608	; 0x30000
 8109182:	d17c      	bne.n	810927e <HAL_ADC_Init+0x122>
  assert_param(IS_ADC_RESOLUTION(hadc->Init.Resolution));
 8109184:	68a3      	ldr	r3, [r4, #8]
 8109186:	f033 7340 	bics.w	r3, r3, #50331648	; 0x3000000
 810918a:	f040 8082 	bne.w	8109292 <HAL_ADC_Init+0x136>
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
 810918e:	6923      	ldr	r3, [r4, #16]
 8109190:	2b01      	cmp	r3, #1
 8109192:	d84e      	bhi.n	8109232 <HAL_ADC_Init+0xd6>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8109194:	69a3      	ldr	r3, [r4, #24]
 8109196:	2b01      	cmp	r3, #1
 8109198:	d845      	bhi.n	8109226 <HAL_ADC_Init+0xca>
  assert_param(IS_ADC_EXT_TRIG(hadc->Init.ExternalTrigConv));
 810919a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 810919c:	f022 7140 	bic.w	r1, r2, #50331648	; 0x3000000
 81091a0:	f022 7080 	bic.w	r0, r2, #16777216	; 0x1000000
 81091a4:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 81091a8:	bf18      	it	ne
 81091aa:	2900      	cmpne	r1, #0
 81091ac:	bf14      	ite	ne
 81091ae:	2301      	movne	r3, #1
 81091b0:	2300      	moveq	r3, #0
 81091b2:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
 81091b6:	bf0c      	ite	eq
 81091b8:	2300      	moveq	r3, #0
 81091ba:	f003 0301 	andne.w	r3, r3, #1
 81091be:	f1b0 6f40 	cmp.w	r0, #201326592	; 0xc000000
 81091c2:	bf0c      	ite	eq
 81091c4:	2300      	moveq	r3, #0
 81091c6:	f003 0301 	andne.w	r3, r3, #1
 81091ca:	b123      	cbz	r3, 81091d6 <HAL_ADC_Init+0x7a>
 81091cc:	f102 4271 	add.w	r2, r2, #4043309056	; 0xf1000000
 81091d0:	2a01      	cmp	r2, #1
 81091d2:	f200 8111 	bhi.w	81093f8 <HAL_ADC_Init+0x29c>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
 81091d6:	68e3      	ldr	r3, [r4, #12]
 81091d8:	f433 6300 	bics.w	r3, r3, #2048	; 0x800
 81091dc:	d165      	bne.n	81092aa <HAL_ADC_Init+0x14e>
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
 81091de:	69e3      	ldr	r3, [r4, #28]
 81091e0:	3b01      	subs	r3, #1
 81091e2:	2b0f      	cmp	r3, #15
 81091e4:	d85b      	bhi.n	810929e <HAL_ADC_Init+0x142>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 81091e6:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
 81091ea:	2b01      	cmp	r3, #1
 81091ec:	d830      	bhi.n	8109250 <HAL_ADC_Init+0xf4>
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
 81091ee:	6963      	ldr	r3, [r4, #20]
 81091f0:	2b02      	cmp	r3, #2
 81091f2:	d835      	bhi.n	8109260 <HAL_ADC_Init+0x104>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 81091f4:	f894 3020 	ldrb.w	r3, [r4, #32]
 81091f8:	2b01      	cmp	r3, #1
 81091fa:	d823      	bhi.n	8109244 <HAL_ADC_Init+0xe8>

  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 81091fc:	4b83      	ldr	r3, [pc, #524]	; (810940c <HAL_ADC_Init+0x2b0>)
 81091fe:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8109200:	429a      	cmp	r2, r3
 8109202:	d004      	beq.n	810920e <HAL_ADC_Init+0xb2>
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 8109204:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8109206:	f033 5340 	bics.w	r3, r3, #805306368	; 0x30000000
 810920a:	f040 80e8 	bne.w	81093de <HAL_ADC_Init+0x282>
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 810920e:	6c25      	ldr	r5, [r4, #64]	; 0x40
 8109210:	2d00      	cmp	r5, #0
 8109212:	f000 80d4 	beq.w	81093be <HAL_ADC_Init+0x262>
    hadc->Lock = HAL_UNLOCKED;
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8109216:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8109218:	06db      	lsls	r3, r3, #27
 810921a:	d54c      	bpl.n	81092b6 <HAL_ADC_Init+0x15a>
  {
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 810921c:	2300      	movs	r3, #0
    tmp_hal_status = HAL_ERROR;
 810921e:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 8109220:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
}
 8109224:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8109226:	f240 1151 	movw	r1, #337	; 0x151
 810922a:	4879      	ldr	r0, [pc, #484]	; (8109410 <HAL_ADC_Init+0x2b4>)
 810922c:	f7fc fb20 	bl	8105870 <assert_failed>
 8109230:	e7b3      	b.n	810919a <HAL_ADC_Init+0x3e>
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
 8109232:	f44f 71a8 	mov.w	r1, #336	; 0x150
 8109236:	4876      	ldr	r0, [pc, #472]	; (8109410 <HAL_ADC_Init+0x2b4>)
 8109238:	f7fc fb1a 	bl	8105870 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 810923c:	69a3      	ldr	r3, [r4, #24]
 810923e:	2b01      	cmp	r3, #1
 8109240:	d9ab      	bls.n	810919a <HAL_ADC_Init+0x3e>
 8109242:	e7f0      	b.n	8109226 <HAL_ADC_Init+0xca>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 8109244:	f240 1157 	movw	r1, #343	; 0x157
 8109248:	4871      	ldr	r0, [pc, #452]	; (8109410 <HAL_ADC_Init+0x2b4>)
 810924a:	f7fc fb11 	bl	8105870 <assert_failed>
 810924e:	e7d5      	b.n	81091fc <HAL_ADC_Init+0xa0>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 8109250:	f240 1155 	movw	r1, #341	; 0x155
 8109254:	486e      	ldr	r0, [pc, #440]	; (8109410 <HAL_ADC_Init+0x2b4>)
 8109256:	f7fc fb0b 	bl	8105870 <assert_failed>
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
 810925a:	6963      	ldr	r3, [r4, #20]
 810925c:	2b02      	cmp	r3, #2
 810925e:	d9c9      	bls.n	81091f4 <HAL_ADC_Init+0x98>
 8109260:	f44f 71ab 	mov.w	r1, #342	; 0x156
 8109264:	486a      	ldr	r0, [pc, #424]	; (8109410 <HAL_ADC_Init+0x2b4>)
 8109266:	f7fc fb03 	bl	8105870 <assert_failed>
 810926a:	e7c3      	b.n	81091f4 <HAL_ADC_Init+0x98>
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 810926c:	f240 114d 	movw	r1, #333	; 0x14d
 8109270:	4867      	ldr	r0, [pc, #412]	; (8109410 <HAL_ADC_Init+0x2b4>)
 8109272:	f7fc fafd 	bl	8105870 <assert_failed>
  assert_param(IS_ADC_CLOCKPRESCALER(hadc->Init.ClockPrescaler));
 8109276:	6863      	ldr	r3, [r4, #4]
 8109278:	f433 3340 	bics.w	r3, r3, #196608	; 0x30000
 810927c:	d082      	beq.n	8109184 <HAL_ADC_Init+0x28>
 810927e:	f44f 71a7 	mov.w	r1, #334	; 0x14e
 8109282:	4863      	ldr	r0, [pc, #396]	; (8109410 <HAL_ADC_Init+0x2b4>)
 8109284:	f7fc faf4 	bl	8105870 <assert_failed>
  assert_param(IS_ADC_RESOLUTION(hadc->Init.Resolution));
 8109288:	68a3      	ldr	r3, [r4, #8]
 810928a:	f033 7340 	bics.w	r3, r3, #50331648	; 0x3000000
 810928e:	f43f af7e 	beq.w	810918e <HAL_ADC_Init+0x32>
 8109292:	f240 114f 	movw	r1, #335	; 0x14f
 8109296:	485e      	ldr	r0, [pc, #376]	; (8109410 <HAL_ADC_Init+0x2b4>)
 8109298:	f7fc faea 	bl	8105870 <assert_failed>
 810929c:	e777      	b.n	810918e <HAL_ADC_Init+0x32>
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
 810929e:	f44f 71aa 	mov.w	r1, #340	; 0x154
 81092a2:	485b      	ldr	r0, [pc, #364]	; (8109410 <HAL_ADC_Init+0x2b4>)
 81092a4:	f7fc fae4 	bl	8105870 <assert_failed>
 81092a8:	e79d      	b.n	81091e6 <HAL_ADC_Init+0x8a>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
 81092aa:	f240 1153 	movw	r1, #339	; 0x153
 81092ae:	4858      	ldr	r0, [pc, #352]	; (8109410 <HAL_ADC_Init+0x2b4>)
 81092b0:	f7fc fade 	bl	8105870 <assert_failed>
 81092b4:	e793      	b.n	81091de <HAL_ADC_Init+0x82>
    ADC_STATE_CLR_SET(hadc->State,
 81092b6:	6c21      	ldr	r1, [r4, #64]	; 0x40
 81092b8:	4b56      	ldr	r3, [pc, #344]	; (8109414 <HAL_ADC_Init+0x2b8>)
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 81092ba:	4a57      	ldr	r2, [pc, #348]	; (8109418 <HAL_ADC_Init+0x2bc>)
    ADC_STATE_CLR_SET(hadc->State,
 81092bc:	400b      	ands	r3, r1
 81092be:	f043 0302 	orr.w	r3, r3, #2
 81092c2:	6423      	str	r3, [r4, #64]	; 0x40
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 81092c4:	6851      	ldr	r1, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 81092c6:	6823      	ldr	r3, [r4, #0]
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 81092c8:	f421 3140 	bic.w	r1, r1, #196608	; 0x30000
 81092cc:	6051      	str	r1, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 81092ce:	6851      	ldr	r1, [r2, #4]
 81092d0:	6860      	ldr	r0, [r4, #4]
 81092d2:	4301      	orrs	r1, r0
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 81092d4:	484d      	ldr	r0, [pc, #308]	; (810940c <HAL_ADC_Init+0x2b0>)
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 81092d6:	6051      	str	r1, [r2, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 81092d8:	6859      	ldr	r1, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 81092da:	6925      	ldr	r5, [r4, #16]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 81092dc:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 81092e0:	6059      	str	r1, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 81092e2:	685a      	ldr	r2, [r3, #4]
 81092e4:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 81092e8:	68a5      	ldr	r5, [r4, #8]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 81092ea:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 81092ec:	685a      	ldr	r2, [r3, #4]
 81092ee:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 81092f2:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 81092f4:	6859      	ldr	r1, [r3, #4]
 81092f6:	4329      	orrs	r1, r5
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 81092f8:	68e5      	ldr	r5, [r4, #12]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 81092fa:	6059      	str	r1, [r3, #4]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 81092fc:	6899      	ldr	r1, [r3, #8]
 81092fe:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
 8109302:	6099      	str	r1, [r3, #8]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8109304:	6aa1      	ldr	r1, [r4, #40]	; 0x28
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8109306:	689a      	ldr	r2, [r3, #8]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8109308:	4281      	cmp	r1, r0
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 810930a:	ea42 0205 	orr.w	r2, r2, r5
 810930e:	609a      	str	r2, [r3, #8]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8109310:	d05c      	beq.n	81093cc <HAL_ADC_Init+0x270>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8109312:	6898      	ldr	r0, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8109314:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8109316:	f020 6070 	bic.w	r0, r0, #251658240	; 0xf000000
 810931a:	6098      	str	r0, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 810931c:	689a      	ldr	r2, [r3, #8]
 810931e:	4311      	orrs	r1, r2
 8109320:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8109322:	6899      	ldr	r1, [r3, #8]
 8109324:	f021 5140 	bic.w	r1, r1, #805306368	; 0x30000000
 8109328:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 810932a:	689a      	ldr	r2, [r3, #8]
 810932c:	432a      	orrs	r2, r5
 810932e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8109330:	6899      	ldr	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8109332:	69a0      	ldr	r0, [r4, #24]
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8109334:	f021 0102 	bic.w	r1, r1, #2
 8109338:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 810933a:	689a      	ldr	r2, [r3, #8]
 810933c:	ea42 0240 	orr.w	r2, r2, r0, lsl #1
 8109340:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8109342:	f894 2020 	ldrb.w	r2, [r4, #32]
 8109346:	2a00      	cmp	r2, #0
 8109348:	d051      	beq.n	81093ee <HAL_ADC_Init+0x292>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
 810934a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 810934c:	3a01      	subs	r2, #1
 810934e:	2a07      	cmp	r2, #7
 8109350:	d864      	bhi.n	810941c <HAL_ADC_Init+0x2c0>
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8109352:	6859      	ldr	r1, [r3, #4]
 8109354:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8109358:	6059      	str	r1, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 810935a:	6859      	ldr	r1, [r3, #4]
 810935c:	f421 4160 	bic.w	r1, r1, #57344	; 0xe000
 8109360:	6059      	str	r1, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8109362:	6859      	ldr	r1, [r3, #4]
 8109364:	ea41 3242 	orr.w	r2, r1, r2, lsl #13
 8109368:	605a      	str	r2, [r3, #4]
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 810936a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    ADC_CLEAR_ERRORCODE(hadc);
 810936c:	2600      	movs	r6, #0
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 810936e:	69e1      	ldr	r1, [r4, #28]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8109370:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8109374:	6965      	ldr	r5, [r4, #20]
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8109376:	1e48      	subs	r0, r1, #1
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8109378:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 810937a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 810937c:	ea41 5100 	orr.w	r1, r1, r0, lsl #20
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8109380:	4630      	mov	r0, r6
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8109382:	62d9      	str	r1, [r3, #44]	; 0x2c
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8109384:	6899      	ldr	r1, [r3, #8]
 8109386:	f421 7100 	bic.w	r1, r1, #512	; 0x200
 810938a:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 810938c:	6899      	ldr	r1, [r3, #8]
 810938e:	f894 2030 	ldrb.w	r2, [r4, #48]	; 0x30
 8109392:	ea41 2142 	orr.w	r1, r1, r2, lsl #9
 8109396:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8109398:	6899      	ldr	r1, [r3, #8]
 810939a:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 810939e:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 81093a0:	689a      	ldr	r2, [r3, #8]
 81093a2:	ea42 2285 	orr.w	r2, r2, r5, lsl #10
 81093a6:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 81093a8:	6466      	str	r6, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 81093aa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 81093ac:	f023 0303 	bic.w	r3, r3, #3
 81093b0:	f043 0301 	orr.w	r3, r3, #1
 81093b4:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 81093b6:	2300      	movs	r3, #0
 81093b8:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 81093bc:	bd70      	pop	{r4, r5, r6, pc}
    HAL_ADC_MspInit(hadc);
 81093be:	4620      	mov	r0, r4
 81093c0:	f7fd ff0c 	bl	81071dc <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 81093c4:	6465      	str	r5, [r4, #68]	; 0x44
    hadc->Lock = HAL_UNLOCKED;
 81093c6:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
 81093ca:	e724      	b.n	8109216 <HAL_ADC_Init+0xba>
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 81093cc:	689a      	ldr	r2, [r3, #8]
 81093ce:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 81093d2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 81093d4:	689a      	ldr	r2, [r3, #8]
 81093d6:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 81093da:	609a      	str	r2, [r3, #8]
 81093dc:	e7a8      	b.n	8109330 <HAL_ADC_Init+0x1d4>
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 81093de:	f240 115b 	movw	r1, #347	; 0x15b
 81093e2:	480b      	ldr	r0, [pc, #44]	; (8109410 <HAL_ADC_Init+0x2b4>)
 81093e4:	f7fc fa44 	bl	8105870 <assert_failed>
 81093e8:	e711      	b.n	810920e <HAL_ADC_Init+0xb2>
    return HAL_ERROR;
 81093ea:	2001      	movs	r0, #1
}
 81093ec:	4770      	bx	lr
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 81093ee:	685a      	ldr	r2, [r3, #4]
 81093f0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 81093f4:	605a      	str	r2, [r3, #4]
 81093f6:	e7b8      	b.n	810936a <HAL_ADC_Init+0x20e>
  assert_param(IS_ADC_EXT_TRIG(hadc->Init.ExternalTrigConv));
 81093f8:	f44f 71a9 	mov.w	r1, #338	; 0x152
 81093fc:	4804      	ldr	r0, [pc, #16]	; (8109410 <HAL_ADC_Init+0x2b4>)
 81093fe:	f7fc fa37 	bl	8105870 <assert_failed>
 8109402:	e6e8      	b.n	81091d6 <HAL_ADC_Init+0x7a>
 8109404:	40012000 	.word	0x40012000
 8109408:	40012100 	.word	0x40012100
 810940c:	0f000001 	.word	0x0f000001
 8109410:	0812dc40 	.word	0x0812dc40
 8109414:	ffffeefd 	.word	0xffffeefd
 8109418:	40012300 	.word	0x40012300
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
 810941c:	f240 71ac 	movw	r1, #1964	; 0x7ac
 8109420:	4803      	ldr	r0, [pc, #12]	; (8109430 <HAL_ADC_Init+0x2d4>)
 8109422:	f7fc fa25 	bl	8105870 <assert_failed>
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8109426:	6a62      	ldr	r2, [r4, #36]	; 0x24
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8109428:	6823      	ldr	r3, [r4, #0]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 810942a:	3a01      	subs	r2, #1
 810942c:	e791      	b.n	8109352 <HAL_ADC_Init+0x1f6>
 810942e:	bf00      	nop
 8109430:	0812dc40 	.word	0x0812dc40

08109434 <HAL_ADC_Start>:
{
 8109434:	b510      	push	{r4, lr}
  __IO uint32_t counter = 0;
 8109436:	2300      	movs	r3, #0
{
 8109438:	b082      	sub	sp, #8
 810943a:	4604      	mov	r4, r0
  __IO uint32_t counter = 0;
 810943c:	9301      	str	r3, [sp, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 810943e:	6983      	ldr	r3, [r0, #24]
 8109440:	2b01      	cmp	r3, #1
 8109442:	d904      	bls.n	810944e <HAL_ADC_Start+0x1a>
 8109444:	f240 21df 	movw	r1, #735	; 0x2df
 8109448:	4848      	ldr	r0, [pc, #288]	; (810956c <HAL_ADC_Start+0x138>)
 810944a:	f7fc fa11 	bl	8105870 <assert_failed>
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
 810944e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8109450:	f033 5340 	bics.w	r3, r3, #805306368	; 0x30000000
 8109454:	d174      	bne.n	8109540 <HAL_ADC_Start+0x10c>
  __HAL_LOCK(hadc);
 8109456:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 810945a:	2b01      	cmp	r3, #1
 810945c:	d079      	beq.n	8109552 <HAL_ADC_Start+0x11e>
 810945e:	2301      	movs	r3, #1
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8109460:	6822      	ldr	r2, [r4, #0]
  __HAL_LOCK(hadc);
 8109462:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8109466:	6893      	ldr	r3, [r2, #8]
 8109468:	07d8      	lsls	r0, r3, #31
 810946a:	d414      	bmi.n	8109496 <HAL_ADC_Start+0x62>
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 810946c:	4b40      	ldr	r3, [pc, #256]	; (8109570 <HAL_ADC_Start+0x13c>)
 810946e:	4841      	ldr	r0, [pc, #260]	; (8109574 <HAL_ADC_Start+0x140>)
 8109470:	681b      	ldr	r3, [r3, #0]
    __HAL_ADC_ENABLE(hadc);
 8109472:	6891      	ldr	r1, [r2, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8109474:	fba0 0303 	umull	r0, r3, r0, r3
    __HAL_ADC_ENABLE(hadc);
 8109478:	f041 0101 	orr.w	r1, r1, #1
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 810947c:	0c9b      	lsrs	r3, r3, #18
    __HAL_ADC_ENABLE(hadc);
 810947e:	6091      	str	r1, [r2, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8109480:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8109484:	9301      	str	r3, [sp, #4]
    while(counter != 0)
 8109486:	9b01      	ldr	r3, [sp, #4]
 8109488:	b12b      	cbz	r3, 8109496 <HAL_ADC_Start+0x62>
      counter--;
 810948a:	9b01      	ldr	r3, [sp, #4]
 810948c:	3b01      	subs	r3, #1
 810948e:	9301      	str	r3, [sp, #4]
    while(counter != 0)
 8109490:	9b01      	ldr	r3, [sp, #4]
 8109492:	2b00      	cmp	r3, #0
 8109494:	d1f9      	bne.n	810948a <HAL_ADC_Start+0x56>
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8109496:	6890      	ldr	r0, [r2, #8]
 8109498:	f010 0001 	ands.w	r0, r0, #1
 810949c:	d02c      	beq.n	81094f8 <HAL_ADC_Start+0xc4>
    ADC_STATE_CLR_SET(hadc->State,
 810949e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 81094a0:	4b35      	ldr	r3, [pc, #212]	; (8109578 <HAL_ADC_Start+0x144>)
 81094a2:	400b      	ands	r3, r1
 81094a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 81094a8:	6423      	str	r3, [r4, #64]	; 0x40
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 81094aa:	6853      	ldr	r3, [r2, #4]
 81094ac:	0559      	lsls	r1, r3, #21
 81094ae:	d505      	bpl.n	81094bc <HAL_ADC_Start+0x88>
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 81094b0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 81094b2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 81094b6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 81094ba:	6423      	str	r3, [r4, #64]	; 0x40
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 81094bc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 81094be:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
 81094c2:	d02f      	beq.n	8109524 <HAL_ADC_Start+0xf0>
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 81094c4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 81094c6:	f023 0306 	bic.w	r3, r3, #6
 81094ca:	6463      	str	r3, [r4, #68]	; 0x44
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 81094cc:	f06f 0022 	mvn.w	r0, #34	; 0x22
    __HAL_UNLOCK(hadc);
 81094d0:	2100      	movs	r1, #0
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 81094d2:	4b2a      	ldr	r3, [pc, #168]	; (810957c <HAL_ADC_Start+0x148>)
    __HAL_UNLOCK(hadc);
 81094d4:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 81094d8:	6010      	str	r0, [r2, #0]
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 81094da:	6858      	ldr	r0, [r3, #4]
 81094dc:	f010 001f 	ands.w	r0, r0, #31
 81094e0:	d114      	bne.n	810950c <HAL_ADC_Start+0xd8>
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 81094e2:	6893      	ldr	r3, [r2, #8]
 81094e4:	f013 5340 	ands.w	r3, r3, #805306368	; 0x30000000
 81094e8:	d10e      	bne.n	8109508 <HAL_ADC_Start+0xd4>
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 81094ea:	6891      	ldr	r1, [r2, #8]
  return HAL_OK;
 81094ec:	4618      	mov	r0, r3
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 81094ee:	f041 4180 	orr.w	r1, r1, #1073741824	; 0x40000000
 81094f2:	6091      	str	r1, [r2, #8]
}
 81094f4:	b002      	add	sp, #8
 81094f6:	bd10      	pop	{r4, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 81094f8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 81094fa:	f043 0310 	orr.w	r3, r3, #16
 81094fe:	6423      	str	r3, [r4, #64]	; 0x40
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8109500:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8109502:	f043 0301 	orr.w	r3, r3, #1
 8109506:	6463      	str	r3, [r4, #68]	; 0x44
}
 8109508:	b002      	add	sp, #8
 810950a:	bd10      	pop	{r4, pc}
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 810950c:	481c      	ldr	r0, [pc, #112]	; (8109580 <HAL_ADC_Start+0x14c>)
 810950e:	4282      	cmp	r2, r0
 8109510:	d00a      	beq.n	8109528 <HAL_ADC_Start+0xf4>
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8109512:	685b      	ldr	r3, [r3, #4]
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8109514:	06db      	lsls	r3, r3, #27
 8109516:	d402      	bmi.n	810951e <HAL_ADC_Start+0xea>
 8109518:	4c1a      	ldr	r4, [pc, #104]	; (8109584 <HAL_ADC_Start+0x150>)
 810951a:	42a2      	cmp	r2, r4
 810951c:	d01c      	beq.n	8109558 <HAL_ADC_Start+0x124>
  return HAL_OK;
 810951e:	2000      	movs	r0, #0
}
 8109520:	b002      	add	sp, #8
 8109522:	bd10      	pop	{r4, pc}
      ADC_CLEAR_ERRORCODE(hadc);
 8109524:	6463      	str	r3, [r4, #68]	; 0x44
 8109526:	e7d1      	b.n	81094cc <HAL_ADC_Start+0x98>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8109528:	6893      	ldr	r3, [r2, #8]
 810952a:	f013 5f40 	tst.w	r3, #805306368	; 0x30000000
 810952e:	d103      	bne.n	8109538 <HAL_ADC_Start+0x104>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8109530:	6893      	ldr	r3, [r2, #8]
 8109532:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8109536:	6093      	str	r3, [r2, #8]
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8109538:	4b10      	ldr	r3, [pc, #64]	; (810957c <HAL_ADC_Start+0x148>)
  return HAL_OK;
 810953a:	2000      	movs	r0, #0
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 810953c:	685b      	ldr	r3, [r3, #4]
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 810953e:	e7e3      	b.n	8109508 <HAL_ADC_Start+0xd4>
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
 8109540:	f44f 7138 	mov.w	r1, #736	; 0x2e0
 8109544:	4809      	ldr	r0, [pc, #36]	; (810956c <HAL_ADC_Start+0x138>)
 8109546:	f7fc f993 	bl	8105870 <assert_failed>
  __HAL_LOCK(hadc);
 810954a:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 810954e:	2b01      	cmp	r3, #1
 8109550:	d185      	bne.n	810945e <HAL_ADC_Start+0x2a>
 8109552:	2002      	movs	r0, #2
}
 8109554:	b002      	add	sp, #8
 8109556:	bd10      	pop	{r4, pc}
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8109558:	68a0      	ldr	r0, [r4, #8]
 810955a:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 810955e:	d1de      	bne.n	810951e <HAL_ADC_Start+0xea>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8109560:	68a3      	ldr	r3, [r4, #8]
 8109562:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8109566:	60a3      	str	r3, [r4, #8]
 8109568:	e7ce      	b.n	8109508 <HAL_ADC_Start+0xd4>
 810956a:	bf00      	nop
 810956c:	0812dc40 	.word	0x0812dc40
 8109570:	20000298 	.word	0x20000298
 8109574:	431bde83 	.word	0x431bde83
 8109578:	fffff8fe 	.word	0xfffff8fe
 810957c:	40012300 	.word	0x40012300
 8109580:	40012000 	.word	0x40012000
 8109584:	40012200 	.word	0x40012200

08109588 <HAL_ADC_ConvCpltCallback>:
 8109588:	4770      	bx	lr
 810958a:	bf00      	nop

0810958c <HAL_ADC_LevelOutOfWindowCallback>:
 810958c:	4770      	bx	lr
 810958e:	bf00      	nop

08109590 <HAL_ADC_ErrorCallback>:
 8109590:	4770      	bx	lr
 8109592:	bf00      	nop

08109594 <HAL_ADC_IRQHandler>:
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8109594:	6982      	ldr	r2, [r0, #24]
  uint32_t tmp_sr = hadc->Instance->SR;
 8109596:	6803      	ldr	r3, [r0, #0]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8109598:	2a01      	cmp	r2, #1
{
 810959a:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmp_sr = hadc->Instance->SR;
 810959c:	681d      	ldr	r5, [r3, #0]
{
 810959e:	4604      	mov	r4, r0
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 81095a0:	685e      	ldr	r6, [r3, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 81095a2:	d904      	bls.n	81095ae <HAL_ADC_IRQHandler+0x1a>
 81095a4:	f240 41c1 	movw	r1, #1217	; 0x4c1
 81095a8:	4851      	ldr	r0, [pc, #324]	; (81096f0 <HAL_ADC_IRQHandler+0x15c>)
 81095aa:	f7fc f961 	bl	8105870 <assert_failed>
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
 81095ae:	69e3      	ldr	r3, [r4, #28]
 81095b0:	3b01      	subs	r3, #1
 81095b2:	2b0f      	cmp	r3, #15
 81095b4:	f200 8086 	bhi.w	81096c4 <HAL_ADC_IRQHandler+0x130>
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
 81095b8:	6963      	ldr	r3, [r4, #20]
 81095ba:	2b02      	cmp	r3, #2
 81095bc:	d87c      	bhi.n	81096b8 <HAL_ADC_IRQHandler+0x124>
  if(tmp1 && tmp2)
 81095be:	07ab      	lsls	r3, r5, #30
 81095c0:	d52c      	bpl.n	810961c <HAL_ADC_IRQHandler+0x88>
 81095c2:	06b0      	lsls	r0, r6, #26
 81095c4:	d52a      	bpl.n	810961c <HAL_ADC_IRQHandler+0x88>
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 81095c6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 81095c8:	06d9      	lsls	r1, r3, #27
 81095ca:	d403      	bmi.n	81095d4 <HAL_ADC_IRQHandler+0x40>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 81095cc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 81095ce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 81095d2:	6423      	str	r3, [r4, #64]	; 0x40
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 81095d4:	6823      	ldr	r3, [r4, #0]
 81095d6:	689a      	ldr	r2, [r3, #8]
 81095d8:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 81095dc:	d117      	bne.n	810960e <HAL_ADC_IRQHandler+0x7a>
 81095de:	69a2      	ldr	r2, [r4, #24]
 81095e0:	b9aa      	cbnz	r2, 810960e <HAL_ADC_IRQHandler+0x7a>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 81095e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 81095e4:	f412 0f70 	tst.w	r2, #15728640	; 0xf00000
 81095e8:	d002      	beq.n	81095f0 <HAL_ADC_IRQHandler+0x5c>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 81095ea:	689a      	ldr	r2, [r3, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 81095ec:	0552      	lsls	r2, r2, #21
 81095ee:	d40e      	bmi.n	810960e <HAL_ADC_IRQHandler+0x7a>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 81095f0:	685a      	ldr	r2, [r3, #4]
 81095f2:	f022 0220 	bic.w	r2, r2, #32
 81095f6:	605a      	str	r2, [r3, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 81095f8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 81095fa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 81095fe:	6423      	str	r3, [r4, #64]	; 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8109600:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8109602:	04d8      	lsls	r0, r3, #19
 8109604:	d403      	bmi.n	810960e <HAL_ADC_IRQHandler+0x7a>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8109606:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8109608:	f043 0301 	orr.w	r3, r3, #1
 810960c:	6423      	str	r3, [r4, #64]	; 0x40
    HAL_ADC_ConvCpltCallback(hadc);
 810960e:	4620      	mov	r0, r4
 8109610:	f7ff ffba 	bl	8109588 <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8109614:	6823      	ldr	r3, [r4, #0]
 8109616:	f06f 0212 	mvn.w	r2, #18
 810961a:	601a      	str	r2, [r3, #0]
  if(tmp1 && tmp2)
 810961c:	0769      	lsls	r1, r5, #29
 810961e:	d530      	bpl.n	8109682 <HAL_ADC_IRQHandler+0xee>
 8109620:	0632      	lsls	r2, r6, #24
 8109622:	d52e      	bpl.n	8109682 <HAL_ADC_IRQHandler+0xee>
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8109624:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8109626:	06db      	lsls	r3, r3, #27
 8109628:	d403      	bmi.n	8109632 <HAL_ADC_IRQHandler+0x9e>
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 810962a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 810962c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8109630:	6423      	str	r3, [r4, #64]	; 0x40
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8109632:	6823      	ldr	r3, [r4, #0]
 8109634:	689a      	ldr	r2, [r3, #8]
 8109636:	f412 1f40 	tst.w	r2, #3145728	; 0x300000
 810963a:	d11b      	bne.n	8109674 <HAL_ADC_IRQHandler+0xe0>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 810963c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 810963e:	f412 1f40 	tst.w	r2, #3145728	; 0x300000
 8109642:	d151      	bne.n	81096e8 <HAL_ADC_IRQHandler+0x154>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8109644:	685a      	ldr	r2, [r3, #4]
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8109646:	0551      	lsls	r1, r2, #21
 8109648:	d414      	bmi.n	8109674 <HAL_ADC_IRQHandler+0xe0>
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 810964a:	689a      	ldr	r2, [r3, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 810964c:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 8109650:	d110      	bne.n	8109674 <HAL_ADC_IRQHandler+0xe0>
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 8109652:	69a2      	ldr	r2, [r4, #24]
 8109654:	b972      	cbnz	r2, 8109674 <HAL_ADC_IRQHandler+0xe0>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8109656:	685a      	ldr	r2, [r3, #4]
 8109658:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 810965c:	605a      	str	r2, [r3, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 810965e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8109660:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8109664:	6423      	str	r3, [r4, #64]	; 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8109666:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8109668:	05da      	lsls	r2, r3, #23
 810966a:	d403      	bmi.n	8109674 <HAL_ADC_IRQHandler+0xe0>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 810966c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 810966e:	f043 0301 	orr.w	r3, r3, #1
 8109672:	6423      	str	r3, [r4, #64]	; 0x40
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8109674:	4620      	mov	r0, r4
 8109676:	f000 f92f 	bl	81098d8 <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 810967a:	6823      	ldr	r3, [r4, #0]
 810967c:	f06f 020c 	mvn.w	r2, #12
 8109680:	601a      	str	r2, [r3, #0]
  if(tmp1 && tmp2)
 8109682:	0673      	lsls	r3, r6, #25
 8109684:	d505      	bpl.n	8109692 <HAL_ADC_IRQHandler+0xfe>
 8109686:	07e8      	lsls	r0, r5, #31
 8109688:	d503      	bpl.n	8109692 <HAL_ADC_IRQHandler+0xfe>
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 810968a:	6823      	ldr	r3, [r4, #0]
 810968c:	681b      	ldr	r3, [r3, #0]
 810968e:	07d9      	lsls	r1, r3, #31
 8109690:	d41e      	bmi.n	81096d0 <HAL_ADC_IRQHandler+0x13c>
  if(tmp1 && tmp2)
 8109692:	06aa      	lsls	r2, r5, #26
 8109694:	d501      	bpl.n	810969a <HAL_ADC_IRQHandler+0x106>
 8109696:	0173      	lsls	r3, r6, #5
 8109698:	d400      	bmi.n	810969c <HAL_ADC_IRQHandler+0x108>
}
 810969a:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 810969c:	6c63      	ldr	r3, [r4, #68]	; 0x44
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 810969e:	f06f 0520 	mvn.w	r5, #32
 81096a2:	6822      	ldr	r2, [r4, #0]
      HAL_ADC_ErrorCallback(hadc);
 81096a4:	4620      	mov	r0, r4
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 81096a6:	f043 0302 	orr.w	r3, r3, #2
 81096aa:	6463      	str	r3, [r4, #68]	; 0x44
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 81096ac:	6015      	str	r5, [r2, #0]
      HAL_ADC_ErrorCallback(hadc);
 81096ae:	f7ff ff6f 	bl	8109590 <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 81096b2:	6823      	ldr	r3, [r4, #0]
 81096b4:	601d      	str	r5, [r3, #0]
}
 81096b6:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
 81096b8:	f240 41c3 	movw	r1, #1219	; 0x4c3
 81096bc:	480c      	ldr	r0, [pc, #48]	; (81096f0 <HAL_ADC_IRQHandler+0x15c>)
 81096be:	f7fc f8d7 	bl	8105870 <assert_failed>
 81096c2:	e77c      	b.n	81095be <HAL_ADC_IRQHandler+0x2a>
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
 81096c4:	f240 41c2 	movw	r1, #1218	; 0x4c2
 81096c8:	4809      	ldr	r0, [pc, #36]	; (81096f0 <HAL_ADC_IRQHandler+0x15c>)
 81096ca:	f7fc f8d1 	bl	8105870 <assert_failed>
 81096ce:	e773      	b.n	81095b8 <HAL_ADC_IRQHandler+0x24>
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 81096d0:	6c23      	ldr	r3, [r4, #64]	; 0x40
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 81096d2:	4620      	mov	r0, r4
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 81096d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 81096d8:	6423      	str	r3, [r4, #64]	; 0x40
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 81096da:	f7ff ff57 	bl	810958c <HAL_ADC_LevelOutOfWindowCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 81096de:	6823      	ldr	r3, [r4, #0]
 81096e0:	f06f 0201 	mvn.w	r2, #1
 81096e4:	601a      	str	r2, [r3, #0]
 81096e6:	e7d4      	b.n	8109692 <HAL_ADC_IRQHandler+0xfe>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 81096e8:	689a      	ldr	r2, [r3, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 81096ea:	0550      	lsls	r0, r2, #21
 81096ec:	d4c2      	bmi.n	8109674 <HAL_ADC_IRQHandler+0xe0>
 81096ee:	e7a9      	b.n	8109644 <HAL_ADC_IRQHandler+0xb0>
 81096f0:	0812dc40 	.word	0x0812dc40

081096f4 <HAL_ADC_ConfigChannel>:
{
 81096f4:	b5f0      	push	{r4, r5, r6, r7, lr}
  __IO uint32_t counter = 0;
 81096f6:	2300      	movs	r3, #0
{
 81096f8:	b083      	sub	sp, #12
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 81096fa:	4a71      	ldr	r2, [pc, #452]	; (81098c0 <HAL_ADC_ConfigChannel+0x1cc>)
{
 81096fc:	460c      	mov	r4, r1
  __IO uint32_t counter = 0;
 81096fe:	9301      	str	r3, [sp, #4]
{
 8109700:	4605      	mov	r5, r0
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 8109702:	680b      	ldr	r3, [r1, #0]
 8109704:	4293      	cmp	r3, r2
 8109706:	bf18      	it	ne
 8109708:	2b12      	cmpne	r3, #18
 810970a:	d902      	bls.n	8109712 <HAL_ADC_ConfigChannel+0x1e>
 810970c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8109710:	d142      	bne.n	8109798 <HAL_ADC_ConfigChannel+0xa4>
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
 8109712:	6863      	ldr	r3, [r4, #4]
 8109714:	3b01      	subs	r3, #1
 8109716:	2b0f      	cmp	r3, #15
 8109718:	d847      	bhi.n	81097aa <HAL_ADC_ConfigChannel+0xb6>
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
 810971a:	68a3      	ldr	r3, [r4, #8]
 810971c:	2b07      	cmp	r3, #7
 810971e:	d84c      	bhi.n	81097ba <HAL_ADC_ConfigChannel+0xc6>
  __HAL_LOCK(hadc);
 8109720:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 8109724:	2b01      	cmp	r3, #1
 8109726:	d051      	beq.n	81097cc <HAL_ADC_ConfigChannel+0xd8>
 8109728:	2301      	movs	r3, #1
 810972a:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 810972e:	6820      	ldr	r0, [r4, #0]
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8109730:	682b      	ldr	r3, [r5, #0]
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8109732:	2809      	cmp	r0, #9
 8109734:	d94d      	bls.n	81097d2 <HAL_ADC_ConfigChannel+0xde>
 8109736:	f1b0 4f00 	cmp.w	r0, #2147483648	; 0x80000000
 810973a:	d04a      	beq.n	81097d2 <HAL_ADC_ConfigChannel+0xde>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 810973c:	b281      	uxth	r1, r0
 810973e:	f04f 0c07 	mov.w	ip, #7
 8109742:	68de      	ldr	r6, [r3, #12]
 8109744:	eb01 0241 	add.w	r2, r1, r1, lsl #1
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8109748:	4f5d      	ldr	r7, [pc, #372]	; (81098c0 <HAL_ADC_ConfigChannel+0x1cc>)
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 810974a:	3a1e      	subs	r2, #30
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 810974c:	42b8      	cmp	r0, r7
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 810974e:	fa0c fc02 	lsl.w	ip, ip, r2
 8109752:	ea26 060c 	bic.w	r6, r6, ip
 8109756:	60de      	str	r6, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8109758:	f000 8083 	beq.w	8109862 <HAL_ADC_ConfigChannel+0x16e>
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 810975c:	68a6      	ldr	r6, [r4, #8]
 810975e:	4096      	lsls	r6, r2
 8109760:	68da      	ldr	r2, [r3, #12]
 8109762:	4316      	orrs	r6, r2
 8109764:	60de      	str	r6, [r3, #12]
  if (sConfig->Rank < 7)
 8109766:	6862      	ldr	r2, [r4, #4]
 8109768:	2a06      	cmp	r2, #6
 810976a:	d846      	bhi.n	81097fa <HAL_ADC_ConfigChannel+0x106>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 810976c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8109770:	241f      	movs	r4, #31
 8109772:	3a05      	subs	r2, #5
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8109774:	4091      	lsls	r1, r2
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8109776:	4094      	lsls	r4, r2
 8109778:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 810977a:	ea22 0204 	bic.w	r2, r2, r4
 810977e:	635a      	str	r2, [r3, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8109780:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8109782:	4311      	orrs	r1, r2
 8109784:	6359      	str	r1, [r3, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8109786:	4a4f      	ldr	r2, [pc, #316]	; (81098c4 <HAL_ADC_ConfigChannel+0x1d0>)
 8109788:	4293      	cmp	r3, r2
 810978a:	d048      	beq.n	810981e <HAL_ADC_ConfigChannel+0x12a>
  __HAL_UNLOCK(hadc);
 810978c:	2300      	movs	r3, #0
  return HAL_OK;
 810978e:	4618      	mov	r0, r3
  __HAL_UNLOCK(hadc);
 8109790:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
}
 8109794:	b003      	add	sp, #12
 8109796:	bdf0      	pop	{r4, r5, r6, r7, pc}
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 8109798:	f240 618b 	movw	r1, #1675	; 0x68b
 810979c:	484a      	ldr	r0, [pc, #296]	; (81098c8 <HAL_ADC_ConfigChannel+0x1d4>)
 810979e:	f7fc f867 	bl	8105870 <assert_failed>
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
 81097a2:	6863      	ldr	r3, [r4, #4]
 81097a4:	3b01      	subs	r3, #1
 81097a6:	2b0f      	cmp	r3, #15
 81097a8:	d9b7      	bls.n	810971a <HAL_ADC_ConfigChannel+0x26>
 81097aa:	f240 618c 	movw	r1, #1676	; 0x68c
 81097ae:	4846      	ldr	r0, [pc, #280]	; (81098c8 <HAL_ADC_ConfigChannel+0x1d4>)
 81097b0:	f7fc f85e 	bl	8105870 <assert_failed>
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
 81097b4:	68a3      	ldr	r3, [r4, #8]
 81097b6:	2b07      	cmp	r3, #7
 81097b8:	d9b2      	bls.n	8109720 <HAL_ADC_ConfigChannel+0x2c>
 81097ba:	f240 618d 	movw	r1, #1677	; 0x68d
 81097be:	4842      	ldr	r0, [pc, #264]	; (81098c8 <HAL_ADC_ConfigChannel+0x1d4>)
 81097c0:	f7fc f856 	bl	8105870 <assert_failed>
  __HAL_LOCK(hadc);
 81097c4:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 81097c8:	2b01      	cmp	r3, #1
 81097ca:	d1ad      	bne.n	8109728 <HAL_ADC_ConfigChannel+0x34>
 81097cc:	2002      	movs	r0, #2
}
 81097ce:	b003      	add	sp, #12
 81097d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 81097d2:	b281      	uxth	r1, r0
 81097d4:	f04f 0c07 	mov.w	ip, #7
 81097d8:	691e      	ldr	r6, [r3, #16]
 81097da:	eb01 0e41 	add.w	lr, r1, r1, lsl #1
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 81097de:	68a2      	ldr	r2, [r4, #8]
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 81097e0:	fa0c fc0e 	lsl.w	ip, ip, lr
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 81097e4:	fa02 f20e 	lsl.w	r2, r2, lr
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 81097e8:	ea26 060c 	bic.w	r6, r6, ip
 81097ec:	611e      	str	r6, [r3, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 81097ee:	691e      	ldr	r6, [r3, #16]
 81097f0:	4332      	orrs	r2, r6
 81097f2:	611a      	str	r2, [r3, #16]
  if (sConfig->Rank < 7)
 81097f4:	6862      	ldr	r2, [r4, #4]
 81097f6:	2a06      	cmp	r2, #6
 81097f8:	d9b8      	bls.n	810976c <HAL_ADC_ConfigChannel+0x78>
  else if (sConfig->Rank < 13)
 81097fa:	2a0c      	cmp	r2, #12
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 81097fc:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  else if (sConfig->Rank < 13)
 8109800:	d81c      	bhi.n	810983c <HAL_ADC_ConfigChannel+0x148>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8109802:	3a23      	subs	r2, #35	; 0x23
 8109804:	241f      	movs	r4, #31
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8109806:	4091      	lsls	r1, r2
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8109808:	4094      	lsls	r4, r2
 810980a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 810980c:	ea22 0204 	bic.w	r2, r2, r4
 8109810:	631a      	str	r2, [r3, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8109812:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8109814:	4311      	orrs	r1, r2
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8109816:	4a2b      	ldr	r2, [pc, #172]	; (81098c4 <HAL_ADC_ConfigChannel+0x1d0>)
 8109818:	4293      	cmp	r3, r2
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 810981a:	6319      	str	r1, [r3, #48]	; 0x30
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 810981c:	d1b6      	bne.n	810978c <HAL_ADC_ConfigChannel+0x98>
 810981e:	f1b0 4f00 	cmp.w	r0, #2147483648	; 0x80000000
 8109822:	d017      	beq.n	8109854 <HAL_ADC_ConfigChannel+0x160>
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8109824:	2812      	cmp	r0, #18
 8109826:	d123      	bne.n	8109870 <HAL_ADC_ConfigChannel+0x17c>
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8109828:	4b28      	ldr	r3, [pc, #160]	; (81098cc <HAL_ADC_ConfigChannel+0x1d8>)
 810982a:	685a      	ldr	r2, [r3, #4]
 810982c:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8109830:	605a      	str	r2, [r3, #4]
    ADC->CCR |= ADC_CCR_VBATE;
 8109832:	685a      	ldr	r2, [r3, #4]
 8109834:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8109838:	605a      	str	r2, [r3, #4]
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 810983a:	e7a7      	b.n	810978c <HAL_ADC_ConfigChannel+0x98>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 810983c:	3a41      	subs	r2, #65	; 0x41
 810983e:	241f      	movs	r4, #31
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8109840:	4091      	lsls	r1, r2
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8109842:	4094      	lsls	r4, r2
 8109844:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8109846:	ea22 0204 	bic.w	r2, r2, r4
 810984a:	62da      	str	r2, [r3, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 810984c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810984e:	4311      	orrs	r1, r2
 8109850:	62d9      	str	r1, [r3, #44]	; 0x2c
 8109852:	e798      	b.n	8109786 <HAL_ADC_ConfigChannel+0x92>
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8109854:	f8d2 3304 	ldr.w	r3, [r2, #772]	; 0x304
 8109858:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 810985c:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8109860:	e794      	b.n	810978c <HAL_ADC_ConfigChannel+0x98>
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8109862:	68a1      	ldr	r1, [r4, #8]
 8109864:	68da      	ldr	r2, [r3, #12]
 8109866:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 810986a:	2112      	movs	r1, #18
 810986c:	60da      	str	r2, [r3, #12]
 810986e:	e77a      	b.n	8109766 <HAL_ADC_ConfigChannel+0x72>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8109870:	4b13      	ldr	r3, [pc, #76]	; (81098c0 <HAL_ADC_ConfigChannel+0x1cc>)
 8109872:	4298      	cmp	r0, r3
 8109874:	d001      	beq.n	810987a <HAL_ADC_ConfigChannel+0x186>
 8109876:	2811      	cmp	r0, #17
 8109878:	d188      	bne.n	810978c <HAL_ADC_ConfigChannel+0x98>
    ADC->CCR &= ~ADC_CCR_VBATE;
 810987a:	4b14      	ldr	r3, [pc, #80]	; (81098cc <HAL_ADC_ConfigChannel+0x1d8>)
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 810987c:	4910      	ldr	r1, [pc, #64]	; (81098c0 <HAL_ADC_ConfigChannel+0x1cc>)
    ADC->CCR &= ~ADC_CCR_VBATE;
 810987e:	685a      	ldr	r2, [r3, #4]
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8109880:	4288      	cmp	r0, r1
    ADC->CCR &= ~ADC_CCR_VBATE;
 8109882:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 8109886:	605a      	str	r2, [r3, #4]
    ADC->CCR |= ADC_CCR_TSVREFE;
 8109888:	685a      	ldr	r2, [r3, #4]
 810988a:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 810988e:	605a      	str	r2, [r3, #4]
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8109890:	f47f af7c 	bne.w	810978c <HAL_ADC_ConfigChannel+0x98>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8109894:	4b0e      	ldr	r3, [pc, #56]	; (81098d0 <HAL_ADC_ConfigChannel+0x1dc>)
 8109896:	4a0f      	ldr	r2, [pc, #60]	; (81098d4 <HAL_ADC_ConfigChannel+0x1e0>)
 8109898:	681b      	ldr	r3, [r3, #0]
 810989a:	fba2 2303 	umull	r2, r3, r2, r3
 810989e:	0c9b      	lsrs	r3, r3, #18
 81098a0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 81098a4:	005b      	lsls	r3, r3, #1
 81098a6:	9301      	str	r3, [sp, #4]
      while(counter != 0)
 81098a8:	9b01      	ldr	r3, [sp, #4]
 81098aa:	2b00      	cmp	r3, #0
 81098ac:	f43f af6e 	beq.w	810978c <HAL_ADC_ConfigChannel+0x98>
        counter--;
 81098b0:	9b01      	ldr	r3, [sp, #4]
 81098b2:	3b01      	subs	r3, #1
 81098b4:	9301      	str	r3, [sp, #4]
      while(counter != 0)
 81098b6:	9b01      	ldr	r3, [sp, #4]
 81098b8:	2b00      	cmp	r3, #0
 81098ba:	d1f9      	bne.n	81098b0 <HAL_ADC_ConfigChannel+0x1bc>
 81098bc:	e766      	b.n	810978c <HAL_ADC_ConfigChannel+0x98>
 81098be:	bf00      	nop
 81098c0:	10000012 	.word	0x10000012
 81098c4:	40012000 	.word	0x40012000
 81098c8:	0812dc40 	.word	0x0812dc40
 81098cc:	40012300 	.word	0x40012300
 81098d0:	20000298 	.word	0x20000298
 81098d4:	431bde83 	.word	0x431bde83

081098d8 <HAL_ADCEx_InjectedConvCpltCallback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 81098d8:	4770      	bx	lr
 81098da:	bf00      	nop

081098dc <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  multimode  pointer to an ADC_MultiModeTypeDef structure that contains 
  *                     the configuration information for  multimode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 81098dc:	b538      	push	{r3, r4, r5, lr}
  /* Check the parameters */
  assert_param(IS_ADC_MODE(multimode->Mode));
 81098de:	680b      	ldr	r3, [r1, #0]
{
 81098e0:	460c      	mov	r4, r1
 81098e2:	4605      	mov	r5, r0
  assert_param(IS_ADC_MODE(multimode->Mode));
 81098e4:	2b19      	cmp	r3, #25
 81098e6:	d93e      	bls.n	8109966 <HAL_ADCEx_MultiModeConfigChannel+0x8a>
 81098e8:	f240 31af 	movw	r1, #943	; 0x3af
 81098ec:	4829      	ldr	r0, [pc, #164]	; (8109994 <HAL_ADCEx_MultiModeConfigChannel+0xb8>)
 81098ee:	f7fb ffbf 	bl	8105870 <assert_failed>
  assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
 81098f2:	6863      	ldr	r3, [r4, #4]
 81098f4:	f433 4340 	bics.w	r3, r3, #49152	; 0xc000
 81098f8:	d13e      	bne.n	8109978 <HAL_ADCEx_MultiModeConfigChannel+0x9c>
  assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
 81098fa:	68a3      	ldr	r3, [r4, #8]
 81098fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8109900:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8109904:	bf18      	it	ne
 8109906:	2b00      	cmpne	r3, #0
 8109908:	bf14      	ite	ne
 810990a:	2201      	movne	r2, #1
 810990c:	2200      	moveq	r2, #0
 810990e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8109912:	bf0c      	ite	eq
 8109914:	2200      	moveq	r2, #0
 8109916:	f002 0201 	andne.w	r2, r2, #1
 810991a:	b112      	cbz	r2, 8109922 <HAL_ADCEx_MultiModeConfigChannel+0x46>
 810991c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8109920:	d132      	bne.n	8109988 <HAL_ADCEx_MultiModeConfigChannel+0xac>
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8109922:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 8109926:	2b01      	cmp	r3, #1
 8109928:	d02c      	beq.n	8109984 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
  
  /* Set ADC mode */
  ADC->CCR &= ~(ADC_CCR_MULTI);
 810992a:	4b1b      	ldr	r3, [pc, #108]	; (8109998 <HAL_ADCEx_MultiModeConfigChannel+0xbc>)
 810992c:	685a      	ldr	r2, [r3, #4]
 810992e:	f022 021f 	bic.w	r2, r2, #31
 8109932:	605a      	str	r2, [r3, #4]
  ADC->CCR |= multimode->Mode;
 8109934:	685a      	ldr	r2, [r3, #4]
 8109936:	6821      	ldr	r1, [r4, #0]
 8109938:	430a      	orrs	r2, r1
 810993a:	605a      	str	r2, [r3, #4]
  
  /* Set the ADC DMA access mode */
  ADC->CCR &= ~(ADC_CCR_DMA);
 810993c:	685a      	ldr	r2, [r3, #4]
 810993e:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8109942:	605a      	str	r2, [r3, #4]
  ADC->CCR |= multimode->DMAAccessMode;
 8109944:	685a      	ldr	r2, [r3, #4]
 8109946:	6861      	ldr	r1, [r4, #4]
 8109948:	430a      	orrs	r2, r1
  /* Set delay between two sampling phases */
  ADC->CCR &= ~(ADC_CCR_DELAY);
  ADC->CCR |= multimode->TwoSamplingDelay;
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 810994a:	2100      	movs	r1, #0
  ADC->CCR |= multimode->DMAAccessMode;
 810994c:	605a      	str	r2, [r3, #4]
  ADC->CCR &= ~(ADC_CCR_DELAY);
 810994e:	685a      	ldr	r2, [r3, #4]
 8109950:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
 8109954:	605a      	str	r2, [r3, #4]
  ADC->CCR |= multimode->TwoSamplingDelay;
 8109956:	68a0      	ldr	r0, [r4, #8]
 8109958:	685a      	ldr	r2, [r3, #4]
 810995a:	4302      	orrs	r2, r0
  
  /* Return function status */
  return HAL_OK;
 810995c:	4608      	mov	r0, r1
  ADC->CCR |= multimode->TwoSamplingDelay;
 810995e:	605a      	str	r2, [r3, #4]
  __HAL_UNLOCK(hadc);
 8109960:	f885 103c 	strb.w	r1, [r5, #60]	; 0x3c
}
 8109964:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_ADC_MODE(multimode->Mode));
 8109966:	4a0d      	ldr	r2, [pc, #52]	; (810999c <HAL_ADCEx_MultiModeConfigChannel+0xc0>)
 8109968:	fa22 f303 	lsr.w	r3, r2, r3
 810996c:	07db      	lsls	r3, r3, #31
 810996e:	d5bb      	bpl.n	81098e8 <HAL_ADCEx_MultiModeConfigChannel+0xc>
  assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
 8109970:	6863      	ldr	r3, [r4, #4]
 8109972:	f433 4340 	bics.w	r3, r3, #49152	; 0xc000
 8109976:	d0c0      	beq.n	81098fa <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8109978:	f44f 716c 	mov.w	r1, #944	; 0x3b0
 810997c:	4805      	ldr	r0, [pc, #20]	; (8109994 <HAL_ADCEx_MultiModeConfigChannel+0xb8>)
 810997e:	f7fb ff77 	bl	8105870 <assert_failed>
 8109982:	e7ba      	b.n	81098fa <HAL_ADCEx_MultiModeConfigChannel+0x1e>
  __HAL_LOCK(hadc);
 8109984:	2002      	movs	r0, #2
}
 8109986:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
 8109988:	f240 31b1 	movw	r1, #945	; 0x3b1
 810998c:	4801      	ldr	r0, [pc, #4]	; (8109994 <HAL_ADCEx_MultiModeConfigChannel+0xb8>)
 810998e:	f7fb ff6f 	bl	8105870 <assert_failed>
 8109992:	e7c6      	b.n	8109922 <HAL_ADCEx_MultiModeConfigChannel+0x46>
 8109994:	0812dc78 	.word	0x0812dc78
 8109998:	40012300 	.word	0x40012300
 810999c:	02e602e7 	.word	0x02e602e7

081099a0 <HAL_NVIC_SetPriorityGrouping>:
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 81099a0:	1ec3      	subs	r3, r0, #3
 81099a2:	2b04      	cmp	r3, #4
{
 81099a4:	b510      	push	{r4, lr}
 81099a6:	4604      	mov	r4, r0
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 81099a8:	d80c      	bhi.n	81099c4 <HAL_NVIC_SetPriorityGrouping+0x24>
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 81099aa:	4909      	ldr	r1, [pc, #36]	; (81099d0 <HAL_NVIC_SetPriorityGrouping+0x30>)
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 81099ac:	0224      	lsls	r4, r4, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 81099ae:	f64f 00ff 	movw	r0, #63743	; 0xf8ff
  reg_value  =  (reg_value                                   |
 81099b2:	4b08      	ldr	r3, [pc, #32]	; (81099d4 <HAL_NVIC_SetPriorityGrouping+0x34>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 81099b4:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 81099b6:	f404 64e0 	and.w	r4, r4, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 81099ba:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 81099bc:	4314      	orrs	r4, r2
  reg_value  =  (reg_value                                   |
 81099be:	4323      	orrs	r3, r4
  SCB->AIRCR =  reg_value;
 81099c0:	60cb      	str	r3, [r1, #12]
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 81099c2:	bd10      	pop	{r4, pc}
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 81099c4:	2191      	movs	r1, #145	; 0x91
 81099c6:	4804      	ldr	r0, [pc, #16]	; (81099d8 <HAL_NVIC_SetPriorityGrouping+0x38>)
 81099c8:	f7fb ff52 	bl	8105870 <assert_failed>
 81099cc:	e7ed      	b.n	81099aa <HAL_NVIC_SetPriorityGrouping+0xa>
 81099ce:	bf00      	nop
 81099d0:	e000ed00 	.word	0xe000ed00
 81099d4:	05fa0000 	.word	0x05fa0000
 81099d8:	0812dcb4 	.word	0x0812dcb4

081099dc <HAL_NVIC_SetPriority>:
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
  uint32_t prioritygroup = 0x00;
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 81099dc:	2a0f      	cmp	r2, #15
{ 
 81099de:	b570      	push	{r4, r5, r6, lr}
 81099e0:	4616      	mov	r6, r2
 81099e2:	4605      	mov	r5, r0
 81099e4:	460c      	mov	r4, r1
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 81099e6:	d836      	bhi.n	8109a56 <HAL_NVIC_SetPriority+0x7a>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 81099e8:	2c0f      	cmp	r4, #15
 81099ea:	d82f      	bhi.n	8109a4c <HAL_NVIC_SetPriority+0x70>
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 81099ec:	4b1c      	ldr	r3, [pc, #112]	; (8109a60 <HAL_NVIC_SetPriority+0x84>)
 81099ee:	68db      	ldr	r3, [r3, #12]
 81099f0:	f3c3 2302 	ubfx	r3, r3, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 81099f4:	f1c3 0007 	rsb	r0, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 81099f8:	1d1a      	adds	r2, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 81099fa:	2804      	cmp	r0, #4
 81099fc:	bf28      	it	cs
 81099fe:	2004      	movcs	r0, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8109a00:	2a06      	cmp	r2, #6
 8109a02:	d918      	bls.n	8109a36 <HAL_NVIC_SetPriority+0x5a>
 8109a04:	3b03      	subs	r3, #3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8109a06:	f04f 32ff 	mov.w	r2, #4294967295
 8109a0a:	409a      	lsls	r2, r3
 8109a0c:	ea26 0602 	bic.w	r6, r6, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8109a10:	f04f 31ff 	mov.w	r1, #4294967295
  if ((int32_t)(IRQn) >= 0)
 8109a14:	2d00      	cmp	r5, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8109a16:	fa01 f100 	lsl.w	r1, r1, r0
 8109a1a:	ea24 0401 	bic.w	r4, r4, r1
 8109a1e:	fa04 f403 	lsl.w	r4, r4, r3
 8109a22:	ea44 0406 	orr.w	r4, r4, r6
  if ((int32_t)(IRQn) >= 0)
 8109a26:	db09      	blt.n	8109a3c <HAL_NVIC_SetPriority+0x60>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8109a28:	0124      	lsls	r4, r4, #4
 8109a2a:	4b0e      	ldr	r3, [pc, #56]	; (8109a64 <HAL_NVIC_SetPriority+0x88>)
 8109a2c:	b2e4      	uxtb	r4, r4
 8109a2e:	442b      	add	r3, r5
 8109a30:	f883 4300 	strb.w	r4, [r3, #768]	; 0x300
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8109a34:	bd70      	pop	{r4, r5, r6, pc}
 8109a36:	2600      	movs	r6, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8109a38:	4633      	mov	r3, r6
 8109a3a:	e7e9      	b.n	8109a10 <HAL_NVIC_SetPriority+0x34>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8109a3c:	f005 050f 	and.w	r5, r5, #15
 8109a40:	0124      	lsls	r4, r4, #4
 8109a42:	4b09      	ldr	r3, [pc, #36]	; (8109a68 <HAL_NVIC_SetPriority+0x8c>)
 8109a44:	b2e4      	uxtb	r4, r4
 8109a46:	442b      	add	r3, r5
 8109a48:	761c      	strb	r4, [r3, #24]
 8109a4a:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8109a4c:	21aa      	movs	r1, #170	; 0xaa
 8109a4e:	4807      	ldr	r0, [pc, #28]	; (8109a6c <HAL_NVIC_SetPriority+0x90>)
 8109a50:	f7fb ff0e 	bl	8105870 <assert_failed>
 8109a54:	e7ca      	b.n	81099ec <HAL_NVIC_SetPriority+0x10>
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8109a56:	21a9      	movs	r1, #169	; 0xa9
 8109a58:	4804      	ldr	r0, [pc, #16]	; (8109a6c <HAL_NVIC_SetPriority+0x90>)
 8109a5a:	f7fb ff09 	bl	8105870 <assert_failed>
 8109a5e:	e7c3      	b.n	81099e8 <HAL_NVIC_SetPriority+0xc>
 8109a60:	e000ed00 	.word	0xe000ed00
 8109a64:	e000e100 	.word	0xe000e100
 8109a68:	e000ecfc 	.word	0xe000ecfc
 8109a6c:	0812dcb4 	.word	0x0812dcb4

08109a70 <HAL_NVIC_EnableIRQ>:
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8109a70:	2800      	cmp	r0, #0
 8109a72:	db08      	blt.n	8109a86 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8109a74:	f000 011f 	and.w	r1, r0, #31
 8109a78:	2301      	movs	r3, #1
 8109a7a:	0940      	lsrs	r0, r0, #5
 8109a7c:	4a04      	ldr	r2, [pc, #16]	; (8109a90 <HAL_NVIC_EnableIRQ+0x20>)
 8109a7e:	408b      	lsls	r3, r1
 8109a80:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8109a84:	4770      	bx	lr
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8109a86:	21bd      	movs	r1, #189	; 0xbd
 8109a88:	4802      	ldr	r0, [pc, #8]	; (8109a94 <HAL_NVIC_EnableIRQ+0x24>)
 8109a8a:	f7fb bef1 	b.w	8105870 <assert_failed>
 8109a8e:	bf00      	nop
 8109a90:	e000e100 	.word	0xe000e100
 8109a94:	0812dcb4 	.word	0x0812dcb4

08109a98 <HAL_NVIC_DisableIRQ>:
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8109a98:	2800      	cmp	r0, #0
 8109a9a:	db0e      	blt.n	8109aba <HAL_NVIC_DisableIRQ+0x22>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8109a9c:	0943      	lsrs	r3, r0, #5
 8109a9e:	2201      	movs	r2, #1
 8109aa0:	f000 001f 	and.w	r0, r0, #31
 8109aa4:	4907      	ldr	r1, [pc, #28]	; (8109ac4 <HAL_NVIC_DisableIRQ+0x2c>)
 8109aa6:	3320      	adds	r3, #32
 8109aa8:	fa02 f000 	lsl.w	r0, r2, r0
 8109aac:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
 8109ab0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8109ab4:	f3bf 8f6f 	isb	sy
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 8109ab8:	4770      	bx	lr
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8109aba:	21cd      	movs	r1, #205	; 0xcd
 8109abc:	4802      	ldr	r0, [pc, #8]	; (8109ac8 <HAL_NVIC_DisableIRQ+0x30>)
 8109abe:	f7fb bed7 	b.w	8105870 <assert_failed>
 8109ac2:	bf00      	nop
 8109ac4:	e000e100 	.word	0xe000e100
 8109ac8:	0812dcb4 	.word	0x0812dcb4

08109acc <HAL_CRC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8109acc:	2800      	cmp	r0, #0
 8109ace:	d075      	beq.n	8109bbc <HAL_CRC_Init+0xf0>
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));
 8109ad0:	4b3b      	ldr	r3, [pc, #236]	; (8109bc0 <HAL_CRC_Init+0xf4>)
 8109ad2:	6802      	ldr	r2, [r0, #0]
 8109ad4:	429a      	cmp	r2, r3
{
 8109ad6:	b510      	push	{r4, lr}
 8109ad8:	4604      	mov	r4, r0
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));
 8109ada:	d003      	beq.n	8109ae4 <HAL_CRC_Init+0x18>
 8109adc:	2170      	movs	r1, #112	; 0x70
 8109ade:	4839      	ldr	r0, [pc, #228]	; (8109bc4 <HAL_CRC_Init+0xf8>)
 8109ae0:	f7fb fec6 	bl	8105870 <assert_failed>

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8109ae4:	7f63      	ldrb	r3, [r4, #29]
 8109ae6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8109aea:	2b00      	cmp	r3, #0
 8109aec:	d055      	beq.n	8109b9a <HAL_CRC_Init+0xce>

  hcrc->State = HAL_CRC_STATE_BUSY;

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
 8109aee:	7923      	ldrb	r3, [r4, #4]
  hcrc->State = HAL_CRC_STATE_BUSY;
 8109af0:	2202      	movs	r2, #2
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
 8109af2:	2b01      	cmp	r3, #1
  hcrc->State = HAL_CRC_STATE_BUSY;
 8109af4:	7762      	strb	r2, [r4, #29]
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
 8109af6:	d838      	bhi.n	8109b6a <HAL_CRC_Init+0x9e>
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8109af8:	2b00      	cmp	r3, #0
 8109afa:	d13d      	bne.n	8109b78 <HAL_CRC_Init+0xac>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8109afc:	6823      	ldr	r3, [r4, #0]
 8109afe:	4a32      	ldr	r2, [pc, #200]	; (8109bc8 <HAL_CRC_Init+0xfc>)
 8109b00:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8109b02:	689a      	ldr	r2, [r3, #8]
 8109b04:	f022 0218 	bic.w	r2, r2, #24
 8109b08:	609a      	str	r2, [r3, #8]
    }
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
 8109b0a:	7963      	ldrb	r3, [r4, #5]
 8109b0c:	2b01      	cmp	r3, #1
 8109b0e:	d83c      	bhi.n	8109b8a <HAL_CRC_Init+0xbe>
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8109b10:	b1e3      	cbz	r3, 8109b4c <HAL_CRC_Init+0x80>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8109b12:	6922      	ldr	r2, [r4, #16]
 8109b14:	6823      	ldr	r3, [r4, #0]
 8109b16:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
 8109b18:	6962      	ldr	r2, [r4, #20]
 8109b1a:	f032 0160 	bics.w	r1, r2, #96	; 0x60
 8109b1e:	d11d      	bne.n	8109b5c <HAL_CRC_Init+0x90>
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8109b20:	6899      	ldr	r1, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
 8109b22:	69a0      	ldr	r0, [r4, #24]
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8109b24:	f021 0160 	bic.w	r1, r1, #96	; 0x60
 8109b28:	4311      	orrs	r1, r2
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
 8109b2a:	f030 0280 	bics.w	r2, r0, #128	; 0x80
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8109b2e:	6099      	str	r1, [r3, #8]
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
 8109b30:	d13d      	bne.n	8109bae <HAL_CRC_Init+0xe2>
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8109b32:	689a      	ldr	r2, [r3, #8]

  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));
 8109b34:	6a21      	ldr	r1, [r4, #32]
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8109b36:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));
 8109b3a:	3901      	subs	r1, #1
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8109b3c:	4302      	orrs	r2, r0
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));
 8109b3e:	2902      	cmp	r1, #2
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8109b40:	609a      	str	r2, [r3, #8]
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));
 8109b42:	d82f      	bhi.n	8109ba4 <HAL_CRC_Init+0xd8>

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8109b44:	2301      	movs	r3, #1

  /* Return function status */
  return HAL_OK;
 8109b46:	2000      	movs	r0, #0
  hcrc->State = HAL_CRC_STATE_READY;
 8109b48:	7763      	strb	r3, [r4, #29]
}
 8109b4a:	bd10      	pop	{r4, pc}
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8109b4c:	f04f 32ff 	mov.w	r2, #4294967295
 8109b50:	6823      	ldr	r3, [r4, #0]
 8109b52:	611a      	str	r2, [r3, #16]
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
 8109b54:	6962      	ldr	r2, [r4, #20]
 8109b56:	f032 0160 	bics.w	r1, r2, #96	; 0x60
 8109b5a:	d0e1      	beq.n	8109b20 <HAL_CRC_Init+0x54>
 8109b5c:	219c      	movs	r1, #156	; 0x9c
 8109b5e:	4819      	ldr	r0, [pc, #100]	; (8109bc4 <HAL_CRC_Init+0xf8>)
 8109b60:	f7fb fe86 	bl	8105870 <assert_failed>
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8109b64:	6962      	ldr	r2, [r4, #20]
 8109b66:	6823      	ldr	r3, [r4, #0]
 8109b68:	e7da      	b.n	8109b20 <HAL_CRC_Init+0x54>
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
 8109b6a:	217e      	movs	r1, #126	; 0x7e
 8109b6c:	4815      	ldr	r0, [pc, #84]	; (8109bc4 <HAL_CRC_Init+0xf8>)
 8109b6e:	f7fb fe7f 	bl	8105870 <assert_failed>
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8109b72:	7923      	ldrb	r3, [r4, #4]
 8109b74:	2b00      	cmp	r3, #0
 8109b76:	d0c1      	beq.n	8109afc <HAL_CRC_Init+0x30>
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8109b78:	4620      	mov	r0, r4
 8109b7a:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8109b7e:	f000 f825 	bl	8109bcc <HAL_CRCEx_Polynomial_Set>
 8109b82:	2800      	cmp	r0, #0
 8109b84:	d0c1      	beq.n	8109b0a <HAL_CRC_Init+0x3e>
    return HAL_ERROR;
 8109b86:	2001      	movs	r0, #1
}
 8109b88:	bd10      	pop	{r4, pc}
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
 8109b8a:	2190      	movs	r1, #144	; 0x90
 8109b8c:	480d      	ldr	r0, [pc, #52]	; (8109bc4 <HAL_CRC_Init+0xf8>)
 8109b8e:	f7fb fe6f 	bl	8105870 <assert_failed>
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8109b92:	7963      	ldrb	r3, [r4, #5]
 8109b94:	2b00      	cmp	r3, #0
 8109b96:	d1bc      	bne.n	8109b12 <HAL_CRC_Init+0x46>
 8109b98:	e7d8      	b.n	8109b4c <HAL_CRC_Init+0x80>
    HAL_CRC_MspInit(hcrc);
 8109b9a:	4620      	mov	r0, r4
    hcrc->Lock = HAL_UNLOCKED;
 8109b9c:	7722      	strb	r2, [r4, #28]
    HAL_CRC_MspInit(hcrc);
 8109b9e:	f7fd fbbf 	bl	8107320 <HAL_CRC_MspInit>
 8109ba2:	e7a4      	b.n	8109aee <HAL_CRC_Init+0x22>
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));
 8109ba4:	21a5      	movs	r1, #165	; 0xa5
 8109ba6:	4807      	ldr	r0, [pc, #28]	; (8109bc4 <HAL_CRC_Init+0xf8>)
 8109ba8:	f7fb fe62 	bl	8105870 <assert_failed>
 8109bac:	e7ca      	b.n	8109b44 <HAL_CRC_Init+0x78>
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
 8109bae:	4805      	ldr	r0, [pc, #20]	; (8109bc4 <HAL_CRC_Init+0xf8>)
 8109bb0:	21a0      	movs	r1, #160	; 0xa0
 8109bb2:	f7fb fe5d 	bl	8105870 <assert_failed>
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8109bb6:	6823      	ldr	r3, [r4, #0]
 8109bb8:	69a0      	ldr	r0, [r4, #24]
 8109bba:	e7ba      	b.n	8109b32 <HAL_CRC_Init+0x66>
    return HAL_ERROR;
 8109bbc:	2001      	movs	r0, #1
}
 8109bbe:	4770      	bx	lr
 8109bc0:	40023000 	.word	0x40023000
 8109bc4:	0812dcf0 	.word	0x0812dcf0
 8109bc8:	04c11db7 	.word	0x04c11db7

08109bcc <HAL_CRCEx_Polynomial_Set>:
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));
 8109bcc:	f032 0318 	bics.w	r3, r2, #24
{
 8109bd0:	b570      	push	{r4, r5, r6, lr}
 8109bd2:	4616      	mov	r6, r2
 8109bd4:	4605      	mov	r5, r0
 8109bd6:	460c      	mov	r4, r1
  assert_param(IS_CRC_POL_LENGTH(PolyLength));
 8109bd8:	d003      	beq.n	8109be2 <HAL_CRCEx_Polynomial_Set+0x16>
 8109bda:	215f      	movs	r1, #95	; 0x5f
 8109bdc:	4818      	ldr	r0, [pc, #96]	; (8109c40 <HAL_CRCEx_Polynomial_Set+0x74>)
 8109bde:	f7fb fe47 	bl	8105870 <assert_failed>
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8109be2:	231e      	movs	r3, #30
 8109be4:	e001      	b.n	8109bea <HAL_CRCEx_Polynomial_Set+0x1e>
 8109be6:	3b01      	subs	r3, #1
 8109be8:	d315      	bcc.n	8109c16 <HAL_CRCEx_Polynomial_Set+0x4a>
 8109bea:	fa24 fc03 	lsr.w	ip, r4, r3
 8109bee:	f01c 0f01 	tst.w	ip, #1
 8109bf2:	d0f8      	beq.n	8109be6 <HAL_CRCEx_Polynomial_Set+0x1a>
  {
  }

  switch (PolyLength)
 8109bf4:	2e18      	cmp	r6, #24
 8109bf6:	d80f      	bhi.n	8109c18 <HAL_CRCEx_Polynomial_Set+0x4c>
 8109bf8:	e8df f006 	tbb	[pc, r6]
 8109bfc:	0e0e0e12 	.word	0x0e0e0e12
 8109c00:	0e0e0e0e 	.word	0x0e0e0e0e
 8109c04:	0e0e0e1b 	.word	0x0e0e0e1b
 8109c08:	0e0e0e0e 	.word	0x0e0e0e0e
 8109c0c:	0e0e0e1e 	.word	0x0e0e0e1e
 8109c10:	0e0e0e0e 	.word	0x0e0e0e0e
 8109c14:	10          	.byte	0x10
 8109c15:	00          	.byte	0x00
 8109c16:	b11e      	cbz	r6, 8109c20 <HAL_CRCEx_Polynomial_Set+0x54>
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
      {
        status =   HAL_ERROR;
 8109c18:	2001      	movs	r0, #1
    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
  }
  /* Return function status */
  return status;
}
 8109c1a:	bd70      	pop	{r4, r5, r6, pc}
      if (msb >= HAL_CRC_LENGTH_7B)
 8109c1c:	2b06      	cmp	r3, #6
 8109c1e:	d8fb      	bhi.n	8109c18 <HAL_CRCEx_Polynomial_Set+0x4c>
    WRITE_REG(hcrc->Instance->POL, Pol);
 8109c20:	6829      	ldr	r1, [r5, #0]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8109c22:	2000      	movs	r0, #0
    WRITE_REG(hcrc->Instance->POL, Pol);
 8109c24:	614c      	str	r4, [r1, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8109c26:	688b      	ldr	r3, [r1, #8]
 8109c28:	f023 0318 	bic.w	r3, r3, #24
 8109c2c:	4333      	orrs	r3, r6
 8109c2e:	608b      	str	r3, [r1, #8]
}
 8109c30:	bd70      	pop	{r4, r5, r6, pc}
      if (msb >= HAL_CRC_LENGTH_16B)
 8109c32:	2b0f      	cmp	r3, #15
 8109c34:	d9f4      	bls.n	8109c20 <HAL_CRCEx_Polynomial_Set+0x54>
 8109c36:	e7ef      	b.n	8109c18 <HAL_CRCEx_Polynomial_Set+0x4c>
      if (msb >= HAL_CRC_LENGTH_8B)
 8109c38:	2b07      	cmp	r3, #7
 8109c3a:	d9f1      	bls.n	8109c20 <HAL_CRCEx_Polynomial_Set+0x54>
 8109c3c:	e7ec      	b.n	8109c18 <HAL_CRCEx_Polynomial_Set+0x4c>
 8109c3e:	bf00      	nop
 8109c40:	0812dd28 	.word	0x0812dd28

08109c44 <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
  /* Check DAC handle */
  if (hdac == NULL)
 8109c44:	b1d8      	cbz	r0, 8109c7e <HAL_DAC_Init+0x3a>
  {
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
 8109c46:	4b0f      	ldr	r3, [pc, #60]	; (8109c84 <HAL_DAC_Init+0x40>)
 8109c48:	6802      	ldr	r2, [r0, #0]
 8109c4a:	429a      	cmp	r2, r3
{
 8109c4c:	b510      	push	{r4, lr}
 8109c4e:	4604      	mov	r4, r0
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
 8109c50:	d004      	beq.n	8109c5c <HAL_DAC_Init+0x18>
 8109c52:	f240 1115 	movw	r1, #277	; 0x115
 8109c56:	480c      	ldr	r0, [pc, #48]	; (8109c88 <HAL_DAC_Init+0x44>)
 8109c58:	f7fb fe0a 	bl	8105870 <assert_failed>

  if (hdac->State == HAL_DAC_STATE_RESET)
 8109c5c:	7923      	ldrb	r3, [r4, #4]
 8109c5e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8109c62:	b13b      	cbz	r3, 8109c74 <HAL_DAC_Init+0x30>

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8109c64:	2300      	movs	r3, #0
  hdac->State = HAL_DAC_STATE_BUSY;
 8109c66:	2102      	movs	r1, #2

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8109c68:	2201      	movs	r2, #1
  hdac->State = HAL_DAC_STATE_BUSY;
 8109c6a:	7121      	strb	r1, [r4, #4]

  /* Return function status */
  return HAL_OK;
 8109c6c:	4618      	mov	r0, r3
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8109c6e:	6123      	str	r3, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 8109c70:	7122      	strb	r2, [r4, #4]
}
 8109c72:	bd10      	pop	{r4, pc}
    HAL_DAC_MspInit(hdac);
 8109c74:	4620      	mov	r0, r4
    hdac->Lock = HAL_UNLOCKED;
 8109c76:	7162      	strb	r2, [r4, #5]
    HAL_DAC_MspInit(hdac);
 8109c78:	f7fd fb68 	bl	810734c <HAL_DAC_MspInit>
 8109c7c:	e7f2      	b.n	8109c64 <HAL_DAC_Init+0x20>
    return HAL_ERROR;
 8109c7e:	2001      	movs	r0, #1
}
 8109c80:	4770      	bx	lr
 8109c82:	bf00      	nop
 8109c84:	40007400 	.word	0x40007400
 8109c88:	0812dd64 	.word	0x0812dd64

08109c8c <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8109c8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8109c90:	4698      	mov	r8, r3
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
 8109c92:	f031 0310 	bics.w	r3, r1, #16
{
 8109c96:	460d      	mov	r5, r1
 8109c98:	4604      	mov	r4, r0
 8109c9a:	4617      	mov	r7, r2
 8109c9c:	9e06      	ldr	r6, [sp, #24]
  assert_param(IS_DAC_CHANNEL(Channel));
 8109c9e:	d16b      	bne.n	8109d78 <HAL_DAC_Start_DMA+0xec>
  assert_param(IS_DAC_ALIGN(Alignment));
 8109ca0:	f036 0304 	bics.w	r3, r6, #4
 8109ca4:	d001      	beq.n	8109caa <HAL_DAC_Start_DMA+0x1e>
 8109ca6:	2e08      	cmp	r6, #8
 8109ca8:	d15b      	bne.n	8109d62 <HAL_DAC_Start_DMA+0xd6>

  /* Process locked */
  __HAL_LOCK(hdac);
 8109caa:	7962      	ldrb	r2, [r4, #5]
 8109cac:	2a01      	cmp	r2, #1
 8109cae:	d060      	beq.n	8109d72 <HAL_DAC_Start_DMA+0xe6>
 8109cb0:	2301      	movs	r3, #1

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8109cb2:	f8d4 c000 	ldr.w	ip, [r4]
  __HAL_LOCK(hdac);
 8109cb6:	7163      	strb	r3, [r4, #5]
  hdac->State = HAL_DAC_STATE_BUSY;
 8109cb8:	2302      	movs	r3, #2
 8109cba:	7123      	strb	r3, [r4, #4]
  if (Channel == DAC_CHANNEL_1)
 8109cbc:	bb35      	cbnz	r5, 8109d0c <HAL_DAC_Start_DMA+0x80>
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8109cbe:	68a0      	ldr	r0, [r4, #8]

    /* Case of use of channel 1 */
    switch (Alignment)
 8109cc0:	2e04      	cmp	r6, #4
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8109cc2:	4b39      	ldr	r3, [pc, #228]	; (8109da8 <HAL_DAC_Start_DMA+0x11c>)
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8109cc4:	4a39      	ldr	r2, [pc, #228]	; (8109dac <HAL_DAC_Start_DMA+0x120>)
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8109cc6:	63c3      	str	r3, [r0, #60]	; 0x3c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8109cc8:	f8dc 3000 	ldr.w	r3, [ip]
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8109ccc:	6402      	str	r2, [r0, #64]	; 0x40
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8109cce:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8109cd2:	4a37      	ldr	r2, [pc, #220]	; (8109db0 <HAL_DAC_Start_DMA+0x124>)
 8109cd4:	64c2      	str	r2, [r0, #76]	; 0x4c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8109cd6:	f8cc 3000 	str.w	r3, [ip]
    switch (Alignment)
 8109cda:	d059      	beq.n	8109d90 <HAL_DAC_Start_DMA+0x104>
 8109cdc:	2e08      	cmp	r6, #8
 8109cde:	d054      	beq.n	8109d8a <HAL_DAC_Start_DMA+0xfe>
 8109ce0:	2e00      	cmp	r6, #0
 8109ce2:	d04f      	beq.n	8109d84 <HAL_DAC_Start_DMA+0xf8>
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8109ce4:	462a      	mov	r2, r5

  /* Enable the DMA Stream */
  if (Channel == DAC_CHANNEL_1)
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8109ce6:	f8dc 6000 	ldr.w	r6, [ip]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8109cea:	4643      	mov	r3, r8
 8109cec:	4639      	mov	r1, r7
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8109cee:	f446 5600 	orr.w	r6, r6, #8192	; 0x2000
 8109cf2:	f8cc 6000 	str.w	r6, [ip]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8109cf6:	f000 fbe3 	bl	810a4c0 <HAL_DMA_Start_IT>
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
  }


  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8109cfa:	2300      	movs	r3, #0
 8109cfc:	7163      	strb	r3, [r4, #5]

  if (status == HAL_OK)
 8109cfe:	b330      	cbz	r0, 8109d4e <HAL_DAC_Start_DMA+0xc2>
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8109d00:	6923      	ldr	r3, [r4, #16]
 8109d02:	f043 0304 	orr.w	r3, r3, #4
 8109d06:	6123      	str	r3, [r4, #16]
  }

  /* Return function status */
  return status;
}
 8109d08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8109d0c:	68e0      	ldr	r0, [r4, #12]
    switch (Alignment)
 8109d0e:	2e04      	cmp	r6, #4
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8109d10:	4b28      	ldr	r3, [pc, #160]	; (8109db4 <HAL_DAC_Start_DMA+0x128>)
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8109d12:	4a29      	ldr	r2, [pc, #164]	; (8109db8 <HAL_DAC_Start_DMA+0x12c>)
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8109d14:	63c3      	str	r3, [r0, #60]	; 0x3c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8109d16:	f8dc 3000 	ldr.w	r3, [ip]
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8109d1a:	6402      	str	r2, [r0, #64]	; 0x40
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8109d1c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8109d20:	4a26      	ldr	r2, [pc, #152]	; (8109dbc <HAL_DAC_Start_DMA+0x130>)
 8109d22:	64c2      	str	r2, [r0, #76]	; 0x4c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8109d24:	f8cc 3000 	str.w	r3, [ip]
    switch (Alignment)
 8109d28:	d03b      	beq.n	8109da2 <HAL_DAC_Start_DMA+0x116>
 8109d2a:	2e08      	cmp	r6, #8
 8109d2c:	d036      	beq.n	8109d9c <HAL_DAC_Start_DMA+0x110>
 8109d2e:	b396      	cbz	r6, 8109d96 <HAL_DAC_Start_DMA+0x10a>
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8109d30:	2200      	movs	r2, #0
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8109d32:	f8dc 6000 	ldr.w	r6, [ip]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8109d36:	4643      	mov	r3, r8
 8109d38:	4639      	mov	r1, r7
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8109d3a:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
 8109d3e:	f8cc 6000 	str.w	r6, [ip]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8109d42:	f000 fbbd 	bl	810a4c0 <HAL_DMA_Start_IT>
  __HAL_UNLOCK(hdac);
 8109d46:	2300      	movs	r3, #0
 8109d48:	7163      	strb	r3, [r4, #5]
  if (status == HAL_OK)
 8109d4a:	2800      	cmp	r0, #0
 8109d4c:	d1d8      	bne.n	8109d00 <HAL_DAC_Start_DMA+0x74>
    __HAL_DAC_ENABLE(hdac, Channel);
 8109d4e:	6823      	ldr	r3, [r4, #0]
 8109d50:	f005 0110 	and.w	r1, r5, #16
 8109d54:	2501      	movs	r5, #1
 8109d56:	681a      	ldr	r2, [r3, #0]
 8109d58:	408d      	lsls	r5, r1
 8109d5a:	4315      	orrs	r5, r2
 8109d5c:	601d      	str	r5, [r3, #0]
}
 8109d5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_DAC_ALIGN(Alignment));
 8109d62:	f44f 7104 	mov.w	r1, #528	; 0x210
 8109d66:	4816      	ldr	r0, [pc, #88]	; (8109dc0 <HAL_DAC_Start_DMA+0x134>)
 8109d68:	f7fb fd82 	bl	8105870 <assert_failed>
  __HAL_LOCK(hdac);
 8109d6c:	7962      	ldrb	r2, [r4, #5]
 8109d6e:	2a01      	cmp	r2, #1
 8109d70:	d19e      	bne.n	8109cb0 <HAL_DAC_Start_DMA+0x24>
 8109d72:	2002      	movs	r0, #2
}
 8109d74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_DAC_CHANNEL(Channel));
 8109d78:	f240 210f 	movw	r1, #527	; 0x20f
 8109d7c:	4810      	ldr	r0, [pc, #64]	; (8109dc0 <HAL_DAC_Start_DMA+0x134>)
 8109d7e:	f7fb fd77 	bl	8105870 <assert_failed>
 8109d82:	e78d      	b.n	8109ca0 <HAL_DAC_Start_DMA+0x14>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8109d84:	f10c 0208 	add.w	r2, ip, #8
        break;
 8109d88:	e7ad      	b.n	8109ce6 <HAL_DAC_Start_DMA+0x5a>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8109d8a:	f10c 0210 	add.w	r2, ip, #16
        break;
 8109d8e:	e7aa      	b.n	8109ce6 <HAL_DAC_Start_DMA+0x5a>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8109d90:	f10c 020c 	add.w	r2, ip, #12
        break;
 8109d94:	e7a7      	b.n	8109ce6 <HAL_DAC_Start_DMA+0x5a>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8109d96:	f10c 0214 	add.w	r2, ip, #20
        break;
 8109d9a:	e7ca      	b.n	8109d32 <HAL_DAC_Start_DMA+0xa6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8109d9c:	f10c 021c 	add.w	r2, ip, #28
        break;
 8109da0:	e7c7      	b.n	8109d32 <HAL_DAC_Start_DMA+0xa6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8109da2:	f10c 0218 	add.w	r2, ip, #24
        break;
 8109da6:	e7c4      	b.n	8109d32 <HAL_DAC_Start_DMA+0xa6>
 8109da8:	08109e55 	.word	0x08109e55
 8109dac:	08109e69 	.word	0x08109e69
 8109db0:	08109e79 	.word	0x08109e79
 8109db4:	08109fcd 	.word	0x08109fcd
 8109db8:	08109fdd 	.word	0x08109fdd
 8109dbc:	08109fe9 	.word	0x08109fe9
 8109dc0:	0812dd64 	.word	0x0812dd64

08109dc4 <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8109dc4:	b538      	push	{r3, r4, r5, lr}
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
 8109dc6:	f031 0310 	bics.w	r3, r1, #16
{
 8109dca:	460d      	mov	r5, r1
 8109dcc:	4604      	mov	r4, r0
  assert_param(IS_DAC_CHANNEL(Channel));
 8109dce:	d11e      	bne.n	8109e0e <HAL_DAC_Stop_DMA+0x4a>

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8109dd0:	6803      	ldr	r3, [r0, #0]
 8109dd2:	f001 0e10 	and.w	lr, r1, #16
 8109dd6:	f44f 5c80 	mov.w	ip, #4096	; 0x1000

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8109dda:	2101      	movs	r1, #1
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8109ddc:	6818      	ldr	r0, [r3, #0]
 8109dde:	fa0c fc0e 	lsl.w	ip, ip, lr
  __HAL_DAC_DISABLE(hdac, Channel);
 8109de2:	fa01 f10e 	lsl.w	r1, r1, lr
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8109de6:	ea20 000c 	bic.w	r0, r0, ip
 8109dea:	6018      	str	r0, [r3, #0]
  __HAL_DAC_DISABLE(hdac, Channel);
 8109dec:	681a      	ldr	r2, [r3, #0]
 8109dee:	ea22 0201 	bic.w	r2, r2, r1
 8109df2:	601a      	str	r2, [r3, #0]

  /* Disable the DMA Stream */

  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8109df4:	bb05      	cbnz	r5, 8109e38 <HAL_DAC_Stop_DMA+0x74>
  {
    /* Disable the DMA Stream */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 8109df6:	68a0      	ldr	r0, [r4, #8]
 8109df8:	f000 fbbe 	bl	810a578 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8109dfc:	6822      	ldr	r2, [r4, #0]
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;

  /* Return function status */
  return HAL_OK;
}
 8109dfe:	2000      	movs	r0, #0
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8109e00:	6813      	ldr	r3, [r2, #0]
 8109e02:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8109e06:	6013      	str	r3, [r2, #0]
  hdac->State = HAL_DAC_STATE_READY;
 8109e08:	2301      	movs	r3, #1
 8109e0a:	7123      	strb	r3, [r4, #4]
}
 8109e0c:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_DAC_CHANNEL(Channel));
 8109e0e:	f240 218f 	movw	r1, #655	; 0x28f
 8109e12:	480f      	ldr	r0, [pc, #60]	; (8109e50 <HAL_DAC_Stop_DMA+0x8c>)
 8109e14:	f7fb fd2c 	bl	8105870 <assert_failed>
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8109e18:	f005 0510 	and.w	r5, r5, #16
 8109e1c:	6823      	ldr	r3, [r4, #0]
 8109e1e:	f44f 5080 	mov.w	r0, #4096	; 0x1000
  __HAL_DAC_DISABLE(hdac, Channel);
 8109e22:	2101      	movs	r1, #1
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8109e24:	681a      	ldr	r2, [r3, #0]
 8109e26:	40a8      	lsls	r0, r5
  __HAL_DAC_DISABLE(hdac, Channel);
 8109e28:	40a9      	lsls	r1, r5
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8109e2a:	ea22 0200 	bic.w	r2, r2, r0
 8109e2e:	601a      	str	r2, [r3, #0]
  __HAL_DAC_DISABLE(hdac, Channel);
 8109e30:	681d      	ldr	r5, [r3, #0]
 8109e32:	ea25 0501 	bic.w	r5, r5, r1
 8109e36:	601d      	str	r5, [r3, #0]
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 8109e38:	68e0      	ldr	r0, [r4, #12]
 8109e3a:	f000 fb9d 	bl	810a578 <HAL_DMA_Abort>
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8109e3e:	6822      	ldr	r2, [r4, #0]
}
 8109e40:	2000      	movs	r0, #0
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8109e42:	6813      	ldr	r3, [r2, #0]
 8109e44:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8109e48:	6013      	str	r3, [r2, #0]
  hdac->State = HAL_DAC_STATE_READY;
 8109e4a:	2301      	movs	r3, #1
 8109e4c:	7123      	strb	r3, [r4, #4]
}
 8109e4e:	bd38      	pop	{r3, r4, r5, pc}
 8109e50:	0812dd64 	.word	0x0812dd64

08109e54 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8109e54:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8109e56:	6b84      	ldr	r4, [r0, #56]	; 0x38

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8109e58:	4620      	mov	r0, r4
 8109e5a:	f7fa fbff 	bl	810465c <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8109e5e:	2301      	movs	r3, #1
 8109e60:	7123      	strb	r3, [r4, #4]
}
 8109e62:	bd10      	pop	{r4, pc}

08109e64 <HAL_DAC_ConvHalfCpltCallbackCh1>:
 8109e64:	4770      	bx	lr
 8109e66:	bf00      	nop

08109e68 <DAC_DMAHalfConvCpltCh1>:
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8109e68:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8109e6a:	b508      	push	{r3, lr}
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8109e6c:	f7ff fffa 	bl	8109e64 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8109e70:	bd08      	pop	{r3, pc}
 8109e72:	bf00      	nop

08109e74 <HAL_DAC_ErrorCallbackCh1>:
 8109e74:	4770      	bx	lr
 8109e76:	bf00      	nop

08109e78 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8109e78:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8109e7a:	6b84      	ldr	r4, [r0, #56]	; 0x38

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8109e7c:	6923      	ldr	r3, [r4, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8109e7e:	4620      	mov	r0, r4
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8109e80:	f043 0304 	orr.w	r3, r3, #4
 8109e84:	6123      	str	r3, [r4, #16]
  HAL_DAC_ErrorCallbackCh1(hdac);
 8109e86:	f7ff fff5 	bl	8109e74 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8109e8a:	2301      	movs	r3, #1
 8109e8c:	7123      	strb	r3, [r4, #4]
}
 8109e8e:	bd10      	pop	{r4, pc}

08109e90 <HAL_DAC_DMAUnderrunCallbackCh1>:
 8109e90:	4770      	bx	lr
 8109e92:	bf00      	nop

08109e94 <HAL_DAC_IRQHandler>:
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8109e94:	6803      	ldr	r3, [r0, #0]
 8109e96:	681a      	ldr	r2, [r3, #0]
 8109e98:	0491      	lsls	r1, r2, #18
{
 8109e9a:	b510      	push	{r4, lr}
 8109e9c:	4604      	mov	r4, r0
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8109e9e:	d502      	bpl.n	8109ea6 <HAL_DAC_IRQHandler+0x12>
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8109ea0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8109ea2:	0492      	lsls	r2, r2, #18
 8109ea4:	d418      	bmi.n	8109ed8 <HAL_DAC_IRQHandler+0x44>
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 8109ea6:	681a      	ldr	r2, [r3, #0]
 8109ea8:	0091      	lsls	r1, r2, #2
 8109eaa:	d502      	bpl.n	8109eb2 <HAL_DAC_IRQHandler+0x1e>
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8109eac:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8109eae:	0092      	lsls	r2, r2, #2
 8109eb0:	d400      	bmi.n	8109eb4 <HAL_DAC_IRQHandler+0x20>
}
 8109eb2:	bd10      	pop	{r4, pc}
      hdac->State = HAL_DAC_STATE_ERROR;
 8109eb4:	2204      	movs	r2, #4
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8109eb6:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8109eba:	4620      	mov	r0, r4
      hdac->State = HAL_DAC_STATE_ERROR;
 8109ebc:	7122      	strb	r2, [r4, #4]
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8109ebe:	6922      	ldr	r2, [r4, #16]
 8109ec0:	f042 0202 	orr.w	r2, r2, #2
 8109ec4:	6122      	str	r2, [r4, #16]
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8109ec6:	6359      	str	r1, [r3, #52]	; 0x34
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8109ec8:	681a      	ldr	r2, [r3, #0]
 8109eca:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
}
 8109ece:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8109ed2:	601a      	str	r2, [r3, #0]
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8109ed4:	f000 b878 	b.w	8109fc8 <HAL_DACEx_DMAUnderrunCallbackCh2>
      hdac->State = HAL_DAC_STATE_ERROR;
 8109ed8:	2204      	movs	r2, #4
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8109eda:	f44f 5100 	mov.w	r1, #8192	; 0x2000
      hdac->State = HAL_DAC_STATE_ERROR;
 8109ede:	7102      	strb	r2, [r0, #4]
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8109ee0:	6902      	ldr	r2, [r0, #16]
 8109ee2:	f042 0201 	orr.w	r2, r2, #1
 8109ee6:	6102      	str	r2, [r0, #16]
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8109ee8:	6359      	str	r1, [r3, #52]	; 0x34
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8109eea:	681a      	ldr	r2, [r3, #0]
 8109eec:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8109ef0:	601a      	str	r2, [r3, #0]
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8109ef2:	f7ff ffcd 	bl	8109e90 <HAL_DAC_DMAUnderrunCallbackCh1>
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 8109ef6:	6823      	ldr	r3, [r4, #0]
 8109ef8:	e7d5      	b.n	8109ea6 <HAL_DAC_IRQHandler+0x12>
 8109efa:	bf00      	nop

08109efc <HAL_DAC_ConfigChannel>:
{
 8109efc:	b570      	push	{r4, r5, r6, lr}
 8109efe:	4604      	mov	r4, r0
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
 8109f00:	6808      	ldr	r0, [r1, #0]
{
 8109f02:	4616      	mov	r6, r2
 8109f04:	460d      	mov	r5, r1
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
 8109f06:	f020 0308 	bic.w	r3, r0, #8
 8109f0a:	f020 0204 	bic.w	r2, r0, #4
 8109f0e:	2b24      	cmp	r3, #36	; 0x24
 8109f10:	bf18      	it	ne
 8109f12:	2a00      	cmpne	r2, #0
 8109f14:	f020 0210 	bic.w	r2, r0, #16
 8109f18:	bf14      	ite	ne
 8109f1a:	2301      	movne	r3, #1
 8109f1c:	2300      	moveq	r3, #0
 8109f1e:	283c      	cmp	r0, #60	; 0x3c
 8109f20:	bf0c      	ite	eq
 8109f22:	2300      	moveq	r3, #0
 8109f24:	f003 0301 	andne.w	r3, r3, #1
 8109f28:	2a0c      	cmp	r2, #12
 8109f2a:	bf0c      	ite	eq
 8109f2c:	2300      	moveq	r3, #0
 8109f2e:	f003 0301 	andne.w	r3, r3, #1
 8109f32:	b11b      	cbz	r3, 8109f3c <HAL_DAC_ConfigChannel+0x40>
 8109f34:	f020 0020 	bic.w	r0, r0, #32
 8109f38:	2814      	cmp	r0, #20
 8109f3a:	d137      	bne.n	8109fac <HAL_DAC_ConfigChannel+0xb0>
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
 8109f3c:	686b      	ldr	r3, [r5, #4]
 8109f3e:	f033 0302 	bics.w	r3, r3, #2
 8109f42:	d12d      	bne.n	8109fa0 <HAL_DAC_ConfigChannel+0xa4>
  assert_param(IS_DAC_CHANNEL(Channel));
 8109f44:	f036 0310 	bics.w	r3, r6, #16
 8109f48:	d120      	bne.n	8109f8c <HAL_DAC_ConfigChannel+0x90>
  __HAL_LOCK(hdac);
 8109f4a:	7963      	ldrb	r3, [r4, #5]
 8109f4c:	2b01      	cmp	r3, #1
 8109f4e:	d025      	beq.n	8109f9c <HAL_DAC_ConfigChannel+0xa0>
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8109f50:	f006 0010 	and.w	r0, r6, #16
  hdac->State = HAL_DAC_STATE_BUSY;
 8109f54:	2302      	movs	r3, #2
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8109f56:	f640 72fe 	movw	r2, #4094	; 0xffe
  tmpreg1 = hdac->Instance->CR;
 8109f5a:	6821      	ldr	r1, [r4, #0]
  hdac->State = HAL_DAC_STATE_BUSY;
 8109f5c:	7123      	strb	r3, [r4, #4]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8109f5e:	fa02 f600 	lsl.w	r6, r2, r0
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8109f62:	e9d5 3200 	ldrd	r3, r2, [r5]
  __HAL_UNLOCK(hdac);
 8109f66:	2500      	movs	r5, #0
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8109f68:	4313      	orrs	r3, r2
  tmpreg1 = hdac->Instance->CR;
 8109f6a:	680a      	ldr	r2, [r1, #0]
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8109f6c:	4083      	lsls	r3, r0
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8109f6e:	ea22 0206 	bic.w	r2, r2, r6
  hdac->State = HAL_DAC_STATE_READY;
 8109f72:	2601      	movs	r6, #1
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8109f74:	4313      	orrs	r3, r2
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8109f76:	22c0      	movs	r2, #192	; 0xc0
  hdac->Instance->CR = tmpreg1;
 8109f78:	600b      	str	r3, [r1, #0]
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8109f7a:	4082      	lsls	r2, r0
 8109f7c:	680b      	ldr	r3, [r1, #0]
  return HAL_OK;
 8109f7e:	4628      	mov	r0, r5
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8109f80:	ea23 0302 	bic.w	r3, r3, r2
 8109f84:	600b      	str	r3, [r1, #0]
  hdac->State = HAL_DAC_STATE_READY;
 8109f86:	7126      	strb	r6, [r4, #4]
  __HAL_UNLOCK(hdac);
 8109f88:	7165      	strb	r5, [r4, #5]
}
 8109f8a:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_DAC_CHANNEL(Channel));
 8109f8c:	f240 31a6 	movw	r1, #934	; 0x3a6
 8109f90:	4809      	ldr	r0, [pc, #36]	; (8109fb8 <HAL_DAC_ConfigChannel+0xbc>)
 8109f92:	f7fb fc6d 	bl	8105870 <assert_failed>
  __HAL_LOCK(hdac);
 8109f96:	7963      	ldrb	r3, [r4, #5]
 8109f98:	2b01      	cmp	r3, #1
 8109f9a:	d1d9      	bne.n	8109f50 <HAL_DAC_ConfigChannel+0x54>
 8109f9c:	2002      	movs	r0, #2
}
 8109f9e:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
 8109fa0:	f240 31a5 	movw	r1, #933	; 0x3a5
 8109fa4:	4804      	ldr	r0, [pc, #16]	; (8109fb8 <HAL_DAC_ConfigChannel+0xbc>)
 8109fa6:	f7fb fc63 	bl	8105870 <assert_failed>
 8109faa:	e7cb      	b.n	8109f44 <HAL_DAC_ConfigChannel+0x48>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
 8109fac:	f44f 7169 	mov.w	r1, #932	; 0x3a4
 8109fb0:	4801      	ldr	r0, [pc, #4]	; (8109fb8 <HAL_DAC_ConfigChannel+0xbc>)
 8109fb2:	f7fb fc5d 	bl	8105870 <assert_failed>
 8109fb6:	e7c1      	b.n	8109f3c <HAL_DAC_ConfigChannel+0x40>
 8109fb8:	0812dd64 	.word	0x0812dd64

08109fbc <HAL_DACEx_ConvCpltCallbackCh2>:
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8109fbc:	4770      	bx	lr
 8109fbe:	bf00      	nop

08109fc0 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
 8109fc0:	4770      	bx	lr
 8109fc2:	bf00      	nop

08109fc4 <HAL_DACEx_ErrorCallbackCh2>:
 8109fc4:	4770      	bx	lr
 8109fc6:	bf00      	nop

08109fc8 <HAL_DACEx_DMAUnderrunCallbackCh2>:
 8109fc8:	4770      	bx	lr
 8109fca:	bf00      	nop

08109fcc <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8109fcc:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8109fce:	6b84      	ldr	r4, [r0, #56]	; 0x38

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8109fd0:	4620      	mov	r0, r4
 8109fd2:	f7ff fff3 	bl	8109fbc <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8109fd6:	2301      	movs	r3, #1
 8109fd8:	7123      	strb	r3, [r4, #4]
}
 8109fda:	bd10      	pop	{r4, pc}

08109fdc <DAC_DMAHalfConvCpltCh2>:
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8109fdc:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8109fde:	b508      	push	{r3, lr}
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8109fe0:	f7ff ffee 	bl	8109fc0 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8109fe4:	bd08      	pop	{r3, pc}
 8109fe6:	bf00      	nop

08109fe8 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8109fe8:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8109fea:	6b84      	ldr	r4, [r0, #56]	; 0x38

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8109fec:	6923      	ldr	r3, [r4, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8109fee:	4620      	mov	r0, r4
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8109ff0:	f043 0304 	orr.w	r3, r3, #4
 8109ff4:	6123      	str	r3, [r4, #16]
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8109ff6:	f7ff ffe5 	bl	8109fc4 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8109ffa:	2301      	movs	r3, #1
 8109ffc:	7123      	strb	r3, [r4, #4]
}
 8109ffe:	bd10      	pop	{r4, pc}

0810a000 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 810a000:	b538      	push	{r3, r4, r5, lr}
 810a002:	4604      	mov	r4, r0
  uint32_t tmp = 0U;
  uint32_t tickstart = HAL_GetTick();
 810a004:	f7ff f892 	bl	810912c <HAL_GetTick>
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 810a008:	2c00      	cmp	r4, #0
 810a00a:	f000 8156 	beq.w	810a2ba <HAL_DMA_Init+0x2ba>
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 810a00e:	6822      	ldr	r2, [r4, #0]
 810a010:	4605      	mov	r5, r0
 810a012:	4bad      	ldr	r3, [pc, #692]	; (810a2c8 <HAL_DMA_Init+0x2c8>)
 810a014:	49ad      	ldr	r1, [pc, #692]	; (810a2cc <HAL_DMA_Init+0x2cc>)
 810a016:	429a      	cmp	r2, r3
 810a018:	bf18      	it	ne
 810a01a:	428a      	cmpne	r2, r1
 810a01c:	f101 0118 	add.w	r1, r1, #24
 810a020:	bf14      	ite	ne
 810a022:	2301      	movne	r3, #1
 810a024:	2300      	moveq	r3, #0
 810a026:	428a      	cmp	r2, r1
 810a028:	bf0c      	ite	eq
 810a02a:	2300      	moveq	r3, #0
 810a02c:	f003 0301 	andne.w	r3, r3, #1
 810a030:	3118      	adds	r1, #24
 810a032:	428a      	cmp	r2, r1
 810a034:	bf0c      	ite	eq
 810a036:	2300      	moveq	r3, #0
 810a038:	f003 0301 	andne.w	r3, r3, #1
 810a03c:	3118      	adds	r1, #24
 810a03e:	428a      	cmp	r2, r1
 810a040:	bf0c      	ite	eq
 810a042:	2300      	moveq	r3, #0
 810a044:	f003 0301 	andne.w	r3, r3, #1
 810a048:	3118      	adds	r1, #24
 810a04a:	428a      	cmp	r2, r1
 810a04c:	bf0c      	ite	eq
 810a04e:	2300      	moveq	r3, #0
 810a050:	f003 0301 	andne.w	r3, r3, #1
 810a054:	3118      	adds	r1, #24
 810a056:	428a      	cmp	r2, r1
 810a058:	bf0c      	ite	eq
 810a05a:	2300      	moveq	r3, #0
 810a05c:	f003 0301 	andne.w	r3, r3, #1
 810a060:	3118      	adds	r1, #24
 810a062:	428a      	cmp	r2, r1
 810a064:	bf0c      	ite	eq
 810a066:	2300      	moveq	r3, #0
 810a068:	f003 0301 	andne.w	r3, r3, #1
 810a06c:	f501 7156 	add.w	r1, r1, #856	; 0x358
 810a070:	428a      	cmp	r2, r1
 810a072:	bf0c      	ite	eq
 810a074:	2300      	moveq	r3, #0
 810a076:	f003 0301 	andne.w	r3, r3, #1
 810a07a:	3118      	adds	r1, #24
 810a07c:	428a      	cmp	r2, r1
 810a07e:	bf0c      	ite	eq
 810a080:	2300      	moveq	r3, #0
 810a082:	f003 0301 	andne.w	r3, r3, #1
 810a086:	3118      	adds	r1, #24
 810a088:	428a      	cmp	r2, r1
 810a08a:	bf0c      	ite	eq
 810a08c:	2300      	moveq	r3, #0
 810a08e:	f003 0301 	andne.w	r3, r3, #1
 810a092:	3118      	adds	r1, #24
 810a094:	428a      	cmp	r2, r1
 810a096:	bf0c      	ite	eq
 810a098:	2300      	moveq	r3, #0
 810a09a:	f003 0301 	andne.w	r3, r3, #1
 810a09e:	3118      	adds	r1, #24
 810a0a0:	428a      	cmp	r2, r1
 810a0a2:	bf0c      	ite	eq
 810a0a4:	2300      	moveq	r3, #0
 810a0a6:	f003 0301 	andne.w	r3, r3, #1
 810a0aa:	3118      	adds	r1, #24
 810a0ac:	428a      	cmp	r2, r1
 810a0ae:	bf0c      	ite	eq
 810a0b0:	2300      	moveq	r3, #0
 810a0b2:	f003 0301 	andne.w	r3, r3, #1
 810a0b6:	3118      	adds	r1, #24
 810a0b8:	428a      	cmp	r2, r1
 810a0ba:	bf0c      	ite	eq
 810a0bc:	2300      	moveq	r3, #0
 810a0be:	f003 0301 	andne.w	r3, r3, #1
 810a0c2:	b11b      	cbz	r3, 810a0cc <HAL_DMA_Init+0xcc>
 810a0c4:	4b82      	ldr	r3, [pc, #520]	; (810a2d0 <HAL_DMA_Init+0x2d0>)
 810a0c6:	429a      	cmp	r2, r3
 810a0c8:	f040 8139 	bne.w	810a33e <HAL_DMA_Init+0x33e>
  assert_param(IS_DMA_CHANNEL(hdma->Init.Channel));
 810a0cc:	6863      	ldr	r3, [r4, #4]
 810a0ce:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 810a0d2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 810a0d6:	bf18      	it	ne
 810a0d8:	2b00      	cmpne	r3, #0
 810a0da:	bf14      	ite	ne
 810a0dc:	2201      	movne	r2, #1
 810a0de:	2200      	moveq	r2, #0
 810a0e0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 810a0e4:	bf0c      	ite	eq
 810a0e6:	2200      	moveq	r2, #0
 810a0e8:	f002 0201 	andne.w	r2, r2, #1
 810a0ec:	b11a      	cbz	r2, 810a0f6 <HAL_DMA_Init+0xf6>
 810a0ee:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 810a0f2:	f040 8129 	bne.w	810a348 <HAL_DMA_Init+0x348>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 810a0f6:	68a3      	ldr	r3, [r4, #8]
 810a0f8:	f033 0240 	bics.w	r2, r3, #64	; 0x40
 810a0fc:	d002      	beq.n	810a104 <HAL_DMA_Init+0x104>
 810a0fe:	2b80      	cmp	r3, #128	; 0x80
 810a100:	f040 80a8 	bne.w	810a254 <HAL_DMA_Init+0x254>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 810a104:	68e3      	ldr	r3, [r4, #12]
 810a106:	f433 7300 	bics.w	r3, r3, #512	; 0x200
 810a10a:	f040 80ac 	bne.w	810a266 <HAL_DMA_Init+0x266>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 810a10e:	6923      	ldr	r3, [r4, #16]
 810a110:	f433 6380 	bics.w	r3, r3, #1024	; 0x400
 810a114:	f040 80b0 	bne.w	810a278 <HAL_DMA_Init+0x278>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 810a118:	6963      	ldr	r3, [r4, #20]
 810a11a:	f433 6200 	bics.w	r2, r3, #2048	; 0x800
 810a11e:	d003      	beq.n	810a128 <HAL_DMA_Init+0x128>
 810a120:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 810a124:	f040 8091 	bne.w	810a24a <HAL_DMA_Init+0x24a>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 810a128:	69a3      	ldr	r3, [r4, #24]
 810a12a:	f433 5200 	bics.w	r2, r3, #8192	; 0x2000
 810a12e:	d003      	beq.n	810a138 <HAL_DMA_Init+0x138>
 810a130:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 810a134:	f040 8084 	bne.w	810a240 <HAL_DMA_Init+0x240>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 810a138:	69e3      	ldr	r3, [r4, #28]
 810a13a:	f033 0220 	bics.w	r2, r3, #32
 810a13e:	d002      	beq.n	810a146 <HAL_DMA_Init+0x146>
 810a140:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810a144:	d16f      	bne.n	810a226 <HAL_DMA_Init+0x226>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 810a146:	6a23      	ldr	r3, [r4, #32]
 810a148:	f433 3340 	bics.w	r3, r3, #196608	; 0x30000
 810a14c:	d173      	bne.n	810a236 <HAL_DMA_Init+0x236>
  assert_param(IS_DMA_FIFO_MODE_STATE(hdma->Init.FIFOMode));
 810a14e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 810a150:	f033 0204 	bics.w	r2, r3, #4
 810a154:	d15f      	bne.n	810a216 <HAL_DMA_Init+0x216>
  /* Check the memory burst, peripheral burst and FIFO threshold parameters only
     when FIFO mode is enabled */
  if(hdma->Init.FIFOMode != DMA_FIFOMODE_DISABLE)
 810a156:	2b00      	cmp	r3, #0
 810a158:	d14d      	bne.n	810a1f6 <HAL_DMA_Init+0x1f6>
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 810a15a:	6823      	ldr	r3, [r4, #0]
  __HAL_UNLOCK(hdma);
 810a15c:	2200      	movs	r2, #0
  hdma->State = HAL_DMA_STATE_BUSY;
 810a15e:	2102      	movs	r1, #2
  __HAL_UNLOCK(hdma);
 810a160:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
  hdma->State = HAL_DMA_STATE_BUSY;
 810a164:	f884 1035 	strb.w	r1, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 810a168:	681a      	ldr	r2, [r3, #0]
 810a16a:	f022 0201 	bic.w	r2, r2, #1
 810a16e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 810a170:	e006      	b.n	810a180 <HAL_DMA_Init+0x180>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 810a172:	f7fe ffdb 	bl	810912c <HAL_GetTick>
 810a176:	1b40      	subs	r0, r0, r5
 810a178:	2805      	cmp	r0, #5
 810a17a:	f200 8082 	bhi.w	810a282 <HAL_DMA_Init+0x282>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 810a17e:	6823      	ldr	r3, [r4, #0]
 810a180:	681a      	ldr	r2, [r3, #0]
 810a182:	07d1      	lsls	r1, r2, #31
 810a184:	d4f5      	bmi.n	810a172 <HAL_DMA_Init+0x172>
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 810a186:	e9d4 2501 	ldrd	r2, r5, [r4, #4]
 810a18a:	68e1      	ldr	r1, [r4, #12]
 810a18c:	432a      	orrs	r2, r5
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 810a18e:	69a0      	ldr	r0, [r4, #24]
  tmp = hdma->Instance->CR;
 810a190:	681d      	ldr	r5, [r3, #0]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 810a192:	430a      	orrs	r2, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 810a194:	6921      	ldr	r1, [r4, #16]
 810a196:	430a      	orrs	r2, r1
 810a198:	6961      	ldr	r1, [r4, #20]
 810a19a:	430a      	orrs	r2, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 810a19c:	69e1      	ldr	r1, [r4, #28]
 810a19e:	4302      	orrs	r2, r0
 810a1a0:	430a      	orrs	r2, r1
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 810a1a2:	494c      	ldr	r1, [pc, #304]	; (810a2d4 <HAL_DMA_Init+0x2d4>)
 810a1a4:	4029      	ands	r1, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 810a1a6:	6a25      	ldr	r5, [r4, #32]
 810a1a8:	432a      	orrs	r2, r5
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 810a1aa:	430a      	orrs	r2, r1

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 810a1ac:	6a61      	ldr	r1, [r4, #36]	; 0x24
 810a1ae:	2904      	cmp	r1, #4
 810a1b0:	d06e      	beq.n	810a290 <HAL_DMA_Init+0x290>
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 810a1b2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 810a1b4:	695a      	ldr	r2, [r3, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 810a1b6:	f022 0207 	bic.w	r2, r2, #7

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 810a1ba:	4311      	orrs	r1, r2
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 810a1bc:	b2da      	uxtb	r2, r3
  hdma->Instance->FCR = tmp;
 810a1be:	6159      	str	r1, [r3, #20]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 810a1c0:	4945      	ldr	r1, [pc, #276]	; (810a2d8 <HAL_DMA_Init+0x2d8>)
 810a1c2:	3a10      	subs	r2, #16
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 810a1c4:	4845      	ldr	r0, [pc, #276]	; (810a2dc <HAL_DMA_Init+0x2dc>)
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 810a1c6:	fba1 5102 	umull	r5, r1, r1, r2
  
  if (stream_number > 3U)
 810a1ca:	2a5f      	cmp	r2, #95	; 0x5f
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 810a1cc:	4a44      	ldr	r2, [pc, #272]	; (810a2e0 <HAL_DMA_Init+0x2e0>)
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 810a1ce:	ea4f 1111 	mov.w	r1, r1, lsr #4
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 810a1d2:	ea02 0203 	and.w	r2, r2, r3
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 810a1d6:	f04f 033f 	mov.w	r3, #63	; 0x3f
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 810a1da:	5c41      	ldrb	r1, [r0, r1]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 810a1dc:	f04f 0000 	mov.w	r0, #0
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 810a1e0:	bf88      	it	hi
 810a1e2:	3204      	addhi	r2, #4
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 810a1e4:	408b      	lsls	r3, r1
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 810a1e6:	65e1      	str	r1, [r4, #92]	; 0x5c
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 810a1e8:	65a2      	str	r2, [r4, #88]	; 0x58
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 810a1ea:	6093      	str	r3, [r2, #8]
  hdma->State = HAL_DMA_STATE_READY;
 810a1ec:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 810a1ee:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 810a1f0:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 810a1f4:	bd38      	pop	{r3, r4, r5, pc}
    assert_param(IS_DMA_FIFO_THRESHOLD(hdma->Init.FIFOThreshold));
 810a1f6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 810a1f8:	2b03      	cmp	r3, #3
 810a1fa:	d860      	bhi.n	810a2be <HAL_DMA_Init+0x2be>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
 810a1fc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 810a1fe:	f033 73c0 	bics.w	r3, r3, #25165824	; 0x1800000
 810a202:	d171      	bne.n	810a2e8 <HAL_DMA_Init+0x2e8>
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
 810a204:	6b23      	ldr	r3, [r4, #48]	; 0x30
 810a206:	f433 03c0 	bics.w	r3, r3, #6291456	; 0x600000
 810a20a:	d0a6      	beq.n	810a15a <HAL_DMA_Init+0x15a>
 810a20c:	21c8      	movs	r1, #200	; 0xc8
 810a20e:	4835      	ldr	r0, [pc, #212]	; (810a2e4 <HAL_DMA_Init+0x2e4>)
 810a210:	f7fb fb2e 	bl	8105870 <assert_failed>
 810a214:	e7a1      	b.n	810a15a <HAL_DMA_Init+0x15a>
  assert_param(IS_DMA_FIFO_MODE_STATE(hdma->Init.FIFOMode));
 810a216:	21c1      	movs	r1, #193	; 0xc1
 810a218:	4832      	ldr	r0, [pc, #200]	; (810a2e4 <HAL_DMA_Init+0x2e4>)
 810a21a:	f7fb fb29 	bl	8105870 <assert_failed>
  if(hdma->Init.FIFOMode != DMA_FIFOMODE_DISABLE)
 810a21e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 810a220:	2b00      	cmp	r3, #0
 810a222:	d09a      	beq.n	810a15a <HAL_DMA_Init+0x15a>
 810a224:	e7e7      	b.n	810a1f6 <HAL_DMA_Init+0x1f6>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 810a226:	21bf      	movs	r1, #191	; 0xbf
 810a228:	482e      	ldr	r0, [pc, #184]	; (810a2e4 <HAL_DMA_Init+0x2e4>)
 810a22a:	f7fb fb21 	bl	8105870 <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 810a22e:	6a23      	ldr	r3, [r4, #32]
 810a230:	f433 3340 	bics.w	r3, r3, #196608	; 0x30000
 810a234:	d08b      	beq.n	810a14e <HAL_DMA_Init+0x14e>
 810a236:	21c0      	movs	r1, #192	; 0xc0
 810a238:	482a      	ldr	r0, [pc, #168]	; (810a2e4 <HAL_DMA_Init+0x2e4>)
 810a23a:	f7fb fb19 	bl	8105870 <assert_failed>
 810a23e:	e786      	b.n	810a14e <HAL_DMA_Init+0x14e>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 810a240:	21be      	movs	r1, #190	; 0xbe
 810a242:	4828      	ldr	r0, [pc, #160]	; (810a2e4 <HAL_DMA_Init+0x2e4>)
 810a244:	f7fb fb14 	bl	8105870 <assert_failed>
 810a248:	e776      	b.n	810a138 <HAL_DMA_Init+0x138>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 810a24a:	21bd      	movs	r1, #189	; 0xbd
 810a24c:	4825      	ldr	r0, [pc, #148]	; (810a2e4 <HAL_DMA_Init+0x2e4>)
 810a24e:	f7fb fb0f 	bl	8105870 <assert_failed>
 810a252:	e769      	b.n	810a128 <HAL_DMA_Init+0x128>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 810a254:	21ba      	movs	r1, #186	; 0xba
 810a256:	4823      	ldr	r0, [pc, #140]	; (810a2e4 <HAL_DMA_Init+0x2e4>)
 810a258:	f7fb fb0a 	bl	8105870 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 810a25c:	68e3      	ldr	r3, [r4, #12]
 810a25e:	f433 7300 	bics.w	r3, r3, #512	; 0x200
 810a262:	f43f af54 	beq.w	810a10e <HAL_DMA_Init+0x10e>
 810a266:	21bb      	movs	r1, #187	; 0xbb
 810a268:	481e      	ldr	r0, [pc, #120]	; (810a2e4 <HAL_DMA_Init+0x2e4>)
 810a26a:	f7fb fb01 	bl	8105870 <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 810a26e:	6923      	ldr	r3, [r4, #16]
 810a270:	f433 6380 	bics.w	r3, r3, #1024	; 0x400
 810a274:	f43f af50 	beq.w	810a118 <HAL_DMA_Init+0x118>
 810a278:	21bc      	movs	r1, #188	; 0xbc
 810a27a:	481a      	ldr	r0, [pc, #104]	; (810a2e4 <HAL_DMA_Init+0x2e4>)
 810a27c:	f7fb faf8 	bl	8105870 <assert_failed>
 810a280:	e74a      	b.n	810a118 <HAL_DMA_Init+0x118>
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 810a282:	2303      	movs	r3, #3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 810a284:	2220      	movs	r2, #32
      return HAL_TIMEOUT;
 810a286:	4618      	mov	r0, r3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 810a288:	6562      	str	r2, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 810a28a:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 810a28e:	bd38      	pop	{r3, r4, r5, pc}
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 810a290:	e9d4 510b 	ldrd	r5, r1, [r4, #44]	; 0x2c
 810a294:	4329      	orrs	r1, r5
 810a296:	430a      	orrs	r2, r1
  hdma->Instance->CR = tmp;  
 810a298:	601a      	str	r2, [r3, #0]
  tmp = hdma->Instance->FCR;
 810a29a:	6959      	ldr	r1, [r3, #20]
    tmp |= hdma->Init.FIFOThreshold;
 810a29c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 810a29e:	f021 0107 	bic.w	r1, r1, #7
 810a2a2:	4311      	orrs	r1, r2
    tmp |= hdma->Init.FIFOThreshold;
 810a2a4:	f041 0104 	orr.w	r1, r1, #4
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 810a2a8:	2d00      	cmp	r5, #0
 810a2aa:	d087      	beq.n	810a1bc <HAL_DMA_Init+0x1bc>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 810a2ac:	bb08      	cbnz	r0, 810a2f2 <HAL_DMA_Init+0x2f2>
  {
    switch (tmp)
 810a2ae:	2a01      	cmp	r2, #1
 810a2b0:	d040      	beq.n	810a334 <HAL_DMA_Init+0x334>
 810a2b2:	f032 0202 	bics.w	r2, r2, #2
 810a2b6:	d181      	bne.n	810a1bc <HAL_DMA_Init+0x1bc>
 810a2b8:	e023      	b.n	810a302 <HAL_DMA_Init+0x302>
    return HAL_ERROR;
 810a2ba:	2001      	movs	r0, #1
}
 810a2bc:	bd38      	pop	{r3, r4, r5, pc}
    assert_param(IS_DMA_FIFO_THRESHOLD(hdma->Init.FIFOThreshold));
 810a2be:	21c6      	movs	r1, #198	; 0xc6
 810a2c0:	4808      	ldr	r0, [pc, #32]	; (810a2e4 <HAL_DMA_Init+0x2e4>)
 810a2c2:	f7fb fad5 	bl	8105870 <assert_failed>
 810a2c6:	e799      	b.n	810a1fc <HAL_DMA_Init+0x1fc>
 810a2c8:	40026010 	.word	0x40026010
 810a2cc:	40026028 	.word	0x40026028
 810a2d0:	400264b8 	.word	0x400264b8
 810a2d4:	e010803f 	.word	0xe010803f
 810a2d8:	aaaaaaab 	.word	0xaaaaaaab
 810a2dc:	0812ddd4 	.word	0x0812ddd4
 810a2e0:	fffffc00 	.word	0xfffffc00
 810a2e4:	0812dd9c 	.word	0x0812dd9c
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
 810a2e8:	21c7      	movs	r1, #199	; 0xc7
 810a2ea:	481a      	ldr	r0, [pc, #104]	; (810a354 <HAL_DMA_Init+0x354>)
 810a2ec:	f7fb fac0 	bl	8105870 <assert_failed>
 810a2f0:	e788      	b.n	810a204 <HAL_DMA_Init+0x204>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 810a2f2:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 810a2f6:	d00e      	beq.n	810a316 <HAL_DMA_Init+0x316>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 810a2f8:	2a02      	cmp	r2, #2
 810a2fa:	d905      	bls.n	810a308 <HAL_DMA_Init+0x308>
 810a2fc:	2a03      	cmp	r2, #3
 810a2fe:	f47f af5d 	bne.w	810a1bc <HAL_DMA_Init+0x1bc>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 810a302:	01ea      	lsls	r2, r5, #7
 810a304:	f57f af5a 	bpl.w	810a1bc <HAL_DMA_Init+0x1bc>
        hdma->State = HAL_DMA_STATE_READY;
 810a308:	2301      	movs	r3, #1
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 810a30a:	2240      	movs	r2, #64	; 0x40
        return HAL_ERROR; 
 810a30c:	4618      	mov	r0, r3
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 810a30e:	6562      	str	r2, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 810a310:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 810a314:	bd38      	pop	{r3, r4, r5, pc}
    switch (tmp)
 810a316:	2a03      	cmp	r2, #3
 810a318:	f63f af50 	bhi.w	810a1bc <HAL_DMA_Init+0x1bc>
 810a31c:	a001      	add	r0, pc, #4	; (adr r0, 810a324 <HAL_DMA_Init+0x324>)
 810a31e:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 810a322:	bf00      	nop
 810a324:	0810a309 	.word	0x0810a309
 810a328:	0810a303 	.word	0x0810a303
 810a32c:	0810a309 	.word	0x0810a309
 810a330:	0810a335 	.word	0x0810a335
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 810a334:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 810a338:	f47f af40 	bne.w	810a1bc <HAL_DMA_Init+0x1bc>
 810a33c:	e7e4      	b.n	810a308 <HAL_DMA_Init+0x308>
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 810a33e:	21b8      	movs	r1, #184	; 0xb8
 810a340:	4804      	ldr	r0, [pc, #16]	; (810a354 <HAL_DMA_Init+0x354>)
 810a342:	f7fb fa95 	bl	8105870 <assert_failed>
 810a346:	e6c1      	b.n	810a0cc <HAL_DMA_Init+0xcc>
  assert_param(IS_DMA_CHANNEL(hdma->Init.Channel));
 810a348:	21b9      	movs	r1, #185	; 0xb9
 810a34a:	4802      	ldr	r0, [pc, #8]	; (810a354 <HAL_DMA_Init+0x354>)
 810a34c:	f7fb fa90 	bl	8105870 <assert_failed>
 810a350:	e6d1      	b.n	810a0f6 <HAL_DMA_Init+0xf6>
 810a352:	bf00      	nop
 810a354:	0812dd9c 	.word	0x0812dd9c

0810a358 <HAL_DMA_DeInit>:
  if(hdma == NULL)
 810a358:	2800      	cmp	r0, #0
 810a35a:	f000 8097 	beq.w	810a48c <HAL_DMA_DeInit+0x134>
{
 810a35e:	b510      	push	{r4, lr}
  if(hdma->State == HAL_DMA_STATE_BUSY)
 810a360:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 810a364:	4604      	mov	r4, r0
 810a366:	2b02      	cmp	r3, #2
 810a368:	b2d8      	uxtb	r0, r3
 810a36a:	f000 808e 	beq.w	810a48a <HAL_DMA_DeInit+0x132>
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 810a36e:	6822      	ldr	r2, [r4, #0]
 810a370:	4b4b      	ldr	r3, [pc, #300]	; (810a4a0 <HAL_DMA_DeInit+0x148>)
 810a372:	484c      	ldr	r0, [pc, #304]	; (810a4a4 <HAL_DMA_DeInit+0x14c>)
 810a374:	494c      	ldr	r1, [pc, #304]	; (810a4a8 <HAL_DMA_DeInit+0x150>)
 810a376:	429a      	cmp	r2, r3
 810a378:	bf18      	it	ne
 810a37a:	4282      	cmpne	r2, r0
 810a37c:	f100 0030 	add.w	r0, r0, #48	; 0x30
 810a380:	bf14      	ite	ne
 810a382:	2301      	movne	r3, #1
 810a384:	2300      	moveq	r3, #0
 810a386:	428a      	cmp	r2, r1
 810a388:	bf0c      	ite	eq
 810a38a:	2300      	moveq	r3, #0
 810a38c:	f003 0301 	andne.w	r3, r3, #1
 810a390:	3130      	adds	r1, #48	; 0x30
 810a392:	4282      	cmp	r2, r0
 810a394:	bf0c      	ite	eq
 810a396:	2300      	moveq	r3, #0
 810a398:	f003 0301 	andne.w	r3, r3, #1
 810a39c:	3030      	adds	r0, #48	; 0x30
 810a39e:	428a      	cmp	r2, r1
 810a3a0:	bf0c      	ite	eq
 810a3a2:	2300      	moveq	r3, #0
 810a3a4:	f003 0301 	andne.w	r3, r3, #1
 810a3a8:	3130      	adds	r1, #48	; 0x30
 810a3aa:	4282      	cmp	r2, r0
 810a3ac:	bf0c      	ite	eq
 810a3ae:	2300      	moveq	r3, #0
 810a3b0:	f003 0301 	andne.w	r3, r3, #1
 810a3b4:	3030      	adds	r0, #48	; 0x30
 810a3b6:	428a      	cmp	r2, r1
 810a3b8:	bf0c      	ite	eq
 810a3ba:	2300      	moveq	r3, #0
 810a3bc:	f003 0301 	andne.w	r3, r3, #1
 810a3c0:	f501 715c 	add.w	r1, r1, #880	; 0x370
 810a3c4:	4282      	cmp	r2, r0
 810a3c6:	bf0c      	ite	eq
 810a3c8:	2300      	moveq	r3, #0
 810a3ca:	f003 0301 	andne.w	r3, r3, #1
 810a3ce:	f500 705c 	add.w	r0, r0, #880	; 0x370
 810a3d2:	428a      	cmp	r2, r1
 810a3d4:	bf0c      	ite	eq
 810a3d6:	2300      	moveq	r3, #0
 810a3d8:	f003 0301 	andne.w	r3, r3, #1
 810a3dc:	3130      	adds	r1, #48	; 0x30
 810a3de:	4282      	cmp	r2, r0
 810a3e0:	bf0c      	ite	eq
 810a3e2:	2300      	moveq	r3, #0
 810a3e4:	f003 0301 	andne.w	r3, r3, #1
 810a3e8:	3030      	adds	r0, #48	; 0x30
 810a3ea:	428a      	cmp	r2, r1
 810a3ec:	bf0c      	ite	eq
 810a3ee:	2300      	moveq	r3, #0
 810a3f0:	f003 0301 	andne.w	r3, r3, #1
 810a3f4:	3130      	adds	r1, #48	; 0x30
 810a3f6:	4282      	cmp	r2, r0
 810a3f8:	bf0c      	ite	eq
 810a3fa:	2300      	moveq	r3, #0
 810a3fc:	f003 0301 	andne.w	r3, r3, #1
 810a400:	3030      	adds	r0, #48	; 0x30
 810a402:	428a      	cmp	r2, r1
 810a404:	bf0c      	ite	eq
 810a406:	2300      	moveq	r3, #0
 810a408:	f003 0301 	andne.w	r3, r3, #1
 810a40c:	3130      	adds	r1, #48	; 0x30
 810a40e:	4282      	cmp	r2, r0
 810a410:	bf0c      	ite	eq
 810a412:	2300      	moveq	r3, #0
 810a414:	f003 0301 	andne.w	r3, r3, #1
 810a418:	428a      	cmp	r2, r1
 810a41a:	bf0c      	ite	eq
 810a41c:	2300      	moveq	r3, #0
 810a41e:	f003 0301 	andne.w	r3, r3, #1
 810a422:	b113      	cbz	r3, 810a42a <HAL_DMA_DeInit+0xd2>
 810a424:	4b21      	ldr	r3, [pc, #132]	; (810a4ac <HAL_DMA_DeInit+0x154>)
 810a426:	429a      	cmp	r2, r3
 810a428:	d132      	bne.n	810a490 <HAL_DMA_DeInit+0x138>
  __HAL_DMA_DISABLE(hdma);
 810a42a:	6810      	ldr	r0, [r2, #0]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 810a42c:	b2d3      	uxtb	r3, r2
 810a42e:	4920      	ldr	r1, [pc, #128]	; (810a4b0 <HAL_DMA_DeInit+0x158>)
  __HAL_DMA_DISABLE(hdma);
 810a430:	f020 0001 	bic.w	r0, r0, #1
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 810a434:	3b10      	subs	r3, #16
  __HAL_DMA_DISABLE(hdma);
 810a436:	6010      	str	r0, [r2, #0]
  hdma->Instance->CR   = 0U;
 810a438:	2000      	movs	r0, #0
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 810a43a:	fba1 c103 	umull	ip, r1, r1, r3
  if (stream_number > 3U)
 810a43e:	2b5f      	cmp	r3, #95	; 0x5f
  hdma->Instance->CR   = 0U;
 810a440:	6010      	str	r0, [r2, #0]
  hdma->XferCpltCallback = NULL;
 810a442:	f04f 0300 	mov.w	r3, #0
  hdma->Instance->NDTR = 0U;
 810a446:	6050      	str	r0, [r2, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 810a448:	ea4f 1111 	mov.w	r1, r1, lsr #4
  hdma->Instance->PAR  = 0U;
 810a44c:	6090      	str	r0, [r2, #8]
  hdma->Instance->M0AR = 0U;
 810a44e:	60d0      	str	r0, [r2, #12]
  hdma->Instance->M1AR = 0U;
 810a450:	6110      	str	r0, [r2, #16]
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 810a452:	f04f 0021 	mov.w	r0, #33	; 0x21
 810a456:	6150      	str	r0, [r2, #20]
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 810a458:	4816      	ldr	r0, [pc, #88]	; (810a4b4 <HAL_DMA_DeInit+0x15c>)
 810a45a:	5c40      	ldrb	r0, [r0, r1]
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 810a45c:	4916      	ldr	r1, [pc, #88]	; (810a4b8 <HAL_DMA_DeInit+0x160>)
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 810a45e:	65e0      	str	r0, [r4, #92]	; 0x5c
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 810a460:	ea01 0102 	and.w	r1, r1, r2
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 810a464:	f04f 023f 	mov.w	r2, #63	; 0x3f
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 810a468:	bf88      	it	hi
 810a46a:	3104      	addhi	r1, #4
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 810a46c:	4082      	lsls	r2, r0
  return HAL_OK;
 810a46e:	4618      	mov	r0, r3
 810a470:	65a1      	str	r1, [r4, #88]	; 0x58
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 810a472:	608a      	str	r2, [r1, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 810a474:	6563      	str	r3, [r4, #84]	; 0x54
  __HAL_UNLOCK(hdma);
 810a476:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  hdma->State = HAL_DMA_STATE_RESET;
 810a47a:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  hdma->XferHalfCpltCallback = NULL;
 810a47e:	e9c4 330f 	strd	r3, r3, [r4, #60]	; 0x3c
  hdma->XferM1HalfCpltCallback = NULL;
 810a482:	e9c4 3311 	strd	r3, r3, [r4, #68]	; 0x44
  hdma->XferAbortCallback = NULL;  
 810a486:	e9c4 3313 	strd	r3, r3, [r4, #76]	; 0x4c
}
 810a48a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 810a48c:	2001      	movs	r0, #1
}
 810a48e:	4770      	bx	lr
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 810a490:	f240 1149 	movw	r1, #329	; 0x149
 810a494:	4809      	ldr	r0, [pc, #36]	; (810a4bc <HAL_DMA_DeInit+0x164>)
 810a496:	f7fb f9eb 	bl	8105870 <assert_failed>
  __HAL_DMA_DISABLE(hdma);
 810a49a:	6822      	ldr	r2, [r4, #0]
 810a49c:	e7c5      	b.n	810a42a <HAL_DMA_DeInit+0xd2>
 810a49e:	bf00      	nop
 810a4a0:	40026010 	.word	0x40026010
 810a4a4:	40026028 	.word	0x40026028
 810a4a8:	40026040 	.word	0x40026040
 810a4ac:	400264b8 	.word	0x400264b8
 810a4b0:	aaaaaaab 	.word	0xaaaaaaab
 810a4b4:	0812ddd4 	.word	0x0812ddd4
 810a4b8:	fffffc00 	.word	0xfffffc00
 810a4bc:	0812dd9c 	.word	0x0812dd9c

0810a4c0 <HAL_DMA_Start_IT>:
{
 810a4c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 810a4c4:	461e      	mov	r6, r3
 810a4c6:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 810a4c8:	f8d0 9058 	ldr.w	r9, [r0, #88]	; 0x58
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 810a4cc:	1e58      	subs	r0, r3, #1
 810a4ce:	f64f 73fe 	movw	r3, #65534	; 0xfffe
{
 810a4d2:	4688      	mov	r8, r1
 810a4d4:	4617      	mov	r7, r2
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 810a4d6:	4298      	cmp	r0, r3
 810a4d8:	d83b      	bhi.n	810a552 <HAL_DMA_Start_IT+0x92>
  __HAL_LOCK(hdma);
 810a4da:	f894 3034 	ldrb.w	r3, [r4, #52]	; 0x34
 810a4de:	2b01      	cmp	r3, #1
 810a4e0:	d040      	beq.n	810a564 <HAL_DMA_Start_IT+0xa4>
 810a4e2:	2301      	movs	r3, #1
 810a4e4:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 810a4e8:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 810a4ec:	2b01      	cmp	r3, #1
 810a4ee:	d005      	beq.n	810a4fc <HAL_DMA_Start_IT+0x3c>
    __HAL_UNLOCK(hdma);	  
 810a4f0:	2300      	movs	r3, #0
    status = HAL_BUSY;
 810a4f2:	2002      	movs	r0, #2
    __HAL_UNLOCK(hdma);	  
 810a4f4:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
}
 810a4f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 810a4fc:	2302      	movs	r3, #2
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 810a4fe:	6825      	ldr	r5, [r4, #0]
    hdma->State = HAL_DMA_STATE_BUSY;
 810a500:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 810a504:	2300      	movs	r3, #0
 810a506:	6563      	str	r3, [r4, #84]	; 0x54
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 810a508:	682b      	ldr	r3, [r5, #0]
 810a50a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 810a50e:	602b      	str	r3, [r5, #0]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 810a510:	68a3      	ldr	r3, [r4, #8]
  hdma->Instance->NDTR = DataLength;
 810a512:	606e      	str	r6, [r5, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 810a514:	2b40      	cmp	r3, #64	; 0x40
 810a516:	d028      	beq.n	810a56a <HAL_DMA_Start_IT+0xaa>
    hdma->Instance->PAR = SrcAddress;
 810a518:	f8c5 8008 	str.w	r8, [r5, #8]
    hdma->Instance->M0AR = DstAddress;
 810a51c:	60ef      	str	r7, [r5, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 810a51e:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 810a520:	233f      	movs	r3, #63	; 0x3f
    if(hdma->XferHalfCpltCallback != NULL)
 810a522:	6c22      	ldr	r2, [r4, #64]	; 0x40
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 810a524:	408b      	lsls	r3, r1
 810a526:	f8c9 3008 	str.w	r3, [r9, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 810a52a:	682b      	ldr	r3, [r5, #0]
 810a52c:	f043 0316 	orr.w	r3, r3, #22
 810a530:	602b      	str	r3, [r5, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 810a532:	696b      	ldr	r3, [r5, #20]
 810a534:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 810a538:	616b      	str	r3, [r5, #20]
    if(hdma->XferHalfCpltCallback != NULL)
 810a53a:	b11a      	cbz	r2, 810a544 <HAL_DMA_Start_IT+0x84>
      hdma->Instance->CR  |= DMA_IT_HT;
 810a53c:	682b      	ldr	r3, [r5, #0]
 810a53e:	f043 0308 	orr.w	r3, r3, #8
 810a542:	602b      	str	r3, [r5, #0]
    __HAL_DMA_ENABLE(hdma);
 810a544:	682b      	ldr	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 810a546:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 810a548:	f043 0301 	orr.w	r3, r3, #1
 810a54c:	602b      	str	r3, [r5, #0]
}
 810a54e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 810a552:	f240 11cd 	movw	r1, #461	; 0x1cd
 810a556:	4807      	ldr	r0, [pc, #28]	; (810a574 <HAL_DMA_Start_IT+0xb4>)
 810a558:	f7fb f98a 	bl	8105870 <assert_failed>
  __HAL_LOCK(hdma);
 810a55c:	f894 3034 	ldrb.w	r3, [r4, #52]	; 0x34
 810a560:	2b01      	cmp	r3, #1
 810a562:	d1be      	bne.n	810a4e2 <HAL_DMA_Start_IT+0x22>
 810a564:	2002      	movs	r0, #2
}
 810a566:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    hdma->Instance->PAR = DstAddress;
 810a56a:	60af      	str	r7, [r5, #8]
    hdma->Instance->M0AR = SrcAddress;
 810a56c:	f8c5 800c 	str.w	r8, [r5, #12]
 810a570:	e7d5      	b.n	810a51e <HAL_DMA_Start_IT+0x5e>
 810a572:	bf00      	nop
 810a574:	0812dd9c 	.word	0x0812dd9c

0810a578 <HAL_DMA_Abort>:
{
 810a578:	b570      	push	{r4, r5, r6, lr}
 810a57a:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 810a57c:	6d86      	ldr	r6, [r0, #88]	; 0x58
  uint32_t tickstart = HAL_GetTick();
 810a57e:	f7fe fdd5 	bl	810912c <HAL_GetTick>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 810a582:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 810a586:	2b02      	cmp	r3, #2
 810a588:	d006      	beq.n	810a598 <HAL_DMA_Abort+0x20>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 810a58a:	2280      	movs	r2, #128	; 0x80
    __HAL_UNLOCK(hdma);
 810a58c:	2300      	movs	r3, #0
    return HAL_ERROR;
 810a58e:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 810a590:	6562      	str	r2, [r4, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 810a592:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
}
 810a596:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 810a598:	6823      	ldr	r3, [r4, #0]
 810a59a:	4605      	mov	r5, r0
 810a59c:	681a      	ldr	r2, [r3, #0]
 810a59e:	f022 0216 	bic.w	r2, r2, #22
 810a5a2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 810a5a4:	695a      	ldr	r2, [r3, #20]
 810a5a6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 810a5aa:	615a      	str	r2, [r3, #20]
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 810a5ac:	6c22      	ldr	r2, [r4, #64]	; 0x40
 810a5ae:	b33a      	cbz	r2, 810a600 <HAL_DMA_Abort+0x88>
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 810a5b0:	681a      	ldr	r2, [r3, #0]
 810a5b2:	f022 0208 	bic.w	r2, r2, #8
 810a5b6:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 810a5b8:	681a      	ldr	r2, [r3, #0]
 810a5ba:	f022 0201 	bic.w	r2, r2, #1
 810a5be:	601a      	str	r2, [r3, #0]
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 810a5c0:	e005      	b.n	810a5ce <HAL_DMA_Abort+0x56>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 810a5c2:	f7fe fdb3 	bl	810912c <HAL_GetTick>
 810a5c6:	1b43      	subs	r3, r0, r5
 810a5c8:	2b05      	cmp	r3, #5
 810a5ca:	d80f      	bhi.n	810a5ec <HAL_DMA_Abort+0x74>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 810a5cc:	6823      	ldr	r3, [r4, #0]
 810a5ce:	681b      	ldr	r3, [r3, #0]
 810a5d0:	f013 0301 	ands.w	r3, r3, #1
 810a5d4:	d1f5      	bne.n	810a5c2 <HAL_DMA_Abort+0x4a>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 810a5d6:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 810a5d8:	223f      	movs	r2, #63	; 0x3f
  return HAL_OK;
 810a5da:	4618      	mov	r0, r3
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 810a5dc:	408a      	lsls	r2, r1
    hdma->State = HAL_DMA_STATE_READY;
 810a5de:	2101      	movs	r1, #1
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 810a5e0:	60b2      	str	r2, [r6, #8]
    hdma->State = HAL_DMA_STATE_READY;
 810a5e2:	f884 1035 	strb.w	r1, [r4, #53]	; 0x35
    __HAL_UNLOCK(hdma);
 810a5e6:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
}
 810a5ea:	bd70      	pop	{r4, r5, r6, pc}
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 810a5ec:	2303      	movs	r3, #3
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 810a5ee:	2120      	movs	r1, #32
        __HAL_UNLOCK(hdma);
 810a5f0:	2200      	movs	r2, #0
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 810a5f2:	6561      	str	r1, [r4, #84]	; 0x54
        return HAL_TIMEOUT;
 810a5f4:	4618      	mov	r0, r3
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 810a5f6:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        __HAL_UNLOCK(hdma);
 810a5fa:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
}
 810a5fe:	bd70      	pop	{r4, r5, r6, pc}
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 810a600:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 810a602:	2a00      	cmp	r2, #0
 810a604:	d1d4      	bne.n	810a5b0 <HAL_DMA_Abort+0x38>
 810a606:	e7d7      	b.n	810a5b8 <HAL_DMA_Abort+0x40>

0810a608 <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 810a608:	f890 2035 	ldrb.w	r2, [r0, #53]	; 0x35
{
 810a60c:	4603      	mov	r3, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 810a60e:	2a02      	cmp	r2, #2
 810a610:	d003      	beq.n	810a61a <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 810a612:	2280      	movs	r2, #128	; 0x80
    return HAL_ERROR;
 810a614:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 810a616:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 810a618:	4770      	bx	lr
    __HAL_DMA_DISABLE(hdma);
 810a61a:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 810a61c:	2105      	movs	r1, #5
  return HAL_OK;
 810a61e:	2000      	movs	r0, #0
    hdma->State = HAL_DMA_STATE_ABORT;
 810a620:	f883 1035 	strb.w	r1, [r3, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 810a624:	6813      	ldr	r3, [r2, #0]
 810a626:	f023 0301 	bic.w	r3, r3, #1
 810a62a:	6013      	str	r3, [r2, #0]
}
 810a62c:	4770      	bx	lr
 810a62e:	bf00      	nop

0810a630 <HAL_DMA_IRQHandler>:
{
 810a630:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __IO uint32_t count = 0;
 810a634:	2200      	movs	r2, #0
  uint32_t timeout = SystemCoreClock / 9600;
 810a636:	4b74      	ldr	r3, [pc, #464]	; (810a808 <HAL_DMA_IRQHandler+0x1d8>)
{
 810a638:	b082      	sub	sp, #8
 810a63a:	4680      	mov	r8, r0
  uint32_t timeout = SystemCoreClock / 9600;
 810a63c:	681d      	ldr	r5, [r3, #0]
  __IO uint32_t count = 0;
 810a63e:	9201      	str	r2, [sp, #4]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 810a640:	2208      	movs	r2, #8
 810a642:	e9d0 6316 	ldrd	r6, r3, [r0, #88]	; 0x58
  tmpisr = regs->ISR;
 810a646:	6834      	ldr	r4, [r6, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 810a648:	409a      	lsls	r2, r3
 810a64a:	4222      	tst	r2, r4
 810a64c:	d004      	beq.n	810a658 <HAL_DMA_IRQHandler+0x28>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 810a64e:	6801      	ldr	r1, [r0, #0]
 810a650:	680f      	ldr	r7, [r1, #0]
 810a652:	0778      	lsls	r0, r7, #29
 810a654:	f100 80ab 	bmi.w	810a7ae <HAL_DMA_IRQHandler+0x17e>
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 810a658:	2201      	movs	r2, #1
 810a65a:	409a      	lsls	r2, r3
 810a65c:	4222      	tst	r2, r4
 810a65e:	d005      	beq.n	810a66c <HAL_DMA_IRQHandler+0x3c>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 810a660:	f8d8 1000 	ldr.w	r1, [r8]
 810a664:	6949      	ldr	r1, [r1, #20]
 810a666:	0609      	lsls	r1, r1, #24
 810a668:	f100 8099 	bmi.w	810a79e <HAL_DMA_IRQHandler+0x16e>
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 810a66c:	2204      	movs	r2, #4
 810a66e:	409a      	lsls	r2, r3
 810a670:	4222      	tst	r2, r4
 810a672:	d005      	beq.n	810a680 <HAL_DMA_IRQHandler+0x50>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 810a674:	f8d8 1000 	ldr.w	r1, [r8]
 810a678:	6809      	ldr	r1, [r1, #0]
 810a67a:	078f      	lsls	r7, r1, #30
 810a67c:	f100 8087 	bmi.w	810a78e <HAL_DMA_IRQHandler+0x15e>
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 810a680:	2210      	movs	r2, #16
 810a682:	409a      	lsls	r2, r3
 810a684:	4222      	tst	r2, r4
 810a686:	d004      	beq.n	810a692 <HAL_DMA_IRQHandler+0x62>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 810a688:	f8d8 1000 	ldr.w	r1, [r8]
 810a68c:	680f      	ldr	r7, [r1, #0]
 810a68e:	0738      	lsls	r0, r7, #28
 810a690:	d468      	bmi.n	810a764 <HAL_DMA_IRQHandler+0x134>
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 810a692:	2220      	movs	r2, #32
 810a694:	409a      	lsls	r2, r3
 810a696:	4222      	tst	r2, r4
 810a698:	d017      	beq.n	810a6ca <HAL_DMA_IRQHandler+0x9a>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 810a69a:	f8d8 1000 	ldr.w	r1, [r8]
 810a69e:	680c      	ldr	r4, [r1, #0]
 810a6a0:	06e0      	lsls	r0, r4, #27
 810a6a2:	d512      	bpl.n	810a6ca <HAL_DMA_IRQHandler+0x9a>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 810a6a4:	60b2      	str	r2, [r6, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 810a6a6:	f898 2035 	ldrb.w	r2, [r8, #53]	; 0x35
 810a6aa:	2a05      	cmp	r2, #5
 810a6ac:	d039      	beq.n	810a722 <HAL_DMA_IRQHandler+0xf2>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 810a6ae:	680b      	ldr	r3, [r1, #0]
 810a6b0:	f413 2f80 	tst.w	r3, #262144	; 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 810a6b4:	680b      	ldr	r3, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 810a6b6:	f000 808d 	beq.w	810a7d4 <HAL_DMA_IRQHandler+0x1a4>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 810a6ba:	0319      	lsls	r1, r3, #12
 810a6bc:	f140 8098 	bpl.w	810a7f0 <HAL_DMA_IRQHandler+0x1c0>
        if(hdma->XferCpltCallback != NULL)
 810a6c0:	f8d8 303c 	ldr.w	r3, [r8, #60]	; 0x3c
 810a6c4:	b10b      	cbz	r3, 810a6ca <HAL_DMA_IRQHandler+0x9a>
          hdma->XferCpltCallback(hdma);
 810a6c6:	4640      	mov	r0, r8
 810a6c8:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 810a6ca:	f8d8 3054 	ldr.w	r3, [r8, #84]	; 0x54
 810a6ce:	2b00      	cmp	r3, #0
 810a6d0:	d045      	beq.n	810a75e <HAL_DMA_IRQHandler+0x12e>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 810a6d2:	f8d8 3054 	ldr.w	r3, [r8, #84]	; 0x54
 810a6d6:	07da      	lsls	r2, r3, #31
 810a6d8:	d51b      	bpl.n	810a712 <HAL_DMA_IRQHandler+0xe2>
      __HAL_DMA_DISABLE(hdma);
 810a6da:	f8d8 2000 	ldr.w	r2, [r8]
      hdma->State = HAL_DMA_STATE_ABORT;
 810a6de:	2305      	movs	r3, #5
  uint32_t timeout = SystemCoreClock / 9600;
 810a6e0:	494a      	ldr	r1, [pc, #296]	; (810a80c <HAL_DMA_IRQHandler+0x1dc>)
      hdma->State = HAL_DMA_STATE_ABORT;
 810a6e2:	f888 3035 	strb.w	r3, [r8, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 810a6e6:	6813      	ldr	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600;
 810a6e8:	fba1 1505 	umull	r1, r5, r1, r5
      __HAL_DMA_DISABLE(hdma);
 810a6ec:	f023 0301 	bic.w	r3, r3, #1
  uint32_t timeout = SystemCoreClock / 9600;
 810a6f0:	0aad      	lsrs	r5, r5, #10
      __HAL_DMA_DISABLE(hdma);
 810a6f2:	6013      	str	r3, [r2, #0]
 810a6f4:	e002      	b.n	810a6fc <HAL_DMA_IRQHandler+0xcc>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 810a6f6:	6813      	ldr	r3, [r2, #0]
 810a6f8:	07db      	lsls	r3, r3, #31
 810a6fa:	d504      	bpl.n	810a706 <HAL_DMA_IRQHandler+0xd6>
        if (++count > timeout)
 810a6fc:	9b01      	ldr	r3, [sp, #4]
 810a6fe:	3301      	adds	r3, #1
 810a700:	42ab      	cmp	r3, r5
 810a702:	9301      	str	r3, [sp, #4]
 810a704:	d9f7      	bls.n	810a6f6 <HAL_DMA_IRQHandler+0xc6>
      hdma->State = HAL_DMA_STATE_READY;
 810a706:	2201      	movs	r2, #1
      __HAL_UNLOCK(hdma);
 810a708:	2300      	movs	r3, #0
      hdma->State = HAL_DMA_STATE_READY;
 810a70a:	f888 2035 	strb.w	r2, [r8, #53]	; 0x35
      __HAL_UNLOCK(hdma);
 810a70e:	f888 3034 	strb.w	r3, [r8, #52]	; 0x34
    if(hdma->XferErrorCallback != NULL)
 810a712:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
 810a716:	b313      	cbz	r3, 810a75e <HAL_DMA_IRQHandler+0x12e>
      hdma->XferErrorCallback(hdma);
 810a718:	4640      	mov	r0, r8
}
 810a71a:	b002      	add	sp, #8
 810a71c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      hdma->XferErrorCallback(hdma);
 810a720:	4718      	bx	r3
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 810a722:	680a      	ldr	r2, [r1, #0]
 810a724:	f022 0216 	bic.w	r2, r2, #22
 810a728:	600a      	str	r2, [r1, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 810a72a:	694a      	ldr	r2, [r1, #20]
 810a72c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 810a730:	614a      	str	r2, [r1, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 810a732:	f8d8 2040 	ldr.w	r2, [r8, #64]	; 0x40
 810a736:	2a00      	cmp	r2, #0
 810a738:	d060      	beq.n	810a7fc <HAL_DMA_IRQHandler+0x1cc>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 810a73a:	680a      	ldr	r2, [r1, #0]
 810a73c:	f022 0208 	bic.w	r2, r2, #8
 810a740:	600a      	str	r2, [r1, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 810a742:	223f      	movs	r2, #63	; 0x3f
        hdma->State = HAL_DMA_STATE_READY;
 810a744:	2101      	movs	r1, #1
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 810a746:	fa02 f303 	lsl.w	r3, r2, r3
        __HAL_UNLOCK(hdma);
 810a74a:	2200      	movs	r2, #0
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 810a74c:	60b3      	str	r3, [r6, #8]
        if(hdma->XferAbortCallback != NULL)
 810a74e:	f8d8 3050 	ldr.w	r3, [r8, #80]	; 0x50
        hdma->State = HAL_DMA_STATE_READY;
 810a752:	f888 1035 	strb.w	r1, [r8, #53]	; 0x35
        __HAL_UNLOCK(hdma);
 810a756:	f888 2034 	strb.w	r2, [r8, #52]	; 0x34
        if(hdma->XferAbortCallback != NULL)
 810a75a:	2b00      	cmp	r3, #0
 810a75c:	d1dc      	bne.n	810a718 <HAL_DMA_IRQHandler+0xe8>
}
 810a75e:	b002      	add	sp, #8
 810a760:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 810a764:	60b2      	str	r2, [r6, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 810a766:	680a      	ldr	r2, [r1, #0]
 810a768:	f412 2f80 	tst.w	r2, #262144	; 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 810a76c:	680a      	ldr	r2, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 810a76e:	d12a      	bne.n	810a7c6 <HAL_DMA_IRQHandler+0x196>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 810a770:	05d7      	lsls	r7, r2, #23
 810a772:	d403      	bmi.n	810a77c <HAL_DMA_IRQHandler+0x14c>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 810a774:	680a      	ldr	r2, [r1, #0]
 810a776:	f022 0208 	bic.w	r2, r2, #8
 810a77a:	600a      	str	r2, [r1, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 810a77c:	f8d8 2040 	ldr.w	r2, [r8, #64]	; 0x40
 810a780:	2a00      	cmp	r2, #0
 810a782:	d086      	beq.n	810a692 <HAL_DMA_IRQHandler+0x62>
          hdma->XferHalfCpltCallback(hdma);
 810a784:	4640      	mov	r0, r8
 810a786:	4790      	blx	r2
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 810a788:	f8d8 305c 	ldr.w	r3, [r8, #92]	; 0x5c
 810a78c:	e781      	b.n	810a692 <HAL_DMA_IRQHandler+0x62>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 810a78e:	60b2      	str	r2, [r6, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 810a790:	f8d8 2054 	ldr.w	r2, [r8, #84]	; 0x54
 810a794:	f042 0204 	orr.w	r2, r2, #4
 810a798:	f8c8 2054 	str.w	r2, [r8, #84]	; 0x54
 810a79c:	e770      	b.n	810a680 <HAL_DMA_IRQHandler+0x50>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 810a79e:	60b2      	str	r2, [r6, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 810a7a0:	f8d8 2054 	ldr.w	r2, [r8, #84]	; 0x54
 810a7a4:	f042 0202 	orr.w	r2, r2, #2
 810a7a8:	f8c8 2054 	str.w	r2, [r8, #84]	; 0x54
 810a7ac:	e75e      	b.n	810a66c <HAL_DMA_IRQHandler+0x3c>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 810a7ae:	680f      	ldr	r7, [r1, #0]
 810a7b0:	f027 0704 	bic.w	r7, r7, #4
 810a7b4:	600f      	str	r7, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 810a7b6:	60b2      	str	r2, [r6, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 810a7b8:	f8d8 2054 	ldr.w	r2, [r8, #84]	; 0x54
 810a7bc:	f042 0201 	orr.w	r2, r2, #1
 810a7c0:	f8c8 2054 	str.w	r2, [r8, #84]	; 0x54
 810a7c4:	e748      	b.n	810a658 <HAL_DMA_IRQHandler+0x28>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 810a7c6:	0312      	lsls	r2, r2, #12
 810a7c8:	d5d8      	bpl.n	810a77c <HAL_DMA_IRQHandler+0x14c>
          if(hdma->XferM1HalfCpltCallback != NULL)
 810a7ca:	f8d8 2048 	ldr.w	r2, [r8, #72]	; 0x48
 810a7ce:	2a00      	cmp	r2, #0
 810a7d0:	d1d8      	bne.n	810a784 <HAL_DMA_IRQHandler+0x154>
 810a7d2:	e75e      	b.n	810a692 <HAL_DMA_IRQHandler+0x62>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 810a7d4:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 810a7d8:	f47f af72 	bne.w	810a6c0 <HAL_DMA_IRQHandler+0x90>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 810a7dc:	680a      	ldr	r2, [r1, #0]
 810a7de:	f022 0210 	bic.w	r2, r2, #16
 810a7e2:	600a      	str	r2, [r1, #0]
          hdma->State = HAL_DMA_STATE_READY;
 810a7e4:	2201      	movs	r2, #1
          __HAL_UNLOCK(hdma);
 810a7e6:	f888 3034 	strb.w	r3, [r8, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 810a7ea:	f888 2035 	strb.w	r2, [r8, #53]	; 0x35
          __HAL_UNLOCK(hdma);
 810a7ee:	e767      	b.n	810a6c0 <HAL_DMA_IRQHandler+0x90>
          if(hdma->XferM1CpltCallback != NULL)
 810a7f0:	f8d8 3044 	ldr.w	r3, [r8, #68]	; 0x44
 810a7f4:	2b00      	cmp	r3, #0
 810a7f6:	f47f af66 	bne.w	810a6c6 <HAL_DMA_IRQHandler+0x96>
 810a7fa:	e766      	b.n	810a6ca <HAL_DMA_IRQHandler+0x9a>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 810a7fc:	f8d8 2048 	ldr.w	r2, [r8, #72]	; 0x48
 810a800:	2a00      	cmp	r2, #0
 810a802:	d19a      	bne.n	810a73a <HAL_DMA_IRQHandler+0x10a>
 810a804:	e79d      	b.n	810a742 <HAL_DMA_IRQHandler+0x112>
 810a806:	bf00      	nop
 810a808:	20000298 	.word	0x20000298
 810a80c:	1b4e81b5 	.word	0x1b4e81b5

0810a810 <HAL_DMA_GetError>:
  return hdma->ErrorCode;
 810a810:	6d40      	ldr	r0, [r0, #84]	; 0x54
}
 810a812:	4770      	bx	lr

0810a814 <HAL_DMAEx_MultiBufferStart_IT>:
  * @param  SecondMemAddress The second memory Buffer address in case of multi buffer Transfer  
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength)
{
 810a814:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 810a818:	9f08      	ldr	r7, [sp, #32]
 810a81a:	4604      	mov	r4, r0
  HAL_StatusTypeDef status = HAL_OK;
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 810a81c:	f64f 70fe 	movw	r0, #65534	; 0xfffe
{
 810a820:	4688      	mov	r8, r1
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 810a822:	1e7d      	subs	r5, r7, #1
{
 810a824:	4691      	mov	r9, r2
 810a826:	461e      	mov	r6, r3
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 810a828:	4285      	cmp	r5, r0
 810a82a:	d85f      	bhi.n	810a8ec <HAL_DMAEx_MultiBufferStart_IT+0xd8>
  
  /* Memory-to-memory transfer not supported in double buffering mode */
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 810a82c:	68a0      	ldr	r0, [r4, #8]
 810a82e:	2880      	cmp	r0, #128	; 0x80
 810a830:	d063      	beq.n	810a8fa <HAL_DMAEx_MultiBufferStart_IT+0xe6>
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
    return HAL_ERROR;
  }
  
  /* Process locked */
  __HAL_LOCK(hdma);
 810a832:	f894 3034 	ldrb.w	r3, [r4, #52]	; 0x34
 810a836:	2b01      	cmp	r3, #1
 810a838:	f000 8090 	beq.w	810a95c <HAL_DMAEx_MultiBufferStart_IT+0x148>
 810a83c:	2301      	movs	r3, #1
 810a83e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 810a842:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 810a846:	2b01      	cmp	r3, #1
 810a848:	d005      	beq.n	810a856 <HAL_DMAEx_MultiBufferStart_IT+0x42>
    __HAL_DMA_ENABLE(hdma); 
  }
  else
  {     
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 810a84a:	2300      	movs	r3, #0
    
    /* Return error status */
    status = HAL_BUSY;
 810a84c:	2002      	movs	r0, #2
    __HAL_UNLOCK(hdma);	  
 810a84e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  }  
  return status; 
}
 810a852:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 810a856:	2302      	movs	r3, #2
    hdma->Instance->CR |= (uint32_t)DMA_SxCR_DBM;
 810a858:	6825      	ldr	r5, [r4, #0]
{
  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 810a85a:	2840      	cmp	r0, #64	; 0x40
    hdma->State = HAL_DMA_STATE_BUSY;
 810a85c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 810a860:	f04f 0300 	mov.w	r3, #0
 810a864:	6563      	str	r3, [r4, #84]	; 0x54
    hdma->Instance->CR |= (uint32_t)DMA_SxCR_DBM;
 810a866:	682b      	ldr	r3, [r5, #0]
 810a868:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 810a86c:	602b      	str	r3, [r5, #0]
    hdma->Instance->M1AR = SecondMemAddress;
 810a86e:	612e      	str	r6, [r5, #16]
  hdma->Instance->NDTR = DataLength;
 810a870:	606f      	str	r7, [r5, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 810a872:	d06a      	beq.n	810a94a <HAL_DMAEx_MultiBufferStart_IT+0x136>
  }
  /* Memory to Peripheral */
  else
  {
    /* Configure DMA Stream source address */
    hdma->Instance->PAR = SrcAddress;
 810a874:	f8c5 8008 	str.w	r8, [r5, #8]
    
    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
 810a878:	f8c5 900c 	str.w	r9, [r5, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 810a87c:	4b93      	ldr	r3, [pc, #588]	; (810aacc <HAL_DMAEx_MultiBufferStart_IT+0x2b8>)
 810a87e:	429d      	cmp	r5, r3
 810a880:	d941      	bls.n	810a906 <HAL_DMAEx_MultiBufferStart_IT+0xf2>
 810a882:	3b48      	subs	r3, #72	; 0x48
 810a884:	4992      	ldr	r1, [pc, #584]	; (810aad0 <HAL_DMAEx_MultiBufferStart_IT+0x2bc>)
 810a886:	4a93      	ldr	r2, [pc, #588]	; (810aad4 <HAL_DMAEx_MultiBufferStart_IT+0x2c0>)
 810a888:	429d      	cmp	r5, r3
 810a88a:	bf18      	it	ne
 810a88c:	428d      	cmpne	r5, r1
 810a88e:	bf14      	ite	ne
 810a890:	2301      	movne	r3, #1
 810a892:	2300      	moveq	r3, #0
 810a894:	4295      	cmp	r5, r2
 810a896:	bf0c      	ite	eq
 810a898:	2300      	moveq	r3, #0
 810a89a:	f003 0301 	andne.w	r3, r3, #1
 810a89e:	b11b      	cbz	r3, 810a8a8 <HAL_DMAEx_MultiBufferStart_IT+0x94>
 810a8a0:	4b8d      	ldr	r3, [pc, #564]	; (810aad8 <HAL_DMAEx_MultiBufferStart_IT+0x2c4>)
 810a8a2:	429d      	cmp	r5, r3
 810a8a4:	f040 812e 	bne.w	810ab04 <HAL_DMAEx_MultiBufferStart_IT+0x2f0>
 810a8a8:	4b8c      	ldr	r3, [pc, #560]	; (810aadc <HAL_DMAEx_MultiBufferStart_IT+0x2c8>)
 810a8aa:	2120      	movs	r1, #32
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 810a8ac:	2210      	movs	r2, #16
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 810a8ae:	60d9      	str	r1, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 810a8b0:	2108      	movs	r1, #8
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 810a8b2:	60da      	str	r2, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 810a8b4:	2204      	movs	r2, #4
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 810a8b6:	60d9      	str	r1, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 810a8b8:	60da      	str	r2, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 810a8ba:	2201      	movs	r2, #1
 810a8bc:	4b87      	ldr	r3, [pc, #540]	; (810aadc <HAL_DMAEx_MultiBufferStart_IT+0x2c8>)
 810a8be:	60da      	str	r2, [r3, #12]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 810a8c0:	682b      	ldr	r3, [r5, #0]
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 810a8c2:	6c22      	ldr	r2, [r4, #64]	; 0x40
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 810a8c4:	f043 0316 	orr.w	r3, r3, #22
 810a8c8:	602b      	str	r3, [r5, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 810a8ca:	696b      	ldr	r3, [r5, #20]
 810a8cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 810a8d0:	616b      	str	r3, [r5, #20]
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 810a8d2:	2a00      	cmp	r2, #0
 810a8d4:	d03e      	beq.n	810a954 <HAL_DMAEx_MultiBufferStart_IT+0x140>
      hdma->Instance->CR  |= DMA_IT_HT;
 810a8d6:	682b      	ldr	r3, [r5, #0]
 810a8d8:	f043 0308 	orr.w	r3, r3, #8
 810a8dc:	602b      	str	r3, [r5, #0]
    __HAL_DMA_ENABLE(hdma); 
 810a8de:	682b      	ldr	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 810a8e0:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma); 
 810a8e2:	f043 0301 	orr.w	r3, r3, #1
 810a8e6:	602b      	str	r3, [r5, #0]
}
 810a8e8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 810a8ec:	487c      	ldr	r0, [pc, #496]	; (810aae0 <HAL_DMAEx_MultiBufferStart_IT+0x2cc>)
 810a8ee:	21a1      	movs	r1, #161	; 0xa1
 810a8f0:	f7fa ffbe 	bl	8105870 <assert_failed>
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 810a8f4:	68a0      	ldr	r0, [r4, #8]
 810a8f6:	2880      	cmp	r0, #128	; 0x80
 810a8f8:	d19b      	bne.n	810a832 <HAL_DMAEx_MultiBufferStart_IT+0x1e>
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 810a8fa:	f44f 7380 	mov.w	r3, #256	; 0x100
    return HAL_ERROR;
 810a8fe:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 810a900:	6563      	str	r3, [r4, #84]	; 0x54
}
 810a902:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 810a906:	4b77      	ldr	r3, [pc, #476]	; (810aae4 <HAL_DMAEx_MultiBufferStart_IT+0x2d0>)
 810a908:	429d      	cmp	r5, r3
 810a90a:	d929      	bls.n	810a960 <HAL_DMAEx_MultiBufferStart_IT+0x14c>
 810a90c:	3ba8      	subs	r3, #168	; 0xa8
 810a90e:	4976      	ldr	r1, [pc, #472]	; (810aae8 <HAL_DMAEx_MultiBufferStart_IT+0x2d4>)
 810a910:	4a70      	ldr	r2, [pc, #448]	; (810aad4 <HAL_DMAEx_MultiBufferStart_IT+0x2c0>)
 810a912:	429d      	cmp	r5, r3
 810a914:	bf18      	it	ne
 810a916:	428d      	cmpne	r5, r1
 810a918:	bf14      	ite	ne
 810a91a:	2301      	movne	r3, #1
 810a91c:	2300      	moveq	r3, #0
 810a91e:	4295      	cmp	r5, r2
 810a920:	bf0c      	ite	eq
 810a922:	2300      	moveq	r3, #0
 810a924:	f003 0301 	andne.w	r3, r3, #1
 810a928:	b113      	cbz	r3, 810a930 <HAL_DMAEx_MultiBufferStart_IT+0x11c>
 810a92a:	4b6b      	ldr	r3, [pc, #428]	; (810aad8 <HAL_DMAEx_MultiBufferStart_IT+0x2c4>)
 810a92c:	429d      	cmp	r5, r3
 810a92e:	d15a      	bne.n	810a9e6 <HAL_DMAEx_MultiBufferStart_IT+0x1d2>
 810a930:	4b6a      	ldr	r3, [pc, #424]	; (810aadc <HAL_DMAEx_MultiBufferStart_IT+0x2c8>)
 810a932:	2120      	movs	r1, #32
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 810a934:	2210      	movs	r2, #16
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 810a936:	6099      	str	r1, [r3, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 810a938:	2108      	movs	r1, #8
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 810a93a:	609a      	str	r2, [r3, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 810a93c:	2204      	movs	r2, #4
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 810a93e:	6099      	str	r1, [r3, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 810a940:	609a      	str	r2, [r3, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 810a942:	2301      	movs	r3, #1
 810a944:	4a65      	ldr	r2, [pc, #404]	; (810aadc <HAL_DMAEx_MultiBufferStart_IT+0x2c8>)
 810a946:	6093      	str	r3, [r2, #8]
 810a948:	e7ba      	b.n	810a8c0 <HAL_DMAEx_MultiBufferStart_IT+0xac>
    hdma->Instance->PAR = DstAddress;
 810a94a:	f8c5 9008 	str.w	r9, [r5, #8]
    hdma->Instance->M0AR = SrcAddress;
 810a94e:	f8c5 800c 	str.w	r8, [r5, #12]
 810a952:	e793      	b.n	810a87c <HAL_DMAEx_MultiBufferStart_IT+0x68>
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 810a954:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 810a956:	2b00      	cmp	r3, #0
 810a958:	d1bd      	bne.n	810a8d6 <HAL_DMAEx_MultiBufferStart_IT+0xc2>
 810a95a:	e7c0      	b.n	810a8de <HAL_DMAEx_MultiBufferStart_IT+0xca>
  __HAL_LOCK(hdma);
 810a95c:	2002      	movs	r0, #2
 810a95e:	e778      	b.n	810a852 <HAL_DMAEx_MultiBufferStart_IT+0x3e>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 810a960:	4b62      	ldr	r3, [pc, #392]	; (810aaec <HAL_DMAEx_MultiBufferStart_IT+0x2d8>)
 810a962:	429d      	cmp	r5, r3
 810a964:	d91f      	bls.n	810a9a6 <HAL_DMAEx_MultiBufferStart_IT+0x192>
 810a966:	3b48      	subs	r3, #72	; 0x48
 810a968:	495f      	ldr	r1, [pc, #380]	; (810aae8 <HAL_DMAEx_MultiBufferStart_IT+0x2d4>)
 810a96a:	4a5a      	ldr	r2, [pc, #360]	; (810aad4 <HAL_DMAEx_MultiBufferStart_IT+0x2c0>)
 810a96c:	429d      	cmp	r5, r3
 810a96e:	bf18      	it	ne
 810a970:	428d      	cmpne	r5, r1
 810a972:	bf14      	ite	ne
 810a974:	2301      	movne	r3, #1
 810a976:	2300      	moveq	r3, #0
 810a978:	4295      	cmp	r5, r2
 810a97a:	bf0c      	ite	eq
 810a97c:	2300      	moveq	r3, #0
 810a97e:	f003 0301 	andne.w	r3, r3, #1
 810a982:	b11b      	cbz	r3, 810a98c <HAL_DMAEx_MultiBufferStart_IT+0x178>
 810a984:	4b54      	ldr	r3, [pc, #336]	; (810aad8 <HAL_DMAEx_MultiBufferStart_IT+0x2c4>)
 810a986:	429d      	cmp	r5, r3
 810a988:	f040 8152 	bne.w	810ac30 <HAL_DMAEx_MultiBufferStart_IT+0x41c>
 810a98c:	4b58      	ldr	r3, [pc, #352]	; (810aaf0 <HAL_DMAEx_MultiBufferStart_IT+0x2dc>)
 810a98e:	2120      	movs	r1, #32
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 810a990:	2210      	movs	r2, #16
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 810a992:	60d9      	str	r1, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 810a994:	2108      	movs	r1, #8
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 810a996:	60da      	str	r2, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 810a998:	2204      	movs	r2, #4
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 810a99a:	60d9      	str	r1, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 810a99c:	60da      	str	r2, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 810a99e:	2301      	movs	r3, #1
 810a9a0:	4a53      	ldr	r2, [pc, #332]	; (810aaf0 <HAL_DMAEx_MultiBufferStart_IT+0x2dc>)
 810a9a2:	60d3      	str	r3, [r2, #12]
 810a9a4:	e78c      	b.n	810a8c0 <HAL_DMAEx_MultiBufferStart_IT+0xac>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 810a9a6:	4b50      	ldr	r3, [pc, #320]	; (810aae8 <HAL_DMAEx_MultiBufferStart_IT+0x2d4>)
 810a9a8:	4949      	ldr	r1, [pc, #292]	; (810aad0 <HAL_DMAEx_MultiBufferStart_IT+0x2bc>)
 810a9aa:	4a4a      	ldr	r2, [pc, #296]	; (810aad4 <HAL_DMAEx_MultiBufferStart_IT+0x2c0>)
 810a9ac:	429d      	cmp	r5, r3
 810a9ae:	bf18      	it	ne
 810a9b0:	428d      	cmpne	r5, r1
 810a9b2:	bf14      	ite	ne
 810a9b4:	2301      	movne	r3, #1
 810a9b6:	2300      	moveq	r3, #0
 810a9b8:	4295      	cmp	r5, r2
 810a9ba:	bf0c      	ite	eq
 810a9bc:	2300      	moveq	r3, #0
 810a9be:	f003 0301 	andne.w	r3, r3, #1
 810a9c2:	b11b      	cbz	r3, 810a9cc <HAL_DMAEx_MultiBufferStart_IT+0x1b8>
 810a9c4:	4b44      	ldr	r3, [pc, #272]	; (810aad8 <HAL_DMAEx_MultiBufferStart_IT+0x2c4>)
 810a9c6:	429d      	cmp	r5, r3
 810a9c8:	f040 80be 	bne.w	810ab48 <HAL_DMAEx_MultiBufferStart_IT+0x334>
 810a9cc:	4b48      	ldr	r3, [pc, #288]	; (810aaf0 <HAL_DMAEx_MultiBufferStart_IT+0x2dc>)
 810a9ce:	2120      	movs	r1, #32
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 810a9d0:	2210      	movs	r2, #16
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 810a9d2:	6099      	str	r1, [r3, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 810a9d4:	2108      	movs	r1, #8
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 810a9d6:	609a      	str	r2, [r3, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 810a9d8:	2204      	movs	r2, #4
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 810a9da:	6099      	str	r1, [r3, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 810a9dc:	609a      	str	r2, [r3, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 810a9de:	2301      	movs	r3, #1
 810a9e0:	4a43      	ldr	r2, [pc, #268]	; (810aaf0 <HAL_DMAEx_MultiBufferStart_IT+0x2dc>)
 810a9e2:	6093      	str	r3, [r2, #8]
 810a9e4:	e76c      	b.n	810a8c0 <HAL_DMAEx_MultiBufferStart_IT+0xac>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 810a9e6:	3b48      	subs	r3, #72	; 0x48
 810a9e8:	f5a1 717a 	sub.w	r1, r1, #1000	; 0x3e8
 810a9ec:	3218      	adds	r2, #24
 810a9ee:	429d      	cmp	r5, r3
 810a9f0:	bf18      	it	ne
 810a9f2:	428d      	cmpne	r5, r1
 810a9f4:	bf14      	ite	ne
 810a9f6:	2301      	movne	r3, #1
 810a9f8:	2300      	moveq	r3, #0
 810a9fa:	4295      	cmp	r5, r2
 810a9fc:	bf0c      	ite	eq
 810a9fe:	2300      	moveq	r3, #0
 810aa00:	f003 0301 	andne.w	r3, r3, #1
 810aa04:	b11b      	cbz	r3, 810aa0e <HAL_DMAEx_MultiBufferStart_IT+0x1fa>
 810aa06:	4b3b      	ldr	r3, [pc, #236]	; (810aaf4 <HAL_DMAEx_MultiBufferStart_IT+0x2e0>)
 810aa08:	429d      	cmp	r5, r3
 810aa0a:	f040 8210 	bne.w	810ae2e <HAL_DMAEx_MultiBufferStart_IT+0x61a>
 810aa0e:	f44f 6100 	mov.w	r1, #2048	; 0x800
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 810aa12:	4b39      	ldr	r3, [pc, #228]	; (810aaf8 <HAL_DMAEx_MultiBufferStart_IT+0x2e4>)
 810aa14:	4839      	ldr	r0, [pc, #228]	; (810aafc <HAL_DMAEx_MultiBufferStart_IT+0x2e8>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 810aa16:	4a31      	ldr	r2, [pc, #196]	; (810aadc <HAL_DMAEx_MultiBufferStart_IT+0x2c8>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 810aa18:	429d      	cmp	r5, r3
 810aa1a:	bf18      	it	ne
 810aa1c:	4285      	cmpne	r5, r0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 810aa1e:	6091      	str	r1, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 810aa20:	f5a2 725e 	sub.w	r2, r2, #888	; 0x378
 810aa24:	bf14      	ite	ne
 810aa26:	2301      	movne	r3, #1
 810aa28:	2300      	moveq	r3, #0
 810aa2a:	4295      	cmp	r5, r2
 810aa2c:	bf0c      	ite	eq
 810aa2e:	2300      	moveq	r3, #0
 810aa30:	f003 0301 	andne.w	r3, r3, #1
 810aa34:	b11b      	cbz	r3, 810aa3e <HAL_DMAEx_MultiBufferStart_IT+0x22a>
 810aa36:	4b2f      	ldr	r3, [pc, #188]	; (810aaf4 <HAL_DMAEx_MultiBufferStart_IT+0x2e0>)
 810aa38:	429d      	cmp	r5, r3
 810aa3a:	f040 8212 	bne.w	810ae62 <HAL_DMAEx_MultiBufferStart_IT+0x64e>
 810aa3e:	f44f 6280 	mov.w	r2, #1024	; 0x400
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 810aa42:	4b2d      	ldr	r3, [pc, #180]	; (810aaf8 <HAL_DMAEx_MultiBufferStart_IT+0x2e4>)
 810aa44:	482d      	ldr	r0, [pc, #180]	; (810aafc <HAL_DMAEx_MultiBufferStart_IT+0x2e8>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 810aa46:	4925      	ldr	r1, [pc, #148]	; (810aadc <HAL_DMAEx_MultiBufferStart_IT+0x2c8>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 810aa48:	429d      	cmp	r5, r3
 810aa4a:	bf18      	it	ne
 810aa4c:	4285      	cmpne	r5, r0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 810aa4e:	608a      	str	r2, [r1, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 810aa50:	bf14      	ite	ne
 810aa52:	2301      	movne	r3, #1
 810aa54:	2300      	moveq	r3, #0
 810aa56:	4a2a      	ldr	r2, [pc, #168]	; (810ab00 <HAL_DMAEx_MultiBufferStart_IT+0x2ec>)
 810aa58:	4295      	cmp	r5, r2
 810aa5a:	bf0c      	ite	eq
 810aa5c:	2300      	moveq	r3, #0
 810aa5e:	f003 0301 	andne.w	r3, r3, #1
 810aa62:	b11b      	cbz	r3, 810aa6c <HAL_DMAEx_MultiBufferStart_IT+0x258>
 810aa64:	4b23      	ldr	r3, [pc, #140]	; (810aaf4 <HAL_DMAEx_MultiBufferStart_IT+0x2e0>)
 810aa66:	429d      	cmp	r5, r3
 810aa68:	f040 822b 	bne.w	810aec2 <HAL_DMAEx_MultiBufferStart_IT+0x6ae>
 810aa6c:	f44f 7200 	mov.w	r2, #512	; 0x200
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 810aa70:	4b22      	ldr	r3, [pc, #136]	; (810aafc <HAL_DMAEx_MultiBufferStart_IT+0x2e8>)
 810aa72:	4821      	ldr	r0, [pc, #132]	; (810aaf8 <HAL_DMAEx_MultiBufferStart_IT+0x2e4>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 810aa74:	4919      	ldr	r1, [pc, #100]	; (810aadc <HAL_DMAEx_MultiBufferStart_IT+0x2c8>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 810aa76:	429d      	cmp	r5, r3
 810aa78:	bf18      	it	ne
 810aa7a:	4285      	cmpne	r5, r0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 810aa7c:	608a      	str	r2, [r1, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 810aa7e:	bf14      	ite	ne
 810aa80:	2301      	movne	r3, #1
 810aa82:	2300      	moveq	r3, #0
 810aa84:	4a1e      	ldr	r2, [pc, #120]	; (810ab00 <HAL_DMAEx_MultiBufferStart_IT+0x2ec>)
 810aa86:	4295      	cmp	r5, r2
 810aa88:	bf0c      	ite	eq
 810aa8a:	2300      	moveq	r3, #0
 810aa8c:	f003 0301 	andne.w	r3, r3, #1
 810aa90:	b11b      	cbz	r3, 810aa9a <HAL_DMAEx_MultiBufferStart_IT+0x286>
 810aa92:	4b18      	ldr	r3, [pc, #96]	; (810aaf4 <HAL_DMAEx_MultiBufferStart_IT+0x2e0>)
 810aa94:	429d      	cmp	r5, r3
 810aa96:	f040 81fc 	bne.w	810ae92 <HAL_DMAEx_MultiBufferStart_IT+0x67e>
 810aa9a:	f44f 7280 	mov.w	r2, #256	; 0x100
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 810aa9e:	4b17      	ldr	r3, [pc, #92]	; (810aafc <HAL_DMAEx_MultiBufferStart_IT+0x2e8>)
 810aaa0:	4815      	ldr	r0, [pc, #84]	; (810aaf8 <HAL_DMAEx_MultiBufferStart_IT+0x2e4>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 810aaa2:	490e      	ldr	r1, [pc, #56]	; (810aadc <HAL_DMAEx_MultiBufferStart_IT+0x2c8>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 810aaa4:	429d      	cmp	r5, r3
 810aaa6:	bf18      	it	ne
 810aaa8:	4285      	cmpne	r5, r0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 810aaaa:	608a      	str	r2, [r1, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 810aaac:	bf14      	ite	ne
 810aaae:	2301      	movne	r3, #1
 810aab0:	2300      	moveq	r3, #0
 810aab2:	4a13      	ldr	r2, [pc, #76]	; (810ab00 <HAL_DMAEx_MultiBufferStart_IT+0x2ec>)
 810aab4:	4295      	cmp	r5, r2
 810aab6:	bf0c      	ite	eq
 810aab8:	2300      	moveq	r3, #0
 810aaba:	f003 0301 	andne.w	r3, r3, #1
 810aabe:	b11b      	cbz	r3, 810aac8 <HAL_DMAEx_MultiBufferStart_IT+0x2b4>
 810aac0:	4b0c      	ldr	r3, [pc, #48]	; (810aaf4 <HAL_DMAEx_MultiBufferStart_IT+0x2e0>)
 810aac2:	429d      	cmp	r5, r3
 810aac4:	f040 8215 	bne.w	810aef2 <HAL_DMAEx_MultiBufferStart_IT+0x6de>
 810aac8:	2340      	movs	r3, #64	; 0x40
 810aaca:	e73b      	b.n	810a944 <HAL_DMAEx_MultiBufferStart_IT+0x130>
 810aacc:	40026458 	.word	0x40026458
 810aad0:	40026010 	.word	0x40026010
 810aad4:	40026070 	.word	0x40026070
 810aad8:	40026470 	.word	0x40026470
 810aadc:	40026400 	.word	0x40026400
 810aae0:	0812dddc 	.word	0x0812dddc
 810aae4:	400260b8 	.word	0x400260b8
 810aae8:	40026410 	.word	0x40026410
 810aaec:	40026058 	.word	0x40026058
 810aaf0:	40026000 	.word	0x40026000
 810aaf4:	40026488 	.word	0x40026488
 810aaf8:	40026028 	.word	0x40026028
 810aafc:	40026428 	.word	0x40026428
 810ab00:	40026088 	.word	0x40026088
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 810ab04:	3b48      	subs	r3, #72	; 0x48
 810ab06:	3118      	adds	r1, #24
 810ab08:	3218      	adds	r2, #24
 810ab0a:	429d      	cmp	r5, r3
 810ab0c:	bf18      	it	ne
 810ab0e:	428d      	cmpne	r5, r1
 810ab10:	bf14      	ite	ne
 810ab12:	2301      	movne	r3, #1
 810ab14:	2300      	moveq	r3, #0
 810ab16:	4295      	cmp	r5, r2
 810ab18:	bf0c      	ite	eq
 810ab1a:	2300      	moveq	r3, #0
 810ab1c:	f003 0301 	andne.w	r3, r3, #1
 810ab20:	b11b      	cbz	r3, 810ab2a <HAL_DMAEx_MultiBufferStart_IT+0x316>
 810ab22:	4b7d      	ldr	r3, [pc, #500]	; (810ad18 <HAL_DMAEx_MultiBufferStart_IT+0x504>)
 810ab24:	429d      	cmp	r5, r3
 810ab26:	f040 8103 	bne.w	810ad30 <HAL_DMAEx_MultiBufferStart_IT+0x51c>
 810ab2a:	4b7c      	ldr	r3, [pc, #496]	; (810ad1c <HAL_DMAEx_MultiBufferStart_IT+0x508>)
 810ab2c:	f44f 6100 	mov.w	r1, #2048	; 0x800
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 810ab30:	f44f 6280 	mov.w	r2, #1024	; 0x400
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 810ab34:	60d9      	str	r1, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 810ab36:	f44f 7100 	mov.w	r1, #512	; 0x200
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 810ab3a:	60da      	str	r2, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 810ab3c:	f44f 7280 	mov.w	r2, #256	; 0x100
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 810ab40:	60d9      	str	r1, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 810ab42:	60da      	str	r2, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 810ab44:	2240      	movs	r2, #64	; 0x40
 810ab46:	e6b9      	b.n	810a8bc <HAL_DMAEx_MultiBufferStart_IT+0xa8>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 810ab48:	f5a3 6389 	sub.w	r3, r3, #1096	; 0x448
 810ab4c:	f501 6183 	add.w	r1, r1, #1048	; 0x418
 810ab50:	3218      	adds	r2, #24
 810ab52:	429d      	cmp	r5, r3
 810ab54:	bf18      	it	ne
 810ab56:	428d      	cmpne	r5, r1
 810ab58:	bf14      	ite	ne
 810ab5a:	2301      	movne	r3, #1
 810ab5c:	2300      	moveq	r3, #0
 810ab5e:	4295      	cmp	r5, r2
 810ab60:	bf0c      	ite	eq
 810ab62:	2300      	moveq	r3, #0
 810ab64:	f003 0301 	andne.w	r3, r3, #1
 810ab68:	b11b      	cbz	r3, 810ab72 <HAL_DMAEx_MultiBufferStart_IT+0x35e>
 810ab6a:	4b6b      	ldr	r3, [pc, #428]	; (810ad18 <HAL_DMAEx_MultiBufferStart_IT+0x504>)
 810ab6c:	429d      	cmp	r5, r3
 810ab6e:	f040 81d8 	bne.w	810af22 <HAL_DMAEx_MultiBufferStart_IT+0x70e>
 810ab72:	f44f 6100 	mov.w	r1, #2048	; 0x800
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 810ab76:	4b6a      	ldr	r3, [pc, #424]	; (810ad20 <HAL_DMAEx_MultiBufferStart_IT+0x50c>)
 810ab78:	486a      	ldr	r0, [pc, #424]	; (810ad24 <HAL_DMAEx_MultiBufferStart_IT+0x510>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 810ab7a:	4a6b      	ldr	r2, [pc, #428]	; (810ad28 <HAL_DMAEx_MultiBufferStart_IT+0x514>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 810ab7c:	429d      	cmp	r5, r3
 810ab7e:	bf18      	it	ne
 810ab80:	4285      	cmpne	r5, r0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 810ab82:	6091      	str	r1, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 810ab84:	f102 0288 	add.w	r2, r2, #136	; 0x88
 810ab88:	bf14      	ite	ne
 810ab8a:	2301      	movne	r3, #1
 810ab8c:	2300      	moveq	r3, #0
 810ab8e:	4295      	cmp	r5, r2
 810ab90:	bf0c      	ite	eq
 810ab92:	2300      	moveq	r3, #0
 810ab94:	f003 0301 	andne.w	r3, r3, #1
 810ab98:	b11b      	cbz	r3, 810aba2 <HAL_DMAEx_MultiBufferStart_IT+0x38e>
 810ab9a:	4b5f      	ldr	r3, [pc, #380]	; (810ad18 <HAL_DMAEx_MultiBufferStart_IT+0x504>)
 810ab9c:	429d      	cmp	r5, r3
 810ab9e:	f040 81d9 	bne.w	810af54 <HAL_DMAEx_MultiBufferStart_IT+0x740>
 810aba2:	f44f 6280 	mov.w	r2, #1024	; 0x400
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 810aba6:	4b5e      	ldr	r3, [pc, #376]	; (810ad20 <HAL_DMAEx_MultiBufferStart_IT+0x50c>)
 810aba8:	485e      	ldr	r0, [pc, #376]	; (810ad24 <HAL_DMAEx_MultiBufferStart_IT+0x510>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 810abaa:	495f      	ldr	r1, [pc, #380]	; (810ad28 <HAL_DMAEx_MultiBufferStart_IT+0x514>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 810abac:	429d      	cmp	r5, r3
 810abae:	bf18      	it	ne
 810abb0:	4285      	cmpne	r5, r0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 810abb2:	608a      	str	r2, [r1, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 810abb4:	bf14      	ite	ne
 810abb6:	2301      	movne	r3, #1
 810abb8:	2300      	moveq	r3, #0
 810abba:	4a5c      	ldr	r2, [pc, #368]	; (810ad2c <HAL_DMAEx_MultiBufferStart_IT+0x518>)
 810abbc:	4295      	cmp	r5, r2
 810abbe:	bf0c      	ite	eq
 810abc0:	2300      	moveq	r3, #0
 810abc2:	f003 0301 	andne.w	r3, r3, #1
 810abc6:	b11b      	cbz	r3, 810abd0 <HAL_DMAEx_MultiBufferStart_IT+0x3bc>
 810abc8:	4b53      	ldr	r3, [pc, #332]	; (810ad18 <HAL_DMAEx_MultiBufferStart_IT+0x504>)
 810abca:	429d      	cmp	r5, r3
 810abcc:	f040 822c 	bne.w	810b028 <HAL_DMAEx_MultiBufferStart_IT+0x814>
 810abd0:	f44f 7200 	mov.w	r2, #512	; 0x200
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 810abd4:	4b53      	ldr	r3, [pc, #332]	; (810ad24 <HAL_DMAEx_MultiBufferStart_IT+0x510>)
 810abd6:	4852      	ldr	r0, [pc, #328]	; (810ad20 <HAL_DMAEx_MultiBufferStart_IT+0x50c>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 810abd8:	4953      	ldr	r1, [pc, #332]	; (810ad28 <HAL_DMAEx_MultiBufferStart_IT+0x514>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 810abda:	429d      	cmp	r5, r3
 810abdc:	bf18      	it	ne
 810abde:	4285      	cmpne	r5, r0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 810abe0:	608a      	str	r2, [r1, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 810abe2:	bf14      	ite	ne
 810abe4:	2301      	movne	r3, #1
 810abe6:	2300      	moveq	r3, #0
 810abe8:	4a50      	ldr	r2, [pc, #320]	; (810ad2c <HAL_DMAEx_MultiBufferStart_IT+0x518>)
 810abea:	4295      	cmp	r5, r2
 810abec:	bf0c      	ite	eq
 810abee:	2300      	moveq	r3, #0
 810abf0:	f003 0301 	andne.w	r3, r3, #1
 810abf4:	b11b      	cbz	r3, 810abfe <HAL_DMAEx_MultiBufferStart_IT+0x3ea>
 810abf6:	4b48      	ldr	r3, [pc, #288]	; (810ad18 <HAL_DMAEx_MultiBufferStart_IT+0x504>)
 810abf8:	429d      	cmp	r5, r3
 810abfa:	f040 81db 	bne.w	810afb4 <HAL_DMAEx_MultiBufferStart_IT+0x7a0>
 810abfe:	f44f 7280 	mov.w	r2, #256	; 0x100
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 810ac02:	4b47      	ldr	r3, [pc, #284]	; (810ad20 <HAL_DMAEx_MultiBufferStart_IT+0x50c>)
 810ac04:	4847      	ldr	r0, [pc, #284]	; (810ad24 <HAL_DMAEx_MultiBufferStart_IT+0x510>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 810ac06:	4948      	ldr	r1, [pc, #288]	; (810ad28 <HAL_DMAEx_MultiBufferStart_IT+0x514>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 810ac08:	429d      	cmp	r5, r3
 810ac0a:	bf18      	it	ne
 810ac0c:	4285      	cmpne	r5, r0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 810ac0e:	608a      	str	r2, [r1, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 810ac10:	bf14      	ite	ne
 810ac12:	2301      	movne	r3, #1
 810ac14:	2300      	moveq	r3, #0
 810ac16:	4a45      	ldr	r2, [pc, #276]	; (810ad2c <HAL_DMAEx_MultiBufferStart_IT+0x518>)
 810ac18:	4295      	cmp	r5, r2
 810ac1a:	bf0c      	ite	eq
 810ac1c:	2300      	moveq	r3, #0
 810ac1e:	f003 0301 	andne.w	r3, r3, #1
 810ac22:	b11b      	cbz	r3, 810ac2c <HAL_DMAEx_MultiBufferStart_IT+0x418>
 810ac24:	4b3c      	ldr	r3, [pc, #240]	; (810ad18 <HAL_DMAEx_MultiBufferStart_IT+0x504>)
 810ac26:	429d      	cmp	r5, r3
 810ac28:	f040 822d 	bne.w	810b086 <HAL_DMAEx_MultiBufferStart_IT+0x872>
 810ac2c:	2340      	movs	r3, #64	; 0x40
 810ac2e:	e6d7      	b.n	810a9e0 <HAL_DMAEx_MultiBufferStart_IT+0x1cc>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 810ac30:	3b48      	subs	r3, #72	; 0x48
 810ac32:	f5a1 717a 	sub.w	r1, r1, #1000	; 0x3e8
 810ac36:	3218      	adds	r2, #24
 810ac38:	429d      	cmp	r5, r3
 810ac3a:	bf18      	it	ne
 810ac3c:	428d      	cmpne	r5, r1
 810ac3e:	bf14      	ite	ne
 810ac40:	2301      	movne	r3, #1
 810ac42:	2300      	moveq	r3, #0
 810ac44:	4295      	cmp	r5, r2
 810ac46:	bf0c      	ite	eq
 810ac48:	2300      	moveq	r3, #0
 810ac4a:	f003 0301 	andne.w	r3, r3, #1
 810ac4e:	b11b      	cbz	r3, 810ac58 <HAL_DMAEx_MultiBufferStart_IT+0x444>
 810ac50:	4b31      	ldr	r3, [pc, #196]	; (810ad18 <HAL_DMAEx_MultiBufferStart_IT+0x504>)
 810ac52:	429d      	cmp	r5, r3
 810ac54:	f040 81d0 	bne.w	810aff8 <HAL_DMAEx_MultiBufferStart_IT+0x7e4>
 810ac58:	f44f 6100 	mov.w	r1, #2048	; 0x800
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 810ac5c:	4b31      	ldr	r3, [pc, #196]	; (810ad24 <HAL_DMAEx_MultiBufferStart_IT+0x510>)
 810ac5e:	4830      	ldr	r0, [pc, #192]	; (810ad20 <HAL_DMAEx_MultiBufferStart_IT+0x50c>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 810ac60:	4a31      	ldr	r2, [pc, #196]	; (810ad28 <HAL_DMAEx_MultiBufferStart_IT+0x514>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 810ac62:	429d      	cmp	r5, r3
 810ac64:	bf18      	it	ne
 810ac66:	4285      	cmpne	r5, r0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 810ac68:	60d1      	str	r1, [r2, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 810ac6a:	f102 0288 	add.w	r2, r2, #136	; 0x88
 810ac6e:	bf14      	ite	ne
 810ac70:	2301      	movne	r3, #1
 810ac72:	2300      	moveq	r3, #0
 810ac74:	4295      	cmp	r5, r2
 810ac76:	bf0c      	ite	eq
 810ac78:	2300      	moveq	r3, #0
 810ac7a:	f003 0301 	andne.w	r3, r3, #1
 810ac7e:	b11b      	cbz	r3, 810ac88 <HAL_DMAEx_MultiBufferStart_IT+0x474>
 810ac80:	4b25      	ldr	r3, [pc, #148]	; (810ad18 <HAL_DMAEx_MultiBufferStart_IT+0x504>)
 810ac82:	429d      	cmp	r5, r3
 810ac84:	f040 817e 	bne.w	810af84 <HAL_DMAEx_MultiBufferStart_IT+0x770>
 810ac88:	f44f 6280 	mov.w	r2, #1024	; 0x400
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 810ac8c:	4b24      	ldr	r3, [pc, #144]	; (810ad20 <HAL_DMAEx_MultiBufferStart_IT+0x50c>)
 810ac8e:	4825      	ldr	r0, [pc, #148]	; (810ad24 <HAL_DMAEx_MultiBufferStart_IT+0x510>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 810ac90:	4925      	ldr	r1, [pc, #148]	; (810ad28 <HAL_DMAEx_MultiBufferStart_IT+0x514>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 810ac92:	429d      	cmp	r5, r3
 810ac94:	bf18      	it	ne
 810ac96:	4285      	cmpne	r5, r0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 810ac98:	60ca      	str	r2, [r1, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 810ac9a:	bf14      	ite	ne
 810ac9c:	2301      	movne	r3, #1
 810ac9e:	2300      	moveq	r3, #0
 810aca0:	4a22      	ldr	r2, [pc, #136]	; (810ad2c <HAL_DMAEx_MultiBufferStart_IT+0x518>)
 810aca2:	4295      	cmp	r5, r2
 810aca4:	bf0c      	ite	eq
 810aca6:	2300      	moveq	r3, #0
 810aca8:	f003 0301 	andne.w	r3, r3, #1
 810acac:	b11b      	cbz	r3, 810acb6 <HAL_DMAEx_MultiBufferStart_IT+0x4a2>
 810acae:	4b1a      	ldr	r3, [pc, #104]	; (810ad18 <HAL_DMAEx_MultiBufferStart_IT+0x504>)
 810acb0:	429d      	cmp	r5, r3
 810acb2:	f040 81fe 	bne.w	810b0b2 <HAL_DMAEx_MultiBufferStart_IT+0x89e>
 810acb6:	f44f 7200 	mov.w	r2, #512	; 0x200
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 810acba:	4b1a      	ldr	r3, [pc, #104]	; (810ad24 <HAL_DMAEx_MultiBufferStart_IT+0x510>)
 810acbc:	4818      	ldr	r0, [pc, #96]	; (810ad20 <HAL_DMAEx_MultiBufferStart_IT+0x50c>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 810acbe:	491a      	ldr	r1, [pc, #104]	; (810ad28 <HAL_DMAEx_MultiBufferStart_IT+0x514>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 810acc0:	429d      	cmp	r5, r3
 810acc2:	bf18      	it	ne
 810acc4:	4285      	cmpne	r5, r0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 810acc6:	60ca      	str	r2, [r1, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 810acc8:	bf14      	ite	ne
 810acca:	2301      	movne	r3, #1
 810accc:	2300      	moveq	r3, #0
 810acce:	4a17      	ldr	r2, [pc, #92]	; (810ad2c <HAL_DMAEx_MultiBufferStart_IT+0x518>)
 810acd0:	4295      	cmp	r5, r2
 810acd2:	bf0c      	ite	eq
 810acd4:	2300      	moveq	r3, #0
 810acd6:	f003 0301 	andne.w	r3, r3, #1
 810acda:	b11b      	cbz	r3, 810ace4 <HAL_DMAEx_MultiBufferStart_IT+0x4d0>
 810acdc:	4b0e      	ldr	r3, [pc, #56]	; (810ad18 <HAL_DMAEx_MultiBufferStart_IT+0x504>)
 810acde:	429d      	cmp	r5, r3
 810ace0:	f040 81ba 	bne.w	810b058 <HAL_DMAEx_MultiBufferStart_IT+0x844>
 810ace4:	f44f 7280 	mov.w	r2, #256	; 0x100
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 810ace8:	4b0e      	ldr	r3, [pc, #56]	; (810ad24 <HAL_DMAEx_MultiBufferStart_IT+0x510>)
 810acea:	480d      	ldr	r0, [pc, #52]	; (810ad20 <HAL_DMAEx_MultiBufferStart_IT+0x50c>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 810acec:	490e      	ldr	r1, [pc, #56]	; (810ad28 <HAL_DMAEx_MultiBufferStart_IT+0x514>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 810acee:	429d      	cmp	r5, r3
 810acf0:	bf18      	it	ne
 810acf2:	4285      	cmpne	r5, r0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 810acf4:	60ca      	str	r2, [r1, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 810acf6:	bf14      	ite	ne
 810acf8:	2301      	movne	r3, #1
 810acfa:	2300      	moveq	r3, #0
 810acfc:	4a0b      	ldr	r2, [pc, #44]	; (810ad2c <HAL_DMAEx_MultiBufferStart_IT+0x518>)
 810acfe:	4295      	cmp	r5, r2
 810ad00:	bf0c      	ite	eq
 810ad02:	2300      	moveq	r3, #0
 810ad04:	f003 0301 	andne.w	r3, r3, #1
 810ad08:	b11b      	cbz	r3, 810ad12 <HAL_DMAEx_MultiBufferStart_IT+0x4fe>
 810ad0a:	4b03      	ldr	r3, [pc, #12]	; (810ad18 <HAL_DMAEx_MultiBufferStart_IT+0x504>)
 810ad0c:	429d      	cmp	r5, r3
 810ad0e:	f040 81e6 	bne.w	810b0de <HAL_DMAEx_MultiBufferStart_IT+0x8ca>
 810ad12:	2340      	movs	r3, #64	; 0x40
 810ad14:	e644      	b.n	810a9a0 <HAL_DMAEx_MultiBufferStart_IT+0x18c>
 810ad16:	bf00      	nop
 810ad18:	40026488 	.word	0x40026488
 810ad1c:	40026400 	.word	0x40026400
 810ad20:	40026428 	.word	0x40026428
 810ad24:	40026028 	.word	0x40026028
 810ad28:	40026000 	.word	0x40026000
 810ad2c:	40026088 	.word	0x40026088
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 810ad30:	f5a3 6389 	sub.w	r3, r3, #1096	; 0x448
 810ad34:	f501 6183 	add.w	r1, r1, #1048	; 0x418
 810ad38:	3218      	adds	r2, #24
 810ad3a:	429d      	cmp	r5, r3
 810ad3c:	bf18      	it	ne
 810ad3e:	428d      	cmpne	r5, r1
 810ad40:	bf14      	ite	ne
 810ad42:	2301      	movne	r3, #1
 810ad44:	2300      	moveq	r3, #0
 810ad46:	4295      	cmp	r5, r2
 810ad48:	bf0c      	ite	eq
 810ad4a:	2300      	moveq	r3, #0
 810ad4c:	f003 0301 	andne.w	r3, r3, #1
 810ad50:	2b00      	cmp	r3, #0
 810ad52:	f000 81e6 	beq.w	810b122 <HAL_DMAEx_MultiBufferStart_IT+0x90e>
 810ad56:	4ba3      	ldr	r3, [pc, #652]	; (810afe4 <HAL_DMAEx_MultiBufferStart_IT+0x7d0>)
 810ad58:	429d      	cmp	r5, r3
 810ad5a:	f000 81e2 	beq.w	810b122 <HAL_DMAEx_MultiBufferStart_IT+0x90e>
 810ad5e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 810ad62:	4ba1      	ldr	r3, [pc, #644]	; (810afe8 <HAL_DMAEx_MultiBufferStart_IT+0x7d4>)
 810ad64:	48a1      	ldr	r0, [pc, #644]	; (810afec <HAL_DMAEx_MultiBufferStart_IT+0x7d8>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 810ad66:	4aa2      	ldr	r2, [pc, #648]	; (810aff0 <HAL_DMAEx_MultiBufferStart_IT+0x7dc>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 810ad68:	429d      	cmp	r5, r3
 810ad6a:	bf18      	it	ne
 810ad6c:	4285      	cmpne	r5, r0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 810ad6e:	60d1      	str	r1, [r2, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 810ad70:	f5a2 7258 	sub.w	r2, r2, #864	; 0x360
 810ad74:	bf14      	ite	ne
 810ad76:	2301      	movne	r3, #1
 810ad78:	2300      	moveq	r3, #0
 810ad7a:	4295      	cmp	r5, r2
 810ad7c:	bf0c      	ite	eq
 810ad7e:	2300      	moveq	r3, #0
 810ad80:	f003 0301 	andne.w	r3, r3, #1
 810ad84:	2b00      	cmp	r3, #0
 810ad86:	f000 81c9 	beq.w	810b11c <HAL_DMAEx_MultiBufferStart_IT+0x908>
 810ad8a:	4b96      	ldr	r3, [pc, #600]	; (810afe4 <HAL_DMAEx_MultiBufferStart_IT+0x7d0>)
 810ad8c:	429d      	cmp	r5, r3
 810ad8e:	f000 81c5 	beq.w	810b11c <HAL_DMAEx_MultiBufferStart_IT+0x908>
 810ad92:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 810ad96:	4b94      	ldr	r3, [pc, #592]	; (810afe8 <HAL_DMAEx_MultiBufferStart_IT+0x7d4>)
 810ad98:	4894      	ldr	r0, [pc, #592]	; (810afec <HAL_DMAEx_MultiBufferStart_IT+0x7d8>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 810ad9a:	4995      	ldr	r1, [pc, #596]	; (810aff0 <HAL_DMAEx_MultiBufferStart_IT+0x7dc>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 810ad9c:	429d      	cmp	r5, r3
 810ad9e:	bf18      	it	ne
 810ada0:	4285      	cmpne	r5, r0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 810ada2:	60ca      	str	r2, [r1, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 810ada4:	bf14      	ite	ne
 810ada6:	2301      	movne	r3, #1
 810ada8:	2300      	moveq	r3, #0
 810adaa:	4a92      	ldr	r2, [pc, #584]	; (810aff4 <HAL_DMAEx_MultiBufferStart_IT+0x7e0>)
 810adac:	4295      	cmp	r5, r2
 810adae:	bf0c      	ite	eq
 810adb0:	2300      	moveq	r3, #0
 810adb2:	f003 0301 	andne.w	r3, r3, #1
 810adb6:	2b00      	cmp	r3, #0
 810adb8:	f000 81ad 	beq.w	810b116 <HAL_DMAEx_MultiBufferStart_IT+0x902>
 810adbc:	4b89      	ldr	r3, [pc, #548]	; (810afe4 <HAL_DMAEx_MultiBufferStart_IT+0x7d0>)
 810adbe:	429d      	cmp	r5, r3
 810adc0:	f000 81a9 	beq.w	810b116 <HAL_DMAEx_MultiBufferStart_IT+0x902>
 810adc4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 810adc8:	4b87      	ldr	r3, [pc, #540]	; (810afe8 <HAL_DMAEx_MultiBufferStart_IT+0x7d4>)
 810adca:	4888      	ldr	r0, [pc, #544]	; (810afec <HAL_DMAEx_MultiBufferStart_IT+0x7d8>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 810adcc:	4988      	ldr	r1, [pc, #544]	; (810aff0 <HAL_DMAEx_MultiBufferStart_IT+0x7dc>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 810adce:	429d      	cmp	r5, r3
 810add0:	bf18      	it	ne
 810add2:	4285      	cmpne	r5, r0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 810add4:	60ca      	str	r2, [r1, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 810add6:	bf14      	ite	ne
 810add8:	2301      	movne	r3, #1
 810adda:	2300      	moveq	r3, #0
 810addc:	4a85      	ldr	r2, [pc, #532]	; (810aff4 <HAL_DMAEx_MultiBufferStart_IT+0x7e0>)
 810adde:	4295      	cmp	r5, r2
 810ade0:	bf0c      	ite	eq
 810ade2:	2300      	moveq	r3, #0
 810ade4:	f003 0301 	andne.w	r3, r3, #1
 810ade8:	2b00      	cmp	r3, #0
 810adea:	f000 8191 	beq.w	810b110 <HAL_DMAEx_MultiBufferStart_IT+0x8fc>
 810adee:	4b7d      	ldr	r3, [pc, #500]	; (810afe4 <HAL_DMAEx_MultiBufferStart_IT+0x7d0>)
 810adf0:	429d      	cmp	r5, r3
 810adf2:	f000 818d 	beq.w	810b110 <HAL_DMAEx_MultiBufferStart_IT+0x8fc>
 810adf6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 810adfa:	4b7b      	ldr	r3, [pc, #492]	; (810afe8 <HAL_DMAEx_MultiBufferStart_IT+0x7d4>)
 810adfc:	487b      	ldr	r0, [pc, #492]	; (810afec <HAL_DMAEx_MultiBufferStart_IT+0x7d8>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 810adfe:	497c      	ldr	r1, [pc, #496]	; (810aff0 <HAL_DMAEx_MultiBufferStart_IT+0x7dc>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 810ae00:	429d      	cmp	r5, r3
 810ae02:	bf18      	it	ne
 810ae04:	4285      	cmpne	r5, r0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 810ae06:	60ca      	str	r2, [r1, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 810ae08:	bf14      	ite	ne
 810ae0a:	2301      	movne	r3, #1
 810ae0c:	2300      	moveq	r3, #0
 810ae0e:	4a79      	ldr	r2, [pc, #484]	; (810aff4 <HAL_DMAEx_MultiBufferStart_IT+0x7e0>)
 810ae10:	4295      	cmp	r5, r2
 810ae12:	bf0c      	ite	eq
 810ae14:	2300      	moveq	r3, #0
 810ae16:	f003 0301 	andne.w	r3, r3, #1
 810ae1a:	2b00      	cmp	r3, #0
 810ae1c:	f000 8174 	beq.w	810b108 <HAL_DMAEx_MultiBufferStart_IT+0x8f4>
 810ae20:	4b70      	ldr	r3, [pc, #448]	; (810afe4 <HAL_DMAEx_MultiBufferStart_IT+0x7d0>)
 810ae22:	429d      	cmp	r5, r3
 810ae24:	f000 8170 	beq.w	810b108 <HAL_DMAEx_MultiBufferStart_IT+0x8f4>
 810ae28:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 810ae2c:	e546      	b.n	810a8bc <HAL_DMAEx_MultiBufferStart_IT+0xa8>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 810ae2e:	f5a3 6389 	sub.w	r3, r3, #1096	; 0x448
 810ae32:	f501 6183 	add.w	r1, r1, #1048	; 0x418
 810ae36:	3218      	adds	r2, #24
 810ae38:	429d      	cmp	r5, r3
 810ae3a:	bf18      	it	ne
 810ae3c:	428d      	cmpne	r5, r1
 810ae3e:	bf14      	ite	ne
 810ae40:	2301      	movne	r3, #1
 810ae42:	2300      	moveq	r3, #0
 810ae44:	4295      	cmp	r5, r2
 810ae46:	bf0c      	ite	eq
 810ae48:	2300      	moveq	r3, #0
 810ae4a:	f003 0301 	andne.w	r3, r3, #1
 810ae4e:	2b00      	cmp	r3, #0
 810ae50:	f000 816d 	beq.w	810b12e <HAL_DMAEx_MultiBufferStart_IT+0x91a>
 810ae54:	4b63      	ldr	r3, [pc, #396]	; (810afe4 <HAL_DMAEx_MultiBufferStart_IT+0x7d0>)
 810ae56:	429d      	cmp	r5, r3
 810ae58:	f000 8169 	beq.w	810b12e <HAL_DMAEx_MultiBufferStart_IT+0x91a>
 810ae5c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
 810ae60:	e5d7      	b.n	810aa12 <HAL_DMAEx_MultiBufferStart_IT+0x1fe>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 810ae62:	4b62      	ldr	r3, [pc, #392]	; (810afec <HAL_DMAEx_MultiBufferStart_IT+0x7d8>)
 810ae64:	4960      	ldr	r1, [pc, #384]	; (810afe8 <HAL_DMAEx_MultiBufferStart_IT+0x7d4>)
 810ae66:	4a63      	ldr	r2, [pc, #396]	; (810aff4 <HAL_DMAEx_MultiBufferStart_IT+0x7e0>)
 810ae68:	429d      	cmp	r5, r3
 810ae6a:	bf18      	it	ne
 810ae6c:	428d      	cmpne	r5, r1
 810ae6e:	bf14      	ite	ne
 810ae70:	2301      	movne	r3, #1
 810ae72:	2300      	moveq	r3, #0
 810ae74:	4295      	cmp	r5, r2
 810ae76:	bf0c      	ite	eq
 810ae78:	2300      	moveq	r3, #0
 810ae7a:	f003 0301 	andne.w	r3, r3, #1
 810ae7e:	2b00      	cmp	r3, #0
 810ae80:	f000 815b 	beq.w	810b13a <HAL_DMAEx_MultiBufferStart_IT+0x926>
 810ae84:	4b57      	ldr	r3, [pc, #348]	; (810afe4 <HAL_DMAEx_MultiBufferStart_IT+0x7d0>)
 810ae86:	429d      	cmp	r5, r3
 810ae88:	f000 8157 	beq.w	810b13a <HAL_DMAEx_MultiBufferStart_IT+0x926>
 810ae8c:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 810ae90:	e5d7      	b.n	810aa42 <HAL_DMAEx_MultiBufferStart_IT+0x22e>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 810ae92:	4b55      	ldr	r3, [pc, #340]	; (810afe8 <HAL_DMAEx_MultiBufferStart_IT+0x7d4>)
 810ae94:	4955      	ldr	r1, [pc, #340]	; (810afec <HAL_DMAEx_MultiBufferStart_IT+0x7d8>)
 810ae96:	4a57      	ldr	r2, [pc, #348]	; (810aff4 <HAL_DMAEx_MultiBufferStart_IT+0x7e0>)
 810ae98:	429d      	cmp	r5, r3
 810ae9a:	bf18      	it	ne
 810ae9c:	428d      	cmpne	r5, r1
 810ae9e:	bf14      	ite	ne
 810aea0:	2301      	movne	r3, #1
 810aea2:	2300      	moveq	r3, #0
 810aea4:	4295      	cmp	r5, r2
 810aea6:	bf0c      	ite	eq
 810aea8:	2300      	moveq	r3, #0
 810aeaa:	f003 0301 	andne.w	r3, r3, #1
 810aeae:	2b00      	cmp	r3, #0
 810aeb0:	f000 8140 	beq.w	810b134 <HAL_DMAEx_MultiBufferStart_IT+0x920>
 810aeb4:	4b4b      	ldr	r3, [pc, #300]	; (810afe4 <HAL_DMAEx_MultiBufferStart_IT+0x7d0>)
 810aeb6:	429d      	cmp	r5, r3
 810aeb8:	f000 813c 	beq.w	810b134 <HAL_DMAEx_MultiBufferStart_IT+0x920>
 810aebc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 810aec0:	e5ed      	b.n	810aa9e <HAL_DMAEx_MultiBufferStart_IT+0x28a>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 810aec2:	4b49      	ldr	r3, [pc, #292]	; (810afe8 <HAL_DMAEx_MultiBufferStart_IT+0x7d4>)
 810aec4:	4949      	ldr	r1, [pc, #292]	; (810afec <HAL_DMAEx_MultiBufferStart_IT+0x7d8>)
 810aec6:	4a4b      	ldr	r2, [pc, #300]	; (810aff4 <HAL_DMAEx_MultiBufferStart_IT+0x7e0>)
 810aec8:	429d      	cmp	r5, r3
 810aeca:	bf18      	it	ne
 810aecc:	428d      	cmpne	r5, r1
 810aece:	bf14      	ite	ne
 810aed0:	2301      	movne	r3, #1
 810aed2:	2300      	moveq	r3, #0
 810aed4:	4295      	cmp	r5, r2
 810aed6:	bf0c      	ite	eq
 810aed8:	2300      	moveq	r3, #0
 810aeda:	f003 0301 	andne.w	r3, r3, #1
 810aede:	2b00      	cmp	r3, #0
 810aee0:	f000 812e 	beq.w	810b140 <HAL_DMAEx_MultiBufferStart_IT+0x92c>
 810aee4:	4b3f      	ldr	r3, [pc, #252]	; (810afe4 <HAL_DMAEx_MultiBufferStart_IT+0x7d0>)
 810aee6:	429d      	cmp	r5, r3
 810aee8:	f000 812a 	beq.w	810b140 <HAL_DMAEx_MultiBufferStart_IT+0x92c>
 810aeec:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 810aef0:	e5be      	b.n	810aa70 <HAL_DMAEx_MultiBufferStart_IT+0x25c>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 810aef2:	4b3d      	ldr	r3, [pc, #244]	; (810afe8 <HAL_DMAEx_MultiBufferStart_IT+0x7d4>)
 810aef4:	493d      	ldr	r1, [pc, #244]	; (810afec <HAL_DMAEx_MultiBufferStart_IT+0x7d8>)
 810aef6:	4a3f      	ldr	r2, [pc, #252]	; (810aff4 <HAL_DMAEx_MultiBufferStart_IT+0x7e0>)
 810aef8:	429d      	cmp	r5, r3
 810aefa:	bf18      	it	ne
 810aefc:	428d      	cmpne	r5, r1
 810aefe:	bf14      	ite	ne
 810af00:	2301      	movne	r3, #1
 810af02:	2300      	moveq	r3, #0
 810af04:	4295      	cmp	r5, r2
 810af06:	bf0c      	ite	eq
 810af08:	2300      	moveq	r3, #0
 810af0a:	f003 0301 	andne.w	r3, r3, #1
 810af0e:	2b00      	cmp	r3, #0
 810af10:	f000 810a 	beq.w	810b128 <HAL_DMAEx_MultiBufferStart_IT+0x914>
 810af14:	4b33      	ldr	r3, [pc, #204]	; (810afe4 <HAL_DMAEx_MultiBufferStart_IT+0x7d0>)
 810af16:	429d      	cmp	r5, r3
 810af18:	f000 8106 	beq.w	810b128 <HAL_DMAEx_MultiBufferStart_IT+0x914>
 810af1c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 810af20:	e510      	b.n	810a944 <HAL_DMAEx_MultiBufferStart_IT+0x130>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 810af22:	3b48      	subs	r3, #72	; 0x48
 810af24:	f5a1 717a 	sub.w	r1, r1, #1000	; 0x3e8
 810af28:	3218      	adds	r2, #24
 810af2a:	429d      	cmp	r5, r3
 810af2c:	bf18      	it	ne
 810af2e:	428d      	cmpne	r5, r1
 810af30:	bf14      	ite	ne
 810af32:	2301      	movne	r3, #1
 810af34:	2300      	moveq	r3, #0
 810af36:	4295      	cmp	r5, r2
 810af38:	bf0c      	ite	eq
 810af3a:	2300      	moveq	r3, #0
 810af3c:	f003 0301 	andne.w	r3, r3, #1
 810af40:	2b00      	cmp	r3, #0
 810af42:	f000 8112 	beq.w	810b16a <HAL_DMAEx_MultiBufferStart_IT+0x956>
 810af46:	4b27      	ldr	r3, [pc, #156]	; (810afe4 <HAL_DMAEx_MultiBufferStart_IT+0x7d0>)
 810af48:	429d      	cmp	r5, r3
 810af4a:	f000 810e 	beq.w	810b16a <HAL_DMAEx_MultiBufferStart_IT+0x956>
 810af4e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
 810af52:	e610      	b.n	810ab76 <HAL_DMAEx_MultiBufferStart_IT+0x362>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 810af54:	4b24      	ldr	r3, [pc, #144]	; (810afe8 <HAL_DMAEx_MultiBufferStart_IT+0x7d4>)
 810af56:	4925      	ldr	r1, [pc, #148]	; (810afec <HAL_DMAEx_MultiBufferStart_IT+0x7d8>)
 810af58:	4a26      	ldr	r2, [pc, #152]	; (810aff4 <HAL_DMAEx_MultiBufferStart_IT+0x7e0>)
 810af5a:	429d      	cmp	r5, r3
 810af5c:	bf18      	it	ne
 810af5e:	428d      	cmpne	r5, r1
 810af60:	bf14      	ite	ne
 810af62:	2301      	movne	r3, #1
 810af64:	2300      	moveq	r3, #0
 810af66:	4295      	cmp	r5, r2
 810af68:	bf0c      	ite	eq
 810af6a:	2300      	moveq	r3, #0
 810af6c:	f003 0301 	andne.w	r3, r3, #1
 810af70:	2b00      	cmp	r3, #0
 810af72:	f000 80ee 	beq.w	810b152 <HAL_DMAEx_MultiBufferStart_IT+0x93e>
 810af76:	4b1b      	ldr	r3, [pc, #108]	; (810afe4 <HAL_DMAEx_MultiBufferStart_IT+0x7d0>)
 810af78:	429d      	cmp	r5, r3
 810af7a:	f000 80ea 	beq.w	810b152 <HAL_DMAEx_MultiBufferStart_IT+0x93e>
 810af7e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 810af82:	e610      	b.n	810aba6 <HAL_DMAEx_MultiBufferStart_IT+0x392>
 810af84:	4b19      	ldr	r3, [pc, #100]	; (810afec <HAL_DMAEx_MultiBufferStart_IT+0x7d8>)
 810af86:	4918      	ldr	r1, [pc, #96]	; (810afe8 <HAL_DMAEx_MultiBufferStart_IT+0x7d4>)
 810af88:	4a1a      	ldr	r2, [pc, #104]	; (810aff4 <HAL_DMAEx_MultiBufferStart_IT+0x7e0>)
 810af8a:	429d      	cmp	r5, r3
 810af8c:	bf18      	it	ne
 810af8e:	428d      	cmpne	r5, r1
 810af90:	bf14      	ite	ne
 810af92:	2301      	movne	r3, #1
 810af94:	2300      	moveq	r3, #0
 810af96:	4295      	cmp	r5, r2
 810af98:	bf0c      	ite	eq
 810af9a:	2300      	moveq	r3, #0
 810af9c:	f003 0301 	andne.w	r3, r3, #1
 810afa0:	2b00      	cmp	r3, #0
 810afa2:	f000 80e8 	beq.w	810b176 <HAL_DMAEx_MultiBufferStart_IT+0x962>
 810afa6:	4b0f      	ldr	r3, [pc, #60]	; (810afe4 <HAL_DMAEx_MultiBufferStart_IT+0x7d0>)
 810afa8:	429d      	cmp	r5, r3
 810afaa:	f000 80e4 	beq.w	810b176 <HAL_DMAEx_MultiBufferStart_IT+0x962>
 810afae:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 810afb2:	e66b      	b.n	810ac8c <HAL_DMAEx_MultiBufferStart_IT+0x478>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 810afb4:	4b0d      	ldr	r3, [pc, #52]	; (810afec <HAL_DMAEx_MultiBufferStart_IT+0x7d8>)
 810afb6:	490c      	ldr	r1, [pc, #48]	; (810afe8 <HAL_DMAEx_MultiBufferStart_IT+0x7d4>)
 810afb8:	4a0e      	ldr	r2, [pc, #56]	; (810aff4 <HAL_DMAEx_MultiBufferStart_IT+0x7e0>)
 810afba:	429d      	cmp	r5, r3
 810afbc:	bf18      	it	ne
 810afbe:	428d      	cmpne	r5, r1
 810afc0:	bf14      	ite	ne
 810afc2:	2301      	movne	r3, #1
 810afc4:	2300      	moveq	r3, #0
 810afc6:	4295      	cmp	r5, r2
 810afc8:	bf0c      	ite	eq
 810afca:	2300      	moveq	r3, #0
 810afcc:	f003 0301 	andne.w	r3, r3, #1
 810afd0:	2b00      	cmp	r3, #0
 810afd2:	f000 80bb 	beq.w	810b14c <HAL_DMAEx_MultiBufferStart_IT+0x938>
 810afd6:	4b03      	ldr	r3, [pc, #12]	; (810afe4 <HAL_DMAEx_MultiBufferStart_IT+0x7d0>)
 810afd8:	429d      	cmp	r5, r3
 810afda:	f000 80b7 	beq.w	810b14c <HAL_DMAEx_MultiBufferStart_IT+0x938>
 810afde:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 810afe2:	e60e      	b.n	810ac02 <HAL_DMAEx_MultiBufferStart_IT+0x3ee>
 810afe4:	400264a0 	.word	0x400264a0
 810afe8:	40026040 	.word	0x40026040
 810afec:	40026440 	.word	0x40026440
 810aff0:	40026400 	.word	0x40026400
 810aff4:	400260a0 	.word	0x400260a0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 810aff8:	3b48      	subs	r3, #72	; 0x48
 810affa:	3118      	adds	r1, #24
 810affc:	3218      	adds	r2, #24
 810affe:	429d      	cmp	r5, r3
 810b000:	bf18      	it	ne
 810b002:	428d      	cmpne	r5, r1
 810b004:	bf14      	ite	ne
 810b006:	2301      	movne	r3, #1
 810b008:	2300      	moveq	r3, #0
 810b00a:	4295      	cmp	r5, r2
 810b00c:	bf0c      	ite	eq
 810b00e:	2300      	moveq	r3, #0
 810b010:	f003 0301 	andne.w	r3, r3, #1
 810b014:	2b00      	cmp	r3, #0
 810b016:	f000 80ab 	beq.w	810b170 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 810b01a:	4b5a      	ldr	r3, [pc, #360]	; (810b184 <HAL_DMAEx_MultiBufferStart_IT+0x970>)
 810b01c:	429d      	cmp	r5, r3
 810b01e:	f000 80a7 	beq.w	810b170 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 810b022:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
 810b026:	e619      	b.n	810ac5c <HAL_DMAEx_MultiBufferStart_IT+0x448>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 810b028:	4b57      	ldr	r3, [pc, #348]	; (810b188 <HAL_DMAEx_MultiBufferStart_IT+0x974>)
 810b02a:	4958      	ldr	r1, [pc, #352]	; (810b18c <HAL_DMAEx_MultiBufferStart_IT+0x978>)
 810b02c:	4a58      	ldr	r2, [pc, #352]	; (810b190 <HAL_DMAEx_MultiBufferStart_IT+0x97c>)
 810b02e:	429d      	cmp	r5, r3
 810b030:	bf18      	it	ne
 810b032:	428d      	cmpne	r5, r1
 810b034:	bf14      	ite	ne
 810b036:	2301      	movne	r3, #1
 810b038:	2300      	moveq	r3, #0
 810b03a:	4295      	cmp	r5, r2
 810b03c:	bf0c      	ite	eq
 810b03e:	2300      	moveq	r3, #0
 810b040:	f003 0301 	andne.w	r3, r3, #1
 810b044:	2b00      	cmp	r3, #0
 810b046:	f000 808a 	beq.w	810b15e <HAL_DMAEx_MultiBufferStart_IT+0x94a>
 810b04a:	4b4e      	ldr	r3, [pc, #312]	; (810b184 <HAL_DMAEx_MultiBufferStart_IT+0x970>)
 810b04c:	429d      	cmp	r5, r3
 810b04e:	f000 8086 	beq.w	810b15e <HAL_DMAEx_MultiBufferStart_IT+0x94a>
 810b052:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 810b056:	e5bd      	b.n	810abd4 <HAL_DMAEx_MultiBufferStart_IT+0x3c0>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 810b058:	4b4c      	ldr	r3, [pc, #304]	; (810b18c <HAL_DMAEx_MultiBufferStart_IT+0x978>)
 810b05a:	494b      	ldr	r1, [pc, #300]	; (810b188 <HAL_DMAEx_MultiBufferStart_IT+0x974>)
 810b05c:	4a4c      	ldr	r2, [pc, #304]	; (810b190 <HAL_DMAEx_MultiBufferStart_IT+0x97c>)
 810b05e:	429d      	cmp	r5, r3
 810b060:	bf18      	it	ne
 810b062:	428d      	cmpne	r5, r1
 810b064:	bf14      	ite	ne
 810b066:	2301      	movne	r3, #1
 810b068:	2300      	moveq	r3, #0
 810b06a:	4295      	cmp	r5, r2
 810b06c:	bf0c      	ite	eq
 810b06e:	2300      	moveq	r3, #0
 810b070:	f003 0301 	andne.w	r3, r3, #1
 810b074:	2b00      	cmp	r3, #0
 810b076:	f000 8081 	beq.w	810b17c <HAL_DMAEx_MultiBufferStart_IT+0x968>
 810b07a:	4b42      	ldr	r3, [pc, #264]	; (810b184 <HAL_DMAEx_MultiBufferStart_IT+0x970>)
 810b07c:	429d      	cmp	r5, r3
 810b07e:	d07d      	beq.n	810b17c <HAL_DMAEx_MultiBufferStart_IT+0x968>
 810b080:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 810b084:	e630      	b.n	810ace8 <HAL_DMAEx_MultiBufferStart_IT+0x4d4>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 810b086:	4b40      	ldr	r3, [pc, #256]	; (810b188 <HAL_DMAEx_MultiBufferStart_IT+0x974>)
 810b088:	4940      	ldr	r1, [pc, #256]	; (810b18c <HAL_DMAEx_MultiBufferStart_IT+0x978>)
 810b08a:	4a41      	ldr	r2, [pc, #260]	; (810b190 <HAL_DMAEx_MultiBufferStart_IT+0x97c>)
 810b08c:	429d      	cmp	r5, r3
 810b08e:	bf18      	it	ne
 810b090:	428d      	cmpne	r5, r1
 810b092:	bf14      	ite	ne
 810b094:	2301      	movne	r3, #1
 810b096:	2300      	moveq	r3, #0
 810b098:	4295      	cmp	r5, r2
 810b09a:	bf0c      	ite	eq
 810b09c:	2300      	moveq	r3, #0
 810b09e:	f003 0301 	andne.w	r3, r3, #1
 810b0a2:	2b00      	cmp	r3, #0
 810b0a4:	d058      	beq.n	810b158 <HAL_DMAEx_MultiBufferStart_IT+0x944>
 810b0a6:	4b37      	ldr	r3, [pc, #220]	; (810b184 <HAL_DMAEx_MultiBufferStart_IT+0x970>)
 810b0a8:	429d      	cmp	r5, r3
 810b0aa:	d055      	beq.n	810b158 <HAL_DMAEx_MultiBufferStart_IT+0x944>
 810b0ac:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 810b0b0:	e496      	b.n	810a9e0 <HAL_DMAEx_MultiBufferStart_IT+0x1cc>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 810b0b2:	4b35      	ldr	r3, [pc, #212]	; (810b188 <HAL_DMAEx_MultiBufferStart_IT+0x974>)
 810b0b4:	4935      	ldr	r1, [pc, #212]	; (810b18c <HAL_DMAEx_MultiBufferStart_IT+0x978>)
 810b0b6:	4a36      	ldr	r2, [pc, #216]	; (810b190 <HAL_DMAEx_MultiBufferStart_IT+0x97c>)
 810b0b8:	429d      	cmp	r5, r3
 810b0ba:	bf18      	it	ne
 810b0bc:	428d      	cmpne	r5, r1
 810b0be:	bf14      	ite	ne
 810b0c0:	2301      	movne	r3, #1
 810b0c2:	2300      	moveq	r3, #0
 810b0c4:	4295      	cmp	r5, r2
 810b0c6:	bf0c      	ite	eq
 810b0c8:	2300      	moveq	r3, #0
 810b0ca:	f003 0301 	andne.w	r3, r3, #1
 810b0ce:	2b00      	cmp	r3, #0
 810b0d0:	d048      	beq.n	810b164 <HAL_DMAEx_MultiBufferStart_IT+0x950>
 810b0d2:	4b2c      	ldr	r3, [pc, #176]	; (810b184 <HAL_DMAEx_MultiBufferStart_IT+0x970>)
 810b0d4:	429d      	cmp	r5, r3
 810b0d6:	d045      	beq.n	810b164 <HAL_DMAEx_MultiBufferStart_IT+0x950>
 810b0d8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 810b0dc:	e5ed      	b.n	810acba <HAL_DMAEx_MultiBufferStart_IT+0x4a6>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 810b0de:	4b2a      	ldr	r3, [pc, #168]	; (810b188 <HAL_DMAEx_MultiBufferStart_IT+0x974>)
 810b0e0:	492a      	ldr	r1, [pc, #168]	; (810b18c <HAL_DMAEx_MultiBufferStart_IT+0x978>)
 810b0e2:	4a2b      	ldr	r2, [pc, #172]	; (810b190 <HAL_DMAEx_MultiBufferStart_IT+0x97c>)
 810b0e4:	429d      	cmp	r5, r3
 810b0e6:	bf18      	it	ne
 810b0e8:	428d      	cmpne	r5, r1
 810b0ea:	bf14      	ite	ne
 810b0ec:	2301      	movne	r3, #1
 810b0ee:	2300      	moveq	r3, #0
 810b0f0:	4295      	cmp	r5, r2
 810b0f2:	bf0c      	ite	eq
 810b0f4:	2300      	moveq	r3, #0
 810b0f6:	f003 0301 	andne.w	r3, r3, #1
 810b0fa:	b323      	cbz	r3, 810b146 <HAL_DMAEx_MultiBufferStart_IT+0x932>
 810b0fc:	4b21      	ldr	r3, [pc, #132]	; (810b184 <HAL_DMAEx_MultiBufferStart_IT+0x970>)
 810b0fe:	429d      	cmp	r5, r3
 810b100:	d021      	beq.n	810b146 <HAL_DMAEx_MultiBufferStart_IT+0x932>
 810b102:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 810b106:	e44b      	b.n	810a9a0 <HAL_DMAEx_MultiBufferStart_IT+0x18c>
 810b108:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 810b10c:	f7ff bbd6 	b.w	810a8bc <HAL_DMAEx_MultiBufferStart_IT+0xa8>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 810b110:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 810b114:	e671      	b.n	810adfa <HAL_DMAEx_MultiBufferStart_IT+0x5e6>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 810b116:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 810b11a:	e655      	b.n	810adc8 <HAL_DMAEx_MultiBufferStart_IT+0x5b4>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 810b11c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 810b120:	e639      	b.n	810ad96 <HAL_DMAEx_MultiBufferStart_IT+0x582>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 810b122:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 810b126:	e61c      	b.n	810ad62 <HAL_DMAEx_MultiBufferStart_IT+0x54e>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 810b128:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 810b12c:	e40a      	b.n	810a944 <HAL_DMAEx_MultiBufferStart_IT+0x130>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 810b12e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 810b132:	e46e      	b.n	810aa12 <HAL_DMAEx_MultiBufferStart_IT+0x1fe>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 810b134:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 810b138:	e4b1      	b.n	810aa9e <HAL_DMAEx_MultiBufferStart_IT+0x28a>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 810b13a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 810b13e:	e480      	b.n	810aa42 <HAL_DMAEx_MultiBufferStart_IT+0x22e>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 810b140:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 810b144:	e494      	b.n	810aa70 <HAL_DMAEx_MultiBufferStart_IT+0x25c>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 810b146:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 810b14a:	e429      	b.n	810a9a0 <HAL_DMAEx_MultiBufferStart_IT+0x18c>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 810b14c:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 810b150:	e557      	b.n	810ac02 <HAL_DMAEx_MultiBufferStart_IT+0x3ee>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 810b152:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 810b156:	e526      	b.n	810aba6 <HAL_DMAEx_MultiBufferStart_IT+0x392>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 810b158:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 810b15c:	e440      	b.n	810a9e0 <HAL_DMAEx_MultiBufferStart_IT+0x1cc>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 810b15e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 810b162:	e537      	b.n	810abd4 <HAL_DMAEx_MultiBufferStart_IT+0x3c0>
 810b164:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 810b168:	e5a7      	b.n	810acba <HAL_DMAEx_MultiBufferStart_IT+0x4a6>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 810b16a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 810b16e:	e502      	b.n	810ab76 <HAL_DMAEx_MultiBufferStart_IT+0x362>
 810b170:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 810b174:	e572      	b.n	810ac5c <HAL_DMAEx_MultiBufferStart_IT+0x448>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 810b176:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 810b17a:	e587      	b.n	810ac8c <HAL_DMAEx_MultiBufferStart_IT+0x478>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 810b17c:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 810b180:	e5b2      	b.n	810ace8 <HAL_DMAEx_MultiBufferStart_IT+0x4d4>
 810b182:	bf00      	nop
 810b184:	400264a0 	.word	0x400264a0
 810b188:	40026040 	.word	0x40026040
 810b18c:	40026440 	.word	0x40026440
 810b190:	400260a0 	.word	0x400260a0

0810b194 <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 810b194:	b570      	push	{r4, r5, r6, lr}
 810b196:	4604      	mov	r4, r0
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg = 0;
  
  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 810b198:	2900      	cmp	r1, #0
 810b19a:	d15b      	bne.n	810b254 <ETH_MACDMAConfig+0xc0>
                       macinit.Jabber | 
                       macinit.InterFrameGap |
                       macinit.CarrierSense |
                       (heth->Init).Speed | 
                       macinit.ReceiveOwn |
                       macinit.LoopbackMode |
 810b19c:	e9d0 3102 	ldrd	r3, r1, [r0, #8]
 810b1a0:	4319      	orrs	r1, r3
  if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 810b1a2:	69e3      	ldr	r3, [r4, #28]
 810b1a4:	b90b      	cbnz	r3, 810b1aa <ETH_MACDMAConfig+0x16>
                       (heth->Init).DuplexMode | 
 810b1a6:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
  tmpreg = (heth->Instance)->MACCR;
 810b1aa:	6822      	ldr	r2, [r4, #0]
  (heth->Instance)->MACCR = (uint32_t)tmpreg;
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
  HAL_Delay(ETH_REG_WRITE_DELAY);
 810b1ac:	2001      	movs	r0, #1
  tmpreg &= ETH_MACCR_CLEAR_MASK;
 810b1ae:	4b2e      	ldr	r3, [pc, #184]	; (810b268 <ETH_MACDMAConfig+0xd4>)
  tmpreg = (heth->Instance)->MACCR;
 810b1b0:	6815      	ldr	r5, [r2, #0]
  tmpreg &= ETH_MACCR_CLEAR_MASK;
 810b1b2:	402b      	ands	r3, r5
 810b1b4:	430b      	orrs	r3, r1
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 810b1b6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
  (heth->Instance)->MACCR = (uint32_t)tmpreg;
 810b1ba:	6013      	str	r3, [r2, #0]
  tmpreg = (heth->Instance)->MACCR;
 810b1bc:	6815      	ldr	r5, [r2, #0]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 810b1be:	f7fd ffbb 	bl	8109138 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg; 
 810b1c2:	6823      	ldr	r3, [r4, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */  
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 810b1c4:	2240      	movs	r2, #64	; 0x40
                                        macinit.UnicastFramesFilter);
   
   /* Wait until the write operation will be taken into account:
      at least four TX_CLK/RX_CLK clock cycles */
   tmpreg = (heth->Instance)->MACFFR;
   HAL_Delay(ETH_REG_WRITE_DELAY);
 810b1c6:	2001      	movs	r0, #1
  (heth->Instance)->MACCR = tmpreg; 
 810b1c8:	601d      	str	r5, [r3, #0]
   (heth->Instance)->MACFFR = tmpreg;
   
   /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
   /* Write to ETHERNET MACHTHR */
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 810b1ca:	2500      	movs	r5, #0
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 810b1cc:	605a      	str	r2, [r3, #4]
   tmpreg = (heth->Instance)->MACFFR;
 810b1ce:	685e      	ldr	r6, [r3, #4]
   HAL_Delay(ETH_REG_WRITE_DELAY);
 810b1d0:	f7fd ffb2 	bl	8109138 <HAL_Delay>
   (heth->Instance)->MACFFR = tmpreg;
 810b1d4:	6823      	ldr	r3, [r4, #0]
   /*----------------------- ETHERNET MACFCR Configuration -------------------*/
   
   /* Get the ETHERNET MACFCR value */  
   tmpreg = (heth->Instance)->MACFCR;
   /* Clear xx bits */
   tmpreg &= ETH_MACFCR_CLEAR_MASK;
 810b1d6:	f64f 7141 	movw	r1, #65345	; 0xff41
   (heth->Instance)->MACFCR = (uint32_t)tmpreg;
   
   /* Wait until the write operation will be taken into account:
   at least four TX_CLK/RX_CLK clock cycles */
   tmpreg = (heth->Instance)->MACFCR;
   HAL_Delay(ETH_REG_WRITE_DELAY);
 810b1da:	2001      	movs	r0, #1
   (heth->Instance)->MACFFR = tmpreg;
 810b1dc:	605e      	str	r6, [r3, #4]
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 810b1de:	609d      	str	r5, [r3, #8]
   (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 810b1e0:	60dd      	str	r5, [r3, #12]
   tmpreg = (heth->Instance)->MACFCR;
 810b1e2:	699a      	ldr	r2, [r3, #24]
   tmpreg &= ETH_MACFCR_CLEAR_MASK;
 810b1e4:	400a      	ands	r2, r1
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 810b1e6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   (heth->Instance)->MACFCR = (uint32_t)tmpreg;
 810b1ea:	619a      	str	r2, [r3, #24]
   tmpreg = (heth->Instance)->MACFCR;
 810b1ec:	699e      	ldr	r6, [r3, #24]
   HAL_Delay(ETH_REG_WRITE_DELAY);
 810b1ee:	f7fd ffa3 	bl	8109138 <HAL_Delay>
   (heth->Instance)->MACFCR = tmpreg;
 810b1f2:	6823      	ldr	r3, [r4, #0]
                                            macinit.VLANTagIdentifier);
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->MACVLANTR;
    HAL_Delay(ETH_REG_WRITE_DELAY);
 810b1f4:	2001      	movs	r0, #1
   (heth->Instance)->MACFCR = tmpreg;
 810b1f6:	619e      	str	r6, [r3, #24]
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 810b1f8:	61dd      	str	r5, [r3, #28]
    tmpreg = (heth->Instance)->MACVLANTR;
 810b1fa:	69dd      	ldr	r5, [r3, #28]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 810b1fc:	f7fd ff9c 	bl	8109138 <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg;
 810b200:	6820      	ldr	r0, [r4, #0]
    dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
    
    /* Get the ETHERNET DMAOMR value */
    tmpreg = (heth->Instance)->DMAOMR;
    /* Clear xx bits */
    tmpreg &= ETH_DMAOMR_CLEAR_MASK;
 810b202:	491a      	ldr	r1, [pc, #104]	; (810b26c <ETH_MACDMAConfig+0xd8>)
    tmpreg = (heth->Instance)->DMAOMR;
 810b204:	f500 5380 	add.w	r3, r0, #4096	; 0x1000
    (heth->Instance)->MACVLANTR = tmpreg;
 810b208:	61c5      	str	r5, [r0, #28]
    /* Set the TTC bit according to ETH TransmitThresholdControl value */
    /* Set the FEF bit according to ETH ForwardErrorFrames value */
    /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
    /* Set the RTC bit according to ETH ReceiveThresholdControl value */
    /* Set the OSF bit according to ETH SecondFrameOperate value */
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 810b20a:	4a19      	ldr	r2, [pc, #100]	; (810b270 <ETH_MACDMAConfig+0xdc>)
    tmpreg = (heth->Instance)->DMAOMR;
 810b20c:	6998      	ldr	r0, [r3, #24]
    tmpreg &= ETH_DMAOMR_CLEAR_MASK;
 810b20e:	4001      	ands	r1, r0
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg;
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->DMAOMR;
    HAL_Delay(ETH_REG_WRITE_DELAY);
 810b210:	2001      	movs	r0, #1
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 810b212:	430a      	orrs	r2, r1
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg;
 810b214:	619a      	str	r2, [r3, #24]
    tmpreg = (heth->Instance)->DMAOMR;
 810b216:	699d      	ldr	r5, [r3, #24]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 810b218:	f7fd ff8e 	bl	8109138 <HAL_Delay>
    (heth->Instance)->DMAOMR = tmpreg;
 810b21c:	6823      	ldr	r3, [r4, #0]
                                          ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */
     
     /* Wait until the write operation will be taken into account:
        at least four TX_CLK/RX_CLK clock cycles */
     tmpreg = (heth->Instance)->DMABMR;
     HAL_Delay(ETH_REG_WRITE_DELAY);
 810b21e:	2001      	movs	r0, #1
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 810b220:	4a14      	ldr	r2, [pc, #80]	; (810b274 <ETH_MACDMAConfig+0xe0>)
    (heth->Instance)->DMAOMR = tmpreg;
 810b222:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 810b226:	619d      	str	r5, [r3, #24]
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 810b228:	601a      	str	r2, [r3, #0]
     tmpreg = (heth->Instance)->DMABMR;
 810b22a:	681d      	ldr	r5, [r3, #0]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 810b22c:	f7fd ff84 	bl	8109138 <HAL_Delay>
     (heth->Instance)->DMABMR = tmpreg;
 810b230:	6823      	ldr	r3, [r4, #0]

     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 810b232:	69a2      	ldr	r2, [r4, #24]
     (heth->Instance)->DMABMR = tmpreg;
 810b234:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 810b238:	2a01      	cmp	r2, #1
     (heth->Instance)->DMABMR = tmpreg;
 810b23a:	601d      	str	r5, [r3, #0]
     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 810b23c:	d103      	bne.n	810b246 <ETH_MACDMAConfig+0xb2>
     {
       /* Enable the Ethernet Rx Interrupt */
       __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 810b23e:	69d9      	ldr	r1, [r3, #28]
 810b240:	4a0d      	ldr	r2, [pc, #52]	; (810b278 <ETH_MACDMAConfig+0xe4>)
 810b242:	430a      	orrs	r2, r1
 810b244:	61da      	str	r2, [r3, #28]
     }

     /* Initialize MAC address in ethernet MAC */ 
     ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 810b246:	6962      	ldr	r2, [r4, #20]
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));
  
  /* Calculate the selected MAC address high register */
  tmpreg = ((uint32_t)Addr[5] << 8) | (uint32_t)Addr[4];
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg;
 810b248:	4b0c      	ldr	r3, [pc, #48]	; (810b27c <ETH_MACDMAConfig+0xe8>)
  tmpreg = ((uint32_t)Addr[5] << 8) | (uint32_t)Addr[4];
 810b24a:	8891      	ldrh	r1, [r2, #4]
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg;
 810b24c:	6419      	str	r1, [r3, #64]	; 0x40
  /* Calculate the selected MAC address low register */
  tmpreg = ((uint32_t)Addr[3] << 24) | ((uint32_t)Addr[2] << 16) | ((uint32_t)Addr[1] << 8) | Addr[0];
 810b24e:	6812      	ldr	r2, [r2, #0]
  
  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg;
 810b250:	645a      	str	r2, [r3, #68]	; 0x44
}
 810b252:	bd70      	pop	{r4, r5, r6, pc}
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 810b254:	f44f 6200 	mov.w	r2, #2048	; 0x800
    (heth->Init).Speed = ETH_SPEED_100M;
 810b258:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 810b25c:	f44f 4190 	mov.w	r1, #18432	; 0x4800
 810b260:	e9c0 3202 	strd	r3, r2, [r0, #8]
 810b264:	e79d      	b.n	810b1a2 <ETH_MACDMAConfig+0xe>
 810b266:	bf00      	nop
 810b268:	ff20810f 	.word	0xff20810f
 810b26c:	f8de3f23 	.word	0xf8de3f23
 810b270:	02200004 	.word	0x02200004
 810b274:	02c12080 	.word	0x02c12080
 810b278:	00010040 	.word	0x00010040
 810b27c:	40028000 	.word	0x40028000

0810b280 <HAL_ETH_DMATxDescListInit>:
{
 810b280:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 810b284:	4680      	mov	r8, r0
  __HAL_LOCK(heth);
 810b286:	f890 0045 	ldrb.w	r0, [r0, #69]	; 0x45
 810b28a:	2801      	cmp	r0, #1
 810b28c:	d03b      	beq.n	810b306 <HAL_ETH_DMATxDescListInit+0x86>
 810b28e:	f04f 0c01 	mov.w	ip, #1
  heth->State = HAL_ETH_STATE_BUSY;
 810b292:	2002      	movs	r0, #2
  heth->TxDesc = DMATxDescTab;
 810b294:	f8c8 102c 	str.w	r1, [r8, #44]	; 0x2c
  __HAL_LOCK(heth);
 810b298:	f888 c045 	strb.w	ip, [r8, #69]	; 0x45
  heth->State = HAL_ETH_STATE_BUSY;
 810b29c:	f888 0044 	strb.w	r0, [r8, #68]	; 0x44
  for(i=0; i < TxBuffCount; i++)
 810b2a0:	b31b      	cbz	r3, 810b2ea <HAL_ETH_DMATxDescListInit+0x6a>
 810b2a2:	4614      	mov	r4, r2
    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 810b2a4:	f8d8 a01c 	ldr.w	sl, [r8, #28]
    if(i < (TxBuffCount-1))
 810b2a8:	f103 39ff 	add.w	r9, r3, #4294967295
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 810b2ac:	460a      	mov	r2, r1
    dmatxdesc->Status = ETH_DMATXDESC_TCH;  
 810b2ae:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    if(i < (TxBuffCount-1))
 810b2b2:	f10c 36ff 	add.w	r6, ip, #4294967295
 810b2b6:	f102 0e20 	add.w	lr, r2, #32
      dmatxdesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;  
 810b2ba:	460d      	mov	r5, r1
    dmatxdesc->Status = ETH_DMATXDESC_TCH;  
 810b2bc:	6010      	str	r0, [r2, #0]
    dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i*ETH_TX_BUF_SIZE]);
 810b2be:	6094      	str	r4, [r2, #8]
    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 810b2c0:	f1ba 0f00 	cmp.w	sl, #0
 810b2c4:	d103      	bne.n	810b2ce <HAL_ETH_DMATxDescListInit+0x4e>
      dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 810b2c6:	6817      	ldr	r7, [r2, #0]
 810b2c8:	f447 0740 	orr.w	r7, r7, #12582912	; 0xc00000
 810b2cc:	6017      	str	r7, [r2, #0]
    if(i < (TxBuffCount-1))
 810b2ce:	454e      	cmp	r6, r9
  for(i=0; i < TxBuffCount; i++)
 810b2d0:	f204 54f4 	addw	r4, r4, #1524	; 0x5f4
 810b2d4:	bf34      	ite	cc
 810b2d6:	4675      	movcc	r5, lr
 810b2d8:	f102 0e20 	addcs.w	lr, r2, #32
 810b2dc:	4563      	cmp	r3, ip
 810b2de:	60d5      	str	r5, [r2, #12]
 810b2e0:	f10c 0501 	add.w	r5, ip, #1
 810b2e4:	4672      	mov	r2, lr
 810b2e6:	46ac      	mov	ip, r5
 810b2e8:	d8e3      	bhi.n	810b2b2 <HAL_ETH_DMATxDescListInit+0x32>
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 810b2ea:	f8d8 3000 	ldr.w	r3, [r8]
  __HAL_UNLOCK(heth);
 810b2ee:	2200      	movs	r2, #0
  heth->State= HAL_ETH_STATE_READY;
 810b2f0:	2001      	movs	r0, #1
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 810b2f2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 810b2f6:	6119      	str	r1, [r3, #16]
  heth->State= HAL_ETH_STATE_READY;
 810b2f8:	f888 0044 	strb.w	r0, [r8, #68]	; 0x44
  return HAL_OK;
 810b2fc:	4610      	mov	r0, r2
  __HAL_UNLOCK(heth);
 810b2fe:	f888 2045 	strb.w	r2, [r8, #69]	; 0x45
}
 810b302:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  __HAL_LOCK(heth);
 810b306:	2002      	movs	r0, #2
}
 810b308:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0810b30c <HAL_ETH_DMARxDescListInit>:
{
 810b30c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810b310:	4606      	mov	r6, r0
  __HAL_LOCK(heth);
 810b312:	f890 0045 	ldrb.w	r0, [r0, #69]	; 0x45
 810b316:	2801      	cmp	r0, #1
 810b318:	d033      	beq.n	810b382 <HAL_ETH_DMARxDescListInit+0x76>
 810b31a:	f04f 0c01 	mov.w	ip, #1
  heth->State = HAL_ETH_STATE_BUSY;
 810b31e:	2002      	movs	r0, #2
  heth->RxDesc = DMARxDescTab; 
 810b320:	62b1      	str	r1, [r6, #40]	; 0x28
  __HAL_LOCK(heth);
 810b322:	f886 c045 	strb.w	ip, [r6, #69]	; 0x45
  heth->State = HAL_ETH_STATE_BUSY;
 810b326:	f886 0044 	strb.w	r0, [r6, #68]	; 0x44
  for(i=0; i < RxBuffCount; i++)
 810b32a:	b1eb      	cbz	r3, 810b368 <HAL_ETH_DMARxDescListInit+0x5c>
 810b32c:	4614      	mov	r4, r2
    if(i < (RxBuffCount-1))
 810b32e:	f103 38ff 	add.w	r8, r3, #4294967295
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 810b332:	460a      	mov	r2, r1
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 810b334:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;  
 810b338:	f244 50f4 	movw	r0, #17908	; 0x45f4
    if(i < (RxBuffCount-1))
 810b33c:	f10c 3eff 	add.w	lr, ip, #4294967295
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab); 
 810b340:	460d      	mov	r5, r1
    DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i*ETH_RX_BUF_SIZE]);
 810b342:	6094      	str	r4, [r2, #8]
  for(i=0; i < RxBuffCount; i++)
 810b344:	f204 54f4 	addw	r4, r4, #1524	; 0x5f4
    if(i < (RxBuffCount-1))
 810b348:	45c6      	cmp	lr, r8
 810b34a:	f102 0e20 	add.w	lr, r2, #32
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 810b34e:	6017      	str	r7, [r2, #0]
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;  
 810b350:	bf34      	ite	cc
 810b352:	4675      	movcc	r5, lr
 810b354:	f102 0e20 	addcs.w	lr, r2, #32
  for(i=0; i < RxBuffCount; i++)
 810b358:	4563      	cmp	r3, ip
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;  
 810b35a:	6050      	str	r0, [r2, #4]
    if(i < (RxBuffCount-1))
 810b35c:	60d5      	str	r5, [r2, #12]
  for(i=0; i < RxBuffCount; i++)
 810b35e:	f10c 0501 	add.w	r5, ip, #1
 810b362:	4672      	mov	r2, lr
 810b364:	46ac      	mov	ip, r5
 810b366:	d8e9      	bhi.n	810b33c <HAL_ETH_DMARxDescListInit+0x30>
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 810b368:	6833      	ldr	r3, [r6, #0]
  __HAL_UNLOCK(heth);
 810b36a:	2200      	movs	r2, #0
  heth->State= HAL_ETH_STATE_READY;
 810b36c:	2001      	movs	r0, #1
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 810b36e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 810b372:	60d9      	str	r1, [r3, #12]
  heth->State= HAL_ETH_STATE_READY;
 810b374:	f886 0044 	strb.w	r0, [r6, #68]	; 0x44
  return HAL_OK;
 810b378:	4610      	mov	r0, r2
  __HAL_UNLOCK(heth);
 810b37a:	f886 2045 	strb.w	r2, [r6, #69]	; 0x45
}
 810b37e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_LOCK(heth);
 810b382:	2002      	movs	r0, #2
}
 810b384:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0810b388 <HAL_ETH_TransmitFrame>:
  __HAL_LOCK(heth);
 810b388:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
 810b38c:	2b01      	cmp	r3, #1
 810b38e:	d078      	beq.n	810b482 <HAL_ETH_TransmitFrame+0xfa>
 810b390:	f04f 0c01 	mov.w	ip, #1
  heth->State = HAL_ETH_STATE_BUSY;
 810b394:	2302      	movs	r3, #2
 810b396:	4602      	mov	r2, r0
  __HAL_LOCK(heth);
 810b398:	f880 c045 	strb.w	ip, [r0, #69]	; 0x45
  heth->State = HAL_ETH_STATE_BUSY;
 810b39c:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
  if (FrameLength == 0) 
 810b3a0:	2900      	cmp	r1, #0
 810b3a2:	d03c      	beq.n	810b41e <HAL_ETH_TransmitFrame+0x96>
  if(((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 810b3a4:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 810b3a6:	6818      	ldr	r0, [r3, #0]
 810b3a8:	2800      	cmp	r0, #0
 810b3aa:	db60      	blt.n	810b46e <HAL_ETH_TransmitFrame+0xe6>
  if (FrameLength > ETH_TX_BUF_SIZE)
 810b3ac:	f240 50f4 	movw	r0, #1524	; 0x5f4
 810b3b0:	4281      	cmp	r1, r0
{
 810b3b2:	b530      	push	{r4, r5, lr}
  if (FrameLength > ETH_TX_BUF_SIZE)
 810b3b4:	d93c      	bls.n	810b430 <HAL_ETH_TransmitFrame+0xa8>
    bufcount = FrameLength/ETH_TX_BUF_SIZE;
 810b3b6:	4c34      	ldr	r4, [pc, #208]	; (810b488 <HAL_ETH_TransmitFrame+0x100>)
 810b3b8:	fba4 4c01 	umull	r4, ip, r4, r1
 810b3bc:	ea4f 2c9c 	mov.w	ip, ip, lsr #10
    if (FrameLength % ETH_TX_BUF_SIZE) 
 810b3c0:	fb00 101c 	mls	r0, r0, ip, r1
 810b3c4:	2800      	cmp	r0, #0
 810b3c6:	d030      	beq.n	810b42a <HAL_ETH_TransmitFrame+0xa2>
      bufcount++;
 810b3c8:	f10c 0c01 	add.w	ip, ip, #1
        size = FrameLength - (bufcount-1)*ETH_TX_BUF_SIZE;
 810b3cc:	482f      	ldr	r0, [pc, #188]	; (810b48c <HAL_ETH_TransmitFrame+0x104>)
 810b3ce:	f201 51f4 	addw	r1, r1, #1524	; 0x5f4
    for (i=0; i< bufcount; i++)
 810b3d2:	2400      	movs	r4, #0
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 810b3d4:	f240 55f4 	movw	r5, #1524	; 0x5f4
        size = FrameLength - (bufcount-1)*ETH_TX_BUF_SIZE;
 810b3d8:	fb00 110c 	mla	r1, r0, ip, r1
      if (i == (bufcount-1))
 810b3dc:	f10c 3eff 	add.w	lr, ip, #4294967295
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 810b3e0:	f3c1 010c 	ubfx	r1, r1, #0, #13
 810b3e4:	e00f      	b.n	810b406 <HAL_ETH_TransmitFrame+0x7e>
      if (i == (bufcount-1))
 810b3e6:	45a6      	cmp	lr, r4
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 810b3e8:	605d      	str	r5, [r3, #4]
      if (i == (bufcount-1))
 810b3ea:	d104      	bne.n	810b3f6 <HAL_ETH_TransmitFrame+0x6e>
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 810b3ec:	6818      	ldr	r0, [r3, #0]
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 810b3ee:	6059      	str	r1, [r3, #4]
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 810b3f0:	f040 5000 	orr.w	r0, r0, #536870912	; 0x20000000
 810b3f4:	6018      	str	r0, [r3, #0]
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 810b3f6:	6818      	ldr	r0, [r3, #0]
    for (i=0; i< bufcount; i++)
 810b3f8:	3401      	adds	r4, #1
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 810b3fa:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
    for (i=0; i< bufcount; i++)
 810b3fe:	4564      	cmp	r4, ip
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 810b400:	6018      	str	r0, [r3, #0]
      heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 810b402:	68db      	ldr	r3, [r3, #12]
    for (i=0; i< bufcount; i++)
 810b404:	d03b      	beq.n	810b47e <HAL_ETH_TransmitFrame+0xf6>
      heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 810b406:	6818      	ldr	r0, [r3, #0]
 810b408:	f020 5040 	bic.w	r0, r0, #805306368	; 0x30000000
 810b40c:	6018      	str	r0, [r3, #0]
      if (i == 0) 
 810b40e:	2c00      	cmp	r4, #0
 810b410:	d1e9      	bne.n	810b3e6 <HAL_ETH_TransmitFrame+0x5e>
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;  
 810b412:	6818      	ldr	r0, [r3, #0]
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 810b414:	605d      	str	r5, [r3, #4]
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;  
 810b416:	f040 5080 	orr.w	r0, r0, #268435456	; 0x10000000
 810b41a:	6018      	str	r0, [r3, #0]
      if (i == (bufcount-1))
 810b41c:	e7eb      	b.n	810b3f6 <HAL_ETH_TransmitFrame+0x6e>
    return  HAL_ERROR;                                    
 810b41e:	4660      	mov	r0, ip
    heth->State = HAL_ETH_STATE_READY;
 810b420:	f882 c044 	strb.w	ip, [r2, #68]	; 0x44
    __HAL_UNLOCK(heth);
 810b424:	f882 1045 	strb.w	r1, [r2, #69]	; 0x45
    return  HAL_ERROR;                                    
 810b428:	4770      	bx	lr
  if (bufcount == 1)
 810b42a:	f1bc 0f01 	cmp.w	ip, #1
 810b42e:	d1cd      	bne.n	810b3cc <HAL_ETH_TransmitFrame+0x44>
    heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
 810b430:	6818      	ldr	r0, [r3, #0]
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 810b432:	f3c1 010c 	ubfx	r1, r1, #0, #13
    heth->TxDesc= (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 810b436:	68dc      	ldr	r4, [r3, #12]
    heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
 810b438:	f040 5040 	orr.w	r0, r0, #805306368	; 0x30000000
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 810b43c:	6059      	str	r1, [r3, #4]
    heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
 810b43e:	6018      	str	r0, [r3, #0]
    heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 810b440:	6819      	ldr	r1, [r3, #0]
 810b442:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 810b446:	6019      	str	r1, [r3, #0]
    heth->TxDesc= (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 810b448:	62d4      	str	r4, [r2, #44]	; 0x2c
  if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 810b44a:	6813      	ldr	r3, [r2, #0]
 810b44c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 810b450:	6959      	ldr	r1, [r3, #20]
 810b452:	0749      	lsls	r1, r1, #29
 810b454:	d503      	bpl.n	810b45e <HAL_ETH_TransmitFrame+0xd6>
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 810b456:	2004      	movs	r0, #4
    (heth->Instance)->DMATPDR = 0;
 810b458:	2100      	movs	r1, #0
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 810b45a:	6158      	str	r0, [r3, #20]
    (heth->Instance)->DMATPDR = 0;
 810b45c:	6059      	str	r1, [r3, #4]
  __HAL_UNLOCK(heth);
 810b45e:	2300      	movs	r3, #0
  heth->State = HAL_ETH_STATE_READY;
 810b460:	2101      	movs	r1, #1
  return HAL_OK;
 810b462:	4618      	mov	r0, r3
  heth->State = HAL_ETH_STATE_READY;
 810b464:	f882 1044 	strb.w	r1, [r2, #68]	; 0x44
  __HAL_UNLOCK(heth);
 810b468:	f882 3045 	strb.w	r3, [r2, #69]	; 0x45
}
 810b46c:	bd30      	pop	{r4, r5, pc}
    heth->State = HAL_ETH_STATE_BUSY_TX;
 810b46e:	2112      	movs	r1, #18
    __HAL_UNLOCK(heth);
 810b470:	2300      	movs	r3, #0
    return HAL_ERROR;
 810b472:	4660      	mov	r0, ip
    heth->State = HAL_ETH_STATE_BUSY_TX;
 810b474:	f882 1044 	strb.w	r1, [r2, #68]	; 0x44
    __HAL_UNLOCK(heth);
 810b478:	f882 3045 	strb.w	r3, [r2, #69]	; 0x45
    return HAL_ERROR;
 810b47c:	4770      	bx	lr
 810b47e:	62d3      	str	r3, [r2, #44]	; 0x2c
 810b480:	e7e3      	b.n	810b44a <HAL_ETH_TransmitFrame+0xc2>
  __HAL_LOCK(heth);
 810b482:	2002      	movs	r0, #2
}
 810b484:	4770      	bx	lr
 810b486:	bf00      	nop
 810b488:	ac02b00b 	.word	0xac02b00b
 810b48c:	fffffa0c 	.word	0xfffffa0c

0810b490 <HAL_ETH_GetReceivedFrame_IT>:
  __HAL_LOCK(heth);
 810b490:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
 810b494:	2b01      	cmp	r3, #1
 810b496:	d02f      	beq.n	810b4f8 <HAL_ETH_GetReceivedFrame_IT+0x68>
  heth->State = HAL_ETH_STATE_BUSY;
 810b498:	2102      	movs	r1, #2
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 810b49a:	6a83      	ldr	r3, [r0, #40]	; 0x28
 810b49c:	4602      	mov	r2, r0
{
 810b49e:	b430      	push	{r4, r5}
  __HAL_LOCK(heth);
 810b4a0:	2401      	movs	r4, #1
  heth->State = HAL_ETH_STATE_BUSY;
 810b4a2:	f880 1044 	strb.w	r1, [r0, #68]	; 0x44
  __HAL_LOCK(heth);
 810b4a6:	f880 4045 	strb.w	r4, [r0, #69]	; 0x45
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 810b4aa:	6819      	ldr	r1, [r3, #0]
 810b4ac:	2900      	cmp	r1, #0
 810b4ae:	db15      	blt.n	810b4dc <HAL_ETH_GetReceivedFrame_IT+0x4c>
  uint32_t descriptorscancounter = 0;
 810b4b0:	2000      	movs	r0, #0
    if((heth->RxDesc->Status & (ETH_DMARXDESC_FS | ETH_DMARXDESC_LS)) == (uint32_t)ETH_DMARXDESC_FS)
 810b4b2:	6819      	ldr	r1, [r3, #0]
    descriptorscancounter++;
 810b4b4:	3001      	adds	r0, #1
    if((heth->RxDesc->Status & (ETH_DMARXDESC_FS | ETH_DMARXDESC_LS)) == (uint32_t)ETH_DMARXDESC_FS)
 810b4b6:	f401 7140 	and.w	r1, r1, #768	; 0x300
 810b4ba:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 810b4be:	d016      	beq.n	810b4ee <HAL_ETH_GetReceivedFrame_IT+0x5e>
    else if ((heth->RxDesc->Status & (ETH_DMARXDESC_LS | ETH_DMARXDESC_FS)) == (uint32_t)RESET)
 810b4c0:	6819      	ldr	r1, [r3, #0]
 810b4c2:	f411 7f40 	tst.w	r1, #768	; 0x300
      (heth->RxFrameInfos.SegCount)++;
 810b4c6:	6b91      	ldr	r1, [r2, #56]	; 0x38
    else if ((heth->RxDesc->Status & (ETH_DMARXDESC_LS | ETH_DMARXDESC_FS)) == (uint32_t)RESET)
 810b4c8:	d118      	bne.n	810b4fc <HAL_ETH_GetReceivedFrame_IT+0x6c>
      heth->RxDesc = (ETH_DMADescTypeDef*)(heth->RxDesc->Buffer2NextDescAddr);
 810b4ca:	68db      	ldr	r3, [r3, #12]
      (heth->RxFrameInfos.SegCount)++;
 810b4cc:	3101      	adds	r1, #1
      heth->RxDesc = (ETH_DMADescTypeDef*)(heth->RxDesc->Buffer2NextDescAddr);
 810b4ce:	6293      	str	r3, [r2, #40]	; 0x28
      (heth->RxFrameInfos.SegCount)++;
 810b4d0:	6391      	str	r1, [r2, #56]	; 0x38
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 810b4d2:	6819      	ldr	r1, [r3, #0]
 810b4d4:	2900      	cmp	r1, #0
 810b4d6:	db01      	blt.n	810b4dc <HAL_ETH_GetReceivedFrame_IT+0x4c>
 810b4d8:	2804      	cmp	r0, #4
 810b4da:	d1ea      	bne.n	810b4b2 <HAL_ETH_GetReceivedFrame_IT+0x22>
  heth->State = HAL_ETH_STATE_READY;
 810b4dc:	2301      	movs	r3, #1
  __HAL_UNLOCK(heth);
 810b4de:	2100      	movs	r1, #0
  return HAL_ERROR;
 810b4e0:	4618      	mov	r0, r3
  heth->State = HAL_ETH_STATE_READY;
 810b4e2:	f882 3044 	strb.w	r3, [r2, #68]	; 0x44
  __HAL_UNLOCK(heth);
 810b4e6:	f882 1045 	strb.w	r1, [r2, #69]	; 0x45
}
 810b4ea:	bc30      	pop	{r4, r5}
 810b4ec:	4770      	bx	lr
      heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 810b4ee:	6313      	str	r3, [r2, #48]	; 0x30
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 810b4f0:	68db      	ldr	r3, [r3, #12]
      heth->RxFrameInfos.SegCount = 1;   
 810b4f2:	6394      	str	r4, [r2, #56]	; 0x38
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 810b4f4:	6293      	str	r3, [r2, #40]	; 0x28
 810b4f6:	e7ec      	b.n	810b4d2 <HAL_ETH_GetReceivedFrame_IT+0x42>
  __HAL_LOCK(heth);
 810b4f8:	2002      	movs	r0, #2
}
 810b4fa:	4770      	bx	lr
      (heth->RxFrameInfos.SegCount)++;
 810b4fc:	3101      	adds	r1, #1
      heth->RxFrameInfos.LSRxDesc = heth->RxDesc;
 810b4fe:	6353      	str	r3, [r2, #52]	; 0x34
      if ((heth->RxFrameInfos.SegCount) == 1)
 810b500:	2901      	cmp	r1, #1
      (heth->RxFrameInfos.SegCount)++;
 810b502:	6391      	str	r1, [r2, #56]	; 0x38
      if ((heth->RxFrameInfos.SegCount) == 1)
 810b504:	d011      	beq.n	810b52a <HAL_ETH_GetReceivedFrame_IT+0x9a>
      heth->RxFrameInfos.buffer =((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 810b506:	6b10      	ldr	r0, [r2, #48]	; 0x30
      heth->RxFrameInfos.length = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4;
 810b508:	6819      	ldr	r1, [r3, #0]
      __HAL_UNLOCK(heth);
 810b50a:	2400      	movs	r4, #0
      heth->RxFrameInfos.buffer =((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 810b50c:	6885      	ldr	r5, [r0, #8]
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 810b50e:	68d8      	ldr	r0, [r3, #12]
      heth->RxFrameInfos.length = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4;
 810b510:	f3c1 430d 	ubfx	r3, r1, #16, #14
      heth->State = HAL_ETH_STATE_READY;
 810b514:	2101      	movs	r1, #1
      heth->RxFrameInfos.buffer =((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 810b516:	6415      	str	r5, [r2, #64]	; 0x40
      heth->RxFrameInfos.length = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4;
 810b518:	3b04      	subs	r3, #4
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 810b51a:	6290      	str	r0, [r2, #40]	; 0x28
      heth->State = HAL_ETH_STATE_READY;
 810b51c:	f882 1044 	strb.w	r1, [r2, #68]	; 0x44
      return HAL_OK;
 810b520:	4620      	mov	r0, r4
      heth->RxFrameInfos.length = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4;
 810b522:	63d3      	str	r3, [r2, #60]	; 0x3c
      __HAL_UNLOCK(heth);
 810b524:	f882 4045 	strb.w	r4, [r2, #69]	; 0x45
      return HAL_OK;
 810b528:	e7df      	b.n	810b4ea <HAL_ETH_GetReceivedFrame_IT+0x5a>
        heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 810b52a:	4618      	mov	r0, r3
 810b52c:	6313      	str	r3, [r2, #48]	; 0x30
 810b52e:	e7eb      	b.n	810b508 <HAL_ETH_GetReceivedFrame_IT+0x78>

0810b530 <HAL_ETH_TxCpltCallback>:
 810b530:	4770      	bx	lr
 810b532:	bf00      	nop

0810b534 <HAL_ETH_ErrorCallback>:
 810b534:	4770      	bx	lr
 810b536:	bf00      	nop

0810b538 <HAL_ETH_IRQHandler>:
{
 810b538:	b538      	push	{r3, r4, r5, lr}
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R)) 
 810b53a:	6803      	ldr	r3, [r0, #0]
{
 810b53c:	4604      	mov	r4, r0
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R)) 
 810b53e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 810b542:	695d      	ldr	r5, [r3, #20]
 810b544:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 810b548:	d125      	bne.n	810b596 <HAL_ETH_IRQHandler+0x5e>
  else if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_T)) 
 810b54a:	695a      	ldr	r2, [r3, #20]
 810b54c:	07d2      	lsls	r2, r2, #31
 810b54e:	d416      	bmi.n	810b57e <HAL_ETH_IRQHandler+0x46>
  __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_NIS);
 810b550:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 810b554:	615a      	str	r2, [r3, #20]
  if(__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_AIS))
 810b556:	695b      	ldr	r3, [r3, #20]
 810b558:	041b      	lsls	r3, r3, #16
 810b55a:	d400      	bmi.n	810b55e <HAL_ETH_IRQHandler+0x26>
}
 810b55c:	bd38      	pop	{r3, r4, r5, pc}
    HAL_ETH_ErrorCallback(heth);
 810b55e:	4620      	mov	r0, r4
 810b560:	f7ff ffe8 	bl	810b534 <HAL_ETH_ErrorCallback>
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 810b564:	6823      	ldr	r3, [r4, #0]
 810b566:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    heth->State = HAL_ETH_STATE_READY;
 810b56a:	2101      	movs	r1, #1
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 810b56c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
    __HAL_UNLOCK(heth);
 810b570:	2200      	movs	r2, #0
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 810b572:	6158      	str	r0, [r3, #20]
    heth->State = HAL_ETH_STATE_READY;
 810b574:	f884 1044 	strb.w	r1, [r4, #68]	; 0x44
    __HAL_UNLOCK(heth);
 810b578:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
}
 810b57c:	bd38      	pop	{r3, r4, r5, pc}
    HAL_ETH_TxCpltCallback(heth);
 810b57e:	f7ff ffd7 	bl	810b530 <HAL_ETH_TxCpltCallback>
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_T);
 810b582:	6823      	ldr	r3, [r4, #0]
 810b584:	2201      	movs	r2, #1
 810b586:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 810b58a:	615a      	str	r2, [r3, #20]
    heth->State = HAL_ETH_STATE_READY;
 810b58c:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
    __HAL_UNLOCK(heth);
 810b590:	f884 5045 	strb.w	r5, [r4, #69]	; 0x45
 810b594:	e7dc      	b.n	810b550 <HAL_ETH_IRQHandler+0x18>
    HAL_ETH_RxCpltCallback(heth);
 810b596:	f009 ff4f 	bl	8115438 <HAL_ETH_RxCpltCallback>
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 810b59a:	6823      	ldr	r3, [r4, #0]
 810b59c:	2040      	movs	r0, #64	; 0x40
    heth->State = HAL_ETH_STATE_READY;
 810b59e:	2101      	movs	r1, #1
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 810b5a0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
    __HAL_UNLOCK(heth);
 810b5a4:	2200      	movs	r2, #0
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 810b5a6:	6158      	str	r0, [r3, #20]
    heth->State = HAL_ETH_STATE_READY;
 810b5a8:	f884 1044 	strb.w	r1, [r4, #68]	; 0x44
    __HAL_UNLOCK(heth);
 810b5ac:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 810b5b0:	e7ce      	b.n	810b550 <HAL_ETH_IRQHandler+0x18>
 810b5b2:	bf00      	nop

0810b5b4 <HAL_ETH_ReadPHYRegister>:
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
 810b5b4:	8a03      	ldrh	r3, [r0, #16]
 810b5b6:	2b20      	cmp	r3, #32
{
 810b5b8:	b570      	push	{r4, r5, r6, lr}
 810b5ba:	4604      	mov	r4, r0
 810b5bc:	460e      	mov	r6, r1
 810b5be:	4615      	mov	r5, r2
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
 810b5c0:	d834      	bhi.n	810b62c <HAL_ETH_ReadPHYRegister+0x78>
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 810b5c2:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 810b5c6:	2b82      	cmp	r3, #130	; 0x82
 810b5c8:	d039      	beq.n	810b63e <HAL_ETH_ReadPHYRegister+0x8a>
  heth->State = HAL_ETH_STATE_BUSY_RD;
 810b5ca:	2382      	movs	r3, #130	; 0x82
  tmpreg = heth->Instance->MACMIIAR;
 810b5cc:	6820      	ldr	r0, [r4, #0]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 810b5ce:	01b1      	lsls	r1, r6, #6
  heth->State = HAL_ETH_STATE_BUSY_RD;
 810b5d0:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
  tmpreg |=(((uint32_t)heth->Init.PhyAddress << 11) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 810b5d4:	8a23      	ldrh	r3, [r4, #16]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 810b5d6:	f401 61f8 	and.w	r1, r1, #1984	; 0x7c0
  tmpreg = heth->Instance->MACMIIAR;
 810b5da:	6902      	ldr	r2, [r0, #16]
  tmpreg |=(((uint32_t)heth->Init.PhyAddress << 11) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 810b5dc:	02db      	lsls	r3, r3, #11
  tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 810b5de:	f002 021c 	and.w	r2, r2, #28
  tmpreg |=(((uint32_t)heth->Init.PhyAddress << 11) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 810b5e2:	b29b      	uxth	r3, r3
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 810b5e4:	430b      	orrs	r3, r1
 810b5e6:	4313      	orrs	r3, r2
  tmpreg |= ETH_MACMIIAR_MB;                                            /* Set the MII Busy bit         */
 810b5e8:	f043 0301 	orr.w	r3, r3, #1
  heth->Instance->MACMIIAR = tmpreg;
 810b5ec:	6103      	str	r3, [r0, #16]
  tickstart = HAL_GetTick();
 810b5ee:	f7fd fd9d 	bl	810912c <HAL_GetTick>
 810b5f2:	4606      	mov	r6, r0
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 810b5f4:	e004      	b.n	810b600 <HAL_ETH_ReadPHYRegister+0x4c>
    tmpreg = heth->Instance->MACMIIAR;
 810b5f6:	6821      	ldr	r1, [r4, #0]
 810b5f8:	690b      	ldr	r3, [r1, #16]
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 810b5fa:	f013 0301 	ands.w	r3, r3, #1
 810b5fe:	d00d      	beq.n	810b61c <HAL_ETH_ReadPHYRegister+0x68>
    if((HAL_GetTick() - tickstart ) > PHY_READ_TO)
 810b600:	f7fd fd94 	bl	810912c <HAL_GetTick>
 810b604:	1b83      	subs	r3, r0, r6
 810b606:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 810b60a:	d3f4      	bcc.n	810b5f6 <HAL_ETH_ReadPHYRegister+0x42>
      heth->State= HAL_ETH_STATE_READY;
 810b60c:	2201      	movs	r2, #1
      __HAL_UNLOCK(heth);
 810b60e:	2300      	movs	r3, #0
      return HAL_TIMEOUT;
 810b610:	2003      	movs	r0, #3
      heth->State= HAL_ETH_STATE_READY;
 810b612:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
      __HAL_UNLOCK(heth);
 810b616:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
}
 810b61a:	bd70      	pop	{r4, r5, r6, pc}
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 810b61c:	694a      	ldr	r2, [r1, #20]
  heth->State = HAL_ETH_STATE_READY;
 810b61e:	2101      	movs	r1, #1
  return HAL_OK;
 810b620:	4618      	mov	r0, r3
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 810b622:	b292      	uxth	r2, r2
 810b624:	602a      	str	r2, [r5, #0]
  heth->State = HAL_ETH_STATE_READY;
 810b626:	f884 1044 	strb.w	r1, [r4, #68]	; 0x44
}
 810b62a:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
 810b62c:	f240 5116 	movw	r1, #1302	; 0x516
 810b630:	4804      	ldr	r0, [pc, #16]	; (810b644 <HAL_ETH_ReadPHYRegister+0x90>)
 810b632:	f7fa f91d 	bl	8105870 <assert_failed>
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 810b636:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 810b63a:	2b82      	cmp	r3, #130	; 0x82
 810b63c:	d1c5      	bne.n	810b5ca <HAL_ETH_ReadPHYRegister+0x16>
    return HAL_BUSY;
 810b63e:	2002      	movs	r0, #2
}
 810b640:	bd70      	pop	{r4, r5, r6, pc}
 810b642:	bf00      	nop
 810b644:	0812de18 	.word	0x0812de18

0810b648 <HAL_ETH_WritePHYRegister>:
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
 810b648:	8a03      	ldrh	r3, [r0, #16]
 810b64a:	2b20      	cmp	r3, #32
{
 810b64c:	b570      	push	{r4, r5, r6, lr}
 810b64e:	4604      	mov	r4, r0
 810b650:	460d      	mov	r5, r1
 810b652:	4616      	mov	r6, r2
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
 810b654:	d833      	bhi.n	810b6be <HAL_ETH_WritePHYRegister+0x76>
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 810b656:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 810b65a:	2b42      	cmp	r3, #66	; 0x42
 810b65c:	d038      	beq.n	810b6d0 <HAL_ETH_WritePHYRegister+0x88>
  heth->State = HAL_ETH_STATE_BUSY_WR;
 810b65e:	2342      	movs	r3, #66	; 0x42
  tmpreg = heth->Instance->MACMIIAR;
 810b660:	6820      	ldr	r0, [r4, #0]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 810b662:	01a9      	lsls	r1, r5, #6
  heth->State = HAL_ETH_STATE_BUSY_WR;
 810b664:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
  tmpreg = heth->Instance->MACMIIAR;
 810b668:	b2b6      	uxth	r6, r6
  tmpreg |=(((uint32_t)heth->Init.PhyAddress<<11) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 810b66a:	8a23      	ldrh	r3, [r4, #16]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 810b66c:	f401 61f8 	and.w	r1, r1, #1984	; 0x7c0
  tmpreg = heth->Instance->MACMIIAR;
 810b670:	6905      	ldr	r5, [r0, #16]
  tmpreg |=(((uint32_t)heth->Init.PhyAddress<<11) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 810b672:	02db      	lsls	r3, r3, #11
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 810b674:	6146      	str	r6, [r0, #20]
  tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 810b676:	f005 051c 	and.w	r5, r5, #28
  tmpreg |=(((uint32_t)heth->Init.PhyAddress<<11) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 810b67a:	b29b      	uxth	r3, r3
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 810b67c:	430b      	orrs	r3, r1
 810b67e:	432b      	orrs	r3, r5
  tmpreg |= ETH_MACMIIAR_MB;                                          /* Set the MII Busy bit */
 810b680:	f043 0303 	orr.w	r3, r3, #3
  heth->Instance->MACMIIAR = tmpreg;
 810b684:	6103      	str	r3, [r0, #16]
  tickstart = HAL_GetTick();
 810b686:	f7fd fd51 	bl	810912c <HAL_GetTick>
 810b68a:	4605      	mov	r5, r0
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 810b68c:	e004      	b.n	810b698 <HAL_ETH_WritePHYRegister+0x50>
    tmpreg = heth->Instance->MACMIIAR;
 810b68e:	6823      	ldr	r3, [r4, #0]
 810b690:	691b      	ldr	r3, [r3, #16]
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 810b692:	f013 0301 	ands.w	r3, r3, #1
 810b696:	d00d      	beq.n	810b6b4 <HAL_ETH_WritePHYRegister+0x6c>
    if((HAL_GetTick() - tickstart ) > PHY_WRITE_TO)
 810b698:	f7fd fd48 	bl	810912c <HAL_GetTick>
 810b69c:	1b43      	subs	r3, r0, r5
 810b69e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 810b6a2:	d3f4      	bcc.n	810b68e <HAL_ETH_WritePHYRegister+0x46>
      heth->State= HAL_ETH_STATE_READY;
 810b6a4:	2201      	movs	r2, #1
      __HAL_UNLOCK(heth);
 810b6a6:	2300      	movs	r3, #0
      return HAL_TIMEOUT;
 810b6a8:	2003      	movs	r0, #3
      heth->State= HAL_ETH_STATE_READY;
 810b6aa:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
      __HAL_UNLOCK(heth);
 810b6ae:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
}
 810b6b2:	bd70      	pop	{r4, r5, r6, pc}
  heth->State = HAL_ETH_STATE_READY;
 810b6b4:	2201      	movs	r2, #1
  return HAL_OK; 
 810b6b6:	4618      	mov	r0, r3
  heth->State = HAL_ETH_STATE_READY;
 810b6b8:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
}
 810b6bc:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
 810b6be:	f240 515e 	movw	r1, #1374	; 0x55e
 810b6c2:	4804      	ldr	r0, [pc, #16]	; (810b6d4 <HAL_ETH_WritePHYRegister+0x8c>)
 810b6c4:	f7fa f8d4 	bl	8105870 <assert_failed>
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 810b6c8:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 810b6cc:	2b42      	cmp	r3, #66	; 0x42
 810b6ce:	d1c6      	bne.n	810b65e <HAL_ETH_WritePHYRegister+0x16>
    return HAL_BUSY;
 810b6d0:	2002      	movs	r0, #2
}
 810b6d2:	bd70      	pop	{r4, r5, r6, pc}
 810b6d4:	0812de18 	.word	0x0812de18

0810b6d8 <HAL_ETH_Init>:
{
 810b6d8:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t tempreg = 0, phyreg = 0;
 810b6da:	2300      	movs	r3, #0
{
 810b6dc:	b083      	sub	sp, #12
  uint32_t tempreg = 0, phyreg = 0;
 810b6de:	9300      	str	r3, [sp, #0]
  if(heth == NULL)
 810b6e0:	2800      	cmp	r0, #0
 810b6e2:	f000 80f5 	beq.w	810b8d0 <HAL_ETH_Init+0x1f8>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
 810b6e6:	6843      	ldr	r3, [r0, #4]
 810b6e8:	4604      	mov	r4, r0
 810b6ea:	2b01      	cmp	r3, #1
 810b6ec:	f200 809c 	bhi.w	810b828 <HAL_ETH_Init+0x150>
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
 810b6f0:	69a3      	ldr	r3, [r4, #24]
 810b6f2:	2b01      	cmp	r3, #1
 810b6f4:	f200 808f 	bhi.w	810b816 <HAL_ETH_Init+0x13e>
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
 810b6f8:	69e3      	ldr	r3, [r4, #28]
 810b6fa:	2b01      	cmp	r3, #1
 810b6fc:	d873      	bhi.n	810b7e6 <HAL_ETH_Init+0x10e>
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
 810b6fe:	6a23      	ldr	r3, [r4, #32]
 810b700:	f433 0300 	bics.w	r3, r3, #8388608	; 0x800000
 810b704:	d177      	bne.n	810b7f6 <HAL_ETH_Init+0x11e>
  if(heth->State == HAL_ETH_STATE_RESET)
 810b706:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 810b70a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 810b70e:	2b00      	cmp	r3, #0
 810b710:	d07b      	beq.n	810b80a <HAL_ETH_Init+0x132>
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 810b712:	4b91      	ldr	r3, [pc, #580]	; (810b958 <HAL_ETH_Init+0x280>)
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 810b714:	4a91      	ldr	r2, [pc, #580]	; (810b95c <HAL_ETH_Init+0x284>)
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 810b716:	6c59      	ldr	r1, [r3, #68]	; 0x44
 810b718:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 810b71c:	6459      	str	r1, [r3, #68]	; 0x44
 810b71e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 810b720:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 810b724:	9301      	str	r3, [sp, #4]
 810b726:	9901      	ldr	r1, [sp, #4]
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 810b728:	6851      	ldr	r1, [r2, #4]
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 810b72a:	6823      	ldr	r3, [r4, #0]
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 810b72c:	f421 0100 	bic.w	r1, r1, #8388608	; 0x800000
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 810b730:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 810b734:	6051      	str	r1, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 810b736:	6851      	ldr	r1, [r2, #4]
 810b738:	6a20      	ldr	r0, [r4, #32]
 810b73a:	4301      	orrs	r1, r0
 810b73c:	6051      	str	r1, [r2, #4]
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 810b73e:	681a      	ldr	r2, [r3, #0]
 810b740:	f042 0201 	orr.w	r2, r2, #1
 810b744:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 810b746:	f7fd fcf1 	bl	810912c <HAL_GetTick>
 810b74a:	4605      	mov	r5, r0
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 810b74c:	e005      	b.n	810b75a <HAL_ETH_Init+0x82>
    if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_SWRESET)
 810b74e:	f7fd fced 	bl	810912c <HAL_GetTick>
 810b752:	1b43      	subs	r3, r0, r5
 810b754:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 810b758:	d86f      	bhi.n	810b83a <HAL_ETH_Init+0x162>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 810b75a:	6823      	ldr	r3, [r4, #0]
 810b75c:	f503 5280 	add.w	r2, r3, #4096	; 0x1000
 810b760:	6812      	ldr	r2, [r2, #0]
 810b762:	07d0      	lsls	r0, r2, #31
 810b764:	d4f3      	bmi.n	810b74e <HAL_ETH_Init+0x76>
  tempreg = (heth->Instance)->MACMIIAR;
 810b766:	691d      	ldr	r5, [r3, #16]
  hclk = HAL_RCC_GetHCLKFreq();
 810b768:	f003 faac 	bl	810ecc4 <HAL_RCC_GetHCLKFreq>
  if((hclk >= 20000000)&&(hclk < 35000000))
 810b76c:	4b7c      	ldr	r3, [pc, #496]	; (810b960 <HAL_ETH_Init+0x288>)
 810b76e:	4a7d      	ldr	r2, [pc, #500]	; (810b964 <HAL_ETH_Init+0x28c>)
  tempreg &= ETH_MACMIIAR_CR_MASK;
 810b770:	f025 051c 	bic.w	r5, r5, #28
  if((hclk >= 20000000)&&(hclk < 35000000))
 810b774:	4403      	add	r3, r0
 810b776:	4293      	cmp	r3, r2
 810b778:	d274      	bcs.n	810b864 <HAL_ETH_Init+0x18c>
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 810b77a:	f045 0508 	orr.w	r5, r5, #8
  (heth->Instance)->MACMIIAR = (uint32_t)tempreg;
 810b77e:	6823      	ldr	r3, [r4, #0]
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 810b780:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 810b784:	2100      	movs	r1, #0
 810b786:	4620      	mov	r0, r4
  (heth->Instance)->MACMIIAR = (uint32_t)tempreg;
 810b788:	611d      	str	r5, [r3, #16]
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 810b78a:	f7ff ff5d 	bl	810b648 <HAL_ETH_WritePHYRegister>
 810b78e:	4605      	mov	r5, r0
 810b790:	2800      	cmp	r0, #0
 810b792:	d15c      	bne.n	810b84e <HAL_ETH_Init+0x176>
  HAL_Delay(PHY_RESET_DELAY);
 810b794:	20ff      	movs	r0, #255	; 0xff
 810b796:	f7fd fccf 	bl	8109138 <HAL_Delay>
  if((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 810b79a:	6863      	ldr	r3, [r4, #4]
 810b79c:	2b00      	cmp	r3, #0
 810b79e:	d178      	bne.n	810b892 <HAL_ETH_Init+0x1ba>
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
 810b7a0:	68a3      	ldr	r3, [r4, #8]
 810b7a2:	f433 4380 	bics.w	r3, r3, #16384	; 0x4000
 810b7a6:	f040 809e 	bne.w	810b8e6 <HAL_ETH_Init+0x20e>
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
 810b7aa:	68e3      	ldr	r3, [r4, #12]
 810b7ac:	f433 6200 	bics.w	r2, r3, #2048	; 0x800
 810b7b0:	f040 8092 	bne.w	810b8d8 <HAL_ETH_Init+0x200>
                                                (uint16_t)((heth->Init).Speed >> 1))) != HAL_OK)
 810b7b4:	68a2      	ldr	r2, [r4, #8]
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 810b7b6:	08db      	lsrs	r3, r3, #3
 810b7b8:	2100      	movs	r1, #0
 810b7ba:	4620      	mov	r0, r4
 810b7bc:	ea43 0252 	orr.w	r2, r3, r2, lsr #1
 810b7c0:	b292      	uxth	r2, r2
 810b7c2:	f7ff ff41 	bl	810b648 <HAL_ETH_WritePHYRegister>
 810b7c6:	2800      	cmp	r0, #0
 810b7c8:	d141      	bne.n	810b84e <HAL_ETH_Init+0x176>
    HAL_Delay(PHY_CONFIG_DELAY);
 810b7ca:	f640 70ff 	movw	r0, #4095	; 0xfff
 810b7ce:	f7fd fcb3 	bl	8109138 <HAL_Delay>
  ETH_MACDMAConfig(heth, err);
 810b7d2:	4620      	mov	r0, r4
 810b7d4:	2100      	movs	r1, #0
 810b7d6:	f7ff fcdd 	bl	810b194 <ETH_MACDMAConfig>
  heth->State= HAL_ETH_STATE_READY;
 810b7da:	2301      	movs	r3, #1
}
 810b7dc:	4628      	mov	r0, r5
  heth->State= HAL_ETH_STATE_READY;
 810b7de:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
}
 810b7e2:	b003      	add	sp, #12
 810b7e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
 810b7e6:	21e0      	movs	r1, #224	; 0xe0
 810b7e8:	485f      	ldr	r0, [pc, #380]	; (810b968 <HAL_ETH_Init+0x290>)
 810b7ea:	f7fa f841 	bl	8105870 <assert_failed>
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
 810b7ee:	6a23      	ldr	r3, [r4, #32]
 810b7f0:	f433 0300 	bics.w	r3, r3, #8388608	; 0x800000
 810b7f4:	d087      	beq.n	810b706 <HAL_ETH_Init+0x2e>
 810b7f6:	21e1      	movs	r1, #225	; 0xe1
 810b7f8:	485b      	ldr	r0, [pc, #364]	; (810b968 <HAL_ETH_Init+0x290>)
 810b7fa:	f7fa f839 	bl	8105870 <assert_failed>
  if(heth->State == HAL_ETH_STATE_RESET)
 810b7fe:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 810b802:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 810b806:	2b00      	cmp	r3, #0
 810b808:	d183      	bne.n	810b712 <HAL_ETH_Init+0x3a>
    HAL_ETH_MspInit(heth);
 810b80a:	4620      	mov	r0, r4
    heth->Lock = HAL_UNLOCKED;
 810b80c:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
    HAL_ETH_MspInit(heth);
 810b810:	f009 fd84 	bl	811531c <HAL_ETH_MspInit>
 810b814:	e77d      	b.n	810b712 <HAL_ETH_Init+0x3a>
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
 810b816:	21df      	movs	r1, #223	; 0xdf
 810b818:	4853      	ldr	r0, [pc, #332]	; (810b968 <HAL_ETH_Init+0x290>)
 810b81a:	f7fa f829 	bl	8105870 <assert_failed>
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
 810b81e:	69e3      	ldr	r3, [r4, #28]
 810b820:	2b01      	cmp	r3, #1
 810b822:	f67f af6c 	bls.w	810b6fe <HAL_ETH_Init+0x26>
 810b826:	e7de      	b.n	810b7e6 <HAL_ETH_Init+0x10e>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
 810b828:	21de      	movs	r1, #222	; 0xde
 810b82a:	484f      	ldr	r0, [pc, #316]	; (810b968 <HAL_ETH_Init+0x290>)
 810b82c:	f7fa f820 	bl	8105870 <assert_failed>
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
 810b830:	69a3      	ldr	r3, [r4, #24]
 810b832:	2b01      	cmp	r3, #1
 810b834:	f67f af60 	bls.w	810b6f8 <HAL_ETH_Init+0x20>
 810b838:	e7ed      	b.n	810b816 <HAL_ETH_Init+0x13e>
      heth->State= HAL_ETH_STATE_TIMEOUT;
 810b83a:	2303      	movs	r3, #3
      __HAL_UNLOCK(heth);
 810b83c:	2200      	movs	r2, #0
      return HAL_TIMEOUT;
 810b83e:	461d      	mov	r5, r3
      heth->State= HAL_ETH_STATE_TIMEOUT;
 810b840:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
      __HAL_UNLOCK(heth);
 810b844:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
}
 810b848:	4628      	mov	r0, r5
 810b84a:	b003      	add	sp, #12
 810b84c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      ETH_MACDMAConfig(heth, err);
 810b84e:	4620      	mov	r0, r4
 810b850:	2101      	movs	r1, #1
 810b852:	f7ff fc9f 	bl	810b194 <ETH_MACDMAConfig>
      heth->State = HAL_ETH_STATE_READY;
 810b856:	2301      	movs	r3, #1
      return HAL_ERROR;
 810b858:	461d      	mov	r5, r3
      heth->State = HAL_ETH_STATE_READY;
 810b85a:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
}
 810b85e:	4628      	mov	r0, r5
 810b860:	b003      	add	sp, #12
 810b862:	bdf0      	pop	{r4, r5, r6, r7, pc}
  else if((hclk >= 35000000)&&(hclk < 60000000))
 810b864:	4b41      	ldr	r3, [pc, #260]	; (810b96c <HAL_ETH_Init+0x294>)
 810b866:	4a42      	ldr	r2, [pc, #264]	; (810b970 <HAL_ETH_Init+0x298>)
 810b868:	4403      	add	r3, r0
 810b86a:	4293      	cmp	r3, r2
 810b86c:	d90e      	bls.n	810b88c <HAL_ETH_Init+0x1b4>
  else if((hclk >= 60000000)&&(hclk < 100000000))
 810b86e:	4b41      	ldr	r3, [pc, #260]	; (810b974 <HAL_ETH_Init+0x29c>)
 810b870:	4a41      	ldr	r2, [pc, #260]	; (810b978 <HAL_ETH_Init+0x2a0>)
 810b872:	4403      	add	r3, r0
 810b874:	4293      	cmp	r3, r2
 810b876:	d382      	bcc.n	810b77e <HAL_ETH_Init+0xa6>
  else if((hclk >= 100000000)&&(hclk < 150000000))
 810b878:	4b40      	ldr	r3, [pc, #256]	; (810b97c <HAL_ETH_Init+0x2a4>)
 810b87a:	4a41      	ldr	r2, [pc, #260]	; (810b980 <HAL_ETH_Init+0x2a8>)
 810b87c:	4403      	add	r3, r0
 810b87e:	4293      	cmp	r3, r2
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 810b880:	bf94      	ite	ls
 810b882:	f045 0504 	orrls.w	r5, r5, #4
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;    
 810b886:	f045 0510 	orrhi.w	r5, r5, #16
 810b88a:	e778      	b.n	810b77e <HAL_ETH_Init+0xa6>
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 810b88c:	f045 050c 	orr.w	r5, r5, #12
 810b890:	e775      	b.n	810b77e <HAL_ETH_Init+0xa6>
    tickstart = HAL_GetTick();
 810b892:	f7fd fc4b 	bl	810912c <HAL_GetTick>
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 810b896:	f241 3788 	movw	r7, #5000	; 0x1388
    tickstart = HAL_GetTick();
 810b89a:	4606      	mov	r6, r0
 810b89c:	e002      	b.n	810b8a4 <HAL_ETH_Init+0x1cc>
    } while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 810b89e:	9b00      	ldr	r3, [sp, #0]
 810b8a0:	0759      	lsls	r1, r3, #29
 810b8a2:	d426      	bmi.n	810b8f2 <HAL_ETH_Init+0x21a>
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 810b8a4:	466a      	mov	r2, sp
 810b8a6:	2101      	movs	r1, #1
 810b8a8:	4620      	mov	r0, r4
 810b8aa:	f7ff fe83 	bl	810b5b4 <HAL_ETH_ReadPHYRegister>
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 810b8ae:	f7fd fc3d 	bl	810912c <HAL_GetTick>
 810b8b2:	1b80      	subs	r0, r0, r6
 810b8b4:	42b8      	cmp	r0, r7
 810b8b6:	d9f2      	bls.n	810b89e <HAL_ETH_Init+0x1c6>
        ETH_MACDMAConfig(heth, err);
 810b8b8:	2101      	movs	r1, #1
 810b8ba:	4620      	mov	r0, r4
 810b8bc:	f7ff fc6a 	bl	810b194 <ETH_MACDMAConfig>
        heth->State= HAL_ETH_STATE_READY;
 810b8c0:	2201      	movs	r2, #1
        __HAL_UNLOCK(heth);
 810b8c2:	2300      	movs	r3, #0
        return HAL_TIMEOUT;
 810b8c4:	2503      	movs	r5, #3
        heth->State= HAL_ETH_STATE_READY;
 810b8c6:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
        __HAL_UNLOCK(heth);
 810b8ca:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
        return HAL_TIMEOUT;
 810b8ce:	e7bb      	b.n	810b848 <HAL_ETH_Init+0x170>
    return HAL_ERROR;
 810b8d0:	2501      	movs	r5, #1
}
 810b8d2:	4628      	mov	r0, r5
 810b8d4:	b003      	add	sp, #12
 810b8d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
 810b8d8:	f44f 71e3 	mov.w	r1, #454	; 0x1c6
 810b8dc:	4822      	ldr	r0, [pc, #136]	; (810b968 <HAL_ETH_Init+0x290>)
 810b8de:	f7f9 ffc7 	bl	8105870 <assert_failed>
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 810b8e2:	68e3      	ldr	r3, [r4, #12]
 810b8e4:	e766      	b.n	810b7b4 <HAL_ETH_Init+0xdc>
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
 810b8e6:	f240 11c5 	movw	r1, #453	; 0x1c5
 810b8ea:	481f      	ldr	r0, [pc, #124]	; (810b968 <HAL_ETH_Init+0x290>)
 810b8ec:	f7f9 ffc0 	bl	8105870 <assert_failed>
 810b8f0:	e75b      	b.n	810b7aa <HAL_ETH_Init+0xd2>
    if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 810b8f2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 810b8f6:	2100      	movs	r1, #0
 810b8f8:	4620      	mov	r0, r4
 810b8fa:	f7ff fea5 	bl	810b648 <HAL_ETH_WritePHYRegister>
 810b8fe:	2800      	cmp	r0, #0
 810b900:	d1a5      	bne.n	810b84e <HAL_ETH_Init+0x176>
    tickstart = HAL_GetTick();
 810b902:	f7fd fc13 	bl	810912c <HAL_GetTick>
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 810b906:	f241 3788 	movw	r7, #5000	; 0x1388
    tickstart = HAL_GetTick();
 810b90a:	4606      	mov	r6, r0
 810b90c:	e002      	b.n	810b914 <HAL_ETH_Init+0x23c>
    } while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 810b90e:	9b00      	ldr	r3, [sp, #0]
 810b910:	069a      	lsls	r2, r3, #26
 810b912:	d40a      	bmi.n	810b92a <HAL_ETH_Init+0x252>
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 810b914:	466a      	mov	r2, sp
 810b916:	2101      	movs	r1, #1
 810b918:	4620      	mov	r0, r4
 810b91a:	f7ff fe4b 	bl	810b5b4 <HAL_ETH_ReadPHYRegister>
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 810b91e:	f7fd fc05 	bl	810912c <HAL_GetTick>
 810b922:	1b80      	subs	r0, r0, r6
 810b924:	42b8      	cmp	r0, r7
 810b926:	d9f2      	bls.n	810b90e <HAL_ETH_Init+0x236>
 810b928:	e7c6      	b.n	810b8b8 <HAL_ETH_Init+0x1e0>
    if((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 810b92a:	466a      	mov	r2, sp
 810b92c:	2110      	movs	r1, #16
 810b92e:	4620      	mov	r0, r4
 810b930:	f7ff fe40 	bl	810b5b4 <HAL_ETH_ReadPHYRegister>
 810b934:	2800      	cmp	r0, #0
 810b936:	d18a      	bne.n	810b84e <HAL_ETH_Init+0x176>
    if((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 810b938:	9b00      	ldr	r3, [sp, #0]
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;  
 810b93a:	f013 0204 	ands.w	r2, r3, #4
 810b93e:	bf18      	it	ne
 810b940:	f44f 6200 	movne.w	r2, #2048	; 0x800
    if((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 810b944:	079b      	lsls	r3, r3, #30
 810b946:	60e2      	str	r2, [r4, #12]
 810b948:	d501      	bpl.n	810b94e <HAL_ETH_Init+0x276>
      (heth->Init).Speed = ETH_SPEED_10M; 
 810b94a:	60a0      	str	r0, [r4, #8]
 810b94c:	e741      	b.n	810b7d2 <HAL_ETH_Init+0xfa>
      (heth->Init).Speed = ETH_SPEED_100M;
 810b94e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 810b952:	60a3      	str	r3, [r4, #8]
 810b954:	e73d      	b.n	810b7d2 <HAL_ETH_Init+0xfa>
 810b956:	bf00      	nop
 810b958:	40023800 	.word	0x40023800
 810b95c:	40013800 	.word	0x40013800
 810b960:	feced300 	.word	0xfeced300
 810b964:	00e4e1c0 	.word	0x00e4e1c0
 810b968:	0812de18 	.word	0x0812de18
 810b96c:	fde9f140 	.word	0xfde9f140
 810b970:	017d783f 	.word	0x017d783f
 810b974:	fc6c7900 	.word	0xfc6c7900
 810b978:	02625a00 	.word	0x02625a00
 810b97c:	fa0a1f00 	.word	0xfa0a1f00
 810b980:	02faf07f 	.word	0x02faf07f

0810b984 <HAL_ETH_Start>:
  __HAL_LOCK(heth);
 810b984:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
 810b988:	2b01      	cmp	r3, #1
 810b98a:	d044      	beq.n	810ba16 <HAL_ETH_Start+0x92>
static void ETH_MACTransmissionEnable(ETH_HandleTypeDef *heth)
{ 
  __IO uint32_t tmpreg = 0;
  
  /* Enable the MAC transmission */
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 810b98c:	6803      	ldr	r3, [r0, #0]
  heth->State = HAL_ETH_STATE_BUSY;
 810b98e:	2202      	movs	r2, #2
{  
 810b990:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(heth);
 810b992:	2601      	movs	r6, #1
{  
 810b994:	b084      	sub	sp, #16
  __IO uint32_t tmpreg = 0;
 810b996:	2500      	movs	r5, #0
  heth->State = HAL_ETH_STATE_BUSY;
 810b998:	f880 2044 	strb.w	r2, [r0, #68]	; 0x44
  __HAL_LOCK(heth);
 810b99c:	f880 6045 	strb.w	r6, [r0, #69]	; 0x45
 810b9a0:	4604      	mov	r4, r0
  __IO uint32_t tmpreg = 0;
 810b9a2:	9503      	str	r5, [sp, #12]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
  HAL_Delay(ETH_REG_WRITE_DELAY);
 810b9a4:	4630      	mov	r0, r6
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 810b9a6:	681a      	ldr	r2, [r3, #0]
 810b9a8:	f042 0208 	orr.w	r2, r2, #8
 810b9ac:	601a      	str	r2, [r3, #0]
  tmpreg = (heth->Instance)->MACCR;
 810b9ae:	681b      	ldr	r3, [r3, #0]
 810b9b0:	9303      	str	r3, [sp, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 810b9b2:	f7fd fbc1 	bl	8109138 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 810b9b6:	9a03      	ldr	r2, [sp, #12]
  (heth->Instance)->MACCR |= ETH_MACCR_RE;
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
  HAL_Delay(ETH_REG_WRITE_DELAY);
 810b9b8:	4630      	mov	r0, r6
  (heth->Instance)->MACCR = tmpreg;
 810b9ba:	6823      	ldr	r3, [r4, #0]
 810b9bc:	601a      	str	r2, [r3, #0]
  __IO uint32_t tmpreg = 0;
 810b9be:	9502      	str	r5, [sp, #8]
  (heth->Instance)->MACCR |= ETH_MACCR_RE;
 810b9c0:	681a      	ldr	r2, [r3, #0]
 810b9c2:	f042 0204 	orr.w	r2, r2, #4
 810b9c6:	601a      	str	r2, [r3, #0]
  tmpreg = (heth->Instance)->MACCR;
 810b9c8:	681b      	ldr	r3, [r3, #0]
 810b9ca:	9302      	str	r3, [sp, #8]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 810b9cc:	f7fd fbb4 	bl	8109138 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 810b9d0:	9a02      	ldr	r2, [sp, #8]
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->DMAOMR;
  HAL_Delay(ETH_REG_WRITE_DELAY);
 810b9d2:	4630      	mov	r0, r6
  (heth->Instance)->MACCR = tmpreg;
 810b9d4:	6823      	ldr	r3, [r4, #0]
 810b9d6:	601a      	str	r2, [r3, #0]
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 810b9d8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  __IO uint32_t tmpreg = 0;
 810b9dc:	9501      	str	r5, [sp, #4]
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 810b9de:	699a      	ldr	r2, [r3, #24]
 810b9e0:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 810b9e4:	619a      	str	r2, [r3, #24]
  tmpreg = (heth->Instance)->DMAOMR;
 810b9e6:	699b      	ldr	r3, [r3, #24]
 810b9e8:	9301      	str	r3, [sp, #4]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 810b9ea:	f7fd fba5 	bl	8109138 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg;
 810b9ee:	6823      	ldr	r3, [r4, #0]
  return HAL_OK;
 810b9f0:	4628      	mov	r0, r5
  (heth->Instance)->DMAOMR = tmpreg;
 810b9f2:	9a01      	ldr	r2, [sp, #4]
 810b9f4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 810b9f8:	619a      	str	r2, [r3, #24]
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;  
 810b9fa:	699a      	ldr	r2, [r3, #24]
 810b9fc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 810ba00:	619a      	str	r2, [r3, #24]
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;  
 810ba02:	699a      	ldr	r2, [r3, #24]
 810ba04:	f042 0202 	orr.w	r2, r2, #2
 810ba08:	619a      	str	r2, [r3, #24]
  heth->State= HAL_ETH_STATE_READY;
 810ba0a:	f884 6044 	strb.w	r6, [r4, #68]	; 0x44
  __HAL_UNLOCK(heth);
 810ba0e:	f884 5045 	strb.w	r5, [r4, #69]	; 0x45
}
 810ba12:	b004      	add	sp, #16
 810ba14:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(heth);
 810ba16:	2002      	movs	r0, #2
}
 810ba18:	4770      	bx	lr
 810ba1a:	bf00      	nop

0810ba1c <HAL_ETH_Stop>:
  __HAL_LOCK(heth);
 810ba1c:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
 810ba20:	2b01      	cmp	r3, #1
 810ba22:	d046      	beq.n	810bab2 <HAL_ETH_Stop+0x96>
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 810ba24:	6803      	ldr	r3, [r0, #0]
  heth->State = HAL_ETH_STATE_BUSY;
 810ba26:	2102      	movs	r1, #2
{  
 810ba28:	b570      	push	{r4, r5, r6, lr}
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 810ba2a:	f503 5280 	add.w	r2, r3, #4096	; 0x1000
  __HAL_LOCK(heth);
 810ba2e:	2601      	movs	r6, #1
  heth->State = HAL_ETH_STATE_BUSY;
 810ba30:	f880 1044 	strb.w	r1, [r0, #68]	; 0x44
{  
 810ba34:	b084      	sub	sp, #16
  __HAL_LOCK(heth);
 810ba36:	f880 6045 	strb.w	r6, [r0, #69]	; 0x45
  __IO uint32_t tmpreg = 0;
 810ba3a:	2500      	movs	r5, #0
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 810ba3c:	6991      	ldr	r1, [r2, #24]
 810ba3e:	4604      	mov	r4, r0
  HAL_Delay(ETH_REG_WRITE_DELAY);
 810ba40:	4630      	mov	r0, r6
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 810ba42:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
 810ba46:	6191      	str	r1, [r2, #24]
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_SR;
 810ba48:	6991      	ldr	r1, [r2, #24]
 810ba4a:	f021 0102 	bic.w	r1, r1, #2
 810ba4e:	6191      	str	r1, [r2, #24]
  __IO uint32_t tmpreg = 0;
 810ba50:	9503      	str	r5, [sp, #12]
  (heth->Instance)->MACCR &= ~ETH_MACCR_RE; 
 810ba52:	681a      	ldr	r2, [r3, #0]
 810ba54:	f022 0204 	bic.w	r2, r2, #4
 810ba58:	601a      	str	r2, [r3, #0]
  tmpreg = (heth->Instance)->MACCR;
 810ba5a:	681b      	ldr	r3, [r3, #0]
 810ba5c:	9303      	str	r3, [sp, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 810ba5e:	f7fd fb6b 	bl	8109138 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 810ba62:	9a03      	ldr	r2, [sp, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 810ba64:	4630      	mov	r0, r6
  (heth->Instance)->MACCR = tmpreg;
 810ba66:	6823      	ldr	r3, [r4, #0]
 810ba68:	601a      	str	r2, [r3, #0]
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 810ba6a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  __IO uint32_t tmpreg = 0;
 810ba6e:	9502      	str	r5, [sp, #8]
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 810ba70:	699a      	ldr	r2, [r3, #24]
 810ba72:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 810ba76:	619a      	str	r2, [r3, #24]
  tmpreg = (heth->Instance)->DMAOMR;
 810ba78:	699b      	ldr	r3, [r3, #24]
 810ba7a:	9302      	str	r3, [sp, #8]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 810ba7c:	f7fd fb5c 	bl	8109138 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg;
 810ba80:	6823      	ldr	r3, [r4, #0]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 810ba82:	4630      	mov	r0, r6
  (heth->Instance)->DMAOMR = tmpreg;
 810ba84:	9902      	ldr	r1, [sp, #8]
 810ba86:	f503 5280 	add.w	r2, r3, #4096	; 0x1000
 810ba8a:	6191      	str	r1, [r2, #24]
  __IO uint32_t tmpreg = 0;
 810ba8c:	9501      	str	r5, [sp, #4]
  (heth->Instance)->MACCR &= ~ETH_MACCR_TE;
 810ba8e:	681a      	ldr	r2, [r3, #0]
 810ba90:	f022 0208 	bic.w	r2, r2, #8
 810ba94:	601a      	str	r2, [r3, #0]
  tmpreg = (heth->Instance)->MACCR;
 810ba96:	681b      	ldr	r3, [r3, #0]
 810ba98:	9301      	str	r3, [sp, #4]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 810ba9a:	f7fd fb4d 	bl	8109138 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 810ba9e:	9a01      	ldr	r2, [sp, #4]
  return HAL_OK;
 810baa0:	4628      	mov	r0, r5
  (heth->Instance)->MACCR = tmpreg;
 810baa2:	6823      	ldr	r3, [r4, #0]
 810baa4:	601a      	str	r2, [r3, #0]
  heth->State = HAL_ETH_STATE_READY;
 810baa6:	f884 6044 	strb.w	r6, [r4, #68]	; 0x44
  __HAL_UNLOCK(heth);
 810baaa:	f884 5045 	strb.w	r5, [r4, #69]	; 0x45
}
 810baae:	b004      	add	sp, #16
 810bab0:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(heth);
 810bab2:	2002      	movs	r0, #2
}
 810bab4:	4770      	bx	lr
 810bab6:	bf00      	nop

0810bab8 <HAL_ETH_ConfigMAC>:
  __HAL_LOCK(heth);
 810bab8:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
 810babc:	2b01      	cmp	r3, #1
 810babe:	f000 8249 	beq.w	810bf54 <HAL_ETH_ConfigMAC+0x49c>
  assert_param(IS_ETH_SPEED(heth->Init.Speed));
 810bac2:	6883      	ldr	r3, [r0, #8]
  heth->State= HAL_ETH_STATE_BUSY;
 810bac4:	2202      	movs	r2, #2
{
 810bac6:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_ETH_SPEED(heth->Init.Speed));
 810bac8:	f433 4380 	bics.w	r3, r3, #16384	; 0x4000
 810bacc:	460c      	mov	r4, r1
  __HAL_LOCK(heth);
 810bace:	f04f 0101 	mov.w	r1, #1
 810bad2:	4605      	mov	r5, r0
  heth->State= HAL_ETH_STATE_BUSY;
 810bad4:	f880 2044 	strb.w	r2, [r0, #68]	; 0x44
  __HAL_LOCK(heth);
 810bad8:	f880 1045 	strb.w	r1, [r0, #69]	; 0x45
  assert_param(IS_ETH_SPEED(heth->Init.Speed));
 810badc:	f040 8207 	bne.w	810beee <HAL_ETH_ConfigMAC+0x436>
  assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode)); 
 810bae0:	68eb      	ldr	r3, [r5, #12]
 810bae2:	f433 6300 	bics.w	r3, r3, #2048	; 0x800
 810bae6:	f040 8114 	bne.w	810bd12 <HAL_ETH_ConfigMAC+0x25a>
  if (macconf != NULL)
 810baea:	2c00      	cmp	r4, #0
 810baec:	f000 8119 	beq.w	810bd22 <HAL_ETH_ConfigMAC+0x26a>
    assert_param(IS_ETH_WATCHDOG(macconf->Watchdog));
 810baf0:	6823      	ldr	r3, [r4, #0]
 810baf2:	f433 0300 	bics.w	r3, r3, #8388608	; 0x800000
 810baf6:	f040 8139 	bne.w	810bd6c <HAL_ETH_ConfigMAC+0x2b4>
    assert_param(IS_ETH_JABBER(macconf->Jabber));
 810bafa:	6863      	ldr	r3, [r4, #4]
 810bafc:	f433 0380 	bics.w	r3, r3, #4194304	; 0x400000
 810bb00:	f040 816b 	bne.w	810bdda <HAL_ETH_ConfigMAC+0x322>
    assert_param(IS_ETH_INTER_FRAME_GAP(macconf->InterFrameGap));
 810bb04:	68a3      	ldr	r3, [r4, #8]
 810bb06:	f423 23c0 	bic.w	r3, r3, #393216	; 0x60000
 810bb0a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 810bb0e:	d002      	beq.n	810bb16 <HAL_ETH_ConfigMAC+0x5e>
 810bb10:	2b00      	cmp	r3, #0
 810bb12:	f040 8221 	bne.w	810bf58 <HAL_ETH_ConfigMAC+0x4a0>
    assert_param(IS_ETH_CARRIER_SENSE(macconf->CarrierSense));
 810bb16:	68e3      	ldr	r3, [r4, #12]
 810bb18:	f433 3380 	bics.w	r3, r3, #65536	; 0x10000
 810bb1c:	f040 8152 	bne.w	810bdc4 <HAL_ETH_ConfigMAC+0x30c>
    assert_param(IS_ETH_RECEIVE_OWN(macconf->ReceiveOwn));
 810bb20:	6923      	ldr	r3, [r4, #16]
 810bb22:	f433 5300 	bics.w	r3, r3, #8192	; 0x2000
 810bb26:	f040 8142 	bne.w	810bdae <HAL_ETH_ConfigMAC+0x2f6>
    assert_param(IS_ETH_LOOPBACK_MODE(macconf->LoopbackMode));
 810bb2a:	6963      	ldr	r3, [r4, #20]
 810bb2c:	f433 5380 	bics.w	r3, r3, #4096	; 0x1000
 810bb30:	f040 8132 	bne.w	810bd98 <HAL_ETH_ConfigMAC+0x2e0>
    assert_param(IS_ETH_CHECKSUM_OFFLOAD(macconf->ChecksumOffload));
 810bb34:	69a3      	ldr	r3, [r4, #24]
 810bb36:	f433 6380 	bics.w	r3, r3, #1024	; 0x400
 810bb3a:	f040 8122 	bne.w	810bd82 <HAL_ETH_ConfigMAC+0x2ca>
    assert_param(IS_ETH_RETRY_TRANSMISSION(macconf->RetryTransmission));
 810bb3e:	69e3      	ldr	r3, [r4, #28]
 810bb40:	f433 7300 	bics.w	r3, r3, #512	; 0x200
 810bb44:	f040 81a3 	bne.w	810be8e <HAL_ETH_ConfigMAC+0x3d6>
    assert_param(IS_ETH_AUTOMATIC_PADCRC_STRIP(macconf->AutomaticPadCRCStrip));
 810bb48:	6a23      	ldr	r3, [r4, #32]
 810bb4a:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 810bb4e:	f040 818e 	bne.w	810be6e <HAL_ETH_ConfigMAC+0x3b6>
    assert_param(IS_ETH_BACKOFF_LIMIT(macconf->BackOffLimit));
 810bb52:	6a63      	ldr	r3, [r4, #36]	; 0x24
 810bb54:	f033 0360 	bics.w	r3, r3, #96	; 0x60
 810bb58:	f040 8193 	bne.w	810be82 <HAL_ETH_ConfigMAC+0x3ca>
    assert_param(IS_ETH_DEFERRAL_CHECK(macconf->DeferralCheck));
 810bb5c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 810bb5e:	f033 0310 	bics.w	r3, r3, #16
 810bb62:	f040 8179 	bne.w	810be58 <HAL_ETH_ConfigMAC+0x3a0>
    assert_param(IS_ETH_RECEIVE_ALL(macconf->ReceiveAll));
 810bb66:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 810bb68:	f033 4300 	bics.w	r3, r3, #2147483648	; 0x80000000
 810bb6c:	f040 819a 	bne.w	810bea4 <HAL_ETH_ConfigMAC+0x3ec>
    assert_param(IS_ETH_SOURCE_ADDR_FILTER(macconf->SourceAddrFilter));
 810bb70:	6b23      	ldr	r3, [r4, #48]	; 0x30
 810bb72:	f433 7200 	bics.w	r2, r3, #512	; 0x200
 810bb76:	d003      	beq.n	810bb80 <HAL_ETH_ConfigMAC+0xc8>
 810bb78:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 810bb7c:	f040 81d8 	bne.w	810bf30 <HAL_ETH_ConfigMAC+0x478>
    assert_param(IS_ETH_CONTROL_FRAMES(macconf->PassControlFrames));
 810bb80:	6b63      	ldr	r3, [r4, #52]	; 0x34
 810bb82:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 810bb86:	2a40      	cmp	r2, #64	; 0x40
 810bb88:	d002      	beq.n	810bb90 <HAL_ETH_ConfigMAC+0xd8>
 810bb8a:	2b80      	cmp	r3, #128	; 0x80
 810bb8c:	f040 81ba 	bne.w	810bf04 <HAL_ETH_ConfigMAC+0x44c>
    assert_param(IS_ETH_BROADCAST_FRAMES_RECEPTION(macconf->BroadcastFramesReception));
 810bb90:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 810bb92:	f033 0320 	bics.w	r3, r3, #32
 810bb96:	f040 80de 	bne.w	810bd56 <HAL_ETH_ConfigMAC+0x29e>
    assert_param(IS_ETH_DESTINATION_ADDR_FILTER(macconf->DestinationAddrFilter));
 810bb9a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 810bb9c:	f033 0308 	bics.w	r3, r3, #8
 810bba0:	f040 80cf 	bne.w	810bd42 <HAL_ETH_ConfigMAC+0x28a>
    assert_param(IS_ETH_PROMISCUOUS_MODE(macconf->PromiscuousMode));
 810bba4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 810bba6:	2b01      	cmp	r3, #1
 810bba8:	f200 80a5 	bhi.w	810bcf6 <HAL_ETH_ConfigMAC+0x23e>
    assert_param(IS_ETH_MULTICAST_FRAMES_FILTER(macconf->MulticastFramesFilter));
 810bbac:	6c63      	ldr	r3, [r4, #68]	; 0x44
 810bbae:	f240 4204 	movw	r2, #1028	; 0x404
 810bbb2:	4293      	cmp	r3, r2
 810bbb4:	bf18      	it	ne
 810bbb6:	2b10      	cmpne	r3, #16
 810bbb8:	d003      	beq.n	810bbc2 <HAL_ETH_ConfigMAC+0x10a>
 810bbba:	f033 0304 	bics.w	r3, r3, #4
 810bbbe:	f040 81c3 	bne.w	810bf48 <HAL_ETH_ConfigMAC+0x490>
    assert_param(IS_ETH_UNICAST_FRAMES_FILTER(macconf->UnicastFramesFilter));
 810bbc2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 810bbc4:	f033 0202 	bics.w	r2, r3, #2
 810bbc8:	d004      	beq.n	810bbd4 <HAL_ETH_ConfigMAC+0x11c>
 810bbca:	f240 4202 	movw	r2, #1026	; 0x402
 810bbce:	4293      	cmp	r3, r2
 810bbd0:	f040 81a3 	bne.w	810bf1a <HAL_ETH_ConfigMAC+0x462>
    assert_param(IS_ETH_PAUSE_TIME(macconf->PauseTime));
 810bbd4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 810bbd6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 810bbda:	f080 816e 	bcs.w	810beba <HAL_ETH_ConfigMAC+0x402>
    assert_param(IS_ETH_ZEROQUANTA_PAUSE(macconf->ZeroQuantaPause));
 810bbde:	6da3      	ldr	r3, [r4, #88]	; 0x58
 810bbe0:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 810bbe4:	f040 8173 	bne.w	810bece <HAL_ETH_ConfigMAC+0x416>
    assert_param(IS_ETH_PAUSE_LOW_THRESHOLD(macconf->PauseLowThreshold));
 810bbe8:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 810bbea:	f033 0330 	bics.w	r3, r3, #48	; 0x30
 810bbee:	f040 8178 	bne.w	810bee2 <HAL_ETH_ConfigMAC+0x42a>
    assert_param(IS_ETH_UNICAST_PAUSE_FRAME_DETECT(macconf->UnicastPauseFrameDetect));
 810bbf2:	6e23      	ldr	r3, [r4, #96]	; 0x60
 810bbf4:	f033 0308 	bics.w	r3, r3, #8
 810bbf8:	f040 8123 	bne.w	810be42 <HAL_ETH_ConfigMAC+0x38a>
    assert_param(IS_ETH_RECEIVE_FLOWCONTROL(macconf->ReceiveFlowControl));
 810bbfc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 810bbfe:	f033 0304 	bics.w	r3, r3, #4
 810bc02:	f040 8113 	bne.w	810be2c <HAL_ETH_ConfigMAC+0x374>
    assert_param(IS_ETH_TRANSMIT_FLOWCONTROL(macconf->TransmitFlowControl));
 810bc06:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 810bc08:	f033 0302 	bics.w	r3, r3, #2
 810bc0c:	f040 8103 	bne.w	810be16 <HAL_ETH_ConfigMAC+0x35e>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
 810bc10:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 810bc12:	f433 3380 	bics.w	r3, r3, #65536	; 0x10000
 810bc16:	f040 80f3 	bne.w	810be00 <HAL_ETH_ConfigMAC+0x348>
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));
 810bc1a:	6f23      	ldr	r3, [r4, #112]	; 0x70
 810bc1c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 810bc20:	f080 80e8 	bcs.w	810bdf4 <HAL_ETH_ConfigMAC+0x33c>
    tmpreg = (heth->Instance)->MACCR;
 810bc24:	682a      	ldr	r2, [r5, #0]
    tmpreg &= ETH_MACCR_CLEAR_MASK;
 810bc26:	49b5      	ldr	r1, [pc, #724]	; (810befc <HAL_ETH_ConfigMAC+0x444>)
    tmpreg = (heth->Instance)->MACCR;
 810bc28:	6810      	ldr	r0, [r2, #0]
                         macconf->BackOffLimit | 
 810bc2a:	6823      	ldr	r3, [r4, #0]
    tmpreg &= ETH_MACCR_CLEAR_MASK;
 810bc2c:	4001      	ands	r1, r0
                         macconf->BackOffLimit | 
 810bc2e:	6860      	ldr	r0, [r4, #4]
 810bc30:	4303      	orrs	r3, r0
 810bc32:	68a0      	ldr	r0, [r4, #8]
 810bc34:	4303      	orrs	r3, r0
 810bc36:	68e0      	ldr	r0, [r4, #12]
 810bc38:	4303      	orrs	r3, r0
 810bc3a:	6920      	ldr	r0, [r4, #16]
 810bc3c:	4303      	orrs	r3, r0
 810bc3e:	6960      	ldr	r0, [r4, #20]
 810bc40:	4303      	orrs	r3, r0
 810bc42:	69a0      	ldr	r0, [r4, #24]
 810bc44:	4303      	orrs	r3, r0
 810bc46:	69e0      	ldr	r0, [r4, #28]
 810bc48:	4303      	orrs	r3, r0
 810bc4a:	6a20      	ldr	r0, [r4, #32]
 810bc4c:	4303      	orrs	r3, r0
 810bc4e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 810bc50:	4303      	orrs	r3, r0
 810bc52:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 810bc54:	4303      	orrs	r3, r0
 810bc56:	68a8      	ldr	r0, [r5, #8]
 810bc58:	4303      	orrs	r3, r0
 810bc5a:	68e8      	ldr	r0, [r5, #12]
 810bc5c:	4303      	orrs	r3, r0
    HAL_Delay(ETH_REG_WRITE_DELAY);
 810bc5e:	2001      	movs	r0, #1
    tmpreg |= (uint32_t)(macconf->Watchdog | 
 810bc60:	430b      	orrs	r3, r1
    (heth->Instance)->MACCR = (uint32_t)tmpreg;
 810bc62:	6013      	str	r3, [r2, #0]
    tmpreg = (heth->Instance)->MACCR;
 810bc64:	6816      	ldr	r6, [r2, #0]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 810bc66:	f7fd fa67 	bl	8109138 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg; 
 810bc6a:	682a      	ldr	r2, [r5, #0]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 810bc6c:	2001      	movs	r0, #1
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 810bc6e:	e9d4 310b 	ldrd	r3, r1, [r4, #44]	; 0x2c
    (heth->Instance)->MACCR = tmpreg; 
 810bc72:	6016      	str	r6, [r2, #0]
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 810bc74:	430b      	orrs	r3, r1
                                          macconf->SourceAddrFilter |
 810bc76:	6b61      	ldr	r1, [r4, #52]	; 0x34
 810bc78:	430b      	orrs	r3, r1
                                          macconf->PassControlFrames |
 810bc7a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 810bc7c:	430b      	orrs	r3, r1
                                          macconf->BroadcastFramesReception | 
 810bc7e:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 810bc80:	430b      	orrs	r3, r1
                                          macconf->DestinationAddrFilter |
 810bc82:	6c21      	ldr	r1, [r4, #64]	; 0x40
 810bc84:	430b      	orrs	r3, r1
                                          macconf->PromiscuousMode |
 810bc86:	6c61      	ldr	r1, [r4, #68]	; 0x44
 810bc88:	430b      	orrs	r3, r1
                                          macconf->MulticastFramesFilter |
 810bc8a:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 810bc8c:	430b      	orrs	r3, r1
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 810bc8e:	6053      	str	r3, [r2, #4]
     tmpreg = (heth->Instance)->MACFFR;
 810bc90:	6856      	ldr	r6, [r2, #4]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 810bc92:	f7fd fa51 	bl	8109138 <HAL_Delay>
     (heth->Instance)->MACFFR = tmpreg;
 810bc96:	682a      	ldr	r2, [r5, #0]
     (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
 810bc98:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
     (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
 810bc9a:	6d21      	ldr	r1, [r4, #80]	; 0x50
     (heth->Instance)->MACFFR = tmpreg;
 810bc9c:	6056      	str	r6, [r2, #4]
     (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
 810bc9e:	6093      	str	r3, [r2, #8]
     tmpreg &= ETH_MACFCR_CLEAR_MASK;
 810bca0:	f64f 7341 	movw	r3, #65345	; 0xff41
     (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
 810bca4:	60d1      	str	r1, [r2, #12]
     tmpreg = (heth->Instance)->MACFCR;
 810bca6:	6991      	ldr	r1, [r2, #24]
     tmpreg &= ETH_MACFCR_CLEAR_MASK;
 810bca8:	4019      	ands	r1, r3
                          macconf->ReceiveFlowControl |
 810bcaa:	e9d4 3016 	ldrd	r3, r0, [r4, #88]	; 0x58
 810bcae:	4303      	orrs	r3, r0
 810bcb0:	6e20      	ldr	r0, [r4, #96]	; 0x60
 810bcb2:	4303      	orrs	r3, r0
 810bcb4:	6e60      	ldr	r0, [r4, #100]	; 0x64
 810bcb6:	4303      	orrs	r3, r0
 810bcb8:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 810bcba:	4303      	orrs	r3, r0
     tmpreg |= (uint32_t)((macconf->PauseTime << 16) | 
 810bcbc:	6d60      	ldr	r0, [r4, #84]	; 0x54
                          macconf->ReceiveFlowControl |
 810bcbe:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
     HAL_Delay(ETH_REG_WRITE_DELAY);
 810bcc2:	2001      	movs	r0, #1
     tmpreg |= (uint32_t)((macconf->PauseTime << 16) | 
 810bcc4:	430b      	orrs	r3, r1
     (heth->Instance)->MACFCR = (uint32_t)tmpreg;
 810bcc6:	6193      	str	r3, [r2, #24]
     tmpreg = (heth->Instance)->MACFCR;
 810bcc8:	6996      	ldr	r6, [r2, #24]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 810bcca:	f7fd fa35 	bl	8109138 <HAL_Delay>
     (heth->Instance)->MACFCR = tmpreg;
 810bcce:	682b      	ldr	r3, [r5, #0]
      HAL_Delay(ETH_REG_WRITE_DELAY);
 810bcd0:	2001      	movs	r0, #1
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 810bcd2:	e9d4 211b 	ldrd	r2, r1, [r4, #108]	; 0x6c
     (heth->Instance)->MACFCR = tmpreg;
 810bcd6:	619e      	str	r6, [r3, #24]
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 810bcd8:	430a      	orrs	r2, r1
 810bcda:	61da      	str	r2, [r3, #28]
      tmpreg = (heth->Instance)->MACVLANTR;
 810bcdc:	69dc      	ldr	r4, [r3, #28]
      HAL_Delay(ETH_REG_WRITE_DELAY);
 810bcde:	f7fd fa2b 	bl	8109138 <HAL_Delay>
      (heth->Instance)->MACVLANTR = tmpreg;
 810bce2:	682b      	ldr	r3, [r5, #0]
 810bce4:	61dc      	str	r4, [r3, #28]
  __HAL_UNLOCK(heth);
 810bce6:	2300      	movs	r3, #0
  heth->State= HAL_ETH_STATE_READY;
 810bce8:	2201      	movs	r2, #1
  return HAL_OK;  
 810bcea:	4618      	mov	r0, r3
  heth->State= HAL_ETH_STATE_READY;
 810bcec:	f885 2044 	strb.w	r2, [r5, #68]	; 0x44
  __HAL_UNLOCK(heth);
 810bcf0:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
}
 810bcf4:	bd70      	pop	{r4, r5, r6, pc}
    assert_param(IS_ETH_PROMISCUOUS_MODE(macconf->PromiscuousMode));
 810bcf6:	f240 6123 	movw	r1, #1571	; 0x623
 810bcfa:	4881      	ldr	r0, [pc, #516]	; (810bf00 <HAL_ETH_ConfigMAC+0x448>)
 810bcfc:	f7f9 fdb8 	bl	8105870 <assert_failed>
    assert_param(IS_ETH_MULTICAST_FRAMES_FILTER(macconf->MulticastFramesFilter));
 810bd00:	6c63      	ldr	r3, [r4, #68]	; 0x44
 810bd02:	f240 4204 	movw	r2, #1028	; 0x404
 810bd06:	4293      	cmp	r3, r2
 810bd08:	bf18      	it	ne
 810bd0a:	2b10      	cmpne	r3, #16
 810bd0c:	f47f af55 	bne.w	810bbba <HAL_ETH_ConfigMAC+0x102>
 810bd10:	e757      	b.n	810bbc2 <HAL_ETH_ConfigMAC+0x10a>
  assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode)); 
 810bd12:	f240 610e 	movw	r1, #1550	; 0x60e
 810bd16:	487a      	ldr	r0, [pc, #488]	; (810bf00 <HAL_ETH_ConfigMAC+0x448>)
 810bd18:	f7f9 fdaa 	bl	8105870 <assert_failed>
  if (macconf != NULL)
 810bd1c:	2c00      	cmp	r4, #0
 810bd1e:	f47f aee7 	bne.w	810baf0 <HAL_ETH_ConfigMAC+0x38>
    tmpreg = (heth->Instance)->MACCR;
 810bd22:	682a      	ldr	r2, [r5, #0]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 810bd24:	2001      	movs	r0, #1
    tmpreg |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 810bd26:	e9d5 3402 	ldrd	r3, r4, [r5, #8]
    tmpreg = (heth->Instance)->MACCR;
 810bd2a:	6811      	ldr	r1, [r2, #0]
    tmpreg |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 810bd2c:	4323      	orrs	r3, r4
    tmpreg &= ~((uint32_t)0x00004800);
 810bd2e:	f421 4190 	bic.w	r1, r1, #18432	; 0x4800
    tmpreg |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 810bd32:	430b      	orrs	r3, r1
    (heth->Instance)->MACCR = (uint32_t)tmpreg;
 810bd34:	6013      	str	r3, [r2, #0]
    tmpreg = (heth->Instance)->MACCR;
 810bd36:	6814      	ldr	r4, [r2, #0]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 810bd38:	f7fd f9fe 	bl	8109138 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg;
 810bd3c:	682b      	ldr	r3, [r5, #0]
 810bd3e:	601c      	str	r4, [r3, #0]
 810bd40:	e7d1      	b.n	810bce6 <HAL_ETH_ConfigMAC+0x22e>
    assert_param(IS_ETH_DESTINATION_ADDR_FILTER(macconf->DestinationAddrFilter));
 810bd42:	f240 6122 	movw	r1, #1570	; 0x622
 810bd46:	486e      	ldr	r0, [pc, #440]	; (810bf00 <HAL_ETH_ConfigMAC+0x448>)
 810bd48:	f7f9 fd92 	bl	8105870 <assert_failed>
    assert_param(IS_ETH_PROMISCUOUS_MODE(macconf->PromiscuousMode));
 810bd4c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 810bd4e:	2b01      	cmp	r3, #1
 810bd50:	f67f af2c 	bls.w	810bbac <HAL_ETH_ConfigMAC+0xf4>
 810bd54:	e7cf      	b.n	810bcf6 <HAL_ETH_ConfigMAC+0x23e>
    assert_param(IS_ETH_BROADCAST_FRAMES_RECEPTION(macconf->BroadcastFramesReception));
 810bd56:	f240 6121 	movw	r1, #1569	; 0x621
 810bd5a:	4869      	ldr	r0, [pc, #420]	; (810bf00 <HAL_ETH_ConfigMAC+0x448>)
 810bd5c:	f7f9 fd88 	bl	8105870 <assert_failed>
    assert_param(IS_ETH_DESTINATION_ADDR_FILTER(macconf->DestinationAddrFilter));
 810bd60:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 810bd62:	f033 0308 	bics.w	r3, r3, #8
 810bd66:	f43f af1d 	beq.w	810bba4 <HAL_ETH_ConfigMAC+0xec>
 810bd6a:	e7ea      	b.n	810bd42 <HAL_ETH_ConfigMAC+0x28a>
    assert_param(IS_ETH_WATCHDOG(macconf->Watchdog));
 810bd6c:	f240 6113 	movw	r1, #1555	; 0x613
 810bd70:	4863      	ldr	r0, [pc, #396]	; (810bf00 <HAL_ETH_ConfigMAC+0x448>)
 810bd72:	f7f9 fd7d 	bl	8105870 <assert_failed>
    assert_param(IS_ETH_JABBER(macconf->Jabber));
 810bd76:	6863      	ldr	r3, [r4, #4]
 810bd78:	f433 0380 	bics.w	r3, r3, #4194304	; 0x400000
 810bd7c:	f43f aec2 	beq.w	810bb04 <HAL_ETH_ConfigMAC+0x4c>
 810bd80:	e02b      	b.n	810bdda <HAL_ETH_ConfigMAC+0x322>
    assert_param(IS_ETH_CHECKSUM_OFFLOAD(macconf->ChecksumOffload));
 810bd82:	f240 6119 	movw	r1, #1561	; 0x619
 810bd86:	485e      	ldr	r0, [pc, #376]	; (810bf00 <HAL_ETH_ConfigMAC+0x448>)
 810bd88:	f7f9 fd72 	bl	8105870 <assert_failed>
    assert_param(IS_ETH_RETRY_TRANSMISSION(macconf->RetryTransmission));
 810bd8c:	69e3      	ldr	r3, [r4, #28]
 810bd8e:	f433 7300 	bics.w	r3, r3, #512	; 0x200
 810bd92:	f43f aed9 	beq.w	810bb48 <HAL_ETH_ConfigMAC+0x90>
 810bd96:	e07a      	b.n	810be8e <HAL_ETH_ConfigMAC+0x3d6>
    assert_param(IS_ETH_LOOPBACK_MODE(macconf->LoopbackMode));
 810bd98:	f44f 61c3 	mov.w	r1, #1560	; 0x618
 810bd9c:	4858      	ldr	r0, [pc, #352]	; (810bf00 <HAL_ETH_ConfigMAC+0x448>)
 810bd9e:	f7f9 fd67 	bl	8105870 <assert_failed>
    assert_param(IS_ETH_CHECKSUM_OFFLOAD(macconf->ChecksumOffload));
 810bda2:	69a3      	ldr	r3, [r4, #24]
 810bda4:	f433 6380 	bics.w	r3, r3, #1024	; 0x400
 810bda8:	f43f aec9 	beq.w	810bb3e <HAL_ETH_ConfigMAC+0x86>
 810bdac:	e7e9      	b.n	810bd82 <HAL_ETH_ConfigMAC+0x2ca>
    assert_param(IS_ETH_RECEIVE_OWN(macconf->ReceiveOwn));
 810bdae:	f240 6117 	movw	r1, #1559	; 0x617
 810bdb2:	4853      	ldr	r0, [pc, #332]	; (810bf00 <HAL_ETH_ConfigMAC+0x448>)
 810bdb4:	f7f9 fd5c 	bl	8105870 <assert_failed>
    assert_param(IS_ETH_LOOPBACK_MODE(macconf->LoopbackMode));
 810bdb8:	6963      	ldr	r3, [r4, #20]
 810bdba:	f433 5380 	bics.w	r3, r3, #4096	; 0x1000
 810bdbe:	f43f aeb9 	beq.w	810bb34 <HAL_ETH_ConfigMAC+0x7c>
 810bdc2:	e7e9      	b.n	810bd98 <HAL_ETH_ConfigMAC+0x2e0>
    assert_param(IS_ETH_CARRIER_SENSE(macconf->CarrierSense));
 810bdc4:	f240 6116 	movw	r1, #1558	; 0x616
 810bdc8:	484d      	ldr	r0, [pc, #308]	; (810bf00 <HAL_ETH_ConfigMAC+0x448>)
 810bdca:	f7f9 fd51 	bl	8105870 <assert_failed>
    assert_param(IS_ETH_RECEIVE_OWN(macconf->ReceiveOwn));
 810bdce:	6923      	ldr	r3, [r4, #16]
 810bdd0:	f433 5300 	bics.w	r3, r3, #8192	; 0x2000
 810bdd4:	f43f aea9 	beq.w	810bb2a <HAL_ETH_ConfigMAC+0x72>
 810bdd8:	e7e9      	b.n	810bdae <HAL_ETH_ConfigMAC+0x2f6>
    assert_param(IS_ETH_JABBER(macconf->Jabber));
 810bdda:	f240 6114 	movw	r1, #1556	; 0x614
 810bdde:	4848      	ldr	r0, [pc, #288]	; (810bf00 <HAL_ETH_ConfigMAC+0x448>)
 810bde0:	f7f9 fd46 	bl	8105870 <assert_failed>
    assert_param(IS_ETH_INTER_FRAME_GAP(macconf->InterFrameGap));
 810bde4:	68a3      	ldr	r3, [r4, #8]
 810bde6:	f423 23c0 	bic.w	r3, r3, #393216	; 0x60000
 810bdea:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 810bdee:	f47f ae8f 	bne.w	810bb10 <HAL_ETH_ConfigMAC+0x58>
 810bdf2:	e690      	b.n	810bb16 <HAL_ETH_ConfigMAC+0x5e>
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));
 810bdf4:	f240 612d 	movw	r1, #1581	; 0x62d
 810bdf8:	4841      	ldr	r0, [pc, #260]	; (810bf00 <HAL_ETH_ConfigMAC+0x448>)
 810bdfa:	f7f9 fd39 	bl	8105870 <assert_failed>
 810bdfe:	e711      	b.n	810bc24 <HAL_ETH_ConfigMAC+0x16c>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
 810be00:	f240 612c 	movw	r1, #1580	; 0x62c
 810be04:	483e      	ldr	r0, [pc, #248]	; (810bf00 <HAL_ETH_ConfigMAC+0x448>)
 810be06:	f7f9 fd33 	bl	8105870 <assert_failed>
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));
 810be0a:	6f23      	ldr	r3, [r4, #112]	; 0x70
 810be0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 810be10:	f4ff af08 	bcc.w	810bc24 <HAL_ETH_ConfigMAC+0x16c>
 810be14:	e7ee      	b.n	810bdf4 <HAL_ETH_ConfigMAC+0x33c>
    assert_param(IS_ETH_TRANSMIT_FLOWCONTROL(macconf->TransmitFlowControl));
 810be16:	f240 612b 	movw	r1, #1579	; 0x62b
 810be1a:	4839      	ldr	r0, [pc, #228]	; (810bf00 <HAL_ETH_ConfigMAC+0x448>)
 810be1c:	f7f9 fd28 	bl	8105870 <assert_failed>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
 810be20:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 810be22:	f433 3380 	bics.w	r3, r3, #65536	; 0x10000
 810be26:	f43f aef8 	beq.w	810bc1a <HAL_ETH_ConfigMAC+0x162>
 810be2a:	e7e9      	b.n	810be00 <HAL_ETH_ConfigMAC+0x348>
    assert_param(IS_ETH_RECEIVE_FLOWCONTROL(macconf->ReceiveFlowControl));
 810be2c:	f240 612a 	movw	r1, #1578	; 0x62a
 810be30:	4833      	ldr	r0, [pc, #204]	; (810bf00 <HAL_ETH_ConfigMAC+0x448>)
 810be32:	f7f9 fd1d 	bl	8105870 <assert_failed>
    assert_param(IS_ETH_TRANSMIT_FLOWCONTROL(macconf->TransmitFlowControl));
 810be36:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 810be38:	f033 0302 	bics.w	r3, r3, #2
 810be3c:	f43f aee8 	beq.w	810bc10 <HAL_ETH_ConfigMAC+0x158>
 810be40:	e7e9      	b.n	810be16 <HAL_ETH_ConfigMAC+0x35e>
    assert_param(IS_ETH_UNICAST_PAUSE_FRAME_DETECT(macconf->UnicastPauseFrameDetect));
 810be42:	f240 6129 	movw	r1, #1577	; 0x629
 810be46:	482e      	ldr	r0, [pc, #184]	; (810bf00 <HAL_ETH_ConfigMAC+0x448>)
 810be48:	f7f9 fd12 	bl	8105870 <assert_failed>
    assert_param(IS_ETH_RECEIVE_FLOWCONTROL(macconf->ReceiveFlowControl));
 810be4c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 810be4e:	f033 0304 	bics.w	r3, r3, #4
 810be52:	f43f aed8 	beq.w	810bc06 <HAL_ETH_ConfigMAC+0x14e>
 810be56:	e7e9      	b.n	810be2c <HAL_ETH_ConfigMAC+0x374>
    assert_param(IS_ETH_DEFERRAL_CHECK(macconf->DeferralCheck));
 810be58:	f240 611d 	movw	r1, #1565	; 0x61d
 810be5c:	4828      	ldr	r0, [pc, #160]	; (810bf00 <HAL_ETH_ConfigMAC+0x448>)
 810be5e:	f7f9 fd07 	bl	8105870 <assert_failed>
    assert_param(IS_ETH_RECEIVE_ALL(macconf->ReceiveAll));
 810be62:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 810be64:	f033 4300 	bics.w	r3, r3, #2147483648	; 0x80000000
 810be68:	f43f ae82 	beq.w	810bb70 <HAL_ETH_ConfigMAC+0xb8>
 810be6c:	e01a      	b.n	810bea4 <HAL_ETH_ConfigMAC+0x3ec>
    assert_param(IS_ETH_AUTOMATIC_PADCRC_STRIP(macconf->AutomaticPadCRCStrip));
 810be6e:	f240 611b 	movw	r1, #1563	; 0x61b
 810be72:	4823      	ldr	r0, [pc, #140]	; (810bf00 <HAL_ETH_ConfigMAC+0x448>)
 810be74:	f7f9 fcfc 	bl	8105870 <assert_failed>
    assert_param(IS_ETH_BACKOFF_LIMIT(macconf->BackOffLimit));
 810be78:	6a63      	ldr	r3, [r4, #36]	; 0x24
 810be7a:	f033 0360 	bics.w	r3, r3, #96	; 0x60
 810be7e:	f43f ae6d 	beq.w	810bb5c <HAL_ETH_ConfigMAC+0xa4>
 810be82:	f240 611c 	movw	r1, #1564	; 0x61c
 810be86:	481e      	ldr	r0, [pc, #120]	; (810bf00 <HAL_ETH_ConfigMAC+0x448>)
 810be88:	f7f9 fcf2 	bl	8105870 <assert_failed>
 810be8c:	e666      	b.n	810bb5c <HAL_ETH_ConfigMAC+0xa4>
    assert_param(IS_ETH_RETRY_TRANSMISSION(macconf->RetryTransmission));
 810be8e:	f240 611a 	movw	r1, #1562	; 0x61a
 810be92:	481b      	ldr	r0, [pc, #108]	; (810bf00 <HAL_ETH_ConfigMAC+0x448>)
 810be94:	f7f9 fcec 	bl	8105870 <assert_failed>
    assert_param(IS_ETH_AUTOMATIC_PADCRC_STRIP(macconf->AutomaticPadCRCStrip));
 810be98:	6a23      	ldr	r3, [r4, #32]
 810be9a:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 810be9e:	f43f ae58 	beq.w	810bb52 <HAL_ETH_ConfigMAC+0x9a>
 810bea2:	e7e4      	b.n	810be6e <HAL_ETH_ConfigMAC+0x3b6>
    assert_param(IS_ETH_RECEIVE_ALL(macconf->ReceiveAll));
 810bea4:	f240 611e 	movw	r1, #1566	; 0x61e
 810bea8:	4815      	ldr	r0, [pc, #84]	; (810bf00 <HAL_ETH_ConfigMAC+0x448>)
 810beaa:	f7f9 fce1 	bl	8105870 <assert_failed>
    assert_param(IS_ETH_SOURCE_ADDR_FILTER(macconf->SourceAddrFilter));
 810beae:	6b23      	ldr	r3, [r4, #48]	; 0x30
 810beb0:	f433 7200 	bics.w	r2, r3, #512	; 0x200
 810beb4:	f47f ae60 	bne.w	810bb78 <HAL_ETH_ConfigMAC+0xc0>
 810beb8:	e662      	b.n	810bb80 <HAL_ETH_ConfigMAC+0xc8>
    assert_param(IS_ETH_PAUSE_TIME(macconf->PauseTime));
 810beba:	f240 6126 	movw	r1, #1574	; 0x626
 810bebe:	4810      	ldr	r0, [pc, #64]	; (810bf00 <HAL_ETH_ConfigMAC+0x448>)
 810bec0:	f7f9 fcd6 	bl	8105870 <assert_failed>
    assert_param(IS_ETH_ZEROQUANTA_PAUSE(macconf->ZeroQuantaPause));
 810bec4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 810bec6:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 810beca:	f43f ae8d 	beq.w	810bbe8 <HAL_ETH_ConfigMAC+0x130>
 810bece:	f240 6127 	movw	r1, #1575	; 0x627
 810bed2:	480b      	ldr	r0, [pc, #44]	; (810bf00 <HAL_ETH_ConfigMAC+0x448>)
 810bed4:	f7f9 fccc 	bl	8105870 <assert_failed>
    assert_param(IS_ETH_PAUSE_LOW_THRESHOLD(macconf->PauseLowThreshold));
 810bed8:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 810beda:	f033 0330 	bics.w	r3, r3, #48	; 0x30
 810bede:	f43f ae88 	beq.w	810bbf2 <HAL_ETH_ConfigMAC+0x13a>
 810bee2:	f44f 61c5 	mov.w	r1, #1576	; 0x628
 810bee6:	4806      	ldr	r0, [pc, #24]	; (810bf00 <HAL_ETH_ConfigMAC+0x448>)
 810bee8:	f7f9 fcc2 	bl	8105870 <assert_failed>
 810beec:	e681      	b.n	810bbf2 <HAL_ETH_ConfigMAC+0x13a>
  assert_param(IS_ETH_SPEED(heth->Init.Speed));
 810beee:	f240 610d 	movw	r1, #1549	; 0x60d
 810bef2:	4803      	ldr	r0, [pc, #12]	; (810bf00 <HAL_ETH_ConfigMAC+0x448>)
 810bef4:	f7f9 fcbc 	bl	8105870 <assert_failed>
 810bef8:	e5f2      	b.n	810bae0 <HAL_ETH_ConfigMAC+0x28>
 810befa:	bf00      	nop
 810befc:	ff20810f 	.word	0xff20810f
 810bf00:	0812de18 	.word	0x0812de18
    assert_param(IS_ETH_CONTROL_FRAMES(macconf->PassControlFrames));
 810bf04:	f44f 61c4 	mov.w	r1, #1568	; 0x620
 810bf08:	4816      	ldr	r0, [pc, #88]	; (810bf64 <HAL_ETH_ConfigMAC+0x4ac>)
 810bf0a:	f7f9 fcb1 	bl	8105870 <assert_failed>
    assert_param(IS_ETH_BROADCAST_FRAMES_RECEPTION(macconf->BroadcastFramesReception));
 810bf0e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 810bf10:	f033 0320 	bics.w	r3, r3, #32
 810bf14:	f43f ae41 	beq.w	810bb9a <HAL_ETH_ConfigMAC+0xe2>
 810bf18:	e71d      	b.n	810bd56 <HAL_ETH_ConfigMAC+0x29e>
    assert_param(IS_ETH_UNICAST_FRAMES_FILTER(macconf->UnicastFramesFilter));
 810bf1a:	f240 6125 	movw	r1, #1573	; 0x625
 810bf1e:	4811      	ldr	r0, [pc, #68]	; (810bf64 <HAL_ETH_ConfigMAC+0x4ac>)
 810bf20:	f7f9 fca6 	bl	8105870 <assert_failed>
    assert_param(IS_ETH_PAUSE_TIME(macconf->PauseTime));
 810bf24:	6d63      	ldr	r3, [r4, #84]	; 0x54
 810bf26:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 810bf2a:	f4ff ae58 	bcc.w	810bbde <HAL_ETH_ConfigMAC+0x126>
 810bf2e:	e7c4      	b.n	810beba <HAL_ETH_ConfigMAC+0x402>
    assert_param(IS_ETH_SOURCE_ADDR_FILTER(macconf->SourceAddrFilter));
 810bf30:	f240 611f 	movw	r1, #1567	; 0x61f
 810bf34:	480b      	ldr	r0, [pc, #44]	; (810bf64 <HAL_ETH_ConfigMAC+0x4ac>)
 810bf36:	f7f9 fc9b 	bl	8105870 <assert_failed>
    assert_param(IS_ETH_CONTROL_FRAMES(macconf->PassControlFrames));
 810bf3a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 810bf3c:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 810bf40:	2a40      	cmp	r2, #64	; 0x40
 810bf42:	f47f ae22 	bne.w	810bb8a <HAL_ETH_ConfigMAC+0xd2>
 810bf46:	e623      	b.n	810bb90 <HAL_ETH_ConfigMAC+0xd8>
    assert_param(IS_ETH_MULTICAST_FRAMES_FILTER(macconf->MulticastFramesFilter));
 810bf48:	f240 6124 	movw	r1, #1572	; 0x624
 810bf4c:	4805      	ldr	r0, [pc, #20]	; (810bf64 <HAL_ETH_ConfigMAC+0x4ac>)
 810bf4e:	f7f9 fc8f 	bl	8105870 <assert_failed>
 810bf52:	e636      	b.n	810bbc2 <HAL_ETH_ConfigMAC+0x10a>
  __HAL_LOCK(heth);
 810bf54:	2002      	movs	r0, #2
}
 810bf56:	4770      	bx	lr
    assert_param(IS_ETH_INTER_FRAME_GAP(macconf->InterFrameGap));
 810bf58:	f240 6115 	movw	r1, #1557	; 0x615
 810bf5c:	4801      	ldr	r0, [pc, #4]	; (810bf64 <HAL_ETH_ConfigMAC+0x4ac>)
 810bf5e:	f7f9 fc87 	bl	8105870 <assert_failed>
 810bf62:	e5d8      	b.n	810bb16 <HAL_ETH_ConfigMAC+0x5e>
 810bf64:	0812de18 	.word	0x0812de18

0810bf68 <FLASH_SetErrorCode>:
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 810bf68:	4b18      	ldr	r3, [pc, #96]	; (810bfcc <FLASH_SetErrorCode+0x64>)
 810bf6a:	68db      	ldr	r3, [r3, #12]
 810bf6c:	079b      	lsls	r3, r3, #30
 810bf6e:	d504      	bpl.n	810bf7a <FLASH_SetErrorCode+0x12>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 810bf70:	4a17      	ldr	r2, [pc, #92]	; (810bfd0 <FLASH_SetErrorCode+0x68>)
 810bf72:	6993      	ldr	r3, [r2, #24]
 810bf74:	f043 0320 	orr.w	r3, r3, #32
 810bf78:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 810bf7a:	4b14      	ldr	r3, [pc, #80]	; (810bfcc <FLASH_SetErrorCode+0x64>)
 810bf7c:	68db      	ldr	r3, [r3, #12]
 810bf7e:	06d8      	lsls	r0, r3, #27
 810bf80:	d504      	bpl.n	810bf8c <FLASH_SetErrorCode+0x24>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 810bf82:	4a13      	ldr	r2, [pc, #76]	; (810bfd0 <FLASH_SetErrorCode+0x68>)
 810bf84:	6993      	ldr	r3, [r2, #24]
 810bf86:	f043 0310 	orr.w	r3, r3, #16
 810bf8a:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 810bf8c:	4b0f      	ldr	r3, [pc, #60]	; (810bfcc <FLASH_SetErrorCode+0x64>)
 810bf8e:	68db      	ldr	r3, [r3, #12]
 810bf90:	0699      	lsls	r1, r3, #26
 810bf92:	d504      	bpl.n	810bf9e <FLASH_SetErrorCode+0x36>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 810bf94:	4a0e      	ldr	r2, [pc, #56]	; (810bfd0 <FLASH_SetErrorCode+0x68>)
 810bf96:	6993      	ldr	r3, [r2, #24]
 810bf98:	f043 0308 	orr.w	r3, r3, #8
 810bf9c:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 810bf9e:	4b0b      	ldr	r3, [pc, #44]	; (810bfcc <FLASH_SetErrorCode+0x64>)
 810bfa0:	68db      	ldr	r3, [r3, #12]
 810bfa2:	065a      	lsls	r2, r3, #25
 810bfa4:	d504      	bpl.n	810bfb0 <FLASH_SetErrorCode+0x48>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 810bfa6:	4a0a      	ldr	r2, [pc, #40]	; (810bfd0 <FLASH_SetErrorCode+0x68>)
 810bfa8:	6993      	ldr	r3, [r2, #24]
 810bfaa:	f043 0304 	orr.w	r3, r3, #4
 810bfae:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_ERSERR) != RESET)
 810bfb0:	4b06      	ldr	r3, [pc, #24]	; (810bfcc <FLASH_SetErrorCode+0x64>)
 810bfb2:	68db      	ldr	r3, [r3, #12]
 810bfb4:	061b      	lsls	r3, r3, #24
 810bfb6:	d504      	bpl.n	810bfc2 <FLASH_SetErrorCode+0x5a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_ERS;
 810bfb8:	4a05      	ldr	r2, [pc, #20]	; (810bfd0 <FLASH_SetErrorCode+0x68>)
 810bfba:	6993      	ldr	r3, [r2, #24]
 810bfbc:	f043 0302 	orr.w	r3, r3, #2
 810bfc0:	6193      	str	r3, [r2, #24]
   pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
  }  
#endif /* FLASH_OPTCR2_PCROP */
  
  /* Clear error programming flags */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 810bfc2:	4b02      	ldr	r3, [pc, #8]	; (810bfcc <FLASH_SetErrorCode+0x64>)
 810bfc4:	22f2      	movs	r2, #242	; 0xf2
 810bfc6:	60da      	str	r2, [r3, #12]
}
 810bfc8:	4770      	bx	lr
 810bfca:	bf00      	nop
 810bfcc:	40023c00 	.word	0x40023c00
 810bfd0:	2000350c 	.word	0x2000350c

0810bfd4 <FLASH_Program_Byte>:
{
 810bfd4:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_FLASH_ADDRESS(Address));
 810bfd6:	f100 4378 	add.w	r3, r0, #4160749568	; 0xf8000000
{
 810bfda:	4604      	mov	r4, r0
 810bfdc:	460d      	mov	r5, r1
  assert_param(IS_FLASH_ADDRESS(Address));
 810bfde:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 810bfe2:	d304      	bcc.n	810bfee <FLASH_Program_Byte+0x1a>
 810bfe4:	4b0c      	ldr	r3, [pc, #48]	; (810c018 <FLASH_Program_Byte+0x44>)
 810bfe6:	4403      	add	r3, r0
 810bfe8:	f5b3 6f84 	cmp.w	r3, #1056	; 0x420
 810bfec:	d20e      	bcs.n	810c00c <FLASH_Program_Byte+0x38>
  FLASH->CR &= CR_PSIZE_MASK;
 810bfee:	4b0b      	ldr	r3, [pc, #44]	; (810c01c <FLASH_Program_Byte+0x48>)
 810bff0:	691a      	ldr	r2, [r3, #16]
 810bff2:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 810bff6:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 810bff8:	691a      	ldr	r2, [r3, #16]
 810bffa:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 810bffc:	691a      	ldr	r2, [r3, #16]
 810bffe:	f042 0201 	orr.w	r2, r2, #1
 810c002:	611a      	str	r2, [r3, #16]
  *(__IO uint8_t*)Address = Data;
 810c004:	7025      	strb	r5, [r4, #0]
	__ASM volatile ("dsb 0xF":::"memory");
 810c006:	f3bf 8f4f 	dsb	sy
}
 810c00a:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_FLASH_ADDRESS(Address));
 810c00c:	f240 21ee 	movw	r1, #750	; 0x2ee
 810c010:	4803      	ldr	r0, [pc, #12]	; (810c020 <FLASH_Program_Byte+0x4c>)
 810c012:	f7f9 fc2d 	bl	8105870 <assert_failed>
 810c016:	e7ea      	b.n	810bfee <FLASH_Program_Byte+0x1a>
 810c018:	e00f1000 	.word	0xe00f1000
 810c01c:	40023c00 	.word	0x40023c00
 810c020:	0812de50 	.word	0x0812de50

0810c024 <FLASH_Program_HalfWord>:
{
 810c024:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_FLASH_ADDRESS(Address));
 810c026:	f100 4378 	add.w	r3, r0, #4160749568	; 0xf8000000
{
 810c02a:	4604      	mov	r4, r0
 810c02c:	460d      	mov	r5, r1
  assert_param(IS_FLASH_ADDRESS(Address));
 810c02e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 810c032:	d304      	bcc.n	810c03e <FLASH_Program_HalfWord+0x1a>
 810c034:	4b0d      	ldr	r3, [pc, #52]	; (810c06c <FLASH_Program_HalfWord+0x48>)
 810c036:	4403      	add	r3, r0
 810c038:	f5b3 6f84 	cmp.w	r3, #1056	; 0x420
 810c03c:	d210      	bcs.n	810c060 <FLASH_Program_HalfWord+0x3c>
  FLASH->CR &= CR_PSIZE_MASK;
 810c03e:	4b0c      	ldr	r3, [pc, #48]	; (810c070 <FLASH_Program_HalfWord+0x4c>)
 810c040:	691a      	ldr	r2, [r3, #16]
 810c042:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 810c046:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 810c048:	691a      	ldr	r2, [r3, #16]
 810c04a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 810c04e:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 810c050:	691a      	ldr	r2, [r3, #16]
 810c052:	f042 0201 	orr.w	r2, r2, #1
 810c056:	611a      	str	r2, [r3, #16]
  *(__IO uint16_t*)Address = Data;
 810c058:	8025      	strh	r5, [r4, #0]
 810c05a:	f3bf 8f4f 	dsb	sy
}
 810c05e:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_FLASH_ADDRESS(Address));
 810c060:	f44f 7134 	mov.w	r1, #720	; 0x2d0
 810c064:	4803      	ldr	r0, [pc, #12]	; (810c074 <FLASH_Program_HalfWord+0x50>)
 810c066:	f7f9 fc03 	bl	8105870 <assert_failed>
 810c06a:	e7e8      	b.n	810c03e <FLASH_Program_HalfWord+0x1a>
 810c06c:	e00f1000 	.word	0xe00f1000
 810c070:	40023c00 	.word	0x40023c00
 810c074:	0812de50 	.word	0x0812de50

0810c078 <FLASH_Program_Word>:
{
 810c078:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_FLASH_ADDRESS(Address));
 810c07a:	f100 4378 	add.w	r3, r0, #4160749568	; 0xf8000000
{
 810c07e:	4604      	mov	r4, r0
 810c080:	460d      	mov	r5, r1
  assert_param(IS_FLASH_ADDRESS(Address));
 810c082:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 810c086:	d304      	bcc.n	810c092 <FLASH_Program_Word+0x1a>
 810c088:	4b0d      	ldr	r3, [pc, #52]	; (810c0c0 <FLASH_Program_Word+0x48>)
 810c08a:	4403      	add	r3, r0
 810c08c:	f5b3 6f84 	cmp.w	r3, #1056	; 0x420
 810c090:	d210      	bcs.n	810c0b4 <FLASH_Program_Word+0x3c>
  FLASH->CR &= CR_PSIZE_MASK;
 810c092:	4b0c      	ldr	r3, [pc, #48]	; (810c0c4 <FLASH_Program_Word+0x4c>)
 810c094:	691a      	ldr	r2, [r3, #16]
 810c096:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 810c09a:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 810c09c:	691a      	ldr	r2, [r3, #16]
 810c09e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 810c0a2:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 810c0a4:	691a      	ldr	r2, [r3, #16]
 810c0a6:	f042 0201 	orr.w	r2, r2, #1
 810c0aa:	611a      	str	r2, [r3, #16]
  *(__IO uint32_t*)Address = Data;
 810c0ac:	6025      	str	r5, [r4, #0]
 810c0ae:	f3bf 8f4f 	dsb	sy
}
 810c0b2:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_FLASH_ADDRESS(Address));
 810c0b4:	f240 21b3 	movw	r1, #691	; 0x2b3
 810c0b8:	4803      	ldr	r0, [pc, #12]	; (810c0c8 <FLASH_Program_Word+0x50>)
 810c0ba:	f7f9 fbd9 	bl	8105870 <assert_failed>
 810c0be:	e7e8      	b.n	810c092 <FLASH_Program_Word+0x1a>
 810c0c0:	e00f1000 	.word	0xe00f1000
 810c0c4:	40023c00 	.word	0x40023c00
 810c0c8:	0812de50 	.word	0x0812de50

0810c0cc <FLASH_Program_DoubleWord>:
{
 810c0cc:	b570      	push	{r4, r5, r6, lr}
 810c0ce:	461d      	mov	r5, r3
  assert_param(IS_FLASH_ADDRESS(Address));
 810c0d0:	f100 4378 	add.w	r3, r0, #4160749568	; 0xf8000000
{
 810c0d4:	4604      	mov	r4, r0
 810c0d6:	4616      	mov	r6, r2
  assert_param(IS_FLASH_ADDRESS(Address));
 810c0d8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 810c0dc:	d304      	bcc.n	810c0e8 <FLASH_Program_DoubleWord+0x1c>
 810c0de:	4b0f      	ldr	r3, [pc, #60]	; (810c11c <FLASH_Program_DoubleWord+0x50>)
 810c0e0:	4403      	add	r3, r0
 810c0e2:	f5b3 6f84 	cmp.w	r3, #1056	; 0x420
 810c0e6:	d213      	bcs.n	810c110 <FLASH_Program_DoubleWord+0x44>
  FLASH->CR &= CR_PSIZE_MASK;
 810c0e8:	490d      	ldr	r1, [pc, #52]	; (810c120 <FLASH_Program_DoubleWord+0x54>)
 810c0ea:	690b      	ldr	r3, [r1, #16]
 810c0ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 810c0f0:	610b      	str	r3, [r1, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 810c0f2:	690b      	ldr	r3, [r1, #16]
 810c0f4:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 810c0f8:	610b      	str	r3, [r1, #16]
  FLASH->CR |= FLASH_CR_PG;
 810c0fa:	690b      	ldr	r3, [r1, #16]
 810c0fc:	f043 0301 	orr.w	r3, r3, #1
 810c100:	610b      	str	r3, [r1, #16]
  *(__IO uint32_t*)Address = (uint32_t)Data;
 810c102:	6026      	str	r6, [r4, #0]
  __ASM volatile ("isb 0xF":::"memory");
 810c104:	f3bf 8f6f 	isb	sy
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 810c108:	6065      	str	r5, [r4, #4]
	__ASM volatile ("dsb 0xF":::"memory");
 810c10a:	f3bf 8f4f 	dsb	sy
}
 810c10e:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_FLASH_ADDRESS(Address));
 810c110:	f240 218e 	movw	r1, #654	; 0x28e
 810c114:	4803      	ldr	r0, [pc, #12]	; (810c124 <FLASH_Program_DoubleWord+0x58>)
 810c116:	f7f9 fbab 	bl	8105870 <assert_failed>
 810c11a:	e7e5      	b.n	810c0e8 <FLASH_Program_DoubleWord+0x1c>
 810c11c:	e00f1000 	.word	0xe00f1000
 810c120:	40023c00 	.word	0x40023c00
 810c124:	0812de50 	.word	0x0812de50

0810c128 <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 810c128:	4b06      	ldr	r3, [pc, #24]	; (810c144 <HAL_FLASH_Unlock+0x1c>)
 810c12a:	691a      	ldr	r2, [r3, #16]
 810c12c:	2a00      	cmp	r2, #0
 810c12e:	db01      	blt.n	810c134 <HAL_FLASH_Unlock+0xc>
  HAL_StatusTypeDef status = HAL_OK;
 810c130:	2000      	movs	r0, #0
}
 810c132:	4770      	bx	lr
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 810c134:	4904      	ldr	r1, [pc, #16]	; (810c148 <HAL_FLASH_Unlock+0x20>)
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 810c136:	4a05      	ldr	r2, [pc, #20]	; (810c14c <HAL_FLASH_Unlock+0x24>)
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 810c138:	6059      	str	r1, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 810c13a:	605a      	str	r2, [r3, #4]
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 810c13c:	6918      	ldr	r0, [r3, #16]
  HAL_StatusTypeDef status = HAL_OK;
 810c13e:	0fc0      	lsrs	r0, r0, #31
 810c140:	4770      	bx	lr
 810c142:	bf00      	nop
 810c144:	40023c00 	.word	0x40023c00
 810c148:	45670123 	.word	0x45670123
 810c14c:	cdef89ab 	.word	0xcdef89ab

0810c150 <HAL_FLASH_Lock>:
  FLASH->CR |= FLASH_CR_LOCK;
 810c150:	4a03      	ldr	r2, [pc, #12]	; (810c160 <HAL_FLASH_Lock+0x10>)
}
 810c152:	2000      	movs	r0, #0
  FLASH->CR |= FLASH_CR_LOCK;
 810c154:	6913      	ldr	r3, [r2, #16]
 810c156:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 810c15a:	6113      	str	r3, [r2, #16]
}
 810c15c:	4770      	bx	lr
 810c15e:	bf00      	nop
 810c160:	40023c00 	.word	0x40023c00

0810c164 <HAL_FLASH_OB_Unlock>:
  if((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != RESET)
 810c164:	4b05      	ldr	r3, [pc, #20]	; (810c17c <HAL_FLASH_OB_Unlock+0x18>)
 810c166:	695a      	ldr	r2, [r3, #20]
 810c168:	07d2      	lsls	r2, r2, #31
 810c16a:	d505      	bpl.n	810c178 <HAL_FLASH_OB_Unlock+0x14>
    FLASH->OPTKEYR = FLASH_OPT_KEY1;
 810c16c:	4904      	ldr	r1, [pc, #16]	; (810c180 <HAL_FLASH_OB_Unlock+0x1c>)
  return HAL_OK;  
 810c16e:	2000      	movs	r0, #0
    FLASH->OPTKEYR = FLASH_OPT_KEY2;
 810c170:	4a04      	ldr	r2, [pc, #16]	; (810c184 <HAL_FLASH_OB_Unlock+0x20>)
    FLASH->OPTKEYR = FLASH_OPT_KEY1;
 810c172:	6099      	str	r1, [r3, #8]
    FLASH->OPTKEYR = FLASH_OPT_KEY2;
 810c174:	609a      	str	r2, [r3, #8]
  return HAL_OK;  
 810c176:	4770      	bx	lr
    return HAL_ERROR;
 810c178:	2001      	movs	r0, #1
}
 810c17a:	4770      	bx	lr
 810c17c:	40023c00 	.word	0x40023c00
 810c180:	08192a3b 	.word	0x08192a3b
 810c184:	4c5d6e7f 	.word	0x4c5d6e7f

0810c188 <HAL_FLASH_OB_Lock>:
  FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 810c188:	4a03      	ldr	r2, [pc, #12]	; (810c198 <HAL_FLASH_OB_Lock+0x10>)
}
 810c18a:	2000      	movs	r0, #0
  FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 810c18c:	6953      	ldr	r3, [r2, #20]
 810c18e:	f043 0301 	orr.w	r3, r3, #1
 810c192:	6153      	str	r3, [r2, #20]
}
 810c194:	4770      	bx	lr
 810c196:	bf00      	nop
 810c198:	40023c00 	.word	0x40023c00

0810c19c <HAL_FLASH_OB_Launch>:
{
 810c19c:	b570      	push	{r4, r5, r6, lr}
  FLASH->OPTCR |= FLASH_OPTCR_OPTSTRT;
 810c19e:	4c14      	ldr	r4, [pc, #80]	; (810c1f0 <HAL_FLASH_OB_Launch+0x54>)
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 810c1a0:	2100      	movs	r1, #0
 810c1a2:	4a14      	ldr	r2, [pc, #80]	; (810c1f4 <HAL_FLASH_OB_Launch+0x58>)
      if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 810c1a4:	f24c 3650 	movw	r6, #50000	; 0xc350
  FLASH->OPTCR |= FLASH_OPTCR_OPTSTRT;
 810c1a8:	6963      	ldr	r3, [r4, #20]
 810c1aa:	f043 0302 	orr.w	r3, r3, #2
 810c1ae:	6163      	str	r3, [r4, #20]
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 810c1b0:	6191      	str	r1, [r2, #24]
  tickstart = HAL_GetTick();
 810c1b2:	f7fc ffbb 	bl	810912c <HAL_GetTick>
 810c1b6:	4605      	mov	r5, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 810c1b8:	e004      	b.n	810c1c4 <HAL_FLASH_OB_Launch+0x28>
      if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 810c1ba:	f7fc ffb7 	bl	810912c <HAL_GetTick>
 810c1be:	1b40      	subs	r0, r0, r5
 810c1c0:	42b0      	cmp	r0, r6
 810c1c2:	d80e      	bhi.n	810c1e2 <HAL_FLASH_OB_Launch+0x46>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 810c1c4:	68e3      	ldr	r3, [r4, #12]
 810c1c6:	03db      	lsls	r3, r3, #15
 810c1c8:	d4f7      	bmi.n	810c1ba <HAL_FLASH_OB_Launch+0x1e>
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_ALL_ERRORS) != RESET)
 810c1ca:	68e2      	ldr	r2, [r4, #12]
 810c1cc:	f012 02f2 	ands.w	r2, r2, #242	; 0xf2
 810c1d0:	d109      	bne.n	810c1e6 <HAL_FLASH_OB_Launch+0x4a>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 810c1d2:	68e0      	ldr	r0, [r4, #12]
 810c1d4:	f010 0001 	ands.w	r0, r0, #1
 810c1d8:	d002      	beq.n	810c1e0 <HAL_FLASH_OB_Launch+0x44>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 810c1da:	2301      	movs	r3, #1
  return HAL_OK;
 810c1dc:	4610      	mov	r0, r2
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 810c1de:	60e3      	str	r3, [r4, #12]
}
 810c1e0:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_TIMEOUT;
 810c1e2:	2003      	movs	r0, #3
}
 810c1e4:	bd70      	pop	{r4, r5, r6, pc}
    FLASH_SetErrorCode();
 810c1e6:	f7ff febf 	bl	810bf68 <FLASH_SetErrorCode>
    return HAL_ERROR;
 810c1ea:	2001      	movs	r0, #1
}
 810c1ec:	bd70      	pop	{r4, r5, r6, pc}
 810c1ee:	bf00      	nop
 810c1f0:	40023c00 	.word	0x40023c00
 810c1f4:	2000350c 	.word	0x2000350c

0810c1f8 <HAL_FLASH_GetError>:
   return pFlash.ErrorCode;
 810c1f8:	4b01      	ldr	r3, [pc, #4]	; (810c200 <HAL_FLASH_GetError+0x8>)
 810c1fa:	6998      	ldr	r0, [r3, #24]
}  
 810c1fc:	4770      	bx	lr
 810c1fe:	bf00      	nop
 810c200:	2000350c 	.word	0x2000350c

0810c204 <FLASH_WaitForLastOperation>:
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 810c204:	4b13      	ldr	r3, [pc, #76]	; (810c254 <FLASH_WaitForLastOperation+0x50>)
 810c206:	2200      	movs	r2, #0
{ 
 810c208:	b570      	push	{r4, r5, r6, lr}
 810c20a:	4604      	mov	r4, r0
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 810c20c:	619a      	str	r2, [r3, #24]
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 810c20e:	4d12      	ldr	r5, [pc, #72]	; (810c258 <FLASH_WaitForLastOperation+0x54>)
  tickstart = HAL_GetTick();
 810c210:	f7fc ff8c 	bl	810912c <HAL_GetTick>
 810c214:	4606      	mov	r6, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 810c216:	e001      	b.n	810c21c <FLASH_WaitForLastOperation+0x18>
    if(Timeout != HAL_MAX_DELAY)
 810c218:	1c62      	adds	r2, r4, #1
 810c21a:	d10e      	bne.n	810c23a <FLASH_WaitForLastOperation+0x36>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 810c21c:	68eb      	ldr	r3, [r5, #12]
 810c21e:	03db      	lsls	r3, r3, #15
 810c220:	d4fa      	bmi.n	810c218 <FLASH_WaitForLastOperation+0x14>
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_ALL_ERRORS) != RESET)
 810c222:	68ea      	ldr	r2, [r5, #12]
 810c224:	f012 02f2 	ands.w	r2, r2, #242	; 0xf2
 810c228:	d10f      	bne.n	810c24a <FLASH_WaitForLastOperation+0x46>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 810c22a:	68e8      	ldr	r0, [r5, #12]
 810c22c:	f010 0001 	ands.w	r0, r0, #1
 810c230:	d002      	beq.n	810c238 <FLASH_WaitForLastOperation+0x34>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 810c232:	2301      	movs	r3, #1
  return HAL_OK;
 810c234:	4610      	mov	r0, r2
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 810c236:	60eb      	str	r3, [r5, #12]
}  
 810c238:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 810c23a:	b124      	cbz	r4, 810c246 <FLASH_WaitForLastOperation+0x42>
 810c23c:	f7fc ff76 	bl	810912c <HAL_GetTick>
 810c240:	1b80      	subs	r0, r0, r6
 810c242:	42a0      	cmp	r0, r4
 810c244:	d9ea      	bls.n	810c21c <FLASH_WaitForLastOperation+0x18>
        return HAL_TIMEOUT;
 810c246:	2003      	movs	r0, #3
}  
 810c248:	bd70      	pop	{r4, r5, r6, pc}
    FLASH_SetErrorCode();
 810c24a:	f7ff fe8d 	bl	810bf68 <FLASH_SetErrorCode>
    return HAL_ERROR;
 810c24e:	2001      	movs	r0, #1
}  
 810c250:	bd70      	pop	{r4, r5, r6, pc}
 810c252:	bf00      	nop
 810c254:	2000350c 	.word	0x2000350c
 810c258:	40023c00 	.word	0x40023c00

0810c25c <HAL_FLASH_Program>:
{
 810c25c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(&pFlash);
 810c260:	4d23      	ldr	r5, [pc, #140]	; (810c2f0 <HAL_FLASH_Program+0x94>)
{
 810c262:	4617      	mov	r7, r2
  __HAL_LOCK(&pFlash);
 810c264:	7d2a      	ldrb	r2, [r5, #20]
 810c266:	2a01      	cmp	r2, #1
 810c268:	d03a      	beq.n	810c2e0 <HAL_FLASH_Program+0x84>
 810c26a:	4698      	mov	r8, r3
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
 810c26c:	2803      	cmp	r0, #3
  __HAL_LOCK(&pFlash);
 810c26e:	f04f 0301 	mov.w	r3, #1
 810c272:	4604      	mov	r4, r0
 810c274:	752b      	strb	r3, [r5, #20]
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
 810c276:	d81d      	bhi.n	810c2b4 <HAL_FLASH_Program+0x58>
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 810c278:	f24c 3050 	movw	r0, #50000	; 0xc350
 810c27c:	460e      	mov	r6, r1
 810c27e:	f7ff ffc1 	bl	810c204 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 810c282:	b998      	cbnz	r0, 810c2ac <HAL_FLASH_Program+0x50>
    switch(TypeProgram)
 810c284:	3c01      	subs	r4, #1
 810c286:	2c02      	cmp	r4, #2
 810c288:	d82d      	bhi.n	810c2e6 <HAL_FLASH_Program+0x8a>
 810c28a:	e8df f004 	tbb	[pc, r4]
 810c28e:	1e02      	.short	0x1e02
 810c290:	23          	.byte	0x23
 810c291:	00          	.byte	0x00
        FLASH_Program_HalfWord(Address, (uint16_t) Data);
 810c292:	b2b9      	uxth	r1, r7
 810c294:	4630      	mov	r0, r6
 810c296:	f7ff fec5 	bl	810c024 <FLASH_Program_HalfWord>
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 810c29a:	f24c 3050 	movw	r0, #50000	; 0xc350
 810c29e:	f7ff ffb1 	bl	810c204 <FLASH_WaitForLastOperation>
    FLASH->CR &= (~FLASH_CR_PG);
 810c2a2:	4a14      	ldr	r2, [pc, #80]	; (810c2f4 <HAL_FLASH_Program+0x98>)
 810c2a4:	6913      	ldr	r3, [r2, #16]
 810c2a6:	f023 0301 	bic.w	r3, r3, #1
 810c2aa:	6113      	str	r3, [r2, #16]
  __HAL_UNLOCK(&pFlash);
 810c2ac:	2300      	movs	r3, #0
 810c2ae:	752b      	strb	r3, [r5, #20]
}
 810c2b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
 810c2b4:	4810      	ldr	r0, [pc, #64]	; (810c2f8 <HAL_FLASH_Program+0x9c>)
 810c2b6:	21aa      	movs	r1, #170	; 0xaa
 810c2b8:	f7f9 fada 	bl	8105870 <assert_failed>
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 810c2bc:	f24c 3050 	movw	r0, #50000	; 0xc350
 810c2c0:	f7ff ffa0 	bl	810c204 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 810c2c4:	2800      	cmp	r0, #0
 810c2c6:	d1f1      	bne.n	810c2ac <HAL_FLASH_Program+0x50>
 810c2c8:	e7e7      	b.n	810c29a <HAL_FLASH_Program+0x3e>
        FLASH_Program_Word(Address, (uint32_t) Data);
 810c2ca:	4639      	mov	r1, r7
 810c2cc:	4630      	mov	r0, r6
 810c2ce:	f7ff fed3 	bl	810c078 <FLASH_Program_Word>
        break;
 810c2d2:	e7e2      	b.n	810c29a <HAL_FLASH_Program+0x3e>
        FLASH_Program_DoubleWord(Address, Data);
 810c2d4:	463a      	mov	r2, r7
 810c2d6:	4643      	mov	r3, r8
 810c2d8:	4630      	mov	r0, r6
 810c2da:	f7ff fef7 	bl	810c0cc <FLASH_Program_DoubleWord>
        break;
 810c2de:	e7dc      	b.n	810c29a <HAL_FLASH_Program+0x3e>
  __HAL_LOCK(&pFlash);
 810c2e0:	2002      	movs	r0, #2
}
 810c2e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        FLASH_Program_Byte(Address, (uint8_t) Data);
 810c2e6:	b2f9      	uxtb	r1, r7
 810c2e8:	4630      	mov	r0, r6
 810c2ea:	f7ff fe73 	bl	810bfd4 <FLASH_Program_Byte>
        break;
 810c2ee:	e7d4      	b.n	810c29a <HAL_FLASH_Program+0x3e>
 810c2f0:	2000350c 	.word	0x2000350c
 810c2f4:	40023c00 	.word	0x40023c00
 810c2f8:	0812de50 	.word	0x0812de50

0810c2fc <FLASH_MassErase>:
  * @retval HAL Status
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
 810c2fc:	2803      	cmp	r0, #3
{
 810c2fe:	b538      	push	{r3, r4, r5, lr}
 810c300:	4604      	mov	r4, r0
 810c302:	460d      	mov	r5, r1
  assert_param(IS_VOLTAGERANGE(VoltageRange));
 810c304:	d82f      	bhi.n	810c366 <FLASH_MassErase+0x6a>
  assert_param(IS_FLASH_BANK(Banks));
 810c306:	1e6b      	subs	r3, r5, #1
 810c308:	2b02      	cmp	r3, #2
 810c30a:	d81c      	bhi.n	810c346 <FLASH_MassErase+0x4a>

  /* if the previous operation is completed, proceed to erase all sectors */
  FLASH->CR &= CR_PSIZE_MASK;
 810c30c:	4b19      	ldr	r3, [pc, #100]	; (810c374 <FLASH_MassErase+0x78>)
  if(Banks == FLASH_BANK_BOTH)
 810c30e:	2d03      	cmp	r5, #3
  FLASH->CR &= CR_PSIZE_MASK;
 810c310:	691a      	ldr	r2, [r3, #16]
 810c312:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 810c316:	611a      	str	r2, [r3, #16]
  if(Banks == FLASH_BANK_BOTH)
 810c318:	d10e      	bne.n	810c338 <FLASH_MassErase+0x3c>
  {
    /* bank1 & bank2 will be erased*/
    FLASH->CR |= FLASH_MER_BIT;
 810c31a:	6919      	ldr	r1, [r3, #16]
 810c31c:	f248 0204 	movw	r2, #32772	; 0x8004
 810c320:	430a      	orrs	r2, r1
 810c322:	611a      	str	r2, [r3, #16]
  else
  {
    /*Only bank1 will be erased*/
    FLASH->CR |= FLASH_CR_MER1;    
  }
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8);
 810c324:	4a13      	ldr	r2, [pc, #76]	; (810c374 <FLASH_MassErase+0x78>)
 810c326:	6910      	ldr	r0, [r2, #16]
 810c328:	ea40 2004 	orr.w	r0, r0, r4, lsl #8
 810c32c:	f440 3080 	orr.w	r0, r0, #65536	; 0x10000
 810c330:	6110      	str	r0, [r2, #16]
 810c332:	f3bf 8f4f 	dsb	sy
  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 810c336:	bd38      	pop	{r3, r4, r5, pc}
  else if(Banks == FLASH_BANK_2)
 810c338:	2d02      	cmp	r5, #2
 810c33a:	d10e      	bne.n	810c35a <FLASH_MassErase+0x5e>
    FLASH->CR |= FLASH_CR_MER2;
 810c33c:	691a      	ldr	r2, [r3, #16]
 810c33e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 810c342:	611a      	str	r2, [r3, #16]
 810c344:	e7ee      	b.n	810c324 <FLASH_MassErase+0x28>
  assert_param(IS_FLASH_BANK(Banks));
 810c346:	f44f 71de 	mov.w	r1, #444	; 0x1bc
 810c34a:	480b      	ldr	r0, [pc, #44]	; (810c378 <FLASH_MassErase+0x7c>)
 810c34c:	f7f9 fa90 	bl	8105870 <assert_failed>
  FLASH->CR &= CR_PSIZE_MASK;
 810c350:	4a08      	ldr	r2, [pc, #32]	; (810c374 <FLASH_MassErase+0x78>)
 810c352:	6913      	ldr	r3, [r2, #16]
 810c354:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 810c358:	6113      	str	r3, [r2, #16]
    FLASH->CR |= FLASH_CR_MER1;    
 810c35a:	4a06      	ldr	r2, [pc, #24]	; (810c374 <FLASH_MassErase+0x78>)
 810c35c:	6913      	ldr	r3, [r2, #16]
 810c35e:	f043 0304 	orr.w	r3, r3, #4
 810c362:	6113      	str	r3, [r2, #16]
 810c364:	e7de      	b.n	810c324 <FLASH_MassErase+0x28>
  assert_param(IS_VOLTAGERANGE(VoltageRange));
 810c366:	f240 11bb 	movw	r1, #443	; 0x1bb
 810c36a:	4803      	ldr	r0, [pc, #12]	; (810c378 <FLASH_MassErase+0x7c>)
 810c36c:	f7f9 fa80 	bl	8105870 <assert_failed>
 810c370:	e7c9      	b.n	810c306 <FLASH_MassErase+0xa>
 810c372:	bf00      	nop
 810c374:	40023c00 	.word	0x40023c00
 810c378:	0812de8c 	.word	0x0812de8c

0810c37c <HAL_FLASHEx_OBProgram>:
{
 810c37c:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(&pFlash);
 810c37e:	4d64      	ldr	r5, [pc, #400]	; (810c510 <HAL_FLASHEx_OBProgram+0x194>)
 810c380:	7d2b      	ldrb	r3, [r5, #20]
 810c382:	2b01      	cmp	r3, #1
 810c384:	f000 80bb 	beq.w	810c4fe <HAL_FLASHEx_OBProgram+0x182>
 810c388:	2301      	movs	r3, #1
 810c38a:	4604      	mov	r4, r0
 810c38c:	752b      	strb	r3, [r5, #20]
  assert_param(IS_OPTIONBYTE(pOBInit->OptionType));
 810c38e:	6803      	ldr	r3, [r0, #0]
 810c390:	2b3f      	cmp	r3, #63	; 0x3f
 810c392:	f200 808c 	bhi.w	810c4ae <HAL_FLASHEx_OBProgram+0x132>
  if((pOBInit->OptionType & OPTIONBYTE_WRP) == OPTIONBYTE_WRP)
 810c396:	07d9      	lsls	r1, r3, #31
 810c398:	d40d      	bmi.n	810c3b6 <HAL_FLASHEx_OBProgram+0x3a>
  HAL_StatusTypeDef status = HAL_ERROR;
 810c39a:	2001      	movs	r0, #1
  if((pOBInit->OptionType & OPTIONBYTE_RDP) == OPTIONBYTE_RDP)
 810c39c:	079a      	lsls	r2, r3, #30
 810c39e:	d42c      	bmi.n	810c3fa <HAL_FLASHEx_OBProgram+0x7e>
  if((pOBInit->OptionType & OPTIONBYTE_USER) == OPTIONBYTE_USER)
 810c3a0:	075e      	lsls	r6, r3, #29
 810c3a2:	d440      	bmi.n	810c426 <HAL_FLASHEx_OBProgram+0xaa>
  if((pOBInit->OptionType & OPTIONBYTE_BOR) == OPTIONBYTE_BOR)
 810c3a4:	0719      	lsls	r1, r3, #28
 810c3a6:	d44f      	bmi.n	810c448 <HAL_FLASHEx_OBProgram+0xcc>
  if((pOBInit->OptionType & OPTIONBYTE_BOOTADDR_0) == OPTIONBYTE_BOOTADDR_0)
 810c3a8:	06da      	lsls	r2, r3, #27
 810c3aa:	d45b      	bmi.n	810c464 <HAL_FLASHEx_OBProgram+0xe8>
  if((pOBInit->OptionType & OPTIONBYTE_BOOTADDR_1) == OPTIONBYTE_BOOTADDR_1)
 810c3ac:	069b      	lsls	r3, r3, #26
 810c3ae:	d46c      	bmi.n	810c48a <HAL_FLASHEx_OBProgram+0x10e>
  __HAL_UNLOCK(&pFlash);
 810c3b0:	2300      	movs	r3, #0
 810c3b2:	752b      	strb	r3, [r5, #20]
}
 810c3b4:	bd70      	pop	{r4, r5, r6, pc}
    assert_param(IS_WRPSTATE(pOBInit->WRPState));
 810c3b6:	6863      	ldr	r3, [r4, #4]
 810c3b8:	2b01      	cmp	r3, #1
 810c3ba:	d905      	bls.n	810c3c8 <HAL_FLASHEx_OBProgram+0x4c>
 810c3bc:	f44f 7195 	mov.w	r1, #298	; 0x12a
 810c3c0:	4854      	ldr	r0, [pc, #336]	; (810c514 <HAL_FLASHEx_OBProgram+0x198>)
 810c3c2:	f7f9 fa55 	bl	8105870 <assert_failed>
    if(pOBInit->WRPState == OB_WRPSTATE_ENABLE)
 810c3c6:	6863      	ldr	r3, [r4, #4]
      status = FLASH_OB_EnableWRP(pOBInit->WRPSector);
 810c3c8:	68a6      	ldr	r6, [r4, #8]
    if(pOBInit->WRPState == OB_WRPSTATE_ENABLE)
 810c3ca:	2b01      	cmp	r3, #1
static HAL_StatusTypeDef FLASH_OB_EnableWRP(uint32_t WRPSector)
{
  HAL_StatusTypeDef status = HAL_OK;
  
  /* Check the parameters */
  assert_param(IS_OB_WRP_SECTOR(WRPSector));
 810c3cc:	4b52      	ldr	r3, [pc, #328]	; (810c518 <HAL_FLASHEx_OBProgram+0x19c>)
 810c3ce:	ea03 0306 	and.w	r3, r3, r6
    if(pOBInit->WRPState == OB_WRPSTATE_ENABLE)
 810c3d2:	d07f      	beq.n	810c4d4 <HAL_FLASHEx_OBProgram+0x158>
static HAL_StatusTypeDef FLASH_OB_DisableWRP(uint32_t WRPSector)
{
  HAL_StatusTypeDef status = HAL_OK;
  
  /* Check the parameters */
  assert_param(IS_OB_WRP_SECTOR(WRPSector));
 810c3d4:	b903      	cbnz	r3, 810c3d8 <HAL_FLASHEx_OBProgram+0x5c>
 810c3d6:	b926      	cbnz	r6, 810c3e2 <HAL_FLASHEx_OBProgram+0x66>
 810c3d8:	f240 314f 	movw	r1, #847	; 0x34f
 810c3dc:	484d      	ldr	r0, [pc, #308]	; (810c514 <HAL_FLASHEx_OBProgram+0x198>)
 810c3de:	f7f9 fa47 	bl	8105870 <assert_failed>
    
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 810c3e2:	f24c 3050 	movw	r0, #50000	; 0xc350
 810c3e6:	f7ff ff0d 	bl	810c204 <FLASH_WaitForLastOperation>

  if(status == HAL_OK)
 810c3ea:	b918      	cbnz	r0, 810c3f4 <HAL_FLASHEx_OBProgram+0x78>
  {
    /* Write protection disabled on sectors */
    FLASH->OPTCR |= (WRPSector); 
 810c3ec:	4b4b      	ldr	r3, [pc, #300]	; (810c51c <HAL_FLASHEx_OBProgram+0x1a0>)
 810c3ee:	695a      	ldr	r2, [r3, #20]
 810c3f0:	4316      	orrs	r6, r2
 810c3f2:	615e      	str	r6, [r3, #20]
  if((pOBInit->OptionType & OPTIONBYTE_RDP) == OPTIONBYTE_RDP)
 810c3f4:	6823      	ldr	r3, [r4, #0]
 810c3f6:	079a      	lsls	r2, r3, #30
 810c3f8:	d5d2      	bpl.n	810c3a0 <HAL_FLASHEx_OBProgram+0x24>
    status = FLASH_OB_RDP_LevelConfig(pOBInit->RDPLevel);
 810c3fa:	7b26      	ldrb	r6, [r4, #12]
static HAL_StatusTypeDef FLASH_OB_RDP_LevelConfig(uint8_t Level)
{
  HAL_StatusTypeDef status = HAL_OK;
  
  /* Check the parameters */
  assert_param(IS_OB_RDP_LEVEL(Level));
 810c3fc:	2eaa      	cmp	r6, #170	; 0xaa
 810c3fe:	bf18      	it	ne
 810c400:	2e55      	cmpne	r6, #85	; 0x55
 810c402:	d006      	beq.n	810c412 <HAL_FLASHEx_OBProgram+0x96>
 810c404:	2ecc      	cmp	r6, #204	; 0xcc
 810c406:	d004      	beq.n	810c412 <HAL_FLASHEx_OBProgram+0x96>
 810c408:	f240 316e 	movw	r1, #878	; 0x36e
 810c40c:	4841      	ldr	r0, [pc, #260]	; (810c514 <HAL_FLASHEx_OBProgram+0x198>)
 810c40e:	f7f9 fa2f 	bl	8105870 <assert_failed>
    
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 810c412:	f24c 3050 	movw	r0, #50000	; 0xc350
 810c416:	f7ff fef5 	bl	810c204 <FLASH_WaitForLastOperation>

  if(status == HAL_OK)
 810c41a:	b908      	cbnz	r0, 810c420 <HAL_FLASHEx_OBProgram+0xa4>
  { 
    *(__IO uint8_t*)OPTCR_BYTE1_ADDRESS = Level;
 810c41c:	4b3f      	ldr	r3, [pc, #252]	; (810c51c <HAL_FLASHEx_OBProgram+0x1a0>)
 810c41e:	755e      	strb	r6, [r3, #21]
  if((pOBInit->OptionType & OPTIONBYTE_USER) == OPTIONBYTE_USER)
 810c420:	6823      	ldr	r3, [r4, #0]
 810c422:	075e      	lsls	r6, r3, #29
 810c424:	d5be      	bpl.n	810c3a4 <HAL_FLASHEx_OBProgram+0x28>
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 810c426:	f24c 3050 	movw	r0, #50000	; 0xc350
    status = FLASH_OB_UserConfig(pOBInit->USERConfig & OB_WWDG_SW, 
 810c42a:	6966      	ldr	r6, [r4, #20]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 810c42c:	f7ff feea 	bl	810c204 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 810c430:	b938      	cbnz	r0, 810c442 <HAL_FLASHEx_OBProgram+0xc6>
    MODIFY_REG(FLASH->OPTCR, useroptionmask, useroptionvalue);
 810c432:	493a      	ldr	r1, [pc, #232]	; (810c51c <HAL_FLASHEx_OBProgram+0x1a0>)
    useroptionvalue = (Iwdg | Wwdg | Stop | Stdby | Iwdgstop | Iwdgstdby | NDBoot | NDBank);
 810c434:	4b3a      	ldr	r3, [pc, #232]	; (810c520 <HAL_FLASHEx_OBProgram+0x1a4>)
    MODIFY_REG(FLASH->OPTCR, useroptionmask, useroptionvalue);
 810c436:	4a3b      	ldr	r2, [pc, #236]	; (810c524 <HAL_FLASHEx_OBProgram+0x1a8>)
    useroptionvalue = (Iwdg | Wwdg | Stop | Stdby | Iwdgstop | Iwdgstdby | NDBoot | NDBank);
 810c438:	4033      	ands	r3, r6
    MODIFY_REG(FLASH->OPTCR, useroptionmask, useroptionvalue);
 810c43a:	694e      	ldr	r6, [r1, #20]
 810c43c:	4032      	ands	r2, r6
 810c43e:	4313      	orrs	r3, r2
 810c440:	614b      	str	r3, [r1, #20]
  if((pOBInit->OptionType & OPTIONBYTE_BOR) == OPTIONBYTE_BOR)
 810c442:	6823      	ldr	r3, [r4, #0]
 810c444:	0719      	lsls	r1, r3, #28
 810c446:	d5af      	bpl.n	810c3a8 <HAL_FLASHEx_OBProgram+0x2c>
    status = FLASH_OB_BOR_LevelConfig(pOBInit->BORLevel);
 810c448:	6926      	ldr	r6, [r4, #16]
  * @retval HAL Status
  */
static HAL_StatusTypeDef FLASH_OB_BOR_LevelConfig(uint8_t Level)
{
  /* Check the parameters */
  assert_param(IS_OB_BOR_LEVEL(Level));
 810c44a:	f016 0ff3 	tst.w	r6, #243	; 0xf3
 810c44e:	d158      	bne.n	810c502 <HAL_FLASHEx_OBProgram+0x186>

  /* Set the BOR Level */
  MODIFY_REG(FLASH->OPTCR, FLASH_OPTCR_BOR_LEV, Level);
 810c450:	4932      	ldr	r1, [pc, #200]	; (810c51c <HAL_FLASHEx_OBProgram+0x1a0>)
 810c452:	b2f6      	uxtb	r6, r6
    status = FLASH_OB_BOR_LevelConfig(pOBInit->BORLevel);
 810c454:	2000      	movs	r0, #0
  MODIFY_REG(FLASH->OPTCR, FLASH_OPTCR_BOR_LEV, Level);
 810c456:	694a      	ldr	r2, [r1, #20]
 810c458:	f022 020c 	bic.w	r2, r2, #12
 810c45c:	4332      	orrs	r2, r6
 810c45e:	614a      	str	r2, [r1, #20]
  if((pOBInit->OptionType & OPTIONBYTE_BOOTADDR_0) == OPTIONBYTE_BOOTADDR_0)
 810c460:	06da      	lsls	r2, r3, #27
 810c462:	d5a3      	bpl.n	810c3ac <HAL_FLASHEx_OBProgram+0x30>
    status = FLASH_OB_BootAddressConfig(OPTIONBYTE_BOOTADDR_0, pOBInit->BootAddr0);
 810c464:	69a6      	ldr	r6, [r4, #24]
static HAL_StatusTypeDef FLASH_OB_BootAddressConfig(uint32_t BootOption, uint32_t Address)
{
  HAL_StatusTypeDef status = HAL_OK;
  
  /* Check the parameters */
  assert_param(IS_OB_BOOT_ADDRESS(Address));
 810c466:	f248 0313 	movw	r3, #32787	; 0x8013
 810c46a:	429e      	cmp	r6, r3
 810c46c:	d826      	bhi.n	810c4bc <HAL_FLASHEx_OBProgram+0x140>
    
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 810c46e:	f24c 3050 	movw	r0, #50000	; 0xc350
 810c472:	f7ff fec7 	bl	810c204 <FLASH_WaitForLastOperation>
  
  if(status == HAL_OK)
 810c476:	b928      	cbnz	r0, 810c484 <HAL_FLASHEx_OBProgram+0x108>
  {
    if(BootOption == OPTIONBYTE_BOOTADDR_0)
    {			
      MODIFY_REG(FLASH->OPTCR1, FLASH_OPTCR1_BOOT_ADD0, Address);
 810c478:	4a28      	ldr	r2, [pc, #160]	; (810c51c <HAL_FLASHEx_OBProgram+0x1a0>)
 810c47a:	4b2b      	ldr	r3, [pc, #172]	; (810c528 <HAL_FLASHEx_OBProgram+0x1ac>)
 810c47c:	6991      	ldr	r1, [r2, #24]
 810c47e:	400b      	ands	r3, r1
 810c480:	4333      	orrs	r3, r6
 810c482:	6193      	str	r3, [r2, #24]
  if((pOBInit->OptionType & OPTIONBYTE_BOOTADDR_1) == OPTIONBYTE_BOOTADDR_1)
 810c484:	6823      	ldr	r3, [r4, #0]
 810c486:	069b      	lsls	r3, r3, #26
 810c488:	d592      	bpl.n	810c3b0 <HAL_FLASHEx_OBProgram+0x34>
    status = FLASH_OB_BootAddressConfig(OPTIONBYTE_BOOTADDR_1, pOBInit->BootAddr1);
 810c48a:	69e4      	ldr	r4, [r4, #28]
  assert_param(IS_OB_BOOT_ADDRESS(Address));
 810c48c:	f248 0313 	movw	r3, #32787	; 0x8013
 810c490:	429c      	cmp	r4, r3
 810c492:	d819      	bhi.n	810c4c8 <HAL_FLASHEx_OBProgram+0x14c>
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 810c494:	f24c 3050 	movw	r0, #50000	; 0xc350
 810c498:	f7ff feb4 	bl	810c204 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 810c49c:	2800      	cmp	r0, #0
 810c49e:	d187      	bne.n	810c3b0 <HAL_FLASHEx_OBProgram+0x34>
    }
    else
    {
      MODIFY_REG(FLASH->OPTCR1, FLASH_OPTCR1_BOOT_ADD1, (Address << 16));
 810c4a0:	4a1e      	ldr	r2, [pc, #120]	; (810c51c <HAL_FLASHEx_OBProgram+0x1a0>)
 810c4a2:	6993      	ldr	r3, [r2, #24]
 810c4a4:	b29b      	uxth	r3, r3
 810c4a6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 810c4aa:	6193      	str	r3, [r2, #24]
 810c4ac:	e780      	b.n	810c3b0 <HAL_FLASHEx_OBProgram+0x34>
  assert_param(IS_OPTIONBYTE(pOBInit->OptionType));
 810c4ae:	f240 1125 	movw	r1, #293	; 0x125
 810c4b2:	4818      	ldr	r0, [pc, #96]	; (810c514 <HAL_FLASHEx_OBProgram+0x198>)
 810c4b4:	f7f9 f9dc 	bl	8105870 <assert_failed>
  if((pOBInit->OptionType & OPTIONBYTE_WRP) == OPTIONBYTE_WRP)
 810c4b8:	6823      	ldr	r3, [r4, #0]
 810c4ba:	e76c      	b.n	810c396 <HAL_FLASHEx_OBProgram+0x1a>
  assert_param(IS_OB_BOOT_ADDRESS(Address));
 810c4bc:	f240 31a9 	movw	r1, #937	; 0x3a9
 810c4c0:	4814      	ldr	r0, [pc, #80]	; (810c514 <HAL_FLASHEx_OBProgram+0x198>)
 810c4c2:	f7f9 f9d5 	bl	8105870 <assert_failed>
 810c4c6:	e7d2      	b.n	810c46e <HAL_FLASHEx_OBProgram+0xf2>
 810c4c8:	f240 31a9 	movw	r1, #937	; 0x3a9
 810c4cc:	4811      	ldr	r0, [pc, #68]	; (810c514 <HAL_FLASHEx_OBProgram+0x198>)
 810c4ce:	f7f9 f9cf 	bl	8105870 <assert_failed>
 810c4d2:	e7df      	b.n	810c494 <HAL_FLASHEx_OBProgram+0x118>
  assert_param(IS_OB_WRP_SECTOR(WRPSector));
 810c4d4:	b96b      	cbnz	r3, 810c4f2 <HAL_FLASHEx_OBProgram+0x176>
 810c4d6:	b166      	cbz	r6, 810c4f2 <HAL_FLASHEx_OBProgram+0x176>
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 810c4d8:	f24c 3050 	movw	r0, #50000	; 0xc350
 810c4dc:	f7ff fe92 	bl	810c204 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 810c4e0:	2800      	cmp	r0, #0
 810c4e2:	d187      	bne.n	810c3f4 <HAL_FLASHEx_OBProgram+0x78>
    FLASH->OPTCR &= (~WRPSector);  
 810c4e4:	4a0d      	ldr	r2, [pc, #52]	; (810c51c <HAL_FLASHEx_OBProgram+0x1a0>)
 810c4e6:	6953      	ldr	r3, [r2, #20]
 810c4e8:	ea23 0606 	bic.w	r6, r3, r6
 810c4ec:	6156      	str	r6, [r2, #20]
  if((pOBInit->OptionType & OPTIONBYTE_RDP) == OPTIONBYTE_RDP)
 810c4ee:	6823      	ldr	r3, [r4, #0]
 810c4f0:	e754      	b.n	810c39c <HAL_FLASHEx_OBProgram+0x20>
  assert_param(IS_OB_WRP_SECTOR(WRPSector));
 810c4f2:	f240 312b 	movw	r1, #811	; 0x32b
 810c4f6:	4807      	ldr	r0, [pc, #28]	; (810c514 <HAL_FLASHEx_OBProgram+0x198>)
 810c4f8:	f7f9 f9ba 	bl	8105870 <assert_failed>
 810c4fc:	e7ec      	b.n	810c4d8 <HAL_FLASHEx_OBProgram+0x15c>
  __HAL_LOCK(&pFlash);
 810c4fe:	2002      	movs	r0, #2
}
 810c500:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_OB_BOR_LEVEL(Level));
 810c502:	f44f 7162 	mov.w	r1, #904	; 0x388
 810c506:	4803      	ldr	r0, [pc, #12]	; (810c514 <HAL_FLASHEx_OBProgram+0x198>)
 810c508:	f7f9 f9b2 	bl	8105870 <assert_failed>
  if((pOBInit->OptionType & OPTIONBYTE_BOOTADDR_0) == OPTIONBYTE_BOOTADDR_0)
 810c50c:	6823      	ldr	r3, [r4, #0]
 810c50e:	e79f      	b.n	810c450 <HAL_FLASHEx_OBProgram+0xd4>
 810c510:	2000350c 	.word	0x2000350c
 810c514:	0812de8c 	.word	0x0812de8c
 810c518:	f000ffff 	.word	0xf000ffff
 810c51c:	40023c00 	.word	0x40023c00
 810c520:	f00000f0 	.word	0xf00000f0
 810c524:	0fffff0f 	.word	0x0fffff0f
 810c528:	ffff0000 	.word	0xffff0000

0810c52c <HAL_FLASHEx_OBGetConfig>:
  return ((uint32_t)(FLASH->OPTCR & 0x0FFF0000));
 810c52c:	4a11      	ldr	r2, [pc, #68]	; (810c574 <HAL_FLASHEx_OBGetConfig+0x48>)
  pOBInit->OptionType = OPTIONBYTE_WRP | OPTIONBYTE_RDP | OPTIONBYTE_USER |\
 810c52e:	213f      	movs	r1, #63	; 0x3f
  return ((uint32_t)(FLASH->OPTCR & 0x0FFF0000));
 810c530:	4b11      	ldr	r3, [pc, #68]	; (810c578 <HAL_FLASHEx_OBGetConfig+0x4c>)
  pOBInit->OptionType = OPTIONBYTE_WRP | OPTIONBYTE_RDP | OPTIONBYTE_USER |\
 810c532:	6001      	str	r1, [r0, #0]
  return ((uint32_t)(FLASH->OPTCR & 0x0FFF0000));
 810c534:	6951      	ldr	r1, [r2, #20]
 810c536:	400b      	ands	r3, r1
  pOBInit->WRPSector = FLASH_OB_GetWRP();
 810c538:	6083      	str	r3, [r0, #8]
  */
static uint8_t FLASH_OB_GetRDP(void)
{
  uint8_t readstatus = OB_RDP_LEVEL_0;
  
  if ((*(__IO uint8_t*)(OPTCR_BYTE1_ADDRESS)) == OB_RDP_LEVEL_0)
 810c53a:	7d51      	ldrb	r1, [r2, #21]
 810c53c:	29aa      	cmp	r1, #170	; 0xaa
 810c53e:	b2cb      	uxtb	r3, r1
 810c540:	d015      	beq.n	810c56e <HAL_FLASHEx_OBGetConfig+0x42>
  {
    readstatus = OB_RDP_LEVEL_0;
  }
  else if ((*(__IO uint8_t*)(OPTCR_BYTE1_ADDRESS)) == OB_RDP_LEVEL_2)
 810c542:	7d53      	ldrb	r3, [r2, #21]
 810c544:	2bcc      	cmp	r3, #204	; 0xcc
 810c546:	bf0c      	ite	eq
 810c548:	22cc      	moveq	r2, #204	; 0xcc
 810c54a:	2255      	movne	r2, #85	; 0x55
  return ((uint32_t)(FLASH->OPTCR & 0xF00000F0U));
 810c54c:	4b09      	ldr	r3, [pc, #36]	; (810c574 <HAL_FLASHEx_OBGetConfig+0x48>)
  pOBInit->RDPLevel = FLASH_OB_GetRDP();
 810c54e:	60c2      	str	r2, [r0, #12]
  return ((uint32_t)(FLASH->OPTCR & 0xF00000F0U));
 810c550:	4a0a      	ldr	r2, [pc, #40]	; (810c57c <HAL_FLASHEx_OBGetConfig+0x50>)
 810c552:	6959      	ldr	r1, [r3, #20]
 810c554:	400a      	ands	r2, r1
  pOBInit->USERConfig = FLASH_OB_GetUser();
 810c556:	6142      	str	r2, [r0, #20]
  *           - OB_BOR_OFF   : Supply voltage ranges from 1.62 to 2.1 V  
  */
static uint32_t FLASH_OB_GetBOR(void)
{
  /* Return the FLASH BOR level */
  return ((uint32_t)(FLASH->OPTCR & 0x0C));
 810c558:	695a      	ldr	r2, [r3, #20]
 810c55a:	f002 020c 	and.w	r2, r2, #12
  pOBInit->BORLevel = FLASH_OB_GetBOR();
 810c55e:	6102      	str	r2, [r0, #16]
  uint32_t Address = 0;
    
	/* Return the Boot base Address */
  if(BootOption == OPTIONBYTE_BOOTADDR_0)
  {			
    Address = FLASH->OPTCR1 & FLASH_OPTCR1_BOOT_ADD0;
 810c560:	699a      	ldr	r2, [r3, #24]
 810c562:	b292      	uxth	r2, r2
  pOBInit->BootAddr0 = FLASH_OB_GetBootAddress(OPTIONBYTE_BOOTADDR_0);
 810c564:	6182      	str	r2, [r0, #24]
	}
  else
	{
		Address = ((FLASH->OPTCR1 & FLASH_OPTCR1_BOOT_ADD1) >> 16);
 810c566:	699b      	ldr	r3, [r3, #24]
 810c568:	0c1b      	lsrs	r3, r3, #16
  pOBInit->BootAddr1 = FLASH_OB_GetBootAddress(OPTIONBYTE_BOOTADDR_1);
 810c56a:	61c3      	str	r3, [r0, #28]
}
 810c56c:	4770      	bx	lr
 810c56e:	461a      	mov	r2, r3
 810c570:	e7ec      	b.n	810c54c <HAL_FLASHEx_OBGetConfig+0x20>
 810c572:	bf00      	nop
 810c574:	40023c00 	.word	0x40023c00
 810c578:	0fff0000 	.word	0x0fff0000
 810c57c:	f00000f0 	.word	0xf00000f0

0810c580 <FLASH_Erase_Sector>:
  assert_param(IS_FLASH_SECTOR(Sector));
 810c580:	2817      	cmp	r0, #23
{
 810c582:	b538      	push	{r3, r4, r5, lr}
 810c584:	4605      	mov	r5, r0
 810c586:	460c      	mov	r4, r1
  assert_param(IS_FLASH_SECTOR(Sector));
 810c588:	d82b      	bhi.n	810c5e2 <FLASH_Erase_Sector+0x62>
  assert_param(IS_VOLTAGERANGE(VoltageRange));
 810c58a:	2c03      	cmp	r4, #3
 810c58c:	d821      	bhi.n	810c5d2 <FLASH_Erase_Sector+0x52>
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 810c58e:	b9dc      	cbnz	r4, 810c5c8 <FLASH_Erase_Sector+0x48>
  FLASH->CR &= CR_PSIZE_MASK;
 810c590:	4b1a      	ldr	r3, [pc, #104]	; (810c5fc <FLASH_Erase_Sector+0x7c>)
  if(Sector > FLASH_SECTOR_11) 
 810c592:	2d0b      	cmp	r5, #11
  FLASH->CR &= CR_PSIZE_MASK;
 810c594:	691a      	ldr	r2, [r3, #16]
    Sector += 4;
 810c596:	bf88      	it	hi
 810c598:	3504      	addhi	r5, #4
  FLASH->CR &= CR_PSIZE_MASK;
 810c59a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 810c59e:	611a      	str	r2, [r3, #16]
  FLASH->CR |= tmp_psize;
 810c5a0:	6919      	ldr	r1, [r3, #16]
 810c5a2:	430c      	orrs	r4, r1
 810c5a4:	611c      	str	r4, [r3, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 810c5a6:	691a      	ldr	r2, [r3, #16]
 810c5a8:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 810c5ac:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 810c5ae:	6918      	ldr	r0, [r3, #16]
 810c5b0:	ea40 05c5 	orr.w	r5, r0, r5, lsl #3
 810c5b4:	f045 0502 	orr.w	r5, r5, #2
 810c5b8:	611d      	str	r5, [r3, #16]
  FLASH->CR |= FLASH_CR_STRT;
 810c5ba:	691a      	ldr	r2, [r3, #16]
 810c5bc:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 810c5c0:	611a      	str	r2, [r3, #16]
 810c5c2:	f3bf 8f4f 	dsb	sy
}
 810c5c6:	bd38      	pop	{r3, r4, r5, pc}
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 810c5c8:	2c01      	cmp	r4, #1
 810c5ca:	d110      	bne.n	810c5ee <FLASH_Erase_Sector+0x6e>
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 810c5cc:	f44f 7480 	mov.w	r4, #256	; 0x100
 810c5d0:	e7de      	b.n	810c590 <FLASH_Erase_Sector+0x10>
  assert_param(IS_VOLTAGERANGE(VoltageRange));
 810c5d2:	f44f 71f6 	mov.w	r1, #492	; 0x1ec
 810c5d6:	480a      	ldr	r0, [pc, #40]	; (810c600 <FLASH_Erase_Sector+0x80>)
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 810c5d8:	f44f 7440 	mov.w	r4, #768	; 0x300
  assert_param(IS_VOLTAGERANGE(VoltageRange));
 810c5dc:	f7f9 f948 	bl	8105870 <assert_failed>
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 810c5e0:	e7d6      	b.n	810c590 <FLASH_Erase_Sector+0x10>
  assert_param(IS_FLASH_SECTOR(Sector));
 810c5e2:	f240 11eb 	movw	r1, #491	; 0x1eb
 810c5e6:	4806      	ldr	r0, [pc, #24]	; (810c600 <FLASH_Erase_Sector+0x80>)
 810c5e8:	f7f9 f942 	bl	8105870 <assert_failed>
 810c5ec:	e7cd      	b.n	810c58a <FLASH_Erase_Sector+0xa>
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 810c5ee:	2c02      	cmp	r4, #2
 810c5f0:	bf0c      	ite	eq
 810c5f2:	f44f 7400 	moveq.w	r4, #512	; 0x200
 810c5f6:	f44f 7440 	movne.w	r4, #768	; 0x300
 810c5fa:	e7c9      	b.n	810c590 <FLASH_Erase_Sector+0x10>
 810c5fc:	40023c00 	.word	0x40023c00
 810c600:	0812de8c 	.word	0x0812de8c

0810c604 <HAL_FLASHEx_Erase>:
{
 810c604:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  __HAL_LOCK(&pFlash);
 810c608:	4f2f      	ldr	r7, [pc, #188]	; (810c6c8 <HAL_FLASHEx_Erase+0xc4>)
 810c60a:	7d3b      	ldrb	r3, [r7, #20]
 810c60c:	2b01      	cmp	r3, #1
 810c60e:	d040      	beq.n	810c692 <HAL_FLASHEx_Erase+0x8e>
 810c610:	2301      	movs	r3, #1
 810c612:	4604      	mov	r4, r0
 810c614:	4688      	mov	r8, r1
 810c616:	753b      	strb	r3, [r7, #20]
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));
 810c618:	6803      	ldr	r3, [r0, #0]
 810c61a:	2b01      	cmp	r3, #1
 810c61c:	d903      	bls.n	810c626 <HAL_FLASHEx_Erase+0x22>
 810c61e:	21a5      	movs	r1, #165	; 0xa5
 810c620:	482a      	ldr	r0, [pc, #168]	; (810c6cc <HAL_FLASHEx_Erase+0xc8>)
 810c622:	f7f9 f925 	bl	8105870 <assert_failed>
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 810c626:	f24c 3050 	movw	r0, #50000	; 0xc350
 810c62a:	f7ff fdeb 	bl	810c204 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 810c62e:	4606      	mov	r6, r0
 810c630:	bb50      	cbnz	r0, 810c688 <HAL_FLASHEx_Erase+0x84>
    *SectorError = 0xFFFFFFFFU;
 810c632:	f04f 33ff 	mov.w	r3, #4294967295
 810c636:	f8c8 3000 	str.w	r3, [r8]
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 810c63a:	6823      	ldr	r3, [r4, #0]
 810c63c:	2b01      	cmp	r3, #1
 810c63e:	d034      	beq.n	810c6aa <HAL_FLASHEx_Erase+0xa6>
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));
 810c640:	e9d4 5302 	ldrd	r5, r3, [r4, #8]
 810c644:	442b      	add	r3, r5
 810c646:	1e5a      	subs	r2, r3, #1
 810c648:	2a17      	cmp	r2, #23
 810c64a:	d826      	bhi.n	810c69a <HAL_FLASHEx_Erase+0x96>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 810c64c:	429d      	cmp	r5, r3
 810c64e:	d21b      	bcs.n	810c688 <HAL_FLASHEx_Erase+0x84>
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB)); 
 810c650:	f8df 907c 	ldr.w	r9, [pc, #124]	; 810c6d0 <HAL_FLASHEx_Erase+0xcc>
 810c654:	e005      	b.n	810c662 <HAL_FLASHEx_Erase+0x5e>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 810c656:	e9d4 2302 	ldrd	r2, r3, [r4, #8]
 810c65a:	3501      	adds	r5, #1
 810c65c:	4413      	add	r3, r2
 810c65e:	42ab      	cmp	r3, r5
 810c660:	d912      	bls.n	810c688 <HAL_FLASHEx_Erase+0x84>
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 810c662:	4628      	mov	r0, r5
 810c664:	7c21      	ldrb	r1, [r4, #16]
 810c666:	f7ff ff8b 	bl	810c580 <FLASH_Erase_Sector>
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 810c66a:	f24c 3050 	movw	r0, #50000	; 0xc350
 810c66e:	f7ff fdc9 	bl	810c204 <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB)); 
 810c672:	f8d9 3010 	ldr.w	r3, [r9, #16]
 810c676:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 810c67a:	f8c9 3010 	str.w	r3, [r9, #16]
        if(status != HAL_OK) 
 810c67e:	2800      	cmp	r0, #0
 810c680:	d0e9      	beq.n	810c656 <HAL_FLASHEx_Erase+0x52>
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 810c682:	4606      	mov	r6, r0
          *SectorError = index;
 810c684:	f8c8 5000 	str.w	r5, [r8]
  __HAL_UNLOCK(&pFlash);
 810c688:	2300      	movs	r3, #0
}
 810c68a:	4630      	mov	r0, r6
  __HAL_UNLOCK(&pFlash);
 810c68c:	753b      	strb	r3, [r7, #20]
}
 810c68e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  __HAL_LOCK(&pFlash);
 810c692:	2602      	movs	r6, #2
}
 810c694:	4630      	mov	r0, r6
 810c696:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));
 810c69a:	21c1      	movs	r1, #193	; 0xc1
 810c69c:	480b      	ldr	r0, [pc, #44]	; (810c6cc <HAL_FLASHEx_Erase+0xc8>)
 810c69e:	f7f9 f8e7 	bl	8105870 <assert_failed>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 810c6a2:	e9d4 5302 	ldrd	r5, r3, [r4, #8]
 810c6a6:	442b      	add	r3, r5
 810c6a8:	e7d0      	b.n	810c64c <HAL_FLASHEx_Erase+0x48>
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 810c6aa:	6861      	ldr	r1, [r4, #4]
 810c6ac:	7c20      	ldrb	r0, [r4, #16]
 810c6ae:	f7ff fe25 	bl	810c2fc <FLASH_MassErase>
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 810c6b2:	f24c 3050 	movw	r0, #50000	; 0xc350
 810c6b6:	f7ff fda5 	bl	810c204 <FLASH_WaitForLastOperation>
      FLASH->CR &= (~FLASH_MER_BIT);
 810c6ba:	4a05      	ldr	r2, [pc, #20]	; (810c6d0 <HAL_FLASHEx_Erase+0xcc>)
 810c6bc:	4b05      	ldr	r3, [pc, #20]	; (810c6d4 <HAL_FLASHEx_Erase+0xd0>)
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 810c6be:	4606      	mov	r6, r0
      FLASH->CR &= (~FLASH_MER_BIT);
 810c6c0:	6911      	ldr	r1, [r2, #16]
 810c6c2:	400b      	ands	r3, r1
 810c6c4:	6113      	str	r3, [r2, #16]
 810c6c6:	e7df      	b.n	810c688 <HAL_FLASHEx_Erase+0x84>
 810c6c8:	2000350c 	.word	0x2000350c
 810c6cc:	0812de8c 	.word	0x0812de8c
 810c6d0:	40023c00 	.word	0x40023c00
 810c6d4:	ffff7ffb 	.word	0xffff7ffb

0810c6d8 <HAL_GPIO_Init>:
  uint32_t ioposition = 0x00;
  uint32_t iocurrent = 0x00;
  uint32_t temp = 0x00;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 810c6d8:	4bb9      	ldr	r3, [pc, #740]	; (810c9c0 <HAL_GPIO_Init+0x2e8>)
 810c6da:	4aba      	ldr	r2, [pc, #744]	; (810c9c4 <HAL_GPIO_Init+0x2ec>)
 810c6dc:	4290      	cmp	r0, r2
 810c6de:	bf18      	it	ne
 810c6e0:	4298      	cmpne	r0, r3
{
 810c6e2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 810c6e6:	bf18      	it	ne
 810c6e8:	2301      	movne	r3, #1
{
 810c6ea:	b085      	sub	sp, #20
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 810c6ec:	bf08      	it	eq
 810c6ee:	2300      	moveq	r3, #0
{
 810c6f0:	4606      	mov	r6, r0
 810c6f2:	460f      	mov	r7, r1
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 810c6f4:	9301      	str	r3, [sp, #4]
 810c6f6:	d026      	beq.n	810c746 <HAL_GPIO_Init+0x6e>
 810c6f8:	4bb3      	ldr	r3, [pc, #716]	; (810c9c8 <HAL_GPIO_Init+0x2f0>)
 810c6fa:	4298      	cmp	r0, r3
 810c6fc:	d023      	beq.n	810c746 <HAL_GPIO_Init+0x6e>
 810c6fe:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 810c702:	4298      	cmp	r0, r3
 810c704:	d01f      	beq.n	810c746 <HAL_GPIO_Init+0x6e>
 810c706:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 810c70a:	4298      	cmp	r0, r3
 810c70c:	d01b      	beq.n	810c746 <HAL_GPIO_Init+0x6e>
 810c70e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 810c712:	4298      	cmp	r0, r3
 810c714:	d017      	beq.n	810c746 <HAL_GPIO_Init+0x6e>
 810c716:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 810c71a:	4298      	cmp	r0, r3
 810c71c:	d013      	beq.n	810c746 <HAL_GPIO_Init+0x6e>
 810c71e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 810c722:	4298      	cmp	r0, r3
 810c724:	d00f      	beq.n	810c746 <HAL_GPIO_Init+0x6e>
 810c726:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 810c72a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 810c72e:	4290      	cmp	r0, r2
 810c730:	bf18      	it	ne
 810c732:	4298      	cmpne	r0, r3
 810c734:	d007      	beq.n	810c746 <HAL_GPIO_Init+0x6e>
 810c736:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 810c73a:	4298      	cmp	r0, r3
 810c73c:	d003      	beq.n	810c746 <HAL_GPIO_Init+0x6e>
 810c73e:	21aa      	movs	r1, #170	; 0xaa
 810c740:	48a2      	ldr	r0, [pc, #648]	; (810c9cc <HAL_GPIO_Init+0x2f4>)
 810c742:	f7f9 f895 	bl	8105870 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 810c746:	883b      	ldrh	r3, [r7, #0]
 810c748:	2b00      	cmp	r3, #0
 810c74a:	f000 811a 	beq.w	810c982 <HAL_GPIO_Init+0x2aa>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 810c74e:	687a      	ldr	r2, [r7, #4]
 810c750:	f5b2 1f04 	cmp.w	r2, #2162688	; 0x210000
 810c754:	bf18      	it	ne
 810c756:	2a03      	cmpne	r2, #3
 810c758:	f422 1100 	bic.w	r1, r2, #2097152	; 0x200000
 810c75c:	bf8c      	ite	hi
 810c75e:	2301      	movhi	r3, #1
 810c760:	2300      	movls	r3, #0
 810c762:	f5b2 1f08 	cmp.w	r2, #2228224	; 0x220000
 810c766:	bf0c      	ite	eq
 810c768:	2300      	moveq	r3, #0
 810c76a:	f003 0301 	andne.w	r3, r3, #1
 810c76e:	3a11      	subs	r2, #17
 810c770:	2a01      	cmp	r2, #1
 810c772:	bf94      	ite	ls
 810c774:	2300      	movls	r3, #0
 810c776:	f003 0301 	andhi.w	r3, r3, #1
 810c77a:	f5b1 1f88 	cmp.w	r1, #1114112	; 0x110000
 810c77e:	bf0c      	ite	eq
 810c780:	2300      	moveq	r3, #0
 810c782:	f003 0301 	andne.w	r3, r3, #1
 810c786:	b11b      	cbz	r3, 810c790 <HAL_GPIO_Init+0xb8>
 810c788:	f5b1 1f90 	cmp.w	r1, #1179648	; 0x120000
 810c78c:	f040 813e 	bne.w	810ca0c <HAL_GPIO_Init+0x334>
{
 810c790:	2500      	movs	r5, #0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 810c792:	f8df a260 	ldr.w	sl, [pc, #608]	; 810c9f4 <HAL_GPIO_Init+0x31c>

        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 810c796:	46b8      	mov	r8, r7
 810c798:	e003      	b.n	810c7a2 <HAL_GPIO_Init+0xca>
  for(position = 0; position < GPIO_NUMBER; position++)
 810c79a:	3501      	adds	r5, #1
 810c79c:	2d10      	cmp	r5, #16
 810c79e:	f000 80b3 	beq.w	810c908 <HAL_GPIO_Init+0x230>
    ioposition = ((uint32_t)0x01) << position;
 810c7a2:	2401      	movs	r4, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 810c7a4:	f8d8 3000 	ldr.w	r3, [r8]
    ioposition = ((uint32_t)0x01) << position;
 810c7a8:	40ac      	lsls	r4, r5
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 810c7aa:	ea04 0903 	and.w	r9, r4, r3
    if(iocurrent == ioposition)
 810c7ae:	ea34 0303 	bics.w	r3, r4, r3
 810c7b2:	d1f2      	bne.n	810c79a <HAL_GPIO_Init+0xc2>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 810c7b4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 810c7b8:	f001 0303 	and.w	r3, r1, #3
 810c7bc:	1e5a      	subs	r2, r3, #1
 810c7be:	2a01      	cmp	r2, #1
 810c7c0:	f240 80a5 	bls.w	810c90e <HAL_GPIO_Init+0x236>
 810c7c4:	006f      	lsls	r7, r5, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 810c7c6:	f04f 0b03 	mov.w	fp, #3
 810c7ca:	fa0b fb07 	lsl.w	fp, fp, r7
 810c7ce:	ea6f 0b0b 	mvn.w	fp, fp
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 810c7d2:	2b03      	cmp	r3, #3
 810c7d4:	d025      	beq.n	810c822 <HAL_GPIO_Init+0x14a>
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 810c7d6:	f8d8 0008 	ldr.w	r0, [r8, #8]
 810c7da:	2802      	cmp	r0, #2
 810c7dc:	f200 80b3 	bhi.w	810c946 <HAL_GPIO_Init+0x26e>
        temp = GPIOx->PUPDR;
 810c7e0:	68f4      	ldr	r4, [r6, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 810c7e2:	40b8      	lsls	r0, r7
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 810c7e4:	2b02      	cmp	r3, #2
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 810c7e6:	ea04 040b 	and.w	r4, r4, fp
        temp |= ((GPIO_Init->Pull) << (position * 2));
 810c7ea:	ea40 0004 	orr.w	r0, r0, r4
        GPIOx->PUPDR = temp;
 810c7ee:	60f0      	str	r0, [r6, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 810c7f0:	d117      	bne.n	810c822 <HAL_GPIO_Init+0x14a>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 810c7f2:	f8d8 0010 	ldr.w	r0, [r8, #16]
 810c7f6:	280f      	cmp	r0, #15
 810c7f8:	f200 80c8 	bhi.w	810c98c <HAL_GPIO_Init+0x2b4>
        temp = GPIOx->AFR[position >> 3];
 810c7fc:	08ec      	lsrs	r4, r5, #3
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 810c7fe:	f005 0e07 	and.w	lr, r5, #7
 810c802:	f04f 0c0f 	mov.w	ip, #15
 810c806:	eb06 0484 	add.w	r4, r6, r4, lsl #2
 810c80a:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
        temp = GPIOx->AFR[position >> 3];
 810c80e:	6a22      	ldr	r2, [r4, #32]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 810c810:	fa00 f00e 	lsl.w	r0, r0, lr
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 810c814:	fa0c fe0e 	lsl.w	lr, ip, lr
 810c818:	ea22 0c0e 	bic.w	ip, r2, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 810c81c:	ea40 000c 	orr.w	r0, r0, ip
        GPIOx->AFR[position >> 3] = temp;
 810c820:	6220      	str	r0, [r4, #32]
      temp = GPIOx->MODER;
 810c822:	6832      	ldr	r2, [r6, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 810c824:	40bb      	lsls	r3, r7
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 810c826:	f411 3f40 	tst.w	r1, #196608	; 0x30000
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 810c82a:	ea02 0b0b 	and.w	fp, r2, fp
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 810c82e:	ea43 030b 	orr.w	r3, r3, fp
      GPIOx->MODER = temp;
 810c832:	6033      	str	r3, [r6, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 810c834:	d0b1      	beq.n	810c79a <HAL_GPIO_Init+0xc2>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 810c836:	f8da 2044 	ldr.w	r2, [sl, #68]	; 0x44
 810c83a:	f025 0303 	bic.w	r3, r5, #3
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 810c83e:	f005 0403 	and.w	r4, r5, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 810c842:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 810c846:	00a4      	lsls	r4, r4, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 810c848:	f8ca 2044 	str.w	r2, [sl, #68]	; 0x44
 810c84c:	f8da 2044 	ldr.w	r2, [sl, #68]	; 0x44
 810c850:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 810c854:	9203      	str	r2, [sp, #12]
 810c856:	4a5e      	ldr	r2, [pc, #376]	; (810c9d0 <HAL_GPIO_Init+0x2f8>)
 810c858:	9803      	ldr	r0, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2];
 810c85a:	441a      	add	r2, r3
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 810c85c:	230f      	movs	r3, #15
        temp = SYSCFG->EXTICR[position >> 2];
 810c85e:	6890      	ldr	r0, [r2, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 810c860:	40a3      	lsls	r3, r4
 810c862:	ea20 0303 	bic.w	r3, r0, r3
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 810c866:	4857      	ldr	r0, [pc, #348]	; (810c9c4 <HAL_GPIO_Init+0x2ec>)
 810c868:	4286      	cmp	r6, r0
 810c86a:	d025      	beq.n	810c8b8 <HAL_GPIO_Init+0x1e0>
 810c86c:	9801      	ldr	r0, [sp, #4]
 810c86e:	2800      	cmp	r0, #0
 810c870:	d07d      	beq.n	810c96e <HAL_GPIO_Init+0x296>
 810c872:	4855      	ldr	r0, [pc, #340]	; (810c9c8 <HAL_GPIO_Init+0x2f0>)
 810c874:	4286      	cmp	r6, r0
 810c876:	d07f      	beq.n	810c978 <HAL_GPIO_Init+0x2a0>
 810c878:	4856      	ldr	r0, [pc, #344]	; (810c9d4 <HAL_GPIO_Init+0x2fc>)
 810c87a:	4286      	cmp	r6, r0
 810c87c:	f000 8091 	beq.w	810c9a2 <HAL_GPIO_Init+0x2ca>
 810c880:	4855      	ldr	r0, [pc, #340]	; (810c9d8 <HAL_GPIO_Init+0x300>)
 810c882:	4286      	cmp	r6, r0
 810c884:	f000 8092 	beq.w	810c9ac <HAL_GPIO_Init+0x2d4>
 810c888:	4854      	ldr	r0, [pc, #336]	; (810c9dc <HAL_GPIO_Init+0x304>)
 810c88a:	4286      	cmp	r6, r0
 810c88c:	f000 80b4 	beq.w	810c9f8 <HAL_GPIO_Init+0x320>
 810c890:	4853      	ldr	r0, [pc, #332]	; (810c9e0 <HAL_GPIO_Init+0x308>)
 810c892:	4286      	cmp	r6, r0
 810c894:	f000 80b5 	beq.w	810ca02 <HAL_GPIO_Init+0x32a>
 810c898:	4852      	ldr	r0, [pc, #328]	; (810c9e4 <HAL_GPIO_Init+0x30c>)
 810c89a:	4286      	cmp	r6, r0
 810c89c:	f000 808b 	beq.w	810c9b6 <HAL_GPIO_Init+0x2de>
 810c8a0:	4851      	ldr	r0, [pc, #324]	; (810c9e8 <HAL_GPIO_Init+0x310>)
 810c8a2:	4286      	cmp	r6, r0
 810c8a4:	f000 80b7 	beq.w	810ca16 <HAL_GPIO_Init+0x33e>
 810c8a8:	4850      	ldr	r0, [pc, #320]	; (810c9ec <HAL_GPIO_Init+0x314>)
 810c8aa:	4286      	cmp	r6, r0
 810c8ac:	bf0c      	ite	eq
 810c8ae:	2009      	moveq	r0, #9
 810c8b0:	200a      	movne	r0, #10
 810c8b2:	fa00 f404 	lsl.w	r4, r0, r4
 810c8b6:	4323      	orrs	r3, r4
        SYSCFG->EXTICR[position >> 2] = temp;
 810c8b8:	6093      	str	r3, [r2, #8]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
        temp &= ~((uint32_t)iocurrent);
 810c8ba:	ea6f 0009 	mvn.w	r0, r9
        temp = EXTI->RTSR;
 810c8be:	4b4c      	ldr	r3, [pc, #304]	; (810c9f0 <HAL_GPIO_Init+0x318>)
  for(position = 0; position < GPIO_NUMBER; position++)
 810c8c0:	3501      	adds	r5, #1
        temp = EXTI->RTSR;
 810c8c2:	689a      	ldr	r2, [r3, #8]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 810c8c4:	02cb      	lsls	r3, r1, #11
        {
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;
 810c8c6:	4b4a      	ldr	r3, [pc, #296]	; (810c9f0 <HAL_GPIO_Init+0x318>)
        temp &= ~((uint32_t)iocurrent);
 810c8c8:	bf54      	ite	pl
 810c8ca:	4002      	andpl	r2, r0
          temp |= iocurrent;
 810c8cc:	ea49 0202 	orrmi.w	r2, r9, r2

        temp = EXTI->FTSR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 810c8d0:	028f      	lsls	r7, r1, #10
        EXTI->RTSR = temp;
 810c8d2:	609a      	str	r2, [r3, #8]
        temp = EXTI->FTSR;
 810c8d4:	68da      	ldr	r2, [r3, #12]
        {
          temp |= iocurrent;
        }
        EXTI->FTSR = temp;
 810c8d6:	4b46      	ldr	r3, [pc, #280]	; (810c9f0 <HAL_GPIO_Init+0x318>)
        temp &= ~((uint32_t)iocurrent);
 810c8d8:	bf54      	ite	pl
 810c8da:	4002      	andpl	r2, r0
          temp |= iocurrent;
 810c8dc:	ea49 0202 	orrmi.w	r2, r9, r2

        temp = EXTI->EMR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 810c8e0:	038c      	lsls	r4, r1, #14
        EXTI->FTSR = temp;
 810c8e2:	60da      	str	r2, [r3, #12]
        temp = EXTI->EMR;
 810c8e4:	685a      	ldr	r2, [r3, #4]
        {
          temp |= iocurrent;
        }
        EXTI->EMR = temp;
 810c8e6:	4b42      	ldr	r3, [pc, #264]	; (810c9f0 <HAL_GPIO_Init+0x318>)
        temp &= ~((uint32_t)iocurrent);
 810c8e8:	bf54      	ite	pl
 810c8ea:	4002      	andpl	r2, r0
          temp |= iocurrent;
 810c8ec:	ea49 0202 	orrmi.w	r2, r9, r2
        EXTI->EMR = temp;
 810c8f0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 810c8f2:	03ca      	lsls	r2, r1, #15
        temp = EXTI->IMR;
 810c8f4:	681b      	ldr	r3, [r3, #0]
        {
          temp |= iocurrent;
        }
        EXTI->IMR = temp;
 810c8f6:	4a3e      	ldr	r2, [pc, #248]	; (810c9f0 <HAL_GPIO_Init+0x318>)
        temp &= ~((uint32_t)iocurrent);
 810c8f8:	bf54      	ite	pl
 810c8fa:	4003      	andpl	r3, r0
          temp |= iocurrent;
 810c8fc:	ea49 0303 	orrmi.w	r3, r9, r3
  for(position = 0; position < GPIO_NUMBER; position++)
 810c900:	2d10      	cmp	r5, #16
        EXTI->IMR = temp;
 810c902:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 810c904:	f47f af4d 	bne.w	810c7a2 <HAL_GPIO_Init+0xca>
      }
    }
  }
}
 810c908:	b005      	add	sp, #20
 810c90a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 810c90e:	f8d8 000c 	ldr.w	r0, [r8, #12]
 810c912:	2803      	cmp	r0, #3
 810c914:	d820      	bhi.n	810c958 <HAL_GPIO_Init+0x280>
        temp = GPIOx->OSPEEDR; 
 810c916:	006f      	lsls	r7, r5, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 810c918:	f04f 0b03 	mov.w	fp, #3
        temp |= (GPIO_Init->Speed << (position * 2));
 810c91c:	fa00 fc07 	lsl.w	ip, r0, r7
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 810c920:	fa0b fb07 	lsl.w	fp, fp, r7
        temp = GPIOx->OSPEEDR; 
 810c924:	68b0      	ldr	r0, [r6, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 810c926:	ea20 000b 	bic.w	r0, r0, fp
 810c92a:	ea6f 0b0b 	mvn.w	fp, fp
        temp |= (GPIO_Init->Speed << (position * 2));
 810c92e:	ea4c 0000 	orr.w	r0, ip, r0
        GPIOx->OSPEEDR = temp;
 810c932:	60b0      	str	r0, [r6, #8]
        temp = GPIOx->OTYPER;
 810c934:	6870      	ldr	r0, [r6, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 810c936:	ea20 0004 	bic.w	r0, r0, r4
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 810c93a:	f3c1 1400 	ubfx	r4, r1, #4, #1
 810c93e:	40ac      	lsls	r4, r5
 810c940:	4304      	orrs	r4, r0
        GPIOx->OTYPER = temp;
 810c942:	6074      	str	r4, [r6, #4]
 810c944:	e745      	b.n	810c7d2 <HAL_GPIO_Init+0xfa>
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 810c946:	21ce      	movs	r1, #206	; 0xce
 810c948:	4820      	ldr	r0, [pc, #128]	; (810c9cc <HAL_GPIO_Init+0x2f4>)
 810c94a:	f7f8 ff91 	bl	8105870 <assert_failed>
        temp |= ((GPIO_Init->Pull) << (position * 2));
 810c94e:	e9d8 1001 	ldrd	r1, r0, [r8, #4]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 810c952:	f001 0303 	and.w	r3, r1, #3
 810c956:	e743      	b.n	810c7e0 <HAL_GPIO_Init+0x108>
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 810c958:	21bd      	movs	r1, #189	; 0xbd
 810c95a:	481c      	ldr	r0, [pc, #112]	; (810c9cc <HAL_GPIO_Init+0x2f4>)
 810c95c:	f7f8 ff88 	bl	8105870 <assert_failed>
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 810c960:	f8d8 1004 	ldr.w	r1, [r8, #4]
        temp |= (GPIO_Init->Speed << (position * 2));
 810c964:	f8d8 000c 	ldr.w	r0, [r8, #12]
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 810c968:	f001 0303 	and.w	r3, r1, #3
 810c96c:	e7d3      	b.n	810c916 <HAL_GPIO_Init+0x23e>
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 810c96e:	2001      	movs	r0, #1
 810c970:	fa00 f404 	lsl.w	r4, r0, r4
 810c974:	4323      	orrs	r3, r4
 810c976:	e79f      	b.n	810c8b8 <HAL_GPIO_Init+0x1e0>
 810c978:	2002      	movs	r0, #2
 810c97a:	fa00 f404 	lsl.w	r4, r0, r4
 810c97e:	4323      	orrs	r3, r4
 810c980:	e79a      	b.n	810c8b8 <HAL_GPIO_Init+0x1e0>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 810c982:	21ab      	movs	r1, #171	; 0xab
 810c984:	4811      	ldr	r0, [pc, #68]	; (810c9cc <HAL_GPIO_Init+0x2f4>)
 810c986:	f7f8 ff73 	bl	8105870 <assert_failed>
 810c98a:	e6e0      	b.n	810c74e <HAL_GPIO_Init+0x76>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 810c98c:	21db      	movs	r1, #219	; 0xdb
 810c98e:	480f      	ldr	r0, [pc, #60]	; (810c9cc <HAL_GPIO_Init+0x2f4>)
 810c990:	f7f8 ff6e 	bl	8105870 <assert_failed>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 810c994:	f8d8 1004 	ldr.w	r1, [r8, #4]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 810c998:	f8d8 0010 	ldr.w	r0, [r8, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 810c99c:	f001 0303 	and.w	r3, r1, #3
 810c9a0:	e72c      	b.n	810c7fc <HAL_GPIO_Init+0x124>
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 810c9a2:	2003      	movs	r0, #3
 810c9a4:	fa00 f404 	lsl.w	r4, r0, r4
 810c9a8:	4323      	orrs	r3, r4
 810c9aa:	e785      	b.n	810c8b8 <HAL_GPIO_Init+0x1e0>
 810c9ac:	2004      	movs	r0, #4
 810c9ae:	fa00 f404 	lsl.w	r4, r0, r4
 810c9b2:	4323      	orrs	r3, r4
 810c9b4:	e780      	b.n	810c8b8 <HAL_GPIO_Init+0x1e0>
 810c9b6:	2007      	movs	r0, #7
 810c9b8:	fa00 f404 	lsl.w	r4, r0, r4
 810c9bc:	4323      	orrs	r3, r4
 810c9be:	e77b      	b.n	810c8b8 <HAL_GPIO_Init+0x1e0>
 810c9c0:	40020400 	.word	0x40020400
 810c9c4:	40020000 	.word	0x40020000
 810c9c8:	40020800 	.word	0x40020800
 810c9cc:	0812decc 	.word	0x0812decc
 810c9d0:	40013800 	.word	0x40013800
 810c9d4:	40020c00 	.word	0x40020c00
 810c9d8:	40021000 	.word	0x40021000
 810c9dc:	40021400 	.word	0x40021400
 810c9e0:	40021800 	.word	0x40021800
 810c9e4:	40021c00 	.word	0x40021c00
 810c9e8:	40022000 	.word	0x40022000
 810c9ec:	40022400 	.word	0x40022400
 810c9f0:	40013c00 	.word	0x40013c00
 810c9f4:	40023800 	.word	0x40023800
 810c9f8:	2005      	movs	r0, #5
 810c9fa:	fa00 f404 	lsl.w	r4, r0, r4
 810c9fe:	4323      	orrs	r3, r4
 810ca00:	e75a      	b.n	810c8b8 <HAL_GPIO_Init+0x1e0>
 810ca02:	2006      	movs	r0, #6
 810ca04:	fa00 f404 	lsl.w	r4, r0, r4
 810ca08:	4323      	orrs	r3, r4
 810ca0a:	e755      	b.n	810c8b8 <HAL_GPIO_Init+0x1e0>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 810ca0c:	21ac      	movs	r1, #172	; 0xac
 810ca0e:	4804      	ldr	r0, [pc, #16]	; (810ca20 <HAL_GPIO_Init+0x348>)
 810ca10:	f7f8 ff2e 	bl	8105870 <assert_failed>
 810ca14:	e6bc      	b.n	810c790 <HAL_GPIO_Init+0xb8>
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 810ca16:	2008      	movs	r0, #8
 810ca18:	fa00 f404 	lsl.w	r4, r0, r4
 810ca1c:	4323      	orrs	r3, r4
 810ca1e:	e74b      	b.n	810c8b8 <HAL_GPIO_Init+0x1e0>
 810ca20:	0812decc 	.word	0x0812decc

0810ca24 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 810ca24:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t ioposition = 0x00;
  uint32_t iocurrent = 0x00;
  uint32_t tmp = 0x00;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 810ca28:	4f6b      	ldr	r7, [pc, #428]	; (810cbd8 <HAL_GPIO_DeInit+0x1b4>)
{
 810ca2a:	4604      	mov	r4, r0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 810ca2c:	4b6b      	ldr	r3, [pc, #428]	; (810cbdc <HAL_GPIO_DeInit+0x1b8>)
{
 810ca2e:	460d      	mov	r5, r1
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 810ca30:	42b8      	cmp	r0, r7
 810ca32:	bf18      	it	ne
 810ca34:	4298      	cmpne	r0, r3
 810ca36:	bf14      	ite	ne
 810ca38:	2701      	movne	r7, #1
 810ca3a:	2700      	moveq	r7, #0
 810ca3c:	d027      	beq.n	810ca8e <HAL_GPIO_DeInit+0x6a>
 810ca3e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 810ca42:	4298      	cmp	r0, r3
 810ca44:	d023      	beq.n	810ca8e <HAL_GPIO_DeInit+0x6a>
 810ca46:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 810ca4a:	4298      	cmp	r0, r3
 810ca4c:	d01f      	beq.n	810ca8e <HAL_GPIO_DeInit+0x6a>
 810ca4e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 810ca52:	4298      	cmp	r0, r3
 810ca54:	d01b      	beq.n	810ca8e <HAL_GPIO_DeInit+0x6a>
 810ca56:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 810ca5a:	4298      	cmp	r0, r3
 810ca5c:	d017      	beq.n	810ca8e <HAL_GPIO_DeInit+0x6a>
 810ca5e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 810ca62:	4298      	cmp	r0, r3
 810ca64:	d013      	beq.n	810ca8e <HAL_GPIO_DeInit+0x6a>
 810ca66:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 810ca6a:	4298      	cmp	r0, r3
 810ca6c:	d00f      	beq.n	810ca8e <HAL_GPIO_DeInit+0x6a>
 810ca6e:	4a5c      	ldr	r2, [pc, #368]	; (810cbe0 <HAL_GPIO_DeInit+0x1bc>)
 810ca70:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 810ca74:	4290      	cmp	r0, r2
 810ca76:	bf18      	it	ne
 810ca78:	4298      	cmpne	r0, r3
 810ca7a:	d008      	beq.n	810ca8e <HAL_GPIO_DeInit+0x6a>
 810ca7c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 810ca80:	4298      	cmp	r0, r3
 810ca82:	d004      	beq.n	810ca8e <HAL_GPIO_DeInit+0x6a>
 810ca84:	f240 112b 	movw	r1, #299	; 0x12b
 810ca88:	4856      	ldr	r0, [pc, #344]	; (810cbe4 <HAL_GPIO_DeInit+0x1c0>)
 810ca8a:	f7f8 fef1 	bl	8105870 <assert_failed>
{
 810ca8e:	2300      	movs	r3, #0
 810ca90:	f8df b170 	ldr.w	fp, [pc, #368]	; 810cc04 <HAL_GPIO_DeInit+0x1e0>
    if(iocurrent == ioposition)
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2];
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 810ca94:	f8df a140 	ldr.w	sl, [pc, #320]	; 810cbd8 <HAL_GPIO_DeInit+0x1b4>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 810ca98:	f8df 916c 	ldr.w	r9, [pc, #364]	; 810cc08 <HAL_GPIO_DeInit+0x1e4>
 810ca9c:	e002      	b.n	810caa4 <HAL_GPIO_DeInit+0x80>
  for(position = 0; position < GPIO_NUMBER; position++)
 810ca9e:	3301      	adds	r3, #1
 810caa0:	2b10      	cmp	r3, #16
 810caa2:	d07b      	beq.n	810cb9c <HAL_GPIO_DeInit+0x178>
    ioposition = ((uint32_t)0x01) << position;
 810caa4:	2001      	movs	r0, #1
 810caa6:	fa00 f203 	lsl.w	r2, r0, r3
    if(iocurrent == ioposition)
 810caaa:	ea32 0105 	bics.w	r1, r2, r5
    iocurrent = (GPIO_Pin) & ioposition;
 810caae:	ea02 0e05 	and.w	lr, r2, r5
    if(iocurrent == ioposition)
 810cab2:	d1f4      	bne.n	810ca9e <HAL_GPIO_DeInit+0x7a>
      tmp = SYSCFG->EXTICR[position >> 2];
 810cab4:	f023 0603 	bic.w	r6, r3, #3
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 810cab8:	f003 0103 	and.w	r1, r3, #3
 810cabc:	f04f 0c0f 	mov.w	ip, #15
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 810cac0:	4554      	cmp	r4, sl
 810cac2:	445e      	add	r6, fp
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 810cac4:	ea4f 0181 	mov.w	r1, r1, lsl #2
      tmp = SYSCFG->EXTICR[position >> 2];
 810cac8:	f8d6 8008 	ldr.w	r8, [r6, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 810cacc:	fa0c fc01 	lsl.w	ip, ip, r1
 810cad0:	ea0c 0808 	and.w	r8, ip, r8
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 810cad4:	d01e      	beq.n	810cb14 <HAL_GPIO_DeInit+0xf0>
 810cad6:	2f00      	cmp	r7, #0
 810cad8:	d063      	beq.n	810cba2 <HAL_GPIO_DeInit+0x17e>
 810cada:	4843      	ldr	r0, [pc, #268]	; (810cbe8 <HAL_GPIO_DeInit+0x1c4>)
 810cadc:	4284      	cmp	r4, r0
 810cade:	d063      	beq.n	810cba8 <HAL_GPIO_DeInit+0x184>
 810cae0:	4842      	ldr	r0, [pc, #264]	; (810cbec <HAL_GPIO_DeInit+0x1c8>)
 810cae2:	4284      	cmp	r4, r0
 810cae4:	d064      	beq.n	810cbb0 <HAL_GPIO_DeInit+0x18c>
 810cae6:	4842      	ldr	r0, [pc, #264]	; (810cbf0 <HAL_GPIO_DeInit+0x1cc>)
 810cae8:	4284      	cmp	r4, r0
 810caea:	d065      	beq.n	810cbb8 <HAL_GPIO_DeInit+0x194>
 810caec:	4841      	ldr	r0, [pc, #260]	; (810cbf4 <HAL_GPIO_DeInit+0x1d0>)
 810caee:	4284      	cmp	r4, r0
 810caf0:	d066      	beq.n	810cbc0 <HAL_GPIO_DeInit+0x19c>
 810caf2:	4841      	ldr	r0, [pc, #260]	; (810cbf8 <HAL_GPIO_DeInit+0x1d4>)
 810caf4:	4284      	cmp	r4, r0
 810caf6:	d053      	beq.n	810cba0 <HAL_GPIO_DeInit+0x17c>
 810caf8:	4840      	ldr	r0, [pc, #256]	; (810cbfc <HAL_GPIO_DeInit+0x1d8>)
 810cafa:	4284      	cmp	r4, r0
 810cafc:	d064      	beq.n	810cbc8 <HAL_GPIO_DeInit+0x1a4>
 810cafe:	4838      	ldr	r0, [pc, #224]	; (810cbe0 <HAL_GPIO_DeInit+0x1bc>)
 810cb00:	4284      	cmp	r4, r0
 810cb02:	d065      	beq.n	810cbd0 <HAL_GPIO_DeInit+0x1ac>
 810cb04:	483e      	ldr	r0, [pc, #248]	; (810cc00 <HAL_GPIO_DeInit+0x1dc>)
 810cb06:	4284      	cmp	r4, r0
 810cb08:	bf14      	ite	ne
 810cb0a:	200a      	movne	r0, #10
 810cb0c:	2009      	moveq	r0, #9
 810cb0e:	fa00 f101 	lsl.w	r1, r0, r1
 810cb12:	e000      	b.n	810cb16 <HAL_GPIO_DeInit+0xf2>
 810cb14:	2100      	movs	r1, #0
 810cb16:	4588      	cmp	r8, r1
 810cb18:	d11b      	bne.n	810cb52 <HAL_GPIO_DeInit+0x12e>
        EXTI->IMR &= ~((uint32_t)iocurrent);
 810cb1a:	f8d9 1000 	ldr.w	r1, [r9]
 810cb1e:	ea21 010e 	bic.w	r1, r1, lr
 810cb22:	f8c9 1000 	str.w	r1, [r9]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 810cb26:	f8d9 1004 	ldr.w	r1, [r9, #4]
 810cb2a:	ea21 010e 	bic.w	r1, r1, lr
 810cb2e:	f8c9 1004 	str.w	r1, [r9, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 810cb32:	f8d9 100c 	ldr.w	r1, [r9, #12]
 810cb36:	ea21 010e 	bic.w	r1, r1, lr
 810cb3a:	f8c9 100c 	str.w	r1, [r9, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 810cb3e:	f8d9 1008 	ldr.w	r1, [r9, #8]
 810cb42:	ea21 010e 	bic.w	r1, r1, lr
 810cb46:	f8c9 1008 	str.w	r1, [r9, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 810cb4a:	68b1      	ldr	r1, [r6, #8]
 810cb4c:	ea21 010c 	bic.w	r1, r1, ip
 810cb50:	60b1      	str	r1, [r6, #8]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 810cb52:	0059      	lsls	r1, r3, #1
 810cb54:	2003      	movs	r0, #3

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 810cb56:	f003 0c07 	and.w	ip, r3, #7
 810cb5a:	260f      	movs	r6, #15
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 810cb5c:	fa00 f101 	lsl.w	r1, r0, r1
 810cb60:	6820      	ldr	r0, [r4, #0]
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 810cb62:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 810cb66:	ea20 0001 	bic.w	r0, r0, r1
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 810cb6a:	fa06 fc0c 	lsl.w	ip, r6, ip
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 810cb6e:	6020      	str	r0, [r4, #0]
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 810cb70:	08d8      	lsrs	r0, r3, #3
  for(position = 0; position < GPIO_NUMBER; position++)
 810cb72:	3301      	adds	r3, #1
 810cb74:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 810cb78:	2b10      	cmp	r3, #16
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 810cb7a:	6a06      	ldr	r6, [r0, #32]
 810cb7c:	ea26 060c 	bic.w	r6, r6, ip
 810cb80:	6206      	str	r6, [r0, #32]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 810cb82:	68e0      	ldr	r0, [r4, #12]
 810cb84:	ea20 0001 	bic.w	r0, r0, r1
 810cb88:	60e0      	str	r0, [r4, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 810cb8a:	6860      	ldr	r0, [r4, #4]
 810cb8c:	ea20 0202 	bic.w	r2, r0, r2
 810cb90:	6062      	str	r2, [r4, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 810cb92:	68a2      	ldr	r2, [r4, #8]
 810cb94:	ea22 0101 	bic.w	r1, r2, r1
 810cb98:	60a1      	str	r1, [r4, #8]
  for(position = 0; position < GPIO_NUMBER; position++)
 810cb9a:	d183      	bne.n	810caa4 <HAL_GPIO_DeInit+0x80>
    }
  }
}
 810cb9c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 810cba0:	2006      	movs	r0, #6
 810cba2:	fa00 f101 	lsl.w	r1, r0, r1
 810cba6:	e7b6      	b.n	810cb16 <HAL_GPIO_DeInit+0xf2>
 810cba8:	2002      	movs	r0, #2
 810cbaa:	fa00 f101 	lsl.w	r1, r0, r1
 810cbae:	e7b2      	b.n	810cb16 <HAL_GPIO_DeInit+0xf2>
 810cbb0:	2003      	movs	r0, #3
 810cbb2:	fa00 f101 	lsl.w	r1, r0, r1
 810cbb6:	e7ae      	b.n	810cb16 <HAL_GPIO_DeInit+0xf2>
 810cbb8:	2004      	movs	r0, #4
 810cbba:	fa00 f101 	lsl.w	r1, r0, r1
 810cbbe:	e7aa      	b.n	810cb16 <HAL_GPIO_DeInit+0xf2>
 810cbc0:	2005      	movs	r0, #5
 810cbc2:	fa00 f101 	lsl.w	r1, r0, r1
 810cbc6:	e7a6      	b.n	810cb16 <HAL_GPIO_DeInit+0xf2>
 810cbc8:	2007      	movs	r0, #7
 810cbca:	fa00 f101 	lsl.w	r1, r0, r1
 810cbce:	e7a2      	b.n	810cb16 <HAL_GPIO_DeInit+0xf2>
 810cbd0:	2008      	movs	r0, #8
 810cbd2:	fa00 f101 	lsl.w	r1, r0, r1
 810cbd6:	e79e      	b.n	810cb16 <HAL_GPIO_DeInit+0xf2>
 810cbd8:	40020000 	.word	0x40020000
 810cbdc:	40020400 	.word	0x40020400
 810cbe0:	40022000 	.word	0x40022000
 810cbe4:	0812decc 	.word	0x0812decc
 810cbe8:	40020800 	.word	0x40020800
 810cbec:	40020c00 	.word	0x40020c00
 810cbf0:	40021000 	.word	0x40021000
 810cbf4:	40021400 	.word	0x40021400
 810cbf8:	40021800 	.word	0x40021800
 810cbfc:	40021c00 	.word	0x40021c00
 810cc00:	40022400 	.word	0x40022400
 810cc04:	40013800 	.word	0x40013800
 810cc08:	40013c00 	.word	0x40013c00

0810cc0c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 810cc0c:	b538      	push	{r3, r4, r5, lr}
 810cc0e:	4605      	mov	r5, r0
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 810cc10:	460c      	mov	r4, r1
 810cc12:	b129      	cbz	r1, 810cc20 <HAL_GPIO_ReadPin+0x14>

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 810cc14:	692b      	ldr	r3, [r5, #16]
 810cc16:	421c      	tst	r4, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 810cc18:	bf14      	ite	ne
 810cc1a:	2001      	movne	r0, #1
 810cc1c:	2000      	moveq	r0, #0
 810cc1e:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 810cc20:	f240 1177 	movw	r1, #375	; 0x177
 810cc24:	4801      	ldr	r0, [pc, #4]	; (810cc2c <HAL_GPIO_ReadPin+0x20>)
 810cc26:	f7f8 fe23 	bl	8105870 <assert_failed>
 810cc2a:	e7f3      	b.n	810cc14 <HAL_GPIO_ReadPin+0x8>
 810cc2c:	0812decc 	.word	0x0812decc

0810cc30 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 810cc30:	b570      	push	{r4, r5, r6, lr}
 810cc32:	4606      	mov	r6, r0
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 810cc34:	460c      	mov	r4, r1
{
 810cc36:	4615      	mov	r5, r2
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 810cc38:	b161      	cbz	r1, 810cc54 <HAL_GPIO_WritePin+0x24>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 810cc3a:	2d01      	cmp	r5, #1
 810cc3c:	d803      	bhi.n	810cc46 <HAL_GPIO_WritePin+0x16>

  if(PinState != GPIO_PIN_RESET)
 810cc3e:	b905      	cbnz	r5, 810cc42 <HAL_GPIO_WritePin+0x12>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 810cc40:	0424      	lsls	r4, r4, #16
 810cc42:	61b4      	str	r4, [r6, #24]
  }
}
 810cc44:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 810cc46:	f44f 71cc 	mov.w	r1, #408	; 0x198
 810cc4a:	4805      	ldr	r0, [pc, #20]	; (810cc60 <HAL_GPIO_WritePin+0x30>)
 810cc4c:	f7f8 fe10 	bl	8105870 <assert_failed>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 810cc50:	61b4      	str	r4, [r6, #24]
}
 810cc52:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 810cc54:	f240 1197 	movw	r1, #407	; 0x197
 810cc58:	4801      	ldr	r0, [pc, #4]	; (810cc60 <HAL_GPIO_WritePin+0x30>)
 810cc5a:	f7f8 fe09 	bl	8105870 <assert_failed>
 810cc5e:	e7ec      	b.n	810cc3a <HAL_GPIO_WritePin+0xa>
 810cc60:	0812decc 	.word	0x0812decc

0810cc64 <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 810cc64:	b538      	push	{r3, r4, r5, lr}
 810cc66:	4605      	mov	r5, r0
  uint32_t odr;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 810cc68:	460c      	mov	r4, r1
 810cc6a:	b141      	cbz	r1, 810cc7e <HAL_GPIO_TogglePin+0x1a>

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 810cc6c:	6969      	ldr	r1, [r5, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 810cc6e:	ea04 0301 	and.w	r3, r4, r1
 810cc72:	ea24 0401 	bic.w	r4, r4, r1
 810cc76:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 810cc7a:	61ac      	str	r4, [r5, #24]
}
 810cc7c:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 810cc7e:	f240 11af 	movw	r1, #431	; 0x1af
 810cc82:	4802      	ldr	r0, [pc, #8]	; (810cc8c <HAL_GPIO_TogglePin+0x28>)
 810cc84:	f7f8 fdf4 	bl	8105870 <assert_failed>
 810cc88:	e7f0      	b.n	810cc6c <HAL_GPIO_TogglePin+0x8>
 810cc8a:	bf00      	nop
 810cc8c:	0812decc 	.word	0x0812decc

0810cc90 <HAL_GPIO_EXTI_Callback>:
  UNUSED(GPIO_Pin);
  
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 810cc90:	4770      	bx	lr
 810cc92:	bf00      	nop

0810cc94 <HAL_GPIO_EXTI_IRQHandler>:
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 810cc94:	4a04      	ldr	r2, [pc, #16]	; (810cca8 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 810cc96:	6951      	ldr	r1, [r2, #20]
 810cc98:	4201      	tst	r1, r0
 810cc9a:	d100      	bne.n	810cc9e <HAL_GPIO_EXTI_IRQHandler+0xa>
 810cc9c:	4770      	bx	lr
{
 810cc9e:	b508      	push	{r3, lr}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 810cca0:	6150      	str	r0, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 810cca2:	f7ff fff5 	bl	810cc90 <HAL_GPIO_EXTI_Callback>
}
 810cca6:	bd08      	pop	{r3, pc}
 810cca8:	40013c00 	.word	0x40013c00

0810ccac <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 810ccac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810ccb0:	460d      	mov	r5, r1
 810ccb2:	4614      	mov	r4, r2
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 810ccb4:	4926      	ldr	r1, [pc, #152]	; (810cd50 <I2C_TransferConfig+0xa4>)
{
 810ccb6:	461e      	mov	r6, r3
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 810ccb8:	4a26      	ldr	r2, [pc, #152]	; (810cd54 <I2C_TransferConfig+0xa8>)
{
 810ccba:	4680      	mov	r8, r0
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 810ccbc:	6803      	ldr	r3, [r0, #0]
{
 810ccbe:	9f06      	ldr	r7, [sp, #24]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 810ccc0:	4293      	cmp	r3, r2
 810ccc2:	bf18      	it	ne
 810ccc4:	428b      	cmpne	r3, r1
 810ccc6:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 810ccca:	bf14      	ite	ne
 810cccc:	2201      	movne	r2, #1
 810ccce:	2200      	moveq	r2, #0
 810ccd0:	428b      	cmp	r3, r1
 810ccd2:	bf0c      	ite	eq
 810ccd4:	2200      	moveq	r2, #0
 810ccd6:	f002 0201 	andne.w	r2, r2, #1
 810ccda:	b112      	cbz	r2, 810cce2 <I2C_TransferConfig+0x36>
 810ccdc:	4a1e      	ldr	r2, [pc, #120]	; (810cd58 <I2C_TransferConfig+0xac>)
 810ccde:	4293      	cmp	r3, r2
 810cce0:	d123      	bne.n	810cd2a <I2C_TransferConfig+0x7e>
  assert_param(IS_TRANSFER_MODE(Mode));
 810cce2:	f036 7380 	bics.w	r3, r6, #16777216	; 0x1000000
 810cce6:	d002      	beq.n	810ccee <I2C_TransferConfig+0x42>
 810cce8:	f1b6 7f00 	cmp.w	r6, #33554432	; 0x2000000
 810ccec:	d129      	bne.n	810cd42 <I2C_TransferConfig+0x96>
  assert_param(IS_TRANSFER_REQUEST(Request));
 810ccee:	4b1b      	ldr	r3, [pc, #108]	; (810cd5c <I2C_TransferConfig+0xb0>)
 810ccf0:	429f      	cmp	r7, r3
 810ccf2:	d005      	beq.n	810cd00 <I2C_TransferConfig+0x54>
 810ccf4:	f427 6380 	bic.w	r3, r7, #1024	; 0x400
 810ccf8:	4a19      	ldr	r2, [pc, #100]	; (810cd60 <I2C_TransferConfig+0xb4>)
 810ccfa:	4293      	cmp	r3, r2
 810ccfc:	d000      	beq.n	810cd00 <I2C_TransferConfig+0x54>
 810ccfe:	b9d7      	cbnz	r7, 810cd36 <I2C_TransferConfig+0x8a>

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 810cd00:	ea47 4204 	orr.w	r2, r7, r4, lsl #16
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 810cd04:	f8d8 1000 	ldr.w	r1, [r8]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 810cd08:	f3c5 0309 	ubfx	r3, r5, #0, #10
 810cd0c:	ea42 0406 	orr.w	r4, r2, r6
  MODIFY_REG(hi2c->Instance->CR2, \
 810cd10:	4a14      	ldr	r2, [pc, #80]	; (810cd64 <I2C_TransferConfig+0xb8>)
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 810cd12:	4323      	orrs	r3, r4
  MODIFY_REG(hi2c->Instance->CR2, \
 810cd14:	ea42 5257 	orr.w	r2, r2, r7, lsr #21
 810cd18:	684f      	ldr	r7, [r1, #4]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 810cd1a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
  MODIFY_REG(hi2c->Instance->CR2, \
 810cd1e:	ea27 0702 	bic.w	r7, r7, r2
 810cd22:	433b      	orrs	r3, r7
 810cd24:	604b      	str	r3, [r1, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 810cd26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 810cd2a:	f641 213a 	movw	r1, #6714	; 0x1a3a
 810cd2e:	480e      	ldr	r0, [pc, #56]	; (810cd68 <I2C_TransferConfig+0xbc>)
 810cd30:	f7f8 fd9e 	bl	8105870 <assert_failed>
 810cd34:	e7d5      	b.n	810cce2 <I2C_TransferConfig+0x36>
  assert_param(IS_TRANSFER_REQUEST(Request));
 810cd36:	f641 213c 	movw	r1, #6716	; 0x1a3c
 810cd3a:	480b      	ldr	r0, [pc, #44]	; (810cd68 <I2C_TransferConfig+0xbc>)
 810cd3c:	f7f8 fd98 	bl	8105870 <assert_failed>
 810cd40:	e7de      	b.n	810cd00 <I2C_TransferConfig+0x54>
  assert_param(IS_TRANSFER_MODE(Mode));
 810cd42:	f641 213b 	movw	r1, #6715	; 0x1a3b
 810cd46:	4808      	ldr	r0, [pc, #32]	; (810cd68 <I2C_TransferConfig+0xbc>)
 810cd48:	f7f8 fd92 	bl	8105870 <assert_failed>
 810cd4c:	e7cf      	b.n	810ccee <I2C_TransferConfig+0x42>
 810cd4e:	bf00      	nop
 810cd50:	40005800 	.word	0x40005800
 810cd54:	40005400 	.word	0x40005400
 810cd58:	40006000 	.word	0x40006000
 810cd5c:	80004000 	.word	0x80004000
 810cd60:	80002000 	.word	0x80002000
 810cd64:	03ff63ff 	.word	0x03ff63ff
 810cd68:	0812df08 	.word	0x0812df08

0810cd6c <I2C_IsErrorOccurred>:
{
 810cd6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  uint32_t itflag   = hi2c->Instance->ISR;
 810cd70:	6803      	ldr	r3, [r0, #0]
{
 810cd72:	460d      	mov	r5, r1
 810cd74:	4604      	mov	r4, r0
  uint32_t itflag   = hi2c->Instance->ISR;
 810cd76:	6999      	ldr	r1, [r3, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 810cd78:	f011 0110 	ands.w	r1, r1, #16
 810cd7c:	d045      	beq.n	810ce0a <I2C_IsErrorOccurred+0x9e>
 810cd7e:	4617      	mov	r7, r2
  HAL_StatusTypeDef status = HAL_OK;
 810cd80:	f04f 0900 	mov.w	r9, #0
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 810cd84:	2210      	movs	r2, #16
              hi2c->State = HAL_I2C_STATE_READY;
 810cd86:	f04f 0820 	mov.w	r8, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 810cd8a:	61da      	str	r2, [r3, #28]
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 810cd8c:	699a      	ldr	r2, [r3, #24]
 810cd8e:	0696      	lsls	r6, r2, #26
 810cd90:	f100 808d 	bmi.w	810ceae <I2C_IsErrorOccurred+0x142>
 810cd94:	f1b9 0f00 	cmp.w	r9, #0
 810cd98:	f040 808d 	bne.w	810ceb6 <I2C_IsErrorOccurred+0x14a>
      if (Timeout != HAL_MAX_DELAY)
 810cd9c:	1c6a      	adds	r2, r5, #1
 810cd9e:	d152      	bne.n	810ce46 <I2C_IsErrorOccurred+0xda>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 810cda0:	699a      	ldr	r2, [r3, #24]
 810cda2:	0697      	lsls	r7, r2, #26
 810cda4:	d5fc      	bpl.n	810cda0 <I2C_IsErrorOccurred+0x34>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 810cda6:	2220      	movs	r2, #32
    error_code |= HAL_I2C_ERROR_AF;
 810cda8:	2104      	movs	r1, #4
    status = HAL_ERROR;
 810cdaa:	f04f 0901 	mov.w	r9, #1
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 810cdae:	61da      	str	r2, [r3, #28]
  itflag = hi2c->Instance->ISR;
 810cdb0:	699a      	ldr	r2, [r3, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 810cdb2:	05d5      	lsls	r5, r2, #23
 810cdb4:	d42d      	bmi.n	810ce12 <I2C_IsErrorOccurred+0xa6>
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 810cdb6:	0557      	lsls	r7, r2, #21
 810cdb8:	d53d      	bpl.n	810ce36 <I2C_IsErrorOccurred+0xca>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 810cdba:	f44f 6080 	mov.w	r0, #1024	; 0x400
    error_code |= HAL_I2C_ERROR_OVR;
 810cdbe:	f041 0108 	orr.w	r1, r1, #8
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 810cdc2:	61d8      	str	r0, [r3, #28]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 810cdc4:	0596      	lsls	r6, r2, #22
 810cdc6:	d504      	bpl.n	810cdd2 <I2C_IsErrorOccurred+0x66>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 810cdc8:	f44f 7200 	mov.w	r2, #512	; 0x200
    error_code |= HAL_I2C_ERROR_ARLO;
 810cdcc:	f041 0102 	orr.w	r1, r1, #2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 810cdd0:	61da      	str	r2, [r3, #28]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 810cdd2:	699a      	ldr	r2, [r3, #24]
 810cdd4:	0790      	lsls	r0, r2, #30
 810cdd6:	d501      	bpl.n	810cddc <I2C_IsErrorOccurred+0x70>
    hi2c->Instance->TXDR = 0x00U;
 810cdd8:	2200      	movs	r2, #0
 810cdda:	629a      	str	r2, [r3, #40]	; 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 810cddc:	699a      	ldr	r2, [r3, #24]
 810cdde:	07d2      	lsls	r2, r2, #31
 810cde0:	d524      	bpl.n	810ce2c <I2C_IsErrorOccurred+0xc0>
    I2C_RESET_CR2(hi2c);
 810cde2:	685a      	ldr	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 810cde4:	2520      	movs	r5, #32
    I2C_RESET_CR2(hi2c);
 810cde6:	4835      	ldr	r0, [pc, #212]	; (810cebc <I2C_IsErrorOccurred+0x150>)
    __HAL_UNLOCK(hi2c);
 810cde8:	f04f 0901 	mov.w	r9, #1
    I2C_RESET_CR2(hi2c);
 810cdec:	4002      	ands	r2, r0
    hi2c->Mode = HAL_I2C_MODE_NONE;
 810cdee:	2000      	movs	r0, #0
    I2C_RESET_CR2(hi2c);
 810cdf0:	605a      	str	r2, [r3, #4]
    hi2c->ErrorCode |= error_code;
 810cdf2:	6c63      	ldr	r3, [r4, #68]	; 0x44
    __HAL_UNLOCK(hi2c);
 810cdf4:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->ErrorCode |= error_code;
 810cdf8:	4319      	orrs	r1, r3
 810cdfa:	6461      	str	r1, [r4, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 810cdfc:	f884 5041 	strb.w	r5, [r4, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 810ce00:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
}
 810ce04:	4648      	mov	r0, r9
 810ce06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  HAL_StatusTypeDef status = HAL_OK;
 810ce0a:	4689      	mov	r9, r1
  itflag = hi2c->Instance->ISR;
 810ce0c:	699a      	ldr	r2, [r3, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 810ce0e:	05d5      	lsls	r5, r2, #23
 810ce10:	d5d1      	bpl.n	810cdb6 <I2C_IsErrorOccurred+0x4a>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 810ce12:	f44f 7080 	mov.w	r0, #256	; 0x100
    error_code |= HAL_I2C_ERROR_BERR;
 810ce16:	f041 0101 	orr.w	r1, r1, #1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 810ce1a:	61d8      	str	r0, [r3, #28]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 810ce1c:	0550      	lsls	r0, r2, #21
 810ce1e:	d5d1      	bpl.n	810cdc4 <I2C_IsErrorOccurred+0x58>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 810ce20:	f44f 6080 	mov.w	r0, #1024	; 0x400
    error_code |= HAL_I2C_ERROR_OVR;
 810ce24:	f041 0108 	orr.w	r1, r1, #8
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 810ce28:	61d8      	str	r0, [r3, #28]
 810ce2a:	e7cb      	b.n	810cdc4 <I2C_IsErrorOccurred+0x58>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 810ce2c:	699a      	ldr	r2, [r3, #24]
 810ce2e:	f042 0201 	orr.w	r2, r2, #1
 810ce32:	619a      	str	r2, [r3, #24]
 810ce34:	e7d5      	b.n	810cde2 <I2C_IsErrorOccurred+0x76>
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 810ce36:	0595      	lsls	r5, r2, #22
 810ce38:	d4c6      	bmi.n	810cdc8 <I2C_IsErrorOccurred+0x5c>
  if (status != HAL_OK)
 810ce3a:	f1b9 0f00 	cmp.w	r9, #0
 810ce3e:	d1c8      	bne.n	810cdd2 <I2C_IsErrorOccurred+0x66>
}
 810ce40:	4648      	mov	r0, r9
 810ce42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 810ce46:	f7fc f971 	bl	810912c <HAL_GetTick>
 810ce4a:	1bc0      	subs	r0, r0, r7
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 810ce4c:	6823      	ldr	r3, [r4, #0]
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 810ce4e:	42a8      	cmp	r0, r5
 810ce50:	d801      	bhi.n	810ce56 <I2C_IsErrorOccurred+0xea>
 810ce52:	2d00      	cmp	r5, #0
 810ce54:	d19a      	bne.n	810cd8c <I2C_IsErrorOccurred+0x20>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 810ce56:	6858      	ldr	r0, [r3, #4]
          tmp2 = hi2c->Mode;
 810ce58:	f894 2042 	ldrb.w	r2, [r4, #66]	; 0x42
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 810ce5c:	6999      	ldr	r1, [r3, #24]
          tmp2 = hi2c->Mode;
 810ce5e:	b2d2      	uxtb	r2, r2
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 810ce60:	040e      	lsls	r6, r1, #16
 810ce62:	d50d      	bpl.n	810ce80 <I2C_IsErrorOccurred+0x114>
              (tmp1 != I2C_CR2_STOP) && \
 810ce64:	0441      	lsls	r1, r0, #17
 810ce66:	d40b      	bmi.n	810ce80 <I2C_IsErrorOccurred+0x114>
 810ce68:	2a20      	cmp	r2, #32
 810ce6a:	d009      	beq.n	810ce80 <I2C_IsErrorOccurred+0x114>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 810ce6c:	685a      	ldr	r2, [r3, #4]
 810ce6e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 810ce72:	605a      	str	r2, [r3, #4]
            tickstart = HAL_GetTick();
 810ce74:	f7fc f95a 	bl	810912c <HAL_GetTick>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 810ce78:	6823      	ldr	r3, [r4, #0]
            tickstart = HAL_GetTick();
 810ce7a:	4607      	mov	r7, r0
 810ce7c:	e000      	b.n	810ce80 <I2C_IsErrorOccurred+0x114>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 810ce7e:	6823      	ldr	r3, [r4, #0]
 810ce80:	699e      	ldr	r6, [r3, #24]
 810ce82:	f016 0620 	ands.w	r6, r6, #32
 810ce86:	d181      	bne.n	810cd8c <I2C_IsErrorOccurred+0x20>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 810ce88:	f7fc f950 	bl	810912c <HAL_GetTick>
 810ce8c:	1bc0      	subs	r0, r0, r7
 810ce8e:	2819      	cmp	r0, #25
 810ce90:	d9f5      	bls.n	810ce7e <I2C_IsErrorOccurred+0x112>
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 810ce92:	6c63      	ldr	r3, [r4, #68]	; 0x44
              status = HAL_ERROR;
 810ce94:	f04f 0901 	mov.w	r9, #1
              __HAL_UNLOCK(hi2c);
 810ce98:	f884 6040 	strb.w	r6, [r4, #64]	; 0x40
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 810ce9c:	f043 0320 	orr.w	r3, r3, #32
 810cea0:	6463      	str	r3, [r4, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 810cea2:	f884 8041 	strb.w	r8, [r4, #65]	; 0x41
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 810cea6:	6823      	ldr	r3, [r4, #0]
              hi2c->Mode = HAL_I2C_MODE_NONE;
 810cea8:	f884 6042 	strb.w	r6, [r4, #66]	; 0x42
              status = HAL_ERROR;
 810ceac:	e7e8      	b.n	810ce80 <I2C_IsErrorOccurred+0x114>
    if (status == HAL_OK)
 810ceae:	f1b9 0f00 	cmp.w	r9, #0
 810ceb2:	f43f af78 	beq.w	810cda6 <I2C_IsErrorOccurred+0x3a>
    error_code |= HAL_I2C_ERROR_AF;
 810ceb6:	2104      	movs	r1, #4
 810ceb8:	e7a8      	b.n	810ce0c <I2C_IsErrorOccurred+0xa0>
 810ceba:	bf00      	nop
 810cebc:	fe00e800 	.word	0xfe00e800

0810cec0 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 810cec0:	b570      	push	{r4, r5, r6, lr}
 810cec2:	4604      	mov	r4, r0
 810cec4:	460d      	mov	r5, r1
 810cec6:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 810cec8:	e004      	b.n	810ced4 <I2C_WaitOnTXISFlagUntilTimeout+0x14>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 810ceca:	f7ff ff4f 	bl	810cd6c <I2C_IsErrorOccurred>
 810cece:	b950      	cbnz	r0, 810cee6 <I2C_WaitOnTXISFlagUntilTimeout+0x26>
    if (Timeout != HAL_MAX_DELAY)
 810ced0:	1c6a      	adds	r2, r5, #1
 810ced2:	d10a      	bne.n	810ceea <I2C_WaitOnTXISFlagUntilTimeout+0x2a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 810ced4:	6823      	ldr	r3, [r4, #0]
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 810ced6:	4632      	mov	r2, r6
 810ced8:	4629      	mov	r1, r5
 810ceda:	4620      	mov	r0, r4
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 810cedc:	699b      	ldr	r3, [r3, #24]
 810cede:	079b      	lsls	r3, r3, #30
 810cee0:	d5f3      	bpl.n	810ceca <I2C_WaitOnTXISFlagUntilTimeout+0xa>
  return HAL_OK;
 810cee2:	2000      	movs	r0, #0
}
 810cee4:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 810cee6:	2001      	movs	r0, #1
}
 810cee8:	bd70      	pop	{r4, r5, r6, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 810ceea:	f7fc f91f 	bl	810912c <HAL_GetTick>
 810ceee:	1b80      	subs	r0, r0, r6
 810cef0:	42a8      	cmp	r0, r5
 810cef2:	d801      	bhi.n	810cef8 <I2C_WaitOnTXISFlagUntilTimeout+0x38>
 810cef4:	2d00      	cmp	r5, #0
 810cef6:	d1ed      	bne.n	810ced4 <I2C_WaitOnTXISFlagUntilTimeout+0x14>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 810cef8:	6c63      	ldr	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 810cefa:	2120      	movs	r1, #32
        hi2c->Mode = HAL_I2C_MODE_NONE;
 810cefc:	2200      	movs	r2, #0
        return HAL_ERROR;
 810cefe:	2001      	movs	r0, #1
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 810cf00:	430b      	orrs	r3, r1
        __HAL_UNLOCK(hi2c);
 810cf02:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 810cf06:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 810cf08:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 810cf0c:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
}
 810cf10:	bd70      	pop	{r4, r5, r6, pc}
 810cf12:	bf00      	nop

0810cf14 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 810cf14:	b570      	push	{r4, r5, r6, lr}
 810cf16:	4605      	mov	r5, r0
 810cf18:	460c      	mov	r4, r1
 810cf1a:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 810cf1c:	e008      	b.n	810cf30 <I2C_WaitOnSTOPFlagUntilTimeout+0x1c>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 810cf1e:	f7ff ff25 	bl	810cd6c <I2C_IsErrorOccurred>
 810cf22:	b9d8      	cbnz	r0, 810cf5c <I2C_WaitOnSTOPFlagUntilTimeout+0x48>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 810cf24:	f7fc f902 	bl	810912c <HAL_GetTick>
 810cf28:	1b80      	subs	r0, r0, r6
 810cf2a:	42a0      	cmp	r0, r4
 810cf2c:	d809      	bhi.n	810cf42 <I2C_WaitOnSTOPFlagUntilTimeout+0x2e>
 810cf2e:	b144      	cbz	r4, 810cf42 <I2C_WaitOnSTOPFlagUntilTimeout+0x2e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 810cf30:	682b      	ldr	r3, [r5, #0]
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 810cf32:	4632      	mov	r2, r6
 810cf34:	4621      	mov	r1, r4
 810cf36:	4628      	mov	r0, r5
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 810cf38:	699b      	ldr	r3, [r3, #24]
 810cf3a:	069b      	lsls	r3, r3, #26
 810cf3c:	d5ef      	bpl.n	810cf1e <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
  return HAL_OK;
 810cf3e:	2000      	movs	r0, #0
}
 810cf40:	bd70      	pop	{r4, r5, r6, pc}
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 810cf42:	6c6b      	ldr	r3, [r5, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 810cf44:	2120      	movs	r1, #32
        hi2c->Mode = HAL_I2C_MODE_NONE;
 810cf46:	2200      	movs	r2, #0
        __HAL_UNLOCK(hi2c);
 810cf48:	2001      	movs	r0, #1
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 810cf4a:	430b      	orrs	r3, r1
        __HAL_UNLOCK(hi2c);
 810cf4c:	f885 2040 	strb.w	r2, [r5, #64]	; 0x40
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 810cf50:	646b      	str	r3, [r5, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 810cf52:	f885 1041 	strb.w	r1, [r5, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 810cf56:	f885 2042 	strb.w	r2, [r5, #66]	; 0x42
}
 810cf5a:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 810cf5c:	2001      	movs	r0, #1
}
 810cf5e:	bd70      	pop	{r4, r5, r6, pc}

0810cf60 <I2C_WaitOnRXNEFlagUntilTimeout>:
{
 810cf60:	b570      	push	{r4, r5, r6, lr}
 810cf62:	4604      	mov	r4, r0
 810cf64:	460d      	mov	r5, r1
 810cf66:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 810cf68:	e00c      	b.n	810cf84 <I2C_WaitOnRXNEFlagUntilTimeout+0x24>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 810cf6a:	f7ff feff 	bl	810cd6c <I2C_IsErrorOccurred>
 810cf6e:	b9e8      	cbnz	r0, 810cfac <I2C_WaitOnRXNEFlagUntilTimeout+0x4c>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 810cf70:	6823      	ldr	r3, [r4, #0]
 810cf72:	699a      	ldr	r2, [r3, #24]
 810cf74:	0691      	lsls	r1, r2, #26
 810cf76:	d41b      	bmi.n	810cfb0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 810cf78:	f7fc f8d8 	bl	810912c <HAL_GetTick>
 810cf7c:	1b80      	subs	r0, r0, r6
 810cf7e:	42a8      	cmp	r0, r5
 810cf80:	d809      	bhi.n	810cf96 <I2C_WaitOnRXNEFlagUntilTimeout+0x36>
 810cf82:	b145      	cbz	r5, 810cf96 <I2C_WaitOnRXNEFlagUntilTimeout+0x36>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 810cf84:	6823      	ldr	r3, [r4, #0]
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 810cf86:	4632      	mov	r2, r6
 810cf88:	4629      	mov	r1, r5
 810cf8a:	4620      	mov	r0, r4
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 810cf8c:	699b      	ldr	r3, [r3, #24]
 810cf8e:	075b      	lsls	r3, r3, #29
 810cf90:	d5eb      	bpl.n	810cf6a <I2C_WaitOnRXNEFlagUntilTimeout+0xa>
        return HAL_OK;
 810cf92:	2000      	movs	r0, #0
}
 810cf94:	bd70      	pop	{r4, r5, r6, pc}
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 810cf96:	6c63      	ldr	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 810cf98:	2220      	movs	r2, #32
      __HAL_UNLOCK(hi2c);
 810cf9a:	2100      	movs	r1, #0
      return HAL_ERROR;
 810cf9c:	2001      	movs	r0, #1
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 810cf9e:	4313      	orrs	r3, r2
      __HAL_UNLOCK(hi2c);
 810cfa0:	f884 1040 	strb.w	r1, [r4, #64]	; 0x40
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 810cfa4:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 810cfa6:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
}
 810cfaa:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 810cfac:	2001      	movs	r0, #1
}
 810cfae:	bd70      	pop	{r4, r5, r6, pc}
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 810cfb0:	699a      	ldr	r2, [r3, #24]
 810cfb2:	0752      	lsls	r2, r2, #29
 810cfb4:	d502      	bpl.n	810cfbc <I2C_WaitOnRXNEFlagUntilTimeout+0x5c>
 810cfb6:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 810cfb8:	2a00      	cmp	r2, #0
 810cfba:	d1ea      	bne.n	810cf92 <I2C_WaitOnRXNEFlagUntilTimeout+0x32>
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 810cfbc:	699a      	ldr	r2, [r3, #24]
 810cfbe:	f012 0210 	ands.w	r2, r2, #16
 810cfc2:	d012      	beq.n	810cfea <I2C_WaitOnRXNEFlagUntilTimeout+0x8a>
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 810cfc4:	2110      	movs	r1, #16
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 810cfc6:	2204      	movs	r2, #4
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 810cfc8:	61d9      	str	r1, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 810cfca:	6462      	str	r2, [r4, #68]	; 0x44
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 810cfcc:	2520      	movs	r5, #32
        I2C_RESET_CR2(hi2c);
 810cfce:	4808      	ldr	r0, [pc, #32]	; (810cff0 <I2C_WaitOnRXNEFlagUntilTimeout+0x90>)
        hi2c->Mode = HAL_I2C_MODE_NONE;
 810cfd0:	2100      	movs	r1, #0
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 810cfd2:	61dd      	str	r5, [r3, #28]
        I2C_RESET_CR2(hi2c);
 810cfd4:	685a      	ldr	r2, [r3, #4]
 810cfd6:	4002      	ands	r2, r0
        return HAL_ERROR;
 810cfd8:	2001      	movs	r0, #1
        I2C_RESET_CR2(hi2c);
 810cfda:	605a      	str	r2, [r3, #4]
        hi2c->State = HAL_I2C_STATE_READY;
 810cfdc:	f884 5041 	strb.w	r5, [r4, #65]	; 0x41
        __HAL_UNLOCK(hi2c);
 810cfe0:	f884 1040 	strb.w	r1, [r4, #64]	; 0x40
        hi2c->Mode = HAL_I2C_MODE_NONE;
 810cfe4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
}
 810cfe8:	bd70      	pop	{r4, r5, r6, pc}
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 810cfea:	6462      	str	r2, [r4, #68]	; 0x44
 810cfec:	e7ee      	b.n	810cfcc <I2C_WaitOnRXNEFlagUntilTimeout+0x6c>
 810cfee:	bf00      	nop
 810cff0:	fe00e800 	.word	0xfe00e800

0810cff4 <I2C_RequestMemoryRead>:
{
 810cff4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 810cff8:	4c26      	ldr	r4, [pc, #152]	; (810d094 <I2C_RequestMemoryRead+0xa0>)
{
 810cffa:	b083      	sub	sp, #12
 810cffc:	4698      	mov	r8, r3
 810cffe:	4605      	mov	r5, r0
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 810d000:	9400      	str	r4, [sp, #0]
{
 810d002:	4691      	mov	r9, r2
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 810d004:	2300      	movs	r3, #0
 810d006:	fa5f f288 	uxtb.w	r2, r8
{
 810d00a:	e9dd 470a 	ldrd	r4, r7, [sp, #40]	; 0x28
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 810d00e:	f7ff fe4d 	bl	810ccac <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 810d012:	4628      	mov	r0, r5
 810d014:	463a      	mov	r2, r7
 810d016:	4621      	mov	r1, r4
 810d018:	f7ff ff52 	bl	810cec0 <I2C_WaitOnTXISFlagUntilTimeout>
 810d01c:	b9e0      	cbnz	r0, 810d058 <I2C_RequestMemoryRead+0x64>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 810d01e:	f1b8 0f01 	cmp.w	r8, #1
 810d022:	4606      	mov	r6, r0
 810d024:	d10d      	bne.n	810d042 <I2C_RequestMemoryRead+0x4e>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 810d026:	fa5f f389 	uxtb.w	r3, r9
 810d02a:	682a      	ldr	r2, [r5, #0]
 810d02c:	6293      	str	r3, [r2, #40]	; 0x28
 810d02e:	e001      	b.n	810d034 <I2C_RequestMemoryRead+0x40>
    if (Timeout != HAL_MAX_DELAY)
 810d030:	1c61      	adds	r1, r4, #1
 810d032:	d116      	bne.n	810d062 <I2C_RequestMemoryRead+0x6e>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 810d034:	6993      	ldr	r3, [r2, #24]
 810d036:	065b      	lsls	r3, r3, #25
 810d038:	d5fa      	bpl.n	810d030 <I2C_RequestMemoryRead+0x3c>
}
 810d03a:	4630      	mov	r0, r6
 810d03c:	b003      	add	sp, #12
 810d03e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 810d042:	ea4f 2219 	mov.w	r2, r9, lsr #8
 810d046:	682b      	ldr	r3, [r5, #0]
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 810d048:	4621      	mov	r1, r4
 810d04a:	4628      	mov	r0, r5
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 810d04c:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 810d04e:	463a      	mov	r2, r7
 810d050:	f7ff ff36 	bl	810cec0 <I2C_WaitOnTXISFlagUntilTimeout>
 810d054:	2800      	cmp	r0, #0
 810d056:	d0e6      	beq.n	810d026 <I2C_RequestMemoryRead+0x32>
    return HAL_ERROR;
 810d058:	2601      	movs	r6, #1
}
 810d05a:	4630      	mov	r0, r6
 810d05c:	b003      	add	sp, #12
 810d05e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 810d062:	f7fc f863 	bl	810912c <HAL_GetTick>
 810d066:	1bc0      	subs	r0, r0, r7
 810d068:	4284      	cmp	r4, r0
 810d06a:	d302      	bcc.n	810d072 <I2C_RequestMemoryRead+0x7e>
 810d06c:	b10c      	cbz	r4, 810d072 <I2C_RequestMemoryRead+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 810d06e:	682a      	ldr	r2, [r5, #0]
 810d070:	e7e0      	b.n	810d034 <I2C_RequestMemoryRead+0x40>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 810d072:	6c6b      	ldr	r3, [r5, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 810d074:	2120      	movs	r1, #32
    return HAL_ERROR;
 810d076:	2601      	movs	r6, #1
        hi2c->Mode = HAL_I2C_MODE_NONE;
 810d078:	2200      	movs	r2, #0
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 810d07a:	430b      	orrs	r3, r1
}
 810d07c:	4630      	mov	r0, r6
        __HAL_UNLOCK(hi2c);
 810d07e:	f885 2040 	strb.w	r2, [r5, #64]	; 0x40
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 810d082:	646b      	str	r3, [r5, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 810d084:	f885 1041 	strb.w	r1, [r5, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 810d088:	f885 2042 	strb.w	r2, [r5, #66]	; 0x42
}
 810d08c:	b003      	add	sp, #12
 810d08e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 810d092:	bf00      	nop
 810d094:	80002000 	.word	0x80002000

0810d098 <HAL_I2C_Init>:
  if (hi2c == NULL)
 810d098:	2800      	cmp	r0, #0
 810d09a:	f000 80c1 	beq.w	810d220 <HAL_I2C_Init+0x188>
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 810d09e:	4b61      	ldr	r3, [pc, #388]	; (810d224 <HAL_I2C_Init+0x18c>)
 810d0a0:	6802      	ldr	r2, [r0, #0]
 810d0a2:	4961      	ldr	r1, [pc, #388]	; (810d228 <HAL_I2C_Init+0x190>)
{
 810d0a4:	b510      	push	{r4, lr}
 810d0a6:	4604      	mov	r4, r0
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 810d0a8:	4860      	ldr	r0, [pc, #384]	; (810d22c <HAL_I2C_Init+0x194>)
 810d0aa:	429a      	cmp	r2, r3
 810d0ac:	bf18      	it	ne
 810d0ae:	4282      	cmpne	r2, r0
 810d0b0:	bf14      	ite	ne
 810d0b2:	2301      	movne	r3, #1
 810d0b4:	2300      	moveq	r3, #0
 810d0b6:	428a      	cmp	r2, r1
 810d0b8:	bf0c      	ite	eq
 810d0ba:	2300      	moveq	r3, #0
 810d0bc:	f003 0301 	andne.w	r3, r3, #1
 810d0c0:	b11b      	cbz	r3, 810d0ca <HAL_I2C_Init+0x32>
 810d0c2:	4b5b      	ldr	r3, [pc, #364]	; (810d230 <HAL_I2C_Init+0x198>)
 810d0c4:	429a      	cmp	r2, r3
 810d0c6:	f040 80a5 	bne.w	810d214 <HAL_I2C_Init+0x17c>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 810d0ca:	68a3      	ldr	r3, [r4, #8]
 810d0cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 810d0d0:	f080 809a 	bcs.w	810d208 <HAL_I2C_Init+0x170>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 810d0d4:	68e3      	ldr	r3, [r4, #12]
 810d0d6:	3b01      	subs	r3, #1
 810d0d8:	2b01      	cmp	r3, #1
 810d0da:	d855      	bhi.n	810d188 <HAL_I2C_Init+0xf0>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 810d0dc:	6923      	ldr	r3, [r4, #16]
 810d0de:	f433 4300 	bics.w	r3, r3, #32768	; 0x8000
 810d0e2:	d15a      	bne.n	810d19a <HAL_I2C_Init+0x102>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 810d0e4:	6963      	ldr	r3, [r4, #20]
 810d0e6:	2bff      	cmp	r3, #255	; 0xff
 810d0e8:	d85f      	bhi.n	810d1aa <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
 810d0ea:	69a3      	ldr	r3, [r4, #24]
 810d0ec:	2b07      	cmp	r3, #7
 810d0ee:	d864      	bhi.n	810d1ba <HAL_I2C_Init+0x122>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 810d0f0:	69e3      	ldr	r3, [r4, #28]
 810d0f2:	f433 2300 	bics.w	r3, r3, #524288	; 0x80000
 810d0f6:	d169      	bne.n	810d1cc <HAL_I2C_Init+0x134>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 810d0f8:	6a23      	ldr	r3, [r4, #32]
 810d0fa:	f433 3300 	bics.w	r3, r3, #131072	; 0x20000
 810d0fe:	d16e      	bne.n	810d1de <HAL_I2C_Init+0x146>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 810d100:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 810d104:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 810d108:	2b00      	cmp	r3, #0
 810d10a:	d073      	beq.n	810d1f4 <HAL_I2C_Init+0x15c>
  __HAL_I2C_DISABLE(hi2c);
 810d10c:	6823      	ldr	r3, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 810d10e:	2124      	movs	r1, #36	; 0x24
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 810d110:	6862      	ldr	r2, [r4, #4]
  hi2c->State = HAL_I2C_STATE_BUSY;
 810d112:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 810d116:	6819      	ldr	r1, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 810d118:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 810d11c:	68e0      	ldr	r0, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 810d11e:	f021 0101 	bic.w	r1, r1, #1
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 810d122:	2801      	cmp	r0, #1
  __HAL_I2C_DISABLE(hi2c);
 810d124:	6019      	str	r1, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 810d126:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 810d128:	689a      	ldr	r2, [r3, #8]
 810d12a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 810d12e:	609a      	str	r2, [r3, #8]
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 810d130:	68a2      	ldr	r2, [r4, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 810d132:	d065      	beq.n	810d200 <HAL_I2C_Init+0x168>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 810d134:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 810d138:	2802      	cmp	r0, #2
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 810d13a:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 810d13c:	d102      	bne.n	810d144 <HAL_I2C_Init+0xac>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 810d13e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 810d142:	605a      	str	r2, [r3, #4]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 810d144:	6858      	ldr	r0, [r3, #4]
  hi2c->State = HAL_I2C_STATE_READY;
 810d146:	f04f 0c20 	mov.w	ip, #32
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 810d14a:	493a      	ldr	r1, [pc, #232]	; (810d234 <HAL_I2C_Init+0x19c>)
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 810d14c:	6922      	ldr	r2, [r4, #16]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 810d14e:	4301      	orrs	r1, r0
 810d150:	6059      	str	r1, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 810d152:	68d9      	ldr	r1, [r3, #12]
 810d154:	f421 4100 	bic.w	r1, r1, #32768	; 0x8000
 810d158:	60d9      	str	r1, [r3, #12]
                          (hi2c->Init.OwnAddress2Masks << 8));
 810d15a:	e9d4 0105 	ldrd	r0, r1, [r4, #20]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 810d15e:	4302      	orrs	r2, r0
 810d160:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 810d164:	e9d4 1007 	ldrd	r1, r0, [r4, #28]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 810d168:	60da      	str	r2, [r3, #12]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 810d16a:	2200      	movs	r2, #0
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 810d16c:	4301      	orrs	r1, r0
  return HAL_OK;
 810d16e:	4610      	mov	r0, r2
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 810d170:	6019      	str	r1, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 810d172:	6819      	ldr	r1, [r3, #0]
 810d174:	f041 0101 	orr.w	r1, r1, #1
 810d178:	6019      	str	r1, [r3, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 810d17a:	6462      	str	r2, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 810d17c:	f884 c041 	strb.w	ip, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 810d180:	6322      	str	r2, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 810d182:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
}
 810d186:	bd10      	pop	{r4, pc}
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 810d188:	f240 2117 	movw	r1, #535	; 0x217
 810d18c:	482a      	ldr	r0, [pc, #168]	; (810d238 <HAL_I2C_Init+0x1a0>)
 810d18e:	f7f8 fb6f 	bl	8105870 <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 810d192:	6923      	ldr	r3, [r4, #16]
 810d194:	f433 4300 	bics.w	r3, r3, #32768	; 0x8000
 810d198:	d0a4      	beq.n	810d0e4 <HAL_I2C_Init+0x4c>
 810d19a:	f44f 7106 	mov.w	r1, #536	; 0x218
 810d19e:	4826      	ldr	r0, [pc, #152]	; (810d238 <HAL_I2C_Init+0x1a0>)
 810d1a0:	f7f8 fb66 	bl	8105870 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 810d1a4:	6963      	ldr	r3, [r4, #20]
 810d1a6:	2bff      	cmp	r3, #255	; 0xff
 810d1a8:	d99f      	bls.n	810d0ea <HAL_I2C_Init+0x52>
 810d1aa:	f240 2119 	movw	r1, #537	; 0x219
 810d1ae:	4822      	ldr	r0, [pc, #136]	; (810d238 <HAL_I2C_Init+0x1a0>)
 810d1b0:	f7f8 fb5e 	bl	8105870 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
 810d1b4:	69a3      	ldr	r3, [r4, #24]
 810d1b6:	2b07      	cmp	r3, #7
 810d1b8:	d99a      	bls.n	810d0f0 <HAL_I2C_Init+0x58>
 810d1ba:	f240 211a 	movw	r1, #538	; 0x21a
 810d1be:	481e      	ldr	r0, [pc, #120]	; (810d238 <HAL_I2C_Init+0x1a0>)
 810d1c0:	f7f8 fb56 	bl	8105870 <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 810d1c4:	69e3      	ldr	r3, [r4, #28]
 810d1c6:	f433 2300 	bics.w	r3, r3, #524288	; 0x80000
 810d1ca:	d095      	beq.n	810d0f8 <HAL_I2C_Init+0x60>
 810d1cc:	f240 211b 	movw	r1, #539	; 0x21b
 810d1d0:	4819      	ldr	r0, [pc, #100]	; (810d238 <HAL_I2C_Init+0x1a0>)
 810d1d2:	f7f8 fb4d 	bl	8105870 <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 810d1d6:	6a23      	ldr	r3, [r4, #32]
 810d1d8:	f433 3300 	bics.w	r3, r3, #131072	; 0x20000
 810d1dc:	d090      	beq.n	810d100 <HAL_I2C_Init+0x68>
 810d1de:	f44f 7107 	mov.w	r1, #540	; 0x21c
 810d1e2:	4815      	ldr	r0, [pc, #84]	; (810d238 <HAL_I2C_Init+0x1a0>)
 810d1e4:	f7f8 fb44 	bl	8105870 <assert_failed>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 810d1e8:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 810d1ec:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 810d1f0:	2b00      	cmp	r3, #0
 810d1f2:	d18b      	bne.n	810d10c <HAL_I2C_Init+0x74>
    HAL_I2C_MspInit(hi2c);
 810d1f4:	4620      	mov	r0, r4
    hi2c->Lock = HAL_UNLOCKED;
 810d1f6:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 810d1fa:	f7fa f907 	bl	810740c <HAL_I2C_MspInit>
 810d1fe:	e785      	b.n	810d10c <HAL_I2C_Init+0x74>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 810d200:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 810d204:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 810d206:	e79d      	b.n	810d144 <HAL_I2C_Init+0xac>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 810d208:	f240 2116 	movw	r1, #534	; 0x216
 810d20c:	480a      	ldr	r0, [pc, #40]	; (810d238 <HAL_I2C_Init+0x1a0>)
 810d20e:	f7f8 fb2f 	bl	8105870 <assert_failed>
 810d212:	e75f      	b.n	810d0d4 <HAL_I2C_Init+0x3c>
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 810d214:	f240 2115 	movw	r1, #533	; 0x215
 810d218:	4807      	ldr	r0, [pc, #28]	; (810d238 <HAL_I2C_Init+0x1a0>)
 810d21a:	f7f8 fb29 	bl	8105870 <assert_failed>
 810d21e:	e754      	b.n	810d0ca <HAL_I2C_Init+0x32>
    return HAL_ERROR;
 810d220:	2001      	movs	r0, #1
}
 810d222:	4770      	bx	lr
 810d224:	40005400 	.word	0x40005400
 810d228:	40005c00 	.word	0x40005c00
 810d22c:	40005800 	.word	0x40005800
 810d230:	40006000 	.word	0x40006000
 810d234:	02008000 	.word	0x02008000
 810d238:	0812df08 	.word	0x0812df08

0810d23c <HAL_I2C_Master_Transmit>:
{
 810d23c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 810d240:	4698      	mov	r8, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 810d242:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 810d246:	b083      	sub	sp, #12
  if (hi2c->State == HAL_I2C_STATE_READY)
 810d248:	2b20      	cmp	r3, #32
{
 810d24a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  if (hi2c->State == HAL_I2C_STATE_READY)
 810d24c:	d16d      	bne.n	810d32a <HAL_I2C_Master_Transmit+0xee>
    __HAL_LOCK(hi2c);
 810d24e:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 810d252:	4604      	mov	r4, r0
 810d254:	2b01      	cmp	r3, #1
 810d256:	d068      	beq.n	810d32a <HAL_I2C_Master_Transmit+0xee>
 810d258:	2301      	movs	r3, #1
 810d25a:	460f      	mov	r7, r1
 810d25c:	4691      	mov	r9, r2
 810d25e:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 810d262:	f7fb ff63 	bl	810912c <HAL_GetTick>
 810d266:	4606      	mov	r6, r0
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 810d268:	e004      	b.n	810d274 <HAL_I2C_Master_Transmit+0x38>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 810d26a:	f7fb ff5f 	bl	810912c <HAL_GetTick>
 810d26e:	1b80      	subs	r0, r0, r6
 810d270:	2819      	cmp	r0, #25
 810d272:	d85e      	bhi.n	810d332 <HAL_I2C_Master_Transmit+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 810d274:	6823      	ldr	r3, [r4, #0]
 810d276:	6999      	ldr	r1, [r3, #24]
 810d278:	f411 4100 	ands.w	r1, r1, #32768	; 0x8000
 810d27c:	d1f5      	bne.n	810d26a <HAL_I2C_Master_Transmit+0x2e>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 810d27e:	2321      	movs	r3, #33	; 0x21
    hi2c->pBuffPtr  = pData;
 810d280:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
    hi2c->XferISR   = NULL;
 810d284:	6361      	str	r1, [r4, #52]	; 0x34
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 810d286:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 810d28a:	2310      	movs	r3, #16
 810d28c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 810d290:	6461      	str	r1, [r4, #68]	; 0x44
    hi2c->XferCount = Size;
 810d292:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 810d296:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 810d298:	b29b      	uxth	r3, r3
 810d29a:	2bff      	cmp	r3, #255	; 0xff
 810d29c:	d86d      	bhi.n	810d37a <HAL_I2C_Master_Transmit+0x13e>
      hi2c->XferSize = hi2c->XferCount;
 810d29e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 810d2a0:	4639      	mov	r1, r7
 810d2a2:	4b48      	ldr	r3, [pc, #288]	; (810d3c4 <HAL_I2C_Master_Transmit+0x188>)
 810d2a4:	4620      	mov	r0, r4
      hi2c->XferSize = hi2c->XferCount;
 810d2a6:	b292      	uxth	r2, r2
 810d2a8:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 810d2aa:	b2d2      	uxtb	r2, r2
 810d2ac:	9300      	str	r3, [sp, #0]
 810d2ae:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 810d2b2:	f7ff fcfb 	bl	810ccac <I2C_TransferConfig>
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 810d2b6:	f04f 0800 	mov.w	r8, #0
          hi2c->XferSize = MAX_NBYTE_SIZE;
 810d2ba:	f04f 09ff 	mov.w	r9, #255	; 0xff
    while (hi2c->XferCount > 0U)
 810d2be:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 810d2c0:	4632      	mov	r2, r6
 810d2c2:	4629      	mov	r1, r5
 810d2c4:	4620      	mov	r0, r4
    while (hi2c->XferCount > 0U)
 810d2c6:	b29b      	uxth	r3, r3
 810d2c8:	b1eb      	cbz	r3, 810d306 <HAL_I2C_Master_Transmit+0xca>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 810d2ca:	f7ff fdf9 	bl	810cec0 <I2C_WaitOnTXISFlagUntilTimeout>
 810d2ce:	2800      	cmp	r0, #0
 810d2d0:	d174      	bne.n	810d3bc <HAL_I2C_Master_Transmit+0x180>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 810d2d2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 810d2d4:	6821      	ldr	r1, [r4, #0]
 810d2d6:	f810 2b01 	ldrb.w	r2, [r0], #1
      hi2c->XferSize--;
 810d2da:	8d23      	ldrh	r3, [r4, #40]	; 0x28
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 810d2dc:	628a      	str	r2, [r1, #40]	; 0x28
      hi2c->XferCount--;
 810d2de:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 810d2e0:	3b01      	subs	r3, #1
      hi2c->pBuffPtr++;
 810d2e2:	6260      	str	r0, [r4, #36]	; 0x24
      hi2c->XferCount--;
 810d2e4:	3a01      	subs	r2, #1
      hi2c->XferSize--;
 810d2e6:	b29b      	uxth	r3, r3
      hi2c->XferCount--;
 810d2e8:	b292      	uxth	r2, r2
      hi2c->XferSize--;
 810d2ea:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 810d2ec:	8562      	strh	r2, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 810d2ee:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 810d2f0:	b292      	uxth	r2, r2
 810d2f2:	2b00      	cmp	r3, #0
 810d2f4:	d1e3      	bne.n	810d2be <HAL_I2C_Master_Transmit+0x82>
 810d2f6:	bb6a      	cbnz	r2, 810d354 <HAL_I2C_Master_Transmit+0x118>
    while (hi2c->XferCount > 0U)
 810d2f8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 810d2fa:	4632      	mov	r2, r6
 810d2fc:	4629      	mov	r1, r5
 810d2fe:	4620      	mov	r0, r4
    while (hi2c->XferCount > 0U)
 810d300:	b29b      	uxth	r3, r3
 810d302:	2b00      	cmp	r3, #0
 810d304:	d1e1      	bne.n	810d2ca <HAL_I2C_Master_Transmit+0x8e>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 810d306:	f7ff fe05 	bl	810cf14 <I2C_WaitOnSTOPFlagUntilTimeout>
 810d30a:	2800      	cmp	r0, #0
 810d30c:	d156      	bne.n	810d3bc <HAL_I2C_Master_Transmit+0x180>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 810d30e:	6823      	ldr	r3, [r4, #0]
 810d310:	2120      	movs	r1, #32
    I2C_RESET_CR2(hi2c);
 810d312:	4d2d      	ldr	r5, [pc, #180]	; (810d3c8 <HAL_I2C_Master_Transmit+0x18c>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 810d314:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 810d316:	685a      	ldr	r2, [r3, #4]
 810d318:	402a      	ands	r2, r5
 810d31a:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 810d31c:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 810d320:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 810d324:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 810d328:	e000      	b.n	810d32c <HAL_I2C_Master_Transmit+0xf0>
    return HAL_BUSY;
 810d32a:	2002      	movs	r0, #2
}
 810d32c:	b003      	add	sp, #12
 810d32e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 810d332:	6c63      	ldr	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 810d334:	2120      	movs	r1, #32
        hi2c->Mode = HAL_I2C_MODE_NONE;
 810d336:	2200      	movs	r2, #0
          return HAL_ERROR;
 810d338:	2001      	movs	r0, #1
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 810d33a:	430b      	orrs	r3, r1
        __HAL_UNLOCK(hi2c);
 810d33c:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 810d340:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 810d342:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 810d346:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
}
 810d34a:	b003      	add	sp, #12
 810d34c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (Timeout != HAL_MAX_DELAY)
 810d350:	1c6a      	adds	r2, r5, #1
 810d352:	d11d      	bne.n	810d390 <HAL_I2C_Master_Transmit+0x154>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 810d354:	698b      	ldr	r3, [r1, #24]
 810d356:	061b      	lsls	r3, r3, #24
 810d358:	d5fa      	bpl.n	810d350 <HAL_I2C_Master_Transmit+0x114>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 810d35a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 810d35c:	b29b      	uxth	r3, r3
 810d35e:	2bff      	cmp	r3, #255	; 0xff
 810d360:	d91f      	bls.n	810d3a2 <HAL_I2C_Master_Transmit+0x166>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 810d362:	f8a4 9028 	strh.w	r9, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 810d366:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 810d36a:	22ff      	movs	r2, #255	; 0xff
 810d36c:	4639      	mov	r1, r7
 810d36e:	4620      	mov	r0, r4
 810d370:	f8cd 8000 	str.w	r8, [sp]
 810d374:	f7ff fc9a 	bl	810ccac <I2C_TransferConfig>
 810d378:	e7a1      	b.n	810d2be <HAL_I2C_Master_Transmit+0x82>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 810d37a:	22ff      	movs	r2, #255	; 0xff
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 810d37c:	4b11      	ldr	r3, [pc, #68]	; (810d3c4 <HAL_I2C_Master_Transmit+0x188>)
 810d37e:	4639      	mov	r1, r7
 810d380:	4620      	mov	r0, r4
      hi2c->XferSize = MAX_NBYTE_SIZE;
 810d382:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 810d384:	9300      	str	r3, [sp, #0]
 810d386:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 810d38a:	f7ff fc8f 	bl	810ccac <I2C_TransferConfig>
 810d38e:	e792      	b.n	810d2b6 <HAL_I2C_Master_Transmit+0x7a>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 810d390:	f7fb fecc 	bl	810912c <HAL_GetTick>
 810d394:	1b80      	subs	r0, r0, r6
 810d396:	4285      	cmp	r5, r0
 810d398:	d3cb      	bcc.n	810d332 <HAL_I2C_Master_Transmit+0xf6>
 810d39a:	2d00      	cmp	r5, #0
 810d39c:	d0c9      	beq.n	810d332 <HAL_I2C_Master_Transmit+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 810d39e:	6821      	ldr	r1, [r4, #0]
 810d3a0:	e7d8      	b.n	810d354 <HAL_I2C_Master_Transmit+0x118>
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 810d3a2:	f8cd 8000 	str.w	r8, [sp]
 810d3a6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
          hi2c->XferSize = hi2c->XferCount;
 810d3aa:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 810d3ac:	4639      	mov	r1, r7
 810d3ae:	4620      	mov	r0, r4
          hi2c->XferSize = hi2c->XferCount;
 810d3b0:	b292      	uxth	r2, r2
 810d3b2:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 810d3b4:	b2d2      	uxtb	r2, r2
 810d3b6:	f7ff fc79 	bl	810ccac <I2C_TransferConfig>
 810d3ba:	e780      	b.n	810d2be <HAL_I2C_Master_Transmit+0x82>
        return HAL_ERROR;
 810d3bc:	2001      	movs	r0, #1
}
 810d3be:	b003      	add	sp, #12
 810d3c0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 810d3c4:	80002000 	.word	0x80002000
 810d3c8:	fe00e800 	.word	0xfe00e800

0810d3cc <HAL_I2C_Master_Receive>:
{
 810d3cc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 810d3d0:	4698      	mov	r8, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 810d3d2:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 810d3d6:	b083      	sub	sp, #12
  if (hi2c->State == HAL_I2C_STATE_READY)
 810d3d8:	2b20      	cmp	r3, #32
{
 810d3da:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  if (hi2c->State == HAL_I2C_STATE_READY)
 810d3dc:	f040 8088 	bne.w	810d4f0 <HAL_I2C_Master_Receive+0x124>
    __HAL_LOCK(hi2c);
 810d3e0:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 810d3e4:	4604      	mov	r4, r0
 810d3e6:	2b01      	cmp	r3, #1
 810d3e8:	f000 8082 	beq.w	810d4f0 <HAL_I2C_Master_Receive+0x124>
 810d3ec:	2301      	movs	r3, #1
 810d3ee:	460f      	mov	r7, r1
 810d3f0:	4691      	mov	r9, r2
 810d3f2:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 810d3f6:	f7fb fe99 	bl	810912c <HAL_GetTick>
 810d3fa:	4606      	mov	r6, r0
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 810d3fc:	e004      	b.n	810d408 <HAL_I2C_Master_Receive+0x3c>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 810d3fe:	f7fb fe95 	bl	810912c <HAL_GetTick>
 810d402:	1b80      	subs	r0, r0, r6
 810d404:	2819      	cmp	r0, #25
 810d406:	d87e      	bhi.n	810d506 <HAL_I2C_Master_Receive+0x13a>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 810d408:	6823      	ldr	r3, [r4, #0]
 810d40a:	6999      	ldr	r1, [r3, #24]
 810d40c:	f411 4100 	ands.w	r1, r1, #32768	; 0x8000
 810d410:	d1f5      	bne.n	810d3fe <HAL_I2C_Master_Receive+0x32>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 810d412:	2322      	movs	r3, #34	; 0x22
    hi2c->pBuffPtr  = pData;
 810d414:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
    hi2c->XferISR   = NULL;
 810d418:	6361      	str	r1, [r4, #52]	; 0x34
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 810d41a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 810d41e:	2310      	movs	r3, #16
 810d420:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 810d424:	6461      	str	r1, [r4, #68]	; 0x44
    hi2c->XferCount = Size;
 810d426:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 810d42a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 810d42c:	b29b      	uxth	r3, r3
 810d42e:	2bff      	cmp	r3, #255	; 0xff
 810d430:	d878      	bhi.n	810d524 <HAL_I2C_Master_Receive+0x158>
      hi2c->XferSize = hi2c->XferCount;
 810d432:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 810d434:	4639      	mov	r1, r7
 810d436:	4b49      	ldr	r3, [pc, #292]	; (810d55c <HAL_I2C_Master_Receive+0x190>)
 810d438:	4620      	mov	r0, r4
      hi2c->XferSize = hi2c->XferCount;
 810d43a:	b292      	uxth	r2, r2
 810d43c:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 810d43e:	b2d2      	uxtb	r2, r2
 810d440:	9300      	str	r3, [sp, #0]
 810d442:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 810d446:	f7ff fc31 	bl	810ccac <I2C_TransferConfig>
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 810d44a:	f04f 0800 	mov.w	r8, #0
          hi2c->XferSize = MAX_NBYTE_SIZE;
 810d44e:	f04f 09ff 	mov.w	r9, #255	; 0xff
    while (hi2c->XferCount > 0U)
 810d452:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 810d454:	4632      	mov	r2, r6
 810d456:	4629      	mov	r1, r5
 810d458:	4620      	mov	r0, r4
    while (hi2c->XferCount > 0U)
 810d45a:	b29b      	uxth	r3, r3
 810d45c:	2b00      	cmp	r3, #0
 810d45e:	d035      	beq.n	810d4cc <HAL_I2C_Master_Receive+0x100>
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 810d460:	f7ff fd7e 	bl	810cf60 <I2C_WaitOnRXNEFlagUntilTimeout>
 810d464:	2800      	cmp	r0, #0
 810d466:	d175      	bne.n	810d554 <HAL_I2C_Master_Receive+0x188>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 810d468:	6822      	ldr	r2, [r4, #0]
 810d46a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 810d46c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 810d46e:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 810d470:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 810d472:	8d23      	ldrh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 810d474:	3a01      	subs	r2, #1
      hi2c->pBuffPtr++;
 810d476:	6a61      	ldr	r1, [r4, #36]	; 0x24
      hi2c->XferSize--;
 810d478:	3b01      	subs	r3, #1
      hi2c->XferCount--;
 810d47a:	b292      	uxth	r2, r2
      hi2c->pBuffPtr++;
 810d47c:	3101      	adds	r1, #1
      hi2c->XferSize--;
 810d47e:	b29b      	uxth	r3, r3
      hi2c->XferCount--;
 810d480:	8562      	strh	r2, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 810d482:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      hi2c->pBuffPtr++;
 810d484:	6261      	str	r1, [r4, #36]	; 0x24
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 810d486:	b292      	uxth	r2, r2
      hi2c->XferSize--;
 810d488:	8523      	strh	r3, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 810d48a:	2b00      	cmp	r3, #0
 810d48c:	d1e1      	bne.n	810d452 <HAL_I2C_Master_Receive+0x86>
 810d48e:	2a00      	cmp	r2, #0
 810d490:	d0df      	beq.n	810d452 <HAL_I2C_Master_Receive+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 810d492:	6822      	ldr	r2, [r4, #0]
 810d494:	e001      	b.n	810d49a <HAL_I2C_Master_Receive+0xce>
    if (Timeout != HAL_MAX_DELAY)
 810d496:	1c69      	adds	r1, r5, #1
 810d498:	d12e      	bne.n	810d4f8 <HAL_I2C_Master_Receive+0x12c>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 810d49a:	6993      	ldr	r3, [r2, #24]
 810d49c:	061b      	lsls	r3, r3, #24
 810d49e:	d5fa      	bpl.n	810d496 <HAL_I2C_Master_Receive+0xca>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 810d4a0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 810d4a2:	b29b      	uxth	r3, r3
 810d4a4:	2bff      	cmp	r3, #255	; 0xff
 810d4a6:	d948      	bls.n	810d53a <HAL_I2C_Master_Receive+0x16e>
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 810d4a8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 810d4ac:	22ff      	movs	r2, #255	; 0xff
 810d4ae:	4639      	mov	r1, r7
 810d4b0:	4620      	mov	r0, r4
          hi2c->XferSize = MAX_NBYTE_SIZE;
 810d4b2:	f8a4 9028 	strh.w	r9, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 810d4b6:	f8cd 8000 	str.w	r8, [sp]
 810d4ba:	f7ff fbf7 	bl	810ccac <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 810d4be:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 810d4c0:	4632      	mov	r2, r6
 810d4c2:	4629      	mov	r1, r5
    while (hi2c->XferCount > 0U)
 810d4c4:	b29b      	uxth	r3, r3
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 810d4c6:	4620      	mov	r0, r4
    while (hi2c->XferCount > 0U)
 810d4c8:	2b00      	cmp	r3, #0
 810d4ca:	d1c9      	bne.n	810d460 <HAL_I2C_Master_Receive+0x94>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 810d4cc:	f7ff fd22 	bl	810cf14 <I2C_WaitOnSTOPFlagUntilTimeout>
 810d4d0:	2800      	cmp	r0, #0
 810d4d2:	d13f      	bne.n	810d554 <HAL_I2C_Master_Receive+0x188>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 810d4d4:	6823      	ldr	r3, [r4, #0]
 810d4d6:	2120      	movs	r1, #32
    I2C_RESET_CR2(hi2c);
 810d4d8:	4d21      	ldr	r5, [pc, #132]	; (810d560 <HAL_I2C_Master_Receive+0x194>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 810d4da:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 810d4dc:	685a      	ldr	r2, [r3, #4]
 810d4de:	402a      	ands	r2, r5
 810d4e0:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 810d4e2:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 810d4e6:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 810d4ea:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 810d4ee:	e000      	b.n	810d4f2 <HAL_I2C_Master_Receive+0x126>
    return HAL_BUSY;
 810d4f0:	2002      	movs	r0, #2
}
 810d4f2:	b003      	add	sp, #12
 810d4f4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 810d4f8:	f7fb fe18 	bl	810912c <HAL_GetTick>
 810d4fc:	1b80      	subs	r0, r0, r6
 810d4fe:	4285      	cmp	r5, r0
 810d500:	d301      	bcc.n	810d506 <HAL_I2C_Master_Receive+0x13a>
 810d502:	2d00      	cmp	r5, #0
 810d504:	d1c5      	bne.n	810d492 <HAL_I2C_Master_Receive+0xc6>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 810d506:	6c63      	ldr	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 810d508:	2120      	movs	r1, #32
        hi2c->Mode = HAL_I2C_MODE_NONE;
 810d50a:	2200      	movs	r2, #0
          return HAL_ERROR;
 810d50c:	2001      	movs	r0, #1
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 810d50e:	430b      	orrs	r3, r1
        __HAL_UNLOCK(hi2c);
 810d510:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 810d514:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 810d516:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 810d51a:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
}
 810d51e:	b003      	add	sp, #12
 810d520:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      hi2c->XferSize = MAX_NBYTE_SIZE;
 810d524:	22ff      	movs	r2, #255	; 0xff
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 810d526:	4b0d      	ldr	r3, [pc, #52]	; (810d55c <HAL_I2C_Master_Receive+0x190>)
 810d528:	4639      	mov	r1, r7
 810d52a:	4620      	mov	r0, r4
      hi2c->XferSize = MAX_NBYTE_SIZE;
 810d52c:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 810d52e:	9300      	str	r3, [sp, #0]
 810d530:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 810d534:	f7ff fbba 	bl	810ccac <I2C_TransferConfig>
 810d538:	e787      	b.n	810d44a <HAL_I2C_Master_Receive+0x7e>
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 810d53a:	f8cd 8000 	str.w	r8, [sp]
 810d53e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
          hi2c->XferSize = hi2c->XferCount;
 810d542:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 810d544:	4639      	mov	r1, r7
 810d546:	4620      	mov	r0, r4
          hi2c->XferSize = hi2c->XferCount;
 810d548:	b292      	uxth	r2, r2
 810d54a:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 810d54c:	b2d2      	uxtb	r2, r2
 810d54e:	f7ff fbad 	bl	810ccac <I2C_TransferConfig>
 810d552:	e77e      	b.n	810d452 <HAL_I2C_Master_Receive+0x86>
        return HAL_ERROR;
 810d554:	2001      	movs	r0, #1
}
 810d556:	b003      	add	sp, #12
 810d558:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 810d55c:	80002400 	.word	0x80002400
 810d560:	fe00e800 	.word	0xfe00e800

0810d564 <HAL_I2C_Mem_Read>:
{
 810d564:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810d568:	461f      	mov	r7, r3
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 810d56a:	3b01      	subs	r3, #1
{
 810d56c:	b083      	sub	sp, #12
 810d56e:	4605      	mov	r5, r0
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 810d570:	2b01      	cmp	r3, #1
{
 810d572:	4688      	mov	r8, r1
 810d574:	4691      	mov	r9, r2
 810d576:	f8bd a034 	ldrh.w	sl, [sp, #52]	; 0x34
 810d57a:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 810d57c:	d904      	bls.n	810d588 <HAL_I2C_Mem_Read+0x24>
 810d57e:	f640 11d4 	movw	r1, #2516	; 0x9d4
 810d582:	486e      	ldr	r0, [pc, #440]	; (810d73c <HAL_I2C_Mem_Read+0x1d8>)
 810d584:	f7f8 f974 	bl	8105870 <assert_failed>
  if (hi2c->State == HAL_I2C_STATE_READY)
 810d588:	f895 3041 	ldrb.w	r3, [r5, #65]	; 0x41
 810d58c:	2b20      	cmp	r3, #32
 810d58e:	d17f      	bne.n	810d690 <HAL_I2C_Mem_Read+0x12c>
    if ((pData == NULL) || (Size == 0U))
 810d590:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 810d592:	2b00      	cmp	r3, #0
 810d594:	d075      	beq.n	810d682 <HAL_I2C_Mem_Read+0x11e>
 810d596:	f1ba 0f00 	cmp.w	sl, #0
 810d59a:	d072      	beq.n	810d682 <HAL_I2C_Mem_Read+0x11e>
    __HAL_LOCK(hi2c);
 810d59c:	f895 3040 	ldrb.w	r3, [r5, #64]	; 0x40
 810d5a0:	2b01      	cmp	r3, #1
 810d5a2:	d075      	beq.n	810d690 <HAL_I2C_Mem_Read+0x12c>
 810d5a4:	2301      	movs	r3, #1
 810d5a6:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
    tickstart = HAL_GetTick();
 810d5aa:	f7fb fdbf 	bl	810912c <HAL_GetTick>
 810d5ae:	4606      	mov	r6, r0
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 810d5b0:	e004      	b.n	810d5bc <HAL_I2C_Mem_Read+0x58>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 810d5b2:	f7fb fdbb 	bl	810912c <HAL_GetTick>
 810d5b6:	1b80      	subs	r0, r0, r6
 810d5b8:	2819      	cmp	r0, #25
 810d5ba:	d874      	bhi.n	810d6a6 <HAL_I2C_Mem_Read+0x142>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 810d5bc:	682b      	ldr	r3, [r5, #0]
 810d5be:	699b      	ldr	r3, [r3, #24]
 810d5c0:	f413 4b00 	ands.w	fp, r3, #32768	; 0x8000
 810d5c4:	d1f5      	bne.n	810d5b2 <HAL_I2C_Mem_Read+0x4e>
    hi2c->pBuffPtr  = pData;
 810d5c6:	990c      	ldr	r1, [sp, #48]	; 0x30
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 810d5c8:	463b      	mov	r3, r7
    hi2c->XferISR   = NULL;
 810d5ca:	f8c5 b034 	str.w	fp, [r5, #52]	; 0x34
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 810d5ce:	464a      	mov	r2, r9
    hi2c->pBuffPtr  = pData;
 810d5d0:	6269      	str	r1, [r5, #36]	; 0x24
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 810d5d2:	2122      	movs	r1, #34	; 0x22
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 810d5d4:	4628      	mov	r0, r5
 810d5d6:	e9cd 4600 	strd	r4, r6, [sp]
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 810d5da:	f885 1041 	strb.w	r1, [r5, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 810d5de:	2140      	movs	r1, #64	; 0x40
 810d5e0:	f885 1042 	strb.w	r1, [r5, #66]	; 0x42
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 810d5e4:	4641      	mov	r1, r8
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 810d5e6:	f8c5 b044 	str.w	fp, [r5, #68]	; 0x44
    hi2c->XferCount = Size;
 810d5ea:	f8a5 a02a 	strh.w	sl, [r5, #42]	; 0x2a
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 810d5ee:	f7ff fd01 	bl	810cff4 <I2C_RequestMemoryRead>
 810d5f2:	2800      	cmp	r0, #0
 810d5f4:	f040 8083 	bne.w	810d6fe <HAL_I2C_Mem_Read+0x19a>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 810d5f8:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
 810d5fa:	b29b      	uxth	r3, r3
 810d5fc:	2bff      	cmp	r3, #255	; 0xff
 810d5fe:	f240 808e 	bls.w	810d71e <HAL_I2C_Mem_Read+0x1ba>
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 810d602:	4b4f      	ldr	r3, [pc, #316]	; (810d740 <HAL_I2C_Mem_Read+0x1dc>)
      hi2c->XferSize = MAX_NBYTE_SIZE;
 810d604:	22ff      	movs	r2, #255	; 0xff
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 810d606:	4641      	mov	r1, r8
 810d608:	4628      	mov	r0, r5
      hi2c->XferSize = MAX_NBYTE_SIZE;
 810d60a:	852a      	strh	r2, [r5, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 810d60c:	9300      	str	r3, [sp, #0]
 810d60e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 810d612:	f7ff fb4b 	bl	810ccac <I2C_TransferConfig>
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 810d616:	2700      	movs	r7, #0
          hi2c->XferSize = MAX_NBYTE_SIZE;
 810d618:	f04f 09ff 	mov.w	r9, #255	; 0xff
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 810d61c:	682a      	ldr	r2, [r5, #0]
 810d61e:	e001      	b.n	810d624 <HAL_I2C_Mem_Read+0xc0>
    if (Timeout != HAL_MAX_DELAY)
 810d620:	1c63      	adds	r3, r4, #1
 810d622:	d139      	bne.n	810d698 <HAL_I2C_Mem_Read+0x134>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 810d624:	6993      	ldr	r3, [r2, #24]
 810d626:	0758      	lsls	r0, r3, #29
 810d628:	d5fa      	bpl.n	810d620 <HAL_I2C_Mem_Read+0xbc>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 810d62a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 810d62c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 810d62e:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 810d630:	8d6a      	ldrh	r2, [r5, #42]	; 0x2a
      hi2c->XferSize--;
 810d632:	8d2b      	ldrh	r3, [r5, #40]	; 0x28
      hi2c->XferCount--;
 810d634:	3a01      	subs	r2, #1
      hi2c->pBuffPtr++;
 810d636:	6a69      	ldr	r1, [r5, #36]	; 0x24
      hi2c->XferSize--;
 810d638:	3b01      	subs	r3, #1
      hi2c->XferCount--;
 810d63a:	b292      	uxth	r2, r2
      hi2c->pBuffPtr++;
 810d63c:	3101      	adds	r1, #1
      hi2c->XferSize--;
 810d63e:	b29b      	uxth	r3, r3
      hi2c->XferCount--;
 810d640:	856a      	strh	r2, [r5, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 810d642:	8d6a      	ldrh	r2, [r5, #42]	; 0x2a
      hi2c->pBuffPtr++;
 810d644:	6269      	str	r1, [r5, #36]	; 0x24
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 810d646:	b292      	uxth	r2, r2
      hi2c->XferSize--;
 810d648:	852b      	strh	r3, [r5, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 810d64a:	b90b      	cbnz	r3, 810d650 <HAL_I2C_Mem_Read+0xec>
 810d64c:	2a00      	cmp	r2, #0
 810d64e:	d140      	bne.n	810d6d2 <HAL_I2C_Mem_Read+0x16e>
    } while (hi2c->XferCount > 0U);
 810d650:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
 810d652:	b29b      	uxth	r3, r3
 810d654:	2b00      	cmp	r3, #0
 810d656:	d1e1      	bne.n	810d61c <HAL_I2C_Mem_Read+0xb8>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 810d658:	4632      	mov	r2, r6
 810d65a:	4621      	mov	r1, r4
 810d65c:	4628      	mov	r0, r5
 810d65e:	f7ff fc59 	bl	810cf14 <I2C_WaitOnSTOPFlagUntilTimeout>
 810d662:	2800      	cmp	r0, #0
 810d664:	d168      	bne.n	810d738 <HAL_I2C_Mem_Read+0x1d4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 810d666:	682b      	ldr	r3, [r5, #0]
 810d668:	2120      	movs	r1, #32
    I2C_RESET_CR2(hi2c);
 810d66a:	4c36      	ldr	r4, [pc, #216]	; (810d744 <HAL_I2C_Mem_Read+0x1e0>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 810d66c:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 810d66e:	685a      	ldr	r2, [r3, #4]
 810d670:	4022      	ands	r2, r4
 810d672:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 810d674:	f885 1041 	strb.w	r1, [r5, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 810d678:	f885 0040 	strb.w	r0, [r5, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 810d67c:	f885 0042 	strb.w	r0, [r5, #66]	; 0x42
    return HAL_OK;
 810d680:	e003      	b.n	810d68a <HAL_I2C_Mem_Read+0x126>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 810d682:	f44f 7300 	mov.w	r3, #512	; 0x200
      return  HAL_ERROR;
 810d686:	2001      	movs	r0, #1
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 810d688:	646b      	str	r3, [r5, #68]	; 0x44
}
 810d68a:	b003      	add	sp, #12
 810d68c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return HAL_BUSY;
 810d690:	2002      	movs	r0, #2
}
 810d692:	b003      	add	sp, #12
 810d694:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 810d698:	f7fb fd48 	bl	810912c <HAL_GetTick>
 810d69c:	1b80      	subs	r0, r0, r6
 810d69e:	4284      	cmp	r4, r0
 810d6a0:	d301      	bcc.n	810d6a6 <HAL_I2C_Mem_Read+0x142>
 810d6a2:	2c00      	cmp	r4, #0
 810d6a4:	d1ba      	bne.n	810d61c <HAL_I2C_Mem_Read+0xb8>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 810d6a6:	6c6b      	ldr	r3, [r5, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 810d6a8:	2120      	movs	r1, #32
        hi2c->Mode = HAL_I2C_MODE_NONE;
 810d6aa:	2200      	movs	r2, #0
          return HAL_ERROR;
 810d6ac:	2001      	movs	r0, #1
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 810d6ae:	430b      	orrs	r3, r1
        __HAL_UNLOCK(hi2c);
 810d6b0:	f885 2040 	strb.w	r2, [r5, #64]	; 0x40
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 810d6b4:	646b      	str	r3, [r5, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 810d6b6:	f885 1041 	strb.w	r1, [r5, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 810d6ba:	f885 2042 	strb.w	r2, [r5, #66]	; 0x42
}
 810d6be:	b003      	add	sp, #12
 810d6c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 810d6c4:	f7fb fd32 	bl	810912c <HAL_GetTick>
 810d6c8:	1b80      	subs	r0, r0, r6
 810d6ca:	4284      	cmp	r4, r0
 810d6cc:	d3eb      	bcc.n	810d6a6 <HAL_I2C_Mem_Read+0x142>
 810d6ce:	2c00      	cmp	r4, #0
 810d6d0:	d0e9      	beq.n	810d6a6 <HAL_I2C_Mem_Read+0x142>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 810d6d2:	682a      	ldr	r2, [r5, #0]
 810d6d4:	e001      	b.n	810d6da <HAL_I2C_Mem_Read+0x176>
    if (Timeout != HAL_MAX_DELAY)
 810d6d6:	1c61      	adds	r1, r4, #1
 810d6d8:	d1f4      	bne.n	810d6c4 <HAL_I2C_Mem_Read+0x160>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 810d6da:	6993      	ldr	r3, [r2, #24]
 810d6dc:	061b      	lsls	r3, r3, #24
 810d6de:	d5fa      	bpl.n	810d6d6 <HAL_I2C_Mem_Read+0x172>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 810d6e0:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
 810d6e2:	b29b      	uxth	r3, r3
 810d6e4:	2bff      	cmp	r3, #255	; 0xff
 810d6e6:	d90e      	bls.n	810d706 <HAL_I2C_Mem_Read+0x1a2>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 810d6e8:	f8a5 9028 	strh.w	r9, [r5, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 810d6ec:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 810d6f0:	22ff      	movs	r2, #255	; 0xff
 810d6f2:	4641      	mov	r1, r8
 810d6f4:	4628      	mov	r0, r5
 810d6f6:	9700      	str	r7, [sp, #0]
 810d6f8:	f7ff fad8 	bl	810ccac <I2C_TransferConfig>
 810d6fc:	e7a8      	b.n	810d650 <HAL_I2C_Mem_Read+0xec>
      return HAL_ERROR;
 810d6fe:	2001      	movs	r0, #1
      __HAL_UNLOCK(hi2c);
 810d700:	f885 b040 	strb.w	fp, [r5, #64]	; 0x40
      return HAL_ERROR;
 810d704:	e7c1      	b.n	810d68a <HAL_I2C_Mem_Read+0x126>
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 810d706:	9700      	str	r7, [sp, #0]
 810d708:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
          hi2c->XferSize = hi2c->XferCount;
 810d70c:	8d6a      	ldrh	r2, [r5, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 810d70e:	4641      	mov	r1, r8
 810d710:	4628      	mov	r0, r5
          hi2c->XferSize = hi2c->XferCount;
 810d712:	b292      	uxth	r2, r2
 810d714:	852a      	strh	r2, [r5, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 810d716:	b2d2      	uxtb	r2, r2
 810d718:	f7ff fac8 	bl	810ccac <I2C_TransferConfig>
 810d71c:	e798      	b.n	810d650 <HAL_I2C_Mem_Read+0xec>
      hi2c->XferSize = hi2c->XferCount;
 810d71e:	8d6a      	ldrh	r2, [r5, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 810d720:	4641      	mov	r1, r8
 810d722:	4b07      	ldr	r3, [pc, #28]	; (810d740 <HAL_I2C_Mem_Read+0x1dc>)
 810d724:	4628      	mov	r0, r5
      hi2c->XferSize = hi2c->XferCount;
 810d726:	b292      	uxth	r2, r2
 810d728:	852a      	strh	r2, [r5, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 810d72a:	b2d2      	uxtb	r2, r2
 810d72c:	9300      	str	r3, [sp, #0]
 810d72e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 810d732:	f7ff fabb 	bl	810ccac <I2C_TransferConfig>
 810d736:	e76e      	b.n	810d616 <HAL_I2C_Mem_Read+0xb2>
      return HAL_ERROR;
 810d738:	2001      	movs	r0, #1
 810d73a:	e7a6      	b.n	810d68a <HAL_I2C_Mem_Read+0x126>
 810d73c:	0812df08 	.word	0x0812df08
 810d740:	80002400 	.word	0x80002400
 810d744:	fe00e800 	.word	0xfe00e800

0810d748 <HAL_I2CEx_ConfigAnalogFilter>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 810d748:	4b23      	ldr	r3, [pc, #140]	; (810d7d8 <HAL_I2CEx_ConfigAnalogFilter+0x90>)
 810d74a:	6802      	ldr	r2, [r0, #0]
{
 810d74c:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 810d74e:	4d23      	ldr	r5, [pc, #140]	; (810d7dc <HAL_I2CEx_ConfigAnalogFilter+0x94>)
{
 810d750:	4604      	mov	r4, r0
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 810d752:	4e23      	ldr	r6, [pc, #140]	; (810d7e0 <HAL_I2CEx_ConfigAnalogFilter+0x98>)
 810d754:	429a      	cmp	r2, r3
 810d756:	bf18      	it	ne
 810d758:	42aa      	cmpne	r2, r5
{
 810d75a:	460d      	mov	r5, r1
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 810d75c:	bf14      	ite	ne
 810d75e:	2301      	movne	r3, #1
 810d760:	2300      	moveq	r3, #0
 810d762:	42b2      	cmp	r2, r6
 810d764:	bf0c      	ite	eq
 810d766:	2300      	moveq	r3, #0
 810d768:	f003 0301 	andne.w	r3, r3, #1
 810d76c:	b113      	cbz	r3, 810d774 <HAL_I2CEx_ConfigAnalogFilter+0x2c>
 810d76e:	4b1d      	ldr	r3, [pc, #116]	; (810d7e4 <HAL_I2CEx_ConfigAnalogFilter+0x9c>)
 810d770:	429a      	cmp	r2, r3
 810d772:	d12c      	bne.n	810d7ce <HAL_I2CEx_ConfigAnalogFilter+0x86>
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));
 810d774:	f435 5380 	bics.w	r3, r5, #4096	; 0x1000
 810d778:	d124      	bne.n	810d7c4 <HAL_I2CEx_ConfigAnalogFilter+0x7c>

  if (hi2c->State == HAL_I2C_STATE_READY)
 810d77a:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 810d77e:	2b20      	cmp	r3, #32
 810d780:	b2de      	uxtb	r6, r3
 810d782:	d11d      	bne.n	810d7c0 <HAL_I2CEx_ConfigAnalogFilter+0x78>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 810d784:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 810d788:	2b01      	cmp	r3, #1
 810d78a:	d019      	beq.n	810d7c0 <HAL_I2CEx_ConfigAnalogFilter+0x78>

    hi2c->State = HAL_I2C_STATE_BUSY;

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 810d78c:	6823      	ldr	r3, [r4, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 810d78e:	2224      	movs	r2, #36	; 0x24
 810d790:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
    __HAL_I2C_DISABLE(hi2c);
 810d794:	681a      	ldr	r2, [r3, #0]
 810d796:	f022 0201 	bic.w	r2, r2, #1
 810d79a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 810d79c:	681a      	ldr	r2, [r3, #0]
 810d79e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 810d7a2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 810d7a4:	6819      	ldr	r1, [r3, #0]
 810d7a6:	430d      	orrs	r5, r1
    __HAL_I2C_ENABLE(hi2c);

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 810d7a8:	2100      	movs	r1, #0
    hi2c->Instance->CR1 |= AnalogFilter;
 810d7aa:	601d      	str	r5, [r3, #0]

    return HAL_OK;
 810d7ac:	4608      	mov	r0, r1
    __HAL_I2C_ENABLE(hi2c);
 810d7ae:	681a      	ldr	r2, [r3, #0]
 810d7b0:	f042 0201 	orr.w	r2, r2, #1
 810d7b4:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 810d7b6:	f884 6041 	strb.w	r6, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 810d7ba:	f884 1040 	strb.w	r1, [r4, #64]	; 0x40
  }
  else
  {
    return HAL_BUSY;
  }
}
 810d7be:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_BUSY;
 810d7c0:	2002      	movs	r0, #2
}
 810d7c2:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));
 810d7c4:	215f      	movs	r1, #95	; 0x5f
 810d7c6:	4808      	ldr	r0, [pc, #32]	; (810d7e8 <HAL_I2CEx_ConfigAnalogFilter+0xa0>)
 810d7c8:	f7f8 f852 	bl	8105870 <assert_failed>
 810d7cc:	e7d5      	b.n	810d77a <HAL_I2CEx_ConfigAnalogFilter+0x32>
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 810d7ce:	215e      	movs	r1, #94	; 0x5e
 810d7d0:	4805      	ldr	r0, [pc, #20]	; (810d7e8 <HAL_I2CEx_ConfigAnalogFilter+0xa0>)
 810d7d2:	f7f8 f84d 	bl	8105870 <assert_failed>
 810d7d6:	e7cd      	b.n	810d774 <HAL_I2CEx_ConfigAnalogFilter+0x2c>
 810d7d8:	40005400 	.word	0x40005400
 810d7dc:	40005800 	.word	0x40005800
 810d7e0:	40005c00 	.word	0x40005c00
 810d7e4:	40006000 	.word	0x40006000
 810d7e8:	0812df40 	.word	0x0812df40

0810d7ec <HAL_I2CEx_ConfigDigitalFilter>:
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
  uint32_t tmpreg;

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 810d7ec:	4b22      	ldr	r3, [pc, #136]	; (810d878 <HAL_I2CEx_ConfigDigitalFilter+0x8c>)
 810d7ee:	6802      	ldr	r2, [r0, #0]
{
 810d7f0:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 810d7f2:	4d22      	ldr	r5, [pc, #136]	; (810d87c <HAL_I2CEx_ConfigDigitalFilter+0x90>)
{
 810d7f4:	4604      	mov	r4, r0
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 810d7f6:	4e22      	ldr	r6, [pc, #136]	; (810d880 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 810d7f8:	429a      	cmp	r2, r3
 810d7fa:	bf18      	it	ne
 810d7fc:	42aa      	cmpne	r2, r5
{
 810d7fe:	460d      	mov	r5, r1
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 810d800:	bf14      	ite	ne
 810d802:	2301      	movne	r3, #1
 810d804:	2300      	moveq	r3, #0
 810d806:	42b2      	cmp	r2, r6
 810d808:	bf0c      	ite	eq
 810d80a:	2300      	moveq	r3, #0
 810d80c:	f003 0301 	andne.w	r3, r3, #1
 810d810:	b113      	cbz	r3, 810d818 <HAL_I2CEx_ConfigDigitalFilter+0x2c>
 810d812:	4b1c      	ldr	r3, [pc, #112]	; (810d884 <HAL_I2CEx_ConfigDigitalFilter+0x98>)
 810d814:	429a      	cmp	r2, r3
 810d816:	d12a      	bne.n	810d86e <HAL_I2CEx_ConfigDigitalFilter+0x82>
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));
 810d818:	2d0f      	cmp	r5, #15
 810d81a:	d823      	bhi.n	810d864 <HAL_I2CEx_ConfigDigitalFilter+0x78>

  if (hi2c->State == HAL_I2C_STATE_READY)
 810d81c:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 810d820:	2b20      	cmp	r3, #32
 810d822:	b2de      	uxtb	r6, r3
 810d824:	d11c      	bne.n	810d860 <HAL_I2CEx_ConfigDigitalFilter+0x74>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 810d826:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 810d82a:	2b01      	cmp	r3, #1
 810d82c:	d018      	beq.n	810d860 <HAL_I2CEx_ConfigDigitalFilter+0x74>

    hi2c->State = HAL_I2C_STATE_BUSY;

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 810d82e:	6823      	ldr	r3, [r4, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 810d830:	2224      	movs	r2, #36	; 0x24
 810d832:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
    __HAL_I2C_DISABLE(hi2c);
 810d836:	681a      	ldr	r2, [r3, #0]
 810d838:	f022 0201 	bic.w	r2, r2, #1
 810d83c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 810d83e:	6819      	ldr	r1, [r3, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 810d840:	f421 6170 	bic.w	r1, r1, #3840	; 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 810d844:	ea41 2505 	orr.w	r5, r1, r5, lsl #8
    __HAL_I2C_ENABLE(hi2c);

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 810d848:	2100      	movs	r1, #0
    hi2c->Instance->CR1 = tmpreg;
 810d84a:	601d      	str	r5, [r3, #0]

    return HAL_OK;
 810d84c:	4608      	mov	r0, r1
    __HAL_I2C_ENABLE(hi2c);
 810d84e:	681a      	ldr	r2, [r3, #0]
 810d850:	f042 0201 	orr.w	r2, r2, #1
 810d854:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 810d856:	f884 6041 	strb.w	r6, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 810d85a:	f884 1040 	strb.w	r1, [r4, #64]	; 0x40
  }
  else
  {
    return HAL_BUSY;
  }
}
 810d85e:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_BUSY;
 810d860:	2002      	movs	r0, #2
}
 810d862:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));
 810d864:	218d      	movs	r1, #141	; 0x8d
 810d866:	4808      	ldr	r0, [pc, #32]	; (810d888 <HAL_I2CEx_ConfigDigitalFilter+0x9c>)
 810d868:	f7f8 f802 	bl	8105870 <assert_failed>
 810d86c:	e7d6      	b.n	810d81c <HAL_I2CEx_ConfigDigitalFilter+0x30>
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 810d86e:	218c      	movs	r1, #140	; 0x8c
 810d870:	4805      	ldr	r0, [pc, #20]	; (810d888 <HAL_I2CEx_ConfigDigitalFilter+0x9c>)
 810d872:	f7f7 fffd 	bl	8105870 <assert_failed>
 810d876:	e7cf      	b.n	810d818 <HAL_I2CEx_ConfigDigitalFilter+0x2c>
 810d878:	40005400 	.word	0x40005400
 810d87c:	40005800 	.word	0x40005800
 810d880:	40005c00 	.word	0x40005c00
 810d884:	40006000 	.word	0x40006000
 810d888:	0812df40 	.word	0x0812df40

0810d88c <HAL_IWDG_Init>:
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 810d88c:	2800      	cmp	r0, #0
 810d88e:	d04c      	beq.n	810d92a <HAL_IWDG_Init+0x9e>
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
 810d890:	6802      	ldr	r2, [r0, #0]
{
 810d892:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
 810d894:	4b26      	ldr	r3, [pc, #152]	; (810d930 <HAL_IWDG_Init+0xa4>)
 810d896:	4604      	mov	r4, r0
 810d898:	429a      	cmp	r2, r3
 810d89a:	d003      	beq.n	810d8a4 <HAL_IWDG_Init+0x18>
 810d89c:	21b5      	movs	r1, #181	; 0xb5
 810d89e:	4825      	ldr	r0, [pc, #148]	; (810d934 <HAL_IWDG_Init+0xa8>)
 810d8a0:	f7f7 ffe6 	bl	8105870 <assert_failed>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
 810d8a4:	6863      	ldr	r3, [r4, #4]
 810d8a6:	2b06      	cmp	r3, #6
 810d8a8:	d835      	bhi.n	810d916 <HAL_IWDG_Init+0x8a>
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
 810d8aa:	68a3      	ldr	r3, [r4, #8]
 810d8ac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 810d8b0:	d22c      	bcs.n	810d90c <HAL_IWDG_Init+0x80>
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));
 810d8b2:	68e3      	ldr	r3, [r4, #12]
 810d8b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 810d8b8:	d223      	bcs.n	810d902 <HAL_IWDG_Init+0x76>

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 810d8ba:	f64c 40cc 	movw	r0, #52428	; 0xcccc
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 810d8be:	68a2      	ldr	r2, [r4, #8]
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 810d8c0:	e9d4 3100 	ldrd	r3, r1, [r4]
  __HAL_IWDG_START(hiwdg);
 810d8c4:	6018      	str	r0, [r3, #0]
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 810d8c6:	f245 5055 	movw	r0, #21845	; 0x5555
 810d8ca:	6018      	str	r0, [r3, #0]
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 810d8cc:	6059      	str	r1, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 810d8ce:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 810d8d0:	f7fb fc2c 	bl	810912c <HAL_GetTick>

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 810d8d4:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 810d8d6:	4605      	mov	r5, r0
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 810d8d8:	68da      	ldr	r2, [r3, #12]
 810d8da:	0751      	lsls	r1, r2, #29
 810d8dc:	d00a      	beq.n	810d8f4 <HAL_IWDG_Init+0x68>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 810d8de:	f7fb fc25 	bl	810912c <HAL_GetTick>
 810d8e2:	1b43      	subs	r3, r0, r5
 810d8e4:	2b31      	cmp	r3, #49	; 0x31
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 810d8e6:	6823      	ldr	r3, [r4, #0]
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 810d8e8:	d9f6      	bls.n	810d8d8 <HAL_IWDG_Init+0x4c>
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 810d8ea:	68da      	ldr	r2, [r3, #12]
 810d8ec:	0752      	lsls	r2, r2, #29
 810d8ee:	d0f3      	beq.n	810d8d8 <HAL_IWDG_Init+0x4c>
      {
        return HAL_TIMEOUT;
 810d8f0:	2003      	movs	r0, #3
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
  }

  /* Return function status */
  return HAL_OK;
}
 810d8f2:	bd38      	pop	{r3, r4, r5, pc}
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 810d8f4:	6919      	ldr	r1, [r3, #16]
 810d8f6:	68e2      	ldr	r2, [r4, #12]
 810d8f8:	4291      	cmp	r1, r2
 810d8fa:	d011      	beq.n	810d920 <HAL_IWDG_Init+0x94>
  return HAL_OK;
 810d8fc:	2000      	movs	r0, #0
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 810d8fe:	611a      	str	r2, [r3, #16]
}
 810d900:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));
 810d902:	21b8      	movs	r1, #184	; 0xb8
 810d904:	480b      	ldr	r0, [pc, #44]	; (810d934 <HAL_IWDG_Init+0xa8>)
 810d906:	f7f7 ffb3 	bl	8105870 <assert_failed>
 810d90a:	e7d6      	b.n	810d8ba <HAL_IWDG_Init+0x2e>
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
 810d90c:	21b7      	movs	r1, #183	; 0xb7
 810d90e:	4809      	ldr	r0, [pc, #36]	; (810d934 <HAL_IWDG_Init+0xa8>)
 810d910:	f7f7 ffae 	bl	8105870 <assert_failed>
 810d914:	e7cd      	b.n	810d8b2 <HAL_IWDG_Init+0x26>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
 810d916:	21b6      	movs	r1, #182	; 0xb6
 810d918:	4806      	ldr	r0, [pc, #24]	; (810d934 <HAL_IWDG_Init+0xa8>)
 810d91a:	f7f7 ffa9 	bl	8105870 <assert_failed>
 810d91e:	e7c4      	b.n	810d8aa <HAL_IWDG_Init+0x1e>
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 810d920:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
  return HAL_OK;
 810d924:	2000      	movs	r0, #0
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 810d926:	601a      	str	r2, [r3, #0]
}
 810d928:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 810d92a:	2001      	movs	r0, #1
}
 810d92c:	4770      	bx	lr
 810d92e:	bf00      	nop
 810d930:	40003000 	.word	0x40003000
 810d934:	0812df7c 	.word	0x0812df7c

0810d938 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 810d938:	4603      	mov	r3, r0
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 810d93a:	f64a 22aa 	movw	r2, #43690	; 0xaaaa

  /* Return function status */
  return HAL_OK;
}
 810d93e:	2000      	movs	r0, #0
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 810d940:	681b      	ldr	r3, [r3, #0]
 810d942:	601a      	str	r2, [r3, #0]
}
 810d944:	4770      	bx	lr
 810d946:	bf00      	nop

0810d948 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 810d948:	b5f0      	push	{r4, r5, r6, r7, lr}
 810d94a:	b08b      	sub	sp, #44	; 0x2c
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 810d94c:	2800      	cmp	r0, #0
 810d94e:	f000 809d 	beq.w	810da8c <HAL_PCD_Init+0x144>
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));
 810d952:	6804      	ldr	r4, [r0, #0]
 810d954:	4605      	mov	r5, r0
 810d956:	f1b4 4fa0 	cmp.w	r4, #1342177280	; 0x50000000
 810d95a:	d003      	beq.n	810d964 <HAL_PCD_Init+0x1c>
 810d95c:	4b4f      	ldr	r3, [pc, #316]	; (810da9c <HAL_PCD_Init+0x154>)
 810d95e:	429c      	cmp	r4, r3
 810d960:	f040 8081 	bne.w	810da66 <HAL_PCD_Init+0x11e>

  USBx = hpcd->Instance;

  if (hpcd->State == HAL_PCD_STATE_RESET)
 810d964:	f895 33bd 	ldrb.w	r3, [r5, #957]	; 0x3bd
 810d968:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 810d96c:	2b00      	cmp	r3, #0
 810d96e:	f000 8086 	beq.w	810da7e <HAL_PCD_Init+0x136>
 810d972:	4620      	mov	r0, r4
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 810d974:	2303      	movs	r3, #3

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 810d976:	462e      	mov	r6, r5
 810d978:	1d2f      	adds	r7, r5, #4
  hpcd->State = HAL_PCD_STATE_BUSY;
 810d97a:	f885 33bd 	strb.w	r3, [r5, #957]	; 0x3bd
  if ((USBx->CID & (0x1U << 8)) == 0U)
 810d97e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 810d980:	466c      	mov	r4, sp
  if ((USBx->CID & (0x1U << 8)) == 0U)
 810d982:	f413 7380 	ands.w	r3, r3, #256	; 0x100
    hpcd->Init.dma_enable = 0U;
 810d986:	bf08      	it	eq
 810d988:	612b      	streq	r3, [r5, #16]
  __HAL_PCD_DISABLE(hpcd);
 810d98a:	f006 fe87 	bl	811469c <USB_DisableGlobalInt>
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 810d98e:	f856 eb10 	ldr.w	lr, [r6], #16
 810d992:	46b4      	mov	ip, r6
 810d994:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 810d998:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 810d99a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 810d99e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 810d9a0:	e89c 0003 	ldmia.w	ip, {r0, r1}
 810d9a4:	e884 0003 	stmia.w	r4, {r0, r1}
 810d9a8:	4670      	mov	r0, lr
 810d9aa:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 810d9ae:	f006 fdb5 	bl	811451c <USB_CoreInit>
 810d9b2:	4604      	mov	r4, r0
 810d9b4:	b130      	cbz	r0, 810d9c4 <HAL_PCD_Init+0x7c>

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
    return HAL_ERROR;
 810d9b6:	2401      	movs	r4, #1
    hpcd->State = HAL_PCD_STATE_ERROR;
 810d9b8:	2302      	movs	r3, #2
  }

  (void)USB_DevDisconnect(hpcd->Instance);

  return HAL_OK;
}
 810d9ba:	4620      	mov	r0, r4
    hpcd->State = HAL_PCD_STATE_ERROR;
 810d9bc:	f885 33bd 	strb.w	r3, [r5, #957]	; 0x3bd
}
 810d9c0:	b00b      	add	sp, #44	; 0x2c
 810d9c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 810d9c4:	4601      	mov	r1, r0
 810d9c6:	6828      	ldr	r0, [r5, #0]
 810d9c8:	f006 fe70 	bl	81146ac <USB_SetCurrentMode>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 810d9cc:	6868      	ldr	r0, [r5, #4]
 810d9ce:	b358      	cbz	r0, 810da28 <HAL_PCD_Init+0xe0>
 810d9d0:	4622      	mov	r2, r4
    hpcd->IN_ep[i].is_in = 1U;
 810d9d2:	f04f 0e01 	mov.w	lr, #1
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 810d9d6:	4621      	mov	r1, r4
    hpcd->IN_ep[i].is_in = 1U;
 810d9d8:	ebc2 03c2 	rsb	r3, r2, r2, lsl #3
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 810d9dc:	f102 0c01 	add.w	ip, r2, #1
    hpcd->IN_ep[i].is_in = 1U;
 810d9e0:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    hpcd->IN_ep[i].num = i;
 810d9e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    hpcd->IN_ep[i].tx_fifo_num = i;
 810d9e8:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 810d9ec:	fa5f f28c 	uxtb.w	r2, ip
    hpcd->IN_ep[i].is_in = 1U;
 810d9f0:	f883 e03d 	strb.w	lr, [r3, #61]	; 0x3d
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 810d9f4:	4282      	cmp	r2, r0
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 810d9f6:	f883 103f 	strb.w	r1, [r3, #63]	; 0x3f
    hpcd->IN_ep[i].xfer_len = 0U;
 810d9fa:	6519      	str	r1, [r3, #80]	; 0x50
    hpcd->IN_ep[i].xfer_buff = 0U;
 810d9fc:	e9c3 1111 	strd	r1, r1, [r3, #68]	; 0x44
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 810da00:	d3ea      	bcc.n	810d9d8 <HAL_PCD_Init+0x90>
    hpcd->OUT_ep[i].is_in = 0U;
 810da02:	2200      	movs	r2, #0
 810da04:	ebc4 03c4 	rsb	r3, r4, r4, lsl #3
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 810da08:	1c61      	adds	r1, r4, #1
    hpcd->OUT_ep[i].is_in = 0U;
 810da0a:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    hpcd->OUT_ep[i].num = i;
 810da0e:	f883 41fc 	strb.w	r4, [r3, #508]	; 0x1fc
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 810da12:	b2cc      	uxtb	r4, r1
    hpcd->OUT_ep[i].is_in = 0U;
 810da14:	f883 21fd 	strb.w	r2, [r3, #509]	; 0x1fd
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 810da18:	4284      	cmp	r4, r0
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 810da1a:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
    hpcd->OUT_ep[i].xfer_len = 0U;
 810da1e:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
    hpcd->OUT_ep[i].xfer_buff = 0U;
 810da22:	e9c3 2281 	strd	r2, r2, [r3, #516]	; 0x204
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 810da26:	d3ed      	bcc.n	810da04 <HAL_PCD_Init+0xbc>
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 810da28:	466c      	mov	r4, sp
 810da2a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 810da2c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 810da2e:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 810da30:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 810da32:	e896 0003 	ldmia.w	r6, {r0, r1}
 810da36:	e884 0003 	stmia.w	r4, {r0, r1}
 810da3a:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 810da3e:	6828      	ldr	r0, [r5, #0]
 810da40:	f006 feb8 	bl	81147b4 <USB_DevInit>
 810da44:	4604      	mov	r4, r0
 810da46:	2800      	cmp	r0, #0
 810da48:	d1b5      	bne.n	810d9b6 <HAL_PCD_Init+0x6e>
  hpcd->State = HAL_PCD_STATE_READY;
 810da4a:	2201      	movs	r2, #1
  if (hpcd->Init.lpm_enable == 1U)
 810da4c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
  hpcd->USB_Address = 0U;
 810da4e:	f885 0038 	strb.w	r0, [r5, #56]	; 0x38
  if (hpcd->Init.lpm_enable == 1U)
 810da52:	4293      	cmp	r3, r2
  hpcd->State = HAL_PCD_STATE_READY;
 810da54:	f885 23bd 	strb.w	r2, [r5, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
 810da58:	d01c      	beq.n	810da94 <HAL_PCD_Init+0x14c>
  (void)USB_DevDisconnect(hpcd->Instance);
 810da5a:	6828      	ldr	r0, [r5, #0]
 810da5c:	f007 fa72 	bl	8114f44 <USB_DevDisconnect>
}
 810da60:	4620      	mov	r0, r4
 810da62:	b00b      	add	sp, #44	; 0x2c
 810da64:	bdf0      	pop	{r4, r5, r6, r7, pc}
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));
 810da66:	2187      	movs	r1, #135	; 0x87
 810da68:	480d      	ldr	r0, [pc, #52]	; (810daa0 <HAL_PCD_Init+0x158>)
 810da6a:	f7f7 ff01 	bl	8105870 <assert_failed>
  if (hpcd->State == HAL_PCD_STATE_RESET)
 810da6e:	f895 33bd 	ldrb.w	r3, [r5, #957]	; 0x3bd
  USBx = hpcd->Instance;
 810da72:	682c      	ldr	r4, [r5, #0]
  if (hpcd->State == HAL_PCD_STATE_RESET)
 810da74:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 810da78:	2b00      	cmp	r3, #0
 810da7a:	f47f af7a 	bne.w	810d972 <HAL_PCD_Init+0x2a>
    HAL_PCD_MspInit(hpcd);
 810da7e:	4628      	mov	r0, r5
    hpcd->Lock = HAL_UNLOCKED;
 810da80:	f885 23bc 	strb.w	r2, [r5, #956]	; 0x3bc
    HAL_PCD_MspInit(hpcd);
 810da84:	f017 f892 	bl	8124bac <HAL_PCD_MspInit>
  __HAL_PCD_DISABLE(hpcd);
 810da88:	6828      	ldr	r0, [r5, #0]
 810da8a:	e773      	b.n	810d974 <HAL_PCD_Init+0x2c>
    return HAL_ERROR;
 810da8c:	2401      	movs	r4, #1
}
 810da8e:	4620      	mov	r0, r4
 810da90:	b00b      	add	sp, #44	; 0x2c
 810da92:	bdf0      	pop	{r4, r5, r6, r7, pc}
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 810da94:	4628      	mov	r0, r5
 810da96:	f000 fcc7 	bl	810e428 <HAL_PCDEx_ActivateLPM>
 810da9a:	e7de      	b.n	810da5a <HAL_PCD_Init+0x112>
 810da9c:	40040000 	.word	0x40040000
 810daa0:	0812dfb8 	.word	0x0812dfb8

0810daa4 <HAL_PCD_Start>:
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
  __HAL_LOCK(hpcd);
 810daa4:	f890 33bc 	ldrb.w	r3, [r0, #956]	; 0x3bc
 810daa8:	2b01      	cmp	r3, #1
 810daaa:	d00f      	beq.n	810dacc <HAL_PCD_Start+0x28>
 810daac:	2301      	movs	r3, #1
{
 810daae:	b510      	push	{r4, lr}
 810dab0:	4604      	mov	r4, r0
  __HAL_PCD_ENABLE(hpcd);
 810dab2:	6800      	ldr	r0, [r0, #0]
  __HAL_LOCK(hpcd);
 810dab4:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  __HAL_PCD_ENABLE(hpcd);
 810dab8:	f006 fde8 	bl	811468c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 810dabc:	6820      	ldr	r0, [r4, #0]
 810dabe:	f007 fa31 	bl	8114f24 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 810dac2:	2300      	movs	r3, #0

  return HAL_OK;
 810dac4:	4618      	mov	r0, r3
  __HAL_UNLOCK(hpcd);
 810dac6:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
}
 810daca:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 810dacc:	2002      	movs	r0, #2
}
 810dace:	4770      	bx	lr

0810dad0 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 810dad0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 810dad4:	6807      	ldr	r7, [r0, #0]
{
 810dad6:	b089      	sub	sp, #36	; 0x24
 810dad8:	4604      	mov	r4, r0
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t temp;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 810dada:	4638      	mov	r0, r7
 810dadc:	f007 fa70 	bl	8114fc0 <USB_GetMode>
 810dae0:	b110      	cbz	r0, 810dae8 <HAL_PCD_IRQHandler+0x18>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
    }
  }
}
 810dae2:	b009      	add	sp, #36	; 0x24
 810dae4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 810dae8:	4683      	mov	fp, r0
 810daea:	6820      	ldr	r0, [r4, #0]
 810daec:	f007 fa3a 	bl	8114f64 <USB_ReadInterrupts>
 810daf0:	2800      	cmp	r0, #0
 810daf2:	d0f6      	beq.n	810dae2 <HAL_PCD_IRQHandler+0x12>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 810daf4:	6820      	ldr	r0, [r4, #0]
 810daf6:	f007 fa35 	bl	8114f64 <USB_ReadInterrupts>
 810dafa:	f010 0f02 	tst.w	r0, #2
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 810dafe:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 810db00:	d003      	beq.n	810db0a <HAL_PCD_IRQHandler+0x3a>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 810db02:	6943      	ldr	r3, [r0, #20]
 810db04:	f003 0302 	and.w	r3, r3, #2
 810db08:	6143      	str	r3, [r0, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 810db0a:	f007 fa2b 	bl	8114f64 <USB_ReadInterrupts>
 810db0e:	f010 0f10 	tst.w	r0, #16
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 810db12:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 810db14:	d012      	beq.n	810db3c <HAL_PCD_IRQHandler+0x6c>
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 810db16:	6983      	ldr	r3, [r0, #24]
 810db18:	f023 0310 	bic.w	r3, r3, #16
 810db1c:	6183      	str	r3, [r0, #24]
      temp = USBx->GRXSTSP;
 810db1e:	6a3d      	ldr	r5, [r7, #32]
      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 810db20:	f3c5 4343 	ubfx	r3, r5, #17, #4
      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 810db24:	f005 060f 	and.w	r6, r5, #15
      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 810db28:	2b02      	cmp	r3, #2
 810db2a:	f000 8253 	beq.w	810dfd4 <HAL_PCD_IRQHandler+0x504>
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 810db2e:	2b06      	cmp	r3, #6
 810db30:	f000 81b1 	beq.w	810de96 <HAL_PCD_IRQHandler+0x3c6>
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 810db34:	6983      	ldr	r3, [r0, #24]
 810db36:	f043 0310 	orr.w	r3, r3, #16
 810db3a:	6183      	str	r3, [r0, #24]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 810db3c:	f007 fa12 	bl	8114f64 <USB_ReadInterrupts>
 810db40:	f410 2f00 	tst.w	r0, #524288	; 0x80000
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 810db44:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 810db46:	f040 80cf 	bne.w	810dce8 <HAL_PCD_IRQHandler+0x218>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 810db4a:	f007 fa0b 	bl	8114f64 <USB_ReadInterrupts>
 810db4e:	f410 2f80 	tst.w	r0, #262144	; 0x40000
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 810db52:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 810db54:	d175      	bne.n	810dc42 <HAL_PCD_IRQHandler+0x172>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 810db56:	f007 fa05 	bl	8114f64 <USB_ReadInterrupts>
 810db5a:	2800      	cmp	r0, #0
 810db5c:	db5d      	blt.n	810dc1a <HAL_PCD_IRQHandler+0x14a>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 810db5e:	6820      	ldr	r0, [r4, #0]
 810db60:	f007 fa00 	bl	8114f64 <USB_ReadInterrupts>
 810db64:	0500      	lsls	r0, r0, #20
 810db66:	d44d      	bmi.n	810dc04 <HAL_PCD_IRQHandler+0x134>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 810db68:	6820      	ldr	r0, [r4, #0]
 810db6a:	f007 f9fb 	bl	8114f64 <USB_ReadInterrupts>
 810db6e:	0102      	lsls	r2, r0, #4
 810db70:	d514      	bpl.n	810db9c <HAL_PCD_IRQHandler+0xcc>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 810db72:	6822      	ldr	r2, [r4, #0]
 810db74:	6953      	ldr	r3, [r2, #20]
 810db76:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 810db7a:	6153      	str	r3, [r2, #20]
      if (hpcd->LPM_State == LPM_L0)
 810db7c:	f894 33f4 	ldrb.w	r3, [r4, #1012]	; 0x3f4
 810db80:	2b00      	cmp	r3, #0
 810db82:	f040 8172 	bne.w	810de6a <HAL_PCD_IRQHandler+0x39a>
        hpcd->LPM_State = LPM_L1;
 810db86:	2101      	movs	r1, #1
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 810db88:	4620      	mov	r0, r4
        hpcd->LPM_State = LPM_L1;
 810db8a:	f884 13f4 	strb.w	r1, [r4, #1012]	; 0x3f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 810db8e:	6d53      	ldr	r3, [r2, #84]	; 0x54
 810db90:	f3c3 0383 	ubfx	r3, r3, #2, #4
 810db94:	f8c4 33f8 	str.w	r3, [r4, #1016]	; 0x3f8
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 810db98:	f017 f976 	bl	8124e88 <HAL_PCDEx_LPM_Callback>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 810db9c:	6820      	ldr	r0, [r4, #0]
 810db9e:	f007 f9e1 	bl	8114f64 <USB_ReadInterrupts>
 810dba2:	04c3      	lsls	r3, r0, #19
 810dba4:	f100 8116 	bmi.w	810ddd4 <HAL_PCD_IRQHandler+0x304>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 810dba8:	6820      	ldr	r0, [r4, #0]
 810dbaa:	f007 f9db 	bl	8114f64 <USB_ReadInterrupts>
 810dbae:	f410 5f00 	tst.w	r0, #8192	; 0x2000
      (void)USB_ActivateSetup(hpcd->Instance);
 810dbb2:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 810dbb4:	f040 80f7 	bne.w	810dda6 <HAL_PCD_IRQHandler+0x2d6>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 810dbb8:	f007 f9d4 	bl	8114f64 <USB_ReadInterrupts>
 810dbbc:	0707      	lsls	r7, r0, #28
 810dbbe:	f100 80e9 	bmi.w	810dd94 <HAL_PCD_IRQHandler+0x2c4>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 810dbc2:	6820      	ldr	r0, [r4, #0]
 810dbc4:	f007 f9ce 	bl	8114f64 <USB_ReadInterrupts>
 810dbc8:	02c6      	lsls	r6, r0, #11
 810dbca:	f100 80d9 	bmi.w	810dd80 <HAL_PCD_IRQHandler+0x2b0>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 810dbce:	6820      	ldr	r0, [r4, #0]
 810dbd0:	f007 f9c8 	bl	8114f64 <USB_ReadInterrupts>
 810dbd4:	0285      	lsls	r5, r0, #10
 810dbd6:	f100 80c9 	bmi.w	810dd6c <HAL_PCD_IRQHandler+0x29c>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 810dbda:	6820      	ldr	r0, [r4, #0]
 810dbdc:	f007 f9c2 	bl	8114f64 <USB_ReadInterrupts>
 810dbe0:	0040      	lsls	r0, r0, #1
 810dbe2:	f100 80ba 	bmi.w	810dd5a <HAL_PCD_IRQHandler+0x28a>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 810dbe6:	6820      	ldr	r0, [r4, #0]
 810dbe8:	f007 f9bc 	bl	8114f64 <USB_ReadInterrupts>
 810dbec:	0741      	lsls	r1, r0, #29
 810dbee:	f57f af78 	bpl.w	810dae2 <HAL_PCD_IRQHandler+0x12>
      temp = hpcd->Instance->GOTGINT;
 810dbf2:	6823      	ldr	r3, [r4, #0]
 810dbf4:	685d      	ldr	r5, [r3, #4]
      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 810dbf6:	076a      	lsls	r2, r5, #29
 810dbf8:	f100 820d 	bmi.w	810e016 <HAL_PCD_IRQHandler+0x546>
      hpcd->Instance->GOTGINT |= temp;
 810dbfc:	685a      	ldr	r2, [r3, #4]
 810dbfe:	432a      	orrs	r2, r5
 810dc00:	605a      	str	r2, [r3, #4]
 810dc02:	e76e      	b.n	810dae2 <HAL_PCD_IRQHandler+0x12>
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 810dc04:	f8d7 3808 	ldr.w	r3, [r7, #2056]	; 0x808
 810dc08:	07d9      	lsls	r1, r3, #31
 810dc0a:	f100 8200 	bmi.w	810e00e <HAL_PCD_IRQHandler+0x53e>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 810dc0e:	6820      	ldr	r0, [r4, #0]
 810dc10:	6943      	ldr	r3, [r0, #20]
 810dc12:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 810dc16:	6143      	str	r3, [r0, #20]
 810dc18:	e7a7      	b.n	810db6a <HAL_PCD_IRQHandler+0x9a>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 810dc1a:	f8d7 2804 	ldr.w	r2, [r7, #2052]	; 0x804
 810dc1e:	f022 0201 	bic.w	r2, r2, #1
 810dc22:	f8c7 2804 	str.w	r2, [r7, #2052]	; 0x804
      if (hpcd->LPM_State == LPM_L1)
 810dc26:	f894 33f4 	ldrb.w	r3, [r4, #1012]	; 0x3f4
 810dc2a:	2b01      	cmp	r3, #1
 810dc2c:	f000 812c 	beq.w	810de88 <HAL_PCD_IRQHandler+0x3b8>
        HAL_PCD_ResumeCallback(hpcd);
 810dc30:	4620      	mov	r0, r4
 810dc32:	f017 f857 	bl	8124ce4 <HAL_PCD_ResumeCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 810dc36:	6820      	ldr	r0, [r4, #0]
 810dc38:	6943      	ldr	r3, [r0, #20]
 810dc3a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 810dc3e:	6143      	str	r3, [r0, #20]
 810dc40:	e78e      	b.n	810db60 <HAL_PCD_IRQHandler+0x90>
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 810dc42:	f007 f99b 	bl	8114f7c <USB_ReadDevAllInEpInterrupt>
      while (ep_intr != 0U)
 810dc46:	4680      	mov	r8, r0
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 810dc48:	6820      	ldr	r0, [r4, #0]
      while (ep_intr != 0U)
 810dc4a:	f1b8 0f00 	cmp.w	r8, #0
 810dc4e:	d082      	beq.n	810db56 <HAL_PCD_IRQHandler+0x86>
 810dc50:	4626      	mov	r6, r4
 810dc52:	f507 6910 	add.w	r9, r7, #2304	; 0x900
      epnum = 0U;
 810dc56:	f04f 0a00 	mov.w	sl, #0
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 810dc5a:	e9cd 7b03 	strd	r7, fp, [sp, #12]
 810dc5e:	e009      	b.n	810dc74 <HAL_PCD_IRQHandler+0x1a4>
      while (ep_intr != 0U)
 810dc60:	ea5f 0858 	movs.w	r8, r8, lsr #1
        epnum++;
 810dc64:	f10a 0a01 	add.w	sl, sl, #1
      while (ep_intr != 0U)
 810dc68:	f106 061c 	add.w	r6, r6, #28
 810dc6c:	f109 0920 	add.w	r9, r9, #32
 810dc70:	f000 8126 	beq.w	810dec0 <HAL_PCD_IRQHandler+0x3f0>
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 810dc74:	f018 0f01 	tst.w	r8, #1
 810dc78:	d0f2      	beq.n	810dc60 <HAL_PCD_IRQHandler+0x190>
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 810dc7a:	fa5f f78a 	uxtb.w	r7, sl
 810dc7e:	4639      	mov	r1, r7
 810dc80:	f007 f98e 	bl	8114fa0 <USB_ReadDevInEPInterrupt>
          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 810dc84:	07c3      	lsls	r3, r0, #31
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 810dc86:	4605      	mov	r5, r0
          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 810dc88:	d515      	bpl.n	810dcb6 <HAL_PCD_IRQHandler+0x1e6>
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 810dc8a:	9903      	ldr	r1, [sp, #12]
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 810dc8c:	f00a 030f 	and.w	r3, sl, #15
 810dc90:	2201      	movs	r2, #1
 810dc92:	409a      	lsls	r2, r3
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 810dc94:	f8d1 3834 	ldr.w	r3, [r1, #2100]	; 0x834
 810dc98:	ea23 0302 	bic.w	r3, r3, r2
 810dc9c:	f8c1 3834 	str.w	r3, [r1, #2100]	; 0x834
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 810dca0:	2301      	movs	r3, #1
            if (hpcd->Init.dma_enable == 1U)
 810dca2:	6921      	ldr	r1, [r4, #16]
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 810dca4:	f8c9 3008 	str.w	r3, [r9, #8]
            if (hpcd->Init.dma_enable == 1U)
 810dca8:	4299      	cmp	r1, r3
 810dcaa:	f000 81b9 	beq.w	810e020 <HAL_PCD_IRQHandler+0x550>
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 810dcae:	4639      	mov	r1, r7
 810dcb0:	4620      	mov	r0, r4
 810dcb2:	f016 ffdb 	bl	8124c6c <HAL_PCD_DataInStageCallback>
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 810dcb6:	0728      	lsls	r0, r5, #28
 810dcb8:	d502      	bpl.n	810dcc0 <HAL_PCD_IRQHandler+0x1f0>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 810dcba:	2308      	movs	r3, #8
 810dcbc:	f8c9 3008 	str.w	r3, [r9, #8]
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 810dcc0:	06e9      	lsls	r1, r5, #27
 810dcc2:	d502      	bpl.n	810dcca <HAL_PCD_IRQHandler+0x1fa>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 810dcc4:	2310      	movs	r3, #16
 810dcc6:	f8c9 3008 	str.w	r3, [r9, #8]
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 810dcca:	066a      	lsls	r2, r5, #25
 810dccc:	d502      	bpl.n	810dcd4 <HAL_PCD_IRQHandler+0x204>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 810dcce:	2340      	movs	r3, #64	; 0x40
 810dcd0:	f8c9 3008 	str.w	r3, [r9, #8]
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 810dcd4:	07ab      	lsls	r3, r5, #30
 810dcd6:	d502      	bpl.n	810dcde <HAL_PCD_IRQHandler+0x20e>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 810dcd8:	2302      	movs	r3, #2
 810dcda:	f8c9 3008 	str.w	r3, [r9, #8]
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 810dcde:	062d      	lsls	r5, r5, #24
 810dce0:	f100 80f1 	bmi.w	810dec6 <HAL_PCD_IRQHandler+0x3f6>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 810dce4:	6820      	ldr	r0, [r4, #0]
 810dce6:	e7bb      	b.n	810dc60 <HAL_PCD_IRQHandler+0x190>
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 810dce8:	f007 f940 	bl	8114f6c <USB_ReadDevAllOutEpInterrupt>
      while (ep_intr != 0U)
 810dcec:	4605      	mov	r5, r0
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 810dcee:	6820      	ldr	r0, [r4, #0]
      while (ep_intr != 0U)
 810dcf0:	2d00      	cmp	r5, #0
 810dcf2:	f43f af2a 	beq.w	810db4a <HAL_PCD_IRQHandler+0x7a>
 810dcf6:	f507 6630 	add.w	r6, r7, #2816	; 0xb00
 810dcfa:	46a2      	mov	sl, r4
      epnum = 0U;
 810dcfc:	f04f 0800 	mov.w	r8, #0
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 810dd00:	9703      	str	r7, [sp, #12]
 810dd02:	e008      	b.n	810dd16 <HAL_PCD_IRQHandler+0x246>
      while (ep_intr != 0U)
 810dd04:	086d      	lsrs	r5, r5, #1
        epnum++;
 810dd06:	f108 0801 	add.w	r8, r8, #1
      while (ep_intr != 0U)
 810dd0a:	f106 0620 	add.w	r6, r6, #32
 810dd0e:	f10a 0a1c 	add.w	sl, sl, #28
 810dd12:	f000 80d3 	beq.w	810debc <HAL_PCD_IRQHandler+0x3ec>
        if ((ep_intr & 0x1U) != 0U)
 810dd16:	07ef      	lsls	r7, r5, #31
 810dd18:	d5f4      	bpl.n	810dd04 <HAL_PCD_IRQHandler+0x234>
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 810dd1a:	fa5f f788 	uxtb.w	r7, r8
 810dd1e:	4639      	mov	r1, r7
 810dd20:	f007 f934 	bl	8114f8c <USB_ReadDevOutEPInterrupt>
 810dd24:	4681      	mov	r9, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 810dd26:	6820      	ldr	r0, [r4, #0]
          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 810dd28:	f019 0f01 	tst.w	r9, #1
 810dd2c:	f040 8135 	bne.w	810df9a <HAL_PCD_IRQHandler+0x4ca>
          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 810dd30:	f019 0f08 	tst.w	r9, #8
 810dd34:	f040 8119 	bne.w	810df6a <HAL_PCD_IRQHandler+0x49a>
          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 810dd38:	f019 0f10 	tst.w	r9, #16
 810dd3c:	d001      	beq.n	810dd42 <HAL_PCD_IRQHandler+0x272>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 810dd3e:	2310      	movs	r3, #16
 810dd40:	60b3      	str	r3, [r6, #8]
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 810dd42:	f019 0f20 	tst.w	r9, #32
 810dd46:	d001      	beq.n	810dd4c <HAL_PCD_IRQHandler+0x27c>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 810dd48:	2320      	movs	r3, #32
 810dd4a:	60b3      	str	r3, [r6, #8]
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 810dd4c:	f419 5f00 	tst.w	r9, #8192	; 0x2000
 810dd50:	d0d8      	beq.n	810dd04 <HAL_PCD_IRQHandler+0x234>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 810dd52:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 810dd56:	60b3      	str	r3, [r6, #8]
 810dd58:	e7d4      	b.n	810dd04 <HAL_PCD_IRQHandler+0x234>
      HAL_PCD_ConnectCallback(hpcd);
 810dd5a:	4620      	mov	r0, r4
 810dd5c:	f016 ffce 	bl	8124cfc <HAL_PCD_ConnectCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 810dd60:	6820      	ldr	r0, [r4, #0]
 810dd62:	6943      	ldr	r3, [r0, #20]
 810dd64:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 810dd68:	6143      	str	r3, [r0, #20]
 810dd6a:	e73d      	b.n	810dbe8 <HAL_PCD_IRQHandler+0x118>
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 810dd6c:	4620      	mov	r0, r4
 810dd6e:	2100      	movs	r1, #0
 810dd70:	f016 ffbc 	bl	8124cec <HAL_PCD_ISOOUTIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 810dd74:	6820      	ldr	r0, [r4, #0]
 810dd76:	6943      	ldr	r3, [r0, #20]
 810dd78:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 810dd7c:	6143      	str	r3, [r0, #20]
 810dd7e:	e72d      	b.n	810dbdc <HAL_PCD_IRQHandler+0x10c>
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 810dd80:	4620      	mov	r0, r4
 810dd82:	2100      	movs	r1, #0
 810dd84:	f016 ffb6 	bl	8124cf4 <HAL_PCD_ISOINIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 810dd88:	6820      	ldr	r0, [r4, #0]
 810dd8a:	6943      	ldr	r3, [r0, #20]
 810dd8c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 810dd90:	6143      	str	r3, [r0, #20]
 810dd92:	e71d      	b.n	810dbd0 <HAL_PCD_IRQHandler+0x100>
      HAL_PCD_SOFCallback(hpcd);
 810dd94:	4620      	mov	r0, r4
 810dd96:	f016 ff73 	bl	8124c80 <HAL_PCD_SOFCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 810dd9a:	6820      	ldr	r0, [r4, #0]
 810dd9c:	6943      	ldr	r3, [r0, #20]
 810dd9e:	f003 0308 	and.w	r3, r3, #8
 810dda2:	6143      	str	r3, [r0, #20]
 810dda4:	e70e      	b.n	810dbc4 <HAL_PCD_IRQHandler+0xf4>
      (void)USB_ActivateSetup(hpcd->Instance);
 810dda6:	f007 f90f 	bl	8114fc8 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 810ddaa:	6820      	ldr	r0, [r4, #0]
 810ddac:	f006 fdc0 	bl	8114930 <USB_GetDevSpeed>
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 810ddb0:	6825      	ldr	r5, [r4, #0]
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 810ddb2:	60e0      	str	r0, [r4, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 810ddb4:	f000 ff86 	bl	810ecc4 <HAL_RCC_GetHCLKFreq>
 810ddb8:	7b22      	ldrb	r2, [r4, #12]
 810ddba:	4601      	mov	r1, r0
 810ddbc:	4628      	mov	r0, r5
 810ddbe:	f006 fbeb 	bl	8114598 <USB_SetTurnaroundTime>
      HAL_PCD_ResetCallback(hpcd);
 810ddc2:	4620      	mov	r0, r4
 810ddc4:	f016 ff60 	bl	8124c88 <HAL_PCD_ResetCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 810ddc8:	6820      	ldr	r0, [r4, #0]
 810ddca:	6943      	ldr	r3, [r0, #20]
 810ddcc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 810ddd0:	6143      	str	r3, [r0, #20]
 810ddd2:	e6f1      	b.n	810dbb8 <HAL_PCD_IRQHandler+0xe8>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 810ddd4:	f8d7 3804 	ldr.w	r3, [r7, #2052]	; 0x804
 810ddd8:	f507 6500 	add.w	r5, r7, #2048	; 0x800
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 810dddc:	2110      	movs	r1, #16
 810ddde:	6820      	ldr	r0, [r4, #0]
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 810dde0:	f023 0301 	bic.w	r3, r3, #1
 810dde4:	606b      	str	r3, [r5, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 810dde6:	f006 fc97 	bl	8114718 <USB_FlushTxFifo>
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 810ddea:	6860      	ldr	r0, [r4, #4]
 810ddec:	b1e0      	cbz	r0, 810de28 <HAL_PCD_IRQHandler+0x358>
 810ddee:	f507 6310 	add.w	r3, r7, #2304	; 0x900
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 810ddf2:	f64f 317f 	movw	r1, #64383	; 0xfb7f
 810ddf6:	6099      	str	r1, [r3, #8]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 810ddf8:	f10b 0b01 	add.w	fp, fp, #1
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 810ddfc:	681a      	ldr	r2, [r3, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 810ddfe:	3320      	adds	r3, #32
 810de00:	4583      	cmp	fp, r0
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 810de02:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 810de06:	f843 2c20 	str.w	r2, [r3, #-32]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 810de0a:	f8c3 11e8 	str.w	r1, [r3, #488]	; 0x1e8
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 810de0e:	f8d3 21e0 	ldr.w	r2, [r3, #480]	; 0x1e0
 810de12:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 810de16:	f8c3 21e0 	str.w	r2, [r3, #480]	; 0x1e0
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 810de1a:	f8d3 21e0 	ldr.w	r2, [r3, #480]	; 0x1e0
 810de1e:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 810de22:	f8c3 21e0 	str.w	r2, [r3, #480]	; 0x1e0
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 810de26:	d1e6      	bne.n	810ddf6 <HAL_PCD_IRQHandler+0x326>
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 810de28:	69eb      	ldr	r3, [r5, #28]
      if (hpcd->Init.use_dedicated_ep1 != 0U)
 810de2a:	6b22      	ldr	r2, [r4, #48]	; 0x30
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 810de2c:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 810de30:	61eb      	str	r3, [r5, #28]
      if (hpcd->Init.use_dedicated_ep1 != 0U)
 810de32:	b9f2      	cbnz	r2, 810de72 <HAL_PCD_IRQHandler+0x3a2>
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 810de34:	696a      	ldr	r2, [r5, #20]
 810de36:	f242 032b 	movw	r3, #8235	; 0x202b
 810de3a:	4313      	orrs	r3, r2
 810de3c:	616b      	str	r3, [r5, #20]
        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 810de3e:	692b      	ldr	r3, [r5, #16]
 810de40:	f043 030b 	orr.w	r3, r3, #11
 810de44:	612b      	str	r3, [r5, #16]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 810de46:	f8d7 3800 	ldr.w	r3, [r7, #2048]	; 0x800
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 810de4a:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 810de4e:	7c21      	ldrb	r1, [r4, #16]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 810de50:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 810de54:	6820      	ldr	r0, [r4, #0]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 810de56:	f8c7 3800 	str.w	r3, [r7, #2048]	; 0x800
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 810de5a:	f007 f8cb 	bl	8114ff4 <USB_EP0_OutStart>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 810de5e:	6820      	ldr	r0, [r4, #0]
 810de60:	6943      	ldr	r3, [r0, #20]
 810de62:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 810de66:	6143      	str	r3, [r0, #20]
 810de68:	e69f      	b.n	810dbaa <HAL_PCD_IRQHandler+0xda>
        HAL_PCD_SuspendCallback(hpcd);
 810de6a:	4620      	mov	r0, r4
 810de6c:	f016 ff22 	bl	8124cb4 <HAL_PCD_SuspendCallback>
 810de70:	e694      	b.n	810db9c <HAL_PCD_IRQHandler+0xcc>
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 810de72:	f8d5 3084 	ldr.w	r3, [r5, #132]	; 0x84
 810de76:	f043 030b 	orr.w	r3, r3, #11
 810de7a:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 810de7e:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 810de80:	f043 030b 	orr.w	r3, r3, #11
 810de84:	646b      	str	r3, [r5, #68]	; 0x44
 810de86:	e7de      	b.n	810de46 <HAL_PCD_IRQHandler+0x376>
        hpcd->LPM_State = LPM_L0;
 810de88:	2100      	movs	r1, #0
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 810de8a:	4620      	mov	r0, r4
        hpcd->LPM_State = LPM_L0;
 810de8c:	f884 13f4 	strb.w	r1, [r4, #1012]	; 0x3f4
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 810de90:	f016 fffa 	bl	8124e88 <HAL_PCDEx_LPM_Callback>
 810de94:	e6cf      	b.n	810dc36 <HAL_PCD_IRQHandler+0x166>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 810de96:	ebc6 06c6 	rsb	r6, r6, r6, lsl #3
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 810de9a:	2208      	movs	r2, #8
 810de9c:	f504 7171 	add.w	r1, r4, #964	; 0x3c4
 810dea0:	4638      	mov	r0, r7
 810dea2:	f006 ffa9 	bl	8114df8 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 810dea6:	f3c5 130a 	ubfx	r3, r5, #4, #11
 810deaa:	eb04 0286 	add.w	r2, r4, r6, lsl #2
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 810deae:	6820      	ldr	r0, [r4, #0]
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 810deb0:	f8d2 1214 	ldr.w	r1, [r2, #532]	; 0x214
 810deb4:	440b      	add	r3, r1
 810deb6:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214
 810deba:	e63b      	b.n	810db34 <HAL_PCD_IRQHandler+0x64>
 810debc:	9f03      	ldr	r7, [sp, #12]
 810debe:	e644      	b.n	810db4a <HAL_PCD_IRQHandler+0x7a>
 810dec0:	e9dd 7b03 	ldrd	r7, fp, [sp, #12]
 810dec4:	e647      	b.n	810db56 <HAL_PCD_IRQHandler+0x86>
  if (ep->xfer_count > ep->xfer_len)
 810dec6:	e9d6 5314 	ldrd	r5, r3, [r6, #80]	; 0x50
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 810deca:	f8d4 b000 	ldr.w	fp, [r4]
  if (ep->xfer_count > ep->xfer_len)
 810dece:	42ab      	cmp	r3, r5
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 810ded0:	4658      	mov	r0, fp
  if (ep->xfer_count > ep->xfer_len)
 810ded2:	f63f aec5 	bhi.w	810dc60 <HAL_PCD_IRQHandler+0x190>
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 810ded6:	f50b 6210 	add.w	r2, fp, #2304	; 0x900
  len32b = (len + 3U) / 4U;
 810deda:	6c71      	ldr	r1, [r6, #68]	; 0x44
  uint32_t USBx_BASE = (uint32_t)USBx;
 810dedc:	f8cd b01c 	str.w	fp, [sp, #28]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 810dee0:	eb02 124a 	add.w	r2, r2, sl, lsl #5
 810dee4:	9205      	str	r2, [sp, #20]
  len = ep->xfer_len - ep->xfer_count;
 810dee6:	1aea      	subs	r2, r5, r3
  len32b = (len + 3U) / 4U;
 810dee8:	428a      	cmp	r2, r1
 810deea:	bf28      	it	cs
 810deec:	460a      	movcs	r2, r1
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 810deee:	9905      	ldr	r1, [sp, #20]
 810def0:	6989      	ldr	r1, [r1, #24]
  len32b = (len + 3U) / 4U;
 810def2:	3203      	adds	r2, #3
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 810def4:	b289      	uxth	r1, r1
 810def6:	ebb1 0f92 	cmp.w	r1, r2, lsr #2
 810defa:	f0c0 80bc 	bcc.w	810e076 <HAL_PCD_IRQHandler+0x5a6>
 810defe:	f8cd 8018 	str.w	r8, [sp, #24]
 810df02:	46a0      	mov	r8, r4
 810df04:	9c05      	ldr	r4, [sp, #20]
 810df06:	e01a      	b.n	810df3e <HAL_PCD_IRQHandler+0x46e>
 810df08:	6c73      	ldr	r3, [r6, #68]	; 0x44
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 810df0a:	463a      	mov	r2, r7
 810df0c:	6cb1      	ldr	r1, [r6, #72]	; 0x48
 810df0e:	4658      	mov	r0, fp
 810df10:	429d      	cmp	r5, r3
 810df12:	bf28      	it	cs
 810df14:	461d      	movcs	r5, r3
 810df16:	f898 3010 	ldrb.w	r3, [r8, #16]
 810df1a:	9300      	str	r3, [sp, #0]
 810df1c:	b2ab      	uxth	r3, r5
 810df1e:	f006 ff55 	bl	8114dcc <USB_WritePacket>
    ep->xfer_buff  += len;
 810df22:	6cb3      	ldr	r3, [r6, #72]	; 0x48
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 810df24:	69a1      	ldr	r1, [r4, #24]
    ep->xfer_buff  += len;
 810df26:	442b      	add	r3, r5
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 810df28:	b289      	uxth	r1, r1
    ep->xfer_buff  += len;
 810df2a:	64b3      	str	r3, [r6, #72]	; 0x48
    ep->xfer_count += len;
 810df2c:	6d73      	ldr	r3, [r6, #84]	; 0x54
 810df2e:	442b      	add	r3, r5
    len32b = (len + 3U) / 4U;
 810df30:	3503      	adds	r5, #3
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 810df32:	ebb1 0f95 	cmp.w	r1, r5, lsr #2
    ep->xfer_count += len;
 810df36:	6573      	str	r3, [r6, #84]	; 0x54
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 810df38:	f0c0 8096 	bcc.w	810e068 <HAL_PCD_IRQHandler+0x598>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 810df3c:	6d35      	ldr	r5, [r6, #80]	; 0x50
 810df3e:	42ab      	cmp	r3, r5
    len = ep->xfer_len - ep->xfer_count;
 810df40:	eba5 0503 	sub.w	r5, r5, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 810df44:	d3e0      	bcc.n	810df08 <HAL_PCD_IRQHandler+0x438>
 810df46:	4644      	mov	r4, r8
 810df48:	f8dd 8018 	ldr.w	r8, [sp, #24]
 810df4c:	f8d4 b000 	ldr.w	fp, [r4]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 810df50:	9b07      	ldr	r3, [sp, #28]
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 810df52:	2201      	movs	r2, #1
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 810df54:	4658      	mov	r0, fp
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 810df56:	f503 6100 	add.w	r1, r3, #2048	; 0x800
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 810df5a:	f00a 030f 	and.w	r3, sl, #15
 810df5e:	409a      	lsls	r2, r3
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 810df60:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 810df62:	ea23 0302 	bic.w	r3, r3, r2
 810df66:	634b      	str	r3, [r1, #52]	; 0x34
 810df68:	e67a      	b.n	810dc60 <HAL_PCD_IRQHandler+0x190>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 810df6a:	2208      	movs	r2, #8
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 810df6c:	eb00 1348 	add.w	r3, r0, r8, lsl #5
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 810df70:	60b2      	str	r2, [r6, #8]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 810df72:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 810df76:	6c02      	ldr	r2, [r0, #64]	; 0x40

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 810df78:	485f      	ldr	r0, [pc, #380]	; (810e0f8 <HAL_PCD_IRQHandler+0x628>)
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 810df7a:	6899      	ldr	r1, [r3, #8]
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 810df7c:	4282      	cmp	r2, r0
 810df7e:	d961      	bls.n	810e044 <HAL_PCD_IRQHandler+0x574>
 810df80:	040a      	lsls	r2, r1, #16
 810df82:	d502      	bpl.n	810df8a <HAL_PCD_IRQHandler+0x4ba>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 810df84:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 810df88:	609a      	str	r2, [r3, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 810df8a:	4620      	mov	r0, r4
 810df8c:	f016 fe5e 	bl	8124c4c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 810df90:	6921      	ldr	r1, [r4, #16]
 810df92:	2901      	cmp	r1, #1
 810df94:	d07f      	beq.n	810e096 <HAL_PCD_IRQHandler+0x5c6>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 810df96:	6820      	ldr	r0, [r4, #0]
 810df98:	e6ce      	b.n	810dd38 <HAL_PCD_IRQHandler+0x268>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 810df9a:	2201      	movs	r2, #1
  if (hpcd->Init.dma_enable == 1U)
 810df9c:	6921      	ldr	r1, [r4, #16]
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 810df9e:	60b2      	str	r2, [r6, #8]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 810dfa0:	f500 6230 	add.w	r2, r0, #2816	; 0xb00
  if (hpcd->Init.dma_enable == 1U)
 810dfa4:	2901      	cmp	r1, #1
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 810dfa6:	f8d0 c040 	ldr.w	ip, [r0, #64]	; 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 810dfaa:	eb02 1248 	add.w	r2, r2, r8, lsl #5
 810dfae:	6893      	ldr	r3, [r2, #8]
  if (hpcd->Init.dma_enable == 1U)
 810dfb0:	d04d      	beq.n	810e04e <HAL_PCD_IRQHandler+0x57e>
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 810dfb2:	4952      	ldr	r1, [pc, #328]	; (810e0fc <HAL_PCD_IRQHandler+0x62c>)
 810dfb4:	458c      	cmp	ip, r1
 810dfb6:	d062      	beq.n	810e07e <HAL_PCD_IRQHandler+0x5ae>
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 810dfb8:	f1b8 0f00 	cmp.w	r8, #0
 810dfbc:	d104      	bne.n	810dfc8 <HAL_PCD_IRQHandler+0x4f8>
 810dfbe:	f8d4 2210 	ldr.w	r2, [r4, #528]	; 0x210
 810dfc2:	2a00      	cmp	r2, #0
 810dfc4:	f000 8092 	beq.w	810e0ec <HAL_PCD_IRQHandler+0x61c>
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 810dfc8:	4620      	mov	r0, r4
 810dfca:	4639      	mov	r1, r7
 810dfcc:	f016 fe44 	bl	8124c58 <HAL_PCD_DataOutStageCallback>
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 810dfd0:	6820      	ldr	r0, [r4, #0]
 810dfd2:	e6ad      	b.n	810dd30 <HAL_PCD_IRQHandler+0x260>
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 810dfd4:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 810dfd8:	421d      	tst	r5, r3
 810dfda:	f43f adab 	beq.w	810db34 <HAL_PCD_IRQHandler+0x64>
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 810dfde:	ebc6 06c6 	rsb	r6, r6, r6, lsl #3
 810dfe2:	f3c5 120a 	ubfx	r2, r5, #4, #11
 810dfe6:	4638      	mov	r0, r7
 810dfe8:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 810dfec:	4615      	mov	r5, r2
 810dfee:	f8d6 1208 	ldr.w	r1, [r6, #520]	; 0x208
 810dff2:	f006 ff01 	bl	8114df8 <USB_ReadPacket>
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 810dff6:	f8d6 3208 	ldr.w	r3, [r6, #520]	; 0x208
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 810dffa:	6820      	ldr	r0, [r4, #0]
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 810dffc:	442b      	add	r3, r5
 810dffe:	f8c6 3208 	str.w	r3, [r6, #520]	; 0x208
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 810e002:	f8d6 3214 	ldr.w	r3, [r6, #532]	; 0x214
 810e006:	442b      	add	r3, r5
 810e008:	f8c6 3214 	str.w	r3, [r6, #532]	; 0x214
 810e00c:	e592      	b.n	810db34 <HAL_PCD_IRQHandler+0x64>
        HAL_PCD_SuspendCallback(hpcd);
 810e00e:	4620      	mov	r0, r4
 810e010:	f016 fe50 	bl	8124cb4 <HAL_PCD_SuspendCallback>
 810e014:	e5fb      	b.n	810dc0e <HAL_PCD_IRQHandler+0x13e>
        HAL_PCD_DisconnectCallback(hpcd);
 810e016:	4620      	mov	r0, r4
 810e018:	f016 fe74 	bl	8124d04 <HAL_PCD_DisconnectCallback>
      hpcd->Instance->GOTGINT |= temp;
 810e01c:	6823      	ldr	r3, [r4, #0]
 810e01e:	e5ed      	b.n	810dbfc <HAL_PCD_IRQHandler+0x12c>
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 810e020:	e9d6 2311 	ldrd	r2, r3, [r6, #68]	; 0x44
 810e024:	4413      	add	r3, r2
 810e026:	64b3      	str	r3, [r6, #72]	; 0x48
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 810e028:	f1ba 0f00 	cmp.w	sl, #0
 810e02c:	f47f ae3f 	bne.w	810dcae <HAL_PCD_IRQHandler+0x1de>
 810e030:	6d23      	ldr	r3, [r4, #80]	; 0x50
 810e032:	2b00      	cmp	r3, #0
 810e034:	f47f ae3b 	bne.w	810dcae <HAL_PCD_IRQHandler+0x1de>
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 810e038:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 810e03c:	6820      	ldr	r0, [r4, #0]
 810e03e:	f006 ffd9 	bl	8114ff4 <USB_EP0_OutStart>
 810e042:	e634      	b.n	810dcae <HAL_PCD_IRQHandler+0x1de>
  HAL_PCD_SetupStageCallback(hpcd);
 810e044:	4620      	mov	r0, r4
 810e046:	f016 fe01 	bl	8124c4c <HAL_PCD_SetupStageCallback>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 810e04a:	6820      	ldr	r0, [r4, #0]
 810e04c:	e674      	b.n	810dd38 <HAL_PCD_IRQHandler+0x268>
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 810e04e:	0719      	lsls	r1, r3, #28
 810e050:	d51c      	bpl.n	810e08c <HAL_PCD_IRQHandler+0x5bc>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 810e052:	4929      	ldr	r1, [pc, #164]	; (810e0f8 <HAL_PCD_IRQHandler+0x628>)
 810e054:	458c      	cmp	ip, r1
 810e056:	f67f ae6b 	bls.w	810dd30 <HAL_PCD_IRQHandler+0x260>
 810e05a:	041f      	lsls	r7, r3, #16
 810e05c:	f57f ae68 	bpl.w	810dd30 <HAL_PCD_IRQHandler+0x260>
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 810e060:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 810e064:	6093      	str	r3, [r2, #8]
 810e066:	e663      	b.n	810dd30 <HAL_PCD_IRQHandler+0x260>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 810e068:	4644      	mov	r4, r8
  if (ep->xfer_len <= ep->xfer_count)
 810e06a:	6d35      	ldr	r5, [r6, #80]	; 0x50
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 810e06c:	f8dd 8018 	ldr.w	r8, [sp, #24]
 810e070:	f8d4 b000 	ldr.w	fp, [r4]
 810e074:	4658      	mov	r0, fp
  if (ep->xfer_len <= ep->xfer_count)
 810e076:	42ab      	cmp	r3, r5
 810e078:	f4ff adf2 	bcc.w	810dc60 <HAL_PCD_IRQHandler+0x190>
 810e07c:	e768      	b.n	810df50 <HAL_PCD_IRQHandler+0x480>
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 810e07e:	0419      	lsls	r1, r3, #16
 810e080:	d4ee      	bmi.n	810e060 <HAL_PCD_IRQHandler+0x590>
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 810e082:	0699      	lsls	r1, r3, #26
 810e084:	d5a0      	bpl.n	810dfc8 <HAL_PCD_IRQHandler+0x4f8>
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 810e086:	2120      	movs	r1, #32
 810e088:	6091      	str	r1, [r2, #8]
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 810e08a:	e79d      	b.n	810dfc8 <HAL_PCD_IRQHandler+0x4f8>
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 810e08c:	0699      	lsls	r1, r3, #26
 810e08e:	d508      	bpl.n	810e0a2 <HAL_PCD_IRQHandler+0x5d2>
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 810e090:	2320      	movs	r3, #32
 810e092:	6093      	str	r3, [r2, #8]
 810e094:	e64c      	b.n	810dd30 <HAL_PCD_IRQHandler+0x260>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 810e096:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 810e09a:	6820      	ldr	r0, [r4, #0]
 810e09c:	f006 ffaa 	bl	8114ff4 <USB_EP0_OutStart>
 810e0a0:	e779      	b.n	810df96 <HAL_PCD_IRQHandler+0x4c6>
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 810e0a2:	f013 0f28 	tst.w	r3, #40	; 0x28
 810e0a6:	f47f ae43 	bne.w	810dd30 <HAL_PCD_IRQHandler+0x260>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 810e0aa:	4913      	ldr	r1, [pc, #76]	; (810e0f8 <HAL_PCD_IRQHandler+0x628>)
 810e0ac:	458c      	cmp	ip, r1
 810e0ae:	d901      	bls.n	810e0b4 <HAL_PCD_IRQHandler+0x5e4>
 810e0b0:	041b      	lsls	r3, r3, #16
 810e0b2:	d4d5      	bmi.n	810e060 <HAL_PCD_IRQHandler+0x590>
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 810e0b4:	6912      	ldr	r2, [r2, #16]
          hpcd->OUT_ep[epnum].maxpacket -
 810e0b6:	f8da 1204 	ldr.w	r1, [sl, #516]	; 0x204
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 810e0ba:	f3c2 0212 	ubfx	r2, r2, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 810e0be:	1a8a      	subs	r2, r1, r2
        hpcd->OUT_ep[epnum].xfer_count =
 810e0c0:	f8ca 2214 	str.w	r2, [sl, #532]	; 0x214
        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 810e0c4:	f8da 2208 	ldr.w	r2, [sl, #520]	; 0x208
 810e0c8:	440a      	add	r2, r1
 810e0ca:	f8ca 2208 	str.w	r2, [sl, #520]	; 0x208
        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 810e0ce:	f1b8 0f00 	cmp.w	r8, #0
 810e0d2:	f47f af79 	bne.w	810dfc8 <HAL_PCD_IRQHandler+0x4f8>
 810e0d6:	f8d4 2210 	ldr.w	r2, [r4, #528]	; 0x210
 810e0da:	2a00      	cmp	r2, #0
 810e0dc:	f47f af74 	bne.w	810dfc8 <HAL_PCD_IRQHandler+0x4f8>
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 810e0e0:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 810e0e4:	2101      	movs	r1, #1
 810e0e6:	f006 ff85 	bl	8114ff4 <USB_EP0_OutStart>
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 810e0ea:	e76d      	b.n	810dfc8 <HAL_PCD_IRQHandler+0x4f8>
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 810e0ec:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 810e0f0:	4641      	mov	r1, r8
 810e0f2:	f006 ff7f 	bl	8114ff4 <USB_EP0_OutStart>
 810e0f6:	e767      	b.n	810dfc8 <HAL_PCD_IRQHandler+0x4f8>
 810e0f8:	4f54300a 	.word	0x4f54300a
 810e0fc:	4f54310a 	.word	0x4f54310a

0810e100 <HAL_PCD_SetAddress>:
  __HAL_LOCK(hpcd);
 810e100:	f890 23bc 	ldrb.w	r2, [r0, #956]	; 0x3bc
 810e104:	2a01      	cmp	r2, #1
 810e106:	d00e      	beq.n	810e126 <HAL_PCD_SetAddress+0x26>
 810e108:	2201      	movs	r2, #1
{
 810e10a:	b510      	push	{r4, lr}
 810e10c:	4604      	mov	r4, r0
  (void)USB_SetDevAddress(hpcd->Instance, address);
 810e10e:	6800      	ldr	r0, [r0, #0]
  hpcd->USB_Address = address;
 810e110:	f884 1038 	strb.w	r1, [r4, #56]	; 0x38
  __HAL_LOCK(hpcd);
 810e114:	f884 23bc 	strb.w	r2, [r4, #956]	; 0x3bc
  (void)USB_SetDevAddress(hpcd->Instance, address);
 810e118:	f006 fef2 	bl	8114f00 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 810e11c:	2300      	movs	r3, #0
  return HAL_OK;
 810e11e:	4618      	mov	r0, r3
  __HAL_UNLOCK(hpcd);
 810e120:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
}
 810e124:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 810e126:	2002      	movs	r0, #2
}
 810e128:	4770      	bx	lr
 810e12a:	bf00      	nop

0810e12c <HAL_PCD_EP_Open>:
{
 810e12c:	b510      	push	{r4, lr}
 810e12e:	f001 0e0f 	and.w	lr, r1, #15
  if ((ep_addr & 0x80U) == 0x80U)
 810e132:	0609      	lsls	r1, r1, #24
{
 810e134:	4604      	mov	r4, r0
  if ((ep_addr & 0x80U) == 0x80U)
 810e136:	d427      	bmi.n	810e188 <HAL_PCD_EP_Open+0x5c>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 810e138:	f04f 0c1c 	mov.w	ip, #28
 810e13c:	fb0c 0c0e 	mla	ip, ip, lr, r0
 810e140:	f50c 71fe 	add.w	r1, ip, #508	; 0x1fc
    ep->is_in = 0U;
 810e144:	ebce 0cce 	rsb	ip, lr, lr, lsl #3
 810e148:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
 810e14c:	2000      	movs	r0, #0
 810e14e:	f88c 01fd 	strb.w	r0, [ip, #509]	; 0x1fd
  ep->maxpacket = ep_mps;
 810e152:	608a      	str	r2, [r1, #8]
  if (ep->is_in != 0U)
 810e154:	784a      	ldrb	r2, [r1, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 810e156:	f881 e000 	strb.w	lr, [r1]
  ep->type = ep_type;
 810e15a:	70cb      	strb	r3, [r1, #3]
  if (ep->is_in != 0U)
 810e15c:	b10a      	cbz	r2, 810e162 <HAL_PCD_EP_Open+0x36>
    ep->tx_fifo_num = ep->num;
 810e15e:	f8a1 e006 	strh.w	lr, [r1, #6]
  if (ep_type == EP_TYPE_BULK)
 810e162:	2b02      	cmp	r3, #2
 810e164:	d101      	bne.n	810e16a <HAL_PCD_EP_Open+0x3e>
    ep->data_pid_start = 0U;
 810e166:	2300      	movs	r3, #0
 810e168:	710b      	strb	r3, [r1, #4]
  __HAL_LOCK(hpcd);
 810e16a:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 810e16e:	2b01      	cmp	r3, #1
 810e170:	d018      	beq.n	810e1a4 <HAL_PCD_EP_Open+0x78>
 810e172:	2301      	movs	r3, #1
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 810e174:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 810e176:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 810e17a:	f006 fbe5 	bl	8114948 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 810e17e:	2300      	movs	r3, #0
  return ret;
 810e180:	4618      	mov	r0, r3
  __HAL_UNLOCK(hpcd);
 810e182:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
}
 810e186:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 810e188:	201c      	movs	r0, #28
    ep->is_in = 1U;
 810e18a:	f04f 0c01 	mov.w	ip, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 810e18e:	fb00 400e 	mla	r0, r0, lr, r4
 810e192:	f100 013c 	add.w	r1, r0, #60	; 0x3c
    ep->is_in = 1U;
 810e196:	ebce 00ce 	rsb	r0, lr, lr, lsl #3
 810e19a:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 810e19e:	f880 c03d 	strb.w	ip, [r0, #61]	; 0x3d
 810e1a2:	e7d6      	b.n	810e152 <HAL_PCD_EP_Open+0x26>
  __HAL_LOCK(hpcd);
 810e1a4:	2002      	movs	r0, #2
}
 810e1a6:	bd10      	pop	{r4, pc}

0810e1a8 <HAL_PCD_EP_Close>:
  if ((ep_addr & 0x80U) == 0x80U)
 810e1a8:	f011 0f80 	tst.w	r1, #128	; 0x80
 810e1ac:	f001 030f 	and.w	r3, r1, #15
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 810e1b0:	f04f 011c 	mov.w	r1, #28
{
 810e1b4:	b510      	push	{r4, lr}
 810e1b6:	4604      	mov	r4, r0
  if ((ep_addr & 0x80U) == 0x80U)
 810e1b8:	d11a      	bne.n	810e1f0 <HAL_PCD_EP_Close+0x48>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 810e1ba:	fb01 4103 	mla	r1, r1, r3, r4
    ep->is_in = 0U;
 810e1be:	ebc3 02c3 	rsb	r2, r3, r3, lsl #3
 810e1c2:	2000      	movs	r0, #0
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 810e1c4:	f501 71fe 	add.w	r1, r1, #508	; 0x1fc
    ep->is_in = 0U;
 810e1c8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 810e1cc:	f882 01fd 	strb.w	r0, [r2, #509]	; 0x1fd
  ep->num   = ep_addr & EP_ADDR_MSK;
 810e1d0:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 810e1d2:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 810e1d6:	2b01      	cmp	r3, #1
 810e1d8:	d019      	beq.n	810e20e <HAL_PCD_EP_Close+0x66>
 810e1da:	2301      	movs	r3, #1
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 810e1dc:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 810e1de:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 810e1e2:	f006 fbf9 	bl	81149d8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 810e1e6:	2300      	movs	r3, #0
  return HAL_OK;
 810e1e8:	4618      	mov	r0, r3
  __HAL_UNLOCK(hpcd);
 810e1ea:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
}
 810e1ee:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 810e1f0:	fb01 4103 	mla	r1, r1, r3, r4
    ep->is_in = 1U;
 810e1f4:	ebc3 02c3 	rsb	r2, r3, r3, lsl #3
 810e1f8:	2001      	movs	r0, #1
 810e1fa:	eb04 0282 	add.w	r2, r4, r2, lsl #2
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 810e1fe:	313c      	adds	r1, #60	; 0x3c
    ep->is_in = 1U;
 810e200:	f882 003d 	strb.w	r0, [r2, #61]	; 0x3d
  ep->num   = ep_addr & EP_ADDR_MSK;
 810e204:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 810e206:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 810e20a:	2b01      	cmp	r3, #1
 810e20c:	d1e5      	bne.n	810e1da <HAL_PCD_EP_Close+0x32>
 810e20e:	2002      	movs	r0, #2
}
 810e210:	bd10      	pop	{r4, pc}
 810e212:	bf00      	nop

0810e214 <HAL_PCD_EP_Receive>:
{
 810e214:	b510      	push	{r4, lr}
 810e216:	f001 040f 	and.w	r4, r1, #15
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 810e21a:	211c      	movs	r1, #28
  ep->xfer_buff = pBuf;
 810e21c:	ebc4 0cc4 	rsb	ip, r4, r4, lsl #3
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 810e220:	fb01 0104 	mla	r1, r1, r4, r0
  ep->xfer_buff = pBuf;
 810e224:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 810e228:	f501 71fe 	add.w	r1, r1, #508	; 0x1fc
  ep->xfer_len = len;
 810e22c:	f8cc 3210 	str.w	r3, [ip, #528]	; 0x210
  ep->xfer_count = 0U;
 810e230:	2300      	movs	r3, #0
  ep->xfer_buff = pBuf;
 810e232:	f8cc 2208 	str.w	r2, [ip, #520]	; 0x208
  ep->num = ep_addr & EP_ADDR_MSK;
 810e236:	f88c 41fc 	strb.w	r4, [ip, #508]	; 0x1fc
  ep->xfer_count = 0U;
 810e23a:	f8cc 3214 	str.w	r3, [ip, #532]	; 0x214
  ep->is_in = 0U;
 810e23e:	f88c 31fd 	strb.w	r3, [ip, #509]	; 0x1fd
  if (hpcd->Init.dma_enable == 1U)
 810e242:	6903      	ldr	r3, [r0, #16]
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 810e244:	6800      	ldr	r0, [r0, #0]
  if (hpcd->Init.dma_enable == 1U)
 810e246:	2b01      	cmp	r3, #1
    ep->dma_addr = (uint32_t)pBuf;
 810e248:	bf08      	it	eq
 810e24a:	f8cc 220c 	streq.w	r2, [ip, #524]	; 0x20c
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 810e24e:	b2da      	uxtb	r2, r3
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 810e250:	b91c      	cbnz	r4, 810e25a <HAL_PCD_EP_Receive+0x46>
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 810e252:	f006 fd37 	bl	8114cc4 <USB_EP0StartXfer>
}
 810e256:	2000      	movs	r0, #0
 810e258:	bd10      	pop	{r4, pc}
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 810e25a:	f006 fc1b 	bl	8114a94 <USB_EPStartXfer>
}
 810e25e:	2000      	movs	r0, #0
 810e260:	bd10      	pop	{r4, pc}
 810e262:	bf00      	nop

0810e264 <HAL_PCD_EP_GetRxCount>:
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 810e264:	f001 010f 	and.w	r1, r1, #15
 810e268:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 810e26c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
}
 810e270:	f8d1 0214 	ldr.w	r0, [r1, #532]	; 0x214
 810e274:	4770      	bx	lr
 810e276:	bf00      	nop

0810e278 <HAL_PCD_EP_Transmit>:
{
 810e278:	b510      	push	{r4, lr}
 810e27a:	f001 040f 	and.w	r4, r1, #15
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 810e27e:	211c      	movs	r1, #28
  ep->xfer_buff = pBuf;
 810e280:	ebc4 0cc4 	rsb	ip, r4, r4, lsl #3
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 810e284:	fb01 0104 	mla	r1, r1, r4, r0
  ep->xfer_buff = pBuf;
 810e288:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 810e28c:	313c      	adds	r1, #60	; 0x3c
  ep->xfer_len = len;
 810e28e:	f8cc 3050 	str.w	r3, [ip, #80]	; 0x50
  ep->xfer_count = 0U;
 810e292:	2300      	movs	r3, #0
  ep->xfer_buff = pBuf;
 810e294:	f8cc 2048 	str.w	r2, [ip, #72]	; 0x48
  ep->xfer_count = 0U;
 810e298:	f8cc 3054 	str.w	r3, [ip, #84]	; 0x54
  ep->is_in = 1U;
 810e29c:	2301      	movs	r3, #1
  ep->num = ep_addr & EP_ADDR_MSK;
 810e29e:	f88c 403c 	strb.w	r4, [ip, #60]	; 0x3c
  ep->is_in = 1U;
 810e2a2:	f88c 303d 	strb.w	r3, [ip, #61]	; 0x3d
  if (hpcd->Init.dma_enable == 1U)
 810e2a6:	6903      	ldr	r3, [r0, #16]
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 810e2a8:	6800      	ldr	r0, [r0, #0]
  if (hpcd->Init.dma_enable == 1U)
 810e2aa:	2b01      	cmp	r3, #1
    ep->dma_addr = (uint32_t)pBuf;
 810e2ac:	bf08      	it	eq
 810e2ae:	f8cc 204c 	streq.w	r2, [ip, #76]	; 0x4c
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 810e2b2:	b2da      	uxtb	r2, r3
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 810e2b4:	b91c      	cbnz	r4, 810e2be <HAL_PCD_EP_Transmit+0x46>
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 810e2b6:	f006 fd05 	bl	8114cc4 <USB_EP0StartXfer>
}
 810e2ba:	2000      	movs	r0, #0
 810e2bc:	bd10      	pop	{r4, pc}
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 810e2be:	f006 fbe9 	bl	8114a94 <USB_EPStartXfer>
}
 810e2c2:	2000      	movs	r0, #0
 810e2c4:	bd10      	pop	{r4, pc}
 810e2c6:	bf00      	nop

0810e2c8 <HAL_PCD_EP_SetStall>:
{
 810e2c8:	b538      	push	{r3, r4, r5, lr}
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 810e2ca:	6843      	ldr	r3, [r0, #4]
 810e2cc:	f001 050f 	and.w	r5, r1, #15
 810e2d0:	429d      	cmp	r5, r3
 810e2d2:	d834      	bhi.n	810e33e <HAL_PCD_EP_SetStall+0x76>
  if ((0x80U & ep_addr) == 0x80U)
 810e2d4:	060b      	lsls	r3, r1, #24
 810e2d6:	4604      	mov	r4, r0
 810e2d8:	d41d      	bmi.n	810e316 <HAL_PCD_EP_SetStall+0x4e>
    ep = &hpcd->OUT_ep[ep_addr];
 810e2da:	221c      	movs	r2, #28
    ep->is_in = 0U;
 810e2dc:	ebc1 03c1 	rsb	r3, r1, r1, lsl #3
    ep = &hpcd->OUT_ep[ep_addr];
 810e2e0:	fb02 0101 	mla	r1, r2, r1, r0
    ep->is_in = 0U;
 810e2e4:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 810e2e8:	2200      	movs	r2, #0
    ep = &hpcd->OUT_ep[ep_addr];
 810e2ea:	f501 71fe 	add.w	r1, r1, #508	; 0x1fc
    ep->is_in = 0U;
 810e2ee:	f883 21fd 	strb.w	r2, [r3, #509]	; 0x1fd
  ep->is_stall = 1U;
 810e2f2:	2301      	movs	r3, #1
  ep->num = ep_addr & EP_ADDR_MSK;
 810e2f4:	700d      	strb	r5, [r1, #0]
  ep->is_stall = 1U;
 810e2f6:	708b      	strb	r3, [r1, #2]
  __HAL_LOCK(hpcd);
 810e2f8:	f894 23bc 	ldrb.w	r2, [r4, #956]	; 0x3bc
 810e2fc:	429a      	cmp	r2, r3
 810e2fe:	d01c      	beq.n	810e33a <HAL_PCD_EP_SetStall+0x72>
  (void)USB_EPSetStall(hpcd->Instance, ep);
 810e300:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 810e302:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_EPSetStall(hpcd->Instance, ep);
 810e306:	f006 fd9b 	bl	8114e40 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 810e30a:	b1d5      	cbz	r5, 810e342 <HAL_PCD_EP_SetStall+0x7a>
  __HAL_UNLOCK(hpcd);
 810e30c:	2300      	movs	r3, #0
  return HAL_OK;
 810e30e:	4618      	mov	r0, r3
  __HAL_UNLOCK(hpcd);
 810e310:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
}
 810e314:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 810e316:	211c      	movs	r1, #28
    ep->is_in = 1U;
 810e318:	ebc5 03c5 	rsb	r3, r5, r5, lsl #3
 810e31c:	2201      	movs	r2, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 810e31e:	fb01 0105 	mla	r1, r1, r5, r0
    ep->is_in = 1U;
 810e322:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 810e326:	313c      	adds	r1, #60	; 0x3c
    ep->is_in = 1U;
 810e328:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  ep->is_stall = 1U;
 810e32c:	2301      	movs	r3, #1
  ep->num = ep_addr & EP_ADDR_MSK;
 810e32e:	700d      	strb	r5, [r1, #0]
  ep->is_stall = 1U;
 810e330:	708b      	strb	r3, [r1, #2]
  __HAL_LOCK(hpcd);
 810e332:	f894 23bc 	ldrb.w	r2, [r4, #956]	; 0x3bc
 810e336:	429a      	cmp	r2, r3
 810e338:	d1e2      	bne.n	810e300 <HAL_PCD_EP_SetStall+0x38>
 810e33a:	2002      	movs	r0, #2
}
 810e33c:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 810e33e:	2001      	movs	r0, #1
}
 810e340:	bd38      	pop	{r3, r4, r5, pc}
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 810e342:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 810e346:	7c21      	ldrb	r1, [r4, #16]
 810e348:	6820      	ldr	r0, [r4, #0]
 810e34a:	f006 fe53 	bl	8114ff4 <USB_EP0_OutStart>
 810e34e:	e7dd      	b.n	810e30c <HAL_PCD_EP_SetStall+0x44>

0810e350 <HAL_PCD_EP_ClrStall>:
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 810e350:	6842      	ldr	r2, [r0, #4]
{
 810e352:	b538      	push	{r3, r4, r5, lr}
 810e354:	f001 030f 	and.w	r3, r1, #15
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 810e358:	4293      	cmp	r3, r2
 810e35a:	d832      	bhi.n	810e3c2 <HAL_PCD_EP_ClrStall+0x72>
  if ((0x80U & ep_addr) == 0x80U)
 810e35c:	f011 0f80 	tst.w	r1, #128	; 0x80
 810e360:	4604      	mov	r4, r0
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 810e362:	f04f 011c 	mov.w	r1, #28
    ep->is_in = 1U;
 810e366:	ebc3 02c3 	rsb	r2, r3, r3, lsl #3
  if ((0x80U & ep_addr) == 0x80U)
 810e36a:	d119      	bne.n	810e3a0 <HAL_PCD_EP_ClrStall+0x50>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 810e36c:	fb01 4103 	mla	r1, r1, r3, r4
    ep->is_in = 0U;
 810e370:	2000      	movs	r0, #0
 810e372:	eb04 0282 	add.w	r2, r4, r2, lsl #2
  ep->is_stall = 0U;
 810e376:	2500      	movs	r5, #0
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 810e378:	f501 71fe 	add.w	r1, r1, #508	; 0x1fc
    ep->is_in = 0U;
 810e37c:	f882 01fd 	strb.w	r0, [r2, #509]	; 0x1fd
  ep->num = ep_addr & EP_ADDR_MSK;
 810e380:	700b      	strb	r3, [r1, #0]
  ep->is_stall = 0U;
 810e382:	708d      	strb	r5, [r1, #2]
  __HAL_LOCK(hpcd);
 810e384:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 810e388:	2b01      	cmp	r3, #1
 810e38a:	d018      	beq.n	810e3be <HAL_PCD_EP_ClrStall+0x6e>
 810e38c:	2301      	movs	r3, #1
  (void)USB_EPClearStall(hpcd->Instance, ep);
 810e38e:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 810e390:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 810e394:	f006 fd88 	bl	8114ea8 <USB_EPClearStall>
  return HAL_OK;
 810e398:	4628      	mov	r0, r5
  __HAL_UNLOCK(hpcd);
 810e39a:	f884 53bc 	strb.w	r5, [r4, #956]	; 0x3bc
}
 810e39e:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 810e3a0:	fb01 4103 	mla	r1, r1, r3, r4
    ep->is_in = 1U;
 810e3a4:	2001      	movs	r0, #1
 810e3a6:	eb04 0282 	add.w	r2, r4, r2, lsl #2
  ep->is_stall = 0U;
 810e3aa:	2500      	movs	r5, #0
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 810e3ac:	313c      	adds	r1, #60	; 0x3c
    ep->is_in = 1U;
 810e3ae:	f882 003d 	strb.w	r0, [r2, #61]	; 0x3d
  ep->num = ep_addr & EP_ADDR_MSK;
 810e3b2:	700b      	strb	r3, [r1, #0]
  ep->is_stall = 0U;
 810e3b4:	708d      	strb	r5, [r1, #2]
  __HAL_LOCK(hpcd);
 810e3b6:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 810e3ba:	2b01      	cmp	r3, #1
 810e3bc:	d1e6      	bne.n	810e38c <HAL_PCD_EP_ClrStall+0x3c>
 810e3be:	2002      	movs	r0, #2
}
 810e3c0:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 810e3c2:	2001      	movs	r0, #1
}
 810e3c4:	bd38      	pop	{r3, r4, r5, pc}
 810e3c6:	bf00      	nop

0810e3c8 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 810e3c8:	b410      	push	{r4}
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 810e3ca:	6804      	ldr	r4, [r0, #0]
 810e3cc:	6a60      	ldr	r0, [r4, #36]	; 0x24

  if (fifo == 0U)
 810e3ce:	b931      	cbnz	r1, 810e3de <HAL_PCDEx_SetTxFiFo+0x16>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 810e3d0:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 810e3d4:	62a0      	str	r0, [r4, #40]	; 0x28
    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
  }

  return HAL_OK;
}
 810e3d6:	2000      	movs	r0, #0
 810e3d8:	f85d 4b04 	ldr.w	r4, [sp], #4
 810e3dc:	4770      	bx	lr
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 810e3de:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    for (i = 0U; i < (fifo - 1U); i++)
 810e3e0:	f1b1 0c01 	subs.w	ip, r1, #1
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 810e3e4:	eb00 4013 	add.w	r0, r0, r3, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 810e3e8:	d00b      	beq.n	810e402 <HAL_PCDEx_SetTxFiFo+0x3a>
 810e3ea:	2300      	movs	r3, #0
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 810e3ec:	f103 0140 	add.w	r1, r3, #64	; 0x40
    for (i = 0U; i < (fifo - 1U); i++)
 810e3f0:	3301      	adds	r3, #1
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 810e3f2:	eb04 0181 	add.w	r1, r4, r1, lsl #2
    for (i = 0U; i < (fifo - 1U); i++)
 810e3f6:	b2db      	uxtb	r3, r3
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 810e3f8:	6849      	ldr	r1, [r1, #4]
    for (i = 0U; i < (fifo - 1U); i++)
 810e3fa:	4563      	cmp	r3, ip
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 810e3fc:	eb00 4011 	add.w	r0, r0, r1, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 810e400:	d3f4      	bcc.n	810e3ec <HAL_PCDEx_SetTxFiFo+0x24>
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 810e402:	f10c 0c40 	add.w	ip, ip, #64	; 0x40
 810e406:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 810e40a:	eb04 0c8c 	add.w	ip, r4, ip, lsl #2
}
 810e40e:	f85d 4b04 	ldr.w	r4, [sp], #4
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 810e412:	f8cc 0004 	str.w	r0, [ip, #4]
}
 810e416:	2000      	movs	r0, #0
 810e418:	4770      	bx	lr
 810e41a:	bf00      	nop

0810e41c <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 810e41c:	4603      	mov	r3, r0
  hpcd->Instance->GRXFSIZ = size;

  return HAL_OK;
}
 810e41e:	2000      	movs	r0, #0
  hpcd->Instance->GRXFSIZ = size;
 810e420:	681b      	ldr	r3, [r3, #0]
 810e422:	6259      	str	r1, [r3, #36]	; 0x24
}
 810e424:	4770      	bx	lr
 810e426:	bf00      	nop

0810e428 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 810e428:	4603      	mov	r3, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;

  hpcd->lpm_active = 1U;
  hpcd->LPM_State = LPM_L0;
 810e42a:	f04f 0c00 	mov.w	ip, #0
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 810e42e:	4909      	ldr	r1, [pc, #36]	; (810e454 <HAL_PCDEx_ActivateLPM+0x2c>)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 810e430:	681a      	ldr	r2, [r3, #0]

  return HAL_OK;
}
 810e432:	4660      	mov	r0, ip
{
 810e434:	b410      	push	{r4}
  hpcd->lpm_active = 1U;
 810e436:	2401      	movs	r4, #1
  hpcd->LPM_State = LPM_L0;
 810e438:	f883 c3f4 	strb.w	ip, [r3, #1012]	; 0x3f4
  hpcd->lpm_active = 1U;
 810e43c:	f8c3 43fc 	str.w	r4, [r3, #1020]	; 0x3fc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 810e440:	6993      	ldr	r3, [r2, #24]
}
 810e442:	f85d 4b04 	ldr.w	r4, [sp], #4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 810e446:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 810e44a:	6193      	str	r3, [r2, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 810e44c:	6d53      	ldr	r3, [r2, #84]	; 0x54
 810e44e:	4319      	orrs	r1, r3
 810e450:	6551      	str	r1, [r2, #84]	; 0x54
}
 810e452:	4770      	bx	lr
 810e454:	10000003 	.word	0x10000003

0810e458 <HAL_PWR_EnableBkUpAccess>:
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 810e458:	4a02      	ldr	r2, [pc, #8]	; (810e464 <HAL_PWR_EnableBkUpAccess+0xc>)
 810e45a:	6813      	ldr	r3, [r2, #0]
 810e45c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 810e460:	6013      	str	r3, [r2, #0]
}
 810e462:	4770      	bx	lr
 810e464:	40007000 	.word	0x40007000

0810e468 <HAL_PWREx_EnableOverDrive>:
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
  uint32_t tickstart = 0;

  __HAL_RCC_PWR_CLK_ENABLE();
 810e468:	4b1a      	ldr	r3, [pc, #104]	; (810e4d4 <HAL_PWREx_EnableOverDrive+0x6c>)
 810e46a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 810e46c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
{
 810e470:	b530      	push	{r4, r5, lr}
  __HAL_RCC_PWR_CLK_ENABLE();
 810e472:	641a      	str	r2, [r3, #64]	; 0x40
{
 810e474:	b083      	sub	sp, #12
  __HAL_RCC_PWR_CLK_ENABLE();
 810e476:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 810e478:	4c17      	ldr	r4, [pc, #92]	; (810e4d8 <HAL_PWREx_EnableOverDrive+0x70>)
  __HAL_RCC_PWR_CLK_ENABLE();
 810e47a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 810e47e:	9301      	str	r3, [sp, #4]
 810e480:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_OVERDRIVE_ENABLE();
 810e482:	6823      	ldr	r3, [r4, #0]
 810e484:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 810e488:	6023      	str	r3, [r4, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 810e48a:	f7fa fe4f 	bl	810912c <HAL_GetTick>
 810e48e:	4605      	mov	r5, r0

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 810e490:	e005      	b.n	810e49e <HAL_PWREx_EnableOverDrive+0x36>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 810e492:	f7fa fe4b 	bl	810912c <HAL_GetTick>
 810e496:	1b40      	subs	r0, r0, r5
 810e498:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 810e49c:	d817      	bhi.n	810e4ce <HAL_PWREx_EnableOverDrive+0x66>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 810e49e:	6863      	ldr	r3, [r4, #4]
 810e4a0:	03da      	lsls	r2, r3, #15
 810e4a2:	d5f6      	bpl.n	810e492 <HAL_PWREx_EnableOverDrive+0x2a>
      return HAL_TIMEOUT;
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 810e4a4:	6823      	ldr	r3, [r4, #0]

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 810e4a6:	4d0c      	ldr	r5, [pc, #48]	; (810e4d8 <HAL_PWREx_EnableOverDrive+0x70>)
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 810e4a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 810e4ac:	6023      	str	r3, [r4, #0]
  tickstart = HAL_GetTick();
 810e4ae:	f7fa fe3d 	bl	810912c <HAL_GetTick>
 810e4b2:	4604      	mov	r4, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 810e4b4:	e005      	b.n	810e4c2 <HAL_PWREx_EnableOverDrive+0x5a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 810e4b6:	f7fa fe39 	bl	810912c <HAL_GetTick>
 810e4ba:	1b00      	subs	r0, r0, r4
 810e4bc:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 810e4c0:	d805      	bhi.n	810e4ce <HAL_PWREx_EnableOverDrive+0x66>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 810e4c2:	686b      	ldr	r3, [r5, #4]
 810e4c4:	039b      	lsls	r3, r3, #14
 810e4c6:	d5f6      	bpl.n	810e4b6 <HAL_PWREx_EnableOverDrive+0x4e>
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
 810e4c8:	2000      	movs	r0, #0
}
 810e4ca:	b003      	add	sp, #12
 810e4cc:	bd30      	pop	{r4, r5, pc}
      return HAL_TIMEOUT;
 810e4ce:	2003      	movs	r0, #3
}
 810e4d0:	b003      	add	sp, #12
 810e4d2:	bd30      	pop	{r4, r5, pc}
 810e4d4:	40023800 	.word	0x40023800
 810e4d8:	40007000 	.word	0x40007000

0810e4dc <HAL_RCC_OscConfig>:
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 810e4dc:	2800      	cmp	r0, #0
 810e4de:	f000 828c 	beq.w	810e9fa <HAL_RCC_OscConfig+0x51e>
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 810e4e2:	6803      	ldr	r3, [r0, #0]
 810e4e4:	2b0f      	cmp	r3, #15
{
 810e4e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810e4ea:	4604      	mov	r4, r0
 810e4ec:	b082      	sub	sp, #8
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 810e4ee:	f200 8123 	bhi.w	810e738 <HAL_RCC_OscConfig+0x25c>

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 810e4f2:	07dd      	lsls	r5, r3, #31
 810e4f4:	d534      	bpl.n	810e560 <HAL_RCC_OscConfig+0x84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 810e4f6:	6863      	ldr	r3, [r4, #4]
 810e4f8:	f433 3280 	bics.w	r2, r3, #65536	; 0x10000
 810e4fc:	d003      	beq.n	810e506 <HAL_RCC_OscConfig+0x2a>
 810e4fe:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 810e502:	f040 8175 	bne.w	810e7f0 <HAL_RCC_OscConfig+0x314>
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 810e506:	4aa3      	ldr	r2, [pc, #652]	; (810e794 <HAL_RCC_OscConfig+0x2b8>)
 810e508:	6893      	ldr	r3, [r2, #8]
 810e50a:	f003 030c 	and.w	r3, r3, #12
 810e50e:	2b04      	cmp	r3, #4
 810e510:	d01d      	beq.n	810e54e <HAL_RCC_OscConfig+0x72>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 810e512:	6893      	ldr	r3, [r2, #8]
 810e514:	f003 030c 	and.w	r3, r3, #12
 810e518:	2b08      	cmp	r3, #8
 810e51a:	d015      	beq.n	810e548 <HAL_RCC_OscConfig+0x6c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 810e51c:	6863      	ldr	r3, [r4, #4]
 810e51e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 810e522:	f000 816b 	beq.w	810e7fc <HAL_RCC_OscConfig+0x320>
 810e526:	2b00      	cmp	r3, #0
 810e528:	f000 819c 	beq.w	810e864 <HAL_RCC_OscConfig+0x388>
 810e52c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 810e530:	4b98      	ldr	r3, [pc, #608]	; (810e794 <HAL_RCC_OscConfig+0x2b8>)
 810e532:	681a      	ldr	r2, [r3, #0]
 810e534:	f000 822d 	beq.w	810e992 <HAL_RCC_OscConfig+0x4b6>
 810e538:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 810e53c:	601a      	str	r2, [r3, #0]
 810e53e:	681a      	ldr	r2, [r3, #0]
 810e540:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 810e544:	601a      	str	r2, [r3, #0]
 810e546:	e15e      	b.n	810e806 <HAL_RCC_OscConfig+0x32a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 810e548:	6853      	ldr	r3, [r2, #4]
 810e54a:	0258      	lsls	r0, r3, #9
 810e54c:	d5e6      	bpl.n	810e51c <HAL_RCC_OscConfig+0x40>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 810e54e:	4b91      	ldr	r3, [pc, #580]	; (810e794 <HAL_RCC_OscConfig+0x2b8>)
 810e550:	681b      	ldr	r3, [r3, #0]
 810e552:	0399      	lsls	r1, r3, #14
 810e554:	d503      	bpl.n	810e55e <HAL_RCC_OscConfig+0x82>
 810e556:	6863      	ldr	r3, [r4, #4]
 810e558:	2b00      	cmp	r3, #0
 810e55a:	f000 80ff 	beq.w	810e75c <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 810e55e:	6823      	ldr	r3, [r4, #0]
 810e560:	079f      	lsls	r7, r3, #30
 810e562:	d531      	bpl.n	810e5c8 <HAL_RCC_OscConfig+0xec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 810e564:	68e3      	ldr	r3, [r4, #12]
 810e566:	2b01      	cmp	r3, #1
 810e568:	f200 80fc 	bhi.w	810e764 <HAL_RCC_OscConfig+0x288>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 810e56c:	6923      	ldr	r3, [r4, #16]
 810e56e:	2b1f      	cmp	r3, #31
 810e570:	f200 8101 	bhi.w	810e776 <HAL_RCC_OscConfig+0x29a>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 810e574:	4b87      	ldr	r3, [pc, #540]	; (810e794 <HAL_RCC_OscConfig+0x2b8>)
 810e576:	689a      	ldr	r2, [r3, #8]
 810e578:	f012 0f0c 	tst.w	r2, #12
 810e57c:	f000 80e7 	beq.w	810e74e <HAL_RCC_OscConfig+0x272>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 810e580:	689a      	ldr	r2, [r3, #8]
 810e582:	f002 020c 	and.w	r2, r2, #12
 810e586:	2a08      	cmp	r2, #8
 810e588:	f000 80dd 	beq.w	810e746 <HAL_RCC_OscConfig+0x26a>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 810e58c:	68e3      	ldr	r3, [r4, #12]
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 810e58e:	4d81      	ldr	r5, [pc, #516]	; (810e794 <HAL_RCC_OscConfig+0x2b8>)
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 810e590:	2b00      	cmp	r3, #0
 810e592:	f000 819d 	beq.w	810e8d0 <HAL_RCC_OscConfig+0x3f4>
        __HAL_RCC_HSI_ENABLE();
 810e596:	682b      	ldr	r3, [r5, #0]
 810e598:	f043 0301 	orr.w	r3, r3, #1
 810e59c:	602b      	str	r3, [r5, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 810e59e:	f7fa fdc5 	bl	810912c <HAL_GetTick>
 810e5a2:	4606      	mov	r6, r0

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 810e5a4:	e005      	b.n	810e5b2 <HAL_RCC_OscConfig+0xd6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 810e5a6:	f7fa fdc1 	bl	810912c <HAL_GetTick>
 810e5aa:	1b80      	subs	r0, r0, r6
 810e5ac:	2802      	cmp	r0, #2
 810e5ae:	f200 8155 	bhi.w	810e85c <HAL_RCC_OscConfig+0x380>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 810e5b2:	682b      	ldr	r3, [r5, #0]
 810e5b4:	0798      	lsls	r0, r3, #30
 810e5b6:	d5f6      	bpl.n	810e5a6 <HAL_RCC_OscConfig+0xca>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 810e5b8:	682b      	ldr	r3, [r5, #0]
 810e5ba:	6922      	ldr	r2, [r4, #16]
 810e5bc:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 810e5c0:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 810e5c4:	602b      	str	r3, [r5, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 810e5c6:	6823      	ldr	r3, [r4, #0]
 810e5c8:	071a      	lsls	r2, r3, #28
 810e5ca:	d42a      	bmi.n	810e622 <HAL_RCC_OscConfig+0x146>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 810e5cc:	075e      	lsls	r6, r3, #29
 810e5ce:	d544      	bpl.n	810e65a <HAL_RCC_OscConfig+0x17e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 810e5d0:	68a3      	ldr	r3, [r4, #8]
 810e5d2:	2b01      	cmp	r3, #1
 810e5d4:	d906      	bls.n	810e5e4 <HAL_RCC_OscConfig+0x108>
 810e5d6:	2b05      	cmp	r3, #5
 810e5d8:	d004      	beq.n	810e5e4 <HAL_RCC_OscConfig+0x108>
 810e5da:	f240 2106 	movw	r1, #518	; 0x206
 810e5de:	486e      	ldr	r0, [pc, #440]	; (810e798 <HAL_RCC_OscConfig+0x2bc>)
 810e5e0:	f7f7 f946 	bl	8105870 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 810e5e4:	4b6b      	ldr	r3, [pc, #428]	; (810e794 <HAL_RCC_OscConfig+0x2b8>)
 810e5e6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 810e5e8:	00d5      	lsls	r5, r2, #3
 810e5ea:	f140 80ec 	bpl.w	810e7c6 <HAL_RCC_OscConfig+0x2ea>
  FlagStatus pwrclkchanged = RESET;
 810e5ee:	2500      	movs	r5, #0
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 810e5f0:	4e6a      	ldr	r6, [pc, #424]	; (810e79c <HAL_RCC_OscConfig+0x2c0>)
 810e5f2:	6833      	ldr	r3, [r6, #0]
 810e5f4:	05d8      	lsls	r0, r3, #23
 810e5f6:	f140 8121 	bpl.w	810e83c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 810e5fa:	68a3      	ldr	r3, [r4, #8]
 810e5fc:	2b01      	cmp	r3, #1
 810e5fe:	f000 8179 	beq.w	810e8f4 <HAL_RCC_OscConfig+0x418>
 810e602:	2b00      	cmp	r3, #0
 810e604:	f000 8144 	beq.w	810e890 <HAL_RCC_OscConfig+0x3b4>
 810e608:	2b05      	cmp	r3, #5
 810e60a:	4b62      	ldr	r3, [pc, #392]	; (810e794 <HAL_RCC_OscConfig+0x2b8>)
 810e60c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 810e60e:	f000 81c8 	beq.w	810e9a2 <HAL_RCC_OscConfig+0x4c6>
 810e612:	f022 0201 	bic.w	r2, r2, #1
 810e616:	671a      	str	r2, [r3, #112]	; 0x70
 810e618:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 810e61a:	f022 0204 	bic.w	r2, r2, #4
 810e61e:	671a      	str	r2, [r3, #112]	; 0x70
 810e620:	e16d      	b.n	810e8fe <HAL_RCC_OscConfig+0x422>
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 810e622:	6963      	ldr	r3, [r4, #20]
 810e624:	2b01      	cmp	r3, #1
 810e626:	f200 80c4 	bhi.w	810e7b2 <HAL_RCC_OscConfig+0x2d6>
      __HAL_RCC_LSI_ENABLE();
 810e62a:	4d5a      	ldr	r5, [pc, #360]	; (810e794 <HAL_RCC_OscConfig+0x2b8>)
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 810e62c:	2b00      	cmp	r3, #0
 810e62e:	f000 80a8 	beq.w	810e782 <HAL_RCC_OscConfig+0x2a6>
      __HAL_RCC_LSI_ENABLE();
 810e632:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 810e634:	f043 0301 	orr.w	r3, r3, #1
 810e638:	676b      	str	r3, [r5, #116]	; 0x74
      tickstart = HAL_GetTick();
 810e63a:	f7fa fd77 	bl	810912c <HAL_GetTick>
 810e63e:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 810e640:	e005      	b.n	810e64e <HAL_RCC_OscConfig+0x172>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 810e642:	f7fa fd73 	bl	810912c <HAL_GetTick>
 810e646:	1b80      	subs	r0, r0, r6
 810e648:	2802      	cmp	r0, #2
 810e64a:	f200 8107 	bhi.w	810e85c <HAL_RCC_OscConfig+0x380>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 810e64e:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 810e650:	079b      	lsls	r3, r3, #30
 810e652:	d5f6      	bpl.n	810e642 <HAL_RCC_OscConfig+0x166>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 810e654:	6823      	ldr	r3, [r4, #0]
 810e656:	075e      	lsls	r6, r3, #29
 810e658:	d4ba      	bmi.n	810e5d0 <HAL_RCC_OscConfig+0xf4>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 810e65a:	69a0      	ldr	r0, [r4, #24]
 810e65c:	2802      	cmp	r0, #2
 810e65e:	f200 80bd 	bhi.w	810e7dc <HAL_RCC_OscConfig+0x300>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 810e662:	2800      	cmp	r0, #0
 810e664:	d064      	beq.n	810e730 <HAL_RCC_OscConfig+0x254>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 810e666:	4d4b      	ldr	r5, [pc, #300]	; (810e794 <HAL_RCC_OscConfig+0x2b8>)
 810e668:	68ab      	ldr	r3, [r5, #8]
 810e66a:	f003 030c 	and.w	r3, r3, #12
 810e66e:	2b08      	cmp	r3, #8
 810e670:	f000 8158 	beq.w	810e924 <HAL_RCC_OscConfig+0x448>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 810e674:	2802      	cmp	r0, #2
 810e676:	f040 81ae 	bne.w	810e9d6 <HAL_RCC_OscConfig+0x4fa>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 810e67a:	69e3      	ldr	r3, [r4, #28]
 810e67c:	f433 0380 	bics.w	r3, r3, #4194304	; 0x400000
 810e680:	f040 81a3 	bne.w	810e9ca <HAL_RCC_OscConfig+0x4ee>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 810e684:	6a23      	ldr	r3, [r4, #32]
 810e686:	3b02      	subs	r3, #2
 810e688:	2b3d      	cmp	r3, #61	; 0x3d
 810e68a:	f200 8198 	bhi.w	810e9be <HAL_RCC_OscConfig+0x4e2>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 810e68e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 810e690:	3b32      	subs	r3, #50	; 0x32
 810e692:	f5b3 7fbf 	cmp.w	r3, #382	; 0x17e
 810e696:	f200 818c 	bhi.w	810e9b2 <HAL_RCC_OscConfig+0x4d6>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 810e69a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 810e69c:	2b08      	cmp	r3, #8
 810e69e:	f200 8172 	bhi.w	810e986 <HAL_RCC_OscConfig+0x4aa>
 810e6a2:	f44f 72aa 	mov.w	r2, #340	; 0x154
 810e6a6:	fa22 f303 	lsr.w	r3, r2, r3
 810e6aa:	07d8      	lsls	r0, r3, #31
 810e6ac:	f140 816b 	bpl.w	810e986 <HAL_RCC_OscConfig+0x4aa>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 810e6b0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 810e6b2:	3b02      	subs	r3, #2
 810e6b4:	2b0d      	cmp	r3, #13
 810e6b6:	f200 81a8 	bhi.w	810ea0a <HAL_RCC_OscConfig+0x52e>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 810e6ba:	6b23      	ldr	r3, [r4, #48]	; 0x30
 810e6bc:	3b02      	subs	r3, #2
 810e6be:	2b05      	cmp	r3, #5
 810e6c0:	f200 819d 	bhi.w	810e9fe <HAL_RCC_OscConfig+0x522>
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 810e6c4:	4d33      	ldr	r5, [pc, #204]	; (810e794 <HAL_RCC_OscConfig+0x2b8>)
 810e6c6:	682b      	ldr	r3, [r5, #0]
 810e6c8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 810e6cc:	602b      	str	r3, [r5, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 810e6ce:	f7fa fd2d 	bl	810912c <HAL_GetTick>
 810e6d2:	4606      	mov	r6, r0

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 810e6d4:	e005      	b.n	810e6e2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 810e6d6:	f7fa fd29 	bl	810912c <HAL_GetTick>
 810e6da:	1b80      	subs	r0, r0, r6
 810e6dc:	2802      	cmp	r0, #2
 810e6de:	f200 80bd 	bhi.w	810e85c <HAL_RCC_OscConfig+0x380>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 810e6e2:	682b      	ldr	r3, [r5, #0]
 810e6e4:	0199      	lsls	r1, r3, #6
 810e6e6:	d4f6      	bmi.n	810e6d6 <HAL_RCC_OscConfig+0x1fa>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 810e6e8:	e9d4 3107 	ldrd	r3, r1, [r4, #28]
 810e6ec:	6a62      	ldr	r2, [r4, #36]	; 0x24
 810e6ee:	430b      	orrs	r3, r1
 810e6f0:	6b21      	ldr	r1, [r4, #48]	; 0x30

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 810e6f2:	4e28      	ldr	r6, [pc, #160]	; (810e794 <HAL_RCC_OscConfig+0x2b8>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 810e6f4:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 810e6f8:	e9d4 200a 	ldrd	r2, r0, [r4, #40]	; 0x28
 810e6fc:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 810e700:	0852      	lsrs	r2, r2, #1
 810e702:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 810e706:	3a01      	subs	r2, #1
 810e708:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 810e70c:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 810e70e:	682b      	ldr	r3, [r5, #0]
 810e710:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 810e714:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 810e716:	f7fa fd09 	bl	810912c <HAL_GetTick>
 810e71a:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 810e71c:	e005      	b.n	810e72a <HAL_RCC_OscConfig+0x24e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 810e71e:	f7fa fd05 	bl	810912c <HAL_GetTick>
 810e722:	1b00      	subs	r0, r0, r4
 810e724:	2802      	cmp	r0, #2
 810e726:	f200 8099 	bhi.w	810e85c <HAL_RCC_OscConfig+0x380>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 810e72a:	6833      	ldr	r3, [r6, #0]
 810e72c:	019a      	lsls	r2, r3, #6
 810e72e:	d5f6      	bpl.n	810e71e <HAL_RCC_OscConfig+0x242>
      {
        return HAL_ERROR;
      }
    }
  }
  return HAL_OK;
 810e730:	2000      	movs	r0, #0
}
 810e732:	b002      	add	sp, #8
 810e734:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 810e738:	f240 1163 	movw	r1, #355	; 0x163
 810e73c:	4816      	ldr	r0, [pc, #88]	; (810e798 <HAL_RCC_OscConfig+0x2bc>)
 810e73e:	f7f7 f897 	bl	8105870 <assert_failed>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 810e742:	6823      	ldr	r3, [r4, #0]
 810e744:	e6d5      	b.n	810e4f2 <HAL_RCC_OscConfig+0x16>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 810e746:	685b      	ldr	r3, [r3, #4]
 810e748:	025e      	lsls	r6, r3, #9
 810e74a:	f53f af1f 	bmi.w	810e58c <HAL_RCC_OscConfig+0xb0>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 810e74e:	4b11      	ldr	r3, [pc, #68]	; (810e794 <HAL_RCC_OscConfig+0x2b8>)
 810e750:	681b      	ldr	r3, [r3, #0]
 810e752:	079d      	lsls	r5, r3, #30
 810e754:	d565      	bpl.n	810e822 <HAL_RCC_OscConfig+0x346>
 810e756:	68e3      	ldr	r3, [r4, #12]
 810e758:	2b01      	cmp	r3, #1
 810e75a:	d062      	beq.n	810e822 <HAL_RCC_OscConfig+0x346>
        return HAL_ERROR;
 810e75c:	2001      	movs	r0, #1
}
 810e75e:	b002      	add	sp, #8
 810e760:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 810e764:	f240 119b 	movw	r1, #411	; 0x19b
 810e768:	480b      	ldr	r0, [pc, #44]	; (810e798 <HAL_RCC_OscConfig+0x2bc>)
 810e76a:	f7f7 f881 	bl	8105870 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 810e76e:	6923      	ldr	r3, [r4, #16]
 810e770:	2b1f      	cmp	r3, #31
 810e772:	f67f aeff 	bls.w	810e574 <HAL_RCC_OscConfig+0x98>
 810e776:	f44f 71ce 	mov.w	r1, #412	; 0x19c
 810e77a:	4807      	ldr	r0, [pc, #28]	; (810e798 <HAL_RCC_OscConfig+0x2bc>)
 810e77c:	f7f7 f878 	bl	8105870 <assert_failed>
 810e780:	e6f8      	b.n	810e574 <HAL_RCC_OscConfig+0x98>
      __HAL_RCC_LSI_DISABLE();
 810e782:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 810e784:	f023 0301 	bic.w	r3, r3, #1
 810e788:	676b      	str	r3, [r5, #116]	; 0x74
      tickstart = HAL_GetTick();
 810e78a:	f7fa fccf 	bl	810912c <HAL_GetTick>
 810e78e:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 810e790:	e00b      	b.n	810e7aa <HAL_RCC_OscConfig+0x2ce>
 810e792:	bf00      	nop
 810e794:	40023800 	.word	0x40023800
 810e798:	0812dff0 	.word	0x0812dff0
 810e79c:	40007000 	.word	0x40007000
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 810e7a0:	f7fa fcc4 	bl	810912c <HAL_GetTick>
 810e7a4:	1b80      	subs	r0, r0, r6
 810e7a6:	2802      	cmp	r0, #2
 810e7a8:	d858      	bhi.n	810e85c <HAL_RCC_OscConfig+0x380>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 810e7aa:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 810e7ac:	079f      	lsls	r7, r3, #30
 810e7ae:	d4f7      	bmi.n	810e7a0 <HAL_RCC_OscConfig+0x2c4>
 810e7b0:	e750      	b.n	810e654 <HAL_RCC_OscConfig+0x178>
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 810e7b2:	f44f 71ee 	mov.w	r1, #476	; 0x1dc
 810e7b6:	4898      	ldr	r0, [pc, #608]	; (810ea18 <HAL_RCC_OscConfig+0x53c>)
 810e7b8:	f7f7 f85a 	bl	8105870 <assert_failed>
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 810e7bc:	6963      	ldr	r3, [r4, #20]
      __HAL_RCC_LSI_ENABLE();
 810e7be:	4d97      	ldr	r5, [pc, #604]	; (810ea1c <HAL_RCC_OscConfig+0x540>)
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 810e7c0:	2b00      	cmp	r3, #0
 810e7c2:	d0de      	beq.n	810e782 <HAL_RCC_OscConfig+0x2a6>
 810e7c4:	e735      	b.n	810e632 <HAL_RCC_OscConfig+0x156>
      __HAL_RCC_PWR_CLK_ENABLE();
 810e7c6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
      pwrclkchanged = SET;
 810e7c8:	2501      	movs	r5, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 810e7ca:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 810e7ce:	641a      	str	r2, [r3, #64]	; 0x40
 810e7d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810e7d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 810e7d6:	9301      	str	r3, [sp, #4]
 810e7d8:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 810e7da:	e709      	b.n	810e5f0 <HAL_RCC_OscConfig+0x114>
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 810e7dc:	488e      	ldr	r0, [pc, #568]	; (810ea18 <HAL_RCC_OscConfig+0x53c>)
 810e7de:	f240 214a 	movw	r1, #586	; 0x24a
 810e7e2:	f7f7 f845 	bl	8105870 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 810e7e6:	69a0      	ldr	r0, [r4, #24]
 810e7e8:	2800      	cmp	r0, #0
 810e7ea:	f47f af3c 	bne.w	810e666 <HAL_RCC_OscConfig+0x18a>
 810e7ee:	e79f      	b.n	810e730 <HAL_RCC_OscConfig+0x254>
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 810e7f0:	f240 1169 	movw	r1, #361	; 0x169
 810e7f4:	4888      	ldr	r0, [pc, #544]	; (810ea18 <HAL_RCC_OscConfig+0x53c>)
 810e7f6:	f7f7 f83b 	bl	8105870 <assert_failed>
 810e7fa:	e684      	b.n	810e506 <HAL_RCC_OscConfig+0x2a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 810e7fc:	4a87      	ldr	r2, [pc, #540]	; (810ea1c <HAL_RCC_OscConfig+0x540>)
 810e7fe:	6813      	ldr	r3, [r2, #0]
 810e800:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 810e804:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 810e806:	f7fa fc91 	bl	810912c <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 810e80a:	4e84      	ldr	r6, [pc, #528]	; (810ea1c <HAL_RCC_OscConfig+0x540>)
        tickstart = HAL_GetTick();
 810e80c:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 810e80e:	e004      	b.n	810e81a <HAL_RCC_OscConfig+0x33e>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 810e810:	f7fa fc8c 	bl	810912c <HAL_GetTick>
 810e814:	1b40      	subs	r0, r0, r5
 810e816:	2864      	cmp	r0, #100	; 0x64
 810e818:	d820      	bhi.n	810e85c <HAL_RCC_OscConfig+0x380>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 810e81a:	6833      	ldr	r3, [r6, #0]
 810e81c:	039a      	lsls	r2, r3, #14
 810e81e:	d5f7      	bpl.n	810e810 <HAL_RCC_OscConfig+0x334>
 810e820:	e69d      	b.n	810e55e <HAL_RCC_OscConfig+0x82>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 810e822:	4a7e      	ldr	r2, [pc, #504]	; (810ea1c <HAL_RCC_OscConfig+0x540>)
 810e824:	6921      	ldr	r1, [r4, #16]
 810e826:	6813      	ldr	r3, [r2, #0]
 810e828:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 810e82c:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 810e830:	6013      	str	r3, [r2, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 810e832:	6823      	ldr	r3, [r4, #0]
 810e834:	071a      	lsls	r2, r3, #28
 810e836:	f57f aec9 	bpl.w	810e5cc <HAL_RCC_OscConfig+0xf0>
 810e83a:	e6f2      	b.n	810e622 <HAL_RCC_OscConfig+0x146>
      PWR->CR1 |= PWR_CR1_DBP;
 810e83c:	6833      	ldr	r3, [r6, #0]
 810e83e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 810e842:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 810e844:	f7fa fc72 	bl	810912c <HAL_GetTick>
 810e848:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 810e84a:	6833      	ldr	r3, [r6, #0]
 810e84c:	05d9      	lsls	r1, r3, #23
 810e84e:	f53f aed4 	bmi.w	810e5fa <HAL_RCC_OscConfig+0x11e>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 810e852:	f7fa fc6b 	bl	810912c <HAL_GetTick>
 810e856:	1bc0      	subs	r0, r0, r7
 810e858:	2864      	cmp	r0, #100	; 0x64
 810e85a:	d9f6      	bls.n	810e84a <HAL_RCC_OscConfig+0x36e>
            return HAL_TIMEOUT;
 810e85c:	2003      	movs	r0, #3
}
 810e85e:	b002      	add	sp, #8
 810e860:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 810e864:	4d6d      	ldr	r5, [pc, #436]	; (810ea1c <HAL_RCC_OscConfig+0x540>)
 810e866:	682b      	ldr	r3, [r5, #0]
 810e868:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 810e86c:	602b      	str	r3, [r5, #0]
 810e86e:	682b      	ldr	r3, [r5, #0]
 810e870:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 810e874:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 810e876:	f7fa fc59 	bl	810912c <HAL_GetTick>
 810e87a:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 810e87c:	e004      	b.n	810e888 <HAL_RCC_OscConfig+0x3ac>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 810e87e:	f7fa fc55 	bl	810912c <HAL_GetTick>
 810e882:	1b80      	subs	r0, r0, r6
 810e884:	2864      	cmp	r0, #100	; 0x64
 810e886:	d8e9      	bhi.n	810e85c <HAL_RCC_OscConfig+0x380>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 810e888:	682b      	ldr	r3, [r5, #0]
 810e88a:	039b      	lsls	r3, r3, #14
 810e88c:	d4f7      	bmi.n	810e87e <HAL_RCC_OscConfig+0x3a2>
 810e88e:	e666      	b.n	810e55e <HAL_RCC_OscConfig+0x82>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 810e890:	4e62      	ldr	r6, [pc, #392]	; (810ea1c <HAL_RCC_OscConfig+0x540>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 810e892:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 810e896:	6f33      	ldr	r3, [r6, #112]	; 0x70
 810e898:	f023 0301 	bic.w	r3, r3, #1
 810e89c:	6733      	str	r3, [r6, #112]	; 0x70
 810e89e:	6f33      	ldr	r3, [r6, #112]	; 0x70
 810e8a0:	f023 0304 	bic.w	r3, r3, #4
 810e8a4:	6733      	str	r3, [r6, #112]	; 0x70
      tickstart = HAL_GetTick();
 810e8a6:	f7fa fc41 	bl	810912c <HAL_GetTick>
 810e8aa:	4607      	mov	r7, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 810e8ac:	e004      	b.n	810e8b8 <HAL_RCC_OscConfig+0x3dc>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 810e8ae:	f7fa fc3d 	bl	810912c <HAL_GetTick>
 810e8b2:	1bc0      	subs	r0, r0, r7
 810e8b4:	4540      	cmp	r0, r8
 810e8b6:	d8d1      	bhi.n	810e85c <HAL_RCC_OscConfig+0x380>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 810e8b8:	6f33      	ldr	r3, [r6, #112]	; 0x70
 810e8ba:	079b      	lsls	r3, r3, #30
 810e8bc:	d4f7      	bmi.n	810e8ae <HAL_RCC_OscConfig+0x3d2>
    if (pwrclkchanged == SET)
 810e8be:	2d00      	cmp	r5, #0
 810e8c0:	f43f aecb 	beq.w	810e65a <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_PWR_CLK_DISABLE();
 810e8c4:	4a55      	ldr	r2, [pc, #340]	; (810ea1c <HAL_RCC_OscConfig+0x540>)
 810e8c6:	6c13      	ldr	r3, [r2, #64]	; 0x40
 810e8c8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 810e8cc:	6413      	str	r3, [r2, #64]	; 0x40
 810e8ce:	e6c4      	b.n	810e65a <HAL_RCC_OscConfig+0x17e>
        __HAL_RCC_HSI_DISABLE();
 810e8d0:	682b      	ldr	r3, [r5, #0]
 810e8d2:	f023 0301 	bic.w	r3, r3, #1
 810e8d6:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 810e8d8:	f7fa fc28 	bl	810912c <HAL_GetTick>
 810e8dc:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 810e8de:	e004      	b.n	810e8ea <HAL_RCC_OscConfig+0x40e>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 810e8e0:	f7fa fc24 	bl	810912c <HAL_GetTick>
 810e8e4:	1b80      	subs	r0, r0, r6
 810e8e6:	2802      	cmp	r0, #2
 810e8e8:	d8b8      	bhi.n	810e85c <HAL_RCC_OscConfig+0x380>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 810e8ea:	682b      	ldr	r3, [r5, #0]
 810e8ec:	0799      	lsls	r1, r3, #30
 810e8ee:	d4f7      	bmi.n	810e8e0 <HAL_RCC_OscConfig+0x404>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 810e8f0:	6823      	ldr	r3, [r4, #0]
 810e8f2:	e669      	b.n	810e5c8 <HAL_RCC_OscConfig+0xec>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 810e8f4:	4a49      	ldr	r2, [pc, #292]	; (810ea1c <HAL_RCC_OscConfig+0x540>)
 810e8f6:	6f13      	ldr	r3, [r2, #112]	; 0x70
 810e8f8:	f043 0301 	orr.w	r3, r3, #1
 810e8fc:	6713      	str	r3, [r2, #112]	; 0x70
      tickstart = HAL_GetTick();
 810e8fe:	f7fa fc15 	bl	810912c <HAL_GetTick>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 810e902:	4f46      	ldr	r7, [pc, #280]	; (810ea1c <HAL_RCC_OscConfig+0x540>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 810e904:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 810e908:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 810e90a:	e004      	b.n	810e916 <HAL_RCC_OscConfig+0x43a>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 810e90c:	f7fa fc0e 	bl	810912c <HAL_GetTick>
 810e910:	1b80      	subs	r0, r0, r6
 810e912:	4540      	cmp	r0, r8
 810e914:	d8a2      	bhi.n	810e85c <HAL_RCC_OscConfig+0x380>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 810e916:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 810e918:	079a      	lsls	r2, r3, #30
 810e91a:	d5f7      	bpl.n	810e90c <HAL_RCC_OscConfig+0x430>
    if (pwrclkchanged == SET)
 810e91c:	2d00      	cmp	r5, #0
 810e91e:	f43f ae9c 	beq.w	810e65a <HAL_RCC_OscConfig+0x17e>
 810e922:	e7cf      	b.n	810e8c4 <HAL_RCC_OscConfig+0x3e8>
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 810e924:	2801      	cmp	r0, #1
      pll_config = RCC->PLLCFGR;
 810e926:	686a      	ldr	r2, [r5, #4]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 810e928:	f43f af03 	beq.w	810e732 <HAL_RCC_OscConfig+0x256>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 810e92c:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 810e930:	69e1      	ldr	r1, [r4, #28]
 810e932:	428b      	cmp	r3, r1
 810e934:	f47f af12 	bne.w	810e75c <HAL_RCC_OscConfig+0x280>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 810e938:	f002 033f 	and.w	r3, r2, #63	; 0x3f
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 810e93c:	6a21      	ldr	r1, [r4, #32]
 810e93e:	428b      	cmp	r3, r1
 810e940:	f47f af0c 	bne.w	810e75c <HAL_RCC_OscConfig+0x280>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 810e944:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 810e948:	6a61      	ldr	r1, [r4, #36]	; 0x24
 810e94a:	4013      	ands	r3, r2
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 810e94c:	ebb3 1f81 	cmp.w	r3, r1, lsl #6
 810e950:	f47f af04 	bne.w	810e75c <HAL_RCC_OscConfig+0x280>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 810e954:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 810e956:	f402 3140 	and.w	r1, r2, #196608	; 0x30000
 810e95a:	085b      	lsrs	r3, r3, #1
 810e95c:	3b01      	subs	r3, #1
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 810e95e:	ebb1 4f03 	cmp.w	r1, r3, lsl #16
 810e962:	f47f aefb 	bne.w	810e75c <HAL_RCC_OscConfig+0x280>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 810e966:	f002 6370 	and.w	r3, r2, #251658240	; 0xf000000
 810e96a:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 810e96c:	ebb3 6f01 	cmp.w	r3, r1, lsl #24
 810e970:	f47f aef4 	bne.w	810e75c <HAL_RCC_OscConfig+0x280>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 810e974:	6b23      	ldr	r3, [r4, #48]	; 0x30
 810e976:	f002 42e0 	and.w	r2, r2, #1879048192	; 0x70000000
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 810e97a:	ebb2 7f03 	cmp.w	r2, r3, lsl #28
  return HAL_OK;
 810e97e:	bf14      	ite	ne
 810e980:	2001      	movne	r0, #1
 810e982:	2000      	moveq	r0, #0
 810e984:	e6d5      	b.n	810e732 <HAL_RCC_OscConfig+0x256>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 810e986:	f240 2156 	movw	r1, #598	; 0x256
 810e98a:	4823      	ldr	r0, [pc, #140]	; (810ea18 <HAL_RCC_OscConfig+0x53c>)
 810e98c:	f7f6 ff70 	bl	8105870 <assert_failed>
 810e990:	e68e      	b.n	810e6b0 <HAL_RCC_OscConfig+0x1d4>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 810e992:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 810e996:	601a      	str	r2, [r3, #0]
 810e998:	681a      	ldr	r2, [r3, #0]
 810e99a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 810e99e:	601a      	str	r2, [r3, #0]
 810e9a0:	e731      	b.n	810e806 <HAL_RCC_OscConfig+0x32a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 810e9a2:	f042 0204 	orr.w	r2, r2, #4
 810e9a6:	671a      	str	r2, [r3, #112]	; 0x70
 810e9a8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 810e9aa:	f042 0201 	orr.w	r2, r2, #1
 810e9ae:	671a      	str	r2, [r3, #112]	; 0x70
 810e9b0:	e7a5      	b.n	810e8fe <HAL_RCC_OscConfig+0x422>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 810e9b2:	f240 2155 	movw	r1, #597	; 0x255
 810e9b6:	4818      	ldr	r0, [pc, #96]	; (810ea18 <HAL_RCC_OscConfig+0x53c>)
 810e9b8:	f7f6 ff5a 	bl	8105870 <assert_failed>
 810e9bc:	e66d      	b.n	810e69a <HAL_RCC_OscConfig+0x1be>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 810e9be:	f44f 7115 	mov.w	r1, #596	; 0x254
 810e9c2:	4815      	ldr	r0, [pc, #84]	; (810ea18 <HAL_RCC_OscConfig+0x53c>)
 810e9c4:	f7f6 ff54 	bl	8105870 <assert_failed>
 810e9c8:	e661      	b.n	810e68e <HAL_RCC_OscConfig+0x1b2>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 810e9ca:	f240 2153 	movw	r1, #595	; 0x253
 810e9ce:	4812      	ldr	r0, [pc, #72]	; (810ea18 <HAL_RCC_OscConfig+0x53c>)
 810e9d0:	f7f6 ff4e 	bl	8105870 <assert_failed>
 810e9d4:	e656      	b.n	810e684 <HAL_RCC_OscConfig+0x1a8>
        __HAL_RCC_PLL_DISABLE();
 810e9d6:	682b      	ldr	r3, [r5, #0]
 810e9d8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 810e9dc:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 810e9de:	f7fa fba5 	bl	810912c <HAL_GetTick>
 810e9e2:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 810e9e4:	e005      	b.n	810e9f2 <HAL_RCC_OscConfig+0x516>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 810e9e6:	f7fa fba1 	bl	810912c <HAL_GetTick>
 810e9ea:	1b00      	subs	r0, r0, r4
 810e9ec:	2802      	cmp	r0, #2
 810e9ee:	f63f af35 	bhi.w	810e85c <HAL_RCC_OscConfig+0x380>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 810e9f2:	682b      	ldr	r3, [r5, #0]
 810e9f4:	019b      	lsls	r3, r3, #6
 810e9f6:	d4f6      	bmi.n	810e9e6 <HAL_RCC_OscConfig+0x50a>
 810e9f8:	e69a      	b.n	810e730 <HAL_RCC_OscConfig+0x254>
    return HAL_ERROR;
 810e9fa:	2001      	movs	r0, #1
}
 810e9fc:	4770      	bx	lr
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 810e9fe:	f240 2159 	movw	r1, #601	; 0x259
 810ea02:	4805      	ldr	r0, [pc, #20]	; (810ea18 <HAL_RCC_OscConfig+0x53c>)
 810ea04:	f7f6 ff34 	bl	8105870 <assert_failed>
 810ea08:	e65c      	b.n	810e6c4 <HAL_RCC_OscConfig+0x1e8>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 810ea0a:	f240 2157 	movw	r1, #599	; 0x257
 810ea0e:	4802      	ldr	r0, [pc, #8]	; (810ea18 <HAL_RCC_OscConfig+0x53c>)
 810ea10:	f7f6 ff2e 	bl	8105870 <assert_failed>
 810ea14:	e651      	b.n	810e6ba <HAL_RCC_OscConfig+0x1de>
 810ea16:	bf00      	nop
 810ea18:	0812dff0 	.word	0x0812dff0
 810ea1c:	40023800 	.word	0x40023800

0810ea20 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
  uint32_t sysclockfreq = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 810ea20:	4916      	ldr	r1, [pc, #88]	; (810ea7c <HAL_RCC_GetSysClockFreq+0x5c>)
{
 810ea22:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 810ea24:	688b      	ldr	r3, [r1, #8]
 810ea26:	f003 030c 	and.w	r3, r3, #12
 810ea2a:	2b04      	cmp	r3, #4
 810ea2c:	d01b      	beq.n	810ea66 <HAL_RCC_GetSysClockFreq+0x46>
 810ea2e:	2b08      	cmp	r3, #8
 810ea30:	d117      	bne.n	810ea62 <HAL_RCC_GetSysClockFreq+0x42>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 810ea32:	684a      	ldr	r2, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 810ea34:	684b      	ldr	r3, [r1, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 810ea36:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 810ea3a:	6849      	ldr	r1, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 810ea3c:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
 810ea40:	d113      	bne.n	810ea6a <HAL_RCC_GetSysClockFreq+0x4a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 810ea42:	480f      	ldr	r0, [pc, #60]	; (810ea80 <HAL_RCC_GetSysClockFreq+0x60>)
 810ea44:	f3c1 1188 	ubfx	r1, r1, #6, #9
 810ea48:	fba1 0100 	umull	r0, r1, r1, r0
 810ea4c:	f7f1 fcb0 	bl	81003b0 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 810ea50:	4b0a      	ldr	r3, [pc, #40]	; (810ea7c <HAL_RCC_GetSysClockFreq+0x5c>)
 810ea52:	685b      	ldr	r3, [r3, #4]
 810ea54:	f3c3 4301 	ubfx	r3, r3, #16, #2
 810ea58:	3301      	adds	r3, #1
 810ea5a:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco / pllp;
 810ea5c:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 810ea60:	bd08      	pop	{r3, pc}
      sysclockfreq = HSI_VALUE;
 810ea62:	4807      	ldr	r0, [pc, #28]	; (810ea80 <HAL_RCC_GetSysClockFreq+0x60>)
}
 810ea64:	bd08      	pop	{r3, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 810ea66:	4807      	ldr	r0, [pc, #28]	; (810ea84 <HAL_RCC_GetSysClockFreq+0x64>)
}
 810ea68:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 810ea6a:	4806      	ldr	r0, [pc, #24]	; (810ea84 <HAL_RCC_GetSysClockFreq+0x64>)
 810ea6c:	f3c1 1188 	ubfx	r1, r1, #6, #9
 810ea70:	2300      	movs	r3, #0
 810ea72:	fba1 0100 	umull	r0, r1, r1, r0
 810ea76:	f7f1 fc9b 	bl	81003b0 <__aeabi_uldivmod>
 810ea7a:	e7e9      	b.n	810ea50 <HAL_RCC_GetSysClockFreq+0x30>
 810ea7c:	40023800 	.word	0x40023800
 810ea80:	00f42400 	.word	0x00f42400
 810ea84:	007a1200 	.word	0x007a1200

0810ea88 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 810ea88:	2800      	cmp	r0, #0
 810ea8a:	f000 80f6 	beq.w	810ec7a <HAL_RCC_ClockConfig+0x1f2>
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 810ea8e:	6803      	ldr	r3, [r0, #0]
 810ea90:	3b01      	subs	r3, #1
 810ea92:	2b0e      	cmp	r3, #14
{
 810ea94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810ea98:	4604      	mov	r4, r0
 810ea9a:	460d      	mov	r5, r1
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 810ea9c:	f200 80d6 	bhi.w	810ec4c <HAL_RCC_ClockConfig+0x1c4>
  assert_param(IS_FLASH_LATENCY(FLatency));
 810eaa0:	2d0f      	cmp	r5, #15
 810eaa2:	f200 80c3 	bhi.w	810ec2c <HAL_RCC_ClockConfig+0x1a4>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 810eaa6:	4a81      	ldr	r2, [pc, #516]	; (810ecac <HAL_RCC_ClockConfig+0x224>)
 810eaa8:	6813      	ldr	r3, [r2, #0]
 810eaaa:	f003 030f 	and.w	r3, r3, #15
 810eaae:	42ab      	cmp	r3, r5
 810eab0:	d36f      	bcc.n	810eb92 <HAL_RCC_ClockConfig+0x10a>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 810eab2:	6823      	ldr	r3, [r4, #0]
 810eab4:	0798      	lsls	r0, r3, #30
 810eab6:	d530      	bpl.n	810eb1a <HAL_RCC_ClockConfig+0x92>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 810eab8:	0759      	lsls	r1, r3, #29
 810eaba:	d504      	bpl.n	810eac6 <HAL_RCC_ClockConfig+0x3e>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 810eabc:	497c      	ldr	r1, [pc, #496]	; (810ecb0 <HAL_RCC_ClockConfig+0x228>)
 810eabe:	688a      	ldr	r2, [r1, #8]
 810eac0:	f442 52e0 	orr.w	r2, r2, #7168	; 0x1c00
 810eac4:	608a      	str	r2, [r1, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 810eac6:	071a      	lsls	r2, r3, #28
 810eac8:	d504      	bpl.n	810ead4 <HAL_RCC_ClockConfig+0x4c>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 810eaca:	4979      	ldr	r1, [pc, #484]	; (810ecb0 <HAL_RCC_ClockConfig+0x228>)
 810eacc:	688a      	ldr	r2, [r1, #8]
 810eace:	f442 4260 	orr.w	r2, r2, #57344	; 0xe000
 810ead2:	608a      	str	r2, [r1, #8]
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 810ead4:	68a1      	ldr	r1, [r4, #8]
 810ead6:	f021 0220 	bic.w	r2, r1, #32
 810eada:	f021 0080 	bic.w	r0, r1, #128	; 0x80
 810eade:	2a90      	cmp	r2, #144	; 0x90
 810eae0:	bf18      	it	ne
 810eae2:	2800      	cmpne	r0, #0
 810eae4:	f021 0040 	bic.w	r0, r1, #64	; 0x40
 810eae8:	bf14      	ite	ne
 810eaea:	2201      	movne	r2, #1
 810eaec:	2200      	moveq	r2, #0
 810eaee:	29f0      	cmp	r1, #240	; 0xf0
 810eaf0:	bf0c      	ite	eq
 810eaf2:	2200      	moveq	r2, #0
 810eaf4:	f002 0201 	andne.w	r2, r2, #1
 810eaf8:	28a0      	cmp	r0, #160	; 0xa0
 810eafa:	bf0c      	ite	eq
 810eafc:	2200      	moveq	r2, #0
 810eafe:	f002 0201 	andne.w	r2, r2, #1
 810eb02:	b122      	cbz	r2, 810eb0e <HAL_RCC_ClockConfig+0x86>
 810eb04:	f021 0210 	bic.w	r2, r1, #16
 810eb08:	2ac0      	cmp	r2, #192	; 0xc0
 810eb0a:	f040 80b8 	bne.w	810ec7e <HAL_RCC_ClockConfig+0x1f6>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 810eb0e:	4868      	ldr	r0, [pc, #416]	; (810ecb0 <HAL_RCC_ClockConfig+0x228>)
 810eb10:	6882      	ldr	r2, [r0, #8]
 810eb12:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 810eb16:	4311      	orrs	r1, r2
 810eb18:	6081      	str	r1, [r0, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 810eb1a:	07df      	lsls	r7, r3, #31
 810eb1c:	d526      	bpl.n	810eb6c <HAL_RCC_ClockConfig+0xe4>
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 810eb1e:	6863      	ldr	r3, [r4, #4]
 810eb20:	2b02      	cmp	r3, #2
 810eb22:	f200 80a1 	bhi.w	810ec68 <HAL_RCC_ClockConfig+0x1e0>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 810eb26:	4a62      	ldr	r2, [pc, #392]	; (810ecb0 <HAL_RCC_ClockConfig+0x228>)
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 810eb28:	2b01      	cmp	r3, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 810eb2a:	6812      	ldr	r2, [r2, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 810eb2c:	f000 8098 	beq.w	810ec60 <HAL_RCC_ClockConfig+0x1d8>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 810eb30:	2b02      	cmp	r3, #2
 810eb32:	f000 8091 	beq.w	810ec58 <HAL_RCC_ClockConfig+0x1d0>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 810eb36:	0791      	lsls	r1, r2, #30
 810eb38:	d528      	bpl.n	810eb8c <HAL_RCC_ClockConfig+0x104>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 810eb3a:	4e5d      	ldr	r6, [pc, #372]	; (810ecb0 <HAL_RCC_ClockConfig+0x228>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 810eb3c:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 810eb40:	68b2      	ldr	r2, [r6, #8]
 810eb42:	f022 0203 	bic.w	r2, r2, #3
 810eb46:	4313      	orrs	r3, r2
 810eb48:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 810eb4a:	f7fa faef 	bl	810912c <HAL_GetTick>
 810eb4e:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 810eb50:	e005      	b.n	810eb5e <HAL_RCC_ClockConfig+0xd6>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 810eb52:	f7fa faeb 	bl	810912c <HAL_GetTick>
 810eb56:	1bc0      	subs	r0, r0, r7
 810eb58:	4540      	cmp	r0, r8
 810eb5a:	f200 808c 	bhi.w	810ec76 <HAL_RCC_ClockConfig+0x1ee>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 810eb5e:	68b3      	ldr	r3, [r6, #8]
 810eb60:	6862      	ldr	r2, [r4, #4]
 810eb62:	f003 030c 	and.w	r3, r3, #12
 810eb66:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 810eb6a:	d1f2      	bne.n	810eb52 <HAL_RCC_ClockConfig+0xca>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 810eb6c:	4a4f      	ldr	r2, [pc, #316]	; (810ecac <HAL_RCC_ClockConfig+0x224>)
 810eb6e:	6813      	ldr	r3, [r2, #0]
 810eb70:	f003 030f 	and.w	r3, r3, #15
 810eb74:	42ab      	cmp	r3, r5
 810eb76:	d91a      	bls.n	810ebae <HAL_RCC_ClockConfig+0x126>
    __HAL_FLASH_SET_LATENCY(FLatency);
 810eb78:	6813      	ldr	r3, [r2, #0]
 810eb7a:	f023 030f 	bic.w	r3, r3, #15
 810eb7e:	432b      	orrs	r3, r5
 810eb80:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 810eb82:	6813      	ldr	r3, [r2, #0]
 810eb84:	f003 030f 	and.w	r3, r3, #15
 810eb88:	42ab      	cmp	r3, r5
 810eb8a:	d010      	beq.n	810ebae <HAL_RCC_ClockConfig+0x126>
    return HAL_ERROR;
 810eb8c:	2001      	movs	r0, #1
}
 810eb8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 810eb92:	6813      	ldr	r3, [r2, #0]
 810eb94:	f023 030f 	bic.w	r3, r3, #15
 810eb98:	432b      	orrs	r3, r5
 810eb9a:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 810eb9c:	6813      	ldr	r3, [r2, #0]
 810eb9e:	f003 030f 	and.w	r3, r3, #15
 810eba2:	42ab      	cmp	r3, r5
 810eba4:	d1f2      	bne.n	810eb8c <HAL_RCC_ClockConfig+0x104>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 810eba6:	6823      	ldr	r3, [r4, #0]
 810eba8:	0798      	lsls	r0, r3, #30
 810ebaa:	d485      	bmi.n	810eab8 <HAL_RCC_ClockConfig+0x30>
 810ebac:	e7b5      	b.n	810eb1a <HAL_RCC_ClockConfig+0x92>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 810ebae:	6823      	ldr	r3, [r4, #0]
 810ebb0:	075a      	lsls	r2, r3, #29
 810ebb2:	d512      	bpl.n	810ebda <HAL_RCC_ClockConfig+0x152>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 810ebb4:	68e1      	ldr	r1, [r4, #12]
 810ebb6:	f421 5280 	bic.w	r2, r1, #4096	; 0x1000
 810ebba:	f421 6000 	bic.w	r0, r1, #2048	; 0x800
 810ebbe:	f5b0 5fa0 	cmp.w	r0, #5120	; 0x1400
 810ebc2:	bf18      	it	ne
 810ebc4:	2a00      	cmpne	r2, #0
 810ebc6:	d002      	beq.n	810ebce <HAL_RCC_ClockConfig+0x146>
 810ebc8:	f5b1 5fc0 	cmp.w	r1, #6144	; 0x1800
 810ebcc:	d15f      	bne.n	810ec8e <HAL_RCC_ClockConfig+0x206>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 810ebce:	4838      	ldr	r0, [pc, #224]	; (810ecb0 <HAL_RCC_ClockConfig+0x228>)
 810ebd0:	6882      	ldr	r2, [r0, #8]
 810ebd2:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 810ebd6:	430a      	orrs	r2, r1
 810ebd8:	6082      	str	r2, [r0, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 810ebda:	071b      	lsls	r3, r3, #28
 810ebdc:	d513      	bpl.n	810ec06 <HAL_RCC_ClockConfig+0x17e>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 810ebde:	6922      	ldr	r2, [r4, #16]
 810ebe0:	f422 6100 	bic.w	r1, r2, #2048	; 0x800
 810ebe4:	f422 5380 	bic.w	r3, r2, #4096	; 0x1000
 810ebe8:	f5b1 5fa0 	cmp.w	r1, #5120	; 0x1400
 810ebec:	bf18      	it	ne
 810ebee:	2b00      	cmpne	r3, #0
 810ebf0:	d002      	beq.n	810ebf8 <HAL_RCC_ClockConfig+0x170>
 810ebf2:	f5b2 5fc0 	cmp.w	r2, #6144	; 0x1800
 810ebf6:	d152      	bne.n	810ec9e <HAL_RCC_ClockConfig+0x216>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 810ebf8:	492d      	ldr	r1, [pc, #180]	; (810ecb0 <HAL_RCC_ClockConfig+0x228>)
 810ebfa:	688b      	ldr	r3, [r1, #8]
 810ebfc:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 810ec00:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 810ec04:	608b      	str	r3, [r1, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 810ec06:	f7ff ff0b 	bl	810ea20 <HAL_RCC_GetSysClockFreq>
 810ec0a:	4a29      	ldr	r2, [pc, #164]	; (810ecb0 <HAL_RCC_ClockConfig+0x228>)
 810ec0c:	4c29      	ldr	r4, [pc, #164]	; (810ecb4 <HAL_RCC_ClockConfig+0x22c>)
 810ec0e:	4603      	mov	r3, r0
 810ec10:	6892      	ldr	r2, [r2, #8]
  HAL_InitTick(uwTickPrio);
 810ec12:	4829      	ldr	r0, [pc, #164]	; (810ecb8 <HAL_RCC_ClockConfig+0x230>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 810ec14:	f3c2 1203 	ubfx	r2, r2, #4, #4
 810ec18:	4928      	ldr	r1, [pc, #160]	; (810ecbc <HAL_RCC_ClockConfig+0x234>)
  HAL_InitTick(uwTickPrio);
 810ec1a:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 810ec1c:	5ca2      	ldrb	r2, [r4, r2]
 810ec1e:	40d3      	lsrs	r3, r2
 810ec20:	600b      	str	r3, [r1, #0]
  HAL_InitTick(uwTickPrio);
 810ec22:	f7f9 fa23 	bl	810806c <HAL_InitTick>
  return HAL_OK;
 810ec26:	2000      	movs	r0, #0
}
 810ec28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_FLASH_LATENCY(FLatency));
 810ec2c:	f240 21de 	movw	r1, #734	; 0x2de
 810ec30:	4823      	ldr	r0, [pc, #140]	; (810ecc0 <HAL_RCC_ClockConfig+0x238>)
 810ec32:	f7f6 fe1d 	bl	8105870 <assert_failed>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 810ec36:	4b1d      	ldr	r3, [pc, #116]	; (810ecac <HAL_RCC_ClockConfig+0x224>)
      return HAL_ERROR;
 810ec38:	2001      	movs	r0, #1
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 810ec3a:	681a      	ldr	r2, [r3, #0]
    __HAL_FLASH_SET_LATENCY(FLatency);
 810ec3c:	6819      	ldr	r1, [r3, #0]
 810ec3e:	f021 010f 	bic.w	r1, r1, #15
 810ec42:	430d      	orrs	r5, r1
 810ec44:	601d      	str	r5, [r3, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 810ec46:	681b      	ldr	r3, [r3, #0]
}
 810ec48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 810ec4c:	f240 21dd 	movw	r1, #733	; 0x2dd
 810ec50:	481b      	ldr	r0, [pc, #108]	; (810ecc0 <HAL_RCC_ClockConfig+0x238>)
 810ec52:	f7f6 fe0d 	bl	8105870 <assert_failed>
 810ec56:	e723      	b.n	810eaa0 <HAL_RCC_ClockConfig+0x18>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 810ec58:	0190      	lsls	r0, r2, #6
 810ec5a:	f53f af6e 	bmi.w	810eb3a <HAL_RCC_ClockConfig+0xb2>
 810ec5e:	e795      	b.n	810eb8c <HAL_RCC_ClockConfig+0x104>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 810ec60:	0396      	lsls	r6, r2, #14
 810ec62:	f53f af6a 	bmi.w	810eb3a <HAL_RCC_ClockConfig+0xb2>
 810ec66:	e791      	b.n	810eb8c <HAL_RCC_ClockConfig+0x104>
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 810ec68:	f240 3109 	movw	r1, #777	; 0x309
 810ec6c:	4814      	ldr	r0, [pc, #80]	; (810ecc0 <HAL_RCC_ClockConfig+0x238>)
 810ec6e:	f7f6 fdff 	bl	8105870 <assert_failed>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 810ec72:	6863      	ldr	r3, [r4, #4]
 810ec74:	e757      	b.n	810eb26 <HAL_RCC_ClockConfig+0x9e>
        return HAL_TIMEOUT;
 810ec76:	2003      	movs	r0, #3
 810ec78:	e789      	b.n	810eb8e <HAL_RCC_ClockConfig+0x106>
    return HAL_ERROR;
 810ec7a:	2001      	movs	r0, #1
}
 810ec7c:	4770      	bx	lr
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 810ec7e:	f240 3102 	movw	r1, #770	; 0x302
 810ec82:	480f      	ldr	r0, [pc, #60]	; (810ecc0 <HAL_RCC_ClockConfig+0x238>)
 810ec84:	f7f6 fdf4 	bl	8105870 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 810ec88:	68a1      	ldr	r1, [r4, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 810ec8a:	6823      	ldr	r3, [r4, #0]
 810ec8c:	e73f      	b.n	810eb0e <HAL_RCC_ClockConfig+0x86>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 810ec8e:	f240 3146 	movw	r1, #838	; 0x346
 810ec92:	480b      	ldr	r0, [pc, #44]	; (810ecc0 <HAL_RCC_ClockConfig+0x238>)
 810ec94:	f7f6 fdec 	bl	8105870 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 810ec98:	68e1      	ldr	r1, [r4, #12]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 810ec9a:	6823      	ldr	r3, [r4, #0]
 810ec9c:	e797      	b.n	810ebce <HAL_RCC_ClockConfig+0x146>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 810ec9e:	f240 314d 	movw	r1, #845	; 0x34d
 810eca2:	4807      	ldr	r0, [pc, #28]	; (810ecc0 <HAL_RCC_ClockConfig+0x238>)
 810eca4:	f7f6 fde4 	bl	8105870 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 810eca8:	6922      	ldr	r2, [r4, #16]
 810ecaa:	e7a5      	b.n	810ebf8 <HAL_RCC_ClockConfig+0x170>
 810ecac:	40023c00 	.word	0x40023c00
 810ecb0:	40023800 	.word	0x40023800
 810ecb4:	0812d604 	.word	0x0812d604
 810ecb8:	200002f8 	.word	0x200002f8
 810ecbc:	20000298 	.word	0x20000298
 810ecc0:	0812dff0 	.word	0x0812dff0

0810ecc4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 810ecc4:	4b01      	ldr	r3, [pc, #4]	; (810eccc <HAL_RCC_GetHCLKFreq+0x8>)
}
 810ecc6:	6818      	ldr	r0, [r3, #0]
 810ecc8:	4770      	bx	lr
 810ecca:	bf00      	nop
 810eccc:	20000298 	.word	0x20000298

0810ecd0 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 810ecd0:	4b04      	ldr	r3, [pc, #16]	; (810ece4 <HAL_RCC_GetPCLK1Freq+0x14>)
  return SystemCoreClock;
 810ecd2:	4905      	ldr	r1, [pc, #20]	; (810ece8 <HAL_RCC_GetPCLK1Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 810ecd4:	689b      	ldr	r3, [r3, #8]
 810ecd6:	4a05      	ldr	r2, [pc, #20]	; (810ecec <HAL_RCC_GetPCLK1Freq+0x1c>)
 810ecd8:	f3c3 2382 	ubfx	r3, r3, #10, #3
 810ecdc:	6808      	ldr	r0, [r1, #0]
 810ecde:	5cd3      	ldrb	r3, [r2, r3]
}
 810ece0:	40d8      	lsrs	r0, r3
 810ece2:	4770      	bx	lr
 810ece4:	40023800 	.word	0x40023800
 810ece8:	20000298 	.word	0x20000298
 810ecec:	0812d614 	.word	0x0812d614

0810ecf0 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 810ecf0:	4b04      	ldr	r3, [pc, #16]	; (810ed04 <HAL_RCC_GetPCLK2Freq+0x14>)
  return SystemCoreClock;
 810ecf2:	4905      	ldr	r1, [pc, #20]	; (810ed08 <HAL_RCC_GetPCLK2Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 810ecf4:	689b      	ldr	r3, [r3, #8]
 810ecf6:	4a05      	ldr	r2, [pc, #20]	; (810ed0c <HAL_RCC_GetPCLK2Freq+0x1c>)
 810ecf8:	f3c3 3342 	ubfx	r3, r3, #13, #3
 810ecfc:	6808      	ldr	r0, [r1, #0]
 810ecfe:	5cd3      	ldrb	r3, [r2, r3]
}
 810ed00:	40d8      	lsrs	r0, r3
 810ed02:	4770      	bx	lr
 810ed04:	40023800 	.word	0x40023800
 810ed08:	20000298 	.word	0x20000298
 810ed0c:	0812d614 	.word	0x0812d614

0810ed10 <HAL_RCC_GetClockConfig>:
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 810ed10:	4b0e      	ldr	r3, [pc, #56]	; (810ed4c <HAL_RCC_GetClockConfig+0x3c>)
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 810ed12:	220f      	movs	r2, #15
 810ed14:	6002      	str	r2, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 810ed16:	689a      	ldr	r2, [r3, #8]
 810ed18:	f002 0203 	and.w	r2, r2, #3
 810ed1c:	6042      	str	r2, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 810ed1e:	689a      	ldr	r2, [r3, #8]
 810ed20:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 810ed24:	6082      	str	r2, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 810ed26:	689a      	ldr	r2, [r3, #8]
 810ed28:	f402 52e0 	and.w	r2, r2, #7168	; 0x1c00
 810ed2c:	60c2      	str	r2, [r0, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 810ed2e:	689b      	ldr	r3, [r3, #8]
 810ed30:	08db      	lsrs	r3, r3, #3
{
 810ed32:	b410      	push	{r4}
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 810ed34:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 810ed38:	4c05      	ldr	r4, [pc, #20]	; (810ed50 <HAL_RCC_GetClockConfig+0x40>)
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 810ed3a:	6103      	str	r3, [r0, #16]
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 810ed3c:	6823      	ldr	r3, [r4, #0]
}
 810ed3e:	f85d 4b04 	ldr.w	r4, [sp], #4
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 810ed42:	f003 030f 	and.w	r3, r3, #15
 810ed46:	600b      	str	r3, [r1, #0]
}
 810ed48:	4770      	bx	lr
 810ed4a:	bf00      	nop
 810ed4c:	40023800 	.word	0x40023800
 810ed50:	40023c00 	.word	0x40023c00

0810ed54 <HAL_RCCEx_PeriphCLKConfig>:
  uint32_t tmpreg1 = 0;
  uint32_t plli2sused = 0;
  uint32_t pllsaiused = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 810ed54:	4a56      	ldr	r2, [pc, #344]	; (810eeb0 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 810ed56:	6803      	ldr	r3, [r0, #0]
 810ed58:	401a      	ands	r2, r3
{
 810ed5a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 810ed5e:	4604      	mov	r4, r0
 810ed60:	b083      	sub	sp, #12
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 810ed62:	2a00      	cmp	r2, #0
 810ed64:	f000 833f 	beq.w	810f3e6 <HAL_RCCEx_PeriphCLKConfig+0x692>

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 810ed68:	f013 0601 	ands.w	r6, r3, #1
 810ed6c:	d00f      	beq.n	810ed8e <HAL_RCCEx_PeriphCLKConfig+0x3a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
 810ed6e:	6b66      	ldr	r6, [r4, #52]	; 0x34
 810ed70:	f436 0200 	bics.w	r2, r6, #8388608	; 0x800000
 810ed74:	f040 8342 	bne.w	810f3fc <HAL_RCCEx_PeriphCLKConfig+0x6a8>

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 810ed78:	4a4e      	ldr	r2, [pc, #312]	; (810eeb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 810ed7a:	6891      	ldr	r1, [r2, #8]
 810ed7c:	f421 0100 	bic.w	r1, r1, #8388608	; 0x800000
 810ed80:	6091      	str	r1, [r2, #8]
 810ed82:	6891      	ldr	r1, [r2, #8]
 810ed84:	4331      	orrs	r1, r6

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 810ed86:	fab6 f686 	clz	r6, r6
 810ed8a:	0976      	lsrs	r6, r6, #5
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 810ed8c:	6091      	str	r1, [r2, #8]
      plli2sused = 1;
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 810ed8e:	f413 2500 	ands.w	r5, r3, #524288	; 0x80000
 810ed92:	d014      	beq.n	810edbe <HAL_RCCEx_PeriphCLKConfig+0x6a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));
 810ed94:	6be5      	ldr	r5, [r4, #60]	; 0x3c
 810ed96:	f435 1240 	bics.w	r2, r5, #3145728	; 0x300000
 810ed9a:	f040 838d 	bne.w	810f4b8 <HAL_RCCEx_PeriphCLKConfig+0x764>

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 810ed9e:	4945      	ldr	r1, [pc, #276]	; (810eeb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 810eda0:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 810eda4:	f8d1 208c 	ldr.w	r2, [r1, #140]	; 0x8c
 810eda8:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 810edac:	ea42 0205 	orr.w	r2, r2, r5
 810edb0:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 810edb4:	f000 831f 	beq.w	810f3f6 <HAL_RCCEx_PeriphCLKConfig+0x6a2>
    {
      plli2sused = 1;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 810edb8:	fab5 f585 	clz	r5, r5
 810edbc:	096d      	lsrs	r5, r5, #5
      pllsaiused = 1;
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 810edbe:	02d9      	lsls	r1, r3, #11
 810edc0:	d514      	bpl.n	810edec <HAL_RCCEx_PeriphCLKConfig+0x98>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));
 810edc2:	6c21      	ldr	r1, [r4, #64]	; 0x40
 810edc4:	f431 0240 	bics.w	r2, r1, #12582912	; 0xc00000
 810edc8:	f040 837d 	bne.w	810f4c6 <HAL_RCCEx_PeriphCLKConfig+0x772>

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 810edcc:	4839      	ldr	r0, [pc, #228]	; (810eeb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 810edce:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 810edd2:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
 810edd6:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 810edda:	ea42 0201 	orr.w	r2, r2, r1
 810edde:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 810ede2:	f000 8306 	beq.w	810f3f2 <HAL_RCCEx_PeriphCLKConfig+0x69e>
      plli2sused = 1;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
    {
      pllsaiused = 1;
 810ede6:	2900      	cmp	r1, #0
 810ede8:	bf08      	it	eq
 810edea:	2501      	moveq	r5, #1
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
  {
      plli2sused = 1;
 810edec:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 810edf0:	bf18      	it	ne
 810edf2:	2601      	movne	r6, #1
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 810edf4:	069a      	lsls	r2, r3, #26
 810edf6:	f140 8099 	bpl.w	810ef2c <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 810edfa:	6b22      	ldr	r2, [r4, #48]	; 0x30
 810edfc:	482e      	ldr	r0, [pc, #184]	; (810eeb8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 810edfe:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 810ee02:	bf18      	it	ne
 810ee04:	f5b2 7f00 	cmpne.w	r2, #512	; 0x200
 810ee08:	f422 27a0 	bic.w	r7, r2, #327680	; 0x50000
 810ee0c:	f422 3140 	bic.w	r1, r2, #196608	; 0x30000
 810ee10:	bf14      	ite	ne
 810ee12:	2301      	movne	r3, #1
 810ee14:	2300      	moveq	r3, #0
 810ee16:	4287      	cmp	r7, r0
 810ee18:	bf0c      	ite	eq
 810ee1a:	2300      	moveq	r3, #0
 810ee1c:	f003 0301 	andne.w	r3, r3, #1
 810ee20:	f422 2710 	bic.w	r7, r2, #589824	; 0x90000
 810ee24:	f500 3000 	add.w	r0, r0, #131072	; 0x20000
 810ee28:	4287      	cmp	r7, r0
 810ee2a:	bf0c      	ite	eq
 810ee2c:	2300      	moveq	r3, #0
 810ee2e:	f003 0301 	andne.w	r3, r3, #1
 810ee32:	f500 2080 	add.w	r0, r0, #262144	; 0x40000
 810ee36:	f422 1788 	bic.w	r7, r2, #1114112	; 0x110000
 810ee3a:	4281      	cmp	r1, r0
 810ee3c:	bf0c      	ite	eq
 810ee3e:	2300      	moveq	r3, #0
 810ee40:	f003 0301 	andne.w	r3, r3, #1
 810ee44:	f500 20c0 	add.w	r0, r0, #393216	; 0x60000
 810ee48:	4287      	cmp	r7, r0
 810ee4a:	bf0c      	ite	eq
 810ee4c:	2300      	moveq	r3, #0
 810ee4e:	f003 0301 	andne.w	r3, r3, #1
 810ee52:	f500 3000 	add.w	r0, r0, #131072	; 0x20000
 810ee56:	4281      	cmp	r1, r0
 810ee58:	bf0c      	ite	eq
 810ee5a:	2300      	moveq	r3, #0
 810ee5c:	f003 0301 	andne.w	r3, r3, #1
 810ee60:	f500 2080 	add.w	r0, r0, #262144	; 0x40000
 810ee64:	4281      	cmp	r1, r0
 810ee66:	bf0c      	ite	eq
 810ee68:	2300      	moveq	r3, #0
 810ee6a:	f003 0301 	andne.w	r3, r3, #1
 810ee6e:	f500 2080 	add.w	r0, r0, #262144	; 0x40000
 810ee72:	4281      	cmp	r1, r0
 810ee74:	bf0c      	ite	eq
 810ee76:	2300      	moveq	r3, #0
 810ee78:	f003 0301 	andne.w	r3, r3, #1
 810ee7c:	b12b      	cbz	r3, 810ee8a <HAL_RCCEx_PeriphCLKConfig+0x136>
 810ee7e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 810ee82:	4b0e      	ldr	r3, [pc, #56]	; (810eebc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 810ee84:	429a      	cmp	r2, r3
 810ee86:	f040 8438 	bne.w	810f6fa <HAL_RCCEx_PeriphCLKConfig+0x9a6>

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 810ee8a:	4b0a      	ldr	r3, [pc, #40]	; (810eeb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 810ee8c:	4f0c      	ldr	r7, [pc, #48]	; (810eec0 <HAL_RCCEx_PeriphCLKConfig+0x16c>)
    __HAL_RCC_PWR_CLK_ENABLE();
 810ee8e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 810ee90:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 810ee94:	641a      	str	r2, [r3, #64]	; 0x40
 810ee96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810ee98:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 810ee9c:	9301      	str	r3, [sp, #4]
 810ee9e:	9b01      	ldr	r3, [sp, #4]
    PWR->CR1 |= PWR_CR1_DBP;
 810eea0:	683b      	ldr	r3, [r7, #0]
 810eea2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 810eea6:	603b      	str	r3, [r7, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 810eea8:	f7fa f940 	bl	810912c <HAL_GetTick>
 810eeac:	4680      	mov	r8, r0

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 810eeae:	e010      	b.n	810eed2 <HAL_RCCEx_PeriphCLKConfig+0x17e>
 810eeb0:	1dfffff9 	.word	0x1dfffff9
 810eeb4:	40023800 	.word	0x40023800
 810eeb8:	00020300 	.word	0x00020300
 810eebc:	001c0300 	.word	0x001c0300
 810eec0:	40007000 	.word	0x40007000
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 810eec4:	f7fa f932 	bl	810912c <HAL_GetTick>
 810eec8:	eba0 0008 	sub.w	r0, r0, r8
 810eecc:	2864      	cmp	r0, #100	; 0x64
 810eece:	f200 8286 	bhi.w	810f3de <HAL_RCCEx_PeriphCLKConfig+0x68a>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 810eed2:	683b      	ldr	r3, [r7, #0]
 810eed4:	05db      	lsls	r3, r3, #23
 810eed6:	d5f5      	bpl.n	810eec4 <HAL_RCCEx_PeriphCLKConfig+0x170>
        return HAL_TIMEOUT;
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 810eed8:	4fb0      	ldr	r7, [pc, #704]	; (810f19c <HAL_RCCEx_PeriphCLKConfig+0x448>)

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 810eeda:	6b23      	ldr	r3, [r4, #48]	; 0x30
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 810eedc:	6f3a      	ldr	r2, [r7, #112]	; 0x70
    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 810eede:	f403 7140 	and.w	r1, r3, #768	; 0x300
 810eee2:	f412 7240 	ands.w	r2, r2, #768	; 0x300
 810eee6:	d011      	beq.n	810ef0c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 810eee8:	4291      	cmp	r1, r2
 810eeea:	d00f      	beq.n	810ef0c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 810eeec:	6f3a      	ldr	r2, [r7, #112]	; 0x70

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 810eeee:	6f38      	ldr	r0, [r7, #112]	; 0x70
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 810eef0:	f422 7240 	bic.w	r2, r2, #768	; 0x300
      __HAL_RCC_BACKUPRESET_FORCE();
 810eef4:	f440 3080 	orr.w	r0, r0, #65536	; 0x10000
 810eef8:	6738      	str	r0, [r7, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 810eefa:	6f38      	ldr	r0, [r7, #112]	; 0x70
 810eefc:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
 810ef00:	6738      	str	r0, [r7, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 810ef02:	673a      	str	r2, [r7, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 810ef04:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 810ef06:	07d0      	lsls	r0, r2, #31
 810ef08:	f100 836c 	bmi.w	810f5e4 <HAL_RCCEx_PeriphCLKConfig+0x890>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 810ef0c:	f5b1 7f40 	cmp.w	r1, #768	; 0x300
 810ef10:	f000 82c9 	beq.w	810f4a6 <HAL_RCCEx_PeriphCLKConfig+0x752>
 810ef14:	49a1      	ldr	r1, [pc, #644]	; (810f19c <HAL_RCCEx_PeriphCLKConfig+0x448>)
 810ef16:	688a      	ldr	r2, [r1, #8]
 810ef18:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 810ef1c:	608a      	str	r2, [r1, #8]
 810ef1e:	4a9f      	ldr	r2, [pc, #636]	; (810f19c <HAL_RCCEx_PeriphCLKConfig+0x448>)
 810ef20:	f3c3 030b 	ubfx	r3, r3, #0, #12
 810ef24:	6f11      	ldr	r1, [r2, #112]	; 0x70
 810ef26:	430b      	orrs	r3, r1
 810ef28:	6713      	str	r3, [r2, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 810ef2a:	6823      	ldr	r3, [r4, #0]
 810ef2c:	06da      	lsls	r2, r3, #27
 810ef2e:	d510      	bpl.n	810ef52 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));
 810ef30:	6ba7      	ldr	r7, [r4, #56]	; 0x38
 810ef32:	f037 7280 	bics.w	r2, r7, #16777216	; 0x1000000
 810ef36:	f040 82db 	bne.w	810f4f0 <HAL_RCCEx_PeriphCLKConfig+0x79c>

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 810ef3a:	4a98      	ldr	r2, [pc, #608]	; (810f19c <HAL_RCCEx_PeriphCLKConfig+0x448>)
 810ef3c:	f8d2 008c 	ldr.w	r0, [r2, #140]	; 0x8c
 810ef40:	f020 7080 	bic.w	r0, r0, #16777216	; 0x1000000
 810ef44:	f8c2 008c 	str.w	r0, [r2, #140]	; 0x8c
 810ef48:	f8d2 108c 	ldr.w	r1, [r2, #140]	; 0x8c
 810ef4c:	4339      	orrs	r1, r7
 810ef4e:	f8c2 108c 	str.w	r1, [r2, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 810ef52:	045f      	lsls	r7, r3, #17
 810ef54:	d50f      	bpl.n	810ef76 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 810ef56:	6e61      	ldr	r1, [r4, #100]	; 0x64
 810ef58:	f431 3280 	bics.w	r2, r1, #65536	; 0x10000
 810ef5c:	d003      	beq.n	810ef66 <HAL_RCCEx_PeriphCLKConfig+0x212>
 810ef5e:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 810ef62:	f040 8299 	bne.w	810f498 <HAL_RCCEx_PeriphCLKConfig+0x744>

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 810ef66:	488d      	ldr	r0, [pc, #564]	; (810f19c <HAL_RCCEx_PeriphCLKConfig+0x448>)
 810ef68:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 810ef6c:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 810ef70:	430a      	orrs	r2, r1
 810ef72:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 810ef76:	0418      	lsls	r0, r3, #16
 810ef78:	d50f      	bpl.n	810ef9a <HAL_RCCEx_PeriphCLKConfig+0x246>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
 810ef7a:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 810ef7c:	f431 2280 	bics.w	r2, r1, #262144	; 0x40000
 810ef80:	d003      	beq.n	810ef8a <HAL_RCCEx_PeriphCLKConfig+0x236>
 810ef82:	f5b1 2f00 	cmp.w	r1, #524288	; 0x80000
 810ef86:	f040 826a 	bne.w	810f45e <HAL_RCCEx_PeriphCLKConfig+0x70a>

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 810ef8a:	4884      	ldr	r0, [pc, #528]	; (810f19c <HAL_RCCEx_PeriphCLKConfig+0x448>)
 810ef8c:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 810ef90:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 810ef94:	430a      	orrs	r2, r1
 810ef96:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 810ef9a:	03d9      	lsls	r1, r3, #15
 810ef9c:	d50f      	bpl.n	810efbe <HAL_RCCEx_PeriphCLKConfig+0x26a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
 810ef9e:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 810efa0:	f431 1280 	bics.w	r2, r1, #1048576	; 0x100000
 810efa4:	d003      	beq.n	810efae <HAL_RCCEx_PeriphCLKConfig+0x25a>
 810efa6:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 810efaa:	f040 8260 	bne.w	810f46e <HAL_RCCEx_PeriphCLKConfig+0x71a>

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 810efae:	487b      	ldr	r0, [pc, #492]	; (810f19c <HAL_RCCEx_PeriphCLKConfig+0x448>)
 810efb0:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 810efb4:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 810efb8:	430a      	orrs	r2, r1
 810efba:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 810efbe:	039a      	lsls	r2, r3, #14
 810efc0:	d50f      	bpl.n	810efe2 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));
 810efc2:	6f21      	ldr	r1, [r4, #112]	; 0x70
 810efc4:	f431 0280 	bics.w	r2, r1, #4194304	; 0x400000
 810efc8:	d003      	beq.n	810efd2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
 810efca:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 810efce:	f040 825b 	bne.w	810f488 <HAL_RCCEx_PeriphCLKConfig+0x734>

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 810efd2:	4872      	ldr	r0, [pc, #456]	; (810f19c <HAL_RCCEx_PeriphCLKConfig+0x448>)
 810efd4:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 810efd8:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 810efdc:	430a      	orrs	r2, r1
 810efde:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 810efe2:	065f      	lsls	r7, r3, #25
 810efe4:	d50b      	bpl.n	810effe <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 810efe6:	6c61      	ldr	r1, [r4, #68]	; 0x44
 810efe8:	2903      	cmp	r1, #3
 810efea:	f200 82b3 	bhi.w	810f554 <HAL_RCCEx_PeriphCLKConfig+0x800>

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 810efee:	486b      	ldr	r0, [pc, #428]	; (810f19c <HAL_RCCEx_PeriphCLKConfig+0x448>)
 810eff0:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 810eff4:	f022 0203 	bic.w	r2, r2, #3
 810eff8:	430a      	orrs	r2, r1
 810effa:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 810effe:	0618      	lsls	r0, r3, #24
 810f000:	d50c      	bpl.n	810f01c <HAL_RCCEx_PeriphCLKConfig+0x2c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 810f002:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 810f004:	f031 020c 	bics.w	r2, r1, #12
 810f008:	f040 82b4 	bne.w	810f574 <HAL_RCCEx_PeriphCLKConfig+0x820>

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 810f00c:	4863      	ldr	r0, [pc, #396]	; (810f19c <HAL_RCCEx_PeriphCLKConfig+0x448>)
 810f00e:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 810f012:	f022 020c 	bic.w	r2, r2, #12
 810f016:	430a      	orrs	r2, r1
 810f018:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 810f01c:	05d9      	lsls	r1, r3, #23
 810f01e:	d50c      	bpl.n	810f03a <HAL_RCCEx_PeriphCLKConfig+0x2e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
 810f020:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 810f022:	f031 0230 	bics.w	r2, r1, #48	; 0x30
 810f026:	f040 82ad 	bne.w	810f584 <HAL_RCCEx_PeriphCLKConfig+0x830>

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 810f02a:	485c      	ldr	r0, [pc, #368]	; (810f19c <HAL_RCCEx_PeriphCLKConfig+0x448>)
 810f02c:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 810f030:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 810f034:	430a      	orrs	r2, r1
 810f036:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 810f03a:	059a      	lsls	r2, r3, #22
 810f03c:	d50c      	bpl.n	810f058 <HAL_RCCEx_PeriphCLKConfig+0x304>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
 810f03e:	6d21      	ldr	r1, [r4, #80]	; 0x50
 810f040:	f031 02c0 	bics.w	r2, r1, #192	; 0xc0
 810f044:	f040 82a6 	bne.w	810f594 <HAL_RCCEx_PeriphCLKConfig+0x840>

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 810f048:	4854      	ldr	r0, [pc, #336]	; (810f19c <HAL_RCCEx_PeriphCLKConfig+0x448>)
 810f04a:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 810f04e:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 810f052:	430a      	orrs	r2, r1
 810f054:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 810f058:	055f      	lsls	r7, r3, #21
 810f05a:	d50c      	bpl.n	810f076 <HAL_RCCEx_PeriphCLKConfig+0x322>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
 810f05c:	6d61      	ldr	r1, [r4, #84]	; 0x54
 810f05e:	f431 7240 	bics.w	r2, r1, #768	; 0x300
 810f062:	f040 829f 	bne.w	810f5a4 <HAL_RCCEx_PeriphCLKConfig+0x850>

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 810f066:	484d      	ldr	r0, [pc, #308]	; (810f19c <HAL_RCCEx_PeriphCLKConfig+0x448>)
 810f068:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 810f06c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 810f070:	430a      	orrs	r2, r1
 810f072:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 810f076:	0518      	lsls	r0, r3, #20
 810f078:	d50c      	bpl.n	810f094 <HAL_RCCEx_PeriphCLKConfig+0x340>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));
 810f07a:	6da1      	ldr	r1, [r4, #88]	; 0x58
 810f07c:	f431 6240 	bics.w	r2, r1, #3072	; 0xc00
 810f080:	f040 8298 	bne.w	810f5b4 <HAL_RCCEx_PeriphCLKConfig+0x860>

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 810f084:	4845      	ldr	r0, [pc, #276]	; (810f19c <HAL_RCCEx_PeriphCLKConfig+0x448>)
 810f086:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 810f08a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 810f08e:	430a      	orrs	r2, r1
 810f090:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 810f094:	04d9      	lsls	r1, r3, #19
 810f096:	d50c      	bpl.n	810f0b2 <HAL_RCCEx_PeriphCLKConfig+0x35e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));
 810f098:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 810f09a:	f431 5240 	bics.w	r2, r1, #12288	; 0x3000
 810f09e:	f040 8291 	bne.w	810f5c4 <HAL_RCCEx_PeriphCLKConfig+0x870>

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 810f0a2:	483e      	ldr	r0, [pc, #248]	; (810f19c <HAL_RCCEx_PeriphCLKConfig+0x448>)
 810f0a4:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 810f0a8:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 810f0ac:	430a      	orrs	r2, r1
 810f0ae:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 810f0b2:	049a      	lsls	r2, r3, #18
 810f0b4:	d50c      	bpl.n	810f0d0 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));
 810f0b6:	6e21      	ldr	r1, [r4, #96]	; 0x60
 810f0b8:	f431 4240 	bics.w	r2, r1, #49152	; 0xc000
 810f0bc:	f040 828a 	bne.w	810f5d4 <HAL_RCCEx_PeriphCLKConfig+0x880>

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 810f0c0:	4836      	ldr	r0, [pc, #216]	; (810f19c <HAL_RCCEx_PeriphCLKConfig+0x448>)
 810f0c2:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 810f0c6:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 810f0ca:	430a      	orrs	r2, r1
 810f0cc:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 810f0d0:	025f      	lsls	r7, r3, #9
 810f0d2:	d50c      	bpl.n	810f0ee <HAL_RCCEx_PeriphCLKConfig+0x39a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
 810f0d4:	6fa1      	ldr	r1, [r4, #120]	; 0x78
 810f0d6:	f031 6280 	bics.w	r2, r1, #67108864	; 0x4000000
 810f0da:	f040 8222 	bne.w	810f522 <HAL_RCCEx_PeriphCLKConfig+0x7ce>

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 810f0de:	482f      	ldr	r0, [pc, #188]	; (810f19c <HAL_RCCEx_PeriphCLKConfig+0x448>)
 810f0e0:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 810f0e4:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 810f0e8:	430a      	orrs	r2, r1
 810f0ea:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 810f0ee:	0298      	lsls	r0, r3, #10
 810f0f0:	d510      	bpl.n	810f114 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));
 810f0f2:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 810f0f4:	f031 6200 	bics.w	r2, r1, #134217728	; 0x8000000
 810f0f8:	f040 821b 	bne.w	810f532 <HAL_RCCEx_PeriphCLKConfig+0x7de>

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 810f0fc:	4827      	ldr	r0, [pc, #156]	; (810f19c <HAL_RCCEx_PeriphCLKConfig+0x448>)

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
    {
      pllsaiused = 1;
 810f0fe:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 810f102:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
      pllsaiused = 1;
 810f106:	bf08      	it	eq
 810f108:	2501      	moveq	r5, #1
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 810f10a:	f022 6200 	bic.w	r2, r2, #134217728	; 0x8000000
 810f10e:	430a      	orrs	r2, r1
 810f110:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
  {
    pllsaiused = 1;
 810f114:	f013 0f08 	tst.w	r3, #8
 810f118:	bf18      	it	ne
 810f11a:	2501      	movne	r5, #1
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 810f11c:	0359      	lsls	r1, r3, #13
 810f11e:	d50c      	bpl.n	810f13a <HAL_RCCEx_PeriphCLKConfig+0x3e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
 810f120:	6f61      	ldr	r1, [r4, #116]	; 0x74
 810f122:	f031 7240 	bics.w	r2, r1, #50331648	; 0x3000000
 810f126:	f040 821d 	bne.w	810f564 <HAL_RCCEx_PeriphCLKConfig+0x810>

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 810f12a:	481c      	ldr	r0, [pc, #112]	; (810f19c <HAL_RCCEx_PeriphCLKConfig+0x448>)
 810f12c:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 810f130:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 810f134:	430a      	orrs	r2, r1
 810f136:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 810f13a:	021a      	lsls	r2, r3, #8
 810f13c:	d50d      	bpl.n	810f15a <HAL_RCCEx_PeriphCLKConfig+0x406>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
 810f13e:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 810f142:	f031 5280 	bics.w	r2, r1, #268435456	; 0x10000000
 810f146:	f040 81fc 	bne.w	810f542 <HAL_RCCEx_PeriphCLKConfig+0x7ee>

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 810f14a:	4814      	ldr	r0, [pc, #80]	; (810f19c <HAL_RCCEx_PeriphCLKConfig+0x448>)
 810f14c:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 810f150:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 810f154:	430a      	orrs	r2, r1
 810f156:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 810f15a:	015f      	lsls	r7, r3, #5
 810f15c:	d50d      	bpl.n	810f17a <HAL_RCCEx_PeriphCLKConfig+0x426>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));
 810f15e:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
 810f162:	f031 5200 	bics.w	r2, r1, #536870912	; 0x20000000
 810f166:	f040 81ca 	bne.w	810f4fe <HAL_RCCEx_PeriphCLKConfig+0x7aa>

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 810f16a:	480c      	ldr	r0, [pc, #48]	; (810f19c <HAL_RCCEx_PeriphCLKConfig+0x448>)
 810f16c:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 810f170:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 810f174:	430a      	orrs	r2, r1
 810f176:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 810f17a:	0118      	lsls	r0, r3, #4
 810f17c:	d510      	bpl.n	810f1a0 <HAL_RCCEx_PeriphCLKConfig+0x44c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));
 810f17e:	f8d4 1088 	ldr.w	r1, [r4, #136]	; 0x88
 810f182:	f031 7200 	bics.w	r2, r1, #33554432	; 0x2000000
 810f186:	f040 81c3 	bne.w	810f510 <HAL_RCCEx_PeriphCLKConfig+0x7bc>

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 810f18a:	4804      	ldr	r0, [pc, #16]	; (810f19c <HAL_RCCEx_PeriphCLKConfig+0x448>)
 810f18c:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
 810f190:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 810f194:	430a      	orrs	r2, r1
 810f196:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
 810f19a:	e001      	b.n	810f1a0 <HAL_RCCEx_PeriphCLKConfig+0x44c>
 810f19c:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 810f1a0:	00d9      	lsls	r1, r3, #3
 810f1a2:	d50d      	bpl.n	810f1c0 <HAL_RCCEx_PeriphCLKConfig+0x46c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));
 810f1a4:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 810f1a8:	f032 6380 	bics.w	r3, r2, #67108864	; 0x4000000
 810f1ac:	f040 8198 	bne.w	810f4e0 <HAL_RCCEx_PeriphCLKConfig+0x78c>

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 810f1b0:	49b3      	ldr	r1, [pc, #716]	; (810f480 <HAL_RCCEx_PeriphCLKConfig+0x72c>)
 810f1b2:	f8d1 308c 	ldr.w	r3, [r1, #140]	; 0x8c
 810f1b6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 810f1ba:	4313      	orrs	r3, r2
 810f1bc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 810f1c0:	2e01      	cmp	r6, #1
 810f1c2:	d003      	beq.n	810f1cc <HAL_RCCEx_PeriphCLKConfig+0x478>
 810f1c4:	6823      	ldr	r3, [r4, #0]
 810f1c6:	019a      	lsls	r2, r3, #6
 810f1c8:	f140 8083 	bpl.w	810f2d2 <HAL_RCCEx_PeriphCLKConfig+0x57e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 810f1cc:	4eac      	ldr	r6, [pc, #688]	; (810f480 <HAL_RCCEx_PeriphCLKConfig+0x72c>)
 810f1ce:	6833      	ldr	r3, [r6, #0]
 810f1d0:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 810f1d4:	6033      	str	r3, [r6, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 810f1d6:	f7f9 ffa9 	bl	810912c <HAL_GetTick>
 810f1da:	4607      	mov	r7, r0

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 810f1dc:	e005      	b.n	810f1ea <HAL_RCCEx_PeriphCLKConfig+0x496>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 810f1de:	f7f9 ffa5 	bl	810912c <HAL_GetTick>
 810f1e2:	1bc0      	subs	r0, r0, r7
 810f1e4:	2864      	cmp	r0, #100	; 0x64
 810f1e6:	f200 80fa 	bhi.w	810f3de <HAL_RCCEx_PeriphCLKConfig+0x68a>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 810f1ea:	6833      	ldr	r3, [r6, #0]
 810f1ec:	011b      	lsls	r3, r3, #4
 810f1ee:	d4f6      	bmi.n	810f1de <HAL_RCCEx_PeriphCLKConfig+0x48a>
        return HAL_TIMEOUT;
      }
    }

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
 810f1f0:	6863      	ldr	r3, [r4, #4]
 810f1f2:	3b32      	subs	r3, #50	; 0x32
 810f1f4:	f5b3 7fbf 	cmp.w	r3, #382	; 0x17e
 810f1f8:	f200 816c 	bhi.w	810f4d4 <HAL_RCCEx_PeriphCLKConfig+0x780>

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 810f1fc:	6823      	ldr	r3, [r4, #0]
 810f1fe:	07df      	lsls	r7, r3, #31
 810f200:	d517      	bpl.n	810f232 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 810f202:	6b62      	ldr	r2, [r4, #52]	; 0x34
 810f204:	b9aa      	cbnz	r2, 810f232 <HAL_RCCEx_PeriphCLKConfig+0x4de>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 810f206:	68a7      	ldr	r7, [r4, #8]
 810f208:	1eba      	subs	r2, r7, #2
 810f20a:	2a05      	cmp	r2, #5
 810f20c:	f200 820c 	bhi.w	810f628 <HAL_RCCEx_PeriphCLKConfig+0x8d4>

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 810f210:	499b      	ldr	r1, [pc, #620]	; (810f480 <HAL_RCCEx_PeriphCLKConfig+0x72c>)
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 810f212:	6860      	ldr	r0, [r4, #4]
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 810f214:	f8d1 2084 	ldr.w	r2, [r1, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 810f218:	f8d1 6084 	ldr.w	r6, [r1, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 810f21c:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
 810f220:	f006 6670 	and.w	r6, r6, #251658240	; 0xf000000
 810f224:	4332      	orrs	r2, r6
 810f226:	ea42 1280 	orr.w	r2, r2, r0, lsl #6
 810f22a:	ea42 7207 	orr.w	r2, r2, r7, lsl #28
 810f22e:	f8c1 2084 	str.w	r2, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 810f232:	031e      	lsls	r6, r3, #12
 810f234:	f100 80e9 	bmi.w	810f40a <HAL_RCCEx_PeriphCLKConfig+0x6b6>
 810f238:	02d8      	lsls	r0, r3, #11
 810f23a:	d504      	bpl.n	810f246 <HAL_RCCEx_PeriphCLKConfig+0x4f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 810f23c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 810f23e:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
 810f242:	f000 80e7 	beq.w	810f414 <HAL_RCCEx_PeriphCLKConfig+0x6c0>
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 810f246:	01d9      	lsls	r1, r3, #7
 810f248:	d514      	bpl.n	810f274 <HAL_RCCEx_PeriphCLKConfig+0x520>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
 810f24a:	6927      	ldr	r7, [r4, #16]
 810f24c:	2f03      	cmp	r7, #3
 810f24e:	f200 81f9 	bhi.w	810f644 <HAL_RCCEx_PeriphCLKConfig+0x8f0>

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 810f252:	498b      	ldr	r1, [pc, #556]	; (810f480 <HAL_RCCEx_PeriphCLKConfig+0x72c>)
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 810f254:	6860      	ldr	r0, [r4, #4]
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 810f256:	f8d1 2084 	ldr.w	r2, [r1, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 810f25a:	f8d1 6084 	ldr.w	r6, [r1, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 810f25e:	f002 6270 	and.w	r2, r2, #251658240	; 0xf000000
 810f262:	f006 46e0 	and.w	r6, r6, #1879048192	; 0x70000000
 810f266:	4332      	orrs	r2, r6
 810f268:	ea42 1280 	orr.w	r2, r2, r0, lsl #6
 810f26c:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 810f270:	f8c1 2084 	str.w	r2, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 810f274:	019a      	lsls	r2, r3, #6
 810f276:	d51a      	bpl.n	810f2ae <HAL_RCCEx_PeriphCLKConfig+0x55a>
    {
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
 810f278:	6923      	ldr	r3, [r4, #16]
 810f27a:	2b03      	cmp	r3, #3
 810f27c:	f200 81dc 	bhi.w	810f638 <HAL_RCCEx_PeriphCLKConfig+0x8e4>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 810f280:	68a3      	ldr	r3, [r4, #8]
 810f282:	3b02      	subs	r3, #2
 810f284:	2b05      	cmp	r3, #5
 810f286:	f200 81ec 	bhi.w	810f662 <HAL_RCCEx_PeriphCLKConfig+0x90e>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
 810f28a:	68e2      	ldr	r2, [r4, #12]
 810f28c:	1e93      	subs	r3, r2, #2
 810f28e:	2b0d      	cmp	r3, #13
 810f290:	f200 81e0 	bhi.w	810f654 <HAL_RCCEx_PeriphCLKConfig+0x900>

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 810f294:	6923      	ldr	r3, [r4, #16]
 810f296:	6861      	ldr	r1, [r4, #4]
 810f298:	041b      	lsls	r3, r3, #16
 810f29a:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 810f29e:	68a1      	ldr	r1, [r4, #8]
 810f2a0:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 810f2a4:	4976      	ldr	r1, [pc, #472]	; (810f480 <HAL_RCCEx_PeriphCLKConfig+0x72c>)
 810f2a6:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 810f2aa:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 810f2ae:	4e74      	ldr	r6, [pc, #464]	; (810f480 <HAL_RCCEx_PeriphCLKConfig+0x72c>)
 810f2b0:	6833      	ldr	r3, [r6, #0]
 810f2b2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 810f2b6:	6033      	str	r3, [r6, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 810f2b8:	f7f9 ff38 	bl	810912c <HAL_GetTick>
 810f2bc:	4607      	mov	r7, r0

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 810f2be:	e005      	b.n	810f2cc <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 810f2c0:	f7f9 ff34 	bl	810912c <HAL_GetTick>
 810f2c4:	1bc0      	subs	r0, r0, r7
 810f2c6:	2864      	cmp	r0, #100	; 0x64
 810f2c8:	f200 8089 	bhi.w	810f3de <HAL_RCCEx_PeriphCLKConfig+0x68a>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 810f2cc:	6833      	ldr	r3, [r6, #0]
 810f2ce:	011b      	lsls	r3, r3, #4
 810f2d0:	d5f6      	bpl.n	810f2c0 <HAL_RCCEx_PeriphCLKConfig+0x56c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 810f2d2:	2d01      	cmp	r5, #1
 810f2d4:	d003      	beq.n	810f2de <HAL_RCCEx_PeriphCLKConfig+0x58a>
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 810f2d6:	2000      	movs	r0, #0
}
 810f2d8:	b003      	add	sp, #12
 810f2da:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_PLLSAI_DISABLE();
 810f2de:	4d68      	ldr	r5, [pc, #416]	; (810f480 <HAL_RCCEx_PeriphCLKConfig+0x72c>)
 810f2e0:	682b      	ldr	r3, [r5, #0]
 810f2e2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 810f2e6:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 810f2e8:	f7f9 ff20 	bl	810912c <HAL_GetTick>
 810f2ec:	4606      	mov	r6, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 810f2ee:	e004      	b.n	810f2fa <HAL_RCCEx_PeriphCLKConfig+0x5a6>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 810f2f0:	f7f9 ff1c 	bl	810912c <HAL_GetTick>
 810f2f4:	1b80      	subs	r0, r0, r6
 810f2f6:	2864      	cmp	r0, #100	; 0x64
 810f2f8:	d871      	bhi.n	810f3de <HAL_RCCEx_PeriphCLKConfig+0x68a>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 810f2fa:	682b      	ldr	r3, [r5, #0]
 810f2fc:	009f      	lsls	r7, r3, #2
 810f2fe:	d4f7      	bmi.n	810f2f0 <HAL_RCCEx_PeriphCLKConfig+0x59c>
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));
 810f300:	6963      	ldr	r3, [r4, #20]
 810f302:	3b32      	subs	r3, #50	; 0x32
 810f304:	f5b3 7fbf 	cmp.w	r3, #382	; 0x17e
 810f308:	f200 81b9 	bhi.w	810f67e <HAL_RCCEx_PeriphCLKConfig+0x92a>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 810f30c:	6823      	ldr	r3, [r4, #0]
 810f30e:	031d      	lsls	r5, r3, #12
 810f310:	f140 81ad 	bpl.w	810f66e <HAL_RCCEx_PeriphCLKConfig+0x91a>
 810f314:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 810f316:	2a00      	cmp	r2, #0
 810f318:	f040 81a9 	bne.w	810f66e <HAL_RCCEx_PeriphCLKConfig+0x91a>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
 810f31c:	69a3      	ldr	r3, [r4, #24]
 810f31e:	3b02      	subs	r3, #2
 810f320:	2b0d      	cmp	r3, #13
 810f322:	f200 81d5 	bhi.w	810f6d0 <HAL_RCCEx_PeriphCLKConfig+0x97c>
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));
 810f326:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 810f328:	1e59      	subs	r1, r3, #1
 810f32a:	291f      	cmp	r1, #31
 810f32c:	f200 81c8 	bhi.w	810f6c0 <HAL_RCCEx_PeriphCLKConfig+0x96c>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 810f330:	4a53      	ldr	r2, [pc, #332]	; (810f480 <HAL_RCCEx_PeriphCLKConfig+0x72c>)
 810f332:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 810f336:	f8d2 0088 	ldr.w	r0, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 810f33a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 810f33e:	f000 40e0 	and.w	r0, r0, #1879048192	; 0x70000000
 810f342:	4303      	orrs	r3, r0
 810f344:	6960      	ldr	r0, [r4, #20]
 810f346:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 810f34a:	69a0      	ldr	r0, [r4, #24]
 810f34c:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 810f350:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 810f354:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 810f358:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 810f35c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 810f360:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 810f364:	6823      	ldr	r3, [r4, #0]
 810f366:	0299      	lsls	r1, r3, #10
 810f368:	d504      	bpl.n	810f374 <HAL_RCCEx_PeriphCLKConfig+0x620>
 810f36a:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 810f36c:	f1b2 6f00 	cmp.w	r2, #134217728	; 0x8000000
 810f370:	f000 818b 	beq.w	810f68a <HAL_RCCEx_PeriphCLKConfig+0x936>
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 810f374:	071a      	lsls	r2, r3, #28
 810f376:	d522      	bpl.n	810f3be <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
 810f378:	69e3      	ldr	r3, [r4, #28]
 810f37a:	3b02      	subs	r3, #2
 810f37c:	2b05      	cmp	r3, #5
 810f37e:	f200 8199 	bhi.w	810f6b4 <HAL_RCCEx_PeriphCLKConfig+0x960>
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));
 810f382:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 810f384:	f430 3340 	bics.w	r3, r0, #196608	; 0x30000
 810f388:	f040 81a8 	bne.w	810f6dc <HAL_RCCEx_PeriphCLKConfig+0x988>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 810f38c:	4a3c      	ldr	r2, [pc, #240]	; (810f480 <HAL_RCCEx_PeriphCLKConfig+0x72c>)
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 810f38e:	6965      	ldr	r5, [r4, #20]
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 810f390:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 810f394:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 810f398:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
 810f39c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 810f3a0:	430b      	orrs	r3, r1
 810f3a2:	69e1      	ldr	r1, [r4, #28]
 810f3a4:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
 810f3a8:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 810f3ac:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 810f3b0:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 810f3b4:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 810f3b8:	4303      	orrs	r3, r0
 810f3ba:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    __HAL_RCC_PLLSAI_ENABLE();
 810f3be:	4c30      	ldr	r4, [pc, #192]	; (810f480 <HAL_RCCEx_PeriphCLKConfig+0x72c>)
 810f3c0:	6823      	ldr	r3, [r4, #0]
 810f3c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 810f3c6:	6023      	str	r3, [r4, #0]
    tickstart = HAL_GetTick();
 810f3c8:	f7f9 feb0 	bl	810912c <HAL_GetTick>
 810f3cc:	4605      	mov	r5, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 810f3ce:	6823      	ldr	r3, [r4, #0]
 810f3d0:	009b      	lsls	r3, r3, #2
 810f3d2:	d480      	bmi.n	810f2d6 <HAL_RCCEx_PeriphCLKConfig+0x582>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 810f3d4:	f7f9 feaa 	bl	810912c <HAL_GetTick>
 810f3d8:	1b40      	subs	r0, r0, r5
 810f3da:	2864      	cmp	r0, #100	; 0x64
 810f3dc:	d9f7      	bls.n	810f3ce <HAL_RCCEx_PeriphCLKConfig+0x67a>
        return HAL_TIMEOUT;
 810f3de:	2003      	movs	r0, #3
}
 810f3e0:	b003      	add	sp, #12
 810f3e2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 810f3e6:	2172      	movs	r1, #114	; 0x72
 810f3e8:	4826      	ldr	r0, [pc, #152]	; (810f484 <HAL_RCCEx_PeriphCLKConfig+0x730>)
 810f3ea:	f7f6 fa41 	bl	8105870 <assert_failed>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 810f3ee:	6823      	ldr	r3, [r4, #0]
 810f3f0:	e4ba      	b.n	810ed68 <HAL_RCCEx_PeriphCLKConfig+0x14>
      plli2sused = 1;
 810f3f2:	2601      	movs	r6, #1
 810f3f4:	e4fa      	b.n	810edec <HAL_RCCEx_PeriphCLKConfig+0x98>
  uint32_t pllsaiused = 0;
 810f3f6:	2500      	movs	r5, #0
      plli2sused = 1;
 810f3f8:	2601      	movs	r6, #1
 810f3fa:	e4e0      	b.n	810edbe <HAL_RCCEx_PeriphCLKConfig+0x6a>
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
 810f3fc:	2178      	movs	r1, #120	; 0x78
 810f3fe:	4821      	ldr	r0, [pc, #132]	; (810f484 <HAL_RCCEx_PeriphCLKConfig+0x730>)
 810f400:	f7f6 fa36 	bl	8105870 <assert_failed>
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 810f404:	6b66      	ldr	r6, [r4, #52]	; 0x34
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 810f406:	6823      	ldr	r3, [r4, #0]
 810f408:	e4b6      	b.n	810ed78 <HAL_RCCEx_PeriphCLKConfig+0x24>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 810f40a:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 810f40c:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 810f410:	f47f af12 	bne.w	810f238 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
 810f414:	68e3      	ldr	r3, [r4, #12]
 810f416:	3b02      	subs	r3, #2
 810f418:	2b0d      	cmp	r3, #13
 810f41a:	f200 80f7 	bhi.w	810f60c <HAL_RCCEx_PeriphCLKConfig+0x8b8>
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));
 810f41e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 810f420:	1e59      	subs	r1, r3, #1
 810f422:	291f      	cmp	r1, #31
 810f424:	f200 80f8 	bhi.w	810f618 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 810f428:	4a15      	ldr	r2, [pc, #84]	; (810f480 <HAL_RCCEx_PeriphCLKConfig+0x72c>)
 810f42a:	f8d2 3084 	ldr.w	r3, [r2, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 810f42e:	f8d2 0084 	ldr.w	r0, [r2, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 810f432:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 810f436:	f000 40e0 	and.w	r0, r0, #1879048192	; 0x70000000
 810f43a:	4303      	orrs	r3, r0
 810f43c:	6860      	ldr	r0, [r4, #4]
 810f43e:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 810f442:	68e0      	ldr	r0, [r4, #12]
 810f444:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 810f448:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 810f44c:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 810f450:	f023 031f 	bic.w	r3, r3, #31
 810f454:	430b      	orrs	r3, r1
 810f456:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 810f45a:	6823      	ldr	r3, [r4, #0]
 810f45c:	e6f3      	b.n	810f246 <HAL_RCCEx_PeriphCLKConfig+0x4f2>
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
 810f45e:	f240 1105 	movw	r1, #261	; 0x105
 810f462:	4808      	ldr	r0, [pc, #32]	; (810f484 <HAL_RCCEx_PeriphCLKConfig+0x730>)
 810f464:	f7f6 fa04 	bl	8105870 <assert_failed>
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 810f468:	6ea1      	ldr	r1, [r4, #104]	; 0x68
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 810f46a:	6823      	ldr	r3, [r4, #0]
 810f46c:	e58d      	b.n	810ef8a <HAL_RCCEx_PeriphCLKConfig+0x236>
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
 810f46e:	f240 110f 	movw	r1, #271	; 0x10f
 810f472:	4804      	ldr	r0, [pc, #16]	; (810f484 <HAL_RCCEx_PeriphCLKConfig+0x730>)
 810f474:	f7f6 f9fc 	bl	8105870 <assert_failed>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 810f478:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 810f47a:	6823      	ldr	r3, [r4, #0]
 810f47c:	e597      	b.n	810efae <HAL_RCCEx_PeriphCLKConfig+0x25a>
 810f47e:	bf00      	nop
 810f480:	40023800 	.word	0x40023800
 810f484:	0812e028 	.word	0x0812e028
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));
 810f488:	f240 1119 	movw	r1, #281	; 0x119
 810f48c:	489e      	ldr	r0, [pc, #632]	; (810f708 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 810f48e:	f7f6 f9ef 	bl	8105870 <assert_failed>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 810f492:	6f21      	ldr	r1, [r4, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 810f494:	6823      	ldr	r3, [r4, #0]
 810f496:	e59c      	b.n	810efd2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 810f498:	21fb      	movs	r1, #251	; 0xfb
 810f49a:	489b      	ldr	r0, [pc, #620]	; (810f708 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 810f49c:	f7f6 f9e8 	bl	8105870 <assert_failed>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 810f4a0:	6e61      	ldr	r1, [r4, #100]	; 0x64
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 810f4a2:	6823      	ldr	r3, [r4, #0]
 810f4a4:	e55f      	b.n	810ef66 <HAL_RCCEx_PeriphCLKConfig+0x212>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 810f4a6:	4899      	ldr	r0, [pc, #612]	; (810f70c <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 810f4a8:	4999      	ldr	r1, [pc, #612]	; (810f710 <HAL_RCCEx_PeriphCLKConfig+0x9bc>)
 810f4aa:	6882      	ldr	r2, [r0, #8]
 810f4ac:	4019      	ands	r1, r3
 810f4ae:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 810f4b2:	430a      	orrs	r2, r1
 810f4b4:	6082      	str	r2, [r0, #8]
 810f4b6:	e532      	b.n	810ef1e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));
 810f4b8:	2188      	movs	r1, #136	; 0x88
 810f4ba:	4893      	ldr	r0, [pc, #588]	; (810f708 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 810f4bc:	f7f6 f9d8 	bl	8105870 <assert_failed>
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 810f4c0:	6be5      	ldr	r5, [r4, #60]	; 0x3c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 810f4c2:	6823      	ldr	r3, [r4, #0]
 810f4c4:	e46b      	b.n	810ed9e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));
 810f4c6:	219c      	movs	r1, #156	; 0x9c
 810f4c8:	488f      	ldr	r0, [pc, #572]	; (810f708 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 810f4ca:	f7f6 f9d1 	bl	8105870 <assert_failed>
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 810f4ce:	6c21      	ldr	r1, [r4, #64]	; 0x40
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 810f4d0:	6823      	ldr	r3, [r4, #0]
 810f4d2:	e47b      	b.n	810edcc <HAL_RCCEx_PeriphCLKConfig+0x78>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
 810f4d4:	f44f 71ed 	mov.w	r1, #474	; 0x1da
 810f4d8:	488b      	ldr	r0, [pc, #556]	; (810f708 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 810f4da:	f7f6 f9c9 	bl	8105870 <assert_failed>
 810f4de:	e68d      	b.n	810f1fc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));
 810f4e0:	f44f 71df 	mov.w	r1, #446	; 0x1be
 810f4e4:	4888      	ldr	r0, [pc, #544]	; (810f708 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 810f4e6:	f7f6 f9c3 	bl	8105870 <assert_failed>
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 810f4ea:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 810f4ee:	e65f      	b.n	810f1b0 <HAL_RCCEx_PeriphCLKConfig+0x45c>
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));
 810f4f0:	21f1      	movs	r1, #241	; 0xf1
 810f4f2:	4885      	ldr	r0, [pc, #532]	; (810f708 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 810f4f4:	f7f6 f9bc 	bl	8105870 <assert_failed>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 810f4f8:	6ba7      	ldr	r7, [r4, #56]	; 0x38
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 810f4fa:	6823      	ldr	r3, [r4, #0]
 810f4fc:	e51d      	b.n	810ef3a <HAL_RCCEx_PeriphCLKConfig+0x1e6>
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));
 810f4fe:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 810f502:	4881      	ldr	r0, [pc, #516]	; (810f708 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 810f504:	f7f6 f9b4 	bl	8105870 <assert_failed>
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 810f508:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 810f50c:	6823      	ldr	r3, [r4, #0]
 810f50e:	e62c      	b.n	810f16a <HAL_RCCEx_PeriphCLKConfig+0x416>
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));
 810f510:	f44f 71da 	mov.w	r1, #436	; 0x1b4
 810f514:	487c      	ldr	r0, [pc, #496]	; (810f708 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 810f516:	f7f6 f9ab 	bl	8105870 <assert_failed>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 810f51a:	f8d4 1088 	ldr.w	r1, [r4, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 810f51e:	6823      	ldr	r3, [r4, #0]
 810f520:	e633      	b.n	810f18a <HAL_RCCEx_PeriphCLKConfig+0x436>
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
 810f522:	f240 1173 	movw	r1, #371	; 0x173
 810f526:	4878      	ldr	r0, [pc, #480]	; (810f708 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 810f528:	f7f6 f9a2 	bl	8105870 <assert_failed>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 810f52c:	6fa1      	ldr	r1, [r4, #120]	; 0x78
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 810f52e:	6823      	ldr	r3, [r4, #0]
 810f530:	e5d5      	b.n	810f0de <HAL_RCCEx_PeriphCLKConfig+0x38a>
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));
 810f532:	f240 117d 	movw	r1, #381	; 0x17d
 810f536:	4874      	ldr	r0, [pc, #464]	; (810f708 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 810f538:	f7f6 f99a 	bl	8105870 <assert_failed>
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 810f53c:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 810f53e:	6823      	ldr	r3, [r4, #0]
 810f540:	e5dc      	b.n	810f0fc <HAL_RCCEx_PeriphCLKConfig+0x3a8>
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
 810f542:	f240 119f 	movw	r1, #415	; 0x19f
 810f546:	4870      	ldr	r0, [pc, #448]	; (810f708 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 810f548:	f7f6 f992 	bl	8105870 <assert_failed>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 810f54c:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 810f550:	6823      	ldr	r3, [r4, #0]
 810f552:	e5fa      	b.n	810f14a <HAL_RCCEx_PeriphCLKConfig+0x3f6>
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 810f554:	f240 1123 	movw	r1, #291	; 0x123
 810f558:	486b      	ldr	r0, [pc, #428]	; (810f708 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 810f55a:	f7f6 f989 	bl	8105870 <assert_failed>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 810f55e:	6c61      	ldr	r1, [r4, #68]	; 0x44
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 810f560:	6823      	ldr	r3, [r4, #0]
 810f562:	e544      	b.n	810efee <HAL_RCCEx_PeriphCLKConfig+0x29a>
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
 810f564:	f240 1195 	movw	r1, #405	; 0x195
 810f568:	4867      	ldr	r0, [pc, #412]	; (810f708 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 810f56a:	f7f6 f981 	bl	8105870 <assert_failed>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 810f56e:	6f61      	ldr	r1, [r4, #116]	; 0x74
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 810f570:	6823      	ldr	r3, [r4, #0]
 810f572:	e5da      	b.n	810f12a <HAL_RCCEx_PeriphCLKConfig+0x3d6>
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 810f574:	f240 112d 	movw	r1, #301	; 0x12d
 810f578:	4863      	ldr	r0, [pc, #396]	; (810f708 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 810f57a:	f7f6 f979 	bl	8105870 <assert_failed>
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 810f57e:	6ca1      	ldr	r1, [r4, #72]	; 0x48
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 810f580:	6823      	ldr	r3, [r4, #0]
 810f582:	e543      	b.n	810f00c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
 810f584:	f240 1137 	movw	r1, #311	; 0x137
 810f588:	485f      	ldr	r0, [pc, #380]	; (810f708 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 810f58a:	f7f6 f971 	bl	8105870 <assert_failed>
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 810f58e:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 810f590:	6823      	ldr	r3, [r4, #0]
 810f592:	e54a      	b.n	810f02a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
 810f594:	f240 1141 	movw	r1, #321	; 0x141
 810f598:	485b      	ldr	r0, [pc, #364]	; (810f708 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 810f59a:	f7f6 f969 	bl	8105870 <assert_failed>
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 810f59e:	6d21      	ldr	r1, [r4, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 810f5a0:	6823      	ldr	r3, [r4, #0]
 810f5a2:	e551      	b.n	810f048 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
 810f5a4:	f240 114b 	movw	r1, #331	; 0x14b
 810f5a8:	4857      	ldr	r0, [pc, #348]	; (810f708 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 810f5aa:	f7f6 f961 	bl	8105870 <assert_failed>
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 810f5ae:	6d61      	ldr	r1, [r4, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 810f5b0:	6823      	ldr	r3, [r4, #0]
 810f5b2:	e558      	b.n	810f066 <HAL_RCCEx_PeriphCLKConfig+0x312>
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));
 810f5b4:	f240 1155 	movw	r1, #341	; 0x155
 810f5b8:	4853      	ldr	r0, [pc, #332]	; (810f708 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 810f5ba:	f7f6 f959 	bl	8105870 <assert_failed>
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 810f5be:	6da1      	ldr	r1, [r4, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 810f5c0:	6823      	ldr	r3, [r4, #0]
 810f5c2:	e55f      	b.n	810f084 <HAL_RCCEx_PeriphCLKConfig+0x330>
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));
 810f5c4:	f240 115f 	movw	r1, #351	; 0x15f
 810f5c8:	484f      	ldr	r0, [pc, #316]	; (810f708 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 810f5ca:	f7f6 f951 	bl	8105870 <assert_failed>
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 810f5ce:	6de1      	ldr	r1, [r4, #92]	; 0x5c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 810f5d0:	6823      	ldr	r3, [r4, #0]
 810f5d2:	e566      	b.n	810f0a2 <HAL_RCCEx_PeriphCLKConfig+0x34e>
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));
 810f5d4:	f240 1169 	movw	r1, #361	; 0x169
 810f5d8:	484b      	ldr	r0, [pc, #300]	; (810f708 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 810f5da:	f7f6 f949 	bl	8105870 <assert_failed>
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 810f5de:	6e21      	ldr	r1, [r4, #96]	; 0x60
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 810f5e0:	6823      	ldr	r3, [r4, #0]
 810f5e2:	e56d      	b.n	810f0c0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
        tickstart = HAL_GetTick();
 810f5e4:	f7f9 fda2 	bl	810912c <HAL_GetTick>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 810f5e8:	f241 3988 	movw	r9, #5000	; 0x1388
        tickstart = HAL_GetTick();
 810f5ec:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 810f5ee:	e006      	b.n	810f5fe <HAL_RCCEx_PeriphCLKConfig+0x8aa>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 810f5f0:	f7f9 fd9c 	bl	810912c <HAL_GetTick>
 810f5f4:	eba0 0008 	sub.w	r0, r0, r8
 810f5f8:	4548      	cmp	r0, r9
 810f5fa:	f63f aef0 	bhi.w	810f3de <HAL_RCCEx_PeriphCLKConfig+0x68a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 810f5fe:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 810f600:	0799      	lsls	r1, r3, #30
 810f602:	d5f5      	bpl.n	810f5f0 <HAL_RCCEx_PeriphCLKConfig+0x89c>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 810f604:	6b23      	ldr	r3, [r4, #48]	; 0x30
 810f606:	f403 7140 	and.w	r1, r3, #768	; 0x300
 810f60a:	e47f      	b.n	810ef0c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
 810f60c:	f44f 71f8 	mov.w	r1, #496	; 0x1f0
 810f610:	483d      	ldr	r0, [pc, #244]	; (810f708 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 810f612:	f7f6 f92d 	bl	8105870 <assert_failed>
 810f616:	e702      	b.n	810f41e <HAL_RCCEx_PeriphCLKConfig+0x6ca>
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));
 810f618:	f44f 71f9 	mov.w	r1, #498	; 0x1f2
 810f61c:	483a      	ldr	r0, [pc, #232]	; (810f708 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 810f61e:	f7f6 f927 	bl	8105870 <assert_failed>
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 810f622:	6a63      	ldr	r3, [r4, #36]	; 0x24
 810f624:	1e59      	subs	r1, r3, #1
 810f626:	e6ff      	b.n	810f428 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 810f628:	f44f 71f0 	mov.w	r1, #480	; 0x1e0
 810f62c:	4836      	ldr	r0, [pc, #216]	; (810f708 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 810f62e:	f7f6 f91f 	bl	8105870 <assert_failed>
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 810f632:	68a7      	ldr	r7, [r4, #8]
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 810f634:	6823      	ldr	r3, [r4, #0]
 810f636:	e5eb      	b.n	810f210 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
 810f638:	f44f 7105 	mov.w	r1, #532	; 0x214
 810f63c:	4832      	ldr	r0, [pc, #200]	; (810f708 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 810f63e:	f7f6 f917 	bl	8105870 <assert_failed>
 810f642:	e61d      	b.n	810f280 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
 810f644:	f240 2105 	movw	r1, #517	; 0x205
 810f648:	482f      	ldr	r0, [pc, #188]	; (810f708 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 810f64a:	f7f6 f911 	bl	8105870 <assert_failed>
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 810f64e:	6927      	ldr	r7, [r4, #16]
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 810f650:	6823      	ldr	r3, [r4, #0]
 810f652:	e5fe      	b.n	810f252 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
 810f654:	f240 2116 	movw	r1, #534	; 0x216
 810f658:	482b      	ldr	r0, [pc, #172]	; (810f708 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 810f65a:	f7f6 f909 	bl	8105870 <assert_failed>
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 810f65e:	68e2      	ldr	r2, [r4, #12]
 810f660:	e618      	b.n	810f294 <HAL_RCCEx_PeriphCLKConfig+0x540>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 810f662:	f240 2115 	movw	r1, #533	; 0x215
 810f666:	4828      	ldr	r0, [pc, #160]	; (810f708 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 810f668:	f7f6 f902 	bl	8105870 <assert_failed>
 810f66c:	e60d      	b.n	810f28a <HAL_RCCEx_PeriphCLKConfig+0x536>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 810f66e:	02d8      	lsls	r0, r3, #11
 810f670:	f57f ae79 	bpl.w	810f366 <HAL_RCCEx_PeriphCLKConfig+0x612>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 810f674:	6c22      	ldr	r2, [r4, #64]	; 0x40
 810f676:	2a00      	cmp	r2, #0
 810f678:	f47f ae75 	bne.w	810f366 <HAL_RCCEx_PeriphCLKConfig+0x612>
 810f67c:	e64e      	b.n	810f31c <HAL_RCCEx_PeriphCLKConfig+0x5c8>
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));
 810f67e:	f44f 7111 	mov.w	r1, #580	; 0x244
 810f682:	4821      	ldr	r0, [pc, #132]	; (810f708 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 810f684:	f7f6 f8f4 	bl	8105870 <assert_failed>
 810f688:	e640      	b.n	810f30c <HAL_RCCEx_PeriphCLKConfig+0x5b8>
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
 810f68a:	6a20      	ldr	r0, [r4, #32]
 810f68c:	2803      	cmp	r0, #3
 810f68e:	d82c      	bhi.n	810f6ea <HAL_RCCEx_PeriphCLKConfig+0x996>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 810f690:	491e      	ldr	r1, [pc, #120]	; (810f70c <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 810f692:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 810f696:	f8d1 5088 	ldr.w	r5, [r1, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 810f69a:	f002 6270 	and.w	r2, r2, #251658240	; 0xf000000
 810f69e:	f005 45e0 	and.w	r5, r5, #1879048192	; 0x70000000
 810f6a2:	432a      	orrs	r2, r5
 810f6a4:	6965      	ldr	r5, [r4, #20]
 810f6a6:	ea42 1285 	orr.w	r2, r2, r5, lsl #6
 810f6aa:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 810f6ae:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
 810f6b2:	e65f      	b.n	810f374 <HAL_RCCEx_PeriphCLKConfig+0x620>
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
 810f6b4:	f240 216f 	movw	r1, #623	; 0x26f
 810f6b8:	4813      	ldr	r0, [pc, #76]	; (810f708 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 810f6ba:	f7f6 f8d9 	bl	8105870 <assert_failed>
 810f6be:	e660      	b.n	810f382 <HAL_RCCEx_PeriphCLKConfig+0x62e>
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));
 810f6c0:	f240 214d 	movw	r1, #589	; 0x24d
 810f6c4:	4810      	ldr	r0, [pc, #64]	; (810f708 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 810f6c6:	f7f6 f8d3 	bl	8105870 <assert_failed>
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 810f6ca:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 810f6cc:	1e59      	subs	r1, r3, #1
 810f6ce:	e62f      	b.n	810f330 <HAL_RCCEx_PeriphCLKConfig+0x5dc>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
 810f6d0:	f240 214b 	movw	r1, #587	; 0x24b
 810f6d4:	480c      	ldr	r0, [pc, #48]	; (810f708 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 810f6d6:	f7f6 f8cb 	bl	8105870 <assert_failed>
 810f6da:	e624      	b.n	810f326 <HAL_RCCEx_PeriphCLKConfig+0x5d2>
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));
 810f6dc:	480a      	ldr	r0, [pc, #40]	; (810f708 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 810f6de:	f44f 711c 	mov.w	r1, #624	; 0x270
 810f6e2:	f7f6 f8c5 	bl	8105870 <assert_failed>
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 810f6e6:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 810f6e8:	e650      	b.n	810f38c <HAL_RCCEx_PeriphCLKConfig+0x638>
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
 810f6ea:	4807      	ldr	r0, [pc, #28]	; (810f708 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 810f6ec:	f44f 7118 	mov.w	r1, #608	; 0x260
 810f6f0:	f7f6 f8be 	bl	8105870 <assert_failed>
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 810f6f4:	6a20      	ldr	r0, [r4, #32]
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 810f6f6:	6823      	ldr	r3, [r4, #0]
 810f6f8:	e7ca      	b.n	810f690 <HAL_RCCEx_PeriphCLKConfig+0x93c>
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 810f6fa:	21b7      	movs	r1, #183	; 0xb7
 810f6fc:	4802      	ldr	r0, [pc, #8]	; (810f708 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 810f6fe:	f7f6 f8b7 	bl	8105870 <assert_failed>
 810f702:	f7ff bbc2 	b.w	810ee8a <HAL_RCCEx_PeriphCLKConfig+0x136>
 810f706:	bf00      	nop
 810f708:	0812e028 	.word	0x0812e028
 810f70c:	40023800 	.word	0x40023800
 810f710:	0ffffcff 	.word	0x0ffffcff

0810f714 <HAL_RNG_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 810f714:	b308      	cbz	r0, 810f75a <HAL_RNG_Init+0x46>
  {
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_RNG_ALL_INSTANCE(hrng->Instance));
 810f716:	4b12      	ldr	r3, [pc, #72]	; (810f760 <HAL_RNG_Init+0x4c>)
 810f718:	6802      	ldr	r2, [r0, #0]
 810f71a:	429a      	cmp	r2, r3
{
 810f71c:	b510      	push	{r4, lr}
 810f71e:	4604      	mov	r4, r0
  assert_param(IS_RNG_ALL_INSTANCE(hrng->Instance));
 810f720:	d003      	beq.n	810f72a <HAL_RNG_Init+0x16>
 810f722:	21a3      	movs	r1, #163	; 0xa3
 810f724:	480f      	ldr	r0, [pc, #60]	; (810f764 <HAL_RNG_Init+0x50>)
 810f726:	f7f6 f8a3 	bl	8105870 <assert_failed>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 810f72a:	7963      	ldrb	r3, [r4, #5]
 810f72c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 810f730:	b173      	cbz	r3, 810f750 <HAL_RNG_Init+0x3c>
  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 810f732:	6821      	ldr	r1, [r4, #0]
  hrng->State = HAL_RNG_STATE_BUSY;
 810f734:	2302      	movs	r3, #2

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 810f736:	2200      	movs	r2, #0
  hrng->State = HAL_RNG_STATE_READY;
 810f738:	f04f 0c01 	mov.w	ip, #1
  hrng->State = HAL_RNG_STATE_BUSY;
 810f73c:	7163      	strb	r3, [r4, #5]
  __HAL_RNG_ENABLE(hrng);
 810f73e:	680b      	ldr	r3, [r1, #0]

  /* Return function status */
  return HAL_OK;
 810f740:	4610      	mov	r0, r2
  __HAL_RNG_ENABLE(hrng);
 810f742:	f043 0304 	orr.w	r3, r3, #4
 810f746:	600b      	str	r3, [r1, #0]
  hrng->State = HAL_RNG_STATE_READY;
 810f748:	f884 c005 	strb.w	ip, [r4, #5]
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 810f74c:	60a2      	str	r2, [r4, #8]
}
 810f74e:	bd10      	pop	{r4, pc}
    HAL_RNG_MspInit(hrng);
 810f750:	4620      	mov	r0, r4
    hrng->Lock = HAL_UNLOCKED;
 810f752:	7122      	strb	r2, [r4, #4]
    HAL_RNG_MspInit(hrng);
 810f754:	f7f7 ff0a 	bl	810756c <HAL_RNG_MspInit>
 810f758:	e7eb      	b.n	810f732 <HAL_RNG_Init+0x1e>
    return HAL_ERROR;
 810f75a:	2001      	movs	r0, #1
}
 810f75c:	4770      	bx	lr
 810f75e:	bf00      	nop
 810f760:	50060800 	.word	0x50060800
 810f764:	0812e064 	.word	0x0812e064

0810f768 <SPI_WaitFlagStateUntilTimeout.constprop.0>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 810f768:	b5f0      	push	{r4, r5, r6, r7, lr}
 810f76a:	460c      	mov	r4, r1
 810f76c:	4615      	mov	r5, r2
 810f76e:	b083      	sub	sp, #12
 810f770:	4606      	mov	r6, r0
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 810f772:	4425      	add	r5, r4
 810f774:	f7f9 fcda 	bl	810912c <HAL_GetTick>
 810f778:	1a2d      	subs	r5, r5, r0
  tmp_tickstart = HAL_GetTick();
 810f77a:	f7f9 fcd7 	bl	810912c <HAL_GetTick>

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 810f77e:	4b25      	ldr	r3, [pc, #148]	; (810f814 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xac>)
  tmp_tickstart = HAL_GetTick();
 810f780:	4607      	mov	r7, r0
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 810f782:	681b      	ldr	r3, [r3, #0]
 810f784:	f3c3 33cb 	ubfx	r3, r3, #15, #12
 810f788:	fb05 f303 	mul.w	r3, r5, r3
 810f78c:	9301      	str	r3, [sp, #4]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 810f78e:	6832      	ldr	r2, [r6, #0]
 810f790:	e001      	b.n	810f796 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x2e>
  {
    if (Timeout != HAL_MAX_DELAY)
 810f792:	1c63      	adds	r3, r4, #1
 810f794:	d106      	bne.n	810f7a4 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x3c>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 810f796:	6893      	ldr	r3, [r2, #8]
 810f798:	f013 0380 	ands.w	r3, r3, #128	; 0x80
 810f79c:	d1f9      	bne.n	810f792 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x2a>
      }
      count--;
    }
  }

  return HAL_OK;
 810f79e:	4618      	mov	r0, r3
}
 810f7a0:	b003      	add	sp, #12
 810f7a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 810f7a4:	f7f9 fcc2 	bl	810912c <HAL_GetTick>
 810f7a8:	1bc0      	subs	r0, r0, r7
 810f7aa:	42a8      	cmp	r0, r5
 810f7ac:	d208      	bcs.n	810f7c0 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x58>
      if (count == 0U)
 810f7ae:	9b01      	ldr	r3, [sp, #4]
        tmp_timeout = 0U;
 810f7b0:	2b00      	cmp	r3, #0
      count--;
 810f7b2:	9b01      	ldr	r3, [sp, #4]
 810f7b4:	f103 33ff 	add.w	r3, r3, #4294967295
        tmp_timeout = 0U;
 810f7b8:	bf08      	it	eq
 810f7ba:	2500      	moveq	r5, #0
      count--;
 810f7bc:	9301      	str	r3, [sp, #4]
 810f7be:	e7e6      	b.n	810f78e <SPI_WaitFlagStateUntilTimeout.constprop.0+0x26>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 810f7c0:	e9d6 3100 	ldrd	r3, r1, [r6]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 810f7c4:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 810f7c6:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 810f7ca:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 810f7ce:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 810f7d0:	d014      	beq.n	810f7fc <SPI_WaitFlagStateUntilTimeout.constprop.0+0x94>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 810f7d2:	6ab2      	ldr	r2, [r6, #40]	; 0x28
 810f7d4:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 810f7d8:	d007      	beq.n	810f7ea <SPI_WaitFlagStateUntilTimeout.constprop.0+0x82>
        hspi->State = HAL_SPI_STATE_READY;
 810f7da:	2101      	movs	r1, #1
        __HAL_UNLOCK(hspi);
 810f7dc:	2200      	movs	r2, #0
        return HAL_TIMEOUT;
 810f7de:	2003      	movs	r0, #3
        hspi->State = HAL_SPI_STATE_READY;
 810f7e0:	f886 105d 	strb.w	r1, [r6, #93]	; 0x5d
        __HAL_UNLOCK(hspi);
 810f7e4:	f886 205c 	strb.w	r2, [r6, #92]	; 0x5c
        return HAL_TIMEOUT;
 810f7e8:	e7da      	b.n	810f7a0 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x38>
          SPI_RESET_CRC(hspi);
 810f7ea:	681a      	ldr	r2, [r3, #0]
 810f7ec:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 810f7f0:	601a      	str	r2, [r3, #0]
 810f7f2:	681a      	ldr	r2, [r3, #0]
 810f7f4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 810f7f8:	601a      	str	r2, [r3, #0]
 810f7fa:	e7ee      	b.n	810f7da <SPI_WaitFlagStateUntilTimeout.constprop.0+0x72>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 810f7fc:	68b2      	ldr	r2, [r6, #8]
 810f7fe:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 810f802:	d002      	beq.n	810f80a <SPI_WaitFlagStateUntilTimeout.constprop.0+0xa2>
 810f804:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 810f808:	d1e3      	bne.n	810f7d2 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x6a>
          __HAL_SPI_DISABLE(hspi);
 810f80a:	681a      	ldr	r2, [r3, #0]
 810f80c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 810f810:	601a      	str	r2, [r3, #0]
 810f812:	e7de      	b.n	810f7d2 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x6a>
 810f814:	20000298 	.word	0x20000298

0810f818 <SPI_WaitFifoStateUntilTimeout.constprop.0>:
  * @param  State Fifo state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 810f818:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 810f81c:	4615      	mov	r5, r2
 810f81e:	4698      	mov	r8, r3
 810f820:	b083      	sub	sp, #12
{
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 810f822:	2300      	movs	r3, #0

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 810f824:	44a8      	add	r8, r5
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 810f826:	4606      	mov	r6, r0
  __IO uint8_t  tmpreg8 = 0;
 810f828:	f88d 3003 	strb.w	r3, [sp, #3]
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 810f82c:	460c      	mov	r4, r1
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 810f82e:	f7f9 fc7d 	bl	810912c <HAL_GetTick>
 810f832:	eba8 0700 	sub.w	r7, r8, r0
  tmp_tickstart = HAL_GetTick();
 810f836:	f7f9 fc79 	bl	810912c <HAL_GetTick>

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 810f83a:	4b2e      	ldr	r3, [pc, #184]	; (810f8f4 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xdc>)
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 810f83c:	f8d6 9000 	ldr.w	r9, [r6]
  tmp_tickstart = HAL_GetTick();
 810f840:	4680      	mov	r8, r0
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 810f842:	681b      	ldr	r3, [r3, #0]

  while ((hspi->Instance->SR & Fifo) != State)
 810f844:	464a      	mov	r2, r9
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 810f846:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 810f84a:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 810f84e:	0d1b      	lsrs	r3, r3, #20
 810f850:	fb07 f303 	mul.w	r3, r7, r3
 810f854:	9301      	str	r3, [sp, #4]
  while ((hspi->Instance->SR & Fifo) != State)
 810f856:	e00b      	b.n	810f870 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x58>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 810f858:	f5b4 6fc0 	cmp.w	r4, #1536	; 0x600
 810f85c:	d106      	bne.n	810f86c <SPI_WaitFifoStateUntilTimeout.constprop.0+0x54>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 810f85e:	f899 300c 	ldrb.w	r3, [r9, #12]
 810f862:	b2db      	uxtb	r3, r3
 810f864:	f88d 3003 	strb.w	r3, [sp, #3]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 810f868:	f89d 3003 	ldrb.w	r3, [sp, #3]
    }

    if (Timeout != HAL_MAX_DELAY)
 810f86c:	1c6b      	adds	r3, r5, #1
 810f86e:	d106      	bne.n	810f87e <SPI_WaitFifoStateUntilTimeout.constprop.0+0x66>
  while ((hspi->Instance->SR & Fifo) != State)
 810f870:	6893      	ldr	r3, [r2, #8]
 810f872:	4023      	ands	r3, r4
 810f874:	d1f0      	bne.n	810f858 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x40>
      }
      count--;
    }
  }

  return HAL_OK;
 810f876:	4618      	mov	r0, r3
}
 810f878:	b003      	add	sp, #12
 810f87a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 810f87e:	f7f9 fc55 	bl	810912c <HAL_GetTick>
 810f882:	eba0 0008 	sub.w	r0, r0, r8
 810f886:	42b8      	cmp	r0, r7
 810f888:	d209      	bcs.n	810f89e <SPI_WaitFifoStateUntilTimeout.constprop.0+0x86>
      if (count == 0U)
 810f88a:	9b01      	ldr	r3, [sp, #4]
  while ((hspi->Instance->SR & Fifo) != State)
 810f88c:	6832      	ldr	r2, [r6, #0]
        tmp_timeout = 0U;
 810f88e:	2b00      	cmp	r3, #0
      count--;
 810f890:	9b01      	ldr	r3, [sp, #4]
 810f892:	f103 33ff 	add.w	r3, r3, #4294967295
        tmp_timeout = 0U;
 810f896:	bf08      	it	eq
 810f898:	2700      	moveq	r7, #0
      count--;
 810f89a:	9301      	str	r3, [sp, #4]
 810f89c:	e7e8      	b.n	810f870 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x58>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 810f89e:	e9d6 3100 	ldrd	r3, r1, [r6]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 810f8a2:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 810f8a4:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 810f8a8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 810f8ac:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 810f8ae:	d014      	beq.n	810f8da <SPI_WaitFifoStateUntilTimeout.constprop.0+0xc2>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 810f8b0:	6ab2      	ldr	r2, [r6, #40]	; 0x28
 810f8b2:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 810f8b6:	d007      	beq.n	810f8c8 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xb0>
        hspi->State = HAL_SPI_STATE_READY;
 810f8b8:	2101      	movs	r1, #1
        __HAL_UNLOCK(hspi);
 810f8ba:	2200      	movs	r2, #0
        return HAL_TIMEOUT;
 810f8bc:	2003      	movs	r0, #3
        hspi->State = HAL_SPI_STATE_READY;
 810f8be:	f886 105d 	strb.w	r1, [r6, #93]	; 0x5d
        __HAL_UNLOCK(hspi);
 810f8c2:	f886 205c 	strb.w	r2, [r6, #92]	; 0x5c
        return HAL_TIMEOUT;
 810f8c6:	e7d7      	b.n	810f878 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x60>
          SPI_RESET_CRC(hspi);
 810f8c8:	681a      	ldr	r2, [r3, #0]
 810f8ca:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 810f8ce:	601a      	str	r2, [r3, #0]
 810f8d0:	681a      	ldr	r2, [r3, #0]
 810f8d2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 810f8d6:	601a      	str	r2, [r3, #0]
 810f8d8:	e7ee      	b.n	810f8b8 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xa0>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 810f8da:	68b2      	ldr	r2, [r6, #8]
 810f8dc:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 810f8e0:	d002      	beq.n	810f8e8 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xd0>
 810f8e2:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 810f8e6:	d1e3      	bne.n	810f8b0 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x98>
          __HAL_SPI_DISABLE(hspi);
 810f8e8:	681a      	ldr	r2, [r3, #0]
 810f8ea:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 810f8ee:	601a      	str	r2, [r3, #0]
 810f8f0:	e7de      	b.n	810f8b0 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x98>
 810f8f2:	bf00      	nop
 810f8f4:	20000298 	.word	0x20000298

0810f8f8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 810f8f8:	b570      	push	{r4, r5, r6, lr}
 810f8fa:	b084      	sub	sp, #16
 810f8fc:	4613      	mov	r3, r2
 810f8fe:	460e      	mov	r6, r1
 810f900:	4605      	mov	r5, r0
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 810f902:	9201      	str	r2, [sp, #4]
 810f904:	460a      	mov	r2, r1
 810f906:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 810f90a:	f7ff ff85 	bl	810f818 <SPI_WaitFifoStateUntilTimeout.constprop.0>
 810f90e:	9b01      	ldr	r3, [sp, #4]
 810f910:	bb58      	cbnz	r0, 810f96a <SPI_EndRxTxTransaction+0x72>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 810f912:	4919      	ldr	r1, [pc, #100]	; (810f978 <SPI_EndRxTxTransaction+0x80>)
 810f914:	4a19      	ldr	r2, [pc, #100]	; (810f97c <SPI_EndRxTxTransaction+0x84>)
 810f916:	6808      	ldr	r0, [r1, #0]
 810f918:	fba2 2000 	umull	r2, r0, r2, r0
 810f91c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 810f920:	0d40      	lsrs	r0, r0, #21
 810f922:	fb02 f000 	mul.w	r0, r2, r0
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 810f926:	686a      	ldr	r2, [r5, #4]
 810f928:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 810f92c:	9003      	str	r0, [sp, #12]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 810f92e:	d107      	bne.n	810f940 <SPI_EndRxTxTransaction+0x48>
 810f930:	e012      	b.n	810f958 <SPI_EndRxTxTransaction+0x60>
    {
      if (count == 0U)
      {
        break;
      }
      count--;
 810f932:	9c03      	ldr	r4, [sp, #12]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 810f934:	682a      	ldr	r2, [r5, #0]
      count--;
 810f936:	3c01      	subs	r4, #1
 810f938:	9403      	str	r4, [sp, #12]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 810f93a:	6894      	ldr	r4, [r2, #8]
 810f93c:	0622      	lsls	r2, r4, #24
 810f93e:	d502      	bpl.n	810f946 <SPI_EndRxTxTransaction+0x4e>
      if (count == 0U)
 810f940:	9c03      	ldr	r4, [sp, #12]
 810f942:	2c00      	cmp	r4, #0
 810f944:	d1f5      	bne.n	810f932 <SPI_EndRxTxTransaction+0x3a>
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 810f946:	4632      	mov	r2, r6
 810f948:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 810f94c:	4628      	mov	r0, r5
 810f94e:	f7ff ff63 	bl	810f818 <SPI_WaitFifoStateUntilTimeout.constprop.0>
 810f952:	b950      	cbnz	r0, 810f96a <SPI_EndRxTxTransaction+0x72>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  return HAL_OK;
}
 810f954:	b004      	add	sp, #16
 810f956:	bd70      	pop	{r4, r5, r6, pc}
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 810f958:	461a      	mov	r2, r3
 810f95a:	4631      	mov	r1, r6
 810f95c:	4628      	mov	r0, r5
 810f95e:	9301      	str	r3, [sp, #4]
 810f960:	f7ff ff02 	bl	810f768 <SPI_WaitFlagStateUntilTimeout.constprop.0>
 810f964:	9b01      	ldr	r3, [sp, #4]
 810f966:	2800      	cmp	r0, #0
 810f968:	d0ed      	beq.n	810f946 <SPI_EndRxTxTransaction+0x4e>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 810f96a:	6e2b      	ldr	r3, [r5, #96]	; 0x60
    return HAL_TIMEOUT;
 810f96c:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 810f96e:	f043 0320 	orr.w	r3, r3, #32
 810f972:	662b      	str	r3, [r5, #96]	; 0x60
}
 810f974:	b004      	add	sp, #16
 810f976:	bd70      	pop	{r4, r5, r6, pc}
 810f978:	20000298 	.word	0x20000298
 810f97c:	165e9f81 	.word	0x165e9f81

0810f980 <HAL_SPI_Init>:
  if (hspi == NULL)
 810f980:	2800      	cmp	r0, #0
 810f982:	f000 8128 	beq.w	810fbd6 <HAL_SPI_Init+0x256>
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 810f986:	6802      	ldr	r2, [r0, #0]
 810f988:	4ba7      	ldr	r3, [pc, #668]	; (810fc28 <HAL_SPI_Init+0x2a8>)
 810f98a:	49a8      	ldr	r1, [pc, #672]	; (810fc2c <HAL_SPI_Init+0x2ac>)
{
 810f98c:	b570      	push	{r4, r5, r6, lr}
 810f98e:	4604      	mov	r4, r0
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 810f990:	48a7      	ldr	r0, [pc, #668]	; (810fc30 <HAL_SPI_Init+0x2b0>)
 810f992:	429a      	cmp	r2, r3
 810f994:	bf18      	it	ne
 810f996:	4282      	cmpne	r2, r0
 810f998:	f500 407c 	add.w	r0, r0, #64512	; 0xfc00
 810f99c:	bf14      	ite	ne
 810f99e:	2301      	movne	r3, #1
 810f9a0:	2300      	moveq	r3, #0
 810f9a2:	428a      	cmp	r2, r1
 810f9a4:	bf0c      	ite	eq
 810f9a6:	2300      	moveq	r3, #0
 810f9a8:	f003 0301 	andne.w	r3, r3, #1
 810f9ac:	f501 318a 	add.w	r1, r1, #70656	; 0x11400
 810f9b0:	4282      	cmp	r2, r0
 810f9b2:	bf0c      	ite	eq
 810f9b4:	2300      	moveq	r3, #0
 810f9b6:	f003 0301 	andne.w	r3, r3, #1
 810f9ba:	428a      	cmp	r2, r1
 810f9bc:	bf0c      	ite	eq
 810f9be:	2300      	moveq	r3, #0
 810f9c0:	f003 0301 	andne.w	r3, r3, #1
 810f9c4:	b11b      	cbz	r3, 810f9ce <HAL_SPI_Init+0x4e>
 810f9c6:	4b9b      	ldr	r3, [pc, #620]	; (810fc34 <HAL_SPI_Init+0x2b4>)
 810f9c8:	429a      	cmp	r2, r3
 810f9ca:	f040 80fe 	bne.w	810fbca <HAL_SPI_Init+0x24a>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 810f9ce:	6863      	ldr	r3, [r4, #4]
 810f9d0:	b11b      	cbz	r3, 810f9da <HAL_SPI_Init+0x5a>
 810f9d2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 810f9d6:	f040 80cd 	bne.w	810fb74 <HAL_SPI_Init+0x1f4>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 810f9da:	68a3      	ldr	r3, [r4, #8]
 810f9dc:	f433 6280 	bics.w	r2, r3, #1024	; 0x400
 810f9e0:	d003      	beq.n	810f9ea <HAL_SPI_Init+0x6a>
 810f9e2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 810f9e6:	f040 80db 	bne.w	810fba0 <HAL_SPI_Init+0x220>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 810f9ea:	68e2      	ldr	r2, [r4, #12]
 810f9ec:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
 810f9f0:	f422 7040 	bic.w	r0, r2, #768	; 0x300
 810f9f4:	f422 6110 	bic.w	r1, r2, #2304	; 0x900
 810f9f8:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 810f9fc:	bf18      	it	ne
 810f9fe:	f5b0 6f00 	cmpne.w	r0, #2048	; 0x800
 810fa02:	bf14      	ite	ne
 810fa04:	2301      	movne	r3, #1
 810fa06:	2300      	moveq	r3, #0
 810fa08:	f5b2 6f70 	cmp.w	r2, #3840	; 0xf00
 810fa0c:	bf0c      	ite	eq
 810fa0e:	2300      	moveq	r3, #0
 810fa10:	f003 0301 	andne.w	r3, r3, #1
 810fa14:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 810fa18:	bf0c      	ite	eq
 810fa1a:	2300      	moveq	r3, #0
 810fa1c:	f003 0301 	andne.w	r3, r3, #1
 810fa20:	b12b      	cbz	r3, 810fa2e <HAL_SPI_Init+0xae>
 810fa22:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 810fa26:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 810fa2a:	f040 80f7 	bne.w	810fc1c <HAL_SPI_Init+0x29c>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 810fa2e:	69a3      	ldr	r3, [r4, #24]
 810fa30:	f433 7200 	bics.w	r2, r3, #512	; 0x200
 810fa34:	d003      	beq.n	810fa3e <HAL_SPI_Init+0xbe>
 810fa36:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 810fa3a:	f040 80a1 	bne.w	810fb80 <HAL_SPI_Init+0x200>
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
 810fa3e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 810fa40:	f033 0308 	bics.w	r3, r3, #8
 810fa44:	f040 80a6 	bne.w	810fb94 <HAL_SPI_Init+0x214>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 810fa48:	69e3      	ldr	r3, [r4, #28]
 810fa4a:	f023 0318 	bic.w	r3, r3, #24
 810fa4e:	2b20      	cmp	r3, #32
 810fa50:	d002      	beq.n	810fa58 <HAL_SPI_Init+0xd8>
 810fa52:	2b00      	cmp	r3, #0
 810fa54:	f040 80d6 	bne.w	810fc04 <HAL_SPI_Init+0x284>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 810fa58:	6a23      	ldr	r3, [r4, #32]
 810fa5a:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 810fa5e:	f040 80a8 	bne.w	810fbb2 <HAL_SPI_Init+0x232>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 810fa62:	6a63      	ldr	r3, [r4, #36]	; 0x24
 810fa64:	f033 0210 	bics.w	r2, r3, #16
 810fa68:	d17b      	bne.n	810fb62 <HAL_SPI_Init+0x1e2>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 810fa6a:	2b00      	cmp	r3, #0
 810fa6c:	d16e      	bne.n	810fb4c <HAL_SPI_Init+0x1cc>
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 810fa6e:	6923      	ldr	r3, [r4, #16]
 810fa70:	f033 0302 	bics.w	r3, r3, #2
 810fa74:	f040 80c0 	bne.w	810fbf8 <HAL_SPI_Init+0x278>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 810fa78:	6963      	ldr	r3, [r4, #20]
 810fa7a:	2b01      	cmp	r3, #1
 810fa7c:	d904      	bls.n	810fa88 <HAL_SPI_Init+0x108>
 810fa7e:	f44f 71a9 	mov.w	r1, #338	; 0x152
 810fa82:	486d      	ldr	r0, [pc, #436]	; (810fc38 <HAL_SPI_Init+0x2b8>)
 810fa84:	f7f5 fef4 	bl	8105870 <assert_failed>
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 810fa88:	6863      	ldr	r3, [r4, #4]
 810fa8a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 810fa8e:	f000 80a4 	beq.w	810fbda <HAL_SPI_Init+0x25a>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 810fa92:	2300      	movs	r3, #0
 810fa94:	61e3      	str	r3, [r4, #28]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 810fa96:	2200      	movs	r2, #0
  if (hspi->State == HAL_SPI_STATE_RESET)
 810fa98:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 810fa9c:	62a2      	str	r2, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 810fa9e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 810faa2:	2b00      	cmp	r3, #0
 810faa4:	f000 808b 	beq.w	810fbbe <HAL_SPI_Init+0x23e>
  __HAL_SPI_DISABLE(hspi);
 810faa8:	6825      	ldr	r5, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 810faaa:	2202      	movs	r2, #2
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 810faac:	68e3      	ldr	r3, [r4, #12]
  hspi->State = HAL_SPI_STATE_BUSY;
 810faae:	f884 205d 	strb.w	r2, [r4, #93]	; 0x5d
  __HAL_SPI_DISABLE(hspi);
 810fab2:	682a      	ldr	r2, [r5, #0]
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 810fab4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
  __HAL_SPI_DISABLE(hspi);
 810fab8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 810fabc:	bf8c      	ite	hi
 810fabe:	f04f 0c00 	movhi.w	ip, #0
 810fac2:	f44f 5c80 	movls.w	ip, #4096	; 0x1000
  __HAL_SPI_DISABLE(hspi);
 810fac6:	602a      	str	r2, [r5, #0]
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 810fac8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 810facc:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
 810fad0:	d16c      	bne.n	810fbac <HAL_SPI_Init+0x22c>
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 810fad2:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 810fad4:	f402 5000 	and.w	r0, r2, #8192	; 0x2000
 810fad8:	6861      	ldr	r1, [r4, #4]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 810fada:	f403 6e70 	and.w	lr, r3, #3840	; 0xf00
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 810fade:	6923      	ldr	r3, [r4, #16]
 810fae0:	f401 7282 	and.w	r2, r1, #260	; 0x104
 810fae4:	68a1      	ldr	r1, [r4, #8]
 810fae6:	f003 0302 	and.w	r3, r3, #2
 810faea:	69a6      	ldr	r6, [r4, #24]
 810faec:	f401 4104 	and.w	r1, r1, #33792	; 0x8400
 810faf0:	430a      	orrs	r2, r1
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 810faf2:	6b61      	ldr	r1, [r4, #52]	; 0x34
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 810faf4:	431a      	orrs	r2, r3
 810faf6:	6963      	ldr	r3, [r4, #20]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 810faf8:	f001 0108 	and.w	r1, r1, #8
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 810fafc:	f003 0301 	and.w	r3, r3, #1
 810fb00:	431a      	orrs	r2, r3
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 810fb02:	6a63      	ldr	r3, [r4, #36]	; 0x24
 810fb04:	f003 0310 	and.w	r3, r3, #16
 810fb08:	430b      	orrs	r3, r1
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 810fb0a:	69e1      	ldr	r1, [r4, #28]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 810fb0c:	ea43 030e 	orr.w	r3, r3, lr
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 810fb10:	f406 7e00 	and.w	lr, r6, #512	; 0x200
 810fb14:	f001 0138 	and.w	r1, r1, #56	; 0x38
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 810fb18:	0c36      	lsrs	r6, r6, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 810fb1a:	ea42 020e 	orr.w	r2, r2, lr
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 810fb1e:	f006 0604 	and.w	r6, r6, #4
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 810fb22:	430a      	orrs	r2, r1
 810fb24:	6a21      	ldr	r1, [r4, #32]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 810fb26:	4333      	orrs	r3, r6
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 810fb28:	f001 0180 	and.w	r1, r1, #128	; 0x80
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 810fb2c:	ea43 030c 	orr.w	r3, r3, ip
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 810fb30:	430a      	orrs	r2, r1
 810fb32:	4302      	orrs	r2, r0
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 810fb34:	2000      	movs	r0, #0
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 810fb36:	602a      	str	r2, [r5, #0]
  hspi->State     = HAL_SPI_STATE_READY;
 810fb38:	2201      	movs	r2, #1
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 810fb3a:	606b      	str	r3, [r5, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 810fb3c:	69eb      	ldr	r3, [r5, #28]
 810fb3e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 810fb42:	61eb      	str	r3, [r5, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 810fb44:	6620      	str	r0, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 810fb46:	f884 205d 	strb.w	r2, [r4, #93]	; 0x5d
}
 810fb4a:	bd70      	pop	{r4, r5, r6, pc}
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 810fb4c:	69e3      	ldr	r3, [r4, #28]
 810fb4e:	f023 0318 	bic.w	r3, r3, #24
 810fb52:	2b20      	cmp	r3, #32
 810fb54:	d001      	beq.n	810fb5a <HAL_SPI_Init+0x1da>
 810fb56:	2b00      	cmp	r3, #0
 810fb58:	d15a      	bne.n	810fc10 <HAL_SPI_Init+0x290>
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 810fb5a:	2300      	movs	r3, #0
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 810fb5c:	e9c4 3304 	strd	r3, r3, [r4, #16]
 810fb60:	e799      	b.n	810fa96 <HAL_SPI_Init+0x116>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 810fb62:	f44f 71a7 	mov.w	r1, #334	; 0x14e
 810fb66:	4834      	ldr	r0, [pc, #208]	; (810fc38 <HAL_SPI_Init+0x2b8>)
 810fb68:	f7f5 fe82 	bl	8105870 <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 810fb6c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 810fb6e:	2b00      	cmp	r3, #0
 810fb70:	d1ec      	bne.n	810fb4c <HAL_SPI_Init+0x1cc>
 810fb72:	e77c      	b.n	810fa6e <HAL_SPI_Init+0xee>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 810fb74:	f240 1147 	movw	r1, #327	; 0x147
 810fb78:	482f      	ldr	r0, [pc, #188]	; (810fc38 <HAL_SPI_Init+0x2b8>)
 810fb7a:	f7f5 fe79 	bl	8105870 <assert_failed>
 810fb7e:	e72c      	b.n	810f9da <HAL_SPI_Init+0x5a>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 810fb80:	f44f 71a5 	mov.w	r1, #330	; 0x14a
 810fb84:	482c      	ldr	r0, [pc, #176]	; (810fc38 <HAL_SPI_Init+0x2b8>)
 810fb86:	f7f5 fe73 	bl	8105870 <assert_failed>
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
 810fb8a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 810fb8c:	f033 0308 	bics.w	r3, r3, #8
 810fb90:	f43f af5a 	beq.w	810fa48 <HAL_SPI_Init+0xc8>
 810fb94:	f240 114b 	movw	r1, #331	; 0x14b
 810fb98:	4827      	ldr	r0, [pc, #156]	; (810fc38 <HAL_SPI_Init+0x2b8>)
 810fb9a:	f7f5 fe69 	bl	8105870 <assert_failed>
 810fb9e:	e753      	b.n	810fa48 <HAL_SPI_Init+0xc8>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 810fba0:	f44f 71a4 	mov.w	r1, #328	; 0x148
 810fba4:	4824      	ldr	r0, [pc, #144]	; (810fc38 <HAL_SPI_Init+0x2b8>)
 810fba6:	f7f5 fe63 	bl	8105870 <assert_failed>
 810fbaa:	e71e      	b.n	810f9ea <HAL_SPI_Init+0x6a>
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 810fbac:	2000      	movs	r0, #0
 810fbae:	62a0      	str	r0, [r4, #40]	; 0x28
 810fbb0:	e792      	b.n	810fad8 <HAL_SPI_Init+0x158>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 810fbb2:	f240 114d 	movw	r1, #333	; 0x14d
 810fbb6:	4820      	ldr	r0, [pc, #128]	; (810fc38 <HAL_SPI_Init+0x2b8>)
 810fbb8:	f7f5 fe5a 	bl	8105870 <assert_failed>
 810fbbc:	e751      	b.n	810fa62 <HAL_SPI_Init+0xe2>
    HAL_SPI_MspInit(hspi);
 810fbbe:	4620      	mov	r0, r4
    hspi->Lock = HAL_UNLOCKED;
 810fbc0:	f884 205c 	strb.w	r2, [r4, #92]	; 0x5c
    HAL_SPI_MspInit(hspi);
 810fbc4:	f7f7 fce8 	bl	8107598 <HAL_SPI_MspInit>
 810fbc8:	e76e      	b.n	810faa8 <HAL_SPI_Init+0x128>
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 810fbca:	f44f 71a3 	mov.w	r1, #326	; 0x146
 810fbce:	481a      	ldr	r0, [pc, #104]	; (810fc38 <HAL_SPI_Init+0x2b8>)
 810fbd0:	f7f5 fe4e 	bl	8105870 <assert_failed>
 810fbd4:	e6fb      	b.n	810f9ce <HAL_SPI_Init+0x4e>
    return HAL_ERROR;
 810fbd6:	2001      	movs	r0, #1
}
 810fbd8:	4770      	bx	lr
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 810fbda:	69e3      	ldr	r3, [r4, #28]
 810fbdc:	f023 0318 	bic.w	r3, r3, #24
 810fbe0:	2b20      	cmp	r3, #32
 810fbe2:	f43f af58 	beq.w	810fa96 <HAL_SPI_Init+0x116>
 810fbe6:	2b00      	cmp	r3, #0
 810fbe8:	f43f af55 	beq.w	810fa96 <HAL_SPI_Init+0x116>
 810fbec:	f44f 71ab 	mov.w	r1, #342	; 0x156
 810fbf0:	4811      	ldr	r0, [pc, #68]	; (810fc38 <HAL_SPI_Init+0x2b8>)
 810fbf2:	f7f5 fe3d 	bl	8105870 <assert_failed>
 810fbf6:	e74e      	b.n	810fa96 <HAL_SPI_Init+0x116>
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 810fbf8:	f240 1151 	movw	r1, #337	; 0x151
 810fbfc:	480e      	ldr	r0, [pc, #56]	; (810fc38 <HAL_SPI_Init+0x2b8>)
 810fbfe:	f7f5 fe37 	bl	8105870 <assert_failed>
 810fc02:	e739      	b.n	810fa78 <HAL_SPI_Init+0xf8>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 810fc04:	f44f 71a6 	mov.w	r1, #332	; 0x14c
 810fc08:	480b      	ldr	r0, [pc, #44]	; (810fc38 <HAL_SPI_Init+0x2b8>)
 810fc0a:	f7f5 fe31 	bl	8105870 <assert_failed>
 810fc0e:	e723      	b.n	810fa58 <HAL_SPI_Init+0xd8>
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 810fc10:	f44f 71b0 	mov.w	r1, #352	; 0x160
 810fc14:	4808      	ldr	r0, [pc, #32]	; (810fc38 <HAL_SPI_Init+0x2b8>)
 810fc16:	f7f5 fe2b 	bl	8105870 <assert_failed>
 810fc1a:	e79e      	b.n	810fb5a <HAL_SPI_Init+0x1da>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 810fc1c:	f240 1149 	movw	r1, #329	; 0x149
 810fc20:	4805      	ldr	r0, [pc, #20]	; (810fc38 <HAL_SPI_Init+0x2b8>)
 810fc22:	f7f5 fe25 	bl	8105870 <assert_failed>
 810fc26:	e702      	b.n	810fa2e <HAL_SPI_Init+0xae>
 810fc28:	40013000 	.word	0x40013000
 810fc2c:	40003c00 	.word	0x40003c00
 810fc30:	40003800 	.word	0x40003800
 810fc34:	40015400 	.word	0x40015400
 810fc38:	0812e09c 	.word	0x0812e09c

0810fc3c <HAL_SPI_Transmit>:
{
 810fc3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810fc40:	461d      	mov	r5, r3
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));
 810fc42:	6883      	ldr	r3, [r0, #8]
{
 810fc44:	b082      	sub	sp, #8
 810fc46:	4604      	mov	r4, r0
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));
 810fc48:	f433 4300 	bics.w	r3, r3, #32768	; 0x8000
{
 810fc4c:	460f      	mov	r7, r1
 810fc4e:	4690      	mov	r8, r2
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));
 810fc50:	d171      	bne.n	810fd36 <HAL_SPI_Transmit+0xfa>
  __HAL_LOCK(hspi);
 810fc52:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
 810fc56:	2b01      	cmp	r3, #1
 810fc58:	d076      	beq.n	810fd48 <HAL_SPI_Transmit+0x10c>
 810fc5a:	2301      	movs	r3, #1
 810fc5c:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
  tickstart = HAL_GetTick();
 810fc60:	f7f9 fa64 	bl	810912c <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 810fc64:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
  tickstart = HAL_GetTick();
 810fc68:	4606      	mov	r6, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 810fc6a:	2b01      	cmp	r3, #1
 810fc6c:	b2d8      	uxtb	r0, r3
 810fc6e:	d009      	beq.n	810fc84 <HAL_SPI_Transmit+0x48>
    errorcode = HAL_BUSY;
 810fc70:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 810fc72:	2201      	movs	r2, #1
  __HAL_UNLOCK(hspi);
 810fc74:	2300      	movs	r3, #0
  hspi->State = HAL_SPI_STATE_READY;
 810fc76:	f884 205d 	strb.w	r2, [r4, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 810fc7a:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
}
 810fc7e:	b002      	add	sp, #8
 810fc80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if ((pData == NULL) || (Size == 0U))
 810fc84:	2f00      	cmp	r7, #0
 810fc86:	d0f4      	beq.n	810fc72 <HAL_SPI_Transmit+0x36>
 810fc88:	fab8 f388 	clz	r3, r8
 810fc8c:	095b      	lsrs	r3, r3, #5
 810fc8e:	f1b8 0f00 	cmp.w	r8, #0
 810fc92:	d0ee      	beq.n	810fc72 <HAL_SPI_Transmit+0x36>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 810fc94:	2203      	movs	r2, #3
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 810fc96:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 810fc98:	f8a4 3044 	strh.w	r3, [r4, #68]	; 0x44
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 810fc9c:	f884 205d 	strb.w	r2, [r4, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 810fca0:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->TxXferCount = Size;
 810fca2:	f8a4 803e 	strh.w	r8, [r4, #62]	; 0x3e
  hspi->RxXferCount = 0U;
 810fca6:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 810fcaa:	63a7      	str	r7, [r4, #56]	; 0x38
  hspi->TxXferSize  = Size;
 810fcac:	f8a4 803c 	strh.w	r8, [r4, #60]	; 0x3c
  hspi->RxISR       = NULL;
 810fcb0:	e9c4 3313 	strd	r3, r3, [r4, #76]	; 0x4c
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 810fcb4:	68a3      	ldr	r3, [r4, #8]
 810fcb6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    __HAL_SPI_DISABLE(hspi);
 810fcba:	6823      	ldr	r3, [r4, #0]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 810fcbc:	d07a      	beq.n	810fdb4 <HAL_SPI_Transmit+0x178>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 810fcbe:	681a      	ldr	r2, [r3, #0]
 810fcc0:	0652      	lsls	r2, r2, #25
 810fcc2:	d403      	bmi.n	810fccc <HAL_SPI_Transmit+0x90>
    __HAL_SPI_ENABLE(hspi);
 810fcc4:	681a      	ldr	r2, [r3, #0]
 810fcc6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 810fcca:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 810fccc:	68e2      	ldr	r2, [r4, #12]
 810fcce:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 810fcd2:	6862      	ldr	r2, [r4, #4]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 810fcd4:	d93c      	bls.n	810fd50 <HAL_SPI_Transmit+0x114>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 810fcd6:	b112      	cbz	r2, 810fcde <HAL_SPI_Transmit+0xa2>
 810fcd8:	f1b8 0f01 	cmp.w	r8, #1
 810fcdc:	d107      	bne.n	810fcee <HAL_SPI_Transmit+0xb2>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 810fcde:	f837 2b02 	ldrh.w	r2, [r7], #2
 810fce2:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 810fce4:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
      hspi->pTxBuffPtr += sizeof(uint16_t);
 810fce6:	63a7      	str	r7, [r4, #56]	; 0x38
      hspi->TxXferCount--;
 810fce8:	3a01      	subs	r2, #1
 810fcea:	b292      	uxth	r2, r2
 810fcec:	87e2      	strh	r2, [r4, #62]	; 0x3e
    while (hspi->TxXferCount > 0U)
 810fcee:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 810fcf0:	b292      	uxth	r2, r2
 810fcf2:	b992      	cbnz	r2, 810fd1a <HAL_SPI_Transmit+0xde>
 810fcf4:	e072      	b.n	810fddc <HAL_SPI_Transmit+0x1a0>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 810fcf6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 810fcf8:	f832 1b02 	ldrh.w	r1, [r2], #2
 810fcfc:	60d9      	str	r1, [r3, #12]
        hspi->TxXferCount--;
 810fcfe:	f8b4 c03e 	ldrh.w	ip, [r4, #62]	; 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 810fd02:	63a2      	str	r2, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 810fd04:	f10c 3cff 	add.w	ip, ip, #4294967295
 810fd08:	fa1f fc8c 	uxth.w	ip, ip
 810fd0c:	f8a4 c03e 	strh.w	ip, [r4, #62]	; 0x3e
    while (hspi->TxXferCount > 0U)
 810fd10:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 810fd12:	b29b      	uxth	r3, r3
 810fd14:	2b00      	cmp	r3, #0
 810fd16:	d061      	beq.n	810fddc <HAL_SPI_Transmit+0x1a0>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 810fd18:	6823      	ldr	r3, [r4, #0]
 810fd1a:	689a      	ldr	r2, [r3, #8]
 810fd1c:	0797      	lsls	r7, r2, #30
 810fd1e:	d4ea      	bmi.n	810fcf6 <HAL_SPI_Transmit+0xba>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 810fd20:	f7f9 fa04 	bl	810912c <HAL_GetTick>
 810fd24:	1b80      	subs	r0, r0, r6
 810fd26:	42a8      	cmp	r0, r5
 810fd28:	d301      	bcc.n	810fd2e <HAL_SPI_Transmit+0xf2>
 810fd2a:	1c68      	adds	r0, r5, #1
 810fd2c:	d101      	bne.n	810fd32 <HAL_SPI_Transmit+0xf6>
 810fd2e:	2d00      	cmp	r5, #0
 810fd30:	d1ee      	bne.n	810fd10 <HAL_SPI_Transmit+0xd4>
          errorcode = HAL_TIMEOUT;
 810fd32:	2003      	movs	r0, #3
 810fd34:	e79d      	b.n	810fc72 <HAL_SPI_Transmit+0x36>
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));
 810fd36:	f240 313d 	movw	r1, #829	; 0x33d
 810fd3a:	4838      	ldr	r0, [pc, #224]	; (810fe1c <HAL_SPI_Transmit+0x1e0>)
 810fd3c:	f7f5 fd98 	bl	8105870 <assert_failed>
  __HAL_LOCK(hspi);
 810fd40:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
 810fd44:	2b01      	cmp	r3, #1
 810fd46:	d188      	bne.n	810fc5a <HAL_SPI_Transmit+0x1e>
 810fd48:	2002      	movs	r0, #2
}
 810fd4a:	b002      	add	sp, #8
 810fd4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 810fd50:	b112      	cbz	r2, 810fd58 <HAL_SPI_Transmit+0x11c>
 810fd52:	f1b8 0f01 	cmp.w	r8, #1
 810fd56:	d10b      	bne.n	810fd70 <HAL_SPI_Transmit+0x134>
      if (hspi->TxXferCount > 1U)
 810fd58:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 810fd5a:	b292      	uxth	r2, r2
 810fd5c:	2a01      	cmp	r2, #1
 810fd5e:	d953      	bls.n	810fe08 <HAL_SPI_Transmit+0x1cc>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 810fd60:	f837 2b02 	ldrh.w	r2, [r7], #2
 810fd64:	60da      	str	r2, [r3, #12]
        hspi->TxXferCount -= 2U;
 810fd66:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 810fd68:	63a7      	str	r7, [r4, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 810fd6a:	3b02      	subs	r3, #2
 810fd6c:	b29b      	uxth	r3, r3
 810fd6e:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while (hspi->TxXferCount > 0U)
 810fd70:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 810fd72:	b29b      	uxth	r3, r3
 810fd74:	b983      	cbnz	r3, 810fd98 <HAL_SPI_Transmit+0x15c>
 810fd76:	e031      	b.n	810fddc <HAL_SPI_Transmit+0x1a0>
        if (hspi->TxXferCount > 1U)
 810fd78:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 810fd7a:	b29b      	uxth	r3, r3
 810fd7c:	2b01      	cmp	r3, #1
 810fd7e:	d922      	bls.n	810fdc6 <HAL_SPI_Transmit+0x18a>
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 810fd80:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 810fd82:	f831 3b02 	ldrh.w	r3, [r1], #2
 810fd86:	60d3      	str	r3, [r2, #12]
          hspi->TxXferCount -= 2U;
 810fd88:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
          hspi->pTxBuffPtr += sizeof(uint16_t);
 810fd8a:	63a1      	str	r1, [r4, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 810fd8c:	3b02      	subs	r3, #2
 810fd8e:	b29b      	uxth	r3, r3
 810fd90:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while (hspi->TxXferCount > 0U)
 810fd92:	8fe1      	ldrh	r1, [r4, #62]	; 0x3e
 810fd94:	b289      	uxth	r1, r1
 810fd96:	b309      	cbz	r1, 810fddc <HAL_SPI_Transmit+0x1a0>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 810fd98:	6822      	ldr	r2, [r4, #0]
 810fd9a:	6893      	ldr	r3, [r2, #8]
 810fd9c:	0799      	lsls	r1, r3, #30
 810fd9e:	d4eb      	bmi.n	810fd78 <HAL_SPI_Transmit+0x13c>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 810fda0:	f7f9 f9c4 	bl	810912c <HAL_GetTick>
 810fda4:	1b80      	subs	r0, r0, r6
 810fda6:	42a8      	cmp	r0, r5
 810fda8:	d301      	bcc.n	810fdae <HAL_SPI_Transmit+0x172>
 810fdaa:	1c6b      	adds	r3, r5, #1
 810fdac:	d1c1      	bne.n	810fd32 <HAL_SPI_Transmit+0xf6>
 810fdae:	2d00      	cmp	r5, #0
 810fdb0:	d1ef      	bne.n	810fd92 <HAL_SPI_Transmit+0x156>
 810fdb2:	e7be      	b.n	810fd32 <HAL_SPI_Transmit+0xf6>
    __HAL_SPI_DISABLE(hspi);
 810fdb4:	681a      	ldr	r2, [r3, #0]
 810fdb6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 810fdba:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 810fdbc:	681a      	ldr	r2, [r3, #0]
 810fdbe:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 810fdc2:	601a      	str	r2, [r3, #0]
 810fdc4:	e77b      	b.n	810fcbe <HAL_SPI_Transmit+0x82>
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 810fdc6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 810fdc8:	781b      	ldrb	r3, [r3, #0]
 810fdca:	7313      	strb	r3, [r2, #12]
          hspi->TxXferCount--;
 810fdcc:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
          hspi->pTxBuffPtr++;
 810fdce:	6ba2      	ldr	r2, [r4, #56]	; 0x38
          hspi->TxXferCount--;
 810fdd0:	3b01      	subs	r3, #1
          hspi->pTxBuffPtr++;
 810fdd2:	3201      	adds	r2, #1
          hspi->TxXferCount--;
 810fdd4:	b29b      	uxth	r3, r3
          hspi->pTxBuffPtr++;
 810fdd6:	63a2      	str	r2, [r4, #56]	; 0x38
          hspi->TxXferCount--;
 810fdd8:	87e3      	strh	r3, [r4, #62]	; 0x3e
 810fdda:	e7da      	b.n	810fd92 <HAL_SPI_Transmit+0x156>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 810fddc:	4632      	mov	r2, r6
 810fdde:	4629      	mov	r1, r5
 810fde0:	4620      	mov	r0, r4
 810fde2:	f7ff fd89 	bl	810f8f8 <SPI_EndRxTxTransaction>
 810fde6:	b108      	cbz	r0, 810fdec <HAL_SPI_Transmit+0x1b0>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 810fde8:	2320      	movs	r3, #32
 810fdea:	6623      	str	r3, [r4, #96]	; 0x60
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 810fdec:	68a3      	ldr	r3, [r4, #8]
 810fdee:	b933      	cbnz	r3, 810fdfe <HAL_SPI_Transmit+0x1c2>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 810fdf0:	6822      	ldr	r2, [r4, #0]
 810fdf2:	9301      	str	r3, [sp, #4]
 810fdf4:	68d3      	ldr	r3, [r2, #12]
 810fdf6:	9301      	str	r3, [sp, #4]
 810fdf8:	6893      	ldr	r3, [r2, #8]
 810fdfa:	9301      	str	r3, [sp, #4]
 810fdfc:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 810fdfe:	6e20      	ldr	r0, [r4, #96]	; 0x60
    errorcode = HAL_BUSY;
 810fe00:	3800      	subs	r0, #0
 810fe02:	bf18      	it	ne
 810fe04:	2001      	movne	r0, #1
error:
 810fe06:	e734      	b.n	810fc72 <HAL_SPI_Transmit+0x36>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 810fe08:	783a      	ldrb	r2, [r7, #0]
 810fe0a:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 810fe0c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pTxBuffPtr ++;
 810fe0e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 810fe10:	3b01      	subs	r3, #1
        hspi->pTxBuffPtr ++;
 810fe12:	3201      	adds	r2, #1
        hspi->TxXferCount--;
 810fe14:	b29b      	uxth	r3, r3
        hspi->pTxBuffPtr ++;
 810fe16:	63a2      	str	r2, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 810fe18:	87e3      	strh	r3, [r4, #62]	; 0x3e
 810fe1a:	e7a9      	b.n	810fd70 <HAL_SPI_Transmit+0x134>
 810fe1c:	0812e09c 	.word	0x0812e09c

0810fe20 <TIM_OC5_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 810fe20:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 810fe22:	4a12      	ldr	r2, [pc, #72]	; (810fe6c <TIM_OC5_SetConfig+0x4c>)
  TIMx->CCER &= ~TIM_CCER_CC5E;
 810fe24:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
{
 810fe28:	b430      	push	{r4, r5}
  TIMx->CCER &= ~TIM_CCER_CC5E;
 810fe2a:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 810fe2c:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 810fe2e:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR3;
 810fe30:	6d45      	ldr	r5, [r0, #84]	; 0x54
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 810fe32:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 810fe36:	402a      	ands	r2, r5
  tmpccmrx |= OC_Config->OCMode;
 810fe38:	680d      	ldr	r5, [r1, #0]
 810fe3a:	432a      	orrs	r2, r5
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 810fe3c:	688d      	ldr	r5, [r1, #8]
 810fe3e:	ea43 4305 	orr.w	r3, r3, r5, lsl #16

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 810fe42:	4d0b      	ldr	r5, [pc, #44]	; (810fe70 <TIM_OC5_SetConfig+0x50>)
 810fe44:	42a8      	cmp	r0, r5
 810fe46:	d00a      	beq.n	810fe5e <TIM_OC5_SetConfig+0x3e>
 810fe48:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 810fe4c:	42a8      	cmp	r0, r5
 810fe4e:	d006      	beq.n	810fe5e <TIM_OC5_SetConfig+0x3e>

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 810fe50:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 810fe52:	6044      	str	r4, [r0, #4]
  TIMx->CCMR3 = tmpccmrx;
 810fe54:	6542      	str	r2, [r0, #84]	; 0x54
  TIMx->CCR5 = OC_Config->Pulse;
 810fe56:	6581      	str	r1, [r0, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 810fe58:	6203      	str	r3, [r0, #32]
}
 810fe5a:	bc30      	pop	{r4, r5}
 810fe5c:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_OIS5;
 810fe5e:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 810fe62:	694d      	ldr	r5, [r1, #20]
 810fe64:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
 810fe68:	e7f2      	b.n	810fe50 <TIM_OC5_SetConfig+0x30>
 810fe6a:	bf00      	nop
 810fe6c:	fffeff8f 	.word	0xfffeff8f
 810fe70:	40010000 	.word	0x40010000

0810fe74 <TIM_OC6_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 810fe74:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 810fe76:	4a12      	ldr	r2, [pc, #72]	; (810fec0 <TIM_OC6_SetConfig+0x4c>)
  TIMx->CCER &= ~TIM_CCER_CC6E;
 810fe78:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
{
 810fe7c:	b430      	push	{r4, r5}
  TIMx->CCER &= ~TIM_CCER_CC6E;
 810fe7e:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 810fe80:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 810fe82:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR3;
 810fe84:	6d45      	ldr	r5, [r0, #84]	; 0x54
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 810fe86:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 810fe8a:	402a      	ands	r2, r5
  tmpccmrx |= (OC_Config->OCMode << 8U);
 810fe8c:	680d      	ldr	r5, [r1, #0]
 810fe8e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 810fe92:	688d      	ldr	r5, [r1, #8]
 810fe94:	ea43 5305 	orr.w	r3, r3, r5, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 810fe98:	4d0a      	ldr	r5, [pc, #40]	; (810fec4 <TIM_OC6_SetConfig+0x50>)
 810fe9a:	42a8      	cmp	r0, r5
 810fe9c:	d00a      	beq.n	810feb4 <TIM_OC6_SetConfig+0x40>
 810fe9e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 810fea2:	42a8      	cmp	r0, r5
 810fea4:	d006      	beq.n	810feb4 <TIM_OC6_SetConfig+0x40>

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 810fea6:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 810fea8:	6044      	str	r4, [r0, #4]
  TIMx->CCMR3 = tmpccmrx;
 810feaa:	6542      	str	r2, [r0, #84]	; 0x54
  TIMx->CCR6 = OC_Config->Pulse;
 810feac:	65c1      	str	r1, [r0, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 810feae:	6203      	str	r3, [r0, #32]
}
 810feb0:	bc30      	pop	{r4, r5}
 810feb2:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_OIS6;
 810feb4:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 810feb8:	694d      	ldr	r5, [r1, #20]
 810feba:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
 810febe:	e7f2      	b.n	810fea6 <TIM_OC6_SetConfig+0x32>
 810fec0:	feff8fff 	.word	0xfeff8fff
 810fec4:	40010000 	.word	0x40010000

0810fec8 <TIM_OC1_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC1E;
 810fec8:	6a03      	ldr	r3, [r0, #32]
 810feca:	f023 0301 	bic.w	r3, r3, #1
{
 810fece:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 810fed2:	6203      	str	r3, [r0, #32]
{
 810fed4:	4604      	mov	r4, r0
  tmpccer = TIMx->CCER;
 810fed6:	6a05      	ldr	r5, [r0, #32]
{
 810fed8:	460e      	mov	r6, r1
  tmpcr2 =  TIMx->CR2;
 810feda:	f8d0 8004 	ldr.w	r8, [r0, #4]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 810fede:	4b27      	ldr	r3, [pc, #156]	; (810ff7c <TIM_OC1_SetConfig+0xb4>)
  tmpccer &= ~TIM_CCER_CC1P;
 810fee0:	f025 0502 	bic.w	r5, r5, #2
  tmpccmrx = TIMx->CCMR1;
 810fee4:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= OC_Config->OCMode;
 810fee6:	680f      	ldr	r7, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 810fee8:	4013      	ands	r3, r2
  tmpccmrx |= OC_Config->OCMode;
 810feea:	431f      	orrs	r7, r3
  tmpccer |= OC_Config->OCPolarity;
 810feec:	688b      	ldr	r3, [r1, #8]
 810feee:	431d      	orrs	r5, r3
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 810fef0:	4b23      	ldr	r3, [pc, #140]	; (810ff80 <TIM_OC1_SetConfig+0xb8>)
 810fef2:	4298      	cmp	r0, r3
 810fef4:	d00b      	beq.n	810ff0e <TIM_OC1_SetConfig+0x46>
 810fef6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 810fefa:	4298      	cmp	r0, r3
 810fefc:	d007      	beq.n	810ff0e <TIM_OC1_SetConfig+0x46>
  TIMx->CCR1 = OC_Config->Pulse;
 810fefe:	6872      	ldr	r2, [r6, #4]
  TIMx->CR2 = tmpcr2;
 810ff00:	f8c4 8004 	str.w	r8, [r4, #4]
  TIMx->CCMR1 = tmpccmrx;
 810ff04:	61a7      	str	r7, [r4, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 810ff06:	6362      	str	r2, [r4, #52]	; 0x34
  TIMx->CCER = tmpccer;
 810ff08:	6225      	str	r5, [r4, #32]
}
 810ff0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 810ff0e:	68f3      	ldr	r3, [r6, #12]
 810ff10:	f033 0208 	bics.w	r2, r3, #8
 810ff14:	d120      	bne.n	810ff58 <TIM_OC1_SetConfig+0x90>
    tmpccer &= ~TIM_CCER_CC1NP;
 810ff16:	f025 0508 	bic.w	r5, r5, #8
    tmpccer |= OC_Config->OCNPolarity;
 810ff1a:	431d      	orrs	r5, r3
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 810ff1c:	69b3      	ldr	r3, [r6, #24]
 810ff1e:	f433 7300 	bics.w	r3, r3, #512	; 0x200
    tmpccer &= ~TIM_CCER_CC1NE;
 810ff22:	f025 0504 	bic.w	r5, r5, #4
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 810ff26:	d11e      	bne.n	810ff66 <TIM_OC1_SetConfig+0x9e>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 810ff28:	6973      	ldr	r3, [r6, #20]
 810ff2a:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 810ff2e:	d106      	bne.n	810ff3e <TIM_OC1_SetConfig+0x76>
    tmpcr2 &= ~TIM_CR2_OIS1N;
 810ff30:	f428 7240 	bic.w	r2, r8, #768	; 0x300
 810ff34:	69b1      	ldr	r1, [r6, #24]
 810ff36:	430a      	orrs	r2, r1
    tmpcr2 |= OC_Config->OCNIdleState;
 810ff38:	ea42 0803 	orr.w	r8, r2, r3
 810ff3c:	e7df      	b.n	810fefe <TIM_OC1_SetConfig+0x36>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 810ff3e:	f641 316d 	movw	r1, #7021	; 0x1b6d
 810ff42:	4810      	ldr	r0, [pc, #64]	; (810ff84 <TIM_OC1_SetConfig+0xbc>)
 810ff44:	f7f5 fc94 	bl	8105870 <assert_failed>
    tmpcr2 &= ~TIM_CR2_OIS1N;
 810ff48:	f428 7240 	bic.w	r2, r8, #768	; 0x300
 810ff4c:	69b1      	ldr	r1, [r6, #24]
    tmpcr2 |= OC_Config->OCIdleState;
 810ff4e:	6973      	ldr	r3, [r6, #20]
    tmpcr2 |= OC_Config->OCNIdleState;
 810ff50:	430a      	orrs	r2, r1
 810ff52:	ea42 0803 	orr.w	r8, r2, r3
 810ff56:	e7d2      	b.n	810fefe <TIM_OC1_SetConfig+0x36>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 810ff58:	f641 315f 	movw	r1, #7007	; 0x1b5f
 810ff5c:	4809      	ldr	r0, [pc, #36]	; (810ff84 <TIM_OC1_SetConfig+0xbc>)
 810ff5e:	f7f5 fc87 	bl	8105870 <assert_failed>
    tmpccer |= OC_Config->OCNPolarity;
 810ff62:	68f3      	ldr	r3, [r6, #12]
 810ff64:	e7d7      	b.n	810ff16 <TIM_OC1_SetConfig+0x4e>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 810ff66:	f641 316c 	movw	r1, #7020	; 0x1b6c
 810ff6a:	4806      	ldr	r0, [pc, #24]	; (810ff84 <TIM_OC1_SetConfig+0xbc>)
 810ff6c:	f7f5 fc80 	bl	8105870 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 810ff70:	6973      	ldr	r3, [r6, #20]
 810ff72:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 810ff76:	d0db      	beq.n	810ff30 <TIM_OC1_SetConfig+0x68>
 810ff78:	e7e1      	b.n	810ff3e <TIM_OC1_SetConfig+0x76>
 810ff7a:	bf00      	nop
 810ff7c:	fffeff8c 	.word	0xfffeff8c
 810ff80:	40010000 	.word	0x40010000
 810ff84:	0812e0d4 	.word	0x0812e0d4

0810ff88 <TIM_OC3_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC3E;
 810ff88:	6a03      	ldr	r3, [r0, #32]
 810ff8a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
{
 810ff8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 810ff92:	6203      	str	r3, [r0, #32]
{
 810ff94:	4604      	mov	r4, r0
  tmpccer = TIMx->CCER;
 810ff96:	6a05      	ldr	r5, [r0, #32]
{
 810ff98:	460e      	mov	r6, r1
  tmpcr2 =  TIMx->CR2;
 810ff9a:	f8d0 8004 	ldr.w	r8, [r0, #4]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 810ff9e:	4b29      	ldr	r3, [pc, #164]	; (8110044 <TIM_OC3_SetConfig+0xbc>)
  tmpccer &= ~TIM_CCER_CC3P;
 810ffa0:	f425 7500 	bic.w	r5, r5, #512	; 0x200
  tmpccmrx = TIMx->CCMR2;
 810ffa4:	69c2      	ldr	r2, [r0, #28]
  tmpccmrx |= OC_Config->OCMode;
 810ffa6:	680f      	ldr	r7, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 810ffa8:	4013      	ands	r3, r2
  tmpccmrx |= OC_Config->OCMode;
 810ffaa:	431f      	orrs	r7, r3
  tmpccer |= (OC_Config->OCPolarity << 8U);
 810ffac:	688b      	ldr	r3, [r1, #8]
 810ffae:	ea45 2503 	orr.w	r5, r5, r3, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 810ffb2:	4b25      	ldr	r3, [pc, #148]	; (8110048 <TIM_OC3_SetConfig+0xc0>)
 810ffb4:	4298      	cmp	r0, r3
 810ffb6:	d00b      	beq.n	810ffd0 <TIM_OC3_SetConfig+0x48>
 810ffb8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 810ffbc:	4298      	cmp	r0, r3
 810ffbe:	d007      	beq.n	810ffd0 <TIM_OC3_SetConfig+0x48>
  TIMx->CCR3 = OC_Config->Pulse;
 810ffc0:	6872      	ldr	r2, [r6, #4]
  TIMx->CR2 = tmpcr2;
 810ffc2:	f8c4 8004 	str.w	r8, [r4, #4]
  TIMx->CCMR2 = tmpccmrx;
 810ffc6:	61e7      	str	r7, [r4, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 810ffc8:	63e2      	str	r2, [r4, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 810ffca:	6225      	str	r5, [r4, #32]
}
 810ffcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 810ffd0:	68f3      	ldr	r3, [r6, #12]
 810ffd2:	f033 0208 	bics.w	r2, r3, #8
 810ffd6:	d123      	bne.n	8110020 <TIM_OC3_SetConfig+0x98>
    tmpccer &= ~TIM_CCER_CC3NP;
 810ffd8:	f425 6500 	bic.w	r5, r5, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 810ffdc:	ea45 2503 	orr.w	r5, r5, r3, lsl #8
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 810ffe0:	69b3      	ldr	r3, [r6, #24]
 810ffe2:	f433 7300 	bics.w	r3, r3, #512	; 0x200
    tmpccer &= ~TIM_CCER_CC3NE;
 810ffe6:	f425 6580 	bic.w	r5, r5, #1024	; 0x400
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 810ffea:	d120      	bne.n	811002e <TIM_OC3_SetConfig+0xa6>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 810ffec:	6973      	ldr	r3, [r6, #20]
 810ffee:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 810fff2:	d107      	bne.n	8110004 <TIM_OC3_SetConfig+0x7c>
    tmpcr2 &= ~TIM_CR2_OIS3N;
 810fff4:	f428 5240 	bic.w	r2, r8, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 810fff8:	69b1      	ldr	r1, [r6, #24]
 810fffa:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
 810fffe:	ea42 1803 	orr.w	r8, r2, r3, lsl #4
 8110002:	e7dd      	b.n	810ffc0 <TIM_OC3_SetConfig+0x38>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8110004:	f641 4103 	movw	r1, #7171	; 0x1c03
 8110008:	4810      	ldr	r0, [pc, #64]	; (811004c <TIM_OC3_SetConfig+0xc4>)
 811000a:	f7f5 fc31 	bl	8105870 <assert_failed>
    tmpcr2 &= ~TIM_CR2_OIS3N;
 811000e:	f428 5240 	bic.w	r2, r8, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8110012:	69b1      	ldr	r1, [r6, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8110014:	6973      	ldr	r3, [r6, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8110016:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
 811001a:	ea42 1803 	orr.w	r8, r2, r3, lsl #4
 811001e:	e7cf      	b.n	810ffc0 <TIM_OC3_SetConfig+0x38>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8110020:	f641 31f5 	movw	r1, #7157	; 0x1bf5
 8110024:	4809      	ldr	r0, [pc, #36]	; (811004c <TIM_OC3_SetConfig+0xc4>)
 8110026:	f7f5 fc23 	bl	8105870 <assert_failed>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 811002a:	68f3      	ldr	r3, [r6, #12]
 811002c:	e7d4      	b.n	810ffd8 <TIM_OC3_SetConfig+0x50>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 811002e:	f641 4102 	movw	r1, #7170	; 0x1c02
 8110032:	4806      	ldr	r0, [pc, #24]	; (811004c <TIM_OC3_SetConfig+0xc4>)
 8110034:	f7f5 fc1c 	bl	8105870 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8110038:	6973      	ldr	r3, [r6, #20]
 811003a:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 811003e:	d0d9      	beq.n	810fff4 <TIM_OC3_SetConfig+0x6c>
 8110040:	e7e0      	b.n	8110004 <TIM_OC3_SetConfig+0x7c>
 8110042:	bf00      	nop
 8110044:	fffeff8c 	.word	0xfffeff8c
 8110048:	40010000 	.word	0x40010000
 811004c:	0812e0d4 	.word	0x0812e0d4

08110050 <TIM_OC4_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8110050:	6a03      	ldr	r3, [r0, #32]
 8110052:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
{
 8110056:	b5f0      	push	{r4, r5, r6, r7, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8110058:	6203      	str	r3, [r0, #32]
{
 811005a:	460d      	mov	r5, r1
  tmpccer = TIMx->CCER;
 811005c:	6a06      	ldr	r6, [r0, #32]
{
 811005e:	b083      	sub	sp, #12
  tmpcr2 =  TIMx->CR2;
 8110060:	6842      	ldr	r2, [r0, #4]
{
 8110062:	4604      	mov	r4, r0
  tmpccmrx = TIMx->CCMR2;
 8110064:	69c1      	ldr	r1, [r0, #28]
  tmpccer &= ~TIM_CCER_CC4P;
 8110066:	f426 5600 	bic.w	r6, r6, #8192	; 0x2000
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 811006a:	4b16      	ldr	r3, [pc, #88]	; (81100c4 <TIM_OC4_SetConfig+0x74>)
  tmpccmrx |= (OC_Config->OCMode << 8U);
 811006c:	682f      	ldr	r7, [r5, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 811006e:	400b      	ands	r3, r1
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8110070:	ea43 2707 	orr.w	r7, r3, r7, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8110074:	68ab      	ldr	r3, [r5, #8]
 8110076:	ea46 3603 	orr.w	r6, r6, r3, lsl #12
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 811007a:	4b13      	ldr	r3, [pc, #76]	; (81100c8 <TIM_OC4_SetConfig+0x78>)
 811007c:	4298      	cmp	r0, r3
 811007e:	d00a      	beq.n	8110096 <TIM_OC4_SetConfig+0x46>
 8110080:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8110084:	4298      	cmp	r0, r3
 8110086:	d006      	beq.n	8110096 <TIM_OC4_SetConfig+0x46>
  TIMx->CCR4 = OC_Config->Pulse;
 8110088:	686b      	ldr	r3, [r5, #4]
  TIMx->CR2 = tmpcr2;
 811008a:	6062      	str	r2, [r4, #4]
  TIMx->CCMR2 = tmpccmrx;
 811008c:	61e7      	str	r7, [r4, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 811008e:	6423      	str	r3, [r4, #64]	; 0x40
  TIMx->CCER = tmpccer;
 8110090:	6226      	str	r6, [r4, #32]
}
 8110092:	b003      	add	sp, #12
 8110094:	bdf0      	pop	{r4, r5, r6, r7, pc}
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8110096:	696b      	ldr	r3, [r5, #20]
 8110098:	f433 7180 	bics.w	r1, r3, #256	; 0x100
 811009c:	d104      	bne.n	81100a8 <TIM_OC4_SetConfig+0x58>
    tmpcr2 &= ~TIM_CR2_OIS4;
 811009e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 81100a2:	ea42 1283 	orr.w	r2, r2, r3, lsl #6
 81100a6:	e7ef      	b.n	8110088 <TIM_OC4_SetConfig+0x38>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 81100a8:	f641 4141 	movw	r1, #7233	; 0x1c41
 81100ac:	4807      	ldr	r0, [pc, #28]	; (81100cc <TIM_OC4_SetConfig+0x7c>)
 81100ae:	9201      	str	r2, [sp, #4]
 81100b0:	f7f5 fbde 	bl	8105870 <assert_failed>
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 81100b4:	9a01      	ldr	r2, [sp, #4]
 81100b6:	696b      	ldr	r3, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 81100b8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 81100bc:	ea42 1283 	orr.w	r2, r2, r3, lsl #6
 81100c0:	e7e2      	b.n	8110088 <TIM_OC4_SetConfig+0x38>
 81100c2:	bf00      	nop
 81100c4:	feff8cff 	.word	0xfeff8cff
 81100c8:	40010000 	.word	0x40010000
 81100cc:	0812e0d4 	.word	0x0812e0d4

081100d0 <TIM_SlaveTimer_SetConfig>:
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 81100d0:	6803      	ldr	r3, [r0, #0]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 81100d2:	684a      	ldr	r2, [r1, #4]
{
 81100d4:	b570      	push	{r4, r5, r6, lr}
 81100d6:	460c      	mov	r4, r1
  tmpsmcr = htim->Instance->SMCR;
 81100d8:	6899      	ldr	r1, [r3, #8]
{
 81100da:	4605      	mov	r5, r0

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 81100dc:	2a50      	cmp	r2, #80	; 0x50
  tmpsmcr &= ~TIM_SMCR_TS;
 81100de:	f021 0c70 	bic.w	ip, r1, #112	; 0x70
  tmpsmcr &= ~TIM_SMCR_SMS;
 81100e2:	4980      	ldr	r1, [pc, #512]	; (81102e4 <TIM_SlaveTimer_SetConfig+0x214>)
  tmpsmcr |= sSlaveConfig->SlaveMode;
 81100e4:	6820      	ldr	r0, [r4, #0]
  tmpsmcr |= sSlaveConfig->InputTrigger;
 81100e6:	ea42 0c0c 	orr.w	ip, r2, ip
  tmpsmcr &= ~TIM_SMCR_SMS;
 81100ea:	ea0c 0101 	and.w	r1, ip, r1
  tmpsmcr |= sSlaveConfig->SlaveMode;
 81100ee:	ea41 0100 	orr.w	r1, r1, r0
  htim->Instance->SMCR = tmpsmcr;
 81100f2:	6099      	str	r1, [r3, #8]
  switch (sSlaveConfig->InputTrigger)
 81100f4:	f000 8104 	beq.w	8110300 <TIM_SlaveTimer_SetConfig+0x230>
 81100f8:	d953      	bls.n	81101a2 <TIM_SlaveTimer_SetConfig+0xd2>
 81100fa:	2a60      	cmp	r2, #96	; 0x60
 81100fc:	f000 816b 	beq.w	81103d6 <TIM_SlaveTimer_SetConfig+0x306>
 8110100:	2a70      	cmp	r2, #112	; 0x70
 8110102:	d151      	bne.n	81101a8 <TIM_SlaveTimer_SetConfig+0xd8>
  {
    case TIM_TS_ETRF:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 8110104:	4a78      	ldr	r2, [pc, #480]	; (81102e8 <TIM_SlaveTimer_SetConfig+0x218>)
 8110106:	4979      	ldr	r1, [pc, #484]	; (81102ec <TIM_SlaveTimer_SetConfig+0x21c>)
 8110108:	4293      	cmp	r3, r2
 811010a:	bf18      	it	ne
 811010c:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 8110110:	bf14      	ite	ne
 8110112:	2201      	movne	r2, #1
 8110114:	2200      	moveq	r2, #0
 8110116:	428b      	cmp	r3, r1
 8110118:	bf0c      	ite	eq
 811011a:	2200      	moveq	r2, #0
 811011c:	f002 0201 	andne.w	r2, r2, #1
 8110120:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8110124:	428b      	cmp	r3, r1
 8110126:	bf0c      	ite	eq
 8110128:	2200      	moveq	r2, #0
 811012a:	f002 0201 	andne.w	r2, r2, #1
 811012e:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8110132:	428b      	cmp	r3, r1
 8110134:	bf0c      	ite	eq
 8110136:	2200      	moveq	r2, #0
 8110138:	f002 0201 	andne.w	r2, r2, #1
 811013c:	f501 4178 	add.w	r1, r1, #63488	; 0xf800
 8110140:	428b      	cmp	r3, r1
 8110142:	bf0c      	ite	eq
 8110144:	2200      	moveq	r2, #0
 8110146:	f002 0201 	andne.w	r2, r2, #1
 811014a:	f501 5170 	add.w	r1, r1, #15360	; 0x3c00
 811014e:	428b      	cmp	r3, r1
 8110150:	bf0c      	ite	eq
 8110152:	2200      	moveq	r2, #0
 8110154:	f002 0201 	andne.w	r2, r2, #1
 8110158:	b11a      	cbz	r2, 8110162 <TIM_SlaveTimer_SetConfig+0x92>
 811015a:	4a65      	ldr	r2, [pc, #404]	; (81102f0 <TIM_SlaveTimer_SetConfig+0x220>)
 811015c:	4293      	cmp	r3, r2
 811015e:	f040 81bb 	bne.w	81104d8 <TIM_SlaveTimer_SetConfig+0x408>
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
 8110162:	68e3      	ldr	r3, [r4, #12]
 8110164:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 8110168:	f040 819e 	bne.w	81104a8 <TIM_SlaveTimer_SetConfig+0x3d8>
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
 811016c:	68a3      	ldr	r3, [r4, #8]
 811016e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8110172:	bf18      	it	ne
 8110174:	2b0a      	cmpne	r3, #10
 8110176:	d003      	beq.n	8110180 <TIM_SlaveTimer_SetConfig+0xb0>
 8110178:	f033 0302 	bics.w	r3, r3, #2
 811017c:	f040 81a6 	bne.w	81104cc <TIM_SlaveTimer_SetConfig+0x3fc>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 8110180:	6921      	ldr	r1, [r4, #16]
 8110182:	290f      	cmp	r1, #15
 8110184:	f200 8175 	bhi.w	8110472 <TIM_SlaveTimer_SetConfig+0x3a2>
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8110188:	682d      	ldr	r5, [r5, #0]
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 811018a:	e9d4 0302 	ldrd	r0, r3, [r4, #8]
 811018e:	68aa      	ldr	r2, [r5, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8110190:	4303      	orrs	r3, r0
  HAL_StatusTypeDef status = HAL_OK;
 8110192:	2000      	movs	r0, #0
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8110194:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8110198:	4313      	orrs	r3, r2
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 811019a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 811019e:	60ab      	str	r3, [r5, #8]
}
 81101a0:	bd70      	pop	{r4, r5, r6, pc}
  switch (sSlaveConfig->InputTrigger)
 81101a2:	2a40      	cmp	r2, #64	; 0x40
 81101a4:	d03a      	beq.n	811021c <TIM_SlaveTimer_SetConfig+0x14c>
 81101a6:	d901      	bls.n	81101ac <TIM_SlaveTimer_SetConfig+0xdc>
        return HAL_ERROR;
 81101a8:	2001      	movs	r0, #1
}
 81101aa:	bd70      	pop	{r4, r5, r6, pc}
  switch (sSlaveConfig->InputTrigger)
 81101ac:	2a20      	cmp	r2, #32
 81101ae:	d002      	beq.n	81101b6 <TIM_SlaveTimer_SetConfig+0xe6>
 81101b0:	d930      	bls.n	8110214 <TIM_SlaveTimer_SetConfig+0x144>
 81101b2:	2a30      	cmp	r2, #48	; 0x30
 81101b4:	d1f8      	bne.n	81101a8 <TIM_SlaveTimer_SetConfig+0xd8>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 81101b6:	4a4c      	ldr	r2, [pc, #304]	; (81102e8 <TIM_SlaveTimer_SetConfig+0x218>)
 81101b8:	484c      	ldr	r0, [pc, #304]	; (81102ec <TIM_SlaveTimer_SetConfig+0x21c>)
 81101ba:	4293      	cmp	r3, r2
 81101bc:	bf18      	it	ne
 81101be:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 81101c2:	494c      	ldr	r1, [pc, #304]	; (81102f4 <TIM_SlaveTimer_SetConfig+0x224>)
 81101c4:	4c4c      	ldr	r4, [pc, #304]	; (81102f8 <TIM_SlaveTimer_SetConfig+0x228>)
 81101c6:	bf14      	ite	ne
 81101c8:	2201      	movne	r2, #1
 81101ca:	2200      	moveq	r2, #0
 81101cc:	4283      	cmp	r3, r0
 81101ce:	bf0c      	ite	eq
 81101d0:	2200      	moveq	r2, #0
 81101d2:	f002 0201 	andne.w	r2, r2, #1
 81101d6:	f500 3080 	add.w	r0, r0, #65536	; 0x10000
 81101da:	428b      	cmp	r3, r1
 81101dc:	bf0c      	ite	eq
 81101de:	2200      	moveq	r2, #0
 81101e0:	f002 0201 	andne.w	r2, r2, #1
 81101e4:	f501 319c 	add.w	r1, r1, #79872	; 0x13800
 81101e8:	42a3      	cmp	r3, r4
 81101ea:	bf0c      	ite	eq
 81101ec:	2200      	moveq	r2, #0
 81101ee:	f002 0201 	andne.w	r2, r2, #1
 81101f2:	4283      	cmp	r3, r0
 81101f4:	bf0c      	ite	eq
 81101f6:	2200      	moveq	r2, #0
 81101f8:	f002 0201 	andne.w	r2, r2, #1
 81101fc:	428b      	cmp	r3, r1
 81101fe:	bf0c      	ite	eq
 8110200:	2200      	moveq	r2, #0
 8110202:	f002 0201 	andne.w	r2, r2, #1
 8110206:	b11a      	cbz	r2, 8110210 <TIM_SlaveTimer_SetConfig+0x140>
 8110208:	4a39      	ldr	r2, [pc, #228]	; (81102f0 <TIM_SlaveTimer_SetConfig+0x220>)
 811020a:	4293      	cmp	r3, r2
 811020c:	f040 816a 	bne.w	81104e4 <TIM_SlaveTimer_SetConfig+0x414>
  HAL_StatusTypeDef status = HAL_OK;
 8110210:	2000      	movs	r0, #0
}
 8110212:	bd70      	pop	{r4, r5, r6, pc}
  switch (sSlaveConfig->InputTrigger)
 8110214:	f032 0210 	bics.w	r2, r2, #16
 8110218:	d1c6      	bne.n	81101a8 <TIM_SlaveTimer_SetConfig+0xd8>
 811021a:	e7cc      	b.n	81101b6 <TIM_SlaveTimer_SetConfig+0xe6>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 811021c:	4a32      	ldr	r2, [pc, #200]	; (81102e8 <TIM_SlaveTimer_SetConfig+0x218>)
 811021e:	4933      	ldr	r1, [pc, #204]	; (81102ec <TIM_SlaveTimer_SetConfig+0x21c>)
 8110220:	4293      	cmp	r3, r2
 8110222:	bf18      	it	ne
 8110224:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 8110228:	bf14      	ite	ne
 811022a:	2201      	movne	r2, #1
 811022c:	2200      	moveq	r2, #0
 811022e:	428b      	cmp	r3, r1
 8110230:	bf0c      	ite	eq
 8110232:	2200      	moveq	r2, #0
 8110234:	f002 0201 	andne.w	r2, r2, #1
 8110238:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 811023c:	428b      	cmp	r3, r1
 811023e:	bf0c      	ite	eq
 8110240:	2200      	moveq	r2, #0
 8110242:	f002 0201 	andne.w	r2, r2, #1
 8110246:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 811024a:	428b      	cmp	r3, r1
 811024c:	bf0c      	ite	eq
 811024e:	2200      	moveq	r2, #0
 8110250:	f002 0201 	andne.w	r2, r2, #1
 8110254:	f501 4178 	add.w	r1, r1, #63488	; 0xf800
 8110258:	428b      	cmp	r3, r1
 811025a:	bf0c      	ite	eq
 811025c:	2200      	moveq	r2, #0
 811025e:	f002 0201 	andne.w	r2, r2, #1
 8110262:	f501 5170 	add.w	r1, r1, #15360	; 0x3c00
 8110266:	428b      	cmp	r3, r1
 8110268:	bf0c      	ite	eq
 811026a:	2200      	moveq	r2, #0
 811026c:	f002 0201 	andne.w	r2, r2, #1
 8110270:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8110274:	428b      	cmp	r3, r1
 8110276:	bf0c      	ite	eq
 8110278:	2200      	moveq	r2, #0
 811027a:	f002 0201 	andne.w	r2, r2, #1
 811027e:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8110282:	428b      	cmp	r3, r1
 8110284:	bf0c      	ite	eq
 8110286:	2200      	moveq	r2, #0
 8110288:	f002 0201 	andne.w	r2, r2, #1
 811028c:	f5a1 3198 	sub.w	r1, r1, #77824	; 0x13000
 8110290:	428b      	cmp	r3, r1
 8110292:	bf0c      	ite	eq
 8110294:	2200      	moveq	r2, #0
 8110296:	f002 0201 	andne.w	r2, r2, #1
 811029a:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 811029e:	428b      	cmp	r3, r1
 81102a0:	bf0c      	ite	eq
 81102a2:	2200      	moveq	r2, #0
 81102a4:	f002 0201 	andne.w	r2, r2, #1
 81102a8:	b11a      	cbz	r2, 81102b2 <TIM_SlaveTimer_SetConfig+0x1e2>
 81102aa:	4a14      	ldr	r2, [pc, #80]	; (81102fc <TIM_SlaveTimer_SetConfig+0x22c>)
 81102ac:	4293      	cmp	r3, r2
 81102ae:	f040 8126 	bne.w	81104fe <TIM_SlaveTimer_SetConfig+0x42e>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 81102b2:	6923      	ldr	r3, [r4, #16]
 81102b4:	2b0f      	cmp	r3, #15
 81102b6:	f200 80ea 	bhi.w	811048e <TIM_SlaveTimer_SetConfig+0x3be>
      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 81102ba:	6823      	ldr	r3, [r4, #0]
 81102bc:	2b05      	cmp	r3, #5
 81102be:	f43f af73 	beq.w	81101a8 <TIM_SlaveTimer_SetConfig+0xd8>
      tmpccer = htim->Instance->CCER;
 81102c2:	682b      	ldr	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 81102c4:	2000      	movs	r0, #0
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 81102c6:	6925      	ldr	r5, [r4, #16]
      tmpccer = htim->Instance->CCER;
 81102c8:	6a1c      	ldr	r4, [r3, #32]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 81102ca:	6a19      	ldr	r1, [r3, #32]
 81102cc:	f021 0101 	bic.w	r1, r1, #1
 81102d0:	6219      	str	r1, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 81102d2:	699a      	ldr	r2, [r3, #24]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 81102d4:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 81102d8:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
      htim->Instance->CCMR1 = tmpccmr1;
 81102dc:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 81102de:	621c      	str	r4, [r3, #32]
}
 81102e0:	bd70      	pop	{r4, r5, r6, pc}
 81102e2:	bf00      	nop
 81102e4:	fffefff8 	.word	0xfffefff8
 81102e8:	40010000 	.word	0x40010000
 81102ec:	40000400 	.word	0x40000400
 81102f0:	40001800 	.word	0x40001800
 81102f4:	40000800 	.word	0x40000800
 81102f8:	40000c00 	.word	0x40000c00
 81102fc:	40002000 	.word	0x40002000
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 8110300:	4a85      	ldr	r2, [pc, #532]	; (8110518 <TIM_SlaveTimer_SetConfig+0x448>)
 8110302:	4986      	ldr	r1, [pc, #536]	; (811051c <TIM_SlaveTimer_SetConfig+0x44c>)
 8110304:	4293      	cmp	r3, r2
 8110306:	bf18      	it	ne
 8110308:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 811030c:	bf14      	ite	ne
 811030e:	2201      	movne	r2, #1
 8110310:	2200      	moveq	r2, #0
 8110312:	428b      	cmp	r3, r1
 8110314:	bf0c      	ite	eq
 8110316:	2200      	moveq	r2, #0
 8110318:	f002 0201 	andne.w	r2, r2, #1
 811031c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8110320:	428b      	cmp	r3, r1
 8110322:	bf0c      	ite	eq
 8110324:	2200      	moveq	r2, #0
 8110326:	f002 0201 	andne.w	r2, r2, #1
 811032a:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 811032e:	428b      	cmp	r3, r1
 8110330:	bf0c      	ite	eq
 8110332:	2200      	moveq	r2, #0
 8110334:	f002 0201 	andne.w	r2, r2, #1
 8110338:	f501 4178 	add.w	r1, r1, #63488	; 0xf800
 811033c:	428b      	cmp	r3, r1
 811033e:	bf0c      	ite	eq
 8110340:	2200      	moveq	r2, #0
 8110342:	f002 0201 	andne.w	r2, r2, #1
 8110346:	f501 5170 	add.w	r1, r1, #15360	; 0x3c00
 811034a:	428b      	cmp	r3, r1
 811034c:	bf0c      	ite	eq
 811034e:	2200      	moveq	r2, #0
 8110350:	f002 0201 	andne.w	r2, r2, #1
 8110354:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8110358:	428b      	cmp	r3, r1
 811035a:	bf0c      	ite	eq
 811035c:	2200      	moveq	r2, #0
 811035e:	f002 0201 	andne.w	r2, r2, #1
 8110362:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8110366:	428b      	cmp	r3, r1
 8110368:	bf0c      	ite	eq
 811036a:	2200      	moveq	r2, #0
 811036c:	f002 0201 	andne.w	r2, r2, #1
 8110370:	f5a1 3198 	sub.w	r1, r1, #77824	; 0x13000
 8110374:	428b      	cmp	r3, r1
 8110376:	bf0c      	ite	eq
 8110378:	2200      	moveq	r2, #0
 811037a:	f002 0201 	andne.w	r2, r2, #1
 811037e:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8110382:	428b      	cmp	r3, r1
 8110384:	bf0c      	ite	eq
 8110386:	2200      	moveq	r2, #0
 8110388:	f002 0201 	andne.w	r2, r2, #1
 811038c:	b11a      	cbz	r2, 8110396 <TIM_SlaveTimer_SetConfig+0x2c6>
 811038e:	4a64      	ldr	r2, [pc, #400]	; (8110520 <TIM_SlaveTimer_SetConfig+0x450>)
 8110390:	4293      	cmp	r3, r2
 8110392:	f040 80ba 	bne.w	811050a <TIM_SlaveTimer_SetConfig+0x43a>
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
 8110396:	68a3      	ldr	r3, [r4, #8]
 8110398:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 811039c:	bf18      	it	ne
 811039e:	2b0a      	cmpne	r3, #10
 81103a0:	d003      	beq.n	81103aa <TIM_SlaveTimer_SetConfig+0x2da>
 81103a2:	f033 0302 	bics.w	r3, r3, #2
 81103a6:	f040 808b 	bne.w	81104c0 <TIM_SlaveTimer_SetConfig+0x3f0>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 81103aa:	6926      	ldr	r6, [r4, #16]
 81103ac:	2e0f      	cmp	r6, #15
 81103ae:	d874      	bhi.n	811049a <TIM_SlaveTimer_SetConfig+0x3ca>
      TIM_TI1_ConfigInputStage(htim->Instance,
 81103b0:	682b      	ldr	r3, [r5, #0]
 81103b2:	68a1      	ldr	r1, [r4, #8]
  tmpccer = TIMx->CCER;
 81103b4:	6a18      	ldr	r0, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 81103b6:	6a1c      	ldr	r4, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 81103b8:	f020 000a 	bic.w	r0, r0, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 81103bc:	f024 0401 	bic.w	r4, r4, #1
  tmpccer |= TIM_ICPolarity;
 81103c0:	4301      	orrs	r1, r0
  HAL_StatusTypeDef status = HAL_OK;
 81103c2:	2000      	movs	r0, #0
  TIMx->CCER &= ~TIM_CCER_CC1E;
 81103c4:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 81103c6:	699a      	ldr	r2, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 81103c8:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 81103cc:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 81103d0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 81103d2:	6219      	str	r1, [r3, #32]
}
 81103d4:	bd70      	pop	{r4, r5, r6, pc}
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 81103d6:	4a50      	ldr	r2, [pc, #320]	; (8110518 <TIM_SlaveTimer_SetConfig+0x448>)
 81103d8:	4950      	ldr	r1, [pc, #320]	; (811051c <TIM_SlaveTimer_SetConfig+0x44c>)
 81103da:	4293      	cmp	r3, r2
 81103dc:	bf18      	it	ne
 81103de:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 81103e2:	bf14      	ite	ne
 81103e4:	2201      	movne	r2, #1
 81103e6:	2200      	moveq	r2, #0
 81103e8:	428b      	cmp	r3, r1
 81103ea:	bf0c      	ite	eq
 81103ec:	2200      	moveq	r2, #0
 81103ee:	f002 0201 	andne.w	r2, r2, #1
 81103f2:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 81103f6:	428b      	cmp	r3, r1
 81103f8:	bf0c      	ite	eq
 81103fa:	2200      	moveq	r2, #0
 81103fc:	f002 0201 	andne.w	r2, r2, #1
 8110400:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8110404:	428b      	cmp	r3, r1
 8110406:	bf0c      	ite	eq
 8110408:	2200      	moveq	r2, #0
 811040a:	f002 0201 	andne.w	r2, r2, #1
 811040e:	f501 4178 	add.w	r1, r1, #63488	; 0xf800
 8110412:	428b      	cmp	r3, r1
 8110414:	bf0c      	ite	eq
 8110416:	2200      	moveq	r2, #0
 8110418:	f002 0201 	andne.w	r2, r2, #1
 811041c:	f501 5170 	add.w	r1, r1, #15360	; 0x3c00
 8110420:	428b      	cmp	r3, r1
 8110422:	bf0c      	ite	eq
 8110424:	2200      	moveq	r2, #0
 8110426:	f002 0201 	andne.w	r2, r2, #1
 811042a:	b112      	cbz	r2, 8110432 <TIM_SlaveTimer_SetConfig+0x362>
 811042c:	4a3d      	ldr	r2, [pc, #244]	; (8110524 <TIM_SlaveTimer_SetConfig+0x454>)
 811042e:	4293      	cmp	r3, r2
 8110430:	d15f      	bne.n	81104f2 <TIM_SlaveTimer_SetConfig+0x422>
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
 8110432:	68a3      	ldr	r3, [r4, #8]
 8110434:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8110438:	bf18      	it	ne
 811043a:	2b0a      	cmpne	r3, #10
 811043c:	d002      	beq.n	8110444 <TIM_SlaveTimer_SetConfig+0x374>
 811043e:	f033 0302 	bics.w	r3, r3, #2
 8110442:	d137      	bne.n	81104b4 <TIM_SlaveTimer_SetConfig+0x3e4>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 8110444:	6926      	ldr	r6, [r4, #16]
 8110446:	2e0f      	cmp	r6, #15
 8110448:	d81a      	bhi.n	8110480 <TIM_SlaveTimer_SetConfig+0x3b0>
      TIM_TI2_ConfigInputStage(htim->Instance,
 811044a:	682b      	ldr	r3, [r5, #0]
 811044c:	68a4      	ldr	r4, [r4, #8]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 811044e:	6a18      	ldr	r0, [r3, #32]
 8110450:	f020 0010 	bic.w	r0, r0, #16
 8110454:	6218      	str	r0, [r3, #32]
  HAL_StatusTypeDef status = HAL_OK;
 8110456:	2000      	movs	r0, #0
  tmpccmr1 = TIMx->CCMR1;
 8110458:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 811045a:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 811045c:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8110460:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8110464:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  tmpccer |= (TIM_ICPolarity << 4U);
 8110468:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
  TIMx->CCMR1 = tmpccmr1 ;
 811046c:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 811046e:	621a      	str	r2, [r3, #32]
}
 8110470:	bd70      	pop	{r4, r5, r6, pc}
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 8110472:	f641 41e9 	movw	r1, #7401	; 0x1ce9
 8110476:	482c      	ldr	r0, [pc, #176]	; (8110528 <TIM_SlaveTimer_SetConfig+0x458>)
 8110478:	f7f5 f9fa 	bl	8105870 <assert_failed>
      TIM_ETR_SetConfig(htim->Instance,
 811047c:	6921      	ldr	r1, [r4, #16]
 811047e:	e683      	b.n	8110188 <TIM_SlaveTimer_SetConfig+0xb8>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 8110480:	f641 511f 	movw	r1, #7455	; 0x1d1f
 8110484:	4828      	ldr	r0, [pc, #160]	; (8110528 <TIM_SlaveTimer_SetConfig+0x458>)
 8110486:	f7f5 f9f3 	bl	8105870 <assert_failed>
      TIM_TI2_ConfigInputStage(htim->Instance,
 811048a:	6926      	ldr	r6, [r4, #16]
 811048c:	e7dd      	b.n	811044a <TIM_SlaveTimer_SetConfig+0x37a>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 811048e:	f641 41f6 	movw	r1, #7414	; 0x1cf6
 8110492:	4825      	ldr	r0, [pc, #148]	; (8110528 <TIM_SlaveTimer_SetConfig+0x458>)
 8110494:	f7f5 f9ec 	bl	8105870 <assert_failed>
 8110498:	e70f      	b.n	81102ba <TIM_SlaveTimer_SetConfig+0x1ea>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 811049a:	f641 5111 	movw	r1, #7441	; 0x1d11
 811049e:	4822      	ldr	r0, [pc, #136]	; (8110528 <TIM_SlaveTimer_SetConfig+0x458>)
 81104a0:	f7f5 f9e6 	bl	8105870 <assert_failed>
      TIM_TI1_ConfigInputStage(htim->Instance,
 81104a4:	6926      	ldr	r6, [r4, #16]
 81104a6:	e783      	b.n	81103b0 <TIM_SlaveTimer_SetConfig+0x2e0>
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
 81104a8:	f641 41e7 	movw	r1, #7399	; 0x1ce7
 81104ac:	481e      	ldr	r0, [pc, #120]	; (8110528 <TIM_SlaveTimer_SetConfig+0x458>)
 81104ae:	f7f5 f9df 	bl	8105870 <assert_failed>
 81104b2:	e65b      	b.n	811016c <TIM_SlaveTimer_SetConfig+0x9c>
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
 81104b4:	f641 511e 	movw	r1, #7454	; 0x1d1e
 81104b8:	481b      	ldr	r0, [pc, #108]	; (8110528 <TIM_SlaveTimer_SetConfig+0x458>)
 81104ba:	f7f5 f9d9 	bl	8105870 <assert_failed>
 81104be:	e7c1      	b.n	8110444 <TIM_SlaveTimer_SetConfig+0x374>
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
 81104c0:	f641 5110 	movw	r1, #7440	; 0x1d10
 81104c4:	4818      	ldr	r0, [pc, #96]	; (8110528 <TIM_SlaveTimer_SetConfig+0x458>)
 81104c6:	f7f5 f9d3 	bl	8105870 <assert_failed>
 81104ca:	e76e      	b.n	81103aa <TIM_SlaveTimer_SetConfig+0x2da>
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
 81104cc:	f641 41e8 	movw	r1, #7400	; 0x1ce8
 81104d0:	4815      	ldr	r0, [pc, #84]	; (8110528 <TIM_SlaveTimer_SetConfig+0x458>)
 81104d2:	f7f5 f9cd 	bl	8105870 <assert_failed>
 81104d6:	e653      	b.n	8110180 <TIM_SlaveTimer_SetConfig+0xb0>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 81104d8:	f641 41e6 	movw	r1, #7398	; 0x1ce6
 81104dc:	4812      	ldr	r0, [pc, #72]	; (8110528 <TIM_SlaveTimer_SetConfig+0x458>)
 81104de:	f7f5 f9c7 	bl	8105870 <assert_failed>
 81104e2:	e63e      	b.n	8110162 <TIM_SlaveTimer_SetConfig+0x92>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 81104e4:	f641 512e 	movw	r1, #7470	; 0x1d2e
 81104e8:	480f      	ldr	r0, [pc, #60]	; (8110528 <TIM_SlaveTimer_SetConfig+0x458>)
 81104ea:	f7f5 f9c1 	bl	8105870 <assert_failed>
  HAL_StatusTypeDef status = HAL_OK;
 81104ee:	2000      	movs	r0, #0
}
 81104f0:	bd70      	pop	{r4, r5, r6, pc}
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 81104f2:	f641 511d 	movw	r1, #7453	; 0x1d1d
 81104f6:	480c      	ldr	r0, [pc, #48]	; (8110528 <TIM_SlaveTimer_SetConfig+0x458>)
 81104f8:	f7f5 f9ba 	bl	8105870 <assert_failed>
 81104fc:	e799      	b.n	8110432 <TIM_SlaveTimer_SetConfig+0x362>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 81104fe:	f641 41f5 	movw	r1, #7413	; 0x1cf5
 8110502:	4809      	ldr	r0, [pc, #36]	; (8110528 <TIM_SlaveTimer_SetConfig+0x458>)
 8110504:	f7f5 f9b4 	bl	8105870 <assert_failed>
 8110508:	e6d3      	b.n	81102b2 <TIM_SlaveTimer_SetConfig+0x1e2>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 811050a:	f641 510f 	movw	r1, #7439	; 0x1d0f
 811050e:	4806      	ldr	r0, [pc, #24]	; (8110528 <TIM_SlaveTimer_SetConfig+0x458>)
 8110510:	f7f5 f9ae 	bl	8105870 <assert_failed>
 8110514:	e73f      	b.n	8110396 <TIM_SlaveTimer_SetConfig+0x2c6>
 8110516:	bf00      	nop
 8110518:	40010000 	.word	0x40010000
 811051c:	40000400 	.word	0x40000400
 8110520:	40002000 	.word	0x40002000
 8110524:	40001800 	.word	0x40001800
 8110528:	0812e0d4 	.word	0x0812e0d4

0811052c <HAL_TIM_Base_Start>:
{
 811052c:	b538      	push	{r3, r4, r5, lr}
 811052e:	4604      	mov	r4, r0
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8110530:	4b52      	ldr	r3, [pc, #328]	; (811067c <HAL_TIM_Base_Start+0x150>)
 8110532:	4d53      	ldr	r5, [pc, #332]	; (8110680 <HAL_TIM_Base_Start+0x154>)
 8110534:	6822      	ldr	r2, [r4, #0]
 8110536:	4953      	ldr	r1, [pc, #332]	; (8110684 <HAL_TIM_Base_Start+0x158>)
 8110538:	429a      	cmp	r2, r3
 811053a:	bf18      	it	ne
 811053c:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 8110540:	4851      	ldr	r0, [pc, #324]	; (8110688 <HAL_TIM_Base_Start+0x15c>)
 8110542:	bf14      	ite	ne
 8110544:	2301      	movne	r3, #1
 8110546:	2300      	moveq	r3, #0
 8110548:	42aa      	cmp	r2, r5
 811054a:	bf0c      	ite	eq
 811054c:	2300      	moveq	r3, #0
 811054e:	f003 0301 	andne.w	r3, r3, #1
 8110552:	428a      	cmp	r2, r1
 8110554:	bf0c      	ite	eq
 8110556:	2300      	moveq	r3, #0
 8110558:	f003 0301 	andne.w	r3, r3, #1
 811055c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8110560:	4282      	cmp	r2, r0
 8110562:	bf0c      	ite	eq
 8110564:	2300      	moveq	r3, #0
 8110566:	f003 0301 	andne.w	r3, r3, #1
 811056a:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 811056e:	428a      	cmp	r2, r1
 8110570:	bf0c      	ite	eq
 8110572:	2300      	moveq	r3, #0
 8110574:	f003 0301 	andne.w	r3, r3, #1
 8110578:	f501 4174 	add.w	r1, r1, #62464	; 0xf400
 811057c:	4282      	cmp	r2, r0
 811057e:	bf0c      	ite	eq
 8110580:	2300      	moveq	r3, #0
 8110582:	f003 0301 	andne.w	r3, r3, #1
 8110586:	f500 3096 	add.w	r0, r0, #76800	; 0x12c00
 811058a:	428a      	cmp	r2, r1
 811058c:	bf0c      	ite	eq
 811058e:	2300      	moveq	r3, #0
 8110590:	f003 0301 	andne.w	r3, r3, #1
 8110594:	f501 4180 	add.w	r1, r1, #16384	; 0x4000
 8110598:	4282      	cmp	r2, r0
 811059a:	bf0c      	ite	eq
 811059c:	2300      	moveq	r3, #0
 811059e:	f003 0301 	andne.w	r3, r3, #1
 81105a2:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 81105a6:	428a      	cmp	r2, r1
 81105a8:	bf0c      	ite	eq
 81105aa:	2300      	moveq	r3, #0
 81105ac:	f003 0301 	andne.w	r3, r3, #1
 81105b0:	f5a1 3196 	sub.w	r1, r1, #76800	; 0x12c00
 81105b4:	4282      	cmp	r2, r0
 81105b6:	bf0c      	ite	eq
 81105b8:	2300      	moveq	r3, #0
 81105ba:	f003 0301 	andne.w	r3, r3, #1
 81105be:	428a      	cmp	r2, r1
 81105c0:	bf0c      	ite	eq
 81105c2:	2300      	moveq	r3, #0
 81105c4:	f003 0301 	andne.w	r3, r3, #1
 81105c8:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 81105cc:	428a      	cmp	r2, r1
 81105ce:	bf0c      	ite	eq
 81105d0:	2300      	moveq	r3, #0
 81105d2:	f003 0301 	andne.w	r3, r3, #1
 81105d6:	b113      	cbz	r3, 81105de <HAL_TIM_Base_Start+0xb2>
 81105d8:	4b2c      	ldr	r3, [pc, #176]	; (811068c <HAL_TIM_Base_Start+0x160>)
 81105da:	429a      	cmp	r2, r3
 81105dc:	d143      	bne.n	8110666 <HAL_TIM_Base_Start+0x13a>
  if (htim->State != HAL_TIM_STATE_READY)
 81105de:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 81105e2:	2b01      	cmp	r3, #1
 81105e4:	d13b      	bne.n	811065e <HAL_TIM_Base_Start+0x132>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 81105e6:	6822      	ldr	r2, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 81105e8:	2002      	movs	r0, #2
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 81105ea:	4b24      	ldr	r3, [pc, #144]	; (811067c <HAL_TIM_Base_Start+0x150>)
 81105ec:	4d24      	ldr	r5, [pc, #144]	; (8110680 <HAL_TIM_Base_Start+0x154>)
 81105ee:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 81105f2:	bf18      	it	ne
 81105f4:	429a      	cmpne	r2, r3
 81105f6:	4923      	ldr	r1, [pc, #140]	; (8110684 <HAL_TIM_Base_Start+0x158>)
  htim->State = HAL_TIM_STATE_BUSY;
 81105f8:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 81105fc:	bf0c      	ite	eq
 81105fe:	2301      	moveq	r3, #1
 8110600:	2300      	movne	r3, #0
 8110602:	4c21      	ldr	r4, [pc, #132]	; (8110688 <HAL_TIM_Base_Start+0x15c>)
 8110604:	42aa      	cmp	r2, r5
 8110606:	bf08      	it	eq
 8110608:	f043 0301 	orreq.w	r3, r3, #1
 811060c:	4820      	ldr	r0, [pc, #128]	; (8110690 <HAL_TIM_Base_Start+0x164>)
 811060e:	428a      	cmp	r2, r1
 8110610:	bf08      	it	eq
 8110612:	f043 0301 	orreq.w	r3, r3, #1
 8110616:	f501 319c 	add.w	r1, r1, #79872	; 0x13800
 811061a:	42a2      	cmp	r2, r4
 811061c:	bf08      	it	eq
 811061e:	f043 0301 	orreq.w	r3, r3, #1
 8110622:	4282      	cmp	r2, r0
 8110624:	bf08      	it	eq
 8110626:	f043 0301 	orreq.w	r3, r3, #1
 811062a:	428a      	cmp	r2, r1
 811062c:	bf08      	it	eq
 811062e:	f043 0301 	orreq.w	r3, r3, #1
 8110632:	b933      	cbnz	r3, 8110642 <HAL_TIM_Base_Start+0x116>
 8110634:	f5a0 406c 	sub.w	r0, r0, #60416	; 0xec00
 8110638:	1a10      	subs	r0, r2, r0
 811063a:	fab0 f080 	clz	r0, r0
 811063e:	0940      	lsrs	r0, r0, #5
 8110640:	b1b8      	cbz	r0, 8110672 <HAL_TIM_Base_Start+0x146>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8110642:	6891      	ldr	r1, [r2, #8]
 8110644:	4b13      	ldr	r3, [pc, #76]	; (8110694 <HAL_TIM_Base_Start+0x168>)
 8110646:	400b      	ands	r3, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8110648:	2b06      	cmp	r3, #6
 811064a:	d00a      	beq.n	8110662 <HAL_TIM_Base_Start+0x136>
 811064c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8110650:	d007      	beq.n	8110662 <HAL_TIM_Base_Start+0x136>
      __HAL_TIM_ENABLE(htim);
 8110652:	6813      	ldr	r3, [r2, #0]
  return HAL_OK;
 8110654:	2000      	movs	r0, #0
      __HAL_TIM_ENABLE(htim);
 8110656:	f043 0301 	orr.w	r3, r3, #1
 811065a:	6013      	str	r3, [r2, #0]
}
 811065c:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 811065e:	2001      	movs	r0, #1
}
 8110660:	bd38      	pop	{r3, r4, r5, pc}
  return HAL_OK;
 8110662:	2000      	movs	r0, #0
}
 8110664:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8110666:	f240 1197 	movw	r1, #407	; 0x197
 811066a:	480b      	ldr	r0, [pc, #44]	; (8110698 <HAL_TIM_Base_Start+0x16c>)
 811066c:	f7f5 f900 	bl	8105870 <assert_failed>
 8110670:	e7b5      	b.n	81105de <HAL_TIM_Base_Start+0xb2>
    __HAL_TIM_ENABLE(htim);
 8110672:	6813      	ldr	r3, [r2, #0]
 8110674:	f043 0301 	orr.w	r3, r3, #1
 8110678:	6013      	str	r3, [r2, #0]
}
 811067a:	bd38      	pop	{r3, r4, r5, pc}
 811067c:	40010000 	.word	0x40010000
 8110680:	40000400 	.word	0x40000400
 8110684:	40000800 	.word	0x40000800
 8110688:	40000c00 	.word	0x40000c00
 811068c:	40002000 	.word	0x40002000
 8110690:	40010400 	.word	0x40010400
 8110694:	00010007 	.word	0x00010007
 8110698:	0812e0d4 	.word	0x0812e0d4

0811069c <HAL_TIM_Base_Start_IT>:
{
 811069c:	b538      	push	{r3, r4, r5, lr}
 811069e:	4604      	mov	r4, r0
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 81106a0:	4b54      	ldr	r3, [pc, #336]	; (81107f4 <HAL_TIM_Base_Start_IT+0x158>)
 81106a2:	4d55      	ldr	r5, [pc, #340]	; (81107f8 <HAL_TIM_Base_Start_IT+0x15c>)
 81106a4:	6822      	ldr	r2, [r4, #0]
 81106a6:	4955      	ldr	r1, [pc, #340]	; (81107fc <HAL_TIM_Base_Start_IT+0x160>)
 81106a8:	429a      	cmp	r2, r3
 81106aa:	bf18      	it	ne
 81106ac:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 81106b0:	4853      	ldr	r0, [pc, #332]	; (8110800 <HAL_TIM_Base_Start_IT+0x164>)
 81106b2:	bf14      	ite	ne
 81106b4:	2301      	movne	r3, #1
 81106b6:	2300      	moveq	r3, #0
 81106b8:	42aa      	cmp	r2, r5
 81106ba:	bf0c      	ite	eq
 81106bc:	2300      	moveq	r3, #0
 81106be:	f003 0301 	andne.w	r3, r3, #1
 81106c2:	428a      	cmp	r2, r1
 81106c4:	bf0c      	ite	eq
 81106c6:	2300      	moveq	r3, #0
 81106c8:	f003 0301 	andne.w	r3, r3, #1
 81106cc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 81106d0:	4282      	cmp	r2, r0
 81106d2:	bf0c      	ite	eq
 81106d4:	2300      	moveq	r3, #0
 81106d6:	f003 0301 	andne.w	r3, r3, #1
 81106da:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 81106de:	428a      	cmp	r2, r1
 81106e0:	bf0c      	ite	eq
 81106e2:	2300      	moveq	r3, #0
 81106e4:	f003 0301 	andne.w	r3, r3, #1
 81106e8:	f501 4174 	add.w	r1, r1, #62464	; 0xf400
 81106ec:	4282      	cmp	r2, r0
 81106ee:	bf0c      	ite	eq
 81106f0:	2300      	moveq	r3, #0
 81106f2:	f003 0301 	andne.w	r3, r3, #1
 81106f6:	f500 3096 	add.w	r0, r0, #76800	; 0x12c00
 81106fa:	428a      	cmp	r2, r1
 81106fc:	bf0c      	ite	eq
 81106fe:	2300      	moveq	r3, #0
 8110700:	f003 0301 	andne.w	r3, r3, #1
 8110704:	f501 4180 	add.w	r1, r1, #16384	; 0x4000
 8110708:	4282      	cmp	r2, r0
 811070a:	bf0c      	ite	eq
 811070c:	2300      	moveq	r3, #0
 811070e:	f003 0301 	andne.w	r3, r3, #1
 8110712:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 8110716:	428a      	cmp	r2, r1
 8110718:	bf0c      	ite	eq
 811071a:	2300      	moveq	r3, #0
 811071c:	f003 0301 	andne.w	r3, r3, #1
 8110720:	f5a1 3196 	sub.w	r1, r1, #76800	; 0x12c00
 8110724:	4282      	cmp	r2, r0
 8110726:	bf0c      	ite	eq
 8110728:	2300      	moveq	r3, #0
 811072a:	f003 0301 	andne.w	r3, r3, #1
 811072e:	428a      	cmp	r2, r1
 8110730:	bf0c      	ite	eq
 8110732:	2300      	moveq	r3, #0
 8110734:	f003 0301 	andne.w	r3, r3, #1
 8110738:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 811073c:	428a      	cmp	r2, r1
 811073e:	bf0c      	ite	eq
 8110740:	2300      	moveq	r3, #0
 8110742:	f003 0301 	andne.w	r3, r3, #1
 8110746:	b113      	cbz	r3, 811074e <HAL_TIM_Base_Start_IT+0xb2>
 8110748:	4b2e      	ldr	r3, [pc, #184]	; (8110804 <HAL_TIM_Base_Start_IT+0x168>)
 811074a:	429a      	cmp	r2, r3
 811074c:	d147      	bne.n	81107de <HAL_TIM_Base_Start_IT+0x142>
  if (htim->State != HAL_TIM_STATE_READY)
 811074e:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8110752:	2b01      	cmp	r3, #1
 8110754:	d13f      	bne.n	81107d6 <HAL_TIM_Base_Start_IT+0x13a>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8110756:	6822      	ldr	r2, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8110758:	2102      	movs	r1, #2
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 811075a:	4b26      	ldr	r3, [pc, #152]	; (81107f4 <HAL_TIM_Base_Start_IT+0x158>)
 811075c:	4d26      	ldr	r5, [pc, #152]	; (81107f8 <HAL_TIM_Base_Start_IT+0x15c>)
 811075e:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8110762:	bf18      	it	ne
 8110764:	429a      	cmpne	r2, r3
 8110766:	4825      	ldr	r0, [pc, #148]	; (81107fc <HAL_TIM_Base_Start_IT+0x160>)
  htim->State = HAL_TIM_STATE_BUSY;
 8110768:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 811076c:	bf0c      	ite	eq
 811076e:	2301      	moveq	r3, #1
 8110770:	2300      	movne	r3, #0
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8110772:	68d1      	ldr	r1, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8110774:	42aa      	cmp	r2, r5
 8110776:	bf08      	it	eq
 8110778:	f043 0301 	orreq.w	r3, r3, #1
 811077c:	4c20      	ldr	r4, [pc, #128]	; (8110800 <HAL_TIM_Base_Start_IT+0x164>)
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 811077e:	f041 0101 	orr.w	r1, r1, #1
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8110782:	4282      	cmp	r2, r0
 8110784:	bf08      	it	eq
 8110786:	f043 0301 	orreq.w	r3, r3, #1
 811078a:	f500 407c 	add.w	r0, r0, #64512	; 0xfc00
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 811078e:	60d1      	str	r1, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8110790:	42a2      	cmp	r2, r4
 8110792:	bf08      	it	eq
 8110794:	f043 0301 	orreq.w	r3, r3, #1
 8110798:	491b      	ldr	r1, [pc, #108]	; (8110808 <HAL_TIM_Base_Start_IT+0x16c>)
 811079a:	4282      	cmp	r2, r0
 811079c:	bf08      	it	eq
 811079e:	f043 0301 	orreq.w	r3, r3, #1
 81107a2:	428a      	cmp	r2, r1
 81107a4:	bf08      	it	eq
 81107a6:	f043 0301 	orreq.w	r3, r3, #1
 81107aa:	b933      	cbnz	r3, 81107ba <HAL_TIM_Base_Start_IT+0x11e>
 81107ac:	f5a0 406c 	sub.w	r0, r0, #60416	; 0xec00
 81107b0:	1a10      	subs	r0, r2, r0
 81107b2:	fab0 f080 	clz	r0, r0
 81107b6:	0940      	lsrs	r0, r0, #5
 81107b8:	b1b8      	cbz	r0, 81107ea <HAL_TIM_Base_Start_IT+0x14e>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 81107ba:	6891      	ldr	r1, [r2, #8]
 81107bc:	4b13      	ldr	r3, [pc, #76]	; (811080c <HAL_TIM_Base_Start_IT+0x170>)
 81107be:	400b      	ands	r3, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 81107c0:	2b06      	cmp	r3, #6
 81107c2:	d00a      	beq.n	81107da <HAL_TIM_Base_Start_IT+0x13e>
 81107c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 81107c8:	d007      	beq.n	81107da <HAL_TIM_Base_Start_IT+0x13e>
      __HAL_TIM_ENABLE(htim);
 81107ca:	6813      	ldr	r3, [r2, #0]
  return HAL_OK;
 81107cc:	2000      	movs	r0, #0
      __HAL_TIM_ENABLE(htim);
 81107ce:	f043 0301 	orr.w	r3, r3, #1
 81107d2:	6013      	str	r3, [r2, #0]
}
 81107d4:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 81107d6:	2001      	movs	r0, #1
}
 81107d8:	bd38      	pop	{r3, r4, r5, pc}
  return HAL_OK;
 81107da:	2000      	movs	r0, #0
}
 81107dc:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 81107de:	f44f 71e9 	mov.w	r1, #466	; 0x1d2
 81107e2:	480b      	ldr	r0, [pc, #44]	; (8110810 <HAL_TIM_Base_Start_IT+0x174>)
 81107e4:	f7f5 f844 	bl	8105870 <assert_failed>
 81107e8:	e7b1      	b.n	811074e <HAL_TIM_Base_Start_IT+0xb2>
    __HAL_TIM_ENABLE(htim);
 81107ea:	6813      	ldr	r3, [r2, #0]
 81107ec:	f043 0301 	orr.w	r3, r3, #1
 81107f0:	6013      	str	r3, [r2, #0]
}
 81107f2:	bd38      	pop	{r3, r4, r5, pc}
 81107f4:	40010000 	.word	0x40010000
 81107f8:	40000400 	.word	0x40000400
 81107fc:	40000800 	.word	0x40000800
 8110800:	40000c00 	.word	0x40000c00
 8110804:	40002000 	.word	0x40002000
 8110808:	40014000 	.word	0x40014000
 811080c:	00010007 	.word	0x00010007
 8110810:	0812e0d4 	.word	0x0812e0d4

08110814 <HAL_TIM_OC_MspInit>:
 8110814:	4770      	bx	lr
 8110816:	bf00      	nop

08110818 <HAL_TIM_PWM_MspInit>:
 8110818:	4770      	bx	lr
 811081a:	bf00      	nop

0811081c <HAL_TIM_IC_MspInit>:
 811081c:	4770      	bx	lr
 811081e:	bf00      	nop

08110820 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8110820:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8110824:	2b01      	cmp	r3, #1
 8110826:	f000 8151 	beq.w	8110acc <HAL_TIM_ConfigClockSource+0x2ac>
 811082a:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_BUSY;
 811082c:	2302      	movs	r3, #2
{
 811082e:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8110830:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8110834:	460d      	mov	r5, r1
 8110836:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 811083a:	4604      	mov	r4, r0
 811083c:	680b      	ldr	r3, [r1, #0]
 811083e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8110842:	bf18      	it	ne
 8110844:	f5b3 5f00 	cmpne.w	r3, #8192	; 0x2000
 8110848:	bf14      	ite	ne
 811084a:	2201      	movne	r2, #1
 811084c:	2200      	moveq	r2, #0
 811084e:	f033 0130 	bics.w	r1, r3, #48	; 0x30
 8110852:	f002 0201 	and.w	r2, r2, #1
 8110856:	bf08      	it	eq
 8110858:	2200      	moveq	r2, #0
 811085a:	b112      	cbz	r2, 8110862 <HAL_TIM_ConfigClockSource+0x42>
 811085c:	2940      	cmp	r1, #64	; 0x40
 811085e:	f040 8267 	bne.w	8110d30 <HAL_TIM_ConfigClockSource+0x510>
  tmpsmcr = htim->Instance->SMCR;
 8110862:	6822      	ldr	r2, [r4, #0]
  switch (sClockSourceConfig->ClockSource)
 8110864:	2b60      	cmp	r3, #96	; 0x60
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8110866:	499a      	ldr	r1, [pc, #616]	; (8110ad0 <HAL_TIM_ConfigClockSource+0x2b0>)
  tmpsmcr = htim->Instance->SMCR;
 8110868:	6890      	ldr	r0, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 811086a:	ea01 0100 	and.w	r1, r1, r0
  htim->Instance->SMCR = tmpsmcr;
 811086e:	6091      	str	r1, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8110870:	f000 8138 	beq.w	8110ae4 <HAL_TIM_ConfigClockSource+0x2c4>
 8110874:	d84f      	bhi.n	8110916 <HAL_TIM_ConfigClockSource+0xf6>
 8110876:	2b40      	cmp	r3, #64	; 0x40
 8110878:	f000 81d7 	beq.w	8110c2a <HAL_TIM_ConfigClockSource+0x40a>
 811087c:	f240 80a2 	bls.w	81109c4 <HAL_TIM_ConfigClockSource+0x1a4>
 8110880:	2b50      	cmp	r3, #80	; 0x50
 8110882:	f040 8097 	bne.w	81109b4 <HAL_TIM_ConfigClockSource+0x194>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8110886:	4b93      	ldr	r3, [pc, #588]	; (8110ad4 <HAL_TIM_ConfigClockSource+0x2b4>)
 8110888:	4993      	ldr	r1, [pc, #588]	; (8110ad8 <HAL_TIM_ConfigClockSource+0x2b8>)
 811088a:	429a      	cmp	r2, r3
 811088c:	bf18      	it	ne
 811088e:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 8110892:	bf14      	ite	ne
 8110894:	2301      	movne	r3, #1
 8110896:	2300      	moveq	r3, #0
 8110898:	428a      	cmp	r2, r1
 811089a:	bf0c      	ite	eq
 811089c:	2300      	moveq	r3, #0
 811089e:	f003 0301 	andne.w	r3, r3, #1
 81108a2:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 81108a6:	428a      	cmp	r2, r1
 81108a8:	bf0c      	ite	eq
 81108aa:	2300      	moveq	r3, #0
 81108ac:	f003 0301 	andne.w	r3, r3, #1
 81108b0:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 81108b4:	428a      	cmp	r2, r1
 81108b6:	bf0c      	ite	eq
 81108b8:	2300      	moveq	r3, #0
 81108ba:	f003 0301 	andne.w	r3, r3, #1
 81108be:	b11b      	cbz	r3, 81108c8 <HAL_TIM_ConfigClockSource+0xa8>
 81108c0:	4b86      	ldr	r3, [pc, #536]	; (8110adc <HAL_TIM_ConfigClockSource+0x2bc>)
 81108c2:	429a      	cmp	r2, r3
 81108c4:	f040 8222 	bne.w	8110d0c <HAL_TIM_ConfigClockSource+0x4ec>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 81108c8:	686b      	ldr	r3, [r5, #4]
 81108ca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 81108ce:	bf18      	it	ne
 81108d0:	2b0a      	cmpne	r3, #10
 81108d2:	d003      	beq.n	81108dc <HAL_TIM_ConfigClockSource+0xbc>
 81108d4:	f033 0302 	bics.w	r3, r3, #2
 81108d8:	f040 81fe 	bne.w	8110cd8 <HAL_TIM_ConfigClockSource+0x4b8>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 81108dc:	68ee      	ldr	r6, [r5, #12]
 81108de:	2e0f      	cmp	r6, #15
 81108e0:	f200 8242 	bhi.w	8110d68 <HAL_TIM_ConfigClockSource+0x548>
      TIM_TI1_ConfigInputStage(htim->Instance,
 81108e4:	6823      	ldr	r3, [r4, #0]
 81108e6:	6869      	ldr	r1, [r5, #4]
  tmpccer = TIMx->CCER;
 81108e8:	6a18      	ldr	r0, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 81108ea:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 81108ec:	f020 000a 	bic.w	r0, r0, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 81108f0:	f025 0501 	bic.w	r5, r5, #1
  tmpccer |= TIM_ICPolarity;
 81108f4:	4301      	orrs	r1, r0
  HAL_StatusTypeDef status = HAL_OK;
 81108f6:	2000      	movs	r0, #0
  TIMx->CCER &= ~TIM_CCER_CC1E;
 81108f8:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 81108fa:	699a      	ldr	r2, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 81108fc:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8110900:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8110904:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8110906:	6219      	str	r1, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 8110908:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 811090a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 811090e:	f042 0257 	orr.w	r2, r2, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 8110912:	609a      	str	r2, [r3, #8]
}
 8110914:	e04f      	b.n	81109b6 <HAL_TIM_ConfigClockSource+0x196>
  switch (sClockSourceConfig->ClockSource)
 8110916:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 811091a:	f000 812c 	beq.w	8110b76 <HAL_TIM_ConfigClockSource+0x356>
 811091e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8110922:	d17e      	bne.n	8110a22 <HAL_TIM_ConfigClockSource+0x202>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 8110924:	4b6b      	ldr	r3, [pc, #428]	; (8110ad4 <HAL_TIM_ConfigClockSource+0x2b4>)
 8110926:	496c      	ldr	r1, [pc, #432]	; (8110ad8 <HAL_TIM_ConfigClockSource+0x2b8>)
 8110928:	429a      	cmp	r2, r3
 811092a:	bf18      	it	ne
 811092c:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 8110930:	bf14      	ite	ne
 8110932:	2301      	movne	r3, #1
 8110934:	2300      	moveq	r3, #0
 8110936:	428a      	cmp	r2, r1
 8110938:	bf0c      	ite	eq
 811093a:	2300      	moveq	r3, #0
 811093c:	f003 0301 	andne.w	r3, r3, #1
 8110940:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8110944:	428a      	cmp	r2, r1
 8110946:	bf0c      	ite	eq
 8110948:	2300      	moveq	r3, #0
 811094a:	f003 0301 	andne.w	r3, r3, #1
 811094e:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8110952:	428a      	cmp	r2, r1
 8110954:	bf0c      	ite	eq
 8110956:	2300      	moveq	r3, #0
 8110958:	f003 0301 	andne.w	r3, r3, #1
 811095c:	b11b      	cbz	r3, 8110966 <HAL_TIM_ConfigClockSource+0x146>
 811095e:	4b5f      	ldr	r3, [pc, #380]	; (8110adc <HAL_TIM_ConfigClockSource+0x2bc>)
 8110960:	429a      	cmp	r2, r3
 8110962:	f040 81c5 	bne.w	8110cf0 <HAL_TIM_ConfigClockSource+0x4d0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8110966:	68ab      	ldr	r3, [r5, #8]
 8110968:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 811096c:	f040 8210 	bne.w	8110d90 <HAL_TIM_ConfigClockSource+0x570>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8110970:	686b      	ldr	r3, [r5, #4]
 8110972:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8110976:	bf18      	it	ne
 8110978:	2b0a      	cmpne	r3, #10
 811097a:	d003      	beq.n	8110984 <HAL_TIM_ConfigClockSource+0x164>
 811097c:	f033 0302 	bics.w	r3, r3, #2
 8110980:	f040 81a4 	bne.w	8110ccc <HAL_TIM_ConfigClockSource+0x4ac>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8110984:	68ee      	ldr	r6, [r5, #12]
 8110986:	2e0f      	cmp	r6, #15
 8110988:	f200 81d9 	bhi.w	8110d3e <HAL_TIM_ConfigClockSource+0x51e>
      TIM_ETR_SetConfig(htim->Instance,
 811098c:	6822      	ldr	r2, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 811098e:	e9d5 0301 	ldrd	r0, r3, [r5, #4]
 8110992:	6891      	ldr	r1, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8110994:	4303      	orrs	r3, r0
  HAL_StatusTypeDef status = HAL_OK;
 8110996:	2000      	movs	r0, #0
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8110998:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
 811099c:	430b      	orrs	r3, r1
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 811099e:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
  TIMx->SMCR = tmpsmcr;
 81109a2:	6093      	str	r3, [r2, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 81109a4:	6893      	ldr	r3, [r2, #8]
 81109a6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 81109aa:	6093      	str	r3, [r2, #8]
      break;
 81109ac:	e003      	b.n	81109b6 <HAL_TIM_ConfigClockSource+0x196>
  switch (sClockSourceConfig->ClockSource)
 81109ae:	f033 0110 	bics.w	r1, r3, #16
 81109b2:	d00c      	beq.n	81109ce <HAL_TIM_ConfigClockSource+0x1ae>
 81109b4:	2001      	movs	r0, #1
  htim->State = HAL_TIM_STATE_READY;
 81109b6:	2201      	movs	r2, #1
  __HAL_UNLOCK(htim);
 81109b8:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 81109ba:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 81109be:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 81109c2:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 81109c4:	2b20      	cmp	r3, #32
 81109c6:	d002      	beq.n	81109ce <HAL_TIM_ConfigClockSource+0x1ae>
 81109c8:	d9f1      	bls.n	81109ae <HAL_TIM_ConfigClockSource+0x18e>
 81109ca:	2b30      	cmp	r3, #48	; 0x30
 81109cc:	d1f2      	bne.n	81109b4 <HAL_TIM_ConfigClockSource+0x194>
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 81109ce:	4941      	ldr	r1, [pc, #260]	; (8110ad4 <HAL_TIM_ConfigClockSource+0x2b4>)
 81109d0:	4841      	ldr	r0, [pc, #260]	; (8110ad8 <HAL_TIM_ConfigClockSource+0x2b8>)
 81109d2:	428a      	cmp	r2, r1
 81109d4:	bf18      	it	ne
 81109d6:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 81109da:	bf14      	ite	ne
 81109dc:	2101      	movne	r1, #1
 81109de:	2100      	moveq	r1, #0
 81109e0:	4282      	cmp	r2, r0
 81109e2:	bf0c      	ite	eq
 81109e4:	2100      	moveq	r1, #0
 81109e6:	f001 0101 	andne.w	r1, r1, #1
 81109ea:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 81109ee:	4282      	cmp	r2, r0
 81109f0:	bf0c      	ite	eq
 81109f2:	2100      	moveq	r1, #0
 81109f4:	f001 0101 	andne.w	r1, r1, #1
 81109f8:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 81109fc:	4282      	cmp	r2, r0
 81109fe:	bf0c      	ite	eq
 8110a00:	2100      	moveq	r1, #0
 8110a02:	f001 0101 	andne.w	r1, r1, #1
 8110a06:	b119      	cbz	r1, 8110a10 <HAL_TIM_ConfigClockSource+0x1f0>
 8110a08:	4934      	ldr	r1, [pc, #208]	; (8110adc <HAL_TIM_ConfigClockSource+0x2bc>)
 8110a0a:	428a      	cmp	r2, r1
 8110a0c:	f040 8176 	bne.w	8110cfc <HAL_TIM_ConfigClockSource+0x4dc>
  tmpsmcr = TIMx->SMCR;
 8110a10:	6891      	ldr	r1, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8110a12:	2000      	movs	r0, #0
  tmpsmcr &= ~TIM_SMCR_TS;
 8110a14:	f021 0170 	bic.w	r1, r1, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8110a18:	430b      	orrs	r3, r1
 8110a1a:	f043 0307 	orr.w	r3, r3, #7
  TIMx->SMCR = tmpsmcr;
 8110a1e:	6093      	str	r3, [r2, #8]
}
 8110a20:	e7c9      	b.n	81109b6 <HAL_TIM_ConfigClockSource+0x196>
  switch (sClockSourceConfig->ClockSource)
 8110a22:	2b70      	cmp	r3, #112	; 0x70
 8110a24:	d1c6      	bne.n	81109b4 <HAL_TIM_ConfigClockSource+0x194>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 8110a26:	4b2b      	ldr	r3, [pc, #172]	; (8110ad4 <HAL_TIM_ConfigClockSource+0x2b4>)
 8110a28:	492b      	ldr	r1, [pc, #172]	; (8110ad8 <HAL_TIM_ConfigClockSource+0x2b8>)
 8110a2a:	429a      	cmp	r2, r3
 8110a2c:	bf18      	it	ne
 8110a2e:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 8110a32:	bf14      	ite	ne
 8110a34:	2301      	movne	r3, #1
 8110a36:	2300      	moveq	r3, #0
 8110a38:	428a      	cmp	r2, r1
 8110a3a:	bf0c      	ite	eq
 8110a3c:	2300      	moveq	r3, #0
 8110a3e:	f003 0301 	andne.w	r3, r3, #1
 8110a42:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8110a46:	428a      	cmp	r2, r1
 8110a48:	bf0c      	ite	eq
 8110a4a:	2300      	moveq	r3, #0
 8110a4c:	f003 0301 	andne.w	r3, r3, #1
 8110a50:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8110a54:	428a      	cmp	r2, r1
 8110a56:	bf0c      	ite	eq
 8110a58:	2300      	moveq	r3, #0
 8110a5a:	f003 0301 	andne.w	r3, r3, #1
 8110a5e:	f501 4178 	add.w	r1, r1, #63488	; 0xf800
 8110a62:	428a      	cmp	r2, r1
 8110a64:	bf0c      	ite	eq
 8110a66:	2300      	moveq	r3, #0
 8110a68:	f003 0301 	andne.w	r3, r3, #1
 8110a6c:	f501 5170 	add.w	r1, r1, #15360	; 0x3c00
 8110a70:	428a      	cmp	r2, r1
 8110a72:	bf0c      	ite	eq
 8110a74:	2300      	moveq	r3, #0
 8110a76:	f003 0301 	andne.w	r3, r3, #1
 8110a7a:	b11b      	cbz	r3, 8110a84 <HAL_TIM_ConfigClockSource+0x264>
 8110a7c:	4b18      	ldr	r3, [pc, #96]	; (8110ae0 <HAL_TIM_ConfigClockSource+0x2c0>)
 8110a7e:	429a      	cmp	r2, r3
 8110a80:	f040 818c 	bne.w	8110d9c <HAL_TIM_ConfigClockSource+0x57c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8110a84:	68ab      	ldr	r3, [r5, #8]
 8110a86:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 8110a8a:	f040 817b 	bne.w	8110d84 <HAL_TIM_ConfigClockSource+0x564>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8110a8e:	686b      	ldr	r3, [r5, #4]
 8110a90:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8110a94:	bf18      	it	ne
 8110a96:	2b0a      	cmpne	r3, #10
 8110a98:	d003      	beq.n	8110aa2 <HAL_TIM_ConfigClockSource+0x282>
 8110a9a:	f033 0302 	bics.w	r3, r3, #2
 8110a9e:	f040 8121 	bne.w	8110ce4 <HAL_TIM_ConfigClockSource+0x4c4>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8110aa2:	68ee      	ldr	r6, [r5, #12]
 8110aa4:	2e0f      	cmp	r6, #15
 8110aa6:	f200 8166 	bhi.w	8110d76 <HAL_TIM_ConfigClockSource+0x556>
      TIM_ETR_SetConfig(htim->Instance,
 8110aaa:	6822      	ldr	r2, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 8110aac:	e9d5 0301 	ldrd	r0, r3, [r5, #4]
 8110ab0:	6891      	ldr	r1, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8110ab2:	4303      	orrs	r3, r0
  HAL_StatusTypeDef status = HAL_OK;
 8110ab4:	2000      	movs	r0, #0
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8110ab6:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
 8110aba:	430b      	orrs	r3, r1
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8110abc:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
  TIMx->SMCR = tmpsmcr;
 8110ac0:	6093      	str	r3, [r2, #8]
      tmpsmcr = htim->Instance->SMCR;
 8110ac2:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8110ac4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 8110ac8:	6093      	str	r3, [r2, #8]
      break;
 8110aca:	e774      	b.n	81109b6 <HAL_TIM_ConfigClockSource+0x196>
  __HAL_LOCK(htim);
 8110acc:	2002      	movs	r0, #2
}
 8110ace:	4770      	bx	lr
 8110ad0:	fffe0088 	.word	0xfffe0088
 8110ad4:	40010000 	.word	0x40010000
 8110ad8:	40000400 	.word	0x40000400
 8110adc:	40010400 	.word	0x40010400
 8110ae0:	40001800 	.word	0x40001800
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8110ae4:	4bb0      	ldr	r3, [pc, #704]	; (8110da8 <HAL_TIM_ConfigClockSource+0x588>)
 8110ae6:	49b1      	ldr	r1, [pc, #708]	; (8110dac <HAL_TIM_ConfigClockSource+0x58c>)
 8110ae8:	429a      	cmp	r2, r3
 8110aea:	bf18      	it	ne
 8110aec:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 8110af0:	bf14      	ite	ne
 8110af2:	2301      	movne	r3, #1
 8110af4:	2300      	moveq	r3, #0
 8110af6:	428a      	cmp	r2, r1
 8110af8:	bf0c      	ite	eq
 8110afa:	2300      	moveq	r3, #0
 8110afc:	f003 0301 	andne.w	r3, r3, #1
 8110b00:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8110b04:	428a      	cmp	r2, r1
 8110b06:	bf0c      	ite	eq
 8110b08:	2300      	moveq	r3, #0
 8110b0a:	f003 0301 	andne.w	r3, r3, #1
 8110b0e:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8110b12:	428a      	cmp	r2, r1
 8110b14:	bf0c      	ite	eq
 8110b16:	2300      	moveq	r3, #0
 8110b18:	f003 0301 	andne.w	r3, r3, #1
 8110b1c:	b11b      	cbz	r3, 8110b26 <HAL_TIM_ConfigClockSource+0x306>
 8110b1e:	4ba4      	ldr	r3, [pc, #656]	; (8110db0 <HAL_TIM_ConfigClockSource+0x590>)
 8110b20:	429a      	cmp	r2, r3
 8110b22:	f040 80ff 	bne.w	8110d24 <HAL_TIM_ConfigClockSource+0x504>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8110b26:	686b      	ldr	r3, [r5, #4]
 8110b28:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8110b2c:	bf18      	it	ne
 8110b2e:	2b0a      	cmpne	r3, #10
 8110b30:	d003      	beq.n	8110b3a <HAL_TIM_ConfigClockSource+0x31a>
 8110b32:	f033 0302 	bics.w	r3, r3, #2
 8110b36:	f040 80c3 	bne.w	8110cc0 <HAL_TIM_ConfigClockSource+0x4a0>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8110b3a:	68ee      	ldr	r6, [r5, #12]
 8110b3c:	2e0f      	cmp	r6, #15
 8110b3e:	f200 810c 	bhi.w	8110d5a <HAL_TIM_ConfigClockSource+0x53a>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8110b42:	6823      	ldr	r3, [r4, #0]
 8110b44:	686d      	ldr	r5, [r5, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8110b46:	6a18      	ldr	r0, [r3, #32]
 8110b48:	f020 0010 	bic.w	r0, r0, #16
 8110b4c:	6218      	str	r0, [r3, #32]
  HAL_StatusTypeDef status = HAL_OK;
 8110b4e:	2000      	movs	r0, #0
  tmpccmr1 = TIMx->CCMR1;
 8110b50:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 8110b52:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8110b54:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8110b58:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8110b5c:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  tmpccer |= (TIM_ICPolarity << 4U);
 8110b60:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1 ;
 8110b64:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8110b66:	621a      	str	r2, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 8110b68:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8110b6a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8110b6e:	f042 0267 	orr.w	r2, r2, #103	; 0x67
  TIMx->SMCR = tmpsmcr;
 8110b72:	609a      	str	r2, [r3, #8]
}
 8110b74:	e71f      	b.n	81109b6 <HAL_TIM_ConfigClockSource+0x196>
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 8110b76:	4b8c      	ldr	r3, [pc, #560]	; (8110da8 <HAL_TIM_ConfigClockSource+0x588>)
 8110b78:	488c      	ldr	r0, [pc, #560]	; (8110dac <HAL_TIM_ConfigClockSource+0x58c>)
 8110b7a:	429a      	cmp	r2, r3
 8110b7c:	bf18      	it	ne
 8110b7e:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 8110b82:	498c      	ldr	r1, [pc, #560]	; (8110db4 <HAL_TIM_ConfigClockSource+0x594>)
 8110b84:	bf14      	ite	ne
 8110b86:	2301      	movne	r3, #1
 8110b88:	2300      	moveq	r3, #0
 8110b8a:	4282      	cmp	r2, r0
 8110b8c:	bf0c      	ite	eq
 8110b8e:	2300      	moveq	r3, #0
 8110b90:	f003 0301 	andne.w	r3, r3, #1
 8110b94:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 8110b98:	428a      	cmp	r2, r1
 8110b9a:	bf0c      	ite	eq
 8110b9c:	2300      	moveq	r3, #0
 8110b9e:	f003 0301 	andne.w	r3, r3, #1
 8110ba2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8110ba6:	4282      	cmp	r2, r0
 8110ba8:	bf0c      	ite	eq
 8110baa:	2300      	moveq	r3, #0
 8110bac:	f003 0301 	andne.w	r3, r3, #1
 8110bb0:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 8110bb4:	428a      	cmp	r2, r1
 8110bb6:	bf0c      	ite	eq
 8110bb8:	2300      	moveq	r3, #0
 8110bba:	f003 0301 	andne.w	r3, r3, #1
 8110bbe:	f501 4174 	add.w	r1, r1, #62464	; 0xf400
 8110bc2:	4282      	cmp	r2, r0
 8110bc4:	bf0c      	ite	eq
 8110bc6:	2300      	moveq	r3, #0
 8110bc8:	f003 0301 	andne.w	r3, r3, #1
 8110bcc:	f500 3096 	add.w	r0, r0, #76800	; 0x12c00
 8110bd0:	428a      	cmp	r2, r1
 8110bd2:	bf0c      	ite	eq
 8110bd4:	2300      	moveq	r3, #0
 8110bd6:	f003 0301 	andne.w	r3, r3, #1
 8110bda:	f501 4180 	add.w	r1, r1, #16384	; 0x4000
 8110bde:	4282      	cmp	r2, r0
 8110be0:	bf0c      	ite	eq
 8110be2:	2300      	moveq	r3, #0
 8110be4:	f003 0301 	andne.w	r3, r3, #1
 8110be8:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 8110bec:	428a      	cmp	r2, r1
 8110bee:	bf0c      	ite	eq
 8110bf0:	2300      	moveq	r3, #0
 8110bf2:	f003 0301 	andne.w	r3, r3, #1
 8110bf6:	f5a1 3196 	sub.w	r1, r1, #76800	; 0x12c00
 8110bfa:	4282      	cmp	r2, r0
 8110bfc:	bf0c      	ite	eq
 8110bfe:	2300      	moveq	r3, #0
 8110c00:	f003 0301 	andne.w	r3, r3, #1
 8110c04:	428a      	cmp	r2, r1
 8110c06:	bf0c      	ite	eq
 8110c08:	2300      	moveq	r3, #0
 8110c0a:	f003 0301 	andne.w	r3, r3, #1
 8110c0e:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8110c12:	428a      	cmp	r2, r1
 8110c14:	bf0c      	ite	eq
 8110c16:	2300      	moveq	r3, #0
 8110c18:	f003 0301 	andne.w	r3, r3, #1
 8110c1c:	b11b      	cbz	r3, 8110c26 <HAL_TIM_ConfigClockSource+0x406>
 8110c1e:	4b66      	ldr	r3, [pc, #408]	; (8110db8 <HAL_TIM_ConfigClockSource+0x598>)
 8110c20:	429a      	cmp	r2, r3
 8110c22:	f040 80cd 	bne.w	8110dc0 <HAL_TIM_ConfigClockSource+0x5a0>
  HAL_StatusTypeDef status = HAL_OK;
 8110c26:	2000      	movs	r0, #0
 8110c28:	e6c5      	b.n	81109b6 <HAL_TIM_ConfigClockSource+0x196>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8110c2a:	4b5f      	ldr	r3, [pc, #380]	; (8110da8 <HAL_TIM_ConfigClockSource+0x588>)
 8110c2c:	495f      	ldr	r1, [pc, #380]	; (8110dac <HAL_TIM_ConfigClockSource+0x58c>)
 8110c2e:	429a      	cmp	r2, r3
 8110c30:	bf18      	it	ne
 8110c32:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 8110c36:	bf14      	ite	ne
 8110c38:	2301      	movne	r3, #1
 8110c3a:	2300      	moveq	r3, #0
 8110c3c:	428a      	cmp	r2, r1
 8110c3e:	bf0c      	ite	eq
 8110c40:	2300      	moveq	r3, #0
 8110c42:	f003 0301 	andne.w	r3, r3, #1
 8110c46:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8110c4a:	428a      	cmp	r2, r1
 8110c4c:	bf0c      	ite	eq
 8110c4e:	2300      	moveq	r3, #0
 8110c50:	f003 0301 	andne.w	r3, r3, #1
 8110c54:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8110c58:	428a      	cmp	r2, r1
 8110c5a:	bf0c      	ite	eq
 8110c5c:	2300      	moveq	r3, #0
 8110c5e:	f003 0301 	andne.w	r3, r3, #1
 8110c62:	b113      	cbz	r3, 8110c6a <HAL_TIM_ConfigClockSource+0x44a>
 8110c64:	4b52      	ldr	r3, [pc, #328]	; (8110db0 <HAL_TIM_ConfigClockSource+0x590>)
 8110c66:	429a      	cmp	r2, r3
 8110c68:	d156      	bne.n	8110d18 <HAL_TIM_ConfigClockSource+0x4f8>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8110c6a:	686b      	ldr	r3, [r5, #4]
 8110c6c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8110c70:	bf18      	it	ne
 8110c72:	2b0a      	cmpne	r3, #10
 8110c74:	d002      	beq.n	8110c7c <HAL_TIM_ConfigClockSource+0x45c>
 8110c76:	f033 0302 	bics.w	r3, r3, #2
 8110c7a:	d11b      	bne.n	8110cb4 <HAL_TIM_ConfigClockSource+0x494>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8110c7c:	68ee      	ldr	r6, [r5, #12]
 8110c7e:	2e0f      	cmp	r6, #15
 8110c80:	d864      	bhi.n	8110d4c <HAL_TIM_ConfigClockSource+0x52c>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8110c82:	6823      	ldr	r3, [r4, #0]
 8110c84:	6869      	ldr	r1, [r5, #4]
  tmpccer = TIMx->CCER;
 8110c86:	6a18      	ldr	r0, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8110c88:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8110c8a:	f020 000a 	bic.w	r0, r0, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8110c8e:	f025 0501 	bic.w	r5, r5, #1
  tmpccer |= TIM_ICPolarity;
 8110c92:	4301      	orrs	r1, r0
  HAL_StatusTypeDef status = HAL_OK;
 8110c94:	2000      	movs	r0, #0
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8110c96:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8110c98:	699a      	ldr	r2, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8110c9a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8110c9e:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8110ca2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8110ca4:	6219      	str	r1, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 8110ca6:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8110ca8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8110cac:	f042 0247 	orr.w	r2, r2, #71	; 0x47
  TIMx->SMCR = tmpsmcr;
 8110cb0:	609a      	str	r2, [r3, #8]
}
 8110cb2:	e680      	b.n	81109b6 <HAL_TIM_ConfigClockSource+0x196>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8110cb4:	f241 51a6 	movw	r1, #5542	; 0x15a6
 8110cb8:	4840      	ldr	r0, [pc, #256]	; (8110dbc <HAL_TIM_ConfigClockSource+0x59c>)
 8110cba:	f7f4 fdd9 	bl	8105870 <assert_failed>
 8110cbe:	e7dd      	b.n	8110c7c <HAL_TIM_ConfigClockSource+0x45c>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8110cc0:	f241 5196 	movw	r1, #5526	; 0x1596
 8110cc4:	483d      	ldr	r0, [pc, #244]	; (8110dbc <HAL_TIM_ConfigClockSource+0x59c>)
 8110cc6:	f7f4 fdd3 	bl	8105870 <assert_failed>
 8110cca:	e736      	b.n	8110b3a <HAL_TIM_ConfigClockSource+0x31a>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8110ccc:	f241 5173 	movw	r1, #5491	; 0x1573
 8110cd0:	483a      	ldr	r0, [pc, #232]	; (8110dbc <HAL_TIM_ConfigClockSource+0x59c>)
 8110cd2:	f7f4 fdcd 	bl	8105870 <assert_failed>
 8110cd6:	e655      	b.n	8110984 <HAL_TIM_ConfigClockSource+0x164>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8110cd8:	f241 5186 	movw	r1, #5510	; 0x1586
 8110cdc:	4837      	ldr	r0, [pc, #220]	; (8110dbc <HAL_TIM_ConfigClockSource+0x59c>)
 8110cde:	f7f4 fdc7 	bl	8105870 <assert_failed>
 8110ce2:	e5fb      	b.n	81108dc <HAL_TIM_ConfigClockSource+0xbc>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8110ce4:	f241 515b 	movw	r1, #5467	; 0x155b
 8110ce8:	4834      	ldr	r0, [pc, #208]	; (8110dbc <HAL_TIM_ConfigClockSource+0x59c>)
 8110cea:	f7f4 fdc1 	bl	8105870 <assert_failed>
 8110cee:	e6d8      	b.n	8110aa2 <HAL_TIM_ConfigClockSource+0x282>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 8110cf0:	f241 516f 	movw	r1, #5487	; 0x156f
 8110cf4:	4831      	ldr	r0, [pc, #196]	; (8110dbc <HAL_TIM_ConfigClockSource+0x59c>)
 8110cf6:	f7f4 fdbb 	bl	8105870 <assert_failed>
 8110cfa:	e634      	b.n	8110966 <HAL_TIM_ConfigClockSource+0x146>
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 8110cfc:	f241 51b6 	movw	r1, #5558	; 0x15b6
 8110d00:	482e      	ldr	r0, [pc, #184]	; (8110dbc <HAL_TIM_ConfigClockSource+0x59c>)
 8110d02:	f7f4 fdb5 	bl	8105870 <assert_failed>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8110d06:	6822      	ldr	r2, [r4, #0]
 8110d08:	682b      	ldr	r3, [r5, #0]
 8110d0a:	e681      	b.n	8110a10 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8110d0c:	f241 5183 	movw	r1, #5507	; 0x1583
 8110d10:	482a      	ldr	r0, [pc, #168]	; (8110dbc <HAL_TIM_ConfigClockSource+0x59c>)
 8110d12:	f7f4 fdad 	bl	8105870 <assert_failed>
 8110d16:	e5d7      	b.n	81108c8 <HAL_TIM_ConfigClockSource+0xa8>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8110d18:	f241 51a3 	movw	r1, #5539	; 0x15a3
 8110d1c:	4827      	ldr	r0, [pc, #156]	; (8110dbc <HAL_TIM_ConfigClockSource+0x59c>)
 8110d1e:	f7f4 fda7 	bl	8105870 <assert_failed>
 8110d22:	e7a2      	b.n	8110c6a <HAL_TIM_ConfigClockSource+0x44a>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8110d24:	f241 5193 	movw	r1, #5523	; 0x1593
 8110d28:	4824      	ldr	r0, [pc, #144]	; (8110dbc <HAL_TIM_ConfigClockSource+0x59c>)
 8110d2a:	f7f4 fda1 	bl	8105870 <assert_failed>
 8110d2e:	e6fa      	b.n	8110b26 <HAL_TIM_ConfigClockSource+0x306>
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 8110d30:	f241 5144 	movw	r1, #5444	; 0x1544
 8110d34:	4821      	ldr	r0, [pc, #132]	; (8110dbc <HAL_TIM_ConfigClockSource+0x59c>)
 8110d36:	f7f4 fd9b 	bl	8105870 <assert_failed>
  switch (sClockSourceConfig->ClockSource)
 8110d3a:	682b      	ldr	r3, [r5, #0]
 8110d3c:	e591      	b.n	8110862 <HAL_TIM_ConfigClockSource+0x42>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8110d3e:	f241 5174 	movw	r1, #5492	; 0x1574
 8110d42:	481e      	ldr	r0, [pc, #120]	; (8110dbc <HAL_TIM_ConfigClockSource+0x59c>)
 8110d44:	f7f4 fd94 	bl	8105870 <assert_failed>
      TIM_ETR_SetConfig(htim->Instance,
 8110d48:	68ee      	ldr	r6, [r5, #12]
 8110d4a:	e61f      	b.n	811098c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8110d4c:	f241 51a7 	movw	r1, #5543	; 0x15a7
 8110d50:	481a      	ldr	r0, [pc, #104]	; (8110dbc <HAL_TIM_ConfigClockSource+0x59c>)
 8110d52:	f7f4 fd8d 	bl	8105870 <assert_failed>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8110d56:	68ee      	ldr	r6, [r5, #12]
 8110d58:	e793      	b.n	8110c82 <HAL_TIM_ConfigClockSource+0x462>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8110d5a:	f241 5197 	movw	r1, #5527	; 0x1597
 8110d5e:	4817      	ldr	r0, [pc, #92]	; (8110dbc <HAL_TIM_ConfigClockSource+0x59c>)
 8110d60:	f7f4 fd86 	bl	8105870 <assert_failed>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8110d64:	68ee      	ldr	r6, [r5, #12]
 8110d66:	e6ec      	b.n	8110b42 <HAL_TIM_ConfigClockSource+0x322>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8110d68:	f241 5187 	movw	r1, #5511	; 0x1587
 8110d6c:	4813      	ldr	r0, [pc, #76]	; (8110dbc <HAL_TIM_ConfigClockSource+0x59c>)
 8110d6e:	f7f4 fd7f 	bl	8105870 <assert_failed>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8110d72:	68ee      	ldr	r6, [r5, #12]
 8110d74:	e5b6      	b.n	81108e4 <HAL_TIM_ConfigClockSource+0xc4>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8110d76:	f241 515c 	movw	r1, #5468	; 0x155c
 8110d7a:	4810      	ldr	r0, [pc, #64]	; (8110dbc <HAL_TIM_ConfigClockSource+0x59c>)
 8110d7c:	f7f4 fd78 	bl	8105870 <assert_failed>
      TIM_ETR_SetConfig(htim->Instance,
 8110d80:	68ee      	ldr	r6, [r5, #12]
 8110d82:	e692      	b.n	8110aaa <HAL_TIM_ConfigClockSource+0x28a>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8110d84:	f241 515a 	movw	r1, #5466	; 0x155a
 8110d88:	480c      	ldr	r0, [pc, #48]	; (8110dbc <HAL_TIM_ConfigClockSource+0x59c>)
 8110d8a:	f7f4 fd71 	bl	8105870 <assert_failed>
 8110d8e:	e67e      	b.n	8110a8e <HAL_TIM_ConfigClockSource+0x26e>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8110d90:	f241 5172 	movw	r1, #5490	; 0x1572
 8110d94:	4809      	ldr	r0, [pc, #36]	; (8110dbc <HAL_TIM_ConfigClockSource+0x59c>)
 8110d96:	f7f4 fd6b 	bl	8105870 <assert_failed>
 8110d9a:	e5e9      	b.n	8110970 <HAL_TIM_ConfigClockSource+0x150>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 8110d9c:	f241 5157 	movw	r1, #5463	; 0x1557
 8110da0:	4806      	ldr	r0, [pc, #24]	; (8110dbc <HAL_TIM_ConfigClockSource+0x59c>)
 8110da2:	f7f4 fd65 	bl	8105870 <assert_failed>
 8110da6:	e66d      	b.n	8110a84 <HAL_TIM_ConfigClockSource+0x264>
 8110da8:	40010000 	.word	0x40010000
 8110dac:	40000400 	.word	0x40000400
 8110db0:	40010400 	.word	0x40010400
 8110db4:	40000800 	.word	0x40000800
 8110db8:	40002000 	.word	0x40002000
 8110dbc:	0812e0d4 	.word	0x0812e0d4
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 8110dc0:	4803      	ldr	r0, [pc, #12]	; (8110dd0 <HAL_TIM_ConfigClockSource+0x5b0>)
 8110dc2:	f241 5150 	movw	r1, #5456	; 0x1550
 8110dc6:	f7f4 fd53 	bl	8105870 <assert_failed>
  HAL_StatusTypeDef status = HAL_OK;
 8110dca:	2000      	movs	r0, #0
 8110dcc:	e5f3      	b.n	81109b6 <HAL_TIM_ConfigClockSource+0x196>
 8110dce:	bf00      	nop
 8110dd0:	0812e0d4 	.word	0x0812e0d4

08110dd4 <HAL_TIM_SlaveConfigSynchro>:
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
 8110dd4:	6802      	ldr	r2, [r0, #0]
{
 8110dd6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
 8110dd8:	4b39      	ldr	r3, [pc, #228]	; (8110ec0 <HAL_TIM_SlaveConfigSynchro+0xec>)
{
 8110dda:	460d      	mov	r5, r1
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
 8110ddc:	4f39      	ldr	r7, [pc, #228]	; (8110ec4 <HAL_TIM_SlaveConfigSynchro+0xf0>)
{
 8110dde:	4604      	mov	r4, r0
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
 8110de0:	429a      	cmp	r2, r3
 8110de2:	bf18      	it	ne
 8110de4:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 8110de8:	4e37      	ldr	r6, [pc, #220]	; (8110ec8 <HAL_TIM_SlaveConfigSynchro+0xf4>)
 8110dea:	4938      	ldr	r1, [pc, #224]	; (8110ecc <HAL_TIM_SlaveConfigSynchro+0xf8>)
 8110dec:	bf14      	ite	ne
 8110dee:	2301      	movne	r3, #1
 8110df0:	2300      	moveq	r3, #0
 8110df2:	42ba      	cmp	r2, r7
 8110df4:	bf0c      	ite	eq
 8110df6:	2300      	moveq	r3, #0
 8110df8:	f003 0301 	andne.w	r3, r3, #1
 8110dfc:	42b2      	cmp	r2, r6
 8110dfe:	bf0c      	ite	eq
 8110e00:	2300      	moveq	r3, #0
 8110e02:	f003 0301 	andne.w	r3, r3, #1
 8110e06:	428a      	cmp	r2, r1
 8110e08:	bf0c      	ite	eq
 8110e0a:	2300      	moveq	r3, #0
 8110e0c:	f003 0301 	andne.w	r3, r3, #1
 8110e10:	f501 4178 	add.w	r1, r1, #63488	; 0xf800
 8110e14:	428a      	cmp	r2, r1
 8110e16:	bf0c      	ite	eq
 8110e18:	2300      	moveq	r3, #0
 8110e1a:	f003 0301 	andne.w	r3, r3, #1
 8110e1e:	f501 5170 	add.w	r1, r1, #15360	; 0x3c00
 8110e22:	428a      	cmp	r2, r1
 8110e24:	bf0c      	ite	eq
 8110e26:	2300      	moveq	r3, #0
 8110e28:	f003 0301 	andne.w	r3, r3, #1
 8110e2c:	b113      	cbz	r3, 8110e34 <HAL_TIM_SlaveConfigSynchro+0x60>
 8110e2e:	4b28      	ldr	r3, [pc, #160]	; (8110ed0 <HAL_TIM_SlaveConfigSynchro+0xfc>)
 8110e30:	429a      	cmp	r2, r3
 8110e32:	d138      	bne.n	8110ea6 <HAL_TIM_SlaveConfigSynchro+0xd2>
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
 8110e34:	682b      	ldr	r3, [r5, #0]
 8110e36:	1f1a      	subs	r2, r3, #4
 8110e38:	2a03      	cmp	r2, #3
 8110e3a:	d902      	bls.n	8110e42 <HAL_TIM_SlaveConfigSynchro+0x6e>
 8110e3c:	f433 3380 	bics.w	r3, r3, #65536	; 0x10000
 8110e40:	d12b      	bne.n	8110e9a <HAL_TIM_SlaveConfigSynchro+0xc6>
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));
 8110e42:	686b      	ldr	r3, [r5, #4]
 8110e44:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8110e48:	2b40      	cmp	r3, #64	; 0x40
 8110e4a:	d000      	beq.n	8110e4e <HAL_TIM_SlaveConfigSynchro+0x7a>
 8110e4c:	bb8b      	cbnz	r3, 8110eb2 <HAL_TIM_SlaveConfigSynchro+0xde>
  __HAL_LOCK(htim);
 8110e4e:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8110e52:	2b01      	cmp	r3, #1
 8110e54:	d01f      	beq.n	8110e96 <HAL_TIM_SlaveConfigSynchro+0xc2>
 8110e56:	2601      	movs	r6, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8110e58:	2302      	movs	r3, #2
  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8110e5a:	4629      	mov	r1, r5
 8110e5c:	4620      	mov	r0, r4
  __HAL_LOCK(htim);
 8110e5e:	f884 603c 	strb.w	r6, [r4, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8110e62:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8110e66:	f7ff f933 	bl	81100d0 <TIM_SlaveTimer_SetConfig>
 8110e6a:	b968      	cbnz	r0, 8110e88 <HAL_TIM_SlaveConfigSynchro+0xb4>
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8110e6c:	6823      	ldr	r3, [r4, #0]
 8110e6e:	68da      	ldr	r2, [r3, #12]
 8110e70:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8110e74:	60da      	str	r2, [r3, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8110e76:	68da      	ldr	r2, [r3, #12]
 8110e78:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8110e7c:	60da      	str	r2, [r3, #12]
  htim->State = HAL_TIM_STATE_READY;
 8110e7e:	f884 603d 	strb.w	r6, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8110e82:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8110e86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_UNLOCK(htim);
 8110e88:	2300      	movs	r3, #0
    return HAL_ERROR;
 8110e8a:	4630      	mov	r0, r6
    htim->State = HAL_TIM_STATE_READY;
 8110e8c:	f884 603d 	strb.w	r6, [r4, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8110e90:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8110e94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(htim);
 8110e96:	2002      	movs	r0, #2
}
 8110e98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
 8110e9a:	f241 51f7 	movw	r1, #5623	; 0x15f7
 8110e9e:	480d      	ldr	r0, [pc, #52]	; (8110ed4 <HAL_TIM_SlaveConfigSynchro+0x100>)
 8110ea0:	f7f4 fce6 	bl	8105870 <assert_failed>
 8110ea4:	e7cd      	b.n	8110e42 <HAL_TIM_SlaveConfigSynchro+0x6e>
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
 8110ea6:	f241 51f6 	movw	r1, #5622	; 0x15f6
 8110eaa:	480a      	ldr	r0, [pc, #40]	; (8110ed4 <HAL_TIM_SlaveConfigSynchro+0x100>)
 8110eac:	f7f4 fce0 	bl	8105870 <assert_failed>
 8110eb0:	e7c0      	b.n	8110e34 <HAL_TIM_SlaveConfigSynchro+0x60>
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));
 8110eb2:	f241 51f8 	movw	r1, #5624	; 0x15f8
 8110eb6:	4807      	ldr	r0, [pc, #28]	; (8110ed4 <HAL_TIM_SlaveConfigSynchro+0x100>)
 8110eb8:	f7f4 fcda 	bl	8105870 <assert_failed>
 8110ebc:	e7c7      	b.n	8110e4e <HAL_TIM_SlaveConfigSynchro+0x7a>
 8110ebe:	bf00      	nop
 8110ec0:	40010000 	.word	0x40010000
 8110ec4:	40000400 	.word	0x40000400
 8110ec8:	40000800 	.word	0x40000800
 8110ecc:	40000c00 	.word	0x40000c00
 8110ed0:	40001800 	.word	0x40001800
 8110ed4:	0812e0d4 	.word	0x0812e0d4

08110ed8 <HAL_TIM_OC_DelayElapsedCallback>:
 8110ed8:	4770      	bx	lr
 8110eda:	bf00      	nop

08110edc <TIM_DMACaptureCplt>:
{
 8110edc:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8110ede:	6b84      	ldr	r4, [r0, #56]	; 0x38
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8110ee0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8110ee2:	4283      	cmp	r3, r0
 8110ee4:	d01e      	beq.n	8110f24 <TIM_DMACaptureCplt+0x48>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8110ee6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8110ee8:	4283      	cmp	r3, r0
 8110eea:	d00b      	beq.n	8110f04 <TIM_DMACaptureCplt+0x28>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8110eec:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8110eee:	4283      	cmp	r3, r0
 8110ef0:	d027      	beq.n	8110f42 <TIM_DMACaptureCplt+0x66>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8110ef2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8110ef4:	4283      	cmp	r3, r0
 8110ef6:	d02f      	beq.n	8110f58 <TIM_DMACaptureCplt+0x7c>
  HAL_TIM_IC_CaptureCallback(htim);
 8110ef8:	4620      	mov	r0, r4
 8110efa:	f7f3 fbb3 	bl	8104664 <HAL_TIM_IC_CaptureCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8110efe:	2300      	movs	r3, #0
 8110f00:	7723      	strb	r3, [r4, #28]
}
 8110f02:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8110f04:	2202      	movs	r2, #2
 8110f06:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 8110f08:	69db      	ldr	r3, [r3, #28]
 8110f0a:	2b00      	cmp	r3, #0
 8110f0c:	d1f4      	bne.n	8110ef8 <TIM_DMACaptureCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8110f0e:	2301      	movs	r3, #1
  HAL_TIM_IC_CaptureCallback(htim);
 8110f10:	4620      	mov	r0, r4
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8110f12:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8110f16:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  HAL_TIM_IC_CaptureCallback(htim);
 8110f1a:	f7f3 fba3 	bl	8104664 <HAL_TIM_IC_CaptureCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8110f1e:	2300      	movs	r3, #0
 8110f20:	7723      	strb	r3, [r4, #28]
}
 8110f22:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8110f24:	2201      	movs	r2, #1
 8110f26:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 8110f28:	69db      	ldr	r3, [r3, #28]
 8110f2a:	2b00      	cmp	r3, #0
 8110f2c:	d1e4      	bne.n	8110ef8 <TIM_DMACaptureCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8110f2e:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
  HAL_TIM_IC_CaptureCallback(htim);
 8110f32:	4620      	mov	r0, r4
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8110f34:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
  HAL_TIM_IC_CaptureCallback(htim);
 8110f38:	f7f3 fb94 	bl	8104664 <HAL_TIM_IC_CaptureCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8110f3c:	2300      	movs	r3, #0
 8110f3e:	7723      	strb	r3, [r4, #28]
}
 8110f40:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8110f42:	2204      	movs	r2, #4
 8110f44:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 8110f46:	69db      	ldr	r3, [r3, #28]
 8110f48:	2b00      	cmp	r3, #0
 8110f4a:	d1d5      	bne.n	8110ef8 <TIM_DMACaptureCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8110f4c:	2301      	movs	r3, #1
 8110f4e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8110f52:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8110f56:	e7cf      	b.n	8110ef8 <TIM_DMACaptureCplt+0x1c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8110f58:	2208      	movs	r2, #8
 8110f5a:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 8110f5c:	69db      	ldr	r3, [r3, #28]
 8110f5e:	2b00      	cmp	r3, #0
 8110f60:	d1ca      	bne.n	8110ef8 <TIM_DMACaptureCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8110f62:	2301      	movs	r3, #1
 8110f64:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8110f68:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
 8110f6c:	e7c4      	b.n	8110ef8 <TIM_DMACaptureCplt+0x1c>
 8110f6e:	bf00      	nop

08110f70 <HAL_TIM_IC_CaptureHalfCpltCallback>:
 8110f70:	4770      	bx	lr
 8110f72:	bf00      	nop

08110f74 <TIM_DMACaptureHalfCplt>:
{
 8110f74:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8110f76:	6b84      	ldr	r4, [r0, #56]	; 0x38
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8110f78:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8110f7a:	4283      	cmp	r3, r0
 8110f7c:	d016      	beq.n	8110fac <TIM_DMACaptureHalfCplt+0x38>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8110f7e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8110f80:	4283      	cmp	r3, r0
 8110f82:	d00b      	beq.n	8110f9c <TIM_DMACaptureHalfCplt+0x28>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8110f84:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8110f86:	4283      	cmp	r3, r0
 8110f88:	d018      	beq.n	8110fbc <TIM_DMACaptureHalfCplt+0x48>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8110f8a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8110f8c:	4283      	cmp	r3, r0
 8110f8e:	d01d      	beq.n	8110fcc <TIM_DMACaptureHalfCplt+0x58>
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 8110f90:	4620      	mov	r0, r4
 8110f92:	f7ff ffed 	bl	8110f70 <HAL_TIM_IC_CaptureHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8110f96:	2300      	movs	r3, #0
 8110f98:	7723      	strb	r3, [r4, #28]
}
 8110f9a:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8110f9c:	2302      	movs	r3, #2
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 8110f9e:	4620      	mov	r0, r4
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8110fa0:	7723      	strb	r3, [r4, #28]
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 8110fa2:	f7ff ffe5 	bl	8110f70 <HAL_TIM_IC_CaptureHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8110fa6:	2300      	movs	r3, #0
 8110fa8:	7723      	strb	r3, [r4, #28]
}
 8110faa:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8110fac:	2301      	movs	r3, #1
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 8110fae:	4620      	mov	r0, r4
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8110fb0:	7723      	strb	r3, [r4, #28]
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 8110fb2:	f7ff ffdd 	bl	8110f70 <HAL_TIM_IC_CaptureHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8110fb6:	2300      	movs	r3, #0
 8110fb8:	7723      	strb	r3, [r4, #28]
}
 8110fba:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8110fbc:	2304      	movs	r3, #4
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 8110fbe:	4620      	mov	r0, r4
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8110fc0:	7723      	strb	r3, [r4, #28]
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 8110fc2:	f7ff ffd5 	bl	8110f70 <HAL_TIM_IC_CaptureHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8110fc6:	2300      	movs	r3, #0
 8110fc8:	7723      	strb	r3, [r4, #28]
}
 8110fca:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8110fcc:	2308      	movs	r3, #8
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 8110fce:	4620      	mov	r0, r4
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8110fd0:	7723      	strb	r3, [r4, #28]
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 8110fd2:	f7ff ffcd 	bl	8110f70 <HAL_TIM_IC_CaptureHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8110fd6:	2300      	movs	r3, #0
 8110fd8:	7723      	strb	r3, [r4, #28]
}
 8110fda:	bd10      	pop	{r4, pc}

08110fdc <HAL_TIM_PWM_PulseFinishedCallback>:
 8110fdc:	4770      	bx	lr
 8110fde:	bf00      	nop

08110fe0 <HAL_TIM_TriggerCallback>:
 8110fe0:	4770      	bx	lr
 8110fe2:	bf00      	nop

08110fe4 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8110fe4:	6803      	ldr	r3, [r0, #0]
 8110fe6:	691a      	ldr	r2, [r3, #16]
 8110fe8:	0791      	lsls	r1, r2, #30
{
 8110fea:	b510      	push	{r4, lr}
 8110fec:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8110fee:	d502      	bpl.n	8110ff6 <HAL_TIM_IRQHandler+0x12>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8110ff0:	68da      	ldr	r2, [r3, #12]
 8110ff2:	0792      	lsls	r2, r2, #30
 8110ff4:	d468      	bmi.n	81110c8 <HAL_TIM_IRQHandler+0xe4>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8110ff6:	691a      	ldr	r2, [r3, #16]
 8110ff8:	0752      	lsls	r2, r2, #29
 8110ffa:	d502      	bpl.n	8111002 <HAL_TIM_IRQHandler+0x1e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8110ffc:	68da      	ldr	r2, [r3, #12]
 8110ffe:	0750      	lsls	r0, r2, #29
 8111000:	d44f      	bmi.n	81110a2 <HAL_TIM_IRQHandler+0xbe>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8111002:	691a      	ldr	r2, [r3, #16]
 8111004:	0711      	lsls	r1, r2, #28
 8111006:	d502      	bpl.n	811100e <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8111008:	68da      	ldr	r2, [r3, #12]
 811100a:	0712      	lsls	r2, r2, #28
 811100c:	d437      	bmi.n	811107e <HAL_TIM_IRQHandler+0x9a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 811100e:	691a      	ldr	r2, [r3, #16]
 8111010:	06d0      	lsls	r0, r2, #27
 8111012:	d502      	bpl.n	811101a <HAL_TIM_IRQHandler+0x36>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8111014:	68da      	ldr	r2, [r3, #12]
 8111016:	06d1      	lsls	r1, r2, #27
 8111018:	d41e      	bmi.n	8111058 <HAL_TIM_IRQHandler+0x74>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 811101a:	691a      	ldr	r2, [r3, #16]
 811101c:	07d2      	lsls	r2, r2, #31
 811101e:	d502      	bpl.n	8111026 <HAL_TIM_IRQHandler+0x42>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8111020:	68da      	ldr	r2, [r3, #12]
 8111022:	07d0      	lsls	r0, r2, #31
 8111024:	d469      	bmi.n	81110fa <HAL_TIM_IRQHandler+0x116>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8111026:	691a      	ldr	r2, [r3, #16]
 8111028:	0611      	lsls	r1, r2, #24
 811102a:	d502      	bpl.n	8111032 <HAL_TIM_IRQHandler+0x4e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 811102c:	68da      	ldr	r2, [r3, #12]
 811102e:	0612      	lsls	r2, r2, #24
 8111030:	d46b      	bmi.n	811110a <HAL_TIM_IRQHandler+0x126>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8111032:	691a      	ldr	r2, [r3, #16]
 8111034:	05d0      	lsls	r0, r2, #23
 8111036:	d502      	bpl.n	811103e <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8111038:	68da      	ldr	r2, [r3, #12]
 811103a:	0611      	lsls	r1, r2, #24
 811103c:	d46d      	bmi.n	811111a <HAL_TIM_IRQHandler+0x136>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 811103e:	691a      	ldr	r2, [r3, #16]
 8111040:	0652      	lsls	r2, r2, #25
 8111042:	d502      	bpl.n	811104a <HAL_TIM_IRQHandler+0x66>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8111044:	68da      	ldr	r2, [r3, #12]
 8111046:	0650      	lsls	r0, r2, #25
 8111048:	d46f      	bmi.n	811112a <HAL_TIM_IRQHandler+0x146>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 811104a:	691a      	ldr	r2, [r3, #16]
 811104c:	0691      	lsls	r1, r2, #26
 811104e:	d502      	bpl.n	8111056 <HAL_TIM_IRQHandler+0x72>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8111050:	68da      	ldr	r2, [r3, #12]
 8111052:	0692      	lsls	r2, r2, #26
 8111054:	d449      	bmi.n	81110ea <HAL_TIM_IRQHandler+0x106>
}
 8111056:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8111058:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 811105c:	2208      	movs	r2, #8
        HAL_TIM_IC_CaptureCallback(htim);
 811105e:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8111060:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8111062:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8111064:	69db      	ldr	r3, [r3, #28]
 8111066:	f413 7f40 	tst.w	r3, #768	; 0x300
 811106a:	d16f      	bne.n	811114c <HAL_TIM_IRQHandler+0x168>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 811106c:	f7ff ff34 	bl	8110ed8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8111070:	4620      	mov	r0, r4
 8111072:	f7ff ffb3 	bl	8110fdc <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8111076:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8111078:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 811107a:	7722      	strb	r2, [r4, #28]
 811107c:	e7cd      	b.n	811101a <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 811107e:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8111082:	2204      	movs	r2, #4
        HAL_TIM_IC_CaptureCallback(htim);
 8111084:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8111086:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8111088:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 811108a:	69db      	ldr	r3, [r3, #28]
 811108c:	079b      	lsls	r3, r3, #30
 811108e:	d15a      	bne.n	8111146 <HAL_TIM_IRQHandler+0x162>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8111090:	f7ff ff22 	bl	8110ed8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8111094:	4620      	mov	r0, r4
 8111096:	f7ff ffa1 	bl	8110fdc <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 811109a:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 811109c:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 811109e:	7722      	strb	r2, [r4, #28]
 81110a0:	e7b5      	b.n	811100e <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 81110a2:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 81110a6:	2202      	movs	r2, #2
        HAL_TIM_IC_CaptureCallback(htim);
 81110a8:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 81110aa:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 81110ac:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 81110ae:	699b      	ldr	r3, [r3, #24]
 81110b0:	f413 7f40 	tst.w	r3, #768	; 0x300
 81110b4:	d144      	bne.n	8111140 <HAL_TIM_IRQHandler+0x15c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 81110b6:	f7ff ff0f 	bl	8110ed8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 81110ba:	4620      	mov	r0, r4
 81110bc:	f7ff ff8e 	bl	8110fdc <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 81110c0:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 81110c2:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 81110c4:	7722      	strb	r2, [r4, #28]
 81110c6:	e79c      	b.n	8111002 <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 81110c8:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 81110cc:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 81110ce:	6119      	str	r1, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 81110d0:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 81110d2:	699b      	ldr	r3, [r3, #24]
 81110d4:	0799      	lsls	r1, r3, #30
 81110d6:	d130      	bne.n	811113a <HAL_TIM_IRQHandler+0x156>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 81110d8:	f7ff fefe 	bl	8110ed8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 81110dc:	4620      	mov	r0, r4
 81110de:	f7ff ff7d 	bl	8110fdc <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 81110e2:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 81110e4:	6823      	ldr	r3, [r4, #0]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 81110e6:	7722      	strb	r2, [r4, #28]
 81110e8:	e785      	b.n	8110ff6 <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 81110ea:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 81110ee:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 81110f0:	611a      	str	r2, [r3, #16]
}
 81110f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 81110f6:	f001 be53 	b.w	8112da0 <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 81110fa:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 81110fe:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8111100:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8111102:	f7f3 fb17 	bl	8104734 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8111106:	6823      	ldr	r3, [r4, #0]
 8111108:	e78d      	b.n	8111026 <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 811110a:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 811110e:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8111110:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8111112:	f001 fe47 	bl	8112da4 <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8111116:	6823      	ldr	r3, [r4, #0]
 8111118:	e78b      	b.n	8111032 <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 811111a:	f46f 7280 	mvn.w	r2, #256	; 0x100
      HAL_TIMEx_Break2Callback(htim);
 811111e:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8111120:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8111122:	f001 fe41 	bl	8112da8 <HAL_TIMEx_Break2Callback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8111126:	6823      	ldr	r3, [r4, #0]
 8111128:	e789      	b.n	811103e <HAL_TIM_IRQHandler+0x5a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 811112a:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 811112e:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8111130:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8111132:	f7ff ff55 	bl	8110fe0 <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8111136:	6823      	ldr	r3, [r4, #0]
 8111138:	e787      	b.n	811104a <HAL_TIM_IRQHandler+0x66>
          HAL_TIM_IC_CaptureCallback(htim);
 811113a:	f7f3 fa93 	bl	8104664 <HAL_TIM_IC_CaptureCallback>
 811113e:	e7d0      	b.n	81110e2 <HAL_TIM_IRQHandler+0xfe>
        HAL_TIM_IC_CaptureCallback(htim);
 8111140:	f7f3 fa90 	bl	8104664 <HAL_TIM_IC_CaptureCallback>
 8111144:	e7bc      	b.n	81110c0 <HAL_TIM_IRQHandler+0xdc>
        HAL_TIM_IC_CaptureCallback(htim);
 8111146:	f7f3 fa8d 	bl	8104664 <HAL_TIM_IC_CaptureCallback>
 811114a:	e7a6      	b.n	811109a <HAL_TIM_IRQHandler+0xb6>
        HAL_TIM_IC_CaptureCallback(htim);
 811114c:	f7f3 fa8a 	bl	8104664 <HAL_TIM_IC_CaptureCallback>
 8111150:	e791      	b.n	8111076 <HAL_TIM_IRQHandler+0x92>
 8111152:	bf00      	nop

08111154 <HAL_TIM_ErrorCallback>:
 8111154:	4770      	bx	lr
 8111156:	bf00      	nop

08111158 <TIM_DMAError>:
{
 8111158:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 811115a:	6b84      	ldr	r4, [r0, #56]	; 0x38
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 811115c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 811115e:	4283      	cmp	r3, r0
 8111160:	d01c      	beq.n	811119c <TIM_DMAError+0x44>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8111162:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8111164:	4283      	cmp	r3, r0
 8111166:	d00e      	beq.n	8111186 <TIM_DMAError+0x2e>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8111168:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 811116a:	4283      	cmp	r3, r0
 811116c:	d020      	beq.n	81111b0 <TIM_DMAError+0x58>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 811116e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8111170:	4283      	cmp	r3, r0
 8111172:	d028      	beq.n	81111c6 <TIM_DMAError+0x6e>
    htim->State = HAL_TIM_STATE_READY;
 8111174:	2301      	movs	r3, #1
  HAL_TIM_ErrorCallback(htim);
 8111176:	4620      	mov	r0, r4
    htim->State = HAL_TIM_STATE_READY;
 8111178:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  HAL_TIM_ErrorCallback(htim);
 811117c:	f7ff ffea 	bl	8111154 <HAL_TIM_ErrorCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8111180:	2300      	movs	r3, #0
 8111182:	7723      	strb	r3, [r4, #28]
}
 8111184:	bd10      	pop	{r4, pc}
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8111186:	2301      	movs	r3, #1
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8111188:	2202      	movs	r2, #2
  HAL_TIM_ErrorCallback(htim);
 811118a:	4620      	mov	r0, r4
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 811118c:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8111190:	7722      	strb	r2, [r4, #28]
  HAL_TIM_ErrorCallback(htim);
 8111192:	f7ff ffdf 	bl	8111154 <HAL_TIM_ErrorCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8111196:	2300      	movs	r3, #0
 8111198:	7723      	strb	r3, [r4, #28]
}
 811119a:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 811119c:	2301      	movs	r3, #1
  HAL_TIM_ErrorCallback(htim);
 811119e:	4620      	mov	r0, r4
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 81111a0:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 81111a2:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  HAL_TIM_ErrorCallback(htim);
 81111a6:	f7ff ffd5 	bl	8111154 <HAL_TIM_ErrorCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 81111aa:	2300      	movs	r3, #0
 81111ac:	7723      	strb	r3, [r4, #28]
}
 81111ae:	bd10      	pop	{r4, pc}
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 81111b0:	2301      	movs	r3, #1
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 81111b2:	2204      	movs	r2, #4
  HAL_TIM_ErrorCallback(htim);
 81111b4:	4620      	mov	r0, r4
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 81111b6:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 81111ba:	7722      	strb	r2, [r4, #28]
  HAL_TIM_ErrorCallback(htim);
 81111bc:	f7ff ffca 	bl	8111154 <HAL_TIM_ErrorCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 81111c0:	2300      	movs	r3, #0
 81111c2:	7723      	strb	r3, [r4, #28]
}
 81111c4:	bd10      	pop	{r4, pc}
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 81111c6:	2301      	movs	r3, #1
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 81111c8:	2208      	movs	r2, #8
  HAL_TIM_ErrorCallback(htim);
 81111ca:	4620      	mov	r0, r4
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 81111cc:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 81111d0:	7722      	strb	r2, [r4, #28]
  HAL_TIM_ErrorCallback(htim);
 81111d2:	f7ff ffbf 	bl	8111154 <HAL_TIM_ErrorCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 81111d6:	2300      	movs	r3, #0
 81111d8:	7723      	strb	r3, [r4, #28]
}
 81111da:	bd10      	pop	{r4, pc}

081111dc <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 81111dc:	4a3c      	ldr	r2, [pc, #240]	; (81112d0 <TIM_Base_SetConfig+0xf4>)
 81111de:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  tmpcr1 = TIMx->CR1;
 81111e2:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 81111e4:	eba0 0202 	sub.w	r2, r0, r2
 81111e8:	fab2 f282 	clz	r2, r2
{
 81111ec:	b470      	push	{r4, r5, r6}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 81111ee:	ea4f 1252 	mov.w	r2, r2, lsr #5
 81111f2:	d010      	beq.n	8111216 <TIM_Base_SetConfig+0x3a>
 81111f4:	b97a      	cbnz	r2, 8111216 <TIM_Base_SetConfig+0x3a>
 81111f6:	4d37      	ldr	r5, [pc, #220]	; (81112d4 <TIM_Base_SetConfig+0xf8>)
 81111f8:	4c37      	ldr	r4, [pc, #220]	; (81112d8 <TIM_Base_SetConfig+0xfc>)
 81111fa:	42a0      	cmp	r0, r4
 81111fc:	bf18      	it	ne
 81111fe:	42a8      	cmpne	r0, r5
 8111200:	d12b      	bne.n	811125a <TIM_Base_SetConfig+0x7e>
 8111202:	4c36      	ldr	r4, [pc, #216]	; (81112dc <TIM_Base_SetConfig+0x100>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8111204:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8111208:	684d      	ldr	r5, [r1, #4]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 811120a:	1b04      	subs	r4, r0, r4
    tmpcr1 |= Structure->CounterMode;
 811120c:	432b      	orrs	r3, r5
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 811120e:	fab4 f484 	clz	r4, r4
 8111212:	0964      	lsrs	r4, r4, #5
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8111214:	e008      	b.n	8111228 <TIM_Base_SetConfig+0x4c>
    tmpcr1 |= Structure->CounterMode;
 8111216:	684c      	ldr	r4, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8111218:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 811121c:	4323      	orrs	r3, r4
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 811121e:	4c2f      	ldr	r4, [pc, #188]	; (81112dc <TIM_Base_SetConfig+0x100>)
 8111220:	1b04      	subs	r4, r0, r4
 8111222:	fab4 f484 	clz	r4, r4
 8111226:	0964      	lsrs	r4, r4, #5
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8111228:	68cd      	ldr	r5, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 811122a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 811122e:	432b      	orrs	r3, r5
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8111230:	694d      	ldr	r5, [r1, #20]
 8111232:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8111236:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8111238:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 811123a:	688b      	ldr	r3, [r1, #8]
 811123c:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 811123e:	680b      	ldr	r3, [r1, #0]
 8111240:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8111242:	b922      	cbnz	r2, 811124e <TIM_Base_SetConfig+0x72>
 8111244:	b91c      	cbnz	r4, 811124e <TIM_Base_SetConfig+0x72>
  TIMx->EGR = TIM_EGR_UG;
 8111246:	2301      	movs	r3, #1
}
 8111248:	bc70      	pop	{r4, r5, r6}
  TIMx->EGR = TIM_EGR_UG;
 811124a:	6143      	str	r3, [r0, #20]
}
 811124c:	4770      	bx	lr
    TIMx->RCR = Structure->RepetitionCounter;
 811124e:	690b      	ldr	r3, [r1, #16]
 8111250:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8111252:	2301      	movs	r3, #1
}
 8111254:	bc70      	pop	{r4, r5, r6}
  TIMx->EGR = TIM_EGR_UG;
 8111256:	6143      	str	r3, [r0, #20]
}
 8111258:	4770      	bx	lr
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 811125a:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 811125e:	42a0      	cmp	r0, r4
 8111260:	d024      	beq.n	81112ac <TIM_Base_SetConfig+0xd0>
 8111262:	f504 4478 	add.w	r4, r4, #63488	; 0xf800
 8111266:	42a0      	cmp	r0, r4
 8111268:	d020      	beq.n	81112ac <TIM_Base_SetConfig+0xd0>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 811126a:	4c1d      	ldr	r4, [pc, #116]	; (81112e0 <TIM_Base_SetConfig+0x104>)
 811126c:	4d1d      	ldr	r5, [pc, #116]	; (81112e4 <TIM_Base_SetConfig+0x108>)
 811126e:	42a0      	cmp	r0, r4
 8111270:	bf18      	it	ne
 8111272:	42a8      	cmpne	r0, r5
 8111274:	bf0c      	ite	eq
 8111276:	2401      	moveq	r4, #1
 8111278:	2400      	movne	r4, #0
 811127a:	d027      	beq.n	81112cc <TIM_Base_SetConfig+0xf0>
 811127c:	4e1a      	ldr	r6, [pc, #104]	; (81112e8 <TIM_Base_SetConfig+0x10c>)
 811127e:	f5a5 3594 	sub.w	r5, r5, #75776	; 0x12800
 8111282:	42a8      	cmp	r0, r5
 8111284:	bf18      	it	ne
 8111286:	42b0      	cmpne	r0, r6
 8111288:	d0ce      	beq.n	8111228 <TIM_Base_SetConfig+0x4c>
 811128a:	4c18      	ldr	r4, [pc, #96]	; (81112ec <TIM_Base_SetConfig+0x110>)
 811128c:	42a0      	cmp	r0, r4
 811128e:	d01d      	beq.n	81112cc <TIM_Base_SetConfig+0xf0>
 8111290:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8111294:	42a0      	cmp	r0, r4
 8111296:	d019      	beq.n	81112cc <TIM_Base_SetConfig+0xf0>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8111298:	694d      	ldr	r5, [r1, #20]
 811129a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 811129e:	688c      	ldr	r4, [r1, #8]
  TIMx->PSC = Structure->Prescaler;
 81112a0:	680a      	ldr	r2, [r1, #0]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 81112a2:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 81112a4:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 81112a6:	62c4      	str	r4, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 81112a8:	6282      	str	r2, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 81112aa:	e7cc      	b.n	8111246 <TIM_Base_SetConfig+0x6a>
    tmpcr1 |= Structure->CounterMode;
 81112ac:	684d      	ldr	r5, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 81112ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 81112b2:	4c0a      	ldr	r4, [pc, #40]	; (81112dc <TIM_Base_SetConfig+0x100>)
    tmpcr1 |= Structure->CounterMode;
 81112b4:	432b      	orrs	r3, r5
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 81112b6:	4d0e      	ldr	r5, [pc, #56]	; (81112f0 <TIM_Base_SetConfig+0x114>)
 81112b8:	1b04      	subs	r4, r0, r4
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 81112ba:	42a8      	cmp	r0, r5
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 81112bc:	fab4 f484 	clz	r4, r4
 81112c0:	ea4f 1454 	mov.w	r4, r4, lsr #5
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 81112c4:	d0b0      	beq.n	8111228 <TIM_Base_SetConfig+0x4c>
 81112c6:	2c00      	cmp	r4, #0
 81112c8:	d1ae      	bne.n	8111228 <TIM_Base_SetConfig+0x4c>
 81112ca:	e7ce      	b.n	811126a <TIM_Base_SetConfig+0x8e>
 81112cc:	2400      	movs	r4, #0
 81112ce:	e7ab      	b.n	8111228 <TIM_Base_SetConfig+0x4c>
 81112d0:	40010000 	.word	0x40010000
 81112d4:	40000400 	.word	0x40000400
 81112d8:	40000800 	.word	0x40000800
 81112dc:	40010400 	.word	0x40010400
 81112e0:	40014400 	.word	0x40014400
 81112e4:	40014000 	.word	0x40014000
 81112e8:	40014800 	.word	0x40014800
 81112ec:	40001c00 	.word	0x40001c00
 81112f0:	40000c00 	.word	0x40000c00

081112f4 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 81112f4:	2800      	cmp	r0, #0
 81112f6:	f000 80b8 	beq.w	811146a <HAL_TIM_Base_Init+0x176>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 81112fa:	6802      	ldr	r2, [r0, #0]
 81112fc:	4b5f      	ldr	r3, [pc, #380]	; (811147c <HAL_TIM_Base_Init+0x188>)
 81112fe:	4960      	ldr	r1, [pc, #384]	; (8111480 <HAL_TIM_Base_Init+0x18c>)
 8111300:	429a      	cmp	r2, r3
 8111302:	bf18      	it	ne
 8111304:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
{
 8111308:	b510      	push	{r4, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 811130a:	bf14      	ite	ne
 811130c:	2301      	movne	r3, #1
 811130e:	2300      	moveq	r3, #0
 8111310:	4604      	mov	r4, r0
 8111312:	485c      	ldr	r0, [pc, #368]	; (8111484 <HAL_TIM_Base_Init+0x190>)
 8111314:	4282      	cmp	r2, r0
 8111316:	bf0c      	ite	eq
 8111318:	2300      	moveq	r3, #0
 811131a:	f003 0301 	andne.w	r3, r3, #1
 811131e:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 8111322:	428a      	cmp	r2, r1
 8111324:	bf0c      	ite	eq
 8111326:	2300      	moveq	r3, #0
 8111328:	f003 0301 	andne.w	r3, r3, #1
 811132c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8111330:	4282      	cmp	r2, r0
 8111332:	bf0c      	ite	eq
 8111334:	2300      	moveq	r3, #0
 8111336:	f003 0301 	andne.w	r3, r3, #1
 811133a:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 811133e:	428a      	cmp	r2, r1
 8111340:	bf0c      	ite	eq
 8111342:	2300      	moveq	r3, #0
 8111344:	f003 0301 	andne.w	r3, r3, #1
 8111348:	f501 4174 	add.w	r1, r1, #62464	; 0xf400
 811134c:	4282      	cmp	r2, r0
 811134e:	bf0c      	ite	eq
 8111350:	2300      	moveq	r3, #0
 8111352:	f003 0301 	andne.w	r3, r3, #1
 8111356:	f500 3096 	add.w	r0, r0, #76800	; 0x12c00
 811135a:	428a      	cmp	r2, r1
 811135c:	bf0c      	ite	eq
 811135e:	2300      	moveq	r3, #0
 8111360:	f003 0301 	andne.w	r3, r3, #1
 8111364:	f501 4180 	add.w	r1, r1, #16384	; 0x4000
 8111368:	4282      	cmp	r2, r0
 811136a:	bf0c      	ite	eq
 811136c:	2300      	moveq	r3, #0
 811136e:	f003 0301 	andne.w	r3, r3, #1
 8111372:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 8111376:	428a      	cmp	r2, r1
 8111378:	bf0c      	ite	eq
 811137a:	2300      	moveq	r3, #0
 811137c:	f003 0301 	andne.w	r3, r3, #1
 8111380:	f5a1 3196 	sub.w	r1, r1, #76800	; 0x12c00
 8111384:	4282      	cmp	r2, r0
 8111386:	bf0c      	ite	eq
 8111388:	2300      	moveq	r3, #0
 811138a:	f003 0301 	andne.w	r3, r3, #1
 811138e:	428a      	cmp	r2, r1
 8111390:	bf0c      	ite	eq
 8111392:	2300      	moveq	r3, #0
 8111394:	f003 0301 	andne.w	r3, r3, #1
 8111398:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 811139c:	428a      	cmp	r2, r1
 811139e:	bf0c      	ite	eq
 81113a0:	2300      	moveq	r3, #0
 81113a2:	f003 0301 	andne.w	r3, r3, #1
 81113a6:	b113      	cbz	r3, 81113ae <HAL_TIM_Base_Init+0xba>
 81113a8:	4b37      	ldr	r3, [pc, #220]	; (8111488 <HAL_TIM_Base_Init+0x194>)
 81113aa:	429a      	cmp	r2, r3
 81113ac:	d15f      	bne.n	811146e <HAL_TIM_Base_Init+0x17a>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 81113ae:	68a3      	ldr	r3, [r4, #8]
 81113b0:	f023 0210 	bic.w	r2, r3, #16
 81113b4:	f023 0140 	bic.w	r1, r3, #64	; 0x40
 81113b8:	2920      	cmp	r1, #32
 81113ba:	bf18      	it	ne
 81113bc:	2a00      	cmpne	r2, #0
 81113be:	d001      	beq.n	81113c4 <HAL_TIM_Base_Init+0xd0>
 81113c0:	2b40      	cmp	r3, #64	; 0x40
 81113c2:	d14c      	bne.n	811145e <HAL_TIM_Base_Init+0x16a>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 81113c4:	6923      	ldr	r3, [r4, #16]
 81113c6:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 81113ca:	d002      	beq.n	81113d2 <HAL_TIM_Base_Init+0xde>
 81113cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 81113d0:	d12b      	bne.n	811142a <HAL_TIM_Base_Init+0x136>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 81113d2:	69a3      	ldr	r3, [r4, #24]
 81113d4:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 81113d8:	d130      	bne.n	811143c <HAL_TIM_Base_Init+0x148>
  if (htim->State == HAL_TIM_STATE_RESET)
 81113da:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 81113de:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 81113e2:	b3b3      	cbz	r3, 8111452 <HAL_TIM_Base_Init+0x15e>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 81113e4:	4621      	mov	r1, r4
  htim->State = HAL_TIM_STATE_BUSY;
 81113e6:	2302      	movs	r3, #2
 81113e8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 81113ec:	f851 0b04 	ldr.w	r0, [r1], #4
 81113f0:	f7ff fef4 	bl	81111dc <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 81113f4:	2301      	movs	r3, #1
  return HAL_OK;
 81113f6:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 81113f8:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 81113fc:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8111400:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8111404:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8111408:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 811140c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8111410:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8111414:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8111418:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 811141c:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8111420:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8111424:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8111428:	bd10      	pop	{r4, pc}
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 811142a:	f44f 718c 	mov.w	r1, #280	; 0x118
 811142e:	4817      	ldr	r0, [pc, #92]	; (811148c <HAL_TIM_Base_Init+0x198>)
 8111430:	f7f4 fa1e 	bl	8105870 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8111434:	69a3      	ldr	r3, [r4, #24]
 8111436:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 811143a:	d0ce      	beq.n	81113da <HAL_TIM_Base_Init+0xe6>
 811143c:	f240 1119 	movw	r1, #281	; 0x119
 8111440:	4812      	ldr	r0, [pc, #72]	; (811148c <HAL_TIM_Base_Init+0x198>)
 8111442:	f7f4 fa15 	bl	8105870 <assert_failed>
  if (htim->State == HAL_TIM_STATE_RESET)
 8111446:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 811144a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 811144e:	2b00      	cmp	r3, #0
 8111450:	d1c8      	bne.n	81113e4 <HAL_TIM_Base_Init+0xf0>
    HAL_TIM_Base_MspInit(htim);
 8111452:	4620      	mov	r0, r4
    htim->Lock = HAL_UNLOCKED;
 8111454:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8111458:	f7f6 f954 	bl	8107704 <HAL_TIM_Base_MspInit>
 811145c:	e7c2      	b.n	81113e4 <HAL_TIM_Base_Init+0xf0>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 811145e:	f240 1117 	movw	r1, #279	; 0x117
 8111462:	480a      	ldr	r0, [pc, #40]	; (811148c <HAL_TIM_Base_Init+0x198>)
 8111464:	f7f4 fa04 	bl	8105870 <assert_failed>
 8111468:	e7ac      	b.n	81113c4 <HAL_TIM_Base_Init+0xd0>
    return HAL_ERROR;
 811146a:	2001      	movs	r0, #1
}
 811146c:	4770      	bx	lr
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 811146e:	f44f 718b 	mov.w	r1, #278	; 0x116
 8111472:	4806      	ldr	r0, [pc, #24]	; (811148c <HAL_TIM_Base_Init+0x198>)
 8111474:	f7f4 f9fc 	bl	8105870 <assert_failed>
 8111478:	e799      	b.n	81113ae <HAL_TIM_Base_Init+0xba>
 811147a:	bf00      	nop
 811147c:	40010000 	.word	0x40010000
 8111480:	40000800 	.word	0x40000800
 8111484:	40000400 	.word	0x40000400
 8111488:	40002000 	.word	0x40002000
 811148c:	0812e0d4 	.word	0x0812e0d4

08111490 <HAL_TIM_OC_Init>:
  if (htim == NULL)
 8111490:	2800      	cmp	r0, #0
 8111492:	f000 80b8 	beq.w	8111606 <HAL_TIM_OC_Init+0x176>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8111496:	6802      	ldr	r2, [r0, #0]
 8111498:	4b5f      	ldr	r3, [pc, #380]	; (8111618 <HAL_TIM_OC_Init+0x188>)
 811149a:	4960      	ldr	r1, [pc, #384]	; (811161c <HAL_TIM_OC_Init+0x18c>)
 811149c:	429a      	cmp	r2, r3
 811149e:	bf18      	it	ne
 81114a0:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
{
 81114a4:	b510      	push	{r4, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 81114a6:	bf14      	ite	ne
 81114a8:	2301      	movne	r3, #1
 81114aa:	2300      	moveq	r3, #0
 81114ac:	4604      	mov	r4, r0
 81114ae:	485c      	ldr	r0, [pc, #368]	; (8111620 <HAL_TIM_OC_Init+0x190>)
 81114b0:	4282      	cmp	r2, r0
 81114b2:	bf0c      	ite	eq
 81114b4:	2300      	moveq	r3, #0
 81114b6:	f003 0301 	andne.w	r3, r3, #1
 81114ba:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 81114be:	428a      	cmp	r2, r1
 81114c0:	bf0c      	ite	eq
 81114c2:	2300      	moveq	r3, #0
 81114c4:	f003 0301 	andne.w	r3, r3, #1
 81114c8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 81114cc:	4282      	cmp	r2, r0
 81114ce:	bf0c      	ite	eq
 81114d0:	2300      	moveq	r3, #0
 81114d2:	f003 0301 	andne.w	r3, r3, #1
 81114d6:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 81114da:	428a      	cmp	r2, r1
 81114dc:	bf0c      	ite	eq
 81114de:	2300      	moveq	r3, #0
 81114e0:	f003 0301 	andne.w	r3, r3, #1
 81114e4:	f501 4174 	add.w	r1, r1, #62464	; 0xf400
 81114e8:	4282      	cmp	r2, r0
 81114ea:	bf0c      	ite	eq
 81114ec:	2300      	moveq	r3, #0
 81114ee:	f003 0301 	andne.w	r3, r3, #1
 81114f2:	f500 3096 	add.w	r0, r0, #76800	; 0x12c00
 81114f6:	428a      	cmp	r2, r1
 81114f8:	bf0c      	ite	eq
 81114fa:	2300      	moveq	r3, #0
 81114fc:	f003 0301 	andne.w	r3, r3, #1
 8111500:	f501 4180 	add.w	r1, r1, #16384	; 0x4000
 8111504:	4282      	cmp	r2, r0
 8111506:	bf0c      	ite	eq
 8111508:	2300      	moveq	r3, #0
 811150a:	f003 0301 	andne.w	r3, r3, #1
 811150e:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 8111512:	428a      	cmp	r2, r1
 8111514:	bf0c      	ite	eq
 8111516:	2300      	moveq	r3, #0
 8111518:	f003 0301 	andne.w	r3, r3, #1
 811151c:	f5a1 3196 	sub.w	r1, r1, #76800	; 0x12c00
 8111520:	4282      	cmp	r2, r0
 8111522:	bf0c      	ite	eq
 8111524:	2300      	moveq	r3, #0
 8111526:	f003 0301 	andne.w	r3, r3, #1
 811152a:	428a      	cmp	r2, r1
 811152c:	bf0c      	ite	eq
 811152e:	2300      	moveq	r3, #0
 8111530:	f003 0301 	andne.w	r3, r3, #1
 8111534:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8111538:	428a      	cmp	r2, r1
 811153a:	bf0c      	ite	eq
 811153c:	2300      	moveq	r3, #0
 811153e:	f003 0301 	andne.w	r3, r3, #1
 8111542:	b113      	cbz	r3, 811154a <HAL_TIM_OC_Init+0xba>
 8111544:	4b37      	ldr	r3, [pc, #220]	; (8111624 <HAL_TIM_OC_Init+0x194>)
 8111546:	429a      	cmp	r2, r3
 8111548:	d15f      	bne.n	811160a <HAL_TIM_OC_Init+0x17a>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 811154a:	68a3      	ldr	r3, [r4, #8]
 811154c:	f023 0210 	bic.w	r2, r3, #16
 8111550:	f023 0140 	bic.w	r1, r3, #64	; 0x40
 8111554:	2920      	cmp	r1, #32
 8111556:	bf18      	it	ne
 8111558:	2a00      	cmpne	r2, #0
 811155a:	d001      	beq.n	8111560 <HAL_TIM_OC_Init+0xd0>
 811155c:	2b40      	cmp	r3, #64	; 0x40
 811155e:	d14c      	bne.n	81115fa <HAL_TIM_OC_Init+0x16a>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8111560:	6923      	ldr	r3, [r4, #16]
 8111562:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 8111566:	d002      	beq.n	811156e <HAL_TIM_OC_Init+0xde>
 8111568:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 811156c:	d12b      	bne.n	81115c6 <HAL_TIM_OC_Init+0x136>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 811156e:	69a3      	ldr	r3, [r4, #24]
 8111570:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8111574:	d130      	bne.n	81115d8 <HAL_TIM_OC_Init+0x148>
  if (htim->State == HAL_TIM_STATE_RESET)
 8111576:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 811157a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 811157e:	b3b3      	cbz	r3, 81115ee <HAL_TIM_OC_Init+0x15e>
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8111580:	4621      	mov	r1, r4
  htim->State = HAL_TIM_STATE_BUSY;
 8111582:	2302      	movs	r3, #2
 8111584:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8111588:	f851 0b04 	ldr.w	r0, [r1], #4
 811158c:	f7ff fe26 	bl	81111dc <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8111590:	2301      	movs	r3, #1
  return HAL_OK;
 8111592:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8111594:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8111598:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 811159c:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 81115a0:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 81115a4:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 81115a8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 81115ac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 81115b0:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 81115b4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 81115b8:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 81115bc:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 81115c0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 81115c4:	bd10      	pop	{r4, pc}
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 81115c6:	f240 2197 	movw	r1, #663	; 0x297
 81115ca:	4817      	ldr	r0, [pc, #92]	; (8111628 <HAL_TIM_OC_Init+0x198>)
 81115cc:	f7f4 f950 	bl	8105870 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 81115d0:	69a3      	ldr	r3, [r4, #24]
 81115d2:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 81115d6:	d0ce      	beq.n	8111576 <HAL_TIM_OC_Init+0xe6>
 81115d8:	f44f 7126 	mov.w	r1, #664	; 0x298
 81115dc:	4812      	ldr	r0, [pc, #72]	; (8111628 <HAL_TIM_OC_Init+0x198>)
 81115de:	f7f4 f947 	bl	8105870 <assert_failed>
  if (htim->State == HAL_TIM_STATE_RESET)
 81115e2:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 81115e6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 81115ea:	2b00      	cmp	r3, #0
 81115ec:	d1c8      	bne.n	8111580 <HAL_TIM_OC_Init+0xf0>
    HAL_TIM_OC_MspInit(htim);
 81115ee:	4620      	mov	r0, r4
    htim->Lock = HAL_UNLOCKED;
 81115f0:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_TIM_OC_MspInit(htim);
 81115f4:	f7ff f90e 	bl	8110814 <HAL_TIM_OC_MspInit>
 81115f8:	e7c2      	b.n	8111580 <HAL_TIM_OC_Init+0xf0>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 81115fa:	f240 2196 	movw	r1, #662	; 0x296
 81115fe:	480a      	ldr	r0, [pc, #40]	; (8111628 <HAL_TIM_OC_Init+0x198>)
 8111600:	f7f4 f936 	bl	8105870 <assert_failed>
 8111604:	e7ac      	b.n	8111560 <HAL_TIM_OC_Init+0xd0>
    return HAL_ERROR;
 8111606:	2001      	movs	r0, #1
}
 8111608:	4770      	bx	lr
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 811160a:	f240 2195 	movw	r1, #661	; 0x295
 811160e:	4806      	ldr	r0, [pc, #24]	; (8111628 <HAL_TIM_OC_Init+0x198>)
 8111610:	f7f4 f92e 	bl	8105870 <assert_failed>
 8111614:	e799      	b.n	811154a <HAL_TIM_OC_Init+0xba>
 8111616:	bf00      	nop
 8111618:	40010000 	.word	0x40010000
 811161c:	40000800 	.word	0x40000800
 8111620:	40000400 	.word	0x40000400
 8111624:	40002000 	.word	0x40002000
 8111628:	0812e0d4 	.word	0x0812e0d4

0811162c <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 811162c:	2800      	cmp	r0, #0
 811162e:	f000 80b8 	beq.w	81117a2 <HAL_TIM_PWM_Init+0x176>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8111632:	6802      	ldr	r2, [r0, #0]
 8111634:	4b5f      	ldr	r3, [pc, #380]	; (81117b4 <HAL_TIM_PWM_Init+0x188>)
 8111636:	4960      	ldr	r1, [pc, #384]	; (81117b8 <HAL_TIM_PWM_Init+0x18c>)
 8111638:	429a      	cmp	r2, r3
 811163a:	bf18      	it	ne
 811163c:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
{
 8111640:	b510      	push	{r4, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8111642:	bf14      	ite	ne
 8111644:	2301      	movne	r3, #1
 8111646:	2300      	moveq	r3, #0
 8111648:	4604      	mov	r4, r0
 811164a:	485c      	ldr	r0, [pc, #368]	; (81117bc <HAL_TIM_PWM_Init+0x190>)
 811164c:	4282      	cmp	r2, r0
 811164e:	bf0c      	ite	eq
 8111650:	2300      	moveq	r3, #0
 8111652:	f003 0301 	andne.w	r3, r3, #1
 8111656:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 811165a:	428a      	cmp	r2, r1
 811165c:	bf0c      	ite	eq
 811165e:	2300      	moveq	r3, #0
 8111660:	f003 0301 	andne.w	r3, r3, #1
 8111664:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8111668:	4282      	cmp	r2, r0
 811166a:	bf0c      	ite	eq
 811166c:	2300      	moveq	r3, #0
 811166e:	f003 0301 	andne.w	r3, r3, #1
 8111672:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 8111676:	428a      	cmp	r2, r1
 8111678:	bf0c      	ite	eq
 811167a:	2300      	moveq	r3, #0
 811167c:	f003 0301 	andne.w	r3, r3, #1
 8111680:	f501 4174 	add.w	r1, r1, #62464	; 0xf400
 8111684:	4282      	cmp	r2, r0
 8111686:	bf0c      	ite	eq
 8111688:	2300      	moveq	r3, #0
 811168a:	f003 0301 	andne.w	r3, r3, #1
 811168e:	f500 3096 	add.w	r0, r0, #76800	; 0x12c00
 8111692:	428a      	cmp	r2, r1
 8111694:	bf0c      	ite	eq
 8111696:	2300      	moveq	r3, #0
 8111698:	f003 0301 	andne.w	r3, r3, #1
 811169c:	f501 4180 	add.w	r1, r1, #16384	; 0x4000
 81116a0:	4282      	cmp	r2, r0
 81116a2:	bf0c      	ite	eq
 81116a4:	2300      	moveq	r3, #0
 81116a6:	f003 0301 	andne.w	r3, r3, #1
 81116aa:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 81116ae:	428a      	cmp	r2, r1
 81116b0:	bf0c      	ite	eq
 81116b2:	2300      	moveq	r3, #0
 81116b4:	f003 0301 	andne.w	r3, r3, #1
 81116b8:	f5a1 3196 	sub.w	r1, r1, #76800	; 0x12c00
 81116bc:	4282      	cmp	r2, r0
 81116be:	bf0c      	ite	eq
 81116c0:	2300      	moveq	r3, #0
 81116c2:	f003 0301 	andne.w	r3, r3, #1
 81116c6:	428a      	cmp	r2, r1
 81116c8:	bf0c      	ite	eq
 81116ca:	2300      	moveq	r3, #0
 81116cc:	f003 0301 	andne.w	r3, r3, #1
 81116d0:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 81116d4:	428a      	cmp	r2, r1
 81116d6:	bf0c      	ite	eq
 81116d8:	2300      	moveq	r3, #0
 81116da:	f003 0301 	andne.w	r3, r3, #1
 81116de:	b113      	cbz	r3, 81116e6 <HAL_TIM_PWM_Init+0xba>
 81116e0:	4b37      	ldr	r3, [pc, #220]	; (81117c0 <HAL_TIM_PWM_Init+0x194>)
 81116e2:	429a      	cmp	r2, r3
 81116e4:	d15f      	bne.n	81117a6 <HAL_TIM_PWM_Init+0x17a>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 81116e6:	68a3      	ldr	r3, [r4, #8]
 81116e8:	f023 0210 	bic.w	r2, r3, #16
 81116ec:	f023 0140 	bic.w	r1, r3, #64	; 0x40
 81116f0:	2920      	cmp	r1, #32
 81116f2:	bf18      	it	ne
 81116f4:	2a00      	cmpne	r2, #0
 81116f6:	d001      	beq.n	81116fc <HAL_TIM_PWM_Init+0xd0>
 81116f8:	2b40      	cmp	r3, #64	; 0x40
 81116fa:	d14c      	bne.n	8111796 <HAL_TIM_PWM_Init+0x16a>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 81116fc:	6923      	ldr	r3, [r4, #16]
 81116fe:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 8111702:	d002      	beq.n	811170a <HAL_TIM_PWM_Init+0xde>
 8111704:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8111708:	d12b      	bne.n	8111762 <HAL_TIM_PWM_Init+0x136>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 811170a:	69a3      	ldr	r3, [r4, #24]
 811170c:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8111710:	d130      	bne.n	8111774 <HAL_TIM_PWM_Init+0x148>
  if (htim->State == HAL_TIM_STATE_RESET)
 8111712:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8111716:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 811171a:	b3b3      	cbz	r3, 811178a <HAL_TIM_PWM_Init+0x15e>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 811171c:	4621      	mov	r1, r4
  htim->State = HAL_TIM_STATE_BUSY;
 811171e:	2302      	movs	r3, #2
 8111720:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8111724:	f851 0b04 	ldr.w	r0, [r1], #4
 8111728:	f7ff fd58 	bl	81111dc <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 811172c:	2301      	movs	r3, #1
  return HAL_OK;
 811172e:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8111730:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8111734:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8111738:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 811173c:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8111740:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8111744:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8111748:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 811174c:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8111750:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8111754:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8111758:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 811175c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8111760:	bd10      	pop	{r4, pc}
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8111762:	f240 5132 	movw	r1, #1330	; 0x532
 8111766:	4817      	ldr	r0, [pc, #92]	; (81117c4 <HAL_TIM_PWM_Init+0x198>)
 8111768:	f7f4 f882 	bl	8105870 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 811176c:	69a3      	ldr	r3, [r4, #24]
 811176e:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8111772:	d0ce      	beq.n	8111712 <HAL_TIM_PWM_Init+0xe6>
 8111774:	f240 5133 	movw	r1, #1331	; 0x533
 8111778:	4812      	ldr	r0, [pc, #72]	; (81117c4 <HAL_TIM_PWM_Init+0x198>)
 811177a:	f7f4 f879 	bl	8105870 <assert_failed>
  if (htim->State == HAL_TIM_STATE_RESET)
 811177e:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8111782:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8111786:	2b00      	cmp	r3, #0
 8111788:	d1c8      	bne.n	811171c <HAL_TIM_PWM_Init+0xf0>
    HAL_TIM_PWM_MspInit(htim);
 811178a:	4620      	mov	r0, r4
    htim->Lock = HAL_UNLOCKED;
 811178c:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8111790:	f7ff f842 	bl	8110818 <HAL_TIM_PWM_MspInit>
 8111794:	e7c2      	b.n	811171c <HAL_TIM_PWM_Init+0xf0>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8111796:	f240 5131 	movw	r1, #1329	; 0x531
 811179a:	480a      	ldr	r0, [pc, #40]	; (81117c4 <HAL_TIM_PWM_Init+0x198>)
 811179c:	f7f4 f868 	bl	8105870 <assert_failed>
 81117a0:	e7ac      	b.n	81116fc <HAL_TIM_PWM_Init+0xd0>
    return HAL_ERROR;
 81117a2:	2001      	movs	r0, #1
}
 81117a4:	4770      	bx	lr
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 81117a6:	f44f 61a6 	mov.w	r1, #1328	; 0x530
 81117aa:	4806      	ldr	r0, [pc, #24]	; (81117c4 <HAL_TIM_PWM_Init+0x198>)
 81117ac:	f7f4 f860 	bl	8105870 <assert_failed>
 81117b0:	e799      	b.n	81116e6 <HAL_TIM_PWM_Init+0xba>
 81117b2:	bf00      	nop
 81117b4:	40010000 	.word	0x40010000
 81117b8:	40000800 	.word	0x40000800
 81117bc:	40000400 	.word	0x40000400
 81117c0:	40002000 	.word	0x40002000
 81117c4:	0812e0d4 	.word	0x0812e0d4

081117c8 <HAL_TIM_IC_Init>:
  if (htim == NULL)
 81117c8:	2800      	cmp	r0, #0
 81117ca:	f000 80b8 	beq.w	811193e <HAL_TIM_IC_Init+0x176>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 81117ce:	6802      	ldr	r2, [r0, #0]
 81117d0:	4b5f      	ldr	r3, [pc, #380]	; (8111950 <HAL_TIM_IC_Init+0x188>)
 81117d2:	4960      	ldr	r1, [pc, #384]	; (8111954 <HAL_TIM_IC_Init+0x18c>)
 81117d4:	429a      	cmp	r2, r3
 81117d6:	bf18      	it	ne
 81117d8:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
{
 81117dc:	b510      	push	{r4, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 81117de:	bf14      	ite	ne
 81117e0:	2301      	movne	r3, #1
 81117e2:	2300      	moveq	r3, #0
 81117e4:	4604      	mov	r4, r0
 81117e6:	485c      	ldr	r0, [pc, #368]	; (8111958 <HAL_TIM_IC_Init+0x190>)
 81117e8:	4282      	cmp	r2, r0
 81117ea:	bf0c      	ite	eq
 81117ec:	2300      	moveq	r3, #0
 81117ee:	f003 0301 	andne.w	r3, r3, #1
 81117f2:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 81117f6:	428a      	cmp	r2, r1
 81117f8:	bf0c      	ite	eq
 81117fa:	2300      	moveq	r3, #0
 81117fc:	f003 0301 	andne.w	r3, r3, #1
 8111800:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8111804:	4282      	cmp	r2, r0
 8111806:	bf0c      	ite	eq
 8111808:	2300      	moveq	r3, #0
 811180a:	f003 0301 	andne.w	r3, r3, #1
 811180e:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 8111812:	428a      	cmp	r2, r1
 8111814:	bf0c      	ite	eq
 8111816:	2300      	moveq	r3, #0
 8111818:	f003 0301 	andne.w	r3, r3, #1
 811181c:	f501 4174 	add.w	r1, r1, #62464	; 0xf400
 8111820:	4282      	cmp	r2, r0
 8111822:	bf0c      	ite	eq
 8111824:	2300      	moveq	r3, #0
 8111826:	f003 0301 	andne.w	r3, r3, #1
 811182a:	f500 3096 	add.w	r0, r0, #76800	; 0x12c00
 811182e:	428a      	cmp	r2, r1
 8111830:	bf0c      	ite	eq
 8111832:	2300      	moveq	r3, #0
 8111834:	f003 0301 	andne.w	r3, r3, #1
 8111838:	f501 4180 	add.w	r1, r1, #16384	; 0x4000
 811183c:	4282      	cmp	r2, r0
 811183e:	bf0c      	ite	eq
 8111840:	2300      	moveq	r3, #0
 8111842:	f003 0301 	andne.w	r3, r3, #1
 8111846:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 811184a:	428a      	cmp	r2, r1
 811184c:	bf0c      	ite	eq
 811184e:	2300      	moveq	r3, #0
 8111850:	f003 0301 	andne.w	r3, r3, #1
 8111854:	f5a1 3196 	sub.w	r1, r1, #76800	; 0x12c00
 8111858:	4282      	cmp	r2, r0
 811185a:	bf0c      	ite	eq
 811185c:	2300      	moveq	r3, #0
 811185e:	f003 0301 	andne.w	r3, r3, #1
 8111862:	428a      	cmp	r2, r1
 8111864:	bf0c      	ite	eq
 8111866:	2300      	moveq	r3, #0
 8111868:	f003 0301 	andne.w	r3, r3, #1
 811186c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8111870:	428a      	cmp	r2, r1
 8111872:	bf0c      	ite	eq
 8111874:	2300      	moveq	r3, #0
 8111876:	f003 0301 	andne.w	r3, r3, #1
 811187a:	b113      	cbz	r3, 8111882 <HAL_TIM_IC_Init+0xba>
 811187c:	4b37      	ldr	r3, [pc, #220]	; (811195c <HAL_TIM_IC_Init+0x194>)
 811187e:	429a      	cmp	r2, r3
 8111880:	d15f      	bne.n	8111942 <HAL_TIM_IC_Init+0x17a>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8111882:	68a3      	ldr	r3, [r4, #8]
 8111884:	f023 0210 	bic.w	r2, r3, #16
 8111888:	f023 0140 	bic.w	r1, r3, #64	; 0x40
 811188c:	2920      	cmp	r1, #32
 811188e:	bf18      	it	ne
 8111890:	2a00      	cmpne	r2, #0
 8111892:	d001      	beq.n	8111898 <HAL_TIM_IC_Init+0xd0>
 8111894:	2b40      	cmp	r3, #64	; 0x40
 8111896:	d14c      	bne.n	8111932 <HAL_TIM_IC_Init+0x16a>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8111898:	6923      	ldr	r3, [r4, #16]
 811189a:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 811189e:	d002      	beq.n	81118a6 <HAL_TIM_IC_Init+0xde>
 81118a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 81118a4:	d12b      	bne.n	81118fe <HAL_TIM_IC_Init+0x136>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 81118a6:	69a3      	ldr	r3, [r4, #24]
 81118a8:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 81118ac:	d130      	bne.n	8111910 <HAL_TIM_IC_Init+0x148>
  if (htim->State == HAL_TIM_STATE_RESET)
 81118ae:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 81118b2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 81118b6:	b3b3      	cbz	r3, 8111926 <HAL_TIM_IC_Init+0x15e>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 81118b8:	4621      	mov	r1, r4
  htim->State = HAL_TIM_STATE_BUSY;
 81118ba:	2302      	movs	r3, #2
 81118bc:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 81118c0:	f851 0b04 	ldr.w	r0, [r1], #4
 81118c4:	f7ff fc8a 	bl	81111dc <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 81118c8:	2301      	movs	r3, #1
  return HAL_OK;
 81118ca:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 81118cc:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 81118d0:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 81118d4:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 81118d8:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 81118dc:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 81118e0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 81118e4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 81118e8:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 81118ec:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 81118f0:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 81118f4:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 81118f8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 81118fc:	bd10      	pop	{r4, pc}
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 81118fe:	f240 71cc 	movw	r1, #1996	; 0x7cc
 8111902:	4817      	ldr	r0, [pc, #92]	; (8111960 <HAL_TIM_IC_Init+0x198>)
 8111904:	f7f3 ffb4 	bl	8105870 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8111908:	69a3      	ldr	r3, [r4, #24]
 811190a:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 811190e:	d0ce      	beq.n	81118ae <HAL_TIM_IC_Init+0xe6>
 8111910:	f240 71cd 	movw	r1, #1997	; 0x7cd
 8111914:	4812      	ldr	r0, [pc, #72]	; (8111960 <HAL_TIM_IC_Init+0x198>)
 8111916:	f7f3 ffab 	bl	8105870 <assert_failed>
  if (htim->State == HAL_TIM_STATE_RESET)
 811191a:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 811191e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8111922:	2b00      	cmp	r3, #0
 8111924:	d1c8      	bne.n	81118b8 <HAL_TIM_IC_Init+0xf0>
    HAL_TIM_IC_MspInit(htim);
 8111926:	4620      	mov	r0, r4
    htim->Lock = HAL_UNLOCKED;
 8111928:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_TIM_IC_MspInit(htim);
 811192c:	f7fe ff76 	bl	811081c <HAL_TIM_IC_MspInit>
 8111930:	e7c2      	b.n	81118b8 <HAL_TIM_IC_Init+0xf0>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8111932:	f240 71cb 	movw	r1, #1995	; 0x7cb
 8111936:	480a      	ldr	r0, [pc, #40]	; (8111960 <HAL_TIM_IC_Init+0x198>)
 8111938:	f7f3 ff9a 	bl	8105870 <assert_failed>
 811193c:	e7ac      	b.n	8111898 <HAL_TIM_IC_Init+0xd0>
    return HAL_ERROR;
 811193e:	2001      	movs	r0, #1
}
 8111940:	4770      	bx	lr
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8111942:	f240 71ca 	movw	r1, #1994	; 0x7ca
 8111946:	4806      	ldr	r0, [pc, #24]	; (8111960 <HAL_TIM_IC_Init+0x198>)
 8111948:	f7f3 ff92 	bl	8105870 <assert_failed>
 811194c:	e799      	b.n	8111882 <HAL_TIM_IC_Init+0xba>
 811194e:	bf00      	nop
 8111950:	40010000 	.word	0x40010000
 8111954:	40000800 	.word	0x40000800
 8111958:	40000400 	.word	0x40000400
 811195c:	40002000 	.word	0x40002000
 8111960:	0812e0d4 	.word	0x0812e0d4

08111964 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8111964:	6a03      	ldr	r3, [r0, #32]
 8111966:	f023 0310 	bic.w	r3, r3, #16
{
 811196a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 811196e:	6203      	str	r3, [r0, #32]
{
 8111970:	4604      	mov	r4, r0
  tmpccer = TIMx->CCER;
 8111972:	6a05      	ldr	r5, [r0, #32]
{
 8111974:	460e      	mov	r6, r1
  tmpcr2 =  TIMx->CR2;
 8111976:	f8d0 8004 	ldr.w	r8, [r0, #4]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 811197a:	4b29      	ldr	r3, [pc, #164]	; (8111a20 <TIM_OC2_SetConfig+0xbc>)
  tmpccer &= ~TIM_CCER_CC2P;
 811197c:	f025 0520 	bic.w	r5, r5, #32
  tmpccmrx = TIMx->CCMR1;
 8111980:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8111982:	680f      	ldr	r7, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8111984:	4013      	ands	r3, r2
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8111986:	ea43 2707 	orr.w	r7, r3, r7, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 811198a:	688b      	ldr	r3, [r1, #8]
 811198c:	ea45 1503 	orr.w	r5, r5, r3, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8111990:	4b24      	ldr	r3, [pc, #144]	; (8111a24 <TIM_OC2_SetConfig+0xc0>)
 8111992:	4298      	cmp	r0, r3
 8111994:	d00b      	beq.n	81119ae <TIM_OC2_SetConfig+0x4a>
 8111996:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 811199a:	4298      	cmp	r0, r3
 811199c:	d007      	beq.n	81119ae <TIM_OC2_SetConfig+0x4a>
  TIMx->CCR2 = OC_Config->Pulse;
 811199e:	6872      	ldr	r2, [r6, #4]
  TIMx->CR2 = tmpcr2;
 81119a0:	f8c4 8004 	str.w	r8, [r4, #4]
  TIMx->CCMR1 = tmpccmrx;
 81119a4:	61a7      	str	r7, [r4, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 81119a6:	63a2      	str	r2, [r4, #56]	; 0x38
  TIMx->CCER = tmpccer;
 81119a8:	6225      	str	r5, [r4, #32]
}
 81119aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 81119ae:	68f3      	ldr	r3, [r6, #12]
 81119b0:	f033 0208 	bics.w	r2, r3, #8
 81119b4:	d123      	bne.n	81119fe <TIM_OC2_SetConfig+0x9a>
    tmpccer &= ~TIM_CCER_CC2NP;
 81119b6:	f025 0580 	bic.w	r5, r5, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 81119ba:	ea45 1503 	orr.w	r5, r5, r3, lsl #4
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 81119be:	69b3      	ldr	r3, [r6, #24]
 81119c0:	f433 7300 	bics.w	r3, r3, #512	; 0x200
    tmpccer &= ~TIM_CCER_CC2NE;
 81119c4:	f025 0540 	bic.w	r5, r5, #64	; 0x40
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 81119c8:	d120      	bne.n	8111a0c <TIM_OC2_SetConfig+0xa8>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 81119ca:	6973      	ldr	r3, [r6, #20]
 81119cc:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 81119d0:	d107      	bne.n	81119e2 <TIM_OC2_SetConfig+0x7e>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 81119d2:	f428 6240 	bic.w	r2, r8, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 81119d6:	69b1      	ldr	r1, [r6, #24]
 81119d8:	ea42 0281 	orr.w	r2, r2, r1, lsl #2
 81119dc:	ea42 0883 	orr.w	r8, r2, r3, lsl #2
 81119e0:	e7dd      	b.n	811199e <TIM_OC2_SetConfig+0x3a>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 81119e2:	f641 31b9 	movw	r1, #7097	; 0x1bb9
 81119e6:	4810      	ldr	r0, [pc, #64]	; (8111a28 <TIM_OC2_SetConfig+0xc4>)
 81119e8:	f7f3 ff42 	bl	8105870 <assert_failed>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 81119ec:	f428 6240 	bic.w	r2, r8, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 81119f0:	69b1      	ldr	r1, [r6, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 81119f2:	6973      	ldr	r3, [r6, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 81119f4:	ea42 0281 	orr.w	r2, r2, r1, lsl #2
 81119f8:	ea42 0883 	orr.w	r8, r2, r3, lsl #2
 81119fc:	e7cf      	b.n	811199e <TIM_OC2_SetConfig+0x3a>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 81119fe:	f641 31aa 	movw	r1, #7082	; 0x1baa
 8111a02:	4809      	ldr	r0, [pc, #36]	; (8111a28 <TIM_OC2_SetConfig+0xc4>)
 8111a04:	f7f3 ff34 	bl	8105870 <assert_failed>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8111a08:	68f3      	ldr	r3, [r6, #12]
 8111a0a:	e7d4      	b.n	81119b6 <TIM_OC2_SetConfig+0x52>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8111a0c:	f641 31b8 	movw	r1, #7096	; 0x1bb8
 8111a10:	4805      	ldr	r0, [pc, #20]	; (8111a28 <TIM_OC2_SetConfig+0xc4>)
 8111a12:	f7f3 ff2d 	bl	8105870 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8111a16:	6973      	ldr	r3, [r6, #20]
 8111a18:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 8111a1c:	d0d9      	beq.n	81119d2 <TIM_OC2_SetConfig+0x6e>
 8111a1e:	e7e0      	b.n	81119e2 <TIM_OC2_SetConfig+0x7e>
 8111a20:	feff8cff 	.word	0xfeff8cff
 8111a24:	40010000 	.word	0x40010000
 8111a28:	0812e0d4 	.word	0x0812e0d4

08111a2c <HAL_TIM_OC_ConfigChannel>:
  assert_param(IS_TIM_CHANNELS(Channel));
 8111a2c:	2a14      	cmp	r2, #20
{
 8111a2e:	b570      	push	{r4, r5, r6, lr}
 8111a30:	4614      	mov	r4, r2
 8111a32:	4605      	mov	r5, r0
 8111a34:	460e      	mov	r6, r1
  assert_param(IS_TIM_CHANNELS(Channel));
 8111a36:	d937      	bls.n	8111aa8 <HAL_TIM_OC_ConfigChannel+0x7c>
 8111a38:	2a3c      	cmp	r2, #60	; 0x3c
 8111a3a:	d139      	bne.n	8111ab0 <HAL_TIM_OC_ConfigChannel+0x84>
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
 8111a3c:	6833      	ldr	r3, [r6, #0]
 8111a3e:	f023 0210 	bic.w	r2, r3, #16
 8111a42:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8111a46:	2a40      	cmp	r2, #64	; 0x40
 8111a48:	bf18      	it	ne
 8111a4a:	2b00      	cmpne	r3, #0
 8111a4c:	d003      	beq.n	8111a56 <HAL_TIM_OC_ConfigChannel+0x2a>
 8111a4e:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8111a52:	f040 8138 	bne.w	8111cc6 <HAL_TIM_OC_ConfigChannel+0x29a>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 8111a56:	68b3      	ldr	r3, [r6, #8]
 8111a58:	f033 0302 	bics.w	r3, r3, #2
 8111a5c:	d12e      	bne.n	8111abc <HAL_TIM_OC_ConfigChannel+0x90>
  __HAL_LOCK(htim);
 8111a5e:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 8111a62:	2b01      	cmp	r3, #1
 8111a64:	d033      	beq.n	8111ace <HAL_TIM_OC_ConfigChannel+0xa2>
 8111a66:	2301      	movs	r3, #1
 8111a68:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
  switch (Channel)
 8111a6c:	2c14      	cmp	r4, #20
 8111a6e:	d816      	bhi.n	8111a9e <HAL_TIM_OC_ConfigChannel+0x72>
 8111a70:	e8df f014 	tbh	[pc, r4, lsl #1]
 8111a74:	0015002f 	.word	0x0015002f
 8111a78:	00150015 	.word	0x00150015
 8111a7c:	00150080 	.word	0x00150080
 8111a80:	00150015 	.word	0x00150015
 8111a84:	001500b5 	.word	0x001500b5
 8111a88:	00150015 	.word	0x00150015
 8111a8c:	001500db 	.word	0x001500db
 8111a90:	00150015 	.word	0x00150015
 8111a94:	00150101 	.word	0x00150101
 8111a98:	00150015 	.word	0x00150015
 8111a9c:	010e      	.short	0x010e
 8111a9e:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 8111aa0:	2300      	movs	r3, #0
 8111aa2:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
}
 8111aa6:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_TIM_CHANNELS(Channel));
 8111aa8:	4b98      	ldr	r3, [pc, #608]	; (8111d0c <HAL_TIM_OC_ConfigChannel+0x2e0>)
 8111aaa:	40d3      	lsrs	r3, r2
 8111aac:	07db      	lsls	r3, r3, #31
 8111aae:	d4c5      	bmi.n	8111a3c <HAL_TIM_OC_ConfigChannel+0x10>
 8111ab0:	f640 71df 	movw	r1, #4063	; 0xfdf
 8111ab4:	4896      	ldr	r0, [pc, #600]	; (8111d10 <HAL_TIM_OC_ConfigChannel+0x2e4>)
 8111ab6:	f7f3 fedb 	bl	8105870 <assert_failed>
 8111aba:	e7bf      	b.n	8111a3c <HAL_TIM_OC_ConfigChannel+0x10>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 8111abc:	f640 71e1 	movw	r1, #4065	; 0xfe1
 8111ac0:	4893      	ldr	r0, [pc, #588]	; (8111d10 <HAL_TIM_OC_ConfigChannel+0x2e4>)
 8111ac2:	f7f3 fed5 	bl	8105870 <assert_failed>
  __HAL_LOCK(htim);
 8111ac6:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 8111aca:	2b01      	cmp	r3, #1
 8111acc:	d1cb      	bne.n	8111a66 <HAL_TIM_OC_ConfigChannel+0x3a>
 8111ace:	2002      	movs	r0, #2
}
 8111ad0:	bd70      	pop	{r4, r5, r6, pc}
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 8111ad2:	6828      	ldr	r0, [r5, #0]
 8111ad4:	4b8f      	ldr	r3, [pc, #572]	; (8111d14 <HAL_TIM_OC_ConfigChannel+0x2e8>)
 8111ad6:	4a90      	ldr	r2, [pc, #576]	; (8111d18 <HAL_TIM_OC_ConfigChannel+0x2ec>)
 8111ad8:	4298      	cmp	r0, r3
 8111ada:	bf18      	it	ne
 8111adc:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 8111ae0:	bf14      	ite	ne
 8111ae2:	2301      	movne	r3, #1
 8111ae4:	2300      	moveq	r3, #0
 8111ae6:	4290      	cmp	r0, r2
 8111ae8:	bf0c      	ite	eq
 8111aea:	2300      	moveq	r3, #0
 8111aec:	f003 0301 	andne.w	r3, r3, #1
 8111af0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8111af4:	4290      	cmp	r0, r2
 8111af6:	bf0c      	ite	eq
 8111af8:	2300      	moveq	r3, #0
 8111afa:	f003 0301 	andne.w	r3, r3, #1
 8111afe:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8111b02:	4290      	cmp	r0, r2
 8111b04:	bf0c      	ite	eq
 8111b06:	2300      	moveq	r3, #0
 8111b08:	f003 0301 	andne.w	r3, r3, #1
 8111b0c:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8111b10:	4290      	cmp	r0, r2
 8111b12:	bf0c      	ite	eq
 8111b14:	2300      	moveq	r3, #0
 8111b16:	f003 0301 	andne.w	r3, r3, #1
 8111b1a:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 8111b1e:	4290      	cmp	r0, r2
 8111b20:	bf0c      	ite	eq
 8111b22:	2300      	moveq	r3, #0
 8111b24:	f003 0301 	andne.w	r3, r3, #1
 8111b28:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8111b2c:	4290      	cmp	r0, r2
 8111b2e:	bf0c      	ite	eq
 8111b30:	2300      	moveq	r3, #0
 8111b32:	f003 0301 	andne.w	r3, r3, #1
 8111b36:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8111b3a:	4290      	cmp	r0, r2
 8111b3c:	bf0c      	ite	eq
 8111b3e:	2300      	moveq	r3, #0
 8111b40:	f003 0301 	andne.w	r3, r3, #1
 8111b44:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8111b48:	4290      	cmp	r0, r2
 8111b4a:	bf0c      	ite	eq
 8111b4c:	2300      	moveq	r3, #0
 8111b4e:	f003 0301 	andne.w	r3, r3, #1
 8111b52:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8111b56:	4290      	cmp	r0, r2
 8111b58:	bf0c      	ite	eq
 8111b5a:	2300      	moveq	r3, #0
 8111b5c:	f003 0301 	andne.w	r3, r3, #1
 8111b60:	b11b      	cbz	r3, 8111b6a <HAL_TIM_OC_ConfigChannel+0x13e>
 8111b62:	4b6e      	ldr	r3, [pc, #440]	; (8111d1c <HAL_TIM_OC_ConfigChannel+0x2f0>)
 8111b64:	4298      	cmp	r0, r3
 8111b66:	f040 80c9 	bne.w	8111cfc <HAL_TIM_OC_ConfigChannel+0x2d0>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8111b6a:	4631      	mov	r1, r6
 8111b6c:	f7fe f9ac 	bl	810fec8 <TIM_OC1_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8111b70:	2000      	movs	r0, #0
      break;
 8111b72:	e795      	b.n	8111aa0 <HAL_TIM_OC_ConfigChannel+0x74>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 8111b74:	6828      	ldr	r0, [r5, #0]
 8111b76:	4b67      	ldr	r3, [pc, #412]	; (8111d14 <HAL_TIM_OC_ConfigChannel+0x2e8>)
 8111b78:	4a67      	ldr	r2, [pc, #412]	; (8111d18 <HAL_TIM_OC_ConfigChannel+0x2ec>)
 8111b7a:	4298      	cmp	r0, r3
 8111b7c:	bf18      	it	ne
 8111b7e:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 8111b82:	bf14      	ite	ne
 8111b84:	2301      	movne	r3, #1
 8111b86:	2300      	moveq	r3, #0
 8111b88:	4290      	cmp	r0, r2
 8111b8a:	bf0c      	ite	eq
 8111b8c:	2300      	moveq	r3, #0
 8111b8e:	f003 0301 	andne.w	r3, r3, #1
 8111b92:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8111b96:	4290      	cmp	r0, r2
 8111b98:	bf0c      	ite	eq
 8111b9a:	2300      	moveq	r3, #0
 8111b9c:	f003 0301 	andne.w	r3, r3, #1
 8111ba0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8111ba4:	4290      	cmp	r0, r2
 8111ba6:	bf0c      	ite	eq
 8111ba8:	2300      	moveq	r3, #0
 8111baa:	f003 0301 	andne.w	r3, r3, #1
 8111bae:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8111bb2:	4290      	cmp	r0, r2
 8111bb4:	bf0c      	ite	eq
 8111bb6:	2300      	moveq	r3, #0
 8111bb8:	f003 0301 	andne.w	r3, r3, #1
 8111bbc:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 8111bc0:	4290      	cmp	r0, r2
 8111bc2:	bf0c      	ite	eq
 8111bc4:	2300      	moveq	r3, #0
 8111bc6:	f003 0301 	andne.w	r3, r3, #1
 8111bca:	b11b      	cbz	r3, 8111bd4 <HAL_TIM_OC_ConfigChannel+0x1a8>
 8111bcc:	4b54      	ldr	r3, [pc, #336]	; (8111d20 <HAL_TIM_OC_ConfigChannel+0x2f4>)
 8111bce:	4298      	cmp	r0, r3
 8111bd0:	f040 808d 	bne.w	8111cee <HAL_TIM_OC_ConfigChannel+0x2c2>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8111bd4:	4631      	mov	r1, r6
 8111bd6:	f7ff fec5 	bl	8111964 <TIM_OC2_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8111bda:	2000      	movs	r0, #0
      break;
 8111bdc:	e760      	b.n	8111aa0 <HAL_TIM_OC_ConfigChannel+0x74>
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 8111bde:	6828      	ldr	r0, [r5, #0]
 8111be0:	4b4c      	ldr	r3, [pc, #304]	; (8111d14 <HAL_TIM_OC_ConfigChannel+0x2e8>)
 8111be2:	4a4d      	ldr	r2, [pc, #308]	; (8111d18 <HAL_TIM_OC_ConfigChannel+0x2ec>)
 8111be4:	4298      	cmp	r0, r3
 8111be6:	bf18      	it	ne
 8111be8:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 8111bec:	bf14      	ite	ne
 8111bee:	2301      	movne	r3, #1
 8111bf0:	2300      	moveq	r3, #0
 8111bf2:	4290      	cmp	r0, r2
 8111bf4:	bf0c      	ite	eq
 8111bf6:	2300      	moveq	r3, #0
 8111bf8:	f003 0301 	andne.w	r3, r3, #1
 8111bfc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8111c00:	4290      	cmp	r0, r2
 8111c02:	bf0c      	ite	eq
 8111c04:	2300      	moveq	r3, #0
 8111c06:	f003 0301 	andne.w	r3, r3, #1
 8111c0a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8111c0e:	4290      	cmp	r0, r2
 8111c10:	bf0c      	ite	eq
 8111c12:	2300      	moveq	r3, #0
 8111c14:	f003 0301 	andne.w	r3, r3, #1
 8111c18:	b113      	cbz	r3, 8111c20 <HAL_TIM_OC_ConfigChannel+0x1f4>
 8111c1a:	4b42      	ldr	r3, [pc, #264]	; (8111d24 <HAL_TIM_OC_ConfigChannel+0x2f8>)
 8111c1c:	4298      	cmp	r0, r3
 8111c1e:	d15f      	bne.n	8111ce0 <HAL_TIM_OC_ConfigChannel+0x2b4>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8111c20:	4631      	mov	r1, r6
 8111c22:	f7fe f9b1 	bl	810ff88 <TIM_OC3_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8111c26:	2000      	movs	r0, #0
      break;
 8111c28:	e73a      	b.n	8111aa0 <HAL_TIM_OC_ConfigChannel+0x74>
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 8111c2a:	6828      	ldr	r0, [r5, #0]
 8111c2c:	4b39      	ldr	r3, [pc, #228]	; (8111d14 <HAL_TIM_OC_ConfigChannel+0x2e8>)
 8111c2e:	4a3a      	ldr	r2, [pc, #232]	; (8111d18 <HAL_TIM_OC_ConfigChannel+0x2ec>)
 8111c30:	4298      	cmp	r0, r3
 8111c32:	bf18      	it	ne
 8111c34:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 8111c38:	bf14      	ite	ne
 8111c3a:	2301      	movne	r3, #1
 8111c3c:	2300      	moveq	r3, #0
 8111c3e:	4290      	cmp	r0, r2
 8111c40:	bf0c      	ite	eq
 8111c42:	2300      	moveq	r3, #0
 8111c44:	f003 0301 	andne.w	r3, r3, #1
 8111c48:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8111c4c:	4290      	cmp	r0, r2
 8111c4e:	bf0c      	ite	eq
 8111c50:	2300      	moveq	r3, #0
 8111c52:	f003 0301 	andne.w	r3, r3, #1
 8111c56:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8111c5a:	4290      	cmp	r0, r2
 8111c5c:	bf0c      	ite	eq
 8111c5e:	2300      	moveq	r3, #0
 8111c60:	f003 0301 	andne.w	r3, r3, #1
 8111c64:	b113      	cbz	r3, 8111c6c <HAL_TIM_OC_ConfigChannel+0x240>
 8111c66:	4b2f      	ldr	r3, [pc, #188]	; (8111d24 <HAL_TIM_OC_ConfigChannel+0x2f8>)
 8111c68:	4298      	cmp	r0, r3
 8111c6a:	d132      	bne.n	8111cd2 <HAL_TIM_OC_ConfigChannel+0x2a6>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8111c6c:	4631      	mov	r1, r6
 8111c6e:	f7fe f9ef 	bl	8110050 <TIM_OC4_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8111c72:	2000      	movs	r0, #0
      break;
 8111c74:	e714      	b.n	8111aa0 <HAL_TIM_OC_ConfigChannel+0x74>
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));
 8111c76:	6828      	ldr	r0, [r5, #0]
 8111c78:	4b26      	ldr	r3, [pc, #152]	; (8111d14 <HAL_TIM_OC_ConfigChannel+0x2e8>)
 8111c7a:	4298      	cmp	r0, r3
 8111c7c:	d003      	beq.n	8111c86 <HAL_TIM_OC_ConfigChannel+0x25a>
 8111c7e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8111c82:	4298      	cmp	r0, r3
 8111c84:	d118      	bne.n	8111cb8 <HAL_TIM_OC_ConfigChannel+0x28c>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8111c86:	4631      	mov	r1, r6
 8111c88:	f7fe f8ca 	bl	810fe20 <TIM_OC5_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8111c8c:	2000      	movs	r0, #0
      break;
 8111c8e:	e707      	b.n	8111aa0 <HAL_TIM_OC_ConfigChannel+0x74>
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));
 8111c90:	6828      	ldr	r0, [r5, #0]
 8111c92:	4b20      	ldr	r3, [pc, #128]	; (8111d14 <HAL_TIM_OC_ConfigChannel+0x2e8>)
 8111c94:	4298      	cmp	r0, r3
 8111c96:	d003      	beq.n	8111ca0 <HAL_TIM_OC_ConfigChannel+0x274>
 8111c98:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8111c9c:	4298      	cmp	r0, r3
 8111c9e:	d104      	bne.n	8111caa <HAL_TIM_OC_ConfigChannel+0x27e>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8111ca0:	4631      	mov	r1, r6
 8111ca2:	f7fe f8e7 	bl	810fe74 <TIM_OC6_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8111ca6:	2000      	movs	r0, #0
      break;
 8111ca8:	e6fa      	b.n	8111aa0 <HAL_TIM_OC_ConfigChannel+0x74>
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));
 8111caa:	4819      	ldr	r0, [pc, #100]	; (8111d10 <HAL_TIM_OC_ConfigChannel+0x2e4>)
 8111cac:	f241 011d 	movw	r1, #4125	; 0x101d
 8111cb0:	f7f3 fdde 	bl	8105870 <assert_failed>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8111cb4:	6828      	ldr	r0, [r5, #0]
 8111cb6:	e7f3      	b.n	8111ca0 <HAL_TIM_OC_ConfigChannel+0x274>
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));
 8111cb8:	4815      	ldr	r0, [pc, #84]	; (8111d10 <HAL_TIM_OC_ConfigChannel+0x2e4>)
 8111cba:	f241 0113 	movw	r1, #4115	; 0x1013
 8111cbe:	f7f3 fdd7 	bl	8105870 <assert_failed>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8111cc2:	6828      	ldr	r0, [r5, #0]
 8111cc4:	e7df      	b.n	8111c86 <HAL_TIM_OC_ConfigChannel+0x25a>
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
 8111cc6:	f44f 617e 	mov.w	r1, #4064	; 0xfe0
 8111cca:	4811      	ldr	r0, [pc, #68]	; (8111d10 <HAL_TIM_OC_ConfigChannel+0x2e4>)
 8111ccc:	f7f3 fdd0 	bl	8105870 <assert_failed>
 8111cd0:	e6c1      	b.n	8111a56 <HAL_TIM_OC_ConfigChannel+0x2a>
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 8111cd2:	480f      	ldr	r0, [pc, #60]	; (8111d10 <HAL_TIM_OC_ConfigChannel+0x2e4>)
 8111cd4:	f241 0109 	movw	r1, #4105	; 0x1009
 8111cd8:	f7f3 fdca 	bl	8105870 <assert_failed>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8111cdc:	6828      	ldr	r0, [r5, #0]
 8111cde:	e7c5      	b.n	8111c6c <HAL_TIM_OC_ConfigChannel+0x240>
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 8111ce0:	480b      	ldr	r0, [pc, #44]	; (8111d10 <HAL_TIM_OC_ConfigChannel+0x2e4>)
 8111ce2:	f640 71ff 	movw	r1, #4095	; 0xfff
 8111ce6:	f7f3 fdc3 	bl	8105870 <assert_failed>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8111cea:	6828      	ldr	r0, [r5, #0]
 8111cec:	e798      	b.n	8111c20 <HAL_TIM_OC_ConfigChannel+0x1f4>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 8111cee:	4808      	ldr	r0, [pc, #32]	; (8111d10 <HAL_TIM_OC_ConfigChannel+0x2e4>)
 8111cf0:	f640 71f5 	movw	r1, #4085	; 0xff5
 8111cf4:	f7f3 fdbc 	bl	8105870 <assert_failed>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8111cf8:	6828      	ldr	r0, [r5, #0]
 8111cfa:	e76b      	b.n	8111bd4 <HAL_TIM_OC_ConfigChannel+0x1a8>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 8111cfc:	4804      	ldr	r0, [pc, #16]	; (8111d10 <HAL_TIM_OC_ConfigChannel+0x2e4>)
 8111cfe:	f640 71eb 	movw	r1, #4075	; 0xfeb
 8111d02:	f7f3 fdb5 	bl	8105870 <assert_failed>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8111d06:	6828      	ldr	r0, [r5, #0]
 8111d08:	e72f      	b.n	8111b6a <HAL_TIM_OC_ConfigChannel+0x13e>
 8111d0a:	bf00      	nop
 8111d0c:	00111111 	.word	0x00111111
 8111d10:	0812e0d4 	.word	0x0812e0d4
 8111d14:	40010000 	.word	0x40010000
 8111d18:	40000400 	.word	0x40000400
 8111d1c:	40002000 	.word	0x40002000
 8111d20:	40001800 	.word	0x40001800
 8111d24:	40010400 	.word	0x40010400

08111d28 <HAL_TIM_PWM_ConfigChannel>:
  assert_param(IS_TIM_CHANNELS(Channel));
 8111d28:	2a14      	cmp	r2, #20
{
 8111d2a:	b570      	push	{r4, r5, r6, lr}
 8111d2c:	4616      	mov	r6, r2
 8111d2e:	4605      	mov	r5, r0
 8111d30:	460c      	mov	r4, r1
  assert_param(IS_TIM_CHANNELS(Channel));
 8111d32:	d933      	bls.n	8111d9c <HAL_TIM_PWM_ConfigChannel+0x74>
 8111d34:	2a3c      	cmp	r2, #60	; 0x3c
 8111d36:	d135      	bne.n	8111da4 <HAL_TIM_PWM_ConfigChannel+0x7c>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 8111d38:	6822      	ldr	r2, [r4, #0]
 8111d3a:	4b90      	ldr	r3, [pc, #576]	; (8111f7c <HAL_TIM_PWM_ConfigChannel+0x254>)
 8111d3c:	4013      	ands	r3, r2
 8111d3e:	2b60      	cmp	r3, #96	; 0x60
 8111d40:	d004      	beq.n	8111d4c <HAL_TIM_PWM_ConfigChannel+0x24>
 8111d42:	f022 0210 	bic.w	r2, r2, #16
 8111d46:	4b8e      	ldr	r3, [pc, #568]	; (8111f80 <HAL_TIM_PWM_ConfigChannel+0x258>)
 8111d48:	429a      	cmp	r2, r3
 8111d4a:	d147      	bne.n	8111ddc <HAL_TIM_PWM_ConfigChannel+0xb4>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 8111d4c:	68a3      	ldr	r3, [r4, #8]
 8111d4e:	f033 0302 	bics.w	r3, r3, #2
 8111d52:	d13d      	bne.n	8111dd0 <HAL_TIM_PWM_ConfigChannel+0xa8>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 8111d54:	6923      	ldr	r3, [r4, #16]
 8111d56:	f033 0304 	bics.w	r3, r3, #4
 8111d5a:	d12e      	bne.n	8111dba <HAL_TIM_PWM_ConfigChannel+0x92>
  __HAL_LOCK(htim);
 8111d5c:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 8111d60:	2b01      	cmp	r3, #1
 8111d62:	d033      	beq.n	8111dcc <HAL_TIM_PWM_ConfigChannel+0xa4>
 8111d64:	2301      	movs	r3, #1
 8111d66:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
  switch (Channel)
 8111d6a:	2e14      	cmp	r6, #20
 8111d6c:	d820      	bhi.n	8111db0 <HAL_TIM_PWM_ConfigChannel+0x88>
 8111d6e:	e8df f016 	tbh	[pc, r6, lsl #1]
 8111d72:	00a7      	.short	0x00a7
 8111d74:	001f001f 	.word	0x001f001f
 8111d78:	0115001f 	.word	0x0115001f
 8111d7c:	001f001f 	.word	0x001f001f
 8111d80:	0157001f 	.word	0x0157001f
 8111d84:	001f001f 	.word	0x001f001f
 8111d88:	0057001f 	.word	0x0057001f
 8111d8c:	001f001f 	.word	0x001f001f
 8111d90:	008c001f 	.word	0x008c001f
 8111d94:	001f001f 	.word	0x001f001f
 8111d98:	003b001f 	.word	0x003b001f
  assert_param(IS_TIM_CHANNELS(Channel));
 8111d9c:	4b79      	ldr	r3, [pc, #484]	; (8111f84 <HAL_TIM_PWM_ConfigChannel+0x25c>)
 8111d9e:	40d3      	lsrs	r3, r2
 8111da0:	07db      	lsls	r3, r3, #31
 8111da2:	d4c9      	bmi.n	8111d38 <HAL_TIM_PWM_ConfigChannel+0x10>
 8111da4:	f241 01a7 	movw	r1, #4263	; 0x10a7
 8111da8:	4877      	ldr	r0, [pc, #476]	; (8111f88 <HAL_TIM_PWM_ConfigChannel+0x260>)
 8111daa:	f7f3 fd61 	bl	8105870 <assert_failed>
 8111dae:	e7c3      	b.n	8111d38 <HAL_TIM_PWM_ConfigChannel+0x10>
  switch (Channel)
 8111db0:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 8111db2:	2300      	movs	r3, #0
 8111db4:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
}
 8111db8:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 8111dba:	f241 01aa 	movw	r1, #4266	; 0x10aa
 8111dbe:	4872      	ldr	r0, [pc, #456]	; (8111f88 <HAL_TIM_PWM_ConfigChannel+0x260>)
 8111dc0:	f7f3 fd56 	bl	8105870 <assert_failed>
  __HAL_LOCK(htim);
 8111dc4:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 8111dc8:	2b01      	cmp	r3, #1
 8111dca:	d1cb      	bne.n	8111d64 <HAL_TIM_PWM_ConfigChannel+0x3c>
 8111dcc:	2002      	movs	r0, #2
}
 8111dce:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 8111dd0:	f241 01a9 	movw	r1, #4265	; 0x10a9
 8111dd4:	486c      	ldr	r0, [pc, #432]	; (8111f88 <HAL_TIM_PWM_ConfigChannel+0x260>)
 8111dd6:	f7f3 fd4b 	bl	8105870 <assert_failed>
 8111dda:	e7bb      	b.n	8111d54 <HAL_TIM_PWM_ConfigChannel+0x2c>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 8111ddc:	f241 01a8 	movw	r1, #4264	; 0x10a8
 8111de0:	4869      	ldr	r0, [pc, #420]	; (8111f88 <HAL_TIM_PWM_ConfigChannel+0x260>)
 8111de2:	f7f3 fd45 	bl	8105870 <assert_failed>
 8111de6:	e7b1      	b.n	8111d4c <HAL_TIM_PWM_ConfigChannel+0x24>
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));
 8111de8:	6828      	ldr	r0, [r5, #0]
 8111dea:	4b68      	ldr	r3, [pc, #416]	; (8111f8c <HAL_TIM_PWM_ConfigChannel+0x264>)
 8111dec:	4298      	cmp	r0, r3
 8111dee:	d004      	beq.n	8111dfa <HAL_TIM_PWM_ConfigChannel+0xd2>
 8111df0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8111df4:	4298      	cmp	r0, r3
 8111df6:	f040 814d 	bne.w	8112094 <HAL_TIM_PWM_ConfigChannel+0x36c>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8111dfa:	4621      	mov	r1, r4
 8111dfc:	f7fe f83a 	bl	810fe74 <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8111e00:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8111e02:	6920      	ldr	r0, [r4, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8111e04:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8111e06:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8111e0a:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8111e0c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8111e0e:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8111e12:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8111e14:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8111e16:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
  HAL_StatusTypeDef status = HAL_OK;
 8111e1a:	2000      	movs	r0, #0
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8111e1c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8111e1e:	e7c8      	b.n	8111db2 <HAL_TIM_PWM_ConfigChannel+0x8a>
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 8111e20:	6828      	ldr	r0, [r5, #0]
 8111e22:	4b5a      	ldr	r3, [pc, #360]	; (8111f8c <HAL_TIM_PWM_ConfigChannel+0x264>)
 8111e24:	4a5a      	ldr	r2, [pc, #360]	; (8111f90 <HAL_TIM_PWM_ConfigChannel+0x268>)
 8111e26:	4298      	cmp	r0, r3
 8111e28:	bf18      	it	ne
 8111e2a:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 8111e2e:	bf14      	ite	ne
 8111e30:	2301      	movne	r3, #1
 8111e32:	2300      	moveq	r3, #0
 8111e34:	4290      	cmp	r0, r2
 8111e36:	bf0c      	ite	eq
 8111e38:	2300      	moveq	r3, #0
 8111e3a:	f003 0301 	andne.w	r3, r3, #1
 8111e3e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8111e42:	4290      	cmp	r0, r2
 8111e44:	bf0c      	ite	eq
 8111e46:	2300      	moveq	r3, #0
 8111e48:	f003 0301 	andne.w	r3, r3, #1
 8111e4c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8111e50:	4290      	cmp	r0, r2
 8111e52:	bf0c      	ite	eq
 8111e54:	2300      	moveq	r3, #0
 8111e56:	f003 0301 	andne.w	r3, r3, #1
 8111e5a:	b11b      	cbz	r3, 8111e64 <HAL_TIM_PWM_ConfigChannel+0x13c>
 8111e5c:	4b4d      	ldr	r3, [pc, #308]	; (8111f94 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 8111e5e:	4298      	cmp	r0, r3
 8111e60:	f040 811f 	bne.w	81120a2 <HAL_TIM_PWM_ConfigChannel+0x37a>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8111e64:	4621      	mov	r1, r4
 8111e66:	f7fe f8f3 	bl	8110050 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8111e6a:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8111e6c:	6920      	ldr	r0, [r4, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8111e6e:	69d9      	ldr	r1, [r3, #28]
 8111e70:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8111e74:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8111e76:	69d9      	ldr	r1, [r3, #28]
 8111e78:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8111e7c:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8111e7e:	69da      	ldr	r2, [r3, #28]
 8111e80:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
  HAL_StatusTypeDef status = HAL_OK;
 8111e84:	2000      	movs	r0, #0
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8111e86:	61da      	str	r2, [r3, #28]
      break;
 8111e88:	e793      	b.n	8111db2 <HAL_TIM_PWM_ConfigChannel+0x8a>
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));
 8111e8a:	6828      	ldr	r0, [r5, #0]
 8111e8c:	4b3f      	ldr	r3, [pc, #252]	; (8111f8c <HAL_TIM_PWM_ConfigChannel+0x264>)
 8111e8e:	4298      	cmp	r0, r3
 8111e90:	d004      	beq.n	8111e9c <HAL_TIM_PWM_ConfigChannel+0x174>
 8111e92:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8111e96:	4298      	cmp	r0, r3
 8111e98:	f040 80f5 	bne.w	8112086 <HAL_TIM_PWM_ConfigChannel+0x35e>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8111e9c:	4621      	mov	r1, r4
 8111e9e:	f7fd ffbf 	bl	810fe20 <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8111ea2:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8111ea4:	6920      	ldr	r0, [r4, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8111ea6:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8111ea8:	f041 0108 	orr.w	r1, r1, #8
 8111eac:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8111eae:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8111eb0:	f021 0104 	bic.w	r1, r1, #4
 8111eb4:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8111eb6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8111eb8:	4302      	orrs	r2, r0
  HAL_StatusTypeDef status = HAL_OK;
 8111eba:	2000      	movs	r0, #0
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8111ebc:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8111ebe:	e778      	b.n	8111db2 <HAL_TIM_PWM_ConfigChannel+0x8a>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 8111ec0:	6828      	ldr	r0, [r5, #0]
 8111ec2:	4b32      	ldr	r3, [pc, #200]	; (8111f8c <HAL_TIM_PWM_ConfigChannel+0x264>)
 8111ec4:	4a32      	ldr	r2, [pc, #200]	; (8111f90 <HAL_TIM_PWM_ConfigChannel+0x268>)
 8111ec6:	4298      	cmp	r0, r3
 8111ec8:	bf18      	it	ne
 8111eca:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 8111ece:	bf14      	ite	ne
 8111ed0:	2301      	movne	r3, #1
 8111ed2:	2300      	moveq	r3, #0
 8111ed4:	4290      	cmp	r0, r2
 8111ed6:	bf0c      	ite	eq
 8111ed8:	2300      	moveq	r3, #0
 8111eda:	f003 0301 	andne.w	r3, r3, #1
 8111ede:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8111ee2:	4290      	cmp	r0, r2
 8111ee4:	bf0c      	ite	eq
 8111ee6:	2300      	moveq	r3, #0
 8111ee8:	f003 0301 	andne.w	r3, r3, #1
 8111eec:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8111ef0:	4290      	cmp	r0, r2
 8111ef2:	bf0c      	ite	eq
 8111ef4:	2300      	moveq	r3, #0
 8111ef6:	f003 0301 	andne.w	r3, r3, #1
 8111efa:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8111efe:	4290      	cmp	r0, r2
 8111f00:	bf0c      	ite	eq
 8111f02:	2300      	moveq	r3, #0
 8111f04:	f003 0301 	andne.w	r3, r3, #1
 8111f08:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 8111f0c:	4290      	cmp	r0, r2
 8111f0e:	bf0c      	ite	eq
 8111f10:	2300      	moveq	r3, #0
 8111f12:	f003 0301 	andne.w	r3, r3, #1
 8111f16:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8111f1a:	4290      	cmp	r0, r2
 8111f1c:	bf0c      	ite	eq
 8111f1e:	2300      	moveq	r3, #0
 8111f20:	f003 0301 	andne.w	r3, r3, #1
 8111f24:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8111f28:	4290      	cmp	r0, r2
 8111f2a:	bf0c      	ite	eq
 8111f2c:	2300      	moveq	r3, #0
 8111f2e:	f003 0301 	andne.w	r3, r3, #1
 8111f32:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8111f36:	4290      	cmp	r0, r2
 8111f38:	bf0c      	ite	eq
 8111f3a:	2300      	moveq	r3, #0
 8111f3c:	f003 0301 	andne.w	r3, r3, #1
 8111f40:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8111f44:	4290      	cmp	r0, r2
 8111f46:	bf0c      	ite	eq
 8111f48:	2300      	moveq	r3, #0
 8111f4a:	f003 0301 	andne.w	r3, r3, #1
 8111f4e:	b11b      	cbz	r3, 8111f58 <HAL_TIM_PWM_ConfigChannel+0x230>
 8111f50:	4b11      	ldr	r3, [pc, #68]	; (8111f98 <HAL_TIM_PWM_ConfigChannel+0x270>)
 8111f52:	4298      	cmp	r0, r3
 8111f54:	f040 80ba 	bne.w	81120cc <HAL_TIM_PWM_ConfigChannel+0x3a4>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8111f58:	4621      	mov	r1, r4
 8111f5a:	f7fd ffb5 	bl	810fec8 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8111f5e:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8111f60:	6920      	ldr	r0, [r4, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8111f62:	6999      	ldr	r1, [r3, #24]
 8111f64:	f041 0108 	orr.w	r1, r1, #8
 8111f68:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8111f6a:	6999      	ldr	r1, [r3, #24]
 8111f6c:	f021 0104 	bic.w	r1, r1, #4
 8111f70:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8111f72:	699a      	ldr	r2, [r3, #24]
 8111f74:	4302      	orrs	r2, r0
  HAL_StatusTypeDef status = HAL_OK;
 8111f76:	2000      	movs	r0, #0
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8111f78:	619a      	str	r2, [r3, #24]
      break;
 8111f7a:	e71a      	b.n	8111db2 <HAL_TIM_PWM_ConfigChannel+0x8a>
 8111f7c:	fffeffef 	.word	0xfffeffef
 8111f80:	00010040 	.word	0x00010040
 8111f84:	00111111 	.word	0x00111111
 8111f88:	0812e0d4 	.word	0x0812e0d4
 8111f8c:	40010000 	.word	0x40010000
 8111f90:	40000400 	.word	0x40000400
 8111f94:	40010400 	.word	0x40010400
 8111f98:	40002000 	.word	0x40002000
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 8111f9c:	6828      	ldr	r0, [r5, #0]
 8111f9e:	4b4f      	ldr	r3, [pc, #316]	; (81120dc <HAL_TIM_PWM_ConfigChannel+0x3b4>)
 8111fa0:	4a4f      	ldr	r2, [pc, #316]	; (81120e0 <HAL_TIM_PWM_ConfigChannel+0x3b8>)
 8111fa2:	4298      	cmp	r0, r3
 8111fa4:	bf18      	it	ne
 8111fa6:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 8111faa:	bf14      	ite	ne
 8111fac:	2301      	movne	r3, #1
 8111fae:	2300      	moveq	r3, #0
 8111fb0:	4290      	cmp	r0, r2
 8111fb2:	bf0c      	ite	eq
 8111fb4:	2300      	moveq	r3, #0
 8111fb6:	f003 0301 	andne.w	r3, r3, #1
 8111fba:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8111fbe:	4290      	cmp	r0, r2
 8111fc0:	bf0c      	ite	eq
 8111fc2:	2300      	moveq	r3, #0
 8111fc4:	f003 0301 	andne.w	r3, r3, #1
 8111fc8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8111fcc:	4290      	cmp	r0, r2
 8111fce:	bf0c      	ite	eq
 8111fd0:	2300      	moveq	r3, #0
 8111fd2:	f003 0301 	andne.w	r3, r3, #1
 8111fd6:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8111fda:	4290      	cmp	r0, r2
 8111fdc:	bf0c      	ite	eq
 8111fde:	2300      	moveq	r3, #0
 8111fe0:	f003 0301 	andne.w	r3, r3, #1
 8111fe4:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 8111fe8:	4290      	cmp	r0, r2
 8111fea:	bf0c      	ite	eq
 8111fec:	2300      	moveq	r3, #0
 8111fee:	f003 0301 	andne.w	r3, r3, #1
 8111ff2:	b113      	cbz	r3, 8111ffa <HAL_TIM_PWM_ConfigChannel+0x2d2>
 8111ff4:	4b3b      	ldr	r3, [pc, #236]	; (81120e4 <HAL_TIM_PWM_ConfigChannel+0x3bc>)
 8111ff6:	4298      	cmp	r0, r3
 8111ff8:	d161      	bne.n	81120be <HAL_TIM_PWM_ConfigChannel+0x396>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8111ffa:	4621      	mov	r1, r4
 8111ffc:	f7ff fcb2 	bl	8111964 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8112000:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8112002:	6920      	ldr	r0, [r4, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8112004:	6999      	ldr	r1, [r3, #24]
 8112006:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 811200a:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 811200c:	6999      	ldr	r1, [r3, #24]
 811200e:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8112012:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8112014:	699a      	ldr	r2, [r3, #24]
 8112016:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
  HAL_StatusTypeDef status = HAL_OK;
 811201a:	2000      	movs	r0, #0
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 811201c:	619a      	str	r2, [r3, #24]
      break;
 811201e:	e6c8      	b.n	8111db2 <HAL_TIM_PWM_ConfigChannel+0x8a>
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 8112020:	6828      	ldr	r0, [r5, #0]
 8112022:	4b2e      	ldr	r3, [pc, #184]	; (81120dc <HAL_TIM_PWM_ConfigChannel+0x3b4>)
 8112024:	4a2e      	ldr	r2, [pc, #184]	; (81120e0 <HAL_TIM_PWM_ConfigChannel+0x3b8>)
 8112026:	4298      	cmp	r0, r3
 8112028:	bf18      	it	ne
 811202a:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 811202e:	bf14      	ite	ne
 8112030:	2301      	movne	r3, #1
 8112032:	2300      	moveq	r3, #0
 8112034:	4290      	cmp	r0, r2
 8112036:	bf0c      	ite	eq
 8112038:	2300      	moveq	r3, #0
 811203a:	f003 0301 	andne.w	r3, r3, #1
 811203e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8112042:	4290      	cmp	r0, r2
 8112044:	bf0c      	ite	eq
 8112046:	2300      	moveq	r3, #0
 8112048:	f003 0301 	andne.w	r3, r3, #1
 811204c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8112050:	4290      	cmp	r0, r2
 8112052:	bf0c      	ite	eq
 8112054:	2300      	moveq	r3, #0
 8112056:	f003 0301 	andne.w	r3, r3, #1
 811205a:	b113      	cbz	r3, 8112062 <HAL_TIM_PWM_ConfigChannel+0x33a>
 811205c:	4b22      	ldr	r3, [pc, #136]	; (81120e8 <HAL_TIM_PWM_ConfigChannel+0x3c0>)
 811205e:	4298      	cmp	r0, r3
 8112060:	d126      	bne.n	81120b0 <HAL_TIM_PWM_ConfigChannel+0x388>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8112062:	4621      	mov	r1, r4
 8112064:	f7fd ff90 	bl	810ff88 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8112068:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 811206a:	6920      	ldr	r0, [r4, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 811206c:	69d9      	ldr	r1, [r3, #28]
 811206e:	f041 0108 	orr.w	r1, r1, #8
 8112072:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8112074:	69d9      	ldr	r1, [r3, #28]
 8112076:	f021 0104 	bic.w	r1, r1, #4
 811207a:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 811207c:	69da      	ldr	r2, [r3, #28]
 811207e:	4302      	orrs	r2, r0
  HAL_StatusTypeDef status = HAL_OK;
 8112080:	2000      	movs	r0, #0
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8112082:	61da      	str	r2, [r3, #28]
      break;
 8112084:	e695      	b.n	8111db2 <HAL_TIM_PWM_ConfigChannel+0x8a>
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));
 8112086:	4819      	ldr	r0, [pc, #100]	; (81120ec <HAL_TIM_PWM_ConfigChannel+0x3c4>)
 8112088:	f241 01f8 	movw	r1, #4344	; 0x10f8
 811208c:	f7f3 fbf0 	bl	8105870 <assert_failed>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8112090:	6828      	ldr	r0, [r5, #0]
 8112092:	e703      	b.n	8111e9c <HAL_TIM_PWM_ConfigChannel+0x174>
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));
 8112094:	4815      	ldr	r0, [pc, #84]	; (81120ec <HAL_TIM_PWM_ConfigChannel+0x3c4>)
 8112096:	f241 1109 	movw	r1, #4361	; 0x1109
 811209a:	f7f3 fbe9 	bl	8105870 <assert_failed>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 811209e:	6828      	ldr	r0, [r5, #0]
 81120a0:	e6ab      	b.n	8111dfa <HAL_TIM_PWM_ConfigChannel+0xd2>
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 81120a2:	4812      	ldr	r0, [pc, #72]	; (81120ec <HAL_TIM_PWM_ConfigChannel+0x3c4>)
 81120a4:	f241 01e7 	movw	r1, #4327	; 0x10e7
 81120a8:	f7f3 fbe2 	bl	8105870 <assert_failed>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 81120ac:	6828      	ldr	r0, [r5, #0]
 81120ae:	e6d9      	b.n	8111e64 <HAL_TIM_PWM_ConfigChannel+0x13c>
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 81120b0:	480e      	ldr	r0, [pc, #56]	; (81120ec <HAL_TIM_PWM_ConfigChannel+0x3c4>)
 81120b2:	f241 01d6 	movw	r1, #4310	; 0x10d6
 81120b6:	f7f3 fbdb 	bl	8105870 <assert_failed>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 81120ba:	6828      	ldr	r0, [r5, #0]
 81120bc:	e7d1      	b.n	8112062 <HAL_TIM_PWM_ConfigChannel+0x33a>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 81120be:	480b      	ldr	r0, [pc, #44]	; (81120ec <HAL_TIM_PWM_ConfigChannel+0x3c4>)
 81120c0:	f241 01c5 	movw	r1, #4293	; 0x10c5
 81120c4:	f7f3 fbd4 	bl	8105870 <assert_failed>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 81120c8:	6828      	ldr	r0, [r5, #0]
 81120ca:	e796      	b.n	8111ffa <HAL_TIM_PWM_ConfigChannel+0x2d2>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 81120cc:	4807      	ldr	r0, [pc, #28]	; (81120ec <HAL_TIM_PWM_ConfigChannel+0x3c4>)
 81120ce:	f241 01b4 	movw	r1, #4276	; 0x10b4
 81120d2:	f7f3 fbcd 	bl	8105870 <assert_failed>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 81120d6:	6828      	ldr	r0, [r5, #0]
 81120d8:	e73e      	b.n	8111f58 <HAL_TIM_PWM_ConfigChannel+0x230>
 81120da:	bf00      	nop
 81120dc:	40010000 	.word	0x40010000
 81120e0:	40000400 	.word	0x40000400
 81120e4:	40001800 	.word	0x40001800
 81120e8:	40010400 	.word	0x40010400
 81120ec:	0812e0d4 	.word	0x0812e0d4

081120f0 <TIM_TI1_SetConfig>:
{
 81120f0:	b470      	push	{r4, r5, r6}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 81120f2:	6a04      	ldr	r4, [r0, #32]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 81120f4:	4e1b      	ldr	r6, [pc, #108]	; (8112164 <TIM_TI1_SetConfig+0x74>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 81120f6:	f024 0401 	bic.w	r4, r4, #1
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 81120fa:	42b0      	cmp	r0, r6
  TIMx->CCER &= ~TIM_CCER_CC1E;
 81120fc:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 81120fe:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8112100:	6a05      	ldr	r5, [r0, #32]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8112102:	d01d      	beq.n	8112140 <TIM_TI1_SetConfig+0x50>
 8112104:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8112108:	d01a      	beq.n	8112140 <TIM_TI1_SetConfig+0x50>
 811210a:	f5a6 467c 	sub.w	r6, r6, #64512	; 0xfc00
 811210e:	42b0      	cmp	r0, r6
 8112110:	d016      	beq.n	8112140 <TIM_TI1_SetConfig+0x50>
 8112112:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8112116:	42b0      	cmp	r0, r6
 8112118:	d012      	beq.n	8112140 <TIM_TI1_SetConfig+0x50>
 811211a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 811211e:	42b0      	cmp	r0, r6
 8112120:	d00e      	beq.n	8112140 <TIM_TI1_SetConfig+0x50>
 8112122:	f506 4678 	add.w	r6, r6, #63488	; 0xf800
 8112126:	42b0      	cmp	r0, r6
 8112128:	d00a      	beq.n	8112140 <TIM_TI1_SetConfig+0x50>
 811212a:	f506 5670 	add.w	r6, r6, #15360	; 0x3c00
 811212e:	42b0      	cmp	r0, r6
 8112130:	d006      	beq.n	8112140 <TIM_TI1_SetConfig+0x50>
 8112132:	f5a6 3694 	sub.w	r6, r6, #75776	; 0x12800
 8112136:	42b0      	cmp	r0, r6
 8112138:	d002      	beq.n	8112140 <TIM_TI1_SetConfig+0x50>
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 811213a:	f044 0201 	orr.w	r2, r4, #1
 811213e:	e002      	b.n	8112146 <TIM_TI1_SetConfig+0x56>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8112140:	f024 0403 	bic.w	r4, r4, #3
    tmpccmr1 |= TIM_ICSelection;
 8112144:	4322      	orrs	r2, r4
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8112146:	011b      	lsls	r3, r3, #4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8112148:	f025 040a 	bic.w	r4, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 811214c:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8112150:	f001 010a 	and.w	r1, r1, #10
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8112154:	b2db      	uxtb	r3, r3
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8112156:	4321      	orrs	r1, r4
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8112158:	4313      	orrs	r3, r2
}
 811215a:	bc70      	pop	{r4, r5, r6}
  TIMx->CCMR1 = tmpccmr1;
 811215c:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 811215e:	6201      	str	r1, [r0, #32]
}
 8112160:	4770      	bx	lr
 8112162:	bf00      	nop
 8112164:	40010000 	.word	0x40010000

08112168 <HAL_TIM_IC_ConfigChannel>:
{
 8112168:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 811216a:	4ba8      	ldr	r3, [pc, #672]	; (811240c <HAL_TIM_IC_ConfigChannel+0x2a4>)
{
 811216c:	460c      	mov	r4, r1
  assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 811216e:	6801      	ldr	r1, [r0, #0]
{
 8112170:	4616      	mov	r6, r2
  assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 8112172:	4fa7      	ldr	r7, [pc, #668]	; (8112410 <HAL_TIM_IC_ConfigChannel+0x2a8>)
{
 8112174:	4605      	mov	r5, r0
  assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 8112176:	4299      	cmp	r1, r3
 8112178:	bf18      	it	ne
 811217a:	f1b1 4f80 	cmpne.w	r1, #1073741824	; 0x40000000
 811217e:	4aa5      	ldr	r2, [pc, #660]	; (8112414 <HAL_TIM_IC_ConfigChannel+0x2ac>)
 8112180:	bf14      	ite	ne
 8112182:	2301      	movne	r3, #1
 8112184:	2300      	moveq	r3, #0
 8112186:	42b9      	cmp	r1, r7
 8112188:	bf0c      	ite	eq
 811218a:	2300      	moveq	r3, #0
 811218c:	f003 0301 	andne.w	r3, r3, #1
 8112190:	4291      	cmp	r1, r2
 8112192:	bf0c      	ite	eq
 8112194:	2300      	moveq	r3, #0
 8112196:	f003 0301 	andne.w	r3, r3, #1
 811219a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 811219e:	4291      	cmp	r1, r2
 81121a0:	bf0c      	ite	eq
 81121a2:	2300      	moveq	r3, #0
 81121a4:	f003 0301 	andne.w	r3, r3, #1
 81121a8:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 81121ac:	4291      	cmp	r1, r2
 81121ae:	bf0c      	ite	eq
 81121b0:	2300      	moveq	r3, #0
 81121b2:	f003 0301 	andne.w	r3, r3, #1
 81121b6:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 81121ba:	4291      	cmp	r1, r2
 81121bc:	bf0c      	ite	eq
 81121be:	2300      	moveq	r3, #0
 81121c0:	f003 0301 	andne.w	r3, r3, #1
 81121c4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 81121c8:	4291      	cmp	r1, r2
 81121ca:	bf0c      	ite	eq
 81121cc:	2300      	moveq	r3, #0
 81121ce:	f003 0301 	andne.w	r3, r3, #1
 81121d2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 81121d6:	4291      	cmp	r1, r2
 81121d8:	bf0c      	ite	eq
 81121da:	2300      	moveq	r3, #0
 81121dc:	f003 0301 	andne.w	r3, r3, #1
 81121e0:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 81121e4:	4291      	cmp	r1, r2
 81121e6:	bf0c      	ite	eq
 81121e8:	2300      	moveq	r3, #0
 81121ea:	f003 0301 	andne.w	r3, r3, #1
 81121ee:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 81121f2:	4291      	cmp	r1, r2
 81121f4:	bf0c      	ite	eq
 81121f6:	2300      	moveq	r3, #0
 81121f8:	f003 0301 	andne.w	r3, r3, #1
 81121fc:	b11b      	cbz	r3, 8112206 <HAL_TIM_IC_ConfigChannel+0x9e>
 81121fe:	4b86      	ldr	r3, [pc, #536]	; (8112418 <HAL_TIM_IC_ConfigChannel+0x2b0>)
 8112200:	4299      	cmp	r1, r3
 8112202:	f040 8158 	bne.w	81124b6 <HAL_TIM_IC_ConfigChannel+0x34e>
  assert_param(IS_TIM_IC_POLARITY(sConfig->ICPolarity));
 8112206:	6823      	ldr	r3, [r4, #0]
 8112208:	f033 0202 	bics.w	r2, r3, #2
 811220c:	d001      	beq.n	8112212 <HAL_TIM_IC_ConfigChannel+0xaa>
 811220e:	2b0a      	cmp	r3, #10
 8112210:	d11e      	bne.n	8112250 <HAL_TIM_IC_ConfigChannel+0xe8>
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
 8112212:	6863      	ldr	r3, [r4, #4]
 8112214:	3b01      	subs	r3, #1
 8112216:	2b02      	cmp	r3, #2
 8112218:	d823      	bhi.n	8112262 <HAL_TIM_IC_ConfigChannel+0xfa>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
 811221a:	68a3      	ldr	r3, [r4, #8]
 811221c:	f033 030c 	bics.w	r3, r3, #12
 8112220:	d128      	bne.n	8112274 <HAL_TIM_IC_ConfigChannel+0x10c>
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));
 8112222:	68e3      	ldr	r3, [r4, #12]
 8112224:	2b0f      	cmp	r3, #15
 8112226:	d82d      	bhi.n	8112284 <HAL_TIM_IC_ConfigChannel+0x11c>
  __HAL_LOCK(htim);
 8112228:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 811222c:	2b01      	cmp	r3, #1
 811222e:	d032      	beq.n	8112296 <HAL_TIM_IC_ConfigChannel+0x12e>
 8112230:	2001      	movs	r0, #1
 8112232:	f885 003c 	strb.w	r0, [r5, #60]	; 0x3c
  if (Channel == TIM_CHANNEL_1)
 8112236:	b386      	cbz	r6, 811229a <HAL_TIM_IC_ConfigChannel+0x132>
  else if (Channel == TIM_CHANNEL_2)
 8112238:	2e04      	cmp	r6, #4
 811223a:	d042      	beq.n	81122c2 <HAL_TIM_IC_ConfigChannel+0x15a>
  else if (Channel == TIM_CHANNEL_3)
 811223c:	2e08      	cmp	r6, #8
 811223e:	f000 80f3 	beq.w	8112428 <HAL_TIM_IC_ConfigChannel+0x2c0>
  else if (Channel == TIM_CHANNEL_4)
 8112242:	2e0c      	cmp	r6, #12
 8112244:	f000 8095 	beq.w	8112372 <HAL_TIM_IC_ConfigChannel+0x20a>
  __HAL_UNLOCK(htim);
 8112248:	2300      	movs	r3, #0
 811224a:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
}
 811224e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  assert_param(IS_TIM_IC_POLARITY(sConfig->ICPolarity));
 8112250:	f241 0141 	movw	r1, #4161	; 0x1041
 8112254:	4871      	ldr	r0, [pc, #452]	; (811241c <HAL_TIM_IC_ConfigChannel+0x2b4>)
 8112256:	f7f3 fb0b 	bl	8105870 <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
 811225a:	6863      	ldr	r3, [r4, #4]
 811225c:	3b01      	subs	r3, #1
 811225e:	2b02      	cmp	r3, #2
 8112260:	d9db      	bls.n	811221a <HAL_TIM_IC_ConfigChannel+0xb2>
 8112262:	f241 0142 	movw	r1, #4162	; 0x1042
 8112266:	486d      	ldr	r0, [pc, #436]	; (811241c <HAL_TIM_IC_ConfigChannel+0x2b4>)
 8112268:	f7f3 fb02 	bl	8105870 <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
 811226c:	68a3      	ldr	r3, [r4, #8]
 811226e:	f033 030c 	bics.w	r3, r3, #12
 8112272:	d0d6      	beq.n	8112222 <HAL_TIM_IC_ConfigChannel+0xba>
 8112274:	f241 0143 	movw	r1, #4163	; 0x1043
 8112278:	4868      	ldr	r0, [pc, #416]	; (811241c <HAL_TIM_IC_ConfigChannel+0x2b4>)
 811227a:	f7f3 faf9 	bl	8105870 <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));
 811227e:	68e3      	ldr	r3, [r4, #12]
 8112280:	2b0f      	cmp	r3, #15
 8112282:	d9d1      	bls.n	8112228 <HAL_TIM_IC_ConfigChannel+0xc0>
 8112284:	f241 0144 	movw	r1, #4164	; 0x1044
 8112288:	4864      	ldr	r0, [pc, #400]	; (811241c <HAL_TIM_IC_ConfigChannel+0x2b4>)
 811228a:	f7f3 faf1 	bl	8105870 <assert_failed>
  __HAL_LOCK(htim);
 811228e:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 8112292:	2b01      	cmp	r3, #1
 8112294:	d1cc      	bne.n	8112230 <HAL_TIM_IC_ConfigChannel+0xc8>
 8112296:	2002      	movs	r0, #2
}
 8112298:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    TIM_TI1_SetConfig(htim->Instance,
 811229a:	e9d4 1200 	ldrd	r1, r2, [r4]
 811229e:	68e3      	ldr	r3, [r4, #12]
 81122a0:	6828      	ldr	r0, [r5, #0]
 81122a2:	f7ff ff25 	bl	81120f0 <TIM_TI1_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 81122a6:	682b      	ldr	r3, [r5, #0]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 81122a8:	68a4      	ldr	r4, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 81122aa:	4630      	mov	r0, r6
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 81122ac:	6999      	ldr	r1, [r3, #24]
 81122ae:	f021 010c 	bic.w	r1, r1, #12
 81122b2:	6199      	str	r1, [r3, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 81122b4:	699a      	ldr	r2, [r3, #24]
 81122b6:	4322      	orrs	r2, r4
 81122b8:	619a      	str	r2, [r3, #24]
  __HAL_UNLOCK(htim);
 81122ba:	2300      	movs	r3, #0
 81122bc:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
  return status;
 81122c0:	e7c5      	b.n	811224e <HAL_TIM_IC_ConfigChannel+0xe6>
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 81122c2:	682a      	ldr	r2, [r5, #0]
 81122c4:	4b51      	ldr	r3, [pc, #324]	; (811240c <HAL_TIM_IC_ConfigChannel+0x2a4>)
 81122c6:	4952      	ldr	r1, [pc, #328]	; (8112410 <HAL_TIM_IC_ConfigChannel+0x2a8>)
 81122c8:	429a      	cmp	r2, r3
 81122ca:	bf18      	it	ne
 81122cc:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 81122d0:	bf14      	ite	ne
 81122d2:	2301      	movne	r3, #1
 81122d4:	2300      	moveq	r3, #0
 81122d6:	428a      	cmp	r2, r1
 81122d8:	bf0c      	ite	eq
 81122da:	2300      	moveq	r3, #0
 81122dc:	f003 0301 	andne.w	r3, r3, #1
 81122e0:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 81122e4:	428a      	cmp	r2, r1
 81122e6:	bf0c      	ite	eq
 81122e8:	2300      	moveq	r3, #0
 81122ea:	f003 0301 	andne.w	r3, r3, #1
 81122ee:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 81122f2:	428a      	cmp	r2, r1
 81122f4:	bf0c      	ite	eq
 81122f6:	2300      	moveq	r3, #0
 81122f8:	f003 0301 	andne.w	r3, r3, #1
 81122fc:	f501 4178 	add.w	r1, r1, #63488	; 0xf800
 8112300:	428a      	cmp	r2, r1
 8112302:	bf0c      	ite	eq
 8112304:	2300      	moveq	r3, #0
 8112306:	f003 0301 	andne.w	r3, r3, #1
 811230a:	f501 5170 	add.w	r1, r1, #15360	; 0x3c00
 811230e:	428a      	cmp	r2, r1
 8112310:	bf0c      	ite	eq
 8112312:	2300      	moveq	r3, #0
 8112314:	f003 0301 	andne.w	r3, r3, #1
 8112318:	b11b      	cbz	r3, 8112322 <HAL_TIM_IC_ConfigChannel+0x1ba>
 811231a:	4b41      	ldr	r3, [pc, #260]	; (8112420 <HAL_TIM_IC_ConfigChannel+0x2b8>)
 811231c:	429a      	cmp	r2, r3
 811231e:	f040 80d7 	bne.w	81124d0 <HAL_TIM_IC_ConfigChannel+0x368>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8112322:	6a16      	ldr	r6, [r2, #32]
    TIM_TI2_SetConfig(htim->Instance,
 8112324:	68e3      	ldr	r3, [r4, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8112326:	f026 0610 	bic.w	r6, r6, #16
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 811232a:	031b      	lsls	r3, r3, #12
    TIM_TI2_SetConfig(htim->Instance,
 811232c:	e9d4 0700 	ldrd	r0, r7, [r4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8112330:	6216      	str	r6, [r2, #32]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8112332:	b29b      	uxth	r3, r3
  tmpccmr1 = TIMx->CCMR1;
 8112334:	6991      	ldr	r1, [r2, #24]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8112336:	0100      	lsls	r0, r0, #4
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8112338:	68a4      	ldr	r4, [r4, #8]
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 811233a:	f421 7140 	bic.w	r1, r1, #768	; 0x300
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 811233e:	f000 00a0 	and.w	r0, r0, #160	; 0xa0
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8112342:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8112346:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 811234a:	430b      	orrs	r3, r1
  tmpccer = TIMx->CCER;
 811234c:	6a11      	ldr	r1, [r2, #32]
  TIMx->CCMR1 = tmpccmr1 ;
 811234e:	6193      	str	r3, [r2, #24]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8112350:	f021 03a0 	bic.w	r3, r1, #160	; 0xa0
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8112354:	4303      	orrs	r3, r0
  HAL_StatusTypeDef status = HAL_OK;
 8112356:	2000      	movs	r0, #0
  TIMx->CCER = tmpccer;
 8112358:	6213      	str	r3, [r2, #32]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 811235a:	6991      	ldr	r1, [r2, #24]
 811235c:	f421 6140 	bic.w	r1, r1, #3072	; 0xc00
 8112360:	6191      	str	r1, [r2, #24]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8112362:	6993      	ldr	r3, [r2, #24]
 8112364:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
 8112368:	6193      	str	r3, [r2, #24]
  __HAL_UNLOCK(htim);
 811236a:	2300      	movs	r3, #0
 811236c:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
  return status;
 8112370:	e76d      	b.n	811224e <HAL_TIM_IC_ConfigChannel+0xe6>
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 8112372:	682b      	ldr	r3, [r5, #0]
 8112374:	4a25      	ldr	r2, [pc, #148]	; (811240c <HAL_TIM_IC_ConfigChannel+0x2a4>)
 8112376:	4926      	ldr	r1, [pc, #152]	; (8112410 <HAL_TIM_IC_ConfigChannel+0x2a8>)
 8112378:	4293      	cmp	r3, r2
 811237a:	bf18      	it	ne
 811237c:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 8112380:	bf14      	ite	ne
 8112382:	2201      	movne	r2, #1
 8112384:	2200      	moveq	r2, #0
 8112386:	428b      	cmp	r3, r1
 8112388:	bf0c      	ite	eq
 811238a:	2200      	moveq	r2, #0
 811238c:	f002 0201 	andne.w	r2, r2, #1
 8112390:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8112394:	428b      	cmp	r3, r1
 8112396:	bf0c      	ite	eq
 8112398:	2200      	moveq	r2, #0
 811239a:	f002 0201 	andne.w	r2, r2, #1
 811239e:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 81123a2:	428b      	cmp	r3, r1
 81123a4:	bf0c      	ite	eq
 81123a6:	2200      	moveq	r2, #0
 81123a8:	f002 0201 	andne.w	r2, r2, #1
 81123ac:	b142      	cbz	r2, 81123c0 <HAL_TIM_IC_ConfigChannel+0x258>
 81123ae:	4a1d      	ldr	r2, [pc, #116]	; (8112424 <HAL_TIM_IC_ConfigChannel+0x2bc>)
 81123b0:	4293      	cmp	r3, r2
 81123b2:	d005      	beq.n	81123c0 <HAL_TIM_IC_ConfigChannel+0x258>
 81123b4:	f241 017a 	movw	r1, #4218	; 0x107a
 81123b8:	4818      	ldr	r0, [pc, #96]	; (811241c <HAL_TIM_IC_ConfigChannel+0x2b4>)
 81123ba:	f7f3 fa59 	bl	8105870 <assert_failed>
    TIM_TI4_SetConfig(htim->Instance,
 81123be:	682b      	ldr	r3, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 81123c0:	6a1e      	ldr	r6, [r3, #32]
    TIM_TI4_SetConfig(htim->Instance,
 81123c2:	68e2      	ldr	r2, [r4, #12]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 81123c4:	f426 5680 	bic.w	r6, r6, #4096	; 0x1000
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 81123c8:	0312      	lsls	r2, r2, #12
    TIM_TI4_SetConfig(htim->Instance,
 81123ca:	e9d4 0700 	ldrd	r0, r7, [r4]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 81123ce:	621e      	str	r6, [r3, #32]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 81123d0:	b292      	uxth	r2, r2
  tmpccmr2 = TIMx->CCMR2;
 81123d2:	69d9      	ldr	r1, [r3, #28]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 81123d4:	0300      	lsls	r0, r0, #12
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 81123d6:	68a4      	ldr	r4, [r4, #8]
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 81123d8:	f421 7140 	bic.w	r1, r1, #768	; 0x300
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 81123dc:	f400 4020 	and.w	r0, r0, #40960	; 0xa000
  tmpccmr2 |= (TIM_ICSelection << 8U);
 81123e0:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 81123e4:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 81123e8:	430a      	orrs	r2, r1
  tmpccer = TIMx->CCER;
 81123ea:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCMR2 = tmpccmr2;
 81123ec:	61da      	str	r2, [r3, #28]
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 81123ee:	f421 4220 	bic.w	r2, r1, #40960	; 0xa000
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 81123f2:	4302      	orrs	r2, r0
  HAL_StatusTypeDef status = HAL_OK;
 81123f4:	2000      	movs	r0, #0
  TIMx->CCER = tmpccer ;
 81123f6:	621a      	str	r2, [r3, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 81123f8:	69d9      	ldr	r1, [r3, #28]
 81123fa:	f421 6140 	bic.w	r1, r1, #3072	; 0xc00
 81123fe:	61d9      	str	r1, [r3, #28]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8112400:	69da      	ldr	r2, [r3, #28]
 8112402:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
 8112406:	61da      	str	r2, [r3, #28]
 8112408:	e71e      	b.n	8112248 <HAL_TIM_IC_ConfigChannel+0xe0>
 811240a:	bf00      	nop
 811240c:	40010000 	.word	0x40010000
 8112410:	40000400 	.word	0x40000400
 8112414:	40000800 	.word	0x40000800
 8112418:	40002000 	.word	0x40002000
 811241c:	0812e0d4 	.word	0x0812e0d4
 8112420:	40001800 	.word	0x40001800
 8112424:	40010400 	.word	0x40010400
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 8112428:	682b      	ldr	r3, [r5, #0]
 811242a:	4a2d      	ldr	r2, [pc, #180]	; (81124e0 <HAL_TIM_IC_ConfigChannel+0x378>)
 811242c:	492d      	ldr	r1, [pc, #180]	; (81124e4 <HAL_TIM_IC_ConfigChannel+0x37c>)
 811242e:	4293      	cmp	r3, r2
 8112430:	bf18      	it	ne
 8112432:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 8112436:	bf14      	ite	ne
 8112438:	2201      	movne	r2, #1
 811243a:	2200      	moveq	r2, #0
 811243c:	428b      	cmp	r3, r1
 811243e:	bf0c      	ite	eq
 8112440:	2200      	moveq	r2, #0
 8112442:	f002 0201 	andne.w	r2, r2, #1
 8112446:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 811244a:	428b      	cmp	r3, r1
 811244c:	bf0c      	ite	eq
 811244e:	2200      	moveq	r2, #0
 8112450:	f002 0201 	andne.w	r2, r2, #1
 8112454:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8112458:	428b      	cmp	r3, r1
 811245a:	bf0c      	ite	eq
 811245c:	2200      	moveq	r2, #0
 811245e:	f002 0201 	andne.w	r2, r2, #1
 8112462:	b112      	cbz	r2, 811246a <HAL_TIM_IC_ConfigChannel+0x302>
 8112464:	4a20      	ldr	r2, [pc, #128]	; (81124e8 <HAL_TIM_IC_ConfigChannel+0x380>)
 8112466:	4293      	cmp	r3, r2
 8112468:	d12b      	bne.n	81124c2 <HAL_TIM_IC_ConfigChannel+0x35a>
  TIMx->CCER &= ~TIM_CCER_CC3E;
 811246a:	6a1e      	ldr	r6, [r3, #32]
    TIM_TI3_SetConfig(htim->Instance,
 811246c:	68e2      	ldr	r2, [r4, #12]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 811246e:	f426 7680 	bic.w	r6, r6, #256	; 0x100
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8112472:	0112      	lsls	r2, r2, #4
    TIM_TI3_SetConfig(htim->Instance,
 8112474:	e9d4 0100 	ldrd	r0, r1, [r4]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8112478:	621e      	str	r6, [r3, #32]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 811247a:	b2d2      	uxtb	r2, r2
  tmpccmr2 = TIMx->CCMR2;
 811247c:	69de      	ldr	r6, [r3, #28]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 811247e:	0200      	lsls	r0, r0, #8
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8112480:	68a4      	ldr	r4, [r4, #8]
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8112482:	f026 0603 	bic.w	r6, r6, #3
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8112486:	f400 6020 	and.w	r0, r0, #2560	; 0xa00
  tmpccmr2 |= TIM_ICSelection;
 811248a:	4331      	orrs	r1, r6
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 811248c:	f021 01f0 	bic.w	r1, r1, #240	; 0xf0
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8112490:	430a      	orrs	r2, r1
  tmpccer = TIMx->CCER;
 8112492:	6a19      	ldr	r1, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8112494:	f421 6120 	bic.w	r1, r1, #2560	; 0xa00
  TIMx->CCMR2 = tmpccmr2;
 8112498:	61da      	str	r2, [r3, #28]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 811249a:	4301      	orrs	r1, r0
  HAL_StatusTypeDef status = HAL_OK;
 811249c:	2000      	movs	r0, #0
  TIMx->CCER = tmpccer;
 811249e:	6219      	str	r1, [r3, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 81124a0:	69d9      	ldr	r1, [r3, #28]
 81124a2:	f021 010c 	bic.w	r1, r1, #12
 81124a6:	61d9      	str	r1, [r3, #28]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 81124a8:	69da      	ldr	r2, [r3, #28]
 81124aa:	4322      	orrs	r2, r4
 81124ac:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(htim);
 81124ae:	2300      	movs	r3, #0
 81124b0:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
  return status;
 81124b4:	e6cb      	b.n	811224e <HAL_TIM_IC_ConfigChannel+0xe6>
  assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 81124b6:	f44f 5182 	mov.w	r1, #4160	; 0x1040
 81124ba:	480c      	ldr	r0, [pc, #48]	; (81124ec <HAL_TIM_IC_ConfigChannel+0x384>)
 81124bc:	f7f3 f9d8 	bl	8105870 <assert_failed>
 81124c0:	e6a1      	b.n	8112206 <HAL_TIM_IC_ConfigChannel+0x9e>
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 81124c2:	f241 016a 	movw	r1, #4202	; 0x106a
 81124c6:	4809      	ldr	r0, [pc, #36]	; (81124ec <HAL_TIM_IC_ConfigChannel+0x384>)
 81124c8:	f7f3 f9d2 	bl	8105870 <assert_failed>
    TIM_TI3_SetConfig(htim->Instance,
 81124cc:	682b      	ldr	r3, [r5, #0]
 81124ce:	e7cc      	b.n	811246a <HAL_TIM_IC_ConfigChannel+0x302>
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 81124d0:	f241 015a 	movw	r1, #4186	; 0x105a
 81124d4:	4805      	ldr	r0, [pc, #20]	; (81124ec <HAL_TIM_IC_ConfigChannel+0x384>)
 81124d6:	f7f3 f9cb 	bl	8105870 <assert_failed>
    TIM_TI2_SetConfig(htim->Instance,
 81124da:	682a      	ldr	r2, [r5, #0]
 81124dc:	e721      	b.n	8112322 <HAL_TIM_IC_ConfigChannel+0x1ba>
 81124de:	bf00      	nop
 81124e0:	40010000 	.word	0x40010000
 81124e4:	40000400 	.word	0x40000400
 81124e8:	40010400 	.word	0x40010400
 81124ec:	0812e0d4 	.word	0x0812e0d4

081124f0 <TIM_CCxChannelCmd>:
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 81124f0:	4b2b      	ldr	r3, [pc, #172]	; (81125a0 <TIM_CCxChannelCmd+0xb0>)
 81124f2:	4298      	cmp	r0, r3
{
 81124f4:	b530      	push	{r4, r5, lr}
 81124f6:	4604      	mov	r4, r0
 81124f8:	b083      	sub	sp, #12
 81124fa:	460d      	mov	r5, r1
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 81124fc:	d031      	beq.n	8112562 <TIM_CCxChannelCmd+0x72>
 81124fe:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8112502:	d02e      	beq.n	8112562 <TIM_CCxChannelCmd+0x72>
 8112504:	f5a3 437c 	sub.w	r3, r3, #64512	; 0xfc00
 8112508:	4298      	cmp	r0, r3
 811250a:	d02a      	beq.n	8112562 <TIM_CCxChannelCmd+0x72>
 811250c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8112510:	4298      	cmp	r0, r3
 8112512:	d026      	beq.n	8112562 <TIM_CCxChannelCmd+0x72>
 8112514:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8112518:	4298      	cmp	r0, r3
 811251a:	d022      	beq.n	8112562 <TIM_CCxChannelCmd+0x72>
 811251c:	f503 4378 	add.w	r3, r3, #63488	; 0xf800
 8112520:	4298      	cmp	r0, r3
 8112522:	d01e      	beq.n	8112562 <TIM_CCxChannelCmd+0x72>
 8112524:	f503 5370 	add.w	r3, r3, #15360	; 0x3c00
 8112528:	4298      	cmp	r0, r3
 811252a:	d01a      	beq.n	8112562 <TIM_CCxChannelCmd+0x72>
 811252c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8112530:	4298      	cmp	r0, r3
 8112532:	d016      	beq.n	8112562 <TIM_CCxChannelCmd+0x72>
 8112534:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8112538:	4298      	cmp	r0, r3
 811253a:	d012      	beq.n	8112562 <TIM_CCxChannelCmd+0x72>
 811253c:	f5a3 3398 	sub.w	r3, r3, #77824	; 0x13000
 8112540:	4298      	cmp	r0, r3
 8112542:	d00e      	beq.n	8112562 <TIM_CCxChannelCmd+0x72>
 8112544:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8112548:	4298      	cmp	r0, r3
 811254a:	d00a      	beq.n	8112562 <TIM_CCxChannelCmd+0x72>
 811254c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8112550:	4298      	cmp	r0, r3
 8112552:	d006      	beq.n	8112562 <TIM_CCxChannelCmd+0x72>
 8112554:	f641 6199 	movw	r1, #7833	; 0x1e99
 8112558:	4812      	ldr	r0, [pc, #72]	; (81125a4 <TIM_CCxChannelCmd+0xb4>)
 811255a:	9201      	str	r2, [sp, #4]
 811255c:	f7f3 f988 	bl	8105870 <assert_failed>
 8112560:	9a01      	ldr	r2, [sp, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
 8112562:	2d14      	cmp	r5, #20
 8112564:	d90f      	bls.n	8112586 <TIM_CCxChannelCmd+0x96>
 8112566:	2d3c      	cmp	r5, #60	; 0x3c
 8112568:	d111      	bne.n	811258e <TIM_CCxChannelCmd+0x9e>

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 811256a:	f005 051f 	and.w	r5, r5, #31
 811256e:	2101      	movs	r1, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8112570:	6a23      	ldr	r3, [r4, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8112572:	40a9      	lsls	r1, r5

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8112574:	40aa      	lsls	r2, r5
  TIMx->CCER &= ~tmp;
 8112576:	ea23 0301 	bic.w	r3, r3, r1
 811257a:	6223      	str	r3, [r4, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 811257c:	6a25      	ldr	r5, [r4, #32]
 811257e:	4315      	orrs	r5, r2
 8112580:	6225      	str	r5, [r4, #32]
}
 8112582:	b003      	add	sp, #12
 8112584:	bd30      	pop	{r4, r5, pc}
  assert_param(IS_TIM_CHANNELS(Channel));
 8112586:	4b08      	ldr	r3, [pc, #32]	; (81125a8 <TIM_CCxChannelCmd+0xb8>)
 8112588:	40eb      	lsrs	r3, r5
 811258a:	07db      	lsls	r3, r3, #31
 811258c:	d4ed      	bmi.n	811256a <TIM_CCxChannelCmd+0x7a>
 811258e:	f641 619a 	movw	r1, #7834	; 0x1e9a
 8112592:	4804      	ldr	r0, [pc, #16]	; (81125a4 <TIM_CCxChannelCmd+0xb4>)
 8112594:	9201      	str	r2, [sp, #4]
 8112596:	f7f3 f96b 	bl	8105870 <assert_failed>
 811259a:	9a01      	ldr	r2, [sp, #4]
 811259c:	e7e5      	b.n	811256a <TIM_CCxChannelCmd+0x7a>
 811259e:	bf00      	nop
 81125a0:	40010000 	.word	0x40010000
 81125a4:	0812e0d4 	.word	0x0812e0d4
 81125a8:	00111111 	.word	0x00111111

081125ac <HAL_TIM_IC_Start_DMA>:
{
 81125ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 81125b0:	4604      	mov	r4, r0
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 81125b2:	460d      	mov	r5, r1
{
 81125b4:	4617      	mov	r7, r2
 81125b6:	4698      	mov	r8, r3
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 81125b8:	2900      	cmp	r1, #0
 81125ba:	f040 8087 	bne.w	81126cc <HAL_TIM_IC_Start_DMA+0x120>
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 81125be:	6803      	ldr	r3, [r0, #0]
 81125c0:	4aa4      	ldr	r2, [pc, #656]	; (8112854 <HAL_TIM_IC_Start_DMA+0x2a8>)
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 81125c2:	f890 603e 	ldrb.w	r6, [r0, #62]	; 0x3e
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 81125c6:	4293      	cmp	r3, r2
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 81125c8:	f890 9044 	ldrb.w	r9, [r0, #68]	; 0x44
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 81125cc:	b2f6      	uxtb	r6, r6
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 81125ce:	fa5f f989 	uxtb.w	r9, r9
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 81125d2:	d037      	beq.n	8112644 <HAL_TIM_IC_Start_DMA+0x98>
 81125d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81125d8:	d034      	beq.n	8112644 <HAL_TIM_IC_Start_DMA+0x98>
 81125da:	4a9f      	ldr	r2, [pc, #636]	; (8112858 <HAL_TIM_IC_Start_DMA+0x2ac>)
 81125dc:	4293      	cmp	r3, r2
 81125de:	d031      	beq.n	8112644 <HAL_TIM_IC_Start_DMA+0x98>
 81125e0:	4a9e      	ldr	r2, [pc, #632]	; (811285c <HAL_TIM_IC_Start_DMA+0x2b0>)
 81125e2:	4293      	cmp	r3, r2
 81125e4:	d066      	beq.n	81126b4 <HAL_TIM_IC_Start_DMA+0x108>
 81125e6:	4a9e      	ldr	r2, [pc, #632]	; (8112860 <HAL_TIM_IC_Start_DMA+0x2b4>)
 81125e8:	4293      	cmp	r3, r2
 81125ea:	d063      	beq.n	81126b4 <HAL_TIM_IC_Start_DMA+0x108>
 81125ec:	4a9d      	ldr	r2, [pc, #628]	; (8112864 <HAL_TIM_IC_Start_DMA+0x2b8>)
 81125ee:	4293      	cmp	r3, r2
 81125f0:	f040 80f7 	bne.w	81127e2 <HAL_TIM_IC_Start_DMA+0x236>
 81125f4:	2d14      	cmp	r5, #20
 81125f6:	d862      	bhi.n	81126be <HAL_TIM_IC_Start_DMA+0x112>
 81125f8:	4a9b      	ldr	r2, [pc, #620]	; (8112868 <HAL_TIM_IC_Start_DMA+0x2bc>)
 81125fa:	40ea      	lsrs	r2, r5
 81125fc:	07d2      	lsls	r2, r2, #31
 81125fe:	d55e      	bpl.n	81126be <HAL_TIM_IC_Start_DMA+0x112>
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));
 8112600:	4994      	ldr	r1, [pc, #592]	; (8112854 <HAL_TIM_IC_Start_DMA+0x2a8>)
 8112602:	4a95      	ldr	r2, [pc, #596]	; (8112858 <HAL_TIM_IC_Start_DMA+0x2ac>)
 8112604:	428b      	cmp	r3, r1
 8112606:	bf18      	it	ne
 8112608:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 811260c:	bf14      	ite	ne
 811260e:	2101      	movne	r1, #1
 8112610:	2100      	moveq	r1, #0
 8112612:	4293      	cmp	r3, r2
 8112614:	bf0c      	ite	eq
 8112616:	2100      	moveq	r1, #0
 8112618:	f001 0101 	andne.w	r1, r1, #1
 811261c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8112620:	4293      	cmp	r3, r2
 8112622:	bf0c      	ite	eq
 8112624:	2100      	moveq	r1, #0
 8112626:	f001 0101 	andne.w	r1, r1, #1
 811262a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 811262e:	4293      	cmp	r3, r2
 8112630:	bf0c      	ite	eq
 8112632:	2100      	moveq	r1, #0
 8112634:	f001 0101 	andne.w	r1, r1, #1
 8112638:	b121      	cbz	r1, 8112644 <HAL_TIM_IC_Start_DMA+0x98>
 811263a:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 811263e:	4293      	cmp	r3, r2
 8112640:	f040 80c5 	bne.w	81127ce <HAL_TIM_IC_Start_DMA+0x222>
  if ((channel_state == HAL_TIM_CHANNEL_STATE_BUSY)
 8112644:	2e02      	cmp	r6, #2
 8112646:	d06a      	beq.n	811271e <HAL_TIM_IC_Start_DMA+0x172>
 8112648:	f1b9 0f02 	cmp.w	r9, #2
 811264c:	d067      	beq.n	811271e <HAL_TIM_IC_Start_DMA+0x172>
  else if ((channel_state == HAL_TIM_CHANNEL_STATE_READY)
 811264e:	2e01      	cmp	r6, #1
 8112650:	d106      	bne.n	8112660 <HAL_TIM_IC_Start_DMA+0xb4>
 8112652:	f1b9 0f01 	cmp.w	r9, #1
 8112656:	d103      	bne.n	8112660 <HAL_TIM_IC_Start_DMA+0xb4>
    if ((pData == NULL) && (Length > 0U))
 8112658:	b92f      	cbnz	r7, 8112666 <HAL_TIM_IC_Start_DMA+0xba>
 811265a:	f1b8 0f00 	cmp.w	r8, #0
 811265e:	d002      	beq.n	8112666 <HAL_TIM_IC_Start_DMA+0xba>
    return HAL_ERROR;
 8112660:	2001      	movs	r0, #1
}
 8112662:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8112666:	2302      	movs	r3, #2
 8112668:	2d00      	cmp	r5, #0
 811266a:	d05b      	beq.n	8112724 <HAL_TIM_IC_Start_DMA+0x178>
 811266c:	2d04      	cmp	r5, #4
 811266e:	f000 8119 	beq.w	81128a4 <HAL_TIM_IC_Start_DMA+0x2f8>
 8112672:	2d08      	cmp	r5, #8
 8112674:	f000 8141 	beq.w	81128fa <HAL_TIM_IC_Start_DMA+0x34e>
 8112678:	2d0c      	cmp	r5, #12
 811267a:	f000 815d 	beq.w	8112938 <HAL_TIM_IC_Start_DMA+0x38c>
 811267e:	2d10      	cmp	r5, #16
 8112680:	f000 812f 	beq.w	81128e2 <HAL_TIM_IC_Start_DMA+0x336>
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8112684:	4629      	mov	r1, r5
  switch (Channel)
 8112686:	3d04      	subs	r5, #4
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8112688:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 811268c:	2201      	movs	r2, #1
 811268e:	6820      	ldr	r0, [r4, #0]
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8112690:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8112694:	f7ff ff2c 	bl	81124f0 <TIM_CCxChannelCmd>
  switch (Channel)
 8112698:	2d08      	cmp	r5, #8
 811269a:	f200 812b 	bhi.w	81128f4 <HAL_TIM_IC_Start_DMA+0x348>
 811269e:	e8df f015 	tbh	[pc, r5, lsl #1]
 81126a2:	010a      	.short	0x010a
 81126a4:	01290129 	.word	0x01290129
 81126a8:	01350129 	.word	0x01350129
 81126ac:	01290129 	.word	0x01290129
 81126b0:	01540129 	.word	0x01540129
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 81126b4:	f035 0204 	bics.w	r2, r5, #4
 81126b8:	d0a2      	beq.n	8112600 <HAL_TIM_IC_Start_DMA+0x54>
 81126ba:	2a08      	cmp	r2, #8
 81126bc:	d0a0      	beq.n	8112600 <HAL_TIM_IC_Start_DMA+0x54>
 81126be:	f640 114a 	movw	r1, #2378	; 0x94a
 81126c2:	486a      	ldr	r0, [pc, #424]	; (811286c <HAL_TIM_IC_Start_DMA+0x2c0>)
 81126c4:	f7f3 f8d4 	bl	8105870 <assert_failed>
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));
 81126c8:	6823      	ldr	r3, [r4, #0]
 81126ca:	e799      	b.n	8112600 <HAL_TIM_IC_Start_DMA+0x54>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 81126cc:	2904      	cmp	r1, #4
 81126ce:	f000 8090 	beq.w	81127f2 <HAL_TIM_IC_Start_DMA+0x246>
 81126d2:	2908      	cmp	r1, #8
 81126d4:	f000 80e0 	beq.w	8112898 <HAL_TIM_IC_Start_DMA+0x2ec>
 81126d8:	290c      	cmp	r1, #12
 81126da:	d07e      	beq.n	81127da <HAL_TIM_IC_Start_DMA+0x22e>
 81126dc:	2910      	cmp	r1, #16
 81126de:	f000 814a 	beq.w	8112976 <HAL_TIM_IC_Start_DMA+0x3ca>
 81126e2:	f890 6043 	ldrb.w	r6, [r0, #67]	; 0x43
 81126e6:	b2f6      	uxtb	r6, r6
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 81126e8:	6823      	ldr	r3, [r4, #0]
 81126ea:	4a5a      	ldr	r2, [pc, #360]	; (8112854 <HAL_TIM_IC_Start_DMA+0x2a8>)
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 81126ec:	f894 9047 	ldrb.w	r9, [r4, #71]	; 0x47
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 81126f0:	4293      	cmp	r3, r2
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 81126f2:	fa5f f989 	uxtb.w	r9, r9
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 81126f6:	f000 8098 	beq.w	811282a <HAL_TIM_IC_Start_DMA+0x27e>
 81126fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81126fe:	f000 8088 	beq.w	8112812 <HAL_TIM_IC_Start_DMA+0x266>
 8112702:	4a55      	ldr	r2, [pc, #340]	; (8112858 <HAL_TIM_IC_Start_DMA+0x2ac>)
 8112704:	4293      	cmp	r3, r2
 8112706:	f47f af6b 	bne.w	81125e0 <HAL_TIM_IC_Start_DMA+0x34>
 811270a:	f035 020c 	bics.w	r2, r5, #12
 811270e:	d099      	beq.n	8112644 <HAL_TIM_IC_Start_DMA+0x98>
 8112710:	4a57      	ldr	r2, [pc, #348]	; (8112870 <HAL_TIM_IC_Start_DMA+0x2c4>)
 8112712:	4293      	cmp	r3, r2
 8112714:	d1d3      	bne.n	81126be <HAL_TIM_IC_Start_DMA+0x112>
 8112716:	2d00      	cmp	r5, #0
 8112718:	f43f af72 	beq.w	8112600 <HAL_TIM_IC_Start_DMA+0x54>
 811271c:	e7cf      	b.n	81126be <HAL_TIM_IC_Start_DMA+0x112>
    return HAL_BUSY;
 811271e:	2002      	movs	r0, #2
}
 8112720:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8112724:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8112728:	4629      	mov	r1, r5
 811272a:	2201      	movs	r2, #1
 811272c:	6820      	ldr	r0, [r4, #0]
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 811272e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8112732:	f7ff fedd 	bl	81124f0 <TIM_CCxChannelCmd>
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 8112736:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8112738:	494e      	ldr	r1, [pc, #312]	; (8112874 <HAL_TIM_IC_Start_DMA+0x2c8>)
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData,
 811273a:	4643      	mov	r3, r8
 811273c:	463a      	mov	r2, r7
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 811273e:	63c1      	str	r1, [r0, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8112740:	494d      	ldr	r1, [pc, #308]	; (8112878 <HAL_TIM_IC_Start_DMA+0x2cc>)
 8112742:	6401      	str	r1, [r0, #64]	; 0x40
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8112744:	494d      	ldr	r1, [pc, #308]	; (811287c <HAL_TIM_IC_Start_DMA+0x2d0>)
 8112746:	64c1      	str	r1, [r0, #76]	; 0x4c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData,
 8112748:	6821      	ldr	r1, [r4, #0]
 811274a:	3134      	adds	r1, #52	; 0x34
 811274c:	f7f7 feb8 	bl	810a4c0 <HAL_DMA_Start_IT>
 8112750:	2800      	cmp	r0, #0
 8112752:	d185      	bne.n	8112660 <HAL_TIM_IC_Start_DMA+0xb4>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8112754:	6822      	ldr	r2, [r4, #0]
 8112756:	68d3      	ldr	r3, [r2, #12]
 8112758:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 811275c:	60d3      	str	r3, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 811275e:	4b3d      	ldr	r3, [pc, #244]	; (8112854 <HAL_TIM_IC_Start_DMA+0x2a8>)
 8112760:	4c3d      	ldr	r4, [pc, #244]	; (8112858 <HAL_TIM_IC_Start_DMA+0x2ac>)
 8112762:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8112766:	bf18      	it	ne
 8112768:	429a      	cmpne	r2, r3
 811276a:	493c      	ldr	r1, [pc, #240]	; (811285c <HAL_TIM_IC_Start_DMA+0x2b0>)
 811276c:	bf0c      	ite	eq
 811276e:	2301      	moveq	r3, #1
 8112770:	2300      	movne	r3, #0
 8112772:	42a2      	cmp	r2, r4
 8112774:	bf08      	it	eq
 8112776:	f043 0301 	orreq.w	r3, r3, #1
 811277a:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 811277e:	428a      	cmp	r2, r1
 8112780:	bf08      	it	eq
 8112782:	f043 0301 	orreq.w	r3, r3, #1
 8112786:	f501 417c 	add.w	r1, r1, #64512	; 0xfc00
 811278a:	42a2      	cmp	r2, r4
 811278c:	bf08      	it	eq
 811278e:	f043 0301 	orreq.w	r3, r3, #1
 8112792:	428a      	cmp	r2, r1
 8112794:	bf08      	it	eq
 8112796:	f043 0301 	orreq.w	r3, r3, #1
 811279a:	f501 5170 	add.w	r1, r1, #15360	; 0x3c00
 811279e:	428a      	cmp	r2, r1
 81127a0:	bf08      	it	eq
 81127a2:	f043 0301 	orreq.w	r3, r3, #1
 81127a6:	b913      	cbnz	r3, 81127ae <HAL_TIM_IC_Start_DMA+0x202>
 81127a8:	4b35      	ldr	r3, [pc, #212]	; (8112880 <HAL_TIM_IC_Start_DMA+0x2d4>)
 81127aa:	429a      	cmp	r2, r3
 81127ac:	d109      	bne.n	81127c2 <HAL_TIM_IC_Start_DMA+0x216>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 81127ae:	6891      	ldr	r1, [r2, #8]
 81127b0:	4b34      	ldr	r3, [pc, #208]	; (8112884 <HAL_TIM_IC_Start_DMA+0x2d8>)
 81127b2:	400b      	ands	r3, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 81127b4:	2b06      	cmp	r3, #6
 81127b6:	f43f af54 	beq.w	8112662 <HAL_TIM_IC_Start_DMA+0xb6>
 81127ba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 81127be:	f43f af50 	beq.w	8112662 <HAL_TIM_IC_Start_DMA+0xb6>
    __HAL_TIM_ENABLE(htim);
 81127c2:	6813      	ldr	r3, [r2, #0]
 81127c4:	f043 0301 	orr.w	r3, r3, #1
 81127c8:	6013      	str	r3, [r2, #0]
}
 81127ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));
 81127ce:	f640 114b 	movw	r1, #2379	; 0x94b
 81127d2:	4826      	ldr	r0, [pc, #152]	; (811286c <HAL_TIM_IC_Start_DMA+0x2c0>)
 81127d4:	f7f3 f84c 	bl	8105870 <assert_failed>
 81127d8:	e734      	b.n	8112644 <HAL_TIM_IC_Start_DMA+0x98>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 81127da:	f890 6041 	ldrb.w	r6, [r0, #65]	; 0x41
 81127de:	b2f6      	uxtb	r6, r6
 81127e0:	e782      	b.n	81126e8 <HAL_TIM_IC_Start_DMA+0x13c>
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 81127e2:	4a29      	ldr	r2, [pc, #164]	; (8112888 <HAL_TIM_IC_Start_DMA+0x2dc>)
 81127e4:	4293      	cmp	r3, r2
 81127e6:	d128      	bne.n	811283a <HAL_TIM_IC_Start_DMA+0x28e>
 81127e8:	f035 0204 	bics.w	r2, r5, #4
 81127ec:	f47f af67 	bne.w	81126be <HAL_TIM_IC_Start_DMA+0x112>
 81127f0:	e706      	b.n	8112600 <HAL_TIM_IC_Start_DMA+0x54>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 81127f2:	f890 603f 	ldrb.w	r6, [r0, #63]	; 0x3f
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 81127f6:	f890 9045 	ldrb.w	r9, [r0, #69]	; 0x45
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 81127fa:	b2f6      	uxtb	r6, r6
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 81127fc:	6823      	ldr	r3, [r4, #0]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 81127fe:	fa5f f989 	uxtb.w	r9, r9
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8112802:	4a14      	ldr	r2, [pc, #80]	; (8112854 <HAL_TIM_IC_Start_DMA+0x2a8>)
 8112804:	4293      	cmp	r3, r2
 8112806:	f43f af1d 	beq.w	8112644 <HAL_TIM_IC_Start_DMA+0x98>
 811280a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 811280e:	f47f af78 	bne.w	8112702 <HAL_TIM_IC_Start_DMA+0x156>
 8112812:	f035 020c 	bics.w	r2, r5, #12
 8112816:	f43f af15 	beq.w	8112644 <HAL_TIM_IC_Start_DMA+0x98>
 811281a:	4a1c      	ldr	r2, [pc, #112]	; (811288c <HAL_TIM_IC_Start_DMA+0x2e0>)
 811281c:	4293      	cmp	r3, r2
 811281e:	f47f af77 	bne.w	8112710 <HAL_TIM_IC_Start_DMA+0x164>
 8112822:	2d00      	cmp	r5, #0
 8112824:	f43f aeec 	beq.w	8112600 <HAL_TIM_IC_Start_DMA+0x54>
 8112828:	e749      	b.n	81126be <HAL_TIM_IC_Start_DMA+0x112>
 811282a:	f025 0204 	bic.w	r2, r5, #4
 811282e:	2a08      	cmp	r2, #8
 8112830:	f43f af08 	beq.w	8112644 <HAL_TIM_IC_Start_DMA+0x98>
 8112834:	2a10      	cmp	r2, #16
 8112836:	f43f af05 	beq.w	8112644 <HAL_TIM_IC_Start_DMA+0x98>
 811283a:	4a15      	ldr	r2, [pc, #84]	; (8112890 <HAL_TIM_IC_Start_DMA+0x2e4>)
 811283c:	4293      	cmp	r3, r2
 811283e:	f43f af6a 	beq.w	8112716 <HAL_TIM_IC_Start_DMA+0x16a>
 8112842:	4a14      	ldr	r2, [pc, #80]	; (8112894 <HAL_TIM_IC_Start_DMA+0x2e8>)
 8112844:	4293      	cmp	r3, r2
 8112846:	f43f af66 	beq.w	8112716 <HAL_TIM_IC_Start_DMA+0x16a>
 811284a:	4a0d      	ldr	r2, [pc, #52]	; (8112880 <HAL_TIM_IC_Start_DMA+0x2d4>)
 811284c:	4293      	cmp	r3, r2
 811284e:	d0cb      	beq.n	81127e8 <HAL_TIM_IC_Start_DMA+0x23c>
 8112850:	e7e3      	b.n	811281a <HAL_TIM_IC_Start_DMA+0x26e>
 8112852:	bf00      	nop
 8112854:	40010000 	.word	0x40010000
 8112858:	40000400 	.word	0x40000400
 811285c:	40000800 	.word	0x40000800
 8112860:	40000c00 	.word	0x40000c00
 8112864:	40010400 	.word	0x40010400
 8112868:	00111111 	.word	0x00111111
 811286c:	0812e0d4 	.word	0x0812e0d4
 8112870:	40002000 	.word	0x40002000
 8112874:	08110edd 	.word	0x08110edd
 8112878:	08110f75 	.word	0x08110f75
 811287c:	08111159 	.word	0x08111159
 8112880:	40001800 	.word	0x40001800
 8112884:	00010007 	.word	0x00010007
 8112888:	40014000 	.word	0x40014000
 811288c:	40001c00 	.word	0x40001c00
 8112890:	40014400 	.word	0x40014400
 8112894:	40014800 	.word	0x40014800
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8112898:	f890 6040 	ldrb.w	r6, [r0, #64]	; 0x40
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 811289c:	f890 9046 	ldrb.w	r9, [r0, #70]	; 0x46
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 81128a0:	b2f6      	uxtb	r6, r6
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 81128a2:	e7ab      	b.n	81127fc <HAL_TIM_IC_Start_DMA+0x250>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 81128a4:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 81128a8:	4629      	mov	r1, r5
 81128aa:	2201      	movs	r2, #1
 81128ac:	6820      	ldr	r0, [r4, #0]
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 81128ae:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 81128b2:	f7ff fe1d 	bl	81124f0 <TIM_CCxChannelCmd>
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 81128b6:	6aa0      	ldr	r0, [r4, #40]	; 0x28
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData,
 81128b8:	4643      	mov	r3, r8
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 81128ba:	4931      	ldr	r1, [pc, #196]	; (8112980 <HAL_TIM_IC_Start_DMA+0x3d4>)
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData,
 81128bc:	463a      	mov	r2, r7
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 81128be:	63c1      	str	r1, [r0, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 81128c0:	4930      	ldr	r1, [pc, #192]	; (8112984 <HAL_TIM_IC_Start_DMA+0x3d8>)
 81128c2:	6401      	str	r1, [r0, #64]	; 0x40
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 81128c4:	4930      	ldr	r1, [pc, #192]	; (8112988 <HAL_TIM_IC_Start_DMA+0x3dc>)
 81128c6:	64c1      	str	r1, [r0, #76]	; 0x4c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData,
 81128c8:	6821      	ldr	r1, [r4, #0]
 81128ca:	3138      	adds	r1, #56	; 0x38
 81128cc:	f7f7 fdf8 	bl	810a4c0 <HAL_DMA_Start_IT>
 81128d0:	2800      	cmp	r0, #0
 81128d2:	f47f aec5 	bne.w	8112660 <HAL_TIM_IC_Start_DMA+0xb4>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 81128d6:	6822      	ldr	r2, [r4, #0]
 81128d8:	68d3      	ldr	r3, [r2, #12]
 81128da:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 81128de:	60d3      	str	r3, [r2, #12]
      break;
 81128e0:	e73d      	b.n	811275e <HAL_TIM_IC_Start_DMA+0x1b2>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 81128e2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 81128e6:	2201      	movs	r2, #1
 81128e8:	4629      	mov	r1, r5
 81128ea:	6820      	ldr	r0, [r4, #0]
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 81128ec:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 81128f0:	f7ff fdfe 	bl	81124f0 <TIM_CCxChannelCmd>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 81128f4:	6822      	ldr	r2, [r4, #0]
      status = HAL_ERROR;
 81128f6:	2001      	movs	r0, #1
 81128f8:	e731      	b.n	811275e <HAL_TIM_IC_Start_DMA+0x1b2>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 81128fa:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 81128fe:	4629      	mov	r1, r5
 8112900:	2201      	movs	r2, #1
 8112902:	6820      	ldr	r0, [r4, #0]
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8112904:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8112908:	f7ff fdf2 	bl	81124f0 <TIM_CCxChannelCmd>
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 811290c:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData,
 811290e:	4643      	mov	r3, r8
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 8112910:	491b      	ldr	r1, [pc, #108]	; (8112980 <HAL_TIM_IC_Start_DMA+0x3d4>)
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData,
 8112912:	463a      	mov	r2, r7
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 8112914:	63c1      	str	r1, [r0, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8112916:	491b      	ldr	r1, [pc, #108]	; (8112984 <HAL_TIM_IC_Start_DMA+0x3d8>)
 8112918:	6401      	str	r1, [r0, #64]	; 0x40
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 811291a:	491b      	ldr	r1, [pc, #108]	; (8112988 <HAL_TIM_IC_Start_DMA+0x3dc>)
 811291c:	64c1      	str	r1, [r0, #76]	; 0x4c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData,
 811291e:	6821      	ldr	r1, [r4, #0]
 8112920:	313c      	adds	r1, #60	; 0x3c
 8112922:	f7f7 fdcd 	bl	810a4c0 <HAL_DMA_Start_IT>
 8112926:	2800      	cmp	r0, #0
 8112928:	f47f ae9a 	bne.w	8112660 <HAL_TIM_IC_Start_DMA+0xb4>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 811292c:	6822      	ldr	r2, [r4, #0]
 811292e:	68d3      	ldr	r3, [r2, #12]
 8112930:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8112934:	60d3      	str	r3, [r2, #12]
      break;
 8112936:	e712      	b.n	811275e <HAL_TIM_IC_Start_DMA+0x1b2>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8112938:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 811293c:	4629      	mov	r1, r5
 811293e:	2201      	movs	r2, #1
 8112940:	6820      	ldr	r0, [r4, #0]
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8112942:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8112946:	f7ff fdd3 	bl	81124f0 <TIM_CCxChannelCmd>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 811294a:	6b20      	ldr	r0, [r4, #48]	; 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData,
 811294c:	4643      	mov	r3, r8
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 811294e:	490c      	ldr	r1, [pc, #48]	; (8112980 <HAL_TIM_IC_Start_DMA+0x3d4>)
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData,
 8112950:	463a      	mov	r2, r7
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 8112952:	63c1      	str	r1, [r0, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8112954:	490b      	ldr	r1, [pc, #44]	; (8112984 <HAL_TIM_IC_Start_DMA+0x3d8>)
 8112956:	6401      	str	r1, [r0, #64]	; 0x40
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8112958:	490b      	ldr	r1, [pc, #44]	; (8112988 <HAL_TIM_IC_Start_DMA+0x3dc>)
 811295a:	64c1      	str	r1, [r0, #76]	; 0x4c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData,
 811295c:	6821      	ldr	r1, [r4, #0]
 811295e:	3140      	adds	r1, #64	; 0x40
 8112960:	f7f7 fdae 	bl	810a4c0 <HAL_DMA_Start_IT>
 8112964:	2800      	cmp	r0, #0
 8112966:	f47f ae7b 	bne.w	8112660 <HAL_TIM_IC_Start_DMA+0xb4>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 811296a:	6822      	ldr	r2, [r4, #0]
 811296c:	68d3      	ldr	r3, [r2, #12]
 811296e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8112972:	60d3      	str	r3, [r2, #12]
      break;
 8112974:	e6f3      	b.n	811275e <HAL_TIM_IC_Start_DMA+0x1b2>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8112976:	f890 6042 	ldrb.w	r6, [r0, #66]	; 0x42
 811297a:	b2f6      	uxtb	r6, r6
 811297c:	e6b4      	b.n	81126e8 <HAL_TIM_IC_Start_DMA+0x13c>
 811297e:	bf00      	nop
 8112980:	08110edd 	.word	0x08110edd
 8112984:	08110f75 	.word	0x08110f75
 8112988:	08111159 	.word	0x08111159

0811298c <HAL_TIM_IC_Stop_DMA>:
{
 811298c:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 811298e:	4b82      	ldr	r3, [pc, #520]	; (8112b98 <HAL_TIM_IC_Stop_DMA+0x20c>)
{
 8112990:	4604      	mov	r4, r0
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8112992:	6800      	ldr	r0, [r0, #0]
{
 8112994:	460d      	mov	r5, r1
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8112996:	4298      	cmp	r0, r3
 8112998:	f000 80cc 	beq.w	8112b34 <HAL_TIM_IC_Stop_DMA+0x1a8>
 811299c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 81129a0:	d056      	beq.n	8112a50 <HAL_TIM_IC_Stop_DMA+0xc4>
 81129a2:	4b7e      	ldr	r3, [pc, #504]	; (8112b9c <HAL_TIM_IC_Stop_DMA+0x210>)
 81129a4:	4298      	cmp	r0, r3
 81129a6:	d053      	beq.n	8112a50 <HAL_TIM_IC_Stop_DMA+0xc4>
 81129a8:	4b7d      	ldr	r3, [pc, #500]	; (8112ba0 <HAL_TIM_IC_Stop_DMA+0x214>)
 81129aa:	4298      	cmp	r0, r3
 81129ac:	d050      	beq.n	8112a50 <HAL_TIM_IC_Stop_DMA+0xc4>
 81129ae:	4b7d      	ldr	r3, [pc, #500]	; (8112ba4 <HAL_TIM_IC_Stop_DMA+0x218>)
 81129b0:	4298      	cmp	r0, r3
 81129b2:	d04d      	beq.n	8112a50 <HAL_TIM_IC_Stop_DMA+0xc4>
 81129b4:	4b7c      	ldr	r3, [pc, #496]	; (8112ba8 <HAL_TIM_IC_Stop_DMA+0x21c>)
 81129b6:	4298      	cmp	r0, r3
 81129b8:	f000 80bc 	beq.w	8112b34 <HAL_TIM_IC_Stop_DMA+0x1a8>
 81129bc:	4b7b      	ldr	r3, [pc, #492]	; (8112bac <HAL_TIM_IC_Stop_DMA+0x220>)
 81129be:	4298      	cmp	r0, r3
 81129c0:	d00c      	beq.n	81129dc <HAL_TIM_IC_Stop_DMA+0x50>
 81129c2:	4b7b      	ldr	r3, [pc, #492]	; (8112bb0 <HAL_TIM_IC_Stop_DMA+0x224>)
 81129c4:	4298      	cmp	r0, r3
 81129c6:	f000 80d9 	beq.w	8112b7c <HAL_TIM_IC_Stop_DMA+0x1f0>
 81129ca:	4b7a      	ldr	r3, [pc, #488]	; (8112bb4 <HAL_TIM_IC_Stop_DMA+0x228>)
 81129cc:	4298      	cmp	r0, r3
 81129ce:	f000 80d5 	beq.w	8112b7c <HAL_TIM_IC_Stop_DMA+0x1f0>
 81129d2:	f5a3 3398 	sub.w	r3, r3, #77824	; 0x13000
 81129d6:	4298      	cmp	r0, r3
 81129d8:	f040 80c9 	bne.w	8112b6e <HAL_TIM_IC_Stop_DMA+0x1e2>
 81129dc:	f035 0304 	bics.w	r3, r5, #4
 81129e0:	f000 80cf 	beq.w	8112b82 <HAL_TIM_IC_Stop_DMA+0x1f6>
 81129e4:	4874      	ldr	r0, [pc, #464]	; (8112bb8 <HAL_TIM_IC_Stop_DMA+0x22c>)
 81129e6:	f640 11e5 	movw	r1, #2533	; 0x9e5
 81129ea:	f7f2 ff41 	bl	8105870 <assert_failed>
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));
 81129ee:	6820      	ldr	r0, [r4, #0]
 81129f0:	4b69      	ldr	r3, [pc, #420]	; (8112b98 <HAL_TIM_IC_Stop_DMA+0x20c>)
 81129f2:	4a6a      	ldr	r2, [pc, #424]	; (8112b9c <HAL_TIM_IC_Stop_DMA+0x210>)
 81129f4:	4298      	cmp	r0, r3
 81129f6:	bf18      	it	ne
 81129f8:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 81129fc:	bf14      	ite	ne
 81129fe:	2301      	movne	r3, #1
 8112a00:	2300      	moveq	r3, #0
 8112a02:	4290      	cmp	r0, r2
 8112a04:	bf0c      	ite	eq
 8112a06:	2300      	moveq	r3, #0
 8112a08:	f003 0301 	andne.w	r3, r3, #1
 8112a0c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8112a10:	4290      	cmp	r0, r2
 8112a12:	bf0c      	ite	eq
 8112a14:	2300      	moveq	r3, #0
 8112a16:	f003 0301 	andne.w	r3, r3, #1
 8112a1a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8112a1e:	4290      	cmp	r0, r2
 8112a20:	bf0c      	ite	eq
 8112a22:	2300      	moveq	r3, #0
 8112a24:	f003 0301 	andne.w	r3, r3, #1
 8112a28:	b11b      	cbz	r3, 8112a32 <HAL_TIM_IC_Stop_DMA+0xa6>
 8112a2a:	4b5f      	ldr	r3, [pc, #380]	; (8112ba8 <HAL_TIM_IC_Stop_DMA+0x21c>)
 8112a2c:	4298      	cmp	r0, r3
 8112a2e:	f040 80a8 	bne.w	8112b82 <HAL_TIM_IC_Stop_DMA+0x1f6>
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8112a32:	2200      	movs	r2, #0
 8112a34:	4629      	mov	r1, r5
 8112a36:	f7ff fd5b 	bl	81124f0 <TIM_CCxChannelCmd>
  switch (Channel)
 8112a3a:	2d0c      	cmp	r5, #12
 8112a3c:	d80c      	bhi.n	8112a58 <HAL_TIM_IC_Stop_DMA+0xcc>
 8112a3e:	e8df f005 	tbb	[pc, r5]
 8112a42:	0b0d      	.short	0x0b0d
 8112a44:	0b640b0b 	.word	0x0b640b0b
 8112a48:	0b4a0b0b 	.word	0x0b4a0b0b
 8112a4c:	0b0b      	.short	0x0b0b
 8112a4e:	22          	.byte	0x22
 8112a4f:	00          	.byte	0x00
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8112a50:	f035 030c 	bics.w	r3, r5, #12
 8112a54:	d1c6      	bne.n	81129e4 <HAL_TIM_IC_Stop_DMA+0x58>
 8112a56:	e7ec      	b.n	8112a32 <HAL_TIM_IC_Stop_DMA+0xa6>
  switch (Channel)
 8112a58:	2001      	movs	r0, #1
}
 8112a5a:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8112a5c:	6822      	ldr	r2, [r4, #0]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8112a5e:	6a60      	ldr	r0, [r4, #36]	; 0x24
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8112a60:	68d3      	ldr	r3, [r2, #12]
 8112a62:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8112a66:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8112a68:	f7f7 fdce 	bl	810a608 <HAL_DMA_Abort_IT>
    __HAL_TIM_DISABLE(htim);
 8112a6c:	6823      	ldr	r3, [r4, #0]
 8112a6e:	f241 1211 	movw	r2, #4369	; 0x1111
 8112a72:	6a19      	ldr	r1, [r3, #32]
 8112a74:	4211      	tst	r1, r2
 8112a76:	d06c      	beq.n	8112b52 <HAL_TIM_IC_Stop_DMA+0x1c6>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8112a78:	2301      	movs	r3, #1
 8112a7a:	2000      	movs	r0, #0
 8112a7c:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8112a80:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
}
 8112a84:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8112a86:	6822      	ldr	r2, [r4, #0]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8112a88:	6b20      	ldr	r0, [r4, #48]	; 0x30
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8112a8a:	68d3      	ldr	r3, [r2, #12]
 8112a8c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8112a90:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8112a92:	f7f7 fdb9 	bl	810a608 <HAL_DMA_Abort_IT>
    __HAL_TIM_DISABLE(htim);
 8112a96:	6823      	ldr	r3, [r4, #0]
 8112a98:	f241 1211 	movw	r2, #4369	; 0x1111
 8112a9c:	6a19      	ldr	r1, [r3, #32]
 8112a9e:	4211      	tst	r1, r2
 8112aa0:	d161      	bne.n	8112b66 <HAL_TIM_IC_Stop_DMA+0x1da>
 8112aa2:	6a19      	ldr	r1, [r3, #32]
 8112aa4:	f240 4244 	movw	r2, #1092	; 0x444
 8112aa8:	4211      	tst	r1, r2
 8112aaa:	d15c      	bne.n	8112b66 <HAL_TIM_IC_Stop_DMA+0x1da>
 8112aac:	681a      	ldr	r2, [r3, #0]
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8112aae:	2d04      	cmp	r5, #4
    __HAL_TIM_DISABLE(htim);
 8112ab0:	f022 0201 	bic.w	r2, r2, #1
 8112ab4:	601a      	str	r2, [r3, #0]
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8112ab6:	d036      	beq.n	8112b26 <HAL_TIM_IC_Stop_DMA+0x19a>
 8112ab8:	2d08      	cmp	r5, #8
 8112aba:	d01f      	beq.n	8112afc <HAL_TIM_IC_Stop_DMA+0x170>
 8112abc:	2d0c      	cmp	r5, #12
 8112abe:	d052      	beq.n	8112b66 <HAL_TIM_IC_Stop_DMA+0x1da>
 8112ac0:	2d10      	cmp	r5, #16
 8112ac2:	f04f 0301 	mov.w	r3, #1
 8112ac6:	d063      	beq.n	8112b90 <HAL_TIM_IC_Stop_DMA+0x204>
 8112ac8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8112acc:	2301      	movs	r3, #1
 8112ace:	2000      	movs	r0, #0
 8112ad0:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
}
 8112ad4:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8112ad6:	6822      	ldr	r2, [r4, #0]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8112ad8:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8112ada:	68d3      	ldr	r3, [r2, #12]
 8112adc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8112ae0:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8112ae2:	f7f7 fd91 	bl	810a608 <HAL_DMA_Abort_IT>
    __HAL_TIM_DISABLE(htim);
 8112ae6:	6823      	ldr	r3, [r4, #0]
 8112ae8:	f241 1211 	movw	r2, #4369	; 0x1111
 8112aec:	6a19      	ldr	r1, [r3, #32]
 8112aee:	4211      	tst	r1, r2
 8112af0:	d104      	bne.n	8112afc <HAL_TIM_IC_Stop_DMA+0x170>
 8112af2:	6a19      	ldr	r1, [r3, #32]
 8112af4:	f240 4244 	movw	r2, #1092	; 0x444
 8112af8:	4211      	tst	r1, r2
 8112afa:	d0d7      	beq.n	8112aac <HAL_TIM_IC_Stop_DMA+0x120>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8112afc:	2301      	movs	r3, #1
 8112afe:	2000      	movs	r0, #0
 8112b00:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8112b04:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
}
 8112b08:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8112b0a:	6822      	ldr	r2, [r4, #0]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8112b0c:	6aa0      	ldr	r0, [r4, #40]	; 0x28
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8112b0e:	68d3      	ldr	r3, [r2, #12]
 8112b10:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8112b14:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8112b16:	f7f7 fd77 	bl	810a608 <HAL_DMA_Abort_IT>
    __HAL_TIM_DISABLE(htim);
 8112b1a:	6823      	ldr	r3, [r4, #0]
 8112b1c:	f241 1211 	movw	r2, #4369	; 0x1111
 8112b20:	6a19      	ldr	r1, [r3, #32]
 8112b22:	4211      	tst	r1, r2
 8112b24:	d00f      	beq.n	8112b46 <HAL_TIM_IC_Stop_DMA+0x1ba>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8112b26:	2301      	movs	r3, #1
 8112b28:	2000      	movs	r0, #0
 8112b2a:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8112b2e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
}
 8112b32:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8112b34:	2d14      	cmp	r5, #20
 8112b36:	f63f af55 	bhi.w	81129e4 <HAL_TIM_IC_Stop_DMA+0x58>
 8112b3a:	4b20      	ldr	r3, [pc, #128]	; (8112bbc <HAL_TIM_IC_Stop_DMA+0x230>)
 8112b3c:	40eb      	lsrs	r3, r5
 8112b3e:	07db      	lsls	r3, r3, #31
 8112b40:	f53f af77 	bmi.w	8112a32 <HAL_TIM_IC_Stop_DMA+0xa6>
 8112b44:	e74e      	b.n	81129e4 <HAL_TIM_IC_Stop_DMA+0x58>
    __HAL_TIM_DISABLE(htim);
 8112b46:	6a19      	ldr	r1, [r3, #32]
 8112b48:	f240 4244 	movw	r2, #1092	; 0x444
 8112b4c:	4211      	tst	r1, r2
 8112b4e:	d0ad      	beq.n	8112aac <HAL_TIM_IC_Stop_DMA+0x120>
 8112b50:	e7e9      	b.n	8112b26 <HAL_TIM_IC_Stop_DMA+0x19a>
 8112b52:	6a19      	ldr	r1, [r3, #32]
 8112b54:	f240 4244 	movw	r2, #1092	; 0x444
 8112b58:	4211      	tst	r1, r2
 8112b5a:	d18d      	bne.n	8112a78 <HAL_TIM_IC_Stop_DMA+0xec>
 8112b5c:	681a      	ldr	r2, [r3, #0]
 8112b5e:	f022 0201 	bic.w	r2, r2, #1
 8112b62:	601a      	str	r2, [r3, #0]
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8112b64:	e788      	b.n	8112a78 <HAL_TIM_IC_Stop_DMA+0xec>
 8112b66:	2301      	movs	r3, #1
 8112b68:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8112b6c:	e7ae      	b.n	8112acc <HAL_TIM_IC_Stop_DMA+0x140>
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8112b6e:	4b14      	ldr	r3, [pc, #80]	; (8112bc0 <HAL_TIM_IC_Stop_DMA+0x234>)
 8112b70:	4298      	cmp	r0, r3
 8112b72:	d003      	beq.n	8112b7c <HAL_TIM_IC_Stop_DMA+0x1f0>
 8112b74:	4b13      	ldr	r3, [pc, #76]	; (8112bc4 <HAL_TIM_IC_Stop_DMA+0x238>)
 8112b76:	4298      	cmp	r0, r3
 8112b78:	f47f af34 	bne.w	81129e4 <HAL_TIM_IC_Stop_DMA+0x58>
 8112b7c:	2d00      	cmp	r5, #0
 8112b7e:	f47f af31 	bne.w	81129e4 <HAL_TIM_IC_Stop_DMA+0x58>
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));
 8112b82:	480d      	ldr	r0, [pc, #52]	; (8112bb8 <HAL_TIM_IC_Stop_DMA+0x22c>)
 8112b84:	f640 11e6 	movw	r1, #2534	; 0x9e6
 8112b88:	f7f2 fe72 	bl	8105870 <assert_failed>
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8112b8c:	6820      	ldr	r0, [r4, #0]
 8112b8e:	e750      	b.n	8112a32 <HAL_TIM_IC_Stop_DMA+0xa6>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8112b90:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8112b94:	e79a      	b.n	8112acc <HAL_TIM_IC_Stop_DMA+0x140>
 8112b96:	bf00      	nop
 8112b98:	40010000 	.word	0x40010000
 8112b9c:	40000400 	.word	0x40000400
 8112ba0:	40000800 	.word	0x40000800
 8112ba4:	40000c00 	.word	0x40000c00
 8112ba8:	40010400 	.word	0x40010400
 8112bac:	40014000 	.word	0x40014000
 8112bb0:	40014400 	.word	0x40014400
 8112bb4:	40014800 	.word	0x40014800
 8112bb8:	0812e0d4 	.word	0x0812e0d4
 8112bbc:	00111111 	.word	0x00111111
 8112bc0:	40001c00 	.word	0x40001c00
 8112bc4:	40002000 	.word	0x40002000

08112bc8 <HAL_TIMEx_MasterConfigSynchronization>:
{
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 8112bc8:	6802      	ldr	r2, [r0, #0]
{
 8112bca:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 8112bce:	4b6d      	ldr	r3, [pc, #436]	; (8112d84 <HAL_TIMEx_MasterConfigSynchronization+0x1bc>)
{
 8112bd0:	460d      	mov	r5, r1
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 8112bd2:	4f6d      	ldr	r7, [pc, #436]	; (8112d88 <HAL_TIMEx_MasterConfigSynchronization+0x1c0>)
{
 8112bd4:	4604      	mov	r4, r0
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 8112bd6:	429a      	cmp	r2, r3
 8112bd8:	bf18      	it	ne
 8112bda:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 8112bde:	4e6b      	ldr	r6, [pc, #428]	; (8112d8c <HAL_TIMEx_MasterConfigSynchronization+0x1c4>)
 8112be0:	496b      	ldr	r1, [pc, #428]	; (8112d90 <HAL_TIMEx_MasterConfigSynchronization+0x1c8>)
 8112be2:	bf14      	ite	ne
 8112be4:	2301      	movne	r3, #1
 8112be6:	2300      	moveq	r3, #0
 8112be8:	42ba      	cmp	r2, r7
 8112bea:	bf0c      	ite	eq
 8112bec:	2300      	moveq	r3, #0
 8112bee:	f003 0301 	andne.w	r3, r3, #1
 8112bf2:	42b2      	cmp	r2, r6
 8112bf4:	bf0c      	ite	eq
 8112bf6:	2300      	moveq	r3, #0
 8112bf8:	f003 0301 	andne.w	r3, r3, #1
 8112bfc:	428a      	cmp	r2, r1
 8112bfe:	bf0c      	ite	eq
 8112c00:	2300      	moveq	r3, #0
 8112c02:	f003 0301 	andne.w	r3, r3, #1
 8112c06:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8112c0a:	428a      	cmp	r2, r1
 8112c0c:	bf0c      	ite	eq
 8112c0e:	2300      	moveq	r3, #0
 8112c10:	f003 0301 	andne.w	r3, r3, #1
 8112c14:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8112c18:	428a      	cmp	r2, r1
 8112c1a:	bf0c      	ite	eq
 8112c1c:	2300      	moveq	r3, #0
 8112c1e:	f003 0301 	andne.w	r3, r3, #1
 8112c22:	b11b      	cbz	r3, 8112c2c <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8112c24:	4b5b      	ldr	r3, [pc, #364]	; (8112d94 <HAL_TIMEx_MasterConfigSynchronization+0x1cc>)
 8112c26:	429a      	cmp	r2, r3
 8112c28:	f040 808c 	bne.w	8112d44 <HAL_TIMEx_MasterConfigSynchronization+0x17c>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 8112c2c:	682b      	ldr	r3, [r5, #0]
 8112c2e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8112c32:	2b40      	cmp	r3, #64	; 0x40
 8112c34:	d002      	beq.n	8112c3c <HAL_TIMEx_MasterConfigSynchronization+0x74>
 8112c36:	2b00      	cmp	r3, #0
 8112c38:	f040 808a 	bne.w	8112d50 <HAL_TIMEx_MasterConfigSynchronization+0x188>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 8112c3c:	68ab      	ldr	r3, [r5, #8]
 8112c3e:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8112c42:	d173      	bne.n	8112d2c <HAL_TIMEx_MasterConfigSynchronization+0x164>

  /* Check input state */
  __HAL_LOCK(htim);
 8112c44:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8112c48:	2b01      	cmp	r3, #1
 8112c4a:	d078      	beq.n	8112d3e <HAL_TIMEx_MasterConfigSynchronization+0x176>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8112c4c:	6822      	ldr	r2, [r4, #0]
  __HAL_LOCK(htim);
 8112c4e:	2101      	movs	r1, #1

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8112c50:	f8df 9130 	ldr.w	r9, [pc, #304]	; 8112d84 <HAL_TIMEx_MasterConfigSynchronization+0x1bc>
  htim->State = HAL_TIM_STATE_BUSY;
 8112c54:	2302      	movs	r3, #2
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8112c56:	f8df 813c 	ldr.w	r8, [pc, #316]	; 8112d94 <HAL_TIMEx_MasterConfigSynchronization+0x1cc>
  __HAL_LOCK(htim);
 8112c5a:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8112c5e:	eba2 0009 	sub.w	r0, r2, r9
 8112c62:	eba2 0108 	sub.w	r1, r2, r8
  htim->State = HAL_TIM_STATE_BUSY;
 8112c66:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8112c6a:	fab0 f080 	clz	r0, r0
  tmpcr2 = htim->Instance->CR2;
 8112c6e:	6857      	ldr	r7, [r2, #4]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8112c70:	fab1 f181 	clz	r1, r1
  tmpsmcr = htim->Instance->SMCR;
 8112c74:	6896      	ldr	r6, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8112c76:	0940      	lsrs	r0, r0, #5
 8112c78:	0949      	lsrs	r1, r1, #5
 8112c7a:	ea50 0301 	orrs.w	r3, r0, r1
 8112c7e:	d135      	bne.n	8112cec <HAL_TIMEx_MasterConfigSynchronization+0x124>
 8112c80:	4619      	mov	r1, r3
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8112c82:	430b      	orrs	r3, r1
 8112c84:	4940      	ldr	r1, [pc, #256]	; (8112d88 <HAL_TIMEx_MasterConfigSynchronization+0x1c0>)
  tmpcr2 &= ~TIM_CR2_MMS;
 8112c86:	f027 0770 	bic.w	r7, r7, #112	; 0x70
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8112c8a:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8112c8e:	bf08      	it	eq
 8112c90:	f043 0301 	orreq.w	r3, r3, #1
 8112c94:	428a      	cmp	r2, r1
 8112c96:	bf08      	it	eq
 8112c98:	f043 0301 	orreq.w	r3, r3, #1
 8112c9c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8112ca0:	428a      	cmp	r2, r1
 8112ca2:	bf08      	it	eq
 8112ca4:	f043 0301 	orreq.w	r3, r3, #1
 8112ca8:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8112cac:	428a      	cmp	r2, r1
 8112cae:	bf08      	it	eq
 8112cb0:	f043 0301 	orreq.w	r3, r3, #1
 8112cb4:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 8112cb8:	428a      	cmp	r2, r1
 8112cba:	bf08      	it	eq
 8112cbc:	f043 0301 	orreq.w	r3, r3, #1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8112cc0:	6829      	ldr	r1, [r5, #0]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8112cc2:	b2db      	uxtb	r3, r3
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8112cc4:	430f      	orrs	r7, r1
  htim->Instance->CR2 = tmpcr2;
 8112cc6:	6057      	str	r7, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8112cc8:	b913      	cbnz	r3, 8112cd0 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 8112cca:	4b33      	ldr	r3, [pc, #204]	; (8112d98 <HAL_TIMEx_MasterConfigSynchronization+0x1d0>)
 8112ccc:	429a      	cmp	r2, r3
 8112cce:	d104      	bne.n	8112cda <HAL_TIMEx_MasterConfigSynchronization+0x112>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8112cd0:	68ab      	ldr	r3, [r5, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8112cd2:	f026 0680 	bic.w	r6, r6, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8112cd6:	431e      	orrs	r6, r3

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8112cd8:	6096      	str	r6, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8112cda:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8112cdc:	2201      	movs	r2, #1

  return HAL_OK;
 8112cde:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;
 8112ce0:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8112ce4:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8112ce8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
 8112cec:	f8d5 e004 	ldr.w	lr, [r5, #4]
 8112cf0:	f42e 1340 	bic.w	r3, lr, #3145728	; 0x300000
 8112cf4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8112cf8:	bf18      	it	ne
 8112cfa:	2b00      	cmpne	r3, #0
 8112cfc:	bf14      	ite	ne
 8112cfe:	f04f 0c01 	movne.w	ip, #1
 8112d02:	f04f 0c00 	moveq.w	ip, #0
 8112d06:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8112d0a:	bf0c      	ite	eq
 8112d0c:	f04f 0c00 	moveq.w	ip, #0
 8112d10:	f00c 0c01 	andne.w	ip, ip, #1
 8112d14:	f1bc 0f00 	cmp.w	ip, #0
 8112d18:	d002      	beq.n	8112d20 <HAL_TIMEx_MasterConfigSynchronization+0x158>
 8112d1a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8112d1e:	d11d      	bne.n	8112d5c <HAL_TIMEx_MasterConfigSynchronization+0x194>
    tmpcr2 &= ~TIM_CR2_MMS2;
 8112d20:	f427 0770 	bic.w	r7, r7, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8112d24:	4603      	mov	r3, r0
 8112d26:	ea47 070e 	orr.w	r7, r7, lr
 8112d2a:	e7aa      	b.n	8112c82 <HAL_TIMEx_MasterConfigSynchronization+0xba>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 8112d2c:	f240 71b5 	movw	r1, #1973	; 0x7b5
 8112d30:	481a      	ldr	r0, [pc, #104]	; (8112d9c <HAL_TIMEx_MasterConfigSynchronization+0x1d4>)
 8112d32:	f7f2 fd9d 	bl	8105870 <assert_failed>
  __HAL_LOCK(htim);
 8112d36:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8112d3a:	2b01      	cmp	r3, #1
 8112d3c:	d186      	bne.n	8112c4c <HAL_TIMEx_MasterConfigSynchronization+0x84>
 8112d3e:	2002      	movs	r0, #2
}
 8112d40:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 8112d44:	f240 71b3 	movw	r1, #1971	; 0x7b3
 8112d48:	4814      	ldr	r0, [pc, #80]	; (8112d9c <HAL_TIMEx_MasterConfigSynchronization+0x1d4>)
 8112d4a:	f7f2 fd91 	bl	8105870 <assert_failed>
 8112d4e:	e76d      	b.n	8112c2c <HAL_TIMEx_MasterConfigSynchronization+0x64>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 8112d50:	f240 71b4 	movw	r1, #1972	; 0x7b4
 8112d54:	4811      	ldr	r0, [pc, #68]	; (8112d9c <HAL_TIMEx_MasterConfigSynchronization+0x1d4>)
 8112d56:	f7f2 fd8b 	bl	8105870 <assert_failed>
 8112d5a:	e76f      	b.n	8112c3c <HAL_TIMEx_MasterConfigSynchronization+0x74>
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
 8112d5c:	f240 71c7 	movw	r1, #1991	; 0x7c7
 8112d60:	480e      	ldr	r0, [pc, #56]	; (8112d9c <HAL_TIMEx_MasterConfigSynchronization+0x1d4>)
 8112d62:	f7f2 fd85 	bl	8105870 <assert_failed>
  htim->Instance->CR2 = tmpcr2;
 8112d66:	6822      	ldr	r2, [r4, #0]
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8112d68:	f8d5 e004 	ldr.w	lr, [r5, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8112d6c:	eba2 0309 	sub.w	r3, r2, r9
 8112d70:	eba2 0c08 	sub.w	ip, r2, r8
 8112d74:	4258      	negs	r0, r3
 8112d76:	4158      	adcs	r0, r3
 8112d78:	f1dc 0100 	rsbs	r1, ip, #0
 8112d7c:	eb41 010c 	adc.w	r1, r1, ip
 8112d80:	e7ce      	b.n	8112d20 <HAL_TIMEx_MasterConfigSynchronization+0x158>
 8112d82:	bf00      	nop
 8112d84:	40010000 	.word	0x40010000
 8112d88:	40000400 	.word	0x40000400
 8112d8c:	40000800 	.word	0x40000800
 8112d90:	40000c00 	.word	0x40000c00
 8112d94:	40010400 	.word	0x40010400
 8112d98:	40001800 	.word	0x40001800
 8112d9c:	0812e10c 	.word	0x0812e10c

08112da0 <HAL_TIMEx_CommutCallback>:
 8112da0:	4770      	bx	lr
 8112da2:	bf00      	nop

08112da4 <HAL_TIMEx_BreakCallback>:
 8112da4:	4770      	bx	lr
 8112da6:	bf00      	nop

08112da8 <HAL_TIMEx_Break2Callback>:
 8112da8:	4770      	bx	lr
 8112daa:	bf00      	nop

08112dac <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8112dac:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8112dae:	e852 3f00 	ldrex	r3, [r2]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8112db2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8112db6:	e842 3100 	strex	r1, r3, [r2]
 8112dba:	2900      	cmp	r1, #0
 8112dbc:	d1f7      	bne.n	8112dae <UART_EndRxTransfer+0x2>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8112dbe:	f102 0308 	add.w	r3, r2, #8
 8112dc2:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8112dc6:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8112dca:	f102 0c08 	add.w	ip, r2, #8
 8112dce:	e84c 3100 	strex	r1, r3, [ip]
 8112dd2:	2900      	cmp	r1, #0
 8112dd4:	d1f3      	bne.n	8112dbe <UART_EndRxTransfer+0x12>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8112dd6:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8112dd8:	2b01      	cmp	r3, #1
 8112dda:	d005      	beq.n	8112de8 <UART_EndRxTransfer+0x3c>
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8112ddc:	2300      	movs	r3, #0
  huart->RxState = HAL_UART_STATE_READY;
 8112dde:	2220      	movs	r2, #32

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8112de0:	6643      	str	r3, [r0, #100]	; 0x64
  huart->RxState = HAL_UART_STATE_READY;
 8112de2:	67c2      	str	r2, [r0, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8112de4:	6603      	str	r3, [r0, #96]	; 0x60
}
 8112de6:	4770      	bx	lr
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8112de8:	e852 3f00 	ldrex	r3, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8112dec:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8112df0:	e842 3100 	strex	r1, r3, [r2]
 8112df4:	2900      	cmp	r1, #0
 8112df6:	d0f1      	beq.n	8112ddc <UART_EndRxTransfer+0x30>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8112df8:	e852 3f00 	ldrex	r3, [r2]
 8112dfc:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8112e00:	e842 3100 	strex	r1, r3, [r2]
 8112e04:	2900      	cmp	r1, #0
 8112e06:	d1ef      	bne.n	8112de8 <UART_EndRxTransfer+0x3c>
 8112e08:	e7e8      	b.n	8112ddc <UART_EndRxTransfer+0x30>
 8112e0a:	bf00      	nop

08112e0c <HAL_UART_DeInit>:
  if (huart == NULL)
 8112e0c:	2800      	cmp	r0, #0
 8112e0e:	d046      	beq.n	8112e9e <HAL_UART_DeInit+0x92>
  assert_param(IS_UART_INSTANCE(huart->Instance));
 8112e10:	6802      	ldr	r2, [r0, #0]
 8112e12:	4927      	ldr	r1, [pc, #156]	; (8112eb0 <HAL_UART_DeInit+0xa4>)
{
 8112e14:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_UART_INSTANCE(huart->Instance));
 8112e16:	4b27      	ldr	r3, [pc, #156]	; (8112eb4 <HAL_UART_DeInit+0xa8>)
 8112e18:	4604      	mov	r4, r0
 8112e1a:	4827      	ldr	r0, [pc, #156]	; (8112eb8 <HAL_UART_DeInit+0xac>)
 8112e1c:	429a      	cmp	r2, r3
 8112e1e:	bf18      	it	ne
 8112e20:	4282      	cmpne	r2, r0
 8112e22:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 8112e26:	bf14      	ite	ne
 8112e28:	2301      	movne	r3, #1
 8112e2a:	2300      	moveq	r3, #0
 8112e2c:	428a      	cmp	r2, r1
 8112e2e:	bf0c      	ite	eq
 8112e30:	2300      	moveq	r3, #0
 8112e32:	f003 0301 	andne.w	r3, r3, #1
 8112e36:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8112e3a:	4282      	cmp	r2, r0
 8112e3c:	bf0c      	ite	eq
 8112e3e:	2300      	moveq	r3, #0
 8112e40:	f003 0301 	andne.w	r3, r3, #1
 8112e44:	f500 4048 	add.w	r0, r0, #51200	; 0xc800
 8112e48:	428a      	cmp	r2, r1
 8112e4a:	bf0c      	ite	eq
 8112e4c:	2300      	moveq	r3, #0
 8112e4e:	f003 0301 	andne.w	r3, r3, #1
 8112e52:	f501 5120 	add.w	r1, r1, #10240	; 0x2800
 8112e56:	4282      	cmp	r2, r0
 8112e58:	bf0c      	ite	eq
 8112e5a:	2300      	moveq	r3, #0
 8112e5c:	f003 0301 	andne.w	r3, r3, #1
 8112e60:	428a      	cmp	r2, r1
 8112e62:	bf0c      	ite	eq
 8112e64:	2300      	moveq	r3, #0
 8112e66:	f003 0301 	andne.w	r3, r3, #1
 8112e6a:	b113      	cbz	r3, 8112e72 <HAL_UART_DeInit+0x66>
 8112e6c:	4b13      	ldr	r3, [pc, #76]	; (8112ebc <HAL_UART_DeInit+0xb0>)
 8112e6e:	429a      	cmp	r2, r3
 8112e70:	d117      	bne.n	8112ea2 <HAL_UART_DeInit+0x96>
  huart->gState = HAL_UART_STATE_BUSY;
 8112e72:	2324      	movs	r3, #36	; 0x24
  huart->Instance->CR1 = 0x0U;
 8112e74:	2500      	movs	r5, #0
  HAL_UART_MspDeInit(huart);
 8112e76:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_BUSY;
 8112e78:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UART_DISABLE(huart);
 8112e7a:	6813      	ldr	r3, [r2, #0]
 8112e7c:	f023 0301 	bic.w	r3, r3, #1
 8112e80:	6013      	str	r3, [r2, #0]
  huart->Instance->CR1 = 0x0U;
 8112e82:	6015      	str	r5, [r2, #0]
  huart->Instance->CR2 = 0x0U;
 8112e84:	6055      	str	r5, [r2, #4]
  huart->Instance->CR3 = 0x0U;
 8112e86:	6095      	str	r5, [r2, #8]
  HAL_UART_MspDeInit(huart);
 8112e88:	f7f5 f834 	bl	8107ef4 <HAL_UART_MspDeInit>
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8112e8c:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
  return HAL_OK;
 8112e90:	4628      	mov	r0, r5
  huart->gState = HAL_UART_STATE_RESET;
 8112e92:	67a5      	str	r5, [r4, #120]	; 0x78
  __HAL_UNLOCK(huart);
 8112e94:	f884 5074 	strb.w	r5, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_RESET;
 8112e98:	67e5      	str	r5, [r4, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8112e9a:	6625      	str	r5, [r4, #96]	; 0x60
}
 8112e9c:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8112e9e:	2001      	movs	r0, #1
}
 8112ea0:	4770      	bx	lr
  assert_param(IS_UART_INSTANCE(huart->Instance));
 8112ea2:	f240 2167 	movw	r1, #615	; 0x267
 8112ea6:	4806      	ldr	r0, [pc, #24]	; (8112ec0 <HAL_UART_DeInit+0xb4>)
 8112ea8:	f7f2 fce2 	bl	8105870 <assert_failed>
  __HAL_UART_DISABLE(huart);
 8112eac:	6822      	ldr	r2, [r4, #0]
 8112eae:	e7e0      	b.n	8112e72 <HAL_UART_DeInit+0x66>
 8112eb0:	40004800 	.word	0x40004800
 8112eb4:	40011000 	.word	0x40011000
 8112eb8:	40004400 	.word	0x40004400
 8112ebc:	40007c00 	.word	0x40007c00
 8112ec0:	0812e148 	.word	0x0812e148

08112ec4 <HAL_UART_Transmit_DMA>:
{
 8112ec4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (huart->gState == HAL_UART_STATE_READY)
 8112ec6:	6f87      	ldr	r7, [r0, #120]	; 0x78
 8112ec8:	2f20      	cmp	r7, #32
 8112eca:	d141      	bne.n	8112f50 <HAL_UART_Transmit_DMA+0x8c>
    if ((pData == NULL) || (Size == 0U))
 8112ecc:	2900      	cmp	r1, #0
 8112ece:	d03d      	beq.n	8112f4c <HAL_UART_Transmit_DMA+0x88>
 8112ed0:	fab2 f682 	clz	r6, r2
 8112ed4:	0976      	lsrs	r6, r6, #5
 8112ed6:	2a00      	cmp	r2, #0
 8112ed8:	d038      	beq.n	8112f4c <HAL_UART_Transmit_DMA+0x88>
 8112eda:	4604      	mov	r4, r0
    __HAL_LOCK(huart);
 8112edc:	f890 0074 	ldrb.w	r0, [r0, #116]	; 0x74
 8112ee0:	2801      	cmp	r0, #1
 8112ee2:	d035      	beq.n	8112f50 <HAL_UART_Transmit_DMA+0x8c>
 8112ee4:	2501      	movs	r5, #1
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8112ee6:	2321      	movs	r3, #33	; 0x21
    if (huart->hdmatx != NULL)
 8112ee8:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
    huart->TxXferCount = Size;
 8112eea:	f8a4 2052 	strh.w	r2, [r4, #82]	; 0x52
    huart->pTxBuffPtr  = pData;
 8112eee:	64e1      	str	r1, [r4, #76]	; 0x4c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8112ef0:	f8c4 6080 	str.w	r6, [r4, #128]	; 0x80
    huart->TxXferSize  = Size;
 8112ef4:	f8a4 2050 	strh.w	r2, [r4, #80]	; 0x50
    __HAL_LOCK(huart);
 8112ef8:	f884 5074 	strb.w	r5, [r4, #116]	; 0x74
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8112efc:	67a3      	str	r3, [r4, #120]	; 0x78
    if (huart->hdmatx != NULL)
 8112efe:	b190      	cbz	r0, 8112f26 <HAL_UART_Transmit_DMA+0x62>
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8112f00:	f8df c060 	ldr.w	ip, [pc, #96]	; 8112f64 <HAL_UART_Transmit_DMA+0xa0>
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8112f04:	4613      	mov	r3, r2
 8112f06:	6822      	ldr	r2, [r4, #0]
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8112f08:	f8c0 c03c 	str.w	ip, [r0, #60]	; 0x3c
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8112f0c:	f8df c058 	ldr.w	ip, [pc, #88]	; 8112f68 <HAL_UART_Transmit_DMA+0xa4>
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8112f10:	3228      	adds	r2, #40	; 0x28
      huart->hdmatx->XferAbortCallback = NULL;
 8112f12:	6506      	str	r6, [r0, #80]	; 0x50
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8112f14:	f8c0 c040 	str.w	ip, [r0, #64]	; 0x40
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8112f18:	f8df c050 	ldr.w	ip, [pc, #80]	; 8112f6c <HAL_UART_Transmit_DMA+0xa8>
 8112f1c:	f8c0 c04c 	str.w	ip, [r0, #76]	; 0x4c
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8112f20:	f7f7 face 	bl	810a4c0 <HAL_DMA_Start_IT>
 8112f24:	b9b0      	cbnz	r0, 8112f54 <HAL_UART_Transmit_DMA+0x90>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8112f26:	6822      	ldr	r2, [r4, #0]
 8112f28:	2140      	movs	r1, #64	; 0x40
    __HAL_UNLOCK(huart);
 8112f2a:	2300      	movs	r3, #0
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8112f2c:	6211      	str	r1, [r2, #32]
    __HAL_UNLOCK(huart);
 8112f2e:	f884 3074 	strb.w	r3, [r4, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8112f32:	f102 0308 	add.w	r3, r2, #8
 8112f36:	e853 3f00 	ldrex	r3, [r3]
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8112f3a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8112f3e:	f102 0108 	add.w	r1, r2, #8
 8112f42:	e841 3000 	strex	r0, r3, [r1]
 8112f46:	2800      	cmp	r0, #0
 8112f48:	d1f3      	bne.n	8112f32 <HAL_UART_Transmit_DMA+0x6e>
}
 8112f4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      return HAL_ERROR;
 8112f4c:	2001      	movs	r0, #1
}
 8112f4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_BUSY;
 8112f50:	2002      	movs	r0, #2
}
 8112f52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8112f54:	2310      	movs	r3, #16
        return HAL_ERROR;
 8112f56:	4628      	mov	r0, r5
        __HAL_UNLOCK(huart);
 8112f58:	f884 6074 	strb.w	r6, [r4, #116]	; 0x74
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8112f5c:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
        huart->gState = HAL_UART_STATE_READY;
 8112f60:	67a7      	str	r7, [r4, #120]	; 0x78
}
 8112f62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8112f64:	08113075 	.word	0x08113075
 8112f68:	081130bd 	.word	0x081130bd
 8112f6c:	081130cd 	.word	0x081130cd

08112f70 <HAL_UART_Abort>:
{
 8112f70:	b538      	push	{r3, r4, r5, lr}
 8112f72:	4604      	mov	r4, r0
 8112f74:	6803      	ldr	r3, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8112f76:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 8112f7a:	f422 72f0 	bic.w	r2, r2, #480	; 0x1e0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8112f7e:	e843 2100 	strex	r1, r2, [r3]
 8112f82:	2900      	cmp	r1, #0
 8112f84:	d1f7      	bne.n	8112f76 <HAL_UART_Abort+0x6>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8112f86:	f103 0208 	add.w	r2, r3, #8
 8112f8a:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8112f8e:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8112f92:	f103 0008 	add.w	r0, r3, #8
 8112f96:	e840 2100 	strex	r1, r2, [r0]
 8112f9a:	2900      	cmp	r1, #0
 8112f9c:	d1f3      	bne.n	8112f86 <HAL_UART_Abort+0x16>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8112f9e:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8112fa0:	2a01      	cmp	r2, #1
 8112fa2:	d043      	beq.n	811302c <HAL_UART_Abort+0xbc>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8112fa4:	6899      	ldr	r1, [r3, #8]
 8112fa6:	461a      	mov	r2, r3
 8112fa8:	0608      	lsls	r0, r1, #24
 8112faa:	d42a      	bmi.n	8113002 <HAL_UART_Abort+0x92>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8112fac:	6899      	ldr	r1, [r3, #8]
 8112fae:	0649      	lsls	r1, r1, #25
 8112fb0:	d514      	bpl.n	8112fdc <HAL_UART_Abort+0x6c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8112fb2:	f103 0208 	add.w	r2, r3, #8
 8112fb6:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8112fba:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8112fbe:	f103 0008 	add.w	r0, r3, #8
 8112fc2:	e840 2100 	strex	r1, r2, [r0]
 8112fc6:	2900      	cmp	r1, #0
 8112fc8:	d1f3      	bne.n	8112fb2 <HAL_UART_Abort+0x42>
    if (huart->hdmarx != NULL)
 8112fca:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8112fcc:	2800      	cmp	r0, #0
 8112fce:	d03e      	beq.n	811304e <HAL_UART_Abort+0xde>
      huart->hdmarx->XferAbortCallback = NULL;
 8112fd0:	6501      	str	r1, [r0, #80]	; 0x50
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8112fd2:	f7f7 fad1 	bl	810a578 <HAL_DMA_Abort>
 8112fd6:	2800      	cmp	r0, #0
 8112fd8:	d145      	bne.n	8113066 <HAL_UART_Abort+0xf6>
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8112fda:	6822      	ldr	r2, [r4, #0]
  huart->TxXferCount = 0U;
 8112fdc:	2300      	movs	r3, #0
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8112fde:	210f      	movs	r1, #15
  huart->gState  = HAL_UART_STATE_READY;
 8112fe0:	2520      	movs	r5, #32
  huart->TxXferCount = 0U;
 8112fe2:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
  return HAL_OK;
 8112fe6:	4618      	mov	r0, r3
  huart->RxXferCount = 0U;
 8112fe8:	f8a4 305a 	strh.w	r3, [r4, #90]	; 0x5a
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8112fec:	6211      	str	r1, [r2, #32]
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8112fee:	6991      	ldr	r1, [r2, #24]
 8112ff0:	f041 0108 	orr.w	r1, r1, #8
 8112ff4:	6191      	str	r1, [r2, #24]
  huart->gState  = HAL_UART_STATE_READY;
 8112ff6:	67a5      	str	r5, [r4, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8112ff8:	67e5      	str	r5, [r4, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8112ffa:	6623      	str	r3, [r4, #96]	; 0x60
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8112ffc:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
}
 8113000:	bd38      	pop	{r3, r4, r5, pc}
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8113002:	f103 0208 	add.w	r2, r3, #8
 8113006:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 811300a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 811300e:	f103 0008 	add.w	r0, r3, #8
 8113012:	e840 2100 	strex	r1, r2, [r0]
 8113016:	2900      	cmp	r1, #0
 8113018:	d1f3      	bne.n	8113002 <HAL_UART_Abort+0x92>
    if (huart->hdmatx != NULL)
 811301a:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 811301c:	b120      	cbz	r0, 8113028 <HAL_UART_Abort+0xb8>
      huart->hdmatx->XferAbortCallback = NULL;
 811301e:	6501      	str	r1, [r0, #80]	; 0x50
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8113020:	f7f7 faaa 	bl	810a578 <HAL_DMA_Abort>
 8113024:	b9a8      	cbnz	r0, 8113052 <HAL_UART_Abort+0xe2>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8113026:	6823      	ldr	r3, [r4, #0]
 8113028:	461a      	mov	r2, r3
 811302a:	e7bf      	b.n	8112fac <HAL_UART_Abort+0x3c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 811302c:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8113030:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8113034:	e843 2100 	strex	r1, r2, [r3]
 8113038:	2900      	cmp	r1, #0
 811303a:	d0b3      	beq.n	8112fa4 <HAL_UART_Abort+0x34>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 811303c:	e853 2f00 	ldrex	r2, [r3]
 8113040:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8113044:	e843 2100 	strex	r1, r2, [r3]
 8113048:	2900      	cmp	r1, #0
 811304a:	d1ef      	bne.n	811302c <HAL_UART_Abort+0xbc>
 811304c:	e7aa      	b.n	8112fa4 <HAL_UART_Abort+0x34>
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 811304e:	461a      	mov	r2, r3
 8113050:	e7c4      	b.n	8112fdc <HAL_UART_Abort+0x6c>
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8113052:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8113054:	f7f7 fbdc 	bl	810a810 <HAL_DMA_GetError>
 8113058:	2820      	cmp	r0, #32
 811305a:	d1e4      	bne.n	8113026 <HAL_UART_Abort+0xb6>
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 811305c:	2310      	movs	r3, #16
          return HAL_TIMEOUT;
 811305e:	2003      	movs	r0, #3
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8113060:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
}
 8113064:	bd38      	pop	{r3, r4, r5, pc}
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8113066:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8113068:	f7f7 fbd2 	bl	810a810 <HAL_DMA_GetError>
 811306c:	2820      	cmp	r0, #32
 811306e:	d1b4      	bne.n	8112fda <HAL_UART_Abort+0x6a>
 8113070:	e7f4      	b.n	811305c <HAL_UART_Abort+0xec>
 8113072:	bf00      	nop

08113074 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8113074:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8113076:	69c3      	ldr	r3, [r0, #28]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8113078:	6b80      	ldr	r0, [r0, #56]	; 0x38
  if (hdma->Init.Mode != DMA_CIRCULAR)
 811307a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 811307e:	d018      	beq.n	81130b2 <UART_DMATransmitCplt+0x3e>
  {
    huart->TxXferCount = 0U;
 8113080:	2300      	movs	r3, #0
 8113082:	6802      	ldr	r2, [r0, #0]
 8113084:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8113088:	f102 0308 	add.w	r3, r2, #8
 811308c:	e853 3f00 	ldrex	r3, [r3]

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8113090:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8113094:	f102 0008 	add.w	r0, r2, #8
 8113098:	e840 3100 	strex	r1, r3, [r0]
 811309c:	2900      	cmp	r1, #0
 811309e:	d1f3      	bne.n	8113088 <UART_DMATransmitCplt+0x14>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81130a0:	e852 3f00 	ldrex	r3, [r2]

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 81130a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81130a8:	e842 3100 	strex	r1, r3, [r2]
 81130ac:	2900      	cmp	r1, #0
 81130ae:	d1f7      	bne.n	81130a0 <UART_DMATransmitCplt+0x2c>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 81130b0:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 81130b2:	f7ee ff81 	bl	8101fb8 <HAL_UART_TxCpltCallback>
}
 81130b6:	bd08      	pop	{r3, pc}

081130b8 <HAL_UART_TxHalfCpltCallback>:
 81130b8:	4770      	bx	lr
 81130ba:	bf00      	nop

081130bc <UART_DMATxHalfCplt>:
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 81130bc:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 81130be:	b508      	push	{r3, lr}
  HAL_UART_TxHalfCpltCallback(huart);
 81130c0:	f7ff fffa 	bl	81130b8 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 81130c4:	bd08      	pop	{r3, pc}
 81130c6:	bf00      	nop

081130c8 <HAL_UART_RxHalfCpltCallback>:
 81130c8:	4770      	bx	lr
 81130ca:	bf00      	nop

081130cc <UART_DMAError>:
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 81130cc:	6b80      	ldr	r0, [r0, #56]	; 0x38

  const HAL_UART_StateTypeDef gstate = huart->gState;
  const HAL_UART_StateTypeDef rxstate = huart->RxState;

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 81130ce:	6802      	ldr	r2, [r0, #0]
  const HAL_UART_StateTypeDef gstate = huart->gState;
 81130d0:	6f81      	ldr	r1, [r0, #120]	; 0x78
{
 81130d2:	b510      	push	{r4, lr}
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 81130d4:	6fc4      	ldr	r4, [r0, #124]	; 0x7c
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 81130d6:	6893      	ldr	r3, [r2, #8]
 81130d8:	061b      	lsls	r3, r3, #24
 81130da:	d501      	bpl.n	81130e0 <UART_DMAError+0x14>
 81130dc:	2921      	cmp	r1, #33	; 0x21
 81130de:	d00d      	beq.n	81130fc <UART_DMAError+0x30>
    huart->TxXferCount = 0U;
    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 81130e0:	6893      	ldr	r3, [r2, #8]
 81130e2:	065b      	lsls	r3, r3, #25
 81130e4:	d501      	bpl.n	81130ea <UART_DMAError+0x1e>
 81130e6:	2c22      	cmp	r4, #34	; 0x22
 81130e8:	d016      	beq.n	8113118 <UART_DMAError+0x4c>
  {
    huart->RxXferCount = 0U;
    UART_EndRxTransfer(huart);
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 81130ea:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
 81130ee:	f043 0310 	orr.w	r3, r3, #16
 81130f2:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 81130f6:	f7f2 ff11 	bl	8105f1c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 81130fa:	bd10      	pop	{r4, pc}
    huart->TxXferCount = 0U;
 81130fc:	2300      	movs	r3, #0
 81130fe:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8113102:	e852 3f00 	ldrex	r3, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8113106:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 811310a:	e842 3100 	strex	r1, r3, [r2]
 811310e:	2900      	cmp	r1, #0
 8113110:	d1f7      	bne.n	8113102 <UART_DMAError+0x36>
  huart->gState = HAL_UART_STATE_READY;
 8113112:	2320      	movs	r3, #32
 8113114:	6783      	str	r3, [r0, #120]	; 0x78
}
 8113116:	e7e3      	b.n	81130e0 <UART_DMAError+0x14>
    huart->RxXferCount = 0U;
 8113118:	2300      	movs	r3, #0
 811311a:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 811311e:	f7ff fe45 	bl	8112dac <UART_EndRxTransfer>
 8113122:	e7e2      	b.n	81130ea <UART_DMAError+0x1e>

08113124 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8113124:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8113126:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0U;
 8113128:	2300      	movs	r3, #0
 811312a:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
  huart->TxXferCount = 0U;
 811312e:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8113132:	f7f2 fef3 	bl	8105f1c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8113136:	bd08      	pop	{r3, pc}

08113138 <HAL_UART_AbortCpltCallback>:
 8113138:	4770      	bx	lr
 811313a:	bf00      	nop

0811313c <HAL_UART_Abort_IT>:
{
 811313c:	b570      	push	{r4, r5, r6, lr}
 811313e:	6803      	ldr	r3, [r0, #0]
 8113140:	4605      	mov	r5, r0
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8113142:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 8113146:	f422 72f0 	bic.w	r2, r2, #480	; 0x1e0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 811314a:	e843 2100 	strex	r1, r2, [r3]
 811314e:	2900      	cmp	r1, #0
 8113150:	d1f7      	bne.n	8113142 <HAL_UART_Abort_IT+0x6>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8113152:	f103 0208 	add.w	r2, r3, #8
 8113156:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 811315a:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 811315e:	f103 0008 	add.w	r0, r3, #8
 8113162:	e840 2100 	strex	r1, r2, [r0]
 8113166:	2900      	cmp	r1, #0
 8113168:	d1f3      	bne.n	8113152 <HAL_UART_Abort_IT+0x16>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 811316a:	6e2a      	ldr	r2, [r5, #96]	; 0x60
 811316c:	2a01      	cmp	r2, #1
 811316e:	d05e      	beq.n	811322e <HAL_UART_Abort_IT+0xf2>
  if (huart->hdmatx != NULL)
 8113170:	6ee8      	ldr	r0, [r5, #108]	; 0x6c
 8113172:	2800      	cmp	r0, #0
 8113174:	d071      	beq.n	811325a <HAL_UART_Abort_IT+0x11e>
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8113176:	689a      	ldr	r2, [r3, #8]
 8113178:	461c      	mov	r4, r3
 811317a:	f012 0280 	ands.w	r2, r2, #128	; 0x80
      huart->hdmatx->XferAbortCallback = UART_DMATxAbortCallback;
 811317e:	bf18      	it	ne
 8113180:	4a3b      	ldrne	r2, [pc, #236]	; (8113270 <HAL_UART_Abort_IT+0x134>)
      huart->hdmatx->XferAbortCallback = NULL;
 8113182:	6502      	str	r2, [r0, #80]	; 0x50
  if (huart->hdmarx != NULL)
 8113184:	6f29      	ldr	r1, [r5, #112]	; 0x70
 8113186:	b129      	cbz	r1, 8113194 <HAL_UART_Abort_IT+0x58>
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8113188:	689a      	ldr	r2, [r3, #8]
 811318a:	f012 0240 	ands.w	r2, r2, #64	; 0x40
      huart->hdmarx->XferAbortCallback = UART_DMARxAbortCallback;
 811318e:	bf18      	it	ne
 8113190:	4a38      	ldrne	r2, [pc, #224]	; (8113274 <HAL_UART_Abort_IT+0x138>)
      huart->hdmarx->XferAbortCallback = NULL;
 8113192:	650a      	str	r2, [r1, #80]	; 0x50
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8113194:	689a      	ldr	r2, [r3, #8]
 8113196:	0612      	lsls	r2, r2, #24
 8113198:	d430      	bmi.n	81131fc <HAL_UART_Abort_IT+0xc0>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 811319a:	689a      	ldr	r2, [r3, #8]
 811319c:	0656      	lsls	r6, r2, #25
 811319e:	d515      	bpl.n	81131cc <HAL_UART_Abort_IT+0x90>
  uint32_t abortcplt = 1U;
 81131a0:	2401      	movs	r4, #1
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81131a2:	f103 0208 	add.w	r2, r3, #8
 81131a6:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 81131aa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81131ae:	f103 0008 	add.w	r0, r3, #8
 81131b2:	e840 2600 	strex	r6, r2, [r0]
 81131b6:	2e00      	cmp	r6, #0
 81131b8:	d1f3      	bne.n	81131a2 <HAL_UART_Abort_IT+0x66>
    if (huart->hdmarx != NULL)
 81131ba:	2900      	cmp	r1, #0
 81131bc:	d04f      	beq.n	811325e <HAL_UART_Abort_IT+0x122>
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 81131be:	4608      	mov	r0, r1
 81131c0:	f7f7 fa22 	bl	810a608 <HAL_DMA_Abort_IT>
 81131c4:	b1c0      	cbz	r0, 81131f8 <HAL_UART_Abort_IT+0xbc>
        huart->hdmarx->XferAbortCallback = NULL;
 81131c6:	6f2b      	ldr	r3, [r5, #112]	; 0x70
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 81131c8:	682c      	ldr	r4, [r5, #0]
        huart->hdmarx->XferAbortCallback = NULL;
 81131ca:	651e      	str	r6, [r3, #80]	; 0x50
    huart->TxXferCount = 0U;
 81131cc:	2300      	movs	r3, #0
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 81131ce:	220f      	movs	r2, #15
    huart->gState  = HAL_UART_STATE_READY;
 81131d0:	2120      	movs	r1, #32
    HAL_UART_AbortCpltCallback(huart);
 81131d2:	4628      	mov	r0, r5
    huart->TxXferCount = 0U;
 81131d4:	f8a5 3052 	strh.w	r3, [r5, #82]	; 0x52
    huart->RxISR = NULL;
 81131d8:	666b      	str	r3, [r5, #100]	; 0x64
    huart->RxXferCount = 0U;
 81131da:	f8a5 305a 	strh.w	r3, [r5, #90]	; 0x5a
    huart->TxISR = NULL;
 81131de:	66ab      	str	r3, [r5, #104]	; 0x68
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 81131e0:	f8c5 3080 	str.w	r3, [r5, #128]	; 0x80
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 81131e4:	6222      	str	r2, [r4, #32]
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 81131e6:	69a2      	ldr	r2, [r4, #24]
 81131e8:	f042 0208 	orr.w	r2, r2, #8
 81131ec:	61a2      	str	r2, [r4, #24]
    huart->gState  = HAL_UART_STATE_READY;
 81131ee:	67a9      	str	r1, [r5, #120]	; 0x78
    huart->RxState = HAL_UART_STATE_READY;
 81131f0:	67e9      	str	r1, [r5, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 81131f2:	662b      	str	r3, [r5, #96]	; 0x60
    HAL_UART_AbortCpltCallback(huart);
 81131f4:	f7ff ffa0 	bl	8113138 <HAL_UART_AbortCpltCallback>
}
 81131f8:	2000      	movs	r0, #0
 81131fa:	bd70      	pop	{r4, r5, r6, pc}
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81131fc:	f103 0208 	add.w	r2, r3, #8
 8113200:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8113204:	f022 0280 	bic.w	r2, r2, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8113208:	f103 0608 	add.w	r6, r3, #8
 811320c:	e846 2400 	strex	r4, r2, [r6]
 8113210:	2c00      	cmp	r4, #0
 8113212:	d1f3      	bne.n	81131fc <HAL_UART_Abort_IT+0xc0>
    if (huart->hdmatx != NULL)
 8113214:	b1e0      	cbz	r0, 8113250 <HAL_UART_Abort_IT+0x114>
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 8113216:	f7f7 f9f7 	bl	810a608 <HAL_DMA_Abort_IT>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 811321a:	682b      	ldr	r3, [r5, #0]
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 811321c:	b318      	cbz	r0, 8113266 <HAL_UART_Abort_IT+0x12a>
        huart->hdmatx->XferAbortCallback = NULL;
 811321e:	6ee9      	ldr	r1, [r5, #108]	; 0x6c
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8113220:	689a      	ldr	r2, [r3, #8]
        huart->hdmatx->XferAbortCallback = NULL;
 8113222:	650c      	str	r4, [r1, #80]	; 0x50
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8113224:	461c      	mov	r4, r3
 8113226:	0651      	lsls	r1, r2, #25
 8113228:	d5d0      	bpl.n	81131cc <HAL_UART_Abort_IT+0x90>
  uint32_t abortcplt = 1U;
 811322a:	2401      	movs	r4, #1
 811322c:	e01e      	b.n	811326c <HAL_UART_Abort_IT+0x130>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 811322e:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8113232:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8113236:	e843 2100 	strex	r1, r2, [r3]
 811323a:	2900      	cmp	r1, #0
 811323c:	d098      	beq.n	8113170 <HAL_UART_Abort_IT+0x34>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 811323e:	e853 2f00 	ldrex	r2, [r3]
 8113242:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8113246:	e843 2100 	strex	r1, r2, [r3]
 811324a:	2900      	cmp	r1, #0
 811324c:	d1ef      	bne.n	811322e <HAL_UART_Abort_IT+0xf2>
 811324e:	e78f      	b.n	8113170 <HAL_UART_Abort_IT+0x34>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8113250:	689a      	ldr	r2, [r3, #8]
 8113252:	461c      	mov	r4, r3
 8113254:	0652      	lsls	r2, r2, #25
 8113256:	d5b9      	bpl.n	81131cc <HAL_UART_Abort_IT+0x90>
 8113258:	e7a2      	b.n	81131a0 <HAL_UART_Abort_IT+0x64>
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 811325a:	461c      	mov	r4, r3
 811325c:	e792      	b.n	8113184 <HAL_UART_Abort_IT+0x48>
  if (abortcplt == 1U)
 811325e:	2c01      	cmp	r4, #1
 8113260:	d1ca      	bne.n	81131f8 <HAL_UART_Abort_IT+0xbc>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8113262:	461c      	mov	r4, r3
 8113264:	e7b2      	b.n	81131cc <HAL_UART_Abort_IT+0x90>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8113266:	689a      	ldr	r2, [r3, #8]
 8113268:	0650      	lsls	r0, r2, #25
 811326a:	d5c5      	bpl.n	81131f8 <HAL_UART_Abort_IT+0xbc>
 811326c:	6f29      	ldr	r1, [r5, #112]	; 0x70
 811326e:	e798      	b.n	81131a2 <HAL_UART_Abort_IT+0x66>
 8113270:	081132b9 	.word	0x081132b9
 8113274:	08113279 	.word	0x08113279

08113278 <UART_DMARxAbortCallback>:
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMARxAbortCallback(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8113278:	6b80      	ldr	r0, [r0, #56]	; 0x38

  huart->hdmarx->XferAbortCallback = NULL;
 811327a:	2100      	movs	r1, #0

  /* Check if an Abort process is still ongoing */
  if (huart->hdmatx != NULL)
 811327c:	e9d0 321b 	ldrd	r3, r2, [r0, #108]	; 0x6c
  huart->hdmarx->XferAbortCallback = NULL;
 8113280:	6511      	str	r1, [r2, #80]	; 0x50
  if (huart->hdmatx != NULL)
 8113282:	b113      	cbz	r3, 811328a <UART_DMARxAbortCallback+0x12>
  {
    if (huart->hdmatx->XferAbortCallback != NULL)
 8113284:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8113286:	b103      	cbz	r3, 811328a <UART_DMARxAbortCallback+0x12>
 8113288:	4770      	bx	lr
      return;
    }
  }

  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
  huart->TxXferCount = 0U;
 811328a:	2300      	movs	r3, #0

  /* Reset errorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 811328c:	6802      	ldr	r2, [r0, #0]
 811328e:	210f      	movs	r1, #15
{
 8113290:	b510      	push	{r4, lr}
  huart->TxXferCount = 0U;
 8113292:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 8113296:	2420      	movs	r4, #32
  huart->RxXferCount = 0U;
 8113298:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 811329c:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 81132a0:	6211      	str	r1, [r2, #32]
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 81132a2:	6991      	ldr	r1, [r2, #24]
 81132a4:	f041 0108 	orr.w	r1, r1, #8
 81132a8:	6191      	str	r1, [r2, #24]
  huart->gState  = HAL_UART_STATE_READY;
 81132aa:	6784      	str	r4, [r0, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 81132ac:	67c4      	str	r4, [r0, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 81132ae:	6603      	str	r3, [r0, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort complete callback */
  huart->AbortCpltCallback(huart);
#else
  /* Call legacy weak Abort complete callback */
  HAL_UART_AbortCpltCallback(huart);
 81132b0:	f7ff ff42 	bl	8113138 <HAL_UART_AbortCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 81132b4:	bd10      	pop	{r4, pc}
 81132b6:	bf00      	nop

081132b8 <UART_DMATxAbortCallback>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 81132b8:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->hdmatx->XferAbortCallback = NULL;
 81132ba:	2100      	movs	r1, #0
  if (huart->hdmarx != NULL)
 81132bc:	e9d0 231b 	ldrd	r2, r3, [r0, #108]	; 0x6c
  huart->hdmatx->XferAbortCallback = NULL;
 81132c0:	6511      	str	r1, [r2, #80]	; 0x50
  if (huart->hdmarx != NULL)
 81132c2:	b113      	cbz	r3, 81132ca <UART_DMATxAbortCallback+0x12>
    if (huart->hdmarx->XferAbortCallback != NULL)
 81132c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81132c6:	b103      	cbz	r3, 81132ca <UART_DMATxAbortCallback+0x12>
 81132c8:	4770      	bx	lr
{
 81132ca:	b510      	push	{r4, lr}
  huart->TxXferCount = 0U;
 81132cc:	2300      	movs	r3, #0
  huart->gState  = HAL_UART_STATE_READY;
 81132ce:	2220      	movs	r2, #32
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 81132d0:	6801      	ldr	r1, [r0, #0]
 81132d2:	240f      	movs	r4, #15
  huart->TxXferCount = 0U;
 81132d4:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
  huart->RxXferCount = 0U;
 81132d8:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 81132dc:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 81132e0:	620c      	str	r4, [r1, #32]
  huart->gState  = HAL_UART_STATE_READY;
 81132e2:	6782      	str	r2, [r0, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 81132e4:	67c2      	str	r2, [r0, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 81132e6:	6603      	str	r3, [r0, #96]	; 0x60
  HAL_UART_AbortCpltCallback(huart);
 81132e8:	f7ff ff26 	bl	8113138 <HAL_UART_AbortCpltCallback>
}
 81132ec:	bd10      	pop	{r4, pc}
 81132ee:	bf00      	nop

081132f0 <HAL_UARTEx_RxEventCallback>:
}
 81132f0:	4770      	bx	lr
 81132f2:	bf00      	nop

081132f4 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 81132f4:	b508      	push	{r3, lr}
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 81132f6:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 81132f8:	2b22      	cmp	r3, #34	; 0x22
 81132fa:	d005      	beq.n	8113308 <UART_RxISR_8BIT+0x14>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 81132fc:	6802      	ldr	r2, [r0, #0]
 81132fe:	6993      	ldr	r3, [r2, #24]
 8113300:	f043 0308 	orr.w	r3, r3, #8
 8113304:	6193      	str	r3, [r2, #24]
  }
}
 8113306:	bd08      	pop	{r3, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8113308:	6803      	ldr	r3, [r0, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 811330a:	f8b0 105c 	ldrh.w	r1, [r0, #92]	; 0x5c
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 811330e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8113310:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8113312:	400b      	ands	r3, r1
 8113314:	7013      	strb	r3, [r2, #0]
    huart->RxXferCount--;
 8113316:	f8b0 305a 	ldrh.w	r3, [r0, #90]	; 0x5a
    huart->pRxBuffPtr++;
 811331a:	6d42      	ldr	r2, [r0, #84]	; 0x54
    huart->RxXferCount--;
 811331c:	3b01      	subs	r3, #1
    huart->pRxBuffPtr++;
 811331e:	3201      	adds	r2, #1
    huart->RxXferCount--;
 8113320:	b29b      	uxth	r3, r3
    huart->pRxBuffPtr++;
 8113322:	6542      	str	r2, [r0, #84]	; 0x54
    huart->RxXferCount--;
 8113324:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
    if (huart->RxXferCount == 0U)
 8113328:	f8b0 305a 	ldrh.w	r3, [r0, #90]	; 0x5a
 811332c:	b29b      	uxth	r3, r3
 811332e:	2b00      	cmp	r3, #0
 8113330:	d1e9      	bne.n	8113306 <UART_RxISR_8BIT+0x12>
 8113332:	6803      	ldr	r3, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8113334:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8113338:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 811333c:	e843 2100 	strex	r1, r2, [r3]
 8113340:	2900      	cmp	r1, #0
 8113342:	d1f7      	bne.n	8113334 <UART_RxISR_8BIT+0x40>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8113344:	f103 0208 	add.w	r2, r3, #8
 8113348:	e852 2f00 	ldrex	r2, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 811334c:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8113350:	f103 0c08 	add.w	ip, r3, #8
 8113354:	e84c 2100 	strex	r1, r2, [ip]
 8113358:	2900      	cmp	r1, #0
 811335a:	d1f3      	bne.n	8113344 <UART_RxISR_8BIT+0x50>
      huart->RxState = HAL_UART_STATE_READY;
 811335c:	2220      	movs	r2, #32
      huart->RxISR = NULL;
 811335e:	6641      	str	r1, [r0, #100]	; 0x64
      huart->RxState = HAL_UART_STATE_READY;
 8113360:	67c2      	str	r2, [r0, #124]	; 0x7c
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8113362:	6e02      	ldr	r2, [r0, #96]	; 0x60
 8113364:	2a01      	cmp	r2, #1
 8113366:	d112      	bne.n	811338e <UART_RxISR_8BIT+0x9a>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8113368:	6601      	str	r1, [r0, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 811336a:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 811336e:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8113372:	e843 2100 	strex	r1, r2, [r3]
 8113376:	2900      	cmp	r1, #0
 8113378:	d1f7      	bne.n	811336a <UART_RxISR_8BIT+0x76>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 811337a:	69da      	ldr	r2, [r3, #28]
 811337c:	06d2      	lsls	r2, r2, #27
 811337e:	d501      	bpl.n	8113384 <UART_RxISR_8BIT+0x90>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8113380:	2210      	movs	r2, #16
 8113382:	621a      	str	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8113384:	f8b0 1058 	ldrh.w	r1, [r0, #88]	; 0x58
 8113388:	f7ff ffb2 	bl	81132f0 <HAL_UARTEx_RxEventCallback>
}
 811338c:	bd08      	pop	{r3, pc}
        HAL_UART_RxCpltCallback(huart);
 811338e:	f7f2 fd4f 	bl	8105e30 <HAL_UART_RxCpltCallback>
}
 8113392:	bd08      	pop	{r3, pc}

08113394 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8113394:	b508      	push	{r3, lr}
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8113396:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 8113398:	2b22      	cmp	r3, #34	; 0x22
 811339a:	d005      	beq.n	81133a8 <UART_RxISR_16BIT+0x14>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 811339c:	6802      	ldr	r2, [r0, #0]
 811339e:	6993      	ldr	r3, [r2, #24]
 81133a0:	f043 0308 	orr.w	r3, r3, #8
 81133a4:	6193      	str	r3, [r2, #24]
  }
}
 81133a6:	bd08      	pop	{r3, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 81133a8:	6803      	ldr	r3, [r0, #0]
    *tmp = (uint16_t)(uhdata & uhMask);
 81133aa:	f8b0 c05c 	ldrh.w	ip, [r0, #92]	; 0x5c
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 81133ae:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    *tmp = (uint16_t)(uhdata & uhMask);
 81133b0:	6d41      	ldr	r1, [r0, #84]	; 0x54
 81133b2:	ea02 020c 	and.w	r2, r2, ip
 81133b6:	f821 2b02 	strh.w	r2, [r1], #2
    huart->RxXferCount--;
 81133ba:	f8b0 205a 	ldrh.w	r2, [r0, #90]	; 0x5a
    huart->pRxBuffPtr += 2U;
 81133be:	6541      	str	r1, [r0, #84]	; 0x54
    huart->RxXferCount--;
 81133c0:	3a01      	subs	r2, #1
 81133c2:	b292      	uxth	r2, r2
 81133c4:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a
    if (huart->RxXferCount == 0U)
 81133c8:	f8b0 205a 	ldrh.w	r2, [r0, #90]	; 0x5a
 81133cc:	b292      	uxth	r2, r2
 81133ce:	2a00      	cmp	r2, #0
 81133d0:	d1e9      	bne.n	81133a6 <UART_RxISR_16BIT+0x12>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81133d2:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 81133d6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81133da:	e843 2100 	strex	r1, r2, [r3]
 81133de:	2900      	cmp	r1, #0
 81133e0:	d1f7      	bne.n	81133d2 <UART_RxISR_16BIT+0x3e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81133e2:	f103 0208 	add.w	r2, r3, #8
 81133e6:	e852 2f00 	ldrex	r2, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 81133ea:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81133ee:	f103 0c08 	add.w	ip, r3, #8
 81133f2:	e84c 2100 	strex	r1, r2, [ip]
 81133f6:	2900      	cmp	r1, #0
 81133f8:	d1f3      	bne.n	81133e2 <UART_RxISR_16BIT+0x4e>
      huart->RxState = HAL_UART_STATE_READY;
 81133fa:	2220      	movs	r2, #32
      huart->RxISR = NULL;
 81133fc:	6641      	str	r1, [r0, #100]	; 0x64
      huart->RxState = HAL_UART_STATE_READY;
 81133fe:	67c2      	str	r2, [r0, #124]	; 0x7c
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8113400:	6e02      	ldr	r2, [r0, #96]	; 0x60
 8113402:	2a01      	cmp	r2, #1
 8113404:	d112      	bne.n	811342c <UART_RxISR_16BIT+0x98>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8113406:	6601      	str	r1, [r0, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8113408:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 811340c:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8113410:	e843 2100 	strex	r1, r2, [r3]
 8113414:	2900      	cmp	r1, #0
 8113416:	d1f7      	bne.n	8113408 <UART_RxISR_16BIT+0x74>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8113418:	69da      	ldr	r2, [r3, #28]
 811341a:	06d2      	lsls	r2, r2, #27
 811341c:	d501      	bpl.n	8113422 <UART_RxISR_16BIT+0x8e>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 811341e:	2210      	movs	r2, #16
 8113420:	621a      	str	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8113422:	f8b0 1058 	ldrh.w	r1, [r0, #88]	; 0x58
 8113426:	f7ff ff63 	bl	81132f0 <HAL_UARTEx_RxEventCallback>
}
 811342a:	bd08      	pop	{r3, pc}
        HAL_UART_RxCpltCallback(huart);
 811342c:	f7f2 fd00 	bl	8105e30 <HAL_UART_RxCpltCallback>
}
 8113430:	bd08      	pop	{r3, pc}
 8113432:	bf00      	nop

08113434 <UART_DMARxHalfCplt>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8113434:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8113436:	b508      	push	{r3, lr}
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8113438:	6e03      	ldr	r3, [r0, #96]	; 0x60
 811343a:	2b01      	cmp	r3, #1
 811343c:	d002      	beq.n	8113444 <UART_DMARxHalfCplt+0x10>
    HAL_UART_RxHalfCpltCallback(huart);
 811343e:	f7ff fe43 	bl	81130c8 <HAL_UART_RxHalfCpltCallback>
}
 8113442:	bd08      	pop	{r3, pc}
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8113444:	f8b0 1058 	ldrh.w	r1, [r0, #88]	; 0x58
 8113448:	0849      	lsrs	r1, r1, #1
 811344a:	f7ff ff51 	bl	81132f0 <HAL_UARTEx_RxEventCallback>
}
 811344e:	bd08      	pop	{r3, pc}

08113450 <UART_DMAReceiveCplt>:
{
 8113450:	b508      	push	{r3, lr}
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8113452:	69c3      	ldr	r3, [r0, #28]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8113454:	6b80      	ldr	r0, [r0, #56]	; 0x38
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8113456:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 811345a:	d028      	beq.n	81134ae <UART_DMAReceiveCplt+0x5e>
    huart->RxXferCount = 0U;
 811345c:	2200      	movs	r2, #0
 811345e:	6803      	ldr	r3, [r0, #0]
 8113460:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8113464:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8113468:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 811346c:	e843 2100 	strex	r1, r2, [r3]
 8113470:	2900      	cmp	r1, #0
 8113472:	d1f7      	bne.n	8113464 <UART_DMAReceiveCplt+0x14>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8113474:	f103 0208 	add.w	r2, r3, #8
 8113478:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 811347c:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8113480:	f103 0c08 	add.w	ip, r3, #8
 8113484:	e84c 2100 	strex	r1, r2, [ip]
 8113488:	2900      	cmp	r1, #0
 811348a:	d1f3      	bne.n	8113474 <UART_DMAReceiveCplt+0x24>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 811348c:	f103 0208 	add.w	r2, r3, #8
 8113490:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8113494:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8113498:	f103 0c08 	add.w	ip, r3, #8
 811349c:	e84c 2100 	strex	r1, r2, [ip]
 81134a0:	2900      	cmp	r1, #0
 81134a2:	d1f3      	bne.n	811348c <UART_DMAReceiveCplt+0x3c>
    huart->RxState = HAL_UART_STATE_READY;
 81134a4:	2220      	movs	r2, #32
 81134a6:	67c2      	str	r2, [r0, #124]	; 0x7c
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 81134a8:	6e02      	ldr	r2, [r0, #96]	; 0x60
 81134aa:	2a01      	cmp	r2, #1
 81134ac:	d005      	beq.n	81134ba <UART_DMAReceiveCplt+0x6a>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 81134ae:	6e03      	ldr	r3, [r0, #96]	; 0x60
 81134b0:	2b01      	cmp	r3, #1
 81134b2:	d013      	beq.n	81134dc <UART_DMAReceiveCplt+0x8c>
    HAL_UART_RxCpltCallback(huart);
 81134b4:	f7f2 fcbc 	bl	8105e30 <HAL_UART_RxCpltCallback>
}
 81134b8:	bd08      	pop	{r3, pc}
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81134ba:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 81134be:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81134c2:	e843 2100 	strex	r1, r2, [r3]
 81134c6:	2900      	cmp	r1, #0
 81134c8:	d0f1      	beq.n	81134ae <UART_DMAReceiveCplt+0x5e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81134ca:	e853 2f00 	ldrex	r2, [r3]
 81134ce:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81134d2:	e843 2100 	strex	r1, r2, [r3]
 81134d6:	2900      	cmp	r1, #0
 81134d8:	d1ef      	bne.n	81134ba <UART_DMAReceiveCplt+0x6a>
 81134da:	e7e8      	b.n	81134ae <UART_DMAReceiveCplt+0x5e>
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 81134dc:	f8b0 1058 	ldrh.w	r1, [r0, #88]	; 0x58
 81134e0:	f7ff ff06 	bl	81132f0 <HAL_UARTEx_RxEventCallback>
}
 81134e4:	bd08      	pop	{r3, pc}
 81134e6:	bf00      	nop

081134e8 <HAL_UARTEx_WakeupCallback>:
}
 81134e8:	4770      	bx	lr
 81134ea:	bf00      	nop

081134ec <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 81134ec:	6803      	ldr	r3, [r0, #0]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 81134ee:	f640 0c0f 	movw	ip, #2063	; 0x80f
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 81134f2:	69da      	ldr	r2, [r3, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 81134f4:	6819      	ldr	r1, [r3, #0]
  if (errorflags == 0U)
 81134f6:	ea12 0f0c 	tst.w	r2, ip
{
 81134fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 81134fe:	4604      	mov	r4, r0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8113500:	689d      	ldr	r5, [r3, #8]
  if (errorflags == 0U)
 8113502:	d17d      	bne.n	8113600 <HAL_UART_IRQHandler+0x114>
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8113504:	0697      	lsls	r7, r2, #26
 8113506:	d502      	bpl.n	811350e <HAL_UART_IRQHandler+0x22>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8113508:	068e      	lsls	r6, r1, #26
 811350a:	f100 80f4 	bmi.w	81136f6 <HAL_UART_IRQHandler+0x20a>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 811350e:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8113510:	2801      	cmp	r0, #1
 8113512:	d024      	beq.n	811355e <HAL_UART_IRQHandler+0x72>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8113514:	02d0      	lsls	r0, r2, #11
 8113516:	d502      	bpl.n	811351e <HAL_UART_IRQHandler+0x32>
 8113518:	026f      	lsls	r7, r5, #9
 811351a:	f100 80f1 	bmi.w	8113700 <HAL_UART_IRQHandler+0x214>
  if (((isrflags & USART_ISR_TXE) != 0U)
 811351e:	0616      	lsls	r6, r2, #24
 8113520:	d414      	bmi.n	811354c <HAL_UART_IRQHandler+0x60>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8113522:	0650      	lsls	r0, r2, #25
 8113524:	d501      	bpl.n	811352a <HAL_UART_IRQHandler+0x3e>
 8113526:	064a      	lsls	r2, r1, #25
 8113528:	d401      	bmi.n	811352e <HAL_UART_IRQHandler+0x42>
}
 811352a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 811352e:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8113532:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8113536:	e843 2100 	strex	r1, r2, [r3]
 811353a:	2900      	cmp	r1, #0
 811353c:	d1f7      	bne.n	811352e <HAL_UART_IRQHandler+0x42>
  huart->gState = HAL_UART_STATE_READY;
 811353e:	2320      	movs	r3, #32
  HAL_UART_TxCpltCallback(huart);
 8113540:	4620      	mov	r0, r4
  huart->TxISR = NULL;
 8113542:	66a1      	str	r1, [r4, #104]	; 0x68
  huart->gState = HAL_UART_STATE_READY;
 8113544:	67a3      	str	r3, [r4, #120]	; 0x78
  HAL_UART_TxCpltCallback(huart);
 8113546:	f7ee fd37 	bl	8101fb8 <HAL_UART_TxCpltCallback>
}
 811354a:	e7ee      	b.n	811352a <HAL_UART_IRQHandler+0x3e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 811354c:	060d      	lsls	r5, r1, #24
 811354e:	d5e8      	bpl.n	8113522 <HAL_UART_IRQHandler+0x36>
    if (huart->TxISR != NULL)
 8113550:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 8113552:	2b00      	cmp	r3, #0
 8113554:	d0e9      	beq.n	811352a <HAL_UART_IRQHandler+0x3e>
      huart->TxISR(huart);
 8113556:	4620      	mov	r0, r4
}
 8113558:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      huart->TxISR(huart);
 811355c:	4718      	bx	r3
      && ((isrflags & USART_ISR_IDLE) != 0U)
 811355e:	06d7      	lsls	r7, r2, #27
 8113560:	d5d8      	bpl.n	8113514 <HAL_UART_IRQHandler+0x28>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8113562:	06ce      	lsls	r6, r1, #27
 8113564:	d5d6      	bpl.n	8113514 <HAL_UART_IRQHandler+0x28>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8113566:	2210      	movs	r2, #16
 8113568:	621a      	str	r2, [r3, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 811356a:	689a      	ldr	r2, [r3, #8]
 811356c:	0655      	lsls	r5, r2, #25
 811356e:	f140 80d9 	bpl.w	8113724 <HAL_UART_IRQHandler+0x238>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8113572:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8113574:	6802      	ldr	r2, [r0, #0]
 8113576:	6852      	ldr	r2, [r2, #4]
 8113578:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 811357a:	2a00      	cmp	r2, #0
 811357c:	d0d5      	beq.n	811352a <HAL_UART_IRQHandler+0x3e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 811357e:	f8b4 1058 	ldrh.w	r1, [r4, #88]	; 0x58
 8113582:	4291      	cmp	r1, r2
 8113584:	d9d1      	bls.n	811352a <HAL_UART_IRQHandler+0x3e>
        huart->RxXferCount = nb_remaining_rx_data;
 8113586:	f8a4 205a 	strh.w	r2, [r4, #90]	; 0x5a
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 811358a:	69c2      	ldr	r2, [r0, #28]
 811358c:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8113590:	d02e      	beq.n	81135f0 <HAL_UART_IRQHandler+0x104>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8113592:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8113596:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 811359a:	e843 2100 	strex	r1, r2, [r3]
 811359e:	2900      	cmp	r1, #0
 81135a0:	d1f7      	bne.n	8113592 <HAL_UART_IRQHandler+0xa6>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81135a2:	f103 0208 	add.w	r2, r3, #8
 81135a6:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 81135aa:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81135ae:	f103 0508 	add.w	r5, r3, #8
 81135b2:	e845 2100 	strex	r1, r2, [r5]
 81135b6:	2900      	cmp	r1, #0
 81135b8:	d1f3      	bne.n	81135a2 <HAL_UART_IRQHandler+0xb6>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81135ba:	f103 0208 	add.w	r2, r3, #8
 81135be:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 81135c2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81135c6:	f103 0508 	add.w	r5, r3, #8
 81135ca:	e845 2100 	strex	r1, r2, [r5]
 81135ce:	2900      	cmp	r1, #0
 81135d0:	d1f3      	bne.n	81135ba <HAL_UART_IRQHandler+0xce>
          huart->RxState = HAL_UART_STATE_READY;
 81135d2:	2220      	movs	r2, #32
 81135d4:	67e2      	str	r2, [r4, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 81135d6:	6621      	str	r1, [r4, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81135d8:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 81135dc:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81135e0:	e843 2100 	strex	r1, r2, [r3]
 81135e4:	2900      	cmp	r1, #0
 81135e6:	d1f7      	bne.n	81135d8 <HAL_UART_IRQHandler+0xec>
          (void)HAL_DMA_Abort(huart->hdmarx);
 81135e8:	f7f6 ffc6 	bl	810a578 <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 81135ec:	f8b4 1058 	ldrh.w	r1, [r4, #88]	; 0x58
 81135f0:	f8b4 305a 	ldrh.w	r3, [r4, #90]	; 0x5a
 81135f4:	4620      	mov	r0, r4
 81135f6:	1ac9      	subs	r1, r1, r3
 81135f8:	b289      	uxth	r1, r1
 81135fa:	f7ff fe79 	bl	81132f0 <HAL_UARTEx_RxEventCallback>
 81135fe:	e794      	b.n	811352a <HAL_UART_IRQHandler+0x3e>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8113600:	4864      	ldr	r0, [pc, #400]	; (8113794 <HAL_UART_IRQHandler+0x2a8>)
      && (((cr3its & USART_CR3_EIE) != 0U)
 8113602:	f005 0601 	and.w	r6, r5, #1
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8113606:	4008      	ands	r0, r1
 8113608:	4330      	orrs	r0, r6
 811360a:	d080      	beq.n	811350e <HAL_UART_IRQHandler+0x22>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 811360c:	07d5      	lsls	r5, r2, #31
 811360e:	461f      	mov	r7, r3
 8113610:	d509      	bpl.n	8113626 <HAL_UART_IRQHandler+0x13a>
 8113612:	05c8      	lsls	r0, r1, #23
 8113614:	d507      	bpl.n	8113626 <HAL_UART_IRQHandler+0x13a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8113616:	2001      	movs	r0, #1
 8113618:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 811361a:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 811361e:	f040 0001 	orr.w	r0, r0, #1
 8113622:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8113626:	0795      	lsls	r5, r2, #30
 8113628:	d560      	bpl.n	81136ec <HAL_UART_IRQHandler+0x200>
 811362a:	b18e      	cbz	r6, 8113650 <HAL_UART_IRQHandler+0x164>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 811362c:	2002      	movs	r0, #2
 811362e:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8113630:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 8113634:	f040 0004 	orr.w	r0, r0, #4
 8113638:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 811363c:	0750      	lsls	r0, r2, #29
 811363e:	d507      	bpl.n	8113650 <HAL_UART_IRQHandler+0x164>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8113640:	2004      	movs	r0, #4
 8113642:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8113644:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 8113648:	f040 0002 	orr.w	r0, r0, #2
 811364c:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
    if (((isrflags & USART_ISR_ORE) != 0U)
 8113650:	0710      	lsls	r0, r2, #28
 8113652:	d50b      	bpl.n	811366c <HAL_UART_IRQHandler+0x180>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8113654:	f001 0020 	and.w	r0, r1, #32
 8113658:	4330      	orrs	r0, r6
 811365a:	d007      	beq.n	811366c <HAL_UART_IRQHandler+0x180>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 811365c:	2008      	movs	r0, #8
 811365e:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8113660:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 8113664:	f040 0008 	orr.w	r0, r0, #8
 8113668:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 811366c:	0516      	lsls	r6, r2, #20
 811366e:	d50a      	bpl.n	8113686 <HAL_UART_IRQHandler+0x19a>
 8113670:	014d      	lsls	r5, r1, #5
 8113672:	d508      	bpl.n	8113686 <HAL_UART_IRQHandler+0x19a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8113674:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8113678:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 811367a:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 811367e:	f043 0320 	orr.w	r3, r3, #32
 8113682:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8113686:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 811368a:	2b00      	cmp	r3, #0
 811368c:	f43f af4d 	beq.w	811352a <HAL_UART_IRQHandler+0x3e>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8113690:	0690      	lsls	r0, r2, #26
 8113692:	d501      	bpl.n	8113698 <HAL_UART_IRQHandler+0x1ac>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8113694:	0689      	lsls	r1, r1, #26
 8113696:	d43e      	bmi.n	8113716 <HAL_UART_IRQHandler+0x22a>
      errorcode = huart->ErrorCode;
 8113698:	f8d4 5080 	ldr.w	r5, [r4, #128]	; 0x80
        UART_EndRxTransfer(huart);
 811369c:	4620      	mov	r0, r4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 811369e:	68bb      	ldr	r3, [r7, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 81136a0:	f005 0528 	and.w	r5, r5, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 81136a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 81136a8:	431d      	orrs	r5, r3
 81136aa:	d06e      	beq.n	811378a <HAL_UART_IRQHandler+0x29e>
        UART_EndRxTransfer(huart);
 81136ac:	f7ff fb7e 	bl	8112dac <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 81136b0:	6823      	ldr	r3, [r4, #0]
 81136b2:	689a      	ldr	r2, [r3, #8]
 81136b4:	0652      	lsls	r2, r2, #25
 81136b6:	d52a      	bpl.n	811370e <HAL_UART_IRQHandler+0x222>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81136b8:	f103 0208 	add.w	r2, r3, #8
 81136bc:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 81136c0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81136c4:	f103 0008 	add.w	r0, r3, #8
 81136c8:	e840 2100 	strex	r1, r2, [r0]
 81136cc:	2900      	cmp	r1, #0
 81136ce:	d1f3      	bne.n	81136b8 <HAL_UART_IRQHandler+0x1cc>
          if (huart->hdmarx != NULL)
 81136d0:	6f20      	ldr	r0, [r4, #112]	; 0x70
 81136d2:	b1e0      	cbz	r0, 811370e <HAL_UART_IRQHandler+0x222>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 81136d4:	4b30      	ldr	r3, [pc, #192]	; (8113798 <HAL_UART_IRQHandler+0x2ac>)
 81136d6:	6503      	str	r3, [r0, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 81136d8:	f7f6 ff96 	bl	810a608 <HAL_DMA_Abort_IT>
 81136dc:	2800      	cmp	r0, #0
 81136de:	f43f af24 	beq.w	811352a <HAL_UART_IRQHandler+0x3e>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 81136e2:	6f20      	ldr	r0, [r4, #112]	; 0x70
}
 81136e4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 81136e8:	6d03      	ldr	r3, [r0, #80]	; 0x50
 81136ea:	4718      	bx	r3
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 81136ec:	0755      	lsls	r5, r2, #29
 81136ee:	d5af      	bpl.n	8113650 <HAL_UART_IRQHandler+0x164>
 81136f0:	2e00      	cmp	r6, #0
 81136f2:	d1a5      	bne.n	8113640 <HAL_UART_IRQHandler+0x154>
 81136f4:	e7ac      	b.n	8113650 <HAL_UART_IRQHandler+0x164>
      if (huart->RxISR != NULL)
 81136f6:	6e43      	ldr	r3, [r0, #100]	; 0x64
 81136f8:	2b00      	cmp	r3, #0
 81136fa:	f47f af2d 	bne.w	8113558 <HAL_UART_IRQHandler+0x6c>
 81136fe:	e714      	b.n	811352a <HAL_UART_IRQHandler+0x3e>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8113700:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 8113704:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8113706:	621a      	str	r2, [r3, #32]
    HAL_UARTEx_WakeupCallback(huart);
 8113708:	f7ff feee 	bl	81134e8 <HAL_UARTEx_WakeupCallback>
    return;
 811370c:	e70d      	b.n	811352a <HAL_UART_IRQHandler+0x3e>
            HAL_UART_ErrorCallback(huart);
 811370e:	4620      	mov	r0, r4
 8113710:	f7f2 fc04 	bl	8105f1c <HAL_UART_ErrorCallback>
 8113714:	e709      	b.n	811352a <HAL_UART_IRQHandler+0x3e>
        if (huart->RxISR != NULL)
 8113716:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8113718:	2b00      	cmp	r3, #0
 811371a:	d0bd      	beq.n	8113698 <HAL_UART_IRQHandler+0x1ac>
          huart->RxISR(huart);
 811371c:	4620      	mov	r0, r4
 811371e:	4798      	blx	r3
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8113720:	6827      	ldr	r7, [r4, #0]
 8113722:	e7b9      	b.n	8113698 <HAL_UART_IRQHandler+0x1ac>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8113724:	f8b4 005a 	ldrh.w	r0, [r4, #90]	; 0x5a
 8113728:	f8b4 1058 	ldrh.w	r1, [r4, #88]	; 0x58
      if ((huart->RxXferCount > 0U)
 811372c:	f8b4 205a 	ldrh.w	r2, [r4, #90]	; 0x5a
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8113730:	1a09      	subs	r1, r1, r0
      if ((huart->RxXferCount > 0U)
 8113732:	b292      	uxth	r2, r2
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8113734:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 8113736:	2900      	cmp	r1, #0
 8113738:	f43f aef7 	beq.w	811352a <HAL_UART_IRQHandler+0x3e>
 811373c:	2a00      	cmp	r2, #0
 811373e:	f43f aef4 	beq.w	811352a <HAL_UART_IRQHandler+0x3e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8113742:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8113746:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 811374a:	e843 2000 	strex	r0, r2, [r3]
 811374e:	2800      	cmp	r0, #0
 8113750:	d1f7      	bne.n	8113742 <HAL_UART_IRQHandler+0x256>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8113752:	f103 0208 	add.w	r2, r3, #8
 8113756:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 811375a:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 811375e:	f103 0508 	add.w	r5, r3, #8
 8113762:	e845 2000 	strex	r0, r2, [r5]
 8113766:	2800      	cmp	r0, #0
 8113768:	d1f3      	bne.n	8113752 <HAL_UART_IRQHandler+0x266>
        huart->RxState = HAL_UART_STATE_READY;
 811376a:	2220      	movs	r2, #32
        huart->RxISR = NULL;
 811376c:	6660      	str	r0, [r4, #100]	; 0x64
        huart->RxState = HAL_UART_STATE_READY;
 811376e:	67e2      	str	r2, [r4, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8113770:	6620      	str	r0, [r4, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8113772:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8113776:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 811377a:	e843 2000 	strex	r0, r2, [r3]
 811377e:	2800      	cmp	r0, #0
 8113780:	d1f7      	bne.n	8113772 <HAL_UART_IRQHandler+0x286>
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8113782:	4620      	mov	r0, r4
 8113784:	f7ff fdb4 	bl	81132f0 <HAL_UARTEx_RxEventCallback>
 8113788:	e6cf      	b.n	811352a <HAL_UART_IRQHandler+0x3e>
        HAL_UART_ErrorCallback(huart);
 811378a:	f7f2 fbc7 	bl	8105f1c <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 811378e:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
 8113792:	e6ca      	b.n	811352a <HAL_UART_IRQHandler+0x3e>
 8113794:	04000120 	.word	0x04000120
 8113798:	08113125 	.word	0x08113125

0811379c <UART_SetConfig>:
{
 811379c:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 811379e:	6842      	ldr	r2, [r0, #4]
{
 81137a0:	4604      	mov	r4, r0
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 81137a2:	4bac      	ldr	r3, [pc, #688]	; (8113a54 <UART_SetConfig+0x2b8>)
 81137a4:	429a      	cmp	r2, r3
 81137a6:	f200 80bb 	bhi.w	8113920 <UART_SetConfig+0x184>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 81137aa:	68a3      	ldr	r3, [r4, #8]
 81137ac:	f433 5280 	bics.w	r2, r3, #4096	; 0x1000
 81137b0:	d002      	beq.n	81137b8 <UART_SetConfig+0x1c>
 81137b2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 81137b6:	d179      	bne.n	81138ac <UART_SetConfig+0x110>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 81137b8:	68e3      	ldr	r3, [r4, #12]
 81137ba:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 81137be:	d17e      	bne.n	81138be <UART_SetConfig+0x122>
  assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 81137c0:	6a23      	ldr	r3, [r4, #32]
 81137c2:	f433 6300 	bics.w	r3, r3, #2048	; 0x800
 81137c6:	f040 8084 	bne.w	81138d2 <UART_SetConfig+0x136>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 81137ca:	6923      	ldr	r3, [r4, #16]
 81137cc:	f433 6280 	bics.w	r2, r3, #1024	; 0x400
 81137d0:	d002      	beq.n	81137d8 <UART_SetConfig+0x3c>
 81137d2:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 81137d6:	d163      	bne.n	81138a0 <UART_SetConfig+0x104>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 81137d8:	6963      	ldr	r3, [r4, #20]
 81137da:	f033 020c 	bics.w	r2, r3, #12
 81137de:	d146      	bne.n	811386e <UART_SetConfig+0xd2>
 81137e0:	2b00      	cmp	r3, #0
 81137e2:	d044      	beq.n	811386e <UART_SetConfig+0xd2>
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 81137e4:	69a3      	ldr	r3, [r4, #24]
 81137e6:	f433 7340 	bics.w	r3, r3, #768	; 0x300
 81137ea:	d149      	bne.n	8113880 <UART_SetConfig+0xe4>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 81137ec:	69e0      	ldr	r0, [r4, #28]
 81137ee:	f430 4300 	bics.w	r3, r0, #32768	; 0x8000
 81137f2:	d14e      	bne.n	8113892 <UART_SetConfig+0xf6>
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 81137f4:	6921      	ldr	r1, [r4, #16]
 81137f6:	68a2      	ldr	r2, [r4, #8]
 81137f8:	6823      	ldr	r3, [r4, #0]
 81137fa:	430a      	orrs	r2, r1
 81137fc:	6961      	ldr	r1, [r4, #20]
 81137fe:	681d      	ldr	r5, [r3, #0]
 8113800:	430a      	orrs	r2, r1
 8113802:	4995      	ldr	r1, [pc, #596]	; (8113a58 <UART_SetConfig+0x2bc>)
 8113804:	4029      	ands	r1, r5
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8113806:	68e5      	ldr	r5, [r4, #12]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8113808:	430a      	orrs	r2, r1
 811380a:	4302      	orrs	r2, r0
 811380c:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 811380e:	6859      	ldr	r1, [r3, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8113810:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8113812:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
 8113816:	4329      	orrs	r1, r5
 8113818:	6059      	str	r1, [r3, #4]
  tmpreg |= huart->Init.OneBitSampling;
 811381a:	6a21      	ldr	r1, [r4, #32]
 811381c:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 811381e:	6899      	ldr	r1, [r3, #8]
 8113820:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
 8113824:	430a      	orrs	r2, r1
  UART_GETCLOCKSOURCE(huart, clocksource);
 8113826:	498d      	ldr	r1, [pc, #564]	; (8113a5c <UART_SetConfig+0x2c0>)
 8113828:	428b      	cmp	r3, r1
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 811382a:	609a      	str	r2, [r3, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 811382c:	d07e      	beq.n	811392c <UART_SetConfig+0x190>
 811382e:	4a8c      	ldr	r2, [pc, #560]	; (8113a60 <UART_SetConfig+0x2c4>)
 8113830:	4293      	cmp	r3, r2
 8113832:	d054      	beq.n	81138de <UART_SetConfig+0x142>
 8113834:	4a8b      	ldr	r2, [pc, #556]	; (8113a64 <UART_SetConfig+0x2c8>)
 8113836:	4293      	cmp	r3, r2
 8113838:	f000 812a 	beq.w	8113a90 <UART_SetConfig+0x2f4>
 811383c:	4a8a      	ldr	r2, [pc, #552]	; (8113a68 <UART_SetConfig+0x2cc>)
 811383e:	4293      	cmp	r3, r2
 8113840:	f000 8137 	beq.w	8113ab2 <UART_SetConfig+0x316>
 8113844:	4a89      	ldr	r2, [pc, #548]	; (8113a6c <UART_SetConfig+0x2d0>)
 8113846:	4293      	cmp	r3, r2
 8113848:	f000 809e 	beq.w	8113988 <UART_SetConfig+0x1ec>
 811384c:	4a88      	ldr	r2, [pc, #544]	; (8113a70 <UART_SetConfig+0x2d4>)
 811384e:	4293      	cmp	r3, r2
 8113850:	f000 80d1 	beq.w	81139f6 <UART_SetConfig+0x25a>
 8113854:	4a87      	ldr	r2, [pc, #540]	; (8113a74 <UART_SetConfig+0x2d8>)
 8113856:	4293      	cmp	r3, r2
 8113858:	f000 8151 	beq.w	8113afe <UART_SetConfig+0x362>
 811385c:	4a86      	ldr	r2, [pc, #536]	; (8113a78 <UART_SetConfig+0x2dc>)
 811385e:	4293      	cmp	r3, r2
 8113860:	f000 8164 	beq.w	8113b2c <UART_SetConfig+0x390>
    switch (clocksource)
 8113864:	2001      	movs	r0, #1
  huart->RxISR = NULL;
 8113866:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 8113868:	e9c4 3319 	strd	r3, r3, [r4, #100]	; 0x64
}
 811386c:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_UART_MODE(huart->Init.Mode));
 811386e:	f640 3176 	movw	r1, #2934	; 0xb76
 8113872:	4882      	ldr	r0, [pc, #520]	; (8113a7c <UART_SetConfig+0x2e0>)
 8113874:	f7f1 fffc 	bl	8105870 <assert_failed>
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 8113878:	69a3      	ldr	r3, [r4, #24]
 811387a:	f433 7340 	bics.w	r3, r3, #768	; 0x300
 811387e:	d0b5      	beq.n	81137ec <UART_SetConfig+0x50>
 8113880:	487e      	ldr	r0, [pc, #504]	; (8113a7c <UART_SetConfig+0x2e0>)
 8113882:	f640 3177 	movw	r1, #2935	; 0xb77
 8113886:	f7f1 fff3 	bl	8105870 <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 811388a:	69e0      	ldr	r0, [r4, #28]
 811388c:	f430 4300 	bics.w	r3, r0, #32768	; 0x8000
 8113890:	d0b0      	beq.n	81137f4 <UART_SetConfig+0x58>
 8113892:	487a      	ldr	r0, [pc, #488]	; (8113a7c <UART_SetConfig+0x2e0>)
 8113894:	f640 3178 	movw	r1, #2936	; 0xb78
 8113898:	f7f1 ffea 	bl	8105870 <assert_failed>
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 811389c:	69e0      	ldr	r0, [r4, #28]
 811389e:	e7a9      	b.n	81137f4 <UART_SetConfig+0x58>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 81138a0:	f640 3175 	movw	r1, #2933	; 0xb75
 81138a4:	4875      	ldr	r0, [pc, #468]	; (8113a7c <UART_SetConfig+0x2e0>)
 81138a6:	f7f1 ffe3 	bl	8105870 <assert_failed>
 81138aa:	e795      	b.n	81137d8 <UART_SetConfig+0x3c>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 81138ac:	f640 3171 	movw	r1, #2929	; 0xb71
 81138b0:	4872      	ldr	r0, [pc, #456]	; (8113a7c <UART_SetConfig+0x2e0>)
 81138b2:	f7f1 ffdd 	bl	8105870 <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 81138b6:	68e3      	ldr	r3, [r4, #12]
 81138b8:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 81138bc:	d080      	beq.n	81137c0 <UART_SetConfig+0x24>
 81138be:	f640 3172 	movw	r1, #2930	; 0xb72
 81138c2:	486e      	ldr	r0, [pc, #440]	; (8113a7c <UART_SetConfig+0x2e0>)
 81138c4:	f7f1 ffd4 	bl	8105870 <assert_failed>
  assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 81138c8:	6a23      	ldr	r3, [r4, #32]
 81138ca:	f433 6300 	bics.w	r3, r3, #2048	; 0x800
 81138ce:	f43f af7c 	beq.w	81137ca <UART_SetConfig+0x2e>
 81138d2:	f640 3173 	movw	r1, #2931	; 0xb73
 81138d6:	4869      	ldr	r0, [pc, #420]	; (8113a7c <UART_SetConfig+0x2e0>)
 81138d8:	f7f1 ffca 	bl	8105870 <assert_failed>
 81138dc:	e775      	b.n	81137ca <UART_SetConfig+0x2e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 81138de:	4b68      	ldr	r3, [pc, #416]	; (8113a80 <UART_SetConfig+0x2e4>)
 81138e0:	4a68      	ldr	r2, [pc, #416]	; (8113a84 <UART_SetConfig+0x2e8>)
 81138e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 81138e6:	f003 030c 	and.w	r3, r3, #12
 81138ea:	5cd3      	ldrb	r3, [r2, r3]
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 81138ec:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 81138f0:	d033      	beq.n	811395a <UART_SetConfig+0x1be>
    switch (clocksource)
 81138f2:	2b08      	cmp	r3, #8
 81138f4:	d8b6      	bhi.n	8113864 <UART_SetConfig+0xc8>
 81138f6:	a201      	add	r2, pc, #4	; (adr r2, 81138fc <UART_SetConfig+0x160>)
 81138f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81138fc:	081139b7 	.word	0x081139b7
 8113900:	08113943 	.word	0x08113943
 8113904:	08113a0d 	.word	0x08113a0d
 8113908:	08113865 	.word	0x08113865
 811390c:	081139ab 	.word	0x081139ab
 8113910:	08113865 	.word	0x08113865
 8113914:	08113865 	.word	0x08113865
 8113918:	08113865 	.word	0x08113865
 811391c:	081139cd 	.word	0x081139cd
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8113920:	f44f 6137 	mov.w	r1, #2928	; 0xb70
 8113924:	4855      	ldr	r0, [pc, #340]	; (8113a7c <UART_SetConfig+0x2e0>)
 8113926:	f7f1 ffa3 	bl	8105870 <assert_failed>
 811392a:	e73e      	b.n	81137aa <UART_SetConfig+0xe>
  UART_GETCLOCKSOURCE(huart, clocksource);
 811392c:	4b54      	ldr	r3, [pc, #336]	; (8113a80 <UART_SetConfig+0x2e4>)
 811392e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8113932:	f003 0303 	and.w	r3, r3, #3
 8113936:	3b01      	subs	r3, #1
 8113938:	2b02      	cmp	r3, #2
 811393a:	d90b      	bls.n	8113954 <UART_SetConfig+0x1b8>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 811393c:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8113940:	d066      	beq.n	8113a10 <UART_SetConfig+0x274>
        pclk = HAL_RCC_GetPCLK2Freq();
 8113942:	f7fb f9d5 	bl	810ecf0 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 8113946:	2800      	cmp	r0, #0
 8113948:	d142      	bne.n	81139d0 <UART_SetConfig+0x234>
  huart->RxISR = NULL;
 811394a:	2300      	movs	r3, #0
 811394c:	2000      	movs	r0, #0
  huart->TxISR = NULL;
 811394e:	e9c4 3319 	strd	r3, r3, [r4, #100]	; 0x64
}
 8113952:	bd38      	pop	{r3, r4, r5, pc}
 8113954:	4a4c      	ldr	r2, [pc, #304]	; (8113a88 <UART_SetConfig+0x2ec>)
 8113956:	5cd3      	ldrb	r3, [r2, r3]
 8113958:	e7c8      	b.n	81138ec <UART_SetConfig+0x150>
    switch (clocksource)
 811395a:	2b08      	cmp	r3, #8
 811395c:	d882      	bhi.n	8113864 <UART_SetConfig+0xc8>
 811395e:	a201      	add	r2, pc, #4	; (adr r2, 8113964 <UART_SetConfig+0x1c8>)
 8113960:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8113964:	08113a4d 	.word	0x08113a4d
 8113968:	08113a11 	.word	0x08113a11
 811396c:	08113af5 	.word	0x08113af5
 8113970:	08113865 	.word	0x08113865
 8113974:	08113a47 	.word	0x08113a47
 8113978:	08113865 	.word	0x08113865
 811397c:	08113865 	.word	0x08113865
 8113980:	08113865 	.word	0x08113865
 8113984:	08113af9 	.word	0x08113af9
  UART_GETCLOCKSOURCE(huart, clocksource);
 8113988:	4b3d      	ldr	r3, [pc, #244]	; (8113a80 <UART_SetConfig+0x2e4>)
 811398a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 811398e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8113992:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8113996:	d036      	beq.n	8113a06 <UART_SetConfig+0x26a>
 8113998:	d810      	bhi.n	81139bc <UART_SetConfig+0x220>
 811399a:	b14b      	cbz	r3, 81139b0 <UART_SetConfig+0x214>
 811399c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 81139a0:	f47f af60 	bne.w	8113864 <UART_SetConfig+0xc8>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 81139a4:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 81139a8:	d04d      	beq.n	8113a46 <UART_SetConfig+0x2aa>
        pclk = HAL_RCC_GetSysClockFreq();
 81139aa:	f7fb f839 	bl	810ea20 <HAL_RCC_GetSysClockFreq>
        break;
 81139ae:	e7ca      	b.n	8113946 <UART_SetConfig+0x1aa>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 81139b0:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 81139b4:	d04a      	beq.n	8113a4c <UART_SetConfig+0x2b0>
        pclk = HAL_RCC_GetPCLK1Freq();
 81139b6:	f7fb f98b 	bl	810ecd0 <HAL_RCC_GetPCLK1Freq>
        break;
 81139ba:	e7c4      	b.n	8113946 <UART_SetConfig+0x1aa>
  UART_GETCLOCKSOURCE(huart, clocksource);
 81139bc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 81139c0:	f47f af50 	bne.w	8113864 <UART_SetConfig+0xc8>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 81139c4:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 81139c8:	f000 8096 	beq.w	8113af8 <UART_SetConfig+0x35c>
        pclk = (uint32_t) LSE_VALUE;
 81139cc:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 81139d0:	6863      	ldr	r3, [r4, #4]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 81139d2:	f64f 72ef 	movw	r2, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 81139d6:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 81139da:	fbb0 f3f3 	udiv	r3, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 81139de:	f1a3 0110 	sub.w	r1, r3, #16
 81139e2:	4291      	cmp	r1, r2
 81139e4:	f63f af3e 	bhi.w	8113864 <UART_SetConfig+0xc8>
        huart->Instance->BRR = (uint16_t)usartdiv;
 81139e8:	6822      	ldr	r2, [r4, #0]
 81139ea:	2000      	movs	r0, #0
 81139ec:	60d3      	str	r3, [r2, #12]
  huart->RxISR = NULL;
 81139ee:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 81139f0:	e9c4 3319 	strd	r3, r3, [r4, #100]	; 0x64
}
 81139f4:	bd38      	pop	{r3, r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 81139f6:	4b22      	ldr	r3, [pc, #136]	; (8113a80 <UART_SetConfig+0x2e4>)
 81139f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 81139fc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8113a00:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8113a04:	d168      	bne.n	8113ad8 <UART_SetConfig+0x33c>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8113a06:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8113a0a:	d073      	beq.n	8113af4 <UART_SetConfig+0x358>
    switch (clocksource)
 8113a0c:	481f      	ldr	r0, [pc, #124]	; (8113a8c <UART_SetConfig+0x2f0>)
 8113a0e:	e7df      	b.n	81139d0 <UART_SetConfig+0x234>
        pclk = HAL_RCC_GetPCLK2Freq();
 8113a10:	f7fb f96e 	bl	810ecf0 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 8113a14:	2800      	cmp	r0, #0
 8113a16:	d098      	beq.n	811394a <UART_SetConfig+0x1ae>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8113a18:	0043      	lsls	r3, r0, #1
 8113a1a:	6862      	ldr	r2, [r4, #4]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8113a1c:	f64f 71ef 	movw	r1, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8113a20:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8113a24:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8113a28:	f1a3 0210 	sub.w	r2, r3, #16
 8113a2c:	428a      	cmp	r2, r1
 8113a2e:	f63f af19 	bhi.w	8113864 <UART_SetConfig+0xc8>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8113a32:	f023 020f 	bic.w	r2, r3, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8113a36:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 8113a3a:	6821      	ldr	r1, [r4, #0]
 8113a3c:	2000      	movs	r0, #0
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8113a3e:	b292      	uxth	r2, r2
        huart->Instance->BRR = brrtemp;
 8113a40:	4313      	orrs	r3, r2
 8113a42:	60cb      	str	r3, [r1, #12]
 8113a44:	e70f      	b.n	8113866 <UART_SetConfig+0xca>
        pclk = HAL_RCC_GetSysClockFreq();
 8113a46:	f7fa ffeb 	bl	810ea20 <HAL_RCC_GetSysClockFreq>
        break;
 8113a4a:	e7e3      	b.n	8113a14 <UART_SetConfig+0x278>
        pclk = HAL_RCC_GetPCLK1Freq();
 8113a4c:	f7fb f940 	bl	810ecd0 <HAL_RCC_GetPCLK1Freq>
        break;
 8113a50:	e7e0      	b.n	8113a14 <UART_SetConfig+0x278>
 8113a52:	bf00      	nop
 8113a54:	019bfcc0 	.word	0x019bfcc0
 8113a58:	efff69f3 	.word	0xefff69f3
 8113a5c:	40011000 	.word	0x40011000
 8113a60:	40004400 	.word	0x40004400
 8113a64:	40004800 	.word	0x40004800
 8113a68:	40004c00 	.word	0x40004c00
 8113a6c:	40005000 	.word	0x40005000
 8113a70:	40011400 	.word	0x40011400
 8113a74:	40007800 	.word	0x40007800
 8113a78:	40007c00 	.word	0x40007c00
 8113a7c:	0812e148 	.word	0x0812e148
 8113a80:	40023800 	.word	0x40023800
 8113a84:	0812e188 	.word	0x0812e188
 8113a88:	0812e184 	.word	0x0812e184
 8113a8c:	00f42400 	.word	0x00f42400
  UART_GETCLOCKSOURCE(huart, clocksource);
 8113a90:	4b32      	ldr	r3, [pc, #200]	; (8113b5c <UART_SetConfig+0x3c0>)
 8113a92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8113a96:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8113a9a:	2b20      	cmp	r3, #32
 8113a9c:	d0b3      	beq.n	8113a06 <UART_SetConfig+0x26a>
 8113a9e:	d805      	bhi.n	8113aac <UART_SetConfig+0x310>
 8113aa0:	2b00      	cmp	r3, #0
 8113aa2:	d085      	beq.n	81139b0 <UART_SetConfig+0x214>
 8113aa4:	2b10      	cmp	r3, #16
 8113aa6:	f43f af7d 	beq.w	81139a4 <UART_SetConfig+0x208>
 8113aaa:	e6db      	b.n	8113864 <UART_SetConfig+0xc8>
 8113aac:	2b30      	cmp	r3, #48	; 0x30
 8113aae:	d089      	beq.n	81139c4 <UART_SetConfig+0x228>
 8113ab0:	e6d8      	b.n	8113864 <UART_SetConfig+0xc8>
 8113ab2:	4b2a      	ldr	r3, [pc, #168]	; (8113b5c <UART_SetConfig+0x3c0>)
 8113ab4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8113ab8:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8113abc:	2b80      	cmp	r3, #128	; 0x80
 8113abe:	d0a2      	beq.n	8113a06 <UART_SetConfig+0x26a>
 8113ac0:	d806      	bhi.n	8113ad0 <UART_SetConfig+0x334>
 8113ac2:	2b00      	cmp	r3, #0
 8113ac4:	f43f af74 	beq.w	81139b0 <UART_SetConfig+0x214>
 8113ac8:	2b40      	cmp	r3, #64	; 0x40
 8113aca:	f43f af6b 	beq.w	81139a4 <UART_SetConfig+0x208>
 8113ace:	e6c9      	b.n	8113864 <UART_SetConfig+0xc8>
 8113ad0:	2bc0      	cmp	r3, #192	; 0xc0
 8113ad2:	f43f af77 	beq.w	81139c4 <UART_SetConfig+0x228>
 8113ad6:	e6c5      	b.n	8113864 <UART_SetConfig+0xc8>
 8113ad8:	d807      	bhi.n	8113aea <UART_SetConfig+0x34e>
 8113ada:	2b00      	cmp	r3, #0
 8113adc:	f43f af2e 	beq.w	811393c <UART_SetConfig+0x1a0>
 8113ae0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8113ae4:	f43f af5e 	beq.w	81139a4 <UART_SetConfig+0x208>
 8113ae8:	e6bc      	b.n	8113864 <UART_SetConfig+0xc8>
 8113aea:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8113aee:	f43f af69 	beq.w	81139c4 <UART_SetConfig+0x228>
 8113af2:	e6b7      	b.n	8113864 <UART_SetConfig+0xc8>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8113af4:	4b1a      	ldr	r3, [pc, #104]	; (8113b60 <UART_SetConfig+0x3c4>)
 8113af6:	e790      	b.n	8113a1a <UART_SetConfig+0x27e>
    switch (clocksource)
 8113af8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8113afc:	e78d      	b.n	8113a1a <UART_SetConfig+0x27e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8113afe:	4b17      	ldr	r3, [pc, #92]	; (8113b5c <UART_SetConfig+0x3c0>)
 8113b00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8113b04:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8113b08:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8113b0c:	f43f af7b 	beq.w	8113a06 <UART_SetConfig+0x26a>
 8113b10:	d807      	bhi.n	8113b22 <UART_SetConfig+0x386>
 8113b12:	2b00      	cmp	r3, #0
 8113b14:	f43f af4c 	beq.w	81139b0 <UART_SetConfig+0x214>
 8113b18:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8113b1c:	f43f af42 	beq.w	81139a4 <UART_SetConfig+0x208>
 8113b20:	e6a0      	b.n	8113864 <UART_SetConfig+0xc8>
 8113b22:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8113b26:	f43f af4d 	beq.w	81139c4 <UART_SetConfig+0x228>
 8113b2a:	e69b      	b.n	8113864 <UART_SetConfig+0xc8>
 8113b2c:	4b0b      	ldr	r3, [pc, #44]	; (8113b5c <UART_SetConfig+0x3c0>)
 8113b2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8113b32:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8113b36:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8113b3a:	f43f af64 	beq.w	8113a06 <UART_SetConfig+0x26a>
 8113b3e:	d807      	bhi.n	8113b50 <UART_SetConfig+0x3b4>
 8113b40:	2b00      	cmp	r3, #0
 8113b42:	f43f af35 	beq.w	81139b0 <UART_SetConfig+0x214>
 8113b46:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8113b4a:	f43f af2b 	beq.w	81139a4 <UART_SetConfig+0x208>
 8113b4e:	e689      	b.n	8113864 <UART_SetConfig+0xc8>
 8113b50:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8113b54:	f43f af36 	beq.w	81139c4 <UART_SetConfig+0x228>
 8113b58:	e684      	b.n	8113864 <UART_SetConfig+0xc8>
 8113b5a:	bf00      	nop
 8113b5c:	40023800 	.word	0x40023800
 8113b60:	01e84800 	.word	0x01e84800

08113b64 <UART_AdvFeatureConfig>:
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 8113b64:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8113b66:	2bff      	cmp	r3, #255	; 0xff
{
 8113b68:	b510      	push	{r4, lr}
 8113b6a:	4604      	mov	r4, r0
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 8113b6c:	d87b      	bhi.n	8113c66 <UART_AdvFeatureConfig+0x102>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8113b6e:	07da      	lsls	r2, r3, #31
 8113b70:	d50a      	bpl.n	8113b88 <UART_AdvFeatureConfig+0x24>
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
 8113b72:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8113b74:	f431 3200 	bics.w	r2, r1, #131072	; 0x20000
 8113b78:	f040 808e 	bne.w	8113c98 <UART_AdvFeatureConfig+0x134>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8113b7c:	6820      	ldr	r0, [r4, #0]
 8113b7e:	6842      	ldr	r2, [r0, #4]
 8113b80:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8113b84:	430a      	orrs	r2, r1
 8113b86:	6042      	str	r2, [r0, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8113b88:	0798      	lsls	r0, r3, #30
 8113b8a:	d50a      	bpl.n	8113ba2 <UART_AdvFeatureConfig+0x3e>
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
 8113b8c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8113b8e:	f431 3280 	bics.w	r2, r1, #65536	; 0x10000
 8113b92:	f040 8089 	bne.w	8113ca8 <UART_AdvFeatureConfig+0x144>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8113b96:	6820      	ldr	r0, [r4, #0]
 8113b98:	6842      	ldr	r2, [r0, #4]
 8113b9a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8113b9e:	430a      	orrs	r2, r1
 8113ba0:	6042      	str	r2, [r0, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8113ba2:	0759      	lsls	r1, r3, #29
 8113ba4:	d50a      	bpl.n	8113bbc <UART_AdvFeatureConfig+0x58>
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
 8113ba6:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8113ba8:	f431 2280 	bics.w	r2, r1, #262144	; 0x40000
 8113bac:	f040 8084 	bne.w	8113cb8 <UART_AdvFeatureConfig+0x154>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8113bb0:	6820      	ldr	r0, [r4, #0]
 8113bb2:	6842      	ldr	r2, [r0, #4]
 8113bb4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8113bb8:	430a      	orrs	r2, r1
 8113bba:	6042      	str	r2, [r0, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8113bbc:	071a      	lsls	r2, r3, #28
 8113bbe:	d509      	bpl.n	8113bd4 <UART_AdvFeatureConfig+0x70>
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
 8113bc0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8113bc2:	f431 4200 	bics.w	r2, r1, #32768	; 0x8000
 8113bc6:	d17f      	bne.n	8113cc8 <UART_AdvFeatureConfig+0x164>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8113bc8:	6820      	ldr	r0, [r4, #0]
 8113bca:	6842      	ldr	r2, [r0, #4]
 8113bcc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8113bd0:	430a      	orrs	r2, r1
 8113bd2:	6042      	str	r2, [r0, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8113bd4:	06d8      	lsls	r0, r3, #27
 8113bd6:	d509      	bpl.n	8113bec <UART_AdvFeatureConfig+0x88>
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
 8113bd8:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8113bda:	f431 5280 	bics.w	r2, r1, #4096	; 0x1000
 8113bde:	d17b      	bne.n	8113cd8 <UART_AdvFeatureConfig+0x174>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8113be0:	6820      	ldr	r0, [r4, #0]
 8113be2:	6882      	ldr	r2, [r0, #8]
 8113be4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8113be8:	430a      	orrs	r2, r1
 8113bea:	6082      	str	r2, [r0, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8113bec:	0699      	lsls	r1, r3, #26
 8113bee:	d509      	bpl.n	8113c04 <UART_AdvFeatureConfig+0xa0>
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
 8113bf0:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8113bf2:	f431 5200 	bics.w	r2, r1, #8192	; 0x2000
 8113bf6:	d177      	bne.n	8113ce8 <UART_AdvFeatureConfig+0x184>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8113bf8:	6820      	ldr	r0, [r4, #0]
 8113bfa:	6882      	ldr	r2, [r0, #8]
 8113bfc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8113c00:	430a      	orrs	r2, r1
 8113c02:	6082      	str	r2, [r0, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8113c04:	065a      	lsls	r2, r3, #25
 8113c06:	d521      	bpl.n	8113c4c <UART_AdvFeatureConfig+0xe8>
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
 8113c08:	4b46      	ldr	r3, [pc, #280]	; (8113d24 <UART_AdvFeatureConfig+0x1c0>)
 8113c0a:	6822      	ldr	r2, [r4, #0]
 8113c0c:	4846      	ldr	r0, [pc, #280]	; (8113d28 <UART_AdvFeatureConfig+0x1c4>)
 8113c0e:	4947      	ldr	r1, [pc, #284]	; (8113d2c <UART_AdvFeatureConfig+0x1c8>)
 8113c10:	429a      	cmp	r2, r3
 8113c12:	bf18      	it	ne
 8113c14:	4282      	cmpne	r2, r0
 8113c16:	bf14      	ite	ne
 8113c18:	2301      	movne	r3, #1
 8113c1a:	2300      	moveq	r3, #0
 8113c1c:	428a      	cmp	r2, r1
 8113c1e:	bf0c      	ite	eq
 8113c20:	2300      	moveq	r3, #0
 8113c22:	f003 0301 	andne.w	r3, r3, #1
 8113c26:	b113      	cbz	r3, 8113c2e <UART_AdvFeatureConfig+0xca>
 8113c28:	4b41      	ldr	r3, [pc, #260]	; (8113d30 <UART_AdvFeatureConfig+0x1cc>)
 8113c2a:	429a      	cmp	r2, r3
 8113c2c:	d16b      	bne.n	8113d06 <UART_AdvFeatureConfig+0x1a2>
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
 8113c2e:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8113c30:	f432 1380 	bics.w	r3, r2, #1048576	; 0x100000
 8113c34:	d160      	bne.n	8113cf8 <UART_AdvFeatureConfig+0x194>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8113c36:	6821      	ldr	r1, [r4, #0]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8113c38:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8113c3c:	684b      	ldr	r3, [r1, #4]
 8113c3e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8113c42:	ea43 0302 	orr.w	r3, r3, r2
 8113c46:	604b      	str	r3, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8113c48:	d014      	beq.n	8113c74 <UART_AdvFeatureConfig+0x110>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8113c4a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8113c4c:	061b      	lsls	r3, r3, #24
 8113c4e:	d509      	bpl.n	8113c64 <UART_AdvFeatureConfig+0x100>
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
 8113c50:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8113c52:	f432 2300 	bics.w	r3, r2, #524288	; 0x80000
 8113c56:	d118      	bne.n	8113c8a <UART_AdvFeatureConfig+0x126>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8113c58:	6821      	ldr	r1, [r4, #0]
 8113c5a:	684b      	ldr	r3, [r1, #4]
 8113c5c:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8113c60:	4313      	orrs	r3, r2
 8113c62:	604b      	str	r3, [r1, #4]
}
 8113c64:	bd10      	pop	{r4, pc}
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 8113c66:	f640 31f9 	movw	r1, #3065	; 0xbf9
 8113c6a:	4832      	ldr	r0, [pc, #200]	; (8113d34 <UART_AdvFeatureConfig+0x1d0>)
 8113c6c:	f7f1 fe00 	bl	8105870 <assert_failed>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8113c70:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8113c72:	e77c      	b.n	8113b6e <UART_AdvFeatureConfig+0xa>
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
 8113c74:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8113c76:	f430 03c0 	bics.w	r3, r0, #6291456	; 0x600000
 8113c7a:	d14a      	bne.n	8113d12 <UART_AdvFeatureConfig+0x1ae>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8113c7c:	684a      	ldr	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8113c7e:	6a63      	ldr	r3, [r4, #36]	; 0x24
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8113c80:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8113c84:	4302      	orrs	r2, r0
 8113c86:	604a      	str	r2, [r1, #4]
 8113c88:	e7e0      	b.n	8113c4c <UART_AdvFeatureConfig+0xe8>
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
 8113c8a:	f640 4136 	movw	r1, #3126	; 0xc36
 8113c8e:	4829      	ldr	r0, [pc, #164]	; (8113d34 <UART_AdvFeatureConfig+0x1d0>)
 8113c90:	f7f1 fdee 	bl	8105870 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8113c94:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8113c96:	e7df      	b.n	8113c58 <UART_AdvFeatureConfig+0xf4>
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
 8113c98:	f640 31fe 	movw	r1, #3070	; 0xbfe
 8113c9c:	4825      	ldr	r0, [pc, #148]	; (8113d34 <UART_AdvFeatureConfig+0x1d0>)
 8113c9e:	f7f1 fde7 	bl	8105870 <assert_failed>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8113ca2:	e9d4 3109 	ldrd	r3, r1, [r4, #36]	; 0x24
 8113ca6:	e769      	b.n	8113b7c <UART_AdvFeatureConfig+0x18>
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
 8113ca8:	f640 4105 	movw	r1, #3077	; 0xc05
 8113cac:	4821      	ldr	r0, [pc, #132]	; (8113d34 <UART_AdvFeatureConfig+0x1d0>)
 8113cae:	f7f1 fddf 	bl	8105870 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8113cb2:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8113cb4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8113cb6:	e76e      	b.n	8113b96 <UART_AdvFeatureConfig+0x32>
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
 8113cb8:	f640 410c 	movw	r1, #3084	; 0xc0c
 8113cbc:	481d      	ldr	r0, [pc, #116]	; (8113d34 <UART_AdvFeatureConfig+0x1d0>)
 8113cbe:	f7f1 fdd7 	bl	8105870 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8113cc2:	6b21      	ldr	r1, [r4, #48]	; 0x30
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8113cc4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8113cc6:	e773      	b.n	8113bb0 <UART_AdvFeatureConfig+0x4c>
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
 8113cc8:	f640 4113 	movw	r1, #3091	; 0xc13
 8113ccc:	4819      	ldr	r0, [pc, #100]	; (8113d34 <UART_AdvFeatureConfig+0x1d0>)
 8113cce:	f7f1 fdcf 	bl	8105870 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8113cd2:	6b61      	ldr	r1, [r4, #52]	; 0x34
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8113cd4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8113cd6:	e777      	b.n	8113bc8 <UART_AdvFeatureConfig+0x64>
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
 8113cd8:	f640 411a 	movw	r1, #3098	; 0xc1a
 8113cdc:	4815      	ldr	r0, [pc, #84]	; (8113d34 <UART_AdvFeatureConfig+0x1d0>)
 8113cde:	f7f1 fdc7 	bl	8105870 <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8113ce2:	6ba1      	ldr	r1, [r4, #56]	; 0x38
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8113ce4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8113ce6:	e77b      	b.n	8113be0 <UART_AdvFeatureConfig+0x7c>
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
 8113ce8:	f640 4121 	movw	r1, #3105	; 0xc21
 8113cec:	4811      	ldr	r0, [pc, #68]	; (8113d34 <UART_AdvFeatureConfig+0x1d0>)
 8113cee:	f7f1 fdbf 	bl	8105870 <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8113cf2:	6be1      	ldr	r1, [r4, #60]	; 0x3c
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8113cf4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8113cf6:	e77f      	b.n	8113bf8 <UART_AdvFeatureConfig+0x94>
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
 8113cf8:	f640 4129 	movw	r1, #3113	; 0xc29
 8113cfc:	480d      	ldr	r0, [pc, #52]	; (8113d34 <UART_AdvFeatureConfig+0x1d0>)
 8113cfe:	f7f1 fdb7 	bl	8105870 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8113d02:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8113d04:	e797      	b.n	8113c36 <UART_AdvFeatureConfig+0xd2>
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
 8113d06:	f640 4128 	movw	r1, #3112	; 0xc28
 8113d0a:	480a      	ldr	r0, [pc, #40]	; (8113d34 <UART_AdvFeatureConfig+0x1d0>)
 8113d0c:	f7f1 fdb0 	bl	8105870 <assert_failed>
 8113d10:	e78d      	b.n	8113c2e <UART_AdvFeatureConfig+0xca>
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
 8113d12:	f640 412e 	movw	r1, #3118	; 0xc2e
 8113d16:	4807      	ldr	r0, [pc, #28]	; (8113d34 <UART_AdvFeatureConfig+0x1d0>)
 8113d18:	f7f1 fdaa 	bl	8105870 <assert_failed>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8113d1c:	6821      	ldr	r1, [r4, #0]
 8113d1e:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8113d20:	e7ac      	b.n	8113c7c <UART_AdvFeatureConfig+0x118>
 8113d22:	bf00      	nop
 8113d24:	40011000 	.word	0x40011000
 8113d28:	40004400 	.word	0x40004400
 8113d2c:	40004800 	.word	0x40004800
 8113d30:	40011400 	.word	0x40011400
 8113d34:	0812e148 	.word	0x0812e148

08113d38 <UART_WaitOnFlagUntilTimeout>:
{
 8113d38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8113d3c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8113d40:	4681      	mov	r9, r0
 8113d42:	460f      	mov	r7, r1
 8113d44:	4616      	mov	r6, r2
 8113d46:	469a      	mov	sl, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8113d48:	6805      	ldr	r5, [r0, #0]
 8113d4a:	e002      	b.n	8113d52 <UART_WaitOnFlagUntilTimeout+0x1a>
    if (Timeout != HAL_MAX_DELAY)
 8113d4c:	f1b8 3fff 	cmp.w	r8, #4294967295
 8113d50:	d10c      	bne.n	8113d6c <UART_WaitOnFlagUntilTimeout+0x34>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8113d52:	69ec      	ldr	r4, [r5, #28]
 8113d54:	ea37 0304 	bics.w	r3, r7, r4
 8113d58:	bf0c      	ite	eq
 8113d5a:	f04f 0c01 	moveq.w	ip, #1
 8113d5e:	f04f 0c00 	movne.w	ip, #0
 8113d62:	45b4      	cmp	ip, r6
 8113d64:	d0f2      	beq.n	8113d4c <UART_WaitOnFlagUntilTimeout+0x14>
  return HAL_OK;
 8113d66:	2000      	movs	r0, #0
}
 8113d68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8113d6c:	f7f5 f9de 	bl	810912c <HAL_GetTick>
 8113d70:	eba0 000a 	sub.w	r0, r0, sl
 8113d74:	4540      	cmp	r0, r8
 8113d76:	d82d      	bhi.n	8113dd4 <UART_WaitOnFlagUntilTimeout+0x9c>
 8113d78:	f1b8 0f00 	cmp.w	r8, #0
 8113d7c:	d02a      	beq.n	8113dd4 <UART_WaitOnFlagUntilTimeout+0x9c>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8113d7e:	f8d9 5000 	ldr.w	r5, [r9]
 8113d82:	682b      	ldr	r3, [r5, #0]
 8113d84:	462a      	mov	r2, r5
 8113d86:	0759      	lsls	r1, r3, #29
 8113d88:	d5e3      	bpl.n	8113d52 <UART_WaitOnFlagUntilTimeout+0x1a>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8113d8a:	69eb      	ldr	r3, [r5, #28]
 8113d8c:	051b      	lsls	r3, r3, #20
 8113d8e:	d5e0      	bpl.n	8113d52 <UART_WaitOnFlagUntilTimeout+0x1a>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8113d90:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8113d94:	622b      	str	r3, [r5, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8113d96:	e852 3f00 	ldrex	r3, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8113d9a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8113d9e:	e842 3100 	strex	r1, r3, [r2]
 8113da2:	2900      	cmp	r1, #0
 8113da4:	d1f7      	bne.n	8113d96 <UART_WaitOnFlagUntilTimeout+0x5e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8113da6:	f102 0308 	add.w	r3, r2, #8
 8113daa:	e853 3f00 	ldrex	r3, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8113dae:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8113db2:	f102 0008 	add.w	r0, r2, #8
 8113db6:	e840 3100 	strex	r1, r3, [r0]
 8113dba:	2900      	cmp	r1, #0
 8113dbc:	d1f3      	bne.n	8113da6 <UART_WaitOnFlagUntilTimeout+0x6e>
          huart->gState = HAL_UART_STATE_READY;
 8113dbe:	2320      	movs	r3, #32
          return HAL_TIMEOUT;
 8113dc0:	2003      	movs	r0, #3
          __HAL_UNLOCK(huart);
 8113dc2:	f889 1074 	strb.w	r1, [r9, #116]	; 0x74
          huart->gState = HAL_UART_STATE_READY;
 8113dc6:	f8c9 3078 	str.w	r3, [r9, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8113dca:	f8c9 307c 	str.w	r3, [r9, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8113dce:	f8c9 3080 	str.w	r3, [r9, #128]	; 0x80
          return HAL_TIMEOUT;
 8113dd2:	e7c9      	b.n	8113d68 <UART_WaitOnFlagUntilTimeout+0x30>
 8113dd4:	f8d9 2000 	ldr.w	r2, [r9]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8113dd8:	e852 3f00 	ldrex	r3, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8113ddc:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8113de0:	e842 3100 	strex	r1, r3, [r2]
 8113de4:	2900      	cmp	r1, #0
 8113de6:	d1f7      	bne.n	8113dd8 <UART_WaitOnFlagUntilTimeout+0xa0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8113de8:	f102 0308 	add.w	r3, r2, #8
 8113dec:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8113df0:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8113df4:	f102 0008 	add.w	r0, r2, #8
 8113df8:	e840 3100 	strex	r1, r3, [r0]
 8113dfc:	2900      	cmp	r1, #0
 8113dfe:	d1f3      	bne.n	8113de8 <UART_WaitOnFlagUntilTimeout+0xb0>
        huart->gState = HAL_UART_STATE_READY;
 8113e00:	2320      	movs	r3, #32
        return HAL_TIMEOUT;
 8113e02:	2003      	movs	r0, #3
        __HAL_UNLOCK(huart);
 8113e04:	f889 1074 	strb.w	r1, [r9, #116]	; 0x74
        huart->gState = HAL_UART_STATE_READY;
 8113e08:	f8c9 3078 	str.w	r3, [r9, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8113e0c:	f8c9 307c 	str.w	r3, [r9, #124]	; 0x7c
        return HAL_TIMEOUT;
 8113e10:	e7aa      	b.n	8113d68 <UART_WaitOnFlagUntilTimeout+0x30>
 8113e12:	bf00      	nop

08113e14 <HAL_UART_Transmit>:
{
 8113e14:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8113e18:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8113e1a:	6f83      	ldr	r3, [r0, #120]	; 0x78
{
 8113e1c:	b083      	sub	sp, #12
  if (huart->gState == HAL_UART_STATE_READY)
 8113e1e:	2b20      	cmp	r3, #32
 8113e20:	d14b      	bne.n	8113eba <HAL_UART_Transmit+0xa6>
    if ((pData == NULL) || (Size == 0U))
 8113e22:	460d      	mov	r5, r1
 8113e24:	2900      	cmp	r1, #0
 8113e26:	d044      	beq.n	8113eb2 <HAL_UART_Transmit+0x9e>
 8113e28:	fab2 f982 	clz	r9, r2
 8113e2c:	4617      	mov	r7, r2
 8113e2e:	ea4f 1959 	mov.w	r9, r9, lsr #5
 8113e32:	2a00      	cmp	r2, #0
 8113e34:	d03d      	beq.n	8113eb2 <HAL_UART_Transmit+0x9e>
    __HAL_LOCK(huart);
 8113e36:	f890 3074 	ldrb.w	r3, [r0, #116]	; 0x74
 8113e3a:	4604      	mov	r4, r0
 8113e3c:	2b01      	cmp	r3, #1
 8113e3e:	d03c      	beq.n	8113eba <HAL_UART_Transmit+0xa6>
 8113e40:	2301      	movs	r3, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8113e42:	f8c0 9080 	str.w	r9, [r0, #128]	; 0x80
    __HAL_LOCK(huart);
 8113e46:	f880 3074 	strb.w	r3, [r0, #116]	; 0x74
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8113e4a:	2321      	movs	r3, #33	; 0x21
 8113e4c:	6783      	str	r3, [r0, #120]	; 0x78
    tickstart = HAL_GetTick();
 8113e4e:	f7f5 f96d 	bl	810912c <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8113e52:	68a3      	ldr	r3, [r4, #8]
    tickstart = HAL_GetTick();
 8113e54:	4680      	mov	r8, r0
    huart->TxXferSize  = Size;
 8113e56:	f8a4 7050 	strh.w	r7, [r4, #80]	; 0x50
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8113e5a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    huart->TxXferCount = Size;
 8113e5e:	f8a4 7052 	strh.w	r7, [r4, #82]	; 0x52
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8113e62:	d040      	beq.n	8113ee6 <HAL_UART_Transmit+0xd2>
    while (huart->TxXferCount > 0U)
 8113e64:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
    __HAL_UNLOCK(huart);
 8113e68:	2200      	movs	r2, #0
    while (huart->TxXferCount > 0U)
 8113e6a:	b29b      	uxth	r3, r3
    __HAL_UNLOCK(huart);
 8113e6c:	f884 2074 	strb.w	r2, [r4, #116]	; 0x74
    while (huart->TxXferCount > 0U)
 8113e70:	b973      	cbnz	r3, 8113e90 <HAL_UART_Transmit+0x7c>
 8113e72:	e02a      	b.n	8113eca <HAL_UART_Transmit+0xb6>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8113e74:	f815 2b01 	ldrb.w	r2, [r5], #1
 8113e78:	6823      	ldr	r3, [r4, #0]
 8113e7a:	629a      	str	r2, [r3, #40]	; 0x28
      huart->TxXferCount--;
 8113e7c:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
 8113e80:	3a01      	subs	r2, #1
 8113e82:	b292      	uxth	r2, r2
 8113e84:	f8a4 2052 	strh.w	r2, [r4, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8113e88:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
 8113e8c:	b292      	uxth	r2, r2
 8113e8e:	b1e2      	cbz	r2, 8113eca <HAL_UART_Transmit+0xb6>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8113e90:	4643      	mov	r3, r8
 8113e92:	2200      	movs	r2, #0
 8113e94:	2180      	movs	r1, #128	; 0x80
 8113e96:	4620      	mov	r0, r4
 8113e98:	9600      	str	r6, [sp, #0]
 8113e9a:	f7ff ff4d 	bl	8113d38 <UART_WaitOnFlagUntilTimeout>
 8113e9e:	b980      	cbnz	r0, 8113ec2 <HAL_UART_Transmit+0xae>
      if (pdata8bits == NULL)
 8113ea0:	2d00      	cmp	r5, #0
 8113ea2:	d1e7      	bne.n	8113e74 <HAL_UART_Transmit+0x60>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8113ea4:	f839 3b02 	ldrh.w	r3, [r9], #2
 8113ea8:	6822      	ldr	r2, [r4, #0]
 8113eaa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8113eae:	6293      	str	r3, [r2, #40]	; 0x28
        pdata16bits++;
 8113eb0:	e7e4      	b.n	8113e7c <HAL_UART_Transmit+0x68>
      return  HAL_ERROR;
 8113eb2:	2001      	movs	r0, #1
}
 8113eb4:	b003      	add	sp, #12
 8113eb6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    return HAL_BUSY;
 8113eba:	2002      	movs	r0, #2
}
 8113ebc:	b003      	add	sp, #12
 8113ebe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        return HAL_TIMEOUT;
 8113ec2:	2003      	movs	r0, #3
}
 8113ec4:	b003      	add	sp, #12
 8113ec6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8113eca:	4643      	mov	r3, r8
 8113ecc:	2200      	movs	r2, #0
 8113ece:	2140      	movs	r1, #64	; 0x40
 8113ed0:	4620      	mov	r0, r4
 8113ed2:	9600      	str	r6, [sp, #0]
 8113ed4:	f7ff ff30 	bl	8113d38 <UART_WaitOnFlagUntilTimeout>
 8113ed8:	2800      	cmp	r0, #0
 8113eda:	d1f2      	bne.n	8113ec2 <HAL_UART_Transmit+0xae>
    huart->gState = HAL_UART_STATE_READY;
 8113edc:	2320      	movs	r3, #32
 8113ede:	67a3      	str	r3, [r4, #120]	; 0x78
}
 8113ee0:	b003      	add	sp, #12
 8113ee2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8113ee6:	6923      	ldr	r3, [r4, #16]
 8113ee8:	2b00      	cmp	r3, #0
 8113eea:	d1bb      	bne.n	8113e64 <HAL_UART_Transmit+0x50>
 8113eec:	46a9      	mov	r9, r5
      pdata8bits  = NULL;
 8113eee:	461d      	mov	r5, r3
 8113ef0:	e7b8      	b.n	8113e64 <HAL_UART_Transmit+0x50>
 8113ef2:	bf00      	nop

08113ef4 <UART_CheckIdleState>:
{
 8113ef4:	b570      	push	{r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8113ef6:	2600      	movs	r6, #0
{
 8113ef8:	4604      	mov	r4, r0
 8113efa:	b082      	sub	sp, #8
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8113efc:	f8c0 6080 	str.w	r6, [r0, #128]	; 0x80
  tickstart = HAL_GetTick();
 8113f00:	f7f5 f914 	bl	810912c <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8113f04:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8113f06:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8113f08:	681a      	ldr	r2, [r3, #0]
 8113f0a:	0712      	lsls	r2, r2, #28
 8113f0c:	d40c      	bmi.n	8113f28 <UART_CheckIdleState+0x34>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8113f0e:	681b      	ldr	r3, [r3, #0]
 8113f10:	075b      	lsls	r3, r3, #29
 8113f12:	d418      	bmi.n	8113f46 <UART_CheckIdleState+0x52>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8113f14:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 8113f16:	2220      	movs	r2, #32
  return HAL_OK;
 8113f18:	4618      	mov	r0, r3
  huart->gState = HAL_UART_STATE_READY;
 8113f1a:	67a2      	str	r2, [r4, #120]	; 0x78
  __HAL_UNLOCK(huart);
 8113f1c:	f884 3074 	strb.w	r3, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8113f20:	67e2      	str	r2, [r4, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8113f22:	6623      	str	r3, [r4, #96]	; 0x60
}
 8113f24:	b002      	add	sp, #8
 8113f26:	bd70      	pop	{r4, r5, r6, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8113f28:	f06f 417e 	mvn.w	r1, #4261412864	; 0xfe000000
 8113f2c:	4603      	mov	r3, r0
 8113f2e:	4632      	mov	r2, r6
 8113f30:	4620      	mov	r0, r4
 8113f32:	9100      	str	r1, [sp, #0]
 8113f34:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8113f38:	f7ff fefe 	bl	8113d38 <UART_WaitOnFlagUntilTimeout>
 8113f3c:	b978      	cbnz	r0, 8113f5e <UART_CheckIdleState+0x6a>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8113f3e:	6823      	ldr	r3, [r4, #0]
 8113f40:	681b      	ldr	r3, [r3, #0]
 8113f42:	075b      	lsls	r3, r3, #29
 8113f44:	d5e6      	bpl.n	8113f14 <UART_CheckIdleState+0x20>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8113f46:	f06f 407e 	mvn.w	r0, #4261412864	; 0xfe000000
 8113f4a:	462b      	mov	r3, r5
 8113f4c:	2200      	movs	r2, #0
 8113f4e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8113f52:	9000      	str	r0, [sp, #0]
 8113f54:	4620      	mov	r0, r4
 8113f56:	f7ff feef 	bl	8113d38 <UART_WaitOnFlagUntilTimeout>
 8113f5a:	2800      	cmp	r0, #0
 8113f5c:	d0da      	beq.n	8113f14 <UART_CheckIdleState+0x20>
      return HAL_TIMEOUT;
 8113f5e:	2003      	movs	r0, #3
}
 8113f60:	b002      	add	sp, #8
 8113f62:	bd70      	pop	{r4, r5, r6, pc}

08113f64 <HAL_UART_Init>:
  if (huart == NULL)
 8113f64:	2800      	cmp	r0, #0
 8113f66:	f000 8099 	beq.w	811409c <HAL_UART_Init+0x138>
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 8113f6a:	6983      	ldr	r3, [r0, #24]
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 8113f6c:	6802      	ldr	r2, [r0, #0]
{
 8113f6e:	b510      	push	{r4, lr}
 8113f70:	4604      	mov	r4, r0
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 8113f72:	2b00      	cmp	r3, #0
 8113f74:	d051      	beq.n	811401a <HAL_UART_Init+0xb6>
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 8113f76:	4b4d      	ldr	r3, [pc, #308]	; (81140ac <HAL_UART_Init+0x148>)
 8113f78:	484d      	ldr	r0, [pc, #308]	; (81140b0 <HAL_UART_Init+0x14c>)
 8113f7a:	494e      	ldr	r1, [pc, #312]	; (81140b4 <HAL_UART_Init+0x150>)
 8113f7c:	429a      	cmp	r2, r3
 8113f7e:	bf18      	it	ne
 8113f80:	4282      	cmpne	r2, r0
 8113f82:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 8113f86:	bf14      	ite	ne
 8113f88:	2301      	movne	r3, #1
 8113f8a:	2300      	moveq	r3, #0
 8113f8c:	428a      	cmp	r2, r1
 8113f8e:	bf0c      	ite	eq
 8113f90:	2300      	moveq	r3, #0
 8113f92:	f003 0301 	andne.w	r3, r3, #1
 8113f96:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8113f9a:	4282      	cmp	r2, r0
 8113f9c:	bf0c      	ite	eq
 8113f9e:	2300      	moveq	r3, #0
 8113fa0:	f003 0301 	andne.w	r3, r3, #1
 8113fa4:	f500 4048 	add.w	r0, r0, #51200	; 0xc800
 8113fa8:	428a      	cmp	r2, r1
 8113faa:	bf0c      	ite	eq
 8113fac:	2300      	moveq	r3, #0
 8113fae:	f003 0301 	andne.w	r3, r3, #1
 8113fb2:	f501 5120 	add.w	r1, r1, #10240	; 0x2800
 8113fb6:	4282      	cmp	r2, r0
 8113fb8:	bf0c      	ite	eq
 8113fba:	2300      	moveq	r3, #0
 8113fbc:	f003 0301 	andne.w	r3, r3, #1
 8113fc0:	428a      	cmp	r2, r1
 8113fc2:	bf0c      	ite	eq
 8113fc4:	2300      	moveq	r3, #0
 8113fc6:	f003 0301 	andne.w	r3, r3, #1
 8113fca:	b113      	cbz	r3, 8113fd2 <HAL_UART_Init+0x6e>
 8113fcc:	4b3a      	ldr	r3, [pc, #232]	; (81140b8 <HAL_UART_Init+0x154>)
 8113fce:	429a      	cmp	r2, r3
 8113fd0:	d166      	bne.n	81140a0 <HAL_UART_Init+0x13c>
  if (huart->gState == HAL_UART_STATE_RESET)
 8113fd2:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 8113fd4:	2b00      	cmp	r3, #0
 8113fd6:	d057      	beq.n	8114088 <HAL_UART_Init+0x124>
  __HAL_UART_DISABLE(huart);
 8113fd8:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8113fda:	2324      	movs	r3, #36	; 0x24
  if (UART_SetConfig(huart) == HAL_ERROR)
 8113fdc:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_BUSY;
 8113fde:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UART_DISABLE(huart);
 8113fe0:	6813      	ldr	r3, [r2, #0]
 8113fe2:	f023 0301 	bic.w	r3, r3, #1
 8113fe6:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8113fe8:	f7ff fbd8 	bl	811379c <UART_SetConfig>
 8113fec:	2801      	cmp	r0, #1
 8113fee:	d049      	beq.n	8114084 <HAL_UART_Init+0x120>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8113ff0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8113ff2:	2b00      	cmp	r3, #0
 8113ff4:	d14e      	bne.n	8114094 <HAL_UART_Init+0x130>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8113ff6:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 8113ff8:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8113ffa:	685a      	ldr	r2, [r3, #4]
 8113ffc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8114000:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8114002:	689a      	ldr	r2, [r3, #8]
 8114004:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8114008:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 811400a:	681a      	ldr	r2, [r3, #0]
 811400c:	f042 0201 	orr.w	r2, r2, #1
}
 8114010:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  __HAL_UART_ENABLE(huart);
 8114014:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8114016:	f7ff bf6d 	b.w	8113ef4 <UART_CheckIdleState>
    assert_param(IS_UART_INSTANCE(huart->Instance));
 811401a:	4b24      	ldr	r3, [pc, #144]	; (81140ac <HAL_UART_Init+0x148>)
 811401c:	4824      	ldr	r0, [pc, #144]	; (81140b0 <HAL_UART_Init+0x14c>)
 811401e:	4925      	ldr	r1, [pc, #148]	; (81140b4 <HAL_UART_Init+0x150>)
 8114020:	429a      	cmp	r2, r3
 8114022:	bf18      	it	ne
 8114024:	4282      	cmpne	r2, r0
 8114026:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 811402a:	bf14      	ite	ne
 811402c:	2301      	movne	r3, #1
 811402e:	2300      	moveq	r3, #0
 8114030:	428a      	cmp	r2, r1
 8114032:	bf0c      	ite	eq
 8114034:	2300      	moveq	r3, #0
 8114036:	f003 0301 	andne.w	r3, r3, #1
 811403a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 811403e:	4282      	cmp	r2, r0
 8114040:	bf0c      	ite	eq
 8114042:	2300      	moveq	r3, #0
 8114044:	f003 0301 	andne.w	r3, r3, #1
 8114048:	f500 4048 	add.w	r0, r0, #51200	; 0xc800
 811404c:	428a      	cmp	r2, r1
 811404e:	bf0c      	ite	eq
 8114050:	2300      	moveq	r3, #0
 8114052:	f003 0301 	andne.w	r3, r3, #1
 8114056:	f501 5120 	add.w	r1, r1, #10240	; 0x2800
 811405a:	4282      	cmp	r2, r0
 811405c:	bf0c      	ite	eq
 811405e:	2300      	moveq	r3, #0
 8114060:	f003 0301 	andne.w	r3, r3, #1
 8114064:	428a      	cmp	r2, r1
 8114066:	bf0c      	ite	eq
 8114068:	2300      	moveq	r3, #0
 811406a:	f003 0301 	andne.w	r3, r3, #1
 811406e:	2b00      	cmp	r3, #0
 8114070:	d0af      	beq.n	8113fd2 <HAL_UART_Init+0x6e>
 8114072:	4b11      	ldr	r3, [pc, #68]	; (81140b8 <HAL_UART_Init+0x154>)
 8114074:	429a      	cmp	r2, r3
 8114076:	d0ac      	beq.n	8113fd2 <HAL_UART_Init+0x6e>
 8114078:	f240 1131 	movw	r1, #305	; 0x131
 811407c:	480f      	ldr	r0, [pc, #60]	; (81140bc <HAL_UART_Init+0x158>)
 811407e:	f7f1 fbf7 	bl	8105870 <assert_failed>
 8114082:	e7a6      	b.n	8113fd2 <HAL_UART_Init+0x6e>
}
 8114084:	2001      	movs	r0, #1
 8114086:	bd10      	pop	{r4, pc}
    HAL_UART_MspInit(huart);
 8114088:	4620      	mov	r0, r4
    huart->Lock = HAL_UNLOCKED;
 811408a:	f884 3074 	strb.w	r3, [r4, #116]	; 0x74
    HAL_UART_MspInit(huart);
 811408e:	f7f3 fc7f 	bl	8107990 <HAL_UART_MspInit>
 8114092:	e7a1      	b.n	8113fd8 <HAL_UART_Init+0x74>
    UART_AdvFeatureConfig(huart);
 8114094:	4620      	mov	r0, r4
 8114096:	f7ff fd65 	bl	8113b64 <UART_AdvFeatureConfig>
 811409a:	e7ac      	b.n	8113ff6 <HAL_UART_Init+0x92>
}
 811409c:	2001      	movs	r0, #1
 811409e:	4770      	bx	lr
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 81140a0:	f44f 7196 	mov.w	r1, #300	; 0x12c
 81140a4:	4805      	ldr	r0, [pc, #20]	; (81140bc <HAL_UART_Init+0x158>)
 81140a6:	f7f1 fbe3 	bl	8105870 <assert_failed>
 81140aa:	e792      	b.n	8113fd2 <HAL_UART_Init+0x6e>
 81140ac:	40011000 	.word	0x40011000
 81140b0:	40004400 	.word	0x40004400
 81140b4:	40004800 	.word	0x40004800
 81140b8:	40007c00 	.word	0x40007c00
 81140bc:	0812e148 	.word	0x0812e148

081140c0 <HAL_MultiProcessor_Init>:
  if (huart == NULL)
 81140c0:	2800      	cmp	r0, #0
 81140c2:	d04a      	beq.n	811415a <HAL_MultiProcessor_Init+0x9a>
  assert_param(IS_UART_WAKEUPMETHOD(WakeUpMethod));
 81140c4:	f432 6300 	bics.w	r3, r2, #2048	; 0x800
{
 81140c8:	b570      	push	{r4, r5, r6, lr}
 81140ca:	460e      	mov	r6, r1
 81140cc:	4604      	mov	r4, r0
 81140ce:	4615      	mov	r5, r2
  assert_param(IS_UART_WAKEUPMETHOD(WakeUpMethod));
 81140d0:	d13d      	bne.n	811414e <HAL_MultiProcessor_Init+0x8e>
  if (huart->gState == HAL_UART_STATE_RESET)
 81140d2:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 81140d4:	2b00      	cmp	r3, #0
 81140d6:	d034      	beq.n	8114142 <HAL_MultiProcessor_Init+0x82>
  __HAL_UART_DISABLE(huart);
 81140d8:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 81140da:	2324      	movs	r3, #36	; 0x24
  if (UART_SetConfig(huart) == HAL_ERROR)
 81140dc:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_BUSY;
 81140de:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UART_DISABLE(huart);
 81140e0:	6813      	ldr	r3, [r2, #0]
 81140e2:	f023 0301 	bic.w	r3, r3, #1
 81140e6:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 81140e8:	f7ff fb58 	bl	811379c <UART_SetConfig>
 81140ec:	2801      	cmp	r0, #1
 81140ee:	d026      	beq.n	811413e <HAL_MultiProcessor_Init+0x7e>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 81140f0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 81140f2:	bb03      	cbnz	r3, 8114136 <HAL_MultiProcessor_Init+0x76>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 81140f4:	6823      	ldr	r3, [r4, #0]
  if (WakeUpMethod == UART_WAKEUPMETHOD_ADDRESSMARK)
 81140f6:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 81140fa:	685a      	ldr	r2, [r3, #4]
 81140fc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8114100:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8114102:	689a      	ldr	r2, [r3, #8]
 8114104:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8114108:	609a      	str	r2, [r3, #8]
  if (WakeUpMethod == UART_WAKEUPMETHOD_ADDRESSMARK)
 811410a:	d00d      	beq.n	8114128 <HAL_MultiProcessor_Init+0x68>
  MODIFY_REG(huart->Instance->CR1, USART_CR1_WAKE, WakeUpMethod);
 811410c:	681a      	ldr	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 811410e:	4620      	mov	r0, r4
  MODIFY_REG(huart->Instance->CR1, USART_CR1_WAKE, WakeUpMethod);
 8114110:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8114114:	4315      	orrs	r5, r2
 8114116:	601d      	str	r5, [r3, #0]
  __HAL_UART_ENABLE(huart);
 8114118:	681a      	ldr	r2, [r3, #0]
 811411a:	f042 0201 	orr.w	r2, r2, #1
}
 811411e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  __HAL_UART_ENABLE(huart);
 8114122:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8114124:	f7ff bee6 	b.w	8113ef4 <UART_CheckIdleState>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)Address << UART_CR2_ADDRESS_LSB_POS));
 8114128:	6859      	ldr	r1, [r3, #4]
 811412a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 811412e:	ea41 6606 	orr.w	r6, r1, r6, lsl #24
 8114132:	605e      	str	r6, [r3, #4]
 8114134:	e7ea      	b.n	811410c <HAL_MultiProcessor_Init+0x4c>
    UART_AdvFeatureConfig(huart);
 8114136:	4620      	mov	r0, r4
 8114138:	f7ff fd14 	bl	8113b64 <UART_AdvFeatureConfig>
 811413c:	e7da      	b.n	81140f4 <HAL_MultiProcessor_Init+0x34>
}
 811413e:	2001      	movs	r0, #1
 8114140:	bd70      	pop	{r4, r5, r6, pc}
    HAL_UART_MspInit(huart);
 8114142:	4620      	mov	r0, r4
    huart->Lock = HAL_UNLOCKED;
 8114144:	f884 3074 	strb.w	r3, [r4, #116]	; 0x74
    HAL_UART_MspInit(huart);
 8114148:	f7f3 fc22 	bl	8107990 <HAL_UART_MspInit>
 811414c:	e7c4      	b.n	81140d8 <HAL_MultiProcessor_Init+0x18>
  assert_param(IS_UART_WAKEUPMETHOD(WakeUpMethod));
 811414e:	f240 211d 	movw	r1, #541	; 0x21d
 8114152:	4803      	ldr	r0, [pc, #12]	; (8114160 <HAL_MultiProcessor_Init+0xa0>)
 8114154:	f7f1 fb8c 	bl	8105870 <assert_failed>
 8114158:	e7bb      	b.n	81140d2 <HAL_MultiProcessor_Init+0x12>
}
 811415a:	2001      	movs	r0, #1
 811415c:	4770      	bx	lr
 811415e:	bf00      	nop
 8114160:	0812e148 	.word	0x0812e148

08114164 <UART_Start_Receive_IT>:
  UART_MASK_COMPUTATION(huart);
 8114164:	6883      	ldr	r3, [r0, #8]
{
 8114166:	b410      	push	{r4}
  UART_MASK_COMPUTATION(huart);
 8114168:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
  huart->RxISR       = NULL;
 811416c:	f04f 0400 	mov.w	r4, #0
  huart->pRxBuffPtr  = pData;
 8114170:	6541      	str	r1, [r0, #84]	; 0x54
  huart->RxXferSize  = Size;
 8114172:	f8a0 2058 	strh.w	r2, [r0, #88]	; 0x58
  huart->RxXferCount = Size;
 8114176:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a
  huart->RxISR       = NULL;
 811417a:	6644      	str	r4, [r0, #100]	; 0x64
  UART_MASK_COMPUTATION(huart);
 811417c:	d04f      	beq.n	811421e <UART_Start_Receive_IT+0xba>
 811417e:	2b00      	cmp	r3, #0
 8114180:	d043      	beq.n	811420a <UART_Start_Receive_IT+0xa6>
 8114182:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8114186:	d057      	beq.n	8114238 <UART_Start_Receive_IT+0xd4>
 8114188:	f8a0 405c 	strh.w	r4, [r0, #92]	; 0x5c
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 811418c:	2100      	movs	r1, #0
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 811418e:	2322      	movs	r3, #34	; 0x22
 8114190:	6802      	ldr	r2, [r0, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8114192:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8114196:	67c3      	str	r3, [r0, #124]	; 0x7c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8114198:	f102 0308 	add.w	r3, r2, #8
 811419c:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 81141a0:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81141a4:	f102 0408 	add.w	r4, r2, #8
 81141a8:	e844 3100 	strex	r1, r3, [r4]
 81141ac:	2900      	cmp	r1, #0
 81141ae:	d1f3      	bne.n	8114198 <UART_Start_Receive_IT+0x34>
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 81141b0:	6883      	ldr	r3, [r0, #8]
 81141b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 81141b6:	d011      	beq.n	81141dc <UART_Start_Receive_IT+0x78>
 81141b8:	4c23      	ldr	r4, [pc, #140]	; (8114248 <UART_Start_Receive_IT+0xe4>)
 81141ba:	6903      	ldr	r3, [r0, #16]
  __HAL_UNLOCK(huart);
 81141bc:	f880 1074 	strb.w	r1, [r0, #116]	; 0x74
 81141c0:	6644      	str	r4, [r0, #100]	; 0x64
  if (huart->Init.Parity != UART_PARITY_NONE)
 81141c2:	b18b      	cbz	r3, 81141e8 <UART_Start_Receive_IT+0x84>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81141c4:	e852 3f00 	ldrex	r3, [r2]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 81141c8:	f443 7390 	orr.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81141cc:	e842 3100 	strex	r1, r3, [r2]
 81141d0:	2900      	cmp	r1, #0
 81141d2:	d1f7      	bne.n	81141c4 <UART_Start_Receive_IT+0x60>
}
 81141d4:	2000      	movs	r0, #0
 81141d6:	f85d 4b04 	ldr.w	r4, [sp], #4
 81141da:	4770      	bx	lr
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 81141dc:	6903      	ldr	r3, [r0, #16]
 81141de:	bb33      	cbnz	r3, 811422e <UART_Start_Receive_IT+0xca>
 81141e0:	491a      	ldr	r1, [pc, #104]	; (811424c <UART_Start_Receive_IT+0xe8>)
  __HAL_UNLOCK(huart);
 81141e2:	f880 3074 	strb.w	r3, [r0, #116]	; 0x74
 81141e6:	6641      	str	r1, [r0, #100]	; 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81141e8:	e852 3f00 	ldrex	r3, [r2]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 81141ec:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81141f0:	e842 3100 	strex	r1, r3, [r2]
 81141f4:	2900      	cmp	r1, #0
 81141f6:	d0ed      	beq.n	81141d4 <UART_Start_Receive_IT+0x70>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81141f8:	e852 3f00 	ldrex	r3, [r2]
 81141fc:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8114200:	e842 3100 	strex	r1, r3, [r2]
 8114204:	2900      	cmp	r1, #0
 8114206:	d1ef      	bne.n	81141e8 <UART_Start_Receive_IT+0x84>
 8114208:	e7e4      	b.n	81141d4 <UART_Start_Receive_IT+0x70>
  UART_MASK_COMPUTATION(huart);
 811420a:	6903      	ldr	r3, [r0, #16]
 811420c:	b91b      	cbnz	r3, 8114216 <UART_Start_Receive_IT+0xb2>
 811420e:	23ff      	movs	r3, #255	; 0xff
 8114210:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
 8114214:	e7ba      	b.n	811418c <UART_Start_Receive_IT+0x28>
 8114216:	237f      	movs	r3, #127	; 0x7f
 8114218:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
 811421c:	e7b6      	b.n	811418c <UART_Start_Receive_IT+0x28>
 811421e:	6903      	ldr	r3, [r0, #16]
 8114220:	2b00      	cmp	r3, #0
 8114222:	d1f4      	bne.n	811420e <UART_Start_Receive_IT+0xaa>
 8114224:	f240 13ff 	movw	r3, #511	; 0x1ff
 8114228:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
 811422c:	e7ae      	b.n	811418c <UART_Start_Receive_IT+0x28>
    huart->RxISR = UART_RxISR_8BIT;
 811422e:	4b06      	ldr	r3, [pc, #24]	; (8114248 <UART_Start_Receive_IT+0xe4>)
  __HAL_UNLOCK(huart);
 8114230:	f880 1074 	strb.w	r1, [r0, #116]	; 0x74
 8114234:	6643      	str	r3, [r0, #100]	; 0x64
  if (huart->Init.Parity != UART_PARITY_NONE)
 8114236:	e7c5      	b.n	81141c4 <UART_Start_Receive_IT+0x60>
  UART_MASK_COMPUTATION(huart);
 8114238:	6903      	ldr	r3, [r0, #16]
 811423a:	2b00      	cmp	r3, #0
 811423c:	d0eb      	beq.n	8114216 <UART_Start_Receive_IT+0xb2>
 811423e:	233f      	movs	r3, #63	; 0x3f
 8114240:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
 8114244:	e7a2      	b.n	811418c <UART_Start_Receive_IT+0x28>
 8114246:	bf00      	nop
 8114248:	081132f5 	.word	0x081132f5
 811424c:	08113395 	.word	0x08113395

08114250 <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 8114250:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 8114252:	2b20      	cmp	r3, #32
 8114254:	d11e      	bne.n	8114294 <HAL_UART_Receive_IT+0x44>
    if ((pData == NULL) || (Size == 0U))
 8114256:	b1d9      	cbz	r1, 8114290 <HAL_UART_Receive_IT+0x40>
 8114258:	fab2 f382 	clz	r3, r2
 811425c:	095b      	lsrs	r3, r3, #5
 811425e:	b1ba      	cbz	r2, 8114290 <HAL_UART_Receive_IT+0x40>
{
 8114260:	b430      	push	{r4, r5}
    __HAL_LOCK(huart);
 8114262:	f890 4074 	ldrb.w	r4, [r0, #116]	; 0x74
 8114266:	2c01      	cmp	r4, #1
 8114268:	d016      	beq.n	8114298 <HAL_UART_Receive_IT+0x48>
 811426a:	2501      	movs	r5, #1
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 811426c:	6804      	ldr	r4, [r0, #0]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 811426e:	6603      	str	r3, [r0, #96]	; 0x60
    __HAL_LOCK(huart);
 8114270:	f880 5074 	strb.w	r5, [r0, #116]	; 0x74
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8114274:	6863      	ldr	r3, [r4, #4]
 8114276:	021b      	lsls	r3, r3, #8
 8114278:	d507      	bpl.n	811428a <HAL_UART_Receive_IT+0x3a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 811427a:	e854 3f00 	ldrex	r3, [r4]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 811427e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8114282:	e844 3500 	strex	r5, r3, [r4]
 8114286:	2d00      	cmp	r5, #0
 8114288:	d1f7      	bne.n	811427a <HAL_UART_Receive_IT+0x2a>
}
 811428a:	bc30      	pop	{r4, r5}
    return (UART_Start_Receive_IT(huart, pData, Size));
 811428c:	f7ff bf6a 	b.w	8114164 <UART_Start_Receive_IT>
      return HAL_ERROR;
 8114290:	2001      	movs	r0, #1
}
 8114292:	4770      	bx	lr
    return HAL_BUSY;
 8114294:	2002      	movs	r0, #2
 8114296:	4770      	bx	lr
 8114298:	2002      	movs	r0, #2
}
 811429a:	bc30      	pop	{r4, r5}
 811429c:	4770      	bx	lr
 811429e:	bf00      	nop

081142a0 <UART_Start_Receive_DMA>:
{
 81142a0:	b570      	push	{r4, r5, r6, lr}
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 81142a2:	2322      	movs	r3, #34	; 0x22
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 81142a4:	2500      	movs	r5, #0
{
 81142a6:	4604      	mov	r4, r0
  huart->pRxBuffPtr = pData;
 81142a8:	6541      	str	r1, [r0, #84]	; 0x54
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 81142aa:	f8c0 5080 	str.w	r5, [r0, #128]	; 0x80
  huart->RxXferSize = Size;
 81142ae:	f8a0 2058 	strh.w	r2, [r0, #88]	; 0x58
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 81142b2:	67c3      	str	r3, [r0, #124]	; 0x7c
  if (huart->hdmarx != NULL)
 81142b4:	6f00      	ldr	r0, [r0, #112]	; 0x70
 81142b6:	b168      	cbz	r0, 81142d4 <UART_Start_Receive_DMA+0x34>
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 81142b8:	4e1f      	ldr	r6, [pc, #124]	; (8114338 <UART_Start_Receive_DMA+0x98>)
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 81142ba:	4613      	mov	r3, r2
 81142bc:	460a      	mov	r2, r1
 81142be:	6821      	ldr	r1, [r4, #0]
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 81142c0:	63c6      	str	r6, [r0, #60]	; 0x3c
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 81142c2:	4e1e      	ldr	r6, [pc, #120]	; (811433c <UART_Start_Receive_DMA+0x9c>)
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 81142c4:	3124      	adds	r1, #36	; 0x24
    huart->hdmarx->XferAbortCallback = NULL;
 81142c6:	6505      	str	r5, [r0, #80]	; 0x50
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 81142c8:	6406      	str	r6, [r0, #64]	; 0x40
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 81142ca:	4e1d      	ldr	r6, [pc, #116]	; (8114340 <UART_Start_Receive_DMA+0xa0>)
 81142cc:	64c6      	str	r6, [r0, #76]	; 0x4c
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 81142ce:	f7f6 f8f7 	bl	810a4c0 <HAL_DMA_Start_IT>
 81142d2:	bb40      	cbnz	r0, 8114326 <UART_Start_Receive_DMA+0x86>
  __HAL_UNLOCK(huart);
 81142d4:	2200      	movs	r2, #0
  if (huart->Init.Parity != UART_PARITY_NONE)
 81142d6:	6923      	ldr	r3, [r4, #16]
  __HAL_UNLOCK(huart);
 81142d8:	f884 2074 	strb.w	r2, [r4, #116]	; 0x74
  if (huart->Init.Parity != UART_PARITY_NONE)
 81142dc:	b14b      	cbz	r3, 81142f2 <UART_Start_Receive_DMA+0x52>
 81142de:	6823      	ldr	r3, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81142e0:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 81142e4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81142e8:	e843 2100 	strex	r1, r2, [r3]
 81142ec:	2900      	cmp	r1, #0
 81142ee:	d1f7      	bne.n	81142e0 <UART_Start_Receive_DMA+0x40>
 81142f0:	e000      	b.n	81142f4 <UART_Start_Receive_DMA+0x54>
 81142f2:	6823      	ldr	r3, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81142f4:	f103 0208 	add.w	r2, r3, #8
 81142f8:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 81142fc:	f042 0201 	orr.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8114300:	f103 0008 	add.w	r0, r3, #8
 8114304:	e840 2100 	strex	r1, r2, [r0]
 8114308:	2900      	cmp	r1, #0
 811430a:	d1f3      	bne.n	81142f4 <UART_Start_Receive_DMA+0x54>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 811430c:	f103 0208 	add.w	r2, r3, #8
 8114310:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8114314:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8114318:	f103 0108 	add.w	r1, r3, #8
 811431c:	e841 2000 	strex	r0, r2, [r1]
 8114320:	2800      	cmp	r0, #0
 8114322:	d1f3      	bne.n	811430c <UART_Start_Receive_DMA+0x6c>
}
 8114324:	bd70      	pop	{r4, r5, r6, pc}
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8114326:	2210      	movs	r2, #16
      huart->RxState = HAL_UART_STATE_READY;
 8114328:	2320      	movs	r3, #32
      return HAL_ERROR;
 811432a:	2001      	movs	r0, #1
      __HAL_UNLOCK(huart);
 811432c:	f884 5074 	strb.w	r5, [r4, #116]	; 0x74
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8114330:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
      huart->RxState = HAL_UART_STATE_READY;
 8114334:	67e3      	str	r3, [r4, #124]	; 0x7c
}
 8114336:	bd70      	pop	{r4, r5, r6, pc}
 8114338:	08113451 	.word	0x08113451
 811433c:	08113435 	.word	0x08113435
 8114340:	081130cd 	.word	0x081130cd

08114344 <HAL_UART_Receive_DMA>:
  if (huart->RxState == HAL_UART_STATE_READY)
 8114344:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 8114346:	2b20      	cmp	r3, #32
 8114348:	d11e      	bne.n	8114388 <HAL_UART_Receive_DMA+0x44>
    if ((pData == NULL) || (Size == 0U))
 811434a:	b1d9      	cbz	r1, 8114384 <HAL_UART_Receive_DMA+0x40>
 811434c:	fab2 f382 	clz	r3, r2
 8114350:	095b      	lsrs	r3, r3, #5
 8114352:	b1ba      	cbz	r2, 8114384 <HAL_UART_Receive_DMA+0x40>
{
 8114354:	b430      	push	{r4, r5}
    __HAL_LOCK(huart);
 8114356:	f890 4074 	ldrb.w	r4, [r0, #116]	; 0x74
 811435a:	2c01      	cmp	r4, #1
 811435c:	d016      	beq.n	811438c <HAL_UART_Receive_DMA+0x48>
 811435e:	2501      	movs	r5, #1
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8114360:	6804      	ldr	r4, [r0, #0]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8114362:	6603      	str	r3, [r0, #96]	; 0x60
    __HAL_LOCK(huart);
 8114364:	f880 5074 	strb.w	r5, [r0, #116]	; 0x74
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8114368:	6863      	ldr	r3, [r4, #4]
 811436a:	021b      	lsls	r3, r3, #8
 811436c:	d507      	bpl.n	811437e <HAL_UART_Receive_DMA+0x3a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 811436e:	e854 3f00 	ldrex	r3, [r4]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8114372:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8114376:	e844 3500 	strex	r5, r3, [r4]
 811437a:	2d00      	cmp	r5, #0
 811437c:	d1f7      	bne.n	811436e <HAL_UART_Receive_DMA+0x2a>
}
 811437e:	bc30      	pop	{r4, r5}
    return (UART_Start_Receive_DMA(huart, pData, Size));
 8114380:	f7ff bf8e 	b.w	81142a0 <UART_Start_Receive_DMA>
      return HAL_ERROR;
 8114384:	2001      	movs	r0, #1
}
 8114386:	4770      	bx	lr
    return HAL_BUSY;
 8114388:	2002      	movs	r0, #2
 811438a:	4770      	bx	lr
 811438c:	2002      	movs	r0, #2
}
 811438e:	bc30      	pop	{r4, r5}
 8114390:	4770      	bx	lr
 8114392:	bf00      	nop

08114394 <HAL_RS485Ex_Init>:
                                   uint32_t DeassertionTime)
{
  uint32_t temp;

  /* Check the UART handle allocation */
  if (huart == NULL)
 8114394:	2800      	cmp	r0, #0
 8114396:	f000 808a 	beq.w	81144ae <HAL_RS485Ex_Init+0x11a>
{
 811439a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  {
    return HAL_ERROR;
  }
  /* Check the Driver Enable UART instance */
  assert_param(IS_UART_DRIVER_ENABLE_INSTANCE(huart->Instance));
 811439e:	4c47      	ldr	r4, [pc, #284]	; (81144bc <HAL_RS485Ex_Init+0x128>)
 81143a0:	4617      	mov	r7, r2
 81143a2:	461d      	mov	r5, r3
 81143a4:	4a46      	ldr	r2, [pc, #280]	; (81144c0 <HAL_RS485Ex_Init+0x12c>)
 81143a6:	6803      	ldr	r3, [r0, #0]
 81143a8:	460e      	mov	r6, r1
 81143aa:	4680      	mov	r8, r0
 81143ac:	42a3      	cmp	r3, r4
 81143ae:	bf18      	it	ne
 81143b0:	4293      	cmpne	r3, r2
 81143b2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 81143b6:	bf14      	ite	ne
 81143b8:	2401      	movne	r4, #1
 81143ba:	2400      	moveq	r4, #0
 81143bc:	4293      	cmp	r3, r2
 81143be:	bf0c      	ite	eq
 81143c0:	2400      	moveq	r4, #0
 81143c2:	f004 0401 	andne.w	r4, r4, #1
 81143c6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 81143ca:	4293      	cmp	r3, r2
 81143cc:	bf0c      	ite	eq
 81143ce:	2400      	moveq	r4, #0
 81143d0:	f004 0401 	andne.w	r4, r4, #1
 81143d4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 81143d8:	4293      	cmp	r3, r2
 81143da:	bf0c      	ite	eq
 81143dc:	2400      	moveq	r4, #0
 81143de:	f004 0401 	andne.w	r4, r4, #1
 81143e2:	f502 4244 	add.w	r2, r2, #50176	; 0xc400
 81143e6:	4293      	cmp	r3, r2
 81143e8:	bf0c      	ite	eq
 81143ea:	2400      	moveq	r4, #0
 81143ec:	f004 0401 	andne.w	r4, r4, #1
 81143f0:	f5a2 421c 	sub.w	r2, r2, #39936	; 0x9c00
 81143f4:	4293      	cmp	r3, r2
 81143f6:	bf0c      	ite	eq
 81143f8:	2400      	moveq	r4, #0
 81143fa:	f004 0401 	andne.w	r4, r4, #1
 81143fe:	b11c      	cbz	r4, 8114408 <HAL_RS485Ex_Init+0x74>
 8114400:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8114404:	4293      	cmp	r3, r2
 8114406:	d154      	bne.n	81144b2 <HAL_RS485Ex_Init+0x11e>

  /* Check the Driver Enable polarity */
  assert_param(IS_UART_DE_POLARITY(Polarity));
 8114408:	f436 4300 	bics.w	r3, r6, #32768	; 0x8000
 811440c:	d14a      	bne.n	81144a4 <HAL_RS485Ex_Init+0x110>

  /* Check the Driver Enable assertion time */
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));
 811440e:	2f1f      	cmp	r7, #31
 8114410:	d843      	bhi.n	811449a <HAL_RS485Ex_Init+0x106>

  /* Check the Driver Enable deassertion time */
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));
 8114412:	2d1f      	cmp	r5, #31
 8114414:	d83c      	bhi.n	8114490 <HAL_RS485Ex_Init+0xfc>

  if (huart->gState == HAL_UART_STATE_RESET)
 8114416:	f8d8 3078 	ldr.w	r3, [r8, #120]	; 0x78
 811441a:	b39b      	cbz	r3, 8114484 <HAL_RS485Ex_Init+0xf0>
  }

  huart->gState = HAL_UART_STATE_BUSY;

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 811441c:	f8d8 2000 	ldr.w	r2, [r8]
  huart->gState = HAL_UART_STATE_BUSY;
 8114420:	2324      	movs	r3, #36	; 0x24

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8114422:	4640      	mov	r0, r8
  huart->gState = HAL_UART_STATE_BUSY;
 8114424:	f8c8 3078 	str.w	r3, [r8, #120]	; 0x78
  __HAL_UART_DISABLE(huart);
 8114428:	6813      	ldr	r3, [r2, #0]
 811442a:	f023 0301 	bic.w	r3, r3, #1
 811442e:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8114430:	f7ff f9b4 	bl	811379c <UART_SetConfig>
 8114434:	2801      	cmp	r0, #1
 8114436:	d022      	beq.n	811447e <HAL_RS485Ex_Init+0xea>
  {
    return HAL_ERROR;
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8114438:	f8d8 3024 	ldr.w	r3, [r8, #36]	; 0x24
 811443c:	b9db      	cbnz	r3, 8114476 <HAL_RS485Ex_Init+0xe2>
  {
    UART_AdvFeatureConfig(huart);
  }

  /* Enable the Driver Enable mode by setting the DEM bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 811443e:	f8d8 3000 	ldr.w	r3, [r8]
  /* Set the Driver Enable polarity */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);

  /* Set the Driver Enable assertion and deassertion times */
  temp = (AssertionTime << UART_CR1_DEAT_ADDRESS_LSB_POS);
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 8114442:	042d      	lsls	r5, r5, #16

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8114444:	4640      	mov	r0, r8
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 8114446:	689a      	ldr	r2, [r3, #8]
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 8114448:	ea45 5747 	orr.w	r7, r5, r7, lsl #21
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 811444c:	4d1d      	ldr	r5, [pc, #116]	; (81144c4 <HAL_RS485Ex_Init+0x130>)
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 811444e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8114452:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
 8114454:	6899      	ldr	r1, [r3, #8]
 8114456:	f421 4100 	bic.w	r1, r1, #32768	; 0x8000
 811445a:	430e      	orrs	r6, r1
 811445c:	609e      	str	r6, [r3, #8]
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 811445e:	681a      	ldr	r2, [r3, #0]
 8114460:	4015      	ands	r5, r2
 8114462:	432f      	orrs	r7, r5
 8114464:	601f      	str	r7, [r3, #0]
  __HAL_UART_ENABLE(huart);
 8114466:	681a      	ldr	r2, [r3, #0]
 8114468:	f042 0201 	orr.w	r2, r2, #1
}
 811446c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_UART_ENABLE(huart);
 8114470:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8114472:	f7ff bd3f 	b.w	8113ef4 <UART_CheckIdleState>
    UART_AdvFeatureConfig(huart);
 8114476:	4640      	mov	r0, r8
 8114478:	f7ff fb74 	bl	8113b64 <UART_AdvFeatureConfig>
 811447c:	e7df      	b.n	811443e <HAL_RS485Ex_Init+0xaa>
}
 811447e:	2001      	movs	r0, #1
 8114480:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    HAL_UART_MspInit(huart);
 8114484:	4640      	mov	r0, r8
    huart->Lock = HAL_UNLOCKED;
 8114486:	f888 3074 	strb.w	r3, [r8, #116]	; 0x74
    HAL_UART_MspInit(huart);
 811448a:	f7f3 fa81 	bl	8107990 <HAL_UART_MspInit>
 811448e:	e7c5      	b.n	811441c <HAL_RS485Ex_Init+0x88>
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));
 8114490:	21aa      	movs	r1, #170	; 0xaa
 8114492:	480d      	ldr	r0, [pc, #52]	; (81144c8 <HAL_RS485Ex_Init+0x134>)
 8114494:	f7f1 f9ec 	bl	8105870 <assert_failed>
 8114498:	e7bd      	b.n	8114416 <HAL_RS485Ex_Init+0x82>
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));
 811449a:	21a7      	movs	r1, #167	; 0xa7
 811449c:	480a      	ldr	r0, [pc, #40]	; (81144c8 <HAL_RS485Ex_Init+0x134>)
 811449e:	f7f1 f9e7 	bl	8105870 <assert_failed>
 81144a2:	e7b6      	b.n	8114412 <HAL_RS485Ex_Init+0x7e>
  assert_param(IS_UART_DE_POLARITY(Polarity));
 81144a4:	21a4      	movs	r1, #164	; 0xa4
 81144a6:	4808      	ldr	r0, [pc, #32]	; (81144c8 <HAL_RS485Ex_Init+0x134>)
 81144a8:	f7f1 f9e2 	bl	8105870 <assert_failed>
 81144ac:	e7af      	b.n	811440e <HAL_RS485Ex_Init+0x7a>
}
 81144ae:	2001      	movs	r0, #1
 81144b0:	4770      	bx	lr
  assert_param(IS_UART_DRIVER_ENABLE_INSTANCE(huart->Instance));
 81144b2:	21a1      	movs	r1, #161	; 0xa1
 81144b4:	4804      	ldr	r0, [pc, #16]	; (81144c8 <HAL_RS485Ex_Init+0x134>)
 81144b6:	f7f1 f9db 	bl	8105870 <assert_failed>
 81144ba:	e7a5      	b.n	8114408 <HAL_RS485Ex_Init+0x74>
 81144bc:	40011000 	.word	0x40011000
 81144c0:	40004400 	.word	0x40004400
 81144c4:	fc00ffff 	.word	0xfc00ffff
 81144c8:	0812e198 	.word	0x0812e198

081144cc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 81144cc:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 81144ce:	2300      	movs	r3, #0

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 81144d0:	4a11      	ldr	r2, [pc, #68]	; (8114518 <USB_CoreReset+0x4c>)
  __IO uint32_t count = 0U;
 81144d2:	9301      	str	r3, [sp, #4]
 81144d4:	e002      	b.n	81144dc <USB_CoreReset+0x10>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 81144d6:	6903      	ldr	r3, [r0, #16]
 81144d8:	2b00      	cmp	r3, #0
 81144da:	db07      	blt.n	81144ec <USB_CoreReset+0x20>
    if (++count > 200000U)
 81144dc:	9b01      	ldr	r3, [sp, #4]
 81144de:	3301      	adds	r3, #1
 81144e0:	4293      	cmp	r3, r2
 81144e2:	9301      	str	r3, [sp, #4]
 81144e4:	d9f7      	bls.n	81144d6 <USB_CoreReset+0xa>
      return HAL_TIMEOUT;
 81144e6:	2003      	movs	r0, #3
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);

  return HAL_OK;
}
 81144e8:	b002      	add	sp, #8
 81144ea:	4770      	bx	lr
  count = 0U;
 81144ec:	2300      	movs	r3, #0
    if (++count > 200000U)
 81144ee:	4a0a      	ldr	r2, [pc, #40]	; (8114518 <USB_CoreReset+0x4c>)
  count = 0U;
 81144f0:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 81144f2:	6903      	ldr	r3, [r0, #16]
 81144f4:	f043 0301 	orr.w	r3, r3, #1
 81144f8:	6103      	str	r3, [r0, #16]
 81144fa:	e003      	b.n	8114504 <USB_CoreReset+0x38>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 81144fc:	6903      	ldr	r3, [r0, #16]
 81144fe:	f013 0301 	ands.w	r3, r3, #1
 8114502:	d005      	beq.n	8114510 <USB_CoreReset+0x44>
    if (++count > 200000U)
 8114504:	9b01      	ldr	r3, [sp, #4]
 8114506:	3301      	adds	r3, #1
 8114508:	4293      	cmp	r3, r2
 811450a:	9301      	str	r3, [sp, #4]
 811450c:	d9f6      	bls.n	81144fc <USB_CoreReset+0x30>
 811450e:	e7ea      	b.n	81144e6 <USB_CoreReset+0x1a>
  return HAL_OK;
 8114510:	4618      	mov	r0, r3
}
 8114512:	b002      	add	sp, #8
 8114514:	4770      	bx	lr
 8114516:	bf00      	nop
 8114518:	00030d40 	.word	0x00030d40

0811451c <USB_CoreInit>:
{
 811451c:	b084      	sub	sp, #16
 811451e:	b510      	push	{r4, lr}
 8114520:	f10d 0c0c 	add.w	ip, sp, #12
 8114524:	4604      	mov	r4, r0
 8114526:	e88c 000e 	stmia.w	ip, {r1, r2, r3}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 811452a:	9b08      	ldr	r3, [sp, #32]
 811452c:	2b01      	cmp	r3, #1
 811452e:	d122      	bne.n	8114576 <USB_CoreInit+0x5a>
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8114530:	6b82      	ldr	r2, [r0, #56]	; 0x38
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8114532:	f1a3 1342 	sub.w	r3, r3, #4325442	; 0x420042
    if (cfg.use_external_vbus == 1U)
 8114536:	990f      	ldr	r1, [sp, #60]	; 0x3c
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8114538:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
    if (cfg.use_external_vbus == 1U)
 811453c:	2901      	cmp	r1, #1
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 811453e:	6382      	str	r2, [r0, #56]	; 0x38
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8114540:	68c2      	ldr	r2, [r0, #12]
 8114542:	ea03 0302 	and.w	r3, r3, r2
 8114546:	60c3      	str	r3, [r0, #12]
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8114548:	68c3      	ldr	r3, [r0, #12]
 811454a:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 811454e:	60c3      	str	r3, [r0, #12]
    if (cfg.use_external_vbus == 1U)
 8114550:	d01c      	beq.n	811458c <USB_CoreInit+0x70>
    ret = USB_CoreReset(USBx);
 8114552:	4620      	mov	r0, r4
 8114554:	f7ff ffba 	bl	81144cc <USB_CoreReset>
  if (cfg.dma_enable == 1U)
 8114558:	9b06      	ldr	r3, [sp, #24]
 811455a:	2b01      	cmp	r3, #1
 811455c:	d107      	bne.n	811456e <USB_CoreInit+0x52>
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 811455e:	68a3      	ldr	r3, [r4, #8]
 8114560:	f043 0306 	orr.w	r3, r3, #6
 8114564:	60a3      	str	r3, [r4, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8114566:	68a3      	ldr	r3, [r4, #8]
 8114568:	f043 0320 	orr.w	r3, r3, #32
 811456c:	60a3      	str	r3, [r4, #8]
}
 811456e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8114572:	b004      	add	sp, #16
 8114574:	4770      	bx	lr
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8114576:	68c3      	ldr	r3, [r0, #12]
 8114578:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 811457c:	60c3      	str	r3, [r0, #12]
    ret = USB_CoreReset(USBx);
 811457e:	f7ff ffa5 	bl	81144cc <USB_CoreReset>
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8114582:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8114584:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8114588:	63a3      	str	r3, [r4, #56]	; 0x38
 811458a:	e7e5      	b.n	8114558 <USB_CoreInit+0x3c>
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 811458c:	68c3      	ldr	r3, [r0, #12]
 811458e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8114592:	60c3      	str	r3, [r0, #12]
 8114594:	e7dd      	b.n	8114552 <USB_CoreInit+0x36>
 8114596:	bf00      	nop

08114598 <USB_SetTurnaroundTime>:
  if (speed == USBD_FS_SPEED)
 8114598:	2a02      	cmp	r2, #2
{
 811459a:	4603      	mov	r3, r0
  if (speed == USBD_FS_SPEED)
 811459c:	d00b      	beq.n	81145b6 <USB_SetTurnaroundTime+0x1e>
 811459e:	f44f 5c10 	mov.w	ip, #9216	; 0x2400
  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 81145a2:	68d9      	ldr	r1, [r3, #12]
}
 81145a4:	2000      	movs	r0, #0
  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 81145a6:	f421 5170 	bic.w	r1, r1, #15360	; 0x3c00
 81145aa:	60d9      	str	r1, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 81145ac:	68da      	ldr	r2, [r3, #12]
 81145ae:	ea42 020c 	orr.w	r2, r2, ip
 81145b2:	60da      	str	r2, [r3, #12]
}
 81145b4:	4770      	bx	lr
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 81145b6:	4a23      	ldr	r2, [pc, #140]	; (8114644 <USB_SetTurnaroundTime+0xac>)
 81145b8:	4823      	ldr	r0, [pc, #140]	; (8114648 <USB_SetTurnaroundTime+0xb0>)
 81145ba:	440a      	add	r2, r1
 81145bc:	4282      	cmp	r2, r0
 81145be:	d92c      	bls.n	811461a <USB_SetTurnaroundTime+0x82>
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 81145c0:	4a22      	ldr	r2, [pc, #136]	; (811464c <USB_SetTurnaroundTime+0xb4>)
 81145c2:	4823      	ldr	r0, [pc, #140]	; (8114650 <USB_SetTurnaroundTime+0xb8>)
 81145c4:	440a      	add	r2, r1
 81145c6:	4282      	cmp	r2, r0
 81145c8:	d92a      	bls.n	8114620 <USB_SetTurnaroundTime+0x88>
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 81145ca:	4a22      	ldr	r2, [pc, #136]	; (8114654 <USB_SetTurnaroundTime+0xbc>)
 81145cc:	4822      	ldr	r0, [pc, #136]	; (8114658 <USB_SetTurnaroundTime+0xc0>)
 81145ce:	440a      	add	r2, r1
 81145d0:	4282      	cmp	r2, r0
 81145d2:	d928      	bls.n	8114626 <USB_SetTurnaroundTime+0x8e>
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 81145d4:	4a21      	ldr	r2, [pc, #132]	; (811465c <USB_SetTurnaroundTime+0xc4>)
 81145d6:	4822      	ldr	r0, [pc, #136]	; (8114660 <USB_SetTurnaroundTime+0xc8>)
 81145d8:	440a      	add	r2, r1
 81145da:	4282      	cmp	r2, r0
 81145dc:	d326      	bcc.n	811462c <USB_SetTurnaroundTime+0x94>
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 81145de:	4a21      	ldr	r2, [pc, #132]	; (8114664 <USB_SetTurnaroundTime+0xcc>)
 81145e0:	4821      	ldr	r0, [pc, #132]	; (8114668 <USB_SetTurnaroundTime+0xd0>)
 81145e2:	440a      	add	r2, r1
 81145e4:	4282      	cmp	r2, r0
 81145e6:	d924      	bls.n	8114632 <USB_SetTurnaroundTime+0x9a>
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 81145e8:	4a20      	ldr	r2, [pc, #128]	; (811466c <USB_SetTurnaroundTime+0xd4>)
 81145ea:	4821      	ldr	r0, [pc, #132]	; (8114670 <USB_SetTurnaroundTime+0xd8>)
 81145ec:	440a      	add	r2, r1
 81145ee:	4282      	cmp	r2, r0
 81145f0:	d322      	bcc.n	8114638 <USB_SetTurnaroundTime+0xa0>
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 81145f2:	4a20      	ldr	r2, [pc, #128]	; (8114674 <USB_SetTurnaroundTime+0xdc>)
 81145f4:	4820      	ldr	r0, [pc, #128]	; (8114678 <USB_SetTurnaroundTime+0xe0>)
 81145f6:	440a      	add	r2, r1
 81145f8:	4282      	cmp	r2, r0
 81145fa:	d3d0      	bcc.n	811459e <USB_SetTurnaroundTime+0x6>
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 81145fc:	4a1f      	ldr	r2, [pc, #124]	; (811467c <USB_SetTurnaroundTime+0xe4>)
 81145fe:	4820      	ldr	r0, [pc, #128]	; (8114680 <USB_SetTurnaroundTime+0xe8>)
 8114600:	440a      	add	r2, r1
 8114602:	4282      	cmp	r2, r0
 8114604:	d31b      	bcc.n	811463e <USB_SetTurnaroundTime+0xa6>
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8114606:	4a1f      	ldr	r2, [pc, #124]	; (8114684 <USB_SetTurnaroundTime+0xec>)
 8114608:	481f      	ldr	r0, [pc, #124]	; (8114688 <USB_SetTurnaroundTime+0xf0>)
 811460a:	440a      	add	r2, r1
 811460c:	4282      	cmp	r2, r0
 811460e:	bf34      	ite	cc
 8114610:	f44f 5ce0 	movcc.w	ip, #7168	; 0x1c00
 8114614:	f44f 5cc0 	movcs.w	ip, #6144	; 0x1800
 8114618:	e7c3      	b.n	81145a2 <USB_SetTurnaroundTime+0xa>
 811461a:	f44f 5c70 	mov.w	ip, #15360	; 0x3c00
 811461e:	e7c0      	b.n	81145a2 <USB_SetTurnaroundTime+0xa>
 8114620:	f44f 5c60 	mov.w	ip, #14336	; 0x3800
 8114624:	e7bd      	b.n	81145a2 <USB_SetTurnaroundTime+0xa>
 8114626:	f44f 5c50 	mov.w	ip, #13312	; 0x3400
 811462a:	e7ba      	b.n	81145a2 <USB_SetTurnaroundTime+0xa>
 811462c:	f44f 5c40 	mov.w	ip, #12288	; 0x3000
 8114630:	e7b7      	b.n	81145a2 <USB_SetTurnaroundTime+0xa>
 8114632:	f44f 5c30 	mov.w	ip, #11264	; 0x2c00
 8114636:	e7b4      	b.n	81145a2 <USB_SetTurnaroundTime+0xa>
 8114638:	f44f 5c20 	mov.w	ip, #10240	; 0x2800
 811463c:	e7b1      	b.n	81145a2 <USB_SetTurnaroundTime+0xa>
 811463e:	f44f 5c00 	mov.w	ip, #8192	; 0x2000
 8114642:	e7ae      	b.n	81145a2 <USB_SetTurnaroundTime+0xa>
 8114644:	ff275340 	.word	0xff275340
 8114648:	000c34ff 	.word	0x000c34ff
 811464c:	ff1b1e40 	.word	0xff1b1e40
 8114650:	000f423f 	.word	0x000f423f
 8114654:	ff0bdc00 	.word	0xff0bdc00
 8114658:	00124f7f 	.word	0x00124f7f
 811465c:	fef98c80 	.word	0xfef98c80
 8114660:	0013d620 	.word	0x0013d620
 8114664:	fee5b660 	.word	0xfee5b660
 8114668:	0016e35f 	.word	0x0016e35f
 811466c:	feced300 	.word	0xfeced300
 8114670:	001b7740 	.word	0x001b7740
 8114674:	feb35bc0 	.word	0xfeb35bc0
 8114678:	002191c0 	.word	0x002191c0
 811467c:	fe91ca00 	.word	0xfe91ca00
 8114680:	00387520 	.word	0x00387520
 8114684:	fe5954e0 	.word	0xfe5954e0
 8114688:	00419ce0 	.word	0x00419ce0

0811468c <USB_EnableGlobalInt>:
{
 811468c:	4603      	mov	r3, r0
}
 811468e:	2000      	movs	r0, #0
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8114690:	689a      	ldr	r2, [r3, #8]
 8114692:	f042 0201 	orr.w	r2, r2, #1
 8114696:	609a      	str	r2, [r3, #8]
}
 8114698:	4770      	bx	lr
 811469a:	bf00      	nop

0811469c <USB_DisableGlobalInt>:
{
 811469c:	4603      	mov	r3, r0
}
 811469e:	2000      	movs	r0, #0
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 81146a0:	689a      	ldr	r2, [r3, #8]
 81146a2:	f022 0201 	bic.w	r2, r2, #1
 81146a6:	609a      	str	r2, [r3, #8]
}
 81146a8:	4770      	bx	lr
 81146aa:	bf00      	nop

081146ac <USB_SetCurrentMode>:
{
 81146ac:	b538      	push	{r3, r4, r5, lr}
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 81146ae:	68c3      	ldr	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 81146b0:	2901      	cmp	r1, #1
{
 81146b2:	4605      	mov	r5, r0
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 81146b4:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 81146b8:	60c3      	str	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 81146ba:	d017      	beq.n	81146ec <USB_SetCurrentMode+0x40>
  else if (mode == USB_DEVICE_MODE)
 81146bc:	b9a1      	cbnz	r1, 81146e8 <USB_SetCurrentMode+0x3c>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 81146be:	68c3      	ldr	r3, [r0, #12]
  uint32_t ms = 0U;
 81146c0:	460c      	mov	r4, r1
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 81146c2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 81146c6:	60c3      	str	r3, [r0, #12]
 81146c8:	e001      	b.n	81146ce <USB_SetCurrentMode+0x22>
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 81146ca:	2c32      	cmp	r4, #50	; 0x32
 81146cc:	d00c      	beq.n	81146e8 <USB_SetCurrentMode+0x3c>
      HAL_Delay(1U);
 81146ce:	2001      	movs	r0, #1
      ms++;
 81146d0:	4404      	add	r4, r0
      HAL_Delay(1U);
 81146d2:	f7f4 fd31 	bl	8109138 <HAL_Delay>
  return ((USBx->GINTSTS) & 0x1U);
 81146d6:	696b      	ldr	r3, [r5, #20]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 81146d8:	07db      	lsls	r3, r3, #31
 81146da:	d4f6      	bmi.n	81146ca <USB_SetCurrentMode+0x1e>
    return HAL_ERROR;
 81146dc:	f1a4 0032 	sub.w	r0, r4, #50	; 0x32
 81146e0:	fab0 f080 	clz	r0, r0
 81146e4:	0940      	lsrs	r0, r0, #5
}
 81146e6:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 81146e8:	2001      	movs	r0, #1
}
 81146ea:	bd38      	pop	{r3, r4, r5, pc}
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 81146ec:	68c3      	ldr	r3, [r0, #12]
  uint32_t ms = 0U;
 81146ee:	2400      	movs	r4, #0
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 81146f0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 81146f4:	60c3      	str	r3, [r0, #12]
 81146f6:	e001      	b.n	81146fc <USB_SetCurrentMode+0x50>
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 81146f8:	2c32      	cmp	r4, #50	; 0x32
 81146fa:	d0f5      	beq.n	81146e8 <USB_SetCurrentMode+0x3c>
      HAL_Delay(1U);
 81146fc:	2001      	movs	r0, #1
      ms++;
 81146fe:	4404      	add	r4, r0
      HAL_Delay(1U);
 8114700:	f7f4 fd1a 	bl	8109138 <HAL_Delay>
  return ((USBx->GINTSTS) & 0x1U);
 8114704:	696b      	ldr	r3, [r5, #20]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8114706:	07da      	lsls	r2, r3, #31
 8114708:	d5f6      	bpl.n	81146f8 <USB_SetCurrentMode+0x4c>
    return HAL_ERROR;
 811470a:	f1a4 0032 	sub.w	r0, r4, #50	; 0x32
 811470e:	fab0 f080 	clz	r0, r0
 8114712:	0940      	lsrs	r0, r0, #5
 8114714:	e7e7      	b.n	81146e6 <USB_SetCurrentMode+0x3a>
 8114716:	bf00      	nop

08114718 <USB_FlushTxFifo>:
{
 8114718:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 811471a:	2300      	movs	r3, #0
    if (++count > 200000U)
 811471c:	4a11      	ldr	r2, [pc, #68]	; (8114764 <USB_FlushTxFifo+0x4c>)
  __IO uint32_t count = 0U;
 811471e:	9301      	str	r3, [sp, #4]
 8114720:	e002      	b.n	8114728 <USB_FlushTxFifo+0x10>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8114722:	6903      	ldr	r3, [r0, #16]
 8114724:	2b00      	cmp	r3, #0
 8114726:	db07      	blt.n	8114738 <USB_FlushTxFifo+0x20>
    if (++count > 200000U)
 8114728:	9b01      	ldr	r3, [sp, #4]
 811472a:	3301      	adds	r3, #1
 811472c:	4293      	cmp	r3, r2
 811472e:	9301      	str	r3, [sp, #4]
 8114730:	d9f7      	bls.n	8114722 <USB_FlushTxFifo+0xa>
      return HAL_TIMEOUT;
 8114732:	2003      	movs	r0, #3
}
 8114734:	b002      	add	sp, #8
 8114736:	4770      	bx	lr
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8114738:	0189      	lsls	r1, r1, #6
  count = 0U;
 811473a:	2300      	movs	r3, #0
    if (++count > 200000U)
 811473c:	4a09      	ldr	r2, [pc, #36]	; (8114764 <USB_FlushTxFifo+0x4c>)
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 811473e:	f041 0120 	orr.w	r1, r1, #32
  count = 0U;
 8114742:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8114744:	6101      	str	r1, [r0, #16]
 8114746:	e003      	b.n	8114750 <USB_FlushTxFifo+0x38>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8114748:	6903      	ldr	r3, [r0, #16]
 811474a:	f013 0320 	ands.w	r3, r3, #32
 811474e:	d005      	beq.n	811475c <USB_FlushTxFifo+0x44>
    if (++count > 200000U)
 8114750:	9b01      	ldr	r3, [sp, #4]
 8114752:	3301      	adds	r3, #1
 8114754:	4293      	cmp	r3, r2
 8114756:	9301      	str	r3, [sp, #4]
 8114758:	d9f6      	bls.n	8114748 <USB_FlushTxFifo+0x30>
 811475a:	e7ea      	b.n	8114732 <USB_FlushTxFifo+0x1a>
  return HAL_OK;
 811475c:	4618      	mov	r0, r3
}
 811475e:	b002      	add	sp, #8
 8114760:	4770      	bx	lr
 8114762:	bf00      	nop
 8114764:	00030d40 	.word	0x00030d40

08114768 <USB_FlushRxFifo>:
{
 8114768:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 811476a:	2300      	movs	r3, #0
    if (++count > 200000U)
 811476c:	4a10      	ldr	r2, [pc, #64]	; (81147b0 <USB_FlushRxFifo+0x48>)
  __IO uint32_t count = 0U;
 811476e:	9301      	str	r3, [sp, #4]
 8114770:	e002      	b.n	8114778 <USB_FlushRxFifo+0x10>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8114772:	6903      	ldr	r3, [r0, #16]
 8114774:	2b00      	cmp	r3, #0
 8114776:	db07      	blt.n	8114788 <USB_FlushRxFifo+0x20>
    if (++count > 200000U)
 8114778:	9b01      	ldr	r3, [sp, #4]
 811477a:	3301      	adds	r3, #1
 811477c:	4293      	cmp	r3, r2
 811477e:	9301      	str	r3, [sp, #4]
 8114780:	d9f7      	bls.n	8114772 <USB_FlushRxFifo+0xa>
      return HAL_TIMEOUT;
 8114782:	2003      	movs	r0, #3
}
 8114784:	b002      	add	sp, #8
 8114786:	4770      	bx	lr
  count = 0U;
 8114788:	2100      	movs	r1, #0
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 811478a:	2310      	movs	r3, #16
    if (++count > 200000U)
 811478c:	4a08      	ldr	r2, [pc, #32]	; (81147b0 <USB_FlushRxFifo+0x48>)
  count = 0U;
 811478e:	9101      	str	r1, [sp, #4]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8114790:	6103      	str	r3, [r0, #16]
 8114792:	e003      	b.n	811479c <USB_FlushRxFifo+0x34>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8114794:	6903      	ldr	r3, [r0, #16]
 8114796:	f013 0310 	ands.w	r3, r3, #16
 811479a:	d005      	beq.n	81147a8 <USB_FlushRxFifo+0x40>
    if (++count > 200000U)
 811479c:	9b01      	ldr	r3, [sp, #4]
 811479e:	3301      	adds	r3, #1
 81147a0:	4293      	cmp	r3, r2
 81147a2:	9301      	str	r3, [sp, #4]
 81147a4:	d9f6      	bls.n	8114794 <USB_FlushRxFifo+0x2c>
 81147a6:	e7ec      	b.n	8114782 <USB_FlushRxFifo+0x1a>
  return HAL_OK;
 81147a8:	4618      	mov	r0, r3
}
 81147aa:	b002      	add	sp, #8
 81147ac:	4770      	bx	lr
 81147ae:	bf00      	nop
 81147b0:	00030d40 	.word	0x00030d40

081147b4 <USB_DevInit>:
{
 81147b4:	b084      	sub	sp, #16
 81147b6:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 81147ba:	ad09      	add	r5, sp, #36	; 0x24
 81147bc:	4604      	mov	r4, r0
 81147be:	9e13      	ldr	r6, [sp, #76]	; 0x4c
 81147c0:	e885 000e 	stmia.w	r5, {r1, r2, r3}
  for (i = 0U; i < 15U; i++)
 81147c4:	2300      	movs	r3, #0
 81147c6:	460d      	mov	r5, r1
    USBx->DIEPTXF[i] = 0U;
 81147c8:	4619      	mov	r1, r3
 81147ca:	f103 0240 	add.w	r2, r3, #64	; 0x40
  for (i = 0U; i < 15U; i++)
 81147ce:	3301      	adds	r3, #1
    USBx->DIEPTXF[i] = 0U;
 81147d0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
  for (i = 0U; i < 15U; i++)
 81147d4:	2b0f      	cmp	r3, #15
    USBx->DIEPTXF[i] = 0U;
 81147d6:	6051      	str	r1, [r2, #4]
  for (i = 0U; i < 15U; i++)
 81147d8:	d1f7      	bne.n	81147ca <USB_DevInit+0x16>
  if (cfg.vbus_sensing_enable == 0U)
 81147da:	2e00      	cmp	r6, #0
 81147dc:	f040 8092 	bne.w	8114904 <USB_DevInit+0x150>
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 81147e0:	f8d4 3804 	ldr.w	r3, [r4, #2052]	; 0x804
 81147e4:	f504 6700 	add.w	r7, r4, #2048	; 0x800
 81147e8:	f043 0302 	orr.w	r3, r3, #2
 81147ec:	607b      	str	r3, [r7, #4]
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 81147ee:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 81147f0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 81147f4:	63a3      	str	r3, [r4, #56]	; 0x38
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 81147f6:	6823      	ldr	r3, [r4, #0]
 81147f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 81147fc:	6023      	str	r3, [r4, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 81147fe:	6823      	ldr	r3, [r4, #0]
 8114800:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8114804:	6023      	str	r3, [r4, #0]
  USBx_PCGCCTL = 0U;
 8114806:	2300      	movs	r3, #0
 8114808:	f8c4 3e00 	str.w	r3, [r4, #3584]	; 0xe00
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 811480c:	683b      	ldr	r3, [r7, #0]
 811480e:	603b      	str	r3, [r7, #0]
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8114810:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8114812:	2b01      	cmp	r3, #1
 8114814:	d07d      	beq.n	8114912 <USB_DevInit+0x15e>
  USBx_DEVICE->DCFG |= speed;
 8114816:	683b      	ldr	r3, [r7, #0]
 8114818:	f043 0303 	orr.w	r3, r3, #3
 811481c:	603b      	str	r3, [r7, #0]
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 811481e:	2110      	movs	r1, #16
 8114820:	4620      	mov	r0, r4
 8114822:	f7ff ff79 	bl	8114718 <USB_FlushTxFifo>
 8114826:	4680      	mov	r8, r0
  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8114828:	4620      	mov	r0, r4
 811482a:	f7ff ff9d 	bl	8114768 <USB_FlushRxFifo>
 811482e:	ea48 0000 	orr.w	r0, r8, r0
  USBx_DEVICE->DIEPMSK = 0U;
 8114832:	2200      	movs	r2, #0
  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8114834:	b2c0      	uxtb	r0, r0
  USBx_DEVICE->DIEPMSK = 0U;
 8114836:	613a      	str	r2, [r7, #16]
    ret = HAL_ERROR;
 8114838:	3800      	subs	r0, #0
  USBx_DEVICE->DOEPMSK = 0U;
 811483a:	617a      	str	r2, [r7, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 811483c:	61fa      	str	r2, [r7, #28]
    ret = HAL_ERROR;
 811483e:	bf18      	it	ne
 8114840:	2001      	movne	r0, #1
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8114842:	b1ed      	cbz	r5, 8114880 <USB_DevInit+0xcc>
 8114844:	f504 6310 	add.w	r3, r4, #2304	; 0x900
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8114848:	f04f 4890 	mov.w	r8, #1207959552	; 0x48000000
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 811484c:	f04f 6900 	mov.w	r9, #134217728	; 0x8000000
      USBx_INEP(i)->DIEPCTL = 0U;
 8114850:	4694      	mov	ip, r2
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8114852:	f64f 3e7f 	movw	lr, #64383	; 0xfb7f
 8114856:	e009      	b.n	811486c <USB_DevInit+0xb8>
      USBx_INEP(i)->DIEPCTL = 0U;
 8114858:	f8c3 c000 	str.w	ip, [r3]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 811485c:	3201      	adds	r2, #1
    USBx_INEP(i)->DIEPTSIZ = 0U;
 811485e:	f8c3 c010 	str.w	ip, [r3, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8114862:	f8c3 e008 	str.w	lr, [r3, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8114866:	3320      	adds	r3, #32
 8114868:	4295      	cmp	r5, r2
 811486a:	d02c      	beq.n	81148c6 <USB_DevInit+0x112>
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 811486c:	6819      	ldr	r1, [r3, #0]
 811486e:	2900      	cmp	r1, #0
 8114870:	daf2      	bge.n	8114858 <USB_DevInit+0xa4>
      if (i == 0U)
 8114872:	b112      	cbz	r2, 811487a <USB_DevInit+0xc6>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8114874:	f8c3 8000 	str.w	r8, [r3]
 8114878:	e7f0      	b.n	811485c <USB_DevInit+0xa8>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 811487a:	f8c3 9000 	str.w	r9, [r3]
 811487e:	e7ed      	b.n	811485c <USB_DevInit+0xa8>
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8114880:	693b      	ldr	r3, [r7, #16]
  USBx->GINTMSK = 0U;
 8114882:	2200      	movs	r2, #0
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8114884:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8114888:	613b      	str	r3, [r7, #16]
  USBx->GINTSTS = 0xBFFFFFFFU;
 811488a:	f06f 4380 	mvn.w	r3, #1073741824	; 0x40000000
  USBx->GINTMSK = 0U;
 811488e:	61a2      	str	r2, [r4, #24]
  USBx->GINTSTS = 0xBFFFFFFFU;
 8114890:	6163      	str	r3, [r4, #20]
  if (cfg.dma_enable == 0U)
 8114892:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8114894:	b91b      	cbnz	r3, 811489e <USB_DevInit+0xea>
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8114896:	69a3      	ldr	r3, [r4, #24]
 8114898:	f043 0310 	orr.w	r3, r3, #16
 811489c:	61a3      	str	r3, [r4, #24]
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 811489e:	69a2      	ldr	r2, [r4, #24]
 81148a0:	4b21      	ldr	r3, [pc, #132]	; (8114928 <USB_DevInit+0x174>)
 81148a2:	4313      	orrs	r3, r2
  if (cfg.Sof_enable != 0U)
 81148a4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 81148a6:	61a3      	str	r3, [r4, #24]
  if (cfg.Sof_enable != 0U)
 81148a8:	b11a      	cbz	r2, 81148b2 <USB_DevInit+0xfe>
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 81148aa:	69a3      	ldr	r3, [r4, #24]
 81148ac:	f043 0308 	orr.w	r3, r3, #8
 81148b0:	61a3      	str	r3, [r4, #24]
  if (cfg.vbus_sensing_enable == 1U)
 81148b2:	2e01      	cmp	r6, #1
 81148b4:	d103      	bne.n	81148be <USB_DevInit+0x10a>
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 81148b6:	69a2      	ldr	r2, [r4, #24]
 81148b8:	4b1c      	ldr	r3, [pc, #112]	; (811492c <USB_DevInit+0x178>)
 81148ba:	4313      	orrs	r3, r2
 81148bc:	61a3      	str	r3, [r4, #24]
}
 81148be:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 81148c2:	b004      	add	sp, #16
 81148c4:	4770      	bx	lr
  for (i = 0U; i < cfg.dev_endpoints; i++)
 81148c6:	2200      	movs	r2, #0
 81148c8:	f504 6330 	add.w	r3, r4, #2816	; 0xb00
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 81148cc:	f04f 4890 	mov.w	r8, #1207959552	; 0x48000000
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 81148d0:	f04f 6900 	mov.w	r9, #134217728	; 0x8000000
      USBx_OUTEP(i)->DOEPCTL = 0U;
 81148d4:	4694      	mov	ip, r2
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 81148d6:	f64f 3e7f 	movw	lr, #64383	; 0xfb7f
 81148da:	e009      	b.n	81148f0 <USB_DevInit+0x13c>
      USBx_OUTEP(i)->DOEPCTL = 0U;
 81148dc:	f8c3 c000 	str.w	ip, [r3]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 81148e0:	3201      	adds	r2, #1
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 81148e2:	f8c3 c010 	str.w	ip, [r3, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 81148e6:	f8c3 e008 	str.w	lr, [r3, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 81148ea:	3320      	adds	r3, #32
 81148ec:	4295      	cmp	r5, r2
 81148ee:	d0c7      	beq.n	8114880 <USB_DevInit+0xcc>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 81148f0:	6819      	ldr	r1, [r3, #0]
 81148f2:	2900      	cmp	r1, #0
 81148f4:	daf2      	bge.n	81148dc <USB_DevInit+0x128>
      if (i == 0U)
 81148f6:	b112      	cbz	r2, 81148fe <USB_DevInit+0x14a>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 81148f8:	f8c3 8000 	str.w	r8, [r3]
 81148fc:	e7f0      	b.n	81148e0 <USB_DevInit+0x12c>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 81148fe:	f8c3 9000 	str.w	r9, [r3]
 8114902:	e7ed      	b.n	81148e0 <USB_DevInit+0x12c>
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8114904:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8114906:	f504 6700 	add.w	r7, r4, #2048	; 0x800
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 811490a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 811490e:	63a3      	str	r3, [r4, #56]	; 0x38
 8114910:	e779      	b.n	8114806 <USB_DevInit+0x52>
    if (cfg.speed == USBD_HS_SPEED)
 8114912:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8114914:	b913      	cbnz	r3, 811491c <USB_DevInit+0x168>
  USBx_DEVICE->DCFG |= speed;
 8114916:	683b      	ldr	r3, [r7, #0]
 8114918:	603b      	str	r3, [r7, #0]
  return HAL_OK;
 811491a:	e780      	b.n	811481e <USB_DevInit+0x6a>
  USBx_DEVICE->DCFG |= speed;
 811491c:	683b      	ldr	r3, [r7, #0]
 811491e:	f043 0301 	orr.w	r3, r3, #1
 8114922:	603b      	str	r3, [r7, #0]
  return HAL_OK;
 8114924:	e77b      	b.n	811481e <USB_DevInit+0x6a>
 8114926:	bf00      	nop
 8114928:	803c3800 	.word	0x803c3800
 811492c:	40000004 	.word	0x40000004

08114930 <USB_GetDevSpeed>:
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8114930:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8114934:	f013 0006 	ands.w	r0, r3, #6
 8114938:	d004      	beq.n	8114944 <USB_GetDevSpeed+0x14>
    speed = 0xFU;
 811493a:	f013 0f02 	tst.w	r3, #2
 811493e:	bf14      	ite	ne
 8114940:	2002      	movne	r0, #2
 8114942:	200f      	moveq	r0, #15
}
 8114944:	4770      	bx	lr
 8114946:	bf00      	nop

08114948 <USB_ActivateEndpoint>:
{
 8114948:	b430      	push	{r4, r5}
  if (ep->is_in == 1U)
 811494a:	784b      	ldrb	r3, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 811494c:	780a      	ldrb	r2, [r1, #0]
  if (ep->is_in == 1U)
 811494e:	2b01      	cmp	r3, #1
 8114950:	d020      	beq.n	8114994 <USB_ActivateEndpoint+0x4c>
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8114952:	f002 0c0f 	and.w	ip, r2, #15
 8114956:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 811495a:	f8d0 481c 	ldr.w	r4, [r0, #2076]	; 0x81c
    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 811495e:	eb00 1242 	add.w	r2, r0, r2, lsl #5
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8114962:	fa03 f30c 	lsl.w	r3, r3, ip
 8114966:	4323      	orrs	r3, r4
 8114968:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 811496c:	f8d2 3b00 	ldr.w	r3, [r2, #2816]	; 0xb00
 8114970:	041b      	lsls	r3, r3, #16
 8114972:	d40c      	bmi.n	811498e <USB_ActivateEndpoint+0x46>
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8114974:	688b      	ldr	r3, [r1, #8]
 8114976:	f8d2 4b00 	ldr.w	r4, [r2, #2816]	; 0xb00
 811497a:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 811497e:	78c8      	ldrb	r0, [r1, #3]
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8114980:	4914      	ldr	r1, [pc, #80]	; (81149d4 <USB_ActivateEndpoint+0x8c>)
 8114982:	4323      	orrs	r3, r4
 8114984:	ea43 4380 	orr.w	r3, r3, r0, lsl #18
 8114988:	4319      	orrs	r1, r3
 811498a:	f8c2 1b00 	str.w	r1, [r2, #2816]	; 0xb00
}
 811498e:	2000      	movs	r0, #0
 8114990:	bc30      	pop	{r4, r5}
 8114992:	4770      	bx	lr
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8114994:	f500 6400 	add.w	r4, r0, #2048	; 0x800
 8114998:	f002 050f 	and.w	r5, r2, #15
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 811499c:	eb00 1042 	add.w	r0, r0, r2, lsl #5
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 81149a0:	40ab      	lsls	r3, r5
 81149a2:	69e5      	ldr	r5, [r4, #28]
 81149a4:	432b      	orrs	r3, r5
 81149a6:	61e3      	str	r3, [r4, #28]
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 81149a8:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 81149ac:	041c      	lsls	r4, r3, #16
 81149ae:	d4ee      	bmi.n	811498e <USB_ActivateEndpoint+0x46>
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 81149b0:	688b      	ldr	r3, [r1, #8]
 81149b2:	f8d0 5900 	ldr.w	r5, [r0, #2304]	; 0x900
 81149b6:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 81149ba:	78cc      	ldrb	r4, [r1, #3]
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 81149bc:	4905      	ldr	r1, [pc, #20]	; (81149d4 <USB_ActivateEndpoint+0x8c>)
 81149be:	432b      	orrs	r3, r5
 81149c0:	ea43 4384 	orr.w	r3, r3, r4, lsl #18
 81149c4:	ea43 5282 	orr.w	r2, r3, r2, lsl #22
 81149c8:	4311      	orrs	r1, r2
}
 81149ca:	bc30      	pop	{r4, r5}
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 81149cc:	f8c0 1900 	str.w	r1, [r0, #2304]	; 0x900
}
 81149d0:	2000      	movs	r0, #0
 81149d2:	4770      	bx	lr
 81149d4:	10008000 	.word	0x10008000

081149d8 <USB_DeactivateEndpoint>:
  if (ep->is_in == 1U)
 81149d8:	784a      	ldrb	r2, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 81149da:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 81149dc:	2a01      	cmp	r2, #1
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 81149de:	eb00 1c43 	add.w	ip, r0, r3, lsl #5
  if (ep->is_in == 1U)
 81149e2:	d02a      	beq.n	8114a3a <USB_DeactivateEndpoint+0x62>
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 81149e4:	f8dc 2b00 	ldr.w	r2, [ip, #2816]	; 0xb00
 81149e8:	2a00      	cmp	r2, #0
 81149ea:	db19      	blt.n	8114a20 <USB_DeactivateEndpoint+0x48>
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 81149ec:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 81149f0:	f003 030f 	and.w	r3, r3, #15
 81149f4:	f8d0 183c 	ldr.w	r1, [r0, #2108]	; 0x83c
 81149f8:	fa02 f303 	lsl.w	r3, r2, r3
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 81149fc:	4a23      	ldr	r2, [pc, #140]	; (8114a8c <USB_DeactivateEndpoint+0xb4>)
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 81149fe:	ea21 0103 	bic.w	r1, r1, r3
 8114a02:	f8c0 183c 	str.w	r1, [r0, #2108]	; 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8114a06:	f8d0 181c 	ldr.w	r1, [r0, #2076]	; 0x81c
 8114a0a:	ea21 0303 	bic.w	r3, r1, r3
 8114a0e:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
}
 8114a12:	2000      	movs	r0, #0
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8114a14:	f8dc 3b00 	ldr.w	r3, [ip, #2816]	; 0xb00
 8114a18:	401a      	ands	r2, r3
 8114a1a:	f8cc 2b00 	str.w	r2, [ip, #2816]	; 0xb00
}
 8114a1e:	4770      	bx	lr
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8114a20:	f8dc 2b00 	ldr.w	r2, [ip, #2816]	; 0xb00
 8114a24:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 8114a28:	f8cc 2b00 	str.w	r2, [ip, #2816]	; 0xb00
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8114a2c:	f8dc 2b00 	ldr.w	r2, [ip, #2816]	; 0xb00
 8114a30:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8114a34:	f8cc 2b00 	str.w	r2, [ip, #2816]	; 0xb00
 8114a38:	e7d8      	b.n	81149ec <USB_DeactivateEndpoint+0x14>
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8114a3a:	f8dc 2900 	ldr.w	r2, [ip, #2304]	; 0x900
 8114a3e:	2a00      	cmp	r2, #0
 8114a40:	da0b      	bge.n	8114a5a <USB_DeactivateEndpoint+0x82>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8114a42:	f8dc 2900 	ldr.w	r2, [ip, #2304]	; 0x900
 8114a46:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 8114a4a:	f8cc 2900 	str.w	r2, [ip, #2304]	; 0x900
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8114a4e:	f8dc 2900 	ldr.w	r2, [ip, #2304]	; 0x900
 8114a52:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8114a56:	f8cc 2900 	str.w	r2, [ip, #2304]	; 0x900
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8114a5a:	f003 020f 	and.w	r2, r3, #15
 8114a5e:	2301      	movs	r3, #1
 8114a60:	f8d0 183c 	ldr.w	r1, [r0, #2108]	; 0x83c
 8114a64:	4093      	lsls	r3, r2
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8114a66:	4a0a      	ldr	r2, [pc, #40]	; (8114a90 <USB_DeactivateEndpoint+0xb8>)
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8114a68:	ea21 0103 	bic.w	r1, r1, r3
 8114a6c:	f8c0 183c 	str.w	r1, [r0, #2108]	; 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8114a70:	f8d0 181c 	ldr.w	r1, [r0, #2076]	; 0x81c
 8114a74:	ea21 0303 	bic.w	r3, r1, r3
 8114a78:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
}
 8114a7c:	2000      	movs	r0, #0
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8114a7e:	f8dc 3900 	ldr.w	r3, [ip, #2304]	; 0x900
 8114a82:	401a      	ands	r2, r3
 8114a84:	f8cc 2900 	str.w	r2, [ip, #2304]	; 0x900
}
 8114a88:	4770      	bx	lr
 8114a8a:	bf00      	nop
 8114a8c:	eff37800 	.word	0xeff37800
 8114a90:	ec337800 	.word	0xec337800

08114a94 <USB_EPStartXfer>:
{
 8114a94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (ep->is_in == 1U)
 8114a98:	784b      	ldrb	r3, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 8114a9a:	f891 c000 	ldrb.w	ip, [r1]
  if (ep->is_in == 1U)
 8114a9e:	2b01      	cmp	r3, #1
 8114aa0:	d051      	beq.n	8114b46 <USB_EPStartXfer+0xb2>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8114aa2:	eb00 1c4c 	add.w	ip, r0, ip, lsl #5
 8114aa6:	4c84      	ldr	r4, [pc, #528]	; (8114cb8 <USB_EPStartXfer+0x224>)
 8114aa8:	f8dc 5b10 	ldr.w	r5, [ip, #2832]	; 0xb10
 8114aac:	f50c 6330 	add.w	r3, ip, #2816	; 0xb00
 8114ab0:	402c      	ands	r4, r5
 8114ab2:	611c      	str	r4, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8114ab4:	4c81      	ldr	r4, [pc, #516]	; (8114cbc <USB_EPStartXfer+0x228>)
 8114ab6:	691d      	ldr	r5, [r3, #16]
 8114ab8:	402c      	ands	r4, r5
 8114aba:	611c      	str	r4, [r3, #16]
    if (ep->xfer_len == 0U)
 8114abc:	694c      	ldr	r4, [r1, #20]
 8114abe:	b384      	cbz	r4, 8114b22 <USB_EPStartXfer+0x8e>
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8114ac0:	688d      	ldr	r5, [r1, #8]
    if (dma == 1U)
 8114ac2:	2a01      	cmp	r2, #1
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8114ac4:	4e7e      	ldr	r6, [pc, #504]	; (8114cc0 <USB_EPStartXfer+0x22c>)
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8114ac6:	442c      	add	r4, r5
 8114ac8:	f104 34ff 	add.w	r4, r4, #4294967295
 8114acc:	fbb4 f4f5 	udiv	r4, r4, r5
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8114ad0:	ea06 4ec4 	and.w	lr, r6, r4, lsl #19
 8114ad4:	b2a4      	uxth	r4, r4
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8114ad6:	fb05 f404 	mul.w	r4, r5, r4
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8114ada:	691d      	ldr	r5, [r3, #16]
 8114adc:	ea4e 0505 	orr.w	r5, lr, r5
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8114ae0:	f3c4 0412 	ubfx	r4, r4, #0, #19
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8114ae4:	611d      	str	r5, [r3, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8114ae6:	691d      	ldr	r5, [r3, #16]
 8114ae8:	ea44 0405 	orr.w	r4, r4, r5
 8114aec:	611c      	str	r4, [r3, #16]
    if (dma == 1U)
 8114aee:	d025      	beq.n	8114b3c <USB_EPStartXfer+0xa8>
    if (ep->type == EP_TYPE_ISOC)
 8114af0:	78cb      	ldrb	r3, [r1, #3]
 8114af2:	2b01      	cmp	r3, #1
 8114af4:	d10c      	bne.n	8114b10 <USB_EPStartXfer+0x7c>
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8114af6:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 8114afa:	f413 7f80 	tst.w	r3, #256	; 0x100
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8114afe:	f8dc 3b00 	ldr.w	r3, [ip, #2816]	; 0xb00
 8114b02:	bf0c      	ite	eq
 8114b04:	f043 5300 	orreq.w	r3, r3, #536870912	; 0x20000000
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8114b08:	f043 5380 	orrne.w	r3, r3, #268435456	; 0x10000000
 8114b0c:	f8cc 3b00 	str.w	r3, [ip, #2816]	; 0xb00
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8114b10:	f8dc 3b00 	ldr.w	r3, [ip, #2816]	; 0xb00
 8114b14:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8114b18:	f8cc 3b00 	str.w	r3, [ip, #2816]	; 0xb00
}
 8114b1c:	2000      	movs	r0, #0
 8114b1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8114b22:	688c      	ldr	r4, [r1, #8]
    if (dma == 1U)
 8114b24:	2a01      	cmp	r2, #1
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8114b26:	691d      	ldr	r5, [r3, #16]
 8114b28:	f3c4 0412 	ubfx	r4, r4, #0, #19
 8114b2c:	ea44 0405 	orr.w	r4, r4, r5
 8114b30:	611c      	str	r4, [r3, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8114b32:	691c      	ldr	r4, [r3, #16]
 8114b34:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 8114b38:	611c      	str	r4, [r3, #16]
    if (dma == 1U)
 8114b3a:	d1d9      	bne.n	8114af0 <USB_EPStartXfer+0x5c>
      if ((uint32_t)ep->xfer_buff != 0U)
 8114b3c:	68ca      	ldr	r2, [r1, #12]
 8114b3e:	2a00      	cmp	r2, #0
 8114b40:	d0d6      	beq.n	8114af0 <USB_EPStartXfer+0x5c>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8114b42:	615a      	str	r2, [r3, #20]
 8114b44:	e7d4      	b.n	8114af0 <USB_EPStartXfer+0x5c>
    if (ep->xfer_len == 0U)
 8114b46:	694d      	ldr	r5, [r1, #20]
 8114b48:	2d00      	cmp	r5, #0
 8114b4a:	d03d      	beq.n	8114bc8 <USB_EPStartXfer+0x134>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8114b4c:	eb00 144c 	add.w	r4, r0, ip, lsl #5
 8114b50:	4e59      	ldr	r6, [pc, #356]	; (8114cb8 <USB_EPStartXfer+0x224>)
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8114b52:	f8d1 e008 	ldr.w	lr, [r1, #8]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8114b56:	f8d4 8910 	ldr.w	r8, [r4, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8114b5a:	4f58      	ldr	r7, [pc, #352]	; (8114cbc <USB_EPStartXfer+0x228>)
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8114b5c:	ea08 0606 	and.w	r6, r8, r6
 8114b60:	f8c4 6910 	str.w	r6, [r4, #2320]	; 0x910
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8114b64:	eb05 060e 	add.w	r6, r5, lr
 8114b68:	3e01      	subs	r6, #1
 8114b6a:	fbb6 fefe 	udiv	lr, r6, lr
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8114b6e:	f8d4 6910 	ldr.w	r6, [r4, #2320]	; 0x910
 8114b72:	4037      	ands	r7, r6
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8114b74:	4e52      	ldr	r6, [pc, #328]	; (8114cc0 <USB_EPStartXfer+0x22c>)
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8114b76:	f8c4 7910 	str.w	r7, [r4, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8114b7a:	ea06 46ce 	and.w	r6, r6, lr, lsl #19
 8114b7e:	f8d4 7910 	ldr.w	r7, [r4, #2320]	; 0x910
 8114b82:	433e      	orrs	r6, r7
 8114b84:	f8c4 6910 	str.w	r6, [r4, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8114b88:	f3c5 0612 	ubfx	r6, r5, #0, #19
 8114b8c:	f8d4 7910 	ldr.w	r7, [r4, #2320]	; 0x910
 8114b90:	433e      	orrs	r6, r7
 8114b92:	f8c4 6910 	str.w	r6, [r4, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8114b96:	f504 6610 	add.w	r6, r4, #2304	; 0x900
      if (ep->type == EP_TYPE_ISOC)
 8114b9a:	f891 e003 	ldrb.w	lr, [r1, #3]
 8114b9e:	f1be 0f01 	cmp.w	lr, #1
 8114ba2:	d057      	beq.n	8114c54 <USB_EPStartXfer+0x1c0>
    if (dma == 1U)
 8114ba4:	2a01      	cmp	r2, #1
 8114ba6:	d072      	beq.n	8114c8e <USB_EPStartXfer+0x1fa>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8114ba8:	f8d4 2900 	ldr.w	r2, [r4, #2304]	; 0x900
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8114bac:	f00c 0c0f 	and.w	ip, ip, #15
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8114bb0:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8114bb4:	fa03 f30c 	lsl.w	r3, r3, ip
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8114bb8:	f8c4 2900 	str.w	r2, [r4, #2304]	; 0x900
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8114bbc:	f8d0 2834 	ldr.w	r2, [r0, #2100]	; 0x834
 8114bc0:	4313      	orrs	r3, r2
 8114bc2:	f8c0 3834 	str.w	r3, [r0, #2100]	; 0x834
  return HAL_OK;
 8114bc6:	e7a9      	b.n	8114b1c <USB_EPStartXfer+0x88>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8114bc8:	eb00 134c 	add.w	r3, r0, ip, lsl #5
 8114bcc:	4e3b      	ldr	r6, [pc, #236]	; (8114cbc <USB_EPStartXfer+0x228>)
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8114bce:	4c3a      	ldr	r4, [pc, #232]	; (8114cb8 <USB_EPStartXfer+0x224>)
    if (dma == 1U)
 8114bd0:	2a01      	cmp	r2, #1
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8114bd2:	f8d3 7910 	ldr.w	r7, [r3, #2320]	; 0x910
 8114bd6:	ea06 0607 	and.w	r6, r6, r7
 8114bda:	f8c3 6910 	str.w	r6, [r3, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8114bde:	f8d3 6910 	ldr.w	r6, [r3, #2320]	; 0x910
 8114be2:	f446 2600 	orr.w	r6, r6, #524288	; 0x80000
 8114be6:	f8c3 6910 	str.w	r6, [r3, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8114bea:	f8d3 6910 	ldr.w	r6, [r3, #2320]	; 0x910
 8114bee:	ea04 0406 	and.w	r4, r4, r6
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8114bf2:	f503 6610 	add.w	r6, r3, #2304	; 0x900
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8114bf6:	f8c3 4910 	str.w	r4, [r3, #2320]	; 0x910
      if (ep->type == EP_TYPE_ISOC)
 8114bfa:	f891 e003 	ldrb.w	lr, [r1, #3]
    if (dma == 1U)
 8114bfe:	d03a      	beq.n	8114c76 <USB_EPStartXfer+0x1e2>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8114c00:	f8d3 4900 	ldr.w	r4, [r3, #2304]	; 0x900
      if (ep->type != EP_TYPE_ISOC)
 8114c04:	f1be 0f01 	cmp.w	lr, #1
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8114c08:	f044 4404 	orr.w	r4, r4, #2214592512	; 0x84000000
 8114c0c:	f8c3 4900 	str.w	r4, [r3, #2304]	; 0x900
      if (ep->type != EP_TYPE_ISOC)
 8114c10:	d184      	bne.n	8114b1c <USB_EPStartXfer+0x88>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8114c12:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 8114c16:	f413 7f80 	tst.w	r3, #256	; 0x100
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8114c1a:	6833      	ldr	r3, [r6, #0]
 8114c1c:	bf0c      	ite	eq
 8114c1e:	f043 5300 	orreq.w	r3, r3, #536870912	; 0x20000000
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8114c22:	f043 5380 	orrne.w	r3, r3, #268435456	; 0x10000000
 8114c26:	6033      	str	r3, [r6, #0]
  if (dma == 0U)
 8114c28:	2a00      	cmp	r2, #0
 8114c2a:	f47f af77 	bne.w	8114b1c <USB_EPStartXfer+0x88>
    count32b = ((uint32_t)len + 3U) / 4U;
 8114c2e:	b2ad      	uxth	r5, r5
 8114c30:	3503      	adds	r5, #3
    for (i = 0U; i < count32b; i++)
 8114c32:	08ad      	lsrs	r5, r5, #2
 8114c34:	f43f af72 	beq.w	8114b1c <USB_EPStartXfer+0x88>
        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8114c38:	68cb      	ldr	r3, [r1, #12]
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8114c3a:	eb00 3c0c 	add.w	ip, r0, ip, lsl #12
 8114c3e:	eb03 0185 	add.w	r1, r3, r5, lsl #2
 8114c42:	f50c 5c80 	add.w	ip, ip, #4096	; 0x1000
 8114c46:	f853 2b04 	ldr.w	r2, [r3], #4
    for (i = 0U; i < count32b; i++)
 8114c4a:	428b      	cmp	r3, r1
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8114c4c:	f8cc 2000 	str.w	r2, [ip]
    for (i = 0U; i < count32b; i++)
 8114c50:	d1f9      	bne.n	8114c46 <USB_EPStartXfer+0x1b2>
 8114c52:	e763      	b.n	8114b1c <USB_EPStartXfer+0x88>
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8114c54:	6933      	ldr	r3, [r6, #16]
    if (dma == 1U)
 8114c56:	2a01      	cmp	r2, #1
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8114c58:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8114c5c:	6133      	str	r3, [r6, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8114c5e:	6933      	ldr	r3, [r6, #16]
 8114c60:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8114c64:	6133      	str	r3, [r6, #16]
    if (dma == 1U)
 8114c66:	d017      	beq.n	8114c98 <USB_EPStartXfer+0x204>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8114c68:	f8d4 3900 	ldr.w	r3, [r4, #2304]	; 0x900
 8114c6c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8114c70:	f8c4 3900 	str.w	r3, [r4, #2304]	; 0x900
      if (ep->type != EP_TYPE_ISOC)
 8114c74:	e7cd      	b.n	8114c12 <USB_EPStartXfer+0x17e>
      if ((uint32_t)ep->dma_addr != 0U)
 8114c76:	690b      	ldr	r3, [r1, #16]
 8114c78:	b963      	cbnz	r3, 8114c94 <USB_EPStartXfer+0x200>
      if (ep->type == EP_TYPE_ISOC)
 8114c7a:	f1be 0f01 	cmp.w	lr, #1
 8114c7e:	d00e      	beq.n	8114c9e <USB_EPStartXfer+0x20a>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8114c80:	6833      	ldr	r3, [r6, #0]
}
 8114c82:	2000      	movs	r0, #0
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8114c84:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8114c88:	6033      	str	r3, [r6, #0]
}
 8114c8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((uint32_t)ep->dma_addr != 0U)
 8114c8e:	690b      	ldr	r3, [r1, #16]
 8114c90:	2b00      	cmp	r3, #0
 8114c92:	d0f5      	beq.n	8114c80 <USB_EPStartXfer+0x1ec>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8114c94:	6173      	str	r3, [r6, #20]
 8114c96:	e7f0      	b.n	8114c7a <USB_EPStartXfer+0x1e6>
      if ((uint32_t)ep->dma_addr != 0U)
 8114c98:	690b      	ldr	r3, [r1, #16]
 8114c9a:	2b00      	cmp	r3, #0
 8114c9c:	d1fa      	bne.n	8114c94 <USB_EPStartXfer+0x200>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8114c9e:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 8114ca2:	f413 7f80 	tst.w	r3, #256	; 0x100
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8114ca6:	6833      	ldr	r3, [r6, #0]
 8114ca8:	bf0c      	ite	eq
 8114caa:	f043 5300 	orreq.w	r3, r3, #536870912	; 0x20000000
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8114cae:	f043 5380 	orrne.w	r3, r3, #268435456	; 0x10000000
 8114cb2:	6033      	str	r3, [r6, #0]
 8114cb4:	e7e4      	b.n	8114c80 <USB_EPStartXfer+0x1ec>
 8114cb6:	bf00      	nop
 8114cb8:	fff80000 	.word	0xfff80000
 8114cbc:	e007ffff 	.word	0xe007ffff
 8114cc0:	1ff80000 	.word	0x1ff80000

08114cc4 <USB_EP0StartXfer>:
{
 8114cc4:	b4f0      	push	{r4, r5, r6, r7}
  if (ep->is_in == 1U)
 8114cc6:	784b      	ldrb	r3, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 8114cc8:	780c      	ldrb	r4, [r1, #0]
  if (ep->is_in == 1U)
 8114cca:	2b01      	cmp	r3, #1
 8114ccc:	d027      	beq.n	8114d1e <USB_EP0StartXfer+0x5a>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8114cce:	eb00 1044 	add.w	r0, r0, r4, lsl #5
 8114cd2:	4c3c      	ldr	r4, [pc, #240]	; (8114dc4 <USB_EP0StartXfer+0x100>)
 8114cd4:	f8d0 5b10 	ldr.w	r5, [r0, #2832]	; 0xb10
 8114cd8:	f500 6330 	add.w	r3, r0, #2816	; 0xb00
 8114cdc:	402c      	ands	r4, r5
 8114cde:	611c      	str	r4, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8114ce0:	4c39      	ldr	r4, [pc, #228]	; (8114dc8 <USB_EP0StartXfer+0x104>)
 8114ce2:	691d      	ldr	r5, [r3, #16]
 8114ce4:	402c      	ands	r4, r5
 8114ce6:	611c      	str	r4, [r3, #16]
    if (ep->xfer_len > 0U)
 8114ce8:	694c      	ldr	r4, [r1, #20]
 8114cea:	b9ac      	cbnz	r4, 8114d18 <USB_EP0StartXfer+0x54>
      if (ep->xfer_len > ep->maxpacket)
 8114cec:	688c      	ldr	r4, [r1, #8]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8114cee:	691d      	ldr	r5, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8114cf0:	f3c4 0412 	ubfx	r4, r4, #0, #19
    if (dma == 1U)
 8114cf4:	2a01      	cmp	r2, #1
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8114cf6:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 8114cfa:	611d      	str	r5, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8114cfc:	691d      	ldr	r5, [r3, #16]
 8114cfe:	ea44 0405 	orr.w	r4, r4, r5
 8114d02:	611c      	str	r4, [r3, #16]
    if (dma == 1U)
 8114d04:	d03e      	beq.n	8114d84 <USB_EP0StartXfer+0xc0>
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8114d06:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8114d0a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8114d0e:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 8114d12:	2000      	movs	r0, #0
 8114d14:	bcf0      	pop	{r4, r5, r6, r7}
 8114d16:	4770      	bx	lr
      ep->xfer_len = ep->maxpacket;
 8114d18:	688c      	ldr	r4, [r1, #8]
 8114d1a:	614c      	str	r4, [r1, #20]
 8114d1c:	e7e7      	b.n	8114cee <USB_EP0StartXfer+0x2a>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8114d1e:	eb00 1344 	add.w	r3, r0, r4, lsl #5
    if (ep->xfer_len == 0U)
 8114d22:	694d      	ldr	r5, [r1, #20]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8114d24:	f503 6310 	add.w	r3, r3, #2304	; 0x900
    if (ep->xfer_len == 0U)
 8114d28:	2d00      	cmp	r5, #0
 8114d2a:	d030      	beq.n	8114d8e <USB_EP0StartXfer+0xca>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8114d2c:	691f      	ldr	r7, [r3, #16]
 8114d2e:	4e25      	ldr	r6, [pc, #148]	; (8114dc4 <USB_EP0StartXfer+0x100>)
 8114d30:	403e      	ands	r6, r7
 8114d32:	611e      	str	r6, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8114d34:	4e24      	ldr	r6, [pc, #144]	; (8114dc8 <USB_EP0StartXfer+0x104>)
 8114d36:	691f      	ldr	r7, [r3, #16]
 8114d38:	403e      	ands	r6, r7
 8114d3a:	611e      	str	r6, [r3, #16]
      if (ep->xfer_len > ep->maxpacket)
 8114d3c:	688e      	ldr	r6, [r1, #8]
 8114d3e:	42b5      	cmp	r5, r6
 8114d40:	d901      	bls.n	8114d46 <USB_EP0StartXfer+0x82>
        ep->xfer_len = ep->maxpacket;
 8114d42:	4635      	mov	r5, r6
 8114d44:	614e      	str	r6, [r1, #20]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8114d46:	691e      	ldr	r6, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8114d48:	f3c5 0512 	ubfx	r5, r5, #0, #19
    if (dma == 1U)
 8114d4c:	2a01      	cmp	r2, #1
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8114d4e:	f446 2600 	orr.w	r6, r6, #524288	; 0x80000
 8114d52:	611e      	str	r6, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8114d54:	691e      	ldr	r6, [r3, #16]
 8114d56:	ea45 0506 	orr.w	r5, r5, r6
 8114d5a:	611d      	str	r5, [r3, #16]
    if (dma == 1U)
 8114d5c:	d027      	beq.n	8114dae <USB_EP0StartXfer+0xea>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8114d5e:	681a      	ldr	r2, [r3, #0]
      if (ep->xfer_len > 0U)
 8114d60:	6949      	ldr	r1, [r1, #20]
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8114d62:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 8114d66:	601a      	str	r2, [r3, #0]
      if (ep->xfer_len > 0U)
 8114d68:	2900      	cmp	r1, #0
 8114d6a:	d0d2      	beq.n	8114d12 <USB_EP0StartXfer+0x4e>
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8114d6c:	f004 020f 	and.w	r2, r4, #15
 8114d70:	2401      	movs	r4, #1
 8114d72:	f8d0 3834 	ldr.w	r3, [r0, #2100]	; 0x834
 8114d76:	4094      	lsls	r4, r2
 8114d78:	431c      	orrs	r4, r3
 8114d7a:	f8c0 4834 	str.w	r4, [r0, #2100]	; 0x834
}
 8114d7e:	2000      	movs	r0, #0
 8114d80:	bcf0      	pop	{r4, r5, r6, r7}
 8114d82:	4770      	bx	lr
      if ((uint32_t)ep->xfer_buff != 0U)
 8114d84:	68ca      	ldr	r2, [r1, #12]
 8114d86:	2a00      	cmp	r2, #0
 8114d88:	d0bd      	beq.n	8114d06 <USB_EP0StartXfer+0x42>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8114d8a:	615a      	str	r2, [r3, #20]
 8114d8c:	e7bb      	b.n	8114d06 <USB_EP0StartXfer+0x42>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8114d8e:	691e      	ldr	r6, [r3, #16]
    if (dma == 1U)
 8114d90:	2a01      	cmp	r2, #1
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8114d92:	4d0d      	ldr	r5, [pc, #52]	; (8114dc8 <USB_EP0StartXfer+0x104>)
 8114d94:	ea05 0506 	and.w	r5, r5, r6
 8114d98:	611d      	str	r5, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8114d9a:	691d      	ldr	r5, [r3, #16]
 8114d9c:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 8114da0:	611d      	str	r5, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8114da2:	4d08      	ldr	r5, [pc, #32]	; (8114dc4 <USB_EP0StartXfer+0x100>)
 8114da4:	691e      	ldr	r6, [r3, #16]
 8114da6:	ea05 0506 	and.w	r5, r5, r6
 8114daa:	611d      	str	r5, [r3, #16]
    if (dma == 1U)
 8114dac:	d1d7      	bne.n	8114d5e <USB_EP0StartXfer+0x9a>
      if ((uint32_t)ep->dma_addr != 0U)
 8114dae:	690a      	ldr	r2, [r1, #16]
 8114db0:	b102      	cbz	r2, 8114db4 <USB_EP0StartXfer+0xf0>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8114db2:	615a      	str	r2, [r3, #20]
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8114db4:	681a      	ldr	r2, [r3, #0]
}
 8114db6:	2000      	movs	r0, #0
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8114db8:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
}
 8114dbc:	bcf0      	pop	{r4, r5, r6, r7}
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8114dbe:	601a      	str	r2, [r3, #0]
}
 8114dc0:	4770      	bx	lr
 8114dc2:	bf00      	nop
 8114dc4:	fff80000 	.word	0xfff80000
 8114dc8:	e007ffff 	.word	0xe007ffff

08114dcc <USB_WritePacket>:
{
 8114dcc:	b410      	push	{r4}
 8114dce:	f89d 4004 	ldrb.w	r4, [sp, #4]
  if (dma == 0U)
 8114dd2:	b964      	cbnz	r4, 8114dee <USB_WritePacket+0x22>
    count32b = ((uint32_t)len + 3U) / 4U;
 8114dd4:	3303      	adds	r3, #3
    for (i = 0U; i < count32b; i++)
 8114dd6:	089b      	lsrs	r3, r3, #2
 8114dd8:	d009      	beq.n	8114dee <USB_WritePacket+0x22>
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8114dda:	3201      	adds	r2, #1
 8114ddc:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8114de0:	eb00 3002 	add.w	r0, r0, r2, lsl #12
 8114de4:	f851 2b04 	ldr.w	r2, [r1], #4
    for (i = 0U; i < count32b; i++)
 8114de8:	428b      	cmp	r3, r1
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8114dea:	6002      	str	r2, [r0, #0]
    for (i = 0U; i < count32b; i++)
 8114dec:	d1fa      	bne.n	8114de4 <USB_WritePacket+0x18>
}
 8114dee:	2000      	movs	r0, #0
 8114df0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8114df4:	4770      	bx	lr
 8114df6:	bf00      	nop

08114df8 <USB_ReadPacket>:
  for (i = 0U; i < count32b; i++)
 8114df8:	ea5f 0c92 	movs.w	ip, r2, lsr #2
{
 8114dfc:	b570      	push	{r4, r5, r6, lr}
 8114dfe:	4605      	mov	r5, r0
  uint16_t remaining_bytes = len % 4U;
 8114e00:	f002 0603 	and.w	r6, r2, #3
  for (i = 0U; i < count32b; i++)
 8114e04:	d01a      	beq.n	8114e3c <USB_ReadPacket+0x44>
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8114e06:	f500 5e80 	add.w	lr, r0, #4096	; 0x1000
  uint8_t *pDest = dest;
 8114e0a:	460a      	mov	r2, r1
  for (i = 0U; i < count32b; i++)
 8114e0c:	2300      	movs	r3, #0
 8114e0e:	3301      	adds	r3, #1
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8114e10:	f8de 4000 	ldr.w	r4, [lr]
  for (i = 0U; i < count32b; i++)
 8114e14:	459c      	cmp	ip, r3
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8114e16:	f842 4b04 	str.w	r4, [r2], #4
  for (i = 0U; i < count32b; i++)
 8114e1a:	d1f8      	bne.n	8114e0e <USB_ReadPacket+0x16>
    pDest++;
 8114e1c:	eb01 008c 	add.w	r0, r1, ip, lsl #2
  if (remaining_bytes != 0U)
 8114e20:	b15e      	cbz	r6, 8114e3a <USB_ReadPacket+0x42>
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8114e22:	f505 5580 	add.w	r5, r5, #4096	; 0x1000
 8114e26:	4406      	add	r6, r0
 8114e28:	2200      	movs	r2, #0
 8114e2a:	6829      	ldr	r1, [r5, #0]
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8114e2c:	fa21 f302 	lsr.w	r3, r1, r2
 8114e30:	3208      	adds	r2, #8
 8114e32:	f800 3b01 	strb.w	r3, [r0], #1
    } while (remaining_bytes != 0U);
 8114e36:	42b0      	cmp	r0, r6
 8114e38:	d1f8      	bne.n	8114e2c <USB_ReadPacket+0x34>
}
 8114e3a:	bd70      	pop	{r4, r5, r6, pc}
  uint8_t *pDest = dest;
 8114e3c:	4608      	mov	r0, r1
 8114e3e:	e7ef      	b.n	8114e20 <USB_ReadPacket+0x28>

08114e40 <USB_EPSetStall>:
  if (ep->is_in == 1U)
 8114e40:	784a      	ldrb	r2, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 8114e42:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 8114e44:	2a01      	cmp	r2, #1
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8114e46:	eb00 1043 	add.w	r0, r0, r3, lsl #5
  if (ep->is_in == 1U)
 8114e4a:	d00c      	beq.n	8114e66 <USB_EPSetStall+0x26>
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8114e4c:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	; 0xb00
 8114e50:	b10b      	cbz	r3, 8114e56 <USB_EPSetStall+0x16>
 8114e52:	2a00      	cmp	r2, #0
 8114e54:	da14      	bge.n	8114e80 <USB_EPSetStall+0x40>
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8114e56:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8114e5a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8114e5e:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 8114e62:	2000      	movs	r0, #0
 8114e64:	4770      	bx	lr
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8114e66:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
 8114e6a:	2a00      	cmp	r2, #0
 8114e6c:	db00      	blt.n	8114e70 <USB_EPSetStall+0x30>
 8114e6e:	b973      	cbnz	r3, 8114e8e <USB_EPSetStall+0x4e>
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8114e70:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 8114e74:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8114e78:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
}
 8114e7c:	2000      	movs	r0, #0
 8114e7e:	4770      	bx	lr
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8114e80:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8114e84:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8114e88:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
 8114e8c:	e7e3      	b.n	8114e56 <USB_EPSetStall+0x16>
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8114e8e:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 8114e92:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8114e96:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8114e9a:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 8114e9e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8114ea2:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
 8114ea6:	e7e9      	b.n	8114e7c <USB_EPSetStall+0x3c>

08114ea8 <USB_EPClearStall>:
  if (ep->is_in == 1U)
 8114ea8:	784a      	ldrb	r2, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 8114eaa:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 8114eac:	2a01      	cmp	r2, #1
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8114eae:	eb00 1043 	add.w	r0, r0, r3, lsl #5
  if (ep->is_in == 1U)
 8114eb2:	d013      	beq.n	8114edc <USB_EPClearStall+0x34>
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8114eb4:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8114eb8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8114ebc:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8114ec0:	78cb      	ldrb	r3, [r1, #3]
 8114ec2:	3b02      	subs	r3, #2
 8114ec4:	2b01      	cmp	r3, #1
 8114ec6:	d901      	bls.n	8114ecc <USB_EPClearStall+0x24>
}
 8114ec8:	2000      	movs	r0, #0
 8114eca:	4770      	bx	lr
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8114ecc:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8114ed0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8114ed4:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 8114ed8:	2000      	movs	r0, #0
 8114eda:	4770      	bx	lr
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8114edc:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 8114ee0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8114ee4:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8114ee8:	78cb      	ldrb	r3, [r1, #3]
 8114eea:	3b02      	subs	r3, #2
 8114eec:	2b01      	cmp	r3, #1
 8114eee:	d8eb      	bhi.n	8114ec8 <USB_EPClearStall+0x20>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8114ef0:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 8114ef4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8114ef8:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
}
 8114efc:	2000      	movs	r0, #0
 8114efe:	4770      	bx	lr

08114f00 <USB_SetDevAddress>:
{
 8114f00:	4603      	mov	r3, r0
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8114f02:	0109      	lsls	r1, r1, #4
}
 8114f04:	2000      	movs	r0, #0
  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8114f06:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8114f0a:	f401 61fe 	and.w	r1, r1, #2032	; 0x7f0
  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8114f0e:	f422 62fe 	bic.w	r2, r2, #2032	; 0x7f0
 8114f12:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8114f16:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
 8114f1a:	4311      	orrs	r1, r2
 8114f1c:	f8c3 1800 	str.w	r1, [r3, #2048]	; 0x800
}
 8114f20:	4770      	bx	lr
 8114f22:	bf00      	nop

08114f24 <USB_DevConnect>:
{
 8114f24:	4603      	mov	r3, r0
}
 8114f26:	2000      	movs	r0, #0
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8114f28:	f8d3 2e00 	ldr.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8114f2c:	f503 6100 	add.w	r1, r3, #2048	; 0x800
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8114f30:	f022 0203 	bic.w	r2, r2, #3
 8114f34:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8114f38:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 8114f3c:	f023 0302 	bic.w	r3, r3, #2
 8114f40:	604b      	str	r3, [r1, #4]
}
 8114f42:	4770      	bx	lr

08114f44 <USB_DevDisconnect>:
{
 8114f44:	4603      	mov	r3, r0
}
 8114f46:	2000      	movs	r0, #0
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8114f48:	f8d3 2e00 	ldr.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8114f4c:	f503 6100 	add.w	r1, r3, #2048	; 0x800
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8114f50:	f022 0203 	bic.w	r2, r2, #3
 8114f54:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8114f58:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 8114f5c:	f043 0302 	orr.w	r3, r3, #2
 8114f60:	604b      	str	r3, [r1, #4]
}
 8114f62:	4770      	bx	lr

08114f64 <USB_ReadInterrupts>:
  tmpreg = USBx->GINTSTS;
 8114f64:	6942      	ldr	r2, [r0, #20]
  tmpreg &= USBx->GINTMSK;
 8114f66:	6980      	ldr	r0, [r0, #24]
}
 8114f68:	4010      	ands	r0, r2
 8114f6a:	4770      	bx	lr

08114f6c <USB_ReadDevAllOutEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 8114f6c:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8114f70:	f8d0 081c 	ldr.w	r0, [r0, #2076]	; 0x81c
 8114f74:	4018      	ands	r0, r3
}
 8114f76:	0c00      	lsrs	r0, r0, #16
 8114f78:	4770      	bx	lr
 8114f7a:	bf00      	nop

08114f7c <USB_ReadDevAllInEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 8114f7c:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8114f80:	f8d0 081c 	ldr.w	r0, [r0, #2076]	; 0x81c
 8114f84:	4018      	ands	r0, r3
}
 8114f86:	b280      	uxth	r0, r0
 8114f88:	4770      	bx	lr
 8114f8a:	bf00      	nop

08114f8c <USB_ReadDevOutEPInterrupt>:
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8114f8c:	eb00 1141 	add.w	r1, r0, r1, lsl #5
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8114f90:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8114f94:	f8d1 2b08 	ldr.w	r2, [r1, #2824]	; 0xb08
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8114f98:	6940      	ldr	r0, [r0, #20]
}
 8114f9a:	4010      	ands	r0, r2
 8114f9c:	4770      	bx	lr
 8114f9e:	bf00      	nop

08114fa0 <USB_ReadDevInEPInterrupt>:
  msk = USBx_DEVICE->DIEPMSK;
 8114fa0:	f8d0 2810 	ldr.w	r2, [r0, #2064]	; 0x810
  emp = USBx_DEVICE->DIEPEMPMSK;
 8114fa4:	f8d0 3834 	ldr.w	r3, [r0, #2100]	; 0x834
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8114fa8:	eb00 1041 	add.w	r0, r0, r1, lsl #5
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8114fac:	f001 010f 	and.w	r1, r1, #15
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8114fb0:	f8d0 0908 	ldr.w	r0, [r0, #2312]	; 0x908
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8114fb4:	40cb      	lsrs	r3, r1
 8114fb6:	01db      	lsls	r3, r3, #7
 8114fb8:	b2db      	uxtb	r3, r3
 8114fba:	4313      	orrs	r3, r2
}
 8114fbc:	4018      	ands	r0, r3
 8114fbe:	4770      	bx	lr

08114fc0 <USB_GetMode>:
  return ((USBx->GINTSTS) & 0x1U);
 8114fc0:	6940      	ldr	r0, [r0, #20]
}
 8114fc2:	f000 0001 	and.w	r0, r0, #1
 8114fc6:	4770      	bx	lr

08114fc8 <USB_ActivateSetup>:
{
 8114fc8:	4603      	mov	r3, r0
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8114fca:	4a09      	ldr	r2, [pc, #36]	; (8114ff0 <USB_ActivateSetup+0x28>)
}
 8114fcc:	2000      	movs	r0, #0
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8114fce:	f503 6100 	add.w	r1, r3, #2048	; 0x800
{
 8114fd2:	b410      	push	{r4}
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8114fd4:	f8d3 4900 	ldr.w	r4, [r3, #2304]	; 0x900
 8114fd8:	4022      	ands	r2, r4
}
 8114fda:	f85d 4b04 	ldr.w	r4, [sp], #4
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8114fde:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8114fe2:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 8114fe6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8114fea:	604b      	str	r3, [r1, #4]
}
 8114fec:	4770      	bx	lr
 8114fee:	bf00      	nop
 8114ff0:	fffff800 	.word	0xfffff800

08114ff4 <USB_EP0_OutStart>:
  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8114ff4:	4b14      	ldr	r3, [pc, #80]	; (8115048 <USB_EP0_OutStart+0x54>)
{
 8114ff6:	b410      	push	{r4}
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8114ff8:	6c04      	ldr	r4, [r0, #64]	; 0x40
  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8114ffa:	429c      	cmp	r4, r3
 8114ffc:	d81a      	bhi.n	8115034 <USB_EP0_OutStart+0x40>
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8114ffe:	f500 6030 	add.w	r0, r0, #2816	; 0xb00
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8115002:	2300      	movs	r3, #0
  if (dma == 1U)
 8115004:	2901      	cmp	r1, #1
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8115006:	6103      	str	r3, [r0, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8115008:	6903      	ldr	r3, [r0, #16]
 811500a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 811500e:	6103      	str	r3, [r0, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8115010:	6903      	ldr	r3, [r0, #16]
 8115012:	f043 0318 	orr.w	r3, r3, #24
 8115016:	6103      	str	r3, [r0, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8115018:	6903      	ldr	r3, [r0, #16]
 811501a:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 811501e:	6103      	str	r3, [r0, #16]
  if (dma == 1U)
 8115020:	d104      	bne.n	811502c <USB_EP0_OutStart+0x38>
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8115022:	6142      	str	r2, [r0, #20]
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8115024:	6803      	ldr	r3, [r0, #0]
 8115026:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 811502a:	6003      	str	r3, [r0, #0]
}
 811502c:	2000      	movs	r0, #0
 811502e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8115032:	4770      	bx	lr
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8115034:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8115038:	f500 6030 	add.w	r0, r0, #2816	; 0xb00
 811503c:	2b00      	cmp	r3, #0
 811503e:	dae0      	bge.n	8115002 <USB_EP0_OutStart+0xe>
}
 8115040:	2000      	movs	r0, #0
 8115042:	f85d 4b04 	ldr.w	r4, [sp], #4
 8115046:	4770      	bx	lr
 8115048:	4f54300a 	.word	0x4f54300a

0811504c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 811504c:	b508      	push	{r3, lr}
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 811504e:	4903      	ldr	r1, [pc, #12]	; (811505c <MX_FATFS_Init+0x10>)
 8115050:	4803      	ldr	r0, [pc, #12]	; (8115060 <MX_FATFS_Init+0x14>)
 8115052:	f001 f96f 	bl	8116334 <FATFS_LinkDriver>
 8115056:	4b03      	ldr	r3, [pc, #12]	; (8115064 <MX_FATFS_Init+0x18>)
 8115058:	7018      	strb	r0, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 811505a:	bd08      	pop	{r3, pc}
 811505c:	20003528 	.word	0x20003528
 8115060:	20000300 	.word	0x20000300
 8115064:	2000352c 	.word	0x2000352c

08115068 <USER_initialize>:
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 8115068:	4b02      	ldr	r3, [pc, #8]	; (8115074 <USER_initialize+0xc>)
 811506a:	2201      	movs	r2, #1
 811506c:	701a      	strb	r2, [r3, #0]
    return Stat;
 811506e:	7818      	ldrb	r0, [r3, #0]
  /* USER CODE END INIT */
}
 8115070:	4770      	bx	lr
 8115072:	bf00      	nop
 8115074:	200002fc 	.word	0x200002fc

08115078 <USER_read>:
)
{
  /* USER CODE BEGIN READ */
    return RES_OK;
  /* USER CODE END READ */
}
 8115078:	2000      	movs	r0, #0
 811507a:	4770      	bx	lr

0811507c <USER_ioctl>:
{
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
    return res;
  /* USER CODE END IOCTL */
}
 811507c:	2001      	movs	r0, #1
 811507e:	4770      	bx	lr

08115080 <USER_write>:
 8115080:	2000      	movs	r0, #0
 8115082:	4770      	bx	lr

08115084 <USER_status>:
 8115084:	4b02      	ldr	r3, [pc, #8]	; (8115090 <USER_status+0xc>)
 8115086:	2201      	movs	r2, #1
 8115088:	701a      	strb	r2, [r3, #0]
 811508a:	7818      	ldrb	r0, [r3, #0]
 811508c:	4770      	bx	lr
 811508e:	bf00      	nop
 8115090:	200002fc 	.word	0x200002fc

08115094 <MX_LWIP_Init>:
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
  /* Initilialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 8115094:	2100      	movs	r1, #0
{
 8115096:	b570      	push	{r4, r5, r6, lr}
  tcpip_init( NULL, NULL );
 8115098:	4608      	mov	r0, r1
{
 811509a:	b08e      	sub	sp, #56	; 0x38
  tcpip_init( NULL, NULL );
 811509c:	f003 fe6a 	bl	8118d74 <tcpip_init>

  /* IP addresses initialization with DHCP (IPv4) */
  ipaddr.addr = 0;
 81150a0:	2000      	movs	r0, #0
  netmask.addr = 0;
  gw.addr = 0;
 81150a2:	4b1f      	ldr	r3, [pc, #124]	; (8115120 <MX_LWIP_Init+0x8c>)
  ipaddr.addr = 0;
 81150a4:	491f      	ldr	r1, [pc, #124]	; (8115124 <MX_LWIP_Init+0x90>)
  netmask.addr = 0;
 81150a6:	4a20      	ldr	r2, [pc, #128]	; (8115128 <MX_LWIP_Init+0x94>)

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 81150a8:	9000      	str	r0, [sp, #0]
  gw.addr = 0;
 81150aa:	6018      	str	r0, [r3, #0]
  ipaddr.addr = 0;
 81150ac:	6008      	str	r0, [r1, #0]
  netmask.addr = 0;
 81150ae:	6010      	str	r0, [r2, #0]
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 81150b0:	481e      	ldr	r0, [pc, #120]	; (811512c <MX_LWIP_Init+0x98>)
 81150b2:	4d1f      	ldr	r5, [pc, #124]	; (8115130 <MX_LWIP_Init+0x9c>)
 81150b4:	9002      	str	r0, [sp, #8]
 81150b6:	481f      	ldr	r0, [pc, #124]	; (8115134 <MX_LWIP_Init+0xa0>)
 81150b8:	9001      	str	r0, [sp, #4]
 81150ba:	4628      	mov	r0, r5
 81150bc:	f006 fc08 	bl	811b8d0 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 81150c0:	4628      	mov	r0, r5
 81150c2:	f006 fcb3 	bl	811ba2c <netif_set_default>

  if (netif_is_link_up(&gnetif))
 81150c6:	f895 3035 	ldrb.w	r3, [r5, #53]	; 0x35
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 81150ca:	4628      	mov	r0, r5
  if (netif_is_link_up(&gnetif))
 81150cc:	075b      	lsls	r3, r3, #29
 81150ce:	d524      	bpl.n	811511a <MX_LWIP_Init+0x86>
    netif_set_up(&gnetif);
 81150d0:	f006 fcb2 	bl	811ba38 <netif_set_up>
    /* When the netif link is down this function must be called */
    netif_set_down(&gnetif);
  }

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernetif_update_config);
 81150d4:	4918      	ldr	r1, [pc, #96]	; (8115138 <MX_LWIP_Init+0xa4>)
 81150d6:	4816      	ldr	r0, [pc, #88]	; (8115130 <MX_LWIP_Init+0x9c>)
 81150d8:	f006 fd38 	bl	811bb4c <netif_set_link_callback>

  /* create a binary semaphore used for informing ethernetif of frame reception */
  osSemaphoreDef(Netif_SEM);
 81150dc:	2300      	movs	r3, #0
  Netif_LinkSemaphore = osSemaphoreCreate(osSemaphore(Netif_SEM) , 1 );
 81150de:	2101      	movs	r1, #1
 81150e0:	a805      	add	r0, sp, #20

  link_arg.netif = &gnetif;
 81150e2:	4e16      	ldr	r6, [pc, #88]	; (811513c <MX_LWIP_Init+0xa8>)
  link_arg.semaphore = Netif_LinkSemaphore;
  /* Create the Ethernet link handler thread */
/* USER CODE BEGIN OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(LinkThr, ethernetif_set_link, osPriorityBelowNormal, 0, configMINIMAL_STACK_SIZE * 2);
 81150e4:	4c16      	ldr	r4, [pc, #88]	; (8115140 <MX_LWIP_Init+0xac>)
  osSemaphoreDef(Netif_SEM);
 81150e6:	e9cd 3305 	strd	r3, r3, [sp, #20]
  Netif_LinkSemaphore = osSemaphoreCreate(osSemaphore(Netif_SEM) , 1 );
 81150ea:	f001 fa0d 	bl	8116508 <osSemaphoreCreate>
 81150ee:	4b15      	ldr	r3, [pc, #84]	; (8115144 <MX_LWIP_Init+0xb0>)
  link_arg.semaphore = Netif_LinkSemaphore;
 81150f0:	6070      	str	r0, [r6, #4]
  osThreadDef(LinkThr, ethernetif_set_link, osPriorityBelowNormal, 0, configMINIMAL_STACK_SIZE * 2);
 81150f2:	f10d 0c1c 	add.w	ip, sp, #28
  Netif_LinkSemaphore = osSemaphoreCreate(osSemaphore(Netif_SEM) , 1 );
 81150f6:	6018      	str	r0, [r3, #0]
  link_arg.netif = &gnetif;
 81150f8:	6035      	str	r5, [r6, #0]
  osThreadDef(LinkThr, ethernetif_set_link, osPriorityBelowNormal, 0, configMINIMAL_STACK_SIZE * 2);
 81150fa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81150fc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8115100:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8115104:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
  osThreadCreate (osThread(LinkThr), &link_arg);
 8115108:	4631      	mov	r1, r6
 811510a:	a807      	add	r0, sp, #28
 811510c:	f001 f944 	bl	8116398 <osThreadCreate>
/* USER CODE END OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */

  /* Start DHCP negotiation for a network interface (IPv4) */
  dhcp_start(&gnetif);
 8115110:	4807      	ldr	r0, [pc, #28]	; (8115130 <MX_LWIP_Init+0x9c>)
 8115112:	f00d fca5 	bl	8122a60 <dhcp_start>

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 8115116:	b00e      	add	sp, #56	; 0x38
 8115118:	bd70      	pop	{r4, r5, r6, pc}
    netif_set_down(&gnetif);
 811511a:	f006 fcaf 	bl	811ba7c <netif_set_down>
 811511e:	e7d9      	b.n	81150d4 <MX_LWIP_Init+0x40>
 8115120:	20003570 	.word	0x20003570
 8115124:	20003574 	.word	0x20003574
 8115128:	20003580 	.word	0x20003580
 811512c:	08118ced 	.word	0x08118ced
 8115130:	20003534 	.word	0x20003534
 8115134:	08115445 	.word	0x08115445
 8115138:	08115625 	.word	0x08115625
 811513c:	20003578 	.word	0x20003578
 8115140:	0812a578 	.word	0x0812a578
 8115144:	20003530 	.word	0x20003530

08115148 <low_level_output>:

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
  err_t errval;
  struct pbuf *q;
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 8115148:	4b2c      	ldr	r3, [pc, #176]	; (81151fc <low_level_output+0xb4>)
{
 811514a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 811514e:	6adc      	ldr	r4, [r3, #44]	; 0x2c
{
 8115150:	b083      	sub	sp, #12
  uint32_t payloadoffset = 0;
  DmaTxDesc = heth.TxDesc;
  bufferoffset = 0;

  /* copy frame from pbufs to driver buffers */
  for(q = p; q != NULL; q = q->next)
 8115152:	468b      	mov	fp, r1
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 8115154:	68a3      	ldr	r3, [r4, #8]
  for(q = p; q != NULL; q = q->next)
 8115156:	2900      	cmp	r1, #0
 8115158:	d04d      	beq.n	81151f6 <low_level_output+0xae>
  bufferoffset = 0;
 811515a:	2600      	movs	r6, #0
      /* Get bytes in current lwIP buffer */
      byteslefttocopy = q->len;
      payloadoffset = 0;

      /* Check if the length of data to copy is bigger than Tx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 811515c:	f240 59f4 	movw	r9, #1524	; 0x5f4
  uint32_t framelength = 0;
 8115160:	46b0      	mov	r8, r6
      if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8115162:	6822      	ldr	r2, [r4, #0]
 8115164:	2a00      	cmp	r2, #0
 8115166:	db1b      	blt.n	81151a0 <low_level_output+0x58>
      byteslefttocopy = q->len;
 8115168:	f8bb 200a 	ldrh.w	r2, [fp, #10]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 811516c:	1995      	adds	r5, r2, r6
 811516e:	454d      	cmp	r5, r9
 8115170:	d93c      	bls.n	81151ec <low_level_output+0xa4>
      payloadoffset = 0;
 8115172:	2700      	movs	r7, #0
 8115174:	e002      	b.n	811517c <low_level_output+0x34>
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 8115176:	454d      	cmp	r5, r9
        {
          errval = ERR_USE;
          goto error;
        }

        buffer = (uint8_t *)(DmaTxDesc->Buffer1Addr);
 8115178:	68a3      	ldr	r3, [r4, #8]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 811517a:	d921      	bls.n	81151c0 <low_level_output+0x78>
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 811517c:	eba9 0a06 	sub.w	sl, r9, r6
 8115180:	f8db 1004 	ldr.w	r1, [fp, #4]
 8115184:	1998      	adds	r0, r3, r6

        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
        bufferoffset = 0;
 8115186:	2600      	movs	r6, #0
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 8115188:	4439      	add	r1, r7
 811518a:	4652      	mov	r2, sl
 811518c:	f010 f90c 	bl	81253a8 <memcpy>
        DmaTxDesc = (ETH_DMADescTypeDef *)(DmaTxDesc->Buffer2NextDescAddr);
 8115190:	68e4      	ldr	r4, [r4, #12]
        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 8115192:	f2a5 55f4 	subw	r5, r5, #1524	; 0x5f4
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 8115196:	4457      	add	r7, sl
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8115198:	6823      	ldr	r3, [r4, #0]
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 811519a:	44d0      	add	r8, sl
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 811519c:	42b3      	cmp	r3, r6
 811519e:	daea      	bge.n	8115176 <low_level_output+0x2e>
        errval = ERR_USE;
 81151a0:	f06f 0007 	mvn.w	r0, #7
  errval = ERR_OK;

error:

  /* When Transmit Underflow flag is set, clear it and issue a Transmit Poll Demand to resume transmission */
  if ((heth.Instance->DMASR & ETH_DMASR_TUS) != (uint32_t)RESET)
 81151a4:	4b15      	ldr	r3, [pc, #84]	; (81151fc <low_level_output+0xb4>)
 81151a6:	681b      	ldr	r3, [r3, #0]
 81151a8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 81151ac:	695a      	ldr	r2, [r3, #20]
 81151ae:	0692      	lsls	r2, r2, #26
 81151b0:	d503      	bpl.n	81151ba <low_level_output+0x72>
  {
    /* Clear TUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_TUS;
 81151b2:	2120      	movs	r1, #32

    /* Resume DMA transmission*/
    heth.Instance->DMATPDR = 0;
 81151b4:	2200      	movs	r2, #0
    heth.Instance->DMASR = ETH_DMASR_TUS;
 81151b6:	6159      	str	r1, [r3, #20]
    heth.Instance->DMATPDR = 0;
 81151b8:	605a      	str	r2, [r3, #4]
  }
  return errval;
}
 81151ba:	b003      	add	sp, #12
 81151bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 81151c0:	4618      	mov	r0, r3
 81151c2:	462e      	mov	r6, r5
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 81151c4:	f8db 1004 	ldr.w	r1, [fp, #4]
 81151c8:	462a      	mov	r2, r5
 81151ca:	9301      	str	r3, [sp, #4]
      framelength = framelength + byteslefttocopy;
 81151cc:	44a8      	add	r8, r5
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 81151ce:	4439      	add	r1, r7
 81151d0:	f010 f8ea 	bl	81253a8 <memcpy>
  for(q = p; q != NULL; q = q->next)
 81151d4:	f8db b000 	ldr.w	fp, [fp]
 81151d8:	9b01      	ldr	r3, [sp, #4]
 81151da:	f1bb 0f00 	cmp.w	fp, #0
 81151de:	d1c0      	bne.n	8115162 <low_level_output+0x1a>
  HAL_ETH_TransmitFrame(&heth, framelength);
 81151e0:	4641      	mov	r1, r8
 81151e2:	4806      	ldr	r0, [pc, #24]	; (81151fc <low_level_output+0xb4>)
 81151e4:	f7f6 f8d0 	bl	810b388 <HAL_ETH_TransmitFrame>
  errval = ERR_OK;
 81151e8:	2000      	movs	r0, #0
 81151ea:	e7db      	b.n	81151a4 <low_level_output+0x5c>
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 81151ec:	1998      	adds	r0, r3, r6
      payloadoffset = 0;
 81151ee:	2700      	movs	r7, #0
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 81151f0:	462e      	mov	r6, r5
      byteslefttocopy = q->len;
 81151f2:	4615      	mov	r5, r2
 81151f4:	e7e6      	b.n	81151c4 <low_level_output+0x7c>
  uint32_t framelength = 0;
 81151f6:	4688      	mov	r8, r1
 81151f8:	e7f2      	b.n	81151e0 <low_level_output+0x98>
 81151fa:	bf00      	nop
 81151fc:	20006624 	.word	0x20006624

08115200 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(void const * argument)
{
 8115200:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8115204:	f8df 9110 	ldr.w	r9, [pc, #272]	; 8115318 <ethernetif_input+0x118>
 8115208:	b083      	sub	sp, #12
 811520a:	9001      	str	r0, [sp, #4]
  struct pbuf *p;
  struct netif *netif = (struct netif *) argument;

  for( ;; )
  {
    if (osSemaphoreWait(s_xSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 811520c:	4b40      	ldr	r3, [pc, #256]	; (8115310 <ethernetif_input+0x110>)
 811520e:	f04f 31ff 	mov.w	r1, #4294967295
 8115212:	6818      	ldr	r0, [r3, #0]
 8115214:	f001 f99e 	bl	8116554 <osSemaphoreWait>
 8115218:	2800      	cmp	r0, #0
 811521a:	d1f7      	bne.n	811520c <ethernetif_input+0xc>
    {
      do
      {
        LOCK_TCPIP_CORE();
 811521c:	483d      	ldr	r0, [pc, #244]	; (8115314 <ethernetif_input+0x114>)
 811521e:	f00f fbb3 	bl	8124988 <sys_mutex_lock>
  if (HAL_ETH_GetReceivedFrame_IT(&heth) != HAL_OK)
 8115222:	483d      	ldr	r0, [pc, #244]	; (8115318 <ethernetif_input+0x118>)
 8115224:	f7f6 f934 	bl	810b490 <HAL_ETH_GetReceivedFrame_IT>
 8115228:	4604      	mov	r4, r0
 811522a:	2800      	cmp	r0, #0
 811522c:	d168      	bne.n	8115300 <ethernetif_input+0x100>
  len = heth.RxFrameInfos.length;
 811522e:	f8b9 103c 	ldrh.w	r1, [r9, #60]	; 0x3c
  if (len > 0)
 8115232:	bb51      	cbnz	r1, 811528a <ethernetif_input+0x8a>
  struct pbuf *p = NULL;
 8115234:	f04f 0a00 	mov.w	sl, #0
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 8115238:	f8d9 0038 	ldr.w	r0, [r9, #56]	; 0x38
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 811523c:	f8d9 3030 	ldr.w	r3, [r9, #48]	; 0x30
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 8115240:	b140      	cbz	r0, 8115254 <ethernetif_input+0x54>
 8115242:	2100      	movs	r1, #0
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 8115244:	681a      	ldr	r2, [r3, #0]
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 8115246:	3101      	adds	r1, #1
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 8115248:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 811524c:	4281      	cmp	r1, r0
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 811524e:	601a      	str	r2, [r3, #0]
      dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 8115250:	68db      	ldr	r3, [r3, #12]
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 8115252:	d1f7      	bne.n	8115244 <ethernetif_input+0x44>
  if ((heth.Instance->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)
 8115254:	f8d9 3000 	ldr.w	r3, [r9]
    heth.RxFrameInfos.SegCount =0;
 8115258:	2200      	movs	r2, #0
  if ((heth.Instance->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)
 811525a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
    heth.RxFrameInfos.SegCount =0;
 811525e:	f8c9 2038 	str.w	r2, [r9, #56]	; 0x38
  if ((heth.Instance->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)
 8115262:	695a      	ldr	r2, [r3, #20]
 8115264:	0612      	lsls	r2, r2, #24
 8115266:	d503      	bpl.n	8115270 <ethernetif_input+0x70>
    heth.Instance->DMASR = ETH_DMASR_RBUS;
 8115268:	2280      	movs	r2, #128	; 0x80
 811526a:	615a      	str	r2, [r3, #20]
    heth.Instance->DMARPDR = 0;
 811526c:	2200      	movs	r2, #0
 811526e:	609a      	str	r2, [r3, #8]
        p = low_level_input( netif );
        if   (p != NULL)
 8115270:	f1ba 0f00 	cmp.w	sl, #0
 8115274:	d044      	beq.n	8115300 <ethernetif_input+0x100>
        {
          if (netif->input( p, netif) != ERR_OK )
 8115276:	9901      	ldr	r1, [sp, #4]
 8115278:	4650      	mov	r0, sl
 811527a:	690b      	ldr	r3, [r1, #16]
 811527c:	4798      	blx	r3
 811527e:	2800      	cmp	r0, #0
 8115280:	d142      	bne.n	8115308 <ethernetif_input+0x108>
          {
            pbuf_free(p);
          }
        }
        UNLOCK_TCPIP_CORE();
 8115282:	4824      	ldr	r0, [pc, #144]	; (8115314 <ethernetif_input+0x114>)
 8115284:	f00f fb86 	bl	8124994 <sys_mutex_unlock>
      } while(p!=NULL);
 8115288:	e7c8      	b.n	811521c <ethernetif_input+0x1c>
    p = pbuf_alloc(PBUF_RAW, len, PBUF_POOL);
 811528a:	f44f 72c1 	mov.w	r2, #386	; 0x182
  buffer = (uint8_t *)heth.RxFrameInfos.buffer;
 811528e:	f8d9 7040 	ldr.w	r7, [r9, #64]	; 0x40
    p = pbuf_alloc(PBUF_RAW, len, PBUF_POOL);
 8115292:	f006 fdb3 	bl	811bdfc <pbuf_alloc>
  if (p != NULL)
 8115296:	4682      	mov	sl, r0
 8115298:	2800      	cmp	r0, #0
 811529a:	d0cb      	beq.n	8115234 <ethernetif_input+0x34>
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 811529c:	4683      	mov	fp, r0
    bufferoffset = 0;
 811529e:	4621      	mov	r1, r4
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 81152a0:	f240 58f4 	movw	r8, #1524	; 0x5f4
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 81152a4:	f8d9 6030 	ldr.w	r6, [r9, #48]	; 0x30
      byteslefttocopy = q->len;
 81152a8:	f8bb 200a 	ldrh.w	r2, [fp, #10]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 81152ac:	1854      	adds	r4, r2, r1
 81152ae:	4544      	cmp	r4, r8
 81152b0:	d923      	bls.n	81152fa <ethernetif_input+0xfa>
      payloadoffset = 0;
 81152b2:	2500      	movs	r5, #0
        memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), (ETH_RX_BUF_SIZE - bufferoffset));
 81152b4:	f8db 0004 	ldr.w	r0, [fp, #4]
 81152b8:	eba8 0201 	sub.w	r2, r8, r1
        byteslefttocopy = byteslefttocopy - (ETH_RX_BUF_SIZE - bufferoffset);
 81152bc:	f2a4 54f4 	subw	r4, r4, #1524	; 0x5f4
        memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), (ETH_RX_BUF_SIZE - bufferoffset));
 81152c0:	4439      	add	r1, r7
 81152c2:	4428      	add	r0, r5
        payloadoffset = payloadoffset + (ETH_RX_BUF_SIZE - bufferoffset);
 81152c4:	4415      	add	r5, r2
        memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), (ETH_RX_BUF_SIZE - bufferoffset));
 81152c6:	f010 f86f 	bl	81253a8 <memcpy>
        dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 81152ca:	68f6      	ldr	r6, [r6, #12]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 81152cc:	4544      	cmp	r4, r8
        bufferoffset = 0;
 81152ce:	f04f 0100 	mov.w	r1, #0
        buffer = (uint8_t *)(dmarxdesc->Buffer1Addr);
 81152d2:	68b7      	ldr	r7, [r6, #8]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 81152d4:	d8ee      	bhi.n	81152b4 <ethernetif_input+0xb4>
 81152d6:	4639      	mov	r1, r7
 81152d8:	4622      	mov	r2, r4
      memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), byteslefttocopy);
 81152da:	f8db 0004 	ldr.w	r0, [fp, #4]
 81152de:	4428      	add	r0, r5
 81152e0:	f010 f862 	bl	81253a8 <memcpy>
    for(q = p; q != NULL; q = q->next)
 81152e4:	f8db b000 	ldr.w	fp, [fp]
 81152e8:	f1bb 0f00 	cmp.w	fp, #0
 81152ec:	d0a4      	beq.n	8115238 <ethernetif_input+0x38>
 81152ee:	4621      	mov	r1, r4
      byteslefttocopy = q->len;
 81152f0:	f8bb 200a 	ldrh.w	r2, [fp, #10]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 81152f4:	1854      	adds	r4, r2, r1
 81152f6:	4544      	cmp	r4, r8
 81152f8:	d8db      	bhi.n	81152b2 <ethernetif_input+0xb2>
      memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), byteslefttocopy);
 81152fa:	4439      	add	r1, r7
      payloadoffset = 0;
 81152fc:	2500      	movs	r5, #0
 81152fe:	e7ec      	b.n	81152da <ethernetif_input+0xda>
        UNLOCK_TCPIP_CORE();
 8115300:	4804      	ldr	r0, [pc, #16]	; (8115314 <ethernetif_input+0x114>)
 8115302:	f00f fb47 	bl	8124994 <sys_mutex_unlock>
      } while(p!=NULL);
 8115306:	e781      	b.n	811520c <ethernetif_input+0xc>
            pbuf_free(p);
 8115308:	4650      	mov	r0, sl
 811530a:	f006 ff49 	bl	811c1a0 <pbuf_free>
 811530e:	e7b8      	b.n	8115282 <ethernetif_input+0x82>
 8115310:	2000666c 	.word	0x2000666c
 8115314:	2001e92c 	.word	0x2001e92c
 8115318:	20006624 	.word	0x20006624

0811531c <HAL_ETH_MspInit>:
  if(ethHandle->Instance==ETH)
 811531c:	4b41      	ldr	r3, [pc, #260]	; (8115424 <HAL_ETH_MspInit+0x108>)
 811531e:	6802      	ldr	r2, [r0, #0]
{
 8115320:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(ethHandle->Instance==ETH)
 8115322:	429a      	cmp	r2, r3
{
 8115324:	b08d      	sub	sp, #52	; 0x34
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8115326:	f04f 0400 	mov.w	r4, #0
 811532a:	e9cd 4407 	strd	r4, r4, [sp, #28]
 811532e:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
 8115332:	940b      	str	r4, [sp, #44]	; 0x2c
  if(ethHandle->Instance==ETH)
 8115334:	d001      	beq.n	811533a <HAL_ETH_MspInit+0x1e>
}
 8115336:	b00d      	add	sp, #52	; 0x34
 8115338:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_ETH_CLK_ENABLE();
 811533a:	f5a3 4390 	sub.w	r3, r3, #18432	; 0x4800
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 811533e:	2702      	movs	r7, #2
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8115340:	2132      	movs	r1, #50	; 0x32
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8115342:	2603      	movs	r6, #3
    __HAL_RCC_ETH_CLK_ENABLE();
 8115344:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8115346:	250b      	movs	r5, #11
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8115348:	4837      	ldr	r0, [pc, #220]	; (8115428 <HAL_ETH_MspInit+0x10c>)
    __HAL_RCC_ETH_CLK_ENABLE();
 811534a:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 811534e:	631a      	str	r2, [r3, #48]	; 0x30
 8115350:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8115352:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 8115356:	9200      	str	r2, [sp, #0]
 8115358:	9a00      	ldr	r2, [sp, #0]
 811535a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 811535c:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8115360:	631a      	str	r2, [r3, #48]	; 0x30
 8115362:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8115364:	f002 6280 	and.w	r2, r2, #67108864	; 0x4000000
 8115368:	9201      	str	r2, [sp, #4]
 811536a:	9a01      	ldr	r2, [sp, #4]
 811536c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 811536e:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 8115372:	631a      	str	r2, [r3, #48]	; 0x30
 8115374:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8115376:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 811537a:	9202      	str	r2, [sp, #8]
 811537c:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 811537e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8115380:	f042 0204 	orr.w	r2, r2, #4
 8115384:	631a      	str	r2, [r3, #48]	; 0x30
 8115386:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8115388:	f002 0204 	and.w	r2, r2, #4
 811538c:	9203      	str	r2, [sp, #12]
 811538e:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8115390:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8115392:	f042 0201 	orr.w	r2, r2, #1
 8115396:	631a      	str	r2, [r3, #48]	; 0x30
 8115398:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 811539a:	f002 0201 	and.w	r2, r2, #1
 811539e:	9204      	str	r2, [sp, #16]
 81153a0:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 81153a2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 81153a4:	433a      	orrs	r2, r7
 81153a6:	631a      	str	r2, [r3, #48]	; 0x30
 81153a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 81153aa:	403a      	ands	r2, r7
 81153ac:	9205      	str	r2, [sp, #20]
 81153ae:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 81153b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 81153b2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 81153b6:	631a      	str	r2, [r3, #48]	; 0x30
 81153b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 81153ba:	960a      	str	r6, [sp, #40]	; 0x28
    __HAL_RCC_GPIOG_CLK_ENABLE();
 81153bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 81153c0:	950b      	str	r5, [sp, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81153c2:	e9cd 1707 	strd	r1, r7, [sp, #28]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 81153c6:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 81153c8:	a907      	add	r1, sp, #28
    __HAL_RCC_GPIOG_CLK_ENABLE();
 81153ca:	9b06      	ldr	r3, [sp, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 81153cc:	f7f7 f984 	bl	810c6d8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 81153d0:	2386      	movs	r3, #134	; 0x86
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 81153d2:	a907      	add	r1, sp, #28
 81153d4:	4815      	ldr	r0, [pc, #84]	; (811542c <HAL_ETH_MspInit+0x110>)
    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 81153d6:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81153d8:	e9cd 7408 	strd	r7, r4, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 81153dc:	e9cd 650a 	strd	r6, r5, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 81153e0:	f7f7 f97a 	bl	810c6d8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 81153e4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 81153e8:	a907      	add	r1, sp, #28
 81153ea:	4811      	ldr	r0, [pc, #68]	; (8115430 <HAL_ETH_MspInit+0x114>)
    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 81153ec:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81153ee:	e9cd 7408 	strd	r7, r4, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 81153f2:	e9cd 650a 	strd	r6, r5, [sp, #40]	; 0x28
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 81153f6:	f7f7 f96f 	bl	810c6d8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 81153fa:	f44f 5320 	mov.w	r3, #10240	; 0x2800
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 81153fe:	a907      	add	r1, sp, #28
 8115400:	480c      	ldr	r0, [pc, #48]	; (8115434 <HAL_ETH_MspInit+0x118>)
    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8115402:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8115404:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8115406:	950b      	str	r5, [sp, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8115408:	e9cd 4609 	strd	r4, r6, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 811540c:	f7f7 f964 	bl	810c6d8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ETH_IRQn, 6, 0);
 8115410:	4622      	mov	r2, r4
 8115412:	2106      	movs	r1, #6
 8115414:	203d      	movs	r0, #61	; 0x3d
 8115416:	f7f4 fae1 	bl	81099dc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 811541a:	203d      	movs	r0, #61	; 0x3d
 811541c:	f7f4 fb28 	bl	8109a70 <HAL_NVIC_EnableIRQ>
}
 8115420:	b00d      	add	sp, #52	; 0x34
 8115422:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8115424:	40028000 	.word	0x40028000
 8115428:	40020800 	.word	0x40020800
 811542c:	40020000 	.word	0x40020000
 8115430:	40020400 	.word	0x40020400
 8115434:	40021800 	.word	0x40021800

08115438 <HAL_ETH_RxCpltCallback>:
  osSemaphoreRelease(s_xSemaphore);
 8115438:	4b01      	ldr	r3, [pc, #4]	; (8115440 <HAL_ETH_RxCpltCallback+0x8>)
 811543a:	6818      	ldr	r0, [r3, #0]
 811543c:	f001 b8b6 	b.w	81165ac <osSemaphoreRelease>
 8115440:	2000666c 	.word	0x2000666c

08115444 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 8115444:	b5f0      	push	{r4, r5, r6, r7, lr}
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 8115446:	4604      	mov	r4, r0
{
 8115448:	b08d      	sub	sp, #52	; 0x34
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 811544a:	2800      	cmp	r0, #0
 811544c:	f000 809e 	beq.w	811558c <ethernetif_init+0x148>
  heth.Instance = ETH;
 8115450:	4d52      	ldr	r5, [pc, #328]	; (811559c <ethernetif_init+0x158>)
  uint32_t regvalue = 0;
 8115452:	2200      	movs	r2, #0
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 8115454:	f247 4173 	movw	r1, #29811	; 0x7473
heth.Init.MACAddr[5] = (STM32_UUID[0] ^ STM32_UUID[1] ^ STM32_UUID[2]) & 0xFF;
 8115458:	4b51      	ldr	r3, [pc, #324]	; (81155a0 <ethernetif_init+0x15c>)
  uint32_t regvalue = 0;
 811545a:	9200      	str	r2, [sp, #0]
  MACAddr[1] = 0x80;
 811545c:	2080      	movs	r0, #128	; 0x80
  MACAddr[0] = 0x00;
 811545e:	f88d 2004 	strb.w	r2, [sp, #4]
  MACAddr[3] = 0x00;
 8115462:	f88d 2007 	strb.w	r2, [sp, #7]
  heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;
 8115466:	822a      	strh	r2, [r5, #16]
  MACAddr[2] = 0xE1;
 8115468:	22e1      	movs	r2, #225	; 0xe1
  netif->name[0] = IFNAME0;
 811546a:	86e1      	strh	r1, [r4, #54]	; 0x36
  MACAddr[2] = 0xE1;
 811546c:	f88d 2006 	strb.w	r2, [sp, #6]
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 8115470:	494c      	ldr	r1, [pc, #304]	; (81155a4 <ethernetif_init+0x160>)
  heth.Instance = ETH;
 8115472:	4a4d      	ldr	r2, [pc, #308]	; (81155a8 <ethernetif_init+0x164>)
  netif->output = etharp_output;
 8115474:	6161      	str	r1, [r4, #20]
  heth.Instance = ETH;
 8115476:	602a      	str	r2, [r5, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 8115478:	2201      	movs	r2, #1

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 811547a:	494c      	ldr	r1, [pc, #304]	; (81155ac <ethernetif_init+0x168>)
  MACAddr[1] = 0x80;
 811547c:	f88d 0005 	strb.w	r0, [sp, #5]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 8115480:	606a      	str	r2, [r5, #4]
  netif->linkoutput = low_level_output;
 8115482:	61a1      	str	r1, [r4, #24]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 8115484:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_SOFTWARE;
 8115488:	e9c5 2206 	strd	r2, r2, [r5, #24]
heth.Init.MACAddr[5] = (STM32_UUID[0] ^ STM32_UUID[1] ^ STM32_UUID[2]) & 0xFF;
 811548c:	f8d3 0424 	ldr.w	r0, [r3, #1060]	; 0x424
 8115490:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 8115494:	6229      	str	r1, [r5, #32]
heth.Init.MACAddr[5] = (STM32_UUID[0] ^ STM32_UUID[1] ^ STM32_UUID[2]) & 0xFF;
 8115496:	4042      	eors	r2, r0
 8115498:	f8d3 1428 	ldr.w	r1, [r3, #1064]	; 0x428
 811549c:	404a      	eors	r2, r1
 811549e:	f88d 2009 	strb.w	r2, [sp, #9]
heth.Init.MACAddr[4] = (STM32_UUID[0] ^ STM32_UUID[1] ^ STM32_UUID[2]) & 0xFF00 >> 8;		// fiddle mac address; eventually use EEPROM stored value? TODO
 81154a2:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 81154a6:	f8d3 0424 	ldr.w	r0, [r3, #1060]	; 0x424
 81154aa:	f8d3 1428 	ldr.w	r1, [r3, #1064]	; 0x428
 81154ae:	ea82 0300 	eor.w	r3, r2, r0
  heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 81154b2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  hal_eth_init_status = HAL_ETH_Init(&heth);
 81154b6:	4628      	mov	r0, r5
heth.Init.MACAddr[4] = (STM32_UUID[0] ^ STM32_UUID[1] ^ STM32_UUID[2]) & 0xFF00 >> 8;		// fiddle mac address; eventually use EEPROM stored value? TODO
 81154b8:	404b      	eors	r3, r1
 81154ba:	f88d 3008 	strb.w	r3, [sp, #8]
  heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 81154be:	f44f 6300 	mov.w	r3, #2048	; 0x800
 81154c2:	e9c5 2302 	strd	r2, r3, [r5, #8]
  heth.Init.MACAddr = &MACAddr[0];
 81154c6:	ab01      	add	r3, sp, #4
 81154c8:	616b      	str	r3, [r5, #20]
  hal_eth_init_status = HAL_ETH_Init(&heth);
 81154ca:	f7f6 f905 	bl	810b6d8 <HAL_ETH_Init>
  if (hal_eth_init_status == HAL_OK)
 81154ce:	b928      	cbnz	r0, 81154dc <ethernetif_init+0x98>
    netif->flags |= NETIF_FLAG_LINK_UP;
 81154d0:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 81154d4:	f043 0304 	orr.w	r3, r3, #4
 81154d8:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 81154dc:	2304      	movs	r3, #4
 81154de:	4a34      	ldr	r2, [pc, #208]	; (81155b0 <ethernetif_init+0x16c>)
 81154e0:	4934      	ldr	r1, [pc, #208]	; (81155b4 <ethernetif_init+0x170>)
  osSemaphoreDef(SEM);
 81154e2:	2700      	movs	r7, #0
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 81154e4:	482d      	ldr	r0, [pc, #180]	; (811559c <ethernetif_init+0x158>)
 81154e6:	f7f5 fecb 	bl	810b280 <HAL_ETH_DMATxDescListInit>
  HAL_ETH_DMARxDescListInit(&heth, DMARxDscrTab, &Rx_Buff[0][0], ETH_RXBUFNB);
 81154ea:	2304      	movs	r3, #4
 81154ec:	4a32      	ldr	r2, [pc, #200]	; (81155b8 <ethernetif_init+0x174>)
 81154ee:	4933      	ldr	r1, [pc, #204]	; (81155bc <ethernetif_init+0x178>)
 81154f0:	482a      	ldr	r0, [pc, #168]	; (811559c <ethernetif_init+0x158>)
 81154f2:	f7f5 ff0b 	bl	810b30c <HAL_ETH_DMARxDescListInit>
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 81154f6:	696b      	ldr	r3, [r5, #20]
  netif->hwaddr_len = ETH_HWADDR_LEN;
 81154f8:	2006      	movs	r0, #6
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 81154fa:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
  netif->mtu = 1500;
 81154fe:	f240 51dc 	movw	r1, #1500	; 0x5dc
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 8115502:	4e2f      	ldr	r6, [pc, #188]	; (81155c0 <ethernetif_init+0x17c>)
  netif->hwaddr_len = ETH_HWADDR_LEN;
 8115504:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 8115508:	f042 020a 	orr.w	r2, r2, #10
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 811550c:	7818      	ldrb	r0, [r3, #0]
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 811550e:	ad05      	add	r5, sp, #20
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 8115510:	f884 002e 	strb.w	r0, [r4, #46]	; 0x2e
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 8115514:	7858      	ldrb	r0, [r3, #1]
 8115516:	f884 002f 	strb.w	r0, [r4, #47]	; 0x2f
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 811551a:	7898      	ldrb	r0, [r3, #2]
 811551c:	f884 0030 	strb.w	r0, [r4, #48]	; 0x30
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 8115520:	78d8      	ldrb	r0, [r3, #3]
 8115522:	f884 0031 	strb.w	r0, [r4, #49]	; 0x31
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 8115526:	7918      	ldrb	r0, [r3, #4]
 8115528:	f884 0032 	strb.w	r0, [r4, #50]	; 0x32
  s_xSemaphore = osSemaphoreCreate(osSemaphore(SEM), 1);
 811552c:	a803      	add	r0, sp, #12
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 811552e:	795b      	ldrb	r3, [r3, #5]
  netif->mtu = 1500;
 8115530:	85a1      	strh	r1, [r4, #44]	; 0x2c
  s_xSemaphore = osSemaphoreCreate(osSemaphore(SEM), 1);
 8115532:	2101      	movs	r1, #1
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 8115534:	f884 3033 	strb.w	r3, [r4, #51]	; 0x33
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 8115538:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
  osSemaphoreDef(SEM);
 811553c:	e9cd 7703 	strd	r7, r7, [sp, #12]
  s_xSemaphore = osSemaphoreCreate(osSemaphore(SEM), 1);
 8115540:	f000 ffe2 	bl	8116508 <osSemaphoreCreate>
 8115544:	4b1f      	ldr	r3, [pc, #124]	; (81155c4 <ethernetif_init+0x180>)
 8115546:	6018      	str	r0, [r3, #0]
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 8115548:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 811554a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 811554c:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 8115550:	e885 0007 	stmia.w	r5, {r0, r1, r2}
  osThreadCreate (osThread(EthIf), netif);
 8115554:	4621      	mov	r1, r4
 8115556:	a805      	add	r0, sp, #20
 8115558:	f000 ff1e 	bl	8116398 <osThreadCreate>
  HAL_ETH_Start(&heth);
 811555c:	480f      	ldr	r0, [pc, #60]	; (811559c <ethernetif_init+0x158>)
 811555e:	f7f6 fa11 	bl	810b984 <HAL_ETH_Start>
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR, &regvalue);
 8115562:	466a      	mov	r2, sp
 8115564:	211d      	movs	r1, #29
 8115566:	480d      	ldr	r0, [pc, #52]	; (811559c <ethernetif_init+0x158>)
 8115568:	f7f6 f824 	bl	810b5b4 <HAL_ETH_ReadPHYRegister>
  regvalue |= (PHY_ISFR_INT4);
 811556c:	9a00      	ldr	r2, [sp, #0]
  HAL_ETH_WritePHYRegister(&heth, PHY_ISFR , regvalue );
 811556e:	211d      	movs	r1, #29
 8115570:	480a      	ldr	r0, [pc, #40]	; (811559c <ethernetif_init+0x158>)
  regvalue |= (PHY_ISFR_INT4);
 8115572:	f042 020b 	orr.w	r2, r2, #11
 8115576:	9200      	str	r2, [sp, #0]
  HAL_ETH_WritePHYRegister(&heth, PHY_ISFR , regvalue );
 8115578:	f7f6 f866 	bl	810b648 <HAL_ETH_WritePHYRegister>
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR , &regvalue);
 811557c:	466a      	mov	r2, sp
 811557e:	211d      	movs	r1, #29
 8115580:	4806      	ldr	r0, [pc, #24]	; (811559c <ethernetif_init+0x158>)
 8115582:	f7f6 f817 	bl	810b5b4 <HAL_ETH_ReadPHYRegister>

  /* initialize the hardware */
  low_level_init(netif);

  return ERR_OK;
}
 8115586:	4638      	mov	r0, r7
 8115588:	b00d      	add	sp, #52	; 0x34
 811558a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 811558c:	4b0e      	ldr	r3, [pc, #56]	; (81155c8 <ethernetif_init+0x184>)
 811558e:	f240 223a 	movw	r2, #570	; 0x23a
 8115592:	490e      	ldr	r1, [pc, #56]	; (81155cc <ethernetif_init+0x188>)
 8115594:	480e      	ldr	r0, [pc, #56]	; (81155d0 <ethernetif_init+0x18c>)
 8115596:	f010 fecd 	bl	8126334 <iprintf>
 811559a:	e759      	b.n	8115450 <ethernetif_init+0xc>
 811559c:	20006624 	.word	0x20006624
 81155a0:	1ff0f000 	.word	0x1ff0f000
 81155a4:	081235e1 	.word	0x081235e1
 81155a8:	40028000 	.word	0x40028000
 81155ac:	08115149 	.word	0x08115149
 81155b0:	20004e54 	.word	0x20004e54
 81155b4:	20003604 	.word	0x20003604
 81155b8:	20003684 	.word	0x20003684
 81155bc:	20003584 	.word	0x20003584
 81155c0:	0812a594 	.word	0x0812a594
 81155c4:	2000666c 	.word	0x2000666c
 81155c8:	0812e1e4 	.word	0x0812e1e4
 81155cc:	0812e200 	.word	0x0812e200
 81155d0:	0812b014 	.word	0x0812b014

081155d4 <sys_now>:
 81155d4:	f7f3 bdaa 	b.w	810912c <HAL_GetTick>

081155d8 <ethernetif_set_link>:
  * @param  netif: the network interface
  * @retval None
  */
void ethernetif_set_link(void const *argument)

{
 81155d8:	b530      	push	{r4, r5, lr}
  uint32_t regvalue = 0;
 81155da:	2300      	movs	r3, #0
{
 81155dc:	b083      	sub	sp, #12
  struct link_str *link_arg = (struct link_str *)argument;

  for(;;)
  {
    /* Read PHY_BSR*/
    HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 81155de:	4d0f      	ldr	r5, [pc, #60]	; (811561c <ethernetif_set_link+0x44>)
{
 81155e0:	4604      	mov	r4, r0
  uint32_t regvalue = 0;
 81155e2:	9301      	str	r3, [sp, #4]
  struct link_str *link_arg = (struct link_str *)argument;
 81155e4:	e003      	b.n	81155ee <ethernetif_set_link+0x16>
    if(!netif_is_link_up(link_arg->netif) && (regvalue))
    {
      /* network cable is connected */
      netif_set_link_up(link_arg->netif);
    }
    else if(netif_is_link_up(link_arg->netif) && (!regvalue))
 81155e6:	b1b3      	cbz	r3, 8115616 <ethernetif_set_link+0x3e>
      /* network cable is dis-connected */
      netif_set_link_down(link_arg->netif);
    }

    /* Suspend thread for 200 ms */
    osDelay(200);
 81155e8:	20c8      	movs	r0, #200	; 0xc8
 81155ea:	f000 ff07 	bl	81163fc <osDelay>
    HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 81155ee:	aa01      	add	r2, sp, #4
 81155f0:	2101      	movs	r1, #1
 81155f2:	4628      	mov	r0, r5
 81155f4:	f7f5 ffde 	bl	810b5b4 <HAL_ETH_ReadPHYRegister>
    if(!netif_is_link_up(link_arg->netif) && (regvalue))
 81155f8:	6820      	ldr	r0, [r4, #0]
    regvalue &= PHY_LINKED_STATUS;
 81155fa:	9b01      	ldr	r3, [sp, #4]
    if(!netif_is_link_up(link_arg->netif) && (regvalue))
 81155fc:	f890 2035 	ldrb.w	r2, [r0, #53]	; 0x35
    regvalue &= PHY_LINKED_STATUS;
 8115600:	f003 0304 	and.w	r3, r3, #4
    if(!netif_is_link_up(link_arg->netif) && (regvalue))
 8115604:	0751      	lsls	r1, r2, #29
    regvalue &= PHY_LINKED_STATUS;
 8115606:	9301      	str	r3, [sp, #4]
    if(!netif_is_link_up(link_arg->netif) && (regvalue))
 8115608:	d4ed      	bmi.n	81155e6 <ethernetif_set_link+0xe>
 811560a:	b113      	cbz	r3, 8115612 <ethernetif_set_link+0x3a>
      netif_set_link_up(link_arg->netif);
 811560c:	f006 fa5e 	bl	811bacc <netif_set_link_up>
 8115610:	e7ea      	b.n	81155e8 <ethernetif_set_link+0x10>
    else if(netif_is_link_up(link_arg->netif) && (!regvalue))
 8115612:	0753      	lsls	r3, r2, #29
 8115614:	d5e8      	bpl.n	81155e8 <ethernetif_set_link+0x10>
      netif_set_link_down(link_arg->netif);
 8115616:	f006 fa7f 	bl	811bb18 <netif_set_link_down>
 811561a:	e7e5      	b.n	81155e8 <ethernetif_set_link+0x10>
 811561c:	20006624 	.word	0x20006624

08115620 <ethernetif_notify_conn_changed>:
{
  /* NOTE : This is function could be implemented in user file
            when the callback is needed,
  */

}
 8115620:	4770      	bx	lr
 8115622:	bf00      	nop

08115624 <ethernetif_update_config>:
{
 8115624:	b530      	push	{r4, r5, lr}
  if(netif_is_link_up(netif))
 8115626:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
{
 811562a:	b083      	sub	sp, #12
  __IO uint32_t tickstart = 0;
 811562c:	2100      	movs	r1, #0
{
 811562e:	4605      	mov	r5, r0
  if(netif_is_link_up(netif))
 8115630:	0758      	lsls	r0, r3, #29
  __IO uint32_t tickstart = 0;
 8115632:	9100      	str	r1, [sp, #0]
  uint32_t regvalue = 0;
 8115634:	9101      	str	r1, [sp, #4]
  if(netif_is_link_up(netif))
 8115636:	d538      	bpl.n	81156aa <ethernetif_update_config+0x86>
    if(heth.Init.AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 8115638:	4c32      	ldr	r4, [pc, #200]	; (8115704 <ethernetif_update_config+0xe0>)
 811563a:	6863      	ldr	r3, [r4, #4]
 811563c:	b9e3      	cbnz	r3, 8115678 <ethernetif_update_config+0x54>
      assert_param(IS_ETH_SPEED(heth.Init.Speed));
 811563e:	68a3      	ldr	r3, [r4, #8]
 8115640:	f433 4380 	bics.w	r3, r3, #16384	; 0x4000
 8115644:	d140      	bne.n	81156c8 <ethernetif_update_config+0xa4>
      assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));
 8115646:	68e2      	ldr	r2, [r4, #12]
 8115648:	f432 6300 	bics.w	r3, r2, #2048	; 0x800
 811564c:	d135      	bne.n	81156ba <ethernetif_update_config+0x96>
                                                     (uint16_t)(heth.Init.Speed >> 1)));
 811564e:	68a3      	ldr	r3, [r4, #8]
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 8115650:	08d2      	lsrs	r2, r2, #3
 8115652:	2100      	movs	r1, #0
 8115654:	482b      	ldr	r0, [pc, #172]	; (8115704 <ethernetif_update_config+0xe0>)
 8115656:	ea42 0253 	orr.w	r2, r2, r3, lsr #1
 811565a:	b292      	uxth	r2, r2
 811565c:	f7f5 fff4 	bl	810b648 <HAL_ETH_WritePHYRegister>
    HAL_ETH_ConfigMAC(&heth, (ETH_MACInitTypeDef *) NULL);
 8115660:	2100      	movs	r1, #0
 8115662:	4828      	ldr	r0, [pc, #160]	; (8115704 <ethernetif_update_config+0xe0>)
 8115664:	f7f6 fa28 	bl	810bab8 <HAL_ETH_ConfigMAC>
    HAL_ETH_Start(&heth);
 8115668:	4826      	ldr	r0, [pc, #152]	; (8115704 <ethernetif_update_config+0xe0>)
 811566a:	f7f6 f98b 	bl	810b984 <HAL_ETH_Start>
  ethernetif_notify_conn_changed(netif);
 811566e:	4628      	mov	r0, r5
 8115670:	f7ff ffd6 	bl	8115620 <ethernetif_notify_conn_changed>
}
 8115674:	b003      	add	sp, #12
 8115676:	bd30      	pop	{r4, r5, pc}
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, PHY_AUTONEGOTIATION);
 8115678:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 811567c:	4620      	mov	r0, r4
 811567e:	f7f5 ffe3 	bl	810b648 <HAL_ETH_WritePHYRegister>
      tickstart = HAL_GetTick();
 8115682:	f7f3 fd53 	bl	810912c <HAL_GetTick>
 8115686:	9000      	str	r0, [sp, #0]
 8115688:	e002      	b.n	8115690 <ethernetif_update_config+0x6c>
      } while (((regvalue & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 811568a:	9b01      	ldr	r3, [sp, #4]
 811568c:	069a      	lsls	r2, r3, #26
 811568e:	d425      	bmi.n	81156dc <ethernetif_update_config+0xb8>
        HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 8115690:	aa01      	add	r2, sp, #4
 8115692:	2101      	movs	r1, #1
 8115694:	4620      	mov	r0, r4
 8115696:	f7f5 ff8d 	bl	810b5b4 <HAL_ETH_ReadPHYRegister>
        if((HAL_GetTick() - tickstart ) > 1000)
 811569a:	f7f3 fd47 	bl	810912c <HAL_GetTick>
 811569e:	9b00      	ldr	r3, [sp, #0]
 81156a0:	1ac3      	subs	r3, r0, r3
 81156a2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 81156a6:	d9f0      	bls.n	811568a <ethernetif_update_config+0x66>
 81156a8:	e7c9      	b.n	811563e <ethernetif_update_config+0x1a>
    HAL_ETH_Stop(&heth);
 81156aa:	4816      	ldr	r0, [pc, #88]	; (8115704 <ethernetif_update_config+0xe0>)
 81156ac:	f7f6 f9b6 	bl	810ba1c <HAL_ETH_Stop>
  ethernetif_notify_conn_changed(netif);
 81156b0:	4628      	mov	r0, r5
 81156b2:	f7ff ffb5 	bl	8115620 <ethernetif_notify_conn_changed>
}
 81156b6:	b003      	add	sp, #12
 81156b8:	bd30      	pop	{r4, r5, pc}
      assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));
 81156ba:	f240 21e3 	movw	r1, #739	; 0x2e3
 81156be:	4812      	ldr	r0, [pc, #72]	; (8115708 <ethernetif_update_config+0xe4>)
 81156c0:	f7f0 f8d6 	bl	8105870 <assert_failed>
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 81156c4:	68e2      	ldr	r2, [r4, #12]
 81156c6:	e7c2      	b.n	811564e <ethernetif_update_config+0x2a>
      assert_param(IS_ETH_SPEED(heth.Init.Speed));
 81156c8:	f240 21e2 	movw	r1, #738	; 0x2e2
 81156cc:	480e      	ldr	r0, [pc, #56]	; (8115708 <ethernetif_update_config+0xe4>)
 81156ce:	f7f0 f8cf 	bl	8105870 <assert_failed>
      assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));
 81156d2:	68e2      	ldr	r2, [r4, #12]
 81156d4:	f432 6300 	bics.w	r3, r2, #2048	; 0x800
 81156d8:	d0b9      	beq.n	811564e <ethernetif_update_config+0x2a>
 81156da:	e7ee      	b.n	81156ba <ethernetif_update_config+0x96>
      HAL_ETH_ReadPHYRegister(&heth, PHY_SR, &regvalue);
 81156dc:	aa01      	add	r2, sp, #4
 81156de:	2110      	movs	r1, #16
 81156e0:	4808      	ldr	r0, [pc, #32]	; (8115704 <ethernetif_update_config+0xe0>)
 81156e2:	f7f5 ff67 	bl	810b5b4 <HAL_ETH_ReadPHYRegister>
      if((regvalue & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 81156e6:	9b01      	ldr	r3, [sp, #4]
        heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 81156e8:	f013 0204 	ands.w	r2, r3, #4
 81156ec:	bf18      	it	ne
 81156ee:	f44f 6200 	movne.w	r2, #2048	; 0x800
      if(regvalue & PHY_SPEED_STATUS)
 81156f2:	079b      	lsls	r3, r3, #30
        heth.Init.Speed = ETH_SPEED_10M;
 81156f4:	bf4c      	ite	mi
 81156f6:	2300      	movmi	r3, #0
        heth.Init.Speed = ETH_SPEED_100M;
 81156f8:	f44f 4380 	movpl.w	r3, #16384	; 0x4000
 81156fc:	60e2      	str	r2, [r4, #12]
 81156fe:	60a3      	str	r3, [r4, #8]
 8115700:	e7ae      	b.n	8115660 <ethernetif_update_config+0x3c>
 8115702:	bf00      	nop
 8115704:	20006624 	.word	0x20006624
 8115708:	0812e1e4 	.word	0x0812e1e4

0811570c <USBD_CDC_EP0_RxReady>:
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 811570c:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
 8115710:	b183      	cbz	r3, 8115734 <USBD_CDC_EP0_RxReady+0x28>
{
 8115712:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8115714:	f8d0 42bc 	ldr.w	r4, [r0, #700]	; 0x2bc
  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8115718:	f894 0200 	ldrb.w	r0, [r4, #512]	; 0x200
 811571c:	28ff      	cmp	r0, #255	; 0xff
 811571e:	d007      	beq.n	8115730 <USBD_CDC_EP0_RxReady+0x24>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8115720:	689b      	ldr	r3, [r3, #8]
 8115722:	4621      	mov	r1, r4
 8115724:	f894 2201 	ldrb.w	r2, [r4, #513]	; 0x201
 8115728:	4798      	blx	r3
                                                      (uint8_t *)hcdc->data,
                                                      (uint16_t)hcdc->CmdLength);
    hcdc->CmdOpCode = 0xFFU;
 811572a:	23ff      	movs	r3, #255	; 0xff
 811572c:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200

  }

  return (uint8_t)USBD_OK;
}
 8115730:	2000      	movs	r0, #0
 8115732:	bd10      	pop	{r4, pc}
 8115734:	2000      	movs	r0, #0
 8115736:	4770      	bx	lr

08115738 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8115738:	4603      	mov	r3, r0
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 811573a:	2243      	movs	r2, #67	; 0x43

  return USBD_CDC_CfgFSDesc;
}
 811573c:	4801      	ldr	r0, [pc, #4]	; (8115744 <USBD_CDC_GetFSCfgDesc+0xc>)
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 811573e:	801a      	strh	r2, [r3, #0]
}
 8115740:	4770      	bx	lr
 8115742:	bf00      	nop
 8115744:	2000034c 	.word	0x2000034c

08115748 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8115748:	4603      	mov	r3, r0
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 811574a:	2243      	movs	r2, #67	; 0x43

  return USBD_CDC_CfgHSDesc;
}
 811574c:	4801      	ldr	r0, [pc, #4]	; (8115754 <USBD_CDC_GetHSCfgDesc+0xc>)
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 811574e:	801a      	strh	r2, [r3, #0]
}
 8115750:	4770      	bx	lr
 8115752:	bf00      	nop
 8115754:	20000390 	.word	0x20000390

08115758 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8115758:	4603      	mov	r3, r0
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 811575a:	2243      	movs	r2, #67	; 0x43

  return USBD_CDC_OtherSpeedCfgDesc;
}
 811575c:	4801      	ldr	r0, [pc, #4]	; (8115764 <USBD_CDC_GetOtherSpeedCfgDesc+0xc>)
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 811575e:	801a      	strh	r2, [r3, #0]
}
 8115760:	4770      	bx	lr
 8115762:	bf00      	nop
 8115764:	200003e0 	.word	0x200003e0

08115768 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8115768:	4603      	mov	r3, r0
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 811576a:	220a      	movs	r2, #10

  return USBD_CDC_DeviceQualifierDesc;
}
 811576c:	4801      	ldr	r0, [pc, #4]	; (8115774 <USBD_CDC_GetDeviceQualifierDescriptor+0xc>)
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 811576e:	801a      	strh	r2, [r3, #0]
}
 8115770:	4770      	bx	lr
 8115772:	bf00      	nop
 8115774:	200003d4 	.word	0x200003d4

08115778 <USBD_CDC_DataOut>:
{
 8115778:	b538      	push	{r3, r4, r5, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 811577a:	f8d0 52bc 	ldr.w	r5, [r0, #700]	; 0x2bc
  if (pdev->pClassData == NULL)
 811577e:	b17d      	cbz	r5, 81157a0 <USBD_CDC_DataOut+0x28>
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8115780:	4604      	mov	r4, r0
 8115782:	f00f fb7d 	bl	8124e80 <USBD_LL_GetRxDataSize>
 8115786:	4602      	mov	r2, r0
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8115788:	f505 7103 	add.w	r1, r5, #524	; 0x20c
 811578c:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
 8115790:	f8d5 0204 	ldr.w	r0, [r5, #516]	; 0x204
 8115794:	68db      	ldr	r3, [r3, #12]
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8115796:	f8c5 220c 	str.w	r2, [r5, #524]	; 0x20c
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 811579a:	4798      	blx	r3
  return (uint8_t)USBD_OK;
 811579c:	2000      	movs	r0, #0
}
 811579e:	bd38      	pop	{r3, r4, r5, pc}
    return (uint8_t)USBD_FAIL;
 81157a0:	2003      	movs	r0, #3
}
 81157a2:	bd38      	pop	{r3, r4, r5, pc}

081157a4 <USBD_CDC_DataIn>:
{
 81157a4:	b570      	push	{r4, r5, r6, lr}
  if (pdev->pClassData == NULL)
 81157a6:	f8d0 52bc 	ldr.w	r5, [r0, #700]	; 0x2bc
 81157aa:	b34d      	cbz	r5, 8115800 <USBD_CDC_DataIn+0x5c>
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 81157ac:	eb01 0c81 	add.w	ip, r1, r1, lsl #2
 81157b0:	4686      	mov	lr, r0
 81157b2:	460a      	mov	r2, r1
 81157b4:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
 81157b8:	f8dc 3018 	ldr.w	r3, [ip, #24]
 81157bc:	b15b      	cbz	r3, 81157d6 <USBD_CDC_DataIn+0x32>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 81157be:	ebc1 06c1 	rsb	r6, r1, r1, lsl #3
 81157c2:	f8d0 42c4 	ldr.w	r4, [r0, #708]	; 0x2c4
 81157c6:	eb04 0486 	add.w	r4, r4, r6, lsl #2
 81157ca:	6c64      	ldr	r4, [r4, #68]	; 0x44
 81157cc:	fbb3 f6f4 	udiv	r6, r3, r4
 81157d0:	fb04 3416 	mls	r4, r4, r6, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 81157d4:	b164      	cbz	r4, 81157f0 <USBD_CDC_DataIn+0x4c>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 81157d6:	f8de 32c0 	ldr.w	r3, [lr, #704]	; 0x2c0
    hcdc->TxState = 0U;
 81157da:	2400      	movs	r4, #0
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 81157dc:	f505 7104 	add.w	r1, r5, #528	; 0x210
 81157e0:	f8d5 0208 	ldr.w	r0, [r5, #520]	; 0x208
 81157e4:	691b      	ldr	r3, [r3, #16]
    hcdc->TxState = 0U;
 81157e6:	f8c5 4214 	str.w	r4, [r5, #532]	; 0x214
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 81157ea:	4798      	blx	r3
  return (uint8_t)USBD_OK;
 81157ec:	4620      	mov	r0, r4
}
 81157ee:	bd70      	pop	{r4, r5, r6, pc}
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 81157f0:	4623      	mov	r3, r4
 81157f2:	4622      	mov	r2, r4
    pdev->ep_in[epnum].total_length = 0U;
 81157f4:	f8cc 4018 	str.w	r4, [ip, #24]
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 81157f8:	f00f fb26 	bl	8124e48 <USBD_LL_Transmit>
  return (uint8_t)USBD_OK;
 81157fc:	4620      	mov	r0, r4
}
 81157fe:	bd70      	pop	{r4, r5, r6, pc}
    return (uint8_t)USBD_FAIL;
 8115800:	2003      	movs	r0, #3
}
 8115802:	bd70      	pop	{r4, r5, r6, pc}

08115804 <USBD_CDC_Setup>:
{
 8115804:	b5f0      	push	{r4, r5, r6, r7, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8115806:	f891 c000 	ldrb.w	ip, [r1]
{
 811580a:	b083      	sub	sp, #12
  uint8_t ifalt = 0U;
 811580c:	2300      	movs	r3, #0
{
 811580e:	460c      	mov	r4, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8115810:	f01c 0660 	ands.w	r6, ip, #96	; 0x60
{
 8115814:	4605      	mov	r5, r0
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8115816:	f8d0 72bc 	ldr.w	r7, [r0, #700]	; 0x2bc
  uint8_t ifalt = 0U;
 811581a:	f88d 3005 	strb.w	r3, [sp, #5]
  uint16_t status_info = 0U;
 811581e:	f8ad 3006 	strh.w	r3, [sp, #6]
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8115822:	d01c      	beq.n	811585e <USBD_CDC_Setup+0x5a>
 8115824:	2e20      	cmp	r6, #32
 8115826:	d112      	bne.n	811584e <USBD_CDC_Setup+0x4a>
    if (req->wLength != 0U)
 8115828:	88ca      	ldrh	r2, [r1, #6]
 811582a:	2a00      	cmp	r2, #0
 811582c:	d036      	beq.n	811589c <USBD_CDC_Setup+0x98>
      if ((req->bmRequest & 0x80U) != 0U)
 811582e:	f01c 0f80 	tst.w	ip, #128	; 0x80
 8115832:	d055      	beq.n	81158e0 <USBD_CDC_Setup+0xdc>
  USBD_StatusTypeDef ret = USBD_OK;
 8115834:	461e      	mov	r6, r3
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8115836:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
 811583a:	4639      	mov	r1, r7
 811583c:	7860      	ldrb	r0, [r4, #1]
 811583e:	689b      	ldr	r3, [r3, #8]
 8115840:	4798      	blx	r3
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, req->wLength);
 8115842:	88e2      	ldrh	r2, [r4, #6]
 8115844:	4639      	mov	r1, r7
 8115846:	4628      	mov	r0, r5
 8115848:	f000 fd2c 	bl	81162a4 <USBD_CtlSendData>
 811584c:	e004      	b.n	8115858 <USBD_CDC_Setup+0x54>
      USBD_CtlError(pdev, req);
 811584e:	4621      	mov	r1, r4
 8115850:	4628      	mov	r0, r5
      ret = USBD_FAIL;
 8115852:	2603      	movs	r6, #3
      USBD_CtlError(pdev, req);
 8115854:	f000 fcf0 	bl	8116238 <USBD_CtlError>
}
 8115858:	4630      	mov	r0, r6
 811585a:	b003      	add	sp, #12
 811585c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    switch (req->bRequest)
 811585e:	784b      	ldrb	r3, [r1, #1]
 8115860:	2b0b      	cmp	r3, #11
 8115862:	d8f4      	bhi.n	811584e <USBD_CDC_Setup+0x4a>
 8115864:	a201      	add	r2, pc, #4	; (adr r2, 811586c <USBD_CDC_Setup+0x68>)
 8115866:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 811586a:	bf00      	nop
 811586c:	081158af 	.word	0x081158af
 8115870:	08115859 	.word	0x08115859
 8115874:	0811584f 	.word	0x0811584f
 8115878:	0811584f 	.word	0x0811584f
 811587c:	0811584f 	.word	0x0811584f
 8115880:	0811584f 	.word	0x0811584f
 8115884:	0811584f 	.word	0x0811584f
 8115888:	0811584f 	.word	0x0811584f
 811588c:	0811584f 	.word	0x0811584f
 8115890:	0811584f 	.word	0x0811584f
 8115894:	081158cd 	.word	0x081158cd
 8115898:	081158c3 	.word	0x081158c3
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 811589c:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
  USBD_StatusTypeDef ret = USBD_OK;
 81158a0:	4616      	mov	r6, r2
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 81158a2:	7848      	ldrb	r0, [r1, #1]
 81158a4:	689b      	ldr	r3, [r3, #8]
 81158a6:	4798      	blx	r3
}
 81158a8:	4630      	mov	r0, r6
 81158aa:	b003      	add	sp, #12
 81158ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 81158ae:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 81158b2:	2a03      	cmp	r2, #3
 81158b4:	d01e      	beq.n	81158f4 <USBD_CDC_Setup+0xf0>
        USBD_CtlError(pdev, req);
 81158b6:	4621      	mov	r1, r4
 81158b8:	4628      	mov	r0, r5
        ret = USBD_FAIL;
 81158ba:	2603      	movs	r6, #3
        USBD_CtlError(pdev, req);
 81158bc:	f000 fcbc 	bl	8116238 <USBD_CtlError>
        ret = USBD_FAIL;
 81158c0:	e7ca      	b.n	8115858 <USBD_CDC_Setup+0x54>
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 81158c2:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 81158c6:	2b03      	cmp	r3, #3
 81158c8:	d0c6      	beq.n	8115858 <USBD_CDC_Setup+0x54>
 81158ca:	e7f4      	b.n	81158b6 <USBD_CDC_Setup+0xb2>
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 81158cc:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 81158d0:	2b03      	cmp	r3, #3
 81158d2:	d1f0      	bne.n	81158b6 <USBD_CDC_Setup+0xb2>
        (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 81158d4:	2201      	movs	r2, #1
 81158d6:	f10d 0105 	add.w	r1, sp, #5
 81158da:	f000 fce3 	bl	81162a4 <USBD_CtlSendData>
 81158de:	e7bb      	b.n	8115858 <USBD_CDC_Setup+0x54>
        hcdc->CmdOpCode = req->bRequest;
 81158e0:	7849      	ldrb	r1, [r1, #1]
  USBD_StatusTypeDef ret = USBD_OK;
 81158e2:	461e      	mov	r6, r3
        hcdc->CmdLength = (uint8_t)req->wLength;
 81158e4:	f887 2201 	strb.w	r2, [r7, #513]	; 0x201
        hcdc->CmdOpCode = req->bRequest;
 81158e8:	f887 1200 	strb.w	r1, [r7, #512]	; 0x200
        (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 81158ec:	4639      	mov	r1, r7
 81158ee:	f000 fcf1 	bl	81162d4 <USBD_CtlPrepareRx>
 81158f2:	e7b1      	b.n	8115858 <USBD_CDC_Setup+0x54>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 81158f4:	2202      	movs	r2, #2
 81158f6:	f10d 0106 	add.w	r1, sp, #6
  USBD_StatusTypeDef ret = USBD_OK;
 81158fa:	461e      	mov	r6, r3
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 81158fc:	f000 fcd2 	bl	81162a4 <USBD_CtlSendData>
 8115900:	e7aa      	b.n	8115858 <USBD_CDC_Setup+0x54>
 8115902:	bf00      	nop

08115904 <USBD_CDC_DeInit>:
{
 8115904:	b538      	push	{r3, r4, r5, lr}
 8115906:	4604      	mov	r4, r0
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8115908:	2500      	movs	r5, #0
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 811590a:	2181      	movs	r1, #129	; 0x81
 811590c:	f00f fa50 	bl	8124db0 <USBD_LL_CloseEP>
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8115910:	2101      	movs	r1, #1
 8115912:	4620      	mov	r0, r4
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8115914:	8725      	strh	r5, [r4, #56]	; 0x38
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8115916:	f00f fa4b 	bl	8124db0 <USBD_LL_CloseEP>
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 811591a:	2182      	movs	r1, #130	; 0x82
 811591c:	4620      	mov	r0, r4
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 811591e:	f8a4 5178 	strh.w	r5, [r4, #376]	; 0x178
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8115922:	f00f fa45 	bl	8124db0 <USBD_LL_CloseEP>
  if (pdev->pClassData != NULL)
 8115926:	f8d4 32bc 	ldr.w	r3, [r4, #700]	; 0x2bc
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 811592a:	64e5      	str	r5, [r4, #76]	; 0x4c
  if (pdev->pClassData != NULL)
 811592c:	b14b      	cbz	r3, 8115942 <USBD_CDC_DeInit+0x3e>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 811592e:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
 8115932:	685b      	ldr	r3, [r3, #4]
 8115934:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8115936:	f8d4 02bc 	ldr.w	r0, [r4, #700]	; 0x2bc
 811593a:	f00f fd1d 	bl	8125378 <free>
    pdev->pClassData = NULL;
 811593e:	f8c4 52bc 	str.w	r5, [r4, #700]	; 0x2bc
}
 8115942:	2000      	movs	r0, #0
 8115944:	bd38      	pop	{r3, r4, r5, pc}
 8115946:	bf00      	nop

08115948 <USBD_CDC_Init>:
{
 8115948:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 811594c:	4604      	mov	r4, r0
  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 811594e:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8115952:	f00f fd09 	bl	8125368 <malloc>
  if (hcdc == NULL)
 8115956:	4605      	mov	r5, r0
 8115958:	2800      	cmp	r0, #0
 811595a:	d04c      	beq.n	81159f6 <USBD_CDC_Init+0xae>
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 811595c:	7c23      	ldrb	r3, [r4, #16]
  pdev->pClassData = (void *)hcdc;
 811595e:	f8c4 02bc 	str.w	r0, [r4, #700]	; 0x2bc
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8115962:	b393      	cbz	r3, 81159ca <USBD_CDC_Init+0x82>
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8115964:	2340      	movs	r3, #64	; 0x40
 8115966:	2202      	movs	r2, #2
 8115968:	2181      	movs	r1, #129	; 0x81
 811596a:	4620      	mov	r0, r4
 811596c:	f00f fa0e 	bl	8124d8c <USBD_LL_OpenEP>
     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8115970:	2601      	movs	r6, #1
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8115972:	2340      	movs	r3, #64	; 0x40
 8115974:	4631      	mov	r1, r6
 8115976:	2202      	movs	r2, #2
     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8115978:	8726      	strh	r6, [r4, #56]	; 0x38
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 811597a:	4620      	mov	r0, r4
 811597c:	f00f fa06 	bl	8124d8c <USBD_LL_OpenEP>
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8115980:	2310      	movs	r3, #16
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8115982:	2203      	movs	r2, #3
 8115984:	2182      	movs	r1, #130	; 0x82
      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8115986:	f8a4 6178 	strh.w	r6, [r4, #376]	; 0x178
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 811598a:	4620      	mov	r0, r4
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 811598c:	f8a4 304e 	strh.w	r3, [r4, #78]	; 0x4e
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8115990:	2308      	movs	r3, #8
 8115992:	f00f f9fb 	bl	8124d8c <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8115996:	f04f 0801 	mov.w	r8, #1
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 811599a:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
  hcdc->TxState = 0U;
 811599e:	2700      	movs	r7, #0
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 81159a0:	f8a4 804c 	strh.w	r8, [r4, #76]	; 0x4c
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 81159a4:	681b      	ldr	r3, [r3, #0]
 81159a6:	4798      	blx	r3
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 81159a8:	7c26      	ldrb	r6, [r4, #16]
  hcdc->TxState = 0U;
 81159aa:	f8c5 7214 	str.w	r7, [r5, #532]	; 0x214
  hcdc->RxState = 0U;
 81159ae:	f8c5 7218 	str.w	r7, [r5, #536]	; 0x218
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 81159b2:	b9ae      	cbnz	r6, 81159e0 <USBD_CDC_Init+0x98>
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 81159b4:	f44f 7300 	mov.w	r3, #512	; 0x200
 81159b8:	f8d5 2204 	ldr.w	r2, [r5, #516]	; 0x204
 81159bc:	4641      	mov	r1, r8
 81159be:	4620      	mov	r0, r4
 81159c0:	f00f fa50 	bl	8124e64 <USBD_LL_PrepareReceive>
}
 81159c4:	4630      	mov	r0, r6
 81159c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 81159ca:	f44f 7300 	mov.w	r3, #512	; 0x200
 81159ce:	2202      	movs	r2, #2
 81159d0:	2181      	movs	r1, #129	; 0x81
 81159d2:	4620      	mov	r0, r4
 81159d4:	f00f f9da 	bl	8124d8c <USBD_LL_OpenEP>
     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 81159d8:	2601      	movs	r6, #1
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 81159da:	f44f 7300 	mov.w	r3, #512	; 0x200
 81159de:	e7c9      	b.n	8115974 <USBD_CDC_Init+0x2c>
  return (uint8_t)USBD_OK;
 81159e0:	463e      	mov	r6, r7
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 81159e2:	2340      	movs	r3, #64	; 0x40
 81159e4:	f8d5 2204 	ldr.w	r2, [r5, #516]	; 0x204
 81159e8:	4641      	mov	r1, r8
 81159ea:	4620      	mov	r0, r4
 81159ec:	f00f fa3a 	bl	8124e64 <USBD_LL_PrepareReceive>
}
 81159f0:	4630      	mov	r0, r6
 81159f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return (uint8_t)USBD_EMEM;
 81159f6:	2602      	movs	r6, #2
    pdev->pClassData = NULL;
 81159f8:	f8c4 02bc 	str.w	r0, [r4, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 81159fc:	e7e2      	b.n	81159c4 <USBD_CDC_Init+0x7c>
 81159fe:	bf00      	nop

08115a00 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8115a00:	4603      	mov	r3, r0
  if (fops == NULL)
 8115a02:	b119      	cbz	r1, 8115a0c <USBD_CDC_RegisterInterface+0xc>
    return (uint8_t)USBD_FAIL;
  }

  pdev->pUserData = fops;

  return (uint8_t)USBD_OK;
 8115a04:	2000      	movs	r0, #0
  pdev->pUserData = fops;
 8115a06:	f8c3 12c0 	str.w	r1, [r3, #704]	; 0x2c0
  return (uint8_t)USBD_OK;
 8115a0a:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 8115a0c:	2003      	movs	r0, #3
}
 8115a0e:	4770      	bx	lr

08115a10 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8115a10:	4603      	mov	r3, r0

  hcdc->TxBuffer = pbuff;
  hcdc->TxLength = length;

  return (uint8_t)USBD_OK;
}
 8115a12:	2000      	movs	r0, #0
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8115a14:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
  hcdc->TxBuffer = pbuff;
 8115a18:	f8c3 1208 	str.w	r1, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8115a1c:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
}
 8115a20:	4770      	bx	lr
 8115a22:	bf00      	nop

08115a24 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8115a24:	4603      	mov	r3, r0
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;

  hcdc->RxBuffer = pbuff;

  return (uint8_t)USBD_OK;
}
 8115a26:	2000      	movs	r0, #0
  hcdc->RxBuffer = pbuff;
 8115a28:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8115a2c:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204
}
 8115a30:	4770      	bx	lr
 8115a32:	bf00      	nop

08115a34 <USBD_CDC_ReceivePacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8115a34:	f8d0 22bc 	ldr.w	r2, [r0, #700]	; 0x2bc
{
 8115a38:	b510      	push	{r4, lr}

  if (pdev->pClassData == NULL)
 8115a3a:	b19a      	cbz	r2, 8115a64 <USBD_CDC_ReceivePacket+0x30>
  {
    return (uint8_t)USBD_FAIL;
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8115a3c:	7c04      	ldrb	r4, [r0, #16]
 8115a3e:	b144      	cbz	r4, 8115a52 <USBD_CDC_ReceivePacket+0x1e>
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8115a40:	2400      	movs	r4, #0
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8115a42:	2340      	movs	r3, #64	; 0x40
 8115a44:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
 8115a48:	2101      	movs	r1, #1
 8115a4a:	f00f fa0b 	bl	8124e64 <USBD_LL_PrepareReceive>
}
 8115a4e:	4620      	mov	r0, r4
 8115a50:	bd10      	pop	{r4, pc}
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8115a52:	f44f 7300 	mov.w	r3, #512	; 0x200
 8115a56:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
 8115a5a:	2101      	movs	r1, #1
 8115a5c:	f00f fa02 	bl	8124e64 <USBD_LL_PrepareReceive>
}
 8115a60:	4620      	mov	r0, r4
 8115a62:	bd10      	pop	{r4, pc}
    return (uint8_t)USBD_FAIL;
 8115a64:	2403      	movs	r4, #3
}
 8115a66:	4620      	mov	r0, r4
 8115a68:	bd10      	pop	{r4, pc}
 8115a6a:	bf00      	nop

08115a6c <USBD_Init>:
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8115a6c:	b1a0      	cbz	r0, 8115a98 <USBD_Init+0x2c>
#endif
    return USBD_FAIL;
  }

  /* Unlink previous class */
  if (pdev->pClass != NULL)
 8115a6e:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8115a72:	b113      	cbz	r3, 8115a7a <USBD_Init+0xe>
  {
    pdev->pClass = NULL;
 8115a74:	2300      	movs	r3, #0
 8115a76:	f8c0 32b8 	str.w	r3, [r0, #696]	; 0x2b8
  }

  if (pdev->pConfDesc != NULL)
 8115a7a:	f8d0 32cc 	ldr.w	r3, [r0, #716]	; 0x2cc
 8115a7e:	b113      	cbz	r3, 8115a86 <USBD_Init+0x1a>
  {
    pdev->pConfDesc = NULL;
 8115a80:	2300      	movs	r3, #0
 8115a82:	f8c0 32cc 	str.w	r3, [r0, #716]	; 0x2cc
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8115a86:	b109      	cbz	r1, 8115a8c <USBD_Init+0x20>
  {
    pdev->pDesc = pdesc;
 8115a88:	f8c0 12b4 	str.w	r1, [r0, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8115a8c:	2301      	movs	r3, #1
  pdev->id = id;
 8115a8e:	7002      	strb	r2, [r0, #0]
  pdev->dev_state = USBD_STATE_DEFAULT;
 8115a90:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8115a94:	f00f b93a 	b.w	8124d0c <USBD_LL_Init>

  return ret;
}
 8115a98:	2003      	movs	r0, #3
 8115a9a:	4770      	bx	lr

08115a9c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8115a9c:	b530      	push	{r4, r5, lr}
  uint16_t len = 0U;
 8115a9e:	2400      	movs	r4, #0
{
 8115aa0:	b083      	sub	sp, #12
  uint16_t len = 0U;
 8115aa2:	f8ad 4006 	strh.w	r4, [sp, #6]

  if (pclass == NULL)
 8115aa6:	b159      	cbz	r1, 8115ac0 <USBD_RegisterClass+0x24>
#endif
    return USBD_FAIL;
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8115aa8:	4605      	mov	r5, r0

  /* Get Device Configuration Descriptor */
#ifdef USE_USB_FS
  pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
#else /* USE_USB_HS */
  pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
 8115aaa:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 8115aac:	f10d 0006 	add.w	r0, sp, #6
  pdev->pClass = pclass;
 8115ab0:	f8c5 12b8 	str.w	r1, [r5, #696]	; 0x2b8
  pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
 8115ab4:	4798      	blx	r3
 8115ab6:	f8c5 02cc 	str.w	r0, [r5, #716]	; 0x2cc
#endif /* USE_USB_FS */


  return USBD_OK;
}
 8115aba:	4620      	mov	r0, r4
 8115abc:	b003      	add	sp, #12
 8115abe:	bd30      	pop	{r4, r5, pc}
    return USBD_FAIL;
 8115ac0:	2403      	movs	r4, #3
}
 8115ac2:	4620      	mov	r0, r4
 8115ac4:	b003      	add	sp, #12
 8115ac6:	bd30      	pop	{r4, r5, pc}

08115ac8 <USBD_Start>:
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8115ac8:	f00f b952 	b.w	8124d70 <USBD_LL_Start>

08115acc <USBD_SetClassConfig>:

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
  USBD_StatusTypeDef ret = USBD_FAIL;

  if (pdev->pClass != NULL)
 8115acc:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8115ad0:	b10b      	cbz	r3, 8115ad6 <USBD_SetClassConfig+0xa>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8115ad2:	681b      	ldr	r3, [r3, #0]
 8115ad4:	4718      	bx	r3
  }

  return ret;
}
 8115ad6:	2003      	movs	r0, #3
 8115ad8:	4770      	bx	lr
 8115ada:	bf00      	nop

08115adc <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8115adc:	b508      	push	{r3, lr}
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8115ade:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8115ae2:	b10b      	cbz	r3, 8115ae8 <USBD_ClrClassConfig+0xc>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8115ae4:	685b      	ldr	r3, [r3, #4]
 8115ae6:	4798      	blx	r3
  }

  return USBD_OK;
}
 8115ae8:	2000      	movs	r0, #0
 8115aea:	bd08      	pop	{r3, pc}

08115aec <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8115aec:	b538      	push	{r3, r4, r5, lr}
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8115aee:	f200 25aa 	addw	r5, r0, #682	; 0x2aa
{
 8115af2:	4604      	mov	r4, r0
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8115af4:	4628      	mov	r0, r5
 8115af6:	f000 fb93 	bl	8116220 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8115afa:	2201      	movs	r2, #1

  pdev->ep0_data_len = pdev->request.wLength;
 8115afc:	f8b4 32b0 	ldrh.w	r3, [r4, #688]	; 0x2b0

  switch (pdev->request.bmRequest & 0x1FU)
 8115b00:	f894 12aa 	ldrb.w	r1, [r4, #682]	; 0x2aa
  pdev->ep0_data_len = pdev->request.wLength;
 8115b04:	e9c4 23a5 	strd	r2, r3, [r4, #660]	; 0x294
  switch (pdev->request.bmRequest & 0x1FU)
 8115b08:	f001 031f 	and.w	r3, r1, #31
 8115b0c:	4293      	cmp	r3, r2
 8115b0e:	d009      	beq.n	8115b24 <USBD_LL_SetupStage+0x38>
 8115b10:	2b02      	cmp	r3, #2
 8115b12:	d013      	beq.n	8115b3c <USBD_LL_SetupStage+0x50>
 8115b14:	b163      	cbz	r3, 8115b30 <USBD_LL_SetupStage+0x44>
    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
      break;

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8115b16:	4620      	mov	r0, r4
 8115b18:	f001 0180 	and.w	r1, r1, #128	; 0x80
      break;
  }

  return ret;
}
 8115b1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8115b20:	f00f b954 	b.w	8124dcc <USBD_LL_StallEP>
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8115b24:	4629      	mov	r1, r5
 8115b26:	4620      	mov	r0, r4
}
 8115b28:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8115b2c:	f000 ba9e 	b.w	811606c <USBD_StdItfReq>
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8115b30:	4629      	mov	r1, r5
 8115b32:	4620      	mov	r0, r4
}
 8115b34:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8115b38:	f000 b8fa 	b.w	8115d30 <USBD_StdDevReq>
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8115b3c:	4629      	mov	r1, r5
 8115b3e:	4620      	mov	r0, r4
}
 8115b40:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8115b44:	f000 baca 	b.w	81160dc <USBD_StdEPReq>

08115b48 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8115b48:	b570      	push	{r4, r5, r6, lr}
 8115b4a:	4605      	mov	r5, r0
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8115b4c:	b939      	cbnz	r1, 8115b5e <USBD_LL_DataOutStage+0x16>
 8115b4e:	4613      	mov	r3, r2
  {
    pep = &pdev->ep_out[0];

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8115b50:	f8d0 2294 	ldr.w	r2, [r0, #660]	; 0x294
 8115b54:	460c      	mov	r4, r1
 8115b56:	2a03      	cmp	r2, #3
 8115b58:	d00e      	beq.n	8115b78 <USBD_LL_DataOutStage+0x30>
  {
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
 8115b5a:	2000      	movs	r0, #0
}
 8115b5c:	bd70      	pop	{r4, r5, r6, pc}
  else if ((pdev->pClass->DataOut != NULL) &&
 8115b5e:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8115b62:	699b      	ldr	r3, [r3, #24]
 8115b64:	b133      	cbz	r3, 8115b74 <USBD_LL_DataOutStage+0x2c>
 8115b66:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 8115b6a:	2a03      	cmp	r2, #3
 8115b6c:	d102      	bne.n	8115b74 <USBD_LL_DataOutStage+0x2c>
}
 8115b6e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8115b72:	4718      	bx	r3
    return USBD_FAIL;
 8115b74:	2003      	movs	r0, #3
}
 8115b76:	bd70      	pop	{r4, r5, r6, pc}
      if (pep->rem_length > pep->maxpacket)
 8115b78:	e9d0 1257 	ldrd	r1, r2, [r0, #348]	; 0x15c
 8115b7c:	4291      	cmp	r1, r2
 8115b7e:	d80d      	bhi.n	8115b9c <USBD_LL_DataOutStage+0x54>
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8115b80:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8115b84:	691b      	ldr	r3, [r3, #16]
 8115b86:	b123      	cbz	r3, 8115b92 <USBD_LL_DataOutStage+0x4a>
 8115b88:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 8115b8c:	2a03      	cmp	r2, #3
 8115b8e:	d100      	bne.n	8115b92 <USBD_LL_DataOutStage+0x4a>
          pdev->pClass->EP0_RxReady(pdev);
 8115b90:	4798      	blx	r3
        (void)USBD_CtlSendStatus(pdev);
 8115b92:	4628      	mov	r0, r5
 8115b94:	f000 fbb6 	bl	8116304 <USBD_CtlSendStatus>
  return USBD_OK;
 8115b98:	2000      	movs	r0, #0
 8115b9a:	e7df      	b.n	8115b5c <USBD_LL_DataOutStage+0x14>
        pep->rem_length -= pep->maxpacket;
 8115b9c:	1a89      	subs	r1, r1, r2
        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8115b9e:	428a      	cmp	r2, r1
        pep->rem_length -= pep->maxpacket;
 8115ba0:	f8c0 115c 	str.w	r1, [r0, #348]	; 0x15c
        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8115ba4:	bf28      	it	cs
 8115ba6:	460a      	movcs	r2, r1
 8115ba8:	4619      	mov	r1, r3
 8115baa:	f000 fba1 	bl	81162f0 <USBD_CtlContinueRx>
  return USBD_OK;
 8115bae:	4620      	mov	r0, r4
}
 8115bb0:	bd70      	pop	{r4, r5, r6, pc}
 8115bb2:	bf00      	nop

08115bb4 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8115bb4:	b570      	push	{r4, r5, r6, lr}
 8115bb6:	4604      	mov	r4, r0
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8115bb8:	b949      	cbnz	r1, 8115bce <USBD_LL_DataInStage+0x1a>
  {
    pep = &pdev->ep_in[0];

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8115bba:	f8d0 3294 	ldr.w	r3, [r0, #660]	; 0x294
 8115bbe:	2b02      	cmp	r3, #2
 8115bc0:	d012      	beq.n	8115be8 <USBD_LL_DataInStage+0x34>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8115bc2:	f894 32a0 	ldrb.w	r3, [r4, #672]	; 0x2a0
 8115bc6:	2b01      	cmp	r3, #1
 8115bc8:	d027      	beq.n	8115c1a <USBD_LL_DataInStage+0x66>
  {
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
 8115bca:	2000      	movs	r0, #0
}
 8115bcc:	bd70      	pop	{r4, r5, r6, pc}
  else if ((pdev->pClass->DataIn != NULL) &&
 8115bce:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8115bd2:	695b      	ldr	r3, [r3, #20]
 8115bd4:	b133      	cbz	r3, 8115be4 <USBD_LL_DataInStage+0x30>
 8115bd6:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 8115bda:	2a03      	cmp	r2, #3
 8115bdc:	d102      	bne.n	8115be4 <USBD_LL_DataInStage+0x30>
}
 8115bde:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8115be2:	4718      	bx	r3
    return USBD_FAIL;
 8115be4:	2003      	movs	r0, #3
}
 8115be6:	bd70      	pop	{r4, r5, r6, pc}
      if (pep->rem_length > pep->maxpacket)
 8115be8:	e9d0 3607 	ldrd	r3, r6, [r0, #28]
 8115bec:	460d      	mov	r5, r1
 8115bee:	42b3      	cmp	r3, r6
 8115bf0:	d818      	bhi.n	8115c24 <USBD_LL_DataInStage+0x70>
        if ((pep->maxpacket == pep->rem_length) &&
 8115bf2:	d027      	beq.n	8115c44 <USBD_LL_DataInStage+0x90>
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8115bf4:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 8115bf8:	68db      	ldr	r3, [r3, #12]
 8115bfa:	b11b      	cbz	r3, 8115c04 <USBD_LL_DataInStage+0x50>
 8115bfc:	f894 229c 	ldrb.w	r2, [r4, #668]	; 0x29c
 8115c00:	2a03      	cmp	r2, #3
 8115c02:	d01c      	beq.n	8115c3e <USBD_LL_DataInStage+0x8a>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8115c04:	2180      	movs	r1, #128	; 0x80
 8115c06:	4620      	mov	r0, r4
 8115c08:	f00f f8e0 	bl	8124dcc <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8115c0c:	4620      	mov	r0, r4
 8115c0e:	f000 fb85 	bl	811631c <USBD_CtlReceiveStatus>
    if (pdev->dev_test_mode == 1U)
 8115c12:	f894 32a0 	ldrb.w	r3, [r4, #672]	; 0x2a0
 8115c16:	2b01      	cmp	r3, #1
 8115c18:	d1d7      	bne.n	8115bca <USBD_LL_DataInStage+0x16>
      pdev->dev_test_mode = 0U;
 8115c1a:	2300      	movs	r3, #0
  return USBD_OK;
 8115c1c:	4618      	mov	r0, r3
      pdev->dev_test_mode = 0U;
 8115c1e:	f884 32a0 	strb.w	r3, [r4, #672]	; 0x2a0
}
 8115c22:	bd70      	pop	{r4, r5, r6, pc}
        pep->rem_length -= pep->maxpacket;
 8115c24:	1b9b      	subs	r3, r3, r6
        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8115c26:	4611      	mov	r1, r2
        pep->rem_length -= pep->maxpacket;
 8115c28:	61c3      	str	r3, [r0, #28]
        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8115c2a:	461a      	mov	r2, r3
 8115c2c:	f000 fb48 	bl	81162c0 <USBD_CtlContinueSendData>
       (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8115c30:	462b      	mov	r3, r5
 8115c32:	462a      	mov	r2, r5
 8115c34:	4629      	mov	r1, r5
 8115c36:	4620      	mov	r0, r4
 8115c38:	f00f f914 	bl	8124e64 <USBD_LL_PrepareReceive>
 8115c3c:	e7c1      	b.n	8115bc2 <USBD_LL_DataInStage+0xe>
            pdev->pClass->EP0_TxSent(pdev);
 8115c3e:	4620      	mov	r0, r4
 8115c40:	4798      	blx	r3
 8115c42:	e7df      	b.n	8115c04 <USBD_LL_DataInStage+0x50>
            (pep->total_length >= pep->maxpacket) &&
 8115c44:	6982      	ldr	r2, [r0, #24]
        if ((pep->maxpacket == pep->rem_length) &&
 8115c46:	4293      	cmp	r3, r2
 8115c48:	d8d4      	bhi.n	8115bf4 <USBD_LL_DataInStage+0x40>
            (pep->total_length >= pep->maxpacket) &&
 8115c4a:	f8d0 3298 	ldr.w	r3, [r0, #664]	; 0x298
 8115c4e:	429a      	cmp	r2, r3
 8115c50:	d2d0      	bcs.n	8115bf4 <USBD_LL_DataInStage+0x40>
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8115c52:	460a      	mov	r2, r1
 8115c54:	f000 fb34 	bl	81162c0 <USBD_CtlContinueSendData>
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8115c58:	462b      	mov	r3, r5
 8115c5a:	462a      	mov	r2, r5
 8115c5c:	4629      	mov	r1, r5
 8115c5e:	4620      	mov	r0, r4
          pdev->ep0_data_len = 0U;
 8115c60:	f8c4 5298 	str.w	r5, [r4, #664]	; 0x298
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8115c64:	f00f f8fe 	bl	8124e64 <USBD_LL_PrepareReceive>
 8115c68:	e7ab      	b.n	8115bc2 <USBD_LL_DataInStage+0xe>
 8115c6a:	bf00      	nop

08115c6c <USBD_LL_Reset>:

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
  pdev->ep0_state = USBD_EP0_IDLE;
 8115c6c:	2100      	movs	r1, #0
  pdev->dev_state = USBD_STATE_DEFAULT;
 8115c6e:	2201      	movs	r2, #1
  pdev->dev_config = 0U;
  pdev->dev_remote_wakeup = 0U;

  if (pdev->pClassData != NULL)
 8115c70:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc
{
 8115c74:	b570      	push	{r4, r5, r6, lr}
 8115c76:	4604      	mov	r4, r0
  pdev->dev_state = USBD_STATE_DEFAULT;
 8115c78:	f880 229c 	strb.w	r2, [r0, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8115c7c:	f8c0 1294 	str.w	r1, [r0, #660]	; 0x294
  pdev->dev_config = 0U;
 8115c80:	6041      	str	r1, [r0, #4]
  pdev->dev_remote_wakeup = 0U;
 8115c82:	f8c0 12a4 	str.w	r1, [r0, #676]	; 0x2a4
  if (pdev->pClassData != NULL)
 8115c86:	b11b      	cbz	r3, 8115c90 <USBD_LL_Reset+0x24>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8115c88:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8115c8c:	685b      	ldr	r3, [r3, #4]
 8115c8e:	4798      	blx	r3

    /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8115c90:	2540      	movs	r5, #64	; 0x40
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8115c92:	2200      	movs	r2, #0
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8115c94:	2601      	movs	r6, #1
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8115c96:	4620      	mov	r0, r4
 8115c98:	462b      	mov	r3, r5
 8115c9a:	4611      	mov	r1, r2
 8115c9c:	f00f f876 	bl	8124d8c <USBD_LL_OpenEP>

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8115ca0:	462b      	mov	r3, r5
 8115ca2:	2200      	movs	r2, #0
 8115ca4:	2180      	movs	r1, #128	; 0x80
 8115ca6:	4620      	mov	r0, r4
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8115ca8:	f8a4 6164 	strh.w	r6, [r4, #356]	; 0x164
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8115cac:	f8c4 5160 	str.w	r5, [r4, #352]	; 0x160
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8115cb0:	f00f f86c 	bl	8124d8c <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;

  return USBD_OK;
}
 8115cb4:	2000      	movs	r0, #0
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8115cb6:	84a6      	strh	r6, [r4, #36]	; 0x24
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8115cb8:	6225      	str	r5, [r4, #32]
}
 8115cba:	bd70      	pop	{r4, r5, r6, pc}

08115cbc <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8115cbc:	4603      	mov	r3, r0
  pdev->dev_speed = speed;

  return USBD_OK;
}
 8115cbe:	2000      	movs	r0, #0
  pdev->dev_speed = speed;
 8115cc0:	7419      	strb	r1, [r3, #16]
}
 8115cc2:	4770      	bx	lr

08115cc4 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8115cc4:	4603      	mov	r3, r0
  pdev->dev_old_state = pdev->dev_state;
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8115cc6:	2104      	movs	r1, #4

  return USBD_OK;
}
 8115cc8:	2000      	movs	r0, #0
  pdev->dev_old_state = pdev->dev_state;
 8115cca:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8115cce:	f883 129c 	strb.w	r1, [r3, #668]	; 0x29c
  pdev->dev_old_state = pdev->dev_state;
 8115cd2:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
}
 8115cd6:	4770      	bx	lr

08115cd8 <USBD_LL_Resume>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8115cd8:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8115cdc:	2b04      	cmp	r3, #4
 8115cde:	d103      	bne.n	8115ce8 <USBD_LL_Resume+0x10>
  {
    pdev->dev_state = pdev->dev_old_state;
 8115ce0:	f890 329d 	ldrb.w	r3, [r0, #669]	; 0x29d
 8115ce4:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
  }

  return USBD_OK;
}
 8115ce8:	2000      	movs	r0, #0
 8115cea:	4770      	bx	lr

08115cec <USBD_LL_SOF>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8115cec:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 8115cf0:	2a03      	cmp	r2, #3
 8115cf2:	d001      	beq.n	8115cf8 <USBD_LL_SOF+0xc>
      pdev->pClass->SOF(pdev);
    }
  }

  return USBD_OK;
}
 8115cf4:	2000      	movs	r0, #0
 8115cf6:	4770      	bx	lr
{
 8115cf8:	b508      	push	{r3, lr}
    if (pdev->pClass->SOF != NULL)
 8115cfa:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8115cfe:	69db      	ldr	r3, [r3, #28]
 8115d00:	b103      	cbz	r3, 8115d04 <USBD_LL_SOF+0x18>
      pdev->pClass->SOF(pdev);
 8115d02:	4798      	blx	r3
}
 8115d04:	2000      	movs	r0, #0
 8115d06:	bd08      	pop	{r3, pc}

08115d08 <USBD_LL_IsoINIncomplete>:
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
}
 8115d08:	2000      	movs	r0, #0
 8115d0a:	4770      	bx	lr

08115d0c <USBD_LL_IsoOUTIncomplete>:
 8115d0c:	2000      	movs	r0, #0
 8115d0e:	4770      	bx	lr

08115d10 <USBD_LL_DevConnected>:
 8115d10:	2000      	movs	r0, #0
 8115d12:	4770      	bx	lr

08115d14 <USBD_LL_DevDisconnected>:
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8115d14:	2101      	movs	r1, #1

  if (pdev->pClass != NULL)
 8115d16:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
  pdev->dev_state = USBD_STATE_DEFAULT;
 8115d1a:	f880 129c 	strb.w	r1, [r0, #668]	; 0x29c
  if (pdev->pClass != NULL)
 8115d1e:	b12a      	cbz	r2, 8115d2c <USBD_LL_DevDisconnected+0x18>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8115d20:	6852      	ldr	r2, [r2, #4]
 8115d22:	7901      	ldrb	r1, [r0, #4]
{
 8115d24:	b508      	push	{r3, lr}
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8115d26:	4790      	blx	r2
  }

  return USBD_OK;
}
 8115d28:	2000      	movs	r0, #0
 8115d2a:	bd08      	pop	{r3, pc}
 8115d2c:	2000      	movs	r0, #0
 8115d2e:	4770      	bx	lr

08115d30 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8115d30:	b570      	push	{r4, r5, r6, lr}
 8115d32:	780c      	ldrb	r4, [r1, #0]
 8115d34:	b082      	sub	sp, #8
 8115d36:	460e      	mov	r6, r1
 8115d38:	4605      	mov	r5, r0
  USBD_StatusTypeDef ret = USBD_OK;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8115d3a:	f004 0460 	and.w	r4, r4, #96	; 0x60
 8115d3e:	2c20      	cmp	r4, #32
 8115d40:	d00e      	beq.n	8115d60 <USBD_StdDevReq+0x30>
 8115d42:	2c40      	cmp	r4, #64	; 0x40
 8115d44:	d00c      	beq.n	8115d60 <USBD_StdDevReq+0x30>
 8115d46:	b1a4      	cbz	r4, 8115d72 <USBD_StdDevReq+0x42>

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8115d48:	2180      	movs	r1, #128	; 0x80
 8115d4a:	4628      	mov	r0, r5
 8115d4c:	f00f f83e 	bl	8124dcc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8115d50:	2100      	movs	r1, #0
 8115d52:	4628      	mov	r0, r5
  USBD_StatusTypeDef ret = USBD_OK;
 8115d54:	460c      	mov	r4, r1
  (void)USBD_LL_StallEP(pdev, 0U);
 8115d56:	f00f f839 	bl	8124dcc <USBD_LL_StallEP>
}
 8115d5a:	4620      	mov	r0, r4
 8115d5c:	b002      	add	sp, #8
 8115d5e:	bd70      	pop	{r4, r5, r6, pc}
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8115d60:	f8d5 32b8 	ldr.w	r3, [r5, #696]	; 0x2b8
 8115d64:	4631      	mov	r1, r6
 8115d66:	4628      	mov	r0, r5
 8115d68:	689b      	ldr	r3, [r3, #8]
}
 8115d6a:	b002      	add	sp, #8
 8115d6c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8115d70:	4718      	bx	r3
    switch (req->bRequest)
 8115d72:	784b      	ldrb	r3, [r1, #1]
 8115d74:	2b09      	cmp	r3, #9
 8115d76:	d8e7      	bhi.n	8115d48 <USBD_StdDevReq+0x18>
 8115d78:	a201      	add	r2, pc, #4	; (adr r2, 8115d80 <USBD_StdDevReq+0x50>)
 8115d7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8115d7e:	bf00      	nop
 8115d80:	08115ddf 	.word	0x08115ddf
 8115d84:	08115e0d 	.word	0x08115e0d
 8115d88:	08115d49 	.word	0x08115d49
 8115d8c:	08115e2b 	.word	0x08115e2b
 8115d90:	08115d49 	.word	0x08115d49
 8115d94:	08115e33 	.word	0x08115e33
 8115d98:	08115e6b 	.word	0x08115e6b
 8115d9c:	08115d49 	.word	0x08115d49
 8115da0:	08115e8f 	.word	0x08115e8f
 8115da4:	08115da9 	.word	0x08115da9
  cfgidx = (uint8_t)(req->wValue);
 8115da8:	7889      	ldrb	r1, [r1, #2]
 8115daa:	4eaa      	ldr	r6, [pc, #680]	; (8116054 <USBD_StdDevReq+0x324>)
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8115dac:	2901      	cmp	r1, #1
  cfgidx = (uint8_t)(req->wValue);
 8115dae:	7031      	strb	r1, [r6, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8115db0:	f200 8146 	bhi.w	8116040 <USBD_StdDevReq+0x310>
  switch (pdev->dev_state)
 8115db4:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8115db8:	2b02      	cmp	r3, #2
 8115dba:	f000 8130 	beq.w	811601e <USBD_StdDevReq+0x2ee>
 8115dbe:	2b03      	cmp	r3, #3
 8115dc0:	f000 810c 	beq.w	8115fdc <USBD_StdDevReq+0x2ac>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8115dc4:	2180      	movs	r1, #128	; 0x80
    ret = USBD_FAIL;
 8115dc6:	2403      	movs	r4, #3
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8115dc8:	f00f f800 	bl	8124dcc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8115dcc:	2100      	movs	r1, #0
 8115dce:	4628      	mov	r0, r5
 8115dd0:	f00e fffc 	bl	8124dcc <USBD_LL_StallEP>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 8115dd4:	7831      	ldrb	r1, [r6, #0]
 8115dd6:	4628      	mov	r0, r5
 8115dd8:	f7ff fe80 	bl	8115adc <USBD_ClrClassConfig>
    break;
 8115ddc:	e7bd      	b.n	8115d5a <USBD_StdDevReq+0x2a>
  switch (pdev->dev_state)
 8115dde:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 8115de2:	3a01      	subs	r2, #1
 8115de4:	2a02      	cmp	r2, #2
 8115de6:	d868      	bhi.n	8115eba <USBD_StdDevReq+0x18a>
    if (req->wLength != 0x2U)
 8115de8:	88ca      	ldrh	r2, [r1, #6]
 8115dea:	2a02      	cmp	r2, #2
 8115dec:	d165      	bne.n	8115eba <USBD_StdDevReq+0x18a>
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8115dee:	2101      	movs	r1, #1
    if (pdev->dev_remote_wakeup != 0U)
 8115df0:	f8d0 22a4 	ldr.w	r2, [r0, #676]	; 0x2a4
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8115df4:	60c1      	str	r1, [r0, #12]
    if (pdev->dev_remote_wakeup != 0U)
 8115df6:	b10a      	cbz	r2, 8115dfc <USBD_StdDevReq+0xcc>
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8115df8:	2203      	movs	r2, #3
 8115dfa:	60c2      	str	r2, [r0, #12]
    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8115dfc:	2202      	movs	r2, #2
 8115dfe:	f105 010c 	add.w	r1, r5, #12
 8115e02:	4628      	mov	r0, r5
  USBD_StatusTypeDef ret = USBD_OK;
 8115e04:	461c      	mov	r4, r3
    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8115e06:	f000 fa4d 	bl	81162a4 <USBD_CtlSendData>
    break;
 8115e0a:	e7a6      	b.n	8115d5a <USBD_StdDevReq+0x2a>
  switch (pdev->dev_state)
 8115e0c:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8115e10:	3b01      	subs	r3, #1
 8115e12:	2b02      	cmp	r3, #2
 8115e14:	d851      	bhi.n	8115eba <USBD_StdDevReq+0x18a>
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8115e16:	884b      	ldrh	r3, [r1, #2]
 8115e18:	2b01      	cmp	r3, #1
 8115e1a:	d19e      	bne.n	8115d5a <USBD_StdDevReq+0x2a>
        pdev->dev_remote_wakeup = 0U;
 8115e1c:	2300      	movs	r3, #0
        (void)USBD_CtlSendStatus(pdev);
 8115e1e:	4628      	mov	r0, r5
        pdev->dev_remote_wakeup = 0U;
 8115e20:	f8c5 32a4 	str.w	r3, [r5, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8115e24:	f000 fa6e 	bl	8116304 <USBD_CtlSendStatus>
 8115e28:	e797      	b.n	8115d5a <USBD_StdDevReq+0x2a>
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8115e2a:	884b      	ldrh	r3, [r1, #2]
 8115e2c:	2b01      	cmp	r3, #1
 8115e2e:	d194      	bne.n	8115d5a <USBD_StdDevReq+0x2a>
 8115e30:	e7f5      	b.n	8115e1e <USBD_StdDevReq+0xee>
  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8115e32:	888b      	ldrh	r3, [r1, #4]
 8115e34:	2b00      	cmp	r3, #0
 8115e36:	d140      	bne.n	8115eba <USBD_StdDevReq+0x18a>
 8115e38:	88cb      	ldrh	r3, [r1, #6]
 8115e3a:	2b00      	cmp	r3, #0
 8115e3c:	d13d      	bne.n	8115eba <USBD_StdDevReq+0x18a>
 8115e3e:	884e      	ldrh	r6, [r1, #2]
 8115e40:	2e7f      	cmp	r6, #127	; 0x7f
 8115e42:	d83a      	bhi.n	8115eba <USBD_StdDevReq+0x18a>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8115e44:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8115e48:	2b03      	cmp	r3, #3
 8115e4a:	d036      	beq.n	8115eba <USBD_StdDevReq+0x18a>
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8115e4c:	b2f1      	uxtb	r1, r6
      pdev->dev_address = dev_addr;
 8115e4e:	f880 129e 	strb.w	r1, [r0, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8115e52:	f00e ffeb 	bl	8124e2c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8115e56:	4628      	mov	r0, r5
 8115e58:	f000 fa54 	bl	8116304 <USBD_CtlSendStatus>
      if (dev_addr != 0U)
 8115e5c:	2e00      	cmp	r6, #0
 8115e5e:	f040 80da 	bne.w	8116016 <USBD_StdDevReq+0x2e6>
        pdev->dev_state = USBD_STATE_DEFAULT;
 8115e62:	2301      	movs	r3, #1
 8115e64:	f885 329c 	strb.w	r3, [r5, #668]	; 0x29c
 8115e68:	e777      	b.n	8115d5a <USBD_StdDevReq+0x2a>
  uint16_t len = 0U;
 8115e6a:	2300      	movs	r3, #0
  switch (req->wValue >> 8)
 8115e6c:	884a      	ldrh	r2, [r1, #2]
  uint16_t len = 0U;
 8115e6e:	f8ad 3006 	strh.w	r3, [sp, #6]
  switch (req->wValue >> 8)
 8115e72:	0a13      	lsrs	r3, r2, #8
 8115e74:	3b01      	subs	r3, #1
 8115e76:	2b0e      	cmp	r3, #14
 8115e78:	d81f      	bhi.n	8115eba <USBD_StdDevReq+0x18a>
 8115e7a:	e8df f003 	tbb	[pc, r3]
 8115e7e:	6b77      	.short	0x6b77
 8115e80:	4f1e1e59 	.word	0x4f1e1e59
 8115e84:	1e1e1e43 	.word	0x1e1e1e43
 8115e88:	1e1e1e1e 	.word	0x1e1e1e1e
 8115e8c:	29          	.byte	0x29
 8115e8d:	00          	.byte	0x00
  if (req->wLength != 1U)
 8115e8e:	88ca      	ldrh	r2, [r1, #6]
 8115e90:	2a01      	cmp	r2, #1
 8115e92:	d112      	bne.n	8115eba <USBD_StdDevReq+0x18a>
    switch (pdev->dev_state)
 8115e94:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8115e98:	2b02      	cmp	r3, #2
 8115e9a:	f200 8098 	bhi.w	8115fce <USBD_StdDevReq+0x29e>
 8115e9e:	2b00      	cmp	r3, #0
 8115ea0:	f43f af52 	beq.w	8115d48 <USBD_StdDevReq+0x18>
      pdev->dev_default_config = 0U;
 8115ea4:	4601      	mov	r1, r0
 8115ea6:	2300      	movs	r3, #0
 8115ea8:	f841 3f08 	str.w	r3, [r1, #8]!
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8115eac:	f000 f9fa 	bl	81162a4 <USBD_CtlSendData>
      break;
 8115eb0:	e753      	b.n	8115d5a <USBD_StdDevReq+0x2a>
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8115eb2:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8115eb6:	699b      	ldr	r3, [r3, #24]
 8115eb8:	b97b      	cbnz	r3, 8115eda <USBD_StdDevReq+0x1aa>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8115eba:	2180      	movs	r1, #128	; 0x80
 8115ebc:	4628      	mov	r0, r5
 8115ebe:	f00e ff85 	bl	8124dcc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8115ec2:	2100      	movs	r1, #0
 8115ec4:	4628      	mov	r0, r5
 8115ec6:	f00e ff81 	bl	8124dcc <USBD_LL_StallEP>
}
 8115eca:	4620      	mov	r0, r4
 8115ecc:	b002      	add	sp, #8
 8115ece:	bd70      	pop	{r4, r5, r6, pc}
    if (pdev->pDesc->GetBOSDescriptor != NULL)
 8115ed0:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8115ed4:	69db      	ldr	r3, [r3, #28]
 8115ed6:	2b00      	cmp	r3, #0
 8115ed8:	d0ef      	beq.n	8115eba <USBD_StdDevReq+0x18a>
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8115eda:	f10d 0106 	add.w	r1, sp, #6
 8115ede:	7c28      	ldrb	r0, [r5, #16]
 8115ee0:	4798      	blx	r3
    if (req->wLength != 0U)
 8115ee2:	88f2      	ldrh	r2, [r6, #6]
 8115ee4:	2a00      	cmp	r2, #0
 8115ee6:	d06e      	beq.n	8115fc6 <USBD_StdDevReq+0x296>
      if (len != 0U)
 8115ee8:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8115eec:	2b00      	cmp	r3, #0
 8115eee:	d0e4      	beq.n	8115eba <USBD_StdDevReq+0x18a>
        len = MIN(len, req->wLength);
 8115ef0:	429a      	cmp	r2, r3
        (void)USBD_CtlSendData(pdev, pbuf, len);
 8115ef2:	4601      	mov	r1, r0
 8115ef4:	4628      	mov	r0, r5
        len = MIN(len, req->wLength);
 8115ef6:	bf28      	it	cs
 8115ef8:	461a      	movcs	r2, r3
 8115efa:	f8ad 2006 	strh.w	r2, [sp, #6]
        (void)USBD_CtlSendData(pdev, pbuf, len);
 8115efe:	f000 f9d1 	bl	81162a4 <USBD_CtlSendData>
 8115f02:	e72a      	b.n	8115d5a <USBD_StdDevReq+0x2a>
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8115f04:	7c03      	ldrb	r3, [r0, #16]
 8115f06:	2b00      	cmp	r3, #0
 8115f08:	d1d7      	bne.n	8115eba <USBD_StdDevReq+0x18a>
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8115f0a:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8115f0e:	f10d 0006 	add.w	r0, sp, #6
 8115f12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8115f14:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8115f16:	2307      	movs	r3, #7
 8115f18:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 8115f1a:	e7e2      	b.n	8115ee2 <USBD_StdDevReq+0x1b2>
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8115f1c:	7c03      	ldrb	r3, [r0, #16]
 8115f1e:	2b00      	cmp	r3, #0
 8115f20:	d1cb      	bne.n	8115eba <USBD_StdDevReq+0x18a>
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8115f22:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8115f26:	f10d 0006 	add.w	r0, sp, #6
 8115f2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8115f2c:	4798      	blx	r3
  if (err != 0U)
 8115f2e:	e7d8      	b.n	8115ee2 <USBD_StdDevReq+0x1b2>
    switch ((uint8_t)(req->wValue))
 8115f30:	b2d2      	uxtb	r2, r2
 8115f32:	2a05      	cmp	r2, #5
 8115f34:	d8c1      	bhi.n	8115eba <USBD_StdDevReq+0x18a>
 8115f36:	a301      	add	r3, pc, #4	; (adr r3, 8115f3c <USBD_StdDevReq+0x20c>)
 8115f38:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 8115f3c:	08115fad 	.word	0x08115fad
 8115f40:	08115fa1 	.word	0x08115fa1
 8115f44:	08115f95 	.word	0x08115f95
 8115f48:	08115f89 	.word	0x08115f89
 8115f4c:	08115f7d 	.word	0x08115f7d
 8115f50:	08115eb3 	.word	0x08115eb3
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8115f54:	7c03      	ldrb	r3, [r0, #16]
 8115f56:	2b00      	cmp	r3, #0
 8115f58:	d17e      	bne.n	8116058 <USBD_StdDevReq+0x328>
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8115f5a:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8115f5e:	f10d 0006 	add.w	r0, sp, #6
 8115f62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8115f64:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8115f66:	2302      	movs	r3, #2
 8115f68:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 8115f6a:	e7ba      	b.n	8115ee2 <USBD_StdDevReq+0x1b2>
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8115f6c:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8115f70:	f10d 0106 	add.w	r1, sp, #6
 8115f74:	7c00      	ldrb	r0, [r0, #16]
 8115f76:	681b      	ldr	r3, [r3, #0]
 8115f78:	4798      	blx	r3
  if (err != 0U)
 8115f7a:	e7b2      	b.n	8115ee2 <USBD_StdDevReq+0x1b2>
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8115f7c:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8115f80:	695b      	ldr	r3, [r3, #20]
 8115f82:	2b00      	cmp	r3, #0
 8115f84:	d1a9      	bne.n	8115eda <USBD_StdDevReq+0x1aa>
 8115f86:	e798      	b.n	8115eba <USBD_StdDevReq+0x18a>
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8115f88:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8115f8c:	691b      	ldr	r3, [r3, #16]
 8115f8e:	2b00      	cmp	r3, #0
 8115f90:	d1a3      	bne.n	8115eda <USBD_StdDevReq+0x1aa>
 8115f92:	e792      	b.n	8115eba <USBD_StdDevReq+0x18a>
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8115f94:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8115f98:	68db      	ldr	r3, [r3, #12]
 8115f9a:	2b00      	cmp	r3, #0
 8115f9c:	d19d      	bne.n	8115eda <USBD_StdDevReq+0x1aa>
 8115f9e:	e78c      	b.n	8115eba <USBD_StdDevReq+0x18a>
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8115fa0:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8115fa4:	689b      	ldr	r3, [r3, #8]
 8115fa6:	2b00      	cmp	r3, #0
 8115fa8:	d197      	bne.n	8115eda <USBD_StdDevReq+0x1aa>
 8115faa:	e786      	b.n	8115eba <USBD_StdDevReq+0x18a>
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8115fac:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8115fb0:	685b      	ldr	r3, [r3, #4]
 8115fb2:	2b00      	cmp	r3, #0
 8115fb4:	d191      	bne.n	8115eda <USBD_StdDevReq+0x1aa>
 8115fb6:	e780      	b.n	8115eba <USBD_StdDevReq+0x18a>
      pdev->dev_state = USBD_STATE_ADDRESSED;
 8115fb8:	2302      	movs	r3, #2
      pdev->dev_config = cfgidx;
 8115fba:	6041      	str	r1, [r0, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8115fbc:	460c      	mov	r4, r1
      pdev->dev_state = USBD_STATE_ADDRESSED;
 8115fbe:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8115fc2:	f7ff fd8b 	bl	8115adc <USBD_ClrClassConfig>
      (void)USBD_CtlSendStatus(pdev);
 8115fc6:	4628      	mov	r0, r5
 8115fc8:	f000 f99c 	bl	8116304 <USBD_CtlSendStatus>
 8115fcc:	e6c5      	b.n	8115d5a <USBD_StdDevReq+0x2a>
    switch (pdev->dev_state)
 8115fce:	2b03      	cmp	r3, #3
 8115fd0:	f47f aeba 	bne.w	8115d48 <USBD_StdDevReq+0x18>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8115fd4:	1d01      	adds	r1, r0, #4
 8115fd6:	f000 f965 	bl	81162a4 <USBD_CtlSendData>
      break;
 8115fda:	e6be      	b.n	8115d5a <USBD_StdDevReq+0x2a>
    if (cfgidx == 0U)
 8115fdc:	2900      	cmp	r1, #0
 8115fde:	d0eb      	beq.n	8115fb8 <USBD_StdDevReq+0x288>
    else if (cfgidx != pdev->dev_config)
 8115fe0:	6841      	ldr	r1, [r0, #4]
 8115fe2:	2901      	cmp	r1, #1
 8115fe4:	d0ef      	beq.n	8115fc6 <USBD_StdDevReq+0x296>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8115fe6:	b2c9      	uxtb	r1, r1
 8115fe8:	f7ff fd78 	bl	8115adc <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 8115fec:	7831      	ldrb	r1, [r6, #0]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 8115fee:	4628      	mov	r0, r5
      pdev->dev_config = cfgidx;
 8115ff0:	6069      	str	r1, [r5, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 8115ff2:	f7ff fd6b 	bl	8115acc <USBD_SetClassConfig>
      if (ret != USBD_OK)
 8115ff6:	4606      	mov	r6, r0
 8115ff8:	2800      	cmp	r0, #0
 8115ffa:	d0e4      	beq.n	8115fc6 <USBD_StdDevReq+0x296>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8115ffc:	2180      	movs	r1, #128	; 0x80
 8115ffe:	4628      	mov	r0, r5
 8116000:	f00e fee4 	bl	8124dcc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8116004:	2100      	movs	r1, #0
 8116006:	4628      	mov	r0, r5
 8116008:	4634      	mov	r4, r6
 811600a:	f00e fedf 	bl	8124dcc <USBD_LL_StallEP>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 811600e:	7929      	ldrb	r1, [r5, #4]
 8116010:	4628      	mov	r0, r5
 8116012:	f7ff fd63 	bl	8115adc <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8116016:	2302      	movs	r3, #2
 8116018:	f885 329c 	strb.w	r3, [r5, #668]	; 0x29c
 811601c:	e69d      	b.n	8115d5a <USBD_StdDevReq+0x2a>
    if (cfgidx != 0U)
 811601e:	2900      	cmp	r1, #0
 8116020:	d0d1      	beq.n	8115fc6 <USBD_StdDevReq+0x296>
      pdev->dev_config = cfgidx;
 8116022:	2101      	movs	r1, #1
 8116024:	6041      	str	r1, [r0, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 8116026:	f7ff fd51 	bl	8115acc <USBD_SetClassConfig>
      if (ret != USBD_OK)
 811602a:	4604      	mov	r4, r0
 811602c:	2800      	cmp	r0, #0
 811602e:	f47f af44 	bne.w	8115eba <USBD_StdDevReq+0x18a>
        (void)USBD_CtlSendStatus(pdev);
 8116032:	4628      	mov	r0, r5
 8116034:	f000 f966 	bl	8116304 <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8116038:	2303      	movs	r3, #3
 811603a:	f885 329c 	strb.w	r3, [r5, #668]	; 0x29c
 811603e:	e68c      	b.n	8115d5a <USBD_StdDevReq+0x2a>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8116040:	2180      	movs	r1, #128	; 0x80
    return USBD_FAIL;
 8116042:	2403      	movs	r4, #3
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8116044:	f00e fec2 	bl	8124dcc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8116048:	2100      	movs	r1, #0
 811604a:	4628      	mov	r0, r5
 811604c:	f00e febe 	bl	8124dcc <USBD_LL_StallEP>
}
 8116050:	e683      	b.n	8115d5a <USBD_StdDevReq+0x2a>
 8116052:	bf00      	nop
 8116054:	20006670 	.word	0x20006670
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8116058:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 811605c:	f10d 0006 	add.w	r0, sp, #6
 8116060:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8116062:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8116064:	2302      	movs	r3, #2
 8116066:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 8116068:	e73b      	b.n	8115ee2 <USBD_StdDevReq+0x1b2>
 811606a:	bf00      	nop

0811606c <USBD_StdItfReq>:
{
 811606c:	b538      	push	{r3, r4, r5, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 811606e:	780b      	ldrb	r3, [r1, #0]
{
 8116070:	460d      	mov	r5, r1
 8116072:	4604      	mov	r4, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8116074:	f003 0260 	and.w	r2, r3, #96	; 0x60
 8116078:	2a40      	cmp	r2, #64	; 0x40
 811607a:	d00b      	beq.n	8116094 <USBD_StdItfReq+0x28>
 811607c:	065b      	lsls	r3, r3, #25
 811607e:	d509      	bpl.n	8116094 <USBD_StdItfReq+0x28>
  USBD_StatusTypeDef ret = USBD_OK;
 8116080:	2500      	movs	r5, #0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8116082:	2180      	movs	r1, #128	; 0x80
 8116084:	f00e fea2 	bl	8124dcc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8116088:	4620      	mov	r0, r4
 811608a:	4629      	mov	r1, r5
 811608c:	f00e fe9e 	bl	8124dcc <USBD_LL_StallEP>
}
 8116090:	4628      	mov	r0, r5
 8116092:	bd38      	pop	{r3, r4, r5, pc}
    switch (pdev->dev_state)
 8116094:	f894 329c 	ldrb.w	r3, [r4, #668]	; 0x29c
 8116098:	3b01      	subs	r3, #1
 811609a:	2b02      	cmp	r3, #2
 811609c:	d812      	bhi.n	81160c4 <USBD_StdItfReq+0x58>
      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 811609e:	792b      	ldrb	r3, [r5, #4]
 81160a0:	2b01      	cmp	r3, #1
 81160a2:	d80f      	bhi.n	81160c4 <USBD_StdItfReq+0x58>
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 81160a4:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 81160a8:	4629      	mov	r1, r5
 81160aa:	4620      	mov	r0, r4
 81160ac:	689b      	ldr	r3, [r3, #8]
 81160ae:	4798      	blx	r3
        if ((req->wLength == 0U) && (ret == USBD_OK))
 81160b0:	88eb      	ldrh	r3, [r5, #6]
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 81160b2:	4605      	mov	r5, r0
        if ((req->wLength == 0U) && (ret == USBD_OK))
 81160b4:	2b00      	cmp	r3, #0
 81160b6:	d1eb      	bne.n	8116090 <USBD_StdItfReq+0x24>
 81160b8:	2800      	cmp	r0, #0
 81160ba:	d1e9      	bne.n	8116090 <USBD_StdItfReq+0x24>
          (void)USBD_CtlSendStatus(pdev);
 81160bc:	4620      	mov	r0, r4
 81160be:	f000 f921 	bl	8116304 <USBD_CtlSendStatus>
 81160c2:	e7e5      	b.n	8116090 <USBD_StdItfReq+0x24>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 81160c4:	2180      	movs	r1, #128	; 0x80
 81160c6:	4620      	mov	r0, r4
 81160c8:	f00e fe80 	bl	8124dcc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 81160cc:	2100      	movs	r1, #0
 81160ce:	4620      	mov	r0, r4
  USBD_StatusTypeDef ret = USBD_OK;
 81160d0:	460d      	mov	r5, r1
  (void)USBD_LL_StallEP(pdev, 0U);
 81160d2:	f00e fe7b 	bl	8124dcc <USBD_LL_StallEP>
}
 81160d6:	4628      	mov	r0, r5
 81160d8:	bd38      	pop	{r3, r4, r5, pc}
 81160da:	bf00      	nop

081160dc <USBD_StdEPReq>:
{
 81160dc:	b570      	push	{r4, r5, r6, lr}
 81160de:	780b      	ldrb	r3, [r1, #0]
 81160e0:	460d      	mov	r5, r1
 81160e2:	4604      	mov	r4, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 81160e4:	f003 0360 	and.w	r3, r3, #96	; 0x60
 81160e8:	2b20      	cmp	r3, #32
 81160ea:	d00c      	beq.n	8116106 <USBD_StdEPReq+0x2a>
 81160ec:	2b40      	cmp	r3, #64	; 0x40
 81160ee:	d00a      	beq.n	8116106 <USBD_StdEPReq+0x2a>
 81160f0:	b18b      	cbz	r3, 8116116 <USBD_StdEPReq+0x3a>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 81160f2:	2180      	movs	r1, #128	; 0x80
 81160f4:	4620      	mov	r0, r4
 81160f6:	f00e fe69 	bl	8124dcc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 81160fa:	2100      	movs	r1, #0
 81160fc:	4620      	mov	r0, r4
 81160fe:	f00e fe65 	bl	8124dcc <USBD_LL_StallEP>
}
 8116102:	2000      	movs	r0, #0
 8116104:	bd70      	pop	{r4, r5, r6, pc}
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8116106:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 811610a:	4629      	mov	r1, r5
 811610c:	4620      	mov	r0, r4
 811610e:	689b      	ldr	r3, [r3, #8]
}
 8116110:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8116114:	4718      	bx	r3
    switch (req->bRequest)
 8116116:	786b      	ldrb	r3, [r5, #1]
  ep_addr = LOBYTE(req->wIndex);
 8116118:	888a      	ldrh	r2, [r1, #4]
 811611a:	2b01      	cmp	r3, #1
 811611c:	b2d1      	uxtb	r1, r2
    switch (req->bRequest)
 811611e:	d036      	beq.n	811618e <USBD_StdEPReq+0xb2>
 8116120:	2b03      	cmp	r3, #3
 8116122:	d023      	beq.n	811616c <USBD_StdEPReq+0x90>
 8116124:	2b00      	cmp	r3, #0
 8116126:	d1e4      	bne.n	81160f2 <USBD_StdEPReq+0x16>
      switch (pdev->dev_state)
 8116128:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 811612c:	2b02      	cmp	r3, #2
 811612e:	d04c      	beq.n	81161ca <USBD_StdEPReq+0xee>
 8116130:	2b03      	cmp	r3, #3
 8116132:	d1de      	bne.n	81160f2 <USBD_StdEPReq+0x16>
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8116134:	f001 030f 	and.w	r3, r1, #15
        if ((ep_addr & 0x80U) == 0x80U)
 8116138:	0612      	lsls	r2, r2, #24
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 811613a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 811613e:	eb00 0383 	add.w	r3, r0, r3, lsl #2
        if ((ep_addr & 0x80U) == 0x80U)
 8116142:	d453      	bmi.n	81161ec <USBD_StdEPReq+0x110>
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8116144:	f8b3 3164 	ldrh.w	r3, [r3, #356]	; 0x164
 8116148:	2b00      	cmp	r3, #0
 811614a:	d0d2      	beq.n	81160f2 <USBD_StdEPReq+0x16>
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 811614c:	f001 037f 	and.w	r3, r1, #127	; 0x7f
 8116150:	2514      	movs	r5, #20
 8116152:	fb05 0503 	mla	r5, r5, r3, r0
 8116156:	f505 75aa 	add.w	r5, r5, #340	; 0x154
          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 811615a:	2b00      	cmp	r3, #0
 811615c:	d152      	bne.n	8116204 <USBD_StdEPReq+0x128>
            pep->status = 0x0001U;
 811615e:	602b      	str	r3, [r5, #0]
          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8116160:	2202      	movs	r2, #2
 8116162:	4629      	mov	r1, r5
 8116164:	4620      	mov	r0, r4
 8116166:	f000 f89d 	bl	81162a4 <USBD_CtlSendData>
          break;
 811616a:	e7ca      	b.n	8116102 <USBD_StdEPReq+0x26>
      switch (pdev->dev_state)
 811616c:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8116170:	2b02      	cmp	r3, #2
 8116172:	d021      	beq.n	81161b8 <USBD_StdEPReq+0xdc>
 8116174:	2b03      	cmp	r3, #3
 8116176:	d1bc      	bne.n	81160f2 <USBD_StdEPReq+0x16>
        if (req->wValue == USB_FEATURE_EP_HALT)
 8116178:	886b      	ldrh	r3, [r5, #2]
 811617a:	b923      	cbnz	r3, 8116186 <USBD_StdEPReq+0xaa>
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 811617c:	064a      	lsls	r2, r1, #25
 811617e:	d002      	beq.n	8116186 <USBD_StdEPReq+0xaa>
 8116180:	88eb      	ldrh	r3, [r5, #6]
 8116182:	2b00      	cmp	r3, #0
 8116184:	d049      	beq.n	811621a <USBD_StdEPReq+0x13e>
        (void)USBD_CtlSendStatus(pdev);
 8116186:	4620      	mov	r0, r4
 8116188:	f000 f8bc 	bl	8116304 <USBD_CtlSendStatus>
        break;
 811618c:	e7b9      	b.n	8116102 <USBD_StdEPReq+0x26>
      switch (pdev->dev_state)
 811618e:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8116192:	2b02      	cmp	r3, #2
 8116194:	d010      	beq.n	81161b8 <USBD_StdEPReq+0xdc>
 8116196:	2b03      	cmp	r3, #3
 8116198:	d1ab      	bne.n	81160f2 <USBD_StdEPReq+0x16>
        if (req->wValue == USB_FEATURE_EP_HALT)
 811619a:	886b      	ldrh	r3, [r5, #2]
 811619c:	2b00      	cmp	r3, #0
 811619e:	d1b0      	bne.n	8116102 <USBD_StdEPReq+0x26>
          if ((ep_addr & 0x7FU) != 0x00U)
 81161a0:	064e      	lsls	r6, r1, #25
 81161a2:	d135      	bne.n	8116210 <USBD_StdEPReq+0x134>
          (void)USBD_CtlSendStatus(pdev);
 81161a4:	4620      	mov	r0, r4
 81161a6:	f000 f8ad 	bl	8116304 <USBD_CtlSendStatus>
          (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 81161aa:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 81161ae:	4629      	mov	r1, r5
 81161b0:	4620      	mov	r0, r4
 81161b2:	689b      	ldr	r3, [r3, #8]
 81161b4:	4798      	blx	r3
 81161b6:	e7a4      	b.n	8116102 <USBD_StdEPReq+0x26>
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 81161b8:	064b      	lsls	r3, r1, #25
 81161ba:	d09a      	beq.n	81160f2 <USBD_StdEPReq+0x16>
          (void)USBD_LL_StallEP(pdev, ep_addr);
 81161bc:	f00e fe06 	bl	8124dcc <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 81161c0:	2180      	movs	r1, #128	; 0x80
 81161c2:	4620      	mov	r0, r4
 81161c4:	f00e fe02 	bl	8124dcc <USBD_LL_StallEP>
 81161c8:	e79b      	b.n	8116102 <USBD_StdEPReq+0x26>
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 81161ca:	0648      	lsls	r0, r1, #25
 81161cc:	d191      	bne.n	81160f2 <USBD_StdEPReq+0x16>
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 81161ce:	0611      	lsls	r1, r2, #24
        pep->status = 0x0000U;
 81161d0:	f04f 0300 	mov.w	r3, #0
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 81161d4:	f04f 0202 	mov.w	r2, #2
 81161d8:	4620      	mov	r0, r4
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 81161da:	bf4c      	ite	mi
 81161dc:	f104 0114 	addmi.w	r1, r4, #20
 81161e0:	f504 71aa 	addpl.w	r1, r4, #340	; 0x154
        pep->status = 0x0000U;
 81161e4:	600b      	str	r3, [r1, #0]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 81161e6:	f000 f85d 	bl	81162a4 <USBD_CtlSendData>
        break;
 81161ea:	e78a      	b.n	8116102 <USBD_StdEPReq+0x26>
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 81161ec:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 81161ee:	2b00      	cmp	r3, #0
 81161f0:	f43f af7f 	beq.w	81160f2 <USBD_StdEPReq+0x16>
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 81161f4:	f001 037f 	and.w	r3, r1, #127	; 0x7f
 81161f8:	1c5d      	adds	r5, r3, #1
 81161fa:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 81161fe:	eb00 0585 	add.w	r5, r0, r5, lsl #2
 8116202:	e7aa      	b.n	811615a <USBD_StdEPReq+0x7e>
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8116204:	4620      	mov	r0, r4
 8116206:	f00e fdfd 	bl	8124e04 <USBD_LL_IsStallEP>
 811620a:	b120      	cbz	r0, 8116216 <USBD_StdEPReq+0x13a>
            pep->status = 0x0001U;
 811620c:	2301      	movs	r3, #1
 811620e:	e7a6      	b.n	811615e <USBD_StdEPReq+0x82>
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8116210:	f00e fdea 	bl	8124de8 <USBD_LL_ClearStallEP>
 8116214:	e7c6      	b.n	81161a4 <USBD_StdEPReq+0xc8>
            pep->status = 0x0000U;
 8116216:	6028      	str	r0, [r5, #0]
 8116218:	e7a2      	b.n	8116160 <USBD_StdEPReq+0x84>
            (void)USBD_LL_StallEP(pdev, ep_addr);
 811621a:	f00e fdd7 	bl	8124dcc <USBD_LL_StallEP>
 811621e:	e7b2      	b.n	8116186 <USBD_StdEPReq+0xaa>

08116220 <USBD_ParseSetupRequest>:
  req->bmRequest = *(uint8_t *)(pbuff);
 8116220:	780b      	ldrb	r3, [r1, #0]
 8116222:	7003      	strb	r3, [r0, #0]
  req->bRequest = *(uint8_t *)(pbuff);
 8116224:	784b      	ldrb	r3, [r1, #1]
 8116226:	7043      	strb	r3, [r0, #1]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;

  _Byte1 = *(uint8_t *)_pbuff;
  _pbuff++;
  _Byte2 = *(uint8_t *)_pbuff;
 8116228:	884b      	ldrh	r3, [r1, #2]
  req->wValue = SWAPBYTE(pbuff);
 811622a:	8043      	strh	r3, [r0, #2]
 811622c:	888b      	ldrh	r3, [r1, #4]
  req->wIndex = SWAPBYTE(pbuff);
 811622e:	8083      	strh	r3, [r0, #4]
 8116230:	88cb      	ldrh	r3, [r1, #6]
  req->wLength = SWAPBYTE(pbuff);
 8116232:	80c3      	strh	r3, [r0, #6]
}
 8116234:	4770      	bx	lr
 8116236:	bf00      	nop

08116238 <USBD_CtlError>:
{
 8116238:	b510      	push	{r4, lr}
 811623a:	4604      	mov	r4, r0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 811623c:	2180      	movs	r1, #128	; 0x80
 811623e:	f00e fdc5 	bl	8124dcc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8116242:	2100      	movs	r1, #0
 8116244:	4620      	mov	r0, r4
}
 8116246:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  (void)USBD_LL_StallEP(pdev, 0U);
 811624a:	f00e bdbf 	b.w	8124dcc <USBD_LL_StallEP>
 811624e:	bf00      	nop

08116250 <USBD_GetString>:
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
  uint8_t idx = 0U;
  uint8_t *pdesc;

  if (desc == NULL)
 8116250:	b318      	cbz	r0, 811629a <USBD_GetString+0x4a>
static uint8_t USBD_GetLen(uint8_t *buf)
{
  uint8_t  len = 0U;
  uint8_t *pbuff = buf;

  while (*pbuff != (uint8_t)'\0')
 8116252:	7803      	ldrb	r3, [r0, #0]
{
 8116254:	b430      	push	{r4, r5}
  while (*pbuff != (uint8_t)'\0')
 8116256:	b30b      	cbz	r3, 811629c <USBD_GetString+0x4c>
 8116258:	4604      	mov	r4, r0
 811625a:	f1c0 0c01 	rsb	ip, r0, #1
  {
    len++;
 811625e:	eb04 030c 	add.w	r3, r4, ip
  while (*pbuff != (uint8_t)'\0')
 8116262:	f814 5f01 	ldrb.w	r5, [r4, #1]!
 8116266:	b2db      	uxtb	r3, r3
 8116268:	2d00      	cmp	r5, #0
 811626a:	d1f8      	bne.n	811625e <USBD_GetString+0xe>
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 811626c:	3301      	adds	r3, #1
 811626e:	005b      	lsls	r3, r3, #1
 8116270:	b2dc      	uxtb	r4, r3
 8116272:	8013      	strh	r3, [r2, #0]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8116274:	2303      	movs	r3, #3
  unicode[idx] = *(uint8_t *)len;
 8116276:	700c      	strb	r4, [r1, #0]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8116278:	704b      	strb	r3, [r1, #1]
  while (*pdesc != (uint8_t)'\0')
 811627a:	7804      	ldrb	r4, [r0, #0]
 811627c:	b15c      	cbz	r4, 8116296 <USBD_GetString+0x46>
  idx++;
 811627e:	2302      	movs	r3, #2
    unicode[idx] = 0U;
 8116280:	2500      	movs	r5, #0
    idx++;
 8116282:	1c5a      	adds	r2, r3, #1
    unicode[idx] = *pdesc;
 8116284:	54cc      	strb	r4, [r1, r3]
    idx++;
 8116286:	3302      	adds	r3, #2
    unicode[idx] = 0U;
 8116288:	b2d2      	uxtb	r2, r2
    idx++;
 811628a:	b2db      	uxtb	r3, r3
    unicode[idx] = 0U;
 811628c:	548d      	strb	r5, [r1, r2]
  while (*pdesc != (uint8_t)'\0')
 811628e:	f810 4f01 	ldrb.w	r4, [r0, #1]!
 8116292:	2c00      	cmp	r4, #0
 8116294:	d1f5      	bne.n	8116282 <USBD_GetString+0x32>
}
 8116296:	bc30      	pop	{r4, r5}
 8116298:	4770      	bx	lr
 811629a:	4770      	bx	lr
  while (*pbuff != (uint8_t)'\0')
 811629c:	2402      	movs	r4, #2
 811629e:	4623      	mov	r3, r4
 81162a0:	e7e7      	b.n	8116272 <USBD_GetString+0x22>
 81162a2:	bf00      	nop

081162a4 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 81162a4:	b510      	push	{r4, lr}
 81162a6:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 81162a8:	2402      	movs	r4, #2
{
 81162aa:	460a      	mov	r2, r1
  pdev->ep_in[0].total_length = len;
  pdev->ep_in[0].rem_length = len;

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 81162ac:	2100      	movs	r1, #0
  pdev->ep0_state = USBD_EP0_DATA_IN;
 81162ae:	f8c0 4294 	str.w	r4, [r0, #660]	; 0x294
  pdev->ep_in[0].rem_length = len;
 81162b2:	e9c0 3306 	strd	r3, r3, [r0, #24]
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 81162b6:	f00e fdc7 	bl	8124e48 <USBD_LL_Transmit>

  return USBD_OK;
}
 81162ba:	2000      	movs	r0, #0
 81162bc:	bd10      	pop	{r4, pc}
 81162be:	bf00      	nop

081162c0 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 81162c0:	468c      	mov	ip, r1
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 81162c2:	2100      	movs	r1, #0
{
 81162c4:	b508      	push	{r3, lr}
 81162c6:	4613      	mov	r3, r2
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 81162c8:	4662      	mov	r2, ip
 81162ca:	f00e fdbd 	bl	8124e48 <USBD_LL_Transmit>

  return USBD_OK;
}
 81162ce:	2000      	movs	r0, #0
 81162d0:	bd08      	pop	{r3, pc}
 81162d2:	bf00      	nop

081162d4 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 81162d4:	b510      	push	{r4, lr}
 81162d6:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 81162d8:	2403      	movs	r4, #3
{
 81162da:	460a      	mov	r2, r1
  pdev->ep_out[0].total_length = len;
  pdev->ep_out[0].rem_length = len;

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 81162dc:	2100      	movs	r1, #0
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 81162de:	f8c0 4294 	str.w	r4, [r0, #660]	; 0x294
  pdev->ep_out[0].rem_length = len;
 81162e2:	e9c0 3356 	strd	r3, r3, [r0, #344]	; 0x158
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 81162e6:	f00e fdbd 	bl	8124e64 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 81162ea:	2000      	movs	r0, #0
 81162ec:	bd10      	pop	{r4, pc}
 81162ee:	bf00      	nop

081162f0 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 81162f0:	468c      	mov	ip, r1
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 81162f2:	2100      	movs	r1, #0
{
 81162f4:	b508      	push	{r3, lr}
 81162f6:	4613      	mov	r3, r2
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 81162f8:	4662      	mov	r2, ip
 81162fa:	f00e fdb3 	bl	8124e64 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 81162fe:	2000      	movs	r0, #0
 8116300:	bd08      	pop	{r3, pc}
 8116302:	bf00      	nop

08116304 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8116304:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8116306:	2104      	movs	r1, #4

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8116308:	2300      	movs	r3, #0
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 811630a:	f8c0 1294 	str.w	r1, [r0, #660]	; 0x294
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 811630e:	461a      	mov	r2, r3
 8116310:	4619      	mov	r1, r3
 8116312:	f00e fd99 	bl	8124e48 <USBD_LL_Transmit>

  return USBD_OK;
}
 8116316:	2000      	movs	r0, #0
 8116318:	bd08      	pop	{r3, pc}
 811631a:	bf00      	nop

0811631c <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 811631c:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 811631e:	2105      	movs	r1, #5

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8116320:	2300      	movs	r3, #0
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8116322:	f8c0 1294 	str.w	r1, [r0, #660]	; 0x294
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8116326:	461a      	mov	r2, r3
 8116328:	4619      	mov	r1, r3
 811632a:	f00e fd9b 	bl	8124e64 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 811632e:	2000      	movs	r0, #0
 8116330:	bd08      	pop	{r3, pc}
 8116332:	bf00      	nop

08116334 <FATFS_LinkDriver>:
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
  uint8_t ret = 1;
  uint8_t DiskNum = 0;

  if(disk.nbr < _VOLUMES)
 8116334:	4b10      	ldr	r3, [pc, #64]	; (8116378 <FATFS_LinkDriver+0x44>)
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8116336:	b410      	push	{r4}
  if(disk.nbr < _VOLUMES)
 8116338:	7a5c      	ldrb	r4, [r3, #9]
 811633a:	b9cc      	cbnz	r4, 8116370 <FATFS_LinkDriver+0x3c>
 811633c:	4602      	mov	r2, r0
    disk.is_initialized[disk.nbr] = 0;
 811633e:	f004 00ff 	and.w	r0, r4, #255	; 0xff
 8116342:	7a5c      	ldrb	r4, [r3, #9]
 8116344:	5518      	strb	r0, [r3, r4]
    disk.drv[disk.nbr] = drv;
 8116346:	7a5c      	ldrb	r4, [r3, #9]
 8116348:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 811634c:	6062      	str	r2, [r4, #4]
    disk.lun[disk.nbr] = lun;
 811634e:	7a5c      	ldrb	r4, [r3, #9]
    DiskNum = disk.nbr++;
 8116350:	7a5a      	ldrb	r2, [r3, #9]
    disk.lun[disk.nbr] = lun;
 8116352:	441c      	add	r4, r3
 8116354:	7220      	strb	r0, [r4, #8]
    DiskNum = disk.nbr++;
 8116356:	1c54      	adds	r4, r2, #1
    path[0] = DiskNum + '0';
 8116358:	3230      	adds	r2, #48	; 0x30
    DiskNum = disk.nbr++;
 811635a:	b2e4      	uxtb	r4, r4
 811635c:	725c      	strb	r4, [r3, #9]
    path[1] = ':';
 811635e:	243a      	movs	r4, #58	; 0x3a
    path[2] = '/';
 8116360:	232f      	movs	r3, #47	; 0x2f
    path[0] = DiskNum + '0';
 8116362:	700a      	strb	r2, [r1, #0]
    path[1] = ':';
 8116364:	704c      	strb	r4, [r1, #1]
    path[3] = 0;
 8116366:	70c8      	strb	r0, [r1, #3]
  return FATFS_LinkDriverEx(drv, path, 0);
}
 8116368:	f85d 4b04 	ldr.w	r4, [sp], #4
    path[2] = '/';
 811636c:	708b      	strb	r3, [r1, #2]
}
 811636e:	4770      	bx	lr
  uint8_t ret = 1;
 8116370:	2001      	movs	r0, #1
}
 8116372:	f85d 4b04 	ldr.w	r4, [sp], #4
 8116376:	4770      	bx	lr
 8116378:	20006674 	.word	0x20006674

0811637c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 811637c:	b508      	push	{r3, lr}
  vTaskStartScheduler();
 811637e:	f001 f9c9 	bl	8117714 <vTaskStartScheduler>
  
  return osOK;
}
 8116382:	2000      	movs	r0, #0
 8116384:	bd08      	pop	{r3, pc}
 8116386:	bf00      	nop

08116388 <osKernelSysTick>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8116388:	f3ef 8305 	mrs	r3, IPSR
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
  if (inHandlerMode()) {
 811638c:	b10b      	cbz	r3, 8116392 <osKernelSysTick+0xa>
    return xTaskGetTickCountFromISR();
 811638e:	f001 ba23 	b.w	81177d8 <xTaskGetTickCountFromISR>
  }
  else {
    return xTaskGetTickCount();
 8116392:	f001 ba1b 	b.w	81177cc <xTaskGetTickCount>
 8116396:	bf00      	nop

08116398 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8116398:	b570      	push	{r4, r5, r6, lr}
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 811639a:	6944      	ldr	r4, [r0, #20]
{
 811639c:	b086      	sub	sp, #24
 811639e:	4684      	mov	ip, r0
 81163a0:	460b      	mov	r3, r1
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 81163a2:	b1ac      	cbz	r4, 81163d0 <osThreadCreate+0x38>
 81163a4:	6986      	ldr	r6, [r0, #24]
 81163a6:	b19e      	cbz	r6, 81163d0 <osThreadCreate+0x38>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 81163a8:	f9bc e008 	ldrsh.w	lr, [ip, #8]
 81163ac:	f8dc 1000 	ldr.w	r1, [ip]
  if (priority != osPriorityError) {
 81163b0:	f1be 0f84 	cmp.w	lr, #132	; 0x84
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 81163b4:	f8dc 2010 	ldr.w	r2, [ip, #16]
 81163b8:	6840      	ldr	r0, [r0, #4]
    fpriority += (priority - osPriorityIdle);
 81163ba:	bf14      	ite	ne
 81163bc:	f10e 0503 	addne.w	r5, lr, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 81163c0:	2500      	moveq	r5, #0
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 81163c2:	e9cd 4601 	strd	r4, r6, [sp, #4]
 81163c6:	9500      	str	r5, [sp, #0]
 81163c8:	f001 f932 	bl	8117630 <xTaskCreateStatic>
    return NULL;
  }     
#endif
  
  return handle;
}
 81163cc:	b006      	add	sp, #24
 81163ce:	bd70      	pop	{r4, r5, r6, pc}
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 81163d0:	f9bc 4008 	ldrsh.w	r4, [ip, #8]
 81163d4:	f8bc 2010 	ldrh.w	r2, [ip, #16]
  if (priority != osPriorityError) {
 81163d8:	2c84      	cmp	r4, #132	; 0x84
    fpriority += (priority - osPriorityIdle);
 81163da:	bf14      	ite	ne
 81163dc:	3403      	addne	r4, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 81163de:	2400      	moveq	r4, #0
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 81163e0:	e9dc 1000 	ldrd	r1, r0, [ip]
 81163e4:	9400      	str	r4, [sp, #0]
 81163e6:	ac05      	add	r4, sp, #20
 81163e8:	9401      	str	r4, [sp, #4]
 81163ea:	f001 f961 	bl	81176b0 <xTaskCreate>
 81163ee:	2801      	cmp	r0, #1
  return handle;
 81163f0:	bf0c      	ite	eq
 81163f2:	9805      	ldreq	r0, [sp, #20]
      return NULL;
 81163f4:	2000      	movne	r0, #0
}
 81163f6:	b006      	add	sp, #24
 81163f8:	bd70      	pop	{r4, r5, r6, pc}
 81163fa:	bf00      	nop

081163fc <osDelay>:
osStatus osDelay (uint32_t millisec)
{
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 81163fc:	2801      	cmp	r0, #1
{
 81163fe:	b508      	push	{r3, lr}
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8116400:	bf38      	it	cc
 8116402:	2001      	movcc	r0, #1
 8116404:	f001 fb48 	bl	8117a98 <vTaskDelay>
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8116408:	2000      	movs	r0, #0
 811640a:	bd08      	pop	{r3, pc}

0811640c <osTimerCreate>:
* @param  argument      argument to the timer call back function.
* @retval  timer ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osTimerCreate shall be consistent in every CMSIS-RTOS.
*/
osTimerId osTimerCreate (const osTimerDef_t *timer_def, os_timer_type type, void *argument)
{
 811640c:	b510      	push	{r4, lr}
#if (configUSE_TIMERS == 1)

#if( ( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) 
  if(timer_def->controlblock != NULL) {
 811640e:	6844      	ldr	r4, [r0, #4]
{
 8116410:	b082      	sub	sp, #8
 8116412:	4613      	mov	r3, r2
  if(timer_def->controlblock != NULL) {
 8116414:	b16c      	cbz	r4, 8116432 <osTimerCreate+0x26>
    return xTimerCreateStatic((const char *)"",
 8116416:	f1a1 0201 	sub.w	r2, r1, #1
 811641a:	6800      	ldr	r0, [r0, #0]
 811641c:	2101      	movs	r1, #1
 811641e:	fab2 f282 	clz	r2, r2
 8116422:	0952      	lsrs	r2, r2, #5
 8116424:	e9cd 0400 	strd	r0, r4, [sp]
 8116428:	4808      	ldr	r0, [pc, #32]	; (811644c <osTimerCreate+0x40>)
 811642a:	f001 fee9 	bl	8118200 <xTimerCreateStatic>
#endif

#else 
	return NULL;
#endif
}
 811642e:	b002      	add	sp, #8
 8116430:	bd10      	pop	{r4, pc}
    return xTimerCreate((const char *)"",
 8116432:	f1a1 0201 	sub.w	r2, r1, #1
 8116436:	6804      	ldr	r4, [r0, #0]
 8116438:	2101      	movs	r1, #1
 811643a:	4804      	ldr	r0, [pc, #16]	; (811644c <osTimerCreate+0x40>)
 811643c:	fab2 f282 	clz	r2, r2
 8116440:	9400      	str	r4, [sp, #0]
 8116442:	0952      	lsrs	r2, r2, #5
 8116444:	f001 feac 	bl	81181a0 <xTimerCreate>
}
 8116448:	b002      	add	sp, #8
 811644a:	bd10      	pop	{r4, pc}
 811644c:	0812b2b8 	.word	0x0812b2b8

08116450 <osMutexCreate>:
{
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 8116450:	6841      	ldr	r1, [r0, #4]
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 8116452:	2001      	movs	r0, #1
  if (mutex_def->controlblock != NULL) {
 8116454:	b109      	cbz	r1, 811645a <osMutexCreate+0xa>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 8116456:	f000 bbc9 	b.w	8116bec <xQueueCreateMutexStatic>
     }
  else {
    return xSemaphoreCreateMutex(); 
 811645a:	f000 bbdf 	b.w	8116c1c <xQueueCreateMutex>
 811645e:	bf00      	nop

08116460 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 8116460:	b510      	push	{r4, lr}
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8116462:	2400      	movs	r4, #0
{
 8116464:	b082      	sub	sp, #8
  portBASE_TYPE taskWoken = pdFALSE;  
 8116466:	9401      	str	r4, [sp, #4]
  
  
  if (mutex_id == NULL) {
 8116468:	b310      	cbz	r0, 81164b0 <osMutexWait+0x50>
 811646a:	f3ef 8305 	mrs	r3, IPSR
    if (ticks == 0) {
      ticks = 1;
    }
  }
  
  if (inHandlerMode()) {
 811646e:	b933      	cbnz	r3, 811647e <osMutexWait+0x1e>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
      return osErrorOS;
    }
	portEND_SWITCHING_ISR(taskWoken);
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 8116470:	f000 fd88 	bl	8116f84 <xQueueSemaphoreTake>
 8116474:	2801      	cmp	r0, #1
 8116476:	d118      	bne.n	81164aa <osMutexWait+0x4a>
    return osErrorOS;
  }
  
  return osOK;
 8116478:	2000      	movs	r0, #0
}
 811647a:	b002      	add	sp, #8
 811647c:	bd10      	pop	{r4, pc}
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 811647e:	aa01      	add	r2, sp, #4
 8116480:	4621      	mov	r1, r4
 8116482:	f000 fe63 	bl	811714c <xQueueReceiveFromISR>
 8116486:	2801      	cmp	r0, #1
 8116488:	d10f      	bne.n	81164aa <osMutexWait+0x4a>
	portEND_SWITCHING_ISR(taskWoken);
 811648a:	9b01      	ldr	r3, [sp, #4]
 811648c:	2b00      	cmp	r3, #0
 811648e:	d0f3      	beq.n	8116478 <osMutexWait+0x18>
 8116490:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8116494:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8116498:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 811649c:	f3bf 8f4f 	dsb	sy
 81164a0:	f3bf 8f6f 	isb	sy
  return osOK;
 81164a4:	4620      	mov	r0, r4
}
 81164a6:	b002      	add	sp, #8
 81164a8:	bd10      	pop	{r4, pc}
    return osErrorOS;
 81164aa:	20ff      	movs	r0, #255	; 0xff
}
 81164ac:	b002      	add	sp, #8
 81164ae:	bd10      	pop	{r4, pc}
    return osErrorParameter;
 81164b0:	2080      	movs	r0, #128	; 0x80
}
 81164b2:	b002      	add	sp, #8
 81164b4:	bd10      	pop	{r4, pc}
 81164b6:	bf00      	nop

081164b8 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 81164b8:	b510      	push	{r4, lr}
  osStatus result = osOK;
  portBASE_TYPE taskWoken = pdFALSE;
 81164ba:	2400      	movs	r4, #0
{
 81164bc:	b082      	sub	sp, #8
  portBASE_TYPE taskWoken = pdFALSE;
 81164be:	9401      	str	r4, [sp, #4]
 81164c0:	f3ef 8305 	mrs	r3, IPSR
  
  if (inHandlerMode()) {
 81164c4:	b19b      	cbz	r3, 81164ee <osMutexRelease+0x36>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 81164c6:	a901      	add	r1, sp, #4
 81164c8:	f000 fc34 	bl	8116d34 <xQueueGiveFromISR>
 81164cc:	2801      	cmp	r0, #1
 81164ce:	d114      	bne.n	81164fa <osMutexRelease+0x42>
      return osErrorOS;
    }
    portEND_SWITCHING_ISR(taskWoken);
 81164d0:	9b01      	ldr	r3, [sp, #4]
 81164d2:	b1ab      	cbz	r3, 8116500 <osMutexRelease+0x48>
 81164d4:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 81164d8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 81164dc:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 81164e0:	f3bf 8f4f 	dsb	sy
 81164e4:	f3bf 8f6f 	isb	sy
  osStatus result = osOK;
 81164e8:	4620      	mov	r0, r4
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
  {
    result = osErrorOS;
  }
  return result;
}
 81164ea:	b002      	add	sp, #8
 81164ec:	bd10      	pop	{r4, pc}
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 81164ee:	461a      	mov	r2, r3
 81164f0:	4619      	mov	r1, r3
 81164f2:	f000 faad 	bl	8116a50 <xQueueGenericSend>
 81164f6:	2801      	cmp	r0, #1
 81164f8:	d002      	beq.n	8116500 <osMutexRelease+0x48>
    result = osErrorOS;
 81164fa:	20ff      	movs	r0, #255	; 0xff
}
 81164fc:	b002      	add	sp, #8
 81164fe:	bd10      	pop	{r4, pc}
  osStatus result = osOK;
 8116500:	2000      	movs	r0, #0
}
 8116502:	b002      	add	sp, #8
 8116504:	bd10      	pop	{r4, pc}
 8116506:	bf00      	nop

08116508 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8116508:	b530      	push	{r4, r5, lr}
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 811650a:	6844      	ldr	r4, [r0, #4]
{ 
 811650c:	b083      	sub	sp, #12
 811650e:	4608      	mov	r0, r1
  if (semaphore_def->controlblock != NULL){
 8116510:	b184      	cbz	r4, 8116534 <osSemaphoreCreate+0x2c>
    if (count == 1) {
 8116512:	2901      	cmp	r1, #1
 8116514:	d003      	beq.n	811651e <osSemaphoreCreate+0x16>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 8116516:	2400      	movs	r4, #0
#else
    return NULL;
#endif
  }
#endif
}
 8116518:	4620      	mov	r0, r4
 811651a:	b003      	add	sp, #12
 811651c:	bd30      	pop	{r4, r5, pc}
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 811651e:	2200      	movs	r2, #0
 8116520:	2503      	movs	r5, #3
 8116522:	4623      	mov	r3, r4
 8116524:	4611      	mov	r1, r2
 8116526:	9500      	str	r5, [sp, #0]
 8116528:	f000 fa08 	bl	811693c <xQueueGenericCreateStatic>
 811652c:	4604      	mov	r4, r0
}
 811652e:	4620      	mov	r0, r4
 8116530:	b003      	add	sp, #12
 8116532:	bd30      	pop	{r4, r5, pc}
    if (count == 1) {
 8116534:	2901      	cmp	r1, #1
 8116536:	d1ef      	bne.n	8116518 <osSemaphoreCreate+0x10>
      vSemaphoreCreateBinary(sema);
 8116538:	4621      	mov	r1, r4
 811653a:	2203      	movs	r2, #3
 811653c:	f000 fa56 	bl	81169ec <xQueueGenericCreate>
 8116540:	4604      	mov	r4, r0
 8116542:	2800      	cmp	r0, #0
 8116544:	d0e8      	beq.n	8116518 <osSemaphoreCreate+0x10>
 8116546:	2300      	movs	r3, #0
 8116548:	461a      	mov	r2, r3
 811654a:	4619      	mov	r1, r3
 811654c:	f000 fa80 	bl	8116a50 <xQueueGenericSend>
 8116550:	e7e2      	b.n	8116518 <osSemaphoreCreate+0x10>
 8116552:	bf00      	nop

08116554 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8116554:	b510      	push	{r4, lr}
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8116556:	2400      	movs	r4, #0
{
 8116558:	b082      	sub	sp, #8
  portBASE_TYPE taskWoken = pdFALSE;  
 811655a:	9401      	str	r4, [sp, #4]
  
  
  if (semaphore_id == NULL) {
 811655c:	b310      	cbz	r0, 81165a4 <osSemaphoreWait+0x50>
 811655e:	f3ef 8305 	mrs	r3, IPSR
    if (ticks == 0) {
      ticks = 1;
    }
  }
  
  if (inHandlerMode()) {
 8116562:	b933      	cbnz	r3, 8116572 <osSemaphoreWait+0x1e>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
      return osErrorOS;
    }
	portEND_SWITCHING_ISR(taskWoken);
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8116564:	f000 fd0e 	bl	8116f84 <xQueueSemaphoreTake>
 8116568:	2801      	cmp	r0, #1
 811656a:	d118      	bne.n	811659e <osSemaphoreWait+0x4a>
    return osErrorOS;
  }
  
  return osOK;
 811656c:	2000      	movs	r0, #0
}
 811656e:	b002      	add	sp, #8
 8116570:	bd10      	pop	{r4, pc}
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8116572:	aa01      	add	r2, sp, #4
 8116574:	4621      	mov	r1, r4
 8116576:	f000 fde9 	bl	811714c <xQueueReceiveFromISR>
 811657a:	2801      	cmp	r0, #1
 811657c:	d10f      	bne.n	811659e <osSemaphoreWait+0x4a>
	portEND_SWITCHING_ISR(taskWoken);
 811657e:	9b01      	ldr	r3, [sp, #4]
 8116580:	2b00      	cmp	r3, #0
 8116582:	d0f3      	beq.n	811656c <osSemaphoreWait+0x18>
 8116584:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8116588:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 811658c:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8116590:	f3bf 8f4f 	dsb	sy
 8116594:	f3bf 8f6f 	isb	sy
  return osOK;
 8116598:	4620      	mov	r0, r4
}
 811659a:	b002      	add	sp, #8
 811659c:	bd10      	pop	{r4, pc}
    return osErrorOS;
 811659e:	20ff      	movs	r0, #255	; 0xff
}
 81165a0:	b002      	add	sp, #8
 81165a2:	bd10      	pop	{r4, pc}
    return osErrorParameter;
 81165a4:	2080      	movs	r0, #128	; 0x80
}
 81165a6:	b002      	add	sp, #8
 81165a8:	bd10      	pop	{r4, pc}
 81165aa:	bf00      	nop

081165ac <osSemaphoreRelease>:
 81165ac:	b510      	push	{r4, lr}
 81165ae:	2400      	movs	r4, #0
 81165b0:	b082      	sub	sp, #8
 81165b2:	9401      	str	r4, [sp, #4]
 81165b4:	f3ef 8305 	mrs	r3, IPSR
 81165b8:	b19b      	cbz	r3, 81165e2 <osSemaphoreRelease+0x36>
 81165ba:	a901      	add	r1, sp, #4
 81165bc:	f000 fbba 	bl	8116d34 <xQueueGiveFromISR>
 81165c0:	2801      	cmp	r0, #1
 81165c2:	d114      	bne.n	81165ee <osSemaphoreRelease+0x42>
 81165c4:	9b01      	ldr	r3, [sp, #4]
 81165c6:	b1ab      	cbz	r3, 81165f4 <osSemaphoreRelease+0x48>
 81165c8:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 81165cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 81165d0:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 81165d4:	f3bf 8f4f 	dsb	sy
 81165d8:	f3bf 8f6f 	isb	sy
 81165dc:	4620      	mov	r0, r4
 81165de:	b002      	add	sp, #8
 81165e0:	bd10      	pop	{r4, pc}
 81165e2:	461a      	mov	r2, r3
 81165e4:	4619      	mov	r1, r3
 81165e6:	f000 fa33 	bl	8116a50 <xQueueGenericSend>
 81165ea:	2801      	cmp	r0, #1
 81165ec:	d002      	beq.n	81165f4 <osSemaphoreRelease+0x48>
 81165ee:	20ff      	movs	r0, #255	; 0xff
 81165f0:	b002      	add	sp, #8
 81165f2:	bd10      	pop	{r4, pc}
 81165f4:	2000      	movs	r0, #0
 81165f6:	b002      	add	sp, #8
 81165f8:	bd10      	pop	{r4, pc}
 81165fa:	bf00      	nop

081165fc <osMessageCreate>:
{
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 81165fc:	6882      	ldr	r2, [r0, #8]
 81165fe:	b15a      	cbz	r2, 8116618 <osMessageCreate+0x1c>
 8116600:	68c3      	ldr	r3, [r0, #12]
 8116602:	b14b      	cbz	r3, 8116618 <osMessageCreate+0x1c>
{
 8116604:	b510      	push	{r4, lr}
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8116606:	2400      	movs	r4, #0
{
 8116608:	b082      	sub	sp, #8
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 811660a:	e9d0 0100 	ldrd	r0, r1, [r0]
 811660e:	9400      	str	r4, [sp, #0]
 8116610:	f000 f994 	bl	811693c <xQueueGenericCreateStatic>
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8116614:	b002      	add	sp, #8
 8116616:	bd10      	pop	{r4, pc}
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8116618:	2200      	movs	r2, #0
 811661a:	e9d0 0100 	ldrd	r0, r1, [r0]
 811661e:	f000 b9e5 	b.w	81169ec <xQueueGenericCreate>
 8116622:	bf00      	nop

08116624 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8116624:	b510      	push	{r4, lr}
  portBASE_TYPE taskWoken = pdFALSE;
 8116626:	2400      	movs	r4, #0
{
 8116628:	b084      	sub	sp, #16
 811662a:	9101      	str	r1, [sp, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 811662c:	9403      	str	r4, [sp, #12]
 811662e:	f3ef 8305 	mrs	r3, IPSR
  ticks = millisec / portTICK_PERIOD_MS;
  if (ticks == 0) {
    ticks = 1;
  }
  
  if (inHandlerMode()) {
 8116632:	b15b      	cbz	r3, 811664c <osMessagePut+0x28>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8116634:	4623      	mov	r3, r4
 8116636:	aa03      	add	r2, sp, #12
 8116638:	a901      	add	r1, sp, #4
 811663a:	f000 fb09 	bl	8116c50 <xQueueGenericSendFromISR>
 811663e:	2801      	cmp	r0, #1
 8116640:	d10c      	bne.n	811665c <osMessagePut+0x38>
      return osErrorOS;
    }
    portEND_SWITCHING_ISR(taskWoken);
 8116642:	9b03      	ldr	r3, [sp, #12]
 8116644:	b96b      	cbnz	r3, 8116662 <osMessagePut+0x3e>
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
      return osErrorOS;
    }
  }
  
  return osOK;
 8116646:	2000      	movs	r0, #0
}
 8116648:	b004      	add	sp, #16
 811664a:	bd10      	pop	{r4, pc}
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 811664c:	2a01      	cmp	r2, #1
 811664e:	a901      	add	r1, sp, #4
 8116650:	bf38      	it	cc
 8116652:	2201      	movcc	r2, #1
 8116654:	f000 f9fc 	bl	8116a50 <xQueueGenericSend>
 8116658:	2801      	cmp	r0, #1
 811665a:	d0f4      	beq.n	8116646 <osMessagePut+0x22>
      return osErrorOS;
 811665c:	20ff      	movs	r0, #255	; 0xff
}
 811665e:	b004      	add	sp, #16
 8116660:	bd10      	pop	{r4, pc}
    portEND_SWITCHING_ISR(taskWoken);
 8116662:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8116666:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 811666a:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 811666e:	f3bf 8f4f 	dsb	sy
 8116672:	f3bf 8f6f 	isb	sy
  return osOK;
 8116676:	4620      	mov	r0, r4
}
 8116678:	b004      	add	sp, #16
 811667a:	bd10      	pop	{r4, pc}

0811667c <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 811667c:	b570      	push	{r4, r5, r6, lr}
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
  event.value.v = 0;
 811667e:	2600      	movs	r6, #0
{
 8116680:	b084      	sub	sp, #16
 8116682:	4604      	mov	r4, r0
  event.def.message_id = queue_id;
 8116684:	e9cd 6102 	strd	r6, r1, [sp, #8]
  
  if (queue_id == NULL) {
 8116688:	b379      	cbz	r1, 81166ea <osMessageGet+0x6e>
    event.status = osErrorParameter;
    return event;
  }
  
  taskWoken = pdFALSE;
 811668a:	460b      	mov	r3, r1
 811668c:	9600      	str	r6, [sp, #0]
 811668e:	f3ef 8105 	mrs	r1, IPSR
    if (ticks == 0) {
      ticks = 1;
    }
  }
  
  if (inHandlerMode()) {
 8116692:	b991      	cbnz	r1, 81166ba <osMessageGet+0x3e>
      event.status = osOK;
    }
    portEND_SWITCHING_ISR(taskWoken);
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8116694:	a902      	add	r1, sp, #8
 8116696:	4618      	mov	r0, r3
 8116698:	4615      	mov	r5, r2
 811669a:	f000 fbab 	bl	8116df4 <xQueueReceive>
 811669e:	2801      	cmp	r0, #1
 81166a0:	d02d      	beq.n	81166fe <osMessageGet+0x82>
      /* We have mail */
      event.status = osEventMessage;
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 81166a2:	2d00      	cmp	r5, #0
 81166a4:	bf18      	it	ne
 81166a6:	2540      	movne	r5, #64	; 0x40
 81166a8:	9501      	str	r5, [sp, #4]
    }
  }
  
  return event;
 81166aa:	ab04      	add	r3, sp, #16
 81166ac:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 81166b0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 81166b4:	4620      	mov	r0, r4
 81166b6:	b004      	add	sp, #16
 81166b8:	bd70      	pop	{r4, r5, r6, pc}
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 81166ba:	466a      	mov	r2, sp
 81166bc:	4618      	mov	r0, r3
 81166be:	a902      	add	r1, sp, #8
 81166c0:	f000 fd44 	bl	811714c <xQueueReceiveFromISR>
      event.status = osOK;
 81166c4:	2801      	cmp	r0, #1
    portEND_SWITCHING_ISR(taskWoken);
 81166c6:	9b00      	ldr	r3, [sp, #0]
      event.status = osOK;
 81166c8:	bf0c      	ite	eq
 81166ca:	2210      	moveq	r2, #16
 81166cc:	2200      	movne	r2, #0
 81166ce:	9201      	str	r2, [sp, #4]
    portEND_SWITCHING_ISR(taskWoken);
 81166d0:	2b00      	cmp	r3, #0
 81166d2:	d0ea      	beq.n	81166aa <osMessageGet+0x2e>
 81166d4:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 81166d8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 81166dc:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 81166e0:	f3bf 8f4f 	dsb	sy
 81166e4:	f3bf 8f6f 	isb	sy
 81166e8:	e7df      	b.n	81166aa <osMessageGet+0x2e>
    event.status = osErrorParameter;
 81166ea:	2380      	movs	r3, #128	; 0x80
 81166ec:	9301      	str	r3, [sp, #4]
    return event;
 81166ee:	ab04      	add	r3, sp, #16
 81166f0:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 81166f4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 81166f8:	4620      	mov	r0, r4
 81166fa:	b004      	add	sp, #16
 81166fc:	bd70      	pop	{r4, r5, r6, pc}
      event.status = osEventMessage;
 81166fe:	2310      	movs	r3, #16
 8116700:	9301      	str	r3, [sp, #4]
 8116702:	e7d2      	b.n	81166aa <osMessageGet+0x2e>

08116704 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8116704:	f100 0308 	add.w	r3, r0, #8

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8116708:	f04f 31ff 	mov.w	r1, #4294967295
	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 811670c:	2200      	movs	r2, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 811670e:	6081      	str	r1, [r0, #8]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8116710:	6002      	str	r2, [r0, #0]
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8116712:	6043      	str	r3, [r0, #4]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8116714:	e9c0 3303 	strd	r3, r3, [r0, #12]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8116718:	4770      	bx	lr
 811671a:	bf00      	nop

0811671c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 811671c:	2300      	movs	r3, #0
 811671e:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8116720:	4770      	bx	lr
 8116722:	bf00      	nop

08116724 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8116724:	6843      	ldr	r3, [r0, #4]
	pxIndex->pxPrevious = pxNewListItem;

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 8116726:	6802      	ldr	r2, [r0, #0]
{
 8116728:	b410      	push	{r4}
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 811672a:	689c      	ldr	r4, [r3, #8]
	( pxList->uxNumberOfItems )++;
 811672c:	3201      	adds	r2, #1
	pxNewListItem->pxNext = pxIndex;
 811672e:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8116730:	608c      	str	r4, [r1, #8]
	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8116732:	689c      	ldr	r4, [r3, #8]
 8116734:	6061      	str	r1, [r4, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8116736:	6099      	str	r1, [r3, #8]
}
 8116738:	f85d 4b04 	ldr.w	r4, [sp], #4
	pxNewListItem->pxContainer = pxList;
 811673c:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 811673e:	6002      	str	r2, [r0, #0]
}
 8116740:	4770      	bx	lr
 8116742:	bf00      	nop

08116744 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8116744:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8116746:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8116748:	1c6b      	adds	r3, r5, #1
 811674a:	d010      	beq.n	811676e <vListInsert+0x2a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 811674c:	f100 0308 	add.w	r3, r0, #8
 8116750:	461c      	mov	r4, r3
 8116752:	685b      	ldr	r3, [r3, #4]
 8116754:	681a      	ldr	r2, [r3, #0]
 8116756:	42aa      	cmp	r2, r5
 8116758:	d9fa      	bls.n	8116750 <vListInsert+0xc>

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 811675a:	6802      	ldr	r2, [r0, #0]
	pxNewListItem->pxNext = pxIterator->pxNext;
 811675c:	604b      	str	r3, [r1, #4]
	( pxList->uxNumberOfItems )++;
 811675e:	3201      	adds	r2, #1
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8116760:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8116762:	608c      	str	r4, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8116764:	6061      	str	r1, [r4, #4]
	pxNewListItem->pxContainer = pxList;
 8116766:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8116768:	6002      	str	r2, [r0, #0]
}
 811676a:	bc30      	pop	{r4, r5}
 811676c:	4770      	bx	lr
		pxIterator = pxList->xListEnd.pxPrevious;
 811676e:	6904      	ldr	r4, [r0, #16]
	pxNewListItem->pxNext = pxIterator->pxNext;
 8116770:	6863      	ldr	r3, [r4, #4]
 8116772:	e7f2      	b.n	811675a <vListInsert+0x16>

08116774 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8116774:	6903      	ldr	r3, [r0, #16]
{
 8116776:	b410      	push	{r4}

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8116778:	685c      	ldr	r4, [r3, #4]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 811677a:	e9d0 1201 	ldrd	r1, r2, [r0, #4]
	if( pxList->pxIndex == pxItemToRemove )
 811677e:	4284      	cmp	r4, r0

	pxItemToRemove->pxContainer = NULL;
	( pxList->uxNumberOfItems )--;

	return pxList->uxNumberOfItems;
}
 8116780:	f85d 4b04 	ldr.w	r4, [sp], #4
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8116784:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8116786:	6051      	str	r1, [r2, #4]
	pxItemToRemove->pxContainer = NULL;
 8116788:	f04f 0100 	mov.w	r1, #0
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 811678c:	bf08      	it	eq
 811678e:	605a      	streq	r2, [r3, #4]
	( pxList->uxNumberOfItems )--;
 8116790:	681a      	ldr	r2, [r3, #0]
	pxItemToRemove->pxContainer = NULL;
 8116792:	6101      	str	r1, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8116794:	3a01      	subs	r2, #1
 8116796:	601a      	str	r2, [r3, #0]
	return pxList->uxNumberOfItems;
 8116798:	6818      	ldr	r0, [r3, #0]
}
 811679a:	4770      	bx	lr

0811679c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 811679c:	b570      	push	{r4, r5, r6, lr}
 811679e:	4615      	mov	r5, r2

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 81167a0:	6c02      	ldr	r2, [r0, #64]	; 0x40
{
 81167a2:	4604      	mov	r4, r0
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 81167a4:	6b86      	ldr	r6, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 81167a6:	b92a      	cbnz	r2, 81167b4 <prvCopyDataToQueue+0x18>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 81167a8:	6805      	ldr	r5, [r0, #0]
 81167aa:	b365      	cbz	r5, 8116806 <prvCopyDataToQueue+0x6a>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 81167ac:	3601      	adds	r6, #1
BaseType_t xReturn = pdFALSE;
 81167ae:	4610      	mov	r0, r2
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 81167b0:	63a6      	str	r6, [r4, #56]	; 0x38

	return xReturn;
}
 81167b2:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
 81167b4:	b97d      	cbnz	r5, 81167d6 <prvCopyDataToQueue+0x3a>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 81167b6:	6840      	ldr	r0, [r0, #4]
 81167b8:	f00e fdf6 	bl	81253a8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 81167bc:	6863      	ldr	r3, [r4, #4]
 81167be:	6c22      	ldr	r2, [r4, #64]	; 0x40
 81167c0:	4413      	add	r3, r2
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 81167c2:	68a2      	ldr	r2, [r4, #8]
 81167c4:	4293      	cmp	r3, r2
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 81167c6:	6063      	str	r3, [r4, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 81167c8:	d319      	bcc.n	81167fe <prvCopyDataToQueue+0x62>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 81167ca:	6822      	ldr	r2, [r4, #0]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 81167cc:	3601      	adds	r6, #1
BaseType_t xReturn = pdFALSE;
 81167ce:	4628      	mov	r0, r5
			pxQueue->pcWriteTo = pxQueue->pcHead;
 81167d0:	6062      	str	r2, [r4, #4]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 81167d2:	63a6      	str	r6, [r4, #56]	; 0x38
}
 81167d4:	bd70      	pop	{r4, r5, r6, pc}
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 81167d6:	68c0      	ldr	r0, [r0, #12]
 81167d8:	f00e fde6 	bl	81253a8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 81167dc:	6c22      	ldr	r2, [r4, #64]	; 0x40
 81167de:	68e3      	ldr	r3, [r4, #12]
 81167e0:	4251      	negs	r1, r2
 81167e2:	1a9b      	subs	r3, r3, r2
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 81167e4:	6822      	ldr	r2, [r4, #0]
 81167e6:	4293      	cmp	r3, r2
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 81167e8:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 81167ea:	d202      	bcs.n	81167f2 <prvCopyDataToQueue+0x56>
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 81167ec:	68a3      	ldr	r3, [r4, #8]
 81167ee:	440b      	add	r3, r1
 81167f0:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 81167f2:	2d02      	cmp	r5, #2
 81167f4:	d00d      	beq.n	8116812 <prvCopyDataToQueue+0x76>
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 81167f6:	3601      	adds	r6, #1
BaseType_t xReturn = pdFALSE;
 81167f8:	2000      	movs	r0, #0
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 81167fa:	63a6      	str	r6, [r4, #56]	; 0x38
}
 81167fc:	bd70      	pop	{r4, r5, r6, pc}
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 81167fe:	3601      	adds	r6, #1
BaseType_t xReturn = pdFALSE;
 8116800:	4628      	mov	r0, r5
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8116802:	63a6      	str	r6, [r4, #56]	; 0x38
}
 8116804:	bd70      	pop	{r4, r5, r6, pc}
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8116806:	6880      	ldr	r0, [r0, #8]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8116808:	3601      	adds	r6, #1
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 811680a:	f001 fadb 	bl	8117dc4 <xTaskPriorityDisinherit>
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 811680e:	60a5      	str	r5, [r4, #8]
 8116810:	e7ce      	b.n	81167b0 <prvCopyDataToQueue+0x14>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8116812:	2e01      	cmp	r6, #1
BaseType_t xReturn = pdFALSE;
 8116814:	f04f 0000 	mov.w	r0, #0
 8116818:	bf38      	it	cc
 811681a:	2601      	movcc	r6, #1
 811681c:	e7c8      	b.n	81167b0 <prvCopyDataToQueue+0x14>
 811681e:	bf00      	nop

08116820 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8116820:	b570      	push	{r4, r5, r6, lr}
 8116822:	4605      	mov	r5, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8116824:	f001 ff66 	bl	81186f4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8116828:	f895 3045 	ldrb.w	r3, [r5, #69]	; 0x45
 811682c:	b25c      	sxtb	r4, r3

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 811682e:	2c00      	cmp	r4, #0
 8116830:	dd14      	ble.n	811685c <prvUnlockQueue+0x3c>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8116832:	f105 0624 	add.w	r6, r5, #36	; 0x24
 8116836:	e003      	b.n	8116840 <prvUnlockQueue+0x20>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8116838:	1e63      	subs	r3, r4, #1
 811683a:	b2da      	uxtb	r2, r3
 811683c:	b25c      	sxtb	r4, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 811683e:	b16a      	cbz	r2, 811685c <prvUnlockQueue+0x3c>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8116840:	6a6b      	ldr	r3, [r5, #36]	; 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8116842:	4630      	mov	r0, r6
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8116844:	b153      	cbz	r3, 811685c <prvUnlockQueue+0x3c>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8116846:	f001 f9a5 	bl	8117b94 <xTaskRemoveFromEventList>
 811684a:	2800      	cmp	r0, #0
 811684c:	d0f4      	beq.n	8116838 <prvUnlockQueue+0x18>
						vTaskMissedYield();
 811684e:	f001 fa45 	bl	8117cdc <vTaskMissedYield>
			--cTxLock;
 8116852:	1e63      	subs	r3, r4, #1
 8116854:	b2da      	uxtb	r2, r3
 8116856:	b25c      	sxtb	r4, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8116858:	2a00      	cmp	r2, #0
 811685a:	d1f1      	bne.n	8116840 <prvUnlockQueue+0x20>
		}

		pxQueue->cTxLock = queueUNLOCKED;
 811685c:	23ff      	movs	r3, #255	; 0xff
 811685e:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8116862:	f001 ff6d 	bl	8118740 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8116866:	f001 ff45 	bl	81186f4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 811686a:	f895 3044 	ldrb.w	r3, [r5, #68]	; 0x44
 811686e:	b25c      	sxtb	r4, r3

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8116870:	2c00      	cmp	r4, #0
 8116872:	dd14      	ble.n	811689e <prvUnlockQueue+0x7e>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8116874:	f105 0610 	add.w	r6, r5, #16
 8116878:	e003      	b.n	8116882 <prvUnlockQueue+0x62>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 811687a:	1e63      	subs	r3, r4, #1
 811687c:	b2da      	uxtb	r2, r3
 811687e:	b25c      	sxtb	r4, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8116880:	b16a      	cbz	r2, 811689e <prvUnlockQueue+0x7e>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8116882:	692b      	ldr	r3, [r5, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8116884:	4630      	mov	r0, r6
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8116886:	b153      	cbz	r3, 811689e <prvUnlockQueue+0x7e>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8116888:	f001 f984 	bl	8117b94 <xTaskRemoveFromEventList>
 811688c:	2800      	cmp	r0, #0
 811688e:	d0f4      	beq.n	811687a <prvUnlockQueue+0x5a>
					vTaskMissedYield();
 8116890:	f001 fa24 	bl	8117cdc <vTaskMissedYield>
				--cRxLock;
 8116894:	1e63      	subs	r3, r4, #1
 8116896:	b2da      	uxtb	r2, r3
 8116898:	b25c      	sxtb	r4, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 811689a:	2a00      	cmp	r2, #0
 811689c:	d1f1      	bne.n	8116882 <prvUnlockQueue+0x62>
			{
				break;
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 811689e:	23ff      	movs	r3, #255	; 0xff
 81168a0:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
}
 81168a4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	taskEXIT_CRITICAL();
 81168a8:	f001 bf4a 	b.w	8118740 <vPortExitCritical>

081168ac <xQueueGenericReset>:
{
 81168ac:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
 81168ae:	b1e0      	cbz	r0, 81168ea <xQueueGenericReset+0x3e>
 81168b0:	4604      	mov	r4, r0
 81168b2:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
 81168b4:	f001 ff1e 	bl	81186f4 <vPortEnterCritical>
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 81168b8:	6822      	ldr	r2, [r4, #0]
 81168ba:	e9d4 310f 	ldrd	r3, r1, [r4, #60]	; 0x3c
		pxQueue->pcWriteTo = pxQueue->pcHead;
 81168be:	6062      	str	r2, [r4, #4]
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 81168c0:	fb01 f303 	mul.w	r3, r1, r3
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 81168c4:	1a59      	subs	r1, r3, r1
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 81168c6:	4413      	add	r3, r2
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 81168c8:	440a      	add	r2, r1
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 81168ca:	60a3      	str	r3, [r4, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 81168cc:	2100      	movs	r1, #0
		pxQueue->cRxLock = queueUNLOCKED;
 81168ce:	23ff      	movs	r3, #255	; 0xff
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 81168d0:	60e2      	str	r2, [r4, #12]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 81168d2:	63a1      	str	r1, [r4, #56]	; 0x38
		pxQueue->cRxLock = queueUNLOCKED;
 81168d4:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 81168d8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if( xNewQueue == pdFALSE )
 81168dc:	b985      	cbnz	r5, 8116900 <xQueueGenericReset+0x54>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 81168de:	6923      	ldr	r3, [r4, #16]
 81168e0:	b9d3      	cbnz	r3, 8116918 <xQueueGenericReset+0x6c>
	taskEXIT_CRITICAL();
 81168e2:	f001 ff2d 	bl	8118740 <vPortExitCritical>
}
 81168e6:	2001      	movs	r0, #1
 81168e8:	bd38      	pop	{r3, r4, r5, pc}

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 81168ea:	f04f 0330 	mov.w	r3, #48	; 0x30
 81168ee:	b672      	cpsid	i
 81168f0:	f383 8811 	msr	BASEPRI, r3
 81168f4:	f3bf 8f6f 	isb	sy
 81168f8:	f3bf 8f4f 	dsb	sy
 81168fc:	b662      	cpsie	i
	configASSERT( pxQueue );
 81168fe:	e7fe      	b.n	81168fe <xQueueGenericReset+0x52>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8116900:	f104 0010 	add.w	r0, r4, #16
 8116904:	f7ff fefe 	bl	8116704 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8116908:	f104 0024 	add.w	r0, r4, #36	; 0x24
 811690c:	f7ff fefa 	bl	8116704 <vListInitialise>
	taskEXIT_CRITICAL();
 8116910:	f001 ff16 	bl	8118740 <vPortExitCritical>
}
 8116914:	2001      	movs	r0, #1
 8116916:	bd38      	pop	{r3, r4, r5, pc}
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8116918:	f104 0010 	add.w	r0, r4, #16
 811691c:	f001 f93a 	bl	8117b94 <xTaskRemoveFromEventList>
 8116920:	2800      	cmp	r0, #0
 8116922:	d0de      	beq.n	81168e2 <xQueueGenericReset+0x36>
					queueYIELD_IF_USING_PREEMPTION();
 8116924:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8116928:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 811692c:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8116930:	f3bf 8f4f 	dsb	sy
 8116934:	f3bf 8f6f 	isb	sy
 8116938:	e7d3      	b.n	81168e2 <xQueueGenericReset+0x36>
 811693a:	bf00      	nop

0811693c <xQueueGenericCreateStatic>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 811693c:	b950      	cbnz	r0, 8116954 <xQueueGenericCreateStatic+0x18>
 811693e:	f04f 0330 	mov.w	r3, #48	; 0x30
 8116942:	b672      	cpsid	i
 8116944:	f383 8811 	msr	BASEPRI, r3
 8116948:	f3bf 8f6f 	isb	sy
 811694c:	f3bf 8f4f 	dsb	sy
 8116950:	b662      	cpsie	i
 8116952:	e7fe      	b.n	8116952 <xQueueGenericCreateStatic+0x16>
		configASSERT( pxStaticQueue != NULL );
 8116954:	b17b      	cbz	r3, 8116976 <xQueueGenericCreateStatic+0x3a>
	{
 8116956:	b510      	push	{r4, lr}
 8116958:	460c      	mov	r4, r1
 811695a:	b084      	sub	sp, #16
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 811695c:	b33a      	cbz	r2, 81169ae <xQueueGenericCreateStatic+0x72>
 811695e:	b9a9      	cbnz	r1, 811698c <xQueueGenericCreateStatic+0x50>
 8116960:	f04f 0330 	mov.w	r3, #48	; 0x30
 8116964:	b672      	cpsid	i
 8116966:	f383 8811 	msr	BASEPRI, r3
 811696a:	f3bf 8f6f 	isb	sy
 811696e:	f3bf 8f4f 	dsb	sy
 8116972:	b662      	cpsie	i
 8116974:	e7fe      	b.n	8116974 <xQueueGenericCreateStatic+0x38>
 8116976:	f04f 0330 	mov.w	r3, #48	; 0x30
 811697a:	b672      	cpsid	i
 811697c:	f383 8811 	msr	BASEPRI, r3
 8116980:	f3bf 8f6f 	isb	sy
 8116984:	f3bf 8f4f 	dsb	sy
 8116988:	b662      	cpsie	i
		configASSERT( pxStaticQueue != NULL );
 811698a:	e7fe      	b.n	811698a <xQueueGenericCreateStatic+0x4e>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 811698c:	b17a      	cbz	r2, 81169ae <xQueueGenericCreateStatic+0x72>
			volatile size_t xSize = sizeof( StaticQueue_t );
 811698e:	2148      	movs	r1, #72	; 0x48
 8116990:	9103      	str	r1, [sp, #12]
			configASSERT( xSize == sizeof( Queue_t ) );
 8116992:	9903      	ldr	r1, [sp, #12]
 8116994:	2948      	cmp	r1, #72	; 0x48
 8116996:	d017      	beq.n	81169c8 <xQueueGenericCreateStatic+0x8c>
 8116998:	f04f 0330 	mov.w	r3, #48	; 0x30
 811699c:	b672      	cpsid	i
 811699e:	f383 8811 	msr	BASEPRI, r3
 81169a2:	f3bf 8f6f 	isb	sy
 81169a6:	f3bf 8f4f 	dsb	sy
 81169aa:	b662      	cpsie	i
 81169ac:	e7fe      	b.n	81169ac <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 81169ae:	2c00      	cmp	r4, #0
 81169b0:	d0ed      	beq.n	811698e <xQueueGenericCreateStatic+0x52>
 81169b2:	f04f 0330 	mov.w	r3, #48	; 0x30
 81169b6:	b672      	cpsid	i
 81169b8:	f383 8811 	msr	BASEPRI, r3
 81169bc:	f3bf 8f6f 	isb	sy
 81169c0:	f3bf 8f4f 	dsb	sy
 81169c4:	b662      	cpsie	i
 81169c6:	e7fe      	b.n	81169c6 <xQueueGenericCreateStatic+0x8a>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 81169c8:	2c00      	cmp	r4, #0
 81169ca:	bf08      	it	eq
 81169cc:	461a      	moveq	r2, r3
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 81169ce:	2101      	movs	r1, #1
	pxNewQueue->uxLength = uxQueueLength;
 81169d0:	63d8      	str	r0, [r3, #60]	; 0x3c
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 81169d2:	4618      	mov	r0, r3
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 81169d4:	f883 1046 	strb.w	r1, [r3, #70]	; 0x46
 81169d8:	601a      	str	r2, [r3, #0]
	pxNewQueue->uxItemSize = uxItemSize;
 81169da:	641c      	str	r4, [r3, #64]	; 0x40
 81169dc:	9301      	str	r3, [sp, #4]
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 81169de:	9a03      	ldr	r2, [sp, #12]
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 81169e0:	f7ff ff64 	bl	81168ac <xQueueGenericReset>
	}
 81169e4:	9b01      	ldr	r3, [sp, #4]
 81169e6:	4618      	mov	r0, r3
 81169e8:	b004      	add	sp, #16
 81169ea:	bd10      	pop	{r4, pc}

081169ec <xQueueGenericCreate>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 81169ec:	b950      	cbnz	r0, 8116a04 <xQueueGenericCreate+0x18>
 81169ee:	f04f 0330 	mov.w	r3, #48	; 0x30
 81169f2:	b672      	cpsid	i
 81169f4:	f383 8811 	msr	BASEPRI, r3
 81169f8:	f3bf 8f6f 	isb	sy
 81169fc:	f3bf 8f4f 	dsb	sy
 8116a00:	b662      	cpsie	i
 8116a02:	e7fe      	b.n	8116a02 <xQueueGenericCreate+0x16>
	{
 8116a04:	b570      	push	{r4, r5, r6, lr}
 8116a06:	4605      	mov	r5, r0
 8116a08:	460e      	mov	r6, r1
		if( uxItemSize == ( UBaseType_t ) 0 )
 8116a0a:	b979      	cbnz	r1, 8116a2c <xQueueGenericCreate+0x40>
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8116a0c:	2048      	movs	r0, #72	; 0x48
 8116a0e:	f001 ffdb 	bl	81189c8 <pvPortMalloc>
		if( pxNewQueue != NULL )
 8116a12:	4604      	mov	r4, r0
 8116a14:	b1c0      	cbz	r0, 8116a48 <xQueueGenericCreate+0x5c>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8116a16:	f884 6046 	strb.w	r6, [r4, #70]	; 0x46
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8116a1a:	6024      	str	r4, [r4, #0]
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8116a1c:	2101      	movs	r1, #1
 8116a1e:	4620      	mov	r0, r4
	pxNewQueue->uxItemSize = uxItemSize;
 8116a20:	e9c4 560f 	strd	r5, r6, [r4, #60]	; 0x3c
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8116a24:	f7ff ff42 	bl	81168ac <xQueueGenericReset>
	}
 8116a28:	4620      	mov	r0, r4
 8116a2a:	bd70      	pop	{r4, r5, r6, pc}
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8116a2c:	fb01 f000 	mul.w	r0, r1, r0
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8116a30:	3048      	adds	r0, #72	; 0x48
 8116a32:	f001 ffc9 	bl	81189c8 <pvPortMalloc>
		if( pxNewQueue != NULL )
 8116a36:	4604      	mov	r4, r0
 8116a38:	b130      	cbz	r0, 8116a48 <xQueueGenericCreate+0x5c>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8116a3a:	2200      	movs	r2, #0
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8116a3c:	f100 0348 	add.w	r3, r0, #72	; 0x48
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8116a40:	f880 2046 	strb.w	r2, [r0, #70]	; 0x46
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8116a44:	6003      	str	r3, [r0, #0]
 8116a46:	e7e9      	b.n	8116a1c <xQueueGenericCreate+0x30>
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8116a48:	2400      	movs	r4, #0
	}
 8116a4a:	4620      	mov	r0, r4
 8116a4c:	bd70      	pop	{r4, r5, r6, pc}
 8116a4e:	bf00      	nop

08116a50 <xQueueGenericSend>:
{
 8116a50:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8116a54:	b085      	sub	sp, #20
 8116a56:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 8116a58:	2800      	cmp	r0, #0
 8116a5a:	f000 8083 	beq.w	8116b64 <xQueueGenericSend+0x114>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8116a5e:	460f      	mov	r7, r1
 8116a60:	4604      	mov	r4, r0
 8116a62:	461e      	mov	r6, r3
 8116a64:	2900      	cmp	r1, #0
 8116a66:	d06b      	beq.n	8116b40 <xQueueGenericSend+0xf0>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8116a68:	2e02      	cmp	r6, #2
 8116a6a:	d10d      	bne.n	8116a88 <xQueueGenericSend+0x38>
 8116a6c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8116a6e:	2b01      	cmp	r3, #1
 8116a70:	d00a      	beq.n	8116a88 <xQueueGenericSend+0x38>
 8116a72:	f04f 0330 	mov.w	r3, #48	; 0x30
 8116a76:	b672      	cpsid	i
 8116a78:	f383 8811 	msr	BASEPRI, r3
 8116a7c:	f3bf 8f6f 	isb	sy
 8116a80:	f3bf 8f4f 	dsb	sy
 8116a84:	b662      	cpsie	i
 8116a86:	e7fe      	b.n	8116a86 <xQueueGenericSend+0x36>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8116a88:	f001 f934 	bl	8117cf4 <xTaskGetSchedulerState>
 8116a8c:	2800      	cmp	r0, #0
 8116a8e:	d074      	beq.n	8116b7a <xQueueGenericSend+0x12a>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8116a90:	f1a6 0802 	sub.w	r8, r6, #2
 8116a94:	2500      	movs	r5, #0
 8116a96:	fab8 f888 	clz	r8, r8
		prvLockQueue( pxQueue );
 8116a9a:	46a9      	mov	r9, r5
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8116a9c:	ea4f 1858 	mov.w	r8, r8, lsr #5
 8116aa0:	e007      	b.n	8116ab2 <xQueueGenericSend+0x62>
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 8116aa2:	f001 fe4d 	bl	8118740 <vPortExitCritical>
				prvUnlockQueue( pxQueue );
 8116aa6:	4620      	mov	r0, r4
 8116aa8:	f7ff feba 	bl	8116820 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8116aac:	f000 ffe2 	bl	8117a74 <xTaskResumeAll>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8116ab0:	2501      	movs	r5, #1
		taskENTER_CRITICAL();
 8116ab2:	f001 fe1f 	bl	81186f4 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8116ab6:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8116ab8:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8116aba:	4290      	cmp	r0, r2
 8116abc:	d36b      	bcc.n	8116b96 <xQueueGenericSend+0x146>
 8116abe:	f1b8 0f00 	cmp.w	r8, #0
 8116ac2:	d168      	bne.n	8116b96 <xQueueGenericSend+0x146>
				if( xTicksToWait == ( TickType_t ) 0 )
 8116ac4:	9b01      	ldr	r3, [sp, #4]
 8116ac6:	2b00      	cmp	r3, #0
 8116ac8:	d07d      	beq.n	8116bc6 <xQueueGenericSend+0x176>
				else if( xEntryTimeSet == pdFALSE )
 8116aca:	2d00      	cmp	r5, #0
 8116acc:	d046      	beq.n	8116b5c <xQueueGenericSend+0x10c>
		taskEXIT_CRITICAL();
 8116ace:	f001 fe37 	bl	8118740 <vPortExitCritical>
		vTaskSuspendAll();
 8116ad2:	f000 fe73 	bl	81177bc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8116ad6:	f001 fe0d 	bl	81186f4 <vPortEnterCritical>
 8116ada:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8116ade:	2bff      	cmp	r3, #255	; 0xff
 8116ae0:	d101      	bne.n	8116ae6 <xQueueGenericSend+0x96>
 8116ae2:	f884 9044 	strb.w	r9, [r4, #68]	; 0x44
 8116ae6:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8116aea:	2bff      	cmp	r3, #255	; 0xff
 8116aec:	d101      	bne.n	8116af2 <xQueueGenericSend+0xa2>
 8116aee:	f884 9045 	strb.w	r9, [r4, #69]	; 0x45
 8116af2:	f001 fe25 	bl	8118740 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8116af6:	a901      	add	r1, sp, #4
 8116af8:	a802      	add	r0, sp, #8
 8116afa:	f001 f8a3 	bl	8117c44 <xTaskCheckForTimeOut>
 8116afe:	2800      	cmp	r0, #0
 8116b00:	d165      	bne.n	8116bce <xQueueGenericSend+0x17e>
	taskENTER_CRITICAL();
 8116b02:	f001 fdf7 	bl	81186f4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8116b06:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8116b08:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8116b0a:	429a      	cmp	r2, r3
 8116b0c:	d1c9      	bne.n	8116aa2 <xQueueGenericSend+0x52>
	taskEXIT_CRITICAL();
 8116b0e:	f001 fe17 	bl	8118740 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8116b12:	9901      	ldr	r1, [sp, #4]
 8116b14:	f104 0010 	add.w	r0, r4, #16
 8116b18:	f001 f800 	bl	8117b1c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8116b1c:	4620      	mov	r0, r4
 8116b1e:	f7ff fe7f 	bl	8116820 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8116b22:	f000 ffa7 	bl	8117a74 <xTaskResumeAll>
 8116b26:	2800      	cmp	r0, #0
 8116b28:	d1c2      	bne.n	8116ab0 <xQueueGenericSend+0x60>
					portYIELD_WITHIN_API();
 8116b2a:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8116b2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8116b32:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8116b36:	f3bf 8f4f 	dsb	sy
 8116b3a:	f3bf 8f6f 	isb	sy
 8116b3e:	e7b7      	b.n	8116ab0 <xQueueGenericSend+0x60>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8116b40:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8116b42:	2b00      	cmp	r3, #0
 8116b44:	d090      	beq.n	8116a68 <xQueueGenericSend+0x18>
 8116b46:	f04f 0330 	mov.w	r3, #48	; 0x30
 8116b4a:	b672      	cpsid	i
 8116b4c:	f383 8811 	msr	BASEPRI, r3
 8116b50:	f3bf 8f6f 	isb	sy
 8116b54:	f3bf 8f4f 	dsb	sy
 8116b58:	b662      	cpsie	i
 8116b5a:	e7fe      	b.n	8116b5a <xQueueGenericSend+0x10a>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8116b5c:	a802      	add	r0, sp, #8
 8116b5e:	f001 f865 	bl	8117c2c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8116b62:	e7b4      	b.n	8116ace <xQueueGenericSend+0x7e>
 8116b64:	f04f 0330 	mov.w	r3, #48	; 0x30
 8116b68:	b672      	cpsid	i
 8116b6a:	f383 8811 	msr	BASEPRI, r3
 8116b6e:	f3bf 8f6f 	isb	sy
 8116b72:	f3bf 8f4f 	dsb	sy
 8116b76:	b662      	cpsie	i
	configASSERT( pxQueue );
 8116b78:	e7fe      	b.n	8116b78 <xQueueGenericSend+0x128>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8116b7a:	9b01      	ldr	r3, [sp, #4]
 8116b7c:	2b00      	cmp	r3, #0
 8116b7e:	d087      	beq.n	8116a90 <xQueueGenericSend+0x40>
 8116b80:	f04f 0330 	mov.w	r3, #48	; 0x30
 8116b84:	b672      	cpsid	i
 8116b86:	f383 8811 	msr	BASEPRI, r3
 8116b8a:	f3bf 8f6f 	isb	sy
 8116b8e:	f3bf 8f4f 	dsb	sy
 8116b92:	b662      	cpsie	i
 8116b94:	e7fe      	b.n	8116b94 <xQueueGenericSend+0x144>
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8116b96:	4632      	mov	r2, r6
 8116b98:	4639      	mov	r1, r7
 8116b9a:	4620      	mov	r0, r4
 8116b9c:	f7ff fdfe 	bl	811679c <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8116ba0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8116ba2:	b9db      	cbnz	r3, 8116bdc <xQueueGenericSend+0x18c>
					else if( xYieldRequired != pdFALSE )
 8116ba4:	b148      	cbz	r0, 8116bba <xQueueGenericSend+0x16a>
						queueYIELD_IF_USING_PREEMPTION();
 8116ba6:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8116baa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8116bae:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8116bb2:	f3bf 8f4f 	dsb	sy
 8116bb6:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8116bba:	f001 fdc1 	bl	8118740 <vPortExitCritical>
				return pdPASS;
 8116bbe:	2001      	movs	r0, #1
}
 8116bc0:	b005      	add	sp, #20
 8116bc2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					taskEXIT_CRITICAL();
 8116bc6:	f001 fdbb 	bl	8118740 <vPortExitCritical>
					return errQUEUE_FULL;
 8116bca:	4640      	mov	r0, r8
 8116bcc:	e7f8      	b.n	8116bc0 <xQueueGenericSend+0x170>
			prvUnlockQueue( pxQueue );
 8116bce:	4620      	mov	r0, r4
 8116bd0:	f7ff fe26 	bl	8116820 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8116bd4:	f000 ff4e 	bl	8117a74 <xTaskResumeAll>
			return errQUEUE_FULL;
 8116bd8:	2000      	movs	r0, #0
 8116bda:	e7f1      	b.n	8116bc0 <xQueueGenericSend+0x170>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8116bdc:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8116be0:	f000 ffd8 	bl	8117b94 <xTaskRemoveFromEventList>
 8116be4:	2800      	cmp	r0, #0
 8116be6:	d0e8      	beq.n	8116bba <xQueueGenericSend+0x16a>
 8116be8:	e7dd      	b.n	8116ba6 <xQueueGenericSend+0x156>
 8116bea:	bf00      	nop

08116bec <xQueueCreateMutexStatic>:
	{
 8116bec:	b510      	push	{r4, lr}
		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8116bee:	2200      	movs	r2, #0
	{
 8116bf0:	4604      	mov	r4, r0
 8116bf2:	b082      	sub	sp, #8
 8116bf4:	460b      	mov	r3, r1
		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8116bf6:	2001      	movs	r0, #1
 8116bf8:	4611      	mov	r1, r2
 8116bfa:	9400      	str	r4, [sp, #0]
 8116bfc:	f7ff fe9e 	bl	811693c <xQueueGenericCreateStatic>
		if( pxNewQueue != NULL )
 8116c00:	4604      	mov	r4, r0
 8116c02:	b138      	cbz	r0, 8116c14 <xQueueCreateMutexStatic+0x28>
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8116c04:	2300      	movs	r3, #0
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8116c06:	461a      	mov	r2, r3
 8116c08:	4619      	mov	r1, r3
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8116c0a:	6083      	str	r3, [r0, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8116c0c:	6003      	str	r3, [r0, #0]
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8116c0e:	60c3      	str	r3, [r0, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8116c10:	f7ff ff1e 	bl	8116a50 <xQueueGenericSend>
	}
 8116c14:	4620      	mov	r0, r4
 8116c16:	b002      	add	sp, #8
 8116c18:	bd10      	pop	{r4, pc}
 8116c1a:	bf00      	nop

08116c1c <xQueueCreateMutex>:
	{
 8116c1c:	b538      	push	{r3, r4, r5, lr}
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8116c1e:	2048      	movs	r0, #72	; 0x48
 8116c20:	f001 fed2 	bl	81189c8 <pvPortMalloc>
		if( pxNewQueue != NULL )
 8116c24:	4604      	mov	r4, r0
 8116c26:	b188      	cbz	r0, 8116c4c <xQueueCreateMutex+0x30>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8116c28:	2500      	movs	r5, #0
	pxNewQueue->uxLength = uxQueueLength;
 8116c2a:	2101      	movs	r1, #1
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8116c2c:	6020      	str	r0, [r4, #0]
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8116c2e:	f880 5046 	strb.w	r5, [r0, #70]	; 0x46
	pxNewQueue->uxItemSize = uxItemSize;
 8116c32:	e9c0 150f 	strd	r1, r5, [r0, #60]	; 0x3c
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8116c36:	f7ff fe39 	bl	81168ac <xQueueGenericReset>
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8116c3a:	462b      	mov	r3, r5
 8116c3c:	462a      	mov	r2, r5
 8116c3e:	4629      	mov	r1, r5
 8116c40:	4620      	mov	r0, r4
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8116c42:	60a5      	str	r5, [r4, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8116c44:	6025      	str	r5, [r4, #0]
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8116c46:	60e5      	str	r5, [r4, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8116c48:	f7ff ff02 	bl	8116a50 <xQueueGenericSend>
	}
 8116c4c:	4620      	mov	r0, r4
 8116c4e:	bd38      	pop	{r3, r4, r5, pc}

08116c50 <xQueueGenericSendFromISR>:
	configASSERT( pxQueue );
 8116c50:	2800      	cmp	r0, #0
 8116c52:	d053      	beq.n	8116cfc <xQueueGenericSendFromISR+0xac>
{
 8116c54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8116c58:	460e      	mov	r6, r1
 8116c5a:	4604      	mov	r4, r0
 8116c5c:	4617      	mov	r7, r2
 8116c5e:	461d      	mov	r5, r3
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8116c60:	b359      	cbz	r1, 8116cba <xQueueGenericSendFromISR+0x6a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8116c62:	2d02      	cmp	r5, #2
 8116c64:	d10d      	bne.n	8116c82 <xQueueGenericSendFromISR+0x32>
 8116c66:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8116c68:	2b01      	cmp	r3, #1
 8116c6a:	d00a      	beq.n	8116c82 <xQueueGenericSendFromISR+0x32>
 8116c6c:	f04f 0330 	mov.w	r3, #48	; 0x30
 8116c70:	b672      	cpsid	i
 8116c72:	f383 8811 	msr	BASEPRI, r3
 8116c76:	f3bf 8f6f 	isb	sy
 8116c7a:	f3bf 8f4f 	dsb	sy
 8116c7e:	b662      	cpsie	i
 8116c80:	e7fe      	b.n	8116c80 <xQueueGenericSendFromISR+0x30>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8116c82:	f001 fe3d 	bl	8118900 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8116c86:	f3ef 8811 	mrs	r8, BASEPRI
 8116c8a:	f04f 0330 	mov.w	r3, #48	; 0x30
 8116c8e:	b672      	cpsid	i
 8116c90:	f383 8811 	msr	BASEPRI, r3
 8116c94:	f3bf 8f6f 	isb	sy
 8116c98:	f3bf 8f4f 	dsb	sy
 8116c9c:	b662      	cpsie	i
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8116c9e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8116ca0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8116ca2:	429a      	cmp	r2, r3
 8116ca4:	d317      	bcc.n	8116cd6 <xQueueGenericSendFromISR+0x86>
 8116ca6:	f1a5 0002 	sub.w	r0, r5, #2
 8116caa:	fab0 f080 	clz	r0, r0
 8116cae:	0940      	lsrs	r0, r0, #5
 8116cb0:	b988      	cbnz	r0, 8116cd6 <xQueueGenericSendFromISR+0x86>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8116cb2:	f388 8811 	msr	BASEPRI, r8
}
 8116cb6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8116cba:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8116cbc:	2b00      	cmp	r3, #0
 8116cbe:	d0d0      	beq.n	8116c62 <xQueueGenericSendFromISR+0x12>
	__asm volatile
 8116cc0:	f04f 0330 	mov.w	r3, #48	; 0x30
 8116cc4:	b672      	cpsid	i
 8116cc6:	f383 8811 	msr	BASEPRI, r3
 8116cca:	f3bf 8f6f 	isb	sy
 8116cce:	f3bf 8f4f 	dsb	sy
 8116cd2:	b662      	cpsie	i
 8116cd4:	e7fe      	b.n	8116cd4 <xQueueGenericSendFromISR+0x84>
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8116cd6:	462a      	mov	r2, r5
			const int8_t cTxLock = pxQueue->cTxLock;
 8116cd8:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8116cdc:	4631      	mov	r1, r6
 8116cde:	4620      	mov	r0, r4
			const int8_t cTxLock = pxQueue->cTxLock;
 8116ce0:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8116ce2:	f7ff fd5b 	bl	811679c <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 8116ce6:	1c6b      	adds	r3, r5, #1
 8116ce8:	d013      	beq.n	8116d12 <xQueueGenericSendFromISR+0xc2>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8116cea:	1c6b      	adds	r3, r5, #1
			xReturn = pdPASS;
 8116cec:	2001      	movs	r0, #1
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8116cee:	b25b      	sxtb	r3, r3
 8116cf0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	__asm volatile
 8116cf4:	f388 8811 	msr	BASEPRI, r8
}
 8116cf8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	__asm volatile
 8116cfc:	f04f 0330 	mov.w	r3, #48	; 0x30
 8116d00:	b672      	cpsid	i
 8116d02:	f383 8811 	msr	BASEPRI, r3
 8116d06:	f3bf 8f6f 	isb	sy
 8116d0a:	f3bf 8f4f 	dsb	sy
 8116d0e:	b662      	cpsie	i
	configASSERT( pxQueue );
 8116d10:	e7fe      	b.n	8116d10 <xQueueGenericSendFromISR+0xc0>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8116d12:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8116d14:	b90b      	cbnz	r3, 8116d1a <xQueueGenericSendFromISR+0xca>
			xReturn = pdPASS;
 8116d16:	2001      	movs	r0, #1
 8116d18:	e7cb      	b.n	8116cb2 <xQueueGenericSendFromISR+0x62>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8116d1a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8116d1e:	f000 ff39 	bl	8117b94 <xTaskRemoveFromEventList>
							if( pxHigherPriorityTaskWoken != NULL )
 8116d22:	2800      	cmp	r0, #0
 8116d24:	d0f7      	beq.n	8116d16 <xQueueGenericSendFromISR+0xc6>
 8116d26:	2f00      	cmp	r7, #0
 8116d28:	d0f5      	beq.n	8116d16 <xQueueGenericSendFromISR+0xc6>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8116d2a:	2301      	movs	r3, #1
			xReturn = pdPASS;
 8116d2c:	4618      	mov	r0, r3
								*pxHigherPriorityTaskWoken = pdTRUE;
 8116d2e:	603b      	str	r3, [r7, #0]
 8116d30:	e7bf      	b.n	8116cb2 <xQueueGenericSendFromISR+0x62>
 8116d32:	bf00      	nop

08116d34 <xQueueGiveFromISR>:
	configASSERT( pxQueue );
 8116d34:	b380      	cbz	r0, 8116d98 <xQueueGiveFromISR+0x64>
	configASSERT( pxQueue->uxItemSize == 0 );
 8116d36:	6c03      	ldr	r3, [r0, #64]	; 0x40
{
 8116d38:	b570      	push	{r4, r5, r6, lr}
 8116d3a:	4604      	mov	r4, r0
	configASSERT( pxQueue->uxItemSize == 0 );
 8116d3c:	b153      	cbz	r3, 8116d54 <xQueueGiveFromISR+0x20>
 8116d3e:	f04f 0330 	mov.w	r3, #48	; 0x30
 8116d42:	b672      	cpsid	i
 8116d44:	f383 8811 	msr	BASEPRI, r3
 8116d48:	f3bf 8f6f 	isb	sy
 8116d4c:	f3bf 8f4f 	dsb	sy
 8116d50:	b662      	cpsie	i
 8116d52:	e7fe      	b.n	8116d52 <xQueueGiveFromISR+0x1e>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8116d54:	6803      	ldr	r3, [r0, #0]
 8116d56:	460d      	mov	r5, r1
 8116d58:	b34b      	cbz	r3, 8116dae <xQueueGiveFromISR+0x7a>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8116d5a:	f001 fdd1 	bl	8118900 <vPortValidateInterruptPriority>
	__asm volatile
 8116d5e:	f3ef 8611 	mrs	r6, BASEPRI
 8116d62:	f04f 0330 	mov.w	r3, #48	; 0x30
 8116d66:	b672      	cpsid	i
 8116d68:	f383 8811 	msr	BASEPRI, r3
 8116d6c:	f3bf 8f6f 	isb	sy
 8116d70:	f3bf 8f4f 	dsb	sy
 8116d74:	b662      	cpsie	i
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8116d76:	6ba3      	ldr	r3, [r4, #56]	; 0x38
		if( uxMessagesWaiting < pxQueue->uxLength )
 8116d78:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8116d7a:	429a      	cmp	r2, r3
 8116d7c:	d925      	bls.n	8116dca <xQueueGiveFromISR+0x96>
			const int8_t cTxLock = pxQueue->cTxLock;
 8116d7e:	f894 2045 	ldrb.w	r2, [r4, #69]	; 0x45
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8116d82:	3301      	adds	r3, #1
			if( cTxLock == queueUNLOCKED )
 8116d84:	2aff      	cmp	r2, #255	; 0xff
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8116d86:	63a3      	str	r3, [r4, #56]	; 0x38
			const int8_t cTxLock = pxQueue->cTxLock;
 8116d88:	b253      	sxtb	r3, r2
			if( cTxLock == queueUNLOCKED )
 8116d8a:	d022      	beq.n	8116dd2 <xQueueGiveFromISR+0x9e>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8116d8c:	3301      	adds	r3, #1
			xReturn = pdPASS;
 8116d8e:	2001      	movs	r0, #1
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8116d90:	b25b      	sxtb	r3, r3
 8116d92:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8116d96:	e019      	b.n	8116dcc <xQueueGiveFromISR+0x98>
	__asm volatile
 8116d98:	f04f 0330 	mov.w	r3, #48	; 0x30
 8116d9c:	b672      	cpsid	i
 8116d9e:	f383 8811 	msr	BASEPRI, r3
 8116da2:	f3bf 8f6f 	isb	sy
 8116da6:	f3bf 8f4f 	dsb	sy
 8116daa:	b662      	cpsie	i
	configASSERT( pxQueue );
 8116dac:	e7fe      	b.n	8116dac <xQueueGiveFromISR+0x78>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8116dae:	6883      	ldr	r3, [r0, #8]
 8116db0:	2b00      	cmp	r3, #0
 8116db2:	d0d2      	beq.n	8116d5a <xQueueGiveFromISR+0x26>
 8116db4:	f04f 0330 	mov.w	r3, #48	; 0x30
 8116db8:	b672      	cpsid	i
 8116dba:	f383 8811 	msr	BASEPRI, r3
 8116dbe:	f3bf 8f6f 	isb	sy
 8116dc2:	f3bf 8f4f 	dsb	sy
 8116dc6:	b662      	cpsie	i
 8116dc8:	e7fe      	b.n	8116dc8 <xQueueGiveFromISR+0x94>
			xReturn = errQUEUE_FULL;
 8116dca:	2000      	movs	r0, #0
	__asm volatile
 8116dcc:	f386 8811 	msr	BASEPRI, r6
}
 8116dd0:	bd70      	pop	{r4, r5, r6, pc}
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8116dd2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8116dd4:	b90b      	cbnz	r3, 8116dda <xQueueGiveFromISR+0xa6>
			xReturn = pdPASS;
 8116dd6:	2001      	movs	r0, #1
 8116dd8:	e7f8      	b.n	8116dcc <xQueueGiveFromISR+0x98>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8116dda:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8116dde:	f000 fed9 	bl	8117b94 <xTaskRemoveFromEventList>
							if( pxHigherPriorityTaskWoken != NULL )
 8116de2:	2d00      	cmp	r5, #0
 8116de4:	d0f7      	beq.n	8116dd6 <xQueueGiveFromISR+0xa2>
 8116de6:	2800      	cmp	r0, #0
 8116de8:	d0f5      	beq.n	8116dd6 <xQueueGiveFromISR+0xa2>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8116dea:	2301      	movs	r3, #1
			xReturn = pdPASS;
 8116dec:	4618      	mov	r0, r3
								*pxHigherPriorityTaskWoken = pdTRUE;
 8116dee:	602b      	str	r3, [r5, #0]
 8116df0:	e7ec      	b.n	8116dcc <xQueueGiveFromISR+0x98>
 8116df2:	bf00      	nop

08116df4 <xQueueReceive>:
{
 8116df4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8116df8:	b085      	sub	sp, #20
 8116dfa:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 8116dfc:	2800      	cmp	r0, #0
 8116dfe:	f000 80a4 	beq.w	8116f4a <xQueueReceive+0x156>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8116e02:	460d      	mov	r5, r1
 8116e04:	4604      	mov	r4, r0
 8116e06:	2900      	cmp	r1, #0
 8116e08:	d047      	beq.n	8116e9a <xQueueReceive+0xa6>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8116e0a:	f000 ff73 	bl	8117cf4 <xTaskGetSchedulerState>
 8116e0e:	2800      	cmp	r0, #0
 8116e10:	d051      	beq.n	8116eb6 <xQueueReceive+0xc2>
		taskENTER_CRITICAL();
 8116e12:	f001 fc6f 	bl	81186f4 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8116e16:	6ba6      	ldr	r6, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8116e18:	2e00      	cmp	r6, #0
 8116e1a:	d16b      	bne.n	8116ef4 <xQueueReceive+0x100>
				if( xTicksToWait == ( TickType_t ) 0 )
 8116e1c:	9b01      	ldr	r3, [sp, #4]
 8116e1e:	2b00      	cmp	r3, #0
 8116e20:	d035      	beq.n	8116e8e <xQueueReceive+0x9a>
		prvLockQueue( pxQueue );
 8116e22:	4637      	mov	r7, r6
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8116e24:	f104 0824 	add.w	r8, r4, #36	; 0x24
					portYIELD_WITHIN_API();
 8116e28:	f04f 29e0 	mov.w	r9, #3758153728	; 0xe000e000
					vTaskInternalSetTimeOutState( &xTimeOut );
 8116e2c:	a802      	add	r0, sp, #8
 8116e2e:	f000 fefd 	bl	8117c2c <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 8116e32:	f001 fc85 	bl	8118740 <vPortExitCritical>
		vTaskSuspendAll();
 8116e36:	f000 fcc1 	bl	81177bc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8116e3a:	f001 fc5b 	bl	81186f4 <vPortEnterCritical>
 8116e3e:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8116e42:	2bff      	cmp	r3, #255	; 0xff
 8116e44:	d101      	bne.n	8116e4a <xQueueReceive+0x56>
 8116e46:	f884 7044 	strb.w	r7, [r4, #68]	; 0x44
 8116e4a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8116e4e:	2bff      	cmp	r3, #255	; 0xff
 8116e50:	d101      	bne.n	8116e56 <xQueueReceive+0x62>
 8116e52:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8116e56:	f001 fc73 	bl	8118740 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8116e5a:	a901      	add	r1, sp, #4
 8116e5c:	a802      	add	r0, sp, #8
 8116e5e:	f000 fef1 	bl	8117c44 <xTaskCheckForTimeOut>
 8116e62:	2800      	cmp	r0, #0
 8116e64:	d135      	bne.n	8116ed2 <xQueueReceive+0xde>
	taskENTER_CRITICAL();
 8116e66:	f001 fc45 	bl	81186f4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8116e6a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8116e6c:	2b00      	cmp	r3, #0
 8116e6e:	d056      	beq.n	8116f1e <xQueueReceive+0x12a>
	taskEXIT_CRITICAL();
 8116e70:	f001 fc66 	bl	8118740 <vPortExitCritical>
				prvUnlockQueue( pxQueue );
 8116e74:	4620      	mov	r0, r4
 8116e76:	f7ff fcd3 	bl	8116820 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8116e7a:	f000 fdfb 	bl	8117a74 <xTaskResumeAll>
		taskENTER_CRITICAL();
 8116e7e:	f001 fc39 	bl	81186f4 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8116e82:	6ba6      	ldr	r6, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8116e84:	2e00      	cmp	r6, #0
 8116e86:	d135      	bne.n	8116ef4 <xQueueReceive+0x100>
				if( xTicksToWait == ( TickType_t ) 0 )
 8116e88:	9b01      	ldr	r3, [sp, #4]
 8116e8a:	2b00      	cmp	r3, #0
 8116e8c:	d1d1      	bne.n	8116e32 <xQueueReceive+0x3e>
					taskEXIT_CRITICAL();
 8116e8e:	f001 fc57 	bl	8118740 <vPortExitCritical>
					return errQUEUE_EMPTY;
 8116e92:	2000      	movs	r0, #0
}
 8116e94:	b005      	add	sp, #20
 8116e96:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8116e9a:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8116e9c:	2b00      	cmp	r3, #0
 8116e9e:	d0b4      	beq.n	8116e0a <xQueueReceive+0x16>
	__asm volatile
 8116ea0:	f04f 0330 	mov.w	r3, #48	; 0x30
 8116ea4:	b672      	cpsid	i
 8116ea6:	f383 8811 	msr	BASEPRI, r3
 8116eaa:	f3bf 8f6f 	isb	sy
 8116eae:	f3bf 8f4f 	dsb	sy
 8116eb2:	b662      	cpsie	i
 8116eb4:	e7fe      	b.n	8116eb4 <xQueueReceive+0xc0>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8116eb6:	9b01      	ldr	r3, [sp, #4]
 8116eb8:	2b00      	cmp	r3, #0
 8116eba:	d0aa      	beq.n	8116e12 <xQueueReceive+0x1e>
 8116ebc:	f04f 0330 	mov.w	r3, #48	; 0x30
 8116ec0:	b672      	cpsid	i
 8116ec2:	f383 8811 	msr	BASEPRI, r3
 8116ec6:	f3bf 8f6f 	isb	sy
 8116eca:	f3bf 8f4f 	dsb	sy
 8116ece:	b662      	cpsie	i
 8116ed0:	e7fe      	b.n	8116ed0 <xQueueReceive+0xdc>
			prvUnlockQueue( pxQueue );
 8116ed2:	4620      	mov	r0, r4
 8116ed4:	f7ff fca4 	bl	8116820 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8116ed8:	f000 fdcc 	bl	8117a74 <xTaskResumeAll>
	taskENTER_CRITICAL();
 8116edc:	f001 fc0a 	bl	81186f4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8116ee0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8116ee2:	2b00      	cmp	r3, #0
 8116ee4:	d0d3      	beq.n	8116e8e <xQueueReceive+0x9a>
	taskEXIT_CRITICAL();
 8116ee6:	f001 fc2b 	bl	8118740 <vPortExitCritical>
		taskENTER_CRITICAL();
 8116eea:	f001 fc03 	bl	81186f4 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8116eee:	6ba6      	ldr	r6, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8116ef0:	2e00      	cmp	r6, #0
 8116ef2:	d0c9      	beq.n	8116e88 <xQueueReceive+0x94>
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8116ef4:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8116ef6:	b152      	cbz	r2, 8116f0e <xQueueReceive+0x11a>
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8116ef8:	68e1      	ldr	r1, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8116efa:	68a3      	ldr	r3, [r4, #8]
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8116efc:	4411      	add	r1, r2
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8116efe:	4299      	cmp	r1, r3
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8116f00:	60e1      	str	r1, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8116f02:	d301      	bcc.n	8116f08 <xQueueReceive+0x114>
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8116f04:	6821      	ldr	r1, [r4, #0]
 8116f06:	60e1      	str	r1, [r4, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8116f08:	4628      	mov	r0, r5
 8116f0a:	f00e fa4d 	bl	81253a8 <memcpy>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8116f0e:	3e01      	subs	r6, #1
 8116f10:	63a6      	str	r6, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8116f12:	6923      	ldr	r3, [r4, #16]
 8116f14:	bb23      	cbnz	r3, 8116f60 <xQueueReceive+0x16c>
				taskEXIT_CRITICAL();
 8116f16:	f001 fc13 	bl	8118740 <vPortExitCritical>
				return pdPASS;
 8116f1a:	2001      	movs	r0, #1
 8116f1c:	e7ba      	b.n	8116e94 <xQueueReceive+0xa0>
	taskEXIT_CRITICAL();
 8116f1e:	f001 fc0f 	bl	8118740 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8116f22:	9901      	ldr	r1, [sp, #4]
 8116f24:	4640      	mov	r0, r8
 8116f26:	f000 fdf9 	bl	8117b1c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8116f2a:	4620      	mov	r0, r4
 8116f2c:	f7ff fc78 	bl	8116820 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8116f30:	f000 fda0 	bl	8117a74 <xTaskResumeAll>
 8116f34:	2800      	cmp	r0, #0
 8116f36:	d1d8      	bne.n	8116eea <xQueueReceive+0xf6>
					portYIELD_WITHIN_API();
 8116f38:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8116f3c:	f8c9 3d04 	str.w	r3, [r9, #3332]	; 0xd04
 8116f40:	f3bf 8f4f 	dsb	sy
 8116f44:	f3bf 8f6f 	isb	sy
		taskENTER_CRITICAL();
 8116f48:	e7cf      	b.n	8116eea <xQueueReceive+0xf6>
 8116f4a:	f04f 0330 	mov.w	r3, #48	; 0x30
 8116f4e:	b672      	cpsid	i
 8116f50:	f383 8811 	msr	BASEPRI, r3
 8116f54:	f3bf 8f6f 	isb	sy
 8116f58:	f3bf 8f4f 	dsb	sy
 8116f5c:	b662      	cpsie	i
	configASSERT( ( pxQueue ) );
 8116f5e:	e7fe      	b.n	8116f5e <xQueueReceive+0x16a>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8116f60:	f104 0010 	add.w	r0, r4, #16
 8116f64:	f000 fe16 	bl	8117b94 <xTaskRemoveFromEventList>
 8116f68:	2800      	cmp	r0, #0
 8116f6a:	d0d4      	beq.n	8116f16 <xQueueReceive+0x122>
						queueYIELD_IF_USING_PREEMPTION();
 8116f6c:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8116f70:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8116f74:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8116f78:	f3bf 8f4f 	dsb	sy
 8116f7c:	f3bf 8f6f 	isb	sy
 8116f80:	e7c9      	b.n	8116f16 <xQueueReceive+0x122>
 8116f82:	bf00      	nop

08116f84 <xQueueSemaphoreTake>:
{
 8116f84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8116f86:	b085      	sub	sp, #20
 8116f88:	9101      	str	r1, [sp, #4]
	configASSERT( ( pxQueue ) );
 8116f8a:	2800      	cmp	r0, #0
 8116f8c:	d057      	beq.n	811703e <xQueueSemaphoreTake+0xba>
	configASSERT( pxQueue->uxItemSize == 0 );
 8116f8e:	6c06      	ldr	r6, [r0, #64]	; 0x40
 8116f90:	4604      	mov	r4, r0
 8116f92:	b156      	cbz	r6, 8116faa <xQueueSemaphoreTake+0x26>
 8116f94:	f04f 0330 	mov.w	r3, #48	; 0x30
 8116f98:	b672      	cpsid	i
 8116f9a:	f383 8811 	msr	BASEPRI, r3
 8116f9e:	f3bf 8f6f 	isb	sy
 8116fa2:	f3bf 8f4f 	dsb	sy
 8116fa6:	b662      	cpsie	i
 8116fa8:	e7fe      	b.n	8116fa8 <xQueueSemaphoreTake+0x24>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8116faa:	f000 fea3 	bl	8117cf4 <xTaskGetSchedulerState>
 8116fae:	4605      	mov	r5, r0
 8116fb0:	2800      	cmp	r0, #0
 8116fb2:	d04f      	beq.n	8117054 <xQueueSemaphoreTake+0xd0>
 8116fb4:	4635      	mov	r5, r6
		taskENTER_CRITICAL();
 8116fb6:	f001 fb9d 	bl	81186f4 <vPortEnterCritical>
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8116fba:	6ba3      	ldr	r3, [r4, #56]	; 0x38
		prvLockQueue( pxQueue );
 8116fbc:	2700      	movs	r7, #0
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8116fbe:	bb8b      	cbnz	r3, 8117024 <xQueueSemaphoreTake+0xa0>
				if( xTicksToWait == ( TickType_t ) 0 )
 8116fc0:	9b01      	ldr	r3, [sp, #4]
 8116fc2:	2b00      	cmp	r3, #0
 8116fc4:	f000 809f 	beq.w	8117106 <xQueueSemaphoreTake+0x182>
				else if( xEntryTimeSet == pdFALSE )
 8116fc8:	2d00      	cmp	r5, #0
 8116fca:	d05d      	beq.n	8117088 <xQueueSemaphoreTake+0x104>
		taskEXIT_CRITICAL();
 8116fcc:	f001 fbb8 	bl	8118740 <vPortExitCritical>
		vTaskSuspendAll();
 8116fd0:	f000 fbf4 	bl	81177bc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8116fd4:	f001 fb8e 	bl	81186f4 <vPortEnterCritical>
 8116fd8:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8116fdc:	2bff      	cmp	r3, #255	; 0xff
 8116fde:	d101      	bne.n	8116fe4 <xQueueSemaphoreTake+0x60>
 8116fe0:	f884 7044 	strb.w	r7, [r4, #68]	; 0x44
 8116fe4:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8116fe8:	2bff      	cmp	r3, #255	; 0xff
 8116fea:	d101      	bne.n	8116ff0 <xQueueSemaphoreTake+0x6c>
 8116fec:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8116ff0:	f001 fba6 	bl	8118740 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8116ff4:	a901      	add	r1, sp, #4
 8116ff6:	a802      	add	r0, sp, #8
 8116ff8:	f000 fe24 	bl	8117c44 <xTaskCheckForTimeOut>
 8116ffc:	2800      	cmp	r0, #0
 8116ffe:	d137      	bne.n	8117070 <xQueueSemaphoreTake+0xec>
	taskENTER_CRITICAL();
 8117000:	f001 fb78 	bl	81186f4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8117004:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8117006:	2b00      	cmp	r3, #0
 8117008:	d042      	beq.n	8117090 <xQueueSemaphoreTake+0x10c>
	taskEXIT_CRITICAL();
 811700a:	f001 fb99 	bl	8118740 <vPortExitCritical>
				prvUnlockQueue( pxQueue );
 811700e:	4620      	mov	r0, r4
 8117010:	f7ff fc06 	bl	8116820 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8117014:	f000 fd2e 	bl	8117a74 <xTaskResumeAll>
		taskENTER_CRITICAL();
 8117018:	f001 fb6c 	bl	81186f4 <vPortEnterCritical>
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 811701c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 811701e:	2501      	movs	r5, #1
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8117020:	2b00      	cmp	r3, #0
 8117022:	d0cd      	beq.n	8116fc0 <xQueueSemaphoreTake+0x3c>
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8117024:	3b01      	subs	r3, #1
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8117026:	6822      	ldr	r2, [r4, #0]
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8117028:	63a3      	str	r3, [r4, #56]	; 0x38
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 811702a:	2a00      	cmp	r2, #0
 811702c:	f000 8089 	beq.w	8117142 <xQueueSemaphoreTake+0x1be>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8117030:	6923      	ldr	r3, [r4, #16]
 8117032:	2b00      	cmp	r3, #0
 8117034:	d174      	bne.n	8117120 <xQueueSemaphoreTake+0x19c>
				return pdPASS;
 8117036:	2601      	movs	r6, #1
				taskEXIT_CRITICAL();
 8117038:	f001 fb82 	bl	8118740 <vPortExitCritical>
				return pdPASS;
 811703c:	e046      	b.n	81170cc <xQueueSemaphoreTake+0x148>
 811703e:	f04f 0330 	mov.w	r3, #48	; 0x30
 8117042:	b672      	cpsid	i
 8117044:	f383 8811 	msr	BASEPRI, r3
 8117048:	f3bf 8f6f 	isb	sy
 811704c:	f3bf 8f4f 	dsb	sy
 8117050:	b662      	cpsie	i
	configASSERT( ( pxQueue ) );
 8117052:	e7fe      	b.n	8117052 <xQueueSemaphoreTake+0xce>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8117054:	9b01      	ldr	r3, [sp, #4]
 8117056:	2b00      	cmp	r3, #0
 8117058:	d03b      	beq.n	81170d2 <xQueueSemaphoreTake+0x14e>
 811705a:	f04f 0330 	mov.w	r3, #48	; 0x30
 811705e:	b672      	cpsid	i
 8117060:	f383 8811 	msr	BASEPRI, r3
 8117064:	f3bf 8f6f 	isb	sy
 8117068:	f3bf 8f4f 	dsb	sy
 811706c:	b662      	cpsie	i
 811706e:	e7fe      	b.n	811706e <xQueueSemaphoreTake+0xea>
			prvUnlockQueue( pxQueue );
 8117070:	4620      	mov	r0, r4
 8117072:	f7ff fbd5 	bl	8116820 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8117076:	f000 fcfd 	bl	8117a74 <xTaskResumeAll>
	taskENTER_CRITICAL();
 811707a:	f001 fb3b 	bl	81186f4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 811707e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8117080:	b30b      	cbz	r3, 81170c6 <xQueueSemaphoreTake+0x142>
	taskEXIT_CRITICAL();
 8117082:	f001 fb5d 	bl	8118740 <vPortExitCritical>
	return xReturn;
 8117086:	e7c7      	b.n	8117018 <xQueueSemaphoreTake+0x94>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8117088:	a802      	add	r0, sp, #8
 811708a:	f000 fdcf 	bl	8117c2c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 811708e:	e79d      	b.n	8116fcc <xQueueSemaphoreTake+0x48>
	taskEXIT_CRITICAL();
 8117090:	f001 fb56 	bl	8118740 <vPortExitCritical>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8117094:	6823      	ldr	r3, [r4, #0]
 8117096:	b36b      	cbz	r3, 81170f4 <xQueueSemaphoreTake+0x170>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8117098:	9901      	ldr	r1, [sp, #4]
 811709a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 811709e:	f000 fd3d 	bl	8117b1c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 81170a2:	4620      	mov	r0, r4
 81170a4:	f7ff fbbc 	bl	8116820 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 81170a8:	f000 fce4 	bl	8117a74 <xTaskResumeAll>
 81170ac:	2800      	cmp	r0, #0
 81170ae:	d1b3      	bne.n	8117018 <xQueueSemaphoreTake+0x94>
					portYIELD_WITHIN_API();
 81170b0:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 81170b4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 81170b8:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 81170bc:	f3bf 8f4f 	dsb	sy
 81170c0:	f3bf 8f6f 	isb	sy
 81170c4:	e7a8      	b.n	8117018 <xQueueSemaphoreTake+0x94>
	taskEXIT_CRITICAL();
 81170c6:	f001 fb3b 	bl	8118740 <vPortExitCritical>
					if( xInheritanceOccurred != pdFALSE )
 81170ca:	b926      	cbnz	r6, 81170d6 <xQueueSemaphoreTake+0x152>
}
 81170cc:	4630      	mov	r0, r6
 81170ce:	b005      	add	sp, #20
 81170d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 81170d2:	4606      	mov	r6, r0
 81170d4:	e76f      	b.n	8116fb6 <xQueueSemaphoreTake+0x32>
						taskENTER_CRITICAL();
 81170d6:	f001 fb0d 	bl	81186f4 <vPortEnterCritical>
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 81170da:	6a61      	ldr	r1, [r4, #36]	; 0x24
 81170dc:	b119      	cbz	r1, 81170e6 <xQueueSemaphoreTake+0x162>
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 81170de:	6b23      	ldr	r3, [r4, #48]	; 0x30
 81170e0:	6819      	ldr	r1, [r3, #0]
 81170e2:	f1c1 0107 	rsb	r1, r1, #7
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 81170e6:	68a0      	ldr	r0, [r4, #8]
				return errQUEUE_EMPTY;
 81170e8:	2600      	movs	r6, #0
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 81170ea:	f000 fecb 	bl	8117e84 <vTaskPriorityDisinheritAfterTimeout>
						taskEXIT_CRITICAL();
 81170ee:	f001 fb27 	bl	8118740 <vPortExitCritical>
 81170f2:	e7eb      	b.n	81170cc <xQueueSemaphoreTake+0x148>
						taskENTER_CRITICAL();
 81170f4:	f001 fafe 	bl	81186f4 <vPortEnterCritical>
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 81170f8:	68a0      	ldr	r0, [r4, #8]
 81170fa:	f000 fe0b 	bl	8117d14 <xTaskPriorityInherit>
 81170fe:	4606      	mov	r6, r0
						taskEXIT_CRITICAL();
 8117100:	f001 fb1e 	bl	8118740 <vPortExitCritical>
 8117104:	e7c8      	b.n	8117098 <xQueueSemaphoreTake+0x114>
						configASSERT( xInheritanceOccurred == pdFALSE );
 8117106:	2e00      	cmp	r6, #0
 8117108:	d0f1      	beq.n	81170ee <xQueueSemaphoreTake+0x16a>
 811710a:	f04f 0330 	mov.w	r3, #48	; 0x30
 811710e:	b672      	cpsid	i
 8117110:	f383 8811 	msr	BASEPRI, r3
 8117114:	f3bf 8f6f 	isb	sy
 8117118:	f3bf 8f4f 	dsb	sy
 811711c:	b662      	cpsie	i
 811711e:	e7fe      	b.n	811711e <xQueueSemaphoreTake+0x19a>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8117120:	f104 0010 	add.w	r0, r4, #16
 8117124:	f000 fd36 	bl	8117b94 <xTaskRemoveFromEventList>
 8117128:	2800      	cmp	r0, #0
 811712a:	d084      	beq.n	8117036 <xQueueSemaphoreTake+0xb2>
						queueYIELD_IF_USING_PREEMPTION();
 811712c:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8117130:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8117134:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8117138:	f3bf 8f4f 	dsb	sy
 811713c:	f3bf 8f6f 	isb	sy
 8117140:	e779      	b.n	8117036 <xQueueSemaphoreTake+0xb2>
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8117142:	f000 ff0d 	bl	8117f60 <pvTaskIncrementMutexHeldCount>
 8117146:	60a0      	str	r0, [r4, #8]
 8117148:	e772      	b.n	8117030 <xQueueSemaphoreTake+0xac>
 811714a:	bf00      	nop

0811714c <xQueueReceiveFromISR>:
{
 811714c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
 8117150:	b330      	cbz	r0, 81171a0 <xQueueReceiveFromISR+0x54>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8117152:	460e      	mov	r6, r1
 8117154:	4604      	mov	r4, r0
 8117156:	4617      	mov	r7, r2
 8117158:	b1a1      	cbz	r1, 8117184 <xQueueReceiveFromISR+0x38>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 811715a:	f001 fbd1 	bl	8118900 <vPortValidateInterruptPriority>
	__asm volatile
 811715e:	f3ef 8911 	mrs	r9, BASEPRI
 8117162:	f04f 0330 	mov.w	r3, #48	; 0x30
 8117166:	b672      	cpsid	i
 8117168:	f383 8811 	msr	BASEPRI, r3
 811716c:	f3bf 8f6f 	isb	sy
 8117170:	f3bf 8f4f 	dsb	sy
 8117174:	b662      	cpsie	i
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8117176:	6ba5      	ldr	r5, [r4, #56]	; 0x38
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8117178:	b9ed      	cbnz	r5, 81171b6 <xQueueReceiveFromISR+0x6a>
			xReturn = pdFAIL;
 811717a:	4628      	mov	r0, r5
	__asm volatile
 811717c:	f389 8811 	msr	BASEPRI, r9
}
 8117180:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8117184:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8117186:	2b00      	cmp	r3, #0
 8117188:	d0e7      	beq.n	811715a <xQueueReceiveFromISR+0xe>
	__asm volatile
 811718a:	f04f 0330 	mov.w	r3, #48	; 0x30
 811718e:	b672      	cpsid	i
 8117190:	f383 8811 	msr	BASEPRI, r3
 8117194:	f3bf 8f6f 	isb	sy
 8117198:	f3bf 8f4f 	dsb	sy
 811719c:	b662      	cpsie	i
 811719e:	e7fe      	b.n	811719e <xQueueReceiveFromISR+0x52>
 81171a0:	f04f 0330 	mov.w	r3, #48	; 0x30
 81171a4:	b672      	cpsid	i
 81171a6:	f383 8811 	msr	BASEPRI, r3
 81171aa:	f3bf 8f6f 	isb	sy
 81171ae:	f3bf 8f4f 	dsb	sy
 81171b2:	b662      	cpsie	i
	configASSERT( pxQueue );
 81171b4:	e7fe      	b.n	81171b4 <xQueueReceiveFromISR+0x68>
			const int8_t cRxLock = pxQueue->cRxLock;
 81171b6:	f894 8044 	ldrb.w	r8, [r4, #68]	; 0x44
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 81171ba:	6c22      	ldr	r2, [r4, #64]	; 0x40
			const int8_t cRxLock = pxQueue->cRxLock;
 81171bc:	fa4f f888 	sxtb.w	r8, r8
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 81171c0:	b142      	cbz	r2, 81171d4 <xQueueReceiveFromISR+0x88>
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 81171c2:	68e1      	ldr	r1, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 81171c4:	68a3      	ldr	r3, [r4, #8]
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 81171c6:	4411      	add	r1, r2
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 81171c8:	4299      	cmp	r1, r3
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 81171ca:	60e1      	str	r1, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 81171cc:	d215      	bcs.n	81171fa <xQueueReceiveFromISR+0xae>
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 81171ce:	4630      	mov	r0, r6
 81171d0:	f00e f8ea 	bl	81253a8 <memcpy>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 81171d4:	3d01      	subs	r5, #1
			if( cRxLock == queueUNLOCKED )
 81171d6:	f1b8 3fff 	cmp.w	r8, #4294967295
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 81171da:	63a5      	str	r5, [r4, #56]	; 0x38
			if( cRxLock == queueUNLOCKED )
 81171dc:	d009      	beq.n	81171f2 <xQueueReceiveFromISR+0xa6>
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 81171de:	f108 0301 	add.w	r3, r8, #1
			xReturn = pdPASS;
 81171e2:	2001      	movs	r0, #1
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 81171e4:	b25b      	sxtb	r3, r3
 81171e6:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	__asm volatile
 81171ea:	f389 8811 	msr	BASEPRI, r9
}
 81171ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 81171f2:	6923      	ldr	r3, [r4, #16]
 81171f4:	b923      	cbnz	r3, 8117200 <xQueueReceiveFromISR+0xb4>
			xReturn = pdPASS;
 81171f6:	2001      	movs	r0, #1
 81171f8:	e7c0      	b.n	811717c <xQueueReceiveFromISR+0x30>
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 81171fa:	6821      	ldr	r1, [r4, #0]
 81171fc:	60e1      	str	r1, [r4, #12]
 81171fe:	e7e6      	b.n	81171ce <xQueueReceiveFromISR+0x82>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8117200:	f104 0010 	add.w	r0, r4, #16
 8117204:	f000 fcc6 	bl	8117b94 <xTaskRemoveFromEventList>
						if( pxHigherPriorityTaskWoken != NULL )
 8117208:	2f00      	cmp	r7, #0
 811720a:	d0f4      	beq.n	81171f6 <xQueueReceiveFromISR+0xaa>
 811720c:	2800      	cmp	r0, #0
 811720e:	d0f2      	beq.n	81171f6 <xQueueReceiveFromISR+0xaa>
							*pxHigherPriorityTaskWoken = pdTRUE;
 8117210:	2301      	movs	r3, #1
			xReturn = pdPASS;
 8117212:	4618      	mov	r0, r3
							*pxHigherPriorityTaskWoken = pdTRUE;
 8117214:	603b      	str	r3, [r7, #0]
 8117216:	e7b1      	b.n	811717c <xQueueReceiveFromISR+0x30>

08117218 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8117218:	b410      	push	{r4}
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 811721a:	2300      	movs	r3, #0
 811721c:	4c08      	ldr	r4, [pc, #32]	; (8117240 <vQueueAddToRegistry+0x28>)
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 811721e:	f854 2033 	ldr.w	r2, [r4, r3, lsl #3]
 8117222:	b12a      	cbz	r2, 8117230 <vQueueAddToRegistry+0x18>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8117224:	3301      	adds	r3, #1
 8117226:	2b08      	cmp	r3, #8
 8117228:	d1f9      	bne.n	811721e <vQueueAddToRegistry+0x6>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 811722a:	f85d 4b04 	ldr.w	r4, [sp], #4
 811722e:	4770      	bx	lr
				xQueueRegistry[ ux ].xHandle = xQueue;
 8117230:	eb04 02c3 	add.w	r2, r4, r3, lsl #3
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8117234:	f844 1033 	str.w	r1, [r4, r3, lsl #3]
	}
 8117238:	f85d 4b04 	ldr.w	r4, [sp], #4
				xQueueRegistry[ ux ].xHandle = xQueue;
 811723c:	6050      	str	r0, [r2, #4]
	}
 811723e:	4770      	bx	lr
 8117240:	20006680 	.word	0x20006680

08117244 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8117244:	b570      	push	{r4, r5, r6, lr}
 8117246:	4604      	mov	r4, r0
 8117248:	460e      	mov	r6, r1
 811724a:	4615      	mov	r5, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 811724c:	f001 fa52 	bl	81186f4 <vPortEnterCritical>
 8117250:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8117254:	2bff      	cmp	r3, #255	; 0xff
 8117256:	d102      	bne.n	811725e <vQueueWaitForMessageRestricted+0x1a>
 8117258:	2300      	movs	r3, #0
 811725a:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 811725e:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8117262:	2bff      	cmp	r3, #255	; 0xff
 8117264:	d102      	bne.n	811726c <vQueueWaitForMessageRestricted+0x28>
 8117266:	2300      	movs	r3, #0
 8117268:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 811726c:	f001 fa68 	bl	8118740 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8117270:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8117272:	b123      	cbz	r3, 811727e <vQueueWaitForMessageRestricted+0x3a>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8117274:	4620      	mov	r0, r4
	}
 8117276:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		prvUnlockQueue( pxQueue );
 811727a:	f7ff bad1 	b.w	8116820 <prvUnlockQueue>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 811727e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8117282:	462a      	mov	r2, r5
 8117284:	4631      	mov	r1, r6
 8117286:	f000 fc65 	bl	8117b54 <vTaskPlaceOnEventListRestricted>
		prvUnlockQueue( pxQueue );
 811728a:	4620      	mov	r0, r4
	}
 811728c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		prvUnlockQueue( pxQueue );
 8117290:	f7ff bac6 	b.w	8116820 <prvUnlockQueue>

08117294 <prvAddNewTaskToReadyList>:
	}
}
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8117294:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8117298:	4604      	mov	r4, r0
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 811729a:	f001 fa2b 	bl	81186f4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 811729e:	4a35      	ldr	r2, [pc, #212]	; (8117374 <prvAddNewTaskToReadyList+0xe0>)
		if( pxCurrentTCB == NULL )
 81172a0:	4d35      	ldr	r5, [pc, #212]	; (8117378 <prvAddNewTaskToReadyList+0xe4>)
		uxCurrentNumberOfTasks++;
 81172a2:	6813      	ldr	r3, [r2, #0]
 81172a4:	3301      	adds	r3, #1
 81172a6:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 81172a8:	682b      	ldr	r3, [r5, #0]
 81172aa:	2b00      	cmp	r3, #0
 81172ac:	d034      	beq.n	8117318 <prvAddNewTaskToReadyList+0x84>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 81172ae:	4e33      	ldr	r6, [pc, #204]	; (811737c <prvAddNewTaskToReadyList+0xe8>)
 81172b0:	6833      	ldr	r3, [r6, #0]
 81172b2:	b343      	cbz	r3, 8117306 <prvAddNewTaskToReadyList+0x72>
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 81172b4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 81172b6:	f8df 80e8 	ldr.w	r8, [pc, #232]	; 81173a0 <prvAddNewTaskToReadyList+0x10c>
 81172ba:	2201      	movs	r2, #1
		uxTaskNumber++;
 81172bc:	4f30      	ldr	r7, [pc, #192]	; (8117380 <prvAddNewTaskToReadyList+0xec>)
		prvAddTaskToReadyList( pxNewTCB );
 81172be:	4931      	ldr	r1, [pc, #196]	; (8117384 <prvAddNewTaskToReadyList+0xf0>)
 81172c0:	409a      	lsls	r2, r3
 81172c2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 81172c6:	eb08 0083 	add.w	r0, r8, r3, lsl #2
		uxTaskNumber++;
 81172ca:	683b      	ldr	r3, [r7, #0]
 81172cc:	3301      	adds	r3, #1
 81172ce:	603b      	str	r3, [r7, #0]
		prvAddTaskToReadyList( pxNewTCB );
 81172d0:	680b      	ldr	r3, [r1, #0]
 81172d2:	431a      	orrs	r2, r3
 81172d4:	600a      	str	r2, [r1, #0]
 81172d6:	1d21      	adds	r1, r4, #4
 81172d8:	f7ff fa24 	bl	8116724 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 81172dc:	f001 fa30 	bl	8118740 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 81172e0:	6833      	ldr	r3, [r6, #0]
 81172e2:	b173      	cbz	r3, 8117302 <prvAddNewTaskToReadyList+0x6e>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 81172e4:	682a      	ldr	r2, [r5, #0]
 81172e6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 81172e8:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 81172ea:	429a      	cmp	r2, r3
 81172ec:	d209      	bcs.n	8117302 <prvAddNewTaskToReadyList+0x6e>
		{
			taskYIELD_IF_USING_PREEMPTION();
 81172ee:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 81172f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 81172f6:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 81172fa:	f3bf 8f4f 	dsb	sy
 81172fe:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8117302:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8117306:	682a      	ldr	r2, [r5, #0]
 8117308:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 811730a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 811730c:	f8df 8090 	ldr.w	r8, [pc, #144]	; 81173a0 <prvAddNewTaskToReadyList+0x10c>
 8117310:	429a      	cmp	r2, r3
 8117312:	d8d2      	bhi.n	81172ba <prvAddNewTaskToReadyList+0x26>
					pxCurrentTCB = pxNewTCB;
 8117314:	602c      	str	r4, [r5, #0]
 8117316:	e7d0      	b.n	81172ba <prvAddNewTaskToReadyList+0x26>
			pxCurrentTCB = pxNewTCB;
 8117318:	602c      	str	r4, [r5, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 811731a:	6813      	ldr	r3, [r2, #0]
 811731c:	2b01      	cmp	r3, #1
 811731e:	d004      	beq.n	811732a <prvAddNewTaskToReadyList+0x96>
		prvAddTaskToReadyList( pxNewTCB );
 8117320:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8117322:	f8df 807c 	ldr.w	r8, [pc, #124]	; 81173a0 <prvAddNewTaskToReadyList+0x10c>
 8117326:	4e15      	ldr	r6, [pc, #84]	; (811737c <prvAddNewTaskToReadyList+0xe8>)
 8117328:	e7c7      	b.n	81172ba <prvAddNewTaskToReadyList+0x26>
 811732a:	f8df 8074 	ldr.w	r8, [pc, #116]	; 81173a0 <prvAddNewTaskToReadyList+0x10c>
 811732e:	4646      	mov	r6, r8
 8117330:	f108 078c 	add.w	r7, r8, #140	; 0x8c
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8117334:	4630      	mov	r0, r6
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8117336:	3614      	adds	r6, #20
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8117338:	f7ff f9e4 	bl	8116704 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 811733c:	42b7      	cmp	r7, r6
 811733e:	d1f9      	bne.n	8117334 <prvAddNewTaskToReadyList+0xa0>
	}

	vListInitialise( &xDelayedTaskList1 );
 8117340:	f8df 9060 	ldr.w	r9, [pc, #96]	; 81173a4 <prvAddNewTaskToReadyList+0x110>
	vListInitialise( &xDelayedTaskList2 );
 8117344:	4f10      	ldr	r7, [pc, #64]	; (8117388 <prvAddNewTaskToReadyList+0xf4>)
	vListInitialise( &xDelayedTaskList1 );
 8117346:	4648      	mov	r0, r9
 8117348:	4e0c      	ldr	r6, [pc, #48]	; (811737c <prvAddNewTaskToReadyList+0xe8>)
 811734a:	f7ff f9db 	bl	8116704 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 811734e:	4638      	mov	r0, r7
 8117350:	f7ff f9d8 	bl	8116704 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8117354:	480d      	ldr	r0, [pc, #52]	; (811738c <prvAddNewTaskToReadyList+0xf8>)
 8117356:	f7ff f9d5 	bl	8116704 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 811735a:	480d      	ldr	r0, [pc, #52]	; (8117390 <prvAddNewTaskToReadyList+0xfc>)
 811735c:	f7ff f9d2 	bl	8116704 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8117360:	480c      	ldr	r0, [pc, #48]	; (8117394 <prvAddNewTaskToReadyList+0x100>)
 8117362:	f7ff f9cf 	bl	8116704 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8117366:	4b0c      	ldr	r3, [pc, #48]	; (8117398 <prvAddNewTaskToReadyList+0x104>)
 8117368:	f8c3 9000 	str.w	r9, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 811736c:	4b0b      	ldr	r3, [pc, #44]	; (811739c <prvAddNewTaskToReadyList+0x108>)
 811736e:	601f      	str	r7, [r3, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8117370:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
}
 8117372:	e7a2      	b.n	81172ba <prvAddNewTaskToReadyList+0x26>
 8117374:	20006758 	.word	0x20006758
 8117378:	200066c0 	.word	0x200066c0
 811737c:	200067b4 	.word	0x200067b4
 8117380:	20006768 	.word	0x20006768
 8117384:	2000676c 	.word	0x2000676c
 8117388:	20006784 	.word	0x20006784
 811738c:	200067a0 	.word	0x200067a0
 8117390:	200067cc 	.word	0x200067cc
 8117394:	200067b8 	.word	0x200067b8
 8117398:	200066c4 	.word	0x200066c4
 811739c:	200066c8 	.word	0x200066c8
 81173a0:	200066cc 	.word	0x200066cc
 81173a4:	20006770 	.word	0x20006770

081173a8 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 81173a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 81173aa:	4b1b      	ldr	r3, [pc, #108]	; (8117418 <prvAddCurrentTaskToDelayedList+0x70>)
{
 81173ac:	4604      	mov	r4, r0
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 81173ae:	4e1b      	ldr	r6, [pc, #108]	; (811741c <prvAddCurrentTaskToDelayedList+0x74>)
{
 81173b0:	460f      	mov	r7, r1
const TickType_t xConstTickCount = xTickCount;
 81173b2:	681d      	ldr	r5, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 81173b4:	6833      	ldr	r3, [r6, #0]
 81173b6:	1d18      	adds	r0, r3, #4
 81173b8:	f7ff f9dc 	bl	8116774 <uxListRemove>
 81173bc:	b948      	cbnz	r0, 81173d2 <prvAddCurrentTaskToDelayedList+0x2a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 81173be:	6833      	ldr	r3, [r6, #0]
 81173c0:	4917      	ldr	r1, [pc, #92]	; (8117420 <prvAddCurrentTaskToDelayedList+0x78>)
 81173c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 81173c4:	2301      	movs	r3, #1
 81173c6:	fa03 f202 	lsl.w	r2, r3, r2
 81173ca:	680b      	ldr	r3, [r1, #0]
 81173cc:	ea23 0302 	bic.w	r3, r3, r2
 81173d0:	600b      	str	r3, [r1, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 81173d2:	1c63      	adds	r3, r4, #1
 81173d4:	d100      	bne.n	81173d8 <prvAddCurrentTaskToDelayedList+0x30>
 81173d6:	b9bf      	cbnz	r7, 8117408 <prvAddCurrentTaskToDelayedList+0x60>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
 81173d8:	192c      	adds	r4, r5, r4

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 81173da:	6833      	ldr	r3, [r6, #0]
 81173dc:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
 81173de:	d307      	bcc.n	81173f0 <prvAddCurrentTaskToDelayedList+0x48>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 81173e0:	4b10      	ldr	r3, [pc, #64]	; (8117424 <prvAddCurrentTaskToDelayedList+0x7c>)
 81173e2:	6818      	ldr	r0, [r3, #0]
 81173e4:	6831      	ldr	r1, [r6, #0]

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 81173e6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 81173ea:	3104      	adds	r1, #4
 81173ec:	f7ff b9aa 	b.w	8116744 <vListInsert>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 81173f0:	4b0d      	ldr	r3, [pc, #52]	; (8117428 <prvAddCurrentTaskToDelayedList+0x80>)
 81173f2:	6818      	ldr	r0, [r3, #0]
 81173f4:	6831      	ldr	r1, [r6, #0]
 81173f6:	3104      	adds	r1, #4
 81173f8:	f7ff f9a4 	bl	8116744 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 81173fc:	4b0b      	ldr	r3, [pc, #44]	; (811742c <prvAddCurrentTaskToDelayedList+0x84>)
 81173fe:	681a      	ldr	r2, [r3, #0]
 8117400:	42a2      	cmp	r2, r4
 8117402:	d900      	bls.n	8117406 <prvAddCurrentTaskToDelayedList+0x5e>
					xNextTaskUnblockTime = xTimeToWake;
 8117404:	601c      	str	r4, [r3, #0]
}
 8117406:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8117408:	6831      	ldr	r1, [r6, #0]
 811740a:	4809      	ldr	r0, [pc, #36]	; (8117430 <prvAddCurrentTaskToDelayedList+0x88>)
 811740c:	3104      	adds	r1, #4
}
 811740e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8117412:	f7ff b987 	b.w	8116724 <vListInsertEnd>
 8117416:	bf00      	nop
 8117418:	200067e0 	.word	0x200067e0
 811741c:	200066c0 	.word	0x200066c0
 8117420:	2000676c 	.word	0x2000676c
 8117424:	200066c8 	.word	0x200066c8
 8117428:	200066c4 	.word	0x200066c4
 811742c:	20006798 	.word	0x20006798
 8117430:	200067b8 	.word	0x200067b8

08117434 <prvDeleteTCB>:
	{
 8117434:	b510      	push	{r4, lr}
 8117436:	4604      	mov	r4, r0
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8117438:	304c      	adds	r0, #76	; 0x4c
 811743a:	f00f f86b 	bl	8126514 <_reclaim_reent>
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 811743e:	f894 30b1 	ldrb.w	r3, [r4, #177]	; 0xb1
 8117442:	b173      	cbz	r3, 8117462 <prvDeleteTCB+0x2e>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8117444:	2b01      	cmp	r3, #1
 8117446:	d015      	beq.n	8117474 <prvDeleteTCB+0x40>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8117448:	2b02      	cmp	r3, #2
 811744a:	d012      	beq.n	8117472 <prvDeleteTCB+0x3e>
	__asm volatile
 811744c:	f04f 0330 	mov.w	r3, #48	; 0x30
 8117450:	b672      	cpsid	i
 8117452:	f383 8811 	msr	BASEPRI, r3
 8117456:	f3bf 8f6f 	isb	sy
 811745a:	f3bf 8f4f 	dsb	sy
 811745e:	b662      	cpsie	i
 8117460:	e7fe      	b.n	8117460 <prvDeleteTCB+0x2c>
				vPortFree( pxTCB->pxStack );
 8117462:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8117464:	f001 fb4c 	bl	8118b00 <vPortFree>
				vPortFree( pxTCB );
 8117468:	4620      	mov	r0, r4
	}
 811746a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				vPortFree( pxTCB );
 811746e:	f001 bb47 	b.w	8118b00 <vPortFree>
	}
 8117472:	bd10      	pop	{r4, pc}
				vPortFree( pxTCB );
 8117474:	4620      	mov	r0, r4
	}
 8117476:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				vPortFree( pxTCB );
 811747a:	f001 bb41 	b.w	8118b00 <vPortFree>
 811747e:	bf00      	nop

08117480 <prvIdleTask>:
{
 8117480:	4c16      	ldr	r4, [pc, #88]	; (81174dc <prvIdleTask+0x5c>)
				taskYIELD();
 8117482:	f04f 29e0 	mov.w	r9, #3758153728	; 0xe000e000
 8117486:	4e16      	ldr	r6, [pc, #88]	; (81174e0 <prvIdleTask+0x60>)
 8117488:	f04f 5880 	mov.w	r8, #268435456	; 0x10000000
 811748c:	4d15      	ldr	r5, [pc, #84]	; (81174e4 <prvIdleTask+0x64>)
 811748e:	f8df a058 	ldr.w	sl, [pc, #88]	; 81174e8 <prvIdleTask+0x68>
{
 8117492:	b580      	push	{r7, lr}
 8117494:	e011      	b.n	81174ba <prvIdleTask+0x3a>
			taskENTER_CRITICAL();
 8117496:	f001 f92d 	bl	81186f4 <vPortEnterCritical>
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 811749a:	68f3      	ldr	r3, [r6, #12]
 811749c:	68df      	ldr	r7, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 811749e:	1d38      	adds	r0, r7, #4
 81174a0:	f7ff f968 	bl	8116774 <uxListRemove>
				--uxCurrentNumberOfTasks;
 81174a4:	682b      	ldr	r3, [r5, #0]
 81174a6:	3b01      	subs	r3, #1
 81174a8:	602b      	str	r3, [r5, #0]
				--uxDeletedTasksWaitingCleanUp;
 81174aa:	6823      	ldr	r3, [r4, #0]
 81174ac:	3b01      	subs	r3, #1
 81174ae:	6023      	str	r3, [r4, #0]
			taskEXIT_CRITICAL();
 81174b0:	f001 f946 	bl	8118740 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 81174b4:	4638      	mov	r0, r7
 81174b6:	f7ff ffbd 	bl	8117434 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 81174ba:	6823      	ldr	r3, [r4, #0]
 81174bc:	2b00      	cmp	r3, #0
 81174be:	d1ea      	bne.n	8117496 <prvIdleTask+0x16>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 81174c0:	f8da 3000 	ldr.w	r3, [sl]
 81174c4:	2b01      	cmp	r3, #1
 81174c6:	d905      	bls.n	81174d4 <prvIdleTask+0x54>
				taskYIELD();
 81174c8:	f8c9 8d04 	str.w	r8, [r9, #3332]	; 0xd04
 81174cc:	f3bf 8f4f 	dsb	sy
 81174d0:	f3bf 8f6f 	isb	sy
			vApplicationIdleHook();
 81174d4:	f7e9 fec2 	bl	810125c <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 81174d8:	e7ef      	b.n	81174ba <prvIdleTask+0x3a>
 81174da:	bf00      	nop
 81174dc:	2000675c 	.word	0x2000675c
 81174e0:	200067cc 	.word	0x200067cc
 81174e4:	20006758 	.word	0x20006758
 81174e8:	200066cc 	.word	0x200066cc

081174ec <vTaskSwitchContext.part.0>:
		xYieldPending = pdFALSE;
 81174ec:	4b1d      	ldr	r3, [pc, #116]	; (8117564 <vTaskSwitchContext.part.0+0x78>)
 81174ee:	2200      	movs	r2, #0
void vTaskSwitchContext( void )
 81174f0:	b510      	push	{r4, lr}
		taskCHECK_FOR_STACK_OVERFLOW();
 81174f2:	4c1d      	ldr	r4, [pc, #116]	; (8117568 <vTaskSwitchContext.part.0+0x7c>)
		xYieldPending = pdFALSE;
 81174f4:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 81174f6:	6822      	ldr	r2, [r4, #0]
 81174f8:	6823      	ldr	r3, [r4, #0]
 81174fa:	6812      	ldr	r2, [r2, #0]
 81174fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81174fe:	429a      	cmp	r2, r3
 8117500:	d927      	bls.n	8117552 <vTaskSwitchContext.part.0+0x66>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8117502:	4b1a      	ldr	r3, [pc, #104]	; (811756c <vTaskSwitchContext.part.0+0x80>)
 8117504:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8117506:	fab3 f383 	clz	r3, r3
 811750a:	b2db      	uxtb	r3, r3
 811750c:	4a18      	ldr	r2, [pc, #96]	; (8117570 <vTaskSwitchContext.part.0+0x84>)
 811750e:	f1c3 031f 	rsb	r3, r3, #31
 8117512:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8117516:	0099      	lsls	r1, r3, #2
 8117518:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 811751c:	5850      	ldr	r0, [r2, r1]
 811751e:	b950      	cbnz	r0, 8117536 <vTaskSwitchContext.part.0+0x4a>
	__asm volatile
 8117520:	f04f 0330 	mov.w	r3, #48	; 0x30
 8117524:	b672      	cpsid	i
 8117526:	f383 8811 	msr	BASEPRI, r3
 811752a:	f3bf 8f6f 	isb	sy
 811752e:	f3bf 8f4f 	dsb	sy
 8117532:	b662      	cpsie	i
 8117534:	e7fe      	b.n	8117534 <vTaskSwitchContext.part.0+0x48>
 8117536:	6858      	ldr	r0, [r3, #4]
 8117538:	3108      	adds	r1, #8
 811753a:	6840      	ldr	r0, [r0, #4]
 811753c:	440a      	add	r2, r1
 811753e:	4290      	cmp	r0, r2
 8117540:	6058      	str	r0, [r3, #4]
 8117542:	d00c      	beq.n	811755e <vTaskSwitchContext.part.0+0x72>
 8117544:	68c3      	ldr	r3, [r0, #12]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8117546:	4a0b      	ldr	r2, [pc, #44]	; (8117574 <vTaskSwitchContext.part.0+0x88>)
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8117548:	6023      	str	r3, [r4, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 811754a:	6823      	ldr	r3, [r4, #0]
 811754c:	334c      	adds	r3, #76	; 0x4c
 811754e:	6013      	str	r3, [r2, #0]
}
 8117550:	bd10      	pop	{r4, pc}
		taskCHECK_FOR_STACK_OVERFLOW();
 8117552:	6820      	ldr	r0, [r4, #0]
 8117554:	6821      	ldr	r1, [r4, #0]
 8117556:	3134      	adds	r1, #52	; 0x34
 8117558:	f7e9 fe82 	bl	8101260 <vApplicationStackOverflowHook>
 811755c:	e7d1      	b.n	8117502 <vTaskSwitchContext.part.0+0x16>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 811755e:	6840      	ldr	r0, [r0, #4]
 8117560:	6058      	str	r0, [r3, #4]
 8117562:	e7ef      	b.n	8117544 <vTaskSwitchContext.part.0+0x58>
 8117564:	200067e4 	.word	0x200067e4
 8117568:	200066c0 	.word	0x200066c0
 811756c:	2000676c 	.word	0x2000676c
 8117570:	200066cc 	.word	0x200066cc
 8117574:	200004a4 	.word	0x200004a4

08117578 <prvInitialiseNewTask.constprop.0>:
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8117578:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 811757c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 811757e:	4699      	mov	r9, r3
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8117580:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8117584:	4607      	mov	r7, r0
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8117586:	6b26      	ldr	r6, [r4, #48]	; 0x30
 8117588:	4413      	add	r3, r2
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 811758a:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 811758e:	eb06 0683 	add.w	r6, r6, r3, lsl #2
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8117592:	f026 0607 	bic.w	r6, r6, #7
	if( pcName != NULL )
 8117596:	2900      	cmp	r1, #0
 8117598:	d041      	beq.n	811761e <prvInitialiseNewTask.constprop.0+0xa6>
 811759a:	f101 3cff 	add.w	ip, r1, #4294967295
 811759e:	f104 0e33 	add.w	lr, r4, #51	; 0x33
 81175a2:	310f      	adds	r1, #15
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 81175a4:	f81c 5f01 	ldrb.w	r5, [ip, #1]!
 81175a8:	f80e 5f01 	strb.w	r5, [lr, #1]!
			if( pcName[ x ] == ( char ) 0x00 )
 81175ac:	b10d      	cbz	r5, 81175b2 <prvInitialiseNewTask.constprop.0+0x3a>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 81175ae:	458c      	cmp	ip, r1
 81175b0:	d1f8      	bne.n	81175a4 <prvInitialiseNewTask.constprop.0+0x2c>
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 81175b2:	2300      	movs	r3, #0
 81175b4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 81175b8:	9d08      	ldr	r5, [sp, #32]
		pxNewTCB->uxMutexesHeld = 0;
 81175ba:	f04f 0a00 	mov.w	sl, #0
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 81175be:	1d20      	adds	r0, r4, #4
 81175c0:	2d06      	cmp	r5, #6
		pxNewTCB->uxMutexesHeld = 0;
 81175c2:	f8c4 a048 	str.w	sl, [r4, #72]	; 0x48
 81175c6:	bf28      	it	cs
 81175c8:	2506      	movcs	r5, #6
	pxNewTCB->uxPriority = uxPriority;
 81175ca:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 81175cc:	6465      	str	r5, [r4, #68]	; 0x44
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 81175ce:	f1c5 0507 	rsb	r5, r5, #7
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 81175d2:	f7ff f8a3 	bl	811671c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 81175d6:	f104 0018 	add.w	r0, r4, #24
 81175da:	f7ff f89f 	bl	811671c <vListInitialiseItem>
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 81175de:	4651      	mov	r1, sl
 81175e0:	2260      	movs	r2, #96	; 0x60
		pxNewTCB->ulNotifiedValue = 0;
 81175e2:	f8c4 a0ac 	str.w	sl, [r4, #172]	; 0xac
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 81175e6:	f104 004c 	add.w	r0, r4, #76	; 0x4c
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 81175ea:	61a5      	str	r5, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 81175ec:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 81175ee:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 81175f0:	f884 a0b0 	strb.w	sl, [r4, #176]	; 0xb0
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 81175f4:	f00d ff00 	bl	81253f8 <memset>
 81175f8:	4b0a      	ldr	r3, [pc, #40]	; (8117624 <prvInitialiseNewTask.constprop.0+0xac>)
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 81175fa:	464a      	mov	r2, r9
 81175fc:	4639      	mov	r1, r7
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 81175fe:	6523      	str	r3, [r4, #80]	; 0x50
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8117600:	4630      	mov	r0, r6
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8117602:	4b09      	ldr	r3, [pc, #36]	; (8117628 <prvInitialiseNewTask.constprop.0+0xb0>)
 8117604:	6563      	str	r3, [r4, #84]	; 0x54
 8117606:	4b09      	ldr	r3, [pc, #36]	; (811762c <prvInitialiseNewTask.constprop.0+0xb4>)
 8117608:	65a3      	str	r3, [r4, #88]	; 0x58
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 811760a:	f001 f847 	bl	811869c <pxPortInitialiseStack>
 811760e:	6020      	str	r0, [r4, #0]
	if( pxCreatedTask != NULL )
 8117610:	f1b8 0f00 	cmp.w	r8, #0
 8117614:	d001      	beq.n	811761a <prvInitialiseNewTask.constprop.0+0xa2>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8117616:	f8c8 4000 	str.w	r4, [r8]
}
 811761a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 811761e:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
 8117622:	e7c9      	b.n	81175b8 <prvInitialiseNewTask.constprop.0+0x40>
 8117624:	081471a4 	.word	0x081471a4
 8117628:	081471c4 	.word	0x081471c4
 811762c:	08147184 	.word	0x08147184

08117630 <xTaskCreateStatic>:
	{
 8117630:	b530      	push	{r4, r5, lr}
 8117632:	b087      	sub	sp, #28
 8117634:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
		configASSERT( puxStackBuffer != NULL );
 8117636:	b1e4      	cbz	r4, 8117672 <xTaskCreateStatic+0x42>
		configASSERT( pxTaskBuffer != NULL );
 8117638:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 811763a:	b17d      	cbz	r5, 811765c <xTaskCreateStatic+0x2c>
			volatile size_t xSize = sizeof( StaticTask_t );
 811763c:	25b4      	movs	r5, #180	; 0xb4
 811763e:	9505      	str	r5, [sp, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 8117640:	9d05      	ldr	r5, [sp, #20]
 8117642:	2db4      	cmp	r5, #180	; 0xb4
 8117644:	d020      	beq.n	8117688 <xTaskCreateStatic+0x58>
 8117646:	f04f 0330 	mov.w	r3, #48	; 0x30
 811764a:	b672      	cpsid	i
 811764c:	f383 8811 	msr	BASEPRI, r3
 8117650:	f3bf 8f6f 	isb	sy
 8117654:	f3bf 8f4f 	dsb	sy
 8117658:	b662      	cpsie	i
 811765a:	e7fe      	b.n	811765a <xTaskCreateStatic+0x2a>
 811765c:	f04f 0330 	mov.w	r3, #48	; 0x30
 8117660:	b672      	cpsid	i
 8117662:	f383 8811 	msr	BASEPRI, r3
 8117666:	f3bf 8f6f 	isb	sy
 811766a:	f3bf 8f4f 	dsb	sy
 811766e:	b662      	cpsie	i
		configASSERT( pxTaskBuffer != NULL );
 8117670:	e7fe      	b.n	8117670 <xTaskCreateStatic+0x40>
 8117672:	f04f 0330 	mov.w	r3, #48	; 0x30
 8117676:	b672      	cpsid	i
 8117678:	f383 8811 	msr	BASEPRI, r3
 811767c:	f3bf 8f6f 	isb	sy
 8117680:	f3bf 8f4f 	dsb	sy
 8117684:	b662      	cpsie	i
		configASSERT( puxStackBuffer != NULL );
 8117686:	e7fe      	b.n	8117686 <xTaskCreateStatic+0x56>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8117688:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 811768a:	632c      	str	r4, [r5, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 811768c:	2402      	movs	r4, #2
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 811768e:	9502      	str	r5, [sp, #8]
 8117690:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8117692:	9500      	str	r5, [sp, #0]
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8117694:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8117696:	f885 40b1 	strb.w	r4, [r5, #177]	; 0xb1
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 811769a:	ac04      	add	r4, sp, #16
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 811769c:	9d05      	ldr	r5, [sp, #20]
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 811769e:	9401      	str	r4, [sp, #4]
 81176a0:	f7ff ff6a 	bl	8117578 <prvInitialiseNewTask.constprop.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 81176a4:	980c      	ldr	r0, [sp, #48]	; 0x30
 81176a6:	f7ff fdf5 	bl	8117294 <prvAddNewTaskToReadyList>
	}
 81176aa:	9804      	ldr	r0, [sp, #16]
 81176ac:	b007      	add	sp, #28
 81176ae:	bd30      	pop	{r4, r5, pc}

081176b0 <xTaskCreate>:
	{
 81176b0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 81176b4:	4607      	mov	r7, r0
 81176b6:	b085      	sub	sp, #20
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 81176b8:	0090      	lsls	r0, r2, #2
	{
 81176ba:	4615      	mov	r5, r2
 81176bc:	4688      	mov	r8, r1
 81176be:	4699      	mov	r9, r3
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 81176c0:	f001 f982 	bl	81189c8 <pvPortMalloc>
			if( pxStack != NULL )
 81176c4:	b1d8      	cbz	r0, 81176fe <xTaskCreate+0x4e>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 81176c6:	4604      	mov	r4, r0
 81176c8:	20b4      	movs	r0, #180	; 0xb4
 81176ca:	f001 f97d 	bl	81189c8 <pvPortMalloc>
				if( pxNewTCB != NULL )
 81176ce:	4606      	mov	r6, r0
 81176d0:	b1d0      	cbz	r0, 8117708 <xTaskCreate+0x58>
					pxNewTCB->pxStack = pxStack;
 81176d2:	6304      	str	r4, [r0, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 81176d4:	2400      	movs	r4, #0
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 81176d6:	464b      	mov	r3, r9
 81176d8:	462a      	mov	r2, r5
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 81176da:	f886 40b1 	strb.w	r4, [r6, #177]	; 0xb1
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 81176de:	4641      	mov	r1, r8
 81176e0:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 81176e2:	4638      	mov	r0, r7
 81176e4:	9602      	str	r6, [sp, #8]
 81176e6:	9401      	str	r4, [sp, #4]
 81176e8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 81176ea:	9400      	str	r4, [sp, #0]
 81176ec:	f7ff ff44 	bl	8117578 <prvInitialiseNewTask.constprop.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 81176f0:	4630      	mov	r0, r6
 81176f2:	f7ff fdcf 	bl	8117294 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 81176f6:	2001      	movs	r0, #1
	}
 81176f8:	b005      	add	sp, #20
 81176fa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 81176fe:	f04f 30ff 	mov.w	r0, #4294967295
	}
 8117702:	b005      	add	sp, #20
 8117704:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					vPortFree( pxStack );
 8117708:	4620      	mov	r0, r4
 811770a:	f001 f9f9 	bl	8118b00 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 811770e:	f04f 30ff 	mov.w	r0, #4294967295
 8117712:	e7f1      	b.n	81176f8 <xTaskCreate+0x48>

08117714 <vTaskStartScheduler>:
{
 8117714:	b510      	push	{r4, lr}
 8117716:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8117718:	2400      	movs	r4, #0
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 811771a:	aa07      	add	r2, sp, #28
 811771c:	a906      	add	r1, sp, #24
 811771e:	a805      	add	r0, sp, #20
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8117720:	e9cd 4405 	strd	r4, r4, [sp, #20]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8117724:	f7e9 fda0 	bl	8101268 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8117728:	4623      	mov	r3, r4
 811772a:	9a07      	ldr	r2, [sp, #28]
 811772c:	9400      	str	r4, [sp, #0]
 811772e:	e9dd 0105 	ldrd	r0, r1, [sp, #20]
 8117732:	e9cd 1001 	strd	r1, r0, [sp, #4]
 8117736:	491a      	ldr	r1, [pc, #104]	; (81177a0 <vTaskStartScheduler+0x8c>)
 8117738:	481a      	ldr	r0, [pc, #104]	; (81177a4 <vTaskStartScheduler+0x90>)
 811773a:	f7ff ff79 	bl	8117630 <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
 811773e:	b1f8      	cbz	r0, 8117780 <vTaskStartScheduler+0x6c>
			xReturn = xTimerCreateTimerTask();
 8117740:	f000 fcfa 	bl	8118138 <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
 8117744:	2801      	cmp	r0, #1
 8117746:	d11d      	bne.n	8117784 <vTaskStartScheduler+0x70>
 8117748:	f04f 0330 	mov.w	r3, #48	; 0x30
 811774c:	b672      	cpsid	i
 811774e:	f383 8811 	msr	BASEPRI, r3
 8117752:	f3bf 8f6f 	isb	sy
 8117756:	f3bf 8f4f 	dsb	sy
 811775a:	b662      	cpsie	i
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 811775c:	4b12      	ldr	r3, [pc, #72]	; (81177a8 <vTaskStartScheduler+0x94>)
 811775e:	4a13      	ldr	r2, [pc, #76]	; (81177ac <vTaskStartScheduler+0x98>)
 8117760:	681b      	ldr	r3, [r3, #0]
		xNextTaskUnblockTime = portMAX_DELAY;
 8117762:	4913      	ldr	r1, [pc, #76]	; (81177b0 <vTaskStartScheduler+0x9c>)
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8117764:	334c      	adds	r3, #76	; 0x4c
 8117766:	6013      	str	r3, [r2, #0]
		xNextTaskUnblockTime = portMAX_DELAY;
 8117768:	f04f 33ff 	mov.w	r3, #4294967295
		xSchedulerRunning = pdTRUE;
 811776c:	4a11      	ldr	r2, [pc, #68]	; (81177b4 <vTaskStartScheduler+0xa0>)
		xNextTaskUnblockTime = portMAX_DELAY;
 811776e:	600b      	str	r3, [r1, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8117770:	4b11      	ldr	r3, [pc, #68]	; (81177b8 <vTaskStartScheduler+0xa4>)
		xSchedulerRunning = pdTRUE;
 8117772:	6010      	str	r0, [r2, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8117774:	601c      	str	r4, [r3, #0]
}
 8117776:	b008      	add	sp, #32
 8117778:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		if( xPortStartScheduler() != pdFALSE )
 811777c:	f001 b856 	b.w	811882c <xPortStartScheduler>
}
 8117780:	b008      	add	sp, #32
 8117782:	bd10      	pop	{r4, pc}
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8117784:	3001      	adds	r0, #1
 8117786:	d1fb      	bne.n	8117780 <vTaskStartScheduler+0x6c>
 8117788:	f04f 0330 	mov.w	r3, #48	; 0x30
 811778c:	b672      	cpsid	i
 811778e:	f383 8811 	msr	BASEPRI, r3
 8117792:	f3bf 8f6f 	isb	sy
 8117796:	f3bf 8f4f 	dsb	sy
 811779a:	b662      	cpsie	i
 811779c:	e7fe      	b.n	811779c <vTaskStartScheduler+0x88>
 811779e:	bf00      	nop
 81177a0:	0812e210 	.word	0x0812e210
 81177a4:	08117481 	.word	0x08117481
 81177a8:	200066c0 	.word	0x200066c0
 81177ac:	200004a4 	.word	0x200004a4
 81177b0:	20006798 	.word	0x20006798
 81177b4:	200067b4 	.word	0x200067b4
 81177b8:	200067e0 	.word	0x200067e0

081177bc <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 81177bc:	4a02      	ldr	r2, [pc, #8]	; (81177c8 <vTaskSuspendAll+0xc>)
 81177be:	6813      	ldr	r3, [r2, #0]
 81177c0:	3301      	adds	r3, #1
 81177c2:	6013      	str	r3, [r2, #0]
}
 81177c4:	4770      	bx	lr
 81177c6:	bf00      	nop
 81177c8:	20006764 	.word	0x20006764

081177cc <xTaskGetTickCount>:
		xTicks = xTickCount;
 81177cc:	4b01      	ldr	r3, [pc, #4]	; (81177d4 <xTaskGetTickCount+0x8>)
 81177ce:	6818      	ldr	r0, [r3, #0]
}
 81177d0:	4770      	bx	lr
 81177d2:	bf00      	nop
 81177d4:	200067e0 	.word	0x200067e0

081177d8 <xTaskGetTickCountFromISR>:
{
 81177d8:	b508      	push	{r3, lr}
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 81177da:	f001 f891 	bl	8118900 <vPortValidateInterruptPriority>
		xReturn = xTickCount;
 81177de:	4b01      	ldr	r3, [pc, #4]	; (81177e4 <xTaskGetTickCountFromISR+0xc>)
 81177e0:	6818      	ldr	r0, [r3, #0]
}
 81177e2:	bd08      	pop	{r3, pc}
 81177e4:	200067e0 	.word	0x200067e0

081177e8 <xTaskIncrementTick>:
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 81177e8:	4b52      	ldr	r3, [pc, #328]	; (8117934 <xTaskIncrementTick+0x14c>)
 81177ea:	681b      	ldr	r3, [r3, #0]
{
 81177ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 81177f0:	b083      	sub	sp, #12
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 81177f2:	2b00      	cmp	r3, #0
 81177f4:	d14c      	bne.n	8117890 <xTaskIncrementTick+0xa8>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 81177f6:	4b50      	ldr	r3, [pc, #320]	; (8117938 <xTaskIncrementTick+0x150>)
 81177f8:	681d      	ldr	r5, [r3, #0]
 81177fa:	3501      	adds	r5, #1
		xTickCount = xConstTickCount;
 81177fc:	601d      	str	r5, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 81177fe:	2d00      	cmp	r5, #0
 8117800:	d054      	beq.n	81178ac <xTaskIncrementTick+0xc4>
 8117802:	4b4e      	ldr	r3, [pc, #312]	; (811793c <xTaskIncrementTick+0x154>)
 8117804:	9301      	str	r3, [sp, #4]
		if( xConstTickCount >= xNextTaskUnblockTime )
 8117806:	9b01      	ldr	r3, [sp, #4]
 8117808:	681b      	ldr	r3, [r3, #0]
 811780a:	42ab      	cmp	r3, r5
 811780c:	d85d      	bhi.n	81178ca <xTaskIncrementTick+0xe2>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 811780e:	4e4c      	ldr	r6, [pc, #304]	; (8117940 <xTaskIncrementTick+0x158>)
 8117810:	6833      	ldr	r3, [r6, #0]
 8117812:	681c      	ldr	r4, [r3, #0]
 8117814:	2c00      	cmp	r4, #0
 8117816:	d07c      	beq.n	8117912 <xTaskIncrementTick+0x12a>
BaseType_t xSwitchRequired = pdFALSE;
 8117818:	2400      	movs	r4, #0
 811781a:	f8df 813c 	ldr.w	r8, [pc, #316]	; 8117958 <xTaskIncrementTick+0x170>
 811781e:	f8df 913c 	ldr.w	r9, [pc, #316]	; 811795c <xTaskIncrementTick+0x174>
					prvAddTaskToReadyList( pxTCB );
 8117822:	f04f 0a01 	mov.w	sl, #1
 8117826:	4f47      	ldr	r7, [pc, #284]	; (8117944 <xTaskIncrementTick+0x15c>)
 8117828:	e024      	b.n	8117874 <xTaskIncrementTick+0x8c>
 811782a:	9100      	str	r1, [sp, #0]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 811782c:	f7fe ffa2 	bl	8116774 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8117830:	f8db 2028 	ldr.w	r2, [fp, #40]	; 0x28
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8117834:	f10b 0018 	add.w	r0, fp, #24
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8117838:	9900      	ldr	r1, [sp, #0]
 811783a:	b112      	cbz	r2, 8117842 <xTaskIncrementTick+0x5a>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 811783c:	f7fe ff9a 	bl	8116774 <uxListRemove>
 8117840:	9900      	ldr	r1, [sp, #0]
					prvAddTaskToReadyList( pxTCB );
 8117842:	f8db 002c 	ldr.w	r0, [fp, #44]	; 0x2c
 8117846:	683b      	ldr	r3, [r7, #0]
 8117848:	fa0a f200 	lsl.w	r2, sl, r0
 811784c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8117850:	431a      	orrs	r2, r3
 8117852:	eb08 0080 	add.w	r0, r8, r0, lsl #2
 8117856:	603a      	str	r2, [r7, #0]
 8117858:	f7fe ff64 	bl	8116724 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 811785c:	f8d9 3000 	ldr.w	r3, [r9]
 8117860:	f8db 202c 	ldr.w	r2, [fp, #44]	; 0x2c
 8117864:	6adb      	ldr	r3, [r3, #44]	; 0x2c
							xSwitchRequired = pdTRUE;
 8117866:	429a      	cmp	r2, r3
 8117868:	bf28      	it	cs
 811786a:	2401      	movcs	r4, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 811786c:	6833      	ldr	r3, [r6, #0]
 811786e:	681b      	ldr	r3, [r3, #0]
 8117870:	2b00      	cmp	r3, #0
 8117872:	d052      	beq.n	811791a <xTaskIncrementTick+0x132>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8117874:	6833      	ldr	r3, [r6, #0]
 8117876:	68db      	ldr	r3, [r3, #12]
 8117878:	f8d3 b00c 	ldr.w	fp, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 811787c:	f8db 2004 	ldr.w	r2, [fp, #4]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8117880:	f10b 0104 	add.w	r1, fp, #4
					if( xConstTickCount < xItemValue )
 8117884:	4295      	cmp	r5, r2
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8117886:	4608      	mov	r0, r1
					if( xConstTickCount < xItemValue )
 8117888:	d2cf      	bcs.n	811782a <xTaskIncrementTick+0x42>
						xNextTaskUnblockTime = xItemValue;
 811788a:	9b01      	ldr	r3, [sp, #4]
 811788c:	601a      	str	r2, [r3, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 811788e:	e021      	b.n	81178d4 <xTaskIncrementTick+0xec>
		++uxPendedTicks;
 8117890:	4a2d      	ldr	r2, [pc, #180]	; (8117948 <xTaskIncrementTick+0x160>)
BaseType_t xSwitchRequired = pdFALSE;
 8117892:	2400      	movs	r4, #0
		++uxPendedTicks;
 8117894:	6813      	ldr	r3, [r2, #0]
 8117896:	3301      	adds	r3, #1
 8117898:	6013      	str	r3, [r2, #0]
		if( xYieldPending != pdFALSE )
 811789a:	4b2c      	ldr	r3, [pc, #176]	; (811794c <xTaskIncrementTick+0x164>)
 811789c:	681b      	ldr	r3, [r3, #0]
			xSwitchRequired = pdTRUE;
 811789e:	2b00      	cmp	r3, #0
}
 81178a0:	bf0c      	ite	eq
 81178a2:	4620      	moveq	r0, r4
 81178a4:	2001      	movne	r0, #1
 81178a6:	b003      	add	sp, #12
 81178a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			taskSWITCH_DELAYED_LISTS();
 81178ac:	4b24      	ldr	r3, [pc, #144]	; (8117940 <xTaskIncrementTick+0x158>)
 81178ae:	681a      	ldr	r2, [r3, #0]
 81178b0:	6812      	ldr	r2, [r2, #0]
 81178b2:	b1da      	cbz	r2, 81178ec <xTaskIncrementTick+0x104>
 81178b4:	f04f 0330 	mov.w	r3, #48	; 0x30
 81178b8:	b672      	cpsid	i
 81178ba:	f383 8811 	msr	BASEPRI, r3
 81178be:	f3bf 8f6f 	isb	sy
 81178c2:	f3bf 8f4f 	dsb	sy
 81178c6:	b662      	cpsie	i
 81178c8:	e7fe      	b.n	81178c8 <xTaskIncrementTick+0xe0>
BaseType_t xSwitchRequired = pdFALSE;
 81178ca:	2400      	movs	r4, #0
 81178cc:	f8df 8088 	ldr.w	r8, [pc, #136]	; 8117958 <xTaskIncrementTick+0x170>
 81178d0:	f8df 9088 	ldr.w	r9, [pc, #136]	; 811795c <xTaskIncrementTick+0x174>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 81178d4:	f8d9 3000 	ldr.w	r3, [r9]
 81178d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81178da:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 81178de:	009b      	lsls	r3, r3, #2
 81178e0:	f858 3003 	ldr.w	r3, [r8, r3]
				xSwitchRequired = pdTRUE;
 81178e4:	2b02      	cmp	r3, #2
 81178e6:	bf28      	it	cs
 81178e8:	2401      	movcs	r4, #1
 81178ea:	e7d6      	b.n	811789a <xTaskIncrementTick+0xb2>
			taskSWITCH_DELAYED_LISTS();
 81178ec:	4a18      	ldr	r2, [pc, #96]	; (8117950 <xTaskIncrementTick+0x168>)
 81178ee:	6818      	ldr	r0, [r3, #0]
 81178f0:	6811      	ldr	r1, [r2, #0]
 81178f2:	6019      	str	r1, [r3, #0]
 81178f4:	4917      	ldr	r1, [pc, #92]	; (8117954 <xTaskIncrementTick+0x16c>)
 81178f6:	6010      	str	r0, [r2, #0]
 81178f8:	680a      	ldr	r2, [r1, #0]
 81178fa:	3201      	adds	r2, #1
 81178fc:	600a      	str	r2, [r1, #0]
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 81178fe:	681a      	ldr	r2, [r3, #0]
 8117900:	6812      	ldr	r2, [r2, #0]
 8117902:	b97a      	cbnz	r2, 8117924 <xTaskIncrementTick+0x13c>
		xNextTaskUnblockTime = portMAX_DELAY;
 8117904:	4b0d      	ldr	r3, [pc, #52]	; (811793c <xTaskIncrementTick+0x154>)
 8117906:	461a      	mov	r2, r3
 8117908:	9301      	str	r3, [sp, #4]
 811790a:	f04f 33ff 	mov.w	r3, #4294967295
 811790e:	6013      	str	r3, [r2, #0]
 8117910:	e779      	b.n	8117806 <xTaskIncrementTick+0x1e>
 8117912:	f8df 8044 	ldr.w	r8, [pc, #68]	; 8117958 <xTaskIncrementTick+0x170>
 8117916:	f8df 9044 	ldr.w	r9, [pc, #68]	; 811795c <xTaskIncrementTick+0x174>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 811791a:	f04f 33ff 	mov.w	r3, #4294967295
 811791e:	9a01      	ldr	r2, [sp, #4]
 8117920:	6013      	str	r3, [r2, #0]
					break;
 8117922:	e7d7      	b.n	81178d4 <xTaskIncrementTick+0xec>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8117924:	681b      	ldr	r3, [r3, #0]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8117926:	4a05      	ldr	r2, [pc, #20]	; (811793c <xTaskIncrementTick+0x154>)
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8117928:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 811792a:	9201      	str	r2, [sp, #4]
 811792c:	68db      	ldr	r3, [r3, #12]
 811792e:	685b      	ldr	r3, [r3, #4]
 8117930:	6013      	str	r3, [r2, #0]
}
 8117932:	e768      	b.n	8117806 <xTaskIncrementTick+0x1e>
 8117934:	20006764 	.word	0x20006764
 8117938:	200067e0 	.word	0x200067e0
 811793c:	20006798 	.word	0x20006798
 8117940:	200066c4 	.word	0x200066c4
 8117944:	2000676c 	.word	0x2000676c
 8117948:	20006760 	.word	0x20006760
 811794c:	200067e4 	.word	0x200067e4
 8117950:	200066c8 	.word	0x200066c8
 8117954:	2000679c 	.word	0x2000679c
 8117958:	200066cc 	.word	0x200066cc
 811795c:	200066c0 	.word	0x200066c0

08117960 <xTaskResumeAll.part.0>:
BaseType_t xTaskResumeAll( void )
 8117960:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8117964:	b083      	sub	sp, #12
	taskENTER_CRITICAL();
 8117966:	f000 fec5 	bl	81186f4 <vPortEnterCritical>
		--uxSchedulerSuspended;
 811796a:	4b38      	ldr	r3, [pc, #224]	; (8117a4c <xTaskResumeAll.part.0+0xec>)
 811796c:	681a      	ldr	r2, [r3, #0]
 811796e:	3a01      	subs	r2, #1
 8117970:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8117972:	681b      	ldr	r3, [r3, #0]
 8117974:	2b00      	cmp	r3, #0
 8117976:	d159      	bne.n	8117a2c <xTaskResumeAll.part.0+0xcc>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8117978:	4b35      	ldr	r3, [pc, #212]	; (8117a50 <xTaskResumeAll.part.0+0xf0>)
 811797a:	681b      	ldr	r3, [r3, #0]
 811797c:	2b00      	cmp	r3, #0
 811797e:	d055      	beq.n	8117a2c <xTaskResumeAll.part.0+0xcc>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8117980:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8117a68 <xTaskResumeAll.part.0+0x108>
 8117984:	f8da 3000 	ldr.w	r3, [sl]
 8117988:	2b00      	cmp	r3, #0
 811798a:	d05c      	beq.n	8117a46 <xTaskResumeAll.part.0+0xe6>
 811798c:	4d31      	ldr	r5, [pc, #196]	; (8117a54 <xTaskResumeAll.part.0+0xf4>)
					prvAddTaskToReadyList( pxTCB );
 811798e:	2601      	movs	r6, #1
 8117990:	f8df 80d8 	ldr.w	r8, [pc, #216]	; 8117a6c <xTaskResumeAll.part.0+0x10c>
 8117994:	4f30      	ldr	r7, [pc, #192]	; (8117a58 <xTaskResumeAll.part.0+0xf8>)
 8117996:	f8df 90d8 	ldr.w	r9, [pc, #216]	; 8117a70 <xTaskResumeAll.part.0+0x110>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 811799a:	f8da 300c 	ldr.w	r3, [sl, #12]
 811799e:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 81179a0:	f104 0b04 	add.w	fp, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 81179a4:	f104 0018 	add.w	r0, r4, #24
 81179a8:	f7fe fee4 	bl	8116774 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 81179ac:	4658      	mov	r0, fp
 81179ae:	f7fe fee1 	bl	8116774 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 81179b2:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 81179b4:	682a      	ldr	r2, [r5, #0]
 81179b6:	4659      	mov	r1, fp
 81179b8:	fa06 f300 	lsl.w	r3, r6, r0
 81179bc:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 81179c0:	4313      	orrs	r3, r2
 81179c2:	eb08 0080 	add.w	r0, r8, r0, lsl #2
 81179c6:	602b      	str	r3, [r5, #0]
 81179c8:	f7fe feac 	bl	8116724 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 81179cc:	683b      	ldr	r3, [r7, #0]
 81179ce:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 81179d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81179d2:	429a      	cmp	r2, r3
 81179d4:	d301      	bcc.n	81179da <xTaskResumeAll.part.0+0x7a>
						xYieldPending = pdTRUE;
 81179d6:	f8c9 6000 	str.w	r6, [r9]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 81179da:	f8da 3000 	ldr.w	r3, [sl]
 81179de:	2b00      	cmp	r3, #0
 81179e0:	d1db      	bne.n	811799a <xTaskResumeAll.part.0+0x3a>
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 81179e2:	4b1e      	ldr	r3, [pc, #120]	; (8117a5c <xTaskResumeAll.part.0+0xfc>)
 81179e4:	681a      	ldr	r2, [r3, #0]
 81179e6:	6812      	ldr	r2, [r2, #0]
 81179e8:	b342      	cbz	r2, 8117a3c <xTaskResumeAll.part.0+0xdc>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 81179ea:	681a      	ldr	r2, [r3, #0]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 81179ec:	4b1c      	ldr	r3, [pc, #112]	; (8117a60 <xTaskResumeAll.part.0+0x100>)
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 81179ee:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 81179f0:	68d2      	ldr	r2, [r2, #12]
 81179f2:	6852      	ldr	r2, [r2, #4]
 81179f4:	601a      	str	r2, [r3, #0]
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 81179f6:	4e1b      	ldr	r6, [pc, #108]	; (8117a64 <xTaskResumeAll.part.0+0x104>)
 81179f8:	6834      	ldr	r4, [r6, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 81179fa:	b144      	cbz	r4, 8117a0e <xTaskResumeAll.part.0+0xae>
								xYieldPending = pdTRUE;
 81179fc:	2501      	movs	r5, #1
							if( xTaskIncrementTick() != pdFALSE )
 81179fe:	f7ff fef3 	bl	81177e8 <xTaskIncrementTick>
 8117a02:	b108      	cbz	r0, 8117a08 <xTaskResumeAll.part.0+0xa8>
								xYieldPending = pdTRUE;
 8117a04:	f8c9 5000 	str.w	r5, [r9]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8117a08:	3c01      	subs	r4, #1
 8117a0a:	d1f8      	bne.n	81179fe <xTaskResumeAll.part.0+0x9e>
						uxPendedTicks = 0;
 8117a0c:	6034      	str	r4, [r6, #0]
				if( xYieldPending != pdFALSE )
 8117a0e:	f8d9 3000 	ldr.w	r3, [r9]
 8117a12:	b15b      	cbz	r3, 8117a2c <xTaskResumeAll.part.0+0xcc>
					taskYIELD_IF_USING_PREEMPTION();
 8117a14:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8117a18:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8117a1c:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8117a20:	f3bf 8f4f 	dsb	sy
 8117a24:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 8117a28:	2001      	movs	r0, #1
 8117a2a:	e000      	b.n	8117a2e <xTaskResumeAll.part.0+0xce>
BaseType_t xAlreadyYielded = pdFALSE;
 8117a2c:	2000      	movs	r0, #0
 8117a2e:	9001      	str	r0, [sp, #4]
	taskEXIT_CRITICAL();
 8117a30:	f000 fe86 	bl	8118740 <vPortExitCritical>
}
 8117a34:	9801      	ldr	r0, [sp, #4]
 8117a36:	b003      	add	sp, #12
 8117a38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		xNextTaskUnblockTime = portMAX_DELAY;
 8117a3c:	4b08      	ldr	r3, [pc, #32]	; (8117a60 <xTaskResumeAll.part.0+0x100>)
 8117a3e:	f04f 32ff 	mov.w	r2, #4294967295
 8117a42:	601a      	str	r2, [r3, #0]
 8117a44:	e7d7      	b.n	81179f6 <xTaskResumeAll.part.0+0x96>
 8117a46:	f8df 9028 	ldr.w	r9, [pc, #40]	; 8117a70 <xTaskResumeAll.part.0+0x110>
 8117a4a:	e7d4      	b.n	81179f6 <xTaskResumeAll.part.0+0x96>
 8117a4c:	20006764 	.word	0x20006764
 8117a50:	20006758 	.word	0x20006758
 8117a54:	2000676c 	.word	0x2000676c
 8117a58:	200066c0 	.word	0x200066c0
 8117a5c:	200066c4 	.word	0x200066c4
 8117a60:	20006798 	.word	0x20006798
 8117a64:	20006760 	.word	0x20006760
 8117a68:	200067a0 	.word	0x200067a0
 8117a6c:	200066cc 	.word	0x200066cc
 8117a70:	200067e4 	.word	0x200067e4

08117a74 <xTaskResumeAll>:
	configASSERT( uxSchedulerSuspended );
 8117a74:	4b07      	ldr	r3, [pc, #28]	; (8117a94 <xTaskResumeAll+0x20>)
 8117a76:	681b      	ldr	r3, [r3, #0]
 8117a78:	b953      	cbnz	r3, 8117a90 <xTaskResumeAll+0x1c>
 8117a7a:	f04f 0330 	mov.w	r3, #48	; 0x30
 8117a7e:	b672      	cpsid	i
 8117a80:	f383 8811 	msr	BASEPRI, r3
 8117a84:	f3bf 8f6f 	isb	sy
 8117a88:	f3bf 8f4f 	dsb	sy
 8117a8c:	b662      	cpsie	i
 8117a8e:	e7fe      	b.n	8117a8e <xTaskResumeAll+0x1a>
 8117a90:	f7ff bf66 	b.w	8117960 <xTaskResumeAll.part.0>
 8117a94:	20006764 	.word	0x20006764

08117a98 <vTaskDelay>:
	{
 8117a98:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 8117a9a:	b950      	cbnz	r0, 8117ab2 <vTaskDelay+0x1a>
			portYIELD_WITHIN_API();
 8117a9c:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8117aa0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8117aa4:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8117aa8:	f3bf 8f4f 	dsb	sy
 8117aac:	f3bf 8f6f 	isb	sy
	}
 8117ab0:	bd10      	pop	{r4, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 8117ab2:	4c12      	ldr	r4, [pc, #72]	; (8117afc <vTaskDelay+0x64>)
 8117ab4:	6821      	ldr	r1, [r4, #0]
 8117ab6:	b151      	cbz	r1, 8117ace <vTaskDelay+0x36>
 8117ab8:	f04f 0330 	mov.w	r3, #48	; 0x30
 8117abc:	b672      	cpsid	i
 8117abe:	f383 8811 	msr	BASEPRI, r3
 8117ac2:	f3bf 8f6f 	isb	sy
 8117ac6:	f3bf 8f4f 	dsb	sy
 8117aca:	b662      	cpsie	i
 8117acc:	e7fe      	b.n	8117acc <vTaskDelay+0x34>
	++uxSchedulerSuspended;
 8117ace:	6823      	ldr	r3, [r4, #0]
 8117ad0:	3301      	adds	r3, #1
 8117ad2:	6023      	str	r3, [r4, #0]
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8117ad4:	f7ff fc68 	bl	81173a8 <prvAddCurrentTaskToDelayedList>
	configASSERT( uxSchedulerSuspended );
 8117ad8:	6823      	ldr	r3, [r4, #0]
 8117ada:	b953      	cbnz	r3, 8117af2 <vTaskDelay+0x5a>
 8117adc:	f04f 0330 	mov.w	r3, #48	; 0x30
 8117ae0:	b672      	cpsid	i
 8117ae2:	f383 8811 	msr	BASEPRI, r3
 8117ae6:	f3bf 8f6f 	isb	sy
 8117aea:	f3bf 8f4f 	dsb	sy
 8117aee:	b662      	cpsie	i
 8117af0:	e7fe      	b.n	8117af0 <vTaskDelay+0x58>
 8117af2:	f7ff ff35 	bl	8117960 <xTaskResumeAll.part.0>
		if( xAlreadyYielded == pdFALSE )
 8117af6:	2800      	cmp	r0, #0
 8117af8:	d0d0      	beq.n	8117a9c <vTaskDelay+0x4>
	}
 8117afa:	bd10      	pop	{r4, pc}
 8117afc:	20006764 	.word	0x20006764

08117b00 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8117b00:	4b04      	ldr	r3, [pc, #16]	; (8117b14 <vTaskSwitchContext+0x14>)
 8117b02:	681b      	ldr	r3, [r3, #0]
 8117b04:	b11b      	cbz	r3, 8117b0e <vTaskSwitchContext+0xe>
		xYieldPending = pdTRUE;
 8117b06:	4b04      	ldr	r3, [pc, #16]	; (8117b18 <vTaskSwitchContext+0x18>)
 8117b08:	2201      	movs	r2, #1
 8117b0a:	601a      	str	r2, [r3, #0]
}
 8117b0c:	4770      	bx	lr
 8117b0e:	f7ff bced 	b.w	81174ec <vTaskSwitchContext.part.0>
 8117b12:	bf00      	nop
 8117b14:	20006764 	.word	0x20006764
 8117b18:	200067e4 	.word	0x200067e4

08117b1c <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
 8117b1c:	b160      	cbz	r0, 8117b38 <vTaskPlaceOnEventList+0x1c>
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8117b1e:	4b0c      	ldr	r3, [pc, #48]	; (8117b50 <vTaskPlaceOnEventList+0x34>)
{
 8117b20:	b510      	push	{r4, lr}
 8117b22:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8117b24:	6819      	ldr	r1, [r3, #0]
 8117b26:	3118      	adds	r1, #24
 8117b28:	f7fe fe0c 	bl	8116744 <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8117b2c:	4620      	mov	r0, r4
 8117b2e:	2101      	movs	r1, #1
}
 8117b30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8117b34:	f7ff bc38 	b.w	81173a8 <prvAddCurrentTaskToDelayedList>
 8117b38:	f04f 0330 	mov.w	r3, #48	; 0x30
 8117b3c:	b672      	cpsid	i
 8117b3e:	f383 8811 	msr	BASEPRI, r3
 8117b42:	f3bf 8f6f 	isb	sy
 8117b46:	f3bf 8f4f 	dsb	sy
 8117b4a:	b662      	cpsie	i
	configASSERT( pxEventList );
 8117b4c:	e7fe      	b.n	8117b4c <vTaskPlaceOnEventList+0x30>
 8117b4e:	bf00      	nop
 8117b50:	200066c0 	.word	0x200066c0

08117b54 <vTaskPlaceOnEventListRestricted>:
	{
 8117b54:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxEventList );
 8117b56:	b180      	cbz	r0, 8117b7a <vTaskPlaceOnEventListRestricted+0x26>
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8117b58:	4b0d      	ldr	r3, [pc, #52]	; (8117b90 <vTaskPlaceOnEventListRestricted+0x3c>)
 8117b5a:	460d      	mov	r5, r1
 8117b5c:	4614      	mov	r4, r2
 8117b5e:	6819      	ldr	r1, [r3, #0]
 8117b60:	3118      	adds	r1, #24
 8117b62:	f7fe fddf 	bl	8116724 <vListInsertEnd>
			xTicksToWait = portMAX_DELAY;
 8117b66:	2c00      	cmp	r4, #0
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8117b68:	4621      	mov	r1, r4
 8117b6a:	bf0c      	ite	eq
 8117b6c:	4628      	moveq	r0, r5
 8117b6e:	f04f 30ff 	movne.w	r0, #4294967295
	}
 8117b72:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8117b76:	f7ff bc17 	b.w	81173a8 <prvAddCurrentTaskToDelayedList>
 8117b7a:	f04f 0330 	mov.w	r3, #48	; 0x30
 8117b7e:	b672      	cpsid	i
 8117b80:	f383 8811 	msr	BASEPRI, r3
 8117b84:	f3bf 8f6f 	isb	sy
 8117b88:	f3bf 8f4f 	dsb	sy
 8117b8c:	b662      	cpsie	i
		configASSERT( pxEventList );
 8117b8e:	e7fe      	b.n	8117b8e <vTaskPlaceOnEventListRestricted+0x3a>
 8117b90:	200066c0 	.word	0x200066c0

08117b94 <xTaskRemoveFromEventList>:
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8117b94:	68c3      	ldr	r3, [r0, #12]
{
 8117b96:	b530      	push	{r4, r5, lr}
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8117b98:	68dc      	ldr	r4, [r3, #12]
{
 8117b9a:	b083      	sub	sp, #12
	configASSERT( pxUnblockedTCB );
 8117b9c:	b364      	cbz	r4, 8117bf8 <xTaskRemoveFromEventList+0x64>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8117b9e:	f104 0518 	add.w	r5, r4, #24
 8117ba2:	4628      	mov	r0, r5
 8117ba4:	f7fe fde6 	bl	8116774 <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8117ba8:	4b1a      	ldr	r3, [pc, #104]	; (8117c14 <xTaskRemoveFromEventList+0x80>)
 8117baa:	681b      	ldr	r3, [r3, #0]
 8117bac:	b17b      	cbz	r3, 8117bce <xTaskRemoveFromEventList+0x3a>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8117bae:	4629      	mov	r1, r5
 8117bb0:	4819      	ldr	r0, [pc, #100]	; (8117c18 <xTaskRemoveFromEventList+0x84>)
 8117bb2:	f7fe fdb7 	bl	8116724 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8117bb6:	4b19      	ldr	r3, [pc, #100]	; (8117c1c <xTaskRemoveFromEventList+0x88>)
 8117bb8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8117bba:	681b      	ldr	r3, [r3, #0]
 8117bbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8117bbe:	429a      	cmp	r2, r3
 8117bc0:	d925      	bls.n	8117c0e <xTaskRemoveFromEventList+0x7a>
		xYieldPending = pdTRUE;
 8117bc2:	2301      	movs	r3, #1
 8117bc4:	4a16      	ldr	r2, [pc, #88]	; (8117c20 <xTaskRemoveFromEventList+0x8c>)
		xReturn = pdTRUE;
 8117bc6:	4618      	mov	r0, r3
		xYieldPending = pdTRUE;
 8117bc8:	6013      	str	r3, [r2, #0]
}
 8117bca:	b003      	add	sp, #12
 8117bcc:	bd30      	pop	{r4, r5, pc}
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8117bce:	1d21      	adds	r1, r4, #4
 8117bd0:	4608      	mov	r0, r1
 8117bd2:	9101      	str	r1, [sp, #4]
 8117bd4:	f7fe fdce 	bl	8116774 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8117bd8:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8117bda:	4a12      	ldr	r2, [pc, #72]	; (8117c24 <xTaskRemoveFromEventList+0x90>)
 8117bdc:	2301      	movs	r3, #1
 8117bde:	9901      	ldr	r1, [sp, #4]
 8117be0:	6815      	ldr	r5, [r2, #0]
 8117be2:	4083      	lsls	r3, r0
 8117be4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8117be8:	432b      	orrs	r3, r5
 8117bea:	6013      	str	r3, [r2, #0]
 8117bec:	4b0e      	ldr	r3, [pc, #56]	; (8117c28 <xTaskRemoveFromEventList+0x94>)
 8117bee:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8117bf2:	f7fe fd97 	bl	8116724 <vListInsertEnd>
 8117bf6:	e7de      	b.n	8117bb6 <xTaskRemoveFromEventList+0x22>
 8117bf8:	f04f 0330 	mov.w	r3, #48	; 0x30
 8117bfc:	b672      	cpsid	i
 8117bfe:	f383 8811 	msr	BASEPRI, r3
 8117c02:	f3bf 8f6f 	isb	sy
 8117c06:	f3bf 8f4f 	dsb	sy
 8117c0a:	b662      	cpsie	i
	configASSERT( pxUnblockedTCB );
 8117c0c:	e7fe      	b.n	8117c0c <xTaskRemoveFromEventList+0x78>
		xReturn = pdFALSE;
 8117c0e:	2000      	movs	r0, #0
}
 8117c10:	b003      	add	sp, #12
 8117c12:	bd30      	pop	{r4, r5, pc}
 8117c14:	20006764 	.word	0x20006764
 8117c18:	200067a0 	.word	0x200067a0
 8117c1c:	200066c0 	.word	0x200066c0
 8117c20:	200067e4 	.word	0x200067e4
 8117c24:	2000676c 	.word	0x2000676c
 8117c28:	200066cc 	.word	0x200066cc

08117c2c <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8117c2c:	4a03      	ldr	r2, [pc, #12]	; (8117c3c <vTaskInternalSetTimeOutState+0x10>)
	pxTimeOut->xTimeOnEntering = xTickCount;
 8117c2e:	4b04      	ldr	r3, [pc, #16]	; (8117c40 <vTaskInternalSetTimeOutState+0x14>)
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8117c30:	6812      	ldr	r2, [r2, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8117c32:	681b      	ldr	r3, [r3, #0]
 8117c34:	e9c0 2300 	strd	r2, r3, [r0]
}
 8117c38:	4770      	bx	lr
 8117c3a:	bf00      	nop
 8117c3c:	2000679c 	.word	0x2000679c
 8117c40:	200067e0 	.word	0x200067e0

08117c44 <xTaskCheckForTimeOut>:
	configASSERT( pxTimeOut );
 8117c44:	b338      	cbz	r0, 8117c96 <xTaskCheckForTimeOut+0x52>
{
 8117c46:	b5f0      	push	{r4, r5, r6, r7, lr}
 8117c48:	460d      	mov	r5, r1
 8117c4a:	b083      	sub	sp, #12
	configASSERT( pxTicksToWait );
 8117c4c:	b1c1      	cbz	r1, 8117c80 <xTaskCheckForTimeOut+0x3c>
 8117c4e:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 8117c50:	f000 fd50 	bl	81186f4 <vPortEnterCritical>
			if( *pxTicksToWait == portMAX_DELAY )
 8117c54:	682b      	ldr	r3, [r5, #0]
		const TickType_t xConstTickCount = xTickCount;
 8117c56:	4a1f      	ldr	r2, [pc, #124]	; (8117cd4 <xTaskCheckForTimeOut+0x90>)
			if( *pxTicksToWait == portMAX_DELAY )
 8117c58:	1c58      	adds	r0, r3, #1
		const TickType_t xConstTickCount = xTickCount;
 8117c5a:	6811      	ldr	r1, [r2, #0]
			if( *pxTicksToWait == portMAX_DELAY )
 8117c5c:	d034      	beq.n	8117cc8 <xTaskCheckForTimeOut+0x84>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8117c5e:	f8df c078 	ldr.w	ip, [pc, #120]	; 8117cd8 <xTaskCheckForTimeOut+0x94>
 8117c62:	6826      	ldr	r6, [r4, #0]
 8117c64:	f8dc 7000 	ldr.w	r7, [ip]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8117c68:	6860      	ldr	r0, [r4, #4]
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8117c6a:	42be      	cmp	r6, r7
 8117c6c:	d01e      	beq.n	8117cac <xTaskCheckForTimeOut+0x68>
 8117c6e:	4288      	cmp	r0, r1
 8117c70:	d81c      	bhi.n	8117cac <xTaskCheckForTimeOut+0x68>
			xReturn = pdTRUE;
 8117c72:	2001      	movs	r0, #1
 8117c74:	9001      	str	r0, [sp, #4]
	taskEXIT_CRITICAL();
 8117c76:	f000 fd63 	bl	8118740 <vPortExitCritical>
}
 8117c7a:	9801      	ldr	r0, [sp, #4]
 8117c7c:	b003      	add	sp, #12
 8117c7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8117c80:	f04f 0330 	mov.w	r3, #48	; 0x30
 8117c84:	b672      	cpsid	i
 8117c86:	f383 8811 	msr	BASEPRI, r3
 8117c8a:	f3bf 8f6f 	isb	sy
 8117c8e:	f3bf 8f4f 	dsb	sy
 8117c92:	b662      	cpsie	i
	configASSERT( pxTicksToWait );
 8117c94:	e7fe      	b.n	8117c94 <xTaskCheckForTimeOut+0x50>
 8117c96:	f04f 0330 	mov.w	r3, #48	; 0x30
 8117c9a:	b672      	cpsid	i
 8117c9c:	f383 8811 	msr	BASEPRI, r3
 8117ca0:	f3bf 8f6f 	isb	sy
 8117ca4:	f3bf 8f4f 	dsb	sy
 8117ca8:	b662      	cpsie	i
	configASSERT( pxTimeOut );
 8117caa:	e7fe      	b.n	8117caa <xTaskCheckForTimeOut+0x66>
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8117cac:	eba1 0e00 	sub.w	lr, r1, r0
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8117cb0:	4573      	cmp	r3, lr
 8117cb2:	d90b      	bls.n	8117ccc <xTaskCheckForTimeOut+0x88>
			*pxTicksToWait -= xElapsedTime;
 8117cb4:	1a5b      	subs	r3, r3, r1
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8117cb6:	f8dc 1000 	ldr.w	r1, [ip]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8117cba:	6812      	ldr	r2, [r2, #0]
			*pxTicksToWait -= xElapsedTime;
 8117cbc:	4403      	add	r3, r0
			xReturn = pdFALSE;
 8117cbe:	2000      	movs	r0, #0
			*pxTicksToWait -= xElapsedTime;
 8117cc0:	602b      	str	r3, [r5, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8117cc2:	e9c4 1200 	strd	r1, r2, [r4]
			xReturn = pdFALSE;
 8117cc6:	e7d5      	b.n	8117c74 <xTaskCheckForTimeOut+0x30>
				xReturn = pdFALSE;
 8117cc8:	2000      	movs	r0, #0
 8117cca:	e7d3      	b.n	8117c74 <xTaskCheckForTimeOut+0x30>
			*pxTicksToWait = 0;
 8117ccc:	2300      	movs	r3, #0
			xReturn = pdTRUE;
 8117cce:	2001      	movs	r0, #1
			*pxTicksToWait = 0;
 8117cd0:	602b      	str	r3, [r5, #0]
			xReturn = pdTRUE;
 8117cd2:	e7cf      	b.n	8117c74 <xTaskCheckForTimeOut+0x30>
 8117cd4:	200067e0 	.word	0x200067e0
 8117cd8:	2000679c 	.word	0x2000679c

08117cdc <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 8117cdc:	4b01      	ldr	r3, [pc, #4]	; (8117ce4 <vTaskMissedYield+0x8>)
 8117cde:	2201      	movs	r2, #1
 8117ce0:	601a      	str	r2, [r3, #0]
}
 8117ce2:	4770      	bx	lr
 8117ce4:	200067e4 	.word	0x200067e4

08117ce8 <xTaskGetCurrentTaskHandle>:
		xReturn = pxCurrentTCB;
 8117ce8:	4b01      	ldr	r3, [pc, #4]	; (8117cf0 <xTaskGetCurrentTaskHandle+0x8>)
 8117cea:	6818      	ldr	r0, [r3, #0]
	}
 8117cec:	4770      	bx	lr
 8117cee:	bf00      	nop
 8117cf0:	200066c0 	.word	0x200066c0

08117cf4 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 8117cf4:	4b05      	ldr	r3, [pc, #20]	; (8117d0c <xTaskGetSchedulerState+0x18>)
 8117cf6:	681b      	ldr	r3, [r3, #0]
 8117cf8:	b133      	cbz	r3, 8117d08 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8117cfa:	4b05      	ldr	r3, [pc, #20]	; (8117d10 <xTaskGetSchedulerState+0x1c>)
 8117cfc:	681b      	ldr	r3, [r3, #0]
				xReturn = taskSCHEDULER_SUSPENDED;
 8117cfe:	2b00      	cmp	r3, #0
 8117d00:	bf0c      	ite	eq
 8117d02:	2002      	moveq	r0, #2
 8117d04:	2000      	movne	r0, #0
 8117d06:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 8117d08:	2001      	movs	r0, #1
	}
 8117d0a:	4770      	bx	lr
 8117d0c:	200067b4 	.word	0x200067b4
 8117d10:	20006764 	.word	0x20006764

08117d14 <xTaskPriorityInherit>:
	{
 8117d14:	b570      	push	{r4, r5, r6, lr}
		if( pxMutexHolder != NULL )
 8117d16:	4604      	mov	r4, r0
	{
 8117d18:	b082      	sub	sp, #8
		if( pxMutexHolder != NULL )
 8117d1a:	b1c8      	cbz	r0, 8117d50 <xTaskPriorityInherit+0x3c>
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8117d1c:	4d26      	ldr	r5, [pc, #152]	; (8117db8 <xTaskPriorityInherit+0xa4>)
 8117d1e:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8117d20:	682a      	ldr	r2, [r5, #0]
 8117d22:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8117d24:	4293      	cmp	r3, r2
 8117d26:	d215      	bcs.n	8117d54 <xTaskPriorityInherit+0x40>
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8117d28:	6982      	ldr	r2, [r0, #24]
 8117d2a:	2a00      	cmp	r2, #0
 8117d2c:	db04      	blt.n	8117d38 <xTaskPriorityInherit+0x24>
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8117d2e:	682a      	ldr	r2, [r5, #0]
 8117d30:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8117d32:	f1c2 0207 	rsb	r2, r2, #7
 8117d36:	6182      	str	r2, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8117d38:	4e20      	ldr	r6, [pc, #128]	; (8117dbc <xTaskPriorityInherit+0xa8>)
 8117d3a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8117d3e:	6962      	ldr	r2, [r4, #20]
 8117d40:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8117d44:	429a      	cmp	r2, r3
 8117d46:	d00e      	beq.n	8117d66 <xTaskPriorityInherit+0x52>
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8117d48:	682b      	ldr	r3, [r5, #0]
				xReturn = pdTRUE;
 8117d4a:	2001      	movs	r0, #1
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8117d4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8117d4e:	62e3      	str	r3, [r4, #44]	; 0x2c
	}
 8117d50:	b002      	add	sp, #8
 8117d52:	bd70      	pop	{r4, r5, r6, pc}
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8117d54:	682b      	ldr	r3, [r5, #0]
 8117d56:	6c40      	ldr	r0, [r0, #68]	; 0x44
 8117d58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8117d5a:	4298      	cmp	r0, r3
 8117d5c:	bf2c      	ite	cs
 8117d5e:	2000      	movcs	r0, #0
 8117d60:	2001      	movcc	r0, #1
	}
 8117d62:	b002      	add	sp, #8
 8117d64:	bd70      	pop	{r4, r5, r6, pc}
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8117d66:	1d21      	adds	r1, r4, #4
 8117d68:	4608      	mov	r0, r1
 8117d6a:	9101      	str	r1, [sp, #4]
 8117d6c:	f7fe fd02 	bl	8116774 <uxListRemove>
 8117d70:	9901      	ldr	r1, [sp, #4]
 8117d72:	b970      	cbnz	r0, 8117d92 <xTaskPriorityInherit+0x7e>
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 8117d74:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8117d76:	4a12      	ldr	r2, [pc, #72]	; (8117dc0 <xTaskPriorityInherit+0xac>)
 8117d78:	eb00 0380 	add.w	r3, r0, r0, lsl #2
 8117d7c:	009b      	lsls	r3, r3, #2
 8117d7e:	58f3      	ldr	r3, [r6, r3]
 8117d80:	b943      	cbnz	r3, 8117d94 <xTaskPriorityInherit+0x80>
 8117d82:	2301      	movs	r3, #1
 8117d84:	fa03 f000 	lsl.w	r0, r3, r0
 8117d88:	6813      	ldr	r3, [r2, #0]
 8117d8a:	ea23 0300 	bic.w	r3, r3, r0
 8117d8e:	6013      	str	r3, [r2, #0]
 8117d90:	e000      	b.n	8117d94 <xTaskPriorityInherit+0x80>
 8117d92:	4a0b      	ldr	r2, [pc, #44]	; (8117dc0 <xTaskPriorityInherit+0xac>)
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8117d94:	682b      	ldr	r3, [r5, #0]
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8117d96:	6815      	ldr	r5, [r2, #0]
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8117d98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8117d9a:	62e3      	str	r3, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8117d9c:	2401      	movs	r4, #1
 8117d9e:	eb03 0083 	add.w	r0, r3, r3, lsl #2
 8117da2:	fa04 f303 	lsl.w	r3, r4, r3
 8117da6:	eb06 0080 	add.w	r0, r6, r0, lsl #2
 8117daa:	432b      	orrs	r3, r5
 8117dac:	6013      	str	r3, [r2, #0]
 8117dae:	f7fe fcb9 	bl	8116724 <vListInsertEnd>
				xReturn = pdTRUE;
 8117db2:	4620      	mov	r0, r4
 8117db4:	e7cc      	b.n	8117d50 <xTaskPriorityInherit+0x3c>
 8117db6:	bf00      	nop
 8117db8:	200066c0 	.word	0x200066c0
 8117dbc:	200066cc 	.word	0x200066cc
 8117dc0:	2000676c 	.word	0x2000676c

08117dc4 <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
 8117dc4:	b340      	cbz	r0, 8117e18 <xTaskPriorityDisinherit+0x54>
			configASSERT( pxTCB == pxCurrentTCB );
 8117dc6:	4b2c      	ldr	r3, [pc, #176]	; (8117e78 <xTaskPriorityDisinherit+0xb4>)
 8117dc8:	681b      	ldr	r3, [r3, #0]
 8117dca:	4283      	cmp	r3, r0
	{
 8117dcc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8117dce:	4604      	mov	r4, r0
 8117dd0:	b083      	sub	sp, #12
			configASSERT( pxTCB == pxCurrentTCB );
 8117dd2:	d00a      	beq.n	8117dea <xTaskPriorityDisinherit+0x26>
 8117dd4:	f04f 0330 	mov.w	r3, #48	; 0x30
 8117dd8:	b672      	cpsid	i
 8117dda:	f383 8811 	msr	BASEPRI, r3
 8117dde:	f3bf 8f6f 	isb	sy
 8117de2:	f3bf 8f4f 	dsb	sy
 8117de6:	b662      	cpsie	i
 8117de8:	e7fe      	b.n	8117de8 <xTaskPriorityDisinherit+0x24>
			configASSERT( pxTCB->uxMutexesHeld );
 8117dea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8117dec:	b14b      	cbz	r3, 8117e02 <xTaskPriorityDisinherit+0x3e>
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8117dee:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
			( pxTCB->uxMutexesHeld )--;
 8117df0:	3b01      	subs	r3, #1
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8117df2:	6c42      	ldr	r2, [r0, #68]	; 0x44
			( pxTCB->uxMutexesHeld )--;
 8117df4:	6483      	str	r3, [r0, #72]	; 0x48
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8117df6:	4291      	cmp	r1, r2
 8117df8:	d000      	beq.n	8117dfc <xTaskPriorityDisinherit+0x38>
 8117dfa:	b17b      	cbz	r3, 8117e1c <xTaskPriorityDisinherit+0x58>
	BaseType_t xReturn = pdFALSE;
 8117dfc:	2000      	movs	r0, #0
	}
 8117dfe:	b003      	add	sp, #12
 8117e00:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8117e02:	f04f 0330 	mov.w	r3, #48	; 0x30
 8117e06:	b672      	cpsid	i
 8117e08:	f383 8811 	msr	BASEPRI, r3
 8117e0c:	f3bf 8f6f 	isb	sy
 8117e10:	f3bf 8f4f 	dsb	sy
 8117e14:	b662      	cpsie	i
			configASSERT( pxTCB->uxMutexesHeld );
 8117e16:	e7fe      	b.n	8117e16 <xTaskPriorityDisinherit+0x52>
	BaseType_t xReturn = pdFALSE;
 8117e18:	2000      	movs	r0, #0
	}
 8117e1a:	4770      	bx	lr
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8117e1c:	1d01      	adds	r1, r0, #4
 8117e1e:	4608      	mov	r0, r1
 8117e20:	9101      	str	r1, [sp, #4]
 8117e22:	f7fe fca7 	bl	8116774 <uxListRemove>
 8117e26:	9901      	ldr	r1, [sp, #4]
 8117e28:	b1a0      	cbz	r0, 8117e54 <xTaskPriorityDisinherit+0x90>
 8117e2a:	4814      	ldr	r0, [pc, #80]	; (8117e7c <xTaskPriorityDisinherit+0xb8>)
 8117e2c:	4a14      	ldr	r2, [pc, #80]	; (8117e80 <xTaskPriorityDisinherit+0xbc>)
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8117e2e:	6c63      	ldr	r3, [r4, #68]	; 0x44
					prvAddTaskToReadyList( pxTCB );
 8117e30:	2501      	movs	r5, #1
 8117e32:	6816      	ldr	r6, [r2, #0]
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8117e34:	f1c3 0707 	rsb	r7, r3, #7
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8117e38:	62e3      	str	r3, [r4, #44]	; 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8117e3a:	61a7      	str	r7, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 8117e3c:	fa05 f403 	lsl.w	r4, r5, r3
 8117e40:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8117e44:	4334      	orrs	r4, r6
 8117e46:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8117e4a:	6014      	str	r4, [r2, #0]
 8117e4c:	f7fe fc6a 	bl	8116724 <vListInsertEnd>
					xReturn = pdTRUE;
 8117e50:	4628      	mov	r0, r5
		return xReturn;
 8117e52:	e7d4      	b.n	8117dfe <xTaskPriorityDisinherit+0x3a>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8117e54:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
 8117e56:	4809      	ldr	r0, [pc, #36]	; (8117e7c <xTaskPriorityDisinherit+0xb8>)
 8117e58:	eb05 0385 	add.w	r3, r5, r5, lsl #2
 8117e5c:	4a08      	ldr	r2, [pc, #32]	; (8117e80 <xTaskPriorityDisinherit+0xbc>)
 8117e5e:	009b      	lsls	r3, r3, #2
 8117e60:	58c3      	ldr	r3, [r0, r3]
 8117e62:	2b00      	cmp	r3, #0
 8117e64:	d1e3      	bne.n	8117e2e <xTaskPriorityDisinherit+0x6a>
 8117e66:	2301      	movs	r3, #1
 8117e68:	fa03 f505 	lsl.w	r5, r3, r5
 8117e6c:	6813      	ldr	r3, [r2, #0]
 8117e6e:	ea23 0305 	bic.w	r3, r3, r5
 8117e72:	6013      	str	r3, [r2, #0]
 8117e74:	e7db      	b.n	8117e2e <xTaskPriorityDisinherit+0x6a>
 8117e76:	bf00      	nop
 8117e78:	200066c0 	.word	0x200066c0
 8117e7c:	200066cc 	.word	0x200066cc
 8117e80:	2000676c 	.word	0x2000676c

08117e84 <vTaskPriorityDisinheritAfterTimeout>:
		if( pxMutexHolder != NULL )
 8117e84:	2800      	cmp	r0, #0
 8117e86:	d044      	beq.n	8117f12 <vTaskPriorityDisinheritAfterTimeout+0x8e>
			configASSERT( pxTCB->uxMutexesHeld );
 8117e88:	6c83      	ldr	r3, [r0, #72]	; 0x48
	{
 8117e8a:	b530      	push	{r4, r5, lr}
 8117e8c:	4604      	mov	r4, r0
 8117e8e:	b083      	sub	sp, #12
			configASSERT( pxTCB->uxMutexesHeld );
 8117e90:	b153      	cbz	r3, 8117ea8 <vTaskPriorityDisinheritAfterTimeout+0x24>
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8117e92:	6c40      	ldr	r0, [r0, #68]	; 0x44
			if( pxTCB->uxPriority != uxPriorityToUse )
 8117e94:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8117e96:	4281      	cmp	r1, r0
 8117e98:	bf38      	it	cc
 8117e9a:	4601      	movcc	r1, r0
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8117e9c:	428a      	cmp	r2, r1
 8117e9e:	d001      	beq.n	8117ea4 <vTaskPriorityDisinheritAfterTimeout+0x20>
 8117ea0:	2b01      	cmp	r3, #1
 8117ea2:	d00c      	beq.n	8117ebe <vTaskPriorityDisinheritAfterTimeout+0x3a>
	}
 8117ea4:	b003      	add	sp, #12
 8117ea6:	bd30      	pop	{r4, r5, pc}
 8117ea8:	f04f 0330 	mov.w	r3, #48	; 0x30
 8117eac:	b672      	cpsid	i
 8117eae:	f383 8811 	msr	BASEPRI, r3
 8117eb2:	f3bf 8f6f 	isb	sy
 8117eb6:	f3bf 8f4f 	dsb	sy
 8117eba:	b662      	cpsie	i
			configASSERT( pxTCB->uxMutexesHeld );
 8117ebc:	e7fe      	b.n	8117ebc <vTaskPriorityDisinheritAfterTimeout+0x38>
					configASSERT( pxTCB != pxCurrentTCB );
 8117ebe:	4b25      	ldr	r3, [pc, #148]	; (8117f54 <vTaskPriorityDisinheritAfterTimeout+0xd0>)
 8117ec0:	681b      	ldr	r3, [r3, #0]
 8117ec2:	42a3      	cmp	r3, r4
 8117ec4:	d026      	beq.n	8117f14 <vTaskPriorityDisinheritAfterTimeout+0x90>
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8117ec6:	69a3      	ldr	r3, [r4, #24]
					pxTCB->uxPriority = uxPriorityToUse;
 8117ec8:	62e1      	str	r1, [r4, #44]	; 0x2c
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8117eca:	2b00      	cmp	r3, #0
 8117ecc:	db02      	blt.n	8117ed4 <vTaskPriorityDisinheritAfterTimeout+0x50>
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8117ece:	f1c1 0107 	rsb	r1, r1, #7
 8117ed2:	61a1      	str	r1, [r4, #24]
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8117ed4:	4d20      	ldr	r5, [pc, #128]	; (8117f58 <vTaskPriorityDisinheritAfterTimeout+0xd4>)
 8117ed6:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8117eda:	6961      	ldr	r1, [r4, #20]
 8117edc:	eb05 0382 	add.w	r3, r5, r2, lsl #2
 8117ee0:	4299      	cmp	r1, r3
 8117ee2:	d1df      	bne.n	8117ea4 <vTaskPriorityDisinheritAfterTimeout+0x20>
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8117ee4:	1d21      	adds	r1, r4, #4
 8117ee6:	4608      	mov	r0, r1
 8117ee8:	9101      	str	r1, [sp, #4]
 8117eea:	f7fe fc43 	bl	8116774 <uxListRemove>
 8117eee:	9901      	ldr	r1, [sp, #4]
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8117ef0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8117ef2:	b1d0      	cbz	r0, 8117f2a <vTaskPriorityDisinheritAfterTimeout+0xa6>
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8117ef4:	2301      	movs	r3, #1
 8117ef6:	0090      	lsls	r0, r2, #2
 8117ef8:	4c18      	ldr	r4, [pc, #96]	; (8117f5c <vTaskPriorityDisinheritAfterTimeout+0xd8>)
 8117efa:	4093      	lsls	r3, r2
						prvAddTaskToReadyList( pxTCB );
 8117efc:	4410      	add	r0, r2
 8117efe:	6822      	ldr	r2, [r4, #0]
 8117f00:	eb05 0080 	add.w	r0, r5, r0, lsl #2
 8117f04:	4313      	orrs	r3, r2
 8117f06:	6023      	str	r3, [r4, #0]
	}
 8117f08:	b003      	add	sp, #12
 8117f0a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
						prvAddTaskToReadyList( pxTCB );
 8117f0e:	f7fe bc09 	b.w	8116724 <vListInsertEnd>
 8117f12:	4770      	bx	lr
 8117f14:	f04f 0330 	mov.w	r3, #48	; 0x30
 8117f18:	b672      	cpsid	i
 8117f1a:	f383 8811 	msr	BASEPRI, r3
 8117f1e:	f3bf 8f6f 	isb	sy
 8117f22:	f3bf 8f4f 	dsb	sy
 8117f26:	b662      	cpsie	i
					configASSERT( pxTCB != pxCurrentTCB );
 8117f28:	e7fe      	b.n	8117f28 <vTaskPriorityDisinheritAfterTimeout+0xa4>
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8117f2a:	eb02 0382 	add.w	r3, r2, r2, lsl #2
 8117f2e:	0090      	lsls	r0, r2, #2
 8117f30:	009b      	lsls	r3, r3, #2
 8117f32:	58eb      	ldr	r3, [r5, r3]
 8117f34:	b11b      	cbz	r3, 8117f3e <vTaskPriorityDisinheritAfterTimeout+0xba>
 8117f36:	2301      	movs	r3, #1
 8117f38:	4c08      	ldr	r4, [pc, #32]	; (8117f5c <vTaskPriorityDisinheritAfterTimeout+0xd8>)
 8117f3a:	4093      	lsls	r3, r2
 8117f3c:	e7de      	b.n	8117efc <vTaskPriorityDisinheritAfterTimeout+0x78>
 8117f3e:	4c07      	ldr	r4, [pc, #28]	; (8117f5c <vTaskPriorityDisinheritAfterTimeout+0xd8>)
 8117f40:	2301      	movs	r3, #1
 8117f42:	f8d4 c000 	ldr.w	ip, [r4]
 8117f46:	4093      	lsls	r3, r2
 8117f48:	ea2c 0c03 	bic.w	ip, ip, r3
 8117f4c:	f8c4 c000 	str.w	ip, [r4]
 8117f50:	e7d4      	b.n	8117efc <vTaskPriorityDisinheritAfterTimeout+0x78>
 8117f52:	bf00      	nop
 8117f54:	200066c0 	.word	0x200066c0
 8117f58:	200066cc 	.word	0x200066cc
 8117f5c:	2000676c 	.word	0x2000676c

08117f60 <pvTaskIncrementMutexHeldCount>:
		if( pxCurrentTCB != NULL )
 8117f60:	4b04      	ldr	r3, [pc, #16]	; (8117f74 <pvTaskIncrementMutexHeldCount+0x14>)
 8117f62:	681a      	ldr	r2, [r3, #0]
 8117f64:	b11a      	cbz	r2, 8117f6e <pvTaskIncrementMutexHeldCount+0xe>
			( pxCurrentTCB->uxMutexesHeld )++;
 8117f66:	6819      	ldr	r1, [r3, #0]
 8117f68:	6c8a      	ldr	r2, [r1, #72]	; 0x48
 8117f6a:	3201      	adds	r2, #1
 8117f6c:	648a      	str	r2, [r1, #72]	; 0x48
		return pxCurrentTCB;
 8117f6e:	6818      	ldr	r0, [r3, #0]
	}
 8117f70:	4770      	bx	lr
 8117f72:	bf00      	nop
 8117f74:	200066c0 	.word	0x200066c0

08117f78 <ulTaskNotifyTake>:
	{
 8117f78:	b570      	push	{r4, r5, r6, lr}
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 8117f7a:	4c1a      	ldr	r4, [pc, #104]	; (8117fe4 <ulTaskNotifyTake+0x6c>)
	{
 8117f7c:	4606      	mov	r6, r0
 8117f7e:	460d      	mov	r5, r1
		taskENTER_CRITICAL();
 8117f80:	f000 fbb8 	bl	81186f4 <vPortEnterCritical>
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 8117f84:	6823      	ldr	r3, [r4, #0]
 8117f86:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8117f8a:	b923      	cbnz	r3, 8117f96 <ulTaskNotifyTake+0x1e>
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8117f8c:	6823      	ldr	r3, [r4, #0]
 8117f8e:	2101      	movs	r1, #1
 8117f90:	f883 10b0 	strb.w	r1, [r3, #176]	; 0xb0
				if( xTicksToWait > ( TickType_t ) 0 )
 8117f94:	b9c5      	cbnz	r5, 8117fc8 <ulTaskNotifyTake+0x50>
		taskEXIT_CRITICAL();
 8117f96:	f000 fbd3 	bl	8118740 <vPortExitCritical>
		taskENTER_CRITICAL();
 8117f9a:	f000 fbab 	bl	81186f4 <vPortEnterCritical>
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 8117f9e:	6823      	ldr	r3, [r4, #0]
 8117fa0:	f8d3 50ac 	ldr.w	r5, [r3, #172]	; 0xac
			if( ulReturn != 0UL )
 8117fa4:	b125      	cbz	r5, 8117fb0 <ulTaskNotifyTake+0x38>
					pxCurrentTCB->ulNotifiedValue = 0UL;
 8117fa6:	6823      	ldr	r3, [r4, #0]
				if( xClearCountOnExit != pdFALSE )
 8117fa8:	b156      	cbz	r6, 8117fc0 <ulTaskNotifyTake+0x48>
					pxCurrentTCB->ulNotifiedValue = 0UL;
 8117faa:	2200      	movs	r2, #0
 8117fac:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8117fb0:	6823      	ldr	r3, [r4, #0]
 8117fb2:	2200      	movs	r2, #0
 8117fb4:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
		taskEXIT_CRITICAL();
 8117fb8:	f000 fbc2 	bl	8118740 <vPortExitCritical>
	}
 8117fbc:	4628      	mov	r0, r5
 8117fbe:	bd70      	pop	{r4, r5, r6, pc}
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 8117fc0:	1e6a      	subs	r2, r5, #1
 8117fc2:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
 8117fc6:	e7f3      	b.n	8117fb0 <ulTaskNotifyTake+0x38>
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8117fc8:	4628      	mov	r0, r5
 8117fca:	f7ff f9ed 	bl	81173a8 <prvAddCurrentTaskToDelayedList>
					portYIELD_WITHIN_API();
 8117fce:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8117fd2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8117fd6:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8117fda:	f3bf 8f4f 	dsb	sy
 8117fde:	f3bf 8f6f 	isb	sy
 8117fe2:	e7d8      	b.n	8117f96 <ulTaskNotifyTake+0x1e>
 8117fe4:	200066c0 	.word	0x200066c0

08117fe8 <vTaskNotifyGiveFromISR>:
		configASSERT( xTaskToNotify );
 8117fe8:	b318      	cbz	r0, 8118032 <vTaskNotifyGiveFromISR+0x4a>
	{
 8117fea:	b5f0      	push	{r4, r5, r6, r7, lr}
 8117fec:	b083      	sub	sp, #12
 8117fee:	4604      	mov	r4, r0
 8117ff0:	460d      	mov	r5, r1
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8117ff2:	f000 fc85 	bl	8118900 <vPortValidateInterruptPriority>
	__asm volatile
 8117ff6:	f3ef 8611 	mrs	r6, BASEPRI
 8117ffa:	f04f 0330 	mov.w	r3, #48	; 0x30
 8117ffe:	b672      	cpsid	i
 8118000:	f383 8811 	msr	BASEPRI, r3
 8118004:	f3bf 8f6f 	isb	sy
 8118008:	f3bf 8f4f 	dsb	sy
 811800c:	b662      	cpsie	i
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 811800e:	2302      	movs	r3, #2
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8118010:	f894 20b0 	ldrb.w	r2, [r4, #176]	; 0xb0
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8118014:	f884 30b0 	strb.w	r3, [r4, #176]	; 0xb0
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8118018:	2a01      	cmp	r2, #1
			( pxTCB->ulNotifiedValue )++;
 811801a:	f8d4 30ac 	ldr.w	r3, [r4, #172]	; 0xac
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 811801e:	b2d7      	uxtb	r7, r2
			( pxTCB->ulNotifiedValue )++;
 8118020:	f103 0301 	add.w	r3, r3, #1
 8118024:	f8c4 30ac 	str.w	r3, [r4, #172]	; 0xac
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8118028:	d00e      	beq.n	8118048 <vTaskNotifyGiveFromISR+0x60>
	__asm volatile
 811802a:	f386 8811 	msr	BASEPRI, r6
	}
 811802e:	b003      	add	sp, #12
 8118030:	bdf0      	pop	{r4, r5, r6, r7, pc}
	__asm volatile
 8118032:	f04f 0330 	mov.w	r3, #48	; 0x30
 8118036:	b672      	cpsid	i
 8118038:	f383 8811 	msr	BASEPRI, r3
 811803c:	f3bf 8f6f 	isb	sy
 8118040:	f3bf 8f4f 	dsb	sy
 8118044:	b662      	cpsie	i
		configASSERT( xTaskToNotify );
 8118046:	e7fe      	b.n	8118046 <vTaskNotifyGiveFromISR+0x5e>
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8118048:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 811804a:	b153      	cbz	r3, 8118062 <vTaskNotifyGiveFromISR+0x7a>
 811804c:	f04f 0330 	mov.w	r3, #48	; 0x30
 8118050:	b672      	cpsid	i
 8118052:	f383 8811 	msr	BASEPRI, r3
 8118056:	f3bf 8f6f 	isb	sy
 811805a:	f3bf 8f4f 	dsb	sy
 811805e:	b662      	cpsie	i
 8118060:	e7fe      	b.n	8118060 <vTaskNotifyGiveFromISR+0x78>
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8118062:	4b14      	ldr	r3, [pc, #80]	; (81180b4 <vTaskNotifyGiveFromISR+0xcc>)
 8118064:	681b      	ldr	r3, [r3, #0]
 8118066:	b18b      	cbz	r3, 811808c <vTaskNotifyGiveFromISR+0xa4>
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8118068:	f104 0118 	add.w	r1, r4, #24
 811806c:	4812      	ldr	r0, [pc, #72]	; (81180b8 <vTaskNotifyGiveFromISR+0xd0>)
 811806e:	f7fe fb59 	bl	8116724 <vListInsertEnd>
				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8118072:	4b12      	ldr	r3, [pc, #72]	; (81180bc <vTaskNotifyGiveFromISR+0xd4>)
 8118074:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8118076:	681b      	ldr	r3, [r3, #0]
 8118078:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 811807a:	429a      	cmp	r2, r3
 811807c:	d9d5      	bls.n	811802a <vTaskNotifyGiveFromISR+0x42>
					if( pxHigherPriorityTaskWoken != NULL )
 811807e:	b10d      	cbz	r5, 8118084 <vTaskNotifyGiveFromISR+0x9c>
						*pxHigherPriorityTaskWoken = pdTRUE;
 8118080:	2301      	movs	r3, #1
 8118082:	602b      	str	r3, [r5, #0]
					xYieldPending = pdTRUE;
 8118084:	4b0e      	ldr	r3, [pc, #56]	; (81180c0 <vTaskNotifyGiveFromISR+0xd8>)
 8118086:	2201      	movs	r2, #1
 8118088:	601a      	str	r2, [r3, #0]
 811808a:	e7ce      	b.n	811802a <vTaskNotifyGiveFromISR+0x42>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 811808c:	1d21      	adds	r1, r4, #4
 811808e:	4608      	mov	r0, r1
 8118090:	9101      	str	r1, [sp, #4]
 8118092:	f7fe fb6f 	bl	8116774 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8118096:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8118098:	4b0a      	ldr	r3, [pc, #40]	; (81180c4 <vTaskNotifyGiveFromISR+0xdc>)
 811809a:	4087      	lsls	r7, r0
 811809c:	4a0a      	ldr	r2, [pc, #40]	; (81180c8 <vTaskNotifyGiveFromISR+0xe0>)
 811809e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 81180a2:	9901      	ldr	r1, [sp, #4]
 81180a4:	eb02 0080 	add.w	r0, r2, r0, lsl #2
 81180a8:	681a      	ldr	r2, [r3, #0]
 81180aa:	4317      	orrs	r7, r2
 81180ac:	601f      	str	r7, [r3, #0]
 81180ae:	f7fe fb39 	bl	8116724 <vListInsertEnd>
 81180b2:	e7de      	b.n	8118072 <vTaskNotifyGiveFromISR+0x8a>
 81180b4:	20006764 	.word	0x20006764
 81180b8:	200067a0 	.word	0x200067a0
 81180bc:	200066c0 	.word	0x200066c0
 81180c0:	200067e4 	.word	0x200067e4
 81180c4:	2000676c 	.word	0x2000676c
 81180c8:	200066cc 	.word	0x200066cc

081180cc <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 81180cc:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
	{
		if( xTimerQueue == NULL )
 81180ce:	4c12      	ldr	r4, [pc, #72]	; (8118118 <prvCheckForValidListAndQueue+0x4c>)
{
 81180d0:	b083      	sub	sp, #12
	taskENTER_CRITICAL();
 81180d2:	f000 fb0f 	bl	81186f4 <vPortEnterCritical>
		if( xTimerQueue == NULL )
 81180d6:	6825      	ldr	r5, [r4, #0]
 81180d8:	b125      	cbz	r5, 81180e4 <prvCheckForValidListAndQueue+0x18>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
}
 81180da:	b003      	add	sp, #12
 81180dc:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	taskEXIT_CRITICAL();
 81180e0:	f000 bb2e 	b.w	8118740 <vPortExitCritical>
			vListInitialise( &xActiveTimerList1 );
 81180e4:	4f0d      	ldr	r7, [pc, #52]	; (811811c <prvCheckForValidListAndQueue+0x50>)
			vListInitialise( &xActiveTimerList2 );
 81180e6:	4e0e      	ldr	r6, [pc, #56]	; (8118120 <prvCheckForValidListAndQueue+0x54>)
			vListInitialise( &xActiveTimerList1 );
 81180e8:	4638      	mov	r0, r7
 81180ea:	f7fe fb0b 	bl	8116704 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 81180ee:	4630      	mov	r0, r6
 81180f0:	f7fe fb08 	bl	8116704 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 81180f4:	4a0b      	ldr	r2, [pc, #44]	; (8118124 <prvCheckForValidListAndQueue+0x58>)
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 81180f6:	9500      	str	r5, [sp, #0]
 81180f8:	2110      	movs	r1, #16
			pxCurrentTimerList = &xActiveTimerList1;
 81180fa:	6017      	str	r7, [r2, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 81180fc:	200a      	movs	r0, #10
			pxOverflowTimerList = &xActiveTimerList2;
 81180fe:	4a0a      	ldr	r2, [pc, #40]	; (8118128 <prvCheckForValidListAndQueue+0x5c>)
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8118100:	4b0a      	ldr	r3, [pc, #40]	; (811812c <prvCheckForValidListAndQueue+0x60>)
			pxOverflowTimerList = &xActiveTimerList2;
 8118102:	6016      	str	r6, [r2, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8118104:	4a0a      	ldr	r2, [pc, #40]	; (8118130 <prvCheckForValidListAndQueue+0x64>)
 8118106:	f7fe fc19 	bl	811693c <xQueueGenericCreateStatic>
 811810a:	6020      	str	r0, [r4, #0]
				if( xTimerQueue != NULL )
 811810c:	2800      	cmp	r0, #0
 811810e:	d0e4      	beq.n	81180da <prvCheckForValidListAndQueue+0xe>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8118110:	4908      	ldr	r1, [pc, #32]	; (8118134 <prvCheckForValidListAndQueue+0x68>)
 8118112:	f7ff f881 	bl	8117218 <vQueueAddToRegistry>
 8118116:	e7e0      	b.n	81180da <prvCheckForValidListAndQueue+0xe>
 8118118:	20006904 	.word	0x20006904
 811811c:	20006890 	.word	0x20006890
 8118120:	200068a4 	.word	0x200068a4
 8118124:	200067e8 	.word	0x200067e8
 8118128:	200067ec 	.word	0x200067ec
 811812c:	200068bc 	.word	0x200068bc
 8118130:	200067f0 	.word	0x200067f0
 8118134:	0812e218 	.word	0x0812e218

08118138 <xTimerCreateTimerTask>:
{
 8118138:	b530      	push	{r4, r5, lr}
 811813a:	b089      	sub	sp, #36	; 0x24
	prvCheckForValidListAndQueue();
 811813c:	f7ff ffc6 	bl	81180cc <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
 8118140:	4b13      	ldr	r3, [pc, #76]	; (8118190 <xTimerCreateTimerTask+0x58>)
 8118142:	681b      	ldr	r3, [r3, #0]
 8118144:	b1cb      	cbz	r3, 811817a <xTimerCreateTimerTask+0x42>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8118146:	2400      	movs	r4, #0
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8118148:	aa07      	add	r2, sp, #28
 811814a:	a906      	add	r1, sp, #24
 811814c:	a805      	add	r0, sp, #20
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 811814e:	2502      	movs	r5, #2
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8118150:	e9cd 4405 	strd	r4, r4, [sp, #20]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8118154:	f7e9 f898 	bl	8101288 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8118158:	4623      	mov	r3, r4
 811815a:	9a07      	ldr	r2, [sp, #28]
 811815c:	9500      	str	r5, [sp, #0]
 811815e:	e9dd 0105 	ldrd	r0, r1, [sp, #20]
 8118162:	e9cd 1001 	strd	r1, r0, [sp, #4]
 8118166:	490b      	ldr	r1, [pc, #44]	; (8118194 <xTimerCreateTimerTask+0x5c>)
 8118168:	480b      	ldr	r0, [pc, #44]	; (8118198 <xTimerCreateTimerTask+0x60>)
 811816a:	f7ff fa61 	bl	8117630 <xTaskCreateStatic>
 811816e:	4b0b      	ldr	r3, [pc, #44]	; (811819c <xTimerCreateTimerTask+0x64>)
 8118170:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
 8118172:	b110      	cbz	r0, 811817a <xTimerCreateTimerTask+0x42>
}
 8118174:	2001      	movs	r0, #1
 8118176:	b009      	add	sp, #36	; 0x24
 8118178:	bd30      	pop	{r4, r5, pc}
 811817a:	f04f 0330 	mov.w	r3, #48	; 0x30
 811817e:	b672      	cpsid	i
 8118180:	f383 8811 	msr	BASEPRI, r3
 8118184:	f3bf 8f6f 	isb	sy
 8118188:	f3bf 8f4f 	dsb	sy
 811818c:	b662      	cpsie	i
	configASSERT( xReturn );
 811818e:	e7fe      	b.n	811818e <xTimerCreateTimerTask+0x56>
 8118190:	20006904 	.word	0x20006904
 8118194:	0812e220 	.word	0x0812e220
 8118198:	08118399 	.word	0x08118399
 811819c:	20006908 	.word	0x20006908

081181a0 <xTimerCreate>:
	{
 81181a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 81181a4:	4607      	mov	r7, r0
		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 81181a6:	2028      	movs	r0, #40	; 0x28
	{
 81181a8:	4688      	mov	r8, r1
 81181aa:	4615      	mov	r5, r2
 81181ac:	461e      	mov	r6, r3
		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 81181ae:	f000 fc0b 	bl	81189c8 <pvPortMalloc>
		if( pxNewTimer != NULL )
 81181b2:	4604      	mov	r4, r0
 81181b4:	b1b0      	cbz	r0, 81181e4 <xTimerCreate+0x44>
			pxNewTimer->ucStatus = 0x00;
 81181b6:	2300      	movs	r3, #0
 81181b8:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 81181bc:	f1b8 0f00 	cmp.w	r8, #0
 81181c0:	d013      	beq.n	81181ea <xTimerCreate+0x4a>
		prvCheckForValidListAndQueue();
 81181c2:	f7ff ff83 	bl	81180cc <prvCheckForValidListAndQueue>
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 81181c6:	9b06      	ldr	r3, [sp, #24]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 81181c8:	1d20      	adds	r0, r4, #4
		pxNewTimer->pcTimerName = pcTimerName;
 81181ca:	6027      	str	r7, [r4, #0]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 81181cc:	6223      	str	r3, [r4, #32]
		pxNewTimer->pvTimerID = pvTimerID;
 81181ce:	e9c4 8606 	strd	r8, r6, [r4, #24]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 81181d2:	f7fe faa3 	bl	811671c <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 81181d6:	b12d      	cbz	r5, 81181e4 <xTimerCreate+0x44>
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 81181d8:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 81181dc:	f043 0304 	orr.w	r3, r3, #4
 81181e0:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
	}
 81181e4:	4620      	mov	r0, r4
 81181e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 81181ea:	f04f 0330 	mov.w	r3, #48	; 0x30
 81181ee:	b672      	cpsid	i
 81181f0:	f383 8811 	msr	BASEPRI, r3
 81181f4:	f3bf 8f6f 	isb	sy
 81181f8:	f3bf 8f4f 	dsb	sy
 81181fc:	b662      	cpsie	i
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 81181fe:	e7fe      	b.n	81181fe <xTimerCreate+0x5e>

08118200 <xTimerCreateStatic>:
	{
 8118200:	b530      	push	{r4, r5, lr}
			volatile size_t xSize = sizeof( StaticTimer_t );
 8118202:	2428      	movs	r4, #40	; 0x28
	{
 8118204:	b087      	sub	sp, #28
			volatile size_t xSize = sizeof( StaticTimer_t );
 8118206:	9405      	str	r4, [sp, #20]
			configASSERT( xSize == sizeof( Timer_t ) );
 8118208:	9d05      	ldr	r5, [sp, #20]
 811820a:	2d28      	cmp	r5, #40	; 0x28
 811820c:	d00a      	beq.n	8118224 <xTimerCreateStatic+0x24>
 811820e:	f04f 0330 	mov.w	r3, #48	; 0x30
 8118212:	b672      	cpsid	i
 8118214:	f383 8811 	msr	BASEPRI, r3
 8118218:	f3bf 8f6f 	isb	sy
 811821c:	f3bf 8f4f 	dsb	sy
 8118220:	b662      	cpsie	i
 8118222:	e7fe      	b.n	8118222 <xTimerCreateStatic+0x22>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8118224:	4604      	mov	r4, r0
 8118226:	9805      	ldr	r0, [sp, #20]
		configASSERT( pxTimerBuffer );
 8118228:	980b      	ldr	r0, [sp, #44]	; 0x2c
 811822a:	b318      	cbz	r0, 8118274 <xTimerCreateStatic+0x74>
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 811822c:	2002      	movs	r0, #2
 811822e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8118230:	f885 0024 	strb.w	r0, [r5, #36]	; 0x24
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8118234:	b349      	cbz	r1, 811828a <xTimerCreateStatic+0x8a>
		prvCheckForValidListAndQueue();
 8118236:	9101      	str	r1, [sp, #4]
 8118238:	e9cd 2302 	strd	r2, r3, [sp, #8]
 811823c:	f7ff ff46 	bl	81180cc <prvCheckForValidListAndQueue>
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8118240:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8118242:	9901      	ldr	r1, [sp, #4]
		pxNewTimer->pvTimerID = pvTimerID;
 8118244:	461a      	mov	r2, r3
		pxNewTimer->pcTimerName = pcTimerName;
 8118246:	601c      	str	r4, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8118248:	6199      	str	r1, [r3, #24]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 811824a:	1d18      	adds	r0, r3, #4
		pxNewTimer->pvTimerID = pvTimerID;
 811824c:	9b03      	ldr	r3, [sp, #12]
 811824e:	61d3      	str	r3, [r2, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8118250:	4613      	mov	r3, r2
 8118252:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8118254:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8118256:	f7fe fa61 	bl	811671c <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 811825a:	9a02      	ldr	r2, [sp, #8]
 811825c:	b13a      	cbz	r2, 811826e <xTimerCreateStatic+0x6e>
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 811825e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8118260:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8118262:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8118266:	f043 0304 	orr.w	r3, r3, #4
 811826a:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
	}
 811826e:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8118270:	b007      	add	sp, #28
 8118272:	bd30      	pop	{r4, r5, pc}
 8118274:	f04f 0330 	mov.w	r3, #48	; 0x30
 8118278:	b672      	cpsid	i
 811827a:	f383 8811 	msr	BASEPRI, r3
 811827e:	f3bf 8f6f 	isb	sy
 8118282:	f3bf 8f4f 	dsb	sy
 8118286:	b662      	cpsie	i
		configASSERT( pxTimerBuffer );
 8118288:	e7fe      	b.n	8118288 <xTimerCreateStatic+0x88>
 811828a:	f04f 0330 	mov.w	r3, #48	; 0x30
 811828e:	b672      	cpsid	i
 8118290:	f383 8811 	msr	BASEPRI, r3
 8118294:	f3bf 8f6f 	isb	sy
 8118298:	f3bf 8f4f 	dsb	sy
 811829c:	b662      	cpsie	i
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 811829e:	e7fe      	b.n	811829e <xTimerCreateStatic+0x9e>

081182a0 <xTimerGenericCommand>:
	configASSERT( xTimer );
 81182a0:	b1c8      	cbz	r0, 81182d6 <xTimerGenericCommand+0x36>
{
 81182a2:	b530      	push	{r4, r5, lr}
	if( xTimerQueue != NULL )
 81182a4:	4d19      	ldr	r5, [pc, #100]	; (811830c <xTimerGenericCommand+0x6c>)
{
 81182a6:	b085      	sub	sp, #20
	if( xTimerQueue != NULL )
 81182a8:	682c      	ldr	r4, [r5, #0]
 81182aa:	b18c      	cbz	r4, 81182d0 <xTimerGenericCommand+0x30>
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 81182ac:	2905      	cmp	r1, #5
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 81182ae:	9002      	str	r0, [sp, #8]
		xMessage.xMessageID = xCommandID;
 81182b0:	e9cd 1200 	strd	r1, r2, [sp]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 81182b4:	dc1a      	bgt.n	81182ec <xTimerGenericCommand+0x4c>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 81182b6:	f7ff fd1d 	bl	8117cf4 <xTaskGetSchedulerState>
 81182ba:	2802      	cmp	r0, #2
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 81182bc:	f04f 0300 	mov.w	r3, #0
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 81182c0:	d01d      	beq.n	81182fe <xTimerGenericCommand+0x5e>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 81182c2:	4669      	mov	r1, sp
 81182c4:	461a      	mov	r2, r3
 81182c6:	6828      	ldr	r0, [r5, #0]
 81182c8:	f7fe fbc2 	bl	8116a50 <xQueueGenericSend>
}
 81182cc:	b005      	add	sp, #20
 81182ce:	bd30      	pop	{r4, r5, pc}
BaseType_t xReturn = pdFAIL;
 81182d0:	4620      	mov	r0, r4
}
 81182d2:	b005      	add	sp, #20
 81182d4:	bd30      	pop	{r4, r5, pc}
 81182d6:	f04f 0330 	mov.w	r3, #48	; 0x30
 81182da:	b672      	cpsid	i
 81182dc:	f383 8811 	msr	BASEPRI, r3
 81182e0:	f3bf 8f6f 	isb	sy
 81182e4:	f3bf 8f4f 	dsb	sy
 81182e8:	b662      	cpsie	i
	configASSERT( xTimer );
 81182ea:	e7fe      	b.n	81182ea <xTimerGenericCommand+0x4a>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 81182ec:	469c      	mov	ip, r3
 81182ee:	4669      	mov	r1, sp
 81182f0:	2300      	movs	r3, #0
 81182f2:	4620      	mov	r0, r4
 81182f4:	4662      	mov	r2, ip
 81182f6:	f7fe fcab 	bl	8116c50 <xQueueGenericSendFromISR>
}
 81182fa:	b005      	add	sp, #20
 81182fc:	bd30      	pop	{r4, r5, pc}
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 81182fe:	9a08      	ldr	r2, [sp, #32]
 8118300:	4669      	mov	r1, sp
 8118302:	6828      	ldr	r0, [r5, #0]
 8118304:	f7fe fba4 	bl	8116a50 <xQueueGenericSend>
 8118308:	e7e3      	b.n	81182d2 <xTimerGenericCommand+0x32>
 811830a:	bf00      	nop
 811830c:	20006904 	.word	0x20006904

08118310 <prvSwitchTimerLists>:
{
 8118310:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8118314:	4e1e      	ldr	r6, [pc, #120]	; (8118390 <prvSwitchTimerLists+0x80>)
 8118316:	b082      	sub	sp, #8
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8118318:	f04f 0800 	mov.w	r8, #0
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 811831c:	e00d      	b.n	811833a <prvSwitchTimerLists+0x2a>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 811831e:	68db      	ldr	r3, [r3, #12]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8118320:	68dc      	ldr	r4, [r3, #12]
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8118322:	681f      	ldr	r7, [r3, #0]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8118324:	1d25      	adds	r5, r4, #4
 8118326:	4628      	mov	r0, r5
 8118328:	f7fe fa24 	bl	8116774 <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 811832c:	6a23      	ldr	r3, [r4, #32]
 811832e:	4620      	mov	r0, r4
 8118330:	4798      	blx	r3
		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8118332:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8118336:	075b      	lsls	r3, r3, #29
 8118338:	d40a      	bmi.n	8118350 <prvSwitchTimerLists+0x40>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 811833a:	6833      	ldr	r3, [r6, #0]
 811833c:	681a      	ldr	r2, [r3, #0]
 811833e:	2a00      	cmp	r2, #0
 8118340:	d1ed      	bne.n	811831e <prvSwitchTimerLists+0xe>
	pxCurrentTimerList = pxOverflowTimerList;
 8118342:	4a14      	ldr	r2, [pc, #80]	; (8118394 <prvSwitchTimerLists+0x84>)
 8118344:	6811      	ldr	r1, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8118346:	6013      	str	r3, [r2, #0]
	pxCurrentTimerList = pxOverflowTimerList;
 8118348:	6031      	str	r1, [r6, #0]
}
 811834a:	b002      	add	sp, #8
 811834c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8118350:	69a2      	ldr	r2, [r4, #24]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8118352:	4629      	mov	r1, r5
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8118354:	2300      	movs	r3, #0
 8118356:	4620      	mov	r0, r4
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8118358:	18bd      	adds	r5, r7, r2
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 811835a:	463a      	mov	r2, r7
			if( xReloadTime > xNextExpireTime )
 811835c:	42af      	cmp	r7, r5
 811835e:	d205      	bcs.n	811836c <prvSwitchTimerLists+0x5c>
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8118360:	6830      	ldr	r0, [r6, #0]
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8118362:	6065      	str	r5, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8118364:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8118366:	f7fe f9ed 	bl	8116744 <vListInsert>
 811836a:	e7e6      	b.n	811833a <prvSwitchTimerLists+0x2a>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 811836c:	4619      	mov	r1, r3
 811836e:	f8cd 8000 	str.w	r8, [sp]
 8118372:	f7ff ff95 	bl	81182a0 <xTimerGenericCommand>
				configASSERT( xResult );
 8118376:	2800      	cmp	r0, #0
 8118378:	d1df      	bne.n	811833a <prvSwitchTimerLists+0x2a>
 811837a:	f04f 0330 	mov.w	r3, #48	; 0x30
 811837e:	b672      	cpsid	i
 8118380:	f383 8811 	msr	BASEPRI, r3
 8118384:	f3bf 8f6f 	isb	sy
 8118388:	f3bf 8f4f 	dsb	sy
 811838c:	b662      	cpsie	i
 811838e:	e7fe      	b.n	811838e <prvSwitchTimerLists+0x7e>
 8118390:	200067e8 	.word	0x200067e8
 8118394:	200067ec 	.word	0x200067ec

08118398 <prvTimerTask>:
{
 8118398:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 811839c:	4e9a      	ldr	r6, [pc, #616]	; (8118608 <prvTimerTask+0x270>)
 811839e:	b087      	sub	sp, #28
 81183a0:	4d9a      	ldr	r5, [pc, #616]	; (811860c <prvTimerTask+0x274>)
					portYIELD_WITHIN_API();
 81183a2:	f04f 29e0 	mov.w	r9, #3758153728	; 0xe000e000
 81183a6:	4c9a      	ldr	r4, [pc, #616]	; (8118610 <prvTimerTask+0x278>)
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 81183a8:	6833      	ldr	r3, [r6, #0]
 81183aa:	681f      	ldr	r7, [r3, #0]
 81183ac:	2f00      	cmp	r7, #0
 81183ae:	f000 80ac 	beq.w	811850a <prvTimerTask+0x172>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 81183b2:	68db      	ldr	r3, [r3, #12]
 81183b4:	681f      	ldr	r7, [r3, #0]
	vTaskSuspendAll();
 81183b6:	f7ff fa01 	bl	81177bc <vTaskSuspendAll>
	xTimeNow = xTaskGetTickCount();
 81183ba:	f7ff fa07 	bl	81177cc <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 81183be:	682a      	ldr	r2, [r5, #0]
	xTimeNow = xTaskGetTickCount();
 81183c0:	4682      	mov	sl, r0
	if( xTimeNow < xLastTime )
 81183c2:	4290      	cmp	r0, r2
 81183c4:	f0c0 80a9 	bcc.w	811851a <prvTimerTask+0x182>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 81183c8:	4287      	cmp	r7, r0
	xLastTime = xTimeNow;
 81183ca:	6028      	str	r0, [r5, #0]
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 81183cc:	f200 80ca 	bhi.w	8118564 <prvTimerTask+0x1cc>
				( void ) xTaskResumeAll();
 81183d0:	f7ff fb50 	bl	8117a74 <xTaskResumeAll>
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 81183d4:	6832      	ldr	r2, [r6, #0]
 81183d6:	68d2      	ldr	r2, [r2, #12]
 81183d8:	f8d2 b00c 	ldr.w	fp, [r2, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 81183dc:	f10b 0804 	add.w	r8, fp, #4
 81183e0:	4640      	mov	r0, r8
 81183e2:	f7fe f9c7 	bl	8116774 <uxListRemove>
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 81183e6:	f89b 0024 	ldrb.w	r0, [fp, #36]	; 0x24
 81183ea:	0743      	lsls	r3, r0, #29
 81183ec:	f100 80ca 	bmi.w	8118584 <prvTimerTask+0x1ec>
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 81183f0:	f020 0001 	bic.w	r0, r0, #1
 81183f4:	f88b 0024 	strb.w	r0, [fp, #36]	; 0x24
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 81183f8:	f8db 3020 	ldr.w	r3, [fp, #32]
 81183fc:	4658      	mov	r0, fp
 81183fe:	4798      	blx	r3
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8118400:	2200      	movs	r2, #0
 8118402:	a902      	add	r1, sp, #8
 8118404:	6820      	ldr	r0, [r4, #0]
 8118406:	f7fe fcf5 	bl	8116df4 <xQueueReceive>
 811840a:	2800      	cmp	r0, #0
 811840c:	d0cc      	beq.n	81183a8 <prvTimerTask+0x10>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 811840e:	9b02      	ldr	r3, [sp, #8]
 8118410:	2b00      	cmp	r3, #0
 8118412:	db71      	blt.n	81184f8 <prvTimerTask+0x160>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8118414:	9f04      	ldr	r7, [sp, #16]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8118416:	697b      	ldr	r3, [r7, #20]
 8118418:	b113      	cbz	r3, 8118420 <prvTimerTask+0x88>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 811841a:	1d38      	adds	r0, r7, #4
 811841c:	f7fe f9aa 	bl	8116774 <uxListRemove>
	xTimeNow = xTaskGetTickCount();
 8118420:	f7ff f9d4 	bl	81177cc <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 8118424:	682b      	ldr	r3, [r5, #0]
	xTimeNow = xTaskGetTickCount();
 8118426:	4680      	mov	r8, r0
	if( xTimeNow < xLastTime )
 8118428:	4298      	cmp	r0, r3
 811842a:	d37d      	bcc.n	8118528 <prvTimerTask+0x190>
			switch( xMessage.xMessageID )
 811842c:	9b02      	ldr	r3, [sp, #8]
	xLastTime = xTimeNow;
 811842e:	f8c5 8000 	str.w	r8, [r5]
			switch( xMessage.xMessageID )
 8118432:	2b09      	cmp	r3, #9
 8118434:	d8e4      	bhi.n	8118400 <prvTimerTask+0x68>
 8118436:	e8df f003 	tbb	[pc, r3]
 811843a:	0505      	.short	0x0505
 811843c:	56394f05 	.word	0x56394f05
 8118440:	394f0505 	.word	0x394f0505
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8118444:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8118448:	9b03      	ldr	r3, [sp, #12]
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 811844a:	f042 0201 	orr.w	r2, r2, #1
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 811844e:	69b9      	ldr	r1, [r7, #24]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8118450:	613f      	str	r7, [r7, #16]
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8118452:	f887 2024 	strb.w	r2, [r7, #36]	; 0x24
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8118456:	185a      	adds	r2, r3, r1
 8118458:	bf2c      	ite	cs
 811845a:	2001      	movcs	r0, #1
 811845c:	2000      	movcc	r0, #0
	if( xNextExpiryTime <= xTimeNow )
 811845e:	4542      	cmp	r2, r8
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8118460:	607a      	str	r2, [r7, #4]
	if( xNextExpiryTime <= xTimeNow )
 8118462:	f200 8081 	bhi.w	8118568 <prvTimerTask+0x1d0>
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8118466:	eba8 0303 	sub.w	r3, r8, r3
 811846a:	4299      	cmp	r1, r3
 811846c:	f200 80b5 	bhi.w	81185da <prvTimerTask+0x242>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8118470:	6a3b      	ldr	r3, [r7, #32]
 8118472:	4638      	mov	r0, r7
 8118474:	4798      	blx	r3
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8118476:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 811847a:	0759      	lsls	r1, r3, #29
 811847c:	d5c0      	bpl.n	8118400 <prvTimerTask+0x68>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 811847e:	2200      	movs	r2, #0
 8118480:	69bb      	ldr	r3, [r7, #24]
 8118482:	4638      	mov	r0, r7
 8118484:	9200      	str	r2, [sp, #0]
 8118486:	9a03      	ldr	r2, [sp, #12]
 8118488:	441a      	add	r2, r3
 811848a:	2300      	movs	r3, #0
 811848c:	4619      	mov	r1, r3
 811848e:	f7ff ff07 	bl	81182a0 <xTimerGenericCommand>
							configASSERT( xResult );
 8118492:	2800      	cmp	r0, #0
 8118494:	d1b4      	bne.n	8118400 <prvTimerTask+0x68>
 8118496:	f04f 0330 	mov.w	r3, #48	; 0x30
 811849a:	b672      	cpsid	i
 811849c:	f383 8811 	msr	BASEPRI, r3
 81184a0:	f3bf 8f6f 	isb	sy
 81184a4:	f3bf 8f4f 	dsb	sy
 81184a8:	b662      	cpsie	i
 81184aa:	e7fe      	b.n	81184aa <prvTimerTask+0x112>
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 81184ac:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 81184b0:	9b03      	ldr	r3, [sp, #12]
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 81184b2:	f042 0201 	orr.w	r2, r2, #1
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 81184b6:	61bb      	str	r3, [r7, #24]
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 81184b8:	f887 2024 	strb.w	r2, [r7, #36]	; 0x24
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 81184bc:	2b00      	cmp	r3, #0
 81184be:	f000 8098 	beq.w	81185f2 <prvTimerTask+0x25a>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 81184c2:	4443      	add	r3, r8
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 81184c4:	1d39      	adds	r1, r7, #4
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 81184c6:	613f      	str	r7, [r7, #16]
	if( xNextExpiryTime <= xTimeNow )
 81184c8:	4543      	cmp	r3, r8
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 81184ca:	607b      	str	r3, [r7, #4]
	if( xNextExpiryTime <= xTimeNow )
 81184cc:	d856      	bhi.n	811857c <prvTimerTask+0x1e4>
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 81184ce:	4b51      	ldr	r3, [pc, #324]	; (8118614 <prvTimerTask+0x27c>)
 81184d0:	6818      	ldr	r0, [r3, #0]
 81184d2:	f7fe f937 	bl	8116744 <vListInsert>
	return xProcessTimerNow;
 81184d6:	e793      	b.n	8118400 <prvTimerTask+0x68>
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 81184d8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 81184dc:	f023 0301 	bic.w	r3, r3, #1
 81184e0:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
					break;
 81184e4:	e78c      	b.n	8118400 <prvTimerTask+0x68>
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 81184e6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 81184ea:	079a      	lsls	r2, r3, #30
 81184ec:	d56c      	bpl.n	81185c8 <prvTimerTask+0x230>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 81184ee:	f023 0301 	bic.w	r3, r3, #1
 81184f2:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 81184f6:	e783      	b.n	8118400 <prvTimerTask+0x68>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 81184f8:	9b03      	ldr	r3, [sp, #12]
 81184fa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 81184fe:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8118500:	9b02      	ldr	r3, [sp, #8]
 8118502:	2b00      	cmp	r3, #0
 8118504:	f6ff af7c 	blt.w	8118400 <prvTimerTask+0x68>
 8118508:	e784      	b.n	8118414 <prvTimerTask+0x7c>
	vTaskSuspendAll();
 811850a:	f7ff f957 	bl	81177bc <vTaskSuspendAll>
	xTimeNow = xTaskGetTickCount();
 811850e:	f7ff f95d 	bl	81177cc <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 8118512:	682a      	ldr	r2, [r5, #0]
	xTimeNow = xTaskGetTickCount();
 8118514:	4682      	mov	sl, r0
	if( xTimeNow < xLastTime )
 8118516:	4282      	cmp	r2, r0
 8118518:	d909      	bls.n	811852e <prvTimerTask+0x196>
		prvSwitchTimerLists();
 811851a:	f7ff fef9 	bl	8118310 <prvSwitchTimerLists>
	xLastTime = xTimeNow;
 811851e:	f8c5 a000 	str.w	sl, [r5]
			( void ) xTaskResumeAll();
 8118522:	f7ff faa7 	bl	8117a74 <xTaskResumeAll>
 8118526:	e76b      	b.n	8118400 <prvTimerTask+0x68>
		prvSwitchTimerLists();
 8118528:	f7ff fef2 	bl	8118310 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 811852c:	e77e      	b.n	811842c <prvTimerTask+0x94>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 811852e:	4b39      	ldr	r3, [pc, #228]	; (8118614 <prvTimerTask+0x27c>)
	xLastTime = xTimeNow;
 8118530:	f8c5 a000 	str.w	sl, [r5]
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8118534:	681a      	ldr	r2, [r3, #0]
 8118536:	6812      	ldr	r2, [r2, #0]
 8118538:	fab2 f282 	clz	r2, r2
 811853c:	0952      	lsrs	r2, r2, #5
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 811853e:	eba7 010a 	sub.w	r1, r7, sl
 8118542:	6820      	ldr	r0, [r4, #0]
 8118544:	f7fe fe7e 	bl	8117244 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8118548:	f7ff fa94 	bl	8117a74 <xTaskResumeAll>
 811854c:	2800      	cmp	r0, #0
 811854e:	f47f af57 	bne.w	8118400 <prvTimerTask+0x68>
					portYIELD_WITHIN_API();
 8118552:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8118556:	f8c9 3d04 	str.w	r3, [r9, #3332]	; 0xd04
 811855a:	f3bf 8f4f 	dsb	sy
 811855e:	f3bf 8f6f 	isb	sy
 8118562:	e74d      	b.n	8118400 <prvTimerTask+0x68>
 8118564:	2200      	movs	r2, #0
 8118566:	e7ea      	b.n	811853e <prvTimerTask+0x1a6>
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8118568:	4543      	cmp	r3, r8
 811856a:	d902      	bls.n	8118572 <prvTimerTask+0x1da>
 811856c:	2800      	cmp	r0, #0
 811856e:	f43f af7f 	beq.w	8118470 <prvTimerTask+0xd8>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8118572:	1d39      	adds	r1, r7, #4
 8118574:	6830      	ldr	r0, [r6, #0]
 8118576:	f7fe f8e5 	bl	8116744 <vListInsert>
	return xProcessTimerNow;
 811857a:	e741      	b.n	8118400 <prvTimerTask+0x68>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 811857c:	6830      	ldr	r0, [r6, #0]
 811857e:	f7fe f8e1 	bl	8116744 <vListInsert>
 8118582:	e73d      	b.n	8118400 <prvTimerTask+0x68>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8118584:	f8db 2018 	ldr.w	r2, [fp, #24]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8118588:	f8cb b010 	str.w	fp, [fp, #16]
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 811858c:	18b8      	adds	r0, r7, r2
	if( xNextExpiryTime <= xTimeNow )
 811858e:	4582      	cmp	sl, r0
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8118590:	f8cb 0004 	str.w	r0, [fp, #4]
	if( xNextExpiryTime <= xTimeNow )
 8118594:	d31c      	bcc.n	81185d0 <prvTimerTask+0x238>
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8118596:	ebaa 0307 	sub.w	r3, sl, r7
 811859a:	429a      	cmp	r2, r3
 811859c:	d823      	bhi.n	81185e6 <prvTimerTask+0x24e>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 811859e:	2300      	movs	r3, #0
 81185a0:	463a      	mov	r2, r7
 81185a2:	4658      	mov	r0, fp
 81185a4:	4619      	mov	r1, r3
 81185a6:	9300      	str	r3, [sp, #0]
 81185a8:	f7ff fe7a 	bl	81182a0 <xTimerGenericCommand>
			configASSERT( xResult );
 81185ac:	2800      	cmp	r0, #0
 81185ae:	f47f af23 	bne.w	81183f8 <prvTimerTask+0x60>
 81185b2:	f04f 0330 	mov.w	r3, #48	; 0x30
 81185b6:	b672      	cpsid	i
 81185b8:	f383 8811 	msr	BASEPRI, r3
 81185bc:	f3bf 8f6f 	isb	sy
 81185c0:	f3bf 8f4f 	dsb	sy
 81185c4:	b662      	cpsie	i
 81185c6:	e7fe      	b.n	81185c6 <prvTimerTask+0x22e>
							vPortFree( pxTimer );
 81185c8:	4638      	mov	r0, r7
 81185ca:	f000 fa99 	bl	8118b00 <vPortFree>
 81185ce:	e717      	b.n	8118400 <prvTimerTask+0x68>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 81185d0:	4641      	mov	r1, r8
 81185d2:	6830      	ldr	r0, [r6, #0]
 81185d4:	f7fe f8b6 	bl	8116744 <vListInsert>
	return xProcessTimerNow;
 81185d8:	e70e      	b.n	81183f8 <prvTimerTask+0x60>
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 81185da:	4b0e      	ldr	r3, [pc, #56]	; (8118614 <prvTimerTask+0x27c>)
 81185dc:	1d39      	adds	r1, r7, #4
 81185de:	6818      	ldr	r0, [r3, #0]
 81185e0:	f7fe f8b0 	bl	8116744 <vListInsert>
	return xProcessTimerNow;
 81185e4:	e70c      	b.n	8118400 <prvTimerTask+0x68>
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 81185e6:	4b0b      	ldr	r3, [pc, #44]	; (8118614 <prvTimerTask+0x27c>)
 81185e8:	4641      	mov	r1, r8
 81185ea:	6818      	ldr	r0, [r3, #0]
 81185ec:	f7fe f8aa 	bl	8116744 <vListInsert>
	return xProcessTimerNow;
 81185f0:	e702      	b.n	81183f8 <prvTimerTask+0x60>
 81185f2:	f04f 0330 	mov.w	r3, #48	; 0x30
 81185f6:	b672      	cpsid	i
 81185f8:	f383 8811 	msr	BASEPRI, r3
 81185fc:	f3bf 8f6f 	isb	sy
 8118600:	f3bf 8f4f 	dsb	sy
 8118604:	b662      	cpsie	i
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8118606:	e7fe      	b.n	8118606 <prvTimerTask+0x26e>
 8118608:	200067e8 	.word	0x200067e8
 811860c:	200068b8 	.word	0x200068b8
 8118610:	20006904 	.word	0x20006904
 8118614:	200067ec 	.word	0x200067ec

08118618 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8118618:	4808      	ldr	r0, [pc, #32]	; (811863c <prvPortStartFirstTask+0x24>)
 811861a:	6800      	ldr	r0, [r0, #0]
 811861c:	6800      	ldr	r0, [r0, #0]
 811861e:	f380 8808 	msr	MSP, r0
 8118622:	f04f 0000 	mov.w	r0, #0
 8118626:	f380 8814 	msr	CONTROL, r0
 811862a:	b662      	cpsie	i
 811862c:	b661      	cpsie	f
 811862e:	f3bf 8f4f 	dsb	sy
 8118632:	f3bf 8f6f 	isb	sy
 8118636:	df00      	svc	0
 8118638:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 811863a:	0000      	.short	0x0000
 811863c:	e000ed08 	.word	0xe000ed08

08118640 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8118640:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8118650 <vPortEnableVFP+0x10>
 8118644:	6801      	ldr	r1, [r0, #0]
 8118646:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 811864a:	6001      	str	r1, [r0, #0]
 811864c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 811864e:	0000      	.short	0x0000
 8118650:	e000ed88 	.word	0xe000ed88

08118654 <prvTaskExitError>:
	configASSERT( uxCriticalNesting == ~0UL );
 8118654:	4b10      	ldr	r3, [pc, #64]	; (8118698 <prvTaskExitError+0x44>)
{
 8118656:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 8118658:	2200      	movs	r2, #0
	configASSERT( uxCriticalNesting == ~0UL );
 811865a:	681b      	ldr	r3, [r3, #0]
volatile uint32_t ulDummy = 0;
 811865c:	9201      	str	r2, [sp, #4]
	configASSERT( uxCriticalNesting == ~0UL );
 811865e:	3301      	adds	r3, #1
 8118660:	d00a      	beq.n	8118678 <prvTaskExitError+0x24>
 8118662:	f04f 0330 	mov.w	r3, #48	; 0x30
 8118666:	b672      	cpsid	i
 8118668:	f383 8811 	msr	BASEPRI, r3
 811866c:	f3bf 8f6f 	isb	sy
 8118670:	f3bf 8f4f 	dsb	sy
 8118674:	b662      	cpsie	i
 8118676:	e7fe      	b.n	8118676 <prvTaskExitError+0x22>
 8118678:	f04f 0330 	mov.w	r3, #48	; 0x30
 811867c:	b672      	cpsid	i
 811867e:	f383 8811 	msr	BASEPRI, r3
 8118682:	f3bf 8f6f 	isb	sy
 8118686:	f3bf 8f4f 	dsb	sy
 811868a:	b662      	cpsie	i
	while( ulDummy == 0 )
 811868c:	9b01      	ldr	r3, [sp, #4]
 811868e:	2b00      	cmp	r3, #0
 8118690:	d0fc      	beq.n	811868c <prvTaskExitError+0x38>
}
 8118692:	b002      	add	sp, #8
 8118694:	4770      	bx	lr
 8118696:	bf00      	nop
 8118698:	20000424 	.word	0x20000424

0811869c <pxPortInitialiseStack>:
{
 811869c:	4603      	mov	r3, r0
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 811869e:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 81186a2:	4809      	ldr	r0, [pc, #36]	; (81186c8 <pxPortInitialiseStack+0x2c>)
{
 81186a4:	b410      	push	{r4}
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 81186a6:	f04f 7480 	mov.w	r4, #16777216	; 0x1000000
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 81186aa:	f843 0c0c 	str.w	r0, [r3, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 81186ae:	f843 2c20 	str.w	r2, [r3, #-32]
}
 81186b2:	f1a3 0044 	sub.w	r0, r3, #68	; 0x44
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 81186b6:	e943 1402 	strd	r1, r4, [r3, #-8]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 81186ba:	f06f 0102 	mvn.w	r1, #2
}
 81186be:	f85d 4b04 	ldr.w	r4, [sp], #4
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 81186c2:	f843 1c24 	str.w	r1, [r3, #-36]
}
 81186c6:	4770      	bx	lr
 81186c8:	08118655 	.word	0x08118655
 81186cc:	ffffffff 	.word	0xffffffff

081186d0 <SVC_Handler>:
	__asm volatile (
 81186d0:	4b07      	ldr	r3, [pc, #28]	; (81186f0 <pxCurrentTCBConst2>)
 81186d2:	6819      	ldr	r1, [r3, #0]
 81186d4:	6808      	ldr	r0, [r1, #0]
 81186d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 81186da:	f380 8809 	msr	PSP, r0
 81186de:	f3bf 8f6f 	isb	sy
 81186e2:	f04f 0000 	mov.w	r0, #0
 81186e6:	f380 8811 	msr	BASEPRI, r0
 81186ea:	4770      	bx	lr
 81186ec:	f3af 8000 	nop.w

081186f0 <pxCurrentTCBConst2>:
 81186f0:	200066c0 	.word	0x200066c0

081186f4 <vPortEnterCritical>:
 81186f4:	f04f 0330 	mov.w	r3, #48	; 0x30
 81186f8:	b672      	cpsid	i
 81186fa:	f383 8811 	msr	BASEPRI, r3
 81186fe:	f3bf 8f6f 	isb	sy
 8118702:	f3bf 8f4f 	dsb	sy
 8118706:	b662      	cpsie	i
	uxCriticalNesting++;
 8118708:	4a0c      	ldr	r2, [pc, #48]	; (811873c <vPortEnterCritical+0x48>)
 811870a:	6813      	ldr	r3, [r2, #0]
 811870c:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 811870e:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 8118710:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 8118712:	d000      	beq.n	8118716 <vPortEnterCritical+0x22>
}
 8118714:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8118716:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 811871a:	f8d3 3d04 	ldr.w	r3, [r3, #3332]	; 0xd04
 811871e:	b2db      	uxtb	r3, r3
 8118720:	2b00      	cmp	r3, #0
 8118722:	d0f7      	beq.n	8118714 <vPortEnterCritical+0x20>
 8118724:	f04f 0330 	mov.w	r3, #48	; 0x30
 8118728:	b672      	cpsid	i
 811872a:	f383 8811 	msr	BASEPRI, r3
 811872e:	f3bf 8f6f 	isb	sy
 8118732:	f3bf 8f4f 	dsb	sy
 8118736:	b662      	cpsie	i
 8118738:	e7fe      	b.n	8118738 <vPortEnterCritical+0x44>
 811873a:	bf00      	nop
 811873c:	20000424 	.word	0x20000424

08118740 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 8118740:	4a09      	ldr	r2, [pc, #36]	; (8118768 <vPortExitCritical+0x28>)
 8118742:	6813      	ldr	r3, [r2, #0]
 8118744:	b953      	cbnz	r3, 811875c <vPortExitCritical+0x1c>
 8118746:	f04f 0330 	mov.w	r3, #48	; 0x30
 811874a:	b672      	cpsid	i
 811874c:	f383 8811 	msr	BASEPRI, r3
 8118750:	f3bf 8f6f 	isb	sy
 8118754:	f3bf 8f4f 	dsb	sy
 8118758:	b662      	cpsie	i
 811875a:	e7fe      	b.n	811875a <vPortExitCritical+0x1a>
	uxCriticalNesting--;
 811875c:	3b01      	subs	r3, #1
 811875e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8118760:	b90b      	cbnz	r3, 8118766 <vPortExitCritical+0x26>
	__asm volatile
 8118762:	f383 8811 	msr	BASEPRI, r3
}
 8118766:	4770      	bx	lr
 8118768:	20000424 	.word	0x20000424
 811876c:	ffffffff 	.word	0xffffffff

08118770 <PendSV_Handler>:
	__asm volatile
 8118770:	f3ef 8009 	mrs	r0, PSP
 8118774:	f3bf 8f6f 	isb	sy
 8118778:	4b15      	ldr	r3, [pc, #84]	; (81187d0 <pxCurrentTCBConst>)
 811877a:	681a      	ldr	r2, [r3, #0]
 811877c:	f01e 0f10 	tst.w	lr, #16
 8118780:	bf08      	it	eq
 8118782:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8118786:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 811878a:	6010      	str	r0, [r2, #0]
 811878c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8118790:	f04f 0030 	mov.w	r0, #48	; 0x30
 8118794:	b672      	cpsid	i
 8118796:	f380 8811 	msr	BASEPRI, r0
 811879a:	f3bf 8f4f 	dsb	sy
 811879e:	f3bf 8f6f 	isb	sy
 81187a2:	b662      	cpsie	i
 81187a4:	f7ff f9ac 	bl	8117b00 <vTaskSwitchContext>
 81187a8:	f04f 0000 	mov.w	r0, #0
 81187ac:	f380 8811 	msr	BASEPRI, r0
 81187b0:	bc09      	pop	{r0, r3}
 81187b2:	6819      	ldr	r1, [r3, #0]
 81187b4:	6808      	ldr	r0, [r1, #0]
 81187b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 81187ba:	f01e 0f10 	tst.w	lr, #16
 81187be:	bf08      	it	eq
 81187c0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 81187c4:	f380 8809 	msr	PSP, r0
 81187c8:	f3bf 8f6f 	isb	sy
 81187cc:	4770      	bx	lr
 81187ce:	bf00      	nop

081187d0 <pxCurrentTCBConst>:
 81187d0:	200066c0 	.word	0x200066c0

081187d4 <SysTick_Handler>:
{
 81187d4:	b508      	push	{r3, lr}
	__asm volatile
 81187d6:	f04f 0330 	mov.w	r3, #48	; 0x30
 81187da:	b672      	cpsid	i
 81187dc:	f383 8811 	msr	BASEPRI, r3
 81187e0:	f3bf 8f6f 	isb	sy
 81187e4:	f3bf 8f4f 	dsb	sy
 81187e8:	b662      	cpsie	i
		if( xTaskIncrementTick() != pdFALSE )
 81187ea:	f7fe fffd 	bl	81177e8 <xTaskIncrementTick>
 81187ee:	b128      	cbz	r0, 81187fc <SysTick_Handler+0x28>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 81187f0:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 81187f4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 81187f8:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
	__asm volatile
 81187fc:	2300      	movs	r3, #0
 81187fe:	f383 8811 	msr	BASEPRI, r3
}
 8118802:	bd08      	pop	{r3, pc}

08118804 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8118804:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
 8118808:	2100      	movs	r1, #0
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 811880a:	4b06      	ldr	r3, [pc, #24]	; (8118824 <vPortSetupTimerInterrupt+0x20>)
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 811880c:	6111      	str	r1, [r2, #16]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 811880e:	4806      	ldr	r0, [pc, #24]	; (8118828 <vPortSetupTimerInterrupt+0x24>)
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8118810:	6191      	str	r1, [r2, #24]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8118812:	2107      	movs	r1, #7
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8118814:	681b      	ldr	r3, [r3, #0]
 8118816:	fba0 0303 	umull	r0, r3, r0, r3
 811881a:	099b      	lsrs	r3, r3, #6
 811881c:	3b01      	subs	r3, #1
 811881e:	6153      	str	r3, [r2, #20]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8118820:	6111      	str	r1, [r2, #16]
}
 8118822:	4770      	bx	lr
 8118824:	20000298 	.word	0x20000298
 8118828:	10624dd3 	.word	0x10624dd3

0811882c <xPortStartScheduler>:
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 811882c:	4b30      	ldr	r3, [pc, #192]	; (81188f0 <xPortStartScheduler+0xc4>)
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 811882e:	f04f 0cff 	mov.w	ip, #255	; 0xff
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8118832:	4830      	ldr	r0, [pc, #192]	; (81188f4 <xPortStartScheduler+0xc8>)
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8118834:	4930      	ldr	r1, [pc, #192]	; (81188f8 <xPortStartScheduler+0xcc>)
{
 8118836:	b530      	push	{r4, r5, lr}
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8118838:	781a      	ldrb	r2, [r3, #0]
{
 811883a:	b083      	sub	sp, #12
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 811883c:	b2d2      	uxtb	r2, r2
 811883e:	9201      	str	r2, [sp, #4]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8118840:	2207      	movs	r2, #7
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8118842:	f883 c000 	strb.w	ip, [r3]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8118846:	781b      	ldrb	r3, [r3, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8118848:	6002      	str	r2, [r0, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 811884a:	b2db      	uxtb	r3, r3
 811884c:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8118850:	f89d 3003 	ldrb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8118854:	f89d 2003 	ldrb.w	r2, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8118858:	f003 0330 	and.w	r3, r3, #48	; 0x30
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 811885c:	0612      	lsls	r2, r2, #24
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 811885e:	700b      	strb	r3, [r1, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8118860:	d50f      	bpl.n	8118882 <xPortStartScheduler+0x56>
 8118862:	2206      	movs	r2, #6
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8118864:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8118868:	4611      	mov	r1, r2
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 811886a:	3a01      	subs	r2, #1
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 811886c:	005b      	lsls	r3, r3, #1
 811886e:	b2db      	uxtb	r3, r3
 8118870:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8118874:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8118878:	061b      	lsls	r3, r3, #24
 811887a:	d4f3      	bmi.n	8118864 <xPortStartScheduler+0x38>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 811887c:	2903      	cmp	r1, #3
 811887e:	d00b      	beq.n	8118898 <xPortStartScheduler+0x6c>
 8118880:	6001      	str	r1, [r0, #0]
	__asm volatile
 8118882:	f04f 0330 	mov.w	r3, #48	; 0x30
 8118886:	b672      	cpsid	i
 8118888:	f383 8811 	msr	BASEPRI, r3
 811888c:	f3bf 8f6f 	isb	sy
 8118890:	f3bf 8f4f 	dsb	sy
 8118894:	b662      	cpsie	i
 8118896:	e7fe      	b.n	8118896 <xPortStartScheduler+0x6a>
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8118898:	9b01      	ldr	r3, [sp, #4]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 811889a:	f04f 24e0 	mov.w	r4, #3758153728	; 0xe000e000
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 811889e:	4a14      	ldr	r2, [pc, #80]	; (81188f0 <xPortStartScheduler+0xc4>)
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 81188a0:	f44f 7140 	mov.w	r1, #768	; 0x300
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 81188a4:	b2db      	uxtb	r3, r3
	uxCriticalNesting = 0;
 81188a6:	2500      	movs	r5, #0
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 81188a8:	6001      	str	r1, [r0, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 81188aa:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 81188ac:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	; 0xd20
 81188b0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 81188b4:	f8c4 3d20 	str.w	r3, [r4, #3360]	; 0xd20
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 81188b8:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	; 0xd20
 81188bc:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 81188c0:	f8c4 3d20 	str.w	r3, [r4, #3360]	; 0xd20
	vPortSetupTimerInterrupt();
 81188c4:	f7ff ff9e 	bl	8118804 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 81188c8:	4b0c      	ldr	r3, [pc, #48]	; (81188fc <xPortStartScheduler+0xd0>)
 81188ca:	601d      	str	r5, [r3, #0]
	vPortEnableVFP();
 81188cc:	f7ff feb8 	bl	8118640 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 81188d0:	f8d4 3f34 	ldr.w	r3, [r4, #3892]	; 0xf34
 81188d4:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 81188d8:	f8c4 3f34 	str.w	r3, [r4, #3892]	; 0xf34
	prvPortStartFirstTask();
 81188dc:	f7ff fe9c 	bl	8118618 <prvPortStartFirstTask>
	vTaskSwitchContext();
 81188e0:	f7ff f90e 	bl	8117b00 <vTaskSwitchContext>
}
 81188e4:	4628      	mov	r0, r5
	prvTaskExitError();
 81188e6:	f7ff feb5 	bl	8118654 <prvTaskExitError>
}
 81188ea:	b003      	add	sp, #12
 81188ec:	bd30      	pop	{r4, r5, pc}
 81188ee:	bf00      	nop
 81188f0:	e000e400 	.word	0xe000e400
 81188f4:	20006910 	.word	0x20006910
 81188f8:	2000690c 	.word	0x2000690c
 81188fc:	20000424 	.word	0x20000424

08118900 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8118900:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8118904:	2b0f      	cmp	r3, #15
 8118906:	d910      	bls.n	811892a <vPortValidateInterruptPriority+0x2a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8118908:	4913      	ldr	r1, [pc, #76]	; (8118958 <vPortValidateInterruptPriority+0x58>)
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 811890a:	4a14      	ldr	r2, [pc, #80]	; (811895c <vPortValidateInterruptPriority+0x5c>)
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 811890c:	5c5b      	ldrb	r3, [r3, r1]
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 811890e:	7812      	ldrb	r2, [r2, #0]
 8118910:	429a      	cmp	r2, r3
 8118912:	d90a      	bls.n	811892a <vPortValidateInterruptPriority+0x2a>
 8118914:	f04f 0330 	mov.w	r3, #48	; 0x30
 8118918:	b672      	cpsid	i
 811891a:	f383 8811 	msr	BASEPRI, r3
 811891e:	f3bf 8f6f 	isb	sy
 8118922:	f3bf 8f4f 	dsb	sy
 8118926:	b662      	cpsie	i
 8118928:	e7fe      	b.n	8118928 <vPortValidateInterruptPriority+0x28>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 811892a:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 811892e:	4a0c      	ldr	r2, [pc, #48]	; (8118960 <vPortValidateInterruptPriority+0x60>)
 8118930:	f8d3 3d0c 	ldr.w	r3, [r3, #3340]	; 0xd0c
 8118934:	6812      	ldr	r2, [r2, #0]
 8118936:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 811893a:	4293      	cmp	r3, r2
 811893c:	d90a      	bls.n	8118954 <vPortValidateInterruptPriority+0x54>
 811893e:	f04f 0330 	mov.w	r3, #48	; 0x30
 8118942:	b672      	cpsid	i
 8118944:	f383 8811 	msr	BASEPRI, r3
 8118948:	f3bf 8f6f 	isb	sy
 811894c:	f3bf 8f4f 	dsb	sy
 8118950:	b662      	cpsie	i
 8118952:	e7fe      	b.n	8118952 <vPortValidateInterruptPriority+0x52>
	}
 8118954:	4770      	bx	lr
 8118956:	bf00      	nop
 8118958:	e000e3f0 	.word	0xe000e3f0
 811895c:	2000690c 	.word	0x2000690c
 8118960:	20006910 	.word	0x20006910

08118964 <prvInsertBlockIntoFreeList>:
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8118964:	4b16      	ldr	r3, [pc, #88]	; (81189c0 <prvInsertBlockIntoFreeList+0x5c>)
{
 8118966:	b410      	push	{r4}
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8118968:	461a      	mov	r2, r3
 811896a:	681b      	ldr	r3, [r3, #0]
 811896c:	4283      	cmp	r3, r0
 811896e:	d3fb      	bcc.n	8118968 <prvInsertBlockIntoFreeList+0x4>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8118970:	6851      	ldr	r1, [r2, #4]
 8118972:	eb02 0c01 	add.w	ip, r2, r1
 8118976:	4560      	cmp	r0, ip
 8118978:	d00b      	beq.n	8118992 <prvInsertBlockIntoFreeList+0x2e>
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 811897a:	6841      	ldr	r1, [r0, #4]
 811897c:	eb00 0c01 	add.w	ip, r0, r1
 8118980:	4563      	cmp	r3, ip
 8118982:	d00e      	beq.n	81189a2 <prvInsertBlockIntoFreeList+0x3e>

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8118984:	4290      	cmp	r0, r2
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8118986:	6003      	str	r3, [r0, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8118988:	f85d 4b04 	ldr.w	r4, [sp], #4
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 811898c:	bf18      	it	ne
 811898e:	6010      	strne	r0, [r2, #0]
}
 8118990:	4770      	bx	lr
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8118992:	6844      	ldr	r4, [r0, #4]
 8118994:	4610      	mov	r0, r2
 8118996:	4421      	add	r1, r4
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8118998:	eb00 0c01 	add.w	ip, r0, r1
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 811899c:	6051      	str	r1, [r2, #4]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 811899e:	4563      	cmp	r3, ip
 81189a0:	d1f0      	bne.n	8118984 <prvInsertBlockIntoFreeList+0x20>
		if( pxIterator->pxNextFreeBlock != pxEnd )
 81189a2:	4c08      	ldr	r4, [pc, #32]	; (81189c4 <prvInsertBlockIntoFreeList+0x60>)
 81189a4:	6824      	ldr	r4, [r4, #0]
 81189a6:	42a3      	cmp	r3, r4
 81189a8:	d0ec      	beq.n	8118984 <prvInsertBlockIntoFreeList+0x20>
	if( pxIterator != pxBlockToInsert )
 81189aa:	4290      	cmp	r0, r2
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 81189ac:	e9d3 3400 	ldrd	r3, r4, [r3]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 81189b0:	4421      	add	r1, r4
}
 81189b2:	f85d 4b04 	ldr.w	r4, [sp], #4
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 81189b6:	e9c0 3100 	strd	r3, r1, [r0]
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 81189ba:	bf18      	it	ne
 81189bc:	6010      	strne	r0, [r2, #0]
}
 81189be:	4770      	bx	lr
 81189c0:	2001e924 	.word	0x2001e924
 81189c4:	20006914 	.word	0x20006914

081189c8 <pvPortMalloc>:
{
 81189c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 81189cc:	4604      	mov	r4, r0
	vTaskSuspendAll();
 81189ce:	f7fe fef5 	bl	81177bc <vTaskSuspendAll>
		if( pxEnd == NULL )
 81189d2:	f8df c128 	ldr.w	ip, [pc, #296]	; 8118afc <pvPortMalloc+0x134>
 81189d6:	f8dc 3000 	ldr.w	r3, [ip]
 81189da:	2b00      	cmp	r3, #0
 81189dc:	d05d      	beq.n	8118a9a <pvPortMalloc+0xd2>
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 81189de:	4b42      	ldr	r3, [pc, #264]	; (8118ae8 <pvPortMalloc+0x120>)
 81189e0:	681d      	ldr	r5, [r3, #0]
 81189e2:	422c      	tst	r4, r5
 81189e4:	d130      	bne.n	8118a48 <pvPortMalloc+0x80>
			if( xWantedSize > 0 )
 81189e6:	b37c      	cbz	r4, 8118a48 <pvPortMalloc+0x80>
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 81189e8:	0760      	lsls	r0, r4, #29
				xWantedSize += xHeapStructSize;
 81189ea:	f104 0108 	add.w	r1, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 81189ee:	d002      	beq.n	81189f6 <pvPortMalloc+0x2e>
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 81189f0:	f021 0107 	bic.w	r1, r1, #7
 81189f4:	3108      	adds	r1, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 81189f6:	b339      	cbz	r1, 8118a48 <pvPortMalloc+0x80>
 81189f8:	4f3c      	ldr	r7, [pc, #240]	; (8118aec <pvPortMalloc+0x124>)
 81189fa:	683e      	ldr	r6, [r7, #0]
 81189fc:	428e      	cmp	r6, r1
 81189fe:	d323      	bcc.n	8118a48 <pvPortMalloc+0x80>
				pxBlock = xStart.pxNextFreeBlock;
 8118a00:	483b      	ldr	r0, [pc, #236]	; (8118af0 <pvPortMalloc+0x128>)
 8118a02:	6804      	ldr	r4, [r0, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8118a04:	e003      	b.n	8118a0e <pvPortMalloc+0x46>
 8118a06:	6823      	ldr	r3, [r4, #0]
 8118a08:	b123      	cbz	r3, 8118a14 <pvPortMalloc+0x4c>
 8118a0a:	4620      	mov	r0, r4
 8118a0c:	461c      	mov	r4, r3
 8118a0e:	6862      	ldr	r2, [r4, #4]
 8118a10:	428a      	cmp	r2, r1
 8118a12:	d3f8      	bcc.n	8118a06 <pvPortMalloc+0x3e>
				if( pxBlock != pxEnd )
 8118a14:	f8dc 3000 	ldr.w	r3, [ip]
 8118a18:	42a3      	cmp	r3, r4
 8118a1a:	d015      	beq.n	8118a48 <pvPortMalloc+0x80>
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8118a1c:	6803      	ldr	r3, [r0, #0]
 8118a1e:	f103 0808 	add.w	r8, r3, #8
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8118a22:	6823      	ldr	r3, [r4, #0]
 8118a24:	6003      	str	r3, [r0, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8118a26:	1a53      	subs	r3, r2, r1
 8118a28:	2b10      	cmp	r3, #16
 8118a2a:	d91b      	bls.n	8118a64 <pvPortMalloc+0x9c>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8118a2c:	1860      	adds	r0, r4, r1
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8118a2e:	0742      	lsls	r2, r0, #29
 8118a30:	d013      	beq.n	8118a5a <pvPortMalloc+0x92>
 8118a32:	f04f 0330 	mov.w	r3, #48	; 0x30
 8118a36:	b672      	cpsid	i
 8118a38:	f383 8811 	msr	BASEPRI, r3
 8118a3c:	f3bf 8f6f 	isb	sy
 8118a40:	f3bf 8f4f 	dsb	sy
 8118a44:	b662      	cpsie	i
 8118a46:	e7fe      	b.n	8118a46 <pvPortMalloc+0x7e>
			vApplicationMallocFailedHook();
 8118a48:	f04f 0800 	mov.w	r8, #0
	( void ) xTaskResumeAll();
 8118a4c:	f7ff f812 	bl	8117a74 <xTaskResumeAll>
			vApplicationMallocFailedHook();
 8118a50:	f7e8 fc08 	bl	8101264 <vApplicationMallocFailedHook>
}
 8118a54:	4640      	mov	r0, r8
 8118a56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8118a5a:	6043      	str	r3, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8118a5c:	6061      	str	r1, [r4, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8118a5e:	f7ff ff81 	bl	8118964 <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8118a62:	6862      	ldr	r2, [r4, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8118a64:	4b23      	ldr	r3, [pc, #140]	; (8118af4 <pvPortMalloc+0x12c>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8118a66:	1ab6      	subs	r6, r6, r2
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8118a68:	432a      	orrs	r2, r5
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8118a6a:	6819      	ldr	r1, [r3, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8118a6c:	603e      	str	r6, [r7, #0]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8118a6e:	428e      	cmp	r6, r1
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8118a70:	bf38      	it	cc
 8118a72:	601e      	strcc	r6, [r3, #0]
					pxBlock->pxNextFreeBlock = NULL;
 8118a74:	2300      	movs	r3, #0
 8118a76:	e9c4 3200 	strd	r3, r2, [r4]
	( void ) xTaskResumeAll();
 8118a7a:	f7fe fffb 	bl	8117a74 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8118a7e:	f018 0f07 	tst.w	r8, #7
 8118a82:	d0e7      	beq.n	8118a54 <pvPortMalloc+0x8c>
 8118a84:	f04f 0330 	mov.w	r3, #48	; 0x30
 8118a88:	b672      	cpsid	i
 8118a8a:	f383 8811 	msr	BASEPRI, r3
 8118a8e:	f3bf 8f6f 	isb	sy
 8118a92:	f3bf 8f4f 	dsb	sy
 8118a96:	b662      	cpsie	i
 8118a98:	e7fe      	b.n	8118a98 <pvPortMalloc+0xd0>
	uxAddress = ( size_t ) ucHeap;
 8118a9a:	4b17      	ldr	r3, [pc, #92]	; (8118af8 <pvPortMalloc+0x130>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8118a9c:	075d      	lsls	r5, r3, #29
 8118a9e:	d11b      	bne.n	8118ad8 <pvPortMalloc+0x110>
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8118aa0:	461a      	mov	r2, r3
 8118aa2:	f503 33c0 	add.w	r3, r3, #98304	; 0x18000
 8118aa6:	4610      	mov	r0, r2
	uxAddress -= xHeapStructSize;
 8118aa8:	3b08      	subs	r3, #8
	xStart.xBlockSize = ( size_t ) 0;
 8118aaa:	2100      	movs	r1, #0
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8118aac:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8118ab0:	f023 0307 	bic.w	r3, r3, #7
}
 8118ab4:	4635      	mov	r5, r6
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8118ab6:	1a9a      	subs	r2, r3, r2
	pxEnd = ( void * ) uxAddress;
 8118ab8:	f8cc 3000 	str.w	r3, [ip]
	pxEnd->pxNextFreeBlock = NULL;
 8118abc:	e9c3 1100 	strd	r1, r1, [r3]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8118ac0:	e9c0 3200 	strd	r3, r2, [r0]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8118ac4:	4b0a      	ldr	r3, [pc, #40]	; (8118af0 <pvPortMalloc+0x128>)
	xStart.xBlockSize = ( size_t ) 0;
 8118ac6:	e9c3 0100 	strd	r0, r1, [r3]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8118aca:	4b0a      	ldr	r3, [pc, #40]	; (8118af4 <pvPortMalloc+0x12c>)
 8118acc:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8118ace:	4b07      	ldr	r3, [pc, #28]	; (8118aec <pvPortMalloc+0x124>)
 8118ad0:	601a      	str	r2, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8118ad2:	4b05      	ldr	r3, [pc, #20]	; (8118ae8 <pvPortMalloc+0x120>)
 8118ad4:	601e      	str	r6, [r3, #0]
}
 8118ad6:	e784      	b.n	81189e2 <pvPortMalloc+0x1a>
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8118ad8:	1dda      	adds	r2, r3, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8118ada:	f503 33c0 	add.w	r3, r3, #98304	; 0x18000
 8118ade:	f022 0207 	bic.w	r2, r2, #7
	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8118ae2:	4610      	mov	r0, r2
 8118ae4:	e7e0      	b.n	8118aa8 <pvPortMalloc+0xe0>
 8118ae6:	bf00      	nop
 8118ae8:	2001e918 	.word	0x2001e918
 8118aec:	2001e91c 	.word	0x2001e91c
 8118af0:	2001e924 	.word	0x2001e924
 8118af4:	2001e920 	.word	0x2001e920
 8118af8:	20006918 	.word	0x20006918
 8118afc:	20006914 	.word	0x20006914

08118b00 <vPortFree>:
	if( pv != NULL )
 8118b00:	b1f0      	cbz	r0, 8118b40 <vPortFree+0x40>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8118b02:	4a1c      	ldr	r2, [pc, #112]	; (8118b74 <vPortFree+0x74>)
 8118b04:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8118b08:	6812      	ldr	r2, [r2, #0]
 8118b0a:	4213      	tst	r3, r2
 8118b0c:	d00d      	beq.n	8118b2a <vPortFree+0x2a>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8118b0e:	f850 1c08 	ldr.w	r1, [r0, #-8]
 8118b12:	b1b1      	cbz	r1, 8118b42 <vPortFree+0x42>
 8118b14:	f04f 0330 	mov.w	r3, #48	; 0x30
 8118b18:	b672      	cpsid	i
 8118b1a:	f383 8811 	msr	BASEPRI, r3
 8118b1e:	f3bf 8f6f 	isb	sy
 8118b22:	f3bf 8f4f 	dsb	sy
 8118b26:	b662      	cpsie	i
 8118b28:	e7fe      	b.n	8118b28 <vPortFree+0x28>
 8118b2a:	f04f 0330 	mov.w	r3, #48	; 0x30
 8118b2e:	b672      	cpsid	i
 8118b30:	f383 8811 	msr	BASEPRI, r3
 8118b34:	f3bf 8f6f 	isb	sy
 8118b38:	f3bf 8f4f 	dsb	sy
 8118b3c:	b662      	cpsie	i
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8118b3e:	e7fe      	b.n	8118b3e <vPortFree+0x3e>
 8118b40:	4770      	bx	lr
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8118b42:	ea23 0302 	bic.w	r3, r3, r2
{
 8118b46:	b500      	push	{lr}
 8118b48:	b083      	sub	sp, #12
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8118b4a:	f840 3c04 	str.w	r3, [r0, #-4]
 8118b4e:	9001      	str	r0, [sp, #4]
				vTaskSuspendAll();
 8118b50:	f7fe fe34 	bl	81177bc <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8118b54:	4a08      	ldr	r2, [pc, #32]	; (8118b78 <vPortFree+0x78>)
 8118b56:	9801      	ldr	r0, [sp, #4]
 8118b58:	6811      	ldr	r1, [r2, #0]
 8118b5a:	f850 3c04 	ldr.w	r3, [r0, #-4]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8118b5e:	3808      	subs	r0, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 8118b60:	440b      	add	r3, r1
 8118b62:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8118b64:	f7ff fefe 	bl	8118964 <prvInsertBlockIntoFreeList>
}
 8118b68:	b003      	add	sp, #12
 8118b6a:	f85d eb04 	ldr.w	lr, [sp], #4
				( void ) xTaskResumeAll();
 8118b6e:	f7fe bf81 	b.w	8117a74 <xTaskResumeAll>
 8118b72:	bf00      	nop
 8118b74:	2001e918 	.word	0x2001e918
 8118b78:	2001e91c 	.word	0x2001e91c

08118b7c <pbuf_free_int>:
 */
static void
pbuf_free_int(void *p)
{
  struct pbuf *q = (struct pbuf *)p;
  pbuf_free(q);
 8118b7c:	f003 bb10 	b.w	811c1a0 <pbuf_free>

08118b80 <tcpip_thread>:
{
 8118b80:	b580      	push	{r7, lr}
  LOCK_TCPIP_CORE();
 8118b82:	4839      	ldr	r0, [pc, #228]	; (8118c68 <tcpip_thread+0xe8>)
{
 8118b84:	b082      	sub	sp, #8
  LOCK_TCPIP_CORE();
 8118b86:	f00b feff 	bl	8124988 <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 8118b8a:	4b38      	ldr	r3, [pc, #224]	; (8118c6c <tcpip_thread+0xec>)
 8118b8c:	681b      	ldr	r3, [r3, #0]
 8118b8e:	b113      	cbz	r3, 8118b96 <tcpip_thread+0x16>
    tcpip_init_done(tcpip_init_done_arg);
 8118b90:	4a37      	ldr	r2, [pc, #220]	; (8118c70 <tcpip_thread+0xf0>)
 8118b92:	6810      	ldr	r0, [r2, #0]
 8118b94:	4798      	blx	r3
  UNLOCK_TCPIP_CORE();
 8118b96:	4d34      	ldr	r5, [pc, #208]	; (8118c68 <tcpip_thread+0xe8>)
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 8118b98:	4e36      	ldr	r6, [pc, #216]	; (8118c74 <tcpip_thread+0xf4>)
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8118b9a:	4f37      	ldr	r7, [pc, #220]	; (8118c78 <tcpip_thread+0xf8>)
 8118b9c:	e010      	b.n	8118bc0 <tcpip_thread+0x40>
  } else if (sleeptime == 0) {
 8118b9e:	b168      	cbz	r0, 8118bbc <tcpip_thread+0x3c>
  UNLOCK_TCPIP_CORE();
 8118ba0:	4628      	mov	r0, r5
 8118ba2:	f00b fef7 	bl	8124994 <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 8118ba6:	4622      	mov	r2, r4
 8118ba8:	a901      	add	r1, sp, #4
 8118baa:	4630      	mov	r0, r6
 8118bac:	f00b fea8 	bl	8124900 <sys_arch_mbox_fetch>
 8118bb0:	4604      	mov	r4, r0
  LOCK_TCPIP_CORE();
 8118bb2:	4628      	mov	r0, r5
 8118bb4:	f00b fee8 	bl	8124988 <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 8118bb8:	3401      	adds	r4, #1
 8118bba:	d111      	bne.n	8118be0 <tcpip_thread+0x60>
    sys_check_timeouts();
 8118bbc:	f008 f85c 	bl	8120c78 <sys_check_timeouts>
  sleeptime = sys_timeouts_sleeptime();
 8118bc0:	f008 f882 	bl	8120cc8 <sys_timeouts_sleeptime>
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 8118bc4:	1c43      	adds	r3, r0, #1
  sleeptime = sys_timeouts_sleeptime();
 8118bc6:	4604      	mov	r4, r0
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 8118bc8:	d1e9      	bne.n	8118b9e <tcpip_thread+0x1e>
    UNLOCK_TCPIP_CORE();
 8118bca:	4628      	mov	r0, r5
 8118bcc:	f00b fee2 	bl	8124994 <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 8118bd0:	2200      	movs	r2, #0
 8118bd2:	a901      	add	r1, sp, #4
 8118bd4:	4630      	mov	r0, r6
 8118bd6:	f00b fe93 	bl	8124900 <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 8118bda:	4628      	mov	r0, r5
 8118bdc:	f00b fed4 	bl	8124988 <sys_mutex_lock>
    if (msg == NULL) {
 8118be0:	9c01      	ldr	r4, [sp, #4]
 8118be2:	b37c      	cbz	r4, 8118c44 <tcpip_thread+0xc4>
  switch (msg->type) {
 8118be4:	7823      	ldrb	r3, [r4, #0]
 8118be6:	2b04      	cmp	r3, #4
 8118be8:	d837      	bhi.n	8118c5a <tcpip_thread+0xda>
 8118bea:	e8df f003 	tbb	[pc, r3]
 8118bee:	1821      	.short	0x1821
 8118bf0:	070f      	.short	0x070f
 8118bf2:	03          	.byte	0x03
 8118bf3:	00          	.byte	0x00
      msg->msg.cb.function(msg->msg.cb.ctx);
 8118bf4:	e9d4 3001 	ldrd	r3, r0, [r4, #4]
 8118bf8:	4798      	blx	r3
      break;
 8118bfa:	e7e1      	b.n	8118bc0 <tcpip_thread+0x40>
      msg->msg.cb.function(msg->msg.cb.ctx);
 8118bfc:	e9d4 3001 	ldrd	r3, r0, [r4, #4]
 8118c00:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 8118c02:	4621      	mov	r1, r4
 8118c04:	2009      	movs	r0, #9
 8118c06:	f002 fdb3 	bl	811b770 <memp_free>
      break;
 8118c0a:	e7d9      	b.n	8118bc0 <tcpip_thread+0x40>
      sys_untimeout(msg->msg.tmo.h, msg->msg.tmo.arg);
 8118c0c:	e9d4 0102 	ldrd	r0, r1, [r4, #8]
 8118c10:	f008 f814 	bl	8120c3c <sys_untimeout>
      memp_free(MEMP_TCPIP_MSG_API, msg);
 8118c14:	4621      	mov	r1, r4
 8118c16:	2009      	movs	r0, #9
 8118c18:	f002 fdaa 	bl	811b770 <memp_free>
      break;
 8118c1c:	e7d0      	b.n	8118bc0 <tcpip_thread+0x40>
      sys_timeout(msg->msg.tmo.msecs, msg->msg.tmo.h, msg->msg.tmo.arg);
 8118c1e:	1d20      	adds	r0, r4, #4
 8118c20:	c807      	ldmia	r0, {r0, r1, r2}
 8118c22:	f007 ffed 	bl	8120c00 <sys_timeout>
      memp_free(MEMP_TCPIP_MSG_API, msg);
 8118c26:	4621      	mov	r1, r4
 8118c28:	2009      	movs	r0, #9
 8118c2a:	f002 fda1 	bl	811b770 <memp_free>
      break;
 8118c2e:	e7c7      	b.n	8118bc0 <tcpip_thread+0x40>
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 8118c30:	e9d4 1302 	ldrd	r1, r3, [r4, #8]
 8118c34:	6860      	ldr	r0, [r4, #4]
 8118c36:	4798      	blx	r3
 8118c38:	b958      	cbnz	r0, 8118c52 <tcpip_thread+0xd2>
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 8118c3a:	4621      	mov	r1, r4
 8118c3c:	200a      	movs	r0, #10
 8118c3e:	f002 fd97 	bl	811b770 <memp_free>
      break;
 8118c42:	e7bd      	b.n	8118bc0 <tcpip_thread+0x40>
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8118c44:	463b      	mov	r3, r7
 8118c46:	2291      	movs	r2, #145	; 0x91
 8118c48:	490c      	ldr	r1, [pc, #48]	; (8118c7c <tcpip_thread+0xfc>)
 8118c4a:	480d      	ldr	r0, [pc, #52]	; (8118c80 <tcpip_thread+0x100>)
 8118c4c:	f00d fb72 	bl	8126334 <iprintf>
      continue;
 8118c50:	e7b6      	b.n	8118bc0 <tcpip_thread+0x40>
        pbuf_free(msg->msg.inp.p);
 8118c52:	6860      	ldr	r0, [r4, #4]
 8118c54:	f003 faa4 	bl	811c1a0 <pbuf_free>
 8118c58:	e7ef      	b.n	8118c3a <tcpip_thread+0xba>
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8118c5a:	463b      	mov	r3, r7
 8118c5c:	22cf      	movs	r2, #207	; 0xcf
 8118c5e:	4907      	ldr	r1, [pc, #28]	; (8118c7c <tcpip_thread+0xfc>)
 8118c60:	4807      	ldr	r0, [pc, #28]	; (8118c80 <tcpip_thread+0x100>)
 8118c62:	f00d fb67 	bl	8126334 <iprintf>
      break;
 8118c66:	e7ab      	b.n	8118bc0 <tcpip_thread+0x40>
 8118c68:	2001e92c 	.word	0x2001e92c
 8118c6c:	2001e930 	.word	0x2001e930
 8118c70:	2001e934 	.word	0x2001e934
 8118c74:	2001e938 	.word	0x2001e938
 8118c78:	0812e228 	.word	0x0812e228
 8118c7c:	0812e258 	.word	0x0812e258
 8118c80:	0812b014 	.word	0x0812b014

08118c84 <tcpip_inpkt>:
{
 8118c84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8118c86:	4607      	mov	r7, r0
  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8118c88:	4814      	ldr	r0, [pc, #80]	; (8118cdc <tcpip_inpkt+0x58>)
{
 8118c8a:	460e      	mov	r6, r1
 8118c8c:	4615      	mov	r5, r2
  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8118c8e:	f00b fe59 	bl	8124944 <sys_mbox_valid>
 8118c92:	b188      	cbz	r0, 8118cb8 <tcpip_inpkt+0x34>
  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 8118c94:	22fe      	movs	r2, #254	; 0xfe
 8118c96:	4912      	ldr	r1, [pc, #72]	; (8118ce0 <tcpip_inpkt+0x5c>)
 8118c98:	200a      	movs	r0, #10
 8118c9a:	f002 fd33 	bl	811b704 <memp_malloc_fn>
  if (msg == NULL) {
 8118c9e:	4604      	mov	r4, r0
 8118ca0:	b1c0      	cbz	r0, 8118cd4 <tcpip_inpkt+0x50>
  msg->type = TCPIP_MSG_INPKT;
 8118ca2:	2300      	movs	r3, #0
  msg->msg.inp.p = p;
 8118ca4:	6047      	str	r7, [r0, #4]
  msg->msg.inp.netif = inp;
 8118ca6:	6086      	str	r6, [r0, #8]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8118ca8:	4601      	mov	r1, r0
  msg->type = TCPIP_MSG_INPKT;
 8118caa:	7003      	strb	r3, [r0, #0]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8118cac:	480b      	ldr	r0, [pc, #44]	; (8118cdc <tcpip_inpkt+0x58>)
  msg->msg.inp.input_fn = input_fn;
 8118cae:	60e5      	str	r5, [r4, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8118cb0:	f00b fe1c 	bl	81248ec <sys_mbox_trypost>
 8118cb4:	b938      	cbnz	r0, 8118cc6 <tcpip_inpkt+0x42>
}
 8118cb6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8118cb8:	4b09      	ldr	r3, [pc, #36]	; (8118ce0 <tcpip_inpkt+0x5c>)
 8118cba:	22fc      	movs	r2, #252	; 0xfc
 8118cbc:	4909      	ldr	r1, [pc, #36]	; (8118ce4 <tcpip_inpkt+0x60>)
 8118cbe:	480a      	ldr	r0, [pc, #40]	; (8118ce8 <tcpip_inpkt+0x64>)
 8118cc0:	f00d fb38 	bl	8126334 <iprintf>
 8118cc4:	e7e6      	b.n	8118c94 <tcpip_inpkt+0x10>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 8118cc6:	4621      	mov	r1, r4
 8118cc8:	200a      	movs	r0, #10
 8118cca:	f002 fd51 	bl	811b770 <memp_free>
    return ERR_MEM;
 8118cce:	f04f 30ff 	mov.w	r0, #4294967295
}
 8118cd2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return ERR_MEM;
 8118cd4:	f04f 30ff 	mov.w	r0, #4294967295
}
 8118cd8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8118cda:	bf00      	nop
 8118cdc:	2001e938 	.word	0x2001e938
 8118ce0:	0812e228 	.word	0x0812e228
 8118ce4:	0812e278 	.word	0x0812e278
 8118ce8:	0812b014 	.word	0x0812b014

08118cec <tcpip_input>:
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 8118cec:	f891 3035 	ldrb.w	r3, [r1, #53]	; 0x35
 8118cf0:	f013 0f18 	tst.w	r3, #24
 8118cf4:	d002      	beq.n	8118cfc <tcpip_input+0x10>
    return tcpip_inpkt(p, inp, ethernet_input);
 8118cf6:	4a03      	ldr	r2, [pc, #12]	; (8118d04 <tcpip_input+0x18>)
 8118cf8:	f7ff bfc4 	b.w	8118c84 <tcpip_inpkt>
    return tcpip_inpkt(p, inp, ip_input);
 8118cfc:	4a02      	ldr	r2, [pc, #8]	; (8118d08 <tcpip_input+0x1c>)
 8118cfe:	f7ff bfc1 	b.w	8118c84 <tcpip_inpkt>
 8118d02:	bf00      	nop
 8118d04:	081247ad 	.word	0x081247ad
 8118d08:	08123a09 	.word	0x08123a09

08118d0c <tcpip_try_callback>:
{
 8118d0c:	b570      	push	{r4, r5, r6, lr}
 8118d0e:	4606      	mov	r6, r0
  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8118d10:	4814      	ldr	r0, [pc, #80]	; (8118d64 <tcpip_try_callback+0x58>)
{
 8118d12:	460d      	mov	r5, r1
  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8118d14:	f00b fe16 	bl	8124944 <sys_mbox_valid>
 8118d18:	b188      	cbz	r0, 8118d3e <tcpip_try_callback+0x32>
  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 8118d1a:	f240 125f 	movw	r2, #351	; 0x15f
 8118d1e:	4912      	ldr	r1, [pc, #72]	; (8118d68 <tcpip_try_callback+0x5c>)
 8118d20:	2009      	movs	r0, #9
 8118d22:	f002 fcef 	bl	811b704 <memp_malloc_fn>
  if (msg == NULL) {
 8118d26:	4604      	mov	r4, r0
 8118d28:	b1c0      	cbz	r0, 8118d5c <tcpip_try_callback+0x50>
  msg->type = TCPIP_MSG_CALLBACK;
 8118d2a:	2303      	movs	r3, #3
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8118d2c:	4601      	mov	r1, r0
  msg->msg.cb.ctx = ctx;
 8118d2e:	e9c0 6501 	strd	r6, r5, [r0, #4]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8118d32:	480c      	ldr	r0, [pc, #48]	; (8118d64 <tcpip_try_callback+0x58>)
  msg->type = TCPIP_MSG_CALLBACK;
 8118d34:	7023      	strb	r3, [r4, #0]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8118d36:	f00b fdd9 	bl	81248ec <sys_mbox_trypost>
 8118d3a:	b940      	cbnz	r0, 8118d4e <tcpip_try_callback+0x42>
}
 8118d3c:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8118d3e:	4b0a      	ldr	r3, [pc, #40]	; (8118d68 <tcpip_try_callback+0x5c>)
 8118d40:	f240 125d 	movw	r2, #349	; 0x15d
 8118d44:	4909      	ldr	r1, [pc, #36]	; (8118d6c <tcpip_try_callback+0x60>)
 8118d46:	480a      	ldr	r0, [pc, #40]	; (8118d70 <tcpip_try_callback+0x64>)
 8118d48:	f00d faf4 	bl	8126334 <iprintf>
 8118d4c:	e7e5      	b.n	8118d1a <tcpip_try_callback+0xe>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 8118d4e:	4621      	mov	r1, r4
 8118d50:	2009      	movs	r0, #9
 8118d52:	f002 fd0d 	bl	811b770 <memp_free>
    return ERR_MEM;
 8118d56:	f04f 30ff 	mov.w	r0, #4294967295
}
 8118d5a:	bd70      	pop	{r4, r5, r6, pc}
    return ERR_MEM;
 8118d5c:	f04f 30ff 	mov.w	r0, #4294967295
}
 8118d60:	bd70      	pop	{r4, r5, r6, pc}
 8118d62:	bf00      	nop
 8118d64:	2001e938 	.word	0x2001e938
 8118d68:	0812e228 	.word	0x0812e228
 8118d6c:	0812e278 	.word	0x0812e278
 8118d70:	0812b014 	.word	0x0812b014

08118d74 <tcpip_init>:
{
 8118d74:	b530      	push	{r4, r5, lr}
 8118d76:	b083      	sub	sp, #12
 8118d78:	4605      	mov	r5, r0
 8118d7a:	460c      	mov	r4, r1
  lwip_init();
 8118d7c:	f001 ffae 	bl	811acdc <lwip_init>
  tcpip_init_done = initfunc;
 8118d80:	4a15      	ldr	r2, [pc, #84]	; (8118dd8 <tcpip_init+0x64>)
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 8118d82:	2140      	movs	r1, #64	; 0x40
  tcpip_init_done_arg = arg;
 8118d84:	4b15      	ldr	r3, [pc, #84]	; (8118ddc <tcpip_init+0x68>)
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 8118d86:	4816      	ldr	r0, [pc, #88]	; (8118de0 <tcpip_init+0x6c>)
  tcpip_init_done = initfunc;
 8118d88:	6015      	str	r5, [r2, #0]
  tcpip_init_done_arg = arg;
 8118d8a:	601c      	str	r4, [r3, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 8118d8c:	f00b fd98 	bl	81248c0 <sys_mbox_new>
 8118d90:	b968      	cbnz	r0, 8118dae <tcpip_init+0x3a>
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 8118d92:	4814      	ldr	r0, [pc, #80]	; (8118de4 <tcpip_init+0x70>)
 8118d94:	f00b fde8 	bl	8124968 <sys_mutex_new>
 8118d98:	b9a8      	cbnz	r0, 8118dc6 <tcpip_init+0x52>
  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 8118d9a:	2200      	movs	r2, #0
 8118d9c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8118da0:	4911      	ldr	r1, [pc, #68]	; (8118de8 <tcpip_init+0x74>)
 8118da2:	9200      	str	r2, [sp, #0]
 8118da4:	4811      	ldr	r0, [pc, #68]	; (8118dec <tcpip_init+0x78>)
 8118da6:	f00b fdf9 	bl	812499c <sys_thread_new>
}
 8118daa:	b003      	add	sp, #12
 8118dac:	bd30      	pop	{r4, r5, pc}
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 8118dae:	4b10      	ldr	r3, [pc, #64]	; (8118df0 <tcpip_init+0x7c>)
 8118db0:	f240 2261 	movw	r2, #609	; 0x261
 8118db4:	490f      	ldr	r1, [pc, #60]	; (8118df4 <tcpip_init+0x80>)
 8118db6:	4810      	ldr	r0, [pc, #64]	; (8118df8 <tcpip_init+0x84>)
 8118db8:	f00d fabc 	bl	8126334 <iprintf>
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 8118dbc:	4809      	ldr	r0, [pc, #36]	; (8118de4 <tcpip_init+0x70>)
 8118dbe:	f00b fdd3 	bl	8124968 <sys_mutex_new>
 8118dc2:	2800      	cmp	r0, #0
 8118dc4:	d0e9      	beq.n	8118d9a <tcpip_init+0x26>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 8118dc6:	4b0a      	ldr	r3, [pc, #40]	; (8118df0 <tcpip_init+0x7c>)
 8118dc8:	f240 2265 	movw	r2, #613	; 0x265
 8118dcc:	490b      	ldr	r1, [pc, #44]	; (8118dfc <tcpip_init+0x88>)
 8118dce:	480a      	ldr	r0, [pc, #40]	; (8118df8 <tcpip_init+0x84>)
 8118dd0:	f00d fab0 	bl	8126334 <iprintf>
 8118dd4:	e7e1      	b.n	8118d9a <tcpip_init+0x26>
 8118dd6:	bf00      	nop
 8118dd8:	2001e930 	.word	0x2001e930
 8118ddc:	2001e934 	.word	0x2001e934
 8118de0:	2001e938 	.word	0x2001e938
 8118de4:	2001e92c 	.word	0x2001e92c
 8118de8:	08118b81 	.word	0x08118b81
 8118dec:	0812e2d0 	.word	0x0812e2d0
 8118df0:	0812e228 	.word	0x0812e228
 8118df4:	0812e288 	.word	0x0812e288
 8118df8:	0812b014 	.word	0x0812b014
 8118dfc:	0812e2ac 	.word	0x0812e2ac

08118e00 <pbuf_free_callback>:
 * @param p The pbuf (chain) to be dereferenced.
 * @return ERR_OK if callback could be enqueued, an err_t if not
 */
err_t
pbuf_free_callback(struct pbuf *p)
{
 8118e00:	4601      	mov	r1, r0
  return tcpip_try_callback(pbuf_free_int, p);
 8118e02:	4801      	ldr	r0, [pc, #4]	; (8118e08 <pbuf_free_callback+0x8>)
 8118e04:	f7ff bf82 	b.w	8118d0c <tcpip_try_callback>
 8118e08:	08118b7d 	.word	0x08118b7d

08118e0c <fs_open>:
err_t
fs_open(struct fs_file *file, const char *name)
{
  const struct fsdata_file *f;

  if ((file == NULL) || (name == NULL)) {
 8118e0c:	b1e8      	cbz	r0, 8118e4a <fs_open+0x3e>
{
 8118e0e:	b570      	push	{r4, r5, r6, lr}
 8118e10:	460d      	mov	r5, r1
  if ((file == NULL) || (name == NULL)) {
 8118e12:	b1b9      	cbz	r1, 8118e44 <fs_open+0x38>
 8118e14:	4606      	mov	r6, r0
 8118e16:	490e      	ldr	r1, [pc, #56]	; (8118e50 <fs_open+0x44>)
    return ERR_OK;
  }
  file->is_custom_file = 0;
#endif /* LWIP_HTTPD_CUSTOM_FILES */

  for (f = FS_ROOT; f != NULL; f = f->next) {
 8118e18:	4c0e      	ldr	r4, [pc, #56]	; (8118e54 <fs_open+0x48>)
 8118e1a:	e000      	b.n	8118e1e <fs_open+0x12>
    if (!strcmp(name, (const char *)f->name)) {
 8118e1c:	6861      	ldr	r1, [r4, #4]
 8118e1e:	4628      	mov	r0, r5
 8118e20:	f7e7 fa0e 	bl	8100240 <strcmp>
 8118e24:	b128      	cbz	r0, 8118e32 <fs_open+0x26>
  for (f = FS_ROOT; f != NULL; f = f->next) {
 8118e26:	6824      	ldr	r4, [r4, #0]
 8118e28:	2c00      	cmp	r4, #0
 8118e2a:	d1f7      	bne.n	8118e1c <fs_open+0x10>
#endif /* #if LWIP_HTTPD_FILE_STATE */
      return ERR_OK;
    }
  }
  /* file not found */
  return ERR_VAL;
 8118e2c:	f06f 0005 	mvn.w	r0, #5
}
 8118e30:	bd70      	pop	{r4, r5, r6, pc}
      file->len = f->len;
 8118e32:	e9d4 2302 	ldrd	r2, r3, [r4, #8]
      file->pextension = NULL;
 8118e36:	60f0      	str	r0, [r6, #12]
      file->index = f->len;
 8118e38:	60b3      	str	r3, [r6, #8]
      file->len = f->len;
 8118e3a:	e9c6 2300 	strd	r2, r3, [r6]
      file->flags = f->flags;
 8118e3e:	7c23      	ldrb	r3, [r4, #16]
 8118e40:	7433      	strb	r3, [r6, #16]
}
 8118e42:	bd70      	pop	{r4, r5, r6, pc}
    return ERR_ARG;
 8118e44:	f06f 000f 	mvn.w	r0, #15
}
 8118e48:	bd70      	pop	{r4, r5, r6, pc}
    return ERR_ARG;
 8118e4a:	f06f 000f 	mvn.w	r0, #15
}
 8118e4e:	4770      	bx	lr
 8118e50:	08139164 	.word	0x08139164
 8118e54:	081442d0 	.word	0x081442d0

08118e58 <fs_close>:
#endif /* LWIP_HTTPD_CUSTOM_FILES */
#if LWIP_HTTPD_FILE_STATE
  fs_state_free(file, file->state);
#endif /* #if LWIP_HTTPD_FILE_STATE */
  LWIP_UNUSED_ARG(file);
}
 8118e58:	4770      	bx	lr
 8118e5a:	bf00      	nop

08118e5c <fs_bytes_left>:
#endif /* LWIP_HTTPD_FS_ASYNC_READ */
/*-----------------------------------------------------------------------------------*/
int
fs_bytes_left(struct fs_file *file)
{
  return file->len - file->index;
 8118e5c:	e9d0 2001 	ldrd	r2, r0, [r0, #4]
}
 8118e60:	1a10      	subs	r0, r2, r0
 8118e62:	4770      	bx	lr

08118e64 <http_write>:
 * @param apiflags directly passed to tcp_write
 * @return the return value of tcp_write
 */
static err_t
http_write(struct altcp_pcb *pcb, const void *ptr, u16_t *length, u8_t apiflags)
{
 8118e64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  u16_t len, max_len;
  err_t err;
  LWIP_ASSERT("length != NULL", length != NULL);
  len = *length;
 8118e68:	8814      	ldrh	r4, [r2, #0]
  if (len == 0) {
 8118e6a:	b374      	cbz	r4, 8118eca <http_write+0x66>
  if (max_len < len) {
    len = max_len;
  }
#ifdef HTTPD_MAX_WRITE_LEN
  /* Additional limitation: e.g. don't enqueue more than 2*mss at once */
  max_len = HTTPD_MAX_WRITE_LEN(pcb);
 8118e6c:	f8b0 c032 	ldrh.w	ip, [r0, #50]	; 0x32
 8118e70:	4617      	mov	r7, r2
 8118e72:	f8b0 2064 	ldrh.w	r2, [r0, #100]	; 0x64
 8118e76:	4605      	mov	r5, r0
 8118e78:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8118e7c:	460e      	mov	r6, r1
 8118e7e:	4698      	mov	r8, r3
 8118e80:	fa1f fc8c 	uxth.w	ip, ip
 8118e84:	4594      	cmp	ip, r2
 8118e86:	bf28      	it	cs
 8118e88:	4694      	movcs	ip, r2
 8118e8a:	4564      	cmp	r4, ip
 8118e8c:	bf28      	it	cs
 8118e8e:	4664      	movcs	r4, ip
    len = max_len;
  }
#endif /* HTTPD_MAX_WRITE_LEN */
  do {
    LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("Trying to send %d bytes\n", len));
    err = altcp_write(pcb, ptr, len, apiflags);
 8118e90:	4643      	mov	r3, r8
 8118e92:	4622      	mov	r2, r4
 8118e94:	4631      	mov	r1, r6
 8118e96:	4628      	mov	r0, r5
 8118e98:	f006 fd1a 	bl	811f8d0 <tcp_write>
    if (err == ERR_MEM) {
 8118e9c:	1c43      	adds	r3, r0, #1
 8118e9e:	d007      	beq.n	8118eb0 <http_write+0x4c>
      LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE,
                  ("Send failed, trying less (%d bytes)\n", len));
    }
  } while ((err == ERR_MEM) && (len > 1));

  if (err == ERR_OK) {
 8118ea0:	b970      	cbnz	r0, 8118ec0 <http_write+0x5c>
 8118ea2:	803c      	strh	r4, [r7, #0]

#if LWIP_HTTPD_SUPPORT_11_KEEPALIVE
  /* ensure nagle is normally enabled (only disabled for persistent connections
     when all data has been enqueued but the connection stays open for the next
     request */
  altcp_nagle_enable(pcb);
 8118ea4:	8b6b      	ldrh	r3, [r5, #26]
 8118ea6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8118eaa:	836b      	strh	r3, [r5, #26]
#endif

  return err;
}
 8118eac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((altcp_sndbuf(pcb) == 0) ||
 8118eb0:	f8b5 3064 	ldrh.w	r3, [r5, #100]	; 0x64
 8118eb4:	b123      	cbz	r3, 8118ec0 <http_write+0x5c>
 8118eb6:	f8b5 3066 	ldrh.w	r3, [r5, #102]	; 0x66
        len /= 2;
 8118eba:	0864      	lsrs	r4, r4, #1
      if ((altcp_sndbuf(pcb) == 0) ||
 8118ebc:	2b08      	cmp	r3, #8
 8118ebe:	d901      	bls.n	8118ec4 <http_write+0x60>
    *length = 0;
 8118ec0:	2400      	movs	r4, #0
 8118ec2:	e7ee      	b.n	8118ea2 <http_write+0x3e>
  } while ((err == ERR_MEM) && (len > 1));
 8118ec4:	2c01      	cmp	r4, #1
 8118ec6:	d8e3      	bhi.n	8118e90 <http_write+0x2c>
 8118ec8:	e7fa      	b.n	8118ec0 <http_write+0x5c>
    return ERR_OK;
 8118eca:	4620      	mov	r0, r4
}
 8118ecc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08118ed0 <http_get_404_file>:
 * @param uri pointer that receives the actual file name URI
 * @return file struct for the error page or NULL no matching file was found
 */
static struct fs_file *
http_get_404_file(struct http_state *hs, const char **uri)
{
 8118ed0:	b538      	push	{r3, r4, r5, lr}
  err_t err;

  *uri = "/404.html";
 8118ed2:	4b0e      	ldr	r3, [pc, #56]	; (8118f0c <http_get_404_file+0x3c>)
{
 8118ed4:	460d      	mov	r5, r1
  err = fs_open(&hs->file_handle, *uri);
 8118ed6:	4604      	mov	r4, r0
 8118ed8:	4619      	mov	r1, r3
  *uri = "/404.html";
 8118eda:	602b      	str	r3, [r5, #0]
  err = fs_open(&hs->file_handle, *uri);
 8118edc:	f7ff ff96 	bl	8118e0c <fs_open>
  if (err != ERR_OK) {
 8118ee0:	b908      	cbnz	r0, 8118ee6 <http_get_404_file+0x16>
      }
    }
  }

  return &hs->file_handle;
}
 8118ee2:	4620      	mov	r0, r4
 8118ee4:	bd38      	pop	{r3, r4, r5, pc}
    *uri = "/404.htm";
 8118ee6:	490a      	ldr	r1, [pc, #40]	; (8118f10 <http_get_404_file+0x40>)
    err = fs_open(&hs->file_handle, *uri);
 8118ee8:	4620      	mov	r0, r4
    *uri = "/404.htm";
 8118eea:	6029      	str	r1, [r5, #0]
    err = fs_open(&hs->file_handle, *uri);
 8118eec:	f7ff ff8e 	bl	8118e0c <fs_open>
    if (err != ERR_OK) {
 8118ef0:	2800      	cmp	r0, #0
 8118ef2:	d0f6      	beq.n	8118ee2 <http_get_404_file+0x12>
      *uri = "/404.shtml";
 8118ef4:	4907      	ldr	r1, [pc, #28]	; (8118f14 <http_get_404_file+0x44>)
      err = fs_open(&hs->file_handle, *uri);
 8118ef6:	4620      	mov	r0, r4
      *uri = "/404.shtml";
 8118ef8:	6029      	str	r1, [r5, #0]
      err = fs_open(&hs->file_handle, *uri);
 8118efa:	f7ff ff87 	bl	8118e0c <fs_open>
      if (err != ERR_OK) {
 8118efe:	2800      	cmp	r0, #0
 8118f00:	d0ef      	beq.n	8118ee2 <http_get_404_file+0x12>
        *uri = NULL;
 8118f02:	2300      	movs	r3, #0
        return NULL;
 8118f04:	461c      	mov	r4, r3
        *uri = NULL;
 8118f06:	602b      	str	r3, [r5, #0]
        return NULL;
 8118f08:	e7eb      	b.n	8118ee2 <http_get_404_file+0x12>
 8118f0a:	bf00      	nop
 8118f0c:	081442e4 	.word	0x081442e4
 8118f10:	081442f0 	.word	0x081442f0
 8118f14:	081442fc 	.word	0x081442fc

08118f18 <http_accept>:
  struct http_state *hs;
  LWIP_UNUSED_ARG(err);
  LWIP_UNUSED_ARG(arg);
  LWIP_DEBUGF(HTTPD_DEBUG, ("http_accept %p / %p\n", (void *)pcb, arg));

  if ((err != ERR_OK) || (pcb == NULL)) {
 8118f18:	bb82      	cbnz	r2, 8118f7c <http_accept+0x64>
{
 8118f1a:	b570      	push	{r4, r5, r6, lr}
  if ((err != ERR_OK) || (pcb == NULL)) {
 8118f1c:	fab1 f581 	clz	r5, r1
 8118f20:	460c      	mov	r4, r1
 8118f22:	096d      	lsrs	r5, r5, #5
 8118f24:	b339      	cbz	r1, 8118f76 <http_accept+0x5e>
    return ERR_VAL;
  }

  /* Set priority */
  altcp_setprio(pcb, HTTPD_TCP_PRIO);
 8118f26:	2101      	movs	r1, #1
 8118f28:	4620      	mov	r0, r4
 8118f2a:	f003 fec3 	bl	811ccb4 <tcp_setprio>
  struct http_state *ret = HTTP_ALLOC_HTTP_STATE();
 8118f2e:	2034      	movs	r0, #52	; 0x34
 8118f30:	f002 fa46 	bl	811b3c0 <mem_malloc>
  if (ret != NULL) {
 8118f34:	4606      	mov	r6, r0
 8118f36:	b1d8      	cbz	r0, 8118f70 <http_accept+0x58>
  memset(hs, 0, sizeof(struct http_state));
 8118f38:	2234      	movs	r2, #52	; 0x34
 8118f3a:	4629      	mov	r1, r5
 8118f3c:	f00c fa5c 	bl	81253f8 <memset>
  }
  hs->pcb = pcb;

  /* Tell TCP that this is the structure we wish to be passed for our
     callbacks. */
  altcp_arg(pcb, hs);
 8118f40:	4631      	mov	r1, r6
 8118f42:	4620      	mov	r0, r4
  hs->pcb = pcb;
 8118f44:	61f4      	str	r4, [r6, #28]
  altcp_arg(pcb, hs);
 8118f46:	f003 feeb 	bl	811cd20 <tcp_arg>

  /* Set up the various callback functions */
  altcp_recv(pcb, http_recv);
 8118f4a:	4620      	mov	r0, r4
 8118f4c:	490d      	ldr	r1, [pc, #52]	; (8118f84 <http_accept+0x6c>)
 8118f4e:	f003 feeb 	bl	811cd28 <tcp_recv>
  altcp_err(pcb, http_err);
 8118f52:	4620      	mov	r0, r4
 8118f54:	490c      	ldr	r1, [pc, #48]	; (8118f88 <http_accept+0x70>)
 8118f56:	f003 ff1f 	bl	811cd98 <tcp_err>
  altcp_poll(pcb, http_poll, HTTPD_POLL_INTERVAL);
 8118f5a:	2204      	movs	r2, #4
 8118f5c:	4620      	mov	r0, r4
 8118f5e:	490b      	ldr	r1, [pc, #44]	; (8118f8c <http_accept+0x74>)
 8118f60:	f003 ff3c 	bl	811cddc <tcp_poll>
  altcp_sent(pcb, http_sent);
 8118f64:	4620      	mov	r0, r4
 8118f66:	490a      	ldr	r1, [pc, #40]	; (8118f90 <http_accept+0x78>)
 8118f68:	f003 fefa 	bl	811cd60 <tcp_sent>

  return ERR_OK;
 8118f6c:	4628      	mov	r0, r5
}
 8118f6e:	bd70      	pop	{r4, r5, r6, pc}
    return ERR_MEM;
 8118f70:	f04f 30ff 	mov.w	r0, #4294967295
}
 8118f74:	bd70      	pop	{r4, r5, r6, pc}
    return ERR_VAL;
 8118f76:	f06f 0005 	mvn.w	r0, #5
}
 8118f7a:	bd70      	pop	{r4, r5, r6, pc}
    return ERR_VAL;
 8118f7c:	f06f 0005 	mvn.w	r0, #5
}
 8118f80:	4770      	bx	lr
 8118f82:	bf00      	nop
 8118f84:	08119bf1 	.word	0x08119bf1
 8118f88:	081194d9 	.word	0x081194d9
 8118f8c:	08119b99 	.word	0x08119b99
 8118f90:	08119b81 	.word	0x08119b81

08118f94 <http_init_file>:
{
 8118f94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8118f98:	b087      	sub	sp, #28
 8118f9a:	4604      	mov	r4, r0
  if (file != NULL) {
 8118f9c:	460e      	mov	r6, r1
{
 8118f9e:	f89d 7040 	ldrb.w	r7, [sp, #64]	; 0x40
 8118fa2:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8118fa4:	e9cd 2302 	strd	r2, r3, [sp, #8]
  if (file != NULL) {
 8118fa8:	2900      	cmp	r1, #0
 8118faa:	f000 80aa 	beq.w	8119102 <http_init_file+0x16e>
    LWIP_ASSERT("file->data != NULL", file->data != NULL);
 8118fae:	680b      	ldr	r3, [r1, #0]
 8118fb0:	2b00      	cmp	r3, #0
 8118fb2:	f000 80ac 	beq.w	811910e <http_init_file+0x17a>
    if (tag_check) {
 8118fb6:	2f00      	cmp	r7, #0
 8118fb8:	d16f      	bne.n	811909a <http_init_file+0x106>
    hs->handle = file;
 8118fba:	6166      	str	r6, [r4, #20]
    if (params != NULL) {
 8118fbc:	2d00      	cmp	r5, #0
 8118fbe:	d04f      	beq.n	8119060 <http_init_file+0xcc>
  if (!params || (params[0] == '\0')) {
 8118fc0:	782b      	ldrb	r3, [r5, #0]
 8118fc2:	2b00      	cmp	r3, #0
 8118fc4:	f000 80c0 	beq.w	8119148 <http_init_file+0x1b4>
 8118fc8:	4b61      	ldr	r3, [pc, #388]	; (8119150 <http_init_file+0x1bc>)
 8118fca:	2701      	movs	r7, #1
 8118fcc:	9405      	str	r4, [sp, #20]
 8118fce:	462c      	mov	r4, r5
 8118fd0:	f8df 9180 	ldr.w	r9, [pc, #384]	; 8119154 <http_init_file+0x1c0>
 8118fd4:	4698      	mov	r8, r3
 8118fd6:	9304      	str	r3, [sp, #16]
 8118fd8:	e017      	b.n	811900a <http_init_file+0x76>
 8118fda:	2d0e      	cmp	r5, #14
      *pair = '\0';
 8118fdc:	f04f 0300 	mov.w	r3, #0
 8118fe0:	bfcc      	ite	gt
 8118fe2:	2500      	movgt	r5, #0
 8118fe4:	2501      	movle	r5, #1
 8118fe6:	f80b 3b01 	strb.w	r3, [fp], #1
    equals = strchr(equals, '=');
 8118fea:	4620      	mov	r0, r4
 8118fec:	213d      	movs	r1, #61	; 0x3d
 8118fee:	f00d fc25 	bl	812683c <strchr>
    if (equals) {
 8118ff2:	b320      	cbz	r0, 811903e <http_init_file+0xaa>
      *equals = '\0';
 8118ff4:	f04f 0300 	mov.w	r3, #0
  for (loop = 0; (loop < LWIP_HTTPD_MAX_CGI_PARAMETERS) && pair; loop++) {
 8118ff8:	f108 0804 	add.w	r8, r8, #4
 8118ffc:	3701      	adds	r7, #1
 8118ffe:	465c      	mov	r4, fp
      *equals = '\0';
 8119000:	f800 3b01 	strb.w	r3, [r0], #1
      http_cgi_param_vals[loop] = equals + 1;
 8119004:	f848 0c04 	str.w	r0, [r8, #-4]
  for (loop = 0; (loop < LWIP_HTTPD_MAX_CGI_PARAMETERS) && pair; loop++) {
 8119008:	b30d      	cbz	r5, 811904e <http_init_file+0xba>
    pair = strchr(pair, '&');
 811900a:	4620      	mov	r0, r4
 811900c:	2126      	movs	r1, #38	; 0x26
    http_cgi_params[loop] = pair;
 811900e:	f849 4b04 	str.w	r4, [r9], #4
    pair = strchr(pair, '&');
 8119012:	1e7d      	subs	r5, r7, #1
 8119014:	f00d fc12 	bl	812683c <strchr>
  for (loop = 0; (loop < LWIP_HTTPD_MAX_CGI_PARAMETERS) && pair; loop++) {
 8119018:	46ba      	mov	sl, r7
    if (pair) {
 811901a:	4683      	mov	fp, r0
 811901c:	2800      	cmp	r0, #0
 811901e:	d1dc      	bne.n	8118fda <http_init_file+0x46>
      pair = strchr(equals, ' ');
 8119020:	4620      	mov	r0, r4
 8119022:	2120      	movs	r1, #32
  for (loop = 0; (loop < LWIP_HTTPD_MAX_CGI_PARAMETERS) && pair; loop++) {
 8119024:	465d      	mov	r5, fp
      pair = strchr(equals, ' ');
 8119026:	f00d fc09 	bl	812683c <strchr>
      if (pair) {
 811902a:	2800      	cmp	r0, #0
 811902c:	d0dd      	beq.n	8118fea <http_init_file+0x56>
        *pair = '\0';
 811902e:	f880 b000 	strb.w	fp, [r0]
    equals = strchr(equals, '=');
 8119032:	213d      	movs	r1, #61	; 0x3d
 8119034:	4620      	mov	r0, r4
 8119036:	f00d fc01 	bl	812683c <strchr>
    if (equals) {
 811903a:	2800      	cmp	r0, #0
 811903c:	d1da      	bne.n	8118ff4 <http_init_file+0x60>
      http_cgi_param_vals[loop] = NULL;
 811903e:	f8c8 0000 	str.w	r0, [r8]
  for (loop = 0; (loop < LWIP_HTTPD_MAX_CGI_PARAMETERS) && pair; loop++) {
 8119042:	3701      	adds	r7, #1
 8119044:	f108 0804 	add.w	r8, r8, #4
 8119048:	465c      	mov	r4, fp
 811904a:	2d00      	cmp	r5, #0
 811904c:	d1dd      	bne.n	811900a <http_init_file+0x76>
 811904e:	4652      	mov	r2, sl
 8119050:	9c05      	ldr	r4, [sp, #20]
      httpd_cgi_handler(file, uri, count, http_cgi_params, http_cgi_param_vals
 8119052:	9b04      	ldr	r3, [sp, #16]
 8119054:	4630      	mov	r0, r6
 8119056:	9903      	ldr	r1, [sp, #12]
 8119058:	9300      	str	r3, [sp, #0]
 811905a:	4b3e      	ldr	r3, [pc, #248]	; (8119154 <http_init_file+0x1c0>)
 811905c:	f7ef fc8e 	bl	810897c <httpd_cgi_handler>
    LWIP_ASSERT("File length must be positive!", (file->len >= 0));
 8119060:	e9d6 3200 	ldrd	r3, r2, [r6]
 8119064:	2a00      	cmp	r2, #0
    hs->file = file->data;
 8119066:	61a3      	str	r3, [r4, #24]
    LWIP_ASSERT("File length must be positive!", (file->len >= 0));
 8119068:	db5c      	blt.n	8119124 <http_init_file+0x190>
    hs->retries = 0;
 811906a:	2100      	movs	r1, #0
    LWIP_ASSERT("HTTP headers not included in file system",
 811906c:	6963      	ldr	r3, [r4, #20]
      hs->left = (u32_t)file->len;
 811906e:	6262      	str	r2, [r4, #36]	; 0x24
    hs->retries = 0;
 8119070:	f884 1028 	strb.w	r1, [r4, #40]	; 0x28
    LWIP_ASSERT("HTTP headers not included in file system",
 8119074:	7c1b      	ldrb	r3, [r3, #16]
 8119076:	07d9      	lsls	r1, r3, #31
 8119078:	d526      	bpl.n	81190c8 <http_init_file+0x134>
    if (is_09 && ((hs->handle->flags & FS_FILE_FLAGS_HEADER_INCLUDED) != 0)) {
 811907a:	9b02      	ldr	r3, [sp, #8]
 811907c:	2b00      	cmp	r3, #0
 811907e:	d132      	bne.n	81190e6 <http_init_file+0x152>
  if (hs->keepalive) {
 8119080:	f894 3029 	ldrb.w	r3, [r4, #41]	; 0x29
 8119084:	b12b      	cbz	r3, 8119092 <http_init_file+0xfe>
    if (hs->ssi != NULL) {
 8119086:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8119088:	2b00      	cmp	r3, #0
 811908a:	d054      	beq.n	8119136 <http_init_file+0x1a2>
      hs->keepalive = 0;
 811908c:	2300      	movs	r3, #0
 811908e:	f884 3029 	strb.w	r3, [r4, #41]	; 0x29
}
 8119092:	2000      	movs	r0, #0
 8119094:	b007      	add	sp, #28
 8119096:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  struct http_ssi_state *ret = HTTP_ALLOC_SSI_STATE();
 811909a:	f44f 7090 	mov.w	r0, #288	; 0x120
 811909e:	f002 f98f 	bl	811b3c0 <mem_malloc>
  if (ret != NULL) {
 81190a2:	4607      	mov	r7, r0
 81190a4:	2800      	cmp	r0, #0
 81190a6:	d088      	beq.n	8118fba <http_init_file+0x26>
    memset(ret, 0, sizeof(struct http_ssi_state));
 81190a8:	f44f 7290 	mov.w	r2, #288	; 0x120
 81190ac:	2100      	movs	r1, #0
 81190ae:	f00c f9a3 	bl	81253f8 <memset>
        ssi->parsed = file->data;
 81190b2:	6833      	ldr	r3, [r6, #0]
        ssi->parse_left = file->len;
 81190b4:	6872      	ldr	r2, [r6, #4]
        ssi->parsed = file->data;
 81190b6:	603b      	str	r3, [r7, #0]
        ssi->parse_left = file->len;
 81190b8:	e9c7 3202 	strd	r3, r2, [r7, #8]
        hs->ssi = ssi;
 81190bc:	62e7      	str	r7, [r4, #44]	; 0x2c
    hs->handle = file;
 81190be:	6166      	str	r6, [r4, #20]
    if (params != NULL) {
 81190c0:	2d00      	cmp	r5, #0
 81190c2:	f47f af7d 	bne.w	8118fc0 <http_init_file+0x2c>
 81190c6:	e7cb      	b.n	8119060 <http_init_file+0xcc>
    LWIP_ASSERT("HTTP headers not included in file system",
 81190c8:	4b23      	ldr	r3, [pc, #140]	; (8119158 <http_init_file+0x1c4>)
 81190ca:	f640 1243 	movw	r2, #2371	; 0x943
 81190ce:	4923      	ldr	r1, [pc, #140]	; (811915c <http_init_file+0x1c8>)
 81190d0:	4823      	ldr	r0, [pc, #140]	; (8119160 <http_init_file+0x1cc>)
 81190d2:	f00d f92f 	bl	8126334 <iprintf>
    if (is_09 && ((hs->handle->flags & FS_FILE_FLAGS_HEADER_INCLUDED) != 0)) {
 81190d6:	9b02      	ldr	r3, [sp, #8]
 81190d8:	2b00      	cmp	r3, #0
 81190da:	d0d1      	beq.n	8119080 <http_init_file+0xec>
 81190dc:	6963      	ldr	r3, [r4, #20]
 81190de:	7c1b      	ldrb	r3, [r3, #16]
 81190e0:	07db      	lsls	r3, r3, #31
 81190e2:	d5cd      	bpl.n	8119080 <http_init_file+0xec>
      char *file_start = lwip_strnstr(hs->file, CRLF CRLF, hs->left);
 81190e4:	6a62      	ldr	r2, [r4, #36]	; 0x24
 81190e6:	491f      	ldr	r1, [pc, #124]	; (8119164 <http_init_file+0x1d0>)
 81190e8:	69a0      	ldr	r0, [r4, #24]
 81190ea:	f001 f823 	bl	811a134 <lwip_strnstr>
      if (file_start != NULL) {
 81190ee:	2800      	cmp	r0, #0
 81190f0:	d0c6      	beq.n	8119080 <http_init_file+0xec>
        int diff = file_start + 4 - hs->file;
 81190f2:	3004      	adds	r0, #4
 81190f4:	69a2      	ldr	r2, [r4, #24]
        hs->left -= (u32_t)diff;
 81190f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
        int diff = file_start + 4 - hs->file;
 81190f8:	1a82      	subs	r2, r0, r2
        hs->file += diff;
 81190fa:	61a0      	str	r0, [r4, #24]
        hs->left -= (u32_t)diff;
 81190fc:	1a9b      	subs	r3, r3, r2
 81190fe:	6263      	str	r3, [r4, #36]	; 0x24
 8119100:	e7be      	b.n	8119080 <http_init_file+0xec>
    hs->file = NULL;
 8119102:	e9c0 1105 	strd	r1, r1, [r0, #20]
    hs->left = 0;
 8119106:	6261      	str	r1, [r4, #36]	; 0x24
    hs->retries = 0;
 8119108:	f884 1028 	strb.w	r1, [r4, #40]	; 0x28
 811910c:	e7b8      	b.n	8119080 <http_init_file+0xec>
    LWIP_ASSERT("file->data != NULL", file->data != NULL);
 811910e:	4b12      	ldr	r3, [pc, #72]	; (8119158 <http_init_file+0x1c4>)
 8119110:	f640 120b 	movw	r2, #2315	; 0x90b
 8119114:	4914      	ldr	r1, [pc, #80]	; (8119168 <http_init_file+0x1d4>)
 8119116:	4812      	ldr	r0, [pc, #72]	; (8119160 <http_init_file+0x1cc>)
 8119118:	f00d f90c 	bl	8126334 <iprintf>
    if (tag_check) {
 811911c:	2f00      	cmp	r7, #0
 811911e:	f43f af4c 	beq.w	8118fba <http_init_file+0x26>
 8119122:	e7ba      	b.n	811909a <http_init_file+0x106>
    LWIP_ASSERT("File length must be positive!", (file->len >= 0));
 8119124:	f640 1234 	movw	r2, #2356	; 0x934
 8119128:	4b0b      	ldr	r3, [pc, #44]	; (8119158 <http_init_file+0x1c4>)
 811912a:	4910      	ldr	r1, [pc, #64]	; (811916c <http_init_file+0x1d8>)
 811912c:	480c      	ldr	r0, [pc, #48]	; (8119160 <http_init_file+0x1cc>)
 811912e:	f00d f901 	bl	8126334 <iprintf>
      hs->left = (u32_t)file->len;
 8119132:	6872      	ldr	r2, [r6, #4]
 8119134:	e799      	b.n	811906a <http_init_file+0xd6>
      if ((hs->handle != NULL) &&
 8119136:	6963      	ldr	r3, [r4, #20]
 8119138:	2b00      	cmp	r3, #0
 811913a:	d0aa      	beq.n	8119092 <http_init_file+0xfe>
 811913c:	7c1b      	ldrb	r3, [r3, #16]
 811913e:	f003 0303 	and.w	r3, r3, #3
 8119142:	2b01      	cmp	r3, #1
 8119144:	d1a5      	bne.n	8119092 <http_init_file+0xfe>
 8119146:	e7a1      	b.n	811908c <http_init_file+0xf8>
    return (0);
 8119148:	461a      	mov	r2, r3
 811914a:	4b01      	ldr	r3, [pc, #4]	; (8119150 <http_init_file+0x1bc>)
 811914c:	9304      	str	r3, [sp, #16]
 811914e:	e780      	b.n	8119052 <http_init_file+0xbe>
 8119150:	2001e93c 	.word	0x2001e93c
 8119154:	2001e97c 	.word	0x2001e97c
 8119158:	08144308 	.word	0x08144308
 811915c:	08144374 	.word	0x08144374
 8119160:	0812b014 	.word	0x0812b014
 8119164:	0812b2b4 	.word	0x0812b2b4
 8119168:	08144340 	.word	0x08144340
 811916c:	08144354 	.word	0x08144354

08119170 <http_find_file>:
{
 8119170:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8119174:	ed2d 8b02 	vpush	{d8}
 8119178:	b087      	sub	sp, #28
 811917a:	4605      	mov	r5, r0
  size_t uri_len = strlen(uri);
 811917c:	4608      	mov	r0, r1
 811917e:	460c      	mov	r4, r1
{
 8119180:	4690      	mov	r8, r2
 8119182:	9105      	str	r1, [sp, #20]
  size_t uri_len = strlen(uri);
 8119184:	f7e7 f866 	bl	8100254 <strlen>
  if ((uri_len > 0) && (uri[uri_len - 1] == '/') &&
 8119188:	4606      	mov	r6, r0
 811918a:	b148      	cbz	r0, 81191a0 <http_find_file+0x30>
 811918c:	f100 39ff 	add.w	r9, r0, #4294967295
 8119190:	f814 3009 	ldrb.w	r3, [r4, r9]
 8119194:	2b2f      	cmp	r3, #47	; 0x2f
 8119196:	d06a      	beq.n	811926e <http_find_file+0xfe>
      err = fs_open(&hs->file_handle, file_name);
 8119198:	462f      	mov	r7, r5
  u8_t tag_check = 0;
 811919a:	f04f 0900 	mov.w	r9, #0
 811919e:	e001      	b.n	81191a4 <http_find_file+0x34>
      err = fs_open(&hs->file_handle, file_name);
 81191a0:	462f      	mov	r7, r5
  u8_t tag_check = 0;
 81191a2:	4681      	mov	r9, r0
    params = (char *)strchr(uri, '?');
 81191a4:	213f      	movs	r1, #63	; 0x3f
 81191a6:	4620      	mov	r0, r4
 81191a8:	f00d fb48 	bl	812683c <strchr>
    if (params != NULL) {
 81191ac:	4606      	mov	r6, r0
 81191ae:	b118      	cbz	r0, 81191b8 <http_find_file+0x48>
      *params = '\0';
 81191b0:	2300      	movs	r3, #0
 81191b2:	f806 3b01 	strb.w	r3, [r6], #1
    err = fs_open(&hs->file_handle, uri);
 81191b6:	9c05      	ldr	r4, [sp, #20]
 81191b8:	4621      	mov	r1, r4
 81191ba:	4628      	mov	r0, r5
 81191bc:	f7ff fe26 	bl	8118e0c <fs_open>
    if (err == ERR_OK) {
 81191c0:	b9b0      	cbnz	r0, 81191f0 <http_find_file+0x80>
    if (file != NULL) {
 81191c2:	b1e7      	cbz	r7, 81191fe <http_find_file+0x8e>
      if (file->flags & FS_FILE_FLAGS_SSI) {
 81191c4:	f897 9010 	ldrb.w	r9, [r7, #16]
  return http_init_file(hs, file, is_09, uri, tag_check, params);
 81191c8:	9c05      	ldr	r4, [sp, #20]
      if (file->flags & FS_FILE_FLAGS_SSI) {
 81191ca:	f019 0908 	ands.w	r9, r9, #8
 81191ce:	d01d      	beq.n	811920c <http_find_file+0x9c>
        tag_check = 1;
 81191d0:	f04f 0901 	mov.w	r9, #1
  return http_init_file(hs, file, is_09, uri, tag_check, params);
 81191d4:	4623      	mov	r3, r4
 81191d6:	4642      	mov	r2, r8
 81191d8:	4639      	mov	r1, r7
 81191da:	4628      	mov	r0, r5
 81191dc:	9601      	str	r6, [sp, #4]
 81191de:	f8cd 9000 	str.w	r9, [sp]
 81191e2:	f7ff fed7 	bl	8118f94 <http_init_file>
}
 81191e6:	b007      	add	sp, #28
 81191e8:	ecbd 8b02 	vpop	{d8}
 81191ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      file = http_get_404_file(hs, &uri);
 81191f0:	a905      	add	r1, sp, #20
 81191f2:	4628      	mov	r0, r5
 81191f4:	f7ff fe6c 	bl	8118ed0 <http_get_404_file>
 81191f8:	4607      	mov	r7, r0
    if (file != NULL) {
 81191fa:	2f00      	cmp	r7, #0
 81191fc:	d1e2      	bne.n	81191c4 <http_find_file+0x54>
    file = http_get_404_file(hs, &uri);
 81191fe:	a905      	add	r1, sp, #20
 8119200:	4628      	mov	r0, r5
 8119202:	f7ff fe65 	bl	8118ed0 <http_get_404_file>
 8119206:	4607      	mov	r7, r0
  return http_init_file(hs, file, is_09, uri, tag_check, params);
 8119208:	9c05      	ldr	r4, [sp, #20]
 811920a:	e7e3      	b.n	81191d4 <http_find_file+0x64>
    char *param = (char *)strstr(uri, "?");
 811920c:	213f      	movs	r1, #63	; 0x3f
 811920e:	4620      	mov	r0, r4
 8119210:	f00d fb14 	bl	812683c <strchr>
    if (param != NULL) {
 8119214:	4682      	mov	sl, r0
 8119216:	b108      	cbz	r0, 811921c <http_find_file+0xac>
      *param = 0;
 8119218:	f880 9000 	strb.w	r9, [r0]
    for (sub = strstr(sub, "."); sub != NULL; sub = strstr(sub, ".")) {
 811921c:	212e      	movs	r1, #46	; 0x2e
 811921e:	4620      	mov	r0, r4
 8119220:	f00d fb0c 	bl	812683c <strchr>
 8119224:	4603      	mov	r3, r0
 8119226:	b138      	cbz	r0, 8119238 <http_find_file+0xc8>
 8119228:	1c58      	adds	r0, r3, #1
 811922a:	212e      	movs	r1, #46	; 0x2e
 811922c:	461c      	mov	r4, r3
 811922e:	f00d fb05 	bl	812683c <strchr>
 8119232:	4603      	mov	r3, r0
 8119234:	2800      	cmp	r0, #0
 8119236:	d1f7      	bne.n	8119228 <http_find_file+0xb8>
  u8_t tag_check = 0;
 8119238:	4940      	ldr	r1, [pc, #256]	; (811933c <http_find_file+0x1cc>)
      if (!lwip_stricmp(ext, g_pcSSIExtensions[loop])) {
 811923a:	4620      	mov	r0, r4
 811923c:	f8df b10c 	ldr.w	fp, [pc, #268]	; 811934c <http_find_file+0x1dc>
 8119240:	f000 ffa0 	bl	811a184 <lwip_stricmp>
 8119244:	b148      	cbz	r0, 811925a <http_find_file+0xea>
    for (loop = 0; loop < NUM_SHTML_EXTENSIONS; loop++) {
 8119246:	4b3e      	ldr	r3, [pc, #248]	; (8119340 <http_find_file+0x1d0>)
 8119248:	459b      	cmp	fp, r3
 811924a:	d008      	beq.n	811925e <http_find_file+0xee>
      if (!lwip_stricmp(ext, g_pcSSIExtensions[loop])) {
 811924c:	f85b 1b04 	ldr.w	r1, [fp], #4
 8119250:	4620      	mov	r0, r4
 8119252:	f000 ff97 	bl	811a184 <lwip_stricmp>
 8119256:	2800      	cmp	r0, #0
 8119258:	d1f5      	bne.n	8119246 <http_find_file+0xd6>
        tag_check = 1;
 811925a:	f04f 0901 	mov.w	r9, #1
    if (param != NULL) {
 811925e:	f1ba 0f00 	cmp.w	sl, #0
 8119262:	d0d1      	beq.n	8119208 <http_find_file+0x98>
      *param = '?';
 8119264:	233f      	movs	r3, #63	; 0x3f
 8119266:	f88a 3000 	strb.w	r3, [sl]
  return http_init_file(hs, file, is_09, uri, tag_check, params);
 811926a:	9c05      	ldr	r4, [sp, #20]
 811926c:	e7b2      	b.n	81191d4 <http_find_file+0x64>
  if ((uri_len > 0) && (uri[uri_len - 1] == '/') &&
 811926e:	4b35      	ldr	r3, [pc, #212]	; (8119344 <http_find_file+0x1d4>)
      ((uri != http_uri_buf) || (uri_len == 1))) {
 8119270:	429c      	cmp	r4, r3
  if ((uri_len > 0) && (uri[uri_len - 1] == '/') &&
 8119272:	9302      	str	r3, [sp, #8]
      ((uri != http_uri_buf) || (uri_len == 1))) {
 8119274:	d106      	bne.n	8119284 <http_find_file+0x114>
 8119276:	f1a0 0001 	sub.w	r0, r0, #1
 811927a:	fab0 f080 	clz	r0, r0
 811927e:	0940      	lsrs	r0, r0, #5
 8119280:	2800      	cmp	r0, #0
 8119282:	d057      	beq.n	8119334 <http_find_file+0x1c4>
    size_t copy_len = LWIP_MIN(sizeof(http_uri_buf) - 1, uri_len - 1);
 8119284:	f1b9 0f3f 	cmp.w	r9, #63	; 0x3f
 8119288:	bf28      	it	cs
 811928a:	f04f 093f 	movcs.w	r9, #63	; 0x3f
    if (copy_len > 0) {
 811928e:	2e01      	cmp	r6, #1
 8119290:	d008      	beq.n	81192a4 <http_find_file+0x134>
      MEMCPY(http_uri_buf, uri, copy_len);
 8119292:	464a      	mov	r2, r9
 8119294:	4621      	mov	r1, r4
 8119296:	482b      	ldr	r0, [pc, #172]	; (8119344 <http_find_file+0x1d4>)
 8119298:	f00c f886 	bl	81253a8 <memcpy>
      http_uri_buf[copy_len] = 0;
 811929c:	2300      	movs	r3, #0
 811929e:	9a02      	ldr	r2, [sp, #8]
 81192a0:	f802 3009 	strb.w	r3, [r2, r9]
      err = fs_open(&hs->file_handle, file_name);
 81192a4:	462f      	mov	r7, r5
 81192a6:	f04f 0b00 	mov.w	fp, #0
        file_name = http_uri_buf;
 81192aa:	f8df a098 	ldr.w	sl, [pc, #152]	; 8119344 <http_find_file+0x1d4>
 81192ae:	ee08 8a10 	vmov	s16, r8
      if (copy_len > 0) {
 81192b2:	2e01      	cmp	r6, #1
        file_name = http_uri_buf;
 81192b4:	46d0      	mov	r8, sl
      if (copy_len > 0) {
 81192b6:	d012      	beq.n	81192de <http_find_file+0x16e>
        if (len_left > 0) {
 81192b8:	f1d9 023f 	rsbs	r2, r9, #63	; 0x3f
 81192bc:	d113      	bne.n	81192e6 <http_find_file+0x176>
      err = fs_open(&hs->file_handle, file_name);
 81192be:	4641      	mov	r1, r8
 81192c0:	4628      	mov	r0, r5
 81192c2:	f7ff fda3 	bl	8118e0c <fs_open>
      if (err == ERR_OK) {
 81192c6:	b338      	cbz	r0, 8119318 <http_find_file+0x1a8>
    for (loop = 0; loop < NUM_DEFAULT_FILENAMES; loop++) {
 81192c8:	f10b 0b01 	add.w	fp, fp, #1
 81192cc:	f1bb 0f05 	cmp.w	fp, #5
 81192d0:	d1ef      	bne.n	81192b2 <http_find_file+0x142>
    params = (char *)strchr(uri, '?');
 81192d2:	ee18 8a10 	vmov	r8, s16
 81192d6:	9c05      	ldr	r4, [sp, #20]
  u8_t tag_check = 0;
 81192d8:	f04f 0900 	mov.w	r9, #0
 81192dc:	e762      	b.n	81191a4 <http_find_file+0x34>
        file_name = httpd_default_filenames[loop].name;
 81192de:	4b1a      	ldr	r3, [pc, #104]	; (8119348 <http_find_file+0x1d8>)
 81192e0:	f853 803b 	ldr.w	r8, [r3, fp, lsl #3]
 81192e4:	e7eb      	b.n	81192be <http_find_file+0x14e>
          size_t name_len = strlen(httpd_default_filenames[loop].name);
 81192e6:	4b18      	ldr	r3, [pc, #96]	; (8119348 <http_find_file+0x1d8>)
          MEMCPY(&http_uri_buf[copy_len], httpd_default_filenames[loop].name, name_copy_len);
 81192e8:	9c02      	ldr	r4, [sp, #8]
          size_t name_len = strlen(httpd_default_filenames[loop].name);
 81192ea:	f853 103b 	ldr.w	r1, [r3, fp, lsl #3]
 81192ee:	9204      	str	r2, [sp, #16]
          MEMCPY(&http_uri_buf[copy_len], httpd_default_filenames[loop].name, name_copy_len);
 81192f0:	444c      	add	r4, r9
          size_t name_len = strlen(httpd_default_filenames[loop].name);
 81192f2:	4608      	mov	r0, r1
 81192f4:	9103      	str	r1, [sp, #12]
        file_name = http_uri_buf;
 81192f6:	f8cd a008 	str.w	sl, [sp, #8]
          size_t name_len = strlen(httpd_default_filenames[loop].name);
 81192fa:	f7e6 ffab 	bl	8100254 <strlen>
          size_t name_copy_len = LWIP_MIN(len_left, name_len);
 81192fe:	9a04      	ldr	r2, [sp, #16]
          MEMCPY(&http_uri_buf[copy_len], httpd_default_filenames[loop].name, name_copy_len);
 8119300:	9903      	ldr	r1, [sp, #12]
          size_t name_copy_len = LWIP_MIN(len_left, name_len);
 8119302:	4282      	cmp	r2, r0
 8119304:	bf28      	it	cs
 8119306:	4602      	movcs	r2, r0
          MEMCPY(&http_uri_buf[copy_len], httpd_default_filenames[loop].name, name_copy_len);
 8119308:	4620      	mov	r0, r4
 811930a:	9203      	str	r2, [sp, #12]
 811930c:	f00c f84c 	bl	81253a8 <memcpy>
          http_uri_buf[copy_len + name_copy_len] = 0;
 8119310:	2300      	movs	r3, #0
 8119312:	9a03      	ldr	r2, [sp, #12]
 8119314:	54a3      	strb	r3, [r4, r2]
 8119316:	e7d2      	b.n	81192be <http_find_file+0x14e>
        tag_check = httpd_default_filenames[loop].shtml;
 8119318:	4a0b      	ldr	r2, [pc, #44]	; (8119348 <http_find_file+0x1d8>)
        uri = file_name;
 811931a:	4644      	mov	r4, r8
 811931c:	ee18 8a10 	vmov	r8, s16
        tag_check = httpd_default_filenames[loop].shtml;
 8119320:	eb02 03cb 	add.w	r3, r2, fp, lsl #3
        uri = file_name;
 8119324:	9405      	str	r4, [sp, #20]
        tag_check = httpd_default_filenames[loop].shtml;
 8119326:	f893 9004 	ldrb.w	r9, [r3, #4]
  if (file == NULL) {
 811932a:	2d00      	cmp	r5, #0
 811932c:	f43f af3a 	beq.w	81191a4 <http_find_file+0x34>
  char *params = NULL;
 8119330:	4606      	mov	r6, r0
 8119332:	e74f      	b.n	81191d4 <http_find_file+0x64>
      err = fs_open(&hs->file_handle, file_name);
 8119334:	462f      	mov	r7, r5
 8119336:	461c      	mov	r4, r3
  u8_t tag_check = 0;
 8119338:	4681      	mov	r9, r0
 811933a:	e733      	b.n	81191a4 <http_find_file+0x34>
 811933c:	081443c8 	.word	0x081443c8
 8119340:	08144614 	.word	0x08144614
 8119344:	2001e9bc 	.word	0x2001e9bc
 8119348:	08144624 	.word	0x08144624
 811934c:	08144604 	.word	0x08144604

08119350 <http_post_rxpbuf>:
{
 8119350:	b538      	push	{r3, r4, r5, lr}
 8119352:	4604      	mov	r4, r0
  if (p != NULL) {
 8119354:	b1c9      	cbz	r1, 811938a <http_post_rxpbuf+0x3a>
    if (hs->post_content_len_left < p->tot_len) {
 8119356:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8119358:	890a      	ldrh	r2, [r1, #8]
 811935a:	4293      	cmp	r3, r2
 811935c:	d31a      	bcc.n	8119394 <http_post_rxpbuf+0x44>
      hs->post_content_len_left -= p->tot_len;
 811935e:	1a9b      	subs	r3, r3, r2
    err = httpd_post_receive_data(hs, p);
 8119360:	4620      	mov	r0, r4
 8119362:	6323      	str	r3, [r4, #48]	; 0x30
 8119364:	f7ef fc18 	bl	8108b98 <httpd_post_receive_data>
  if (err != ERR_OK) {
 8119368:	b178      	cbz	r0, 811938a <http_post_rxpbuf+0x3a>
    hs->post_content_len_left = 0;
 811936a:	2300      	movs	r3, #0
 811936c:	6323      	str	r3, [r4, #48]	; 0x30
  http_uri_buf[0] = 0;
 811936e:	490a      	ldr	r1, [pc, #40]	; (8119398 <http_post_rxpbuf+0x48>)
 8119370:	2500      	movs	r5, #0
  httpd_post_finished(hs, http_uri_buf, LWIP_HTTPD_URI_BUF_LEN);
 8119372:	4620      	mov	r0, r4
 8119374:	223f      	movs	r2, #63	; 0x3f
  http_uri_buf[0] = 0;
 8119376:	700d      	strb	r5, [r1, #0]
  httpd_post_finished(hs, http_uri_buf, LWIP_HTTPD_URI_BUF_LEN);
 8119378:	f7ef fc1e 	bl	8108bb8 <httpd_post_finished>
  return http_find_file(hs, http_uri_buf, 0);
 811937c:	462a      	mov	r2, r5
 811937e:	4620      	mov	r0, r4
 8119380:	4905      	ldr	r1, [pc, #20]	; (8119398 <http_post_rxpbuf+0x48>)
}
 8119382:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  return http_find_file(hs, http_uri_buf, 0);
 8119386:	f7ff bef3 	b.w	8119170 <http_find_file>
  if (hs->post_content_len_left == 0) {
 811938a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 811938c:	2b00      	cmp	r3, #0
 811938e:	d0ee      	beq.n	811936e <http_post_rxpbuf+0x1e>
}
 8119390:	2000      	movs	r0, #0
 8119392:	bd38      	pop	{r3, r4, r5, pc}
      hs->post_content_len_left = 0;
 8119394:	2300      	movs	r3, #0
 8119396:	e7e3      	b.n	8119360 <http_post_rxpbuf+0x10>
 8119398:	2001e9bc 	.word	0x2001e9bc

0811939c <http_find_error_file>:
  if (error_nr == 501) {
 811939c:	f240 13f5 	movw	r3, #501	; 0x1f5
    uri3 = "/400.shtml";
 81193a0:	4a17      	ldr	r2, [pc, #92]	; (8119400 <http_find_error_file+0x64>)
 81193a2:	4299      	cmp	r1, r3
 81193a4:	4b17      	ldr	r3, [pc, #92]	; (8119404 <http_find_error_file+0x68>)
 81193a6:	4918      	ldr	r1, [pc, #96]	; (8119408 <http_find_error_file+0x6c>)
{
 81193a8:	b570      	push	{r4, r5, r6, lr}
    uri3 = "/400.shtml";
 81193aa:	4e18      	ldr	r6, [pc, #96]	; (811940c <http_find_error_file+0x70>)
 81193ac:	bf18      	it	ne
 81193ae:	461e      	movne	r6, r3
 81193b0:	4b17      	ldr	r3, [pc, #92]	; (8119410 <http_find_error_file+0x74>)
 81193b2:	bf18      	it	ne
 81193b4:	460b      	movne	r3, r1
{
 81193b6:	b084      	sub	sp, #16
 81193b8:	4604      	mov	r4, r0
  if (fs_open(&hs->file_handle, uri1) == ERR_OK) {
 81193ba:	4619      	mov	r1, r3
    uri3 = "/400.shtml";
 81193bc:	4d15      	ldr	r5, [pc, #84]	; (8119414 <http_find_error_file+0x78>)
  if (fs_open(&hs->file_handle, uri1) == ERR_OK) {
 81193be:	9303      	str	r3, [sp, #12]
    uri3 = "/400.shtml";
 81193c0:	bf08      	it	eq
 81193c2:	4615      	moveq	r5, r2
  if (fs_open(&hs->file_handle, uri1) == ERR_OK) {
 81193c4:	f7ff fd22 	bl	8118e0c <fs_open>
 81193c8:	9b03      	ldr	r3, [sp, #12]
 81193ca:	b128      	cbz	r0, 81193d8 <http_find_error_file+0x3c>
  } else if (fs_open(&hs->file_handle, uri2) == ERR_OK) {
 81193cc:	4629      	mov	r1, r5
 81193ce:	4620      	mov	r0, r4
 81193d0:	f7ff fd1c 	bl	8118e0c <fs_open>
 81193d4:	b948      	cbnz	r0, 81193ea <http_find_error_file+0x4e>
    uri = uri2;
 81193d6:	462b      	mov	r3, r5
  return http_init_file(hs, &hs->file_handle, 0, uri, 0, NULL);
 81193d8:	2200      	movs	r2, #0
 81193da:	4621      	mov	r1, r4
 81193dc:	4620      	mov	r0, r4
 81193de:	e9cd 2200 	strd	r2, r2, [sp]
 81193e2:	f7ff fdd7 	bl	8118f94 <http_init_file>
}
 81193e6:	b004      	add	sp, #16
 81193e8:	bd70      	pop	{r4, r5, r6, pc}
  } else if (fs_open(&hs->file_handle, uri3) == ERR_OK) {
 81193ea:	4631      	mov	r1, r6
 81193ec:	4620      	mov	r0, r4
 81193ee:	f7ff fd0d 	bl	8118e0c <fs_open>
 81193f2:	b908      	cbnz	r0, 81193f8 <http_find_error_file+0x5c>
    uri = uri3;
 81193f4:	4633      	mov	r3, r6
 81193f6:	e7ef      	b.n	81193d8 <http_find_error_file+0x3c>
    return ERR_ARG;
 81193f8:	f06f 000f 	mvn.w	r0, #15
 81193fc:	e7f3      	b.n	81193e6 <http_find_error_file+0x4a>
 81193fe:	bf00      	nop
 8119400:	081443ac 	.word	0x081443ac
 8119404:	081443c4 	.word	0x081443c4
 8119408:	081443dc 	.word	0x081443dc
 811940c:	081443a0 	.word	0x081443a0
 8119410:	081443b8 	.word	0x081443b8
 8119414:	081443d0 	.word	0x081443d0

08119418 <http_close_or_abort_conn.constprop.0>:
http_close_or_abort_conn(struct altcp_pcb *pcb, struct http_state *hs, u8_t abort_conn)
 8119418:	b538      	push	{r3, r4, r5, lr}
 811941a:	4605      	mov	r5, r0
  if (hs != NULL) {
 811941c:	460c      	mov	r4, r1
 811941e:	2900      	cmp	r1, #0
 8119420:	d041      	beq.n	81194a6 <http_close_or_abort_conn.constprop.0+0x8e>
    if ((hs->post_content_len_left != 0)
 8119422:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8119424:	bb83      	cbnz	r3, 8119488 <http_close_or_abort_conn.constprop.0+0x70>
  altcp_arg(pcb, NULL);
 8119426:	2100      	movs	r1, #0
 8119428:	4628      	mov	r0, r5
 811942a:	f003 fc79 	bl	811cd20 <tcp_arg>
  altcp_recv(pcb, NULL);
 811942e:	2100      	movs	r1, #0
 8119430:	4628      	mov	r0, r5
 8119432:	f003 fc79 	bl	811cd28 <tcp_recv>
  altcp_err(pcb, NULL);
 8119436:	2100      	movs	r1, #0
 8119438:	4628      	mov	r0, r5
 811943a:	f003 fcad 	bl	811cd98 <tcp_err>
  altcp_poll(pcb, NULL, 0);
 811943e:	2200      	movs	r2, #0
 8119440:	4628      	mov	r0, r5
 8119442:	4611      	mov	r1, r2
 8119444:	f003 fcca 	bl	811cddc <tcp_poll>
  altcp_sent(pcb, NULL);
 8119448:	4628      	mov	r0, r5
 811944a:	2100      	movs	r1, #0
 811944c:	f003 fc88 	bl	811cd60 <tcp_sent>
  if (hs->handle) {
 8119450:	6960      	ldr	r0, [r4, #20]
 8119452:	b118      	cbz	r0, 811945c <http_close_or_abort_conn.constprop.0+0x44>
    fs_close(hs->handle);
 8119454:	f7ff fd00 	bl	8118e58 <fs_close>
    hs->handle = NULL;
 8119458:	2300      	movs	r3, #0
 811945a:	6163      	str	r3, [r4, #20]
  if (hs->ssi) {
 811945c:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 811945e:	b118      	cbz	r0, 8119468 <http_close_or_abort_conn.constprop.0+0x50>
    HTTP_FREE_SSI_STATE(ssi);
 8119460:	f001 fdf2 	bl	811b048 <mem_free>
    hs->ssi = NULL;
 8119464:	2300      	movs	r3, #0
 8119466:	62e3      	str	r3, [r4, #44]	; 0x2c
  if (hs->req) {
 8119468:	6a20      	ldr	r0, [r4, #32]
 811946a:	b118      	cbz	r0, 8119474 <http_close_or_abort_conn.constprop.0+0x5c>
    pbuf_free(hs->req);
 811946c:	f002 fe98 	bl	811c1a0 <pbuf_free>
    hs->req = NULL;
 8119470:	2300      	movs	r3, #0
 8119472:	6223      	str	r3, [r4, #32]
    HTTP_FREE_HTTP_STATE(hs);
 8119474:	4620      	mov	r0, r4
 8119476:	f001 fde7 	bl	811b048 <mem_free>
  err = altcp_close(pcb);
 811947a:	4628      	mov	r0, r5
 811947c:	f004 fb0c 	bl	811da98 <tcp_close>
  if (err != ERR_OK) {
 8119480:	4604      	mov	r4, r0
 8119482:	b948      	cbnz	r0, 8119498 <http_close_or_abort_conn.constprop.0+0x80>
}
 8119484:	4620      	mov	r0, r4
 8119486:	bd38      	pop	{r3, r4, r5, pc}
      http_uri_buf[0] = 0;
 8119488:	4911      	ldr	r1, [pc, #68]	; (81194d0 <http_close_or_abort_conn.constprop.0+0xb8>)
 811948a:	2300      	movs	r3, #0
      httpd_post_finished(hs, http_uri_buf, LWIP_HTTPD_URI_BUF_LEN);
 811948c:	223f      	movs	r2, #63	; 0x3f
 811948e:	4620      	mov	r0, r4
      http_uri_buf[0] = 0;
 8119490:	700b      	strb	r3, [r1, #0]
      httpd_post_finished(hs, http_uri_buf, LWIP_HTTPD_URI_BUF_LEN);
 8119492:	f7ef fb91 	bl	8108bb8 <httpd_post_finished>
 8119496:	e7c6      	b.n	8119426 <http_close_or_abort_conn.constprop.0+0xe>
    altcp_poll(pcb, http_poll, HTTPD_POLL_INTERVAL);
 8119498:	4628      	mov	r0, r5
 811949a:	2204      	movs	r2, #4
 811949c:	490d      	ldr	r1, [pc, #52]	; (81194d4 <http_close_or_abort_conn.constprop.0+0xbc>)
 811949e:	f003 fc9d 	bl	811cddc <tcp_poll>
}
 81194a2:	4620      	mov	r0, r4
 81194a4:	bd38      	pop	{r3, r4, r5, pc}
  altcp_arg(pcb, NULL);
 81194a6:	f003 fc3b 	bl	811cd20 <tcp_arg>
  altcp_recv(pcb, NULL);
 81194aa:	4621      	mov	r1, r4
 81194ac:	4628      	mov	r0, r5
 81194ae:	f003 fc3b 	bl	811cd28 <tcp_recv>
  altcp_err(pcb, NULL);
 81194b2:	4621      	mov	r1, r4
 81194b4:	4628      	mov	r0, r5
 81194b6:	f003 fc6f 	bl	811cd98 <tcp_err>
  altcp_poll(pcb, NULL, 0);
 81194ba:	4621      	mov	r1, r4
 81194bc:	4628      	mov	r0, r5
 81194be:	4622      	mov	r2, r4
 81194c0:	f003 fc8c 	bl	811cddc <tcp_poll>
  altcp_sent(pcb, NULL);
 81194c4:	4621      	mov	r1, r4
 81194c6:	4628      	mov	r0, r5
 81194c8:	f003 fc4a 	bl	811cd60 <tcp_sent>
  if (hs != NULL) {
 81194cc:	e7d5      	b.n	811947a <http_close_or_abort_conn.constprop.0+0x62>
 81194ce:	bf00      	nop
 81194d0:	2001e9bc 	.word	0x2001e9bc
 81194d4:	08119b99 	.word	0x08119b99

081194d8 <http_err>:
  if (hs != NULL) {
 81194d8:	b1c0      	cbz	r0, 811950c <http_err+0x34>
{
 81194da:	b510      	push	{r4, lr}
 81194dc:	4604      	mov	r4, r0
  if (hs->handle) {
 81194de:	6940      	ldr	r0, [r0, #20]
 81194e0:	b118      	cbz	r0, 81194ea <http_err+0x12>
    fs_close(hs->handle);
 81194e2:	f7ff fcb9 	bl	8118e58 <fs_close>
    hs->handle = NULL;
 81194e6:	2300      	movs	r3, #0
 81194e8:	6163      	str	r3, [r4, #20]
  if (hs->ssi) {
 81194ea:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 81194ec:	b118      	cbz	r0, 81194f6 <http_err+0x1e>
    HTTP_FREE_SSI_STATE(ssi);
 81194ee:	f001 fdab 	bl	811b048 <mem_free>
    hs->ssi = NULL;
 81194f2:	2300      	movs	r3, #0
 81194f4:	62e3      	str	r3, [r4, #44]	; 0x2c
  if (hs->req) {
 81194f6:	6a20      	ldr	r0, [r4, #32]
 81194f8:	b118      	cbz	r0, 8119502 <http_err+0x2a>
    pbuf_free(hs->req);
 81194fa:	f002 fe51 	bl	811c1a0 <pbuf_free>
    hs->req = NULL;
 81194fe:	2300      	movs	r3, #0
 8119500:	6223      	str	r3, [r4, #32]
    HTTP_FREE_HTTP_STATE(hs);
 8119502:	4620      	mov	r0, r4
}
 8119504:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HTTP_FREE_HTTP_STATE(hs);
 8119508:	f001 bd9e 	b.w	811b048 <mem_free>
 811950c:	4770      	bx	lr
 811950e:	bf00      	nop

08119510 <http_eof>:
{
 8119510:	b538      	push	{r3, r4, r5, lr}
  if (hs->keepalive) {
 8119512:	f891 3029 	ldrb.w	r3, [r1, #41]	; 0x29
 8119516:	b1fb      	cbz	r3, 8119558 <http_eof+0x48>
 8119518:	4605      	mov	r5, r0
  if (hs->handle) {
 811951a:	6948      	ldr	r0, [r1, #20]
 811951c:	460c      	mov	r4, r1
 811951e:	b118      	cbz	r0, 8119528 <http_eof+0x18>
    fs_close(hs->handle);
 8119520:	f7ff fc9a 	bl	8118e58 <fs_close>
    hs->handle = NULL;
 8119524:	2300      	movs	r3, #0
 8119526:	6163      	str	r3, [r4, #20]
  if (hs->ssi) {
 8119528:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 811952a:	b118      	cbz	r0, 8119534 <http_eof+0x24>
    HTTP_FREE_SSI_STATE(ssi);
 811952c:	f001 fd8c 	bl	811b048 <mem_free>
    hs->ssi = NULL;
 8119530:	2300      	movs	r3, #0
 8119532:	62e3      	str	r3, [r4, #44]	; 0x2c
  if (hs->req) {
 8119534:	6a20      	ldr	r0, [r4, #32]
 8119536:	b108      	cbz	r0, 811953c <http_eof+0x2c>
    pbuf_free(hs->req);
 8119538:	f002 fe32 	bl	811c1a0 <pbuf_free>
  memset(hs, 0, sizeof(struct http_state));
 811953c:	2234      	movs	r2, #52	; 0x34
 811953e:	2100      	movs	r1, #0
 8119540:	4620      	mov	r0, r4
 8119542:	f00b ff59 	bl	81253f8 <memset>
    hs->keepalive = 1;
 8119546:	2301      	movs	r3, #1
    hs->pcb = pcb;
 8119548:	61e5      	str	r5, [r4, #28]
    hs->keepalive = 1;
 811954a:	f884 3029 	strb.w	r3, [r4, #41]	; 0x29
    altcp_nagle_disable(pcb);
 811954e:	8b6b      	ldrh	r3, [r5, #26]
 8119550:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8119554:	836b      	strh	r3, [r5, #26]
}
 8119556:	bd38      	pop	{r3, r4, r5, pc}
 8119558:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  return http_close_or_abort_conn(pcb, hs, 0);
 811955c:	f7ff bf5c 	b.w	8119418 <http_close_or_abort_conn.constprop.0>

08119560 <http_send>:
{
 8119560:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  if (hs == NULL) {
 8119564:	460d      	mov	r5, r1
{
 8119566:	b087      	sub	sp, #28
  if (hs == NULL) {
 8119568:	2900      	cmp	r1, #0
 811956a:	f000 824b 	beq.w	8119a04 <http_send+0x4a4>
  if (hs->left == 0) {
 811956e:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 8119570:	4607      	mov	r7, r0
 8119572:	2b00      	cmp	r3, #0
 8119574:	f000 818c 	beq.w	8119890 <http_send+0x330>
  if (hs->ssi) {
 8119578:	6aec      	ldr	r4, [r5, #44]	; 0x2c
 811957a:	2c00      	cmp	r4, #0
 811957c:	f000 819a 	beq.w	81198b4 <http_send+0x354>
  if (ssi->parsed > hs->file) {
 8119580:	6823      	ldr	r3, [r4, #0]
 8119582:	69a9      	ldr	r1, [r5, #24]
  len = altcp_sndbuf(pcb);
 8119584:	f8b7 2064 	ldrh.w	r2, [r7, #100]	; 0x64
  if (ssi->parsed > hs->file) {
 8119588:	428b      	cmp	r3, r1
  len = altcp_sndbuf(pcb);
 811958a:	f8ad 2016 	strh.w	r2, [sp, #22]
  if (ssi->parsed > hs->file) {
 811958e:	f200 80c3 	bhi.w	8119718 <http_send+0x1b8>
  u8_t data_to_send = 0;
 8119592:	f04f 0800 	mov.w	r8, #0
  err_t err = ERR_OK;
 8119596:	4646      	mov	r6, r8
  while (((ssi->tag_state == TAG_SENDING) || ssi->parse_left) && (err == ERR_OK)) {
 8119598:	f894 311e 	ldrb.w	r3, [r4, #286]	; 0x11e
              ssi->tag_index = 0;
 811959c:	f04f 0b00 	mov.w	fp, #0
  while (((ssi->tag_state == TAG_SENDING) || ssi->parse_left) && (err == ERR_OK)) {
 81195a0:	2b04      	cmp	r3, #4
 81195a2:	d003      	beq.n	81195ac <http_send+0x4c>
 81195a4:	68e1      	ldr	r1, [r4, #12]
 81195a6:	2900      	cmp	r1, #0
 81195a8:	f000 8091 	beq.w	81196ce <http_send+0x16e>
 81195ac:	2e00      	cmp	r6, #0
 81195ae:	f040 811b 	bne.w	81197e8 <http_send+0x288>
    if (len == 0) {
 81195b2:	2a00      	cmp	r2, #0
 81195b4:	f000 811b 	beq.w	81197ee <http_send+0x28e>
    switch (ssi->tag_state) {
 81195b8:	2b04      	cmp	r3, #4
 81195ba:	d8f1      	bhi.n	81195a0 <http_send+0x40>
 81195bc:	e8df f003 	tbb	[pc, r3]
 81195c0:	23407466 	.word	0x23407466
 81195c4:	03          	.byte	0x03
 81195c5:	00          	.byte	0x00
        if (ssi->tag_end > hs->file) {
 81195c6:	68a3      	ldr	r3, [r4, #8]
 81195c8:	69a9      	ldr	r1, [r5, #24]
 81195ca:	428b      	cmp	r3, r1
 81195cc:	f240 80f1 	bls.w	81197b2 <http_send+0x252>
          LWIP_ASSERT("hs->started >= hs->file", ssi->tag_started >= hs->file);
 81195d0:	6863      	ldr	r3, [r4, #4]
 81195d2:	4299      	cmp	r1, r3
 81195d4:	f200 81fc 	bhi.w	81199d0 <http_send+0x470>
          len = (u16_t)LWIP_MIN(ssi->tag_started - hs->file, 0xffff);
 81195d8:	1a5a      	subs	r2, r3, r1
 81195da:	f64f 70fe 	movw	r0, #65534	; 0xfffe
 81195de:	4282      	cmp	r2, r0
 81195e0:	f340 8117 	ble.w	8119812 <http_send+0x2b2>
 81195e4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 81195e8:	f8ad 3016 	strh.w	r3, [sp, #22]
            err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 81195ec:	2300      	movs	r3, #0
 81195ee:	f10d 0216 	add.w	r2, sp, #22
 81195f2:	4638      	mov	r0, r7
 81195f4:	f7ff fc36 	bl	8118e64 <http_write>
          if (err == ERR_OK) {
 81195f8:	2800      	cmp	r0, #0
 81195fa:	f000 81fe 	beq.w	81199fa <http_send+0x49a>
  while (((ssi->tag_state == TAG_SENDING) || ssi->parse_left) && (err == ERR_OK)) {
 81195fe:	4606      	mov	r6, r0
    if (len == 0) {
 8119600:	f8bd 2016 	ldrh.w	r2, [sp, #22]
 8119604:	e11a      	b.n	811983c <http_send+0x2dc>
        if ((ssi->tag_index == 0) && ((*ssi->parsed == ' ') ||
 8119606:	6821      	ldr	r1, [r4, #0]
 8119608:	8a20      	ldrh	r0, [r4, #16]
 811960a:	f891 e000 	ldrb.w	lr, [r1]
 811960e:	2800      	cmp	r0, #0
 8119610:	f040 80b9 	bne.w	8119786 <http_send+0x226>
 8119614:	f1ae 0c09 	sub.w	ip, lr, #9
 8119618:	fa5f fc8c 	uxtb.w	ip, ip
 811961c:	f1bc 0f17 	cmp.w	ip, #23
 8119620:	f200 80b1 	bhi.w	8119786 <http_send+0x226>
 8119624:	f8df 93a4 	ldr.w	r9, [pc, #932]	; 81199cc <http_send+0x46c>
 8119628:	fa29 fc0c 	lsr.w	ip, r9, ip
                                      (*ssi->parsed == '\t') || (*ssi->parsed == '\n') ||
 811962c:	f01c 0f01 	tst.w	ip, #1
 8119630:	f000 80a9 	beq.w	8119786 <http_send+0x226>
          ssi->parsed++;
 8119634:	3101      	adds	r1, #1
 8119636:	6021      	str	r1, [r4, #0]
          ssi->parse_left--;
 8119638:	68e1      	ldr	r1, [r4, #12]
 811963a:	3901      	subs	r1, #1
 811963c:	60e1      	str	r1, [r4, #12]
          break;
 811963e:	e7af      	b.n	81195a0 <http_send+0x40>
        if ((ssi->tag_index == 0) && ((*ssi->parsed == ' ') ||
 8119640:	8a20      	ldrh	r0, [r4, #16]
 8119642:	2800      	cmp	r0, #0
 8119644:	f040 8083 	bne.w	811974e <http_send+0x1ee>
 8119648:	6821      	ldr	r1, [r4, #0]
 811964a:	f891 e000 	ldrb.w	lr, [r1]
 811964e:	f1ae 0c09 	sub.w	ip, lr, #9
 8119652:	fa5f fc8c 	uxtb.w	ip, ip
 8119656:	f1bc 0f17 	cmp.w	ip, #23
 811965a:	f240 8110 	bls.w	811987e <http_send+0x31e>
        if ((*ssi->parsed == http_ssi_tag_desc[ssi->tag_type].lead_out[0]) ||
 811965e:	f8df c350 	ldr.w	ip, [pc, #848]	; 81199b0 <http_send+0x450>
 8119662:	f894 9014 	ldrb.w	r9, [r4, #20]
 8119666:	eb0c 0cc9 	add.w	ip, ip, r9, lsl #3
 811966a:	f8dc c004 	ldr.w	ip, [ip, #4]
 811966e:	f89c c000 	ldrb.w	ip, [ip]
 8119672:	45f4      	cmp	ip, lr
 8119674:	f000 8083 	beq.w	811977e <http_send+0x21e>
            ssi->tag_name[ssi->tag_index++] = *ssi->parsed;
 8119678:	f100 0c01 	add.w	ip, r0, #1
 811967c:	4420      	add	r0, r4
 811967e:	f8a4 c010 	strh.w	ip, [r4, #16]
 8119682:	f891 c000 	ldrb.w	ip, [r1]
 8119686:	f880 c016 	strb.w	ip, [r0, #22]
 811968a:	e7d3      	b.n	8119634 <http_send+0xd4>
          if (*ssi->parsed == http_ssi_tag_desc[tag_type].lead_in[0]) {
 811968c:	6821      	ldr	r1, [r4, #0]
 811968e:	7808      	ldrb	r0, [r1, #0]
 8119690:	283c      	cmp	r0, #60	; 0x3c
 8119692:	d002      	beq.n	811969a <http_send+0x13a>
 8119694:	282f      	cmp	r0, #47	; 0x2f
 8119696:	d1cd      	bne.n	8119634 <http_send+0xd4>
        for (tag_type = 0; tag_type < LWIP_ARRAYSIZE(http_ssi_tag_desc); tag_type++) {
 8119698:	2301      	movs	r3, #1
            ssi->tag_type = tag_type;
 811969a:	7523      	strb	r3, [r4, #20]
            ssi->tag_state = TAG_LEADIN;
 811969c:	2301      	movs	r3, #1
            ssi->tag_started = ssi->parsed;
 811969e:	6061      	str	r1, [r4, #4]
            ssi->tag_state = TAG_LEADIN;
 81196a0:	f884 311e 	strb.w	r3, [r4, #286]	; 0x11e
            ssi->tag_index = 1;
 81196a4:	8223      	strh	r3, [r4, #16]
            break;
 81196a6:	e7c5      	b.n	8119634 <http_send+0xd4>
        if (http_ssi_tag_desc[ssi->tag_type].lead_in[ssi->tag_index] == 0) {
 81196a8:	49c1      	ldr	r1, [pc, #772]	; (81199b0 <http_send+0x450>)
 81196aa:	7d20      	ldrb	r0, [r4, #20]
 81196ac:	f8b4 c010 	ldrh.w	ip, [r4, #16]
 81196b0:	f851 1030 	ldr.w	r1, [r1, r0, lsl #3]
 81196b4:	f811 100c 	ldrb.w	r1, [r1, ip]
 81196b8:	2900      	cmp	r1, #0
 81196ba:	f040 8086 	bne.w	81197ca <http_send+0x26a>
          ssi->tag_state = TAG_FOUND;
 81196be:	2302      	movs	r3, #2
          ssi->tag_index = 0;
 81196c0:	8221      	strh	r1, [r4, #16]
  while (((ssi->tag_state == TAG_SENDING) || ssi->parse_left) && (err == ERR_OK)) {
 81196c2:	68e1      	ldr	r1, [r4, #12]
          ssi->tag_state = TAG_FOUND;
 81196c4:	f884 311e 	strb.w	r3, [r4, #286]	; 0x11e
  while (((ssi->tag_state == TAG_SENDING) || ssi->parse_left) && (err == ERR_OK)) {
 81196c8:	2900      	cmp	r1, #0
 81196ca:	f47f af6f 	bne.w	81195ac <http_send+0x4c>
  if ((ssi->tag_state != TAG_SENDING) && (ssi->parsed > hs->file)) {
 81196ce:	6823      	ldr	r3, [r4, #0]
 81196d0:	69a9      	ldr	r1, [r5, #24]
 81196d2:	428b      	cmp	r3, r1
 81196d4:	f240 808b 	bls.w	81197ee <http_send+0x28e>
      len = (u16_t)LWIP_MIN(ssi->parsed - hs->file, 0xffff);
 81196d8:	1a5b      	subs	r3, r3, r1
 81196da:	f64f 72ff 	movw	r2, #65535	; 0xffff
    err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 81196de:	4638      	mov	r0, r7
      len = (u16_t)LWIP_MIN(ssi->parsed - hs->file, 0xffff);
 81196e0:	4293      	cmp	r3, r2
 81196e2:	bfa8      	it	ge
 81196e4:	4613      	movge	r3, r2
    err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 81196e6:	f10d 0216 	add.w	r2, sp, #22
      len = (u16_t)LWIP_MIN(ssi->parsed - hs->file, 0xffff);
 81196ea:	f8ad 3016 	strh.w	r3, [sp, #22]
    err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 81196ee:	2300      	movs	r3, #0
 81196f0:	f7ff fbb8 	bl	8118e64 <http_write>
    if (err == ERR_OK) {
 81196f4:	2800      	cmp	r0, #0
 81196f6:	d17a      	bne.n	81197ee <http_send+0x28e>
    hs->file += len;
 81196f8:	f8bd 1016 	ldrh.w	r1, [sp, #22]
    data_to_send = 1;
 81196fc:	f04f 0801 	mov.w	r8, #1
    hs->file += len;
 8119700:	69aa      	ldr	r2, [r5, #24]
    hs->left -= len;
 8119702:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    hs->file += len;
 8119704:	440a      	add	r2, r1
    hs->left -= len;
 8119706:	1a5b      	subs	r3, r3, r1
    hs->file += len;
 8119708:	61aa      	str	r2, [r5, #24]
    hs->left -= len;
 811970a:	626b      	str	r3, [r5, #36]	; 0x24
  if ((hs->left == 0) && (fs_bytes_left(hs->handle) <= 0)) {
 811970c:	2b00      	cmp	r3, #0
 811970e:	d071      	beq.n	81197f4 <http_send+0x294>
}
 8119710:	4640      	mov	r0, r8
 8119712:	b007      	add	sp, #28
 8119714:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    len = (u16_t)LWIP_MIN(ssi->parsed - hs->file, 0xffff);
 8119718:	1a5b      	subs	r3, r3, r1
 811971a:	f64f 72ff 	movw	r2, #65535	; 0xffff
    err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 811971e:	4638      	mov	r0, r7
    len = (u16_t)LWIP_MIN(ssi->parsed - hs->file, 0xffff);
 8119720:	4293      	cmp	r3, r2
 8119722:	bfa8      	it	ge
 8119724:	4613      	movge	r3, r2
    err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 8119726:	f10d 0216 	add.w	r2, sp, #22
    len = (u16_t)LWIP_MIN(ssi->parsed - hs->file, 0xffff);
 811972a:	f8ad 3016 	strh.w	r3, [sp, #22]
    err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 811972e:	2300      	movs	r3, #0
 8119730:	f7ff fb98 	bl	8118e64 <http_write>
    if (err == ERR_OK) {
 8119734:	4606      	mov	r6, r0
 8119736:	2800      	cmp	r0, #0
 8119738:	f000 8154 	beq.w	81199e4 <http_send+0x484>
  u8_t data_to_send = 0;
 811973c:	f04f 0800 	mov.w	r8, #0
    if (altcp_sndbuf(pcb) == 0) {
 8119740:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8119744:	2b00      	cmp	r3, #0
 8119746:	d052      	beq.n	81197ee <http_send+0x28e>
    if (len == 0) {
 8119748:	f8bd 2016 	ldrh.w	r2, [sp, #22]
 811974c:	e724      	b.n	8119598 <http_send+0x38>
        if ((*ssi->parsed == http_ssi_tag_desc[ssi->tag_type].lead_out[0]) ||
 811974e:	f8df 9260 	ldr.w	r9, [pc, #608]	; 81199b0 <http_send+0x450>
 8119752:	7d21      	ldrb	r1, [r4, #20]
 8119754:	eb09 01c1 	add.w	r1, r9, r1, lsl #3
 8119758:	f8d1 e004 	ldr.w	lr, [r1, #4]
 811975c:	6821      	ldr	r1, [r4, #0]
 811975e:	f89e a000 	ldrb.w	sl, [lr]
 8119762:	f891 c000 	ldrb.w	ip, [r1]
 8119766:	45e2      	cmp	sl, ip
 8119768:	d072      	beq.n	8119850 <http_send+0x2f0>
            (*ssi->parsed == ' ')  || (*ssi->parsed == '\t') ||
 811976a:	f1ac 0c09 	sub.w	ip, ip, #9
 811976e:	fa5f fc8c 	uxtb.w	ip, ip
 8119772:	f1bc 0f17 	cmp.w	ip, #23
 8119776:	d964      	bls.n	8119842 <http_send+0x2e2>
          if (ssi->tag_index < LWIP_HTTPD_MAX_TAG_NAME_LEN) {
 8119778:	2807      	cmp	r0, #7
 811977a:	f67f af7d 	bls.w	8119678 <http_send+0x118>
            ssi->tag_state = TAG_NONE;
 811977e:	2300      	movs	r3, #0
 8119780:	f884 b11e 	strb.w	fp, [r4, #286]	; 0x11e
 8119784:	e756      	b.n	8119634 <http_send+0xd4>
        if (*ssi->parsed == http_ssi_tag_desc[ssi->tag_type].lead_out[ssi->tag_index]) {
 8119786:	f894 9014 	ldrb.w	r9, [r4, #20]
 811978a:	f8df c224 	ldr.w	ip, [pc, #548]	; 81199b0 <http_send+0x450>
 811978e:	eb0c 0cc9 	add.w	ip, ip, r9, lsl #3
 8119792:	f8dc c004 	ldr.w	ip, [ip, #4]
 8119796:	f81c 9000 	ldrb.w	r9, [ip, r0]
 811979a:	45f1      	cmp	r9, lr
 811979c:	f000 80a1 	beq.w	81198e2 <http_send+0x382>
          ssi->parse_left--;
 81197a0:	68e3      	ldr	r3, [r4, #12]
          ssi->parsed++;
 81197a2:	3101      	adds	r1, #1
          ssi->tag_state = TAG_NONE;
 81197a4:	f884 b11e 	strb.w	fp, [r4, #286]	; 0x11e
          ssi->parse_left--;
 81197a8:	3b01      	subs	r3, #1
          ssi->parsed++;
 81197aa:	6021      	str	r1, [r4, #0]
          ssi->parse_left--;
 81197ac:	60e3      	str	r3, [r4, #12]
          ssi->tag_state = TAG_NONE;
 81197ae:	2300      	movs	r3, #0
 81197b0:	e6f8      	b.n	81195a4 <http_send+0x44>
          if (ssi->tag_index < ssi->tag_insert_len) {
 81197b2:	8a21      	ldrh	r1, [r4, #16]
 81197b4:	8a60      	ldrh	r0, [r4, #18]
 81197b6:	4281      	cmp	r1, r0
 81197b8:	f0c0 80e0 	bcc.w	811997c <http_send+0x41c>
              ssi->parsed = ssi->tag_end;
 81197bc:	6023      	str	r3, [r4, #0]
 81197be:	2300      	movs	r3, #0
              ssi->tag_index = 0;
 81197c0:	f8a4 b010 	strh.w	fp, [r4, #16]
              ssi->tag_state = TAG_NONE;
 81197c4:	f884 b11e 	strb.w	fp, [r4, #286]	; 0x11e
              ssi->parsed = ssi->tag_end;
 81197c8:	e6ec      	b.n	81195a4 <http_send+0x44>
          if (*ssi->parsed == http_ssi_tag_desc[ssi->tag_type].lead_in[ssi->tag_index]) {
 81197ca:	6820      	ldr	r0, [r4, #0]
 81197cc:	f890 e000 	ldrb.w	lr, [r0]
 81197d0:	458e      	cmp	lr, r1
 81197d2:	f000 80ce 	beq.w	8119972 <http_send+0x412>
            ssi->tag_state = TAG_NONE;
 81197d6:	2300      	movs	r3, #0
 81197d8:	f884 b11e 	strb.w	fp, [r4, #286]	; 0x11e
          ssi->parse_left--;
 81197dc:	68e1      	ldr	r1, [r4, #12]
          ssi->parsed++;
 81197de:	3001      	adds	r0, #1
          ssi->parse_left--;
 81197e0:	3901      	subs	r1, #1
          ssi->parsed++;
 81197e2:	6020      	str	r0, [r4, #0]
          ssi->parse_left--;
 81197e4:	60e1      	str	r1, [r4, #12]
          ssi->parsed++;
 81197e6:	e6db      	b.n	81195a0 <http_send+0x40>
  if ((ssi->tag_state != TAG_SENDING) && (ssi->parsed > hs->file)) {
 81197e8:	2b04      	cmp	r3, #4
 81197ea:	f47f af70 	bne.w	81196ce <http_send+0x16e>
  if ((hs->left == 0) && (fs_bytes_left(hs->handle) <= 0)) {
 81197ee:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 81197f0:	2b00      	cmp	r3, #0
 81197f2:	d18d      	bne.n	8119710 <http_send+0x1b0>
 81197f4:	6968      	ldr	r0, [r5, #20]
 81197f6:	f7ff fb31 	bl	8118e5c <fs_bytes_left>
 81197fa:	2800      	cmp	r0, #0
 81197fc:	dc88      	bgt.n	8119710 <http_send+0x1b0>
      return 0;
 81197fe:	f04f 0800 	mov.w	r8, #0
    http_eof(pcb, hs);
 8119802:	4638      	mov	r0, r7
 8119804:	4629      	mov	r1, r5
 8119806:	f7ff fe83 	bl	8119510 <http_eof>
}
 811980a:	4640      	mov	r0, r8
 811980c:	b007      	add	sp, #28
 811980e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8119812:	b292      	uxth	r2, r2
          len = (u16_t)LWIP_MIN(ssi->tag_started - hs->file, 0xffff);
 8119814:	f8ad 2016 	strh.w	r2, [sp, #22]
          if (len != 0) {
 8119818:	2a00      	cmp	r2, #0
 811981a:	f47f aee7 	bne.w	81195ec <http_send+0x8c>
            if (ssi->tag_started <= hs->file) {
 811981e:	428b      	cmp	r3, r1
 8119820:	d805      	bhi.n	811982e <http_send+0x2ce>
              len += (u16_t)(ssi->tag_end - ssi->tag_started);
 8119822:	68a0      	ldr	r0, [r4, #8]
 8119824:	1ac3      	subs	r3, r0, r3
 8119826:	441a      	add	r2, r3
 8119828:	b292      	uxth	r2, r2
 811982a:	f8ad 2016 	strh.w	r2, [sp, #22]
            hs->file += len;
 811982e:	4411      	add	r1, r2
 8119830:	61a9      	str	r1, [r5, #24]
            hs->left -= len;
 8119832:	6a6b      	ldr	r3, [r5, #36]	; 0x24
            data_to_send = 1;
 8119834:	f04f 0801 	mov.w	r8, #1
            hs->left -= len;
 8119838:	1a9b      	subs	r3, r3, r2
 811983a:	626b      	str	r3, [r5, #36]	; 0x24
  while (((ssi->tag_state == TAG_SENDING) || ssi->parse_left) && (err == ERR_OK)) {
 811983c:	f894 311e 	ldrb.w	r3, [r4, #286]	; 0x11e
 8119840:	e6ae      	b.n	81195a0 <http_send+0x40>
            (*ssi->parsed == ' ')  || (*ssi->parsed == '\t') ||
 8119842:	f8df a188 	ldr.w	sl, [pc, #392]	; 81199cc <http_send+0x46c>
 8119846:	fa2a fc0c 	lsr.w	ip, sl, ip
            (*ssi->parsed == '\n') || (*ssi->parsed == '\r')) {
 811984a:	f01c 0f01 	tst.w	ip, #1
 811984e:	d093      	beq.n	8119778 <http_send+0x218>
            ssi->tag_state = TAG_LEADOUT;
 8119850:	2303      	movs	r3, #3
            LWIP_ASSERT("ssi->tag_index <= 0xff", ssi->tag_index <= 0xff);
 8119852:	28ff      	cmp	r0, #255	; 0xff
            ssi->tag_state = TAG_LEADOUT;
 8119854:	f884 311e 	strb.w	r3, [r4, #286]	; 0x11e
            LWIP_ASSERT("ssi->tag_index <= 0xff", ssi->tag_index <= 0xff);
 8119858:	f200 80e0 	bhi.w	8119a1c <http_send+0x4bc>
            ssi->tag_name_len = (u8_t)ssi->tag_index;
 811985c:	7560      	strb	r0, [r4, #21]
            ssi->tag_name[ssi->tag_index] = '\0';
 811985e:	4420      	add	r0, r4
 8119860:	f880 b016 	strb.w	fp, [r0, #22]
            if (*ssi->parsed == http_ssi_tag_desc[ssi->tag_type].lead_out[0]) {
 8119864:	f89e 3000 	ldrb.w	r3, [lr]
 8119868:	780a      	ldrb	r2, [r1, #0]
 811986a:	429a      	cmp	r2, r3
 811986c:	f000 80cf 	beq.w	8119a0e <http_send+0x4ae>
              ssi->tag_index = 0;
 8119870:	f8a4 b010 	strh.w	fp, [r4, #16]
  while (((ssi->tag_state == TAG_SENDING) || ssi->parse_left) && (err == ERR_OK)) {
 8119874:	f894 311e 	ldrb.w	r3, [r4, #286]	; 0x11e
    if (len == 0) {
 8119878:	f8bd 2016 	ldrh.w	r2, [sp, #22]
 811987c:	e6da      	b.n	8119634 <http_send+0xd4>
        if ((ssi->tag_index == 0) && ((*ssi->parsed == ' ') ||
 811987e:	f8df 914c 	ldr.w	r9, [pc, #332]	; 81199cc <http_send+0x46c>
 8119882:	fa29 fc0c 	lsr.w	ip, r9, ip
                                      (*ssi->parsed == '\t') || (*ssi->parsed == '\n') ||
 8119886:	f01c 0f01 	tst.w	ip, #1
 811988a:	f47f aed3 	bne.w	8119634 <http_send+0xd4>
 811988e:	e6e6      	b.n	811965e <http_send+0xfe>
  if (hs->handle == NULL) {
 8119890:	6948      	ldr	r0, [r1, #20]
 8119892:	2800      	cmp	r0, #0
 8119894:	d0b3      	beq.n	81197fe <http_send+0x29e>
  bytes_left = fs_bytes_left(hs->handle);
 8119896:	f7ff fae1 	bl	8118e5c <fs_bytes_left>
  if (bytes_left <= 0) {
 811989a:	2800      	cmp	r0, #0
 811989c:	ddaf      	ble.n	81197fe <http_send+0x29e>
  LWIP_ASSERT("SSI and DYNAMIC_HEADERS turned off but eof not reached", 0);
 811989e:	4b45      	ldr	r3, [pc, #276]	; (81199b4 <http_send+0x454>)
 81198a0:	f240 429d 	movw	r2, #1181	; 0x49d
 81198a4:	4944      	ldr	r1, [pc, #272]	; (81199b8 <http_send+0x458>)
 81198a6:	4845      	ldr	r0, [pc, #276]	; (81199bc <http_send+0x45c>)
 81198a8:	f00c fd44 	bl	8126334 <iprintf>
  if (hs->ssi) {
 81198ac:	6aec      	ldr	r4, [r5, #44]	; 0x2c
 81198ae:	2c00      	cmp	r4, #0
 81198b0:	f47f ae66 	bne.w	8119580 <http_send+0x20>
  len = (u16_t)LWIP_MIN(hs->left, 0xffff);
 81198b4:	f64f 71fe 	movw	r1, #65534	; 0xfffe
 81198b8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 81198bc:	6a6a      	ldr	r2, [r5, #36]	; 0x24
  err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 81198be:	4638      	mov	r0, r7
  len = (u16_t)LWIP_MIN(hs->left, 0xffff);
 81198c0:	428a      	cmp	r2, r1
 81198c2:	bf88      	it	hi
 81198c4:	461a      	movhi	r2, r3
  err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 81198c6:	4623      	mov	r3, r4
 81198c8:	69a9      	ldr	r1, [r5, #24]
  len = (u16_t)LWIP_MIN(hs->left, 0xffff);
 81198ca:	f8ad 2016 	strh.w	r2, [sp, #22]
  err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 81198ce:	f10d 0216 	add.w	r2, sp, #22
 81198d2:	f7ff fac7 	bl	8118e64 <http_write>
  if (err == ERR_OK) {
 81198d6:	2800      	cmp	r0, #0
 81198d8:	f43f af0e 	beq.w	81196f8 <http_send+0x198>
  if ((hs->left == 0) && (fs_bytes_left(hs->handle) <= 0)) {
 81198dc:	6a6b      	ldr	r3, [r5, #36]	; 0x24
  u8_t data_to_send = 0;
 81198de:	46a0      	mov	r8, r4
 81198e0:	e714      	b.n	811970c <http_send+0x1ac>
          ssi->parsed++;
 81198e2:	3101      	adds	r1, #1
          ssi->tag_index++;
 81198e4:	3001      	adds	r0, #1
          ssi->parsed++;
 81198e6:	6021      	str	r1, [r4, #0]
          ssi->tag_index++;
 81198e8:	b280      	uxth	r0, r0
          ssi->parse_left--;
 81198ea:	68e1      	ldr	r1, [r4, #12]
          ssi->tag_index++;
 81198ec:	8220      	strh	r0, [r4, #16]
          ssi->parse_left--;
 81198ee:	3901      	subs	r1, #1
 81198f0:	60e1      	str	r1, [r4, #12]
          if (http_ssi_tag_desc[ssi->tag_type].lead_out[ssi->tag_index] == 0) {
 81198f2:	f81c 1000 	ldrb.w	r1, [ip, r0]
 81198f6:	2900      	cmp	r1, #0
 81198f8:	f47f ae52 	bne.w	81195a0 <http_send+0x40>
  ssi = hs->ssi;
 81198fc:	f8d5 902c 	ldr.w	r9, [r5, #44]	; 0x2c
  LWIP_ASSERT("ssi != NULL", ssi != NULL);
 8119900:	f1b9 0f00 	cmp.w	r9, #0
 8119904:	f000 8115 	beq.w	8119b32 <http_send+0x5d2>
  if (httpd_ssi_handler
 8119908:	4b2d      	ldr	r3, [pc, #180]	; (81199c0 <http_send+0x460>)
 811990a:	681b      	ldr	r3, [r3, #0]
 811990c:	9300      	str	r3, [sp, #0]
 811990e:	2b00      	cmp	r3, #0
 8119910:	f000 8093 	beq.w	8119a3a <http_send+0x4da>
      && httpd_tags && httpd_num_tags
 8119914:	4b2b      	ldr	r3, [pc, #172]	; (81199c4 <http_send+0x464>)
 8119916:	681a      	ldr	r2, [r3, #0]
 8119918:	2a00      	cmp	r2, #0
 811991a:	f000 808e 	beq.w	8119a3a <http_send+0x4da>
 811991e:	4b2a      	ldr	r3, [pc, #168]	; (81199c8 <http_send+0x468>)
 8119920:	681b      	ldr	r3, [r3, #0]
    for (tag = 0; tag < httpd_num_tags; tag++) {
 8119922:	2b00      	cmp	r3, #0
      && httpd_tags && httpd_num_tags
 8119924:	4619      	mov	r1, r3
    for (tag = 0; tag < httpd_num_tags; tag++) {
 8119926:	f340 8088 	ble.w	8119a3a <http_send+0x4da>
      if (strcmp(ssi->tag_name, httpd_tags[tag]) == 0)
 811992a:	f109 0a16 	add.w	sl, r9, #22
 811992e:	3a04      	subs	r2, #4
    for (tag = 0; tag < httpd_num_tags; tag++) {
 8119930:	2300      	movs	r3, #0
 8119932:	9503      	str	r5, [sp, #12]
 8119934:	460d      	mov	r5, r1
 8119936:	e9cd 4601 	strd	r4, r6, [sp, #4]
 811993a:	4656      	mov	r6, sl
 811993c:	461c      	mov	r4, r3
 811993e:	4692      	mov	sl, r2
 8119940:	e003      	b.n	811994a <http_send+0x3ea>
 8119942:	3401      	adds	r4, #1
 8119944:	42a5      	cmp	r5, r4
 8119946:	f000 8105 	beq.w	8119b54 <http_send+0x5f4>
      if (strcmp(ssi->tag_name, httpd_tags[tag]) == 0)
 811994a:	f85a 1f04 	ldr.w	r1, [sl, #4]!
 811994e:	4630      	mov	r0, r6
 8119950:	f7e6 fc76 	bl	8100240 <strcmp>
 8119954:	2800      	cmp	r0, #0
 8119956:	d1f4      	bne.n	8119942 <http_send+0x3e2>
        ssi->tag_insert_len = httpd_ssi_handler(tag, ssi->tag_insert,
 8119958:	4623      	mov	r3, r4
 811995a:	22fe      	movs	r2, #254	; 0xfe
 811995c:	f109 011f 	add.w	r1, r9, #31
 8119960:	9e02      	ldr	r6, [sp, #8]
 8119962:	4618      	mov	r0, r3
 8119964:	9b00      	ldr	r3, [sp, #0]
 8119966:	9c01      	ldr	r4, [sp, #4]
 8119968:	9d03      	ldr	r5, [sp, #12]
 811996a:	4798      	blx	r3
 811996c:	f8a9 0012 	strh.w	r0, [r9, #18]
          return;
 8119970:	e0a6      	b.n	8119ac0 <http_send+0x560>
            ssi->tag_index++;
 8119972:	f10c 0c01 	add.w	ip, ip, #1
 8119976:	f8a4 c010 	strh.w	ip, [r4, #16]
 811997a:	e72f      	b.n	81197dc <http_send+0x27c>
            len = (ssi->tag_insert_len - ssi->tag_index);
 811997c:	1a40      	subs	r0, r0, r1
            err = http_write(pcb, &(ssi->tag_insert[ssi->tag_index]), &len,
 811997e:	311f      	adds	r1, #31
 8119980:	f10d 0216 	add.w	r2, sp, #22
 8119984:	2301      	movs	r3, #1
            len = (ssi->tag_insert_len - ssi->tag_index);
 8119986:	f8ad 0016 	strh.w	r0, [sp, #22]
            err = http_write(pcb, &(ssi->tag_insert[ssi->tag_index]), &len,
 811998a:	4421      	add	r1, r4
 811998c:	4638      	mov	r0, r7
 811998e:	f7ff fa69 	bl	8118e64 <http_write>
              ssi->tag_index += len;
 8119992:	f8bd 2016 	ldrh.w	r2, [sp, #22]
            if (err == ERR_OK) {
 8119996:	4606      	mov	r6, r0
 8119998:	2800      	cmp	r0, #0
 811999a:	f47f af4f 	bne.w	811983c <http_send+0x2dc>
              ssi->tag_index += len;
 811999e:	8a23      	ldrh	r3, [r4, #16]
              data_to_send = 1;
 81199a0:	f04f 0801 	mov.w	r8, #1
              ssi->tag_index += len;
 81199a4:	4413      	add	r3, r2
 81199a6:	8223      	strh	r3, [r4, #16]
  while (((ssi->tag_state == TAG_SENDING) || ssi->parse_left) && (err == ERR_OK)) {
 81199a8:	f894 311e 	ldrb.w	r3, [r4, #286]	; 0x11e
 81199ac:	e5f8      	b.n	81195a0 <http_send+0x40>
 81199ae:	bf00      	nop
 81199b0:	08144614 	.word	0x08144614
 81199b4:	08144308 	.word	0x08144308
 81199b8:	081443e8 	.word	0x081443e8
 81199bc:	0812b014 	.word	0x0812b014
 81199c0:	2001ee00 	.word	0x2001ee00
 81199c4:	2001ee04 	.word	0x2001ee04
 81199c8:	2001e9fc 	.word	0x2001e9fc
 81199cc:	00800013 	.word	0x00800013
          LWIP_ASSERT("hs->started >= hs->file", ssi->tag_started >= hs->file);
 81199d0:	4b63      	ldr	r3, [pc, #396]	; (8119b60 <http_send+0x600>)
 81199d2:	f240 52ac 	movw	r2, #1452	; 0x5ac
 81199d6:	4963      	ldr	r1, [pc, #396]	; (8119b64 <http_send+0x604>)
 81199d8:	4863      	ldr	r0, [pc, #396]	; (8119b68 <http_send+0x608>)
 81199da:	f00c fcab 	bl	8126334 <iprintf>
          len = (u16_t)LWIP_MIN(ssi->tag_started - hs->file, 0xffff);
 81199de:	6863      	ldr	r3, [r4, #4]
 81199e0:	69a9      	ldr	r1, [r5, #24]
 81199e2:	e5f9      	b.n	81195d8 <http_send+0x78>
      hs->file += len;
 81199e4:	f8bd 2016 	ldrh.w	r2, [sp, #22]
      data_to_send = 1;
 81199e8:	f04f 0801 	mov.w	r8, #1
      hs->file += len;
 81199ec:	69ab      	ldr	r3, [r5, #24]
 81199ee:	4413      	add	r3, r2
 81199f0:	61ab      	str	r3, [r5, #24]
      hs->left -= len;
 81199f2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 81199f4:	1a9b      	subs	r3, r3, r2
 81199f6:	626b      	str	r3, [r5, #36]	; 0x24
 81199f8:	e6a2      	b.n	8119740 <http_send+0x1e0>
            if (ssi->tag_started <= hs->file) {
 81199fa:	6863      	ldr	r3, [r4, #4]
 81199fc:	69a9      	ldr	r1, [r5, #24]
              len += (u16_t)(ssi->tag_end - ssi->tag_started);
 81199fe:	f8bd 2016 	ldrh.w	r2, [sp, #22]
 8119a02:	e70c      	b.n	811981e <http_send+0x2be>
    return 0;
 8119a04:	4688      	mov	r8, r1
}
 8119a06:	4640      	mov	r0, r8
 8119a08:	b007      	add	sp, #28
 8119a0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
              ssi->tag_index = 1;
 8119a0e:	2301      	movs	r3, #1
 8119a10:	8223      	strh	r3, [r4, #16]
  while (((ssi->tag_state == TAG_SENDING) || ssi->parse_left) && (err == ERR_OK)) {
 8119a12:	f894 311e 	ldrb.w	r3, [r4, #286]	; 0x11e
    if (len == 0) {
 8119a16:	f8bd 2016 	ldrh.w	r2, [sp, #22]
 8119a1a:	e60b      	b.n	8119634 <http_send+0xd4>
            LWIP_ASSERT("ssi->tag_index <= 0xff", ssi->tag_index <= 0xff);
 8119a1c:	4b50      	ldr	r3, [pc, #320]	; (8119b60 <http_send+0x600>)
 8119a1e:	f240 523a 	movw	r2, #1338	; 0x53a
 8119a22:	4952      	ldr	r1, [pc, #328]	; (8119b6c <http_send+0x60c>)
 8119a24:	4850      	ldr	r0, [pc, #320]	; (8119b68 <http_send+0x608>)
 8119a26:	f00c fc85 	bl	8126334 <iprintf>
            if (*ssi->parsed == http_ssi_tag_desc[ssi->tag_type].lead_out[0]) {
 8119a2a:	7d23      	ldrb	r3, [r4, #20]
            ssi->tag_name_len = (u8_t)ssi->tag_index;
 8119a2c:	8a20      	ldrh	r0, [r4, #16]
            if (*ssi->parsed == http_ssi_tag_desc[ssi->tag_type].lead_out[0]) {
 8119a2e:	eb09 09c3 	add.w	r9, r9, r3, lsl #3
 8119a32:	6821      	ldr	r1, [r4, #0]
 8119a34:	f8d9 e004 	ldr.w	lr, [r9, #4]
 8119a38:	e710      	b.n	811985c <http_send+0x2fc>
      if (strcmp(ssi->tag_name, httpd_tags[tag]) == 0)
 8119a3a:	f109 0a16 	add.w	sl, r9, #22
  len = LWIP_MIN(sizeof(ssi->tag_name), LWIP_MIN(strlen(ssi->tag_name),
 8119a3e:	4650      	mov	r0, sl
 8119a40:	f7e6 fc08 	bl	8100254 <strlen>
 8119a44:	28e4      	cmp	r0, #228	; 0xe4
 8119a46:	d865      	bhi.n	8119b14 <http_send+0x5b4>
 8119a48:	2809      	cmp	r0, #9
 8119a4a:	bf28      	it	cs
 8119a4c:	2009      	movcs	r0, #9
 8119a4e:	f100 0331 	add.w	r3, r0, #49	; 0x31
 8119a52:	4686      	mov	lr, r0
 8119a54:	9300      	str	r3, [sp, #0]
  ssi->tag_insert[UNKNOWN_TAG1_LEN + len + UNKNOWN_TAG2_LEN] = 0;
 8119a56:	f100 0319 	add.w	r3, r0, #25
 8119a5a:	9301      	str	r3, [sp, #4]
  MEMCPY(ssi->tag_insert, UNKNOWN_TAG1_TEXT, UNKNOWN_TAG1_LEN);
 8119a5c:	f8df c11c 	ldr.w	ip, [pc, #284]	; 8119b7c <http_send+0x61c>
 8119a60:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8119a64:	f8c9 302b 	str.w	r3, [r9, #43]	; 0x2b
 8119a68:	f8bc 3000 	ldrh.w	r3, [ip]
 8119a6c:	f8c9 001f 	str.w	r0, [r9, #31]
  MEMCPY(&ssi->tag_insert[UNKNOWN_TAG1_LEN], ssi->tag_name, len);
 8119a70:	f109 0031 	add.w	r0, r9, #49	; 0x31
  MEMCPY(ssi->tag_insert, UNKNOWN_TAG1_TEXT, UNKNOWN_TAG1_LEN);
 8119a74:	f8c9 1023 	str.w	r1, [r9, #35]	; 0x23
  MEMCPY(&ssi->tag_insert[UNKNOWN_TAG1_LEN], ssi->tag_name, len);
 8119a78:	4651      	mov	r1, sl
  MEMCPY(ssi->tag_insert, UNKNOWN_TAG1_TEXT, UNKNOWN_TAG1_LEN);
 8119a7a:	f8c9 2027 	str.w	r2, [r9, #39]	; 0x27
  MEMCPY(&ssi->tag_insert[UNKNOWN_TAG1_LEN], ssi->tag_name, len);
 8119a7e:	4672      	mov	r2, lr
  MEMCPY(ssi->tag_insert, UNKNOWN_TAG1_TEXT, UNKNOWN_TAG1_LEN);
 8119a80:	f8a9 302f 	strh.w	r3, [r9, #47]	; 0x2f
  MEMCPY(&ssi->tag_insert[UNKNOWN_TAG1_LEN], ssi->tag_name, len);
 8119a84:	f00b fc90 	bl	81253a8 <memcpy>
  MEMCPY(&ssi->tag_insert[UNKNOWN_TAG1_LEN + len], UNKNOWN_TAG2_TEXT, UNKNOWN_TAG2_LEN);
 8119a88:	4b39      	ldr	r3, [pc, #228]	; (8119b70 <http_send+0x610>)
 8119a8a:	9a00      	ldr	r2, [sp, #0]
  ssi->tag_insert[UNKNOWN_TAG1_LEN + len + UNKNOWN_TAG2_LEN] = 0;
 8119a8c:	9901      	ldr	r1, [sp, #4]
  MEMCPY(&ssi->tag_insert[UNKNOWN_TAG1_LEN + len], UNKNOWN_TAG2_TEXT, UNKNOWN_TAG2_LEN);
 8119a8e:	eb09 0e02 	add.w	lr, r9, r2
 8119a92:	6818      	ldr	r0, [r3, #0]
 8119a94:	f8b3 c004 	ldrh.w	ip, [r3, #4]
  ssi->tag_insert[UNKNOWN_TAG1_LEN + len + UNKNOWN_TAG2_LEN] = 0;
 8119a98:	4449      	add	r1, r9
  MEMCPY(&ssi->tag_insert[UNKNOWN_TAG1_LEN + len], UNKNOWN_TAG2_TEXT, UNKNOWN_TAG2_LEN);
 8119a9a:	799b      	ldrb	r3, [r3, #6]
 8119a9c:	f849 0002 	str.w	r0, [r9, r2]
  len = strlen(ssi->tag_insert);
 8119aa0:	f109 001f 	add.w	r0, r9, #31
  MEMCPY(&ssi->tag_insert[UNKNOWN_TAG1_LEN + len], UNKNOWN_TAG2_TEXT, UNKNOWN_TAG2_LEN);
 8119aa4:	f8ae c004 	strh.w	ip, [lr, #4]
 8119aa8:	f88e 3006 	strb.w	r3, [lr, #6]
  ssi->tag_insert[UNKNOWN_TAG1_LEN + len + UNKNOWN_TAG2_LEN] = 0;
 8119aac:	f881 b01f 	strb.w	fp, [r1, #31]
  len = strlen(ssi->tag_insert);
 8119ab0:	f7e6 fbd0 	bl	8100254 <strlen>
  LWIP_ASSERT("len <= 0xffff", len <= 0xffff);
 8119ab4:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
  len = strlen(ssi->tag_insert);
 8119ab8:	4682      	mov	sl, r0
  LWIP_ASSERT("len <= 0xffff", len <= 0xffff);
 8119aba:	d232      	bcs.n	8119b22 <http_send+0x5c2>
  ssi->tag_insert_len = (u16_t)len;
 8119abc:	f8a9 a012 	strh.w	sl, [r9, #18]
            ssi->tag_state = TAG_SENDING;
 8119ac0:	2304      	movs	r3, #4
            ssi->tag_end = ssi->parsed;
 8119ac2:	6820      	ldr	r0, [r4, #0]
            ssi->parsed = ssi->tag_started;
 8119ac4:	6862      	ldr	r2, [r4, #4]
            ssi->tag_state = TAG_SENDING;
 8119ac6:	f884 311e 	strb.w	r3, [r4, #286]	; 0x11e
            if (ssi->tag_end > hs->file) {
 8119aca:	69a9      	ldr	r1, [r5, #24]
            ssi->tag_index = 0;
 8119acc:	f8a4 b010 	strh.w	fp, [r4, #16]
            if (ssi->tag_end > hs->file) {
 8119ad0:	4288      	cmp	r0, r1
            ssi->tag_end = ssi->parsed;
 8119ad2:	60a0      	str	r0, [r4, #8]
            ssi->parsed = ssi->tag_started;
 8119ad4:	6022      	str	r2, [r4, #0]
            if (ssi->tag_end > hs->file) {
 8119ad6:	d802      	bhi.n	8119ade <http_send+0x57e>
    if (len == 0) {
 8119ad8:	f8bd 2016 	ldrh.w	r2, [sp, #22]
 8119adc:	e566      	b.n	81195ac <http_send+0x4c>
              len = (u16_t)LWIP_MIN(ssi->tag_started - hs->file, 0xffff);
 8119ade:	1a52      	subs	r2, r2, r1
 8119ae0:	f64f 73ff 	movw	r3, #65535	; 0xffff
              err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 8119ae4:	4638      	mov	r0, r7
              len = (u16_t)LWIP_MIN(ssi->tag_started - hs->file, 0xffff);
 8119ae6:	429a      	cmp	r2, r3
 8119ae8:	bfa8      	it	ge
 8119aea:	461a      	movge	r2, r3
              err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 8119aec:	2300      	movs	r3, #0
              len = (u16_t)LWIP_MIN(ssi->tag_started - hs->file, 0xffff);
 8119aee:	f8ad 2016 	strh.w	r2, [sp, #22]
              err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 8119af2:	f10d 0216 	add.w	r2, sp, #22
 8119af6:	f7ff f9b5 	bl	8118e64 <http_write>
              if (err == ERR_OK) {
 8119afa:	4606      	mov	r6, r0
 8119afc:	2800      	cmp	r0, #0
 8119afe:	f47f ad7f 	bne.w	8119600 <http_send+0xa0>
                if (ssi->tag_started <= hs->file) {
 8119b02:	6861      	ldr	r1, [r4, #4]
 8119b04:	69ab      	ldr	r3, [r5, #24]
 8119b06:	4299      	cmp	r1, r3
 8119b08:	d91b      	bls.n	8119b42 <http_send+0x5e2>
                hs->file += len;
 8119b0a:	f8bd 2016 	ldrh.w	r2, [sp, #22]
 8119b0e:	4413      	add	r3, r2
 8119b10:	61ab      	str	r3, [r5, #24]
                hs->left -= len;
 8119b12:	e68e      	b.n	8119832 <http_send+0x2d2>
 8119b14:	233a      	movs	r3, #58	; 0x3a
 8119b16:	2222      	movs	r2, #34	; 0x22
  len = LWIP_MIN(sizeof(ssi->tag_name), LWIP_MIN(strlen(ssi->tag_name),
 8119b18:	f04f 0e09 	mov.w	lr, #9
 8119b1c:	e9cd 3200 	strd	r3, r2, [sp]
 8119b20:	e79c      	b.n	8119a5c <http_send+0x4fc>
  LWIP_ASSERT("len <= 0xffff", len <= 0xffff);
 8119b22:	4b0f      	ldr	r3, [pc, #60]	; (8119b60 <http_send+0x600>)
 8119b24:	f240 323f 	movw	r2, #831	; 0x33f
 8119b28:	4912      	ldr	r1, [pc, #72]	; (8119b74 <http_send+0x614>)
 8119b2a:	480f      	ldr	r0, [pc, #60]	; (8119b68 <http_send+0x608>)
 8119b2c:	f00c fc02 	bl	8126334 <iprintf>
 8119b30:	e7c4      	b.n	8119abc <http_send+0x55c>
  LWIP_ASSERT("ssi != NULL", ssi != NULL);
 8119b32:	4b0b      	ldr	r3, [pc, #44]	; (8119b60 <http_send+0x600>)
 8119b34:	f240 3206 	movw	r2, #774	; 0x306
 8119b38:	490f      	ldr	r1, [pc, #60]	; (8119b78 <http_send+0x618>)
 8119b3a:	480b      	ldr	r0, [pc, #44]	; (8119b68 <http_send+0x608>)
 8119b3c:	f00c fbfa 	bl	8126334 <iprintf>
 8119b40:	e6e2      	b.n	8119908 <http_send+0x3a8>
                  len += (u16_t)(ssi->tag_end - ssi->tag_started);
 8119b42:	68a2      	ldr	r2, [r4, #8]
 8119b44:	1a52      	subs	r2, r2, r1
 8119b46:	f8bd 1016 	ldrh.w	r1, [sp, #22]
 8119b4a:	440a      	add	r2, r1
 8119b4c:	b292      	uxth	r2, r2
 8119b4e:	f8ad 2016 	strh.w	r2, [sp, #22]
 8119b52:	e7dc      	b.n	8119b0e <http_send+0x5ae>
 8119b54:	46b2      	mov	sl, r6
 8119b56:	9c01      	ldr	r4, [sp, #4]
 8119b58:	e9dd 6502 	ldrd	r6, r5, [sp, #8]
 8119b5c:	e76f      	b.n	8119a3e <http_send+0x4de>
 8119b5e:	bf00      	nop
 8119b60:	08144308 	.word	0x08144308
 8119b64:	08144470 	.word	0x08144470
 8119b68:	0812b014 	.word	0x0812b014
 8119b6c:	08144420 	.word	0x08144420
 8119b70:	08144458 	.word	0x08144458
 8119b74:	08144460 	.word	0x08144460
 8119b78:	08144438 	.word	0x08144438
 8119b7c:	08144444 	.word	0x08144444

08119b80 <http_sent>:
{
 8119b80:	b508      	push	{r3, lr}
  if (hs == NULL) {
 8119b82:	4603      	mov	r3, r0
 8119b84:	b130      	cbz	r0, 8119b94 <http_sent+0x14>
  hs->retries = 0;
 8119b86:	2200      	movs	r2, #0
 8119b88:	4608      	mov	r0, r1
  http_send(pcb, hs);
 8119b8a:	4619      	mov	r1, r3
  hs->retries = 0;
 8119b8c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  http_send(pcb, hs);
 8119b90:	f7ff fce6 	bl	8119560 <http_send>
}
 8119b94:	2000      	movs	r0, #0
 8119b96:	bd08      	pop	{r3, pc}

08119b98 <http_poll>:
{
 8119b98:	b510      	push	{r4, lr}
 8119b9a:	460c      	mov	r4, r1
  if (hs == NULL) {
 8119b9c:	b1a8      	cbz	r0, 8119bca <http_poll+0x32>
    hs->retries++;
 8119b9e:	f890 3028 	ldrb.w	r3, [r0, #40]	; 0x28
 8119ba2:	3301      	adds	r3, #1
 8119ba4:	b2db      	uxtb	r3, r3
    if (hs->retries == HTTPD_MAX_RETRIES) {
 8119ba6:	2b04      	cmp	r3, #4
    hs->retries++;
 8119ba8:	f880 3028 	strb.w	r3, [r0, #40]	; 0x28
    if (hs->retries == HTTPD_MAX_RETRIES) {
 8119bac:	d019      	beq.n	8119be2 <http_poll+0x4a>
    if (hs->handle) {
 8119bae:	6943      	ldr	r3, [r0, #20]
 8119bb0:	b123      	cbz	r3, 8119bbc <http_poll+0x24>
      if (http_send(pcb, hs)) {
 8119bb2:	4601      	mov	r1, r0
 8119bb4:	4620      	mov	r0, r4
 8119bb6:	f7ff fcd3 	bl	8119560 <http_send>
 8119bba:	b908      	cbnz	r0, 8119bc0 <http_poll+0x28>
  return ERR_OK;
 8119bbc:	2000      	movs	r0, #0
}
 8119bbe:	bd10      	pop	{r4, pc}
        altcp_output(pcb);
 8119bc0:	4620      	mov	r0, r4
 8119bc2:	f006 fc9f 	bl	8120504 <tcp_output>
  return ERR_OK;
 8119bc6:	2000      	movs	r0, #0
 8119bc8:	e7f9      	b.n	8119bbe <http_poll+0x26>
  return http_close_or_abort_conn(pcb, hs, 0);
 8119bca:	4601      	mov	r1, r0
 8119bcc:	4620      	mov	r0, r4
 8119bce:	f7ff fc23 	bl	8119418 <http_close_or_abort_conn.constprop.0>
    if (closed == ERR_MEM) {
 8119bd2:	3001      	adds	r0, #1
 8119bd4:	d1f2      	bne.n	8119bbc <http_poll+0x24>
      altcp_abort(pcb);
 8119bd6:	4620      	mov	r0, r4
 8119bd8:	f003 fd66 	bl	811d6a8 <tcp_abort>
      return ERR_ABRT;
 8119bdc:	f06f 000c 	mvn.w	r0, #12
}
 8119be0:	bd10      	pop	{r4, pc}
  return http_close_or_abort_conn(pcb, hs, 0);
 8119be2:	4601      	mov	r1, r0
 8119be4:	4620      	mov	r0, r4
 8119be6:	f7ff fc17 	bl	8119418 <http_close_or_abort_conn.constprop.0>
      return ERR_OK;
 8119bea:	2000      	movs	r0, #0
}
 8119bec:	bd10      	pop	{r4, pc}
 8119bee:	bf00      	nop

08119bf0 <http_recv>:
{
 8119bf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8119bf4:	4605      	mov	r5, r0
 8119bf6:	b08d      	sub	sp, #52	; 0x34
 8119bf8:	460e      	mov	r6, r1
 8119bfa:	4614      	mov	r4, r2
  if ((err != ERR_OK) || (p == NULL) || (hs == NULL)) {
 8119bfc:	b9ab      	cbnz	r3, 8119c2a <http_recv+0x3a>
 8119bfe:	fab2 f782 	clz	r7, r2
 8119c02:	097f      	lsrs	r7, r7, #5
 8119c04:	b1ca      	cbz	r2, 8119c3a <http_recv+0x4a>
 8119c06:	b188      	cbz	r0, 8119c2c <http_recv+0x3c>
    altcp_recved(pcb, p->tot_len);
 8119c08:	8911      	ldrh	r1, [r2, #8]
 8119c0a:	4630      	mov	r0, r6
 8119c0c:	f002 ff48 	bl	811caa0 <tcp_recved>
  if (hs->post_content_len_left > 0) {
 8119c10:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8119c12:	2b00      	cmp	r3, #0
 8119c14:	f040 813c 	bne.w	8119e90 <http_recv+0x2a0>
    if (hs->handle == NULL) {
 8119c18:	696b      	ldr	r3, [r5, #20]
 8119c1a:	b1b3      	cbz	r3, 8119c4a <http_recv+0x5a>
      pbuf_free(p);
 8119c1c:	4620      	mov	r0, r4
 8119c1e:	f002 fabf 	bl	811c1a0 <pbuf_free>
}
 8119c22:	2000      	movs	r0, #0
 8119c24:	b00d      	add	sp, #52	; 0x34
 8119c26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (p != NULL) {
 8119c2a:	b132      	cbz	r2, 8119c3a <http_recv+0x4a>
      altcp_recved(pcb, p->tot_len);
 8119c2c:	4630      	mov	r0, r6
 8119c2e:	8921      	ldrh	r1, [r4, #8]
 8119c30:	f002 ff36 	bl	811caa0 <tcp_recved>
      pbuf_free(p);
 8119c34:	4620      	mov	r0, r4
 8119c36:	f002 fab3 	bl	811c1a0 <pbuf_free>
  return http_close_or_abort_conn(pcb, hs, 0);
 8119c3a:	4629      	mov	r1, r5
 8119c3c:	4630      	mov	r0, r6
 8119c3e:	f7ff fbeb 	bl	8119418 <http_close_or_abort_conn.constprop.0>
}
 8119c42:	2000      	movs	r0, #0
 8119c44:	b00d      	add	sp, #52	; 0x34
 8119c46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  if ((hs->handle != NULL) || (hs->file != NULL)) {
 8119c4a:	69ab      	ldr	r3, [r5, #24]
        if (hs->req != NULL) {
 8119c4c:	6a28      	ldr	r0, [r5, #32]
  if ((hs->handle != NULL) || (hs->file != NULL)) {
 8119c4e:	2b00      	cmp	r3, #0
 8119c50:	f040 8173 	bne.w	8119f3a <http_recv+0x34a>
  if (hs->req == NULL) {
 8119c54:	2800      	cmp	r0, #0
 8119c56:	f000 8136 	beq.w	8119ec6 <http_recv+0x2d6>
    pbuf_cat(hs->req, p);
 8119c5a:	4621      	mov	r1, r4
 8119c5c:	f002 fad2 	bl	811c204 <pbuf_cat>
  pbuf_ref(p);
 8119c60:	4620      	mov	r0, r4
 8119c62:	f002 fabb 	bl	811c1dc <pbuf_ref>
  if (hs->req->next != NULL) {
 8119c66:	6a28      	ldr	r0, [r5, #32]
 8119c68:	6803      	ldr	r3, [r0, #0]
 8119c6a:	2b00      	cmp	r3, #0
 8119c6c:	f000 812d 	beq.w	8119eca <http_recv+0x2da>
    data_len = LWIP_MIN(hs->req->tot_len, LWIP_HTTPD_MAX_REQ_LENGTH);
 8119c70:	8907      	ldrh	r7, [r0, #8]
 8119c72:	f240 33ff 	movw	r3, #1023	; 0x3ff
    pbuf_copy_partial(hs->req, httpd_req_buf, data_len, 0);
 8119c76:	49bc      	ldr	r1, [pc, #752]	; (8119f68 <http_recv+0x378>)
    data_len = LWIP_MIN(hs->req->tot_len, LWIP_HTTPD_MAX_REQ_LENGTH);
 8119c78:	429f      	cmp	r7, r3
    data = httpd_req_buf;
 8119c7a:	4688      	mov	r8, r1
    data_len = LWIP_MIN(hs->req->tot_len, LWIP_HTTPD_MAX_REQ_LENGTH);
 8119c7c:	bf28      	it	cs
 8119c7e:	461f      	movcs	r7, r3
    pbuf_copy_partial(hs->req, httpd_req_buf, data_len, 0);
 8119c80:	2300      	movs	r3, #0
 8119c82:	463a      	mov	r2, r7
 8119c84:	f002 fb30 	bl	811c2e8 <pbuf_copy_partial>
  if (data_len >= MIN_REQ_LEN) {
 8119c88:	2f06      	cmp	r7, #6
 8119c8a:	f240 80ef 	bls.w	8119e6c <http_recv+0x27c>
    crlf = lwip_strnstr(data, CRLF, data_len);
 8119c8e:	463a      	mov	r2, r7
 8119c90:	49b6      	ldr	r1, [pc, #728]	; (8119f6c <http_recv+0x37c>)
 8119c92:	4640      	mov	r0, r8
 8119c94:	f000 fa4e 	bl	811a134 <lwip_strnstr>
    if (crlf != NULL) {
 8119c98:	2800      	cmp	r0, #0
 8119c9a:	f000 80e7 	beq.w	8119e6c <http_recv+0x27c>
      if (!strncmp(data, "GET ", 4)) {
 8119c9e:	2204      	movs	r2, #4
 8119ca0:	49b3      	ldr	r1, [pc, #716]	; (8119f70 <http_recv+0x380>)
 8119ca2:	4640      	mov	r0, r8
 8119ca4:	f00d fb1a 	bl	81272dc <strncmp>
 8119ca8:	4682      	mov	sl, r0
 8119caa:	2800      	cmp	r0, #0
 8119cac:	f040 8118 	bne.w	8119ee0 <http_recv+0x2f0>
      left_len = (u16_t)(data_len - ((sp1 + 1) - data));
 8119cb0:	1f3a      	subs	r2, r7, #4
 8119cb2:	f108 0b04 	add.w	fp, r8, #4
        sp1 = data + 3;
 8119cb6:	f108 0303 	add.w	r3, r8, #3
      sp2 = lwip_strnstr(sp1 + 1, " ", left_len);
 8119cba:	49ae      	ldr	r1, [pc, #696]	; (8119f74 <http_recv+0x384>)
 8119cbc:	b292      	uxth	r2, r2
 8119cbe:	4658      	mov	r0, fp
 8119cc0:	e9cd 3204 	strd	r3, r2, [sp, #16]
 8119cc4:	f000 fa36 	bl	811a134 <lwip_strnstr>
      if (sp2 == NULL) {
 8119cc8:	9a05      	ldr	r2, [sp, #20]
 8119cca:	4681      	mov	r9, r0
 8119ccc:	2800      	cmp	r0, #0
 8119cce:	f000 8123 	beq.w	8119f18 <http_recv+0x328>
      int is_09 = 0;
 8119cd2:	4653      	mov	r3, sl
      if ((sp2 != 0) && (sp2 > sp1)) {
 8119cd4:	9305      	str	r3, [sp, #20]
 8119cd6:	f1b9 0f00 	cmp.w	r9, #0
 8119cda:	f000 80c7 	beq.w	8119e6c <http_recv+0x27c>
 8119cde:	9b04      	ldr	r3, [sp, #16]
 8119ce0:	4599      	cmp	r9, r3
 8119ce2:	f240 80c3 	bls.w	8119e6c <http_recv+0x27c>
        if (lwip_strnstr(data, CRLF CRLF, data_len) != NULL) {
 8119ce6:	463a      	mov	r2, r7
 8119ce8:	49a3      	ldr	r1, [pc, #652]	; (8119f78 <http_recv+0x388>)
 8119cea:	4640      	mov	r0, r8
 8119cec:	f000 fa22 	bl	811a134 <lwip_strnstr>
 8119cf0:	2800      	cmp	r0, #0
 8119cf2:	f000 80bb 	beq.w	8119e6c <http_recv+0x27c>
          if (!is_09 && (lwip_strnstr(data, HTTP11_CONNECTIONKEEPALIVE, data_len) ||
 8119cf6:	9b05      	ldr	r3, [sp, #20]
 8119cf8:	2b00      	cmp	r3, #0
 8119cfa:	f000 812b 	beq.w	8119f54 <http_recv+0x364>
            hs->keepalive = 0;
 8119cfe:	2000      	movs	r0, #0
      uri_len = (u16_t)(sp2 - (sp1 + 1));
 8119d00:	eba9 020b 	sub.w	r2, r9, fp
 8119d04:	f885 0029 	strb.w	r0, [r5, #41]	; 0x29
          *sp1 = 0;
 8119d08:	2100      	movs	r1, #0
 8119d0a:	9804      	ldr	r0, [sp, #16]
          uri[uri_len] = 0;
 8119d0c:	b292      	uxth	r2, r2
          *sp1 = 0;
 8119d0e:	7001      	strb	r1, [r0, #0]
          uri[uri_len] = 0;
 8119d10:	f80b 1002 	strb.w	r1, [fp, r2]
 8119d14:	445a      	add	r2, fp
 8119d16:	9206      	str	r2, [sp, #24]
          if (is_post) {
 8119d18:	f1ba 0f00 	cmp.w	sl, #0
 8119d1c:	f000 8113 	beq.w	8119f46 <http_recv+0x356>
  char *crlfcrlf = lwip_strnstr(uri_end + 1, CRLF CRLF, data_len - (uri_end + 1 - data));
 8119d20:	f109 0301 	add.w	r3, r9, #1
 8119d24:	4994      	ldr	r1, [pc, #592]	; (8119f78 <http_recv+0x388>)
            struct pbuf *q = hs->req;
 8119d26:	f8d5 a020 	ldr.w	sl, [r5, #32]
  char *crlfcrlf = lwip_strnstr(uri_end + 1, CRLF CRLF, data_len - (uri_end + 1 - data));
 8119d2a:	eba3 0208 	sub.w	r2, r3, r8
 8119d2e:	4618      	mov	r0, r3
 8119d30:	9305      	str	r3, [sp, #20]
 8119d32:	1aba      	subs	r2, r7, r2
 8119d34:	f000 f9fe 	bl	811a134 <lwip_strnstr>
  if (crlfcrlf != NULL) {
 8119d38:	9008      	str	r0, [sp, #32]
 8119d3a:	2800      	cmp	r0, #0
 8119d3c:	f000 8168 	beq.w	811a010 <http_recv+0x420>
    char *scontent_len = lwip_strnstr(uri_end + 1, HTTP_HDR_CONTENT_LEN, crlfcrlf - (uri_end + 1));
 8119d40:	9b05      	ldr	r3, [sp, #20]
 8119d42:	498e      	ldr	r1, [pc, #568]	; (8119f7c <http_recv+0x38c>)
 8119d44:	1ac2      	subs	r2, r0, r3
 8119d46:	4618      	mov	r0, r3
 8119d48:	f000 f9f4 	bl	811a134 <lwip_strnstr>
    if (scontent_len != NULL) {
 8119d4c:	4603      	mov	r3, r0
 8119d4e:	9009      	str	r0, [sp, #36]	; 0x24
 8119d50:	2800      	cmp	r0, #0
 8119d52:	f000 812f 	beq.w	8119fb4 <http_recv+0x3c4>
      char *scontent_len_end = lwip_strnstr(scontent_len + HTTP_HDR_CONTENT_LEN_LEN, CRLF, HTTP_HDR_CONTENT_LEN_DIGIT_MAX_LEN);
 8119d56:	3310      	adds	r3, #16
 8119d58:	220a      	movs	r2, #10
 8119d5a:	4984      	ldr	r1, [pc, #528]	; (8119f6c <http_recv+0x37c>)
 8119d5c:	4618      	mov	r0, r3
 8119d5e:	9307      	str	r3, [sp, #28]
 8119d60:	f000 f9e8 	bl	811a134 <lwip_strnstr>
      if (scontent_len_end != NULL) {
 8119d64:	2800      	cmp	r0, #0
 8119d66:	f000 8125 	beq.w	8119fb4 <http_recv+0x3c4>
        content_len = atoi(content_len_num);
 8119d6a:	9b07      	ldr	r3, [sp, #28]
 8119d6c:	4618      	mov	r0, r3
 8119d6e:	f00b f8bd 	bl	8124eec <atoi>
        if (content_len == 0) {
 8119d72:	1e02      	subs	r2, r0, #0
 8119d74:	9207      	str	r2, [sp, #28]
 8119d76:	f040 811b 	bne.w	8119fb0 <http_recv+0x3c0>
          if ((content_len_num[0] != '0') || (content_len_num[1] != '\r')) {
 8119d7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8119d7c:	7c1b      	ldrb	r3, [r3, #16]
 8119d7e:	2b30      	cmp	r3, #48	; 0x30
 8119d80:	f040 8118 	bne.w	8119fb4 <http_recv+0x3c4>
 8119d84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8119d86:	7c5b      	ldrb	r3, [r3, #17]
 8119d88:	2b0d      	cmp	r3, #13
 8119d8a:	f040 8113 	bne.w	8119fb4 <http_recv+0x3c4>
          u16_t hdr_len = (u16_t)LWIP_MIN(data_len, crlfcrlf + 4 - data);
 8119d8e:	9b08      	ldr	r3, [sp, #32]
          u8_t post_auto_wnd = 1;
 8119d90:	2001      	movs	r0, #1
          u16_t hdr_data_len = (u16_t)LWIP_MIN(data_len, crlfcrlf + 4 - hdr_start_after_uri);
 8119d92:	9a05      	ldr	r2, [sp, #20]
          err = httpd_post_begin(hs, uri, hdr_start_after_uri, hdr_data_len, content_len,
 8119d94:	4659      	mov	r1, fp
          u16_t hdr_len = (u16_t)LWIP_MIN(data_len, crlfcrlf + 4 - data);
 8119d96:	3304      	adds	r3, #4
          http_uri_buf[0] = 0;
 8119d98:	f8df b1f8 	ldr.w	fp, [pc, #504]	; 8119f94 <http_recv+0x3a4>
          u8_t post_auto_wnd = 1;
 8119d9c:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
          u16_t hdr_len = (u16_t)LWIP_MIN(data_len, crlfcrlf + 4 - data);
 8119da0:	eba3 0808 	sub.w	r8, r3, r8
          u16_t hdr_data_len = (u16_t)LWIP_MIN(data_len, crlfcrlf + 4 - hdr_start_after_uri);
 8119da4:	1a9b      	subs	r3, r3, r2
          *crlfcrlf = 0;
 8119da6:	9808      	ldr	r0, [sp, #32]
          u16_t hdr_len = (u16_t)LWIP_MIN(data_len, crlfcrlf + 4 - data);
 8119da8:	4547      	cmp	r7, r8
          err = httpd_post_begin(hs, uri, hdr_start_after_uri, hdr_data_len, content_len,
 8119daa:	9a05      	ldr	r2, [sp, #20]
 8119dac:	bfb4      	ite	lt
 8119dae:	46b8      	movlt	r8, r7
          u16_t hdr_len = (u16_t)LWIP_MIN(data_len, crlfcrlf + 4 - data);
 8119db0:	fa1f f888 	uxthge.w	r8, r8
          u16_t hdr_data_len = (u16_t)LWIP_MIN(data_len, crlfcrlf + 4 - hdr_start_after_uri);
 8119db4:	429f      	cmp	r7, r3
 8119db6:	bfa8      	it	ge
 8119db8:	b29f      	uxthge	r7, r3
          err = httpd_post_begin(hs, uri, hdr_start_after_uri, hdr_data_len, content_len,
 8119dba:	463b      	mov	r3, r7
          http_uri_buf[0] = 0;
 8119dbc:	2700      	movs	r7, #0
 8119dbe:	f88b 7000 	strb.w	r7, [fp]
          *crlfcrlf = 0;
 8119dc2:	7007      	strb	r7, [r0, #0]
          err = httpd_post_begin(hs, uri, hdr_start_after_uri, hdr_data_len, content_len,
 8119dc4:	9807      	ldr	r0, [sp, #28]
 8119dc6:	f8cd b004 	str.w	fp, [sp, #4]
 8119dca:	9000      	str	r0, [sp, #0]
 8119dcc:	f10d 002f 	add.w	r0, sp, #47	; 0x2f
 8119dd0:	9003      	str	r0, [sp, #12]
 8119dd2:	203f      	movs	r0, #63	; 0x3f
 8119dd4:	9002      	str	r0, [sp, #8]
 8119dd6:	4628      	mov	r0, r5
 8119dd8:	f7ee fee6 	bl	8108ba8 <httpd_post_begin>
          if (err == ERR_OK) {
 8119ddc:	2800      	cmp	r0, #0
 8119dde:	f040 80f7 	bne.w	8119fd0 <http_recv+0x3e0>
            hs->post_content_len_left = (u32_t)content_len;
 8119de2:	9807      	ldr	r0, [sp, #28]
 8119de4:	6328      	str	r0, [r5, #48]	; 0x30
            while ((q != NULL) && (q->len <= start_offset)) {
 8119de6:	f1ba 0f00 	cmp.w	sl, #0
 8119dea:	f000 80d5 	beq.w	8119f98 <http_recv+0x3a8>
 8119dee:	4652      	mov	r2, sl
 8119df0:	e005      	b.n	8119dfe <http_recv+0x20e>
              q = q->next;
 8119df2:	6812      	ldr	r2, [r2, #0]
              start_offset -= q->len;
 8119df4:	fa1f f883 	uxth.w	r8, r3
            while ((q != NULL) && (q->len <= start_offset)) {
 8119df8:	2a00      	cmp	r2, #0
 8119dfa:	f000 80cd 	beq.w	8119f98 <http_recv+0x3a8>
 8119dfe:	8953      	ldrh	r3, [r2, #10]
 8119e00:	4543      	cmp	r3, r8
              start_offset -= q->len;
 8119e02:	eba8 0303 	sub.w	r3, r8, r3
            while ((q != NULL) && (q->len <= start_offset)) {
 8119e06:	d9f4      	bls.n	8119df2 <http_recv+0x202>
 8119e08:	4692      	mov	sl, r2
              pbuf_remove_header(q, start_offset);
 8119e0a:	4641      	mov	r1, r8
 8119e0c:	4610      	mov	r0, r2
 8119e0e:	f002 f93b 	bl	811c088 <pbuf_remove_header>
              pbuf_ref(q);
 8119e12:	4650      	mov	r0, sl
 8119e14:	f002 f9e2 	bl	811c1dc <pbuf_ref>
              return http_post_rxpbuf(hs, q);
 8119e18:	4651      	mov	r1, sl
 8119e1a:	4628      	mov	r0, r5
 8119e1c:	f7ff fa98 	bl	8119350 <http_post_rxpbuf>
 8119e20:	4607      	mov	r7, r0
            if (err != ERR_OK) {
 8119e22:	2f00      	cmp	r7, #0
 8119e24:	f000 80ba 	beq.w	8119f9c <http_recv+0x3ac>
              *sp1 = ' ';
 8119e28:	2320      	movs	r3, #32
 8119e2a:	9a04      	ldr	r2, [sp, #16]
            if (err == ERR_ARG) {
 8119e2c:	f117 0f10 	cmn.w	r7, #16
              *sp1 = ' ';
 8119e30:	7013      	strb	r3, [r2, #0]
              uri[uri_len] = ' ';
 8119e32:	9a06      	ldr	r2, [sp, #24]
              *sp2 = ' ';
 8119e34:	f889 3000 	strb.w	r3, [r9]
              uri[uri_len] = ' ';
 8119e38:	7013      	strb	r3, [r2, #0]
            if (err == ERR_ARG) {
 8119e3a:	d022      	beq.n	8119e82 <http_recv+0x292>
      LWIP_ASSERT("http_parse_request: unexpected return value", parsed == ERR_OK
 8119e3c:	2f00      	cmp	r7, #0
 8119e3e:	d048      	beq.n	8119ed2 <http_recv+0x2e2>
 8119e40:	1d7a      	adds	r2, r7, #5
 8119e42:	f43f aeeb 	beq.w	8119c1c <http_recv+0x2c>
 8119e46:	f027 0308 	bic.w	r3, r7, #8
 8119e4a:	b25b      	sxtb	r3, r3
 8119e4c:	3310      	adds	r3, #16
 8119e4e:	d12e      	bne.n	8119eae <http_recv+0x2be>
        if (hs->req != NULL) {
 8119e50:	6a28      	ldr	r0, [r5, #32]
 8119e52:	b3a0      	cbz	r0, 8119ebe <http_recv+0x2ce>
          pbuf_free(hs->req);
 8119e54:	f002 f9a4 	bl	811c1a0 <pbuf_free>
          hs->req = NULL;
 8119e58:	2300      	movs	r3, #0
 8119e5a:	622b      	str	r3, [r5, #32]
      pbuf_free(p);
 8119e5c:	4620      	mov	r0, r4
 8119e5e:	f002 f99f 	bl	811c1a0 <pbuf_free>
      if (parsed == ERR_OK) {
 8119e62:	b1df      	cbz	r7, 8119e9c <http_recv+0x2ac>
      } else if (parsed == ERR_ARG) {
 8119e64:	3710      	adds	r7, #16
 8119e66:	f43f aee8 	beq.w	8119c3a <http_recv+0x4a>
 8119e6a:	e6ea      	b.n	8119c42 <http_recv+0x52>
  clen = pbuf_clen(hs->req);
 8119e6c:	6a28      	ldr	r0, [r5, #32]
 8119e6e:	f002 f9ab 	bl	811c1c8 <pbuf_clen>
  if ((hs->req->tot_len <= LWIP_HTTPD_REQ_BUFSIZE) &&
 8119e72:	6a2b      	ldr	r3, [r5, #32]
 8119e74:	891b      	ldrh	r3, [r3, #8]
 8119e76:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8119e7a:	d202      	bcs.n	8119e82 <http_recv+0x292>
 8119e7c:	2805      	cmp	r0, #5
 8119e7e:	f67f aecd 	bls.w	8119c1c <http_recv+0x2c>
    return http_find_error_file(hs, 400);
 8119e82:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8119e86:	4628      	mov	r0, r5
 8119e88:	f7ff fa88 	bl	811939c <http_find_error_file>
 8119e8c:	4607      	mov	r7, r0
 8119e8e:	e7d5      	b.n	8119e3c <http_recv+0x24c>
    http_post_rxpbuf(hs, p);
 8119e90:	4621      	mov	r1, r4
 8119e92:	4628      	mov	r0, r5
    hs->retries = 0;
 8119e94:	f885 7028 	strb.w	r7, [r5, #40]	; 0x28
    http_post_rxpbuf(hs, p);
 8119e98:	f7ff fa5a 	bl	8119350 <http_post_rxpbuf>
    if (hs->post_content_len_left == 0) {
 8119e9c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8119e9e:	2b00      	cmp	r3, #0
 8119ea0:	f47f aecf 	bne.w	8119c42 <http_recv+0x52>
      http_send(pcb, hs);
 8119ea4:	4629      	mov	r1, r5
 8119ea6:	4630      	mov	r0, r6
 8119ea8:	f7ff fb5a 	bl	8119560 <http_send>
 8119eac:	e6c9      	b.n	8119c42 <http_recv+0x52>
      LWIP_ASSERT("http_parse_request: unexpected return value", parsed == ERR_OK
 8119eae:	4b34      	ldr	r3, [pc, #208]	; (8119f80 <http_recv+0x390>)
 8119eb0:	f640 2204 	movw	r2, #2564	; 0xa04
 8119eb4:	4933      	ldr	r1, [pc, #204]	; (8119f84 <http_recv+0x394>)
 8119eb6:	4834      	ldr	r0, [pc, #208]	; (8119f88 <http_recv+0x398>)
 8119eb8:	f00c fa3c 	bl	8126334 <iprintf>
 8119ebc:	e7c8      	b.n	8119e50 <http_recv+0x260>
      pbuf_free(p);
 8119ebe:	4620      	mov	r0, r4
 8119ec0:	f002 f96e 	bl	811c1a0 <pbuf_free>
      if (parsed == ERR_OK) {
 8119ec4:	e7ce      	b.n	8119e64 <http_recv+0x274>
    hs->req = p;
 8119ec6:	622c      	str	r4, [r5, #32]
 8119ec8:	e6ca      	b.n	8119c60 <http_recv+0x70>
    data = (char *)p->payload;
 8119eca:	f8d4 8004 	ldr.w	r8, [r4, #4]
    data_len = p->len;
 8119ece:	8967      	ldrh	r7, [r4, #10]
    if (p->len != p->tot_len) {
 8119ed0:	e6da      	b.n	8119c88 <http_recv+0x98>
      if (parsed != ERR_INPROGRESS) {
 8119ed2:	1d7b      	adds	r3, r7, #5
 8119ed4:	f43f aea2 	beq.w	8119c1c <http_recv+0x2c>
        if (hs->req != NULL) {
 8119ed8:	6a28      	ldr	r0, [r5, #32]
 8119eda:	2800      	cmp	r0, #0
 8119edc:	d0be      	beq.n	8119e5c <http_recv+0x26c>
 8119ede:	e7b9      	b.n	8119e54 <http_recv+0x264>
      } else if (!strncmp(data, "POST ", 5)) {
 8119ee0:	2205      	movs	r2, #5
 8119ee2:	492a      	ldr	r1, [pc, #168]	; (8119f8c <http_recv+0x39c>)
 8119ee4:	4640      	mov	r0, r8
 8119ee6:	f00d f9f9 	bl	81272dc <strncmp>
 8119eea:	9005      	str	r0, [sp, #20]
 8119eec:	b9d8      	cbnz	r0, 8119f26 <http_recv+0x336>
      left_len = (u16_t)(data_len - ((sp1 + 1) - data));
 8119eee:	f1a7 0a05 	sub.w	sl, r7, #5
 8119ef2:	f108 0b05 	add.w	fp, r8, #5
        sp1 = data + 4;
 8119ef6:	f108 0304 	add.w	r3, r8, #4
      sp2 = lwip_strnstr(sp1 + 1, " ", left_len);
 8119efa:	491e      	ldr	r1, [pc, #120]	; (8119f74 <http_recv+0x384>)
 8119efc:	fa1f fa8a 	uxth.w	sl, sl
 8119f00:	4658      	mov	r0, fp
        sp1 = data + 4;
 8119f02:	9304      	str	r3, [sp, #16]
      sp2 = lwip_strnstr(sp1 + 1, " ", left_len);
 8119f04:	4652      	mov	r2, sl
 8119f06:	f000 f915 	bl	811a134 <lwip_strnstr>
      if (sp2 == NULL) {
 8119f0a:	4681      	mov	r9, r0
 8119f0c:	2800      	cmp	r0, #0
 8119f0e:	d059      	beq.n	8119fc4 <http_recv+0x3d4>
        is_post = 1;
 8119f10:	f04f 0a01 	mov.w	sl, #1
 8119f14:	9b05      	ldr	r3, [sp, #20]
 8119f16:	e6dd      	b.n	8119cd4 <http_recv+0xe4>
        sp2 = lwip_strnstr(sp1 + 1, CRLF, left_len);
 8119f18:	4914      	ldr	r1, [pc, #80]	; (8119f6c <http_recv+0x37c>)
 8119f1a:	4658      	mov	r0, fp
 8119f1c:	f000 f90a 	bl	811a134 <lwip_strnstr>
        is_09 = 1;
 8119f20:	2301      	movs	r3, #1
        sp2 = lwip_strnstr(sp1 + 1, CRLF, left_len);
 8119f22:	4681      	mov	r9, r0
        if (is_post) {
 8119f24:	e6d6      	b.n	8119cd4 <http_recv+0xe4>
        data[4] = 0;
 8119f26:	2300      	movs	r3, #0
        return http_find_error_file(hs, 501);
 8119f28:	f240 11f5 	movw	r1, #501	; 0x1f5
 8119f2c:	4628      	mov	r0, r5
        data[4] = 0;
 8119f2e:	f888 3004 	strb.w	r3, [r8, #4]
        return http_find_error_file(hs, 501);
 8119f32:	f7ff fa33 	bl	811939c <http_find_error_file>
 8119f36:	4607      	mov	r7, r0
 8119f38:	e780      	b.n	8119e3c <http_recv+0x24c>
        if (hs->req != NULL) {
 8119f3a:	2800      	cmp	r0, #0
 8119f3c:	f43f ae6e 	beq.w	8119c1c <http_recv+0x2c>
 8119f40:	f06f 0707 	mvn.w	r7, #7
 8119f44:	e786      	b.n	8119e54 <http_recv+0x264>
            return http_find_file(hs, uri, is_09);
 8119f46:	461a      	mov	r2, r3
 8119f48:	4659      	mov	r1, fp
 8119f4a:	4628      	mov	r0, r5
 8119f4c:	f7ff f910 	bl	8119170 <http_find_file>
 8119f50:	4607      	mov	r7, r0
 8119f52:	e773      	b.n	8119e3c <http_recv+0x24c>
          if (!is_09 && (lwip_strnstr(data, HTTP11_CONNECTIONKEEPALIVE, data_len) ||
 8119f54:	463a      	mov	r2, r7
 8119f56:	490e      	ldr	r1, [pc, #56]	; (8119f90 <http_recv+0x3a0>)
 8119f58:	4640      	mov	r0, r8
 8119f5a:	f000 f8eb 	bl	811a134 <lwip_strnstr>
 8119f5e:	9b05      	ldr	r3, [sp, #20]
 8119f60:	2800      	cmp	r0, #0
 8119f62:	d047      	beq.n	8119ff4 <http_recv+0x404>
            hs->keepalive = 1;
 8119f64:	2001      	movs	r0, #1
 8119f66:	e6cb      	b.n	8119d00 <http_recv+0x110>
 8119f68:	2001ea00 	.word	0x2001ea00
 8119f6c:	0812b138 	.word	0x0812b138
 8119f70:	08144488 	.word	0x08144488
 8119f74:	0812d9ac 	.word	0x0812d9ac
 8119f78:	0812b2b4 	.word	0x0812b2b4
 8119f7c:	0812b2bc 	.word	0x0812b2bc
 8119f80:	08144308 	.word	0x08144308
 8119f84:	081444c8 	.word	0x081444c8
 8119f88:	0812b014 	.word	0x0812b014
 8119f8c:	08144490 	.word	0x08144490
 8119f90:	08144498 	.word	0x08144498
 8119f94:	2001e9bc 	.word	0x2001e9bc
            } else if (hs->post_content_len_left == 0) {
 8119f98:	9b07      	ldr	r3, [sp, #28]
 8119f9a:	b303      	cbz	r3, 8119fde <http_recv+0x3ee>
        if (hs->req != NULL) {
 8119f9c:	6a28      	ldr	r0, [r5, #32]
 8119f9e:	b398      	cbz	r0, 811a008 <http_recv+0x418>
          pbuf_free(hs->req);
 8119fa0:	f002 f8fe 	bl	811c1a0 <pbuf_free>
          hs->req = NULL;
 8119fa4:	2300      	movs	r3, #0
      pbuf_free(p);
 8119fa6:	4620      	mov	r0, r4
          hs->req = NULL;
 8119fa8:	622b      	str	r3, [r5, #32]
      pbuf_free(p);
 8119faa:	f002 f8f9 	bl	811c1a0 <pbuf_free>
      if (parsed == ERR_OK) {
 8119fae:	e775      	b.n	8119e9c <http_recv+0x2ac>
        if (content_len >= 0) {
 8119fb0:	f6bf aeed 	bge.w	8119d8e <http_recv+0x19e>
              *sp1 = ' ';
 8119fb4:	2320      	movs	r3, #32
 8119fb6:	9a04      	ldr	r2, [sp, #16]
 8119fb8:	7013      	strb	r3, [r2, #0]
              uri[uri_len] = ' ';
 8119fba:	9a06      	ldr	r2, [sp, #24]
              *sp2 = ' ';
 8119fbc:	f889 3000 	strb.w	r3, [r9]
              uri[uri_len] = ' ';
 8119fc0:	7013      	strb	r3, [r2, #0]
            if (err == ERR_ARG) {
 8119fc2:	e75e      	b.n	8119e82 <http_recv+0x292>
        sp2 = lwip_strnstr(sp1 + 1, CRLF, left_len);
 8119fc4:	4652      	mov	r2, sl
 8119fc6:	4658      	mov	r0, fp
 8119fc8:	4915      	ldr	r1, [pc, #84]	; (811a020 <http_recv+0x430>)
 8119fca:	f000 f8b3 	bl	811a134 <lwip_strnstr>
        if (is_post) {
 8119fce:	e758      	b.n	8119e82 <http_recv+0x292>
            return http_find_file(hs, http_uri_buf, 0);
 8119fd0:	463a      	mov	r2, r7
 8119fd2:	4659      	mov	r1, fp
 8119fd4:	4628      	mov	r0, r5
 8119fd6:	f7ff f8cb 	bl	8119170 <http_find_file>
 8119fda:	4607      	mov	r7, r0
 8119fdc:	e721      	b.n	8119e22 <http_recv+0x232>
              q = pbuf_alloc(PBUF_RAW, 0, PBUF_REF);
 8119fde:	9907      	ldr	r1, [sp, #28]
 8119fe0:	2241      	movs	r2, #65	; 0x41
 8119fe2:	4608      	mov	r0, r1
 8119fe4:	f001 ff0a 	bl	811bdfc <pbuf_alloc>
 8119fe8:	4601      	mov	r1, r0
              return http_post_rxpbuf(hs, q);
 8119fea:	4628      	mov	r0, r5
 8119fec:	f7ff f9b0 	bl	8119350 <http_post_rxpbuf>
 8119ff0:	4607      	mov	r7, r0
 8119ff2:	e716      	b.n	8119e22 <http_recv+0x232>
                         lwip_strnstr(data, HTTP11_CONNECTIONKEEPALIVE2, data_len))) {
 8119ff4:	463a      	mov	r2, r7
 8119ff6:	490b      	ldr	r1, [pc, #44]	; (811a024 <http_recv+0x434>)
 8119ff8:	4640      	mov	r0, r8
 8119ffa:	f000 f89b 	bl	811a134 <lwip_strnstr>
            hs->keepalive = 1;
 8119ffe:	3800      	subs	r0, #0
 811a000:	9b05      	ldr	r3, [sp, #20]
 811a002:	bf18      	it	ne
 811a004:	2001      	movne	r0, #1
 811a006:	e67b      	b.n	8119d00 <http_recv+0x110>
      pbuf_free(p);
 811a008:	4620      	mov	r0, r4
 811a00a:	f002 f8c9 	bl	811c1a0 <pbuf_free>
      if (parsed == ERR_OK) {
 811a00e:	e745      	b.n	8119e9c <http_recv+0x2ac>
              *sp1 = ' ';
 811a010:	2320      	movs	r3, #32
 811a012:	9a04      	ldr	r2, [sp, #16]
 811a014:	7013      	strb	r3, [r2, #0]
              uri[uri_len] = ' ';
 811a016:	9a06      	ldr	r2, [sp, #24]
              *sp2 = ' ';
 811a018:	f889 3000 	strb.w	r3, [r9]
              uri[uri_len] = ' ';
 811a01c:	7013      	strb	r3, [r2, #0]
      if (parsed != ERR_INPROGRESS) {
 811a01e:	e5fd      	b.n	8119c1c <http_recv+0x2c>
 811a020:	0812b138 	.word	0x0812b138
 811a024:	081444b0 	.word	0x081444b0

0811a028 <httpd_init>:
 * @ingroup httpd
 * Initialize the httpd: set up a listening PCB and bind it to the defined port
 */
void
httpd_init(void)
{
 811a028:	b510      	push	{r4, lr}
#endif
  LWIP_DEBUGF(HTTPD_DEBUG, ("httpd_init\n"));

  /* LWIP_ASSERT_CORE_LOCKED(); is checked by tcp_new() */

  pcb = altcp_tcp_new_ip_type(IPADDR_TYPE_ANY);
 811a02a:	202e      	movs	r0, #46	; 0x2e
 811a02c:	f003 fc60 	bl	811d8f0 <tcp_new_ip_type>
  LWIP_ASSERT("httpd_init: tcp_new failed", pcb != NULL);
 811a030:	b358      	cbz	r0, 811a08a <httpd_init+0x62>
  httpd_init_pcb(pcb, HTTPD_SERVER_PORT);
 811a032:	4604      	mov	r4, r0
    altcp_setprio(pcb, HTTPD_TCP_PRIO);
 811a034:	2101      	movs	r1, #1
 811a036:	f002 fe3d 	bl	811ccb4 <tcp_setprio>
    err = altcp_bind(pcb, IP_ANY_TYPE, port);
 811a03a:	2250      	movs	r2, #80	; 0x50
 811a03c:	4917      	ldr	r1, [pc, #92]	; (811a09c <httpd_init+0x74>)
 811a03e:	4620      	mov	r0, r4
 811a040:	f002 fc0c 	bl	811c85c <tcp_bind>
    LWIP_ASSERT("httpd_init: tcp_bind failed", err == ERR_OK);
 811a044:	b958      	cbnz	r0, 811a05e <httpd_init+0x36>
    pcb = altcp_listen(pcb);
 811a046:	4620      	mov	r0, r4
 811a048:	21ff      	movs	r1, #255	; 0xff
 811a04a:	f002 fce9 	bl	811ca20 <tcp_listen_with_backlog>
    LWIP_ASSERT("httpd_init: tcp_listen failed", pcb != NULL);
 811a04e:	4604      	mov	r4, r0
 811a050:	b198      	cbz	r0, 811a07a <httpd_init+0x52>
    altcp_accept(pcb, http_accept);
 811a052:	4620      	mov	r0, r4
 811a054:	4912      	ldr	r1, [pc, #72]	; (811a0a0 <httpd_init+0x78>)
}
 811a056:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    altcp_accept(pcb, http_accept);
 811a05a:	f002 beb9 	b.w	811cdd0 <tcp_accept>
    LWIP_ASSERT("httpd_init: tcp_bind failed", err == ERR_OK);
 811a05e:	4b11      	ldr	r3, [pc, #68]	; (811a0a4 <httpd_init+0x7c>)
 811a060:	f640 2257 	movw	r2, #2647	; 0xa57
 811a064:	4910      	ldr	r1, [pc, #64]	; (811a0a8 <httpd_init+0x80>)
 811a066:	4811      	ldr	r0, [pc, #68]	; (811a0ac <httpd_init+0x84>)
 811a068:	f00c f964 	bl	8126334 <iprintf>
    pcb = altcp_listen(pcb);
 811a06c:	4620      	mov	r0, r4
 811a06e:	21ff      	movs	r1, #255	; 0xff
 811a070:	f002 fcd6 	bl	811ca20 <tcp_listen_with_backlog>
    LWIP_ASSERT("httpd_init: tcp_listen failed", pcb != NULL);
 811a074:	4604      	mov	r4, r0
 811a076:	2800      	cmp	r0, #0
 811a078:	d1eb      	bne.n	811a052 <httpd_init+0x2a>
 811a07a:	4b0a      	ldr	r3, [pc, #40]	; (811a0a4 <httpd_init+0x7c>)
 811a07c:	f640 2259 	movw	r2, #2649	; 0xa59
 811a080:	490b      	ldr	r1, [pc, #44]	; (811a0b0 <httpd_init+0x88>)
 811a082:	480a      	ldr	r0, [pc, #40]	; (811a0ac <httpd_init+0x84>)
 811a084:	f00c f956 	bl	8126334 <iprintf>
 811a088:	e7e3      	b.n	811a052 <httpd_init+0x2a>
  LWIP_ASSERT("httpd_init: tcp_new failed", pcb != NULL);
 811a08a:	4b06      	ldr	r3, [pc, #24]	; (811a0a4 <httpd_init+0x7c>)
 811a08c:	f640 2272 	movw	r2, #2674	; 0xa72
 811a090:	4908      	ldr	r1, [pc, #32]	; (811a0b4 <httpd_init+0x8c>)
 811a092:	4806      	ldr	r0, [pc, #24]	; (811a0ac <httpd_init+0x84>)
}
 811a094:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  LWIP_ASSERT("httpd_init: tcp_new failed", pcb != NULL);
 811a098:	f00c b94c 	b.w	8126334 <iprintf>
 811a09c:	08146e24 	.word	0x08146e24
 811a0a0:	08118f19 	.word	0x08118f19
 811a0a4:	08144308 	.word	0x08144308
 811a0a8:	08144510 	.word	0x08144510
 811a0ac:	0812b014 	.word	0x0812b014
 811a0b0:	0814452c 	.word	0x0814452c
 811a0b4:	081444f4 	.word	0x081444f4

0811a0b8 <http_set_ssi_handler>:
 * @param tags an array of SSI tag strings to search for in SSI-enabled files
 * @param num_tags number of tags in the 'tags' array
 */
void
http_set_ssi_handler(tSSIHandler ssi_handler, const char **tags, int num_tags)
{
 811a0b8:	b570      	push	{r4, r5, r6, lr}
 811a0ba:	460d      	mov	r5, r1
  LWIP_DEBUGF(HTTPD_DEBUG, ("http_set_ssi_handler\n"));

  LWIP_ASSERT("no ssi_handler given", ssi_handler != NULL);
 811a0bc:	4606      	mov	r6, r0
{
 811a0be:	4614      	mov	r4, r2
  LWIP_ASSERT("no ssi_handler given", ssi_handler != NULL);
 811a0c0:	b1c8      	cbz	r0, 811a0f6 <http_set_ssi_handler+0x3e>
  httpd_ssi_handler = ssi_handler;
 811a0c2:	4b11      	ldr	r3, [pc, #68]	; (811a108 <http_set_ssi_handler+0x50>)
 811a0c4:	601e      	str	r6, [r3, #0]

#if LWIP_HTTPD_SSI_RAW
  LWIP_UNUSED_ARG(tags);
  LWIP_UNUSED_ARG(num_tags);
#else /* LWIP_HTTPD_SSI_RAW */
  LWIP_ASSERT("no tags given", tags != NULL);
 811a0c6:	b175      	cbz	r5, 811a0e6 <http_set_ssi_handler+0x2e>
  LWIP_ASSERT("invalid number of tags", num_tags > 0);
 811a0c8:	2c00      	cmp	r4, #0
 811a0ca:	dd04      	ble.n	811a0d6 <http_set_ssi_handler+0x1e>

  httpd_tags = tags;
 811a0cc:	4a0f      	ldr	r2, [pc, #60]	; (811a10c <http_set_ssi_handler+0x54>)
  httpd_num_tags = num_tags;
 811a0ce:	4b10      	ldr	r3, [pc, #64]	; (811a110 <http_set_ssi_handler+0x58>)
  httpd_tags = tags;
 811a0d0:	6015      	str	r5, [r2, #0]
  httpd_num_tags = num_tags;
 811a0d2:	601c      	str	r4, [r3, #0]
#endif /* !LWIP_HTTPD_SSI_RAW */
}
 811a0d4:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("invalid number of tags", num_tags > 0);
 811a0d6:	4b0f      	ldr	r3, [pc, #60]	; (811a114 <http_set_ssi_handler+0x5c>)
 811a0d8:	f640 229f 	movw	r2, #2719	; 0xa9f
 811a0dc:	490e      	ldr	r1, [pc, #56]	; (811a118 <http_set_ssi_handler+0x60>)
 811a0de:	480f      	ldr	r0, [pc, #60]	; (811a11c <http_set_ssi_handler+0x64>)
 811a0e0:	f00c f928 	bl	8126334 <iprintf>
 811a0e4:	e7f2      	b.n	811a0cc <http_set_ssi_handler+0x14>
  LWIP_ASSERT("no tags given", tags != NULL);
 811a0e6:	4b0b      	ldr	r3, [pc, #44]	; (811a114 <http_set_ssi_handler+0x5c>)
 811a0e8:	f640 229e 	movw	r2, #2718	; 0xa9e
 811a0ec:	490c      	ldr	r1, [pc, #48]	; (811a120 <http_set_ssi_handler+0x68>)
 811a0ee:	480b      	ldr	r0, [pc, #44]	; (811a11c <http_set_ssi_handler+0x64>)
 811a0f0:	f00c f920 	bl	8126334 <iprintf>
 811a0f4:	e7e8      	b.n	811a0c8 <http_set_ssi_handler+0x10>
  LWIP_ASSERT("no ssi_handler given", ssi_handler != NULL);
 811a0f6:	4b07      	ldr	r3, [pc, #28]	; (811a114 <http_set_ssi_handler+0x5c>)
 811a0f8:	f640 2297 	movw	r2, #2711	; 0xa97
 811a0fc:	4909      	ldr	r1, [pc, #36]	; (811a124 <http_set_ssi_handler+0x6c>)
 811a0fe:	4807      	ldr	r0, [pc, #28]	; (811a11c <http_set_ssi_handler+0x64>)
 811a100:	f00c f918 	bl	8126334 <iprintf>
 811a104:	e7dd      	b.n	811a0c2 <http_set_ssi_handler+0xa>
 811a106:	bf00      	nop
 811a108:	2001ee00 	.word	0x2001ee00
 811a10c:	2001ee04 	.word	0x2001ee04
 811a110:	2001e9fc 	.word	0x2001e9fc
 811a114:	08144308 	.word	0x08144308
 811a118:	08144574 	.word	0x08144574
 811a11c:	0812b014 	.word	0x0812b014
 811a120:	08144564 	.word	0x08144564
 811a124:	0814454c 	.word	0x0814454c

0811a128 <lwip_htons>:
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
  return PP_HTONS(n);
 811a128:	ba40      	rev16	r0, r0
}
 811a12a:	b280      	uxth	r0, r0
 811a12c:	4770      	bx	lr
 811a12e:	bf00      	nop

0811a130 <lwip_htonl>:
 */
u32_t
lwip_htonl(u32_t n)
{
  return PP_HTONL(n);
}
 811a130:	ba00      	rev	r0, r0
 811a132:	4770      	bx	lr

0811a134 <lwip_strnstr>:
 * lwIP default implementation for strnstr() non-standard function.
 * This can be \#defined to strnstr() depending on your platform port.
 */
char *
lwip_strnstr(const char *buffer, const char *token, size_t n)
{
 811a134:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 811a138:	4604      	mov	r4, r0
  const char *p;
  size_t tokenlen = strlen(token);
 811a13a:	4608      	mov	r0, r1
{
 811a13c:	4688      	mov	r8, r1
 811a13e:	4616      	mov	r6, r2
  size_t tokenlen = strlen(token);
 811a140:	f7e6 f888 	bl	8100254 <strlen>
  if (tokenlen == 0) {
 811a144:	b1c0      	cbz	r0, 811a178 <lwip_strnstr+0x44>
    return LWIP_CONST_CAST(char *, buffer);
  }
  for (p = buffer; *p && (p + tokenlen <= buffer + n); p++) {
 811a146:	4605      	mov	r5, r0
 811a148:	7820      	ldrb	r0, [r4, #0]
 811a14a:	b1b0      	cbz	r0, 811a17a <lwip_strnstr+0x46>
 811a14c:	4426      	add	r6, r4
 811a14e:	1962      	adds	r2, r4, r5
 811a150:	4296      	cmp	r6, r2
 811a152:	d314      	bcc.n	811a17e <lwip_strnstr+0x4a>
    if ((*p == *token) && (strncmp(p, token, tokenlen) == 0)) {
 811a154:	f898 7000 	ldrb.w	r7, [r8]
 811a158:	e005      	b.n	811a166 <lwip_strnstr+0x32>
  for (p = buffer; *p && (p + tokenlen <= buffer + n); p++) {
 811a15a:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 811a15e:	1962      	adds	r2, r4, r5
 811a160:	b158      	cbz	r0, 811a17a <lwip_strnstr+0x46>
 811a162:	4296      	cmp	r6, r2
 811a164:	d30b      	bcc.n	811a17e <lwip_strnstr+0x4a>
    if ((*p == *token) && (strncmp(p, token, tokenlen) == 0)) {
 811a166:	4287      	cmp	r7, r0
 811a168:	d1f7      	bne.n	811a15a <lwip_strnstr+0x26>
 811a16a:	4620      	mov	r0, r4
 811a16c:	462a      	mov	r2, r5
 811a16e:	4641      	mov	r1, r8
 811a170:	f00d f8b4 	bl	81272dc <strncmp>
 811a174:	2800      	cmp	r0, #0
 811a176:	d1f0      	bne.n	811a15a <lwip_strnstr+0x26>
 811a178:	4620      	mov	r0, r4
      return LWIP_CONST_CAST(char *, p);
    }
  }
  return NULL;
}
 811a17a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return NULL;
 811a17e:	2000      	movs	r0, #0
}
 811a180:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0811a184 <lwip_stricmp>:
lwip_stricmp(const char *str1, const char *str2)
{
  char c1, c2;

  do {
    c1 = *str1++;
 811a184:	f810 3b01 	ldrb.w	r3, [r0], #1
    c2 = *str2++;
 811a188:	f811 2b01 	ldrb.w	r2, [r1], #1
    if (c1 != c2) {
 811a18c:	4293      	cmp	r3, r2
 811a18e:	d01c      	beq.n	811a1ca <lwip_stricmp+0x46>
 811a190:	f043 0c20 	orr.w	ip, r3, #32
{
 811a194:	b500      	push	{lr}
 811a196:	f042 0e20 	orr.w	lr, r2, #32
 811a19a:	f1ac 0261 	sub.w	r2, ip, #97	; 0x61
      char c1_upc = c1 | 0x20;
      if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 811a19e:	2a19      	cmp	r2, #25
 811a1a0:	d810      	bhi.n	811a1c4 <lwip_stricmp+0x40>
        /* characters are not equal an one is in the alphabet range:
        downcase both chars and check again */
        char c2_upc = c2 | 0x20;
        if (c1_upc != c2_upc) {
 811a1a2:	45f4      	cmp	ip, lr
 811a1a4:	d10e      	bne.n	811a1c4 <lwip_stricmp+0x40>
      } else {
        /* characters are not equal but none is in the alphabet range */
        return 1;
      }
    }
  } while (c1 != 0);
 811a1a6:	b1a3      	cbz	r3, 811a1d2 <lwip_stricmp+0x4e>
    c1 = *str1++;
 811a1a8:	f810 3b01 	ldrb.w	r3, [r0], #1
    c2 = *str2++;
 811a1ac:	f811 2b01 	ldrb.w	r2, [r1], #1
    if (c1 != c2) {
 811a1b0:	4293      	cmp	r3, r2
 811a1b2:	d0f8      	beq.n	811a1a6 <lwip_stricmp+0x22>
 811a1b4:	f043 0c20 	orr.w	ip, r3, #32
 811a1b8:	f042 0e20 	orr.w	lr, r2, #32
 811a1bc:	f1ac 0261 	sub.w	r2, ip, #97	; 0x61
      if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 811a1c0:	2a19      	cmp	r2, #25
 811a1c2:	d9ee      	bls.n	811a1a2 <lwip_stricmp+0x1e>
        return 1;
 811a1c4:	2001      	movs	r0, #1
  return 0;
}
 811a1c6:	f85d fb04 	ldr.w	pc, [sp], #4
  } while (c1 != 0);
 811a1ca:	2b00      	cmp	r3, #0
 811a1cc:	d1da      	bne.n	811a184 <lwip_stricmp>
  return 0;
 811a1ce:	4618      	mov	r0, r3
}
 811a1d0:	4770      	bx	lr
  return 0;
 811a1d2:	4618      	mov	r0, r3
}
 811a1d4:	f85d fb04 	ldr.w	pc, [sp], #4

0811a1d8 <lwip_strnicmp>:
 * lwIP default implementation for strnicmp() non-standard function.
 * This can be \#defined to strnicmp() depending on your platform port.
 */
int
lwip_strnicmp(const char *str1, const char *str2, size_t len)
{
 811a1d8:	4684      	mov	ip, r0
 811a1da:	b570      	push	{r4, r5, r6, lr}
 811a1dc:	e004      	b.n	811a1e8 <lwip_strnicmp+0x10>
      char c1_upc = c1 | 0x20;
      if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
        /* characters are not equal an one is in the alphabet range:
        downcase both chars and check again */
        char c2_upc = c2 | 0x20;
        if (c1_upc != c2_upc) {
 811a1de:	42b4      	cmp	r4, r6
 811a1e0:	d113      	bne.n	811a20a <lwip_strnicmp+0x32>
        /* characters are not equal but none is in the alphabet range */
        return 1;
      }
    }
    len--;
  } while ((len != 0) && (c1 != 0));
 811a1e2:	42e8      	cmn	r0, r5
 811a1e4:	d013      	beq.n	811a20e <lwip_strnicmp+0x36>
 811a1e6:	b193      	cbz	r3, 811a20e <lwip_strnicmp+0x36>
    c1 = *str1++;
 811a1e8:	f81c 3b01 	ldrb.w	r3, [ip], #1
    c2 = *str2++;
 811a1ec:	f811 eb01 	ldrb.w	lr, [r1], #1
      char c1_upc = c1 | 0x20;
 811a1f0:	f043 0420 	orr.w	r4, r3, #32
      if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 811a1f4:	eba2 050c 	sub.w	r5, r2, ip
    if (c1 != c2) {
 811a1f8:	4573      	cmp	r3, lr
        if (c1_upc != c2_upc) {
 811a1fa:	f04e 0620 	orr.w	r6, lr, #32
      if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 811a1fe:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
    if (c1 != c2) {
 811a202:	d0ee      	beq.n	811a1e2 <lwip_strnicmp+0xa>
      if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 811a204:	f1be 0f19 	cmp.w	lr, #25
 811a208:	d9e9      	bls.n	811a1de <lwip_strnicmp+0x6>
        return 1;
 811a20a:	2001      	movs	r0, #1
  return 0;
}
 811a20c:	bd70      	pop	{r4, r5, r6, pc}
  return 0;
 811a20e:	2000      	movs	r0, #0
}
 811a210:	bd70      	pop	{r4, r5, r6, pc}
 811a212:	bf00      	nop

0811a214 <dns_call_found>:
 * @param idx dns table index of the entry that is resolved or removed
 * @param addr IP address for the hostname (or NULL on error or memory shortage)
 */
static void
dns_call_found(u8_t idx, ip_addr_t *addr)
{
 811a214:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 811a218:	4605      	mov	r5, r0
#endif /* LWIP_IPV4 && LWIP_IPV6 */

#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_NO_MULTIPLE_OUTSTANDING) != 0)
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
    if (dns_requests[i].found && (dns_requests[i].dns_table_idx == idx)) {
      (*dns_requests[i].found)(dns_table[idx].name, addr, dns_requests[i].arg);
 811a21a:	4f24      	ldr	r7, [pc, #144]	; (811a2ac <dns_call_found+0x98>)
 811a21c:	eb00 1000 	add.w	r0, r0, r0, lsl #4
 811a220:	4c23      	ldr	r4, [pc, #140]	; (811a2b0 <dns_call_found+0x9c>)
{
 811a222:	468a      	mov	sl, r1
      (*dns_requests[i].found)(dns_table[idx].name, addr, dns_requests[i].arg);
 811a224:	012e      	lsls	r6, r5, #4
 811a226:	eb07 1000 	add.w	r0, r7, r0, lsl #4
 811a22a:	f104 0930 	add.w	r9, r4, #48	; 0x30
      /* flush this entry */
      dns_requests[i].found = NULL;
 811a22e:	f04f 0b00 	mov.w	fp, #0
      (*dns_requests[i].found)(dns_table[idx].name, addr, dns_requests[i].arg);
 811a232:	f100 0810 	add.w	r8, r0, #16
    if (dns_requests[i].found && (dns_requests[i].dns_table_idx == idx)) {
 811a236:	6823      	ldr	r3, [r4, #0]
 811a238:	b143      	cbz	r3, 811a24c <dns_call_found+0x38>
 811a23a:	7a22      	ldrb	r2, [r4, #8]
 811a23c:	42aa      	cmp	r2, r5
 811a23e:	d105      	bne.n	811a24c <dns_call_found+0x38>
      (*dns_requests[i].found)(dns_table[idx].name, addr, dns_requests[i].arg);
 811a240:	6862      	ldr	r2, [r4, #4]
 811a242:	4651      	mov	r1, sl
 811a244:	4640      	mov	r0, r8
 811a246:	4798      	blx	r3
      dns_requests[i].found = NULL;
 811a248:	f8c4 b000 	str.w	fp, [r4]
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
 811a24c:	340c      	adds	r4, #12
 811a24e:	454c      	cmp	r4, r9
 811a250:	d1f1      	bne.n	811a236 <dns_call_found+0x22>
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
    if (i == idx) {
      continue; /* only check other requests */
    }
    if (dns_table[i].state == DNS_STATE_ASKING) {
      if (dns_table[i].pcb_idx == dns_table[idx].pcb_idx) {
 811a252:	1973      	adds	r3, r6, r5
 811a254:	2400      	movs	r4, #0
 811a256:	eb07 1303 	add.w	r3, r7, r3, lsl #4
 811a25a:	4f14      	ldr	r7, [pc, #80]	; (811a2ac <dns_call_found+0x98>)
 811a25c:	7bd9      	ldrb	r1, [r3, #15]
 811a25e:	463a      	mov	r2, r7
    if (i == idx) {
 811a260:	b2e3      	uxtb	r3, r4
 811a262:	3401      	adds	r4, #1
 811a264:	429d      	cmp	r5, r3
 811a266:	d002      	beq.n	811a26e <dns_call_found+0x5a>
    if (dns_table[i].state == DNS_STATE_ASKING) {
 811a268:	7a93      	ldrb	r3, [r2, #10]
 811a26a:	2b02      	cmp	r3, #2
 811a26c:	d015      	beq.n	811a29a <dns_call_found+0x86>
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
 811a26e:	2c04      	cmp	r4, #4
 811a270:	f502 7288 	add.w	r2, r2, #272	; 0x110
 811a274:	d1f4      	bne.n	811a260 <dns_call_found+0x4c>
        dns_table[idx].pcb_idx = DNS_MAX_SOURCE_PORTS;
        break;
      }
    }
  }
  if (dns_table[idx].pcb_idx < DNS_MAX_SOURCE_PORTS) {
 811a276:	2903      	cmp	r1, #3
 811a278:	d80d      	bhi.n	811a296 <dns_call_found+0x82>
    /* if we come here, the pcb is not used any more and can be removed */
    udp_remove(dns_pcbs[dns_table[idx].pcb_idx]);
    dns_pcbs[dns_table[idx].pcb_idx] = NULL;
 811a27a:	4435      	add	r5, r6
    udp_remove(dns_pcbs[dns_table[idx].pcb_idx]);
 811a27c:	f8df 8034 	ldr.w	r8, [pc, #52]	; 811a2b4 <dns_call_found+0xa0>
    dns_pcbs[dns_table[idx].pcb_idx] = NULL;
 811a280:	eb07 1705 	add.w	r7, r7, r5, lsl #4
    udp_remove(dns_pcbs[dns_table[idx].pcb_idx]);
 811a284:	f858 0021 	ldr.w	r0, [r8, r1, lsl #2]
 811a288:	f007 f860 	bl	812134c <udp_remove>
    dns_pcbs[dns_table[idx].pcb_idx] = NULL;
 811a28c:	2200      	movs	r2, #0
 811a28e:	7bfb      	ldrb	r3, [r7, #15]
    dns_table[idx].pcb_idx = DNS_MAX_SOURCE_PORTS;
 811a290:	73fc      	strb	r4, [r7, #15]
    dns_pcbs[dns_table[idx].pcb_idx] = NULL;
 811a292:	f848 2023 	str.w	r2, [r8, r3, lsl #2]
  }
#endif
}
 811a296:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (dns_table[i].pcb_idx == dns_table[idx].pcb_idx) {
 811a29a:	7bd3      	ldrb	r3, [r2, #15]
 811a29c:	428b      	cmp	r3, r1
 811a29e:	d1e6      	bne.n	811a26e <dns_call_found+0x5a>
        dns_table[idx].pcb_idx = DNS_MAX_SOURCE_PORTS;
 811a2a0:	4435      	add	r5, r6
 811a2a2:	2304      	movs	r3, #4
 811a2a4:	eb07 1705 	add.w	r7, r7, r5, lsl #4
 811a2a8:	73fb      	strb	r3, [r7, #15]
  if (dns_table[idx].pcb_idx < DNS_MAX_SOURCE_PORTS) {
 811a2aa:	e7f4      	b.n	811a296 <dns_call_found+0x82>
 811a2ac:	2001ee58 	.word	0x2001ee58
 811a2b0:	2001ee1c 	.word	0x2001ee1c
 811a2b4:	2001ee0c 	.word	0x2001ee0c

0811a2b8 <dns_send.isra.0>:
dns_send(u8_t idx)
 811a2b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  LWIP_ASSERT("dns server out of array", entry->server_idx < DNS_MAX_SERVERS);
 811a2bc:	0103      	lsls	r3, r0, #4
dns_send(u8_t idx)
 811a2be:	b087      	sub	sp, #28
  LWIP_ASSERT("dns server out of array", entry->server_idx < DNS_MAX_SERVERS);
 811a2c0:	eb00 1400 	add.w	r4, r0, r0, lsl #4
dns_send(u8_t idx)
 811a2c4:	4681      	mov	r9, r0
  LWIP_ASSERT("dns server out of array", entry->server_idx < DNS_MAX_SERVERS);
 811a2c6:	9301      	str	r3, [sp, #4]
 811a2c8:	4b56      	ldr	r3, [pc, #344]	; (811a424 <dns_send.isra.0+0x16c>)
 811a2ca:	eb03 1404 	add.w	r4, r3, r4, lsl #4
 811a2ce:	7ae3      	ldrb	r3, [r4, #11]
 811a2d0:	2b01      	cmp	r3, #1
 811a2d2:	d907      	bls.n	811a2e4 <dns_send.isra.0+0x2c>
 811a2d4:	4b54      	ldr	r3, [pc, #336]	; (811a428 <dns_send.isra.0+0x170>)
 811a2d6:	f240 22fa 	movw	r2, #762	; 0x2fa
 811a2da:	4954      	ldr	r1, [pc, #336]	; (811a42c <dns_send.isra.0+0x174>)
 811a2dc:	4854      	ldr	r0, [pc, #336]	; (811a430 <dns_send.isra.0+0x178>)
 811a2de:	f00c f829 	bl	8126334 <iprintf>
  if (ip_addr_isany_val(dns_servers[entry->server_idx])
 811a2e2:	7ae3      	ldrb	r3, [r4, #11]
 811a2e4:	4a53      	ldr	r2, [pc, #332]	; (811a434 <dns_send.isra.0+0x17c>)
 811a2e6:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 811a2ea:	2c00      	cmp	r4, #0
 811a2ec:	f000 808b 	beq.w	811a406 <dns_send.isra.0+0x14e>
  p = pbuf_alloc(PBUF_TRANSPORT, (u16_t)(SIZEOF_DNS_HDR + strlen(entry->name) + 2 +
 811a2f0:	9b01      	ldr	r3, [sp, #4]
 811a2f2:	4e4c      	ldr	r6, [pc, #304]	; (811a424 <dns_send.isra.0+0x16c>)
 811a2f4:	eb03 0409 	add.w	r4, r3, r9
 811a2f8:	0124      	lsls	r4, r4, #4
 811a2fa:	f104 0510 	add.w	r5, r4, #16
 811a2fe:	4435      	add	r5, r6
 811a300:	4628      	mov	r0, r5
 811a302:	f7e5 ffa7 	bl	8100254 <strlen>
 811a306:	3012      	adds	r0, #18
 811a308:	f44f 7220 	mov.w	r2, #640	; 0x280
 811a30c:	b281      	uxth	r1, r0
 811a30e:	2036      	movs	r0, #54	; 0x36
 811a310:	f001 fd74 	bl	811bdfc <pbuf_alloc>
  if (p != NULL) {
 811a314:	4680      	mov	r8, r0
 811a316:	2800      	cmp	r0, #0
 811a318:	d06d      	beq.n	811a3f6 <dns_send.isra.0+0x13e>
    hdr.id = lwip_htons(entry->txid);
 811a31a:	4434      	add	r4, r6
    memset(&hdr, 0, SIZEOF_DNS_HDR);
 811a31c:	2300      	movs	r3, #0
    query_idx = SIZEOF_DNS_HDR;
 811a31e:	260c      	movs	r6, #12
    --hostname;
 811a320:	3d01      	subs	r5, #1
    hdr.id = lwip_htons(entry->txid);
 811a322:	8920      	ldrh	r0, [r4, #8]
      if (query_idx + n + 1 > 0xFFFF) {
 811a324:	f64f 7afe 	movw	sl, #65534	; 0xfffe
    memset(&hdr, 0, SIZEOF_DNS_HDR);
 811a328:	9305      	str	r3, [sp, #20]
 811a32a:	e9cd 3303 	strd	r3, r3, [sp, #12]
    hdr.id = lwip_htons(entry->txid);
 811a32e:	f7ff fefb 	bl	811a128 <lwip_htons>
    hdr.flags1 = DNS_FLAG1_RD;
 811a332:	2301      	movs	r3, #1
    hdr.id = lwip_htons(entry->txid);
 811a334:	f8ad 000c 	strh.w	r0, [sp, #12]
    pbuf_take(p, &hdr, SIZEOF_DNS_HDR);
 811a338:	a903      	add	r1, sp, #12
    hdr.flags1 = DNS_FLAG1_RD;
 811a33a:	f88d 300e 	strb.w	r3, [sp, #14]
    hdr.numquestions = PP_HTONS(1);
 811a33e:	f44f 7380 	mov.w	r3, #256	; 0x100
    pbuf_take(p, &hdr, SIZEOF_DNS_HDR);
 811a342:	4632      	mov	r2, r6
 811a344:	4640      	mov	r0, r8
    hdr.numquestions = PP_HTONS(1);
 811a346:	f8ad 3010 	strh.w	r3, [sp, #16]
    pbuf_take(p, &hdr, SIZEOF_DNS_HDR);
 811a34a:	f002 f81d 	bl	811c388 <pbuf_take>
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 811a34e:	786b      	ldrb	r3, [r5, #1]
      ++hostname;
 811a350:	1c6f      	adds	r7, r5, #1
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 811a352:	2b2e      	cmp	r3, #46	; 0x2e
 811a354:	d052      	beq.n	811a3fc <dns_send.isra.0+0x144>
 811a356:	2b00      	cmp	r3, #0
 811a358:	d050      	beq.n	811a3fc <dns_send.isra.0+0x144>
      ++hostname;
 811a35a:	463d      	mov	r5, r7
 811a35c:	f1c7 0101 	rsb	r1, r7, #1
        ++n;
 811a360:	186c      	adds	r4, r5, r1
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 811a362:	f815 3f01 	ldrb.w	r3, [r5, #1]!
 811a366:	2b2e      	cmp	r3, #46	; 0x2e
 811a368:	b2e4      	uxtb	r4, r4
 811a36a:	d001      	beq.n	811a370 <dns_send.isra.0+0xb8>
 811a36c:	2b00      	cmp	r3, #0
 811a36e:	d1f7      	bne.n	811a360 <dns_send.isra.0+0xa8>
      copy_len = (u16_t)(hostname - hostname_part);
 811a370:	eba5 0b07 	sub.w	fp, r5, r7
      if (query_idx + n + 1 > 0xFFFF) {
 811a374:	4623      	mov	r3, r4
      copy_len = (u16_t)(hostname - hostname_part);
 811a376:	fa1f fb8b 	uxth.w	fp, fp
      if (query_idx + n + 1 > 0xFFFF) {
 811a37a:	4433      	add	r3, r6
 811a37c:	4553      	cmp	r3, sl
 811a37e:	dc37      	bgt.n	811a3f0 <dns_send.isra.0+0x138>
      pbuf_put_at(p, query_idx, n);
 811a380:	4622      	mov	r2, r4
 811a382:	4631      	mov	r1, r6
 811a384:	4640      	mov	r0, r8
      query_idx = (u16_t)(query_idx + n + 1);
 811a386:	4434      	add	r4, r6
      pbuf_put_at(p, query_idx, n);
 811a388:	f002 f8e4 	bl	811c554 <pbuf_put_at>
      pbuf_take_at(p, hostname_part, copy_len, (u16_t)(query_idx + 1));
 811a38c:	1c73      	adds	r3, r6, #1
      query_idx = (u16_t)(query_idx + n + 1);
 811a38e:	b2a4      	uxth	r4, r4
      pbuf_take_at(p, hostname_part, copy_len, (u16_t)(query_idx + 1));
 811a390:	465a      	mov	r2, fp
 811a392:	4639      	mov	r1, r7
 811a394:	b29b      	uxth	r3, r3
 811a396:	4640      	mov	r0, r8
      query_idx = (u16_t)(query_idx + n + 1);
 811a398:	1c66      	adds	r6, r4, #1
      pbuf_take_at(p, hostname_part, copy_len, (u16_t)(query_idx + 1));
 811a39a:	f002 f85b 	bl	811c454 <pbuf_take_at>
    } while (*hostname != 0);
 811a39e:	782a      	ldrb	r2, [r5, #0]
      query_idx = (u16_t)(query_idx + n + 1);
 811a3a0:	b2b6      	uxth	r6, r6
    } while (*hostname != 0);
 811a3a2:	2a00      	cmp	r2, #0
 811a3a4:	d1d3      	bne.n	811a34e <dns_send.isra.0+0x96>
    pbuf_put_at(p, query_idx, 0);
 811a3a6:	4631      	mov	r1, r6
 811a3a8:	4640      	mov	r0, r8
 811a3aa:	f002 f8d3 	bl	811c554 <pbuf_put_at>
      qry.type = PP_HTONS(DNS_RRTYPE_A);
 811a3ae:	f44f 7280 	mov.w	r2, #256	; 0x100
    query_idx++;
 811a3b2:	1ca3      	adds	r3, r4, #2
    pbuf_take_at(p, &qry, SIZEOF_DNS_QUERY, query_idx);
 811a3b4:	a902      	add	r1, sp, #8
      qry.type = PP_HTONS(DNS_RRTYPE_A);
 811a3b6:	f8ad 2008 	strh.w	r2, [sp, #8]
    pbuf_take_at(p, &qry, SIZEOF_DNS_QUERY, query_idx);
 811a3ba:	4640      	mov	r0, r8
 811a3bc:	b29b      	uxth	r3, r3
    qry.cls = PP_HTONS(DNS_RRCLASS_IN);
 811a3be:	f8ad 200a 	strh.w	r2, [sp, #10]
    pbuf_take_at(p, &qry, SIZEOF_DNS_QUERY, query_idx);
 811a3c2:	2204      	movs	r2, #4
 811a3c4:	f002 f846 	bl	811c454 <pbuf_take_at>
      dst = &dns_servers[entry->server_idx];
 811a3c8:	9b01      	ldr	r3, [sp, #4]
 811a3ca:	4a16      	ldr	r2, [pc, #88]	; (811a424 <dns_send.isra.0+0x16c>)
 811a3cc:	444b      	add	r3, r9
    err = udp_sendto(dns_pcbs[pcb_idx], p, dst, dst_port);
 811a3ce:	4919      	ldr	r1, [pc, #100]	; (811a434 <dns_send.isra.0+0x17c>)
      dst = &dns_servers[entry->server_idx];
 811a3d0:	4699      	mov	r9, r3
    err = udp_sendto(dns_pcbs[pcb_idx], p, dst, dst_port);
 811a3d2:	4b19      	ldr	r3, [pc, #100]	; (811a438 <dns_send.isra.0+0x180>)
      dst = &dns_servers[entry->server_idx];
 811a3d4:	eb02 1b09 	add.w	fp, r2, r9, lsl #4
 811a3d8:	f89b 200b 	ldrb.w	r2, [fp, #11]
    err = udp_sendto(dns_pcbs[pcb_idx], p, dst, dst_port);
 811a3dc:	f89b 000f 	ldrb.w	r0, [fp, #15]
 811a3e0:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 811a3e4:	4641      	mov	r1, r8
 811a3e6:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 811a3ea:	2335      	movs	r3, #53	; 0x35
 811a3ec:	f006 ff0c 	bl	8121208 <udp_sendto>
    pbuf_free(p);
 811a3f0:	4640      	mov	r0, r8
 811a3f2:	f001 fed5 	bl	811c1a0 <pbuf_free>
}
 811a3f6:	b007      	add	sp, #28
 811a3f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 811a3fc:	2300      	movs	r3, #0
      ++hostname;
 811a3fe:	463d      	mov	r5, r7
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 811a400:	469b      	mov	fp, r3
 811a402:	461c      	mov	r4, r3
 811a404:	e7b9      	b.n	811a37a <dns_send.isra.0+0xc2>
    dns_call_found(idx, NULL);
 811a406:	4648      	mov	r0, r9
 811a408:	4621      	mov	r1, r4
 811a40a:	f7ff ff03 	bl	811a214 <dns_call_found>
    entry->state = DNS_STATE_UNUSED;
 811a40e:	9b01      	ldr	r3, [sp, #4]
 811a410:	444b      	add	r3, r9
 811a412:	4699      	mov	r9, r3
 811a414:	4b03      	ldr	r3, [pc, #12]	; (811a424 <dns_send.isra.0+0x16c>)
 811a416:	eb03 1b09 	add.w	fp, r3, r9, lsl #4
 811a41a:	f88b 400a 	strb.w	r4, [fp, #10]
}
 811a41e:	b007      	add	sp, #28
 811a420:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 811a424:	2001ee58 	.word	0x2001ee58
 811a428:	0814464c 	.word	0x0814464c
 811a42c:	0814467c 	.word	0x0814467c
 811a430:	0812b014 	.word	0x0812b014
 811a434:	2001ee50 	.word	0x2001ee50
 811a438:	2001ee0c 	.word	0x2001ee0c

0811a43c <dns_check_entry>:
dns_check_entry(u8_t i)
{
  err_t err;
  struct dns_table_entry *entry = &dns_table[i];

  LWIP_ASSERT("array index out of bounds", i < DNS_TABLE_SIZE);
 811a43c:	2803      	cmp	r0, #3
{
 811a43e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 811a442:	4604      	mov	r4, r0
  LWIP_ASSERT("array index out of bounds", i < DNS_TABLE_SIZE);
 811a444:	d846      	bhi.n	811a4d4 <dns_check_entry+0x98>

  switch (entry->state) {
 811a446:	4e3a      	ldr	r6, [pc, #232]	; (811a530 <dns_check_entry+0xf4>)
 811a448:	eb04 1304 	add.w	r3, r4, r4, lsl #4
 811a44c:	0125      	lsls	r5, r4, #4
 811a44e:	eb06 1303 	add.w	r3, r6, r3, lsl #4
 811a452:	7a9b      	ldrb	r3, [r3, #10]
 811a454:	2b03      	cmp	r3, #3
 811a456:	d861      	bhi.n	811a51c <dns_check_entry+0xe0>
 811a458:	e8df f003 	tbb	[pc, r3]
 811a45c:	02270e0c 	.word	0x02270e0c
        }
      }
      break;
    case DNS_STATE_DONE:
      /* if the time to live is nul */
      if ((entry->ttl == 0) || (--entry->ttl == 0)) {
 811a460:	192b      	adds	r3, r5, r4
 811a462:	011b      	lsls	r3, r3, #4
 811a464:	58f2      	ldr	r2, [r6, r3]
 811a466:	2a00      	cmp	r2, #0
 811a468:	d140      	bne.n	811a4ec <dns_check_entry+0xb0>
        LWIP_DEBUGF(DNS_DEBUG, ("dns_check_entry: \"%s\": flush\n", entry->name));
        /* flush this entry, there cannot be any related pending entries in this state */
        entry->state = DNS_STATE_UNUSED;
 811a46a:	442c      	add	r4, r5
 811a46c:	2300      	movs	r3, #0
 811a46e:	eb06 1604 	add.w	r6, r6, r4, lsl #4
 811a472:	72b3      	strb	r3, [r6, #10]
      break;
    default:
      LWIP_ASSERT("unknown dns_table entry state:", 0);
      break;
  }
}
 811a474:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 811a478:	4f2e      	ldr	r7, [pc, #184]	; (811a534 <dns_check_entry+0xf8>)
  txid = (u16_t)DNS_RAND_TXID();
 811a47a:	f00b ffff 	bl	812647c <rand>
 811a47e:	4b2c      	ldr	r3, [pc, #176]	; (811a530 <dns_check_entry+0xf4>)
 811a480:	b281      	uxth	r1, r0
    if ((dns_table[i].state == DNS_STATE_ASKING) &&
 811a482:	7a9a      	ldrb	r2, [r3, #10]
 811a484:	2a02      	cmp	r2, #2
 811a486:	d02d      	beq.n	811a4e4 <dns_check_entry+0xa8>
  for (i = 0; i < DNS_TABLE_SIZE; i++) {
 811a488:	f503 7388 	add.w	r3, r3, #272	; 0x110
 811a48c:	429f      	cmp	r7, r3
 811a48e:	d1f8      	bne.n	811a482 <dns_check_entry+0x46>
      entry->txid = dns_create_txid();
 811a490:	4425      	add	r5, r4
      entry->state = DNS_STATE_ASKING;
 811a492:	2202      	movs	r2, #2
      entry->tmr = 1;
 811a494:	2301      	movs	r3, #1
      err = dns_send(i);
 811a496:	4620      	mov	r0, r4
      entry->txid = dns_create_txid();
 811a498:	eb06 1605 	add.w	r6, r6, r5, lsl #4
 811a49c:	8131      	strh	r1, [r6, #8]
      entry->state = DNS_STATE_ASKING;
 811a49e:	8172      	strh	r2, [r6, #10]
      entry->tmr = 1;
 811a4a0:	81b3      	strh	r3, [r6, #12]
}
 811a4a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      err = dns_send(i);
 811a4a6:	f7ff bf07 	b.w	811a2b8 <dns_send.isra.0>
      if (--entry->tmr == 0) {
 811a4aa:	192a      	adds	r2, r5, r4
 811a4ac:	eb06 1202 	add.w	r2, r6, r2, lsl #4
 811a4b0:	7b13      	ldrb	r3, [r2, #12]
 811a4b2:	3b01      	subs	r3, #1
 811a4b4:	b2db      	uxtb	r3, r3
 811a4b6:	7313      	strb	r3, [r2, #12]
 811a4b8:	2b00      	cmp	r3, #0
 811a4ba:	d1db      	bne.n	811a474 <dns_check_entry+0x38>
        if (++entry->retries == DNS_MAX_RETRIES) {
 811a4bc:	7b53      	ldrb	r3, [r2, #13]
 811a4be:	3301      	adds	r3, #1
 811a4c0:	b2db      	uxtb	r3, r3
 811a4c2:	2b04      	cmp	r3, #4
 811a4c4:	7353      	strb	r3, [r2, #13]
 811a4c6:	d016      	beq.n	811a4f6 <dns_check_entry+0xba>
          entry->tmr = entry->retries;
 811a4c8:	7313      	strb	r3, [r2, #12]
        err = dns_send(i);
 811a4ca:	4620      	mov	r0, r4
}
 811a4cc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
        err = dns_send(i);
 811a4d0:	f7ff bef2 	b.w	811a2b8 <dns_send.isra.0>
  LWIP_ASSERT("array index out of bounds", i < DNS_TABLE_SIZE);
 811a4d4:	4b18      	ldr	r3, [pc, #96]	; (811a538 <dns_check_entry+0xfc>)
 811a4d6:	f240 421c 	movw	r2, #1052	; 0x41c
 811a4da:	4918      	ldr	r1, [pc, #96]	; (811a53c <dns_check_entry+0x100>)
 811a4dc:	4818      	ldr	r0, [pc, #96]	; (811a540 <dns_check_entry+0x104>)
 811a4de:	f00b ff29 	bl	8126334 <iprintf>
 811a4e2:	e7b0      	b.n	811a446 <dns_check_entry+0xa>
    if ((dns_table[i].state == DNS_STATE_ASKING) &&
 811a4e4:	891a      	ldrh	r2, [r3, #8]
 811a4e6:	428a      	cmp	r2, r1
 811a4e8:	d1ce      	bne.n	811a488 <dns_check_entry+0x4c>
 811a4ea:	e7c6      	b.n	811a47a <dns_check_entry+0x3e>
      if ((entry->ttl == 0) || (--entry->ttl == 0)) {
 811a4ec:	3a01      	subs	r2, #1
 811a4ee:	50f2      	str	r2, [r6, r3]
 811a4f0:	2a00      	cmp	r2, #0
 811a4f2:	d0ba      	beq.n	811a46a <dns_check_entry+0x2e>
 811a4f4:	e7be      	b.n	811a474 <dns_check_entry+0x38>
    if ((pentry->server_idx + 1 < DNS_MAX_SERVERS) && !ip_addr_isany_val(dns_servers[pentry->server_idx + 1])) {
 811a4f6:	7ad3      	ldrb	r3, [r2, #11]
 811a4f8:	b913      	cbnz	r3, 811a500 <dns_check_entry+0xc4>
 811a4fa:	4b12      	ldr	r3, [pc, #72]	; (811a544 <dns_check_entry+0x108>)
 811a4fc:	685b      	ldr	r3, [r3, #4]
 811a4fe:	b94b      	cbnz	r3, 811a514 <dns_check_entry+0xd8>
            dns_call_found(i, NULL);
 811a500:	4620      	mov	r0, r4
            entry->state = DNS_STATE_UNUSED;
 811a502:	442c      	add	r4, r5
            dns_call_found(i, NULL);
 811a504:	2100      	movs	r1, #0
 811a506:	f7ff fe85 	bl	811a214 <dns_call_found>
            entry->state = DNS_STATE_UNUSED;
 811a50a:	2300      	movs	r3, #0
 811a50c:	eb06 1604 	add.w	r6, r6, r4, lsl #4
 811a510:	72b3      	strb	r3, [r6, #10]
            break;
 811a512:	e7af      	b.n	811a474 <dns_check_entry+0x38>
            entry->server_idx++;
 811a514:	2301      	movs	r3, #1
 811a516:	72d3      	strb	r3, [r2, #11]
            entry->tmr = 1;
 811a518:	8193      	strh	r3, [r2, #12]
 811a51a:	e7d6      	b.n	811a4ca <dns_check_entry+0x8e>
      LWIP_ASSERT("unknown dns_table entry state:", 0);
 811a51c:	4b06      	ldr	r3, [pc, #24]	; (811a538 <dns_check_entry+0xfc>)
 811a51e:	f240 425b 	movw	r2, #1115	; 0x45b
 811a522:	4909      	ldr	r1, [pc, #36]	; (811a548 <dns_check_entry+0x10c>)
 811a524:	4806      	ldr	r0, [pc, #24]	; (811a540 <dns_check_entry+0x104>)
}
 811a526:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      LWIP_ASSERT("unknown dns_table entry state:", 0);
 811a52a:	f00b bf03 	b.w	8126334 <iprintf>
 811a52e:	bf00      	nop
 811a530:	2001ee58 	.word	0x2001ee58
 811a534:	2001f298 	.word	0x2001f298
 811a538:	0814464c 	.word	0x0814464c
 811a53c:	08144694 	.word	0x08144694
 811a540:	0812b014 	.word	0x0812b014
 811a544:	2001ee50 	.word	0x2001ee50
 811a548:	081446b0 	.word	0x081446b0

0811a54c <dns_recv>:
/**
 * Receive input function for DNS response packets arriving for the dns UDP pcb.
 */
static void
dns_recv(void *arg, struct udp_pcb *pcb, struct pbuf *p, const ip_addr_t *addr, u16_t port)
{
 811a54c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 811a550:	4614      	mov	r4, r2
  LWIP_UNUSED_ARG(arg);
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(port);

  /* is the dns message big enough ? */
  if (p->tot_len < (SIZEOF_DNS_HDR + SIZEOF_DNS_QUERY)) {
 811a552:	8912      	ldrh	r2, [r2, #8]
{
 811a554:	b08d      	sub	sp, #52	; 0x34
  if (p->tot_len < (SIZEOF_DNS_HDR + SIZEOF_DNS_QUERY)) {
 811a556:	2a0f      	cmp	r2, #15
 811a558:	d805      	bhi.n	811a566 <dns_recv+0x1a>
    }
  }

ignore_packet:
  /* deallocate memory and return */
  pbuf_free(p);
 811a55a:	4620      	mov	r0, r4
 811a55c:	f001 fe20 	bl	811c1a0 <pbuf_free>
  return;
}
 811a560:	b00d      	add	sp, #52	; 0x34
 811a562:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  if (pbuf_copy_partial(p, &hdr, SIZEOF_DNS_HDR, 0) == SIZEOF_DNS_HDR) {
 811a566:	4699      	mov	r9, r3
 811a568:	220c      	movs	r2, #12
 811a56a:	2300      	movs	r3, #0
 811a56c:	a906      	add	r1, sp, #24
 811a56e:	4620      	mov	r0, r4
 811a570:	f001 feba 	bl	811c2e8 <pbuf_copy_partial>
 811a574:	280c      	cmp	r0, #12
 811a576:	4605      	mov	r5, r0
 811a578:	d1ef      	bne.n	811a55a <dns_recv+0xe>
    txid = lwip_htons(hdr.id);
 811a57a:	f8df 82f4 	ldr.w	r8, [pc, #756]	; 811a870 <dns_recv+0x324>
 811a57e:	2600      	movs	r6, #0
 811a580:	f8bd 0018 	ldrh.w	r0, [sp, #24]
 811a584:	f7ff fdd0 	bl	811a128 <lwip_htons>
    for (i = 0; i < DNS_TABLE_SIZE; i++) {
 811a588:	4643      	mov	r3, r8
 811a58a:	b2f7      	uxtb	r7, r6
      if ((entry->state == DNS_STATE_ASKING) &&
 811a58c:	7a9a      	ldrb	r2, [r3, #10]
 811a58e:	2a02      	cmp	r2, #2
 811a590:	d008      	beq.n	811a5a4 <dns_recv+0x58>
    for (i = 0; i < DNS_TABLE_SIZE; i++) {
 811a592:	3601      	adds	r6, #1
 811a594:	f503 7388 	add.w	r3, r3, #272	; 0x110
 811a598:	2e04      	cmp	r6, #4
 811a59a:	d0de      	beq.n	811a55a <dns_recv+0xe>
      if ((entry->state == DNS_STATE_ASKING) &&
 811a59c:	7a9a      	ldrb	r2, [r3, #10]
 811a59e:	b2f7      	uxtb	r7, r6
 811a5a0:	2a02      	cmp	r2, #2
 811a5a2:	d1f6      	bne.n	811a592 <dns_recv+0x46>
 811a5a4:	891a      	ldrh	r2, [r3, #8]
 811a5a6:	4282      	cmp	r2, r0
 811a5a8:	d1f3      	bne.n	811a592 <dns_recv+0x46>
        nquestions = lwip_htons(hdr.numquestions);
 811a5aa:	f8bd 001c 	ldrh.w	r0, [sp, #28]
 811a5ae:	f7ff fdbb 	bl	811a128 <lwip_htons>
 811a5b2:	4682      	mov	sl, r0
        nanswers   = lwip_htons(hdr.numanswers);
 811a5b4:	f8bd 001e 	ldrh.w	r0, [sp, #30]
 811a5b8:	f7ff fdb6 	bl	811a128 <lwip_htons>
        if ((hdr.flags1 & DNS_FLAG1_RESPONSE) == 0) {
 811a5bc:	f89d 301a 	ldrb.w	r3, [sp, #26]
        nanswers   = lwip_htons(hdr.numanswers);
 811a5c0:	9000      	str	r0, [sp, #0]
        if (nquestions != 1) {
 811a5c2:	09db      	lsrs	r3, r3, #7
 811a5c4:	d0c9      	beq.n	811a55a <dns_recv+0xe>
 811a5c6:	f1ba 0f01 	cmp.w	sl, #1
 811a5ca:	d1c6      	bne.n	811a55a <dns_recv+0xe>
          if (!ip_addr_cmp(addr, &dns_servers[entry->server_idx])) {
 811a5cc:	eb06 1306 	add.w	r3, r6, r6, lsl #4
 811a5d0:	49a5      	ldr	r1, [pc, #660]	; (811a868 <dns_recv+0x31c>)
 811a5d2:	f8d9 2000 	ldr.w	r2, [r9]
 811a5d6:	eb08 1303 	add.w	r3, r8, r3, lsl #4
 811a5da:	7adb      	ldrb	r3, [r3, #11]
 811a5dc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 811a5e0:	429a      	cmp	r2, r3
 811a5e2:	d1ba      	bne.n	811a55a <dns_recv+0xe>
        res_idx = dns_compare_name(entry->name, p, SIZEOF_DNS_HDR);
 811a5e4:	f44f 7388 	mov.w	r3, #272	; 0x110
    if ((n < 0) || (response_offset == 0xFFFF)) {
 811a5e8:	f64f 7bff 	movw	fp, #65535	; 0xffff
        if (lwip_tolower((*query)) != lwip_tolower((u8_t)c)) {
 811a5ec:	f8df 9284 	ldr.w	r9, [pc, #644]	; 811a874 <dns_recv+0x328>
 811a5f0:	fb03 f306 	mul.w	r3, r3, r6
        res_idx = dns_compare_name(entry->name, p, SIZEOF_DNS_HDR);
 811a5f4:	f103 0210 	add.w	r2, r3, #16
 811a5f8:	9301      	str	r3, [sp, #4]
 811a5fa:	4442      	add	r2, r8
 811a5fc:	e9cd 7602 	strd	r7, r6, [sp, #8]
 811a600:	462e      	mov	r6, r5
 811a602:	4627      	mov	r7, r4
 811a604:	4615      	mov	r5, r2
    n = pbuf_try_get_at(p, response_offset);
 811a606:	4631      	mov	r1, r6
 811a608:	4638      	mov	r0, r7
 811a60a:	f001 ff93 	bl	811c534 <pbuf_try_get_at>
    if ((n < 0) || (response_offset == 0xFFFF)) {
 811a60e:	2800      	cmp	r0, #0
 811a610:	db2d      	blt.n	811a66e <dns_recv+0x122>
 811a612:	455e      	cmp	r6, fp
 811a614:	d02b      	beq.n	811a66e <dns_recv+0x122>
    if ((n & 0xc0) == 0xc0) {
 811a616:	f000 03c0 	and.w	r3, r0, #192	; 0xc0
    response_offset++;
 811a61a:	1c71      	adds	r1, r6, #1
    if ((n & 0xc0) == 0xc0) {
 811a61c:	2bc0      	cmp	r3, #192	; 0xc0
    response_offset++;
 811a61e:	b28e      	uxth	r6, r1
    if ((n & 0xc0) == 0xc0) {
 811a620:	d025      	beq.n	811a66e <dns_recv+0x122>
      while (n > 0) {
 811a622:	b330      	cbz	r0, 811a672 <dns_recv+0x126>
 811a624:	46aa      	mov	sl, r5
 811a626:	182c      	adds	r4, r5, r0
 811a628:	e01b      	b.n	811a662 <dns_recv+0x116>
        if (lwip_tolower((*query)) != lwip_tolower((u8_t)c)) {
 811a62a:	f81a 0b01 	ldrb.w	r0, [sl], #1
        response_offset++;
 811a62e:	b2db      	uxtb	r3, r3
        if (lwip_tolower((*query)) != lwip_tolower((u8_t)c)) {
 811a630:	f819 2000 	ldrb.w	r2, [r9, r0]
 811a634:	4601      	mov	r1, r0
        ++query;
 811a636:	4655      	mov	r5, sl
        if (lwip_tolower((*query)) != lwip_tolower((u8_t)c)) {
 811a638:	f002 0203 	and.w	r2, r2, #3
 811a63c:	2a01      	cmp	r2, #1
 811a63e:	f819 2003 	ldrb.w	r2, [r9, r3]
 811a642:	f002 0203 	and.w	r2, r2, #3
 811a646:	bf08      	it	eq
 811a648:	f100 0120 	addeq.w	r1, r0, #32
        response_offset++;
 811a64c:	1c70      	adds	r0, r6, #1
        if (lwip_tolower((*query)) != lwip_tolower((u8_t)c)) {
 811a64e:	2a01      	cmp	r2, #1
 811a650:	bf08      	it	eq
 811a652:	3320      	addeq	r3, #32
        if (response_offset == 0xFFFF) {
 811a654:	455e      	cmp	r6, fp
        response_offset++;
 811a656:	b286      	uxth	r6, r0
        if (response_offset == 0xFFFF) {
 811a658:	d009      	beq.n	811a66e <dns_recv+0x122>
 811a65a:	4299      	cmp	r1, r3
 811a65c:	d107      	bne.n	811a66e <dns_recv+0x122>
      while (n > 0) {
 811a65e:	4554      	cmp	r4, sl
 811a660:	d007      	beq.n	811a672 <dns_recv+0x126>
        int c = pbuf_try_get_at(p, response_offset);
 811a662:	4631      	mov	r1, r6
 811a664:	4638      	mov	r0, r7
 811a666:	f001 ff65 	bl	811c534 <pbuf_try_get_at>
        if (c < 0) {
 811a66a:	1e03      	subs	r3, r0, #0
 811a66c:	dadd      	bge.n	811a62a <dns_recv+0xde>
 811a66e:	463c      	mov	r4, r7
 811a670:	e773      	b.n	811a55a <dns_recv+0xe>
    n = pbuf_try_get_at(p, response_offset);
 811a672:	4631      	mov	r1, r6
 811a674:	4638      	mov	r0, r7
 811a676:	f001 ff5d 	bl	811c534 <pbuf_try_get_at>
    if (n < 0) {
 811a67a:	2800      	cmp	r0, #0
      ++query;
 811a67c:	f105 0501 	add.w	r5, r5, #1
    if (n < 0) {
 811a680:	dbf5      	blt.n	811a66e <dns_recv+0x122>
  } while (n != 0);
 811a682:	d1c0      	bne.n	811a606 <dns_recv+0xba>
  if (response_offset == 0xFFFF) {
 811a684:	4635      	mov	r5, r6
 811a686:	f64f 79ff 	movw	r9, #65535	; 0xffff
 811a68a:	463c      	mov	r4, r7
 811a68c:	9e03      	ldr	r6, [sp, #12]
 811a68e:	454d      	cmp	r5, r9
 811a690:	9f02      	ldr	r7, [sp, #8]
 811a692:	f43f af62 	beq.w	811a55a <dns_recv+0xe>
  return (u16_t)(response_offset + 1);
 811a696:	f105 0a01 	add.w	sl, r5, #1
 811a69a:	fa1f fa8a 	uxth.w	sl, sl
        if (res_idx == 0xFFFF) {
 811a69e:	45ca      	cmp	sl, r9
 811a6a0:	f43f af5b 	beq.w	811a55a <dns_recv+0xe>
        if (pbuf_copy_partial(p, &qry, SIZEOF_DNS_QUERY, res_idx) != SIZEOF_DNS_QUERY) {
 811a6a4:	4653      	mov	r3, sl
 811a6a6:	2204      	movs	r2, #4
 811a6a8:	a904      	add	r1, sp, #16
 811a6aa:	4620      	mov	r0, r4
 811a6ac:	f001 fe1c 	bl	811c2e8 <pbuf_copy_partial>
 811a6b0:	2804      	cmp	r0, #4
 811a6b2:	f47f af52 	bne.w	811a55a <dns_recv+0xe>
        if ((qry.cls != PP_HTONS(DNS_RRCLASS_IN)) ||
 811a6b6:	f8bd 3012 	ldrh.w	r3, [sp, #18]
 811a6ba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 811a6be:	f47f af4c 	bne.w	811a55a <dns_recv+0xe>
            (LWIP_DNS_ADDRTYPE_IS_IPV6(entry->reqaddrtype) && (qry.type != PP_HTONS(DNS_RRTYPE_AAAA))) ||
 811a6c2:	f8bd 3010 	ldrh.w	r3, [sp, #16]
        if (res_idx + SIZEOF_DNS_QUERY > 0xFFFF) {
 811a6c6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 811a6ca:	f47f af46 	bne.w	811a55a <dns_recv+0xe>
 811a6ce:	f64f 73fb 	movw	r3, #65531	; 0xfffb
 811a6d2:	459a      	cmp	sl, r3
 811a6d4:	f63f af41 	bhi.w	811a55a <dns_recv+0xe>
        if (hdr.flags2 & DNS_FLAG2_ERR_MASK) {
 811a6d8:	f89d 301b 	ldrb.w	r3, [sp, #27]
 811a6dc:	071b      	lsls	r3, r3, #28
 811a6de:	d017      	beq.n	811a710 <dns_recv+0x1c4>
    if ((pentry->server_idx + 1 < DNS_MAX_SERVERS) && !ip_addr_isany_val(dns_servers[pentry->server_idx + 1])) {
 811a6e0:	f44f 7388 	mov.w	r3, #272	; 0x110
 811a6e4:	fb03 8306 	mla	r3, r3, r6, r8
 811a6e8:	7adb      	ldrb	r3, [r3, #11]
 811a6ea:	2b00      	cmp	r3, #0
 811a6ec:	f040 80ae 	bne.w	811a84c <dns_recv+0x300>
 811a6f0:	4b5d      	ldr	r3, [pc, #372]	; (811a868 <dns_recv+0x31c>)
 811a6f2:	685b      	ldr	r3, [r3, #4]
 811a6f4:	2b00      	cmp	r3, #0
 811a6f6:	f000 80a9 	beq.w	811a84c <dns_recv+0x300>
            entry->tmr     = 1;
 811a6fa:	f44f 7388 	mov.w	r3, #272	; 0x110
            dns_check_entry(i);
 811a6fe:	4638      	mov	r0, r7
            entry->tmr     = 1;
 811a700:	fb03 8606 	mla	r6, r3, r6, r8
 811a704:	f240 3301 	movw	r3, #769	; 0x301
 811a708:	81b3      	strh	r3, [r6, #12]
            dns_check_entry(i);
 811a70a:	f7ff fe97 	bl	811a43c <dns_check_entry>
            goto ignore_packet;
 811a70e:	e724      	b.n	811a55a <dns_recv+0xe>
        res_idx = (u16_t)(res_idx + SIZEOF_DNS_QUERY);
 811a710:	3505      	adds	r5, #5
 811a712:	f8dd a000 	ldr.w	sl, [sp]
 811a716:	b2ad      	uxth	r5, r5
          while ((nanswers > 0) && (res_idx < p->tot_len)) {
 811a718:	f1ba 0f00 	cmp.w	sl, #0
 811a71c:	f000 8096 	beq.w	811a84c <dns_recv+0x300>
 811a720:	8923      	ldrh	r3, [r4, #8]
 811a722:	42ab      	cmp	r3, r5
 811a724:	d80b      	bhi.n	811a73e <dns_recv+0x1f2>
 811a726:	e091      	b.n	811a84c <dns_recv+0x300>
      if (offset + n >= p->tot_len) {
 811a728:	8922      	ldrh	r2, [r4, #8]
 811a72a:	4293      	cmp	r3, r2
 811a72c:	f6bf af15 	bge.w	811a55a <dns_recv+0xe>
    n = pbuf_try_get_at(p, offset);
 811a730:	4629      	mov	r1, r5
 811a732:	f001 feff 	bl	811c534 <pbuf_try_get_at>
    if (n < 0) {
 811a736:	2800      	cmp	r0, #0
 811a738:	f6ff af0f 	blt.w	811a55a <dns_recv+0xe>
  } while (n != 0);
 811a73c:	d017      	beq.n	811a76e <dns_recv+0x222>
    n = pbuf_try_get_at(p, offset++);
 811a73e:	4629      	mov	r1, r5
 811a740:	4620      	mov	r0, r4
 811a742:	f001 fef7 	bl	811c534 <pbuf_try_get_at>
 811a746:	f105 0b01 	add.w	fp, r5, #1
 811a74a:	4603      	mov	r3, r0
    n = pbuf_try_get_at(p, offset);
 811a74c:	4620      	mov	r0, r4
    n = pbuf_try_get_at(p, offset++);
 811a74e:	fa1f fb8b 	uxth.w	fp, fp
    if ((n < 0) || (offset == 0)) {
 811a752:	2b00      	cmp	r3, #0
    if ((n & 0xc0) == 0xc0) {
 811a754:	f003 02c0 	and.w	r2, r3, #192	; 0xc0
      if (offset + n >= p->tot_len) {
 811a758:	445b      	add	r3, fp
    if ((n < 0) || (offset == 0)) {
 811a75a:	f6ff aefe 	blt.w	811a55a <dns_recv+0xe>
      offset = (u16_t)(offset + n);
 811a75e:	b29d      	uxth	r5, r3
    if ((n < 0) || (offset == 0)) {
 811a760:	f1bb 0f00 	cmp.w	fp, #0
 811a764:	f43f aef9 	beq.w	811a55a <dns_recv+0xe>
    if ((n & 0xc0) == 0xc0) {
 811a768:	2ac0      	cmp	r2, #192	; 0xc0
 811a76a:	d1dd      	bne.n	811a728 <dns_recv+0x1dc>
 811a76c:	465d      	mov	r5, fp
  if (offset == 0xFFFF) {
 811a76e:	454d      	cmp	r5, r9
 811a770:	f43f aef3 	beq.w	811a55a <dns_recv+0xe>
  return (u16_t)(offset + 1);
 811a774:	f105 0b01 	add.w	fp, r5, #1
 811a778:	fa1f fb8b 	uxth.w	fp, fp
            if (res_idx == 0xFFFF) {
 811a77c:	45cb      	cmp	fp, r9
 811a77e:	f43f aeec 	beq.w	811a55a <dns_recv+0xe>
            if (pbuf_copy_partial(p, &ans, SIZEOF_DNS_ANSWER, res_idx) != SIZEOF_DNS_ANSWER) {
 811a782:	465b      	mov	r3, fp
 811a784:	220a      	movs	r2, #10
 811a786:	a909      	add	r1, sp, #36	; 0x24
 811a788:	4620      	mov	r0, r4
 811a78a:	f001 fdad 	bl	811c2e8 <pbuf_copy_partial>
            if (res_idx + SIZEOF_DNS_ANSWER > 0xFFFF) {
 811a78e:	280a      	cmp	r0, #10
 811a790:	f47f aee3 	bne.w	811a55a <dns_recv+0xe>
 811a794:	f64f 73f5 	movw	r3, #65525	; 0xfff5
 811a798:	459b      	cmp	fp, r3
 811a79a:	f63f aede 	bhi.w	811a55a <dns_recv+0xe>
            if (ans.cls == PP_HTONS(DNS_RRCLASS_IN)) {
 811a79e:	f8bd 3026 	ldrh.w	r3, [sp, #38]	; 0x26
            res_idx = (u16_t)(res_idx + SIZEOF_DNS_ANSWER);
 811a7a2:	350b      	adds	r5, #11
            if (ans.cls == PP_HTONS(DNS_RRCLASS_IN)) {
 811a7a4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
            res_idx = (u16_t)(res_idx + SIZEOF_DNS_ANSWER);
 811a7a8:	b2ad      	uxth	r5, r5
            if (ans.cls == PP_HTONS(DNS_RRCLASS_IN)) {
 811a7aa:	d013      	beq.n	811a7d4 <dns_recv+0x288>
 811a7ac:	f8bd 002c 	ldrh.w	r0, [sp, #44]	; 0x2c
            if ((int)(res_idx + lwip_htons(ans.len)) > 0xFFFF) {
 811a7b0:	f7ff fcba 	bl	811a128 <lwip_htons>
 811a7b4:	4428      	add	r0, r5
 811a7b6:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 811a7ba:	f6bf aece 	bge.w	811a55a <dns_recv+0xe>
            res_idx = (u16_t)(res_idx + lwip_htons(ans.len));
 811a7be:	f8bd 002c 	ldrh.w	r0, [sp, #44]	; 0x2c
            --nanswers;
 811a7c2:	f10a 3aff 	add.w	sl, sl, #4294967295
            res_idx = (u16_t)(res_idx + lwip_htons(ans.len));
 811a7c6:	f7ff fcaf 	bl	811a128 <lwip_htons>
 811a7ca:	4405      	add	r5, r0
            --nanswers;
 811a7cc:	fa1f fa8a 	uxth.w	sl, sl
            res_idx = (u16_t)(res_idx + lwip_htons(ans.len));
 811a7d0:	b2ad      	uxth	r5, r5
            --nanswers;
 811a7d2:	e7a1      	b.n	811a718 <dns_recv+0x1cc>
              if ((ans.type == PP_HTONS(DNS_RRTYPE_A)) && (ans.len == PP_HTONS(sizeof(ip4_addr_t)))) {
 811a7d4:	f8bd 3024 	ldrh.w	r3, [sp, #36]	; 0x24
 811a7d8:	f8bd 002c 	ldrh.w	r0, [sp, #44]	; 0x2c
 811a7dc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 811a7e0:	d1e6      	bne.n	811a7b0 <dns_recv+0x264>
 811a7e2:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 811a7e6:	d1e3      	bne.n	811a7b0 <dns_recv+0x264>
                  if (pbuf_copy_partial(p, &ip4addr, sizeof(ip4_addr_t), res_idx) != sizeof(ip4_addr_t)) {
 811a7e8:	462b      	mov	r3, r5
 811a7ea:	2204      	movs	r2, #4
 811a7ec:	a905      	add	r1, sp, #20
 811a7ee:	4620      	mov	r0, r4
 811a7f0:	f001 fd7a 	bl	811c2e8 <pbuf_copy_partial>
 811a7f4:	2804      	cmp	r0, #4
 811a7f6:	f47f aeb0 	bne.w	811a55a <dns_recv+0xe>
                  ip_addr_copy_from_ip4(dns_table[i].ipaddr, ip4addr);
 811a7fa:	f44f 7388 	mov.w	r3, #272	; 0x110
                  pbuf_free(p);
 811a7fe:	4620      	mov	r0, r4
                  ip_addr_copy_from_ip4(dns_table[i].ipaddr, ip4addr);
 811a800:	fb03 f606 	mul.w	r6, r3, r6
 811a804:	9b05      	ldr	r3, [sp, #20]
 811a806:	eb08 0406 	add.w	r4, r8, r6
 811a80a:	6063      	str	r3, [r4, #4]
                  pbuf_free(p);
 811a80c:	f001 fcc8 	bl	811c1a0 <pbuf_free>
                  dns_correct_response(i, lwip_ntohl(ans.ttl));
 811a810:	980a      	ldr	r0, [sp, #40]	; 0x28
 811a812:	f7ff fc8d 	bl	811a130 <lwip_htonl>
  if (entry->ttl > DNS_MAX_TTL) {
 811a816:	4a15      	ldr	r2, [pc, #84]	; (811a86c <dns_recv+0x320>)
                  dns_correct_response(i, lwip_ntohl(ans.ttl));
 811a818:	4603      	mov	r3, r0
  dns_call_found(idx, &entry->ipaddr);
 811a81a:	9901      	ldr	r1, [sp, #4]
 811a81c:	4638      	mov	r0, r7
  entry->ttl = ttl;
 811a81e:	4293      	cmp	r3, r2
  dns_call_found(idx, &entry->ipaddr);
 811a820:	f101 0104 	add.w	r1, r1, #4
  entry->ttl = ttl;
 811a824:	bf28      	it	cs
 811a826:	4613      	movcs	r3, r2
  dns_call_found(idx, &entry->ipaddr);
 811a828:	4441      	add	r1, r8
  entry->ttl = ttl;
 811a82a:	f848 3006 	str.w	r3, [r8, r6]
  entry->state = DNS_STATE_DONE;
 811a82e:	2303      	movs	r3, #3
 811a830:	72a3      	strb	r3, [r4, #10]
  dns_call_found(idx, &entry->ipaddr);
 811a832:	f7ff fcef 	bl	811a214 <dns_call_found>
  if (entry->ttl == 0) {
 811a836:	f858 3006 	ldr.w	r3, [r8, r6]
 811a83a:	2b00      	cmp	r3, #0
 811a83c:	f47f ae90 	bne.w	811a560 <dns_recv+0x14>
    if (entry->state == DNS_STATE_DONE) {
 811a840:	7aa2      	ldrb	r2, [r4, #10]
 811a842:	2a03      	cmp	r2, #3
 811a844:	f47f ae8c 	bne.w	811a560 <dns_recv+0x14>
      entry->state = DNS_STATE_UNUSED;
 811a848:	72a3      	strb	r3, [r4, #10]
                  return;
 811a84a:	e689      	b.n	811a560 <dns_recv+0x14>
        pbuf_free(p);
 811a84c:	4620      	mov	r0, r4
 811a84e:	f001 fca7 	bl	811c1a0 <pbuf_free>
        dns_call_found(i, NULL);
 811a852:	2100      	movs	r1, #0
 811a854:	4638      	mov	r0, r7
 811a856:	f7ff fcdd 	bl	811a214 <dns_call_found>
        dns_table[i].state = DNS_STATE_UNUSED;
 811a85a:	f44f 7388 	mov.w	r3, #272	; 0x110
 811a85e:	2200      	movs	r2, #0
 811a860:	fb03 8606 	mla	r6, r3, r6, r8
 811a864:	72b2      	strb	r2, [r6, #10]
        return;
 811a866:	e67b      	b.n	811a560 <dns_recv+0x14>
 811a868:	2001ee50 	.word	0x2001ee50
 811a86c:	00093a80 	.word	0x00093a80
 811a870:	2001ee58 	.word	0x2001ee58
 811a874:	08147081 	.word	0x08147081

0811a878 <dns_init>:
}
 811a878:	4770      	bx	lr
 811a87a:	bf00      	nop

0811a87c <dns_setserver>:
  if (numdns < DNS_MAX_SERVERS) {
 811a87c:	2801      	cmp	r0, #1
 811a87e:	d900      	bls.n	811a882 <dns_setserver+0x6>
}
 811a880:	4770      	bx	lr
    if (dnsserver != NULL) {
 811a882:	b121      	cbz	r1, 811a88e <dns_setserver+0x12>
      dns_servers[numdns] = (*dnsserver);
 811a884:	4b05      	ldr	r3, [pc, #20]	; (811a89c <dns_setserver+0x20>)
 811a886:	680a      	ldr	r2, [r1, #0]
 811a888:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
 811a88c:	4770      	bx	lr
      dns_servers[numdns] = *IP_ADDR_ANY;
 811a88e:	4a04      	ldr	r2, [pc, #16]	; (811a8a0 <dns_setserver+0x24>)
 811a890:	4b02      	ldr	r3, [pc, #8]	; (811a89c <dns_setserver+0x20>)
 811a892:	6812      	ldr	r2, [r2, #0]
 811a894:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
}
 811a898:	4770      	bx	lr
 811a89a:	bf00      	nop
 811a89c:	2001ee50 	.word	0x2001ee50
 811a8a0:	08146e24 	.word	0x08146e24

0811a8a4 <dns_tmr>:
{
 811a8a4:	b508      	push	{r3, lr}
    dns_check_entry(i);
 811a8a6:	2000      	movs	r0, #0
 811a8a8:	f7ff fdc8 	bl	811a43c <dns_check_entry>
 811a8ac:	2001      	movs	r0, #1
 811a8ae:	f7ff fdc5 	bl	811a43c <dns_check_entry>
 811a8b2:	2002      	movs	r0, #2
 811a8b4:	f7ff fdc2 	bl	811a43c <dns_check_entry>
 811a8b8:	2003      	movs	r0, #3
}
 811a8ba:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    dns_check_entry(i);
 811a8be:	f7ff bdbd 	b.w	811a43c <dns_check_entry>
 811a8c2:	bf00      	nop

0811a8c4 <dns_gethostbyname_addrtype>:
#if LWIP_DNS_SUPPORT_MDNS_QUERIES
  u8_t is_mdns;
#endif
  /* not initialized or no valid server yet, or invalid addr pointer
   * or invalid hostname or invalid hostname length */
  if ((addr == NULL) ||
 811a8c4:	2900      	cmp	r1, #0
 811a8c6:	f000 812e 	beq.w	811ab26 <dns_gethostbyname_addrtype+0x262>
{
 811a8ca:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  if ((addr == NULL) ||
 811a8ce:	fab0 f780 	clz	r7, r0
{
 811a8d2:	b083      	sub	sp, #12
 811a8d4:	4606      	mov	r6, r0
  if ((addr == NULL) ||
 811a8d6:	097f      	lsrs	r7, r7, #5
 811a8d8:	2800      	cmp	r0, #0
 811a8da:	f000 8103 	beq.w	811aae4 <dns_gethostbyname_addrtype+0x220>
 811a8de:	469b      	mov	fp, r3
      (!hostname) || (!hostname[0])) {
 811a8e0:	7803      	ldrb	r3, [r0, #0]
 811a8e2:	2b00      	cmp	r3, #0
 811a8e4:	f000 80fe 	beq.w	811aae4 <dns_gethostbyname_addrtype+0x220>
 811a8e8:	4615      	mov	r5, r2
 811a8ea:	4688      	mov	r8, r1
#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_RAND_SRC_PORT) == 0)
  if (dns_pcbs[0] == NULL) {
    return ERR_ARG;
  }
#endif
  hostnamelen = strlen(hostname);
 811a8ec:	f7e5 fcb2 	bl	8100254 <strlen>
  if (hostnamelen >= DNS_MAX_NAME_LENGTH) {
 811a8f0:	28ff      	cmp	r0, #255	; 0xff
  hostnamelen = strlen(hostname);
 811a8f2:	4681      	mov	r9, r0
  if (hostnamelen >= DNS_MAX_NAME_LENGTH) {
 811a8f4:	f200 80f6 	bhi.w	811aae4 <dns_gethostbyname_addrtype+0x220>
    return ERR_OK;
  }
#endif /* LWIP_HAVE_LOOPIF */

  /* host name already in octet notation? set ip addr and return ERR_OK */
  if (ipaddr_aton(hostname, addr)) {
 811a8f8:	4641      	mov	r1, r8
 811a8fa:	4630      	mov	r0, r6
 811a8fc:	f009 fa46 	bl	8123d8c <ip4addr_aton>
 811a900:	b118      	cbz	r0, 811a90a <dns_gethostbyname_addrtype+0x46>
#if LWIP_IPV4 && LWIP_IPV6
    if ((IP_IS_V6(addr) && (dns_addrtype != LWIP_DNS_ADDRTYPE_IPV4)) ||
        (IP_IS_V4(addr) && (dns_addrtype != LWIP_DNS_ADDRTYPE_IPV6)))
#endif /* LWIP_IPV4 && LWIP_IPV6 */
    {
      return ERR_OK;
 811a902:	4638      	mov	r0, r7
  }

  /* queue query with specified callback */
  return dns_enqueue(hostname, hostnamelen, found, callback_arg LWIP_DNS_ADDRTYPE_ARG(dns_addrtype)
                     LWIP_DNS_ISMDNS_ARG(is_mdns));
}
 811a904:	b003      	add	sp, #12
 811a906:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 811a90a:	4f88      	ldr	r7, [pc, #544]	; (811ab2c <dns_gethostbyname_addrtype+0x268>)
  if (ipaddr_aton(hostname, addr)) {
 811a90c:	4604      	mov	r4, r0
 811a90e:	46ba      	mov	sl, r7
    if ((dns_table[i].state == DNS_STATE_DONE) &&
 811a910:	f81a 3c06 	ldrb.w	r3, [sl, #-6]
 811a914:	2b03      	cmp	r3, #3
 811a916:	d03a      	beq.n	811a98e <dns_gethostbyname_addrtype+0xca>
  for (i = 0; i < DNS_TABLE_SIZE; ++i) {
 811a918:	3401      	adds	r4, #1
 811a91a:	f50a 7a88 	add.w	sl, sl, #272	; 0x110
 811a91e:	2c04      	cmp	r4, #4
 811a920:	d1f6      	bne.n	811a910 <dns_gethostbyname_addrtype+0x4c>
    if (ip_addr_isany_val(dns_servers[0])) {
 811a922:	4b83      	ldr	r3, [pc, #524]	; (811ab30 <dns_gethostbyname_addrtype+0x26c>)
 811a924:	681b      	ldr	r3, [r3, #0]
 811a926:	2b00      	cmp	r3, #0
 811a928:	f000 80f6 	beq.w	811ab18 <dns_gethostbyname_addrtype+0x254>
 811a92c:	2400      	movs	r4, #0
 811a92e:	f8df a20c 	ldr.w	sl, [pc, #524]	; 811ab3c <dns_gethostbyname_addrtype+0x278>
    if ((dns_table[i].state == DNS_STATE_ASKING) &&
 811a932:	f817 3c06 	ldrb.w	r3, [r7, #-6]
 811a936:	fa5f f884 	uxtb.w	r8, r4
 811a93a:	2b02      	cmp	r3, #2
 811a93c:	d040      	beq.n	811a9c0 <dns_gethostbyname_addrtype+0xfc>
  for (i = 0; i < DNS_TABLE_SIZE; i++) {
 811a93e:	3401      	adds	r4, #1
 811a940:	f507 7788 	add.w	r7, r7, #272	; 0x110
 811a944:	2c04      	cmp	r4, #4
 811a946:	d1f4      	bne.n	811a932 <dns_gethostbyname_addrtype+0x6e>
      u8_t age = (u8_t)(dns_seqno - entry->seqno);
 811a948:	4a7a      	ldr	r2, [pc, #488]	; (811ab34 <dns_gethostbyname_addrtype+0x270>)
  lseqi = DNS_TABLE_SIZE;
 811a94a:	4623      	mov	r3, r4
 811a94c:	4f7a      	ldr	r7, [pc, #488]	; (811ab38 <dns_gethostbyname_addrtype+0x274>)
      u8_t age = (u8_t)(dns_seqno - entry->seqno);
 811a94e:	2400      	movs	r4, #0
 811a950:	7811      	ldrb	r1, [r2, #0]
  lseq = 0;
 811a952:	46a4      	mov	ip, r4
 811a954:	463a      	mov	r2, r7
    if (entry->state == DNS_STATE_UNUSED) {
 811a956:	7a90      	ldrb	r0, [r2, #10]
 811a958:	fa5f f884 	uxtb.w	r8, r4
 811a95c:	2800      	cmp	r0, #0
 811a95e:	d041      	beq.n	811a9e4 <dns_gethostbyname_addrtype+0x120>
    if (entry->state == DNS_STATE_DONE) {
 811a960:	2803      	cmp	r0, #3
  for (i = 0; i < DNS_TABLE_SIZE; ++i) {
 811a962:	f104 0401 	add.w	r4, r4, #1
    if (entry->state == DNS_STATE_DONE) {
 811a966:	d023      	beq.n	811a9b0 <dns_gethostbyname_addrtype+0xec>
  for (i = 0; i < DNS_TABLE_SIZE; ++i) {
 811a968:	2c04      	cmp	r4, #4
 811a96a:	f502 7288 	add.w	r2, r2, #272	; 0x110
 811a96e:	d1f2      	bne.n	811a956 <dns_gethostbyname_addrtype+0x92>
    if ((lseqi >= DNS_TABLE_SIZE) || (dns_table[lseqi].state != DNS_STATE_DONE)) {
 811a970:	2b04      	cmp	r3, #4
 811a972:	d007      	beq.n	811a984 <dns_gethostbyname_addrtype+0xc0>
 811a974:	eb03 1403 	add.w	r4, r3, r3, lsl #4
 811a978:	eb07 1404 	add.w	r4, r7, r4, lsl #4
 811a97c:	7aa2      	ldrb	r2, [r4, #10]
 811a97e:	2a03      	cmp	r2, #3
 811a980:	f000 80ae 	beq.w	811aae0 <dns_gethostbyname_addrtype+0x21c>
      return ERR_MEM;
 811a984:	f04f 30ff 	mov.w	r0, #4294967295
}
 811a988:	b003      	add	sp, #12
 811a98a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        (lwip_strnicmp(name, dns_table[i].name, sizeof(dns_table[i].name)) == 0) &&
 811a98e:	4651      	mov	r1, sl
 811a990:	f44f 7280 	mov.w	r2, #256	; 0x100
 811a994:	4630      	mov	r0, r6
 811a996:	f7ff fc1f 	bl	811a1d8 <lwip_strnicmp>
    if ((dns_table[i].state == DNS_STATE_DONE) &&
 811a99a:	2800      	cmp	r0, #0
 811a99c:	d1bc      	bne.n	811a918 <dns_gethostbyname_addrtype+0x54>
        ip_addr_copy(*addr, dns_table[i].ipaddr);
 811a99e:	4b66      	ldr	r3, [pc, #408]	; (811ab38 <dns_gethostbyname_addrtype+0x274>)
 811a9a0:	eb04 1404 	add.w	r4, r4, r4, lsl #4
 811a9a4:	eb03 1404 	add.w	r4, r3, r4, lsl #4
 811a9a8:	6863      	ldr	r3, [r4, #4]
 811a9aa:	f8c8 3000 	str.w	r3, [r8]
 811a9ae:	e7a9      	b.n	811a904 <dns_gethostbyname_addrtype+0x40>
      u8_t age = (u8_t)(dns_seqno - entry->seqno);
 811a9b0:	7b90      	ldrb	r0, [r2, #14]
 811a9b2:	1a08      	subs	r0, r1, r0
 811a9b4:	b2c0      	uxtb	r0, r0
      if (age > lseq) {
 811a9b6:	4560      	cmp	r0, ip
 811a9b8:	d9d6      	bls.n	811a968 <dns_gethostbyname_addrtype+0xa4>
 811a9ba:	4643      	mov	r3, r8
 811a9bc:	4684      	mov	ip, r0
 811a9be:	e7d3      	b.n	811a968 <dns_gethostbyname_addrtype+0xa4>
        (lwip_strnicmp(name, dns_table[i].name, sizeof(dns_table[i].name)) == 0)) {
 811a9c0:	f44f 7280 	mov.w	r2, #256	; 0x100
 811a9c4:	4639      	mov	r1, r7
 811a9c6:	4630      	mov	r0, r6
 811a9c8:	f7ff fc06 	bl	811a1d8 <lwip_strnicmp>
    if ((dns_table[i].state == DNS_STATE_ASKING) &&
 811a9cc:	2800      	cmp	r0, #0
 811a9ce:	d1b6      	bne.n	811a93e <dns_gethostbyname_addrtype+0x7a>
 811a9d0:	4b5a      	ldr	r3, [pc, #360]	; (811ab3c <dns_gethostbyname_addrtype+0x278>)
        if (dns_requests[r].found == 0) {
 811a9d2:	681a      	ldr	r2, [r3, #0]
      for (r = 0; r < DNS_MAX_REQUESTS; r++) {
 811a9d4:	330c      	adds	r3, #12
        if (dns_requests[r].found == 0) {
 811a9d6:	2a00      	cmp	r2, #0
 811a9d8:	f000 8091 	beq.w	811aafe <dns_gethostbyname_addrtype+0x23a>
      for (r = 0; r < DNS_MAX_REQUESTS; r++) {
 811a9dc:	3001      	adds	r0, #1
 811a9de:	2804      	cmp	r0, #4
 811a9e0:	d1f7      	bne.n	811a9d2 <dns_gethostbyname_addrtype+0x10e>
 811a9e2:	e7ac      	b.n	811a93e <dns_gethostbyname_addrtype+0x7a>
    entry = &dns_table[i];
 811a9e4:	eb04 1404 	add.w	r4, r4, r4, lsl #4
 811a9e8:	eb07 1404 	add.w	r4, r7, r4, lsl #4
  for (r = 0; r < DNS_MAX_REQUESTS; r++) {
 811a9ec:	f8df a14c 	ldr.w	sl, [pc, #332]	; 811ab3c <dns_gethostbyname_addrtype+0x278>
      entry = &dns_table[i];
 811a9f0:	2700      	movs	r7, #0
 811a9f2:	4652      	mov	r2, sl
    if (dns_requests[r].found == NULL) {
 811a9f4:	6813      	ldr	r3, [r2, #0]
  for (r = 0; r < DNS_MAX_REQUESTS; r++) {
 811a9f6:	320c      	adds	r2, #12
    if (dns_requests[r].found == NULL) {
 811a9f8:	b12b      	cbz	r3, 811aa06 <dns_gethostbyname_addrtype+0x142>
  for (r = 0; r < DNS_MAX_REQUESTS; r++) {
 811a9fa:	3701      	adds	r7, #1
 811a9fc:	2f04      	cmp	r7, #4
 811a9fe:	d1f9      	bne.n	811a9f4 <dns_gethostbyname_addrtype+0x130>
      return ERR_MEM;
 811aa00:	f04f 30ff 	mov.w	r0, #4294967295
 811aa04:	e7c0      	b.n	811a988 <dns_gethostbyname_addrtype+0xc4>
  req->dns_table_idx = i;
 811aa06:	eb07 0247 	add.w	r2, r7, r7, lsl #1
  entry->seqno = dns_seqno;
 811aa0a:	73a1      	strb	r1, [r4, #14]
  MEMCPY(entry->name, name, namelen);
 811aa0c:	f104 0010 	add.w	r0, r4, #16
 811aa10:	4631      	mov	r1, r6
  req->found = found;
 811aa12:	f84a 5022 	str.w	r5, [sl, r2, lsl #2]
  req->dns_table_idx = i;
 811aa16:	eb0a 0282 	add.w	r2, sl, r2, lsl #2
  entry->seqno = dns_seqno;
 811aa1a:	9301      	str	r3, [sp, #4]
  req->arg   = callback_arg;
 811aa1c:	f8c2 b004 	str.w	fp, [r2, #4]
  req->dns_table_idx = i;
 811aa20:	f882 8008 	strb.w	r8, [r2, #8]
  entry->state = DNS_STATE_NEW;
 811aa24:	2201      	movs	r2, #1
 811aa26:	72a2      	strb	r2, [r4, #10]
  MEMCPY(entry->name, name, namelen);
 811aa28:	464a      	mov	r2, r9
 811aa2a:	f00a fcbd 	bl	81253a8 <memcpy>
  entry->name[namelen] = 0;
 811aa2e:	44a1      	add	r9, r4
 811aa30:	9b01      	ldr	r3, [sp, #4]
 811aa32:	461d      	mov	r5, r3
 811aa34:	f889 3010 	strb.w	r3, [r9, #16]
  req->dns_table_idx = i;
 811aa38:	007b      	lsls	r3, r7, #1
 811aa3a:	9301      	str	r3, [sp, #4]
 811aa3c:	4b40      	ldr	r3, [pc, #256]	; (811ab40 <dns_gethostbyname_addrtype+0x27c>)
    if (dns_pcbs[i] == NULL) {
 811aa3e:	f853 2b04 	ldr.w	r2, [r3], #4
 811aa42:	b2ee      	uxtb	r6, r5
 811aa44:	b30a      	cbz	r2, 811aa8a <dns_gethostbyname_addrtype+0x1c6>
  for (i = 0; i < DNS_MAX_SOURCE_PORTS; i++) {
 811aa46:	3501      	adds	r5, #1
 811aa48:	2d04      	cmp	r5, #4
 811aa4a:	d1f8      	bne.n	811aa3e <dns_gethostbyname_addrtype+0x17a>
  for (i = 0, idx = (u8_t)(dns_last_pcb_idx + 1); i < DNS_MAX_SOURCE_PORTS; i++, idx++) {
 811aa4c:	483d      	ldr	r0, [pc, #244]	; (811ab44 <dns_gethostbyname_addrtype+0x280>)
 811aa4e:	2304      	movs	r3, #4
 811aa50:	7806      	ldrb	r6, [r0, #0]
 811aa52:	3601      	adds	r6, #1
 811aa54:	b2f6      	uxtb	r6, r6
    if (idx >= DNS_MAX_SOURCE_PORTS) {
 811aa56:	2e03      	cmp	r6, #3
    if (dns_pcbs[idx] != NULL) {
 811aa58:	4632      	mov	r2, r6
    if (idx >= DNS_MAX_SOURCE_PORTS) {
 811aa5a:	d901      	bls.n	811aa60 <dns_gethostbyname_addrtype+0x19c>
 811aa5c:	2600      	movs	r6, #0
      idx = 0;
 811aa5e:	4632      	mov	r2, r6
    if (dns_pcbs[idx] != NULL) {
 811aa60:	4d37      	ldr	r5, [pc, #220]	; (811ab40 <dns_gethostbyname_addrtype+0x27c>)
  for (i = 0, idx = (u8_t)(dns_last_pcb_idx + 1); i < DNS_MAX_SOURCE_PORTS; i++, idx++) {
 811aa62:	1c71      	adds	r1, r6, #1
 811aa64:	3b01      	subs	r3, #1
    if (dns_pcbs[idx] != NULL) {
 811aa66:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 811aa6a:	2a00      	cmp	r2, #0
 811aa6c:	d13d      	bne.n	811aaea <dns_gethostbyname_addrtype+0x226>
  for (i = 0, idx = (u8_t)(dns_last_pcb_idx + 1); i < DNS_MAX_SOURCE_PORTS; i++, idx++) {
 811aa6e:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
 811aa72:	b2ce      	uxtb	r6, r1
 811aa74:	d1ef      	bne.n	811aa56 <dns_gethostbyname_addrtype+0x192>
    req->found = NULL;
 811aa76:	9a01      	ldr	r2, [sp, #4]
    return ERR_MEM;
 811aa78:	f04f 30ff 	mov.w	r0, #4294967295
    entry->state = DNS_STATE_UNUSED;
 811aa7c:	72a3      	strb	r3, [r4, #10]
    req->found = NULL;
 811aa7e:	443a      	add	r2, r7
 811aa80:	f84a 3022 	str.w	r3, [sl, r2, lsl #2]
  entry->pcb_idx = dns_alloc_pcb();
 811aa84:	2304      	movs	r3, #4
 811aa86:	73e3      	strb	r3, [r4, #15]
    return ERR_MEM;
 811aa88:	e73c      	b.n	811a904 <dns_gethostbyname_addrtype+0x40>
  pcb = udp_new_ip_type(IPADDR_TYPE_ANY);
 811aa8a:	202e      	movs	r0, #46	; 0x2e
 811aa8c:	f006 fc9c 	bl	81213c8 <udp_new_ip_type>
  if (pcb == NULL) {
 811aa90:	4681      	mov	r9, r0
 811aa92:	2800      	cmp	r0, #0
 811aa94:	d043      	beq.n	811ab1e <dns_gethostbyname_addrtype+0x25a>
      err = udp_bind(pcb, IP_ANY_TYPE, port);
 811aa96:	f8df b0b4 	ldr.w	fp, [pc, #180]	; 811ab4c <dns_gethostbyname_addrtype+0x288>
    u16_t port = (u16_t)DNS_RAND_TXID();
 811aa9a:	f00b fcef 	bl	812647c <rand>
 811aa9e:	b282      	uxth	r2, r0
    if (DNS_PORT_ALLOWED(port)) {
 811aaa0:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 811aaa4:	d3f9      	bcc.n	811aa9a <dns_gethostbyname_addrtype+0x1d6>
      err = udp_bind(pcb, IP_ANY_TYPE, port);
 811aaa6:	4659      	mov	r1, fp
 811aaa8:	4648      	mov	r0, r9
 811aaaa:	f006 fa29 	bl	8120f00 <udp_bind>
  } while (err == ERR_USE);
 811aaae:	f110 0f08 	cmn.w	r0, #8
 811aab2:	d0f2      	beq.n	811aa9a <dns_gethostbyname_addrtype+0x1d6>
  if (err != ERR_OK) {
 811aab4:	b9d8      	cbnz	r0, 811aaee <dns_gethostbyname_addrtype+0x22a>
  udp_recv(pcb, dns_recv, NULL);
 811aab6:	4602      	mov	r2, r0
 811aab8:	4923      	ldr	r1, [pc, #140]	; (811ab48 <dns_gethostbyname_addrtype+0x284>)
 811aaba:	4648      	mov	r0, r9
 811aabc:	f006 fc34 	bl	8121328 <udp_recv>
    dns_pcbs[i] = dns_alloc_random_port();
 811aac0:	4b1f      	ldr	r3, [pc, #124]	; (811ab40 <dns_gethostbyname_addrtype+0x27c>)
 811aac2:	f843 9025 	str.w	r9, [r3, r5, lsl #2]
      dns_last_pcb_idx = i;
 811aac6:	4b1f      	ldr	r3, [pc, #124]	; (811ab44 <dns_gethostbyname_addrtype+0x280>)
 811aac8:	701e      	strb	r6, [r3, #0]
  dns_seqno++;
 811aaca:	4a1a      	ldr	r2, [pc, #104]	; (811ab34 <dns_gethostbyname_addrtype+0x270>)
  dns_check_entry(i);
 811aacc:	4640      	mov	r0, r8
  entry->pcb_idx = dns_alloc_pcb();
 811aace:	73e6      	strb	r6, [r4, #15]
  dns_seqno++;
 811aad0:	7813      	ldrb	r3, [r2, #0]
 811aad2:	3301      	adds	r3, #1
 811aad4:	7013      	strb	r3, [r2, #0]
  dns_check_entry(i);
 811aad6:	f7ff fcb1 	bl	811a43c <dns_check_entry>
  return ERR_INPROGRESS;
 811aada:	f06f 0004 	mvn.w	r0, #4
 811aade:	e711      	b.n	811a904 <dns_gethostbyname_addrtype+0x40>
      entry = &dns_table[i];
 811aae0:	4698      	mov	r8, r3
 811aae2:	e783      	b.n	811a9ec <dns_gethostbyname_addrtype+0x128>
    return ERR_ARG;
 811aae4:	f06f 000f 	mvn.w	r0, #15
 811aae8:	e70c      	b.n	811a904 <dns_gethostbyname_addrtype+0x40>
      dns_last_pcb_idx = idx;
 811aaea:	7006      	strb	r6, [r0, #0]
      return idx;
 811aaec:	e7ed      	b.n	811aaca <dns_gethostbyname_addrtype+0x206>
    udp_remove(pcb);
 811aaee:	4648      	mov	r0, r9
 811aaf0:	f006 fc2c 	bl	812134c <udp_remove>
    dns_pcbs[i] = dns_alloc_random_port();
 811aaf4:	2300      	movs	r3, #0
 811aaf6:	4a12      	ldr	r2, [pc, #72]	; (811ab40 <dns_gethostbyname_addrtype+0x27c>)
 811aaf8:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
    if (dns_pcbs[i] != NULL) {
 811aafc:	e7a6      	b.n	811aa4c <dns_gethostbyname_addrtype+0x188>
          dns_requests[r].found = found;
 811aafe:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 811ab02:	f84a 5020 	str.w	r5, [sl, r0, lsl #2]
 811ab06:	eb0a 0a80 	add.w	sl, sl, r0, lsl #2
          return ERR_INPROGRESS;
 811ab0a:	f06f 0004 	mvn.w	r0, #4
          dns_requests[r].arg = callback_arg;
 811ab0e:	f8ca b004 	str.w	fp, [sl, #4]
          dns_requests[r].dns_table_idx = i;
 811ab12:	f88a 8008 	strb.w	r8, [sl, #8]
          return ERR_INPROGRESS;
 811ab16:	e6f5      	b.n	811a904 <dns_gethostbyname_addrtype+0x40>
      return ERR_VAL;
 811ab18:	f06f 0005 	mvn.w	r0, #5
 811ab1c:	e6f2      	b.n	811a904 <dns_gethostbyname_addrtype+0x40>
    dns_pcbs[i] = dns_alloc_random_port();
 811ab1e:	4b08      	ldr	r3, [pc, #32]	; (811ab40 <dns_gethostbyname_addrtype+0x27c>)
 811ab20:	f843 9025 	str.w	r9, [r3, r5, lsl #2]
    if (dns_pcbs[i] != NULL) {
 811ab24:	e792      	b.n	811aa4c <dns_gethostbyname_addrtype+0x188>
    return ERR_ARG;
 811ab26:	f06f 000f 	mvn.w	r0, #15
}
 811ab2a:	4770      	bx	lr
 811ab2c:	2001ee68 	.word	0x2001ee68
 811ab30:	2001ee50 	.word	0x2001ee50
 811ab34:	2001ee4c 	.word	0x2001ee4c
 811ab38:	2001ee58 	.word	0x2001ee58
 811ab3c:	2001ee1c 	.word	0x2001ee1c
 811ab40:	2001ee0c 	.word	0x2001ee0c
 811ab44:	2001ee08 	.word	0x2001ee08
 811ab48:	0811a54d 	.word	0x0811a54d
 811ab4c:	08146e24 	.word	0x08146e24

0811ab50 <dns_gethostbyname>:
{
 811ab50:	b510      	push	{r4, lr}
  return dns_gethostbyname_addrtype(hostname, addr, found, callback_arg, LWIP_DNS_ADDRTYPE_DEFAULT);
 811ab52:	2400      	movs	r4, #0
{
 811ab54:	b082      	sub	sp, #8
  return dns_gethostbyname_addrtype(hostname, addr, found, callback_arg, LWIP_DNS_ADDRTYPE_DEFAULT);
 811ab56:	9400      	str	r4, [sp, #0]
 811ab58:	f7ff feb4 	bl	811a8c4 <dns_gethostbyname_addrtype>
}
 811ab5c:	b002      	add	sp, #8
 811ab5e:	bd10      	pop	{r4, pc}

0811ab60 <lwip_standard_chksum>:
u16_t
lwip_standard_chksum(const void *dataptr, int len)
{
  const u8_t *pb = (const u8_t *)dataptr;
  const u16_t *ps;
  u16_t t = 0;
 811ab60:	2300      	movs	r3, #0
{
 811ab62:	b510      	push	{r4, lr}
  u32_t sum = 0;
  int odd = ((mem_ptr_t)pb & 1);

  /* Get aligned to u16_t */
  if (odd && len > 0) {
 811ab64:	4299      	cmp	r1, r3
{
 811ab66:	b082      	sub	sp, #8
  int odd = ((mem_ptr_t)pb & 1);
 811ab68:	f000 0401 	and.w	r4, r0, #1
  u16_t t = 0;
 811ab6c:	f8ad 3006 	strh.w	r3, [sp, #6]
  if (odd && len > 0) {
 811ab70:	dd05      	ble.n	811ab7e <lwip_standard_chksum+0x1e>
 811ab72:	b124      	cbz	r4, 811ab7e <lwip_standard_chksum+0x1e>
    ((u8_t *)&t)[1] = *pb++;
 811ab74:	f810 3b01 	ldrb.w	r3, [r0], #1
    len--;
 811ab78:	3901      	subs	r1, #1
    ((u8_t *)&t)[1] = *pb++;
 811ab7a:	f88d 3007 	strb.w	r3, [sp, #7]
  }

  /* Add the bulk of the data */
  ps = (const u16_t *)(const void *)pb;
  while (len > 1) {
 811ab7e:	2901      	cmp	r1, #1
 811ab80:	dd28      	ble.n	811abd4 <lwip_standard_chksum+0x74>
 811ab82:	3902      	subs	r1, #2
  u32_t sum = 0;
 811ab84:	2300      	movs	r3, #0
 811ab86:	ea4f 0e51 	mov.w	lr, r1, lsr #1
 811ab8a:	f10e 0c01 	add.w	ip, lr, #1
 811ab8e:	eb00 0c4c 	add.w	ip, r0, ip, lsl #1
    sum += *ps++;
 811ab92:	f830 2b02 	ldrh.w	r2, [r0], #2
  while (len > 1) {
 811ab96:	4584      	cmp	ip, r0
    sum += *ps++;
 811ab98:	4413      	add	r3, r2
  while (len > 1) {
 811ab9a:	d1fa      	bne.n	811ab92 <lwip_standard_chksum+0x32>
    len -= 2;
 811ab9c:	ebce 7ece 	rsb	lr, lr, lr, lsl #31
 811aba0:	eb01 014e 	add.w	r1, r1, lr, lsl #1
  }

  /* Consume left-over byte, if any */
  if (len > 0) {
 811aba4:	2901      	cmp	r1, #1
 811aba6:	d103      	bne.n	811abb0 <lwip_standard_chksum+0x50>
    ((u8_t *)&t)[0] = *(const u8_t *)ps;
 811aba8:	f89c 2000 	ldrb.w	r2, [ip]
 811abac:	f88d 2006 	strb.w	r2, [sp, #6]
  }

  /* Add end bytes */
  sum += t;
 811abb0:	f8bd 0006 	ldrh.w	r0, [sp, #6]
 811abb4:	4403      	add	r3, r0

  /* Fold 32-bit sum to 16 bits
     calling this twice is probably faster than if statements... */
  sum = FOLD_U32T(sum);
 811abb6:	b298      	uxth	r0, r3
 811abb8:	eb00 4313 	add.w	r3, r0, r3, lsr #16
  sum = FOLD_U32T(sum);
 811abbc:	b298      	uxth	r0, r3
 811abbe:	eb00 4013 	add.w	r0, r0, r3, lsr #16

  /* Swap if alignment was odd */
  if (odd) {
 811abc2:	b124      	cbz	r4, 811abce <lwip_standard_chksum+0x6e>
    sum = SWAP_BYTES_IN_WORD(sum);
 811abc4:	0203      	lsls	r3, r0, #8
 811abc6:	f3c0 2007 	ubfx	r0, r0, #8, #8
 811abca:	b29b      	uxth	r3, r3
 811abcc:	4318      	orrs	r0, r3
  }

  return (u16_t)sum;
}
 811abce:	b280      	uxth	r0, r0
 811abd0:	b002      	add	sp, #8
 811abd2:	bd10      	pop	{r4, pc}
  ps = (const u16_t *)(const void *)pb;
 811abd4:	4684      	mov	ip, r0
  u32_t sum = 0;
 811abd6:	2300      	movs	r3, #0
 811abd8:	e7e4      	b.n	811aba4 <lwip_standard_chksum+0x44>
 811abda:	bf00      	nop

0811abdc <inet_cksum_pseudo_base>:
#endif

/** Parts of the pseudo checksum which are common to IPv4 and IPv6 */
static u16_t
inet_cksum_pseudo_base(struct pbuf *p, u8_t proto, u16_t proto_len, u32_t acc)
{
 811abdc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 811abe0:	4688      	mov	r8, r1
 811abe2:	4617      	mov	r7, r2
 811abe4:	461c      	mov	r4, r3
  struct pbuf *q;
  int swapped = 0;

  /* iterate through all pbuf in chain */
  for (q = p; q != NULL; q = q->next) {
 811abe6:	b1f8      	cbz	r0, 811ac28 <inet_cksum_pseudo_base+0x4c>
 811abe8:	4605      	mov	r5, r0
  int swapped = 0;
 811abea:	2600      	movs	r6, #0
    LWIP_DEBUGF(INET_DEBUG, ("inet_chksum_pseudo(): checksumming pbuf %p (has next %p) \n",
                             (void *)q, (void *)q->next));
    acc += LWIP_CHKSUM(q->payload, q->len);
 811abec:	8969      	ldrh	r1, [r5, #10]
 811abee:	6868      	ldr	r0, [r5, #4]
 811abf0:	f7ff ffb6 	bl	811ab60 <lwip_standard_chksum>
 811abf4:	4420      	add	r0, r4
    /*LWIP_DEBUGF(INET_DEBUG, ("inet_chksum_pseudo(): unwrapped lwip_chksum()=%"X32_F" \n", acc));*/
    /* just executing this next line is probably faster that the if statement needed
       to check whether we really need to execute it, and does no harm */
    acc = FOLD_U32T(acc);
    if (q->len % 2 != 0) {
 811abf6:	896a      	ldrh	r2, [r5, #10]
    acc = FOLD_U32T(acc);
 811abf8:	b284      	uxth	r4, r0
    if (q->len % 2 != 0) {
 811abfa:	f012 0f01 	tst.w	r2, #1
    acc = FOLD_U32T(acc);
 811abfe:	eb04 4410 	add.w	r4, r4, r0, lsr #16
      swapped = !swapped;
      acc = SWAP_BYTES_IN_WORD(acc);
 811ac02:	ea4f 2304 	mov.w	r3, r4, lsl #8
 811ac06:	f3c4 2207 	ubfx	r2, r4, #8, #8
    if (q->len % 2 != 0) {
 811ac0a:	d004      	beq.n	811ac16 <inet_cksum_pseudo_base+0x3a>
      acc = SWAP_BYTES_IN_WORD(acc);
 811ac0c:	b29b      	uxth	r3, r3
 811ac0e:	f086 0601 	eor.w	r6, r6, #1
 811ac12:	ea43 0402 	orr.w	r4, r3, r2
  for (q = p; q != NULL; q = q->next) {
 811ac16:	682d      	ldr	r5, [r5, #0]
 811ac18:	2d00      	cmp	r5, #0
 811ac1a:	d1e7      	bne.n	811abec <inet_cksum_pseudo_base+0x10>
    }
    /*LWIP_DEBUGF(INET_DEBUG, ("inet_chksum_pseudo(): wrapped lwip_chksum()=%"X32_F" \n", acc));*/
  }

  if (swapped) {
 811ac1c:	b126      	cbz	r6, 811ac28 <inet_cksum_pseudo_base+0x4c>
    acc = SWAP_BYTES_IN_WORD(acc);
 811ac1e:	0222      	lsls	r2, r4, #8
 811ac20:	f3c4 2407 	ubfx	r4, r4, #8, #8
 811ac24:	b292      	uxth	r2, r2
 811ac26:	4314      	orrs	r4, r2
  }

  acc += (u32_t)lwip_htons((u16_t)proto);
 811ac28:	4640      	mov	r0, r8
 811ac2a:	f7ff fa7d 	bl	811a128 <lwip_htons>
 811ac2e:	4605      	mov	r5, r0
  acc += (u32_t)lwip_htons(proto_len);
 811ac30:	4638      	mov	r0, r7
 811ac32:	f7ff fa79 	bl	811a128 <lwip_htons>
 811ac36:	4428      	add	r0, r5
 811ac38:	4404      	add	r4, r0

  /* Fold 32-bit sum to 16 bits
     calling this twice is probably faster than if statements... */
  acc = FOLD_U32T(acc);
 811ac3a:	b2a0      	uxth	r0, r4
 811ac3c:	eb00 4414 	add.w	r4, r0, r4, lsr #16
  acc = FOLD_U32T(acc);
 811ac40:	b2a0      	uxth	r0, r4
 811ac42:	eb00 4014 	add.w	r0, r0, r4, lsr #16
  LWIP_DEBUGF(INET_DEBUG, ("inet_chksum_pseudo(): pbuf chain lwip_chksum()=%"X32_F"\n", acc));
  return (u16_t)~(acc & 0xffffUL);
 811ac46:	43c0      	mvns	r0, r0
}
 811ac48:	b280      	uxth	r0, r0
 811ac4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 811ac4e:	bf00      	nop

0811ac50 <ip_chksum_pseudo>:
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */
u16_t
ip_chksum_pseudo(struct pbuf *p, u8_t proto, u16_t proto_len,
                 const ip_addr_t *src, const ip_addr_t *dest)
{
 811ac50:	b430      	push	{r4, r5}
 811ac52:	9c02      	ldr	r4, [sp, #8]
  addr = ip4_addr_get_u32(src);
 811ac54:	681d      	ldr	r5, [r3, #0]
  addr = ip4_addr_get_u32(dest);
 811ac56:	6824      	ldr	r4, [r4, #0]
  acc = (u32_t)(acc + ((addr >> 16) & 0xffffUL));
 811ac58:	0c23      	lsrs	r3, r4, #16
 811ac5a:	fa13 f384 	uxtah	r3, r3, r4
 811ac5e:	fa13 f385 	uxtah	r3, r3, r5
 811ac62:	eb03 4315 	add.w	r3, r3, r5, lsr #16
  acc = FOLD_U32T(acc);
 811ac66:	b29c      	uxth	r4, r3
 811ac68:	eb04 4313 	add.w	r3, r4, r3, lsr #16
  acc = FOLD_U32T(acc);
 811ac6c:	b29c      	uxth	r4, r3
  return inet_cksum_pseudo_base(p, proto, proto_len, acc);
 811ac6e:	eb04 4313 	add.w	r3, r4, r3, lsr #16
#if LWIP_IPV4
  {
    return inet_chksum_pseudo(p, proto, proto_len, ip_2_ip4(src), ip_2_ip4(dest));
  }
#endif /* LWIP_IPV4 */
}
 811ac72:	bc30      	pop	{r4, r5}
  return inet_cksum_pseudo_base(p, proto, proto_len, acc);
 811ac74:	f7ff bfb2 	b.w	811abdc <inet_cksum_pseudo_base>

0811ac78 <inet_chksum>:
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */

u16_t
inet_chksum(const void *dataptr, u16_t len)
{
 811ac78:	b508      	push	{r3, lr}
  return (u16_t)~(unsigned int)LWIP_CHKSUM(dataptr, len);
 811ac7a:	f7ff ff71 	bl	811ab60 <lwip_standard_chksum>
 811ac7e:	43c0      	mvns	r0, r0
}
 811ac80:	b280      	uxth	r0, r0
 811ac82:	bd08      	pop	{r3, pc}

0811ac84 <inet_chksum_pbuf>:
  u32_t acc;
  struct pbuf *q;
  int swapped = 0;

  acc = 0;
  for (q = p; q != NULL; q = q->next) {
 811ac84:	b338      	cbz	r0, 811acd6 <inet_chksum_pbuf+0x52>
{
 811ac86:	b570      	push	{r4, r5, r6, lr}
  int swapped = 0;
 811ac88:	2600      	movs	r6, #0
 811ac8a:	4605      	mov	r5, r0
  acc = 0;
 811ac8c:	4634      	mov	r4, r6
    acc += LWIP_CHKSUM(q->payload, q->len);
 811ac8e:	8969      	ldrh	r1, [r5, #10]
 811ac90:	6868      	ldr	r0, [r5, #4]
 811ac92:	f7ff ff65 	bl	811ab60 <lwip_standard_chksum>
 811ac96:	4404      	add	r4, r0
    acc = FOLD_U32T(acc);
    if (q->len % 2 != 0) {
 811ac98:	896b      	ldrh	r3, [r5, #10]
    acc = FOLD_U32T(acc);
 811ac9a:	b2a2      	uxth	r2, r4
    if (q->len % 2 != 0) {
 811ac9c:	f013 0f01 	tst.w	r3, #1
    acc = FOLD_U32T(acc);
 811aca0:	eb02 4414 	add.w	r4, r2, r4, lsr #16
      swapped = !swapped;
      acc = SWAP_BYTES_IN_WORD(acc);
 811aca4:	ea4f 2304 	mov.w	r3, r4, lsl #8
 811aca8:	f3c4 2207 	ubfx	r2, r4, #8, #8
    if (q->len % 2 != 0) {
 811acac:	d004      	beq.n	811acb8 <inet_chksum_pbuf+0x34>
      acc = SWAP_BYTES_IN_WORD(acc);
 811acae:	b29b      	uxth	r3, r3
 811acb0:	f086 0601 	eor.w	r6, r6, #1
 811acb4:	ea43 0402 	orr.w	r4, r3, r2
  for (q = p; q != NULL; q = q->next) {
 811acb8:	682d      	ldr	r5, [r5, #0]
 811acba:	2d00      	cmp	r5, #0
 811acbc:	d1e7      	bne.n	811ac8e <inet_chksum_pbuf+0xa>
    }
  }

  if (swapped) {
 811acbe:	b13e      	cbz	r6, 811acd0 <inet_chksum_pbuf+0x4c>
    acc = SWAP_BYTES_IN_WORD(acc);
 811acc0:	0220      	lsls	r0, r4, #8
 811acc2:	f3c4 2407 	ubfx	r4, r4, #8, #8
 811acc6:	b280      	uxth	r0, r0
 811acc8:	4320      	orrs	r0, r4
  }
  return (u16_t)~(acc & 0xffffUL);
 811acca:	43c0      	mvns	r0, r0
 811accc:	b280      	uxth	r0, r0
}
 811acce:	bd70      	pop	{r4, r5, r6, pc}
  return (u16_t)~(acc & 0xffffUL);
 811acd0:	43e0      	mvns	r0, r4
 811acd2:	b280      	uxth	r0, r0
}
 811acd4:	bd70      	pop	{r4, r5, r6, pc}
  for (q = p; q != NULL; q = q->next) {
 811acd6:	f64f 70ff 	movw	r0, #65535	; 0xffff
}
 811acda:	4770      	bx	lr

0811acdc <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 811acdc:	b508      	push	{r3, lr}
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 811acde:	f009 fe37 	bl	8124950 <sys_init>
#endif /* !NO_SYS */
  mem_init();
 811ace2:	f000 f975 	bl	811afd0 <mem_init>
  memp_init();
 811ace6:	f000 fcf9 	bl	811b6dc <memp_init>
  pbuf_init();
  netif_init();
 811acea:	f000 fdbd 	bl	811b868 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 811acee:	f005 fffd 	bl	8120cec <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 811acf2:	f001 fd89 	bl	811c808 <tcp_init>
#endif /* LWIP_TCP */
#if LWIP_IGMP
  igmp_init();
#endif /* LWIP_IGMP */
#if LWIP_DNS
  dns_init();
 811acf6:	f7ff fdbf 	bl	811a878 <dns_init>
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
#endif /* LWIP_TIMERS */
}
 811acfa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  sys_timeouts_init();
 811acfe:	f005 bf4d 	b.w	8120b9c <sys_timeouts_init>
 811ad02:	bf00      	nop

0811ad04 <mem_link_valid>:
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
  nmem = ptr_to_mem(mem->next);
  pmem = ptr_to_mem(mem->prev);
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 811ad04:	f242 7310 	movw	r3, #10000	; 0x2710
  pmem = ptr_to_mem(mem->prev);
 811ad08:	8841      	ldrh	r1, [r0, #2]
  nmem = ptr_to_mem(mem->next);
 811ad0a:	f8b0 c000 	ldrh.w	ip, [r0]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 811ad0e:	4299      	cmp	r1, r3
 811ad10:	d81b      	bhi.n	811ad4a <mem_link_valid+0x46>
 811ad12:	459c      	cmp	ip, r3
 811ad14:	bf94      	ite	ls
 811ad16:	2200      	movls	r2, #0
 811ad18:	2201      	movhi	r2, #1
 811ad1a:	b9b2      	cbnz	r2, 811ad4a <mem_link_valid+0x46>
  return (mem_size_t)((u8_t *)mem - ram);
 811ad1c:	4b0f      	ldr	r3, [pc, #60]	; (811ad5c <mem_link_valid+0x58>)
{
 811ad1e:	b410      	push	{r4}
  return (mem_size_t)((u8_t *)mem - ram);
 811ad20:	681c      	ldr	r4, [r3, #0]
 811ad22:	1b03      	subs	r3, r0, r4
 811ad24:	b29b      	uxth	r3, r3
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 811ad26:	4299      	cmp	r1, r3
 811ad28:	d002      	beq.n	811ad30 <mem_link_valid+0x2c>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 811ad2a:	5a61      	ldrh	r1, [r4, r1]
 811ad2c:	4299      	cmp	r1, r3
 811ad2e:	d10e      	bne.n	811ad4e <mem_link_valid+0x4a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 811ad30:	4a0b      	ldr	r2, [pc, #44]	; (811ad60 <mem_link_valid+0x5c>)
  return (struct mem *)(void *)&ram[ptr];
 811ad32:	4464      	add	r4, ip
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 811ad34:	6812      	ldr	r2, [r2, #0]
 811ad36:	42a2      	cmp	r2, r4
 811ad38:	d00d      	beq.n	811ad56 <mem_link_valid+0x52>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 811ad3a:	8860      	ldrh	r0, [r4, #2]
 811ad3c:	1ac0      	subs	r0, r0, r3
 811ad3e:	fab0 f080 	clz	r0, r0
 811ad42:	0940      	lsrs	r0, r0, #5
    return 0;
  }
  return 1;
}
 811ad44:	f85d 4b04 	ldr.w	r4, [sp], #4
 811ad48:	4770      	bx	lr
    return 0;
 811ad4a:	2000      	movs	r0, #0
}
 811ad4c:	4770      	bx	lr
    return 0;
 811ad4e:	4610      	mov	r0, r2
}
 811ad50:	f85d 4b04 	ldr.w	r4, [sp], #4
 811ad54:	4770      	bx	lr
  return 1;
 811ad56:	2001      	movs	r0, #1
 811ad58:	e7f4      	b.n	811ad44 <mem_link_valid+0x40>
 811ad5a:	bf00      	nop
 811ad5c:	2001f2bc 	.word	0x2001f2bc
 811ad60:	2001f2c0 	.word	0x2001f2c0

0811ad64 <mem_sanity>:

#if MEM_SANITY_CHECK
static void
mem_sanity(void)
{
 811ad64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  struct mem *mem;
  u8_t last_used;

  /* begin with first element here */
  mem = (struct mem *)ram;
 811ad68:	4f5f      	ldr	r7, [pc, #380]	; (811aee8 <mem_sanity+0x184>)
 811ad6a:	683e      	ldr	r6, [r7, #0]
  LWIP_ASSERT("heap element used valid", (mem->used == 0) || (mem->used == 1));
 811ad6c:	7935      	ldrb	r5, [r6, #4]
 811ad6e:	2d01      	cmp	r5, #1
 811ad70:	d907      	bls.n	811ad82 <mem_sanity+0x1e>
 811ad72:	4b5e      	ldr	r3, [pc, #376]	; (811aeec <mem_sanity+0x188>)
 811ad74:	f240 223f 	movw	r2, #575	; 0x23f
 811ad78:	495d      	ldr	r1, [pc, #372]	; (811aef0 <mem_sanity+0x18c>)
 811ad7a:	485e      	ldr	r0, [pc, #376]	; (811aef4 <mem_sanity+0x190>)
 811ad7c:	f00b fada 	bl	8126334 <iprintf>
  last_used = mem->used;
 811ad80:	7935      	ldrb	r5, [r6, #4]
  LWIP_ASSERT("heap element prev ptr valid", mem->prev == 0);
 811ad82:	8873      	ldrh	r3, [r6, #2]
 811ad84:	2b00      	cmp	r3, #0
 811ad86:	f040 80a7 	bne.w	811aed8 <mem_sanity+0x174>
  LWIP_ASSERT("heap element next ptr valid", mem->next <= MEM_SIZE_ALIGNED);
 811ad8a:	8834      	ldrh	r4, [r6, #0]
 811ad8c:	f242 7310 	movw	r3, #10000	; 0x2710
 811ad90:	429c      	cmp	r4, r3
 811ad92:	f200 8098 	bhi.w	811aec6 <mem_sanity+0x162>
  return (struct mem *)(void *)&ram[ptr];
 811ad96:	683b      	ldr	r3, [r7, #0]
 811ad98:	441c      	add	r4, r3
  LWIP_ASSERT("heap element next ptr aligned", LWIP_MEM_ALIGN(ptr_to_mem(mem->next) == ptr_to_mem(mem->next)));

  /* check all elements before the end of the heap */
  for (mem = ptr_to_mem(mem->next);
 811ad9a:	429c      	cmp	r4, r3
 811ad9c:	d961      	bls.n	811ae62 <mem_sanity+0xfe>
 811ad9e:	f8df 8170 	ldr.w	r8, [pc, #368]	; 811af10 <mem_sanity+0x1ac>
       ((u8_t *)mem > ram) && (mem < ram_end);
       mem = ptr_to_mem(mem->next)) {
    LWIP_ASSERT("heap element aligned", LWIP_MEM_ALIGN(mem) == mem);
 811ada2:	f8df a148 	ldr.w	sl, [pc, #328]	; 811aeec <mem_sanity+0x188>
 811ada6:	f8df 916c 	ldr.w	r9, [pc, #364]	; 811af14 <mem_sanity+0x1b0>
 811adaa:	4e52      	ldr	r6, [pc, #328]	; (811aef4 <mem_sanity+0x190>)
 811adac:	e012      	b.n	811add4 <mem_sanity+0x70>
    LWIP_ASSERT("heap element prev ptr aligned", LWIP_MEM_ALIGN(ptr_to_mem(mem->prev) == ptr_to_mem(mem->prev)));
    LWIP_ASSERT("heap element next ptr aligned", LWIP_MEM_ALIGN(ptr_to_mem(mem->next) == ptr_to_mem(mem->next)));

    if (last_used == 0) {
      /* 2 unused elements in a row? */
      LWIP_ASSERT("heap element unused?", mem->used == 1);
 811adae:	2b01      	cmp	r3, #1
 811adb0:	d006      	beq.n	811adc0 <mem_sanity+0x5c>
 811adb2:	4653      	mov	r3, sl
 811adb4:	f240 2251 	movw	r2, #593	; 0x251
 811adb8:	494f      	ldr	r1, [pc, #316]	; (811aef8 <mem_sanity+0x194>)
 811adba:	4630      	mov	r0, r6
 811adbc:	f00b faba 	bl	8126334 <iprintf>
    } else {
      LWIP_ASSERT("heap element unused member", (mem->used == 0) || (mem->used == 1));
    }

    LWIP_ASSERT("heap element link valid", mem_link_valid(mem));
 811adc0:	4620      	mov	r0, r4
 811adc2:	f7ff ff9f 	bl	811ad04 <mem_link_valid>
 811adc6:	b380      	cbz	r0, 811ae2a <mem_sanity+0xc6>
  return (struct mem *)(void *)&ram[ptr];
 811adc8:	683b      	ldr	r3, [r7, #0]
 811adca:	8822      	ldrh	r2, [r4, #0]

    /* used/unused altering */
    last_used = mem->used;
 811adcc:	7925      	ldrb	r5, [r4, #4]
  return (struct mem *)(void *)&ram[ptr];
 811adce:	189c      	adds	r4, r3, r2
  for (mem = ptr_to_mem(mem->next);
 811add0:	42a3      	cmp	r3, r4
 811add2:	d246      	bcs.n	811ae62 <mem_sanity+0xfe>
       ((u8_t *)mem > ram) && (mem < ram_end);
 811add4:	f8d8 2000 	ldr.w	r2, [r8]
 811add8:	42a2      	cmp	r2, r4
 811adda:	d942      	bls.n	811ae62 <mem_sanity+0xfe>
    LWIP_ASSERT("heap element aligned", LWIP_MEM_ALIGN(mem) == mem);
 811addc:	1ce2      	adds	r2, r4, #3
 811adde:	f022 0203 	bic.w	r2, r2, #3
 811ade2:	4294      	cmp	r4, r2
 811ade4:	d006      	beq.n	811adf4 <mem_sanity+0x90>
 811ade6:	4653      	mov	r3, sl
 811ade8:	f240 2249 	movw	r2, #585	; 0x249
 811adec:	4649      	mov	r1, r9
 811adee:	4630      	mov	r0, r6
 811adf0:	f00b faa0 	bl	8126334 <iprintf>
    LWIP_ASSERT("heap element prev ptr valid", mem->prev <= MEM_SIZE_ALIGNED);
 811adf4:	8862      	ldrh	r2, [r4, #2]
 811adf6:	f242 7310 	movw	r3, #10000	; 0x2710
 811adfa:	429a      	cmp	r2, r3
 811adfc:	d81d      	bhi.n	811ae3a <mem_sanity+0xd6>
    LWIP_ASSERT("heap element next ptr valid", mem->next <= MEM_SIZE_ALIGNED);
 811adfe:	8822      	ldrh	r2, [r4, #0]
 811ae00:	f242 7310 	movw	r3, #10000	; 0x2710
 811ae04:	429a      	cmp	r2, r3
 811ae06:	d824      	bhi.n	811ae52 <mem_sanity+0xee>
      LWIP_ASSERT("heap element unused?", mem->used == 1);
 811ae08:	7923      	ldrb	r3, [r4, #4]
    if (last_used == 0) {
 811ae0a:	2d00      	cmp	r5, #0
 811ae0c:	d0cf      	beq.n	811adae <mem_sanity+0x4a>
      LWIP_ASSERT("heap element unused member", (mem->used == 0) || (mem->used == 1));
 811ae0e:	2b01      	cmp	r3, #1
 811ae10:	d9d6      	bls.n	811adc0 <mem_sanity+0x5c>
 811ae12:	4653      	mov	r3, sl
 811ae14:	f240 2253 	movw	r2, #595	; 0x253
 811ae18:	4938      	ldr	r1, [pc, #224]	; (811aefc <mem_sanity+0x198>)
 811ae1a:	4630      	mov	r0, r6
 811ae1c:	f00b fa8a 	bl	8126334 <iprintf>
    LWIP_ASSERT("heap element link valid", mem_link_valid(mem));
 811ae20:	4620      	mov	r0, r4
 811ae22:	f7ff ff6f 	bl	811ad04 <mem_link_valid>
 811ae26:	2800      	cmp	r0, #0
 811ae28:	d1ce      	bne.n	811adc8 <mem_sanity+0x64>
 811ae2a:	4653      	mov	r3, sl
 811ae2c:	f240 2256 	movw	r2, #598	; 0x256
 811ae30:	4933      	ldr	r1, [pc, #204]	; (811af00 <mem_sanity+0x19c>)
 811ae32:	4630      	mov	r0, r6
 811ae34:	f00b fa7e 	bl	8126334 <iprintf>
 811ae38:	e7c6      	b.n	811adc8 <mem_sanity+0x64>
    LWIP_ASSERT("heap element prev ptr valid", mem->prev <= MEM_SIZE_ALIGNED);
 811ae3a:	4653      	mov	r3, sl
 811ae3c:	f240 224a 	movw	r2, #586	; 0x24a
 811ae40:	4930      	ldr	r1, [pc, #192]	; (811af04 <mem_sanity+0x1a0>)
 811ae42:	4630      	mov	r0, r6
 811ae44:	f00b fa76 	bl	8126334 <iprintf>
    LWIP_ASSERT("heap element next ptr valid", mem->next <= MEM_SIZE_ALIGNED);
 811ae48:	8822      	ldrh	r2, [r4, #0]
 811ae4a:	f242 7310 	movw	r3, #10000	; 0x2710
 811ae4e:	429a      	cmp	r2, r3
 811ae50:	d9da      	bls.n	811ae08 <mem_sanity+0xa4>
 811ae52:	4653      	mov	r3, sl
 811ae54:	f240 224b 	movw	r2, #587	; 0x24b
 811ae58:	492b      	ldr	r1, [pc, #172]	; (811af08 <mem_sanity+0x1a4>)
 811ae5a:	4630      	mov	r0, r6
 811ae5c:	f00b fa6a 	bl	8126334 <iprintf>
 811ae60:	e7d2      	b.n	811ae08 <mem_sanity+0xa4>
  return (struct mem *)(void *)&ram[ptr];
 811ae62:	f242 7210 	movw	r2, #10000	; 0x2710
 811ae66:	441a      	add	r2, r3
  }
  LWIP_ASSERT("heap end ptr sanity", mem == ptr_to_mem(MEM_SIZE_ALIGNED));
 811ae68:	4294      	cmp	r4, r2
 811ae6a:	d006      	beq.n	811ae7a <mem_sanity+0x116>
 811ae6c:	4b1f      	ldr	r3, [pc, #124]	; (811aeec <mem_sanity+0x188>)
 811ae6e:	f240 225b 	movw	r2, #603	; 0x25b
 811ae72:	4926      	ldr	r1, [pc, #152]	; (811af0c <mem_sanity+0x1a8>)
 811ae74:	481f      	ldr	r0, [pc, #124]	; (811aef4 <mem_sanity+0x190>)
 811ae76:	f00b fa5d 	bl	8126334 <iprintf>
  LWIP_ASSERT("heap element used valid", mem->used == 1);
 811ae7a:	7923      	ldrb	r3, [r4, #4]
 811ae7c:	2b01      	cmp	r3, #1
 811ae7e:	d006      	beq.n	811ae8e <mem_sanity+0x12a>
 811ae80:	4b1a      	ldr	r3, [pc, #104]	; (811aeec <mem_sanity+0x188>)
 811ae82:	f44f 7217 	mov.w	r2, #604	; 0x25c
 811ae86:	491a      	ldr	r1, [pc, #104]	; (811aef0 <mem_sanity+0x18c>)
 811ae88:	481a      	ldr	r0, [pc, #104]	; (811aef4 <mem_sanity+0x190>)
 811ae8a:	f00b fa53 	bl	8126334 <iprintf>
  LWIP_ASSERT("heap element prev ptr valid", mem->prev == MEM_SIZE_ALIGNED);
 811ae8e:	8862      	ldrh	r2, [r4, #2]
 811ae90:	f242 7310 	movw	r3, #10000	; 0x2710
 811ae94:	429a      	cmp	r2, r3
 811ae96:	d006      	beq.n	811aea6 <mem_sanity+0x142>
 811ae98:	4b14      	ldr	r3, [pc, #80]	; (811aeec <mem_sanity+0x188>)
 811ae9a:	f240 225d 	movw	r2, #605	; 0x25d
 811ae9e:	4919      	ldr	r1, [pc, #100]	; (811af04 <mem_sanity+0x1a0>)
 811aea0:	4814      	ldr	r0, [pc, #80]	; (811aef4 <mem_sanity+0x190>)
 811aea2:	f00b fa47 	bl	8126334 <iprintf>
  LWIP_ASSERT("heap element next ptr valid", mem->next == MEM_SIZE_ALIGNED);
 811aea6:	8822      	ldrh	r2, [r4, #0]
 811aea8:	f242 7310 	movw	r3, #10000	; 0x2710
 811aeac:	429a      	cmp	r2, r3
 811aeae:	d101      	bne.n	811aeb4 <mem_sanity+0x150>
}
 811aeb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  LWIP_ASSERT("heap element next ptr valid", mem->next == MEM_SIZE_ALIGNED);
 811aeb4:	4b0d      	ldr	r3, [pc, #52]	; (811aeec <mem_sanity+0x188>)
 811aeb6:	f240 225e 	movw	r2, #606	; 0x25e
 811aeba:	4913      	ldr	r1, [pc, #76]	; (811af08 <mem_sanity+0x1a4>)
 811aebc:	480d      	ldr	r0, [pc, #52]	; (811aef4 <mem_sanity+0x190>)
}
 811aebe:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  LWIP_ASSERT("heap element next ptr valid", mem->next == MEM_SIZE_ALIGNED);
 811aec2:	f00b ba37 	b.w	8126334 <iprintf>
  LWIP_ASSERT("heap element next ptr valid", mem->next <= MEM_SIZE_ALIGNED);
 811aec6:	4b09      	ldr	r3, [pc, #36]	; (811aeec <mem_sanity+0x188>)
 811aec8:	f240 2242 	movw	r2, #578	; 0x242
 811aecc:	490e      	ldr	r1, [pc, #56]	; (811af08 <mem_sanity+0x1a4>)
 811aece:	4809      	ldr	r0, [pc, #36]	; (811aef4 <mem_sanity+0x190>)
 811aed0:	f00b fa30 	bl	8126334 <iprintf>
  LWIP_ASSERT("heap element next ptr aligned", LWIP_MEM_ALIGN(ptr_to_mem(mem->next) == ptr_to_mem(mem->next)));
 811aed4:	8834      	ldrh	r4, [r6, #0]
 811aed6:	e75e      	b.n	811ad96 <mem_sanity+0x32>
  LWIP_ASSERT("heap element prev ptr valid", mem->prev == 0);
 811aed8:	4b04      	ldr	r3, [pc, #16]	; (811aeec <mem_sanity+0x188>)
 811aeda:	f240 2241 	movw	r2, #577	; 0x241
 811aede:	4909      	ldr	r1, [pc, #36]	; (811af04 <mem_sanity+0x1a0>)
 811aee0:	4804      	ldr	r0, [pc, #16]	; (811aef4 <mem_sanity+0x190>)
 811aee2:	f00b fa27 	bl	8126334 <iprintf>
 811aee6:	e750      	b.n	811ad8a <mem_sanity+0x26>
 811aee8:	2001f2bc 	.word	0x2001f2bc
 811aeec:	081446d0 	.word	0x081446d0
 811aef0:	08144700 	.word	0x08144700
 811aef4:	0812b014 	.word	0x0812b014
 811aef8:	08144768 	.word	0x08144768
 811aefc:	08144780 	.word	0x08144780
 811af00:	0814479c 	.word	0x0814479c
 811af04:	08144718 	.word	0x08144718
 811af08:	08144734 	.word	0x08144734
 811af0c:	081447b4 	.word	0x081447b4
 811af10:	2001f2c0 	.word	0x2001f2c0
 811af14:	08144750 	.word	0x08144750

0811af18 <mem_overflow_check_raw>:
{
 811af18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 811af1c:	1e4c      	subs	r4, r1, #1
 811af1e:	310f      	adds	r1, #15
 811af20:	b0a3      	sub	sp, #140	; 0x8c
 811af22:	4606      	mov	r6, r0
 811af24:	4615      	mov	r5, r2
 811af26:	4698      	mov	r8, r3
 811af28:	4404      	add	r4, r0
 811af2a:	180f      	adds	r7, r1, r0
      snprintf(errstr, sizeof(errstr), "detected mem overflow in %s%s", descr1, descr2);
 811af2c:	f8df 9074 	ldr.w	r9, [pc, #116]	; 811afa4 <mem_overflow_check_raw+0x8c>
      LWIP_ASSERT(errstr, 0);
 811af30:	f8df b074 	ldr.w	fp, [pc, #116]	; 811afa8 <mem_overflow_check_raw+0x90>
 811af34:	f8df a074 	ldr.w	sl, [pc, #116]	; 811afac <mem_overflow_check_raw+0x94>
    if (m[k] != 0xcd) {
 811af38:	f814 3f01 	ldrb.w	r3, [r4, #1]!
      snprintf(errstr, sizeof(errstr), "detected mem overflow in %s%s", descr1, descr2);
 811af3c:	464a      	mov	r2, r9
 811af3e:	2180      	movs	r1, #128	; 0x80
 811af40:	a802      	add	r0, sp, #8
    if (m[k] != 0xcd) {
 811af42:	2bcd      	cmp	r3, #205	; 0xcd
      snprintf(errstr, sizeof(errstr), "detected mem overflow in %s%s", descr1, descr2);
 811af44:	462b      	mov	r3, r5
    if (m[k] != 0xcd) {
 811af46:	d009      	beq.n	811af5c <mem_overflow_check_raw+0x44>
      snprintf(errstr, sizeof(errstr), "detected mem overflow in %s%s", descr1, descr2);
 811af48:	f8cd 8000 	str.w	r8, [sp]
 811af4c:	f00b fba8 	bl	81266a0 <sniprintf>
      LWIP_ASSERT(errstr, 0);
 811af50:	465b      	mov	r3, fp
 811af52:	226d      	movs	r2, #109	; 0x6d
 811af54:	a902      	add	r1, sp, #8
 811af56:	4650      	mov	r0, sl
 811af58:	f00b f9ec 	bl	8126334 <iprintf>
  for (k = 0; k < MEM_SANITY_REGION_AFTER_ALIGNED; k++) {
 811af5c:	42bc      	cmp	r4, r7
 811af5e:	d1eb      	bne.n	811af38 <mem_overflow_check_raw+0x20>
 811af60:	f1a6 0411 	sub.w	r4, r6, #17
      snprintf(errstr, sizeof(errstr), "detected mem underflow in %s%s", descr1, descr2);
 811af64:	4f0e      	ldr	r7, [pc, #56]	; (811afa0 <mem_overflow_check_raw+0x88>)
 811af66:	3e01      	subs	r6, #1
      LWIP_ASSERT(errstr, 0);
 811af68:	f8df a03c 	ldr.w	sl, [pc, #60]	; 811afa8 <mem_overflow_check_raw+0x90>
 811af6c:	f8df 903c 	ldr.w	r9, [pc, #60]	; 811afac <mem_overflow_check_raw+0x94>
    if (m[k] != 0xcd) {
 811af70:	f814 0f01 	ldrb.w	r0, [r4, #1]!
      snprintf(errstr, sizeof(errstr), "detected mem underflow in %s%s", descr1, descr2);
 811af74:	463a      	mov	r2, r7
 811af76:	2180      	movs	r1, #128	; 0x80
 811af78:	462b      	mov	r3, r5
    if (m[k] != 0xcd) {
 811af7a:	28cd      	cmp	r0, #205	; 0xcd
      snprintf(errstr, sizeof(errstr), "detected mem underflow in %s%s", descr1, descr2);
 811af7c:	a802      	add	r0, sp, #8
    if (m[k] != 0xcd) {
 811af7e:	d009      	beq.n	811af94 <mem_overflow_check_raw+0x7c>
      snprintf(errstr, sizeof(errstr), "detected mem underflow in %s%s", descr1, descr2);
 811af80:	f8cd 8000 	str.w	r8, [sp]
 811af84:	f00b fb8c 	bl	81266a0 <sniprintf>
      LWIP_ASSERT(errstr, 0);
 811af88:	4653      	mov	r3, sl
 811af8a:	2278      	movs	r2, #120	; 0x78
 811af8c:	a902      	add	r1, sp, #8
 811af8e:	4648      	mov	r0, r9
 811af90:	f00b f9d0 	bl	8126334 <iprintf>
  for (k = 0; k < MEM_SANITY_REGION_BEFORE_ALIGNED; k++) {
 811af94:	42b4      	cmp	r4, r6
 811af96:	d1eb      	bne.n	811af70 <mem_overflow_check_raw+0x58>
}
 811af98:	b023      	add	sp, #140	; 0x8c
 811af9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 811af9e:	bf00      	nop
 811afa0:	081447e8 	.word	0x081447e8
 811afa4:	081447c8 	.word	0x081447c8
 811afa8:	081446d0 	.word	0x081446d0
 811afac:	0812b014 	.word	0x0812b014

0811afb0 <mem_overflow_init_raw>:
  memset(m, 0xcd, MEM_SANITY_REGION_BEFORE_ALIGNED);
 811afb0:	f04f 33cd 	mov.w	r3, #3452816845	; 0xcdcdcdcd
  m = (u8_t *)p + size;
 811afb4:	1842      	adds	r2, r0, r1
  memset(m, 0xcd, MEM_SANITY_REGION_BEFORE_ALIGNED);
 811afb6:	f840 3c10 	str.w	r3, [r0, #-16]
 811afba:	f840 3c0c 	str.w	r3, [r0, #-12]
 811afbe:	f840 3c08 	str.w	r3, [r0, #-8]
 811afc2:	f840 3c04 	str.w	r3, [r0, #-4]
  memset(m, 0xcd, MEM_SANITY_REGION_AFTER_ALIGNED);
 811afc6:	5043      	str	r3, [r0, r1]
 811afc8:	6053      	str	r3, [r2, #4]
 811afca:	6093      	str	r3, [r2, #8]
 811afcc:	60d3      	str	r3, [r2, #12]
}
 811afce:	4770      	bx	lr

0811afd0 <mem_init>:
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 811afd0:	4b14      	ldr	r3, [pc, #80]	; (811b024 <mem_init+0x54>)
  mem->next = MEM_SIZE_ALIGNED;
 811afd2:	f242 7210 	movw	r2, #10000	; 0x2710
  mem->used = 0;
 811afd6:	2000      	movs	r0, #0
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 811afd8:	4913      	ldr	r1, [pc, #76]	; (811b028 <mem_init+0x58>)
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 811afda:	f023 0303 	bic.w	r3, r3, #3
{
 811afde:	b510      	push	{r4, lr}
  mem->next = MEM_SIZE_ALIGNED;
 811afe0:	601a      	str	r2, [r3, #0]
  return (struct mem *)(void *)&ram[ptr];
 811afe2:	441a      	add	r2, r3
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 811afe4:	4c11      	ldr	r4, [pc, #68]	; (811b02c <mem_init+0x5c>)
  mem->used = 0;
 811afe6:	7118      	strb	r0, [r3, #4]
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 811afe8:	600a      	str	r2, [r1, #0]
  ram_end->next = MEM_SIZE_ALIGNED;
 811afea:	f503 5200 	add.w	r2, r3, #8192	; 0x2000
 811afee:	4910      	ldr	r1, [pc, #64]	; (811b030 <mem_init+0x60>)
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 811aff0:	6023      	str	r3, [r4, #0]
  ram_end->used = 1;
 811aff2:	2301      	movs	r3, #1
  ram_end->next = MEM_SIZE_ALIGNED;
 811aff4:	f8c2 1710 	str.w	r1, [r2, #1808]	; 0x710
  ram_end->used = 1;
 811aff8:	f882 3714 	strb.w	r3, [r2, #1812]	; 0x714
  MEM_SANITY();
 811affc:	f7ff feb2 	bl	811ad64 <mem_sanity>
  lfree = (struct mem *)(void *)ram;
 811b000:	6822      	ldr	r2, [r4, #0]
 811b002:	4b0c      	ldr	r3, [pc, #48]	; (811b034 <mem_init+0x64>)
  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 811b004:	480c      	ldr	r0, [pc, #48]	; (811b038 <mem_init+0x68>)
  lfree = (struct mem *)(void *)ram;
 811b006:	601a      	str	r2, [r3, #0]
  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 811b008:	f009 fcae 	bl	8124968 <sys_mutex_new>
 811b00c:	b900      	cbnz	r0, 811b010 <mem_init+0x40>
}
 811b00e:	bd10      	pop	{r4, pc}
    LWIP_ASSERT("failed to create mem_mutex", 0);
 811b010:	4b0a      	ldr	r3, [pc, #40]	; (811b03c <mem_init+0x6c>)
 811b012:	f240 221f 	movw	r2, #543	; 0x21f
 811b016:	490a      	ldr	r1, [pc, #40]	; (811b040 <mem_init+0x70>)
 811b018:	480a      	ldr	r0, [pc, #40]	; (811b044 <mem_init+0x74>)
}
 811b01a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    LWIP_ASSERT("failed to create mem_mutex", 0);
 811b01e:	f00b b989 	b.w	8126334 <iprintf>
 811b022:	bf00      	nop
 811b024:	2001f2c7 	.word	0x2001f2c7
 811b028:	2001f2c0 	.word	0x2001f2c0
 811b02c:	2001f2bc 	.word	0x2001f2bc
 811b030:	27102710 	.word	0x27102710
 811b034:	2001f2b0 	.word	0x2001f2b0
 811b038:	2001f2b8 	.word	0x2001f2b8
 811b03c:	081446d0 	.word	0x081446d0
 811b040:	08144808 	.word	0x08144808
 811b044:	0812b014 	.word	0x0812b014

0811b048 <mem_free>:
mem_free(void *rmem)
{
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 811b048:	2800      	cmp	r0, #0
 811b04a:	d07f      	beq.n	811b14c <mem_free+0x104>
{
 811b04c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 811b050:	f010 0803 	ands.w	r8, r0, #3
 811b054:	4604      	mov	r4, r0
 811b056:	d170      	bne.n	811b13a <mem_free+0xf2>

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 811b058:	4e5c      	ldr	r6, [pc, #368]	; (811b1cc <mem_free+0x184>)
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 811b05a:	f1a0 0518 	sub.w	r5, r0, #24
  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 811b05e:	6833      	ldr	r3, [r6, #0]
 811b060:	42ab      	cmp	r3, r5
 811b062:	d805      	bhi.n	811b070 <mem_free+0x28>
 811b064:	4f5a      	ldr	r7, [pc, #360]	; (811b1d0 <mem_free+0x188>)
 811b066:	f100 030c 	add.w	r3, r0, #12
 811b06a:	683a      	ldr	r2, [r7, #0]
 811b06c:	429a      	cmp	r2, r3
 811b06e:	d208      	bcs.n	811b082 <mem_free+0x3a>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 811b070:	4b58      	ldr	r3, [pc, #352]	; (811b1d4 <mem_free+0x18c>)
 811b072:	f240 227f 	movw	r2, #639	; 0x27f
 811b076:	4958      	ldr	r1, [pc, #352]	; (811b1d8 <mem_free+0x190>)
 811b078:	4858      	ldr	r0, [pc, #352]	; (811b1dc <mem_free+0x194>)
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
}
 811b07a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 811b07e:	f00b b959 	b.w	8126334 <iprintf>
  mem_overflow_check_raw(p, mem->user_size, "heap", "");
 811b082:	4b57      	ldr	r3, [pc, #348]	; (811b1e0 <mem_free+0x198>)
 811b084:	4a57      	ldr	r2, [pc, #348]	; (811b1e4 <mem_free+0x19c>)
 811b086:	f830 1c12 	ldrh.w	r1, [r0, #-18]
 811b08a:	f7ff ff45 	bl	811af18 <mem_overflow_check_raw>
  if (!mem->used) {
 811b08e:	f814 3c14 	ldrb.w	r3, [r4, #-20]
 811b092:	2b00      	cmp	r3, #0
 811b094:	f000 8082 	beq.w	811b19c <mem_free+0x154>
  if (!mem_link_valid(mem)) {
 811b098:	4628      	mov	r0, r5
 811b09a:	f7ff fe33 	bl	811ad04 <mem_link_valid>
 811b09e:	2800      	cmp	r0, #0
 811b0a0:	f000 8085 	beq.w	811b1ae <mem_free+0x166>
  mem->used = 0;
 811b0a4:	f804 8c14 	strb.w	r8, [r4, #-20]
  if (mem < lfree) {
 811b0a8:	f8df 815c 	ldr.w	r8, [pc, #348]	; 811b208 <mem_free+0x1c0>
 811b0ac:	f8d8 3000 	ldr.w	r3, [r8]
 811b0b0:	42ab      	cmp	r3, r5
 811b0b2:	d901      	bls.n	811b0b8 <mem_free+0x70>
    lfree = mem;
 811b0b4:	f8c8 5000 	str.w	r5, [r8]
  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 811b0b8:	6833      	ldr	r3, [r6, #0]
 811b0ba:	429d      	cmp	r5, r3
 811b0bc:	d351      	bcc.n	811b162 <mem_free+0x11a>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 811b0be:	683b      	ldr	r3, [r7, #0]
 811b0c0:	429d      	cmp	r5, r3
 811b0c2:	d258      	bcs.n	811b176 <mem_free+0x12e>
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 811b0c4:	f834 3c18 	ldrh.w	r3, [r4, #-24]
 811b0c8:	f242 7210 	movw	r2, #10000	; 0x2710
 811b0cc:	4293      	cmp	r3, r2
 811b0ce:	d83e      	bhi.n	811b14e <mem_free+0x106>
  return (struct mem *)(void *)&ram[ptr];
 811b0d0:	6832      	ldr	r2, [r6, #0]
 811b0d2:	4413      	add	r3, r2
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 811b0d4:	429d      	cmp	r5, r3
 811b0d6:	d013      	beq.n	811b100 <mem_free+0xb8>
 811b0d8:	7919      	ldrb	r1, [r3, #4]
 811b0da:	b989      	cbnz	r1, 811b100 <mem_free+0xb8>
 811b0dc:	6839      	ldr	r1, [r7, #0]
 811b0de:	428b      	cmp	r3, r1
 811b0e0:	d00e      	beq.n	811b100 <mem_free+0xb8>
    if (lfree == nmem) {
 811b0e2:	f8d8 1000 	ldr.w	r1, [r8]
 811b0e6:	428b      	cmp	r3, r1
 811b0e8:	d06d      	beq.n	811b1c6 <mem_free+0x17e>
    mem->next = nmem->next;
 811b0ea:	8819      	ldrh	r1, [r3, #0]
 811b0ec:	f824 1c18 	strh.w	r1, [r4, #-24]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 811b0f0:	f242 7110 	movw	r1, #10000	; 0x2710
 811b0f4:	881b      	ldrh	r3, [r3, #0]
 811b0f6:	428b      	cmp	r3, r1
 811b0f8:	d002      	beq.n	811b100 <mem_free+0xb8>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 811b0fa:	4413      	add	r3, r2
  return (mem_size_t)((u8_t *)mem - ram);
 811b0fc:	1aa9      	subs	r1, r5, r2
 811b0fe:	8059      	strh	r1, [r3, #2]
  pmem = ptr_to_mem(mem->prev);
 811b100:	f834 1c16 	ldrh.w	r1, [r4, #-22]
  return (struct mem *)(void *)&ram[ptr];
 811b104:	1853      	adds	r3, r2, r1
  if (pmem != mem && pmem->used == 0) {
 811b106:	429d      	cmp	r5, r3
 811b108:	d010      	beq.n	811b12c <mem_free+0xe4>
 811b10a:	7918      	ldrb	r0, [r3, #4]
 811b10c:	b970      	cbnz	r0, 811b12c <mem_free+0xe4>
    if (lfree == mem) {
 811b10e:	f8d8 0000 	ldr.w	r0, [r8]
 811b112:	4285      	cmp	r5, r0
 811b114:	d054      	beq.n	811b1c0 <mem_free+0x178>
    pmem->next = mem->next;
 811b116:	f834 3c18 	ldrh.w	r3, [r4, #-24]
    if (mem->next != MEM_SIZE_ALIGNED) {
 811b11a:	f242 7010 	movw	r0, #10000	; 0x2710
    pmem->next = mem->next;
 811b11e:	5253      	strh	r3, [r2, r1]
    if (mem->next != MEM_SIZE_ALIGNED) {
 811b120:	f834 3c18 	ldrh.w	r3, [r4, #-24]
 811b124:	4283      	cmp	r3, r0
 811b126:	d001      	beq.n	811b12c <mem_free+0xe4>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 811b128:	441a      	add	r2, r3
 811b12a:	8051      	strh	r1, [r2, #2]
  MEM_SANITY();
 811b12c:	f7ff fe1a 	bl	811ad64 <mem_sanity>
  mem_free_count = 1;
 811b130:	4b2d      	ldr	r3, [pc, #180]	; (811b1e8 <mem_free+0x1a0>)
 811b132:	2201      	movs	r2, #1
 811b134:	701a      	strb	r2, [r3, #0]
}
 811b136:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 811b13a:	4b26      	ldr	r3, [pc, #152]	; (811b1d4 <mem_free+0x18c>)
 811b13c:	f240 2273 	movw	r2, #627	; 0x273
 811b140:	492a      	ldr	r1, [pc, #168]	; (811b1ec <mem_free+0x1a4>)
 811b142:	4826      	ldr	r0, [pc, #152]	; (811b1dc <mem_free+0x194>)
}
 811b144:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 811b148:	f00b b8f4 	b.w	8126334 <iprintf>
 811b14c:	4770      	bx	lr
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 811b14e:	4b21      	ldr	r3, [pc, #132]	; (811b1d4 <mem_free+0x18c>)
 811b150:	f44f 72f2 	mov.w	r2, #484	; 0x1e4
 811b154:	4926      	ldr	r1, [pc, #152]	; (811b1f0 <mem_free+0x1a8>)
 811b156:	4821      	ldr	r0, [pc, #132]	; (811b1dc <mem_free+0x194>)
 811b158:	f00b f8ec 	bl	8126334 <iprintf>
  nmem = ptr_to_mem(mem->next);
 811b15c:	f834 3c18 	ldrh.w	r3, [r4, #-24]
 811b160:	e7b6      	b.n	811b0d0 <mem_free+0x88>
  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 811b162:	4b1c      	ldr	r3, [pc, #112]	; (811b1d4 <mem_free+0x18c>)
 811b164:	f240 12df 	movw	r2, #479	; 0x1df
 811b168:	4922      	ldr	r1, [pc, #136]	; (811b1f4 <mem_free+0x1ac>)
 811b16a:	481c      	ldr	r0, [pc, #112]	; (811b1dc <mem_free+0x194>)
 811b16c:	f00b f8e2 	bl	8126334 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 811b170:	683b      	ldr	r3, [r7, #0]
 811b172:	429d      	cmp	r5, r3
 811b174:	d306      	bcc.n	811b184 <mem_free+0x13c>
 811b176:	4b17      	ldr	r3, [pc, #92]	; (811b1d4 <mem_free+0x18c>)
 811b178:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 811b17c:	491e      	ldr	r1, [pc, #120]	; (811b1f8 <mem_free+0x1b0>)
 811b17e:	4817      	ldr	r0, [pc, #92]	; (811b1dc <mem_free+0x194>)
 811b180:	f00b f8d8 	bl	8126334 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 811b184:	f814 3c14 	ldrb.w	r3, [r4, #-20]
 811b188:	2b00      	cmp	r3, #0
 811b18a:	d09b      	beq.n	811b0c4 <mem_free+0x7c>
 811b18c:	4b11      	ldr	r3, [pc, #68]	; (811b1d4 <mem_free+0x18c>)
 811b18e:	f240 12e1 	movw	r2, #481	; 0x1e1
 811b192:	491a      	ldr	r1, [pc, #104]	; (811b1fc <mem_free+0x1b4>)
 811b194:	4811      	ldr	r0, [pc, #68]	; (811b1dc <mem_free+0x194>)
 811b196:	f00b f8cd 	bl	8126334 <iprintf>
 811b19a:	e793      	b.n	811b0c4 <mem_free+0x7c>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 811b19c:	4b0d      	ldr	r3, [pc, #52]	; (811b1d4 <mem_free+0x18c>)
 811b19e:	f44f 7223 	mov.w	r2, #652	; 0x28c
 811b1a2:	4917      	ldr	r1, [pc, #92]	; (811b200 <mem_free+0x1b8>)
 811b1a4:	480d      	ldr	r0, [pc, #52]	; (811b1dc <mem_free+0x194>)
}
 811b1a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 811b1aa:	f00b b8c3 	b.w	8126334 <iprintf>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 811b1ae:	4b09      	ldr	r3, [pc, #36]	; (811b1d4 <mem_free+0x18c>)
 811b1b0:	f240 2295 	movw	r2, #661	; 0x295
 811b1b4:	4913      	ldr	r1, [pc, #76]	; (811b204 <mem_free+0x1bc>)
 811b1b6:	4809      	ldr	r0, [pc, #36]	; (811b1dc <mem_free+0x194>)
}
 811b1b8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 811b1bc:	f00b b8ba 	b.w	8126334 <iprintf>
      lfree = pmem;
 811b1c0:	f8c8 3000 	str.w	r3, [r8]
 811b1c4:	e7a7      	b.n	811b116 <mem_free+0xce>
      lfree = mem;
 811b1c6:	f8c8 5000 	str.w	r5, [r8]
 811b1ca:	e78e      	b.n	811b0ea <mem_free+0xa2>
 811b1cc:	2001f2bc 	.word	0x2001f2bc
 811b1d0:	2001f2c0 	.word	0x2001f2c0
 811b1d4:	081446d0 	.word	0x081446d0
 811b1d8:	08144848 	.word	0x08144848
 811b1dc:	0812b014 	.word	0x0812b014
 811b1e0:	0812b2b8 	.word	0x0812b2b8
 811b1e4:	08144864 	.word	0x08144864
 811b1e8:	2001f2b4 	.word	0x2001f2b4
 811b1ec:	08144824 	.word	0x08144824
 811b1f0:	08144918 	.word	0x08144918
 811b1f4:	081448c8 	.word	0x081448c8
 811b1f8:	081448e0 	.word	0x081448e0
 811b1fc:	081448fc 	.word	0x081448fc
 811b200:	0814486c 	.word	0x0814486c
 811b204:	08144894 	.word	0x08144894
 811b208:	2001f2b0 	.word	0x2001f2b0

0811b20c <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 811b20c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 811b210:	1ccc      	adds	r4, r1, #3
    newsize = MIN_SIZE_ALIGNED;
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 811b212:	f242 7310 	movw	r3, #10000	; 0x2710
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 811b216:	f024 0403 	bic.w	r4, r4, #3
 811b21a:	b2a4      	uxth	r4, r4
  if (newsize < MIN_SIZE_ALIGNED) {
 811b21c:	2c0c      	cmp	r4, #12
 811b21e:	bf38      	it	cc
 811b220:	240c      	movcc	r4, #12
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
 811b222:	3420      	adds	r4, #32
 811b224:	b2a4      	uxth	r4, r4
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 811b226:	429c      	cmp	r4, r3
 811b228:	d87a      	bhi.n	811b320 <mem_trim+0x114>
 811b22a:	42a1      	cmp	r1, r4
 811b22c:	460e      	mov	r6, r1
 811b22e:	d877      	bhi.n	811b320 <mem_trim+0x114>
    return NULL;
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 811b230:	4f58      	ldr	r7, [pc, #352]	; (811b394 <mem_trim+0x188>)
 811b232:	4605      	mov	r5, r0
 811b234:	683b      	ldr	r3, [r7, #0]
 811b236:	4283      	cmp	r3, r0
 811b238:	d803      	bhi.n	811b242 <mem_trim+0x36>
 811b23a:	4b57      	ldr	r3, [pc, #348]	; (811b398 <mem_trim+0x18c>)
 811b23c:	681b      	ldr	r3, [r3, #0]
 811b23e:	4283      	cmp	r3, r0
 811b240:	d810      	bhi.n	811b264 <mem_trim+0x58>
 811b242:	4b56      	ldr	r3, [pc, #344]	; (811b39c <mem_trim+0x190>)
 811b244:	f240 22d1 	movw	r2, #721	; 0x2d1
 811b248:	4955      	ldr	r1, [pc, #340]	; (811b3a0 <mem_trim+0x194>)
 811b24a:	4856      	ldr	r0, [pc, #344]	; (811b3a4 <mem_trim+0x198>)
 811b24c:	f00b f872 	bl	8126334 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 811b250:	683b      	ldr	r3, [r7, #0]
 811b252:	42ab      	cmp	r3, r5
 811b254:	d902      	bls.n	811b25c <mem_trim+0x50>
{
 811b256:	4628      	mov	r0, r5
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
  return rmem;
}
 811b258:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 811b25c:	4b4e      	ldr	r3, [pc, #312]	; (811b398 <mem_trim+0x18c>)
 811b25e:	681b      	ldr	r3, [r3, #0]
 811b260:	429d      	cmp	r5, r3
 811b262:	d2f8      	bcs.n	811b256 <mem_trim+0x4a>
  mem_overflow_check_raw(p, mem->user_size, "heap", "");
 811b264:	4b50      	ldr	r3, [pc, #320]	; (811b3a8 <mem_trim+0x19c>)
 811b266:	4628      	mov	r0, r5
 811b268:	4a50      	ldr	r2, [pc, #320]	; (811b3ac <mem_trim+0x1a0>)
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 811b26a:	f1a5 0818 	sub.w	r8, r5, #24
  mem_overflow_check_raw(p, mem->user_size, "heap", "");
 811b26e:	f835 1c12 	ldrh.w	r1, [r5, #-18]
 811b272:	f7ff fe51 	bl	811af18 <mem_overflow_check_raw>
  return (mem_size_t)((u8_t *)mem - ram);
 811b276:	683a      	ldr	r2, [r7, #0]
  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 811b278:	f835 1c18 	ldrh.w	r1, [r5, #-24]
  return (mem_size_t)((u8_t *)mem - ram);
 811b27c:	eba8 0802 	sub.w	r8, r8, r2
  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 811b280:	f1a1 0328 	sub.w	r3, r1, #40	; 0x28
  return (mem_size_t)((u8_t *)mem - ram);
 811b284:	fa1f f888 	uxth.w	r8, r8
  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 811b288:	eba3 0308 	sub.w	r3, r3, r8
 811b28c:	b29b      	uxth	r3, r3
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 811b28e:	429c      	cmp	r4, r3
 811b290:	d83d      	bhi.n	811b30e <mem_trim+0x102>
  if (newsize == size) {
 811b292:	d0e0      	beq.n	811b256 <mem_trim+0x4a>
  return (struct mem *)(void *)&ram[ptr];
 811b294:	eb02 0901 	add.w	r9, r2, r1
  if (mem2->used == 0) {
 811b298:	f899 0004 	ldrb.w	r0, [r9, #4]
 811b29c:	2800      	cmp	r0, #0
 811b29e:	d142      	bne.n	811b326 <mem_trim+0x11a>
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 811b2a0:	f242 7310 	movw	r3, #10000	; 0x2710
 811b2a4:	4299      	cmp	r1, r3
 811b2a6:	d061      	beq.n	811b36c <mem_trim+0x160>
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 811b2a8:	f108 0308 	add.w	r3, r8, #8
    if (lfree == mem2) {
 811b2ac:	4940      	ldr	r1, [pc, #256]	; (811b3b0 <mem_trim+0x1a4>)
    next = mem2->next;
 811b2ae:	f8b9 0000 	ldrh.w	r0, [r9]
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 811b2b2:	441c      	add	r4, r3
    if (lfree == mem2) {
 811b2b4:	680b      	ldr	r3, [r1, #0]
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 811b2b6:	b2a4      	uxth	r4, r4
    if (lfree == mem2) {
 811b2b8:	454b      	cmp	r3, r9
  return (struct mem *)(void *)&ram[ptr];
 811b2ba:	eb02 0304 	add.w	r3, r2, r4
    if (lfree == mem2) {
 811b2be:	d053      	beq.n	811b368 <mem_trim+0x15c>
    mem2->used = 0;
 811b2c0:	2100      	movs	r1, #0
    mem2->next = next;
 811b2c2:	8018      	strh	r0, [r3, #0]
    mem2->prev = ptr;
 811b2c4:	f8a3 8002 	strh.w	r8, [r3, #2]
    mem2->used = 0;
 811b2c8:	7119      	strb	r1, [r3, #4]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 811b2ca:	f242 7110 	movw	r1, #10000	; 0x2710
    mem->next = ptr2;
 811b2ce:	f825 4c18 	strh.w	r4, [r5, #-24]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 811b2d2:	881b      	ldrh	r3, [r3, #0]
 811b2d4:	428b      	cmp	r3, r1
 811b2d6:	d001      	beq.n	811b2dc <mem_trim+0xd0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 811b2d8:	4413      	add	r3, r2
 811b2da:	805c      	strh	r4, [r3, #2]
  memset(m, 0xcd, MEM_SANITY_REGION_BEFORE_ALIGNED);
 811b2dc:	f04f 33cd 	mov.w	r3, #3452816845	; 0xcdcdcdcd
  m = (u8_t *)p + size;
 811b2e0:	19aa      	adds	r2, r5, r6
  mem->user_size = user_size;
 811b2e2:	f825 6c12 	strh.w	r6, [r5, #-18]
  memset(m, 0xcd, MEM_SANITY_REGION_BEFORE_ALIGNED);
 811b2e6:	f845 3c10 	str.w	r3, [r5, #-16]
 811b2ea:	f845 3c0c 	str.w	r3, [r5, #-12]
 811b2ee:	f845 3c08 	str.w	r3, [r5, #-8]
 811b2f2:	f845 3c04 	str.w	r3, [r5, #-4]
  memset(m, 0xcd, MEM_SANITY_REGION_AFTER_ALIGNED);
 811b2f6:	51ab      	str	r3, [r5, r6]
 811b2f8:	6053      	str	r3, [r2, #4]
 811b2fa:	6093      	str	r3, [r2, #8]
 811b2fc:	60d3      	str	r3, [r2, #12]
  MEM_SANITY();
 811b2fe:	f7ff fd31 	bl	811ad64 <mem_sanity>
  mem_free_count = 1;
 811b302:	4b2c      	ldr	r3, [pc, #176]	; (811b3b4 <mem_trim+0x1a8>)
 811b304:	2201      	movs	r2, #1
  return rmem;
 811b306:	4628      	mov	r0, r5
  mem_free_count = 1;
 811b308:	701a      	strb	r2, [r3, #0]
}
 811b30a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 811b30e:	4b23      	ldr	r3, [pc, #140]	; (811b39c <mem_trim+0x190>)
 811b310:	f44f 7239 	mov.w	r2, #740	; 0x2e4
 811b314:	4928      	ldr	r1, [pc, #160]	; (811b3b8 <mem_trim+0x1ac>)
 811b316:	4823      	ldr	r0, [pc, #140]	; (811b3a4 <mem_trim+0x198>)
 811b318:	f00b f80c 	bl	8126334 <iprintf>
    return NULL;
 811b31c:	2000      	movs	r0, #0
 811b31e:	e79b      	b.n	811b258 <mem_trim+0x4c>
    return NULL;
 811b320:	2000      	movs	r0, #0
}
 811b322:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 811b326:	f104 0014 	add.w	r0, r4, #20
 811b32a:	4298      	cmp	r0, r3
 811b32c:	d8d6      	bhi.n	811b2dc <mem_trim+0xd0>
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 811b32e:	f108 0308 	add.w	r3, r8, #8
 811b332:	441c      	add	r4, r3
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 811b334:	f242 7310 	movw	r3, #10000	; 0x2710
 811b338:	4299      	cmp	r1, r3
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 811b33a:	b2a4      	uxth	r4, r4
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 811b33c:	d01f      	beq.n	811b37e <mem_trim+0x172>
    if (mem2 < lfree) {
 811b33e:	481c      	ldr	r0, [pc, #112]	; (811b3b0 <mem_trim+0x1a4>)
  return (struct mem *)(void *)&ram[ptr];
 811b340:	1913      	adds	r3, r2, r4
    if (mem2 < lfree) {
 811b342:	6807      	ldr	r7, [r0, #0]
 811b344:	429f      	cmp	r7, r3
 811b346:	d900      	bls.n	811b34a <mem_trim+0x13e>
      lfree = mem2;
 811b348:	6003      	str	r3, [r0, #0]
    mem2->next = mem->next;
 811b34a:	8019      	strh	r1, [r3, #0]
    mem2->used = 0;
 811b34c:	2100      	movs	r1, #0
    mem2->prev = ptr;
 811b34e:	f8a3 8002 	strh.w	r8, [r3, #2]
    mem2->used = 0;
 811b352:	7119      	strb	r1, [r3, #4]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 811b354:	f242 7110 	movw	r1, #10000	; 0x2710
    mem->next = ptr2;
 811b358:	f825 4c18 	strh.w	r4, [r5, #-24]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 811b35c:	881b      	ldrh	r3, [r3, #0]
 811b35e:	428b      	cmp	r3, r1
 811b360:	d0bc      	beq.n	811b2dc <mem_trim+0xd0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 811b362:	441a      	add	r2, r3
 811b364:	8054      	strh	r4, [r2, #2]
 811b366:	e7b9      	b.n	811b2dc <mem_trim+0xd0>
      lfree = ptr_to_mem(ptr2);
 811b368:	600b      	str	r3, [r1, #0]
 811b36a:	e7a9      	b.n	811b2c0 <mem_trim+0xb4>
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 811b36c:	f240 22f5 	movw	r2, #757	; 0x2f5
 811b370:	4b0a      	ldr	r3, [pc, #40]	; (811b39c <mem_trim+0x190>)
 811b372:	4912      	ldr	r1, [pc, #72]	; (811b3bc <mem_trim+0x1b0>)
 811b374:	480b      	ldr	r0, [pc, #44]	; (811b3a4 <mem_trim+0x198>)
 811b376:	f00a ffdd 	bl	8126334 <iprintf>
  return (struct mem *)(void *)&ram[ptr];
 811b37a:	683a      	ldr	r2, [r7, #0]
 811b37c:	e794      	b.n	811b2a8 <mem_trim+0x9c>
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 811b37e:	f240 3216 	movw	r2, #790	; 0x316
 811b382:	490e      	ldr	r1, [pc, #56]	; (811b3bc <mem_trim+0x1b0>)
 811b384:	4b05      	ldr	r3, [pc, #20]	; (811b39c <mem_trim+0x190>)
 811b386:	4807      	ldr	r0, [pc, #28]	; (811b3a4 <mem_trim+0x198>)
 811b388:	f00a ffd4 	bl	8126334 <iprintf>
  return (struct mem *)(void *)&ram[ptr];
 811b38c:	683a      	ldr	r2, [r7, #0]
    mem2->next = mem->next;
 811b38e:	f835 1c18 	ldrh.w	r1, [r5, #-24]
 811b392:	e7d4      	b.n	811b33e <mem_trim+0x132>
 811b394:	2001f2bc 	.word	0x2001f2bc
 811b398:	2001f2c0 	.word	0x2001f2c0
 811b39c:	081446d0 	.word	0x081446d0
 811b3a0:	08144944 	.word	0x08144944
 811b3a4:	0812b014 	.word	0x0812b014
 811b3a8:	0812b2b8 	.word	0x0812b2b8
 811b3ac:	08144864 	.word	0x08144864
 811b3b0:	2001f2b0 	.word	0x2001f2b0
 811b3b4:	2001f2b4 	.word	0x2001f2b4
 811b3b8:	0814495c 	.word	0x0814495c
 811b3bc:	0814497c 	.word	0x0814497c

0811b3c0 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 811b3c0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 811b3c4:	4680      	mov	r8, r0
 811b3c6:	2800      	cmp	r0, #0
 811b3c8:	f000 80b2 	beq.w	811b530 <mem_malloc+0x170>
    return NULL;
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 811b3cc:	f100 0b03 	add.w	fp, r0, #3
    size = MIN_SIZE_ALIGNED;
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 811b3d0:	f242 7410 	movw	r4, #10000	; 0x2710
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 811b3d4:	f02b 0b03 	bic.w	fp, fp, #3
 811b3d8:	fa1f fb8b 	uxth.w	fp, fp
  if (size < MIN_SIZE_ALIGNED) {
 811b3dc:	f1bb 0f0c 	cmp.w	fp, #12
 811b3e0:	bf38      	it	cc
 811b3e2:	f04f 0b0c 	movcc.w	fp, #12
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
 811b3e6:	f10b 0720 	add.w	r7, fp, #32
 811b3ea:	b2bf      	uxth	r7, r7
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 811b3ec:	42a7      	cmp	r7, r4
 811b3ee:	f200 809f 	bhi.w	811b530 <mem_malloc+0x170>
 811b3f2:	42b8      	cmp	r0, r7
 811b3f4:	bf94      	ite	ls
 811b3f6:	f04f 0a00 	movls.w	sl, #0
 811b3fa:	f04f 0a01 	movhi.w	sl, #1
 811b3fe:	f1ba 0f00 	cmp.w	sl, #0
 811b402:	f040 8095 	bne.w	811b530 <mem_malloc+0x170>
    return NULL;
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 811b406:	4866      	ldr	r0, [pc, #408]	; (811b5a0 <mem_malloc+0x1e0>)
 811b408:	f009 fabe 	bl	8124988 <sys_mutex_lock>
  return (mem_size_t)((u8_t *)mem - ram);
 811b40c:	4b65      	ldr	r3, [pc, #404]	; (811b5a4 <mem_malloc+0x1e4>)
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 811b40e:	eba4 0c07 	sub.w	ip, r4, r7
 811b412:	f8df 91b8 	ldr.w	r9, [pc, #440]	; 811b5cc <mem_malloc+0x20c>
  return (mem_size_t)((u8_t *)mem - ram);
 811b416:	6818      	ldr	r0, [r3, #0]
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 811b418:	f06f 0e07 	mvn.w	lr, #7
 811b41c:	4d62      	ldr	r5, [pc, #392]	; (811b5a8 <mem_malloc+0x1e8>)
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 811b41e:	f8d9 6000 	ldr.w	r6, [r9]
  return (mem_size_t)((u8_t *)mem - ram);
 811b422:	1a36      	subs	r6, r6, r0
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 811b424:	b2b3      	uxth	r3, r6
 811b426:	459c      	cmp	ip, r3
  return (mem_size_t)((u8_t *)mem - ram);
 811b428:	461e      	mov	r6, r3
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 811b42a:	d97a      	bls.n	811b522 <mem_malloc+0x162>
      mem_free_count = 0;
 811b42c:	f885 a000 	strb.w	sl, [r5]
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 811b430:	ebae 0203 	sub.w	r2, lr, r3
      if (mem_free_count != 0) {
 811b434:	7829      	ldrb	r1, [r5, #0]
  return (struct mem *)(void *)&ram[ptr];
 811b436:	18c4      	adds	r4, r0, r3
      if (mem_free_count != 0) {
 811b438:	2900      	cmp	r1, #0
 811b43a:	d1f0      	bne.n	811b41e <mem_malloc+0x5e>
      if ((!mem->used) &&
 811b43c:	7923      	ldrb	r3, [r4, #4]
 811b43e:	2b00      	cmp	r3, #0
 811b440:	d16b      	bne.n	811b51a <mem_malloc+0x15a>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 811b442:	8821      	ldrh	r1, [r4, #0]
 811b444:	440a      	add	r2, r1
 811b446:	460b      	mov	r3, r1
      if ((!mem->used) &&
 811b448:	42ba      	cmp	r2, r7
 811b44a:	d3ec      	bcc.n	811b426 <mem_malloc+0x66>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 811b44c:	f107 0314 	add.w	r3, r7, #20
 811b450:	429a      	cmp	r2, r3
 811b452:	d371      	bcc.n	811b538 <mem_malloc+0x178>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 811b454:	f10b 0a28 	add.w	sl, fp, #40	; 0x28
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 811b458:	f242 7310 	movw	r3, #10000	; 0x2710
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 811b45c:	44b2      	add	sl, r6
 811b45e:	fa1f fa8a 	uxth.w	sl, sl
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 811b462:	459a      	cmp	sl, r3
 811b464:	f000 808f 	beq.w	811b586 <mem_malloc+0x1c6>
  return (struct mem *)(void *)&ram[ptr];
 811b468:	eb00 030a 	add.w	r3, r0, sl
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
          mem2->used = 0;
 811b46c:	2200      	movs	r2, #0
 811b46e:	711a      	strb	r2, [r3, #4]
          mem2->prev = ptr;
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
          mem->used = 1;

          if (mem2->next != MEM_SIZE_ALIGNED) {
 811b470:	f242 7210 	movw	r2, #10000	; 0x2710
          mem2->next = mem->next;
 811b474:	f820 100a 	strh.w	r1, [r0, sl]
          mem2->prev = ptr;
 811b478:	805e      	strh	r6, [r3, #2]
          mem->used = 1;
 811b47a:	2301      	movs	r3, #1
          mem->next = ptr2;
 811b47c:	f8a4 a000 	strh.w	sl, [r4]
          mem->used = 1;
 811b480:	7123      	strb	r3, [r4, #4]
          if (mem2->next != MEM_SIZE_ALIGNED) {
 811b482:	f830 300a 	ldrh.w	r3, [r0, sl]
 811b486:	4293      	cmp	r3, r2
 811b488:	d002      	beq.n	811b490 <mem_malloc+0xd0>
            ptr_to_mem(mem2->next)->prev = ptr2;
 811b48a:	4418      	add	r0, r3
 811b48c:	f8a0 a002 	strh.w	sl, [r0, #2]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 811b490:	f8d9 3000 	ldr.w	r3, [r9]
 811b494:	42a3      	cmp	r3, r4
 811b496:	f040 8081 	bne.w	811b59c <mem_malloc+0x1dc>
  return (struct mem *)(void *)&ram[ptr];
 811b49a:	4b42      	ldr	r3, [pc, #264]	; (811b5a4 <mem_malloc+0x1e4>)
          struct mem *cur = lfree;
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
            mem_free_count = 0;
 811b49c:	2000      	movs	r0, #0
          while (cur->used && cur != ram_end) {
 811b49e:	4e43      	ldr	r6, [pc, #268]	; (811b5ac <mem_malloc+0x1ec>)
  return (struct mem *)(void *)&ram[ptr];
 811b4a0:	f8d3 c000 	ldr.w	ip, [r3]
          while (cur->used && cur != ram_end) {
 811b4a4:	6831      	ldr	r1, [r6, #0]
          struct mem *cur = lfree;
 811b4a6:	f8d9 3000 	ldr.w	r3, [r9]
          while (cur->used && cur != ram_end) {
 811b4aa:	791a      	ldrb	r2, [r3, #4]
 811b4ac:	b942      	cbnz	r2, 811b4c0 <mem_malloc+0x100>
 811b4ae:	e009      	b.n	811b4c4 <mem_malloc+0x104>
            mem_free_count = 0;
 811b4b0:	7028      	strb	r0, [r5, #0]
            LWIP_MEM_ALLOC_UNPROTECT();
            /* prevent high interrupt latency... */
            LWIP_MEM_ALLOC_PROTECT();
            if (mem_free_count != 0) {
 811b4b2:	782a      	ldrb	r2, [r5, #0]
 811b4b4:	2a00      	cmp	r2, #0
 811b4b6:	d142      	bne.n	811b53e <mem_malloc+0x17e>
  return (struct mem *)(void *)&ram[ptr];
 811b4b8:	881b      	ldrh	r3, [r3, #0]
 811b4ba:	4463      	add	r3, ip
          while (cur->used && cur != ram_end) {
 811b4bc:	791a      	ldrb	r2, [r3, #4]
 811b4be:	b10a      	cbz	r2, 811b4c4 <mem_malloc+0x104>
 811b4c0:	4299      	cmp	r1, r3
 811b4c2:	d1f5      	bne.n	811b4b0 <mem_malloc+0xf0>
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
          }
          lfree = cur;
 811b4c4:	f8c9 3000 	str.w	r3, [r9]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 811b4c8:	f8d9 3000 	ldr.w	r3, [r9]
 811b4cc:	4299      	cmp	r1, r3
 811b4ce:	d004      	beq.n	811b4da <mem_malloc+0x11a>
 811b4d0:	f8d9 3000 	ldr.w	r3, [r9]
 811b4d4:	791b      	ldrb	r3, [r3, #4]
 811b4d6:	2b00      	cmp	r3, #0
 811b4d8:	d14d      	bne.n	811b576 <mem_malloc+0x1b6>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 811b4da:	3708      	adds	r7, #8
        sys_mutex_unlock(&mem_mutex);
 811b4dc:	4830      	ldr	r0, [pc, #192]	; (811b5a0 <mem_malloc+0x1e0>)
 811b4de:	f009 fa59 	bl	8124994 <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 811b4e2:	6833      	ldr	r3, [r6, #0]
 811b4e4:	4427      	add	r7, r4
 811b4e6:	42bb      	cmp	r3, r7
 811b4e8:	d33d      	bcc.n	811b566 <mem_malloc+0x1a6>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 811b4ea:	07a3      	lsls	r3, r4, #30
 811b4ec:	d12c      	bne.n	811b548 <mem_malloc+0x188>
  void *p = (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 811b4ee:	f104 0518 	add.w	r5, r4, #24
  memset(m, 0xcd, MEM_SANITY_REGION_BEFORE_ALIGNED);
 811b4f2:	f04f 33cd 	mov.w	r3, #3452816845	; 0xcdcdcdcd
  mem->user_size = user_size;
 811b4f6:	f8a4 8006 	strh.w	r8, [r4, #6]
  m = (u8_t *)p + size;
 811b4fa:	eb05 0208 	add.w	r2, r5, r8
  memset(m, 0xcd, MEM_SANITY_REGION_BEFORE_ALIGNED);
 811b4fe:	60a3      	str	r3, [r4, #8]
 811b500:	60e3      	str	r3, [r4, #12]
 811b502:	6123      	str	r3, [r4, #16]
 811b504:	6163      	str	r3, [r4, #20]
  memset(m, 0xcd, MEM_SANITY_REGION_AFTER_ALIGNED);
 811b506:	f845 3008 	str.w	r3, [r5, r8]
 811b50a:	6053      	str	r3, [r2, #4]
 811b50c:	6093      	str	r3, [r2, #8]
 811b50e:	60d3      	str	r3, [r2, #12]
                    (((mem_ptr_t)mem) & (MEM_ALIGNMENT - 1)) == 0);

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
 811b510:	f7ff fc28 	bl	811ad64 <mem_sanity>
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
}
 811b514:	4628      	mov	r0, r5
 811b516:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 811b51a:	8826      	ldrh	r6, [r4, #0]
 811b51c:	4633      	mov	r3, r6
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 811b51e:	459c      	cmp	ip, r3
 811b520:	d884      	bhi.n	811b42c <mem_malloc+0x6c>
  return NULL;
 811b522:	2500      	movs	r5, #0
  sys_mutex_unlock(&mem_mutex);
 811b524:	481e      	ldr	r0, [pc, #120]	; (811b5a0 <mem_malloc+0x1e0>)
 811b526:	f009 fa35 	bl	8124994 <sys_mutex_unlock>
}
 811b52a:	4628      	mov	r0, r5
 811b52c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return NULL;
 811b530:	2500      	movs	r5, #0
}
 811b532:	4628      	mov	r0, r5
 811b534:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
          mem->used = 1;
 811b538:	2301      	movs	r3, #1
 811b53a:	7123      	strb	r3, [r4, #4]
 811b53c:	e7a8      	b.n	811b490 <mem_malloc+0xd0>
        if (mem == lfree) {
 811b53e:	f8d9 3000 	ldr.w	r3, [r9]
 811b542:	42a3      	cmp	r3, r4
 811b544:	d0af      	beq.n	811b4a6 <mem_malloc+0xe6>
 811b546:	e7c8      	b.n	811b4da <mem_malloc+0x11a>
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 811b548:	4b19      	ldr	r3, [pc, #100]	; (811b5b0 <mem_malloc+0x1f0>)
 811b54a:	f240 32bb 	movw	r2, #955	; 0x3bb
 811b54e:	4919      	ldr	r1, [pc, #100]	; (811b5b4 <mem_malloc+0x1f4>)
 811b550:	4819      	ldr	r0, [pc, #100]	; (811b5b8 <mem_malloc+0x1f8>)
 811b552:	f00a feef 	bl	8126334 <iprintf>
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 811b556:	4b16      	ldr	r3, [pc, #88]	; (811b5b0 <mem_malloc+0x1f0>)
 811b558:	f240 32bd 	movw	r2, #957	; 0x3bd
 811b55c:	4917      	ldr	r1, [pc, #92]	; (811b5bc <mem_malloc+0x1fc>)
 811b55e:	4816      	ldr	r0, [pc, #88]	; (811b5b8 <mem_malloc+0x1f8>)
 811b560:	f00a fee8 	bl	8126334 <iprintf>
 811b564:	e7c3      	b.n	811b4ee <mem_malloc+0x12e>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 811b566:	4b12      	ldr	r3, [pc, #72]	; (811b5b0 <mem_malloc+0x1f0>)
 811b568:	f240 32b9 	movw	r2, #953	; 0x3b9
 811b56c:	4914      	ldr	r1, [pc, #80]	; (811b5c0 <mem_malloc+0x200>)
 811b56e:	4812      	ldr	r0, [pc, #72]	; (811b5b8 <mem_malloc+0x1f8>)
 811b570:	f00a fee0 	bl	8126334 <iprintf>
 811b574:	e7b9      	b.n	811b4ea <mem_malloc+0x12a>
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 811b576:	4b0e      	ldr	r3, [pc, #56]	; (811b5b0 <mem_malloc+0x1f0>)
 811b578:	f240 32b5 	movw	r2, #949	; 0x3b5
 811b57c:	4911      	ldr	r1, [pc, #68]	; (811b5c4 <mem_malloc+0x204>)
 811b57e:	480e      	ldr	r0, [pc, #56]	; (811b5b8 <mem_malloc+0x1f8>)
 811b580:	f00a fed8 	bl	8126334 <iprintf>
 811b584:	e7a9      	b.n	811b4da <mem_malloc+0x11a>
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 811b586:	4b0a      	ldr	r3, [pc, #40]	; (811b5b0 <mem_malloc+0x1f0>)
 811b588:	f240 3287 	movw	r2, #903	; 0x387
 811b58c:	490e      	ldr	r1, [pc, #56]	; (811b5c8 <mem_malloc+0x208>)
 811b58e:	480a      	ldr	r0, [pc, #40]	; (811b5b8 <mem_malloc+0x1f8>)
 811b590:	f00a fed0 	bl	8126334 <iprintf>
  return (struct mem *)(void *)&ram[ptr];
 811b594:	4b03      	ldr	r3, [pc, #12]	; (811b5a4 <mem_malloc+0x1e4>)
          mem2->next = mem->next;
 811b596:	8821      	ldrh	r1, [r4, #0]
  return (struct mem *)(void *)&ram[ptr];
 811b598:	6818      	ldr	r0, [r3, #0]
 811b59a:	e765      	b.n	811b468 <mem_malloc+0xa8>
 811b59c:	4e03      	ldr	r6, [pc, #12]	; (811b5ac <mem_malloc+0x1ec>)
 811b59e:	e79c      	b.n	811b4da <mem_malloc+0x11a>
 811b5a0:	2001f2b8 	.word	0x2001f2b8
 811b5a4:	2001f2bc 	.word	0x2001f2bc
 811b5a8:	2001f2b4 	.word	0x2001f2b4
 811b5ac:	2001f2c0 	.word	0x2001f2c0
 811b5b0:	081446d0 	.word	0x081446d0
 811b5b4:	081449dc 	.word	0x081449dc
 811b5b8:	0812b014 	.word	0x0812b014
 811b5bc:	08144a0c 	.word	0x08144a0c
 811b5c0:	081449ac 	.word	0x081449ac
 811b5c4:	08144990 	.word	0x08144990
 811b5c8:	0814497c 	.word	0x0814497c
 811b5cc:	2001f2b0 	.word	0x2001f2b0

0811b5d0 <memp_overflow_check_all>:
 *
 * @see memp_overflow_check_element for a description of the check
 */
static void
memp_overflow_check_all(void)
{
 811b5d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 811b5d4:	4f12      	ldr	r7, [pc, #72]	; (811b620 <memp_overflow_check_all+0x50>)
 811b5d6:	2308      	movs	r3, #8
 811b5d8:	4c12      	ldr	r4, [pc, #72]	; (811b624 <memp_overflow_check_all+0x54>)
 811b5da:	4d13      	ldr	r5, [pc, #76]	; (811b628 <memp_overflow_check_all+0x58>)
 811b5dc:	f107 083c 	add.w	r8, r7, #60	; 0x3c
  mem_overflow_check_raw((u8_t *)p + MEMP_SIZE, desc->size, "pool ", desc->desc);
 811b5e0:	f8df 9048 	ldr.w	r9, [pc, #72]	; 811b62c <memp_overflow_check_all+0x5c>
  struct memp *p;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);

  for (i = 0; i < MEMP_MAX; ++i) {
    p = (struct memp *)LWIP_MEM_ALIGN(memp_pools[i]->base);
 811b5e4:	3403      	adds	r4, #3
 811b5e6:	f024 0403 	bic.w	r4, r4, #3
    for (j = 0; j < memp_pools[i]->num; ++j) {
 811b5ea:	b183      	cbz	r3, 811b60e <memp_overflow_check_all+0x3e>
 811b5ec:	88a9      	ldrh	r1, [r5, #4]
 811b5ee:	2600      	movs	r6, #0
 811b5f0:	3601      	adds	r6, #1
  mem_overflow_check_raw((u8_t *)p + MEMP_SIZE, desc->size, "pool ", desc->desc);
 811b5f2:	f104 001c 	add.w	r0, r4, #28
 811b5f6:	682b      	ldr	r3, [r5, #0]
 811b5f8:	464a      	mov	r2, r9
 811b5fa:	f7ff fc8d 	bl	811af18 <mem_overflow_check_raw>
      memp_overflow_check_element(p, memp_pools[i]);
      p = LWIP_ALIGNMENT_CAST(struct memp *, ((u8_t *)p + MEMP_SIZE + memp_pools[i]->size + MEM_SANITY_REGION_AFTER_ALIGNED));
 811b5fe:	88a9      	ldrh	r1, [r5, #4]
    for (j = 0; j < memp_pools[i]->num; ++j) {
 811b600:	88e8      	ldrh	r0, [r5, #6]
 811b602:	b2b3      	uxth	r3, r6
      p = LWIP_ALIGNMENT_CAST(struct memp *, ((u8_t *)p + MEMP_SIZE + memp_pools[i]->size + MEM_SANITY_REGION_AFTER_ALIGNED));
 811b604:	f101 022c 	add.w	r2, r1, #44	; 0x2c
    for (j = 0; j < memp_pools[i]->num; ++j) {
 811b608:	4298      	cmp	r0, r3
      p = LWIP_ALIGNMENT_CAST(struct memp *, ((u8_t *)p + MEMP_SIZE + memp_pools[i]->size + MEM_SANITY_REGION_AFTER_ALIGNED));
 811b60a:	4414      	add	r4, r2
    for (j = 0; j < memp_pools[i]->num; ++j) {
 811b60c:	d8f0      	bhi.n	811b5f0 <memp_overflow_check_all+0x20>
  for (i = 0; i < MEMP_MAX; ++i) {
 811b60e:	45b8      	cmp	r8, r7
 811b610:	d004      	beq.n	811b61c <memp_overflow_check_all+0x4c>
    p = (struct memp *)LWIP_MEM_ALIGN(memp_pools[i]->base);
 811b612:	f857 5b04 	ldr.w	r5, [r7], #4
 811b616:	68ac      	ldr	r4, [r5, #8]
    for (j = 0; j < memp_pools[i]->num; ++j) {
 811b618:	88eb      	ldrh	r3, [r5, #6]
 811b61a:	e7e3      	b.n	811b5e4 <memp_overflow_check_all+0x14>
    }
  }
  SYS_ARCH_UNPROTECT(old_level);
}
 811b61c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 811b620:	08144cc0 	.word	0x08144cc0
 811b624:	20029a40 	.word	0x20029a40
 811b628:	08144c2c 	.word	0x08144c2c
 811b62c:	08144a30 	.word	0x08144a30

0811b630 <do_memp_free_pool>:
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 811b630:	078b      	lsls	r3, r1, #30
{
 811b632:	b570      	push	{r4, r5, r6, lr}
 811b634:	460c      	mov	r4, r1
 811b636:	4605      	mov	r5, r0
  LWIP_ASSERT("memp_free: mem properly aligned",
 811b638:	d11f      	bne.n	811b67a <do_memp_free_pool+0x4a>
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 811b63a:	68ea      	ldr	r2, [r5, #12]
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 811b63c:	f1a4 031c 	sub.w	r3, r4, #28
  memp->next = *desc->tab;
 811b640:	6811      	ldr	r1, [r2, #0]
 811b642:	f844 1c1c 	str.w	r1, [r4, #-28]
  *desc->tab = memp;
 811b646:	6013      	str	r3, [r2, #0]
    for (h = t->next; (t != NULL) && (h != NULL); t = t->next,
 811b648:	f854 2c1c 	ldr.w	r2, [r4, #-28]
 811b64c:	b15a      	cbz	r2, 811b666 <do_memp_free_pool+0x36>
      if (t == h) {
 811b64e:	429a      	cmp	r2, r3
 811b650:	d105      	bne.n	811b65e <do_memp_free_pool+0x2e>
 811b652:	e009      	b.n	811b668 <do_memp_free_pool+0x38>
         h = ((h->next != NULL) ? h->next->next : NULL)) {
 811b654:	6812      	ldr	r2, [r2, #0]
    for (h = t->next; (t != NULL) && (h != NULL); t = t->next,
 811b656:	b133      	cbz	r3, 811b666 <do_memp_free_pool+0x36>
 811b658:	b12a      	cbz	r2, 811b666 <do_memp_free_pool+0x36>
      if (t == h) {
 811b65a:	4293      	cmp	r3, r2
 811b65c:	d004      	beq.n	811b668 <do_memp_free_pool+0x38>
         h = ((h->next != NULL) ? h->next->next : NULL)) {
 811b65e:	6812      	ldr	r2, [r2, #0]
    for (h = t->next; (t != NULL) && (h != NULL); t = t->next,
 811b660:	681b      	ldr	r3, [r3, #0]
         h = ((h->next != NULL) ? h->next->next : NULL)) {
 811b662:	2a00      	cmp	r2, #0
 811b664:	d1f6      	bne.n	811b654 <do_memp_free_pool+0x24>
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
#endif /* !MEMP_MEM_MALLOC */
}
 811b666:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
 811b668:	4b08      	ldr	r3, [pc, #32]	; (811b68c <do_memp_free_pool+0x5c>)
 811b66a:	f240 1285 	movw	r2, #389	; 0x185
 811b66e:	4908      	ldr	r1, [pc, #32]	; (811b690 <do_memp_free_pool+0x60>)
 811b670:	4808      	ldr	r0, [pc, #32]	; (811b694 <do_memp_free_pool+0x64>)
}
 811b672:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
 811b676:	f00a be5d 	b.w	8126334 <iprintf>
  LWIP_ASSERT("memp_free: mem properly aligned",
 811b67a:	4b04      	ldr	r3, [pc, #16]	; (811b68c <do_memp_free_pool+0x5c>)
 811b67c:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 811b680:	4905      	ldr	r1, [pc, #20]	; (811b698 <do_memp_free_pool+0x68>)
 811b682:	4804      	ldr	r0, [pc, #16]	; (811b694 <do_memp_free_pool+0x64>)
 811b684:	f00a fe56 	bl	8126334 <iprintf>
 811b688:	e7d7      	b.n	811b63a <do_memp_free_pool+0xa>
 811b68a:	bf00      	nop
 811b68c:	08144a38 	.word	0x08144a38
 811b690:	08144a88 	.word	0x08144a88
 811b694:	0812b014 	.word	0x0812b014
 811b698:	08144a68 	.word	0x08144a68

0811b69c <memp_init_pool>:
{
 811b69c:	b570      	push	{r4, r5, r6, lr}
  *desc->tab = NULL;
 811b69e:	2200      	movs	r2, #0
  for (i = 0; i < desc->num; ++i) {
 811b6a0:	88c1      	ldrh	r1, [r0, #6]
  *desc->tab = NULL;
 811b6a2:	e9d0 4302 	ldrd	r4, r3, [r0, #8]
 811b6a6:	601a      	str	r2, [r3, #0]
  for (i = 0; i < desc->num; ++i) {
 811b6a8:	b1b1      	cbz	r1, 811b6d8 <memp_init_pool+0x3c>
 811b6aa:	3403      	adds	r4, #3
 811b6ac:	4605      	mov	r5, r0
  mem_overflow_init_raw((u8_t *)p + MEMP_SIZE, desc->size);
 811b6ae:	8881      	ldrh	r1, [r0, #4]
  for (i = 0; i < desc->num; ++i) {
 811b6b0:	4616      	mov	r6, r2
 811b6b2:	f024 0403 	bic.w	r4, r4, #3
 811b6b6:	e001      	b.n	811b6bc <memp_init_pool+0x20>
    memp->next = *desc->tab;
 811b6b8:	68eb      	ldr	r3, [r5, #12]
 811b6ba:	681a      	ldr	r2, [r3, #0]
 811b6bc:	6022      	str	r2, [r4, #0]
  mem_overflow_init_raw((u8_t *)p + MEMP_SIZE, desc->size);
 811b6be:	f104 001c 	add.w	r0, r4, #28
    *desc->tab = memp;
 811b6c2:	601c      	str	r4, [r3, #0]
  for (i = 0; i < desc->num; ++i) {
 811b6c4:	3601      	adds	r6, #1
  mem_overflow_init_raw((u8_t *)p + MEMP_SIZE, desc->size);
 811b6c6:	f7ff fc73 	bl	811afb0 <mem_overflow_init_raw>
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 811b6ca:	88a9      	ldrh	r1, [r5, #4]
  for (i = 0; i < desc->num; ++i) {
 811b6cc:	88eb      	ldrh	r3, [r5, #6]
                                   + MEM_SANITY_REGION_AFTER_ALIGNED
 811b6ce:	f101 022c 	add.w	r2, r1, #44	; 0x2c
  for (i = 0; i < desc->num; ++i) {
 811b6d2:	42b3      	cmp	r3, r6
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 811b6d4:	4414      	add	r4, r2
  for (i = 0; i < desc->num; ++i) {
 811b6d6:	dcef      	bgt.n	811b6b8 <memp_init_pool+0x1c>
}
 811b6d8:	bd70      	pop	{r4, r5, r6, pc}
 811b6da:	bf00      	nop

0811b6dc <memp_init>:
{
 811b6dc:	b538      	push	{r3, r4, r5, lr}
 811b6de:	4c07      	ldr	r4, [pc, #28]	; (811b6fc <memp_init+0x20>)
 811b6e0:	4807      	ldr	r0, [pc, #28]	; (811b700 <memp_init+0x24>)
 811b6e2:	f104 053c 	add.w	r5, r4, #60	; 0x3c
 811b6e6:	e001      	b.n	811b6ec <memp_init+0x10>
    memp_init_pool(memp_pools[i]);
 811b6e8:	f854 0b04 	ldr.w	r0, [r4], #4
 811b6ec:	f7ff ffd6 	bl	811b69c <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 811b6f0:	42ac      	cmp	r4, r5
 811b6f2:	d1f9      	bne.n	811b6e8 <memp_init+0xc>
}
 811b6f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  memp_overflow_check_all();
 811b6f8:	f7ff bf6a 	b.w	811b5d0 <memp_overflow_check_all>
 811b6fc:	08144cc0 	.word	0x08144cc0
 811b700:	08144c2c 	.word	0x08144c2c

0811b704 <memp_malloc_fn>:
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 811b704:	280f      	cmp	r0, #15
{
 811b706:	b570      	push	{r4, r5, r6, lr}
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 811b708:	d81d      	bhi.n	811b746 <memp_malloc_fn+0x42>
  memp_overflow_check_all();
 811b70a:	4604      	mov	r4, r0
 811b70c:	460e      	mov	r6, r1
 811b70e:	4615      	mov	r5, r2
 811b710:	f7ff ff5e 	bl	811b5d0 <memp_overflow_check_all>
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
 811b714:	4b11      	ldr	r3, [pc, #68]	; (811b75c <memp_malloc_fn+0x58>)
 811b716:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 811b71a:	68db      	ldr	r3, [r3, #12]
  memp = *desc->tab;
 811b71c:	681c      	ldr	r4, [r3, #0]
  if (memp != NULL) {
 811b71e:	b144      	cbz	r4, 811b732 <memp_malloc_fn+0x2e>
    *desc->tab = memp->next;
 811b720:	6822      	ldr	r2, [r4, #0]
 811b722:	601a      	str	r2, [r3, #0]
    memp->next = NULL;
 811b724:	2300      	movs	r3, #0
 811b726:	6023      	str	r3, [r4, #0]
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 811b728:	07a3      	lsls	r3, r4, #30
    memp->line = line;
 811b72a:	e9c4 6501 	strd	r6, r5, [r4, #4]
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 811b72e:	d102      	bne.n	811b736 <memp_malloc_fn+0x32>
    return ((u8_t *)memp + MEMP_SIZE);
 811b730:	341c      	adds	r4, #28
}
 811b732:	4620      	mov	r0, r4
 811b734:	bd70      	pop	{r4, r5, r6, pc}
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 811b736:	4b0a      	ldr	r3, [pc, #40]	; (811b760 <memp_malloc_fn+0x5c>)
 811b738:	f44f 728c 	mov.w	r2, #280	; 0x118
 811b73c:	4909      	ldr	r1, [pc, #36]	; (811b764 <memp_malloc_fn+0x60>)
 811b73e:	480a      	ldr	r0, [pc, #40]	; (811b768 <memp_malloc_fn+0x64>)
 811b740:	f00a fdf8 	bl	8126334 <iprintf>
 811b744:	e7f4      	b.n	811b730 <memp_malloc_fn+0x2c>
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 811b746:	2400      	movs	r4, #0
 811b748:	4b05      	ldr	r3, [pc, #20]	; (811b760 <memp_malloc_fn+0x5c>)
 811b74a:	f240 1257 	movw	r2, #343	; 0x157
 811b74e:	4907      	ldr	r1, [pc, #28]	; (811b76c <memp_malloc_fn+0x68>)
 811b750:	4805      	ldr	r0, [pc, #20]	; (811b768 <memp_malloc_fn+0x64>)
 811b752:	f00a fdef 	bl	8126334 <iprintf>
}
 811b756:	4620      	mov	r0, r4
 811b758:	bd70      	pop	{r4, r5, r6, pc}
 811b75a:	bf00      	nop
 811b75c:	08144cbc 	.word	0x08144cbc
 811b760:	08144a38 	.word	0x08144a38
 811b764:	08144aa8 	.word	0x08144aa8
 811b768:	0812b014 	.word	0x0812b014
 811b76c:	08144acc 	.word	0x08144acc

0811b770 <memp_free>:
{
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 811b770:	280f      	cmp	r0, #15
 811b772:	d80e      	bhi.n	811b792 <memp_free+0x22>
{
 811b774:	b570      	push	{r4, r5, r6, lr}
 811b776:	460d      	mov	r5, r1

  if (mem == NULL) {
 811b778:	b151      	cbz	r1, 811b790 <memp_free+0x20>
    return;
  }

#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
 811b77a:	4604      	mov	r4, r0
 811b77c:	f7ff ff28 	bl	811b5d0 <memp_overflow_check_all>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 811b780:	4b07      	ldr	r3, [pc, #28]	; (811b7a0 <memp_free+0x30>)
 811b782:	4629      	mov	r1, r5
 811b784:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 811b788:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  do_memp_free_pool(memp_pools[type], mem);
 811b78c:	f7ff bf50 	b.w	811b630 <do_memp_free_pool>
}
 811b790:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 811b792:	4b04      	ldr	r3, [pc, #16]	; (811b7a4 <memp_free+0x34>)
 811b794:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 811b798:	4903      	ldr	r1, [pc, #12]	; (811b7a8 <memp_free+0x38>)
 811b79a:	4804      	ldr	r0, [pc, #16]	; (811b7ac <memp_free+0x3c>)
 811b79c:	f00a bdca 	b.w	8126334 <iprintf>
 811b7a0:	08144cbc 	.word	0x08144cbc
 811b7a4:	08144a38 	.word	0x08144a38
 811b7a8:	08144aec 	.word	0x08144aec
 811b7ac:	0812b014 	.word	0x0812b014

0811b7b0 <netif_null_output_ip4>:
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
}
 811b7b0:	f06f 000b 	mvn.w	r0, #11
 811b7b4:	4770      	bx	lr
 811b7b6:	bf00      	nop

0811b7b8 <netif_issue_reports>:
{
 811b7b8:	b510      	push	{r4, lr}
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 811b7ba:	4604      	mov	r4, r0
 811b7bc:	b150      	cbz	r0, 811b7d4 <netif_issue_reports+0x1c>
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 811b7be:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 811b7c2:	f003 0205 	and.w	r2, r3, #5
 811b7c6:	2a05      	cmp	r2, #5
 811b7c8:	d103      	bne.n	811b7d2 <netif_issue_reports+0x1a>
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 811b7ca:	6862      	ldr	r2, [r4, #4]
 811b7cc:	b10a      	cbz	r2, 811b7d2 <netif_issue_reports+0x1a>
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 811b7ce:	071b      	lsls	r3, r3, #28
 811b7d0:	d408      	bmi.n	811b7e4 <netif_issue_reports+0x2c>
}
 811b7d2:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 811b7d4:	4b06      	ldr	r3, [pc, #24]	; (811b7f0 <netif_issue_reports+0x38>)
 811b7d6:	f240 326d 	movw	r2, #877	; 0x36d
 811b7da:	4906      	ldr	r1, [pc, #24]	; (811b7f4 <netif_issue_reports+0x3c>)
 811b7dc:	4806      	ldr	r0, [pc, #24]	; (811b7f8 <netif_issue_reports+0x40>)
 811b7de:	f00a fda9 	bl	8126334 <iprintf>
 811b7e2:	e7ec      	b.n	811b7be <netif_issue_reports+0x6>
      etharp_gratuitous(netif);
 811b7e4:	1d21      	adds	r1, r4, #4
 811b7e6:	4620      	mov	r0, r4
}
 811b7e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      etharp_gratuitous(netif);
 811b7ec:	f007 bfac 	b.w	8123748 <etharp_request>
 811b7f0:	08144cfc 	.word	0x08144cfc
 811b7f4:	08144d30 	.word	0x08144d30
 811b7f8:	0812b014 	.word	0x0812b014

0811b7fc <netif_do_set_ipaddr.isra.0>:
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
 811b7fc:	b570      	push	{r4, r5, r6, lr}
 811b7fe:	4605      	mov	r5, r0
 811b800:	b082      	sub	sp, #8
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 811b802:	460c      	mov	r4, r1
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
 811b804:	4616      	mov	r6, r2
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 811b806:	b301      	cbz	r1, 811b84a <netif_do_set_ipaddr.isra.0+0x4e>
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 811b808:	686b      	ldr	r3, [r5, #4]
 811b80a:	6822      	ldr	r2, [r4, #0]
 811b80c:	429a      	cmp	r2, r3
 811b80e:	d101      	bne.n	811b814 <netif_do_set_ipaddr.isra.0+0x18>
}
 811b810:	b002      	add	sp, #8
 811b812:	bd70      	pop	{r4, r5, r6, pc}
    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 811b814:	6033      	str	r3, [r6, #0]
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 811b816:	4630      	mov	r0, r6
 811b818:	a901      	add	r1, sp, #4
    *ip_2_ip4(&new_addr) = *ipaddr;
 811b81a:	9201      	str	r2, [sp, #4]
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 811b81c:	f002 fa5a 	bl	811dcd4 <tcp_netif_ip_addr_changed>
  udp_netif_ip_addr_changed(old_addr, new_addr);
 811b820:	a901      	add	r1, sp, #4
 811b822:	4630      	mov	r0, r6
 811b824:	f005 fde4 	bl	81213f0 <udp_netif_ip_addr_changed>
  raw_netif_ip_addr_changed(old_addr, new_addr);
 811b828:	a901      	add	r1, sp, #4
 811b82a:	4630      	mov	r0, r6
 811b82c:	f000 ff6c 	bl	811c708 <raw_netif_ip_addr_changed>
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 811b830:	6823      	ldr	r3, [r4, #0]
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 811b832:	2101      	movs	r1, #1
 811b834:	4628      	mov	r0, r5
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 811b836:	606b      	str	r3, [r5, #4]
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 811b838:	f7ff ffbe 	bl	811b7b8 <netif_issue_reports>
    NETIF_STATUS_CALLBACK(netif);
 811b83c:	69eb      	ldr	r3, [r5, #28]
 811b83e:	2b00      	cmp	r3, #0
 811b840:	d0e6      	beq.n	811b810 <netif_do_set_ipaddr.isra.0+0x14>
 811b842:	4628      	mov	r0, r5
 811b844:	4798      	blx	r3
}
 811b846:	b002      	add	sp, #8
 811b848:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 811b84a:	4b04      	ldr	r3, [pc, #16]	; (811b85c <netif_do_set_ipaddr.isra.0+0x60>)
 811b84c:	f240 12cb 	movw	r2, #459	; 0x1cb
 811b850:	4903      	ldr	r1, [pc, #12]	; (811b860 <netif_do_set_ipaddr.isra.0+0x64>)
 811b852:	4804      	ldr	r0, [pc, #16]	; (811b864 <netif_do_set_ipaddr.isra.0+0x68>)
 811b854:	f00a fd6e 	bl	8126334 <iprintf>
 811b858:	e7d6      	b.n	811b808 <netif_do_set_ipaddr.isra.0+0xc>
 811b85a:	bf00      	nop
 811b85c:	08144cfc 	.word	0x08144cfc
 811b860:	08144d54 	.word	0x08144d54
 811b864:	0812b014 	.word	0x0812b014

0811b868 <netif_init>:
}
 811b868:	4770      	bx	lr
 811b86a:	bf00      	nop

0811b86c <netif_set_addr>:
{
 811b86c:	b5f0      	push	{r4, r5, r6, r7, lr}
    ipaddr = IP4_ADDR_ANY4;
 811b86e:	2900      	cmp	r1, #0
{
 811b870:	461f      	mov	r7, r3
    ipaddr = IP4_ADDR_ANY4;
 811b872:	4b16      	ldr	r3, [pc, #88]	; (811b8cc <netif_set_addr+0x60>)
  if (ipaddr == NULL) {
 811b874:	460c      	mov	r4, r1
{
 811b876:	b083      	sub	sp, #12
 811b878:	4605      	mov	r5, r0
    ipaddr = IP4_ADDR_ANY4;
 811b87a:	bf14      	ite	ne
 811b87c:	460c      	movne	r4, r1
 811b87e:	461c      	moveq	r4, r3
  if (netmask == NULL) {
 811b880:	b30a      	cbz	r2, 811b8c6 <netif_set_addr+0x5a>
 811b882:	4616      	mov	r6, r2
  if (gw == NULL) {
 811b884:	b1ef      	cbz	r7, 811b8c2 <netif_set_addr+0x56>
  remove = ip4_addr_isany(ipaddr);
 811b886:	6823      	ldr	r3, [r4, #0]
 811b888:	b993      	cbnz	r3, 811b8b0 <netif_set_addr+0x44>
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 811b88a:	4621      	mov	r1, r4
 811b88c:	aa01      	add	r2, sp, #4
 811b88e:	4628      	mov	r0, r5
 811b890:	f7ff ffb4 	bl	811b7fc <netif_do_set_ipaddr.isra.0>
 811b894:	2101      	movs	r1, #1
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 811b896:	6833      	ldr	r3, [r6, #0]
 811b898:	68aa      	ldr	r2, [r5, #8]
 811b89a:	4293      	cmp	r3, r2
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 811b89c:	68ea      	ldr	r2, [r5, #12]
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 811b89e:	bf18      	it	ne
 811b8a0:	60ab      	strne	r3, [r5, #8]
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 811b8a2:	683b      	ldr	r3, [r7, #0]
 811b8a4:	4293      	cmp	r3, r2
    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 811b8a6:	bf18      	it	ne
 811b8a8:	60eb      	strne	r3, [r5, #12]
  if (!remove) {
 811b8aa:	b119      	cbz	r1, 811b8b4 <netif_set_addr+0x48>
}
 811b8ac:	b003      	add	sp, #12
 811b8ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
  remove = ip4_addr_isany(ipaddr);
 811b8b0:	2100      	movs	r1, #0
 811b8b2:	e7f0      	b.n	811b896 <netif_set_addr+0x2a>
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 811b8b4:	aa01      	add	r2, sp, #4
 811b8b6:	4621      	mov	r1, r4
 811b8b8:	4628      	mov	r0, r5
 811b8ba:	f7ff ff9f 	bl	811b7fc <netif_do_set_ipaddr.isra.0>
}
 811b8be:	b003      	add	sp, #12
 811b8c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    gw = IP4_ADDR_ANY4;
 811b8c2:	4f02      	ldr	r7, [pc, #8]	; (811b8cc <netif_set_addr+0x60>)
 811b8c4:	e7df      	b.n	811b886 <netif_set_addr+0x1a>
    netmask = IP4_ADDR_ANY4;
 811b8c6:	461e      	mov	r6, r3
 811b8c8:	e7dc      	b.n	811b884 <netif_set_addr+0x18>
 811b8ca:	bf00      	nop
 811b8cc:	08146e24 	.word	0x08146e24

0811b8d0 <netif_add>:
{
 811b8d0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 811b8d4:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 811b8d6:	4606      	mov	r6, r0
 811b8d8:	2800      	cmp	r0, #0
 811b8da:	f000 8081 	beq.w	811b9e0 <netif_add+0x110>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 811b8de:	2d00      	cmp	r5, #0
 811b8e0:	f000 8087 	beq.w	811b9f2 <netif_add+0x122>
  if (ipaddr == NULL) {
 811b8e4:	2900      	cmp	r1, #0
 811b8e6:	d06f      	beq.n	811b9c8 <netif_add+0xf8>
  if (netmask == NULL) {
 811b8e8:	2a00      	cmp	r2, #0
 811b8ea:	d068      	beq.n	811b9be <netif_add+0xee>
  if (gw == NULL) {
 811b8ec:	2b00      	cmp	r3, #0
 811b8ee:	d069      	beq.n	811b9c4 <netif_add+0xf4>
  netif->state = state;
 811b8f0:	980a      	ldr	r0, [sp, #40]	; 0x28
  ip_addr_set_zero_ip4(&netif->ip_addr);
 811b8f2:	2400      	movs	r4, #0
  netif->num = netif_num;
 811b8f4:	f8df a128 	ldr.w	sl, [pc, #296]	; 811ba20 <netif_add+0x150>
  netif->state = state;
 811b8f8:	6270      	str	r0, [r6, #36]	; 0x24
  netif->input = input;
 811b8fa:	980c      	ldr	r0, [sp, #48]	; 0x30
  ip_addr_set_zero_ip4(&netif->gw);
 811b8fc:	60f4      	str	r4, [r6, #12]
  netif->input = input;
 811b8fe:	6130      	str	r0, [r6, #16]
  netif->num = netif_num;
 811b900:	f89a 0000 	ldrb.w	r0, [sl]
  netif->mtu = 0;
 811b904:	85b4      	strh	r4, [r6, #44]	; 0x2c
  netif->num = netif_num;
 811b906:	f886 0038 	strb.w	r0, [r6, #56]	; 0x38
  netif->output = netif_null_output_ip4;
 811b90a:	483e      	ldr	r0, [pc, #248]	; (811ba04 <netif_add+0x134>)
  netif->flags = 0;
 811b90c:	f886 4035 	strb.w	r4, [r6, #53]	; 0x35
  netif->output = netif_null_output_ip4;
 811b910:	6170      	str	r0, [r6, #20]
  netif_set_addr(netif, ipaddr, netmask, gw);
 811b912:	4630      	mov	r0, r6
  memset(netif->client_data, 0, sizeof(netif->client_data));
 811b914:	62b4      	str	r4, [r6, #40]	; 0x28
  ip_addr_set_zero_ip4(&netif->netmask);
 811b916:	e9c6 4401 	strd	r4, r4, [r6, #4]
  netif->link_callback = NULL;
 811b91a:	e9c6 4407 	strd	r4, r4, [r6, #28]
  netif_set_addr(netif, ipaddr, netmask, gw);
 811b91e:	f7ff ffa5 	bl	811b86c <netif_set_addr>
  if (init(netif) != ERR_OK) {
 811b922:	4630      	mov	r0, r6
 811b924:	47a8      	blx	r5
 811b926:	2800      	cmp	r0, #0
 811b928:	d157      	bne.n	811b9da <netif_add+0x10a>
      if (netif->num == 255) {
 811b92a:	f896 2038 	ldrb.w	r2, [r6, #56]	; 0x38
 811b92e:	f8df 80f4 	ldr.w	r8, [pc, #244]	; 811ba24 <netif_add+0x154>
        LWIP_ASSERT("netif already added", netif2 != netif);
 811b932:	f8df b0e0 	ldr.w	fp, [pc, #224]	; 811ba14 <netif_add+0x144>
 811b936:	f8df 90f0 	ldr.w	r9, [pc, #240]	; 811ba28 <netif_add+0x158>
 811b93a:	4f33      	ldr	r7, [pc, #204]	; (811ba08 <netif_add+0x138>)
      if (netif->num == 255) {
 811b93c:	2aff      	cmp	r2, #255	; 0xff
 811b93e:	d102      	bne.n	811b946 <netif_add+0x76>
        netif->num = 0;
 811b940:	2300      	movs	r3, #0
 811b942:	f886 3038 	strb.w	r3, [r6, #56]	; 0x38
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 811b946:	f8d8 4000 	ldr.w	r4, [r8]
 811b94a:	2c00      	cmp	r4, #0
 811b94c:	d042      	beq.n	811b9d4 <netif_add+0x104>
      num_netifs = 0;
 811b94e:	2500      	movs	r5, #0
 811b950:	e007      	b.n	811b962 <netif_add+0x92>
        if (netif2->num == netif->num) {
 811b952:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 811b956:	f896 3038 	ldrb.w	r3, [r6, #56]	; 0x38
 811b95a:	429a      	cmp	r2, r3
 811b95c:	d014      	beq.n	811b988 <netif_add+0xb8>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 811b95e:	6824      	ldr	r4, [r4, #0]
 811b960:	b1fc      	cbz	r4, 811b9a2 <netif_add+0xd2>
        LWIP_ASSERT("netif already added", netif2 != netif);
 811b962:	42a6      	cmp	r6, r4
        num_netifs++;
 811b964:	f105 0501 	add.w	r5, r5, #1
        LWIP_ASSERT("netif already added", netif2 != netif);
 811b968:	d013      	beq.n	811b992 <netif_add+0xc2>
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 811b96a:	2dff      	cmp	r5, #255	; 0xff
 811b96c:	ddf1      	ble.n	811b952 <netif_add+0x82>
 811b96e:	465b      	mov	r3, fp
 811b970:	f240 128d 	movw	r2, #397	; 0x18d
 811b974:	4925      	ldr	r1, [pc, #148]	; (811ba0c <netif_add+0x13c>)
 811b976:	4638      	mov	r0, r7
 811b978:	f00a fcdc 	bl	8126334 <iprintf>
        if (netif2->num == netif->num) {
 811b97c:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 811b980:	f896 3038 	ldrb.w	r3, [r6, #56]	; 0x38
 811b984:	429a      	cmp	r2, r3
 811b986:	d1ea      	bne.n	811b95e <netif_add+0x8e>
          netif->num++;
 811b988:	3201      	adds	r2, #1
 811b98a:	b2d2      	uxtb	r2, r2
 811b98c:	f886 2038 	strb.w	r2, [r6, #56]	; 0x38
    } while (netif2 != NULL);
 811b990:	e7d4      	b.n	811b93c <netif_add+0x6c>
        LWIP_ASSERT("netif already added", netif2 != netif);
 811b992:	465b      	mov	r3, fp
 811b994:	f240 128b 	movw	r2, #395	; 0x18b
 811b998:	4649      	mov	r1, r9
 811b99a:	4638      	mov	r0, r7
 811b99c:	f00a fcca 	bl	8126334 <iprintf>
 811b9a0:	e7e3      	b.n	811b96a <netif_add+0x9a>
  netif->next = netif_list;
 811b9a2:	f8d8 4000 	ldr.w	r4, [r8]
  if (netif->num == 254) {
 811b9a6:	2bfe      	cmp	r3, #254	; 0xfe
 811b9a8:	d012      	beq.n	811b9d0 <netif_add+0x100>
    netif_num = (u8_t)(netif->num + 1);
 811b9aa:	3301      	adds	r3, #1
 811b9ac:	b2db      	uxtb	r3, r3
  return netif;
 811b9ae:	4630      	mov	r0, r6
  netif->next = netif_list;
 811b9b0:	6034      	str	r4, [r6, #0]
 811b9b2:	f88a 3000 	strb.w	r3, [sl]
  netif_list = netif;
 811b9b6:	f8c8 6000 	str.w	r6, [r8]
}
 811b9ba:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 811b9be:	4a14      	ldr	r2, [pc, #80]	; (811ba10 <netif_add+0x140>)
  if (gw == NULL) {
 811b9c0:	2b00      	cmp	r3, #0
 811b9c2:	d195      	bne.n	811b8f0 <netif_add+0x20>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 811b9c4:	4b12      	ldr	r3, [pc, #72]	; (811ba10 <netif_add+0x140>)
 811b9c6:	e793      	b.n	811b8f0 <netif_add+0x20>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 811b9c8:	4911      	ldr	r1, [pc, #68]	; (811ba10 <netif_add+0x140>)
  if (netmask == NULL) {
 811b9ca:	2a00      	cmp	r2, #0
 811b9cc:	d18e      	bne.n	811b8ec <netif_add+0x1c>
 811b9ce:	e7f6      	b.n	811b9be <netif_add+0xee>
    netif_num = 0;
 811b9d0:	2300      	movs	r3, #0
 811b9d2:	e7ec      	b.n	811b9ae <netif_add+0xde>
  if (netif->num == 254) {
 811b9d4:	f896 3038 	ldrb.w	r3, [r6, #56]	; 0x38
 811b9d8:	e7e5      	b.n	811b9a6 <netif_add+0xd6>
    return NULL;
 811b9da:	4620      	mov	r0, r4
}
 811b9dc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 811b9e0:	4b0c      	ldr	r3, [pc, #48]	; (811ba14 <netif_add+0x144>)
 811b9e2:	f240 1227 	movw	r2, #295	; 0x127
 811b9e6:	490c      	ldr	r1, [pc, #48]	; (811ba18 <netif_add+0x148>)
 811b9e8:	4807      	ldr	r0, [pc, #28]	; (811ba08 <netif_add+0x138>)
 811b9ea:	f00a fca3 	bl	8126334 <iprintf>
 811b9ee:	4630      	mov	r0, r6
 811b9f0:	e7e3      	b.n	811b9ba <netif_add+0xea>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 811b9f2:	4b08      	ldr	r3, [pc, #32]	; (811ba14 <netif_add+0x144>)
 811b9f4:	f44f 7294 	mov.w	r2, #296	; 0x128
 811b9f8:	4908      	ldr	r1, [pc, #32]	; (811ba1c <netif_add+0x14c>)
 811b9fa:	4803      	ldr	r0, [pc, #12]	; (811ba08 <netif_add+0x138>)
 811b9fc:	f00a fc9a 	bl	8126334 <iprintf>
 811ba00:	4628      	mov	r0, r5
 811ba02:	e7da      	b.n	811b9ba <netif_add+0xea>
 811ba04:	0811b7b1 	.word	0x0811b7b1
 811ba08:	0812b014 	.word	0x0812b014
 811ba0c:	08144db8 	.word	0x08144db8
 811ba10:	08146e24 	.word	0x08146e24
 811ba14:	08144cfc 	.word	0x08144cfc
 811ba18:	08144d64 	.word	0x08144d64
 811ba1c:	08144d80 	.word	0x08144d80
 811ba20:	2002e42c 	.word	0x2002e42c
 811ba24:	2002e428 	.word	0x2002e428
 811ba28:	08144da4 	.word	0x08144da4

0811ba2c <netif_set_default>:
  netif_default = netif;
 811ba2c:	4b01      	ldr	r3, [pc, #4]	; (811ba34 <netif_set_default+0x8>)
 811ba2e:	6018      	str	r0, [r3, #0]
}
 811ba30:	4770      	bx	lr
 811ba32:	bf00      	nop
 811ba34:	2002e424 	.word	0x2002e424

0811ba38 <netif_set_up>:
  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 811ba38:	b198      	cbz	r0, 811ba62 <netif_set_up+0x2a>
{
 811ba3a:	b510      	push	{r4, lr}
  if (!(netif->flags & NETIF_FLAG_UP)) {
 811ba3c:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 811ba40:	4604      	mov	r4, r0
 811ba42:	07da      	lsls	r2, r3, #31
 811ba44:	d40c      	bmi.n	811ba60 <netif_set_up+0x28>
    netif_set_flags(netif, NETIF_FLAG_UP);
 811ba46:	f043 0301 	orr.w	r3, r3, #1
    NETIF_STATUS_CALLBACK(netif);
 811ba4a:	69c2      	ldr	r2, [r0, #28]
    netif_set_flags(netif, NETIF_FLAG_UP);
 811ba4c:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    NETIF_STATUS_CALLBACK(netif);
 811ba50:	b102      	cbz	r2, 811ba54 <netif_set_up+0x1c>
 811ba52:	4790      	blx	r2
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 811ba54:	4620      	mov	r0, r4
 811ba56:	2103      	movs	r1, #3
}
 811ba58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 811ba5c:	f7ff beac 	b.w	811b7b8 <netif_issue_reports>
}
 811ba60:	bd10      	pop	{r4, pc}
  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 811ba62:	4b03      	ldr	r3, [pc, #12]	; (811ba70 <netif_set_up+0x38>)
 811ba64:	f44f 7254 	mov.w	r2, #848	; 0x350
 811ba68:	4902      	ldr	r1, [pc, #8]	; (811ba74 <netif_set_up+0x3c>)
 811ba6a:	4803      	ldr	r0, [pc, #12]	; (811ba78 <netif_set_up+0x40>)
 811ba6c:	f00a bc62 	b.w	8126334 <iprintf>
 811ba70:	08144cfc 	.word	0x08144cfc
 811ba74:	08144de8 	.word	0x08144de8
 811ba78:	0812b014 	.word	0x0812b014

0811ba7c <netif_set_down>:
  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 811ba7c:	b1a8      	cbz	r0, 811baaa <netif_set_down+0x2e>
{
 811ba7e:	b510      	push	{r4, lr}
  if (netif->flags & NETIF_FLAG_UP) {
 811ba80:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 811ba84:	4604      	mov	r4, r0
 811ba86:	07da      	lsls	r2, r3, #31
 811ba88:	d50b      	bpl.n	811baa2 <netif_set_down+0x26>
    netif_clear_flags(netif, NETIF_FLAG_UP);
 811ba8a:	f023 0201 	bic.w	r2, r3, #1
    if (netif->flags & NETIF_FLAG_ETHARP) {
 811ba8e:	071b      	lsls	r3, r3, #28
    netif_clear_flags(netif, NETIF_FLAG_UP);
 811ba90:	f880 2035 	strb.w	r2, [r0, #53]	; 0x35
    if (netif->flags & NETIF_FLAG_ETHARP) {
 811ba94:	d406      	bmi.n	811baa4 <netif_set_down+0x28>
    NETIF_STATUS_CALLBACK(netif);
 811ba96:	69e3      	ldr	r3, [r4, #28]
 811ba98:	b11b      	cbz	r3, 811baa2 <netif_set_down+0x26>
 811ba9a:	4620      	mov	r0, r4
}
 811ba9c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    NETIF_STATUS_CALLBACK(netif);
 811baa0:	4718      	bx	r3
}
 811baa2:	bd10      	pop	{r4, pc}
      etharp_cleanup_netif(netif);
 811baa4:	f007 fbc8 	bl	8123238 <etharp_cleanup_netif>
 811baa8:	e7f5      	b.n	811ba96 <netif_set_down+0x1a>
  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 811baaa:	4b03      	ldr	r3, [pc, #12]	; (811bab8 <netif_set_down+0x3c>)
 811baac:	f240 329b 	movw	r2, #923	; 0x39b
 811bab0:	4902      	ldr	r1, [pc, #8]	; (811babc <netif_set_down+0x40>)
 811bab2:	4803      	ldr	r0, [pc, #12]	; (811bac0 <netif_set_down+0x44>)
 811bab4:	f00a bc3e 	b.w	8126334 <iprintf>
 811bab8:	08144cfc 	.word	0x08144cfc
 811babc:	08144e04 	.word	0x08144e04
 811bac0:	0812b014 	.word	0x0812b014

0811bac4 <netif_set_status_callback>:
  if (netif) {
 811bac4:	b100      	cbz	r0, 811bac8 <netif_set_status_callback+0x4>
    netif->status_callback = status_callback;
 811bac6:	61c1      	str	r1, [r0, #28]
}
 811bac8:	4770      	bx	lr
 811baca:	bf00      	nop

0811bacc <netif_set_link_up>:
  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 811bacc:	b1b8      	cbz	r0, 811bafe <netif_set_link_up+0x32>
{
 811bace:	b510      	push	{r4, lr}
  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 811bad0:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 811bad4:	4604      	mov	r4, r0
 811bad6:	075a      	lsls	r2, r3, #29
 811bad8:	d500      	bpl.n	811badc <netif_set_link_up+0x10>
}
 811bada:	bd10      	pop	{r4, pc}
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 811badc:	f043 0304 	orr.w	r3, r3, #4
 811bae0:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    dhcp_network_changed(netif);
 811bae4:	f006 fd96 	bl	8122614 <dhcp_network_changed>
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 811bae8:	2103      	movs	r1, #3
 811baea:	4620      	mov	r0, r4
 811baec:	f7ff fe64 	bl	811b7b8 <netif_issue_reports>
    NETIF_LINK_CALLBACK(netif);
 811baf0:	6a23      	ldr	r3, [r4, #32]
 811baf2:	2b00      	cmp	r3, #0
 811baf4:	d0f1      	beq.n	811bada <netif_set_link_up+0xe>
 811baf6:	4620      	mov	r0, r4
}
 811baf8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    NETIF_LINK_CALLBACK(netif);
 811bafc:	4718      	bx	r3
  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 811bafe:	4b03      	ldr	r3, [pc, #12]	; (811bb0c <netif_set_link_up+0x40>)
 811bb00:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 811bb04:	4902      	ldr	r1, [pc, #8]	; (811bb10 <netif_set_link_up+0x44>)
 811bb06:	4803      	ldr	r0, [pc, #12]	; (811bb14 <netif_set_link_up+0x48>)
 811bb08:	f00a bc14 	b.w	8126334 <iprintf>
 811bb0c:	08144cfc 	.word	0x08144cfc
 811bb10:	08144e24 	.word	0x08144e24
 811bb14:	0812b014 	.word	0x0812b014

0811bb18 <netif_set_link_down>:
  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 811bb18:	b158      	cbz	r0, 811bb32 <netif_set_link_down+0x1a>
  if (netif->flags & NETIF_FLAG_LINK_UP) {
 811bb1a:	f890 2035 	ldrb.w	r2, [r0, #53]	; 0x35
 811bb1e:	0751      	lsls	r1, r2, #29
 811bb20:	d506      	bpl.n	811bb30 <netif_set_link_down+0x18>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 811bb22:	f022 0204 	bic.w	r2, r2, #4
    NETIF_LINK_CALLBACK(netif);
 811bb26:	6a01      	ldr	r1, [r0, #32]
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 811bb28:	f880 2035 	strb.w	r2, [r0, #53]	; 0x35
    NETIF_LINK_CALLBACK(netif);
 811bb2c:	b101      	cbz	r1, 811bb30 <netif_set_link_down+0x18>
 811bb2e:	4708      	bx	r1
}
 811bb30:	4770      	bx	lr
  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 811bb32:	4b03      	ldr	r3, [pc, #12]	; (811bb40 <netif_set_link_down+0x28>)
 811bb34:	f240 4206 	movw	r2, #1030	; 0x406
 811bb38:	4902      	ldr	r1, [pc, #8]	; (811bb44 <netif_set_link_down+0x2c>)
 811bb3a:	4803      	ldr	r0, [pc, #12]	; (811bb48 <netif_set_link_down+0x30>)
 811bb3c:	f00a bbfa 	b.w	8126334 <iprintf>
 811bb40:	08144cfc 	.word	0x08144cfc
 811bb44:	08144e48 	.word	0x08144e48
 811bb48:	0812b014 	.word	0x0812b014

0811bb4c <netif_set_link_callback>:
  if (netif) {
 811bb4c:	b100      	cbz	r0, 811bb50 <netif_set_link_callback+0x4>
    netif->link_callback = link_callback;
 811bb4e:	6201      	str	r1, [r0, #32]
}
 811bb50:	4770      	bx	lr
 811bb52:	bf00      	nop

0811bb54 <netif_get_by_index>:
{
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 811bb54:	4602      	mov	r2, r0
 811bb56:	b158      	cbz	r0, 811bb70 <netif_get_by_index+0x1c>
    NETIF_FOREACH(netif) {
 811bb58:	4b06      	ldr	r3, [pc, #24]	; (811bb74 <netif_get_by_index+0x20>)
 811bb5a:	6818      	ldr	r0, [r3, #0]
 811bb5c:	b910      	cbnz	r0, 811bb64 <netif_get_by_index+0x10>
 811bb5e:	e007      	b.n	811bb70 <netif_get_by_index+0x1c>
 811bb60:	6800      	ldr	r0, [r0, #0]
 811bb62:	b130      	cbz	r0, 811bb72 <netif_get_by_index+0x1e>
      if (idx == netif_get_index(netif)) {
 811bb64:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 811bb68:	3301      	adds	r3, #1
 811bb6a:	b2db      	uxtb	r3, r3
 811bb6c:	4293      	cmp	r3, r2
 811bb6e:	d1f7      	bne.n	811bb60 <netif_get_by_index+0xc>
      }
    }
  }

  return NULL;
}
 811bb70:	4770      	bx	lr
 811bb72:	4770      	bx	lr
 811bb74:	2002e428 	.word	0x2002e428

0811bb78 <pbuf_free_ooseq_callback>:
pbuf_free_ooseq(void)
{
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 811bb78:	4907      	ldr	r1, [pc, #28]	; (811bb98 <pbuf_free_ooseq_callback+0x20>)
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 811bb7a:	2200      	movs	r2, #0
 811bb7c:	4b07      	ldr	r3, [pc, #28]	; (811bb9c <pbuf_free_ooseq_callback+0x24>)
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 811bb7e:	6808      	ldr	r0, [r1, #0]
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 811bb80:	701a      	strb	r2, [r3, #0]
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 811bb82:	b910      	cbnz	r0, 811bb8a <pbuf_free_ooseq_callback+0x12>
 811bb84:	e006      	b.n	811bb94 <pbuf_free_ooseq_callback+0x1c>
 811bb86:	68c0      	ldr	r0, [r0, #12]
 811bb88:	b120      	cbz	r0, 811bb94 <pbuf_free_ooseq_callback+0x1c>
    if (pcb->ooseq != NULL) {
 811bb8a:	6f43      	ldr	r3, [r0, #116]	; 0x74
 811bb8c:	2b00      	cmp	r3, #0
 811bb8e:	d0fa      	beq.n	811bb86 <pbuf_free_ooseq_callback+0xe>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 811bb90:	f002 b8ca 	b.w	811dd28 <tcp_free_ooseq>
static void
pbuf_free_ooseq_callback(void *arg)
{
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
}
 811bb94:	4770      	bx	lr
 811bb96:	bf00      	nop
 811bb98:	2002e434 	.word	0x2002e434
 811bb9c:	2002e42d 	.word	0x2002e42d

0811bba0 <pbuf_free.part.0>:
 * 2->1->1 becomes 1->1->1
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
 811bba0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  PERF_START;

  count = 0;
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 811bba4:	4604      	mov	r4, r0
 811bba6:	2800      	cmp	r0, #0
 811bba8:	d052      	beq.n	811bc50 <pbuf_free.part.0+0xb0>
  count = 0;
 811bbaa:	2500      	movs	r5, #0
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 811bbac:	4f29      	ldr	r7, [pc, #164]	; (811bc54 <pbuf_free.part.0+0xb4>)
 811bbae:	f8df 80b4 	ldr.w	r8, [pc, #180]	; 811bc64 <pbuf_free.part.0+0xc4>
 811bbb2:	4e29      	ldr	r6, [pc, #164]	; (811bc58 <pbuf_free.part.0+0xb8>)
 811bbb4:	e00a      	b.n	811bbcc <pbuf_free.part.0+0x2c>
      alloc_src = pbuf_get_allocsrc(p);
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 811bbb6:	6923      	ldr	r3, [r4, #16]
 811bbb8:	2b00      	cmp	r3, #0
 811bbba:	d03b      	beq.n	811bc34 <pbuf_free.part.0+0x94>
        pc->custom_free_function(p);
 811bbbc:	4620      	mov	r0, r4
 811bbbe:	4798      	blx	r3
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
        }
      }
      count++;
 811bbc0:	3501      	adds	r5, #1
 811bbc2:	b2ed      	uxtb	r5, r5
  while (p != NULL) {
 811bbc4:	f1b9 0f00 	cmp.w	r9, #0
 811bbc8:	d01b      	beq.n	811bc02 <pbuf_free.part.0+0x62>
 811bbca:	464c      	mov	r4, r9
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 811bbcc:	7ba3      	ldrb	r3, [r4, #14]
 811bbce:	b1db      	cbz	r3, 811bc08 <pbuf_free.part.0+0x68>
    ref = --(p->ref);
 811bbd0:	3b01      	subs	r3, #1
 811bbd2:	b2db      	uxtb	r3, r3
 811bbd4:	73a3      	strb	r3, [r4, #14]
    if (ref == 0) {
 811bbd6:	b9a3      	cbnz	r3, 811bc02 <pbuf_free.part.0+0x62>
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 811bbd8:	7b63      	ldrb	r3, [r4, #13]
      q = p->next;
 811bbda:	f8d4 9000 	ldr.w	r9, [r4]
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 811bbde:	079b      	lsls	r3, r3, #30
 811bbe0:	d4e9      	bmi.n	811bbb6 <pbuf_free.part.0+0x16>
      alloc_src = pbuf_get_allocsrc(p);
 811bbe2:	7b23      	ldrb	r3, [r4, #12]
 811bbe4:	f003 030f 	and.w	r3, r3, #15
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 811bbe8:	2b02      	cmp	r3, #2
 811bbea:	d01e      	beq.n	811bc2a <pbuf_free.part.0+0x8a>
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 811bbec:	2b01      	cmp	r3, #1
 811bbee:	d02a      	beq.n	811bc46 <pbuf_free.part.0+0xa6>
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 811bbf0:	b99b      	cbnz	r3, 811bc1a <pbuf_free.part.0+0x7a>
      count++;
 811bbf2:	3501      	adds	r5, #1
          mem_free(p);
 811bbf4:	4620      	mov	r0, r4
 811bbf6:	f7ff fa27 	bl	811b048 <mem_free>
      count++;
 811bbfa:	b2ed      	uxtb	r5, r5
  while (p != NULL) {
 811bbfc:	f1b9 0f00 	cmp.w	r9, #0
 811bc00:	d1e3      	bne.n	811bbca <pbuf_free.part.0+0x2a>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
}
 811bc02:	4628      	mov	r0, r5
 811bc04:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 811bc08:	463b      	mov	r3, r7
 811bc0a:	f240 22f1 	movw	r2, #753	; 0x2f1
 811bc0e:	4641      	mov	r1, r8
 811bc10:	4630      	mov	r0, r6
 811bc12:	f00a fb8f 	bl	8126334 <iprintf>
    ref = --(p->ref);
 811bc16:	7ba3      	ldrb	r3, [r4, #14]
 811bc18:	e7da      	b.n	811bbd0 <pbuf_free.part.0+0x30>
          LWIP_ASSERT("invalid pbuf type", 0);
 811bc1a:	463b      	mov	r3, r7
 811bc1c:	f240 320f 	movw	r2, #783	; 0x30f
 811bc20:	490e      	ldr	r1, [pc, #56]	; (811bc5c <pbuf_free.part.0+0xbc>)
 811bc22:	4630      	mov	r0, r6
 811bc24:	f00a fb86 	bl	8126334 <iprintf>
 811bc28:	e7ca      	b.n	811bbc0 <pbuf_free.part.0+0x20>
          memp_free(MEMP_PBUF_POOL, p);
 811bc2a:	4621      	mov	r1, r4
 811bc2c:	200f      	movs	r0, #15
 811bc2e:	f7ff fd9f 	bl	811b770 <memp_free>
 811bc32:	e7c5      	b.n	811bbc0 <pbuf_free.part.0+0x20>
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 811bc34:	463b      	mov	r3, r7
 811bc36:	f240 22ff 	movw	r2, #767	; 0x2ff
 811bc3a:	4909      	ldr	r1, [pc, #36]	; (811bc60 <pbuf_free.part.0+0xc0>)
 811bc3c:	4630      	mov	r0, r6
 811bc3e:	f00a fb79 	bl	8126334 <iprintf>
        pc->custom_free_function(p);
 811bc42:	6923      	ldr	r3, [r4, #16]
 811bc44:	e7ba      	b.n	811bbbc <pbuf_free.part.0+0x1c>
          memp_free(MEMP_PBUF, p);
 811bc46:	4621      	mov	r1, r4
 811bc48:	200e      	movs	r0, #14
 811bc4a:	f7ff fd91 	bl	811b770 <memp_free>
 811bc4e:	e7b7      	b.n	811bbc0 <pbuf_free.part.0+0x20>
  count = 0;
 811bc50:	4605      	mov	r5, r0
 811bc52:	e7d6      	b.n	811bc02 <pbuf_free.part.0+0x62>
 811bc54:	08144e6c 	.word	0x08144e6c
 811bc58:	0812b014 	.word	0x0812b014
 811bc5c:	08144ed8 	.word	0x08144ed8
 811bc60:	08144eb4 	.word	0x08144eb4
 811bc64:	08144e9c 	.word	0x08144e9c

0811bc68 <pbuf_copy.part.0>:
 * @return ERR_OK if pbuf was copied
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
 811bc68:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
{
  size_t offset_to = 0, offset_from = 0, len;
 811bc6c:	2600      	movs	r6, #0
      len = p_to->len - offset_to;
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
    offset_to += len;
    offset_from += len;
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 811bc6e:	f8df a124 	ldr.w	sl, [pc, #292]	; 811bd94 <pbuf_copy.part.0+0x12c>
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
 811bc72:	4605      	mov	r5, r0
 811bc74:	4688      	mov	r8, r1
  size_t offset_to = 0, offset_from = 0, len;
 811bc76:	4637      	mov	r7, r6
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 811bc78:	8944      	ldrh	r4, [r0, #10]
 811bc7a:	894a      	ldrh	r2, [r1, #10]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 811bc7c:	f8df b128 	ldr.w	fp, [pc, #296]	; 811bda8 <pbuf_copy.part.0+0x140>
 811bc80:	f8df 9118 	ldr.w	r9, [pc, #280]	; 811bd9c <pbuf_copy.part.0+0x134>
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 811bc84:	1be4      	subs	r4, r4, r7
 811bc86:	1b92      	subs	r2, r2, r6
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 811bc88:	6868      	ldr	r0, [r5, #4]
 811bc8a:	4294      	cmp	r4, r2
 811bc8c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 811bc90:	4438      	add	r0, r7
 811bc92:	bf28      	it	cs
 811bc94:	4614      	movcs	r4, r2
 811bc96:	4431      	add	r1, r6
 811bc98:	4622      	mov	r2, r4
    offset_to += len;
 811bc9a:	4427      	add	r7, r4
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 811bc9c:	f009 fb84 	bl	81253a8 <memcpy>
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 811bca0:	896b      	ldrh	r3, [r5, #10]
    offset_from += len;
 811bca2:	4426      	add	r6, r4
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 811bca4:	429f      	cmp	r7, r3
 811bca6:	d837      	bhi.n	811bd18 <pbuf_copy.part.0+0xb0>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 811bca8:	f8b8 200a 	ldrh.w	r2, [r8, #10]
 811bcac:	4296      	cmp	r6, r2
 811bcae:	d829      	bhi.n	811bd04 <pbuf_copy.part.0+0x9c>
    if (offset_from >= p_from->len) {
 811bcb0:	4296      	cmp	r6, r2
      /* on to next p_from (if any) */
      offset_from = 0;
      p_from = p_from->next;
    }
    if (offset_to == p_to->len) {
 811bcb2:	896b      	ldrh	r3, [r5, #10]
    if (offset_from >= p_from->len) {
 811bcb4:	d317      	bcc.n	811bce6 <pbuf_copy.part.0+0x7e>
    if (offset_to == p_to->len) {
 811bcb6:	429f      	cmp	r7, r3
      p_from = p_from->next;
 811bcb8:	f8d8 8000 	ldr.w	r8, [r8]
    if (offset_to == p_to->len) {
 811bcbc:	d04b      	beq.n	811bd56 <pbuf_copy.part.0+0xee>
      offset_to = 0;
      p_to = p_to->next;
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 811bcbe:	f1b8 0f00 	cmp.w	r8, #0
 811bcc2:	d144      	bne.n	811bd4e <pbuf_copy.part.0+0xe6>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 811bcc4:	892a      	ldrh	r2, [r5, #8]
 811bcc6:	896b      	ldrh	r3, [r5, #10]
 811bcc8:	429a      	cmp	r2, r3
 811bcca:	d14c      	bne.n	811bd66 <pbuf_copy.part.0+0xfe>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 811bccc:	6828      	ldr	r0, [r5, #0]
 811bcce:	b140      	cbz	r0, 811bce2 <pbuf_copy.part.0+0x7a>
 811bcd0:	4b30      	ldr	r3, [pc, #192]	; (811bd94 <pbuf_copy.part.0+0x12c>)
 811bcd2:	f240 32ee 	movw	r2, #1006	; 0x3ee
 811bcd6:	4930      	ldr	r1, [pc, #192]	; (811bd98 <pbuf_copy.part.0+0x130>)
 811bcd8:	4830      	ldr	r0, [pc, #192]	; (811bd9c <pbuf_copy.part.0+0x134>)
 811bcda:	f00a fb2b 	bl	8126334 <iprintf>
 811bcde:	f06f 0005 	mvn.w	r0, #5
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
}
 811bce2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (offset_to == p_to->len) {
 811bce6:	429f      	cmp	r7, r3
 811bce8:	d040      	beq.n	811bd6c <pbuf_copy.part.0+0x104>
    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 811bcea:	f8b8 3008 	ldrh.w	r3, [r8, #8]
 811bcee:	4293      	cmp	r3, r2
 811bcf0:	d01a      	beq.n	811bd28 <pbuf_copy.part.0+0xc0>
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 811bcf2:	896c      	ldrh	r4, [r5, #10]
 811bcf4:	2d00      	cmp	r5, #0
 811bcf6:	d0c5      	beq.n	811bc84 <pbuf_copy.part.0+0x1c>
 811bcf8:	892b      	ldrh	r3, [r5, #8]
 811bcfa:	42a3      	cmp	r3, r4
 811bcfc:	d045      	beq.n	811bd8a <pbuf_copy.part.0+0x122>
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 811bcfe:	f8b8 200a 	ldrh.w	r2, [r8, #10]
 811bd02:	e7bf      	b.n	811bc84 <pbuf_copy.part.0+0x1c>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 811bd04:	f240 32da 	movw	r2, #986	; 0x3da
 811bd08:	4653      	mov	r3, sl
 811bd0a:	4925      	ldr	r1, [pc, #148]	; (811bda0 <pbuf_copy.part.0+0x138>)
 811bd0c:	4648      	mov	r0, r9
 811bd0e:	f00a fb11 	bl	8126334 <iprintf>
    if (offset_from >= p_from->len) {
 811bd12:	f8b8 200a 	ldrh.w	r2, [r8, #10]
 811bd16:	e7cb      	b.n	811bcb0 <pbuf_copy.part.0+0x48>
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 811bd18:	4653      	mov	r3, sl
 811bd1a:	f240 32d9 	movw	r2, #985	; 0x3d9
 811bd1e:	4659      	mov	r1, fp
 811bd20:	4648      	mov	r0, r9
 811bd22:	f00a fb07 	bl	8126334 <iprintf>
 811bd26:	e7bf      	b.n	811bca8 <pbuf_copy.part.0+0x40>
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 811bd28:	f8d8 3000 	ldr.w	r3, [r8]
 811bd2c:	2b00      	cmp	r3, #0
 811bd2e:	d0e0      	beq.n	811bcf2 <pbuf_copy.part.0+0x8a>
 811bd30:	4b18      	ldr	r3, [pc, #96]	; (811bd94 <pbuf_copy.part.0+0x12c>)
 811bd32:	f240 32e9 	movw	r2, #1001	; 0x3e9
 811bd36:	4918      	ldr	r1, [pc, #96]	; (811bd98 <pbuf_copy.part.0+0x130>)
 811bd38:	4818      	ldr	r0, [pc, #96]	; (811bd9c <pbuf_copy.part.0+0x134>)
 811bd3a:	f00a fafb 	bl	8126334 <iprintf>
 811bd3e:	f06f 0005 	mvn.w	r0, #5
}
 811bd42:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 811bd46:	f1b8 0f00 	cmp.w	r8, #0
 811bd4a:	d00a      	beq.n	811bd62 <pbuf_copy.part.0+0xfa>
      offset_to = 0;
 811bd4c:	2700      	movs	r7, #0
 811bd4e:	2600      	movs	r6, #0
    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 811bd50:	f8b8 200a 	ldrh.w	r2, [r8, #10]
 811bd54:	e7c9      	b.n	811bcea <pbuf_copy.part.0+0x82>
      p_to = p_to->next;
 811bd56:	682d      	ldr	r5, [r5, #0]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 811bd58:	2d00      	cmp	r5, #0
 811bd5a:	d1f4      	bne.n	811bd46 <pbuf_copy.part.0+0xde>
 811bd5c:	f1b8 0f00 	cmp.w	r8, #0
 811bd60:	d108      	bne.n	811bd74 <pbuf_copy.part.0+0x10c>
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 811bd62:	2d00      	cmp	r5, #0
 811bd64:	d1ae      	bne.n	811bcc4 <pbuf_copy.part.0+0x5c>
  return ERR_OK;
 811bd66:	2000      	movs	r0, #0
}
 811bd68:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      p_to = p_to->next;
 811bd6c:	682d      	ldr	r5, [r5, #0]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 811bd6e:	b10d      	cbz	r5, 811bd74 <pbuf_copy.part.0+0x10c>
      offset_to = 0;
 811bd70:	2700      	movs	r7, #0
 811bd72:	e7ed      	b.n	811bd50 <pbuf_copy.part.0+0xe8>
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 811bd74:	4b07      	ldr	r3, [pc, #28]	; (811bd94 <pbuf_copy.part.0+0x12c>)
 811bd76:	f44f 7279 	mov.w	r2, #996	; 0x3e4
 811bd7a:	490a      	ldr	r1, [pc, #40]	; (811bda4 <pbuf_copy.part.0+0x13c>)
 811bd7c:	4807      	ldr	r0, [pc, #28]	; (811bd9c <pbuf_copy.part.0+0x134>)
 811bd7e:	f00a fad9 	bl	8126334 <iprintf>
 811bd82:	f06f 000f 	mvn.w	r0, #15
}
 811bd86:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 811bd8a:	682b      	ldr	r3, [r5, #0]
 811bd8c:	2b00      	cmp	r3, #0
 811bd8e:	d0b6      	beq.n	811bcfe <pbuf_copy.part.0+0x96>
 811bd90:	e79e      	b.n	811bcd0 <pbuf_copy.part.0+0x68>
 811bd92:	bf00      	nop
 811bd94:	08144e6c 	.word	0x08144e6c
 811bd98:	08144f30 	.word	0x08144f30
 811bd9c:	0812b014 	.word	0x0812b014
 811bda0:	08144f04 	.word	0x08144f04
 811bda4:	08144f20 	.word	0x08144f20
 811bda8:	08144eec 	.word	0x08144eec

0811bdac <pbuf_alloc_reference>:
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 811bdac:	f022 0340 	bic.w	r3, r2, #64	; 0x40
 811bdb0:	2b01      	cmp	r3, #1
{
 811bdb2:	b570      	push	{r4, r5, r6, lr}
 811bdb4:	4614      	mov	r4, r2
 811bdb6:	4606      	mov	r6, r0
 811bdb8:	460d      	mov	r5, r1
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 811bdba:	d110      	bne.n	811bdde <pbuf_alloc_reference+0x32>
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 811bdbc:	f44f 72a6 	mov.w	r2, #332	; 0x14c
 811bdc0:	490b      	ldr	r1, [pc, #44]	; (811bdf0 <pbuf_alloc_reference+0x44>)
 811bdc2:	200e      	movs	r0, #14
 811bdc4:	f7ff fc9e 	bl	811b704 <memp_malloc_fn>
  if (p == NULL) {
 811bdc8:	b140      	cbz	r0, 811bddc <pbuf_alloc_reference+0x30>
  p->next = NULL;
 811bdca:	2300      	movs	r3, #0
  p->ref = 1;
 811bdcc:	2201      	movs	r2, #1
  p->payload = payload;
 811bdce:	6046      	str	r6, [r0, #4]
  p->tot_len = tot_len;
 811bdd0:	8105      	strh	r5, [r0, #8]
  p->next = NULL;
 811bdd2:	6003      	str	r3, [r0, #0]
  p->len = len;
 811bdd4:	8145      	strh	r5, [r0, #10]
  p->type_internal = (u8_t)type;
 811bdd6:	7304      	strb	r4, [r0, #12]
  p->flags = flags;
 811bdd8:	7343      	strb	r3, [r0, #13]
  p->ref = 1;
 811bdda:	81c2      	strh	r2, [r0, #14]
}
 811bddc:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 811bdde:	4b04      	ldr	r3, [pc, #16]	; (811bdf0 <pbuf_alloc_reference+0x44>)
 811bde0:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 811bde4:	4903      	ldr	r1, [pc, #12]	; (811bdf4 <pbuf_alloc_reference+0x48>)
 811bde6:	4804      	ldr	r0, [pc, #16]	; (811bdf8 <pbuf_alloc_reference+0x4c>)
 811bde8:	f00a faa4 	bl	8126334 <iprintf>
 811bdec:	e7e6      	b.n	811bdbc <pbuf_alloc_reference+0x10>
 811bdee:	bf00      	nop
 811bdf0:	08144e6c 	.word	0x08144e6c
 811bdf4:	08144f5c 	.word	0x08144f5c
 811bdf8:	0812b014 	.word	0x0812b014

0811bdfc <pbuf_alloc>:
  switch (type) {
 811bdfc:	f5b2 7fc1 	cmp.w	r2, #386	; 0x182
{
 811be00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 811be04:	4689      	mov	r9, r1
  u16_t offset = (u16_t)layer;
 811be06:	fa1f fa80 	uxth.w	sl, r0
  switch (type) {
 811be0a:	d03d      	beq.n	811be88 <pbuf_alloc+0x8c>
 811be0c:	d80e      	bhi.n	811be2c <pbuf_alloc+0x30>
 811be0e:	f022 0440 	bic.w	r4, r2, #64	; 0x40
 811be12:	2c01      	cmp	r4, #1
 811be14:	d033      	beq.n	811be7e <pbuf_alloc+0x82>
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 811be16:	4b41      	ldr	r3, [pc, #260]	; (811bf1c <pbuf_alloc+0x120>)
 811be18:	f240 1227 	movw	r2, #295	; 0x127
 811be1c:	4940      	ldr	r1, [pc, #256]	; (811bf20 <pbuf_alloc+0x124>)
      return NULL;
 811be1e:	2500      	movs	r5, #0
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 811be20:	4840      	ldr	r0, [pc, #256]	; (811bf24 <pbuf_alloc+0x128>)
 811be22:	f00a fa87 	bl	8126334 <iprintf>
}
 811be26:	4628      	mov	r0, r5
 811be28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  switch (type) {
 811be2c:	f5b2 7f20 	cmp.w	r2, #640	; 0x280
 811be30:	d1f1      	bne.n	811be16 <pbuf_alloc+0x1a>
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 811be32:	f10a 0303 	add.w	r3, sl, #3
 811be36:	1cca      	adds	r2, r1, #3
 811be38:	4606      	mov	r6, r0
 811be3a:	f022 0203 	bic.w	r2, r2, #3
 811be3e:	f023 0303 	bic.w	r3, r3, #3
 811be42:	4413      	add	r3, r2
 811be44:	b29b      	uxth	r3, r3
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 811be46:	f103 0010 	add.w	r0, r3, #16
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 811be4a:	4293      	cmp	r3, r2
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 811be4c:	b280      	uxth	r0, r0
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 811be4e:	d34d      	bcc.n	811beec <pbuf_alloc+0xf0>
 811be50:	4282      	cmp	r2, r0
 811be52:	d84b      	bhi.n	811beec <pbuf_alloc+0xf0>
      p = (struct pbuf *)mem_malloc(alloc_len);
 811be54:	f7ff fab4 	bl	811b3c0 <mem_malloc>
      if (p == NULL) {
 811be58:	4605      	mov	r5, r0
 811be5a:	2800      	cmp	r0, #0
 811be5c:	d0e3      	beq.n	811be26 <pbuf_alloc+0x2a>
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 811be5e:	1983      	adds	r3, r0, r6
  p->next = NULL;
 811be60:	2100      	movs	r1, #0
  p->type_internal = (u8_t)type;
 811be62:	4a31      	ldr	r2, [pc, #196]	; (811bf28 <pbuf_alloc+0x12c>)
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 811be64:	3313      	adds	r3, #19
  p->tot_len = tot_len;
 811be66:	f8a0 9008 	strh.w	r9, [r0, #8]
  p->next = NULL;
 811be6a:	6001      	str	r1, [r0, #0]
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 811be6c:	f023 0303 	bic.w	r3, r3, #3
  p->len = len;
 811be70:	f8a0 900a 	strh.w	r9, [r0, #10]
  p->type_internal = (u8_t)type;
 811be74:	60c2      	str	r2, [r0, #12]
  p->payload = payload;
 811be76:	6043      	str	r3, [r0, #4]
}
 811be78:	4628      	mov	r0, r5
 811be7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      p = pbuf_alloc_reference(NULL, length, type);
 811be7e:	2000      	movs	r0, #0
}
 811be80:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
      p = pbuf_alloc_reference(NULL, length, type);
 811be84:	f7ff bf92 	b.w	811bdac <pbuf_alloc_reference>
  switch (type) {
 811be88:	2400      	movs	r4, #0
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 811be8a:	f8df 8090 	ldr.w	r8, [pc, #144]	; 811bf1c <pbuf_alloc+0x120>
  p->type_internal = (u8_t)type;
 811be8e:	4f27      	ldr	r7, [pc, #156]	; (811bf2c <pbuf_alloc+0x130>)
  switch (type) {
 811be90:	4625      	mov	r5, r4
 811be92:	e009      	b.n	811bea8 <pbuf_alloc+0xac>
          last->next = q;
 811be94:	6030      	str	r0, [r6, #0]
        rem_len = (u16_t)(rem_len - qlen);
 811be96:	eba9 0303 	sub.w	r3, r9, r3
        offset = 0;
 811be9a:	f04f 0a00 	mov.w	sl, #0
        rem_len = (u16_t)(rem_len - qlen);
 811be9e:	fa1f f983 	uxth.w	r9, r3
      } while (rem_len > 0);
 811bea2:	f1b9 0f00 	cmp.w	r9, #0
 811bea6:	d0be      	beq.n	811be26 <pbuf_alloc+0x2a>
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 811bea8:	22f3      	movs	r2, #243	; 0xf3
 811beaa:	4641      	mov	r1, r8
 811beac:	200f      	movs	r0, #15
 811beae:	4626      	mov	r6, r4
 811beb0:	f7ff fc28 	bl	811b704 <memp_malloc_fn>
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 811beb4:	f10a 0203 	add.w	r2, sl, #3
  p->next = NULL;
 811beb8:	2100      	movs	r1, #0
        if (q == NULL) {
 811beba:	4604      	mov	r4, r0
 811bebc:	b1d0      	cbz	r0, 811bef4 <pbuf_alloc+0xf8>
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 811bebe:	f022 0303 	bic.w	r3, r2, #3
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 811bec2:	eb00 020a 	add.w	r2, r0, sl
  p->tot_len = tot_len;
 811bec6:	f8a0 9008 	strh.w	r9, [r0, #8]
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 811beca:	f5c3 7314 	rsb	r3, r3, #592	; 0x250
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 811bece:	3213      	adds	r2, #19
  p->next = NULL;
 811bed0:	6001      	str	r1, [r0, #0]
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 811bed2:	b29b      	uxth	r3, r3
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 811bed4:	f022 0203 	bic.w	r2, r2, #3
  p->type_internal = (u8_t)type;
 811bed8:	60c7      	str	r7, [r0, #12]
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 811beda:	454b      	cmp	r3, r9
  p->payload = payload;
 811bedc:	6042      	str	r2, [r0, #4]
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 811bede:	bf28      	it	cs
 811bee0:	464b      	movcs	r3, r9
  p->len = len;
 811bee2:	8143      	strh	r3, [r0, #10]
        if (p == NULL) {
 811bee4:	2d00      	cmp	r5, #0
 811bee6:	d1d5      	bne.n	811be94 <pbuf_alloc+0x98>
 811bee8:	4605      	mov	r5, r0
 811beea:	e7d4      	b.n	811be96 <pbuf_alloc+0x9a>
          return NULL;
 811beec:	2500      	movs	r5, #0
}
 811beee:	4628      	mov	r0, r5
 811bef0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  queued = pbuf_free_ooseq_pending;
 811bef4:	4e0e      	ldr	r6, [pc, #56]	; (811bf30 <pbuf_alloc+0x134>)
  pbuf_free_ooseq_pending = 1;
 811bef6:	2201      	movs	r2, #1
  queued = pbuf_free_ooseq_pending;
 811bef8:	7833      	ldrb	r3, [r6, #0]
  pbuf_free_ooseq_pending = 1;
 811befa:	7032      	strb	r2, [r6, #0]
  if (!queued) {
 811befc:	b133      	cbz	r3, 811bf0c <pbuf_alloc+0x110>
          if (p) {
 811befe:	2d00      	cmp	r5, #0
 811bf00:	d0f4      	beq.n	811beec <pbuf_alloc+0xf0>
  if (p == NULL) {
 811bf02:	4628      	mov	r0, r5
          return NULL;
 811bf04:	2500      	movs	r5, #0
 811bf06:	f7ff fe4b 	bl	811bba0 <pbuf_free.part.0>
 811bf0a:	e78c      	b.n	811be26 <pbuf_alloc+0x2a>
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 811bf0c:	4601      	mov	r1, r0
 811bf0e:	4809      	ldr	r0, [pc, #36]	; (811bf34 <pbuf_alloc+0x138>)
 811bf10:	f7fc fefc 	bl	8118d0c <tcpip_try_callback>
 811bf14:	2800      	cmp	r0, #0
 811bf16:	d0f2      	beq.n	811befe <pbuf_alloc+0x102>
 811bf18:	7034      	strb	r4, [r6, #0]
 811bf1a:	e7f0      	b.n	811befe <pbuf_alloc+0x102>
 811bf1c:	08144e6c 	.word	0x08144e6c
 811bf20:	08144f70 	.word	0x08144f70
 811bf24:	0812b014 	.word	0x0812b014
 811bf28:	00010080 	.word	0x00010080
 811bf2c:	00010082 	.word	0x00010082
 811bf30:	2002e42d 	.word	0x2002e42d
 811bf34:	0811bb79 	.word	0x0811bb79

0811bf38 <pbuf_alloced_custom>:
  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 811bf38:	3003      	adds	r0, #3
 811bf3a:	f020 0003 	bic.w	r0, r0, #3
{
 811bf3e:	b510      	push	{r4, lr}
  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 811bf40:	eb01 0e00 	add.w	lr, r1, r0
{
 811bf44:	f8bd c00c 	ldrh.w	ip, [sp, #12]
 811bf48:	9c02      	ldr	r4, [sp, #8]
  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 811bf4a:	45e6      	cmp	lr, ip
 811bf4c:	d80d      	bhi.n	811bf6a <pbuf_alloced_custom+0x32>
  if (payload_mem != NULL) {
 811bf4e:	b104      	cbz	r4, 811bf52 <pbuf_alloced_custom+0x1a>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 811bf50:	4404      	add	r4, r0
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 811bf52:	4618      	mov	r0, r3
  p->next = NULL;
 811bf54:	2300      	movs	r3, #0
  p->payload = payload;
 811bf56:	6044      	str	r4, [r0, #4]
  p->flags = flags;
 811bf58:	2402      	movs	r4, #2
  p->next = NULL;
 811bf5a:	6003      	str	r3, [r0, #0]
  p->ref = 1;
 811bf5c:	2301      	movs	r3, #1
  p->tot_len = tot_len;
 811bf5e:	8101      	strh	r1, [r0, #8]
  p->len = len;
 811bf60:	8141      	strh	r1, [r0, #10]
  p->type_internal = (u8_t)type;
 811bf62:	7302      	strb	r2, [r0, #12]
  p->flags = flags;
 811bf64:	7344      	strb	r4, [r0, #13]
  p->ref = 1;
 811bf66:	81c3      	strh	r3, [r0, #14]
}
 811bf68:	bd10      	pop	{r4, pc}
    return NULL;
 811bf6a:	2000      	movs	r0, #0
}
 811bf6c:	bd10      	pop	{r4, pc}
 811bf6e:	bf00      	nop

0811bf70 <pbuf_realloc>:
{
 811bf70:	b538      	push	{r3, r4, r5, lr}
  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 811bf72:	4604      	mov	r4, r0
{
 811bf74:	460d      	mov	r5, r1
  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 811bf76:	2800      	cmp	r0, #0
 811bf78:	d037      	beq.n	811bfea <pbuf_realloc+0x7a>
  if (new_len >= p->tot_len) {
 811bf7a:	8922      	ldrh	r2, [r4, #8]
 811bf7c:	42aa      	cmp	r2, r5
 811bf7e:	d91b      	bls.n	811bfb8 <pbuf_realloc+0x48>
  while (rem_len > q->len) {
 811bf80:	8963      	ldrh	r3, [r4, #10]
 811bf82:	429d      	cmp	r5, r3
 811bf84:	d90d      	bls.n	811bfa2 <pbuf_realloc+0x32>
 811bf86:	1aa9      	subs	r1, r5, r2
 811bf88:	b289      	uxth	r1, r1
    q->tot_len = (u16_t)(q->tot_len - shrink);
 811bf8a:	440a      	add	r2, r1
    rem_len = (u16_t)(rem_len - q->len);
 811bf8c:	1aeb      	subs	r3, r5, r3
    q->tot_len = (u16_t)(q->tot_len - shrink);
 811bf8e:	8122      	strh	r2, [r4, #8]
    rem_len = (u16_t)(rem_len - q->len);
 811bf90:	b29d      	uxth	r5, r3
    q = q->next;
 811bf92:	6824      	ldr	r4, [r4, #0]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 811bf94:	2c00      	cmp	r4, #0
 811bf96:	d030      	beq.n	811bffa <pbuf_realloc+0x8a>
  while (rem_len > q->len) {
 811bf98:	8963      	ldrh	r3, [r4, #10]
 811bf9a:	42ab      	cmp	r3, r5
 811bf9c:	d201      	bcs.n	811bfa2 <pbuf_realloc+0x32>
    q->tot_len = (u16_t)(q->tot_len - shrink);
 811bf9e:	8922      	ldrh	r2, [r4, #8]
 811bfa0:	e7f3      	b.n	811bf8a <pbuf_realloc+0x1a>
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 811bfa2:	7b22      	ldrb	r2, [r4, #12]
 811bfa4:	0712      	lsls	r2, r2, #28
 811bfa6:	d008      	beq.n	811bfba <pbuf_realloc+0x4a>
  if (q->next != NULL) {
 811bfa8:	6820      	ldr	r0, [r4, #0]
  q->len = rem_len;
 811bfaa:	8165      	strh	r5, [r4, #10]
  q->tot_len = q->len;
 811bfac:	8125      	strh	r5, [r4, #8]
  if (q->next != NULL) {
 811bfae:	b108      	cbz	r0, 811bfb4 <pbuf_realloc+0x44>
  if (p == NULL) {
 811bfb0:	f7ff fdf6 	bl	811bba0 <pbuf_free.part.0>
  q->next = NULL;
 811bfb4:	2300      	movs	r3, #0
 811bfb6:	6023      	str	r3, [r4, #0]
}
 811bfb8:	bd38      	pop	{r3, r4, r5, pc}
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 811bfba:	429d      	cmp	r5, r3
 811bfbc:	d0f4      	beq.n	811bfa8 <pbuf_realloc+0x38>
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 811bfbe:	7b63      	ldrb	r3, [r4, #13]
 811bfc0:	079b      	lsls	r3, r3, #30
 811bfc2:	d4f1      	bmi.n	811bfa8 <pbuf_realloc+0x38>
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 811bfc4:	6863      	ldr	r3, [r4, #4]
 811bfc6:	4620      	mov	r0, r4
 811bfc8:	1b1b      	subs	r3, r3, r4
 811bfca:	18e9      	adds	r1, r5, r3
 811bfcc:	b289      	uxth	r1, r1
 811bfce:	f7ff f91d 	bl	811b20c <mem_trim>
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 811bfd2:	4604      	mov	r4, r0
 811bfd4:	2800      	cmp	r0, #0
 811bfd6:	d1e7      	bne.n	811bfa8 <pbuf_realloc+0x38>
 811bfd8:	4b0c      	ldr	r3, [pc, #48]	; (811c00c <pbuf_realloc+0x9c>)
 811bfda:	f240 12bd 	movw	r2, #445	; 0x1bd
 811bfde:	490c      	ldr	r1, [pc, #48]	; (811c010 <pbuf_realloc+0xa0>)
 811bfe0:	480c      	ldr	r0, [pc, #48]	; (811c014 <pbuf_realloc+0xa4>)
 811bfe2:	f00a f9a7 	bl	8126334 <iprintf>
  q->len = rem_len;
 811bfe6:	8164      	strh	r4, [r4, #10]
 811bfe8:	deff      	udf	#255	; 0xff
  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 811bfea:	4b08      	ldr	r3, [pc, #32]	; (811c00c <pbuf_realloc+0x9c>)
 811bfec:	f44f 72cc 	mov.w	r2, #408	; 0x198
 811bff0:	4909      	ldr	r1, [pc, #36]	; (811c018 <pbuf_realloc+0xa8>)
 811bff2:	4808      	ldr	r0, [pc, #32]	; (811c014 <pbuf_realloc+0xa4>)
 811bff4:	f00a f99e 	bl	8126334 <iprintf>
 811bff8:	e7bf      	b.n	811bf7a <pbuf_realloc+0xa>
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 811bffa:	4b04      	ldr	r3, [pc, #16]	; (811c00c <pbuf_realloc+0x9c>)
 811bffc:	f240 12af 	movw	r2, #431	; 0x1af
 811c000:	4906      	ldr	r1, [pc, #24]	; (811c01c <pbuf_realloc+0xac>)
 811c002:	4804      	ldr	r0, [pc, #16]	; (811c014 <pbuf_realloc+0xa4>)
 811c004:	f00a f996 	bl	8126334 <iprintf>
  while (rem_len > q->len) {
 811c008:	8963      	ldrh	r3, [r4, #10]
 811c00a:	deff      	udf	#255	; 0xff
 811c00c:	08144e6c 	.word	0x08144e6c
 811c010:	08144fbc 	.word	0x08144fbc
 811c014:	0812b014 	.word	0x0812b014
 811c018:	08144f8c 	.word	0x08144f8c
 811c01c:	08144fa4 	.word	0x08144fa4

0811c020 <pbuf_add_header>:
{
 811c020:	b508      	push	{r3, lr}
  LWIP_ASSERT("p != NULL", p != NULL);
 811c022:	b310      	cbz	r0, 811c06a <pbuf_add_header+0x4a>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 811c024:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 811c028:	d20c      	bcs.n	811c044 <pbuf_add_header+0x24>
  if (header_size_increment == 0) {
 811c02a:	b169      	cbz	r1, 811c048 <pbuf_add_header+0x28>
  increment_magnitude = (u16_t)header_size_increment;
 811c02c:	fa1f fc81 	uxth.w	ip, r1
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 811c030:	8902      	ldrh	r2, [r0, #8]
 811c032:	4603      	mov	r3, r0
 811c034:	4462      	add	r2, ip
 811c036:	b292      	uxth	r2, r2
 811c038:	4594      	cmp	ip, r2
 811c03a:	d803      	bhi.n	811c044 <pbuf_add_header+0x24>
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 811c03c:	f990 000c 	ldrsb.w	r0, [r0, #12]
 811c040:	2800      	cmp	r0, #0
 811c042:	db03      	blt.n	811c04c <pbuf_add_header+0x2c>
    return 1;
 811c044:	2001      	movs	r0, #1
}
 811c046:	bd08      	pop	{r3, pc}
    return 0;
 811c048:	4608      	mov	r0, r1
}
 811c04a:	bd08      	pop	{r3, pc}
    payload = (u8_t *)p->payload - header_size_increment;
 811c04c:	6858      	ldr	r0, [r3, #4]
 811c04e:	1a41      	subs	r1, r0, r1
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 811c050:	f103 0010 	add.w	r0, r3, #16
 811c054:	4281      	cmp	r1, r0
 811c056:	d3f5      	bcc.n	811c044 <pbuf_add_header+0x24>
  p->len = (u16_t)(p->len + increment_magnitude);
 811c058:	f8b3 e00a 	ldrh.w	lr, [r3, #10]
  return 0;
 811c05c:	2000      	movs	r0, #0
  p->payload = payload;
 811c05e:	6059      	str	r1, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 811c060:	44f4      	add	ip, lr
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 811c062:	811a      	strh	r2, [r3, #8]
  p->len = (u16_t)(p->len + increment_magnitude);
 811c064:	f8a3 c00a 	strh.w	ip, [r3, #10]
}
 811c068:	bd08      	pop	{r3, pc}
  LWIP_ASSERT("p != NULL", p != NULL);
 811c06a:	4b04      	ldr	r3, [pc, #16]	; (811c07c <pbuf_add_header+0x5c>)
 811c06c:	f240 12df 	movw	r2, #479	; 0x1df
 811c070:	4903      	ldr	r1, [pc, #12]	; (811c080 <pbuf_add_header+0x60>)
 811c072:	4804      	ldr	r0, [pc, #16]	; (811c084 <pbuf_add_header+0x64>)
 811c074:	f00a f95e 	bl	8126334 <iprintf>
    return 1;
 811c078:	2001      	movs	r0, #1
}
 811c07a:	bd08      	pop	{r3, pc}
 811c07c:	08144e6c 	.word	0x08144e6c
 811c080:	08146898 	.word	0x08146898
 811c084:	0812b014 	.word	0x0812b014

0811c088 <pbuf_remove_header>:
{
 811c088:	b508      	push	{r3, lr}
  LWIP_ASSERT("p != NULL", p != NULL);
 811c08a:	b1c8      	cbz	r0, 811c0c0 <pbuf_remove_header+0x38>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 811c08c:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 811c090:	d21f      	bcs.n	811c0d2 <pbuf_remove_header+0x4a>
  if (header_size_decrement == 0) {
 811c092:	b199      	cbz	r1, 811c0bc <pbuf_remove_header+0x34>
  increment_magnitude = (u16_t)header_size_decrement;
 811c094:	fa1f fc81 	uxth.w	ip, r1
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 811c098:	8942      	ldrh	r2, [r0, #10]
 811c09a:	4603      	mov	r3, r0
 811c09c:	4594      	cmp	ip, r2
 811c09e:	d81a      	bhi.n	811c0d6 <pbuf_remove_header+0x4e>
  p->payload = (u8_t *)p->payload + header_size_decrement;
 811c0a0:	6840      	ldr	r0, [r0, #4]
  p->len = (u16_t)(p->len - increment_magnitude);
 811c0a2:	eba2 020c 	sub.w	r2, r2, ip
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 811c0a6:	f8b3 e008 	ldrh.w	lr, [r3, #8]
  p->payload = (u8_t *)p->payload + header_size_decrement;
 811c0aa:	4401      	add	r1, r0
  p->len = (u16_t)(p->len - increment_magnitude);
 811c0ac:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 811c0ae:	ebae 0c0c 	sub.w	ip, lr, ip
  return 0;
 811c0b2:	2000      	movs	r0, #0
  p->payload = (u8_t *)p->payload + header_size_decrement;
 811c0b4:	6059      	str	r1, [r3, #4]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 811c0b6:	f8a3 c008 	strh.w	ip, [r3, #8]
}
 811c0ba:	bd08      	pop	{r3, pc}
    return 0;
 811c0bc:	4608      	mov	r0, r1
}
 811c0be:	bd08      	pop	{r3, pc}
  LWIP_ASSERT("p != NULL", p != NULL);
 811c0c0:	4b09      	ldr	r3, [pc, #36]	; (811c0e8 <pbuf_remove_header+0x60>)
 811c0c2:	f240 224b 	movw	r2, #587	; 0x24b
 811c0c6:	4909      	ldr	r1, [pc, #36]	; (811c0ec <pbuf_remove_header+0x64>)
 811c0c8:	4809      	ldr	r0, [pc, #36]	; (811c0f0 <pbuf_remove_header+0x68>)
 811c0ca:	f00a f933 	bl	8126334 <iprintf>
    return 1;
 811c0ce:	2001      	movs	r0, #1
}
 811c0d0:	bd08      	pop	{r3, pc}
    return 1;
 811c0d2:	2001      	movs	r0, #1
}
 811c0d4:	bd08      	pop	{r3, pc}
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 811c0d6:	4b04      	ldr	r3, [pc, #16]	; (811c0e8 <pbuf_remove_header+0x60>)
 811c0d8:	f240 2255 	movw	r2, #597	; 0x255
 811c0dc:	4905      	ldr	r1, [pc, #20]	; (811c0f4 <pbuf_remove_header+0x6c>)
 811c0de:	4804      	ldr	r0, [pc, #16]	; (811c0f0 <pbuf_remove_header+0x68>)
 811c0e0:	f00a f928 	bl	8126334 <iprintf>
 811c0e4:	2001      	movs	r0, #1
}
 811c0e6:	bd08      	pop	{r3, pc}
 811c0e8:	08144e6c 	.word	0x08144e6c
 811c0ec:	08146898 	.word	0x08146898
 811c0f0:	0812b014 	.word	0x0812b014
 811c0f4:	08144fd8 	.word	0x08144fd8

0811c0f8 <pbuf_header_force>:
  if (header_size_increment < 0) {
 811c0f8:	2900      	cmp	r1, #0
 811c0fa:	db1a      	blt.n	811c132 <pbuf_header_force+0x3a>
{
 811c0fc:	b508      	push	{r3, lr}
 811c0fe:	4603      	mov	r3, r0
  LWIP_ASSERT("p != NULL", p != NULL);
 811c100:	b1d0      	cbz	r0, 811c138 <pbuf_header_force+0x40>
  if (header_size_increment == 0) {
 811c102:	b341      	cbz	r1, 811c156 <pbuf_header_force+0x5e>
  increment_magnitude = (u16_t)header_size_increment;
 811c104:	fa1f fc81 	uxth.w	ip, r1
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 811c108:	891a      	ldrh	r2, [r3, #8]
 811c10a:	4462      	add	r2, ip
 811c10c:	b292      	uxth	r2, r2
 811c10e:	4594      	cmp	ip, r2
 811c110:	d81f      	bhi.n	811c152 <pbuf_header_force+0x5a>
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 811c112:	f993 000c 	ldrsb.w	r0, [r3, #12]
 811c116:	2800      	cmp	r0, #0
    payload = (u8_t *)p->payload - header_size_increment;
 811c118:	6858      	ldr	r0, [r3, #4]
 811c11a:	eba0 0101 	sub.w	r1, r0, r1
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 811c11e:	db14      	blt.n	811c14a <pbuf_header_force+0x52>
  p->len = (u16_t)(p->len + increment_magnitude);
 811c120:	f8b3 e00a 	ldrh.w	lr, [r3, #10]
  return 0;
 811c124:	2000      	movs	r0, #0
  p->payload = payload;
 811c126:	6059      	str	r1, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 811c128:	44f4      	add	ip, lr
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 811c12a:	811a      	strh	r2, [r3, #8]
  p->len = (u16_t)(p->len + increment_magnitude);
 811c12c:	f8a3 c00a 	strh.w	ip, [r3, #10]
}
 811c130:	bd08      	pop	{r3, pc}
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 811c132:	4249      	negs	r1, r1
 811c134:	f7ff bfa8 	b.w	811c088 <pbuf_remove_header>
  LWIP_ASSERT("p != NULL", p != NULL);
 811c138:	4b08      	ldr	r3, [pc, #32]	; (811c15c <pbuf_header_force+0x64>)
 811c13a:	f240 12df 	movw	r2, #479	; 0x1df
 811c13e:	4908      	ldr	r1, [pc, #32]	; (811c160 <pbuf_header_force+0x68>)
 811c140:	4808      	ldr	r0, [pc, #32]	; (811c164 <pbuf_header_force+0x6c>)
 811c142:	f00a f8f7 	bl	8126334 <iprintf>
    return 1;
 811c146:	2001      	movs	r0, #1
}
 811c148:	bd08      	pop	{r3, pc}
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 811c14a:	f103 0010 	add.w	r0, r3, #16
 811c14e:	4281      	cmp	r1, r0
 811c150:	d2e6      	bcs.n	811c120 <pbuf_header_force+0x28>
    return 1;
 811c152:	2001      	movs	r0, #1
}
 811c154:	bd08      	pop	{r3, pc}
    return 0;
 811c156:	4608      	mov	r0, r1
}
 811c158:	bd08      	pop	{r3, pc}
 811c15a:	bf00      	nop
 811c15c:	08144e6c 	.word	0x08144e6c
 811c160:	08146898 	.word	0x08146898
 811c164:	0812b014 	.word	0x0812b014

0811c168 <pbuf_free_header>:
{
 811c168:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  while (free_left && p) {
 811c16a:	4604      	mov	r4, r0
 811c16c:	b158      	cbz	r0, 811c186 <pbuf_free_header+0x1e>
 811c16e:	460d      	mov	r5, r1
 811c170:	b149      	cbz	r1, 811c186 <pbuf_free_header+0x1e>
      f->next = 0;
 811c172:	2700      	movs	r7, #0
    if (free_left >= p->len) {
 811c174:	8963      	ldrh	r3, [r4, #10]
 811c176:	4620      	mov	r0, r4
 811c178:	42ab      	cmp	r3, r5
      free_left = (u16_t)(free_left - p->len);
 811c17a:	eba5 0203 	sub.w	r2, r5, r3
    if (free_left >= p->len) {
 811c17e:	d904      	bls.n	811c18a <pbuf_free_header+0x22>
      pbuf_remove_header(p, free_left);
 811c180:	4629      	mov	r1, r5
 811c182:	f7ff ff81 	bl	811c088 <pbuf_remove_header>
}
 811c186:	4620      	mov	r0, r4
 811c188:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      p = p->next;
 811c18a:	6826      	ldr	r6, [r4, #0]
      free_left = (u16_t)(free_left - p->len);
 811c18c:	b295      	uxth	r5, r2
      f->next = 0;
 811c18e:	6027      	str	r7, [r4, #0]
  if (p == NULL) {
 811c190:	4634      	mov	r4, r6
 811c192:	f7ff fd05 	bl	811bba0 <pbuf_free.part.0>
  while (free_left && p) {
 811c196:	b10d      	cbz	r5, 811c19c <pbuf_free_header+0x34>
 811c198:	2e00      	cmp	r6, #0
 811c19a:	d1eb      	bne.n	811c174 <pbuf_free_header+0xc>
      p = p->next;
 811c19c:	4634      	mov	r4, r6
 811c19e:	e7f2      	b.n	811c186 <pbuf_free_header+0x1e>

0811c1a0 <pbuf_free>:
  if (p == NULL) {
 811c1a0:	b108      	cbz	r0, 811c1a6 <pbuf_free+0x6>
 811c1a2:	f7ff bcfd 	b.w	811bba0 <pbuf_free.part.0>
{
 811c1a6:	b510      	push	{r4, lr}
 811c1a8:	4604      	mov	r4, r0
    LWIP_ASSERT("p != NULL", p != NULL);
 811c1aa:	4b04      	ldr	r3, [pc, #16]	; (811c1bc <pbuf_free+0x1c>)
 811c1ac:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 811c1b0:	4903      	ldr	r1, [pc, #12]	; (811c1c0 <pbuf_free+0x20>)
 811c1b2:	4804      	ldr	r0, [pc, #16]	; (811c1c4 <pbuf_free+0x24>)
 811c1b4:	f00a f8be 	bl	8126334 <iprintf>
}
 811c1b8:	4620      	mov	r0, r4
 811c1ba:	bd10      	pop	{r4, pc}
 811c1bc:	08144e6c 	.word	0x08144e6c
 811c1c0:	08146898 	.word	0x08146898
 811c1c4:	0812b014 	.word	0x0812b014

0811c1c8 <pbuf_clen>:
  while (p != NULL) {
 811c1c8:	4603      	mov	r3, r0
 811c1ca:	b130      	cbz	r0, 811c1da <pbuf_clen+0x12>
  len = 0;
 811c1cc:	2000      	movs	r0, #0
    ++len;
 811c1ce:	3001      	adds	r0, #1
    p = p->next;
 811c1d0:	681b      	ldr	r3, [r3, #0]
    ++len;
 811c1d2:	b280      	uxth	r0, r0
  while (p != NULL) {
 811c1d4:	2b00      	cmp	r3, #0
 811c1d6:	d1fa      	bne.n	811c1ce <pbuf_clen+0x6>
 811c1d8:	4770      	bx	lr
}
 811c1da:	4770      	bx	lr

0811c1dc <pbuf_ref>:
  if (p != NULL) {
 811c1dc:	b120      	cbz	r0, 811c1e8 <pbuf_ref+0xc>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 811c1de:	7b83      	ldrb	r3, [r0, #14]
 811c1e0:	3301      	adds	r3, #1
 811c1e2:	b2db      	uxtb	r3, r3
 811c1e4:	7383      	strb	r3, [r0, #14]
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 811c1e6:	b103      	cbz	r3, 811c1ea <pbuf_ref+0xe>
}
 811c1e8:	4770      	bx	lr
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 811c1ea:	4b03      	ldr	r3, [pc, #12]	; (811c1f8 <pbuf_ref+0x1c>)
 811c1ec:	f240 3242 	movw	r2, #834	; 0x342
 811c1f0:	4902      	ldr	r1, [pc, #8]	; (811c1fc <pbuf_ref+0x20>)
 811c1f2:	4803      	ldr	r0, [pc, #12]	; (811c200 <pbuf_ref+0x24>)
 811c1f4:	f00a b89e 	b.w	8126334 <iprintf>
 811c1f8:	08144e6c 	.word	0x08144e6c
 811c1fc:	08144ff8 	.word	0x08144ff8
 811c200:	0812b014 	.word	0x0812b014

0811c204 <pbuf_cat>:
{
 811c204:	b570      	push	{r4, r5, r6, lr}
  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 811c206:	b330      	cbz	r0, 811c256 <pbuf_cat+0x52>
 811c208:	460d      	mov	r5, r1
 811c20a:	b321      	cbz	r1, 811c256 <pbuf_cat+0x52>
  for (p = h; p->next != NULL; p = p->next) {
 811c20c:	6803      	ldr	r3, [r0, #0]
 811c20e:	4604      	mov	r4, r0
 811c210:	b13b      	cbz	r3, 811c222 <pbuf_cat+0x1e>
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 811c212:	8922      	ldrh	r2, [r4, #8]
 811c214:	8928      	ldrh	r0, [r5, #8]
 811c216:	4402      	add	r2, r0
 811c218:	8122      	strh	r2, [r4, #8]
  for (p = h; p->next != NULL; p = p->next) {
 811c21a:	461c      	mov	r4, r3
 811c21c:	681b      	ldr	r3, [r3, #0]
 811c21e:	2b00      	cmp	r3, #0
 811c220:	d1f7      	bne.n	811c212 <pbuf_cat+0xe>
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 811c222:	8963      	ldrh	r3, [r4, #10]
 811c224:	8922      	ldrh	r2, [r4, #8]
 811c226:	429a      	cmp	r2, r3
 811c228:	d010      	beq.n	811c24c <pbuf_cat+0x48>
 811c22a:	4b0f      	ldr	r3, [pc, #60]	; (811c268 <pbuf_cat+0x64>)
 811c22c:	f240 3262 	movw	r2, #866	; 0x362
 811c230:	490e      	ldr	r1, [pc, #56]	; (811c26c <pbuf_cat+0x68>)
 811c232:	480f      	ldr	r0, [pc, #60]	; (811c270 <pbuf_cat+0x6c>)
 811c234:	f00a f87e 	bl	8126334 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 811c238:	6823      	ldr	r3, [r4, #0]
 811c23a:	b133      	cbz	r3, 811c24a <pbuf_cat+0x46>
 811c23c:	4b0a      	ldr	r3, [pc, #40]	; (811c268 <pbuf_cat+0x64>)
 811c23e:	f240 3263 	movw	r2, #867	; 0x363
 811c242:	490c      	ldr	r1, [pc, #48]	; (811c274 <pbuf_cat+0x70>)
 811c244:	480a      	ldr	r0, [pc, #40]	; (811c270 <pbuf_cat+0x6c>)
 811c246:	f00a f875 	bl	8126334 <iprintf>
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 811c24a:	8923      	ldrh	r3, [r4, #8]
 811c24c:	892a      	ldrh	r2, [r5, #8]
  p->next = t;
 811c24e:	6025      	str	r5, [r4, #0]
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 811c250:	4413      	add	r3, r2
 811c252:	8123      	strh	r3, [r4, #8]
}
 811c254:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 811c256:	4b04      	ldr	r3, [pc, #16]	; (811c268 <pbuf_cat+0x64>)
 811c258:	f240 3259 	movw	r2, #857	; 0x359
 811c25c:	4906      	ldr	r1, [pc, #24]	; (811c278 <pbuf_cat+0x74>)
 811c25e:	4804      	ldr	r0, [pc, #16]	; (811c270 <pbuf_cat+0x6c>)
}
 811c260:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 811c264:	f00a b866 	b.w	8126334 <iprintf>
 811c268:	08144e6c 	.word	0x08144e6c
 811c26c:	08145044 	.word	0x08145044
 811c270:	0812b014 	.word	0x0812b014
 811c274:	08145074 	.word	0x08145074
 811c278:	0814500c 	.word	0x0814500c

0811c27c <pbuf_chain>:
{
 811c27c:	b510      	push	{r4, lr}
 811c27e:	460c      	mov	r4, r1
  pbuf_cat(h, t);
 811c280:	f7ff ffc0 	bl	811c204 <pbuf_cat>
  if (p != NULL) {
 811c284:	b124      	cbz	r4, 811c290 <pbuf_chain+0x14>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 811c286:	7ba3      	ldrb	r3, [r4, #14]
 811c288:	3301      	adds	r3, #1
 811c28a:	b2db      	uxtb	r3, r3
 811c28c:	73a3      	strb	r3, [r4, #14]
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 811c28e:	b103      	cbz	r3, 811c292 <pbuf_chain+0x16>
}
 811c290:	bd10      	pop	{r4, pc}
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 811c292:	4b04      	ldr	r3, [pc, #16]	; (811c2a4 <pbuf_chain+0x28>)
 811c294:	f240 3242 	movw	r2, #834	; 0x342
 811c298:	4903      	ldr	r1, [pc, #12]	; (811c2a8 <pbuf_chain+0x2c>)
 811c29a:	4804      	ldr	r0, [pc, #16]	; (811c2ac <pbuf_chain+0x30>)
}
 811c29c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 811c2a0:	f00a b848 	b.w	8126334 <iprintf>
 811c2a4:	08144e6c 	.word	0x08144e6c
 811c2a8:	08144ff8 	.word	0x08144ff8
 811c2ac:	0812b014 	.word	0x0812b014

0811c2b0 <pbuf_copy>:
{
 811c2b0:	b508      	push	{r3, lr}
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 811c2b2:	b140      	cbz	r0, 811c2c6 <pbuf_copy+0x16>
 811c2b4:	b139      	cbz	r1, 811c2c6 <pbuf_copy+0x16>
 811c2b6:	8902      	ldrh	r2, [r0, #8]
 811c2b8:	890b      	ldrh	r3, [r1, #8]
 811c2ba:	429a      	cmp	r2, r3
 811c2bc:	d303      	bcc.n	811c2c6 <pbuf_copy+0x16>
}
 811c2be:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 811c2c2:	f7ff bcd1 	b.w	811bc68 <pbuf_copy.part.0>
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 811c2c6:	4b05      	ldr	r3, [pc, #20]	; (811c2dc <pbuf_copy+0x2c>)
 811c2c8:	f240 32c9 	movw	r2, #969	; 0x3c9
 811c2cc:	4904      	ldr	r1, [pc, #16]	; (811c2e0 <pbuf_copy+0x30>)
 811c2ce:	4805      	ldr	r0, [pc, #20]	; (811c2e4 <pbuf_copy+0x34>)
 811c2d0:	f00a f830 	bl	8126334 <iprintf>
}
 811c2d4:	f06f 000f 	mvn.w	r0, #15
 811c2d8:	bd08      	pop	{r3, pc}
 811c2da:	bf00      	nop
 811c2dc:	08144e6c 	.word	0x08144e6c
 811c2e0:	08145084 	.word	0x08145084
 811c2e4:	0812b014 	.word	0x0812b014

0811c2e8 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 811c2e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  const struct pbuf *p;
  u16_t left = 0;
  u16_t buf_copy_len;
  u16_t copied_total = 0;

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 811c2ec:	4605      	mov	r5, r0
 811c2ee:	b370      	cbz	r0, 811c34e <pbuf_copy_partial+0x66>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 811c2f0:	460f      	mov	r7, r1
 811c2f2:	2900      	cmp	r1, #0
 811c2f4:	d036      	beq.n	811c364 <pbuf_copy_partial+0x7c>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 811c2f6:	4690      	mov	r8, r2
 811c2f8:	b392      	cbz	r2, 811c360 <pbuf_copy_partial+0x78>
  u16_t left = 0;
 811c2fa:	2600      	movs	r6, #0
 811c2fc:	e005      	b.n	811c30a <pbuf_copy_partial+0x22>
    if ((offset != 0) && (offset >= p->len)) {
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 811c2fe:	b293      	uxth	r3, r2
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 811c300:	682d      	ldr	r5, [r5, #0]
 811c302:	f1b8 0f00 	cmp.w	r8, #0
 811c306:	d01f      	beq.n	811c348 <pbuf_copy_partial+0x60>
 811c308:	b1f5      	cbz	r5, 811c348 <pbuf_copy_partial+0x60>
      buf_copy_len = (u16_t)(p->len - offset);
      if (buf_copy_len > len) {
        buf_copy_len = len;
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 811c30a:	19b8      	adds	r0, r7, r6
    if ((offset != 0) && (offset >= p->len)) {
 811c30c:	f8b5 c00a 	ldrh.w	ip, [r5, #10]
 811c310:	b11b      	cbz	r3, 811c31a <pbuf_copy_partial+0x32>
 811c312:	4563      	cmp	r3, ip
      offset = (u16_t)(offset - p->len);
 811c314:	eba3 020c 	sub.w	r2, r3, ip
    if ((offset != 0) && (offset >= p->len)) {
 811c318:	d2f1      	bcs.n	811c2fe <pbuf_copy_partial+0x16>
      buf_copy_len = (u16_t)(p->len - offset);
 811c31a:	ebac 0c03 	sub.w	ip, ip, r3
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 811c31e:	6869      	ldr	r1, [r5, #4]
      buf_copy_len = (u16_t)(p->len - offset);
 811c320:	fa1f f48c 	uxth.w	r4, ip
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 811c324:	4419      	add	r1, r3
 811c326:	4544      	cmp	r4, r8
 811c328:	bf28      	it	cs
 811c32a:	4644      	movcs	r4, r8
 811c32c:	4622      	mov	r2, r4
      copied_total = (u16_t)(copied_total + buf_copy_len);
 811c32e:	4426      	add	r6, r4
      left = (u16_t)(left + buf_copy_len);
      len = (u16_t)(len - buf_copy_len);
 811c330:	eba8 0404 	sub.w	r4, r8, r4
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 811c334:	f009 f838 	bl	81253a8 <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 811c338:	b2b6      	uxth	r6, r6
      offset = 0;
 811c33a:	2300      	movs	r3, #0
      len = (u16_t)(len - buf_copy_len);
 811c33c:	fa1f f884 	uxth.w	r8, r4
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 811c340:	682d      	ldr	r5, [r5, #0]
 811c342:	f1b8 0f00 	cmp.w	r8, #0
 811c346:	d1df      	bne.n	811c308 <pbuf_copy_partial+0x20>
    }
  }
  return copied_total;
}
 811c348:	4630      	mov	r0, r6
 811c34a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 811c34e:	4b0a      	ldr	r3, [pc, #40]	; (811c378 <pbuf_copy_partial+0x90>)
 811c350:	f240 420a 	movw	r2, #1034	; 0x40a
 811c354:	4909      	ldr	r1, [pc, #36]	; (811c37c <pbuf_copy_partial+0x94>)
 811c356:	462e      	mov	r6, r5
 811c358:	4809      	ldr	r0, [pc, #36]	; (811c380 <pbuf_copy_partial+0x98>)
 811c35a:	f009 ffeb 	bl	8126334 <iprintf>
 811c35e:	e7f3      	b.n	811c348 <pbuf_copy_partial+0x60>
  u16_t left = 0;
 811c360:	4616      	mov	r6, r2
 811c362:	e7f1      	b.n	811c348 <pbuf_copy_partial+0x60>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 811c364:	4b04      	ldr	r3, [pc, #16]	; (811c378 <pbuf_copy_partial+0x90>)
 811c366:	f240 420b 	movw	r2, #1035	; 0x40b
 811c36a:	4906      	ldr	r1, [pc, #24]	; (811c384 <pbuf_copy_partial+0x9c>)
 811c36c:	463e      	mov	r6, r7
 811c36e:	4804      	ldr	r0, [pc, #16]	; (811c380 <pbuf_copy_partial+0x98>)
 811c370:	f009 ffe0 	bl	8126334 <iprintf>
 811c374:	e7e8      	b.n	811c348 <pbuf_copy_partial+0x60>
 811c376:	bf00      	nop
 811c378:	08144e6c 	.word	0x08144e6c
 811c37c:	081450b4 	.word	0x081450b4
 811c380:	0812b014 	.word	0x0812b014
 811c384:	081450d4 	.word	0x081450d4

0811c388 <pbuf_take>:
 *
 * @return ERR_OK if successful, ERR_MEM if the pbuf is not big enough
 */
err_t
pbuf_take(struct pbuf *buf, const void *dataptr, u16_t len)
{
 811c388:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  struct pbuf *p;
  size_t buf_copy_len;
  size_t total_copy_len = len;
  size_t copied_total = 0;

  LWIP_ERROR("pbuf_take: invalid buf", (buf != NULL), return ERR_ARG;);
 811c38c:	2800      	cmp	r0, #0
 811c38e:	d049      	beq.n	811c424 <pbuf_take+0x9c>
  LWIP_ERROR("pbuf_take: invalid dataptr", (dataptr != NULL), return ERR_ARG;);
 811c390:	460f      	mov	r7, r1
 811c392:	2900      	cmp	r1, #0
 811c394:	d03c      	beq.n	811c410 <pbuf_take+0x88>
  LWIP_ERROR("pbuf_take: buf not large enough", (buf->tot_len >= len), return ERR_MEM;);
 811c396:	8903      	ldrh	r3, [r0, #8]
 811c398:	4604      	mov	r4, r0
 811c39a:	4690      	mov	r8, r2
 811c39c:	4293      	cmp	r3, r2
 811c39e:	d32d      	bcc.n	811c3fc <pbuf_take+0x74>
  if ((buf == NULL) || (dataptr == NULL) || (buf->tot_len < len)) {
    return ERR_ARG;
  }

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; total_copy_len != 0; p = p->next) {
 811c3a0:	b34a      	cbz	r2, 811c3f6 <pbuf_take+0x6e>
 811c3a2:	4615      	mov	r5, r2
  size_t copied_total = 0;
 811c3a4:	2600      	movs	r6, #0
    LWIP_ASSERT("pbuf_take: invalid pbuf", p != NULL);
 811c3a6:	f8df b094 	ldr.w	fp, [pc, #148]	; 811c43c <pbuf_take+0xb4>
 811c3aa:	f8df a0a4 	ldr.w	sl, [pc, #164]	; 811c450 <pbuf_take+0xc8>
    buf_copy_len = total_copy_len;
    if (buf_copy_len > p->len) {
 811c3ae:	8962      	ldrh	r2, [r4, #10]
      /* this pbuf cannot hold all remaining data */
      buf_copy_len = p->len;
    }
    /* copy the necessary parts of the buffer */
    MEMCPY(p->payload, &((const char *)dataptr)[copied_total], buf_copy_len);
 811c3b0:	19b9      	adds	r1, r7, r6
 811c3b2:	6860      	ldr	r0, [r4, #4]
 811c3b4:	42aa      	cmp	r2, r5
 811c3b6:	bf28      	it	cs
 811c3b8:	462a      	movcs	r2, r5
 811c3ba:	4691      	mov	r9, r2
    total_copy_len -= buf_copy_len;
    copied_total += buf_copy_len;
 811c3bc:	4416      	add	r6, r2
    MEMCPY(p->payload, &((const char *)dataptr)[copied_total], buf_copy_len);
 811c3be:	f008 fff3 	bl	81253a8 <memcpy>
  for (p = buf; total_copy_len != 0; p = p->next) {
 811c3c2:	6824      	ldr	r4, [r4, #0]
 811c3c4:	ebb5 0509 	subs.w	r5, r5, r9
 811c3c8:	d009      	beq.n	811c3de <pbuf_take+0x56>
    LWIP_ASSERT("pbuf_take: invalid pbuf", p != NULL);
 811c3ca:	2c00      	cmp	r4, #0
 811c3cc:	d1ef      	bne.n	811c3ae <pbuf_take+0x26>
 811c3ce:	465b      	mov	r3, fp
 811c3d0:	f240 42bd 	movw	r2, #1213	; 0x4bd
 811c3d4:	4651      	mov	r1, sl
 811c3d6:	4818      	ldr	r0, [pc, #96]	; (811c438 <pbuf_take+0xb0>)
 811c3d8:	f009 ffac 	bl	8126334 <iprintf>
 811c3dc:	e7e7      	b.n	811c3ae <pbuf_take+0x26>
  }
  LWIP_ASSERT("did not copy all data", total_copy_len == 0 && copied_total == len);
 811c3de:	45b0      	cmp	r8, r6
 811c3e0:	d009      	beq.n	811c3f6 <pbuf_take+0x6e>
 811c3e2:	4b16      	ldr	r3, [pc, #88]	; (811c43c <pbuf_take+0xb4>)
 811c3e4:	f44f 6299 	mov.w	r2, #1224	; 0x4c8
 811c3e8:	4915      	ldr	r1, [pc, #84]	; (811c440 <pbuf_take+0xb8>)
 811c3ea:	4813      	ldr	r0, [pc, #76]	; (811c438 <pbuf_take+0xb0>)
 811c3ec:	f009 ffa2 	bl	8126334 <iprintf>
  return ERR_OK;
 811c3f0:	4628      	mov	r0, r5
}
 811c3f2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  return ERR_OK;
 811c3f6:	2000      	movs	r0, #0
}
 811c3f8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ERROR("pbuf_take: buf not large enough", (buf->tot_len >= len), return ERR_MEM;);
 811c3fc:	4b0f      	ldr	r3, [pc, #60]	; (811c43c <pbuf_take+0xb4>)
 811c3fe:	f240 42b5 	movw	r2, #1205	; 0x4b5
 811c402:	4910      	ldr	r1, [pc, #64]	; (811c444 <pbuf_take+0xbc>)
 811c404:	480c      	ldr	r0, [pc, #48]	; (811c438 <pbuf_take+0xb0>)
 811c406:	f009 ff95 	bl	8126334 <iprintf>
 811c40a:	f04f 30ff 	mov.w	r0, #4294967295
 811c40e:	e7f3      	b.n	811c3f8 <pbuf_take+0x70>
  LWIP_ERROR("pbuf_take: invalid dataptr", (dataptr != NULL), return ERR_ARG;);
 811c410:	4b0a      	ldr	r3, [pc, #40]	; (811c43c <pbuf_take+0xb4>)
 811c412:	f240 42b4 	movw	r2, #1204	; 0x4b4
 811c416:	490c      	ldr	r1, [pc, #48]	; (811c448 <pbuf_take+0xc0>)
 811c418:	4807      	ldr	r0, [pc, #28]	; (811c438 <pbuf_take+0xb0>)
 811c41a:	f009 ff8b 	bl	8126334 <iprintf>
 811c41e:	f06f 000f 	mvn.w	r0, #15
 811c422:	e7e9      	b.n	811c3f8 <pbuf_take+0x70>
  LWIP_ERROR("pbuf_take: invalid buf", (buf != NULL), return ERR_ARG;);
 811c424:	4b05      	ldr	r3, [pc, #20]	; (811c43c <pbuf_take+0xb4>)
 811c426:	f240 42b3 	movw	r2, #1203	; 0x4b3
 811c42a:	4908      	ldr	r1, [pc, #32]	; (811c44c <pbuf_take+0xc4>)
 811c42c:	4802      	ldr	r0, [pc, #8]	; (811c438 <pbuf_take+0xb0>)
 811c42e:	f009 ff81 	bl	8126334 <iprintf>
 811c432:	f06f 000f 	mvn.w	r0, #15
 811c436:	e7df      	b.n	811c3f8 <pbuf_take+0x70>
 811c438:	0812b014 	.word	0x0812b014
 811c43c:	08144e6c 	.word	0x08144e6c
 811c440:	08145164 	.word	0x08145164
 811c444:	0814512c 	.word	0x0814512c
 811c448:	08145110 	.word	0x08145110
 811c44c:	081450f8 	.word	0x081450f8
 811c450:	0814514c 	.word	0x0814514c

0811c454 <pbuf_take_at>:
  while ((q != NULL) && (q->len <= offset_left)) {
 811c454:	b390      	cbz	r0, 811c4bc <pbuf_take_at+0x68>
 *
 * @return ERR_OK if successful, ERR_MEM if the pbuf is not big enough
 */
err_t
pbuf_take_at(struct pbuf *buf, const void *dataptr, u16_t len, u16_t offset)
{
 811c456:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 811c45a:	460f      	mov	r7, r1
 811c45c:	4604      	mov	r4, r0
 811c45e:	e002      	b.n	811c466 <pbuf_take_at+0x12>
    q = q->next;
 811c460:	6824      	ldr	r4, [r4, #0]
    offset_left = (u16_t)(offset_left - q->len);
 811c462:	b283      	uxth	r3, r0
  while ((q != NULL) && (q->len <= offset_left)) {
 811c464:	b334      	cbz	r4, 811c4b4 <pbuf_take_at+0x60>
 811c466:	8965      	ldrh	r5, [r4, #10]
 811c468:	429d      	cmp	r5, r3
    offset_left = (u16_t)(offset_left - q->len);
 811c46a:	eba3 0005 	sub.w	r0, r3, r5
  while ((q != NULL) && (q->len <= offset_left)) {
 811c46e:	d9f7      	bls.n	811c460 <pbuf_take_at+0xc>
  u16_t target_offset;
  struct pbuf *q = pbuf_skip(buf, offset, &target_offset);

  /* return requested data if pbuf is OK */
  if ((q != NULL) && (q->tot_len >= target_offset + len)) {
 811c470:	8921      	ldrh	r1, [r4, #8]
 811c472:	189e      	adds	r6, r3, r2
 811c474:	42b1      	cmp	r1, r6
 811c476:	db1d      	blt.n	811c4b4 <pbuf_take_at+0x60>
    u16_t remaining_len = len;
    const u8_t *src_ptr = (const u8_t *)dataptr;
    /* copy the part that goes into the first pbuf */
    u16_t first_copy_len;
    LWIP_ASSERT("check pbuf_skip result", target_offset < q->len);
    first_copy_len = (u16_t)LWIP_MIN(q->len - target_offset, len);
 811c478:	1ae9      	subs	r1, r5, r3
 811c47a:	428a      	cmp	r2, r1
 811c47c:	dc07      	bgt.n	811c48e <pbuf_take_at+0x3a>
    MEMCPY(((u8_t *)q->payload) + target_offset, dataptr, first_copy_len);
 811c47e:	6860      	ldr	r0, [r4, #4]
 811c480:	4639      	mov	r1, r7
 811c482:	4418      	add	r0, r3
 811c484:	f008 ff90 	bl	81253a8 <memcpy>
    remaining_len = (u16_t)(remaining_len - first_copy_len);
    src_ptr += first_copy_len;
    if (remaining_len > 0) {
      return pbuf_take(q->next, src_ptr, remaining_len);
    }
    return ERR_OK;
 811c488:	2000      	movs	r0, #0
  }
  return ERR_MEM;
}
 811c48a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MEMCPY(((u8_t *)q->payload) + target_offset, dataptr, first_copy_len);
 811c48e:	fa1f f881 	uxth.w	r8, r1
 811c492:	6860      	ldr	r0, [r4, #4]
 811c494:	4639      	mov	r1, r7
 811c496:	4642      	mov	r2, r8
 811c498:	4418      	add	r0, r3
 811c49a:	f008 ff85 	bl	81253a8 <memcpy>
    remaining_len = (u16_t)(remaining_len - first_copy_len);
 811c49e:	1b70      	subs	r0, r6, r5
 811c4a0:	b282      	uxth	r2, r0
    if (remaining_len > 0) {
 811c4a2:	2a00      	cmp	r2, #0
 811c4a4:	d0f0      	beq.n	811c488 <pbuf_take_at+0x34>
      return pbuf_take(q->next, src_ptr, remaining_len);
 811c4a6:	eb07 0108 	add.w	r1, r7, r8
 811c4aa:	6820      	ldr	r0, [r4, #0]
}
 811c4ac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      return pbuf_take(q->next, src_ptr, remaining_len);
 811c4b0:	f7ff bf6a 	b.w	811c388 <pbuf_take>
  return ERR_MEM;
 811c4b4:	f04f 30ff 	mov.w	r0, #4294967295
}
 811c4b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return ERR_MEM;
 811c4bc:	f04f 30ff 	mov.w	r0, #4294967295
}
 811c4c0:	4770      	bx	lr
 811c4c2:	bf00      	nop

0811c4c4 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 811c4c4:	b538      	push	{r3, r4, r5, lr}
 811c4c6:	4615      	mov	r5, r2
 811c4c8:	460a      	mov	r2, r1
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 811c4ca:	8929      	ldrh	r1, [r5, #8]
 811c4cc:	f7ff fc96 	bl	811bdfc <pbuf_alloc>
  if (q == NULL) {
 811c4d0:	4604      	mov	r4, r0
 811c4d2:	b138      	cbz	r0, 811c4e4 <pbuf_clone+0x20>
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 811c4d4:	8902      	ldrh	r2, [r0, #8]
 811c4d6:	892b      	ldrh	r3, [r5, #8]
 811c4d8:	429a      	cmp	r2, r3
 811c4da:	d305      	bcc.n	811c4e8 <pbuf_clone+0x24>
 811c4dc:	4629      	mov	r1, r5
 811c4de:	f7ff fbc3 	bl	811bc68 <pbuf_copy.part.0>
    return NULL;
  }
  err = pbuf_copy(q, p);
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 811c4e2:	b940      	cbnz	r0, 811c4f6 <pbuf_clone+0x32>
  return q;
}
 811c4e4:	4620      	mov	r0, r4
 811c4e6:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 811c4e8:	4b07      	ldr	r3, [pc, #28]	; (811c508 <pbuf_clone+0x44>)
 811c4ea:	f240 32c9 	movw	r2, #969	; 0x3c9
 811c4ee:	4907      	ldr	r1, [pc, #28]	; (811c50c <pbuf_clone+0x48>)
 811c4f0:	4807      	ldr	r0, [pc, #28]	; (811c510 <pbuf_clone+0x4c>)
 811c4f2:	f009 ff1f 	bl	8126334 <iprintf>
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 811c4f6:	4b04      	ldr	r3, [pc, #16]	; (811c508 <pbuf_clone+0x44>)
 811c4f8:	f240 5224 	movw	r2, #1316	; 0x524
 811c4fc:	4905      	ldr	r1, [pc, #20]	; (811c514 <pbuf_clone+0x50>)
 811c4fe:	4804      	ldr	r0, [pc, #16]	; (811c510 <pbuf_clone+0x4c>)
 811c500:	f009 ff18 	bl	8126334 <iprintf>
}
 811c504:	4620      	mov	r0, r4
 811c506:	bd38      	pop	{r3, r4, r5, pc}
 811c508:	08144e6c 	.word	0x08144e6c
 811c50c:	08145084 	.word	0x08145084
 811c510:	0812b014 	.word	0x0812b014
 811c514:	0814517c 	.word	0x0814517c

0811c518 <pbuf_get_at>:
  while ((q != NULL) && (q->len <= offset_left)) {
 811c518:	b918      	cbnz	r0, 811c522 <pbuf_get_at+0xa>
 811c51a:	e00a      	b.n	811c532 <pbuf_get_at+0x1a>
    q = q->next;
 811c51c:	6800      	ldr	r0, [r0, #0]
    offset_left = (u16_t)(offset_left - q->len);
 811c51e:	b299      	uxth	r1, r3
  while ((q != NULL) && (q->len <= offset_left)) {
 811c520:	b130      	cbz	r0, 811c530 <pbuf_get_at+0x18>
 811c522:	8943      	ldrh	r3, [r0, #10]
 811c524:	428b      	cmp	r3, r1
    offset_left = (u16_t)(offset_left - q->len);
 811c526:	eba1 0303 	sub.w	r3, r1, r3
  while ((q != NULL) && (q->len <= offset_left)) {
 811c52a:	d9f7      	bls.n	811c51c <pbuf_get_at+0x4>
  u16_t q_idx;
  const struct pbuf *q = pbuf_skip_const(p, offset, &q_idx);

  /* return requested data if pbuf is OK */
  if ((q != NULL) && (q->len > q_idx)) {
    return ((u8_t *)q->payload)[q_idx];
 811c52c:	6843      	ldr	r3, [r0, #4]
 811c52e:	5c58      	ldrb	r0, [r3, r1]
}
 811c530:	4770      	bx	lr
 811c532:	4770      	bx	lr

0811c534 <pbuf_try_get_at>:
  while ((q != NULL) && (q->len <= offset_left)) {
 811c534:	b140      	cbz	r0, 811c548 <pbuf_try_get_at+0x14>
 811c536:	8943      	ldrh	r3, [r0, #10]
 811c538:	428b      	cmp	r3, r1
    offset_left = (u16_t)(offset_left - q->len);
 811c53a:	eba1 0303 	sub.w	r3, r1, r3
  while ((q != NULL) && (q->len <= offset_left)) {
 811c53e:	d806      	bhi.n	811c54e <pbuf_try_get_at+0x1a>
    q = q->next;
 811c540:	6800      	ldr	r0, [r0, #0]
    offset_left = (u16_t)(offset_left - q->len);
 811c542:	b299      	uxth	r1, r3
  while ((q != NULL) && (q->len <= offset_left)) {
 811c544:	2800      	cmp	r0, #0
 811c546:	d1f6      	bne.n	811c536 <pbuf_try_get_at+0x2>
  }
  return -1;
 811c548:	f04f 30ff 	mov.w	r0, #4294967295
}
 811c54c:	4770      	bx	lr
    return ((u8_t *)q->payload)[q_idx];
 811c54e:	6843      	ldr	r3, [r0, #4]
 811c550:	5c58      	ldrb	r0, [r3, r1]
 811c552:	4770      	bx	lr

0811c554 <pbuf_put_at>:
  while ((q != NULL) && (q->len <= offset_left)) {
 811c554:	b918      	cbnz	r0, 811c55e <pbuf_put_at+0xa>
 811c556:	e00a      	b.n	811c56e <pbuf_put_at+0x1a>
    q = q->next;
 811c558:	6800      	ldr	r0, [r0, #0]
    offset_left = (u16_t)(offset_left - q->len);
 811c55a:	b299      	uxth	r1, r3
  while ((q != NULL) && (q->len <= offset_left)) {
 811c55c:	b130      	cbz	r0, 811c56c <pbuf_put_at+0x18>
 811c55e:	8943      	ldrh	r3, [r0, #10]
 811c560:	428b      	cmp	r3, r1
    offset_left = (u16_t)(offset_left - q->len);
 811c562:	eba1 0303 	sub.w	r3, r1, r3
  while ((q != NULL) && (q->len <= offset_left)) {
 811c566:	d9f7      	bls.n	811c558 <pbuf_put_at+0x4>
  u16_t q_idx;
  struct pbuf *q = pbuf_skip(p, offset, &q_idx);

  /* write requested data if pbuf is OK */
  if ((q != NULL) && (q->len > q_idx)) {
    ((u8_t *)q->payload)[q_idx] = data;
 811c568:	6843      	ldr	r3, [r0, #4]
 811c56a:	545a      	strb	r2, [r3, r1]
  }
}
 811c56c:	4770      	bx	lr
 811c56e:	4770      	bx	lr

0811c570 <pbuf_memcmp>:
 * @return zero if equal, nonzero otherwise
 *         (0xffff if p is too short, diffoffset+1 otherwise)
 */
u16_t
pbuf_memcmp(const struct pbuf *p, u16_t offset, const void *s2, u16_t n)
{
 811c570:	b570      	push	{r4, r5, r6, lr}
  u16_t start = offset;
  const struct pbuf *q = p;
  u16_t i;

  /* pbuf long enough to perform check? */
  if (p->tot_len < (offset + n)) {
 811c572:	8905      	ldrh	r5, [r0, #8]
 811c574:	18cc      	adds	r4, r1, r3
 811c576:	42a5      	cmp	r5, r4
 811c578:	db2e      	blt.n	811c5d8 <pbuf_memcmp+0x68>
    return 0xffff;
  }

  /* get the correct pbuf from chain. We know it succeeds because of p->tot_len check above. */
  while ((q != NULL) && (q->len <= start)) {
 811c57a:	8944      	ldrh	r4, [r0, #10]
 811c57c:	428c      	cmp	r4, r1
    start = (u16_t)(start - q->len);
 811c57e:	eba1 0404 	sub.w	r4, r1, r4
  while ((q != NULL) && (q->len <= start)) {
 811c582:	d803      	bhi.n	811c58c <pbuf_memcmp+0x1c>
    q = q->next;
 811c584:	6800      	ldr	r0, [r0, #0]
    start = (u16_t)(start - q->len);
 811c586:	b2a1      	uxth	r1, r4
  while ((q != NULL) && (q->len <= start)) {
 811c588:	2800      	cmp	r0, #0
 811c58a:	d1f6      	bne.n	811c57a <pbuf_memcmp+0xa>
  }

  /* return requested data if pbuf is OK */
  for (i = 0; i < n; i++) {
 811c58c:	b1f3      	cbz	r3, 811c5cc <pbuf_memcmp+0x5c>
 811c58e:	2500      	movs	r5, #0
 811c590:	1e56      	subs	r6, r2, #1
 811c592:	46ae      	mov	lr, r5
    /* We know pbuf_get_at() succeeds because of p->tot_len check above. */
    u8_t a = pbuf_get_at(q, (u16_t)(start + i));
 811c594:	eb01 0c0e 	add.w	ip, r1, lr
  while ((q != NULL) && (q->len <= offset_left)) {
 811c598:	4604      	mov	r4, r0
 811c59a:	fa1f fc8c 	uxth.w	ip, ip
 811c59e:	b920      	cbnz	r0, 811c5aa <pbuf_memcmp+0x3a>
 811c5a0:	e00b      	b.n	811c5ba <pbuf_memcmp+0x4a>
    q = q->next;
 811c5a2:	6824      	ldr	r4, [r4, #0]
    offset_left = (u16_t)(offset_left - q->len);
 811c5a4:	fa1f fc82 	uxth.w	ip, r2
  while ((q != NULL) && (q->len <= offset_left)) {
 811c5a8:	b13c      	cbz	r4, 811c5ba <pbuf_memcmp+0x4a>
 811c5aa:	8962      	ldrh	r2, [r4, #10]
 811c5ac:	4594      	cmp	ip, r2
    offset_left = (u16_t)(offset_left - q->len);
 811c5ae:	ebac 0202 	sub.w	r2, ip, r2
  while ((q != NULL) && (q->len <= offset_left)) {
 811c5b2:	d2f6      	bcs.n	811c5a2 <pbuf_memcmp+0x32>
    return ((u8_t *)q->payload)[q_idx];
 811c5b4:	6862      	ldr	r2, [r4, #4]
 811c5b6:	f812 400c 	ldrb.w	r4, [r2, ip]
    u8_t b = ((const u8_t *)s2)[i];
    if (a != b) {
 811c5ba:	f816 2f01 	ldrb.w	r2, [r6, #1]!
 811c5be:	42a2      	cmp	r2, r4
 811c5c0:	d106      	bne.n	811c5d0 <pbuf_memcmp+0x60>
  for (i = 0; i < n; i++) {
 811c5c2:	3501      	adds	r5, #1
 811c5c4:	fa1f fe85 	uxth.w	lr, r5
 811c5c8:	4573      	cmp	r3, lr
 811c5ca:	d8e3      	bhi.n	811c594 <pbuf_memcmp+0x24>
      return (u16_t)LWIP_MIN(i + 1, 0xFFFF);
    }
  }
  return 0;
 811c5cc:	2000      	movs	r0, #0
}
 811c5ce:	bd70      	pop	{r4, r5, r6, pc}
      return (u16_t)LWIP_MIN(i + 1, 0xFFFF);
 811c5d0:	f10e 0001 	add.w	r0, lr, #1
 811c5d4:	b280      	uxth	r0, r0
}
 811c5d6:	bd70      	pop	{r4, r5, r6, pc}
    return 0xffff;
 811c5d8:	f64f 70ff 	movw	r0, #65535	; 0xffff
}
 811c5dc:	bd70      	pop	{r4, r5, r6, pc}
 811c5de:	bf00      	nop

0811c5e0 <pbuf_memfind>:
 * @param start_offset offset into p at which to start searching
 * @return 0xFFFF if substr was not found in p or the index where it was found
 */
u16_t
pbuf_memfind(const struct pbuf *p, const void *mem, u16_t mem_len, u16_t start_offset)
{
 811c5e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 811c5e2:	461c      	mov	r4, r3
  u16_t i;
  u16_t max_cmp_start = (u16_t)(p->tot_len - mem_len);
 811c5e4:	8905      	ldrh	r5, [r0, #8]
{
 811c5e6:	4613      	mov	r3, r2
  if (p->tot_len >= mem_len + start_offset) {
 811c5e8:	4422      	add	r2, r4
 811c5ea:	4295      	cmp	r5, r2
 811c5ec:	db15      	blt.n	811c61a <pbuf_memfind+0x3a>
  u16_t max_cmp_start = (u16_t)(p->tot_len - mem_len);
 811c5ee:	1aed      	subs	r5, r5, r3
 811c5f0:	4606      	mov	r6, r0
 811c5f2:	460f      	mov	r7, r1
 811c5f4:	b2ad      	uxth	r5, r5
    for (i = start_offset; i <= max_cmp_start; i++) {
 811c5f6:	42a5      	cmp	r5, r4
 811c5f8:	d204      	bcs.n	811c604 <pbuf_memfind+0x24>
 811c5fa:	e00e      	b.n	811c61a <pbuf_memfind+0x3a>
 811c5fc:	fa1f f48c 	uxth.w	r4, ip
 811c600:	42a5      	cmp	r5, r4
 811c602:	d30a      	bcc.n	811c61a <pbuf_memfind+0x3a>
      u16_t plus = pbuf_memcmp(p, i, mem, mem_len);
 811c604:	4621      	mov	r1, r4
 811c606:	463a      	mov	r2, r7
 811c608:	4630      	mov	r0, r6
 811c60a:	f7ff ffb1 	bl	811c570 <pbuf_memcmp>
    for (i = start_offset; i <= max_cmp_start; i++) {
 811c60e:	f104 0c01 	add.w	ip, r4, #1
      if (plus == 0) {
 811c612:	2800      	cmp	r0, #0
 811c614:	d1f2      	bne.n	811c5fc <pbuf_memfind+0x1c>
 811c616:	4620      	mov	r0, r4
        return i;
      }
    }
  }
  return 0xFFFF;
}
 811c618:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  return 0xFFFF;
 811c61a:	f64f 70ff 	movw	r0, #65535	; 0xffff
}
 811c61e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0811c620 <raw_input>:
 *           caller).
 *
 */
raw_input_state_t
raw_input(struct pbuf *p, struct netif *inp)
{
 811c620:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  struct raw_pcb *pcb, *prev;
  s16_t proto;
  raw_input_state_t ret = RAW_INPUT_NONE;
  u8_t broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 811c624:	4e33      	ldr	r6, [pc, #204]	; (811c6f4 <raw_input+0xd4>)
{
 811c626:	4680      	mov	r8, r0
  u8_t broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 811c628:	6831      	ldr	r1, [r6, #0]
 811c62a:	6970      	ldr	r0, [r6, #20]
 811c62c:	f007 fb90 	bl	8123d50 <ip4_addr_isbroadcast_u32>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    proto = IPH_PROTO((struct ip_hdr *)p->payload);
 811c630:	f8d8 3004 	ldr.w	r3, [r8, #4]
 811c634:	7a5d      	ldrb	r5, [r3, #9]
  }
#endif /* LWIP_IPV4 */

  prev = NULL;
  pcb = raw_pcbs;
 811c636:	4b30      	ldr	r3, [pc, #192]	; (811c6f8 <raw_input+0xd8>)
 811c638:	681c      	ldr	r4, [r3, #0]
  /* loop through all raw pcbs until the packet is eaten by one */
  /* this allows multiple pcbs to match against the packet by design */
  while (pcb != NULL) {
 811c63a:	2c00      	cmp	r4, #0
 811c63c:	d056      	beq.n	811c6ec <raw_input+0xcc>
 811c63e:	4681      	mov	r9, r0
  raw_input_state_t ret = RAW_INPUT_NONE;
 811c640:	2000      	movs	r0, #0
#ifndef LWIP_NOASSERT
        void *old_payload = p->payload;
#endif
        ret = RAW_INPUT_DELIVERED;
        /* the receive callback function did not eat the packet? */
        eaten = pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr());
 811c642:	f106 0b10 	add.w	fp, r6, #16
 811c646:	46ca      	mov	sl, r9
  prev = NULL;
 811c648:	4606      	mov	r6, r0
 811c64a:	e004      	b.n	811c656 <raw_input+0x36>
      }
      /* no receive callback function was set for this raw PCB */
    }
    /* drop the packet */
    prev = pcb;
    pcb = pcb->next;
 811c64c:	68e3      	ldr	r3, [r4, #12]
  while (pcb != NULL) {
 811c64e:	4626      	mov	r6, r4
 811c650:	2b00      	cmp	r3, #0
 811c652:	d037      	beq.n	811c6c4 <raw_input+0xa4>
 811c654:	461c      	mov	r4, r3
    if ((pcb->protocol == proto) && raw_input_local_match(pcb, broadcast) &&
 811c656:	7c23      	ldrb	r3, [r4, #16]
 811c658:	42ab      	cmp	r3, r5
 811c65a:	d1f7      	bne.n	811c64c <raw_input+0x2c>
 811c65c:	7a22      	ldrb	r2, [r4, #8]
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 811c65e:	b13a      	cbz	r2, 811c670 <raw_input+0x50>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 811c660:	4b24      	ldr	r3, [pc, #144]	; (811c6f4 <raw_input+0xd4>)
 811c662:	685b      	ldr	r3, [r3, #4]
 811c664:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 811c668:	3301      	adds	r3, #1
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 811c66a:	b2db      	uxtb	r3, r3
 811c66c:	429a      	cmp	r2, r3
 811c66e:	d1ed      	bne.n	811c64c <raw_input+0x2c>
 811c670:	6823      	ldr	r3, [r4, #0]
    if (broadcast != 0) {
 811c672:	f1ba 0f00 	cmp.w	sl, #0
 811c676:	d027      	beq.n	811c6c8 <raw_input+0xa8>
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip))) {
 811c678:	2b00      	cmp	r3, #0
 811c67a:	d1e7      	bne.n	811c64c <raw_input+0x2c>
    if ((pcb->protocol == proto) && raw_input_local_match(pcb, broadcast) &&
 811c67c:	7c63      	ldrb	r3, [r4, #17]
 811c67e:	07db      	lsls	r3, r3, #31
 811c680:	d504      	bpl.n	811c68c <raw_input+0x6c>
        (((pcb->flags & RAW_FLAGS_CONNECTED) == 0) ||
 811c682:	4b1c      	ldr	r3, [pc, #112]	; (811c6f4 <raw_input+0xd4>)
 811c684:	6862      	ldr	r2, [r4, #4]
 811c686:	691b      	ldr	r3, [r3, #16]
 811c688:	429a      	cmp	r2, r3
 811c68a:	d1df      	bne.n	811c64c <raw_input+0x2c>
      if (pcb->recv != NULL) {
 811c68c:	f8d4 9014 	ldr.w	r9, [r4, #20]
 811c690:	f1b9 0f00 	cmp.w	r9, #0
 811c694:	d0da      	beq.n	811c64c <raw_input+0x2c>
        eaten = pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr());
 811c696:	465b      	mov	r3, fp
 811c698:	4642      	mov	r2, r8
 811c69a:	4621      	mov	r1, r4
 811c69c:	69a0      	ldr	r0, [r4, #24]
        void *old_payload = p->payload;
 811c69e:	f8d8 7004 	ldr.w	r7, [r8, #4]
        eaten = pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr());
 811c6a2:	47c8      	blx	r9
        if (eaten != 0) {
 811c6a4:	b9c8      	cbnz	r0, 811c6da <raw_input+0xba>
          LWIP_ASSERT("raw pcb recv callback altered pbuf payload pointer without eating packet",
 811c6a6:	f8d8 3004 	ldr.w	r3, [r8, #4]
 811c6aa:	42bb      	cmp	r3, r7
 811c6ac:	d013      	beq.n	811c6d6 <raw_input+0xb6>
 811c6ae:	4b13      	ldr	r3, [pc, #76]	; (811c6fc <raw_input+0xdc>)
 811c6b0:	22c0      	movs	r2, #192	; 0xc0
 811c6b2:	4913      	ldr	r1, [pc, #76]	; (811c700 <raw_input+0xe0>)
 811c6b4:	4626      	mov	r6, r4
 811c6b6:	4813      	ldr	r0, [pc, #76]	; (811c704 <raw_input+0xe4>)
 811c6b8:	f009 fe3c 	bl	8126334 <iprintf>
    pcb = pcb->next;
 811c6bc:	68e3      	ldr	r3, [r4, #12]
        ret = RAW_INPUT_DELIVERED;
 811c6be:	2002      	movs	r0, #2
  while (pcb != NULL) {
 811c6c0:	2b00      	cmp	r3, #0
 811c6c2:	d1c7      	bne.n	811c654 <raw_input+0x34>
  }
  return ret;
}
 811c6c4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (ip_addr_isany(&pcb->local_ip) ||
 811c6c8:	2b00      	cmp	r3, #0
 811c6ca:	d0d7      	beq.n	811c67c <raw_input+0x5c>
 811c6cc:	4a09      	ldr	r2, [pc, #36]	; (811c6f4 <raw_input+0xd4>)
 811c6ce:	6952      	ldr	r2, [r2, #20]
 811c6d0:	4293      	cmp	r3, r2
 811c6d2:	d1bb      	bne.n	811c64c <raw_input+0x2c>
 811c6d4:	e7d2      	b.n	811c67c <raw_input+0x5c>
        ret = RAW_INPUT_DELIVERED;
 811c6d6:	2002      	movs	r0, #2
 811c6d8:	e7b8      	b.n	811c64c <raw_input+0x2c>
          if (prev != NULL) {
 811c6da:	b14e      	cbz	r6, 811c6f0 <raw_input+0xd0>
            pcb->next = raw_pcbs;
 811c6dc:	4906      	ldr	r1, [pc, #24]	; (811c6f8 <raw_input+0xd8>)
          return RAW_INPUT_EATEN;
 811c6de:	2001      	movs	r0, #1
            prev->next = pcb->next;
 811c6e0:	68e2      	ldr	r2, [r4, #12]
            pcb->next = raw_pcbs;
 811c6e2:	680b      	ldr	r3, [r1, #0]
            prev->next = pcb->next;
 811c6e4:	60f2      	str	r2, [r6, #12]
            raw_pcbs = pcb;
 811c6e6:	600c      	str	r4, [r1, #0]
            pcb->next = raw_pcbs;
 811c6e8:	60e3      	str	r3, [r4, #12]
            raw_pcbs = pcb;
 811c6ea:	e7eb      	b.n	811c6c4 <raw_input+0xa4>
  raw_input_state_t ret = RAW_INPUT_NONE;
 811c6ec:	4620      	mov	r0, r4
 811c6ee:	e7e9      	b.n	811c6c4 <raw_input+0xa4>
          return RAW_INPUT_EATEN;
 811c6f0:	2001      	movs	r0, #1
 811c6f2:	e7e7      	b.n	811c6c4 <raw_input+0xa4>
 811c6f4:	2001f298 	.word	0x2001f298
 811c6f8:	2002e430 	.word	0x2002e430
 811c6fc:	08145190 	.word	0x08145190
 811c700:	081451c0 	.word	0x081451c0
 811c704:	0812b014 	.word	0x0812b014

0811c708 <raw_netif_ip_addr_changed>:
 */
void raw_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
  struct raw_pcb *rpcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 811c708:	b110      	cbz	r0, 811c710 <raw_netif_ip_addr_changed+0x8>
 811c70a:	6802      	ldr	r2, [r0, #0]
 811c70c:	b101      	cbz	r1, 811c710 <raw_netif_ip_addr_changed+0x8>
 811c70e:	b902      	cbnz	r2, 811c712 <raw_netif_ip_addr_changed+0xa>
 811c710:	4770      	bx	lr
 811c712:	680b      	ldr	r3, [r1, #0]
 811c714:	2b00      	cmp	r3, #0
 811c716:	d0fb      	beq.n	811c710 <raw_netif_ip_addr_changed+0x8>
    for (rpcb = raw_pcbs; rpcb != NULL; rpcb = rpcb->next) {
 811c718:	4b08      	ldr	r3, [pc, #32]	; (811c73c <raw_netif_ip_addr_changed+0x34>)
 811c71a:	681b      	ldr	r3, [r3, #0]
 811c71c:	2b00      	cmp	r3, #0
 811c71e:	d0f7      	beq.n	811c710 <raw_netif_ip_addr_changed+0x8>
{
 811c720:	b410      	push	{r4}
 811c722:	e000      	b.n	811c726 <raw_netif_ip_addr_changed+0x1e>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&rpcb->local_ip, old_addr)) {
 811c724:	6802      	ldr	r2, [r0, #0]
 811c726:	681c      	ldr	r4, [r3, #0]
 811c728:	4294      	cmp	r4, r2
 811c72a:	d101      	bne.n	811c730 <raw_netif_ip_addr_changed+0x28>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(rpcb->local_ip, *new_addr);
 811c72c:	680a      	ldr	r2, [r1, #0]
 811c72e:	601a      	str	r2, [r3, #0]
    for (rpcb = raw_pcbs; rpcb != NULL; rpcb = rpcb->next) {
 811c730:	68db      	ldr	r3, [r3, #12]
 811c732:	2b00      	cmp	r3, #0
 811c734:	d1f6      	bne.n	811c724 <raw_netif_ip_addr_changed+0x1c>
      }
    }
  }
}
 811c736:	f85d 4b04 	ldr.w	r4, [sp], #4
 811c73a:	4770      	bx	lr
 811c73c:	2002e430 	.word	0x2002e430

0811c740 <tcp_new_port>:
 *
 * @return a new (free) local TCP port number
 */
static u16_t
tcp_new_port(void)
{
 811c740:	b4f0      	push	{r4, r5, r6, r7}
 811c742:	4f13      	ldr	r7, [pc, #76]	; (811c790 <tcp_new_port+0x50>)
 811c744:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 811c748:	4e12      	ldr	r6, [pc, #72]	; (811c794 <tcp_new_port+0x54>)
  u16_t n = 0;
  struct tcp_pcb *pcb;

again:
  tcp_port++;
  if (tcp_port == TCP_LOCAL_PORT_RANGE_END) {
 811c74a:	f64f 7cff 	movw	ip, #65535	; 0xffff
 811c74e:	8838      	ldrh	r0, [r7, #0]
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 811c750:	4d11      	ldr	r5, [pc, #68]	; (811c798 <tcp_new_port+0x58>)
  tcp_port++;
 811c752:	3001      	adds	r0, #1
 811c754:	4c11      	ldr	r4, [pc, #68]	; (811c79c <tcp_new_port+0x5c>)
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 811c756:	462b      	mov	r3, r5
  tcp_port++;
 811c758:	b280      	uxth	r0, r0
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 811c75a:	4560      	cmp	r0, ip
 811c75c:	bf08      	it	eq
 811c75e:	f44f 4040 	moveq.w	r0, #49152	; 0xc000
  }
  /* Check all PCB lists. */
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 811c762:	681b      	ldr	r3, [r3, #0]
 811c764:	b913      	cbnz	r3, 811c76c <tcp_new_port+0x2c>
 811c766:	e00b      	b.n	811c780 <tcp_new_port+0x40>
 811c768:	68db      	ldr	r3, [r3, #12]
 811c76a:	b14b      	cbz	r3, 811c780 <tcp_new_port+0x40>
      if (pcb->local_port == tcp_port) {
 811c76c:	8ada      	ldrh	r2, [r3, #22]
 811c76e:	4282      	cmp	r2, r0
 811c770:	d1fa      	bne.n	811c768 <tcp_new_port+0x28>
        n++;
        if (n > (TCP_LOCAL_PORT_RANGE_END - TCP_LOCAL_PORT_RANGE_START)) {
 811c772:	3901      	subs	r1, #1
 811c774:	b289      	uxth	r1, r1
 811c776:	2900      	cmp	r1, #0
 811c778:	d1eb      	bne.n	811c752 <tcp_new_port+0x12>
 811c77a:	8038      	strh	r0, [r7, #0]
          return 0;
 811c77c:	4608      	mov	r0, r1
 811c77e:	e005      	b.n	811c78c <tcp_new_port+0x4c>
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 811c780:	42b4      	cmp	r4, r6
 811c782:	d002      	beq.n	811c78a <tcp_new_port+0x4a>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 811c784:	f854 3b04 	ldr.w	r3, [r4], #4
 811c788:	e7eb      	b.n	811c762 <tcp_new_port+0x22>
 811c78a:	8038      	strh	r0, [r7, #0]
        goto again;
      }
    }
  }
  return tcp_port;
}
 811c78c:	bcf0      	pop	{r4, r5, r6, r7}
 811c78e:	4770      	bx	lr
 811c790:	2000042c 	.word	0x2000042c
 811c794:	08145900 	.word	0x08145900
 811c798:	2002e440 	.word	0x2002e440
 811c79c:	081458f4 	.word	0x081458f4

0811c7a0 <tcp_close_shutdown_fin>:
{
 811c7a0:	b510      	push	{r4, lr}
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 811c7a2:	4604      	mov	r4, r0
 811c7a4:	b310      	cbz	r0, 811c7ec <tcp_close_shutdown_fin+0x4c>
  switch (pcb->state) {
 811c7a6:	7d23      	ldrb	r3, [r4, #20]
 811c7a8:	2b04      	cmp	r3, #4
 811c7aa:	d005      	beq.n	811c7b8 <tcp_close_shutdown_fin+0x18>
 811c7ac:	2b07      	cmp	r3, #7
 811c7ae:	d00e      	beq.n	811c7ce <tcp_close_shutdown_fin+0x2e>
 811c7b0:	2b03      	cmp	r3, #3
 811c7b2:	d001      	beq.n	811c7b8 <tcp_close_shutdown_fin+0x18>
 811c7b4:	2000      	movs	r0, #0
}
 811c7b6:	bd10      	pop	{r4, pc}
      err = tcp_send_fin(pcb);
 811c7b8:	4620      	mov	r0, r4
 811c7ba:	f003 fd33 	bl	8120224 <tcp_send_fin>
      if (err == ERR_OK) {
 811c7be:	b950      	cbnz	r0, 811c7d6 <tcp_close_shutdown_fin+0x36>
        pcb->state = FIN_WAIT_1;
 811c7c0:	2305      	movs	r3, #5
 811c7c2:	7523      	strb	r3, [r4, #20]
    tcp_output(pcb);
 811c7c4:	4620      	mov	r0, r4
 811c7c6:	f003 fe9d 	bl	8120504 <tcp_output>
 811c7ca:	2000      	movs	r0, #0
}
 811c7cc:	bd10      	pop	{r4, pc}
      err = tcp_send_fin(pcb);
 811c7ce:	4620      	mov	r0, r4
 811c7d0:	f003 fd28 	bl	8120224 <tcp_send_fin>
      if (err == ERR_OK) {
 811c7d4:	b138      	cbz	r0, 811c7e6 <tcp_close_shutdown_fin+0x46>
  } else if (err == ERR_MEM) {
 811c7d6:	1c43      	adds	r3, r0, #1
 811c7d8:	d1ed      	bne.n	811c7b6 <tcp_close_shutdown_fin+0x16>
    tcp_set_flags(pcb, TF_CLOSEPEND);
 811c7da:	8b63      	ldrh	r3, [r4, #26]
    return ERR_OK;
 811c7dc:	2000      	movs	r0, #0
    tcp_set_flags(pcb, TF_CLOSEPEND);
 811c7de:	f043 0308 	orr.w	r3, r3, #8
 811c7e2:	8363      	strh	r3, [r4, #26]
}
 811c7e4:	bd10      	pop	{r4, pc}
        pcb->state = LAST_ACK;
 811c7e6:	2309      	movs	r3, #9
 811c7e8:	7523      	strb	r3, [r4, #20]
  if (err == ERR_OK) {
 811c7ea:	e7eb      	b.n	811c7c4 <tcp_close_shutdown_fin+0x24>
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 811c7ec:	4b03      	ldr	r3, [pc, #12]	; (811c7fc <tcp_close_shutdown_fin+0x5c>)
 811c7ee:	f44f 72ce 	mov.w	r2, #412	; 0x19c
 811c7f2:	4903      	ldr	r1, [pc, #12]	; (811c800 <tcp_close_shutdown_fin+0x60>)
 811c7f4:	4803      	ldr	r0, [pc, #12]	; (811c804 <tcp_close_shutdown_fin+0x64>)
 811c7f6:	f009 fd9d 	bl	8126334 <iprintf>
 811c7fa:	e7d4      	b.n	811c7a6 <tcp_close_shutdown_fin+0x6>
 811c7fc:	0814520c 	.word	0x0814520c
 811c800:	0814523c 	.word	0x0814523c
 811c804:	0812b014 	.word	0x0812b014

0811c808 <tcp_init>:
{
 811c808:	b508      	push	{r3, lr}
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 811c80a:	f009 fe37 	bl	812647c <rand>
 811c80e:	4b02      	ldr	r3, [pc, #8]	; (811c818 <tcp_init+0x10>)
 811c810:	4a02      	ldr	r2, [pc, #8]	; (811c81c <tcp_init+0x14>)
 811c812:	4303      	orrs	r3, r0
 811c814:	8013      	strh	r3, [r2, #0]
}
 811c816:	bd08      	pop	{r3, pc}
 811c818:	ffffc000 	.word	0xffffc000
 811c81c:	2000042c 	.word	0x2000042c

0811c820 <tcp_free>:
{
 811c820:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 811c822:	7d03      	ldrb	r3, [r0, #20]
{
 811c824:	4604      	mov	r4, r0
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 811c826:	2b01      	cmp	r3, #1
 811c828:	d005      	beq.n	811c836 <tcp_free+0x16>
  memp_free(MEMP_TCP_PCB, pcb);
 811c82a:	4621      	mov	r1, r4
 811c82c:	2002      	movs	r0, #2
}
 811c82e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  memp_free(MEMP_TCP_PCB, pcb);
 811c832:	f7fe bf9d 	b.w	811b770 <memp_free>
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 811c836:	4906      	ldr	r1, [pc, #24]	; (811c850 <tcp_free+0x30>)
 811c838:	22d4      	movs	r2, #212	; 0xd4
 811c83a:	4b06      	ldr	r3, [pc, #24]	; (811c854 <tcp_free+0x34>)
 811c83c:	4806      	ldr	r0, [pc, #24]	; (811c858 <tcp_free+0x38>)
 811c83e:	f009 fd79 	bl	8126334 <iprintf>
  memp_free(MEMP_TCP_PCB, pcb);
 811c842:	4621      	mov	r1, r4
 811c844:	2002      	movs	r0, #2
}
 811c846:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  memp_free(MEMP_TCP_PCB, pcb);
 811c84a:	f7fe bf91 	b.w	811b770 <memp_free>
 811c84e:	bf00      	nop
 811c850:	08145248 	.word	0x08145248
 811c854:	0814520c 	.word	0x0814520c
 811c858:	0812b014 	.word	0x0812b014

0811c85c <tcp_bind>:
    ipaddr = IP4_ADDR_ANY;
 811c85c:	2900      	cmp	r1, #0
{
 811c85e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ipaddr = IP4_ADDR_ANY;
 811c860:	4b26      	ldr	r3, [pc, #152]	; (811c8fc <tcp_bind+0xa0>)
  if (ipaddr == NULL) {
 811c862:	460e      	mov	r6, r1
    ipaddr = IP4_ADDR_ANY;
 811c864:	bf14      	ite	ne
 811c866:	460e      	movne	r6, r1
 811c868:	461e      	moveq	r6, r3
  LWIP_ERROR("tcp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 811c86a:	2800      	cmp	r0, #0
 811c86c:	d03c      	beq.n	811c8e8 <tcp_bind+0x8c>
  LWIP_ERROR("tcp_bind: can only bind in state CLOSED", pcb->state == CLOSED, return ERR_VAL);
 811c86e:	7d03      	ldrb	r3, [r0, #20]
 811c870:	4607      	mov	r7, r0
 811c872:	bb7b      	cbnz	r3, 811c8d4 <tcp_bind+0x78>
  if (port == 0) {
 811c874:	b31a      	cbz	r2, 811c8be <tcp_bind+0x62>
 811c876:	4922      	ldr	r1, [pc, #136]	; (811c900 <tcp_bind+0xa4>)
 811c878:	4b22      	ldr	r3, [pc, #136]	; (811c904 <tcp_bind+0xa8>)
 811c87a:	f101 000c 	add.w	r0, r1, #12
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 811c87e:	681b      	ldr	r3, [r3, #0]
 811c880:	b913      	cbnz	r3, 811c888 <tcp_bind+0x2c>
 811c882:	e00e      	b.n	811c8a2 <tcp_bind+0x46>
 811c884:	68db      	ldr	r3, [r3, #12]
 811c886:	b163      	cbz	r3, 811c8a2 <tcp_bind+0x46>
        if (cpcb->local_port == port) {
 811c888:	f8b3 c016 	ldrh.w	ip, [r3, #22]
 811c88c:	4594      	cmp	ip, r2
 811c88e:	d1f9      	bne.n	811c884 <tcp_bind+0x28>
                (ip_addr_isany(&cpcb->local_ip) ||
 811c890:	681c      	ldr	r4, [r3, #0]
 811c892:	b11c      	cbz	r4, 811c89c <tcp_bind+0x40>
                 ip_addr_isany(ipaddr) ||
 811c894:	6835      	ldr	r5, [r6, #0]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 811c896:	b10d      	cbz	r5, 811c89c <tcp_bind+0x40>
 811c898:	42ac      	cmp	r4, r5
 811c89a:	d1f3      	bne.n	811c884 <tcp_bind+0x28>
              return ERR_USE;
 811c89c:	f06f 0007 	mvn.w	r0, #7
}
 811c8a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    for (i = 0; i < max_pcb_list; i++) {
 811c8a2:	4281      	cmp	r1, r0
 811c8a4:	d113      	bne.n	811c8ce <tcp_bind+0x72>
  if (!ip_addr_isany(ipaddr)
 811c8a6:	6833      	ldr	r3, [r6, #0]
 811c8a8:	b103      	cbz	r3, 811c8ac <tcp_bind+0x50>
    ip_addr_set(&pcb->local_ip, ipaddr);
 811c8aa:	603b      	str	r3, [r7, #0]
  TCP_REG(&tcp_bound_pcbs, pcb);
 811c8ac:	4b16      	ldr	r3, [pc, #88]	; (811c908 <tcp_bind+0xac>)
  pcb->local_port = port;
 811c8ae:	82fa      	strh	r2, [r7, #22]
  TCP_REG(&tcp_bound_pcbs, pcb);
 811c8b0:	681a      	ldr	r2, [r3, #0]
 811c8b2:	601f      	str	r7, [r3, #0]
 811c8b4:	60fa      	str	r2, [r7, #12]
 811c8b6:	f004 f951 	bl	8120b5c <tcp_timer_needed>
  return ERR_OK;
 811c8ba:	2000      	movs	r0, #0
}
 811c8bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    port = tcp_new_port();
 811c8be:	f7ff ff3f 	bl	811c740 <tcp_new_port>
    if (port == 0) {
 811c8c2:	4602      	mov	r2, r0
 811c8c4:	2800      	cmp	r0, #0
 811c8c6:	d1ee      	bne.n	811c8a6 <tcp_bind+0x4a>
      return ERR_BUF;
 811c8c8:	f06f 0001 	mvn.w	r0, #1
}
 811c8cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 811c8ce:	f851 3b04 	ldr.w	r3, [r1], #4
 811c8d2:	e7d4      	b.n	811c87e <tcp_bind+0x22>
  LWIP_ERROR("tcp_bind: can only bind in state CLOSED", pcb->state == CLOSED, return ERR_VAL);
 811c8d4:	4b0d      	ldr	r3, [pc, #52]	; (811c90c <tcp_bind+0xb0>)
 811c8d6:	f240 22ab 	movw	r2, #683	; 0x2ab
 811c8da:	490d      	ldr	r1, [pc, #52]	; (811c910 <tcp_bind+0xb4>)
 811c8dc:	480d      	ldr	r0, [pc, #52]	; (811c914 <tcp_bind+0xb8>)
 811c8de:	f009 fd29 	bl	8126334 <iprintf>
 811c8e2:	f06f 0005 	mvn.w	r0, #5
}
 811c8e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  LWIP_ERROR("tcp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 811c8e8:	4b08      	ldr	r3, [pc, #32]	; (811c90c <tcp_bind+0xb0>)
 811c8ea:	f240 22a9 	movw	r2, #681	; 0x2a9
 811c8ee:	490a      	ldr	r1, [pc, #40]	; (811c918 <tcp_bind+0xbc>)
 811c8f0:	4808      	ldr	r0, [pc, #32]	; (811c914 <tcp_bind+0xb8>)
 811c8f2:	f009 fd1f 	bl	8126334 <iprintf>
 811c8f6:	f06f 000f 	mvn.w	r0, #15
}
 811c8fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 811c8fc:	08146e24 	.word	0x08146e24
 811c900:	081458f4 	.word	0x081458f4
 811c904:	2002e440 	.word	0x2002e440
 811c908:	2002e43c 	.word	0x2002e43c
 811c90c:	0814520c 	.word	0x0814520c
 811c910:	08145274 	.word	0x08145274
 811c914:	0812b014 	.word	0x0812b014
 811c918:	0814525c 	.word	0x0814525c

0811c91c <tcp_listen_with_backlog_and_err>:
{
 811c91c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ERROR("tcp_listen_with_backlog_and_err: invalid pcb", pcb != NULL, res = ERR_ARG; goto done);
 811c91e:	4604      	mov	r4, r0
{
 811c920:	4617      	mov	r7, r2
  LWIP_ERROR("tcp_listen_with_backlog_and_err: invalid pcb", pcb != NULL, res = ERR_ARG; goto done);
 811c922:	2800      	cmp	r0, #0
 811c924:	d060      	beq.n	811c9e8 <tcp_listen_with_backlog_and_err+0xcc>
  LWIP_ERROR("tcp_listen_with_backlog_and_err: pcb already connected", pcb->state == CLOSED, res = ERR_CLSD; goto done);
 811c926:	7d05      	ldrb	r5, [r0, #20]
 811c928:	2d00      	cmp	r5, #0
 811c92a:	d14a      	bne.n	811c9c2 <tcp_listen_with_backlog_and_err+0xa6>
  lpcb = (struct tcp_pcb_listen *)memp_malloc(MEMP_TCP_PCB_LISTEN);
 811c92c:	f240 3272 	movw	r2, #882	; 0x372
 811c930:	4933      	ldr	r1, [pc, #204]	; (811ca00 <tcp_listen_with_backlog_and_err+0xe4>)
 811c932:	2003      	movs	r0, #3
 811c934:	f7fe fee6 	bl	811b704 <memp_malloc_fn>
  if (lpcb == NULL) {
 811c938:	4606      	mov	r6, r0
 811c93a:	2800      	cmp	r0, #0
 811c93c:	d051      	beq.n	811c9e2 <tcp_listen_with_backlog_and_err+0xc6>
  lpcb->callback_arg = pcb->callback_arg;
 811c93e:	6923      	ldr	r3, [r4, #16]
  lpcb->state = LISTEN;
 811c940:	2201      	movs	r2, #1
  lpcb->callback_arg = pcb->callback_arg;
 811c942:	6103      	str	r3, [r0, #16]
  lpcb->local_port = pcb->local_port;
 811c944:	8ae3      	ldrh	r3, [r4, #22]
  lpcb->state = LISTEN;
 811c946:	7502      	strb	r2, [r0, #20]
  lpcb->local_port = pcb->local_port;
 811c948:	82c3      	strh	r3, [r0, #22]
  lpcb->prio = pcb->prio;
 811c94a:	7d62      	ldrb	r2, [r4, #21]
 811c94c:	7542      	strb	r2, [r0, #21]
  lpcb->so_options = pcb->so_options;
 811c94e:	7a62      	ldrb	r2, [r4, #9]
  lpcb->netif_idx = NETIF_NO_INDEX;
 811c950:	7205      	strb	r5, [r0, #8]
  lpcb->so_options = pcb->so_options;
 811c952:	7242      	strb	r2, [r0, #9]
  lpcb->ttl = pcb->ttl;
 811c954:	7ae2      	ldrb	r2, [r4, #11]
 811c956:	72c2      	strb	r2, [r0, #11]
  lpcb->tos = pcb->tos;
 811c958:	7aa2      	ldrb	r2, [r4, #10]
 811c95a:	7282      	strb	r2, [r0, #10]
  ip_addr_copy(lpcb->local_ip, pcb->local_ip);
 811c95c:	6822      	ldr	r2, [r4, #0]
 811c95e:	6002      	str	r2, [r0, #0]
  if (pcb->local_port != 0) {
 811c960:	b99b      	cbnz	r3, 811c98a <tcp_listen_with_backlog_and_err+0x6e>
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 811c962:	7d23      	ldrb	r3, [r4, #20]
 811c964:	2b01      	cmp	r3, #1
 811c966:	d020      	beq.n	811c9aa <tcp_listen_with_backlog_and_err+0x8e>
  memp_free(MEMP_TCP_PCB, pcb);
 811c968:	4621      	mov	r1, r4
 811c96a:	2002      	movs	r0, #2
 811c96c:	f7fe ff00 	bl	811b770 <memp_free>
  TCP_REG(&tcp_listen_pcbs.pcbs, (struct tcp_pcb *)lpcb);
 811c970:	4b24      	ldr	r3, [pc, #144]	; (811ca04 <tcp_listen_with_backlog_and_err+0xe8>)
  lpcb->accept = tcp_accept_null;
 811c972:	4925      	ldr	r1, [pc, #148]	; (811ca08 <tcp_listen_with_backlog_and_err+0xec>)
  TCP_REG(&tcp_listen_pcbs.pcbs, (struct tcp_pcb *)lpcb);
 811c974:	681a      	ldr	r2, [r3, #0]
  lpcb->accept = tcp_accept_null;
 811c976:	61b1      	str	r1, [r6, #24]
  TCP_REG(&tcp_listen_pcbs.pcbs, (struct tcp_pcb *)lpcb);
 811c978:	60f2      	str	r2, [r6, #12]
 811c97a:	601e      	str	r6, [r3, #0]
 811c97c:	f004 f8ee 	bl	8120b5c <tcp_timer_needed>
  res = ERR_OK;
 811c980:	2300      	movs	r3, #0
  if (err != NULL) {
 811c982:	b107      	cbz	r7, 811c986 <tcp_listen_with_backlog_and_err+0x6a>
    *err = res;
 811c984:	703b      	strb	r3, [r7, #0]
}
 811c986:	4630      	mov	r0, r6
 811c988:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    TCP_RMV(&tcp_bound_pcbs, pcb);
 811c98a:	4a20      	ldr	r2, [pc, #128]	; (811ca0c <tcp_listen_with_backlog_and_err+0xf0>)
 811c98c:	6813      	ldr	r3, [r2, #0]
 811c98e:	42a3      	cmp	r3, r4
 811c990:	d012      	beq.n	811c9b8 <tcp_listen_with_backlog_and_err+0x9c>
 811c992:	b12b      	cbz	r3, 811c9a0 <tcp_listen_with_backlog_and_err+0x84>
 811c994:	68d9      	ldr	r1, [r3, #12]
 811c996:	42a1      	cmp	r1, r4
 811c998:	d01e      	beq.n	811c9d8 <tcp_listen_with_backlog_and_err+0xbc>
 811c99a:	460b      	mov	r3, r1
 811c99c:	2b00      	cmp	r3, #0
 811c99e:	d1f9      	bne.n	811c994 <tcp_listen_with_backlog_and_err+0x78>
 811c9a0:	2300      	movs	r3, #0
 811c9a2:	60e3      	str	r3, [r4, #12]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 811c9a4:	7d23      	ldrb	r3, [r4, #20]
 811c9a6:	2b01      	cmp	r3, #1
 811c9a8:	d1de      	bne.n	811c968 <tcp_listen_with_backlog_and_err+0x4c>
 811c9aa:	4b15      	ldr	r3, [pc, #84]	; (811ca00 <tcp_listen_with_backlog_and_err+0xe4>)
 811c9ac:	22d4      	movs	r2, #212	; 0xd4
 811c9ae:	4918      	ldr	r1, [pc, #96]	; (811ca10 <tcp_listen_with_backlog_and_err+0xf4>)
 811c9b0:	4818      	ldr	r0, [pc, #96]	; (811ca14 <tcp_listen_with_backlog_and_err+0xf8>)
 811c9b2:	f009 fcbf 	bl	8126334 <iprintf>
 811c9b6:	e7d7      	b.n	811c968 <tcp_listen_with_backlog_and_err+0x4c>
    TCP_RMV(&tcp_bound_pcbs, pcb);
 811c9b8:	68e3      	ldr	r3, [r4, #12]
 811c9ba:	6013      	str	r3, [r2, #0]
 811c9bc:	2300      	movs	r3, #0
 811c9be:	60e3      	str	r3, [r4, #12]
 811c9c0:	e7f0      	b.n	811c9a4 <tcp_listen_with_backlog_and_err+0x88>
  LWIP_ERROR("tcp_listen_with_backlog_and_err: pcb already connected", pcb->state == CLOSED, res = ERR_CLSD; goto done);
 811c9c2:	4b0f      	ldr	r3, [pc, #60]	; (811ca00 <tcp_listen_with_backlog_and_err+0xe4>)
 811c9c4:	f240 325a 	movw	r2, #858	; 0x35a
 811c9c8:	4913      	ldr	r1, [pc, #76]	; (811ca18 <tcp_listen_with_backlog_and_err+0xfc>)
  struct tcp_pcb_listen *lpcb = NULL;
 811c9ca:	2600      	movs	r6, #0
  LWIP_ERROR("tcp_listen_with_backlog_and_err: pcb already connected", pcb->state == CLOSED, res = ERR_CLSD; goto done);
 811c9cc:	4811      	ldr	r0, [pc, #68]	; (811ca14 <tcp_listen_with_backlog_and_err+0xf8>)
 811c9ce:	f009 fcb1 	bl	8126334 <iprintf>
 811c9d2:	f06f 030e 	mvn.w	r3, #14
 811c9d6:	e7d4      	b.n	811c982 <tcp_listen_with_backlog_and_err+0x66>
    TCP_RMV(&tcp_bound_pcbs, pcb);
 811c9d8:	68e2      	ldr	r2, [r4, #12]
 811c9da:	60da      	str	r2, [r3, #12]
 811c9dc:	2300      	movs	r3, #0
 811c9de:	60e3      	str	r3, [r4, #12]
 811c9e0:	e7e0      	b.n	811c9a4 <tcp_listen_with_backlog_and_err+0x88>
    res = ERR_MEM;
 811c9e2:	f04f 33ff 	mov.w	r3, #4294967295
 811c9e6:	e7cc      	b.n	811c982 <tcp_listen_with_backlog_and_err+0x66>
  LWIP_ERROR("tcp_listen_with_backlog_and_err: invalid pcb", pcb != NULL, res = ERR_ARG; goto done);
 811c9e8:	4b05      	ldr	r3, [pc, #20]	; (811ca00 <tcp_listen_with_backlog_and_err+0xe4>)
 811c9ea:	f240 3259 	movw	r2, #857	; 0x359
 811c9ee:	490b      	ldr	r1, [pc, #44]	; (811ca1c <tcp_listen_with_backlog_and_err+0x100>)
  struct tcp_pcb_listen *lpcb = NULL;
 811c9f0:	4606      	mov	r6, r0
  LWIP_ERROR("tcp_listen_with_backlog_and_err: invalid pcb", pcb != NULL, res = ERR_ARG; goto done);
 811c9f2:	4808      	ldr	r0, [pc, #32]	; (811ca14 <tcp_listen_with_backlog_and_err+0xf8>)
 811c9f4:	f009 fc9e 	bl	8126334 <iprintf>
 811c9f8:	f06f 030f 	mvn.w	r3, #15
 811c9fc:	e7c1      	b.n	811c982 <tcp_listen_with_backlog_and_err+0x66>
 811c9fe:	bf00      	nop
 811ca00:	0814520c 	.word	0x0814520c
 811ca04:	2002e440 	.word	0x2002e440
 811ca08:	0811d6b1 	.word	0x0811d6b1
 811ca0c:	2002e43c 	.word	0x2002e43c
 811ca10:	08145248 	.word	0x08145248
 811ca14:	0812b014 	.word	0x0812b014
 811ca18:	081452cc 	.word	0x081452cc
 811ca1c:	0814529c 	.word	0x0814529c

0811ca20 <tcp_listen_with_backlog>:
  return tcp_listen_with_backlog_and_err(pcb, backlog, NULL);
 811ca20:	2200      	movs	r2, #0
 811ca22:	f7ff bf7b 	b.w	811c91c <tcp_listen_with_backlog_and_err>
 811ca26:	bf00      	nop

0811ca28 <tcp_update_rcv_ann_wnd>:
{
 811ca28:	b538      	push	{r3, r4, r5, lr}
  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 811ca2a:	4604      	mov	r4, r0
 811ca2c:	b1c0      	cbz	r0, 811ca60 <tcp_update_rcv_ann_wnd+0x38>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 811ca2e:	8d22      	ldrh	r2, [r4, #40]	; 0x28
  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 811ca30:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 811ca32:	f8b4 c032 	ldrh.w	ip, [r4, #50]	; 0x32
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 811ca36:	6a65      	ldr	r5, [r4, #36]	; 0x24
  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 811ca38:	1ad0      	subs	r0, r2, r3
 811ca3a:	f5bc 6f86 	cmp.w	ip, #1072	; 0x430
 811ca3e:	4428      	add	r0, r5
 811ca40:	bf94      	ite	ls
 811ca42:	eba0 010c 	subls.w	r1, r0, ip
 811ca46:	f5a0 6186 	subhi.w	r1, r0, #1072	; 0x430
 811ca4a:	2900      	cmp	r1, #0
 811ca4c:	db01      	blt.n	811ca52 <tcp_update_rcv_ann_wnd+0x2a>
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 811ca4e:	8562      	strh	r2, [r4, #42]	; 0x2a
}
 811ca50:	bd38      	pop	{r3, r4, r5, pc}
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 811ca52:	1aea      	subs	r2, r5, r3
 811ca54:	2a00      	cmp	r2, #0
 811ca56:	dd0b      	ble.n	811ca70 <tcp_update_rcv_ann_wnd+0x48>
      pcb->rcv_ann_wnd = 0;
 811ca58:	2300      	movs	r3, #0
    return 0;
 811ca5a:	4618      	mov	r0, r3
      pcb->rcv_ann_wnd = 0;
 811ca5c:	8563      	strh	r3, [r4, #42]	; 0x2a
}
 811ca5e:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 811ca60:	4b0b      	ldr	r3, [pc, #44]	; (811ca90 <tcp_update_rcv_ann_wnd+0x68>)
 811ca62:	f240 32a6 	movw	r2, #934	; 0x3a6
 811ca66:	490b      	ldr	r1, [pc, #44]	; (811ca94 <tcp_update_rcv_ann_wnd+0x6c>)
 811ca68:	480b      	ldr	r0, [pc, #44]	; (811ca98 <tcp_update_rcv_ann_wnd+0x70>)
 811ca6a:	f009 fc63 	bl	8126334 <iprintf>
 811ca6e:	e7de      	b.n	811ca2e <tcp_update_rcv_ann_wnd+0x6>
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 811ca70:	1b5d      	subs	r5, r3, r5
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 811ca72:	f5b5 3f80 	cmp.w	r5, #65536	; 0x10000
 811ca76:	d202      	bcs.n	811ca7e <tcp_update_rcv_ann_wnd+0x56>
    return 0;
 811ca78:	2000      	movs	r0, #0
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 811ca7a:	8565      	strh	r5, [r4, #42]	; 0x2a
}
 811ca7c:	bd38      	pop	{r3, r4, r5, pc}
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 811ca7e:	4b04      	ldr	r3, [pc, #16]	; (811ca90 <tcp_update_rcv_ann_wnd+0x68>)
 811ca80:	f240 32b6 	movw	r2, #950	; 0x3b6
 811ca84:	4905      	ldr	r1, [pc, #20]	; (811ca9c <tcp_update_rcv_ann_wnd+0x74>)
 811ca86:	4804      	ldr	r0, [pc, #16]	; (811ca98 <tcp_update_rcv_ann_wnd+0x70>)
 811ca88:	f009 fc54 	bl	8126334 <iprintf>
 811ca8c:	e7f4      	b.n	811ca78 <tcp_update_rcv_ann_wnd+0x50>
 811ca8e:	bf00      	nop
 811ca90:	0814520c 	.word	0x0814520c
 811ca94:	08145304 	.word	0x08145304
 811ca98:	0812b014 	.word	0x0812b014
 811ca9c:	08145328 	.word	0x08145328

0811caa0 <tcp_recved>:
  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 811caa0:	b340      	cbz	r0, 811caf4 <tcp_recved+0x54>
{
 811caa2:	b570      	push	{r4, r5, r6, lr}
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 811caa4:	7d03      	ldrb	r3, [r0, #20]
 811caa6:	4605      	mov	r5, r0
 811caa8:	460c      	mov	r4, r1
 811caaa:	2b01      	cmp	r3, #1
 811caac:	d01a      	beq.n	811cae4 <tcp_recved+0x44>
  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 811caae:	8d2b      	ldrh	r3, [r5, #40]	; 0x28
 811cab0:	1919      	adds	r1, r3, r4
 811cab2:	b289      	uxth	r1, r1
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 811cab4:	428b      	cmp	r3, r1
 811cab6:	d802      	bhi.n	811cabe <tcp_recved+0x1e>
 811cab8:	f5b1 6f06 	cmp.w	r1, #2144	; 0x860
 811cabc:	d901      	bls.n	811cac2 <tcp_recved+0x22>
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 811cabe:	f44f 6106 	mov.w	r1, #2144	; 0x860
  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 811cac2:	4628      	mov	r0, r5
 811cac4:	8529      	strh	r1, [r5, #40]	; 0x28
 811cac6:	f7ff ffaf 	bl	811ca28 <tcp_update_rcv_ann_wnd>
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 811caca:	f5b0 7f06 	cmp.w	r0, #536	; 0x218
 811cace:	d200      	bcs.n	811cad2 <tcp_recved+0x32>
}
 811cad0:	bd70      	pop	{r4, r5, r6, pc}
    tcp_ack_now(pcb);
 811cad2:	8b6b      	ldrh	r3, [r5, #26]
    tcp_output(pcb);
 811cad4:	4628      	mov	r0, r5
    tcp_ack_now(pcb);
 811cad6:	f043 0302 	orr.w	r3, r3, #2
 811cada:	836b      	strh	r3, [r5, #26]
}
 811cadc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    tcp_output(pcb);
 811cae0:	f003 bd10 	b.w	8120504 <tcp_output>
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 811cae4:	4b07      	ldr	r3, [pc, #28]	; (811cb04 <tcp_recved+0x64>)
 811cae6:	f240 32d2 	movw	r2, #978	; 0x3d2
 811caea:	4907      	ldr	r1, [pc, #28]	; (811cb08 <tcp_recved+0x68>)
 811caec:	4807      	ldr	r0, [pc, #28]	; (811cb0c <tcp_recved+0x6c>)
 811caee:	f009 fc21 	bl	8126334 <iprintf>
 811caf2:	e7dc      	b.n	811caae <tcp_recved+0xe>
  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 811caf4:	4b03      	ldr	r3, [pc, #12]	; (811cb04 <tcp_recved+0x64>)
 811caf6:	f240 32cf 	movw	r2, #975	; 0x3cf
 811cafa:	4905      	ldr	r1, [pc, #20]	; (811cb10 <tcp_recved+0x70>)
 811cafc:	4803      	ldr	r0, [pc, #12]	; (811cb0c <tcp_recved+0x6c>)
 811cafe:	f009 bc19 	b.w	8126334 <iprintf>
 811cb02:	bf00      	nop
 811cb04:	0814520c 	.word	0x0814520c
 811cb08:	0814535c 	.word	0x0814535c
 811cb0c:	0812b014 	.word	0x0812b014
 811cb10:	08145344 	.word	0x08145344

0811cb14 <tcp_connect>:
 *         other err_t values if connect request couldn't be sent
 */
err_t
tcp_connect(struct tcp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port,
            tcp_connected_fn connected)
{
 811cb14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  u32_t iss;
  u16_t old_local_port;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 811cb16:	2800      	cmp	r0, #0
 811cb18:	f000 808c 	beq.w	811cc34 <tcp_connect+0x120>
  LWIP_ERROR("tcp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 811cb1c:	2900      	cmp	r1, #0
 811cb1e:	d07f      	beq.n	811cc20 <tcp_connect+0x10c>

  LWIP_ERROR("tcp_connect: can only connect from state CLOSED", pcb->state == CLOSED, return ERR_ISCONN);
 811cb20:	461e      	mov	r6, r3
 811cb22:	7d03      	ldrb	r3, [r0, #20]
 811cb24:	4604      	mov	r4, r0
 811cb26:	2b00      	cmp	r3, #0
 811cb28:	d16a      	bne.n	811cc00 <tcp_connect+0xec>

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_connect to port %"U16_F"\n", port));
  ip_addr_set(&pcb->remote_ip, ipaddr);
 811cb2a:	680b      	ldr	r3, [r1, #0]
  pcb->remote_port = port;

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 811cb2c:	7a00      	ldrb	r0, [r0, #8]
  pcb->remote_port = port;
 811cb2e:	8322      	strh	r2, [r4, #24]
  ip_addr_set(&pcb->remote_ip, ipaddr);
 811cb30:	6063      	str	r3, [r4, #4]
  if (pcb->netif_idx != NETIF_NO_INDEX) {
 811cb32:	2800      	cmp	r0, #0
 811cb34:	d049      	beq.n	811cbca <tcp_connect+0xb6>
    netif = netif_get_by_index(pcb->netif_idx);
 811cb36:	f7ff f80d 	bl	811bb54 <netif_get_by_index>
 811cb3a:	4605      	mov	r5, r0
  } else {
    /* check if we have a route to the remote host */
    netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
  }
  if (netif == NULL) {
 811cb3c:	2d00      	cmp	r5, #0
 811cb3e:	d06c      	beq.n	811cc1a <tcp_connect+0x106>
    /* Don't even try to send a SYN packet if we have no route since that will fail. */
    return ERR_RTE;
  }

  /* check if local IP has been assigned to pcb, if not, get one */
  if (ip_addr_isany(&pcb->local_ip)) {
 811cb40:	6823      	ldr	r3, [r4, #0]
 811cb42:	b90b      	cbnz	r3, 811cb48 <tcp_connect+0x34>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, ipaddr);
    if (local_ip == NULL) {
      return ERR_RTE;
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 811cb44:	686b      	ldr	r3, [r5, #4]
 811cb46:	6023      	str	r3, [r4, #0]
      ip6_addr_lacks_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNICAST)) {
    ip6_addr_assign_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNICAST, netif);
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  old_local_port = pcb->local_port;
 811cb48:	8ae7      	ldrh	r7, [r4, #22]
  if (pcb->local_port == 0) {
 811cb4a:	b927      	cbnz	r7, 811cb56 <tcp_connect+0x42>
    pcb->local_port = tcp_new_port();
 811cb4c:	f7ff fdf8 	bl	811c740 <tcp_new_port>
 811cb50:	82e0      	strh	r0, [r4, #22]
    if (pcb->local_port == 0) {
 811cb52:	2800      	cmp	r0, #0
 811cb54:	d05e      	beq.n	811cc14 <tcp_connect+0x100>
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 811cb56:	4b3c      	ldr	r3, [pc, #240]	; (811cc48 <tcp_connect+0x134>)
 811cb58:	4a3c      	ldr	r2, [pc, #240]	; (811cc4c <tcp_connect+0x138>)
 811cb5a:	6811      	ldr	r1, [r2, #0]
 811cb5c:	681a      	ldr	r2, [r3, #0]
 811cb5e:	440a      	add	r2, r1
  pcb->snd_wnd = TCP_WND;
 811cb60:	f44f 6106 	mov.w	r1, #2144	; 0x860
  iss += tcp_ticks;       /* XXX */
 811cb64:	601a      	str	r2, [r3, #0]
  pcb->snd_nxt = iss;
 811cb66:	6522      	str	r2, [r4, #80]	; 0x50
  pcb->lastack = iss - 1;
 811cb68:	3a01      	subs	r2, #1
  pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 811cb6a:	4b39      	ldr	r3, [pc, #228]	; (811cc50 <tcp_connect+0x13c>)
  pcb->lastack = iss - 1;
 811cb6c:	6462      	str	r2, [r4, #68]	; 0x44
  pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 811cb6e:	62a3      	str	r3, [r4, #40]	; 0x28
#if LWIP_IPV4
  {
    if (outif == NULL) {
      return sendmss;
    }
    mtu = outif->mtu;
 811cb70:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
  pcb->snd_wnd = TCP_WND;
 811cb72:	f8a4 1060 	strh.w	r1, [r4, #96]	; 0x60
  pcb->snd_lbb = iss - 1;
 811cb76:	e9c4 2216 	strd	r2, r2, [r4, #88]	; 0x58
  pcb->rcv_nxt = 0;
 811cb7a:	2200      	movs	r2, #0
 811cb7c:	6262      	str	r2, [r4, #36]	; 0x24
  pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 811cb7e:	62e2      	str	r2, [r4, #44]	; 0x2c
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 811cb80:	2b00      	cmp	r3, #0
 811cb82:	d037      	beq.n	811cbf4 <tcp_connect+0xe0>
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 811cb84:	2b28      	cmp	r3, #40	; 0x28
 811cb86:	d907      	bls.n	811cb98 <tcp_connect+0x84>
 811cb88:	f1a3 0228 	sub.w	r2, r3, #40	; 0x28
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 811cb8c:	b292      	uxth	r2, r2
 811cb8e:	f5b2 7f06 	cmp.w	r2, #536	; 0x218
 811cb92:	bf28      	it	cs
 811cb94:	f44f 7206 	movcs.w	r2, #536	; 0x218
  pcb->cwnd = 1;
 811cb98:	2301      	movs	r3, #1
  ret = tcp_enqueue_flags(pcb, TCP_SYN);
 811cb9a:	2102      	movs	r1, #2
 811cb9c:	4620      	mov	r0, r4
  pcb->mss = tcp_eff_send_mss_netif(pcb->mss, netif, &pcb->remote_ip);
 811cb9e:	8662      	strh	r2, [r4, #50]	; 0x32
  pcb->connected = connected;
 811cba0:	f8c4 6088 	str.w	r6, [r4, #136]	; 0x88
  pcb->cwnd = 1;
 811cba4:	f8a4 3048 	strh.w	r3, [r4, #72]	; 0x48
  ret = tcp_enqueue_flags(pcb, TCP_SYN);
 811cba8:	f003 fa90 	bl	81200cc <tcp_enqueue_flags>
  if (ret == ERR_OK) {
 811cbac:	4605      	mov	r5, r0
 811cbae:	b9f8      	cbnz	r0, 811cbf0 <tcp_connect+0xdc>
    pcb->state = SYN_SENT;
 811cbb0:	2302      	movs	r3, #2
 811cbb2:	7523      	strb	r3, [r4, #20]
    if (old_local_port != 0) {
 811cbb4:	b187      	cbz	r7, 811cbd8 <tcp_connect+0xc4>
      TCP_RMV(&tcp_bound_pcbs, pcb);
 811cbb6:	4a27      	ldr	r2, [pc, #156]	; (811cc54 <tcp_connect+0x140>)
 811cbb8:	6813      	ldr	r3, [r2, #0]
 811cbba:	42a3      	cmp	r3, r4
 811cbbc:	d01d      	beq.n	811cbfa <tcp_connect+0xe6>
 811cbbe:	b15b      	cbz	r3, 811cbd8 <tcp_connect+0xc4>
 811cbc0:	68da      	ldr	r2, [r3, #12]
 811cbc2:	42a2      	cmp	r2, r4
 811cbc4:	d006      	beq.n	811cbd4 <tcp_connect+0xc0>
 811cbc6:	4613      	mov	r3, r2
 811cbc8:	e7f9      	b.n	811cbbe <tcp_connect+0xaa>
    netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 811cbca:	1d20      	adds	r0, r4, #4
 811cbcc:	f006 fee4 	bl	8123998 <ip4_route>
 811cbd0:	4605      	mov	r5, r0
 811cbd2:	e7b3      	b.n	811cb3c <tcp_connect+0x28>
      TCP_RMV(&tcp_bound_pcbs, pcb);
 811cbd4:	68e2      	ldr	r2, [r4, #12]
 811cbd6:	60da      	str	r2, [r3, #12]
    TCP_REG_ACTIVE(pcb);
 811cbd8:	4b1f      	ldr	r3, [pc, #124]	; (811cc58 <tcp_connect+0x144>)
 811cbda:	681a      	ldr	r2, [r3, #0]
 811cbdc:	601c      	str	r4, [r3, #0]
 811cbde:	60e2      	str	r2, [r4, #12]
 811cbe0:	f003 ffbc 	bl	8120b5c <tcp_timer_needed>
 811cbe4:	4b1d      	ldr	r3, [pc, #116]	; (811cc5c <tcp_connect+0x148>)
 811cbe6:	2201      	movs	r2, #1
    tcp_output(pcb);
 811cbe8:	4620      	mov	r0, r4
    TCP_REG_ACTIVE(pcb);
 811cbea:	701a      	strb	r2, [r3, #0]
    tcp_output(pcb);
 811cbec:	f003 fc8a 	bl	8120504 <tcp_output>
}
 811cbf0:	4628      	mov	r0, r5
 811cbf2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 811cbf4:	f44f 7206 	mov.w	r2, #536	; 0x218
 811cbf8:	e7ce      	b.n	811cb98 <tcp_connect+0x84>
      TCP_RMV(&tcp_bound_pcbs, pcb);
 811cbfa:	68e3      	ldr	r3, [r4, #12]
 811cbfc:	6013      	str	r3, [r2, #0]
 811cbfe:	e7eb      	b.n	811cbd8 <tcp_connect+0xc4>
  LWIP_ERROR("tcp_connect: can only connect from state CLOSED", pcb->state == CLOSED, return ERR_ISCONN);
 811cc00:	4b17      	ldr	r3, [pc, #92]	; (811cc60 <tcp_connect+0x14c>)
 811cc02:	f44f 6287 	mov.w	r2, #1080	; 0x438
 811cc06:	4917      	ldr	r1, [pc, #92]	; (811cc64 <tcp_connect+0x150>)
 811cc08:	f06f 0509 	mvn.w	r5, #9
 811cc0c:	4816      	ldr	r0, [pc, #88]	; (811cc68 <tcp_connect+0x154>)
 811cc0e:	f009 fb91 	bl	8126334 <iprintf>
 811cc12:	e7ed      	b.n	811cbf0 <tcp_connect+0xdc>
      return ERR_BUF;
 811cc14:	f06f 0501 	mvn.w	r5, #1
 811cc18:	e7ea      	b.n	811cbf0 <tcp_connect+0xdc>
    return ERR_RTE;
 811cc1a:	f06f 0503 	mvn.w	r5, #3
 811cc1e:	e7e7      	b.n	811cbf0 <tcp_connect+0xdc>
  LWIP_ERROR("tcp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 811cc20:	4b0f      	ldr	r3, [pc, #60]	; (811cc60 <tcp_connect+0x14c>)
 811cc22:	f240 4236 	movw	r2, #1078	; 0x436
 811cc26:	4911      	ldr	r1, [pc, #68]	; (811cc6c <tcp_connect+0x158>)
 811cc28:	f06f 050f 	mvn.w	r5, #15
 811cc2c:	480e      	ldr	r0, [pc, #56]	; (811cc68 <tcp_connect+0x154>)
 811cc2e:	f009 fb81 	bl	8126334 <iprintf>
 811cc32:	e7dd      	b.n	811cbf0 <tcp_connect+0xdc>
  LWIP_ERROR("tcp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 811cc34:	4b0a      	ldr	r3, [pc, #40]	; (811cc60 <tcp_connect+0x14c>)
 811cc36:	f240 4235 	movw	r2, #1077	; 0x435
 811cc3a:	490d      	ldr	r1, [pc, #52]	; (811cc70 <tcp_connect+0x15c>)
 811cc3c:	f06f 050f 	mvn.w	r5, #15
 811cc40:	4809      	ldr	r0, [pc, #36]	; (811cc68 <tcp_connect+0x154>)
 811cc42:	f009 fb77 	bl	8126334 <iprintf>
 811cc46:	e7d3      	b.n	811cbf0 <tcp_connect+0xdc>
 811cc48:	20000428 	.word	0x20000428
 811cc4c:	2002e444 	.word	0x2002e444
 811cc50:	08600860 	.word	0x08600860
 811cc54:	2002e43c 	.word	0x2002e43c
 811cc58:	2002e434 	.word	0x2002e434
 811cc5c:	2002e438 	.word	0x2002e438
 811cc60:	0814520c 	.word	0x0814520c
 811cc64:	081453bc 	.word	0x081453bc
 811cc68:	0812b014 	.word	0x0812b014
 811cc6c:	081453a0 	.word	0x081453a0
 811cc70:	08145384 	.word	0x08145384

0811cc74 <tcp_segs_free>:
  while (seg != NULL) {
 811cc74:	b170      	cbz	r0, 811cc94 <tcp_segs_free+0x20>
{
 811cc76:	b538      	push	{r3, r4, r5, lr}
 811cc78:	4604      	mov	r4, r0
      pbuf_free(seg->p);
 811cc7a:	4625      	mov	r5, r4
    struct tcp_seg *next = seg->next;
 811cc7c:	6824      	ldr	r4, [r4, #0]
    if (seg->p != NULL) {
 811cc7e:	6868      	ldr	r0, [r5, #4]
 811cc80:	b108      	cbz	r0, 811cc86 <tcp_segs_free+0x12>
      pbuf_free(seg->p);
 811cc82:	f7ff fa8d 	bl	811c1a0 <pbuf_free>
    memp_free(MEMP_TCP_SEG, seg);
 811cc86:	4629      	mov	r1, r5
 811cc88:	2004      	movs	r0, #4
 811cc8a:	f7fe fd71 	bl	811b770 <memp_free>
  while (seg != NULL) {
 811cc8e:	2c00      	cmp	r4, #0
 811cc90:	d1f3      	bne.n	811cc7a <tcp_segs_free+0x6>
}
 811cc92:	bd38      	pop	{r3, r4, r5, pc}
 811cc94:	4770      	bx	lr
 811cc96:	bf00      	nop

0811cc98 <tcp_seg_free>:
  if (seg != NULL) {
 811cc98:	b158      	cbz	r0, 811ccb2 <tcp_seg_free+0x1a>
{
 811cc9a:	b510      	push	{r4, lr}
 811cc9c:	4604      	mov	r4, r0
    if (seg->p != NULL) {
 811cc9e:	6840      	ldr	r0, [r0, #4]
 811cca0:	b108      	cbz	r0, 811cca6 <tcp_seg_free+0xe>
      pbuf_free(seg->p);
 811cca2:	f7ff fa7d 	bl	811c1a0 <pbuf_free>
    memp_free(MEMP_TCP_SEG, seg);
 811cca6:	4621      	mov	r1, r4
 811cca8:	2004      	movs	r0, #4
}
 811ccaa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    memp_free(MEMP_TCP_SEG, seg);
 811ccae:	f7fe bd5f 	b.w	811b770 <memp_free>
 811ccb2:	4770      	bx	lr

0811ccb4 <tcp_setprio>:
  LWIP_ERROR("tcp_setprio: invalid pcb", pcb != NULL, return);
 811ccb4:	b108      	cbz	r0, 811ccba <tcp_setprio+0x6>
  pcb->prio = prio;
 811ccb6:	7541      	strb	r1, [r0, #21]
}
 811ccb8:	4770      	bx	lr
  LWIP_ERROR("tcp_setprio: invalid pcb", pcb != NULL, return);
 811ccba:	4b03      	ldr	r3, [pc, #12]	; (811ccc8 <tcp_setprio+0x14>)
 811ccbc:	f44f 62ce 	mov.w	r2, #1648	; 0x670
 811ccc0:	4902      	ldr	r1, [pc, #8]	; (811cccc <tcp_setprio+0x18>)
 811ccc2:	4803      	ldr	r0, [pc, #12]	; (811ccd0 <tcp_setprio+0x1c>)
 811ccc4:	f009 bb36 	b.w	8126334 <iprintf>
 811ccc8:	0814520c 	.word	0x0814520c
 811cccc:	081453ec 	.word	0x081453ec
 811ccd0:	0812b014 	.word	0x0812b014

0811ccd4 <tcp_seg_copy>:
{
 811ccd4:	b538      	push	{r3, r4, r5, lr}
  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 811ccd6:	4605      	mov	r5, r0
 811ccd8:	b1a0      	cbz	r0, 811cd04 <tcp_seg_copy+0x30>
  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 811ccda:	f240 6284 	movw	r2, #1668	; 0x684
 811ccde:	490d      	ldr	r1, [pc, #52]	; (811cd14 <tcp_seg_copy+0x40>)
 811cce0:	2004      	movs	r0, #4
 811cce2:	f7fe fd0f 	bl	811b704 <memp_malloc_fn>
  if (cseg == NULL) {
 811cce6:	4604      	mov	r4, r0
 811cce8:	b150      	cbz	r0, 811cd00 <tcp_seg_copy+0x2c>
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 811ccea:	6868      	ldr	r0, [r5, #4]
 811ccec:	6829      	ldr	r1, [r5, #0]
 811ccee:	68aa      	ldr	r2, [r5, #8]
 811ccf0:	68eb      	ldr	r3, [r5, #12]
 811ccf2:	6060      	str	r0, [r4, #4]
 811ccf4:	6021      	str	r1, [r4, #0]
  pbuf_ref(cseg->p);
 811ccf6:	6860      	ldr	r0, [r4, #4]
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 811ccf8:	60a2      	str	r2, [r4, #8]
 811ccfa:	60e3      	str	r3, [r4, #12]
  pbuf_ref(cseg->p);
 811ccfc:	f7ff fa6e 	bl	811c1dc <pbuf_ref>
}
 811cd00:	4620      	mov	r0, r4
 811cd02:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 811cd04:	4b03      	ldr	r3, [pc, #12]	; (811cd14 <tcp_seg_copy+0x40>)
 811cd06:	f240 6282 	movw	r2, #1666	; 0x682
 811cd0a:	4903      	ldr	r1, [pc, #12]	; (811cd18 <tcp_seg_copy+0x44>)
 811cd0c:	4803      	ldr	r0, [pc, #12]	; (811cd1c <tcp_seg_copy+0x48>)
 811cd0e:	f009 fb11 	bl	8126334 <iprintf>
 811cd12:	e7e2      	b.n	811ccda <tcp_seg_copy+0x6>
 811cd14:	0814520c 	.word	0x0814520c
 811cd18:	08145408 	.word	0x08145408
 811cd1c:	0812b014 	.word	0x0812b014

0811cd20 <tcp_arg>:
  if (pcb != NULL) {
 811cd20:	b100      	cbz	r0, 811cd24 <tcp_arg+0x4>
    pcb->callback_arg = arg;
 811cd22:	6101      	str	r1, [r0, #16]
}
 811cd24:	4770      	bx	lr
 811cd26:	bf00      	nop

0811cd28 <tcp_recv>:
  if (pcb != NULL) {
 811cd28:	b140      	cbz	r0, 811cd3c <tcp_recv+0x14>
{
 811cd2a:	b538      	push	{r3, r4, r5, lr}
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 811cd2c:	7d03      	ldrb	r3, [r0, #20]
 811cd2e:	4604      	mov	r4, r0
 811cd30:	460d      	mov	r5, r1
 811cd32:	2b01      	cmp	r3, #1
 811cd34:	d003      	beq.n	811cd3e <tcp_recv+0x16>
    pcb->recv = recv;
 811cd36:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
}
 811cd3a:	bd38      	pop	{r3, r4, r5, pc}
 811cd3c:	4770      	bx	lr
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 811cd3e:	4b05      	ldr	r3, [pc, #20]	; (811cd54 <tcp_recv+0x2c>)
 811cd40:	f240 72df 	movw	r2, #2015	; 0x7df
 811cd44:	4904      	ldr	r1, [pc, #16]	; (811cd58 <tcp_recv+0x30>)
 811cd46:	4805      	ldr	r0, [pc, #20]	; (811cd5c <tcp_recv+0x34>)
 811cd48:	f009 faf4 	bl	8126334 <iprintf>
    pcb->recv = recv;
 811cd4c:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
}
 811cd50:	bd38      	pop	{r3, r4, r5, pc}
 811cd52:	bf00      	nop
 811cd54:	0814520c 	.word	0x0814520c
 811cd58:	08145424 	.word	0x08145424
 811cd5c:	0812b014 	.word	0x0812b014

0811cd60 <tcp_sent>:
  if (pcb != NULL) {
 811cd60:	b140      	cbz	r0, 811cd74 <tcp_sent+0x14>
{
 811cd62:	b538      	push	{r3, r4, r5, lr}
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 811cd64:	7d03      	ldrb	r3, [r0, #20]
 811cd66:	4604      	mov	r4, r0
 811cd68:	460d      	mov	r5, r1
 811cd6a:	2b01      	cmp	r3, #1
 811cd6c:	d003      	beq.n	811cd76 <tcp_sent+0x16>
    pcb->sent = sent;
 811cd6e:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
}
 811cd72:	bd38      	pop	{r3, r4, r5, pc}
 811cd74:	4770      	bx	lr
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 811cd76:	4b05      	ldr	r3, [pc, #20]	; (811cd8c <tcp_sent+0x2c>)
 811cd78:	f240 72f3 	movw	r2, #2035	; 0x7f3
 811cd7c:	4904      	ldr	r1, [pc, #16]	; (811cd90 <tcp_sent+0x30>)
 811cd7e:	4805      	ldr	r0, [pc, #20]	; (811cd94 <tcp_sent+0x34>)
 811cd80:	f009 fad8 	bl	8126334 <iprintf>
    pcb->sent = sent;
 811cd84:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
}
 811cd88:	bd38      	pop	{r3, r4, r5, pc}
 811cd8a:	bf00      	nop
 811cd8c:	0814520c 	.word	0x0814520c
 811cd90:	0814544c 	.word	0x0814544c
 811cd94:	0812b014 	.word	0x0812b014

0811cd98 <tcp_err>:
  if (pcb != NULL) {
 811cd98:	b140      	cbz	r0, 811cdac <tcp_err+0x14>
{
 811cd9a:	b538      	push	{r3, r4, r5, lr}
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 811cd9c:	7d03      	ldrb	r3, [r0, #20]
 811cd9e:	4604      	mov	r4, r0
 811cda0:	460d      	mov	r5, r1
 811cda2:	2b01      	cmp	r3, #1
 811cda4:	d003      	beq.n	811cdae <tcp_err+0x16>
    pcb->errf = err;
 811cda6:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
}
 811cdaa:	bd38      	pop	{r3, r4, r5, pc}
 811cdac:	4770      	bx	lr
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 811cdae:	4b05      	ldr	r3, [pc, #20]	; (811cdc4 <tcp_err+0x2c>)
 811cdb0:	f640 020d 	movw	r2, #2061	; 0x80d
 811cdb4:	4904      	ldr	r1, [pc, #16]	; (811cdc8 <tcp_err+0x30>)
 811cdb6:	4805      	ldr	r0, [pc, #20]	; (811cdcc <tcp_err+0x34>)
 811cdb8:	f009 fabc 	bl	8126334 <iprintf>
    pcb->errf = err;
 811cdbc:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
}
 811cdc0:	bd38      	pop	{r3, r4, r5, pc}
 811cdc2:	bf00      	nop
 811cdc4:	0814520c 	.word	0x0814520c
 811cdc8:	08145474 	.word	0x08145474
 811cdcc:	0812b014 	.word	0x0812b014

0811cdd0 <tcp_accept>:
  if ((pcb != NULL) && (pcb->state == LISTEN)) {
 811cdd0:	b118      	cbz	r0, 811cdda <tcp_accept+0xa>
 811cdd2:	7d03      	ldrb	r3, [r0, #20]
 811cdd4:	2b01      	cmp	r3, #1
    lpcb->accept = accept;
 811cdd6:	bf08      	it	eq
 811cdd8:	6181      	streq	r1, [r0, #24]
}
 811cdda:	4770      	bx	lr

0811cddc <tcp_poll>:
  LWIP_ERROR("tcp_poll: invalid pcb", pcb != NULL, return);
 811cddc:	b1a8      	cbz	r0, 811ce0a <tcp_poll+0x2e>
{
 811cdde:	b570      	push	{r4, r5, r6, lr}
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 811cde0:	7d03      	ldrb	r3, [r0, #20]
 811cde2:	460e      	mov	r6, r1
 811cde4:	4604      	mov	r4, r0
 811cde6:	4615      	mov	r5, r2
 811cde8:	2b01      	cmp	r3, #1
 811cdea:	d003      	beq.n	811cdf4 <tcp_poll+0x18>
  pcb->poll = poll;
 811cdec:	f8c4 608c 	str.w	r6, [r4, #140]	; 0x8c
  pcb->pollinterval = interval;
 811cdf0:	7765      	strb	r5, [r4, #29]
}
 811cdf2:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 811cdf4:	4b08      	ldr	r3, [pc, #32]	; (811ce18 <tcp_poll+0x3c>)
 811cdf6:	f640 023e 	movw	r2, #2110	; 0x83e
 811cdfa:	4908      	ldr	r1, [pc, #32]	; (811ce1c <tcp_poll+0x40>)
 811cdfc:	4808      	ldr	r0, [pc, #32]	; (811ce20 <tcp_poll+0x44>)
 811cdfe:	f009 fa99 	bl	8126334 <iprintf>
  pcb->poll = poll;
 811ce02:	f8c4 608c 	str.w	r6, [r4, #140]	; 0x8c
  pcb->pollinterval = interval;
 811ce06:	7765      	strb	r5, [r4, #29]
}
 811ce08:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ERROR("tcp_poll: invalid pcb", pcb != NULL, return);
 811ce0a:	4b03      	ldr	r3, [pc, #12]	; (811ce18 <tcp_poll+0x3c>)
 811ce0c:	f640 023d 	movw	r2, #2109	; 0x83d
 811ce10:	4904      	ldr	r1, [pc, #16]	; (811ce24 <tcp_poll+0x48>)
 811ce12:	4803      	ldr	r0, [pc, #12]	; (811ce20 <tcp_poll+0x44>)
 811ce14:	f009 ba8e 	b.w	8126334 <iprintf>
 811ce18:	0814520c 	.word	0x0814520c
 811ce1c:	081454b4 	.word	0x081454b4
 811ce20:	0812b014 	.word	0x0812b014
 811ce24:	0814549c 	.word	0x0814549c

0811ce28 <tcp_pcb_purge>:
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 811ce28:	2800      	cmp	r0, #0
 811ce2a:	d041      	beq.n	811ceb0 <tcp_pcb_purge+0x88>
{
 811ce2c:	b570      	push	{r4, r5, r6, lr}
  if (pcb->state != CLOSED &&
 811ce2e:	7d03      	ldrb	r3, [r0, #20]
 811ce30:	4605      	mov	r5, r0
      pcb->state != TIME_WAIT &&
 811ce32:	2b0a      	cmp	r3, #10
 811ce34:	d001      	beq.n	811ce3a <tcp_pcb_purge+0x12>
 811ce36:	2b01      	cmp	r3, #1
 811ce38:	d800      	bhi.n	811ce3c <tcp_pcb_purge+0x14>
}
 811ce3a:	bd70      	pop	{r4, r5, r6, pc}
    if (pcb->refused_data != NULL) {
 811ce3c:	6f80      	ldr	r0, [r0, #120]	; 0x78
 811ce3e:	b118      	cbz	r0, 811ce48 <tcp_pcb_purge+0x20>
      pbuf_free(pcb->refused_data);
 811ce40:	f7ff f9ae 	bl	811c1a0 <pbuf_free>
      pcb->refused_data = NULL;
 811ce44:	2300      	movs	r3, #0
 811ce46:	67ab      	str	r3, [r5, #120]	; 0x78
    if (pcb->ooseq != NULL) {
 811ce48:	6f6c      	ldr	r4, [r5, #116]	; 0x74
 811ce4a:	b164      	cbz	r4, 811ce66 <tcp_pcb_purge+0x3e>
      pbuf_free(seg->p);
 811ce4c:	4626      	mov	r6, r4
    struct tcp_seg *next = seg->next;
 811ce4e:	6824      	ldr	r4, [r4, #0]
    if (seg->p != NULL) {
 811ce50:	6870      	ldr	r0, [r6, #4]
 811ce52:	b108      	cbz	r0, 811ce58 <tcp_pcb_purge+0x30>
      pbuf_free(seg->p);
 811ce54:	f7ff f9a4 	bl	811c1a0 <pbuf_free>
    memp_free(MEMP_TCP_SEG, seg);
 811ce58:	4631      	mov	r1, r6
 811ce5a:	2004      	movs	r0, #4
 811ce5c:	f7fe fc88 	bl	811b770 <memp_free>
  while (seg != NULL) {
 811ce60:	2c00      	cmp	r4, #0
 811ce62:	d1f3      	bne.n	811ce4c <tcp_pcb_purge+0x24>
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
  if (pcb->ooseq) {
    tcp_segs_free(pcb->ooseq);
    pcb->ooseq = NULL;
 811ce64:	676c      	str	r4, [r5, #116]	; 0x74
    pcb->rtime = -1;
 811ce66:	f64f 73ff 	movw	r3, #65535	; 0xffff
    tcp_segs_free(pcb->unsent);
 811ce6a:	6eec      	ldr	r4, [r5, #108]	; 0x6c
    pcb->rtime = -1;
 811ce6c:	862b      	strh	r3, [r5, #48]	; 0x30
  while (seg != NULL) {
 811ce6e:	b15c      	cbz	r4, 811ce88 <tcp_pcb_purge+0x60>
      pbuf_free(seg->p);
 811ce70:	4626      	mov	r6, r4
    struct tcp_seg *next = seg->next;
 811ce72:	6824      	ldr	r4, [r4, #0]
    if (seg->p != NULL) {
 811ce74:	6870      	ldr	r0, [r6, #4]
 811ce76:	b108      	cbz	r0, 811ce7c <tcp_pcb_purge+0x54>
      pbuf_free(seg->p);
 811ce78:	f7ff f992 	bl	811c1a0 <pbuf_free>
    memp_free(MEMP_TCP_SEG, seg);
 811ce7c:	4631      	mov	r1, r6
 811ce7e:	2004      	movs	r0, #4
 811ce80:	f7fe fc76 	bl	811b770 <memp_free>
  while (seg != NULL) {
 811ce84:	2c00      	cmp	r4, #0
 811ce86:	d1f3      	bne.n	811ce70 <tcp_pcb_purge+0x48>
    tcp_segs_free(pcb->unacked);
 811ce88:	6f2c      	ldr	r4, [r5, #112]	; 0x70
  while (seg != NULL) {
 811ce8a:	b15c      	cbz	r4, 811cea4 <tcp_pcb_purge+0x7c>
      pbuf_free(seg->p);
 811ce8c:	4626      	mov	r6, r4
    struct tcp_seg *next = seg->next;
 811ce8e:	6824      	ldr	r4, [r4, #0]
    if (seg->p != NULL) {
 811ce90:	6870      	ldr	r0, [r6, #4]
 811ce92:	b108      	cbz	r0, 811ce98 <tcp_pcb_purge+0x70>
      pbuf_free(seg->p);
 811ce94:	f7ff f984 	bl	811c1a0 <pbuf_free>
    memp_free(MEMP_TCP_SEG, seg);
 811ce98:	4631      	mov	r1, r6
 811ce9a:	2004      	movs	r0, #4
 811ce9c:	f7fe fc68 	bl	811b770 <memp_free>
  while (seg != NULL) {
 811cea0:	2c00      	cmp	r4, #0
 811cea2:	d1f3      	bne.n	811ce8c <tcp_pcb_purge+0x64>
    pcb->unacked = pcb->unsent = NULL;
 811cea4:	2300      	movs	r3, #0
 811cea6:	e9c5 331b 	strd	r3, r3, [r5, #108]	; 0x6c
    pcb->unsent_oversize = 0;
 811ceaa:	f8a5 3068 	strh.w	r3, [r5, #104]	; 0x68
}
 811ceae:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 811ceb0:	4b03      	ldr	r3, [pc, #12]	; (811cec0 <tcp_pcb_purge+0x98>)
 811ceb2:	f640 0251 	movw	r2, #2129	; 0x851
 811ceb6:	4903      	ldr	r1, [pc, #12]	; (811cec4 <tcp_pcb_purge+0x9c>)
 811ceb8:	4803      	ldr	r0, [pc, #12]	; (811cec8 <tcp_pcb_purge+0xa0>)
 811ceba:	f009 ba3b 	b.w	8126334 <iprintf>
 811cebe:	bf00      	nop
 811cec0:	0814520c 	.word	0x0814520c
 811cec4:	081454d4 	.word	0x081454d4
 811cec8:	0812b014 	.word	0x0812b014

0811cecc <tcp_slowtmr>:
{
 811cecc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  ++tcp_ticks;
 811ced0:	4da9      	ldr	r5, [pc, #676]	; (811d178 <tcp_slowtmr+0x2ac>)
{
 811ced2:	b087      	sub	sp, #28
  ++tcp_timer_ctr;
 811ced4:	f8df b2cc 	ldr.w	fp, [pc, #716]	; 811d1a4 <tcp_slowtmr+0x2d8>
  ++tcp_ticks;
 811ced8:	682b      	ldr	r3, [r5, #0]
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 811ceda:	4fa8      	ldr	r7, [pc, #672]	; (811d17c <tcp_slowtmr+0x2b0>)
  ++tcp_ticks;
 811cedc:	3301      	adds	r3, #1
 811cede:	602b      	str	r3, [r5, #0]
  ++tcp_timer_ctr;
 811cee0:	f89b 3000 	ldrb.w	r3, [fp]
 811cee4:	3301      	adds	r3, #1
 811cee6:	f88b 3000 	strb.w	r3, [fp]
  pcb = tcp_active_pcbs;
 811ceea:	4ba5      	ldr	r3, [pc, #660]	; (811d180 <tcp_slowtmr+0x2b4>)
 811ceec:	681c      	ldr	r4, [r3, #0]
  while (pcb != NULL) {
 811ceee:	2c00      	cmp	r4, #0
 811cef0:	f000 808a 	beq.w	811d008 <tcp_slowtmr+0x13c>
  prev = NULL;
 811cef4:	2600      	movs	r6, #0
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 811cef6:	46b1      	mov	r9, r6
 811cef8:	7d23      	ldrb	r3, [r4, #20]
 811cefa:	2b00      	cmp	r3, #0
 811cefc:	f000 80fc 	beq.w	811d0f8 <tcp_slowtmr+0x22c>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 811cf00:	2b01      	cmp	r3, #1
 811cf02:	f000 8104 	beq.w	811d10e <tcp_slowtmr+0x242>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 811cf06:	2b0a      	cmp	r3, #10
 811cf08:	f000 810c 	beq.w	811d124 <tcp_slowtmr+0x258>
    if (pcb->last_timer == tcp_timer_ctr) {
 811cf0c:	f89b 2000 	ldrb.w	r2, [fp]
 811cf10:	7fa3      	ldrb	r3, [r4, #30]
 811cf12:	4293      	cmp	r3, r2
 811cf14:	f000 8113 	beq.w	811d13e <tcp_slowtmr+0x272>
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 811cf18:	7d23      	ldrb	r3, [r4, #20]
    pcb->last_timer = tcp_timer_ctr;
 811cf1a:	77a2      	strb	r2, [r4, #30]
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 811cf1c:	2b02      	cmp	r3, #2
 811cf1e:	f894 2042 	ldrb.w	r2, [r4, #66]	; 0x42
 811cf22:	f000 8112 	beq.w	811d14a <tcp_slowtmr+0x27e>
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 811cf26:	2a0b      	cmp	r2, #11
 811cf28:	f240 80cb 	bls.w	811d0c2 <tcp_slowtmr+0x1f6>
      ++pcb_remove;
 811cf2c:	f04f 0801 	mov.w	r8, #1
    if (pcb->state == FIN_WAIT_2) {
 811cf30:	2b06      	cmp	r3, #6
 811cf32:	f000 80b7 	beq.w	811d0a4 <tcp_slowtmr+0x1d8>
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 811cf36:	f894 a009 	ldrb.w	sl, [r4, #9]
 811cf3a:	f01a 0a08 	ands.w	sl, sl, #8
 811cf3e:	d01d      	beq.n	811cf7c <tcp_slowtmr+0xb0>
 811cf40:	2b04      	cmp	r3, #4
 811cf42:	d007      	beq.n	811cf54 <tcp_slowtmr+0x88>
 811cf44:	f1a3 0307 	sub.w	r3, r3, #7
 811cf48:	fab3 f383 	clz	r3, r3
 811cf4c:	095b      	lsrs	r3, r3, #5
 811cf4e:	2b00      	cmp	r3, #0
 811cf50:	f000 80b4 	beq.w	811d0bc <tcp_slowtmr+0x1f0>
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 811cf54:	f8d4 1094 	ldr.w	r1, [r4, #148]	; 0x94
 811cf58:	4b8a      	ldr	r3, [pc, #552]	; (811d184 <tcp_slowtmr+0x2b8>)
 811cf5a:	488b      	ldr	r0, [pc, #556]	; (811d188 <tcp_slowtmr+0x2bc>)
 811cf5c:	440b      	add	r3, r1
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 811cf5e:	682a      	ldr	r2, [r5, #0]
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 811cf60:	fba0 0303 	umull	r0, r3, r0, r3
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 811cf64:	6a20      	ldr	r0, [r4, #32]
 811cf66:	1a12      	subs	r2, r2, r0
 811cf68:	ebb2 1f53 	cmp.w	r2, r3, lsr #5
 811cf6c:	f240 8160 	bls.w	811d230 <tcp_slowtmr+0x364>
        ++pcb_remove;
 811cf70:	f108 0801 	add.w	r8, r8, #1
        ++pcb_reset;
 811cf74:	f04f 0a01 	mov.w	sl, #1
        ++pcb_remove;
 811cf78:	fa5f f888 	uxtb.w	r8, r8
    if (pcb->ooseq != NULL &&
 811cf7c:	6f66      	ldr	r6, [r4, #116]	; 0x74
 811cf7e:	b156      	cbz	r6, 811cf96 <tcp_slowtmr+0xca>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 811cf80:	682b      	ldr	r3, [r5, #0]
 811cf82:	6a22      	ldr	r2, [r4, #32]
 811cf84:	1a9a      	subs	r2, r3, r2
 811cf86:	f9b4 3040 	ldrsh.w	r3, [r4, #64]	; 0x40
 811cf8a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    if (pcb->ooseq != NULL &&
 811cf8e:	ebb2 0f43 	cmp.w	r2, r3, lsl #1
 811cf92:	f080 80e1 	bcs.w	811d158 <tcp_slowtmr+0x28c>
    if (pcb->state == SYN_RCVD) {
 811cf96:	7d23      	ldrb	r3, [r4, #20]
 811cf98:	2b03      	cmp	r3, #3
 811cf9a:	d057      	beq.n	811d04c <tcp_slowtmr+0x180>
    if (pcb->state == LAST_ACK) {
 811cf9c:	2b09      	cmp	r3, #9
 811cf9e:	d15a      	bne.n	811d056 <tcp_slowtmr+0x18a>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 811cfa0:	682b      	ldr	r3, [r5, #0]
 811cfa2:	6a22      	ldr	r2, [r4, #32]
 811cfa4:	1a9b      	subs	r3, r3, r2
 811cfa6:	2bf0      	cmp	r3, #240	; 0xf0
 811cfa8:	d955      	bls.n	811d056 <tcp_slowtmr+0x18a>
      tcp_pcb_purge(pcb);
 811cfaa:	4620      	mov	r0, r4
      tcp_err_fn err_fn = pcb->errf;
 811cfac:	f8d4 6090 	ldr.w	r6, [r4, #144]	; 0x90
      tcp_pcb_purge(pcb);
 811cfb0:	f7ff ff3a 	bl	811ce28 <tcp_pcb_purge>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 811cfb4:	4b72      	ldr	r3, [pc, #456]	; (811d180 <tcp_slowtmr+0x2b4>)
 811cfb6:	681b      	ldr	r3, [r3, #0]
      if (prev != NULL) {
 811cfb8:	f1b9 0f00 	cmp.w	r9, #0
 811cfbc:	f000 817e 	beq.w	811d2bc <tcp_slowtmr+0x3f0>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 811cfc0:	42a3      	cmp	r3, r4
 811cfc2:	f000 81df 	beq.w	811d384 <tcp_slowtmr+0x4b8>
        prev->next = pcb->next;
 811cfc6:	68e3      	ldr	r3, [r4, #12]
 811cfc8:	f8c9 300c 	str.w	r3, [r9, #12]
      if (pcb_reset) {
 811cfcc:	f1ba 0f00 	cmp.w	sl, #0
 811cfd0:	f040 8147 	bne.w	811d262 <tcp_slowtmr+0x396>
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 811cfd4:	7d23      	ldrb	r3, [r4, #20]
 811cfd6:	2b01      	cmp	r3, #1
      pcb = pcb->next;
 811cfd8:	e9d4 8a03 	ldrd	r8, sl, [r4, #12]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 811cfdc:	f000 8153 	beq.w	811d286 <tcp_slowtmr+0x3ba>
  memp_free(MEMP_TCP_PCB, pcb);
 811cfe0:	4621      	mov	r1, r4
 811cfe2:	2002      	movs	r0, #2
 811cfe4:	f7fe fbc4 	bl	811b770 <memp_free>
      tcp_active_pcbs_changed = 0;
 811cfe8:	4c68      	ldr	r4, [pc, #416]	; (811d18c <tcp_slowtmr+0x2c0>)
 811cfea:	2300      	movs	r3, #0
 811cfec:	7023      	strb	r3, [r4, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 811cfee:	b13e      	cbz	r6, 811d000 <tcp_slowtmr+0x134>
 811cff0:	f06f 010c 	mvn.w	r1, #12
 811cff4:	4650      	mov	r0, sl
 811cff6:	47b0      	blx	r6
      if (tcp_active_pcbs_changed) {
 811cff8:	7823      	ldrb	r3, [r4, #0]
 811cffa:	2b00      	cmp	r3, #0
 811cffc:	f47f af75 	bne.w	811ceea <tcp_slowtmr+0x1e>
      pcb = pcb->next;
 811d000:	4644      	mov	r4, r8
  while (pcb != NULL) {
 811d002:	2c00      	cmp	r4, #0
 811d004:	f47f af78 	bne.w	811cef8 <tcp_slowtmr+0x2c>
  pcb = tcp_tw_pcbs;
 811d008:	f8df 919c 	ldr.w	r9, [pc, #412]	; 811d1a8 <tcp_slowtmr+0x2dc>
 811d00c:	f8d9 4000 	ldr.w	r4, [r9]
  while (pcb != NULL) {
 811d010:	b1cc      	cbz	r4, 811d046 <tcp_slowtmr+0x17a>
  prev = NULL;
 811d012:	2600      	movs	r6, #0
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 811d014:	f8df 8164 	ldr.w	r8, [pc, #356]	; 811d17c <tcp_slowtmr+0x2b0>
 811d018:	f8df a190 	ldr.w	sl, [pc, #400]	; 811d1ac <tcp_slowtmr+0x2e0>
 811d01c:	4f5c      	ldr	r7, [pc, #368]	; (811d190 <tcp_slowtmr+0x2c4>)
 811d01e:	7d23      	ldrb	r3, [r4, #20]
 811d020:	2b0a      	cmp	r3, #10
 811d022:	d006      	beq.n	811d032 <tcp_slowtmr+0x166>
 811d024:	4643      	mov	r3, r8
 811d026:	f240 52a1 	movw	r2, #1441	; 0x5a1
 811d02a:	4651      	mov	r1, sl
 811d02c:	4638      	mov	r0, r7
 811d02e:	f009 f981 	bl	8126334 <iprintf>
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 811d032:	682b      	ldr	r3, [r5, #0]
 811d034:	6a22      	ldr	r2, [r4, #32]
 811d036:	1a9b      	subs	r3, r3, r2
 811d038:	2bf0      	cmp	r3, #240	; 0xf0
 811d03a:	f200 80d4 	bhi.w	811d1e6 <tcp_slowtmr+0x31a>
      pcb = pcb->next;
 811d03e:	4626      	mov	r6, r4
 811d040:	68e4      	ldr	r4, [r4, #12]
  while (pcb != NULL) {
 811d042:	2c00      	cmp	r4, #0
 811d044:	d1eb      	bne.n	811d01e <tcp_slowtmr+0x152>
}
 811d046:	b007      	add	sp, #28
 811d048:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 811d04c:	682b      	ldr	r3, [r5, #0]
 811d04e:	6a22      	ldr	r2, [r4, #32]
 811d050:	1a9b      	subs	r3, r3, r2
 811d052:	2b28      	cmp	r3, #40	; 0x28
 811d054:	d8a9      	bhi.n	811cfaa <tcp_slowtmr+0xde>
    if (pcb_remove) {
 811d056:	f1b8 0f00 	cmp.w	r8, #0
 811d05a:	d1a6      	bne.n	811cfaa <tcp_slowtmr+0xde>
      ++prev->polltmr;
 811d05c:	7f23      	ldrb	r3, [r4, #28]
      if (prev->polltmr >= prev->pollinterval) {
 811d05e:	7f62      	ldrb	r2, [r4, #29]
      ++prev->polltmr;
 811d060:	3301      	adds	r3, #1
      pcb = pcb->next;
 811d062:	68e6      	ldr	r6, [r4, #12]
      ++prev->polltmr;
 811d064:	b2db      	uxtb	r3, r3
      if (prev->polltmr >= prev->pollinterval) {
 811d066:	429a      	cmp	r2, r3
      ++prev->polltmr;
 811d068:	7723      	strb	r3, [r4, #28]
      if (prev->polltmr >= prev->pollinterval) {
 811d06a:	d815      	bhi.n	811d098 <tcp_slowtmr+0x1cc>
        tcp_active_pcbs_changed = 0;
 811d06c:	f8df 911c 	ldr.w	r9, [pc, #284]	; 811d18c <tcp_slowtmr+0x2c0>
        TCP_EVENT_POLL(prev, err);
 811d070:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
        prev->polltmr = 0;
 811d074:	f884 801c 	strb.w	r8, [r4, #28]
        tcp_active_pcbs_changed = 0;
 811d078:	f889 8000 	strb.w	r8, [r9]
        TCP_EVENT_POLL(prev, err);
 811d07c:	2b00      	cmp	r3, #0
 811d07e:	f000 80ce 	beq.w	811d21e <tcp_slowtmr+0x352>
 811d082:	4621      	mov	r1, r4
 811d084:	6920      	ldr	r0, [r4, #16]
 811d086:	4798      	blx	r3
        if (tcp_active_pcbs_changed) {
 811d088:	f899 3000 	ldrb.w	r3, [r9]
 811d08c:	2b00      	cmp	r3, #0
 811d08e:	f47f af2c 	bne.w	811ceea <tcp_slowtmr+0x1e>
        if (err == ERR_OK) {
 811d092:	2800      	cmp	r0, #0
 811d094:	f000 80c3 	beq.w	811d21e <tcp_slowtmr+0x352>
 811d098:	46a1      	mov	r9, r4
      pcb = pcb->next;
 811d09a:	4634      	mov	r4, r6
  while (pcb != NULL) {
 811d09c:	2c00      	cmp	r4, #0
 811d09e:	f47f af2b 	bne.w	811cef8 <tcp_slowtmr+0x2c>
 811d0a2:	e7b1      	b.n	811d008 <tcp_slowtmr+0x13c>
      if (pcb->flags & TF_RXCLOSED) {
 811d0a4:	8b63      	ldrh	r3, [r4, #26]
 811d0a6:	06db      	lsls	r3, r3, #27
 811d0a8:	d508      	bpl.n	811d0bc <tcp_slowtmr+0x1f0>
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 811d0aa:	682b      	ldr	r3, [r5, #0]
 811d0ac:	6a22      	ldr	r2, [r4, #32]
 811d0ae:	1a9b      	subs	r3, r3, r2
 811d0b0:	2b28      	cmp	r3, #40	; 0x28
 811d0b2:	d903      	bls.n	811d0bc <tcp_slowtmr+0x1f0>
          ++pcb_remove;
 811d0b4:	f108 0801 	add.w	r8, r8, #1
 811d0b8:	fa5f f888 	uxtb.w	r8, r8
    pcb_reset = 0;
 811d0bc:	f04f 0a00 	mov.w	sl, #0
 811d0c0:	e75c      	b.n	811cf7c <tcp_slowtmr+0xb0>
      if (pcb->persist_backoff > 0) {
 811d0c2:	f894 8099 	ldrb.w	r8, [r4, #153]	; 0x99
 811d0c6:	f1b8 0f00 	cmp.w	r8, #0
 811d0ca:	d071      	beq.n	811d1b0 <tcp_slowtmr+0x2e4>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 811d0cc:	6f23      	ldr	r3, [r4, #112]	; 0x70
 811d0ce:	b133      	cbz	r3, 811d0de <tcp_slowtmr+0x212>
 811d0d0:	463b      	mov	r3, r7
 811d0d2:	f240 42d4 	movw	r2, #1236	; 0x4d4
 811d0d6:	492f      	ldr	r1, [pc, #188]	; (811d194 <tcp_slowtmr+0x2c8>)
 811d0d8:	482d      	ldr	r0, [pc, #180]	; (811d190 <tcp_slowtmr+0x2c4>)
 811d0da:	f009 f92b 	bl	8126334 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 811d0de:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 811d0e0:	2b00      	cmp	r3, #0
 811d0e2:	f000 8171 	beq.w	811d3c8 <tcp_slowtmr+0x4fc>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 811d0e6:	f894 309a 	ldrb.w	r3, [r4, #154]	; 0x9a
 811d0ea:	2b0b      	cmp	r3, #11
 811d0ec:	f240 80d2 	bls.w	811d294 <tcp_slowtmr+0x3c8>
    if (pcb->state == FIN_WAIT_2) {
 811d0f0:	7d23      	ldrb	r3, [r4, #20]
          ++pcb_remove; /* max probes reached */
 811d0f2:	f04f 0801 	mov.w	r8, #1
 811d0f6:	e71b      	b.n	811cf30 <tcp_slowtmr+0x64>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 811d0f8:	463b      	mov	r3, r7
 811d0fa:	f240 42be 	movw	r2, #1214	; 0x4be
 811d0fe:	4926      	ldr	r1, [pc, #152]	; (811d198 <tcp_slowtmr+0x2cc>)
 811d100:	4823      	ldr	r0, [pc, #140]	; (811d190 <tcp_slowtmr+0x2c4>)
 811d102:	f009 f917 	bl	8126334 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 811d106:	7d23      	ldrb	r3, [r4, #20]
 811d108:	2b01      	cmp	r3, #1
 811d10a:	f47f aefc 	bne.w	811cf06 <tcp_slowtmr+0x3a>
 811d10e:	463b      	mov	r3, r7
 811d110:	f240 42bf 	movw	r2, #1215	; 0x4bf
 811d114:	4921      	ldr	r1, [pc, #132]	; (811d19c <tcp_slowtmr+0x2d0>)
 811d116:	481e      	ldr	r0, [pc, #120]	; (811d190 <tcp_slowtmr+0x2c4>)
 811d118:	f009 f90c 	bl	8126334 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 811d11c:	7d23      	ldrb	r3, [r4, #20]
 811d11e:	2b0a      	cmp	r3, #10
 811d120:	f47f aef4 	bne.w	811cf0c <tcp_slowtmr+0x40>
 811d124:	463b      	mov	r3, r7
 811d126:	f44f 6298 	mov.w	r2, #1216	; 0x4c0
 811d12a:	491d      	ldr	r1, [pc, #116]	; (811d1a0 <tcp_slowtmr+0x2d4>)
 811d12c:	4818      	ldr	r0, [pc, #96]	; (811d190 <tcp_slowtmr+0x2c4>)
 811d12e:	f009 f901 	bl	8126334 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 811d132:	f89b 2000 	ldrb.w	r2, [fp]
 811d136:	7fa3      	ldrb	r3, [r4, #30]
 811d138:	4293      	cmp	r3, r2
 811d13a:	f47f aeed 	bne.w	811cf18 <tcp_slowtmr+0x4c>
      continue;
 811d13e:	46a1      	mov	r9, r4
      pcb = pcb->next;
 811d140:	68e4      	ldr	r4, [r4, #12]
  while (pcb != NULL) {
 811d142:	2c00      	cmp	r4, #0
 811d144:	f47f aed8 	bne.w	811cef8 <tcp_slowtmr+0x2c>
 811d148:	e75e      	b.n	811d008 <tcp_slowtmr+0x13c>
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 811d14a:	2a05      	cmp	r2, #5
 811d14c:	d9b9      	bls.n	811d0c2 <tcp_slowtmr+0x1f6>
    pcb_reset = 0;
 811d14e:	f04f 0a00 	mov.w	sl, #0
      ++pcb_remove;
 811d152:	f04f 0801 	mov.w	r8, #1
 811d156:	e711      	b.n	811cf7c <tcp_slowtmr+0xb0>
 811d158:	9405      	str	r4, [sp, #20]
      pbuf_free(seg->p);
 811d15a:	4634      	mov	r4, r6
    struct tcp_seg *next = seg->next;
 811d15c:	6836      	ldr	r6, [r6, #0]
    if (seg->p != NULL) {
 811d15e:	6860      	ldr	r0, [r4, #4]
 811d160:	b108      	cbz	r0, 811d166 <tcp_slowtmr+0x29a>
      pbuf_free(seg->p);
 811d162:	f7ff f81d 	bl	811c1a0 <pbuf_free>
    memp_free(MEMP_TCP_SEG, seg);
 811d166:	4621      	mov	r1, r4
 811d168:	2004      	movs	r0, #4
 811d16a:	f7fe fb01 	bl	811b770 <memp_free>
  while (seg != NULL) {
 811d16e:	2e00      	cmp	r6, #0
 811d170:	d1f3      	bne.n	811d15a <tcp_slowtmr+0x28e>
    pcb->ooseq = NULL;
 811d172:	9c05      	ldr	r4, [sp, #20]
 811d174:	6766      	str	r6, [r4, #116]	; 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 811d176:	e70e      	b.n	811cf96 <tcp_slowtmr+0xca>
 811d178:	2002e444 	.word	0x2002e444
 811d17c:	0814520c 	.word	0x0814520c
 811d180:	2002e434 	.word	0x2002e434
 811d184:	000a4cb8 	.word	0x000a4cb8
 811d188:	10624dd3 	.word	0x10624dd3
 811d18c:	2002e438 	.word	0x2002e438
 811d190:	0812b014 	.word	0x0812b014
 811d194:	08145578 	.word	0x08145578
 811d198:	081454f0 	.word	0x081454f0
 811d19c:	0814551c 	.word	0x0814551c
 811d1a0:	08145548 	.word	0x08145548
 811d1a4:	2002e449 	.word	0x2002e449
 811d1a8:	2002e44c 	.word	0x2002e44c
 811d1ac:	0814563c 	.word	0x0814563c
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 811d1b0:	f9b4 2030 	ldrsh.w	r2, [r4, #48]	; 0x30
 811d1b4:	f647 70fe 	movw	r0, #32766	; 0x7ffe
 811d1b8:	b291      	uxth	r1, r2
 811d1ba:	4281      	cmp	r1, r0
 811d1bc:	d802      	bhi.n	811d1c4 <tcp_slowtmr+0x2f8>
          ++pcb->rtime;
 811d1be:	1c4a      	adds	r2, r1, #1
 811d1c0:	b212      	sxth	r2, r2
 811d1c2:	8622      	strh	r2, [r4, #48]	; 0x30
        if (pcb->rtime >= pcb->rto) {
 811d1c4:	f9b4 1040 	ldrsh.w	r1, [r4, #64]	; 0x40
 811d1c8:	4291      	cmp	r1, r2
 811d1ca:	f73f aeb1 	bgt.w	811cf30 <tcp_slowtmr+0x64>
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 811d1ce:	4620      	mov	r0, r4
 811d1d0:	f003 f85a 	bl	8120288 <tcp_rexmit_rto_prepare>
 811d1d4:	2800      	cmp	r0, #0
 811d1d6:	f000 80a0 	beq.w	811d31a <tcp_slowtmr+0x44e>
 811d1da:	6f23      	ldr	r3, [r4, #112]	; 0x70
 811d1dc:	2b00      	cmp	r3, #0
 811d1de:	f000 8098 	beq.w	811d312 <tcp_slowtmr+0x446>
    if (pcb->state == FIN_WAIT_2) {
 811d1e2:	7d23      	ldrb	r3, [r4, #20]
 811d1e4:	e6a4      	b.n	811cf30 <tcp_slowtmr+0x64>
      tcp_pcb_purge(pcb);
 811d1e6:	4620      	mov	r0, r4
 811d1e8:	f7ff fe1e 	bl	811ce28 <tcp_pcb_purge>
      if (prev != NULL) {
 811d1ec:	2e00      	cmp	r6, #0
 811d1ee:	f000 80d1 	beq.w	811d394 <tcp_slowtmr+0x4c8>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 811d1f2:	f8d9 3000 	ldr.w	r3, [r9]
 811d1f6:	42a3      	cmp	r3, r4
 811d1f8:	f000 80ee 	beq.w	811d3d8 <tcp_slowtmr+0x50c>
        prev->next = pcb->next;
 811d1fc:	f8d4 b00c 	ldr.w	fp, [r4, #12]
 811d200:	f8c6 b00c 	str.w	fp, [r6, #12]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 811d204:	7d23      	ldrb	r3, [r4, #20]
 811d206:	2b01      	cmp	r3, #1
 811d208:	f000 80d7 	beq.w	811d3ba <tcp_slowtmr+0x4ee>
  memp_free(MEMP_TCP_PCB, pcb);
 811d20c:	4621      	mov	r1, r4
      pcb = pcb->next;
 811d20e:	465c      	mov	r4, fp
  memp_free(MEMP_TCP_PCB, pcb);
 811d210:	2002      	movs	r0, #2
 811d212:	f7fe faad 	bl	811b770 <memp_free>
  while (pcb != NULL) {
 811d216:	2c00      	cmp	r4, #0
 811d218:	f47f af01 	bne.w	811d01e <tcp_slowtmr+0x152>
 811d21c:	e713      	b.n	811d046 <tcp_slowtmr+0x17a>
          tcp_output(prev);
 811d21e:	4620      	mov	r0, r4
 811d220:	46a1      	mov	r9, r4
      pcb = pcb->next;
 811d222:	4634      	mov	r4, r6
          tcp_output(prev);
 811d224:	f003 f96e 	bl	8120504 <tcp_output>
  while (pcb != NULL) {
 811d228:	2c00      	cmp	r4, #0
 811d22a:	f47f ae65 	bne.w	811cef8 <tcp_slowtmr+0x2c>
 811d22e:	e6eb      	b.n	811d008 <tcp_slowtmr+0x13c>
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 811d230:	f894 309b 	ldrb.w	r3, [r4, #155]	; 0x9b
 811d234:	4870      	ldr	r0, [pc, #448]	; (811d3f8 <tcp_slowtmr+0x52c>)
 811d236:	fb00 1103 	mla	r1, r0, r3, r1
                 / TCP_SLOW_INTERVAL) {
 811d23a:	4b70      	ldr	r3, [pc, #448]	; (811d3fc <tcp_slowtmr+0x530>)
 811d23c:	fba3 3101 	umull	r3, r1, r3, r1
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 811d240:	ebb2 1f51 	cmp.w	r2, r1, lsr #5
 811d244:	f67f af3a 	bls.w	811d0bc <tcp_slowtmr+0x1f0>
        err = tcp_keepalive(pcb);
 811d248:	4620      	mov	r0, r4
 811d24a:	f003 fb91 	bl	8120970 <tcp_keepalive>
        if (err == ERR_OK) {
 811d24e:	2800      	cmp	r0, #0
 811d250:	f47f af34 	bne.w	811d0bc <tcp_slowtmr+0x1f0>
          pcb->keep_cnt_sent++;
 811d254:	f894 309b 	ldrb.w	r3, [r4, #155]	; 0x9b
    pcb_reset = 0;
 811d258:	4682      	mov	sl, r0
          pcb->keep_cnt_sent++;
 811d25a:	3301      	adds	r3, #1
 811d25c:	f884 309b 	strb.w	r3, [r4, #155]	; 0x9b
 811d260:	e68c      	b.n	811cf7c <tcp_slowtmr+0xb0>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 811d262:	8b23      	ldrh	r3, [r4, #24]
 811d264:	4620      	mov	r0, r4
 811d266:	6a62      	ldr	r2, [r4, #36]	; 0x24
 811d268:	6d21      	ldr	r1, [r4, #80]	; 0x50
 811d26a:	9302      	str	r3, [sp, #8]
 811d26c:	8ae3      	ldrh	r3, [r4, #22]
 811d26e:	9301      	str	r3, [sp, #4]
 811d270:	1d23      	adds	r3, r4, #4
 811d272:	9300      	str	r3, [sp, #0]
 811d274:	4623      	mov	r3, r4
 811d276:	f003 f8cb 	bl	8120410 <tcp_rst>
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 811d27a:	7d23      	ldrb	r3, [r4, #20]
 811d27c:	2b01      	cmp	r3, #1
      pcb = pcb->next;
 811d27e:	e9d4 8a03 	ldrd	r8, sl, [r4, #12]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 811d282:	f47f aead 	bne.w	811cfe0 <tcp_slowtmr+0x114>
 811d286:	463b      	mov	r3, r7
 811d288:	22d4      	movs	r2, #212	; 0xd4
 811d28a:	495d      	ldr	r1, [pc, #372]	; (811d400 <tcp_slowtmr+0x534>)
 811d28c:	485d      	ldr	r0, [pc, #372]	; (811d404 <tcp_slowtmr+0x538>)
 811d28e:	f009 f851 	bl	8126334 <iprintf>
 811d292:	e6a5      	b.n	811cfe0 <tcp_slowtmr+0x114>
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 811d294:	f894 3099 	ldrb.w	r3, [r4, #153]	; 0x99
 811d298:	4a5b      	ldr	r2, [pc, #364]	; (811d408 <tcp_slowtmr+0x53c>)
 811d29a:	441a      	add	r2, r3
          if (pcb->persist_cnt < backoff_cnt) {
 811d29c:	f894 3098 	ldrb.w	r3, [r4, #152]	; 0x98
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 811d2a0:	f812 2c01 	ldrb.w	r2, [r2, #-1]
          if (pcb->persist_cnt < backoff_cnt) {
 811d2a4:	4293      	cmp	r3, r2
 811d2a6:	d216      	bcs.n	811d2d6 <tcp_slowtmr+0x40a>
            pcb->persist_cnt++;
 811d2a8:	3301      	adds	r3, #1
 811d2aa:	b2db      	uxtb	r3, r3
          if (pcb->persist_cnt >= backoff_cnt) {
 811d2ac:	4293      	cmp	r3, r2
            pcb->persist_cnt++;
 811d2ae:	f884 3098 	strb.w	r3, [r4, #152]	; 0x98
          if (pcb->persist_cnt >= backoff_cnt) {
 811d2b2:	d210      	bcs.n	811d2d6 <tcp_slowtmr+0x40a>
    if (pcb->state == FIN_WAIT_2) {
 811d2b4:	7d23      	ldrb	r3, [r4, #20]
    pcb_remove = 0;
 811d2b6:	f04f 0800 	mov.w	r8, #0
 811d2ba:	e639      	b.n	811cf30 <tcp_slowtmr+0x64>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 811d2bc:	42a3      	cmp	r3, r4
 811d2be:	d006      	beq.n	811d2ce <tcp_slowtmr+0x402>
 811d2c0:	463b      	mov	r3, r7
 811d2c2:	f240 5271 	movw	r2, #1393	; 0x571
 811d2c6:	4951      	ldr	r1, [pc, #324]	; (811d40c <tcp_slowtmr+0x540>)
 811d2c8:	484e      	ldr	r0, [pc, #312]	; (811d404 <tcp_slowtmr+0x538>)
 811d2ca:	f009 f833 	bl	8126334 <iprintf>
        tcp_active_pcbs = pcb->next;
 811d2ce:	68e3      	ldr	r3, [r4, #12]
 811d2d0:	4a4f      	ldr	r2, [pc, #316]	; (811d410 <tcp_slowtmr+0x544>)
 811d2d2:	6013      	str	r3, [r2, #0]
 811d2d4:	e67a      	b.n	811cfcc <tcp_slowtmr+0x100>
            if (pcb->snd_wnd == 0) {
 811d2d6:	f8b4 6060 	ldrh.w	r6, [r4, #96]	; 0x60
 811d2da:	b936      	cbnz	r6, 811d2ea <tcp_slowtmr+0x41e>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 811d2dc:	4620      	mov	r0, r4
 811d2de:	f003 fb6d 	bl	81209bc <tcp_zero_window_probe>
 811d2e2:	b140      	cbz	r0, 811d2f6 <tcp_slowtmr+0x42a>
    pcb_remove = 0;
 811d2e4:	46b0      	mov	r8, r6
    if (pcb->state == FIN_WAIT_2) {
 811d2e6:	7d23      	ldrb	r3, [r4, #20]
 811d2e8:	e622      	b.n	811cf30 <tcp_slowtmr+0x64>
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 811d2ea:	4631      	mov	r1, r6
 811d2ec:	4620      	mov	r0, r4
 811d2ee:	f002 fe17 	bl	811ff20 <tcp_split_unsent_seg>
 811d2f2:	2800      	cmp	r0, #0
 811d2f4:	d078      	beq.n	811d3e8 <tcp_slowtmr+0x51c>
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 811d2f6:	f894 3099 	ldrb.w	r3, [r4, #153]	; 0x99
              pcb->persist_cnt = 0;
 811d2fa:	f04f 0800 	mov.w	r8, #0
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 811d2fe:	2b06      	cmp	r3, #6
              pcb->persist_cnt = 0;
 811d300:	f884 8098 	strb.w	r8, [r4, #152]	; 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 811d304:	f63f af6d 	bhi.w	811d1e2 <tcp_slowtmr+0x316>
                pcb->persist_backoff++;
 811d308:	3301      	adds	r3, #1
 811d30a:	f884 3099 	strb.w	r3, [r4, #153]	; 0x99
    if (pcb->state == FIN_WAIT_2) {
 811d30e:	7d23      	ldrb	r3, [r4, #20]
 811d310:	e60e      	b.n	811cf30 <tcp_slowtmr+0x64>
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 811d312:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 811d314:	2b00      	cmp	r3, #0
 811d316:	f43f af64 	beq.w	811d1e2 <tcp_slowtmr+0x316>
            if (pcb->state != SYN_SENT) {
 811d31a:	7d23      	ldrb	r3, [r4, #20]
 811d31c:	2b02      	cmp	r3, #2
 811d31e:	d014      	beq.n	811d34a <tcp_slowtmr+0x47e>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 811d320:	f894 2042 	ldrb.w	r2, [r4, #66]	; 0x42
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 811d324:	f9b4 103c 	ldrsh.w	r1, [r4, #60]	; 0x3c
 811d328:	2a0c      	cmp	r2, #12
 811d32a:	f9b4 303e 	ldrsh.w	r3, [r4, #62]	; 0x3e
 811d32e:	bf28      	it	cs
 811d330:	220c      	movcs	r2, #12
 811d332:	eb03 03e1 	add.w	r3, r3, r1, asr #3
 811d336:	4937      	ldr	r1, [pc, #220]	; (811d414 <tcp_slowtmr+0x548>)
 811d338:	5c8a      	ldrb	r2, [r1, r2]
 811d33a:	4093      	lsls	r3, r2
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 811d33c:	f647 72ff 	movw	r2, #32767	; 0x7fff
 811d340:	4293      	cmp	r3, r2
 811d342:	bfa8      	it	ge
 811d344:	4613      	movge	r3, r2
 811d346:	f8a4 3040 	strh.w	r3, [r4, #64]	; 0x40
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 811d34a:	f8b4 3060 	ldrh.w	r3, [r4, #96]	; 0x60
            tcp_rexmit_rto_commit(pcb);
 811d34e:	4620      	mov	r0, r4
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 811d350:	f8b4 1048 	ldrh.w	r1, [r4, #72]	; 0x48
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 811d354:	8e62      	ldrh	r2, [r4, #50]	; 0x32
            pcb->ssthresh = eff_wnd >> 1;
 811d356:	428b      	cmp	r3, r1
            pcb->cwnd = pcb->mss;
 811d358:	f8a4 2048 	strh.w	r2, [r4, #72]	; 0x48
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 811d35c:	ea4f 0242 	mov.w	r2, r2, lsl #1
            pcb->ssthresh = eff_wnd >> 1;
 811d360:	bf28      	it	cs
 811d362:	460b      	movcs	r3, r1
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 811d364:	b292      	uxth	r2, r2
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 811d366:	ebb2 0f53 	cmp.w	r2, r3, lsr #1
            pcb->ssthresh = eff_wnd >> 1;
 811d36a:	ea4f 0353 	mov.w	r3, r3, lsr #1
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 811d36e:	bf88      	it	hi
 811d370:	4613      	movhi	r3, r2
 811d372:	f8a4 304a 	strh.w	r3, [r4, #74]	; 0x4a
            pcb->rtime = 0;
 811d376:	2300      	movs	r3, #0
 811d378:	8623      	strh	r3, [r4, #48]	; 0x30
            pcb->bytes_acked = 0;
 811d37a:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
            tcp_rexmit_rto_commit(pcb);
 811d37e:	f003 faab 	bl	81208d8 <tcp_rexmit_rto_commit>
 811d382:	e72e      	b.n	811d1e2 <tcp_slowtmr+0x316>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 811d384:	463b      	mov	r3, r7
 811d386:	f240 526d 	movw	r2, #1389	; 0x56d
 811d38a:	4923      	ldr	r1, [pc, #140]	; (811d418 <tcp_slowtmr+0x54c>)
 811d38c:	481d      	ldr	r0, [pc, #116]	; (811d404 <tcp_slowtmr+0x538>)
 811d38e:	f008 ffd1 	bl	8126334 <iprintf>
 811d392:	e618      	b.n	811cfc6 <tcp_slowtmr+0xfa>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 811d394:	f8d9 3000 	ldr.w	r3, [r9]
 811d398:	42a3      	cmp	r3, r4
 811d39a:	d006      	beq.n	811d3aa <tcp_slowtmr+0x4de>
 811d39c:	4643      	mov	r3, r8
 811d39e:	f240 52b3 	movw	r2, #1459	; 0x5b3
 811d3a2:	491e      	ldr	r1, [pc, #120]	; (811d41c <tcp_slowtmr+0x550>)
 811d3a4:	4638      	mov	r0, r7
 811d3a6:	f008 ffc5 	bl	8126334 <iprintf>
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 811d3aa:	7d23      	ldrb	r3, [r4, #20]
        tcp_tw_pcbs = pcb->next;
 811d3ac:	f8d4 b00c 	ldr.w	fp, [r4, #12]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 811d3b0:	2b01      	cmp	r3, #1
        tcp_tw_pcbs = pcb->next;
 811d3b2:	f8c9 b000 	str.w	fp, [r9]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 811d3b6:	f47f af29 	bne.w	811d20c <tcp_slowtmr+0x340>
 811d3ba:	4643      	mov	r3, r8
 811d3bc:	22d4      	movs	r2, #212	; 0xd4
 811d3be:	4910      	ldr	r1, [pc, #64]	; (811d400 <tcp_slowtmr+0x534>)
 811d3c0:	4638      	mov	r0, r7
 811d3c2:	f008 ffb7 	bl	8126334 <iprintf>
 811d3c6:	e721      	b.n	811d20c <tcp_slowtmr+0x340>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 811d3c8:	463b      	mov	r3, r7
 811d3ca:	f240 42d5 	movw	r2, #1237	; 0x4d5
 811d3ce:	4914      	ldr	r1, [pc, #80]	; (811d420 <tcp_slowtmr+0x554>)
 811d3d0:	480c      	ldr	r0, [pc, #48]	; (811d404 <tcp_slowtmr+0x538>)
 811d3d2:	f008 ffaf 	bl	8126334 <iprintf>
 811d3d6:	e686      	b.n	811d0e6 <tcp_slowtmr+0x21a>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 811d3d8:	4643      	mov	r3, r8
 811d3da:	f240 52af 	movw	r2, #1455	; 0x5af
 811d3de:	4911      	ldr	r1, [pc, #68]	; (811d424 <tcp_slowtmr+0x558>)
 811d3e0:	4638      	mov	r0, r7
 811d3e2:	f008 ffa7 	bl	8126334 <iprintf>
 811d3e6:	e709      	b.n	811d1fc <tcp_slowtmr+0x330>
                if (tcp_output(pcb) == ERR_OK) {
 811d3e8:	4620      	mov	r0, r4
 811d3ea:	f003 f88b 	bl	8120504 <tcp_output>
 811d3ee:	2800      	cmp	r0, #0
 811d3f0:	d181      	bne.n	811d2f6 <tcp_slowtmr+0x42a>
    pcb_remove = 0;
 811d3f2:	4680      	mov	r8, r0
    if (pcb->state == FIN_WAIT_2) {
 811d3f4:	7d23      	ldrb	r3, [r4, #20]
 811d3f6:	e59b      	b.n	811cf30 <tcp_slowtmr+0x64>
 811d3f8:	000124f8 	.word	0x000124f8
 811d3fc:	10624dd3 	.word	0x10624dd3
 811d400:	08145248 	.word	0x08145248
 811d404:	0812b014 	.word	0x0812b014
 811d408:	08145900 	.word	0x08145900
 811d40c:	08145610 	.word	0x08145610
 811d410:	2002e434 	.word	0x2002e434
 811d414:	081458e0 	.word	0x081458e0
 811d418:	081455e4 	.word	0x081455e4
 811d41c:	08145694 	.word	0x08145694
 811d420:	081455ac 	.word	0x081455ac
 811d424:	0814566c 	.word	0x0814566c

0811d428 <tcp_pcb_remove>:
{
 811d428:	b538      	push	{r3, r4, r5, lr}
 811d42a:	4605      	mov	r5, r0
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 811d42c:	460c      	mov	r4, r1
 811d42e:	2900      	cmp	r1, #0
 811d430:	d04a      	beq.n	811d4c8 <tcp_pcb_remove+0xa0>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 811d432:	2d00      	cmp	r5, #0
 811d434:	d051      	beq.n	811d4da <tcp_pcb_remove+0xb2>
  TCP_RMV(pcblist, pcb);
 811d436:	682b      	ldr	r3, [r5, #0]
 811d438:	42a3      	cmp	r3, r4
 811d43a:	d032      	beq.n	811d4a2 <tcp_pcb_remove+0x7a>
 811d43c:	b12b      	cbz	r3, 811d44a <tcp_pcb_remove+0x22>
 811d43e:	68da      	ldr	r2, [r3, #12]
 811d440:	42a2      	cmp	r2, r4
 811d442:	d03e      	beq.n	811d4c2 <tcp_pcb_remove+0x9a>
 811d444:	4613      	mov	r3, r2
 811d446:	2b00      	cmp	r3, #0
 811d448:	d1f9      	bne.n	811d43e <tcp_pcb_remove+0x16>
 811d44a:	2300      	movs	r3, #0
  tcp_pcb_purge(pcb);
 811d44c:	4620      	mov	r0, r4
  TCP_RMV(pcblist, pcb);
 811d44e:	60e3      	str	r3, [r4, #12]
  tcp_pcb_purge(pcb);
 811d450:	f7ff fcea 	bl	811ce28 <tcp_pcb_purge>
  if ((pcb->state != TIME_WAIT) &&
 811d454:	7d23      	ldrb	r3, [r4, #20]
 811d456:	2b0a      	cmp	r3, #10
 811d458:	d02d      	beq.n	811d4b6 <tcp_pcb_remove+0x8e>
 811d45a:	2b01      	cmp	r3, #1
 811d45c:	d01d      	beq.n	811d49a <tcp_pcb_remove+0x72>
      (pcb->flags & TF_ACK_DELAY)) {
 811d45e:	8b63      	ldrh	r3, [r4, #26]
      (pcb->state != LISTEN) &&
 811d460:	07da      	lsls	r2, r3, #31
 811d462:	d421      	bmi.n	811d4a8 <tcp_pcb_remove+0x80>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 811d464:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 811d466:	b133      	cbz	r3, 811d476 <tcp_pcb_remove+0x4e>
 811d468:	4b20      	ldr	r3, [pc, #128]	; (811d4ec <tcp_pcb_remove+0xc4>)
 811d46a:	f640 0293 	movw	r2, #2195	; 0x893
 811d46e:	4920      	ldr	r1, [pc, #128]	; (811d4f0 <tcp_pcb_remove+0xc8>)
 811d470:	4820      	ldr	r0, [pc, #128]	; (811d4f4 <tcp_pcb_remove+0xcc>)
 811d472:	f008 ff5f 	bl	8126334 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 811d476:	6f23      	ldr	r3, [r4, #112]	; 0x70
 811d478:	b133      	cbz	r3, 811d488 <tcp_pcb_remove+0x60>
 811d47a:	4b1c      	ldr	r3, [pc, #112]	; (811d4ec <tcp_pcb_remove+0xc4>)
 811d47c:	f640 0294 	movw	r2, #2196	; 0x894
 811d480:	491d      	ldr	r1, [pc, #116]	; (811d4f8 <tcp_pcb_remove+0xd0>)
 811d482:	481c      	ldr	r0, [pc, #112]	; (811d4f4 <tcp_pcb_remove+0xcc>)
 811d484:	f008 ff56 	bl	8126334 <iprintf>
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 811d488:	6f63      	ldr	r3, [r4, #116]	; 0x74
 811d48a:	b133      	cbz	r3, 811d49a <tcp_pcb_remove+0x72>
 811d48c:	4b17      	ldr	r3, [pc, #92]	; (811d4ec <tcp_pcb_remove+0xc4>)
 811d48e:	f640 0296 	movw	r2, #2198	; 0x896
 811d492:	491a      	ldr	r1, [pc, #104]	; (811d4fc <tcp_pcb_remove+0xd4>)
 811d494:	4817      	ldr	r0, [pc, #92]	; (811d4f4 <tcp_pcb_remove+0xcc>)
 811d496:	f008 ff4d 	bl	8126334 <iprintf>
  pcb->state = CLOSED;
 811d49a:	2300      	movs	r3, #0
 811d49c:	7523      	strb	r3, [r4, #20]
  pcb->local_port = 0;
 811d49e:	82e3      	strh	r3, [r4, #22]
}
 811d4a0:	bd38      	pop	{r3, r4, r5, pc}
  TCP_RMV(pcblist, pcb);
 811d4a2:	68e3      	ldr	r3, [r4, #12]
 811d4a4:	602b      	str	r3, [r5, #0]
 811d4a6:	e7d0      	b.n	811d44a <tcp_pcb_remove+0x22>
    tcp_ack_now(pcb);
 811d4a8:	f043 0302 	orr.w	r3, r3, #2
    tcp_output(pcb);
 811d4ac:	4620      	mov	r0, r4
    tcp_ack_now(pcb);
 811d4ae:	8363      	strh	r3, [r4, #26]
    tcp_output(pcb);
 811d4b0:	f003 f828 	bl	8120504 <tcp_output>
  if (pcb->state != LISTEN) {
 811d4b4:	7d23      	ldrb	r3, [r4, #20]
 811d4b6:	2b01      	cmp	r3, #1
 811d4b8:	d0ef      	beq.n	811d49a <tcp_pcb_remove+0x72>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 811d4ba:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 811d4bc:	2b00      	cmp	r3, #0
 811d4be:	d1d3      	bne.n	811d468 <tcp_pcb_remove+0x40>
 811d4c0:	e7d9      	b.n	811d476 <tcp_pcb_remove+0x4e>
  TCP_RMV(pcblist, pcb);
 811d4c2:	68e2      	ldr	r2, [r4, #12]
 811d4c4:	60da      	str	r2, [r3, #12]
 811d4c6:	e7c0      	b.n	811d44a <tcp_pcb_remove+0x22>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 811d4c8:	4b08      	ldr	r3, [pc, #32]	; (811d4ec <tcp_pcb_remove+0xc4>)
 811d4ca:	f640 0283 	movw	r2, #2179	; 0x883
 811d4ce:	490c      	ldr	r1, [pc, #48]	; (811d500 <tcp_pcb_remove+0xd8>)
 811d4d0:	4808      	ldr	r0, [pc, #32]	; (811d4f4 <tcp_pcb_remove+0xcc>)
 811d4d2:	f008 ff2f 	bl	8126334 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 811d4d6:	2d00      	cmp	r5, #0
 811d4d8:	d1ad      	bne.n	811d436 <tcp_pcb_remove+0xe>
 811d4da:	4b04      	ldr	r3, [pc, #16]	; (811d4ec <tcp_pcb_remove+0xc4>)
 811d4dc:	f640 0284 	movw	r2, #2180	; 0x884
 811d4e0:	4908      	ldr	r1, [pc, #32]	; (811d504 <tcp_pcb_remove+0xdc>)
 811d4e2:	4804      	ldr	r0, [pc, #16]	; (811d4f4 <tcp_pcb_remove+0xcc>)
 811d4e4:	f008 ff26 	bl	8126334 <iprintf>
 811d4e8:	e7a5      	b.n	811d436 <tcp_pcb_remove+0xe>
 811d4ea:	bf00      	nop
 811d4ec:	0814520c 	.word	0x0814520c
 811d4f0:	081456f8 	.word	0x081456f8
 811d4f4:	0812b014 	.word	0x0812b014
 811d4f8:	08145710 	.word	0x08145710
 811d4fc:	0814572c 	.word	0x0814572c
 811d500:	081456bc 	.word	0x081456bc
 811d504:	081456d8 	.word	0x081456d8

0811d508 <tcp_abandon>:
  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 811d508:	2800      	cmp	r0, #0
 811d50a:	f000 80ad 	beq.w	811d668 <tcp_abandon+0x160>
{
 811d50e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 811d512:	7d03      	ldrb	r3, [r0, #20]
{
 811d514:	b087      	sub	sp, #28
 811d516:	4605      	mov	r5, r0
 811d518:	460e      	mov	r6, r1
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 811d51a:	2b01      	cmp	r3, #1
 811d51c:	f000 808b 	beq.w	811d636 <tcp_abandon+0x12e>
  if (pcb->state == TIME_WAIT) {
 811d520:	2b0a      	cmp	r3, #10
 811d522:	f000 8093 	beq.w	811d64c <tcp_abandon+0x144>
    seqno = pcb->snd_nxt;
 811d526:	6d2a      	ldr	r2, [r5, #80]	; 0x50
    ackno = pcb->rcv_nxt;
 811d528:	f8d5 b024 	ldr.w	fp, [r5, #36]	; 0x24
    errf = pcb->errf;
 811d52c:	f8d5 8090 	ldr.w	r8, [r5, #144]	; 0x90
    errf_arg = pcb->callback_arg;
 811d530:	f8d5 9010 	ldr.w	r9, [r5, #16]
    seqno = pcb->snd_nxt;
 811d534:	9205      	str	r2, [sp, #20]
    if (pcb->state == CLOSED) {
 811d536:	b96b      	cbnz	r3, 811d554 <tcp_abandon+0x4c>
      if (pcb->local_port != 0) {
 811d538:	8aef      	ldrh	r7, [r5, #22]
 811d53a:	2f00      	cmp	r7, #0
 811d53c:	d052      	beq.n	811d5e4 <tcp_abandon+0xdc>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 811d53e:	4a51      	ldr	r2, [pc, #324]	; (811d684 <tcp_abandon+0x17c>)
 811d540:	6813      	ldr	r3, [r2, #0]
 811d542:	42ab      	cmp	r3, r5
 811d544:	d074      	beq.n	811d630 <tcp_abandon+0x128>
 811d546:	2b00      	cmp	r3, #0
 811d548:	d050      	beq.n	811d5ec <tcp_abandon+0xe4>
 811d54a:	68da      	ldr	r2, [r3, #12]
 811d54c:	42aa      	cmp	r2, r5
 811d54e:	d04b      	beq.n	811d5e8 <tcp_abandon+0xe0>
 811d550:	4613      	mov	r3, r2
 811d552:	e7f8      	b.n	811d546 <tcp_abandon+0x3e>
      TCP_PCB_REMOVE_ACTIVE(pcb);
 811d554:	4629      	mov	r1, r5
 811d556:	484c      	ldr	r0, [pc, #304]	; (811d688 <tcp_abandon+0x180>)
      local_port = pcb->local_port;
 811d558:	8aef      	ldrh	r7, [r5, #22]
      TCP_PCB_REMOVE_ACTIVE(pcb);
 811d55a:	f7ff ff65 	bl	811d428 <tcp_pcb_remove>
 811d55e:	4b4b      	ldr	r3, [pc, #300]	; (811d68c <tcp_abandon+0x184>)
 811d560:	2201      	movs	r2, #1
 811d562:	701a      	strb	r2, [r3, #0]
    if (pcb->unacked != NULL) {
 811d564:	6f2c      	ldr	r4, [r5, #112]	; 0x70
 811d566:	b164      	cbz	r4, 811d582 <tcp_abandon+0x7a>
      pbuf_free(seg->p);
 811d568:	46a2      	mov	sl, r4
    struct tcp_seg *next = seg->next;
 811d56a:	6824      	ldr	r4, [r4, #0]
    if (seg->p != NULL) {
 811d56c:	f8da 0004 	ldr.w	r0, [sl, #4]
 811d570:	b108      	cbz	r0, 811d576 <tcp_abandon+0x6e>
      pbuf_free(seg->p);
 811d572:	f7fe fe15 	bl	811c1a0 <pbuf_free>
    memp_free(MEMP_TCP_SEG, seg);
 811d576:	4651      	mov	r1, sl
 811d578:	2004      	movs	r0, #4
 811d57a:	f7fe f8f9 	bl	811b770 <memp_free>
  while (seg != NULL) {
 811d57e:	2c00      	cmp	r4, #0
 811d580:	d1f2      	bne.n	811d568 <tcp_abandon+0x60>
    if (pcb->unsent != NULL) {
 811d582:	6eec      	ldr	r4, [r5, #108]	; 0x6c
 811d584:	b164      	cbz	r4, 811d5a0 <tcp_abandon+0x98>
      pbuf_free(seg->p);
 811d586:	46a2      	mov	sl, r4
    struct tcp_seg *next = seg->next;
 811d588:	6824      	ldr	r4, [r4, #0]
    if (seg->p != NULL) {
 811d58a:	f8da 0004 	ldr.w	r0, [sl, #4]
 811d58e:	b108      	cbz	r0, 811d594 <tcp_abandon+0x8c>
      pbuf_free(seg->p);
 811d590:	f7fe fe06 	bl	811c1a0 <pbuf_free>
    memp_free(MEMP_TCP_SEG, seg);
 811d594:	4651      	mov	r1, sl
 811d596:	2004      	movs	r0, #4
 811d598:	f7fe f8ea 	bl	811b770 <memp_free>
  while (seg != NULL) {
 811d59c:	2c00      	cmp	r4, #0
 811d59e:	d1f2      	bne.n	811d586 <tcp_abandon+0x7e>
    if (pcb->ooseq != NULL) {
 811d5a0:	6f6c      	ldr	r4, [r5, #116]	; 0x74
 811d5a2:	b164      	cbz	r4, 811d5be <tcp_abandon+0xb6>
      pbuf_free(seg->p);
 811d5a4:	46a2      	mov	sl, r4
    struct tcp_seg *next = seg->next;
 811d5a6:	6824      	ldr	r4, [r4, #0]
    if (seg->p != NULL) {
 811d5a8:	f8da 0004 	ldr.w	r0, [sl, #4]
 811d5ac:	b108      	cbz	r0, 811d5b2 <tcp_abandon+0xaa>
      pbuf_free(seg->p);
 811d5ae:	f7fe fdf7 	bl	811c1a0 <pbuf_free>
    memp_free(MEMP_TCP_SEG, seg);
 811d5b2:	4651      	mov	r1, sl
 811d5b4:	2004      	movs	r0, #4
 811d5b6:	f7fe f8db 	bl	811b770 <memp_free>
  while (seg != NULL) {
 811d5ba:	2c00      	cmp	r4, #0
 811d5bc:	d1f2      	bne.n	811d5a4 <tcp_abandon+0x9c>
    if (send_rst) {
 811d5be:	b9ce      	cbnz	r6, 811d5f4 <tcp_abandon+0xec>
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 811d5c0:	7d2b      	ldrb	r3, [r5, #20]
 811d5c2:	2b01      	cmp	r3, #1
 811d5c4:	d024      	beq.n	811d610 <tcp_abandon+0x108>
  memp_free(MEMP_TCP_PCB, pcb);
 811d5c6:	4629      	mov	r1, r5
 811d5c8:	2002      	movs	r0, #2
 811d5ca:	f7fe f8d1 	bl	811b770 <memp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 811d5ce:	f1b8 0f00 	cmp.w	r8, #0
 811d5d2:	d02a      	beq.n	811d62a <tcp_abandon+0x122>
 811d5d4:	f06f 010c 	mvn.w	r1, #12
 811d5d8:	4648      	mov	r0, r9
 811d5da:	4643      	mov	r3, r8
}
 811d5dc:	b007      	add	sp, #28
 811d5de:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 811d5e2:	4718      	bx	r3
    int send_rst = 0;
 811d5e4:	461e      	mov	r6, r3
 811d5e6:	e7bd      	b.n	811d564 <tcp_abandon+0x5c>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 811d5e8:	68ea      	ldr	r2, [r5, #12]
 811d5ea:	60da      	str	r2, [r3, #12]
 811d5ec:	2700      	movs	r7, #0
    int send_rst = 0;
 811d5ee:	463e      	mov	r6, r7
        TCP_RMV(&tcp_bound_pcbs, pcb);
 811d5f0:	60ef      	str	r7, [r5, #12]
 811d5f2:	e7b7      	b.n	811d564 <tcp_abandon+0x5c>
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 811d5f4:	9701      	str	r7, [sp, #4]
 811d5f6:	465a      	mov	r2, fp
 811d5f8:	8b2b      	ldrh	r3, [r5, #24]
 811d5fa:	4628      	mov	r0, r5
 811d5fc:	9905      	ldr	r1, [sp, #20]
 811d5fe:	9302      	str	r3, [sp, #8]
 811d600:	1d2b      	adds	r3, r5, #4
 811d602:	9300      	str	r3, [sp, #0]
 811d604:	462b      	mov	r3, r5
 811d606:	f002 ff03 	bl	8120410 <tcp_rst>
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 811d60a:	7d2b      	ldrb	r3, [r5, #20]
 811d60c:	2b01      	cmp	r3, #1
 811d60e:	d1da      	bne.n	811d5c6 <tcp_abandon+0xbe>
 811d610:	491f      	ldr	r1, [pc, #124]	; (811d690 <tcp_abandon+0x188>)
 811d612:	22d4      	movs	r2, #212	; 0xd4
 811d614:	4b1f      	ldr	r3, [pc, #124]	; (811d694 <tcp_abandon+0x18c>)
 811d616:	4820      	ldr	r0, [pc, #128]	; (811d698 <tcp_abandon+0x190>)
 811d618:	f008 fe8c 	bl	8126334 <iprintf>
  memp_free(MEMP_TCP_PCB, pcb);
 811d61c:	4629      	mov	r1, r5
 811d61e:	2002      	movs	r0, #2
 811d620:	f7fe f8a6 	bl	811b770 <memp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 811d624:	f1b8 0f00 	cmp.w	r8, #0
 811d628:	d1d4      	bne.n	811d5d4 <tcp_abandon+0xcc>
}
 811d62a:	b007      	add	sp, #28
 811d62c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        TCP_RMV(&tcp_bound_pcbs, pcb);
 811d630:	68eb      	ldr	r3, [r5, #12]
 811d632:	6013      	str	r3, [r2, #0]
 811d634:	e7da      	b.n	811d5ec <tcp_abandon+0xe4>
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 811d636:	4b17      	ldr	r3, [pc, #92]	; (811d694 <tcp_abandon+0x18c>)
 811d638:	f44f 7210 	mov.w	r2, #576	; 0x240
 811d63c:	4917      	ldr	r1, [pc, #92]	; (811d69c <tcp_abandon+0x194>)
 811d63e:	4816      	ldr	r0, [pc, #88]	; (811d698 <tcp_abandon+0x190>)
 811d640:	f008 fe78 	bl	8126334 <iprintf>
  if (pcb->state == TIME_WAIT) {
 811d644:	7d2b      	ldrb	r3, [r5, #20]
 811d646:	2b0a      	cmp	r3, #10
 811d648:	f47f af6d 	bne.w	811d526 <tcp_abandon+0x1e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 811d64c:	4629      	mov	r1, r5
 811d64e:	4814      	ldr	r0, [pc, #80]	; (811d6a0 <tcp_abandon+0x198>)
 811d650:	f7ff feea 	bl	811d428 <tcp_pcb_remove>
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 811d654:	7d2b      	ldrb	r3, [r5, #20]
 811d656:	2b01      	cmp	r3, #1
 811d658:	d00d      	beq.n	811d676 <tcp_abandon+0x16e>
  memp_free(MEMP_TCP_PCB, pcb);
 811d65a:	4629      	mov	r1, r5
 811d65c:	2002      	movs	r0, #2
}
 811d65e:	b007      	add	sp, #28
 811d660:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  memp_free(MEMP_TCP_PCB, pcb);
 811d664:	f7fe b884 	b.w	811b770 <memp_free>
  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 811d668:	4b0a      	ldr	r3, [pc, #40]	; (811d694 <tcp_abandon+0x18c>)
 811d66a:	f240 223d 	movw	r2, #573	; 0x23d
 811d66e:	490d      	ldr	r1, [pc, #52]	; (811d6a4 <tcp_abandon+0x19c>)
 811d670:	4809      	ldr	r0, [pc, #36]	; (811d698 <tcp_abandon+0x190>)
 811d672:	f008 be5f 	b.w	8126334 <iprintf>
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 811d676:	4b07      	ldr	r3, [pc, #28]	; (811d694 <tcp_abandon+0x18c>)
 811d678:	22d4      	movs	r2, #212	; 0xd4
 811d67a:	4905      	ldr	r1, [pc, #20]	; (811d690 <tcp_abandon+0x188>)
 811d67c:	4806      	ldr	r0, [pc, #24]	; (811d698 <tcp_abandon+0x190>)
 811d67e:	f008 fe59 	bl	8126334 <iprintf>
 811d682:	e7ea      	b.n	811d65a <tcp_abandon+0x152>
 811d684:	2002e43c 	.word	0x2002e43c
 811d688:	2002e434 	.word	0x2002e434
 811d68c:	2002e438 	.word	0x2002e438
 811d690:	08145248 	.word	0x08145248
 811d694:	0814520c 	.word	0x0814520c
 811d698:	0812b014 	.word	0x0812b014
 811d69c:	08145760 	.word	0x08145760
 811d6a0:	2002e44c 	.word	0x2002e44c
 811d6a4:	08145744 	.word	0x08145744

0811d6a8 <tcp_abort>:
  tcp_abandon(pcb, 1);
 811d6a8:	2101      	movs	r1, #1
 811d6aa:	f7ff bf2d 	b.w	811d508 <tcp_abandon>
 811d6ae:	bf00      	nop

0811d6b0 <tcp_accept_null>:
{
 811d6b0:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_accept_null: invalid pcb", pcb != NULL);
 811d6b2:	460c      	mov	r4, r1
 811d6b4:	b131      	cbz	r1, 811d6c4 <tcp_accept_null+0x14>
  tcp_abandon(pcb, 1);
 811d6b6:	4620      	mov	r0, r4
 811d6b8:	2101      	movs	r1, #1
 811d6ba:	f7ff ff25 	bl	811d508 <tcp_abandon>
}
 811d6be:	f06f 000c 	mvn.w	r0, #12
 811d6c2:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("tcp_accept_null: invalid pcb", pcb != NULL);
 811d6c4:	4b06      	ldr	r3, [pc, #24]	; (811d6e0 <tcp_accept_null+0x30>)
 811d6c6:	f240 320f 	movw	r2, #783	; 0x30f
 811d6ca:	4906      	ldr	r1, [pc, #24]	; (811d6e4 <tcp_accept_null+0x34>)
 811d6cc:	4806      	ldr	r0, [pc, #24]	; (811d6e8 <tcp_accept_null+0x38>)
 811d6ce:	f008 fe31 	bl	8126334 <iprintf>
  tcp_abandon(pcb, 1);
 811d6d2:	4620      	mov	r0, r4
 811d6d4:	2101      	movs	r1, #1
 811d6d6:	f7ff ff17 	bl	811d508 <tcp_abandon>
}
 811d6da:	f06f 000c 	mvn.w	r0, #12
 811d6de:	bd10      	pop	{r4, pc}
 811d6e0:	0814520c 	.word	0x0814520c
 811d6e4:	08145794 	.word	0x08145794
 811d6e8:	0812b014 	.word	0x0812b014

0811d6ec <tcp_netif_ip_addr_changed_pcblist>:
{
 811d6ec:	b538      	push	{r3, r4, r5, lr}
  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 811d6ee:	4605      	mov	r5, r0
{
 811d6f0:	460c      	mov	r4, r1
  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 811d6f2:	b178      	cbz	r0, 811d714 <tcp_netif_ip_addr_changed_pcblist+0x28>
  while (pcb != NULL) {
 811d6f4:	b134      	cbz	r4, 811d704 <tcp_netif_ip_addr_changed_pcblist+0x18>
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 811d6f6:	6822      	ldr	r2, [r4, #0]
 811d6f8:	682b      	ldr	r3, [r5, #0]
 811d6fa:	429a      	cmp	r2, r3
 811d6fc:	d003      	beq.n	811d706 <tcp_netif_ip_addr_changed_pcblist+0x1a>
      pcb = pcb->next;
 811d6fe:	68e4      	ldr	r4, [r4, #12]
  while (pcb != NULL) {
 811d700:	2c00      	cmp	r4, #0
 811d702:	d1f8      	bne.n	811d6f6 <tcp_netif_ip_addr_changed_pcblist+0xa>
}
 811d704:	bd38      	pop	{r3, r4, r5, pc}
      struct tcp_pcb *next = pcb->next;
 811d706:	68e3      	ldr	r3, [r4, #12]
  tcp_abandon(pcb, 1);
 811d708:	4620      	mov	r0, r4
 811d70a:	2101      	movs	r1, #1
      pcb = next;
 811d70c:	461c      	mov	r4, r3
  tcp_abandon(pcb, 1);
 811d70e:	f7ff fefb 	bl	811d508 <tcp_abandon>
      pcb = next;
 811d712:	e7ef      	b.n	811d6f4 <tcp_netif_ip_addr_changed_pcblist+0x8>
  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 811d714:	4b03      	ldr	r3, [pc, #12]	; (811d724 <tcp_netif_ip_addr_changed_pcblist+0x38>)
 811d716:	f44f 6210 	mov.w	r2, #2304	; 0x900
 811d71a:	4903      	ldr	r1, [pc, #12]	; (811d728 <tcp_netif_ip_addr_changed_pcblist+0x3c>)
 811d71c:	4803      	ldr	r0, [pc, #12]	; (811d72c <tcp_netif_ip_addr_changed_pcblist+0x40>)
 811d71e:	f008 fe09 	bl	8126334 <iprintf>
 811d722:	e7e7      	b.n	811d6f4 <tcp_netif_ip_addr_changed_pcblist+0x8>
 811d724:	0814520c 	.word	0x0814520c
 811d728:	081457b4 	.word	0x081457b4
 811d72c:	0812b014 	.word	0x0812b014

0811d730 <tcp_kill_state>:
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 811d730:	4b0f      	ldr	r3, [pc, #60]	; (811d770 <tcp_kill_state+0x40>)
 811d732:	6819      	ldr	r1, [r3, #0]
 811d734:	b1d1      	cbz	r1, 811d76c <tcp_kill_state+0x3c>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 811d736:	4b0f      	ldr	r3, [pc, #60]	; (811d774 <tcp_kill_state+0x44>)
  inactivity = 0;
 811d738:	2200      	movs	r2, #0
{
 811d73a:	b430      	push	{r4, r5}
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 811d73c:	681d      	ldr	r5, [r3, #0]
  inactive = NULL;
 811d73e:	4614      	mov	r4, r2
 811d740:	e001      	b.n	811d746 <tcp_kill_state+0x16>
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 811d742:	68c9      	ldr	r1, [r1, #12]
 811d744:	b159      	cbz	r1, 811d75e <tcp_kill_state+0x2e>
    if (pcb->state == state) {
 811d746:	7d0b      	ldrb	r3, [r1, #20]
 811d748:	4283      	cmp	r3, r0
 811d74a:	d1fa      	bne.n	811d742 <tcp_kill_state+0x12>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 811d74c:	6a0b      	ldr	r3, [r1, #32]
 811d74e:	1aeb      	subs	r3, r5, r3
 811d750:	4293      	cmp	r3, r2
 811d752:	d3f6      	bcc.n	811d742 <tcp_kill_state+0x12>
 811d754:	460c      	mov	r4, r1
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 811d756:	68c9      	ldr	r1, [r1, #12]
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 811d758:	461a      	mov	r2, r3
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 811d75a:	2900      	cmp	r1, #0
 811d75c:	d1f3      	bne.n	811d746 <tcp_kill_state+0x16>
  if (inactive != NULL) {
 811d75e:	b11c      	cbz	r4, 811d768 <tcp_kill_state+0x38>
    tcp_abandon(inactive, 0);
 811d760:	4620      	mov	r0, r4
}
 811d762:	bc30      	pop	{r4, r5}
    tcp_abandon(inactive, 0);
 811d764:	f7ff bed0 	b.w	811d508 <tcp_abandon>
}
 811d768:	bc30      	pop	{r4, r5}
 811d76a:	4770      	bx	lr
 811d76c:	4770      	bx	lr
 811d76e:	bf00      	nop
 811d770:	2002e434 	.word	0x2002e434
 811d774:	2002e444 	.word	0x2002e444

0811d778 <tcp_alloc>:
{
 811d778:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 811d77a:	f44f 62e6 	mov.w	r2, #1840	; 0x730
{
 811d77e:	4605      	mov	r5, r0
  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 811d780:	494f      	ldr	r1, [pc, #316]	; (811d8c0 <tcp_alloc+0x148>)
 811d782:	2002      	movs	r0, #2
 811d784:	f7fd ffbe 	bl	811b704 <memp_malloc_fn>
  if (pcb == NULL) {
 811d788:	4603      	mov	r3, r0
 811d78a:	b320      	cbz	r0, 811d7d6 <tcp_alloc+0x5e>
    memset(pcb, 0, sizeof(struct tcp_pcb));
 811d78c:	229c      	movs	r2, #156	; 0x9c
 811d78e:	2100      	movs	r1, #0
 811d790:	4618      	mov	r0, r3
    pcb->snd_buf = TCP_SND_BUF;
 811d792:	f44f 6486 	mov.w	r4, #1072	; 0x430
    memset(pcb, 0, sizeof(struct tcp_pcb));
 811d796:	f007 fe2f 	bl	81253f8 <memset>
    pcb->last_timer = tcp_timer_ctr;
 811d79a:	494a      	ldr	r1, [pc, #296]	; (811d8c4 <tcp_alloc+0x14c>)
    memset(pcb, 0, sizeof(struct tcp_pcb));
 811d79c:	4603      	mov	r3, r0
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 811d79e:	2206      	movs	r2, #6
    pcb->last_timer = tcp_timer_ctr;
 811d7a0:	7809      	ldrb	r1, [r1, #0]
    pcb->tmr = tcp_ticks;
 811d7a2:	4849      	ldr	r0, [pc, #292]	; (811d8c8 <tcp_alloc+0x150>)
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 811d7a4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    pcb->tmr = tcp_ticks;
 811d7a8:	6800      	ldr	r0, [r0, #0]
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 811d7aa:	87da      	strh	r2, [r3, #62]	; 0x3e
    pcb->last_timer = tcp_timer_ctr;
 811d7ac:	7799      	strb	r1, [r3, #30]
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 811d7ae:	4a47      	ldr	r2, [pc, #284]	; (811d8cc <tcp_alloc+0x154>)
    pcb->recv = tcp_recv_null;
 811d7b0:	4947      	ldr	r1, [pc, #284]	; (811d8d0 <tcp_alloc+0x158>)
    pcb->snd_buf = TCP_SND_BUF;
 811d7b2:	f8a3 4064 	strh.w	r4, [r3, #100]	; 0x64
    pcb->tmr = tcp_ticks;
 811d7b6:	6218      	str	r0, [r3, #32]
    pcb->rtime = -1;
 811d7b8:	4c46      	ldr	r4, [pc, #280]	; (811d8d4 <tcp_alloc+0x15c>)
    pcb->cwnd = 1;
 811d7ba:	4847      	ldr	r0, [pc, #284]	; (811d8d8 <tcp_alloc+0x160>)
    pcb->recv = tcp_recv_null;
 811d7bc:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 811d7c0:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    pcb->ttl = TCP_TTL;
 811d7c4:	22ff      	movs	r2, #255	; 0xff
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 811d7c6:	4945      	ldr	r1, [pc, #276]	; (811d8dc <tcp_alloc+0x164>)
    pcb->cwnd = 1;
 811d7c8:	6498      	str	r0, [r3, #72]	; 0x48
}
 811d7ca:	4618      	mov	r0, r3
    pcb->prio = prio;
 811d7cc:	755d      	strb	r5, [r3, #21]
    pcb->rtime = -1;
 811d7ce:	631c      	str	r4, [r3, #48]	; 0x30
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 811d7d0:	6299      	str	r1, [r3, #40]	; 0x28
    pcb->ttl = TCP_TTL;
 811d7d2:	72da      	strb	r2, [r3, #11]
}
 811d7d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  struct tcp_pcb *pcb = tcp_active_pcbs;
 811d7d6:	4e42      	ldr	r6, [pc, #264]	; (811d8e0 <tcp_alloc+0x168>)
 811d7d8:	6834      	ldr	r4, [r6, #0]
  while (pcb != NULL) {
 811d7da:	b15c      	cbz	r4, 811d7f4 <tcp_alloc+0x7c>
    struct tcp_pcb *next = pcb->next;
 811d7dc:	4620      	mov	r0, r4
 811d7de:	68e4      	ldr	r4, [r4, #12]
    if (pcb->flags & TF_CLOSEPEND) {
 811d7e0:	8b43      	ldrh	r3, [r0, #26]
 811d7e2:	0719      	lsls	r1, r3, #28
 811d7e4:	d5f9      	bpl.n	811d7da <tcp_alloc+0x62>
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 811d7e6:	f023 0308 	bic.w	r3, r3, #8
 811d7ea:	8343      	strh	r3, [r0, #26]
      tcp_close_shutdown_fin(pcb);
 811d7ec:	f7fe ffd8 	bl	811c7a0 <tcp_close_shutdown_fin>
  while (pcb != NULL) {
 811d7f0:	2c00      	cmp	r4, #0
 811d7f2:	d1f3      	bne.n	811d7dc <tcp_alloc+0x64>
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 811d7f4:	4b3b      	ldr	r3, [pc, #236]	; (811d8e4 <tcp_alloc+0x16c>)
 811d7f6:	681b      	ldr	r3, [r3, #0]
 811d7f8:	b193      	cbz	r3, 811d820 <tcp_alloc+0xa8>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 811d7fa:	4a33      	ldr	r2, [pc, #204]	; (811d8c8 <tcp_alloc+0x150>)
 811d7fc:	4618      	mov	r0, r3
 811d7fe:	6a19      	ldr	r1, [r3, #32]
 811d800:	6814      	ldr	r4, [r2, #0]
 811d802:	1a61      	subs	r1, r4, r1
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 811d804:	68db      	ldr	r3, [r3, #12]
 811d806:	b143      	cbz	r3, 811d81a <tcp_alloc+0xa2>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 811d808:	6a1a      	ldr	r2, [r3, #32]
 811d80a:	1aa2      	subs	r2, r4, r2
 811d80c:	428a      	cmp	r2, r1
 811d80e:	d3f9      	bcc.n	811d804 <tcp_alloc+0x8c>
 811d810:	4618      	mov	r0, r3
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 811d812:	68db      	ldr	r3, [r3, #12]
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 811d814:	4611      	mov	r1, r2
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 811d816:	2b00      	cmp	r3, #0
 811d818:	d1f6      	bne.n	811d808 <tcp_alloc+0x90>
  tcp_abandon(pcb, 1);
 811d81a:	2101      	movs	r1, #1
 811d81c:	f7ff fe74 	bl	811d508 <tcp_abandon>
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 811d820:	f240 7239 	movw	r2, #1849	; 0x739
 811d824:	4926      	ldr	r1, [pc, #152]	; (811d8c0 <tcp_alloc+0x148>)
 811d826:	2002      	movs	r0, #2
 811d828:	f7fd ff6c 	bl	811b704 <memp_malloc_fn>
    if (pcb == NULL) {
 811d82c:	4603      	mov	r3, r0
 811d82e:	2800      	cmp	r0, #0
 811d830:	d1ac      	bne.n	811d78c <tcp_alloc+0x14>
      tcp_kill_state(LAST_ACK);
 811d832:	2009      	movs	r0, #9
 811d834:	f7ff ff7c 	bl	811d730 <tcp_kill_state>
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 811d838:	f240 723f 	movw	r2, #1855	; 0x73f
 811d83c:	4920      	ldr	r1, [pc, #128]	; (811d8c0 <tcp_alloc+0x148>)
 811d83e:	2002      	movs	r0, #2
 811d840:	f7fd ff60 	bl	811b704 <memp_malloc_fn>
      if (pcb == NULL) {
 811d844:	4603      	mov	r3, r0
 811d846:	2800      	cmp	r0, #0
 811d848:	d1a0      	bne.n	811d78c <tcp_alloc+0x14>
        tcp_kill_state(CLOSING);
 811d84a:	2008      	movs	r0, #8
 811d84c:	f7ff ff70 	bl	811d730 <tcp_kill_state>
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 811d850:	f240 7245 	movw	r2, #1861	; 0x745
 811d854:	491a      	ldr	r1, [pc, #104]	; (811d8c0 <tcp_alloc+0x148>)
 811d856:	2002      	movs	r0, #2
 811d858:	f7fd ff54 	bl	811b704 <memp_malloc_fn>
        if (pcb == NULL) {
 811d85c:	4603      	mov	r3, r0
 811d85e:	2800      	cmp	r0, #0
 811d860:	d194      	bne.n	811d78c <tcp_alloc+0x14>
  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 811d862:	062a      	lsls	r2, r5, #24
 811d864:	d42a      	bmi.n	811d8bc <tcp_alloc+0x144>
  if (mprio == 0) {
 811d866:	b1ed      	cbz	r5, 811d8a4 <tcp_alloc+0x12c>
 811d868:	462a      	mov	r2, r5
  mprio--;
 811d86a:	1e51      	subs	r1, r2, #1
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 811d86c:	6832      	ldr	r2, [r6, #0]
  mprio--;
 811d86e:	b2c9      	uxtb	r1, r1
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 811d870:	b1c2      	cbz	r2, 811d8a4 <tcp_alloc+0x12c>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 811d872:	4815      	ldr	r0, [pc, #84]	; (811d8c8 <tcp_alloc+0x150>)
  inactivity = 0;
 811d874:	2600      	movs	r6, #0
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 811d876:	6807      	ldr	r7, [r0, #0]
 811d878:	e005      	b.n	811d886 <tcp_alloc+0x10e>
 811d87a:	6a14      	ldr	r4, [r2, #32]
      inactivity = tcp_ticks - pcb->tmr;
 811d87c:	1b3e      	subs	r6, r7, r4
    if ((pcb->prio < mprio) ||
 811d87e:	4601      	mov	r1, r0
      inactivity = tcp_ticks - pcb->tmr;
 811d880:	4613      	mov	r3, r2
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 811d882:	68d2      	ldr	r2, [r2, #12]
 811d884:	b14a      	cbz	r2, 811d89a <tcp_alloc+0x122>
    if ((pcb->prio < mprio) ||
 811d886:	7d50      	ldrb	r0, [r2, #21]
 811d888:	4288      	cmp	r0, r1
 811d88a:	d3f6      	bcc.n	811d87a <tcp_alloc+0x102>
 811d88c:	d1f9      	bne.n	811d882 <tcp_alloc+0x10a>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 811d88e:	6a14      	ldr	r4, [r2, #32]
 811d890:	eba7 0e04 	sub.w	lr, r7, r4
 811d894:	45b6      	cmp	lr, r6
 811d896:	d3f4      	bcc.n	811d882 <tcp_alloc+0x10a>
 811d898:	e7f0      	b.n	811d87c <tcp_alloc+0x104>
  if (inactive != NULL) {
 811d89a:	b11b      	cbz	r3, 811d8a4 <tcp_alloc+0x12c>
  tcp_abandon(pcb, 1);
 811d89c:	2101      	movs	r1, #1
 811d89e:	4618      	mov	r0, r3
 811d8a0:	f7ff fe32 	bl	811d508 <tcp_abandon>
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 811d8a4:	f240 724b 	movw	r2, #1867	; 0x74b
 811d8a8:	4905      	ldr	r1, [pc, #20]	; (811d8c0 <tcp_alloc+0x148>)
 811d8aa:	2002      	movs	r0, #2
 811d8ac:	f7fd ff2a 	bl	811b704 <memp_malloc_fn>
  if (pcb != NULL) {
 811d8b0:	4603      	mov	r3, r0
 811d8b2:	2800      	cmp	r0, #0
 811d8b4:	f47f af6a 	bne.w	811d78c <tcp_alloc+0x14>
}
 811d8b8:	4618      	mov	r0, r3
 811d8ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 811d8bc:	227f      	movs	r2, #127	; 0x7f
 811d8be:	e7d4      	b.n	811d86a <tcp_alloc+0xf2>
 811d8c0:	0814520c 	.word	0x0814520c
 811d8c4:	2002e449 	.word	0x2002e449
 811d8c8:	2002e444 	.word	0x2002e444
 811d8cc:	006ddd00 	.word	0x006ddd00
 811d8d0:	0811dad5 	.word	0x0811dad5
 811d8d4:	0218ffff 	.word	0x0218ffff
 811d8d8:	04300001 	.word	0x04300001
 811d8dc:	08600860 	.word	0x08600860
 811d8e0:	2002e434 	.word	0x2002e434
 811d8e4:	2002e44c 	.word	0x2002e44c

0811d8e8 <tcp_new>:
  return tcp_alloc(TCP_PRIO_NORMAL);
 811d8e8:	2040      	movs	r0, #64	; 0x40
 811d8ea:	f7ff bf45 	b.w	811d778 <tcp_alloc>
 811d8ee:	bf00      	nop

0811d8f0 <tcp_new_ip_type>:
  pcb = tcp_alloc(TCP_PRIO_NORMAL);
 811d8f0:	2040      	movs	r0, #64	; 0x40
 811d8f2:	f7ff bf41 	b.w	811d778 <tcp_alloc>
 811d8f6:	bf00      	nop

0811d8f8 <tcp_close_shutdown>:
{
 811d8f8:	b530      	push	{r4, r5, lr}
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 811d8fa:	4604      	mov	r4, r0
{
 811d8fc:	b085      	sub	sp, #20
 811d8fe:	460d      	mov	r5, r1
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 811d900:	2800      	cmp	r0, #0
 811d902:	d06a      	beq.n	811d9da <tcp_close_shutdown+0xe2>
  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 811d904:	7d23      	ldrb	r3, [r4, #20]
 811d906:	b11d      	cbz	r5, 811d910 <tcp_close_shutdown+0x18>
 811d908:	2b04      	cmp	r3, #4
 811d90a:	d00c      	beq.n	811d926 <tcp_close_shutdown+0x2e>
 811d90c:	2b07      	cmp	r3, #7
 811d90e:	d00a      	beq.n	811d926 <tcp_close_shutdown+0x2e>
  switch (pcb->state) {
 811d910:	2b01      	cmp	r3, #1
 811d912:	d06a      	beq.n	811d9ea <tcp_close_shutdown+0xf2>
 811d914:	2b02      	cmp	r3, #2
 811d916:	d030      	beq.n	811d97a <tcp_close_shutdown+0x82>
 811d918:	b333      	cbz	r3, 811d968 <tcp_close_shutdown+0x70>
      return tcp_close_shutdown_fin(pcb);
 811d91a:	4620      	mov	r0, r4
}
 811d91c:	b005      	add	sp, #20
 811d91e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
      return tcp_close_shutdown_fin(pcb);
 811d922:	f7fe bf3d 	b.w	811c7a0 <tcp_close_shutdown_fin>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 811d926:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 811d928:	2a00      	cmp	r2, #0
 811d92a:	d037      	beq.n	811d99c <tcp_close_shutdown+0xa4>
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 811d92c:	8b63      	ldrh	r3, [r4, #26]
 811d92e:	06db      	lsls	r3, r3, #27
 811d930:	f140 8084 	bpl.w	811da3c <tcp_close_shutdown+0x144>
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 811d934:	8b21      	ldrh	r1, [r4, #24]
 811d936:	1d20      	adds	r0, r4, #4
 811d938:	8ae2      	ldrh	r2, [r4, #22]
 811d93a:	4623      	mov	r3, r4
 811d93c:	e9cd 2101 	strd	r2, r1, [sp, #4]
 811d940:	6a62      	ldr	r2, [r4, #36]	; 0x24
 811d942:	6d21      	ldr	r1, [r4, #80]	; 0x50
 811d944:	9000      	str	r0, [sp, #0]
 811d946:	4620      	mov	r0, r4
 811d948:	f002 fd62 	bl	8120410 <tcp_rst>
      tcp_pcb_purge(pcb);
 811d94c:	4620      	mov	r0, r4
 811d94e:	f7ff fa6b 	bl	811ce28 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 811d952:	4a45      	ldr	r2, [pc, #276]	; (811da68 <tcp_close_shutdown+0x170>)
 811d954:	6813      	ldr	r3, [r2, #0]
 811d956:	42a3      	cmp	r3, r4
 811d958:	d030      	beq.n	811d9bc <tcp_close_shutdown+0xc4>
 811d95a:	2b00      	cmp	r3, #0
 811d95c:	d030      	beq.n	811d9c0 <tcp_close_shutdown+0xc8>
 811d95e:	68da      	ldr	r2, [r3, #12]
 811d960:	42a2      	cmp	r2, r4
 811d962:	d068      	beq.n	811da36 <tcp_close_shutdown+0x13e>
 811d964:	4613      	mov	r3, r2
 811d966:	e7f8      	b.n	811d95a <tcp_close_shutdown+0x62>
      if (pcb->local_port != 0) {
 811d968:	8ae3      	ldrh	r3, [r4, #22]
 811d96a:	b9e3      	cbnz	r3, 811d9a6 <tcp_close_shutdown+0xae>
  memp_free(MEMP_TCP_PCB, pcb);
 811d96c:	4621      	mov	r1, r4
 811d96e:	2002      	movs	r0, #2
 811d970:	f7fd fefe 	bl	811b770 <memp_free>
}
 811d974:	2000      	movs	r0, #0
 811d976:	b005      	add	sp, #20
 811d978:	bd30      	pop	{r4, r5, pc}
      TCP_PCB_REMOVE_ACTIVE(pcb);
 811d97a:	4621      	mov	r1, r4
 811d97c:	483a      	ldr	r0, [pc, #232]	; (811da68 <tcp_close_shutdown+0x170>)
 811d97e:	f7ff fd53 	bl	811d428 <tcp_pcb_remove>
 811d982:	2101      	movs	r1, #1
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 811d984:	7d23      	ldrb	r3, [r4, #20]
      TCP_PCB_REMOVE_ACTIVE(pcb);
 811d986:	4a39      	ldr	r2, [pc, #228]	; (811da6c <tcp_close_shutdown+0x174>)
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 811d988:	428b      	cmp	r3, r1
      TCP_PCB_REMOVE_ACTIVE(pcb);
 811d98a:	7011      	strb	r1, [r2, #0]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 811d98c:	d1ee      	bne.n	811d96c <tcp_close_shutdown+0x74>
 811d98e:	4b38      	ldr	r3, [pc, #224]	; (811da70 <tcp_close_shutdown+0x178>)
 811d990:	22d4      	movs	r2, #212	; 0xd4
 811d992:	4938      	ldr	r1, [pc, #224]	; (811da74 <tcp_close_shutdown+0x17c>)
 811d994:	4838      	ldr	r0, [pc, #224]	; (811da78 <tcp_close_shutdown+0x180>)
 811d996:	f008 fccd 	bl	8126334 <iprintf>
 811d99a:	e7e7      	b.n	811d96c <tcp_close_shutdown+0x74>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 811d99c:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 811d99e:	f5b2 6f06 	cmp.w	r2, #2144	; 0x860
 811d9a2:	d0b5      	beq.n	811d910 <tcp_close_shutdown+0x18>
 811d9a4:	e7c2      	b.n	811d92c <tcp_close_shutdown+0x34>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 811d9a6:	4a35      	ldr	r2, [pc, #212]	; (811da7c <tcp_close_shutdown+0x184>)
 811d9a8:	6813      	ldr	r3, [r2, #0]
 811d9aa:	42a3      	cmp	r3, r4
 811d9ac:	d051      	beq.n	811da52 <tcp_close_shutdown+0x15a>
 811d9ae:	2b00      	cmp	r3, #0
 811d9b0:	d03e      	beq.n	811da30 <tcp_close_shutdown+0x138>
 811d9b2:	68da      	ldr	r2, [r3, #12]
 811d9b4:	42a2      	cmp	r2, r4
 811d9b6:	d039      	beq.n	811da2c <tcp_close_shutdown+0x134>
 811d9b8:	4613      	mov	r3, r2
 811d9ba:	e7f8      	b.n	811d9ae <tcp_close_shutdown+0xb6>
      TCP_RMV_ACTIVE(pcb);
 811d9bc:	68e3      	ldr	r3, [r4, #12]
 811d9be:	6013      	str	r3, [r2, #0]
      if (tcp_input_pcb == pcb) {
 811d9c0:	4b2f      	ldr	r3, [pc, #188]	; (811da80 <tcp_close_shutdown+0x188>)
      TCP_RMV_ACTIVE(pcb);
 811d9c2:	2000      	movs	r0, #0
 811d9c4:	4a29      	ldr	r2, [pc, #164]	; (811da6c <tcp_close_shutdown+0x174>)
 811d9c6:	2101      	movs	r1, #1
      if (tcp_input_pcb == pcb) {
 811d9c8:	681b      	ldr	r3, [r3, #0]
      TCP_RMV_ACTIVE(pcb);
 811d9ca:	60e0      	str	r0, [r4, #12]
      if (tcp_input_pcb == pcb) {
 811d9cc:	42a3      	cmp	r3, r4
      TCP_RMV_ACTIVE(pcb);
 811d9ce:	7011      	strb	r1, [r2, #0]
      if (tcp_input_pcb == pcb) {
 811d9d0:	d03c      	beq.n	811da4c <tcp_close_shutdown+0x154>
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 811d9d2:	7d23      	ldrb	r3, [r4, #20]
 811d9d4:	2b01      	cmp	r3, #1
 811d9d6:	d1c9      	bne.n	811d96c <tcp_close_shutdown+0x74>
 811d9d8:	e7d9      	b.n	811d98e <tcp_close_shutdown+0x96>
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 811d9da:	4b25      	ldr	r3, [pc, #148]	; (811da70 <tcp_close_shutdown+0x178>)
 811d9dc:	f44f 72af 	mov.w	r2, #350	; 0x15e
 811d9e0:	4928      	ldr	r1, [pc, #160]	; (811da84 <tcp_close_shutdown+0x18c>)
 811d9e2:	4825      	ldr	r0, [pc, #148]	; (811da78 <tcp_close_shutdown+0x180>)
 811d9e4:	f008 fca6 	bl	8126334 <iprintf>
 811d9e8:	e78c      	b.n	811d904 <tcp_close_shutdown+0xc>
 811d9ea:	4927      	ldr	r1, [pc, #156]	; (811da88 <tcp_close_shutdown+0x190>)
      pcb->listener = NULL;
 811d9ec:	2000      	movs	r0, #0
  switch (pcb->state) {
 811d9ee:	4b23      	ldr	r3, [pc, #140]	; (811da7c <tcp_close_shutdown+0x184>)
 811d9f0:	f101 0508 	add.w	r5, r1, #8
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 811d9f4:	681b      	ldr	r3, [r3, #0]
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 811d9f6:	b133      	cbz	r3, 811da06 <tcp_close_shutdown+0x10e>
    if (pcb->listener == lpcb) {
 811d9f8:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 811d9fa:	4294      	cmp	r4, r2
      pcb->listener = NULL;
 811d9fc:	bf08      	it	eq
 811d9fe:	67d8      	streq	r0, [r3, #124]	; 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 811da00:	68db      	ldr	r3, [r3, #12]
 811da02:	2b00      	cmp	r3, #0
 811da04:	d1f8      	bne.n	811d9f8 <tcp_close_shutdown+0x100>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 811da06:	42a9      	cmp	r1, r5
 811da08:	d002      	beq.n	811da10 <tcp_close_shutdown+0x118>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 811da0a:	f851 3b04 	ldr.w	r3, [r1], #4
 811da0e:	e7f1      	b.n	811d9f4 <tcp_close_shutdown+0xfc>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 811da10:	4621      	mov	r1, r4
 811da12:	481e      	ldr	r0, [pc, #120]	; (811da8c <tcp_close_shutdown+0x194>)
 811da14:	f7ff fd08 	bl	811d428 <tcp_pcb_remove>
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 811da18:	7d23      	ldrb	r3, [r4, #20]
 811da1a:	2b01      	cmp	r3, #1
 811da1c:	d01c      	beq.n	811da58 <tcp_close_shutdown+0x160>
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 811da1e:	4621      	mov	r1, r4
 811da20:	2003      	movs	r0, #3
 811da22:	f7fd fea5 	bl	811b770 <memp_free>
}
 811da26:	2000      	movs	r0, #0
 811da28:	b005      	add	sp, #20
 811da2a:	bd30      	pop	{r4, r5, pc}
        TCP_RMV(&tcp_bound_pcbs, pcb);
 811da2c:	68e2      	ldr	r2, [r4, #12]
 811da2e:	60da      	str	r2, [r3, #12]
 811da30:	2300      	movs	r3, #0
 811da32:	60e3      	str	r3, [r4, #12]
 811da34:	e79a      	b.n	811d96c <tcp_close_shutdown+0x74>
      TCP_RMV_ACTIVE(pcb);
 811da36:	68e2      	ldr	r2, [r4, #12]
 811da38:	60da      	str	r2, [r3, #12]
 811da3a:	e7c1      	b.n	811d9c0 <tcp_close_shutdown+0xc8>
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 811da3c:	4b0c      	ldr	r3, [pc, #48]	; (811da70 <tcp_close_shutdown+0x178>)
 811da3e:	f44f 72b2 	mov.w	r2, #356	; 0x164
 811da42:	4913      	ldr	r1, [pc, #76]	; (811da90 <tcp_close_shutdown+0x198>)
 811da44:	480c      	ldr	r0, [pc, #48]	; (811da78 <tcp_close_shutdown+0x180>)
 811da46:	f008 fc75 	bl	8126334 <iprintf>
 811da4a:	e773      	b.n	811d934 <tcp_close_shutdown+0x3c>
        tcp_trigger_input_pcb_close();
 811da4c:	f001 fd9e 	bl	811f58c <tcp_trigger_input_pcb_close>
 811da50:	e790      	b.n	811d974 <tcp_close_shutdown+0x7c>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 811da52:	68e3      	ldr	r3, [r4, #12]
 811da54:	6013      	str	r3, [r2, #0]
 811da56:	e7eb      	b.n	811da30 <tcp_close_shutdown+0x138>
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 811da58:	4b05      	ldr	r3, [pc, #20]	; (811da70 <tcp_close_shutdown+0x178>)
 811da5a:	22df      	movs	r2, #223	; 0xdf
 811da5c:	490d      	ldr	r1, [pc, #52]	; (811da94 <tcp_close_shutdown+0x19c>)
 811da5e:	4806      	ldr	r0, [pc, #24]	; (811da78 <tcp_close_shutdown+0x180>)
 811da60:	f008 fc68 	bl	8126334 <iprintf>
 811da64:	e7db      	b.n	811da1e <tcp_close_shutdown+0x126>
 811da66:	bf00      	nop
 811da68:	2002e434 	.word	0x2002e434
 811da6c:	2002e438 	.word	0x2002e438
 811da70:	0814520c 	.word	0x0814520c
 811da74:	08145248 	.word	0x08145248
 811da78:	0812b014 	.word	0x0812b014
 811da7c:	2002e43c 	.word	0x2002e43c
 811da80:	2002e478 	.word	0x2002e478
 811da84:	081457e8 	.word	0x081457e8
 811da88:	081458f8 	.word	0x081458f8
 811da8c:	2002e440 	.word	0x2002e440
 811da90:	08145808 	.word	0x08145808
 811da94:	08145824 	.word	0x08145824

0811da98 <tcp_close>:
{
 811da98:	b508      	push	{r3, lr}
  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 811da9a:	b158      	cbz	r0, 811dab4 <tcp_close+0x1c>
  if (pcb->state != LISTEN) {
 811da9c:	7d03      	ldrb	r3, [r0, #20]
 811da9e:	2b01      	cmp	r3, #1
 811daa0:	d003      	beq.n	811daaa <tcp_close+0x12>
    tcp_set_flags(pcb, TF_RXCLOSED);
 811daa2:	8b43      	ldrh	r3, [r0, #26]
 811daa4:	f043 0310 	orr.w	r3, r3, #16
 811daa8:	8343      	strh	r3, [r0, #26]
  return tcp_close_shutdown(pcb, 1);
 811daaa:	2101      	movs	r1, #1
}
 811daac:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  return tcp_close_shutdown(pcb, 1);
 811dab0:	f7ff bf22 	b.w	811d8f8 <tcp_close_shutdown>
  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 811dab4:	4b04      	ldr	r3, [pc, #16]	; (811dac8 <tcp_close+0x30>)
 811dab6:	f44f 72f4 	mov.w	r2, #488	; 0x1e8
 811daba:	4904      	ldr	r1, [pc, #16]	; (811dacc <tcp_close+0x34>)
 811dabc:	4804      	ldr	r0, [pc, #16]	; (811dad0 <tcp_close+0x38>)
 811dabe:	f008 fc39 	bl	8126334 <iprintf>
}
 811dac2:	f06f 000f 	mvn.w	r0, #15
 811dac6:	bd08      	pop	{r3, pc}
 811dac8:	0814520c 	.word	0x0814520c
 811dacc:	08145840 	.word	0x08145840
 811dad0:	0812b014 	.word	0x0812b014

0811dad4 <tcp_recv_null>:
{
 811dad4:	b510      	push	{r4, lr}
  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 811dad6:	b1c9      	cbz	r1, 811db0c <tcp_recv_null+0x38>
  if (p != NULL) {
 811dad8:	4614      	mov	r4, r2
 811dada:	4608      	mov	r0, r1
 811dadc:	b13a      	cbz	r2, 811daee <tcp_recv_null+0x1a>
    tcp_recved(pcb, p->tot_len);
 811dade:	8911      	ldrh	r1, [r2, #8]
 811dae0:	f7fe ffde 	bl	811caa0 <tcp_recved>
    pbuf_free(p);
 811dae4:	4620      	mov	r0, r4
 811dae6:	f7fe fb5b 	bl	811c1a0 <pbuf_free>
  return ERR_OK;
 811daea:	2000      	movs	r0, #0
}
 811daec:	bd10      	pop	{r4, pc}
  } else if (err == ERR_OK) {
 811daee:	b10b      	cbz	r3, 811daf4 <tcp_recv_null+0x20>
  return ERR_OK;
 811daf0:	4610      	mov	r0, r2
}
 811daf2:	bd10      	pop	{r4, pc}
  if (pcb->state != LISTEN) {
 811daf4:	7d0b      	ldrb	r3, [r1, #20]
 811daf6:	2b01      	cmp	r3, #1
 811daf8:	d003      	beq.n	811db02 <tcp_recv_null+0x2e>
    tcp_set_flags(pcb, TF_RXCLOSED);
 811dafa:	8b4b      	ldrh	r3, [r1, #26]
 811dafc:	f043 0310 	orr.w	r3, r3, #16
 811db00:	834b      	strh	r3, [r1, #26]
  return tcp_close_shutdown(pcb, 1);
 811db02:	2101      	movs	r1, #1
}
 811db04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return tcp_close_shutdown(pcb, 1);
 811db08:	f7ff bef6 	b.w	811d8f8 <tcp_close_shutdown>
  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 811db0c:	4b04      	ldr	r3, [pc, #16]	; (811db20 <tcp_recv_null+0x4c>)
 811db0e:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 811db12:	4904      	ldr	r1, [pc, #16]	; (811db24 <tcp_recv_null+0x50>)
 811db14:	4804      	ldr	r0, [pc, #16]	; (811db28 <tcp_recv_null+0x54>)
 811db16:	f008 fc0d 	bl	8126334 <iprintf>
 811db1a:	f06f 000f 	mvn.w	r0, #15
}
 811db1e:	bd10      	pop	{r4, pc}
 811db20:	0814520c 	.word	0x0814520c
 811db24:	08145858 	.word	0x08145858
 811db28:	0812b014 	.word	0x0812b014

0811db2c <tcp_process_refused_data>:
{
 811db2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 811db2e:	b378      	cbz	r0, 811db90 <tcp_process_refused_data+0x64>
    u8_t refused_flags = pcb->refused_data->flags;
 811db30:	6f85      	ldr	r5, [r0, #120]	; 0x78
    pcb->refused_data = NULL;
 811db32:	2300      	movs	r3, #0
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 811db34:	f8d0 6084 	ldr.w	r6, [r0, #132]	; 0x84
 811db38:	4604      	mov	r4, r0
    u8_t refused_flags = pcb->refused_data->flags;
 811db3a:	7b6f      	ldrb	r7, [r5, #13]
    pcb->refused_data = NULL;
 811db3c:	6783      	str	r3, [r0, #120]	; 0x78
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 811db3e:	b156      	cbz	r6, 811db56 <tcp_process_refused_data+0x2a>
 811db40:	4601      	mov	r1, r0
 811db42:	462a      	mov	r2, r5
 811db44:	6900      	ldr	r0, [r0, #16]
 811db46:	47b0      	blx	r6
    if (err == ERR_OK) {
 811db48:	b158      	cbz	r0, 811db62 <tcp_process_refused_data+0x36>
    } else if (err == ERR_ABRT) {
 811db4a:	300d      	adds	r0, #13
 811db4c:	d01d      	beq.n	811db8a <tcp_process_refused_data+0x5e>
      return ERR_INPROGRESS;
 811db4e:	f06f 0004 	mvn.w	r0, #4
      pcb->refused_data = refused_data;
 811db52:	67a5      	str	r5, [r4, #120]	; 0x78
}
 811db54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tcp_recved(pcb, p->tot_len);
 811db56:	8929      	ldrh	r1, [r5, #8]
 811db58:	f7fe ffa2 	bl	811caa0 <tcp_recved>
    pbuf_free(p);
 811db5c:	4628      	mov	r0, r5
 811db5e:	f7fe fb1f 	bl	811c1a0 <pbuf_free>
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 811db62:	06bb      	lsls	r3, r7, #26
 811db64:	d50f      	bpl.n	811db86 <tcp_process_refused_data+0x5a>
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 811db66:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 811db68:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 811db6c:	d001      	beq.n	811db72 <tcp_process_refused_data+0x46>
          pcb->rcv_wnd++;
 811db6e:	3301      	adds	r3, #1
 811db70:	8523      	strh	r3, [r4, #40]	; 0x28
        TCP_EVENT_CLOSED(pcb, err);
 811db72:	f8d4 5084 	ldr.w	r5, [r4, #132]	; 0x84
 811db76:	b135      	cbz	r5, 811db86 <tcp_process_refused_data+0x5a>
 811db78:	2300      	movs	r3, #0
 811db7a:	4621      	mov	r1, r4
 811db7c:	6920      	ldr	r0, [r4, #16]
 811db7e:	461a      	mov	r2, r3
 811db80:	47a8      	blx	r5
        if (err == ERR_ABRT) {
 811db82:	300d      	adds	r0, #13
 811db84:	d001      	beq.n	811db8a <tcp_process_refused_data+0x5e>
  return ERR_OK;
 811db86:	2000      	movs	r0, #0
}
 811db88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
          return ERR_ABRT;
 811db8a:	f06f 000c 	mvn.w	r0, #12
}
 811db8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 811db90:	4b04      	ldr	r3, [pc, #16]	; (811dba4 <tcp_process_refused_data+0x78>)
 811db92:	f240 6209 	movw	r2, #1545	; 0x609
 811db96:	4904      	ldr	r1, [pc, #16]	; (811dba8 <tcp_process_refused_data+0x7c>)
 811db98:	4804      	ldr	r0, [pc, #16]	; (811dbac <tcp_process_refused_data+0x80>)
 811db9a:	f008 fbcb 	bl	8126334 <iprintf>
 811db9e:	f06f 000f 	mvn.w	r0, #15
}
 811dba2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 811dba4:	0814520c 	.word	0x0814520c
 811dba8:	08145874 	.word	0x08145874
 811dbac:	0812b014 	.word	0x0812b014

0811dbb0 <tcp_fasttmr>:
{
 811dbb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  ++tcp_timer_ctr;
 811dbb4:	4d1c      	ldr	r5, [pc, #112]	; (811dc28 <tcp_fasttmr+0x78>)
        tcp_active_pcbs_changed = 0;
 811dbb6:	2700      	movs	r7, #0
 811dbb8:	f8df 8074 	ldr.w	r8, [pc, #116]	; 811dc30 <tcp_fasttmr+0x80>
  ++tcp_timer_ctr;
 811dbbc:	782b      	ldrb	r3, [r5, #0]
        tcp_active_pcbs_changed = 0;
 811dbbe:	4e1b      	ldr	r6, [pc, #108]	; (811dc2c <tcp_fasttmr+0x7c>)
  ++tcp_timer_ctr;
 811dbc0:	3301      	adds	r3, #1
 811dbc2:	702b      	strb	r3, [r5, #0]
  pcb = tcp_active_pcbs;
 811dbc4:	f8d8 4000 	ldr.w	r4, [r8]
  while (pcb != NULL) {
 811dbc8:	b1bc      	cbz	r4, 811dbfa <tcp_fasttmr+0x4a>
    if (pcb->last_timer != tcp_timer_ctr) {
 811dbca:	782a      	ldrb	r2, [r5, #0]
 811dbcc:	7fa3      	ldrb	r3, [r4, #30]
 811dbce:	4293      	cmp	r3, r2
 811dbd0:	d015      	beq.n	811dbfe <tcp_fasttmr+0x4e>
      if (pcb->flags & TF_ACK_DELAY) {
 811dbd2:	8b63      	ldrh	r3, [r4, #26]
      pcb->last_timer = tcp_timer_ctr;
 811dbd4:	77a2      	strb	r2, [r4, #30]
      if (pcb->flags & TF_ACK_DELAY) {
 811dbd6:	07d9      	lsls	r1, r3, #31
 811dbd8:	d41a      	bmi.n	811dc10 <tcp_fasttmr+0x60>
      if (pcb->flags & TF_CLOSEPEND) {
 811dbda:	071a      	lsls	r2, r3, #28
 811dbdc:	d411      	bmi.n	811dc02 <tcp_fasttmr+0x52>
      if (pcb->refused_data != NULL) {
 811dbde:	6fa3      	ldr	r3, [r4, #120]	; 0x78
      next = pcb->next;
 811dbe0:	f8d4 900c 	ldr.w	r9, [r4, #12]
      if (pcb->refused_data != NULL) {
 811dbe4:	b133      	cbz	r3, 811dbf4 <tcp_fasttmr+0x44>
        tcp_process_refused_data(pcb);
 811dbe6:	4620      	mov	r0, r4
        tcp_active_pcbs_changed = 0;
 811dbe8:	7037      	strb	r7, [r6, #0]
        tcp_process_refused_data(pcb);
 811dbea:	f7ff ff9f 	bl	811db2c <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 811dbee:	7833      	ldrb	r3, [r6, #0]
 811dbf0:	2b00      	cmp	r3, #0
 811dbf2:	d1e7      	bne.n	811dbc4 <tcp_fasttmr+0x14>
      pcb = next;
 811dbf4:	464c      	mov	r4, r9
  while (pcb != NULL) {
 811dbf6:	2c00      	cmp	r4, #0
 811dbf8:	d1e7      	bne.n	811dbca <tcp_fasttmr+0x1a>
}
 811dbfa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      pcb = pcb->next;
 811dbfe:	68e4      	ldr	r4, [r4, #12]
 811dc00:	e7e2      	b.n	811dbc8 <tcp_fasttmr+0x18>
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 811dc02:	f023 0308 	bic.w	r3, r3, #8
        tcp_close_shutdown_fin(pcb);
 811dc06:	4620      	mov	r0, r4
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 811dc08:	8363      	strh	r3, [r4, #26]
        tcp_close_shutdown_fin(pcb);
 811dc0a:	f7fe fdc9 	bl	811c7a0 <tcp_close_shutdown_fin>
 811dc0e:	e7e6      	b.n	811dbde <tcp_fasttmr+0x2e>
        tcp_ack_now(pcb);
 811dc10:	f043 0302 	orr.w	r3, r3, #2
        tcp_output(pcb);
 811dc14:	4620      	mov	r0, r4
        tcp_ack_now(pcb);
 811dc16:	8363      	strh	r3, [r4, #26]
        tcp_output(pcb);
 811dc18:	f002 fc74 	bl	8120504 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 811dc1c:	8b63      	ldrh	r3, [r4, #26]
 811dc1e:	f023 0303 	bic.w	r3, r3, #3
 811dc22:	b29b      	uxth	r3, r3
 811dc24:	8363      	strh	r3, [r4, #26]
 811dc26:	e7d8      	b.n	811dbda <tcp_fasttmr+0x2a>
 811dc28:	2002e449 	.word	0x2002e449
 811dc2c:	2002e438 	.word	0x2002e438
 811dc30:	2002e434 	.word	0x2002e434

0811dc34 <tcp_tmr>:
{
 811dc34:	b508      	push	{r3, lr}
  tcp_fasttmr();
 811dc36:	f7ff ffbb 	bl	811dbb0 <tcp_fasttmr>
  if (++tcp_timer & 1) {
 811dc3a:	4a06      	ldr	r2, [pc, #24]	; (811dc54 <tcp_tmr+0x20>)
 811dc3c:	7813      	ldrb	r3, [r2, #0]
 811dc3e:	3301      	adds	r3, #1
 811dc40:	b2db      	uxtb	r3, r3
 811dc42:	7013      	strb	r3, [r2, #0]
 811dc44:	07db      	lsls	r3, r3, #31
 811dc46:	d400      	bmi.n	811dc4a <tcp_tmr+0x16>
}
 811dc48:	bd08      	pop	{r3, pc}
 811dc4a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    tcp_slowtmr();
 811dc4e:	f7ff b93d 	b.w	811cecc <tcp_slowtmr>
 811dc52:	bf00      	nop
 811dc54:	2002e448 	.word	0x2002e448

0811dc58 <tcp_next_iss>:
{
 811dc58:	b508      	push	{r3, lr}
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 811dc5a:	b130      	cbz	r0, 811dc6a <tcp_next_iss+0x12>
  iss += tcp_ticks;       /* XXX */
 811dc5c:	4b07      	ldr	r3, [pc, #28]	; (811dc7c <tcp_next_iss+0x24>)
 811dc5e:	4a08      	ldr	r2, [pc, #32]	; (811dc80 <tcp_next_iss+0x28>)
 811dc60:	6818      	ldr	r0, [r3, #0]
 811dc62:	6812      	ldr	r2, [r2, #0]
 811dc64:	4410      	add	r0, r2
 811dc66:	6018      	str	r0, [r3, #0]
}
 811dc68:	bd08      	pop	{r3, pc}
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 811dc6a:	4b06      	ldr	r3, [pc, #24]	; (811dc84 <tcp_next_iss+0x2c>)
 811dc6c:	f640 02af 	movw	r2, #2223	; 0x8af
 811dc70:	4905      	ldr	r1, [pc, #20]	; (811dc88 <tcp_next_iss+0x30>)
 811dc72:	4806      	ldr	r0, [pc, #24]	; (811dc8c <tcp_next_iss+0x34>)
 811dc74:	f008 fb5e 	bl	8126334 <iprintf>
 811dc78:	e7f0      	b.n	811dc5c <tcp_next_iss+0x4>
 811dc7a:	bf00      	nop
 811dc7c:	20000428 	.word	0x20000428
 811dc80:	2002e444 	.word	0x2002e444
 811dc84:	0814520c 	.word	0x0814520c
 811dc88:	0814589c 	.word	0x0814589c
 811dc8c:	0812b014 	.word	0x0812b014

0811dc90 <tcp_eff_send_mss_netif>:
{
 811dc90:	b538      	push	{r3, r4, r5, lr}
 811dc92:	4605      	mov	r5, r0
 811dc94:	460c      	mov	r4, r1
  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 811dc96:	b172      	cbz	r2, 811dcb6 <tcp_eff_send_mss_netif+0x26>
    if (outif == NULL) {
 811dc98:	b144      	cbz	r4, 811dcac <tcp_eff_send_mss_netif+0x1c>
    mtu = outif->mtu;
 811dc9a:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
  if (mtu != 0) {
 811dc9c:	b133      	cbz	r3, 811dcac <tcp_eff_send_mss_netif+0x1c>
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 811dc9e:	2b28      	cmp	r3, #40	; 0x28
 811dca0:	d906      	bls.n	811dcb0 <tcp_eff_send_mss_netif+0x20>
 811dca2:	3b28      	subs	r3, #40	; 0x28
    sendmss = LWIP_MIN(sendmss, mss_s);
 811dca4:	b29b      	uxth	r3, r3
 811dca6:	429d      	cmp	r5, r3
 811dca8:	bf28      	it	cs
 811dcaa:	461d      	movcs	r5, r3
}
 811dcac:	4628      	mov	r0, r5
 811dcae:	bd38      	pop	{r3, r4, r5, pc}
 811dcb0:	2500      	movs	r5, #0
 811dcb2:	4628      	mov	r0, r5
 811dcb4:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 811dcb6:	4b04      	ldr	r3, [pc, #16]	; (811dcc8 <tcp_eff_send_mss_netif+0x38>)
 811dcb8:	f640 02c5 	movw	r2, #2245	; 0x8c5
 811dcbc:	4903      	ldr	r1, [pc, #12]	; (811dccc <tcp_eff_send_mss_netif+0x3c>)
 811dcbe:	4804      	ldr	r0, [pc, #16]	; (811dcd0 <tcp_eff_send_mss_netif+0x40>)
 811dcc0:	f008 fb38 	bl	8126334 <iprintf>
 811dcc4:	e7e8      	b.n	811dc98 <tcp_eff_send_mss_netif+0x8>
 811dcc6:	bf00      	nop
 811dcc8:	0814520c 	.word	0x0814520c
 811dccc:	081458b8 	.word	0x081458b8
 811dcd0:	0812b014 	.word	0x0812b014

0811dcd4 <tcp_netif_ip_addr_changed>:
  if (!ip_addr_isany(old_addr)) {
 811dcd4:	b308      	cbz	r0, 811dd1a <tcp_netif_ip_addr_changed+0x46>
{
 811dcd6:	b538      	push	{r3, r4, r5, lr}
  if (!ip_addr_isany(old_addr)) {
 811dcd8:	6803      	ldr	r3, [r0, #0]
 811dcda:	4604      	mov	r4, r0
 811dcdc:	b903      	cbnz	r3, 811dce0 <tcp_netif_ip_addr_changed+0xc>
}
 811dcde:	bd38      	pop	{r3, r4, r5, pc}
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 811dce0:	4b0e      	ldr	r3, [pc, #56]	; (811dd1c <tcp_netif_ip_addr_changed+0x48>)
 811dce2:	460d      	mov	r5, r1
 811dce4:	6819      	ldr	r1, [r3, #0]
 811dce6:	f7ff fd01 	bl	811d6ec <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 811dcea:	4b0d      	ldr	r3, [pc, #52]	; (811dd20 <tcp_netif_ip_addr_changed+0x4c>)
 811dcec:	4620      	mov	r0, r4
 811dcee:	6819      	ldr	r1, [r3, #0]
 811dcf0:	f7ff fcfc 	bl	811d6ec <tcp_netif_ip_addr_changed_pcblist>
    if (!ip_addr_isany(new_addr)) {
 811dcf4:	2d00      	cmp	r5, #0
 811dcf6:	d0f2      	beq.n	811dcde <tcp_netif_ip_addr_changed+0xa>
 811dcf8:	682b      	ldr	r3, [r5, #0]
 811dcfa:	2b00      	cmp	r3, #0
 811dcfc:	d0ef      	beq.n	811dcde <tcp_netif_ip_addr_changed+0xa>
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 811dcfe:	4b09      	ldr	r3, [pc, #36]	; (811dd24 <tcp_netif_ip_addr_changed+0x50>)
 811dd00:	681b      	ldr	r3, [r3, #0]
 811dd02:	2b00      	cmp	r3, #0
 811dd04:	d0eb      	beq.n	811dcde <tcp_netif_ip_addr_changed+0xa>
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 811dd06:	6819      	ldr	r1, [r3, #0]
 811dd08:	6822      	ldr	r2, [r4, #0]
 811dd0a:	4291      	cmp	r1, r2
 811dd0c:	d101      	bne.n	811dd12 <tcp_netif_ip_addr_changed+0x3e>
          ip_addr_copy(lpcb->local_ip, *new_addr);
 811dd0e:	682a      	ldr	r2, [r5, #0]
 811dd10:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 811dd12:	68db      	ldr	r3, [r3, #12]
 811dd14:	2b00      	cmp	r3, #0
 811dd16:	d1f6      	bne.n	811dd06 <tcp_netif_ip_addr_changed+0x32>
}
 811dd18:	bd38      	pop	{r3, r4, r5, pc}
 811dd1a:	4770      	bx	lr
 811dd1c:	2002e434 	.word	0x2002e434
 811dd20:	2002e43c 	.word	0x2002e43c
 811dd24:	2002e440 	.word	0x2002e440

0811dd28 <tcp_free_ooseq>:
{
 811dd28:	b570      	push	{r4, r5, r6, lr}
  if (pcb->ooseq) {
 811dd2a:	6f44      	ldr	r4, [r0, #116]	; 0x74
 811dd2c:	b16c      	cbz	r4, 811dd4a <tcp_free_ooseq+0x22>
 811dd2e:	4606      	mov	r6, r0
      pbuf_free(seg->p);
 811dd30:	4625      	mov	r5, r4
    struct tcp_seg *next = seg->next;
 811dd32:	6824      	ldr	r4, [r4, #0]
    if (seg->p != NULL) {
 811dd34:	6868      	ldr	r0, [r5, #4]
 811dd36:	b108      	cbz	r0, 811dd3c <tcp_free_ooseq+0x14>
      pbuf_free(seg->p);
 811dd38:	f7fe fa32 	bl	811c1a0 <pbuf_free>
    memp_free(MEMP_TCP_SEG, seg);
 811dd3c:	4629      	mov	r1, r5
 811dd3e:	2004      	movs	r0, #4
 811dd40:	f7fd fd16 	bl	811b770 <memp_free>
  while (seg != NULL) {
 811dd44:	2c00      	cmp	r4, #0
 811dd46:	d1f3      	bne.n	811dd30 <tcp_free_ooseq+0x8>
    pcb->ooseq = NULL;
 811dd48:	6774      	str	r4, [r6, #116]	; 0x74
}
 811dd4a:	bd70      	pop	{r4, r5, r6, pc}

0811dd4c <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 811dd4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 811dd4e:	4605      	mov	r5, r0
{
 811dd50:	460c      	mov	r4, r1
  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 811dd52:	2800      	cmp	r0, #0
 811dd54:	d03e      	beq.n	811ddd4 <tcp_oos_insert_segment+0x88>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 811dd56:	68eb      	ldr	r3, [r5, #12]
 811dd58:	8998      	ldrh	r0, [r3, #12]
 811dd5a:	f7fc f9e5 	bl	811a128 <lwip_htons>
 811dd5e:	07c2      	lsls	r2, r0, #31
 811dd60:	d432      	bmi.n	811ddc8 <tcp_oos_insert_segment+0x7c>
 811dd62:	4e20      	ldr	r6, [pc, #128]	; (811dde4 <tcp_oos_insert_segment+0x98>)
 811dd64:	e005      	b.n	811dd72 <tcp_oos_insert_segment+0x26>
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
      }
      old_seg = next;
      next = next->next;
 811dd66:	6827      	ldr	r7, [r4, #0]
      tcp_seg_free(old_seg);
 811dd68:	4620      	mov	r0, r4
 811dd6a:	f7fe ff95 	bl	811cc98 <tcp_seg_free>
    while (next &&
 811dd6e:	463c      	mov	r4, r7
 811dd70:	b1ef      	cbz	r7, 811ddae <tcp_oos_insert_segment+0x62>
           TCP_SEQ_GEQ((seqno + cseg->len),
 811dd72:	68e1      	ldr	r1, [r4, #12]
 811dd74:	8923      	ldrh	r3, [r4, #8]
 811dd76:	6837      	ldr	r7, [r6, #0]
 811dd78:	892a      	ldrh	r2, [r5, #8]
 811dd7a:	6848      	ldr	r0, [r1, #4]
 811dd7c:	443a      	add	r2, r7
 811dd7e:	4403      	add	r3, r0
 811dd80:	1ad3      	subs	r3, r2, r3
    while (next &&
 811dd82:	2b00      	cmp	r3, #0
 811dd84:	db15      	blt.n	811ddb2 <tcp_oos_insert_segment+0x66>
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 811dd86:	8988      	ldrh	r0, [r1, #12]
 811dd88:	f7fc f9ce 	bl	811a128 <lwip_htons>
 811dd8c:	07c3      	lsls	r3, r0, #31
 811dd8e:	d5ea      	bpl.n	811dd66 <tcp_oos_insert_segment+0x1a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 811dd90:	68eb      	ldr	r3, [r5, #12]
 811dd92:	2001      	movs	r0, #1
 811dd94:	899f      	ldrh	r7, [r3, #12]
 811dd96:	f7fc f9c7 	bl	811a128 <lwip_htons>
 811dd9a:	68eb      	ldr	r3, [r5, #12]
 811dd9c:	4338      	orrs	r0, r7
      next = next->next;
 811dd9e:	6827      	ldr	r7, [r4, #0]
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 811dda0:	8198      	strh	r0, [r3, #12]
      tcp_seg_free(old_seg);
 811dda2:	4620      	mov	r0, r4
 811dda4:	f7fe ff78 	bl	811cc98 <tcp_seg_free>
    while (next &&
 811dda8:	463c      	mov	r4, r7
 811ddaa:	2f00      	cmp	r7, #0
 811ddac:	d1e1      	bne.n	811dd72 <tcp_oos_insert_segment+0x26>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
      pbuf_realloc(cseg->p, cseg->len);
    }
  }
  cseg->next = next;
 811ddae:	602c      	str	r4, [r5, #0]
}
 811ddb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 811ddb2:	1a12      	subs	r2, r2, r0
    if (next &&
 811ddb4:	2a00      	cmp	r2, #0
 811ddb6:	ddfa      	ble.n	811ddae <tcp_oos_insert_segment+0x62>
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 811ddb8:	1bc1      	subs	r1, r0, r7
      pbuf_realloc(cseg->p, cseg->len);
 811ddba:	6868      	ldr	r0, [r5, #4]
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 811ddbc:	b289      	uxth	r1, r1
 811ddbe:	8129      	strh	r1, [r5, #8]
      pbuf_realloc(cseg->p, cseg->len);
 811ddc0:	f7fe f8d6 	bl	811bf70 <pbuf_realloc>
  cseg->next = next;
 811ddc4:	602c      	str	r4, [r5, #0]
}
 811ddc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tcp_segs_free(next);
 811ddc8:	4620      	mov	r0, r4
    next = NULL;
 811ddca:	2400      	movs	r4, #0
    tcp_segs_free(next);
 811ddcc:	f7fe ff52 	bl	811cc74 <tcp_segs_free>
  cseg->next = next;
 811ddd0:	602c      	str	r4, [r5, #0]
}
 811ddd2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 811ddd4:	4b04      	ldr	r3, [pc, #16]	; (811dde8 <tcp_oos_insert_segment+0x9c>)
 811ddd6:	f240 421f 	movw	r2, #1055	; 0x41f
 811ddda:	4904      	ldr	r1, [pc, #16]	; (811ddec <tcp_oos_insert_segment+0xa0>)
 811dddc:	4804      	ldr	r0, [pc, #16]	; (811ddf0 <tcp_oos_insert_segment+0xa4>)
 811ddde:	f008 faa9 	bl	8126334 <iprintf>
 811dde2:	e7b8      	b.n	811dd56 <tcp_oos_insert_segment+0xa>
 811dde4:	2002e474 	.word	0x2002e474
 811dde8:	08145908 	.word	0x08145908
 811ddec:	0814593c 	.word	0x0814593c
 811ddf0:	0812b014 	.word	0x0812b014

0811ddf4 <tcp_input_delayed_close>:
{
 811ddf4:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 811ddf6:	4604      	mov	r4, r0
 811ddf8:	b1c8      	cbz	r0, 811de2e <tcp_input_delayed_close+0x3a>
  if (recv_flags & TF_CLOSED) {
 811ddfa:	4b11      	ldr	r3, [pc, #68]	; (811de40 <tcp_input_delayed_close+0x4c>)
 811ddfc:	781b      	ldrb	r3, [r3, #0]
 811ddfe:	f013 0310 	ands.w	r3, r3, #16
 811de02:	d101      	bne.n	811de08 <tcp_input_delayed_close+0x14>
  return 0;
 811de04:	4618      	mov	r0, r3
}
 811de06:	bd10      	pop	{r4, pc}
    if (!(pcb->flags & TF_RXCLOSED)) {
 811de08:	8b63      	ldrh	r3, [r4, #26]
 811de0a:	06db      	lsls	r3, r3, #27
 811de0c:	d406      	bmi.n	811de1c <tcp_input_delayed_close+0x28>
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 811de0e:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 811de12:	b11b      	cbz	r3, 811de1c <tcp_input_delayed_close+0x28>
 811de14:	f06f 010e 	mvn.w	r1, #14
 811de18:	6920      	ldr	r0, [r4, #16]
 811de1a:	4798      	blx	r3
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 811de1c:	4621      	mov	r1, r4
 811de1e:	4809      	ldr	r0, [pc, #36]	; (811de44 <tcp_input_delayed_close+0x50>)
 811de20:	f7ff fb02 	bl	811d428 <tcp_pcb_remove>
    tcp_free(pcb);
 811de24:	4620      	mov	r0, r4
 811de26:	f7fe fcfb 	bl	811c820 <tcp_free>
 811de2a:	2001      	movs	r0, #1
}
 811de2c:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 811de2e:	4b06      	ldr	r3, [pc, #24]	; (811de48 <tcp_input_delayed_close+0x54>)
 811de30:	f240 225a 	movw	r2, #602	; 0x25a
 811de34:	4905      	ldr	r1, [pc, #20]	; (811de4c <tcp_input_delayed_close+0x58>)
 811de36:	4806      	ldr	r0, [pc, #24]	; (811de50 <tcp_input_delayed_close+0x5c>)
 811de38:	f008 fa7c 	bl	8126334 <iprintf>
 811de3c:	e7dd      	b.n	811ddfa <tcp_input_delayed_close+0x6>
 811de3e:	bf00      	nop
 811de40:	2002e470 	.word	0x2002e470
 811de44:	2002e434 	.word	0x2002e434
 811de48:	08145908 	.word	0x08145908
 811de4c:	08145964 	.word	0x08145964
 811de50:	0812b014 	.word	0x0812b014

0811de54 <tcp_free_acked_segments.constprop.0>:
#endif /* TCP_QUEUE_OOSEQ */

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
 811de54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 811de58:	b083      	sub	sp, #12
 811de5a:	9201      	str	r2, [sp, #4]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 811de5c:	2900      	cmp	r1, #0
 811de5e:	d03d      	beq.n	811dedc <tcp_free_acked_segments.constprop.0+0x88>
 811de60:	4607      	mov	r7, r0
 811de62:	460c      	mov	r4, r1
 811de64:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 811df2c <tcp_free_acked_segments.constprop.0+0xd8>
    seg_list = seg_list->next;

    clen = pbuf_clen(next->p);
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 811de68:	f8df b0b4 	ldr.w	fp, [pc, #180]	; 811df20 <tcp_free_acked_segments.constprop.0+0xcc>
 811de6c:	f8df a0c0 	ldr.w	sl, [pc, #192]	; 811df30 <tcp_free_acked_segments.constprop.0+0xdc>
 811de70:	f8df 90b4 	ldr.w	r9, [pc, #180]	; 811df28 <tcp_free_acked_segments.constprop.0+0xd4>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 811de74:	68e3      	ldr	r3, [r4, #12]
 811de76:	6858      	ldr	r0, [r3, #4]
 811de78:	f7fc f95a 	bl	811a130 <lwip_htonl>
 811de7c:	68e3      	ldr	r3, [r4, #12]
 811de7e:	4605      	mov	r5, r0
 811de80:	8926      	ldrh	r6, [r4, #8]
 811de82:	8998      	ldrh	r0, [r3, #12]
 811de84:	f7fc f950 	bl	811a128 <lwip_htons>
 811de88:	f8d8 3000 	ldr.w	r3, [r8]
 811de8c:	f010 0003 	ands.w	r0, r0, #3
 811de90:	eba5 0503 	sub.w	r5, r5, r3
 811de94:	bf18      	it	ne
 811de96:	2001      	movne	r0, #1
 811de98:	4435      	add	r5, r6
 811de9a:	4428      	add	r0, r5
  while (seg_list != NULL &&
 811de9c:	2800      	cmp	r0, #0
 811de9e:	dc37      	bgt.n	811df10 <tcp_free_acked_segments.constprop.0+0xbc>
    seg_list = seg_list->next;
 811dea0:	e9d4 6000 	ldrd	r6, r0, [r4]
    clen = pbuf_clen(next->p);
 811dea4:	f7fe f990 	bl	811c1c8 <pbuf_clen>
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 811dea8:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
    clen = pbuf_clen(next->p);
 811deac:	4605      	mov	r5, r0
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 811deae:	4298      	cmp	r0, r3
 811deb0:	d824      	bhi.n	811defc <tcp_free_acked_segments.constprop.0+0xa8>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 811deb2:	491a      	ldr	r1, [pc, #104]	; (811df1c <tcp_free_acked_segments.constprop.0+0xc8>)
    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 811deb4:	1b5b      	subs	r3, r3, r5
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 811deb6:	8922      	ldrh	r2, [r4, #8]
    tcp_seg_free(next);
 811deb8:	4620      	mov	r0, r4
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 811deba:	880d      	ldrh	r5, [r1, #0]
 811debc:	4634      	mov	r4, r6
    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 811debe:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 811dec2:	1953      	adds	r3, r2, r5
 811dec4:	800b      	strh	r3, [r1, #0]
    tcp_seg_free(next);
 811dec6:	f7fe fee7 	bl	811cc98 <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 811deca:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 811dece:	b11b      	cbz	r3, 811ded8 <tcp_free_acked_segments.constprop.0+0x84>
      LWIP_ASSERT("tcp_receive: valid queue length",
 811ded0:	9b01      	ldr	r3, [sp, #4]
 811ded2:	ea56 0503 	orrs.w	r5, r6, r3
 811ded6:	d006      	beq.n	811dee6 <tcp_free_acked_segments.constprop.0+0x92>
  while (seg_list != NULL &&
 811ded8:	2e00      	cmp	r6, #0
 811deda:	d1cb      	bne.n	811de74 <tcp_free_acked_segments.constprop.0+0x20>
 811dedc:	2500      	movs	r5, #0
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
}
 811dede:	4628      	mov	r0, r5
 811dee0:	b003      	add	sp, #12
 811dee2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      LWIP_ASSERT("tcp_receive: valid queue length",
 811dee6:	4b0e      	ldr	r3, [pc, #56]	; (811df20 <tcp_free_acked_segments.constprop.0+0xcc>)
 811dee8:	f240 4261 	movw	r2, #1121	; 0x461
 811deec:	490d      	ldr	r1, [pc, #52]	; (811df24 <tcp_free_acked_segments.constprop.0+0xd0>)
 811deee:	480e      	ldr	r0, [pc, #56]	; (811df28 <tcp_free_acked_segments.constprop.0+0xd4>)
 811def0:	f008 fa20 	bl	8126334 <iprintf>
}
 811def4:	4628      	mov	r0, r5
 811def6:	b003      	add	sp, #12
 811def8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 811defc:	465b      	mov	r3, fp
 811defe:	f240 4257 	movw	r2, #1111	; 0x457
 811df02:	4651      	mov	r1, sl
 811df04:	4648      	mov	r0, r9
 811df06:	f008 fa15 	bl	8126334 <iprintf>
    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 811df0a:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 811df0e:	e7d0      	b.n	811deb2 <tcp_free_acked_segments.constprop.0+0x5e>
 811df10:	4625      	mov	r5, r4
}
 811df12:	4628      	mov	r0, r5
 811df14:	b003      	add	sp, #12
 811df16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 811df1a:	bf00      	nop
 811df1c:	2002e468 	.word	0x2002e468
 811df20:	08145908 	.word	0x08145908
 811df24:	081459b4 	.word	0x081459b4
 811df28:	0812b014 	.word	0x0812b014
 811df2c:	2002e450 	.word	0x2002e450
 811df30:	0814598c 	.word	0x0814598c

0811df34 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 811df34:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 811df38:	4604      	mov	r4, r0
 811df3a:	2800      	cmp	r0, #0
 811df3c:	f000 8200 	beq.w	811e340 <tcp_receive+0x40c>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 811df40:	7d23      	ldrb	r3, [r4, #20]
 811df42:	2b03      	cmp	r3, #3
 811df44:	f240 811e 	bls.w	811e184 <tcp_receive+0x250>

  if (flags & TCP_ACK) {
 811df48:	4bb4      	ldr	r3, [pc, #720]	; (811e21c <tcp_receive+0x2e8>)
 811df4a:	781b      	ldrb	r3, [r3, #0]
 811df4c:	06dd      	lsls	r5, r3, #27
 811df4e:	f100 8097 	bmi.w	811e080 <tcp_receive+0x14c>

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 811df52:	4fb3      	ldr	r7, [pc, #716]	; (811e220 <tcp_receive+0x2ec>)
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 811df54:	4eb3      	ldr	r6, [pc, #716]	; (811e224 <tcp_receive+0x2f0>)
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 811df56:	8839      	ldrh	r1, [r7, #0]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 811df58:	6833      	ldr	r3, [r6, #0]
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 811df5a:	2900      	cmp	r1, #0
 811df5c:	d07f      	beq.n	811e05e <tcp_receive+0x12a>
 811df5e:	7d22      	ldrb	r2, [r4, #20]
 811df60:	2a06      	cmp	r2, #6
 811df62:	d87c      	bhi.n	811e05e <tcp_receive+0x12a>
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 811df64:	6a62      	ldr	r2, [r4, #36]	; 0x24
 811df66:	eba2 0803 	sub.w	r8, r2, r3
 811df6a:	f1b8 0f01 	cmp.w	r8, #1
 811df6e:	d405      	bmi.n	811df7c <tcp_receive+0x48>
 811df70:	1c50      	adds	r0, r2, #1
 811df72:	1ac0      	subs	r0, r0, r3
 811df74:	1a41      	subs	r1, r0, r1
 811df76:	2900      	cmp	r1, #0
 811df78:	f340 81f3 	ble.w	811e362 <tcp_receive+0x42e>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 811df7c:	1a99      	subs	r1, r3, r2
 811df7e:	2900      	cmp	r1, #0
 811df80:	f2c0 81ea 	blt.w	811e358 <tcp_receive+0x424>
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 811df84:	f103 0c01 	add.w	ip, r3, #1
 811df88:	8d20      	ldrh	r0, [r4, #40]	; 0x28
 811df8a:	ebac 0102 	sub.w	r1, ip, r2
 811df8e:	1a09      	subs	r1, r1, r0
 811df90:	2900      	cmp	r1, #0
 811df92:	dc39      	bgt.n	811e008 <tcp_receive+0xd4>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 811df94:	429a      	cmp	r2, r3
 811df96:	f000 8470 	beq.w	811e87a <tcp_receive+0x946>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 811df9a:	6f65      	ldr	r5, [r4, #116]	; 0x74
 811df9c:	2d00      	cmp	r5, #0
 811df9e:	f000 8378 	beq.w	811e692 <tcp_receive+0x75e>
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
          for (next = pcb->ooseq; next != NULL; next = next->next) {
            if (seqno == next->tcphdr->seqno) {
 811dfa2:	68e8      	ldr	r0, [r5, #12]
          struct tcp_seg *next, *prev = NULL;
 811dfa4:	f04f 0800 	mov.w	r8, #0
                  break;
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 811dfa8:	f103 3eff 	add.w	lr, r3, #4294967295
            if (seqno == next->tcphdr->seqno) {
 811dfac:	6842      	ldr	r2, [r0, #4]
 811dfae:	429a      	cmp	r2, r3
 811dfb0:	d019      	beq.n	811dfe6 <tcp_receive+0xb2>
              if (prev == NULL) {
 811dfb2:	f1b8 0f00 	cmp.w	r8, #0
 811dfb6:	f000 815b 	beq.w	811e270 <tcp_receive+0x33c>
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 811dfba:	f8d8 100c 	ldr.w	r1, [r8, #12]
 811dfbe:	6849      	ldr	r1, [r1, #4]
 811dfc0:	ebae 0101 	sub.w	r1, lr, r1
 811dfc4:	2900      	cmp	r1, #0
 811dfc6:	db04      	blt.n	811dfd2 <tcp_receive+0x9e>
 811dfc8:	ebac 0102 	sub.w	r1, ip, r2
 811dfcc:	2900      	cmp	r1, #0
 811dfce:	f340 8369 	ble.w	811e6a4 <tcp_receive+0x770>
              prev = next;

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 811dfd2:	6829      	ldr	r1, [r5, #0]
 811dfd4:	46a8      	mov	r8, r5
 811dfd6:	2900      	cmp	r1, #0
 811dfd8:	f000 8159 	beq.w	811e28e <tcp_receive+0x35a>
 811dfdc:	460d      	mov	r5, r1
            if (seqno == next->tcphdr->seqno) {
 811dfde:	68e8      	ldr	r0, [r5, #12]
 811dfe0:	6842      	ldr	r2, [r0, #4]
 811dfe2:	429a      	cmp	r2, r3
 811dfe4:	d1e5      	bne.n	811dfb2 <tcp_receive+0x7e>
              if (inseg.len > next->len) {
 811dfe6:	4890      	ldr	r0, [pc, #576]	; (811e228 <tcp_receive+0x2f4>)
 811dfe8:	892b      	ldrh	r3, [r5, #8]
 811dfea:	8902      	ldrh	r2, [r0, #8]
 811dfec:	429a      	cmp	r2, r3
 811dfee:	d90b      	bls.n	811e008 <tcp_receive+0xd4>
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 811dff0:	f7fe fe70 	bl	811ccd4 <tcp_seg_copy>
                if (cseg != NULL) {
 811dff4:	b140      	cbz	r0, 811e008 <tcp_receive+0xd4>
                  if (prev != NULL) {
 811dff6:	f1b8 0f00 	cmp.w	r8, #0
 811dffa:	f000 8414 	beq.w	811e826 <tcp_receive+0x8f2>
                    prev->next = cseg;
 811dffe:	f8c8 0000 	str.w	r0, [r8]
                  tcp_oos_insert_segment(cseg, next);
 811e002:	4629      	mov	r1, r5
 811e004:	f7ff fea2 	bl	811dd4c <tcp_oos_insert_segment>
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 811e008:	4620      	mov	r0, r4
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      tcp_ack_now(pcb);
    }
  }
}
 811e00a:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
        tcp_send_empty_ack(pcb);
 811e00e:	f002 ba47 	b.w	81204a0 <tcp_send_empty_ack>
      if (tcplen == 0) {
 811e012:	4f83      	ldr	r7, [pc, #524]	; (811e220 <tcp_receive+0x2ec>)
 811e014:	8839      	ldrh	r1, [r7, #0]
 811e016:	2900      	cmp	r1, #0
 811e018:	f040 8116 	bne.w	811e248 <tcp_receive+0x314>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 811e01c:	44f4      	add	ip, lr
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 811e01e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 811e020:	f8b4 e060 	ldrh.w	lr, [r4, #96]	; 0x60
 811e024:	4470      	add	r0, lr
 811e026:	4560      	cmp	r0, ip
 811e028:	f040 810e 	bne.w	811e248 <tcp_receive+0x314>
          if (pcb->rtime >= 0) {
 811e02c:	8e20      	ldrh	r0, [r4, #48]	; 0x30
            if (pcb->lastack == ackno) {
 811e02e:	0400      	lsls	r0, r0, #16
 811e030:	f100 810a 	bmi.w	811e248 <tcp_receive+0x314>
 811e034:	4590      	cmp	r8, r2
 811e036:	f040 8107 	bne.w	811e248 <tcp_receive+0x314>
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 811e03a:	f894 0043 	ldrb.w	r0, [r4, #67]	; 0x43
 811e03e:	28ff      	cmp	r0, #255	; 0xff
 811e040:	f000 8393 	beq.w	811e76a <tcp_receive+0x836>
                ++pcb->dupacks;
 811e044:	3001      	adds	r0, #1
 811e046:	b2c0      	uxtb	r0, r0
              if (pcb->dupacks > 3) {
 811e048:	2803      	cmp	r0, #3
                ++pcb->dupacks;
 811e04a:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
              if (pcb->dupacks > 3) {
 811e04e:	f200 838c 	bhi.w	811e76a <tcp_receive+0x836>
              if (pcb->dupacks >= 3) {
 811e052:	f000 8396 	beq.w	811e782 <tcp_receive+0x84e>
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 811e056:	6b60      	ldr	r0, [r4, #52]	; 0x34
 811e058:	2800      	cmp	r0, #0
 811e05a:	f040 80b6 	bne.w	811e1ca <tcp_receive+0x296>
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 811e05e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 811e060:	1a99      	subs	r1, r3, r2
 811e062:	2900      	cmp	r1, #0
 811e064:	db06      	blt.n	811e074 <tcp_receive+0x140>
 811e066:	f1c2 0201 	rsb	r2, r2, #1
 811e06a:	8d21      	ldrh	r1, [r4, #40]	; 0x28
 811e06c:	1a52      	subs	r2, r2, r1
 811e06e:	4413      	add	r3, r2
 811e070:	2b00      	cmp	r3, #0
 811e072:	dd03      	ble.n	811e07c <tcp_receive+0x148>
      tcp_ack_now(pcb);
 811e074:	8b63      	ldrh	r3, [r4, #26]
 811e076:	f043 0302 	orr.w	r3, r3, #2
 811e07a:	8363      	strh	r3, [r4, #26]
}
 811e07c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 811e080:	4e68      	ldr	r6, [pc, #416]	; (811e224 <tcp_receive+0x2f0>)
 811e082:	6d62      	ldr	r2, [r4, #84]	; 0x54
 811e084:	6833      	ldr	r3, [r6, #0]
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 811e086:	f8b4 e060 	ldrh.w	lr, [r4, #96]	; 0x60
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 811e08a:	1ad1      	subs	r1, r2, r3
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 811e08c:	f8d4 c058 	ldr.w	ip, [r4, #88]	; 0x58
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 811e090:	2900      	cmp	r1, #0
 811e092:	db7f      	blt.n	811e194 <tcp_receive+0x260>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 811e094:	4d65      	ldr	r5, [pc, #404]	; (811e22c <tcp_receive+0x2f8>)
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 811e096:	429a      	cmp	r2, r3
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 811e098:	682a      	ldr	r2, [r5, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 811e09a:	f000 80d9 	beq.w	811e250 <tcp_receive+0x31c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 811e09e:	4594      	cmp	ip, r2
 811e0a0:	f000 80df 	beq.w	811e262 <tcp_receive+0x32e>
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 811e0a4:	f8d4 8044 	ldr.w	r8, [r4, #68]	; 0x44
 811e0a8:	eba2 0108 	sub.w	r1, r2, r8
 811e0ac:	2900      	cmp	r1, #0
 811e0ae:	ddb0      	ble.n	811e012 <tcp_receive+0xde>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 811e0b0:	6d23      	ldr	r3, [r4, #80]	; 0x50
 811e0b2:	1ad3      	subs	r3, r2, r3
 811e0b4:	2b00      	cmp	r3, #0
 811e0b6:	dc7d      	bgt.n	811e1b4 <tcp_receive+0x280>
      if (pcb->flags & TF_INFR) {
 811e0b8:	8b63      	ldrh	r3, [r4, #26]
 811e0ba:	0758      	lsls	r0, r3, #29
 811e0bc:	d509      	bpl.n	811e0d2 <tcp_receive+0x19e>
        tcp_clear_flags(pcb, TF_INFR);
 811e0be:	f023 0304 	bic.w	r3, r3, #4
 811e0c2:	8363      	strh	r3, [r4, #26]
        pcb->cwnd = pcb->ssthresh;
 811e0c4:	f8b4 304a 	ldrh.w	r3, [r4, #74]	; 0x4a
 811e0c8:	f8a4 3048 	strh.w	r3, [r4, #72]	; 0x48
        pcb->bytes_acked = 0;
 811e0cc:	2300      	movs	r3, #0
 811e0ce:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 811e0d2:	f9b4 003c 	ldrsh.w	r0, [r4, #60]	; 0x3c
 811e0d6:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
      pcb->lastack = ackno;
 811e0d8:	6462      	str	r2, [r4, #68]	; 0x44
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 811e0da:	eb03 03e0 	add.w	r3, r3, r0, asr #3
      if (pcb->state >= ESTABLISHED) {
 811e0de:	7d22      	ldrb	r2, [r4, #20]
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 811e0e0:	f8a4 3040 	strh.w	r3, [r4, #64]	; 0x40
      if (pcb->state >= ESTABLISHED) {
 811e0e4:	2a03      	cmp	r2, #3
      pcb->nrtx = 0;
 811e0e6:	f04f 0300 	mov.w	r3, #0
 811e0ea:	f8a4 3042 	strh.w	r3, [r4, #66]	; 0x42
      if (pcb->state >= ESTABLISHED) {
 811e0ee:	d913      	bls.n	811e118 <tcp_receive+0x1e4>
        if (pcb->cwnd < pcb->ssthresh) {
 811e0f0:	f8b4 3048 	ldrh.w	r3, [r4, #72]	; 0x48
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 811e0f4:	b289      	uxth	r1, r1
        if (pcb->cwnd < pcb->ssthresh) {
 811e0f6:	f8b4 204a 	ldrh.w	r2, [r4, #74]	; 0x4a
 811e0fa:	429a      	cmp	r2, r3
 811e0fc:	f200 81c9 	bhi.w	811e492 <tcp_receive+0x55e>
          TCP_WND_INC(pcb->bytes_acked, acked);
 811e100:	f8b4 206a 	ldrh.w	r2, [r4, #106]	; 0x6a
 811e104:	4411      	add	r1, r2
 811e106:	b289      	uxth	r1, r1
 811e108:	428a      	cmp	r2, r1
 811e10a:	f200 82a9 	bhi.w	811e660 <tcp_receive+0x72c>
          if (pcb->bytes_acked >= pcb->cwnd) {
 811e10e:	428b      	cmp	r3, r1
 811e110:	f240 82a8 	bls.w	811e664 <tcp_receive+0x730>
 811e114:	f8a4 106a 	strh.w	r1, [r4, #106]	; 0x6a
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 811e118:	4620      	mov	r0, r4
 811e11a:	e9d4 211b 	ldrd	r2, r1, [r4, #108]	; 0x6c
 811e11e:	f7ff fe99 	bl	811de54 <tcp_free_acked_segments.constprop.0>
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 811e122:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 811e124:	4602      	mov	r2, r0
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 811e126:	6720      	str	r0, [r4, #112]	; 0x70
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 811e128:	4620      	mov	r0, r4
 811e12a:	f7ff fe93 	bl	811de54 <tcp_free_acked_segments.constprop.0>
      if (pcb->unacked == NULL) {
 811e12e:	6f22      	ldr	r2, [r4, #112]	; 0x70
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 811e130:	66e0      	str	r0, [r4, #108]	; 0x6c
      if (pcb->unacked == NULL) {
 811e132:	fab2 f382 	clz	r3, r2
 811e136:	095b      	lsrs	r3, r3, #5
 811e138:	425b      	negs	r3, r3
 811e13a:	8623      	strh	r3, [r4, #48]	; 0x30
      pcb->polltmr = 0;
 811e13c:	2300      	movs	r3, #0
 811e13e:	7723      	strb	r3, [r4, #28]
      if (pcb->unsent == NULL) {
 811e140:	2800      	cmp	r0, #0
 811e142:	f000 81a3 	beq.w	811e48c <tcp_receive+0x558>
      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 811e146:	4b3a      	ldr	r3, [pc, #232]	; (811e230 <tcp_receive+0x2fc>)
 811e148:	8819      	ldrh	r1, [r3, #0]
 811e14a:	f8b4 3064 	ldrh.w	r3, [r4, #100]	; 0x64
 811e14e:	440b      	add	r3, r1
 811e150:	f8a4 3064 	strh.w	r3, [r4, #100]	; 0x64
      if (pcb->flags & TF_RTO) {
 811e154:	8b63      	ldrh	r3, [r4, #26]
 811e156:	0519      	lsls	r1, r3, #20
 811e158:	f140 80fa 	bpl.w	811e350 <tcp_receive+0x41c>
        if (pcb->unacked == NULL) {
 811e15c:	2a00      	cmp	r2, #0
 811e15e:	f000 81af 	beq.w	811e4c0 <tcp_receive+0x58c>
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 811e162:	68d3      	ldr	r3, [r2, #12]
 811e164:	6ce7      	ldr	r7, [r4, #76]	; 0x4c
 811e166:	6858      	ldr	r0, [r3, #4]
 811e168:	f7fb ffe2 	bl	811a130 <lwip_htonl>
 811e16c:	1a38      	subs	r0, r7, r0
 811e16e:	2800      	cmp	r0, #0
 811e170:	f300 80ee 	bgt.w	811e350 <tcp_receive+0x41c>
          tcp_clear_flags(pcb, TF_RTO);
 811e174:	8b63      	ldrh	r3, [r4, #26]
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 811e176:	4f2a      	ldr	r7, [pc, #168]	; (811e220 <tcp_receive+0x2ec>)
          tcp_clear_flags(pcb, TF_RTO);
 811e178:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 811e17c:	8839      	ldrh	r1, [r7, #0]
          tcp_clear_flags(pcb, TF_RTO);
 811e17e:	8363      	strh	r3, [r4, #26]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 811e180:	6833      	ldr	r3, [r6, #0]
 811e182:	e01d      	b.n	811e1c0 <tcp_receive+0x28c>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 811e184:	4b2b      	ldr	r3, [pc, #172]	; (811e234 <tcp_receive+0x300>)
 811e186:	f240 427c 	movw	r2, #1148	; 0x47c
 811e18a:	492b      	ldr	r1, [pc, #172]	; (811e238 <tcp_receive+0x304>)
 811e18c:	482b      	ldr	r0, [pc, #172]	; (811e23c <tcp_receive+0x308>)
 811e18e:	f008 f8d1 	bl	8126334 <iprintf>
 811e192:	e6d9      	b.n	811df48 <tcp_receive+0x14>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 811e194:	4a2a      	ldr	r2, [pc, #168]	; (811e240 <tcp_receive+0x30c>)
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 811e196:	4d25      	ldr	r5, [pc, #148]	; (811e22c <tcp_receive+0x2f8>)
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 811e198:	6812      	ldr	r2, [r2, #0]
 811e19a:	89d1      	ldrh	r1, [r2, #14]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 811e19c:	682a      	ldr	r2, [r5, #0]
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 811e19e:	f8b4 0062 	ldrh.w	r0, [r4, #98]	; 0x62
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 811e1a2:	f8a4 1060 	strh.w	r1, [r4, #96]	; 0x60
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 811e1a6:	4288      	cmp	r0, r1
      pcb->snd_wl2 = ackno;
 811e1a8:	e9c4 3215 	strd	r3, r2, [r4, #84]	; 0x54
        pcb->snd_wnd_max = pcb->snd_wnd;
 811e1ac:	bf38      	it	cc
 811e1ae:	f8a4 1062 	strhcc.w	r1, [r4, #98]	; 0x62
      pcb->snd_wl1 = seqno;
 811e1b2:	e777      	b.n	811e0a4 <tcp_receive+0x170>
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 811e1b4:	4f1a      	ldr	r7, [pc, #104]	; (811e220 <tcp_receive+0x2ec>)
      tcp_send_empty_ack(pcb);
 811e1b6:	4620      	mov	r0, r4
 811e1b8:	f002 f972 	bl	81204a0 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 811e1bc:	6833      	ldr	r3, [r6, #0]
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 811e1be:	8839      	ldrh	r1, [r7, #0]
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 811e1c0:	6b60      	ldr	r0, [r4, #52]	; 0x34
 811e1c2:	2800      	cmp	r0, #0
 811e1c4:	f43f aec9 	beq.w	811df5a <tcp_receive+0x26>
 811e1c8:	682a      	ldr	r2, [r5, #0]
 811e1ca:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 811e1cc:	1aaa      	subs	r2, r5, r2
 811e1ce:	2a00      	cmp	r2, #0
 811e1d0:	f6bf aec3 	bge.w	811df5a <tcp_receive+0x26>
      m = (s16_t)(m - (pcb->sa >> 3));
 811e1d4:	f9b4 503c 	ldrsh.w	r5, [r4, #60]	; 0x3c
      m = (s16_t)(tcp_ticks - pcb->rttest);
 811e1d8:	b280      	uxth	r0, r0
 811e1da:	4a1a      	ldr	r2, [pc, #104]	; (811e244 <tcp_receive+0x310>)
      m = (s16_t)(m - (pcb->sa >> 3));
 811e1dc:	f3c5 0ccf 	ubfx	ip, r5, #3, #16
      m = (s16_t)(tcp_ticks - pcb->rttest);
 811e1e0:	f8b2 e000 	ldrh.w	lr, [r2]
      m = (s16_t)(m - (pcb->sa >> 3));
 811e1e4:	ebae 020c 	sub.w	r2, lr, ip
 811e1e8:	1a12      	subs	r2, r2, r0
 811e1ea:	b292      	uxth	r2, r2
      pcb->sa = (s16_t)(pcb->sa + m);
 811e1ec:	4415      	add	r5, r2
      if (m < 0) {
 811e1ee:	f412 4f00 	tst.w	r2, #32768	; 0x8000
      pcb->sa = (s16_t)(pcb->sa + m);
 811e1f2:	b22d      	sxth	r5, r5
 811e1f4:	87a5      	strh	r5, [r4, #60]	; 0x3c
      if (m < 0) {
 811e1f6:	d003      	beq.n	811e200 <tcp_receive+0x2cc>
        m = (s16_t) - m;
 811e1f8:	ebac 0c0e 	sub.w	ip, ip, lr
 811e1fc:	4460      	add	r0, ip
 811e1fe:	b282      	uxth	r2, r0
      m = (s16_t)(m - (pcb->sv >> 2));
 811e200:	f9b4 003e 	ldrsh.w	r0, [r4, #62]	; 0x3e
      pcb->sv = (s16_t)(pcb->sv + m);
 811e204:	eba0 00a0 	sub.w	r0, r0, r0, asr #2
 811e208:	4410      	add	r0, r2
      pcb->rttest = 0;
 811e20a:	2200      	movs	r2, #0
      pcb->sv = (s16_t)(pcb->sv + m);
 811e20c:	b280      	uxth	r0, r0
      pcb->rttest = 0;
 811e20e:	6362      	str	r2, [r4, #52]	; 0x34
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 811e210:	eb00 05e5 	add.w	r5, r0, r5, asr #3
      pcb->sv = (s16_t)(pcb->sv + m);
 811e214:	87e0      	strh	r0, [r4, #62]	; 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 811e216:	f8a4 5040 	strh.w	r5, [r4, #64]	; 0x40
      pcb->rttest = 0;
 811e21a:	e69e      	b.n	811df5a <tcp_receive+0x26>
 811e21c:	2002e454 	.word	0x2002e454
 811e220:	2002e48e 	.word	0x2002e48e
 811e224:	2002e474 	.word	0x2002e474
 811e228:	2002e458 	.word	0x2002e458
 811e22c:	2002e450 	.word	0x2002e450
 811e230:	2002e468 	.word	0x2002e468
 811e234:	08145908 	.word	0x08145908
 811e238:	081459f0 	.word	0x081459f0
 811e23c:	0812b014 	.word	0x0812b014
 811e240:	2002e480 	.word	0x2002e480
 811e244:	2002e444 	.word	0x2002e444
        pcb->dupacks = 0;
 811e248:	2200      	movs	r2, #0
 811e24a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 811e24e:	e7b7      	b.n	811e1c0 <tcp_receive+0x28c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 811e250:	ebac 0102 	sub.w	r1, ip, r2
 811e254:	2900      	cmp	r1, #0
 811e256:	f6bf af22 	bge.w	811e09e <tcp_receive+0x16a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 811e25a:	49ac      	ldr	r1, [pc, #688]	; (811e50c <tcp_receive+0x5d8>)
 811e25c:	6809      	ldr	r1, [r1, #0]
 811e25e:	89c9      	ldrh	r1, [r1, #14]
 811e260:	e79d      	b.n	811e19e <tcp_receive+0x26a>
 811e262:	49aa      	ldr	r1, [pc, #680]	; (811e50c <tcp_receive+0x5d8>)
 811e264:	6809      	ldr	r1, [r1, #0]
 811e266:	89c9      	ldrh	r1, [r1, #14]
 811e268:	458e      	cmp	lr, r1
 811e26a:	f4bf af1b 	bcs.w	811e0a4 <tcp_receive+0x170>
 811e26e:	e796      	b.n	811e19e <tcp_receive+0x26a>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 811e270:	1a99      	subs	r1, r3, r2
 811e272:	2900      	cmp	r1, #0
 811e274:	f6bf aead 	bge.w	811dfd2 <tcp_receive+0x9e>
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 811e278:	48a5      	ldr	r0, [pc, #660]	; (811e510 <tcp_receive+0x5dc>)
 811e27a:	f7fe fd2b 	bl	811ccd4 <tcp_seg_copy>
                  if (cseg != NULL) {
 811e27e:	2800      	cmp	r0, #0
 811e280:	f43f aec2 	beq.w	811e008 <tcp_receive+0xd4>
                    tcp_oos_insert_segment(cseg, next);
 811e284:	4629      	mov	r1, r5
                    pcb->ooseq = cseg;
 811e286:	6760      	str	r0, [r4, #116]	; 0x74
                    tcp_oos_insert_segment(cseg, next);
 811e288:	f7ff fd60 	bl	811dd4c <tcp_oos_insert_segment>
 811e28c:	e6bc      	b.n	811e008 <tcp_receive+0xd4>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 811e28e:	1a9b      	subs	r3, r3, r2
              if (next->next == NULL &&
 811e290:	2b00      	cmp	r3, #0
 811e292:	f77f aeb9 	ble.w	811e008 <tcp_receive+0xd4>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 811e296:	8980      	ldrh	r0, [r0, #12]
 811e298:	f7fb ff46 	bl	811a128 <lwip_htons>
 811e29c:	07c1      	lsls	r1, r0, #31
 811e29e:	f53f aeb3 	bmi.w	811e008 <tcp_receive+0xd4>
                next->next = tcp_seg_copy(&inseg);
 811e2a2:	489b      	ldr	r0, [pc, #620]	; (811e510 <tcp_receive+0x5dc>)
 811e2a4:	f7fe fd16 	bl	811ccd4 <tcp_seg_copy>
 811e2a8:	6028      	str	r0, [r5, #0]
                if (next->next != NULL) {
 811e2aa:	2800      	cmp	r0, #0
 811e2ac:	f43f aeac 	beq.w	811e008 <tcp_receive+0xd4>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 811e2b0:	68eb      	ldr	r3, [r5, #12]
 811e2b2:	892a      	ldrh	r2, [r5, #8]
 811e2b4:	6859      	ldr	r1, [r3, #4]
 811e2b6:	6833      	ldr	r3, [r6, #0]
 811e2b8:	440a      	add	r2, r1
 811e2ba:	1ad2      	subs	r2, r2, r3
 811e2bc:	2a00      	cmp	r2, #0
 811e2be:	dd05      	ble.n	811e2cc <tcp_receive+0x398>
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 811e2c0:	1a5b      	subs	r3, r3, r1
                    pbuf_realloc(next->p, next->len);
 811e2c2:	6868      	ldr	r0, [r5, #4]
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 811e2c4:	b299      	uxth	r1, r3
 811e2c6:	8129      	strh	r1, [r5, #8]
                    pbuf_realloc(next->p, next->len);
 811e2c8:	f7fd fe52 	bl	811bf70 <pbuf_realloc>
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 811e2cc:	6832      	ldr	r2, [r6, #0]
 811e2ce:	883b      	ldrh	r3, [r7, #0]
 811e2d0:	4413      	add	r3, r2
 811e2d2:	6a62      	ldr	r2, [r4, #36]	; 0x24
 811e2d4:	1a9b      	subs	r3, r3, r2
 811e2d6:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 811e2d8:	1a9b      	subs	r3, r3, r2
 811e2da:	2b00      	cmp	r3, #0
 811e2dc:	f77f ae94 	ble.w	811e008 <tcp_receive+0xd4>
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 811e2e0:	682b      	ldr	r3, [r5, #0]
 811e2e2:	68db      	ldr	r3, [r3, #12]
 811e2e4:	8998      	ldrh	r0, [r3, #12]
 811e2e6:	f7fb ff1f 	bl	811a128 <lwip_htons>
 811e2ea:	07c2      	lsls	r2, r0, #31
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 811e2ec:	682b      	ldr	r3, [r5, #0]
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 811e2ee:	f100 82b1 	bmi.w	811e854 <tcp_receive+0x920>
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 811e2f2:	8d21      	ldrh	r1, [r4, #40]	; 0x28
 811e2f4:	6832      	ldr	r2, [r6, #0]
                    pbuf_realloc(next->next->p, next->next->len);
 811e2f6:	6858      	ldr	r0, [r3, #4]
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 811e2f8:	1a89      	subs	r1, r1, r2
 811e2fa:	6a62      	ldr	r2, [r4, #36]	; 0x24
 811e2fc:	4411      	add	r1, r2
 811e2fe:	b289      	uxth	r1, r1
 811e300:	8119      	strh	r1, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 811e302:	f7fd fe35 	bl	811bf70 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 811e306:	682b      	ldr	r3, [r5, #0]
 811e308:	891d      	ldrh	r5, [r3, #8]
 811e30a:	68db      	ldr	r3, [r3, #12]
 811e30c:	8998      	ldrh	r0, [r3, #12]
 811e30e:	f7fb ff0b 	bl	811a128 <lwip_htons>
 811e312:	f010 0303 	ands.w	r3, r0, #3
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 811e316:	6831      	ldr	r1, [r6, #0]
                    tcplen = TCP_TCPLEN(next->next);
 811e318:	bf18      	it	ne
 811e31a:	2301      	movne	r3, #1
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 811e31c:	8d22      	ldrh	r2, [r4, #40]	; 0x28
                    tcplen = TCP_TCPLEN(next->next);
 811e31e:	442b      	add	r3, r5
 811e320:	b29b      	uxth	r3, r3
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 811e322:	4419      	add	r1, r3
                    tcplen = TCP_TCPLEN(next->next);
 811e324:	803b      	strh	r3, [r7, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 811e326:	6a63      	ldr	r3, [r4, #36]	; 0x24
 811e328:	4413      	add	r3, r2
 811e32a:	4299      	cmp	r1, r3
 811e32c:	f43f ae6c 	beq.w	811e008 <tcp_receive+0xd4>
 811e330:	4b78      	ldr	r3, [pc, #480]	; (811e514 <tcp_receive+0x5e0>)
 811e332:	f44f 62df 	mov.w	r2, #1784	; 0x6f8
 811e336:	4978      	ldr	r1, [pc, #480]	; (811e518 <tcp_receive+0x5e4>)
 811e338:	4878      	ldr	r0, [pc, #480]	; (811e51c <tcp_receive+0x5e8>)
 811e33a:	f007 fffb 	bl	8126334 <iprintf>
 811e33e:	e663      	b.n	811e008 <tcp_receive+0xd4>
  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 811e340:	4b74      	ldr	r3, [pc, #464]	; (811e514 <tcp_receive+0x5e0>)
 811e342:	f240 427b 	movw	r2, #1147	; 0x47b
 811e346:	4976      	ldr	r1, [pc, #472]	; (811e520 <tcp_receive+0x5ec>)
 811e348:	4874      	ldr	r0, [pc, #464]	; (811e51c <tcp_receive+0x5e8>)
 811e34a:	f007 fff3 	bl	8126334 <iprintf>
 811e34e:	e5f7      	b.n	811df40 <tcp_receive+0xc>
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 811e350:	4f74      	ldr	r7, [pc, #464]	; (811e524 <tcp_receive+0x5f0>)
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 811e352:	6833      	ldr	r3, [r6, #0]
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 811e354:	8839      	ldrh	r1, [r7, #0]
 811e356:	e733      	b.n	811e1c0 <tcp_receive+0x28c>
        tcp_ack_now(pcb);
 811e358:	8b63      	ldrh	r3, [r4, #26]
 811e35a:	f043 0302 	orr.w	r3, r3, #2
 811e35e:	8363      	strh	r3, [r4, #26]
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 811e360:	e652      	b.n	811e008 <tcp_receive+0xd4>
      struct pbuf *p = inseg.p;
 811e362:	f8df 91ac 	ldr.w	r9, [pc, #428]	; 811e510 <tcp_receive+0x5dc>
 811e366:	f8d9 5004 	ldr.w	r5, [r9, #4]
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 811e36a:	2d00      	cmp	r5, #0
 811e36c:	f000 8170 	beq.w	811e650 <tcp_receive+0x71c>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 811e370:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 811e374:	4598      	cmp	r8, r3
 811e376:	f200 80c0 	bhi.w	811e4fa <tcp_receive+0x5c6>
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 811e37a:	f8d9 3004 	ldr.w	r3, [r9, #4]
      off = (u16_t)off32;
 811e37e:	fa1f f888 	uxth.w	r8, r8
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 811e382:	891a      	ldrh	r2, [r3, #8]
 811e384:	4542      	cmp	r2, r8
 811e386:	f0c0 80ad 	bcc.w	811e4e4 <tcp_receive+0x5b0>
      inseg.len -= off;
 811e38a:	f8b9 3008 	ldrh.w	r3, [r9, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 811e38e:	eba2 0208 	sub.w	r2, r2, r8
      inseg.len -= off;
 811e392:	eba3 0308 	sub.w	r3, r3, r8
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 811e396:	b292      	uxth	r2, r2
      inseg.len -= off;
 811e398:	f8a9 3008 	strh.w	r3, [r9, #8]
      while (p->len < off) {
 811e39c:	896b      	ldrh	r3, [r5, #10]
 811e39e:	4543      	cmp	r3, r8
 811e3a0:	d20a      	bcs.n	811e3b8 <tcp_receive+0x484>
        p->len = 0;
 811e3a2:	2100      	movs	r1, #0
        off -= p->len;
 811e3a4:	eba8 0303 	sub.w	r3, r8, r3
        p->len = 0;
 811e3a8:	8169      	strh	r1, [r5, #10]
        p->tot_len = new_tot_len;
 811e3aa:	812a      	strh	r2, [r5, #8]
        p = p->next;
 811e3ac:	682d      	ldr	r5, [r5, #0]
        off -= p->len;
 811e3ae:	fa1f f883 	uxth.w	r8, r3
      while (p->len < off) {
 811e3b2:	896b      	ldrh	r3, [r5, #10]
 811e3b4:	4543      	cmp	r3, r8
 811e3b6:	d3f5      	bcc.n	811e3a4 <tcp_receive+0x470>
      pbuf_remove_header(p, off);
 811e3b8:	4641      	mov	r1, r8
 811e3ba:	4628      	mov	r0, r5
 811e3bc:	f7fd fe64 	bl	811c088 <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 811e3c0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 811e3c2:	f8d9 200c 	ldr.w	r2, [r9, #12]
 811e3c6:	6033      	str	r3, [r6, #0]
 811e3c8:	6053      	str	r3, [r2, #4]
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 811e3ca:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 811e3cc:	2b00      	cmp	r3, #0
 811e3ce:	f43f ae1b 	beq.w	811e008 <tcp_receive+0xd4>
        tcplen = TCP_TCPLEN(&inseg);
 811e3d2:	f8d9 300c 	ldr.w	r3, [r9, #12]
 811e3d6:	f8b9 5008 	ldrh.w	r5, [r9, #8]
 811e3da:	8998      	ldrh	r0, [r3, #12]
 811e3dc:	f7fb fea4 	bl	811a128 <lwip_htons>
 811e3e0:	f010 0303 	ands.w	r3, r0, #3
        if (tcplen > pcb->rcv_wnd) {
 811e3e4:	8d22      	ldrh	r2, [r4, #40]	; 0x28
        tcplen = TCP_TCPLEN(&inseg);
 811e3e6:	bf18      	it	ne
 811e3e8:	2301      	movne	r3, #1
 811e3ea:	442b      	add	r3, r5
 811e3ec:	b29b      	uxth	r3, r3
        if (tcplen > pcb->rcv_wnd) {
 811e3ee:	429a      	cmp	r2, r3
        tcplen = TCP_TCPLEN(&inseg);
 811e3f0:	803b      	strh	r3, [r7, #0]
        if (tcplen > pcb->rcv_wnd) {
 811e3f2:	f0c0 8181 	bcc.w	811e6f8 <tcp_receive+0x7c4>
        if (pcb->ooseq != NULL) {
 811e3f6:	6f63      	ldr	r3, [r4, #116]	; 0x74
 811e3f8:	2b00      	cmp	r3, #0
 811e3fa:	f000 80a0 	beq.w	811e53e <tcp_receive+0x60a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 811e3fe:	f8d9 300c 	ldr.w	r3, [r9, #12]
 811e402:	8998      	ldrh	r0, [r3, #12]
 811e404:	f7fb fe90 	bl	811a128 <lwip_htons>
 811e408:	07c2      	lsls	r2, r0, #31
 811e40a:	f100 8095 	bmi.w	811e538 <tcp_receive+0x604>
            struct tcp_seg *next = pcb->ooseq;
 811e40e:	6f65      	ldr	r5, [r4, #116]	; 0x74
            while (next &&
 811e410:	b955      	cbnz	r5, 811e428 <tcp_receive+0x4f4>
 811e412:	e1f4      	b.n	811e7fe <tcp_receive+0x8ca>
              next = next->next;
 811e414:	f8d5 8000 	ldr.w	r8, [r5]
              tcp_seg_free(tmp);
 811e418:	4628      	mov	r0, r5
 811e41a:	f7fe fc3d 	bl	811cc98 <tcp_seg_free>
            while (next &&
 811e41e:	4645      	mov	r5, r8
 811e420:	f1b8 0f00 	cmp.w	r8, #0
 811e424:	f000 81eb 	beq.w	811e7fe <tcp_receive+0x8ca>
                   TCP_SEQ_GEQ(seqno + tcplen,
 811e428:	68e8      	ldr	r0, [r5, #12]
 811e42a:	883a      	ldrh	r2, [r7, #0]
 811e42c:	f8d6 e000 	ldr.w	lr, [r6]
 811e430:	892b      	ldrh	r3, [r5, #8]
 811e432:	f8d0 c004 	ldr.w	ip, [r0, #4]
 811e436:	eb02 010e 	add.w	r1, r2, lr
 811e43a:	4463      	add	r3, ip
 811e43c:	1acb      	subs	r3, r1, r3
            while (next &&
 811e43e:	2b00      	cmp	r3, #0
 811e440:	f2c0 81a5 	blt.w	811e78e <tcp_receive+0x85a>
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 811e444:	8980      	ldrh	r0, [r0, #12]
 811e446:	f7fb fe6f 	bl	811a128 <lwip_htons>
 811e44a:	07c3      	lsls	r3, r0, #31
 811e44c:	d5e2      	bpl.n	811e414 <tcp_receive+0x4e0>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 811e44e:	f8d9 300c 	ldr.w	r3, [r9, #12]
 811e452:	8998      	ldrh	r0, [r3, #12]
 811e454:	f7fb fe68 	bl	811a128 <lwip_htons>
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 811e458:	0780      	lsls	r0, r0, #30
 811e45a:	d4db      	bmi.n	811e414 <tcp_receive+0x4e0>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 811e45c:	f8d9 300c 	ldr.w	r3, [r9, #12]
 811e460:	2001      	movs	r0, #1
 811e462:	f8b3 800c 	ldrh.w	r8, [r3, #12]
 811e466:	f7fb fe5f 	bl	811a128 <lwip_htons>
 811e46a:	f8d9 300c 	ldr.w	r3, [r9, #12]
 811e46e:	ea48 0000 	orr.w	r0, r8, r0
                tcplen = TCP_TCPLEN(&inseg);
 811e472:	f8b9 8008 	ldrh.w	r8, [r9, #8]
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 811e476:	8198      	strh	r0, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 811e478:	b280      	uxth	r0, r0
 811e47a:	f7fb fe55 	bl	811a128 <lwip_htons>
 811e47e:	f010 0003 	ands.w	r0, r0, #3
 811e482:	bf18      	it	ne
 811e484:	2001      	movne	r0, #1
 811e486:	4440      	add	r0, r8
 811e488:	8038      	strh	r0, [r7, #0]
 811e48a:	e7c3      	b.n	811e414 <tcp_receive+0x4e0>
        pcb->unsent_oversize = 0;
 811e48c:	f8a4 0068 	strh.w	r0, [r4, #104]	; 0x68
 811e490:	e659      	b.n	811e146 <tcp_receive+0x212>
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 811e492:	8b62      	ldrh	r2, [r4, #26]
 811e494:	f412 6f00 	tst.w	r2, #2048	; 0x800
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 811e498:	8e62      	ldrh	r2, [r4, #50]	; 0x32
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 811e49a:	bf14      	ite	ne
 811e49c:	2001      	movne	r0, #1
 811e49e:	2002      	moveq	r0, #2
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 811e4a0:	fb12 f200 	smulbb	r2, r2, r0
 811e4a4:	b292      	uxth	r2, r2
          TCP_WND_INC(pcb->cwnd, increase);
 811e4a6:	428a      	cmp	r2, r1
 811e4a8:	bf94      	ite	ls
 811e4aa:	1898      	addls	r0, r3, r2
 811e4ac:	1858      	addhi	r0, r3, r1
 811e4ae:	b282      	uxth	r2, r0
 811e4b0:	4293      	cmp	r3, r2
 811e4b2:	f240 80e0 	bls.w	811e676 <tcp_receive+0x742>
 811e4b6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 811e4ba:	f8a4 3048 	strh.w	r3, [r4, #72]	; 0x48
 811e4be:	e62b      	b.n	811e118 <tcp_receive+0x1e4>
          if ((pcb->unsent == NULL) ||
 811e4c0:	b148      	cbz	r0, 811e4d6 <tcp_receive+0x5a2>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 811e4c2:	68c3      	ldr	r3, [r0, #12]
 811e4c4:	6ce7      	ldr	r7, [r4, #76]	; 0x4c
 811e4c6:	6858      	ldr	r0, [r3, #4]
 811e4c8:	f7fb fe32 	bl	811a130 <lwip_htonl>
 811e4cc:	1a38      	subs	r0, r7, r0
          if ((pcb->unsent == NULL) ||
 811e4ce:	2800      	cmp	r0, #0
 811e4d0:	f73f af3e 	bgt.w	811e350 <tcp_receive+0x41c>
            tcp_clear_flags(pcb, TF_RTO);
 811e4d4:	8b63      	ldrh	r3, [r4, #26]
 811e4d6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 811e4da:	4f12      	ldr	r7, [pc, #72]	; (811e524 <tcp_receive+0x5f0>)
            tcp_clear_flags(pcb, TF_RTO);
 811e4dc:	8363      	strh	r3, [r4, #26]
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 811e4de:	8839      	ldrh	r1, [r7, #0]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 811e4e0:	6833      	ldr	r3, [r6, #0]
 811e4e2:	e66d      	b.n	811e1c0 <tcp_receive+0x28c>
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 811e4e4:	4b0b      	ldr	r3, [pc, #44]	; (811e514 <tcp_receive+0x5e0>)
 811e4e6:	f240 5297 	movw	r2, #1431	; 0x597
 811e4ea:	490f      	ldr	r1, [pc, #60]	; (811e528 <tcp_receive+0x5f4>)
 811e4ec:	480b      	ldr	r0, [pc, #44]	; (811e51c <tcp_receive+0x5e8>)
 811e4ee:	f007 ff21 	bl	8126334 <iprintf>
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 811e4f2:	f8d9 3004 	ldr.w	r3, [r9, #4]
 811e4f6:	891a      	ldrh	r2, [r3, #8]
 811e4f8:	e747      	b.n	811e38a <tcp_receive+0x456>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 811e4fa:	4b06      	ldr	r3, [pc, #24]	; (811e514 <tcp_receive+0x5e0>)
 811e4fc:	f240 5295 	movw	r2, #1429	; 0x595
 811e500:	490a      	ldr	r1, [pc, #40]	; (811e52c <tcp_receive+0x5f8>)
 811e502:	4806      	ldr	r0, [pc, #24]	; (811e51c <tcp_receive+0x5e8>)
 811e504:	f007 ff16 	bl	8126334 <iprintf>
 811e508:	e737      	b.n	811e37a <tcp_receive+0x446>
 811e50a:	bf00      	nop
 811e50c:	2002e480 	.word	0x2002e480
 811e510:	2002e458 	.word	0x2002e458
 811e514:	08145908 	.word	0x08145908
 811e518:	08145a3c 	.word	0x08145a3c
 811e51c:	0812b014 	.word	0x0812b014
 811e520:	081459d4 	.word	0x081459d4
 811e524:	2002e48e 	.word	0x2002e48e
 811e528:	08145a2c 	.word	0x08145a2c
 811e52c:	08145a1c 	.word	0x08145a1c
              pcb->ooseq = pcb->ooseq->next;
 811e530:	6803      	ldr	r3, [r0, #0]
 811e532:	6763      	str	r3, [r4, #116]	; 0x74
              tcp_seg_free(old_ooseq);
 811e534:	f7fe fbb0 	bl	811cc98 <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 811e538:	6f60      	ldr	r0, [r4, #116]	; 0x74
 811e53a:	2800      	cmp	r0, #0
 811e53c:	d1f8      	bne.n	811e530 <tcp_receive+0x5fc>
        pcb->rcv_nxt = seqno + tcplen;
 811e53e:	883a      	ldrh	r2, [r7, #0]
 811e540:	6831      	ldr	r1, [r6, #0]
 811e542:	4411      	add	r1, r2
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 811e544:	8d23      	ldrh	r3, [r4, #40]	; 0x28
        pcb->rcv_nxt = seqno + tcplen;
 811e546:	6261      	str	r1, [r4, #36]	; 0x24
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 811e548:	4293      	cmp	r3, r2
 811e54a:	f0c0 80cb 	bcc.w	811e6e4 <tcp_receive+0x7b0>
        pcb->rcv_wnd -= tcplen;
 811e54e:	1a9b      	subs	r3, r3, r2
        tcp_update_rcv_ann_wnd(pcb);
 811e550:	4620      	mov	r0, r4
        pcb->rcv_wnd -= tcplen;
 811e552:	8523      	strh	r3, [r4, #40]	; 0x28
        tcp_update_rcv_ann_wnd(pcb);
 811e554:	f7fe fa68 	bl	811ca28 <tcp_update_rcv_ann_wnd>
        if (inseg.p->tot_len > 0) {
 811e558:	f8d9 3004 	ldr.w	r3, [r9, #4]
 811e55c:	891a      	ldrh	r2, [r3, #8]
 811e55e:	b122      	cbz	r2, 811e56a <tcp_receive+0x636>
          recv_data = inseg.p;
 811e560:	4ab2      	ldr	r2, [pc, #712]	; (811e82c <tcp_receive+0x8f8>)
 811e562:	6013      	str	r3, [r2, #0]
          inseg.p = NULL;
 811e564:	2300      	movs	r3, #0
 811e566:	f8c9 3004 	str.w	r3, [r9, #4]
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 811e56a:	f8d9 300c 	ldr.w	r3, [r9, #12]
 811e56e:	8998      	ldrh	r0, [r3, #12]
 811e570:	f7fb fdda 	bl	811a128 <lwip_htons>
 811e574:	07c2      	lsls	r2, r0, #31
 811e576:	d504      	bpl.n	811e582 <tcp_receive+0x64e>
          recv_flags |= TF_GOT_FIN;
 811e578:	4aad      	ldr	r2, [pc, #692]	; (811e830 <tcp_receive+0x8fc>)
 811e57a:	7813      	ldrb	r3, [r2, #0]
 811e57c:	f043 0320 	orr.w	r3, r3, #32
 811e580:	7013      	strb	r3, [r2, #0]
        while (pcb->ooseq != NULL &&
 811e582:	6f65      	ldr	r5, [r4, #116]	; 0x74
 811e584:	2d00      	cmp	r5, #0
 811e586:	d07b      	beq.n	811e680 <tcp_receive+0x74c>
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 811e588:	f8df 92ac 	ldr.w	r9, [pc, #684]	; 811e838 <tcp_receive+0x904>
 811e58c:	f8df 82c0 	ldr.w	r8, [pc, #704]	; 811e850 <tcp_receive+0x91c>
 811e590:	4fa8      	ldr	r7, [pc, #672]	; (811e834 <tcp_receive+0x900>)
 811e592:	e033      	b.n	811e5fc <tcp_receive+0x6c8>
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 811e594:	68eb      	ldr	r3, [r5, #12]
 811e596:	f8b5 a008 	ldrh.w	sl, [r5, #8]
 811e59a:	8998      	ldrh	r0, [r3, #12]
 811e59c:	f7fb fdc4 	bl	811a128 <lwip_htons>
 811e5a0:	f010 0003 	ands.w	r0, r0, #3
 811e5a4:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 811e5a6:	bf18      	it	ne
 811e5a8:	2001      	movne	r0, #1
 811e5aa:	4450      	add	r0, sl
 811e5ac:	1a18      	subs	r0, r3, r0
 811e5ae:	8520      	strh	r0, [r4, #40]	; 0x28
          tcp_update_rcv_ann_wnd(pcb);
 811e5b0:	4620      	mov	r0, r4
 811e5b2:	f7fe fa39 	bl	811ca28 <tcp_update_rcv_ann_wnd>
          if (cseg->p->tot_len > 0) {
 811e5b6:	6869      	ldr	r1, [r5, #4]
 811e5b8:	890b      	ldrh	r3, [r1, #8]
 811e5ba:	b13b      	cbz	r3, 811e5cc <tcp_receive+0x698>
            if (recv_data) {
 811e5bc:	4b9b      	ldr	r3, [pc, #620]	; (811e82c <tcp_receive+0x8f8>)
 811e5be:	6818      	ldr	r0, [r3, #0]
 811e5c0:	2800      	cmp	r0, #0
 811e5c2:	d05b      	beq.n	811e67c <tcp_receive+0x748>
              pbuf_cat(recv_data, cseg->p);
 811e5c4:	f7fd fe1e 	bl	811c204 <pbuf_cat>
            cseg->p = NULL;
 811e5c8:	2300      	movs	r3, #0
 811e5ca:	606b      	str	r3, [r5, #4]
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 811e5cc:	68eb      	ldr	r3, [r5, #12]
 811e5ce:	8998      	ldrh	r0, [r3, #12]
 811e5d0:	f7fb fdaa 	bl	811a128 <lwip_htons>
 811e5d4:	07c3      	lsls	r3, r0, #31
 811e5d6:	d509      	bpl.n	811e5ec <tcp_receive+0x6b8>
            recv_flags |= TF_GOT_FIN;
 811e5d8:	4a95      	ldr	r2, [pc, #596]	; (811e830 <tcp_receive+0x8fc>)
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 811e5da:	7d21      	ldrb	r1, [r4, #20]
            recv_flags |= TF_GOT_FIN;
 811e5dc:	7813      	ldrb	r3, [r2, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 811e5de:	2904      	cmp	r1, #4
            recv_flags |= TF_GOT_FIN;
 811e5e0:	f043 0320 	orr.w	r3, r3, #32
 811e5e4:	7013      	strb	r3, [r2, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 811e5e6:	d101      	bne.n	811e5ec <tcp_receive+0x6b8>
              pcb->state = CLOSE_WAIT;
 811e5e8:	2307      	movs	r3, #7
 811e5ea:	7523      	strb	r3, [r4, #20]
          pcb->ooseq = cseg->next;
 811e5ec:	682b      	ldr	r3, [r5, #0]
          tcp_seg_free(cseg);
 811e5ee:	4628      	mov	r0, r5
          pcb->ooseq = cseg->next;
 811e5f0:	6763      	str	r3, [r4, #116]	; 0x74
          tcp_seg_free(cseg);
 811e5f2:	f7fe fb51 	bl	811cc98 <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 811e5f6:	6f65      	ldr	r5, [r4, #116]	; 0x74
 811e5f8:	2d00      	cmp	r5, #0
 811e5fa:	d041      	beq.n	811e680 <tcp_receive+0x74c>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 811e5fc:	68ea      	ldr	r2, [r5, #12]
        while (pcb->ooseq != NULL &&
 811e5fe:	6a61      	ldr	r1, [r4, #36]	; 0x24
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 811e600:	6853      	ldr	r3, [r2, #4]
        while (pcb->ooseq != NULL &&
 811e602:	428b      	cmp	r3, r1
 811e604:	d13c      	bne.n	811e680 <tcp_receive+0x74c>
          seqno = pcb->ooseq->tcphdr->seqno;
 811e606:	6033      	str	r3, [r6, #0]
          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 811e608:	8990      	ldrh	r0, [r2, #12]
 811e60a:	f8b5 a008 	ldrh.w	sl, [r5, #8]
 811e60e:	f7fb fd8b 	bl	811a128 <lwip_htons>
 811e612:	6a63      	ldr	r3, [r4, #36]	; 0x24
 811e614:	f010 0003 	ands.w	r0, r0, #3
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 811e618:	f8b5 b008 	ldrh.w	fp, [r5, #8]
          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 811e61c:	bf18      	it	ne
 811e61e:	2001      	movne	r0, #1
 811e620:	449a      	add	sl, r3
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 811e622:	68eb      	ldr	r3, [r5, #12]
          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 811e624:	4450      	add	r0, sl
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 811e626:	f8b4 a028 	ldrh.w	sl, [r4, #40]	; 0x28
          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 811e62a:	6260      	str	r0, [r4, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 811e62c:	8998      	ldrh	r0, [r3, #12]
 811e62e:	f7fb fd7b 	bl	811a128 <lwip_htons>
 811e632:	f010 0003 	ands.w	r0, r0, #3
 811e636:	bf18      	it	ne
 811e638:	2001      	movne	r0, #1
 811e63a:	4458      	add	r0, fp
 811e63c:	4582      	cmp	sl, r0
 811e63e:	d2a9      	bcs.n	811e594 <tcp_receive+0x660>
 811e640:	464b      	mov	r3, r9
 811e642:	f240 622b 	movw	r2, #1579	; 0x62b
 811e646:	4641      	mov	r1, r8
 811e648:	4638      	mov	r0, r7
 811e64a:	f007 fe73 	bl	8126334 <iprintf>
 811e64e:	e7a1      	b.n	811e594 <tcp_receive+0x660>
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 811e650:	4b79      	ldr	r3, [pc, #484]	; (811e838 <tcp_receive+0x904>)
 811e652:	f240 5294 	movw	r2, #1428	; 0x594
 811e656:	4979      	ldr	r1, [pc, #484]	; (811e83c <tcp_receive+0x908>)
 811e658:	4876      	ldr	r0, [pc, #472]	; (811e834 <tcp_receive+0x900>)
 811e65a:	f007 fe6b 	bl	8126334 <iprintf>
 811e65e:	e687      	b.n	811e370 <tcp_receive+0x43c>
          TCP_WND_INC(pcb->bytes_acked, acked);
 811e660:	f64f 71ff 	movw	r1, #65535	; 0xffff
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 811e664:	8e62      	ldrh	r2, [r4, #50]	; 0x32
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 811e666:	1ac9      	subs	r1, r1, r3
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 811e668:	441a      	add	r2, r3
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 811e66a:	f8a4 106a 	strh.w	r1, [r4, #106]	; 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 811e66e:	b292      	uxth	r2, r2
 811e670:	4293      	cmp	r3, r2
 811e672:	f63f af20 	bhi.w	811e4b6 <tcp_receive+0x582>
 811e676:	f8a4 2048 	strh.w	r2, [r4, #72]	; 0x48
 811e67a:	e54d      	b.n	811e118 <tcp_receive+0x1e4>
              recv_data = cseg->p;
 811e67c:	6019      	str	r1, [r3, #0]
 811e67e:	e7a3      	b.n	811e5c8 <tcp_receive+0x694>
        tcp_ack(pcb);
 811e680:	8b63      	ldrh	r3, [r4, #26]
 811e682:	07d8      	lsls	r0, r3, #31
 811e684:	d50a      	bpl.n	811e69c <tcp_receive+0x768>
 811e686:	f023 0301 	bic.w	r3, r3, #1
 811e68a:	f043 0302 	orr.w	r3, r3, #2
 811e68e:	8363      	strh	r3, [r4, #26]
 811e690:	e4f4      	b.n	811e07c <tcp_receive+0x148>
          pcb->ooseq = tcp_seg_copy(&inseg);
 811e692:	486b      	ldr	r0, [pc, #428]	; (811e840 <tcp_receive+0x90c>)
 811e694:	f7fe fb1e 	bl	811ccd4 <tcp_seg_copy>
 811e698:	6760      	str	r0, [r4, #116]	; 0x74
 811e69a:	e4b5      	b.n	811e008 <tcp_receive+0xd4>
        tcp_ack(pcb);
 811e69c:	f043 0301 	orr.w	r3, r3, #1
 811e6a0:	8363      	strh	r3, [r4, #26]
 811e6a2:	e4eb      	b.n	811e07c <tcp_receive+0x148>
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 811e6a4:	4866      	ldr	r0, [pc, #408]	; (811e840 <tcp_receive+0x90c>)
 811e6a6:	f7fe fb15 	bl	811ccd4 <tcp_seg_copy>
                  if (cseg != NULL) {
 811e6aa:	4607      	mov	r7, r0
 811e6ac:	2800      	cmp	r0, #0
 811e6ae:	f43f acab 	beq.w	811e008 <tcp_receive+0xd4>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 811e6b2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 811e6b6:	6832      	ldr	r2, [r6, #0]
 811e6b8:	6859      	ldr	r1, [r3, #4]
 811e6ba:	f8b8 3008 	ldrh.w	r3, [r8, #8]
 811e6be:	440b      	add	r3, r1
 811e6c0:	1a9b      	subs	r3, r3, r2
 811e6c2:	2b00      	cmp	r3, #0
 811e6c4:	dd07      	ble.n	811e6d6 <tcp_receive+0x7a2>
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 811e6c6:	1a52      	subs	r2, r2, r1
                      pbuf_realloc(prev->p, prev->len);
 811e6c8:	f8d8 0004 	ldr.w	r0, [r8, #4]
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 811e6cc:	b291      	uxth	r1, r2
 811e6ce:	f8a8 1008 	strh.w	r1, [r8, #8]
                      pbuf_realloc(prev->p, prev->len);
 811e6d2:	f7fd fc4d 	bl	811bf70 <pbuf_realloc>
                    tcp_oos_insert_segment(cseg, next);
 811e6d6:	4629      	mov	r1, r5
 811e6d8:	4638      	mov	r0, r7
                    prev->next = cseg;
 811e6da:	f8c8 7000 	str.w	r7, [r8]
                    tcp_oos_insert_segment(cseg, next);
 811e6de:	f7ff fb35 	bl	811dd4c <tcp_oos_insert_segment>
 811e6e2:	e491      	b.n	811e008 <tcp_receive+0xd4>
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 811e6e4:	4b54      	ldr	r3, [pc, #336]	; (811e838 <tcp_receive+0x904>)
 811e6e6:	f240 6207 	movw	r2, #1543	; 0x607
 811e6ea:	4956      	ldr	r1, [pc, #344]	; (811e844 <tcp_receive+0x910>)
 811e6ec:	4851      	ldr	r0, [pc, #324]	; (811e834 <tcp_receive+0x900>)
 811e6ee:	f007 fe21 	bl	8126334 <iprintf>
        pcb->rcv_wnd -= tcplen;
 811e6f2:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 811e6f4:	883a      	ldrh	r2, [r7, #0]
 811e6f6:	e72a      	b.n	811e54e <tcp_receive+0x61a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 811e6f8:	f8d9 300c 	ldr.w	r3, [r9, #12]
 811e6fc:	8998      	ldrh	r0, [r3, #12]
 811e6fe:	f7fb fd13 	bl	811a128 <lwip_htons>
 811e702:	07c5      	lsls	r5, r0, #31
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 811e704:	f8d9 300c 	ldr.w	r3, [r9, #12]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 811e708:	d47d      	bmi.n	811e806 <tcp_receive+0x8d2>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 811e70a:	8998      	ldrh	r0, [r3, #12]
          inseg.len = (u16_t)pcb->rcv_wnd;
 811e70c:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 811e70e:	f8a9 3008 	strh.w	r3, [r9, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 811e712:	f7fb fd09 	bl	811a128 <lwip_htons>
 811e716:	0780      	lsls	r0, r0, #30
            inseg.len -= 1;
 811e718:	f8b9 1008 	ldrh.w	r1, [r9, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 811e71c:	d503      	bpl.n	811e726 <tcp_receive+0x7f2>
            inseg.len -= 1;
 811e71e:	3901      	subs	r1, #1
 811e720:	b289      	uxth	r1, r1
 811e722:	f8a9 1008 	strh.w	r1, [r9, #8]
          pbuf_realloc(inseg.p, inseg.len);
 811e726:	f8d9 0004 	ldr.w	r0, [r9, #4]
 811e72a:	f7fd fc21 	bl	811bf70 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 811e72e:	f8d9 300c 	ldr.w	r3, [r9, #12]
 811e732:	f8b9 5008 	ldrh.w	r5, [r9, #8]
 811e736:	8998      	ldrh	r0, [r3, #12]
 811e738:	f7fb fcf6 	bl	811a128 <lwip_htons>
 811e73c:	f010 0303 	ands.w	r3, r0, #3
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 811e740:	6832      	ldr	r2, [r6, #0]
          tcplen = TCP_TCPLEN(&inseg);
 811e742:	bf18      	it	ne
 811e744:	2301      	movne	r3, #1
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 811e746:	6a61      	ldr	r1, [r4, #36]	; 0x24
          tcplen = TCP_TCPLEN(&inseg);
 811e748:	442b      	add	r3, r5
 811e74a:	b29b      	uxth	r3, r3
 811e74c:	803b      	strh	r3, [r7, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 811e74e:	4413      	add	r3, r2
 811e750:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 811e752:	440a      	add	r2, r1
 811e754:	4293      	cmp	r3, r2
 811e756:	f43f ae4e 	beq.w	811e3f6 <tcp_receive+0x4c2>
 811e75a:	4b37      	ldr	r3, [pc, #220]	; (811e838 <tcp_receive+0x904>)
 811e75c:	f240 52cb 	movw	r2, #1483	; 0x5cb
 811e760:	4939      	ldr	r1, [pc, #228]	; (811e848 <tcp_receive+0x914>)
 811e762:	4834      	ldr	r0, [pc, #208]	; (811e834 <tcp_receive+0x900>)
 811e764:	f007 fde6 	bl	8126334 <iprintf>
 811e768:	e645      	b.n	811e3f6 <tcp_receive+0x4c2>
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 811e76a:	f8b4 2048 	ldrh.w	r2, [r4, #72]	; 0x48
 811e76e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 811e772:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 811e774:	4413      	add	r3, r2
 811e776:	b29b      	uxth	r3, r3
 811e778:	429a      	cmp	r2, r3
 811e77a:	bf88      	it	hi
 811e77c:	460b      	movhi	r3, r1
 811e77e:	f8a4 3048 	strh.w	r3, [r4, #72]	; 0x48
                tcp_rexmit_fast(pcb);
 811e782:	4620      	mov	r0, r4
 811e784:	f001 fe0a 	bl	812039c <tcp_rexmit_fast>
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 811e788:	8839      	ldrh	r1, [r7, #0]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 811e78a:	6833      	ldr	r3, [r6, #0]
 811e78c:	e518      	b.n	811e1c0 <tcp_receive+0x28c>
                TCP_SEQ_GT(seqno + tcplen,
 811e78e:	eba1 030c 	sub.w	r3, r1, ip
            if (next &&
 811e792:	2b00      	cmp	r3, #0
 811e794:	dc01      	bgt.n	811e79a <tcp_receive+0x866>
            pcb->ooseq = next;
 811e796:	6765      	str	r5, [r4, #116]	; 0x74
 811e798:	e6d4      	b.n	811e544 <tcp_receive+0x610>
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 811e79a:	ebac 0c0e 	sub.w	ip, ip, lr
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 811e79e:	f8d9 300c 	ldr.w	r3, [r9, #12]
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 811e7a2:	f8a9 c008 	strh.w	ip, [r9, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 811e7a6:	8998      	ldrh	r0, [r3, #12]
 811e7a8:	f7fb fcbe 	bl	811a128 <lwip_htons>
 811e7ac:	0781      	lsls	r1, r0, #30
 811e7ae:	d504      	bpl.n	811e7ba <tcp_receive+0x886>
                inseg.len -= 1;
 811e7b0:	f8b9 3008 	ldrh.w	r3, [r9, #8]
 811e7b4:	3b01      	subs	r3, #1
 811e7b6:	f8a9 3008 	strh.w	r3, [r9, #8]
              pbuf_realloc(inseg.p, inseg.len);
 811e7ba:	f8b9 1008 	ldrh.w	r1, [r9, #8]
 811e7be:	f8d9 0004 	ldr.w	r0, [r9, #4]
 811e7c2:	f7fd fbd5 	bl	811bf70 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 811e7c6:	f8d9 300c 	ldr.w	r3, [r9, #12]
 811e7ca:	f8b9 8008 	ldrh.w	r8, [r9, #8]
 811e7ce:	8998      	ldrh	r0, [r3, #12]
 811e7d0:	f7fb fcaa 	bl	811a128 <lwip_htons>
 811e7d4:	f010 0003 	ands.w	r0, r0, #3
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 811e7d8:	68eb      	ldr	r3, [r5, #12]
              tcplen = TCP_TCPLEN(&inseg);
 811e7da:	bf18      	it	ne
 811e7dc:	2001      	movne	r0, #1
 811e7de:	eb08 0200 	add.w	r2, r8, r0
 811e7e2:	b292      	uxth	r2, r2
 811e7e4:	803a      	strh	r2, [r7, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 811e7e6:	6859      	ldr	r1, [r3, #4]
 811e7e8:	6833      	ldr	r3, [r6, #0]
 811e7ea:	4413      	add	r3, r2
 811e7ec:	428b      	cmp	r3, r1
 811e7ee:	d0d2      	beq.n	811e796 <tcp_receive+0x862>
 811e7f0:	4b11      	ldr	r3, [pc, #68]	; (811e838 <tcp_receive+0x904>)
 811e7f2:	f240 52fc 	movw	r2, #1532	; 0x5fc
 811e7f6:	4915      	ldr	r1, [pc, #84]	; (811e84c <tcp_receive+0x918>)
 811e7f8:	480e      	ldr	r0, [pc, #56]	; (811e834 <tcp_receive+0x900>)
 811e7fa:	f007 fd9b 	bl	8126334 <iprintf>
        pcb->rcv_nxt = seqno + tcplen;
 811e7fe:	883a      	ldrh	r2, [r7, #0]
 811e800:	6831      	ldr	r1, [r6, #0]
 811e802:	4411      	add	r1, r2
 811e804:	e7c7      	b.n	811e796 <tcp_receive+0x862>
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 811e806:	899d      	ldrh	r5, [r3, #12]
 811e808:	4628      	mov	r0, r5
 811e80a:	f425 557c 	bic.w	r5, r5, #16128	; 0x3f00
 811e80e:	f7fb fc8b 	bl	811a128 <lwip_htons>
 811e812:	f000 003e 	and.w	r0, r0, #62	; 0x3e
 811e816:	f7fb fc87 	bl	811a128 <lwip_htons>
 811e81a:	f8d9 300c 	ldr.w	r3, [r9, #12]
 811e81e:	4328      	orrs	r0, r5
 811e820:	8198      	strh	r0, [r3, #12]
 811e822:	b280      	uxth	r0, r0
 811e824:	e772      	b.n	811e70c <tcp_receive+0x7d8>
                    pcb->ooseq = cseg;
 811e826:	6760      	str	r0, [r4, #116]	; 0x74
 811e828:	f7ff bbeb 	b.w	811e002 <tcp_receive+0xce>
 811e82c:	2002e46c 	.word	0x2002e46c
 811e830:	2002e470 	.word	0x2002e470
 811e834:	0812b014 	.word	0x0812b014
 811e838:	08145908 	.word	0x08145908
 811e83c:	08145a0c 	.word	0x08145a0c
 811e840:	2002e458 	.word	0x2002e458
 811e844:	08145ab0 	.word	0x08145ab0
 811e848:	08145a3c 	.word	0x08145a3c
 811e84c:	08145a74 	.word	0x08145a74
 811e850:	08145ad0 	.word	0x08145ad0
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 811e854:	68db      	ldr	r3, [r3, #12]
 811e856:	f8b3 800c 	ldrh.w	r8, [r3, #12]
 811e85a:	4640      	mov	r0, r8
 811e85c:	f428 587c 	bic.w	r8, r8, #16128	; 0x3f00
 811e860:	f7fb fc62 	bl	811a128 <lwip_htons>
 811e864:	f000 003e 	and.w	r0, r0, #62	; 0x3e
 811e868:	f7fb fc5e 	bl	811a128 <lwip_htons>
 811e86c:	682b      	ldr	r3, [r5, #0]
 811e86e:	ea48 0800 	orr.w	r8, r8, r0
 811e872:	68da      	ldr	r2, [r3, #12]
 811e874:	f8a2 800c 	strh.w	r8, [r2, #12]
 811e878:	e53b      	b.n	811e2f2 <tcp_receive+0x3be>
 811e87a:	f8df 9004 	ldr.w	r9, [pc, #4]	; 811e880 <tcp_receive+0x94c>
 811e87e:	e5a8      	b.n	811e3d2 <tcp_receive+0x49e>
 811e880:	2002e458 	.word	0x2002e458

0811e884 <tcp_parseopt.part.0>:

static u8_t
tcp_get_next_optbyte(void)
{
  u16_t optidx = tcp_optidx++;
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 811e884:	494a      	ldr	r1, [pc, #296]	; (811e9b0 <tcp_parseopt.part.0+0x12c>)
 811e886:	4b4b      	ldr	r3, [pc, #300]	; (811e9b4 <tcp_parseopt.part.0+0x130>)

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 811e888:	4a4b      	ldr	r2, [pc, #300]	; (811e9b8 <tcp_parseopt.part.0+0x134>)
tcp_parseopt(struct tcp_pcb *pcb)
 811e88a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 811e88e:	f8b1 e000 	ldrh.w	lr, [r1]
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 811e892:	2100      	movs	r1, #0
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 811e894:	681c      	ldr	r4, [r3, #0]
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 811e896:	fa5f f88e 	uxtb.w	r8, lr
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 811e89a:	4b48      	ldr	r3, [pc, #288]	; (811e9bc <tcp_parseopt.part.0+0x138>)
 811e89c:	f8df 9120 	ldr.w	r9, [pc, #288]	; 811e9c0 <tcp_parseopt.part.0+0x13c>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 811e8a0:	8816      	ldrh	r6, [r2, #0]
    return tcphdr_opt2[idx];
 811e8a2:	ea6f 0708 	mvn.w	r7, r8
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 811e8a6:	681d      	ldr	r5, [r3, #0]
 811e8a8:	f8b9 2000 	ldrh.w	r2, [r9]
 811e8ac:	f102 0c14 	add.w	ip, r2, #20
 811e8b0:	44ac      	add	ip, r5
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 811e8b2:	4296      	cmp	r6, r2
  u16_t optidx = tcp_optidx++;
 811e8b4:	f102 0301 	add.w	r3, r2, #1
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 811e8b8:	d96d      	bls.n	811e996 <tcp_parseopt.part.0+0x112>
  u16_t optidx = tcp_optidx++;
 811e8ba:	b29b      	uxth	r3, r3
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 811e8bc:	b1ac      	cbz	r4, 811e8ea <tcp_parseopt.part.0+0x66>
 811e8be:	4596      	cmp	lr, r2
    return tcphdr_opt2[idx];
 811e8c0:	eb07 0103 	add.w	r1, r7, r3
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 811e8c4:	d811      	bhi.n	811e8ea <tcp_parseopt.part.0+0x66>
    return tcphdr_opt2[idx];
 811e8c6:	b2c9      	uxtb	r1, r1
 811e8c8:	5c61      	ldrb	r1, [r4, r1]
      u8_t opt = tcp_get_next_optbyte();
      switch (opt) {
 811e8ca:	2901      	cmp	r1, #1
 811e8cc:	d011      	beq.n	811e8f2 <tcp_parseopt.part.0+0x6e>
 811e8ce:	2902      	cmp	r1, #2
 811e8d0:	d017      	beq.n	811e902 <tcp_parseopt.part.0+0x7e>
 811e8d2:	b191      	cbz	r1, 811e8fa <tcp_parseopt.part.0+0x76>
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 811e8d4:	b10c      	cbz	r4, 811e8da <tcp_parseopt.part.0+0x56>
 811e8d6:	4573      	cmp	r3, lr
 811e8d8:	d242      	bcs.n	811e960 <tcp_parseopt.part.0+0xdc>
    return opts[optidx];
 811e8da:	442b      	add	r3, r5
 811e8dc:	7d1b      	ldrb	r3, [r3, #20]
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
          if (data < 2) {
 811e8de:	2b01      	cmp	r3, #1
 811e8e0:	d961      	bls.n	811e9a6 <tcp_parseopt.part.0+0x122>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 811e8e2:	441a      	add	r2, r3
 811e8e4:	b292      	uxth	r2, r2
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 811e8e6:	2101      	movs	r1, #1
 811e8e8:	e7e0      	b.n	811e8ac <tcp_parseopt.part.0+0x28>
    return opts[optidx];
 811e8ea:	f89c 1000 	ldrb.w	r1, [ip]
      switch (opt) {
 811e8ee:	2901      	cmp	r1, #1
 811e8f0:	d1ed      	bne.n	811e8ce <tcp_parseopt.part.0+0x4a>
 811e8f2:	f10c 0c01 	add.w	ip, ip, #1
  u16_t optidx = tcp_optidx++;
 811e8f6:	461a      	mov	r2, r3
 811e8f8:	e7db      	b.n	811e8b2 <tcp_parseopt.part.0+0x2e>
 811e8fa:	f8a9 3000 	strh.w	r3, [r9]
      }
    }
  }
}
 811e8fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  u16_t optidx = tcp_optidx++;
 811e902:	1c91      	adds	r1, r2, #2
 811e904:	b289      	uxth	r1, r1
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 811e906:	b10c      	cbz	r4, 811e90c <tcp_parseopt.part.0+0x88>
 811e908:	4573      	cmp	r3, lr
 811e90a:	d224      	bcs.n	811e956 <tcp_parseopt.part.0+0xd2>
    return opts[optidx];
 811e90c:	442b      	add	r3, r5
 811e90e:	7d1b      	ldrb	r3, [r3, #20]
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 811e910:	2b04      	cmp	r3, #4
 811e912:	d145      	bne.n	811e9a0 <tcp_parseopt.part.0+0x11c>
 811e914:	1c4b      	adds	r3, r1, #1
 811e916:	42b3      	cmp	r3, r6
 811e918:	da42      	bge.n	811e9a0 <tcp_parseopt.part.0+0x11c>
  u16_t optidx = tcp_optidx++;
 811e91a:	1cd3      	adds	r3, r2, #3
 811e91c:	b29b      	uxth	r3, r3
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 811e91e:	b384      	cbz	r4, 811e982 <tcp_parseopt.part.0+0xfe>
 811e920:	458e      	cmp	lr, r1
 811e922:	d822      	bhi.n	811e96a <tcp_parseopt.part.0+0xe6>
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 811e924:	eba1 0108 	sub.w	r1, r1, r8
  u16_t optidx = tcp_optidx++;
 811e928:	3204      	adds	r2, #4
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 811e92a:	459e      	cmp	lr, r3
    return tcphdr_opt2[idx];
 811e92c:	b2c9      	uxtb	r1, r1
  u16_t optidx = tcp_optidx++;
 811e92e:	b292      	uxth	r2, r2
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 811e930:	f814 c001 	ldrb.w	ip, [r4, r1]
 811e934:	ea4f 2c0c 	mov.w	ip, ip, lsl #8
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 811e938:	d820      	bhi.n	811e97c <tcp_parseopt.part.0+0xf8>
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 811e93a:	eba3 0108 	sub.w	r1, r3, r8
    return tcphdr_opt2[idx];
 811e93e:	b2c9      	uxtb	r1, r1
 811e940:	5c63      	ldrb	r3, [r4, r1]
          mss |= tcp_get_next_optbyte();
 811e942:	ea4c 0303 	orr.w	r3, ip, r3
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 811e946:	1e59      	subs	r1, r3, #1
 811e948:	f5b1 7f06 	cmp.w	r1, #536	; 0x218
 811e94c:	bf28      	it	cs
 811e94e:	f44f 7306 	movcs.w	r3, #536	; 0x218
 811e952:	8643      	strh	r3, [r0, #50]	; 0x32
          break;
 811e954:	e7c7      	b.n	811e8e6 <tcp_parseopt.part.0+0x62>
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 811e956:	eba3 0308 	sub.w	r3, r3, r8
    return tcphdr_opt2[idx];
 811e95a:	b2db      	uxtb	r3, r3
 811e95c:	5ce3      	ldrb	r3, [r4, r3]
 811e95e:	e7d7      	b.n	811e910 <tcp_parseopt.part.0+0x8c>
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 811e960:	eba3 0308 	sub.w	r3, r3, r8
    return tcphdr_opt2[idx];
 811e964:	b2db      	uxtb	r3, r3
 811e966:	5ce3      	ldrb	r3, [r4, r3]
 811e968:	e7b9      	b.n	811e8de <tcp_parseopt.part.0+0x5a>
    return opts[optidx];
 811e96a:	4429      	add	r1, r5
  u16_t optidx = tcp_optidx++;
 811e96c:	3204      	adds	r2, #4
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 811e96e:	459e      	cmp	lr, r3
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 811e970:	f891 c014 	ldrb.w	ip, [r1, #20]
  u16_t optidx = tcp_optidx++;
 811e974:	b292      	uxth	r2, r2
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 811e976:	ea4f 2c0c 	mov.w	ip, ip, lsl #8
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 811e97a:	d9de      	bls.n	811e93a <tcp_parseopt.part.0+0xb6>
    return opts[optidx];
 811e97c:	442b      	add	r3, r5
 811e97e:	7d1b      	ldrb	r3, [r3, #20]
 811e980:	e7df      	b.n	811e942 <tcp_parseopt.part.0+0xbe>
 811e982:	4429      	add	r1, r5
  u16_t optidx = tcp_optidx++;
 811e984:	3204      	adds	r2, #4
    return opts[optidx];
 811e986:	442b      	add	r3, r5
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 811e988:	f891 c014 	ldrb.w	ip, [r1, #20]
  u16_t optidx = tcp_optidx++;
 811e98c:	b292      	uxth	r2, r2
    return opts[optidx];
 811e98e:	7d1b      	ldrb	r3, [r3, #20]
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 811e990:	ea4f 2c0c 	mov.w	ip, ip, lsl #8
    return opts[optidx];
 811e994:	e7d5      	b.n	811e942 <tcp_parseopt.part.0+0xbe>
 811e996:	2900      	cmp	r1, #0
 811e998:	d0b1      	beq.n	811e8fe <tcp_parseopt.part.0+0x7a>
 811e99a:	f8a9 2000 	strh.w	r2, [r9]
 811e99e:	e7ae      	b.n	811e8fe <tcp_parseopt.part.0+0x7a>
 811e9a0:	f8a9 1000 	strh.w	r1, [r9]
 811e9a4:	e7ab      	b.n	811e8fe <tcp_parseopt.part.0+0x7a>
  u16_t optidx = tcp_optidx++;
 811e9a6:	3202      	adds	r2, #2
 811e9a8:	f8a9 2000 	strh.w	r2, [r9]
 811e9ac:	e7a7      	b.n	811e8fe <tcp_parseopt.part.0+0x7a>
 811e9ae:	bf00      	nop
 811e9b0:	2002e484 	.word	0x2002e484
 811e9b4:	2002e488 	.word	0x2002e488
 811e9b8:	2002e48c 	.word	0x2002e48c
 811e9bc:	2002e480 	.word	0x2002e480
 811e9c0:	2002e47c 	.word	0x2002e47c

0811e9c4 <tcp_input>:
{
 811e9c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 811e9c8:	4604      	mov	r4, r0
{
 811e9ca:	b089      	sub	sp, #36	; 0x24
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 811e9cc:	2800      	cmp	r0, #0
 811e9ce:	f000 80d2 	beq.w	811eb76 <tcp_input+0x1b2>
  if (p->len < TCP_HLEN) {
 811e9d2:	8963      	ldrh	r3, [r4, #10]
  tcphdr = (struct tcp_hdr *)p->payload;
 811e9d4:	4e6b      	ldr	r6, [pc, #428]	; (811eb84 <tcp_input+0x1c0>)
 811e9d6:	6862      	ldr	r2, [r4, #4]
  if (p->len < TCP_HLEN) {
 811e9d8:	2b13      	cmp	r3, #19
  tcphdr = (struct tcp_hdr *)p->payload;
 811e9da:	6032      	str	r2, [r6, #0]
  if (p->len < TCP_HLEN) {
 811e9dc:	d805      	bhi.n	811e9ea <tcp_input+0x26>
  pbuf_free(p);
 811e9de:	4620      	mov	r0, r4
}
 811e9e0:	b009      	add	sp, #36	; 0x24
 811e9e2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  pbuf_free(p);
 811e9e6:	f7fd bbdb 	b.w	811c1a0 <pbuf_free>
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 811e9ea:	4f67      	ldr	r7, [pc, #412]	; (811eb88 <tcp_input+0x1c4>)
 811e9ec:	6839      	ldr	r1, [r7, #0]
 811e9ee:	6978      	ldr	r0, [r7, #20]
 811e9f0:	f005 f9ae 	bl	8123d50 <ip4_addr_isbroadcast_u32>
 811e9f4:	2800      	cmp	r0, #0
 811e9f6:	d1f2      	bne.n	811e9de <tcp_input+0x1a>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 811e9f8:	697b      	ldr	r3, [r7, #20]
 811e9fa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 811e9fe:	2be0      	cmp	r3, #224	; 0xe0
 811ea00:	d0ed      	beq.n	811e9de <tcp_input+0x1a>
    u16_t chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
 811ea02:	f107 0314 	add.w	r3, r7, #20
 811ea06:	f107 0910 	add.w	r9, r7, #16
 811ea0a:	2106      	movs	r1, #6
 811ea0c:	4620      	mov	r0, r4
 811ea0e:	9300      	str	r3, [sp, #0]
 811ea10:	464b      	mov	r3, r9
 811ea12:	8922      	ldrh	r2, [r4, #8]
 811ea14:	f7fc f91c 	bl	811ac50 <ip_chksum_pseudo>
    if (chksum != 0) {
 811ea18:	4605      	mov	r5, r0
 811ea1a:	2800      	cmp	r0, #0
 811ea1c:	d1df      	bne.n	811e9de <tcp_input+0x1a>
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 811ea1e:	6833      	ldr	r3, [r6, #0]
 811ea20:	8998      	ldrh	r0, [r3, #12]
 811ea22:	f7fb fb81 	bl	811a128 <lwip_htons>
 811ea26:	0a80      	lsrs	r0, r0, #10
 811ea28:	f000 01fc 	and.w	r1, r0, #252	; 0xfc
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 811ea2c:	2913      	cmp	r1, #19
 811ea2e:	d9d6      	bls.n	811e9de <tcp_input+0x1a>
 811ea30:	8923      	ldrh	r3, [r4, #8]
 811ea32:	b28a      	uxth	r2, r1
 811ea34:	428b      	cmp	r3, r1
 811ea36:	d3d2      	bcc.n	811e9de <tcp_input+0x1a>
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 811ea38:	f1a2 0314 	sub.w	r3, r2, #20
 811ea3c:	4853      	ldr	r0, [pc, #332]	; (811eb8c <tcp_input+0x1c8>)
  tcphdr_opt2 = NULL;
 811ea3e:	f8df 8178 	ldr.w	r8, [pc, #376]	; 811ebb8 <tcp_input+0x1f4>
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 811ea42:	b29b      	uxth	r3, r3
  tcphdr_opt2 = NULL;
 811ea44:	f8c8 5000 	str.w	r5, [r8]
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 811ea48:	8003      	strh	r3, [r0, #0]
  if (p->len >= hdrlen_bytes) {
 811ea4a:	8960      	ldrh	r0, [r4, #10]
 811ea4c:	4290      	cmp	r0, r2
 811ea4e:	f080 819f 	bcs.w	811ed90 <tcp_input+0x3cc>
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 811ea52:	6823      	ldr	r3, [r4, #0]
 811ea54:	2b00      	cmp	r3, #0
 811ea56:	f000 837b 	beq.w	811f150 <tcp_input+0x78c>
    pbuf_remove_header(p, TCP_HLEN);
 811ea5a:	2114      	movs	r1, #20
 811ea5c:	4620      	mov	r0, r4
 811ea5e:	f7fd fb13 	bl	811c088 <pbuf_remove_header>
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 811ea62:	4b4a      	ldr	r3, [pc, #296]	; (811eb8c <tcp_input+0x1c8>)
    tcphdr_opt1len = p->len;
 811ea64:	8965      	ldrh	r5, [r4, #10]
    pbuf_remove_header(p, tcphdr_opt1len);
 811ea66:	4620      	mov	r0, r4
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 811ea68:	f8b3 a000 	ldrh.w	sl, [r3]
    tcphdr_opt1len = p->len;
 811ea6c:	4b48      	ldr	r3, [pc, #288]	; (811eb90 <tcp_input+0x1cc>)
    pbuf_remove_header(p, tcphdr_opt1len);
 811ea6e:	4629      	mov	r1, r5
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 811ea70:	ebaa 0b05 	sub.w	fp, sl, r5
    tcphdr_opt1len = p->len;
 811ea74:	801d      	strh	r5, [r3, #0]
    pbuf_remove_header(p, tcphdr_opt1len);
 811ea76:	f7fd fb07 	bl	811c088 <pbuf_remove_header>
    if (opt2len > p->next->len) {
 811ea7a:	6820      	ldr	r0, [r4, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 811ea7c:	fa1f fb8b 	uxth.w	fp, fp
    if (opt2len > p->next->len) {
 811ea80:	8943      	ldrh	r3, [r0, #10]
 811ea82:	455b      	cmp	r3, fp
 811ea84:	d3ab      	bcc.n	811e9de <tcp_input+0x1a>
    tcphdr_opt2 = (u8_t *)p->next->payload;
 811ea86:	6843      	ldr	r3, [r0, #4]
    pbuf_remove_header(p->next, opt2len);
 811ea88:	4659      	mov	r1, fp
    tcphdr_opt2 = (u8_t *)p->next->payload;
 811ea8a:	f8c8 3000 	str.w	r3, [r8]
    pbuf_remove_header(p->next, opt2len);
 811ea8e:	f7fd fafb 	bl	811c088 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 811ea92:	8923      	ldrh	r3, [r4, #8]
    LWIP_ASSERT("p->len == 0", p->len == 0);
 811ea94:	8962      	ldrh	r2, [r4, #10]
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 811ea96:	442b      	add	r3, r5
 811ea98:	eba3 030a 	sub.w	r3, r3, sl
 811ea9c:	b29b      	uxth	r3, r3
 811ea9e:	8123      	strh	r3, [r4, #8]
    LWIP_ASSERT("p->len == 0", p->len == 0);
 811eaa0:	2a00      	cmp	r2, #0
 811eaa2:	f040 835c 	bne.w	811f15e <tcp_input+0x79a>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 811eaa6:	6822      	ldr	r2, [r4, #0]
 811eaa8:	8912      	ldrh	r2, [r2, #8]
 811eaaa:	429a      	cmp	r2, r3
 811eaac:	d005      	beq.n	811eaba <tcp_input+0xf6>
 811eaae:	4b39      	ldr	r3, [pc, #228]	; (811eb94 <tcp_input+0x1d0>)
 811eab0:	22e0      	movs	r2, #224	; 0xe0
 811eab2:	4939      	ldr	r1, [pc, #228]	; (811eb98 <tcp_input+0x1d4>)
 811eab4:	4839      	ldr	r0, [pc, #228]	; (811eb9c <tcp_input+0x1d8>)
 811eab6:	f007 fc3d 	bl	8126334 <iprintf>
  tcphdr->src = lwip_ntohs(tcphdr->src);
 811eaba:	6835      	ldr	r5, [r6, #0]
 811eabc:	8828      	ldrh	r0, [r5, #0]
 811eabe:	f7fb fb33 	bl	811a128 <lwip_htons>
 811eac2:	8028      	strh	r0, [r5, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 811eac4:	6835      	ldr	r5, [r6, #0]
 811eac6:	8868      	ldrh	r0, [r5, #2]
 811eac8:	f7fb fb2e 	bl	811a128 <lwip_htons>
 811eacc:	8068      	strh	r0, [r5, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 811eace:	6835      	ldr	r5, [r6, #0]
 811ead0:	6868      	ldr	r0, [r5, #4]
 811ead2:	f7fb fb2d 	bl	811a130 <lwip_htonl>
 811ead6:	4b32      	ldr	r3, [pc, #200]	; (811eba0 <tcp_input+0x1dc>)
 811ead8:	6068      	str	r0, [r5, #4]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 811eada:	6835      	ldr	r5, [r6, #0]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 811eadc:	6018      	str	r0, [r3, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 811eade:	68a8      	ldr	r0, [r5, #8]
 811eae0:	f7fb fb26 	bl	811a130 <lwip_htonl>
 811eae4:	4b2f      	ldr	r3, [pc, #188]	; (811eba4 <tcp_input+0x1e0>)
 811eae6:	60a8      	str	r0, [r5, #8]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 811eae8:	6835      	ldr	r5, [r6, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 811eaea:	6018      	str	r0, [r3, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 811eaec:	89e8      	ldrh	r0, [r5, #14]
 811eaee:	f7fb fb1b 	bl	811a128 <lwip_htons>
  flags = TCPH_FLAGS(tcphdr);
 811eaf2:	6833      	ldr	r3, [r6, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 811eaf4:	81e8      	strh	r0, [r5, #14]
  flags = TCPH_FLAGS(tcphdr);
 811eaf6:	8998      	ldrh	r0, [r3, #12]
 811eaf8:	f7fb fb16 	bl	811a128 <lwip_htons>
 811eafc:	492a      	ldr	r1, [pc, #168]	; (811eba8 <tcp_input+0x1e4>)
 811eafe:	f000 023f 	and.w	r2, r0, #63	; 0x3f
  tcplen = p->tot_len;
 811eb02:	8923      	ldrh	r3, [r4, #8]
  flags = TCPH_FLAGS(tcphdr);
 811eb04:	700a      	strb	r2, [r1, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 811eb06:	0782      	lsls	r2, r0, #30
 811eb08:	f040 8139 	bne.w	811ed7e <tcp_input+0x3ba>
  tcplen = p->tot_len;
 811eb0c:	4a27      	ldr	r2, [pc, #156]	; (811ebac <tcp_input+0x1e8>)
 811eb0e:	9205      	str	r2, [sp, #20]
 811eb10:	8013      	strh	r3, [r2, #0]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 811eb12:	4b27      	ldr	r3, [pc, #156]	; (811ebb0 <tcp_input+0x1ec>)
 811eb14:	681d      	ldr	r5, [r3, #0]
 811eb16:	2d00      	cmp	r5, #0
 811eb18:	f000 80e0 	beq.w	811ecdc <tcp_input+0x318>
  prev = NULL;
 811eb1c:	f04f 0800 	mov.w	r8, #0
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 811eb20:	4b1c      	ldr	r3, [pc, #112]	; (811eb94 <tcp_input+0x1d0>)
 811eb22:	f8df b098 	ldr.w	fp, [pc, #152]	; 811ebbc <tcp_input+0x1f8>
 811eb26:	f8df a074 	ldr.w	sl, [pc, #116]	; 811eb9c <tcp_input+0x1d8>
 811eb2a:	e019      	b.n	811eb60 <tcp_input+0x19c>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 811eb2c:	2a0a      	cmp	r2, #10
 811eb2e:	f000 80cd 	beq.w	811eccc <tcp_input+0x308>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 811eb32:	2a01      	cmp	r2, #1
 811eb34:	f000 80c3 	beq.w	811ecbe <tcp_input+0x2fa>
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 811eb38:	7a29      	ldrb	r1, [r5, #8]
 811eb3a:	b131      	cbz	r1, 811eb4a <tcp_input+0x186>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 811eb3c:	687a      	ldr	r2, [r7, #4]
 811eb3e:	f892 2038 	ldrb.w	r2, [r2, #56]	; 0x38
 811eb42:	3201      	adds	r2, #1
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 811eb44:	b2d2      	uxtb	r2, r2
 811eb46:	4291      	cmp	r1, r2
 811eb48:	d104      	bne.n	811eb54 <tcp_input+0x190>
    if (pcb->remote_port == tcphdr->src &&
 811eb4a:	6832      	ldr	r2, [r6, #0]
 811eb4c:	8b28      	ldrh	r0, [r5, #24]
 811eb4e:	8811      	ldrh	r1, [r2, #0]
 811eb50:	4288      	cmp	r0, r1
 811eb52:	d035      	beq.n	811ebc0 <tcp_input+0x1fc>
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 811eb54:	68ea      	ldr	r2, [r5, #12]
 811eb56:	46a8      	mov	r8, r5
 811eb58:	2a00      	cmp	r2, #0
 811eb5a:	f000 80bf 	beq.w	811ecdc <tcp_input+0x318>
 811eb5e:	4615      	mov	r5, r2
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 811eb60:	7d2a      	ldrb	r2, [r5, #20]
 811eb62:	2a00      	cmp	r2, #0
 811eb64:	d1e2      	bne.n	811eb2c <tcp_input+0x168>
 811eb66:	22fb      	movs	r2, #251	; 0xfb
 811eb68:	4659      	mov	r1, fp
 811eb6a:	4650      	mov	r0, sl
 811eb6c:	f007 fbe2 	bl	8126334 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 811eb70:	7d2a      	ldrb	r2, [r5, #20]
 811eb72:	4b08      	ldr	r3, [pc, #32]	; (811eb94 <tcp_input+0x1d0>)
 811eb74:	e7da      	b.n	811eb2c <tcp_input+0x168>
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 811eb76:	4b07      	ldr	r3, [pc, #28]	; (811eb94 <tcp_input+0x1d0>)
 811eb78:	2283      	movs	r2, #131	; 0x83
 811eb7a:	490e      	ldr	r1, [pc, #56]	; (811ebb4 <tcp_input+0x1f0>)
 811eb7c:	4807      	ldr	r0, [pc, #28]	; (811eb9c <tcp_input+0x1d8>)
 811eb7e:	f007 fbd9 	bl	8126334 <iprintf>
 811eb82:	e726      	b.n	811e9d2 <tcp_input+0xe>
 811eb84:	2002e480 	.word	0x2002e480
 811eb88:	2001f298 	.word	0x2001f298
 811eb8c:	2002e48c 	.word	0x2002e48c
 811eb90:	2002e484 	.word	0x2002e484
 811eb94:	08145908 	.word	0x08145908
 811eb98:	08145b2c 	.word	0x08145b2c
 811eb9c:	0812b014 	.word	0x0812b014
 811eba0:	2002e474 	.word	0x2002e474
 811eba4:	2002e450 	.word	0x2002e450
 811eba8:	2002e454 	.word	0x2002e454
 811ebac:	2002e48e 	.word	0x2002e48e
 811ebb0:	2002e434 	.word	0x2002e434
 811ebb4:	08145af8 	.word	0x08145af8
 811ebb8:	2002e488 	.word	0x2002e488
 811ebbc:	08145b4c 	.word	0x08145b4c
    if (pcb->remote_port == tcphdr->src &&
 811ebc0:	8852      	ldrh	r2, [r2, #2]
 811ebc2:	8ae9      	ldrh	r1, [r5, #22]
 811ebc4:	4291      	cmp	r1, r2
 811ebc6:	d1c5      	bne.n	811eb54 <tcp_input+0x190>
        pcb->local_port == tcphdr->dest &&
 811ebc8:	6869      	ldr	r1, [r5, #4]
 811ebca:	693a      	ldr	r2, [r7, #16]
 811ebcc:	4291      	cmp	r1, r2
 811ebce:	d1c1      	bne.n	811eb54 <tcp_input+0x190>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 811ebd0:	6829      	ldr	r1, [r5, #0]
 811ebd2:	697a      	ldr	r2, [r7, #20]
 811ebd4:	4291      	cmp	r1, r2
 811ebd6:	d1bd      	bne.n	811eb54 <tcp_input+0x190>
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 811ebd8:	68eb      	ldr	r3, [r5, #12]
 811ebda:	42ab      	cmp	r3, r5
 811ebdc:	f000 846e 	beq.w	811f4bc <tcp_input+0xaf8>
      if (prev != NULL) {
 811ebe0:	f1b8 0f00 	cmp.w	r8, #0
 811ebe4:	d009      	beq.n	811ebfa <tcp_input+0x236>
        pcb->next = tcp_active_pcbs;
 811ebe6:	4a75      	ldr	r2, [pc, #468]	; (811edbc <tcp_input+0x3f8>)
        prev->next = pcb->next;
 811ebe8:	f8c8 300c 	str.w	r3, [r8, #12]
        pcb->next = tcp_active_pcbs;
 811ebec:	6813      	ldr	r3, [r2, #0]
        tcp_active_pcbs = pcb;
 811ebee:	6015      	str	r5, [r2, #0]
        pcb->next = tcp_active_pcbs;
 811ebf0:	60eb      	str	r3, [r5, #12]
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 811ebf2:	68eb      	ldr	r3, [r5, #12]
 811ebf4:	42ab      	cmp	r3, r5
 811ebf6:	f000 8447 	beq.w	811f488 <tcp_input+0xac4>
    inseg.next = NULL;
 811ebfa:	2300      	movs	r3, #0
 811ebfc:	4f70      	ldr	r7, [pc, #448]	; (811edc0 <tcp_input+0x3fc>)
    recv_data = NULL;
 811ebfe:	f8df 81e8 	ldr.w	r8, [pc, #488]	; 811ede8 <tcp_input+0x424>
    recv_flags = 0;
 811ec02:	f8df a1e8 	ldr.w	sl, [pc, #488]	; 811edec <tcp_input+0x428>
    recv_acked = 0;
 811ec06:	f8df b1e8 	ldr.w	fp, [pc, #488]	; 811edf0 <tcp_input+0x42c>
    inseg.len = p->tot_len;
 811ec0a:	8922      	ldrh	r2, [r4, #8]
    inseg.next = NULL;
 811ec0c:	603b      	str	r3, [r7, #0]
    recv_data = NULL;
 811ec0e:	f8c8 3000 	str.w	r3, [r8]
    recv_flags = 0;
 811ec12:	f88a 3000 	strb.w	r3, [sl]
    recv_acked = 0;
 811ec16:	f8ab 3000 	strh.w	r3, [fp]
    if (flags & TCP_PSH) {
 811ec1a:	4b6a      	ldr	r3, [pc, #424]	; (811edc4 <tcp_input+0x400>)
    inseg.len = p->tot_len;
 811ec1c:	813a      	strh	r2, [r7, #8]
    if (flags & TCP_PSH) {
 811ec1e:	781b      	ldrb	r3, [r3, #0]
    inseg.tcphdr = tcphdr;
 811ec20:	6832      	ldr	r2, [r6, #0]
    inseg.p = p;
 811ec22:	607c      	str	r4, [r7, #4]
    inseg.tcphdr = tcphdr;
 811ec24:	60fa      	str	r2, [r7, #12]
    if (flags & TCP_PSH) {
 811ec26:	071a      	lsls	r2, r3, #28
 811ec28:	d503      	bpl.n	811ec32 <tcp_input+0x26e>
      p->flags |= PBUF_FLAG_PUSH;
 811ec2a:	7b62      	ldrb	r2, [r4, #13]
 811ec2c:	f042 0201 	orr.w	r2, r2, #1
 811ec30:	7362      	strb	r2, [r4, #13]
    if (pcb->refused_data != NULL) {
 811ec32:	6faa      	ldr	r2, [r5, #120]	; 0x78
 811ec34:	b172      	cbz	r2, 811ec54 <tcp_input+0x290>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 811ec36:	4628      	mov	r0, r5
 811ec38:	f7fe ff78 	bl	811db2c <tcp_process_refused_data>
 811ec3c:	300d      	adds	r0, #13
 811ec3e:	f000 8296 	beq.w	811f16e <tcp_input+0x7aa>
 811ec42:	6fab      	ldr	r3, [r5, #120]	; 0x78
 811ec44:	b123      	cbz	r3, 811ec50 <tcp_input+0x28c>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 811ec46:	9b05      	ldr	r3, [sp, #20]
 811ec48:	881b      	ldrh	r3, [r3, #0]
 811ec4a:	2b00      	cmp	r3, #0
 811ec4c:	f040 828f 	bne.w	811f16e <tcp_input+0x7aa>
  if (flags & TCP_RST) {
 811ec50:	4b5c      	ldr	r3, [pc, #368]	; (811edc4 <tcp_input+0x400>)
 811ec52:	781b      	ldrb	r3, [r3, #0]
    tcp_input_pcb = pcb;
 811ec54:	4c5c      	ldr	r4, [pc, #368]	; (811edc8 <tcp_input+0x404>)
  if (flags & TCP_RST) {
 811ec56:	075a      	lsls	r2, r3, #29
    tcp_input_pcb = pcb;
 811ec58:	6025      	str	r5, [r4, #0]
  if (flags & TCP_RST) {
 811ec5a:	f140 8163 	bpl.w	811ef24 <tcp_input+0x560>
    if (pcb->state == SYN_SENT) {
 811ec5e:	7d29      	ldrb	r1, [r5, #20]
 811ec60:	2902      	cmp	r1, #2
 811ec62:	f000 8350 	beq.w	811f306 <tcp_input+0x942>
      if (seqno == pcb->rcv_nxt) {
 811ec66:	4b59      	ldr	r3, [pc, #356]	; (811edcc <tcp_input+0x408>)
 811ec68:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 811ec6a:	681b      	ldr	r3, [r3, #0]
 811ec6c:	429a      	cmp	r2, r3
 811ec6e:	f000 844a 	beq.w	811f506 <tcp_input+0xb42>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 811ec72:	1a9b      	subs	r3, r3, r2
 811ec74:	d404      	bmi.n	811ec80 <tcp_input+0x2bc>
 811ec76:	8d2a      	ldrh	r2, [r5, #40]	; 0x28
 811ec78:	1a9b      	subs	r3, r3, r2
 811ec7a:	2b00      	cmp	r3, #0
 811ec7c:	f340 833e 	ble.w	811f2fc <tcp_input+0x938>
      if (recv_flags & TF_RESET) {
 811ec80:	f89a 3000 	ldrb.w	r3, [sl]
 811ec84:	0718      	lsls	r0, r3, #28
 811ec86:	f140 8278 	bpl.w	811f17a <tcp_input+0x7b6>
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 811ec8a:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 811ec8e:	b11b      	cbz	r3, 811ec98 <tcp_input+0x2d4>
 811ec90:	f06f 010d 	mvn.w	r1, #13
 811ec94:	6928      	ldr	r0, [r5, #16]
 811ec96:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 811ec98:	4848      	ldr	r0, [pc, #288]	; (811edbc <tcp_input+0x3f8>)
 811ec9a:	4629      	mov	r1, r5
 811ec9c:	f7fe fbc4 	bl	811d428 <tcp_pcb_remove>
        tcp_free(pcb);
 811eca0:	4628      	mov	r0, r5
 811eca2:	f7fd fdbd 	bl	811c820 <tcp_free>
    tcp_input_pcb = NULL;
 811eca6:	2500      	movs	r5, #0
    if (inseg.p != NULL) {
 811eca8:	6878      	ldr	r0, [r7, #4]
    tcp_input_pcb = NULL;
 811ecaa:	6025      	str	r5, [r4, #0]
    recv_data = NULL;
 811ecac:	f8c8 5000 	str.w	r5, [r8]
    if (inseg.p != NULL) {
 811ecb0:	b110      	cbz	r0, 811ecb8 <tcp_input+0x2f4>
      pbuf_free(inseg.p);
 811ecb2:	f7fd fa75 	bl	811c1a0 <pbuf_free>
      inseg.p = NULL;
 811ecb6:	607d      	str	r5, [r7, #4]
}
 811ecb8:	b009      	add	sp, #36	; 0x24
 811ecba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 811ecbe:	22fd      	movs	r2, #253	; 0xfd
 811ecc0:	4943      	ldr	r1, [pc, #268]	; (811edd0 <tcp_input+0x40c>)
 811ecc2:	4650      	mov	r0, sl
 811ecc4:	f007 fb36 	bl	8126334 <iprintf>
 811ecc8:	4b42      	ldr	r3, [pc, #264]	; (811edd4 <tcp_input+0x410>)
 811ecca:	e735      	b.n	811eb38 <tcp_input+0x174>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 811eccc:	22fc      	movs	r2, #252	; 0xfc
 811ecce:	4942      	ldr	r1, [pc, #264]	; (811edd8 <tcp_input+0x414>)
 811ecd0:	4650      	mov	r0, sl
 811ecd2:	f007 fb2f 	bl	8126334 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 811ecd6:	7d2a      	ldrb	r2, [r5, #20]
 811ecd8:	4b3e      	ldr	r3, [pc, #248]	; (811edd4 <tcp_input+0x410>)
 811ecda:	e72a      	b.n	811eb32 <tcp_input+0x16e>
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 811ecdc:	4b3f      	ldr	r3, [pc, #252]	; (811eddc <tcp_input+0x418>)
 811ecde:	681d      	ldr	r5, [r3, #0]
 811ece0:	2d00      	cmp	r5, #0
 811ece2:	d05b      	beq.n	811ed9c <tcp_input+0x3d8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 811ece4:	f8df 80ec 	ldr.w	r8, [pc, #236]	; 811edd4 <tcp_input+0x410>
 811ece8:	f8df b108 	ldr.w	fp, [pc, #264]	; 811edf4 <tcp_input+0x430>
 811ecec:	f8df a108 	ldr.w	sl, [pc, #264]	; 811edf8 <tcp_input+0x434>
 811ecf0:	e002      	b.n	811ecf8 <tcp_input+0x334>
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 811ecf2:	68ed      	ldr	r5, [r5, #12]
 811ecf4:	2d00      	cmp	r5, #0
 811ecf6:	d051      	beq.n	811ed9c <tcp_input+0x3d8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 811ecf8:	7d2b      	ldrb	r3, [r5, #20]
 811ecfa:	2b0a      	cmp	r3, #10
 811ecfc:	4643      	mov	r3, r8
 811ecfe:	d005      	beq.n	811ed0c <tcp_input+0x348>
 811ed00:	f240 121f 	movw	r2, #287	; 0x11f
 811ed04:	4659      	mov	r1, fp
 811ed06:	4650      	mov	r0, sl
 811ed08:	f007 fb14 	bl	8126334 <iprintf>
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 811ed0c:	7a2a      	ldrb	r2, [r5, #8]
 811ed0e:	b132      	cbz	r2, 811ed1e <tcp_input+0x35a>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 811ed10:	687b      	ldr	r3, [r7, #4]
 811ed12:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 811ed16:	3301      	adds	r3, #1
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 811ed18:	b2db      	uxtb	r3, r3
 811ed1a:	429a      	cmp	r2, r3
 811ed1c:	d1e9      	bne.n	811ecf2 <tcp_input+0x32e>
      if (pcb->remote_port == tcphdr->src &&
 811ed1e:	6832      	ldr	r2, [r6, #0]
 811ed20:	8b2b      	ldrh	r3, [r5, #24]
 811ed22:	8811      	ldrh	r1, [r2, #0]
 811ed24:	428b      	cmp	r3, r1
 811ed26:	d1e4      	bne.n	811ecf2 <tcp_input+0x32e>
          pcb->local_port == tcphdr->dest &&
 811ed28:	8852      	ldrh	r2, [r2, #2]
      if (pcb->remote_port == tcphdr->src &&
 811ed2a:	8ae8      	ldrh	r0, [r5, #22]
 811ed2c:	4290      	cmp	r0, r2
 811ed2e:	d1e0      	bne.n	811ecf2 <tcp_input+0x32e>
          pcb->local_port == tcphdr->dest &&
 811ed30:	6869      	ldr	r1, [r5, #4]
 811ed32:	693a      	ldr	r2, [r7, #16]
 811ed34:	4291      	cmp	r1, r2
 811ed36:	d1dc      	bne.n	811ecf2 <tcp_input+0x32e>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 811ed38:	6829      	ldr	r1, [r5, #0]
 811ed3a:	697a      	ldr	r2, [r7, #20]
 811ed3c:	4291      	cmp	r1, r2
 811ed3e:	d1d8      	bne.n	811ecf2 <tcp_input+0x32e>
  if (flags & TCP_RST) {
 811ed40:	4a20      	ldr	r2, [pc, #128]	; (811edc4 <tcp_input+0x400>)
 811ed42:	7812      	ldrb	r2, [r2, #0]
 811ed44:	0757      	lsls	r7, r2, #29
 811ed46:	f53f ae4a 	bmi.w	811e9de <tcp_input+0x1a>
  if (flags & TCP_SYN) {
 811ed4a:	0796      	lsls	r6, r2, #30
 811ed4c:	f140 8395 	bpl.w	811f47a <tcp_input+0xab6>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 811ed50:	4a1e      	ldr	r2, [pc, #120]	; (811edcc <tcp_input+0x408>)
 811ed52:	6a69      	ldr	r1, [r5, #36]	; 0x24
 811ed54:	6812      	ldr	r2, [r2, #0]
 811ed56:	1a51      	subs	r1, r2, r1
 811ed58:	d404      	bmi.n	811ed64 <tcp_input+0x3a0>
 811ed5a:	8d2e      	ldrh	r6, [r5, #40]	; 0x28
 811ed5c:	1b89      	subs	r1, r1, r6
 811ed5e:	2900      	cmp	r1, #0
 811ed60:	f340 83ba 	ble.w	811f4d8 <tcp_input+0xb14>
  if ((tcplen > 0)) {
 811ed64:	9b05      	ldr	r3, [sp, #20]
 811ed66:	881b      	ldrh	r3, [r3, #0]
 811ed68:	2b00      	cmp	r3, #0
 811ed6a:	f43f ae38 	beq.w	811e9de <tcp_input+0x1a>
    tcp_ack_now(pcb);
 811ed6e:	8b6b      	ldrh	r3, [r5, #26]
    tcp_output(pcb);
 811ed70:	4628      	mov	r0, r5
    tcp_ack_now(pcb);
 811ed72:	f043 0302 	orr.w	r3, r3, #2
 811ed76:	836b      	strh	r3, [r5, #26]
    tcp_output(pcb);
 811ed78:	f001 fbc4 	bl	8120504 <tcp_output>
        pbuf_free(p);
 811ed7c:	e62f      	b.n	811e9de <tcp_input+0x1a>
    tcplen++;
 811ed7e:	1c5a      	adds	r2, r3, #1
 811ed80:	4917      	ldr	r1, [pc, #92]	; (811ede0 <tcp_input+0x41c>)
 811ed82:	b292      	uxth	r2, r2
 811ed84:	9105      	str	r1, [sp, #20]
    if (tcplen < p->tot_len) {
 811ed86:	4293      	cmp	r3, r2
    tcplen++;
 811ed88:	800a      	strh	r2, [r1, #0]
    if (tcplen < p->tot_len) {
 811ed8a:	f67f aec2 	bls.w	811eb12 <tcp_input+0x14e>
 811ed8e:	e626      	b.n	811e9de <tcp_input+0x1a>
    tcphdr_opt1len = tcphdr_optlen;
 811ed90:	4a14      	ldr	r2, [pc, #80]	; (811ede4 <tcp_input+0x420>)
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 811ed92:	4620      	mov	r0, r4
    tcphdr_opt1len = tcphdr_optlen;
 811ed94:	8013      	strh	r3, [r2, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 811ed96:	f7fd f977 	bl	811c088 <pbuf_remove_header>
 811ed9a:	e68e      	b.n	811eaba <tcp_input+0xf6>
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 811ed9c:	f8df a05c 	ldr.w	sl, [pc, #92]	; 811edfc <tcp_input+0x438>
 811eda0:	f8da 8000 	ldr.w	r8, [sl]
 811eda4:	f1b8 0f00 	cmp.w	r8, #0
 811eda8:	f000 8237 	beq.w	811f21a <tcp_input+0x856>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 811edac:	f8d7 c004 	ldr.w	ip, [r7, #4]
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 811edb0:	4645      	mov	r5, r8
      if (lpcb->local_port == tcphdr->dest) {
 811edb2:	6830      	ldr	r0, [r6, #0]
    prev = NULL;
 811edb4:	2100      	movs	r1, #0
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 811edb6:	f8d7 e014 	ldr.w	lr, [r7, #20]
 811edba:	e027      	b.n	811ee0c <tcp_input+0x448>
 811edbc:	2002e434 	.word	0x2002e434
 811edc0:	2002e458 	.word	0x2002e458
 811edc4:	2002e454 	.word	0x2002e454
 811edc8:	2002e478 	.word	0x2002e478
 811edcc:	2002e474 	.word	0x2002e474
 811edd0:	08145ba0 	.word	0x08145ba0
 811edd4:	08145908 	.word	0x08145908
 811edd8:	08145b74 	.word	0x08145b74
 811eddc:	2002e44c 	.word	0x2002e44c
 811ede0:	2002e48e 	.word	0x2002e48e
 811ede4:	2002e484 	.word	0x2002e484
 811ede8:	2002e46c 	.word	0x2002e46c
 811edec:	2002e470 	.word	0x2002e470
 811edf0:	2002e468 	.word	0x2002e468
 811edf4:	08145c20 	.word	0x08145c20
 811edf8:	0812b014 	.word	0x0812b014
 811edfc:	2002e440 	.word	0x2002e440
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 811ee00:	68eb      	ldr	r3, [r5, #12]
 811ee02:	4629      	mov	r1, r5
 811ee04:	461d      	mov	r5, r3
 811ee06:	2b00      	cmp	r3, #0
 811ee08:	f000 8208 	beq.w	811f21c <tcp_input+0x858>
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 811ee0c:	7a2a      	ldrb	r2, [r5, #8]
 811ee0e:	b12a      	cbz	r2, 811ee1c <tcp_input+0x458>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 811ee10:	f89c 3038 	ldrb.w	r3, [ip, #56]	; 0x38
 811ee14:	3301      	adds	r3, #1
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 811ee16:	b2db      	uxtb	r3, r3
 811ee18:	429a      	cmp	r2, r3
 811ee1a:	d1f1      	bne.n	811ee00 <tcp_input+0x43c>
      if (lpcb->local_port == tcphdr->dest) {
 811ee1c:	8aea      	ldrh	r2, [r5, #22]
 811ee1e:	8843      	ldrh	r3, [r0, #2]
 811ee20:	429a      	cmp	r2, r3
 811ee22:	d1ed      	bne.n	811ee00 <tcp_input+0x43c>
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 811ee24:	682a      	ldr	r2, [r5, #0]
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 811ee26:	b10a      	cbz	r2, 811ee2c <tcp_input+0x468>
 811ee28:	4572      	cmp	r2, lr
 811ee2a:	d1e9      	bne.n	811ee00 <tcp_input+0x43c>
      if (prev != NULL) {
 811ee2c:	b129      	cbz	r1, 811ee3a <tcp_input+0x476>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 811ee2e:	68ea      	ldr	r2, [r5, #12]
        tcp_listen_pcbs.listen_pcbs = lpcb;
 811ee30:	f8ca 5000 	str.w	r5, [sl]
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 811ee34:	60ca      	str	r2, [r1, #12]
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 811ee36:	f8c5 800c 	str.w	r8, [r5, #12]
  if (flags & TCP_RST) {
 811ee3a:	4a9d      	ldr	r2, [pc, #628]	; (811f0b0 <tcp_input+0x6ec>)
 811ee3c:	7812      	ldrb	r2, [r2, #0]
 811ee3e:	0751      	lsls	r1, r2, #29
 811ee40:	f53f adcd 	bmi.w	811e9de <tcp_input+0x1a>
  if (flags & TCP_ACK) {
 811ee44:	f012 0810 	ands.w	r8, r2, #16
 811ee48:	f040 8273 	bne.w	811f332 <tcp_input+0x96e>
  } else if (flags & TCP_SYN) {
 811ee4c:	0791      	lsls	r1, r2, #30
 811ee4e:	f57f adc6 	bpl.w	811e9de <tcp_input+0x1a>
    npcb = tcp_alloc(pcb->prio);
 811ee52:	7d68      	ldrb	r0, [r5, #21]
 811ee54:	f7fe fc90 	bl	811d778 <tcp_alloc>
    if (npcb == NULL) {
 811ee58:	4681      	mov	r9, r0
 811ee5a:	2800      	cmp	r0, #0
 811ee5c:	f000 82ce 	beq.w	811f3fc <tcp_input+0xa38>
    npcb->rcv_nxt = seqno + 1;
 811ee60:	4b94      	ldr	r3, [pc, #592]	; (811f0b4 <tcp_input+0x6f0>)
    npcb->remote_port = tcphdr->src;
 811ee62:	6831      	ldr	r1, [r6, #0]
    npcb->rcv_nxt = seqno + 1;
 811ee64:	681b      	ldr	r3, [r3, #0]
    npcb->remote_port = tcphdr->src;
 811ee66:	780a      	ldrb	r2, [r1, #0]
    npcb->rcv_nxt = seqno + 1;
 811ee68:	3301      	adds	r3, #1
    npcb->remote_port = tcphdr->src;
 811ee6a:	7849      	ldrb	r1, [r1, #1]
 811ee6c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
    npcb->local_port = pcb->local_port;
 811ee70:	8ae9      	ldrh	r1, [r5, #22]
    npcb->rcv_nxt = seqno + 1;
 811ee72:	6243      	str	r3, [r0, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 811ee74:	62c3      	str	r3, [r0, #44]	; 0x2c
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 811ee76:	697b      	ldr	r3, [r7, #20]
    npcb->remote_port = tcphdr->src;
 811ee78:	8302      	strh	r2, [r0, #24]
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 811ee7a:	6003      	str	r3, [r0, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 811ee7c:	693b      	ldr	r3, [r7, #16]
    npcb->local_port = pcb->local_port;
 811ee7e:	82c1      	strh	r1, [r0, #22]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 811ee80:	6043      	str	r3, [r0, #4]
    npcb->state = SYN_RCVD;
 811ee82:	2303      	movs	r3, #3
 811ee84:	7503      	strb	r3, [r0, #20]
    iss = tcp_next_iss(npcb);
 811ee86:	f7fe fee7 	bl	811dc58 <tcp_next_iss>
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 811ee8a:	4b8a      	ldr	r3, [pc, #552]	; (811f0b4 <tcp_input+0x6f0>)
    npcb->snd_nxt = iss;
 811ee8c:	f8c9 0050 	str.w	r0, [r9, #80]	; 0x50
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 811ee90:	681b      	ldr	r3, [r3, #0]
    npcb->lastack = iss;
 811ee92:	f8c9 0044 	str.w	r0, [r9, #68]	; 0x44
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 811ee96:	3b01      	subs	r3, #1
    npcb->snd_lbb = iss;
 811ee98:	f8c9 005c 	str.w	r0, [r9, #92]	; 0x5c
    TCP_REG_ACTIVE(npcb);
 811ee9c:	4a86      	ldr	r2, [pc, #536]	; (811f0b8 <tcp_input+0x6f4>)
    npcb->snd_wl2 = iss;
 811ee9e:	e9c9 3015 	strd	r3, r0, [r9, #84]	; 0x54
    npcb->callback_arg = pcb->callback_arg;
 811eea2:	692b      	ldr	r3, [r5, #16]
    npcb->listener = pcb;
 811eea4:	f8c9 507c 	str.w	r5, [r9, #124]	; 0x7c
    npcb->callback_arg = pcb->callback_arg;
 811eea8:	f8c9 3010 	str.w	r3, [r9, #16]
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 811eeac:	7a6b      	ldrb	r3, [r5, #9]
 811eeae:	f003 030c 	and.w	r3, r3, #12
 811eeb2:	f889 3009 	strb.w	r3, [r9, #9]
    npcb->netif_idx = pcb->netif_idx;
 811eeb6:	7a2b      	ldrb	r3, [r5, #8]
 811eeb8:	f889 3008 	strb.w	r3, [r9, #8]
    TCP_REG_ACTIVE(npcb);
 811eebc:	6813      	ldr	r3, [r2, #0]
 811eebe:	f8c2 9000 	str.w	r9, [r2]
 811eec2:	f8c9 300c 	str.w	r3, [r9, #12]
 811eec6:	f001 fe49 	bl	8120b5c <tcp_timer_needed>
  if (tcphdr_optlen != 0) {
 811eeca:	4b7c      	ldr	r3, [pc, #496]	; (811f0bc <tcp_input+0x6f8>)
    TCP_REG_ACTIVE(npcb);
 811eecc:	4a7c      	ldr	r2, [pc, #496]	; (811f0c0 <tcp_input+0x6fc>)
 811eece:	2101      	movs	r1, #1
  if (tcphdr_optlen != 0) {
 811eed0:	881b      	ldrh	r3, [r3, #0]
    TCP_REG_ACTIVE(npcb);
 811eed2:	7011      	strb	r1, [r2, #0]
  if (tcphdr_optlen != 0) {
 811eed4:	b12b      	cbz	r3, 811eee2 <tcp_input+0x51e>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 811eed6:	4b7b      	ldr	r3, [pc, #492]	; (811f0c4 <tcp_input+0x700>)
 811eed8:	4648      	mov	r0, r9
 811eeda:	f8a3 8000 	strh.w	r8, [r3]
 811eede:	f7ff fcd1 	bl	811e884 <tcp_parseopt.part.0>
    npcb->snd_wnd = tcphdr->wnd;
 811eee2:	6833      	ldr	r3, [r6, #0]
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 811eee4:	f109 0204 	add.w	r2, r9, #4
 811eee8:	f8b9 5032 	ldrh.w	r5, [r9, #50]	; 0x32
    npcb->snd_wnd = tcphdr->wnd;
 811eeec:	89db      	ldrh	r3, [r3, #14]
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 811eeee:	4610      	mov	r0, r2
 811eef0:	9205      	str	r2, [sp, #20]
    npcb->snd_wnd = tcphdr->wnd;
 811eef2:	f8a9 3060 	strh.w	r3, [r9, #96]	; 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 811eef6:	f8a9 3062 	strh.w	r3, [r9, #98]	; 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 811eefa:	f004 fd4d 	bl	8123998 <ip4_route>
 811eefe:	9a05      	ldr	r2, [sp, #20]
 811ef00:	4601      	mov	r1, r0
 811ef02:	4628      	mov	r0, r5
 811ef04:	f7fe fec4 	bl	811dc90 <tcp_eff_send_mss_netif>
 811ef08:	4603      	mov	r3, r0
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 811ef0a:	2112      	movs	r1, #18
 811ef0c:	4648      	mov	r0, r9
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 811ef0e:	f8a9 3032 	strh.w	r3, [r9, #50]	; 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 811ef12:	f001 f8db 	bl	81200cc <tcp_enqueue_flags>
    if (rc != ERR_OK) {
 811ef16:	2800      	cmp	r0, #0
 811ef18:	f040 82ca 	bne.w	811f4b0 <tcp_input+0xaec>
    tcp_output(npcb);
 811ef1c:	4648      	mov	r0, r9
 811ef1e:	f001 faf1 	bl	8120504 <tcp_output>
 811ef22:	e55c      	b.n	811e9de <tcp_input+0x1a>
  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 811ef24:	f013 0102 	ands.w	r1, r3, #2
 811ef28:	d004      	beq.n	811ef34 <tcp_input+0x570>
 811ef2a:	7d2a      	ldrb	r2, [r5, #20]
 811ef2c:	3a02      	subs	r2, #2
 811ef2e:	2a01      	cmp	r2, #1
 811ef30:	f200 81e4 	bhi.w	811f2fc <tcp_input+0x938>
  if ((pcb->flags & TF_RXCLOSED) == 0) {
 811ef34:	8b6a      	ldrh	r2, [r5, #26]
 811ef36:	06d0      	lsls	r0, r2, #27
 811ef38:	d402      	bmi.n	811ef40 <tcp_input+0x57c>
    pcb->tmr = tcp_ticks;
 811ef3a:	4a63      	ldr	r2, [pc, #396]	; (811f0c8 <tcp_input+0x704>)
 811ef3c:	6812      	ldr	r2, [r2, #0]
 811ef3e:	622a      	str	r2, [r5, #32]
  if (tcphdr_optlen != 0) {
 811ef40:	4a5e      	ldr	r2, [pc, #376]	; (811f0bc <tcp_input+0x6f8>)
 811ef42:	8810      	ldrh	r0, [r2, #0]
  pcb->persist_probe = 0;
 811ef44:	2200      	movs	r2, #0
 811ef46:	f8a5 209a 	strh.w	r2, [r5, #154]	; 0x9a
  if (tcphdr_optlen != 0) {
 811ef4a:	b140      	cbz	r0, 811ef5e <tcp_input+0x59a>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 811ef4c:	485d      	ldr	r0, [pc, #372]	; (811f0c4 <tcp_input+0x700>)
 811ef4e:	8002      	strh	r2, [r0, #0]
 811ef50:	4628      	mov	r0, r5
 811ef52:	e9cd 3106 	strd	r3, r1, [sp, #24]
 811ef56:	f7ff fc95 	bl	811e884 <tcp_parseopt.part.0>
 811ef5a:	e9dd 3106 	ldrd	r3, r1, [sp, #24]
  switch (pcb->state) {
 811ef5e:	7d2a      	ldrb	r2, [r5, #20]
 811ef60:	3a02      	subs	r2, #2
 811ef62:	2a07      	cmp	r2, #7
 811ef64:	f63f ae8c 	bhi.w	811ec80 <tcp_input+0x2bc>
 811ef68:	e8df f002 	tbb	[pc, r2]
 811ef6c:	89041331 	.word	0x89041331
 811ef70:	55b4046e 	.word	0x55b4046e
      tcp_receive(pcb);
 811ef74:	4628      	mov	r0, r5
 811ef76:	f7fe ffdd 	bl	811df34 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 811ef7a:	f89a 3000 	ldrb.w	r3, [sl]
 811ef7e:	069e      	lsls	r6, r3, #26
 811ef80:	f57f ae7e 	bpl.w	811ec80 <tcp_input+0x2bc>
        tcp_ack_now(pcb);
 811ef84:	8b6b      	ldrh	r3, [r5, #26]
 811ef86:	f043 0302 	orr.w	r3, r3, #2
 811ef8a:	836b      	strh	r3, [r5, #26]
        pcb->state = CLOSE_WAIT;
 811ef8c:	2307      	movs	r3, #7
 811ef8e:	752b      	strb	r3, [r5, #20]
    if (err != ERR_ABRT) {
 811ef90:	e676      	b.n	811ec80 <tcp_input+0x2bc>
      if (flags & TCP_ACK) {
 811ef92:	06da      	lsls	r2, r3, #27
 811ef94:	f140 821c 	bpl.w	811f3d0 <tcp_input+0xa0c>
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 811ef98:	4b4c      	ldr	r3, [pc, #304]	; (811f0cc <tcp_input+0x708>)
 811ef9a:	6819      	ldr	r1, [r3, #0]
 811ef9c:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 811ef9e:	43db      	mvns	r3, r3
 811efa0:	42cb      	cmn	r3, r1
 811efa2:	d404      	bmi.n	811efae <tcp_input+0x5ea>
 811efa4:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 811efa6:	1acb      	subs	r3, r1, r3
 811efa8:	2b00      	cmp	r3, #0
 811efaa:	f340 823a 	ble.w	811f422 <tcp_input+0xa5e>
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 811efae:	9a05      	ldr	r2, [sp, #20]
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 811efb0:	6833      	ldr	r3, [r6, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 811efb2:	8810      	ldrh	r0, [r2, #0]
 811efb4:	4a3f      	ldr	r2, [pc, #252]	; (811f0b4 <tcp_input+0x6f0>)
 811efb6:	6812      	ldr	r2, [r2, #0]
 811efb8:	4402      	add	r2, r0
 811efba:	8818      	ldrh	r0, [r3, #0]
 811efbc:	9002      	str	r0, [sp, #8]
 811efbe:	4628      	mov	r0, r5
 811efc0:	885b      	ldrh	r3, [r3, #2]
 811efc2:	e9cd 9300 	strd	r9, r3, [sp]
 811efc6:	4b42      	ldr	r3, [pc, #264]	; (811f0d0 <tcp_input+0x70c>)
 811efc8:	f001 fa22 	bl	8120410 <tcp_rst>
    if (err != ERR_ABRT) {
 811efcc:	e658      	b.n	811ec80 <tcp_input+0x2bc>
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 811efce:	f003 0212 	and.w	r2, r3, #18
 811efd2:	2a12      	cmp	r2, #18
 811efd4:	f000 813b 	beq.w	811f24e <tcp_input+0x88a>
      else if (flags & TCP_ACK) {
 811efd8:	06d9      	lsls	r1, r3, #27
 811efda:	f57f ae51 	bpl.w	811ec80 <tcp_input+0x2bc>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 811efde:	9a05      	ldr	r2, [sp, #20]
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 811efe0:	6833      	ldr	r3, [r6, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 811efe2:	8811      	ldrh	r1, [r2, #0]
 811efe4:	4a33      	ldr	r2, [pc, #204]	; (811f0b4 <tcp_input+0x6f0>)
 811efe6:	8818      	ldrh	r0, [r3, #0]
 811efe8:	6812      	ldr	r2, [r2, #0]
 811efea:	440a      	add	r2, r1
 811efec:	4937      	ldr	r1, [pc, #220]	; (811f0cc <tcp_input+0x708>)
 811efee:	6809      	ldr	r1, [r1, #0]
 811eff0:	9002      	str	r0, [sp, #8]
 811eff2:	4628      	mov	r0, r5
 811eff4:	885b      	ldrh	r3, [r3, #2]
 811eff6:	e9cd 9300 	strd	r9, r3, [sp]
 811effa:	4b35      	ldr	r3, [pc, #212]	; (811f0d0 <tcp_input+0x70c>)
 811effc:	f001 fa08 	bl	8120410 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 811f000:	f895 3042 	ldrb.w	r3, [r5, #66]	; 0x42
 811f004:	2b05      	cmp	r3, #5
 811f006:	f63f ae3b 	bhi.w	811ec80 <tcp_input+0x2bc>
          pcb->rtime = 0;
 811f00a:	2300      	movs	r3, #0
          tcp_rexmit_rto(pcb);
 811f00c:	4628      	mov	r0, r5
          pcb->rtime = 0;
 811f00e:	862b      	strh	r3, [r5, #48]	; 0x30
          tcp_rexmit_rto(pcb);
 811f010:	f001 fc80 	bl	8120914 <tcp_rexmit_rto>
    if (err != ERR_ABRT) {
 811f014:	e634      	b.n	811ec80 <tcp_input+0x2bc>
      tcp_receive(pcb);
 811f016:	4628      	mov	r0, r5
 811f018:	f7fe ff8c 	bl	811df34 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 811f01c:	4b24      	ldr	r3, [pc, #144]	; (811f0b0 <tcp_input+0x6ec>)
 811f01e:	781b      	ldrb	r3, [r3, #0]
 811f020:	06de      	lsls	r6, r3, #27
 811f022:	f57f ae2d 	bpl.w	811ec80 <tcp_input+0x2bc>
 811f026:	4b29      	ldr	r3, [pc, #164]	; (811f0cc <tcp_input+0x708>)
 811f028:	6d2a      	ldr	r2, [r5, #80]	; 0x50
 811f02a:	681b      	ldr	r3, [r3, #0]
 811f02c:	429a      	cmp	r2, r3
 811f02e:	f47f ae27 	bne.w	811ec80 <tcp_input+0x2bc>
 811f032:	6eeb      	ldr	r3, [r5, #108]	; 0x6c
 811f034:	2b00      	cmp	r3, #0
 811f036:	f47f ae23 	bne.w	811ec80 <tcp_input+0x2bc>
        recv_flags |= TF_CLOSED;
 811f03a:	f89a 3000 	ldrb.w	r3, [sl]
 811f03e:	f043 0310 	orr.w	r3, r3, #16
 811f042:	f88a 3000 	strb.w	r3, [sl]
    if (err != ERR_ABRT) {
 811f046:	e61b      	b.n	811ec80 <tcp_input+0x2bc>
      tcp_receive(pcb);
 811f048:	4628      	mov	r0, r5
 811f04a:	f7fe ff73 	bl	811df34 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 811f04e:	f89a 3000 	ldrb.w	r3, [sl]
 811f052:	069a      	lsls	r2, r3, #26
 811f054:	f57f ae14 	bpl.w	811ec80 <tcp_input+0x2bc>
        tcp_ack_now(pcb);
 811f058:	8b6b      	ldrh	r3, [r5, #26]
        tcp_pcb_purge(pcb);
 811f05a:	4628      	mov	r0, r5
        tcp_ack_now(pcb);
 811f05c:	f043 0302 	orr.w	r3, r3, #2
 811f060:	836b      	strh	r3, [r5, #26]
        tcp_pcb_purge(pcb);
 811f062:	f7fd fee1 	bl	811ce28 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 811f066:	4b14      	ldr	r3, [pc, #80]	; (811f0b8 <tcp_input+0x6f4>)
 811f068:	681b      	ldr	r3, [r3, #0]
 811f06a:	42ab      	cmp	r3, r5
 811f06c:	d061      	beq.n	811f132 <tcp_input+0x76e>
 811f06e:	2b00      	cmp	r3, #0
 811f070:	d062      	beq.n	811f138 <tcp_input+0x774>
 811f072:	68da      	ldr	r2, [r3, #12]
 811f074:	42aa      	cmp	r2, r5
 811f076:	f000 8210 	beq.w	811f49a <tcp_input+0xad6>
 811f07a:	4613      	mov	r3, r2
 811f07c:	e7f7      	b.n	811f06e <tcp_input+0x6aa>
      tcp_receive(pcb);
 811f07e:	4628      	mov	r0, r5
 811f080:	f7fe ff58 	bl	811df34 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 811f084:	f89a 3000 	ldrb.w	r3, [sl]
 811f088:	f013 0f20 	tst.w	r3, #32
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 811f08c:	4b08      	ldr	r3, [pc, #32]	; (811f0b0 <tcp_input+0x6ec>)
 811f08e:	781b      	ldrb	r3, [r3, #0]
      if (recv_flags & TF_GOT_FIN) {
 811f090:	f000 818e 	beq.w	811f3b0 <tcp_input+0x9ec>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 811f094:	06d8      	lsls	r0, r3, #27
 811f096:	d504      	bpl.n	811f0a2 <tcp_input+0x6de>
 811f098:	4b0c      	ldr	r3, [pc, #48]	; (811f0cc <tcp_input+0x708>)
 811f09a:	6d2a      	ldr	r2, [r5, #80]	; 0x50
 811f09c:	681b      	ldr	r3, [r3, #0]
 811f09e:	429a      	cmp	r2, r3
 811f0a0:	d038      	beq.n	811f114 <tcp_input+0x750>
          tcp_ack_now(pcb);
 811f0a2:	8b6b      	ldrh	r3, [r5, #26]
 811f0a4:	f043 0302 	orr.w	r3, r3, #2
 811f0a8:	836b      	strh	r3, [r5, #26]
          pcb->state = CLOSING;
 811f0aa:	2308      	movs	r3, #8
 811f0ac:	752b      	strb	r3, [r5, #20]
    if (err != ERR_ABRT) {
 811f0ae:	e5e7      	b.n	811ec80 <tcp_input+0x2bc>
 811f0b0:	2002e454 	.word	0x2002e454
 811f0b4:	2002e474 	.word	0x2002e474
 811f0b8:	2002e434 	.word	0x2002e434
 811f0bc:	2002e48c 	.word	0x2002e48c
 811f0c0:	2002e438 	.word	0x2002e438
 811f0c4:	2002e47c 	.word	0x2002e47c
 811f0c8:	2002e444 	.word	0x2002e444
 811f0cc:	2002e450 	.word	0x2002e450
 811f0d0:	2001f2ac 	.word	0x2001f2ac
      tcp_receive(pcb);
 811f0d4:	4628      	mov	r0, r5
 811f0d6:	f7fe ff2d 	bl	811df34 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 811f0da:	4ba8      	ldr	r3, [pc, #672]	; (811f37c <tcp_input+0x9b8>)
 811f0dc:	781b      	ldrb	r3, [r3, #0]
 811f0de:	06db      	lsls	r3, r3, #27
 811f0e0:	f57f adce 	bpl.w	811ec80 <tcp_input+0x2bc>
 811f0e4:	4ba6      	ldr	r3, [pc, #664]	; (811f380 <tcp_input+0x9bc>)
 811f0e6:	6d2a      	ldr	r2, [r5, #80]	; 0x50
 811f0e8:	681b      	ldr	r3, [r3, #0]
 811f0ea:	429a      	cmp	r2, r3
 811f0ec:	f47f adc8 	bne.w	811ec80 <tcp_input+0x2bc>
 811f0f0:	6eeb      	ldr	r3, [r5, #108]	; 0x6c
 811f0f2:	2b00      	cmp	r3, #0
 811f0f4:	f47f adc4 	bne.w	811ec80 <tcp_input+0x2bc>
        tcp_pcb_purge(pcb);
 811f0f8:	4628      	mov	r0, r5
 811f0fa:	f7fd fe95 	bl	811ce28 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 811f0fe:	4ba1      	ldr	r3, [pc, #644]	; (811f384 <tcp_input+0x9c0>)
 811f100:	681b      	ldr	r3, [r3, #0]
 811f102:	42ab      	cmp	r3, r5
 811f104:	d015      	beq.n	811f132 <tcp_input+0x76e>
 811f106:	b1bb      	cbz	r3, 811f138 <tcp_input+0x774>
 811f108:	68da      	ldr	r2, [r3, #12]
 811f10a:	42aa      	cmp	r2, r5
 811f10c:	f000 81c5 	beq.w	811f49a <tcp_input+0xad6>
 811f110:	4613      	mov	r3, r2
 811f112:	e7f8      	b.n	811f106 <tcp_input+0x742>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 811f114:	6eeb      	ldr	r3, [r5, #108]	; 0x6c
 811f116:	2b00      	cmp	r3, #0
 811f118:	d1c3      	bne.n	811f0a2 <tcp_input+0x6de>
          tcp_ack_now(pcb);
 811f11a:	8b6b      	ldrh	r3, [r5, #26]
          tcp_pcb_purge(pcb);
 811f11c:	4628      	mov	r0, r5
          tcp_ack_now(pcb);
 811f11e:	f043 0302 	orr.w	r3, r3, #2
 811f122:	836b      	strh	r3, [r5, #26]
          tcp_pcb_purge(pcb);
 811f124:	f7fd fe80 	bl	811ce28 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 811f128:	4b96      	ldr	r3, [pc, #600]	; (811f384 <tcp_input+0x9c0>)
 811f12a:	681b      	ldr	r3, [r3, #0]
 811f12c:	42ab      	cmp	r3, r5
 811f12e:	f040 81b7 	bne.w	811f4a0 <tcp_input+0xadc>
        TCP_RMV_ACTIVE(pcb);
 811f132:	68eb      	ldr	r3, [r5, #12]
 811f134:	4a93      	ldr	r2, [pc, #588]	; (811f384 <tcp_input+0x9c0>)
 811f136:	6013      	str	r3, [r2, #0]
        TCP_REG(&tcp_tw_pcbs, pcb);
 811f138:	4b93      	ldr	r3, [pc, #588]	; (811f388 <tcp_input+0x9c4>)
        pcb->state = TIME_WAIT;
 811f13a:	220a      	movs	r2, #10
 811f13c:	752a      	strb	r2, [r5, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 811f13e:	681a      	ldr	r2, [r3, #0]
 811f140:	601d      	str	r5, [r3, #0]
 811f142:	60ea      	str	r2, [r5, #12]
        TCP_RMV_ACTIVE(pcb);
 811f144:	2201      	movs	r2, #1
 811f146:	4b91      	ldr	r3, [pc, #580]	; (811f38c <tcp_input+0x9c8>)
 811f148:	701a      	strb	r2, [r3, #0]
        TCP_REG(&tcp_tw_pcbs, pcb);
 811f14a:	f001 fd07 	bl	8120b5c <tcp_timer_needed>
    if (err != ERR_ABRT) {
 811f14e:	e597      	b.n	811ec80 <tcp_input+0x2bc>
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 811f150:	4b8f      	ldr	r3, [pc, #572]	; (811f390 <tcp_input+0x9cc>)
 811f152:	22c2      	movs	r2, #194	; 0xc2
 811f154:	498f      	ldr	r1, [pc, #572]	; (811f394 <tcp_input+0x9d0>)
 811f156:	4890      	ldr	r0, [pc, #576]	; (811f398 <tcp_input+0x9d4>)
 811f158:	f007 f8ec 	bl	8126334 <iprintf>
 811f15c:	e47d      	b.n	811ea5a <tcp_input+0x96>
    LWIP_ASSERT("p->len == 0", p->len == 0);
 811f15e:	4b8c      	ldr	r3, [pc, #560]	; (811f390 <tcp_input+0x9cc>)
 811f160:	22df      	movs	r2, #223	; 0xdf
 811f162:	498e      	ldr	r1, [pc, #568]	; (811f39c <tcp_input+0x9d8>)
 811f164:	488c      	ldr	r0, [pc, #560]	; (811f398 <tcp_input+0x9d4>)
 811f166:	f007 f8e5 	bl	8126334 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 811f16a:	8923      	ldrh	r3, [r4, #8]
 811f16c:	e49b      	b.n	811eaa6 <tcp_input+0xe2>
        if (pcb->rcv_ann_wnd == 0) {
 811f16e:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
 811f170:	2b00      	cmp	r3, #0
 811f172:	f000 80d9 	beq.w	811f328 <tcp_input+0x964>
 811f176:	4c8a      	ldr	r4, [pc, #552]	; (811f3a0 <tcp_input+0x9dc>)
 811f178:	e595      	b.n	811eca6 <tcp_input+0x2e2>
        if (recv_acked > 0) {
 811f17a:	f8bb 2000 	ldrh.w	r2, [fp]
 811f17e:	b15a      	cbz	r2, 811f198 <tcp_input+0x7d4>
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 811f180:	f8d5 3080 	ldr.w	r3, [r5, #128]	; 0x80
 811f184:	b12b      	cbz	r3, 811f192 <tcp_input+0x7ce>
 811f186:	4629      	mov	r1, r5
 811f188:	6928      	ldr	r0, [r5, #16]
 811f18a:	4798      	blx	r3
            if (err == ERR_ABRT) {
 811f18c:	300d      	adds	r0, #13
 811f18e:	f43f ad8a 	beq.w	811eca6 <tcp_input+0x2e2>
          recv_acked = 0;
 811f192:	2300      	movs	r3, #0
 811f194:	f8ab 3000 	strh.w	r3, [fp]
        if (tcp_input_delayed_close(pcb)) {
 811f198:	4628      	mov	r0, r5
 811f19a:	f7fe fe2b 	bl	811ddf4 <tcp_input_delayed_close>
 811f19e:	2800      	cmp	r0, #0
 811f1a0:	f47f ad81 	bne.w	811eca6 <tcp_input+0x2e2>
        if (recv_data != NULL) {
 811f1a4:	f8d8 3000 	ldr.w	r3, [r8]
 811f1a8:	b1fb      	cbz	r3, 811f1ea <tcp_input+0x826>
          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 811f1aa:	6fab      	ldr	r3, [r5, #120]	; 0x78
 811f1ac:	b133      	cbz	r3, 811f1bc <tcp_input+0x7f8>
 811f1ae:	4b78      	ldr	r3, [pc, #480]	; (811f390 <tcp_input+0x9cc>)
 811f1b0:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 811f1b4:	497b      	ldr	r1, [pc, #492]	; (811f3a4 <tcp_input+0x9e0>)
 811f1b6:	4878      	ldr	r0, [pc, #480]	; (811f398 <tcp_input+0x9d4>)
 811f1b8:	f007 f8bc 	bl	8126334 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 811f1bc:	8b6b      	ldrh	r3, [r5, #26]
 811f1be:	f013 0310 	ands.w	r3, r3, #16
 811f1c2:	f040 8113 	bne.w	811f3ec <tcp_input+0xa28>
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 811f1c6:	f8d5 6084 	ldr.w	r6, [r5, #132]	; 0x84
 811f1ca:	2e00      	cmp	r6, #0
 811f1cc:	f000 8121 	beq.w	811f412 <tcp_input+0xa4e>
 811f1d0:	f8d8 2000 	ldr.w	r2, [r8]
 811f1d4:	4629      	mov	r1, r5
 811f1d6:	6928      	ldr	r0, [r5, #16]
 811f1d8:	47b0      	blx	r6
          if (err == ERR_ABRT) {
 811f1da:	f110 0f0d 	cmn.w	r0, #13
 811f1de:	f43f ad62 	beq.w	811eca6 <tcp_input+0x2e2>
          if (err != ERR_OK) {
 811f1e2:	b110      	cbz	r0, 811f1ea <tcp_input+0x826>
            pcb->refused_data = recv_data;
 811f1e4:	f8d8 3000 	ldr.w	r3, [r8]
 811f1e8:	67ab      	str	r3, [r5, #120]	; 0x78
        if (recv_flags & TF_GOT_FIN) {
 811f1ea:	f89a 3000 	ldrb.w	r3, [sl]
 811f1ee:	0699      	lsls	r1, r3, #26
 811f1f0:	d507      	bpl.n	811f202 <tcp_input+0x83e>
          if (pcb->refused_data != NULL) {
 811f1f2:	6fab      	ldr	r3, [r5, #120]	; 0x78
 811f1f4:	2b00      	cmp	r3, #0
 811f1f6:	f000 80ad 	beq.w	811f354 <tcp_input+0x990>
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 811f1fa:	7b5a      	ldrb	r2, [r3, #13]
 811f1fc:	f042 0220 	orr.w	r2, r2, #32
 811f200:	735a      	strb	r2, [r3, #13]
        tcp_input_pcb = NULL;
 811f202:	2300      	movs	r3, #0
        if (tcp_input_delayed_close(pcb)) {
 811f204:	4628      	mov	r0, r5
        tcp_input_pcb = NULL;
 811f206:	6023      	str	r3, [r4, #0]
        if (tcp_input_delayed_close(pcb)) {
 811f208:	f7fe fdf4 	bl	811ddf4 <tcp_input_delayed_close>
 811f20c:	2800      	cmp	r0, #0
 811f20e:	f47f ad4a 	bne.w	811eca6 <tcp_input+0x2e2>
        tcp_output(pcb);
 811f212:	4628      	mov	r0, r5
 811f214:	f001 f976 	bl	8120504 <tcp_output>
 811f218:	e545      	b.n	811eca6 <tcp_input+0x2e2>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 811f21a:	6830      	ldr	r0, [r6, #0]
 811f21c:	8980      	ldrh	r0, [r0, #12]
 811f21e:	f7fa ff83 	bl	811a128 <lwip_htons>
 811f222:	f010 0004 	ands.w	r0, r0, #4
 811f226:	f47f abda 	bne.w	811e9de <tcp_input+0x1a>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 811f22a:	9a05      	ldr	r2, [sp, #20]
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 811f22c:	6833      	ldr	r3, [r6, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 811f22e:	8811      	ldrh	r1, [r2, #0]
 811f230:	4a5d      	ldr	r2, [pc, #372]	; (811f3a8 <tcp_input+0x9e4>)
 811f232:	881d      	ldrh	r5, [r3, #0]
 811f234:	6812      	ldr	r2, [r2, #0]
 811f236:	440a      	add	r2, r1
 811f238:	4951      	ldr	r1, [pc, #324]	; (811f380 <tcp_input+0x9bc>)
 811f23a:	6809      	ldr	r1, [r1, #0]
 811f23c:	9502      	str	r5, [sp, #8]
 811f23e:	885b      	ldrh	r3, [r3, #2]
 811f240:	e9cd 9300 	strd	r9, r3, [sp]
 811f244:	4b59      	ldr	r3, [pc, #356]	; (811f3ac <tcp_input+0x9e8>)
 811f246:	f001 f8e3 	bl	8120410 <tcp_rst>
 811f24a:	f7ff bbc8 	b.w	811e9de <tcp_input+0x1a>
          && (ackno == pcb->lastack + 1)) {
 811f24e:	6c6a      	ldr	r2, [r5, #68]	; 0x44
 811f250:	494b      	ldr	r1, [pc, #300]	; (811f380 <tcp_input+0x9bc>)
 811f252:	3201      	adds	r2, #1
 811f254:	6809      	ldr	r1, [r1, #0]
 811f256:	428a      	cmp	r2, r1
 811f258:	f47f aebe 	bne.w	811efd8 <tcp_input+0x614>
        pcb->rcv_nxt = seqno + 1;
 811f25c:	4b52      	ldr	r3, [pc, #328]	; (811f3a8 <tcp_input+0x9e4>)
        pcb->snd_wnd = tcphdr->wnd;
 811f25e:	6830      	ldr	r0, [r6, #0]
        pcb->rcv_nxt = seqno + 1;
 811f260:	681b      	ldr	r3, [r3, #0]
        pcb->lastack = ackno;
 811f262:	646a      	str	r2, [r5, #68]	; 0x44
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 811f264:	1d2a      	adds	r2, r5, #4
        pcb->rcv_nxt = seqno + 1;
 811f266:	1c59      	adds	r1, r3, #1
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 811f268:	3b01      	subs	r3, #1
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 811f26a:	8e6e      	ldrh	r6, [r5, #50]	; 0x32
        pcb->rcv_nxt = seqno + 1;
 811f26c:	6269      	str	r1, [r5, #36]	; 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 811f26e:	62e9      	str	r1, [r5, #44]	; 0x2c
        pcb->snd_wnd = tcphdr->wnd;
 811f270:	89c1      	ldrh	r1, [r0, #14]
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 811f272:	4610      	mov	r0, r2
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 811f274:	656b      	str	r3, [r5, #84]	; 0x54
        pcb->state = ESTABLISHED;
 811f276:	2304      	movs	r3, #4
        pcb->snd_wnd = tcphdr->wnd;
 811f278:	f8a5 1060 	strh.w	r1, [r5, #96]	; 0x60
        pcb->state = ESTABLISHED;
 811f27c:	752b      	strb	r3, [r5, #20]
        pcb->snd_wnd_max = pcb->snd_wnd;
 811f27e:	f8a5 1062 	strh.w	r1, [r5, #98]	; 0x62
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 811f282:	9205      	str	r2, [sp, #20]
 811f284:	f004 fb88 	bl	8123998 <ip4_route>
 811f288:	9a05      	ldr	r2, [sp, #20]
 811f28a:	4601      	mov	r1, r0
 811f28c:	4630      	mov	r0, r6
 811f28e:	f7fe fcff 	bl	811dc90 <tcp_eff_send_mss_netif>
        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 811f292:	f241 131c 	movw	r3, #4380	; 0x111c
 811f296:	0042      	lsls	r2, r0, #1
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 811f298:	8668      	strh	r0, [r5, #50]	; 0x32
        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 811f29a:	0081      	lsls	r1, r0, #2
 811f29c:	429a      	cmp	r2, r3
 811f29e:	4616      	mov	r6, r2
 811f2a0:	bf38      	it	cc
 811f2a2:	461e      	movcc	r6, r3
 811f2a4:	ebb6 0f80 	cmp.w	r6, r0, lsl #2
 811f2a8:	f240 814d 	bls.w	811f546 <tcp_input+0xb82>
 811f2ac:	b28b      	uxth	r3, r1
 811f2ae:	f8a5 3048 	strh.w	r3, [r5, #72]	; 0x48
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 811f2b2:	f8b5 3066 	ldrh.w	r3, [r5, #102]	; 0x66
 811f2b6:	2b00      	cmp	r3, #0
 811f2b8:	f000 813d 	beq.w	811f536 <tcp_input+0xb72>
        --pcb->snd_queuelen;
 811f2bc:	f8b5 3066 	ldrh.w	r3, [r5, #102]	; 0x66
        rseg = pcb->unacked;
 811f2c0:	6f2e      	ldr	r6, [r5, #112]	; 0x70
        --pcb->snd_queuelen;
 811f2c2:	3b01      	subs	r3, #1
 811f2c4:	f8a5 3066 	strh.w	r3, [r5, #102]	; 0x66
        if (rseg == NULL) {
 811f2c8:	2e00      	cmp	r6, #0
 811f2ca:	f000 812f 	beq.w	811f52c <tcp_input+0xb68>
          pcb->unacked = rseg->next;
 811f2ce:	6833      	ldr	r3, [r6, #0]
 811f2d0:	672b      	str	r3, [r5, #112]	; 0x70
        tcp_seg_free(rseg);
 811f2d2:	4630      	mov	r0, r6
 811f2d4:	f7fd fce0 	bl	811cc98 <tcp_seg_free>
        if (pcb->unacked == NULL) {
 811f2d8:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 811f2da:	2b00      	cmp	r3, #0
 811f2dc:	f000 8122 	beq.w	811f524 <tcp_input+0xb60>
          pcb->rtime = 0;
 811f2e0:	2300      	movs	r3, #0
 811f2e2:	862b      	strh	r3, [r5, #48]	; 0x30
          pcb->nrtx = 0;
 811f2e4:	f885 3042 	strb.w	r3, [r5, #66]	; 0x42
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 811f2e8:	f8d5 3088 	ldr.w	r3, [r5, #136]	; 0x88
 811f2ec:	b133      	cbz	r3, 811f2fc <tcp_input+0x938>
 811f2ee:	2200      	movs	r2, #0
 811f2f0:	4629      	mov	r1, r5
 811f2f2:	6928      	ldr	r0, [r5, #16]
 811f2f4:	4798      	blx	r3
        if (err == ERR_ABRT) {
 811f2f6:	300d      	adds	r0, #13
 811f2f8:	f43f acd5 	beq.w	811eca6 <tcp_input+0x2e2>
        tcp_ack_now(pcb);
 811f2fc:	8b6b      	ldrh	r3, [r5, #26]
 811f2fe:	f043 0302 	orr.w	r3, r3, #2
 811f302:	836b      	strh	r3, [r5, #26]
    if (err != ERR_ABRT) {
 811f304:	e4bc      	b.n	811ec80 <tcp_input+0x2bc>
      if (ackno == pcb->snd_nxt) {
 811f306:	4b1e      	ldr	r3, [pc, #120]	; (811f380 <tcp_input+0x9bc>)
 811f308:	6d2a      	ldr	r2, [r5, #80]	; 0x50
 811f30a:	681b      	ldr	r3, [r3, #0]
 811f30c:	429a      	cmp	r2, r3
 811f30e:	f47f acb7 	bne.w	811ec80 <tcp_input+0x2bc>
      recv_flags |= TF_RESET;
 811f312:	f89a 3000 	ldrb.w	r3, [sl]
 811f316:	f043 0308 	orr.w	r3, r3, #8
 811f31a:	f88a 3000 	strb.w	r3, [sl]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 811f31e:	8b6b      	ldrh	r3, [r5, #26]
 811f320:	f023 0301 	bic.w	r3, r3, #1
 811f324:	836b      	strh	r3, [r5, #26]
    if (err != ERR_ABRT) {
 811f326:	e4ab      	b.n	811ec80 <tcp_input+0x2bc>
          tcp_send_empty_ack(pcb);
 811f328:	4628      	mov	r0, r5
 811f32a:	4c1d      	ldr	r4, [pc, #116]	; (811f3a0 <tcp_input+0x9dc>)
 811f32c:	f001 f8b8 	bl	81204a0 <tcp_send_empty_ack>
 811f330:	e4b9      	b.n	811eca6 <tcp_input+0x2e2>
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 811f332:	8802      	ldrh	r2, [r0, #0]
 811f334:	e9cd 9300 	strd	r9, r3, [sp]
 811f338:	9b05      	ldr	r3, [sp, #20]
 811f33a:	9202      	str	r2, [sp, #8]
 811f33c:	881a      	ldrh	r2, [r3, #0]
 811f33e:	4b1a      	ldr	r3, [pc, #104]	; (811f3a8 <tcp_input+0x9e4>)
 811f340:	681b      	ldr	r3, [r3, #0]
 811f342:	441a      	add	r2, r3
 811f344:	4b0e      	ldr	r3, [pc, #56]	; (811f380 <tcp_input+0x9bc>)
 811f346:	4628      	mov	r0, r5
 811f348:	6819      	ldr	r1, [r3, #0]
 811f34a:	4b18      	ldr	r3, [pc, #96]	; (811f3ac <tcp_input+0x9e8>)
 811f34c:	f001 f860 	bl	8120410 <tcp_rst>
 811f350:	f7ff bb45 	b.w	811e9de <tcp_input+0x1a>
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 811f354:	8d2b      	ldrh	r3, [r5, #40]	; 0x28
 811f356:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 811f35a:	d001      	beq.n	811f360 <tcp_input+0x99c>
              pcb->rcv_wnd++;
 811f35c:	3301      	adds	r3, #1
 811f35e:	852b      	strh	r3, [r5, #40]	; 0x28
            TCP_EVENT_CLOSED(pcb, err);
 811f360:	f8d5 6084 	ldr.w	r6, [r5, #132]	; 0x84
 811f364:	2e00      	cmp	r6, #0
 811f366:	f43f af4c 	beq.w	811f202 <tcp_input+0x83e>
 811f36a:	2300      	movs	r3, #0
 811f36c:	4629      	mov	r1, r5
 811f36e:	6928      	ldr	r0, [r5, #16]
 811f370:	461a      	mov	r2, r3
 811f372:	47b0      	blx	r6
            if (err == ERR_ABRT) {
 811f374:	300d      	adds	r0, #13
 811f376:	f47f af44 	bne.w	811f202 <tcp_input+0x83e>
 811f37a:	e494      	b.n	811eca6 <tcp_input+0x2e2>
 811f37c:	2002e454 	.word	0x2002e454
 811f380:	2002e450 	.word	0x2002e450
 811f384:	2002e434 	.word	0x2002e434
 811f388:	2002e44c 	.word	0x2002e44c
 811f38c:	2002e438 	.word	0x2002e438
 811f390:	08145908 	.word	0x08145908
 811f394:	08145b10 	.word	0x08145b10
 811f398:	0812b014 	.word	0x0812b014
 811f39c:	08145b20 	.word	0x08145b20
 811f3a0:	2002e478 	.word	0x2002e478
 811f3a4:	08145cbc 	.word	0x08145cbc
 811f3a8:	2002e474 	.word	0x2002e474
 811f3ac:	2001f2ac 	.word	0x2001f2ac
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 811f3b0:	06d9      	lsls	r1, r3, #27
 811f3b2:	f57f ac65 	bpl.w	811ec80 <tcp_input+0x2bc>
 811f3b6:	4b6a      	ldr	r3, [pc, #424]	; (811f560 <tcp_input+0xb9c>)
 811f3b8:	6d2a      	ldr	r2, [r5, #80]	; 0x50
 811f3ba:	681b      	ldr	r3, [r3, #0]
 811f3bc:	429a      	cmp	r2, r3
 811f3be:	f47f ac5f 	bne.w	811ec80 <tcp_input+0x2bc>
 811f3c2:	6eeb      	ldr	r3, [r5, #108]	; 0x6c
 811f3c4:	2b00      	cmp	r3, #0
 811f3c6:	f47f ac5b 	bne.w	811ec80 <tcp_input+0x2bc>
        pcb->state = FIN_WAIT_2;
 811f3ca:	2306      	movs	r3, #6
 811f3cc:	752b      	strb	r3, [r5, #20]
    if (err != ERR_ABRT) {
 811f3ce:	e457      	b.n	811ec80 <tcp_input+0x2bc>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 811f3d0:	2900      	cmp	r1, #0
 811f3d2:	f43f ac55 	beq.w	811ec80 <tcp_input+0x2bc>
 811f3d6:	4b63      	ldr	r3, [pc, #396]	; (811f564 <tcp_input+0xba0>)
 811f3d8:	681a      	ldr	r2, [r3, #0]
 811f3da:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 811f3dc:	3b01      	subs	r3, #1
 811f3de:	4293      	cmp	r3, r2
 811f3e0:	f47f ac4e 	bne.w	811ec80 <tcp_input+0x2bc>
        tcp_rexmit(pcb);
 811f3e4:	4628      	mov	r0, r5
 811f3e6:	f000 ff95 	bl	8120314 <tcp_rexmit>
    if (err != ERR_ABRT) {
 811f3ea:	e449      	b.n	811ec80 <tcp_input+0x2bc>
            pbuf_free(recv_data);
 811f3ec:	f8d8 0000 	ldr.w	r0, [r8]
 811f3f0:	f7fc fed6 	bl	811c1a0 <pbuf_free>
            tcp_abort(pcb);
 811f3f4:	4628      	mov	r0, r5
 811f3f6:	f7fe f957 	bl	811d6a8 <tcp_abort>
            goto aborted;
 811f3fa:	e454      	b.n	811eca6 <tcp_input+0x2e2>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 811f3fc:	69ab      	ldr	r3, [r5, #24]
 811f3fe:	2b00      	cmp	r3, #0
 811f400:	f43f aaed 	beq.w	811e9de <tcp_input+0x1a>
 811f404:	4601      	mov	r1, r0
 811f406:	f04f 32ff 	mov.w	r2, #4294967295
 811f40a:	6928      	ldr	r0, [r5, #16]
 811f40c:	4798      	blx	r3
 811f40e:	f7ff bae6 	b.w	811e9de <tcp_input+0x1a>
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 811f412:	4633      	mov	r3, r6
 811f414:	4630      	mov	r0, r6
 811f416:	f8d8 2000 	ldr.w	r2, [r8]
 811f41a:	4629      	mov	r1, r5
 811f41c:	f7fe fb5a 	bl	811dad4 <tcp_recv_null>
 811f420:	e6db      	b.n	811f1da <tcp_input+0x816>
          pcb->state = ESTABLISHED;
 811f422:	2304      	movs	r3, #4
 811f424:	752b      	strb	r3, [r5, #20]
          if (pcb->listener == NULL) {
 811f426:	6feb      	ldr	r3, [r5, #124]	; 0x7c
 811f428:	2b00      	cmp	r3, #0
 811f42a:	d0e3      	beq.n	811f3f4 <tcp_input+0xa30>
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 811f42c:	699b      	ldr	r3, [r3, #24]
 811f42e:	2b00      	cmp	r3, #0
 811f430:	d05d      	beq.n	811f4ee <tcp_input+0xb2a>
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 811f432:	2200      	movs	r2, #0
 811f434:	4629      	mov	r1, r5
 811f436:	6928      	ldr	r0, [r5, #16]
 811f438:	4798      	blx	r3
          if (err != ERR_OK) {
 811f43a:	2800      	cmp	r0, #0
 811f43c:	d153      	bne.n	811f4e6 <tcp_input+0xb22>
          tcp_receive(pcb);
 811f43e:	4628      	mov	r0, r5
 811f440:	f7fe fd78 	bl	811df34 <tcp_receive>
          if (recv_acked != 0) {
 811f444:	f8bb 3000 	ldrh.w	r3, [fp]
 811f448:	b113      	cbz	r3, 811f450 <tcp_input+0xa8c>
            recv_acked--;
 811f44a:	3b01      	subs	r3, #1
 811f44c:	f8ab 3000 	strh.w	r3, [fp]
          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 811f450:	8e69      	ldrh	r1, [r5, #50]	; 0x32
 811f452:	f241 131c 	movw	r3, #4380	; 0x111c
 811f456:	004a      	lsls	r2, r1, #1
 811f458:	0088      	lsls	r0, r1, #2
 811f45a:	429a      	cmp	r2, r3
 811f45c:	4616      	mov	r6, r2
 811f45e:	bf38      	it	cc
 811f460:	461e      	movcc	r6, r3
 811f462:	ebb6 0f81 	cmp.w	r6, r1, lsl #2
 811f466:	d959      	bls.n	811f51c <tcp_input+0xb58>
 811f468:	b283      	uxth	r3, r0
 811f46a:	f8a5 3048 	strh.w	r3, [r5, #72]	; 0x48
          if (recv_flags & TF_GOT_FIN) {
 811f46e:	f89a 3000 	ldrb.w	r3, [sl]
 811f472:	069b      	lsls	r3, r3, #26
 811f474:	f57f ac04 	bpl.w	811ec80 <tcp_input+0x2bc>
 811f478:	e584      	b.n	811ef84 <tcp_input+0x5c0>
  } else if (flags & TCP_FIN) {
 811f47a:	07d0      	lsls	r0, r2, #31
 811f47c:	f57f ac72 	bpl.w	811ed64 <tcp_input+0x3a0>
    pcb->tmr = tcp_ticks;
 811f480:	4b39      	ldr	r3, [pc, #228]	; (811f568 <tcp_input+0xba4>)
 811f482:	681b      	ldr	r3, [r3, #0]
 811f484:	622b      	str	r3, [r5, #32]
 811f486:	e46d      	b.n	811ed64 <tcp_input+0x3a0>
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 811f488:	4b38      	ldr	r3, [pc, #224]	; (811f56c <tcp_input+0xba8>)
 811f48a:	f240 1215 	movw	r2, #277	; 0x115
 811f48e:	4938      	ldr	r1, [pc, #224]	; (811f570 <tcp_input+0xbac>)
 811f490:	4838      	ldr	r0, [pc, #224]	; (811f574 <tcp_input+0xbb0>)
 811f492:	f006 ff4f 	bl	8126334 <iprintf>
 811f496:	f7ff bbb0 	b.w	811ebfa <tcp_input+0x236>
        TCP_RMV_ACTIVE(pcb);
 811f49a:	68ea      	ldr	r2, [r5, #12]
 811f49c:	60da      	str	r2, [r3, #12]
 811f49e:	e64b      	b.n	811f138 <tcp_input+0x774>
          TCP_RMV_ACTIVE(pcb);
 811f4a0:	2b00      	cmp	r3, #0
 811f4a2:	f43f ae49 	beq.w	811f138 <tcp_input+0x774>
 811f4a6:	68da      	ldr	r2, [r3, #12]
 811f4a8:	42aa      	cmp	r2, r5
 811f4aa:	d0f6      	beq.n	811f49a <tcp_input+0xad6>
 811f4ac:	4613      	mov	r3, r2
 811f4ae:	e7f7      	b.n	811f4a0 <tcp_input+0xadc>
      tcp_abandon(npcb, 0);
 811f4b0:	2100      	movs	r1, #0
 811f4b2:	4648      	mov	r0, r9
 811f4b4:	f7fe f828 	bl	811d508 <tcp_abandon>
      return;
 811f4b8:	f7ff ba91 	b.w	811e9de <tcp_input+0x1a>
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 811f4bc:	4b2b      	ldr	r3, [pc, #172]	; (811f56c <tcp_input+0xba8>)
 811f4be:	f240 120d 	movw	r2, #269	; 0x10d
 811f4c2:	492d      	ldr	r1, [pc, #180]	; (811f578 <tcp_input+0xbb4>)
 811f4c4:	482b      	ldr	r0, [pc, #172]	; (811f574 <tcp_input+0xbb0>)
 811f4c6:	f006 ff35 	bl	8126334 <iprintf>
      if (prev != NULL) {
 811f4ca:	f1b8 0f00 	cmp.w	r8, #0
 811f4ce:	f43f ab90 	beq.w	811ebf2 <tcp_input+0x22e>
 811f4d2:	68eb      	ldr	r3, [r5, #12]
 811f4d4:	f7ff bb87 	b.w	811ebe6 <tcp_input+0x222>
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 811f4d8:	e9cd 0301 	strd	r0, r3, [sp, #4]
 811f4dc:	9b05      	ldr	r3, [sp, #20]
 811f4de:	f8cd 9000 	str.w	r9, [sp]
 811f4e2:	881b      	ldrh	r3, [r3, #0]
 811f4e4:	e72d      	b.n	811f342 <tcp_input+0x97e>
            if (err != ERR_ABRT) {
 811f4e6:	300d      	adds	r0, #13
 811f4e8:	f43f abdd 	beq.w	811eca6 <tcp_input+0x2e2>
 811f4ec:	e782      	b.n	811f3f4 <tcp_input+0xa30>
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 811f4ee:	4b1f      	ldr	r3, [pc, #124]	; (811f56c <tcp_input+0xba8>)
 811f4f0:	f44f 726a 	mov.w	r2, #936	; 0x3a8
 811f4f4:	4921      	ldr	r1, [pc, #132]	; (811f57c <tcp_input+0xbb8>)
 811f4f6:	481f      	ldr	r0, [pc, #124]	; (811f574 <tcp_input+0xbb0>)
 811f4f8:	f006 ff1c 	bl	8126334 <iprintf>
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 811f4fc:	6feb      	ldr	r3, [r5, #124]	; 0x7c
 811f4fe:	699b      	ldr	r3, [r3, #24]
 811f500:	2b00      	cmp	r3, #0
 811f502:	d196      	bne.n	811f432 <tcp_input+0xa6e>
 811f504:	e776      	b.n	811f3f4 <tcp_input+0xa30>
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 811f506:	2900      	cmp	r1, #0
 811f508:	f47f af03 	bne.w	811f312 <tcp_input+0x94e>
 811f50c:	4b17      	ldr	r3, [pc, #92]	; (811f56c <tcp_input+0xba8>)
 811f50e:	f44f 724e 	mov.w	r2, #824	; 0x338
 811f512:	491b      	ldr	r1, [pc, #108]	; (811f580 <tcp_input+0xbbc>)
 811f514:	4817      	ldr	r0, [pc, #92]	; (811f574 <tcp_input+0xbb0>)
 811f516:	f006 ff0d 	bl	8126334 <iprintf>
 811f51a:	e6fa      	b.n	811f312 <tcp_input+0x94e>
          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 811f51c:	429a      	cmp	r2, r3
 811f51e:	bf88      	it	hi
 811f520:	b293      	uxthhi	r3, r2
 811f522:	e7a2      	b.n	811f46a <tcp_input+0xaa6>
          pcb->rtime = -1;
 811f524:	f64f 73ff 	movw	r3, #65535	; 0xffff
 811f528:	862b      	strh	r3, [r5, #48]	; 0x30
 811f52a:	e6dd      	b.n	811f2e8 <tcp_input+0x924>
          rseg = pcb->unsent;
 811f52c:	6eee      	ldr	r6, [r5, #108]	; 0x6c
          LWIP_ASSERT("no segment to free", rseg != NULL);
 811f52e:	b176      	cbz	r6, 811f54e <tcp_input+0xb8a>
          pcb->unsent = rseg->next;
 811f530:	6833      	ldr	r3, [r6, #0]
 811f532:	66eb      	str	r3, [r5, #108]	; 0x6c
 811f534:	e6cd      	b.n	811f2d2 <tcp_input+0x90e>
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 811f536:	4b0d      	ldr	r3, [pc, #52]	; (811f56c <tcp_input+0xba8>)
 811f538:	f44f 725b 	mov.w	r2, #876	; 0x36c
 811f53c:	4911      	ldr	r1, [pc, #68]	; (811f584 <tcp_input+0xbc0>)
 811f53e:	480d      	ldr	r0, [pc, #52]	; (811f574 <tcp_input+0xbb0>)
 811f540:	f006 fef8 	bl	8126334 <iprintf>
 811f544:	e6ba      	b.n	811f2bc <tcp_input+0x8f8>
        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 811f546:	429a      	cmp	r2, r3
 811f548:	bf88      	it	hi
 811f54a:	b293      	uxthhi	r3, r2
 811f54c:	e6af      	b.n	811f2ae <tcp_input+0x8ea>
          LWIP_ASSERT("no segment to free", rseg != NULL);
 811f54e:	4b07      	ldr	r3, [pc, #28]	; (811f56c <tcp_input+0xba8>)
 811f550:	f44f 725d 	mov.w	r2, #884	; 0x374
 811f554:	490c      	ldr	r1, [pc, #48]	; (811f588 <tcp_input+0xbc4>)
 811f556:	4807      	ldr	r0, [pc, #28]	; (811f574 <tcp_input+0xbb0>)
 811f558:	f006 feec 	bl	8126334 <iprintf>
 811f55c:	e7e8      	b.n	811f530 <tcp_input+0xb6c>
 811f55e:	bf00      	nop
 811f560:	2002e450 	.word	0x2002e450
 811f564:	2002e474 	.word	0x2002e474
 811f568:	2002e444 	.word	0x2002e444
 811f56c:	08145908 	.word	0x08145908
 811f570:	08145bf4 	.word	0x08145bf4
 811f574:	0812b014 	.word	0x0812b014
 811f578:	08145bc8 	.word	0x08145bc8
 811f57c:	08145c9c 	.word	0x08145c9c
 811f580:	08145c50 	.word	0x08145c50
 811f584:	08145c70 	.word	0x08145c70
 811f588:	08145c88 	.word	0x08145c88

0811f58c <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
  recv_flags |= TF_CLOSED;
 811f58c:	4a02      	ldr	r2, [pc, #8]	; (811f598 <tcp_trigger_input_pcb_close+0xc>)
 811f58e:	7813      	ldrb	r3, [r2, #0]
 811f590:	f043 0310 	orr.w	r3, r3, #16
 811f594:	7013      	strb	r3, [r2, #0]
}
 811f596:	4770      	bx	lr
 811f598:	2002e470 	.word	0x2002e470

0811f59c <tcp_pbuf_prealloc>:
#if TCP_OVERSIZE
static struct pbuf *
tcp_pbuf_prealloc(pbuf_layer layer, u16_t length, u16_t max_length,
                  u16_t *oversize, const struct tcp_pcb *pcb, u8_t apiflags,
                  u8_t first_seg)
{
 811f59c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 811f5a0:	9f08      	ldr	r7, [sp, #32]
 811f5a2:	4680      	mov	r8, r0
 811f5a4:	460d      	mov	r5, r1
 811f5a6:	4614      	mov	r4, r2
 811f5a8:	461e      	mov	r6, r3
 811f5aa:	f89d 9024 	ldrb.w	r9, [sp, #36]	; 0x24
 811f5ae:	f89d a028 	ldrb.w	sl, [sp, #40]	; 0x28
  struct pbuf *p;
  u16_t alloc = length;

  LWIP_ASSERT("tcp_pbuf_prealloc: invalid oversize", oversize != NULL);
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid pcb", pcb != NULL);
 811f5b2:	2f00      	cmp	r7, #0
 811f5b4:	d033      	beq.n	811f61e <tcp_pbuf_prealloc+0x82>
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(apiflags);
  LWIP_UNUSED_ARG(first_seg);
  alloc = max_length;
#else /* LWIP_NETIF_TX_SINGLE_PBUF */
  if (length < max_length) {
 811f5b6:	42a5      	cmp	r5, r4
 811f5b8:	d20e      	bcs.n	811f5d8 <tcp_pbuf_prealloc+0x3c>
     *
     * Did the user set TCP_WRITE_FLAG_MORE?
     *
     * Will the Nagle algorithm defer transmission of this segment?
     */
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 811f5ba:	f019 0f02 	tst.w	r9, #2
 811f5be:	d008      	beq.n	811f5d2 <tcp_pbuf_prealloc+0x36>
        (!(pcb->flags & TF_NODELAY) &&
         (!first_seg ||
          pcb->unsent != NULL ||
          pcb->unacked != NULL))) {
      alloc = LWIP_MIN(max_length, LWIP_MEM_ALIGN_SIZE(TCP_OVERSIZE_CALC_LENGTH(length)));
 811f5c0:	f205 211b 	addw	r1, r5, #539	; 0x21b
 811f5c4:	f021 0103 	bic.w	r1, r1, #3
 811f5c8:	428c      	cmp	r4, r1
 811f5ca:	bf28      	it	cs
 811f5cc:	460c      	movcs	r4, r1
 811f5ce:	b2a1      	uxth	r1, r4
 811f5d0:	e003      	b.n	811f5da <tcp_pbuf_prealloc+0x3e>
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 811f5d2:	8b7b      	ldrh	r3, [r7, #26]
 811f5d4:	065b      	lsls	r3, r3, #25
 811f5d6:	d518      	bpl.n	811f60a <tcp_pbuf_prealloc+0x6e>
 811f5d8:	4629      	mov	r1, r5
    }
  }
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */
  p = pbuf_alloc(layer, alloc, PBUF_RAM);
 811f5da:	f44f 7220 	mov.w	r2, #640	; 0x280
 811f5de:	4640      	mov	r0, r8
 811f5e0:	f7fc fc0c 	bl	811bdfc <pbuf_alloc>
  if (p == NULL) {
 811f5e4:	4604      	mov	r4, r0
 811f5e6:	b168      	cbz	r0, 811f604 <tcp_pbuf_prealloc+0x68>
    return NULL;
  }
  LWIP_ASSERT("need unchained pbuf", p->next == NULL);
 811f5e8:	6803      	ldr	r3, [r0, #0]
 811f5ea:	b133      	cbz	r3, 811f5fa <tcp_pbuf_prealloc+0x5e>
 811f5ec:	4b0f      	ldr	r3, [pc, #60]	; (811f62c <tcp_pbuf_prealloc+0x90>)
 811f5ee:	f240 120b 	movw	r2, #267	; 0x10b
 811f5f2:	490f      	ldr	r1, [pc, #60]	; (811f630 <tcp_pbuf_prealloc+0x94>)
 811f5f4:	480f      	ldr	r0, [pc, #60]	; (811f634 <tcp_pbuf_prealloc+0x98>)
 811f5f6:	f006 fe9d 	bl	8126334 <iprintf>
  *oversize = p->len - length;
 811f5fa:	8963      	ldrh	r3, [r4, #10]
 811f5fc:	1b5b      	subs	r3, r3, r5
 811f5fe:	8033      	strh	r3, [r6, #0]
  /* trim p->len to the currently used size */
  p->len = p->tot_len = length;
 811f600:	8125      	strh	r5, [r4, #8]
 811f602:	8165      	strh	r5, [r4, #10]
  return p;
}
 811f604:	4620      	mov	r0, r4
 811f606:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        (!(pcb->flags & TF_NODELAY) &&
 811f60a:	f1ba 0f00 	cmp.w	sl, #0
 811f60e:	d0d7      	beq.n	811f5c0 <tcp_pbuf_prealloc+0x24>
         (!first_seg ||
 811f610:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 811f612:	2b00      	cmp	r3, #0
 811f614:	d1d4      	bne.n	811f5c0 <tcp_pbuf_prealloc+0x24>
          pcb->unsent != NULL ||
 811f616:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 811f618:	2b00      	cmp	r3, #0
 811f61a:	d1d1      	bne.n	811f5c0 <tcp_pbuf_prealloc+0x24>
 811f61c:	e7dc      	b.n	811f5d8 <tcp_pbuf_prealloc+0x3c>
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid pcb", pcb != NULL);
 811f61e:	4b03      	ldr	r3, [pc, #12]	; (811f62c <tcp_pbuf_prealloc+0x90>)
 811f620:	22e9      	movs	r2, #233	; 0xe9
 811f622:	4905      	ldr	r1, [pc, #20]	; (811f638 <tcp_pbuf_prealloc+0x9c>)
 811f624:	4803      	ldr	r0, [pc, #12]	; (811f634 <tcp_pbuf_prealloc+0x98>)
 811f626:	f006 fe85 	bl	8126334 <iprintf>
 811f62a:	e7c4      	b.n	811f5b6 <tcp_pbuf_prealloc+0x1a>
 811f62c:	08145cd8 	.word	0x08145cd8
 811f630:	08145d2c 	.word	0x08145d2c
 811f634:	0812b014 	.word	0x0812b014
 811f638:	08145d0c 	.word	0x08145d0c

0811f63c <tcp_create_segment>:
{
 811f63c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 811f640:	460e      	mov	r6, r1
 811f642:	f89d a020 	ldrb.w	sl, [sp, #32]
 811f646:	4690      	mov	r8, r2
 811f648:	4699      	mov	r9, r3
  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 811f64a:	4607      	mov	r7, r0
 811f64c:	2800      	cmp	r0, #0
 811f64e:	d04c      	beq.n	811f6ea <tcp_create_segment+0xae>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 811f650:	2e00      	cmp	r6, #0
 811f652:	d052      	beq.n	811f6fa <tcp_create_segment+0xbe>
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 811f654:	ea4f 058a 	mov.w	r5, sl, lsl #2
  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 811f658:	22a8      	movs	r2, #168	; 0xa8
 811f65a:	4931      	ldr	r1, [pc, #196]	; (811f720 <tcp_create_segment+0xe4>)
 811f65c:	2004      	movs	r0, #4
 811f65e:	f7fc f851 	bl	811b704 <memp_malloc_fn>
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 811f662:	f005 0504 	and.w	r5, r5, #4
  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 811f666:	4604      	mov	r4, r0
 811f668:	2800      	cmp	r0, #0
 811f66a:	d054      	beq.n	811f716 <tcp_create_segment+0xda>
  seg->flags = optflags;
 811f66c:	f880 a00a 	strb.w	sl, [r0, #10]
  seg->next = NULL;
 811f670:	2300      	movs	r3, #0
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 811f672:	8932      	ldrh	r2, [r6, #8]
 811f674:	fa1f fa85 	uxth.w	sl, r5
  seg->p = p;
 811f678:	6046      	str	r6, [r0, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 811f67a:	42aa      	cmp	r2, r5
  seg->next = NULL;
 811f67c:	6003      	str	r3, [r0, #0]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 811f67e:	d32c      	bcc.n	811f6da <tcp_create_segment+0x9e>
  seg->len = p->tot_len - optlen;
 811f680:	eba2 020a 	sub.w	r2, r2, sl
  if (pbuf_add_header(p, TCP_HLEN)) {
 811f684:	4630      	mov	r0, r6
 811f686:	2114      	movs	r1, #20
  seg->len = p->tot_len - optlen;
 811f688:	8122      	strh	r2, [r4, #8]
  if (pbuf_add_header(p, TCP_HLEN)) {
 811f68a:	f7fc fcc9 	bl	811c020 <pbuf_add_header>
 811f68e:	4606      	mov	r6, r0
 811f690:	2800      	cmp	r0, #0
 811f692:	d139      	bne.n	811f708 <tcp_create_segment+0xcc>
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 811f694:	6863      	ldr	r3, [r4, #4]
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 811f696:	02ad      	lsls	r5, r5, #10
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 811f698:	8af8      	ldrh	r0, [r7, #22]
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 811f69a:	f8d3 a004 	ldr.w	sl, [r3, #4]
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 811f69e:	f505 45a0 	add.w	r5, r5, #20480	; 0x5000
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 811f6a2:	f8c4 a00c 	str.w	sl, [r4, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 811f6a6:	f7fa fd3f 	bl	811a128 <lwip_htons>
 811f6aa:	f8aa 0000 	strh.w	r0, [sl]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 811f6ae:	8b38      	ldrh	r0, [r7, #24]
 811f6b0:	68e7      	ldr	r7, [r4, #12]
 811f6b2:	f7fa fd39 	bl	811a128 <lwip_htons>
 811f6b6:	8078      	strh	r0, [r7, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 811f6b8:	4648      	mov	r0, r9
 811f6ba:	68e7      	ldr	r7, [r4, #12]
 811f6bc:	f7fa fd38 	bl	811a130 <lwip_htonl>
 811f6c0:	6078      	str	r0, [r7, #4]
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 811f6c2:	ea45 0008 	orr.w	r0, r5, r8
 811f6c6:	68e7      	ldr	r7, [r4, #12]
 811f6c8:	f7fa fd2e 	bl	811a128 <lwip_htons>
  seg->tcphdr->urgp = 0;
 811f6cc:	68e3      	ldr	r3, [r4, #12]
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 811f6ce:	81b8      	strh	r0, [r7, #12]
  seg->tcphdr->urgp = 0;
 811f6d0:	749e      	strb	r6, [r3, #18]
 811f6d2:	74de      	strb	r6, [r3, #19]
}
 811f6d4:	4620      	mov	r0, r4
 811f6d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 811f6da:	22b0      	movs	r2, #176	; 0xb0
 811f6dc:	4b10      	ldr	r3, [pc, #64]	; (811f720 <tcp_create_segment+0xe4>)
 811f6de:	4911      	ldr	r1, [pc, #68]	; (811f724 <tcp_create_segment+0xe8>)
 811f6e0:	4811      	ldr	r0, [pc, #68]	; (811f728 <tcp_create_segment+0xec>)
 811f6e2:	f006 fe27 	bl	8126334 <iprintf>
  seg->len = p->tot_len - optlen;
 811f6e6:	8932      	ldrh	r2, [r6, #8]
 811f6e8:	e7ca      	b.n	811f680 <tcp_create_segment+0x44>
  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 811f6ea:	4b0d      	ldr	r3, [pc, #52]	; (811f720 <tcp_create_segment+0xe4>)
 811f6ec:	22a3      	movs	r2, #163	; 0xa3
 811f6ee:	490f      	ldr	r1, [pc, #60]	; (811f72c <tcp_create_segment+0xf0>)
 811f6f0:	480d      	ldr	r0, [pc, #52]	; (811f728 <tcp_create_segment+0xec>)
 811f6f2:	f006 fe1f 	bl	8126334 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 811f6f6:	2e00      	cmp	r6, #0
 811f6f8:	d1ac      	bne.n	811f654 <tcp_create_segment+0x18>
 811f6fa:	4b09      	ldr	r3, [pc, #36]	; (811f720 <tcp_create_segment+0xe4>)
 811f6fc:	22a4      	movs	r2, #164	; 0xa4
 811f6fe:	490c      	ldr	r1, [pc, #48]	; (811f730 <tcp_create_segment+0xf4>)
 811f700:	4809      	ldr	r0, [pc, #36]	; (811f728 <tcp_create_segment+0xec>)
 811f702:	f006 fe17 	bl	8126334 <iprintf>
 811f706:	e7a5      	b.n	811f654 <tcp_create_segment+0x18>
    tcp_seg_free(seg);
 811f708:	4620      	mov	r0, r4
    return NULL;
 811f70a:	2400      	movs	r4, #0
    tcp_seg_free(seg);
 811f70c:	f7fd fac4 	bl	811cc98 <tcp_seg_free>
}
 811f710:	4620      	mov	r0, r4
 811f712:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    pbuf_free(p);
 811f716:	4630      	mov	r0, r6
 811f718:	f7fc fd42 	bl	811c1a0 <pbuf_free>
    return NULL;
 811f71c:	e7da      	b.n	811f6d4 <tcp_create_segment+0x98>
 811f71e:	bf00      	nop
 811f720:	08145cd8 	.word	0x08145cd8
 811f724:	08145d84 	.word	0x08145d84
 811f728:	0812b014 	.word	0x0812b014
 811f72c:	08145d40 	.word	0x08145d40
 811f730:	08145d60 	.word	0x08145d60

0811f734 <tcp_output_alloc_header_common.constprop.0>:
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 811f734:	3114      	adds	r1, #20
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
 811f736:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 811f73a:	b289      	uxth	r1, r1
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
 811f73c:	4606      	mov	r6, r0
 811f73e:	4617      	mov	r7, r2
  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 811f740:	2022      	movs	r0, #34	; 0x22
 811f742:	f44f 7220 	mov.w	r2, #640	; 0x280
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
 811f746:	461c      	mov	r4, r3
 811f748:	f8bd a020 	ldrh.w	sl, [sp, #32]
 811f74c:	f89d 9024 	ldrb.w	r9, [sp, #36]	; 0x24
 811f750:	f8bd 8028 	ldrh.w	r8, [sp, #40]	; 0x28
  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 811f754:	f7fc fb52 	bl	811bdfc <pbuf_alloc>
  if (p != NULL) {
 811f758:	4605      	mov	r5, r0
 811f75a:	b300      	cbz	r0, 811f79e <tcp_output_alloc_header_common.constprop.0+0x6a>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 811f75c:	8943      	ldrh	r3, [r0, #10]
 811f75e:	2b13      	cmp	r3, #19
 811f760:	d920      	bls.n	811f7a4 <tcp_output_alloc_header_common.constprop.0+0x70>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
    tcphdr->src = lwip_htons(src_port);
 811f762:	4620      	mov	r0, r4
    tcphdr = (struct tcp_hdr *)p->payload;
 811f764:	686c      	ldr	r4, [r5, #4]
    tcphdr->src = lwip_htons(src_port);
 811f766:	f7fa fcdf 	bl	811a128 <lwip_htons>
 811f76a:	8020      	strh	r0, [r4, #0]
    tcphdr->dest = lwip_htons(dst_port);
 811f76c:	4650      	mov	r0, sl
 811f76e:	f7fa fcdb 	bl	811a128 <lwip_htons>
    tcphdr->seqno = seqno_be;
 811f772:	6067      	str	r7, [r4, #4]
    tcphdr->dest = lwip_htons(dst_port);
 811f774:	8060      	strh	r0, [r4, #2]
    tcphdr->ackno = lwip_htonl(ackno);
 811f776:	4630      	mov	r0, r6
 811f778:	f7fa fcda 	bl	811a130 <lwip_htonl>
 811f77c:	4603      	mov	r3, r0
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 811f77e:	f449 40a0 	orr.w	r0, r9, #20480	; 0x5000
    tcphdr->ackno = lwip_htonl(ackno);
 811f782:	60a3      	str	r3, [r4, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 811f784:	f7fa fcd0 	bl	811a128 <lwip_htons>
 811f788:	4603      	mov	r3, r0
    tcphdr->wnd = lwip_htons(wnd);
 811f78a:	4640      	mov	r0, r8
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 811f78c:	81a3      	strh	r3, [r4, #12]
    tcphdr->wnd = lwip_htons(wnd);
 811f78e:	f7fa fccb 	bl	811a128 <lwip_htons>
    tcphdr->chksum = 0;
 811f792:	2300      	movs	r3, #0
    tcphdr->wnd = lwip_htons(wnd);
 811f794:	81e0      	strh	r0, [r4, #14]
    tcphdr->chksum = 0;
 811f796:	7423      	strb	r3, [r4, #16]
 811f798:	7463      	strb	r3, [r4, #17]
    tcphdr->urgp = 0;
 811f79a:	74a3      	strb	r3, [r4, #18]
 811f79c:	74e3      	strb	r3, [r4, #19]
  }
  return p;
}
 811f79e:	4628      	mov	r0, r5
 811f7a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 811f7a4:	4b03      	ldr	r3, [pc, #12]	; (811f7b4 <tcp_output_alloc_header_common.constprop.0+0x80>)
 811f7a6:	f240 7223 	movw	r2, #1827	; 0x723
 811f7aa:	4903      	ldr	r1, [pc, #12]	; (811f7b8 <tcp_output_alloc_header_common.constprop.0+0x84>)
 811f7ac:	4803      	ldr	r0, [pc, #12]	; (811f7bc <tcp_output_alloc_header_common.constprop.0+0x88>)
 811f7ae:	f006 fdc1 	bl	8126334 <iprintf>
 811f7b2:	e7d6      	b.n	811f762 <tcp_output_alloc_header_common.constprop.0+0x2e>
 811f7b4:	08145cd8 	.word	0x08145cd8
 811f7b8:	08145d9c 	.word	0x08145d9c
 811f7bc:	0812b014 	.word	0x0812b014

0811f7c0 <tcp_output_alloc_header.constprop.0>:
 * @param datalen length of tcp data to reserve in pbuf
 * @param seqno_be seqno in network byte order (big-endian)
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
 811f7c0:	b570      	push	{r4, r5, r6, lr}
 811f7c2:	460d      	mov	r5, r1
 811f7c4:	b084      	sub	sp, #16
                        u32_t seqno_be /* already in network byte order */)
{
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 811f7c6:	4604      	mov	r4, r0
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
 811f7c8:	4616      	mov	r6, r2
  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 811f7ca:	b190      	cbz	r0, 811f7f2 <tcp_output_alloc_header.constprop.0+0x32>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 811f7cc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 811f7ce:	2210      	movs	r2, #16
 811f7d0:	8b21      	ldrh	r1, [r4, #24]
 811f7d2:	9302      	str	r3, [sp, #8]
 811f7d4:	e9cd 1200 	strd	r1, r2, [sp]
 811f7d8:	4632      	mov	r2, r6
 811f7da:	4629      	mov	r1, r5
 811f7dc:	8ae3      	ldrh	r3, [r4, #22]
 811f7de:	6a60      	ldr	r0, [r4, #36]	; 0x24
 811f7e0:	f7ff ffa8 	bl	811f734 <tcp_output_alloc_header_common.constprop.0>
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 811f7e4:	b118      	cbz	r0, 811f7ee <tcp_output_alloc_header.constprop.0+0x2e>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 811f7e6:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 811f7e8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 811f7ea:	4413      	add	r3, r2
 811f7ec:	62e3      	str	r3, [r4, #44]	; 0x2c
  }
  return p;
}
 811f7ee:	b004      	add	sp, #16
 811f7f0:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 811f7f2:	4b04      	ldr	r3, [pc, #16]	; (811f804 <tcp_output_alloc_header.constprop.0+0x44>)
 811f7f4:	f240 7242 	movw	r2, #1858	; 0x742
 811f7f8:	4903      	ldr	r1, [pc, #12]	; (811f808 <tcp_output_alloc_header.constprop.0+0x48>)
 811f7fa:	4804      	ldr	r0, [pc, #16]	; (811f80c <tcp_output_alloc_header.constprop.0+0x4c>)
 811f7fc:	f006 fd9a 	bl	8126334 <iprintf>
 811f800:	e7e4      	b.n	811f7cc <tcp_output_alloc_header.constprop.0+0xc>
 811f802:	bf00      	nop
 811f804:	08145cd8 	.word	0x08145cd8
 811f808:	08145dcc 	.word	0x08145dcc
 811f80c:	0812b014 	.word	0x0812b014

0811f810 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 811f810:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 811f814:	4605      	mov	r5, r0
 811f816:	b085      	sub	sp, #20
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 811f818:	460c      	mov	r4, r1
{
 811f81a:	4690      	mov	r8, r2
 811f81c:	461e      	mov	r6, r3
  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 811f81e:	2900      	cmp	r1, #0
 811f820:	d034      	beq.n	811f88c <tcp_output_control_segment+0x7c>
  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 811f822:	2d00      	cmp	r5, #0
 811f824:	d03a      	beq.n	811f89c <tcp_output_control_segment+0x8c>
 811f826:	7a28      	ldrb	r0, [r5, #8]
 811f828:	bb10      	cbnz	r0, 811f870 <tcp_output_control_segment+0x60>
    return ip_route(src, dst);
 811f82a:	4630      	mov	r0, r6
 811f82c:	f004 f8b4 	bl	8123998 <ip4_route>

  netif = tcp_route(pcb, src, dst);
  if (netif == NULL) {
 811f830:	4607      	mov	r7, r0
 811f832:	b310      	cbz	r0, 811f87a <tcp_output_control_segment+0x6a>
  } else {
    u8_t ttl, tos;
#if CHECKSUM_GEN_TCP
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_TCP) {
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
 811f834:	9600      	str	r6, [sp, #0]
 811f836:	4643      	mov	r3, r8
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
 811f838:	f8d4 9004 	ldr.w	r9, [r4, #4]
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
 811f83c:	2106      	movs	r1, #6
 811f83e:	8922      	ldrh	r2, [r4, #8]
 811f840:	4620      	mov	r0, r4
 811f842:	f7fb fa05 	bl	811ac50 <ip_chksum_pseudo>
 811f846:	f8a9 0010 	strh.w	r0, [r9, #16]
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 811f84a:	7aeb      	ldrb	r3, [r5, #11]
      tos = pcb->tos;
 811f84c:	7aad      	ldrb	r5, [r5, #10]
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
      tos = 0;
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 811f84e:	9500      	str	r5, [sp, #0]
 811f850:	2506      	movs	r5, #6
 811f852:	4632      	mov	r2, r6
 811f854:	4641      	mov	r1, r8
 811f856:	9501      	str	r5, [sp, #4]
 811f858:	4620      	mov	r0, r4
 811f85a:	9702      	str	r7, [sp, #8]
 811f85c:	f004 fa66 	bl	8123d2c <ip4_output_if>
 811f860:	4605      	mov	r5, r0
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 811f862:	4620      	mov	r0, r4
 811f864:	f7fc fc9c 	bl	811c1a0 <pbuf_free>
  return err;
}
 811f868:	4628      	mov	r0, r5
 811f86a:	b005      	add	sp, #20
 811f86c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    return netif_get_by_index(pcb->netif_idx);
 811f870:	f7fc f970 	bl	811bb54 <netif_get_by_index>
  if (netif == NULL) {
 811f874:	4607      	mov	r7, r0
 811f876:	2800      	cmp	r0, #0
 811f878:	d1dc      	bne.n	811f834 <tcp_output_control_segment+0x24>
    err = ERR_RTE;
 811f87a:	f06f 0503 	mvn.w	r5, #3
  pbuf_free(p);
 811f87e:	4620      	mov	r0, r4
 811f880:	f7fc fc8e 	bl	811c1a0 <pbuf_free>
}
 811f884:	4628      	mov	r0, r5
 811f886:	b005      	add	sp, #20
 811f888:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 811f88c:	4b0d      	ldr	r3, [pc, #52]	; (811f8c4 <tcp_output_control_segment+0xb4>)
 811f88e:	f240 7287 	movw	r2, #1927	; 0x787
 811f892:	490d      	ldr	r1, [pc, #52]	; (811f8c8 <tcp_output_control_segment+0xb8>)
 811f894:	480d      	ldr	r0, [pc, #52]	; (811f8cc <tcp_output_control_segment+0xbc>)
 811f896:	f006 fd4d 	bl	8126334 <iprintf>
 811f89a:	e7c2      	b.n	811f822 <tcp_output_control_segment+0x12>
    return ip_route(src, dst);
 811f89c:	4630      	mov	r0, r6
 811f89e:	f004 f87b 	bl	8123998 <ip4_route>
  if (netif == NULL) {
 811f8a2:	4607      	mov	r7, r0
 811f8a4:	2800      	cmp	r0, #0
 811f8a6:	d0e8      	beq.n	811f87a <tcp_output_control_segment+0x6a>
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
 811f8a8:	9600      	str	r6, [sp, #0]
 811f8aa:	4643      	mov	r3, r8
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
 811f8ac:	f8d4 9004 	ldr.w	r9, [r4, #4]
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
 811f8b0:	2106      	movs	r1, #6
 811f8b2:	8922      	ldrh	r2, [r4, #8]
 811f8b4:	4620      	mov	r0, r4
 811f8b6:	f7fb f9cb 	bl	811ac50 <ip_chksum_pseudo>
      ttl = TCP_TTL;
 811f8ba:	23ff      	movs	r3, #255	; 0xff
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
 811f8bc:	f8a9 0010 	strh.w	r0, [r9, #16]
    if (pcb != NULL) {
 811f8c0:	e7c5      	b.n	811f84e <tcp_output_control_segment+0x3e>
 811f8c2:	bf00      	nop
 811f8c4:	08145cd8 	.word	0x08145cd8
 811f8c8:	08145df4 	.word	0x08145df4
 811f8cc:	0812b014 	.word	0x0812b014

0811f8d0 <tcp_write>:
{
 811f8d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  u16_t oversize = 0;
 811f8d4:	2400      	movs	r4, #0
{
 811f8d6:	b091      	sub	sp, #68	; 0x44
 811f8d8:	9107      	str	r1, [sp, #28]
 811f8da:	9309      	str	r3, [sp, #36]	; 0x24
  u16_t oversize = 0;
 811f8dc:	f8ad 403e 	strh.w	r4, [sp, #62]	; 0x3e
  LWIP_ERROR("tcp_write: invalid pcb", pcb != NULL, return ERR_ARG);
 811f8e0:	2800      	cmp	r0, #0
 811f8e2:	f000 82fc 	beq.w	811fede <tcp_write+0x60e>
  mss_local = LWIP_MIN(pcb->mss, TCPWND_MIN16(pcb->snd_wnd_max / 2));
 811f8e6:	f8b0 3062 	ldrh.w	r3, [r0, #98]	; 0x62
 811f8ea:	4692      	mov	sl, r2
 811f8ec:	8e42      	ldrh	r2, [r0, #50]	; 0x32
 811f8ee:	4681      	mov	r9, r0
 811f8f0:	085b      	lsrs	r3, r3, #1
 811f8f2:	4293      	cmp	r3, r2
 811f8f4:	bf28      	it	cs
 811f8f6:	4613      	movcs	r3, r2
 811f8f8:	469b      	mov	fp, r3
  mss_local = mss_local ? mss_local : pcb->mss;
 811f8fa:	2b00      	cmp	r3, #0
 811f8fc:	bf08      	it	eq
 811f8fe:	4693      	moveq	fp, r2
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 811f900:	9b07      	ldr	r3, [sp, #28]
 811f902:	2b00      	cmp	r3, #0
 811f904:	f000 82df 	beq.w	811fec6 <tcp_write+0x5f6>
  if ((pcb->state != ESTABLISHED) &&
 811f908:	7d03      	ldrb	r3, [r0, #20]
      (pcb->state != CLOSE_WAIT) &&
 811f90a:	1e9a      	subs	r2, r3, #2
      (pcb->state != SYN_SENT) &&
 811f90c:	2a02      	cmp	r2, #2
 811f90e:	d902      	bls.n	811f916 <tcp_write+0x46>
 811f910:	2b07      	cmp	r3, #7
 811f912:	f040 829c 	bne.w	811fe4e <tcp_write+0x57e>
  } else if (len == 0) {
 811f916:	f1ba 0f00 	cmp.w	sl, #0
 811f91a:	f000 80ec 	beq.w	811faf6 <tcp_write+0x226>
  if (len > pcb->snd_buf) {
 811f91e:	f8b9 3064 	ldrh.w	r3, [r9, #100]	; 0x64
 811f922:	4553      	cmp	r3, sl
 811f924:	f0c0 82b6 	bcc.w	811fe94 <tcp_write+0x5c4>
  if (pcb->snd_queuelen >= LWIP_MIN(TCP_SND_QUEUELEN, (TCP_SNDQUEUELEN_OVERFLOW + 1))) {
 811f928:	f8b9 6066 	ldrh.w	r6, [r9, #102]	; 0x66
 811f92c:	2e08      	cmp	r6, #8
 811f92e:	f200 82b1 	bhi.w	811fe94 <tcp_write+0x5c4>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 811f932:	f8d9 3070 	ldr.w	r3, [r9, #112]	; 0x70
  if (pcb->snd_queuelen != 0) {
 811f936:	2e00      	cmp	r6, #0
 811f938:	f000 80d3 	beq.w	811fae2 <tcp_write+0x212>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 811f93c:	2b00      	cmp	r3, #0
 811f93e:	f040 80dc 	bne.w	811fafa <tcp_write+0x22a>
 811f942:	f8d9 806c 	ldr.w	r8, [r9, #108]	; 0x6c
 811f946:	f1b8 0f00 	cmp.w	r8, #0
 811f94a:	f000 8263 	beq.w	811fe14 <tcp_write+0x544>
 811f94e:	4643      	mov	r3, r8
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 811f950:	461a      	mov	r2, r3
 811f952:	681b      	ldr	r3, [r3, #0]
 811f954:	2b00      	cmp	r3, #0
 811f956:	d1fb      	bne.n	811f950 <tcp_write+0x80>
    unsent_optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(last_unsent->flags, pcb);
 811f958:	7a94      	ldrb	r4, [r2, #10]
 811f95a:	4698      	mov	r8, r3
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 811f95c:	8913      	ldrh	r3, [r2, #8]
    unsent_optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(last_unsent->flags, pcb);
 811f95e:	00a4      	lsls	r4, r4, #2
 811f960:	920b      	str	r2, [sp, #44]	; 0x2c
 811f962:	f004 0404 	and.w	r4, r4, #4
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 811f966:	191a      	adds	r2, r3, r4
 811f968:	4593      	cmp	fp, r2
 811f96a:	f2c0 81a6 	blt.w	811fcba <tcp_write+0x3ea>
    space = mss_local - (last_unsent->len + unsent_optlen);
 811f96e:	ebab 0404 	sub.w	r4, fp, r4
 811f972:	1ae4      	subs	r4, r4, r3
    oversize = pcb->unsent_oversize;
 811f974:	f8b9 3068 	ldrh.w	r3, [r9, #104]	; 0x68
    space = mss_local - (last_unsent->len + unsent_optlen);
 811f978:	b2a4      	uxth	r4, r4
    oversize = pcb->unsent_oversize;
 811f97a:	930a      	str	r3, [sp, #40]	; 0x28
 811f97c:	f8ad 303e 	strh.w	r3, [sp, #62]	; 0x3e
    if (oversize > 0) {
 811f980:	2b00      	cmp	r3, #0
 811f982:	f000 80cf 	beq.w	811fb24 <tcp_write+0x254>
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 811f986:	42a3      	cmp	r3, r4
 811f988:	f200 818a 	bhi.w	811fca0 <tcp_write+0x3d0>
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 811f98c:	45a2      	cmp	sl, r4
 811f98e:	4653      	mov	r3, sl
 811f990:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 811f992:	bf28      	it	cs
 811f994:	4623      	movcs	r3, r4
 811f996:	4293      	cmp	r3, r2
 811f998:	bf28      	it	cs
 811f99a:	4613      	movcs	r3, r2
      oversize -= oversize_used;
 811f99c:	1ad2      	subs	r2, r2, r3
      space -= oversize_used;
 811f99e:	1ae4      	subs	r4, r4, r3
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 811f9a0:	930a      	str	r3, [sp, #40]	; 0x28
      oversize -= oversize_used;
 811f9a2:	b292      	uxth	r2, r2
      space -= oversize_used;
 811f9a4:	b2a4      	uxth	r4, r4
      oversize -= oversize_used;
 811f9a6:	f8ad 203e 	strh.w	r2, [sp, #62]	; 0x3e
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 811f9aa:	2a00      	cmp	r2, #0
 811f9ac:	f000 8183 	beq.w	811fcb6 <tcp_write+0x3e6>
 811f9b0:	459a      	cmp	sl, r3
 811f9b2:	f000 8180 	beq.w	811fcb6 <tcp_write+0x3e6>
 811f9b6:	4bb2      	ldr	r3, [pc, #712]	; (811fc80 <tcp_write+0x3b0>)
 811f9b8:	f44f 7200 	mov.w	r2, #512	; 0x200
 811f9bc:	49b1      	ldr	r1, [pc, #708]	; (811fc84 <tcp_write+0x3b4>)
 811f9be:	48b2      	ldr	r0, [pc, #712]	; (811fc88 <tcp_write+0x3b8>)
 811f9c0:	f006 fcb8 	bl	8126334 <iprintf>
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 811f9c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 811f9c6:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 811f9c8:	459a      	cmp	sl, r3
 811f9ca:	f200 80b0 	bhi.w	811fb2e <tcp_write+0x25e>
  struct pbuf *concat_p = NULL;
 811f9ce:	2300      	movs	r3, #0
 811f9d0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 811f9d2:	930c      	str	r3, [sp, #48]	; 0x30
  u16_t extendlen = 0;
 811f9d4:	930d      	str	r3, [sp, #52]	; 0x34
  while (pos < len) {
 811f9d6:	45a2      	cmp	sl, r4
 811f9d8:	f240 80ee 	bls.w	811fbb8 <tcp_write+0x2e8>
 811f9dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 811f9de:	f04f 0800 	mov.w	r8, #0
 811f9e2:	f003 0301 	and.w	r3, r3, #1
 811f9e6:	f8cd 8014 	str.w	r8, [sp, #20]
 811f9ea:	9308      	str	r3, [sp, #32]
 811f9ec:	4643      	mov	r3, r8
 811f9ee:	46d8      	mov	r8, fp
 811f9f0:	469b      	mov	fp, r3
 811f9f2:	e042      	b.n	811fa7a <tcp_write+0x1aa>
      LWIP_ASSERT("oversize == 0", oversize == 0);
 811f9f4:	f8bd 303e 	ldrh.w	r3, [sp, #62]	; 0x3e
 811f9f8:	2b00      	cmp	r3, #0
 811f9fa:	f040 80f0 	bne.w	811fbde <tcp_write+0x30e>
      if ((p2 = pbuf_alloc(PBUF_TRANSPORT, seglen, PBUF_ROM)) == NULL) {
 811f9fe:	2201      	movs	r2, #1
 811fa00:	4629      	mov	r1, r5
 811fa02:	2036      	movs	r0, #54	; 0x36
 811fa04:	f7fc f9fa 	bl	811bdfc <pbuf_alloc>
 811fa08:	2800      	cmp	r0, #0
 811fa0a:	f000 8100 	beq.w	811fc0e <tcp_write+0x33e>
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 811fa0e:	9a07      	ldr	r2, [sp, #28]
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 811fa10:	2100      	movs	r1, #0
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 811fa12:	9006      	str	r0, [sp, #24]
 811fa14:	4422      	add	r2, r4
 811fa16:	6042      	str	r2, [r0, #4]
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 811fa18:	f44f 7220 	mov.w	r2, #640	; 0x280
 811fa1c:	2036      	movs	r0, #54	; 0x36
 811fa1e:	f7fc f9ed 	bl	811bdfc <pbuf_alloc>
 811fa22:	9b06      	ldr	r3, [sp, #24]
 811fa24:	4607      	mov	r7, r0
 811fa26:	2800      	cmp	r0, #0
 811fa28:	f000 8195 	beq.w	811fd56 <tcp_write+0x486>
      pbuf_cat(p/*header*/, p2/*data*/);
 811fa2c:	4619      	mov	r1, r3
 811fa2e:	f7fc fbe9 	bl	811c204 <pbuf_cat>
    queuelen += pbuf_clen(p);
 811fa32:	4638      	mov	r0, r7
 811fa34:	f7fc fbc8 	bl	811c1c8 <pbuf_clen>
 811fa38:	4430      	add	r0, r6
 811fa3a:	b286      	uxth	r6, r0
    if (queuelen > LWIP_MIN(TCP_SND_QUEUELEN, TCP_SNDQUEUELEN_OVERFLOW)) {
 811fa3c:	2e09      	cmp	r6, #9
 811fa3e:	d84a      	bhi.n	811fad6 <tcp_write+0x206>
    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 811fa40:	f8d9 305c 	ldr.w	r3, [r9, #92]	; 0x5c
 811fa44:	2200      	movs	r2, #0
 811fa46:	4639      	mov	r1, r7
 811fa48:	4648      	mov	r0, r9
 811fa4a:	4423      	add	r3, r4
 811fa4c:	9200      	str	r2, [sp, #0]
 811fa4e:	f7ff fdf5 	bl	811f63c <tcp_create_segment>
 811fa52:	4607      	mov	r7, r0
 811fa54:	2800      	cmp	r0, #0
 811fa56:	f000 80da 	beq.w	811fc0e <tcp_write+0x33e>
    if (queue == NULL) {
 811fa5a:	9b05      	ldr	r3, [sp, #20]
 811fa5c:	2b00      	cmp	r3, #0
 811fa5e:	f000 80a3 	beq.w	811fba8 <tcp_write+0x2d8>
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 811fa62:	f1bb 0f00 	cmp.w	fp, #0
 811fa66:	f000 80c2 	beq.w	811fbee <tcp_write+0x31e>
    pos += seglen;
 811fa6a:	442c      	add	r4, r5
      prev_seg->next = seg;
 811fa6c:	f8cb 7000 	str.w	r7, [fp]
    pos += seglen;
 811fa70:	b2a4      	uxth	r4, r4
  while (pos < len) {
 811fa72:	45a2      	cmp	sl, r4
 811fa74:	f240 809e 	bls.w	811fbb4 <tcp_write+0x2e4>
 811fa78:	46bb      	mov	fp, r7
    u16_t left = len - pos;
 811fa7a:	ebaa 0504 	sub.w	r5, sl, r4
    if (apiflags & TCP_WRITE_FLAG_COPY) {
 811fa7e:	9b08      	ldr	r3, [sp, #32]
    u16_t seglen = LWIP_MIN(left, max_len);
 811fa80:	b2ad      	uxth	r5, r5
 811fa82:	4545      	cmp	r5, r8
 811fa84:	bf28      	it	cs
 811fa86:	4645      	movcs	r5, r8
 811fa88:	b2ad      	uxth	r5, r5
    if (apiflags & TCP_WRITE_FLAG_COPY) {
 811fa8a:	2b00      	cmp	r3, #0
 811fa8c:	d0b2      	beq.n	811f9f4 <tcp_write+0x124>
      if ((p = tcp_pbuf_prealloc(PBUF_TRANSPORT, seglen + optlen, mss_local, &oversize, pcb, apiflags, queue == NULL)) == NULL) {
 811fa8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 811fa90:	4642      	mov	r2, r8
 811fa92:	4629      	mov	r1, r5
 811fa94:	2036      	movs	r0, #54	; 0x36
 811fa96:	e9cd 9300 	strd	r9, r3, [sp]
 811fa9a:	9b05      	ldr	r3, [sp, #20]
 811fa9c:	fab3 f383 	clz	r3, r3
 811faa0:	095b      	lsrs	r3, r3, #5
 811faa2:	9302      	str	r3, [sp, #8]
 811faa4:	f10d 033e 	add.w	r3, sp, #62	; 0x3e
 811faa8:	f7ff fd78 	bl	811f59c <tcp_pbuf_prealloc>
 811faac:	4607      	mov	r7, r0
 811faae:	2800      	cmp	r0, #0
 811fab0:	f000 80ad 	beq.w	811fc0e <tcp_write+0x33e>
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 811fab4:	8943      	ldrh	r3, [r0, #10]
 811fab6:	42ab      	cmp	r3, r5
 811fab8:	f0c0 80a1 	bcc.w	811fbfe <tcp_write+0x32e>
      TCP_DATA_COPY2((char *)p->payload + optlen, (const u8_t *)arg + pos, seglen, &chksum, &chksum_swapped);
 811fabc:	9b07      	ldr	r3, [sp, #28]
 811fabe:	462a      	mov	r2, r5
 811fac0:	6878      	ldr	r0, [r7, #4]
 811fac2:	1919      	adds	r1, r3, r4
 811fac4:	f005 fc70 	bl	81253a8 <memcpy>
    queuelen += pbuf_clen(p);
 811fac8:	4638      	mov	r0, r7
 811faca:	f7fc fb7d 	bl	811c1c8 <pbuf_clen>
 811face:	4430      	add	r0, r6
 811fad0:	b286      	uxth	r6, r0
    if (queuelen > LWIP_MIN(TCP_SND_QUEUELEN, TCP_SNDQUEUELEN_OVERFLOW)) {
 811fad2:	2e09      	cmp	r6, #9
 811fad4:	d9b4      	bls.n	811fa40 <tcp_write+0x170>
      pbuf_free(p);
 811fad6:	4638      	mov	r0, r7
 811fad8:	f8dd 8014 	ldr.w	r8, [sp, #20]
 811fadc:	f7fc fb60 	bl	811c1a0 <pbuf_free>
      goto memerr;
 811fae0:	e097      	b.n	811fc12 <tcp_write+0x342>
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 811fae2:	2b00      	cmp	r3, #0
 811fae4:	f000 80b6 	beq.w	811fc54 <tcp_write+0x384>
 811fae8:	4b65      	ldr	r3, [pc, #404]	; (811fc80 <tcp_write+0x3b0>)
 811faea:	f44f 72ac 	mov.w	r2, #344	; 0x158
 811faee:	4967      	ldr	r1, [pc, #412]	; (811fc8c <tcp_write+0x3bc>)
 811faf0:	4865      	ldr	r0, [pc, #404]	; (811fc88 <tcp_write+0x3b8>)
 811faf2:	f006 fc1f 	bl	8126334 <iprintf>
  queuelen = pcb->snd_queuelen;
 811faf6:	f8b9 6066 	ldrh.w	r6, [r9, #102]	; 0x66
  if (pcb->unsent != NULL) {
 811fafa:	f8d9 806c 	ldr.w	r8, [r9, #108]	; 0x6c
 811fafe:	f1b8 0f00 	cmp.w	r8, #0
 811fb02:	f47f af24 	bne.w	811f94e <tcp_write+0x7e>
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 811fb06:	f8b9 3068 	ldrh.w	r3, [r9, #104]	; 0x68
 811fb0a:	2b00      	cmp	r3, #0
 811fb0c:	f040 80ac 	bne.w	811fc68 <tcp_write+0x398>
  while (pos < len) {
 811fb10:	f1ba 0f00 	cmp.w	sl, #0
 811fb14:	f000 81c7 	beq.w	811fea6 <tcp_write+0x5d6>
          extendlen = seglen;
 811fb18:	2400      	movs	r4, #0
 811fb1a:	940d      	str	r4, [sp, #52]	; 0x34
 811fb1c:	940c      	str	r4, [sp, #48]	; 0x30
 811fb1e:	e9cd 440a 	strd	r4, r4, [sp, #40]	; 0x28
 811fb22:	e75b      	b.n	811f9dc <tcp_write+0x10c>
  struct tcp_seg *last_unsent = NULL, *seg = NULL, *prev_seg = NULL, *queue = NULL;
 811fb24:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 811fb26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 811fb28:	459a      	cmp	sl, r3
 811fb2a:	f67f af50 	bls.w	811f9ce <tcp_write+0xfe>
 811fb2e:	2c00      	cmp	r4, #0
 811fb30:	f43f af4d 	beq.w	811f9ce <tcp_write+0xfe>
 811fb34:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 811fb36:	8912      	ldrh	r2, [r2, #8]
 811fb38:	920d      	str	r2, [sp, #52]	; 0x34
 811fb3a:	2a00      	cmp	r2, #0
 811fb3c:	f000 809c 	beq.w	811fc78 <tcp_write+0x3a8>
      u16_t seglen = LWIP_MIN(space, len - pos);
 811fb40:	ebaa 0703 	sub.w	r7, sl, r3
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 811fb44:	9b09      	ldr	r3, [sp, #36]	; 0x24
      u16_t seglen = LWIP_MIN(space, len - pos);
 811fb46:	42a7      	cmp	r7, r4
 811fb48:	bfa8      	it	ge
 811fb4a:	4627      	movge	r7, r4
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 811fb4c:	07da      	lsls	r2, r3, #31
      u16_t seglen = LWIP_MIN(space, len - pos);
 811fb4e:	b2bd      	uxth	r5, r7
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 811fb50:	f100 8187 	bmi.w	811fe62 <tcp_write+0x592>
        for (p = last_unsent->p; p->next != NULL; p = p->next);
 811fb54:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 811fb56:	685a      	ldr	r2, [r3, #4]
 811fb58:	4613      	mov	r3, r2
 811fb5a:	6812      	ldr	r2, [r2, #0]
 811fb5c:	2a00      	cmp	r2, #0
 811fb5e:	d1fb      	bne.n	811fb58 <tcp_write+0x288>
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 811fb60:	920c      	str	r2, [sp, #48]	; 0x30
 811fb62:	7b1a      	ldrb	r2, [r3, #12]
 811fb64:	f012 0fc0 	tst.w	r2, #192	; 0xc0
 811fb68:	d106      	bne.n	811fb78 <tcp_write+0x2a8>
            (const u8_t *)p->payload + p->len == (const u8_t *)arg) {
 811fb6a:	895a      	ldrh	r2, [r3, #10]
 811fb6c:	685b      	ldr	r3, [r3, #4]
 811fb6e:	4413      	add	r3, r2
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 811fb70:	9a07      	ldr	r2, [sp, #28]
 811fb72:	429a      	cmp	r2, r3
 811fb74:	f000 8167 	beq.w	811fe46 <tcp_write+0x576>
          if ((concat_p = pbuf_alloc(PBUF_RAW, seglen, PBUF_ROM)) == NULL) {
 811fb78:	2201      	movs	r2, #1
 811fb7a:	4629      	mov	r1, r5
 811fb7c:	2000      	movs	r0, #0
 811fb7e:	f7fc f93d 	bl	811bdfc <pbuf_alloc>
 811fb82:	900c      	str	r0, [sp, #48]	; 0x30
 811fb84:	2800      	cmp	r0, #0
 811fb86:	f000 813e 	beq.w	811fe06 <tcp_write+0x536>
          ((struct pbuf_rom *)concat_p)->payload = (const u8_t *)arg + pos;
 811fb8a:	9b07      	ldr	r3, [sp, #28]
 811fb8c:	990a      	ldr	r1, [sp, #40]	; 0x28
 811fb8e:	440b      	add	r3, r1
 811fb90:	6043      	str	r3, [r0, #4]
          queuelen += pbuf_clen(concat_p);
 811fb92:	f7fc fb19 	bl	811c1c8 <pbuf_clen>
 811fb96:	4406      	add	r6, r0
  u16_t extendlen = 0;
 811fb98:	2300      	movs	r3, #0
          queuelen += pbuf_clen(concat_p);
 811fb9a:	b2b6      	uxth	r6, r6
  u16_t extendlen = 0;
 811fb9c:	930d      	str	r3, [sp, #52]	; 0x34
      pos += seglen;
 811fb9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 811fba0:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 811fba2:	18ec      	adds	r4, r5, r3
 811fba4:	b2a4      	uxth	r4, r4
 811fba6:	e716      	b.n	811f9d6 <tcp_write+0x106>
    pos += seglen;
 811fba8:	442c      	add	r4, r5
 811fbaa:	9005      	str	r0, [sp, #20]
 811fbac:	b2a4      	uxth	r4, r4
  while (pos < len) {
 811fbae:	45a2      	cmp	sl, r4
 811fbb0:	f63f af62 	bhi.w	811fa78 <tcp_write+0x1a8>
 811fbb4:	f8dd 8014 	ldr.w	r8, [sp, #20]
  if (oversize_used > 0) {
 811fbb8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 811fbba:	2b00      	cmp	r3, #0
 811fbbc:	f000 80db 	beq.w	811fd76 <tcp_write+0x4a6>
    for (p = last_unsent->p; p; p = p->next) {
 811fbc0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 811fbc2:	6854      	ldr	r4, [r2, #4]
 811fbc4:	2c00      	cmp	r4, #0
 811fbc6:	f000 8090 	beq.w	811fcea <tcp_write+0x41a>
 811fbca:	469b      	mov	fp, r3
 811fbcc:	9d07      	ldr	r5, [sp, #28]
      p->tot_len += oversize_used;
 811fbce:	8923      	ldrh	r3, [r4, #8]
      if (p->next == NULL) {
 811fbd0:	6822      	ldr	r2, [r4, #0]
      p->tot_len += oversize_used;
 811fbd2:	445b      	add	r3, fp
 811fbd4:	8123      	strh	r3, [r4, #8]
      if (p->next == NULL) {
 811fbd6:	2a00      	cmp	r2, #0
 811fbd8:	d079      	beq.n	811fcce <tcp_write+0x3fe>
  u16_t extendlen = 0;
 811fbda:	4614      	mov	r4, r2
 811fbdc:	e7f7      	b.n	811fbce <tcp_write+0x2fe>
      LWIP_ASSERT("oversize == 0", oversize == 0);
 811fbde:	4b28      	ldr	r3, [pc, #160]	; (811fc80 <tcp_write+0x3b0>)
 811fbe0:	f240 2271 	movw	r2, #625	; 0x271
 811fbe4:	492a      	ldr	r1, [pc, #168]	; (811fc90 <tcp_write+0x3c0>)
 811fbe6:	4828      	ldr	r0, [pc, #160]	; (811fc88 <tcp_write+0x3b8>)
 811fbe8:	f006 fba4 	bl	8126334 <iprintf>
 811fbec:	e707      	b.n	811f9fe <tcp_write+0x12e>
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 811fbee:	4b24      	ldr	r3, [pc, #144]	; (811fc80 <tcp_write+0x3b0>)
 811fbf0:	f240 22ab 	movw	r2, #683	; 0x2ab
 811fbf4:	4927      	ldr	r1, [pc, #156]	; (811fc94 <tcp_write+0x3c4>)
 811fbf6:	4824      	ldr	r0, [pc, #144]	; (811fc88 <tcp_write+0x3b8>)
 811fbf8:	f006 fb9c 	bl	8126334 <iprintf>
 811fbfc:	e735      	b.n	811fa6a <tcp_write+0x19a>
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 811fbfe:	4b20      	ldr	r3, [pc, #128]	; (811fc80 <tcp_write+0x3b0>)
 811fc00:	f240 2266 	movw	r2, #614	; 0x266
 811fc04:	4924      	ldr	r1, [pc, #144]	; (811fc98 <tcp_write+0x3c8>)
 811fc06:	4820      	ldr	r0, [pc, #128]	; (811fc88 <tcp_write+0x3b8>)
 811fc08:	f006 fb94 	bl	8126334 <iprintf>
 811fc0c:	e756      	b.n	811fabc <tcp_write+0x1ec>
 811fc0e:	f8dd 8014 	ldr.w	r8, [sp, #20]
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 811fc12:	f8b9 301a 	ldrh.w	r3, [r9, #26]
 811fc16:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 811fc1a:	f8a9 301a 	strh.w	r3, [r9, #26]
  if (concat_p != NULL) {
 811fc1e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 811fc20:	b113      	cbz	r3, 811fc28 <tcp_write+0x358>
    pbuf_free(concat_p);
 811fc22:	4618      	mov	r0, r3
 811fc24:	f7fc fabc 	bl	811c1a0 <pbuf_free>
  if (queue != NULL) {
 811fc28:	f1b8 0f00 	cmp.w	r8, #0
 811fc2c:	d002      	beq.n	811fc34 <tcp_write+0x364>
    tcp_segs_free(queue);
 811fc2e:	4640      	mov	r0, r8
 811fc30:	f7fd f820 	bl	811cc74 <tcp_segs_free>
  if (pcb->snd_queuelen != 0) {
 811fc34:	f8b9 3066 	ldrh.w	r3, [r9, #102]	; 0x66
 811fc38:	b13b      	cbz	r3, 811fc4a <tcp_write+0x37a>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 811fc3a:	f8d9 3070 	ldr.w	r3, [r9, #112]	; 0x70
 811fc3e:	b923      	cbnz	r3, 811fc4a <tcp_write+0x37a>
 811fc40:	f8d9 306c 	ldr.w	r3, [r9, #108]	; 0x6c
 811fc44:	2b00      	cmp	r3, #0
 811fc46:	f000 808c 	beq.w	811fd62 <tcp_write+0x492>
  return ERR_MEM;
 811fc4a:	f04f 30ff 	mov.w	r0, #4294967295
}
 811fc4e:	b011      	add	sp, #68	; 0x44
 811fc50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 811fc54:	f8d9 306c 	ldr.w	r3, [r9, #108]	; 0x6c
 811fc58:	2b00      	cmp	r3, #0
 811fc5a:	f47f af45 	bne.w	811fae8 <tcp_write+0x218>
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 811fc5e:	f8b9 3068 	ldrh.w	r3, [r9, #104]	; 0x68
 811fc62:	2b00      	cmp	r3, #0
 811fc64:	f43f af58 	beq.w	811fb18 <tcp_write+0x248>
 811fc68:	4b05      	ldr	r3, [pc, #20]	; (811fc80 <tcp_write+0x3b0>)
 811fc6a:	f240 224a 	movw	r2, #586	; 0x24a
 811fc6e:	490b      	ldr	r1, [pc, #44]	; (811fc9c <tcp_write+0x3cc>)
 811fc70:	4805      	ldr	r0, [pc, #20]	; (811fc88 <tcp_write+0x3b8>)
 811fc72:	f006 fb5f 	bl	8126334 <iprintf>
 811fc76:	e74b      	b.n	811fb10 <tcp_write+0x240>
  struct pbuf *concat_p = NULL;
 811fc78:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 811fc7a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 811fc7c:	930c      	str	r3, [sp, #48]	; 0x30
 811fc7e:	e6ad      	b.n	811f9dc <tcp_write+0x10c>
 811fc80:	08145cd8 	.word	0x08145cd8
 811fc84:	08145f14 	.word	0x08145f14
 811fc88:	0812b014 	.word	0x0812b014
 811fc8c:	08145ea8 	.word	0x08145ea8
 811fc90:	08145fd0 	.word	0x08145fd0
 811fc94:	08145fe0 	.word	0x08145fe0
 811fc98:	08145f90 	.word	0x08145f90
 811fc9c:	08145f60 	.word	0x08145f60
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 811fca0:	4b94      	ldr	r3, [pc, #592]	; (811fef4 <tcp_write+0x624>)
 811fca2:	f44f 72fc 	mov.w	r2, #504	; 0x1f8
 811fca6:	4994      	ldr	r1, [pc, #592]	; (811fef8 <tcp_write+0x628>)
 811fca8:	4894      	ldr	r0, [pc, #592]	; (811fefc <tcp_write+0x62c>)
 811fcaa:	f006 fb43 	bl	8126334 <iprintf>
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 811fcae:	f8bd 303e 	ldrh.w	r3, [sp, #62]	; 0x3e
 811fcb2:	930a      	str	r3, [sp, #40]	; 0x28
 811fcb4:	e66a      	b.n	811f98c <tcp_write+0xbc>
 811fcb6:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 811fcb8:	e735      	b.n	811fb26 <tcp_write+0x256>
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 811fcba:	4b8e      	ldr	r3, [pc, #568]	; (811fef4 <tcp_write+0x624>)
 811fcbc:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 811fcc0:	498f      	ldr	r1, [pc, #572]	; (811ff00 <tcp_write+0x630>)
 811fcc2:	488e      	ldr	r0, [pc, #568]	; (811fefc <tcp_write+0x62c>)
 811fcc4:	f006 fb36 	bl	8126334 <iprintf>
    space = mss_local - (last_unsent->len + unsent_optlen);
 811fcc8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 811fcca:	891b      	ldrh	r3, [r3, #8]
 811fccc:	e64f      	b.n	811f96e <tcp_write+0x9e>
        TCP_DATA_COPY((char *)p->payload + p->len, arg, oversize_used, last_unsent);
 811fcce:	8963      	ldrh	r3, [r4, #10]
 811fcd0:	465a      	mov	r2, fp
 811fcd2:	6860      	ldr	r0, [r4, #4]
 811fcd4:	4629      	mov	r1, r5
 811fcd6:	4418      	add	r0, r3
 811fcd8:	f005 fb66 	bl	81253a8 <memcpy>
        p->len += oversize_used;
 811fcdc:	8963      	ldrh	r3, [r4, #10]
    for (p = last_unsent->p; p; p = p->next) {
 811fcde:	6822      	ldr	r2, [r4, #0]
        p->len += oversize_used;
 811fce0:	445b      	add	r3, fp
 811fce2:	8163      	strh	r3, [r4, #10]
    for (p = last_unsent->p; p; p = p->next) {
 811fce4:	2a00      	cmp	r2, #0
 811fce6:	f47f af78 	bne.w	811fbda <tcp_write+0x30a>
    last_unsent->len += oversize_used;
 811fcea:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 811fcec:	990a      	ldr	r1, [sp, #40]	; 0x28
 811fcee:	8913      	ldrh	r3, [r2, #8]
 811fcf0:	4419      	add	r1, r3
  pcb->unsent_oversize = oversize;
 811fcf2:	f8bd 303e 	ldrh.w	r3, [sp, #62]	; 0x3e
    last_unsent->len += oversize_used;
 811fcf6:	8111      	strh	r1, [r2, #8]
  pcb->unsent_oversize = oversize;
 811fcf8:	f8a9 3068 	strh.w	r3, [r9, #104]	; 0x68
  if (concat_p != NULL) {
 811fcfc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 811fcfe:	2b00      	cmp	r3, #0
 811fd00:	d061      	beq.n	811fdc6 <tcp_write+0x4f6>
    pbuf_cat(last_unsent->p, concat_p);
 811fd02:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 811fd04:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 811fd06:	6860      	ldr	r0, [r4, #4]
 811fd08:	4629      	mov	r1, r5
 811fd0a:	f7fc fa7b 	bl	811c204 <pbuf_cat>
    last_unsent->len += concat_p->tot_len;
 811fd0e:	892a      	ldrh	r2, [r5, #8]
 811fd10:	8923      	ldrh	r3, [r4, #8]
 811fd12:	4413      	add	r3, r2
 811fd14:	8123      	strh	r3, [r4, #8]
    last_unsent->next = queue;
 811fd16:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 811fd18:	f8c3 8000 	str.w	r8, [r3]
  pcb->snd_lbb += len;
 811fd1c:	f8d9 305c 	ldr.w	r3, [r9, #92]	; 0x5c
  pcb->snd_queuelen = queuelen;
 811fd20:	f8a9 6066 	strh.w	r6, [r9, #102]	; 0x66
  pcb->snd_lbb += len;
 811fd24:	4453      	add	r3, sl
 811fd26:	f8c9 305c 	str.w	r3, [r9, #92]	; 0x5c
  pcb->snd_buf -= len;
 811fd2a:	f8b9 3064 	ldrh.w	r3, [r9, #100]	; 0x64
 811fd2e:	eba3 0a0a 	sub.w	sl, r3, sl
 811fd32:	f8a9 a064 	strh.w	sl, [r9, #100]	; 0x64
  if (pcb->snd_queuelen != 0) {
 811fd36:	b11e      	cbz	r6, 811fd40 <tcp_write+0x470>
    LWIP_ASSERT("tcp_write: valid queue length",
 811fd38:	f8d9 3070 	ldr.w	r3, [r9, #112]	; 0x70
 811fd3c:	2b00      	cmp	r3, #0
 811fd3e:	d036      	beq.n	811fdae <tcp_write+0x4de>
  if (seg != NULL && seg->tcphdr != NULL && ((apiflags & TCP_WRITE_FLAG_MORE) == 0)) {
 811fd40:	b12f      	cbz	r7, 811fd4e <tcp_write+0x47e>
 811fd42:	68fb      	ldr	r3, [r7, #12]
 811fd44:	b11b      	cbz	r3, 811fd4e <tcp_write+0x47e>
 811fd46:	9a09      	ldr	r2, [sp, #36]	; 0x24
 811fd48:	f012 0502 	ands.w	r5, r2, #2
 811fd4c:	d025      	beq.n	811fd9a <tcp_write+0x4ca>
  return ERR_OK;
 811fd4e:	2000      	movs	r0, #0
}
 811fd50:	b011      	add	sp, #68	; 0x44
 811fd52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        pbuf_free(p2);
 811fd56:	4618      	mov	r0, r3
 811fd58:	f8dd 8014 	ldr.w	r8, [sp, #20]
 811fd5c:	f7fc fa20 	bl	811c1a0 <pbuf_free>
        goto memerr;
 811fd60:	e757      	b.n	811fc12 <tcp_write+0x342>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 811fd62:	4b64      	ldr	r3, [pc, #400]	; (811fef4 <tcp_write+0x624>)
 811fd64:	f240 3227 	movw	r2, #807	; 0x327
 811fd68:	4966      	ldr	r1, [pc, #408]	; (811ff04 <tcp_write+0x634>)
 811fd6a:	4864      	ldr	r0, [pc, #400]	; (811fefc <tcp_write+0x62c>)
 811fd6c:	f006 fae2 	bl	8126334 <iprintf>
  return ERR_MEM;
 811fd70:	f04f 30ff 	mov.w	r0, #4294967295
 811fd74:	e76b      	b.n	811fc4e <tcp_write+0x37e>
  pcb->unsent_oversize = oversize;
 811fd76:	f8bd 303e 	ldrh.w	r3, [sp, #62]	; 0x3e
 811fd7a:	f8a9 3068 	strh.w	r3, [r9, #104]	; 0x68
  if (concat_p != NULL) {
 811fd7e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 811fd80:	2b00      	cmp	r3, #0
 811fd82:	d051      	beq.n	811fe28 <tcp_write+0x558>
    LWIP_ASSERT("tcp_write: cannot concatenate when pcb->unsent is empty",
 811fd84:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 811fd86:	2b00      	cmp	r3, #0
 811fd88:	d1bb      	bne.n	811fd02 <tcp_write+0x432>
 811fd8a:	4b5a      	ldr	r3, [pc, #360]	; (811fef4 <tcp_write+0x624>)
 811fd8c:	f44f 7238 	mov.w	r2, #736	; 0x2e0
 811fd90:	495d      	ldr	r1, [pc, #372]	; (811ff08 <tcp_write+0x638>)
 811fd92:	485a      	ldr	r0, [pc, #360]	; (811fefc <tcp_write+0x62c>)
 811fd94:	f006 face 	bl	8126334 <iprintf>
 811fd98:	e7b3      	b.n	811fd02 <tcp_write+0x432>
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 811fd9a:	2008      	movs	r0, #8
 811fd9c:	899c      	ldrh	r4, [r3, #12]
 811fd9e:	f7fa f9c3 	bl	811a128 <lwip_htons>
 811fda2:	4602      	mov	r2, r0
 811fda4:	68fb      	ldr	r3, [r7, #12]
  return ERR_OK;
 811fda6:	4628      	mov	r0, r5
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 811fda8:	4314      	orrs	r4, r2
 811fdaa:	819c      	strh	r4, [r3, #12]
 811fdac:	e74f      	b.n	811fc4e <tcp_write+0x37e>
    LWIP_ASSERT("tcp_write: valid queue length",
 811fdae:	f8d9 306c 	ldr.w	r3, [r9, #108]	; 0x6c
 811fdb2:	2b00      	cmp	r3, #0
 811fdb4:	d1c4      	bne.n	811fd40 <tcp_write+0x470>
 811fdb6:	4b4f      	ldr	r3, [pc, #316]	; (811fef4 <tcp_write+0x624>)
 811fdb8:	f240 3212 	movw	r2, #786	; 0x312
 811fdbc:	4951      	ldr	r1, [pc, #324]	; (811ff04 <tcp_write+0x634>)
 811fdbe:	484f      	ldr	r0, [pc, #316]	; (811fefc <tcp_write+0x62c>)
 811fdc0:	f006 fab8 	bl	8126334 <iprintf>
 811fdc4:	e7bc      	b.n	811fd40 <tcp_write+0x470>
  } else if (extendlen > 0) {
 811fdc6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 811fdc8:	2b00      	cmp	r3, #0
 811fdca:	d0a4      	beq.n	811fd16 <tcp_write+0x446>
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 811fdcc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 811fdce:	6859      	ldr	r1, [r3, #4]
 811fdd0:	2900      	cmp	r1, #0
 811fdd2:	d02e      	beq.n	811fe32 <tcp_write+0x562>
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 811fdd4:	680a      	ldr	r2, [r1, #0]
 811fdd6:	2a00      	cmp	r2, #0
 811fdd8:	d07f      	beq.n	811feda <tcp_write+0x60a>
 811fdda:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 811fddc:	e000      	b.n	811fde0 <tcp_write+0x510>
 811fdde:	4602      	mov	r2, r0
      p->tot_len += extendlen;
 811fde0:	890b      	ldrh	r3, [r1, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 811fde2:	6810      	ldr	r0, [r2, #0]
      p->tot_len += extendlen;
 811fde4:	4423      	add	r3, r4
 811fde6:	810b      	strh	r3, [r1, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 811fde8:	4611      	mov	r1, r2
 811fdea:	2800      	cmp	r0, #0
 811fdec:	d1f7      	bne.n	811fdde <tcp_write+0x50e>
    p->tot_len += extendlen;
 811fdee:	8913      	ldrh	r3, [r2, #8]
 811fdf0:	990d      	ldr	r1, [sp, #52]	; 0x34
 811fdf2:	440b      	add	r3, r1
 811fdf4:	8113      	strh	r3, [r2, #8]
    p->len += extendlen;
 811fdf6:	8953      	ldrh	r3, [r2, #10]
 811fdf8:	440b      	add	r3, r1
 811fdfa:	8153      	strh	r3, [r2, #10]
    last_unsent->len += extendlen;
 811fdfc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 811fdfe:	8913      	ldrh	r3, [r2, #8]
 811fe00:	440b      	add	r3, r1
 811fe02:	8113      	strh	r3, [r2, #8]
 811fe04:	e787      	b.n	811fd16 <tcp_write+0x446>
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 811fe06:	f8b9 301a 	ldrh.w	r3, [r9, #26]
 811fe0a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 811fe0e:	f8a9 301a 	strh.w	r3, [r9, #26]
  if (concat_p != NULL) {
 811fe12:	e70f      	b.n	811fc34 <tcp_write+0x364>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 811fe14:	4b37      	ldr	r3, [pc, #220]	; (811fef4 <tcp_write+0x624>)
 811fe16:	f240 1255 	movw	r2, #341	; 0x155
 811fe1a:	493c      	ldr	r1, [pc, #240]	; (811ff0c <tcp_write+0x63c>)
 811fe1c:	4837      	ldr	r0, [pc, #220]	; (811fefc <tcp_write+0x62c>)
 811fe1e:	f006 fa89 	bl	8126334 <iprintf>
  queuelen = pcb->snd_queuelen;
 811fe22:	f8b9 6066 	ldrh.w	r6, [r9, #102]	; 0x66
 811fe26:	e668      	b.n	811fafa <tcp_write+0x22a>
  } else if (extendlen > 0) {
 811fe28:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 811fe2a:	b19b      	cbz	r3, 811fe54 <tcp_write+0x584>
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 811fe2c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 811fe2e:	2b00      	cmp	r3, #0
 811fe30:	d1cc      	bne.n	811fdcc <tcp_write+0x4fc>
 811fe32:	4b30      	ldr	r3, [pc, #192]	; (811fef4 <tcp_write+0x624>)
 811fe34:	f240 22e6 	movw	r2, #742	; 0x2e6
 811fe38:	4935      	ldr	r1, [pc, #212]	; (811ff10 <tcp_write+0x640>)
 811fe3a:	4830      	ldr	r0, [pc, #192]	; (811fefc <tcp_write+0x62c>)
 811fe3c:	f006 fa7a 	bl	8126334 <iprintf>
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 811fe40:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 811fe42:	6859      	ldr	r1, [r3, #4]
 811fe44:	e7c6      	b.n	811fdd4 <tcp_write+0x504>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 811fe46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 811fe48:	bba3      	cbnz	r3, 811feb4 <tcp_write+0x5e4>
          extendlen = seglen;
 811fe4a:	950d      	str	r5, [sp, #52]	; 0x34
 811fe4c:	e6a7      	b.n	811fb9e <tcp_write+0x2ce>
    return ERR_CONN;
 811fe4e:	f06f 000a 	mvn.w	r0, #10
 811fe52:	e6fc      	b.n	811fc4e <tcp_write+0x37e>
  if (last_unsent == NULL) {
 811fe54:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 811fe56:	2b00      	cmp	r3, #0
 811fe58:	f47f af5d 	bne.w	811fd16 <tcp_write+0x446>
    pcb->unsent = queue;
 811fe5c:	f8c9 806c 	str.w	r8, [r9, #108]	; 0x6c
 811fe60:	e75c      	b.n	811fd1c <tcp_write+0x44c>
        if ((concat_p = tcp_pbuf_prealloc(PBUF_RAW, seglen, space, &oversize, pcb, apiflags, 1)) == NULL) {
 811fe62:	e9cd 9300 	strd	r9, r3, [sp]
 811fe66:	2301      	movs	r3, #1
 811fe68:	4622      	mov	r2, r4
 811fe6a:	4629      	mov	r1, r5
 811fe6c:	2000      	movs	r0, #0
 811fe6e:	9302      	str	r3, [sp, #8]
 811fe70:	f10d 033e 	add.w	r3, sp, #62	; 0x3e
 811fe74:	f7ff fb92 	bl	811f59c <tcp_pbuf_prealloc>
 811fe78:	4603      	mov	r3, r0
 811fe7a:	4604      	mov	r4, r0
 811fe7c:	900c      	str	r0, [sp, #48]	; 0x30
 811fe7e:	2800      	cmp	r0, #0
 811fe80:	d0c1      	beq.n	811fe06 <tcp_write+0x536>
        TCP_DATA_COPY2(concat_p->payload, (const u8_t *)arg + pos, seglen, &concat_chksum, &concat_chksum_swapped);
 811fe82:	980a      	ldr	r0, [sp, #40]	; 0x28
 811fe84:	462a      	mov	r2, r5
 811fe86:	9907      	ldr	r1, [sp, #28]
 811fe88:	4401      	add	r1, r0
 811fe8a:	6858      	ldr	r0, [r3, #4]
 811fe8c:	f005 fa8c 	bl	81253a8 <memcpy>
        queuelen += pbuf_clen(concat_p);
 811fe90:	4620      	mov	r0, r4
 811fe92:	e67e      	b.n	811fb92 <tcp_write+0x2c2>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 811fe94:	f8b9 301a 	ldrh.w	r3, [r9, #26]
    return ERR_MEM;
 811fe98:	f04f 30ff 	mov.w	r0, #4294967295
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 811fe9c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 811fea0:	f8a9 301a 	strh.w	r3, [r9, #26]
  if (err != ERR_OK) {
 811fea4:	e6d3      	b.n	811fc4e <tcp_write+0x37e>
  pcb->unsent_oversize = oversize;
 811fea6:	f8bd 303e 	ldrh.w	r3, [sp, #62]	; 0x3e
 811feaa:	46d0      	mov	r8, sl
 811feac:	4657      	mov	r7, sl
 811feae:	f8a9 3068 	strh.w	r3, [r9, #104]	; 0x68
  if (concat_p != NULL) {
 811feb2:	e7d3      	b.n	811fe5c <tcp_write+0x58c>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 811feb4:	4b0f      	ldr	r3, [pc, #60]	; (811fef4 <tcp_write+0x624>)
 811feb6:	f240 2231 	movw	r2, #561	; 0x231
 811feba:	4916      	ldr	r1, [pc, #88]	; (811ff14 <tcp_write+0x644>)
 811febc:	480f      	ldr	r0, [pc, #60]	; (811fefc <tcp_write+0x62c>)
 811febe:	f006 fa39 	bl	8126334 <iprintf>
          extendlen = seglen;
 811fec2:	950d      	str	r5, [sp, #52]	; 0x34
 811fec4:	e66b      	b.n	811fb9e <tcp_write+0x2ce>
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 811fec6:	4b0b      	ldr	r3, [pc, #44]	; (811fef4 <tcp_write+0x624>)
 811fec8:	f240 12ad 	movw	r2, #429	; 0x1ad
 811fecc:	4912      	ldr	r1, [pc, #72]	; (811ff18 <tcp_write+0x648>)
 811fece:	480b      	ldr	r0, [pc, #44]	; (811fefc <tcp_write+0x62c>)
 811fed0:	f006 fa30 	bl	8126334 <iprintf>
 811fed4:	f06f 000f 	mvn.w	r0, #15
 811fed8:	e6b9      	b.n	811fc4e <tcp_write+0x37e>
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 811feda:	460a      	mov	r2, r1
 811fedc:	e787      	b.n	811fdee <tcp_write+0x51e>
  LWIP_ERROR("tcp_write: invalid pcb", pcb != NULL, return ERR_ARG);
 811fede:	4b05      	ldr	r3, [pc, #20]	; (811fef4 <tcp_write+0x624>)
 811fee0:	f44f 72cf 	mov.w	r2, #414	; 0x19e
 811fee4:	490d      	ldr	r1, [pc, #52]	; (811ff1c <tcp_write+0x64c>)
 811fee6:	4805      	ldr	r0, [pc, #20]	; (811fefc <tcp_write+0x62c>)
 811fee8:	f006 fa24 	bl	8126334 <iprintf>
 811feec:	f06f 000f 	mvn.w	r0, #15
 811fef0:	e6ad      	b.n	811fc4e <tcp_write+0x37e>
 811fef2:	bf00      	nop
 811fef4:	08145cd8 	.word	0x08145cd8
 811fef8:	08145ef4 	.word	0x08145ef4
 811fefc:	0812b014 	.word	0x0812b014
 811ff00:	08145edc 	.word	0x08145edc
 811ff04:	08146064 	.word	0x08146064
 811ff08:	08145ff4 	.word	0x08145ff4
 811ff0c:	08145e6c 	.word	0x08145e6c
 811ff10:	0814602c 	.word	0x0814602c
 811ff14:	08145f34 	.word	0x08145f34
 811ff18:	08145e38 	.word	0x08145e38
 811ff1c:	08145e20 	.word	0x08145e20

0811ff20 <tcp_split_unsent_seg>:
{
 811ff20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 811ff24:	4605      	mov	r5, r0
{
 811ff26:	b083      	sub	sp, #12
 811ff28:	460c      	mov	r4, r1
  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 811ff2a:	2800      	cmp	r0, #0
 811ff2c:	f000 80a7 	beq.w	812007e <tcp_split_unsent_seg+0x15e>
  useg = pcb->unsent;
 811ff30:	6eee      	ldr	r6, [r5, #108]	; 0x6c
  if (useg == NULL) {
 811ff32:	b376      	cbz	r6, 811ff92 <tcp_split_unsent_seg+0x72>
  if (split == 0) {
 811ff34:	2c00      	cmp	r4, #0
 811ff36:	f000 80b3 	beq.w	81200a0 <tcp_split_unsent_seg+0x180>
  if (useg->len <= split) {
 811ff3a:	f8b6 9008 	ldrh.w	r9, [r6, #8]
 811ff3e:	45a1      	cmp	r9, r4
 811ff40:	f240 8099 	bls.w	8120076 <tcp_split_unsent_seg+0x156>
  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 811ff44:	8e6b      	ldrh	r3, [r5, #50]	; 0x32
 811ff46:	42a3      	cmp	r3, r4
 811ff48:	d328      	bcc.n	811ff9c <tcp_split_unsent_seg+0x7c>
  optflags = useg->flags;
 811ff4a:	f896 a00a 	ldrb.w	sl, [r6, #10]
  remainder = useg->len - split;
 811ff4e:	eba9 0804 	sub.w	r8, r9, r4
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 811ff52:	f44f 7220 	mov.w	r2, #640	; 0x280
 811ff56:	2036      	movs	r0, #54	; 0x36
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 811ff58:	ea4f 0b8a 	mov.w	fp, sl, lsl #2
  remainder = useg->len - split;
 811ff5c:	fa1f f888 	uxth.w	r8, r8
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 811ff60:	f00b 0b04 	and.w	fp, fp, #4
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 811ff64:	eb08 010b 	add.w	r1, r8, fp
 811ff68:	b289      	uxth	r1, r1
 811ff6a:	f7fb ff47 	bl	811bdfc <pbuf_alloc>
  if (p == NULL) {
 811ff6e:	4607      	mov	r7, r0
 811ff70:	b178      	cbz	r0, 811ff92 <tcp_split_unsent_seg+0x72>
  offset = useg->p->tot_len - useg->len + split;
 811ff72:	6870      	ldr	r0, [r6, #4]
 811ff74:	8932      	ldrh	r2, [r6, #8]
 811ff76:	8903      	ldrh	r3, [r0, #8]
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 811ff78:	6879      	ldr	r1, [r7, #4]
  offset = useg->p->tot_len - useg->len + split;
 811ff7a:	1a9b      	subs	r3, r3, r2
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 811ff7c:	4642      	mov	r2, r8
 811ff7e:	4459      	add	r1, fp
  offset = useg->p->tot_len - useg->len + split;
 811ff80:	4423      	add	r3, r4
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 811ff82:	b29b      	uxth	r3, r3
 811ff84:	f7fc f9b0 	bl	811c2e8 <pbuf_copy_partial>
 811ff88:	4540      	cmp	r0, r8
 811ff8a:	d01d      	beq.n	811ffc8 <tcp_split_unsent_seg+0xa8>
    pbuf_free(p);
 811ff8c:	4638      	mov	r0, r7
 811ff8e:	f7fc f907 	bl	811c1a0 <pbuf_free>
  return ERR_MEM;
 811ff92:	f04f 30ff 	mov.w	r0, #4294967295
}
 811ff96:	b003      	add	sp, #12
 811ff98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 811ff9c:	4b45      	ldr	r3, [pc, #276]	; (81200b4 <tcp_split_unsent_seg+0x194>)
 811ff9e:	f240 325b 	movw	r2, #859	; 0x35b
 811ffa2:	4945      	ldr	r1, [pc, #276]	; (81200b8 <tcp_split_unsent_seg+0x198>)
 811ffa4:	4845      	ldr	r0, [pc, #276]	; (81200bc <tcp_split_unsent_seg+0x19c>)
 811ffa6:	f006 f9c5 	bl	8126334 <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 811ffaa:	f8b6 9008 	ldrh.w	r9, [r6, #8]
 811ffae:	f1b9 0f00 	cmp.w	r9, #0
 811ffb2:	d1ca      	bne.n	811ff4a <tcp_split_unsent_seg+0x2a>
 811ffb4:	4b3f      	ldr	r3, [pc, #252]	; (81200b4 <tcp_split_unsent_seg+0x194>)
 811ffb6:	f44f 7257 	mov.w	r2, #860	; 0x35c
 811ffba:	4941      	ldr	r1, [pc, #260]	; (81200c0 <tcp_split_unsent_seg+0x1a0>)
 811ffbc:	483f      	ldr	r0, [pc, #252]	; (81200bc <tcp_split_unsent_seg+0x19c>)
 811ffbe:	f006 f9b9 	bl	8126334 <iprintf>
  remainder = useg->len - split;
 811ffc2:	f8b6 9008 	ldrh.w	r9, [r6, #8]
 811ffc6:	e7c0      	b.n	811ff4a <tcp_split_unsent_seg+0x2a>
  split_flags = TCPH_FLAGS(useg->tcphdr);
 811ffc8:	68f3      	ldr	r3, [r6, #12]
 811ffca:	8998      	ldrh	r0, [r3, #12]
 811ffcc:	f7fa f8ac 	bl	811a128 <lwip_htons>
  if (split_flags & TCP_PSH) {
 811ffd0:	f010 0b08 	ands.w	fp, r0, #8
  split_flags = TCPH_FLAGS(useg->tcphdr);
 811ffd4:	fa5f f880 	uxtb.w	r8, r0
  if (split_flags & TCP_PSH) {
 811ffd8:	d159      	bne.n	812008e <tcp_split_unsent_seg+0x16e>
  split_flags = TCPH_FLAGS(useg->tcphdr);
 811ffda:	f008 083f 	and.w	r8, r8, #63	; 0x3f
  if (split_flags & TCP_FIN) {
 811ffde:	f018 0f01 	tst.w	r8, #1
 811ffe2:	d003      	beq.n	811ffec <tcp_split_unsent_seg+0xcc>
    split_flags &= ~TCP_FIN;
 811ffe4:	f008 08fe 	and.w	r8, r8, #254	; 0xfe
    remainder_flags |= TCP_FIN;
 811ffe8:	f04b 0b01 	orr.w	fp, fp, #1
  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 811ffec:	68f3      	ldr	r3, [r6, #12]
 811ffee:	6858      	ldr	r0, [r3, #4]
 811fff0:	f7fa f89e 	bl	811a130 <lwip_htonl>
 811fff4:	f8cd a000 	str.w	sl, [sp]
 811fff8:	1823      	adds	r3, r4, r0
 811fffa:	465a      	mov	r2, fp
 811fffc:	4639      	mov	r1, r7
 811fffe:	4628      	mov	r0, r5
 8120000:	f7ff fb1c 	bl	811f63c <tcp_create_segment>
  if (seg == NULL) {
 8120004:	4682      	mov	sl, r0
 8120006:	2800      	cmp	r0, #0
 8120008:	d0c0      	beq.n	811ff8c <tcp_split_unsent_seg+0x6c>
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 812000a:	6870      	ldr	r0, [r6, #4]
 812000c:	eba4 0409 	sub.w	r4, r4, r9
 8120010:	f7fc f8da 	bl	811c1c8 <pbuf_clen>
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 8120014:	6872      	ldr	r2, [r6, #4]
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 8120016:	f8b5 3066 	ldrh.w	r3, [r5, #102]	; 0x66
 812001a:	b2a4      	uxth	r4, r4
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 812001c:	8911      	ldrh	r1, [r2, #8]
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 812001e:	1a1b      	subs	r3, r3, r0
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 8120020:	4610      	mov	r0, r2
 8120022:	4421      	add	r1, r4
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 8120024:	f8a5 3066 	strh.w	r3, [r5, #102]	; 0x66
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 8120028:	b289      	uxth	r1, r1
 812002a:	f7fb ffa1 	bl	811bf70 <pbuf_realloc>
  useg->len -= remainder;
 812002e:	8933      	ldrh	r3, [r6, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 8120030:	4640      	mov	r0, r8
  useg->len -= remainder;
 8120032:	441c      	add	r4, r3
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 8120034:	68f3      	ldr	r3, [r6, #12]
  useg->len -= remainder;
 8120036:	8134      	strh	r4, [r6, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 8120038:	899c      	ldrh	r4, [r3, #12]
 812003a:	f7fa f875 	bl	811a128 <lwip_htons>
 812003e:	68f3      	ldr	r3, [r6, #12]
 8120040:	4304      	orrs	r4, r0
  pcb->snd_queuelen += pbuf_clen(useg->p);
 8120042:	6870      	ldr	r0, [r6, #4]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 8120044:	819c      	strh	r4, [r3, #12]
  pcb->snd_queuelen += pbuf_clen(useg->p);
 8120046:	f7fc f8bf 	bl	811c1c8 <pbuf_clen>
 812004a:	f8b5 3066 	ldrh.w	r3, [r5, #102]	; 0x66
 812004e:	4403      	add	r3, r0
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8120050:	f8da 0004 	ldr.w	r0, [sl, #4]
  pcb->snd_queuelen += pbuf_clen(useg->p);
 8120054:	f8a5 3066 	strh.w	r3, [r5, #102]	; 0x66
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8120058:	f7fc f8b6 	bl	811c1c8 <pbuf_clen>
 812005c:	f8b5 3066 	ldrh.w	r3, [r5, #102]	; 0x66
 8120060:	4418      	add	r0, r3
  seg->next = useg->next;
 8120062:	6833      	ldr	r3, [r6, #0]
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8120064:	f8a5 0066 	strh.w	r0, [r5, #102]	; 0x66
  seg->next = useg->next;
 8120068:	f8ca 3000 	str.w	r3, [sl]
  useg->next = seg;
 812006c:	f8c6 a000 	str.w	sl, [r6]
  if (seg->next == NULL) {
 8120070:	f8da 3000 	ldr.w	r3, [sl]
 8120074:	b183      	cbz	r3, 8120098 <tcp_split_unsent_seg+0x178>
    return ERR_OK;
 8120076:	2000      	movs	r0, #0
}
 8120078:	b003      	add	sp, #12
 812007a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 812007e:	4b0d      	ldr	r3, [pc, #52]	; (81200b4 <tcp_split_unsent_seg+0x194>)
 8120080:	f240 324b 	movw	r2, #843	; 0x34b
 8120084:	490f      	ldr	r1, [pc, #60]	; (81200c4 <tcp_split_unsent_seg+0x1a4>)
 8120086:	480d      	ldr	r0, [pc, #52]	; (81200bc <tcp_split_unsent_seg+0x19c>)
 8120088:	f006 f954 	bl	8126334 <iprintf>
 812008c:	e750      	b.n	811ff30 <tcp_split_unsent_seg+0x10>
    split_flags &= ~TCP_PSH;
 812008e:	f008 0837 	and.w	r8, r8, #55	; 0x37
    remainder_flags |= TCP_PSH;
 8120092:	f04f 0b08 	mov.w	fp, #8
 8120096:	e7a2      	b.n	811ffde <tcp_split_unsent_seg+0xbe>
  return ERR_OK;
 8120098:	4618      	mov	r0, r3
    pcb->unsent_oversize = 0;
 812009a:	f8a5 3068 	strh.w	r3, [r5, #104]	; 0x68
 812009e:	e77a      	b.n	811ff96 <tcp_split_unsent_seg+0x76>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 81200a0:	4b04      	ldr	r3, [pc, #16]	; (81200b4 <tcp_split_unsent_seg+0x194>)
 81200a2:	f240 3253 	movw	r2, #851	; 0x353
 81200a6:	4908      	ldr	r1, [pc, #32]	; (81200c8 <tcp_split_unsent_seg+0x1a8>)
 81200a8:	4804      	ldr	r0, [pc, #16]	; (81200bc <tcp_split_unsent_seg+0x19c>)
 81200aa:	f006 f943 	bl	8126334 <iprintf>
    return ERR_VAL;
 81200ae:	f06f 0005 	mvn.w	r0, #5
 81200b2:	e770      	b.n	811ff96 <tcp_split_unsent_seg+0x76>
 81200b4:	08145cd8 	.word	0x08145cd8
 81200b8:	081460cc 	.word	0x081460cc
 81200bc:	0812b014 	.word	0x0812b014
 81200c0:	081460dc 	.word	0x081460dc
 81200c4:	08146084 	.word	0x08146084
 81200c8:	081460a8 	.word	0x081460a8

081200cc <tcp_enqueue_flags>:
{
 81200cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 81200d0:	f011 0703 	ands.w	r7, r1, #3
{
 81200d4:	b082      	sub	sp, #8
 81200d6:	460d      	mov	r5, r1
 81200d8:	4604      	mov	r4, r0
  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 81200da:	d05e      	beq.n	812019a <tcp_enqueue_flags+0xce>
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 81200dc:	2c00      	cmp	r4, #0
 81200de:	d065      	beq.n	81201ac <tcp_enqueue_flags+0xe0>
  if (flags & TCP_SYN) {
 81200e0:	f015 0802 	ands.w	r8, r5, #2
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 81200e4:	f44f 7220 	mov.w	r2, #640	; 0x280
  if (flags & TCP_SYN) {
 81200e8:	d049      	beq.n	812017e <tcp_enqueue_flags+0xb2>
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 81200ea:	2104      	movs	r1, #4
 81200ec:	2036      	movs	r0, #54	; 0x36
 81200ee:	f7fb fe85 	bl	811bdfc <pbuf_alloc>
 81200f2:	4606      	mov	r6, r0
 81200f4:	2800      	cmp	r0, #0
 81200f6:	d049      	beq.n	812018c <tcp_enqueue_flags+0xc0>
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 81200f8:	8943      	ldrh	r3, [r0, #10]
 81200fa:	2b03      	cmp	r3, #3
 81200fc:	d872      	bhi.n	81201e4 <tcp_enqueue_flags+0x118>
    optflags = TF_SEG_OPTS_MSS;
 81200fe:	f04f 0801 	mov.w	r8, #1
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 8120102:	4b40      	ldr	r3, [pc, #256]	; (8120204 <tcp_enqueue_flags+0x138>)
 8120104:	f240 4239 	movw	r2, #1081	; 0x439
 8120108:	493f      	ldr	r1, [pc, #252]	; (8120208 <tcp_enqueue_flags+0x13c>)
 812010a:	4840      	ldr	r0, [pc, #256]	; (812020c <tcp_enqueue_flags+0x140>)
 812010c:	f006 f912 	bl	8126334 <iprintf>
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 8120110:	4631      	mov	r1, r6
 8120112:	f8cd 8000 	str.w	r8, [sp]
 8120116:	462a      	mov	r2, r5
 8120118:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 812011a:	4620      	mov	r0, r4
 812011c:	f7ff fa8e 	bl	811f63c <tcp_create_segment>
 8120120:	4606      	mov	r6, r0
 8120122:	2800      	cmp	r0, #0
 8120124:	d032      	beq.n	812018c <tcp_enqueue_flags+0xc0>
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 8120126:	68c3      	ldr	r3, [r0, #12]
 8120128:	079a      	lsls	r2, r3, #30
 812012a:	d153      	bne.n	81201d4 <tcp_enqueue_flags+0x108>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 812012c:	8933      	ldrh	r3, [r6, #8]
 812012e:	2b00      	cmp	r3, #0
 8120130:	d144      	bne.n	81201bc <tcp_enqueue_flags+0xf0>
  if (pcb->unsent == NULL) {
 8120132:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8120134:	2b00      	cmp	r3, #0
 8120136:	d04b      	beq.n	81201d0 <tcp_enqueue_flags+0x104>
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 8120138:	461a      	mov	r2, r3
 812013a:	681b      	ldr	r3, [r3, #0]
 812013c:	2b00      	cmp	r3, #0
 812013e:	d1fb      	bne.n	8120138 <tcp_enqueue_flags+0x6c>
    useg->next = seg;
 8120140:	6016      	str	r6, [r2, #0]
  pcb->unsent_oversize = 0;
 8120142:	2300      	movs	r3, #0
 8120144:	f8a4 3068 	strh.w	r3, [r4, #104]	; 0x68
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 8120148:	b117      	cbz	r7, 8120150 <tcp_enqueue_flags+0x84>
    pcb->snd_lbb++;
 812014a:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 812014c:	3301      	adds	r3, #1
 812014e:	65e3      	str	r3, [r4, #92]	; 0x5c
  if (flags & TCP_FIN) {
 8120150:	07eb      	lsls	r3, r5, #31
 8120152:	d503      	bpl.n	812015c <tcp_enqueue_flags+0x90>
    tcp_set_flags(pcb, TF_FIN);
 8120154:	8b63      	ldrh	r3, [r4, #26]
 8120156:	f043 0320 	orr.w	r3, r3, #32
 812015a:	8363      	strh	r3, [r4, #26]
  pcb->snd_queuelen += pbuf_clen(seg->p);
 812015c:	6870      	ldr	r0, [r6, #4]
 812015e:	f7fc f833 	bl	811c1c8 <pbuf_clen>
 8120162:	f8b4 3066 	ldrh.w	r3, [r4, #102]	; 0x66
 8120166:	4418      	add	r0, r3
 8120168:	b280      	uxth	r0, r0
 812016a:	f8a4 0066 	strh.w	r0, [r4, #102]	; 0x66
  if (pcb->snd_queuelen != 0) {
 812016e:	b118      	cbz	r0, 8120178 <tcp_enqueue_flags+0xac>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 8120170:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8120172:	2800      	cmp	r0, #0
 8120174:	d039      	beq.n	81201ea <tcp_enqueue_flags+0x11e>
  return ERR_OK;
 8120176:	2000      	movs	r0, #0
}
 8120178:	b002      	add	sp, #8
 812017a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 812017e:	4641      	mov	r1, r8
 8120180:	2036      	movs	r0, #54	; 0x36
 8120182:	f7fb fe3b 	bl	811bdfc <pbuf_alloc>
 8120186:	4606      	mov	r6, r0
 8120188:	2800      	cmp	r0, #0
 812018a:	d1c1      	bne.n	8120110 <tcp_enqueue_flags+0x44>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 812018c:	8b63      	ldrh	r3, [r4, #26]
    return ERR_MEM;
 812018e:	f04f 30ff 	mov.w	r0, #4294967295
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8120192:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8120196:	8363      	strh	r3, [r4, #26]
    return ERR_MEM;
 8120198:	e7ee      	b.n	8120178 <tcp_enqueue_flags+0xac>
  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 812019a:	4b1a      	ldr	r3, [pc, #104]	; (8120204 <tcp_enqueue_flags+0x138>)
 812019c:	f240 4211 	movw	r2, #1041	; 0x411
 81201a0:	491b      	ldr	r1, [pc, #108]	; (8120210 <tcp_enqueue_flags+0x144>)
 81201a2:	481a      	ldr	r0, [pc, #104]	; (812020c <tcp_enqueue_flags+0x140>)
 81201a4:	f006 f8c6 	bl	8126334 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 81201a8:	2c00      	cmp	r4, #0
 81201aa:	d199      	bne.n	81200e0 <tcp_enqueue_flags+0x14>
 81201ac:	4b15      	ldr	r3, [pc, #84]	; (8120204 <tcp_enqueue_flags+0x138>)
 81201ae:	f240 4213 	movw	r2, #1043	; 0x413
 81201b2:	4918      	ldr	r1, [pc, #96]	; (8120214 <tcp_enqueue_flags+0x148>)
 81201b4:	4815      	ldr	r0, [pc, #84]	; (812020c <tcp_enqueue_flags+0x140>)
 81201b6:	f006 f8bd 	bl	8126334 <iprintf>
 81201ba:	e791      	b.n	81200e0 <tcp_enqueue_flags+0x14>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 81201bc:	4b11      	ldr	r3, [pc, #68]	; (8120204 <tcp_enqueue_flags+0x138>)
 81201be:	f240 4243 	movw	r2, #1091	; 0x443
 81201c2:	4915      	ldr	r1, [pc, #84]	; (8120218 <tcp_enqueue_flags+0x14c>)
 81201c4:	4811      	ldr	r0, [pc, #68]	; (812020c <tcp_enqueue_flags+0x140>)
 81201c6:	f006 f8b5 	bl	8126334 <iprintf>
  if (pcb->unsent == NULL) {
 81201ca:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 81201cc:	2b00      	cmp	r3, #0
 81201ce:	d1b3      	bne.n	8120138 <tcp_enqueue_flags+0x6c>
    pcb->unsent = seg;
 81201d0:	66e6      	str	r6, [r4, #108]	; 0x6c
 81201d2:	e7b6      	b.n	8120142 <tcp_enqueue_flags+0x76>
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 81201d4:	4b0b      	ldr	r3, [pc, #44]	; (8120204 <tcp_enqueue_flags+0x138>)
 81201d6:	f240 4242 	movw	r2, #1090	; 0x442
 81201da:	4910      	ldr	r1, [pc, #64]	; (812021c <tcp_enqueue_flags+0x150>)
 81201dc:	480b      	ldr	r0, [pc, #44]	; (812020c <tcp_enqueue_flags+0x140>)
 81201de:	f006 f8a9 	bl	8126334 <iprintf>
 81201e2:	e7a3      	b.n	812012c <tcp_enqueue_flags+0x60>
    optflags = TF_SEG_OPTS_MSS;
 81201e4:	f04f 0801 	mov.w	r8, #1
 81201e8:	e792      	b.n	8120110 <tcp_enqueue_flags+0x44>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 81201ea:	6ee4      	ldr	r4, [r4, #108]	; 0x6c
 81201ec:	2c00      	cmp	r4, #0
 81201ee:	d1c3      	bne.n	8120178 <tcp_enqueue_flags+0xac>
 81201f0:	4b04      	ldr	r3, [pc, #16]	; (8120204 <tcp_enqueue_flags+0x138>)
 81201f2:	f240 4265 	movw	r2, #1125	; 0x465
 81201f6:	490a      	ldr	r1, [pc, #40]	; (8120220 <tcp_enqueue_flags+0x154>)
 81201f8:	4804      	ldr	r0, [pc, #16]	; (812020c <tcp_enqueue_flags+0x140>)
 81201fa:	f006 f89b 	bl	8126334 <iprintf>
  return ERR_OK;
 81201fe:	4620      	mov	r0, r4
 8120200:	e7ba      	b.n	8120178 <tcp_enqueue_flags+0xac>
 8120202:	bf00      	nop
 8120204:	08145cd8 	.word	0x08145cd8
 8120208:	08146164 	.word	0x08146164
 812020c:	0812b014 	.word	0x0812b014
 8120210:	081460ec 	.word	0x081460ec
 8120214:	08146144 	.word	0x08146144
 8120218:	081461b8 	.word	0x081461b8
 812021c:	081461a0 	.word	0x081461a0
 8120220:	081461e4 	.word	0x081461e4

08120224 <tcp_send_fin>:
{
 8120224:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 8120226:	4606      	mov	r6, r0
 8120228:	b188      	cbz	r0, 812024e <tcp_send_fin+0x2a>
  if (pcb->unsent != NULL) {
 812022a:	6ef4      	ldr	r4, [r6, #108]	; 0x6c
 812022c:	b14c      	cbz	r4, 8120242 <tcp_send_fin+0x1e>
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 812022e:	4625      	mov	r5, r4
 8120230:	6824      	ldr	r4, [r4, #0]
 8120232:	2c00      	cmp	r4, #0
 8120234:	d1fb      	bne.n	812022e <tcp_send_fin+0xa>
    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 8120236:	68eb      	ldr	r3, [r5, #12]
 8120238:	8998      	ldrh	r0, [r3, #12]
 812023a:	f7f9 ff75 	bl	811a128 <lwip_htons>
 812023e:	0743      	lsls	r3, r0, #29
 8120240:	d00d      	beq.n	812025e <tcp_send_fin+0x3a>
  return tcp_enqueue_flags(pcb, TCP_FIN);
 8120242:	4630      	mov	r0, r6
 8120244:	2101      	movs	r1, #1
}
 8120246:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  return tcp_enqueue_flags(pcb, TCP_FIN);
 812024a:	f7ff bf3f 	b.w	81200cc <tcp_enqueue_flags>
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 812024e:	4b0b      	ldr	r3, [pc, #44]	; (812027c <tcp_send_fin+0x58>)
 8120250:	f240 32eb 	movw	r2, #1003	; 0x3eb
 8120254:	490a      	ldr	r1, [pc, #40]	; (8120280 <tcp_send_fin+0x5c>)
 8120256:	480b      	ldr	r0, [pc, #44]	; (8120284 <tcp_send_fin+0x60>)
 8120258:	f006 f86c 	bl	8126334 <iprintf>
 812025c:	e7e5      	b.n	812022a <tcp_send_fin+0x6>
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 812025e:	68eb      	ldr	r3, [r5, #12]
 8120260:	2001      	movs	r0, #1
 8120262:	899f      	ldrh	r7, [r3, #12]
 8120264:	f7f9 ff60 	bl	811a128 <lwip_htons>
      tcp_set_flags(pcb, TF_FIN);
 8120268:	8b73      	ldrh	r3, [r6, #26]
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 812026a:	4338      	orrs	r0, r7
 812026c:	68ea      	ldr	r2, [r5, #12]
      tcp_set_flags(pcb, TF_FIN);
 812026e:	f043 0320 	orr.w	r3, r3, #32
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 8120272:	8190      	strh	r0, [r2, #12]
}
 8120274:	4620      	mov	r0, r4
      tcp_set_flags(pcb, TF_FIN);
 8120276:	8373      	strh	r3, [r6, #26]
}
 8120278:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 812027a:	bf00      	nop
 812027c:	08145cd8 	.word	0x08145cd8
 8120280:	0814620c 	.word	0x0814620c
 8120284:	0812b014 	.word	0x0812b014

08120288 <tcp_rexmit_rto_prepare>:
{
 8120288:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 812028a:	4605      	mov	r5, r0
 812028c:	2800      	cmp	r0, #0
 812028e:	d032      	beq.n	81202f6 <tcp_rexmit_rto_prepare+0x6e>
  if (pcb->unacked == NULL) {
 8120290:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8120292:	b132      	cbz	r2, 81202a2 <tcp_rexmit_rto_prepare+0x1a>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8120294:	6813      	ldr	r3, [r2, #0]
 8120296:	4614      	mov	r4, r2
 8120298:	b15b      	cbz	r3, 81202b2 <tcp_rexmit_rto_prepare+0x2a>
  if (seg->p->ref != 1) {
 812029a:	6863      	ldr	r3, [r4, #4]
 812029c:	7b9b      	ldrb	r3, [r3, #14]
 812029e:	2b01      	cmp	r3, #1
 81202a0:	d003      	beq.n	81202aa <tcp_rexmit_rto_prepare+0x22>
    return ERR_VAL;
 81202a2:	f06f 0305 	mvn.w	r3, #5
}
 81202a6:	4618      	mov	r0, r3
 81202a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 81202aa:	6824      	ldr	r4, [r4, #0]
 81202ac:	6823      	ldr	r3, [r4, #0]
 81202ae:	2b00      	cmp	r3, #0
 81202b0:	d1f3      	bne.n	812029a <tcp_rexmit_rto_prepare+0x12>
  if (seg->p->ref != 1) {
 81202b2:	6863      	ldr	r3, [r4, #4]
 81202b4:	7b9b      	ldrb	r3, [r3, #14]
 81202b6:	2b01      	cmp	r3, #1
 81202b8:	d1f3      	bne.n	81202a2 <tcp_rexmit_rto_prepare+0x1a>
  tcp_set_flags(pcb, TF_RTO);
 81202ba:	8b6b      	ldrh	r3, [r5, #26]
  pcb->unacked = NULL;
 81202bc:	2700      	movs	r7, #0
  seg->next = pcb->unsent;
 81202be:	6ee9      	ldr	r1, [r5, #108]	; 0x6c
  tcp_set_flags(pcb, TF_RTO);
 81202c0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  seg->next = pcb->unsent;
 81202c4:	6021      	str	r1, [r4, #0]
  tcp_set_flags(pcb, TF_RTO);
 81202c6:	836b      	strh	r3, [r5, #26]
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 81202c8:	68e3      	ldr	r3, [r4, #12]
  pcb->unacked = NULL;
 81202ca:	e9c5 271b 	strd	r2, r7, [r5, #108]	; 0x6c
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 81202ce:	6858      	ldr	r0, [r3, #4]
 81202d0:	f7f9 ff2e 	bl	811a130 <lwip_htonl>
 81202d4:	68e3      	ldr	r3, [r4, #12]
 81202d6:	4606      	mov	r6, r0
 81202d8:	8924      	ldrh	r4, [r4, #8]
 81202da:	8998      	ldrh	r0, [r3, #12]
 81202dc:	f7f9 ff24 	bl	811a128 <lwip_htons>
 81202e0:	f010 0003 	ands.w	r0, r0, #3
 81202e4:	4426      	add	r6, r4
  return ERR_OK;
 81202e6:	463b      	mov	r3, r7
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 81202e8:	bf18      	it	ne
 81202ea:	2001      	movne	r0, #1
  pcb->rttest = 0;
 81202ec:	636f      	str	r7, [r5, #52]	; 0x34
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 81202ee:	4430      	add	r0, r6
 81202f0:	64e8      	str	r0, [r5, #76]	; 0x4c
}
 81202f2:	4618      	mov	r0, r3
 81202f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 81202f6:	4b04      	ldr	r3, [pc, #16]	; (8120308 <tcp_rexmit_rto_prepare+0x80>)
 81202f8:	f240 6263 	movw	r2, #1635	; 0x663
 81202fc:	4903      	ldr	r1, [pc, #12]	; (812030c <tcp_rexmit_rto_prepare+0x84>)
 81202fe:	4804      	ldr	r0, [pc, #16]	; (8120310 <tcp_rexmit_rto_prepare+0x88>)
 8120300:	f006 f818 	bl	8126334 <iprintf>
 8120304:	e7c4      	b.n	8120290 <tcp_rexmit_rto_prepare+0x8>
 8120306:	bf00      	nop
 8120308:	08145cd8 	.word	0x08145cd8
 812030c:	08146228 	.word	0x08146228
 8120310:	0812b014 	.word	0x0812b014

08120314 <tcp_rexmit>:
{
 8120314:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 8120316:	4607      	mov	r7, r0
 8120318:	2800      	cmp	r0, #0
 812031a:	d031      	beq.n	8120380 <tcp_rexmit+0x6c>
  if (pcb->unacked == NULL) {
 812031c:	6f3e      	ldr	r6, [r7, #112]	; 0x70
 812031e:	b34e      	cbz	r6, 8120374 <tcp_rexmit+0x60>
  if (seg->p->ref != 1) {
 8120320:	6873      	ldr	r3, [r6, #4]
 8120322:	7b9b      	ldrb	r3, [r3, #14]
 8120324:	2b01      	cmp	r3, #1
 8120326:	d125      	bne.n	8120374 <tcp_rexmit+0x60>
  pcb->unacked = seg->next;
 8120328:	6832      	ldr	r2, [r6, #0]
  cur_seg = &(pcb->unsent);
 812032a:	f107 056c 	add.w	r5, r7, #108	; 0x6c
  while (*cur_seg &&
 812032e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
  pcb->unacked = seg->next;
 8120330:	673a      	str	r2, [r7, #112]	; 0x70
  while (*cur_seg &&
 8120332:	b91b      	cbnz	r3, 812033c <tcp_rexmit+0x28>
 8120334:	e00f      	b.n	8120356 <tcp_rexmit+0x42>
    cur_seg = &((*cur_seg)->next );
 8120336:	682d      	ldr	r5, [r5, #0]
  while (*cur_seg &&
 8120338:	682b      	ldr	r3, [r5, #0]
 812033a:	b163      	cbz	r3, 8120356 <tcp_rexmit+0x42>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 812033c:	68db      	ldr	r3, [r3, #12]
 812033e:	6858      	ldr	r0, [r3, #4]
 8120340:	f7f9 fef6 	bl	811a130 <lwip_htonl>
 8120344:	68f3      	ldr	r3, [r6, #12]
 8120346:	4604      	mov	r4, r0
 8120348:	6858      	ldr	r0, [r3, #4]
 812034a:	f7f9 fef1 	bl	811a130 <lwip_htonl>
 812034e:	1a24      	subs	r4, r4, r0
  while (*cur_seg &&
 8120350:	2c00      	cmp	r4, #0
 8120352:	dbf0      	blt.n	8120336 <tcp_rexmit+0x22>
  seg->next = *cur_seg;
 8120354:	682b      	ldr	r3, [r5, #0]
 8120356:	6033      	str	r3, [r6, #0]
  *cur_seg = seg;
 8120358:	602e      	str	r6, [r5, #0]
  if (seg->next == NULL) {
 812035a:	6833      	ldr	r3, [r6, #0]
 812035c:	b16b      	cbz	r3, 812037a <tcp_rexmit+0x66>
  if (pcb->nrtx < 0xFF) {
 812035e:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 8120362:	2bff      	cmp	r3, #255	; 0xff
 8120364:	d002      	beq.n	812036c <tcp_rexmit+0x58>
    ++pcb->nrtx;
 8120366:	3301      	adds	r3, #1
 8120368:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  pcb->rttest = 0;
 812036c:	2300      	movs	r3, #0
  return ERR_OK;
 812036e:	4618      	mov	r0, r3
  pcb->rttest = 0;
 8120370:	637b      	str	r3, [r7, #52]	; 0x34
}
 8120372:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return ERR_VAL;
 8120374:	f06f 0005 	mvn.w	r0, #5
}
 8120378:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    pcb->unsent_oversize = 0;
 812037a:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
 812037e:	e7ee      	b.n	812035e <tcp_rexmit+0x4a>
  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 8120380:	4b03      	ldr	r3, [pc, #12]	; (8120390 <tcp_rexmit+0x7c>)
 8120382:	f240 62c1 	movw	r2, #1729	; 0x6c1
 8120386:	4903      	ldr	r1, [pc, #12]	; (8120394 <tcp_rexmit+0x80>)
 8120388:	4803      	ldr	r0, [pc, #12]	; (8120398 <tcp_rexmit+0x84>)
 812038a:	f005 ffd3 	bl	8126334 <iprintf>
 812038e:	e7c5      	b.n	812031c <tcp_rexmit+0x8>
 8120390:	08145cd8 	.word	0x08145cd8
 8120394:	0814624c 	.word	0x0814624c
 8120398:	0812b014 	.word	0x0812b014

0812039c <tcp_rexmit_fast>:
{
 812039c:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 812039e:	4604      	mov	r4, r0
 81203a0:	b340      	cbz	r0, 81203f4 <tcp_rexmit_fast+0x58>
  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 81203a2:	6f23      	ldr	r3, [r4, #112]	; 0x70
 81203a4:	b113      	cbz	r3, 81203ac <tcp_rexmit_fast+0x10>
 81203a6:	8b63      	ldrh	r3, [r4, #26]
 81203a8:	075b      	lsls	r3, r3, #29
 81203aa:	d500      	bpl.n	81203ae <tcp_rexmit_fast+0x12>
}
 81203ac:	bd10      	pop	{r4, pc}
    if (tcp_rexmit(pcb) == ERR_OK) {
 81203ae:	4620      	mov	r0, r4
 81203b0:	f7ff ffb0 	bl	8120314 <tcp_rexmit>
 81203b4:	2800      	cmp	r0, #0
 81203b6:	d1f9      	bne.n	81203ac <tcp_rexmit_fast+0x10>
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 81203b8:	f8b4 1060 	ldrh.w	r1, [r4, #96]	; 0x60
 81203bc:	f8b4 3048 	ldrh.w	r3, [r4, #72]	; 0x48
      if (pcb->ssthresh < (2U * pcb->mss)) {
 81203c0:	8e62      	ldrh	r2, [r4, #50]	; 0x32
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 81203c2:	4299      	cmp	r1, r3
      if (pcb->ssthresh < (2U * pcb->mss)) {
 81203c4:	ea4f 0042 	mov.w	r0, r2, lsl #1
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 81203c8:	bf28      	it	cs
 81203ca:	4619      	movcs	r1, r3
 81203cc:	084b      	lsrs	r3, r1, #1
      if (pcb->ssthresh < (2U * pcb->mss)) {
 81203ce:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 81203d2:	f8a4 304a 	strh.w	r3, [r4, #74]	; 0x4a
      if (pcb->ssthresh < (2U * pcb->mss)) {
 81203d6:	d902      	bls.n	81203de <tcp_rexmit_fast+0x42>
        pcb->ssthresh = 2 * pcb->mss;
 81203d8:	b283      	uxth	r3, r0
 81203da:	f8a4 304a 	strh.w	r3, [r4, #74]	; 0x4a
      tcp_set_flags(pcb, TF_INFR);
 81203de:	8b61      	ldrh	r1, [r4, #26]
      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 81203e0:	4402      	add	r2, r0
      tcp_set_flags(pcb, TF_INFR);
 81203e2:	f041 0104 	orr.w	r1, r1, #4
      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 81203e6:	4413      	add	r3, r2
      pcb->rtime = 0;
 81203e8:	2200      	movs	r2, #0
      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 81203ea:	f8a4 3048 	strh.w	r3, [r4, #72]	; 0x48
      tcp_set_flags(pcb, TF_INFR);
 81203ee:	8361      	strh	r1, [r4, #26]
      pcb->rtime = 0;
 81203f0:	8622      	strh	r2, [r4, #48]	; 0x30
}
 81203f2:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 81203f4:	4b03      	ldr	r3, [pc, #12]	; (8120404 <tcp_rexmit_fast+0x68>)
 81203f6:	f240 62f9 	movw	r2, #1785	; 0x6f9
 81203fa:	4903      	ldr	r1, [pc, #12]	; (8120408 <tcp_rexmit_fast+0x6c>)
 81203fc:	4803      	ldr	r0, [pc, #12]	; (812040c <tcp_rexmit_fast+0x70>)
 81203fe:	f005 ff99 	bl	8126334 <iprintf>
 8120402:	e7ce      	b.n	81203a2 <tcp_rexmit_fast+0x6>
 8120404:	08145cd8 	.word	0x08145cd8
 8120408:	08146264 	.word	0x08146264
 812040c:	0812b014 	.word	0x0812b014

08120410 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 8120410:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8120414:	b084      	sub	sp, #16
 8120416:	4607      	mov	r7, r0
 8120418:	460e      	mov	r6, r1
 812041a:	4615      	mov	r5, r2
 812041c:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 8120420:	461c      	mov	r4, r3
{
 8120422:	f8bd 9034 	ldrh.w	r9, [sp, #52]	; 0x34
 8120426:	f8bd a038 	ldrh.w	sl, [sp, #56]	; 0x38
  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 812042a:	b1fb      	cbz	r3, 812046c <tcp_rst+0x5c>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 812042c:	f1b8 0f00 	cmp.w	r8, #0
 8120430:	d026      	beq.n	8120480 <tcp_rst+0x70>
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 8120432:	4630      	mov	r0, r6
 8120434:	f7f9 fe7c 	bl	811a130 <lwip_htonl>
 8120438:	2114      	movs	r1, #20
 812043a:	4602      	mov	r2, r0
 812043c:	4628      	mov	r0, r5
 812043e:	f246 0508 	movw	r5, #24584	; 0x6008
 8120442:	464b      	mov	r3, r9
 8120444:	f8cd a000 	str.w	sl, [sp]
 8120448:	e9cd 1501 	strd	r1, r5, [sp, #4]
 812044c:	2100      	movs	r1, #0
 812044e:	f7ff f971 	bl	811f734 <tcp_output_alloc_header_common.constprop.0>
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 8120452:	4601      	mov	r1, r0
 8120454:	b138      	cbz	r0, 8120466 <tcp_rst+0x56>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 8120456:	4643      	mov	r3, r8
 8120458:	4622      	mov	r2, r4
 812045a:	4638      	mov	r0, r7
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 812045c:	b004      	add	sp, #16
 812045e:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 8120462:	f7ff b9d5 	b.w	811f810 <tcp_output_control_segment>
}
 8120466:	b004      	add	sp, #16
 8120468:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 812046c:	4b08      	ldr	r3, [pc, #32]	; (8120490 <tcp_rst+0x80>)
 812046e:	f240 72c4 	movw	r2, #1988	; 0x7c4
 8120472:	4908      	ldr	r1, [pc, #32]	; (8120494 <tcp_rst+0x84>)
 8120474:	4808      	ldr	r0, [pc, #32]	; (8120498 <tcp_rst+0x88>)
 8120476:	f005 ff5d 	bl	8126334 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 812047a:	f1b8 0f00 	cmp.w	r8, #0
 812047e:	d1d8      	bne.n	8120432 <tcp_rst+0x22>
 8120480:	4b03      	ldr	r3, [pc, #12]	; (8120490 <tcp_rst+0x80>)
 8120482:	f240 72c5 	movw	r2, #1989	; 0x7c5
 8120486:	4905      	ldr	r1, [pc, #20]	; (812049c <tcp_rst+0x8c>)
 8120488:	4803      	ldr	r0, [pc, #12]	; (8120498 <tcp_rst+0x88>)
 812048a:	f005 ff53 	bl	8126334 <iprintf>
 812048e:	e7d0      	b.n	8120432 <tcp_rst+0x22>
 8120490:	08145cd8 	.word	0x08145cd8
 8120494:	08146284 	.word	0x08146284
 8120498:	0812b014 	.word	0x0812b014
 812049c:	081462a0 	.word	0x081462a0

081204a0 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 81204a0:	b510      	push	{r4, lr}
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
  u8_t num_sacks = 0;

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 81204a2:	4604      	mov	r4, r0
 81204a4:	b1c0      	cbz	r0, 81204d8 <tcp_send_empty_ack+0x38>
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 81204a6:	6d20      	ldr	r0, [r4, #80]	; 0x50
 81204a8:	f7f9 fe42 	bl	811a130 <lwip_htonl>
 81204ac:	2100      	movs	r1, #0
 81204ae:	4602      	mov	r2, r0
 81204b0:	4620      	mov	r0, r4
 81204b2:	f7ff f985 	bl	811f7c0 <tcp_output_alloc_header.constprop.0>
  if (p == NULL) {
 81204b6:	4601      	mov	r1, r0
 81204b8:	b1b0      	cbz	r0, 81204e8 <tcp_send_empty_ack+0x48>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 81204ba:	1d23      	adds	r3, r4, #4
 81204bc:	4622      	mov	r2, r4
 81204be:	4620      	mov	r0, r4
 81204c0:	f7ff f9a6 	bl	811f810 <tcp_output_control_segment>
  if (err != ERR_OK) {
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 81204c4:	8b63      	ldrh	r3, [r4, #26]
  if (err != ERR_OK) {
 81204c6:	b118      	cbz	r0, 81204d0 <tcp_send_empty_ack+0x30>
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 81204c8:	f043 0303 	orr.w	r3, r3, #3
 81204cc:	8363      	strh	r3, [r4, #26]
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
  }

  return err;
}
 81204ce:	bd10      	pop	{r4, pc}
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 81204d0:	f023 0303 	bic.w	r3, r3, #3
 81204d4:	8363      	strh	r3, [r4, #26]
}
 81204d6:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 81204d8:	4b07      	ldr	r3, [pc, #28]	; (81204f8 <tcp_send_empty_ack+0x58>)
 81204da:	f240 72ea 	movw	r2, #2026	; 0x7ea
 81204de:	4907      	ldr	r1, [pc, #28]	; (81204fc <tcp_send_empty_ack+0x5c>)
 81204e0:	4807      	ldr	r0, [pc, #28]	; (8120500 <tcp_send_empty_ack+0x60>)
 81204e2:	f005 ff27 	bl	8126334 <iprintf>
 81204e6:	e7de      	b.n	81204a6 <tcp_send_empty_ack+0x6>
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 81204e8:	8b63      	ldrh	r3, [r4, #26]
    return ERR_BUF;
 81204ea:	f06f 0001 	mvn.w	r0, #1
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 81204ee:	f043 0303 	orr.w	r3, r3, #3
 81204f2:	8363      	strh	r3, [r4, #26]
}
 81204f4:	bd10      	pop	{r4, pc}
 81204f6:	bf00      	nop
 81204f8:	08145cd8 	.word	0x08145cd8
 81204fc:	081462bc 	.word	0x081462bc
 8120500:	0812b014 	.word	0x0812b014

08120504 <tcp_output>:
{
 8120504:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 8120508:	4604      	mov	r4, r0
{
 812050a:	b085      	sub	sp, #20
  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 812050c:	2800      	cmp	r0, #0
 812050e:	f000 81bc 	beq.w	812088a <tcp_output+0x386>
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 8120512:	7d23      	ldrb	r3, [r4, #20]
 8120514:	2b01      	cmp	r3, #1
 8120516:	f000 8173 	beq.w	8120800 <tcp_output+0x2fc>
  if (tcp_input_pcb == pcb) {
 812051a:	4bb3      	ldr	r3, [pc, #716]	; (81207e8 <tcp_output+0x2e4>)
 812051c:	681b      	ldr	r3, [r3, #0]
 812051e:	42a3      	cmp	r3, r4
 8120520:	f000 817a 	beq.w	8120818 <tcp_output+0x314>
  seg = pcb->unsent;
 8120524:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
  if (seg == NULL) {
 8120526:	b345      	cbz	r5, 812057a <tcp_output+0x76>
  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 8120528:	7a20      	ldrb	r0, [r4, #8]
  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 812052a:	f104 0904 	add.w	r9, r4, #4
  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 812052e:	f8b4 7048 	ldrh.w	r7, [r4, #72]	; 0x48
 8120532:	f8b4 6060 	ldrh.w	r6, [r4, #96]	; 0x60
  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 8120536:	2800      	cmp	r0, #0
 8120538:	f040 81af 	bne.w	812089a <tcp_output+0x396>
    return ip_route(src, dst);
 812053c:	4648      	mov	r0, r9
 812053e:	f003 fa2b 	bl	8123998 <ip4_route>
 8120542:	4682      	mov	sl, r0
  if (netif == NULL) {
 8120544:	f1ba 0f00 	cmp.w	sl, #0
 8120548:	f000 81b9 	beq.w	81208be <tcp_output+0x3ba>
  if (ip_addr_isany(&pcb->local_ip)) {
 812054c:	6823      	ldr	r3, [r4, #0]
 812054e:	b913      	cbnz	r3, 8120556 <tcp_output+0x52>
    ip_addr_copy(pcb->local_ip, *local_ip);
 8120550:	f8da 3004 	ldr.w	r3, [sl, #4]
 8120554:	6023      	str	r3, [r4, #0]
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 8120556:	68eb      	ldr	r3, [r5, #12]
  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 8120558:	42b7      	cmp	r7, r6
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 812055a:	6858      	ldr	r0, [r3, #4]
  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 812055c:	bf28      	it	cs
 812055e:	4637      	movcs	r7, r6
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 8120560:	f7f9 fde6 	bl	811a130 <lwip_htonl>
 8120564:	892b      	ldrh	r3, [r5, #8]
 8120566:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8120568:	1a9b      	subs	r3, r3, r2
 812056a:	4418      	add	r0, r3
 812056c:	42b8      	cmp	r0, r7
 812056e:	d90f      	bls.n	8120590 <tcp_output+0x8c>
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 8120570:	f8b4 3060 	ldrh.w	r3, [r4, #96]	; 0x60
 8120574:	42bb      	cmp	r3, r7
 8120576:	f000 8159 	beq.w	812082c <tcp_output+0x328>
    if (pcb->flags & TF_ACK_NOW) {
 812057a:	8b62      	ldrh	r2, [r4, #26]
 812057c:	0791      	lsls	r1, r2, #30
 812057e:	f100 814f 	bmi.w	8120820 <tcp_output+0x31c>
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 8120582:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  return ERR_OK;
 8120586:	2000      	movs	r0, #0
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 8120588:	8362      	strh	r2, [r4, #26]
}
 812058a:	b005      	add	sp, #20
 812058c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  pcb->persist_backoff = 0;
 8120590:	2300      	movs	r3, #0
 8120592:	f884 3099 	strb.w	r3, [r4, #153]	; 0x99
  useg = pcb->unacked;
 8120596:	6f23      	ldr	r3, [r4, #112]	; 0x70
  if (useg != NULL) {
 8120598:	2b00      	cmp	r3, #0
 812059a:	f000 8157 	beq.w	812084c <tcp_output+0x348>
    for (; useg->next != NULL; useg = useg->next);
 812059e:	4698      	mov	r8, r3
 81205a0:	681b      	ldr	r3, [r3, #0]
 81205a2:	2b00      	cmp	r3, #0
 81205a4:	d1fb      	bne.n	812059e <tcp_output+0x9a>
    LWIP_ASSERT("RST not expected here!",
 81205a6:	464e      	mov	r6, r9
 81205a8:	e0b7      	b.n	812071a <tcp_output+0x216>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 81205aa:	68eb      	ldr	r3, [r5, #12]
 81205ac:	2010      	movs	r0, #16
 81205ae:	f8b3 900c 	ldrh.w	r9, [r3, #12]
 81205b2:	f7f9 fdb9 	bl	811a128 <lwip_htons>
 81205b6:	ea49 0000 	orr.w	r0, r9, r0
 81205ba:	f8d5 900c 	ldr.w	r9, [r5, #12]
 81205be:	f8a9 000c 	strh.w	r0, [r9, #12]
  if (seg->p->ref != 1) {
 81205c2:	686b      	ldr	r3, [r5, #4]
 81205c4:	7b9b      	ldrb	r3, [r3, #14]
 81205c6:	2b01      	cmp	r3, #1
 81205c8:	d160      	bne.n	812068c <tcp_output+0x188>
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 81205ca:	6a60      	ldr	r0, [r4, #36]	; 0x24
 81205cc:	f7f9 fdb0 	bl	811a130 <lwip_htonl>
 81205d0:	f8c9 0008 	str.w	r0, [r9, #8]
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 81205d4:	8d60      	ldrh	r0, [r4, #42]	; 0x2a
 81205d6:	f8d5 900c 	ldr.w	r9, [r5, #12]
 81205da:	f7f9 fda5 	bl	811a128 <lwip_htons>
  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 81205de:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 81205e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 81205e2:	f8a9 000e 	strh.w	r0, [r9, #14]
  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 81205e6:	4413      	add	r3, r2
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 81205e8:	f8d5 900c 	ldr.w	r9, [r5, #12]
  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 81205ec:	62e3      	str	r3, [r4, #44]	; 0x2c
  if (seg->flags & TF_SEG_OPTS_MSS) {
 81205ee:	7aab      	ldrb	r3, [r5, #10]
 81205f0:	07db      	lsls	r3, r3, #31
 81205f2:	f100 80d0 	bmi.w	8120796 <tcp_output+0x292>
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 81205f6:	f109 0b14 	add.w	fp, r9, #20
  if (pcb->rtime < 0) {
 81205fa:	f9b4 3030 	ldrsh.w	r3, [r4, #48]	; 0x30
 81205fe:	2b00      	cmp	r3, #0
 8120600:	da01      	bge.n	8120606 <tcp_output+0x102>
    pcb->rtime = 0;
 8120602:	2300      	movs	r3, #0
 8120604:	8623      	strh	r3, [r4, #48]	; 0x30
  if (pcb->rttest == 0) {
 8120606:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8120608:	2b00      	cmp	r3, #0
 812060a:	f000 80b9 	beq.w	8120780 <tcp_output+0x27c>
  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 812060e:	6868      	ldr	r0, [r5, #4]
  seg->tcphdr->chksum = 0;
 8120610:	f04f 0c00 	mov.w	ip, #0
  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 8120614:	6843      	ldr	r3, [r0, #4]
  seg->p->tot_len -= len;
 8120616:	8902      	ldrh	r2, [r0, #8]
  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 8120618:	eba9 0303 	sub.w	r3, r9, r3
  seg->p->len -= len;
 812061c:	8941      	ldrh	r1, [r0, #10]
  seg->p->payload = seg->tcphdr;
 812061e:	f8c0 9004 	str.w	r9, [r0, #4]
  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 8120622:	b29b      	uxth	r3, r3
  seg->p->tot_len -= len;
 8120624:	1ad2      	subs	r2, r2, r3
  seg->p->len -= len;
 8120626:	1acb      	subs	r3, r1, r3
  seg->p->tot_len -= len;
 8120628:	b292      	uxth	r2, r2
  seg->p->len -= len;
 812062a:	8143      	strh	r3, [r0, #10]
  seg->p->tot_len -= len;
 812062c:	8102      	strh	r2, [r0, #8]
  seg->tcphdr->chksum = 0;
 812062e:	f889 c010 	strb.w	ip, [r9, #16]
 8120632:	f889 c011 	strb.w	ip, [r9, #17]
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 8120636:	7aab      	ldrb	r3, [r5, #10]
 8120638:	009b      	lsls	r3, r3, #2
 812063a:	f003 0304 	and.w	r3, r3, #4
 812063e:	3314      	adds	r3, #20
 8120640:	444b      	add	r3, r9
 8120642:	459b      	cmp	fp, r3
 8120644:	d00a      	beq.n	812065c <tcp_output+0x158>
 8120646:	f240 621c 	movw	r2, #1564	; 0x61c
 812064a:	4b68      	ldr	r3, [pc, #416]	; (81207ec <tcp_output+0x2e8>)
 812064c:	4968      	ldr	r1, [pc, #416]	; (81207f0 <tcp_output+0x2ec>)
 812064e:	4869      	ldr	r0, [pc, #420]	; (81207f4 <tcp_output+0x2f0>)
 8120650:	f005 fe70 	bl	8126334 <iprintf>
    seg->tcphdr->chksum = ip_chksum_pseudo(seg->p, IP_PROTO_TCP,
 8120654:	6868      	ldr	r0, [r5, #4]
 8120656:	f8d5 900c 	ldr.w	r9, [r5, #12]
 812065a:	8902      	ldrh	r2, [r0, #8]
 812065c:	4623      	mov	r3, r4
 812065e:	2106      	movs	r1, #6
 8120660:	9600      	str	r6, [sp, #0]
 8120662:	f7fa faf5 	bl	811ac50 <ip_chksum_pseudo>
 8120666:	f8a9 0010 	strh.w	r0, [r9, #16]
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 812066a:	6868      	ldr	r0, [r5, #4]
 812066c:	4632      	mov	r2, r6
 812066e:	f8cd a008 	str.w	sl, [sp, #8]
 8120672:	4621      	mov	r1, r4
 8120674:	7aa3      	ldrb	r3, [r4, #10]
 8120676:	9300      	str	r3, [sp, #0]
 8120678:	2306      	movs	r3, #6
 812067a:	9301      	str	r3, [sp, #4]
 812067c:	7ae3      	ldrb	r3, [r4, #11]
 812067e:	f003 fb55 	bl	8123d2c <ip4_output_if>
    if (err != ERR_OK) {
 8120682:	2800      	cmp	r0, #0
 8120684:	f040 8116 	bne.w	81208b4 <tcp_output+0x3b0>
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8120688:	f8d5 900c 	ldr.w	r9, [r5, #12]
    pcb->unsent = seg->next;
 812068c:	682b      	ldr	r3, [r5, #0]
 812068e:	66e3      	str	r3, [r4, #108]	; 0x6c
    if (pcb->state != SYN_SENT) {
 8120690:	7d23      	ldrb	r3, [r4, #20]
 8120692:	2b02      	cmp	r3, #2
 8120694:	d003      	beq.n	812069e <tcp_output+0x19a>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8120696:	8b63      	ldrh	r3, [r4, #26]
 8120698:	f023 0303 	bic.w	r3, r3, #3
 812069c:	8363      	strh	r3, [r4, #26]
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 812069e:	f8d9 0004 	ldr.w	r0, [r9, #4]
 81206a2:	f7f9 fd45 	bl	811a130 <lwip_htonl>
 81206a6:	68eb      	ldr	r3, [r5, #12]
 81206a8:	4681      	mov	r9, r0
 81206aa:	f8b5 b008 	ldrh.w	fp, [r5, #8]
 81206ae:	8998      	ldrh	r0, [r3, #12]
 81206b0:	f7f9 fd3a 	bl	811a128 <lwip_htons>
 81206b4:	f010 0003 	ands.w	r0, r0, #3
 81206b8:	44d9      	add	r9, fp
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 81206ba:	6d23      	ldr	r3, [r4, #80]	; 0x50
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 81206bc:	bf18      	it	ne
 81206be:	2001      	movne	r0, #1
 81206c0:	4448      	add	r0, r9
    if (TCP_TCPLEN(seg) > 0) {
 81206c2:	f8b5 9008 	ldrh.w	r9, [r5, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 81206c6:	1a1b      	subs	r3, r3, r0
 81206c8:	2b00      	cmp	r3, #0
    if (TCP_TCPLEN(seg) > 0) {
 81206ca:	68eb      	ldr	r3, [r5, #12]
      pcb->snd_nxt = snd_nxt;
 81206cc:	bfb8      	it	lt
 81206ce:	6520      	strlt	r0, [r4, #80]	; 0x50
    if (TCP_TCPLEN(seg) > 0) {
 81206d0:	8998      	ldrh	r0, [r3, #12]
 81206d2:	f7f9 fd29 	bl	811a128 <lwip_htons>
 81206d6:	f010 0003 	ands.w	r0, r0, #3
 81206da:	bf18      	it	ne
 81206dc:	2001      	movne	r0, #1
 81206de:	eb10 0f09 	cmn.w	r0, r9
 81206e2:	d046      	beq.n	8120772 <tcp_output+0x26e>
      seg->next = NULL;
 81206e4:	2300      	movs	r3, #0
 81206e6:	602b      	str	r3, [r5, #0]
      if (pcb->unacked == NULL) {
 81206e8:	6f23      	ldr	r3, [r4, #112]	; 0x70
 81206ea:	2b00      	cmp	r3, #0
 81206ec:	d045      	beq.n	812077a <tcp_output+0x276>
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 81206ee:	68eb      	ldr	r3, [r5, #12]
 81206f0:	6858      	ldr	r0, [r3, #4]
 81206f2:	f7f9 fd1d 	bl	811a130 <lwip_htonl>
 81206f6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 81206fa:	4681      	mov	r9, r0
 81206fc:	6858      	ldr	r0, [r3, #4]
 81206fe:	f7f9 fd17 	bl	811a130 <lwip_htonl>
 8120702:	eba9 0000 	sub.w	r0, r9, r0
 8120706:	2800      	cmp	r0, #0
 8120708:	f2c0 80a2 	blt.w	8120850 <tcp_output+0x34c>
          useg->next = seg;
 812070c:	f8c8 5000 	str.w	r5, [r8]
 8120710:	46a8      	mov	r8, r5
    seg = pcb->unsent;
 8120712:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
  while (seg != NULL &&
 8120714:	2d00      	cmp	r5, #0
 8120716:	f000 80c4 	beq.w	81208a2 <tcp_output+0x39e>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 812071a:	68eb      	ldr	r3, [r5, #12]
 812071c:	6858      	ldr	r0, [r3, #4]
 812071e:	f7f9 fd07 	bl	811a130 <lwip_htonl>
 8120722:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8120724:	1ac0      	subs	r0, r0, r3
 8120726:	892b      	ldrh	r3, [r5, #8]
 8120728:	4418      	add	r0, r3
  while (seg != NULL &&
 812072a:	42b8      	cmp	r0, r7
 812072c:	f200 80bb 	bhi.w	81208a6 <tcp_output+0x3a2>
    LWIP_ASSERT("RST not expected here!",
 8120730:	68eb      	ldr	r3, [r5, #12]
 8120732:	8998      	ldrh	r0, [r3, #12]
 8120734:	f7f9 fcf8 	bl	811a128 <lwip_htons>
 8120738:	0742      	lsls	r2, r0, #29
 812073a:	d412      	bmi.n	8120762 <tcp_output+0x25e>
    if ((tcp_do_output_nagle(pcb) == 0) &&
 812073c:	6f23      	ldr	r3, [r4, #112]	; 0x70
 812073e:	b14b      	cbz	r3, 8120754 <tcp_output+0x250>
 8120740:	8b63      	ldrh	r3, [r4, #26]
 8120742:	f013 0f44 	tst.w	r3, #68	; 0x44
 8120746:	461a      	mov	r2, r3
 8120748:	d104      	bne.n	8120754 <tcp_output+0x250>
 812074a:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 812074c:	2900      	cmp	r1, #0
 812074e:	d038      	beq.n	81207c2 <tcp_output+0x2be>
 8120750:	6808      	ldr	r0, [r1, #0]
 8120752:	b388      	cbz	r0, 81207b8 <tcp_output+0x2b4>
    if (pcb->state != SYN_SENT) {
 8120754:	7d23      	ldrb	r3, [r4, #20]
 8120756:	2b02      	cmp	r3, #2
 8120758:	f47f af27 	bne.w	81205aa <tcp_output+0xa6>
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 812075c:	f8d5 900c 	ldr.w	r9, [r5, #12]
 8120760:	e72f      	b.n	81205c2 <tcp_output+0xbe>
    LWIP_ASSERT("RST not expected here!",
 8120762:	4b22      	ldr	r3, [pc, #136]	; (81207ec <tcp_output+0x2e8>)
 8120764:	f240 5236 	movw	r2, #1334	; 0x536
 8120768:	4923      	ldr	r1, [pc, #140]	; (81207f8 <tcp_output+0x2f4>)
 812076a:	4822      	ldr	r0, [pc, #136]	; (81207f4 <tcp_output+0x2f0>)
 812076c:	f005 fde2 	bl	8126334 <iprintf>
 8120770:	e7e4      	b.n	812073c <tcp_output+0x238>
      tcp_seg_free(seg);
 8120772:	4628      	mov	r0, r5
 8120774:	f7fc fa90 	bl	811cc98 <tcp_seg_free>
 8120778:	e7cb      	b.n	8120712 <tcp_output+0x20e>
        pcb->unacked = seg;
 812077a:	46a8      	mov	r8, r5
 812077c:	6725      	str	r5, [r4, #112]	; 0x70
        useg = seg;
 812077e:	e7c8      	b.n	8120712 <tcp_output+0x20e>
    pcb->rttest = tcp_ticks;
 8120780:	4b1e      	ldr	r3, [pc, #120]	; (81207fc <tcp_output+0x2f8>)
 8120782:	681b      	ldr	r3, [r3, #0]
 8120784:	6363      	str	r3, [r4, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 8120786:	f8d9 0004 	ldr.w	r0, [r9, #4]
 812078a:	f7f9 fcd1 	bl	811a130 <lwip_htonl>
  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 812078e:	f8d5 900c 	ldr.w	r9, [r5, #12]
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 8120792:	63a0      	str	r0, [r4, #56]	; 0x38
 8120794:	e73b      	b.n	812060e <tcp_output+0x10a>
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 8120796:	4632      	mov	r2, r6
 8120798:	4651      	mov	r1, sl
 812079a:	f44f 7006 	mov.w	r0, #536	; 0x218
    opts += 1;
 812079e:	f109 0b18 	add.w	fp, r9, #24
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 81207a2:	f7fd fa75 	bl	811dc90 <tcp_eff_send_mss_netif>
    *opts = TCP_BUILD_MSS_OPTION(mss);
 81207a6:	f040 7001 	orr.w	r0, r0, #33816576	; 0x2040000
 81207aa:	f7f9 fcc1 	bl	811a130 <lwip_htonl>
 81207ae:	f8c9 0014 	str.w	r0, [r9, #20]
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 81207b2:	f8d5 900c 	ldr.w	r9, [r5, #12]
 81207b6:	e720      	b.n	81205fa <tcp_output+0xf6>
    if ((tcp_do_output_nagle(pcb) == 0) &&
 81207b8:	f8b1 c008 	ldrh.w	ip, [r1, #8]
 81207bc:	8e60      	ldrh	r0, [r4, #50]	; 0x32
 81207be:	4584      	cmp	ip, r0
 81207c0:	d2c8      	bcs.n	8120754 <tcp_output+0x250>
 81207c2:	f8b4 0064 	ldrh.w	r0, [r4, #100]	; 0x64
 81207c6:	2800      	cmp	r0, #0
 81207c8:	d0c4      	beq.n	8120754 <tcp_output+0x250>
 81207ca:	f8b4 0066 	ldrh.w	r0, [r4, #102]	; 0x66
 81207ce:	2808      	cmp	r0, #8
 81207d0:	d8c0      	bhi.n	8120754 <tcp_output+0x250>
 81207d2:	f013 0fa0 	tst.w	r3, #160	; 0xa0
 81207d6:	d1bd      	bne.n	8120754 <tcp_output+0x250>
  if (pcb->unsent == NULL) {
 81207d8:	2900      	cmp	r1, #0
 81207da:	f47f aed2 	bne.w	8120582 <tcp_output+0x7e>
    pcb->unsent_oversize = 0;
 81207de:	2100      	movs	r1, #0
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 81207e0:	461a      	mov	r2, r3
    pcb->unsent_oversize = 0;
 81207e2:	f8a4 1068 	strh.w	r1, [r4, #104]	; 0x68
 81207e6:	e6cc      	b.n	8120582 <tcp_output+0x7e>
 81207e8:	2002e478 	.word	0x2002e478
 81207ec:	08145cd8 	.word	0x08145cd8
 81207f0:	08146334 	.word	0x08146334
 81207f4:	0812b014 	.word	0x0812b014
 81207f8:	0814631c 	.word	0x0814631c
 81207fc:	2002e444 	.word	0x2002e444
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 8120800:	4b30      	ldr	r3, [pc, #192]	; (81208c4 <tcp_output+0x3c0>)
 8120802:	f240 42e3 	movw	r2, #1251	; 0x4e3
 8120806:	4930      	ldr	r1, [pc, #192]	; (81208c8 <tcp_output+0x3c4>)
 8120808:	4830      	ldr	r0, [pc, #192]	; (81208cc <tcp_output+0x3c8>)
 812080a:	f005 fd93 	bl	8126334 <iprintf>
  if (tcp_input_pcb == pcb) {
 812080e:	4b30      	ldr	r3, [pc, #192]	; (81208d0 <tcp_output+0x3cc>)
 8120810:	681b      	ldr	r3, [r3, #0]
 8120812:	42a3      	cmp	r3, r4
 8120814:	f47f ae86 	bne.w	8120524 <tcp_output+0x20>
    return ERR_OK;
 8120818:	2000      	movs	r0, #0
}
 812081a:	b005      	add	sp, #20
 812081c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      return tcp_send_empty_ack(pcb);
 8120820:	4620      	mov	r0, r4
}
 8120822:	b005      	add	sp, #20
 8120824:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
      return tcp_send_empty_ack(pcb);
 8120828:	f7ff be3a 	b.w	81204a0 <tcp_send_empty_ack>
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 812082c:	6f23      	ldr	r3, [r4, #112]	; 0x70
 812082e:	2b00      	cmp	r3, #0
 8120830:	f47f aea3 	bne.w	812057a <tcp_output+0x76>
 8120834:	f894 3099 	ldrb.w	r3, [r4, #153]	; 0x99
 8120838:	2b00      	cmp	r3, #0
 812083a:	f47f ae9e 	bne.w	812057a <tcp_output+0x76>
      pcb->persist_cnt = 0;
 812083e:	f44f 7280 	mov.w	r2, #256	; 0x100
      pcb->persist_probe = 0;
 8120842:	f884 309a 	strb.w	r3, [r4, #154]	; 0x9a
      pcb->persist_cnt = 0;
 8120846:	f8a4 2098 	strh.w	r2, [r4, #152]	; 0x98
 812084a:	e696      	b.n	812057a <tcp_output+0x76>
 812084c:	4698      	mov	r8, r3
 812084e:	e6aa      	b.n	81205a6 <tcp_output+0xa2>
          while (*cur_seg &&
 8120850:	6f23      	ldr	r3, [r4, #112]	; 0x70
          struct tcp_seg **cur_seg = &(pcb->unacked);
 8120852:	f104 0b70 	add.w	fp, r4, #112	; 0x70
          while (*cur_seg &&
 8120856:	b92b      	cbnz	r3, 8120864 <tcp_output+0x360>
 8120858:	e013      	b.n	8120882 <tcp_output+0x37e>
            cur_seg = &((*cur_seg)->next );
 812085a:	f8db b000 	ldr.w	fp, [fp]
          while (*cur_seg &&
 812085e:	f8db 3000 	ldr.w	r3, [fp]
 8120862:	b173      	cbz	r3, 8120882 <tcp_output+0x37e>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8120864:	68db      	ldr	r3, [r3, #12]
 8120866:	6858      	ldr	r0, [r3, #4]
 8120868:	f7f9 fc62 	bl	811a130 <lwip_htonl>
 812086c:	68eb      	ldr	r3, [r5, #12]
 812086e:	4681      	mov	r9, r0
 8120870:	6858      	ldr	r0, [r3, #4]
 8120872:	f7f9 fc5d 	bl	811a130 <lwip_htonl>
 8120876:	eba9 0000 	sub.w	r0, r9, r0
          while (*cur_seg &&
 812087a:	2800      	cmp	r0, #0
 812087c:	dbed      	blt.n	812085a <tcp_output+0x356>
          seg->next = (*cur_seg);
 812087e:	f8db 3000 	ldr.w	r3, [fp]
 8120882:	602b      	str	r3, [r5, #0]
          (*cur_seg) = seg;
 8120884:	f8cb 5000 	str.w	r5, [fp]
 8120888:	e743      	b.n	8120712 <tcp_output+0x20e>
  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 812088a:	4b0e      	ldr	r3, [pc, #56]	; (81208c4 <tcp_output+0x3c0>)
 812088c:	f240 42e1 	movw	r2, #1249	; 0x4e1
 8120890:	4910      	ldr	r1, [pc, #64]	; (81208d4 <tcp_output+0x3d0>)
 8120892:	480e      	ldr	r0, [pc, #56]	; (81208cc <tcp_output+0x3c8>)
 8120894:	f005 fd4e 	bl	8126334 <iprintf>
 8120898:	e63b      	b.n	8120512 <tcp_output+0xe>
    return netif_get_by_index(pcb->netif_idx);
 812089a:	f7fb f95b 	bl	811bb54 <netif_get_by_index>
 812089e:	4682      	mov	sl, r0
 81208a0:	e650      	b.n	8120544 <tcp_output+0x40>
 81208a2:	8b63      	ldrh	r3, [r4, #26]
 81208a4:	e79b      	b.n	81207de <tcp_output+0x2da>
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 81208a6:	8b63      	ldrh	r3, [r4, #26]
  if (pcb->unsent == NULL) {
 81208a8:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 81208aa:	461a      	mov	r2, r3
  if (pcb->unsent == NULL) {
 81208ac:	2900      	cmp	r1, #0
 81208ae:	f47f ae68 	bne.w	8120582 <tcp_output+0x7e>
 81208b2:	e794      	b.n	81207de <tcp_output+0x2da>
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 81208b4:	8b63      	ldrh	r3, [r4, #26]
 81208b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 81208ba:	8363      	strh	r3, [r4, #26]
      return err;
 81208bc:	e665      	b.n	812058a <tcp_output+0x86>
    return ERR_RTE;
 81208be:	f06f 0003 	mvn.w	r0, #3
 81208c2:	e662      	b.n	812058a <tcp_output+0x86>
 81208c4:	08145cd8 	.word	0x08145cd8
 81208c8:	081462f4 	.word	0x081462f4
 81208cc:	0812b014 	.word	0x0812b014
 81208d0:	2002e478 	.word	0x2002e478
 81208d4:	081462dc 	.word	0x081462dc

081208d8 <tcp_rexmit_rto_commit>:
{
 81208d8:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 81208da:	4604      	mov	r4, r0
 81208dc:	b158      	cbz	r0, 81208f6 <tcp_rexmit_rto_commit+0x1e>
  if (pcb->nrtx < 0xFF) {
 81208de:	f894 3042 	ldrb.w	r3, [r4, #66]	; 0x42
 81208e2:	2bff      	cmp	r3, #255	; 0xff
 81208e4:	d002      	beq.n	81208ec <tcp_rexmit_rto_commit+0x14>
    ++pcb->nrtx;
 81208e6:	3301      	adds	r3, #1
 81208e8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  tcp_output(pcb);
 81208ec:	4620      	mov	r0, r4
}
 81208ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  tcp_output(pcb);
 81208f2:	f7ff be07 	b.w	8120504 <tcp_output>
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 81208f6:	4b04      	ldr	r3, [pc, #16]	; (8120908 <tcp_rexmit_rto_commit+0x30>)
 81208f8:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 81208fc:	4903      	ldr	r1, [pc, #12]	; (812090c <tcp_rexmit_rto_commit+0x34>)
 81208fe:	4804      	ldr	r0, [pc, #16]	; (8120910 <tcp_rexmit_rto_commit+0x38>)
 8120900:	f005 fd18 	bl	8126334 <iprintf>
 8120904:	e7eb      	b.n	81208de <tcp_rexmit_rto_commit+0x6>
 8120906:	bf00      	nop
 8120908:	08145cd8 	.word	0x08145cd8
 812090c:	08146348 	.word	0x08146348
 8120910:	0812b014 	.word	0x0812b014

08120914 <tcp_rexmit_rto>:
{
 8120914:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 8120916:	4604      	mov	r4, r0
 8120918:	b118      	cbz	r0, 8120922 <tcp_rexmit_rto+0xe>
  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 812091a:	f7ff fcb5 	bl	8120288 <tcp_rexmit_rto_prepare>
 812091e:	b198      	cbz	r0, 8120948 <tcp_rexmit_rto+0x34>
}
 8120920:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 8120922:	4b0f      	ldr	r3, [pc, #60]	; (8120960 <tcp_rexmit_rto+0x4c>)
 8120924:	f240 62ad 	movw	r2, #1709	; 0x6ad
 8120928:	490e      	ldr	r1, [pc, #56]	; (8120964 <tcp_rexmit_rto+0x50>)
 812092a:	480f      	ldr	r0, [pc, #60]	; (8120968 <tcp_rexmit_rto+0x54>)
 812092c:	f005 fd02 	bl	8126334 <iprintf>
  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 8120930:	4620      	mov	r0, r4
 8120932:	f7ff fca9 	bl	8120288 <tcp_rexmit_rto_prepare>
 8120936:	2800      	cmp	r0, #0
 8120938:	d1f2      	bne.n	8120920 <tcp_rexmit_rto+0xc>
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 812093a:	4b09      	ldr	r3, [pc, #36]	; (8120960 <tcp_rexmit_rto+0x4c>)
 812093c:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 8120940:	490a      	ldr	r1, [pc, #40]	; (812096c <tcp_rexmit_rto+0x58>)
 8120942:	4809      	ldr	r0, [pc, #36]	; (8120968 <tcp_rexmit_rto+0x54>)
 8120944:	f005 fcf6 	bl	8126334 <iprintf>
  if (pcb->nrtx < 0xFF) {
 8120948:	f894 3042 	ldrb.w	r3, [r4, #66]	; 0x42
 812094c:	2bff      	cmp	r3, #255	; 0xff
 812094e:	d002      	beq.n	8120956 <tcp_rexmit_rto+0x42>
    ++pcb->nrtx;
 8120950:	3301      	adds	r3, #1
 8120952:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  tcp_output(pcb);
 8120956:	4620      	mov	r0, r4
}
 8120958:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  tcp_output(pcb);
 812095c:	f7ff bdd2 	b.w	8120504 <tcp_output>
 8120960:	08145cd8 	.word	0x08145cd8
 8120964:	0814636c 	.word	0x0814636c
 8120968:	0812b014 	.word	0x0812b014
 812096c:	08146348 	.word	0x08146348

08120970 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 8120970:	b510      	push	{r4, lr}
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 8120972:	4604      	mov	r4, r0
 8120974:	b188      	cbz	r0, 812099a <tcp_keepalive+0x2a>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 8120976:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8120978:	3801      	subs	r0, #1
 812097a:	f7f9 fbd9 	bl	811a130 <lwip_htonl>
 812097e:	2100      	movs	r1, #0
 8120980:	4602      	mov	r2, r0
 8120982:	4620      	mov	r0, r4
 8120984:	f7fe ff1c 	bl	811f7c0 <tcp_output_alloc_header.constprop.0>
  if (p == NULL) {
 8120988:	4601      	mov	r1, r0
 812098a:	b170      	cbz	r0, 81209aa <tcp_keepalive+0x3a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 812098c:	1d23      	adds	r3, r4, #4
 812098e:	4622      	mov	r2, r4
 8120990:	4620      	mov	r0, r4

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
}
 8120992:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8120996:	f7fe bf3b 	b.w	811f810 <tcp_output_control_segment>
  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 812099a:	4b05      	ldr	r3, [pc, #20]	; (81209b0 <tcp_keepalive+0x40>)
 812099c:	f640 0224 	movw	r2, #2084	; 0x824
 81209a0:	4904      	ldr	r1, [pc, #16]	; (81209b4 <tcp_keepalive+0x44>)
 81209a2:	4805      	ldr	r0, [pc, #20]	; (81209b8 <tcp_keepalive+0x48>)
 81209a4:	f005 fcc6 	bl	8126334 <iprintf>
 81209a8:	e7e5      	b.n	8120976 <tcp_keepalive+0x6>
}
 81209aa:	f04f 30ff 	mov.w	r0, #4294967295
 81209ae:	bd10      	pop	{r4, pc}
 81209b0:	08145cd8 	.word	0x08145cd8
 81209b4:	08146388 	.word	0x08146388
 81209b8:	0812b014 	.word	0x0812b014

081209bc <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 81209bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 81209c0:	4604      	mov	r4, r0
 81209c2:	2800      	cmp	r0, #0
 81209c4:	d051      	beq.n	8120a6a <tcp_zero_window_probe+0xae>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 81209c6:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
  if (seg == NULL) {
 81209c8:	2d00      	cmp	r5, #0
 81209ca:	d04b      	beq.n	8120a64 <tcp_zero_window_probe+0xa8>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 81209cc:	f894 309a 	ldrb.w	r3, [r4, #154]	; 0x9a
 81209d0:	2bff      	cmp	r3, #255	; 0xff
 81209d2:	d002      	beq.n	81209da <tcp_zero_window_probe+0x1e>
    ++pcb->persist_probe;
 81209d4:	3301      	adds	r3, #1
 81209d6:	f884 309a 	strb.w	r3, [r4, #154]	; 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 81209da:	68eb      	ldr	r3, [r5, #12]
 81209dc:	8998      	ldrh	r0, [r3, #12]
 81209de:	f7f9 fba3 	bl	811a128 <lwip_htons>
 81209e2:	07c3      	lsls	r3, r0, #31
 81209e4:	d527      	bpl.n	8120a36 <tcp_zero_window_probe+0x7a>
 81209e6:	8929      	ldrh	r1, [r5, #8]
 81209e8:	bb29      	cbnz	r1, 8120a36 <tcp_zero_window_probe+0x7a>
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 81209ea:	68eb      	ldr	r3, [r5, #12]
 81209ec:	4620      	mov	r0, r4
 81209ee:	685a      	ldr	r2, [r3, #4]
 81209f0:	f7fe fee6 	bl	811f7c0 <tcp_output_alloc_header.constprop.0>
  if (p == NULL) {
 81209f4:	4606      	mov	r6, r0
 81209f6:	b388      	cbz	r0, 8120a5c <tcp_zero_window_probe+0xa0>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 81209f8:	f8d6 8004 	ldr.w	r8, [r6, #4]

  if (is_fin) {
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 81209fc:	2011      	movs	r0, #17
 81209fe:	f9b8 700c 	ldrsh.w	r7, [r8, #12]
 8120a02:	f7f9 fb91 	bl	811a128 <lwip_htons>
 8120a06:	f427 577c 	bic.w	r7, r7, #16128	; 0x3f00
 8120a0a:	4338      	orrs	r0, r7
 8120a0c:	f8a8 000c 	strh.w	r0, [r8, #12]
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 8120a10:	68eb      	ldr	r3, [r5, #12]
 8120a12:	6858      	ldr	r0, [r3, #4]
 8120a14:	f7f9 fb8c 	bl	811a130 <lwip_htonl>
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8120a18:	6d23      	ldr	r3, [r4, #80]	; 0x50
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 8120a1a:	3001      	adds	r0, #1
    pcb->snd_nxt = snd_nxt;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8120a1c:	4622      	mov	r2, r4
 8120a1e:	4631      	mov	r1, r6
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8120a20:	1a1b      	subs	r3, r3, r0
 8120a22:	2b00      	cmp	r3, #0
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8120a24:	f104 0304 	add.w	r3, r4, #4
    pcb->snd_nxt = snd_nxt;
 8120a28:	bfb8      	it	lt
 8120a2a:	6520      	strlt	r0, [r4, #80]	; 0x50
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8120a2c:	4620      	mov	r0, r4

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
}
 8120a2e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8120a32:	f7fe beed 	b.w	811f810 <tcp_output_control_segment>
  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 8120a36:	68eb      	ldr	r3, [r5, #12]
 8120a38:	2101      	movs	r1, #1
 8120a3a:	4620      	mov	r0, r4
 8120a3c:	685a      	ldr	r2, [r3, #4]
 8120a3e:	f7fe febf 	bl	811f7c0 <tcp_output_alloc_header.constprop.0>
  if (p == NULL) {
 8120a42:	4606      	mov	r6, r0
 8120a44:	b150      	cbz	r0, 8120a5c <tcp_zero_window_probe+0xa0>
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 8120a46:	6868      	ldr	r0, [r5, #4]
 8120a48:	892a      	ldrh	r2, [r5, #8]
 8120a4a:	8903      	ldrh	r3, [r0, #8]
    char *d = ((char *)p->payload + TCP_HLEN);
 8120a4c:	6871      	ldr	r1, [r6, #4]
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 8120a4e:	1a9b      	subs	r3, r3, r2
 8120a50:	2201      	movs	r2, #1
 8120a52:	3114      	adds	r1, #20
 8120a54:	b29b      	uxth	r3, r3
 8120a56:	f7fb fc47 	bl	811c2e8 <pbuf_copy_partial>
 8120a5a:	e7d9      	b.n	8120a10 <tcp_zero_window_probe+0x54>
    return ERR_MEM;
 8120a5c:	f04f 30ff 	mov.w	r0, #4294967295
}
 8120a60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return ERR_OK;
 8120a64:	4628      	mov	r0, r5
}
 8120a66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 8120a6a:	4b04      	ldr	r3, [pc, #16]	; (8120a7c <tcp_zero_window_probe+0xc0>)
 8120a6c:	f640 024f 	movw	r2, #2127	; 0x84f
 8120a70:	4903      	ldr	r1, [pc, #12]	; (8120a80 <tcp_zero_window_probe+0xc4>)
 8120a72:	4804      	ldr	r0, [pc, #16]	; (8120a84 <tcp_zero_window_probe+0xc8>)
 8120a74:	f005 fc5e 	bl	8126334 <iprintf>
 8120a78:	e7a5      	b.n	81209c6 <tcp_zero_window_probe+0xa>
 8120a7a:	bf00      	nop
 8120a7c:	08145cd8 	.word	0x08145cd8
 8120a80:	081463a4 	.word	0x081463a4
 8120a84:	0812b014 	.word	0x0812b014

08120a88 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 8120a88:	4613      	mov	r3, r2
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8120a8a:	22bc      	movs	r2, #188	; 0xbc
{
 8120a8c:	b570      	push	{r4, r5, r6, lr}
 8120a8e:	460e      	mov	r6, r1
 8120a90:	4604      	mov	r4, r0
  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8120a92:	4910      	ldr	r1, [pc, #64]	; (8120ad4 <sys_timeout_abs+0x4c>)
 8120a94:	200c      	movs	r0, #12
{
 8120a96:	461d      	mov	r5, r3
  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8120a98:	f7fa fe34 	bl	811b704 <memp_malloc_fn>
  if (timeout == NULL) {
 8120a9c:	b190      	cbz	r0, 8120ac4 <sys_timeout_abs+0x3c>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
    return;
  }

  timeout->next = NULL;
 8120a9e:	2300      	movs	r3, #0
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 8120aa0:	490d      	ldr	r1, [pc, #52]	; (8120ad8 <sys_timeout_abs+0x50>)
  timeout->h = handler;
 8120aa2:	6086      	str	r6, [r0, #8]
  timeout->arg = arg;
 8120aa4:	60c5      	str	r5, [r0, #12]
  timeout->time = abs_time;
 8120aa6:	e9c0 3400 	strd	r3, r4, [r0]
  if (next_timeout == NULL) {
 8120aaa:	680b      	ldr	r3, [r1, #0]
 8120aac:	b91b      	cbnz	r3, 8120ab6 <sys_timeout_abs+0x2e>
 8120aae:	e007      	b.n	8120ac0 <sys_timeout_abs+0x38>
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
    timeout->next = next_timeout;
    next_timeout = timeout;
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 8120ab0:	4619      	mov	r1, r3
 8120ab2:	681b      	ldr	r3, [r3, #0]
 8120ab4:	b11b      	cbz	r3, 8120abe <sys_timeout_abs+0x36>
 8120ab6:	685a      	ldr	r2, [r3, #4]
 8120ab8:	1aa2      	subs	r2, r4, r2
 8120aba:	2a00      	cmp	r2, #0
 8120abc:	daf8      	bge.n	8120ab0 <sys_timeout_abs+0x28>
        timeout->next = t->next;
 8120abe:	6003      	str	r3, [r0, #0]
        t->next = timeout;
 8120ac0:	6008      	str	r0, [r1, #0]
        break;
      }
    }
  }
}
 8120ac2:	bd70      	pop	{r4, r5, r6, pc}
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 8120ac4:	4b03      	ldr	r3, [pc, #12]	; (8120ad4 <sys_timeout_abs+0x4c>)
 8120ac6:	22be      	movs	r2, #190	; 0xbe
 8120ac8:	4904      	ldr	r1, [pc, #16]	; (8120adc <sys_timeout_abs+0x54>)
 8120aca:	4805      	ldr	r0, [pc, #20]	; (8120ae0 <sys_timeout_abs+0x58>)
}
 8120acc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 8120ad0:	f005 bc30 	b.w	8126334 <iprintf>
 8120ad4:	081463c8 	.word	0x081463c8
 8120ad8:	2002e494 	.word	0x2002e494
 8120adc:	081463fc 	.word	0x081463fc
 8120ae0:	0812b014 	.word	0x0812b014

08120ae4 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 8120ae4:	b538      	push	{r3, r4, r5, lr}
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 8120ae6:	6843      	ldr	r3, [r0, #4]
{
 8120ae8:	4604      	mov	r4, r0
  cyclic->handler();
 8120aea:	4798      	blx	r3

  now = sys_now();
 8120aec:	f7f4 fd72 	bl	81155d4 <sys_now>
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 8120af0:	4b09      	ldr	r3, [pc, #36]	; (8120b18 <lwip_cyclic_timer+0x34>)
 8120af2:	6825      	ldr	r5, [r4, #0]
 8120af4:	681b      	ldr	r3, [r3, #0]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 8120af6:	4909      	ldr	r1, [pc, #36]	; (8120b1c <lwip_cyclic_timer+0x38>)
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 8120af8:	442b      	add	r3, r5
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 8120afa:	1a1a      	subs	r2, r3, r0
 8120afc:	2a00      	cmp	r2, #0
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 8120afe:	4622      	mov	r2, r4
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 8120b00:	da04      	bge.n	8120b0c <lwip_cyclic_timer+0x28>
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 8120b02:	4428      	add	r0, r5
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 8120b04:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 8120b08:	f7ff bfbe 	b.w	8120a88 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 8120b0c:	4618      	mov	r0, r3
}
 8120b0e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 8120b12:	f7ff bfb9 	b.w	8120a88 <sys_timeout_abs>
 8120b16:	bf00      	nop
 8120b18:	2002e490 	.word	0x2002e490
 8120b1c:	08120ae5 	.word	0x08120ae5

08120b20 <tcpip_tcp_timer>:
{
 8120b20:	b508      	push	{r3, lr}
  tcp_tmr();
 8120b22:	f7fd f887 	bl	811dc34 <tcp_tmr>
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 8120b26:	4b09      	ldr	r3, [pc, #36]	; (8120b4c <tcpip_tcp_timer+0x2c>)
 8120b28:	681b      	ldr	r3, [r3, #0]
 8120b2a:	b143      	cbz	r3, 8120b3e <tcpip_tcp_timer+0x1e>

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 8120b2c:	f7f4 fd52 	bl	81155d4 <sys_now>

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 8120b30:	2200      	movs	r2, #0
 8120b32:	4907      	ldr	r1, [pc, #28]	; (8120b50 <tcpip_tcp_timer+0x30>)
 8120b34:	30fa      	adds	r0, #250	; 0xfa
}
 8120b36:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  sys_timeout_abs(next_timeout_time, handler, arg);
 8120b3a:	f7ff bfa5 	b.w	8120a88 <sys_timeout_abs>
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 8120b3e:	4b05      	ldr	r3, [pc, #20]	; (8120b54 <tcpip_tcp_timer+0x34>)
 8120b40:	681b      	ldr	r3, [r3, #0]
 8120b42:	2b00      	cmp	r3, #0
 8120b44:	d1f2      	bne.n	8120b2c <tcpip_tcp_timer+0xc>
    tcpip_tcp_timer_active = 0;
 8120b46:	4a04      	ldr	r2, [pc, #16]	; (8120b58 <tcpip_tcp_timer+0x38>)
 8120b48:	6013      	str	r3, [r2, #0]
}
 8120b4a:	bd08      	pop	{r3, pc}
 8120b4c:	2002e434 	.word	0x2002e434
 8120b50:	08120b21 	.word	0x08120b21
 8120b54:	2002e44c 	.word	0x2002e44c
 8120b58:	2002e498 	.word	0x2002e498

08120b5c <tcp_timer_needed>:
{
 8120b5c:	b508      	push	{r3, lr}
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 8120b5e:	4b0b      	ldr	r3, [pc, #44]	; (8120b8c <tcp_timer_needed+0x30>)
 8120b60:	681a      	ldr	r2, [r3, #0]
 8120b62:	b98a      	cbnz	r2, 8120b88 <tcp_timer_needed+0x2c>
 8120b64:	4a0a      	ldr	r2, [pc, #40]	; (8120b90 <tcp_timer_needed+0x34>)
 8120b66:	6812      	ldr	r2, [r2, #0]
 8120b68:	b152      	cbz	r2, 8120b80 <tcp_timer_needed+0x24>
    tcpip_tcp_timer_active = 1;
 8120b6a:	2201      	movs	r2, #1
 8120b6c:	601a      	str	r2, [r3, #0]
  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 8120b6e:	f7f4 fd31 	bl	81155d4 <sys_now>
  sys_timeout_abs(next_timeout_time, handler, arg);
 8120b72:	2200      	movs	r2, #0
 8120b74:	4907      	ldr	r1, [pc, #28]	; (8120b94 <tcp_timer_needed+0x38>)
 8120b76:	30fa      	adds	r0, #250	; 0xfa
}
 8120b78:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  sys_timeout_abs(next_timeout_time, handler, arg);
 8120b7c:	f7ff bf84 	b.w	8120a88 <sys_timeout_abs>
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 8120b80:	4a05      	ldr	r2, [pc, #20]	; (8120b98 <tcp_timer_needed+0x3c>)
 8120b82:	6812      	ldr	r2, [r2, #0]
 8120b84:	2a00      	cmp	r2, #0
 8120b86:	d1f0      	bne.n	8120b6a <tcp_timer_needed+0xe>
}
 8120b88:	bd08      	pop	{r3, pc}
 8120b8a:	bf00      	nop
 8120b8c:	2002e498 	.word	0x2002e498
 8120b90:	2002e434 	.word	0x2002e434
 8120b94:	08120b21 	.word	0x08120b21
 8120b98:	2002e44c 	.word	0x2002e44c

08120b9c <sys_timeouts_init>:
{
 8120b9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8120ba0:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 8120ba4:	4c11      	ldr	r4, [pc, #68]	; (8120bec <sys_timeouts_init+0x50>)
  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 8120ba6:	f8df 9050 	ldr.w	r9, [pc, #80]	; 8120bf8 <sys_timeouts_init+0x5c>
 8120baa:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
 8120bae:	f8df 804c 	ldr.w	r8, [pc, #76]	; 8120bfc <sys_timeouts_init+0x60>
 8120bb2:	f104 0620 	add.w	r6, r4, #32
 8120bb6:	4f0e      	ldr	r7, [pc, #56]	; (8120bf0 <sys_timeouts_init+0x54>)
 8120bb8:	d20d      	bcs.n	8120bd6 <sys_timeouts_init+0x3a>
  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 8120bba:	f7f4 fd0b 	bl	81155d4 <sys_now>
  sys_timeout_abs(next_timeout_time, handler, arg);
 8120bbe:	4622      	mov	r2, r4
 8120bc0:	490c      	ldr	r1, [pc, #48]	; (8120bf4 <sys_timeouts_init+0x58>)
 8120bc2:	4428      	add	r0, r5
 8120bc4:	f7ff ff60 	bl	8120a88 <sys_timeout_abs>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8120bc8:	42b4      	cmp	r4, r6
 8120bca:	d00c      	beq.n	8120be6 <sys_timeouts_init+0x4a>
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 8120bcc:	f854 5f08 	ldr.w	r5, [r4, #8]!
  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 8120bd0:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
 8120bd4:	d3f1      	bcc.n	8120bba <sys_timeouts_init+0x1e>
 8120bd6:	464b      	mov	r3, r9
 8120bd8:	4641      	mov	r1, r8
 8120bda:	f240 1229 	movw	r2, #297	; 0x129
 8120bde:	4638      	mov	r0, r7
 8120be0:	f005 fba8 	bl	8126334 <iprintf>
 8120be4:	e7e9      	b.n	8120bba <sys_timeouts_init+0x1e>
}
 8120be6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8120bea:	bf00      	nop
 8120bec:	0814647c 	.word	0x0814647c
 8120bf0:	0812b014 	.word	0x0812b014
 8120bf4:	08120ae5 	.word	0x08120ae5
 8120bf8:	081463c8 	.word	0x081463c8
 8120bfc:	0814643c 	.word	0x0814643c

08120c00 <sys_timeout>:
  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 8120c00:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
{
 8120c04:	b570      	push	{r4, r5, r6, lr}
 8120c06:	4604      	mov	r4, r0
 8120c08:	460d      	mov	r5, r1
 8120c0a:	4616      	mov	r6, r2
  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 8120c0c:	d208      	bcs.n	8120c20 <sys_timeout+0x20>
  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 8120c0e:	f7f4 fce1 	bl	81155d4 <sys_now>
  sys_timeout_abs(next_timeout_time, handler, arg);
 8120c12:	4632      	mov	r2, r6
 8120c14:	4629      	mov	r1, r5
 8120c16:	4420      	add	r0, r4
#endif
}
 8120c18:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  sys_timeout_abs(next_timeout_time, handler, arg);
 8120c1c:	f7ff bf34 	b.w	8120a88 <sys_timeout_abs>
  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 8120c20:	4b03      	ldr	r3, [pc, #12]	; (8120c30 <sys_timeout+0x30>)
 8120c22:	f240 1229 	movw	r2, #297	; 0x129
 8120c26:	4903      	ldr	r1, [pc, #12]	; (8120c34 <sys_timeout+0x34>)
 8120c28:	4803      	ldr	r0, [pc, #12]	; (8120c38 <sys_timeout+0x38>)
 8120c2a:	f005 fb83 	bl	8126334 <iprintf>
 8120c2e:	e7ee      	b.n	8120c0e <sys_timeout+0xe>
 8120c30:	081463c8 	.word	0x081463c8
 8120c34:	0814643c 	.word	0x0814643c
 8120c38:	0812b014 	.word	0x0812b014

08120c3c <sys_untimeout>:
 * @param handler callback function that would be called by the timeout
 * @param arg callback argument that would be passed to handler
*/
void
sys_untimeout(sys_timeout_handler handler, void *arg)
{
 8120c3c:	b430      	push	{r4, r5}
  struct sys_timeo *prev_t, *t;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 8120c3e:	4d0d      	ldr	r5, [pc, #52]	; (8120c74 <sys_untimeout+0x38>)
 8120c40:	682b      	ldr	r3, [r5, #0]
 8120c42:	b19b      	cbz	r3, 8120c6c <sys_untimeout+0x30>
    return;
  }

  for (t = next_timeout, prev_t = NULL; t != NULL; prev_t = t, t = t->next) {
 8120c44:	2400      	movs	r4, #0
 8120c46:	e003      	b.n	8120c50 <sys_untimeout+0x14>
 8120c48:	681a      	ldr	r2, [r3, #0]
 8120c4a:	461c      	mov	r4, r3
 8120c4c:	4613      	mov	r3, r2
 8120c4e:	b16a      	cbz	r2, 8120c6c <sys_untimeout+0x30>
    if ((t->h == handler) && (t->arg == arg)) {
 8120c50:	689a      	ldr	r2, [r3, #8]
 8120c52:	4282      	cmp	r2, r0
 8120c54:	d1f8      	bne.n	8120c48 <sys_untimeout+0xc>
 8120c56:	68da      	ldr	r2, [r3, #12]
 8120c58:	428a      	cmp	r2, r1
 8120c5a:	d1f5      	bne.n	8120c48 <sys_untimeout+0xc>
      /* We have a match */
      /* Unlink from previous in list */
      if (prev_t == NULL) {
        next_timeout = t->next;
 8120c5c:	681a      	ldr	r2, [r3, #0]
      if (prev_t == NULL) {
 8120c5e:	b13c      	cbz	r4, 8120c70 <sys_untimeout+0x34>
      } else {
        prev_t->next = t->next;
 8120c60:	6022      	str	r2, [r4, #0]
      }
      memp_free(MEMP_SYS_TIMEOUT, t);
 8120c62:	4619      	mov	r1, r3
 8120c64:	200c      	movs	r0, #12
      return;
    }
  }
  return;
}
 8120c66:	bc30      	pop	{r4, r5}
      memp_free(MEMP_SYS_TIMEOUT, t);
 8120c68:	f7fa bd82 	b.w	811b770 <memp_free>
}
 8120c6c:	bc30      	pop	{r4, r5}
 8120c6e:	4770      	bx	lr
        next_timeout = t->next;
 8120c70:	602a      	str	r2, [r5, #0]
 8120c72:	e7f6      	b.n	8120c62 <sys_untimeout+0x26>
 8120c74:	2002e494 	.word	0x2002e494

08120c78 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 8120c78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 8120c7c:	f7f4 fcaa 	bl	81155d4 <sys_now>
 8120c80:	4c0f      	ldr	r4, [pc, #60]	; (8120cc0 <sys_check_timeouts+0x48>)

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
    handler = tmptimeout->h;
    arg = tmptimeout->arg;
    current_timeout_due_time = tmptimeout->time;
 8120c82:	f8df 8040 	ldr.w	r8, [pc, #64]	; 8120cc4 <sys_check_timeouts+0x4c>
  now = sys_now();
 8120c86:	4607      	mov	r7, r0
 8120c88:	e00f      	b.n	8120caa <sys_check_timeouts+0x32>
    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 8120c8a:	685a      	ldr	r2, [r3, #4]
 8120c8c:	eba7 0c02 	sub.w	ip, r7, r2
 8120c90:	f1bc 0f00 	cmp.w	ip, #0
 8120c94:	db0e      	blt.n	8120cb4 <sys_check_timeouts+0x3c>
    handler = tmptimeout->h;
 8120c96:	689d      	ldr	r5, [r3, #8]
    next_timeout = tmptimeout->next;
 8120c98:	681e      	ldr	r6, [r3, #0]
    arg = tmptimeout->arg;
 8120c9a:	f8d3 900c 	ldr.w	r9, [r3, #12]
    current_timeout_due_time = tmptimeout->time;
 8120c9e:	f8c8 2000 	str.w	r2, [r8]
    next_timeout = tmptimeout->next;
 8120ca2:	6026      	str	r6, [r4, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 8120ca4:	f7fa fd64 	bl	811b770 <memp_free>
    if (handler != NULL) {
 8120ca8:	b935      	cbnz	r5, 8120cb8 <sys_check_timeouts+0x40>
    tmptimeout = next_timeout;
 8120caa:	6823      	ldr	r3, [r4, #0]
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 8120cac:	200c      	movs	r0, #12
 8120cae:	4619      	mov	r1, r3
    if (tmptimeout == NULL) {
 8120cb0:	2b00      	cmp	r3, #0
 8120cb2:	d1ea      	bne.n	8120c8a <sys_check_timeouts+0x12>
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 8120cb4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      handler(arg);
 8120cb8:	4648      	mov	r0, r9
 8120cba:	47a8      	blx	r5
 8120cbc:	e7f5      	b.n	8120caa <sys_check_timeouts+0x32>
 8120cbe:	bf00      	nop
 8120cc0:	2002e494 	.word	0x2002e494
 8120cc4:	2002e490 	.word	0x2002e490

08120cc8 <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 8120cc8:	b510      	push	{r4, lr}
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 8120cca:	4c07      	ldr	r4, [pc, #28]	; (8120ce8 <sys_timeouts_sleeptime+0x20>)
 8120ccc:	6823      	ldr	r3, [r4, #0]
 8120cce:	b13b      	cbz	r3, 8120ce0 <sys_timeouts_sleeptime+0x18>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
  }
  now = sys_now();
 8120cd0:	f7f4 fc80 	bl	81155d4 <sys_now>
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 8120cd4:	6823      	ldr	r3, [r4, #0]
 8120cd6:	685b      	ldr	r3, [r3, #4]
    return 0;
 8120cd8:	1a18      	subs	r0, r3, r0
 8120cda:	bf48      	it	mi
 8120cdc:	2000      	movmi	r0, #0
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
    return ret;
  }
}
 8120cde:	bd10      	pop	{r4, pc}
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 8120ce0:	f04f 30ff 	mov.w	r0, #4294967295
}
 8120ce4:	bd10      	pop	{r4, pc}
 8120ce6:	bf00      	nop
 8120ce8:	2002e494 	.word	0x2002e494

08120cec <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 8120cec:	b508      	push	{r3, lr}
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8120cee:	f005 fbc5 	bl	812647c <rand>
 8120cf2:	4b02      	ldr	r3, [pc, #8]	; (8120cfc <udp_init+0x10>)
 8120cf4:	4a02      	ldr	r2, [pc, #8]	; (8120d00 <udp_init+0x14>)
 8120cf6:	4303      	orrs	r3, r0
 8120cf8:	8013      	strh	r3, [r2, #0]
#endif /* LWIP_RAND */
}
 8120cfa:	bd08      	pop	{r3, pc}
 8120cfc:	ffffc000 	.word	0xffffc000
 8120d00:	2000042e 	.word	0x2000042e

08120d04 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 8120d04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 8120d08:	4680      	mov	r8, r0
{
 8120d0a:	b085      	sub	sp, #20
 8120d0c:	460f      	mov	r7, r1
  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 8120d0e:	2800      	cmp	r0, #0
 8120d10:	f000 80af 	beq.w	8120e72 <udp_input+0x16e>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 8120d14:	2f00      	cmp	r7, #0
 8120d16:	f000 80b5 	beq.w	8120e84 <udp_input+0x180>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 8120d1a:	f8b8 300a 	ldrh.w	r3, [r8, #10]
 8120d1e:	2b07      	cmp	r3, #7
 8120d20:	f240 8091 	bls.w	8120e46 <udp_input+0x142>
  }

  udphdr = (struct udp_hdr *)p->payload;

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 8120d24:	f8df 91d4 	ldr.w	r9, [pc, #468]	; 8120efc <udp_input+0x1f8>
  udphdr = (struct udp_hdr *)p->payload;
 8120d28:	f8d8 4004 	ldr.w	r4, [r8, #4]
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 8120d2c:	f8d9 1000 	ldr.w	r1, [r9]
 8120d30:	f8d9 0014 	ldr.w	r0, [r9, #20]
 8120d34:	f003 f80c 	bl	8123d50 <ip4_addr_isbroadcast_u32>
 8120d38:	4682      	mov	sl, r0

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 8120d3a:	8820      	ldrh	r0, [r4, #0]
 8120d3c:	f7f9 f9f4 	bl	811a128 <lwip_htons>
 8120d40:	4603      	mov	r3, r0
  dest = lwip_ntohs(udphdr->dest);
 8120d42:	8860      	ldrh	r0, [r4, #2]
  src = lwip_ntohs(udphdr->src);
 8120d44:	9303      	str	r3, [sp, #12]
  dest = lwip_ntohs(udphdr->dest);
 8120d46:	f7f9 f9ef 	bl	811a128 <lwip_htons>
  uncon_pcb = NULL;
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8120d4a:	4b64      	ldr	r3, [pc, #400]	; (8120edc <udp_input+0x1d8>)
  dest = lwip_ntohs(udphdr->dest);
 8120d4c:	4605      	mov	r5, r0
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8120d4e:	681c      	ldr	r4, [r3, #0]
 8120d50:	2c00      	cmp	r4, #0
 8120d52:	d064      	beq.n	8120e1e <udp_input+0x11a>
  uncon_pcb = NULL;
 8120d54:	f04f 0b00 	mov.w	fp, #0
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 8120d58:	f8df c190 	ldr.w	ip, [pc, #400]	; 8120eec <udp_input+0x1e8>
 8120d5c:	4960      	ldr	r1, [pc, #384]	; (8120ee0 <udp_input+0x1dc>)
  prev = NULL;
 8120d5e:	465e      	mov	r6, fp
 8120d60:	e004      	b.n	8120d6c <udp_input+0x68>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8120d62:	68e2      	ldr	r2, [r4, #12]
 8120d64:	4626      	mov	r6, r4
 8120d66:	2a00      	cmp	r2, #0
 8120d68:	d056      	beq.n	8120e18 <udp_input+0x114>
 8120d6a:	4614      	mov	r4, r2
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 8120d6c:	8a62      	ldrh	r2, [r4, #18]
 8120d6e:	42aa      	cmp	r2, r5
 8120d70:	d1f7      	bne.n	8120d62 <udp_input+0x5e>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 8120d72:	2f00      	cmp	r7, #0
 8120d74:	d06d      	beq.n	8120e52 <udp_input+0x14e>
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8120d76:	7a20      	ldrb	r0, [r4, #8]
 8120d78:	b138      	cbz	r0, 8120d8a <udp_input+0x86>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8120d7a:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8120d7e:	f892 2038 	ldrb.w	r2, [r2, #56]	; 0x38
 8120d82:	3201      	adds	r2, #1
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8120d84:	b2d2      	uxtb	r2, r2
 8120d86:	4290      	cmp	r0, r2
 8120d88:	d1eb      	bne.n	8120d62 <udp_input+0x5e>
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8120d8a:	6822      	ldr	r2, [r4, #0]
    if (broadcast != 0) {
 8120d8c:	f1ba 0f00 	cmp.w	sl, #0
 8120d90:	d038      	beq.n	8120e04 <udp_input+0x100>
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8120d92:	b13a      	cbz	r2, 8120da4 <udp_input+0xa0>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8120d94:	f8d9 0014 	ldr.w	r0, [r9, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8120d98:	1c43      	adds	r3, r0, #1
 8120d9a:	d003      	beq.n	8120da4 <udp_input+0xa0>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 8120d9c:	4050      	eors	r0, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8120d9e:	68bb      	ldr	r3, [r7, #8]
 8120da0:	4218      	tst	r0, r3
 8120da2:	d1de      	bne.n	8120d62 <udp_input+0x5e>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 8120da4:	7c20      	ldrb	r0, [r4, #16]
 8120da6:	0743      	lsls	r3, r0, #29
 8120da8:	d409      	bmi.n	8120dbe <udp_input+0xba>
        if (uncon_pcb == NULL) {
 8120daa:	f1bb 0f00 	cmp.w	fp, #0
 8120dae:	d059      	beq.n	8120e64 <udp_input+0x160>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 8120db0:	f1ba 0f00 	cmp.w	sl, #0
 8120db4:	d003      	beq.n	8120dbe <udp_input+0xba>
 8120db6:	f8d9 0014 	ldr.w	r0, [r9, #20]
 8120dba:	3001      	adds	r0, #1
 8120dbc:	d069      	beq.n	8120e92 <udp_input+0x18e>
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 8120dbe:	8aa2      	ldrh	r2, [r4, #20]
 8120dc0:	9803      	ldr	r0, [sp, #12]
 8120dc2:	4282      	cmp	r2, r0
 8120dc4:	d1cd      	bne.n	8120d62 <udp_input+0x5e>
          (ip_addr_isany_val(pcb->remote_ip) ||
 8120dc6:	6862      	ldr	r2, [r4, #4]
      if ((pcb->remote_port == src) &&
 8120dc8:	b11a      	cbz	r2, 8120dd2 <udp_input+0xce>
          (ip_addr_isany_val(pcb->remote_ip) ||
 8120dca:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8120dce:	4282      	cmp	r2, r0
 8120dd0:	d1c7      	bne.n	8120d62 <udp_input+0x5e>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
        /* the first fully matching PCB */
        if (prev != NULL) {
 8120dd2:	b12e      	cbz	r6, 8120de0 <udp_input+0xdc>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 8120dd4:	68e3      	ldr	r3, [r4, #12]
          pcb->next = udp_pcbs;
 8120dd6:	4a41      	ldr	r2, [pc, #260]	; (8120edc <udp_input+0x1d8>)
          prev->next = pcb->next;
 8120dd8:	60f3      	str	r3, [r6, #12]
          pcb->next = udp_pcbs;
 8120dda:	6813      	ldr	r3, [r2, #0]
          udp_pcbs = pcb;
 8120ddc:	6014      	str	r4, [r2, #0]
          pcb->next = udp_pcbs;
 8120dde:	60e3      	str	r3, [r4, #12]
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 8120de0:	2108      	movs	r1, #8
 8120de2:	4640      	mov	r0, r8
 8120de4:	f7fb f950 	bl	811c088 <pbuf_remove_header>
 8120de8:	2800      	cmp	r0, #0
 8120dea:	d15b      	bne.n	8120ea4 <udp_input+0x1a0>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 8120dec:	69a5      	ldr	r5, [r4, #24]
 8120dee:	b355      	cbz	r5, 8120e46 <udp_input+0x142>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 8120df0:	9b03      	ldr	r3, [sp, #12]
 8120df2:	4642      	mov	r2, r8
 8120df4:	69e0      	ldr	r0, [r4, #28]
 8120df6:	4621      	mov	r1, r4
 8120df8:	9300      	str	r3, [sp, #0]
 8120dfa:	4b3a      	ldr	r3, [pc, #232]	; (8120ee4 <udp_input+0x1e0>)
 8120dfc:	47a8      	blx	r5
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 8120dfe:	b005      	add	sp, #20
 8120e00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8120e04:	2a00      	cmp	r2, #0
 8120e06:	d0cd      	beq.n	8120da4 <udp_input+0xa0>
 8120e08:	f8d9 0014 	ldr.w	r0, [r9, #20]
 8120e0c:	4282      	cmp	r2, r0
 8120e0e:	d0c9      	beq.n	8120da4 <udp_input+0xa0>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8120e10:	68e2      	ldr	r2, [r4, #12]
 8120e12:	4626      	mov	r6, r4
 8120e14:	2a00      	cmp	r2, #0
 8120e16:	d1a8      	bne.n	8120d6a <udp_input+0x66>
  if (pcb != NULL) {
 8120e18:	f1bb 0f00 	cmp.w	fp, #0
 8120e1c:	d15b      	bne.n	8120ed6 <udp_input+0x1d2>
  if (for_us) {
 8120e1e:	687a      	ldr	r2, [r7, #4]
 8120e20:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8120e24:	429a      	cmp	r2, r3
 8120e26:	d10e      	bne.n	8120e46 <udp_input+0x142>
    if (pbuf_remove_header(p, UDP_HLEN)) {
 8120e28:	2108      	movs	r1, #8
 8120e2a:	4640      	mov	r0, r8
 8120e2c:	f7fb f92c 	bl	811c088 <pbuf_remove_header>
 8120e30:	2800      	cmp	r0, #0
 8120e32:	d137      	bne.n	8120ea4 <udp_input+0x1a0>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 8120e34:	f1ba 0f00 	cmp.w	sl, #0
 8120e38:	d105      	bne.n	8120e46 <udp_input+0x142>
 8120e3a:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8120e3e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8120e42:	2be0      	cmp	r3, #224	; 0xe0
 8120e44:	d13b      	bne.n	8120ebe <udp_input+0x1ba>
      pbuf_free(p);
 8120e46:	4640      	mov	r0, r8
}
 8120e48:	b005      	add	sp, #20
 8120e4a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
      pbuf_free(p);
 8120e4e:	f7fb b9a7 	b.w	811c1a0 <pbuf_free>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 8120e52:	4663      	mov	r3, ip
 8120e54:	2288      	movs	r2, #136	; 0x88
 8120e56:	4824      	ldr	r0, [pc, #144]	; (8120ee8 <udp_input+0x1e4>)
 8120e58:	f005 fa6c 	bl	8126334 <iprintf>
 8120e5c:	f8df c08c 	ldr.w	ip, [pc, #140]	; 8120eec <udp_input+0x1e8>
 8120e60:	491f      	ldr	r1, [pc, #124]	; (8120ee0 <udp_input+0x1dc>)
 8120e62:	e788      	b.n	8120d76 <udp_input+0x72>
      if ((pcb->remote_port == src) &&
 8120e64:	8aa2      	ldrh	r2, [r4, #20]
 8120e66:	46a3      	mov	fp, r4
 8120e68:	9803      	ldr	r0, [sp, #12]
 8120e6a:	4282      	cmp	r2, r0
 8120e6c:	f47f af79 	bne.w	8120d62 <udp_input+0x5e>
 8120e70:	e7a9      	b.n	8120dc6 <udp_input+0xc2>
  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 8120e72:	4b1e      	ldr	r3, [pc, #120]	; (8120eec <udp_input+0x1e8>)
 8120e74:	22cf      	movs	r2, #207	; 0xcf
 8120e76:	491e      	ldr	r1, [pc, #120]	; (8120ef0 <udp_input+0x1ec>)
 8120e78:	481b      	ldr	r0, [pc, #108]	; (8120ee8 <udp_input+0x1e4>)
 8120e7a:	f005 fa5b 	bl	8126334 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 8120e7e:	2f00      	cmp	r7, #0
 8120e80:	f47f af4b 	bne.w	8120d1a <udp_input+0x16>
 8120e84:	4b19      	ldr	r3, [pc, #100]	; (8120eec <udp_input+0x1e8>)
 8120e86:	22d0      	movs	r2, #208	; 0xd0
 8120e88:	491a      	ldr	r1, [pc, #104]	; (8120ef4 <udp_input+0x1f0>)
 8120e8a:	4817      	ldr	r0, [pc, #92]	; (8120ee8 <udp_input+0x1e4>)
 8120e8c:	f005 fa52 	bl	8126334 <iprintf>
 8120e90:	e743      	b.n	8120d1a <udp_input+0x16>
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 8120e92:	6878      	ldr	r0, [r7, #4]
 8120e94:	f8db 3000 	ldr.w	r3, [fp]
 8120e98:	4283      	cmp	r3, r0
 8120e9a:	d090      	beq.n	8120dbe <udp_input+0xba>
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 8120e9c:	4290      	cmp	r0, r2
 8120e9e:	bf08      	it	eq
 8120ea0:	46a3      	moveq	fp, r4
 8120ea2:	e78c      	b.n	8120dbe <udp_input+0xba>
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 8120ea4:	4b11      	ldr	r3, [pc, #68]	; (8120eec <udp_input+0x1e8>)
 8120ea6:	f44f 72b8 	mov.w	r2, #368	; 0x170
 8120eaa:	4913      	ldr	r1, [pc, #76]	; (8120ef8 <udp_input+0x1f4>)
 8120eac:	480e      	ldr	r0, [pc, #56]	; (8120ee8 <udp_input+0x1e4>)
 8120eae:	f005 fa41 	bl	8126334 <iprintf>
      pbuf_free(p);
 8120eb2:	4640      	mov	r0, r8
}
 8120eb4:	b005      	add	sp, #20
 8120eb6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
      pbuf_free(p);
 8120eba:	f7fb b971 	b.w	811c1a0 <pbuf_free>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 8120ebe:	f8b9 100c 	ldrh.w	r1, [r9, #12]
 8120ec2:	4640      	mov	r0, r8
 8120ec4:	3108      	adds	r1, #8
 8120ec6:	b209      	sxth	r1, r1
 8120ec8:	f7fb f916 	bl	811c0f8 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 8120ecc:	2103      	movs	r1, #3
 8120ece:	4640      	mov	r0, r8
 8120ed0:	f002 fd5a 	bl	8123988 <icmp_dest_unreach>
 8120ed4:	e7b7      	b.n	8120e46 <udp_input+0x142>
 8120ed6:	465c      	mov	r4, fp
 8120ed8:	e782      	b.n	8120de0 <udp_input+0xdc>
 8120eda:	bf00      	nop
 8120edc:	2002e49c 	.word	0x2002e49c
 8120ee0:	08146508 	.word	0x08146508
 8120ee4:	2001f2a8 	.word	0x2001f2a8
 8120ee8:	0812b014 	.word	0x0812b014
 8120eec:	081464a4 	.word	0x081464a4
 8120ef0:	081464d4 	.word	0x081464d4
 8120ef4:	081464ec 	.word	0x081464ec
 8120ef8:	08146530 	.word	0x08146530
 8120efc:	2001f298 	.word	0x2001f298

08120f00 <udp_bind>:
  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
    ipaddr = IP4_ADDR_ANY;
 8120f00:	4b38      	ldr	r3, [pc, #224]	; (8120fe4 <udp_bind+0xe4>)
 8120f02:	2900      	cmp	r1, #0
{
 8120f04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    ipaddr = IP4_ADDR_ANY;
 8120f08:	bf08      	it	eq
 8120f0a:	4619      	moveq	r1, r3
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 8120f0c:	2800      	cmp	r0, #0
 8120f0e:	d05e      	beq.n	8120fce <udp_bind+0xce>
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8120f10:	4f35      	ldr	r7, [pc, #212]	; (8120fe8 <udp_bind+0xe8>)
 8120f12:	683e      	ldr	r6, [r7, #0]
 8120f14:	b34e      	cbz	r6, 8120f6a <udp_bind+0x6a>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 8120f16:	42b0      	cmp	r0, r6
 8120f18:	d031      	beq.n	8120f7e <udp_bind+0x7e>
 8120f1a:	4634      	mov	r4, r6
 8120f1c:	e001      	b.n	8120f22 <udp_bind+0x22>
 8120f1e:	42a0      	cmp	r0, r4
 8120f20:	d02d      	beq.n	8120f7e <udp_bind+0x7e>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8120f22:	68e4      	ldr	r4, [r4, #12]
 8120f24:	2c00      	cmp	r4, #0
 8120f26:	d1fa      	bne.n	8120f1e <udp_bind+0x1e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 8120f28:	b362      	cbz	r2, 8120f84 <udp_bind+0x84>
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8120f2a:	680d      	ldr	r5, [r1, #0]
 8120f2c:	4633      	mov	r3, r6
 8120f2e:	e001      	b.n	8120f34 <udp_bind+0x34>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8120f30:	68db      	ldr	r3, [r3, #12]
 8120f32:	b19b      	cbz	r3, 8120f5c <udp_bind+0x5c>
      if (pcb != ipcb) {
 8120f34:	4298      	cmp	r0, r3
 8120f36:	d0fb      	beq.n	8120f30 <udp_bind+0x30>
          if ((ipcb->local_port == port) &&
 8120f38:	8a59      	ldrh	r1, [r3, #18]
 8120f3a:	4291      	cmp	r1, r2
 8120f3c:	d1f8      	bne.n	8120f30 <udp_bind+0x30>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8120f3e:	6819      	ldr	r1, [r3, #0]
              ip_addr_isany(&ipcb->local_ip))) {
 8120f40:	2900      	cmp	r1, #0
 8120f42:	bf18      	it	ne
 8120f44:	42a9      	cmpne	r1, r5
 8120f46:	d001      	beq.n	8120f4c <udp_bind+0x4c>
 8120f48:	2d00      	cmp	r5, #0
 8120f4a:	d1f1      	bne.n	8120f30 <udp_bind+0x30>
      return ERR_USE;
 8120f4c:	f06f 0307 	mvn.w	r3, #7
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
}
 8120f50:	4618      	mov	r0, r3
 8120f52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8120f56:	680d      	ldr	r5, [r1, #0]
 8120f58:	f8ae 2000 	strh.w	r2, [lr]
  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 8120f5c:	6005      	str	r5, [r0, #0]
  pcb->local_port = port;
 8120f5e:	8242      	strh	r2, [r0, #18]
  if (rebind == 0) {
 8120f60:	b13c      	cbz	r4, 8120f72 <udp_bind+0x72>
  return ERR_OK;
 8120f62:	2300      	movs	r3, #0
}
 8120f64:	4618      	mov	r0, r3
 8120f66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (port == 0) {
 8120f6a:	b372      	cbz	r2, 8120fca <udp_bind+0xca>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8120f6c:	680b      	ldr	r3, [r1, #0]
  pcb->local_port = port;
 8120f6e:	8242      	strh	r2, [r0, #18]
  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 8120f70:	6003      	str	r3, [r0, #0]
  return ERR_OK;
 8120f72:	2300      	movs	r3, #0
    pcb->next = udp_pcbs;
 8120f74:	60c6      	str	r6, [r0, #12]
    udp_pcbs = pcb;
 8120f76:	6038      	str	r0, [r7, #0]
}
 8120f78:	4618      	mov	r0, r3
 8120f7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      rebind = 1;
 8120f7e:	2401      	movs	r4, #1
  if (port == 0) {
 8120f80:	2a00      	cmp	r2, #0
 8120f82:	d1d2      	bne.n	8120f2a <udp_bind+0x2a>
 8120f84:	f8df e070 	ldr.w	lr, [pc, #112]	; 8120ff8 <udp_bind+0xf8>
  rebind = 0;
 8120f88:	f44f 4580 	mov.w	r5, #16384	; 0x4000
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 8120f8c:	f64f 78ff 	movw	r8, #65535	; 0xffff
 8120f90:	f8be 2000 	ldrh.w	r2, [lr]
 8120f94:	4542      	cmp	r2, r8
 8120f96:	d015      	beq.n	8120fc4 <udp_bind+0xc4>
 8120f98:	3201      	adds	r2, #1
 8120f9a:	b292      	uxth	r2, r2
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8120f9c:	2e00      	cmp	r6, #0
 8120f9e:	d0da      	beq.n	8120f56 <udp_bind+0x56>
 8120fa0:	4633      	mov	r3, r6
 8120fa2:	e002      	b.n	8120faa <udp_bind+0xaa>
 8120fa4:	68db      	ldr	r3, [r3, #12]
 8120fa6:	2b00      	cmp	r3, #0
 8120fa8:	d0d5      	beq.n	8120f56 <udp_bind+0x56>
    if (pcb->local_port == udp_port) {
 8120faa:	f8b3 c012 	ldrh.w	ip, [r3, #18]
 8120fae:	4594      	cmp	ip, r2
 8120fb0:	d1f8      	bne.n	8120fa4 <udp_bind+0xa4>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 8120fb2:	3d01      	subs	r5, #1
 8120fb4:	b2ad      	uxth	r5, r5
 8120fb6:	2d00      	cmp	r5, #0
 8120fb8:	d1ec      	bne.n	8120f94 <udp_bind+0x94>
      return ERR_USE;
 8120fba:	f06f 0307 	mvn.w	r3, #7
 8120fbe:	f8ae 2000 	strh.w	r2, [lr]
 8120fc2:	e7cf      	b.n	8120f64 <udp_bind+0x64>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 8120fc4:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8120fc8:	e7e8      	b.n	8120f9c <udp_bind+0x9c>
  rebind = 0;
 8120fca:	4634      	mov	r4, r6
 8120fcc:	e7da      	b.n	8120f84 <udp_bind+0x84>
  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 8120fce:	4b07      	ldr	r3, [pc, #28]	; (8120fec <udp_bind+0xec>)
 8120fd0:	f240 32b7 	movw	r2, #951	; 0x3b7
 8120fd4:	4906      	ldr	r1, [pc, #24]	; (8120ff0 <udp_bind+0xf0>)
 8120fd6:	4807      	ldr	r0, [pc, #28]	; (8120ff4 <udp_bind+0xf4>)
 8120fd8:	f005 f9ac 	bl	8126334 <iprintf>
 8120fdc:	f06f 030f 	mvn.w	r3, #15
 8120fe0:	e7c0      	b.n	8120f64 <udp_bind+0x64>
 8120fe2:	bf00      	nop
 8120fe4:	08146e24 	.word	0x08146e24
 8120fe8:	2002e49c 	.word	0x2002e49c
 8120fec:	081464a4 	.word	0x081464a4
 8120ff0:	0814654c 	.word	0x0814654c
 8120ff4:	0812b014 	.word	0x0812b014
 8120ff8:	2000042e 	.word	0x2000042e

08120ffc <udp_sendto_if_src>:
{
 8120ffc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8121000:	b085      	sub	sp, #20
 8121002:	e9dd ba0e 	ldrd	fp, sl, [sp, #56]	; 0x38
  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 8121006:	2800      	cmp	r0, #0
 8121008:	f000 8087 	beq.w	812111a <udp_sendto_if_src+0x11e>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 812100c:	460d      	mov	r5, r1
 812100e:	2900      	cmp	r1, #0
 8121010:	d079      	beq.n	8121106 <udp_sendto_if_src+0x10a>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8121012:	4690      	mov	r8, r2
 8121014:	2a00      	cmp	r2, #0
 8121016:	d06c      	beq.n	81210f2 <udp_sendto_if_src+0xf6>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 8121018:	f1ba 0f00 	cmp.w	sl, #0
 812101c:	d05f      	beq.n	81210de <udp_sendto_if_src+0xe2>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 812101e:	f1bb 0f00 	cmp.w	fp, #0
 8121022:	f000 8084 	beq.w	812112e <udp_sendto_if_src+0x132>
  if (pcb->local_port == 0) {
 8121026:	8a42      	ldrh	r2, [r0, #18]
 8121028:	4699      	mov	r9, r3
 812102a:	4604      	mov	r4, r0
 812102c:	b39a      	cbz	r2, 8121096 <udp_sendto_if_src+0x9a>
  if ((u16_t)(p->tot_len + UDP_HLEN) < p->tot_len) {
 812102e:	892a      	ldrh	r2, [r5, #8]
 8121030:	f64f 73f7 	movw	r3, #65527	; 0xfff7
 8121034:	429a      	cmp	r2, r3
 8121036:	d84f      	bhi.n	81210d8 <udp_sendto_if_src+0xdc>
  if (pbuf_add_header(p, UDP_HLEN)) {
 8121038:	2108      	movs	r1, #8
 812103a:	4628      	mov	r0, r5
 812103c:	f7fa fff0 	bl	811c020 <pbuf_add_header>
 8121040:	bb98      	cbnz	r0, 81210aa <udp_sendto_if_src+0xae>
 8121042:	462e      	mov	r6, r5
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 8121044:	8973      	ldrh	r3, [r6, #10]
 8121046:	2b07      	cmp	r3, #7
 8121048:	d93e      	bls.n	81210c8 <udp_sendto_if_src+0xcc>
  udphdr = (struct udp_hdr *)q->payload;
 812104a:	6877      	ldr	r7, [r6, #4]
  udphdr->src = lwip_htons(pcb->local_port);
 812104c:	8a60      	ldrh	r0, [r4, #18]
 812104e:	f7f9 f86b 	bl	811a128 <lwip_htons>
 8121052:	8038      	strh	r0, [r7, #0]
  udphdr->dest = lwip_htons(dst_port);
 8121054:	4648      	mov	r0, r9
 8121056:	f7f9 f867 	bl	811a128 <lwip_htons>
  udphdr->chksum = 0x0000;
 812105a:	2300      	movs	r3, #0
  udphdr->dest = lwip_htons(dst_port);
 812105c:	8078      	strh	r0, [r7, #2]
  udphdr->chksum = 0x0000;
 812105e:	71bb      	strb	r3, [r7, #6]
 8121060:	71fb      	strb	r3, [r7, #7]
    udphdr->len = lwip_htons(q->tot_len);
 8121062:	8930      	ldrh	r0, [r6, #8]
 8121064:	f7f9 f860 	bl	811a128 <lwip_htons>
 8121068:	80b8      	strh	r0, [r7, #4]
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 812106a:	f8cd b008 	str.w	fp, [sp, #8]
 812106e:	2011      	movs	r0, #17
 8121070:	7aa3      	ldrb	r3, [r4, #10]
 8121072:	4642      	mov	r2, r8
 8121074:	4651      	mov	r1, sl
 8121076:	9300      	str	r3, [sp, #0]
 8121078:	7ae3      	ldrb	r3, [r4, #11]
 812107a:	9001      	str	r0, [sp, #4]
 812107c:	4630      	mov	r0, r6
 812107e:	f002 fdb9 	bl	8123bf4 <ip4_output_if_src>
  if (q != p) {
 8121082:	42ae      	cmp	r6, r5
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 8121084:	4607      	mov	r7, r0
  if (q != p) {
 8121086:	d002      	beq.n	812108e <udp_sendto_if_src+0x92>
    pbuf_free(q);
 8121088:	4630      	mov	r0, r6
 812108a:	f7fb f889 	bl	811c1a0 <pbuf_free>
}
 812108e:	4638      	mov	r0, r7
 8121090:	b005      	add	sp, #20
 8121092:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 8121096:	4601      	mov	r1, r0
 8121098:	f7ff ff32 	bl	8120f00 <udp_bind>
    if (err != ERR_OK) {
 812109c:	4607      	mov	r7, r0
 812109e:	2800      	cmp	r0, #0
 81210a0:	d0c5      	beq.n	812102e <udp_sendto_if_src+0x32>
}
 81210a2:	4638      	mov	r0, r7
 81210a4:	b005      	add	sp, #20
 81210a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 81210aa:	f44f 7220 	mov.w	r2, #640	; 0x280
 81210ae:	2108      	movs	r1, #8
 81210b0:	2022      	movs	r0, #34	; 0x22
 81210b2:	f7fa fea3 	bl	811bdfc <pbuf_alloc>
    if (q == NULL) {
 81210b6:	4606      	mov	r6, r0
 81210b8:	b170      	cbz	r0, 81210d8 <udp_sendto_if_src+0xdc>
    if (p->tot_len != 0) {
 81210ba:	892b      	ldrh	r3, [r5, #8]
 81210bc:	2b00      	cmp	r3, #0
 81210be:	d0c1      	beq.n	8121044 <udp_sendto_if_src+0x48>
      pbuf_chain(q, p);
 81210c0:	4629      	mov	r1, r5
 81210c2:	f7fb f8db 	bl	811c27c <pbuf_chain>
 81210c6:	e7bd      	b.n	8121044 <udp_sendto_if_src+0x48>
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 81210c8:	4b1e      	ldr	r3, [pc, #120]	; (8121144 <udp_sendto_if_src+0x148>)
 81210ca:	f240 320d 	movw	r2, #781	; 0x30d
 81210ce:	491e      	ldr	r1, [pc, #120]	; (8121148 <udp_sendto_if_src+0x14c>)
 81210d0:	481e      	ldr	r0, [pc, #120]	; (812114c <udp_sendto_if_src+0x150>)
 81210d2:	f005 f92f 	bl	8126334 <iprintf>
 81210d6:	e7b8      	b.n	812104a <udp_sendto_if_src+0x4e>
    return ERR_MEM;
 81210d8:	f04f 37ff 	mov.w	r7, #4294967295
 81210dc:	e7d7      	b.n	812108e <udp_sendto_if_src+0x92>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 81210de:	4b19      	ldr	r3, [pc, #100]	; (8121144 <udp_sendto_if_src+0x148>)
 81210e0:	f44f 7235 	mov.w	r2, #724	; 0x2d4
 81210e4:	491a      	ldr	r1, [pc, #104]	; (8121150 <udp_sendto_if_src+0x154>)
 81210e6:	f06f 070f 	mvn.w	r7, #15
 81210ea:	4818      	ldr	r0, [pc, #96]	; (812114c <udp_sendto_if_src+0x150>)
 81210ec:	f005 f922 	bl	8126334 <iprintf>
 81210f0:	e7cd      	b.n	812108e <udp_sendto_if_src+0x92>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 81210f2:	4b14      	ldr	r3, [pc, #80]	; (8121144 <udp_sendto_if_src+0x148>)
 81210f4:	f240 22d3 	movw	r2, #723	; 0x2d3
 81210f8:	4916      	ldr	r1, [pc, #88]	; (8121154 <udp_sendto_if_src+0x158>)
 81210fa:	f06f 070f 	mvn.w	r7, #15
 81210fe:	4813      	ldr	r0, [pc, #76]	; (812114c <udp_sendto_if_src+0x150>)
 8121100:	f005 f918 	bl	8126334 <iprintf>
 8121104:	e7c3      	b.n	812108e <udp_sendto_if_src+0x92>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 8121106:	4b0f      	ldr	r3, [pc, #60]	; (8121144 <udp_sendto_if_src+0x148>)
 8121108:	f240 22d2 	movw	r2, #722	; 0x2d2
 812110c:	4912      	ldr	r1, [pc, #72]	; (8121158 <udp_sendto_if_src+0x15c>)
 812110e:	f06f 070f 	mvn.w	r7, #15
 8121112:	480e      	ldr	r0, [pc, #56]	; (812114c <udp_sendto_if_src+0x150>)
 8121114:	f005 f90e 	bl	8126334 <iprintf>
 8121118:	e7b9      	b.n	812108e <udp_sendto_if_src+0x92>
  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 812111a:	4b0a      	ldr	r3, [pc, #40]	; (8121144 <udp_sendto_if_src+0x148>)
 812111c:	f240 22d1 	movw	r2, #721	; 0x2d1
 8121120:	490e      	ldr	r1, [pc, #56]	; (812115c <udp_sendto_if_src+0x160>)
 8121122:	f06f 070f 	mvn.w	r7, #15
 8121126:	4809      	ldr	r0, [pc, #36]	; (812114c <udp_sendto_if_src+0x150>)
 8121128:	f005 f904 	bl	8126334 <iprintf>
 812112c:	e7af      	b.n	812108e <udp_sendto_if_src+0x92>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 812112e:	4b05      	ldr	r3, [pc, #20]	; (8121144 <udp_sendto_if_src+0x148>)
 8121130:	f240 22d5 	movw	r2, #725	; 0x2d5
 8121134:	490a      	ldr	r1, [pc, #40]	; (8121160 <udp_sendto_if_src+0x164>)
 8121136:	f06f 070f 	mvn.w	r7, #15
 812113a:	4804      	ldr	r0, [pc, #16]	; (812114c <udp_sendto_if_src+0x150>)
 812113c:	f005 f8fa 	bl	8126334 <iprintf>
 8121140:	e7a5      	b.n	812108e <udp_sendto_if_src+0x92>
 8121142:	bf00      	nop
 8121144:	081464a4 	.word	0x081464a4
 8121148:	08146610 	.word	0x08146610
 812114c:	0812b014 	.word	0x0812b014
 8121150:	081465c8 	.word	0x081465c8
 8121154:	081465a4 	.word	0x081465a4
 8121158:	08146584 	.word	0x08146584
 812115c:	08146564 	.word	0x08146564
 8121160:	081465ec 	.word	0x081465ec

08121164 <udp_sendto_if>:
{
 8121164:	b570      	push	{r4, r5, r6, lr}
 8121166:	b082      	sub	sp, #8
 8121168:	9c06      	ldr	r4, [sp, #24]
  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 812116a:	2800      	cmp	r0, #0
 812116c:	d036      	beq.n	81211dc <udp_sendto_if+0x78>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 812116e:	b359      	cbz	r1, 81211c8 <udp_sendto_if+0x64>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8121170:	b302      	cbz	r2, 81211b4 <udp_sendto_if+0x50>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 8121172:	b1ac      	cbz	r4, 81211a0 <udp_sendto_if+0x3c>
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8121174:	6805      	ldr	r5, [r0, #0]
 8121176:	b935      	cbnz	r5, 8121186 <udp_sendto_if+0x22>
      src_ip = netif_ip_addr4(netif);
 8121178:	1d25      	adds	r5, r4, #4
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 812117a:	e9cd 4500 	strd	r4, r5, [sp]
 812117e:	f7ff ff3d 	bl	8120ffc <udp_sendto_if_src>
}
 8121182:	b002      	add	sp, #8
 8121184:	bd70      	pop	{r4, r5, r6, pc}
        ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 8121186:	f005 0cf0 	and.w	ip, r5, #240	; 0xf0
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 812118a:	f1bc 0fe0 	cmp.w	ip, #224	; 0xe0
 812118e:	d0f3      	beq.n	8121178 <udp_sendto_if+0x14>
      if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 8121190:	6866      	ldr	r6, [r4, #4]
 8121192:	42b5      	cmp	r5, r6
 8121194:	d101      	bne.n	812119a <udp_sendto_if+0x36>
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8121196:	4605      	mov	r5, r0
 8121198:	e7ef      	b.n	812117a <udp_sendto_if+0x16>
        return ERR_RTE;
 812119a:	f06f 0003 	mvn.w	r0, #3
 812119e:	e7f0      	b.n	8121182 <udp_sendto_if+0x1e>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 81211a0:	4b13      	ldr	r3, [pc, #76]	; (81211f0 <udp_sendto_if+0x8c>)
 81211a2:	f240 2283 	movw	r2, #643	; 0x283
 81211a6:	4913      	ldr	r1, [pc, #76]	; (81211f4 <udp_sendto_if+0x90>)
 81211a8:	4813      	ldr	r0, [pc, #76]	; (81211f8 <udp_sendto_if+0x94>)
 81211aa:	f005 f8c3 	bl	8126334 <iprintf>
 81211ae:	f06f 000f 	mvn.w	r0, #15
 81211b2:	e7e6      	b.n	8121182 <udp_sendto_if+0x1e>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 81211b4:	4b0e      	ldr	r3, [pc, #56]	; (81211f0 <udp_sendto_if+0x8c>)
 81211b6:	f240 2282 	movw	r2, #642	; 0x282
 81211ba:	4910      	ldr	r1, [pc, #64]	; (81211fc <udp_sendto_if+0x98>)
 81211bc:	480e      	ldr	r0, [pc, #56]	; (81211f8 <udp_sendto_if+0x94>)
 81211be:	f005 f8b9 	bl	8126334 <iprintf>
 81211c2:	f06f 000f 	mvn.w	r0, #15
 81211c6:	e7dc      	b.n	8121182 <udp_sendto_if+0x1e>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 81211c8:	4b09      	ldr	r3, [pc, #36]	; (81211f0 <udp_sendto_if+0x8c>)
 81211ca:	f240 2281 	movw	r2, #641	; 0x281
 81211ce:	490c      	ldr	r1, [pc, #48]	; (8121200 <udp_sendto_if+0x9c>)
 81211d0:	4809      	ldr	r0, [pc, #36]	; (81211f8 <udp_sendto_if+0x94>)
 81211d2:	f005 f8af 	bl	8126334 <iprintf>
 81211d6:	f06f 000f 	mvn.w	r0, #15
 81211da:	e7d2      	b.n	8121182 <udp_sendto_if+0x1e>
  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 81211dc:	4b04      	ldr	r3, [pc, #16]	; (81211f0 <udp_sendto_if+0x8c>)
 81211de:	f44f 7220 	mov.w	r2, #640	; 0x280
 81211e2:	4908      	ldr	r1, [pc, #32]	; (8121204 <udp_sendto_if+0xa0>)
 81211e4:	4804      	ldr	r0, [pc, #16]	; (81211f8 <udp_sendto_if+0x94>)
 81211e6:	f005 f8a5 	bl	8126334 <iprintf>
 81211ea:	f06f 000f 	mvn.w	r0, #15
 81211ee:	e7c8      	b.n	8121182 <udp_sendto_if+0x1e>
 81211f0:	081464a4 	.word	0x081464a4
 81211f4:	08146698 	.word	0x08146698
 81211f8:	0812b014 	.word	0x0812b014
 81211fc:	08146678 	.word	0x08146678
 8121200:	0814665c 	.word	0x0814665c
 8121204:	08146640 	.word	0x08146640

08121208 <udp_sendto>:
{
 8121208:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 812120c:	b082      	sub	sp, #8
  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 812120e:	b388      	cbz	r0, 8121274 <udp_sendto+0x6c>
  LWIP_ERROR("udp_sendto: invalid pbuf", p != NULL, return ERR_ARG);
 8121210:	460e      	mov	r6, r1
 8121212:	b329      	cbz	r1, 8121260 <udp_sendto+0x58>
  LWIP_ERROR("udp_sendto: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8121214:	4615      	mov	r5, r2
 8121216:	b1ca      	cbz	r2, 812124c <udp_sendto+0x44>
  if (pcb->netif_idx != NETIF_NO_INDEX) {
 8121218:	4604      	mov	r4, r0
 812121a:	7a00      	ldrb	r0, [r0, #8]
 812121c:	4698      	mov	r8, r3
 812121e:	b168      	cbz	r0, 812123c <udp_sendto+0x34>
    netif = netif_get_by_index(pcb->netif_idx);
 8121220:	f7fa fc98 	bl	811bb54 <netif_get_by_index>
 8121224:	4607      	mov	r7, r0
  if (netif == NULL) {
 8121226:	b177      	cbz	r7, 8121246 <udp_sendto+0x3e>
  return udp_sendto_if(pcb, p, dst_ip, dst_port, netif);
 8121228:	4643      	mov	r3, r8
 812122a:	462a      	mov	r2, r5
 812122c:	4631      	mov	r1, r6
 812122e:	4620      	mov	r0, r4
 8121230:	9700      	str	r7, [sp, #0]
 8121232:	f7ff ff97 	bl	8121164 <udp_sendto_if>
}
 8121236:	b002      	add	sp, #8
 8121238:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      netif = ip_route(&pcb->local_ip, dst_ip);
 812123c:	4610      	mov	r0, r2
 812123e:	f002 fbab 	bl	8123998 <ip4_route>
 8121242:	4607      	mov	r7, r0
 8121244:	e7ef      	b.n	8121226 <udp_sendto+0x1e>
    return ERR_RTE;
 8121246:	f06f 0003 	mvn.w	r0, #3
 812124a:	e7f4      	b.n	8121236 <udp_sendto+0x2e>
  LWIP_ERROR("udp_sendto: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 812124c:	4b0e      	ldr	r3, [pc, #56]	; (8121288 <udp_sendto+0x80>)
 812124e:	f240 221a 	movw	r2, #538	; 0x21a
 8121252:	490e      	ldr	r1, [pc, #56]	; (812128c <udp_sendto+0x84>)
 8121254:	480e      	ldr	r0, [pc, #56]	; (8121290 <udp_sendto+0x88>)
 8121256:	f005 f86d 	bl	8126334 <iprintf>
 812125a:	f06f 000f 	mvn.w	r0, #15
 812125e:	e7ea      	b.n	8121236 <udp_sendto+0x2e>
  LWIP_ERROR("udp_sendto: invalid pbuf", p != NULL, return ERR_ARG);
 8121260:	4b09      	ldr	r3, [pc, #36]	; (8121288 <udp_sendto+0x80>)
 8121262:	f240 2219 	movw	r2, #537	; 0x219
 8121266:	490b      	ldr	r1, [pc, #44]	; (8121294 <udp_sendto+0x8c>)
 8121268:	4809      	ldr	r0, [pc, #36]	; (8121290 <udp_sendto+0x88>)
 812126a:	f005 f863 	bl	8126334 <iprintf>
 812126e:	f06f 000f 	mvn.w	r0, #15
 8121272:	e7e0      	b.n	8121236 <udp_sendto+0x2e>
  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 8121274:	4b04      	ldr	r3, [pc, #16]	; (8121288 <udp_sendto+0x80>)
 8121276:	f44f 7206 	mov.w	r2, #536	; 0x218
 812127a:	4907      	ldr	r1, [pc, #28]	; (8121298 <udp_sendto+0x90>)
 812127c:	4804      	ldr	r0, [pc, #16]	; (8121290 <udp_sendto+0x88>)
 812127e:	f005 f859 	bl	8126334 <iprintf>
 8121282:	f06f 000f 	mvn.w	r0, #15
 8121286:	e7d6      	b.n	8121236 <udp_sendto+0x2e>
 8121288:	081464a4 	.word	0x081464a4
 812128c:	081466ec 	.word	0x081466ec
 8121290:	0812b014 	.word	0x0812b014
 8121294:	081466d0 	.word	0x081466d0
 8121298:	081466b8 	.word	0x081466b8

0812129c <udp_connect>:
 *
 * @see udp_disconnect()
 */
err_t
udp_connect(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 812129c:	b570      	push	{r4, r5, r6, lr}
  struct udp_pcb *ipcb;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 812129e:	b320      	cbz	r0, 81212ea <udp_connect+0x4e>
  LWIP_ERROR("udp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 81212a0:	460d      	mov	r5, r1
 81212a2:	b361      	cbz	r1, 81212fe <udp_connect+0x62>

  if (pcb->local_port == 0) {
 81212a4:	4616      	mov	r6, r2
 81212a6:	8a42      	ldrh	r2, [r0, #18]
 81212a8:	4604      	mov	r4, r0
 81212aa:	b1c2      	cbz	r2, 81212de <udp_connect+0x42>
    if (err != ERR_OK) {
      return err;
    }
  }

  ip_addr_set_ipaddr(&pcb->remote_ip, ipaddr);
 81212ac:	682a      	ldr	r2, [r5, #0]
    ip6_addr_select_zone(ip_2_ip6(&pcb->remote_ip), ip_2_ip6(&pcb->local_ip));
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  pcb->remote_port = port;
  pcb->flags |= UDP_FLAGS_CONNECTED;
 81212ae:	7c23      	ldrb	r3, [r4, #16]
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                          pcb->remote_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->remote_port));

  /* Insert UDP PCB into the list of active UDP PCBs. */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 81212b0:	4918      	ldr	r1, [pc, #96]	; (8121314 <udp_connect+0x78>)
  pcb->flags |= UDP_FLAGS_CONNECTED;
 81212b2:	f043 0304 	orr.w	r3, r3, #4
  ip_addr_set_ipaddr(&pcb->remote_ip, ipaddr);
 81212b6:	6062      	str	r2, [r4, #4]
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 81212b8:	680a      	ldr	r2, [r1, #0]
  pcb->remote_port = port;
 81212ba:	82a6      	strh	r6, [r4, #20]
  pcb->flags |= UDP_FLAGS_CONNECTED;
 81212bc:	7423      	strb	r3, [r4, #16]
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 81212be:	b142      	cbz	r2, 81212d2 <udp_connect+0x36>
    if (pcb == ipcb) {
 81212c0:	4294      	cmp	r4, r2
 81212c2:	d00a      	beq.n	81212da <udp_connect+0x3e>
 81212c4:	4613      	mov	r3, r2
 81212c6:	e001      	b.n	81212cc <udp_connect+0x30>
 81212c8:	429c      	cmp	r4, r3
 81212ca:	d006      	beq.n	81212da <udp_connect+0x3e>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 81212cc:	68db      	ldr	r3, [r3, #12]
 81212ce:	2b00      	cmp	r3, #0
 81212d0:	d1fa      	bne.n	81212c8 <udp_connect+0x2c>
    }
  }
  /* PCB not yet on the list, add PCB now */
  pcb->next = udp_pcbs;
  udp_pcbs = pcb;
  return ERR_OK;
 81212d2:	2000      	movs	r0, #0
  pcb->next = udp_pcbs;
 81212d4:	60e2      	str	r2, [r4, #12]
  udp_pcbs = pcb;
 81212d6:	600c      	str	r4, [r1, #0]
}
 81212d8:	bd70      	pop	{r4, r5, r6, pc}
      return ERR_OK;
 81212da:	2000      	movs	r0, #0
}
 81212dc:	bd70      	pop	{r4, r5, r6, pc}
    err_t err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 81212de:	4601      	mov	r1, r0
 81212e0:	f7ff fe0e 	bl	8120f00 <udp_bind>
    if (err != ERR_OK) {
 81212e4:	2800      	cmp	r0, #0
 81212e6:	d0e1      	beq.n	81212ac <udp_connect+0x10>
}
 81212e8:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ERROR("udp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 81212ea:	4b0b      	ldr	r3, [pc, #44]	; (8121318 <udp_connect+0x7c>)
 81212ec:	f240 4235 	movw	r2, #1077	; 0x435
 81212f0:	490a      	ldr	r1, [pc, #40]	; (812131c <udp_connect+0x80>)
 81212f2:	480b      	ldr	r0, [pc, #44]	; (8121320 <udp_connect+0x84>)
 81212f4:	f005 f81e 	bl	8126334 <iprintf>
 81212f8:	f06f 000f 	mvn.w	r0, #15
}
 81212fc:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ERROR("udp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 81212fe:	4b06      	ldr	r3, [pc, #24]	; (8121318 <udp_connect+0x7c>)
 8121300:	f240 4236 	movw	r2, #1078	; 0x436
 8121304:	4907      	ldr	r1, [pc, #28]	; (8121324 <udp_connect+0x88>)
 8121306:	4806      	ldr	r0, [pc, #24]	; (8121320 <udp_connect+0x84>)
 8121308:	f005 f814 	bl	8126334 <iprintf>
 812130c:	f06f 000f 	mvn.w	r0, #15
}
 8121310:	bd70      	pop	{r4, r5, r6, pc}
 8121312:	bf00      	nop
 8121314:	2002e49c 	.word	0x2002e49c
 8121318:	081464a4 	.word	0x081464a4
 812131c:	08146708 	.word	0x08146708
 8121320:	0812b014 	.word	0x0812b014
 8121324:	08146724 	.word	0x08146724

08121328 <udp_recv>:
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 8121328:	b110      	cbz	r0, 8121330 <udp_recv+0x8>

  /* remember recv() callback and user data */
  pcb->recv = recv;
  pcb->recv_arg = recv_arg;
 812132a:	e9c0 1206 	strd	r1, r2, [r0, #24]
}
 812132e:	4770      	bx	lr
  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 8121330:	4b03      	ldr	r3, [pc, #12]	; (8121340 <udp_recv+0x18>)
 8121332:	f240 428a 	movw	r2, #1162	; 0x48a
 8121336:	4903      	ldr	r1, [pc, #12]	; (8121344 <udp_recv+0x1c>)
 8121338:	4803      	ldr	r0, [pc, #12]	; (8121348 <udp_recv+0x20>)
 812133a:	f004 bffb 	b.w	8126334 <iprintf>
 812133e:	bf00      	nop
 8121340:	081464a4 	.word	0x081464a4
 8121344:	08146740 	.word	0x08146740
 8121348:	0812b014 	.word	0x0812b014

0812134c <udp_remove>:
{
  struct udp_pcb *pcb2;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 812134c:	4601      	mov	r1, r0
 812134e:	b1c0      	cbz	r0, 8121382 <udp_remove+0x36>

  mib2_udp_unbind(pcb);
  /* pcb to be removed is first in list? */
  if (udp_pcbs == pcb) {
 8121350:	4b0f      	ldr	r3, [pc, #60]	; (8121390 <udp_remove+0x44>)
 8121352:	681a      	ldr	r2, [r3, #0]
 8121354:	4282      	cmp	r2, r0
 8121356:	d00a      	beq.n	812136e <udp_remove+0x22>
    /* make list start at 2nd pcb */
    udp_pcbs = udp_pcbs->next;
    /* pcb not 1st in list */
  } else {
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 8121358:	b132      	cbz	r2, 8121368 <udp_remove+0x1c>
      /* find pcb in udp_pcbs list */
      if (pcb2->next != NULL && pcb2->next == pcb) {
 812135a:	68d3      	ldr	r3, [r2, #12]
 812135c:	428b      	cmp	r3, r1
 812135e:	d100      	bne.n	8121362 <udp_remove+0x16>
 8121360:	b953      	cbnz	r3, 8121378 <udp_remove+0x2c>
 8121362:	461a      	mov	r2, r3
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 8121364:	2a00      	cmp	r2, #0
 8121366:	d1f8      	bne.n	812135a <udp_remove+0xe>
        pcb2->next = pcb->next;
        break;
      }
    }
  }
  memp_free(MEMP_UDP_PCB, pcb);
 8121368:	2001      	movs	r0, #1
 812136a:	f7fa ba01 	b.w	811b770 <memp_free>
    udp_pcbs = udp_pcbs->next;
 812136e:	68c2      	ldr	r2, [r0, #12]
  memp_free(MEMP_UDP_PCB, pcb);
 8121370:	2001      	movs	r0, #1
    udp_pcbs = udp_pcbs->next;
 8121372:	601a      	str	r2, [r3, #0]
  memp_free(MEMP_UDP_PCB, pcb);
 8121374:	f7fa b9fc 	b.w	811b770 <memp_free>
        pcb2->next = pcb->next;
 8121378:	68cb      	ldr	r3, [r1, #12]
  memp_free(MEMP_UDP_PCB, pcb);
 812137a:	2001      	movs	r0, #1
        pcb2->next = pcb->next;
 812137c:	60d3      	str	r3, [r2, #12]
  memp_free(MEMP_UDP_PCB, pcb);
 812137e:	f7fa b9f7 	b.w	811b770 <memp_free>
  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 8121382:	4b04      	ldr	r3, [pc, #16]	; (8121394 <udp_remove+0x48>)
 8121384:	f240 42a1 	movw	r2, #1185	; 0x4a1
 8121388:	4903      	ldr	r1, [pc, #12]	; (8121398 <udp_remove+0x4c>)
 812138a:	4804      	ldr	r0, [pc, #16]	; (812139c <udp_remove+0x50>)
 812138c:	f004 bfd2 	b.w	8126334 <iprintf>
 8121390:	2002e49c 	.word	0x2002e49c
 8121394:	081464a4 	.word	0x081464a4
 8121398:	08146758 	.word	0x08146758
 812139c:	0812b014 	.word	0x0812b014

081213a0 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 81213a0:	b510      	push	{r4, lr}
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 81213a2:	f44f 6299 	mov.w	r2, #1224	; 0x4c8
 81213a6:	4907      	ldr	r1, [pc, #28]	; (81213c4 <udp_new+0x24>)
 81213a8:	2001      	movs	r0, #1
 81213aa:	f7fa f9ab 	bl	811b704 <memp_malloc_fn>
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 81213ae:	4604      	mov	r4, r0
 81213b0:	b128      	cbz	r0, 81213be <udp_new+0x1e>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 81213b2:	2220      	movs	r2, #32
 81213b4:	2100      	movs	r1, #0
 81213b6:	f004 f81f 	bl	81253f8 <memset>
    pcb->ttl = UDP_TTL;
 81213ba:	23ff      	movs	r3, #255	; 0xff
 81213bc:	72e3      	strb	r3, [r4, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
}
 81213be:	4620      	mov	r0, r4
 81213c0:	bd10      	pop	{r4, pc}
 81213c2:	bf00      	nop
 81213c4:	081464a4 	.word	0x081464a4

081213c8 <udp_new_ip_type>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new_ip_type(u8_t type)
{
 81213c8:	b510      	push	{r4, lr}
  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 81213ca:	f44f 6299 	mov.w	r2, #1224	; 0x4c8
 81213ce:	4907      	ldr	r1, [pc, #28]	; (81213ec <udp_new_ip_type+0x24>)
 81213d0:	2001      	movs	r0, #1
 81213d2:	f7fa f997 	bl	811b704 <memp_malloc_fn>
  if (pcb != NULL) {
 81213d6:	4604      	mov	r4, r0
 81213d8:	b128      	cbz	r0, 81213e6 <udp_new_ip_type+0x1e>
    memset(pcb, 0, sizeof(struct udp_pcb));
 81213da:	2220      	movs	r2, #32
 81213dc:	2100      	movs	r1, #0
 81213de:	f004 f80b 	bl	81253f8 <memset>
    pcb->ttl = UDP_TTL;
 81213e2:	23ff      	movs	r3, #255	; 0xff
 81213e4:	72e3      	strb	r3, [r4, #11]
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
}
 81213e6:	4620      	mov	r0, r4
 81213e8:	bd10      	pop	{r4, pc}
 81213ea:	bf00      	nop
 81213ec:	081464a4 	.word	0x081464a4

081213f0 <udp_netif_ip_addr_changed>:
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 81213f0:	b110      	cbz	r0, 81213f8 <udp_netif_ip_addr_changed+0x8>
 81213f2:	6802      	ldr	r2, [r0, #0]
 81213f4:	b101      	cbz	r1, 81213f8 <udp_netif_ip_addr_changed+0x8>
 81213f6:	b902      	cbnz	r2, 81213fa <udp_netif_ip_addr_changed+0xa>
 81213f8:	4770      	bx	lr
 81213fa:	680b      	ldr	r3, [r1, #0]
 81213fc:	2b00      	cmp	r3, #0
 81213fe:	d0fb      	beq.n	81213f8 <udp_netif_ip_addr_changed+0x8>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8121400:	4b08      	ldr	r3, [pc, #32]	; (8121424 <udp_netif_ip_addr_changed+0x34>)
 8121402:	681b      	ldr	r3, [r3, #0]
 8121404:	2b00      	cmp	r3, #0
 8121406:	d0f7      	beq.n	81213f8 <udp_netif_ip_addr_changed+0x8>
{
 8121408:	b410      	push	{r4}
 812140a:	e000      	b.n	812140e <udp_netif_ip_addr_changed+0x1e>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 812140c:	6802      	ldr	r2, [r0, #0]
 812140e:	681c      	ldr	r4, [r3, #0]
 8121410:	4294      	cmp	r4, r2
 8121412:	d101      	bne.n	8121418 <udp_netif_ip_addr_changed+0x28>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 8121414:	680a      	ldr	r2, [r1, #0]
 8121416:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8121418:	68db      	ldr	r3, [r3, #12]
 812141a:	2b00      	cmp	r3, #0
 812141c:	d1f6      	bne.n	812140c <udp_netif_ip_addr_changed+0x1c>
      }
    }
  }
}
 812141e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8121422:	4770      	bx	lr
 8121424:	2002e49c 	.word	0x2002e49c

08121428 <dhcp_option_long>:
  return options_out_len;
}

static u16_t
dhcp_option_long(u16_t options_out_len, u8_t *options, u32_t value)
{
 8121428:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ASSERT("dhcp_option_long: options_out_len + 4 <= DHCP_OPTIONS_LEN", options_out_len + 4U <= DHCP_OPTIONS_LEN);
 812142a:	1d07      	adds	r7, r0, #4
{
 812142c:	4604      	mov	r4, r0
 812142e:	460d      	mov	r5, r1
 8121430:	4616      	mov	r6, r2
  LWIP_ASSERT("dhcp_option_long: options_out_len + 4 <= DHCP_OPTIONS_LEN", options_out_len + 4U <= DHCP_OPTIONS_LEN);
 8121432:	2f44      	cmp	r7, #68	; 0x44
 8121434:	d80e      	bhi.n	8121454 <dhcp_option_long+0x2c>
  options[options_out_len++] = (u8_t)((value & 0xff000000UL) >> 24);
 8121436:	0e33      	lsrs	r3, r6, #24
 8121438:	1c62      	adds	r2, r4, #1
  options[options_out_len++] = (u8_t)((value & 0x00ff0000UL) >> 16);
 812143a:	0c31      	lsrs	r1, r6, #16
  options[options_out_len++] = (u8_t)((value & 0xff000000UL) >> 24);
 812143c:	552b      	strb	r3, [r5, r4]
  options[options_out_len++] = (u8_t)((value & 0x00ff0000UL) >> 16);
 812143e:	b292      	uxth	r2, r2
 8121440:	1ca3      	adds	r3, r4, #2
  options[options_out_len++] = (u8_t)((value & 0x0000ff00UL) >> 8);
 8121442:	3403      	adds	r4, #3
  options[options_out_len++] = (u8_t)((value & 0x00ff0000UL) >> 16);
 8121444:	54a9      	strb	r1, [r5, r2]
  options[options_out_len++] = (u8_t)((value & 0x0000ff00UL) >> 8);
 8121446:	0a32      	lsrs	r2, r6, #8
 8121448:	b29b      	uxth	r3, r3
  options[options_out_len++] = (u8_t)((value & 0x000000ffUL));
 812144a:	b2a4      	uxth	r4, r4
  options[options_out_len++] = (u8_t)((value & 0x0000ff00UL) >> 8);
 812144c:	54ea      	strb	r2, [r5, r3]
  return options_out_len;
}
 812144e:	b2b8      	uxth	r0, r7
  options[options_out_len++] = (u8_t)((value & 0x000000ffUL));
 8121450:	552e      	strb	r6, [r5, r4]
}
 8121452:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  LWIP_ASSERT("dhcp_option_long: options_out_len + 4 <= DHCP_OPTIONS_LEN", options_out_len + 4U <= DHCP_OPTIONS_LEN);
 8121454:	4b03      	ldr	r3, [pc, #12]	; (8121464 <dhcp_option_long+0x3c>)
 8121456:	f240 52b7 	movw	r2, #1463	; 0x5b7
 812145a:	4903      	ldr	r1, [pc, #12]	; (8121468 <dhcp_option_long+0x40>)
 812145c:	4803      	ldr	r0, [pc, #12]	; (812146c <dhcp_option_long+0x44>)
 812145e:	f004 ff69 	bl	8126334 <iprintf>
 8121462:	e7e8      	b.n	8121436 <dhcp_option_long+0xe>
 8121464:	08146770 	.word	0x08146770
 8121468:	081467a8 	.word	0x081467a8
 812146c:	0812b014 	.word	0x0812b014

08121470 <dhcp_check>:
{
 8121470:	b510      	push	{r4, lr}
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8121472:	6a84      	ldr	r4, [r0, #40]	; 0x28
  if (new_state != dhcp->state) {
 8121474:	7963      	ldrb	r3, [r4, #5]
 8121476:	2b08      	cmp	r3, #8
 8121478:	d004      	beq.n	8121484 <dhcp_check+0x14>
    dhcp->tries = 0;
 812147a:	2300      	movs	r3, #0
    dhcp->state = new_state;
 812147c:	2208      	movs	r2, #8
    dhcp->tries = 0;
 812147e:	71a3      	strb	r3, [r4, #6]
    dhcp->state = new_state;
 8121480:	7162      	strb	r2, [r4, #5]
    dhcp->request_timeout = 0;
 8121482:	8123      	strh	r3, [r4, #8]
  result = etharp_query(netif, &dhcp->offered_ip_addr, NULL);
 8121484:	2200      	movs	r2, #0
 8121486:	f104 011c 	add.w	r1, r4, #28
 812148a:	f001 ffab 	bl	81233e4 <etharp_query>
  if (dhcp->tries < 255) {
 812148e:	79a3      	ldrb	r3, [r4, #6]
 8121490:	2bff      	cmp	r3, #255	; 0xff
 8121492:	d001      	beq.n	8121498 <dhcp_check+0x28>
    dhcp->tries++;
 8121494:	3301      	adds	r3, #1
 8121496:	71a3      	strb	r3, [r4, #6]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8121498:	2301      	movs	r3, #1
 812149a:	8123      	strh	r3, [r4, #8]
}
 812149c:	bd10      	pop	{r4, pc}
 812149e:	bf00      	nop

081214a0 <dhcp_bind>:
  LWIP_ERROR("dhcp_bind: netif != NULL", (netif != NULL), return;);
 81214a0:	2800      	cmp	r0, #0
 81214a2:	f000 808e 	beq.w	81215c2 <dhcp_bind+0x122>
  dhcp = netif_dhcp_data(netif);
 81214a6:	6a81      	ldr	r1, [r0, #40]	; 0x28
  LWIP_ERROR("dhcp_bind: dhcp != NULL", (dhcp != NULL), return;);
 81214a8:	2900      	cmp	r1, #0
 81214aa:	f000 8091 	beq.w	81215d0 <dhcp_bind+0x130>
  if (dhcp->offered_t0_lease != 0xffffffffUL) {
 81214ae:	6a8b      	ldr	r3, [r1, #40]	; 0x28
  dhcp->lease_used = 0;
 81214b0:	2200      	movs	r2, #0
  if (dhcp->offered_t0_lease != 0xffffffffUL) {
 81214b2:	f1b3 3fff 	cmp.w	r3, #4294967295
{
 81214b6:	b500      	push	{lr}
  dhcp->lease_used = 0;
 81214b8:	824a      	strh	r2, [r1, #18]
{
 81214ba:	b083      	sub	sp, #12
  if (dhcp->offered_t0_lease != 0xffffffffUL) {
 81214bc:	d00e      	beq.n	81214dc <dhcp_bind+0x3c>
    timeout = (dhcp->offered_t0_lease + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 81214be:	331e      	adds	r3, #30
    if (timeout > 0xffff) {
 81214c0:	f5b3 1f70 	cmp.w	r3, #3932160	; 0x3c0000
 81214c4:	d258      	bcs.n	8121578 <dhcp_bind+0xd8>
    timeout = (dhcp->offered_t0_lease + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 81214c6:	f1a2 3277 	sub.w	r2, r2, #2004318071	; 0x77777777
    if (dhcp->t0_timeout == 0) {
 81214ca:	2b3b      	cmp	r3, #59	; 0x3b
    timeout = (dhcp->offered_t0_lease + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 81214cc:	fba2 c203 	umull	ip, r2, r2, r3
    dhcp->t0_timeout = (u16_t)timeout;
 81214d0:	f3c2 124f 	ubfx	r2, r2, #5, #16
    if (dhcp->t0_timeout == 0) {
 81214d4:	f200 8083 	bhi.w	81215de <dhcp_bind+0x13e>
      dhcp->t0_timeout = 1;
 81214d8:	2301      	movs	r3, #1
 81214da:	828b      	strh	r3, [r1, #20]
  if (dhcp->offered_t1_renew != 0xffffffffUL) {
 81214dc:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 81214de:	1c5a      	adds	r2, r3, #1
 81214e0:	d050      	beq.n	8121584 <dhcp_bind+0xe4>
    timeout = (dhcp->offered_t1_renew + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 81214e2:	331e      	adds	r3, #30
    if (timeout > 0xffff) {
 81214e4:	f5b3 1f70 	cmp.w	r3, #3932160	; 0x3c0000
 81214e8:	d241      	bcs.n	812156e <dhcp_bind+0xce>
    timeout = (dhcp->offered_t1_renew + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 81214ea:	4a40      	ldr	r2, [pc, #256]	; (81215ec <dhcp_bind+0x14c>)
    if (dhcp->t1_timeout == 0) {
 81214ec:	2b3b      	cmp	r3, #59	; 0x3b
    timeout = (dhcp->offered_t1_renew + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 81214ee:	fba2 2c03 	umull	r2, ip, r2, r3
    dhcp->t1_timeout = (u16_t)timeout;
 81214f2:	f3cc 1c4f 	ubfx	ip, ip, #5, #16
    if (dhcp->t1_timeout == 0) {
 81214f6:	d874      	bhi.n	81215e2 <dhcp_bind+0x142>
      dhcp->t1_timeout = 1;
 81214f8:	2301      	movs	r3, #1
 81214fa:	469c      	mov	ip, r3
 81214fc:	814b      	strh	r3, [r1, #10]
  if (dhcp->offered_t2_rebind != 0xffffffffUL) {
 81214fe:	6b0a      	ldr	r2, [r1, #48]	; 0x30
    dhcp->t1_renew_time = dhcp->t1_timeout;
 8121500:	f8a1 c00e 	strh.w	ip, [r1, #14]
  if (dhcp->offered_t2_rebind != 0xffffffffUL) {
 8121504:	1c53      	adds	r3, r2, #1
 8121506:	d042      	beq.n	812158e <dhcp_bind+0xee>
    timeout = (dhcp->offered_t2_rebind + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 8121508:	321e      	adds	r2, #30
    if (timeout > 0xffff) {
 812150a:	f5b2 1f70 	cmp.w	r2, #3932160	; 0x3c0000
 812150e:	d24b      	bcs.n	81215a8 <dhcp_bind+0x108>
    timeout = (dhcp->offered_t2_rebind + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 8121510:	4b36      	ldr	r3, [pc, #216]	; (81215ec <dhcp_bind+0x14c>)
    if (dhcp->t2_timeout == 0) {
 8121512:	2a3b      	cmp	r2, #59	; 0x3b
    timeout = (dhcp->offered_t2_rebind + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 8121514:	fba3 e302 	umull	lr, r3, r3, r2
    dhcp->t2_timeout = (u16_t)timeout;
 8121518:	f3c3 134f 	ubfx	r3, r3, #5, #16
    if (dhcp->t2_timeout == 0) {
 812151c:	d864      	bhi.n	81215e8 <dhcp_bind+0x148>
      dhcp->t2_timeout = 1;
 812151e:	2201      	movs	r2, #1
 8121520:	4613      	mov	r3, r2
 8121522:	818a      	strh	r2, [r1, #12]
    dhcp->t2_rebind_time = dhcp->t2_timeout;
 8121524:	2201      	movs	r2, #1
 8121526:	820b      	strh	r3, [r1, #16]
  if ((dhcp->t1_timeout >= dhcp->t2_timeout) && (dhcp->t2_timeout > 0)) {
 8121528:	459c      	cmp	ip, r3
 812152a:	d302      	bcc.n	8121532 <dhcp_bind+0x92>
 812152c:	b10a      	cbz	r2, 8121532 <dhcp_bind+0x92>
    dhcp->t1_timeout = 0;
 812152e:	2300      	movs	r3, #0
 8121530:	814b      	strh	r3, [r1, #10]
  if (dhcp->subnet_mask_given) {
 8121532:	79cb      	ldrb	r3, [r1, #7]
 8121534:	2b00      	cmp	r3, #0
 8121536:	d02f      	beq.n	8121598 <dhcp_bind+0xf8>
    ip4_addr_copy(sn_mask, dhcp->offered_sn_mask);
 8121538:	6a0b      	ldr	r3, [r1, #32]
 812153a:	9300      	str	r3, [sp, #0]
  ip4_addr_copy(gw_addr, dhcp->offered_gw_addr);
 812153c:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 812153e:	9301      	str	r3, [sp, #4]
  if (ip4_addr_isany_val(gw_addr)) {
 8121540:	b92b      	cbnz	r3, 812154e <dhcp_bind+0xae>
    ip4_addr_get_network(&gw_addr, &dhcp->offered_ip_addr, &sn_mask);
 8121542:	69cb      	ldr	r3, [r1, #28]
 8121544:	9a00      	ldr	r2, [sp, #0]
 8121546:	4013      	ands	r3, r2
    ip4_addr_set_u32(&gw_addr, ip4_addr_get_u32(&gw_addr) | PP_HTONL(0x00000001UL));
 8121548:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 812154c:	9301      	str	r3, [sp, #4]
  if (new_state != dhcp->state) {
 812154e:	794b      	ldrb	r3, [r1, #5]
 8121550:	2b0a      	cmp	r3, #10
 8121552:	d004      	beq.n	812155e <dhcp_bind+0xbe>
    dhcp->tries = 0;
 8121554:	2300      	movs	r3, #0
    dhcp->state = new_state;
 8121556:	220a      	movs	r2, #10
    dhcp->tries = 0;
 8121558:	718b      	strb	r3, [r1, #6]
    dhcp->state = new_state;
 812155a:	714a      	strb	r2, [r1, #5]
    dhcp->request_timeout = 0;
 812155c:	810b      	strh	r3, [r1, #8]
  netif_set_addr(netif, &dhcp->offered_ip_addr, &sn_mask, &gw_addr);
 812155e:	ab01      	add	r3, sp, #4
 8121560:	466a      	mov	r2, sp
 8121562:	311c      	adds	r1, #28
 8121564:	f7fa f982 	bl	811b86c <netif_set_addr>
}
 8121568:	b003      	add	sp, #12
 812156a:	f85d fb04 	ldr.w	pc, [sp], #4
    dhcp->t1_timeout = (u16_t)timeout;
 812156e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8121572:	469c      	mov	ip, r3
 8121574:	814b      	strh	r3, [r1, #10]
    if (dhcp->t1_timeout == 0) {
 8121576:	e7c2      	b.n	81214fe <dhcp_bind+0x5e>
    dhcp->t0_timeout = (u16_t)timeout;
 8121578:	f64f 73ff 	movw	r3, #65535	; 0xffff
 812157c:	828b      	strh	r3, [r1, #20]
  if (dhcp->offered_t1_renew != 0xffffffffUL) {
 812157e:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 8121580:	1c5a      	adds	r2, r3, #1
 8121582:	d1ae      	bne.n	81214e2 <dhcp_bind+0x42>
  if (dhcp->offered_t2_rebind != 0xffffffffUL) {
 8121584:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  if ((dhcp->t1_timeout >= dhcp->t2_timeout) && (dhcp->t2_timeout > 0)) {
 8121586:	f8b1 c00a 	ldrh.w	ip, [r1, #10]
  if (dhcp->offered_t2_rebind != 0xffffffffUL) {
 812158a:	1c53      	adds	r3, r2, #1
 812158c:	d1bc      	bne.n	8121508 <dhcp_bind+0x68>
  if ((dhcp->t1_timeout >= dhcp->t2_timeout) && (dhcp->t2_timeout > 0)) {
 812158e:	898b      	ldrh	r3, [r1, #12]
 8121590:	1e1a      	subs	r2, r3, #0
 8121592:	bf18      	it	ne
 8121594:	2201      	movne	r2, #1
 8121596:	e7c7      	b.n	8121528 <dhcp_bind+0x88>
    if (first_octet <= 127) {
 8121598:	f991 301c 	ldrsb.w	r3, [r1, #28]
    u8_t first_octet = ip4_addr1(&dhcp->offered_ip_addr);
 812159c:	7f0a      	ldrb	r2, [r1, #28]
    if (first_octet <= 127) {
 812159e:	2b00      	cmp	r3, #0
 81215a0:	db07      	blt.n	81215b2 <dhcp_bind+0x112>
      ip4_addr_set_u32(&sn_mask, PP_HTONL(0xff000000UL));
 81215a2:	23ff      	movs	r3, #255	; 0xff
 81215a4:	9300      	str	r3, [sp, #0]
 81215a6:	e7c9      	b.n	812153c <dhcp_bind+0x9c>
    dhcp->t2_timeout = (u16_t)timeout;
 81215a8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 81215ac:	4613      	mov	r3, r2
 81215ae:	818a      	strh	r2, [r1, #12]
    if (dhcp->t2_timeout == 0) {
 81215b0:	e7b8      	b.n	8121524 <dhcp_bind+0x84>
    } else if (first_octet >= 192) {
 81215b2:	2abf      	cmp	r2, #191	; 0xbf
      ip4_addr_set_u32(&sn_mask, PP_HTONL(0xffffff00UL));
 81215b4:	bf8c      	ite	hi
 81215b6:	f06f 437f 	mvnhi.w	r3, #4278190080	; 0xff000000
      ip4_addr_set_u32(&sn_mask, PP_HTONL(0xffff0000UL));
 81215ba:	f64f 73ff 	movwls	r3, #65535	; 0xffff
 81215be:	9300      	str	r3, [sp, #0]
 81215c0:	e7bc      	b.n	812153c <dhcp_bind+0x9c>
  LWIP_ERROR("dhcp_bind: netif != NULL", (netif != NULL), return;);
 81215c2:	4b0b      	ldr	r3, [pc, #44]	; (81215f0 <dhcp_bind+0x150>)
 81215c4:	f240 4215 	movw	r2, #1045	; 0x415
 81215c8:	490a      	ldr	r1, [pc, #40]	; (81215f4 <dhcp_bind+0x154>)
 81215ca:	480b      	ldr	r0, [pc, #44]	; (81215f8 <dhcp_bind+0x158>)
 81215cc:	f004 beb2 	b.w	8126334 <iprintf>
  LWIP_ERROR("dhcp_bind: dhcp != NULL", (dhcp != NULL), return;);
 81215d0:	4b07      	ldr	r3, [pc, #28]	; (81215f0 <dhcp_bind+0x150>)
 81215d2:	f240 4217 	movw	r2, #1047	; 0x417
 81215d6:	4909      	ldr	r1, [pc, #36]	; (81215fc <dhcp_bind+0x15c>)
 81215d8:	4807      	ldr	r0, [pc, #28]	; (81215f8 <dhcp_bind+0x158>)
 81215da:	f004 beab 	b.w	8126334 <iprintf>
    dhcp->t0_timeout = (u16_t)timeout;
 81215de:	828a      	strh	r2, [r1, #20]
 81215e0:	e77c      	b.n	81214dc <dhcp_bind+0x3c>
    dhcp->t1_timeout = (u16_t)timeout;
 81215e2:	f8a1 c00a 	strh.w	ip, [r1, #10]
 81215e6:	e78a      	b.n	81214fe <dhcp_bind+0x5e>
    dhcp->t2_timeout = (u16_t)timeout;
 81215e8:	818b      	strh	r3, [r1, #12]
 81215ea:	e79b      	b.n	8121524 <dhcp_bind+0x84>
 81215ec:	88888889 	.word	0x88888889
 81215f0:	08146770 	.word	0x08146770
 81215f4:	081467e4 	.word	0x081467e4
 81215f8:	0812b014 	.word	0x0812b014
 81215fc:	08146800 	.word	0x08146800

08121600 <dhcp_inc_pcb_refcount>:
{
 8121600:	b538      	push	{r3, r4, r5, lr}
  if (dhcp_pcb_refcount == 0) {
 8121602:	4c15      	ldr	r4, [pc, #84]	; (8121658 <dhcp_inc_pcb_refcount+0x58>)
 8121604:	7823      	ldrb	r3, [r4, #0]
 8121606:	b9fb      	cbnz	r3, 8121648 <dhcp_inc_pcb_refcount+0x48>
    LWIP_ASSERT("dhcp_inc_pcb_refcount(): memory leak", dhcp_pcb == NULL);
 8121608:	4d14      	ldr	r5, [pc, #80]	; (812165c <dhcp_inc_pcb_refcount+0x5c>)
 812160a:	682b      	ldr	r3, [r5, #0]
 812160c:	b12b      	cbz	r3, 812161a <dhcp_inc_pcb_refcount+0x1a>
 812160e:	4b14      	ldr	r3, [pc, #80]	; (8121660 <dhcp_inc_pcb_refcount+0x60>)
 8121610:	22e5      	movs	r2, #229	; 0xe5
 8121612:	4914      	ldr	r1, [pc, #80]	; (8121664 <dhcp_inc_pcb_refcount+0x64>)
 8121614:	4814      	ldr	r0, [pc, #80]	; (8121668 <dhcp_inc_pcb_refcount+0x68>)
 8121616:	f004 fe8d 	bl	8126334 <iprintf>
    dhcp_pcb = udp_new();
 812161a:	f7ff fec1 	bl	81213a0 <udp_new>
 812161e:	6028      	str	r0, [r5, #0]
    if (dhcp_pcb == NULL) {
 8121620:	b1b0      	cbz	r0, 8121650 <dhcp_inc_pcb_refcount+0x50>
    ip_set_option(dhcp_pcb, SOF_BROADCAST);
 8121622:	7a42      	ldrb	r2, [r0, #9]
    udp_bind(dhcp_pcb, IP4_ADDR_ANY, LWIP_IANA_PORT_DHCP_CLIENT);
 8121624:	4911      	ldr	r1, [pc, #68]	; (812166c <dhcp_inc_pcb_refcount+0x6c>)
    ip_set_option(dhcp_pcb, SOF_BROADCAST);
 8121626:	f042 0220 	orr.w	r2, r2, #32
 812162a:	7242      	strb	r2, [r0, #9]
    udp_bind(dhcp_pcb, IP4_ADDR_ANY, LWIP_IANA_PORT_DHCP_CLIENT);
 812162c:	2244      	movs	r2, #68	; 0x44
 812162e:	f7ff fc67 	bl	8120f00 <udp_bind>
    udp_connect(dhcp_pcb, IP4_ADDR_ANY, LWIP_IANA_PORT_DHCP_SERVER);
 8121632:	2243      	movs	r2, #67	; 0x43
 8121634:	490d      	ldr	r1, [pc, #52]	; (812166c <dhcp_inc_pcb_refcount+0x6c>)
 8121636:	6828      	ldr	r0, [r5, #0]
 8121638:	f7ff fe30 	bl	812129c <udp_connect>
    udp_recv(dhcp_pcb, dhcp_recv, NULL);
 812163c:	2200      	movs	r2, #0
 812163e:	490c      	ldr	r1, [pc, #48]	; (8121670 <dhcp_inc_pcb_refcount+0x70>)
 8121640:	6828      	ldr	r0, [r5, #0]
 8121642:	f7ff fe71 	bl	8121328 <udp_recv>
  dhcp_pcb_refcount++;
 8121646:	7823      	ldrb	r3, [r4, #0]
 8121648:	3301      	adds	r3, #1
  return ERR_OK;
 812164a:	2000      	movs	r0, #0
  dhcp_pcb_refcount++;
 812164c:	7023      	strb	r3, [r4, #0]
}
 812164e:	bd38      	pop	{r3, r4, r5, pc}
      return ERR_MEM;
 8121650:	f04f 30ff 	mov.w	r0, #4294967295
}
 8121654:	bd38      	pop	{r3, r4, r5, pc}
 8121656:	bf00      	nop
 8121658:	2002e4a4 	.word	0x2002e4a4
 812165c:	2002e4a0 	.word	0x2002e4a0
 8121660:	08146770 	.word	0x08146770
 8121664:	08146818 	.word	0x08146818
 8121668:	0812b014 	.word	0x0812b014
 812166c:	08146e24 	.word	0x08146e24
 8121670:	08121f19 	.word	0x08121f19

08121674 <dhcp_dec_pcb_refcount>:
{
 8121674:	b538      	push	{r3, r4, r5, lr}
  LWIP_ASSERT("dhcp_pcb_refcount(): refcount error", (dhcp_pcb_refcount > 0));
 8121676:	4d0b      	ldr	r5, [pc, #44]	; (81216a4 <dhcp_dec_pcb_refcount+0x30>)
 8121678:	782c      	ldrb	r4, [r5, #0]
 812167a:	b154      	cbz	r4, 8121692 <dhcp_dec_pcb_refcount+0x1e>
  dhcp_pcb_refcount--;
 812167c:	3c01      	subs	r4, #1
 812167e:	b2e4      	uxtb	r4, r4
 8121680:	702c      	strb	r4, [r5, #0]
  if (dhcp_pcb_refcount == 0) {
 8121682:	b104      	cbz	r4, 8121686 <dhcp_dec_pcb_refcount+0x12>
}
 8121684:	bd38      	pop	{r3, r4, r5, pc}
    udp_remove(dhcp_pcb);
 8121686:	4d08      	ldr	r5, [pc, #32]	; (81216a8 <dhcp_dec_pcb_refcount+0x34>)
 8121688:	6828      	ldr	r0, [r5, #0]
 812168a:	f7ff fe5f 	bl	812134c <udp_remove>
    dhcp_pcb = NULL;
 812168e:	602c      	str	r4, [r5, #0]
}
 8121690:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("dhcp_pcb_refcount(): refcount error", (dhcp_pcb_refcount > 0));
 8121692:	4b06      	ldr	r3, [pc, #24]	; (81216ac <dhcp_dec_pcb_refcount+0x38>)
 8121694:	22ff      	movs	r2, #255	; 0xff
 8121696:	4906      	ldr	r1, [pc, #24]	; (81216b0 <dhcp_dec_pcb_refcount+0x3c>)
 8121698:	4806      	ldr	r0, [pc, #24]	; (81216b4 <dhcp_dec_pcb_refcount+0x40>)
 812169a:	f004 fe4b 	bl	8126334 <iprintf>
  dhcp_pcb_refcount--;
 812169e:	782c      	ldrb	r4, [r5, #0]
 81216a0:	e7ec      	b.n	812167c <dhcp_dec_pcb_refcount+0x8>
 81216a2:	bf00      	nop
 81216a4:	2002e4a4 	.word	0x2002e4a4
 81216a8:	2002e4a0 	.word	0x2002e4a0
 81216ac:	08146770 	.word	0x08146770
 81216b0:	08146840 	.word	0x08146840
 81216b4:	0812b014 	.word	0x0812b014

081216b8 <dhcp_handle_ack.isra.0>:
dhcp_handle_ack(struct netif *netif, struct dhcp_msg *msg_in)
 81216b8:	b530      	push	{r4, r5, lr}
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_LEASE_TIME)) {
 81216ba:	4d29      	ldr	r5, [pc, #164]	; (8121760 <dhcp_handle_ack.isra.0+0xa8>)
  ip4_addr_set_zero(&dhcp->offered_sn_mask);
 81216bc:	2300      	movs	r3, #0
dhcp_handle_ack(struct netif *netif, struct dhcp_msg *msg_in)
 81216be:	b083      	sub	sp, #12
 81216c0:	4604      	mov	r4, r0
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_LEASE_TIME)) {
 81216c2:	78ea      	ldrb	r2, [r5, #3]
  ip4_addr_set_zero(&dhcp->offered_gw_addr);
 81216c4:	e9c0 3308 	strd	r3, r3, [r0, #32]
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_LEASE_TIME)) {
 81216c8:	b112      	cbz	r2, 81216d0 <dhcp_handle_ack.isra.0+0x18>
    dhcp->offered_t0_lease = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_LEASE_TIME);
 81216ca:	4b26      	ldr	r3, [pc, #152]	; (8121764 <dhcp_handle_ack.isra.0+0xac>)
 81216cc:	68db      	ldr	r3, [r3, #12]
 81216ce:	6283      	str	r3, [r0, #40]	; 0x28
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_T1)) {
 81216d0:	792b      	ldrb	r3, [r5, #4]
 81216d2:	2b00      	cmp	r3, #0
 81216d4:	d041      	beq.n	812175a <dhcp_handle_ack.isra.0+0xa2>
    dhcp->offered_t1_renew = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_T1);
 81216d6:	4b23      	ldr	r3, [pc, #140]	; (8121764 <dhcp_handle_ack.isra.0+0xac>)
 81216d8:	691b      	ldr	r3, [r3, #16]
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_T2)) {
 81216da:	796a      	ldrb	r2, [r5, #5]
 81216dc:	62e3      	str	r3, [r4, #44]	; 0x2c
 81216de:	b312      	cbz	r2, 8121726 <dhcp_handle_ack.isra.0+0x6e>
    dhcp->offered_t2_rebind = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_T2);
 81216e0:	4b20      	ldr	r3, [pc, #128]	; (8121764 <dhcp_handle_ack.isra.0+0xac>)
 81216e2:	695b      	ldr	r3, [r3, #20]
 81216e4:	6323      	str	r3, [r4, #48]	; 0x30
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)) {
 81216e6:	79ab      	ldrb	r3, [r5, #6]
  ip4_addr_copy(dhcp->offered_ip_addr, msg_in->yiaddr);
 81216e8:	690a      	ldr	r2, [r1, #16]
 81216ea:	61e2      	str	r2, [r4, #28]
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)) {
 81216ec:	bb2b      	cbnz	r3, 812173a <dhcp_handle_ack.isra.0+0x82>
    dhcp->subnet_mask_given = 0;
 81216ee:	71e3      	strb	r3, [r4, #7]
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_ROUTER)) {
 81216f0:	79eb      	ldrb	r3, [r5, #7]
 81216f2:	2b00      	cmp	r3, #0
 81216f4:	d12b      	bne.n	812174e <dhcp_handle_ack.isra.0+0x96>
  for (n = 0; (n < LWIP_DHCP_PROVIDE_DNS_SERVERS) && dhcp_option_given(dhcp, DHCP_OPTION_IDX_DNS_SERVER + n); n++) {
 81216f6:	7a2b      	ldrb	r3, [r5, #8]
 81216f8:	b19b      	cbz	r3, 8121722 <dhcp_handle_ack.isra.0+0x6a>
    ip_addr_set_ip4_u32_val(dns_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_DNS_SERVER + n)));
 81216fa:	4c1a      	ldr	r4, [pc, #104]	; (8121764 <dhcp_handle_ack.isra.0+0xac>)
 81216fc:	6a20      	ldr	r0, [r4, #32]
 81216fe:	f7f8 fd17 	bl	811a130 <lwip_htonl>
    dns_setserver(n, &dns_addr);
 8121702:	a901      	add	r1, sp, #4
    ip_addr_set_ip4_u32_val(dns_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_DNS_SERVER + n)));
 8121704:	9001      	str	r0, [sp, #4]
    dns_setserver(n, &dns_addr);
 8121706:	2000      	movs	r0, #0
 8121708:	f7f9 f8b8 	bl	811a87c <dns_setserver>
  for (n = 0; (n < LWIP_DHCP_PROVIDE_DNS_SERVERS) && dhcp_option_given(dhcp, DHCP_OPTION_IDX_DNS_SERVER + n); n++) {
 812170c:	7a6b      	ldrb	r3, [r5, #9]
 812170e:	b143      	cbz	r3, 8121722 <dhcp_handle_ack.isra.0+0x6a>
    ip_addr_set_ip4_u32_val(dns_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_DNS_SERVER + n)));
 8121710:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8121712:	f7f8 fd0d 	bl	811a130 <lwip_htonl>
 8121716:	4603      	mov	r3, r0
    dns_setserver(n, &dns_addr);
 8121718:	a901      	add	r1, sp, #4
 812171a:	2001      	movs	r0, #1
    ip_addr_set_ip4_u32_val(dns_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_DNS_SERVER + n)));
 812171c:	9301      	str	r3, [sp, #4]
    dns_setserver(n, &dns_addr);
 812171e:	f7f9 f8ad 	bl	811a87c <dns_setserver>
}
 8121722:	b003      	add	sp, #12
 8121724:	bd30      	pop	{r4, r5, pc}
    dhcp->offered_t2_rebind = (dhcp->offered_t0_lease * 7U) / 8U;
 8121726:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8121728:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 812172c:	08db      	lsrs	r3, r3, #3
 812172e:	6323      	str	r3, [r4, #48]	; 0x30
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)) {
 8121730:	79ab      	ldrb	r3, [r5, #6]
  ip4_addr_copy(dhcp->offered_ip_addr, msg_in->yiaddr);
 8121732:	690a      	ldr	r2, [r1, #16]
 8121734:	61e2      	str	r2, [r4, #28]
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)) {
 8121736:	2b00      	cmp	r3, #0
 8121738:	d0d9      	beq.n	81216ee <dhcp_handle_ack.isra.0+0x36>
    ip4_addr_set_u32(&dhcp->offered_sn_mask, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)));
 812173a:	4b0a      	ldr	r3, [pc, #40]	; (8121764 <dhcp_handle_ack.isra.0+0xac>)
 812173c:	6998      	ldr	r0, [r3, #24]
 812173e:	f7f8 fcf7 	bl	811a130 <lwip_htonl>
    dhcp->subnet_mask_given = 1;
 8121742:	2301      	movs	r3, #1
    ip4_addr_set_u32(&dhcp->offered_sn_mask, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)));
 8121744:	6220      	str	r0, [r4, #32]
    dhcp->subnet_mask_given = 1;
 8121746:	71e3      	strb	r3, [r4, #7]
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_ROUTER)) {
 8121748:	79eb      	ldrb	r3, [r5, #7]
 812174a:	2b00      	cmp	r3, #0
 812174c:	d0d3      	beq.n	81216f6 <dhcp_handle_ack.isra.0+0x3e>
    ip4_addr_set_u32(&dhcp->offered_gw_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_ROUTER)));
 812174e:	4b05      	ldr	r3, [pc, #20]	; (8121764 <dhcp_handle_ack.isra.0+0xac>)
 8121750:	69d8      	ldr	r0, [r3, #28]
 8121752:	f7f8 fced 	bl	811a130 <lwip_htonl>
 8121756:	6260      	str	r0, [r4, #36]	; 0x24
 8121758:	e7cd      	b.n	81216f6 <dhcp_handle_ack.isra.0+0x3e>
    dhcp->offered_t1_renew = dhcp->offered_t0_lease / 2;
 812175a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 812175c:	085b      	lsrs	r3, r3, #1
 812175e:	e7bc      	b.n	81216da <dhcp_handle_ack.isra.0+0x22>
 8121760:	2002e4a8 	.word	0x2002e4a8
 8121764:	2002e4b4 	.word	0x2002e4b4

08121768 <dhcp_create_msg>:
 * @param dhcp dhcp control struct
 * @param message_type message type of the request
 */
static struct pbuf *
dhcp_create_msg(struct netif *netif, struct dhcp *dhcp, u8_t message_type, u16_t *options_out_len)
{
 8121768:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (!xid_initialised) {
    xid = DHCP_GLOBAL_XID;
    xid_initialised = !xid_initialised;
  }
#endif
  LWIP_ERROR("dhcp_create_msg: netif != NULL", (netif != NULL), return NULL;);
 812176c:	4681      	mov	r9, r0
 812176e:	2800      	cmp	r0, #0
 8121770:	f000 8097 	beq.w	81218a2 <dhcp_create_msg+0x13a>
  LWIP_ERROR("dhcp_create_msg: dhcp != NULL", (dhcp != NULL), return NULL;);
 8121774:	460c      	mov	r4, r1
 8121776:	2900      	cmp	r1, #0
 8121778:	f000 808a 	beq.w	8121890 <dhcp_create_msg+0x128>
  p_out = pbuf_alloc(PBUF_TRANSPORT, sizeof(struct dhcp_msg), PBUF_RAM);
 812177c:	4616      	mov	r6, r2
 812177e:	f44f 719a 	mov.w	r1, #308	; 0x134
 8121782:	f44f 7220 	mov.w	r2, #640	; 0x280
 8121786:	2036      	movs	r0, #54	; 0x36
 8121788:	461f      	mov	r7, r3
 812178a:	f7fa fb37 	bl	811bdfc <pbuf_alloc>
  if (p_out == NULL) {
 812178e:	4605      	mov	r5, r0
 8121790:	2800      	cmp	r0, #0
 8121792:	d049      	beq.n	8121828 <dhcp_create_msg+0xc0>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("dhcp_create_msg(): could not allocate pbuf\n"));
    return NULL;
  }
  LWIP_ASSERT("dhcp_create_msg: check that first pbuf can hold struct dhcp_msg",
 8121794:	8943      	ldrh	r3, [r0, #10]
 8121796:	f5b3 7f9a 	cmp.w	r3, #308	; 0x134
 812179a:	d371      	bcc.n	8121880 <dhcp_create_msg+0x118>
              (p_out->len >= sizeof(struct dhcp_msg)));

  /* DHCP_REQUEST should reuse 'xid' from DHCPOFFER */
  if ((message_type != DHCP_REQUEST) || (dhcp->state == DHCP_STATE_REBOOTING)) {
 812179c:	2e03      	cmp	r6, #3
 812179e:	d051      	beq.n	8121844 <dhcp_create_msg+0xdc>
    /* reuse transaction identifier in retransmissions */
    if (dhcp->tries == 0) {
 81217a0:	79a3      	ldrb	r3, [r4, #6]
 81217a2:	2b00      	cmp	r3, #0
 81217a4:	d043      	beq.n	812182e <dhcp_create_msg+0xc6>
      xid = LWIP_RAND();
#else /* DHCP_CREATE_RAND_XID && defined(LWIP_RAND) */
      xid++;
#endif /* DHCP_CREATE_RAND_XID && defined(LWIP_RAND) */
    }
    dhcp->xid = xid;
 81217a6:	4b43      	ldr	r3, [pc, #268]	; (81218b4 <dhcp_create_msg+0x14c>)
 81217a8:	6818      	ldr	r0, [r3, #0]
  }
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE,
              ("transaction id xid(%"X32_F")\n", xid));

  msg_out = (struct dhcp_msg *)p_out->payload;
 81217aa:	f8d5 8004 	ldr.w	r8, [r5, #4]
  memset(msg_out, 0, sizeof(struct dhcp_msg));
 81217ae:	f44f 729a 	mov.w	r2, #308	; 0x134
 81217b2:	2100      	movs	r1, #0
    dhcp->xid = xid;
 81217b4:	6020      	str	r0, [r4, #0]
  memset(msg_out, 0, sizeof(struct dhcp_msg));
 81217b6:	4640      	mov	r0, r8
 81217b8:	f003 fe1e 	bl	81253f8 <memset>

  msg_out->op = DHCP_BOOTREQUEST;
 81217bc:	2301      	movs	r3, #1
 81217be:	f888 3000 	strb.w	r3, [r8]
  /* @todo: make link layer independent */
  msg_out->htype = LWIP_IANA_HWTYPE_ETHERNET;
 81217c2:	f888 3001 	strb.w	r3, [r8, #1]
  msg_out->hlen = netif->hwaddr_len;
 81217c6:	f899 3034 	ldrb.w	r3, [r9, #52]	; 0x34
 81217ca:	f888 3002 	strb.w	r3, [r8, #2]
  msg_out->xid = lwip_htonl(dhcp->xid);
 81217ce:	6820      	ldr	r0, [r4, #0]
 81217d0:	f7f8 fcae 	bl	811a130 <lwip_htonl>
  /* we don't need the broadcast flag since we can receive unicast traffic
     before being fully configured! */
  /* set ciaddr to netif->ip_addr based on message_type and state */
  if ((message_type == DHCP_INFORM) || (message_type == DHCP_DECLINE) || (message_type == DHCP_RELEASE) ||
 81217d4:	2e04      	cmp	r6, #4
  msg_out->xid = lwip_htonl(dhcp->xid);
 81217d6:	f8c8 0004 	str.w	r0, [r8, #4]
  if ((message_type == DHCP_INFORM) || (message_type == DHCP_DECLINE) || (message_type == DHCP_RELEASE) ||
 81217da:	d12d      	bne.n	8121838 <dhcp_create_msg+0xd0>
      ((message_type == DHCP_REQUEST) && /* DHCP_STATE_BOUND not used for sending! */
       ((dhcp->state == DHCP_STATE_RENEWING) || dhcp->state == DHCP_STATE_REBINDING))) {
    ip4_addr_copy(msg_out->ciaddr, *netif_ip4_addr(netif));
 81217dc:	f8d9 3004 	ldr.w	r3, [r9, #4]
 81217e0:	f8c8 300c 	str.w	r3, [r8, #12]
  }
  for (i = 0; i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 81217e4:	f109 012e 	add.w	r1, r9, #46	; 0x2e
 81217e8:	f109 0434 	add.w	r4, r9, #52	; 0x34
 81217ec:	f108 0c1c 	add.w	ip, r8, #28
    /* copy netif hardware address (padded with zeroes through memset already) */
    msg_out->chaddr[i] = netif->hwaddr[i];
 81217f0:	f811 eb01 	ldrb.w	lr, [r1], #1
  for (i = 0; i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 81217f4:	428c      	cmp	r4, r1
    msg_out->chaddr[i] = netif->hwaddr[i];
 81217f6:	f80c eb01 	strb.w	lr, [ip], #1
  for (i = 0; i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 81217fa:	d1f9      	bne.n	81217f0 <dhcp_create_msg+0x88>
  }
  msg_out->cookie = PP_HTONL(DHCP_MAGIC_COOKIE);
 81217fc:	2363      	movs	r3, #99	; 0x63
 81217fe:	f06f 027d 	mvn.w	r2, #125	; 0x7d
  options[options_out_len++] = value;
 8121802:	f888 60f2 	strb.w	r6, [r8, #242]	; 0xf2
  msg_out->cookie = PP_HTONL(DHCP_MAGIC_COOKIE);
 8121806:	f888 30ec 	strb.w	r3, [r8, #236]	; 0xec
 812180a:	f888 30ef 	strb.w	r3, [r8, #239]	; 0xef
  options[options_out_len++] = option_type;
 812180e:	2335      	movs	r3, #53	; 0x35
  msg_out->cookie = PP_HTONL(DHCP_MAGIC_COOKIE);
 8121810:	f888 20ed 	strb.w	r2, [r8, #237]	; 0xed
 8121814:	2253      	movs	r2, #83	; 0x53
  options[options_out_len++] = option_type;
 8121816:	f888 30f0 	strb.w	r3, [r8, #240]	; 0xf0
  options[options_out_len++] = option_len;
 812181a:	2301      	movs	r3, #1
  msg_out->cookie = PP_HTONL(DHCP_MAGIC_COOKIE);
 812181c:	f888 20ee 	strb.w	r2, [r8, #238]	; 0xee
  options[options_out_len++] = option_len;
 8121820:	f888 30f1 	strb.w	r3, [r8, #241]	; 0xf1
  /* Add option MESSAGE_TYPE */
  options_out_len_loc = dhcp_option(0, msg_out->options, DHCP_OPTION_MESSAGE_TYPE, DHCP_OPTION_MESSAGE_TYPE_LEN);
  options_out_len_loc = dhcp_option_byte(options_out_len_loc, msg_out->options, message_type);
  if (options_out_len) {
    *options_out_len = options_out_len_loc;
 8121824:	2303      	movs	r3, #3
 8121826:	803b      	strh	r3, [r7, #0]
  }
  return p_out;
}
 8121828:	4628      	mov	r0, r5
 812182a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      xid = LWIP_RAND();
 812182e:	f004 fe25 	bl	812647c <rand>
 8121832:	4b20      	ldr	r3, [pc, #128]	; (81218b4 <dhcp_create_msg+0x14c>)
 8121834:	6018      	str	r0, [r3, #0]
 8121836:	e7b8      	b.n	81217aa <dhcp_create_msg+0x42>
  if ((message_type == DHCP_INFORM) || (message_type == DHCP_DECLINE) || (message_type == DHCP_RELEASE) ||
 8121838:	1ff3      	subs	r3, r6, #7
 812183a:	2b01      	cmp	r3, #1
 812183c:	d9ce      	bls.n	81217dc <dhcp_create_msg+0x74>
 812183e:	2e03      	cmp	r6, #3
 8121840:	d1d0      	bne.n	81217e4 <dhcp_create_msg+0x7c>
 8121842:	e018      	b.n	8121876 <dhcp_create_msg+0x10e>
  if ((message_type != DHCP_REQUEST) || (dhcp->state == DHCP_STATE_REBOOTING)) {
 8121844:	7963      	ldrb	r3, [r4, #5]
 8121846:	2b03      	cmp	r3, #3
 8121848:	d0aa      	beq.n	81217a0 <dhcp_create_msg+0x38>
  msg_out = (struct dhcp_msg *)p_out->payload;
 812184a:	f8d5 8004 	ldr.w	r8, [r5, #4]
  memset(msg_out, 0, sizeof(struct dhcp_msg));
 812184e:	f44f 729a 	mov.w	r2, #308	; 0x134
 8121852:	2100      	movs	r1, #0
 8121854:	4640      	mov	r0, r8
 8121856:	f003 fdcf 	bl	81253f8 <memset>
  msg_out->op = DHCP_BOOTREQUEST;
 812185a:	2301      	movs	r3, #1
 812185c:	f888 3000 	strb.w	r3, [r8]
  msg_out->htype = LWIP_IANA_HWTYPE_ETHERNET;
 8121860:	f888 3001 	strb.w	r3, [r8, #1]
  msg_out->hlen = netif->hwaddr_len;
 8121864:	f899 3034 	ldrb.w	r3, [r9, #52]	; 0x34
 8121868:	f888 3002 	strb.w	r3, [r8, #2]
  msg_out->xid = lwip_htonl(dhcp->xid);
 812186c:	6820      	ldr	r0, [r4, #0]
 812186e:	f7f8 fc5f 	bl	811a130 <lwip_htonl>
 8121872:	f8c8 0004 	str.w	r0, [r8, #4]
       ((dhcp->state == DHCP_STATE_RENEWING) || dhcp->state == DHCP_STATE_REBINDING))) {
 8121876:	7963      	ldrb	r3, [r4, #5]
      ((message_type == DHCP_REQUEST) && /* DHCP_STATE_BOUND not used for sending! */
 8121878:	3b04      	subs	r3, #4
 812187a:	2b01      	cmp	r3, #1
 812187c:	d8b2      	bhi.n	81217e4 <dhcp_create_msg+0x7c>
 812187e:	e7ad      	b.n	81217dc <dhcp_create_msg+0x74>
  LWIP_ASSERT("dhcp_create_msg: check that first pbuf can hold struct dhcp_msg",
 8121880:	4b0d      	ldr	r3, [pc, #52]	; (81218b8 <dhcp_create_msg+0x150>)
 8121882:	f240 7271 	movw	r2, #1905	; 0x771
 8121886:	490d      	ldr	r1, [pc, #52]	; (81218bc <dhcp_create_msg+0x154>)
 8121888:	480d      	ldr	r0, [pc, #52]	; (81218c0 <dhcp_create_msg+0x158>)
 812188a:	f004 fd53 	bl	8126334 <iprintf>
 812188e:	e785      	b.n	812179c <dhcp_create_msg+0x34>
  LWIP_ERROR("dhcp_create_msg: dhcp != NULL", (dhcp != NULL), return NULL;);
 8121890:	4b09      	ldr	r3, [pc, #36]	; (81218b8 <dhcp_create_msg+0x150>)
 8121892:	f240 726a 	movw	r2, #1898	; 0x76a
 8121896:	490b      	ldr	r1, [pc, #44]	; (81218c4 <dhcp_create_msg+0x15c>)
 8121898:	4625      	mov	r5, r4
 812189a:	4809      	ldr	r0, [pc, #36]	; (81218c0 <dhcp_create_msg+0x158>)
 812189c:	f004 fd4a 	bl	8126334 <iprintf>
 81218a0:	e7c2      	b.n	8121828 <dhcp_create_msg+0xc0>
  LWIP_ERROR("dhcp_create_msg: netif != NULL", (netif != NULL), return NULL;);
 81218a2:	4b05      	ldr	r3, [pc, #20]	; (81218b8 <dhcp_create_msg+0x150>)
 81218a4:	f240 7269 	movw	r2, #1897	; 0x769
 81218a8:	4907      	ldr	r1, [pc, #28]	; (81218c8 <dhcp_create_msg+0x160>)
 81218aa:	464d      	mov	r5, r9
 81218ac:	4804      	ldr	r0, [pc, #16]	; (81218c0 <dhcp_create_msg+0x158>)
 81218ae:	f004 fd41 	bl	8126334 <iprintf>
 81218b2:	e7b9      	b.n	8121828 <dhcp_create_msg+0xc0>
 81218b4:	2002e4dc 	.word	0x2002e4dc
 81218b8:	08146770 	.word	0x08146770
 81218bc:	081468a4 	.word	0x081468a4
 81218c0:	0812b014 	.word	0x0812b014
 81218c4:	08146884 	.word	0x08146884
 81218c8:	08146864 	.word	0x08146864

081218cc <dhcp_reboot.isra.0>:
dhcp_reboot(struct netif *netif)
 81218cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  struct dhcp *dhcp = netif_dhcp_data(netif);
 81218d0:	f8d0 a028 	ldr.w	sl, [r0, #40]	; 0x28
dhcp_reboot(struct netif *netif)
 81218d4:	b087      	sub	sp, #28
 81218d6:	4681      	mov	r9, r0
  if (new_state != dhcp->state) {
 81218d8:	f89a 3005 	ldrb.w	r3, [sl, #5]
 81218dc:	2b03      	cmp	r3, #3
 81218de:	d007      	beq.n	81218f0 <dhcp_reboot.isra.0+0x24>
    dhcp->tries = 0;
 81218e0:	2300      	movs	r3, #0
    dhcp->state = new_state;
 81218e2:	2203      	movs	r2, #3
    dhcp->tries = 0;
 81218e4:	f88a 3006 	strb.w	r3, [sl, #6]
    dhcp->state = new_state;
 81218e8:	f88a 2005 	strb.w	r2, [sl, #5]
    dhcp->request_timeout = 0;
 81218ec:	f8aa 3008 	strh.w	r3, [sl, #8]
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 81218f0:	f10d 0316 	add.w	r3, sp, #22
 81218f4:	2203      	movs	r2, #3
 81218f6:	4651      	mov	r1, sl
 81218f8:	4648      	mov	r0, r9
 81218fa:	f7ff ff35 	bl	8121768 <dhcp_create_msg>
  if (p_out != NULL) {
 81218fe:	4607      	mov	r7, r0
 8121900:	2800      	cmp	r0, #0
 8121902:	f000 808d 	beq.w	8121a20 <dhcp_reboot.isra.0+0x154>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 8121906:	f8bd 4016 	ldrh.w	r4, [sp, #22]
 812190a:	6846      	ldr	r6, [r0, #4]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 812190c:	f104 0804 	add.w	r8, r4, #4
 8121910:	1ca5      	adds	r5, r4, #2
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 8121912:	36f0      	adds	r6, #240	; 0xf0
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8121914:	f1b8 0f44 	cmp.w	r8, #68	; 0x44
 8121918:	f200 80a3 	bhi.w	8121a62 <dhcp_reboot.isra.0+0x196>
  options[options_out_len++] = option_type;
 812191c:	2239      	movs	r2, #57	; 0x39
 812191e:	1c63      	adds	r3, r4, #1
 8121920:	fa1f fb85 	uxth.w	fp, r5
 8121924:	5532      	strb	r2, [r6, r4]
  options[options_out_len++] = option_len;
 8121926:	b29b      	uxth	r3, r3
 8121928:	2202      	movs	r2, #2
 812192a:	54f2      	strb	r2, [r6, r3]
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 812192c:	eb0b 0302 	add.w	r3, fp, r2
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 8121930:	f8ad 5016 	strh.w	r5, [sp, #22]
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 8121934:	2b44      	cmp	r3, #68	; 0x44
 8121936:	f200 80ac 	bhi.w	8121a92 <dhcp_reboot.isra.0+0x1c6>
  options[options_out_len++] = (u8_t)((value & 0xff00U) >> 8);
 812193a:	2202      	movs	r2, #2
 812193c:	1ce3      	adds	r3, r4, #3
 812193e:	fa1f f588 	uxth.w	r5, r8
 8121942:	f806 200b 	strb.w	r2, [r6, fp]
  options[options_out_len++] = (u8_t) (value & 0x00ffU);
 8121946:	b29b      	uxth	r3, r3
 8121948:	2240      	movs	r2, #64	; 0x40
 812194a:	54f2      	strb	r2, [r6, r3]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 812194c:	1dab      	adds	r3, r5, #6
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN_MIN_REQUIRED);
 812194e:	f8ad 8016 	strh.w	r8, [sp, #22]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8121952:	2b44      	cmp	r3, #68	; 0x44
 8121954:	f200 8095 	bhi.w	8121a82 <dhcp_reboot.isra.0+0x1b6>
  options[options_out_len++] = option_type;
 8121958:	1d63      	adds	r3, r4, #5
 812195a:	2232      	movs	r2, #50	; 0x32
  options[options_out_len++] = option_len;
 812195c:	3406      	adds	r4, #6
  options[options_out_len++] = option_type;
 812195e:	5572      	strb	r2, [r6, r5]
  options[options_out_len++] = option_len;
 8121960:	b29b      	uxth	r3, r3
 8121962:	2204      	movs	r2, #4
 8121964:	b2a4      	uxth	r4, r4
 8121966:	54f2      	strb	r2, [r6, r3]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 8121968:	f8da 001c 	ldr.w	r0, [sl, #28]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 812196c:	f8ad 4016 	strh.w	r4, [sp, #22]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 8121970:	f7f8 fbde 	bl	811a130 <lwip_htonl>
 8121974:	4631      	mov	r1, r6
 8121976:	4602      	mov	r2, r0
 8121978:	4620      	mov	r0, r4
 812197a:	f7ff fd55 	bl	8121428 <dhcp_option_long>
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 812197e:	1d83      	adds	r3, r0, #6
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 8121980:	4605      	mov	r5, r0
 8121982:	f8ad 0016 	strh.w	r0, [sp, #22]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8121986:	2b44      	cmp	r3, #68	; 0x44
 8121988:	9303      	str	r3, [sp, #12]
 812198a:	d872      	bhi.n	8121a72 <dhcp_reboot.isra.0+0x1a6>
  options[options_out_len++] = option_len;
 812198c:	1cac      	adds	r4, r5, #2
  options[options_out_len++] = option_type;
 812198e:	2237      	movs	r2, #55	; 0x37
 8121990:	1c6b      	adds	r3, r5, #1
 8121992:	f8df 8134 	ldr.w	r8, [pc, #308]	; 8121ac8 <dhcp_reboot.isra.0+0x1fc>
  options[options_out_len++] = option_len;
 8121996:	b2a4      	uxth	r4, r4
  options[options_out_len++] = option_type;
 8121998:	5572      	strb	r2, [r6, r5]
  options[options_out_len++] = option_len;
 812199a:	b29b      	uxth	r3, r3
 812199c:	2204      	movs	r2, #4
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 812199e:	2c43      	cmp	r4, #67	; 0x43
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 81219a0:	f04f 0b01 	mov.w	fp, #1
  options[options_out_len++] = option_len;
 81219a4:	54f2      	strb	r2, [r6, r3]
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 81219a6:	493f      	ldr	r1, [pc, #252]	; (8121aa4 <dhcp_reboot.isra.0+0x1d8>)
 81219a8:	4b3f      	ldr	r3, [pc, #252]	; (8121aa8 <dhcp_reboot.isra.0+0x1dc>)
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 81219aa:	f8ad 4016 	strh.w	r4, [sp, #22]
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 81219ae:	d80c      	bhi.n	81219ca <dhcp_reboot.isra.0+0xfe>
  options[options_out_len++] = value;
 81219b0:	1c62      	adds	r2, r4, #1
 81219b2:	f806 b004 	strb.w	fp, [r6, r4]
 81219b6:	b294      	uxth	r4, r2
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 81219b8:	4a3c      	ldr	r2, [pc, #240]	; (8121aac <dhcp_reboot.isra.0+0x1e0>)
 81219ba:	4590      	cmp	r8, r2
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 81219bc:	f8ad 4016 	strh.w	r4, [sp, #22]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 81219c0:	d00b      	beq.n	81219da <dhcp_reboot.isra.0+0x10e>
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 81219c2:	2c43      	cmp	r4, #67	; 0x43
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 81219c4:	f818 bb01 	ldrb.w	fp, [r8], #1
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 81219c8:	d9f2      	bls.n	81219b0 <dhcp_reboot.isra.0+0xe4>
 81219ca:	f240 52a6 	movw	r2, #1446	; 0x5a6
 81219ce:	4838      	ldr	r0, [pc, #224]	; (8121ab0 <dhcp_reboot.isra.0+0x1e4>)
 81219d0:	f004 fcb0 	bl	8126334 <iprintf>
 81219d4:	4b34      	ldr	r3, [pc, #208]	; (8121aa8 <dhcp_reboot.isra.0+0x1dc>)
 81219d6:	4933      	ldr	r1, [pc, #204]	; (8121aa4 <dhcp_reboot.isra.0+0x1d8>)
 81219d8:	e7ea      	b.n	81219b0 <dhcp_reboot.isra.0+0xe4>
 * necessary, up to three padding bytes.
 */
static void
dhcp_option_trailer(u16_t options_out_len, u8_t *options, struct pbuf *p_out)
{
  options[options_out_len++] = DHCP_OPTION_END;
 81219da:	1de8      	adds	r0, r5, #7
 81219dc:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 81219e0:	22ff      	movs	r2, #255	; 0xff
 81219e2:	b280      	uxth	r0, r0
 81219e4:	54f2      	strb	r2, [r6, r3]
  /* packet is too small, or not 4 byte aligned? */
  while (((options_out_len < DHCP_MIN_OPTIONS_LEN) || (options_out_len & 3)) &&
 81219e6:	2843      	cmp	r0, #67	; 0x43
 81219e8:	d808      	bhi.n	81219fc <dhcp_reboot.isra.0+0x130>
         (options_out_len < DHCP_OPTIONS_LEN)) {
    /* add a fill/padding byte */
    options[options_out_len++] = 0;
 81219ea:	f1c5 053c 	rsb	r5, r5, #60	; 0x3c
 81219ee:	4430      	add	r0, r6
 81219f0:	2100      	movs	r1, #0
 81219f2:	b2ad      	uxth	r5, r5
 81219f4:	1c6a      	adds	r2, r5, #1
 81219f6:	f003 fcff 	bl	81253f8 <memset>
 81219fa:	2044      	movs	r0, #68	; 0x44
  }
  /* shrink the pbuf to the actual content length */
  pbuf_realloc(p_out, (u16_t)(sizeof(struct dhcp_msg) - DHCP_OPTIONS_LEN + options_out_len));
 81219fc:	f100 01f0 	add.w	r1, r0, #240	; 0xf0
 8121a00:	4638      	mov	r0, r7
 8121a02:	b289      	uxth	r1, r1
 8121a04:	f7fa fab4 	bl	811bf70 <pbuf_realloc>
    result = udp_sendto_if(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif);
 8121a08:	482a      	ldr	r0, [pc, #168]	; (8121ab4 <dhcp_reboot.isra.0+0x1e8>)
 8121a0a:	2343      	movs	r3, #67	; 0x43
 8121a0c:	4a2a      	ldr	r2, [pc, #168]	; (8121ab8 <dhcp_reboot.isra.0+0x1ec>)
 8121a0e:	6800      	ldr	r0, [r0, #0]
 8121a10:	4639      	mov	r1, r7
 8121a12:	f8cd 9000 	str.w	r9, [sp]
 8121a16:	f7ff fba5 	bl	8121164 <udp_sendto_if>
    pbuf_free(p_out);
 8121a1a:	4638      	mov	r0, r7
 8121a1c:	f7fa fbc0 	bl	811c1a0 <pbuf_free>
  if (dhcp->tries < 255) {
 8121a20:	f89a 3006 	ldrb.w	r3, [sl, #6]
 8121a24:	2bff      	cmp	r3, #255	; 0xff
 8121a26:	d016      	beq.n	8121a56 <dhcp_reboot.isra.0+0x18a>
    dhcp->tries++;
 8121a28:	3301      	adds	r3, #1
 8121a2a:	b2db      	uxtb	r3, r3
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 8121a2c:	2b09      	cmp	r3, #9
    dhcp->tries++;
 8121a2e:	f88a 3006 	strb.w	r3, [sl, #6]
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 8121a32:	d810      	bhi.n	8121a56 <dhcp_reboot.isra.0+0x18a>
 8121a34:	ebc3 1143 	rsb	r1, r3, r3, lsl #5
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8121a38:	4a20      	ldr	r2, [pc, #128]	; (8121abc <dhcp_reboot.isra.0+0x1f0>)
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 8121a3a:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8121a3e:	00db      	lsls	r3, r3, #3
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8121a40:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 8121a44:	b29b      	uxth	r3, r3
 8121a46:	fba2 2303 	umull	r2, r3, r2, r3
 8121a4a:	095b      	lsrs	r3, r3, #5
 8121a4c:	f8aa 3008 	strh.w	r3, [sl, #8]
}
 8121a50:	b007      	add	sp, #28
 8121a52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    options[options_out_len++] = 0;
 8121a56:	2314      	movs	r3, #20
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8121a58:	f8aa 3008 	strh.w	r3, [sl, #8]
}
 8121a5c:	b007      	add	sp, #28
 8121a5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8121a62:	4b11      	ldr	r3, [pc, #68]	; (8121aa8 <dhcp_reboot.isra.0+0x1dc>)
 8121a64:	f240 529a 	movw	r2, #1434	; 0x59a
 8121a68:	4915      	ldr	r1, [pc, #84]	; (8121ac0 <dhcp_reboot.isra.0+0x1f4>)
 8121a6a:	4811      	ldr	r0, [pc, #68]	; (8121ab0 <dhcp_reboot.isra.0+0x1e4>)
 8121a6c:	f004 fc62 	bl	8126334 <iprintf>
 8121a70:	e754      	b.n	812191c <dhcp_reboot.isra.0+0x50>
 8121a72:	4b0d      	ldr	r3, [pc, #52]	; (8121aa8 <dhcp_reboot.isra.0+0x1dc>)
 8121a74:	f240 529a 	movw	r2, #1434	; 0x59a
 8121a78:	4911      	ldr	r1, [pc, #68]	; (8121ac0 <dhcp_reboot.isra.0+0x1f4>)
 8121a7a:	480d      	ldr	r0, [pc, #52]	; (8121ab0 <dhcp_reboot.isra.0+0x1e4>)
 8121a7c:	f004 fc5a 	bl	8126334 <iprintf>
 8121a80:	e784      	b.n	812198c <dhcp_reboot.isra.0+0xc0>
 8121a82:	4b09      	ldr	r3, [pc, #36]	; (8121aa8 <dhcp_reboot.isra.0+0x1dc>)
 8121a84:	f240 529a 	movw	r2, #1434	; 0x59a
 8121a88:	490d      	ldr	r1, [pc, #52]	; (8121ac0 <dhcp_reboot.isra.0+0x1f4>)
 8121a8a:	4809      	ldr	r0, [pc, #36]	; (8121ab0 <dhcp_reboot.isra.0+0x1e4>)
 8121a8c:	f004 fc52 	bl	8126334 <iprintf>
 8121a90:	e762      	b.n	8121958 <dhcp_reboot.isra.0+0x8c>
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 8121a92:	4b05      	ldr	r3, [pc, #20]	; (8121aa8 <dhcp_reboot.isra.0+0x1dc>)
 8121a94:	f240 52ae 	movw	r2, #1454	; 0x5ae
 8121a98:	490a      	ldr	r1, [pc, #40]	; (8121ac4 <dhcp_reboot.isra.0+0x1f8>)
 8121a9a:	4805      	ldr	r0, [pc, #20]	; (8121ab0 <dhcp_reboot.isra.0+0x1e4>)
 8121a9c:	f004 fc4a 	bl	8126334 <iprintf>
 8121aa0:	e74b      	b.n	812193a <dhcp_reboot.isra.0+0x6e>
 8121aa2:	bf00      	nop
 8121aa4:	08146964 	.word	0x08146964
 8121aa8:	08146770 	.word	0x08146770
 8121aac:	08146aec 	.word	0x08146aec
 8121ab0:	0812b014 	.word	0x0812b014
 8121ab4:	2002e4a0 	.word	0x2002e4a0
 8121ab8:	08146e28 	.word	0x08146e28
 8121abc:	10624dd3 	.word	0x10624dd3
 8121ac0:	081468e4 	.word	0x081468e4
 8121ac4:	08146928 	.word	0x08146928
 8121ac8:	08146ae9 	.word	0x08146ae9

08121acc <dhcp_discover>:
{
 8121acc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8121ad0:	6a87      	ldr	r7, [r0, #40]	; 0x28
  ip4_addr_set_any(&dhcp->offered_ip_addr);
 8121ad2:	2300      	movs	r3, #0
{
 8121ad4:	b087      	sub	sp, #28
 8121ad6:	4683      	mov	fp, r0
  if (new_state != dhcp->state) {
 8121ad8:	797a      	ldrb	r2, [r7, #5]
  ip4_addr_set_any(&dhcp->offered_ip_addr);
 8121ada:	61fb      	str	r3, [r7, #28]
  if (new_state != dhcp->state) {
 8121adc:	2a06      	cmp	r2, #6
 8121ade:	d003      	beq.n	8121ae8 <dhcp_discover+0x1c>
    dhcp->state = new_state;
 8121ae0:	2206      	movs	r2, #6
    dhcp->tries = 0;
 8121ae2:	71bb      	strb	r3, [r7, #6]
    dhcp->request_timeout = 0;
 8121ae4:	813b      	strh	r3, [r7, #8]
    dhcp->state = new_state;
 8121ae6:	717a      	strb	r2, [r7, #5]
  p_out = dhcp_create_msg(netif, dhcp, DHCP_DISCOVER, &options_out_len);
 8121ae8:	f10d 0316 	add.w	r3, sp, #22
 8121aec:	2201      	movs	r2, #1
 8121aee:	4639      	mov	r1, r7
 8121af0:	4658      	mov	r0, fp
 8121af2:	f7ff fe39 	bl	8121768 <dhcp_create_msg>
  if (p_out != NULL) {
 8121af6:	4605      	mov	r5, r0
 8121af8:	2800      	cmp	r0, #0
 8121afa:	f000 8081 	beq.w	8121c00 <dhcp_discover+0x134>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 8121afe:	f8bd 4016 	ldrh.w	r4, [sp, #22]
 8121b02:	6846      	ldr	r6, [r0, #4]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8121b04:	f104 0804 	add.w	r8, r4, #4
 8121b08:	f104 0902 	add.w	r9, r4, #2
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 8121b0c:	36f0      	adds	r6, #240	; 0xf0
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8121b0e:	f1b8 0f44 	cmp.w	r8, #68	; 0x44
 8121b12:	f200 809a 	bhi.w	8121c4a <dhcp_discover+0x17e>
  options[options_out_len++] = option_type;
 8121b16:	2239      	movs	r2, #57	; 0x39
 8121b18:	1c63      	adds	r3, r4, #1
 8121b1a:	fa1f f189 	uxth.w	r1, r9
 8121b1e:	5532      	strb	r2, [r6, r4]
  options[options_out_len++] = option_len;
 8121b20:	b29b      	uxth	r3, r3
 8121b22:	2202      	movs	r2, #2
 8121b24:	9103      	str	r1, [sp, #12]
 8121b26:	54f2      	strb	r2, [r6, r3]
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 8121b28:	188b      	adds	r3, r1, r2
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 8121b2a:	f8bb a02c 	ldrh.w	sl, [fp, #44]	; 0x2c
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 8121b2e:	2b44      	cmp	r3, #68	; 0x44
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 8121b30:	f8ad 9016 	strh.w	r9, [sp, #22]
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 8121b34:	f200 8091 	bhi.w	8121c5a <dhcp_discover+0x18e>
  options[options_out_len++] = (u8_t)((value & 0xff00U) >> 8);
 8121b38:	1ce3      	adds	r3, r4, #3
 8121b3a:	fa1f f988 	uxth.w	r9, r8
 8121b3e:	ea4f 221a 	mov.w	r2, sl, lsr #8
 8121b42:	9903      	ldr	r1, [sp, #12]
  options[options_out_len++] = (u8_t) (value & 0x00ffU);
 8121b44:	b29b      	uxth	r3, r3
  options[options_out_len++] = (u8_t)((value & 0xff00U) >> 8);
 8121b46:	5472      	strb	r2, [r6, r1]
  options[options_out_len++] = (u8_t) (value & 0x00ffU);
 8121b48:	f806 a003 	strb.w	sl, [r6, r3]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8121b4c:	f109 0306 	add.w	r3, r9, #6
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 8121b50:	f8ad 8016 	strh.w	r8, [sp, #22]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8121b54:	2b44      	cmp	r3, #68	; 0x44
 8121b56:	d870      	bhi.n	8121c3a <dhcp_discover+0x16e>
  options[options_out_len++] = option_len;
 8121b58:	f104 0806 	add.w	r8, r4, #6
  options[options_out_len++] = option_type;
 8121b5c:	2237      	movs	r2, #55	; 0x37
 8121b5e:	1d63      	adds	r3, r4, #5
 8121b60:	f8df a130 	ldr.w	sl, [pc, #304]	; 8121c94 <dhcp_discover+0x1c8>
  options[options_out_len++] = option_len;
 8121b64:	fa1f f888 	uxth.w	r8, r8
  options[options_out_len++] = option_type;
 8121b68:	f806 2009 	strb.w	r2, [r6, r9]
  options[options_out_len++] = option_len;
 8121b6c:	b29b      	uxth	r3, r3
 8121b6e:	2204      	movs	r2, #4
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 8121b70:	f1b8 0f43 	cmp.w	r8, #67	; 0x43
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 8121b74:	f04f 0901 	mov.w	r9, #1
  options[options_out_len++] = option_len;
 8121b78:	54f2      	strb	r2, [r6, r3]
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 8121b7a:	493c      	ldr	r1, [pc, #240]	; (8121c6c <dhcp_discover+0x1a0>)
 8121b7c:	4b3c      	ldr	r3, [pc, #240]	; (8121c70 <dhcp_discover+0x1a4>)
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 8121b7e:	f8ad 8016 	strh.w	r8, [sp, #22]
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 8121b82:	d80f      	bhi.n	8121ba4 <dhcp_discover+0xd8>
  options[options_out_len++] = value;
 8121b84:	f108 0201 	add.w	r2, r8, #1
 8121b88:	f806 9008 	strb.w	r9, [r6, r8]
 8121b8c:	fa1f f882 	uxth.w	r8, r2
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8121b90:	4a38      	ldr	r2, [pc, #224]	; (8121c74 <dhcp_discover+0x1a8>)
 8121b92:	4592      	cmp	sl, r2
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 8121b94:	f8ad 8016 	strh.w	r8, [sp, #22]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8121b98:	d00c      	beq.n	8121bb4 <dhcp_discover+0xe8>
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 8121b9a:	f1b8 0f43 	cmp.w	r8, #67	; 0x43
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 8121b9e:	f81a 9b01 	ldrb.w	r9, [sl], #1
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 8121ba2:	d9ef      	bls.n	8121b84 <dhcp_discover+0xb8>
 8121ba4:	f240 52a6 	movw	r2, #1446	; 0x5a6
 8121ba8:	4833      	ldr	r0, [pc, #204]	; (8121c78 <dhcp_discover+0x1ac>)
 8121baa:	f004 fbc3 	bl	8126334 <iprintf>
 8121bae:	4b30      	ldr	r3, [pc, #192]	; (8121c70 <dhcp_discover+0x1a4>)
 8121bb0:	492e      	ldr	r1, [pc, #184]	; (8121c6c <dhcp_discover+0x1a0>)
 8121bb2:	e7e7      	b.n	8121b84 <dhcp_discover+0xb8>
  options[options_out_len++] = DHCP_OPTION_END;
 8121bb4:	f104 000b 	add.w	r0, r4, #11
  options[options_out_len++] = value;
 8121bb8:	f104 030a 	add.w	r3, r4, #10
  options[options_out_len++] = DHCP_OPTION_END;
 8121bbc:	22ff      	movs	r2, #255	; 0xff
 8121bbe:	b280      	uxth	r0, r0
 8121bc0:	b29b      	uxth	r3, r3
  while (((options_out_len < DHCP_MIN_OPTIONS_LEN) || (options_out_len & 3)) &&
 8121bc2:	2843      	cmp	r0, #67	; 0x43
  options[options_out_len++] = DHCP_OPTION_END;
 8121bc4:	54f2      	strb	r2, [r6, r3]
  while (((options_out_len < DHCP_MIN_OPTIONS_LEN) || (options_out_len & 3)) &&
 8121bc6:	d808      	bhi.n	8121bda <dhcp_discover+0x10e>
    options[options_out_len++] = 0;
 8121bc8:	f1c4 0438 	rsb	r4, r4, #56	; 0x38
 8121bcc:	4430      	add	r0, r6
 8121bce:	2100      	movs	r1, #0
 8121bd0:	b2a4      	uxth	r4, r4
 8121bd2:	1c62      	adds	r2, r4, #1
 8121bd4:	f003 fc10 	bl	81253f8 <memset>
 8121bd8:	2044      	movs	r0, #68	; 0x44
  pbuf_realloc(p_out, (u16_t)(sizeof(struct dhcp_msg) - DHCP_OPTIONS_LEN + options_out_len));
 8121bda:	f100 01f0 	add.w	r1, r0, #240	; 0xf0
 8121bde:	4628      	mov	r0, r5
    udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 8121be0:	4c26      	ldr	r4, [pc, #152]	; (8121c7c <dhcp_discover+0x1b0>)
  pbuf_realloc(p_out, (u16_t)(sizeof(struct dhcp_msg) - DHCP_OPTIONS_LEN + options_out_len));
 8121be2:	b289      	uxth	r1, r1
 8121be4:	f7fa f9c4 	bl	811bf70 <pbuf_realloc>
    udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 8121be8:	4825      	ldr	r0, [pc, #148]	; (8121c80 <dhcp_discover+0x1b4>)
 8121bea:	2343      	movs	r3, #67	; 0x43
 8121bec:	4a25      	ldr	r2, [pc, #148]	; (8121c84 <dhcp_discover+0x1b8>)
 8121bee:	6800      	ldr	r0, [r0, #0]
 8121bf0:	4629      	mov	r1, r5
 8121bf2:	e9cd b400 	strd	fp, r4, [sp]
 8121bf6:	f7ff fa01 	bl	8120ffc <udp_sendto_if_src>
    pbuf_free(p_out);
 8121bfa:	4628      	mov	r0, r5
 8121bfc:	f7fa fad0 	bl	811c1a0 <pbuf_free>
  if (dhcp->tries < 255) {
 8121c00:	79bb      	ldrb	r3, [r7, #6]
 8121c02:	2bff      	cmp	r3, #255	; 0xff
 8121c04:	d013      	beq.n	8121c2e <dhcp_discover+0x162>
    dhcp->tries++;
 8121c06:	3301      	adds	r3, #1
 8121c08:	b2da      	uxtb	r2, r3
  msecs = (u16_t)((dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000);
 8121c0a:	2a05      	cmp	r2, #5
    dhcp->tries++;
 8121c0c:	71ba      	strb	r2, [r7, #6]
  msecs = (u16_t)((dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000);
 8121c0e:	d80e      	bhi.n	8121c2e <dhcp_discover+0x162>
 8121c10:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8121c14:	491c      	ldr	r1, [pc, #112]	; (8121c88 <dhcp_discover+0x1bc>)
}
 8121c16:	2000      	movs	r0, #0
  msecs = (u16_t)((dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000);
 8121c18:	4093      	lsls	r3, r2
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8121c1a:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 8121c1e:	b29b      	uxth	r3, r3
 8121c20:	fba1 2303 	umull	r2, r3, r1, r3
 8121c24:	095b      	lsrs	r3, r3, #5
 8121c26:	813b      	strh	r3, [r7, #8]
}
 8121c28:	b007      	add	sp, #28
 8121c2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    options[options_out_len++] = 0;
 8121c2e:	2378      	movs	r3, #120	; 0x78
}
 8121c30:	2000      	movs	r0, #0
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8121c32:	813b      	strh	r3, [r7, #8]
}
 8121c34:	b007      	add	sp, #28
 8121c36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8121c3a:	4b0d      	ldr	r3, [pc, #52]	; (8121c70 <dhcp_discover+0x1a4>)
 8121c3c:	f240 529a 	movw	r2, #1434	; 0x59a
 8121c40:	4912      	ldr	r1, [pc, #72]	; (8121c8c <dhcp_discover+0x1c0>)
 8121c42:	480d      	ldr	r0, [pc, #52]	; (8121c78 <dhcp_discover+0x1ac>)
 8121c44:	f004 fb76 	bl	8126334 <iprintf>
 8121c48:	e786      	b.n	8121b58 <dhcp_discover+0x8c>
 8121c4a:	4b09      	ldr	r3, [pc, #36]	; (8121c70 <dhcp_discover+0x1a4>)
 8121c4c:	f240 529a 	movw	r2, #1434	; 0x59a
 8121c50:	490e      	ldr	r1, [pc, #56]	; (8121c8c <dhcp_discover+0x1c0>)
 8121c52:	4809      	ldr	r0, [pc, #36]	; (8121c78 <dhcp_discover+0x1ac>)
 8121c54:	f004 fb6e 	bl	8126334 <iprintf>
 8121c58:	e75d      	b.n	8121b16 <dhcp_discover+0x4a>
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 8121c5a:	4b05      	ldr	r3, [pc, #20]	; (8121c70 <dhcp_discover+0x1a4>)
 8121c5c:	f240 52ae 	movw	r2, #1454	; 0x5ae
 8121c60:	490b      	ldr	r1, [pc, #44]	; (8121c90 <dhcp_discover+0x1c4>)
 8121c62:	4805      	ldr	r0, [pc, #20]	; (8121c78 <dhcp_discover+0x1ac>)
 8121c64:	f004 fb66 	bl	8126334 <iprintf>
 8121c68:	e766      	b.n	8121b38 <dhcp_discover+0x6c>
 8121c6a:	bf00      	nop
 8121c6c:	08146964 	.word	0x08146964
 8121c70:	08146770 	.word	0x08146770
 8121c74:	08146aec 	.word	0x08146aec
 8121c78:	0812b014 	.word	0x0812b014
 8121c7c:	08146e24 	.word	0x08146e24
 8121c80:	2002e4a0 	.word	0x2002e4a0
 8121c84:	08146e28 	.word	0x08146e28
 8121c88:	10624dd3 	.word	0x10624dd3
 8121c8c:	081468e4 	.word	0x081468e4
 8121c90:	08146928 	.word	0x08146928
 8121c94:	08146ae9 	.word	0x08146ae9

08121c98 <dhcp_select.isra.0>:
  LWIP_ERROR("dhcp_select: netif != NULL", (netif != NULL), return ERR_ARG;);
 8121c98:	2800      	cmp	r0, #0
 8121c9a:	f000 8112 	beq.w	8121ec2 <dhcp_select.isra.0+0x22a>
dhcp_select(struct netif *netif)
 8121c9e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  dhcp = netif_dhcp_data(netif);
 8121ca2:	6a86      	ldr	r6, [r0, #40]	; 0x28
dhcp_select(struct netif *netif)
 8121ca4:	b087      	sub	sp, #28
 8121ca6:	4683      	mov	fp, r0
  LWIP_ERROR("dhcp_select: dhcp != NULL", (dhcp != NULL), return ERR_VAL;);
 8121ca8:	2e00      	cmp	r6, #0
 8121caa:	f000 8111 	beq.w	8121ed0 <dhcp_select.isra.0+0x238>
  if (new_state != dhcp->state) {
 8121cae:	7973      	ldrb	r3, [r6, #5]
 8121cb0:	2b01      	cmp	r3, #1
 8121cb2:	d004      	beq.n	8121cbe <dhcp_select.isra.0+0x26>
    dhcp->tries = 0;
 8121cb4:	2300      	movs	r3, #0
    dhcp->state = new_state;
 8121cb6:	2201      	movs	r2, #1
    dhcp->tries = 0;
 8121cb8:	71b3      	strb	r3, [r6, #6]
    dhcp->state = new_state;
 8121cba:	7172      	strb	r2, [r6, #5]
    dhcp->request_timeout = 0;
 8121cbc:	8133      	strh	r3, [r6, #8]
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 8121cbe:	f10d 0316 	add.w	r3, sp, #22
 8121cc2:	2203      	movs	r2, #3
 8121cc4:	4631      	mov	r1, r6
 8121cc6:	4658      	mov	r0, fp
 8121cc8:	f7ff fd4e 	bl	8121768 <dhcp_create_msg>
  if (p_out != NULL) {
 8121ccc:	4605      	mov	r5, r0
 8121cce:	2800      	cmp	r0, #0
 8121cd0:	f000 80b4 	beq.w	8121e3c <dhcp_select.isra.0+0x1a4>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 8121cd4:	f8bd 7016 	ldrh.w	r7, [sp, #22]
 8121cd8:	6844      	ldr	r4, [r0, #4]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8121cda:	f107 0804 	add.w	r8, r7, #4
 8121cde:	f107 0902 	add.w	r9, r7, #2
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 8121ce2:	34f0      	adds	r4, #240	; 0xf0
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8121ce4:	f1b8 0f44 	cmp.w	r8, #68	; 0x44
 8121ce8:	f200 80cb 	bhi.w	8121e82 <dhcp_select.isra.0+0x1ea>
  options[options_out_len++] = option_type;
 8121cec:	2239      	movs	r2, #57	; 0x39
 8121cee:	1c7b      	adds	r3, r7, #1
 8121cf0:	fa1f f189 	uxth.w	r1, r9
 8121cf4:	55e2      	strb	r2, [r4, r7]
  options[options_out_len++] = option_len;
 8121cf6:	b29b      	uxth	r3, r3
 8121cf8:	2202      	movs	r2, #2
 8121cfa:	9103      	str	r1, [sp, #12]
 8121cfc:	54e2      	strb	r2, [r4, r3]
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 8121cfe:	188b      	adds	r3, r1, r2
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 8121d00:	f8bb a02c 	ldrh.w	sl, [fp, #44]	; 0x2c
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 8121d04:	2b44      	cmp	r3, #68	; 0x44
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 8121d06:	f8ad 9016 	strh.w	r9, [sp, #22]
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 8121d0a:	f200 80c2 	bhi.w	8121e92 <dhcp_select.isra.0+0x1fa>
  options[options_out_len++] = (u8_t)((value & 0xff00U) >> 8);
 8121d0e:	1cfb      	adds	r3, r7, #3
 8121d10:	fa1f f988 	uxth.w	r9, r8
 8121d14:	ea4f 221a 	mov.w	r2, sl, lsr #8
 8121d18:	9903      	ldr	r1, [sp, #12]
  options[options_out_len++] = (u8_t) (value & 0x00ffU);
 8121d1a:	b29b      	uxth	r3, r3
  options[options_out_len++] = (u8_t)((value & 0xff00U) >> 8);
 8121d1c:	5462      	strb	r2, [r4, r1]
  options[options_out_len++] = (u8_t) (value & 0x00ffU);
 8121d1e:	f804 a003 	strb.w	sl, [r4, r3]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8121d22:	f109 0306 	add.w	r3, r9, #6
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 8121d26:	f8ad 8016 	strh.w	r8, [sp, #22]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8121d2a:	2b44      	cmp	r3, #68	; 0x44
 8121d2c:	f200 80b9 	bhi.w	8121ea2 <dhcp_select.isra.0+0x20a>
  options[options_out_len++] = option_type;
 8121d30:	1d7b      	adds	r3, r7, #5
 8121d32:	2232      	movs	r2, #50	; 0x32
  options[options_out_len++] = option_len;
 8121d34:	3706      	adds	r7, #6
  options[options_out_len++] = option_type;
 8121d36:	f804 2009 	strb.w	r2, [r4, r9]
  options[options_out_len++] = option_len;
 8121d3a:	b29b      	uxth	r3, r3
 8121d3c:	2204      	movs	r2, #4
 8121d3e:	b2bf      	uxth	r7, r7
 8121d40:	54e2      	strb	r2, [r4, r3]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 8121d42:	69f0      	ldr	r0, [r6, #28]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 8121d44:	f8ad 7016 	strh.w	r7, [sp, #22]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 8121d48:	f7f8 f9f2 	bl	811a130 <lwip_htonl>
 8121d4c:	4621      	mov	r1, r4
 8121d4e:	4602      	mov	r2, r0
 8121d50:	4638      	mov	r0, r7
 8121d52:	f7ff fb69 	bl	8121428 <dhcp_option_long>
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8121d56:	1d83      	adds	r3, r0, #6
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 8121d58:	4607      	mov	r7, r0
 8121d5a:	f8ad 0016 	strh.w	r0, [sp, #22]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8121d5e:	2b44      	cmp	r3, #68	; 0x44
 8121d60:	f200 80a7 	bhi.w	8121eb2 <dhcp_select.isra.0+0x21a>
  options[options_out_len++] = option_type;
 8121d64:	2236      	movs	r2, #54	; 0x36
 8121d66:	1c7b      	adds	r3, r7, #1
  options[options_out_len++] = option_len;
 8121d68:	f107 0802 	add.w	r8, r7, #2
  options[options_out_len++] = option_type;
 8121d6c:	55e2      	strb	r2, [r4, r7]
  options[options_out_len++] = option_len;
 8121d6e:	b29b      	uxth	r3, r3
 8121d70:	2204      	movs	r2, #4
 8121d72:	fa1f f888 	uxth.w	r8, r8
 8121d76:	54e2      	strb	r2, [r4, r3]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&dhcp->server_ip_addr))));
 8121d78:	69b0      	ldr	r0, [r6, #24]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_SERVER_ID, 4);
 8121d7a:	f8ad 8016 	strh.w	r8, [sp, #22]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&dhcp->server_ip_addr))));
 8121d7e:	f7f8 f9d7 	bl	811a130 <lwip_htonl>
 8121d82:	4621      	mov	r1, r4
 8121d84:	4602      	mov	r2, r0
 8121d86:	4640      	mov	r0, r8
 8121d88:	f7ff fb4e 	bl	8121428 <dhcp_option_long>
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8121d8c:	1d83      	adds	r3, r0, #6
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&dhcp->server_ip_addr))));
 8121d8e:	4680      	mov	r8, r0
 8121d90:	f8ad 0016 	strh.w	r0, [sp, #22]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8121d94:	2b44      	cmp	r3, #68	; 0x44
 8121d96:	9303      	str	r3, [sp, #12]
 8121d98:	d86b      	bhi.n	8121e72 <dhcp_select.isra.0+0x1da>
  options[options_out_len++] = option_len;
 8121d9a:	f108 0702 	add.w	r7, r8, #2
  options[options_out_len++] = option_type;
 8121d9e:	2237      	movs	r2, #55	; 0x37
 8121da0:	f108 0301 	add.w	r3, r8, #1
 8121da4:	f8df 916c 	ldr.w	r9, [pc, #364]	; 8121f14 <dhcp_select.isra.0+0x27c>
  options[options_out_len++] = option_len;
 8121da8:	b2bf      	uxth	r7, r7
  options[options_out_len++] = option_type;
 8121daa:	f804 2008 	strb.w	r2, [r4, r8]
  options[options_out_len++] = option_len;
 8121dae:	b29b      	uxth	r3, r3
 8121db0:	2204      	movs	r2, #4
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 8121db2:	2f43      	cmp	r7, #67	; 0x43
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 8121db4:	f04f 0a01 	mov.w	sl, #1
  options[options_out_len++] = option_len;
 8121db8:	54e2      	strb	r2, [r4, r3]
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 8121dba:	494a      	ldr	r1, [pc, #296]	; (8121ee4 <dhcp_select.isra.0+0x24c>)
 8121dbc:	4b4a      	ldr	r3, [pc, #296]	; (8121ee8 <dhcp_select.isra.0+0x250>)
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 8121dbe:	f8ad 7016 	strh.w	r7, [sp, #22]
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 8121dc2:	d80c      	bhi.n	8121dde <dhcp_select.isra.0+0x146>
  options[options_out_len++] = value;
 8121dc4:	1c7a      	adds	r2, r7, #1
 8121dc6:	f804 a007 	strb.w	sl, [r4, r7]
 8121dca:	b297      	uxth	r7, r2
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8121dcc:	4a47      	ldr	r2, [pc, #284]	; (8121eec <dhcp_select.isra.0+0x254>)
 8121dce:	454a      	cmp	r2, r9
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 8121dd0:	f8ad 7016 	strh.w	r7, [sp, #22]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8121dd4:	d00b      	beq.n	8121dee <dhcp_select.isra.0+0x156>
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 8121dd6:	2f43      	cmp	r7, #67	; 0x43
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 8121dd8:	f819 ab01 	ldrb.w	sl, [r9], #1
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 8121ddc:	d9f2      	bls.n	8121dc4 <dhcp_select.isra.0+0x12c>
 8121dde:	f240 52a6 	movw	r2, #1446	; 0x5a6
 8121de2:	4843      	ldr	r0, [pc, #268]	; (8121ef0 <dhcp_select.isra.0+0x258>)
 8121de4:	f004 faa6 	bl	8126334 <iprintf>
 8121de8:	4b3f      	ldr	r3, [pc, #252]	; (8121ee8 <dhcp_select.isra.0+0x250>)
 8121dea:	493e      	ldr	r1, [pc, #248]	; (8121ee4 <dhcp_select.isra.0+0x24c>)
 8121dec:	e7ea      	b.n	8121dc4 <dhcp_select.isra.0+0x12c>
  options[options_out_len++] = DHCP_OPTION_END;
 8121dee:	f108 0007 	add.w	r0, r8, #7
 8121df2:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8121df6:	22ff      	movs	r2, #255	; 0xff
 8121df8:	b280      	uxth	r0, r0
 8121dfa:	54e2      	strb	r2, [r4, r3]
  while (((options_out_len < DHCP_MIN_OPTIONS_LEN) || (options_out_len & 3)) &&
 8121dfc:	2843      	cmp	r0, #67	; 0x43
 8121dfe:	d80a      	bhi.n	8121e16 <dhcp_select.isra.0+0x17e>
    options[options_out_len++] = 0;
 8121e00:	f1c8 083c 	rsb	r8, r8, #60	; 0x3c
 8121e04:	4420      	add	r0, r4
 8121e06:	2100      	movs	r1, #0
 8121e08:	fa1f f888 	uxth.w	r8, r8
 8121e0c:	f108 0201 	add.w	r2, r8, #1
 8121e10:	f003 faf2 	bl	81253f8 <memset>
 8121e14:	2044      	movs	r0, #68	; 0x44
  pbuf_realloc(p_out, (u16_t)(sizeof(struct dhcp_msg) - DHCP_OPTIONS_LEN + options_out_len));
 8121e16:	f100 01f0 	add.w	r1, r0, #240	; 0xf0
 8121e1a:	4628      	mov	r0, r5
    result = udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 8121e1c:	4c35      	ldr	r4, [pc, #212]	; (8121ef4 <dhcp_select.isra.0+0x25c>)
  pbuf_realloc(p_out, (u16_t)(sizeof(struct dhcp_msg) - DHCP_OPTIONS_LEN + options_out_len));
 8121e1e:	b289      	uxth	r1, r1
 8121e20:	f7fa f8a6 	bl	811bf70 <pbuf_realloc>
    result = udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 8121e24:	4834      	ldr	r0, [pc, #208]	; (8121ef8 <dhcp_select.isra.0+0x260>)
 8121e26:	2343      	movs	r3, #67	; 0x43
 8121e28:	4a34      	ldr	r2, [pc, #208]	; (8121efc <dhcp_select.isra.0+0x264>)
 8121e2a:	6800      	ldr	r0, [r0, #0]
 8121e2c:	4629      	mov	r1, r5
 8121e2e:	e9cd b400 	strd	fp, r4, [sp]
 8121e32:	f7ff f8e3 	bl	8120ffc <udp_sendto_if_src>
    pbuf_free(p_out);
 8121e36:	4628      	mov	r0, r5
 8121e38:	f7fa f9b2 	bl	811c1a0 <pbuf_free>
  if (dhcp->tries < 255) {
 8121e3c:	79b3      	ldrb	r3, [r6, #6]
 8121e3e:	2bff      	cmp	r3, #255	; 0xff
 8121e40:	d012      	beq.n	8121e68 <dhcp_select.isra.0+0x1d0>
    dhcp->tries++;
 8121e42:	3301      	adds	r3, #1
 8121e44:	b2da      	uxtb	r2, r3
  msecs = (u16_t)((dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000);
 8121e46:	2a05      	cmp	r2, #5
    dhcp->tries++;
 8121e48:	71b2      	strb	r2, [r6, #6]
  msecs = (u16_t)((dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000);
 8121e4a:	d80d      	bhi.n	8121e68 <dhcp_select.isra.0+0x1d0>
 8121e4c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8121e50:	492b      	ldr	r1, [pc, #172]	; (8121f00 <dhcp_select.isra.0+0x268>)
  msecs = (u16_t)((dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000);
 8121e52:	4093      	lsls	r3, r2
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8121e54:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 8121e58:	b29b      	uxth	r3, r3
 8121e5a:	fba1 2303 	umull	r2, r3, r1, r3
 8121e5e:	095b      	lsrs	r3, r3, #5
 8121e60:	8133      	strh	r3, [r6, #8]
}
 8121e62:	b007      	add	sp, #28
 8121e64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    options[options_out_len++] = 0;
 8121e68:	2378      	movs	r3, #120	; 0x78
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8121e6a:	8133      	strh	r3, [r6, #8]
}
 8121e6c:	b007      	add	sp, #28
 8121e6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8121e72:	4b1d      	ldr	r3, [pc, #116]	; (8121ee8 <dhcp_select.isra.0+0x250>)
 8121e74:	f240 529a 	movw	r2, #1434	; 0x59a
 8121e78:	4922      	ldr	r1, [pc, #136]	; (8121f04 <dhcp_select.isra.0+0x26c>)
 8121e7a:	481d      	ldr	r0, [pc, #116]	; (8121ef0 <dhcp_select.isra.0+0x258>)
 8121e7c:	f004 fa5a 	bl	8126334 <iprintf>
 8121e80:	e78b      	b.n	8121d9a <dhcp_select.isra.0+0x102>
 8121e82:	4b19      	ldr	r3, [pc, #100]	; (8121ee8 <dhcp_select.isra.0+0x250>)
 8121e84:	f240 529a 	movw	r2, #1434	; 0x59a
 8121e88:	491e      	ldr	r1, [pc, #120]	; (8121f04 <dhcp_select.isra.0+0x26c>)
 8121e8a:	4819      	ldr	r0, [pc, #100]	; (8121ef0 <dhcp_select.isra.0+0x258>)
 8121e8c:	f004 fa52 	bl	8126334 <iprintf>
 8121e90:	e72c      	b.n	8121cec <dhcp_select.isra.0+0x54>
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 8121e92:	4b15      	ldr	r3, [pc, #84]	; (8121ee8 <dhcp_select.isra.0+0x250>)
 8121e94:	f240 52ae 	movw	r2, #1454	; 0x5ae
 8121e98:	491b      	ldr	r1, [pc, #108]	; (8121f08 <dhcp_select.isra.0+0x270>)
 8121e9a:	4815      	ldr	r0, [pc, #84]	; (8121ef0 <dhcp_select.isra.0+0x258>)
 8121e9c:	f004 fa4a 	bl	8126334 <iprintf>
 8121ea0:	e735      	b.n	8121d0e <dhcp_select.isra.0+0x76>
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8121ea2:	4b11      	ldr	r3, [pc, #68]	; (8121ee8 <dhcp_select.isra.0+0x250>)
 8121ea4:	f240 529a 	movw	r2, #1434	; 0x59a
 8121ea8:	4916      	ldr	r1, [pc, #88]	; (8121f04 <dhcp_select.isra.0+0x26c>)
 8121eaa:	4811      	ldr	r0, [pc, #68]	; (8121ef0 <dhcp_select.isra.0+0x258>)
 8121eac:	f004 fa42 	bl	8126334 <iprintf>
 8121eb0:	e73e      	b.n	8121d30 <dhcp_select.isra.0+0x98>
 8121eb2:	4b0d      	ldr	r3, [pc, #52]	; (8121ee8 <dhcp_select.isra.0+0x250>)
 8121eb4:	f240 529a 	movw	r2, #1434	; 0x59a
 8121eb8:	4912      	ldr	r1, [pc, #72]	; (8121f04 <dhcp_select.isra.0+0x26c>)
 8121eba:	480d      	ldr	r0, [pc, #52]	; (8121ef0 <dhcp_select.isra.0+0x258>)
 8121ebc:	f004 fa3a 	bl	8126334 <iprintf>
 8121ec0:	e750      	b.n	8121d64 <dhcp_select.isra.0+0xcc>
  LWIP_ERROR("dhcp_select: netif != NULL", (netif != NULL), return ERR_ARG;);
 8121ec2:	4b09      	ldr	r3, [pc, #36]	; (8121ee8 <dhcp_select.isra.0+0x250>)
 8121ec4:	f240 1277 	movw	r2, #375	; 0x177
 8121ec8:	4910      	ldr	r1, [pc, #64]	; (8121f0c <dhcp_select.isra.0+0x274>)
 8121eca:	4809      	ldr	r0, [pc, #36]	; (8121ef0 <dhcp_select.isra.0+0x258>)
 8121ecc:	f004 ba32 	b.w	8126334 <iprintf>
  LWIP_ERROR("dhcp_select: dhcp != NULL", (dhcp != NULL), return ERR_VAL;);
 8121ed0:	4b05      	ldr	r3, [pc, #20]	; (8121ee8 <dhcp_select.isra.0+0x250>)
 8121ed2:	f240 1279 	movw	r2, #377	; 0x179
 8121ed6:	490e      	ldr	r1, [pc, #56]	; (8121f10 <dhcp_select.isra.0+0x278>)
 8121ed8:	4805      	ldr	r0, [pc, #20]	; (8121ef0 <dhcp_select.isra.0+0x258>)
}
 8121eda:	b007      	add	sp, #28
 8121edc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  LWIP_ERROR("dhcp_select: dhcp != NULL", (dhcp != NULL), return ERR_VAL;);
 8121ee0:	f004 ba28 	b.w	8126334 <iprintf>
 8121ee4:	08146964 	.word	0x08146964
 8121ee8:	08146770 	.word	0x08146770
 8121eec:	08146aec 	.word	0x08146aec
 8121ef0:	0812b014 	.word	0x0812b014
 8121ef4:	08146e24 	.word	0x08146e24
 8121ef8:	2002e4a0 	.word	0x2002e4a0
 8121efc:	08146e28 	.word	0x08146e28
 8121f00:	10624dd3 	.word	0x10624dd3
 8121f04:	081468e4 	.word	0x081468e4
 8121f08:	08146928 	.word	0x08146928
 8121f0c:	0814699c 	.word	0x0814699c
 8121f10:	081469b8 	.word	0x081469b8
 8121f14:	08146ae9 	.word	0x08146ae9

08121f18 <dhcp_recv>:
  struct netif *netif = ip_current_input_netif();
 8121f18:	4ba5      	ldr	r3, [pc, #660]	; (81221b0 <dhcp_recv+0x298>)
{
 8121f1a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  struct netif *netif = ip_current_input_netif();
 8121f1e:	f8d3 a004 	ldr.w	sl, [r3, #4]
{
 8121f22:	b08b      	sub	sp, #44	; 0x2c
 8121f24:	4693      	mov	fp, r2
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8121f26:	f8da 9028 	ldr.w	r9, [sl, #40]	; 0x28
  if ((dhcp == NULL) || (dhcp->pcb_allocated == 0)) {
 8121f2a:	f1b9 0f00 	cmp.w	r9, #0
 8121f2e:	d04b      	beq.n	8121fc8 <dhcp_recv+0xb0>
 8121f30:	f899 3004 	ldrb.w	r3, [r9, #4]
 8121f34:	2b00      	cmp	r3, #0
 8121f36:	d047      	beq.n	8121fc8 <dhcp_recv+0xb0>
  if (p->len < DHCP_MIN_REPLY_LEN) {
 8121f38:	8953      	ldrh	r3, [r2, #10]
 8121f3a:	2b2b      	cmp	r3, #43	; 0x2b
 8121f3c:	d944      	bls.n	8121fc8 <dhcp_recv+0xb0>
  struct dhcp_msg *reply_msg = (struct dhcp_msg *)p->payload;
 8121f3e:	6855      	ldr	r5, [r2, #4]
  if (reply_msg->op != DHCP_BOOTREPLY) {
 8121f40:	782b      	ldrb	r3, [r5, #0]
 8121f42:	2b02      	cmp	r3, #2
 8121f44:	d140      	bne.n	8121fc8 <dhcp_recv+0xb0>
  for (i = 0; i < netif->hwaddr_len && i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 8121f46:	f89a 6034 	ldrb.w	r6, [sl, #52]	; 0x34
 8121f4a:	b186      	cbz	r6, 8121f6e <dhcp_recv+0x56>
 8121f4c:	f10a 012e 	add.w	r1, sl, #46	; 0x2e
 8121f50:	f105 021c 	add.w	r2, r5, #28
 8121f54:	2300      	movs	r3, #0
    if (netif->hwaddr[i] != reply_msg->chaddr[i]) {
 8121f56:	f811 4b01 	ldrb.w	r4, [r1], #1
  for (i = 0; i < netif->hwaddr_len && i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 8121f5a:	3301      	adds	r3, #1
    if (netif->hwaddr[i] != reply_msg->chaddr[i]) {
 8121f5c:	f812 0b01 	ldrb.w	r0, [r2], #1
  for (i = 0; i < netif->hwaddr_len && i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 8121f60:	b2db      	uxtb	r3, r3
    if (netif->hwaddr[i] != reply_msg->chaddr[i]) {
 8121f62:	4284      	cmp	r4, r0
 8121f64:	d130      	bne.n	8121fc8 <dhcp_recv+0xb0>
  for (i = 0; i < netif->hwaddr_len && i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 8121f66:	2b06      	cmp	r3, #6
 8121f68:	d001      	beq.n	8121f6e <dhcp_recv+0x56>
 8121f6a:	42b3      	cmp	r3, r6
 8121f6c:	d3f3      	bcc.n	8121f56 <dhcp_recv+0x3e>
  if (lwip_ntohl(reply_msg->xid) != dhcp->xid) {
 8121f6e:	6868      	ldr	r0, [r5, #4]
 8121f70:	f7f8 f8de 	bl	811a130 <lwip_htonl>
 8121f74:	f8d9 3000 	ldr.w	r3, [r9]
 8121f78:	4298      	cmp	r0, r3
 8121f7a:	d125      	bne.n	8121fc8 <dhcp_recv+0xb0>
  dhcp_clear_all_options(dhcp);
 8121f7c:	4b8d      	ldr	r3, [pc, #564]	; (81221b4 <dhcp_recv+0x29c>)
 8121f7e:	2200      	movs	r2, #0
 8121f80:	605a      	str	r2, [r3, #4]
 8121f82:	811a      	strh	r2, [r3, #8]
 8121f84:	601a      	str	r2, [r3, #0]
  if (p->len < DHCP_SNAME_OFS) {
 8121f86:	f8bb 300a 	ldrh.w	r3, [fp, #10]
 8121f8a:	2b2b      	cmp	r3, #43	; 0x2b
 8121f8c:	d91c      	bls.n	8121fc8 <dhcp_recv+0xb0>
  options_idx = DHCP_OPTIONS_OFS;
 8121f8e:	f04f 08f0 	mov.w	r8, #240	; 0xf0
  int parse_sname_as_options = 0;
 8121f92:	9204      	str	r2, [sp, #16]
  options_idx_max = p->tot_len;
 8121f94:	f8bb 2008 	ldrh.w	r2, [fp, #8]
 8121f98:	e9cd 8b02 	strd	r8, fp, [sp, #8]
 8121f9c:	4693      	mov	fp, r2
 8121f9e:	e9cd a906 	strd	sl, r9, [sp, #24]
  while ((q != NULL) && (options_idx >= q->len)) {
 8121fa2:	e9dd 8502 	ldrd	r8, r5, [sp, #8]
 8121fa6:	e000      	b.n	8121faa <dhcp_recv+0x92>
 8121fa8:	896b      	ldrh	r3, [r5, #10]
 8121faa:	4543      	cmp	r3, r8
    options_idx = (u16_t)(options_idx - q->len);
 8121fac:	eba8 0203 	sub.w	r2, r8, r3
    options_idx_max = (u16_t)(options_idx_max - q->len);
 8121fb0:	ebab 0303 	sub.w	r3, fp, r3
  while ((q != NULL) && (options_idx >= q->len)) {
 8121fb4:	d80e      	bhi.n	8121fd4 <dhcp_recv+0xbc>
    q = q->next;
 8121fb6:	682d      	ldr	r5, [r5, #0]
    options_idx = (u16_t)(options_idx - q->len);
 8121fb8:	fa1f f882 	uxth.w	r8, r2
    options_idx_max = (u16_t)(options_idx_max - q->len);
 8121fbc:	fa1f fb83 	uxth.w	fp, r3
  while ((q != NULL) && (options_idx >= q->len)) {
 8121fc0:	2d00      	cmp	r5, #0
 8121fc2:	d1f1      	bne.n	8121fa8 <dhcp_recv+0x90>
 8121fc4:	f8dd b00c 	ldr.w	fp, [sp, #12]
  pbuf_free(p);
 8121fc8:	4658      	mov	r0, fp
}
 8121fca:	b00b      	add	sp, #44	; 0x2c
 8121fcc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  pbuf_free(p);
 8121fd0:	f7fa b8e6 	b.w	811c1a0 <pbuf_free>
  options = (u8_t *)q->payload;
 8121fd4:	686b      	ldr	r3, [r5, #4]
  while ((q != NULL) && (offset < offset_max) && (options[offset] != DHCP_OPTION_END)) {
 8121fd6:	45d8      	cmp	r8, fp
 8121fd8:	f8cd 8008 	str.w	r8, [sp, #8]
  options = (u8_t *)q->payload;
 8121fdc:	9301      	str	r3, [sp, #4]
  while ((q != NULL) && (offset < offset_max) && (options[offset] != DHCP_OPTION_END)) {
 8121fde:	f080 8140 	bcs.w	8122262 <dhcp_recv+0x34a>
 8121fe2:	9c02      	ldr	r4, [sp, #8]
 8121fe4:	9b01      	ldr	r3, [sp, #4]
 8121fe6:	5d1a      	ldrb	r2, [r3, r4]
 8121fe8:	2aff      	cmp	r2, #255	; 0xff
 8121fea:	f000 813a 	beq.w	8122262 <dhcp_recv+0x34a>
    u16_t val_offset = (u16_t)(offset + 2);
 8121fee:	1ca7      	adds	r7, r4, #2
 8121ff0:	b2bf      	uxth	r7, r7
    if (val_offset < offset) {
 8121ff2:	42bc      	cmp	r4, r7
 8121ff4:	d8e6      	bhi.n	8121fc4 <dhcp_recv+0xac>
    if ((offset + 1) < q->len) {
 8121ff6:	1c61      	adds	r1, r4, #1
 8121ff8:	896b      	ldrh	r3, [r5, #10]
 8121ffa:	4299      	cmp	r1, r3
 8121ffc:	f280 8129 	bge.w	8122252 <dhcp_recv+0x33a>
      len = options[offset + 1];
 8122000:	9801      	ldr	r0, [sp, #4]
 8122002:	4420      	add	r0, r4
 8122004:	7846      	ldrb	r6, [r0, #1]
    switch (op) {
 8122006:	2a3b      	cmp	r2, #59	; 0x3b
 8122008:	d83e      	bhi.n	8122088 <dhcp_recv+0x170>
 812200a:	e8df f012 	tbh	[pc, r2, lsl #1]
 812200e:	0040      	.short	0x0040
 8122010:	003d0053 	.word	0x003d0053
 8122014:	003d00b4 	.word	0x003d00b4
 8122018:	009f003d 	.word	0x009f003d
 812201c:	003d003d 	.word	0x003d003d
 8122020:	003d003d 	.word	0x003d003d
 8122024:	003d003d 	.word	0x003d003d
 8122028:	003d003d 	.word	0x003d003d
 812202c:	003d003d 	.word	0x003d003d
 8122030:	003d003d 	.word	0x003d003d
 8122034:	003d003d 	.word	0x003d003d
 8122038:	003d003d 	.word	0x003d003d
 812203c:	003d003d 	.word	0x003d003d
 8122040:	003d003d 	.word	0x003d003d
 8122044:	003d003d 	.word	0x003d003d
 8122048:	003d003d 	.word	0x003d003d
 812204c:	003d003d 	.word	0x003d003d
 8122050:	003d003d 	.word	0x003d003d
 8122054:	003d003d 	.word	0x003d003d
 8122058:	003d003d 	.word	0x003d003d
 812205c:	003d003d 	.word	0x003d003d
 8122060:	003d003d 	.word	0x003d003d
 8122064:	003d003d 	.word	0x003d003d
 8122068:	003d003d 	.word	0x003d003d
 812206c:	003d003d 	.word	0x003d003d
 8122070:	003d003d 	.word	0x003d003d
 8122074:	00f80115 	.word	0x00f80115
 8122078:	00df0109 	.word	0x00df0109
 812207c:	003d003d 	.word	0x003d003d
 8122080:	00ec003d 	.word	0x00ec003d
 8122084:	00c3      	.short	0x00c3
 8122086:	2600      	movs	r6, #0
    if (op == DHCP_OPTION_PAD) {
 8122088:	2a00      	cmp	r2, #0
 812208a:	f040 82a2 	bne.w	81225d2 <dhcp_recv+0x6ba>
      offset++;
 812208e:	b28c      	uxth	r4, r1
    if (offset >= q->len) {
 8122090:	429c      	cmp	r4, r3
 8122092:	f0c0 80e3 	bcc.w	812225c <dhcp_recv+0x344>
      offset = (u16_t)(offset - q->len);
 8122096:	1ae4      	subs	r4, r4, r3
      offset_max = (u16_t)(offset_max - q->len);
 8122098:	ebab 0b03 	sub.w	fp, fp, r3
      offset = (u16_t)(offset - q->len);
 812209c:	b2a4      	uxth	r4, r4
      offset_max = (u16_t)(offset_max - q->len);
 812209e:	fa1f fb8b 	uxth.w	fp, fp
      if (offset < offset_max) {
 81220a2:	455c      	cmp	r4, fp
 81220a4:	d28e      	bcs.n	8121fc4 <dhcp_recv+0xac>
        q = q->next;
 81220a6:	682d      	ldr	r5, [r5, #0]
        LWIP_ERROR("next pbuf was null", q != NULL, return ERR_VAL;);
 81220a8:	2d00      	cmp	r5, #0
 81220aa:	f000 81e1 	beq.w	8122470 <dhcp_recv+0x558>
        options = (u8_t *)q->payload;
 81220ae:	686b      	ldr	r3, [r5, #4]
 81220b0:	9301      	str	r3, [sp, #4]
  while ((q != NULL) && (offset < offset_max) && (options[offset] != DHCP_OPTION_END)) {
 81220b2:	e797      	b.n	8121fe4 <dhcp_recv+0xcc>
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 81220b4:	2e04      	cmp	r6, #4
 81220b6:	f040 81b5 	bne.w	8122424 <dhcp_recv+0x50c>
      if (offset + len + 2 > 0xFFFF) {
 81220ba:	f64f 73f9 	movw	r3, #65529	; 0xfff9
 81220be:	429c      	cmp	r4, r3
 81220c0:	dc80      	bgt.n	8121fc4 <dhcp_recv+0xac>
      offset = (u16_t)(offset + len + 2);
 81220c2:	3406      	adds	r4, #6
        decode_idx = DHCP_OPTION_IDX_SUBNET_MASK;
 81220c4:	f04f 0806 	mov.w	r8, #6
      offset = (u16_t)(offset + len + 2);
 81220c8:	b2a4      	uxth	r4, r4
        u32_t value = 0;
 81220ca:	2300      	movs	r3, #0
 81220cc:	9405      	str	r4, [sp, #20]
 81220ce:	9309      	str	r3, [sp, #36]	; 0x24
 81220d0:	4b38      	ldr	r3, [pc, #224]	; (81221b4 <dhcp_recv+0x29c>)
 81220d2:	eb03 0908 	add.w	r9, r3, r8
 81220d6:	4b38      	ldr	r3, [pc, #224]	; (81221b8 <dhcp_recv+0x2a0>)
 81220d8:	eb03 0a88 	add.w	sl, r3, r8, lsl #2
 81220dc:	e02b      	b.n	8122136 <dhcp_recv+0x21e>
        if (!dhcp_option_given(dhcp, decode_idx)) {
 81220de:	f899 3000 	ldrb.w	r3, [r9]
 81220e2:	2b00      	cmp	r3, #0
 81220e4:	f040 81a8 	bne.w	8122438 <dhcp_recv+0x520>
          copy_len = LWIP_MIN(decode_len, 4);
 81220e8:	2e04      	cmp	r6, #4
 81220ea:	4632      	mov	r2, r6
          if (pbuf_copy_partial(q, &value, copy_len, val_offset) != copy_len) {
 81220ec:	463b      	mov	r3, r7
 81220ee:	a909      	add	r1, sp, #36	; 0x24
          copy_len = LWIP_MIN(decode_len, 4);
 81220f0:	bf28      	it	cs
 81220f2:	2204      	movcs	r2, #4
          if (pbuf_copy_partial(q, &value, copy_len, val_offset) != copy_len) {
 81220f4:	4628      	mov	r0, r5
          copy_len = LWIP_MIN(decode_len, 4);
 81220f6:	b2d4      	uxtb	r4, r2
          if (pbuf_copy_partial(q, &value, copy_len, val_offset) != copy_len) {
 81220f8:	4622      	mov	r2, r4
 81220fa:	f7fa f8f5 	bl	811c2e8 <pbuf_copy_partial>
 81220fe:	4284      	cmp	r4, r0
 8122100:	f47f af60 	bne.w	8121fc4 <dhcp_recv+0xac>
          if (decode_len > 4) {
 8122104:	2e04      	cmp	r6, #4
 8122106:	f240 819a 	bls.w	812243e <dhcp_recv+0x526>
            LWIP_ERROR("decode_len %% 4 == 0", decode_len % 4 == 0, return ERR_VAL;);
 812210a:	f016 0f03 	tst.w	r6, #3
            decode_idx++;
 812210e:	f108 0801 	add.w	r8, r8, #1
            LWIP_ERROR("decode_len %% 4 == 0", decode_len % 4 == 0, return ERR_VAL;);
 8122112:	f040 81a3 	bne.w	812245c <dhcp_recv+0x544>
            dhcp_got_option(dhcp, decode_idx);
 8122116:	2301      	movs	r3, #1
            dhcp_set_option_value(dhcp, decode_idx, lwip_htonl(value));
 8122118:	9809      	ldr	r0, [sp, #36]	; 0x24
            decode_len = (u8_t)(decode_len - 4);
 812211a:	3e04      	subs	r6, #4
            dhcp_got_option(dhcp, decode_idx);
 812211c:	f809 3b01 	strb.w	r3, [r9], #1
            dhcp_set_option_value(dhcp, decode_idx, lwip_htonl(value));
 8122120:	f7f8 f806 	bl	811a130 <lwip_htonl>
            next_val_offset = (u16_t)(val_offset + 4);
 8122124:	1d3b      	adds	r3, r7, #4
            decode_len = (u8_t)(decode_len - 4);
 8122126:	b2f6      	uxtb	r6, r6
            dhcp_set_option_value(dhcp, decode_idx, lwip_htonl(value));
 8122128:	f84a 0b04 	str.w	r0, [sl], #4
            next_val_offset = (u16_t)(val_offset + 4);
 812212c:	b29b      	uxth	r3, r3
            if (next_val_offset < val_offset) {
 812212e:	429f      	cmp	r7, r3
            goto decode_next;
 8122130:	461f      	mov	r7, r3
            if (next_val_offset < val_offset) {
 8122132:	f63f af47 	bhi.w	8121fc4 <dhcp_recv+0xac>
        LWIP_ASSERT("check decode_idx", decode_idx >= 0 && decode_idx < DHCP_OPTION_IDX_MAX);
 8122136:	f1b8 0f09 	cmp.w	r8, #9
 812213a:	d9d0      	bls.n	81220de <dhcp_recv+0x1c6>
 812213c:	4b1f      	ldr	r3, [pc, #124]	; (81221bc <dhcp_recv+0x2a4>)
 812213e:	f44f 62cf 	mov.w	r2, #1656	; 0x678
 8122142:	491f      	ldr	r1, [pc, #124]	; (81221c0 <dhcp_recv+0x2a8>)
 8122144:	481f      	ldr	r0, [pc, #124]	; (81221c4 <dhcp_recv+0x2ac>)
 8122146:	f004 f8f5 	bl	8126334 <iprintf>
 812214a:	e7c8      	b.n	81220de <dhcp_recv+0x1c6>
        LWIP_ERROR("len %% 4 == 0", len % 4 == 0, return ERR_VAL;);
 812214c:	07b2      	lsls	r2, r6, #30
 812214e:	f040 81ae 	bne.w	81224ae <dhcp_recv+0x596>
        decode_len = LWIP_MIN(len, 4 * DNS_MAX_SERVERS);
 8122152:	2e08      	cmp	r6, #8
 8122154:	4632      	mov	r2, r6
 8122156:	bf28      	it	cs
 8122158:	2208      	movcs	r2, #8
 812215a:	b2d2      	uxtb	r2, r2
        LWIP_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
 812215c:	42b2      	cmp	r2, r6
 812215e:	f240 8241 	bls.w	81225e4 <dhcp_recv+0x6cc>
 8122162:	4b16      	ldr	r3, [pc, #88]	; (81221bc <dhcp_recv+0x2a4>)
 8122164:	f240 623c 	movw	r2, #1596	; 0x63c
 8122168:	4917      	ldr	r1, [pc, #92]	; (81221c8 <dhcp_recv+0x2b0>)
 812216a:	4816      	ldr	r0, [pc, #88]	; (81221c4 <dhcp_recv+0x2ac>)
 812216c:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8122170:	f004 f8e0 	bl	8126334 <iprintf>
 8122174:	e728      	b.n	8121fc8 <dhcp_recv+0xb0>
        LWIP_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
 8122176:	2e03      	cmp	r6, #3
 8122178:	f240 814a 	bls.w	8122410 <dhcp_recv+0x4f8>
      if (offset + len + 2 > 0xFFFF) {
 812217c:	4434      	add	r4, r6
 812217e:	f64f 73fd 	movw	r3, #65533	; 0xfffd
 8122182:	429c      	cmp	r4, r3
 8122184:	f73f af1e 	bgt.w	8121fc4 <dhcp_recv+0xac>
      offset = (u16_t)(offset + len + 2);
 8122188:	19bc      	adds	r4, r7, r6
        decode_idx = DHCP_OPTION_IDX_ROUTER;
 812218a:	f04f 0807 	mov.w	r8, #7
        decode_len = 4; /* only copy the first given router */
 812218e:	2604      	movs	r6, #4
      offset = (u16_t)(offset + len + 2);
 8122190:	b2a4      	uxth	r4, r4
      if (decode_len > 0) {
 8122192:	e79a      	b.n	81220ca <dhcp_recv+0x1b2>
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 8122194:	2e04      	cmp	r6, #4
 8122196:	f040 8131 	bne.w	81223fc <dhcp_recv+0x4e4>
      if (offset + len + 2 > 0xFFFF) {
 812219a:	f64f 73f9 	movw	r3, #65529	; 0xfff9
 812219e:	429c      	cmp	r4, r3
 81221a0:	f73f af10 	bgt.w	8121fc4 <dhcp_recv+0xac>
      offset = (u16_t)(offset + len + 2);
 81221a4:	3406      	adds	r4, #6
        decode_idx = DHCP_OPTION_IDX_T2;
 81221a6:	f04f 0805 	mov.w	r8, #5
      offset = (u16_t)(offset + len + 2);
 81221aa:	b2a4      	uxth	r4, r4
      if (decode_len > 0) {
 81221ac:	e78d      	b.n	81220ca <dhcp_recv+0x1b2>
 81221ae:	bf00      	nop
 81221b0:	2001f298 	.word	0x2001f298
 81221b4:	2002e4a8 	.word	0x2002e4a8
 81221b8:	2002e4b4 	.word	0x2002e4b4
 81221bc:	08146770 	.word	0x08146770
 81221c0:	08146a28 	.word	0x08146a28
 81221c4:	0812b014 	.word	0x0812b014
 81221c8:	081469e0 	.word	0x081469e0
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 81221cc:	2e04      	cmp	r6, #4
 81221ce:	f040 80ed 	bne.w	81223ac <dhcp_recv+0x494>
      if (offset + len + 2 > 0xFFFF) {
 81221d2:	f64f 73f9 	movw	r3, #65529	; 0xfff9
 81221d6:	429c      	cmp	r4, r3
 81221d8:	f73f aef4 	bgt.w	8121fc4 <dhcp_recv+0xac>
      offset = (u16_t)(offset + len + 2);
 81221dc:	3406      	adds	r4, #6
        decode_idx = DHCP_OPTION_IDX_SERVER_ID;
 81221de:	f04f 0802 	mov.w	r8, #2
      offset = (u16_t)(offset + len + 2);
 81221e2:	b2a4      	uxth	r4, r4
      if (decode_len > 0) {
 81221e4:	e771      	b.n	81220ca <dhcp_recv+0x1b2>
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 81221e6:	2e04      	cmp	r6, #4
 81221e8:	f040 80d6 	bne.w	8122398 <dhcp_recv+0x480>
      if (offset + len + 2 > 0xFFFF) {
 81221ec:	f64f 73f9 	movw	r3, #65529	; 0xfff9
 81221f0:	429c      	cmp	r4, r3
 81221f2:	f73f aee7 	bgt.w	8121fc4 <dhcp_recv+0xac>
      offset = (u16_t)(offset + len + 2);
 81221f6:	3406      	adds	r4, #6
        decode_idx = DHCP_OPTION_IDX_T1;
 81221f8:	46b0      	mov	r8, r6
      offset = (u16_t)(offset + len + 2);
 81221fa:	b2a4      	uxth	r4, r4
      if (decode_len > 0) {
 81221fc:	e765      	b.n	81220ca <dhcp_recv+0x1b2>
        LWIP_ERROR("len == 1", len == 1, return ERR_VAL;);
 81221fe:	2e01      	cmp	r6, #1
 8122200:	f040 80e8 	bne.w	81223d4 <dhcp_recv+0x4bc>
        LWIP_ERROR("overload in file/sname", options_idx == DHCP_OPTIONS_OFS, return ERR_VAL;);
 8122204:	9b02      	ldr	r3, [sp, #8]
 8122206:	2bf0      	cmp	r3, #240	; 0xf0
 8122208:	f040 8147 	bne.w	812249a <dhcp_recv+0x582>
      if (offset + len + 2 > 0xFFFF) {
 812220c:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8122210:	4299      	cmp	r1, r3
 8122212:	f43f aed7 	beq.w	8121fc4 <dhcp_recv+0xac>
      offset = (u16_t)(offset + len + 2);
 8122216:	3403      	adds	r4, #3
        decode_idx = DHCP_OPTION_IDX_OVERLOAD;
 8122218:	f04f 0800 	mov.w	r8, #0
      offset = (u16_t)(offset + len + 2);
 812221c:	b2a4      	uxth	r4, r4
      if (decode_len > 0) {
 812221e:	e754      	b.n	81220ca <dhcp_recv+0x1b2>
        LWIP_ERROR("len == 1", len == 1, return ERR_VAL;);
 8122220:	2e01      	cmp	r6, #1
 8122222:	f040 80cd 	bne.w	81223c0 <dhcp_recv+0x4a8>
      if (offset + len + 2 > 0xFFFF) {
 8122226:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 812222a:	4299      	cmp	r1, r3
 812222c:	f43f aeca 	beq.w	8121fc4 <dhcp_recv+0xac>
      offset = (u16_t)(offset + len + 2);
 8122230:	3403      	adds	r4, #3
        decode_idx = DHCP_OPTION_IDX_MSG_TYPE;
 8122232:	46b0      	mov	r8, r6
      offset = (u16_t)(offset + len + 2);
 8122234:	b2a4      	uxth	r4, r4
      if (decode_len > 0) {
 8122236:	e748      	b.n	81220ca <dhcp_recv+0x1b2>
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 8122238:	2e04      	cmp	r6, #4
 812223a:	f040 80d5 	bne.w	81223e8 <dhcp_recv+0x4d0>
      if (offset + len + 2 > 0xFFFF) {
 812223e:	f64f 73f9 	movw	r3, #65529	; 0xfff9
 8122242:	429c      	cmp	r4, r3
 8122244:	f73f aebe 	bgt.w	8121fc4 <dhcp_recv+0xac>
      offset = (u16_t)(offset + len + 2);
 8122248:	3406      	adds	r4, #6
        decode_idx = DHCP_OPTION_IDX_LEASE_TIME;
 812224a:	f04f 0803 	mov.w	r8, #3
      offset = (u16_t)(offset + len + 2);
 812224e:	b2a4      	uxth	r4, r4
      if (decode_len > 0) {
 8122250:	e73b      	b.n	81220ca <dhcp_recv+0x1b2>
      len = (q->next != NULL ? ((u8_t *)q->next->payload)[0] : 0);
 8122252:	6828      	ldr	r0, [r5, #0]
 8122254:	b310      	cbz	r0, 812229c <dhcp_recv+0x384>
 8122256:	6840      	ldr	r0, [r0, #4]
 8122258:	7806      	ldrb	r6, [r0, #0]
 812225a:	e6d4      	b.n	8122006 <dhcp_recv+0xee>
  while ((q != NULL) && (offset < offset_max) && (options[offset] != DHCP_OPTION_END)) {
 812225c:	455c      	cmp	r4, fp
 812225e:	f4ff aec1 	bcc.w	8121fe4 <dhcp_recv+0xcc>
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_OVERLOAD)) {
 8122262:	4bb7      	ldr	r3, [pc, #732]	; (8122540 <dhcp_recv+0x628>)
 8122264:	781b      	ldrb	r3, [r3, #0]
 8122266:	b163      	cbz	r3, 8122282 <dhcp_recv+0x36a>
    dhcp_clear_option(dhcp, DHCP_OPTION_IDX_OVERLOAD);
 8122268:	2300      	movs	r3, #0
 812226a:	4ab5      	ldr	r2, [pc, #724]	; (8122540 <dhcp_recv+0x628>)
 812226c:	7013      	strb	r3, [r2, #0]
    u32_t overload = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_OVERLOAD);
 812226e:	4bb5      	ldr	r3, [pc, #724]	; (8122544 <dhcp_recv+0x62c>)
 8122270:	681b      	ldr	r3, [r3, #0]
    if (overload == DHCP_OVERLOAD_FILE) {
 8122272:	2b01      	cmp	r3, #1
 8122274:	f000 8108 	beq.w	8122488 <dhcp_recv+0x570>
    } else if (overload == DHCP_OVERLOAD_SNAME) {
 8122278:	2b02      	cmp	r3, #2
 812227a:	d006      	beq.n	812228a <dhcp_recv+0x372>
    } else if (overload == DHCP_OVERLOAD_SNAME_FILE) {
 812227c:	2b03      	cmp	r3, #3
 812227e:	f000 8101 	beq.w	8122484 <dhcp_recv+0x56c>
  } else if (parse_sname_as_options) {
 8122282:	9b04      	ldr	r3, [sp, #16]
 8122284:	2b00      	cmp	r3, #0
 8122286:	f000 811c 	beq.w	81224c2 <dhcp_recv+0x5aa>
    parse_sname_as_options = 0;
 812228a:	2300      	movs	r3, #0
    options_idx_max = DHCP_SNAME_OFS + DHCP_SNAME_LEN;
 812228c:	f04f 0b6c 	mov.w	fp, #108	; 0x6c
    parse_sname_as_options = 0;
 8122290:	9304      	str	r3, [sp, #16]
    options_idx = DHCP_SNAME_OFS;
 8122292:	232c      	movs	r3, #44	; 0x2c
 8122294:	9302      	str	r3, [sp, #8]
  while ((q != NULL) && (options_idx >= q->len)) {
 8122296:	9b03      	ldr	r3, [sp, #12]
 8122298:	895b      	ldrh	r3, [r3, #10]
 812229a:	e682      	b.n	8121fa2 <dhcp_recv+0x8a>
    switch (op) {
 812229c:	1e50      	subs	r0, r2, #1
 812229e:	283a      	cmp	r0, #58	; 0x3a
 81222a0:	f63f aef1 	bhi.w	8122086 <dhcp_recv+0x16e>
 81222a4:	a601      	add	r6, pc, #4	; (adr r6, 81222ac <dhcp_recv+0x394>)
 81222a6:	f856 f020 	ldr.w	pc, [r6, r0, lsl #2]
 81222aa:	bf00      	nop
 81222ac:	08122425 	.word	0x08122425
 81222b0:	08122087 	.word	0x08122087
 81222b4:	08122411 	.word	0x08122411
 81222b8:	08122087 	.word	0x08122087
 81222bc:	08122087 	.word	0x08122087
 81222c0:	08122087 	.word	0x08122087
 81222c4:	08122087 	.word	0x08122087
 81222c8:	08122087 	.word	0x08122087
 81222cc:	08122087 	.word	0x08122087
 81222d0:	08122087 	.word	0x08122087
 81222d4:	08122087 	.word	0x08122087
 81222d8:	08122087 	.word	0x08122087
 81222dc:	08122087 	.word	0x08122087
 81222e0:	08122087 	.word	0x08122087
 81222e4:	08122087 	.word	0x08122087
 81222e8:	08122087 	.word	0x08122087
 81222ec:	08122087 	.word	0x08122087
 81222f0:	08122087 	.word	0x08122087
 81222f4:	08122087 	.word	0x08122087
 81222f8:	08122087 	.word	0x08122087
 81222fc:	08122087 	.word	0x08122087
 8122300:	08122087 	.word	0x08122087
 8122304:	08122087 	.word	0x08122087
 8122308:	08122087 	.word	0x08122087
 812230c:	08122087 	.word	0x08122087
 8122310:	08122087 	.word	0x08122087
 8122314:	08122087 	.word	0x08122087
 8122318:	08122087 	.word	0x08122087
 812231c:	08122087 	.word	0x08122087
 8122320:	08122087 	.word	0x08122087
 8122324:	08122087 	.word	0x08122087
 8122328:	08122087 	.word	0x08122087
 812232c:	08122087 	.word	0x08122087
 8122330:	08122087 	.word	0x08122087
 8122334:	08122087 	.word	0x08122087
 8122338:	08122087 	.word	0x08122087
 812233c:	08122087 	.word	0x08122087
 8122340:	08122087 	.word	0x08122087
 8122344:	08122087 	.word	0x08122087
 8122348:	08122087 	.word	0x08122087
 812234c:	08122087 	.word	0x08122087
 8122350:	08122087 	.word	0x08122087
 8122354:	08122087 	.word	0x08122087
 8122358:	08122087 	.word	0x08122087
 812235c:	08122087 	.word	0x08122087
 8122360:	08122087 	.word	0x08122087
 8122364:	08122087 	.word	0x08122087
 8122368:	08122087 	.word	0x08122087
 812236c:	08122087 	.word	0x08122087
 8122370:	08122087 	.word	0x08122087
 8122374:	081223e9 	.word	0x081223e9
 8122378:	081223d5 	.word	0x081223d5
 812237c:	081223c1 	.word	0x081223c1
 8122380:	081223ad 	.word	0x081223ad
 8122384:	08122087 	.word	0x08122087
 8122388:	08122087 	.word	0x08122087
 812238c:	08122087 	.word	0x08122087
 8122390:	08122399 	.word	0x08122399
 8122394:	081223fd 	.word	0x081223fd
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 8122398:	4b6b      	ldr	r3, [pc, #428]	; (8122548 <dhcp_recv+0x630>)
 812239a:	f240 625d 	movw	r2, #1629	; 0x65d
 812239e:	496b      	ldr	r1, [pc, #428]	; (812254c <dhcp_recv+0x634>)
 81223a0:	486b      	ldr	r0, [pc, #428]	; (8122550 <dhcp_recv+0x638>)
 81223a2:	f8dd b00c 	ldr.w	fp, [sp, #12]
 81223a6:	f003 ffc5 	bl	8126334 <iprintf>
 81223aa:	e60d      	b.n	8121fc8 <dhcp_recv+0xb0>
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 81223ac:	4b66      	ldr	r3, [pc, #408]	; (8122548 <dhcp_recv+0x630>)
 81223ae:	f240 6259 	movw	r2, #1625	; 0x659
 81223b2:	4966      	ldr	r1, [pc, #408]	; (812254c <dhcp_recv+0x634>)
 81223b4:	4866      	ldr	r0, [pc, #408]	; (8122550 <dhcp_recv+0x638>)
 81223b6:	f8dd b00c 	ldr.w	fp, [sp, #12]
 81223ba:	f003 ffbb 	bl	8126334 <iprintf>
 81223be:	e603      	b.n	8121fc8 <dhcp_recv+0xb0>
        LWIP_ERROR("len == 1", len == 1, return ERR_VAL;);
 81223c0:	4b61      	ldr	r3, [pc, #388]	; (8122548 <dhcp_recv+0x630>)
 81223c2:	f240 6255 	movw	r2, #1621	; 0x655
 81223c6:	4963      	ldr	r1, [pc, #396]	; (8122554 <dhcp_recv+0x63c>)
 81223c8:	4861      	ldr	r0, [pc, #388]	; (8122550 <dhcp_recv+0x638>)
 81223ca:	f8dd b00c 	ldr.w	fp, [sp, #12]
 81223ce:	f003 ffb1 	bl	8126334 <iprintf>
 81223d2:	e5f9      	b.n	8121fc8 <dhcp_recv+0xb0>
        LWIP_ERROR("len == 1", len == 1, return ERR_VAL;);
 81223d4:	4b5c      	ldr	r3, [pc, #368]	; (8122548 <dhcp_recv+0x630>)
 81223d6:	f240 624f 	movw	r2, #1615	; 0x64f
 81223da:	495e      	ldr	r1, [pc, #376]	; (8122554 <dhcp_recv+0x63c>)
 81223dc:	485c      	ldr	r0, [pc, #368]	; (8122550 <dhcp_recv+0x638>)
 81223de:	f8dd b00c 	ldr.w	fp, [sp, #12]
 81223e2:	f003 ffa7 	bl	8126334 <iprintf>
 81223e6:	e5ef      	b.n	8121fc8 <dhcp_recv+0xb0>
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 81223e8:	4b57      	ldr	r3, [pc, #348]	; (8122548 <dhcp_recv+0x630>)
 81223ea:	f240 6241 	movw	r2, #1601	; 0x641
 81223ee:	4957      	ldr	r1, [pc, #348]	; (812254c <dhcp_recv+0x634>)
 81223f0:	4857      	ldr	r0, [pc, #348]	; (8122550 <dhcp_recv+0x638>)
 81223f2:	f8dd b00c 	ldr.w	fp, [sp, #12]
 81223f6:	f003 ff9d 	bl	8126334 <iprintf>
 81223fa:	e5e5      	b.n	8121fc8 <dhcp_recv+0xb0>
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 81223fc:	4b52      	ldr	r3, [pc, #328]	; (8122548 <dhcp_recv+0x630>)
 81223fe:	f240 6261 	movw	r2, #1633	; 0x661
 8122402:	4952      	ldr	r1, [pc, #328]	; (812254c <dhcp_recv+0x634>)
 8122404:	4852      	ldr	r0, [pc, #328]	; (8122550 <dhcp_recv+0x638>)
 8122406:	f8dd b00c 	ldr.w	fp, [sp, #12]
 812240a:	f003 ff93 	bl	8126334 <iprintf>
 812240e:	e5db      	b.n	8121fc8 <dhcp_recv+0xb0>
        LWIP_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
 8122410:	4b4d      	ldr	r3, [pc, #308]	; (8122548 <dhcp_recv+0x630>)
 8122412:	f240 6233 	movw	r2, #1587	; 0x633
 8122416:	4950      	ldr	r1, [pc, #320]	; (8122558 <dhcp_recv+0x640>)
 8122418:	484d      	ldr	r0, [pc, #308]	; (8122550 <dhcp_recv+0x638>)
 812241a:	f8dd b00c 	ldr.w	fp, [sp, #12]
 812241e:	f003 ff89 	bl	8126334 <iprintf>
 8122422:	e5d1      	b.n	8121fc8 <dhcp_recv+0xb0>
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 8122424:	4b48      	ldr	r3, [pc, #288]	; (8122548 <dhcp_recv+0x630>)
 8122426:	f240 622e 	movw	r2, #1582	; 0x62e
 812242a:	4948      	ldr	r1, [pc, #288]	; (812254c <dhcp_recv+0x634>)
 812242c:	4848      	ldr	r0, [pc, #288]	; (8122550 <dhcp_recv+0x638>)
 812242e:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8122432:	f003 ff7f 	bl	8126334 <iprintf>
 8122436:	e5c7      	b.n	8121fc8 <dhcp_recv+0xb0>
 8122438:	9c05      	ldr	r4, [sp, #20]
    if (offset >= q->len) {
 812243a:	896b      	ldrh	r3, [r5, #10]
 812243c:	e628      	b.n	8122090 <dhcp_recv+0x178>
          } else if (decode_len == 4) {
 812243e:	9c05      	ldr	r4, [sp, #20]
 8122440:	d027      	beq.n	8122492 <dhcp_recv+0x57a>
            LWIP_ERROR("invalid decode_len", decode_len == 1, return ERR_VAL;);
 8122442:	2e01      	cmp	r6, #1
 8122444:	f040 80bb 	bne.w	81225be <dhcp_recv+0x6a6>
            value = ((u8_t *)&value)[0];
 8122448:	f89d 0024 	ldrb.w	r0, [sp, #36]	; 0x24
          dhcp_set_option_value(dhcp, decode_idx, value);
 812244c:	4b3d      	ldr	r3, [pc, #244]	; (8122544 <dhcp_recv+0x62c>)
          dhcp_got_option(dhcp, decode_idx);
 812244e:	4a3c      	ldr	r2, [pc, #240]	; (8122540 <dhcp_recv+0x628>)
          dhcp_set_option_value(dhcp, decode_idx, value);
 8122450:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
          dhcp_got_option(dhcp, decode_idx);
 8122454:	2301      	movs	r3, #1
 8122456:	f802 3008 	strb.w	r3, [r2, r8]
          dhcp_set_option_value(dhcp, decode_idx, value);
 812245a:	e7ee      	b.n	812243a <dhcp_recv+0x522>
            LWIP_ERROR("decode_len %% 4 == 0", decode_len % 4 == 0, return ERR_VAL;);
 812245c:	4b3a      	ldr	r3, [pc, #232]	; (8122548 <dhcp_recv+0x630>)
 812245e:	f240 6281 	movw	r2, #1665	; 0x681
 8122462:	493e      	ldr	r1, [pc, #248]	; (812255c <dhcp_recv+0x644>)
 8122464:	483a      	ldr	r0, [pc, #232]	; (8122550 <dhcp_recv+0x638>)
 8122466:	f8dd b00c 	ldr.w	fp, [sp, #12]
 812246a:	f003 ff63 	bl	8126334 <iprintf>
 812246e:	e5ab      	b.n	8121fc8 <dhcp_recv+0xb0>
        LWIP_ERROR("next pbuf was null", q != NULL, return ERR_VAL;);
 8122470:	4b35      	ldr	r3, [pc, #212]	; (8122548 <dhcp_recv+0x630>)
 8122472:	f240 629d 	movw	r2, #1693	; 0x69d
 8122476:	493a      	ldr	r1, [pc, #232]	; (8122560 <dhcp_recv+0x648>)
 8122478:	4835      	ldr	r0, [pc, #212]	; (8122550 <dhcp_recv+0x638>)
 812247a:	f8dd b00c 	ldr.w	fp, [sp, #12]
 812247e:	f003 ff59 	bl	8126334 <iprintf>
 8122482:	e5a1      	b.n	8121fc8 <dhcp_recv+0xb0>
      parse_sname_as_options = 1;
 8122484:	2301      	movs	r3, #1
 8122486:	9304      	str	r3, [sp, #16]
    options_idx = DHCP_FILE_OFS;
 8122488:	236c      	movs	r3, #108	; 0x6c
    options_idx_max = DHCP_FILE_OFS + DHCP_FILE_LEN;
 812248a:	f04f 0bec 	mov.w	fp, #236	; 0xec
    options_idx = DHCP_FILE_OFS;
 812248e:	9302      	str	r3, [sp, #8]
 8122490:	e701      	b.n	8122296 <dhcp_recv+0x37e>
            value = lwip_ntohl(value);
 8122492:	9809      	ldr	r0, [sp, #36]	; 0x24
 8122494:	f7f7 fe4c 	bl	811a130 <lwip_htonl>
 8122498:	e7d8      	b.n	812244c <dhcp_recv+0x534>
        LWIP_ERROR("overload in file/sname", options_idx == DHCP_OPTIONS_OFS, return ERR_VAL;);
 812249a:	4b2b      	ldr	r3, [pc, #172]	; (8122548 <dhcp_recv+0x630>)
 812249c:	f240 6251 	movw	r2, #1617	; 0x651
 81224a0:	4930      	ldr	r1, [pc, #192]	; (8122564 <dhcp_recv+0x64c>)
 81224a2:	482b      	ldr	r0, [pc, #172]	; (8122550 <dhcp_recv+0x638>)
 81224a4:	f8dd b00c 	ldr.w	fp, [sp, #12]
 81224a8:	f003 ff44 	bl	8126334 <iprintf>
 81224ac:	e58c      	b.n	8121fc8 <dhcp_recv+0xb0>
        LWIP_ERROR("len %% 4 == 0", len % 4 == 0, return ERR_VAL;);
 81224ae:	4b26      	ldr	r3, [pc, #152]	; (8122548 <dhcp_recv+0x630>)
 81224b0:	f240 6239 	movw	r2, #1593	; 0x639
 81224b4:	492c      	ldr	r1, [pc, #176]	; (8122568 <dhcp_recv+0x650>)
 81224b6:	4826      	ldr	r0, [pc, #152]	; (8122550 <dhcp_recv+0x638>)
 81224b8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 81224bc:	f003 ff3a 	bl	8126334 <iprintf>
 81224c0:	e582      	b.n	8121fc8 <dhcp_recv+0xb0>
  if (!dhcp_option_given(dhcp, DHCP_OPTION_IDX_MSG_TYPE)) {
 81224c2:	4b1f      	ldr	r3, [pc, #124]	; (8122540 <dhcp_recv+0x628>)
 81224c4:	f8dd b00c 	ldr.w	fp, [sp, #12]
 81224c8:	785b      	ldrb	r3, [r3, #1]
 81224ca:	e9dd a906 	ldrd	sl, r9, [sp, #24]
 81224ce:	2b00      	cmp	r3, #0
 81224d0:	f43f ad7a 	beq.w	8121fc8 <dhcp_recv+0xb0>
  msg_type = (u8_t)dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_MSG_TYPE);
 81224d4:	4a1b      	ldr	r2, [pc, #108]	; (8122544 <dhcp_recv+0x62c>)
  msg_in = (struct dhcp_msg *)p->payload;
 81224d6:	f8db 4004 	ldr.w	r4, [fp, #4]
  msg_type = (u8_t)dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_MSG_TYPE);
 81224da:	7913      	ldrb	r3, [r2, #4]
  if (msg_type == DHCP_ACK) {
 81224dc:	2b05      	cmp	r3, #5
 81224de:	d01d      	beq.n	812251c <dhcp_recv+0x604>
  else if ((msg_type == DHCP_NAK) &&
 81224e0:	2b06      	cmp	r3, #6
 81224e2:	d043      	beq.n	812256c <dhcp_recv+0x654>
  else if ((msg_type == DHCP_OFFER) && (dhcp->state == DHCP_STATE_SELECTING)) {
 81224e4:	2b02      	cmp	r3, #2
 81224e6:	f47f ad6f 	bne.w	8121fc8 <dhcp_recv+0xb0>
 81224ea:	f899 3005 	ldrb.w	r3, [r9, #5]
 81224ee:	2b06      	cmp	r3, #6
 81224f0:	f47f ad6a 	bne.w	8121fc8 <dhcp_recv+0xb0>
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_SERVER_ID)) {
 81224f4:	4b12      	ldr	r3, [pc, #72]	; (8122540 <dhcp_recv+0x628>)
 81224f6:	789b      	ldrb	r3, [r3, #2]
 81224f8:	2b00      	cmp	r3, #0
 81224fa:	f43f ad65 	beq.w	8121fc8 <dhcp_recv+0xb0>
  struct dhcp *dhcp = netif_dhcp_data(netif);
 81224fe:	f8da 5028 	ldr.w	r5, [sl, #40]	; 0x28
    dhcp->request_timeout = 0; /* stop timer */
 8122502:	9b04      	ldr	r3, [sp, #16]
    ip_addr_set_ip4_u32(&dhcp->server_ip_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_SERVER_ID)));
 8122504:	6890      	ldr	r0, [r2, #8]
    dhcp->request_timeout = 0; /* stop timer */
 8122506:	812b      	strh	r3, [r5, #8]
    ip_addr_set_ip4_u32(&dhcp->server_ip_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_SERVER_ID)));
 8122508:	f7f7 fe12 	bl	811a130 <lwip_htonl>
 812250c:	4603      	mov	r3, r0
    dhcp_select(netif);
 812250e:	4650      	mov	r0, sl
    ip_addr_set_ip4_u32(&dhcp->server_ip_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_SERVER_ID)));
 8122510:	61ab      	str	r3, [r5, #24]
    ip4_addr_copy(dhcp->offered_ip_addr, msg_in->yiaddr);
 8122512:	6923      	ldr	r3, [r4, #16]
 8122514:	61eb      	str	r3, [r5, #28]
    dhcp_select(netif);
 8122516:	f7ff fbbf 	bl	8121c98 <dhcp_select.isra.0>
 812251a:	e555      	b.n	8121fc8 <dhcp_recv+0xb0>
    if (dhcp->state == DHCP_STATE_REQUESTING) {
 812251c:	f899 3005 	ldrb.w	r3, [r9, #5]
 8122520:	2b01      	cmp	r3, #1
 8122522:	d03f      	beq.n	81225a4 <dhcp_recv+0x68c>
    else if ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REBINDING) ||
 8122524:	3b03      	subs	r3, #3
 8122526:	2b02      	cmp	r3, #2
 8122528:	f63f ad4e 	bhi.w	8121fc8 <dhcp_recv+0xb0>
      dhcp_handle_ack(netif, msg_in);
 812252c:	f8da 0028 	ldr.w	r0, [sl, #40]	; 0x28
 8122530:	4621      	mov	r1, r4
 8122532:	f7ff f8c1 	bl	81216b8 <dhcp_handle_ack.isra.0>
      dhcp_bind(netif);
 8122536:	4650      	mov	r0, sl
 8122538:	f7fe ffb2 	bl	81214a0 <dhcp_bind>
 812253c:	e544      	b.n	8121fc8 <dhcp_recv+0xb0>
 812253e:	bf00      	nop
 8122540:	2002e4a8 	.word	0x2002e4a8
 8122544:	2002e4b4 	.word	0x2002e4b4
 8122548:	08146770 	.word	0x08146770
 812254c:	081469d4 	.word	0x081469d4
 8122550:	0812b014 	.word	0x0812b014
 8122554:	08146a04 	.word	0x08146a04
 8122558:	081469e0 	.word	0x081469e0
 812255c:	08146a3c 	.word	0x08146a3c
 8122560:	08146a68 	.word	0x08146a68
 8122564:	08146a10 	.word	0x08146a10
 8122568:	081469f4 	.word	0x081469f4
           ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REQUESTING) ||
 812256c:	f899 3005 	ldrb.w	r3, [r9, #5]
 8122570:	1eda      	subs	r2, r3, #3
            (dhcp->state == DHCP_STATE_REBINDING) || (dhcp->state == DHCP_STATE_RENEWING  ))) {
 8122572:	2a02      	cmp	r2, #2
 8122574:	d902      	bls.n	812257c <dhcp_recv+0x664>
 8122576:	2b01      	cmp	r3, #1
 8122578:	f47f ad26 	bne.w	8121fc8 <dhcp_recv+0xb0>
  struct dhcp *dhcp = netif_dhcp_data(netif);
 812257c:	f8da 3028 	ldr.w	r3, [sl, #40]	; 0x28
  if (new_state != dhcp->state) {
 8122580:	795a      	ldrb	r2, [r3, #5]
 8122582:	2a0c      	cmp	r2, #12
 8122584:	d004      	beq.n	8122590 <dhcp_recv+0x678>
    dhcp->tries = 0;
 8122586:	2200      	movs	r2, #0
    dhcp->state = new_state;
 8122588:	210c      	movs	r1, #12
    dhcp->tries = 0;
 812258a:	719a      	strb	r2, [r3, #6]
    dhcp->state = new_state;
 812258c:	7159      	strb	r1, [r3, #5]
    dhcp->request_timeout = 0;
 812258e:	811a      	strh	r2, [r3, #8]
  netif_set_addr(netif, IP4_ADDR_ANY4, IP4_ADDR_ANY4, IP4_ADDR_ANY4);
 8122590:	4b1c      	ldr	r3, [pc, #112]	; (8122604 <dhcp_recv+0x6ec>)
 8122592:	4650      	mov	r0, sl
 8122594:	461a      	mov	r2, r3
 8122596:	4619      	mov	r1, r3
 8122598:	f7f9 f968 	bl	811b86c <netif_set_addr>
  dhcp_discover(netif);
 812259c:	4650      	mov	r0, sl
 812259e:	f7ff fa95 	bl	8121acc <dhcp_discover>
}
 81225a2:	e511      	b.n	8121fc8 <dhcp_recv+0xb0>
      dhcp_handle_ack(netif, msg_in);
 81225a4:	4621      	mov	r1, r4
 81225a6:	f8da 0028 	ldr.w	r0, [sl, #40]	; 0x28
 81225aa:	f7ff f885 	bl	81216b8 <dhcp_handle_ack.isra.0>
      if ((netif->flags & NETIF_FLAG_ETHARP) != 0) {
 81225ae:	f89a 3035 	ldrb.w	r3, [sl, #53]	; 0x35
        dhcp_check(netif);
 81225b2:	4650      	mov	r0, sl
      if ((netif->flags & NETIF_FLAG_ETHARP) != 0) {
 81225b4:	0719      	lsls	r1, r3, #28
 81225b6:	d5bf      	bpl.n	8122538 <dhcp_recv+0x620>
        dhcp_check(netif);
 81225b8:	f7fe ff5a 	bl	8121470 <dhcp_check>
 81225bc:	e504      	b.n	8121fc8 <dhcp_recv+0xb0>
            LWIP_ERROR("invalid decode_len", decode_len == 1, return ERR_VAL;);
 81225be:	4b12      	ldr	r3, [pc, #72]	; (8122608 <dhcp_recv+0x6f0>)
 81225c0:	f44f 62d2 	mov.w	r2, #1680	; 0x690
 81225c4:	4911      	ldr	r1, [pc, #68]	; (812260c <dhcp_recv+0x6f4>)
 81225c6:	4812      	ldr	r0, [pc, #72]	; (8122610 <dhcp_recv+0x6f8>)
 81225c8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 81225cc:	f003 feb2 	bl	8126334 <iprintf>
 81225d0:	e4fa      	b.n	8121fc8 <dhcp_recv+0xb0>
      if (offset + len + 2 > 0xFFFF) {
 81225d2:	4434      	add	r4, r6
 81225d4:	f64f 72fd 	movw	r2, #65533	; 0xfffd
 81225d8:	4294      	cmp	r4, r2
 81225da:	f73f acf3 	bgt.w	8121fc4 <dhcp_recv+0xac>
      offset = (u16_t)(offset + len + 2);
 81225de:	19bc      	adds	r4, r7, r6
 81225e0:	b2a4      	uxth	r4, r4
      if (decode_len > 0) {
 81225e2:	e555      	b.n	8122090 <dhcp_recv+0x178>
      if (offset + len + 2 > 0xFFFF) {
 81225e4:	4434      	add	r4, r6
 81225e6:	f64f 71fd 	movw	r1, #65533	; 0xfffd
 81225ea:	428c      	cmp	r4, r1
 81225ec:	f73f acea 	bgt.w	8121fc4 <dhcp_recv+0xac>
      offset = (u16_t)(offset + len + 2);
 81225f0:	19bc      	adds	r4, r7, r6
 81225f2:	b2a4      	uxth	r4, r4
      if (decode_len > 0) {
 81225f4:	2e00      	cmp	r6, #0
 81225f6:	f43f ad4b 	beq.w	8122090 <dhcp_recv+0x178>
        decode_len = LWIP_MIN(len, 4 * DNS_MAX_SERVERS);
 81225fa:	4616      	mov	r6, r2
        decode_idx = DHCP_OPTION_IDX_DNS_SERVER;
 81225fc:	f04f 0808 	mov.w	r8, #8
 8122600:	e563      	b.n	81220ca <dhcp_recv+0x1b2>
 8122602:	bf00      	nop
 8122604:	08146e24 	.word	0x08146e24
 8122608:	08146770 	.word	0x08146770
 812260c:	08146a54 	.word	0x08146a54
 8122610:	0812b014 	.word	0x0812b014

08122614 <dhcp_network_changed>:
{
 8122614:	b538      	push	{r3, r4, r5, lr}
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8122616:	6a85      	ldr	r5, [r0, #40]	; 0x28
  if (!dhcp) {
 8122618:	b135      	cbz	r5, 8122628 <dhcp_network_changed+0x14>
  switch (dhcp->state) {
 812261a:	796b      	ldrb	r3, [r5, #5]
 812261c:	4604      	mov	r4, r0
 812261e:	2b05      	cmp	r3, #5
 8122620:	d803      	bhi.n	812262a <dhcp_network_changed+0x16>
 8122622:	2b02      	cmp	r3, #2
 8122624:	d813      	bhi.n	812264e <dhcp_network_changed+0x3a>
 8122626:	b95b      	cbnz	r3, 8122640 <dhcp_network_changed+0x2c>
}
 8122628:	bd38      	pop	{r3, r4, r5, pc}
  switch (dhcp->state) {
 812262a:	2b0a      	cmp	r3, #10
 812262c:	d00f      	beq.n	812264e <dhcp_network_changed+0x3a>
      LWIP_ASSERT("invalid dhcp->state", dhcp->state <= DHCP_STATE_BACKING_OFF);
 812262e:	2b0c      	cmp	r3, #12
 8122630:	d906      	bls.n	8122640 <dhcp_network_changed+0x2c>
 8122632:	4b0a      	ldr	r3, [pc, #40]	; (812265c <dhcp_network_changed+0x48>)
 8122634:	f240 326d 	movw	r2, #877	; 0x36d
 8122638:	4909      	ldr	r1, [pc, #36]	; (8122660 <dhcp_network_changed+0x4c>)
 812263a:	480a      	ldr	r0, [pc, #40]	; (8122664 <dhcp_network_changed+0x50>)
 812263c:	f003 fe7a 	bl	8126334 <iprintf>
      dhcp->tries = 0;
 8122640:	2300      	movs	r3, #0
      dhcp_discover(netif);
 8122642:	4620      	mov	r0, r4
      dhcp->tries = 0;
 8122644:	71ab      	strb	r3, [r5, #6]
}
 8122646:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      dhcp_discover(netif);
 812264a:	f7ff ba3f 	b.w	8121acc <dhcp_discover>
      dhcp->tries = 0;
 812264e:	2300      	movs	r3, #0
      dhcp_reboot(netif);
 8122650:	4620      	mov	r0, r4
      dhcp->tries = 0;
 8122652:	71ab      	strb	r3, [r5, #6]
}
 8122654:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      dhcp_reboot(netif);
 8122658:	f7ff b938 	b.w	81218cc <dhcp_reboot.isra.0>
 812265c:	08146770 	.word	0x08146770
 8122660:	08146ab0 	.word	0x08146ab0
 8122664:	0812b014 	.word	0x0812b014

08122668 <dhcp_arp_reply>:
  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8122668:	2800      	cmp	r0, #0
 812266a:	d066      	beq.n	812273a <dhcp_arp_reply+0xd2>
{
 812266c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  dhcp = netif_dhcp_data(netif);
 8122670:	6a85      	ldr	r5, [r0, #40]	; 0x28
{
 8122672:	b085      	sub	sp, #20
 8122674:	4604      	mov	r4, r0
  if ((dhcp != NULL) && (dhcp->state == DHCP_STATE_CHECKING)) {
 8122676:	b115      	cbz	r5, 812267e <dhcp_arp_reply+0x16>
 8122678:	796b      	ldrb	r3, [r5, #5]
 812267a:	2b08      	cmp	r3, #8
 812267c:	d002      	beq.n	8122684 <dhcp_arp_reply+0x1c>
}
 812267e:	b005      	add	sp, #20
 8122680:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (ip4_addr_cmp(addr, &dhcp->offered_ip_addr)) {
 8122684:	680a      	ldr	r2, [r1, #0]
 8122686:	69eb      	ldr	r3, [r5, #28]
 8122688:	429a      	cmp	r2, r3
 812268a:	d1f8      	bne.n	812267e <dhcp_arp_reply+0x16>
    dhcp->tries = 0;
 812268c:	2200      	movs	r2, #0
    dhcp->state = new_state;
 812268e:	230c      	movs	r3, #12
  p_out = dhcp_create_msg(netif, dhcp, DHCP_DECLINE, &options_out_len);
 8122690:	4629      	mov	r1, r5
    dhcp->tries = 0;
 8122692:	71aa      	strb	r2, [r5, #6]
    dhcp->state = new_state;
 8122694:	716b      	strb	r3, [r5, #5]
  p_out = dhcp_create_msg(netif, dhcp, DHCP_DECLINE, &options_out_len);
 8122696:	f10d 030e 	add.w	r3, sp, #14
    dhcp->request_timeout = 0;
 812269a:	812a      	strh	r2, [r5, #8]
  p_out = dhcp_create_msg(netif, dhcp, DHCP_DECLINE, &options_out_len);
 812269c:	2204      	movs	r2, #4
 812269e:	f7ff f863 	bl	8121768 <dhcp_create_msg>
  if (p_out != NULL) {
 81226a2:	4606      	mov	r6, r0
 81226a4:	2800      	cmp	r0, #0
 81226a6:	d040      	beq.n	812272a <dhcp_arp_reply+0xc2>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 81226a8:	f8bd 900e 	ldrh.w	r9, [sp, #14]
 81226ac:	6847      	ldr	r7, [r0, #4]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 81226ae:	f109 0306 	add.w	r3, r9, #6
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 81226b2:	37f0      	adds	r7, #240	; 0xf0
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 81226b4:	2b44      	cmp	r3, #68	; 0x44
 81226b6:	d847      	bhi.n	8122748 <dhcp_arp_reply+0xe0>
  options[options_out_len++] = option_type;
 81226b8:	2232      	movs	r2, #50	; 0x32
 81226ba:	f109 0301 	add.w	r3, r9, #1
  options[options_out_len++] = option_len;
 81226be:	f109 0802 	add.w	r8, r9, #2
  options[options_out_len++] = option_type;
 81226c2:	f807 2009 	strb.w	r2, [r7, r9]
  options[options_out_len++] = option_len;
 81226c6:	b29b      	uxth	r3, r3
 81226c8:	2204      	movs	r2, #4
 81226ca:	fa1f f888 	uxth.w	r8, r8
 81226ce:	54fa      	strb	r2, [r7, r3]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 81226d0:	69e8      	ldr	r0, [r5, #28]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 81226d2:	f8ad 800e 	strh.w	r8, [sp, #14]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 81226d6:	f7f7 fd2b 	bl	811a130 <lwip_htonl>
 81226da:	4639      	mov	r1, r7
 81226dc:	4602      	mov	r2, r0
 81226de:	4640      	mov	r0, r8
 81226e0:	f7fe fea2 	bl	8121428 <dhcp_option_long>
  options[options_out_len++] = DHCP_OPTION_END;
 81226e4:	1c41      	adds	r1, r0, #1
 81226e6:	23ff      	movs	r3, #255	; 0xff
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 81226e8:	f8ad 000e 	strh.w	r0, [sp, #14]
  options[options_out_len++] = DHCP_OPTION_END;
 81226ec:	b289      	uxth	r1, r1
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 81226ee:	4602      	mov	r2, r0
  options[options_out_len++] = DHCP_OPTION_END;
 81226f0:	543b      	strb	r3, [r7, r0]
  while (((options_out_len < DHCP_MIN_OPTIONS_LEN) || (options_out_len & 3)) &&
 81226f2:	2943      	cmp	r1, #67	; 0x43
 81226f4:	d807      	bhi.n	8122706 <dhcp_arp_reply+0x9e>
    options[options_out_len++] = 0;
 81226f6:	f1c2 0243 	rsb	r2, r2, #67	; 0x43
 81226fa:	1878      	adds	r0, r7, r1
 81226fc:	2100      	movs	r1, #0
 81226fe:	b292      	uxth	r2, r2
 8122700:	f002 fe7a 	bl	81253f8 <memset>
 8122704:	2144      	movs	r1, #68	; 0x44
  pbuf_realloc(p_out, (u16_t)(sizeof(struct dhcp_msg) - DHCP_OPTIONS_LEN + options_out_len));
 8122706:	31f0      	adds	r1, #240	; 0xf0
 8122708:	4630      	mov	r0, r6
 812270a:	b289      	uxth	r1, r1
 812270c:	f7f9 fc30 	bl	811bf70 <pbuf_realloc>
    result = udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 8122710:	4911      	ldr	r1, [pc, #68]	; (8122758 <dhcp_arp_reply+0xf0>)
 8122712:	4a12      	ldr	r2, [pc, #72]	; (812275c <dhcp_arp_reply+0xf4>)
 8122714:	2343      	movs	r3, #67	; 0x43
 8122716:	9400      	str	r4, [sp, #0]
 8122718:	6808      	ldr	r0, [r1, #0]
 812271a:	4631      	mov	r1, r6
 812271c:	9201      	str	r2, [sp, #4]
 812271e:	4a10      	ldr	r2, [pc, #64]	; (8122760 <dhcp_arp_reply+0xf8>)
 8122720:	f7fe fc6c 	bl	8120ffc <udp_sendto_if_src>
    pbuf_free(p_out);
 8122724:	4630      	mov	r0, r6
 8122726:	f7f9 fd3b 	bl	811c1a0 <pbuf_free>
  if (dhcp->tries < 255) {
 812272a:	79ab      	ldrb	r3, [r5, #6]
 812272c:	2bff      	cmp	r3, #255	; 0xff
 812272e:	d001      	beq.n	8122734 <dhcp_arp_reply+0xcc>
    dhcp->tries++;
 8122730:	3301      	adds	r3, #1
 8122732:	71ab      	strb	r3, [r5, #6]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8122734:	2314      	movs	r3, #20
 8122736:	812b      	strh	r3, [r5, #8]
  return result;
 8122738:	e7a1      	b.n	812267e <dhcp_arp_reply+0x16>
  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 812273a:	4b0a      	ldr	r3, [pc, #40]	; (8122764 <dhcp_arp_reply+0xfc>)
 812273c:	f240 328b 	movw	r2, #907	; 0x38b
 8122740:	4909      	ldr	r1, [pc, #36]	; (8122768 <dhcp_arp_reply+0x100>)
 8122742:	480a      	ldr	r0, [pc, #40]	; (812276c <dhcp_arp_reply+0x104>)
 8122744:	f003 bdf6 	b.w	8126334 <iprintf>
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8122748:	4b06      	ldr	r3, [pc, #24]	; (8122764 <dhcp_arp_reply+0xfc>)
 812274a:	f240 529a 	movw	r2, #1434	; 0x59a
 812274e:	4908      	ldr	r1, [pc, #32]	; (8122770 <dhcp_arp_reply+0x108>)
 8122750:	4806      	ldr	r0, [pc, #24]	; (812276c <dhcp_arp_reply+0x104>)
 8122752:	f003 fdef 	bl	8126334 <iprintf>
 8122756:	e7af      	b.n	81226b8 <dhcp_arp_reply+0x50>
 8122758:	2002e4a0 	.word	0x2002e4a0
 812275c:	08146e24 	.word	0x08146e24
 8122760:	08146e28 	.word	0x08146e28
 8122764:	08146770 	.word	0x08146770
 8122768:	0812e200 	.word	0x0812e200
 812276c:	0812b014 	.word	0x0812b014
 8122770:	081468e4 	.word	0x081468e4

08122774 <dhcp_renew>:
{
 8122774:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8122778:	6a87      	ldr	r7, [r0, #40]	; 0x28
{
 812277a:	b087      	sub	sp, #28
 812277c:	4683      	mov	fp, r0
  if (new_state != dhcp->state) {
 812277e:	797b      	ldrb	r3, [r7, #5]
 8122780:	2b05      	cmp	r3, #5
 8122782:	d004      	beq.n	812278e <dhcp_renew+0x1a>
    dhcp->tries = 0;
 8122784:	2300      	movs	r3, #0
    dhcp->state = new_state;
 8122786:	2205      	movs	r2, #5
    dhcp->tries = 0;
 8122788:	71bb      	strb	r3, [r7, #6]
    dhcp->state = new_state;
 812278a:	717a      	strb	r2, [r7, #5]
    dhcp->request_timeout = 0;
 812278c:	813b      	strh	r3, [r7, #8]
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 812278e:	f10d 0316 	add.w	r3, sp, #22
 8122792:	2203      	movs	r2, #3
 8122794:	4639      	mov	r1, r7
 8122796:	4658      	mov	r0, fp
 8122798:	f7fe ffe6 	bl	8121768 <dhcp_create_msg>
  if (p_out != NULL) {
 812279c:	4605      	mov	r5, r0
 812279e:	2800      	cmp	r0, #0
 81227a0:	f000 80b9 	beq.w	8122916 <dhcp_renew+0x1a2>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 81227a4:	f8bd 4016 	ldrh.w	r4, [sp, #22]
 81227a8:	6846      	ldr	r6, [r0, #4]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 81227aa:	f104 0804 	add.w	r8, r4, #4
 81227ae:	f104 0902 	add.w	r9, r4, #2
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 81227b2:	36f0      	adds	r6, #240	; 0xf0
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 81227b4:	f1b8 0f44 	cmp.w	r8, #68	; 0x44
 81227b8:	f200 8095 	bhi.w	81228e6 <dhcp_renew+0x172>
  options[options_out_len++] = option_type;
 81227bc:	2239      	movs	r2, #57	; 0x39
 81227be:	1c63      	adds	r3, r4, #1
 81227c0:	fa1f f189 	uxth.w	r1, r9
 81227c4:	5532      	strb	r2, [r6, r4]
  options[options_out_len++] = option_len;
 81227c6:	b29b      	uxth	r3, r3
 81227c8:	2202      	movs	r2, #2
 81227ca:	9103      	str	r1, [sp, #12]
 81227cc:	54f2      	strb	r2, [r6, r3]
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 81227ce:	188b      	adds	r3, r1, r2
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 81227d0:	f8bb a02c 	ldrh.w	sl, [fp, #44]	; 0x2c
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 81227d4:	2b44      	cmp	r3, #68	; 0x44
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 81227d6:	f8ad 9016 	strh.w	r9, [sp, #22]
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 81227da:	f200 8094 	bhi.w	8122906 <dhcp_renew+0x192>
  options[options_out_len++] = (u8_t)((value & 0xff00U) >> 8);
 81227de:	1ce3      	adds	r3, r4, #3
 81227e0:	fa1f f988 	uxth.w	r9, r8
 81227e4:	ea4f 221a 	mov.w	r2, sl, lsr #8
 81227e8:	9903      	ldr	r1, [sp, #12]
  options[options_out_len++] = (u8_t) (value & 0x00ffU);
 81227ea:	b29b      	uxth	r3, r3
  options[options_out_len++] = (u8_t)((value & 0xff00U) >> 8);
 81227ec:	5472      	strb	r2, [r6, r1]
  options[options_out_len++] = (u8_t) (value & 0x00ffU);
 81227ee:	f806 a003 	strb.w	sl, [r6, r3]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 81227f2:	f109 0306 	add.w	r3, r9, #6
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 81227f6:	f8ad 8016 	strh.w	r8, [sp, #22]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 81227fa:	2b44      	cmp	r3, #68	; 0x44
 81227fc:	d87b      	bhi.n	81228f6 <dhcp_renew+0x182>
  options[options_out_len++] = option_len;
 81227fe:	f104 0806 	add.w	r8, r4, #6
  options[options_out_len++] = option_type;
 8122802:	2237      	movs	r2, #55	; 0x37
 8122804:	1d63      	adds	r3, r4, #5
 8122806:	f8df a134 	ldr.w	sl, [pc, #308]	; 812293c <dhcp_renew+0x1c8>
  options[options_out_len++] = option_len;
 812280a:	fa1f f888 	uxth.w	r8, r8
  options[options_out_len++] = option_type;
 812280e:	f806 2009 	strb.w	r2, [r6, r9]
  options[options_out_len++] = option_len;
 8122812:	b29b      	uxth	r3, r3
 8122814:	2204      	movs	r2, #4
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 8122816:	f1b8 0f43 	cmp.w	r8, #67	; 0x43
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 812281a:	f04f 0901 	mov.w	r9, #1
  options[options_out_len++] = option_len;
 812281e:	54f2      	strb	r2, [r6, r3]
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 8122820:	493e      	ldr	r1, [pc, #248]	; (812291c <dhcp_renew+0x1a8>)
 8122822:	4b3f      	ldr	r3, [pc, #252]	; (8122920 <dhcp_renew+0x1ac>)
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 8122824:	f8ad 8016 	strh.w	r8, [sp, #22]
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 8122828:	d80f      	bhi.n	812284a <dhcp_renew+0xd6>
  options[options_out_len++] = value;
 812282a:	f108 0201 	add.w	r2, r8, #1
 812282e:	f806 9008 	strb.w	r9, [r6, r8]
 8122832:	fa1f f882 	uxth.w	r8, r2
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8122836:	4a3b      	ldr	r2, [pc, #236]	; (8122924 <dhcp_renew+0x1b0>)
 8122838:	4592      	cmp	sl, r2
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 812283a:	f8ad 8016 	strh.w	r8, [sp, #22]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 812283e:	d00c      	beq.n	812285a <dhcp_renew+0xe6>
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 8122840:	f1b8 0f43 	cmp.w	r8, #67	; 0x43
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 8122844:	f81a 9b01 	ldrb.w	r9, [sl], #1
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 8122848:	d9ef      	bls.n	812282a <dhcp_renew+0xb6>
 812284a:	f240 52a6 	movw	r2, #1446	; 0x5a6
 812284e:	4836      	ldr	r0, [pc, #216]	; (8122928 <dhcp_renew+0x1b4>)
 8122850:	f003 fd70 	bl	8126334 <iprintf>
 8122854:	4b32      	ldr	r3, [pc, #200]	; (8122920 <dhcp_renew+0x1ac>)
 8122856:	4931      	ldr	r1, [pc, #196]	; (812291c <dhcp_renew+0x1a8>)
 8122858:	e7e7      	b.n	812282a <dhcp_renew+0xb6>
  options[options_out_len++] = DHCP_OPTION_END;
 812285a:	f104 000b 	add.w	r0, r4, #11
  options[options_out_len++] = value;
 812285e:	f104 030a 	add.w	r3, r4, #10
  options[options_out_len++] = DHCP_OPTION_END;
 8122862:	22ff      	movs	r2, #255	; 0xff
 8122864:	b280      	uxth	r0, r0
 8122866:	b29b      	uxth	r3, r3
  while (((options_out_len < DHCP_MIN_OPTIONS_LEN) || (options_out_len & 3)) &&
 8122868:	2843      	cmp	r0, #67	; 0x43
  options[options_out_len++] = DHCP_OPTION_END;
 812286a:	54f2      	strb	r2, [r6, r3]
  while (((options_out_len < DHCP_MIN_OPTIONS_LEN) || (options_out_len & 3)) &&
 812286c:	d808      	bhi.n	8122880 <dhcp_renew+0x10c>
    options[options_out_len++] = 0;
 812286e:	f1c4 0438 	rsb	r4, r4, #56	; 0x38
 8122872:	4430      	add	r0, r6
 8122874:	2100      	movs	r1, #0
 8122876:	b2a4      	uxth	r4, r4
 8122878:	1c62      	adds	r2, r4, #1
 812287a:	f002 fdbd 	bl	81253f8 <memset>
 812287e:	2044      	movs	r0, #68	; 0x44
  pbuf_realloc(p_out, (u16_t)(sizeof(struct dhcp_msg) - DHCP_OPTIONS_LEN + options_out_len));
 8122880:	f100 01f0 	add.w	r1, r0, #240	; 0xf0
 8122884:	4628      	mov	r0, r5
 8122886:	b289      	uxth	r1, r1
 8122888:	f7f9 fb72 	bl	811bf70 <pbuf_realloc>
    result = udp_sendto_if(dhcp_pcb, p_out, &dhcp->server_ip_addr, LWIP_IANA_PORT_DHCP_SERVER, netif);
 812288c:	4827      	ldr	r0, [pc, #156]	; (812292c <dhcp_renew+0x1b8>)
 812288e:	2343      	movs	r3, #67	; 0x43
 8122890:	f107 0218 	add.w	r2, r7, #24
 8122894:	6800      	ldr	r0, [r0, #0]
 8122896:	4629      	mov	r1, r5
 8122898:	f8cd b000 	str.w	fp, [sp]
 812289c:	f7fe fc62 	bl	8121164 <udp_sendto_if>
 81228a0:	4604      	mov	r4, r0
    pbuf_free(p_out);
 81228a2:	4628      	mov	r0, r5
 81228a4:	f7f9 fc7c 	bl	811c1a0 <pbuf_free>
  if (dhcp->tries < 255) {
 81228a8:	79bb      	ldrb	r3, [r7, #6]
 81228aa:	2bff      	cmp	r3, #255	; 0xff
 81228ac:	d015      	beq.n	81228da <dhcp_renew+0x166>
    dhcp->tries++;
 81228ae:	3301      	adds	r3, #1
 81228b0:	b2db      	uxtb	r3, r3
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 2000 : 20 * 1000);
 81228b2:	2b09      	cmp	r3, #9
    dhcp->tries++;
 81228b4:	71bb      	strb	r3, [r7, #6]
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 2000 : 20 * 1000);
 81228b6:	d810      	bhi.n	81228da <dhcp_renew+0x166>
 81228b8:	ebc3 1143 	rsb	r1, r3, r3, lsl #5
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 81228bc:	4a1c      	ldr	r2, [pc, #112]	; (8122930 <dhcp_renew+0x1bc>)
}
 81228be:	4620      	mov	r0, r4
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 2000 : 20 * 1000);
 81228c0:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 81228c4:	011b      	lsls	r3, r3, #4
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 81228c6:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 81228ca:	b29b      	uxth	r3, r3
 81228cc:	fba2 2303 	umull	r2, r3, r2, r3
 81228d0:	095b      	lsrs	r3, r3, #5
 81228d2:	813b      	strh	r3, [r7, #8]
}
 81228d4:	b007      	add	sp, #28
 81228d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    result = ERR_MEM;
 81228da:	2328      	movs	r3, #40	; 0x28
}
 81228dc:	4620      	mov	r0, r4
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 81228de:	813b      	strh	r3, [r7, #8]
}
 81228e0:	b007      	add	sp, #28
 81228e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 81228e6:	4b0e      	ldr	r3, [pc, #56]	; (8122920 <dhcp_renew+0x1ac>)
 81228e8:	f240 529a 	movw	r2, #1434	; 0x59a
 81228ec:	4911      	ldr	r1, [pc, #68]	; (8122934 <dhcp_renew+0x1c0>)
 81228ee:	480e      	ldr	r0, [pc, #56]	; (8122928 <dhcp_renew+0x1b4>)
 81228f0:	f003 fd20 	bl	8126334 <iprintf>
 81228f4:	e762      	b.n	81227bc <dhcp_renew+0x48>
 81228f6:	4b0a      	ldr	r3, [pc, #40]	; (8122920 <dhcp_renew+0x1ac>)
 81228f8:	f240 529a 	movw	r2, #1434	; 0x59a
 81228fc:	490d      	ldr	r1, [pc, #52]	; (8122934 <dhcp_renew+0x1c0>)
 81228fe:	480a      	ldr	r0, [pc, #40]	; (8122928 <dhcp_renew+0x1b4>)
 8122900:	f003 fd18 	bl	8126334 <iprintf>
 8122904:	e77b      	b.n	81227fe <dhcp_renew+0x8a>
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 8122906:	4b06      	ldr	r3, [pc, #24]	; (8122920 <dhcp_renew+0x1ac>)
 8122908:	f240 52ae 	movw	r2, #1454	; 0x5ae
 812290c:	490a      	ldr	r1, [pc, #40]	; (8122938 <dhcp_renew+0x1c4>)
 812290e:	4806      	ldr	r0, [pc, #24]	; (8122928 <dhcp_renew+0x1b4>)
 8122910:	f003 fd10 	bl	8126334 <iprintf>
 8122914:	e763      	b.n	81227de <dhcp_renew+0x6a>
    result = ERR_MEM;
 8122916:	f04f 34ff 	mov.w	r4, #4294967295
 812291a:	e7c5      	b.n	81228a8 <dhcp_renew+0x134>
 812291c:	08146964 	.word	0x08146964
 8122920:	08146770 	.word	0x08146770
 8122924:	08146aec 	.word	0x08146aec
 8122928:	0812b014 	.word	0x0812b014
 812292c:	2002e4a0 	.word	0x2002e4a0
 8122930:	10624dd3 	.word	0x10624dd3
 8122934:	081468e4 	.word	0x081468e4
 8122938:	08146928 	.word	0x08146928
 812293c:	08146ae9 	.word	0x08146ae9

08122940 <dhcp_release_and_stop>:
{
 8122940:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8122944:	6a84      	ldr	r4, [r0, #40]	; 0x28
{
 8122946:	b084      	sub	sp, #16
  if (dhcp == NULL) {
 8122948:	2c00      	cmp	r4, #0
 812294a:	d06c      	beq.n	8122a26 <dhcp_release_and_stop+0xe6>
  if (dhcp->state == DHCP_STATE_OFF) {
 812294c:	7962      	ldrb	r2, [r4, #5]
 812294e:	2a00      	cmp	r2, #0
 8122950:	d069      	beq.n	8122a26 <dhcp_release_and_stop+0xe6>
  ip_addr_copy(server_ip_addr, dhcp->server_ip_addr);
 8122952:	69a1      	ldr	r1, [r4, #24]
  ip_addr_set_zero_ip4(&dhcp->server_ip_addr);
 8122954:	2300      	movs	r3, #0
 8122956:	4605      	mov	r5, r0
  ip_addr_copy(server_ip_addr, dhcp->server_ip_addr);
 8122958:	9103      	str	r1, [sp, #12]
u8_t
dhcp_supplied_address(const struct netif *netif)
{
  if ((netif != NULL) && (netif_dhcp_data(netif) != NULL)) {
    struct dhcp *dhcp = netif_dhcp_data(netif);
    return (dhcp->state == DHCP_STATE_BOUND) || (dhcp->state == DHCP_STATE_RENEWING) ||
 812295a:	1f11      	subs	r1, r2, #4
  ip4_addr_set_zero(&dhcp->offered_ip_addr);
 812295c:	61e3      	str	r3, [r4, #28]
    return (dhcp->state == DHCP_STATE_BOUND) || (dhcp->state == DHCP_STATE_RENEWING) ||
 812295e:	2901      	cmp	r1, #1
  ip_addr_set_zero_ip4(&dhcp->server_ip_addr);
 8122960:	61a3      	str	r3, [r4, #24]
  dhcp->offered_t0_lease = dhcp->offered_t1_renew = dhcp->offered_t2_rebind = 0;
 8122962:	62a3      	str	r3, [r4, #40]	; 0x28
  dhcp->t1_renew_time = dhcp->t2_rebind_time = dhcp->lease_used = dhcp->t0_timeout = 0;
 8122964:	81e3      	strh	r3, [r4, #14]
 8122966:	6123      	str	r3, [r4, #16]
 8122968:	82a3      	strh	r3, [r4, #20]
  ip4_addr_set_zero(&dhcp->offered_gw_addr);
 812296a:	e9c4 3308 	strd	r3, r3, [r4, #32]
  dhcp->offered_t0_lease = dhcp->offered_t1_renew = dhcp->offered_t2_rebind = 0;
 812296e:	e9c4 330b 	strd	r3, r3, [r4, #44]	; 0x2c
    return (dhcp->state == DHCP_STATE_BOUND) || (dhcp->state == DHCP_STATE_RENEWING) ||
 8122972:	d901      	bls.n	8122978 <dhcp_release_and_stop+0x38>
 8122974:	2a0a      	cmp	r2, #10
 8122976:	d148      	bne.n	8122a0a <dhcp_release_and_stop+0xca>
    p_out = dhcp_create_msg(netif, dhcp, DHCP_RELEASE, &options_out_len);
 8122978:	f10d 030a 	add.w	r3, sp, #10
 812297c:	2207      	movs	r2, #7
 812297e:	4621      	mov	r1, r4
 8122980:	4628      	mov	r0, r5
 8122982:	f7fe fef1 	bl	8121768 <dhcp_create_msg>
    if (p_out != NULL) {
 8122986:	4606      	mov	r6, r0
 8122988:	2800      	cmp	r0, #0
 812298a:	d03e      	beq.n	8122a0a <dhcp_release_and_stop+0xca>
      options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_SERVER_ID, 4);
 812298c:	f8bd 800a 	ldrh.w	r8, [sp, #10]
 8122990:	6877      	ldr	r7, [r6, #4]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8122992:	f108 0306 	add.w	r3, r8, #6
      options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_SERVER_ID, 4);
 8122996:	37f0      	adds	r7, #240	; 0xf0
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8122998:	2b44      	cmp	r3, #68	; 0x44
 812299a:	d84e      	bhi.n	8122a3a <dhcp_release_and_stop+0xfa>
  options[options_out_len++] = option_type;
 812299c:	f108 0301 	add.w	r3, r8, #1
 81229a0:	2236      	movs	r2, #54	; 0x36
  options[options_out_len++] = option_len;
 81229a2:	b29b      	uxth	r3, r3
  options[options_out_len++] = option_type;
 81229a4:	f807 2008 	strb.w	r2, [r7, r8]
  options[options_out_len++] = option_len;
 81229a8:	2204      	movs	r2, #4
 81229aa:	f108 0802 	add.w	r8, r8, #2
 81229ae:	54fa      	strb	r2, [r7, r3]
 81229b0:	fa1f f888 	uxth.w	r8, r8
      options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&server_ip_addr))));
 81229b4:	9803      	ldr	r0, [sp, #12]
      options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_SERVER_ID, 4);
 81229b6:	f8ad 800a 	strh.w	r8, [sp, #10]
      options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&server_ip_addr))));
 81229ba:	f7f7 fbb9 	bl	811a130 <lwip_htonl>
 81229be:	4639      	mov	r1, r7
 81229c0:	4602      	mov	r2, r0
 81229c2:	4640      	mov	r0, r8
 81229c4:	f7fe fd30 	bl	8121428 <dhcp_option_long>
  options[options_out_len++] = DHCP_OPTION_END;
 81229c8:	1c43      	adds	r3, r0, #1
 81229ca:	21ff      	movs	r1, #255	; 0xff
      options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&server_ip_addr))));
 81229cc:	f8ad 000a 	strh.w	r0, [sp, #10]
  options[options_out_len++] = DHCP_OPTION_END;
 81229d0:	b29b      	uxth	r3, r3
      options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&server_ip_addr))));
 81229d2:	4602      	mov	r2, r0
  options[options_out_len++] = DHCP_OPTION_END;
 81229d4:	5439      	strb	r1, [r7, r0]
  while (((options_out_len < DHCP_MIN_OPTIONS_LEN) || (options_out_len & 3)) &&
 81229d6:	2b43      	cmp	r3, #67	; 0x43
 81229d8:	d807      	bhi.n	81229ea <dhcp_release_and_stop+0xaa>
    options[options_out_len++] = 0;
 81229da:	f1c2 0243 	rsb	r2, r2, #67	; 0x43
 81229de:	18f8      	adds	r0, r7, r3
 81229e0:	2100      	movs	r1, #0
 81229e2:	b292      	uxth	r2, r2
 81229e4:	f002 fd08 	bl	81253f8 <memset>
 81229e8:	2344      	movs	r3, #68	; 0x44
  pbuf_realloc(p_out, (u16_t)(sizeof(struct dhcp_msg) - DHCP_OPTIONS_LEN + options_out_len));
 81229ea:	33f0      	adds	r3, #240	; 0xf0
 81229ec:	4630      	mov	r0, r6
 81229ee:	b299      	uxth	r1, r3
 81229f0:	f7f9 fabe 	bl	811bf70 <pbuf_realloc>
      udp_sendto_if(dhcp_pcb, p_out, &server_ip_addr, LWIP_IANA_PORT_DHCP_SERVER, netif);
 81229f4:	4a15      	ldr	r2, [pc, #84]	; (8122a4c <dhcp_release_and_stop+0x10c>)
 81229f6:	9500      	str	r5, [sp, #0]
 81229f8:	2343      	movs	r3, #67	; 0x43
 81229fa:	6810      	ldr	r0, [r2, #0]
 81229fc:	4631      	mov	r1, r6
 81229fe:	aa03      	add	r2, sp, #12
 8122a00:	f7fe fbb0 	bl	8121164 <udp_sendto_if>
      pbuf_free(p_out);
 8122a04:	4630      	mov	r0, r6
 8122a06:	f7f9 fbcb 	bl	811c1a0 <pbuf_free>
  netif_set_addr(netif, IP4_ADDR_ANY4, IP4_ADDR_ANY4, IP4_ADDR_ANY4);
 8122a0a:	4b11      	ldr	r3, [pc, #68]	; (8122a50 <dhcp_release_and_stop+0x110>)
 8122a0c:	4628      	mov	r0, r5
 8122a0e:	461a      	mov	r2, r3
 8122a10:	4619      	mov	r1, r3
 8122a12:	f7f8 ff2b 	bl	811b86c <netif_set_addr>
  if (new_state != dhcp->state) {
 8122a16:	7963      	ldrb	r3, [r4, #5]
 8122a18:	b11b      	cbz	r3, 8122a22 <dhcp_release_and_stop+0xe2>
    dhcp->state = new_state;
 8122a1a:	2300      	movs	r3, #0
 8122a1c:	7163      	strb	r3, [r4, #5]
    dhcp->tries = 0;
 8122a1e:	71a3      	strb	r3, [r4, #6]
    dhcp->request_timeout = 0;
 8122a20:	8123      	strh	r3, [r4, #8]
  if (dhcp->pcb_allocated != 0) {
 8122a22:	7923      	ldrb	r3, [r4, #4]
 8122a24:	b913      	cbnz	r3, 8122a2c <dhcp_release_and_stop+0xec>
}
 8122a26:	b004      	add	sp, #16
 8122a28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    dhcp_dec_pcb_refcount(); /* free DHCP PCB if not needed any more */
 8122a2c:	f7fe fe22 	bl	8121674 <dhcp_dec_pcb_refcount>
    dhcp->pcb_allocated = 0;
 8122a30:	2300      	movs	r3, #0
 8122a32:	7123      	strb	r3, [r4, #4]
}
 8122a34:	b004      	add	sp, #16
 8122a36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8122a3a:	4b06      	ldr	r3, [pc, #24]	; (8122a54 <dhcp_release_and_stop+0x114>)
 8122a3c:	f240 529a 	movw	r2, #1434	; 0x59a
 8122a40:	4905      	ldr	r1, [pc, #20]	; (8122a58 <dhcp_release_and_stop+0x118>)
 8122a42:	4806      	ldr	r0, [pc, #24]	; (8122a5c <dhcp_release_and_stop+0x11c>)
 8122a44:	f003 fc76 	bl	8126334 <iprintf>
 8122a48:	e7a8      	b.n	812299c <dhcp_release_and_stop+0x5c>
 8122a4a:	bf00      	nop
 8122a4c:	2002e4a0 	.word	0x2002e4a0
 8122a50:	08146e24 	.word	0x08146e24
 8122a54:	08146770 	.word	0x08146770
 8122a58:	081468e4 	.word	0x081468e4
 8122a5c:	0812b014 	.word	0x0812b014

08122a60 <dhcp_start>:
{
 8122a60:	b570      	push	{r4, r5, r6, lr}
  LWIP_ERROR("netif != NULL", (netif != NULL), return ERR_ARG;);
 8122a62:	2800      	cmp	r0, #0
 8122a64:	d046      	beq.n	8122af4 <dhcp_start+0x94>
  LWIP_ERROR("netif is not up, old style port?", netif_is_up(netif), return ERR_ARG;);
 8122a66:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8122a6a:	4604      	mov	r4, r0
 8122a6c:	07da      	lsls	r2, r3, #31
 8122a6e:	d537      	bpl.n	8122ae0 <dhcp_start+0x80>
  if (netif->mtu < DHCP_MAX_MSG_LEN_MIN_REQUIRED) {
 8122a70:	8d83      	ldrh	r3, [r0, #44]	; 0x2c
  dhcp = netif_dhcp_data(netif);
 8122a72:	6a85      	ldr	r5, [r0, #40]	; 0x28
  if (netif->mtu < DHCP_MAX_MSG_LEN_MIN_REQUIRED) {
 8122a74:	f5b3 7f10 	cmp.w	r3, #576	; 0x240
 8122a78:	d32f      	bcc.n	8122ada <dhcp_start+0x7a>
  if (dhcp == NULL) {
 8122a7a:	b33d      	cbz	r5, 8122acc <dhcp_start+0x6c>
    if (dhcp->pcb_allocated != 0) {
 8122a7c:	792b      	ldrb	r3, [r5, #4]
 8122a7e:	bb13      	cbnz	r3, 8122ac6 <dhcp_start+0x66>
  memset(dhcp, 0, sizeof(struct dhcp));
 8122a80:	2234      	movs	r2, #52	; 0x34
 8122a82:	2100      	movs	r1, #0
 8122a84:	4628      	mov	r0, r5
 8122a86:	f002 fcb7 	bl	81253f8 <memset>
  if (dhcp_inc_pcb_refcount() != ERR_OK) { /* ensure DHCP PCB is allocated */
 8122a8a:	f7fe fdb9 	bl	8121600 <dhcp_inc_pcb_refcount>
 8122a8e:	4606      	mov	r6, r0
 8122a90:	bb18      	cbnz	r0, 8122ada <dhcp_start+0x7a>
  dhcp->pcb_allocated = 1;
 8122a92:	2301      	movs	r3, #1
 8122a94:	712b      	strb	r3, [r5, #4]
  if (!netif_is_link_up(netif)) {
 8122a96:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 8122a9a:	075b      	lsls	r3, r3, #29
 8122a9c:	d408      	bmi.n	8122ab0 <dhcp_start+0x50>
  if (new_state != dhcp->state) {
 8122a9e:	796b      	ldrb	r3, [r5, #5]
 8122aa0:	2b02      	cmp	r3, #2
 8122aa2:	d003      	beq.n	8122aac <dhcp_start+0x4c>
    dhcp->state = new_state;
 8122aa4:	2302      	movs	r3, #2
    dhcp->tries = 0;
 8122aa6:	71a8      	strb	r0, [r5, #6]
    dhcp->request_timeout = 0;
 8122aa8:	8128      	strh	r0, [r5, #8]
    dhcp->state = new_state;
 8122aaa:	716b      	strb	r3, [r5, #5]
}
 8122aac:	4630      	mov	r0, r6
 8122aae:	bd70      	pop	{r4, r5, r6, pc}
  result = dhcp_discover(netif);
 8122ab0:	4620      	mov	r0, r4
 8122ab2:	f7ff f80b 	bl	8121acc <dhcp_discover>
  if (result != ERR_OK) {
 8122ab6:	2800      	cmp	r0, #0
 8122ab8:	d0f8      	beq.n	8122aac <dhcp_start+0x4c>
    dhcp_release_and_stop(netif);
 8122aba:	4620      	mov	r0, r4
    return ERR_MEM;
 8122abc:	f04f 36ff 	mov.w	r6, #4294967295
    dhcp_release_and_stop(netif);
 8122ac0:	f7ff ff3e 	bl	8122940 <dhcp_release_and_stop>
    return ERR_MEM;
 8122ac4:	e7f2      	b.n	8122aac <dhcp_start+0x4c>
      dhcp_dec_pcb_refcount(); /* free DHCP PCB if not needed any more */
 8122ac6:	f7fe fdd5 	bl	8121674 <dhcp_dec_pcb_refcount>
 8122aca:	e7d9      	b.n	8122a80 <dhcp_start+0x20>
    dhcp = (struct dhcp *)mem_malloc(sizeof(struct dhcp));
 8122acc:	2034      	movs	r0, #52	; 0x34
 8122ace:	f7f8 fc77 	bl	811b3c0 <mem_malloc>
    if (dhcp == NULL) {
 8122ad2:	4605      	mov	r5, r0
 8122ad4:	b108      	cbz	r0, 8122ada <dhcp_start+0x7a>
    netif_set_client_data(netif, LWIP_NETIF_CLIENT_DATA_INDEX_DHCP, dhcp);
 8122ad6:	62a0      	str	r0, [r4, #40]	; 0x28
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): allocated dhcp"));
 8122ad8:	e7d2      	b.n	8122a80 <dhcp_start+0x20>
    return ERR_MEM;
 8122ada:	f04f 36ff 	mov.w	r6, #4294967295
 8122ade:	e7e5      	b.n	8122aac <dhcp_start+0x4c>
  LWIP_ERROR("netif is not up, old style port?", netif_is_up(netif), return ERR_ARG;);
 8122ae0:	4b09      	ldr	r3, [pc, #36]	; (8122b08 <dhcp_start+0xa8>)
 8122ae2:	f44f 723a 	mov.w	r2, #744	; 0x2e8
 8122ae6:	4909      	ldr	r1, [pc, #36]	; (8122b0c <dhcp_start+0xac>)
 8122ae8:	f06f 060f 	mvn.w	r6, #15
 8122aec:	4808      	ldr	r0, [pc, #32]	; (8122b10 <dhcp_start+0xb0>)
 8122aee:	f003 fc21 	bl	8126334 <iprintf>
 8122af2:	e7db      	b.n	8122aac <dhcp_start+0x4c>
  LWIP_ERROR("netif != NULL", (netif != NULL), return ERR_ARG;);
 8122af4:	4b04      	ldr	r3, [pc, #16]	; (8122b08 <dhcp_start+0xa8>)
 8122af6:	f240 22e7 	movw	r2, #743	; 0x2e7
 8122afa:	4906      	ldr	r1, [pc, #24]	; (8122b14 <dhcp_start+0xb4>)
 8122afc:	f06f 060f 	mvn.w	r6, #15
 8122b00:	4803      	ldr	r0, [pc, #12]	; (8122b10 <dhcp_start+0xb0>)
 8122b02:	f003 fc17 	bl	8126334 <iprintf>
 8122b06:	e7d1      	b.n	8122aac <dhcp_start+0x4c>
 8122b08:	08146770 	.word	0x08146770
 8122b0c:	08146ac4 	.word	0x08146ac4
 8122b10:	0812b014 	.word	0x0812b014
 8122b14:	0812e200 	.word	0x0812e200

08122b18 <dhcp_coarse_tmr>:
  NETIF_FOREACH(netif) {
 8122b18:	4b8a      	ldr	r3, [pc, #552]	; (8122d44 <dhcp_coarse_tmr+0x22c>)
{
 8122b1a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  NETIF_FOREACH(netif) {
 8122b1e:	681d      	ldr	r5, [r3, #0]
{
 8122b20:	b087      	sub	sp, #28
  NETIF_FOREACH(netif) {
 8122b22:	b1dd      	cbz	r5, 8122b5c <dhcp_coarse_tmr+0x44>
    struct dhcp *dhcp = netif_dhcp_data(netif);
 8122b24:	6aac      	ldr	r4, [r5, #40]	; 0x28
    if ((dhcp != NULL) && (dhcp->state != DHCP_STATE_OFF)) {
 8122b26:	b1b4      	cbz	r4, 8122b56 <dhcp_coarse_tmr+0x3e>
 8122b28:	7963      	ldrb	r3, [r4, #5]
 8122b2a:	b1a3      	cbz	r3, 8122b56 <dhcp_coarse_tmr+0x3e>
      if (dhcp->t0_timeout && (++dhcp->lease_used == dhcp->t0_timeout)) {
 8122b2c:	8aa1      	ldrh	r1, [r4, #20]
 8122b2e:	b129      	cbz	r1, 8122b3c <dhcp_coarse_tmr+0x24>
 8122b30:	8a62      	ldrh	r2, [r4, #18]
 8122b32:	3201      	adds	r2, #1
 8122b34:	b292      	uxth	r2, r2
 8122b36:	4291      	cmp	r1, r2
 8122b38:	8262      	strh	r2, [r4, #18]
 8122b3a:	d012      	beq.n	8122b62 <dhcp_coarse_tmr+0x4a>
      } else if (dhcp->t2_rebind_time && (dhcp->t2_rebind_time-- == 1)) {
 8122b3c:	8a22      	ldrh	r2, [r4, #16]
 8122b3e:	b11a      	cbz	r2, 8122b48 <dhcp_coarse_tmr+0x30>
 8122b40:	1e51      	subs	r1, r2, #1
 8122b42:	2a01      	cmp	r2, #1
 8122b44:	8221      	strh	r1, [r4, #16]
 8122b46:	d013      	beq.n	8122b70 <dhcp_coarse_tmr+0x58>
      } else if (dhcp->t1_renew_time && (dhcp->t1_renew_time-- == 1)) {
 8122b48:	89e2      	ldrh	r2, [r4, #14]
 8122b4a:	b122      	cbz	r2, 8122b56 <dhcp_coarse_tmr+0x3e>
 8122b4c:	1e51      	subs	r1, r2, #1
 8122b4e:	2a01      	cmp	r2, #1
 8122b50:	81e1      	strh	r1, [r4, #14]
 8122b52:	f000 8087 	beq.w	8122c64 <dhcp_coarse_tmr+0x14c>
  NETIF_FOREACH(netif) {
 8122b56:	682d      	ldr	r5, [r5, #0]
 8122b58:	2d00      	cmp	r5, #0
 8122b5a:	d1e3      	bne.n	8122b24 <dhcp_coarse_tmr+0xc>
}
 8122b5c:	b007      	add	sp, #28
 8122b5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        dhcp_release_and_stop(netif);
 8122b62:	4628      	mov	r0, r5
 8122b64:	f7ff feec 	bl	8122940 <dhcp_release_and_stop>
        dhcp_start(netif);
 8122b68:	4628      	mov	r0, r5
 8122b6a:	f7ff ff79 	bl	8122a60 <dhcp_start>
 8122b6e:	e7f2      	b.n	8122b56 <dhcp_coarse_tmr+0x3e>
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 8122b70:	1e5a      	subs	r2, r3, #1
 8122b72:	b2d1      	uxtb	r1, r2
 8122b74:	2909      	cmp	r1, #9
 8122b76:	d8ee      	bhi.n	8122b56 <dhcp_coarse_tmr+0x3e>
 8122b78:	f240 2219 	movw	r2, #537	; 0x219
 8122b7c:	40ca      	lsrs	r2, r1
 8122b7e:	43d2      	mvns	r2, r2
      (dhcp->state == DHCP_STATE_RENEWING) || (dhcp->state == DHCP_STATE_REBINDING)) {
 8122b80:	f012 0201 	ands.w	r2, r2, #1
 8122b84:	d1e7      	bne.n	8122b56 <dhcp_coarse_tmr+0x3e>
  if (new_state != dhcp->state) {
 8122b86:	2b04      	cmp	r3, #4
 8122b88:	d003      	beq.n	8122b92 <dhcp_coarse_tmr+0x7a>
    dhcp->state = new_state;
 8122b8a:	2304      	movs	r3, #4
    dhcp->tries = 0;
 8122b8c:	71a2      	strb	r2, [r4, #6]
    dhcp->request_timeout = 0;
 8122b8e:	8122      	strh	r2, [r4, #8]
    dhcp->state = new_state;
 8122b90:	7163      	strb	r3, [r4, #5]
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 8122b92:	f10d 0316 	add.w	r3, sp, #22
 8122b96:	2203      	movs	r2, #3
 8122b98:	4621      	mov	r1, r4
 8122b9a:	4628      	mov	r0, r5
 8122b9c:	f7fe fde4 	bl	8121768 <dhcp_create_msg>
  if (p_out != NULL) {
 8122ba0:	4607      	mov	r7, r0
 8122ba2:	2800      	cmp	r0, #0
 8122ba4:	f000 8096 	beq.w	8122cd4 <dhcp_coarse_tmr+0x1bc>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 8122ba8:	f8bd 6016 	ldrh.w	r6, [sp, #22]
 8122bac:	6843      	ldr	r3, [r0, #4]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8122bae:	f106 0904 	add.w	r9, r6, #4
 8122bb2:	f106 0a02 	add.w	sl, r6, #2
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 8122bb6:	f103 08f0 	add.w	r8, r3, #240	; 0xf0
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8122bba:	f1b9 0f44 	cmp.w	r9, #68	; 0x44
 8122bbe:	f200 80b9 	bhi.w	8122d34 <dhcp_coarse_tmr+0x21c>
  options[options_out_len++] = option_type;
 8122bc2:	2239      	movs	r2, #57	; 0x39
 8122bc4:	1c73      	adds	r3, r6, #1
 8122bc6:	fa1f fb8a 	uxth.w	fp, sl
 8122bca:	f808 2006 	strb.w	r2, [r8, r6]
  options[options_out_len++] = option_len;
 8122bce:	b29b      	uxth	r3, r3
 8122bd0:	2202      	movs	r2, #2
 8122bd2:	f808 2003 	strb.w	r2, [r8, r3]
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 8122bd6:	eb0b 0302 	add.w	r3, fp, r2
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 8122bda:	8daa      	ldrh	r2, [r5, #44]	; 0x2c
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 8122bdc:	2b44      	cmp	r3, #68	; 0x44
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 8122bde:	f8ad a016 	strh.w	sl, [sp, #22]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 8122be2:	9203      	str	r2, [sp, #12]
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 8122be4:	f200 809e 	bhi.w	8122d24 <dhcp_coarse_tmr+0x20c>
  options[options_out_len++] = (u8_t)((value & 0xff00U) >> 8);
 8122be8:	9903      	ldr	r1, [sp, #12]
 8122bea:	1cf3      	adds	r3, r6, #3
 8122bec:	fa1f fa89 	uxth.w	sl, r9
  options[options_out_len++] = (u8_t) (value & 0x00ffU);
 8122bf0:	b29b      	uxth	r3, r3
  options[options_out_len++] = (u8_t)((value & 0xff00U) >> 8);
 8122bf2:	0a0a      	lsrs	r2, r1, #8
 8122bf4:	f808 200b 	strb.w	r2, [r8, fp]
  options[options_out_len++] = (u8_t) (value & 0x00ffU);
 8122bf8:	f808 1003 	strb.w	r1, [r8, r3]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8122bfc:	f10a 0306 	add.w	r3, sl, #6
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 8122c00:	f8ad 9016 	strh.w	r9, [sp, #22]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8122c04:	2b44      	cmp	r3, #68	; 0x44
 8122c06:	f200 8085 	bhi.w	8122d14 <dhcp_coarse_tmr+0x1fc>
  options[options_out_len++] = option_len;
 8122c0a:	f106 0906 	add.w	r9, r6, #6
  options[options_out_len++] = option_type;
 8122c0e:	2237      	movs	r2, #55	; 0x37
 8122c10:	1d73      	adds	r3, r6, #5
 8122c12:	f8df b158 	ldr.w	fp, [pc, #344]	; 8122d6c <dhcp_coarse_tmr+0x254>
  options[options_out_len++] = option_len;
 8122c16:	fa1f f989 	uxth.w	r9, r9
  options[options_out_len++] = option_type;
 8122c1a:	f808 200a 	strb.w	r2, [r8, sl]
  options[options_out_len++] = option_len;
 8122c1e:	b29b      	uxth	r3, r3
 8122c20:	2204      	movs	r2, #4
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 8122c22:	f1b9 0f43 	cmp.w	r9, #67	; 0x43
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 8122c26:	f04f 0a01 	mov.w	sl, #1
  options[options_out_len++] = option_len;
 8122c2a:	f808 2003 	strb.w	r2, [r8, r3]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 8122c2e:	f8ad 9016 	strh.w	r9, [sp, #22]
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 8122c32:	d80f      	bhi.n	8122c54 <dhcp_coarse_tmr+0x13c>
  options[options_out_len++] = value;
 8122c34:	f808 a009 	strb.w	sl, [r8, r9]
 8122c38:	f109 0901 	add.w	r9, r9, #1
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8122c3c:	4b42      	ldr	r3, [pc, #264]	; (8122d48 <dhcp_coarse_tmr+0x230>)
  options[options_out_len++] = value;
 8122c3e:	fa1f f989 	uxth.w	r9, r9
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8122c42:	455b      	cmp	r3, fp
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 8122c44:	f8ad 9016 	strh.w	r9, [sp, #22]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8122c48:	d01f      	beq.n	8122c8a <dhcp_coarse_tmr+0x172>
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 8122c4a:	f1b9 0f43 	cmp.w	r9, #67	; 0x43
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 8122c4e:	f81b ab01 	ldrb.w	sl, [fp], #1
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 8122c52:	d9ef      	bls.n	8122c34 <dhcp_coarse_tmr+0x11c>
 8122c54:	4b3d      	ldr	r3, [pc, #244]	; (8122d4c <dhcp_coarse_tmr+0x234>)
 8122c56:	f240 52a6 	movw	r2, #1446	; 0x5a6
 8122c5a:	493d      	ldr	r1, [pc, #244]	; (8122d50 <dhcp_coarse_tmr+0x238>)
 8122c5c:	483d      	ldr	r0, [pc, #244]	; (8122d54 <dhcp_coarse_tmr+0x23c>)
 8122c5e:	f003 fb69 	bl	8126334 <iprintf>
 8122c62:	e7e7      	b.n	8122c34 <dhcp_coarse_tmr+0x11c>
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 8122c64:	f003 02fb 	and.w	r2, r3, #251	; 0xfb
 8122c68:	2a01      	cmp	r2, #1
 8122c6a:	d002      	beq.n	8122c72 <dhcp_coarse_tmr+0x15a>
 8122c6c:	2b0a      	cmp	r3, #10
 8122c6e:	f47f af72 	bne.w	8122b56 <dhcp_coarse_tmr+0x3e>
    dhcp_renew(netif);
 8122c72:	4628      	mov	r0, r5
 8122c74:	f7ff fd7e 	bl	8122774 <dhcp_renew>
    if (((dhcp->t2_timeout - dhcp->lease_used) / 2) >= ((60 + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS)) {
 8122c78:	89a3      	ldrh	r3, [r4, #12]
 8122c7a:	8a62      	ldrh	r2, [r4, #18]
 8122c7c:	1a9b      	subs	r3, r3, r2
 8122c7e:	2b01      	cmp	r3, #1
 8122c80:	f77f af69 	ble.w	8122b56 <dhcp_coarse_tmr+0x3e>
      dhcp->t1_renew_time = (u16_t)((dhcp->t2_timeout - dhcp->lease_used) / 2);
 8122c84:	105b      	asrs	r3, r3, #1
 8122c86:	81e3      	strh	r3, [r4, #14]
 8122c88:	e765      	b.n	8122b56 <dhcp_coarse_tmr+0x3e>
  options[options_out_len++] = DHCP_OPTION_END;
 8122c8a:	f106 000b 	add.w	r0, r6, #11
  options[options_out_len++] = value;
 8122c8e:	f106 030a 	add.w	r3, r6, #10
  options[options_out_len++] = DHCP_OPTION_END;
 8122c92:	22ff      	movs	r2, #255	; 0xff
 8122c94:	b280      	uxth	r0, r0
 8122c96:	b29b      	uxth	r3, r3
  while (((options_out_len < DHCP_MIN_OPTIONS_LEN) || (options_out_len & 3)) &&
 8122c98:	2843      	cmp	r0, #67	; 0x43
  options[options_out_len++] = DHCP_OPTION_END;
 8122c9a:	f808 2003 	strb.w	r2, [r8, r3]
  while (((options_out_len < DHCP_MIN_OPTIONS_LEN) || (options_out_len & 3)) &&
 8122c9e:	d808      	bhi.n	8122cb2 <dhcp_coarse_tmr+0x19a>
    options[options_out_len++] = 0;
 8122ca0:	f1c6 0238 	rsb	r2, r6, #56	; 0x38
 8122ca4:	4440      	add	r0, r8
 8122ca6:	2100      	movs	r1, #0
 8122ca8:	b292      	uxth	r2, r2
 8122caa:	3201      	adds	r2, #1
 8122cac:	f002 fba4 	bl	81253f8 <memset>
 8122cb0:	2044      	movs	r0, #68	; 0x44
  pbuf_realloc(p_out, (u16_t)(sizeof(struct dhcp_msg) - DHCP_OPTIONS_LEN + options_out_len));
 8122cb2:	f100 01f0 	add.w	r1, r0, #240	; 0xf0
 8122cb6:	4638      	mov	r0, r7
 8122cb8:	b289      	uxth	r1, r1
 8122cba:	f7f9 f959 	bl	811bf70 <pbuf_realloc>
    result = udp_sendto_if(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif);
 8122cbe:	4b26      	ldr	r3, [pc, #152]	; (8122d58 <dhcp_coarse_tmr+0x240>)
 8122cc0:	9500      	str	r5, [sp, #0]
 8122cc2:	4639      	mov	r1, r7
 8122cc4:	6818      	ldr	r0, [r3, #0]
 8122cc6:	2343      	movs	r3, #67	; 0x43
 8122cc8:	4a24      	ldr	r2, [pc, #144]	; (8122d5c <dhcp_coarse_tmr+0x244>)
 8122cca:	f7fe fa4b 	bl	8121164 <udp_sendto_if>
    pbuf_free(p_out);
 8122cce:	4638      	mov	r0, r7
 8122cd0:	f7f9 fa66 	bl	811c1a0 <pbuf_free>
  if (dhcp->tries < 255) {
 8122cd4:	79a3      	ldrb	r3, [r4, #6]
 8122cd6:	2bff      	cmp	r3, #255	; 0xff
 8122cd8:	d01a      	beq.n	8122d10 <dhcp_coarse_tmr+0x1f8>
    dhcp->tries++;
 8122cda:	3301      	adds	r3, #1
 8122cdc:	b2db      	uxtb	r3, r3
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 8122cde:	2b09      	cmp	r3, #9
    dhcp->tries++;
 8122ce0:	71a3      	strb	r3, [r4, #6]
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 8122ce2:	d815      	bhi.n	8122d10 <dhcp_coarse_tmr+0x1f8>
 8122ce4:	ebc3 1243 	rsb	r2, r3, r3, lsl #5
 8122ce8:	eb03 0382 	add.w	r3, r3, r2, lsl #2
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8122cec:	4a1c      	ldr	r2, [pc, #112]	; (8122d60 <dhcp_coarse_tmr+0x248>)
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 8122cee:	00db      	lsls	r3, r3, #3
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8122cf0:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 8122cf4:	b29b      	uxth	r3, r3
 8122cf6:	fba2 2303 	umull	r2, r3, r2, r3
 8122cfa:	095b      	lsrs	r3, r3, #5
    if (((dhcp->t0_timeout - dhcp->lease_used) / 2) >= ((60 + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS)) {
 8122cfc:	8a62      	ldrh	r2, [r4, #18]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8122cfe:	8123      	strh	r3, [r4, #8]
    if (((dhcp->t0_timeout - dhcp->lease_used) / 2) >= ((60 + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS)) {
 8122d00:	8aa3      	ldrh	r3, [r4, #20]
 8122d02:	1a9b      	subs	r3, r3, r2
 8122d04:	2b01      	cmp	r3, #1
 8122d06:	f77f af26 	ble.w	8122b56 <dhcp_coarse_tmr+0x3e>
      dhcp->t2_rebind_time = (u16_t)((dhcp->t0_timeout - dhcp->lease_used) / 2);
 8122d0a:	105b      	asrs	r3, r3, #1
 8122d0c:	8223      	strh	r3, [r4, #16]
 8122d0e:	e722      	b.n	8122b56 <dhcp_coarse_tmr+0x3e>
    options[options_out_len++] = 0;
 8122d10:	2314      	movs	r3, #20
 8122d12:	e7f3      	b.n	8122cfc <dhcp_coarse_tmr+0x1e4>
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8122d14:	4b0d      	ldr	r3, [pc, #52]	; (8122d4c <dhcp_coarse_tmr+0x234>)
 8122d16:	f240 529a 	movw	r2, #1434	; 0x59a
 8122d1a:	4912      	ldr	r1, [pc, #72]	; (8122d64 <dhcp_coarse_tmr+0x24c>)
 8122d1c:	480d      	ldr	r0, [pc, #52]	; (8122d54 <dhcp_coarse_tmr+0x23c>)
 8122d1e:	f003 fb09 	bl	8126334 <iprintf>
 8122d22:	e772      	b.n	8122c0a <dhcp_coarse_tmr+0xf2>
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 8122d24:	4b09      	ldr	r3, [pc, #36]	; (8122d4c <dhcp_coarse_tmr+0x234>)
 8122d26:	f240 52ae 	movw	r2, #1454	; 0x5ae
 8122d2a:	490f      	ldr	r1, [pc, #60]	; (8122d68 <dhcp_coarse_tmr+0x250>)
 8122d2c:	4809      	ldr	r0, [pc, #36]	; (8122d54 <dhcp_coarse_tmr+0x23c>)
 8122d2e:	f003 fb01 	bl	8126334 <iprintf>
 8122d32:	e759      	b.n	8122be8 <dhcp_coarse_tmr+0xd0>
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8122d34:	4b05      	ldr	r3, [pc, #20]	; (8122d4c <dhcp_coarse_tmr+0x234>)
 8122d36:	f240 529a 	movw	r2, #1434	; 0x59a
 8122d3a:	490a      	ldr	r1, [pc, #40]	; (8122d64 <dhcp_coarse_tmr+0x24c>)
 8122d3c:	4805      	ldr	r0, [pc, #20]	; (8122d54 <dhcp_coarse_tmr+0x23c>)
 8122d3e:	f003 faf9 	bl	8126334 <iprintf>
 8122d42:	e73e      	b.n	8122bc2 <dhcp_coarse_tmr+0xaa>
 8122d44:	2002e428 	.word	0x2002e428
 8122d48:	08146aec 	.word	0x08146aec
 8122d4c:	08146770 	.word	0x08146770
 8122d50:	08146964 	.word	0x08146964
 8122d54:	0812b014 	.word	0x0812b014
 8122d58:	2002e4a0 	.word	0x2002e4a0
 8122d5c:	08146e28 	.word	0x08146e28
 8122d60:	10624dd3 	.word	0x10624dd3
 8122d64:	081468e4 	.word	0x081468e4
 8122d68:	08146928 	.word	0x08146928
 8122d6c:	08146ae9 	.word	0x08146ae9

08122d70 <dhcp_fine_tmr>:
{
 8122d70:	b538      	push	{r3, r4, r5, lr}
  NETIF_FOREACH(netif) {
 8122d72:	4b21      	ldr	r3, [pc, #132]	; (8122df8 <dhcp_fine_tmr+0x88>)
 8122d74:	681c      	ldr	r4, [r3, #0]
 8122d76:	b1fc      	cbz	r4, 8122db8 <dhcp_fine_tmr+0x48>
        dhcp->request_timeout--;
 8122d78:	2500      	movs	r5, #0
 8122d7a:	e003      	b.n	8122d84 <dhcp_fine_tmr+0x14>
        dhcp->request_timeout--;
 8122d7c:	3a01      	subs	r2, #1
 8122d7e:	811a      	strh	r2, [r3, #8]
  NETIF_FOREACH(netif) {
 8122d80:	6824      	ldr	r4, [r4, #0]
 8122d82:	b1cc      	cbz	r4, 8122db8 <dhcp_fine_tmr+0x48>
    struct dhcp *dhcp = netif_dhcp_data(netif);
 8122d84:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    if (dhcp != NULL) {
 8122d86:	2b00      	cmp	r3, #0
 8122d88:	d0fa      	beq.n	8122d80 <dhcp_fine_tmr+0x10>
      if (dhcp->request_timeout > 1) {
 8122d8a:	891a      	ldrh	r2, [r3, #8]
 8122d8c:	2a01      	cmp	r2, #1
 8122d8e:	d8f5      	bhi.n	8122d7c <dhcp_fine_tmr+0xc>
      } else if (dhcp->request_timeout == 1) {
 8122d90:	d1f6      	bne.n	8122d80 <dhcp_fine_tmr+0x10>
  if ((dhcp->state == DHCP_STATE_BACKING_OFF) || (dhcp->state == DHCP_STATE_SELECTING)) {
 8122d92:	795a      	ldrb	r2, [r3, #5]
        dhcp->request_timeout--;
 8122d94:	811d      	strh	r5, [r3, #8]
  if ((dhcp->state == DHCP_STATE_BACKING_OFF) || (dhcp->state == DHCP_STATE_SELECTING)) {
 8122d96:	2a0c      	cmp	r2, #12
 8122d98:	d016      	beq.n	8122dc8 <dhcp_fine_tmr+0x58>
 8122d9a:	2a06      	cmp	r2, #6
 8122d9c:	d014      	beq.n	8122dc8 <dhcp_fine_tmr+0x58>
  } else if (dhcp->state == DHCP_STATE_REQUESTING) {
 8122d9e:	2a01      	cmp	r2, #1
 8122da0:	d016      	beq.n	8122dd0 <dhcp_fine_tmr+0x60>
  } else if (dhcp->state == DHCP_STATE_CHECKING) {
 8122da2:	2a08      	cmp	r2, #8
 8122da4:	d009      	beq.n	8122dba <dhcp_fine_tmr+0x4a>
  } else if (dhcp->state == DHCP_STATE_REBOOTING) {
 8122da6:	2a03      	cmp	r2, #3
 8122da8:	d1ea      	bne.n	8122d80 <dhcp_fine_tmr+0x10>
    if (dhcp->tries < REBOOT_TRIES) {
 8122daa:	799b      	ldrb	r3, [r3, #6]
      dhcp_reboot(netif);
 8122dac:	4620      	mov	r0, r4
    if (dhcp->tries < REBOOT_TRIES) {
 8122dae:	2b01      	cmp	r3, #1
 8122db0:	d91e      	bls.n	8122df0 <dhcp_fine_tmr+0x80>
      dhcp_discover(netif);
 8122db2:	f7fe fe8b 	bl	8121acc <dhcp_discover>
 8122db6:	e7e3      	b.n	8122d80 <dhcp_fine_tmr+0x10>
}
 8122db8:	bd38      	pop	{r3, r4, r5, pc}
    if (dhcp->tries <= 1) {
 8122dba:	799b      	ldrb	r3, [r3, #6]
      dhcp_check(netif);
 8122dbc:	4620      	mov	r0, r4
    if (dhcp->tries <= 1) {
 8122dbe:	2b01      	cmp	r3, #1
 8122dc0:	d913      	bls.n	8122dea <dhcp_fine_tmr+0x7a>
      dhcp_bind(netif);
 8122dc2:	f7fe fb6d 	bl	81214a0 <dhcp_bind>
 8122dc6:	e7db      	b.n	8122d80 <dhcp_fine_tmr+0x10>
    dhcp_discover(netif);
 8122dc8:	4620      	mov	r0, r4
 8122dca:	f7fe fe7f 	bl	8121acc <dhcp_discover>
 8122dce:	e7d7      	b.n	8122d80 <dhcp_fine_tmr+0x10>
    if (dhcp->tries <= 5) {
 8122dd0:	799b      	ldrb	r3, [r3, #6]
      dhcp_select(netif);
 8122dd2:	4620      	mov	r0, r4
    if (dhcp->tries <= 5) {
 8122dd4:	2b05      	cmp	r3, #5
 8122dd6:	d802      	bhi.n	8122dde <dhcp_fine_tmr+0x6e>
      dhcp_select(netif);
 8122dd8:	f7fe ff5e 	bl	8121c98 <dhcp_select.isra.0>
 8122ddc:	e7d0      	b.n	8122d80 <dhcp_fine_tmr+0x10>
      dhcp_release_and_stop(netif);
 8122dde:	f7ff fdaf 	bl	8122940 <dhcp_release_and_stop>
      dhcp_start(netif);
 8122de2:	4620      	mov	r0, r4
 8122de4:	f7ff fe3c 	bl	8122a60 <dhcp_start>
 8122de8:	e7ca      	b.n	8122d80 <dhcp_fine_tmr+0x10>
      dhcp_check(netif);
 8122dea:	f7fe fb41 	bl	8121470 <dhcp_check>
 8122dee:	e7c7      	b.n	8122d80 <dhcp_fine_tmr+0x10>
      dhcp_reboot(netif);
 8122df0:	f7fe fd6c 	bl	81218cc <dhcp_reboot.isra.0>
 8122df4:	e7c4      	b.n	8122d80 <dhcp_fine_tmr+0x10>
 8122df6:	bf00      	nop
 8122df8:	2002e428 	.word	0x2002e428

08122dfc <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 8122dfc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 8122e00:	4f1a      	ldr	r7, [pc, #104]	; (8122e6c <etharp_free_entry+0x70>)
 8122e02:	eb00 0340 	add.w	r3, r0, r0, lsl #1
{
 8122e06:	4606      	mov	r6, r0
  if (arp_table[i].q != NULL) {
 8122e08:	ea4f 0840 	mov.w	r8, r0, lsl #1
 8122e0c:	f857 4033 	ldr.w	r4, [r7, r3, lsl #3]
 8122e10:	b32c      	cbz	r4, 8122e5e <etharp_free_entry+0x62>
    LWIP_ASSERT("r->p != NULL", (r->p != NULL));
 8122e12:	f8df b05c 	ldr.w	fp, [pc, #92]	; 8122e70 <etharp_free_entry+0x74>
 8122e16:	f8df a05c 	ldr.w	sl, [pc, #92]	; 8122e74 <etharp_free_entry+0x78>
 8122e1a:	f8df 905c 	ldr.w	r9, [pc, #92]	; 8122e78 <etharp_free_entry+0x7c>
 8122e1e:	e006      	b.n	8122e2e <etharp_free_entry+0x32>
    pbuf_free(r->p);
 8122e20:	f7f9 f9be 	bl	811c1a0 <pbuf_free>
    memp_free(MEMP_ARP_QUEUE, r);
 8122e24:	4629      	mov	r1, r5
 8122e26:	200b      	movs	r0, #11
 8122e28:	f7f8 fca2 	bl	811b770 <memp_free>
  while (q) {
 8122e2c:	b19c      	cbz	r4, 8122e56 <etharp_free_entry+0x5a>
    q = q->next;
 8122e2e:	4625      	mov	r5, r4
 8122e30:	6824      	ldr	r4, [r4, #0]
    LWIP_ASSERT("r->p != NULL", (r->p != NULL));
 8122e32:	6868      	ldr	r0, [r5, #4]
 8122e34:	2800      	cmp	r0, #0
 8122e36:	d1f3      	bne.n	8122e20 <etharp_free_entry+0x24>
 8122e38:	4651      	mov	r1, sl
 8122e3a:	465b      	mov	r3, fp
 8122e3c:	229a      	movs	r2, #154	; 0x9a
 8122e3e:	4648      	mov	r0, r9
 8122e40:	f003 fa78 	bl	8126334 <iprintf>
    pbuf_free(r->p);
 8122e44:	6868      	ldr	r0, [r5, #4]
 8122e46:	f7f9 f9ab 	bl	811c1a0 <pbuf_free>
    memp_free(MEMP_ARP_QUEUE, r);
 8122e4a:	4629      	mov	r1, r5
 8122e4c:	200b      	movs	r0, #11
 8122e4e:	f7f8 fc8f 	bl	811b770 <memp_free>
  while (q) {
 8122e52:	2c00      	cmp	r4, #0
 8122e54:	d1eb      	bne.n	8122e2e <etharp_free_entry+0x32>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
    arp_table[i].q = NULL;
 8122e56:	eb08 0306 	add.w	r3, r8, r6
 8122e5a:	f847 4033 	str.w	r4, [r7, r3, lsl #3]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 8122e5e:	4446      	add	r6, r8
 8122e60:	2300      	movs	r3, #0
 8122e62:	eb07 07c6 	add.w	r7, r7, r6, lsl #3
 8122e66:	753b      	strb	r3, [r7, #20]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 8122e68:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8122e6c:	2002e4e0 	.word	0x2002e4e0
 8122e70:	08146aec 	.word	0x08146aec
 8122e74:	08146b24 	.word	0x08146b24
 8122e78:	0812b014 	.word	0x0812b014

08122e7c <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 8122e7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8122e80:	2300      	movs	r3, #0
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
  s16_t empty = ARP_TABLE_SIZE;
  s16_t i = 0;
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 8122e82:	f04f 0820 	mov.w	r8, #32
{
 8122e86:	b083      	sub	sp, #12
 8122e88:	4605      	mov	r5, r0
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 8122e8a:	469e      	mov	lr, r3
 8122e8c:	469b      	mov	fp, r3
{
 8122e8e:	9100      	str	r1, [sp, #0]
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 8122e90:	469a      	mov	sl, r3
 8122e92:	4948      	ldr	r1, [pc, #288]	; (8122fb4 <etharp_find_entry+0x138>)
  s16_t empty = ARP_TABLE_SIZE;
 8122e94:	4644      	mov	r4, r8
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 8122e96:	46c4      	mov	ip, r8
 8122e98:	4691      	mov	r9, r2
 8122e9a:	f8cd 8004 	str.w	r8, [sp, #4]
 8122e9e:	e004      	b.n	8122eaa <etharp_find_entry+0x2e>
 8122ea0:	4614      	mov	r4, r2
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8122ea2:	3301      	adds	r3, #1
 8122ea4:	3118      	adds	r1, #24
 8122ea6:	2b20      	cmp	r3, #32
 8122ea8:	d015      	beq.n	8122ed6 <etharp_find_entry+0x5a>
    u8_t state = arp_table[i].state;
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 8122eaa:	2c20      	cmp	r4, #32
 8122eac:	b21a      	sxth	r2, r3
    u8_t state = arp_table[i].state;
 8122eae:	7d08      	ldrb	r0, [r1, #20]
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 8122eb0:	d134      	bne.n	8122f1c <etharp_find_entry+0xa0>
 8122eb2:	2800      	cmp	r0, #0
 8122eb4:	d0f4      	beq.n	8122ea0 <etharp_find_entry+0x24>
      empty = i;
    } else if (state != ETHARP_STATE_EMPTY) {
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 8122eb6:	b11d      	cbz	r5, 8122ec0 <etharp_find_entry+0x44>
 8122eb8:	682f      	ldr	r7, [r5, #0]
 8122eba:	684e      	ldr	r6, [r1, #4]
 8122ebc:	42b7      	cmp	r7, r6
 8122ebe:	d038      	beq.n	8122f32 <etharp_find_entry+0xb6>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 8122ec0:	2801      	cmp	r0, #1
 8122ec2:	d02e      	beq.n	8122f22 <etharp_find_entry+0xa6>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 8122ec4:	8a48      	ldrh	r0, [r1, #18]
 8122ec6:	4570      	cmp	r0, lr
 8122ec8:	d3eb      	bcc.n	8122ea2 <etharp_find_entry+0x26>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8122eca:	3301      	adds	r3, #1
          if (arp_table[i].ctime >= age_stable) {
 8122ecc:	4686      	mov	lr, r0
 8122ece:	4694      	mov	ip, r2
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8122ed0:	3118      	adds	r1, #24
 8122ed2:	2b20      	cmp	r3, #32
 8122ed4:	d1e9      	bne.n	8122eaa <etharp_find_entry+0x2e>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 8122ed6:	9b00      	ldr	r3, [sp, #0]
 8122ed8:	464e      	mov	r6, r9
 8122eda:	2b01      	cmp	r3, #1
 8122edc:	d166      	bne.n	8122fac <etharp_find_entry+0x130>
 8122ede:	2c20      	cmp	r4, #32
 8122ee0:	d040      	beq.n	8122f64 <etharp_find_entry+0xe8>
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
    etharp_free_entry(i);
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 8122ee2:	46a1      	mov	r9, r4
 8122ee4:	eb09 0349 	add.w	r3, r9, r9, lsl #1
 8122ee8:	4a32      	ldr	r2, [pc, #200]	; (8122fb4 <etharp_find_entry+0x138>)
 8122eea:	ea4f 0849 	mov.w	r8, r9, lsl #1
 8122eee:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8122ef2:	7d1b      	ldrb	r3, [r3, #20]
 8122ef4:	bb73      	cbnz	r3, 8122f54 <etharp_find_entry+0xd8>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 8122ef6:	b135      	cbz	r5, 8122f06 <etharp_find_entry+0x8a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 8122ef8:	eb08 0309 	add.w	r3, r8, r9
 8122efc:	492d      	ldr	r1, [pc, #180]	; (8122fb4 <etharp_find_entry+0x138>)
 8122efe:	682a      	ldr	r2, [r5, #0]
 8122f00:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
 8122f04:	605a      	str	r2, [r3, #4]
  }
  arp_table[i].ctime = 0;
 8122f06:	44c8      	add	r8, r9
 8122f08:	4a2a      	ldr	r2, [pc, #168]	; (8122fb4 <etharp_find_entry+0x138>)
 8122f0a:	2300      	movs	r3, #0
 8122f0c:	eb02 07c8 	add.w	r7, r2, r8, lsl #3
 8122f10:	827b      	strh	r3, [r7, #18]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 8122f12:	60be      	str	r6, [r7, #8]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
}
 8122f14:	4620      	mov	r0, r4
 8122f16:	b003      	add	sp, #12
 8122f18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    } else if (state != ETHARP_STATE_EMPTY) {
 8122f1c:	2800      	cmp	r0, #0
 8122f1e:	d0c0      	beq.n	8122ea2 <etharp_find_entry+0x26>
 8122f20:	e7c9      	b.n	8122eb6 <etharp_find_entry+0x3a>
        if (arp_table[i].q != NULL) {
 8122f22:	6808      	ldr	r0, [r1, #0]
 8122f24:	b180      	cbz	r0, 8122f48 <etharp_find_entry+0xcc>
          if (arp_table[i].ctime >= age_queue) {
 8122f26:	8a48      	ldrh	r0, [r1, #18]
 8122f28:	4550      	cmp	r0, sl
 8122f2a:	d3ba      	bcc.n	8122ea2 <etharp_find_entry+0x26>
 8122f2c:	4682      	mov	sl, r0
 8122f2e:	4690      	mov	r8, r2
 8122f30:	e7b7      	b.n	8122ea2 <etharp_find_entry+0x26>
          && ((netif == NULL) || (netif == arp_table[i].netif))
 8122f32:	f1b9 0f00 	cmp.w	r9, #0
 8122f36:	d002      	beq.n	8122f3e <etharp_find_entry+0xc2>
 8122f38:	688e      	ldr	r6, [r1, #8]
 8122f3a:	454e      	cmp	r6, r9
 8122f3c:	d1c0      	bne.n	8122ec0 <etharp_find_entry+0x44>
 8122f3e:	4614      	mov	r4, r2
}
 8122f40:	4620      	mov	r0, r4
 8122f42:	b003      	add	sp, #12
 8122f44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
          if (arp_table[i].ctime >= age_pending) {
 8122f48:	8a48      	ldrh	r0, [r1, #18]
 8122f4a:	4558      	cmp	r0, fp
 8122f4c:	d3a9      	bcc.n	8122ea2 <etharp_find_entry+0x26>
 8122f4e:	4683      	mov	fp, r0
 8122f50:	9201      	str	r2, [sp, #4]
 8122f52:	e7a6      	b.n	8122ea2 <etharp_find_entry+0x26>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 8122f54:	4b18      	ldr	r3, [pc, #96]	; (8122fb8 <etharp_find_entry+0x13c>)
 8122f56:	f44f 72c2 	mov.w	r2, #388	; 0x184
 8122f5a:	4918      	ldr	r1, [pc, #96]	; (8122fbc <etharp_find_entry+0x140>)
 8122f5c:	4818      	ldr	r0, [pc, #96]	; (8122fc0 <etharp_find_entry+0x144>)
 8122f5e:	f003 f9e9 	bl	8126334 <iprintf>
 8122f62:	e7c8      	b.n	8122ef6 <etharp_find_entry+0x7a>
    if (old_stable < ARP_TABLE_SIZE) {
 8122f64:	f1bc 0f20 	cmp.w	ip, #32
 8122f68:	d012      	beq.n	8122f90 <etharp_find_entry+0x114>
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 8122f6a:	eb0c 034c 	add.w	r3, ip, ip, lsl #1
 8122f6e:	4a11      	ldr	r2, [pc, #68]	; (8122fb4 <etharp_find_entry+0x138>)
 8122f70:	46e1      	mov	r9, ip
 8122f72:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8122f76:	b1bb      	cbz	r3, 8122fa8 <etharp_find_entry+0x12c>
 8122f78:	464c      	mov	r4, r9
 8122f7a:	4b0f      	ldr	r3, [pc, #60]	; (8122fb8 <etharp_find_entry+0x13c>)
 8122f7c:	f240 126d 	movw	r2, #365	; 0x16d
 8122f80:	4910      	ldr	r1, [pc, #64]	; (8122fc4 <etharp_find_entry+0x148>)
 8122f82:	480f      	ldr	r0, [pc, #60]	; (8122fc0 <etharp_find_entry+0x144>)
 8122f84:	f003 f9d6 	bl	8126334 <iprintf>
    etharp_free_entry(i);
 8122f88:	4648      	mov	r0, r9
 8122f8a:	f7ff ff37 	bl	8122dfc <etharp_free_entry>
 8122f8e:	e7a9      	b.n	8122ee4 <etharp_find_entry+0x68>
    } else if (old_pending < ARP_TABLE_SIZE) {
 8122f90:	9b01      	ldr	r3, [sp, #4]
 8122f92:	2b20      	cmp	r3, #32
 8122f94:	d105      	bne.n	8122fa2 <etharp_find_entry+0x126>
    } else if (old_queue < ARP_TABLE_SIZE) {
 8122f96:	f1b8 0f20 	cmp.w	r8, #32
 8122f9a:	d007      	beq.n	8122fac <etharp_find_entry+0x130>
    etharp_free_entry(i);
 8122f9c:	4644      	mov	r4, r8
 8122f9e:	46c1      	mov	r9, r8
 8122fa0:	e7f2      	b.n	8122f88 <etharp_find_entry+0x10c>
 8122fa2:	461c      	mov	r4, r3
 8122fa4:	4699      	mov	r9, r3
 8122fa6:	e7ef      	b.n	8122f88 <etharp_find_entry+0x10c>
 8122fa8:	4664      	mov	r4, ip
 8122faa:	e7ed      	b.n	8122f88 <etharp_find_entry+0x10c>
    return (s16_t)ERR_MEM;
 8122fac:	f04f 34ff 	mov.w	r4, #4294967295
 8122fb0:	e7b0      	b.n	8122f14 <etharp_find_entry+0x98>
 8122fb2:	bf00      	nop
 8122fb4:	2002e4e0 	.word	0x2002e4e0
 8122fb8:	08146aec 	.word	0x08146aec
 8122fbc:	08146b4c 	.word	0x08146b4c
 8122fc0:	0812b014 	.word	0x0812b014
 8122fc4:	08146b34 	.word	0x08146b34

08122fc8 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 8122fc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8122fcc:	b082      	sub	sp, #8
 8122fce:	4688      	mov	r8, r1
 8122fd0:	4691      	mov	r9, r2
 8122fd2:	461f      	mov	r7, r3
 8122fd4:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
  struct pbuf *p;
  err_t result = ERR_OK;
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 8122fd8:	4606      	mov	r6, r0
{
 8122fda:	f8bd 4034 	ldrh.w	r4, [sp, #52]	; 0x34
  LWIP_ASSERT("netif != NULL", netif != NULL);
 8122fde:	2800      	cmp	r0, #0
 8122fe0:	d050      	beq.n	8123084 <etharp_raw+0xbc>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 8122fe2:	f44f 7220 	mov.w	r2, #640	; 0x280
 8122fe6:	211c      	movs	r1, #28
 8122fe8:	200e      	movs	r0, #14
 8122fea:	f7f8 ff07 	bl	811bdfc <pbuf_alloc>
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 8122fee:	4605      	mov	r5, r0
 8122ff0:	2800      	cmp	r0, #0
 8122ff2:	d04f      	beq.n	8123094 <etharp_raw+0xcc>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 8122ff4:	8943      	ldrh	r3, [r0, #10]
 8122ff6:	2b1b      	cmp	r3, #27
 8122ff8:	d93c      	bls.n	8123074 <etharp_raw+0xac>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 8122ffa:	4620      	mov	r0, r4
  hdr = (struct etharp_hdr *)p->payload;
 8122ffc:	686c      	ldr	r4, [r5, #4]
  hdr->opcode = lwip_htons(opcode);
 8122ffe:	f7f7 f893 	bl	811a128 <lwip_htons>
 8123002:	80e0      	strh	r0, [r4, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 8123004:	f896 3034 	ldrb.w	r3, [r6, #52]	; 0x34
 8123008:	2b06      	cmp	r3, #6
 812300a:	d006      	beq.n	812301a <etharp_raw+0x52>
 812300c:	4b23      	ldr	r3, [pc, #140]	; (812309c <etharp_raw+0xd4>)
 812300e:	f240 4269 	movw	r2, #1129	; 0x469
 8123012:	4923      	ldr	r1, [pc, #140]	; (81230a0 <etharp_raw+0xd8>)
 8123014:	4823      	ldr	r0, [pc, #140]	; (81230a4 <etharp_raw+0xdc>)
 8123016:	f003 f98d 	bl	8126334 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 812301a:	6839      	ldr	r1, [r7, #0]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 812301c:	4630      	mov	r0, r6
  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 812301e:	2600      	movs	r6, #0
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 8123020:	464b      	mov	r3, r9
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 8123022:	60a1      	str	r1, [r4, #8]
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 8123024:	4642      	mov	r2, r8
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 8123026:	88b9      	ldrh	r1, [r7, #4]
 8123028:	81a1      	strh	r1, [r4, #12]
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 812302a:	f8da 1000 	ldr.w	r1, [sl]
 812302e:	f8c4 1012 	str.w	r1, [r4, #18]
 8123032:	f8ba 1004 	ldrh.w	r1, [sl, #4]
 8123036:	82e1      	strh	r1, [r4, #22]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 8123038:	990a      	ldr	r1, [sp, #40]	; 0x28
 812303a:	6809      	ldr	r1, [r1, #0]
 812303c:	f8c4 100e 	str.w	r1, [r4, #14]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 8123040:	990c      	ldr	r1, [sp, #48]	; 0x30
 8123042:	6809      	ldr	r1, [r1, #0]
  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 8123044:	7026      	strb	r6, [r4, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 8123046:	61a1      	str	r1, [r4, #24]
  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 8123048:	2101      	movs	r1, #1
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 812304a:	70e6      	strb	r6, [r4, #3]
  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 812304c:	7061      	strb	r1, [r4, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 812304e:	2108      	movs	r1, #8
 8123050:	70a1      	strb	r1, [r4, #2]
  hdr->hwlen = ETH_HWADDR_LEN;
 8123052:	2106      	movs	r1, #6
 8123054:	7121      	strb	r1, [r4, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 8123056:	2104      	movs	r1, #4
 8123058:	7161      	strb	r1, [r4, #5]
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 812305a:	f640 0106 	movw	r1, #2054	; 0x806
 812305e:	9100      	str	r1, [sp, #0]
 8123060:	4629      	mov	r1, r5
 8123062:	f001 fbf5 	bl	8124850 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 8123066:	4628      	mov	r0, r5
 8123068:	f7f9 f89a 	bl	811c1a0 <pbuf_free>
  p = NULL;
  /* could not allocate pbuf for ARP request */

  return result;
 812306c:	4630      	mov	r0, r6
}
 812306e:	b002      	add	sp, #8
 8123070:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 8123074:	4b09      	ldr	r3, [pc, #36]	; (812309c <etharp_raw+0xd4>)
 8123076:	f240 4262 	movw	r2, #1122	; 0x462
 812307a:	490b      	ldr	r1, [pc, #44]	; (81230a8 <etharp_raw+0xe0>)
 812307c:	4809      	ldr	r0, [pc, #36]	; (81230a4 <etharp_raw+0xdc>)
 812307e:	f003 f959 	bl	8126334 <iprintf>
 8123082:	e7ba      	b.n	8122ffa <etharp_raw+0x32>
  LWIP_ASSERT("netif != NULL", netif != NULL);
 8123084:	4b05      	ldr	r3, [pc, #20]	; (812309c <etharp_raw+0xd4>)
 8123086:	f240 4257 	movw	r2, #1111	; 0x457
 812308a:	4908      	ldr	r1, [pc, #32]	; (81230ac <etharp_raw+0xe4>)
 812308c:	4805      	ldr	r0, [pc, #20]	; (81230a4 <etharp_raw+0xdc>)
 812308e:	f003 f951 	bl	8126334 <iprintf>
 8123092:	e7a6      	b.n	8122fe2 <etharp_raw+0x1a>
    return ERR_MEM;
 8123094:	f04f 30ff 	mov.w	r0, #4294967295
 8123098:	e7e9      	b.n	812306e <etharp_raw+0xa6>
 812309a:	bf00      	nop
 812309c:	08146aec 	.word	0x08146aec
 81230a0:	08146bac 	.word	0x08146bac
 81230a4:	0812b014 	.word	0x0812b014
 81230a8:	08146b78 	.word	0x08146b78
 81230ac:	0812e200 	.word	0x0812e200

081230b0 <etharp_output_to_arp_index>:
{
 81230b0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 81230b4:	4f37      	ldr	r7, [pc, #220]	; (8123194 <etharp_output_to_arp_index+0xe4>)
 81230b6:	eb02 0942 	add.w	r9, r2, r2, lsl #1
{
 81230ba:	b085      	sub	sp, #20
 81230bc:	4614      	mov	r4, r2
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 81230be:	eb07 09c9 	add.w	r9, r7, r9, lsl #3
{
 81230c2:	4605      	mov	r5, r0
 81230c4:	460e      	mov	r6, r1
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 81230c6:	ea4f 0842 	mov.w	r8, r2, lsl #1
 81230ca:	f899 3014 	ldrb.w	r3, [r9, #20]
 81230ce:	2b01      	cmp	r3, #1
 81230d0:	d93c      	bls.n	812314c <etharp_output_to_arp_index+0x9c>
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 81230d2:	2b02      	cmp	r3, #2
 81230d4:	d011      	beq.n	81230fa <etharp_output_to_arp_index+0x4a>
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 81230d6:	2218      	movs	r2, #24
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 81230d8:	f105 092e 	add.w	r9, r5, #46	; 0x2e
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 81230dc:	fb02 7404 	mla	r4, r2, r4, r7
 81230e0:	340c      	adds	r4, #12
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 81230e2:	f44f 6700 	mov.w	r7, #2048	; 0x800
 81230e6:	4623      	mov	r3, r4
 81230e8:	464a      	mov	r2, r9
 81230ea:	4631      	mov	r1, r6
 81230ec:	4628      	mov	r0, r5
 81230ee:	9700      	str	r7, [sp, #0]
 81230f0:	f001 fbae 	bl	8124850 <ethernet_output>
}
 81230f4:	b005      	add	sp, #20
 81230f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 81230fa:	44a0      	add	r8, r4
 81230fc:	eb07 08c8 	add.w	r8, r7, r8, lsl #3
 8123100:	f8b8 3012 	ldrh.w	r3, [r8, #18]
 8123104:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 8123108:	d82a      	bhi.n	8123160 <etharp_output_to_arp_index+0xb0>
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 812310a:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 812310e:	d3e2      	bcc.n	81230d6 <etharp_output_to_arp_index+0x26>
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8123110:	eb04 0444 	add.w	r4, r4, r4, lsl #1
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8123114:	2301      	movs	r3, #1
 8123116:	f105 092e 	add.w	r9, r5, #46	; 0x2e
 812311a:	4628      	mov	r0, r5
 812311c:	00e4      	lsls	r4, r4, #3
 812311e:	9303      	str	r3, [sp, #12]
 8123120:	4b1d      	ldr	r3, [pc, #116]	; (8123198 <etharp_output_to_arp_index+0xe8>)
 8123122:	4649      	mov	r1, r9
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8123124:	f104 020c 	add.w	r2, r4, #12
 8123128:	f104 0c04 	add.w	ip, r4, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 812312c:	9301      	str	r3, [sp, #4]
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 812312e:	1d2b      	adds	r3, r5, #4
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8123130:	18bc      	adds	r4, r7, r2
 8123132:	4467      	add	r7, ip
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8123134:	9300      	str	r3, [sp, #0]
 8123136:	464b      	mov	r3, r9
 8123138:	4622      	mov	r2, r4
 812313a:	9702      	str	r7, [sp, #8]
 812313c:	f7ff ff44 	bl	8122fc8 <etharp_raw>
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8123140:	2800      	cmp	r0, #0
 8123142:	d1ce      	bne.n	81230e2 <etharp_output_to_arp_index+0x32>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8123144:	2303      	movs	r3, #3
 8123146:	f888 3014 	strb.w	r3, [r8, #20]
 812314a:	e7ca      	b.n	81230e2 <etharp_output_to_arp_index+0x32>
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 812314c:	4b13      	ldr	r3, [pc, #76]	; (812319c <etharp_output_to_arp_index+0xec>)
 812314e:	f240 22ee 	movw	r2, #750	; 0x2ee
 8123152:	4913      	ldr	r1, [pc, #76]	; (81231a0 <etharp_output_to_arp_index+0xf0>)
 8123154:	4813      	ldr	r0, [pc, #76]	; (81231a4 <etharp_output_to_arp_index+0xf4>)
 8123156:	f003 f8ed 	bl	8126334 <iprintf>
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 812315a:	f899 3014 	ldrb.w	r3, [r9, #20]
 812315e:	e7b8      	b.n	81230d2 <etharp_output_to_arp_index+0x22>
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 8123160:	eb04 0444 	add.w	r4, r4, r4, lsl #1
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8123164:	2301      	movs	r3, #1
 8123166:	f105 092e 	add.w	r9, r5, #46	; 0x2e
 812316a:	4a0f      	ldr	r2, [pc, #60]	; (81231a8 <etharp_output_to_arp_index+0xf8>)
 812316c:	00e4      	lsls	r4, r4, #3
 812316e:	9303      	str	r3, [sp, #12]
 8123170:	4649      	mov	r1, r9
 8123172:	4628      	mov	r0, r5
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 8123174:	1d23      	adds	r3, r4, #4
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8123176:	340c      	adds	r4, #12
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 8123178:	443b      	add	r3, r7
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 812317a:	443c      	add	r4, r7
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 812317c:	9302      	str	r3, [sp, #8]
 812317e:	4b06      	ldr	r3, [pc, #24]	; (8123198 <etharp_output_to_arp_index+0xe8>)
 8123180:	9301      	str	r3, [sp, #4]
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 8123182:	1d2b      	adds	r3, r5, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8123184:	9300      	str	r3, [sp, #0]
 8123186:	464b      	mov	r3, r9
 8123188:	f7ff ff1e 	bl	8122fc8 <etharp_raw>
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 812318c:	2800      	cmp	r0, #0
 812318e:	d0d9      	beq.n	8123144 <etharp_output_to_arp_index+0x94>
 8123190:	e7a7      	b.n	81230e2 <etharp_output_to_arp_index+0x32>
 8123192:	bf00      	nop
 8123194:	2002e4e0 	.word	0x2002e4e0
 8123198:	08147024 	.word	0x08147024
 812319c:	08146aec 	.word	0x08146aec
 81231a0:	08146bf0 	.word	0x08146bf0
 81231a4:	0812b014 	.word	0x0812b014
 81231a8:	0814701c 	.word	0x0814701c

081231ac <etharp_tmr>:
{
 81231ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 81231b0:	4c1e      	ldr	r4, [pc, #120]	; (812322c <etharp_tmr+0x80>)
 81231b2:	b084      	sub	sp, #16
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 81231b4:	2500      	movs	r5, #0
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 81231b6:	f8df 807c 	ldr.w	r8, [pc, #124]	; 8123234 <etharp_tmr+0x88>
 81231ba:	4f1d      	ldr	r7, [pc, #116]	; (8123230 <etharp_tmr+0x84>)
        arp_table[i].state = ETHARP_STATE_STABLE;
 81231bc:	2602      	movs	r6, #2
 81231be:	e00d      	b.n	81231dc <etharp_tmr+0x30>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 81231c0:	2a01      	cmp	r2, #1
 81231c2:	d101      	bne.n	81231c8 <etharp_tmr+0x1c>
 81231c4:	2b04      	cmp	r3, #4
 81231c6:	d813      	bhi.n	81231f0 <etharp_tmr+0x44>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 81231c8:	2a03      	cmp	r2, #3
 81231ca:	d01b      	beq.n	8123204 <etharp_tmr+0x58>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 81231cc:	2a04      	cmp	r2, #4
 81231ce:	d01c      	beq.n	812320a <etharp_tmr+0x5e>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 81231d0:	2a01      	cmp	r2, #1
 81231d2:	d01c      	beq.n	812320e <etharp_tmr+0x62>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 81231d4:	3501      	adds	r5, #1
 81231d6:	3418      	adds	r4, #24
 81231d8:	2d20      	cmp	r5, #32
 81231da:	d010      	beq.n	81231fe <etharp_tmr+0x52>
    u8_t state = arp_table[i].state;
 81231dc:	7c22      	ldrb	r2, [r4, #16]
    if (state != ETHARP_STATE_EMPTY
 81231de:	2a00      	cmp	r2, #0
 81231e0:	d0f8      	beq.n	81231d4 <etharp_tmr+0x28>
      arp_table[i].ctime++;
 81231e2:	89e3      	ldrh	r3, [r4, #14]
 81231e4:	3301      	adds	r3, #1
 81231e6:	b29b      	uxth	r3, r3
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 81231e8:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
      arp_table[i].ctime++;
 81231ec:	81e3      	strh	r3, [r4, #14]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 81231ee:	d3e7      	bcc.n	81231c0 <etharp_tmr+0x14>
        etharp_free_entry(i);
 81231f0:	4628      	mov	r0, r5
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 81231f2:	3501      	adds	r5, #1
        etharp_free_entry(i);
 81231f4:	f7ff fe02 	bl	8122dfc <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 81231f8:	3418      	adds	r4, #24
 81231fa:	2d20      	cmp	r5, #32
 81231fc:	d1ee      	bne.n	81231dc <etharp_tmr+0x30>
}
 81231fe:	b004      	add	sp, #16
 8123200:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 8123204:	2304      	movs	r3, #4
 8123206:	7423      	strb	r3, [r4, #16]
 8123208:	e7e4      	b.n	81231d4 <etharp_tmr+0x28>
        arp_table[i].state = ETHARP_STATE_STABLE;
 812320a:	7426      	strb	r6, [r4, #16]
 812320c:	e7e2      	b.n	81231d4 <etharp_tmr+0x28>
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 812320e:	6860      	ldr	r0, [r4, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8123210:	f8cd 8004 	str.w	r8, [sp, #4]
 8123214:	f100 032e 	add.w	r3, r0, #46	; 0x2e
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 8123218:	1d01      	adds	r1, r0, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 812321a:	e9cd 4202 	strd	r4, r2, [sp, #8]
 812321e:	9100      	str	r1, [sp, #0]
 8123220:	463a      	mov	r2, r7
 8123222:	4619      	mov	r1, r3
 8123224:	f7ff fed0 	bl	8122fc8 <etharp_raw>
 8123228:	e7d4      	b.n	81231d4 <etharp_tmr+0x28>
 812322a:	bf00      	nop
 812322c:	2002e4e4 	.word	0x2002e4e4
 8123230:	0814701c 	.word	0x0814701c
 8123234:	08147024 	.word	0x08147024

08123238 <etharp_cleanup_netif>:
{
 8123238:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 812323a:	4c0c      	ldr	r4, [pc, #48]	; (812326c <etharp_cleanup_netif+0x34>)
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 812323c:	2500      	movs	r5, #0
{
 812323e:	4607      	mov	r7, r0
 8123240:	f504 7640 	add.w	r6, r4, #768	; 0x300
 8123244:	e003      	b.n	812324e <etharp_cleanup_netif+0x16>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8123246:	3418      	adds	r4, #24
 8123248:	3501      	adds	r5, #1
 812324a:	42b4      	cmp	r4, r6
 812324c:	d00c      	beq.n	8123268 <etharp_cleanup_netif+0x30>
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 812324e:	7d23      	ldrb	r3, [r4, #20]
 8123250:	2b00      	cmp	r3, #0
 8123252:	d0f8      	beq.n	8123246 <etharp_cleanup_netif+0xe>
 8123254:	68a3      	ldr	r3, [r4, #8]
 8123256:	42bb      	cmp	r3, r7
 8123258:	d1f5      	bne.n	8123246 <etharp_cleanup_netif+0xe>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 812325a:	3418      	adds	r4, #24
      etharp_free_entry(i);
 812325c:	4628      	mov	r0, r5
 812325e:	f7ff fdcd 	bl	8122dfc <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8123262:	3501      	adds	r5, #1
 8123264:	42b4      	cmp	r4, r6
 8123266:	d1f2      	bne.n	812324e <etharp_cleanup_netif+0x16>
}
 8123268:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 812326a:	bf00      	nop
 812326c:	2002e4e0 	.word	0x2002e4e0

08123270 <etharp_input>:
  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8123270:	2900      	cmp	r1, #0
 8123272:	f000 808e 	beq.w	8123392 <etharp_input+0x122>
{
 8123276:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  hdr = (struct etharp_hdr *)p->payload;
 812327a:	6846      	ldr	r6, [r0, #4]
{
 812327c:	b087      	sub	sp, #28
 812327e:	4604      	mov	r4, r0
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8123280:	8833      	ldrh	r3, [r6, #0]
 8123282:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8123286:	d102      	bne.n	812328e <etharp_input+0x1e>
 8123288:	7933      	ldrb	r3, [r6, #4]
 812328a:	2b06      	cmp	r3, #6
 812328c:	d005      	beq.n	812329a <etharp_input+0x2a>
    pbuf_free(p);
 812328e:	4620      	mov	r0, r4
}
 8123290:	b007      	add	sp, #28
 8123292:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    pbuf_free(p);
 8123296:	f7f8 bf83 	b.w	811c1a0 <pbuf_free>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 812329a:	7973      	ldrb	r3, [r6, #5]
 812329c:	2b04      	cmp	r3, #4
 812329e:	d1f6      	bne.n	812328e <etharp_input+0x1e>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 81232a0:	8873      	ldrh	r3, [r6, #2]
 81232a2:	2b08      	cmp	r3, #8
 81232a4:	d1f3      	bne.n	812328e <etharp_input+0x1e>
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 81232a6:	f8d6 000e 	ldr.w	r0, [r6, #14]
 81232aa:	460d      	mov	r5, r1
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 81232ac:	684b      	ldr	r3, [r1, #4]
 81232ae:	f8d6 a018 	ldr.w	sl, [r6, #24]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 81232b2:	9005      	str	r0, [sp, #20]
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 81232b4:	2b00      	cmp	r3, #0
 81232b6:	d073      	beq.n	81233a0 <etharp_input+0x130>
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 81232b8:	eba3 0a0a 	sub.w	sl, r3, sl
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 81232bc:	f106 0808 	add.w	r8, r6, #8
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 81232c0:	faba fa8a 	clz	sl, sl
 81232c4:	ea4f 1a5a 	mov.w	sl, sl, lsr #5
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 81232c8:	f1ca 0702 	rsb	r7, sl, #2
 81232cc:	b2ff      	uxtb	r7, r7
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 81232ce:	f895 3034 	ldrb.w	r3, [r5, #52]	; 0x34
 81232d2:	2b06      	cmp	r3, #6
 81232d4:	d007      	beq.n	81232e6 <etharp_input+0x76>
 81232d6:	4b3e      	ldr	r3, [pc, #248]	; (81233d0 <etharp_input+0x160>)
 81232d8:	f240 12a9 	movw	r2, #425	; 0x1a9
 81232dc:	493d      	ldr	r1, [pc, #244]	; (81233d4 <etharp_input+0x164>)
 81232de:	483e      	ldr	r0, [pc, #248]	; (81233d8 <etharp_input+0x168>)
 81232e0:	f003 f828 	bl	8126334 <iprintf>
  if (ip4_addr_isany(ipaddr) ||
 81232e4:	9805      	ldr	r0, [sp, #20]
 81232e6:	2800      	cmp	r0, #0
 81232e8:	d042      	beq.n	8123370 <etharp_input+0x100>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 81232ea:	4629      	mov	r1, r5
 81232ec:	f000 fd30 	bl	8123d50 <ip4_addr_isbroadcast_u32>
  if (ip4_addr_isany(ipaddr) ||
 81232f0:	4681      	mov	r9, r0
 81232f2:	2800      	cmp	r0, #0
 81232f4:	d13c      	bne.n	8123370 <etharp_input+0x100>
      ip4_addr_ismulticast(ipaddr)) {
 81232f6:	9b05      	ldr	r3, [sp, #20]
 81232f8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 81232fc:	2be0      	cmp	r3, #224	; 0xe0
 81232fe:	d037      	beq.n	8123370 <etharp_input+0x100>
  i = etharp_find_entry(ipaddr, flags, netif);
 8123300:	4639      	mov	r1, r7
 8123302:	462a      	mov	r2, r5
 8123304:	a805      	add	r0, sp, #20
 8123306:	f7ff fdb9 	bl	8122e7c <etharp_find_entry>
  if (i < 0) {
 812330a:	2800      	cmp	r0, #0
 812330c:	db30      	blt.n	8123370 <etharp_input+0x100>
    arp_table[i].state = ETHARP_STATE_STABLE;
 812330e:	4a33      	ldr	r2, [pc, #204]	; (81233dc <etharp_input+0x16c>)
 8123310:	eb00 0140 	add.w	r1, r0, r0, lsl #1
 8123314:	2302      	movs	r3, #2
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 8123316:	f04f 0c18 	mov.w	ip, #24
    arp_table[i].state = ETHARP_STATE_STABLE;
 812331a:	eb02 07c1 	add.w	r7, r2, r1, lsl #3
 812331e:	753b      	strb	r3, [r7, #20]
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 8123320:	230c      	movs	r3, #12
  arp_table[i].netif = netif;
 8123322:	60bd      	str	r5, [r7, #8]
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 8123324:	fb10 330c 	smlabb	r3, r0, ip, r3
 8123328:	f8d8 0000 	ldr.w	r0, [r8]
 812332c:	50d0      	str	r0, [r2, r3]
 812332e:	18d0      	adds	r0, r2, r3
 8123330:	f8b8 3004 	ldrh.w	r3, [r8, #4]
 8123334:	8083      	strh	r3, [r0, #4]
  while (arp_table[i].q != NULL) {
 8123336:	f852 1031 	ldr.w	r1, [r2, r1, lsl #3]
  arp_table[i].ctime = 0;
 812333a:	f8a7 9012 	strh.w	r9, [r7, #18]
  while (arp_table[i].q != NULL) {
 812333e:	b1b9      	cbz	r1, 8123370 <etharp_input+0x100>
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 8123340:	f105 092e 	add.w	r9, r5, #46	; 0x2e
    arp_table[i].q = q->next;
 8123344:	680b      	ldr	r3, [r1, #0]
    memp_free(MEMP_ARP_QUEUE, q);
 8123346:	200b      	movs	r0, #11
    p = q->p;
 8123348:	f8d1 b004 	ldr.w	fp, [r1, #4]
    arp_table[i].q = q->next;
 812334c:	603b      	str	r3, [r7, #0]
    memp_free(MEMP_ARP_QUEUE, q);
 812334e:	f7f8 fa0f 	bl	811b770 <memp_free>
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 8123352:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8123356:	4659      	mov	r1, fp
 8123358:	464a      	mov	r2, r9
 812335a:	9300      	str	r3, [sp, #0]
 812335c:	4628      	mov	r0, r5
 812335e:	4643      	mov	r3, r8
 8123360:	f001 fa76 	bl	8124850 <ethernet_output>
    pbuf_free(p);
 8123364:	4658      	mov	r0, fp
 8123366:	f7f8 ff1b 	bl	811c1a0 <pbuf_free>
  while (arp_table[i].q != NULL) {
 812336a:	6839      	ldr	r1, [r7, #0]
 812336c:	2900      	cmp	r1, #0
 812336e:	d1e9      	bne.n	8123344 <etharp_input+0xd4>
  switch (hdr->opcode) {
 8123370:	88f3      	ldrh	r3, [r6, #6]
 8123372:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8123376:	d018      	beq.n	81233aa <etharp_input+0x13a>
 8123378:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 812337c:	d103      	bne.n	8123386 <etharp_input+0x116>
      dhcp_arp_reply(netif, &sipaddr);
 812337e:	a905      	add	r1, sp, #20
 8123380:	4628      	mov	r0, r5
 8123382:	f7ff f971 	bl	8122668 <dhcp_arp_reply>
  pbuf_free(p);
 8123386:	4620      	mov	r0, r4
 8123388:	f7f8 ff0a 	bl	811c1a0 <pbuf_free>
}
 812338c:	b007      	add	sp, #28
 812338e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8123392:	4b0f      	ldr	r3, [pc, #60]	; (81233d0 <etharp_input+0x160>)
 8123394:	f240 228a 	movw	r2, #650	; 0x28a
 8123398:	4911      	ldr	r1, [pc, #68]	; (81233e0 <etharp_input+0x170>)
 812339a:	480f      	ldr	r0, [pc, #60]	; (81233d8 <etharp_input+0x168>)
 812339c:	f002 bfca 	b.w	8126334 <iprintf>
    for_us = 0;
 81233a0:	469a      	mov	sl, r3
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 81233a2:	f106 0808 	add.w	r8, r6, #8
 81233a6:	2702      	movs	r7, #2
 81233a8:	e791      	b.n	81232ce <etharp_input+0x5e>
      if (for_us) {
 81233aa:	f1ba 0f00 	cmp.w	sl, #0
 81233ae:	d0ea      	beq.n	8123386 <etharp_input+0x116>
        etharp_raw(netif,
 81233b0:	2102      	movs	r1, #2
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 81233b2:	f105 032e 	add.w	r3, r5, #46	; 0x2e
        etharp_raw(netif,
 81233b6:	4642      	mov	r2, r8
 81233b8:	4628      	mov	r0, r5
 81233ba:	9103      	str	r1, [sp, #12]
 81233bc:	a905      	add	r1, sp, #20
 81233be:	f8cd 8004 	str.w	r8, [sp, #4]
 81233c2:	9102      	str	r1, [sp, #8]
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 81233c4:	1d29      	adds	r1, r5, #4
        etharp_raw(netif,
 81233c6:	9100      	str	r1, [sp, #0]
 81233c8:	4619      	mov	r1, r3
 81233ca:	f7ff fdfd 	bl	8122fc8 <etharp_raw>
 81233ce:	e7da      	b.n	8123386 <etharp_input+0x116>
 81233d0:	08146aec 	.word	0x08146aec
 81233d4:	08146c40 	.word	0x08146c40
 81233d8:	0812b014 	.word	0x0812b014
 81233dc:	2002e4e0 	.word	0x2002e4e0
 81233e0:	0812e200 	.word	0x0812e200

081233e4 <etharp_query>:
{
 81233e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 81233e8:	468a      	mov	sl, r1
 81233ea:	b085      	sub	sp, #20
 81233ec:	4605      	mov	r5, r0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 81233ee:	4601      	mov	r1, r0
 81233f0:	f8da 0000 	ldr.w	r0, [sl]
{
 81233f4:	4616      	mov	r6, r2
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 81233f6:	f000 fcab 	bl	8123d50 <ip4_addr_isbroadcast_u32>
 81233fa:	2800      	cmp	r0, #0
 81233fc:	f040 80d1 	bne.w	81235a2 <etharp_query+0x1be>
      ip4_addr_ismulticast(ipaddr) ||
 8123400:	f8da 3000 	ldr.w	r3, [sl]
 8123404:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
      ip4_addr_isany(ipaddr)) {
 8123408:	2ae0      	cmp	r2, #224	; 0xe0
 812340a:	f000 80ca 	beq.w	81235a2 <etharp_query+0x1be>
 812340e:	2b00      	cmp	r3, #0
 8123410:	f000 80c7 	beq.w	81235a2 <etharp_query+0x1be>
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 8123414:	462a      	mov	r2, r5
 8123416:	2101      	movs	r1, #1
 8123418:	4650      	mov	r0, sl
 812341a:	f7ff fd2f 	bl	8122e7c <etharp_find_entry>
  if (i_err < 0) {
 812341e:	1e07      	subs	r7, r0, #0
 8123420:	db52      	blt.n	81234c8 <etharp_query+0xe4>
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 8123422:	2f7e      	cmp	r7, #126	; 0x7e
 8123424:	dc48      	bgt.n	81234b8 <etharp_query+0xd4>
  i = (netif_addr_idx_t)i_err;
 8123426:	b2ff      	uxtb	r7, r7
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 8123428:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 81235d8 <etharp_query+0x1f4>
 812342c:	eb07 0347 	add.w	r3, r7, r7, lsl #1
 8123430:	ea4f 0947 	mov.w	r9, r7, lsl #1
 8123434:	eb08 03c3 	add.w	r3, r8, r3, lsl #3
 8123438:	7d1a      	ldrb	r2, [r3, #20]
 812343a:	b18a      	cbz	r2, 8123460 <etharp_query+0x7c>
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 812343c:	f105 0b2e 	add.w	fp, r5, #46	; 0x2e
  if (is_new_entry || (q == NULL)) {
 8123440:	2e00      	cmp	r6, #0
 8123442:	f000 80a0 	beq.w	8123586 <etharp_query+0x1a2>
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 8123446:	eb09 0207 	add.w	r2, r9, r7
  err_t result = ERR_MEM;
 812344a:	f04f 30ff 	mov.w	r0, #4294967295
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 812344e:	eb08 02c2 	add.w	r2, r8, r2, lsl #3
 8123452:	7d13      	ldrb	r3, [r2, #20]
 8123454:	2b01      	cmp	r3, #1
 8123456:	d81e      	bhi.n	8123496 <etharp_query+0xb2>
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8123458:	d03a      	beq.n	81234d0 <etharp_query+0xec>
}
 812345a:	b005      	add	sp, #20
 812345c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    arp_table[i].state = ETHARP_STATE_PENDING;
 8123460:	2201      	movs	r2, #1
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8123462:	f8cd a008 	str.w	sl, [sp, #8]
    arp_table[i].netif = netif;
 8123466:	609d      	str	r5, [r3, #8]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 8123468:	f105 0b2e 	add.w	fp, r5, #46	; 0x2e
    arp_table[i].state = ETHARP_STATE_PENDING;
 812346c:	751a      	strb	r2, [r3, #20]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 812346e:	4628      	mov	r0, r5
 8123470:	4b53      	ldr	r3, [pc, #332]	; (81235c0 <etharp_query+0x1dc>)
 8123472:	4659      	mov	r1, fp
 8123474:	9203      	str	r2, [sp, #12]
 8123476:	9301      	str	r3, [sp, #4]
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 8123478:	1d2b      	adds	r3, r5, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 812347a:	4a52      	ldr	r2, [pc, #328]	; (81235c4 <etharp_query+0x1e0>)
 812347c:	9300      	str	r3, [sp, #0]
 812347e:	465b      	mov	r3, fp
 8123480:	f7ff fda2 	bl	8122fc8 <etharp_raw>
    if (q == NULL) {
 8123484:	2e00      	cmp	r6, #0
 8123486:	d0e8      	beq.n	812345a <etharp_query+0x76>
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 8123488:	eb09 0207 	add.w	r2, r9, r7
 812348c:	eb08 02c2 	add.w	r2, r8, r2, lsl #3
 8123490:	7d13      	ldrb	r3, [r2, #20]
 8123492:	2b01      	cmp	r3, #1
 8123494:	d9e0      	bls.n	8123458 <etharp_query+0x74>
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 8123496:	2318      	movs	r3, #24
 8123498:	f44f 6400 	mov.w	r4, #2048	; 0x800
 812349c:	465a      	mov	r2, fp
 812349e:	4631      	mov	r1, r6
 81234a0:	fb03 8307 	mla	r3, r3, r7, r8
 81234a4:	4628      	mov	r0, r5
 81234a6:	9400      	str	r4, [sp, #0]
    ETHARP_SET_ADDRHINT(netif, i);
 81234a8:	4c47      	ldr	r4, [pc, #284]	; (81235c8 <etharp_query+0x1e4>)
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 81234aa:	330c      	adds	r3, #12
    ETHARP_SET_ADDRHINT(netif, i);
 81234ac:	7027      	strb	r7, [r4, #0]
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 81234ae:	f001 f9cf 	bl	8124850 <ethernet_output>
}
 81234b2:	b005      	add	sp, #20
 81234b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 81234b8:	4b44      	ldr	r3, [pc, #272]	; (81235cc <etharp_query+0x1e8>)
 81234ba:	f240 32c1 	movw	r2, #961	; 0x3c1
 81234be:	4944      	ldr	r1, [pc, #272]	; (81235d0 <etharp_query+0x1ec>)
 81234c0:	4844      	ldr	r0, [pc, #272]	; (81235d4 <etharp_query+0x1f0>)
 81234c2:	f002 ff37 	bl	8126334 <iprintf>
 81234c6:	e7ae      	b.n	8123426 <etharp_query+0x42>
    return (err_t)i_err;
 81234c8:	b278      	sxtb	r0, r7
}
 81234ca:	b005      	add	sp, #20
 81234cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 81234d0:	4634      	mov	r4, r6
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 81234d2:	4d3e      	ldr	r5, [pc, #248]	; (81235cc <etharp_query+0x1e8>)
 81234d4:	f8df b104 	ldr.w	fp, [pc, #260]	; 81235dc <etharp_query+0x1f8>
 81234d8:	f8df a0f8 	ldr.w	sl, [pc, #248]	; 81235d4 <etharp_query+0x1f0>
 81234dc:	e005      	b.n	81234ea <etharp_query+0x106>
      if (PBUF_NEEDS_COPY(p)) {
 81234de:	7b23      	ldrb	r3, [r4, #12]
 81234e0:	065a      	lsls	r2, r3, #25
 81234e2:	d413      	bmi.n	812350c <etharp_query+0x128>
      p = p->next;
 81234e4:	6824      	ldr	r4, [r4, #0]
    while (p) {
 81234e6:	2c00      	cmp	r4, #0
 81234e8:	d038      	beq.n	812355c <etharp_query+0x178>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 81234ea:	8962      	ldrh	r2, [r4, #10]
 81234ec:	8923      	ldrh	r3, [r4, #8]
 81234ee:	429a      	cmp	r2, r3
 81234f0:	d1f5      	bne.n	81234de <etharp_query+0xfa>
 81234f2:	6822      	ldr	r2, [r4, #0]
 81234f4:	462b      	mov	r3, r5
 81234f6:	b132      	cbz	r2, 8123506 <etharp_query+0x122>
 81234f8:	f240 32f1 	movw	r2, #1009	; 0x3f1
 81234fc:	4659      	mov	r1, fp
 81234fe:	4650      	mov	r0, sl
 8123500:	f002 ff18 	bl	8126334 <iprintf>
 8123504:	e7eb      	b.n	81234de <etharp_query+0xfa>
      if (PBUF_NEEDS_COPY(p)) {
 8123506:	7b23      	ldrb	r3, [r4, #12]
 8123508:	065b      	lsls	r3, r3, #25
 812350a:	d527      	bpl.n	812355c <etharp_query+0x178>
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 812350c:	4632      	mov	r2, r6
 812350e:	f44f 7120 	mov.w	r1, #640	; 0x280
 8123512:	200e      	movs	r0, #14
 8123514:	f7f8 ffd6 	bl	811c4c4 <pbuf_clone>
    if (p != NULL) {
 8123518:	4606      	mov	r6, r0
 812351a:	2800      	cmp	r0, #0
 812351c:	d047      	beq.n	81235ae <etharp_query+0x1ca>
      new_entry = (struct etharp_q_entry *)memp_malloc(MEMP_ARP_QUEUE);
 812351e:	f240 4206 	movw	r2, #1030	; 0x406
 8123522:	492a      	ldr	r1, [pc, #168]	; (81235cc <etharp_query+0x1e8>)
 8123524:	200b      	movs	r0, #11
 8123526:	f7f8 f8ed 	bl	811b704 <memp_malloc_fn>
      if (new_entry != NULL) {
 812352a:	4602      	mov	r2, r0
 812352c:	2800      	cmp	r0, #0
 812352e:	d041      	beq.n	81235b4 <etharp_query+0x1d0>
        if (arp_table[i].q != NULL) {
 8123530:	eb09 0307 	add.w	r3, r9, r7
        new_entry->next = 0;
 8123534:	2100      	movs	r1, #0
        new_entry->p = p;
 8123536:	6046      	str	r6, [r0, #4]
        if (arp_table[i].q != NULL) {
 8123538:	00db      	lsls	r3, r3, #3
        new_entry->next = 0;
 812353a:	6001      	str	r1, [r0, #0]
        if (arp_table[i].q != NULL) {
 812353c:	f858 5003 	ldr.w	r5, [r8, r3]
 8123540:	b1ed      	cbz	r5, 812357e <etharp_query+0x19a>
          while (r->next != NULL) {
 8123542:	682c      	ldr	r4, [r5, #0]
 8123544:	b384      	cbz	r4, 81235a8 <etharp_query+0x1c4>
          qlen++;
 8123546:	2301      	movs	r3, #1
            qlen++;
 8123548:	4620      	mov	r0, r4
          while (r->next != NULL) {
 812354a:	6824      	ldr	r4, [r4, #0]
            qlen++;
 812354c:	3301      	adds	r3, #1
          while (r->next != NULL) {
 812354e:	2c00      	cmp	r4, #0
 8123550:	d1fa      	bne.n	8123548 <etharp_query+0x164>
        if (qlen >= ARP_QUEUE_LEN) {
 8123552:	2b1f      	cmp	r3, #31
          r->next = new_entry;
 8123554:	6002      	str	r2, [r0, #0]
        if (qlen >= ARP_QUEUE_LEN) {
 8123556:	d805      	bhi.n	8123564 <etharp_query+0x180>
        result = ERR_OK;
 8123558:	4620      	mov	r0, r4
 812355a:	e77e      	b.n	812345a <etharp_query+0x76>
      pbuf_ref(p);
 812355c:	4630      	mov	r0, r6
 812355e:	f7f8 fe3d 	bl	811c1dc <pbuf_ref>
    if (p != NULL) {
 8123562:	e7dc      	b.n	812351e <etharp_query+0x13a>
          arp_table[i].q = arp_table[i].q->next;
 8123564:	682b      	ldr	r3, [r5, #0]
 8123566:	444f      	add	r7, r9
          pbuf_free(old->p);
 8123568:	6868      	ldr	r0, [r5, #4]
          arp_table[i].q = arp_table[i].q->next;
 812356a:	f848 3037 	str.w	r3, [r8, r7, lsl #3]
          pbuf_free(old->p);
 812356e:	f7f8 fe17 	bl	811c1a0 <pbuf_free>
          memp_free(MEMP_ARP_QUEUE, old);
 8123572:	200b      	movs	r0, #11
 8123574:	4629      	mov	r1, r5
 8123576:	f7f8 f8fb 	bl	811b770 <memp_free>
        result = ERR_OK;
 812357a:	4620      	mov	r0, r4
 812357c:	e76d      	b.n	812345a <etharp_query+0x76>
 812357e:	4628      	mov	r0, r5
          arp_table[i].q = new_entry;
 8123580:	f848 2003 	str.w	r2, [r8, r3]
        if (qlen >= ARP_QUEUE_LEN) {
 8123584:	e769      	b.n	812345a <etharp_query+0x76>
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 8123586:	1d2a      	adds	r2, r5, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8123588:	2301      	movs	r3, #1
 812358a:	4c0d      	ldr	r4, [pc, #52]	; (81235c0 <etharp_query+0x1dc>)
 812358c:	4659      	mov	r1, fp
 812358e:	4628      	mov	r0, r5
 8123590:	e9cd a302 	strd	sl, r3, [sp, #8]
 8123594:	e9cd 2400 	strd	r2, r4, [sp]
 8123598:	465b      	mov	r3, fp
 812359a:	4a0a      	ldr	r2, [pc, #40]	; (81235c4 <etharp_query+0x1e0>)
 812359c:	f7ff fd14 	bl	8122fc8 <etharp_raw>
    if (q == NULL) {
 81235a0:	e75b      	b.n	812345a <etharp_query+0x76>
    return ERR_ARG;
 81235a2:	f06f 000f 	mvn.w	r0, #15
 81235a6:	e758      	b.n	812345a <etharp_query+0x76>
        result = ERR_OK;
 81235a8:	4620      	mov	r0, r4
          r->next = new_entry;
 81235aa:	602a      	str	r2, [r5, #0]
        if (qlen >= ARP_QUEUE_LEN) {
 81235ac:	e755      	b.n	812345a <etharp_query+0x76>
      result = ERR_MEM;
 81235ae:	f04f 30ff 	mov.w	r0, #4294967295
 81235b2:	e752      	b.n	812345a <etharp_query+0x76>
        pbuf_free(p);
 81235b4:	4630      	mov	r0, r6
 81235b6:	f7f8 fdf3 	bl	811c1a0 <pbuf_free>
        result = ERR_MEM;
 81235ba:	f04f 30ff 	mov.w	r0, #4294967295
 81235be:	e74c      	b.n	812345a <etharp_query+0x76>
 81235c0:	08147024 	.word	0x08147024
 81235c4:	0814701c 	.word	0x0814701c
 81235c8:	2002e7e0 	.word	0x2002e7e0
 81235cc:	08146aec 	.word	0x08146aec
 81235d0:	08146c64 	.word	0x08146c64
 81235d4:	0812b014 	.word	0x0812b014
 81235d8:	2002e4e0 	.word	0x2002e4e0
 81235dc:	08146c74 	.word	0x08146c74

081235e0 <etharp_output>:
{
 81235e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 81235e4:	460f      	mov	r7, r1
 81235e6:	b084      	sub	sp, #16
  LWIP_ASSERT("netif != NULL", netif != NULL);
 81235e8:	4605      	mov	r5, r0
{
 81235ea:	4616      	mov	r6, r2
  LWIP_ASSERT("netif != NULL", netif != NULL);
 81235ec:	2800      	cmp	r0, #0
 81235ee:	f000 8086 	beq.w	81236fe <etharp_output+0x11e>
  LWIP_ASSERT("q != NULL", q != NULL);
 81235f2:	2f00      	cmp	r7, #0
 81235f4:	d072      	beq.n	81236dc <etharp_output+0xfc>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 81235f6:	2e00      	cmp	r6, #0
 81235f8:	d079      	beq.n	81236ee <etharp_output+0x10e>
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 81235fa:	4629      	mov	r1, r5
 81235fc:	6830      	ldr	r0, [r6, #0]
 81235fe:	f000 fba7 	bl	8123d50 <ip4_addr_isbroadcast_u32>
 8123602:	2800      	cmp	r0, #0
 8123604:	d160      	bne.n	81236c8 <etharp_output+0xe8>
  } else if (ip4_addr_ismulticast(ipaddr)) {
 8123606:	6833      	ldr	r3, [r6, #0]
 8123608:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 812360c:	2ae0      	cmp	r2, #224	; 0xe0
 812360e:	d03b      	beq.n	8123688 <etharp_output+0xa8>
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8123610:	686a      	ldr	r2, [r5, #4]
 8123612:	68a9      	ldr	r1, [r5, #8]
 8123614:	405a      	eors	r2, r3
 8123616:	420a      	tst	r2, r1
 8123618:	d009      	beq.n	812362e <etharp_output+0x4e>
        !ip4_addr_islinklocal(ipaddr)) {
 812361a:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 812361c:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 8123620:	4293      	cmp	r3, r2
 8123622:	d004      	beq.n	812362e <etharp_output+0x4e>
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 8123624:	68eb      	ldr	r3, [r5, #12]
 8123626:	2b00      	cmp	r3, #0
 8123628:	d07b      	beq.n	8123722 <etharp_output+0x142>
            dst_addr = netif_ip4_gw(netif);
 812362a:	f105 060c 	add.w	r6, r5, #12
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 812362e:	f8df 8114 	ldr.w	r8, [pc, #276]	; 8123744 <etharp_output+0x164>
 8123632:	4b3d      	ldr	r3, [pc, #244]	; (8123728 <etharp_output+0x148>)
 8123634:	f898 2000 	ldrb.w	r2, [r8]
 8123638:	eb02 0142 	add.w	r1, r2, r2, lsl #1
 812363c:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8123640:	7d19      	ldrb	r1, [r3, #20]
 8123642:	2901      	cmp	r1, #1
 8123644:	d902      	bls.n	812364c <etharp_output+0x6c>
 8123646:	6899      	ldr	r1, [r3, #8]
 8123648:	42a9      	cmp	r1, r5
 812364a:	d063      	beq.n	8123714 <etharp_output+0x134>
 812364c:	4c36      	ldr	r4, [pc, #216]	; (8123728 <etharp_output+0x148>)
{
 812364e:	2300      	movs	r3, #0
 8123650:	e003      	b.n	812365a <etharp_output+0x7a>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8123652:	2b20      	cmp	r3, #32
 8123654:	f104 0418 	add.w	r4, r4, #24
 8123658:	d038      	beq.n	81236cc <etharp_output+0xec>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 812365a:	f894 c014 	ldrb.w	ip, [r4, #20]
 812365e:	b2da      	uxtb	r2, r3
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8123660:	3301      	adds	r3, #1
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8123662:	f1bc 0f01 	cmp.w	ip, #1
 8123666:	d9f4      	bls.n	8123652 <etharp_output+0x72>
 8123668:	68a0      	ldr	r0, [r4, #8]
 812366a:	42a8      	cmp	r0, r5
 812366c:	d1f1      	bne.n	8123652 <etharp_output+0x72>
          (arp_table[i].netif == netif) &&
 812366e:	6860      	ldr	r0, [r4, #4]
 8123670:	6831      	ldr	r1, [r6, #0]
 8123672:	4281      	cmp	r1, r0
 8123674:	d1ed      	bne.n	8123652 <etharp_output+0x72>
        return etharp_output_to_arp_index(netif, q, i);
 8123676:	4639      	mov	r1, r7
 8123678:	4628      	mov	r0, r5
        ETHARP_SET_ADDRHINT(netif, i);
 812367a:	f888 2000 	strb.w	r2, [r8]
}
 812367e:	b004      	add	sp, #16
 8123680:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
        return etharp_output_to_arp_index(netif, q, i);
 8123684:	f7ff bd14 	b.w	81230b0 <etharp_output_to_arp_index>
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 8123688:	2201      	movs	r2, #1
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 812368a:	235e      	movs	r3, #94	; 0x5e
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 812368c:	78f1      	ldrb	r1, [r6, #3]
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 812368e:	f88d 2008 	strb.w	r2, [sp, #8]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 8123692:	f88d 300a 	strb.w	r3, [sp, #10]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 8123696:	7872      	ldrb	r2, [r6, #1]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 8123698:	78b3      	ldrb	r3, [r6, #2]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 812369a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 812369e:	f88d 0009 	strb.w	r0, [sp, #9]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 81236a2:	f88d 300c 	strb.w	r3, [sp, #12]
    dest = &mcastaddr;
 81236a6:	ab02      	add	r3, sp, #8
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 81236a8:	f88d 200b 	strb.w	r2, [sp, #11]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 81236ac:	f88d 100d 	strb.w	r1, [sp, #13]
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 81236b0:	f44f 6400 	mov.w	r4, #2048	; 0x800
 81236b4:	f105 022e 	add.w	r2, r5, #46	; 0x2e
 81236b8:	4639      	mov	r1, r7
 81236ba:	4628      	mov	r0, r5
 81236bc:	9400      	str	r4, [sp, #0]
 81236be:	f001 f8c7 	bl	8124850 <ethernet_output>
}
 81236c2:	b004      	add	sp, #16
 81236c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    dest = (const struct eth_addr *)&ethbroadcast;
 81236c8:	4b18      	ldr	r3, [pc, #96]	; (812372c <etharp_output+0x14c>)
 81236ca:	e7f1      	b.n	81236b0 <etharp_output+0xd0>
    return etharp_query(netif, dst_addr, q);
 81236cc:	463a      	mov	r2, r7
 81236ce:	4631      	mov	r1, r6
 81236d0:	4628      	mov	r0, r5
}
 81236d2:	b004      	add	sp, #16
 81236d4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    return etharp_query(netif, dst_addr, q);
 81236d8:	f7ff be84 	b.w	81233e4 <etharp_query>
  LWIP_ASSERT("q != NULL", q != NULL);
 81236dc:	4b14      	ldr	r3, [pc, #80]	; (8123730 <etharp_output+0x150>)
 81236de:	f240 321f 	movw	r2, #799	; 0x31f
 81236e2:	4914      	ldr	r1, [pc, #80]	; (8123734 <etharp_output+0x154>)
 81236e4:	4814      	ldr	r0, [pc, #80]	; (8123738 <etharp_output+0x158>)
 81236e6:	f002 fe25 	bl	8126334 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 81236ea:	2e00      	cmp	r6, #0
 81236ec:	d185      	bne.n	81235fa <etharp_output+0x1a>
 81236ee:	4b10      	ldr	r3, [pc, #64]	; (8123730 <etharp_output+0x150>)
 81236f0:	f44f 7248 	mov.w	r2, #800	; 0x320
 81236f4:	4911      	ldr	r1, [pc, #68]	; (812373c <etharp_output+0x15c>)
 81236f6:	4810      	ldr	r0, [pc, #64]	; (8123738 <etharp_output+0x158>)
 81236f8:	f002 fe1c 	bl	8126334 <iprintf>
 81236fc:	e77d      	b.n	81235fa <etharp_output+0x1a>
  LWIP_ASSERT("netif != NULL", netif != NULL);
 81236fe:	4b0c      	ldr	r3, [pc, #48]	; (8123730 <etharp_output+0x150>)
 8123700:	f240 321e 	movw	r2, #798	; 0x31e
 8123704:	490e      	ldr	r1, [pc, #56]	; (8123740 <etharp_output+0x160>)
 8123706:	480c      	ldr	r0, [pc, #48]	; (8123738 <etharp_output+0x158>)
 8123708:	f002 fe14 	bl	8126334 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 812370c:	2f00      	cmp	r7, #0
 812370e:	f47f af72 	bne.w	81235f6 <etharp_output+0x16>
 8123712:	e7e3      	b.n	81236dc <etharp_output+0xfc>
            (arp_table[etharp_cached_entry].netif == netif) &&
 8123714:	685b      	ldr	r3, [r3, #4]
 8123716:	6831      	ldr	r1, [r6, #0]
 8123718:	4299      	cmp	r1, r3
 812371a:	d197      	bne.n	812364c <etharp_output+0x6c>
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 812371c:	4639      	mov	r1, r7
 812371e:	4628      	mov	r0, r5
 8123720:	e7ad      	b.n	812367e <etharp_output+0x9e>
            return ERR_RTE;
 8123722:	f06f 0003 	mvn.w	r0, #3
 8123726:	e7cc      	b.n	81236c2 <etharp_output+0xe2>
 8123728:	2002e4e0 	.word	0x2002e4e0
 812372c:	0814701c 	.word	0x0814701c
 8123730:	08146aec 	.word	0x08146aec
 8123734:	08146c90 	.word	0x08146c90
 8123738:	0812b014 	.word	0x0812b014
 812373c:	08146c20 	.word	0x08146c20
 8123740:	0812e200 	.word	0x0812e200
 8123744:	2002e7e0 	.word	0x2002e7e0

08123748 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 8123748:	b510      	push	{r4, lr}
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 812374a:	2301      	movs	r3, #1
{
 812374c:	b084      	sub	sp, #16
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 812374e:	4c07      	ldr	r4, [pc, #28]	; (812376c <etharp_request+0x24>)
 8123750:	4a07      	ldr	r2, [pc, #28]	; (8123770 <etharp_request+0x28>)
 8123752:	9401      	str	r4, [sp, #4]
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 8123754:	1d04      	adds	r4, r0, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8123756:	e9cd 1302 	strd	r1, r3, [sp, #8]
 812375a:	f100 032e 	add.w	r3, r0, #46	; 0x2e
 812375e:	9400      	str	r4, [sp, #0]
 8123760:	4619      	mov	r1, r3
 8123762:	f7ff fc31 	bl	8122fc8 <etharp_raw>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
}
 8123766:	b004      	add	sp, #16
 8123768:	bd10      	pop	{r4, pc}
 812376a:	bf00      	nop
 812376c:	08147024 	.word	0x08147024
 8123770:	0814701c 	.word	0x0814701c

08123774 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 8123774:	b5f0      	push	{r4, r5, r6, r7, lr}
 8123776:	460e      	mov	r6, r1
 8123778:	b087      	sub	sp, #28
 812377a:	4617      	mov	r7, r2
 812377c:	4604      	mov	r4, r0

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 812377e:	2124      	movs	r1, #36	; 0x24
 8123780:	f44f 7220 	mov.w	r2, #640	; 0x280
 8123784:	2022      	movs	r0, #34	; 0x22
 8123786:	f7f8 fb39 	bl	811bdfc <pbuf_alloc>
                 PBUF_RAM);
  if (q == NULL) {
 812378a:	b3a8      	cbz	r0, 81237f8 <icmp_send_response+0x84>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 812378c:	8943      	ldrh	r3, [r0, #10]
 812378e:	4605      	mov	r5, r0
 8123790:	2b23      	cmp	r3, #35	; 0x23
 8123792:	d933      	bls.n	81237fc <icmp_send_response+0x88>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 8123794:	6863      	ldr	r3, [r4, #4]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 8123796:	686c      	ldr	r4, [r5, #4]
  icmphdr->type = type;
 8123798:	7026      	strb	r6, [r4, #0]
  icmphdr->code = code;
  icmphdr->id = 0;
 812379a:	2600      	movs	r6, #0
  icmphdr->code = code;
 812379c:	7067      	strb	r7, [r4, #1]
  icmphdr->id = 0;
 812379e:	7126      	strb	r6, [r4, #4]
 81237a0:	7166      	strb	r6, [r4, #5]
  icmphdr->seqno = 0;
 81237a2:	71a6      	strb	r6, [r4, #6]
 81237a4:	71e6      	strb	r6, [r4, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 81237a6:	6818      	ldr	r0, [r3, #0]
 81237a8:	6859      	ldr	r1, [r3, #4]
 81237aa:	689a      	ldr	r2, [r3, #8]
 81237ac:	68df      	ldr	r7, [r3, #12]
 81237ae:	60a0      	str	r0, [r4, #8]
 81237b0:	6167      	str	r7, [r4, #20]
 81237b2:	60e1      	str	r1, [r4, #12]
 81237b4:	6122      	str	r2, [r4, #16]
 81237b6:	6918      	ldr	r0, [r3, #16]
 81237b8:	6959      	ldr	r1, [r3, #20]
 81237ba:	699a      	ldr	r2, [r3, #24]
 81237bc:	61a0      	str	r0, [r4, #24]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 81237be:	a805      	add	r0, sp, #20
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 81237c0:	61e1      	str	r1, [r4, #28]
 81237c2:	6222      	str	r2, [r4, #32]
  ip4_addr_copy(iphdr_src, iphdr->src);
 81237c4:	68db      	ldr	r3, [r3, #12]
 81237c6:	9305      	str	r3, [sp, #20]
  netif = ip4_route(&iphdr_src);
 81237c8:	f000 f8e6 	bl	8123998 <ip4_route>
#endif
  if (netif != NULL) {
 81237cc:	4607      	mov	r7, r0
 81237ce:	b180      	cbz	r0, 81237f2 <icmp_send_response+0x7e>
    /* calculate checksum */
    icmphdr->chksum = 0;
#if CHECKSUM_GEN_ICMP
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
 81237d0:	8969      	ldrh	r1, [r5, #10]
 81237d2:	4620      	mov	r0, r4
    icmphdr->chksum = 0;
 81237d4:	70a6      	strb	r6, [r4, #2]
 81237d6:	70e6      	strb	r6, [r4, #3]
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
 81237d8:	f7f7 fa4e 	bl	811ac78 <inet_chksum>
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 81237dc:	2301      	movs	r3, #1
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
 81237de:	8060      	strh	r0, [r4, #2]
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 81237e0:	aa05      	add	r2, sp, #20
 81237e2:	4631      	mov	r1, r6
 81237e4:	4628      	mov	r0, r5
 81237e6:	9600      	str	r6, [sp, #0]
 81237e8:	e9cd 3701 	strd	r3, r7, [sp, #4]
 81237ec:	23ff      	movs	r3, #255	; 0xff
 81237ee:	f000 fa9d 	bl	8123d2c <ip4_output_if>
  }
  pbuf_free(q);
 81237f2:	4628      	mov	r0, r5
 81237f4:	f7f8 fcd4 	bl	811c1a0 <pbuf_free>
}
 81237f8:	b007      	add	sp, #28
 81237fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 81237fc:	4b03      	ldr	r3, [pc, #12]	; (812380c <icmp_send_response+0x98>)
 81237fe:	f44f 72b4 	mov.w	r2, #360	; 0x168
 8123802:	4903      	ldr	r1, [pc, #12]	; (8123810 <icmp_send_response+0x9c>)
 8123804:	4803      	ldr	r0, [pc, #12]	; (8123814 <icmp_send_response+0xa0>)
 8123806:	f002 fd95 	bl	8126334 <iprintf>
 812380a:	e7c3      	b.n	8123794 <icmp_send_response+0x20>
 812380c:	08146c9c 	.word	0x08146c9c
 8123810:	08146cd4 	.word	0x08146cd4
 8123814:	0812b014 	.word	0x0812b014

08123818 <icmp_input>:
{
 8123818:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  iphdr_in = ip4_current_header();
 812381c:	4f54      	ldr	r7, [pc, #336]	; (8123970 <icmp_input+0x158>)
{
 812381e:	b086      	sub	sp, #24
 8123820:	4605      	mov	r5, r0
  iphdr_in = ip4_current_header();
 8123822:	f8d7 8008 	ldr.w	r8, [r7, #8]
  hlen = IPH_HL_BYTES(iphdr_in);
 8123826:	f898 4000 	ldrb.w	r4, [r8]
 812382a:	f004 040f 	and.w	r4, r4, #15
 812382e:	00a4      	lsls	r4, r4, #2
  if (hlen < IP_HLEN) {
 8123830:	2c13      	cmp	r4, #19
 8123832:	d913      	bls.n	812385c <icmp_input+0x44>
  if (p->len < sizeof(u16_t) * 2) {
 8123834:	8943      	ldrh	r3, [r0, #10]
 8123836:	2b03      	cmp	r3, #3
 8123838:	d910      	bls.n	812385c <icmp_input+0x44>
  type = *((u8_t *)p->payload);
 812383a:	6843      	ldr	r3, [r0, #4]
  switch (type) {
 812383c:	781b      	ldrb	r3, [r3, #0]
 812383e:	2b08      	cmp	r3, #8
 8123840:	d10c      	bne.n	812385c <icmp_input+0x44>
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8123842:	6978      	ldr	r0, [r7, #20]
 8123844:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
 8123848:	2be0      	cmp	r3, #224	; 0xe0
 812384a:	d007      	beq.n	812385c <icmp_input+0x44>
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 812384c:	460e      	mov	r6, r1
 812384e:	6839      	ldr	r1, [r7, #0]
 8123850:	f000 fa7e 	bl	8123d50 <ip4_addr_isbroadcast_u32>
 8123854:	b910      	cbnz	r0, 812385c <icmp_input+0x44>
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 8123856:	892b      	ldrh	r3, [r5, #8]
 8123858:	2b07      	cmp	r3, #7
 812385a:	d805      	bhi.n	8123868 <icmp_input+0x50>
  pbuf_free(p);
 812385c:	4628      	mov	r0, r5
}
 812385e:	b006      	add	sp, #24
 8123860:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  pbuf_free(p);
 8123864:	f7f8 bc9c 	b.w	811c1a0 <pbuf_free>
        if (inet_chksum_pbuf(p) != 0) {
 8123868:	4628      	mov	r0, r5
 812386a:	f7f7 fa0b 	bl	811ac84 <inet_chksum_pbuf>
 812386e:	2800      	cmp	r0, #0
 8123870:	d1f4      	bne.n	812385c <icmp_input+0x44>
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8123872:	f104 010e 	add.w	r1, r4, #14
 8123876:	4628      	mov	r0, r5
  hlen = IPH_HL_BYTES(iphdr_in);
 8123878:	fa1f f984 	uxth.w	r9, r4
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 812387c:	9105      	str	r1, [sp, #20]
 812387e:	f7f8 fbcf 	bl	811c020 <pbuf_add_header>
 8123882:	9905      	ldr	r1, [sp, #20]
 8123884:	2800      	cmp	r0, #0
 8123886:	d058      	beq.n	812393a <icmp_input+0x122>
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 8123888:	892b      	ldrh	r3, [r5, #8]
 812388a:	eb03 0109 	add.w	r1, r3, r9
 812388e:	b289      	uxth	r1, r1
        if (alloc_len < p->tot_len) {
 8123890:	428b      	cmp	r3, r1
 8123892:	d8e3      	bhi.n	812385c <icmp_input+0x44>
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 8123894:	f44f 7220 	mov.w	r2, #640	; 0x280
 8123898:	200e      	movs	r0, #14
 812389a:	f7f8 faaf 	bl	811bdfc <pbuf_alloc>
        if (r == NULL) {
 812389e:	4682      	mov	sl, r0
 81238a0:	2800      	cmp	r0, #0
 81238a2:	d0db      	beq.n	812385c <icmp_input+0x44>
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 81238a4:	8942      	ldrh	r2, [r0, #10]
 81238a6:	f104 0308 	add.w	r3, r4, #8
 81238aa:	429a      	cmp	r2, r3
 81238ac:	d351      	bcc.n	8123952 <icmp_input+0x13a>
        MEMCPY(r->payload, iphdr_in, hlen);
 81238ae:	4641      	mov	r1, r8
 81238b0:	4622      	mov	r2, r4
 81238b2:	6840      	ldr	r0, [r0, #4]
 81238b4:	f001 fd78 	bl	81253a8 <memcpy>
        if (pbuf_remove_header(r, hlen)) {
 81238b8:	4621      	mov	r1, r4
 81238ba:	4650      	mov	r0, sl
 81238bc:	f7f8 fbe4 	bl	811c088 <pbuf_remove_header>
 81238c0:	2800      	cmp	r0, #0
 81238c2:	d14a      	bne.n	812395a <icmp_input+0x142>
        if (pbuf_copy(r, p) != ERR_OK) {
 81238c4:	4629      	mov	r1, r5
 81238c6:	4650      	mov	r0, sl
 81238c8:	f7f8 fcf2 	bl	811c2b0 <pbuf_copy>
 81238cc:	2800      	cmp	r0, #0
 81238ce:	d140      	bne.n	8123952 <icmp_input+0x13a>
        pbuf_free(p);
 81238d0:	4628      	mov	r0, r5
 81238d2:	4655      	mov	r5, sl
 81238d4:	f7f8 fc64 	bl	811c1a0 <pbuf_free>
      if (pbuf_add_header(p, hlen)) {
 81238d8:	4621      	mov	r1, r4
 81238da:	4628      	mov	r0, r5
      iecho = (struct icmp_echo_hdr *)p->payload;
 81238dc:	f8d5 8004 	ldr.w	r8, [r5, #4]
      if (pbuf_add_header(p, hlen)) {
 81238e0:	f7f8 fb9e 	bl	811c020 <pbuf_add_header>
 81238e4:	2800      	cmp	r0, #0
 81238e6:	d1b9      	bne.n	812385c <icmp_input+0x44>
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 81238e8:	686c      	ldr	r4, [r5, #4]
          if (iecho->chksum > PP_HTONS(0xffffU - (ICMP_ECHO << 8))) {
 81238ea:	f64f 72f7 	movw	r2, #65527	; 0xfff7
        ip4_addr_copy(iphdr->src, *src);
 81238ee:	697b      	ldr	r3, [r7, #20]
          IPH_CHKSUM_SET(iphdr, inet_chksum(iphdr, hlen));
 81238f0:	4649      	mov	r1, r9
        ip4_addr_copy(iphdr->src, *src);
 81238f2:	60e3      	str	r3, [r4, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 81238f4:	693b      	ldr	r3, [r7, #16]
        IPH_CHKSUM_SET(iphdr, 0);
 81238f6:	2700      	movs	r7, #0
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 81238f8:	6123      	str	r3, [r4, #16]
          if (iecho->chksum > PP_HTONS(0xffffU - (ICMP_ECHO << 8))) {
 81238fa:	f8b8 3002 	ldrh.w	r3, [r8, #2]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 81238fe:	f888 0000 	strb.w	r0, [r8]
          IPH_CHKSUM_SET(iphdr, inet_chksum(iphdr, hlen));
 8123902:	4620      	mov	r0, r4
          if (iecho->chksum > PP_HTONS(0xffffU - (ICMP_ECHO << 8))) {
 8123904:	4293      	cmp	r3, r2
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS((u16_t)(ICMP_ECHO << 8)) + 1);
 8123906:	bf8c      	ite	hi
 8123908:	3309      	addhi	r3, #9
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS(ICMP_ECHO << 8));
 812390a:	3308      	addls	r3, #8
 812390c:	b29b      	uxth	r3, r3
 812390e:	f8a8 3002 	strh.w	r3, [r8, #2]
        IPH_TTL_SET(iphdr, ICMP_TTL);
 8123912:	f04f 08ff 	mov.w	r8, #255	; 0xff
        IPH_CHKSUM_SET(iphdr, 0);
 8123916:	72a7      	strb	r7, [r4, #10]
        IPH_TTL_SET(iphdr, ICMP_TTL);
 8123918:	f884 8008 	strb.w	r8, [r4, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 812391c:	72e7      	strb	r7, [r4, #11]
          IPH_CHKSUM_SET(iphdr, inet_chksum(iphdr, hlen));
 812391e:	f7f7 f9ab 	bl	811ac78 <inet_chksum>
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 8123922:	2201      	movs	r2, #1
          IPH_CHKSUM_SET(iphdr, inet_chksum(iphdr, hlen));
 8123924:	8160      	strh	r0, [r4, #10]
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 8123926:	4643      	mov	r3, r8
 8123928:	4912      	ldr	r1, [pc, #72]	; (8123974 <icmp_input+0x15c>)
 812392a:	4628      	mov	r0, r5
 812392c:	9700      	str	r7, [sp, #0]
 812392e:	e9cd 2601 	strd	r2, r6, [sp, #4]
 8123932:	463a      	mov	r2, r7
 8123934:	f000 f9fa 	bl	8123d2c <ip4_output_if>
  pbuf_free(p);
 8123938:	e790      	b.n	812385c <icmp_input+0x44>
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 812393a:	4628      	mov	r0, r5
 812393c:	f7f8 fba4 	bl	811c088 <pbuf_remove_header>
 8123940:	2800      	cmp	r0, #0
 8123942:	d0c9      	beq.n	81238d8 <icmp_input+0xc0>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 8123944:	4b0c      	ldr	r3, [pc, #48]	; (8123978 <icmp_input+0x160>)
 8123946:	22c7      	movs	r2, #199	; 0xc7
 8123948:	490c      	ldr	r1, [pc, #48]	; (812397c <icmp_input+0x164>)
 812394a:	480d      	ldr	r0, [pc, #52]	; (8123980 <icmp_input+0x168>)
 812394c:	f002 fcf2 	bl	8126334 <iprintf>
          goto icmperr;
 8123950:	e784      	b.n	812385c <icmp_input+0x44>
          pbuf_free(r);
 8123952:	4650      	mov	r0, sl
 8123954:	f7f8 fc24 	bl	811c1a0 <pbuf_free>
          goto icmperr;
 8123958:	e780      	b.n	812385c <icmp_input+0x44>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 812395a:	4b07      	ldr	r3, [pc, #28]	; (8123978 <icmp_input+0x160>)
 812395c:	22b6      	movs	r2, #182	; 0xb6
 812395e:	4909      	ldr	r1, [pc, #36]	; (8123984 <icmp_input+0x16c>)
 8123960:	4807      	ldr	r0, [pc, #28]	; (8123980 <icmp_input+0x168>)
 8123962:	f002 fce7 	bl	8126334 <iprintf>
          pbuf_free(r);
 8123966:	4650      	mov	r0, sl
 8123968:	f7f8 fc1a 	bl	811c1a0 <pbuf_free>
          goto icmperr;
 812396c:	e776      	b.n	812385c <icmp_input+0x44>
 812396e:	bf00      	nop
 8123970:	2001f298 	.word	0x2001f298
 8123974:	2001f2ac 	.word	0x2001f2ac
 8123978:	08146c9c 	.word	0x08146c9c
 812397c:	08146d38 	.word	0x08146d38
 8123980:	0812b014 	.word	0x0812b014
 8123984:	08146d00 	.word	0x08146d00

08123988 <icmp_dest_unreach>:
{
 8123988:	460a      	mov	r2, r1
  icmp_send_response(p, ICMP_DUR, t);
 812398a:	2103      	movs	r1, #3
 812398c:	f7ff bef2 	b.w	8123774 <icmp_send_response>

08123990 <icmp_time_exceeded>:
{
 8123990:	460a      	mov	r2, r1
  icmp_send_response(p, ICMP_TE, t);
 8123992:	210b      	movs	r1, #11
 8123994:	f7ff beee 	b.w	8123774 <icmp_send_response>

08123998 <ip4_route>:

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 8123998:	4b19      	ldr	r3, [pc, #100]	; (8123a00 <ip4_route+0x68>)
{
 812399a:	b430      	push	{r4, r5}
  NETIF_FOREACH(netif) {
 812399c:	681b      	ldr	r3, [r3, #0]
 812399e:	b1ab      	cbz	r3, 81239cc <ip4_route+0x34>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 81239a0:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
 81239a4:	07d4      	lsls	r4, r2, #31
 81239a6:	d5f9      	bpl.n	812399c <ip4_route+0x4>
 81239a8:	0751      	lsls	r1, r2, #29
 81239aa:	d5f7      	bpl.n	812399c <ip4_route+0x4>
 81239ac:	6859      	ldr	r1, [r3, #4]
 81239ae:	2900      	cmp	r1, #0
 81239b0:	d0f4      	beq.n	812399c <ip4_route+0x4>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 81239b2:	6804      	ldr	r4, [r0, #0]
 81239b4:	689d      	ldr	r5, [r3, #8]
 81239b6:	4061      	eors	r1, r4
 81239b8:	4229      	tst	r1, r5
 81239ba:	d004      	beq.n	81239c6 <ip4_route+0x2e>
        /* return netif on which to forward IP packet */
        return netif;
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 81239bc:	0792      	lsls	r2, r2, #30
 81239be:	d4ed      	bmi.n	812399c <ip4_route+0x4>
 81239c0:	68da      	ldr	r2, [r3, #12]
 81239c2:	4294      	cmp	r4, r2
 81239c4:	d1ea      	bne.n	812399c <ip4_route+0x4>
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
  }

  return netif_default;
}
 81239c6:	4618      	mov	r0, r3
 81239c8:	bc30      	pop	{r4, r5}
 81239ca:	4770      	bx	lr
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 81239cc:	4b0d      	ldr	r3, [pc, #52]	; (8123a04 <ip4_route+0x6c>)
 81239ce:	681b      	ldr	r3, [r3, #0]
 81239d0:	2b00      	cmp	r3, #0
 81239d2:	d0f8      	beq.n	81239c6 <ip4_route+0x2e>
 81239d4:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
 81239d8:	f002 0205 	and.w	r2, r2, #5
 81239dc:	2a05      	cmp	r2, #5
 81239de:	d108      	bne.n	81239f2 <ip4_route+0x5a>
 81239e0:	685a      	ldr	r2, [r3, #4]
 81239e2:	b152      	cbz	r2, 81239fa <ip4_route+0x62>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 81239e4:	7802      	ldrb	r2, [r0, #0]
    return NULL;
 81239e6:	2a7f      	cmp	r2, #127	; 0x7f
 81239e8:	bf08      	it	eq
 81239ea:	2300      	moveq	r3, #0
}
 81239ec:	bc30      	pop	{r4, r5}
 81239ee:	4618      	mov	r0, r3
 81239f0:	4770      	bx	lr
    return NULL;
 81239f2:	2300      	movs	r3, #0
}
 81239f4:	bc30      	pop	{r4, r5}
 81239f6:	4618      	mov	r0, r3
 81239f8:	4770      	bx	lr
    return NULL;
 81239fa:	4613      	mov	r3, r2
 81239fc:	e7e3      	b.n	81239c6 <ip4_route+0x2e>
 81239fe:	bf00      	nop
 8123a00:	2002e428 	.word	0x2002e428
 8123a04:	2002e424 	.word	0x2002e424

08123a08 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 8123a08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 8123a0c:	6847      	ldr	r7, [r0, #4]
{
 8123a0e:	4604      	mov	r4, r0
  if (IPH_V(iphdr) != 4) {
 8123a10:	783b      	ldrb	r3, [r7, #0]
 8123a12:	091a      	lsrs	r2, r3, #4
 8123a14:	2a04      	cmp	r2, #4
 8123a16:	f040 80a8 	bne.w	8123b6a <ip4_input+0x162>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 8123a1a:	f003 030f 	and.w	r3, r3, #15
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 8123a1e:	8878      	ldrh	r0, [r7, #2]
 8123a20:	460e      	mov	r6, r1
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 8123a22:	ea4f 0983 	mov.w	r9, r3, lsl #2
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 8123a26:	f7f6 fb7f 	bl	811a128 <lwip_htons>

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 8123a2a:	8923      	ldrh	r3, [r4, #8]
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 8123a2c:	464d      	mov	r5, r9
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 8123a2e:	4680      	mov	r8, r0
  if (iphdr_len < p->tot_len) {
 8123a30:	4283      	cmp	r3, r0
 8123a32:	f200 80a0 	bhi.w	8123b76 <ip4_input+0x16e>
    pbuf_realloc(p, iphdr_len);
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 8123a36:	8963      	ldrh	r3, [r4, #10]
 8123a38:	42ab      	cmp	r3, r5
 8123a3a:	f0c0 8096 	bcc.w	8123b6a <ip4_input+0x162>
 8123a3e:	8923      	ldrh	r3, [r4, #8]
 8123a40:	4543      	cmp	r3, r8
 8123a42:	f0c0 8092 	bcc.w	8123b6a <ip4_input+0x162>
 8123a46:	2d13      	cmp	r5, #19
 8123a48:	f240 808f 	bls.w	8123b6a <ip4_input+0x162>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 8123a4c:	693b      	ldr	r3, [r7, #16]
 8123a4e:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8123bf0 <ip4_input+0x1e8>
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8123a52:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 8123a56:	f8c8 3014 	str.w	r3, [r8, #20]
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8123a5a:	2ae0      	cmp	r2, #224	; 0xe0
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 8123a5c:	68f8      	ldr	r0, [r7, #12]
 8123a5e:	f8c8 0010 	str.w	r0, [r8, #16]
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8123a62:	d073      	beq.n	8123b4c <ip4_input+0x144>
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 8123a64:	f896 2035 	ldrb.w	r2, [r6, #53]	; 0x35
 8123a68:	07d2      	lsls	r2, r2, #31
 8123a6a:	d503      	bpl.n	8123a74 <ip4_input+0x6c>
 8123a6c:	6872      	ldr	r2, [r6, #4]
 8123a6e:	2a00      	cmp	r2, #0
 8123a70:	f040 8094 	bne.w	8123b9c <ip4_input+0x194>
      netif = NULL;
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 8123a74:	b2db      	uxtb	r3, r3
 8123a76:	2b7f      	cmp	r3, #127	; 0x7f
 8123a78:	d06c      	beq.n	8123b54 <ip4_input+0x14c>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 8123a7a:	4b5c      	ldr	r3, [pc, #368]	; (8123bec <ip4_input+0x1e4>)
 8123a7c:	681d      	ldr	r5, [r3, #0]
 8123a7e:	b935      	cbnz	r5, 8123a8e <ip4_input+0x86>
 8123a80:	e068      	b.n	8123b54 <ip4_input+0x14c>
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 8123a82:	f000 f965 	bl	8123d50 <ip4_addr_isbroadcast_u32>
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8123a86:	b980      	cbnz	r0, 8123aaa <ip4_input+0xa2>
        NETIF_FOREACH(netif) {
 8123a88:	682d      	ldr	r5, [r5, #0]
 8123a8a:	2d00      	cmp	r5, #0
 8123a8c:	d062      	beq.n	8123b54 <ip4_input+0x14c>
          if (netif == inp) {
 8123a8e:	42ae      	cmp	r6, r5
 8123a90:	d0fa      	beq.n	8123a88 <ip4_input+0x80>
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 8123a92:	f895 3035 	ldrb.w	r3, [r5, #53]	; 0x35
 8123a96:	07db      	lsls	r3, r3, #31
 8123a98:	d5f6      	bpl.n	8123a88 <ip4_input+0x80>
 8123a9a:	686b      	ldr	r3, [r5, #4]
 8123a9c:	2b00      	cmp	r3, #0
 8123a9e:	d0f3      	beq.n	8123a88 <ip4_input+0x80>
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8123aa0:	f8d8 0014 	ldr.w	r0, [r8, #20]
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 8123aa4:	4629      	mov	r1, r5
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8123aa6:	4283      	cmp	r3, r0
 8123aa8:	d1eb      	bne.n	8123a82 <ip4_input+0x7a>
  /* broadcast or multicast packet source address? Compliant with RFC 1122: 3.2.1.3 */
#if LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING
  if (check_ip_src
#if IP_ACCEPT_LINK_LAYER_ADDRESSING
      /* DHCP servers need 0.0.0.0 to be allowed as source address (RFC 1.1.2.2: 3.2.1.3/a) */
      && !ip4_addr_isany_val(*ip4_current_src_addr())
 8123aaa:	f8d8 0010 	ldr.w	r0, [r8, #16]
 8123aae:	2800      	cmp	r0, #0
 8123ab0:	d157      	bne.n	8123b62 <ip4_input+0x15a>
    }
    pbuf_free(p);
    return ERR_OK;
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 8123ab2:	88fb      	ldrh	r3, [r7, #6]
 8123ab4:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8123ab8:	b133      	cbz	r3, 8123ac8 <ip4_input+0xc0>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 8123aba:	4620      	mov	r0, r4
 8123abc:	f000 fb1c 	bl	81240f8 <ip4_reass>
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 8123ac0:	4604      	mov	r4, r0
 8123ac2:	2800      	cmp	r0, #0
 8123ac4:	d054      	beq.n	8123b70 <ip4_input+0x168>
      return ERR_OK;
    }
    iphdr = (const struct ip_hdr *)p->payload;
 8123ac6:	6847      	ldr	r7, [r0, #4]
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
  ip_data.current_input_netif = inp;
  ip_data.current_ip4_header = iphdr;
 8123ac8:	f8c8 7008 	str.w	r7, [r8, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);

#if LWIP_RAW
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
 8123acc:	4631      	mov	r1, r6
 8123ace:	4620      	mov	r0, r4
  ip_data.current_input_netif = inp;
 8123ad0:	e9c8 5600 	strd	r5, r6, [r8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 8123ad4:	783b      	ldrb	r3, [r7, #0]
 8123ad6:	f003 030f 	and.w	r3, r3, #15
 8123ada:	009b      	lsls	r3, r3, #2
 8123adc:	f8a8 300c 	strh.w	r3, [r8, #12]
  raw_status = raw_input(p, inp);
 8123ae0:	f7f8 fd9e 	bl	811c620 <raw_input>
  if (raw_status != RAW_INPUT_EATEN)
 8123ae4:	2801      	cmp	r0, #1
  raw_status = raw_input(p, inp);
 8123ae6:	4682      	mov	sl, r0
  if (raw_status != RAW_INPUT_EATEN)
 8123ae8:	d024      	beq.n	8123b34 <ip4_input+0x12c>
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 8123aea:	4649      	mov	r1, r9
 8123aec:	4620      	mov	r0, r4
 8123aee:	f7f8 facb 	bl	811c088 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 8123af2:	7a7b      	ldrb	r3, [r7, #9]
 8123af4:	2b06      	cmp	r3, #6
 8123af6:	d065      	beq.n	8123bc4 <ip4_input+0x1bc>
 8123af8:	2b11      	cmp	r3, #17
 8123afa:	d05e      	beq.n	8123bba <ip4_input+0x1b2>
 8123afc:	2b01      	cmp	r3, #1
 8123afe:	d057      	beq.n	8123bb0 <ip4_input+0x1a8>
        igmp_input(p, inp, ip4_current_dest_addr());
        break;
#endif /* LWIP_IGMP */
      default:
#if LWIP_RAW
        if (raw_status == RAW_INPUT_DELIVERED) {
 8123b00:	f1ba 0f02 	cmp.w	sl, #2
 8123b04:	d013      	beq.n	8123b2e <ip4_input+0x126>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8123b06:	4629      	mov	r1, r5
 8123b08:	f8d8 0014 	ldr.w	r0, [r8, #20]
 8123b0c:	f000 f920 	bl	8123d50 <ip4_addr_isbroadcast_u32>
 8123b10:	b968      	cbnz	r0, 8123b2e <ip4_input+0x126>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8123b12:	f8d8 3014 	ldr.w	r3, [r8, #20]
 8123b16:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8123b1a:	2be0      	cmp	r3, #224	; 0xe0
 8123b1c:	d007      	beq.n	8123b2e <ip4_input+0x126>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 8123b1e:	4649      	mov	r1, r9
 8123b20:	4620      	mov	r0, r4
 8123b22:	f7f8 fae9 	bl	811c0f8 <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 8123b26:	2102      	movs	r1, #2
 8123b28:	4620      	mov	r0, r4
 8123b2a:	f7ff ff2d 	bl	8123988 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 8123b2e:	4620      	mov	r0, r4
 8123b30:	f7f8 fb36 	bl	811c1a0 <pbuf_free>
        break;
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 8123b34:	2300      	movs	r3, #0
  ip_data.current_ip_header_tot_len = 0;
  ip4_addr_set_any(ip4_current_src_addr());
  ip4_addr_set_any(ip4_current_dest_addr());

  return ERR_OK;
}
 8123b36:	2000      	movs	r0, #0
  ip_data.current_input_netif = NULL;
 8123b38:	e9c8 3300 	strd	r3, r3, [r8]
  ip_data.current_ip4_header = NULL;
 8123b3c:	f8c8 3008 	str.w	r3, [r8, #8]
  ip_data.current_ip_header_tot_len = 0;
 8123b40:	f8a8 300c 	strh.w	r3, [r8, #12]
  ip4_addr_set_any(ip4_current_dest_addr());
 8123b44:	e9c8 3304 	strd	r3, r3, [r8, #16]
}
 8123b48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 8123b4c:	f896 3035 	ldrb.w	r3, [r6, #53]	; 0x35
 8123b50:	07d9      	lsls	r1, r3, #31
 8123b52:	d41e      	bmi.n	8123b92 <ip4_input+0x18a>
    if (IPH_PROTO(iphdr) == IP_PROTO_UDP) {
 8123b54:	7a7b      	ldrb	r3, [r7, #9]
 8123b56:	2b11      	cmp	r3, #17
 8123b58:	d039      	beq.n	8123bce <ip4_input+0x1c6>
      && !ip4_addr_isany_val(*ip4_current_src_addr())
 8123b5a:	f8d8 0010 	ldr.w	r0, [r8, #16]
 8123b5e:	b120      	cbz	r0, 8123b6a <ip4_input+0x162>
 8123b60:	2500      	movs	r5, #0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8123b62:	4631      	mov	r1, r6
 8123b64:	f000 f8f4 	bl	8123d50 <ip4_addr_isbroadcast_u32>
 8123b68:	b150      	cbz	r0, 8123b80 <ip4_input+0x178>
    pbuf_free(p);
 8123b6a:	4620      	mov	r0, r4
 8123b6c:	f7f8 fb18 	bl	811c1a0 <pbuf_free>
}
 8123b70:	2000      	movs	r0, #0
 8123b72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    pbuf_realloc(p, iphdr_len);
 8123b76:	4601      	mov	r1, r0
 8123b78:	4620      	mov	r0, r4
 8123b7a:	f7f8 f9f9 	bl	811bf70 <pbuf_realloc>
 8123b7e:	e75a      	b.n	8123a36 <ip4_input+0x2e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 8123b80:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8123b84:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8123b88:	2be0      	cmp	r3, #224	; 0xe0
 8123b8a:	d0ee      	beq.n	8123b6a <ip4_input+0x162>
  if (netif == NULL) {
 8123b8c:	2d00      	cmp	r5, #0
 8123b8e:	d190      	bne.n	8123ab2 <ip4_input+0xaa>
 8123b90:	e7eb      	b.n	8123b6a <ip4_input+0x162>
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 8123b92:	6873      	ldr	r3, [r6, #4]
 8123b94:	2b00      	cmp	r3, #0
 8123b96:	d0dd      	beq.n	8123b54 <ip4_input+0x14c>
 8123b98:	4635      	mov	r5, r6
 8123b9a:	e788      	b.n	8123aae <ip4_input+0xa6>
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8123b9c:	4293      	cmp	r3, r2
 8123b9e:	d0fb      	beq.n	8123b98 <ip4_input+0x190>
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 8123ba0:	4618      	mov	r0, r3
 8123ba2:	4631      	mov	r1, r6
 8123ba4:	f000 f8d4 	bl	8123d50 <ip4_addr_isbroadcast_u32>
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8123ba8:	b9e0      	cbnz	r0, 8123be4 <ip4_input+0x1dc>
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 8123baa:	f8d8 3014 	ldr.w	r3, [r8, #20]
 8123bae:	e761      	b.n	8123a74 <ip4_input+0x6c>
        icmp_input(p, inp);
 8123bb0:	4631      	mov	r1, r6
 8123bb2:	4620      	mov	r0, r4
 8123bb4:	f7ff fe30 	bl	8123818 <icmp_input>
        break;
 8123bb8:	e7bc      	b.n	8123b34 <ip4_input+0x12c>
        udp_input(p, inp);
 8123bba:	4631      	mov	r1, r6
 8123bbc:	4620      	mov	r0, r4
 8123bbe:	f7fd f8a1 	bl	8120d04 <udp_input>
        break;
 8123bc2:	e7b7      	b.n	8123b34 <ip4_input+0x12c>
        tcp_input(p, inp);
 8123bc4:	4631      	mov	r1, r6
 8123bc6:	4620      	mov	r0, r4
 8123bc8:	f7fa fefc 	bl	811e9c4 <tcp_input>
        break;
 8123bcc:	e7b2      	b.n	8123b34 <ip4_input+0x12c>
      if (IP_ACCEPT_LINK_LAYER_ADDRESSED_PORT(udphdr->dest)) {
 8123bce:	eb07 0309 	add.w	r3, r7, r9
 8123bd2:	885b      	ldrh	r3, [r3, #2]
 8123bd4:	f5b3 4f88 	cmp.w	r3, #17408	; 0x4400
 8123bd8:	d1bf      	bne.n	8123b5a <ip4_input+0x152>
 8123bda:	4635      	mov	r5, r6
  if (netif == NULL) {
 8123bdc:	2d00      	cmp	r5, #0
 8123bde:	f47f af68 	bne.w	8123ab2 <ip4_input+0xaa>
 8123be2:	e7c2      	b.n	8123b6a <ip4_input+0x162>
      && !ip4_addr_isany_val(*ip4_current_src_addr())
 8123be4:	f8d8 0010 	ldr.w	r0, [r8, #16]
 8123be8:	4635      	mov	r5, r6
 8123bea:	e760      	b.n	8123aae <ip4_input+0xa6>
 8123bec:	2002e428 	.word	0x2002e428
 8123bf0:	2001f298 	.word	0x2001f298

08123bf4 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 8123bf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8123bf8:	469a      	mov	sl, r3
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 8123bfa:	7b83      	ldrb	r3, [r0, #14]
{
 8123bfc:	b083      	sub	sp, #12
 8123bfe:	4604      	mov	r4, r0
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 8123c00:	2b01      	cmp	r3, #1
{
 8123c02:	4689      	mov	r9, r1
 8123c04:	4617      	mov	r7, r2
 8123c06:	f89d 5030 	ldrb.w	r5, [sp, #48]	; 0x30
 8123c0a:	f89d b034 	ldrb.w	fp, [sp, #52]	; 0x34
 8123c0e:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 8123c12:	d158      	bne.n	8123cc6 <ip4_output_if_src+0xd2>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 8123c14:	2f00      	cmp	r7, #0
 8123c16:	d05f      	beq.n	8123cd8 <ip4_output_if_src+0xe4>
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 8123c18:	2114      	movs	r1, #20
 8123c1a:	4620      	mov	r0, r4
 8123c1c:	f7f8 fa00 	bl	811c020 <pbuf_add_header>
 8123c20:	2800      	cmp	r0, #0
 8123c22:	d174      	bne.n	8123d0e <ip4_output_if_src+0x11a>
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
    }

    iphdr = (struct ip_hdr *)p->payload;
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8123c24:	8963      	ldrh	r3, [r4, #10]
    iphdr = (struct ip_hdr *)p->payload;
 8123c26:	6866      	ldr	r6, [r4, #4]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8123c28:	2b13      	cmp	r3, #19
 8123c2a:	d95d      	bls.n	8123ce8 <ip4_output_if_src+0xf4>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 8123c2c:	f886 a008 	strb.w	sl, [r6, #8]
    IPH_PROTO_SET(iphdr, proto);
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
 8123c30:	ea4b 2a0a 	orr.w	sl, fp, sl, lsl #8
    IPH_PROTO_SET(iphdr, proto);
 8123c34:	f886 b009 	strb.w	fp, [r6, #9]
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 8123c38:	683b      	ldr	r3, [r7, #0]
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
    IPH_TOS_SET(iphdr, tos);
 8123c3a:	7075      	strb	r5, [r6, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
 8123c3c:	022d      	lsls	r5, r5, #8
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
 8123c3e:	0c18      	lsrs	r0, r3, #16
    ip4_addr_copy(iphdr->dest, *dest);
 8123c40:	6133      	str	r3, [r6, #16]
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
 8123c42:	f045 0545 	orr.w	r5, r5, #69	; 0x45
 8123c46:	fa10 f383 	uxtah	r3, r0, r3
 8123c4a:	442b      	add	r3, r5
    chk_sum += PP_NTOHS(proto | (ttl << 8));
 8123c4c:	ea4f 252a 	mov.w	r5, sl, asr #8
 8123c50:	ea45 2a0a 	orr.w	sl, r5, sl, lsl #8
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
 8123c54:	fa13 f58a 	uxtah	r5, r3, sl
    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 8123c58:	2345      	movs	r3, #69	; 0x45
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 8123c5a:	f8df a0cc 	ldr.w	sl, [pc, #204]	; 8123d28 <ip4_output_if_src+0x134>
    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 8123c5e:	7033      	strb	r3, [r6, #0]
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 8123c60:	8920      	ldrh	r0, [r4, #8]
 8123c62:	f7f6 fa61 	bl	811a128 <lwip_htons>
    IPH_OFFSET_SET(iphdr, 0);
 8123c66:	2300      	movs	r3, #0
    chk_sum += iphdr->_len;
 8123c68:	4405      	add	r5, r0
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 8123c6a:	8070      	strh	r0, [r6, #2]
    IPH_OFFSET_SET(iphdr, 0);
 8123c6c:	71b3      	strb	r3, [r6, #6]
 8123c6e:	71f3      	strb	r3, [r6, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 8123c70:	f8ba 0000 	ldrh.w	r0, [sl]
 8123c74:	f7f6 fa58 	bl	811a128 <lwip_htons>
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 8123c78:	f8ba 2000 	ldrh.w	r2, [sl]
    chk_sum += iphdr->_id;
 8123c7c:	1943      	adds	r3, r0, r5
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 8123c7e:	80b0      	strh	r0, [r6, #4]
    ++ip_id;
 8123c80:	3201      	adds	r2, #1
 8123c82:	f8aa 2000 	strh.w	r2, [sl]

    if (src == NULL) {
 8123c86:	f1b9 0f00 	cmp.w	r9, #0
 8123c8a:	d035      	beq.n	8123cf8 <ip4_output_if_src+0x104>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 8123c8c:	f8d9 2000 	ldr.w	r2, [r9]
    }

#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->src) & 0xFFFF;
 8123c90:	fa13 f382 	uxtah	r3, r3, r2
 8123c94:	60f2      	str	r2, [r6, #12]
    chk_sum += ip4_addr_get_u32(&iphdr->src) >> 16;
 8123c96:	eb03 4312 	add.w	r3, r3, r2, lsr #16
    chk_sum = (chk_sum >> 16) + (chk_sum & 0xFFFF);
 8123c9a:	b29a      	uxth	r2, r3
 8123c9c:	eb02 4313 	add.w	r3, r2, r3, lsr #16
    chk_sum = (chk_sum >> 16) + chk_sum;
 8123ca0:	eb03 4313 	add.w	r3, r3, r3, lsr #16
    chk_sum = ~chk_sum;
 8123ca4:	43db      	mvns	r3, r3
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_IP) {
      iphdr->_chksum = (u16_t)chk_sum; /* network order */
 8123ca6:	8173      	strh	r3, [r6, #10]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 8123ca8:	f8b8 302c 	ldrh.w	r3, [r8, #44]	; 0x2c
 8123cac:	b113      	cbz	r3, 8123cb4 <ip4_output_if_src+0xc0>
 8123cae:	8922      	ldrh	r2, [r4, #8]
 8123cb0:	429a      	cmp	r2, r3
 8123cb2:	d824      	bhi.n	8123cfe <ip4_output_if_src+0x10a>
    return ip4_frag(p, netif, dest);
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 8123cb4:	f8d8 3014 	ldr.w	r3, [r8, #20]
 8123cb8:	463a      	mov	r2, r7
 8123cba:	4621      	mov	r1, r4
 8123cbc:	4640      	mov	r0, r8
 8123cbe:	4798      	blx	r3
}
 8123cc0:	b003      	add	sp, #12
 8123cc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 8123cc6:	4b13      	ldr	r3, [pc, #76]	; (8123d14 <ip4_output_if_src+0x120>)
 8123cc8:	f44f 7255 	mov.w	r2, #852	; 0x354
 8123ccc:	4912      	ldr	r1, [pc, #72]	; (8123d18 <ip4_output_if_src+0x124>)
 8123cce:	4813      	ldr	r0, [pc, #76]	; (8123d1c <ip4_output_if_src+0x128>)
 8123cd0:	f002 fb30 	bl	8126334 <iprintf>
  if (dest != LWIP_IP_HDRINCL) {
 8123cd4:	2f00      	cmp	r7, #0
 8123cd6:	d19f      	bne.n	8123c18 <ip4_output_if_src+0x24>
    if (p->len < IP_HLEN) {
 8123cd8:	8963      	ldrh	r3, [r4, #10]
 8123cda:	2b13      	cmp	r3, #19
 8123cdc:	d917      	bls.n	8123d0e <ip4_output_if_src+0x11a>
    ip4_addr_copy(dest_addr, iphdr->dest);
 8123cde:	6863      	ldr	r3, [r4, #4]
    dest = &dest_addr;
 8123ce0:	af01      	add	r7, sp, #4
    ip4_addr_copy(dest_addr, iphdr->dest);
 8123ce2:	691b      	ldr	r3, [r3, #16]
 8123ce4:	9301      	str	r3, [sp, #4]
    dest = &dest_addr;
 8123ce6:	e7df      	b.n	8123ca8 <ip4_output_if_src+0xb4>
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8123ce8:	4b0a      	ldr	r3, [pc, #40]	; (8123d14 <ip4_output_if_src+0x120>)
 8123cea:	f44f 7262 	mov.w	r2, #904	; 0x388
 8123cee:	490c      	ldr	r1, [pc, #48]	; (8123d20 <ip4_output_if_src+0x12c>)
 8123cf0:	480a      	ldr	r0, [pc, #40]	; (8123d1c <ip4_output_if_src+0x128>)
 8123cf2:	f002 fb1f 	bl	8126334 <iprintf>
 8123cf6:	e799      	b.n	8123c2c <ip4_output_if_src+0x38>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 8123cf8:	4a0a      	ldr	r2, [pc, #40]	; (8123d24 <ip4_output_if_src+0x130>)
 8123cfa:	6812      	ldr	r2, [r2, #0]
 8123cfc:	e7c8      	b.n	8123c90 <ip4_output_if_src+0x9c>
    return ip4_frag(p, netif, dest);
 8123cfe:	463a      	mov	r2, r7
 8123d00:	4641      	mov	r1, r8
 8123d02:	4620      	mov	r0, r4
 8123d04:	f000 fc36 	bl	8124574 <ip4_frag>
}
 8123d08:	b003      	add	sp, #12
 8123d0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      return ERR_BUF;
 8123d0e:	f06f 0001 	mvn.w	r0, #1
 8123d12:	e7d5      	b.n	8123cc0 <ip4_output_if_src+0xcc>
 8123d14:	08146d6c 	.word	0x08146d6c
 8123d18:	08146da0 	.word	0x08146da0
 8123d1c:	0812b014 	.word	0x0812b014
 8123d20:	08146dac 	.word	0x08146dac
 8123d24:	08146e24 	.word	0x08146e24
 8123d28:	2002e7e2 	.word	0x2002e7e2

08123d2c <ip4_output_if>:
{
 8123d2c:	b4f0      	push	{r4, r5, r6, r7}
 8123d2e:	9c06      	ldr	r4, [sp, #24]
 8123d30:	f89d 5010 	ldrb.w	r5, [sp, #16]
 8123d34:	f89d 6014 	ldrb.w	r6, [sp, #20]
  if (dest != LWIP_IP_HDRINCL) {
 8123d38:	b11a      	cbz	r2, 8123d42 <ip4_output_if+0x16>
    if (ip4_addr_isany(src)) {
 8123d3a:	b109      	cbz	r1, 8123d40 <ip4_output_if+0x14>
 8123d3c:	680f      	ldr	r7, [r1, #0]
 8123d3e:	b907      	cbnz	r7, 8123d42 <ip4_output_if+0x16>
      src_used = netif_ip4_addr(netif);
 8123d40:	1d21      	adds	r1, r4, #4
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 8123d42:	9504      	str	r5, [sp, #16]
 8123d44:	e9cd 6405 	strd	r6, r4, [sp, #20]
}
 8123d48:	bcf0      	pop	{r4, r5, r6, r7}
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 8123d4a:	f7ff bf53 	b.w	8123bf4 <ip4_output_if_src>
 8123d4e:	bf00      	nop

08123d50 <ip4_addr_isbroadcast_u32>:
{
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 8123d50:	1e43      	subs	r3, r0, #1
 8123d52:	3303      	adds	r3, #3
 8123d54:	d814      	bhi.n	8123d80 <ip4_addr_isbroadcast_u32+0x30>
      (addr == IPADDR_ANY)) {
    return 1;
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 8123d56:	f891 3035 	ldrb.w	r3, [r1, #53]	; 0x35
 8123d5a:	f013 0302 	ands.w	r3, r3, #2
 8123d5e:	d00d      	beq.n	8123d7c <ip4_addr_isbroadcast_u32+0x2c>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 8123d60:	684b      	ldr	r3, [r1, #4]
 8123d62:	4283      	cmp	r3, r0
 8123d64:	d00f      	beq.n	8123d86 <ip4_addr_isbroadcast_u32+0x36>
    return 0;
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 8123d66:	688a      	ldr	r2, [r1, #8]
 8123d68:	4043      	eors	r3, r0
 8123d6a:	4213      	tst	r3, r2
 8123d6c:	d10b      	bne.n	8123d86 <ip4_addr_isbroadcast_u32+0x36>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8123d6e:	43d3      	mvns	r3, r2
 8123d70:	ea20 0002 	bic.w	r0, r0, r2
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
    /* => network broadcast address */
    return 1;
  } else {
    return 0;
 8123d74:	1ac3      	subs	r3, r0, r3
 8123d76:	fab3 f383 	clz	r3, r3
 8123d7a:	095b      	lsrs	r3, r3, #5
  }
}
 8123d7c:	4618      	mov	r0, r3
 8123d7e:	4770      	bx	lr
    return 1;
 8123d80:	2301      	movs	r3, #1
}
 8123d82:	4618      	mov	r0, r3
 8123d84:	4770      	bx	lr
    return 0;
 8123d86:	2300      	movs	r3, #0
}
 8123d88:	4618      	mov	r0, r3
 8123d8a:	4770      	bx	lr

08123d8c <ip4addr_aton>:
 * @param addr pointer to which to save the ip address in network order
 * @return 1 if cp could be converted to addr, 0 on failure
 */
int
ip4addr_aton(const char *cp, ip4_addr_t *addr)
{
 8123d8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    /*
     * Collect number up to ``.''.
     * Values are specified as for C:
     * 0x=hex, 0=octal, 1-9=decimal.
     */
    if (!lwip_isdigit(c)) {
 8123d90:	4e4f      	ldr	r6, [pc, #316]	; (8123ed0 <ip4addr_aton+0x144>)
{
 8123d92:	b085      	sub	sp, #20
  c = *cp;
 8123d94:	7803      	ldrb	r3, [r0, #0]
    if (!lwip_isdigit(c)) {
 8123d96:	5cf2      	ldrb	r2, [r6, r3]
 8123d98:	0754      	lsls	r4, r2, #29
 8123d9a:	d538      	bpl.n	8123e0e <ip4addr_aton+0x82>
  u32_t *pp = parts;
 8123d9c:	46e9      	mov	r9, sp
 8123d9e:	460d      	mov	r5, r1
       * Internet format:
       *  a.b.c.d
       *  a.b.c   (with c treated as 16 bits)
       *  a.b (with b treated as 24 bits)
       */
      if (pp >= parts + 3) {
 8123da0:	f10d 080c 	add.w	r8, sp, #12
  u32_t *pp = parts;
 8123da4:	464f      	mov	r7, r9
    if (c == '0') {
 8123da6:	2b30      	cmp	r3, #48	; 0x30
 8123da8:	d035      	beq.n	8123e16 <ip4addr_aton+0x8a>
    base = 10;
 8123daa:	210a      	movs	r1, #10
 8123dac:	1c42      	adds	r2, r0, #1
 8123dae:	2400      	movs	r4, #0
 8123db0:	e003      	b.n	8123dba <ip4addr_aton+0x2e>
        val = (val * base) + (u32_t)(c - '0');
 8123db2:	f1a0 0430 	sub.w	r4, r0, #48	; 0x30
        c = *++cp;
 8123db6:	7813      	ldrb	r3, [r2, #0]
 8123db8:	3201      	adds	r2, #1
      if (lwip_isdigit(c)) {
 8123dba:	f816 c003 	ldrb.w	ip, [r6, r3]
        val = (val << 4) | (u32_t)(c + 10 - (lwip_islower(c) ? 'a' : 'A'));
 8123dbe:	f103 0e0a 	add.w	lr, r3, #10
 8123dc2:	f102 3bff 	add.w	fp, r2, #4294967295
        val = (val * base) + (u32_t)(c - '0');
 8123dc6:	fb04 3001 	mla	r0, r4, r1, r3
      if (lwip_isdigit(c)) {
 8123dca:	f01c 0f04 	tst.w	ip, #4
        val = (val << 4) | (u32_t)(c + 10 - (lwip_islower(c) ? 'a' : 'A'));
 8123dce:	f00c 0a03 	and.w	sl, ip, #3
      if (lwip_isdigit(c)) {
 8123dd2:	d1ee      	bne.n	8123db2 <ip4addr_aton+0x26>
      } else if (base == 16 && lwip_isxdigit(c)) {
 8123dd4:	2910      	cmp	r1, #16
 8123dd6:	d10d      	bne.n	8123df4 <ip4addr_aton+0x68>
 8123dd8:	f01c 0f44 	tst.w	ip, #68	; 0x44
 8123ddc:	d00a      	beq.n	8123df4 <ip4addr_aton+0x68>
        val = (val << 4) | (u32_t)(c + 10 - (lwip_islower(c) ? 'a' : 'A'));
 8123dde:	f1ba 0f02 	cmp.w	sl, #2
        c = *++cp;
 8123de2:	7813      	ldrb	r3, [r2, #0]
        val = (val << 4) | (u32_t)(c + 10 - (lwip_islower(c) ? 'a' : 'A'));
 8123de4:	bf0c      	ite	eq
 8123de6:	2061      	moveq	r0, #97	; 0x61
 8123de8:	2041      	movne	r0, #65	; 0x41
 8123dea:	ebae 0e00 	sub.w	lr, lr, r0
 8123dee:	ea4e 1404 	orr.w	r4, lr, r4, lsl #4
        c = *++cp;
 8123df2:	e7e1      	b.n	8123db8 <ip4addr_aton+0x2c>
    if (c == '.') {
 8123df4:	2b2e      	cmp	r3, #46	; 0x2e
 8123df6:	d11a      	bne.n	8123e2e <ip4addr_aton+0xa2>
      if (pp >= parts + 3) {
 8123df8:	4547      	cmp	r7, r8
 8123dfa:	d008      	beq.n	8123e0e <ip4addr_aton+0x82>
        return 0;
      }
      *pp++ = val;
      c = *++cp;
 8123dfc:	f89b 3001 	ldrb.w	r3, [fp, #1]
 8123e00:	f10b 0001 	add.w	r0, fp, #1
      *pp++ = val;
 8123e04:	f847 4b04 	str.w	r4, [r7], #4
    if (!lwip_isdigit(c)) {
 8123e08:	5cf2      	ldrb	r2, [r6, r3]
 8123e0a:	0752      	lsls	r2, r2, #29
 8123e0c:	d4cb      	bmi.n	8123da6 <ip4addr_aton+0x1a>
      return 0;
 8123e0e:	2000      	movs	r0, #0
  }
  if (addr) {
    ip4_addr_set_u32(addr, lwip_htonl(val));
  }
  return 1;
}
 8123e10:	b005      	add	sp, #20
 8123e12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      c = *++cp;
 8123e16:	7843      	ldrb	r3, [r0, #1]
      if (c == 'x' || c == 'X') {
 8123e18:	f003 02df 	and.w	r2, r3, #223	; 0xdf
 8123e1c:	2a58      	cmp	r2, #88	; 0x58
 8123e1e:	d002      	beq.n	8123e26 <ip4addr_aton+0x9a>
      c = *++cp;
 8123e20:	3001      	adds	r0, #1
        base = 8;
 8123e22:	2108      	movs	r1, #8
 8123e24:	e7c2      	b.n	8123dac <ip4addr_aton+0x20>
        c = *++cp;
 8123e26:	7883      	ldrb	r3, [r0, #2]
        base = 16;
 8123e28:	2110      	movs	r1, #16
        c = *++cp;
 8123e2a:	3002      	adds	r0, #2
 8123e2c:	e7be      	b.n	8123dac <ip4addr_aton+0x20>
  if (c != '\0' && !lwip_isspace(c)) {
 8123e2e:	b113      	cbz	r3, 8123e36 <ip4addr_aton+0xaa>
 8123e30:	f01c 0f08 	tst.w	ip, #8
 8123e34:	d0eb      	beq.n	8123e0e <ip4addr_aton+0x82>
  switch (pp - parts + 1) {
 8123e36:	eba7 0009 	sub.w	r0, r7, r9
 8123e3a:	1080      	asrs	r0, r0, #2
 8123e3c:	3001      	adds	r0, #1
 8123e3e:	2804      	cmp	r0, #4
 8123e40:	d83e      	bhi.n	8123ec0 <ip4addr_aton+0x134>
 8123e42:	a301      	add	r3, pc, #4	; (adr r3, 8123e48 <ip4addr_aton+0xbc>)
 8123e44:	f853 f020 	ldr.w	pc, [r3, r0, lsl #2]
 8123e48:	08123e11 	.word	0x08123e11
 8123e4c:	08123e6d 	.word	0x08123e6d
 8123e50:	08123e5d 	.word	0x08123e5d
 8123e54:	08123ea1 	.word	0x08123ea1
 8123e58:	08123e7d 	.word	0x08123e7d
      if (val > 0xffffffUL) {
 8123e5c:	f1b4 7f80 	cmp.w	r4, #16777216	; 0x1000000
 8123e60:	d2d5      	bcs.n	8123e0e <ip4addr_aton+0x82>
      if (parts[0] > 0xff) {
 8123e62:	9b00      	ldr	r3, [sp, #0]
 8123e64:	2bff      	cmp	r3, #255	; 0xff
 8123e66:	d8d2      	bhi.n	8123e0e <ip4addr_aton+0x82>
      val |= parts[0] << 24;
 8123e68:	ea44 6403 	orr.w	r4, r4, r3, lsl #24
  if (addr) {
 8123e6c:	b335      	cbz	r5, 8123ebc <ip4addr_aton+0x130>
    ip4_addr_set_u32(addr, lwip_htonl(val));
 8123e6e:	4620      	mov	r0, r4
 8123e70:	f7f6 f95e 	bl	811a130 <lwip_htonl>
 8123e74:	4603      	mov	r3, r0
  return 1;
 8123e76:	2001      	movs	r0, #1
    ip4_addr_set_u32(addr, lwip_htonl(val));
 8123e78:	602b      	str	r3, [r5, #0]
 8123e7a:	e7c9      	b.n	8123e10 <ip4addr_aton+0x84>
      if (val > 0xff) {
 8123e7c:	2cff      	cmp	r4, #255	; 0xff
 8123e7e:	d8c6      	bhi.n	8123e0e <ip4addr_aton+0x82>
      if ((parts[0] > 0xff) || (parts[1] > 0xff) || (parts[2] > 0xff)) {
 8123e80:	9900      	ldr	r1, [sp, #0]
 8123e82:	29ff      	cmp	r1, #255	; 0xff
 8123e84:	d8c3      	bhi.n	8123e0e <ip4addr_aton+0x82>
 8123e86:	9b01      	ldr	r3, [sp, #4]
 8123e88:	2bff      	cmp	r3, #255	; 0xff
 8123e8a:	d8c0      	bhi.n	8123e0e <ip4addr_aton+0x82>
 8123e8c:	9a02      	ldr	r2, [sp, #8]
 8123e8e:	2aff      	cmp	r2, #255	; 0xff
 8123e90:	d8bd      	bhi.n	8123e0e <ip4addr_aton+0x82>
      val |= (parts[0] << 24) | (parts[1] << 16) | (parts[2] << 8);
 8123e92:	041b      	lsls	r3, r3, #16
 8123e94:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8123e98:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8123e9c:	431c      	orrs	r4, r3
      break;
 8123e9e:	e7e5      	b.n	8123e6c <ip4addr_aton+0xe0>
      if (val > 0xffff) {
 8123ea0:	f5b4 3f80 	cmp.w	r4, #65536	; 0x10000
 8123ea4:	d2b3      	bcs.n	8123e0e <ip4addr_aton+0x82>
      if ((parts[0] > 0xff) || (parts[1] > 0xff)) {
 8123ea6:	9a00      	ldr	r2, [sp, #0]
 8123ea8:	2aff      	cmp	r2, #255	; 0xff
 8123eaa:	d8b0      	bhi.n	8123e0e <ip4addr_aton+0x82>
 8123eac:	9b01      	ldr	r3, [sp, #4]
 8123eae:	2bff      	cmp	r3, #255	; 0xff
 8123eb0:	d8ad      	bhi.n	8123e0e <ip4addr_aton+0x82>
      val |= (parts[0] << 24) | (parts[1] << 16);
 8123eb2:	041b      	lsls	r3, r3, #16
 8123eb4:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8123eb8:	431c      	orrs	r4, r3
      break;
 8123eba:	e7d7      	b.n	8123e6c <ip4addr_aton+0xe0>
  return 1;
 8123ebc:	2001      	movs	r0, #1
 8123ebe:	e7a7      	b.n	8123e10 <ip4addr_aton+0x84>
      LWIP_ASSERT("unhandled", 0);
 8123ec0:	4b04      	ldr	r3, [pc, #16]	; (8123ed4 <ip4addr_aton+0x148>)
 8123ec2:	22f9      	movs	r2, #249	; 0xf9
 8123ec4:	4904      	ldr	r1, [pc, #16]	; (8123ed8 <ip4addr_aton+0x14c>)
 8123ec6:	4805      	ldr	r0, [pc, #20]	; (8123edc <ip4addr_aton+0x150>)
 8123ec8:	f002 fa34 	bl	8126334 <iprintf>
      break;
 8123ecc:	e7ce      	b.n	8123e6c <ip4addr_aton+0xe0>
 8123ece:	bf00      	nop
 8123ed0:	08147081 	.word	0x08147081
 8123ed4:	08146ddc 	.word	0x08146ddc
 8123ed8:	08146e18 	.word	0x08146e18
 8123edc:	0812b014 	.word	0x0812b014

08123ee0 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 8123ee0:	b510      	push	{r4, lr}
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 8123ee2:	4604      	mov	r4, r0
 8123ee4:	b148      	cbz	r0, 8123efa <ipfrag_free_pbuf_custom+0x1a>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
  if (pcr->original != NULL) {
 8123ee6:	6960      	ldr	r0, [r4, #20]
 8123ee8:	b108      	cbz	r0, 8123eee <ipfrag_free_pbuf_custom+0xe>
    pbuf_free(pcr->original);
 8123eea:	f7f8 f959 	bl	811c1a0 <pbuf_free>
  memp_free(MEMP_FRAG_PBUF, p);
 8123eee:	4621      	mov	r1, r4
 8123ef0:	2006      	movs	r0, #6
  }
  ip_frag_free_pbuf_custom_ref(pcr);
}
 8123ef2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  memp_free(MEMP_FRAG_PBUF, p);
 8123ef6:	f7f7 bc3b 	b.w	811b770 <memp_free>
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 8123efa:	4b04      	ldr	r3, [pc, #16]	; (8123f0c <ipfrag_free_pbuf_custom+0x2c>)
 8123efc:	f240 22ce 	movw	r2, #718	; 0x2ce
 8123f00:	4903      	ldr	r1, [pc, #12]	; (8123f10 <ipfrag_free_pbuf_custom+0x30>)
 8123f02:	4804      	ldr	r0, [pc, #16]	; (8123f14 <ipfrag_free_pbuf_custom+0x34>)
 8123f04:	f002 fa16 	bl	8126334 <iprintf>
 8123f08:	e7ed      	b.n	8123ee6 <ipfrag_free_pbuf_custom+0x6>
 8123f0a:	bf00      	nop
 8123f0c:	08146e2c 	.word	0x08146e2c
 8123f10:	08146e68 	.word	0x08146e68
 8123f14:	0812b014 	.word	0x0812b014

08123f18 <ip_reass_free_complete_datagram>:
  LWIP_ASSERT("prev != ipr", prev != ipr);
 8123f18:	4281      	cmp	r1, r0
{
 8123f1a:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8123f1e:	4606      	mov	r6, r0
 8123f20:	460f      	mov	r7, r1
  LWIP_ASSERT("prev != ipr", prev != ipr);
 8123f22:	d075      	beq.n	8124010 <ip_reass_free_complete_datagram+0xf8>
  if (prev != NULL) {
 8123f24:	b147      	cbz	r7, 8123f38 <ip_reass_free_complete_datagram+0x20>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 8123f26:	683b      	ldr	r3, [r7, #0]
 8123f28:	42b3      	cmp	r3, r6
 8123f2a:	d005      	beq.n	8123f38 <ip_reass_free_complete_datagram+0x20>
 8123f2c:	4b40      	ldr	r3, [pc, #256]	; (8124030 <ip_reass_free_complete_datagram+0x118>)
 8123f2e:	22ad      	movs	r2, #173	; 0xad
 8123f30:	4940      	ldr	r1, [pc, #256]	; (8124034 <ip_reass_free_complete_datagram+0x11c>)
 8123f32:	4841      	ldr	r0, [pc, #260]	; (8124038 <ip_reass_free_complete_datagram+0x120>)
 8123f34:	f002 f9fe 	bl	8126334 <iprintf>
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 8123f38:	6875      	ldr	r5, [r6, #4]
 8123f3a:	686b      	ldr	r3, [r5, #4]
  if (iprh->start == 0) {
 8123f3c:	889a      	ldrh	r2, [r3, #4]
 8123f3e:	2a00      	cmp	r2, #0
 8123f40:	d047      	beq.n	8123fd2 <ip_reass_free_complete_datagram+0xba>
  u16_t pbufs_freed = 0;
 8123f42:	f04f 0b00 	mov.w	fp, #0
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8123f46:	f8df a0e8 	ldr.w	sl, [pc, #232]	; 8124030 <ip_reass_free_complete_datagram+0x118>
 8123f4a:	f8df 9104 	ldr.w	r9, [pc, #260]	; 8124050 <ip_reass_free_complete_datagram+0x138>
 8123f4e:	f8df 80e8 	ldr.w	r8, [pc, #232]	; 8124038 <ip_reass_free_complete_datagram+0x120>
 8123f52:	e005      	b.n	8123f60 <ip_reass_free_complete_datagram+0x48>
    pbuf_free(pcur);
 8123f54:	4628      	mov	r0, r5
    iprh = (struct ip_reass_helper *)p->payload;
 8123f56:	4625      	mov	r5, r4
    pbuf_free(pcur);
 8123f58:	f7f8 f922 	bl	811c1a0 <pbuf_free>
  while (p != NULL) {
 8123f5c:	b1b4      	cbz	r4, 8123f8c <ip_reass_free_complete_datagram+0x74>
    iprh = (struct ip_reass_helper *)p->payload;
 8123f5e:	6863      	ldr	r3, [r4, #4]
    clen = pbuf_clen(pcur);
 8123f60:	4628      	mov	r0, r5
    p = iprh->next_pbuf;
 8123f62:	681c      	ldr	r4, [r3, #0]
    clen = pbuf_clen(pcur);
 8123f64:	f7f8 f930 	bl	811c1c8 <pbuf_clen>
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8123f68:	4458      	add	r0, fp
 8123f6a:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8123f6e:	fa1f fb80 	uxth.w	fp, r0
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8123f72:	dbef      	blt.n	8123f54 <ip_reass_free_complete_datagram+0x3c>
 8123f74:	4653      	mov	r3, sl
 8123f76:	22cc      	movs	r2, #204	; 0xcc
 8123f78:	4649      	mov	r1, r9
 8123f7a:	4640      	mov	r0, r8
 8123f7c:	f002 f9da 	bl	8126334 <iprintf>
    pbuf_free(pcur);
 8123f80:	4628      	mov	r0, r5
    iprh = (struct ip_reass_helper *)p->payload;
 8123f82:	4625      	mov	r5, r4
    pbuf_free(pcur);
 8123f84:	f7f8 f90c 	bl	811c1a0 <pbuf_free>
  while (p != NULL) {
 8123f88:	2c00      	cmp	r4, #0
 8123f8a:	d1e8      	bne.n	8123f5e <ip_reass_free_complete_datagram+0x46>
  if (reassdatagrams == ipr) {
 8123f8c:	4b2b      	ldr	r3, [pc, #172]	; (812403c <ip_reass_free_complete_datagram+0x124>)
 8123f8e:	681a      	ldr	r2, [r3, #0]
 8123f90:	4296      	cmp	r6, r2
 8123f92:	d03a      	beq.n	812400a <ip_reass_free_complete_datagram+0xf2>
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 8123f94:	2f00      	cmp	r7, #0
 8123f96:	d042      	beq.n	812401e <ip_reass_free_complete_datagram+0x106>
    prev->next = ipr->next;
 8123f98:	6833      	ldr	r3, [r6, #0]
 8123f9a:	603b      	str	r3, [r7, #0]
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 8123f9c:	4c28      	ldr	r4, [pc, #160]	; (8124040 <ip_reass_free_complete_datagram+0x128>)
  memp_free(MEMP_REASSDATA, ipr);
 8123f9e:	4631      	mov	r1, r6
 8123fa0:	2005      	movs	r0, #5
 8123fa2:	f7f7 fbe5 	bl	811b770 <memp_free>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 8123fa6:	8823      	ldrh	r3, [r4, #0]
 8123fa8:	455b      	cmp	r3, fp
 8123faa:	d305      	bcc.n	8123fb8 <ip_reass_free_complete_datagram+0xa0>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 8123fac:	eba3 030b 	sub.w	r3, r3, fp
}
 8123fb0:	4658      	mov	r0, fp
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 8123fb2:	8023      	strh	r3, [r4, #0]
}
 8123fb4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 8123fb8:	4b1d      	ldr	r3, [pc, #116]	; (8124030 <ip_reass_free_complete_datagram+0x118>)
 8123fba:	22d2      	movs	r2, #210	; 0xd2
 8123fbc:	4921      	ldr	r1, [pc, #132]	; (8124044 <ip_reass_free_complete_datagram+0x12c>)
 8123fbe:	481e      	ldr	r0, [pc, #120]	; (8124038 <ip_reass_free_complete_datagram+0x120>)
 8123fc0:	f002 f9b8 	bl	8126334 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 8123fc4:	8823      	ldrh	r3, [r4, #0]
}
 8123fc6:	4658      	mov	r0, fp
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 8123fc8:	eba3 030b 	sub.w	r3, r3, fp
 8123fcc:	8023      	strh	r3, [r4, #0]
}
 8123fce:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ipr->p = iprh->next_pbuf;
 8123fd2:	681a      	ldr	r2, [r3, #0]
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 8123fd4:	6930      	ldr	r0, [r6, #16]
 8123fd6:	6971      	ldr	r1, [r6, #20]
    ipr->p = iprh->next_pbuf;
 8123fd8:	6072      	str	r2, [r6, #4]
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 8123fda:	68f4      	ldr	r4, [r6, #12]
 8123fdc:	68b2      	ldr	r2, [r6, #8]
 8123fde:	6098      	str	r0, [r3, #8]
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 8123fe0:	4628      	mov	r0, r5
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 8123fe2:	60d9      	str	r1, [r3, #12]
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 8123fe4:	2101      	movs	r1, #1
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 8123fe6:	601a      	str	r2, [r3, #0]
 8123fe8:	605c      	str	r4, [r3, #4]
 8123fea:	69b2      	ldr	r2, [r6, #24]
 8123fec:	611a      	str	r2, [r3, #16]
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 8123fee:	f7ff fccf 	bl	8123990 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 8123ff2:	4628      	mov	r0, r5
 8123ff4:	f7f8 f8e8 	bl	811c1c8 <pbuf_clen>
 8123ff8:	4683      	mov	fp, r0
    pbuf_free(p);
 8123ffa:	4628      	mov	r0, r5
 8123ffc:	f7f8 f8d0 	bl	811c1a0 <pbuf_free>
  p = ipr->p;
 8124000:	6875      	ldr	r5, [r6, #4]
  while (p != NULL) {
 8124002:	2d00      	cmp	r5, #0
 8124004:	d0c2      	beq.n	8123f8c <ip_reass_free_complete_datagram+0x74>
    iprh = (struct ip_reass_helper *)p->payload;
 8124006:	686b      	ldr	r3, [r5, #4]
 8124008:	e79d      	b.n	8123f46 <ip_reass_free_complete_datagram+0x2e>
    reassdatagrams = ipr->next;
 812400a:	6832      	ldr	r2, [r6, #0]
 812400c:	601a      	str	r2, [r3, #0]
 812400e:	e7c5      	b.n	8123f9c <ip_reass_free_complete_datagram+0x84>
  LWIP_ASSERT("prev != ipr", prev != ipr);
 8124010:	4b07      	ldr	r3, [pc, #28]	; (8124030 <ip_reass_free_complete_datagram+0x118>)
 8124012:	22ab      	movs	r2, #171	; 0xab
 8124014:	490c      	ldr	r1, [pc, #48]	; (8124048 <ip_reass_free_complete_datagram+0x130>)
 8124016:	4808      	ldr	r0, [pc, #32]	; (8124038 <ip_reass_free_complete_datagram+0x120>)
 8124018:	f002 f98c 	bl	8126334 <iprintf>
 812401c:	e782      	b.n	8123f24 <ip_reass_free_complete_datagram+0xc>
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 812401e:	4b04      	ldr	r3, [pc, #16]	; (8124030 <ip_reass_free_complete_datagram+0x118>)
 8124020:	f240 1245 	movw	r2, #325	; 0x145
 8124024:	4909      	ldr	r1, [pc, #36]	; (812404c <ip_reass_free_complete_datagram+0x134>)
 8124026:	4804      	ldr	r0, [pc, #16]	; (8124038 <ip_reass_free_complete_datagram+0x120>)
 8124028:	f002 f984 	bl	8126334 <iprintf>
 812402c:	e7b4      	b.n	8123f98 <ip_reass_free_complete_datagram+0x80>
 812402e:	bf00      	nop
 8124030:	08146e2c 	.word	0x08146e2c
 8124034:	08146e80 	.word	0x08146e80
 8124038:	0812b014 	.word	0x0812b014
 812403c:	2002e7e8 	.word	0x2002e7e8
 8124040:	2002e7e4 	.word	0x2002e7e4
 8124044:	08146ed0 	.word	0x08146ed0
 8124048:	08146e74 	.word	0x08146e74
 812404c:	08146eb4 	.word	0x08146eb4
 8124050:	08146e94 	.word	0x08146e94

08124054 <ip_reass_remove_oldest_datagram>:
{
 8124054:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  int pbufs_freed = 0, pbufs_freed_current;
 8124058:	2700      	movs	r7, #0
 812405a:	f8df 8068 	ldr.w	r8, [pc, #104]	; 81240c4 <ip_reass_remove_oldest_datagram+0x70>
{
 812405e:	4605      	mov	r5, r0
 8124060:	460e      	mov	r6, r1
    r = reassdatagrams;
 8124062:	f8d8 3000 	ldr.w	r3, [r8]
    while (r != NULL) {
 8124066:	b1f3      	cbz	r3, 81240a6 <ip_reass_remove_oldest_datagram+0x52>
    other_datagrams = 0;
 8124068:	2400      	movs	r4, #0
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 812406a:	f8d5 e00c 	ldr.w	lr, [r5, #12]
    oldest_prev = NULL;
 812406e:	4621      	mov	r1, r4
    prev = NULL;
 8124070:	46a4      	mov	ip, r4
    oldest = NULL;
 8124072:	4620      	mov	r0, r4
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 8124074:	695a      	ldr	r2, [r3, #20]
 8124076:	4572      	cmp	r2, lr
 8124078:	d018      	beq.n	81240ac <ip_reass_remove_oldest_datagram+0x58>
        other_datagrams++;
 812407a:	3401      	adds	r4, #1
        if (oldest == NULL) {
 812407c:	b120      	cbz	r0, 8124088 <ip_reass_remove_oldest_datagram+0x34>
        } else if (r->timer <= oldest->timer) {
 812407e:	f893 901f 	ldrb.w	r9, [r3, #31]
 8124082:	7fc2      	ldrb	r2, [r0, #31]
 8124084:	4591      	cmp	r9, r2
 8124086:	d801      	bhi.n	812408c <ip_reass_remove_oldest_datagram+0x38>
 8124088:	4661      	mov	r1, ip
 812408a:	4618      	mov	r0, r3
      if (r->next != NULL) {
 812408c:	681a      	ldr	r2, [r3, #0]
 812408e:	469c      	mov	ip, r3
 8124090:	4613      	mov	r3, r2
 8124092:	2a00      	cmp	r2, #0
 8124094:	d1ee      	bne.n	8124074 <ip_reass_remove_oldest_datagram+0x20>
    if (oldest != NULL) {
 8124096:	b110      	cbz	r0, 812409e <ip_reass_remove_oldest_datagram+0x4a>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 8124098:	f7ff ff3e 	bl	8123f18 <ip_reass_free_complete_datagram>
      pbufs_freed += pbufs_freed_current;
 812409c:	4407      	add	r7, r0
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 812409e:	42b7      	cmp	r7, r6
 81240a0:	da01      	bge.n	81240a6 <ip_reass_remove_oldest_datagram+0x52>
 81240a2:	2c01      	cmp	r4, #1
 81240a4:	dcdd      	bgt.n	8124062 <ip_reass_remove_oldest_datagram+0xe>
}
 81240a6:	4638      	mov	r0, r7
 81240a8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 81240ac:	699a      	ldr	r2, [r3, #24]
 81240ae:	f8d5 9010 	ldr.w	r9, [r5, #16]
 81240b2:	454a      	cmp	r2, r9
 81240b4:	d1e1      	bne.n	812407a <ip_reass_remove_oldest_datagram+0x26>
 81240b6:	f8b3 900c 	ldrh.w	r9, [r3, #12]
 81240ba:	88aa      	ldrh	r2, [r5, #4]
 81240bc:	4591      	cmp	r9, r2
 81240be:	d1dc      	bne.n	812407a <ip_reass_remove_oldest_datagram+0x26>
 81240c0:	e7e4      	b.n	812408c <ip_reass_remove_oldest_datagram+0x38>
 81240c2:	bf00      	nop
 81240c4:	2002e7e8 	.word	0x2002e7e8

081240c8 <ip_reass_tmr>:
{
 81240c8:	b538      	push	{r3, r4, r5, lr}
  r = reassdatagrams;
 81240ca:	4b0a      	ldr	r3, [pc, #40]	; (81240f4 <ip_reass_tmr+0x2c>)
 81240cc:	6818      	ldr	r0, [r3, #0]
  while (r != NULL) {
 81240ce:	b140      	cbz	r0, 81240e2 <ip_reass_tmr+0x1a>
  struct ip_reassdata *r, *prev = NULL;
 81240d0:	2400      	movs	r4, #0
    if (r->timer > 0) {
 81240d2:	7fc3      	ldrb	r3, [r0, #31]
      r->timer--;
 81240d4:	1e5a      	subs	r2, r3, #1
    if (r->timer > 0) {
 81240d6:	b12b      	cbz	r3, 81240e4 <ip_reass_tmr+0x1c>
 81240d8:	4604      	mov	r4, r0
      r->timer--;
 81240da:	77c2      	strb	r2, [r0, #31]
      r = r->next;
 81240dc:	6800      	ldr	r0, [r0, #0]
  while (r != NULL) {
 81240de:	2800      	cmp	r0, #0
 81240e0:	d1f7      	bne.n	81240d2 <ip_reass_tmr+0xa>
}
 81240e2:	bd38      	pop	{r3, r4, r5, pc}
      r = r->next;
 81240e4:	6805      	ldr	r5, [r0, #0]
      ip_reass_free_complete_datagram(tmp, prev);
 81240e6:	4621      	mov	r1, r4
 81240e8:	f7ff ff16 	bl	8123f18 <ip_reass_free_complete_datagram>
      r = r->next;
 81240ec:	4628      	mov	r0, r5
  while (r != NULL) {
 81240ee:	2800      	cmp	r0, #0
 81240f0:	d1ef      	bne.n	81240d2 <ip_reass_tmr+0xa>
 81240f2:	e7f6      	b.n	81240e2 <ip_reass_tmr+0x1a>
 81240f4:	2002e7e8 	.word	0x2002e7e8

081240f8 <ip4_reass>:
{
 81240f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  fraghdr = (struct ip_hdr *)p->payload;
 81240fc:	f8d0 a004 	ldr.w	sl, [r0, #4]
{
 8124100:	b085      	sub	sp, #20
 8124102:	4605      	mov	r5, r0
  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 8124104:	f89a 3000 	ldrb.w	r3, [sl]
 8124108:	f003 030f 	and.w	r3, r3, #15
 812410c:	2b05      	cmp	r3, #5
 812410e:	f040 8089 	bne.w	8124224 <ip4_reass+0x12c>
  offset = IPH_OFFSET_BYTES(fraghdr);
 8124112:	f8ba 0006 	ldrh.w	r0, [sl, #6]
 8124116:	f7f6 f807 	bl	811a128 <lwip_htons>
 812411a:	4606      	mov	r6, r0
  len = lwip_ntohs(IPH_LEN(fraghdr));
 812411c:	f8ba 0002 	ldrh.w	r0, [sl, #2]
 8124120:	f7f6 f802 	bl	811a128 <lwip_htons>
  hlen = IPH_HL_BYTES(fraghdr);
 8124124:	f89a 2000 	ldrb.w	r2, [sl]
 8124128:	f002 020f 	and.w	r2, r2, #15
  if (hlen > len) {
 812412c:	ebb0 0f82 	cmp.w	r0, r2, lsl #2
 8124130:	ea4f 0382 	mov.w	r3, r2, lsl #2
 8124134:	d376      	bcc.n	8124224 <ip4_reass+0x12c>
  len = (u16_t)(len - hlen);
 8124136:	1ac3      	subs	r3, r0, r3
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 8124138:	f8df 82f4 	ldr.w	r8, [pc, #756]	; 8124430 <ip4_reass+0x338>
  clen = pbuf_clen(p);
 812413c:	4628      	mov	r0, r5
  len = (u16_t)(len - hlen);
 812413e:	b29b      	uxth	r3, r3
 8124140:	9300      	str	r3, [sp, #0]
  clen = pbuf_clen(p);
 8124142:	f7f8 f841 	bl	811c1c8 <pbuf_clen>
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 8124146:	f8b8 3000 	ldrh.w	r3, [r8]
  clen = pbuf_clen(p);
 812414a:	4607      	mov	r7, r0
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 812414c:	4403      	add	r3, r0
 812414e:	2b14      	cmp	r3, #20
 8124150:	f300 80e5 	bgt.w	812431e <ip4_reass+0x226>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8124154:	f8df 92dc 	ldr.w	r9, [pc, #732]	; 8124434 <ip4_reass+0x33c>
 8124158:	f8d9 4000 	ldr.w	r4, [r9]
 812415c:	2c00      	cmp	r4, #0
 812415e:	f000 80ec 	beq.w	812433a <ip4_reass+0x242>
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 8124162:	f8da 200c 	ldr.w	r2, [sl, #12]
 8124166:	e003      	b.n	8124170 <ip4_reass+0x78>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8124168:	6824      	ldr	r4, [r4, #0]
 812416a:	2c00      	cmp	r4, #0
 812416c:	f000 80e5 	beq.w	812433a <ip4_reass+0x242>
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 8124170:	6963      	ldr	r3, [r4, #20]
 8124172:	4293      	cmp	r3, r2
 8124174:	d1f8      	bne.n	8124168 <ip4_reass+0x70>
 8124176:	f8da 3010 	ldr.w	r3, [sl, #16]
 812417a:	69a1      	ldr	r1, [r4, #24]
 812417c:	4299      	cmp	r1, r3
 812417e:	d1f3      	bne.n	8124168 <ip4_reass+0x70>
 8124180:	89a1      	ldrh	r1, [r4, #12]
 8124182:	f8ba 3004 	ldrh.w	r3, [sl, #4]
 8124186:	4299      	cmp	r1, r3
 8124188:	d1ee      	bne.n	8124168 <ip4_reass+0x70>
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 812418a:	f8ba 0006 	ldrh.w	r0, [sl, #6]
 812418e:	f7f5 ffcb 	bl	811a128 <lwip_htons>
 8124192:	f3c0 000c 	ubfx	r0, r0, #0, #13
 8124196:	2800      	cmp	r0, #0
 8124198:	f000 80a9 	beq.w	81242ee <ip4_reass+0x1f6>
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 812419c:	f8ba 3006 	ldrh.w	r3, [sl, #6]
  offset = IPH_OFFSET_BYTES(fraghdr);
 81241a0:	f3c6 060c 	ubfx	r6, r6, #0, #13
  if (is_last) {
 81241a4:	f013 0320 	ands.w	r3, r3, #32
  offset = IPH_OFFSET_BYTES(fraghdr);
 81241a8:	ea4f 06c6 	mov.w	r6, r6, lsl #3
  if (is_last) {
 81241ac:	9301      	str	r3, [sp, #4]
 81241ae:	d108      	bne.n	81241c2 <ip4_reass+0xca>
    u16_t datagram_len = (u16_t)(offset + len);
 81241b0:	9b00      	ldr	r3, [sp, #0]
 81241b2:	18f3      	adds	r3, r6, r3
 81241b4:	b29b      	uxth	r3, r3
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 81241b6:	429e      	cmp	r6, r3
 81241b8:	d812      	bhi.n	81241e0 <ip4_reass+0xe8>
 81241ba:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 81241be:	4293      	cmp	r3, r2
 81241c0:	d80e      	bhi.n	81241e0 <ip4_reass+0xe8>
  fraghdr = (struct ip_hdr *)new_p->payload;
 81241c2:	f8d5 a004 	ldr.w	sl, [r5, #4]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 81241c6:	f8ba 0002 	ldrh.w	r0, [sl, #2]
 81241ca:	f7f5 ffad 	bl	811a128 <lwip_htons>
  hlen = IPH_HL_BYTES(fraghdr);
 81241ce:	f89a 2000 	ldrb.w	r2, [sl]
 81241d2:	f002 020f 	and.w	r2, r2, #15
  if (hlen > len) {
 81241d6:	ebb0 0f82 	cmp.w	r0, r2, lsl #2
 81241da:	ea4f 0382 	mov.w	r3, r2, lsl #2
 81241de:	d229      	bcs.n	8124234 <ip4_reass+0x13c>
  if (ipr->p == NULL) {
 81241e0:	6866      	ldr	r6, [r4, #4]
 81241e2:	b9fe      	cbnz	r6, 8124224 <ip4_reass+0x12c>
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 81241e4:	f8d9 3000 	ldr.w	r3, [r9]
 81241e8:	42a3      	cmp	r3, r4
 81241ea:	d014      	beq.n	8124216 <ip4_reass+0x11e>
 81241ec:	4b8c      	ldr	r3, [pc, #560]	; (8124420 <ip4_reass+0x328>)
 81241ee:	f240 22ab 	movw	r2, #683	; 0x2ab
 81241f2:	498c      	ldr	r1, [pc, #560]	; (8124424 <ip4_reass+0x32c>)
 81241f4:	488c      	ldr	r0, [pc, #560]	; (8124428 <ip4_reass+0x330>)
 81241f6:	f002 f89d 	bl	8126334 <iprintf>
  if (reassdatagrams == ipr) {
 81241fa:	f8d9 3000 	ldr.w	r3, [r9]
 81241fe:	429c      	cmp	r4, r3
 8124200:	d009      	beq.n	8124216 <ip4_reass+0x11e>
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 8124202:	4b87      	ldr	r3, [pc, #540]	; (8124420 <ip4_reass+0x328>)
 8124204:	f240 1245 	movw	r2, #325	; 0x145
 8124208:	4988      	ldr	r1, [pc, #544]	; (812442c <ip4_reass+0x334>)
 812420a:	4887      	ldr	r0, [pc, #540]	; (8124428 <ip4_reass+0x330>)
 812420c:	f002 f892 	bl	8126334 <iprintf>
    prev->next = ipr->next;
 8124210:	6823      	ldr	r3, [r4, #0]
 8124212:	6033      	str	r3, [r6, #0]
 8124214:	deff      	udf	#255	; 0xff
    reassdatagrams = ipr->next;
 8124216:	6823      	ldr	r3, [r4, #0]
  memp_free(MEMP_REASSDATA, ipr);
 8124218:	4621      	mov	r1, r4
 812421a:	2005      	movs	r0, #5
    reassdatagrams = ipr->next;
 812421c:	f8c9 3000 	str.w	r3, [r9]
  memp_free(MEMP_REASSDATA, ipr);
 8124220:	f7f7 faa6 	bl	811b770 <memp_free>
  pbuf_free(p);
 8124224:	4628      	mov	r0, r5
  return NULL;
 8124226:	2600      	movs	r6, #0
  pbuf_free(p);
 8124228:	f7f7 ffba 	bl	811c1a0 <pbuf_free>
}
 812422c:	4630      	mov	r0, r6
 812422e:	b005      	add	sp, #20
 8124230:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  len = (u16_t)(len - hlen);
 8124234:	1ac3      	subs	r3, r0, r3
  offset = IPH_OFFSET_BYTES(fraghdr);
 8124236:	f8ba 0006 	ldrh.w	r0, [sl, #6]
  len = (u16_t)(len - hlen);
 812423a:	fa1f fa83 	uxth.w	sl, r3
  offset = IPH_OFFSET_BYTES(fraghdr);
 812423e:	f7f5 ff73 	bl	811a128 <lwip_htons>
 8124242:	f3c0 000c 	ubfx	r0, r0, #0, #13
  iprh = (struct ip_reass_helper *)new_p->payload;
 8124246:	f8d5 b004 	ldr.w	fp, [r5, #4]
  offset = IPH_OFFSET_BYTES(fraghdr);
 812424a:	00c2      	lsls	r2, r0, #3
  iprh = (struct ip_reass_helper *)new_p->payload;
 812424c:	f8cd b008 	str.w	fp, [sp, #8]
  iprh->end = (u16_t)(offset + len);
 8124250:	eb0a 0302 	add.w	r3, sl, r2
  iprh->start = offset;
 8124254:	f8ab 2004 	strh.w	r2, [fp, #4]
  iprh->end = (u16_t)(offset + len);
 8124258:	f8ab 3006 	strh.w	r3, [fp, #6]
 812425c:	b29b      	uxth	r3, r3
 812425e:	4619      	mov	r1, r3
 8124260:	9303      	str	r3, [sp, #12]
  iprh->next_pbuf = NULL;
 8124262:	2300      	movs	r3, #0
  if (iprh->end < offset) {
 8124264:	428a      	cmp	r2, r1
  iprh->next_pbuf = NULL;
 8124266:	f88b 3000 	strb.w	r3, [fp]
 812426a:	f88b 3001 	strb.w	r3, [fp, #1]
 812426e:	f88b 3002 	strb.w	r3, [fp, #2]
 8124272:	f88b 3003 	strb.w	r3, [fp, #3]
  if (iprh->end < offset) {
 8124276:	d8b3      	bhi.n	81241e0 <ip4_reass+0xe8>
  for (q = ipr->p; q != NULL;) {
 8124278:	6861      	ldr	r1, [r4, #4]
 812427a:	2900      	cmp	r1, #0
 812427c:	f000 80c4 	beq.w	8124408 <ip4_reass+0x310>
  int valid = 1;
 8124280:	f04f 0a01 	mov.w	sl, #1
 8124284:	4694      	mov	ip, r2
 8124286:	e00e      	b.n	81242a6 <ip4_reass+0x1ae>
    } else if (iprh->start == iprh_tmp->start) {
 8124288:	d0cc      	beq.n	8124224 <ip4_reass+0x12c>
    } else if (iprh->start < iprh_tmp->end) {
 812428a:	f8b3 e006 	ldrh.w	lr, [r3, #6]
 812428e:	45f4      	cmp	ip, lr
 8124290:	d3c8      	bcc.n	8124224 <ip4_reass+0x12c>
      if (iprh_prev != NULL) {
 8124292:	b122      	cbz	r2, 812429e <ip4_reass+0x1a6>
        if (iprh_prev->end != iprh_tmp->start) {
 8124294:	88d2      	ldrh	r2, [r2, #6]
          valid = 0;
 8124296:	4282      	cmp	r2, r0
 8124298:	bf18      	it	ne
 812429a:	f04f 0a00 	movne.w	sl, #0
    q = iprh_tmp->next_pbuf;
 812429e:	6819      	ldr	r1, [r3, #0]
  for (q = ipr->p; q != NULL;) {
 81242a0:	2900      	cmp	r1, #0
 81242a2:	f000 808a 	beq.w	81243ba <ip4_reass+0x2c2>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 81242a6:	461a      	mov	r2, r3
 81242a8:	684b      	ldr	r3, [r1, #4]
    if (iprh->start < iprh_tmp->start) {
 81242aa:	8898      	ldrh	r0, [r3, #4]
 81242ac:	4584      	cmp	ip, r0
 81242ae:	d2eb      	bcs.n	8124288 <ip4_reass+0x190>
      iprh->next_pbuf = q;
 81242b0:	4613      	mov	r3, r2
 81242b2:	f8cb 1000 	str.w	r1, [fp]
 81242b6:	4662      	mov	r2, ip
 81242b8:	469c      	mov	ip, r3
      if (iprh_prev != NULL) {
 81242ba:	2b00      	cmp	r3, #0
 81242bc:	d066      	beq.n	812438c <ip4_reass+0x294>
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 81242be:	88db      	ldrh	r3, [r3, #6]
 81242c0:	429a      	cmp	r2, r3
 81242c2:	d3af      	bcc.n	8124224 <ip4_reass+0x12c>
 81242c4:	9903      	ldr	r1, [sp, #12]
 81242c6:	4281      	cmp	r1, r0
 81242c8:	d8ac      	bhi.n	8124224 <ip4_reass+0x12c>
        if (iprh_prev->end != iprh->start) {
 81242ca:	429a      	cmp	r2, r3
        iprh_prev->next_pbuf = new_p;
 81242cc:	f8cc 5000 	str.w	r5, [ip]
        if (iprh_prev->end != iprh->start) {
 81242d0:	d061      	beq.n	8124396 <ip4_reass+0x29e>
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 81242d2:	9b01      	ldr	r3, [sp, #4]
 81242d4:	2b00      	cmp	r3, #0
 81242d6:	f000 808a 	beq.w	81243ee <ip4_reass+0x2f6>
 81242da:	7fa3      	ldrb	r3, [r4, #30]
 81242dc:	07db      	lsls	r3, r3, #31
 81242de:	d462      	bmi.n	81243a6 <ip4_reass+0x2ae>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 81242e0:	f8b8 3000 	ldrh.w	r3, [r8]
  return NULL;
 81242e4:	2600      	movs	r6, #0
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 81242e6:	441f      	add	r7, r3
 81242e8:	f8a8 7000 	strh.w	r7, [r8]
  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 81242ec:	e79e      	b.n	812422c <ip4_reass+0x134>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 81242ee:	89e0      	ldrh	r0, [r4, #14]
 81242f0:	f7f5 ff1a 	bl	811a128 <lwip_htons>
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 81242f4:	f3c0 000c 	ubfx	r0, r0, #0, #13
 81242f8:	2800      	cmp	r0, #0
 81242fa:	f43f af4f 	beq.w	812419c <ip4_reass+0xa4>
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 81242fe:	f8da 3000 	ldr.w	r3, [sl]
 8124302:	f8da 0004 	ldr.w	r0, [sl, #4]
 8124306:	f8da 1008 	ldr.w	r1, [sl, #8]
 812430a:	f8da 200c 	ldr.w	r2, [sl, #12]
 812430e:	60a3      	str	r3, [r4, #8]
 8124310:	60e0      	str	r0, [r4, #12]
 8124312:	6121      	str	r1, [r4, #16]
 8124314:	6162      	str	r2, [r4, #20]
 8124316:	f8da 3010 	ldr.w	r3, [sl, #16]
 812431a:	61a3      	str	r3, [r4, #24]
 812431c:	e73e      	b.n	812419c <ip4_reass+0xa4>
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 812431e:	4601      	mov	r1, r0
 8124320:	4650      	mov	r0, sl
 8124322:	f7ff fe97 	bl	8124054 <ip_reass_remove_oldest_datagram>
 8124326:	2800      	cmp	r0, #0
 8124328:	f43f af7c 	beq.w	8124224 <ip4_reass+0x12c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 812432c:	f8b8 3000 	ldrh.w	r3, [r8]
 8124330:	443b      	add	r3, r7
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8124332:	2b14      	cmp	r3, #20
 8124334:	f77f af0e 	ble.w	8124154 <ip4_reass+0x5c>
 8124338:	e774      	b.n	8124224 <ip4_reass+0x12c>
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 812433a:	f44f 728f 	mov.w	r2, #286	; 0x11e
 812433e:	4938      	ldr	r1, [pc, #224]	; (8124420 <ip4_reass+0x328>)
 8124340:	2005      	movs	r0, #5
 8124342:	f7f7 f9df 	bl	811b704 <memp_malloc_fn>
  if (ipr == NULL) {
 8124346:	4604      	mov	r4, r0
 8124348:	b178      	cbz	r0, 812436a <ip4_reass+0x272>
  memset(ipr, 0, sizeof(struct ip_reassdata));
 812434a:	2300      	movs	r3, #0
 812434c:	61e3      	str	r3, [r4, #28]
 812434e:	60a3      	str	r3, [r4, #8]
 8124350:	60e3      	str	r3, [r4, #12]
 8124352:	6123      	str	r3, [r4, #16]
 8124354:	6163      	str	r3, [r4, #20]
 8124356:	61a3      	str	r3, [r4, #24]
 8124358:	6063      	str	r3, [r4, #4]
  ipr->next = reassdatagrams;
 812435a:	f8d9 3000 	ldr.w	r3, [r9]
  reassdatagrams = ipr;
 812435e:	f8c9 4000 	str.w	r4, [r9]
  ipr->next = reassdatagrams;
 8124362:	6023      	str	r3, [r4, #0]
  ipr->timer = IP_REASS_MAXAGE;
 8124364:	230f      	movs	r3, #15
 8124366:	77e3      	strb	r3, [r4, #31]
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 8124368:	e7c9      	b.n	81242fe <ip4_reass+0x206>
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 812436a:	4639      	mov	r1, r7
 812436c:	4650      	mov	r0, sl
 812436e:	f7ff fe71 	bl	8124054 <ip_reass_remove_oldest_datagram>
 8124372:	4287      	cmp	r7, r0
 8124374:	f73f af56 	bgt.w	8124224 <ip4_reass+0x12c>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8124378:	f44f 7291 	mov.w	r2, #290	; 0x122
 812437c:	4928      	ldr	r1, [pc, #160]	; (8124420 <ip4_reass+0x328>)
 812437e:	2005      	movs	r0, #5
 8124380:	f7f7 f9c0 	bl	811b704 <memp_malloc_fn>
    if (ipr == NULL)
 8124384:	4604      	mov	r4, r0
 8124386:	2800      	cmp	r0, #0
 8124388:	d1df      	bne.n	812434a <ip4_reass+0x252>
 812438a:	e74b      	b.n	8124224 <ip4_reass+0x12c>
        if (iprh->end > iprh_tmp->start) {
 812438c:	9b03      	ldr	r3, [sp, #12]
 812438e:	4283      	cmp	r3, r0
 8124390:	f63f af48 	bhi.w	8124224 <ip4_reass+0x12c>
        ipr->p = new_p;
 8124394:	6065      	str	r5, [r4, #4]
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8124396:	9b01      	ldr	r3, [sp, #4]
 8124398:	b19b      	cbz	r3, 81243c2 <ip4_reass+0x2ca>
 812439a:	7fa3      	ldrb	r3, [r4, #30]
 812439c:	07d9      	lsls	r1, r3, #31
 812439e:	d59f      	bpl.n	81242e0 <ip4_reass+0x1e8>
    if (valid) {
 81243a0:	f1ba 0f00 	cmp.w	sl, #0
 81243a4:	d138      	bne.n	8124418 <ip4_reass+0x320>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 81243a6:	f8b8 3000 	ldrh.w	r3, [r8]
 81243aa:	441f      	add	r7, r3
 81243ac:	f8a8 7000 	strh.w	r7, [r8]
  return NULL;
 81243b0:	2600      	movs	r6, #0
}
 81243b2:	4630      	mov	r0, r6
 81243b4:	b005      	add	sp, #20
 81243b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (iprh_prev->end != iprh->start) {
 81243ba:	45f4      	cmp	ip, lr
      iprh_prev->next_pbuf = new_p;
 81243bc:	601d      	str	r5, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 81243be:	d188      	bne.n	81242d2 <ip4_reass+0x1da>
 81243c0:	e7e9      	b.n	8124396 <ip4_reass+0x29e>
    if (valid) {
 81243c2:	f1ba 0f00 	cmp.w	sl, #0
 81243c6:	d012      	beq.n	81243ee <ip4_reass+0x2f6>
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 81243c8:	6863      	ldr	r3, [r4, #4]
 81243ca:	b183      	cbz	r3, 81243ee <ip4_reass+0x2f6>
 81243cc:	6859      	ldr	r1, [r3, #4]
 81243ce:	888b      	ldrh	r3, [r1, #4]
 81243d0:	2b00      	cmp	r3, #0
 81243d2:	d031      	beq.n	8124438 <ip4_reass+0x340>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 81243d4:	f8b8 3000 	ldrh.w	r3, [r8]
 81243d8:	441f      	add	r7, r3
  if (is_last) {
 81243da:	9b01      	ldr	r3, [sp, #4]
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 81243dc:	f8a8 7000 	strh.w	r7, [r8]
  if (is_last) {
 81243e0:	2b00      	cmp	r3, #0
 81243e2:	d1e5      	bne.n	81243b0 <ip4_reass+0x2b8>
 81243e4:	e008      	b.n	81243f8 <ip4_reass+0x300>
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 81243e6:	f8bb 3004 	ldrh.w	r3, [fp, #4]
 81243ea:	4659      	mov	r1, fp
 81243ec:	b323      	cbz	r3, 8124438 <ip4_reass+0x340>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 81243ee:	f8b8 3000 	ldrh.w	r3, [r8]
 81243f2:	441f      	add	r7, r3
 81243f4:	f8a8 7000 	strh.w	r7, [r8]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 81243f8:	7fa3      	ldrb	r3, [r4, #30]
    u16_t datagram_len = (u16_t)(offset + len);
 81243fa:	9a00      	ldr	r2, [sp, #0]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 81243fc:	f043 0301 	orr.w	r3, r3, #1
    u16_t datagram_len = (u16_t)(offset + len);
 8124400:	4416      	add	r6, r2
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 8124402:	77a3      	strb	r3, [r4, #30]
    ipr->datagram_len = datagram_len;
 8124404:	83a6      	strh	r6, [r4, #28]
  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 8124406:	e7d3      	b.n	81243b0 <ip4_reass+0x2b8>
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8124408:	9b01      	ldr	r3, [sp, #4]
      ipr->p = new_p;
 812440a:	6065      	str	r5, [r4, #4]
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 812440c:	2b00      	cmp	r3, #0
 812440e:	d0ea      	beq.n	81243e6 <ip4_reass+0x2ee>
 8124410:	7fa3      	ldrb	r3, [r4, #30]
 8124412:	07da      	lsls	r2, r3, #31
 8124414:	f57f af64 	bpl.w	81242e0 <ip4_reass+0x1e8>
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 8124418:	6863      	ldr	r3, [r4, #4]
 812441a:	2b00      	cmp	r3, #0
 812441c:	d0c3      	beq.n	81243a6 <ip4_reass+0x2ae>
 812441e:	e7d5      	b.n	81243cc <ip4_reass+0x2d4>
 8124420:	08146e2c 	.word	0x08146e2c
 8124424:	08146f44 	.word	0x08146f44
 8124428:	0812b014 	.word	0x0812b014
 812442c:	08146eb4 	.word	0x08146eb4
 8124430:	2002e7e4 	.word	0x2002e7e4
 8124434:	2002e7e8 	.word	0x2002e7e8
        q = iprh->next_pbuf;
 8124438:	f8db 3000 	ldr.w	r3, [fp]
        while (q != NULL) {
 812443c:	b153      	cbz	r3, 8124454 <ip4_reass+0x35c>
 812443e:	9a02      	ldr	r2, [sp, #8]
          iprh = (struct ip_reass_helper *)q->payload;
 8124440:	4610      	mov	r0, r2
 8124442:	685a      	ldr	r2, [r3, #4]
          if (iprh_prev->end != iprh->start) {
 8124444:	88c0      	ldrh	r0, [r0, #6]
 8124446:	8893      	ldrh	r3, [r2, #4]
 8124448:	4298      	cmp	r0, r3
 812444a:	d1c3      	bne.n	81243d4 <ip4_reass+0x2dc>
          q = iprh->next_pbuf;
 812444c:	6813      	ldr	r3, [r2, #0]
        while (q != NULL) {
 812444e:	2b00      	cmp	r3, #0
 8124450:	d1f6      	bne.n	8124440 <ip4_reass+0x348>
 8124452:	9202      	str	r2, [sp, #8]
          LWIP_ASSERT("sanity check",
 8124454:	9b02      	ldr	r3, [sp, #8]
 8124456:	428b      	cmp	r3, r1
 8124458:	d110      	bne.n	812447c <ip4_reass+0x384>
 812445a:	4b40      	ldr	r3, [pc, #256]	; (812455c <ip4_reass+0x464>)
 812445c:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8124460:	493f      	ldr	r1, [pc, #252]	; (8124560 <ip4_reass+0x468>)
 8124462:	4840      	ldr	r0, [pc, #256]	; (8124564 <ip4_reass+0x46c>)
 8124464:	f001 ff66 	bl	8126334 <iprintf>
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 8124468:	9b02      	ldr	r3, [sp, #8]
 812446a:	681b      	ldr	r3, [r3, #0]
 812446c:	b133      	cbz	r3, 812447c <ip4_reass+0x384>
 812446e:	4b3b      	ldr	r3, [pc, #236]	; (812455c <ip4_reass+0x464>)
 8124470:	f44f 72f1 	mov.w	r2, #482	; 0x1e2
 8124474:	493c      	ldr	r1, [pc, #240]	; (8124568 <ip4_reass+0x470>)
 8124476:	483b      	ldr	r0, [pc, #236]	; (8124564 <ip4_reass+0x46c>)
 8124478:	f001 ff5c 	bl	8126334 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 812447c:	f8b8 3000 	ldrh.w	r3, [r8]
 8124480:	441f      	add	r7, r3
  if (is_last) {
 8124482:	9b01      	ldr	r3, [sp, #4]
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 8124484:	f8a8 7000 	strh.w	r7, [r8]
  if (is_last) {
 8124488:	2b00      	cmp	r3, #0
 812448a:	d15b      	bne.n	8124544 <ip4_reass+0x44c>
    u16_t datagram_len = (u16_t)(offset + len);
 812448c:	9800      	ldr	r0, [sp, #0]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 812448e:	7fa3      	ldrb	r3, [r4, #30]
    u16_t datagram_len = (u16_t)(offset + len);
 8124490:	4430      	add	r0, r6
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 8124492:	f043 0301 	orr.w	r3, r3, #1
    u16_t datagram_len = (u16_t)(offset + len);
 8124496:	b280      	uxth	r0, r0
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 8124498:	77a3      	strb	r3, [r4, #30]
    ipr->datagram_len = datagram_len;
 812449a:	83a0      	strh	r0, [r4, #28]
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 812449c:	6863      	ldr	r3, [r4, #4]
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 812449e:	3014      	adds	r0, #20
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 81244a0:	68e5      	ldr	r5, [r4, #12]
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 81244a2:	685e      	ldr	r6, [r3, #4]
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 81244a4:	b280      	uxth	r0, r0
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 81244a6:	68a3      	ldr	r3, [r4, #8]
 81244a8:	6921      	ldr	r1, [r4, #16]
 81244aa:	6962      	ldr	r2, [r4, #20]
 81244ac:	6075      	str	r5, [r6, #4]
 81244ae:	60b1      	str	r1, [r6, #8]
 81244b0:	60f2      	str	r2, [r6, #12]
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 81244b2:	6835      	ldr	r5, [r6, #0]
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 81244b4:	6033      	str	r3, [r6, #0]
 81244b6:	69a3      	ldr	r3, [r4, #24]
 81244b8:	6133      	str	r3, [r6, #16]
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 81244ba:	f7f5 fe35 	bl	811a128 <lwip_htons>
    IPH_OFFSET_SET(fraghdr, 0);
 81244be:	2300      	movs	r3, #0
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 81244c0:	8070      	strh	r0, [r6, #2]
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
 81244c2:	2114      	movs	r1, #20
 81244c4:	4630      	mov	r0, r6
    IPH_OFFSET_SET(fraghdr, 0);
 81244c6:	71b3      	strb	r3, [r6, #6]
 81244c8:	71f3      	strb	r3, [r6, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 81244ca:	72b3      	strb	r3, [r6, #10]
 81244cc:	72f3      	strb	r3, [r6, #11]
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
 81244ce:	f7f6 fbd3 	bl	811ac78 <inet_chksum>
 81244d2:	8170      	strh	r0, [r6, #10]
    p = ipr->p;
 81244d4:	6866      	ldr	r6, [r4, #4]
    while (r != NULL) {
 81244d6:	b15d      	cbz	r5, 81244f0 <ip4_reass+0x3f8>
      iprh = (struct ip_reass_helper *)r->payload;
 81244d8:	686f      	ldr	r7, [r5, #4]
      pbuf_remove_header(r, IP_HLEN);
 81244da:	4628      	mov	r0, r5
 81244dc:	2114      	movs	r1, #20
 81244de:	f7f7 fdd3 	bl	811c088 <pbuf_remove_header>
      pbuf_cat(p, r);
 81244e2:	4629      	mov	r1, r5
 81244e4:	4630      	mov	r0, r6
 81244e6:	f7f7 fe8d 	bl	811c204 <pbuf_cat>
      r = iprh->next_pbuf;
 81244ea:	683d      	ldr	r5, [r7, #0]
    while (r != NULL) {
 81244ec:	2d00      	cmp	r5, #0
 81244ee:	d1f3      	bne.n	81244d8 <ip4_reass+0x3e0>
    if (ipr == reassdatagrams) {
 81244f0:	f8d9 5000 	ldr.w	r5, [r9]
 81244f4:	42a5      	cmp	r5, r4
 81244f6:	d005      	beq.n	8124504 <ip4_reass+0x40c>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 81244f8:	b335      	cbz	r5, 8124548 <ip4_reass+0x450>
        if (ipr_prev->next == ipr) {
 81244fa:	682b      	ldr	r3, [r5, #0]
 81244fc:	42a3      	cmp	r3, r4
 81244fe:	d014      	beq.n	812452a <ip4_reass+0x432>
 8124500:	461d      	mov	r5, r3
 8124502:	e7f9      	b.n	81244f8 <ip4_reass+0x400>
    reassdatagrams = ipr->next;
 8124504:	6823      	ldr	r3, [r4, #0]
 8124506:	f8c9 3000 	str.w	r3, [r9]
  memp_free(MEMP_REASSDATA, ipr);
 812450a:	4621      	mov	r1, r4
 812450c:	2005      	movs	r0, #5
 812450e:	f7f7 f92f 	bl	811b770 <memp_free>
    clen = pbuf_clen(p);
 8124512:	4630      	mov	r0, r6
 8124514:	f7f7 fe58 	bl	811c1c8 <pbuf_clen>
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 8124518:	f8b8 3000 	ldrh.w	r3, [r8]
    clen = pbuf_clen(p);
 812451c:	4604      	mov	r4, r0
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 812451e:	4283      	cmp	r3, r0
 8124520:	d306      	bcc.n	8124530 <ip4_reass+0x438>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 8124522:	1b1b      	subs	r3, r3, r4
 8124524:	f8a8 3000 	strh.w	r3, [r8]
    return p;
 8124528:	e680      	b.n	812422c <ip4_reass+0x134>
    prev->next = ipr->next;
 812452a:	6823      	ldr	r3, [r4, #0]
 812452c:	602b      	str	r3, [r5, #0]
 812452e:	e7ec      	b.n	812450a <ip4_reass+0x412>
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 8124530:	4b0a      	ldr	r3, [pc, #40]	; (812455c <ip4_reass+0x464>)
 8124532:	f240 229b 	movw	r2, #667	; 0x29b
 8124536:	490d      	ldr	r1, [pc, #52]	; (812456c <ip4_reass+0x474>)
 8124538:	480a      	ldr	r0, [pc, #40]	; (8124564 <ip4_reass+0x46c>)
 812453a:	f001 fefb 	bl	8126334 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 812453e:	f8b8 3000 	ldrh.w	r3, [r8]
 8124542:	e7ee      	b.n	8124522 <ip4_reass+0x42a>
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 8124544:	8ba0      	ldrh	r0, [r4, #28]
 8124546:	e7a9      	b.n	812449c <ip4_reass+0x3a4>
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 8124548:	4b04      	ldr	r3, [pc, #16]	; (812455c <ip4_reass+0x464>)
 812454a:	f240 1245 	movw	r2, #325	; 0x145
 812454e:	4908      	ldr	r1, [pc, #32]	; (8124570 <ip4_reass+0x478>)
 8124550:	4804      	ldr	r0, [pc, #16]	; (8124564 <ip4_reass+0x46c>)
 8124552:	f001 feef 	bl	8126334 <iprintf>
    prev->next = ipr->next;
 8124556:	6823      	ldr	r3, [r4, #0]
 8124558:	602b      	str	r3, [r5, #0]
 812455a:	deff      	udf	#255	; 0xff
 812455c:	08146e2c 	.word	0x08146e2c
 8124560:	08146ef4 	.word	0x08146ef4
 8124564:	0812b014 	.word	0x0812b014
 8124568:	08146f04 	.word	0x08146f04
 812456c:	08146f28 	.word	0x08146f28
 8124570:	08146eb4 	.word	0x08146eb4

08124574 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 8124574:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  u16_t newpbuflen = 0;
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 8124578:	8d8b      	ldrh	r3, [r1, #44]	; 0x2c
{
 812457a:	b08f      	sub	sp, #60	; 0x3c
 812457c:	4605      	mov	r5, r0
 812457e:	920c      	str	r2, [sp, #48]	; 0x30
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 8124580:	f1b3 0214 	subs.w	r2, r3, #20
{
 8124584:	9109      	str	r1, [sp, #36]	; 0x24
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 8124586:	bf48      	it	mi
 8124588:	f1a3 020d 	submi.w	r2, r3, #13
  int last;
  u16_t poff = IP_HLEN;
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 812458c:	6843      	ldr	r3, [r0, #4]
 812458e:	9304      	str	r3, [sp, #16]
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 8124590:	f3c2 02cf 	ubfx	r2, r2, #3, #16
  iphdr = original_iphdr;
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 8124594:	781b      	ldrb	r3, [r3, #0]
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 8124596:	9208      	str	r2, [sp, #32]
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 8124598:	f003 030f 	and.w	r3, r3, #15
 812459c:	2b05      	cmp	r3, #5
 812459e:	ea4f 0683 	mov.w	r6, r3, lsl #2
 81245a2:	f040 80ea 	bne.w	812477a <ip4_frag+0x206>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 81245a6:	8943      	ldrh	r3, [r0, #10]
 81245a8:	2b13      	cmp	r3, #19
 81245aa:	f240 80e9 	bls.w	8124780 <ip4_frag+0x20c>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 81245ae:	9b04      	ldr	r3, [sp, #16]
 81245b0:	88d8      	ldrh	r0, [r3, #6]
 81245b2:	f7f5 fdb9 	bl	811a128 <lwip_htons>
  ofo = tmp & IP_OFFMASK;
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;

  left = (u16_t)(p->tot_len - IP_HLEN);
 81245b6:	892b      	ldrh	r3, [r5, #8]
  ofo = tmp & IP_OFFMASK;
 81245b8:	f3c0 020c 	ubfx	r2, r0, #0, #13
  left = (u16_t)(p->tot_len - IP_HLEN);
 81245bc:	3b14      	subs	r3, #20
  ofo = tmp & IP_OFFMASK;
 81245be:	9207      	str	r2, [sp, #28]
  mf_set = tmp & IP_MF;
 81245c0:	f400 5200 	and.w	r2, r0, #8192	; 0x2000
  left = (u16_t)(p->tot_len - IP_HLEN);
 81245c4:	b29b      	uxth	r3, r3
 81245c6:	920d      	str	r2, [sp, #52]	; 0x34
 81245c8:	9305      	str	r3, [sp, #20]

  while (left) {
 81245ca:	2b00      	cmp	r3, #0
 81245cc:	f000 809d 	beq.w	812470a <ip4_frag+0x196>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 81245d0:	9b08      	ldr	r3, [sp, #32]
  u16_t newpbuflen = 0;
 81245d2:	2400      	movs	r4, #0
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
    if (rambuf == NULL) {
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 81245d4:	f8df 81c8 	ldr.w	r8, [pc, #456]	; 81247a0 <ip4_frag+0x22c>
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 81245d8:	00db      	lsls	r3, r3, #3
    LWIP_ASSERT("this needs a pbuf in one piece!",
 81245da:	f8df a1cc 	ldr.w	sl, [pc, #460]	; 81247a8 <ip4_frag+0x234>
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 81245de:	b29b      	uxth	r3, r3
 81245e0:	930a      	str	r3, [sp, #40]	; 0x28
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 81245e2:	f44f 7220 	mov.w	r2, #640	; 0x280
 81245e6:	2114      	movs	r1, #20
 81245e8:	200e      	movs	r0, #14
 81245ea:	f7f7 fc07 	bl	811bdfc <pbuf_alloc>
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 81245ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 81245f0:	9a05      	ldr	r2, [sp, #20]
    if (rambuf == NULL) {
 81245f2:	9003      	str	r0, [sp, #12]
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 81245f4:	4293      	cmp	r3, r2
 81245f6:	bf28      	it	cs
 81245f8:	4613      	movcs	r3, r2
 81245fa:	9306      	str	r3, [sp, #24]
    if (rambuf == NULL) {
 81245fc:	2800      	cmp	r0, #0
 81245fe:	f000 80b9 	beq.w	8124774 <ip4_frag+0x200>
    LWIP_ASSERT("this needs a pbuf in one piece!",
 8124602:	8943      	ldrh	r3, [r0, #10]
 8124604:	2b13      	cmp	r3, #19
 8124606:	f240 8091 	bls.w	812472c <ip4_frag+0x1b8>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 812460a:	9904      	ldr	r1, [sp, #16]
 812460c:	9b03      	ldr	r3, [sp, #12]
 812460e:	680a      	ldr	r2, [r1, #0]
 8124610:	685b      	ldr	r3, [r3, #4]
 8124612:	684f      	ldr	r7, [r1, #4]
 8124614:	6888      	ldr	r0, [r1, #8]
 8124616:	68c9      	ldr	r1, [r1, #12]
 8124618:	605f      	str	r7, [r3, #4]
 812461a:	60d9      	str	r1, [r3, #12]
 812461c:	9904      	ldr	r1, [sp, #16]
 812461e:	601a      	str	r2, [r3, #0]
 8124620:	6098      	str	r0, [r3, #8]
 8124622:	690a      	ldr	r2, [r1, #16]
 8124624:	611a      	str	r2, [r3, #16]
    iphdr = (struct ip_hdr *)rambuf->payload;
 8124626:	9b03      	ldr	r3, [sp, #12]
 8124628:	685b      	ldr	r3, [r3, #4]
 812462a:	930b      	str	r3, [sp, #44]	; 0x2c

    left_to_copy = fragsize;
    while (left_to_copy) {
 812462c:	9b06      	ldr	r3, [sp, #24]
 812462e:	2b00      	cmp	r3, #0
 8124630:	d034      	beq.n	812469c <ip4_frag+0x128>
 8124632:	4699      	mov	r9, r3
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 8124634:	896b      	ldrh	r3, [r5, #10]
 8124636:	1b9c      	subs	r4, r3, r6
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 8124638:	42b3      	cmp	r3, r6
      u16_t plen = (u16_t)(p->len - poff);
 812463a:	b2a4      	uxth	r4, r4
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 812463c:	d36e      	bcc.n	812471c <ip4_frag+0x1a8>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 812463e:	454c      	cmp	r4, r9
 8124640:	bf28      	it	cs
 8124642:	464c      	movcs	r4, r9
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 8124644:	2c00      	cmp	r4, #0
 8124646:	d062      	beq.n	812470e <ip4_frag+0x19a>
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 8124648:	4641      	mov	r1, r8
 812464a:	f240 22bd 	movw	r2, #701	; 0x2bd
 812464e:	2006      	movs	r0, #6
 8124650:	f7f7 f858 	bl	811b704 <memp_malloc_fn>
 8124654:	4683      	mov	fp, r0
      if (pcr == NULL) {
        pbuf_free(rambuf);
        goto memerr;
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8124656:	2241      	movs	r2, #65	; 0x41
 8124658:	4621      	mov	r1, r4
 812465a:	2000      	movs	r0, #0
      if (pcr == NULL) {
 812465c:	f1bb 0f00 	cmp.w	fp, #0
 8124660:	d06f      	beq.n	8124742 <ip4_frag+0x1ce>
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8124662:	9401      	str	r4, [sp, #4]
 8124664:	465b      	mov	r3, fp
 8124666:	686f      	ldr	r7, [r5, #4]
 8124668:	4437      	add	r7, r6
 812466a:	9700      	str	r7, [sp, #0]
 812466c:	f7f7 fc64 	bl	811bf38 <pbuf_alloced_custom>
 8124670:	4607      	mov	r7, r0
      if (newpbuf == NULL) {
        ip_frag_free_pbuf_custom_ref(pcr);
        pbuf_free(rambuf);
        goto memerr;
      }
      pbuf_ref(p);
 8124672:	4628      	mov	r0, r5
      if (newpbuf == NULL) {
 8124674:	2f00      	cmp	r7, #0
 8124676:	d06e      	beq.n	8124756 <ip4_frag+0x1e2>

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 8124678:	eba9 0904 	sub.w	r9, r9, r4
      pbuf_ref(p);
 812467c:	f7f7 fdae 	bl	811c1dc <pbuf_ref>
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 8124680:	4a44      	ldr	r2, [pc, #272]	; (8124794 <ip4_frag+0x220>)
      pbuf_cat(rambuf, newpbuf);
 8124682:	4639      	mov	r1, r7
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 8124684:	fa1f f989 	uxth.w	r9, r9
      pbuf_cat(rambuf, newpbuf);
 8124688:	9803      	ldr	r0, [sp, #12]
      pcr->original = p;
 812468a:	f8cb 5014 	str.w	r5, [fp, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 812468e:	f8cb 2010 	str.w	r2, [fp, #16]
      pbuf_cat(rambuf, newpbuf);
 8124692:	f7f7 fdb7 	bl	811c204 <pbuf_cat>
      if (left_to_copy) {
 8124696:	f1b9 0f00 	cmp.w	r9, #0
 812469a:	d138      	bne.n	812470e <ip4_frag+0x19a>
    }
    poff = (u16_t)(poff + newpbuflen);
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 812469c:	9b09      	ldr	r3, [sp, #36]	; 0x24
    poff = (u16_t)(poff + newpbuflen);
 812469e:	4426      	add	r6, r4

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 81246a0:	9a07      	ldr	r2, [sp, #28]
    last = (left <= netif->mtu - IP_HLEN);
 81246a2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    poff = (u16_t)(poff + newpbuflen);
 81246a4:	b2b6      	uxth	r6, r6
    tmp = (IP_OFFMASK & (ofo));
 81246a6:	f3c2 000c 	ubfx	r0, r2, #0, #13
    if (!last || mf_set) {
 81246aa:	9a05      	ldr	r2, [sp, #20]
    last = (left <= netif->mtu - IP_HLEN);
 81246ac:	3b13      	subs	r3, #19
    if (!last || mf_set) {
 81246ae:	4293      	cmp	r3, r2
 81246b0:	dd44      	ble.n	812473c <ip4_frag+0x1c8>
 81246b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 81246b4:	2b00      	cmp	r3, #0
 81246b6:	d141      	bne.n	812473c <ip4_frag+0x1c8>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 81246b8:	f7f5 fd36 	bl	811a128 <lwip_htons>
 81246bc:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 81246be:	9b06      	ldr	r3, [sp, #24]
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 81246c0:	80f8      	strh	r0, [r7, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 81246c2:	f103 0014 	add.w	r0, r3, #20
 81246c6:	b280      	uxth	r0, r0
 81246c8:	f7f5 fd2e 	bl	811a128 <lwip_htons>
    IPH_CHKSUM_SET(iphdr, 0);
 81246cc:	2300      	movs	r3, #0
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 81246ce:	8078      	strh	r0, [r7, #2]
#if CHECKSUM_GEN_IP
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(iphdr, inet_chksum(iphdr, IP_HLEN));
 81246d0:	2114      	movs	r1, #20
    IPH_CHKSUM_SET(iphdr, 0);
 81246d2:	72bb      	strb	r3, [r7, #10]
      IPH_CHKSUM_SET(iphdr, inet_chksum(iphdr, IP_HLEN));
 81246d4:	4638      	mov	r0, r7
    IPH_CHKSUM_SET(iphdr, 0);
 81246d6:	72fb      	strb	r3, [r7, #11]
      IPH_CHKSUM_SET(iphdr, inet_chksum(iphdr, IP_HLEN));
 81246d8:	f7f6 face 	bl	811ac78 <inet_chksum>
 81246dc:	8178      	strh	r0, [r7, #10]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 81246de:	9f03      	ldr	r7, [sp, #12]
 81246e0:	9809      	ldr	r0, [sp, #36]	; 0x24
 81246e2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 81246e4:	4639      	mov	r1, r7
 81246e6:	6943      	ldr	r3, [r0, #20]
 81246e8:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 81246ea:	4638      	mov	r0, r7
 81246ec:	f7f7 fd58 	bl	811c1a0 <pbuf_free>
    left = (u16_t)(left - fragsize);
 81246f0:	e9dd 2305 	ldrd	r2, r3, [sp, #20]
 81246f4:	1ad3      	subs	r3, r2, r3
    ofo = (u16_t)(ofo + nfb);
 81246f6:	e9dd 2107 	ldrd	r2, r1, [sp, #28]
    left = (u16_t)(left - fragsize);
 81246fa:	b29b      	uxth	r3, r3
    ofo = (u16_t)(ofo + nfb);
 81246fc:	440a      	add	r2, r1
    left = (u16_t)(left - fragsize);
 81246fe:	9305      	str	r3, [sp, #20]
    ofo = (u16_t)(ofo + nfb);
 8124700:	b292      	uxth	r2, r2
 8124702:	9207      	str	r2, [sp, #28]
  while (left) {
 8124704:	2b00      	cmp	r3, #0
 8124706:	f47f af6c 	bne.w	81245e2 <ip4_frag+0x6e>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 812470a:	2000      	movs	r0, #0
 812470c:	e020      	b.n	8124750 <ip4_frag+0x1dc>
        p = p->next;
 812470e:	682d      	ldr	r5, [r5, #0]
  u16_t newpbuflen = 0;
 8124710:	2600      	movs	r6, #0
      u16_t plen = (u16_t)(p->len - poff);
 8124712:	896b      	ldrh	r3, [r5, #10]
 8124714:	1b9c      	subs	r4, r3, r6
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 8124716:	42b3      	cmp	r3, r6
      u16_t plen = (u16_t)(p->len - poff);
 8124718:	b2a4      	uxth	r4, r4
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 812471a:	d290      	bcs.n	812463e <ip4_frag+0xca>
 812471c:	4643      	mov	r3, r8
 812471e:	f240 322d 	movw	r2, #813	; 0x32d
 8124722:	491d      	ldr	r1, [pc, #116]	; (8124798 <ip4_frag+0x224>)
 8124724:	4650      	mov	r0, sl
 8124726:	f001 fe05 	bl	8126334 <iprintf>
 812472a:	e788      	b.n	812463e <ip4_frag+0xca>
    LWIP_ASSERT("this needs a pbuf in one piece!",
 812472c:	4643      	mov	r3, r8
 812472e:	f44f 7249 	mov.w	r2, #804	; 0x324
 8124732:	491a      	ldr	r1, [pc, #104]	; (812479c <ip4_frag+0x228>)
 8124734:	4650      	mov	r0, sl
 8124736:	f001 fdfd 	bl	8126334 <iprintf>
 812473a:	e766      	b.n	812460a <ip4_frag+0x96>
      tmp = tmp | IP_MF;
 812473c:	f440 5000 	orr.w	r0, r0, #8192	; 0x2000
 8124740:	e7ba      	b.n	81246b8 <ip4_frag+0x144>
        pbuf_free(rambuf);
 8124742:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8124746:	4658      	mov	r0, fp
 8124748:	f7f7 fd2a 	bl	811c1a0 <pbuf_free>
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 812474c:	f04f 30ff 	mov.w	r0, #4294967295
}
 8124750:	b00f      	add	sp, #60	; 0x3c
 8124752:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  memp_free(MEMP_FRAG_PBUF, p);
 8124756:	46d9      	mov	r9, fp
 8124758:	f8dd b00c 	ldr.w	fp, [sp, #12]
 812475c:	2006      	movs	r0, #6
 812475e:	4649      	mov	r1, r9
 8124760:	f7f7 f806 	bl	811b770 <memp_free>
        pbuf_free(rambuf);
 8124764:	4658      	mov	r0, fp
 8124766:	f7f7 fd1b 	bl	811c1a0 <pbuf_free>
  return ERR_MEM;
 812476a:	f04f 30ff 	mov.w	r0, #4294967295
}
 812476e:	b00f      	add	sp, #60	; 0x3c
 8124770:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  return ERR_MEM;
 8124774:	f04f 30ff 	mov.w	r0, #4294967295
 8124778:	e7ea      	b.n	8124750 <ip4_frag+0x1dc>
    return ERR_VAL;
 812477a:	f06f 0005 	mvn.w	r0, #5
 812477e:	e7e7      	b.n	8124750 <ip4_frag+0x1dc>
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 8124780:	4b07      	ldr	r3, [pc, #28]	; (81247a0 <ip4_frag+0x22c>)
 8124782:	f44f 723f 	mov.w	r2, #764	; 0x2fc
 8124786:	4907      	ldr	r1, [pc, #28]	; (81247a4 <ip4_frag+0x230>)
 8124788:	4807      	ldr	r0, [pc, #28]	; (81247a8 <ip4_frag+0x234>)
 812478a:	f001 fdd3 	bl	8126334 <iprintf>
 812478e:	f06f 0005 	mvn.w	r0, #5
 8124792:	e7dd      	b.n	8124750 <ip4_frag+0x1dc>
 8124794:	08123ee1 	.word	0x08123ee1
 8124798:	08146fa0 	.word	0x08146fa0
 812479c:	08146f80 	.word	0x08146f80
 81247a0:	08146e2c 	.word	0x08146e2c
 81247a4:	08146f64 	.word	0x08146f64
 81247a8:	0812b014 	.word	0x0812b014

081247ac <ethernet_input>:
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 81247ac:	8943      	ldrh	r3, [r0, #10]
 81247ae:	2b0e      	cmp	r3, #14
{
 81247b0:	b570      	push	{r4, r5, r6, lr}
 81247b2:	4604      	mov	r4, r0
  if (p->len <= SIZEOF_ETH_HDR) {
 81247b4:	d91b      	bls.n	81247ee <ethernet_input+0x42>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 81247b6:	7bc3      	ldrb	r3, [r0, #15]
 81247b8:	460d      	mov	r5, r1
 81247ba:	b91b      	cbnz	r3, 81247c4 <ethernet_input+0x18>
    p->if_idx = netif_get_index(netif);
 81247bc:	f891 3038 	ldrb.w	r3, [r1, #56]	; 0x38
 81247c0:	3301      	adds	r3, #1
 81247c2:	73c3      	strb	r3, [r0, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 81247c4:	6860      	ldr	r0, [r4, #4]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 81247c6:	7803      	ldrb	r3, [r0, #0]
  type = ethhdr->type;
 81247c8:	8986      	ldrh	r6, [r0, #12]
  if (ethhdr->dest.addr[0] & 1) {
 81247ca:	07d9      	lsls	r1, r3, #31
 81247cc:	d50a      	bpl.n	81247e4 <ethernet_input+0x38>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 81247ce:	2b01      	cmp	r3, #1
 81247d0:	d030      	beq.n	8124834 <ethernet_input+0x88>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 81247d2:	2206      	movs	r2, #6
 81247d4:	491d      	ldr	r1, [pc, #116]	; (812484c <ethernet_input+0xa0>)
 81247d6:	f000 fdd7 	bl	8125388 <memcmp>
 81247da:	b918      	cbnz	r0, 81247e4 <ethernet_input+0x38>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 81247dc:	7b63      	ldrb	r3, [r4, #13]
 81247de:	f043 0308 	orr.w	r3, r3, #8
 81247e2:	7363      	strb	r3, [r4, #13]
    }
  }

  switch (type) {
 81247e4:	2e08      	cmp	r6, #8
 81247e6:	d016      	beq.n	8124816 <ethernet_input+0x6a>
 81247e8:	f5b6 6fc1 	cmp.w	r6, #1544	; 0x608
 81247ec:	d004      	beq.n	81247f8 <ethernet_input+0x4c>
  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;

free_and_return:
  pbuf_free(p);
 81247ee:	4620      	mov	r0, r4
 81247f0:	f7f7 fcd6 	bl	811c1a0 <pbuf_free>
  return ERR_OK;
}
 81247f4:	2000      	movs	r0, #0
 81247f6:	bd70      	pop	{r4, r5, r6, pc}
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 81247f8:	f895 3035 	ldrb.w	r3, [r5, #53]	; 0x35
 81247fc:	071b      	lsls	r3, r3, #28
 81247fe:	d5f6      	bpl.n	81247ee <ethernet_input+0x42>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8124800:	210e      	movs	r1, #14
 8124802:	4620      	mov	r0, r4
 8124804:	f7f7 fc40 	bl	811c088 <pbuf_remove_header>
 8124808:	2800      	cmp	r0, #0
 812480a:	d1f0      	bne.n	81247ee <ethernet_input+0x42>
        etharp_input(p, netif);
 812480c:	4629      	mov	r1, r5
 812480e:	4620      	mov	r0, r4
 8124810:	f7fe fd2e 	bl	8123270 <etharp_input>
      break;
 8124814:	e7ee      	b.n	81247f4 <ethernet_input+0x48>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8124816:	f895 3035 	ldrb.w	r3, [r5, #53]	; 0x35
 812481a:	071a      	lsls	r2, r3, #28
 812481c:	d5e7      	bpl.n	81247ee <ethernet_input+0x42>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 812481e:	210e      	movs	r1, #14
 8124820:	4620      	mov	r0, r4
 8124822:	f7f7 fc31 	bl	811c088 <pbuf_remove_header>
 8124826:	2800      	cmp	r0, #0
 8124828:	d1e1      	bne.n	81247ee <ethernet_input+0x42>
        ip4_input(p, netif);
 812482a:	4629      	mov	r1, r5
 812482c:	4620      	mov	r0, r4
 812482e:	f7ff f8eb 	bl	8123a08 <ip4_input>
      break;
 8124832:	e7df      	b.n	81247f4 <ethernet_input+0x48>
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8124834:	7843      	ldrb	r3, [r0, #1]
 8124836:	2b00      	cmp	r3, #0
 8124838:	d1d4      	bne.n	81247e4 <ethernet_input+0x38>
 812483a:	7883      	ldrb	r3, [r0, #2]
 812483c:	2b5e      	cmp	r3, #94	; 0x5e
 812483e:	d1d1      	bne.n	81247e4 <ethernet_input+0x38>
        p->flags |= PBUF_FLAG_LLMCAST;
 8124840:	7b63      	ldrb	r3, [r4, #13]
 8124842:	f043 0310 	orr.w	r3, r3, #16
 8124846:	7363      	strb	r3, [r4, #13]
 8124848:	e7cc      	b.n	81247e4 <ethernet_input+0x38>
 812484a:	bf00      	nop
 812484c:	0814701c 	.word	0x0814701c

08124850 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 8124850:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8124854:	460c      	mov	r4, r1
 8124856:	4605      	mov	r5, r0
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 8124858:	f8bd 0018 	ldrh.w	r0, [sp, #24]
                u16_t eth_type) {
 812485c:	4616      	mov	r6, r2
 812485e:	461f      	mov	r7, r3
  u16_t eth_type_be = lwip_htons(eth_type);
 8124860:	f7f5 fc62 	bl	811a128 <lwip_htons>

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 8124864:	210e      	movs	r1, #14
  u16_t eth_type_be = lwip_htons(eth_type);
 8124866:	4680      	mov	r8, r0
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 8124868:	4620      	mov	r0, r4
 812486a:	f7f7 fbd9 	bl	811c020 <pbuf_add_header>
 812486e:	b9e0      	cbnz	r0, 81248aa <ethernet_output+0x5a>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 8124870:	6861      	ldr	r1, [r4, #4]
  ethhdr->type = eth_type_be;
 8124872:	f8a1 800c 	strh.w	r8, [r1, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 8124876:	683b      	ldr	r3, [r7, #0]
 8124878:	600b      	str	r3, [r1, #0]
 812487a:	88bb      	ldrh	r3, [r7, #4]
 812487c:	808b      	strh	r3, [r1, #4]
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 812487e:	6833      	ldr	r3, [r6, #0]
 8124880:	f8c1 3006 	str.w	r3, [r1, #6]
 8124884:	88b3      	ldrh	r3, [r6, #4]
 8124886:	814b      	strh	r3, [r1, #10]

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 8124888:	f895 3034 	ldrb.w	r3, [r5, #52]	; 0x34
 812488c:	2b06      	cmp	r3, #6
 812488e:	d006      	beq.n	812489e <ethernet_output+0x4e>
 8124890:	4b08      	ldr	r3, [pc, #32]	; (81248b4 <ethernet_output+0x64>)
 8124892:	f44f 7299 	mov.w	r2, #306	; 0x132
 8124896:	4908      	ldr	r1, [pc, #32]	; (81248b8 <ethernet_output+0x68>)
 8124898:	4808      	ldr	r0, [pc, #32]	; (81248bc <ethernet_output+0x6c>)
 812489a:	f001 fd4b 	bl	8126334 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 812489e:	69ab      	ldr	r3, [r5, #24]
 81248a0:	4621      	mov	r1, r4
 81248a2:	4628      	mov	r0, r5
pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
}
 81248a4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  return netif->linkoutput(netif, p);
 81248a8:	4718      	bx	r3
}
 81248aa:	f06f 0001 	mvn.w	r0, #1
 81248ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 81248b2:	bf00      	nop
 81248b4:	08146fb0 	.word	0x08146fb0
 81248b8:	08146fe8 	.word	0x08146fe8
 81248bc:	0812b014 	.word	0x0812b014

081248c0 <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 81248c0:	b530      	push	{r4, r5, lr}
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
 81248c2:	2300      	movs	r3, #0
{
 81248c4:	b085      	sub	sp, #20
 81248c6:	460d      	mov	r5, r1
  osMessageQDef(QUEUE, size, void *);
 81248c8:	2204      	movs	r2, #4
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 81248ca:	4619      	mov	r1, r3
{
 81248cc:	4604      	mov	r4, r0
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 81248ce:	4668      	mov	r0, sp
  osMessageQDef(QUEUE, size, void *);
 81248d0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 81248d4:	e9cd 5200 	strd	r5, r2, [sp]
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 81248d8:	f7f1 fe90 	bl	81165fc <osMessageCreate>
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 81248dc:	fab0 f380 	clz	r3, r0
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 81248e0:	6020      	str	r0, [r4, #0]
  if(*mbox == NULL)
 81248e2:	095b      	lsrs	r3, r3, #5
    return ERR_MEM;

  return ERR_OK;
}
 81248e4:	4258      	negs	r0, r3
 81248e6:	b005      	add	sp, #20
 81248e8:	bd30      	pop	{r4, r5, pc}
 81248ea:	bf00      	nop

081248ec <sys_mbox_trypost>:
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
 81248ec:	2200      	movs	r2, #0
 81248ee:	6800      	ldr	r0, [r0, #0]
{
 81248f0:	b508      	push	{r3, lr}
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
 81248f2:	f7f1 fe97 	bl	8116624 <osMessagePut>
 81248f6:	3800      	subs	r0, #0
 81248f8:	bf18      	it	ne
 81248fa:	2001      	movne	r0, #1
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
}
 81248fc:	4240      	negs	r0, r0
 81248fe:	bd08      	pop	{r3, pc}

08124900 <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 8124900:	b5f0      	push	{r4, r5, r6, r7, lr}
 8124902:	4614      	mov	r4, r2
 8124904:	b085      	sub	sp, #20
 8124906:	4605      	mov	r5, r0
 8124908:	460f      	mov	r7, r1
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
 812490a:	f7f1 fd3d 	bl	8116388 <osKernelSysTick>
 812490e:	4606      	mov	r6, r0
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 8124910:	b15c      	cbz	r4, 812492a <sys_arch_mbox_fetch+0x2a>
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, timeout);
 8124912:	4622      	mov	r2, r4
 8124914:	6829      	ldr	r1, [r5, #0]
 8124916:	a801      	add	r0, sp, #4
 8124918:	f7f1 feb0 	bl	811667c <osMessageGet>

    if(event.status == osEventMessage)
 812491c:	9b01      	ldr	r3, [sp, #4]
 812491e:	2b10      	cmp	r3, #16
 8124920:	d009      	beq.n	8124936 <sys_arch_mbox_fetch+0x36>
      return (osKernelGetTickCount() - starttime);
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 8124922:	f04f 30ff 	mov.w	r0, #4294967295
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 8124926:	b005      	add	sp, #20
 8124928:	bdf0      	pop	{r4, r5, r6, r7, pc}
    event = osMessageGet (*mbox, osWaitForever);
 812492a:	f04f 32ff 	mov.w	r2, #4294967295
 812492e:	6829      	ldr	r1, [r5, #0]
 8124930:	a801      	add	r0, sp, #4
 8124932:	f7f1 fea3 	bl	811667c <osMessageGet>
    *msg = (void *)event.value.v;
 8124936:	9b02      	ldr	r3, [sp, #8]
 8124938:	603b      	str	r3, [r7, #0]
    return (osKernelSysTick() - starttime);
 812493a:	f7f1 fd25 	bl	8116388 <osKernelSysTick>
 812493e:	1b80      	subs	r0, r0, r6
}
 8124940:	b005      	add	sp, #20
 8124942:	bdf0      	pop	{r4, r5, r6, r7, pc}

08124944 <sys_mbox_valid>:
 8124944:	6800      	ldr	r0, [r0, #0]
 8124946:	3800      	subs	r0, #0
 8124948:	bf18      	it	ne
 812494a:	2001      	movne	r0, #1
 812494c:	4770      	bx	lr
 812494e:	bf00      	nop

08124950 <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 8124950:	b508      	push	{r3, lr}
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
 8124952:	4803      	ldr	r0, [pc, #12]	; (8124960 <sys_init+0x10>)
 8124954:	f7f1 fd7c 	bl	8116450 <osMutexCreate>
 8124958:	4b02      	ldr	r3, [pc, #8]	; (8124964 <sys_init+0x14>)
 812495a:	6018      	str	r0, [r3, #0]
#else
  lwip_sys_mutex = osMutexNew(NULL);
#endif
}
 812495c:	bd08      	pop	{r3, pc}
 812495e:	bf00      	nop
 8124960:	0814702c 	.word	0x0814702c
 8124964:	2002e7ec 	.word	0x2002e7ec

08124968 <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 8124968:	b510      	push	{r4, lr}
 812496a:	b082      	sub	sp, #8

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
 812496c:	2300      	movs	r3, #0
err_t sys_mutex_new(sys_mutex_t *mutex) {
 812496e:	4604      	mov	r4, r0
  *mutex = osMutexCreate(osMutex(MUTEX));
 8124970:	4668      	mov	r0, sp
  osMutexDef(MUTEX);
 8124972:	e9cd 3300 	strd	r3, r3, [sp]
  *mutex = osMutexCreate(osMutex(MUTEX));
 8124976:	f7f1 fd6b 	bl	8116450 <osMutexCreate>
#else
  *mutex = osMutexNew(NULL);
#endif

  if(*mutex == NULL)
 812497a:	fab0 f380 	clz	r3, r0
  *mutex = osMutexCreate(osMutex(MUTEX));
 812497e:	6020      	str	r0, [r4, #0]
  if(*mutex == NULL)
 8124980:	095b      	lsrs	r3, r3, #5
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
}
 8124982:	4258      	negs	r0, r3
 8124984:	b002      	add	sp, #8
 8124986:	bd10      	pop	{r4, pc}

08124988 <sys_mutex_lock>:
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
 8124988:	f04f 31ff 	mov.w	r1, #4294967295
 812498c:	6800      	ldr	r0, [r0, #0]
 812498e:	f7f1 bd67 	b.w	8116460 <osMutexWait>
 8124992:	bf00      	nop

08124994 <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
  osMutexRelease(*mutex);
 8124994:	6800      	ldr	r0, [r0, #0]
 8124996:	f7f1 bd8f 	b.w	81164b8 <osMutexRelease>
 812499a:	bf00      	nop

0812499c <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 812499c:	b510      	push	{r4, lr}
 812499e:	b088      	sub	sp, #32
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 81249a0:	2400      	movs	r4, #0
 81249a2:	e9cd 0101 	strd	r0, r1, [sp, #4]
 81249a6:	9305      	str	r3, [sp, #20]
  return osThreadCreate(&os_thread_def, arg);
 81249a8:	4611      	mov	r1, r2
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 81249aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  return osThreadCreate(&os_thread_def, arg);
 81249ac:	a801      	add	r0, sp, #4
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 81249ae:	e9cd 4403 	strd	r4, r4, [sp, #12]
 81249b2:	e9cd 4406 	strd	r4, r4, [sp, #24]
 81249b6:	f8ad 300c 	strh.w	r3, [sp, #12]
  return osThreadCreate(&os_thread_def, arg);
 81249ba:	f7f1 fced 	bl	8116398 <osThreadCreate>
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
#endif
}
 81249be:	b008      	add	sp, #32
 81249c0:	bd10      	pop	{r4, pc}
 81249c2:	bf00      	nop

081249c4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 81249c4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 81249c6:	2200      	movs	r2, #0
 81249c8:	4917      	ldr	r1, [pc, #92]	; (8124a28 <MX_USB_DEVICE_Init+0x64>)
 81249ca:	4818      	ldr	r0, [pc, #96]	; (8124a2c <MX_USB_DEVICE_Init+0x68>)
 81249cc:	f7f1 f84e 	bl	8115a6c <USBD_Init>
 81249d0:	b970      	cbnz	r0, 81249f0 <MX_USB_DEVICE_Init+0x2c>
  {
    Error_Handler();
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 81249d2:	4917      	ldr	r1, [pc, #92]	; (8124a30 <MX_USB_DEVICE_Init+0x6c>)
 81249d4:	4815      	ldr	r0, [pc, #84]	; (8124a2c <MX_USB_DEVICE_Init+0x68>)
 81249d6:	f7f1 f861 	bl	8115a9c <USBD_RegisterClass>
 81249da:	b988      	cbnz	r0, 8124a00 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 81249dc:	4915      	ldr	r1, [pc, #84]	; (8124a34 <MX_USB_DEVICE_Init+0x70>)
 81249de:	4813      	ldr	r0, [pc, #76]	; (8124a2c <MX_USB_DEVICE_Init+0x68>)
 81249e0:	f7f1 f80e 	bl	8115a00 <USBD_CDC_RegisterInterface>
 81249e4:	b9a0      	cbnz	r0, 8124a10 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 81249e6:	4811      	ldr	r0, [pc, #68]	; (8124a2c <MX_USB_DEVICE_Init+0x68>)
 81249e8:	f7f1 f86e 	bl	8115ac8 <USBD_Start>
 81249ec:	b9b8      	cbnz	r0, 8124a1e <MX_USB_DEVICE_Init+0x5a>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 81249ee:	bd08      	pop	{r3, pc}
    Error_Handler();
 81249f0:	f7df ff0a 	bl	8104808 <Error_Handler>
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 81249f4:	490e      	ldr	r1, [pc, #56]	; (8124a30 <MX_USB_DEVICE_Init+0x6c>)
 81249f6:	480d      	ldr	r0, [pc, #52]	; (8124a2c <MX_USB_DEVICE_Init+0x68>)
 81249f8:	f7f1 f850 	bl	8115a9c <USBD_RegisterClass>
 81249fc:	2800      	cmp	r0, #0
 81249fe:	d0ed      	beq.n	81249dc <MX_USB_DEVICE_Init+0x18>
    Error_Handler();
 8124a00:	f7df ff02 	bl	8104808 <Error_Handler>
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8124a04:	490b      	ldr	r1, [pc, #44]	; (8124a34 <MX_USB_DEVICE_Init+0x70>)
 8124a06:	4809      	ldr	r0, [pc, #36]	; (8124a2c <MX_USB_DEVICE_Init+0x68>)
 8124a08:	f7f0 fffa 	bl	8115a00 <USBD_CDC_RegisterInterface>
 8124a0c:	2800      	cmp	r0, #0
 8124a0e:	d0ea      	beq.n	81249e6 <MX_USB_DEVICE_Init+0x22>
    Error_Handler();
 8124a10:	f7df fefa 	bl	8104808 <Error_Handler>
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8124a14:	4805      	ldr	r0, [pc, #20]	; (8124a2c <MX_USB_DEVICE_Init+0x68>)
 8124a16:	f7f1 f857 	bl	8115ac8 <USBD_Start>
 8124a1a:	2800      	cmp	r0, #0
 8124a1c:	d0e7      	beq.n	81249ee <MX_USB_DEVICE_Init+0x2a>
}
 8124a1e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8124a22:	f7df bef1 	b.w	8104808 <Error_Handler>
 8124a26:	bf00      	nop
 8124a28:	20000444 	.word	0x20000444
 8124a2c:	2002e7f0 	.word	0x2002e7f0
 8124a30:	20000314 	.word	0x20000314
 8124a34:	20000430 	.word	0x20000430

08124a38 <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
  /* USER CODE END 4 */
}
 8124a38:	2000      	movs	r0, #0
 8124a3a:	4770      	bx	lr

08124a3c <CDC_Control_FS>:
    break;
  }

  return (USBD_OK);
  /* USER CODE END 5 */
}
 8124a3c:	2000      	movs	r0, #0
 8124a3e:	4770      	bx	lr

08124a40 <CDC_TransmitCplt_FS>:
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
}
 8124a40:	2000      	movs	r0, #0
 8124a42:	4770      	bx	lr

08124a44 <CDC_Receive_FS>:
{
 8124a44:	b510      	push	{r4, lr}
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8124a46:	4c05      	ldr	r4, [pc, #20]	; (8124a5c <CDC_Receive_FS+0x18>)
{
 8124a48:	4601      	mov	r1, r0
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8124a4a:	4620      	mov	r0, r4
 8124a4c:	f7f0 ffea 	bl	8115a24 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8124a50:	4620      	mov	r0, r4
 8124a52:	f7f0 ffef 	bl	8115a34 <USBD_CDC_ReceivePacket>
}
 8124a56:	2000      	movs	r0, #0
 8124a58:	bd10      	pop	{r4, pc}
 8124a5a:	bf00      	nop
 8124a5c:	2002e7f0 	.word	0x2002e7f0

08124a60 <CDC_Init_FS>:
{
 8124a60:	b510      	push	{r4, lr}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8124a62:	4c06      	ldr	r4, [pc, #24]	; (8124a7c <CDC_Init_FS+0x1c>)
 8124a64:	2200      	movs	r2, #0
 8124a66:	4906      	ldr	r1, [pc, #24]	; (8124a80 <CDC_Init_FS+0x20>)
 8124a68:	4620      	mov	r0, r4
 8124a6a:	f7f0 ffd1 	bl	8115a10 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8124a6e:	4905      	ldr	r1, [pc, #20]	; (8124a84 <CDC_Init_FS+0x24>)
 8124a70:	4620      	mov	r0, r4
 8124a72:	f7f0 ffd7 	bl	8115a24 <USBD_CDC_SetRxBuffer>
}
 8124a76:	2000      	movs	r0, #0
 8124a78:	bd10      	pop	{r4, pc}
 8124a7a:	bf00      	nop
 8124a7c:	2002e7f0 	.word	0x2002e7f0
 8124a80:	2002f2c0 	.word	0x2002f2c0
 8124a84:	2002eac0 	.word	0x2002eac0

08124a88 <USBD_FS_DeviceDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8124a88:	2312      	movs	r3, #18
  return USBD_FS_DeviceDesc;
}
 8124a8a:	4801      	ldr	r0, [pc, #4]	; (8124a90 <USBD_FS_DeviceDescriptor+0x8>)
  *length = sizeof(USBD_FS_DeviceDesc);
 8124a8c:	800b      	strh	r3, [r1, #0]
}
 8124a8e:	4770      	bx	lr
 8124a90:	20000470 	.word	0x20000470

08124a94 <USBD_FS_LangIDStrDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8124a94:	2304      	movs	r3, #4
  return USBD_LangIDDesc;
}
 8124a96:	4801      	ldr	r0, [pc, #4]	; (8124a9c <USBD_FS_LangIDStrDescriptor+0x8>)
  *length = sizeof(USBD_LangIDDesc);
 8124a98:	800b      	strh	r3, [r1, #0]
}
 8124a9a:	4770      	bx	lr
 8124a9c:	20000484 	.word	0x20000484

08124aa0 <USBD_FS_USR_BOSDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 8124aa0:	230c      	movs	r3, #12
  return (uint8_t*)USBD_FS_BOSDesc;
}
 8124aa2:	4801      	ldr	r0, [pc, #4]	; (8124aa8 <USBD_FS_USR_BOSDescriptor+0x8>)
  *length = sizeof(USBD_FS_BOSDesc);
 8124aa4:	800b      	strh	r3, [r1, #0]
}
 8124aa6:	4770      	bx	lr
 8124aa8:	20000464 	.word	0x20000464

08124aac <USBD_FS_ManufacturerStrDescriptor>:
{
 8124aac:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8124aae:	4c04      	ldr	r4, [pc, #16]	; (8124ac0 <USBD_FS_ManufacturerStrDescriptor+0x14>)
{
 8124ab0:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8124ab2:	4804      	ldr	r0, [pc, #16]	; (8124ac4 <USBD_FS_ManufacturerStrDescriptor+0x18>)
 8124ab4:	4621      	mov	r1, r4
 8124ab6:	f7f1 fbcb 	bl	8116250 <USBD_GetString>
}
 8124aba:	4620      	mov	r0, r4
 8124abc:	bd10      	pop	{r4, pc}
 8124abe:	bf00      	nop
 8124ac0:	2002fac0 	.word	0x2002fac0
 8124ac4:	08147034 	.word	0x08147034

08124ac8 <USBD_FS_ProductStrDescriptor>:
{
 8124ac8:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8124aca:	4c04      	ldr	r4, [pc, #16]	; (8124adc <USBD_FS_ProductStrDescriptor+0x14>)
{
 8124acc:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8124ace:	4804      	ldr	r0, [pc, #16]	; (8124ae0 <USBD_FS_ProductStrDescriptor+0x18>)
 8124ad0:	4621      	mov	r1, r4
 8124ad2:	f7f1 fbbd 	bl	8116250 <USBD_GetString>
}
 8124ad6:	4620      	mov	r0, r4
 8124ad8:	bd10      	pop	{r4, pc}
 8124ada:	bf00      	nop
 8124adc:	2002fac0 	.word	0x2002fac0
 8124ae0:	08147048 	.word	0x08147048

08124ae4 <USBD_FS_ConfigStrDescriptor>:
{
 8124ae4:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8124ae6:	4c04      	ldr	r4, [pc, #16]	; (8124af8 <USBD_FS_ConfigStrDescriptor+0x14>)
{
 8124ae8:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8124aea:	4804      	ldr	r0, [pc, #16]	; (8124afc <USBD_FS_ConfigStrDescriptor+0x18>)
 8124aec:	4621      	mov	r1, r4
 8124aee:	f7f1 fbaf 	bl	8116250 <USBD_GetString>
}
 8124af2:	4620      	mov	r0, r4
 8124af4:	bd10      	pop	{r4, pc}
 8124af6:	bf00      	nop
 8124af8:	2002fac0 	.word	0x2002fac0
 8124afc:	08147060 	.word	0x08147060

08124b00 <USBD_FS_InterfaceStrDescriptor>:
{
 8124b00:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8124b02:	4c04      	ldr	r4, [pc, #16]	; (8124b14 <USBD_FS_InterfaceStrDescriptor+0x14>)
{
 8124b04:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8124b06:	4804      	ldr	r0, [pc, #16]	; (8124b18 <USBD_FS_InterfaceStrDescriptor+0x18>)
 8124b08:	4621      	mov	r1, r4
 8124b0a:	f7f1 fba1 	bl	8116250 <USBD_GetString>
}
 8124b0e:	4620      	mov	r0, r4
 8124b10:	bd10      	pop	{r4, pc}
 8124b12:	bf00      	nop
 8124b14:	2002fac0 	.word	0x2002fac0
 8124b18:	0814706c 	.word	0x0814706c

08124b1c <USBD_FS_SerialStrDescriptor>:
  */
static void Get_SerialNum(void)
{
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8124b1c:	4b21      	ldr	r3, [pc, #132]	; (8124ba4 <USBD_FS_SerialStrDescriptor+0x88>)
 8124b1e:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
  deviceserial2 = *(uint32_t *) DEVICE_ID3;

  deviceserial0 += deviceserial2;
 8124b22:	f8d3 0428 	ldr.w	r0, [r3, #1064]	; 0x428
{
 8124b26:	b530      	push	{r4, r5, lr}

  if (deviceserial0 != 0)
 8124b28:	1812      	adds	r2, r2, r0
  *length = USB_SIZ_STRING_SERIAL;
 8124b2a:	f04f 041a 	mov.w	r4, #26
 8124b2e:	800c      	strh	r4, [r1, #0]
  if (deviceserial0 != 0)
 8124b30:	d101      	bne.n	8124b36 <USBD_FS_SerialStrDescriptor+0x1a>
}
 8124b32:	481d      	ldr	r0, [pc, #116]	; (8124ba8 <USBD_FS_SerialStrDescriptor+0x8c>)
 8124b34:	bd30      	pop	{r4, r5, pc}
 8124b36:	491c      	ldr	r1, [pc, #112]	; (8124ba8 <USBD_FS_SerialStrDescriptor+0x8c>)
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8124b38:	f04f 0e00 	mov.w	lr, #0
 8124b3c:	f8d3 0424 	ldr.w	r0, [r3, #1060]	; 0x424
 8124b40:	468c      	mov	ip, r1
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
    }

    value = value << 4;

    pbuf[2 * idx + 1] = 0;
 8124b42:	4675      	mov	r5, lr
    if (((value >> 28)) < 0xA)
 8124b44:	0f13      	lsrs	r3, r2, #28
 8124b46:	f1b2 4f20 	cmp.w	r2, #2684354560	; 0xa0000000
  for (idx = 0; idx < len; idx++)
 8124b4a:	f10e 0e02 	add.w	lr, lr, #2
    pbuf[2 * idx + 1] = 0;
 8124b4e:	f88c 5003 	strb.w	r5, [ip, #3]
      pbuf[2 * idx] = (value >> 28) + '0';
 8124b52:	f103 0430 	add.w	r4, r3, #48	; 0x30
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8124b56:	f103 0337 	add.w	r3, r3, #55	; 0x37
    value = value << 4;
 8124b5a:	ea4f 1202 	mov.w	r2, r2, lsl #4
  for (idx = 0; idx < len; idx++)
 8124b5e:	f10c 0c02 	add.w	ip, ip, #2
      pbuf[2 * idx] = (value >> 28) + '0';
 8124b62:	bf34      	ite	cc
 8124b64:	f88c 4000 	strbcc.w	r4, [ip]
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8124b68:	f88c 3000 	strbcs.w	r3, [ip]
  for (idx = 0; idx < len; idx++)
 8124b6c:	f1be 0f10 	cmp.w	lr, #16
 8124b70:	d1e8      	bne.n	8124b44 <USBD_FS_SerialStrDescriptor+0x28>
 8124b72:	2200      	movs	r2, #0
    pbuf[2 * idx + 1] = 0;
 8124b74:	4614      	mov	r4, r2
    if (((value >> 28)) < 0xA)
 8124b76:	0f03      	lsrs	r3, r0, #28
 8124b78:	f1b0 4f20 	cmp.w	r0, #2684354560	; 0xa0000000
  for (idx = 0; idx < len; idx++)
 8124b7c:	f102 0202 	add.w	r2, r2, #2
    pbuf[2 * idx + 1] = 0;
 8124b80:	74cc      	strb	r4, [r1, #19]
      pbuf[2 * idx] = (value >> 28) + '0';
 8124b82:	f103 0c30 	add.w	ip, r3, #48	; 0x30
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8124b86:	f103 0337 	add.w	r3, r3, #55	; 0x37
    value = value << 4;
 8124b8a:	ea4f 1000 	mov.w	r0, r0, lsl #4
  for (idx = 0; idx < len; idx++)
 8124b8e:	f101 0102 	add.w	r1, r1, #2
      pbuf[2 * idx] = (value >> 28) + '0';
 8124b92:	bf34      	ite	cc
 8124b94:	f881 c010 	strbcc.w	ip, [r1, #16]
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8124b98:	740b      	strbcs	r3, [r1, #16]
  for (idx = 0; idx < len; idx++)
 8124b9a:	2a08      	cmp	r2, #8
 8124b9c:	d1eb      	bne.n	8124b76 <USBD_FS_SerialStrDescriptor+0x5a>
}
 8124b9e:	4802      	ldr	r0, [pc, #8]	; (8124ba8 <USBD_FS_SerialStrDescriptor+0x8c>)
 8124ba0:	bd30      	pop	{r4, r5, pc}
 8124ba2:	bf00      	nop
 8124ba4:	1ff0f000 	.word	0x1ff0f000
 8124ba8:	20000488 	.word	0x20000488

08124bac <HAL_PCD_MspInit>:
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(pcdHandle->Instance==USB_OTG_FS)
 8124bac:	6803      	ldr	r3, [r0, #0]
{
 8124bae:	b530      	push	{r4, r5, lr}
  if(pcdHandle->Instance==USB_OTG_FS)
 8124bb0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
{
 8124bb4:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8124bb6:	f04f 0400 	mov.w	r4, #0
 8124bba:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8124bbe:	e9cd 4405 	strd	r4, r4, [sp, #20]
 8124bc2:	9407      	str	r4, [sp, #28]
  if(pcdHandle->Instance==USB_OTG_FS)
 8124bc4:	d001      	beq.n	8124bca <HAL_PCD_MspInit+0x1e>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8124bc6:	b009      	add	sp, #36	; 0x24
 8124bc8:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8124bca:	4d1e      	ldr	r5, [pc, #120]	; (8124c44 <HAL_PCD_MspInit+0x98>)
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_DM_Pin|USB_DP_Pin;
 8124bcc:	f44f 51c8 	mov.w	r1, #6400	; 0x1900
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8124bd0:	2202      	movs	r2, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8124bd2:	481d      	ldr	r0, [pc, #116]	; (8124c48 <HAL_PCD_MspInit+0x9c>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8124bd4:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8124bd6:	f043 0301 	orr.w	r3, r3, #1
 8124bda:	632b      	str	r3, [r5, #48]	; 0x30
 8124bdc:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8124bde:	f003 0301 	and.w	r3, r3, #1
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8124be2:	e9cd 1203 	strd	r1, r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8124be6:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8124be8:	2203      	movs	r2, #3
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8124bea:	230a      	movs	r3, #10
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8124bec:	9900      	ldr	r1, [sp, #0]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8124bee:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8124bf0:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8124bf4:	f7e7 fd70 	bl	810c6d8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8124bf8:	f44f 7300 	mov.w	r3, #512	; 0x200
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8124bfc:	a903      	add	r1, sp, #12
 8124bfe:	4812      	ldr	r0, [pc, #72]	; (8124c48 <HAL_PCD_MspInit+0x9c>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8124c00:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8124c02:	e9cd 3403 	strd	r3, r4, [sp, #12]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8124c06:	f7e7 fd67 	bl	810c6d8 <HAL_GPIO_Init>
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8124c0a:	6b6b      	ldr	r3, [r5, #52]	; 0x34
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 6, 0);
 8124c0c:	4622      	mov	r2, r4
 8124c0e:	2106      	movs	r1, #6
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8124c10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 6, 0);
 8124c14:	2043      	movs	r0, #67	; 0x43
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8124c16:	636b      	str	r3, [r5, #52]	; 0x34
 8124c18:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8124c1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8124c1e:	9301      	str	r3, [sp, #4]
 8124c20:	9b01      	ldr	r3, [sp, #4]
 8124c22:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8124c24:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8124c28:	646b      	str	r3, [r5, #68]	; 0x44
 8124c2a:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8124c2c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8124c30:	9302      	str	r3, [sp, #8]
 8124c32:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 6, 0);
 8124c34:	f7e4 fed2 	bl	81099dc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8124c38:	2043      	movs	r0, #67	; 0x43
 8124c3a:	f7e4 ff19 	bl	8109a70 <HAL_NVIC_EnableIRQ>
}
 8124c3e:	b009      	add	sp, #36	; 0x24
 8124c40:	bd30      	pop	{r4, r5, pc}
 8124c42:	bf00      	nop
 8124c44:	40023800 	.word	0x40023800
 8124c48:	40020000 	.word	0x40020000

08124c4c <HAL_PCD_SetupStageCallback>:
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8124c4c:	f500 7171 	add.w	r1, r0, #964	; 0x3c4
 8124c50:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 8124c54:	f7f0 bf4a 	b.w	8115aec <USBD_LL_SetupStage>

08124c58 <HAL_PCD_DataOutStageCallback>:
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8124c58:	ebc1 03c1 	rsb	r3, r1, r1, lsl #3
 8124c5c:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8124c60:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 8124c64:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8124c68:	f7f0 bf6e 	b.w	8115b48 <USBD_LL_DataOutStage>

08124c6c <HAL_PCD_DataInStageCallback>:
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8124c6c:	ebc1 03c1 	rsb	r3, r1, r1, lsl #3
 8124c70:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8124c74:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 8124c78:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8124c7a:	f7f0 bf9b 	b.w	8115bb4 <USBD_LL_DataInStage>
 8124c7e:	bf00      	nop

08124c80 <HAL_PCD_SOFCallback>:
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8124c80:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 8124c84:	f7f1 b832 	b.w	8115cec <USBD_LL_SOF>

08124c88 <HAL_PCD_ResetCallback>:
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8124c88:	68c1      	ldr	r1, [r0, #12]
{
 8124c8a:	b510      	push	{r4, lr}
 8124c8c:	4604      	mov	r4, r0
  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8124c8e:	b111      	cbz	r1, 8124c96 <HAL_PCD_ResetCallback+0xe>
  {
    speed = USBD_SPEED_HIGH;
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8124c90:	2902      	cmp	r1, #2
 8124c92:	d10a      	bne.n	8124caa <HAL_PCD_ResetCallback+0x22>
  {
    speed = USBD_SPEED_FULL;
 8124c94:	2101      	movs	r1, #1
  else
  {
    Error_Handler();
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8124c96:	f8d4 0400 	ldr.w	r0, [r4, #1024]	; 0x400
 8124c9a:	f7f1 f80f 	bl	8115cbc <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8124c9e:	f8d4 0400 	ldr.w	r0, [r4, #1024]	; 0x400
}
 8124ca2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8124ca6:	f7f0 bfe1 	b.w	8115c6c <USBD_LL_Reset>
    Error_Handler();
 8124caa:	f7df fdad 	bl	8104808 <Error_Handler>
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8124cae:	2101      	movs	r1, #1
 8124cb0:	e7f1      	b.n	8124c96 <HAL_PCD_ResetCallback+0xe>
 8124cb2:	bf00      	nop

08124cb4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8124cb4:	b510      	push	{r4, lr}
 8124cb6:	4604      	mov	r4, r0
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8124cb8:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 8124cbc:	f7f1 f802 	bl	8115cc4 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8124cc0:	6822      	ldr	r2, [r4, #0]
 8124cc2:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	; 0xe00
 8124cc6:	f043 0301 	orr.w	r3, r3, #1
 8124cca:	f8c2 3e00 	str.w	r3, [r2, #3584]	; 0xe00
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8124cce:	6a23      	ldr	r3, [r4, #32]
 8124cd0:	b123      	cbz	r3, 8124cdc <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8124cd2:	4a03      	ldr	r2, [pc, #12]	; (8124ce0 <HAL_PCD_SuspendCallback+0x2c>)
 8124cd4:	6913      	ldr	r3, [r2, #16]
 8124cd6:	f043 0306 	orr.w	r3, r3, #6
 8124cda:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8124cdc:	bd10      	pop	{r4, pc}
 8124cde:	bf00      	nop
 8124ce0:	e000ed00 	.word	0xe000ed00

08124ce4 <HAL_PCD_ResumeCallback>:
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8124ce4:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 8124ce8:	f7f0 bff6 	b.w	8115cd8 <USBD_LL_Resume>

08124cec <HAL_PCD_ISOOUTIncompleteCallback>:
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8124cec:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 8124cf0:	f7f1 b80c 	b.w	8115d0c <USBD_LL_IsoOUTIncomplete>

08124cf4 <HAL_PCD_ISOINIncompleteCallback>:
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8124cf4:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 8124cf8:	f7f1 b806 	b.w	8115d08 <USBD_LL_IsoINIncomplete>

08124cfc <HAL_PCD_ConnectCallback>:
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8124cfc:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 8124d00:	f7f1 b806 	b.w	8115d10 <USBD_LL_DevConnected>

08124d04 <HAL_PCD_DisconnectCallback>:
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8124d04:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 8124d08:	f7f1 b804 	b.w	8115d14 <USBD_LL_DevDisconnected>

08124d0c <USBD_LL_Init>:
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8124d0c:	7802      	ldrb	r2, [r0, #0]
 8124d0e:	b10a      	cbz	r2, 8124d14 <USBD_LL_Init+0x8>
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
  }
  return USBD_OK;
}
 8124d10:	2000      	movs	r0, #0
 8124d12:	4770      	bx	lr
{
 8124d14:	b538      	push	{r3, r4, r5, lr}
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8124d16:	2101      	movs	r1, #1
  hpcd_USB_OTG_FS.pData = pdev;
 8124d18:	4b14      	ldr	r3, [pc, #80]	; (8124d6c <USBD_LL_Init+0x60>)
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8124d1a:	2402      	movs	r4, #2
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8124d1c:	f04f 45a0 	mov.w	r5, #1342177280	; 0x50000000
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8124d20:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8124d22:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.pData = pdev;
 8124d24:	f8c3 0400 	str.w	r0, [r3, #1024]	; 0x400
  pdev->pData = &hpcd_USB_OTG_FS;
 8124d28:	f8c0 32c4 	str.w	r3, [r0, #708]	; 0x2c4
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8124d2c:	4618      	mov	r0, r3
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8124d2e:	601d      	str	r5, [r3, #0]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8124d30:	60dc      	str	r4, [r3, #12]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8124d32:	619c      	str	r4, [r3, #24]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8124d34:	e9c3 1207 	strd	r1, r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8124d38:	e9c3 120b 	strd	r1, r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8124d3c:	2206      	movs	r2, #6
 8124d3e:	605a      	str	r2, [r3, #4]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8124d40:	f7e8 fe02 	bl	810d948 <HAL_PCD_Init>
 8124d44:	b978      	cbnz	r0, 8124d66 <USBD_LL_Init+0x5a>
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8124d46:	2180      	movs	r1, #128	; 0x80
 8124d48:	4808      	ldr	r0, [pc, #32]	; (8124d6c <USBD_LL_Init+0x60>)
 8124d4a:	f7e9 fb67 	bl	810e41c <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8124d4e:	2240      	movs	r2, #64	; 0x40
 8124d50:	2100      	movs	r1, #0
 8124d52:	4806      	ldr	r0, [pc, #24]	; (8124d6c <USBD_LL_Init+0x60>)
 8124d54:	f7e9 fb38 	bl	810e3c8 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8124d58:	2280      	movs	r2, #128	; 0x80
 8124d5a:	2101      	movs	r1, #1
 8124d5c:	4803      	ldr	r0, [pc, #12]	; (8124d6c <USBD_LL_Init+0x60>)
 8124d5e:	f7e9 fb33 	bl	810e3c8 <HAL_PCDEx_SetTxFiFo>
}
 8124d62:	2000      	movs	r0, #0
 8124d64:	bd38      	pop	{r3, r4, r5, pc}
    Error_Handler( );
 8124d66:	f7df fd4f 	bl	8104808 <Error_Handler>
 8124d6a:	e7ec      	b.n	8124d46 <USBD_LL_Init+0x3a>
 8124d6c:	2002fcc0 	.word	0x2002fcc0

08124d70 <USBD_LL_Start>:
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_Start(pdev->pData);
 8124d70:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 8124d74:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_Start(pdev->pData);
 8124d76:	f7e8 fe95 	bl	810daa4 <HAL_PCD_Start>
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
  USBD_StatusTypeDef usb_status = USBD_OK;

  switch (hal_status)
 8124d7a:	2803      	cmp	r0, #3
 8124d7c:	d802      	bhi.n	8124d84 <USBD_LL_Start+0x14>
 8124d7e:	4b02      	ldr	r3, [pc, #8]	; (8124d88 <USBD_LL_Start+0x18>)
 8124d80:	5c18      	ldrb	r0, [r3, r0]
}
 8124d82:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_Start(pdev->pData);
 8124d84:	2003      	movs	r0, #3
}
 8124d86:	bd08      	pop	{r3, pc}
 8124d88:	0814707c 	.word	0x0814707c

08124d8c <USBD_LL_OpenEP>:
{
 8124d8c:	4694      	mov	ip, r2
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8124d8e:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 8124d92:	461a      	mov	r2, r3
 8124d94:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8124d96:	4663      	mov	r3, ip
 8124d98:	f7e9 f9c8 	bl	810e12c <HAL_PCD_EP_Open>
  switch (hal_status)
 8124d9c:	2803      	cmp	r0, #3
 8124d9e:	d802      	bhi.n	8124da6 <USBD_LL_OpenEP+0x1a>
 8124da0:	4b02      	ldr	r3, [pc, #8]	; (8124dac <USBD_LL_OpenEP+0x20>)
 8124da2:	5c18      	ldrb	r0, [r3, r0]
}
 8124da4:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8124da6:	2003      	movs	r0, #3
}
 8124da8:	bd08      	pop	{r3, pc}
 8124daa:	bf00      	nop
 8124dac:	0814707c 	.word	0x0814707c

08124db0 <USBD_LL_CloseEP>:
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8124db0:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 8124db4:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8124db6:	f7e9 f9f7 	bl	810e1a8 <HAL_PCD_EP_Close>
  switch (hal_status)
 8124dba:	2803      	cmp	r0, #3
 8124dbc:	d802      	bhi.n	8124dc4 <USBD_LL_CloseEP+0x14>
 8124dbe:	4b02      	ldr	r3, [pc, #8]	; (8124dc8 <USBD_LL_CloseEP+0x18>)
 8124dc0:	5c18      	ldrb	r0, [r3, r0]
}
 8124dc2:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8124dc4:	2003      	movs	r0, #3
}
 8124dc6:	bd08      	pop	{r3, pc}
 8124dc8:	0814707c 	.word	0x0814707c

08124dcc <USBD_LL_StallEP>:
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8124dcc:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 8124dd0:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8124dd2:	f7e9 fa79 	bl	810e2c8 <HAL_PCD_EP_SetStall>
  switch (hal_status)
 8124dd6:	2803      	cmp	r0, #3
 8124dd8:	d802      	bhi.n	8124de0 <USBD_LL_StallEP+0x14>
 8124dda:	4b02      	ldr	r3, [pc, #8]	; (8124de4 <USBD_LL_StallEP+0x18>)
 8124ddc:	5c18      	ldrb	r0, [r3, r0]
}
 8124dde:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8124de0:	2003      	movs	r0, #3
}
 8124de2:	bd08      	pop	{r3, pc}
 8124de4:	0814707c 	.word	0x0814707c

08124de8 <USBD_LL_ClearStallEP>:
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8124de8:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 8124dec:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8124dee:	f7e9 faaf 	bl	810e350 <HAL_PCD_EP_ClrStall>
  switch (hal_status)
 8124df2:	2803      	cmp	r0, #3
 8124df4:	d802      	bhi.n	8124dfc <USBD_LL_ClearStallEP+0x14>
 8124df6:	4b02      	ldr	r3, [pc, #8]	; (8124e00 <USBD_LL_ClearStallEP+0x18>)
 8124df8:	5c18      	ldrb	r0, [r3, r0]
}
 8124dfa:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8124dfc:	2003      	movs	r0, #3
}
 8124dfe:	bd08      	pop	{r3, pc}
 8124e00:	0814707c 	.word	0x0814707c

08124e04 <USBD_LL_IsStallEP>:
  if((ep_addr & 0x80) == 0x80)
 8124e04:	060a      	lsls	r2, r1, #24
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8124e06:	f8d0 32c4 	ldr.w	r3, [r0, #708]	; 0x2c4
  if((ep_addr & 0x80) == 0x80)
 8124e0a:	d406      	bmi.n	8124e1a <USBD_LL_IsStallEP+0x16>
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8124e0c:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 8124e10:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 8124e14:	f891 01fe 	ldrb.w	r0, [r1, #510]	; 0x1fe
}
 8124e18:	4770      	bx	lr
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8124e1a:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 8124e1e:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 8124e22:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 8124e26:	f891 003e 	ldrb.w	r0, [r1, #62]	; 0x3e
 8124e2a:	4770      	bx	lr

08124e2c <USBD_LL_SetUSBAddress>:
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8124e2c:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 8124e30:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8124e32:	f7e9 f965 	bl	810e100 <HAL_PCD_SetAddress>
  switch (hal_status)
 8124e36:	2803      	cmp	r0, #3
 8124e38:	d802      	bhi.n	8124e40 <USBD_LL_SetUSBAddress+0x14>
 8124e3a:	4b02      	ldr	r3, [pc, #8]	; (8124e44 <USBD_LL_SetUSBAddress+0x18>)
 8124e3c:	5c18      	ldrb	r0, [r3, r0]
}
 8124e3e:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8124e40:	2003      	movs	r0, #3
}
 8124e42:	bd08      	pop	{r3, pc}
 8124e44:	0814707c 	.word	0x0814707c

08124e48 <USBD_LL_Transmit>:
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8124e48:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 8124e4c:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8124e4e:	f7e9 fa13 	bl	810e278 <HAL_PCD_EP_Transmit>
  switch (hal_status)
 8124e52:	2803      	cmp	r0, #3
 8124e54:	d802      	bhi.n	8124e5c <USBD_LL_Transmit+0x14>
 8124e56:	4b02      	ldr	r3, [pc, #8]	; (8124e60 <USBD_LL_Transmit+0x18>)
 8124e58:	5c18      	ldrb	r0, [r3, r0]
}
 8124e5a:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8124e5c:	2003      	movs	r0, #3
}
 8124e5e:	bd08      	pop	{r3, pc}
 8124e60:	0814707c 	.word	0x0814707c

08124e64 <USBD_LL_PrepareReceive>:
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8124e64:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 8124e68:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8124e6a:	f7e9 f9d3 	bl	810e214 <HAL_PCD_EP_Receive>
  switch (hal_status)
 8124e6e:	2803      	cmp	r0, #3
 8124e70:	d802      	bhi.n	8124e78 <USBD_LL_PrepareReceive+0x14>
 8124e72:	4b02      	ldr	r3, [pc, #8]	; (8124e7c <USBD_LL_PrepareReceive+0x18>)
 8124e74:	5c18      	ldrb	r0, [r3, r0]
}
 8124e76:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8124e78:	2003      	movs	r0, #3
}
 8124e7a:	bd08      	pop	{r3, pc}
 8124e7c:	0814707c 	.word	0x0814707c

08124e80 <USBD_LL_GetRxDataSize>:
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8124e80:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 8124e84:	f7e9 b9ee 	b.w	810e264 <HAL_PCD_EP_GetRxCount>

08124e88 <HAL_PCDEx_LPM_Callback>:
{
 8124e88:	b510      	push	{r4, lr}
 8124e8a:	4604      	mov	r4, r0
  switch (msg)
 8124e8c:	b1a1      	cbz	r1, 8124eb8 <HAL_PCDEx_LPM_Callback+0x30>
 8124e8e:	2901      	cmp	r1, #1
 8124e90:	d111      	bne.n	8124eb6 <HAL_PCDEx_LPM_Callback+0x2e>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8124e92:	6802      	ldr	r2, [r0, #0]
    USBD_LL_Suspend(hpcd->pData);
 8124e94:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8124e98:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	; 0xe00
 8124e9c:	f043 0301 	orr.w	r3, r3, #1
 8124ea0:	f8c2 3e00 	str.w	r3, [r2, #3584]	; 0xe00
    USBD_LL_Suspend(hpcd->pData);
 8124ea4:	f7f0 ff0e 	bl	8115cc4 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8124ea8:	6a23      	ldr	r3, [r4, #32]
 8124eaa:	b123      	cbz	r3, 8124eb6 <HAL_PCDEx_LPM_Callback+0x2e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8124eac:	4a0e      	ldr	r2, [pc, #56]	; (8124ee8 <HAL_PCDEx_LPM_Callback+0x60>)
 8124eae:	6913      	ldr	r3, [r2, #16]
 8124eb0:	f043 0306 	orr.w	r3, r3, #6
 8124eb4:	6113      	str	r3, [r2, #16]
}
 8124eb6:	bd10      	pop	{r4, pc}
    if (hpcd->Init.low_power_enable)
 8124eb8:	6a03      	ldr	r3, [r0, #32]
 8124eba:	b963      	cbnz	r3, 8124ed6 <HAL_PCDEx_LPM_Callback+0x4e>
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 8124ebc:	6822      	ldr	r2, [r4, #0]
    USBD_LL_Resume(hpcd->pData);
 8124ebe:	f8d4 0400 	ldr.w	r0, [r4, #1024]	; 0x400
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 8124ec2:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	; 0xe00
 8124ec6:	f023 0301 	bic.w	r3, r3, #1
}
 8124eca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 8124ece:	f8c2 3e00 	str.w	r3, [r2, #3584]	; 0xe00
    USBD_LL_Resume(hpcd->pData);
 8124ed2:	f7f0 bf01 	b.w	8115cd8 <USBD_LL_Resume>
  SystemClock_Config();
 8124ed6:	f7df fc9f 	bl	8104818 <SystemClock_Config>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8124eda:	4a03      	ldr	r2, [pc, #12]	; (8124ee8 <HAL_PCDEx_LPM_Callback+0x60>)
 8124edc:	6913      	ldr	r3, [r2, #16]
 8124ede:	f023 0306 	bic.w	r3, r3, #6
 8124ee2:	6113      	str	r3, [r2, #16]
 8124ee4:	e7ea      	b.n	8124ebc <HAL_PCDEx_LPM_Callback+0x34>
 8124ee6:	bf00      	nop
 8124ee8:	e000ed00 	.word	0xe000ed00

08124eec <atoi>:
 8124eec:	220a      	movs	r2, #10
 8124eee:	2100      	movs	r1, #0
 8124ef0:	f002 ba8c 	b.w	812740c <strtol>

08124ef4 <ctime>:
 8124ef4:	b508      	push	{r3, lr}
 8124ef6:	f000 f91f 	bl	8125138 <localtime>
 8124efa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8124efe:	f002 be1f 	b.w	8127b40 <asctime>
 8124f02:	Address 0x0000000008124f02 is out of bounds.


08124f04 <std>:
 8124f04:	2300      	movs	r3, #0
 8124f06:	b510      	push	{r4, lr}
 8124f08:	4604      	mov	r4, r0
 8124f0a:	e9c0 3300 	strd	r3, r3, [r0]
 8124f0e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8124f12:	6083      	str	r3, [r0, #8]
 8124f14:	8181      	strh	r1, [r0, #12]
 8124f16:	6643      	str	r3, [r0, #100]	; 0x64
 8124f18:	81c2      	strh	r2, [r0, #14]
 8124f1a:	6183      	str	r3, [r0, #24]
 8124f1c:	4619      	mov	r1, r3
 8124f1e:	2208      	movs	r2, #8
 8124f20:	305c      	adds	r0, #92	; 0x5c
 8124f22:	f000 fa69 	bl	81253f8 <memset>
 8124f26:	4b05      	ldr	r3, [pc, #20]	; (8124f3c <std+0x38>)
 8124f28:	6263      	str	r3, [r4, #36]	; 0x24
 8124f2a:	4b05      	ldr	r3, [pc, #20]	; (8124f40 <std+0x3c>)
 8124f2c:	62a3      	str	r3, [r4, #40]	; 0x28
 8124f2e:	4b05      	ldr	r3, [pc, #20]	; (8124f44 <std+0x40>)
 8124f30:	62e3      	str	r3, [r4, #44]	; 0x2c
 8124f32:	4b05      	ldr	r3, [pc, #20]	; (8124f48 <std+0x44>)
 8124f34:	6224      	str	r4, [r4, #32]
 8124f36:	6323      	str	r3, [r4, #48]	; 0x30
 8124f38:	bd10      	pop	{r4, pc}
 8124f3a:	bf00      	nop
 8124f3c:	081267a1 	.word	0x081267a1
 8124f40:	081267c7 	.word	0x081267c7
 8124f44:	081267ff 	.word	0x081267ff
 8124f48:	08126823 	.word	0x08126823

08124f4c <_cleanup_r>:
 8124f4c:	4901      	ldr	r1, [pc, #4]	; (8124f54 <_cleanup_r+0x8>)
 8124f4e:	f000 b8af 	b.w	81250b0 <_fwalk_reent>
 8124f52:	bf00      	nop
 8124f54:	08128965 	.word	0x08128965

08124f58 <__sfmoreglue>:
 8124f58:	b570      	push	{r4, r5, r6, lr}
 8124f5a:	2268      	movs	r2, #104	; 0x68
 8124f5c:	1e4d      	subs	r5, r1, #1
 8124f5e:	4355      	muls	r5, r2
 8124f60:	460e      	mov	r6, r1
 8124f62:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8124f66:	f000 fd2d 	bl	81259c4 <_malloc_r>
 8124f6a:	4604      	mov	r4, r0
 8124f6c:	b140      	cbz	r0, 8124f80 <__sfmoreglue+0x28>
 8124f6e:	2100      	movs	r1, #0
 8124f70:	e9c0 1600 	strd	r1, r6, [r0]
 8124f74:	300c      	adds	r0, #12
 8124f76:	60a0      	str	r0, [r4, #8]
 8124f78:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8124f7c:	f000 fa3c 	bl	81253f8 <memset>
 8124f80:	4620      	mov	r0, r4
 8124f82:	bd70      	pop	{r4, r5, r6, pc}

08124f84 <__sfp_lock_acquire>:
 8124f84:	4801      	ldr	r0, [pc, #4]	; (8124f8c <__sfp_lock_acquire+0x8>)
 8124f86:	f000 b9eb 	b.w	8125360 <__retarget_lock_acquire_recursive>
 8124f8a:	bf00      	nop
 8124f8c:	200300c6 	.word	0x200300c6

08124f90 <__sfp_lock_release>:
 8124f90:	4801      	ldr	r0, [pc, #4]	; (8124f98 <__sfp_lock_release+0x8>)
 8124f92:	f000 b9e7 	b.w	8125364 <__retarget_lock_release_recursive>
 8124f96:	bf00      	nop
 8124f98:	200300c6 	.word	0x200300c6

08124f9c <__sinit_lock_acquire>:
 8124f9c:	4801      	ldr	r0, [pc, #4]	; (8124fa4 <__sinit_lock_acquire+0x8>)
 8124f9e:	f000 b9df 	b.w	8125360 <__retarget_lock_acquire_recursive>
 8124fa2:	bf00      	nop
 8124fa4:	200300c7 	.word	0x200300c7

08124fa8 <__sinit_lock_release>:
 8124fa8:	4801      	ldr	r0, [pc, #4]	; (8124fb0 <__sinit_lock_release+0x8>)
 8124faa:	f000 b9db 	b.w	8125364 <__retarget_lock_release_recursive>
 8124fae:	bf00      	nop
 8124fb0:	200300c7 	.word	0x200300c7

08124fb4 <__sinit>:
 8124fb4:	b510      	push	{r4, lr}
 8124fb6:	4604      	mov	r4, r0
 8124fb8:	f7ff fff0 	bl	8124f9c <__sinit_lock_acquire>
 8124fbc:	69a3      	ldr	r3, [r4, #24]
 8124fbe:	b11b      	cbz	r3, 8124fc8 <__sinit+0x14>
 8124fc0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8124fc4:	f7ff bff0 	b.w	8124fa8 <__sinit_lock_release>
 8124fc8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8124fcc:	6523      	str	r3, [r4, #80]	; 0x50
 8124fce:	4b13      	ldr	r3, [pc, #76]	; (812501c <__sinit+0x68>)
 8124fd0:	4a13      	ldr	r2, [pc, #76]	; (8125020 <__sinit+0x6c>)
 8124fd2:	681b      	ldr	r3, [r3, #0]
 8124fd4:	62a2      	str	r2, [r4, #40]	; 0x28
 8124fd6:	42a3      	cmp	r3, r4
 8124fd8:	bf04      	itt	eq
 8124fda:	2301      	moveq	r3, #1
 8124fdc:	61a3      	streq	r3, [r4, #24]
 8124fde:	4620      	mov	r0, r4
 8124fe0:	f000 f820 	bl	8125024 <__sfp>
 8124fe4:	6060      	str	r0, [r4, #4]
 8124fe6:	4620      	mov	r0, r4
 8124fe8:	f000 f81c 	bl	8125024 <__sfp>
 8124fec:	60a0      	str	r0, [r4, #8]
 8124fee:	4620      	mov	r0, r4
 8124ff0:	f000 f818 	bl	8125024 <__sfp>
 8124ff4:	2200      	movs	r2, #0
 8124ff6:	60e0      	str	r0, [r4, #12]
 8124ff8:	2104      	movs	r1, #4
 8124ffa:	6860      	ldr	r0, [r4, #4]
 8124ffc:	f7ff ff82 	bl	8124f04 <std>
 8125000:	68a0      	ldr	r0, [r4, #8]
 8125002:	2201      	movs	r2, #1
 8125004:	2109      	movs	r1, #9
 8125006:	f7ff ff7d 	bl	8124f04 <std>
 812500a:	68e0      	ldr	r0, [r4, #12]
 812500c:	2202      	movs	r2, #2
 812500e:	2112      	movs	r1, #18
 8125010:	f7ff ff78 	bl	8124f04 <std>
 8125014:	2301      	movs	r3, #1
 8125016:	61a3      	str	r3, [r4, #24]
 8125018:	e7d2      	b.n	8124fc0 <__sinit+0xc>
 812501a:	bf00      	nop
 812501c:	081471e4 	.word	0x081471e4
 8125020:	08124f4d 	.word	0x08124f4d

08125024 <__sfp>:
 8125024:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8125026:	4607      	mov	r7, r0
 8125028:	f7ff ffac 	bl	8124f84 <__sfp_lock_acquire>
 812502c:	4b1e      	ldr	r3, [pc, #120]	; (81250a8 <__sfp+0x84>)
 812502e:	681e      	ldr	r6, [r3, #0]
 8125030:	69b3      	ldr	r3, [r6, #24]
 8125032:	b913      	cbnz	r3, 812503a <__sfp+0x16>
 8125034:	4630      	mov	r0, r6
 8125036:	f7ff ffbd 	bl	8124fb4 <__sinit>
 812503a:	3648      	adds	r6, #72	; 0x48
 812503c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8125040:	3b01      	subs	r3, #1
 8125042:	d503      	bpl.n	812504c <__sfp+0x28>
 8125044:	6833      	ldr	r3, [r6, #0]
 8125046:	b30b      	cbz	r3, 812508c <__sfp+0x68>
 8125048:	6836      	ldr	r6, [r6, #0]
 812504a:	e7f7      	b.n	812503c <__sfp+0x18>
 812504c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8125050:	b9d5      	cbnz	r5, 8125088 <__sfp+0x64>
 8125052:	4b16      	ldr	r3, [pc, #88]	; (81250ac <__sfp+0x88>)
 8125054:	60e3      	str	r3, [r4, #12]
 8125056:	f104 0058 	add.w	r0, r4, #88	; 0x58
 812505a:	6665      	str	r5, [r4, #100]	; 0x64
 812505c:	f000 f97e 	bl	812535c <__retarget_lock_init_recursive>
 8125060:	f7ff ff96 	bl	8124f90 <__sfp_lock_release>
 8125064:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8125068:	e9c4 5504 	strd	r5, r5, [r4, #16]
 812506c:	6025      	str	r5, [r4, #0]
 812506e:	61a5      	str	r5, [r4, #24]
 8125070:	2208      	movs	r2, #8
 8125072:	4629      	mov	r1, r5
 8125074:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8125078:	f000 f9be 	bl	81253f8 <memset>
 812507c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8125080:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8125084:	4620      	mov	r0, r4
 8125086:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8125088:	3468      	adds	r4, #104	; 0x68
 812508a:	e7d9      	b.n	8125040 <__sfp+0x1c>
 812508c:	2104      	movs	r1, #4
 812508e:	4638      	mov	r0, r7
 8125090:	f7ff ff62 	bl	8124f58 <__sfmoreglue>
 8125094:	4604      	mov	r4, r0
 8125096:	6030      	str	r0, [r6, #0]
 8125098:	2800      	cmp	r0, #0
 812509a:	d1d5      	bne.n	8125048 <__sfp+0x24>
 812509c:	f7ff ff78 	bl	8124f90 <__sfp_lock_release>
 81250a0:	230c      	movs	r3, #12
 81250a2:	603b      	str	r3, [r7, #0]
 81250a4:	e7ee      	b.n	8125084 <__sfp+0x60>
 81250a6:	bf00      	nop
 81250a8:	081471e4 	.word	0x081471e4
 81250ac:	ffff0001 	.word	0xffff0001

081250b0 <_fwalk_reent>:
 81250b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 81250b4:	4606      	mov	r6, r0
 81250b6:	4688      	mov	r8, r1
 81250b8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 81250bc:	2700      	movs	r7, #0
 81250be:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 81250c2:	f1b9 0901 	subs.w	r9, r9, #1
 81250c6:	d505      	bpl.n	81250d4 <_fwalk_reent+0x24>
 81250c8:	6824      	ldr	r4, [r4, #0]
 81250ca:	2c00      	cmp	r4, #0
 81250cc:	d1f7      	bne.n	81250be <_fwalk_reent+0xe>
 81250ce:	4638      	mov	r0, r7
 81250d0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 81250d4:	89ab      	ldrh	r3, [r5, #12]
 81250d6:	2b01      	cmp	r3, #1
 81250d8:	d907      	bls.n	81250ea <_fwalk_reent+0x3a>
 81250da:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 81250de:	3301      	adds	r3, #1
 81250e0:	d003      	beq.n	81250ea <_fwalk_reent+0x3a>
 81250e2:	4629      	mov	r1, r5
 81250e4:	4630      	mov	r0, r6
 81250e6:	47c0      	blx	r8
 81250e8:	4307      	orrs	r7, r0
 81250ea:	3568      	adds	r5, #104	; 0x68
 81250ec:	e7e9      	b.n	81250c2 <_fwalk_reent+0x12>
 81250ee:	Address 0x00000000081250ee is out of bounds.


081250f0 <__libc_init_array>:
 81250f0:	b570      	push	{r4, r5, r6, lr}
 81250f2:	4d0d      	ldr	r5, [pc, #52]	; (8125128 <__libc_init_array+0x38>)
 81250f4:	4c0d      	ldr	r4, [pc, #52]	; (812512c <__libc_init_array+0x3c>)
 81250f6:	1b64      	subs	r4, r4, r5
 81250f8:	10a4      	asrs	r4, r4, #2
 81250fa:	2600      	movs	r6, #0
 81250fc:	42a6      	cmp	r6, r4
 81250fe:	d109      	bne.n	8125114 <__libc_init_array+0x24>
 8125100:	4d0b      	ldr	r5, [pc, #44]	; (8125130 <__libc_init_array+0x40>)
 8125102:	4c0c      	ldr	r4, [pc, #48]	; (8125134 <__libc_init_array+0x44>)
 8125104:	f005 f938 	bl	812a378 <_init>
 8125108:	1b64      	subs	r4, r4, r5
 812510a:	10a4      	asrs	r4, r4, #2
 812510c:	2600      	movs	r6, #0
 812510e:	42a6      	cmp	r6, r4
 8125110:	d105      	bne.n	812511e <__libc_init_array+0x2e>
 8125112:	bd70      	pop	{r4, r5, r6, pc}
 8125114:	f855 3b04 	ldr.w	r3, [r5], #4
 8125118:	4798      	blx	r3
 812511a:	3601      	adds	r6, #1
 812511c:	e7ee      	b.n	81250fc <__libc_init_array+0xc>
 812511e:	f855 3b04 	ldr.w	r3, [r5], #4
 8125122:	4798      	blx	r3
 8125124:	3601      	adds	r6, #1
 8125126:	e7f2      	b.n	812510e <__libc_init_array+0x1e>
 8125128:	0814796c 	.word	0x0814796c
 812512c:	0814796c 	.word	0x0814796c
 8125130:	0814796c 	.word	0x0814796c
 8125134:	08147970 	.word	0x08147970

08125138 <localtime>:
 8125138:	b538      	push	{r3, r4, r5, lr}
 812513a:	4b0b      	ldr	r3, [pc, #44]	; (8125168 <localtime+0x30>)
 812513c:	681d      	ldr	r5, [r3, #0]
 812513e:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8125140:	4604      	mov	r4, r0
 8125142:	b953      	cbnz	r3, 812515a <localtime+0x22>
 8125144:	2024      	movs	r0, #36	; 0x24
 8125146:	f000 f90f 	bl	8125368 <malloc>
 812514a:	4602      	mov	r2, r0
 812514c:	63e8      	str	r0, [r5, #60]	; 0x3c
 812514e:	b920      	cbnz	r0, 812515a <localtime+0x22>
 8125150:	4b06      	ldr	r3, [pc, #24]	; (812516c <localtime+0x34>)
 8125152:	4807      	ldr	r0, [pc, #28]	; (8125170 <localtime+0x38>)
 8125154:	2132      	movs	r1, #50	; 0x32
 8125156:	f002 fd3b 	bl	8127bd0 <__assert_func>
 812515a:	6be9      	ldr	r1, [r5, #60]	; 0x3c
 812515c:	4620      	mov	r0, r4
 812515e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8125162:	f000 b807 	b.w	8125174 <localtime_r>
 8125166:	bf00      	nop
 8125168:	200004a4 	.word	0x200004a4
 812516c:	081471e8 	.word	0x081471e8
 8125170:	081471ff 	.word	0x081471ff

08125174 <localtime_r>:
 8125174:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8125178:	4680      	mov	r8, r0
 812517a:	9101      	str	r1, [sp, #4]
 812517c:	f003 fc84 	bl	8128a88 <__gettzinfo>
 8125180:	9901      	ldr	r1, [sp, #4]
 8125182:	4605      	mov	r5, r0
 8125184:	4640      	mov	r0, r8
 8125186:	f003 fc83 	bl	8128a90 <gmtime_r>
 812518a:	6943      	ldr	r3, [r0, #20]
 812518c:	0799      	lsls	r1, r3, #30
 812518e:	4604      	mov	r4, r0
 8125190:	f203 776c 	addw	r7, r3, #1900	; 0x76c
 8125194:	d105      	bne.n	81251a2 <localtime_r+0x2e>
 8125196:	2264      	movs	r2, #100	; 0x64
 8125198:	fb97 f3f2 	sdiv	r3, r7, r2
 812519c:	fb02 7313 	mls	r3, r2, r3, r7
 81251a0:	bb73      	cbnz	r3, 8125200 <localtime_r+0x8c>
 81251a2:	f44f 73c8 	mov.w	r3, #400	; 0x190
 81251a6:	fb97 f6f3 	sdiv	r6, r7, r3
 81251aa:	fb03 7616 	mls	r6, r3, r6, r7
 81251ae:	fab6 f386 	clz	r3, r6
 81251b2:	095b      	lsrs	r3, r3, #5
 81251b4:	4e67      	ldr	r6, [pc, #412]	; (8125354 <localtime_r+0x1e0>)
 81251b6:	2230      	movs	r2, #48	; 0x30
 81251b8:	fb02 6603 	mla	r6, r2, r3, r6
 81251bc:	f002 fa58 	bl	8127670 <__tz_lock>
 81251c0:	f002 fa62 	bl	8127688 <_tzset_unlocked>
 81251c4:	4b64      	ldr	r3, [pc, #400]	; (8125358 <localtime_r+0x1e4>)
 81251c6:	681b      	ldr	r3, [r3, #0]
 81251c8:	b34b      	cbz	r3, 812521e <localtime_r+0xaa>
 81251ca:	686b      	ldr	r3, [r5, #4]
 81251cc:	42bb      	cmp	r3, r7
 81251ce:	d119      	bne.n	8125204 <localtime_r+0x90>
 81251d0:	682f      	ldr	r7, [r5, #0]
 81251d2:	e9d8 2300 	ldrd	r2, r3, [r8]
 81251d6:	e9d5 0108 	ldrd	r0, r1, [r5, #32]
 81251da:	b9df      	cbnz	r7, 8125214 <localtime_r+0xa0>
 81251dc:	4282      	cmp	r2, r0
 81251de:	eb73 0101 	sbcs.w	r1, r3, r1
 81251e2:	da23      	bge.n	812522c <localtime_r+0xb8>
 81251e4:	e9d5 0112 	ldrd	r0, r1, [r5, #72]	; 0x48
 81251e8:	4282      	cmp	r2, r0
 81251ea:	eb73 0701 	sbcs.w	r7, r3, r1
 81251ee:	bfb4      	ite	lt
 81251f0:	2701      	movlt	r7, #1
 81251f2:	2700      	movge	r7, #0
 81251f4:	4282      	cmp	r2, r0
 81251f6:	418b      	sbcs	r3, r1
 81251f8:	6227      	str	r7, [r4, #32]
 81251fa:	db19      	blt.n	8125230 <localtime_r+0xbc>
 81251fc:	6aab      	ldr	r3, [r5, #40]	; 0x28
 81251fe:	e018      	b.n	8125232 <localtime_r+0xbe>
 8125200:	2301      	movs	r3, #1
 8125202:	e7d7      	b.n	81251b4 <localtime_r+0x40>
 8125204:	4638      	mov	r0, r7
 8125206:	f002 f989 	bl	812751c <__tzcalc_limits>
 812520a:	2800      	cmp	r0, #0
 812520c:	d1e0      	bne.n	81251d0 <localtime_r+0x5c>
 812520e:	f04f 33ff 	mov.w	r3, #4294967295
 8125212:	e004      	b.n	812521e <localtime_r+0xaa>
 8125214:	4282      	cmp	r2, r0
 8125216:	eb73 0101 	sbcs.w	r1, r3, r1
 812521a:	da02      	bge.n	8125222 <localtime_r+0xae>
 812521c:	2300      	movs	r3, #0
 812521e:	6223      	str	r3, [r4, #32]
 8125220:	e7ec      	b.n	81251fc <localtime_r+0x88>
 8125222:	e9d5 0112 	ldrd	r0, r1, [r5, #72]	; 0x48
 8125226:	4282      	cmp	r2, r0
 8125228:	418b      	sbcs	r3, r1
 812522a:	daf7      	bge.n	812521c <localtime_r+0xa8>
 812522c:	2301      	movs	r3, #1
 812522e:	6223      	str	r3, [r4, #32]
 8125230:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 8125232:	6861      	ldr	r1, [r4, #4]
 8125234:	f44f 6261 	mov.w	r2, #3600	; 0xe10
 8125238:	203c      	movs	r0, #60	; 0x3c
 812523a:	fb93 f5f2 	sdiv	r5, r3, r2
 812523e:	fb02 3315 	mls	r3, r2, r5, r3
 8125242:	fb93 f2f0 	sdiv	r2, r3, r0
 8125246:	fb00 3012 	mls	r0, r0, r2, r3
 812524a:	6823      	ldr	r3, [r4, #0]
 812524c:	1a89      	subs	r1, r1, r2
 812524e:	68a2      	ldr	r2, [r4, #8]
 8125250:	6061      	str	r1, [r4, #4]
 8125252:	1a1b      	subs	r3, r3, r0
 8125254:	1b52      	subs	r2, r2, r5
 8125256:	2b3b      	cmp	r3, #59	; 0x3b
 8125258:	6023      	str	r3, [r4, #0]
 812525a:	60a2      	str	r2, [r4, #8]
 812525c:	dd35      	ble.n	81252ca <localtime_r+0x156>
 812525e:	3101      	adds	r1, #1
 8125260:	6061      	str	r1, [r4, #4]
 8125262:	3b3c      	subs	r3, #60	; 0x3c
 8125264:	6023      	str	r3, [r4, #0]
 8125266:	6863      	ldr	r3, [r4, #4]
 8125268:	2b3b      	cmp	r3, #59	; 0x3b
 812526a:	dd34      	ble.n	81252d6 <localtime_r+0x162>
 812526c:	3201      	adds	r2, #1
 812526e:	60a2      	str	r2, [r4, #8]
 8125270:	3b3c      	subs	r3, #60	; 0x3c
 8125272:	6063      	str	r3, [r4, #4]
 8125274:	68a3      	ldr	r3, [r4, #8]
 8125276:	2b17      	cmp	r3, #23
 8125278:	dd33      	ble.n	81252e2 <localtime_r+0x16e>
 812527a:	69e2      	ldr	r2, [r4, #28]
 812527c:	3201      	adds	r2, #1
 812527e:	61e2      	str	r2, [r4, #28]
 8125280:	69a2      	ldr	r2, [r4, #24]
 8125282:	3201      	adds	r2, #1
 8125284:	2a06      	cmp	r2, #6
 8125286:	bfc8      	it	gt
 8125288:	2200      	movgt	r2, #0
 812528a:	61a2      	str	r2, [r4, #24]
 812528c:	68e2      	ldr	r2, [r4, #12]
 812528e:	3b18      	subs	r3, #24
 8125290:	3201      	adds	r2, #1
 8125292:	60a3      	str	r3, [r4, #8]
 8125294:	6923      	ldr	r3, [r4, #16]
 8125296:	60e2      	str	r2, [r4, #12]
 8125298:	f856 1023 	ldr.w	r1, [r6, r3, lsl #2]
 812529c:	428a      	cmp	r2, r1
 812529e:	dd0e      	ble.n	81252be <localtime_r+0x14a>
 81252a0:	2b0b      	cmp	r3, #11
 81252a2:	eba2 0201 	sub.w	r2, r2, r1
 81252a6:	60e2      	str	r2, [r4, #12]
 81252a8:	f103 0201 	add.w	r2, r3, #1
 81252ac:	bf09      	itett	eq
 81252ae:	6963      	ldreq	r3, [r4, #20]
 81252b0:	6122      	strne	r2, [r4, #16]
 81252b2:	2200      	moveq	r2, #0
 81252b4:	3301      	addeq	r3, #1
 81252b6:	bf02      	ittt	eq
 81252b8:	6122      	streq	r2, [r4, #16]
 81252ba:	6163      	streq	r3, [r4, #20]
 81252bc:	61e2      	streq	r2, [r4, #28]
 81252be:	f002 f9dd 	bl	812767c <__tz_unlock>
 81252c2:	4620      	mov	r0, r4
 81252c4:	b002      	add	sp, #8
 81252c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 81252ca:	2b00      	cmp	r3, #0
 81252cc:	dacb      	bge.n	8125266 <localtime_r+0xf2>
 81252ce:	3901      	subs	r1, #1
 81252d0:	6061      	str	r1, [r4, #4]
 81252d2:	333c      	adds	r3, #60	; 0x3c
 81252d4:	e7c6      	b.n	8125264 <localtime_r+0xf0>
 81252d6:	2b00      	cmp	r3, #0
 81252d8:	dacc      	bge.n	8125274 <localtime_r+0x100>
 81252da:	3a01      	subs	r2, #1
 81252dc:	60a2      	str	r2, [r4, #8]
 81252de:	333c      	adds	r3, #60	; 0x3c
 81252e0:	e7c7      	b.n	8125272 <localtime_r+0xfe>
 81252e2:	2b00      	cmp	r3, #0
 81252e4:	daeb      	bge.n	81252be <localtime_r+0x14a>
 81252e6:	69e2      	ldr	r2, [r4, #28]
 81252e8:	3a01      	subs	r2, #1
 81252ea:	61e2      	str	r2, [r4, #28]
 81252ec:	69a2      	ldr	r2, [r4, #24]
 81252ee:	3a01      	subs	r2, #1
 81252f0:	bf48      	it	mi
 81252f2:	2206      	movmi	r2, #6
 81252f4:	61a2      	str	r2, [r4, #24]
 81252f6:	68e2      	ldr	r2, [r4, #12]
 81252f8:	3318      	adds	r3, #24
 81252fa:	3a01      	subs	r2, #1
 81252fc:	60e2      	str	r2, [r4, #12]
 81252fe:	60a3      	str	r3, [r4, #8]
 8125300:	2a00      	cmp	r2, #0
 8125302:	d1dc      	bne.n	81252be <localtime_r+0x14a>
 8125304:	6923      	ldr	r3, [r4, #16]
 8125306:	3b01      	subs	r3, #1
 8125308:	d405      	bmi.n	8125316 <localtime_r+0x1a2>
 812530a:	6123      	str	r3, [r4, #16]
 812530c:	6923      	ldr	r3, [r4, #16]
 812530e:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
 8125312:	60e3      	str	r3, [r4, #12]
 8125314:	e7d3      	b.n	81252be <localtime_r+0x14a>
 8125316:	230b      	movs	r3, #11
 8125318:	6123      	str	r3, [r4, #16]
 812531a:	6963      	ldr	r3, [r4, #20]
 812531c:	1e5a      	subs	r2, r3, #1
 812531e:	f203 736b 	addw	r3, r3, #1899	; 0x76b
 8125322:	6162      	str	r2, [r4, #20]
 8125324:	079a      	lsls	r2, r3, #30
 8125326:	d105      	bne.n	8125334 <localtime_r+0x1c0>
 8125328:	2164      	movs	r1, #100	; 0x64
 812532a:	fb93 f2f1 	sdiv	r2, r3, r1
 812532e:	fb01 3212 	mls	r2, r1, r2, r3
 8125332:	b962      	cbnz	r2, 812534e <localtime_r+0x1da>
 8125334:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8125338:	fb93 f1f2 	sdiv	r1, r3, r2
 812533c:	fb02 3311 	mls	r3, r2, r1, r3
 8125340:	fab3 f383 	clz	r3, r3
 8125344:	095b      	lsrs	r3, r3, #5
 8125346:	f503 73b6 	add.w	r3, r3, #364	; 0x16c
 812534a:	61e3      	str	r3, [r4, #28]
 812534c:	e7de      	b.n	812530c <localtime_r+0x198>
 812534e:	2301      	movs	r3, #1
 8125350:	e7f9      	b.n	8125346 <localtime_r+0x1d2>
 8125352:	bf00      	nop
 8125354:	081472bc 	.word	0x081472bc
 8125358:	200300f4 	.word	0x200300f4

0812535c <__retarget_lock_init_recursive>:
 812535c:	4770      	bx	lr

0812535e <__retarget_lock_acquire>:
 812535e:	4770      	bx	lr

08125360 <__retarget_lock_acquire_recursive>:
 8125360:	4770      	bx	lr

08125362 <__retarget_lock_release>:
 8125362:	4770      	bx	lr

08125364 <__retarget_lock_release_recursive>:
 8125364:	4770      	bx	lr
 8125366:	Address 0x0000000008125366 is out of bounds.


08125368 <malloc>:
 8125368:	4b02      	ldr	r3, [pc, #8]	; (8125374 <malloc+0xc>)
 812536a:	4601      	mov	r1, r0
 812536c:	6818      	ldr	r0, [r3, #0]
 812536e:	f000 bb29 	b.w	81259c4 <_malloc_r>
 8125372:	bf00      	nop
 8125374:	200004a4 	.word	0x200004a4

08125378 <free>:
 8125378:	4b02      	ldr	r3, [pc, #8]	; (8125384 <free+0xc>)
 812537a:	4601      	mov	r1, r0
 812537c:	6818      	ldr	r0, [r3, #0]
 812537e:	f000 bab5 	b.w	81258ec <_free_r>
 8125382:	bf00      	nop
 8125384:	200004a4 	.word	0x200004a4

08125388 <memcmp>:
 8125388:	b510      	push	{r4, lr}
 812538a:	3901      	subs	r1, #1
 812538c:	4402      	add	r2, r0
 812538e:	4290      	cmp	r0, r2
 8125390:	d101      	bne.n	8125396 <memcmp+0xe>
 8125392:	2000      	movs	r0, #0
 8125394:	e005      	b.n	81253a2 <memcmp+0x1a>
 8125396:	7803      	ldrb	r3, [r0, #0]
 8125398:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 812539c:	42a3      	cmp	r3, r4
 812539e:	d001      	beq.n	81253a4 <memcmp+0x1c>
 81253a0:	1b18      	subs	r0, r3, r4
 81253a2:	bd10      	pop	{r4, pc}
 81253a4:	3001      	adds	r0, #1
 81253a6:	e7f2      	b.n	812538e <memcmp+0x6>

081253a8 <memcpy>:
 81253a8:	440a      	add	r2, r1
 81253aa:	4291      	cmp	r1, r2
 81253ac:	f100 33ff 	add.w	r3, r0, #4294967295
 81253b0:	d100      	bne.n	81253b4 <memcpy+0xc>
 81253b2:	4770      	bx	lr
 81253b4:	b510      	push	{r4, lr}
 81253b6:	f811 4b01 	ldrb.w	r4, [r1], #1
 81253ba:	f803 4f01 	strb.w	r4, [r3, #1]!
 81253be:	4291      	cmp	r1, r2
 81253c0:	d1f9      	bne.n	81253b6 <memcpy+0xe>
 81253c2:	bd10      	pop	{r4, pc}

081253c4 <memmove>:
 81253c4:	4288      	cmp	r0, r1
 81253c6:	b510      	push	{r4, lr}
 81253c8:	eb01 0402 	add.w	r4, r1, r2
 81253cc:	d902      	bls.n	81253d4 <memmove+0x10>
 81253ce:	4284      	cmp	r4, r0
 81253d0:	4623      	mov	r3, r4
 81253d2:	d807      	bhi.n	81253e4 <memmove+0x20>
 81253d4:	1e43      	subs	r3, r0, #1
 81253d6:	42a1      	cmp	r1, r4
 81253d8:	d008      	beq.n	81253ec <memmove+0x28>
 81253da:	f811 2b01 	ldrb.w	r2, [r1], #1
 81253de:	f803 2f01 	strb.w	r2, [r3, #1]!
 81253e2:	e7f8      	b.n	81253d6 <memmove+0x12>
 81253e4:	4402      	add	r2, r0
 81253e6:	4601      	mov	r1, r0
 81253e8:	428a      	cmp	r2, r1
 81253ea:	d100      	bne.n	81253ee <memmove+0x2a>
 81253ec:	bd10      	pop	{r4, pc}
 81253ee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 81253f2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 81253f6:	e7f7      	b.n	81253e8 <memmove+0x24>

081253f8 <memset>:
 81253f8:	4402      	add	r2, r0
 81253fa:	4603      	mov	r3, r0
 81253fc:	4293      	cmp	r3, r2
 81253fe:	d100      	bne.n	8125402 <memset+0xa>
 8125400:	4770      	bx	lr
 8125402:	f803 1b01 	strb.w	r1, [r3], #1
 8125406:	e7f9      	b.n	81253fc <memset+0x4>

08125408 <validate_structure>:
 8125408:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 812540a:	6801      	ldr	r1, [r0, #0]
 812540c:	293b      	cmp	r1, #59	; 0x3b
 812540e:	4604      	mov	r4, r0
 8125410:	d911      	bls.n	8125436 <validate_structure+0x2e>
 8125412:	223c      	movs	r2, #60	; 0x3c
 8125414:	4668      	mov	r0, sp
 8125416:	f002 fc09 	bl	8127c2c <div>
 812541a:	9a01      	ldr	r2, [sp, #4]
 812541c:	6863      	ldr	r3, [r4, #4]
 812541e:	9900      	ldr	r1, [sp, #0]
 8125420:	2a00      	cmp	r2, #0
 8125422:	440b      	add	r3, r1
 8125424:	6063      	str	r3, [r4, #4]
 8125426:	bfbb      	ittet	lt
 8125428:	323c      	addlt	r2, #60	; 0x3c
 812542a:	f103 33ff 	addlt.w	r3, r3, #4294967295
 812542e:	6022      	strge	r2, [r4, #0]
 8125430:	6022      	strlt	r2, [r4, #0]
 8125432:	bfb8      	it	lt
 8125434:	6063      	strlt	r3, [r4, #4]
 8125436:	6861      	ldr	r1, [r4, #4]
 8125438:	293b      	cmp	r1, #59	; 0x3b
 812543a:	d911      	bls.n	8125460 <validate_structure+0x58>
 812543c:	223c      	movs	r2, #60	; 0x3c
 812543e:	4668      	mov	r0, sp
 8125440:	f002 fbf4 	bl	8127c2c <div>
 8125444:	9a01      	ldr	r2, [sp, #4]
 8125446:	68a3      	ldr	r3, [r4, #8]
 8125448:	9900      	ldr	r1, [sp, #0]
 812544a:	2a00      	cmp	r2, #0
 812544c:	440b      	add	r3, r1
 812544e:	60a3      	str	r3, [r4, #8]
 8125450:	bfbb      	ittet	lt
 8125452:	323c      	addlt	r2, #60	; 0x3c
 8125454:	f103 33ff 	addlt.w	r3, r3, #4294967295
 8125458:	6062      	strge	r2, [r4, #4]
 812545a:	6062      	strlt	r2, [r4, #4]
 812545c:	bfb8      	it	lt
 812545e:	60a3      	strlt	r3, [r4, #8]
 8125460:	68a1      	ldr	r1, [r4, #8]
 8125462:	2917      	cmp	r1, #23
 8125464:	d911      	bls.n	812548a <validate_structure+0x82>
 8125466:	2218      	movs	r2, #24
 8125468:	4668      	mov	r0, sp
 812546a:	f002 fbdf 	bl	8127c2c <div>
 812546e:	9a01      	ldr	r2, [sp, #4]
 8125470:	68e3      	ldr	r3, [r4, #12]
 8125472:	9900      	ldr	r1, [sp, #0]
 8125474:	2a00      	cmp	r2, #0
 8125476:	440b      	add	r3, r1
 8125478:	60e3      	str	r3, [r4, #12]
 812547a:	bfbb      	ittet	lt
 812547c:	3218      	addlt	r2, #24
 812547e:	f103 33ff 	addlt.w	r3, r3, #4294967295
 8125482:	60a2      	strge	r2, [r4, #8]
 8125484:	60a2      	strlt	r2, [r4, #8]
 8125486:	bfb8      	it	lt
 8125488:	60e3      	strlt	r3, [r4, #12]
 812548a:	6921      	ldr	r1, [r4, #16]
 812548c:	290b      	cmp	r1, #11
 812548e:	d911      	bls.n	81254b4 <validate_structure+0xac>
 8125490:	220c      	movs	r2, #12
 8125492:	4668      	mov	r0, sp
 8125494:	f002 fbca 	bl	8127c2c <div>
 8125498:	9a01      	ldr	r2, [sp, #4]
 812549a:	6963      	ldr	r3, [r4, #20]
 812549c:	9900      	ldr	r1, [sp, #0]
 812549e:	2a00      	cmp	r2, #0
 81254a0:	440b      	add	r3, r1
 81254a2:	6163      	str	r3, [r4, #20]
 81254a4:	bfbb      	ittet	lt
 81254a6:	320c      	addlt	r2, #12
 81254a8:	f103 33ff 	addlt.w	r3, r3, #4294967295
 81254ac:	6122      	strge	r2, [r4, #16]
 81254ae:	6122      	strlt	r2, [r4, #16]
 81254b0:	bfb8      	it	lt
 81254b2:	6163      	strlt	r3, [r4, #20]
 81254b4:	6963      	ldr	r3, [r4, #20]
 81254b6:	0798      	lsls	r0, r3, #30
 81254b8:	d120      	bne.n	81254fc <validate_structure+0xf4>
 81254ba:	2164      	movs	r1, #100	; 0x64
 81254bc:	fb93 f2f1 	sdiv	r2, r3, r1
 81254c0:	fb01 3212 	mls	r2, r1, r2, r3
 81254c4:	b9e2      	cbnz	r2, 8125500 <validate_structure+0xf8>
 81254c6:	f203 736c 	addw	r3, r3, #1900	; 0x76c
 81254ca:	f44f 72c8 	mov.w	r2, #400	; 0x190
 81254ce:	fb93 f1f2 	sdiv	r1, r3, r2
 81254d2:	fb02 3311 	mls	r3, r2, r1, r3
 81254d6:	2b00      	cmp	r3, #0
 81254d8:	bf14      	ite	ne
 81254da:	231c      	movne	r3, #28
 81254dc:	231d      	moveq	r3, #29
 81254de:	68e2      	ldr	r2, [r4, #12]
 81254e0:	2a00      	cmp	r2, #0
 81254e2:	dc0f      	bgt.n	8125504 <validate_structure+0xfc>
 81254e4:	4f33      	ldr	r7, [pc, #204]	; (81255b4 <validate_structure+0x1ac>)
 81254e6:	260b      	movs	r6, #11
 81254e8:	2064      	movs	r0, #100	; 0x64
 81254ea:	f44f 75c8 	mov.w	r5, #400	; 0x190
 81254ee:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 81254f2:	f1bc 0f00 	cmp.w	ip, #0
 81254f6:	dd31      	ble.n	812555c <validate_structure+0x154>
 81254f8:	b003      	add	sp, #12
 81254fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 81254fc:	231c      	movs	r3, #28
 81254fe:	e7ee      	b.n	81254de <validate_structure+0xd6>
 8125500:	231d      	movs	r3, #29
 8125502:	e7ec      	b.n	81254de <validate_structure+0xd6>
 8125504:	4e2b      	ldr	r6, [pc, #172]	; (81255b4 <validate_structure+0x1ac>)
 8125506:	2700      	movs	r7, #0
 8125508:	2064      	movs	r0, #100	; 0x64
 812550a:	f44f 75c8 	mov.w	r5, #400	; 0x190
 812550e:	e9d4 1203 	ldrd	r1, r2, [r4, #12]
 8125512:	2a01      	cmp	r2, #1
 8125514:	bf14      	ite	ne
 8125516:	f856 c022 	ldrne.w	ip, [r6, r2, lsl #2]
 812551a:	469c      	moveq	ip, r3
 812551c:	4561      	cmp	r1, ip
 812551e:	ddeb      	ble.n	81254f8 <validate_structure+0xf0>
 8125520:	3201      	adds	r2, #1
 8125522:	eba1 010c 	sub.w	r1, r1, ip
 8125526:	2a0c      	cmp	r2, #12
 8125528:	60e1      	str	r1, [r4, #12]
 812552a:	6122      	str	r2, [r4, #16]
 812552c:	d1ef      	bne.n	812550e <validate_structure+0x106>
 812552e:	6963      	ldr	r3, [r4, #20]
 8125530:	1c5a      	adds	r2, r3, #1
 8125532:	0791      	lsls	r1, r2, #30
 8125534:	e9c4 7204 	strd	r7, r2, [r4, #16]
 8125538:	d137      	bne.n	81255aa <validate_structure+0x1a2>
 812553a:	fb92 f1f0 	sdiv	r1, r2, r0
 812553e:	fb00 2211 	mls	r2, r0, r1, r2
 8125542:	2a00      	cmp	r2, #0
 8125544:	d133      	bne.n	81255ae <validate_structure+0x1a6>
 8125546:	f203 736d 	addw	r3, r3, #1901	; 0x76d
 812554a:	fb93 f2f5 	sdiv	r2, r3, r5
 812554e:	fb05 3312 	mls	r3, r5, r2, r3
 8125552:	2b00      	cmp	r3, #0
 8125554:	bf14      	ite	ne
 8125556:	231c      	movne	r3, #28
 8125558:	231d      	moveq	r3, #29
 812555a:	e7d8      	b.n	812550e <validate_structure+0x106>
 812555c:	6921      	ldr	r1, [r4, #16]
 812555e:	3901      	subs	r1, #1
 8125560:	6121      	str	r1, [r4, #16]
 8125562:	3101      	adds	r1, #1
 8125564:	d114      	bne.n	8125590 <validate_structure+0x188>
 8125566:	6963      	ldr	r3, [r4, #20]
 8125568:	1e5a      	subs	r2, r3, #1
 812556a:	0791      	lsls	r1, r2, #30
 812556c:	e9c4 6204 	strd	r6, r2, [r4, #16]
 8125570:	d117      	bne.n	81255a2 <validate_structure+0x19a>
 8125572:	fb92 f1f0 	sdiv	r1, r2, r0
 8125576:	fb00 2211 	mls	r2, r0, r1, r2
 812557a:	b9a2      	cbnz	r2, 81255a6 <validate_structure+0x19e>
 812557c:	f203 736b 	addw	r3, r3, #1899	; 0x76b
 8125580:	fb93 f2f5 	sdiv	r2, r3, r5
 8125584:	fb05 3312 	mls	r3, r5, r2, r3
 8125588:	2b00      	cmp	r3, #0
 812558a:	bf14      	ite	ne
 812558c:	231c      	movne	r3, #28
 812558e:	231d      	moveq	r3, #29
 8125590:	6922      	ldr	r2, [r4, #16]
 8125592:	2a01      	cmp	r2, #1
 8125594:	bf14      	ite	ne
 8125596:	f857 2022 	ldrne.w	r2, [r7, r2, lsl #2]
 812559a:	461a      	moveq	r2, r3
 812559c:	4462      	add	r2, ip
 812559e:	60e2      	str	r2, [r4, #12]
 81255a0:	e7a5      	b.n	81254ee <validate_structure+0xe6>
 81255a2:	231c      	movs	r3, #28
 81255a4:	e7f4      	b.n	8125590 <validate_structure+0x188>
 81255a6:	231d      	movs	r3, #29
 81255a8:	e7f2      	b.n	8125590 <validate_structure+0x188>
 81255aa:	231c      	movs	r3, #28
 81255ac:	e7af      	b.n	812550e <validate_structure+0x106>
 81255ae:	231d      	movs	r3, #29
 81255b0:	e7ad      	b.n	812550e <validate_structure+0x106>
 81255b2:	bf00      	nop
 81255b4:	0814725c 	.word	0x0814725c

081255b8 <mktime>:
 81255b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 81255bc:	b085      	sub	sp, #20
 81255be:	4607      	mov	r7, r0
 81255c0:	f003 fa62 	bl	8128a88 <__gettzinfo>
 81255c4:	4681      	mov	r9, r0
 81255c6:	4638      	mov	r0, r7
 81255c8:	f7ff ff1e 	bl	8125408 <validate_structure>
 81255cc:	e9d7 4000 	ldrd	r4, r0, [r7]
 81255d0:	233c      	movs	r3, #60	; 0x3c
 81255d2:	fb03 4400 	mla	r4, r3, r0, r4
 81255d6:	68b8      	ldr	r0, [r7, #8]
 81255d8:	4abc      	ldr	r2, [pc, #752]	; (81258cc <mktime+0x314>)
 81255da:	697e      	ldr	r6, [r7, #20]
 81255dc:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 81255e0:	fb03 4400 	mla	r4, r3, r0, r4
 81255e4:	e9d7 5303 	ldrd	r5, r3, [r7, #12]
 81255e8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 81255ec:	3d01      	subs	r5, #1
 81255ee:	2b01      	cmp	r3, #1
 81255f0:	4415      	add	r5, r2
 81255f2:	dd11      	ble.n	8125618 <mktime+0x60>
 81255f4:	07b1      	lsls	r1, r6, #30
 81255f6:	d10f      	bne.n	8125618 <mktime+0x60>
 81255f8:	2264      	movs	r2, #100	; 0x64
 81255fa:	fb96 f3f2 	sdiv	r3, r6, r2
 81255fe:	fb02 6313 	mls	r3, r2, r3, r6
 8125602:	b943      	cbnz	r3, 8125616 <mktime+0x5e>
 8125604:	f206 736c 	addw	r3, r6, #1900	; 0x76c
 8125608:	f44f 72c8 	mov.w	r2, #400	; 0x190
 812560c:	fb93 f1f2 	sdiv	r1, r3, r2
 8125610:	fb02 3311 	mls	r3, r2, r1, r3
 8125614:	b903      	cbnz	r3, 8125618 <mktime+0x60>
 8125616:	3501      	adds	r5, #1
 8125618:	f506 531c 	add.w	r3, r6, #9984	; 0x2700
 812561c:	3310      	adds	r3, #16
 812561e:	f644 6220 	movw	r2, #20000	; 0x4e20
 8125622:	4293      	cmp	r3, r2
 8125624:	61fd      	str	r5, [r7, #28]
 8125626:	f200 815d 	bhi.w	81258e4 <mktime+0x32c>
 812562a:	2e46      	cmp	r6, #70	; 0x46
 812562c:	dd71      	ble.n	8125712 <mktime+0x15a>
 812562e:	2346      	movs	r3, #70	; 0x46
 8125630:	f240 1c6d 	movw	ip, #365	; 0x16d
 8125634:	2164      	movs	r1, #100	; 0x64
 8125636:	f44f 70c8 	mov.w	r0, #400	; 0x190
 812563a:	079a      	lsls	r2, r3, #30
 812563c:	d163      	bne.n	8125706 <mktime+0x14e>
 812563e:	fb93 f2f1 	sdiv	r2, r3, r1
 8125642:	fb01 3212 	mls	r2, r1, r2, r3
 8125646:	2a00      	cmp	r2, #0
 8125648:	d160      	bne.n	812570c <mktime+0x154>
 812564a:	f203 726c 	addw	r2, r3, #1900	; 0x76c
 812564e:	fb92 fef0 	sdiv	lr, r2, r0
 8125652:	fb00 221e 	mls	r2, r0, lr, r2
 8125656:	2a00      	cmp	r2, #0
 8125658:	bf14      	ite	ne
 812565a:	4662      	movne	r2, ip
 812565c:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 8125660:	3301      	adds	r3, #1
 8125662:	429e      	cmp	r6, r3
 8125664:	4415      	add	r5, r2
 8125666:	d1e8      	bne.n	812563a <mktime+0x82>
 8125668:	4b99      	ldr	r3, [pc, #612]	; (81258d0 <mktime+0x318>)
 812566a:	ea4f 78e4 	mov.w	r8, r4, asr #31
 812566e:	fbc5 4803 	smlal	r4, r8, r5, r3
 8125672:	f001 fffd 	bl	8127670 <__tz_lock>
 8125676:	f002 f807 	bl	8127688 <_tzset_unlocked>
 812567a:	4b96      	ldr	r3, [pc, #600]	; (81258d4 <mktime+0x31c>)
 812567c:	f8d3 b000 	ldr.w	fp, [r3]
 8125680:	f1bb 0f00 	cmp.w	fp, #0
 8125684:	d039      	beq.n	81256fa <mktime+0x142>
 8125686:	f8d7 b020 	ldr.w	fp, [r7, #32]
 812568a:	6978      	ldr	r0, [r7, #20]
 812568c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8125690:	f1bb 0f01 	cmp.w	fp, #1
 8125694:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 8125698:	46da      	mov	sl, fp
 812569a:	bfa8      	it	ge
 812569c:	f04f 0a01 	movge.w	sl, #1
 81256a0:	4283      	cmp	r3, r0
 81256a2:	d178      	bne.n	8125796 <mktime+0x1de>
 81256a4:	e9d9 3208 	ldrd	r3, r2, [r9, #32]
 81256a8:	f8d9 1050 	ldr.w	r1, [r9, #80]	; 0x50
 81256ac:	f8d9 e04c 	ldr.w	lr, [r9, #76]	; 0x4c
 81256b0:	1a5b      	subs	r3, r3, r1
 81256b2:	9302      	str	r3, [sp, #8]
 81256b4:	eb62 73e1 	sbc.w	r3, r2, r1, asr #31
 81256b8:	9303      	str	r3, [sp, #12]
 81256ba:	f8d9 2028 	ldr.w	r2, [r9, #40]	; 0x28
 81256be:	f8d9 3048 	ldr.w	r3, [r9, #72]	; 0x48
 81256c2:	9301      	str	r3, [sp, #4]
 81256c4:	ebb3 0c02 	subs.w	ip, r3, r2
 81256c8:	eb6e 70e2 	sbc.w	r0, lr, r2, asr #31
 81256cc:	4564      	cmp	r4, ip
 81256ce:	eb78 0300 	sbcs.w	r3, r8, r0
 81256d2:	da66      	bge.n	81257a2 <mktime+0x1ea>
 81256d4:	f8d9 3000 	ldr.w	r3, [r9]
 81256d8:	2b00      	cmp	r3, #0
 81256da:	d06f      	beq.n	81257bc <mktime+0x204>
 81256dc:	9b02      	ldr	r3, [sp, #8]
 81256de:	429c      	cmp	r4, r3
 81256e0:	9b03      	ldr	r3, [sp, #12]
 81256e2:	eb78 0303 	sbcs.w	r3, r8, r3
 81256e6:	db03      	blt.n	81256f0 <mktime+0x138>
 81256e8:	4564      	cmp	r4, ip
 81256ea:	eb78 0300 	sbcs.w	r3, r8, r0
 81256ee:	db6b      	blt.n	81257c8 <mktime+0x210>
 81256f0:	f1bb 0f00 	cmp.w	fp, #0
 81256f4:	f04f 0b00 	mov.w	fp, #0
 81256f8:	da6b      	bge.n	81257d2 <mktime+0x21a>
 81256fa:	f8d9 1028 	ldr.w	r1, [r9, #40]	; 0x28
 81256fe:	190c      	adds	r4, r1, r4
 8125700:	eb48 78e1 	adc.w	r8, r8, r1, asr #31
 8125704:	e0a9      	b.n	812585a <mktime+0x2a2>
 8125706:	f240 126d 	movw	r2, #365	; 0x16d
 812570a:	e7a9      	b.n	8125660 <mktime+0xa8>
 812570c:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 8125710:	e7a6      	b.n	8125660 <mktime+0xa8>
 8125712:	d0a9      	beq.n	8125668 <mktime+0xb0>
 8125714:	2345      	movs	r3, #69	; 0x45
 8125716:	f240 1c6d 	movw	ip, #365	; 0x16d
 812571a:	2164      	movs	r1, #100	; 0x64
 812571c:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8125720:	e012      	b.n	8125748 <mktime+0x190>
 8125722:	bb62      	cbnz	r2, 812577e <mktime+0x1c6>
 8125724:	fb93 f2f1 	sdiv	r2, r3, r1
 8125728:	fb01 3212 	mls	r2, r1, r2, r3
 812572c:	bb52      	cbnz	r2, 8125784 <mktime+0x1cc>
 812572e:	f203 726c 	addw	r2, r3, #1900	; 0x76c
 8125732:	fb92 fef0 	sdiv	lr, r2, r0
 8125736:	fb00 221e 	mls	r2, r0, lr, r2
 812573a:	2a00      	cmp	r2, #0
 812573c:	bf14      	ite	ne
 812573e:	4662      	movne	r2, ip
 8125740:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 8125744:	1aad      	subs	r5, r5, r2
 8125746:	3b01      	subs	r3, #1
 8125748:	429e      	cmp	r6, r3
 812574a:	f003 0203 	and.w	r2, r3, #3
 812574e:	dbe8      	blt.n	8125722 <mktime+0x16a>
 8125750:	b9da      	cbnz	r2, 812578a <mktime+0x1d2>
 8125752:	2264      	movs	r2, #100	; 0x64
 8125754:	fb96 f3f2 	sdiv	r3, r6, r2
 8125758:	fb02 6313 	mls	r3, r2, r3, r6
 812575c:	b9c3      	cbnz	r3, 8125790 <mktime+0x1d8>
 812575e:	f206 736c 	addw	r3, r6, #1900	; 0x76c
 8125762:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8125766:	fb93 f1f2 	sdiv	r1, r3, r2
 812576a:	fb02 3311 	mls	r3, r2, r1, r3
 812576e:	2b00      	cmp	r3, #0
 8125770:	f240 136d 	movw	r3, #365	; 0x16d
 8125774:	bf08      	it	eq
 8125776:	f44f 73b7 	moveq.w	r3, #366	; 0x16e
 812577a:	1aed      	subs	r5, r5, r3
 812577c:	e774      	b.n	8125668 <mktime+0xb0>
 812577e:	f240 126d 	movw	r2, #365	; 0x16d
 8125782:	e7df      	b.n	8125744 <mktime+0x18c>
 8125784:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 8125788:	e7dc      	b.n	8125744 <mktime+0x18c>
 812578a:	f240 136d 	movw	r3, #365	; 0x16d
 812578e:	e7f4      	b.n	812577a <mktime+0x1c2>
 8125790:	f44f 73b7 	mov.w	r3, #366	; 0x16e
 8125794:	e7f1      	b.n	812577a <mktime+0x1c2>
 8125796:	f001 fec1 	bl	812751c <__tzcalc_limits>
 812579a:	2800      	cmp	r0, #0
 812579c:	d182      	bne.n	81256a4 <mktime+0xec>
 812579e:	46d3      	mov	fp, sl
 81257a0:	e050      	b.n	8125844 <mktime+0x28c>
 81257a2:	9b01      	ldr	r3, [sp, #4]
 81257a4:	1a5b      	subs	r3, r3, r1
 81257a6:	9301      	str	r3, [sp, #4]
 81257a8:	ea4f 73e1 	mov.w	r3, r1, asr #31
 81257ac:	eb6e 0e03 	sbc.w	lr, lr, r3
 81257b0:	9b01      	ldr	r3, [sp, #4]
 81257b2:	429c      	cmp	r4, r3
 81257b4:	eb78 030e 	sbcs.w	r3, r8, lr
 81257b8:	dbf1      	blt.n	812579e <mktime+0x1e6>
 81257ba:	e78b      	b.n	81256d4 <mktime+0x11c>
 81257bc:	9b02      	ldr	r3, [sp, #8]
 81257be:	429c      	cmp	r4, r3
 81257c0:	9b03      	ldr	r3, [sp, #12]
 81257c2:	eb78 0303 	sbcs.w	r3, r8, r3
 81257c6:	db8f      	blt.n	81256e8 <mktime+0x130>
 81257c8:	f1bb 0f00 	cmp.w	fp, #0
 81257cc:	db3e      	blt.n	812584c <mktime+0x294>
 81257ce:	f04f 0b01 	mov.w	fp, #1
 81257d2:	ea8a 0a0b 	eor.w	sl, sl, fp
 81257d6:	f1ba 0f01 	cmp.w	sl, #1
 81257da:	d133      	bne.n	8125844 <mktime+0x28c>
 81257dc:	f1bb 0f00 	cmp.w	fp, #0
 81257e0:	d04e      	beq.n	8125880 <mktime+0x2c8>
 81257e2:	1a52      	subs	r2, r2, r1
 81257e4:	683b      	ldr	r3, [r7, #0]
 81257e6:	f8d7 a00c 	ldr.w	sl, [r7, #12]
 81257ea:	4413      	add	r3, r2
 81257ec:	1914      	adds	r4, r2, r4
 81257ee:	603b      	str	r3, [r7, #0]
 81257f0:	4638      	mov	r0, r7
 81257f2:	eb48 78e2 	adc.w	r8, r8, r2, asr #31
 81257f6:	f7ff fe07 	bl	8125408 <validate_structure>
 81257fa:	68fa      	ldr	r2, [r7, #12]
 81257fc:	ebb2 020a 	subs.w	r2, r2, sl
 8125800:	d020      	beq.n	8125844 <mktime+0x28c>
 8125802:	2a01      	cmp	r2, #1
 8125804:	dc3e      	bgt.n	8125884 <mktime+0x2cc>
 8125806:	1c90      	adds	r0, r2, #2
 8125808:	bfd8      	it	le
 812580a:	2201      	movle	r2, #1
 812580c:	69fb      	ldr	r3, [r7, #28]
 812580e:	18d3      	adds	r3, r2, r3
 8125810:	4415      	add	r5, r2
 8125812:	d540      	bpl.n	8125896 <mktime+0x2de>
 8125814:	1e73      	subs	r3, r6, #1
 8125816:	0799      	lsls	r1, r3, #30
 8125818:	d137      	bne.n	812588a <mktime+0x2d2>
 812581a:	2264      	movs	r2, #100	; 0x64
 812581c:	fb93 f1f2 	sdiv	r1, r3, r2
 8125820:	fb02 3311 	mls	r3, r2, r1, r3
 8125824:	bba3      	cbnz	r3, 8125890 <mktime+0x2d8>
 8125826:	f44f 73c8 	mov.w	r3, #400	; 0x190
 812582a:	f206 766b 	addw	r6, r6, #1899	; 0x76b
 812582e:	fb96 f2f3 	sdiv	r2, r6, r3
 8125832:	fb03 6612 	mls	r6, r3, r2, r6
 8125836:	2e00      	cmp	r6, #0
 8125838:	f240 136d 	movw	r3, #365	; 0x16d
 812583c:	bf18      	it	ne
 812583e:	f44f 73b6 	movne.w	r3, #364	; 0x16c
 8125842:	61fb      	str	r3, [r7, #28]
 8125844:	f1bb 0f01 	cmp.w	fp, #1
 8125848:	f47f af57 	bne.w	81256fa <mktime+0x142>
 812584c:	f8d9 1050 	ldr.w	r1, [r9, #80]	; 0x50
 8125850:	190c      	adds	r4, r1, r4
 8125852:	eb48 78e1 	adc.w	r8, r8, r1, asr #31
 8125856:	f04f 0b01 	mov.w	fp, #1
 812585a:	f001 ff0f 	bl	812767c <__tz_unlock>
 812585e:	3504      	adds	r5, #4
 8125860:	2307      	movs	r3, #7
 8125862:	fb95 f3f3 	sdiv	r3, r5, r3
 8125866:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 812586a:	1aed      	subs	r5, r5, r3
 812586c:	bf48      	it	mi
 812586e:	3507      	addmi	r5, #7
 8125870:	f8c7 b020 	str.w	fp, [r7, #32]
 8125874:	61bd      	str	r5, [r7, #24]
 8125876:	4620      	mov	r0, r4
 8125878:	4641      	mov	r1, r8
 812587a:	b005      	add	sp, #20
 812587c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8125880:	1a8a      	subs	r2, r1, r2
 8125882:	e7af      	b.n	81257e4 <mktime+0x22c>
 8125884:	f04f 32ff 	mov.w	r2, #4294967295
 8125888:	e7c0      	b.n	812580c <mktime+0x254>
 812588a:	f44f 73b6 	mov.w	r3, #364	; 0x16c
 812588e:	e7d8      	b.n	8125842 <mktime+0x28a>
 8125890:	f240 136d 	movw	r3, #365	; 0x16d
 8125894:	e7d5      	b.n	8125842 <mktime+0x28a>
 8125896:	07b2      	lsls	r2, r6, #30
 8125898:	d11e      	bne.n	81258d8 <mktime+0x320>
 812589a:	2164      	movs	r1, #100	; 0x64
 812589c:	fb96 f2f1 	sdiv	r2, r6, r1
 81258a0:	fb01 6212 	mls	r2, r1, r2, r6
 81258a4:	b9da      	cbnz	r2, 81258de <mktime+0x326>
 81258a6:	f44f 72c8 	mov.w	r2, #400	; 0x190
 81258aa:	f206 766c 	addw	r6, r6, #1900	; 0x76c
 81258ae:	fb96 f1f2 	sdiv	r1, r6, r2
 81258b2:	fb02 6611 	mls	r6, r2, r1, r6
 81258b6:	2e00      	cmp	r6, #0
 81258b8:	f240 126d 	movw	r2, #365	; 0x16d
 81258bc:	bf08      	it	eq
 81258be:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 81258c2:	4293      	cmp	r3, r2
 81258c4:	bfa8      	it	ge
 81258c6:	1a9b      	subge	r3, r3, r2
 81258c8:	e7bb      	b.n	8125842 <mktime+0x28a>
 81258ca:	bf00      	nop
 81258cc:	0814728c 	.word	0x0814728c
 81258d0:	00015180 	.word	0x00015180
 81258d4:	200300f4 	.word	0x200300f4
 81258d8:	f240 126d 	movw	r2, #365	; 0x16d
 81258dc:	e7f1      	b.n	81258c2 <mktime+0x30a>
 81258de:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 81258e2:	e7ee      	b.n	81258c2 <mktime+0x30a>
 81258e4:	f04f 34ff 	mov.w	r4, #4294967295
 81258e8:	46a0      	mov	r8, r4
 81258ea:	e7c4      	b.n	8125876 <mktime+0x2be>

081258ec <_free_r>:
 81258ec:	b537      	push	{r0, r1, r2, r4, r5, lr}
 81258ee:	2900      	cmp	r1, #0
 81258f0:	d044      	beq.n	812597c <_free_r+0x90>
 81258f2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 81258f6:	9001      	str	r0, [sp, #4]
 81258f8:	2b00      	cmp	r3, #0
 81258fa:	f1a1 0404 	sub.w	r4, r1, #4
 81258fe:	bfb8      	it	lt
 8125900:	18e4      	addlt	r4, r4, r3
 8125902:	f003 f9f1 	bl	8128ce8 <__malloc_lock>
 8125906:	4a1e      	ldr	r2, [pc, #120]	; (8125980 <_free_r+0x94>)
 8125908:	9801      	ldr	r0, [sp, #4]
 812590a:	6813      	ldr	r3, [r2, #0]
 812590c:	b933      	cbnz	r3, 812591c <_free_r+0x30>
 812590e:	6063      	str	r3, [r4, #4]
 8125910:	6014      	str	r4, [r2, #0]
 8125912:	b003      	add	sp, #12
 8125914:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8125918:	f003 b9ec 	b.w	8128cf4 <__malloc_unlock>
 812591c:	42a3      	cmp	r3, r4
 812591e:	d908      	bls.n	8125932 <_free_r+0x46>
 8125920:	6825      	ldr	r5, [r4, #0]
 8125922:	1961      	adds	r1, r4, r5
 8125924:	428b      	cmp	r3, r1
 8125926:	bf01      	itttt	eq
 8125928:	6819      	ldreq	r1, [r3, #0]
 812592a:	685b      	ldreq	r3, [r3, #4]
 812592c:	1949      	addeq	r1, r1, r5
 812592e:	6021      	streq	r1, [r4, #0]
 8125930:	e7ed      	b.n	812590e <_free_r+0x22>
 8125932:	461a      	mov	r2, r3
 8125934:	685b      	ldr	r3, [r3, #4]
 8125936:	b10b      	cbz	r3, 812593c <_free_r+0x50>
 8125938:	42a3      	cmp	r3, r4
 812593a:	d9fa      	bls.n	8125932 <_free_r+0x46>
 812593c:	6811      	ldr	r1, [r2, #0]
 812593e:	1855      	adds	r5, r2, r1
 8125940:	42a5      	cmp	r5, r4
 8125942:	d10b      	bne.n	812595c <_free_r+0x70>
 8125944:	6824      	ldr	r4, [r4, #0]
 8125946:	4421      	add	r1, r4
 8125948:	1854      	adds	r4, r2, r1
 812594a:	42a3      	cmp	r3, r4
 812594c:	6011      	str	r1, [r2, #0]
 812594e:	d1e0      	bne.n	8125912 <_free_r+0x26>
 8125950:	681c      	ldr	r4, [r3, #0]
 8125952:	685b      	ldr	r3, [r3, #4]
 8125954:	6053      	str	r3, [r2, #4]
 8125956:	4421      	add	r1, r4
 8125958:	6011      	str	r1, [r2, #0]
 812595a:	e7da      	b.n	8125912 <_free_r+0x26>
 812595c:	d902      	bls.n	8125964 <_free_r+0x78>
 812595e:	230c      	movs	r3, #12
 8125960:	6003      	str	r3, [r0, #0]
 8125962:	e7d6      	b.n	8125912 <_free_r+0x26>
 8125964:	6825      	ldr	r5, [r4, #0]
 8125966:	1961      	adds	r1, r4, r5
 8125968:	428b      	cmp	r3, r1
 812596a:	bf04      	itt	eq
 812596c:	6819      	ldreq	r1, [r3, #0]
 812596e:	685b      	ldreq	r3, [r3, #4]
 8125970:	6063      	str	r3, [r4, #4]
 8125972:	bf04      	itt	eq
 8125974:	1949      	addeq	r1, r1, r5
 8125976:	6021      	streq	r1, [r4, #0]
 8125978:	6054      	str	r4, [r2, #4]
 812597a:	e7ca      	b.n	8125912 <_free_r+0x26>
 812597c:	b003      	add	sp, #12
 812597e:	bd30      	pop	{r4, r5, pc}
 8125980:	200300cc 	.word	0x200300cc

08125984 <sbrk_aligned>:
 8125984:	b570      	push	{r4, r5, r6, lr}
 8125986:	4e0e      	ldr	r6, [pc, #56]	; (81259c0 <sbrk_aligned+0x3c>)
 8125988:	460c      	mov	r4, r1
 812598a:	6831      	ldr	r1, [r6, #0]
 812598c:	4605      	mov	r5, r0
 812598e:	b911      	cbnz	r1, 8125996 <sbrk_aligned+0x12>
 8125990:	f000 fe76 	bl	8126680 <_sbrk_r>
 8125994:	6030      	str	r0, [r6, #0]
 8125996:	4621      	mov	r1, r4
 8125998:	4628      	mov	r0, r5
 812599a:	f000 fe71 	bl	8126680 <_sbrk_r>
 812599e:	1c43      	adds	r3, r0, #1
 81259a0:	d00a      	beq.n	81259b8 <sbrk_aligned+0x34>
 81259a2:	1cc4      	adds	r4, r0, #3
 81259a4:	f024 0403 	bic.w	r4, r4, #3
 81259a8:	42a0      	cmp	r0, r4
 81259aa:	d007      	beq.n	81259bc <sbrk_aligned+0x38>
 81259ac:	1a21      	subs	r1, r4, r0
 81259ae:	4628      	mov	r0, r5
 81259b0:	f000 fe66 	bl	8126680 <_sbrk_r>
 81259b4:	3001      	adds	r0, #1
 81259b6:	d101      	bne.n	81259bc <sbrk_aligned+0x38>
 81259b8:	f04f 34ff 	mov.w	r4, #4294967295
 81259bc:	4620      	mov	r0, r4
 81259be:	bd70      	pop	{r4, r5, r6, pc}
 81259c0:	200300d0 	.word	0x200300d0

081259c4 <_malloc_r>:
 81259c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 81259c8:	1ccd      	adds	r5, r1, #3
 81259ca:	f025 0503 	bic.w	r5, r5, #3
 81259ce:	3508      	adds	r5, #8
 81259d0:	2d0c      	cmp	r5, #12
 81259d2:	bf38      	it	cc
 81259d4:	250c      	movcc	r5, #12
 81259d6:	2d00      	cmp	r5, #0
 81259d8:	4607      	mov	r7, r0
 81259da:	db01      	blt.n	81259e0 <_malloc_r+0x1c>
 81259dc:	42a9      	cmp	r1, r5
 81259de:	d905      	bls.n	81259ec <_malloc_r+0x28>
 81259e0:	230c      	movs	r3, #12
 81259e2:	603b      	str	r3, [r7, #0]
 81259e4:	2600      	movs	r6, #0
 81259e6:	4630      	mov	r0, r6
 81259e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 81259ec:	4e2e      	ldr	r6, [pc, #184]	; (8125aa8 <_malloc_r+0xe4>)
 81259ee:	f003 f97b 	bl	8128ce8 <__malloc_lock>
 81259f2:	6833      	ldr	r3, [r6, #0]
 81259f4:	461c      	mov	r4, r3
 81259f6:	bb34      	cbnz	r4, 8125a46 <_malloc_r+0x82>
 81259f8:	4629      	mov	r1, r5
 81259fa:	4638      	mov	r0, r7
 81259fc:	f7ff ffc2 	bl	8125984 <sbrk_aligned>
 8125a00:	1c43      	adds	r3, r0, #1
 8125a02:	4604      	mov	r4, r0
 8125a04:	d14d      	bne.n	8125aa2 <_malloc_r+0xde>
 8125a06:	6834      	ldr	r4, [r6, #0]
 8125a08:	4626      	mov	r6, r4
 8125a0a:	2e00      	cmp	r6, #0
 8125a0c:	d140      	bne.n	8125a90 <_malloc_r+0xcc>
 8125a0e:	6823      	ldr	r3, [r4, #0]
 8125a10:	4631      	mov	r1, r6
 8125a12:	4638      	mov	r0, r7
 8125a14:	eb04 0803 	add.w	r8, r4, r3
 8125a18:	f000 fe32 	bl	8126680 <_sbrk_r>
 8125a1c:	4580      	cmp	r8, r0
 8125a1e:	d13a      	bne.n	8125a96 <_malloc_r+0xd2>
 8125a20:	6821      	ldr	r1, [r4, #0]
 8125a22:	3503      	adds	r5, #3
 8125a24:	1a6d      	subs	r5, r5, r1
 8125a26:	f025 0503 	bic.w	r5, r5, #3
 8125a2a:	3508      	adds	r5, #8
 8125a2c:	2d0c      	cmp	r5, #12
 8125a2e:	bf38      	it	cc
 8125a30:	250c      	movcc	r5, #12
 8125a32:	4629      	mov	r1, r5
 8125a34:	4638      	mov	r0, r7
 8125a36:	f7ff ffa5 	bl	8125984 <sbrk_aligned>
 8125a3a:	3001      	adds	r0, #1
 8125a3c:	d02b      	beq.n	8125a96 <_malloc_r+0xd2>
 8125a3e:	6823      	ldr	r3, [r4, #0]
 8125a40:	442b      	add	r3, r5
 8125a42:	6023      	str	r3, [r4, #0]
 8125a44:	e00e      	b.n	8125a64 <_malloc_r+0xa0>
 8125a46:	6822      	ldr	r2, [r4, #0]
 8125a48:	1b52      	subs	r2, r2, r5
 8125a4a:	d41e      	bmi.n	8125a8a <_malloc_r+0xc6>
 8125a4c:	2a0b      	cmp	r2, #11
 8125a4e:	d916      	bls.n	8125a7e <_malloc_r+0xba>
 8125a50:	1961      	adds	r1, r4, r5
 8125a52:	42a3      	cmp	r3, r4
 8125a54:	6025      	str	r5, [r4, #0]
 8125a56:	bf18      	it	ne
 8125a58:	6059      	strne	r1, [r3, #4]
 8125a5a:	6863      	ldr	r3, [r4, #4]
 8125a5c:	bf08      	it	eq
 8125a5e:	6031      	streq	r1, [r6, #0]
 8125a60:	5162      	str	r2, [r4, r5]
 8125a62:	604b      	str	r3, [r1, #4]
 8125a64:	4638      	mov	r0, r7
 8125a66:	f104 060b 	add.w	r6, r4, #11
 8125a6a:	f003 f943 	bl	8128cf4 <__malloc_unlock>
 8125a6e:	f026 0607 	bic.w	r6, r6, #7
 8125a72:	1d23      	adds	r3, r4, #4
 8125a74:	1af2      	subs	r2, r6, r3
 8125a76:	d0b6      	beq.n	81259e6 <_malloc_r+0x22>
 8125a78:	1b9b      	subs	r3, r3, r6
 8125a7a:	50a3      	str	r3, [r4, r2]
 8125a7c:	e7b3      	b.n	81259e6 <_malloc_r+0x22>
 8125a7e:	6862      	ldr	r2, [r4, #4]
 8125a80:	42a3      	cmp	r3, r4
 8125a82:	bf0c      	ite	eq
 8125a84:	6032      	streq	r2, [r6, #0]
 8125a86:	605a      	strne	r2, [r3, #4]
 8125a88:	e7ec      	b.n	8125a64 <_malloc_r+0xa0>
 8125a8a:	4623      	mov	r3, r4
 8125a8c:	6864      	ldr	r4, [r4, #4]
 8125a8e:	e7b2      	b.n	81259f6 <_malloc_r+0x32>
 8125a90:	4634      	mov	r4, r6
 8125a92:	6876      	ldr	r6, [r6, #4]
 8125a94:	e7b9      	b.n	8125a0a <_malloc_r+0x46>
 8125a96:	230c      	movs	r3, #12
 8125a98:	603b      	str	r3, [r7, #0]
 8125a9a:	4638      	mov	r0, r7
 8125a9c:	f003 f92a 	bl	8128cf4 <__malloc_unlock>
 8125aa0:	e7a1      	b.n	81259e6 <_malloc_r+0x22>
 8125aa2:	6025      	str	r5, [r4, #0]
 8125aa4:	e7de      	b.n	8125a64 <_malloc_r+0xa0>
 8125aa6:	bf00      	nop
 8125aa8:	200300cc 	.word	0x200300cc

08125aac <__cvt>:
 8125aac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8125aae:	ed2d 8b02 	vpush	{d8}
 8125ab2:	eeb0 8b40 	vmov.f64	d8, d0
 8125ab6:	b085      	sub	sp, #20
 8125ab8:	4617      	mov	r7, r2
 8125aba:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8125abc:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8125abe:	ee18 2a90 	vmov	r2, s17
 8125ac2:	f025 0520 	bic.w	r5, r5, #32
 8125ac6:	2a00      	cmp	r2, #0
 8125ac8:	bfb6      	itet	lt
 8125aca:	222d      	movlt	r2, #45	; 0x2d
 8125acc:	2200      	movge	r2, #0
 8125ace:	eeb1 8b40 	vneglt.f64	d8, d0
 8125ad2:	2d46      	cmp	r5, #70	; 0x46
 8125ad4:	460c      	mov	r4, r1
 8125ad6:	701a      	strb	r2, [r3, #0]
 8125ad8:	d004      	beq.n	8125ae4 <__cvt+0x38>
 8125ada:	2d45      	cmp	r5, #69	; 0x45
 8125adc:	d100      	bne.n	8125ae0 <__cvt+0x34>
 8125ade:	3401      	adds	r4, #1
 8125ae0:	2102      	movs	r1, #2
 8125ae2:	e000      	b.n	8125ae6 <__cvt+0x3a>
 8125ae4:	2103      	movs	r1, #3
 8125ae6:	ab03      	add	r3, sp, #12
 8125ae8:	9301      	str	r3, [sp, #4]
 8125aea:	ab02      	add	r3, sp, #8
 8125aec:	9300      	str	r3, [sp, #0]
 8125aee:	4622      	mov	r2, r4
 8125af0:	4633      	mov	r3, r6
 8125af2:	eeb0 0b48 	vmov.f64	d0, d8
 8125af6:	f002 f93b 	bl	8127d70 <_dtoa_r>
 8125afa:	2d47      	cmp	r5, #71	; 0x47
 8125afc:	d101      	bne.n	8125b02 <__cvt+0x56>
 8125afe:	07fb      	lsls	r3, r7, #31
 8125b00:	d51a      	bpl.n	8125b38 <__cvt+0x8c>
 8125b02:	2d46      	cmp	r5, #70	; 0x46
 8125b04:	eb00 0204 	add.w	r2, r0, r4
 8125b08:	d10c      	bne.n	8125b24 <__cvt+0x78>
 8125b0a:	7803      	ldrb	r3, [r0, #0]
 8125b0c:	2b30      	cmp	r3, #48	; 0x30
 8125b0e:	d107      	bne.n	8125b20 <__cvt+0x74>
 8125b10:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8125b14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8125b18:	bf1c      	itt	ne
 8125b1a:	f1c4 0401 	rsbne	r4, r4, #1
 8125b1e:	6034      	strne	r4, [r6, #0]
 8125b20:	6833      	ldr	r3, [r6, #0]
 8125b22:	441a      	add	r2, r3
 8125b24:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8125b28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8125b2c:	bf08      	it	eq
 8125b2e:	9203      	streq	r2, [sp, #12]
 8125b30:	2130      	movs	r1, #48	; 0x30
 8125b32:	9b03      	ldr	r3, [sp, #12]
 8125b34:	4293      	cmp	r3, r2
 8125b36:	d307      	bcc.n	8125b48 <__cvt+0x9c>
 8125b38:	9b03      	ldr	r3, [sp, #12]
 8125b3a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8125b3c:	1a1b      	subs	r3, r3, r0
 8125b3e:	6013      	str	r3, [r2, #0]
 8125b40:	b005      	add	sp, #20
 8125b42:	ecbd 8b02 	vpop	{d8}
 8125b46:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8125b48:	1c5c      	adds	r4, r3, #1
 8125b4a:	9403      	str	r4, [sp, #12]
 8125b4c:	7019      	strb	r1, [r3, #0]
 8125b4e:	e7f0      	b.n	8125b32 <__cvt+0x86>

08125b50 <__exponent>:
 8125b50:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8125b52:	4603      	mov	r3, r0
 8125b54:	2900      	cmp	r1, #0
 8125b56:	bfb8      	it	lt
 8125b58:	4249      	neglt	r1, r1
 8125b5a:	f803 2b02 	strb.w	r2, [r3], #2
 8125b5e:	bfb4      	ite	lt
 8125b60:	222d      	movlt	r2, #45	; 0x2d
 8125b62:	222b      	movge	r2, #43	; 0x2b
 8125b64:	2909      	cmp	r1, #9
 8125b66:	7042      	strb	r2, [r0, #1]
 8125b68:	dd2a      	ble.n	8125bc0 <__exponent+0x70>
 8125b6a:	f10d 0407 	add.w	r4, sp, #7
 8125b6e:	46a4      	mov	ip, r4
 8125b70:	270a      	movs	r7, #10
 8125b72:	46a6      	mov	lr, r4
 8125b74:	460a      	mov	r2, r1
 8125b76:	fb91 f6f7 	sdiv	r6, r1, r7
 8125b7a:	fb07 1516 	mls	r5, r7, r6, r1
 8125b7e:	3530      	adds	r5, #48	; 0x30
 8125b80:	2a63      	cmp	r2, #99	; 0x63
 8125b82:	f104 34ff 	add.w	r4, r4, #4294967295
 8125b86:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8125b8a:	4631      	mov	r1, r6
 8125b8c:	dcf1      	bgt.n	8125b72 <__exponent+0x22>
 8125b8e:	3130      	adds	r1, #48	; 0x30
 8125b90:	f1ae 0502 	sub.w	r5, lr, #2
 8125b94:	f804 1c01 	strb.w	r1, [r4, #-1]
 8125b98:	1c44      	adds	r4, r0, #1
 8125b9a:	4629      	mov	r1, r5
 8125b9c:	4561      	cmp	r1, ip
 8125b9e:	d30a      	bcc.n	8125bb6 <__exponent+0x66>
 8125ba0:	f10d 0209 	add.w	r2, sp, #9
 8125ba4:	eba2 020e 	sub.w	r2, r2, lr
 8125ba8:	4565      	cmp	r5, ip
 8125baa:	bf88      	it	hi
 8125bac:	2200      	movhi	r2, #0
 8125bae:	4413      	add	r3, r2
 8125bb0:	1a18      	subs	r0, r3, r0
 8125bb2:	b003      	add	sp, #12
 8125bb4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8125bb6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8125bba:	f804 2f01 	strb.w	r2, [r4, #1]!
 8125bbe:	e7ed      	b.n	8125b9c <__exponent+0x4c>
 8125bc0:	2330      	movs	r3, #48	; 0x30
 8125bc2:	3130      	adds	r1, #48	; 0x30
 8125bc4:	7083      	strb	r3, [r0, #2]
 8125bc6:	70c1      	strb	r1, [r0, #3]
 8125bc8:	1d03      	adds	r3, r0, #4
 8125bca:	e7f1      	b.n	8125bb0 <__exponent+0x60>
 8125bcc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff

08125bd0 <_printf_float>:
 8125bd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8125bd4:	b08b      	sub	sp, #44	; 0x2c
 8125bd6:	460c      	mov	r4, r1
 8125bd8:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8125bdc:	4616      	mov	r6, r2
 8125bde:	461f      	mov	r7, r3
 8125be0:	4605      	mov	r5, r0
 8125be2:	f003 f805 	bl	8128bf0 <_localeconv_r>
 8125be6:	f8d0 b000 	ldr.w	fp, [r0]
 8125bea:	4658      	mov	r0, fp
 8125bec:	f7da fb32 	bl	8100254 <strlen>
 8125bf0:	2300      	movs	r3, #0
 8125bf2:	9308      	str	r3, [sp, #32]
 8125bf4:	f8d8 3000 	ldr.w	r3, [r8]
 8125bf8:	f894 9018 	ldrb.w	r9, [r4, #24]
 8125bfc:	6822      	ldr	r2, [r4, #0]
 8125bfe:	3307      	adds	r3, #7
 8125c00:	f023 0307 	bic.w	r3, r3, #7
 8125c04:	f103 0108 	add.w	r1, r3, #8
 8125c08:	f8c8 1000 	str.w	r1, [r8]
 8125c0c:	4682      	mov	sl, r0
 8125c0e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8125c12:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 8125c16:	ed9f 7b98 	vldr	d7, [pc, #608]	; 8125e78 <_printf_float+0x2a8>
 8125c1a:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 8125c1e:	eeb0 6bc0 	vabs.f64	d6, d0
 8125c22:	eeb4 6b47 	vcmp.f64	d6, d7
 8125c26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8125c2a:	dd24      	ble.n	8125c76 <_printf_float+0xa6>
 8125c2c:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8125c30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8125c34:	d502      	bpl.n	8125c3c <_printf_float+0x6c>
 8125c36:	232d      	movs	r3, #45	; 0x2d
 8125c38:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8125c3c:	4b90      	ldr	r3, [pc, #576]	; (8125e80 <_printf_float+0x2b0>)
 8125c3e:	4891      	ldr	r0, [pc, #580]	; (8125e84 <_printf_float+0x2b4>)
 8125c40:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8125c44:	bf94      	ite	ls
 8125c46:	4698      	movls	r8, r3
 8125c48:	4680      	movhi	r8, r0
 8125c4a:	2303      	movs	r3, #3
 8125c4c:	6123      	str	r3, [r4, #16]
 8125c4e:	f022 0204 	bic.w	r2, r2, #4
 8125c52:	2300      	movs	r3, #0
 8125c54:	6022      	str	r2, [r4, #0]
 8125c56:	9304      	str	r3, [sp, #16]
 8125c58:	9700      	str	r7, [sp, #0]
 8125c5a:	4633      	mov	r3, r6
 8125c5c:	aa09      	add	r2, sp, #36	; 0x24
 8125c5e:	4621      	mov	r1, r4
 8125c60:	4628      	mov	r0, r5
 8125c62:	f000 f9d3 	bl	812600c <_printf_common>
 8125c66:	3001      	adds	r0, #1
 8125c68:	f040 808a 	bne.w	8125d80 <_printf_float+0x1b0>
 8125c6c:	f04f 30ff 	mov.w	r0, #4294967295
 8125c70:	b00b      	add	sp, #44	; 0x2c
 8125c72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8125c76:	eeb4 0b40 	vcmp.f64	d0, d0
 8125c7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8125c7e:	d709      	bvc.n	8125c94 <_printf_float+0xc4>
 8125c80:	ee10 3a90 	vmov	r3, s1
 8125c84:	2b00      	cmp	r3, #0
 8125c86:	bfbc      	itt	lt
 8125c88:	232d      	movlt	r3, #45	; 0x2d
 8125c8a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8125c8e:	487e      	ldr	r0, [pc, #504]	; (8125e88 <_printf_float+0x2b8>)
 8125c90:	4b7e      	ldr	r3, [pc, #504]	; (8125e8c <_printf_float+0x2bc>)
 8125c92:	e7d5      	b.n	8125c40 <_printf_float+0x70>
 8125c94:	6863      	ldr	r3, [r4, #4]
 8125c96:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8125c9a:	9104      	str	r1, [sp, #16]
 8125c9c:	1c59      	adds	r1, r3, #1
 8125c9e:	d13c      	bne.n	8125d1a <_printf_float+0x14a>
 8125ca0:	2306      	movs	r3, #6
 8125ca2:	6063      	str	r3, [r4, #4]
 8125ca4:	2300      	movs	r3, #0
 8125ca6:	9303      	str	r3, [sp, #12]
 8125ca8:	ab08      	add	r3, sp, #32
 8125caa:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8125cae:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8125cb2:	ab07      	add	r3, sp, #28
 8125cb4:	6861      	ldr	r1, [r4, #4]
 8125cb6:	9300      	str	r3, [sp, #0]
 8125cb8:	6022      	str	r2, [r4, #0]
 8125cba:	f10d 031b 	add.w	r3, sp, #27
 8125cbe:	4628      	mov	r0, r5
 8125cc0:	f7ff fef4 	bl	8125aac <__cvt>
 8125cc4:	9b04      	ldr	r3, [sp, #16]
 8125cc6:	9907      	ldr	r1, [sp, #28]
 8125cc8:	2b47      	cmp	r3, #71	; 0x47
 8125cca:	4680      	mov	r8, r0
 8125ccc:	d108      	bne.n	8125ce0 <_printf_float+0x110>
 8125cce:	1cc8      	adds	r0, r1, #3
 8125cd0:	db02      	blt.n	8125cd8 <_printf_float+0x108>
 8125cd2:	6863      	ldr	r3, [r4, #4]
 8125cd4:	4299      	cmp	r1, r3
 8125cd6:	dd41      	ble.n	8125d5c <_printf_float+0x18c>
 8125cd8:	f1a9 0902 	sub.w	r9, r9, #2
 8125cdc:	fa5f f989 	uxtb.w	r9, r9
 8125ce0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8125ce4:	d820      	bhi.n	8125d28 <_printf_float+0x158>
 8125ce6:	3901      	subs	r1, #1
 8125ce8:	464a      	mov	r2, r9
 8125cea:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8125cee:	9107      	str	r1, [sp, #28]
 8125cf0:	f7ff ff2e 	bl	8125b50 <__exponent>
 8125cf4:	9a08      	ldr	r2, [sp, #32]
 8125cf6:	9004      	str	r0, [sp, #16]
 8125cf8:	1813      	adds	r3, r2, r0
 8125cfa:	2a01      	cmp	r2, #1
 8125cfc:	6123      	str	r3, [r4, #16]
 8125cfe:	dc02      	bgt.n	8125d06 <_printf_float+0x136>
 8125d00:	6822      	ldr	r2, [r4, #0]
 8125d02:	07d2      	lsls	r2, r2, #31
 8125d04:	d501      	bpl.n	8125d0a <_printf_float+0x13a>
 8125d06:	3301      	adds	r3, #1
 8125d08:	6123      	str	r3, [r4, #16]
 8125d0a:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8125d0e:	2b00      	cmp	r3, #0
 8125d10:	d0a2      	beq.n	8125c58 <_printf_float+0x88>
 8125d12:	232d      	movs	r3, #45	; 0x2d
 8125d14:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8125d18:	e79e      	b.n	8125c58 <_printf_float+0x88>
 8125d1a:	9904      	ldr	r1, [sp, #16]
 8125d1c:	2947      	cmp	r1, #71	; 0x47
 8125d1e:	d1c1      	bne.n	8125ca4 <_printf_float+0xd4>
 8125d20:	2b00      	cmp	r3, #0
 8125d22:	d1bf      	bne.n	8125ca4 <_printf_float+0xd4>
 8125d24:	2301      	movs	r3, #1
 8125d26:	e7bc      	b.n	8125ca2 <_printf_float+0xd2>
 8125d28:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8125d2c:	d118      	bne.n	8125d60 <_printf_float+0x190>
 8125d2e:	2900      	cmp	r1, #0
 8125d30:	6863      	ldr	r3, [r4, #4]
 8125d32:	dd0b      	ble.n	8125d4c <_printf_float+0x17c>
 8125d34:	6121      	str	r1, [r4, #16]
 8125d36:	b913      	cbnz	r3, 8125d3e <_printf_float+0x16e>
 8125d38:	6822      	ldr	r2, [r4, #0]
 8125d3a:	07d0      	lsls	r0, r2, #31
 8125d3c:	d502      	bpl.n	8125d44 <_printf_float+0x174>
 8125d3e:	3301      	adds	r3, #1
 8125d40:	440b      	add	r3, r1
 8125d42:	6123      	str	r3, [r4, #16]
 8125d44:	2300      	movs	r3, #0
 8125d46:	65a1      	str	r1, [r4, #88]	; 0x58
 8125d48:	9304      	str	r3, [sp, #16]
 8125d4a:	e7de      	b.n	8125d0a <_printf_float+0x13a>
 8125d4c:	b913      	cbnz	r3, 8125d54 <_printf_float+0x184>
 8125d4e:	6822      	ldr	r2, [r4, #0]
 8125d50:	07d2      	lsls	r2, r2, #31
 8125d52:	d501      	bpl.n	8125d58 <_printf_float+0x188>
 8125d54:	3302      	adds	r3, #2
 8125d56:	e7f4      	b.n	8125d42 <_printf_float+0x172>
 8125d58:	2301      	movs	r3, #1
 8125d5a:	e7f2      	b.n	8125d42 <_printf_float+0x172>
 8125d5c:	f04f 0967 	mov.w	r9, #103	; 0x67
 8125d60:	9b08      	ldr	r3, [sp, #32]
 8125d62:	4299      	cmp	r1, r3
 8125d64:	db05      	blt.n	8125d72 <_printf_float+0x1a2>
 8125d66:	6823      	ldr	r3, [r4, #0]
 8125d68:	6121      	str	r1, [r4, #16]
 8125d6a:	07d8      	lsls	r0, r3, #31
 8125d6c:	d5ea      	bpl.n	8125d44 <_printf_float+0x174>
 8125d6e:	1c4b      	adds	r3, r1, #1
 8125d70:	e7e7      	b.n	8125d42 <_printf_float+0x172>
 8125d72:	2900      	cmp	r1, #0
 8125d74:	bfd4      	ite	le
 8125d76:	f1c1 0202 	rsble	r2, r1, #2
 8125d7a:	2201      	movgt	r2, #1
 8125d7c:	4413      	add	r3, r2
 8125d7e:	e7e0      	b.n	8125d42 <_printf_float+0x172>
 8125d80:	6823      	ldr	r3, [r4, #0]
 8125d82:	055a      	lsls	r2, r3, #21
 8125d84:	d407      	bmi.n	8125d96 <_printf_float+0x1c6>
 8125d86:	6923      	ldr	r3, [r4, #16]
 8125d88:	4642      	mov	r2, r8
 8125d8a:	4631      	mov	r1, r6
 8125d8c:	4628      	mov	r0, r5
 8125d8e:	47b8      	blx	r7
 8125d90:	3001      	adds	r0, #1
 8125d92:	d12a      	bne.n	8125dea <_printf_float+0x21a>
 8125d94:	e76a      	b.n	8125c6c <_printf_float+0x9c>
 8125d96:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8125d9a:	f240 80e2 	bls.w	8125f62 <_printf_float+0x392>
 8125d9e:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8125da2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8125da6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8125daa:	d133      	bne.n	8125e14 <_printf_float+0x244>
 8125dac:	4a38      	ldr	r2, [pc, #224]	; (8125e90 <_printf_float+0x2c0>)
 8125dae:	2301      	movs	r3, #1
 8125db0:	4631      	mov	r1, r6
 8125db2:	4628      	mov	r0, r5
 8125db4:	47b8      	blx	r7
 8125db6:	3001      	adds	r0, #1
 8125db8:	f43f af58 	beq.w	8125c6c <_printf_float+0x9c>
 8125dbc:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8125dc0:	429a      	cmp	r2, r3
 8125dc2:	db02      	blt.n	8125dca <_printf_float+0x1fa>
 8125dc4:	6823      	ldr	r3, [r4, #0]
 8125dc6:	07d8      	lsls	r0, r3, #31
 8125dc8:	d50f      	bpl.n	8125dea <_printf_float+0x21a>
 8125dca:	4653      	mov	r3, sl
 8125dcc:	465a      	mov	r2, fp
 8125dce:	4631      	mov	r1, r6
 8125dd0:	4628      	mov	r0, r5
 8125dd2:	47b8      	blx	r7
 8125dd4:	3001      	adds	r0, #1
 8125dd6:	f43f af49 	beq.w	8125c6c <_printf_float+0x9c>
 8125dda:	f04f 0800 	mov.w	r8, #0
 8125dde:	f104 091a 	add.w	r9, r4, #26
 8125de2:	9b08      	ldr	r3, [sp, #32]
 8125de4:	3b01      	subs	r3, #1
 8125de6:	4543      	cmp	r3, r8
 8125de8:	dc09      	bgt.n	8125dfe <_printf_float+0x22e>
 8125dea:	6823      	ldr	r3, [r4, #0]
 8125dec:	079b      	lsls	r3, r3, #30
 8125dee:	f100 8108 	bmi.w	8126002 <_printf_float+0x432>
 8125df2:	68e0      	ldr	r0, [r4, #12]
 8125df4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8125df6:	4298      	cmp	r0, r3
 8125df8:	bfb8      	it	lt
 8125dfa:	4618      	movlt	r0, r3
 8125dfc:	e738      	b.n	8125c70 <_printf_float+0xa0>
 8125dfe:	2301      	movs	r3, #1
 8125e00:	464a      	mov	r2, r9
 8125e02:	4631      	mov	r1, r6
 8125e04:	4628      	mov	r0, r5
 8125e06:	47b8      	blx	r7
 8125e08:	3001      	adds	r0, #1
 8125e0a:	f43f af2f 	beq.w	8125c6c <_printf_float+0x9c>
 8125e0e:	f108 0801 	add.w	r8, r8, #1
 8125e12:	e7e6      	b.n	8125de2 <_printf_float+0x212>
 8125e14:	9b07      	ldr	r3, [sp, #28]
 8125e16:	2b00      	cmp	r3, #0
 8125e18:	dc3c      	bgt.n	8125e94 <_printf_float+0x2c4>
 8125e1a:	4a1d      	ldr	r2, [pc, #116]	; (8125e90 <_printf_float+0x2c0>)
 8125e1c:	2301      	movs	r3, #1
 8125e1e:	4631      	mov	r1, r6
 8125e20:	4628      	mov	r0, r5
 8125e22:	47b8      	blx	r7
 8125e24:	3001      	adds	r0, #1
 8125e26:	f43f af21 	beq.w	8125c6c <_printf_float+0x9c>
 8125e2a:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8125e2e:	4313      	orrs	r3, r2
 8125e30:	d102      	bne.n	8125e38 <_printf_float+0x268>
 8125e32:	6823      	ldr	r3, [r4, #0]
 8125e34:	07d9      	lsls	r1, r3, #31
 8125e36:	d5d8      	bpl.n	8125dea <_printf_float+0x21a>
 8125e38:	4653      	mov	r3, sl
 8125e3a:	465a      	mov	r2, fp
 8125e3c:	4631      	mov	r1, r6
 8125e3e:	4628      	mov	r0, r5
 8125e40:	47b8      	blx	r7
 8125e42:	3001      	adds	r0, #1
 8125e44:	f43f af12 	beq.w	8125c6c <_printf_float+0x9c>
 8125e48:	f04f 0900 	mov.w	r9, #0
 8125e4c:	f104 0a1a 	add.w	sl, r4, #26
 8125e50:	9b07      	ldr	r3, [sp, #28]
 8125e52:	425b      	negs	r3, r3
 8125e54:	454b      	cmp	r3, r9
 8125e56:	dc01      	bgt.n	8125e5c <_printf_float+0x28c>
 8125e58:	9b08      	ldr	r3, [sp, #32]
 8125e5a:	e795      	b.n	8125d88 <_printf_float+0x1b8>
 8125e5c:	2301      	movs	r3, #1
 8125e5e:	4652      	mov	r2, sl
 8125e60:	4631      	mov	r1, r6
 8125e62:	4628      	mov	r0, r5
 8125e64:	47b8      	blx	r7
 8125e66:	3001      	adds	r0, #1
 8125e68:	f43f af00 	beq.w	8125c6c <_printf_float+0x9c>
 8125e6c:	f109 0901 	add.w	r9, r9, #1
 8125e70:	e7ee      	b.n	8125e50 <_printf_float+0x280>
 8125e72:	bf00      	nop
 8125e74:	f3af 8000 	nop.w
 8125e78:	ffffffff 	.word	0xffffffff
 8125e7c:	7fefffff 	.word	0x7fefffff
 8125e80:	0814731c 	.word	0x0814731c
 8125e84:	08147320 	.word	0x08147320
 8125e88:	08147328 	.word	0x08147328
 8125e8c:	08147324 	.word	0x08147324
 8125e90:	08147941 	.word	0x08147941
 8125e94:	9a08      	ldr	r2, [sp, #32]
 8125e96:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8125e98:	429a      	cmp	r2, r3
 8125e9a:	bfa8      	it	ge
 8125e9c:	461a      	movge	r2, r3
 8125e9e:	2a00      	cmp	r2, #0
 8125ea0:	4691      	mov	r9, r2
 8125ea2:	dc38      	bgt.n	8125f16 <_printf_float+0x346>
 8125ea4:	2300      	movs	r3, #0
 8125ea6:	9305      	str	r3, [sp, #20]
 8125ea8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8125eac:	f104 021a 	add.w	r2, r4, #26
 8125eb0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8125eb2:	9905      	ldr	r1, [sp, #20]
 8125eb4:	9304      	str	r3, [sp, #16]
 8125eb6:	eba3 0309 	sub.w	r3, r3, r9
 8125eba:	428b      	cmp	r3, r1
 8125ebc:	dc33      	bgt.n	8125f26 <_printf_float+0x356>
 8125ebe:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8125ec2:	429a      	cmp	r2, r3
 8125ec4:	db3c      	blt.n	8125f40 <_printf_float+0x370>
 8125ec6:	6823      	ldr	r3, [r4, #0]
 8125ec8:	07da      	lsls	r2, r3, #31
 8125eca:	d439      	bmi.n	8125f40 <_printf_float+0x370>
 8125ecc:	9b08      	ldr	r3, [sp, #32]
 8125ece:	9a04      	ldr	r2, [sp, #16]
 8125ed0:	9907      	ldr	r1, [sp, #28]
 8125ed2:	1a9a      	subs	r2, r3, r2
 8125ed4:	eba3 0901 	sub.w	r9, r3, r1
 8125ed8:	4591      	cmp	r9, r2
 8125eda:	bfa8      	it	ge
 8125edc:	4691      	movge	r9, r2
 8125ede:	f1b9 0f00 	cmp.w	r9, #0
 8125ee2:	dc35      	bgt.n	8125f50 <_printf_float+0x380>
 8125ee4:	f04f 0800 	mov.w	r8, #0
 8125ee8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8125eec:	f104 0a1a 	add.w	sl, r4, #26
 8125ef0:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8125ef4:	1a9b      	subs	r3, r3, r2
 8125ef6:	eba3 0309 	sub.w	r3, r3, r9
 8125efa:	4543      	cmp	r3, r8
 8125efc:	f77f af75 	ble.w	8125dea <_printf_float+0x21a>
 8125f00:	2301      	movs	r3, #1
 8125f02:	4652      	mov	r2, sl
 8125f04:	4631      	mov	r1, r6
 8125f06:	4628      	mov	r0, r5
 8125f08:	47b8      	blx	r7
 8125f0a:	3001      	adds	r0, #1
 8125f0c:	f43f aeae 	beq.w	8125c6c <_printf_float+0x9c>
 8125f10:	f108 0801 	add.w	r8, r8, #1
 8125f14:	e7ec      	b.n	8125ef0 <_printf_float+0x320>
 8125f16:	4613      	mov	r3, r2
 8125f18:	4631      	mov	r1, r6
 8125f1a:	4642      	mov	r2, r8
 8125f1c:	4628      	mov	r0, r5
 8125f1e:	47b8      	blx	r7
 8125f20:	3001      	adds	r0, #1
 8125f22:	d1bf      	bne.n	8125ea4 <_printf_float+0x2d4>
 8125f24:	e6a2      	b.n	8125c6c <_printf_float+0x9c>
 8125f26:	2301      	movs	r3, #1
 8125f28:	4631      	mov	r1, r6
 8125f2a:	4628      	mov	r0, r5
 8125f2c:	9204      	str	r2, [sp, #16]
 8125f2e:	47b8      	blx	r7
 8125f30:	3001      	adds	r0, #1
 8125f32:	f43f ae9b 	beq.w	8125c6c <_printf_float+0x9c>
 8125f36:	9b05      	ldr	r3, [sp, #20]
 8125f38:	9a04      	ldr	r2, [sp, #16]
 8125f3a:	3301      	adds	r3, #1
 8125f3c:	9305      	str	r3, [sp, #20]
 8125f3e:	e7b7      	b.n	8125eb0 <_printf_float+0x2e0>
 8125f40:	4653      	mov	r3, sl
 8125f42:	465a      	mov	r2, fp
 8125f44:	4631      	mov	r1, r6
 8125f46:	4628      	mov	r0, r5
 8125f48:	47b8      	blx	r7
 8125f4a:	3001      	adds	r0, #1
 8125f4c:	d1be      	bne.n	8125ecc <_printf_float+0x2fc>
 8125f4e:	e68d      	b.n	8125c6c <_printf_float+0x9c>
 8125f50:	9a04      	ldr	r2, [sp, #16]
 8125f52:	464b      	mov	r3, r9
 8125f54:	4442      	add	r2, r8
 8125f56:	4631      	mov	r1, r6
 8125f58:	4628      	mov	r0, r5
 8125f5a:	47b8      	blx	r7
 8125f5c:	3001      	adds	r0, #1
 8125f5e:	d1c1      	bne.n	8125ee4 <_printf_float+0x314>
 8125f60:	e684      	b.n	8125c6c <_printf_float+0x9c>
 8125f62:	9a08      	ldr	r2, [sp, #32]
 8125f64:	2a01      	cmp	r2, #1
 8125f66:	dc01      	bgt.n	8125f6c <_printf_float+0x39c>
 8125f68:	07db      	lsls	r3, r3, #31
 8125f6a:	d537      	bpl.n	8125fdc <_printf_float+0x40c>
 8125f6c:	2301      	movs	r3, #1
 8125f6e:	4642      	mov	r2, r8
 8125f70:	4631      	mov	r1, r6
 8125f72:	4628      	mov	r0, r5
 8125f74:	47b8      	blx	r7
 8125f76:	3001      	adds	r0, #1
 8125f78:	f43f ae78 	beq.w	8125c6c <_printf_float+0x9c>
 8125f7c:	4653      	mov	r3, sl
 8125f7e:	465a      	mov	r2, fp
 8125f80:	4631      	mov	r1, r6
 8125f82:	4628      	mov	r0, r5
 8125f84:	47b8      	blx	r7
 8125f86:	3001      	adds	r0, #1
 8125f88:	f43f ae70 	beq.w	8125c6c <_printf_float+0x9c>
 8125f8c:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8125f90:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8125f94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8125f98:	d01b      	beq.n	8125fd2 <_printf_float+0x402>
 8125f9a:	9b08      	ldr	r3, [sp, #32]
 8125f9c:	f108 0201 	add.w	r2, r8, #1
 8125fa0:	3b01      	subs	r3, #1
 8125fa2:	4631      	mov	r1, r6
 8125fa4:	4628      	mov	r0, r5
 8125fa6:	47b8      	blx	r7
 8125fa8:	3001      	adds	r0, #1
 8125faa:	d10e      	bne.n	8125fca <_printf_float+0x3fa>
 8125fac:	e65e      	b.n	8125c6c <_printf_float+0x9c>
 8125fae:	2301      	movs	r3, #1
 8125fb0:	464a      	mov	r2, r9
 8125fb2:	4631      	mov	r1, r6
 8125fb4:	4628      	mov	r0, r5
 8125fb6:	47b8      	blx	r7
 8125fb8:	3001      	adds	r0, #1
 8125fba:	f43f ae57 	beq.w	8125c6c <_printf_float+0x9c>
 8125fbe:	f108 0801 	add.w	r8, r8, #1
 8125fc2:	9b08      	ldr	r3, [sp, #32]
 8125fc4:	3b01      	subs	r3, #1
 8125fc6:	4543      	cmp	r3, r8
 8125fc8:	dcf1      	bgt.n	8125fae <_printf_float+0x3de>
 8125fca:	9b04      	ldr	r3, [sp, #16]
 8125fcc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8125fd0:	e6db      	b.n	8125d8a <_printf_float+0x1ba>
 8125fd2:	f04f 0800 	mov.w	r8, #0
 8125fd6:	f104 091a 	add.w	r9, r4, #26
 8125fda:	e7f2      	b.n	8125fc2 <_printf_float+0x3f2>
 8125fdc:	2301      	movs	r3, #1
 8125fde:	4642      	mov	r2, r8
 8125fe0:	e7df      	b.n	8125fa2 <_printf_float+0x3d2>
 8125fe2:	2301      	movs	r3, #1
 8125fe4:	464a      	mov	r2, r9
 8125fe6:	4631      	mov	r1, r6
 8125fe8:	4628      	mov	r0, r5
 8125fea:	47b8      	blx	r7
 8125fec:	3001      	adds	r0, #1
 8125fee:	f43f ae3d 	beq.w	8125c6c <_printf_float+0x9c>
 8125ff2:	f108 0801 	add.w	r8, r8, #1
 8125ff6:	68e3      	ldr	r3, [r4, #12]
 8125ff8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8125ffa:	1a5b      	subs	r3, r3, r1
 8125ffc:	4543      	cmp	r3, r8
 8125ffe:	dcf0      	bgt.n	8125fe2 <_printf_float+0x412>
 8126000:	e6f7      	b.n	8125df2 <_printf_float+0x222>
 8126002:	f04f 0800 	mov.w	r8, #0
 8126006:	f104 0919 	add.w	r9, r4, #25
 812600a:	e7f4      	b.n	8125ff6 <_printf_float+0x426>

0812600c <_printf_common>:
 812600c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8126010:	4616      	mov	r6, r2
 8126012:	4699      	mov	r9, r3
 8126014:	688a      	ldr	r2, [r1, #8]
 8126016:	690b      	ldr	r3, [r1, #16]
 8126018:	f8dd 8020 	ldr.w	r8, [sp, #32]
 812601c:	4293      	cmp	r3, r2
 812601e:	bfb8      	it	lt
 8126020:	4613      	movlt	r3, r2
 8126022:	6033      	str	r3, [r6, #0]
 8126024:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8126028:	4607      	mov	r7, r0
 812602a:	460c      	mov	r4, r1
 812602c:	b10a      	cbz	r2, 8126032 <_printf_common+0x26>
 812602e:	3301      	adds	r3, #1
 8126030:	6033      	str	r3, [r6, #0]
 8126032:	6823      	ldr	r3, [r4, #0]
 8126034:	0699      	lsls	r1, r3, #26
 8126036:	bf42      	ittt	mi
 8126038:	6833      	ldrmi	r3, [r6, #0]
 812603a:	3302      	addmi	r3, #2
 812603c:	6033      	strmi	r3, [r6, #0]
 812603e:	6825      	ldr	r5, [r4, #0]
 8126040:	f015 0506 	ands.w	r5, r5, #6
 8126044:	d106      	bne.n	8126054 <_printf_common+0x48>
 8126046:	f104 0a19 	add.w	sl, r4, #25
 812604a:	68e3      	ldr	r3, [r4, #12]
 812604c:	6832      	ldr	r2, [r6, #0]
 812604e:	1a9b      	subs	r3, r3, r2
 8126050:	42ab      	cmp	r3, r5
 8126052:	dc26      	bgt.n	81260a2 <_printf_common+0x96>
 8126054:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8126058:	1e13      	subs	r3, r2, #0
 812605a:	6822      	ldr	r2, [r4, #0]
 812605c:	bf18      	it	ne
 812605e:	2301      	movne	r3, #1
 8126060:	0692      	lsls	r2, r2, #26
 8126062:	d42b      	bmi.n	81260bc <_printf_common+0xb0>
 8126064:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8126068:	4649      	mov	r1, r9
 812606a:	4638      	mov	r0, r7
 812606c:	47c0      	blx	r8
 812606e:	3001      	adds	r0, #1
 8126070:	d01e      	beq.n	81260b0 <_printf_common+0xa4>
 8126072:	6823      	ldr	r3, [r4, #0]
 8126074:	68e5      	ldr	r5, [r4, #12]
 8126076:	6832      	ldr	r2, [r6, #0]
 8126078:	f003 0306 	and.w	r3, r3, #6
 812607c:	2b04      	cmp	r3, #4
 812607e:	bf08      	it	eq
 8126080:	1aad      	subeq	r5, r5, r2
 8126082:	68a3      	ldr	r3, [r4, #8]
 8126084:	6922      	ldr	r2, [r4, #16]
 8126086:	bf0c      	ite	eq
 8126088:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 812608c:	2500      	movne	r5, #0
 812608e:	4293      	cmp	r3, r2
 8126090:	bfc4      	itt	gt
 8126092:	1a9b      	subgt	r3, r3, r2
 8126094:	18ed      	addgt	r5, r5, r3
 8126096:	2600      	movs	r6, #0
 8126098:	341a      	adds	r4, #26
 812609a:	42b5      	cmp	r5, r6
 812609c:	d11a      	bne.n	81260d4 <_printf_common+0xc8>
 812609e:	2000      	movs	r0, #0
 81260a0:	e008      	b.n	81260b4 <_printf_common+0xa8>
 81260a2:	2301      	movs	r3, #1
 81260a4:	4652      	mov	r2, sl
 81260a6:	4649      	mov	r1, r9
 81260a8:	4638      	mov	r0, r7
 81260aa:	47c0      	blx	r8
 81260ac:	3001      	adds	r0, #1
 81260ae:	d103      	bne.n	81260b8 <_printf_common+0xac>
 81260b0:	f04f 30ff 	mov.w	r0, #4294967295
 81260b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 81260b8:	3501      	adds	r5, #1
 81260ba:	e7c6      	b.n	812604a <_printf_common+0x3e>
 81260bc:	18e1      	adds	r1, r4, r3
 81260be:	1c5a      	adds	r2, r3, #1
 81260c0:	2030      	movs	r0, #48	; 0x30
 81260c2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 81260c6:	4422      	add	r2, r4
 81260c8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 81260cc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 81260d0:	3302      	adds	r3, #2
 81260d2:	e7c7      	b.n	8126064 <_printf_common+0x58>
 81260d4:	2301      	movs	r3, #1
 81260d6:	4622      	mov	r2, r4
 81260d8:	4649      	mov	r1, r9
 81260da:	4638      	mov	r0, r7
 81260dc:	47c0      	blx	r8
 81260de:	3001      	adds	r0, #1
 81260e0:	d0e6      	beq.n	81260b0 <_printf_common+0xa4>
 81260e2:	3601      	adds	r6, #1
 81260e4:	e7d9      	b.n	812609a <_printf_common+0x8e>
 81260e6:	Address 0x00000000081260e6 is out of bounds.


081260e8 <_printf_i>:
 81260e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 81260ec:	7e0f      	ldrb	r7, [r1, #24]
 81260ee:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 81260f0:	2f78      	cmp	r7, #120	; 0x78
 81260f2:	4691      	mov	r9, r2
 81260f4:	4680      	mov	r8, r0
 81260f6:	460c      	mov	r4, r1
 81260f8:	469a      	mov	sl, r3
 81260fa:	f101 0243 	add.w	r2, r1, #67	; 0x43
 81260fe:	d807      	bhi.n	8126110 <_printf_i+0x28>
 8126100:	2f62      	cmp	r7, #98	; 0x62
 8126102:	d80a      	bhi.n	812611a <_printf_i+0x32>
 8126104:	2f00      	cmp	r7, #0
 8126106:	f000 80d8 	beq.w	81262ba <_printf_i+0x1d2>
 812610a:	2f58      	cmp	r7, #88	; 0x58
 812610c:	f000 80a3 	beq.w	8126256 <_printf_i+0x16e>
 8126110:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8126114:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8126118:	e03a      	b.n	8126190 <_printf_i+0xa8>
 812611a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 812611e:	2b15      	cmp	r3, #21
 8126120:	d8f6      	bhi.n	8126110 <_printf_i+0x28>
 8126122:	a101      	add	r1, pc, #4	; (adr r1, 8126128 <_printf_i+0x40>)
 8126124:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8126128:	08126181 	.word	0x08126181
 812612c:	08126195 	.word	0x08126195
 8126130:	08126111 	.word	0x08126111
 8126134:	08126111 	.word	0x08126111
 8126138:	08126111 	.word	0x08126111
 812613c:	08126111 	.word	0x08126111
 8126140:	08126195 	.word	0x08126195
 8126144:	08126111 	.word	0x08126111
 8126148:	08126111 	.word	0x08126111
 812614c:	08126111 	.word	0x08126111
 8126150:	08126111 	.word	0x08126111
 8126154:	081262a1 	.word	0x081262a1
 8126158:	081261c5 	.word	0x081261c5
 812615c:	08126283 	.word	0x08126283
 8126160:	08126111 	.word	0x08126111
 8126164:	08126111 	.word	0x08126111
 8126168:	081262c3 	.word	0x081262c3
 812616c:	08126111 	.word	0x08126111
 8126170:	081261c5 	.word	0x081261c5
 8126174:	08126111 	.word	0x08126111
 8126178:	08126111 	.word	0x08126111
 812617c:	0812628b 	.word	0x0812628b
 8126180:	682b      	ldr	r3, [r5, #0]
 8126182:	1d1a      	adds	r2, r3, #4
 8126184:	681b      	ldr	r3, [r3, #0]
 8126186:	602a      	str	r2, [r5, #0]
 8126188:	f104 0542 	add.w	r5, r4, #66	; 0x42
 812618c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8126190:	2301      	movs	r3, #1
 8126192:	e0a3      	b.n	81262dc <_printf_i+0x1f4>
 8126194:	6820      	ldr	r0, [r4, #0]
 8126196:	6829      	ldr	r1, [r5, #0]
 8126198:	0606      	lsls	r6, r0, #24
 812619a:	f101 0304 	add.w	r3, r1, #4
 812619e:	d50a      	bpl.n	81261b6 <_printf_i+0xce>
 81261a0:	680e      	ldr	r6, [r1, #0]
 81261a2:	602b      	str	r3, [r5, #0]
 81261a4:	2e00      	cmp	r6, #0
 81261a6:	da03      	bge.n	81261b0 <_printf_i+0xc8>
 81261a8:	232d      	movs	r3, #45	; 0x2d
 81261aa:	4276      	negs	r6, r6
 81261ac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 81261b0:	485e      	ldr	r0, [pc, #376]	; (812632c <_printf_i+0x244>)
 81261b2:	230a      	movs	r3, #10
 81261b4:	e019      	b.n	81261ea <_printf_i+0x102>
 81261b6:	680e      	ldr	r6, [r1, #0]
 81261b8:	602b      	str	r3, [r5, #0]
 81261ba:	f010 0f40 	tst.w	r0, #64	; 0x40
 81261be:	bf18      	it	ne
 81261c0:	b236      	sxthne	r6, r6
 81261c2:	e7ef      	b.n	81261a4 <_printf_i+0xbc>
 81261c4:	682b      	ldr	r3, [r5, #0]
 81261c6:	6820      	ldr	r0, [r4, #0]
 81261c8:	1d19      	adds	r1, r3, #4
 81261ca:	6029      	str	r1, [r5, #0]
 81261cc:	0601      	lsls	r1, r0, #24
 81261ce:	d501      	bpl.n	81261d4 <_printf_i+0xec>
 81261d0:	681e      	ldr	r6, [r3, #0]
 81261d2:	e002      	b.n	81261da <_printf_i+0xf2>
 81261d4:	0646      	lsls	r6, r0, #25
 81261d6:	d5fb      	bpl.n	81261d0 <_printf_i+0xe8>
 81261d8:	881e      	ldrh	r6, [r3, #0]
 81261da:	4854      	ldr	r0, [pc, #336]	; (812632c <_printf_i+0x244>)
 81261dc:	2f6f      	cmp	r7, #111	; 0x6f
 81261de:	bf0c      	ite	eq
 81261e0:	2308      	moveq	r3, #8
 81261e2:	230a      	movne	r3, #10
 81261e4:	2100      	movs	r1, #0
 81261e6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 81261ea:	6865      	ldr	r5, [r4, #4]
 81261ec:	60a5      	str	r5, [r4, #8]
 81261ee:	2d00      	cmp	r5, #0
 81261f0:	bfa2      	ittt	ge
 81261f2:	6821      	ldrge	r1, [r4, #0]
 81261f4:	f021 0104 	bicge.w	r1, r1, #4
 81261f8:	6021      	strge	r1, [r4, #0]
 81261fa:	b90e      	cbnz	r6, 8126200 <_printf_i+0x118>
 81261fc:	2d00      	cmp	r5, #0
 81261fe:	d04d      	beq.n	812629c <_printf_i+0x1b4>
 8126200:	4615      	mov	r5, r2
 8126202:	fbb6 f1f3 	udiv	r1, r6, r3
 8126206:	fb03 6711 	mls	r7, r3, r1, r6
 812620a:	5dc7      	ldrb	r7, [r0, r7]
 812620c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8126210:	4637      	mov	r7, r6
 8126212:	42bb      	cmp	r3, r7
 8126214:	460e      	mov	r6, r1
 8126216:	d9f4      	bls.n	8126202 <_printf_i+0x11a>
 8126218:	2b08      	cmp	r3, #8
 812621a:	d10b      	bne.n	8126234 <_printf_i+0x14c>
 812621c:	6823      	ldr	r3, [r4, #0]
 812621e:	07de      	lsls	r6, r3, #31
 8126220:	d508      	bpl.n	8126234 <_printf_i+0x14c>
 8126222:	6923      	ldr	r3, [r4, #16]
 8126224:	6861      	ldr	r1, [r4, #4]
 8126226:	4299      	cmp	r1, r3
 8126228:	bfde      	ittt	le
 812622a:	2330      	movle	r3, #48	; 0x30
 812622c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8126230:	f105 35ff 	addle.w	r5, r5, #4294967295
 8126234:	1b52      	subs	r2, r2, r5
 8126236:	6122      	str	r2, [r4, #16]
 8126238:	f8cd a000 	str.w	sl, [sp]
 812623c:	464b      	mov	r3, r9
 812623e:	aa03      	add	r2, sp, #12
 8126240:	4621      	mov	r1, r4
 8126242:	4640      	mov	r0, r8
 8126244:	f7ff fee2 	bl	812600c <_printf_common>
 8126248:	3001      	adds	r0, #1
 812624a:	d14c      	bne.n	81262e6 <_printf_i+0x1fe>
 812624c:	f04f 30ff 	mov.w	r0, #4294967295
 8126250:	b004      	add	sp, #16
 8126252:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8126256:	4835      	ldr	r0, [pc, #212]	; (812632c <_printf_i+0x244>)
 8126258:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 812625c:	6829      	ldr	r1, [r5, #0]
 812625e:	6823      	ldr	r3, [r4, #0]
 8126260:	f851 6b04 	ldr.w	r6, [r1], #4
 8126264:	6029      	str	r1, [r5, #0]
 8126266:	061d      	lsls	r5, r3, #24
 8126268:	d514      	bpl.n	8126294 <_printf_i+0x1ac>
 812626a:	07df      	lsls	r7, r3, #31
 812626c:	bf44      	itt	mi
 812626e:	f043 0320 	orrmi.w	r3, r3, #32
 8126272:	6023      	strmi	r3, [r4, #0]
 8126274:	b91e      	cbnz	r6, 812627e <_printf_i+0x196>
 8126276:	6823      	ldr	r3, [r4, #0]
 8126278:	f023 0320 	bic.w	r3, r3, #32
 812627c:	6023      	str	r3, [r4, #0]
 812627e:	2310      	movs	r3, #16
 8126280:	e7b0      	b.n	81261e4 <_printf_i+0xfc>
 8126282:	6823      	ldr	r3, [r4, #0]
 8126284:	f043 0320 	orr.w	r3, r3, #32
 8126288:	6023      	str	r3, [r4, #0]
 812628a:	2378      	movs	r3, #120	; 0x78
 812628c:	4828      	ldr	r0, [pc, #160]	; (8126330 <_printf_i+0x248>)
 812628e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8126292:	e7e3      	b.n	812625c <_printf_i+0x174>
 8126294:	0659      	lsls	r1, r3, #25
 8126296:	bf48      	it	mi
 8126298:	b2b6      	uxthmi	r6, r6
 812629a:	e7e6      	b.n	812626a <_printf_i+0x182>
 812629c:	4615      	mov	r5, r2
 812629e:	e7bb      	b.n	8126218 <_printf_i+0x130>
 81262a0:	682b      	ldr	r3, [r5, #0]
 81262a2:	6826      	ldr	r6, [r4, #0]
 81262a4:	6961      	ldr	r1, [r4, #20]
 81262a6:	1d18      	adds	r0, r3, #4
 81262a8:	6028      	str	r0, [r5, #0]
 81262aa:	0635      	lsls	r5, r6, #24
 81262ac:	681b      	ldr	r3, [r3, #0]
 81262ae:	d501      	bpl.n	81262b4 <_printf_i+0x1cc>
 81262b0:	6019      	str	r1, [r3, #0]
 81262b2:	e002      	b.n	81262ba <_printf_i+0x1d2>
 81262b4:	0670      	lsls	r0, r6, #25
 81262b6:	d5fb      	bpl.n	81262b0 <_printf_i+0x1c8>
 81262b8:	8019      	strh	r1, [r3, #0]
 81262ba:	2300      	movs	r3, #0
 81262bc:	6123      	str	r3, [r4, #16]
 81262be:	4615      	mov	r5, r2
 81262c0:	e7ba      	b.n	8126238 <_printf_i+0x150>
 81262c2:	682b      	ldr	r3, [r5, #0]
 81262c4:	1d1a      	adds	r2, r3, #4
 81262c6:	602a      	str	r2, [r5, #0]
 81262c8:	681d      	ldr	r5, [r3, #0]
 81262ca:	6862      	ldr	r2, [r4, #4]
 81262cc:	2100      	movs	r1, #0
 81262ce:	4628      	mov	r0, r5
 81262d0:	f7d9 ffce 	bl	8100270 <memchr>
 81262d4:	b108      	cbz	r0, 81262da <_printf_i+0x1f2>
 81262d6:	1b40      	subs	r0, r0, r5
 81262d8:	6060      	str	r0, [r4, #4]
 81262da:	6863      	ldr	r3, [r4, #4]
 81262dc:	6123      	str	r3, [r4, #16]
 81262de:	2300      	movs	r3, #0
 81262e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 81262e4:	e7a8      	b.n	8126238 <_printf_i+0x150>
 81262e6:	6923      	ldr	r3, [r4, #16]
 81262e8:	462a      	mov	r2, r5
 81262ea:	4649      	mov	r1, r9
 81262ec:	4640      	mov	r0, r8
 81262ee:	47d0      	blx	sl
 81262f0:	3001      	adds	r0, #1
 81262f2:	d0ab      	beq.n	812624c <_printf_i+0x164>
 81262f4:	6823      	ldr	r3, [r4, #0]
 81262f6:	079b      	lsls	r3, r3, #30
 81262f8:	d413      	bmi.n	8126322 <_printf_i+0x23a>
 81262fa:	68e0      	ldr	r0, [r4, #12]
 81262fc:	9b03      	ldr	r3, [sp, #12]
 81262fe:	4298      	cmp	r0, r3
 8126300:	bfb8      	it	lt
 8126302:	4618      	movlt	r0, r3
 8126304:	e7a4      	b.n	8126250 <_printf_i+0x168>
 8126306:	2301      	movs	r3, #1
 8126308:	4632      	mov	r2, r6
 812630a:	4649      	mov	r1, r9
 812630c:	4640      	mov	r0, r8
 812630e:	47d0      	blx	sl
 8126310:	3001      	adds	r0, #1
 8126312:	d09b      	beq.n	812624c <_printf_i+0x164>
 8126314:	3501      	adds	r5, #1
 8126316:	68e3      	ldr	r3, [r4, #12]
 8126318:	9903      	ldr	r1, [sp, #12]
 812631a:	1a5b      	subs	r3, r3, r1
 812631c:	42ab      	cmp	r3, r5
 812631e:	dcf2      	bgt.n	8126306 <_printf_i+0x21e>
 8126320:	e7eb      	b.n	81262fa <_printf_i+0x212>
 8126322:	2500      	movs	r5, #0
 8126324:	f104 0619 	add.w	r6, r4, #25
 8126328:	e7f5      	b.n	8126316 <_printf_i+0x22e>
 812632a:	bf00      	nop
 812632c:	0814732c 	.word	0x0814732c
 8126330:	0814733d 	.word	0x0814733d

08126334 <iprintf>:
 8126334:	b40f      	push	{r0, r1, r2, r3}
 8126336:	4b0a      	ldr	r3, [pc, #40]	; (8126360 <iprintf+0x2c>)
 8126338:	b513      	push	{r0, r1, r4, lr}
 812633a:	681c      	ldr	r4, [r3, #0]
 812633c:	b124      	cbz	r4, 8126348 <iprintf+0x14>
 812633e:	69a3      	ldr	r3, [r4, #24]
 8126340:	b913      	cbnz	r3, 8126348 <iprintf+0x14>
 8126342:	4620      	mov	r0, r4
 8126344:	f7fe fe36 	bl	8124fb4 <__sinit>
 8126348:	ab05      	add	r3, sp, #20
 812634a:	9a04      	ldr	r2, [sp, #16]
 812634c:	68a1      	ldr	r1, [r4, #8]
 812634e:	9301      	str	r3, [sp, #4]
 8126350:	4620      	mov	r0, r4
 8126352:	f003 fbc7 	bl	8129ae4 <_vfiprintf_r>
 8126356:	b002      	add	sp, #8
 8126358:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 812635c:	b004      	add	sp, #16
 812635e:	4770      	bx	lr
 8126360:	200004a4 	.word	0x200004a4

08126364 <putchar>:
 8126364:	4b09      	ldr	r3, [pc, #36]	; (812638c <putchar+0x28>)
 8126366:	b513      	push	{r0, r1, r4, lr}
 8126368:	681c      	ldr	r4, [r3, #0]
 812636a:	4601      	mov	r1, r0
 812636c:	b134      	cbz	r4, 812637c <putchar+0x18>
 812636e:	69a3      	ldr	r3, [r4, #24]
 8126370:	b923      	cbnz	r3, 812637c <putchar+0x18>
 8126372:	9001      	str	r0, [sp, #4]
 8126374:	4620      	mov	r0, r4
 8126376:	f7fe fe1d 	bl	8124fb4 <__sinit>
 812637a:	9901      	ldr	r1, [sp, #4]
 812637c:	68a2      	ldr	r2, [r4, #8]
 812637e:	4620      	mov	r0, r4
 8126380:	b002      	add	sp, #8
 8126382:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8126386:	f003 be2f 	b.w	8129fe8 <_putc_r>
 812638a:	bf00      	nop
 812638c:	200004a4 	.word	0x200004a4

08126390 <_puts_r>:
 8126390:	b570      	push	{r4, r5, r6, lr}
 8126392:	460e      	mov	r6, r1
 8126394:	4605      	mov	r5, r0
 8126396:	b118      	cbz	r0, 81263a0 <_puts_r+0x10>
 8126398:	6983      	ldr	r3, [r0, #24]
 812639a:	b90b      	cbnz	r3, 81263a0 <_puts_r+0x10>
 812639c:	f7fe fe0a 	bl	8124fb4 <__sinit>
 81263a0:	69ab      	ldr	r3, [r5, #24]
 81263a2:	68ac      	ldr	r4, [r5, #8]
 81263a4:	b913      	cbnz	r3, 81263ac <_puts_r+0x1c>
 81263a6:	4628      	mov	r0, r5
 81263a8:	f7fe fe04 	bl	8124fb4 <__sinit>
 81263ac:	4b2c      	ldr	r3, [pc, #176]	; (8126460 <_puts_r+0xd0>)
 81263ae:	429c      	cmp	r4, r3
 81263b0:	d120      	bne.n	81263f4 <_puts_r+0x64>
 81263b2:	686c      	ldr	r4, [r5, #4]
 81263b4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 81263b6:	07db      	lsls	r3, r3, #31
 81263b8:	d405      	bmi.n	81263c6 <_puts_r+0x36>
 81263ba:	89a3      	ldrh	r3, [r4, #12]
 81263bc:	0598      	lsls	r0, r3, #22
 81263be:	d402      	bmi.n	81263c6 <_puts_r+0x36>
 81263c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 81263c2:	f7fe ffcd 	bl	8125360 <__retarget_lock_acquire_recursive>
 81263c6:	89a3      	ldrh	r3, [r4, #12]
 81263c8:	0719      	lsls	r1, r3, #28
 81263ca:	d51d      	bpl.n	8126408 <_puts_r+0x78>
 81263cc:	6923      	ldr	r3, [r4, #16]
 81263ce:	b1db      	cbz	r3, 8126408 <_puts_r+0x78>
 81263d0:	3e01      	subs	r6, #1
 81263d2:	68a3      	ldr	r3, [r4, #8]
 81263d4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 81263d8:	3b01      	subs	r3, #1
 81263da:	60a3      	str	r3, [r4, #8]
 81263dc:	bb39      	cbnz	r1, 812642e <_puts_r+0x9e>
 81263de:	2b00      	cmp	r3, #0
 81263e0:	da38      	bge.n	8126454 <_puts_r+0xc4>
 81263e2:	4622      	mov	r2, r4
 81263e4:	210a      	movs	r1, #10
 81263e6:	4628      	mov	r0, r5
 81263e8:	f001 fad4 	bl	8127994 <__swbuf_r>
 81263ec:	3001      	adds	r0, #1
 81263ee:	d011      	beq.n	8126414 <_puts_r+0x84>
 81263f0:	250a      	movs	r5, #10
 81263f2:	e011      	b.n	8126418 <_puts_r+0x88>
 81263f4:	4b1b      	ldr	r3, [pc, #108]	; (8126464 <_puts_r+0xd4>)
 81263f6:	429c      	cmp	r4, r3
 81263f8:	d101      	bne.n	81263fe <_puts_r+0x6e>
 81263fa:	68ac      	ldr	r4, [r5, #8]
 81263fc:	e7da      	b.n	81263b4 <_puts_r+0x24>
 81263fe:	4b1a      	ldr	r3, [pc, #104]	; (8126468 <_puts_r+0xd8>)
 8126400:	429c      	cmp	r4, r3
 8126402:	bf08      	it	eq
 8126404:	68ec      	ldreq	r4, [r5, #12]
 8126406:	e7d5      	b.n	81263b4 <_puts_r+0x24>
 8126408:	4621      	mov	r1, r4
 812640a:	4628      	mov	r0, r5
 812640c:	f001 fb26 	bl	8127a5c <__swsetup_r>
 8126410:	2800      	cmp	r0, #0
 8126412:	d0dd      	beq.n	81263d0 <_puts_r+0x40>
 8126414:	f04f 35ff 	mov.w	r5, #4294967295
 8126418:	6e63      	ldr	r3, [r4, #100]	; 0x64
 812641a:	07da      	lsls	r2, r3, #31
 812641c:	d405      	bmi.n	812642a <_puts_r+0x9a>
 812641e:	89a3      	ldrh	r3, [r4, #12]
 8126420:	059b      	lsls	r3, r3, #22
 8126422:	d402      	bmi.n	812642a <_puts_r+0x9a>
 8126424:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8126426:	f7fe ff9d 	bl	8125364 <__retarget_lock_release_recursive>
 812642a:	4628      	mov	r0, r5
 812642c:	bd70      	pop	{r4, r5, r6, pc}
 812642e:	2b00      	cmp	r3, #0
 8126430:	da04      	bge.n	812643c <_puts_r+0xac>
 8126432:	69a2      	ldr	r2, [r4, #24]
 8126434:	429a      	cmp	r2, r3
 8126436:	dc06      	bgt.n	8126446 <_puts_r+0xb6>
 8126438:	290a      	cmp	r1, #10
 812643a:	d004      	beq.n	8126446 <_puts_r+0xb6>
 812643c:	6823      	ldr	r3, [r4, #0]
 812643e:	1c5a      	adds	r2, r3, #1
 8126440:	6022      	str	r2, [r4, #0]
 8126442:	7019      	strb	r1, [r3, #0]
 8126444:	e7c5      	b.n	81263d2 <_puts_r+0x42>
 8126446:	4622      	mov	r2, r4
 8126448:	4628      	mov	r0, r5
 812644a:	f001 faa3 	bl	8127994 <__swbuf_r>
 812644e:	3001      	adds	r0, #1
 8126450:	d1bf      	bne.n	81263d2 <_puts_r+0x42>
 8126452:	e7df      	b.n	8126414 <_puts_r+0x84>
 8126454:	6823      	ldr	r3, [r4, #0]
 8126456:	250a      	movs	r5, #10
 8126458:	1c5a      	adds	r2, r3, #1
 812645a:	6022      	str	r2, [r4, #0]
 812645c:	701d      	strb	r5, [r3, #0]
 812645e:	e7db      	b.n	8126418 <_puts_r+0x88>
 8126460:	081471a4 	.word	0x081471a4
 8126464:	081471c4 	.word	0x081471c4
 8126468:	08147184 	.word	0x08147184

0812646c <puts>:
 812646c:	4b02      	ldr	r3, [pc, #8]	; (8126478 <puts+0xc>)
 812646e:	4601      	mov	r1, r0
 8126470:	6818      	ldr	r0, [r3, #0]
 8126472:	f7ff bf8d 	b.w	8126390 <_puts_r>
 8126476:	bf00      	nop
 8126478:	200004a4 	.word	0x200004a4

0812647c <rand>:
 812647c:	4b16      	ldr	r3, [pc, #88]	; (81264d8 <rand+0x5c>)
 812647e:	b510      	push	{r4, lr}
 8126480:	681c      	ldr	r4, [r3, #0]
 8126482:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8126484:	b9b3      	cbnz	r3, 81264b4 <rand+0x38>
 8126486:	2018      	movs	r0, #24
 8126488:	f7fe ff6e 	bl	8125368 <malloc>
 812648c:	63a0      	str	r0, [r4, #56]	; 0x38
 812648e:	b928      	cbnz	r0, 812649c <rand+0x20>
 8126490:	4602      	mov	r2, r0
 8126492:	4b12      	ldr	r3, [pc, #72]	; (81264dc <rand+0x60>)
 8126494:	4812      	ldr	r0, [pc, #72]	; (81264e0 <rand+0x64>)
 8126496:	214e      	movs	r1, #78	; 0x4e
 8126498:	f001 fb9a 	bl	8127bd0 <__assert_func>
 812649c:	4a11      	ldr	r2, [pc, #68]	; (81264e4 <rand+0x68>)
 812649e:	4b12      	ldr	r3, [pc, #72]	; (81264e8 <rand+0x6c>)
 81264a0:	e9c0 2300 	strd	r2, r3, [r0]
 81264a4:	4b11      	ldr	r3, [pc, #68]	; (81264ec <rand+0x70>)
 81264a6:	6083      	str	r3, [r0, #8]
 81264a8:	230b      	movs	r3, #11
 81264aa:	8183      	strh	r3, [r0, #12]
 81264ac:	2201      	movs	r2, #1
 81264ae:	2300      	movs	r3, #0
 81264b0:	e9c0 2304 	strd	r2, r3, [r0, #16]
 81264b4:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 81264b6:	4a0e      	ldr	r2, [pc, #56]	; (81264f0 <rand+0x74>)
 81264b8:	6920      	ldr	r0, [r4, #16]
 81264ba:	6963      	ldr	r3, [r4, #20]
 81264bc:	490d      	ldr	r1, [pc, #52]	; (81264f4 <rand+0x78>)
 81264be:	4342      	muls	r2, r0
 81264c0:	fb01 2203 	mla	r2, r1, r3, r2
 81264c4:	fba0 0101 	umull	r0, r1, r0, r1
 81264c8:	1c43      	adds	r3, r0, #1
 81264ca:	eb42 0001 	adc.w	r0, r2, r1
 81264ce:	e9c4 3004 	strd	r3, r0, [r4, #16]
 81264d2:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 81264d6:	bd10      	pop	{r4, pc}
 81264d8:	200004a4 	.word	0x200004a4
 81264dc:	081471e8 	.word	0x081471e8
 81264e0:	0814734e 	.word	0x0814734e
 81264e4:	abcd330e 	.word	0xabcd330e
 81264e8:	e66d1234 	.word	0xe66d1234
 81264ec:	0005deec 	.word	0x0005deec
 81264f0:	5851f42d 	.word	0x5851f42d
 81264f4:	4c957f2d 	.word	0x4c957f2d

081264f8 <cleanup_glue>:
 81264f8:	b538      	push	{r3, r4, r5, lr}
 81264fa:	460c      	mov	r4, r1
 81264fc:	6809      	ldr	r1, [r1, #0]
 81264fe:	4605      	mov	r5, r0
 8126500:	b109      	cbz	r1, 8126506 <cleanup_glue+0xe>
 8126502:	f7ff fff9 	bl	81264f8 <cleanup_glue>
 8126506:	4621      	mov	r1, r4
 8126508:	4628      	mov	r0, r5
 812650a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 812650e:	f7ff b9ed 	b.w	81258ec <_free_r>
 8126512:	Address 0x0000000008126512 is out of bounds.


08126514 <_reclaim_reent>:
 8126514:	4b2c      	ldr	r3, [pc, #176]	; (81265c8 <_reclaim_reent+0xb4>)
 8126516:	681b      	ldr	r3, [r3, #0]
 8126518:	4283      	cmp	r3, r0
 812651a:	b570      	push	{r4, r5, r6, lr}
 812651c:	4604      	mov	r4, r0
 812651e:	d051      	beq.n	81265c4 <_reclaim_reent+0xb0>
 8126520:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8126522:	b143      	cbz	r3, 8126536 <_reclaim_reent+0x22>
 8126524:	68db      	ldr	r3, [r3, #12]
 8126526:	2b00      	cmp	r3, #0
 8126528:	d14a      	bne.n	81265c0 <_reclaim_reent+0xac>
 812652a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 812652c:	6819      	ldr	r1, [r3, #0]
 812652e:	b111      	cbz	r1, 8126536 <_reclaim_reent+0x22>
 8126530:	4620      	mov	r0, r4
 8126532:	f7ff f9db 	bl	81258ec <_free_r>
 8126536:	6961      	ldr	r1, [r4, #20]
 8126538:	b111      	cbz	r1, 8126540 <_reclaim_reent+0x2c>
 812653a:	4620      	mov	r0, r4
 812653c:	f7ff f9d6 	bl	81258ec <_free_r>
 8126540:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8126542:	b111      	cbz	r1, 812654a <_reclaim_reent+0x36>
 8126544:	4620      	mov	r0, r4
 8126546:	f7ff f9d1 	bl	81258ec <_free_r>
 812654a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 812654c:	b111      	cbz	r1, 8126554 <_reclaim_reent+0x40>
 812654e:	4620      	mov	r0, r4
 8126550:	f7ff f9cc 	bl	81258ec <_free_r>
 8126554:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8126556:	b111      	cbz	r1, 812655e <_reclaim_reent+0x4a>
 8126558:	4620      	mov	r0, r4
 812655a:	f7ff f9c7 	bl	81258ec <_free_r>
 812655e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8126560:	b111      	cbz	r1, 8126568 <_reclaim_reent+0x54>
 8126562:	4620      	mov	r0, r4
 8126564:	f7ff f9c2 	bl	81258ec <_free_r>
 8126568:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 812656a:	b111      	cbz	r1, 8126572 <_reclaim_reent+0x5e>
 812656c:	4620      	mov	r0, r4
 812656e:	f7ff f9bd 	bl	81258ec <_free_r>
 8126572:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8126574:	b111      	cbz	r1, 812657c <_reclaim_reent+0x68>
 8126576:	4620      	mov	r0, r4
 8126578:	f7ff f9b8 	bl	81258ec <_free_r>
 812657c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 812657e:	b111      	cbz	r1, 8126586 <_reclaim_reent+0x72>
 8126580:	4620      	mov	r0, r4
 8126582:	f7ff f9b3 	bl	81258ec <_free_r>
 8126586:	69a3      	ldr	r3, [r4, #24]
 8126588:	b1e3      	cbz	r3, 81265c4 <_reclaim_reent+0xb0>
 812658a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 812658c:	4620      	mov	r0, r4
 812658e:	4798      	blx	r3
 8126590:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8126592:	b1b9      	cbz	r1, 81265c4 <_reclaim_reent+0xb0>
 8126594:	4620      	mov	r0, r4
 8126596:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 812659a:	f7ff bfad 	b.w	81264f8 <cleanup_glue>
 812659e:	5949      	ldr	r1, [r1, r5]
 81265a0:	b941      	cbnz	r1, 81265b4 <_reclaim_reent+0xa0>
 81265a2:	3504      	adds	r5, #4
 81265a4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 81265a6:	2d80      	cmp	r5, #128	; 0x80
 81265a8:	68d9      	ldr	r1, [r3, #12]
 81265aa:	d1f8      	bne.n	812659e <_reclaim_reent+0x8a>
 81265ac:	4620      	mov	r0, r4
 81265ae:	f7ff f99d 	bl	81258ec <_free_r>
 81265b2:	e7ba      	b.n	812652a <_reclaim_reent+0x16>
 81265b4:	680e      	ldr	r6, [r1, #0]
 81265b6:	4620      	mov	r0, r4
 81265b8:	f7ff f998 	bl	81258ec <_free_r>
 81265bc:	4631      	mov	r1, r6
 81265be:	e7ef      	b.n	81265a0 <_reclaim_reent+0x8c>
 81265c0:	2500      	movs	r5, #0
 81265c2:	e7ef      	b.n	81265a4 <_reclaim_reent+0x90>
 81265c4:	bd70      	pop	{r4, r5, r6, pc}
 81265c6:	bf00      	nop
 81265c8:	200004a4 	.word	0x200004a4

081265cc <modf>:
 81265cc:	b570      	push	{r4, r5, r6, lr}
 81265ce:	ed2d 8b02 	vpush	{d8}
 81265d2:	eeb0 8b40 	vmov.f64	d8, d0
 81265d6:	ee18 5a90 	vmov	r5, s17
 81265da:	4604      	mov	r4, r0
 81265dc:	f3c5 500a 	ubfx	r0, r5, #20, #11
 81265e0:	f2a0 33ff 	subw	r3, r0, #1023	; 0x3ff
 81265e4:	2b13      	cmp	r3, #19
 81265e6:	ee10 1a10 	vmov	r1, s0
 81265ea:	dc23      	bgt.n	8126634 <modf+0x68>
 81265ec:	2b00      	cmp	r3, #0
 81265ee:	da09      	bge.n	8126604 <modf+0x38>
 81265f0:	2200      	movs	r2, #0
 81265f2:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 81265f6:	e9c4 2300 	strd	r2, r3, [r4]
 81265fa:	eeb0 0b48 	vmov.f64	d0, d8
 81265fe:	ecbd 8b02 	vpop	{d8}
 8126602:	bd70      	pop	{r4, r5, r6, pc}
 8126604:	481d      	ldr	r0, [pc, #116]	; (812667c <modf+0xb0>)
 8126606:	4118      	asrs	r0, r3
 8126608:	ea05 0300 	and.w	r3, r5, r0
 812660c:	4319      	orrs	r1, r3
 812660e:	d107      	bne.n	8126620 <modf+0x54>
 8126610:	ed84 0b00 	vstr	d0, [r4]
 8126614:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8126618:	460a      	mov	r2, r1
 812661a:	ec43 2b18 	vmov	d8, r2, r3
 812661e:	e7ec      	b.n	81265fa <modf+0x2e>
 8126620:	2200      	movs	r2, #0
 8126622:	ea25 0300 	bic.w	r3, r5, r0
 8126626:	ec43 2b17 	vmov	d7, r2, r3
 812662a:	e9c4 2300 	strd	r2, r3, [r4]
 812662e:	ee38 8b47 	vsub.f64	d8, d8, d7
 8126632:	e7e2      	b.n	81265fa <modf+0x2e>
 8126634:	2b33      	cmp	r3, #51	; 0x33
 8126636:	dd0d      	ble.n	8126654 <modf+0x88>
 8126638:	ed84 0b00 	vstr	d0, [r4]
 812663c:	f003 fd2e 	bl	812a09c <__fpclassifyd>
 8126640:	b920      	cbnz	r0, 812664c <modf+0x80>
 8126642:	ee38 8b08 	vadd.f64	d8, d8, d8
 8126646:	ed84 8b00 	vstr	d8, [r4]
 812664a:	e7d6      	b.n	81265fa <modf+0x2e>
 812664c:	2200      	movs	r2, #0
 812664e:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8126652:	e7e2      	b.n	812661a <modf+0x4e>
 8126654:	f2a0 4313 	subw	r3, r0, #1043	; 0x413
 8126658:	f04f 30ff 	mov.w	r0, #4294967295
 812665c:	40d8      	lsrs	r0, r3
 812665e:	ea11 0600 	ands.w	r6, r1, r0
 8126662:	d105      	bne.n	8126670 <modf+0xa4>
 8126664:	ed84 0b00 	vstr	d0, [r4]
 8126668:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 812666c:	4632      	mov	r2, r6
 812666e:	e7d4      	b.n	812661a <modf+0x4e>
 8126670:	ee18 3a90 	vmov	r3, s17
 8126674:	ea21 0200 	bic.w	r2, r1, r0
 8126678:	e7d5      	b.n	8126626 <modf+0x5a>
 812667a:	bf00      	nop
 812667c:	000fffff 	.word	0x000fffff

08126680 <_sbrk_r>:
 8126680:	b538      	push	{r3, r4, r5, lr}
 8126682:	4d06      	ldr	r5, [pc, #24]	; (812669c <_sbrk_r+0x1c>)
 8126684:	2300      	movs	r3, #0
 8126686:	4604      	mov	r4, r0
 8126688:	4608      	mov	r0, r1
 812668a:	602b      	str	r3, [r5, #0]
 812668c:	f7e1 fdfc 	bl	8108288 <_sbrk>
 8126690:	1c43      	adds	r3, r0, #1
 8126692:	d102      	bne.n	812669a <_sbrk_r+0x1a>
 8126694:	682b      	ldr	r3, [r5, #0]
 8126696:	b103      	cbz	r3, 812669a <_sbrk_r+0x1a>
 8126698:	6023      	str	r3, [r4, #0]
 812669a:	bd38      	pop	{r3, r4, r5, pc}
 812669c:	200300d4 	.word	0x200300d4

081266a0 <sniprintf>:
 81266a0:	b40c      	push	{r2, r3}
 81266a2:	b530      	push	{r4, r5, lr}
 81266a4:	4b17      	ldr	r3, [pc, #92]	; (8126704 <sniprintf+0x64>)
 81266a6:	1e0c      	subs	r4, r1, #0
 81266a8:	681d      	ldr	r5, [r3, #0]
 81266aa:	b09d      	sub	sp, #116	; 0x74
 81266ac:	da08      	bge.n	81266c0 <sniprintf+0x20>
 81266ae:	238b      	movs	r3, #139	; 0x8b
 81266b0:	602b      	str	r3, [r5, #0]
 81266b2:	f04f 30ff 	mov.w	r0, #4294967295
 81266b6:	b01d      	add	sp, #116	; 0x74
 81266b8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 81266bc:	b002      	add	sp, #8
 81266be:	4770      	bx	lr
 81266c0:	f44f 7302 	mov.w	r3, #520	; 0x208
 81266c4:	f8ad 3014 	strh.w	r3, [sp, #20]
 81266c8:	bf14      	ite	ne
 81266ca:	f104 33ff 	addne.w	r3, r4, #4294967295
 81266ce:	4623      	moveq	r3, r4
 81266d0:	9304      	str	r3, [sp, #16]
 81266d2:	9307      	str	r3, [sp, #28]
 81266d4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 81266d8:	9002      	str	r0, [sp, #8]
 81266da:	9006      	str	r0, [sp, #24]
 81266dc:	f8ad 3016 	strh.w	r3, [sp, #22]
 81266e0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 81266e2:	ab21      	add	r3, sp, #132	; 0x84
 81266e4:	a902      	add	r1, sp, #8
 81266e6:	4628      	mov	r0, r5
 81266e8:	9301      	str	r3, [sp, #4]
 81266ea:	f002 feff 	bl	81294ec <_svfiprintf_r>
 81266ee:	1c43      	adds	r3, r0, #1
 81266f0:	bfbc      	itt	lt
 81266f2:	238b      	movlt	r3, #139	; 0x8b
 81266f4:	602b      	strlt	r3, [r5, #0]
 81266f6:	2c00      	cmp	r4, #0
 81266f8:	d0dd      	beq.n	81266b6 <sniprintf+0x16>
 81266fa:	9b02      	ldr	r3, [sp, #8]
 81266fc:	2200      	movs	r2, #0
 81266fe:	701a      	strb	r2, [r3, #0]
 8126700:	e7d9      	b.n	81266b6 <sniprintf+0x16>
 8126702:	bf00      	nop
 8126704:	200004a4 	.word	0x200004a4

08126708 <siprintf>:
 8126708:	b40e      	push	{r1, r2, r3}
 812670a:	b500      	push	{lr}
 812670c:	b09c      	sub	sp, #112	; 0x70
 812670e:	ab1d      	add	r3, sp, #116	; 0x74
 8126710:	9002      	str	r0, [sp, #8]
 8126712:	9006      	str	r0, [sp, #24]
 8126714:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8126718:	4809      	ldr	r0, [pc, #36]	; (8126740 <siprintf+0x38>)
 812671a:	9107      	str	r1, [sp, #28]
 812671c:	9104      	str	r1, [sp, #16]
 812671e:	4909      	ldr	r1, [pc, #36]	; (8126744 <siprintf+0x3c>)
 8126720:	f853 2b04 	ldr.w	r2, [r3], #4
 8126724:	9105      	str	r1, [sp, #20]
 8126726:	6800      	ldr	r0, [r0, #0]
 8126728:	9301      	str	r3, [sp, #4]
 812672a:	a902      	add	r1, sp, #8
 812672c:	f002 fede 	bl	81294ec <_svfiprintf_r>
 8126730:	9b02      	ldr	r3, [sp, #8]
 8126732:	2200      	movs	r2, #0
 8126734:	701a      	strb	r2, [r3, #0]
 8126736:	b01c      	add	sp, #112	; 0x70
 8126738:	f85d eb04 	ldr.w	lr, [sp], #4
 812673c:	b003      	add	sp, #12
 812673e:	4770      	bx	lr
 8126740:	200004a4 	.word	0x200004a4
 8126744:	ffff0208 	.word	0xffff0208

08126748 <siscanf>:
 8126748:	b40e      	push	{r1, r2, r3}
 812674a:	b510      	push	{r4, lr}
 812674c:	b09f      	sub	sp, #124	; 0x7c
 812674e:	ac21      	add	r4, sp, #132	; 0x84
 8126750:	f44f 7101 	mov.w	r1, #516	; 0x204
 8126754:	f854 2b04 	ldr.w	r2, [r4], #4
 8126758:	9201      	str	r2, [sp, #4]
 812675a:	f8ad 101c 	strh.w	r1, [sp, #28]
 812675e:	9004      	str	r0, [sp, #16]
 8126760:	9008      	str	r0, [sp, #32]
 8126762:	f7d9 fd77 	bl	8100254 <strlen>
 8126766:	4b0c      	ldr	r3, [pc, #48]	; (8126798 <siscanf+0x50>)
 8126768:	9005      	str	r0, [sp, #20]
 812676a:	9009      	str	r0, [sp, #36]	; 0x24
 812676c:	930d      	str	r3, [sp, #52]	; 0x34
 812676e:	480b      	ldr	r0, [pc, #44]	; (812679c <siscanf+0x54>)
 8126770:	9a01      	ldr	r2, [sp, #4]
 8126772:	6800      	ldr	r0, [r0, #0]
 8126774:	9403      	str	r4, [sp, #12]
 8126776:	2300      	movs	r3, #0
 8126778:	9311      	str	r3, [sp, #68]	; 0x44
 812677a:	9316      	str	r3, [sp, #88]	; 0x58
 812677c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8126780:	f8ad 301e 	strh.w	r3, [sp, #30]
 8126784:	a904      	add	r1, sp, #16
 8126786:	4623      	mov	r3, r4
 8126788:	f003 f80a 	bl	81297a0 <__ssvfiscanf_r>
 812678c:	b01f      	add	sp, #124	; 0x7c
 812678e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8126792:	b003      	add	sp, #12
 8126794:	4770      	bx	lr
 8126796:	bf00      	nop
 8126798:	081267c3 	.word	0x081267c3
 812679c:	200004a4 	.word	0x200004a4

081267a0 <__sread>:
 81267a0:	b510      	push	{r4, lr}
 81267a2:	460c      	mov	r4, r1
 81267a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 81267a8:	f003 fc66 	bl	812a078 <_read_r>
 81267ac:	2800      	cmp	r0, #0
 81267ae:	bfab      	itete	ge
 81267b0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 81267b2:	89a3      	ldrhlt	r3, [r4, #12]
 81267b4:	181b      	addge	r3, r3, r0
 81267b6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 81267ba:	bfac      	ite	ge
 81267bc:	6563      	strge	r3, [r4, #84]	; 0x54
 81267be:	81a3      	strhlt	r3, [r4, #12]
 81267c0:	bd10      	pop	{r4, pc}

081267c2 <__seofread>:
 81267c2:	2000      	movs	r0, #0
 81267c4:	4770      	bx	lr

081267c6 <__swrite>:
 81267c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 81267ca:	461f      	mov	r7, r3
 81267cc:	898b      	ldrh	r3, [r1, #12]
 81267ce:	05db      	lsls	r3, r3, #23
 81267d0:	4605      	mov	r5, r0
 81267d2:	460c      	mov	r4, r1
 81267d4:	4616      	mov	r6, r2
 81267d6:	d505      	bpl.n	81267e4 <__swrite+0x1e>
 81267d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 81267dc:	2302      	movs	r3, #2
 81267de:	2200      	movs	r2, #0
 81267e0:	f002 fa0a 	bl	8128bf8 <_lseek_r>
 81267e4:	89a3      	ldrh	r3, [r4, #12]
 81267e6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 81267ea:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 81267ee:	81a3      	strh	r3, [r4, #12]
 81267f0:	4632      	mov	r2, r6
 81267f2:	463b      	mov	r3, r7
 81267f4:	4628      	mov	r0, r5
 81267f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 81267fa:	f001 b91d 	b.w	8127a38 <_write_r>

081267fe <__sseek>:
 81267fe:	b510      	push	{r4, lr}
 8126800:	460c      	mov	r4, r1
 8126802:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8126806:	f002 f9f7 	bl	8128bf8 <_lseek_r>
 812680a:	1c43      	adds	r3, r0, #1
 812680c:	89a3      	ldrh	r3, [r4, #12]
 812680e:	bf15      	itete	ne
 8126810:	6560      	strne	r0, [r4, #84]	; 0x54
 8126812:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8126816:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 812681a:	81a3      	strheq	r3, [r4, #12]
 812681c:	bf18      	it	ne
 812681e:	81a3      	strhne	r3, [r4, #12]
 8126820:	bd10      	pop	{r4, pc}

08126822 <__sclose>:
 8126822:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8126826:	f001 b9f1 	b.w	8127c0c <_close_r>

0812682a <stpcpy>:
 812682a:	4603      	mov	r3, r0
 812682c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8126830:	4618      	mov	r0, r3
 8126832:	f803 2b01 	strb.w	r2, [r3], #1
 8126836:	2a00      	cmp	r2, #0
 8126838:	d1f8      	bne.n	812682c <stpcpy+0x2>
 812683a:	4770      	bx	lr

0812683c <strchr>:
 812683c:	b2c9      	uxtb	r1, r1
 812683e:	4603      	mov	r3, r0
 8126840:	f810 2b01 	ldrb.w	r2, [r0], #1
 8126844:	b11a      	cbz	r2, 812684e <strchr+0x12>
 8126846:	428a      	cmp	r2, r1
 8126848:	d1f9      	bne.n	812683e <strchr+0x2>
 812684a:	4618      	mov	r0, r3
 812684c:	4770      	bx	lr
 812684e:	2900      	cmp	r1, #0
 8126850:	bf18      	it	ne
 8126852:	2300      	movne	r3, #0
 8126854:	e7f9      	b.n	812684a <strchr+0xe>

08126856 <strcpy>:
 8126856:	4603      	mov	r3, r0
 8126858:	f811 2b01 	ldrb.w	r2, [r1], #1
 812685c:	f803 2b01 	strb.w	r2, [r3], #1
 8126860:	2a00      	cmp	r2, #0
 8126862:	d1f9      	bne.n	8126858 <strcpy+0x2>
 8126864:	4770      	bx	lr
 8126866:	Address 0x0000000008126866 is out of bounds.


08126868 <iso_year_adjust>:
 8126868:	6942      	ldr	r2, [r0, #20]
 812686a:	2a00      	cmp	r2, #0
 812686c:	f240 736c 	movw	r3, #1900	; 0x76c
 8126870:	bfa8      	it	ge
 8126872:	f06f 0363 	mvnge.w	r3, #99	; 0x63
 8126876:	4413      	add	r3, r2
 8126878:	0792      	lsls	r2, r2, #30
 812687a:	d105      	bne.n	8126888 <iso_year_adjust+0x20>
 812687c:	2164      	movs	r1, #100	; 0x64
 812687e:	fb93 f2f1 	sdiv	r2, r3, r1
 8126882:	fb01 3212 	mls	r2, r1, r2, r3
 8126886:	b9da      	cbnz	r2, 81268c0 <iso_year_adjust+0x58>
 8126888:	f44f 72c8 	mov.w	r2, #400	; 0x190
 812688c:	fb93 f1f2 	sdiv	r1, r3, r2
 8126890:	fb02 3311 	mls	r3, r2, r1, r3
 8126894:	fab3 f383 	clz	r3, r3
 8126898:	095b      	lsrs	r3, r3, #5
 812689a:	e9d0 0206 	ldrd	r0, r2, [r0, #24]
 812689e:	0040      	lsls	r0, r0, #1
 81268a0:	eb00 1002 	add.w	r0, r0, r2, lsl #4
 81268a4:	4418      	add	r0, r3
 81268a6:	f241 63a2 	movw	r3, #5794	; 0x16a2
 81268aa:	4298      	cmp	r0, r3
 81268ac:	d03a      	beq.n	8126924 <iso_year_adjust+0xbc>
 81268ae:	dc21      	bgt.n	81268f4 <iso_year_adjust+0x8c>
 81268b0:	2801      	cmp	r0, #1
 81268b2:	dc1a      	bgt.n	81268ea <iso_year_adjust+0x82>
 81268b4:	2800      	cmp	r0, #0
 81268b6:	bfb4      	ite	lt
 81268b8:	2000      	movlt	r0, #0
 81268ba:	f04f 30ff 	movge.w	r0, #4294967295
 81268be:	4770      	bx	lr
 81268c0:	2301      	movs	r3, #1
 81268c2:	e7ea      	b.n	812689a <iso_year_adjust+0x32>
 81268c4:	2817      	cmp	r0, #23
 81268c6:	d813      	bhi.n	81268f0 <iso_year_adjust+0x88>
 81268c8:	e8df f000 	tbb	[pc, r0]
 81268cc:	0c0c0c0c 	.word	0x0c0c0c0c
 81268d0:	0c0c1212 	.word	0x0c0c1212
 81268d4:	12121212 	.word	0x12121212
 81268d8:	12121212 	.word	0x12121212
 81268dc:	0c0c1212 	.word	0x0c0c1212
 81268e0:	0c0c1212 	.word	0x0c0c1212
 81268e4:	f04f 30ff 	mov.w	r0, #4294967295
 81268e8:	4770      	bx	lr
 81268ea:	380a      	subs	r0, #10
 81268ec:	2817      	cmp	r0, #23
 81268ee:	d9e9      	bls.n	81268c4 <iso_year_adjust+0x5c>
 81268f0:	2000      	movs	r0, #0
 81268f2:	4770      	bx	lr
 81268f4:	f241 63b4 	movw	r3, #5812	; 0x16b4
 81268f8:	4298      	cmp	r0, r3
 81268fa:	dc06      	bgt.n	812690a <iso_year_adjust+0xa2>
 81268fc:	f241 63b1 	movw	r3, #5809	; 0x16b1
 8126900:	4298      	cmp	r0, r3
 8126902:	bfd4      	ite	le
 8126904:	2000      	movle	r0, #0
 8126906:	2001      	movgt	r0, #1
 8126908:	4770      	bx	lr
 812690a:	f5a0 50b6 	sub.w	r0, r0, #5824	; 0x16c0
 812690e:	3802      	subs	r0, #2
 8126910:	2815      	cmp	r0, #21
 8126912:	d8ed      	bhi.n	81268f0 <iso_year_adjust+0x88>
 8126914:	2301      	movs	r3, #1
 8126916:	4083      	lsls	r3, r0
 8126918:	4803      	ldr	r0, [pc, #12]	; (8126928 <iso_year_adjust+0xc0>)
 812691a:	4018      	ands	r0, r3
 812691c:	3800      	subs	r0, #0
 812691e:	bf18      	it	ne
 8126920:	2001      	movne	r0, #1
 8126922:	4770      	bx	lr
 8126924:	2001      	movs	r0, #1
 8126926:	4770      	bx	lr
 8126928:	002a001f 	.word	0x002a001f

0812692c <__strftime.isra.0>:
 812692c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8126930:	b08f      	sub	sp, #60	; 0x3c
 8126932:	461e      	mov	r6, r3
 8126934:	2300      	movs	r3, #0
 8126936:	4607      	mov	r7, r0
 8126938:	460d      	mov	r5, r1
 812693a:	9302      	str	r3, [sp, #8]
 812693c:	461c      	mov	r4, r3
 812693e:	7813      	ldrb	r3, [r2, #0]
 8126940:	2b00      	cmp	r3, #0
 8126942:	f000 84ba 	beq.w	81272ba <__strftime.isra.0+0x98e>
 8126946:	2b25      	cmp	r3, #37	; 0x25
 8126948:	d11f      	bne.n	812698a <__strftime.isra.0+0x5e>
 812694a:	f892 b001 	ldrb.w	fp, [r2, #1]
 812694e:	f1bb 0f30 	cmp.w	fp, #48	; 0x30
 8126952:	d024      	beq.n	812699e <__strftime.isra.0+0x72>
 8126954:	f1bb 0f2b 	cmp.w	fp, #43	; 0x2b
 8126958:	d021      	beq.n	812699e <__strftime.isra.0+0x72>
 812695a:	f102 0801 	add.w	r8, r2, #1
 812695e:	f04f 0b00 	mov.w	fp, #0
 8126962:	f898 2000 	ldrb.w	r2, [r8]
 8126966:	3a31      	subs	r2, #49	; 0x31
 8126968:	2a08      	cmp	r2, #8
 812696a:	d81b      	bhi.n	81269a4 <__strftime.isra.0+0x78>
 812696c:	4640      	mov	r0, r8
 812696e:	220a      	movs	r2, #10
 8126970:	a906      	add	r1, sp, #24
 8126972:	f000 fdc9 	bl	8127508 <strtoul>
 8126976:	f8dd 8018 	ldr.w	r8, [sp, #24]
 812697a:	4681      	mov	r9, r0
 812697c:	f898 2000 	ldrb.w	r2, [r8]
 8126980:	2a45      	cmp	r2, #69	; 0x45
 8126982:	d112      	bne.n	81269aa <__strftime.isra.0+0x7e>
 8126984:	f108 0801 	add.w	r8, r8, #1
 8126988:	e011      	b.n	81269ae <__strftime.isra.0+0x82>
 812698a:	1e69      	subs	r1, r5, #1
 812698c:	42a1      	cmp	r1, r4
 812698e:	d802      	bhi.n	8126996 <__strftime.isra.0+0x6a>
 8126990:	2400      	movs	r4, #0
 8126992:	f000 bc95 	b.w	81272c0 <__strftime.isra.0+0x994>
 8126996:	553b      	strb	r3, [r7, r4]
 8126998:	3201      	adds	r2, #1
 812699a:	3401      	adds	r4, #1
 812699c:	e7cf      	b.n	812693e <__strftime.isra.0+0x12>
 812699e:	f102 0802 	add.w	r8, r2, #2
 81269a2:	e7de      	b.n	8126962 <__strftime.isra.0+0x36>
 81269a4:	f04f 0900 	mov.w	r9, #0
 81269a8:	e7e8      	b.n	812697c <__strftime.isra.0+0x50>
 81269aa:	2a4f      	cmp	r2, #79	; 0x4f
 81269ac:	d0ea      	beq.n	8126984 <__strftime.isra.0+0x58>
 81269ae:	f898 0000 	ldrb.w	r0, [r8]
 81269b2:	f1a0 0225 	sub.w	r2, r0, #37	; 0x25
 81269b6:	2a55      	cmp	r2, #85	; 0x55
 81269b8:	d8ea      	bhi.n	8126990 <__strftime.isra.0+0x64>
 81269ba:	a301      	add	r3, pc, #4	; (adr r3, 81269c0 <__strftime.isra.0+0x94>)
 81269bc:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 81269c0:	081272af 	.word	0x081272af
 81269c4:	08126991 	.word	0x08126991
 81269c8:	08126991 	.word	0x08126991
 81269cc:	08126991 	.word	0x08126991
 81269d0:	08126991 	.word	0x08126991
 81269d4:	08126991 	.word	0x08126991
 81269d8:	08126991 	.word	0x08126991
 81269dc:	08126991 	.word	0x08126991
 81269e0:	08126991 	.word	0x08126991
 81269e4:	08126991 	.word	0x08126991
 81269e8:	08126991 	.word	0x08126991
 81269ec:	08126991 	.word	0x08126991
 81269f0:	08126991 	.word	0x08126991
 81269f4:	08126991 	.word	0x08126991
 81269f8:	08126991 	.word	0x08126991
 81269fc:	08126991 	.word	0x08126991
 8126a00:	08126991 	.word	0x08126991
 8126a04:	08126991 	.word	0x08126991
 8126a08:	08126991 	.word	0x08126991
 8126a0c:	08126991 	.word	0x08126991
 8126a10:	08126991 	.word	0x08126991
 8126a14:	08126991 	.word	0x08126991
 8126a18:	08126991 	.word	0x08126991
 8126a1c:	08126991 	.word	0x08126991
 8126a20:	08126991 	.word	0x08126991
 8126a24:	08126991 	.word	0x08126991
 8126a28:	08126991 	.word	0x08126991
 8126a2c:	08126991 	.word	0x08126991
 8126a30:	08126b55 	.word	0x08126b55
 8126a34:	08126bad 	.word	0x08126bad
 8126a38:	08126c1b 	.word	0x08126c1b
 8126a3c:	08126cb9 	.word	0x08126cb9
 8126a40:	08126991 	.word	0x08126991
 8126a44:	08126d05 	.word	0x08126d05
 8126a48:	08126df1 	.word	0x08126df1
 8126a4c:	08126ecb 	.word	0x08126ecb
 8126a50:	08126ed9 	.word	0x08126ed9
 8126a54:	08126991 	.word	0x08126991
 8126a58:	08126991 	.word	0x08126991
 8126a5c:	08126991 	.word	0x08126991
 8126a60:	08126f09 	.word	0x08126f09
 8126a64:	08126991 	.word	0x08126991
 8126a68:	08126991 	.word	0x08126991
 8126a6c:	08126f1d 	.word	0x08126f1d
 8126a70:	08126991 	.word	0x08126991
 8126a74:	08126f6f 	.word	0x08126f6f
 8126a78:	08127083 	.word	0x08127083
 8126a7c:	08127093 	.word	0x08127093
 8126a80:	081270bb 	.word	0x081270bb
 8126a84:	081270f5 	.word	0x081270f5
 8126a88:	08127169 	.word	0x08127169
 8126a8c:	08126c13 	.word	0x08126c13
 8126a90:	08127195 	.word	0x08127195
 8126a94:	0812725d 	.word	0x0812725d
 8126a98:	08126991 	.word	0x08126991
 8126a9c:	08126991 	.word	0x08126991
 8126aa0:	08126991 	.word	0x08126991
 8126aa4:	08126991 	.word	0x08126991
 8126aa8:	08126991 	.word	0x08126991
 8126aac:	08126991 	.word	0x08126991
 8126ab0:	08126b19 	.word	0x08126b19
 8126ab4:	08126b83 	.word	0x08126b83
 8126ab8:	08126bd9 	.word	0x08126bd9
 8126abc:	08126c95 	.word	0x08126c95
 8126ac0:	08126c95 	.word	0x08126c95
 8126ac4:	08126991 	.word	0x08126991
 8126ac8:	08126d57 	.word	0x08126d57
 8126acc:	08126b83 	.word	0x08126b83
 8126ad0:	08126991 	.word	0x08126991
 8126ad4:	08126efb 	.word	0x08126efb
 8126ad8:	08126ecb 	.word	0x08126ecb
 8126adc:	08126ed9 	.word	0x08126ed9
 8126ae0:	08126f03 	.word	0x08126f03
 8126ae4:	08126f0d 	.word	0x08126f0d
 8126ae8:	08126991 	.word	0x08126991
 8126aec:	08126f1d 	.word	0x08126f1d
 8126af0:	08126991 	.word	0x08126991
 8126af4:	08126c03 	.word	0x08126c03
 8126af8:	08126f81 	.word	0x08126f81
 8126afc:	08127087 	.word	0x08127087
 8126b00:	081270a1 	.word	0x081270a1
 8126b04:	08126991 	.word	0x08126991
 8126b08:	0812715b 	.word	0x0812715b
 8126b0c:	08126c0b 	.word	0x08126c0b
 8126b10:	08127179 	.word	0x08127179
 8126b14:	081271e7 	.word	0x081271e7
 8126b18:	69b3      	ldr	r3, [r6, #24]
 8126b1a:	4aa9      	ldr	r2, [pc, #676]	; (8126dc0 <__strftime.isra.0+0x494>)
 8126b1c:	3318      	adds	r3, #24
 8126b1e:	f852 9023 	ldr.w	r9, [r2, r3, lsl #2]
 8126b22:	4648      	mov	r0, r9
 8126b24:	f7d9 fb96 	bl	8100254 <strlen>
 8126b28:	f109 39ff 	add.w	r9, r9, #4294967295
 8126b2c:	4420      	add	r0, r4
 8126b2e:	1e6b      	subs	r3, r5, #1
 8126b30:	42a0      	cmp	r0, r4
 8126b32:	d107      	bne.n	8126b44 <__strftime.isra.0+0x218>
 8126b34:	f898 3000 	ldrb.w	r3, [r8]
 8126b38:	2b00      	cmp	r3, #0
 8126b3a:	f000 83be 	beq.w	81272ba <__strftime.isra.0+0x98e>
 8126b3e:	f108 0201 	add.w	r2, r8, #1
 8126b42:	e6fc      	b.n	812693e <__strftime.isra.0+0x12>
 8126b44:	42a3      	cmp	r3, r4
 8126b46:	f67f af23 	bls.w	8126990 <__strftime.isra.0+0x64>
 8126b4a:	f819 2f01 	ldrb.w	r2, [r9, #1]!
 8126b4e:	553a      	strb	r2, [r7, r4]
 8126b50:	3401      	adds	r4, #1
 8126b52:	e7ed      	b.n	8126b30 <__strftime.isra.0+0x204>
 8126b54:	69b2      	ldr	r2, [r6, #24]
 8126b56:	4b9a      	ldr	r3, [pc, #616]	; (8126dc0 <__strftime.isra.0+0x494>)
 8126b58:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8126b5c:	f8d3 907c 	ldr.w	r9, [r3, #124]	; 0x7c
 8126b60:	4648      	mov	r0, r9
 8126b62:	f7d9 fb77 	bl	8100254 <strlen>
 8126b66:	f109 39ff 	add.w	r9, r9, #4294967295
 8126b6a:	4420      	add	r0, r4
 8126b6c:	1e6b      	subs	r3, r5, #1
 8126b6e:	42a0      	cmp	r0, r4
 8126b70:	d0e0      	beq.n	8126b34 <__strftime.isra.0+0x208>
 8126b72:	42a3      	cmp	r3, r4
 8126b74:	f67f af0c 	bls.w	8126990 <__strftime.isra.0+0x64>
 8126b78:	f819 2f01 	ldrb.w	r2, [r9, #1]!
 8126b7c:	553a      	strb	r2, [r7, r4]
 8126b7e:	3401      	adds	r4, #1
 8126b80:	e7f5      	b.n	8126b6e <__strftime.isra.0+0x242>
 8126b82:	4b8f      	ldr	r3, [pc, #572]	; (8126dc0 <__strftime.isra.0+0x494>)
 8126b84:	6932      	ldr	r2, [r6, #16]
 8126b86:	f853 9022 	ldr.w	r9, [r3, r2, lsl #2]
 8126b8a:	4648      	mov	r0, r9
 8126b8c:	f7d9 fb62 	bl	8100254 <strlen>
 8126b90:	f109 39ff 	add.w	r9, r9, #4294967295
 8126b94:	4420      	add	r0, r4
 8126b96:	1e6b      	subs	r3, r5, #1
 8126b98:	42a0      	cmp	r0, r4
 8126b9a:	d0cb      	beq.n	8126b34 <__strftime.isra.0+0x208>
 8126b9c:	42a3      	cmp	r3, r4
 8126b9e:	f67f aef7 	bls.w	8126990 <__strftime.isra.0+0x64>
 8126ba2:	f819 2f01 	ldrb.w	r2, [r9, #1]!
 8126ba6:	553a      	strb	r2, [r7, r4]
 8126ba8:	3401      	adds	r4, #1
 8126baa:	e7f5      	b.n	8126b98 <__strftime.isra.0+0x26c>
 8126bac:	6933      	ldr	r3, [r6, #16]
 8126bae:	4a84      	ldr	r2, [pc, #528]	; (8126dc0 <__strftime.isra.0+0x494>)
 8126bb0:	330c      	adds	r3, #12
 8126bb2:	f852 9023 	ldr.w	r9, [r2, r3, lsl #2]
 8126bb6:	4648      	mov	r0, r9
 8126bb8:	f7d9 fb4c 	bl	8100254 <strlen>
 8126bbc:	f109 39ff 	add.w	r9, r9, #4294967295
 8126bc0:	4420      	add	r0, r4
 8126bc2:	1e6b      	subs	r3, r5, #1
 8126bc4:	42a0      	cmp	r0, r4
 8126bc6:	d0b5      	beq.n	8126b34 <__strftime.isra.0+0x208>
 8126bc8:	42a3      	cmp	r3, r4
 8126bca:	f67f aee1 	bls.w	8126990 <__strftime.isra.0+0x64>
 8126bce:	f819 2f01 	ldrb.w	r2, [r9, #1]!
 8126bd2:	553a      	strb	r2, [r7, r4]
 8126bd4:	3401      	adds	r4, #1
 8126bd6:	e7f5      	b.n	8126bc4 <__strftime.isra.0+0x298>
 8126bd8:	4b79      	ldr	r3, [pc, #484]	; (8126dc0 <__strftime.isra.0+0x494>)
 8126bda:	f8d3 90a0 	ldr.w	r9, [r3, #160]	; 0xa0
 8126bde:	4648      	mov	r0, r9
 8126be0:	f7d9 fb38 	bl	8100254 <strlen>
 8126be4:	f899 3000 	ldrb.w	r3, [r9]
 8126be8:	2b00      	cmp	r3, #0
 8126bea:	d0a3      	beq.n	8126b34 <__strftime.isra.0+0x208>
 8126bec:	4633      	mov	r3, r6
 8126bee:	464a      	mov	r2, r9
 8126bf0:	1b29      	subs	r1, r5, r4
 8126bf2:	1938      	adds	r0, r7, r4
 8126bf4:	f7ff fe9a 	bl	812692c <__strftime.isra.0>
 8126bf8:	2800      	cmp	r0, #0
 8126bfa:	f77f aec9 	ble.w	8126990 <__strftime.isra.0+0x64>
 8126bfe:	4404      	add	r4, r0
 8126c00:	e798      	b.n	8126b34 <__strftime.isra.0+0x208>
 8126c02:	4b6f      	ldr	r3, [pc, #444]	; (8126dc0 <__strftime.isra.0+0x494>)
 8126c04:	f8d3 90e4 	ldr.w	r9, [r3, #228]	; 0xe4
 8126c08:	e7e9      	b.n	8126bde <__strftime.isra.0+0x2b2>
 8126c0a:	4b6d      	ldr	r3, [pc, #436]	; (8126dc0 <__strftime.isra.0+0x494>)
 8126c0c:	f8d3 909c 	ldr.w	r9, [r3, #156]	; 0x9c
 8126c10:	e7e5      	b.n	8126bde <__strftime.isra.0+0x2b2>
 8126c12:	4b6b      	ldr	r3, [pc, #428]	; (8126dc0 <__strftime.isra.0+0x494>)
 8126c14:	f8d3 9098 	ldr.w	r9, [r3, #152]	; 0x98
 8126c18:	e7e1      	b.n	8126bde <__strftime.isra.0+0x2b2>
 8126c1a:	496a      	ldr	r1, [pc, #424]	; (8126dc4 <__strftime.isra.0+0x498>)
 8126c1c:	f8d6 a014 	ldr.w	sl, [r6, #20]
 8126c20:	458a      	cmp	sl, r1
 8126c22:	bfac      	ite	ge
 8126c24:	2100      	movge	r1, #0
 8126c26:	2101      	movlt	r1, #1
 8126c28:	f1ba 0f00 	cmp.w	sl, #0
 8126c2c:	db11      	blt.n	8126c52 <__strftime.isra.0+0x326>
 8126c2e:	2064      	movs	r0, #100	; 0x64
 8126c30:	fb9a f0f0 	sdiv	r0, sl, r0
 8126c34:	3013      	adds	r0, #19
 8126c36:	f1bb 0f00 	cmp.w	fp, #0
 8126c3a:	d014      	beq.n	8126c66 <__strftime.isra.0+0x33a>
 8126c3c:	2863      	cmp	r0, #99	; 0x63
 8126c3e:	dd27      	ble.n	8126c90 <__strftime.isra.0+0x364>
 8126c40:	4b61      	ldr	r3, [pc, #388]	; (8126dc8 <__strftime.isra.0+0x49c>)
 8126c42:	4a62      	ldr	r2, [pc, #392]	; (8126dcc <__strftime.isra.0+0x4a0>)
 8126c44:	f1bb 0f2b 	cmp.w	fp, #43	; 0x2b
 8126c48:	bf18      	it	ne
 8126c4a:	461a      	movne	r2, r3
 8126c4c:	f8df c198 	ldr.w	ip, [pc, #408]	; 8126de8 <__strftime.isra.0+0x4bc>
 8126c50:	e00c      	b.n	8126c6c <__strftime.isra.0+0x340>
 8126c52:	f20a 706c 	addw	r0, sl, #1900	; 0x76c
 8126c56:	9103      	str	r1, [sp, #12]
 8126c58:	f000 ff6e 	bl	8127b38 <abs>
 8126c5c:	2264      	movs	r2, #100	; 0x64
 8126c5e:	9903      	ldr	r1, [sp, #12]
 8126c60:	fb90 f0f2 	sdiv	r0, r0, r2
 8126c64:	e7e7      	b.n	8126c36 <__strftime.isra.0+0x30a>
 8126c66:	4a58      	ldr	r2, [pc, #352]	; (8126dc8 <__strftime.isra.0+0x49c>)
 8126c68:	f8df c180 	ldr.w	ip, [pc, #384]	; 8126dec <__strftime.isra.0+0x4c0>
 8126c6c:	4b58      	ldr	r3, [pc, #352]	; (8126dd0 <__strftime.isra.0+0x4a4>)
 8126c6e:	9001      	str	r0, [sp, #4]
 8126c70:	f1b9 0f02 	cmp.w	r9, #2
 8126c74:	bf2c      	ite	cs
 8126c76:	ebc1 0109 	rsbcs	r1, r1, r9
 8126c7a:	f1c1 0102 	rsbcc	r1, r1, #2
 8126c7e:	9100      	str	r1, [sp, #0]
 8126c80:	4950      	ldr	r1, [pc, #320]	; (8126dc4 <__strftime.isra.0+0x498>)
 8126c82:	458a      	cmp	sl, r1
 8126c84:	bfa8      	it	ge
 8126c86:	4613      	movge	r3, r2
 8126c88:	4662      	mov	r2, ip
 8126c8a:	1b29      	subs	r1, r5, r4
 8126c8c:	1938      	adds	r0, r7, r4
 8126c8e:	e028      	b.n	8126ce2 <__strftime.isra.0+0x3b6>
 8126c90:	4a4d      	ldr	r2, [pc, #308]	; (8126dc8 <__strftime.isra.0+0x49c>)
 8126c92:	e7db      	b.n	8126c4c <__strftime.isra.0+0x320>
 8126c94:	494f      	ldr	r1, [pc, #316]	; (8126dd4 <__strftime.isra.0+0x4a8>)
 8126c96:	4a50      	ldr	r2, [pc, #320]	; (8126dd8 <__strftime.isra.0+0x4ac>)
 8126c98:	68f3      	ldr	r3, [r6, #12]
 8126c9a:	2864      	cmp	r0, #100	; 0x64
 8126c9c:	bf08      	it	eq
 8126c9e:	460a      	moveq	r2, r1
 8126ca0:	1b29      	subs	r1, r5, r4
 8126ca2:	1938      	adds	r0, r7, r4
 8126ca4:	f7ff fcfc 	bl	81266a0 <sniprintf>
 8126ca8:	2800      	cmp	r0, #0
 8126caa:	f6ff ae71 	blt.w	8126990 <__strftime.isra.0+0x64>
 8126cae:	4404      	add	r4, r0
 8126cb0:	42a5      	cmp	r5, r4
 8126cb2:	f63f af3f 	bhi.w	8126b34 <__strftime.isra.0+0x208>
 8126cb6:	e66b      	b.n	8126990 <__strftime.isra.0+0x64>
 8126cb8:	6970      	ldr	r0, [r6, #20]
 8126cba:	6933      	ldr	r3, [r6, #16]
 8126cbc:	f8d6 a00c 	ldr.w	sl, [r6, #12]
 8126cc0:	2800      	cmp	r0, #0
 8126cc2:	eb07 0904 	add.w	r9, r7, r4
 8126cc6:	eba5 0104 	sub.w	r1, r5, r4
 8126cca:	f103 0301 	add.w	r3, r3, #1
 8126cce:	db0b      	blt.n	8126ce8 <__strftime.isra.0+0x3bc>
 8126cd0:	2264      	movs	r2, #100	; 0x64
 8126cd2:	fb90 fcf2 	sdiv	ip, r0, r2
 8126cd6:	fb02 001c 	mls	r0, r2, ip, r0
 8126cda:	4a40      	ldr	r2, [pc, #256]	; (8126ddc <__strftime.isra.0+0x4b0>)
 8126cdc:	e9cd a000 	strd	sl, r0, [sp]
 8126ce0:	4648      	mov	r0, r9
 8126ce2:	f7ff fcdd 	bl	81266a0 <sniprintf>
 8126ce6:	e7df      	b.n	8126ca8 <__strftime.isra.0+0x37c>
 8126ce8:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 8126cec:	e9cd 1303 	strd	r1, r3, [sp, #12]
 8126cf0:	f000 ff22 	bl	8127b38 <abs>
 8126cf4:	2264      	movs	r2, #100	; 0x64
 8126cf6:	e9dd 1303 	ldrd	r1, r3, [sp, #12]
 8126cfa:	fb90 fcf2 	sdiv	ip, r0, r2
 8126cfe:	fb0c 0012 	mls	r0, ip, r2, r0
 8126d02:	e7ea      	b.n	8126cda <__strftime.isra.0+0x3ae>
 8126d04:	2225      	movs	r2, #37	; 0x25
 8126d06:	f88d 2018 	strb.w	r2, [sp, #24]
 8126d0a:	f1bb 0f00 	cmp.w	fp, #0
 8126d0e:	d011      	beq.n	8126d34 <__strftime.isra.0+0x408>
 8126d10:	f1b9 0f06 	cmp.w	r9, #6
 8126d14:	bf38      	it	cc
 8126d16:	f04f 0906 	movcc.w	r9, #6
 8126d1a:	f1b9 0306 	subs.w	r3, r9, #6
 8126d1e:	f88d b019 	strb.w	fp, [sp, #25]
 8126d22:	d10c      	bne.n	8126d3e <__strftime.isra.0+0x412>
 8126d24:	f10d 001a 	add.w	r0, sp, #26
 8126d28:	492d      	ldr	r1, [pc, #180]	; (8126de0 <__strftime.isra.0+0x4b4>)
 8126d2a:	f7ff fd94 	bl	8126856 <strcpy>
 8126d2e:	4633      	mov	r3, r6
 8126d30:	aa06      	add	r2, sp, #24
 8126d32:	e75d      	b.n	8126bf0 <__strftime.isra.0+0x2c4>
 8126d34:	f04f 0b2b 	mov.w	fp, #43	; 0x2b
 8126d38:	f04f 090a 	mov.w	r9, #10
 8126d3c:	e7ed      	b.n	8126d1a <__strftime.isra.0+0x3ee>
 8126d3e:	4a29      	ldr	r2, [pc, #164]	; (8126de4 <__strftime.isra.0+0x4b8>)
 8126d40:	211e      	movs	r1, #30
 8126d42:	f10d 001a 	add.w	r0, sp, #26
 8126d46:	f7ff fcab 	bl	81266a0 <sniprintf>
 8126d4a:	2800      	cmp	r0, #0
 8126d4c:	ddea      	ble.n	8126d24 <__strftime.isra.0+0x3f8>
 8126d4e:	f10d 031a 	add.w	r3, sp, #26
 8126d52:	4418      	add	r0, r3
 8126d54:	e7e8      	b.n	8126d28 <__strftime.isra.0+0x3fc>
 8126d56:	4630      	mov	r0, r6
 8126d58:	f7ff fd86 	bl	8126868 <iso_year_adjust>
 8126d5c:	4681      	mov	r9, r0
 8126d5e:	6970      	ldr	r0, [r6, #20]
 8126d60:	2800      	cmp	r0, #0
 8126d62:	db11      	blt.n	8126d88 <__strftime.isra.0+0x45c>
 8126d64:	2364      	movs	r3, #100	; 0x64
 8126d66:	fb90 f2f3 	sdiv	r2, r0, r3
 8126d6a:	fb03 0012 	mls	r0, r3, r2, r0
 8126d6e:	2264      	movs	r2, #100	; 0x64
 8126d70:	4481      	add	r9, r0
 8126d72:	fb99 f3f2 	sdiv	r3, r9, r2
 8126d76:	fb02 9913 	mls	r9, r2, r3, r9
 8126d7a:	4491      	add	r9, r2
 8126d7c:	fbb9 f3f2 	udiv	r3, r9, r2
 8126d80:	fb02 9313 	mls	r3, r2, r3, r9
 8126d84:	4a13      	ldr	r2, [pc, #76]	; (8126dd4 <__strftime.isra.0+0x4a8>)
 8126d86:	e78b      	b.n	8126ca0 <__strftime.isra.0+0x374>
 8126d88:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 8126d8c:	f000 fed4 	bl	8127b38 <abs>
 8126d90:	2364      	movs	r3, #100	; 0x64
 8126d92:	f1b9 0f00 	cmp.w	r9, #0
 8126d96:	fb90 f2f3 	sdiv	r2, r0, r3
 8126d9a:	fb02 0013 	mls	r0, r2, r3, r0
 8126d9e:	da07      	bge.n	8126db0 <__strftime.isra.0+0x484>
 8126da0:	6972      	ldr	r2, [r6, #20]
 8126da2:	f2a3 73cf 	subw	r3, r3, #1999	; 0x7cf
 8126da6:	429a      	cmp	r2, r3
 8126da8:	bfb8      	it	lt
 8126daa:	f04f 0901 	movlt.w	r9, #1
 8126dae:	e7de      	b.n	8126d6e <__strftime.isra.0+0x442>
 8126db0:	d0dd      	beq.n	8126d6e <__strftime.isra.0+0x442>
 8126db2:	6972      	ldr	r2, [r6, #20]
 8126db4:	4b03      	ldr	r3, [pc, #12]	; (8126dc4 <__strftime.isra.0+0x498>)
 8126db6:	429a      	cmp	r2, r3
 8126db8:	bfb8      	it	lt
 8126dba:	f04f 39ff 	movlt.w	r9, #4294967295
 8126dbe:	e7d6      	b.n	8126d6e <__strftime.isra.0+0x442>
 8126dc0:	08147530 	.word	0x08147530
 8126dc4:	fffff894 	.word	0xfffff894
 8126dc8:	081476e3 	.word	0x081476e3
 8126dcc:	081473b8 	.word	0x081473b8
 8126dd0:	0814793e 	.word	0x0814793e
 8126dd4:	081473c8 	.word	0x081473c8
 8126dd8:	081473ba 	.word	0x081473ba
 8126ddc:	081473be 	.word	0x081473be
 8126de0:	081473d1 	.word	0x081473d1
 8126de4:	081473cd 	.word	0x081473cd
 8126de8:	081473b0 	.word	0x081473b0
 8126dec:	081473a9 	.word	0x081473a9
 8126df0:	6971      	ldr	r1, [r6, #20]
 8126df2:	4ab6      	ldr	r2, [pc, #728]	; (81270cc <__strftime.isra.0+0x7a0>)
 8126df4:	4291      	cmp	r1, r2
 8126df6:	bfac      	ite	ge
 8126df8:	2300      	movge	r3, #0
 8126dfa:	2301      	movlt	r3, #1
 8126dfc:	4630      	mov	r0, r6
 8126dfe:	e9cd 3103 	strd	r3, r1, [sp, #12]
 8126e02:	f7ff fd31 	bl	8126868 <iso_year_adjust>
 8126e06:	9904      	ldr	r1, [sp, #16]
 8126e08:	2900      	cmp	r1, #0
 8126e0a:	4682      	mov	sl, r0
 8126e0c:	db2c      	blt.n	8126e68 <__strftime.isra.0+0x53c>
 8126e0e:	2264      	movs	r2, #100	; 0x64
 8126e10:	fb91 f2f2 	sdiv	r2, r1, r2
 8126e14:	3213      	adds	r2, #19
 8126e16:	6970      	ldr	r0, [r6, #20]
 8126e18:	2800      	cmp	r0, #0
 8126e1a:	db30      	blt.n	8126e7e <__strftime.isra.0+0x552>
 8126e1c:	f04f 0c64 	mov.w	ip, #100	; 0x64
 8126e20:	fb90 fefc 	sdiv	lr, r0, ip
 8126e24:	fb0c 001e 	mls	r0, ip, lr, r0
 8126e28:	f1ba 0f00 	cmp.w	sl, #0
 8126e2c:	da36      	bge.n	8126e9c <__strftime.isra.0+0x570>
 8126e2e:	6971      	ldr	r1, [r6, #20]
 8126e30:	4ba7      	ldr	r3, [pc, #668]	; (81270d0 <__strftime.isra.0+0x7a4>)
 8126e32:	4299      	cmp	r1, r3
 8126e34:	db3d      	blt.n	8126eb2 <__strftime.isra.0+0x586>
 8126e36:	4482      	add	sl, r0
 8126e38:	f1ba 3fff 	cmp.w	sl, #4294967295
 8126e3c:	d13e      	bne.n	8126ebc <__strftime.isra.0+0x590>
 8126e3e:	3a01      	subs	r2, #1
 8126e40:	f04f 0a63 	mov.w	sl, #99	; 0x63
 8126e44:	9b03      	ldr	r3, [sp, #12]
 8126e46:	2064      	movs	r0, #100	; 0x64
 8126e48:	fb00 aa02 	mla	sl, r0, r2, sl
 8126e4c:	2b00      	cmp	r3, #0
 8126e4e:	f000 81ad 	beq.w	81271ac <__strftime.isra.0+0x880>
 8126e52:	222d      	movs	r2, #45	; 0x2d
 8126e54:	f88d 2018 	strb.w	r2, [sp, #24]
 8126e58:	f1b9 0f00 	cmp.w	r9, #0
 8126e5c:	d001      	beq.n	8126e62 <__strftime.isra.0+0x536>
 8126e5e:	f109 39ff 	add.w	r9, r9, #4294967295
 8126e62:	f10d 0219 	add.w	r2, sp, #25
 8126e66:	e1ac      	b.n	81271c2 <__strftime.isra.0+0x896>
 8126e68:	f201 706c 	addw	r0, r1, #1900	; 0x76c
 8126e6c:	9104      	str	r1, [sp, #16]
 8126e6e:	f000 fe63 	bl	8127b38 <abs>
 8126e72:	f04f 0c64 	mov.w	ip, #100	; 0x64
 8126e76:	9904      	ldr	r1, [sp, #16]
 8126e78:	fb90 f2fc 	sdiv	r2, r0, ip
 8126e7c:	e7cb      	b.n	8126e16 <__strftime.isra.0+0x4ea>
 8126e7e:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 8126e82:	e9cd 1204 	strd	r1, r2, [sp, #16]
 8126e86:	f000 fe57 	bl	8127b38 <abs>
 8126e8a:	f04f 0c64 	mov.w	ip, #100	; 0x64
 8126e8e:	e9dd 1204 	ldrd	r1, r2, [sp, #16]
 8126e92:	fb90 fefc 	sdiv	lr, r0, ip
 8126e96:	fb0e 001c 	mls	r0, lr, ip, r0
 8126e9a:	e7c5      	b.n	8126e28 <__strftime.isra.0+0x4fc>
 8126e9c:	d0cb      	beq.n	8126e36 <__strftime.isra.0+0x50a>
 8126e9e:	4b8b      	ldr	r3, [pc, #556]	; (81270cc <__strftime.isra.0+0x7a0>)
 8126ea0:	4299      	cmp	r1, r3
 8126ea2:	bfb4      	ite	lt
 8126ea4:	2301      	movlt	r3, #1
 8126ea6:	2300      	movge	r3, #0
 8126ea8:	9303      	str	r3, [sp, #12]
 8126eaa:	bfb8      	it	lt
 8126eac:	f04f 3aff 	movlt.w	sl, #4294967295
 8126eb0:	e7c1      	b.n	8126e36 <__strftime.isra.0+0x50a>
 8126eb2:	f04f 0a01 	mov.w	sl, #1
 8126eb6:	f8cd a00c 	str.w	sl, [sp, #12]
 8126eba:	e7bc      	b.n	8126e36 <__strftime.isra.0+0x50a>
 8126ebc:	f1ba 0f64 	cmp.w	sl, #100	; 0x64
 8126ec0:	bf04      	itt	eq
 8126ec2:	3201      	addeq	r2, #1
 8126ec4:	f04f 0a00 	moveq.w	sl, #0
 8126ec8:	e7bc      	b.n	8126e44 <__strftime.isra.0+0x518>
 8126eca:	4982      	ldr	r1, [pc, #520]	; (81270d4 <__strftime.isra.0+0x7a8>)
 8126ecc:	4a82      	ldr	r2, [pc, #520]	; (81270d8 <__strftime.isra.0+0x7ac>)
 8126ece:	68b3      	ldr	r3, [r6, #8]
 8126ed0:	286b      	cmp	r0, #107	; 0x6b
 8126ed2:	bf08      	it	eq
 8126ed4:	460a      	moveq	r2, r1
 8126ed6:	e6e3      	b.n	8126ca0 <__strftime.isra.0+0x374>
 8126ed8:	68b3      	ldr	r3, [r6, #8]
 8126eda:	b163      	cbz	r3, 8126ef6 <__strftime.isra.0+0x5ca>
 8126edc:	2b0c      	cmp	r3, #12
 8126ede:	d004      	beq.n	8126eea <__strftime.isra.0+0x5be>
 8126ee0:	210c      	movs	r1, #12
 8126ee2:	fb93 f2f1 	sdiv	r2, r3, r1
 8126ee6:	fb01 3312 	mls	r3, r1, r2, r3
 8126eea:	497b      	ldr	r1, [pc, #492]	; (81270d8 <__strftime.isra.0+0x7ac>)
 8126eec:	4a79      	ldr	r2, [pc, #484]	; (81270d4 <__strftime.isra.0+0x7a8>)
 8126eee:	2849      	cmp	r0, #73	; 0x49
 8126ef0:	bf08      	it	eq
 8126ef2:	460a      	moveq	r2, r1
 8126ef4:	e6d4      	b.n	8126ca0 <__strftime.isra.0+0x374>
 8126ef6:	230c      	movs	r3, #12
 8126ef8:	e7f7      	b.n	8126eea <__strftime.isra.0+0x5be>
 8126efa:	69f3      	ldr	r3, [r6, #28]
 8126efc:	4a77      	ldr	r2, [pc, #476]	; (81270dc <__strftime.isra.0+0x7b0>)
 8126efe:	3301      	adds	r3, #1
 8126f00:	e6ce      	b.n	8126ca0 <__strftime.isra.0+0x374>
 8126f02:	6933      	ldr	r3, [r6, #16]
 8126f04:	3301      	adds	r3, #1
 8126f06:	e73d      	b.n	8126d84 <__strftime.isra.0+0x458>
 8126f08:	6873      	ldr	r3, [r6, #4]
 8126f0a:	e73b      	b.n	8126d84 <__strftime.isra.0+0x458>
 8126f0c:	1e6b      	subs	r3, r5, #1
 8126f0e:	429c      	cmp	r4, r3
 8126f10:	f4bf ad3e 	bcs.w	8126990 <__strftime.isra.0+0x64>
 8126f14:	230a      	movs	r3, #10
 8126f16:	553b      	strb	r3, [r7, r4]
 8126f18:	3401      	adds	r4, #1
 8126f1a:	e60b      	b.n	8126b34 <__strftime.isra.0+0x208>
 8126f1c:	68b3      	ldr	r3, [r6, #8]
 8126f1e:	2b0b      	cmp	r3, #11
 8126f20:	4b6f      	ldr	r3, [pc, #444]	; (81270e0 <__strftime.isra.0+0x7b4>)
 8126f22:	bfd4      	ite	le
 8126f24:	2200      	movle	r2, #0
 8126f26:	2201      	movgt	r2, #1
 8126f28:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8126f2c:	f8d3 90a4 	ldr.w	r9, [r3, #164]	; 0xa4
 8126f30:	4648      	mov	r0, r9
 8126f32:	f7d9 f98f 	bl	8100254 <strlen>
 8126f36:	f109 32ff 	add.w	r2, r9, #4294967295
 8126f3a:	4420      	add	r0, r4
 8126f3c:	f105 3cff 	add.w	ip, r5, #4294967295
 8126f40:	42a0      	cmp	r0, r4
 8126f42:	f43f adf7 	beq.w	8126b34 <__strftime.isra.0+0x208>
 8126f46:	45a4      	cmp	ip, r4
 8126f48:	f67f ad22 	bls.w	8126990 <__strftime.isra.0+0x64>
 8126f4c:	f898 1000 	ldrb.w	r1, [r8]
 8126f50:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 8126f54:	2950      	cmp	r1, #80	; 0x50
 8126f56:	d107      	bne.n	8126f68 <__strftime.isra.0+0x63c>
 8126f58:	4962      	ldr	r1, [pc, #392]	; (81270e4 <__strftime.isra.0+0x7b8>)
 8126f5a:	5cc9      	ldrb	r1, [r1, r3]
 8126f5c:	f001 0103 	and.w	r1, r1, #3
 8126f60:	2901      	cmp	r1, #1
 8126f62:	bf08      	it	eq
 8126f64:	3320      	addeq	r3, #32
 8126f66:	b2db      	uxtb	r3, r3
 8126f68:	553b      	strb	r3, [r7, r4]
 8126f6a:	3401      	adds	r4, #1
 8126f6c:	e7e8      	b.n	8126f40 <__strftime.isra.0+0x614>
 8126f6e:	6873      	ldr	r3, [r6, #4]
 8126f70:	9300      	str	r3, [sp, #0]
 8126f72:	4a5d      	ldr	r2, [pc, #372]	; (81270e8 <__strftime.isra.0+0x7bc>)
 8126f74:	68b3      	ldr	r3, [r6, #8]
 8126f76:	1b29      	subs	r1, r5, r4
 8126f78:	1938      	adds	r0, r7, r4
 8126f7a:	f7ff fb91 	bl	81266a0 <sniprintf>
 8126f7e:	e693      	b.n	8126ca8 <__strftime.isra.0+0x37c>
 8126f80:	6a33      	ldr	r3, [r6, #32]
 8126f82:	2b00      	cmp	r3, #0
 8126f84:	db7a      	blt.n	812707c <__strftime.isra.0+0x750>
 8126f86:	f000 fb73 	bl	8127670 <__tz_lock>
 8126f8a:	9b02      	ldr	r3, [sp, #8]
 8126f8c:	b90b      	cbnz	r3, 8126f92 <__strftime.isra.0+0x666>
 8126f8e:	f000 fb7b 	bl	8127688 <_tzset_unlocked>
 8126f92:	f001 fd79 	bl	8128a88 <__gettzinfo>
 8126f96:	6a33      	ldr	r3, [r6, #32]
 8126f98:	2b00      	cmp	r3, #0
 8126f9a:	bfd4      	ite	le
 8126f9c:	2200      	movle	r2, #0
 8126f9e:	2201      	movgt	r2, #1
 8126fa0:	2328      	movs	r3, #40	; 0x28
 8126fa2:	fb02 3303 	mla	r3, r2, r3, r3
 8126fa6:	58c3      	ldr	r3, [r0, r3]
 8126fa8:	f1c3 0900 	rsb	r9, r3, #0
 8126fac:	f000 fb66 	bl	812767c <__tz_unlock>
 8126fb0:	2301      	movs	r3, #1
 8126fb2:	9302      	str	r3, [sp, #8]
 8126fb4:	6972      	ldr	r2, [r6, #20]
 8126fb6:	f1b2 0345 	subs.w	r3, r2, #69	; 0x45
 8126fba:	ea4f 7ce2 	mov.w	ip, r2, asr #31
 8126fbe:	f16c 0c00 	sbc.w	ip, ip, #0
 8126fc2:	f1bc 0f00 	cmp.w	ip, #0
 8126fc6:	eba5 0104 	sub.w	r1, r5, r4
 8126fca:	eb07 0004 	add.w	r0, r7, r4
 8126fce:	da02      	bge.n	8126fd6 <__strftime.isra.0+0x6aa>
 8126fd0:	3303      	adds	r3, #3
 8126fd2:	f14c 0c00 	adc.w	ip, ip, #0
 8126fd6:	089b      	lsrs	r3, r3, #2
 8126fd8:	ea43 738c 	orr.w	r3, r3, ip, lsl #30
 8126fdc:	f102 3aff 	add.w	sl, r2, #4294967295
 8126fe0:	ea4f 0cac 	mov.w	ip, ip, asr #2
 8126fe4:	f04f 0e64 	mov.w	lr, #100	; 0x64
 8126fe8:	fb9a fefe 	sdiv	lr, sl, lr
 8126fec:	ebb3 030e 	subs.w	r3, r3, lr
 8126ff0:	eb6c 7cee 	sbc.w	ip, ip, lr, asr #31
 8126ff4:	f202 1a2b 	addw	sl, r2, #299	; 0x12b
 8126ff8:	f44f 7ec8 	mov.w	lr, #400	; 0x190
 8126ffc:	fb9a fefe 	sdiv	lr, sl, lr
 8127000:	eb13 030e 	adds.w	r3, r3, lr
 8127004:	eb4c 7eee 	adc.w	lr, ip, lr, asr #31
 8127008:	3a46      	subs	r2, #70	; 0x46
 812700a:	f240 1c6d 	movw	ip, #365	; 0x16d
 812700e:	fb0c f202 	mul.w	r2, ip, r2
 8127012:	189b      	adds	r3, r3, r2
 8127014:	eb4e 72e2 	adc.w	r2, lr, r2, asr #31
 8127018:	f8d6 e01c 	ldr.w	lr, [r6, #28]
 812701c:	f04f 0c18 	mov.w	ip, #24
 8127020:	eb13 030e 	adds.w	r3, r3, lr
 8127024:	eb42 72ee 	adc.w	r2, r2, lr, asr #31
 8127028:	fba3 3e0c 	umull	r3, lr, r3, ip
 812702c:	fb0c e202 	mla	r2, ip, r2, lr
 8127030:	f8d6 e008 	ldr.w	lr, [r6, #8]
 8127034:	f04f 0c3c 	mov.w	ip, #60	; 0x3c
 8127038:	eb13 030e 	adds.w	r3, r3, lr
 812703c:	eb42 7eee 	adc.w	lr, r2, lr, asr #31
 8127040:	fba3 320c 	umull	r3, r2, r3, ip
 8127044:	fb0c 220e 	mla	r2, ip, lr, r2
 8127048:	f8d6 e004 	ldr.w	lr, [r6, #4]
 812704c:	eb13 030e 	adds.w	r3, r3, lr
 8127050:	eb42 72ee 	adc.w	r2, r2, lr, asr #31
 8127054:	fba3 3e0c 	umull	r3, lr, r3, ip
 8127058:	fb0c e202 	mla	r2, ip, r2, lr
 812705c:	f8d6 e000 	ldr.w	lr, [r6]
 8127060:	eb13 030e 	adds.w	r3, r3, lr
 8127064:	eb42 72ee 	adc.w	r2, r2, lr, asr #31
 8127068:	ebb3 0309 	subs.w	r3, r3, r9
 812706c:	eb62 72e9 	sbc.w	r2, r2, r9, asr #31
 8127070:	e9cd 3200 	strd	r3, r2, [sp]
 8127074:	4a1d      	ldr	r2, [pc, #116]	; (81270ec <__strftime.isra.0+0x7c0>)
 8127076:	f7ff fb13 	bl	81266a0 <sniprintf>
 812707a:	e615      	b.n	8126ca8 <__strftime.isra.0+0x37c>
 812707c:	f04f 0900 	mov.w	r9, #0
 8127080:	e798      	b.n	8126fb4 <__strftime.isra.0+0x688>
 8127082:	6833      	ldr	r3, [r6, #0]
 8127084:	e67e      	b.n	8126d84 <__strftime.isra.0+0x458>
 8127086:	1e6b      	subs	r3, r5, #1
 8127088:	429c      	cmp	r4, r3
 812708a:	f4bf ac81 	bcs.w	8126990 <__strftime.isra.0+0x64>
 812708e:	2309      	movs	r3, #9
 8127090:	e741      	b.n	8126f16 <__strftime.isra.0+0x5ea>
 8127092:	6833      	ldr	r3, [r6, #0]
 8127094:	9301      	str	r3, [sp, #4]
 8127096:	6873      	ldr	r3, [r6, #4]
 8127098:	9300      	str	r3, [sp, #0]
 812709a:	4a15      	ldr	r2, [pc, #84]	; (81270f0 <__strftime.isra.0+0x7c4>)
 812709c:	68b3      	ldr	r3, [r6, #8]
 812709e:	e5f4      	b.n	8126c8a <__strftime.isra.0+0x35e>
 81270a0:	1e6b      	subs	r3, r5, #1
 81270a2:	429c      	cmp	r4, r3
 81270a4:	f4bf ac74 	bcs.w	8126990 <__strftime.isra.0+0x64>
 81270a8:	69b3      	ldr	r3, [r6, #24]
 81270aa:	1c62      	adds	r2, r4, #1
 81270ac:	b91b      	cbnz	r3, 81270b6 <__strftime.isra.0+0x78a>
 81270ae:	2337      	movs	r3, #55	; 0x37
 81270b0:	553b      	strb	r3, [r7, r4]
 81270b2:	4614      	mov	r4, r2
 81270b4:	e53e      	b.n	8126b34 <__strftime.isra.0+0x208>
 81270b6:	3330      	adds	r3, #48	; 0x30
 81270b8:	e7fa      	b.n	81270b0 <__strftime.isra.0+0x784>
 81270ba:	69f3      	ldr	r3, [r6, #28]
 81270bc:	69b2      	ldr	r2, [r6, #24]
 81270be:	3307      	adds	r3, #7
 81270c0:	1a9b      	subs	r3, r3, r2
 81270c2:	2207      	movs	r2, #7
 81270c4:	fb93 f3f2 	sdiv	r3, r3, r2
 81270c8:	e65c      	b.n	8126d84 <__strftime.isra.0+0x458>
 81270ca:	bf00      	nop
 81270cc:	fffff894 	.word	0xfffff894
 81270d0:	fffff895 	.word	0xfffff895
 81270d4:	081473ba 	.word	0x081473ba
 81270d8:	081473c8 	.word	0x081473c8
 81270dc:	081473dd 	.word	0x081473dd
 81270e0:	08147530 	.word	0x08147530
 81270e4:	08147081 	.word	0x08147081
 81270e8:	081473ec 	.word	0x081473ec
 81270ec:	081473e2 	.word	0x081473e2
 81270f0:	081473e7 	.word	0x081473e7
 81270f4:	4630      	mov	r0, r6
 81270f6:	f7ff fbb7 	bl	8126868 <iso_year_adjust>
 81270fa:	69b2      	ldr	r2, [r6, #24]
 81270fc:	b132      	cbz	r2, 812710c <__strftime.isra.0+0x7e0>
 81270fe:	3a01      	subs	r2, #1
 8127100:	2800      	cmp	r0, #0
 8127102:	dc28      	bgt.n	8127156 <__strftime.isra.0+0x82a>
 8127104:	69f3      	ldr	r3, [r6, #28]
 8127106:	d103      	bne.n	8127110 <__strftime.isra.0+0x7e4>
 8127108:	330a      	adds	r3, #10
 812710a:	e7d9      	b.n	81270c0 <__strftime.isra.0+0x794>
 812710c:	2206      	movs	r2, #6
 812710e:	e7f7      	b.n	8127100 <__strftime.isra.0+0x7d4>
 8127110:	6971      	ldr	r1, [r6, #20]
 8127112:	2900      	cmp	r1, #0
 8127114:	eba2 0203 	sub.w	r2, r2, r3
 8127118:	f240 736b 	movw	r3, #1899	; 0x76b
 812711c:	bfa8      	it	ge
 812711e:	f06f 0364 	mvnge.w	r3, #100	; 0x64
 8127122:	440b      	add	r3, r1
 8127124:	0799      	lsls	r1, r3, #30
 8127126:	d105      	bne.n	8127134 <__strftime.isra.0+0x808>
 8127128:	2064      	movs	r0, #100	; 0x64
 812712a:	fb93 f1f0 	sdiv	r1, r3, r0
 812712e:	fb00 3111 	mls	r1, r0, r1, r3
 8127132:	b971      	cbnz	r1, 8127152 <__strftime.isra.0+0x826>
 8127134:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8127138:	fb93 f0f1 	sdiv	r0, r3, r1
 812713c:	fb01 3310 	mls	r3, r1, r0, r3
 8127140:	fab3 f383 	clz	r3, r3
 8127144:	095b      	lsrs	r3, r3, #5
 8127146:	1ad3      	subs	r3, r2, r3
 8127148:	2b05      	cmp	r3, #5
 812714a:	bfb4      	ite	lt
 812714c:	2335      	movlt	r3, #53	; 0x35
 812714e:	2334      	movge	r3, #52	; 0x34
 8127150:	e618      	b.n	8126d84 <__strftime.isra.0+0x458>
 8127152:	2301      	movs	r3, #1
 8127154:	e7f7      	b.n	8127146 <__strftime.isra.0+0x81a>
 8127156:	2301      	movs	r3, #1
 8127158:	e614      	b.n	8126d84 <__strftime.isra.0+0x458>
 812715a:	1e6b      	subs	r3, r5, #1
 812715c:	429c      	cmp	r4, r3
 812715e:	f4bf ac17 	bcs.w	8126990 <__strftime.isra.0+0x64>
 8127162:	69b3      	ldr	r3, [r6, #24]
 8127164:	3330      	adds	r3, #48	; 0x30
 8127166:	e6d6      	b.n	8126f16 <__strftime.isra.0+0x5ea>
 8127168:	69b2      	ldr	r2, [r6, #24]
 812716a:	b11a      	cbz	r2, 8127174 <__strftime.isra.0+0x848>
 812716c:	3a01      	subs	r2, #1
 812716e:	69f3      	ldr	r3, [r6, #28]
 8127170:	3307      	adds	r3, #7
 8127172:	e7a5      	b.n	81270c0 <__strftime.isra.0+0x794>
 8127174:	2206      	movs	r2, #6
 8127176:	e7fa      	b.n	812716e <__strftime.isra.0+0x842>
 8127178:	6970      	ldr	r0, [r6, #20]
 812717a:	2800      	cmp	r0, #0
 812717c:	db05      	blt.n	812718a <__strftime.isra.0+0x85e>
 812717e:	2364      	movs	r3, #100	; 0x64
 8127180:	fb90 f2f3 	sdiv	r2, r0, r3
 8127184:	fb02 0313 	mls	r3, r2, r3, r0
 8127188:	e5fc      	b.n	8126d84 <__strftime.isra.0+0x458>
 812718a:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 812718e:	f000 fcd3 	bl	8127b38 <abs>
 8127192:	e7f4      	b.n	812717e <__strftime.isra.0+0x852>
 8127194:	6972      	ldr	r2, [r6, #20]
 8127196:	494c      	ldr	r1, [pc, #304]	; (81272c8 <__strftime.isra.0+0x99c>)
 8127198:	428a      	cmp	r2, r1
 812719a:	da05      	bge.n	81271a8 <__strftime.isra.0+0x87c>
 812719c:	202d      	movs	r0, #45	; 0x2d
 812719e:	f88d 0018 	strb.w	r0, [sp, #24]
 81271a2:	eba1 0a02 	sub.w	sl, r1, r2
 81271a6:	e657      	b.n	8126e58 <__strftime.isra.0+0x52c>
 81271a8:	f202 7a6c 	addw	sl, r2, #1900	; 0x76c
 81271ac:	f1bb 0f2b 	cmp.w	fp, #43	; 0x2b
 81271b0:	d106      	bne.n	81271c0 <__strftime.isra.0+0x894>
 81271b2:	f242 720f 	movw	r2, #9999	; 0x270f
 81271b6:	4592      	cmp	sl, r2
 81271b8:	d902      	bls.n	81271c0 <__strftime.isra.0+0x894>
 81271ba:	f88d b018 	strb.w	fp, [sp, #24]
 81271be:	e64b      	b.n	8126e58 <__strftime.isra.0+0x52c>
 81271c0:	aa06      	add	r2, sp, #24
 81271c2:	2125      	movs	r1, #37	; 0x25
 81271c4:	7011      	strb	r1, [r2, #0]
 81271c6:	f1bb 0f00 	cmp.w	fp, #0
 81271ca:	d108      	bne.n	81271de <__strftime.isra.0+0x8b2>
 81271cc:	1c50      	adds	r0, r2, #1
 81271ce:	493f      	ldr	r1, [pc, #252]	; (81272cc <__strftime.isra.0+0x9a0>)
 81271d0:	f7ff fb41 	bl	8126856 <strcpy>
 81271d4:	f8cd a000 	str.w	sl, [sp]
 81271d8:	464b      	mov	r3, r9
 81271da:	aa06      	add	r2, sp, #24
 81271dc:	e6cb      	b.n	8126f76 <__strftime.isra.0+0x64a>
 81271de:	2330      	movs	r3, #48	; 0x30
 81271e0:	1c90      	adds	r0, r2, #2
 81271e2:	7053      	strb	r3, [r2, #1]
 81271e4:	e7f3      	b.n	81271ce <__strftime.isra.0+0x8a2>
 81271e6:	6a33      	ldr	r3, [r6, #32]
 81271e8:	2b00      	cmp	r3, #0
 81271ea:	f6ff aca3 	blt.w	8126b34 <__strftime.isra.0+0x208>
 81271ee:	f000 fa3f 	bl	8127670 <__tz_lock>
 81271f2:	9b02      	ldr	r3, [sp, #8]
 81271f4:	b90b      	cbnz	r3, 81271fa <__strftime.isra.0+0x8ce>
 81271f6:	f000 fa47 	bl	8127688 <_tzset_unlocked>
 81271fa:	f001 fc45 	bl	8128a88 <__gettzinfo>
 81271fe:	6a33      	ldr	r3, [r6, #32]
 8127200:	2b00      	cmp	r3, #0
 8127202:	bfd4      	ite	le
 8127204:	2200      	movle	r2, #0
 8127206:	2201      	movgt	r2, #1
 8127208:	2328      	movs	r3, #40	; 0x28
 812720a:	fb02 3303 	mla	r3, r2, r3, r3
 812720e:	eb07 0a04 	add.w	sl, r7, r4
 8127212:	58c3      	ldr	r3, [r0, r3]
 8127214:	f1c3 0900 	rsb	r9, r3, #0
 8127218:	f000 fa30 	bl	812767c <__tz_unlock>
 812721c:	233c      	movs	r3, #60	; 0x3c
 812721e:	fb99 f0f3 	sdiv	r0, r9, r3
 8127222:	f001 fce1 	bl	8128be8 <labs>
 8127226:	233c      	movs	r3, #60	; 0x3c
 8127228:	eba5 0b04 	sub.w	fp, r5, r4
 812722c:	fb90 f2f3 	sdiv	r2, r0, r3
 8127230:	fb02 0013 	mls	r0, r2, r3, r0
 8127234:	9000      	str	r0, [sp, #0]
 8127236:	4a26      	ldr	r2, [pc, #152]	; (81272d0 <__strftime.isra.0+0x9a4>)
 8127238:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 812723c:	4659      	mov	r1, fp
 812723e:	4650      	mov	r0, sl
 8127240:	fb99 f3f3 	sdiv	r3, r9, r3
 8127244:	f7ff fa2c 	bl	81266a0 <sniprintf>
 8127248:	2800      	cmp	r0, #0
 812724a:	f6ff aba1 	blt.w	8126990 <__strftime.isra.0+0x64>
 812724e:	4404      	add	r4, r0
 8127250:	42a5      	cmp	r5, r4
 8127252:	f67f ab9d 	bls.w	8126990 <__strftime.isra.0+0x64>
 8127256:	2301      	movs	r3, #1
 8127258:	9302      	str	r3, [sp, #8]
 812725a:	e46b      	b.n	8126b34 <__strftime.isra.0+0x208>
 812725c:	6a33      	ldr	r3, [r6, #32]
 812725e:	2b00      	cmp	r3, #0
 8127260:	f6ff ac68 	blt.w	8126b34 <__strftime.isra.0+0x208>
 8127264:	f000 fa04 	bl	8127670 <__tz_lock>
 8127268:	9b02      	ldr	r3, [sp, #8]
 812726a:	b90b      	cbnz	r3, 8127270 <__strftime.isra.0+0x944>
 812726c:	f000 fa0c 	bl	8127688 <_tzset_unlocked>
 8127270:	6a33      	ldr	r3, [r6, #32]
 8127272:	4a18      	ldr	r2, [pc, #96]	; (81272d4 <__strftime.isra.0+0x9a8>)
 8127274:	2b00      	cmp	r3, #0
 8127276:	bfd4      	ite	le
 8127278:	2300      	movle	r3, #0
 812727a:	2301      	movgt	r3, #1
 812727c:	f852 9023 	ldr.w	r9, [r2, r3, lsl #2]
 8127280:	4648      	mov	r0, r9
 8127282:	f7d8 ffe7 	bl	8100254 <strlen>
 8127286:	f109 39ff 	add.w	r9, r9, #4294967295
 812728a:	4420      	add	r0, r4
 812728c:	1e6b      	subs	r3, r5, #1
 812728e:	42a0      	cmp	r0, r4
 8127290:	d102      	bne.n	8127298 <__strftime.isra.0+0x96c>
 8127292:	f000 f9f3 	bl	812767c <__tz_unlock>
 8127296:	e7de      	b.n	8127256 <__strftime.isra.0+0x92a>
 8127298:	42a3      	cmp	r3, r4
 812729a:	d904      	bls.n	81272a6 <__strftime.isra.0+0x97a>
 812729c:	f819 2f01 	ldrb.w	r2, [r9, #1]!
 81272a0:	553a      	strb	r2, [r7, r4]
 81272a2:	3401      	adds	r4, #1
 81272a4:	e7f3      	b.n	812728e <__strftime.isra.0+0x962>
 81272a6:	f000 f9e9 	bl	812767c <__tz_unlock>
 81272aa:	f7ff bb71 	b.w	8126990 <__strftime.isra.0+0x64>
 81272ae:	1e6b      	subs	r3, r5, #1
 81272b0:	429c      	cmp	r4, r3
 81272b2:	f4bf ab6d 	bcs.w	8126990 <__strftime.isra.0+0x64>
 81272b6:	2325      	movs	r3, #37	; 0x25
 81272b8:	e62d      	b.n	8126f16 <__strftime.isra.0+0x5ea>
 81272ba:	b10d      	cbz	r5, 81272c0 <__strftime.isra.0+0x994>
 81272bc:	2300      	movs	r3, #0
 81272be:	553b      	strb	r3, [r7, r4]
 81272c0:	4620      	mov	r0, r4
 81272c2:	b00f      	add	sp, #60	; 0x3c
 81272c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 81272c8:	fffff894 	.word	0xfffff894
 81272cc:	081473d9 	.word	0x081473d9
 81272d0:	081473f6 	.word	0x081473f6
 81272d4:	20000508 	.word	0x20000508

081272d8 <strftime>:
 81272d8:	f7ff bb28 	b.w	812692c <__strftime.isra.0>

081272dc <strncmp>:
 81272dc:	b510      	push	{r4, lr}
 81272de:	b17a      	cbz	r2, 8127300 <strncmp+0x24>
 81272e0:	4603      	mov	r3, r0
 81272e2:	3901      	subs	r1, #1
 81272e4:	1884      	adds	r4, r0, r2
 81272e6:	f813 0b01 	ldrb.w	r0, [r3], #1
 81272ea:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 81272ee:	4290      	cmp	r0, r2
 81272f0:	d101      	bne.n	81272f6 <strncmp+0x1a>
 81272f2:	42a3      	cmp	r3, r4
 81272f4:	d101      	bne.n	81272fa <strncmp+0x1e>
 81272f6:	1a80      	subs	r0, r0, r2
 81272f8:	bd10      	pop	{r4, pc}
 81272fa:	2800      	cmp	r0, #0
 81272fc:	d1f3      	bne.n	81272e6 <strncmp+0xa>
 81272fe:	e7fa      	b.n	81272f6 <strncmp+0x1a>
 8127300:	4610      	mov	r0, r2
 8127302:	e7f9      	b.n	81272f8 <strncmp+0x1c>

08127304 <_strtol_l.constprop.0>:
 8127304:	2b01      	cmp	r3, #1
 8127306:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 812730a:	d001      	beq.n	8127310 <_strtol_l.constprop.0+0xc>
 812730c:	2b24      	cmp	r3, #36	; 0x24
 812730e:	d906      	bls.n	812731e <_strtol_l.constprop.0+0x1a>
 8127310:	f001 fa9c 	bl	812884c <__errno>
 8127314:	2316      	movs	r3, #22
 8127316:	6003      	str	r3, [r0, #0]
 8127318:	2000      	movs	r0, #0
 812731a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 812731e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8127404 <_strtol_l.constprop.0+0x100>
 8127322:	460d      	mov	r5, r1
 8127324:	462e      	mov	r6, r5
 8127326:	f815 4b01 	ldrb.w	r4, [r5], #1
 812732a:	f814 700c 	ldrb.w	r7, [r4, ip]
 812732e:	f017 0708 	ands.w	r7, r7, #8
 8127332:	d1f7      	bne.n	8127324 <_strtol_l.constprop.0+0x20>
 8127334:	2c2d      	cmp	r4, #45	; 0x2d
 8127336:	d132      	bne.n	812739e <_strtol_l.constprop.0+0x9a>
 8127338:	782c      	ldrb	r4, [r5, #0]
 812733a:	2701      	movs	r7, #1
 812733c:	1cb5      	adds	r5, r6, #2
 812733e:	2b00      	cmp	r3, #0
 8127340:	d05b      	beq.n	81273fa <_strtol_l.constprop.0+0xf6>
 8127342:	2b10      	cmp	r3, #16
 8127344:	d109      	bne.n	812735a <_strtol_l.constprop.0+0x56>
 8127346:	2c30      	cmp	r4, #48	; 0x30
 8127348:	d107      	bne.n	812735a <_strtol_l.constprop.0+0x56>
 812734a:	782c      	ldrb	r4, [r5, #0]
 812734c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8127350:	2c58      	cmp	r4, #88	; 0x58
 8127352:	d14d      	bne.n	81273f0 <_strtol_l.constprop.0+0xec>
 8127354:	786c      	ldrb	r4, [r5, #1]
 8127356:	2310      	movs	r3, #16
 8127358:	3502      	adds	r5, #2
 812735a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 812735e:	f108 38ff 	add.w	r8, r8, #4294967295
 8127362:	f04f 0c00 	mov.w	ip, #0
 8127366:	fbb8 f9f3 	udiv	r9, r8, r3
 812736a:	4666      	mov	r6, ip
 812736c:	fb03 8a19 	mls	sl, r3, r9, r8
 8127370:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8127374:	f1be 0f09 	cmp.w	lr, #9
 8127378:	d816      	bhi.n	81273a8 <_strtol_l.constprop.0+0xa4>
 812737a:	4674      	mov	r4, lr
 812737c:	42a3      	cmp	r3, r4
 812737e:	dd24      	ble.n	81273ca <_strtol_l.constprop.0+0xc6>
 8127380:	f1bc 0f00 	cmp.w	ip, #0
 8127384:	db1e      	blt.n	81273c4 <_strtol_l.constprop.0+0xc0>
 8127386:	45b1      	cmp	r9, r6
 8127388:	d31c      	bcc.n	81273c4 <_strtol_l.constprop.0+0xc0>
 812738a:	d101      	bne.n	8127390 <_strtol_l.constprop.0+0x8c>
 812738c:	45a2      	cmp	sl, r4
 812738e:	db19      	blt.n	81273c4 <_strtol_l.constprop.0+0xc0>
 8127390:	fb06 4603 	mla	r6, r6, r3, r4
 8127394:	f04f 0c01 	mov.w	ip, #1
 8127398:	f815 4b01 	ldrb.w	r4, [r5], #1
 812739c:	e7e8      	b.n	8127370 <_strtol_l.constprop.0+0x6c>
 812739e:	2c2b      	cmp	r4, #43	; 0x2b
 81273a0:	bf04      	itt	eq
 81273a2:	782c      	ldrbeq	r4, [r5, #0]
 81273a4:	1cb5      	addeq	r5, r6, #2
 81273a6:	e7ca      	b.n	812733e <_strtol_l.constprop.0+0x3a>
 81273a8:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 81273ac:	f1be 0f19 	cmp.w	lr, #25
 81273b0:	d801      	bhi.n	81273b6 <_strtol_l.constprop.0+0xb2>
 81273b2:	3c37      	subs	r4, #55	; 0x37
 81273b4:	e7e2      	b.n	812737c <_strtol_l.constprop.0+0x78>
 81273b6:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 81273ba:	f1be 0f19 	cmp.w	lr, #25
 81273be:	d804      	bhi.n	81273ca <_strtol_l.constprop.0+0xc6>
 81273c0:	3c57      	subs	r4, #87	; 0x57
 81273c2:	e7db      	b.n	812737c <_strtol_l.constprop.0+0x78>
 81273c4:	f04f 3cff 	mov.w	ip, #4294967295
 81273c8:	e7e6      	b.n	8127398 <_strtol_l.constprop.0+0x94>
 81273ca:	f1bc 0f00 	cmp.w	ip, #0
 81273ce:	da05      	bge.n	81273dc <_strtol_l.constprop.0+0xd8>
 81273d0:	2322      	movs	r3, #34	; 0x22
 81273d2:	6003      	str	r3, [r0, #0]
 81273d4:	4646      	mov	r6, r8
 81273d6:	b942      	cbnz	r2, 81273ea <_strtol_l.constprop.0+0xe6>
 81273d8:	4630      	mov	r0, r6
 81273da:	e79e      	b.n	812731a <_strtol_l.constprop.0+0x16>
 81273dc:	b107      	cbz	r7, 81273e0 <_strtol_l.constprop.0+0xdc>
 81273de:	4276      	negs	r6, r6
 81273e0:	2a00      	cmp	r2, #0
 81273e2:	d0f9      	beq.n	81273d8 <_strtol_l.constprop.0+0xd4>
 81273e4:	f1bc 0f00 	cmp.w	ip, #0
 81273e8:	d000      	beq.n	81273ec <_strtol_l.constprop.0+0xe8>
 81273ea:	1e69      	subs	r1, r5, #1
 81273ec:	6011      	str	r1, [r2, #0]
 81273ee:	e7f3      	b.n	81273d8 <_strtol_l.constprop.0+0xd4>
 81273f0:	2430      	movs	r4, #48	; 0x30
 81273f2:	2b00      	cmp	r3, #0
 81273f4:	d1b1      	bne.n	812735a <_strtol_l.constprop.0+0x56>
 81273f6:	2308      	movs	r3, #8
 81273f8:	e7af      	b.n	812735a <_strtol_l.constprop.0+0x56>
 81273fa:	2c30      	cmp	r4, #48	; 0x30
 81273fc:	d0a5      	beq.n	812734a <_strtol_l.constprop.0+0x46>
 81273fe:	230a      	movs	r3, #10
 8127400:	e7ab      	b.n	812735a <_strtol_l.constprop.0+0x56>
 8127402:	bf00      	nop
 8127404:	08147081 	.word	0x08147081

08127408 <_strtol_r>:
 8127408:	f7ff bf7c 	b.w	8127304 <_strtol_l.constprop.0>

0812740c <strtol>:
 812740c:	4613      	mov	r3, r2
 812740e:	460a      	mov	r2, r1
 8127410:	4601      	mov	r1, r0
 8127412:	4802      	ldr	r0, [pc, #8]	; (812741c <strtol+0x10>)
 8127414:	6800      	ldr	r0, [r0, #0]
 8127416:	f7ff bf75 	b.w	8127304 <_strtol_l.constprop.0>
 812741a:	bf00      	nop
 812741c:	200004a4 	.word	0x200004a4

08127420 <_strtoul_l.constprop.0>:
 8127420:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8127424:	4f36      	ldr	r7, [pc, #216]	; (8127500 <_strtoul_l.constprop.0+0xe0>)
 8127426:	4686      	mov	lr, r0
 8127428:	460d      	mov	r5, r1
 812742a:	4628      	mov	r0, r5
 812742c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8127430:	5de6      	ldrb	r6, [r4, r7]
 8127432:	f016 0608 	ands.w	r6, r6, #8
 8127436:	d1f8      	bne.n	812742a <_strtoul_l.constprop.0+0xa>
 8127438:	2c2d      	cmp	r4, #45	; 0x2d
 812743a:	d12f      	bne.n	812749c <_strtoul_l.constprop.0+0x7c>
 812743c:	782c      	ldrb	r4, [r5, #0]
 812743e:	2601      	movs	r6, #1
 8127440:	1c85      	adds	r5, r0, #2
 8127442:	2b00      	cmp	r3, #0
 8127444:	d057      	beq.n	81274f6 <_strtoul_l.constprop.0+0xd6>
 8127446:	2b10      	cmp	r3, #16
 8127448:	d109      	bne.n	812745e <_strtoul_l.constprop.0+0x3e>
 812744a:	2c30      	cmp	r4, #48	; 0x30
 812744c:	d107      	bne.n	812745e <_strtoul_l.constprop.0+0x3e>
 812744e:	7828      	ldrb	r0, [r5, #0]
 8127450:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8127454:	2858      	cmp	r0, #88	; 0x58
 8127456:	d149      	bne.n	81274ec <_strtoul_l.constprop.0+0xcc>
 8127458:	786c      	ldrb	r4, [r5, #1]
 812745a:	2310      	movs	r3, #16
 812745c:	3502      	adds	r5, #2
 812745e:	f04f 38ff 	mov.w	r8, #4294967295
 8127462:	2700      	movs	r7, #0
 8127464:	fbb8 f8f3 	udiv	r8, r8, r3
 8127468:	fb03 f908 	mul.w	r9, r3, r8
 812746c:	ea6f 0909 	mvn.w	r9, r9
 8127470:	4638      	mov	r0, r7
 8127472:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8127476:	f1bc 0f09 	cmp.w	ip, #9
 812747a:	d814      	bhi.n	81274a6 <_strtoul_l.constprop.0+0x86>
 812747c:	4664      	mov	r4, ip
 812747e:	42a3      	cmp	r3, r4
 8127480:	dd22      	ble.n	81274c8 <_strtoul_l.constprop.0+0xa8>
 8127482:	2f00      	cmp	r7, #0
 8127484:	db1d      	blt.n	81274c2 <_strtoul_l.constprop.0+0xa2>
 8127486:	4580      	cmp	r8, r0
 8127488:	d31b      	bcc.n	81274c2 <_strtoul_l.constprop.0+0xa2>
 812748a:	d101      	bne.n	8127490 <_strtoul_l.constprop.0+0x70>
 812748c:	45a1      	cmp	r9, r4
 812748e:	db18      	blt.n	81274c2 <_strtoul_l.constprop.0+0xa2>
 8127490:	fb00 4003 	mla	r0, r0, r3, r4
 8127494:	2701      	movs	r7, #1
 8127496:	f815 4b01 	ldrb.w	r4, [r5], #1
 812749a:	e7ea      	b.n	8127472 <_strtoul_l.constprop.0+0x52>
 812749c:	2c2b      	cmp	r4, #43	; 0x2b
 812749e:	bf04      	itt	eq
 81274a0:	782c      	ldrbeq	r4, [r5, #0]
 81274a2:	1c85      	addeq	r5, r0, #2
 81274a4:	e7cd      	b.n	8127442 <_strtoul_l.constprop.0+0x22>
 81274a6:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 81274aa:	f1bc 0f19 	cmp.w	ip, #25
 81274ae:	d801      	bhi.n	81274b4 <_strtoul_l.constprop.0+0x94>
 81274b0:	3c37      	subs	r4, #55	; 0x37
 81274b2:	e7e4      	b.n	812747e <_strtoul_l.constprop.0+0x5e>
 81274b4:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 81274b8:	f1bc 0f19 	cmp.w	ip, #25
 81274bc:	d804      	bhi.n	81274c8 <_strtoul_l.constprop.0+0xa8>
 81274be:	3c57      	subs	r4, #87	; 0x57
 81274c0:	e7dd      	b.n	812747e <_strtoul_l.constprop.0+0x5e>
 81274c2:	f04f 37ff 	mov.w	r7, #4294967295
 81274c6:	e7e6      	b.n	8127496 <_strtoul_l.constprop.0+0x76>
 81274c8:	2f00      	cmp	r7, #0
 81274ca:	da07      	bge.n	81274dc <_strtoul_l.constprop.0+0xbc>
 81274cc:	2322      	movs	r3, #34	; 0x22
 81274ce:	f8ce 3000 	str.w	r3, [lr]
 81274d2:	f04f 30ff 	mov.w	r0, #4294967295
 81274d6:	b932      	cbnz	r2, 81274e6 <_strtoul_l.constprop.0+0xc6>
 81274d8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 81274dc:	b106      	cbz	r6, 81274e0 <_strtoul_l.constprop.0+0xc0>
 81274de:	4240      	negs	r0, r0
 81274e0:	2a00      	cmp	r2, #0
 81274e2:	d0f9      	beq.n	81274d8 <_strtoul_l.constprop.0+0xb8>
 81274e4:	b107      	cbz	r7, 81274e8 <_strtoul_l.constprop.0+0xc8>
 81274e6:	1e69      	subs	r1, r5, #1
 81274e8:	6011      	str	r1, [r2, #0]
 81274ea:	e7f5      	b.n	81274d8 <_strtoul_l.constprop.0+0xb8>
 81274ec:	2430      	movs	r4, #48	; 0x30
 81274ee:	2b00      	cmp	r3, #0
 81274f0:	d1b5      	bne.n	812745e <_strtoul_l.constprop.0+0x3e>
 81274f2:	2308      	movs	r3, #8
 81274f4:	e7b3      	b.n	812745e <_strtoul_l.constprop.0+0x3e>
 81274f6:	2c30      	cmp	r4, #48	; 0x30
 81274f8:	d0a9      	beq.n	812744e <_strtoul_l.constprop.0+0x2e>
 81274fa:	230a      	movs	r3, #10
 81274fc:	e7af      	b.n	812745e <_strtoul_l.constprop.0+0x3e>
 81274fe:	bf00      	nop
 8127500:	08147081 	.word	0x08147081

08127504 <_strtoul_r>:
 8127504:	f7ff bf8c 	b.w	8127420 <_strtoul_l.constprop.0>

08127508 <strtoul>:
 8127508:	4613      	mov	r3, r2
 812750a:	460a      	mov	r2, r1
 812750c:	4601      	mov	r1, r0
 812750e:	4802      	ldr	r0, [pc, #8]	; (8127518 <strtoul+0x10>)
 8127510:	6800      	ldr	r0, [r0, #0]
 8127512:	f7ff bf85 	b.w	8127420 <_strtoul_l.constprop.0>
 8127516:	bf00      	nop
 8127518:	200004a4 	.word	0x200004a4

0812751c <__tzcalc_limits>:
 812751c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8127520:	4605      	mov	r5, r0
 8127522:	f001 fab1 	bl	8128a88 <__gettzinfo>
 8127526:	f240 73b1 	movw	r3, #1969	; 0x7b1
 812752a:	429d      	cmp	r5, r3
 812752c:	f340 8099 	ble.w	8127662 <__tzcalc_limits+0x146>
 8127530:	f46f 62f6 	mvn.w	r2, #1968	; 0x7b0
 8127534:	18ac      	adds	r4, r5, r2
 8127536:	f2a5 73b2 	subw	r3, r5, #1970	; 0x7b2
 812753a:	f240 126d 	movw	r2, #365	; 0x16d
 812753e:	10a4      	asrs	r4, r4, #2
 8127540:	fb02 4403 	mla	r4, r2, r3, r4
 8127544:	f06f 0263 	mvn.w	r2, #99	; 0x63
 8127548:	f2a5 736d 	subw	r3, r5, #1901	; 0x76d
 812754c:	fb93 f3f2 	sdiv	r3, r3, r2
 8127550:	441c      	add	r4, r3
 8127552:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8127556:	f46f 61c8 	mvn.w	r1, #1600	; 0x640
 812755a:	fb95 fcf3 	sdiv	ip, r5, r3
 812755e:	fb03 5c1c 	mls	ip, r3, ip, r5
 8127562:	186a      	adds	r2, r5, r1
 8127564:	fabc f68c 	clz	r6, ip
 8127568:	fbb2 f2f3 	udiv	r2, r2, r3
 812756c:	f005 0303 	and.w	r3, r5, #3
 8127570:	4414      	add	r4, r2
 8127572:	2264      	movs	r2, #100	; 0x64
 8127574:	6045      	str	r5, [r0, #4]
 8127576:	fb95 f7f2 	sdiv	r7, r5, r2
 812757a:	0976      	lsrs	r6, r6, #5
 812757c:	fb02 5717 	mls	r7, r2, r7, r5
 8127580:	4601      	mov	r1, r0
 8127582:	f100 0b50 	add.w	fp, r0, #80	; 0x50
 8127586:	9300      	str	r3, [sp, #0]
 8127588:	f04f 0a07 	mov.w	sl, #7
 812758c:	7a0d      	ldrb	r5, [r1, #8]
 812758e:	694b      	ldr	r3, [r1, #20]
 8127590:	2d4a      	cmp	r5, #74	; 0x4a
 8127592:	d12d      	bne.n	81275f0 <__tzcalc_limits+0xd4>
 8127594:	9a00      	ldr	r2, [sp, #0]
 8127596:	eb04 0e03 	add.w	lr, r4, r3
 812759a:	b902      	cbnz	r2, 812759e <__tzcalc_limits+0x82>
 812759c:	b917      	cbnz	r7, 81275a4 <__tzcalc_limits+0x88>
 812759e:	f1bc 0f00 	cmp.w	ip, #0
 81275a2:	d123      	bne.n	81275ec <__tzcalc_limits+0xd0>
 81275a4:	2b3b      	cmp	r3, #59	; 0x3b
 81275a6:	bfd4      	ite	le
 81275a8:	2300      	movle	r3, #0
 81275aa:	2301      	movgt	r3, #1
 81275ac:	4473      	add	r3, lr
 81275ae:	3b01      	subs	r3, #1
 81275b0:	698d      	ldr	r5, [r1, #24]
 81275b2:	4a2d      	ldr	r2, [pc, #180]	; (8127668 <__tzcalc_limits+0x14c>)
 81275b4:	ea4f 7ee5 	mov.w	lr, r5, asr #31
 81275b8:	fbc3 5e02 	smlal	r5, lr, r3, r2
 81275bc:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 81275be:	18ed      	adds	r5, r5, r3
 81275c0:	eb4e 73e3 	adc.w	r3, lr, r3, asr #31
 81275c4:	e9c1 5308 	strd	r5, r3, [r1, #32]
 81275c8:	3128      	adds	r1, #40	; 0x28
 81275ca:	458b      	cmp	fp, r1
 81275cc:	d1de      	bne.n	812758c <__tzcalc_limits+0x70>
 81275ce:	e9d0 1312 	ldrd	r1, r3, [r0, #72]	; 0x48
 81275d2:	e9d0 4208 	ldrd	r4, r2, [r0, #32]
 81275d6:	428c      	cmp	r4, r1
 81275d8:	eb72 0303 	sbcs.w	r3, r2, r3
 81275dc:	bfb4      	ite	lt
 81275de:	2301      	movlt	r3, #1
 81275e0:	2300      	movge	r3, #0
 81275e2:	6003      	str	r3, [r0, #0]
 81275e4:	2001      	movs	r0, #1
 81275e6:	b003      	add	sp, #12
 81275e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 81275ec:	2300      	movs	r3, #0
 81275ee:	e7dd      	b.n	81275ac <__tzcalc_limits+0x90>
 81275f0:	2d44      	cmp	r5, #68	; 0x44
 81275f2:	d101      	bne.n	81275f8 <__tzcalc_limits+0xdc>
 81275f4:	4423      	add	r3, r4
 81275f6:	e7db      	b.n	81275b0 <__tzcalc_limits+0x94>
 81275f8:	9a00      	ldr	r2, [sp, #0]
 81275fa:	bb62      	cbnz	r2, 8127656 <__tzcalc_limits+0x13a>
 81275fc:	2f00      	cmp	r7, #0
 81275fe:	bf0c      	ite	eq
 8127600:	4635      	moveq	r5, r6
 8127602:	2501      	movne	r5, #1
 8127604:	68ca      	ldr	r2, [r1, #12]
 8127606:	9201      	str	r2, [sp, #4]
 8127608:	4a18      	ldr	r2, [pc, #96]	; (812766c <__tzcalc_limits+0x150>)
 812760a:	f04f 0930 	mov.w	r9, #48	; 0x30
 812760e:	fb09 2505 	mla	r5, r9, r5, r2
 8127612:	46a6      	mov	lr, r4
 8127614:	f04f 0800 	mov.w	r8, #0
 8127618:	3d04      	subs	r5, #4
 812761a:	9a01      	ldr	r2, [sp, #4]
 812761c:	f108 0801 	add.w	r8, r8, #1
 8127620:	4542      	cmp	r2, r8
 8127622:	f855 9028 	ldr.w	r9, [r5, r8, lsl #2]
 8127626:	dc18      	bgt.n	812765a <__tzcalc_limits+0x13e>
 8127628:	f10e 0504 	add.w	r5, lr, #4
 812762c:	fb95 f8fa 	sdiv	r8, r5, sl
 8127630:	ebc8 08c8 	rsb	r8, r8, r8, lsl #3
 8127634:	eba5 0808 	sub.w	r8, r5, r8
 8127638:	ebb3 0808 	subs.w	r8, r3, r8
 812763c:	690b      	ldr	r3, [r1, #16]
 812763e:	f103 33ff 	add.w	r3, r3, #4294967295
 8127642:	bf48      	it	mi
 8127644:	f108 0807 	addmi.w	r8, r8, #7
 8127648:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 812764c:	4443      	add	r3, r8
 812764e:	454b      	cmp	r3, r9
 8127650:	da05      	bge.n	812765e <__tzcalc_limits+0x142>
 8127652:	4473      	add	r3, lr
 8127654:	e7ac      	b.n	81275b0 <__tzcalc_limits+0x94>
 8127656:	4635      	mov	r5, r6
 8127658:	e7d4      	b.n	8127604 <__tzcalc_limits+0xe8>
 812765a:	44ce      	add	lr, r9
 812765c:	e7dd      	b.n	812761a <__tzcalc_limits+0xfe>
 812765e:	3b07      	subs	r3, #7
 8127660:	e7f5      	b.n	812764e <__tzcalc_limits+0x132>
 8127662:	2000      	movs	r0, #0
 8127664:	e7bf      	b.n	81275e6 <__tzcalc_limits+0xca>
 8127666:	bf00      	nop
 8127668:	00015180 	.word	0x00015180
 812766c:	081472bc 	.word	0x081472bc

08127670 <__tz_lock>:
 8127670:	4801      	ldr	r0, [pc, #4]	; (8127678 <__tz_lock+0x8>)
 8127672:	f7fd be74 	b.w	812535e <__retarget_lock_acquire>
 8127676:	bf00      	nop
 8127678:	200300c8 	.word	0x200300c8

0812767c <__tz_unlock>:
 812767c:	4801      	ldr	r0, [pc, #4]	; (8127684 <__tz_unlock+0x8>)
 812767e:	f7fd be70 	b.w	8125362 <__retarget_lock_release>
 8127682:	bf00      	nop
 8127684:	200300c8 	.word	0x200300c8

08127688 <_tzset_unlocked>:
 8127688:	4b01      	ldr	r3, [pc, #4]	; (8127690 <_tzset_unlocked+0x8>)
 812768a:	6818      	ldr	r0, [r3, #0]
 812768c:	f000 b802 	b.w	8127694 <_tzset_unlocked_r>
 8127690:	200004a4 	.word	0x200004a4

08127694 <_tzset_unlocked_r>:
 8127694:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8127698:	b08d      	sub	sp, #52	; 0x34
 812769a:	4607      	mov	r7, r0
 812769c:	f001 f9f4 	bl	8128a88 <__gettzinfo>
 81276a0:	49b0      	ldr	r1, [pc, #704]	; (8127964 <_tzset_unlocked_r+0x2d0>)
 81276a2:	4eb1      	ldr	r6, [pc, #708]	; (8127968 <_tzset_unlocked_r+0x2d4>)
 81276a4:	4605      	mov	r5, r0
 81276a6:	4638      	mov	r0, r7
 81276a8:	f001 f9e6 	bl	8128a78 <_getenv_r>
 81276ac:	4604      	mov	r4, r0
 81276ae:	b970      	cbnz	r0, 81276ce <_tzset_unlocked_r+0x3a>
 81276b0:	4bae      	ldr	r3, [pc, #696]	; (812796c <_tzset_unlocked_r+0x2d8>)
 81276b2:	4aaf      	ldr	r2, [pc, #700]	; (8127970 <_tzset_unlocked_r+0x2dc>)
 81276b4:	6018      	str	r0, [r3, #0]
 81276b6:	4baf      	ldr	r3, [pc, #700]	; (8127974 <_tzset_unlocked_r+0x2e0>)
 81276b8:	6018      	str	r0, [r3, #0]
 81276ba:	4baf      	ldr	r3, [pc, #700]	; (8127978 <_tzset_unlocked_r+0x2e4>)
 81276bc:	6830      	ldr	r0, [r6, #0]
 81276be:	e9c3 2200 	strd	r2, r2, [r3]
 81276c2:	f7fd fe59 	bl	8125378 <free>
 81276c6:	6034      	str	r4, [r6, #0]
 81276c8:	b00d      	add	sp, #52	; 0x34
 81276ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 81276ce:	6831      	ldr	r1, [r6, #0]
 81276d0:	2900      	cmp	r1, #0
 81276d2:	d162      	bne.n	812779a <_tzset_unlocked_r+0x106>
 81276d4:	6830      	ldr	r0, [r6, #0]
 81276d6:	f7fd fe4f 	bl	8125378 <free>
 81276da:	4620      	mov	r0, r4
 81276dc:	f7d8 fdba 	bl	8100254 <strlen>
 81276e0:	1c41      	adds	r1, r0, #1
 81276e2:	4638      	mov	r0, r7
 81276e4:	f7fe f96e 	bl	81259c4 <_malloc_r>
 81276e8:	6030      	str	r0, [r6, #0]
 81276ea:	2800      	cmp	r0, #0
 81276ec:	d15a      	bne.n	81277a4 <_tzset_unlocked_r+0x110>
 81276ee:	7823      	ldrb	r3, [r4, #0]
 81276f0:	4aa2      	ldr	r2, [pc, #648]	; (812797c <_tzset_unlocked_r+0x2e8>)
 81276f2:	49a3      	ldr	r1, [pc, #652]	; (8127980 <_tzset_unlocked_r+0x2ec>)
 81276f4:	2b3a      	cmp	r3, #58	; 0x3a
 81276f6:	bf08      	it	eq
 81276f8:	3401      	addeq	r4, #1
 81276fa:	ae0a      	add	r6, sp, #40	; 0x28
 81276fc:	4633      	mov	r3, r6
 81276fe:	4620      	mov	r0, r4
 8127700:	f7ff f822 	bl	8126748 <siscanf>
 8127704:	2800      	cmp	r0, #0
 8127706:	dddf      	ble.n	81276c8 <_tzset_unlocked_r+0x34>
 8127708:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 812770a:	18e7      	adds	r7, r4, r3
 812770c:	5ce3      	ldrb	r3, [r4, r3]
 812770e:	2b2d      	cmp	r3, #45	; 0x2d
 8127710:	d14c      	bne.n	81277ac <_tzset_unlocked_r+0x118>
 8127712:	3701      	adds	r7, #1
 8127714:	f04f 38ff 	mov.w	r8, #4294967295
 8127718:	f10d 0a20 	add.w	sl, sp, #32
 812771c:	f10d 0b1e 	add.w	fp, sp, #30
 8127720:	2400      	movs	r4, #0
 8127722:	e9cd 6a01 	strd	r6, sl, [sp, #4]
 8127726:	4997      	ldr	r1, [pc, #604]	; (8127984 <_tzset_unlocked_r+0x2f0>)
 8127728:	9603      	str	r6, [sp, #12]
 812772a:	f8cd b000 	str.w	fp, [sp]
 812772e:	4633      	mov	r3, r6
 8127730:	aa07      	add	r2, sp, #28
 8127732:	4638      	mov	r0, r7
 8127734:	f8ad 401e 	strh.w	r4, [sp, #30]
 8127738:	f8ad 4020 	strh.w	r4, [sp, #32]
 812773c:	f7ff f804 	bl	8126748 <siscanf>
 8127740:	42a0      	cmp	r0, r4
 8127742:	ddc1      	ble.n	81276c8 <_tzset_unlocked_r+0x34>
 8127744:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 8127748:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 812774c:	f8df 9240 	ldr.w	r9, [pc, #576]	; 8127990 <_tzset_unlocked_r+0x2fc>
 8127750:	213c      	movs	r1, #60	; 0x3c
 8127752:	fb01 3302 	mla	r3, r1, r2, r3
 8127756:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 812775a:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 812775e:	fb01 3302 	mla	r3, r1, r2, r3
 8127762:	fb08 f303 	mul.w	r3, r8, r3
 8127766:	f8df 8210 	ldr.w	r8, [pc, #528]	; 8127978 <_tzset_unlocked_r+0x2e4>
 812776a:	62ab      	str	r3, [r5, #40]	; 0x28
 812776c:	4b83      	ldr	r3, [pc, #524]	; (812797c <_tzset_unlocked_r+0x2e8>)
 812776e:	f8c8 3000 	str.w	r3, [r8]
 8127772:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8127774:	4982      	ldr	r1, [pc, #520]	; (8127980 <_tzset_unlocked_r+0x2ec>)
 8127776:	441f      	add	r7, r3
 8127778:	464a      	mov	r2, r9
 812777a:	4633      	mov	r3, r6
 812777c:	4638      	mov	r0, r7
 812777e:	f7fe ffe3 	bl	8126748 <siscanf>
 8127782:	42a0      	cmp	r0, r4
 8127784:	dc18      	bgt.n	81277b8 <_tzset_unlocked_r+0x124>
 8127786:	f8d8 3000 	ldr.w	r3, [r8]
 812778a:	f8c8 3004 	str.w	r3, [r8, #4]
 812778e:	4b77      	ldr	r3, [pc, #476]	; (812796c <_tzset_unlocked_r+0x2d8>)
 8127790:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 8127792:	601a      	str	r2, [r3, #0]
 8127794:	4b77      	ldr	r3, [pc, #476]	; (8127974 <_tzset_unlocked_r+0x2e0>)
 8127796:	601c      	str	r4, [r3, #0]
 8127798:	e796      	b.n	81276c8 <_tzset_unlocked_r+0x34>
 812779a:	f7d8 fd51 	bl	8100240 <strcmp>
 812779e:	2800      	cmp	r0, #0
 81277a0:	d198      	bne.n	81276d4 <_tzset_unlocked_r+0x40>
 81277a2:	e791      	b.n	81276c8 <_tzset_unlocked_r+0x34>
 81277a4:	4621      	mov	r1, r4
 81277a6:	f7ff f856 	bl	8126856 <strcpy>
 81277aa:	e7a0      	b.n	81276ee <_tzset_unlocked_r+0x5a>
 81277ac:	2b2b      	cmp	r3, #43	; 0x2b
 81277ae:	bf08      	it	eq
 81277b0:	3701      	addeq	r7, #1
 81277b2:	f04f 0801 	mov.w	r8, #1
 81277b6:	e7af      	b.n	8127718 <_tzset_unlocked_r+0x84>
 81277b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 81277ba:	f8c8 9004 	str.w	r9, [r8, #4]
 81277be:	18fc      	adds	r4, r7, r3
 81277c0:	5cfb      	ldrb	r3, [r7, r3]
 81277c2:	2b2d      	cmp	r3, #45	; 0x2d
 81277c4:	f040 808b 	bne.w	81278de <_tzset_unlocked_r+0x24a>
 81277c8:	3401      	adds	r4, #1
 81277ca:	f04f 37ff 	mov.w	r7, #4294967295
 81277ce:	2300      	movs	r3, #0
 81277d0:	f8ad 301c 	strh.w	r3, [sp, #28]
 81277d4:	f8ad 301e 	strh.w	r3, [sp, #30]
 81277d8:	f8ad 3020 	strh.w	r3, [sp, #32]
 81277dc:	930a      	str	r3, [sp, #40]	; 0x28
 81277de:	e9cd a602 	strd	sl, r6, [sp, #8]
 81277e2:	e9cd b600 	strd	fp, r6, [sp]
 81277e6:	4967      	ldr	r1, [pc, #412]	; (8127984 <_tzset_unlocked_r+0x2f0>)
 81277e8:	4633      	mov	r3, r6
 81277ea:	aa07      	add	r2, sp, #28
 81277ec:	4620      	mov	r0, r4
 81277ee:	f7fe ffab 	bl	8126748 <siscanf>
 81277f2:	2800      	cmp	r0, #0
 81277f4:	dc78      	bgt.n	81278e8 <_tzset_unlocked_r+0x254>
 81277f6:	6aab      	ldr	r3, [r5, #40]	; 0x28
 81277f8:	f5a3 6361 	sub.w	r3, r3, #3600	; 0xe10
 81277fc:	652b      	str	r3, [r5, #80]	; 0x50
 81277fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8127800:	462f      	mov	r7, r5
 8127802:	441c      	add	r4, r3
 8127804:	f04f 0900 	mov.w	r9, #0
 8127808:	7823      	ldrb	r3, [r4, #0]
 812780a:	2b2c      	cmp	r3, #44	; 0x2c
 812780c:	bf08      	it	eq
 812780e:	3401      	addeq	r4, #1
 8127810:	f894 8000 	ldrb.w	r8, [r4]
 8127814:	f1b8 0f4d 	cmp.w	r8, #77	; 0x4d
 8127818:	d178      	bne.n	812790c <_tzset_unlocked_r+0x278>
 812781a:	f10d 0326 	add.w	r3, sp, #38	; 0x26
 812781e:	e9cd 6301 	strd	r6, r3, [sp, #4]
 8127822:	ab09      	add	r3, sp, #36	; 0x24
 8127824:	9300      	str	r3, [sp, #0]
 8127826:	4958      	ldr	r1, [pc, #352]	; (8127988 <_tzset_unlocked_r+0x2f4>)
 8127828:	9603      	str	r6, [sp, #12]
 812782a:	4633      	mov	r3, r6
 812782c:	f10d 0222 	add.w	r2, sp, #34	; 0x22
 8127830:	4620      	mov	r0, r4
 8127832:	f7fe ff89 	bl	8126748 <siscanf>
 8127836:	2803      	cmp	r0, #3
 8127838:	f47f af46 	bne.w	81276c8 <_tzset_unlocked_r+0x34>
 812783c:	f8bd 1022 	ldrh.w	r1, [sp, #34]	; 0x22
 8127840:	1e4b      	subs	r3, r1, #1
 8127842:	2b0b      	cmp	r3, #11
 8127844:	f63f af40 	bhi.w	81276c8 <_tzset_unlocked_r+0x34>
 8127848:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
 812784c:	1e53      	subs	r3, r2, #1
 812784e:	2b04      	cmp	r3, #4
 8127850:	f63f af3a 	bhi.w	81276c8 <_tzset_unlocked_r+0x34>
 8127854:	f8bd 3026 	ldrh.w	r3, [sp, #38]	; 0x26
 8127858:	2b06      	cmp	r3, #6
 812785a:	f63f af35 	bhi.w	81276c8 <_tzset_unlocked_r+0x34>
 812785e:	e9c7 1203 	strd	r1, r2, [r7, #12]
 8127862:	f887 8008 	strb.w	r8, [r7, #8]
 8127866:	617b      	str	r3, [r7, #20]
 8127868:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 812786a:	eb04 0803 	add.w	r8, r4, r3
 812786e:	2302      	movs	r3, #2
 8127870:	f8ad 301c 	strh.w	r3, [sp, #28]
 8127874:	2300      	movs	r3, #0
 8127876:	f8ad 301e 	strh.w	r3, [sp, #30]
 812787a:	f8ad 3020 	strh.w	r3, [sp, #32]
 812787e:	930a      	str	r3, [sp, #40]	; 0x28
 8127880:	f898 3000 	ldrb.w	r3, [r8]
 8127884:	2b2f      	cmp	r3, #47	; 0x2f
 8127886:	d109      	bne.n	812789c <_tzset_unlocked_r+0x208>
 8127888:	e9cd a602 	strd	sl, r6, [sp, #8]
 812788c:	e9cd b600 	strd	fp, r6, [sp]
 8127890:	493e      	ldr	r1, [pc, #248]	; (812798c <_tzset_unlocked_r+0x2f8>)
 8127892:	4633      	mov	r3, r6
 8127894:	aa07      	add	r2, sp, #28
 8127896:	4640      	mov	r0, r8
 8127898:	f7fe ff56 	bl	8126748 <siscanf>
 812789c:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 81278a0:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 81278a4:	213c      	movs	r1, #60	; 0x3c
 81278a6:	fb01 3302 	mla	r3, r1, r2, r3
 81278aa:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 81278ae:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 81278b2:	fb01 3302 	mla	r3, r1, r2, r3
 81278b6:	61bb      	str	r3, [r7, #24]
 81278b8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 81278ba:	3728      	adds	r7, #40	; 0x28
 81278bc:	4444      	add	r4, r8
 81278be:	f1b9 0f00 	cmp.w	r9, #0
 81278c2:	d020      	beq.n	8127906 <_tzset_unlocked_r+0x272>
 81278c4:	6868      	ldr	r0, [r5, #4]
 81278c6:	f7ff fe29 	bl	812751c <__tzcalc_limits>
 81278ca:	4b28      	ldr	r3, [pc, #160]	; (812796c <_tzset_unlocked_r+0x2d8>)
 81278cc:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 81278ce:	601a      	str	r2, [r3, #0]
 81278d0:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 81278d2:	1a9b      	subs	r3, r3, r2
 81278d4:	4a27      	ldr	r2, [pc, #156]	; (8127974 <_tzset_unlocked_r+0x2e0>)
 81278d6:	bf18      	it	ne
 81278d8:	2301      	movne	r3, #1
 81278da:	6013      	str	r3, [r2, #0]
 81278dc:	e6f4      	b.n	81276c8 <_tzset_unlocked_r+0x34>
 81278de:	2b2b      	cmp	r3, #43	; 0x2b
 81278e0:	bf08      	it	eq
 81278e2:	3401      	addeq	r4, #1
 81278e4:	2701      	movs	r7, #1
 81278e6:	e772      	b.n	81277ce <_tzset_unlocked_r+0x13a>
 81278e8:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 81278ec:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 81278f0:	213c      	movs	r1, #60	; 0x3c
 81278f2:	fb01 3302 	mla	r3, r1, r2, r3
 81278f6:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 81278fa:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 81278fe:	fb01 3302 	mla	r3, r1, r2, r3
 8127902:	437b      	muls	r3, r7
 8127904:	e77a      	b.n	81277fc <_tzset_unlocked_r+0x168>
 8127906:	f04f 0901 	mov.w	r9, #1
 812790a:	e77d      	b.n	8127808 <_tzset_unlocked_r+0x174>
 812790c:	f1b8 0f4a 	cmp.w	r8, #74	; 0x4a
 8127910:	bf06      	itte	eq
 8127912:	3401      	addeq	r4, #1
 8127914:	4643      	moveq	r3, r8
 8127916:	2344      	movne	r3, #68	; 0x44
 8127918:	220a      	movs	r2, #10
 812791a:	a90b      	add	r1, sp, #44	; 0x2c
 812791c:	4620      	mov	r0, r4
 812791e:	9305      	str	r3, [sp, #20]
 8127920:	f7ff fdf2 	bl	8127508 <strtoul>
 8127924:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 8127928:	9b05      	ldr	r3, [sp, #20]
 812792a:	f8ad 0026 	strh.w	r0, [sp, #38]	; 0x26
 812792e:	45a0      	cmp	r8, r4
 8127930:	d114      	bne.n	812795c <_tzset_unlocked_r+0x2c8>
 8127932:	234d      	movs	r3, #77	; 0x4d
 8127934:	f1b9 0f00 	cmp.w	r9, #0
 8127938:	d107      	bne.n	812794a <_tzset_unlocked_r+0x2b6>
 812793a:	722b      	strb	r3, [r5, #8]
 812793c:	2103      	movs	r1, #3
 812793e:	2302      	movs	r3, #2
 8127940:	e9c5 1303 	strd	r1, r3, [r5, #12]
 8127944:	f8c5 9014 	str.w	r9, [r5, #20]
 8127948:	e791      	b.n	812786e <_tzset_unlocked_r+0x1da>
 812794a:	f885 3030 	strb.w	r3, [r5, #48]	; 0x30
 812794e:	220b      	movs	r2, #11
 8127950:	2301      	movs	r3, #1
 8127952:	e9c5 230d 	strd	r2, r3, [r5, #52]	; 0x34
 8127956:	2300      	movs	r3, #0
 8127958:	63eb      	str	r3, [r5, #60]	; 0x3c
 812795a:	e788      	b.n	812786e <_tzset_unlocked_r+0x1da>
 812795c:	b280      	uxth	r0, r0
 812795e:	723b      	strb	r3, [r7, #8]
 8127960:	6178      	str	r0, [r7, #20]
 8127962:	e784      	b.n	812786e <_tzset_unlocked_r+0x1da>
 8127964:	0814762c 	.word	0x0814762c
 8127968:	200300f0 	.word	0x200300f0
 812796c:	200300f8 	.word	0x200300f8
 8127970:	0814762f 	.word	0x0814762f
 8127974:	200300f4 	.word	0x200300f4
 8127978:	20000508 	.word	0x20000508
 812797c:	200300e3 	.word	0x200300e3
 8127980:	08147633 	.word	0x08147633
 8127984:	08147656 	.word	0x08147656
 8127988:	08147642 	.word	0x08147642
 812798c:	08147655 	.word	0x08147655
 8127990:	200300d8 	.word	0x200300d8

08127994 <__swbuf_r>:
 8127994:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8127996:	460e      	mov	r6, r1
 8127998:	4614      	mov	r4, r2
 812799a:	4605      	mov	r5, r0
 812799c:	b118      	cbz	r0, 81279a6 <__swbuf_r+0x12>
 812799e:	6983      	ldr	r3, [r0, #24]
 81279a0:	b90b      	cbnz	r3, 81279a6 <__swbuf_r+0x12>
 81279a2:	f7fd fb07 	bl	8124fb4 <__sinit>
 81279a6:	4b21      	ldr	r3, [pc, #132]	; (8127a2c <__swbuf_r+0x98>)
 81279a8:	429c      	cmp	r4, r3
 81279aa:	d12b      	bne.n	8127a04 <__swbuf_r+0x70>
 81279ac:	686c      	ldr	r4, [r5, #4]
 81279ae:	69a3      	ldr	r3, [r4, #24]
 81279b0:	60a3      	str	r3, [r4, #8]
 81279b2:	89a3      	ldrh	r3, [r4, #12]
 81279b4:	071a      	lsls	r2, r3, #28
 81279b6:	d52f      	bpl.n	8127a18 <__swbuf_r+0x84>
 81279b8:	6923      	ldr	r3, [r4, #16]
 81279ba:	b36b      	cbz	r3, 8127a18 <__swbuf_r+0x84>
 81279bc:	6923      	ldr	r3, [r4, #16]
 81279be:	6820      	ldr	r0, [r4, #0]
 81279c0:	1ac0      	subs	r0, r0, r3
 81279c2:	6963      	ldr	r3, [r4, #20]
 81279c4:	b2f6      	uxtb	r6, r6
 81279c6:	4283      	cmp	r3, r0
 81279c8:	4637      	mov	r7, r6
 81279ca:	dc04      	bgt.n	81279d6 <__swbuf_r+0x42>
 81279cc:	4621      	mov	r1, r4
 81279ce:	4628      	mov	r0, r5
 81279d0:	f000 ffc8 	bl	8128964 <_fflush_r>
 81279d4:	bb30      	cbnz	r0, 8127a24 <__swbuf_r+0x90>
 81279d6:	68a3      	ldr	r3, [r4, #8]
 81279d8:	3b01      	subs	r3, #1
 81279da:	60a3      	str	r3, [r4, #8]
 81279dc:	6823      	ldr	r3, [r4, #0]
 81279de:	1c5a      	adds	r2, r3, #1
 81279e0:	6022      	str	r2, [r4, #0]
 81279e2:	701e      	strb	r6, [r3, #0]
 81279e4:	6963      	ldr	r3, [r4, #20]
 81279e6:	3001      	adds	r0, #1
 81279e8:	4283      	cmp	r3, r0
 81279ea:	d004      	beq.n	81279f6 <__swbuf_r+0x62>
 81279ec:	89a3      	ldrh	r3, [r4, #12]
 81279ee:	07db      	lsls	r3, r3, #31
 81279f0:	d506      	bpl.n	8127a00 <__swbuf_r+0x6c>
 81279f2:	2e0a      	cmp	r6, #10
 81279f4:	d104      	bne.n	8127a00 <__swbuf_r+0x6c>
 81279f6:	4621      	mov	r1, r4
 81279f8:	4628      	mov	r0, r5
 81279fa:	f000 ffb3 	bl	8128964 <_fflush_r>
 81279fe:	b988      	cbnz	r0, 8127a24 <__swbuf_r+0x90>
 8127a00:	4638      	mov	r0, r7
 8127a02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8127a04:	4b0a      	ldr	r3, [pc, #40]	; (8127a30 <__swbuf_r+0x9c>)
 8127a06:	429c      	cmp	r4, r3
 8127a08:	d101      	bne.n	8127a0e <__swbuf_r+0x7a>
 8127a0a:	68ac      	ldr	r4, [r5, #8]
 8127a0c:	e7cf      	b.n	81279ae <__swbuf_r+0x1a>
 8127a0e:	4b09      	ldr	r3, [pc, #36]	; (8127a34 <__swbuf_r+0xa0>)
 8127a10:	429c      	cmp	r4, r3
 8127a12:	bf08      	it	eq
 8127a14:	68ec      	ldreq	r4, [r5, #12]
 8127a16:	e7ca      	b.n	81279ae <__swbuf_r+0x1a>
 8127a18:	4621      	mov	r1, r4
 8127a1a:	4628      	mov	r0, r5
 8127a1c:	f000 f81e 	bl	8127a5c <__swsetup_r>
 8127a20:	2800      	cmp	r0, #0
 8127a22:	d0cb      	beq.n	81279bc <__swbuf_r+0x28>
 8127a24:	f04f 37ff 	mov.w	r7, #4294967295
 8127a28:	e7ea      	b.n	8127a00 <__swbuf_r+0x6c>
 8127a2a:	bf00      	nop
 8127a2c:	081471a4 	.word	0x081471a4
 8127a30:	081471c4 	.word	0x081471c4
 8127a34:	08147184 	.word	0x08147184

08127a38 <_write_r>:
 8127a38:	b538      	push	{r3, r4, r5, lr}
 8127a3a:	4d07      	ldr	r5, [pc, #28]	; (8127a58 <_write_r+0x20>)
 8127a3c:	4604      	mov	r4, r0
 8127a3e:	4608      	mov	r0, r1
 8127a40:	4611      	mov	r1, r2
 8127a42:	2200      	movs	r2, #0
 8127a44:	602a      	str	r2, [r5, #0]
 8127a46:	461a      	mov	r2, r3
 8127a48:	f7dc f8da 	bl	8103c00 <_write>
 8127a4c:	1c43      	adds	r3, r0, #1
 8127a4e:	d102      	bne.n	8127a56 <_write_r+0x1e>
 8127a50:	682b      	ldr	r3, [r5, #0]
 8127a52:	b103      	cbz	r3, 8127a56 <_write_r+0x1e>
 8127a54:	6023      	str	r3, [r4, #0]
 8127a56:	bd38      	pop	{r3, r4, r5, pc}
 8127a58:	200300d4 	.word	0x200300d4

08127a5c <__swsetup_r>:
 8127a5c:	4b32      	ldr	r3, [pc, #200]	; (8127b28 <__swsetup_r+0xcc>)
 8127a5e:	b570      	push	{r4, r5, r6, lr}
 8127a60:	681d      	ldr	r5, [r3, #0]
 8127a62:	4606      	mov	r6, r0
 8127a64:	460c      	mov	r4, r1
 8127a66:	b125      	cbz	r5, 8127a72 <__swsetup_r+0x16>
 8127a68:	69ab      	ldr	r3, [r5, #24]
 8127a6a:	b913      	cbnz	r3, 8127a72 <__swsetup_r+0x16>
 8127a6c:	4628      	mov	r0, r5
 8127a6e:	f7fd faa1 	bl	8124fb4 <__sinit>
 8127a72:	4b2e      	ldr	r3, [pc, #184]	; (8127b2c <__swsetup_r+0xd0>)
 8127a74:	429c      	cmp	r4, r3
 8127a76:	d10f      	bne.n	8127a98 <__swsetup_r+0x3c>
 8127a78:	686c      	ldr	r4, [r5, #4]
 8127a7a:	89a3      	ldrh	r3, [r4, #12]
 8127a7c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8127a80:	0719      	lsls	r1, r3, #28
 8127a82:	d42c      	bmi.n	8127ade <__swsetup_r+0x82>
 8127a84:	06dd      	lsls	r5, r3, #27
 8127a86:	d411      	bmi.n	8127aac <__swsetup_r+0x50>
 8127a88:	2309      	movs	r3, #9
 8127a8a:	6033      	str	r3, [r6, #0]
 8127a8c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8127a90:	81a3      	strh	r3, [r4, #12]
 8127a92:	f04f 30ff 	mov.w	r0, #4294967295
 8127a96:	e03e      	b.n	8127b16 <__swsetup_r+0xba>
 8127a98:	4b25      	ldr	r3, [pc, #148]	; (8127b30 <__swsetup_r+0xd4>)
 8127a9a:	429c      	cmp	r4, r3
 8127a9c:	d101      	bne.n	8127aa2 <__swsetup_r+0x46>
 8127a9e:	68ac      	ldr	r4, [r5, #8]
 8127aa0:	e7eb      	b.n	8127a7a <__swsetup_r+0x1e>
 8127aa2:	4b24      	ldr	r3, [pc, #144]	; (8127b34 <__swsetup_r+0xd8>)
 8127aa4:	429c      	cmp	r4, r3
 8127aa6:	bf08      	it	eq
 8127aa8:	68ec      	ldreq	r4, [r5, #12]
 8127aaa:	e7e6      	b.n	8127a7a <__swsetup_r+0x1e>
 8127aac:	0758      	lsls	r0, r3, #29
 8127aae:	d512      	bpl.n	8127ad6 <__swsetup_r+0x7a>
 8127ab0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8127ab2:	b141      	cbz	r1, 8127ac6 <__swsetup_r+0x6a>
 8127ab4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8127ab8:	4299      	cmp	r1, r3
 8127aba:	d002      	beq.n	8127ac2 <__swsetup_r+0x66>
 8127abc:	4630      	mov	r0, r6
 8127abe:	f7fd ff15 	bl	81258ec <_free_r>
 8127ac2:	2300      	movs	r3, #0
 8127ac4:	6363      	str	r3, [r4, #52]	; 0x34
 8127ac6:	89a3      	ldrh	r3, [r4, #12]
 8127ac8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8127acc:	81a3      	strh	r3, [r4, #12]
 8127ace:	2300      	movs	r3, #0
 8127ad0:	6063      	str	r3, [r4, #4]
 8127ad2:	6923      	ldr	r3, [r4, #16]
 8127ad4:	6023      	str	r3, [r4, #0]
 8127ad6:	89a3      	ldrh	r3, [r4, #12]
 8127ad8:	f043 0308 	orr.w	r3, r3, #8
 8127adc:	81a3      	strh	r3, [r4, #12]
 8127ade:	6923      	ldr	r3, [r4, #16]
 8127ae0:	b94b      	cbnz	r3, 8127af6 <__swsetup_r+0x9a>
 8127ae2:	89a3      	ldrh	r3, [r4, #12]
 8127ae4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8127ae8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8127aec:	d003      	beq.n	8127af6 <__swsetup_r+0x9a>
 8127aee:	4621      	mov	r1, r4
 8127af0:	4630      	mov	r0, r6
 8127af2:	f001 f8b9 	bl	8128c68 <__smakebuf_r>
 8127af6:	89a0      	ldrh	r0, [r4, #12]
 8127af8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8127afc:	f010 0301 	ands.w	r3, r0, #1
 8127b00:	d00a      	beq.n	8127b18 <__swsetup_r+0xbc>
 8127b02:	2300      	movs	r3, #0
 8127b04:	60a3      	str	r3, [r4, #8]
 8127b06:	6963      	ldr	r3, [r4, #20]
 8127b08:	425b      	negs	r3, r3
 8127b0a:	61a3      	str	r3, [r4, #24]
 8127b0c:	6923      	ldr	r3, [r4, #16]
 8127b0e:	b943      	cbnz	r3, 8127b22 <__swsetup_r+0xc6>
 8127b10:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8127b14:	d1ba      	bne.n	8127a8c <__swsetup_r+0x30>
 8127b16:	bd70      	pop	{r4, r5, r6, pc}
 8127b18:	0781      	lsls	r1, r0, #30
 8127b1a:	bf58      	it	pl
 8127b1c:	6963      	ldrpl	r3, [r4, #20]
 8127b1e:	60a3      	str	r3, [r4, #8]
 8127b20:	e7f4      	b.n	8127b0c <__swsetup_r+0xb0>
 8127b22:	2000      	movs	r0, #0
 8127b24:	e7f7      	b.n	8127b16 <__swsetup_r+0xba>
 8127b26:	bf00      	nop
 8127b28:	200004a4 	.word	0x200004a4
 8127b2c:	081471a4 	.word	0x081471a4
 8127b30:	081471c4 	.word	0x081471c4
 8127b34:	08147184 	.word	0x08147184

08127b38 <abs>:
 8127b38:	2800      	cmp	r0, #0
 8127b3a:	bfb8      	it	lt
 8127b3c:	4240      	neglt	r0, r0
 8127b3e:	4770      	bx	lr

08127b40 <asctime>:
 8127b40:	4b0d      	ldr	r3, [pc, #52]	; (8127b78 <asctime+0x38>)
 8127b42:	b570      	push	{r4, r5, r6, lr}
 8127b44:	681d      	ldr	r5, [r3, #0]
 8127b46:	6c2e      	ldr	r6, [r5, #64]	; 0x40
 8127b48:	4604      	mov	r4, r0
 8127b4a:	b976      	cbnz	r6, 8127b6a <asctime+0x2a>
 8127b4c:	201a      	movs	r0, #26
 8127b4e:	f7fd fc0b 	bl	8125368 <malloc>
 8127b52:	4602      	mov	r2, r0
 8127b54:	6428      	str	r0, [r5, #64]	; 0x40
 8127b56:	b920      	cbnz	r0, 8127b62 <asctime+0x22>
 8127b58:	4b08      	ldr	r3, [pc, #32]	; (8127b7c <asctime+0x3c>)
 8127b5a:	4809      	ldr	r0, [pc, #36]	; (8127b80 <asctime+0x40>)
 8127b5c:	2137      	movs	r1, #55	; 0x37
 8127b5e:	f000 f837 	bl	8127bd0 <__assert_func>
 8127b62:	221a      	movs	r2, #26
 8127b64:	4631      	mov	r1, r6
 8127b66:	f7fd fc47 	bl	81253f8 <memset>
 8127b6a:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8127b6c:	4620      	mov	r0, r4
 8127b6e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8127b72:	f000 b807 	b.w	8127b84 <asctime_r>
 8127b76:	bf00      	nop
 8127b78:	200004a4 	.word	0x200004a4
 8127b7c:	081471e8 	.word	0x081471e8
 8127b80:	08147668 	.word	0x08147668

08127b84 <asctime_r>:
 8127b84:	b510      	push	{r4, lr}
 8127b86:	460c      	mov	r4, r1
 8127b88:	6941      	ldr	r1, [r0, #20]
 8127b8a:	6903      	ldr	r3, [r0, #16]
 8127b8c:	6982      	ldr	r2, [r0, #24]
 8127b8e:	b086      	sub	sp, #24
 8127b90:	f201 716c 	addw	r1, r1, #1900	; 0x76c
 8127b94:	9104      	str	r1, [sp, #16]
 8127b96:	6801      	ldr	r1, [r0, #0]
 8127b98:	9103      	str	r1, [sp, #12]
 8127b9a:	6841      	ldr	r1, [r0, #4]
 8127b9c:	9102      	str	r1, [sp, #8]
 8127b9e:	6881      	ldr	r1, [r0, #8]
 8127ba0:	9101      	str	r1, [sp, #4]
 8127ba2:	68c1      	ldr	r1, [r0, #12]
 8127ba4:	9100      	str	r1, [sp, #0]
 8127ba6:	4907      	ldr	r1, [pc, #28]	; (8127bc4 <asctime_r+0x40>)
 8127ba8:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8127bac:	440b      	add	r3, r1
 8127bae:	4906      	ldr	r1, [pc, #24]	; (8127bc8 <asctime_r+0x44>)
 8127bb0:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8127bb4:	440a      	add	r2, r1
 8127bb6:	4620      	mov	r0, r4
 8127bb8:	4904      	ldr	r1, [pc, #16]	; (8127bcc <asctime_r+0x48>)
 8127bba:	f7fe fda5 	bl	8126708 <siprintf>
 8127bbe:	4620      	mov	r0, r4
 8127bc0:	b006      	add	sp, #24
 8127bc2:	bd10      	pop	{r4, pc}
 8127bc4:	081476f9 	.word	0x081476f9
 8127bc8:	081476e4 	.word	0x081476e4
 8127bcc:	081476c4 	.word	0x081476c4

08127bd0 <__assert_func>:
 8127bd0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8127bd2:	4614      	mov	r4, r2
 8127bd4:	461a      	mov	r2, r3
 8127bd6:	4b09      	ldr	r3, [pc, #36]	; (8127bfc <__assert_func+0x2c>)
 8127bd8:	681b      	ldr	r3, [r3, #0]
 8127bda:	4605      	mov	r5, r0
 8127bdc:	68d8      	ldr	r0, [r3, #12]
 8127bde:	b14c      	cbz	r4, 8127bf4 <__assert_func+0x24>
 8127be0:	4b07      	ldr	r3, [pc, #28]	; (8127c00 <__assert_func+0x30>)
 8127be2:	9100      	str	r1, [sp, #0]
 8127be4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8127be8:	4906      	ldr	r1, [pc, #24]	; (8127c04 <__assert_func+0x34>)
 8127bea:	462b      	mov	r3, r5
 8127bec:	f000 fef6 	bl	81289dc <fiprintf>
 8127bf0:	f002 faf0 	bl	812a1d4 <abort>
 8127bf4:	4b04      	ldr	r3, [pc, #16]	; (8127c08 <__assert_func+0x38>)
 8127bf6:	461c      	mov	r4, r3
 8127bf8:	e7f3      	b.n	8127be2 <__assert_func+0x12>
 8127bfa:	bf00      	nop
 8127bfc:	200004a4 	.word	0x200004a4
 8127c00:	0814771d 	.word	0x0814771d
 8127c04:	0814772a 	.word	0x0814772a
 8127c08:	081476e3 	.word	0x081476e3

08127c0c <_close_r>:
 8127c0c:	b538      	push	{r3, r4, r5, lr}
 8127c0e:	4d06      	ldr	r5, [pc, #24]	; (8127c28 <_close_r+0x1c>)
 8127c10:	2300      	movs	r3, #0
 8127c12:	4604      	mov	r4, r0
 8127c14:	4608      	mov	r0, r1
 8127c16:	602b      	str	r3, [r5, #0]
 8127c18:	f7e0 fb28 	bl	810826c <_close>
 8127c1c:	1c43      	adds	r3, r0, #1
 8127c1e:	d102      	bne.n	8127c26 <_close_r+0x1a>
 8127c20:	682b      	ldr	r3, [r5, #0]
 8127c22:	b103      	cbz	r3, 8127c26 <_close_r+0x1a>
 8127c24:	6023      	str	r3, [r4, #0]
 8127c26:	bd38      	pop	{r3, r4, r5, pc}
 8127c28:	200300d4 	.word	0x200300d4

08127c2c <div>:
 8127c2c:	2900      	cmp	r1, #0
 8127c2e:	b510      	push	{r4, lr}
 8127c30:	fb91 f4f2 	sdiv	r4, r1, r2
 8127c34:	fb02 1314 	mls	r3, r2, r4, r1
 8127c38:	db06      	blt.n	8127c48 <div+0x1c>
 8127c3a:	2b00      	cmp	r3, #0
 8127c3c:	da01      	bge.n	8127c42 <div+0x16>
 8127c3e:	3401      	adds	r4, #1
 8127c40:	1a9b      	subs	r3, r3, r2
 8127c42:	e9c0 4300 	strd	r4, r3, [r0]
 8127c46:	bd10      	pop	{r4, pc}
 8127c48:	2b00      	cmp	r3, #0
 8127c4a:	bfc4      	itt	gt
 8127c4c:	f104 34ff 	addgt.w	r4, r4, #4294967295
 8127c50:	189b      	addgt	r3, r3, r2
 8127c52:	e7f6      	b.n	8127c42 <div+0x16>

08127c54 <quorem>:
 8127c54:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8127c58:	6903      	ldr	r3, [r0, #16]
 8127c5a:	690c      	ldr	r4, [r1, #16]
 8127c5c:	42a3      	cmp	r3, r4
 8127c5e:	4607      	mov	r7, r0
 8127c60:	f2c0 8081 	blt.w	8127d66 <quorem+0x112>
 8127c64:	3c01      	subs	r4, #1
 8127c66:	f101 0814 	add.w	r8, r1, #20
 8127c6a:	f100 0514 	add.w	r5, r0, #20
 8127c6e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8127c72:	9301      	str	r3, [sp, #4]
 8127c74:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8127c78:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8127c7c:	3301      	adds	r3, #1
 8127c7e:	429a      	cmp	r2, r3
 8127c80:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8127c84:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8127c88:	fbb2 f6f3 	udiv	r6, r2, r3
 8127c8c:	d331      	bcc.n	8127cf2 <quorem+0x9e>
 8127c8e:	f04f 0e00 	mov.w	lr, #0
 8127c92:	4640      	mov	r0, r8
 8127c94:	46ac      	mov	ip, r5
 8127c96:	46f2      	mov	sl, lr
 8127c98:	f850 2b04 	ldr.w	r2, [r0], #4
 8127c9c:	b293      	uxth	r3, r2
 8127c9e:	fb06 e303 	mla	r3, r6, r3, lr
 8127ca2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8127ca6:	b29b      	uxth	r3, r3
 8127ca8:	ebaa 0303 	sub.w	r3, sl, r3
 8127cac:	f8dc a000 	ldr.w	sl, [ip]
 8127cb0:	0c12      	lsrs	r2, r2, #16
 8127cb2:	fa13 f38a 	uxtah	r3, r3, sl
 8127cb6:	fb06 e202 	mla	r2, r6, r2, lr
 8127cba:	9300      	str	r3, [sp, #0]
 8127cbc:	9b00      	ldr	r3, [sp, #0]
 8127cbe:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8127cc2:	b292      	uxth	r2, r2
 8127cc4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8127cc8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8127ccc:	f8bd 3000 	ldrh.w	r3, [sp]
 8127cd0:	4581      	cmp	r9, r0
 8127cd2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8127cd6:	f84c 3b04 	str.w	r3, [ip], #4
 8127cda:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8127cde:	d2db      	bcs.n	8127c98 <quorem+0x44>
 8127ce0:	f855 300b 	ldr.w	r3, [r5, fp]
 8127ce4:	b92b      	cbnz	r3, 8127cf2 <quorem+0x9e>
 8127ce6:	9b01      	ldr	r3, [sp, #4]
 8127ce8:	3b04      	subs	r3, #4
 8127cea:	429d      	cmp	r5, r3
 8127cec:	461a      	mov	r2, r3
 8127cee:	d32e      	bcc.n	8127d4e <quorem+0xfa>
 8127cf0:	613c      	str	r4, [r7, #16]
 8127cf2:	4638      	mov	r0, r7
 8127cf4:	f001 fa86 	bl	8129204 <__mcmp>
 8127cf8:	2800      	cmp	r0, #0
 8127cfa:	db24      	blt.n	8127d46 <quorem+0xf2>
 8127cfc:	3601      	adds	r6, #1
 8127cfe:	4628      	mov	r0, r5
 8127d00:	f04f 0c00 	mov.w	ip, #0
 8127d04:	f858 2b04 	ldr.w	r2, [r8], #4
 8127d08:	f8d0 e000 	ldr.w	lr, [r0]
 8127d0c:	b293      	uxth	r3, r2
 8127d0e:	ebac 0303 	sub.w	r3, ip, r3
 8127d12:	0c12      	lsrs	r2, r2, #16
 8127d14:	fa13 f38e 	uxtah	r3, r3, lr
 8127d18:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8127d1c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8127d20:	b29b      	uxth	r3, r3
 8127d22:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8127d26:	45c1      	cmp	r9, r8
 8127d28:	f840 3b04 	str.w	r3, [r0], #4
 8127d2c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8127d30:	d2e8      	bcs.n	8127d04 <quorem+0xb0>
 8127d32:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8127d36:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8127d3a:	b922      	cbnz	r2, 8127d46 <quorem+0xf2>
 8127d3c:	3b04      	subs	r3, #4
 8127d3e:	429d      	cmp	r5, r3
 8127d40:	461a      	mov	r2, r3
 8127d42:	d30a      	bcc.n	8127d5a <quorem+0x106>
 8127d44:	613c      	str	r4, [r7, #16]
 8127d46:	4630      	mov	r0, r6
 8127d48:	b003      	add	sp, #12
 8127d4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8127d4e:	6812      	ldr	r2, [r2, #0]
 8127d50:	3b04      	subs	r3, #4
 8127d52:	2a00      	cmp	r2, #0
 8127d54:	d1cc      	bne.n	8127cf0 <quorem+0x9c>
 8127d56:	3c01      	subs	r4, #1
 8127d58:	e7c7      	b.n	8127cea <quorem+0x96>
 8127d5a:	6812      	ldr	r2, [r2, #0]
 8127d5c:	3b04      	subs	r3, #4
 8127d5e:	2a00      	cmp	r2, #0
 8127d60:	d1f0      	bne.n	8127d44 <quorem+0xf0>
 8127d62:	3c01      	subs	r4, #1
 8127d64:	e7eb      	b.n	8127d3e <quorem+0xea>
 8127d66:	2000      	movs	r0, #0
 8127d68:	e7ee      	b.n	8127d48 <quorem+0xf4>
 8127d6a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 8127d6e:	Address 0x0000000008127d6e is out of bounds.


08127d70 <_dtoa_r>:
 8127d70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8127d74:	ed2d 8b02 	vpush	{d8}
 8127d78:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8127d7a:	b091      	sub	sp, #68	; 0x44
 8127d7c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8127d80:	ec59 8b10 	vmov	r8, r9, d0
 8127d84:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 8127d86:	9106      	str	r1, [sp, #24]
 8127d88:	4606      	mov	r6, r0
 8127d8a:	9208      	str	r2, [sp, #32]
 8127d8c:	930c      	str	r3, [sp, #48]	; 0x30
 8127d8e:	b975      	cbnz	r5, 8127dae <_dtoa_r+0x3e>
 8127d90:	2010      	movs	r0, #16
 8127d92:	f7fd fae9 	bl	8125368 <malloc>
 8127d96:	4602      	mov	r2, r0
 8127d98:	6270      	str	r0, [r6, #36]	; 0x24
 8127d9a:	b920      	cbnz	r0, 8127da6 <_dtoa_r+0x36>
 8127d9c:	4baa      	ldr	r3, [pc, #680]	; (8128048 <_dtoa_r+0x2d8>)
 8127d9e:	21ea      	movs	r1, #234	; 0xea
 8127da0:	48aa      	ldr	r0, [pc, #680]	; (812804c <_dtoa_r+0x2dc>)
 8127da2:	f7ff ff15 	bl	8127bd0 <__assert_func>
 8127da6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8127daa:	6005      	str	r5, [r0, #0]
 8127dac:	60c5      	str	r5, [r0, #12]
 8127dae:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8127db0:	6819      	ldr	r1, [r3, #0]
 8127db2:	b151      	cbz	r1, 8127dca <_dtoa_r+0x5a>
 8127db4:	685a      	ldr	r2, [r3, #4]
 8127db6:	604a      	str	r2, [r1, #4]
 8127db8:	2301      	movs	r3, #1
 8127dba:	4093      	lsls	r3, r2
 8127dbc:	608b      	str	r3, [r1, #8]
 8127dbe:	4630      	mov	r0, r6
 8127dc0:	f000 ffde 	bl	8128d80 <_Bfree>
 8127dc4:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8127dc6:	2200      	movs	r2, #0
 8127dc8:	601a      	str	r2, [r3, #0]
 8127dca:	f1b9 0300 	subs.w	r3, r9, #0
 8127dce:	bfbb      	ittet	lt
 8127dd0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8127dd4:	9303      	strlt	r3, [sp, #12]
 8127dd6:	2300      	movge	r3, #0
 8127dd8:	2201      	movlt	r2, #1
 8127dda:	bfac      	ite	ge
 8127ddc:	6023      	strge	r3, [r4, #0]
 8127dde:	6022      	strlt	r2, [r4, #0]
 8127de0:	4b9b      	ldr	r3, [pc, #620]	; (8128050 <_dtoa_r+0x2e0>)
 8127de2:	9c03      	ldr	r4, [sp, #12]
 8127de4:	43a3      	bics	r3, r4
 8127de6:	d11c      	bne.n	8127e22 <_dtoa_r+0xb2>
 8127de8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8127dea:	f242 730f 	movw	r3, #9999	; 0x270f
 8127dee:	6013      	str	r3, [r2, #0]
 8127df0:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8127df4:	ea53 0308 	orrs.w	r3, r3, r8
 8127df8:	f000 84fd 	beq.w	81287f6 <_dtoa_r+0xa86>
 8127dfc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8127dfe:	b963      	cbnz	r3, 8127e1a <_dtoa_r+0xaa>
 8127e00:	4b94      	ldr	r3, [pc, #592]	; (8128054 <_dtoa_r+0x2e4>)
 8127e02:	e01f      	b.n	8127e44 <_dtoa_r+0xd4>
 8127e04:	4b94      	ldr	r3, [pc, #592]	; (8128058 <_dtoa_r+0x2e8>)
 8127e06:	9301      	str	r3, [sp, #4]
 8127e08:	3308      	adds	r3, #8
 8127e0a:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8127e0c:	6013      	str	r3, [r2, #0]
 8127e0e:	9801      	ldr	r0, [sp, #4]
 8127e10:	b011      	add	sp, #68	; 0x44
 8127e12:	ecbd 8b02 	vpop	{d8}
 8127e16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8127e1a:	4b8e      	ldr	r3, [pc, #568]	; (8128054 <_dtoa_r+0x2e4>)
 8127e1c:	9301      	str	r3, [sp, #4]
 8127e1e:	3303      	adds	r3, #3
 8127e20:	e7f3      	b.n	8127e0a <_dtoa_r+0x9a>
 8127e22:	ed9d 8b02 	vldr	d8, [sp, #8]
 8127e26:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8127e2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8127e2e:	d10b      	bne.n	8127e48 <_dtoa_r+0xd8>
 8127e30:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8127e32:	2301      	movs	r3, #1
 8127e34:	6013      	str	r3, [r2, #0]
 8127e36:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8127e38:	2b00      	cmp	r3, #0
 8127e3a:	f000 84d9 	beq.w	81287f0 <_dtoa_r+0xa80>
 8127e3e:	4887      	ldr	r0, [pc, #540]	; (812805c <_dtoa_r+0x2ec>)
 8127e40:	6018      	str	r0, [r3, #0]
 8127e42:	1e43      	subs	r3, r0, #1
 8127e44:	9301      	str	r3, [sp, #4]
 8127e46:	e7e2      	b.n	8127e0e <_dtoa_r+0x9e>
 8127e48:	a90f      	add	r1, sp, #60	; 0x3c
 8127e4a:	aa0e      	add	r2, sp, #56	; 0x38
 8127e4c:	4630      	mov	r0, r6
 8127e4e:	eeb0 0b48 	vmov.f64	d0, d8
 8127e52:	f001 fa7d 	bl	8129350 <__d2b>
 8127e56:	f3c4 510a 	ubfx	r1, r4, #20, #11
 8127e5a:	4605      	mov	r5, r0
 8127e5c:	980e      	ldr	r0, [sp, #56]	; 0x38
 8127e5e:	2900      	cmp	r1, #0
 8127e60:	d046      	beq.n	8127ef0 <_dtoa_r+0x180>
 8127e62:	ee18 4a90 	vmov	r4, s17
 8127e66:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8127e6a:	ec53 2b18 	vmov	r2, r3, d8
 8127e6e:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 8127e72:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8127e76:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8127e7a:	2400      	movs	r4, #0
 8127e7c:	ec43 2b16 	vmov	d6, r2, r3
 8127e80:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 8127e84:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 8128030 <_dtoa_r+0x2c0>
 8127e88:	ee36 7b47 	vsub.f64	d7, d6, d7
 8127e8c:	ed9f 6b6a 	vldr	d6, [pc, #424]	; 8128038 <_dtoa_r+0x2c8>
 8127e90:	eea7 6b05 	vfma.f64	d6, d7, d5
 8127e94:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 8128040 <_dtoa_r+0x2d0>
 8127e98:	ee07 1a90 	vmov	s15, r1
 8127e9c:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8127ea0:	eeb0 7b46 	vmov.f64	d7, d6
 8127ea4:	eea4 7b05 	vfma.f64	d7, d4, d5
 8127ea8:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8127eac:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8127eb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8127eb4:	ee16 ba90 	vmov	fp, s13
 8127eb8:	940a      	str	r4, [sp, #40]	; 0x28
 8127eba:	d508      	bpl.n	8127ece <_dtoa_r+0x15e>
 8127ebc:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8127ec0:	eeb4 6b47 	vcmp.f64	d6, d7
 8127ec4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8127ec8:	bf18      	it	ne
 8127eca:	f10b 3bff 	addne.w	fp, fp, #4294967295
 8127ece:	f1bb 0f16 	cmp.w	fp, #22
 8127ed2:	d82f      	bhi.n	8127f34 <_dtoa_r+0x1c4>
 8127ed4:	4b62      	ldr	r3, [pc, #392]	; (8128060 <_dtoa_r+0x2f0>)
 8127ed6:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8127eda:	ed93 7b00 	vldr	d7, [r3]
 8127ede:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8127ee2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8127ee6:	d501      	bpl.n	8127eec <_dtoa_r+0x17c>
 8127ee8:	f10b 3bff 	add.w	fp, fp, #4294967295
 8127eec:	2300      	movs	r3, #0
 8127eee:	e022      	b.n	8127f36 <_dtoa_r+0x1c6>
 8127ef0:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8127ef2:	4401      	add	r1, r0
 8127ef4:	f201 4332 	addw	r3, r1, #1074	; 0x432
 8127ef8:	2b20      	cmp	r3, #32
 8127efa:	bfc1      	itttt	gt
 8127efc:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8127f00:	fa04 f303 	lslgt.w	r3, r4, r3
 8127f04:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 8127f08:	fa28 f804 	lsrgt.w	r8, r8, r4
 8127f0c:	bfd6      	itet	le
 8127f0e:	f1c3 0320 	rsble	r3, r3, #32
 8127f12:	ea43 0808 	orrgt.w	r8, r3, r8
 8127f16:	fa08 f803 	lslle.w	r8, r8, r3
 8127f1a:	ee07 8a90 	vmov	s15, r8
 8127f1e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8127f22:	3901      	subs	r1, #1
 8127f24:	ee17 4a90 	vmov	r4, s15
 8127f28:	ec53 2b17 	vmov	r2, r3, d7
 8127f2c:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 8127f30:	2401      	movs	r4, #1
 8127f32:	e7a3      	b.n	8127e7c <_dtoa_r+0x10c>
 8127f34:	2301      	movs	r3, #1
 8127f36:	930b      	str	r3, [sp, #44]	; 0x2c
 8127f38:	1a43      	subs	r3, r0, r1
 8127f3a:	1e5a      	subs	r2, r3, #1
 8127f3c:	bf45      	ittet	mi
 8127f3e:	f1c3 0301 	rsbmi	r3, r3, #1
 8127f42:	9304      	strmi	r3, [sp, #16]
 8127f44:	2300      	movpl	r3, #0
 8127f46:	2300      	movmi	r3, #0
 8127f48:	9205      	str	r2, [sp, #20]
 8127f4a:	bf54      	ite	pl
 8127f4c:	9304      	strpl	r3, [sp, #16]
 8127f4e:	9305      	strmi	r3, [sp, #20]
 8127f50:	f1bb 0f00 	cmp.w	fp, #0
 8127f54:	db18      	blt.n	8127f88 <_dtoa_r+0x218>
 8127f56:	9b05      	ldr	r3, [sp, #20]
 8127f58:	f8cd b024 	str.w	fp, [sp, #36]	; 0x24
 8127f5c:	445b      	add	r3, fp
 8127f5e:	9305      	str	r3, [sp, #20]
 8127f60:	2300      	movs	r3, #0
 8127f62:	9a06      	ldr	r2, [sp, #24]
 8127f64:	2a09      	cmp	r2, #9
 8127f66:	d849      	bhi.n	8127ffc <_dtoa_r+0x28c>
 8127f68:	2a05      	cmp	r2, #5
 8127f6a:	bfc4      	itt	gt
 8127f6c:	3a04      	subgt	r2, #4
 8127f6e:	9206      	strgt	r2, [sp, #24]
 8127f70:	9a06      	ldr	r2, [sp, #24]
 8127f72:	f1a2 0202 	sub.w	r2, r2, #2
 8127f76:	bfcc      	ite	gt
 8127f78:	2400      	movgt	r4, #0
 8127f7a:	2401      	movle	r4, #1
 8127f7c:	2a03      	cmp	r2, #3
 8127f7e:	d848      	bhi.n	8128012 <_dtoa_r+0x2a2>
 8127f80:	e8df f002 	tbb	[pc, r2]
 8127f84:	3a2c2e0b 	.word	0x3a2c2e0b
 8127f88:	9b04      	ldr	r3, [sp, #16]
 8127f8a:	2200      	movs	r2, #0
 8127f8c:	eba3 030b 	sub.w	r3, r3, fp
 8127f90:	9304      	str	r3, [sp, #16]
 8127f92:	9209      	str	r2, [sp, #36]	; 0x24
 8127f94:	f1cb 0300 	rsb	r3, fp, #0
 8127f98:	e7e3      	b.n	8127f62 <_dtoa_r+0x1f2>
 8127f9a:	2200      	movs	r2, #0
 8127f9c:	9207      	str	r2, [sp, #28]
 8127f9e:	9a08      	ldr	r2, [sp, #32]
 8127fa0:	2a00      	cmp	r2, #0
 8127fa2:	dc39      	bgt.n	8128018 <_dtoa_r+0x2a8>
 8127fa4:	f04f 0a01 	mov.w	sl, #1
 8127fa8:	46d1      	mov	r9, sl
 8127faa:	4652      	mov	r2, sl
 8127fac:	f8cd a020 	str.w	sl, [sp, #32]
 8127fb0:	6a77      	ldr	r7, [r6, #36]	; 0x24
 8127fb2:	2100      	movs	r1, #0
 8127fb4:	6079      	str	r1, [r7, #4]
 8127fb6:	2004      	movs	r0, #4
 8127fb8:	f100 0c14 	add.w	ip, r0, #20
 8127fbc:	4594      	cmp	ip, r2
 8127fbe:	6879      	ldr	r1, [r7, #4]
 8127fc0:	d92f      	bls.n	8128022 <_dtoa_r+0x2b2>
 8127fc2:	4630      	mov	r0, r6
 8127fc4:	930d      	str	r3, [sp, #52]	; 0x34
 8127fc6:	f000 fe9b 	bl	8128d00 <_Balloc>
 8127fca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8127fcc:	9001      	str	r0, [sp, #4]
 8127fce:	4602      	mov	r2, r0
 8127fd0:	2800      	cmp	r0, #0
 8127fd2:	d149      	bne.n	8128068 <_dtoa_r+0x2f8>
 8127fd4:	4b23      	ldr	r3, [pc, #140]	; (8128064 <_dtoa_r+0x2f4>)
 8127fd6:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8127fda:	e6e1      	b.n	8127da0 <_dtoa_r+0x30>
 8127fdc:	2201      	movs	r2, #1
 8127fde:	e7dd      	b.n	8127f9c <_dtoa_r+0x22c>
 8127fe0:	2200      	movs	r2, #0
 8127fe2:	9207      	str	r2, [sp, #28]
 8127fe4:	9a08      	ldr	r2, [sp, #32]
 8127fe6:	eb0b 0a02 	add.w	sl, fp, r2
 8127fea:	f10a 0901 	add.w	r9, sl, #1
 8127fee:	464a      	mov	r2, r9
 8127ff0:	2a01      	cmp	r2, #1
 8127ff2:	bfb8      	it	lt
 8127ff4:	2201      	movlt	r2, #1
 8127ff6:	e7db      	b.n	8127fb0 <_dtoa_r+0x240>
 8127ff8:	2201      	movs	r2, #1
 8127ffa:	e7f2      	b.n	8127fe2 <_dtoa_r+0x272>
 8127ffc:	2401      	movs	r4, #1
 8127ffe:	2200      	movs	r2, #0
 8128000:	e9cd 2406 	strd	r2, r4, [sp, #24]
 8128004:	f04f 3aff 	mov.w	sl, #4294967295
 8128008:	2100      	movs	r1, #0
 812800a:	46d1      	mov	r9, sl
 812800c:	2212      	movs	r2, #18
 812800e:	9108      	str	r1, [sp, #32]
 8128010:	e7ce      	b.n	8127fb0 <_dtoa_r+0x240>
 8128012:	2201      	movs	r2, #1
 8128014:	9207      	str	r2, [sp, #28]
 8128016:	e7f5      	b.n	8128004 <_dtoa_r+0x294>
 8128018:	f8dd a020 	ldr.w	sl, [sp, #32]
 812801c:	46d1      	mov	r9, sl
 812801e:	4652      	mov	r2, sl
 8128020:	e7c6      	b.n	8127fb0 <_dtoa_r+0x240>
 8128022:	3101      	adds	r1, #1
 8128024:	6079      	str	r1, [r7, #4]
 8128026:	0040      	lsls	r0, r0, #1
 8128028:	e7c6      	b.n	8127fb8 <_dtoa_r+0x248>
 812802a:	bf00      	nop
 812802c:	f3af 8000 	nop.w
 8128030:	636f4361 	.word	0x636f4361
 8128034:	3fd287a7 	.word	0x3fd287a7
 8128038:	8b60c8b3 	.word	0x8b60c8b3
 812803c:	3fc68a28 	.word	0x3fc68a28
 8128040:	509f79fb 	.word	0x509f79fb
 8128044:	3fd34413 	.word	0x3fd34413
 8128048:	081471e8 	.word	0x081471e8
 812804c:	08147766 	.word	0x08147766
 8128050:	7ff00000 	.word	0x7ff00000
 8128054:	08147762 	.word	0x08147762
 8128058:	08147759 	.word	0x08147759
 812805c:	08147942 	.word	0x08147942
 8128060:	08147858 	.word	0x08147858
 8128064:	081477c1 	.word	0x081477c1
 8128068:	6a72      	ldr	r2, [r6, #36]	; 0x24
 812806a:	9901      	ldr	r1, [sp, #4]
 812806c:	6011      	str	r1, [r2, #0]
 812806e:	f1b9 0f0e 	cmp.w	r9, #14
 8128072:	d86c      	bhi.n	812814e <_dtoa_r+0x3de>
 8128074:	2c00      	cmp	r4, #0
 8128076:	d06a      	beq.n	812814e <_dtoa_r+0x3de>
 8128078:	f1bb 0f00 	cmp.w	fp, #0
 812807c:	f340 80a0 	ble.w	81281c0 <_dtoa_r+0x450>
 8128080:	49c1      	ldr	r1, [pc, #772]	; (8128388 <_dtoa_r+0x618>)
 8128082:	f00b 020f 	and.w	r2, fp, #15
 8128086:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 812808a:	f41b 7f80 	tst.w	fp, #256	; 0x100
 812808e:	ed92 7b00 	vldr	d7, [r2]
 8128092:	ea4f 112b 	mov.w	r1, fp, asr #4
 8128096:	f000 8087 	beq.w	81281a8 <_dtoa_r+0x438>
 812809a:	4abc      	ldr	r2, [pc, #752]	; (812838c <_dtoa_r+0x61c>)
 812809c:	ed92 6b08 	vldr	d6, [r2, #32]
 81280a0:	ee88 6b06 	vdiv.f64	d6, d8, d6
 81280a4:	ed8d 6b02 	vstr	d6, [sp, #8]
 81280a8:	f001 010f 	and.w	r1, r1, #15
 81280ac:	2203      	movs	r2, #3
 81280ae:	48b7      	ldr	r0, [pc, #732]	; (812838c <_dtoa_r+0x61c>)
 81280b0:	2900      	cmp	r1, #0
 81280b2:	d17b      	bne.n	81281ac <_dtoa_r+0x43c>
 81280b4:	ed9d 6b02 	vldr	d6, [sp, #8]
 81280b8:	ee86 7b07 	vdiv.f64	d7, d6, d7
 81280bc:	ed8d 7b02 	vstr	d7, [sp, #8]
 81280c0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 81280c2:	2900      	cmp	r1, #0
 81280c4:	f000 80a2 	beq.w	812820c <_dtoa_r+0x49c>
 81280c8:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 81280cc:	ed9d 7b02 	vldr	d7, [sp, #8]
 81280d0:	eeb4 7bc6 	vcmpe.f64	d7, d6
 81280d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 81280d8:	f140 8098 	bpl.w	812820c <_dtoa_r+0x49c>
 81280dc:	f1b9 0f00 	cmp.w	r9, #0
 81280e0:	f000 8094 	beq.w	812820c <_dtoa_r+0x49c>
 81280e4:	f1ba 0f00 	cmp.w	sl, #0
 81280e8:	dd2f      	ble.n	812814a <_dtoa_r+0x3da>
 81280ea:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 81280ee:	ee27 7b06 	vmul.f64	d7, d7, d6
 81280f2:	ed8d 7b02 	vstr	d7, [sp, #8]
 81280f6:	f10b 37ff 	add.w	r7, fp, #4294967295
 81280fa:	3201      	adds	r2, #1
 81280fc:	4650      	mov	r0, sl
 81280fe:	ed9d 6b02 	vldr	d6, [sp, #8]
 8128102:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 8128106:	ee07 2a90 	vmov	s15, r2
 812810a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 812810e:	eea7 5b06 	vfma.f64	d5, d7, d6
 8128112:	ee15 4a90 	vmov	r4, s11
 8128116:	ec52 1b15 	vmov	r1, r2, d5
 812811a:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 812811e:	2800      	cmp	r0, #0
 8128120:	d177      	bne.n	8128212 <_dtoa_r+0x4a2>
 8128122:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8128126:	ee36 6b47 	vsub.f64	d6, d6, d7
 812812a:	ec42 1b17 	vmov	d7, r1, r2
 812812e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8128132:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8128136:	f300 8263 	bgt.w	8128600 <_dtoa_r+0x890>
 812813a:	eeb1 7b47 	vneg.f64	d7, d7
 812813e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8128142:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8128146:	f100 8258 	bmi.w	81285fa <_dtoa_r+0x88a>
 812814a:	ed8d 8b02 	vstr	d8, [sp, #8]
 812814e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8128150:	2a00      	cmp	r2, #0
 8128152:	f2c0 811d 	blt.w	8128390 <_dtoa_r+0x620>
 8128156:	f1bb 0f0e 	cmp.w	fp, #14
 812815a:	f300 8119 	bgt.w	8128390 <_dtoa_r+0x620>
 812815e:	4b8a      	ldr	r3, [pc, #552]	; (8128388 <_dtoa_r+0x618>)
 8128160:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8128164:	ed93 6b00 	vldr	d6, [r3]
 8128168:	9b08      	ldr	r3, [sp, #32]
 812816a:	2b00      	cmp	r3, #0
 812816c:	f280 80b7 	bge.w	81282de <_dtoa_r+0x56e>
 8128170:	f1b9 0f00 	cmp.w	r9, #0
 8128174:	f300 80b3 	bgt.w	81282de <_dtoa_r+0x56e>
 8128178:	f040 823f 	bne.w	81285fa <_dtoa_r+0x88a>
 812817c:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8128180:	ee26 6b07 	vmul.f64	d6, d6, d7
 8128184:	ed9d 7b02 	vldr	d7, [sp, #8]
 8128188:	eeb4 6bc7 	vcmpe.f64	d6, d7
 812818c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8128190:	464c      	mov	r4, r9
 8128192:	464f      	mov	r7, r9
 8128194:	f280 8215 	bge.w	81285c2 <_dtoa_r+0x852>
 8128198:	f8dd 8004 	ldr.w	r8, [sp, #4]
 812819c:	2331      	movs	r3, #49	; 0x31
 812819e:	f808 3b01 	strb.w	r3, [r8], #1
 81281a2:	f10b 0b01 	add.w	fp, fp, #1
 81281a6:	e211      	b.n	81285cc <_dtoa_r+0x85c>
 81281a8:	2202      	movs	r2, #2
 81281aa:	e780      	b.n	81280ae <_dtoa_r+0x33e>
 81281ac:	07cc      	lsls	r4, r1, #31
 81281ae:	d504      	bpl.n	81281ba <_dtoa_r+0x44a>
 81281b0:	ed90 6b00 	vldr	d6, [r0]
 81281b4:	3201      	adds	r2, #1
 81281b6:	ee27 7b06 	vmul.f64	d7, d7, d6
 81281ba:	1049      	asrs	r1, r1, #1
 81281bc:	3008      	adds	r0, #8
 81281be:	e777      	b.n	81280b0 <_dtoa_r+0x340>
 81281c0:	d022      	beq.n	8128208 <_dtoa_r+0x498>
 81281c2:	f1cb 0100 	rsb	r1, fp, #0
 81281c6:	4a70      	ldr	r2, [pc, #448]	; (8128388 <_dtoa_r+0x618>)
 81281c8:	f001 000f 	and.w	r0, r1, #15
 81281cc:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 81281d0:	ed92 7b00 	vldr	d7, [r2]
 81281d4:	ee28 7b07 	vmul.f64	d7, d8, d7
 81281d8:	ed8d 7b02 	vstr	d7, [sp, #8]
 81281dc:	486b      	ldr	r0, [pc, #428]	; (812838c <_dtoa_r+0x61c>)
 81281de:	1109      	asrs	r1, r1, #4
 81281e0:	2400      	movs	r4, #0
 81281e2:	2202      	movs	r2, #2
 81281e4:	b929      	cbnz	r1, 81281f2 <_dtoa_r+0x482>
 81281e6:	2c00      	cmp	r4, #0
 81281e8:	f43f af6a 	beq.w	81280c0 <_dtoa_r+0x350>
 81281ec:	ed8d 7b02 	vstr	d7, [sp, #8]
 81281f0:	e766      	b.n	81280c0 <_dtoa_r+0x350>
 81281f2:	07cf      	lsls	r7, r1, #31
 81281f4:	d505      	bpl.n	8128202 <_dtoa_r+0x492>
 81281f6:	ed90 6b00 	vldr	d6, [r0]
 81281fa:	3201      	adds	r2, #1
 81281fc:	2401      	movs	r4, #1
 81281fe:	ee27 7b06 	vmul.f64	d7, d7, d6
 8128202:	1049      	asrs	r1, r1, #1
 8128204:	3008      	adds	r0, #8
 8128206:	e7ed      	b.n	81281e4 <_dtoa_r+0x474>
 8128208:	2202      	movs	r2, #2
 812820a:	e759      	b.n	81280c0 <_dtoa_r+0x350>
 812820c:	465f      	mov	r7, fp
 812820e:	4648      	mov	r0, r9
 8128210:	e775      	b.n	81280fe <_dtoa_r+0x38e>
 8128212:	ec42 1b17 	vmov	d7, r1, r2
 8128216:	4a5c      	ldr	r2, [pc, #368]	; (8128388 <_dtoa_r+0x618>)
 8128218:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 812821c:	ed12 4b02 	vldr	d4, [r2, #-8]
 8128220:	9a01      	ldr	r2, [sp, #4]
 8128222:	1814      	adds	r4, r2, r0
 8128224:	9a07      	ldr	r2, [sp, #28]
 8128226:	b352      	cbz	r2, 812827e <_dtoa_r+0x50e>
 8128228:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 812822c:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8128230:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8128234:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8128238:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 812823c:	ee35 7b47 	vsub.f64	d7, d5, d7
 8128240:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8128244:	ee14 2a90 	vmov	r2, s9
 8128248:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 812824c:	3230      	adds	r2, #48	; 0x30
 812824e:	ee36 6b45 	vsub.f64	d6, d6, d5
 8128252:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8128256:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 812825a:	f808 2b01 	strb.w	r2, [r8], #1
 812825e:	d439      	bmi.n	81282d4 <_dtoa_r+0x564>
 8128260:	ee32 5b46 	vsub.f64	d5, d2, d6
 8128264:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8128268:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 812826c:	d472      	bmi.n	8128354 <_dtoa_r+0x5e4>
 812826e:	45a0      	cmp	r8, r4
 8128270:	f43f af6b 	beq.w	812814a <_dtoa_r+0x3da>
 8128274:	ee27 7b03 	vmul.f64	d7, d7, d3
 8128278:	ee26 6b03 	vmul.f64	d6, d6, d3
 812827c:	e7e0      	b.n	8128240 <_dtoa_r+0x4d0>
 812827e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8128282:	ee27 7b04 	vmul.f64	d7, d7, d4
 8128286:	4621      	mov	r1, r4
 8128288:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 812828c:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8128290:	ee14 2a90 	vmov	r2, s9
 8128294:	3230      	adds	r2, #48	; 0x30
 8128296:	f808 2b01 	strb.w	r2, [r8], #1
 812829a:	45a0      	cmp	r8, r4
 812829c:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 81282a0:	ee36 6b45 	vsub.f64	d6, d6, d5
 81282a4:	d118      	bne.n	81282d8 <_dtoa_r+0x568>
 81282a6:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 81282aa:	ee37 4b05 	vadd.f64	d4, d7, d5
 81282ae:	eeb4 6bc4 	vcmpe.f64	d6, d4
 81282b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 81282b6:	dc4d      	bgt.n	8128354 <_dtoa_r+0x5e4>
 81282b8:	ee35 7b47 	vsub.f64	d7, d5, d7
 81282bc:	eeb4 6bc7 	vcmpe.f64	d6, d7
 81282c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 81282c4:	f57f af41 	bpl.w	812814a <_dtoa_r+0x3da>
 81282c8:	4688      	mov	r8, r1
 81282ca:	3901      	subs	r1, #1
 81282cc:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 81282d0:	2b30      	cmp	r3, #48	; 0x30
 81282d2:	d0f9      	beq.n	81282c8 <_dtoa_r+0x558>
 81282d4:	46bb      	mov	fp, r7
 81282d6:	e02a      	b.n	812832e <_dtoa_r+0x5be>
 81282d8:	ee26 6b03 	vmul.f64	d6, d6, d3
 81282dc:	e7d6      	b.n	812828c <_dtoa_r+0x51c>
 81282de:	ed9d 7b02 	vldr	d7, [sp, #8]
 81282e2:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 81282e6:	f8dd 8004 	ldr.w	r8, [sp, #4]
 81282ea:	ee87 5b06 	vdiv.f64	d5, d7, d6
 81282ee:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 81282f2:	ee15 3a10 	vmov	r3, s10
 81282f6:	3330      	adds	r3, #48	; 0x30
 81282f8:	f808 3b01 	strb.w	r3, [r8], #1
 81282fc:	9b01      	ldr	r3, [sp, #4]
 81282fe:	eba8 0303 	sub.w	r3, r8, r3
 8128302:	4599      	cmp	r9, r3
 8128304:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8128308:	eea3 7b46 	vfms.f64	d7, d3, d6
 812830c:	d133      	bne.n	8128376 <_dtoa_r+0x606>
 812830e:	ee37 7b07 	vadd.f64	d7, d7, d7
 8128312:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8128316:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 812831a:	dc1a      	bgt.n	8128352 <_dtoa_r+0x5e2>
 812831c:	eeb4 7b46 	vcmp.f64	d7, d6
 8128320:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8128324:	d103      	bne.n	812832e <_dtoa_r+0x5be>
 8128326:	ee15 3a10 	vmov	r3, s10
 812832a:	07d9      	lsls	r1, r3, #31
 812832c:	d411      	bmi.n	8128352 <_dtoa_r+0x5e2>
 812832e:	4629      	mov	r1, r5
 8128330:	4630      	mov	r0, r6
 8128332:	f000 fd25 	bl	8128d80 <_Bfree>
 8128336:	2300      	movs	r3, #0
 8128338:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 812833a:	f888 3000 	strb.w	r3, [r8]
 812833e:	f10b 0301 	add.w	r3, fp, #1
 8128342:	6013      	str	r3, [r2, #0]
 8128344:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8128346:	2b00      	cmp	r3, #0
 8128348:	f43f ad61 	beq.w	8127e0e <_dtoa_r+0x9e>
 812834c:	f8c3 8000 	str.w	r8, [r3]
 8128350:	e55d      	b.n	8127e0e <_dtoa_r+0x9e>
 8128352:	465f      	mov	r7, fp
 8128354:	4643      	mov	r3, r8
 8128356:	4698      	mov	r8, r3
 8128358:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 812835c:	2a39      	cmp	r2, #57	; 0x39
 812835e:	d106      	bne.n	812836e <_dtoa_r+0x5fe>
 8128360:	9a01      	ldr	r2, [sp, #4]
 8128362:	429a      	cmp	r2, r3
 8128364:	d1f7      	bne.n	8128356 <_dtoa_r+0x5e6>
 8128366:	9901      	ldr	r1, [sp, #4]
 8128368:	2230      	movs	r2, #48	; 0x30
 812836a:	3701      	adds	r7, #1
 812836c:	700a      	strb	r2, [r1, #0]
 812836e:	781a      	ldrb	r2, [r3, #0]
 8128370:	3201      	adds	r2, #1
 8128372:	701a      	strb	r2, [r3, #0]
 8128374:	e7ae      	b.n	81282d4 <_dtoa_r+0x564>
 8128376:	ee27 7b04 	vmul.f64	d7, d7, d4
 812837a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 812837e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8128382:	d1b2      	bne.n	81282ea <_dtoa_r+0x57a>
 8128384:	e7d3      	b.n	812832e <_dtoa_r+0x5be>
 8128386:	bf00      	nop
 8128388:	08147858 	.word	0x08147858
 812838c:	08147830 	.word	0x08147830
 8128390:	9907      	ldr	r1, [sp, #28]
 8128392:	2900      	cmp	r1, #0
 8128394:	f000 80d0 	beq.w	8128538 <_dtoa_r+0x7c8>
 8128398:	9906      	ldr	r1, [sp, #24]
 812839a:	2901      	cmp	r1, #1
 812839c:	f300 80b4 	bgt.w	8128508 <_dtoa_r+0x798>
 81283a0:	990a      	ldr	r1, [sp, #40]	; 0x28
 81283a2:	2900      	cmp	r1, #0
 81283a4:	f000 80ac 	beq.w	8128500 <_dtoa_r+0x790>
 81283a8:	f202 4233 	addw	r2, r2, #1075	; 0x433
 81283ac:	f8dd 8010 	ldr.w	r8, [sp, #16]
 81283b0:	461c      	mov	r4, r3
 81283b2:	930a      	str	r3, [sp, #40]	; 0x28
 81283b4:	9b04      	ldr	r3, [sp, #16]
 81283b6:	4413      	add	r3, r2
 81283b8:	9304      	str	r3, [sp, #16]
 81283ba:	9b05      	ldr	r3, [sp, #20]
 81283bc:	2101      	movs	r1, #1
 81283be:	4413      	add	r3, r2
 81283c0:	4630      	mov	r0, r6
 81283c2:	9305      	str	r3, [sp, #20]
 81283c4:	f000 fd94 	bl	8128ef0 <__i2b>
 81283c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 81283ca:	4607      	mov	r7, r0
 81283cc:	f1b8 0f00 	cmp.w	r8, #0
 81283d0:	dd0d      	ble.n	81283ee <_dtoa_r+0x67e>
 81283d2:	9a05      	ldr	r2, [sp, #20]
 81283d4:	2a00      	cmp	r2, #0
 81283d6:	dd0a      	ble.n	81283ee <_dtoa_r+0x67e>
 81283d8:	4542      	cmp	r2, r8
 81283da:	9904      	ldr	r1, [sp, #16]
 81283dc:	bfa8      	it	ge
 81283de:	4642      	movge	r2, r8
 81283e0:	1a89      	subs	r1, r1, r2
 81283e2:	9104      	str	r1, [sp, #16]
 81283e4:	9905      	ldr	r1, [sp, #20]
 81283e6:	eba8 0802 	sub.w	r8, r8, r2
 81283ea:	1a8a      	subs	r2, r1, r2
 81283ec:	9205      	str	r2, [sp, #20]
 81283ee:	b303      	cbz	r3, 8128432 <_dtoa_r+0x6c2>
 81283f0:	9a07      	ldr	r2, [sp, #28]
 81283f2:	2a00      	cmp	r2, #0
 81283f4:	f000 80a5 	beq.w	8128542 <_dtoa_r+0x7d2>
 81283f8:	2c00      	cmp	r4, #0
 81283fa:	dd13      	ble.n	8128424 <_dtoa_r+0x6b4>
 81283fc:	4639      	mov	r1, r7
 81283fe:	4622      	mov	r2, r4
 8128400:	4630      	mov	r0, r6
 8128402:	930d      	str	r3, [sp, #52]	; 0x34
 8128404:	f000 fe34 	bl	8129070 <__pow5mult>
 8128408:	462a      	mov	r2, r5
 812840a:	4601      	mov	r1, r0
 812840c:	4607      	mov	r7, r0
 812840e:	4630      	mov	r0, r6
 8128410:	f000 fd84 	bl	8128f1c <__multiply>
 8128414:	4629      	mov	r1, r5
 8128416:	900a      	str	r0, [sp, #40]	; 0x28
 8128418:	4630      	mov	r0, r6
 812841a:	f000 fcb1 	bl	8128d80 <_Bfree>
 812841e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8128420:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8128422:	4615      	mov	r5, r2
 8128424:	1b1a      	subs	r2, r3, r4
 8128426:	d004      	beq.n	8128432 <_dtoa_r+0x6c2>
 8128428:	4629      	mov	r1, r5
 812842a:	4630      	mov	r0, r6
 812842c:	f000 fe20 	bl	8129070 <__pow5mult>
 8128430:	4605      	mov	r5, r0
 8128432:	2101      	movs	r1, #1
 8128434:	4630      	mov	r0, r6
 8128436:	f000 fd5b 	bl	8128ef0 <__i2b>
 812843a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 812843c:	2b00      	cmp	r3, #0
 812843e:	4604      	mov	r4, r0
 8128440:	f340 8081 	ble.w	8128546 <_dtoa_r+0x7d6>
 8128444:	461a      	mov	r2, r3
 8128446:	4601      	mov	r1, r0
 8128448:	4630      	mov	r0, r6
 812844a:	f000 fe11 	bl	8129070 <__pow5mult>
 812844e:	9b06      	ldr	r3, [sp, #24]
 8128450:	2b01      	cmp	r3, #1
 8128452:	4604      	mov	r4, r0
 8128454:	dd7a      	ble.n	812854c <_dtoa_r+0x7dc>
 8128456:	2300      	movs	r3, #0
 8128458:	930a      	str	r3, [sp, #40]	; 0x28
 812845a:	6922      	ldr	r2, [r4, #16]
 812845c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8128460:	6910      	ldr	r0, [r2, #16]
 8128462:	f000 fcf5 	bl	8128e50 <__hi0bits>
 8128466:	f1c0 0020 	rsb	r0, r0, #32
 812846a:	9b05      	ldr	r3, [sp, #20]
 812846c:	4418      	add	r0, r3
 812846e:	f010 001f 	ands.w	r0, r0, #31
 8128472:	f000 808c 	beq.w	812858e <_dtoa_r+0x81e>
 8128476:	f1c0 0220 	rsb	r2, r0, #32
 812847a:	2a04      	cmp	r2, #4
 812847c:	f340 8085 	ble.w	812858a <_dtoa_r+0x81a>
 8128480:	f1c0 001c 	rsb	r0, r0, #28
 8128484:	9b04      	ldr	r3, [sp, #16]
 8128486:	4403      	add	r3, r0
 8128488:	9304      	str	r3, [sp, #16]
 812848a:	9b05      	ldr	r3, [sp, #20]
 812848c:	4403      	add	r3, r0
 812848e:	4480      	add	r8, r0
 8128490:	9305      	str	r3, [sp, #20]
 8128492:	9b04      	ldr	r3, [sp, #16]
 8128494:	2b00      	cmp	r3, #0
 8128496:	dd05      	ble.n	81284a4 <_dtoa_r+0x734>
 8128498:	4629      	mov	r1, r5
 812849a:	461a      	mov	r2, r3
 812849c:	4630      	mov	r0, r6
 812849e:	f000 fe41 	bl	8129124 <__lshift>
 81284a2:	4605      	mov	r5, r0
 81284a4:	9b05      	ldr	r3, [sp, #20]
 81284a6:	2b00      	cmp	r3, #0
 81284a8:	dd05      	ble.n	81284b6 <_dtoa_r+0x746>
 81284aa:	4621      	mov	r1, r4
 81284ac:	461a      	mov	r2, r3
 81284ae:	4630      	mov	r0, r6
 81284b0:	f000 fe38 	bl	8129124 <__lshift>
 81284b4:	4604      	mov	r4, r0
 81284b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 81284b8:	2b00      	cmp	r3, #0
 81284ba:	d06a      	beq.n	8128592 <_dtoa_r+0x822>
 81284bc:	4621      	mov	r1, r4
 81284be:	4628      	mov	r0, r5
 81284c0:	f000 fea0 	bl	8129204 <__mcmp>
 81284c4:	2800      	cmp	r0, #0
 81284c6:	da64      	bge.n	8128592 <_dtoa_r+0x822>
 81284c8:	2300      	movs	r3, #0
 81284ca:	4629      	mov	r1, r5
 81284cc:	220a      	movs	r2, #10
 81284ce:	4630      	mov	r0, r6
 81284d0:	f000 fc78 	bl	8128dc4 <__multadd>
 81284d4:	9b07      	ldr	r3, [sp, #28]
 81284d6:	f10b 3bff 	add.w	fp, fp, #4294967295
 81284da:	4605      	mov	r5, r0
 81284dc:	2b00      	cmp	r3, #0
 81284de:	f000 8191 	beq.w	8128804 <_dtoa_r+0xa94>
 81284e2:	4639      	mov	r1, r7
 81284e4:	2300      	movs	r3, #0
 81284e6:	220a      	movs	r2, #10
 81284e8:	4630      	mov	r0, r6
 81284ea:	f000 fc6b 	bl	8128dc4 <__multadd>
 81284ee:	f1ba 0f00 	cmp.w	sl, #0
 81284f2:	4607      	mov	r7, r0
 81284f4:	f300 808d 	bgt.w	8128612 <_dtoa_r+0x8a2>
 81284f8:	9b06      	ldr	r3, [sp, #24]
 81284fa:	2b02      	cmp	r3, #2
 81284fc:	dc50      	bgt.n	81285a0 <_dtoa_r+0x830>
 81284fe:	e088      	b.n	8128612 <_dtoa_r+0x8a2>
 8128500:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8128502:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8128506:	e751      	b.n	81283ac <_dtoa_r+0x63c>
 8128508:	f109 34ff 	add.w	r4, r9, #4294967295
 812850c:	42a3      	cmp	r3, r4
 812850e:	bfbf      	itttt	lt
 8128510:	9a09      	ldrlt	r2, [sp, #36]	; 0x24
 8128512:	1ae3      	sublt	r3, r4, r3
 8128514:	18d2      	addlt	r2, r2, r3
 8128516:	9209      	strlt	r2, [sp, #36]	; 0x24
 8128518:	bfb6      	itet	lt
 812851a:	4623      	movlt	r3, r4
 812851c:	1b1c      	subge	r4, r3, r4
 812851e:	2400      	movlt	r4, #0
 8128520:	f1b9 0f00 	cmp.w	r9, #0
 8128524:	bfb5      	itete	lt
 8128526:	9a04      	ldrlt	r2, [sp, #16]
 8128528:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 812852c:	eba2 0809 	sublt.w	r8, r2, r9
 8128530:	464a      	movge	r2, r9
 8128532:	bfb8      	it	lt
 8128534:	2200      	movlt	r2, #0
 8128536:	e73c      	b.n	81283b2 <_dtoa_r+0x642>
 8128538:	f8dd 8010 	ldr.w	r8, [sp, #16]
 812853c:	9f07      	ldr	r7, [sp, #28]
 812853e:	461c      	mov	r4, r3
 8128540:	e744      	b.n	81283cc <_dtoa_r+0x65c>
 8128542:	461a      	mov	r2, r3
 8128544:	e770      	b.n	8128428 <_dtoa_r+0x6b8>
 8128546:	9b06      	ldr	r3, [sp, #24]
 8128548:	2b01      	cmp	r3, #1
 812854a:	dc18      	bgt.n	812857e <_dtoa_r+0x80e>
 812854c:	9b02      	ldr	r3, [sp, #8]
 812854e:	b9b3      	cbnz	r3, 812857e <_dtoa_r+0x80e>
 8128550:	9b03      	ldr	r3, [sp, #12]
 8128552:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8128556:	b9a2      	cbnz	r2, 8128582 <_dtoa_r+0x812>
 8128558:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 812855c:	0d12      	lsrs	r2, r2, #20
 812855e:	0512      	lsls	r2, r2, #20
 8128560:	b18a      	cbz	r2, 8128586 <_dtoa_r+0x816>
 8128562:	9b04      	ldr	r3, [sp, #16]
 8128564:	3301      	adds	r3, #1
 8128566:	9304      	str	r3, [sp, #16]
 8128568:	9b05      	ldr	r3, [sp, #20]
 812856a:	3301      	adds	r3, #1
 812856c:	9305      	str	r3, [sp, #20]
 812856e:	2301      	movs	r3, #1
 8128570:	930a      	str	r3, [sp, #40]	; 0x28
 8128572:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8128574:	2b00      	cmp	r3, #0
 8128576:	f47f af70 	bne.w	812845a <_dtoa_r+0x6ea>
 812857a:	2001      	movs	r0, #1
 812857c:	e775      	b.n	812846a <_dtoa_r+0x6fa>
 812857e:	2300      	movs	r3, #0
 8128580:	e7f6      	b.n	8128570 <_dtoa_r+0x800>
 8128582:	9b02      	ldr	r3, [sp, #8]
 8128584:	e7f4      	b.n	8128570 <_dtoa_r+0x800>
 8128586:	920a      	str	r2, [sp, #40]	; 0x28
 8128588:	e7f3      	b.n	8128572 <_dtoa_r+0x802>
 812858a:	d082      	beq.n	8128492 <_dtoa_r+0x722>
 812858c:	4610      	mov	r0, r2
 812858e:	301c      	adds	r0, #28
 8128590:	e778      	b.n	8128484 <_dtoa_r+0x714>
 8128592:	f1b9 0f00 	cmp.w	r9, #0
 8128596:	dc37      	bgt.n	8128608 <_dtoa_r+0x898>
 8128598:	9b06      	ldr	r3, [sp, #24]
 812859a:	2b02      	cmp	r3, #2
 812859c:	dd34      	ble.n	8128608 <_dtoa_r+0x898>
 812859e:	46ca      	mov	sl, r9
 81285a0:	f1ba 0f00 	cmp.w	sl, #0
 81285a4:	d10d      	bne.n	81285c2 <_dtoa_r+0x852>
 81285a6:	4621      	mov	r1, r4
 81285a8:	4653      	mov	r3, sl
 81285aa:	2205      	movs	r2, #5
 81285ac:	4630      	mov	r0, r6
 81285ae:	f000 fc09 	bl	8128dc4 <__multadd>
 81285b2:	4601      	mov	r1, r0
 81285b4:	4604      	mov	r4, r0
 81285b6:	4628      	mov	r0, r5
 81285b8:	f000 fe24 	bl	8129204 <__mcmp>
 81285bc:	2800      	cmp	r0, #0
 81285be:	f73f adeb 	bgt.w	8128198 <_dtoa_r+0x428>
 81285c2:	9b08      	ldr	r3, [sp, #32]
 81285c4:	f8dd 8004 	ldr.w	r8, [sp, #4]
 81285c8:	ea6f 0b03 	mvn.w	fp, r3
 81285cc:	f04f 0900 	mov.w	r9, #0
 81285d0:	4621      	mov	r1, r4
 81285d2:	4630      	mov	r0, r6
 81285d4:	f000 fbd4 	bl	8128d80 <_Bfree>
 81285d8:	2f00      	cmp	r7, #0
 81285da:	f43f aea8 	beq.w	812832e <_dtoa_r+0x5be>
 81285de:	f1b9 0f00 	cmp.w	r9, #0
 81285e2:	d005      	beq.n	81285f0 <_dtoa_r+0x880>
 81285e4:	45b9      	cmp	r9, r7
 81285e6:	d003      	beq.n	81285f0 <_dtoa_r+0x880>
 81285e8:	4649      	mov	r1, r9
 81285ea:	4630      	mov	r0, r6
 81285ec:	f000 fbc8 	bl	8128d80 <_Bfree>
 81285f0:	4639      	mov	r1, r7
 81285f2:	4630      	mov	r0, r6
 81285f4:	f000 fbc4 	bl	8128d80 <_Bfree>
 81285f8:	e699      	b.n	812832e <_dtoa_r+0x5be>
 81285fa:	2400      	movs	r4, #0
 81285fc:	4627      	mov	r7, r4
 81285fe:	e7e0      	b.n	81285c2 <_dtoa_r+0x852>
 8128600:	46bb      	mov	fp, r7
 8128602:	4604      	mov	r4, r0
 8128604:	4607      	mov	r7, r0
 8128606:	e5c7      	b.n	8128198 <_dtoa_r+0x428>
 8128608:	9b07      	ldr	r3, [sp, #28]
 812860a:	46ca      	mov	sl, r9
 812860c:	2b00      	cmp	r3, #0
 812860e:	f000 8100 	beq.w	8128812 <_dtoa_r+0xaa2>
 8128612:	f1b8 0f00 	cmp.w	r8, #0
 8128616:	dd05      	ble.n	8128624 <_dtoa_r+0x8b4>
 8128618:	4639      	mov	r1, r7
 812861a:	4642      	mov	r2, r8
 812861c:	4630      	mov	r0, r6
 812861e:	f000 fd81 	bl	8129124 <__lshift>
 8128622:	4607      	mov	r7, r0
 8128624:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8128626:	2b00      	cmp	r3, #0
 8128628:	d05d      	beq.n	81286e6 <_dtoa_r+0x976>
 812862a:	6879      	ldr	r1, [r7, #4]
 812862c:	4630      	mov	r0, r6
 812862e:	f000 fb67 	bl	8128d00 <_Balloc>
 8128632:	4680      	mov	r8, r0
 8128634:	b928      	cbnz	r0, 8128642 <_dtoa_r+0x8d2>
 8128636:	4b82      	ldr	r3, [pc, #520]	; (8128840 <_dtoa_r+0xad0>)
 8128638:	4602      	mov	r2, r0
 812863a:	f240 21ea 	movw	r1, #746	; 0x2ea
 812863e:	f7ff bbaf 	b.w	8127da0 <_dtoa_r+0x30>
 8128642:	693a      	ldr	r2, [r7, #16]
 8128644:	3202      	adds	r2, #2
 8128646:	0092      	lsls	r2, r2, #2
 8128648:	f107 010c 	add.w	r1, r7, #12
 812864c:	300c      	adds	r0, #12
 812864e:	f7fc feab 	bl	81253a8 <memcpy>
 8128652:	2201      	movs	r2, #1
 8128654:	4641      	mov	r1, r8
 8128656:	4630      	mov	r0, r6
 8128658:	f000 fd64 	bl	8129124 <__lshift>
 812865c:	9b01      	ldr	r3, [sp, #4]
 812865e:	3301      	adds	r3, #1
 8128660:	9304      	str	r3, [sp, #16]
 8128662:	9b01      	ldr	r3, [sp, #4]
 8128664:	4453      	add	r3, sl
 8128666:	9308      	str	r3, [sp, #32]
 8128668:	9b02      	ldr	r3, [sp, #8]
 812866a:	f003 0301 	and.w	r3, r3, #1
 812866e:	46b9      	mov	r9, r7
 8128670:	9307      	str	r3, [sp, #28]
 8128672:	4607      	mov	r7, r0
 8128674:	9b04      	ldr	r3, [sp, #16]
 8128676:	4621      	mov	r1, r4
 8128678:	3b01      	subs	r3, #1
 812867a:	4628      	mov	r0, r5
 812867c:	9302      	str	r3, [sp, #8]
 812867e:	f7ff fae9 	bl	8127c54 <quorem>
 8128682:	4603      	mov	r3, r0
 8128684:	3330      	adds	r3, #48	; 0x30
 8128686:	9005      	str	r0, [sp, #20]
 8128688:	4649      	mov	r1, r9
 812868a:	4628      	mov	r0, r5
 812868c:	9309      	str	r3, [sp, #36]	; 0x24
 812868e:	f000 fdb9 	bl	8129204 <__mcmp>
 8128692:	463a      	mov	r2, r7
 8128694:	4682      	mov	sl, r0
 8128696:	4621      	mov	r1, r4
 8128698:	4630      	mov	r0, r6
 812869a:	f000 fdcf 	bl	812923c <__mdiff>
 812869e:	68c2      	ldr	r2, [r0, #12]
 81286a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 81286a2:	4680      	mov	r8, r0
 81286a4:	bb0a      	cbnz	r2, 81286ea <_dtoa_r+0x97a>
 81286a6:	4601      	mov	r1, r0
 81286a8:	4628      	mov	r0, r5
 81286aa:	f000 fdab 	bl	8129204 <__mcmp>
 81286ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 81286b0:	4602      	mov	r2, r0
 81286b2:	4641      	mov	r1, r8
 81286b4:	4630      	mov	r0, r6
 81286b6:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 81286ba:	f000 fb61 	bl	8128d80 <_Bfree>
 81286be:	9b06      	ldr	r3, [sp, #24]
 81286c0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 81286c2:	f8dd 8010 	ldr.w	r8, [sp, #16]
 81286c6:	ea43 0102 	orr.w	r1, r3, r2
 81286ca:	9b07      	ldr	r3, [sp, #28]
 81286cc:	430b      	orrs	r3, r1
 81286ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 81286d0:	d10d      	bne.n	81286ee <_dtoa_r+0x97e>
 81286d2:	2b39      	cmp	r3, #57	; 0x39
 81286d4:	d029      	beq.n	812872a <_dtoa_r+0x9ba>
 81286d6:	f1ba 0f00 	cmp.w	sl, #0
 81286da:	dd01      	ble.n	81286e0 <_dtoa_r+0x970>
 81286dc:	9b05      	ldr	r3, [sp, #20]
 81286de:	3331      	adds	r3, #49	; 0x31
 81286e0:	9a02      	ldr	r2, [sp, #8]
 81286e2:	7013      	strb	r3, [r2, #0]
 81286e4:	e774      	b.n	81285d0 <_dtoa_r+0x860>
 81286e6:	4638      	mov	r0, r7
 81286e8:	e7b8      	b.n	812865c <_dtoa_r+0x8ec>
 81286ea:	2201      	movs	r2, #1
 81286ec:	e7e1      	b.n	81286b2 <_dtoa_r+0x942>
 81286ee:	f1ba 0f00 	cmp.w	sl, #0
 81286f2:	db06      	blt.n	8128702 <_dtoa_r+0x992>
 81286f4:	9906      	ldr	r1, [sp, #24]
 81286f6:	ea41 0a0a 	orr.w	sl, r1, sl
 81286fa:	9907      	ldr	r1, [sp, #28]
 81286fc:	ea5a 0101 	orrs.w	r1, sl, r1
 8128700:	d120      	bne.n	8128744 <_dtoa_r+0x9d4>
 8128702:	2a00      	cmp	r2, #0
 8128704:	ddec      	ble.n	81286e0 <_dtoa_r+0x970>
 8128706:	4629      	mov	r1, r5
 8128708:	2201      	movs	r2, #1
 812870a:	4630      	mov	r0, r6
 812870c:	9304      	str	r3, [sp, #16]
 812870e:	f000 fd09 	bl	8129124 <__lshift>
 8128712:	4621      	mov	r1, r4
 8128714:	4605      	mov	r5, r0
 8128716:	f000 fd75 	bl	8129204 <__mcmp>
 812871a:	2800      	cmp	r0, #0
 812871c:	9b04      	ldr	r3, [sp, #16]
 812871e:	dc02      	bgt.n	8128726 <_dtoa_r+0x9b6>
 8128720:	d1de      	bne.n	81286e0 <_dtoa_r+0x970>
 8128722:	07da      	lsls	r2, r3, #31
 8128724:	d5dc      	bpl.n	81286e0 <_dtoa_r+0x970>
 8128726:	2b39      	cmp	r3, #57	; 0x39
 8128728:	d1d8      	bne.n	81286dc <_dtoa_r+0x96c>
 812872a:	9a02      	ldr	r2, [sp, #8]
 812872c:	2339      	movs	r3, #57	; 0x39
 812872e:	7013      	strb	r3, [r2, #0]
 8128730:	4643      	mov	r3, r8
 8128732:	4698      	mov	r8, r3
 8128734:	3b01      	subs	r3, #1
 8128736:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 812873a:	2a39      	cmp	r2, #57	; 0x39
 812873c:	d051      	beq.n	81287e2 <_dtoa_r+0xa72>
 812873e:	3201      	adds	r2, #1
 8128740:	701a      	strb	r2, [r3, #0]
 8128742:	e745      	b.n	81285d0 <_dtoa_r+0x860>
 8128744:	2a00      	cmp	r2, #0
 8128746:	dd03      	ble.n	8128750 <_dtoa_r+0x9e0>
 8128748:	2b39      	cmp	r3, #57	; 0x39
 812874a:	d0ee      	beq.n	812872a <_dtoa_r+0x9ba>
 812874c:	3301      	adds	r3, #1
 812874e:	e7c7      	b.n	81286e0 <_dtoa_r+0x970>
 8128750:	9a04      	ldr	r2, [sp, #16]
 8128752:	9908      	ldr	r1, [sp, #32]
 8128754:	f802 3c01 	strb.w	r3, [r2, #-1]
 8128758:	428a      	cmp	r2, r1
 812875a:	d02b      	beq.n	81287b4 <_dtoa_r+0xa44>
 812875c:	4629      	mov	r1, r5
 812875e:	2300      	movs	r3, #0
 8128760:	220a      	movs	r2, #10
 8128762:	4630      	mov	r0, r6
 8128764:	f000 fb2e 	bl	8128dc4 <__multadd>
 8128768:	45b9      	cmp	r9, r7
 812876a:	4605      	mov	r5, r0
 812876c:	f04f 0300 	mov.w	r3, #0
 8128770:	f04f 020a 	mov.w	r2, #10
 8128774:	4649      	mov	r1, r9
 8128776:	4630      	mov	r0, r6
 8128778:	d107      	bne.n	812878a <_dtoa_r+0xa1a>
 812877a:	f000 fb23 	bl	8128dc4 <__multadd>
 812877e:	4681      	mov	r9, r0
 8128780:	4607      	mov	r7, r0
 8128782:	9b04      	ldr	r3, [sp, #16]
 8128784:	3301      	adds	r3, #1
 8128786:	9304      	str	r3, [sp, #16]
 8128788:	e774      	b.n	8128674 <_dtoa_r+0x904>
 812878a:	f000 fb1b 	bl	8128dc4 <__multadd>
 812878e:	4639      	mov	r1, r7
 8128790:	4681      	mov	r9, r0
 8128792:	2300      	movs	r3, #0
 8128794:	220a      	movs	r2, #10
 8128796:	4630      	mov	r0, r6
 8128798:	f000 fb14 	bl	8128dc4 <__multadd>
 812879c:	4607      	mov	r7, r0
 812879e:	e7f0      	b.n	8128782 <_dtoa_r+0xa12>
 81287a0:	f1ba 0f00 	cmp.w	sl, #0
 81287a4:	9a01      	ldr	r2, [sp, #4]
 81287a6:	bfcc      	ite	gt
 81287a8:	46d0      	movgt	r8, sl
 81287aa:	f04f 0801 	movle.w	r8, #1
 81287ae:	4490      	add	r8, r2
 81287b0:	f04f 0900 	mov.w	r9, #0
 81287b4:	4629      	mov	r1, r5
 81287b6:	2201      	movs	r2, #1
 81287b8:	4630      	mov	r0, r6
 81287ba:	9302      	str	r3, [sp, #8]
 81287bc:	f000 fcb2 	bl	8129124 <__lshift>
 81287c0:	4621      	mov	r1, r4
 81287c2:	4605      	mov	r5, r0
 81287c4:	f000 fd1e 	bl	8129204 <__mcmp>
 81287c8:	2800      	cmp	r0, #0
 81287ca:	dcb1      	bgt.n	8128730 <_dtoa_r+0x9c0>
 81287cc:	d102      	bne.n	81287d4 <_dtoa_r+0xa64>
 81287ce:	9b02      	ldr	r3, [sp, #8]
 81287d0:	07db      	lsls	r3, r3, #31
 81287d2:	d4ad      	bmi.n	8128730 <_dtoa_r+0x9c0>
 81287d4:	4643      	mov	r3, r8
 81287d6:	4698      	mov	r8, r3
 81287d8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 81287dc:	2a30      	cmp	r2, #48	; 0x30
 81287de:	d0fa      	beq.n	81287d6 <_dtoa_r+0xa66>
 81287e0:	e6f6      	b.n	81285d0 <_dtoa_r+0x860>
 81287e2:	9a01      	ldr	r2, [sp, #4]
 81287e4:	429a      	cmp	r2, r3
 81287e6:	d1a4      	bne.n	8128732 <_dtoa_r+0x9c2>
 81287e8:	f10b 0b01 	add.w	fp, fp, #1
 81287ec:	2331      	movs	r3, #49	; 0x31
 81287ee:	e778      	b.n	81286e2 <_dtoa_r+0x972>
 81287f0:	4b14      	ldr	r3, [pc, #80]	; (8128844 <_dtoa_r+0xad4>)
 81287f2:	f7ff bb27 	b.w	8127e44 <_dtoa_r+0xd4>
 81287f6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 81287f8:	2b00      	cmp	r3, #0
 81287fa:	f47f ab03 	bne.w	8127e04 <_dtoa_r+0x94>
 81287fe:	4b12      	ldr	r3, [pc, #72]	; (8128848 <_dtoa_r+0xad8>)
 8128800:	f7ff bb20 	b.w	8127e44 <_dtoa_r+0xd4>
 8128804:	f1ba 0f00 	cmp.w	sl, #0
 8128808:	dc03      	bgt.n	8128812 <_dtoa_r+0xaa2>
 812880a:	9b06      	ldr	r3, [sp, #24]
 812880c:	2b02      	cmp	r3, #2
 812880e:	f73f aec7 	bgt.w	81285a0 <_dtoa_r+0x830>
 8128812:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8128816:	4621      	mov	r1, r4
 8128818:	4628      	mov	r0, r5
 812881a:	f7ff fa1b 	bl	8127c54 <quorem>
 812881e:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8128822:	f808 3b01 	strb.w	r3, [r8], #1
 8128826:	9a01      	ldr	r2, [sp, #4]
 8128828:	eba8 0202 	sub.w	r2, r8, r2
 812882c:	4592      	cmp	sl, r2
 812882e:	ddb7      	ble.n	81287a0 <_dtoa_r+0xa30>
 8128830:	4629      	mov	r1, r5
 8128832:	2300      	movs	r3, #0
 8128834:	220a      	movs	r2, #10
 8128836:	4630      	mov	r0, r6
 8128838:	f000 fac4 	bl	8128dc4 <__multadd>
 812883c:	4605      	mov	r5, r0
 812883e:	e7ea      	b.n	8128816 <_dtoa_r+0xaa6>
 8128840:	081477c1 	.word	0x081477c1
 8128844:	08147941 	.word	0x08147941
 8128848:	08147759 	.word	0x08147759

0812884c <__errno>:
 812884c:	4b01      	ldr	r3, [pc, #4]	; (8128854 <__errno+0x8>)
 812884e:	6818      	ldr	r0, [r3, #0]
 8128850:	4770      	bx	lr
 8128852:	bf00      	nop
 8128854:	200004a4 	.word	0x200004a4

08128858 <__sflush_r>:
 8128858:	898a      	ldrh	r2, [r1, #12]
 812885a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 812885e:	4605      	mov	r5, r0
 8128860:	0710      	lsls	r0, r2, #28
 8128862:	460c      	mov	r4, r1
 8128864:	d458      	bmi.n	8128918 <__sflush_r+0xc0>
 8128866:	684b      	ldr	r3, [r1, #4]
 8128868:	2b00      	cmp	r3, #0
 812886a:	dc05      	bgt.n	8128878 <__sflush_r+0x20>
 812886c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 812886e:	2b00      	cmp	r3, #0
 8128870:	dc02      	bgt.n	8128878 <__sflush_r+0x20>
 8128872:	2000      	movs	r0, #0
 8128874:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8128878:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 812887a:	2e00      	cmp	r6, #0
 812887c:	d0f9      	beq.n	8128872 <__sflush_r+0x1a>
 812887e:	2300      	movs	r3, #0
 8128880:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8128884:	682f      	ldr	r7, [r5, #0]
 8128886:	602b      	str	r3, [r5, #0]
 8128888:	d032      	beq.n	81288f0 <__sflush_r+0x98>
 812888a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 812888c:	89a3      	ldrh	r3, [r4, #12]
 812888e:	075a      	lsls	r2, r3, #29
 8128890:	d505      	bpl.n	812889e <__sflush_r+0x46>
 8128892:	6863      	ldr	r3, [r4, #4]
 8128894:	1ac0      	subs	r0, r0, r3
 8128896:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8128898:	b10b      	cbz	r3, 812889e <__sflush_r+0x46>
 812889a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 812889c:	1ac0      	subs	r0, r0, r3
 812889e:	2300      	movs	r3, #0
 81288a0:	4602      	mov	r2, r0
 81288a2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 81288a4:	6a21      	ldr	r1, [r4, #32]
 81288a6:	4628      	mov	r0, r5
 81288a8:	47b0      	blx	r6
 81288aa:	1c43      	adds	r3, r0, #1
 81288ac:	89a3      	ldrh	r3, [r4, #12]
 81288ae:	d106      	bne.n	81288be <__sflush_r+0x66>
 81288b0:	6829      	ldr	r1, [r5, #0]
 81288b2:	291d      	cmp	r1, #29
 81288b4:	d82c      	bhi.n	8128910 <__sflush_r+0xb8>
 81288b6:	4a2a      	ldr	r2, [pc, #168]	; (8128960 <__sflush_r+0x108>)
 81288b8:	40ca      	lsrs	r2, r1
 81288ba:	07d6      	lsls	r6, r2, #31
 81288bc:	d528      	bpl.n	8128910 <__sflush_r+0xb8>
 81288be:	2200      	movs	r2, #0
 81288c0:	6062      	str	r2, [r4, #4]
 81288c2:	04d9      	lsls	r1, r3, #19
 81288c4:	6922      	ldr	r2, [r4, #16]
 81288c6:	6022      	str	r2, [r4, #0]
 81288c8:	d504      	bpl.n	81288d4 <__sflush_r+0x7c>
 81288ca:	1c42      	adds	r2, r0, #1
 81288cc:	d101      	bne.n	81288d2 <__sflush_r+0x7a>
 81288ce:	682b      	ldr	r3, [r5, #0]
 81288d0:	b903      	cbnz	r3, 81288d4 <__sflush_r+0x7c>
 81288d2:	6560      	str	r0, [r4, #84]	; 0x54
 81288d4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 81288d6:	602f      	str	r7, [r5, #0]
 81288d8:	2900      	cmp	r1, #0
 81288da:	d0ca      	beq.n	8128872 <__sflush_r+0x1a>
 81288dc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 81288e0:	4299      	cmp	r1, r3
 81288e2:	d002      	beq.n	81288ea <__sflush_r+0x92>
 81288e4:	4628      	mov	r0, r5
 81288e6:	f7fd f801 	bl	81258ec <_free_r>
 81288ea:	2000      	movs	r0, #0
 81288ec:	6360      	str	r0, [r4, #52]	; 0x34
 81288ee:	e7c1      	b.n	8128874 <__sflush_r+0x1c>
 81288f0:	6a21      	ldr	r1, [r4, #32]
 81288f2:	2301      	movs	r3, #1
 81288f4:	4628      	mov	r0, r5
 81288f6:	47b0      	blx	r6
 81288f8:	1c41      	adds	r1, r0, #1
 81288fa:	d1c7      	bne.n	812888c <__sflush_r+0x34>
 81288fc:	682b      	ldr	r3, [r5, #0]
 81288fe:	2b00      	cmp	r3, #0
 8128900:	d0c4      	beq.n	812888c <__sflush_r+0x34>
 8128902:	2b1d      	cmp	r3, #29
 8128904:	d001      	beq.n	812890a <__sflush_r+0xb2>
 8128906:	2b16      	cmp	r3, #22
 8128908:	d101      	bne.n	812890e <__sflush_r+0xb6>
 812890a:	602f      	str	r7, [r5, #0]
 812890c:	e7b1      	b.n	8128872 <__sflush_r+0x1a>
 812890e:	89a3      	ldrh	r3, [r4, #12]
 8128910:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8128914:	81a3      	strh	r3, [r4, #12]
 8128916:	e7ad      	b.n	8128874 <__sflush_r+0x1c>
 8128918:	690f      	ldr	r7, [r1, #16]
 812891a:	2f00      	cmp	r7, #0
 812891c:	d0a9      	beq.n	8128872 <__sflush_r+0x1a>
 812891e:	0793      	lsls	r3, r2, #30
 8128920:	680e      	ldr	r6, [r1, #0]
 8128922:	bf08      	it	eq
 8128924:	694b      	ldreq	r3, [r1, #20]
 8128926:	600f      	str	r7, [r1, #0]
 8128928:	bf18      	it	ne
 812892a:	2300      	movne	r3, #0
 812892c:	eba6 0807 	sub.w	r8, r6, r7
 8128930:	608b      	str	r3, [r1, #8]
 8128932:	f1b8 0f00 	cmp.w	r8, #0
 8128936:	dd9c      	ble.n	8128872 <__sflush_r+0x1a>
 8128938:	6a21      	ldr	r1, [r4, #32]
 812893a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 812893c:	4643      	mov	r3, r8
 812893e:	463a      	mov	r2, r7
 8128940:	4628      	mov	r0, r5
 8128942:	47b0      	blx	r6
 8128944:	2800      	cmp	r0, #0
 8128946:	dc06      	bgt.n	8128956 <__sflush_r+0xfe>
 8128948:	89a3      	ldrh	r3, [r4, #12]
 812894a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 812894e:	81a3      	strh	r3, [r4, #12]
 8128950:	f04f 30ff 	mov.w	r0, #4294967295
 8128954:	e78e      	b.n	8128874 <__sflush_r+0x1c>
 8128956:	4407      	add	r7, r0
 8128958:	eba8 0800 	sub.w	r8, r8, r0
 812895c:	e7e9      	b.n	8128932 <__sflush_r+0xda>
 812895e:	bf00      	nop
 8128960:	20400001 	.word	0x20400001

08128964 <_fflush_r>:
 8128964:	b538      	push	{r3, r4, r5, lr}
 8128966:	690b      	ldr	r3, [r1, #16]
 8128968:	4605      	mov	r5, r0
 812896a:	460c      	mov	r4, r1
 812896c:	b913      	cbnz	r3, 8128974 <_fflush_r+0x10>
 812896e:	2500      	movs	r5, #0
 8128970:	4628      	mov	r0, r5
 8128972:	bd38      	pop	{r3, r4, r5, pc}
 8128974:	b118      	cbz	r0, 812897e <_fflush_r+0x1a>
 8128976:	6983      	ldr	r3, [r0, #24]
 8128978:	b90b      	cbnz	r3, 812897e <_fflush_r+0x1a>
 812897a:	f7fc fb1b 	bl	8124fb4 <__sinit>
 812897e:	4b14      	ldr	r3, [pc, #80]	; (81289d0 <_fflush_r+0x6c>)
 8128980:	429c      	cmp	r4, r3
 8128982:	d11b      	bne.n	81289bc <_fflush_r+0x58>
 8128984:	686c      	ldr	r4, [r5, #4]
 8128986:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 812898a:	2b00      	cmp	r3, #0
 812898c:	d0ef      	beq.n	812896e <_fflush_r+0xa>
 812898e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8128990:	07d0      	lsls	r0, r2, #31
 8128992:	d404      	bmi.n	812899e <_fflush_r+0x3a>
 8128994:	0599      	lsls	r1, r3, #22
 8128996:	d402      	bmi.n	812899e <_fflush_r+0x3a>
 8128998:	6da0      	ldr	r0, [r4, #88]	; 0x58
 812899a:	f7fc fce1 	bl	8125360 <__retarget_lock_acquire_recursive>
 812899e:	4628      	mov	r0, r5
 81289a0:	4621      	mov	r1, r4
 81289a2:	f7ff ff59 	bl	8128858 <__sflush_r>
 81289a6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 81289a8:	07da      	lsls	r2, r3, #31
 81289aa:	4605      	mov	r5, r0
 81289ac:	d4e0      	bmi.n	8128970 <_fflush_r+0xc>
 81289ae:	89a3      	ldrh	r3, [r4, #12]
 81289b0:	059b      	lsls	r3, r3, #22
 81289b2:	d4dd      	bmi.n	8128970 <_fflush_r+0xc>
 81289b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 81289b6:	f7fc fcd5 	bl	8125364 <__retarget_lock_release_recursive>
 81289ba:	e7d9      	b.n	8128970 <_fflush_r+0xc>
 81289bc:	4b05      	ldr	r3, [pc, #20]	; (81289d4 <_fflush_r+0x70>)
 81289be:	429c      	cmp	r4, r3
 81289c0:	d101      	bne.n	81289c6 <_fflush_r+0x62>
 81289c2:	68ac      	ldr	r4, [r5, #8]
 81289c4:	e7df      	b.n	8128986 <_fflush_r+0x22>
 81289c6:	4b04      	ldr	r3, [pc, #16]	; (81289d8 <_fflush_r+0x74>)
 81289c8:	429c      	cmp	r4, r3
 81289ca:	bf08      	it	eq
 81289cc:	68ec      	ldreq	r4, [r5, #12]
 81289ce:	e7da      	b.n	8128986 <_fflush_r+0x22>
 81289d0:	081471a4 	.word	0x081471a4
 81289d4:	081471c4 	.word	0x081471c4
 81289d8:	08147184 	.word	0x08147184

081289dc <fiprintf>:
 81289dc:	b40e      	push	{r1, r2, r3}
 81289de:	b503      	push	{r0, r1, lr}
 81289e0:	4601      	mov	r1, r0
 81289e2:	ab03      	add	r3, sp, #12
 81289e4:	4805      	ldr	r0, [pc, #20]	; (81289fc <fiprintf+0x20>)
 81289e6:	f853 2b04 	ldr.w	r2, [r3], #4
 81289ea:	6800      	ldr	r0, [r0, #0]
 81289ec:	9301      	str	r3, [sp, #4]
 81289ee:	f001 f879 	bl	8129ae4 <_vfiprintf_r>
 81289f2:	b002      	add	sp, #8
 81289f4:	f85d eb04 	ldr.w	lr, [sp], #4
 81289f8:	b003      	add	sp, #12
 81289fa:	4770      	bx	lr
 81289fc:	200004a4 	.word	0x200004a4

08128a00 <_findenv_r>:
 8128a00:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8128a04:	f8df a06c 	ldr.w	sl, [pc, #108]	; 8128a74 <_findenv_r+0x74>
 8128a08:	4607      	mov	r7, r0
 8128a0a:	4689      	mov	r9, r1
 8128a0c:	4616      	mov	r6, r2
 8128a0e:	f001 fbe9 	bl	812a1e4 <__env_lock>
 8128a12:	f8da 4000 	ldr.w	r4, [sl]
 8128a16:	b134      	cbz	r4, 8128a26 <_findenv_r+0x26>
 8128a18:	464b      	mov	r3, r9
 8128a1a:	4698      	mov	r8, r3
 8128a1c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8128a20:	b13a      	cbz	r2, 8128a32 <_findenv_r+0x32>
 8128a22:	2a3d      	cmp	r2, #61	; 0x3d
 8128a24:	d1f9      	bne.n	8128a1a <_findenv_r+0x1a>
 8128a26:	4638      	mov	r0, r7
 8128a28:	f001 fbe2 	bl	812a1f0 <__env_unlock>
 8128a2c:	2000      	movs	r0, #0
 8128a2e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8128a32:	eba8 0809 	sub.w	r8, r8, r9
 8128a36:	46a3      	mov	fp, r4
 8128a38:	f854 0b04 	ldr.w	r0, [r4], #4
 8128a3c:	2800      	cmp	r0, #0
 8128a3e:	d0f2      	beq.n	8128a26 <_findenv_r+0x26>
 8128a40:	4642      	mov	r2, r8
 8128a42:	4649      	mov	r1, r9
 8128a44:	f7fe fc4a 	bl	81272dc <strncmp>
 8128a48:	2800      	cmp	r0, #0
 8128a4a:	d1f4      	bne.n	8128a36 <_findenv_r+0x36>
 8128a4c:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8128a50:	eb03 0508 	add.w	r5, r3, r8
 8128a54:	f813 3008 	ldrb.w	r3, [r3, r8]
 8128a58:	2b3d      	cmp	r3, #61	; 0x3d
 8128a5a:	d1ec      	bne.n	8128a36 <_findenv_r+0x36>
 8128a5c:	f8da 3000 	ldr.w	r3, [sl]
 8128a60:	ebab 0303 	sub.w	r3, fp, r3
 8128a64:	109b      	asrs	r3, r3, #2
 8128a66:	4638      	mov	r0, r7
 8128a68:	6033      	str	r3, [r6, #0]
 8128a6a:	f001 fbc1 	bl	812a1f0 <__env_unlock>
 8128a6e:	1c68      	adds	r0, r5, #1
 8128a70:	e7dd      	b.n	8128a2e <_findenv_r+0x2e>
 8128a72:	bf00      	nop
 8128a74:	20000294 	.word	0x20000294

08128a78 <_getenv_r>:
 8128a78:	b507      	push	{r0, r1, r2, lr}
 8128a7a:	aa01      	add	r2, sp, #4
 8128a7c:	f7ff ffc0 	bl	8128a00 <_findenv_r>
 8128a80:	b003      	add	sp, #12
 8128a82:	f85d fb04 	ldr.w	pc, [sp], #4
 8128a86:	Address 0x0000000008128a86 is out of bounds.


08128a88 <__gettzinfo>:
 8128a88:	4800      	ldr	r0, [pc, #0]	; (8128a8c <__gettzinfo+0x4>)
 8128a8a:	4770      	bx	lr
 8128a8c:	20000510 	.word	0x20000510

08128a90 <gmtime_r>:
 8128a90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8128a94:	e9d0 6700 	ldrd	r6, r7, [r0]
 8128a98:	460c      	mov	r4, r1
 8128a9a:	4a4f      	ldr	r2, [pc, #316]	; (8128bd8 <gmtime_r+0x148>)
 8128a9c:	2300      	movs	r3, #0
 8128a9e:	4630      	mov	r0, r6
 8128aa0:	4639      	mov	r1, r7
 8128aa2:	f7d7 fc35 	bl	8100310 <__aeabi_ldivmod>
 8128aa6:	4639      	mov	r1, r7
 8128aa8:	4605      	mov	r5, r0
 8128aaa:	4a4b      	ldr	r2, [pc, #300]	; (8128bd8 <gmtime_r+0x148>)
 8128aac:	4630      	mov	r0, r6
 8128aae:	2300      	movs	r3, #0
 8128ab0:	f7d7 fc2e 	bl	8100310 <__aeabi_ldivmod>
 8128ab4:	2a00      	cmp	r2, #0
 8128ab6:	f505 202f 	add.w	r0, r5, #716800	; 0xaf000
 8128aba:	bfb7      	itett	lt
 8128abc:	f502 32a8 	addlt.w	r2, r2, #86016	; 0x15000
 8128ac0:	f600 236c 	addwge	r3, r0, #2668	; 0xa6c
 8128ac4:	f600 236b 	addwlt	r3, r0, #2667	; 0xa6b
 8128ac8:	f502 72c0 	addlt.w	r2, r2, #384	; 0x180
 8128acc:	f44f 6061 	mov.w	r0, #3600	; 0xe10
 8128ad0:	fbb2 f1f0 	udiv	r1, r2, r0
 8128ad4:	fb00 2211 	mls	r2, r0, r1, r2
 8128ad8:	203c      	movs	r0, #60	; 0x3c
 8128ada:	60a1      	str	r1, [r4, #8]
 8128adc:	fbb2 f1f0 	udiv	r1, r2, r0
 8128ae0:	fb00 2211 	mls	r2, r0, r1, r2
 8128ae4:	6061      	str	r1, [r4, #4]
 8128ae6:	6022      	str	r2, [r4, #0]
 8128ae8:	2107      	movs	r1, #7
 8128aea:	1cda      	adds	r2, r3, #3
 8128aec:	fb92 f1f1 	sdiv	r1, r2, r1
 8128af0:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 8128af4:	1a52      	subs	r2, r2, r1
 8128af6:	bf48      	it	mi
 8128af8:	3207      	addmi	r2, #7
 8128afa:	4d38      	ldr	r5, [pc, #224]	; (8128bdc <gmtime_r+0x14c>)
 8128afc:	4838      	ldr	r0, [pc, #224]	; (8128be0 <gmtime_r+0x150>)
 8128afe:	61a2      	str	r2, [r4, #24]
 8128b00:	2b00      	cmp	r3, #0
 8128b02:	bfb7      	itett	lt
 8128b04:	f5a3 320e 	sublt.w	r2, r3, #145408	; 0x23800
 8128b08:	fb93 f5f5 	sdivge	r5, r3, r5
 8128b0c:	f5a2 722c 	sublt.w	r2, r2, #688	; 0x2b0
 8128b10:	fb92 f5f5 	sdivlt	r5, r2, r5
 8128b14:	fb00 3005 	mla	r0, r0, r5, r3
 8128b18:	f648 62ac 	movw	r2, #36524	; 0x8eac
 8128b1c:	fbb0 f2f2 	udiv	r2, r0, r2
 8128b20:	4402      	add	r2, r0
 8128b22:	f240 53b4 	movw	r3, #1460	; 0x5b4
 8128b26:	fbb0 f1f3 	udiv	r1, r0, r3
 8128b2a:	1a52      	subs	r2, r2, r1
 8128b2c:	f240 1c6d 	movw	ip, #365	; 0x16d
 8128b30:	492c      	ldr	r1, [pc, #176]	; (8128be4 <gmtime_r+0x154>)
 8128b32:	fbb0 f1f1 	udiv	r1, r0, r1
 8128b36:	2764      	movs	r7, #100	; 0x64
 8128b38:	1a52      	subs	r2, r2, r1
 8128b3a:	fbb2 f1fc 	udiv	r1, r2, ip
 8128b3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8128b42:	fbb1 f6f7 	udiv	r6, r1, r7
 8128b46:	1af3      	subs	r3, r6, r3
 8128b48:	4403      	add	r3, r0
 8128b4a:	fb0c 3311 	mls	r3, ip, r1, r3
 8128b4e:	2299      	movs	r2, #153	; 0x99
 8128b50:	eb03 0e83 	add.w	lr, r3, r3, lsl #2
 8128b54:	f10e 0e02 	add.w	lr, lr, #2
 8128b58:	f103 0c01 	add.w	ip, r3, #1
 8128b5c:	fbbe f0f2 	udiv	r0, lr, r2
 8128b60:	4342      	muls	r2, r0
 8128b62:	3202      	adds	r2, #2
 8128b64:	f04f 0805 	mov.w	r8, #5
 8128b68:	fbb2 f2f8 	udiv	r2, r2, r8
 8128b6c:	ebac 0c02 	sub.w	ip, ip, r2
 8128b70:	f240 52f9 	movw	r2, #1529	; 0x5f9
 8128b74:	4596      	cmp	lr, r2
 8128b76:	bf94      	ite	ls
 8128b78:	2202      	movls	r2, #2
 8128b7a:	f06f 0209 	mvnhi.w	r2, #9
 8128b7e:	4410      	add	r0, r2
 8128b80:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8128b84:	fb02 1505 	mla	r5, r2, r5, r1
 8128b88:	2801      	cmp	r0, #1
 8128b8a:	bf98      	it	ls
 8128b8c:	3501      	addls	r5, #1
 8128b8e:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 8128b92:	d30d      	bcc.n	8128bb0 <gmtime_r+0x120>
 8128b94:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 8128b98:	61e3      	str	r3, [r4, #28]
 8128b9a:	f2a5 756c 	subw	r5, r5, #1900	; 0x76c
 8128b9e:	2300      	movs	r3, #0
 8128ba0:	e9c4 0504 	strd	r0, r5, [r4, #16]
 8128ba4:	f8c4 c00c 	str.w	ip, [r4, #12]
 8128ba8:	6223      	str	r3, [r4, #32]
 8128baa:	4620      	mov	r0, r4
 8128bac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8128bb0:	078a      	lsls	r2, r1, #30
 8128bb2:	d102      	bne.n	8128bba <gmtime_r+0x12a>
 8128bb4:	fb07 1616 	mls	r6, r7, r6, r1
 8128bb8:	b95e      	cbnz	r6, 8128bd2 <gmtime_r+0x142>
 8128bba:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8128bbe:	fbb1 f6f2 	udiv	r6, r1, r2
 8128bc2:	fb02 1216 	mls	r2, r2, r6, r1
 8128bc6:	fab2 f282 	clz	r2, r2
 8128bca:	0952      	lsrs	r2, r2, #5
 8128bcc:	333b      	adds	r3, #59	; 0x3b
 8128bce:	4413      	add	r3, r2
 8128bd0:	e7e2      	b.n	8128b98 <gmtime_r+0x108>
 8128bd2:	2201      	movs	r2, #1
 8128bd4:	e7fa      	b.n	8128bcc <gmtime_r+0x13c>
 8128bd6:	bf00      	nop
 8128bd8:	00015180 	.word	0x00015180
 8128bdc:	00023ab1 	.word	0x00023ab1
 8128be0:	fffdc54f 	.word	0xfffdc54f
 8128be4:	00023ab0 	.word	0x00023ab0

08128be8 <labs>:
 8128be8:	2800      	cmp	r0, #0
 8128bea:	bfb8      	it	lt
 8128bec:	4240      	neglt	r0, r0
 8128bee:	4770      	bx	lr

08128bf0 <_localeconv_r>:
 8128bf0:	4800      	ldr	r0, [pc, #0]	; (8128bf4 <_localeconv_r+0x4>)
 8128bf2:	4770      	bx	lr
 8128bf4:	20000658 	.word	0x20000658

08128bf8 <_lseek_r>:
 8128bf8:	b538      	push	{r3, r4, r5, lr}
 8128bfa:	4d07      	ldr	r5, [pc, #28]	; (8128c18 <_lseek_r+0x20>)
 8128bfc:	4604      	mov	r4, r0
 8128bfe:	4608      	mov	r0, r1
 8128c00:	4611      	mov	r1, r2
 8128c02:	2200      	movs	r2, #0
 8128c04:	602a      	str	r2, [r5, #0]
 8128c06:	461a      	mov	r2, r3
 8128c08:	f7df fb3c 	bl	8108284 <_lseek>
 8128c0c:	1c43      	adds	r3, r0, #1
 8128c0e:	d102      	bne.n	8128c16 <_lseek_r+0x1e>
 8128c10:	682b      	ldr	r3, [r5, #0]
 8128c12:	b103      	cbz	r3, 8128c16 <_lseek_r+0x1e>
 8128c14:	6023      	str	r3, [r4, #0]
 8128c16:	bd38      	pop	{r3, r4, r5, pc}
 8128c18:	200300d4 	.word	0x200300d4

08128c1c <__swhatbuf_r>:
 8128c1c:	b570      	push	{r4, r5, r6, lr}
 8128c1e:	460e      	mov	r6, r1
 8128c20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8128c24:	2900      	cmp	r1, #0
 8128c26:	b096      	sub	sp, #88	; 0x58
 8128c28:	4614      	mov	r4, r2
 8128c2a:	461d      	mov	r5, r3
 8128c2c:	da08      	bge.n	8128c40 <__swhatbuf_r+0x24>
 8128c2e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8128c32:	2200      	movs	r2, #0
 8128c34:	602a      	str	r2, [r5, #0]
 8128c36:	061a      	lsls	r2, r3, #24
 8128c38:	d410      	bmi.n	8128c5c <__swhatbuf_r+0x40>
 8128c3a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8128c3e:	e00e      	b.n	8128c5e <__swhatbuf_r+0x42>
 8128c40:	466a      	mov	r2, sp
 8128c42:	f001 fadb 	bl	812a1fc <_fstat_r>
 8128c46:	2800      	cmp	r0, #0
 8128c48:	dbf1      	blt.n	8128c2e <__swhatbuf_r+0x12>
 8128c4a:	9a01      	ldr	r2, [sp, #4]
 8128c4c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8128c50:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8128c54:	425a      	negs	r2, r3
 8128c56:	415a      	adcs	r2, r3
 8128c58:	602a      	str	r2, [r5, #0]
 8128c5a:	e7ee      	b.n	8128c3a <__swhatbuf_r+0x1e>
 8128c5c:	2340      	movs	r3, #64	; 0x40
 8128c5e:	2000      	movs	r0, #0
 8128c60:	6023      	str	r3, [r4, #0]
 8128c62:	b016      	add	sp, #88	; 0x58
 8128c64:	bd70      	pop	{r4, r5, r6, pc}
 8128c66:	Address 0x0000000008128c66 is out of bounds.


08128c68 <__smakebuf_r>:
 8128c68:	898b      	ldrh	r3, [r1, #12]
 8128c6a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8128c6c:	079d      	lsls	r5, r3, #30
 8128c6e:	4606      	mov	r6, r0
 8128c70:	460c      	mov	r4, r1
 8128c72:	d507      	bpl.n	8128c84 <__smakebuf_r+0x1c>
 8128c74:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8128c78:	6023      	str	r3, [r4, #0]
 8128c7a:	6123      	str	r3, [r4, #16]
 8128c7c:	2301      	movs	r3, #1
 8128c7e:	6163      	str	r3, [r4, #20]
 8128c80:	b002      	add	sp, #8
 8128c82:	bd70      	pop	{r4, r5, r6, pc}
 8128c84:	ab01      	add	r3, sp, #4
 8128c86:	466a      	mov	r2, sp
 8128c88:	f7ff ffc8 	bl	8128c1c <__swhatbuf_r>
 8128c8c:	9900      	ldr	r1, [sp, #0]
 8128c8e:	4605      	mov	r5, r0
 8128c90:	4630      	mov	r0, r6
 8128c92:	f7fc fe97 	bl	81259c4 <_malloc_r>
 8128c96:	b948      	cbnz	r0, 8128cac <__smakebuf_r+0x44>
 8128c98:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8128c9c:	059a      	lsls	r2, r3, #22
 8128c9e:	d4ef      	bmi.n	8128c80 <__smakebuf_r+0x18>
 8128ca0:	f023 0303 	bic.w	r3, r3, #3
 8128ca4:	f043 0302 	orr.w	r3, r3, #2
 8128ca8:	81a3      	strh	r3, [r4, #12]
 8128caa:	e7e3      	b.n	8128c74 <__smakebuf_r+0xc>
 8128cac:	4b0d      	ldr	r3, [pc, #52]	; (8128ce4 <__smakebuf_r+0x7c>)
 8128cae:	62b3      	str	r3, [r6, #40]	; 0x28
 8128cb0:	89a3      	ldrh	r3, [r4, #12]
 8128cb2:	6020      	str	r0, [r4, #0]
 8128cb4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8128cb8:	81a3      	strh	r3, [r4, #12]
 8128cba:	9b00      	ldr	r3, [sp, #0]
 8128cbc:	6163      	str	r3, [r4, #20]
 8128cbe:	9b01      	ldr	r3, [sp, #4]
 8128cc0:	6120      	str	r0, [r4, #16]
 8128cc2:	b15b      	cbz	r3, 8128cdc <__smakebuf_r+0x74>
 8128cc4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8128cc8:	4630      	mov	r0, r6
 8128cca:	f001 faa9 	bl	812a220 <_isatty_r>
 8128cce:	b128      	cbz	r0, 8128cdc <__smakebuf_r+0x74>
 8128cd0:	89a3      	ldrh	r3, [r4, #12]
 8128cd2:	f023 0303 	bic.w	r3, r3, #3
 8128cd6:	f043 0301 	orr.w	r3, r3, #1
 8128cda:	81a3      	strh	r3, [r4, #12]
 8128cdc:	89a0      	ldrh	r0, [r4, #12]
 8128cde:	4305      	orrs	r5, r0
 8128ce0:	81a5      	strh	r5, [r4, #12]
 8128ce2:	e7cd      	b.n	8128c80 <__smakebuf_r+0x18>
 8128ce4:	08124f4d 	.word	0x08124f4d

08128ce8 <__malloc_lock>:
 8128ce8:	4801      	ldr	r0, [pc, #4]	; (8128cf0 <__malloc_lock+0x8>)
 8128cea:	f7fc bb39 	b.w	8125360 <__retarget_lock_acquire_recursive>
 8128cee:	bf00      	nop
 8128cf0:	200300c5 	.word	0x200300c5

08128cf4 <__malloc_unlock>:
 8128cf4:	4801      	ldr	r0, [pc, #4]	; (8128cfc <__malloc_unlock+0x8>)
 8128cf6:	f7fc bb35 	b.w	8125364 <__retarget_lock_release_recursive>
 8128cfa:	bf00      	nop
 8128cfc:	200300c5 	.word	0x200300c5

08128d00 <_Balloc>:
 8128d00:	b570      	push	{r4, r5, r6, lr}
 8128d02:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8128d04:	4604      	mov	r4, r0
 8128d06:	460d      	mov	r5, r1
 8128d08:	b976      	cbnz	r6, 8128d28 <_Balloc+0x28>
 8128d0a:	2010      	movs	r0, #16
 8128d0c:	f7fc fb2c 	bl	8125368 <malloc>
 8128d10:	4602      	mov	r2, r0
 8128d12:	6260      	str	r0, [r4, #36]	; 0x24
 8128d14:	b920      	cbnz	r0, 8128d20 <_Balloc+0x20>
 8128d16:	4b18      	ldr	r3, [pc, #96]	; (8128d78 <_Balloc+0x78>)
 8128d18:	4818      	ldr	r0, [pc, #96]	; (8128d7c <_Balloc+0x7c>)
 8128d1a:	2166      	movs	r1, #102	; 0x66
 8128d1c:	f7fe ff58 	bl	8127bd0 <__assert_func>
 8128d20:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8128d24:	6006      	str	r6, [r0, #0]
 8128d26:	60c6      	str	r6, [r0, #12]
 8128d28:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8128d2a:	68f3      	ldr	r3, [r6, #12]
 8128d2c:	b183      	cbz	r3, 8128d50 <_Balloc+0x50>
 8128d2e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8128d30:	68db      	ldr	r3, [r3, #12]
 8128d32:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8128d36:	b9b8      	cbnz	r0, 8128d68 <_Balloc+0x68>
 8128d38:	2101      	movs	r1, #1
 8128d3a:	fa01 f605 	lsl.w	r6, r1, r5
 8128d3e:	1d72      	adds	r2, r6, #5
 8128d40:	0092      	lsls	r2, r2, #2
 8128d42:	4620      	mov	r0, r4
 8128d44:	f000 fb60 	bl	8129408 <_calloc_r>
 8128d48:	b160      	cbz	r0, 8128d64 <_Balloc+0x64>
 8128d4a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8128d4e:	e00e      	b.n	8128d6e <_Balloc+0x6e>
 8128d50:	2221      	movs	r2, #33	; 0x21
 8128d52:	2104      	movs	r1, #4
 8128d54:	4620      	mov	r0, r4
 8128d56:	f000 fb57 	bl	8129408 <_calloc_r>
 8128d5a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8128d5c:	60f0      	str	r0, [r6, #12]
 8128d5e:	68db      	ldr	r3, [r3, #12]
 8128d60:	2b00      	cmp	r3, #0
 8128d62:	d1e4      	bne.n	8128d2e <_Balloc+0x2e>
 8128d64:	2000      	movs	r0, #0
 8128d66:	bd70      	pop	{r4, r5, r6, pc}
 8128d68:	6802      	ldr	r2, [r0, #0]
 8128d6a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8128d6e:	2300      	movs	r3, #0
 8128d70:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8128d74:	e7f7      	b.n	8128d66 <_Balloc+0x66>
 8128d76:	bf00      	nop
 8128d78:	081471e8 	.word	0x081471e8
 8128d7c:	081477d2 	.word	0x081477d2

08128d80 <_Bfree>:
 8128d80:	b570      	push	{r4, r5, r6, lr}
 8128d82:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8128d84:	4605      	mov	r5, r0
 8128d86:	460c      	mov	r4, r1
 8128d88:	b976      	cbnz	r6, 8128da8 <_Bfree+0x28>
 8128d8a:	2010      	movs	r0, #16
 8128d8c:	f7fc faec 	bl	8125368 <malloc>
 8128d90:	4602      	mov	r2, r0
 8128d92:	6268      	str	r0, [r5, #36]	; 0x24
 8128d94:	b920      	cbnz	r0, 8128da0 <_Bfree+0x20>
 8128d96:	4b09      	ldr	r3, [pc, #36]	; (8128dbc <_Bfree+0x3c>)
 8128d98:	4809      	ldr	r0, [pc, #36]	; (8128dc0 <_Bfree+0x40>)
 8128d9a:	218a      	movs	r1, #138	; 0x8a
 8128d9c:	f7fe ff18 	bl	8127bd0 <__assert_func>
 8128da0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8128da4:	6006      	str	r6, [r0, #0]
 8128da6:	60c6      	str	r6, [r0, #12]
 8128da8:	b13c      	cbz	r4, 8128dba <_Bfree+0x3a>
 8128daa:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8128dac:	6862      	ldr	r2, [r4, #4]
 8128dae:	68db      	ldr	r3, [r3, #12]
 8128db0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8128db4:	6021      	str	r1, [r4, #0]
 8128db6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8128dba:	bd70      	pop	{r4, r5, r6, pc}
 8128dbc:	081471e8 	.word	0x081471e8
 8128dc0:	081477d2 	.word	0x081477d2

08128dc4 <__multadd>:
 8128dc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8128dc8:	690d      	ldr	r5, [r1, #16]
 8128dca:	4607      	mov	r7, r0
 8128dcc:	460c      	mov	r4, r1
 8128dce:	461e      	mov	r6, r3
 8128dd0:	f101 0c14 	add.w	ip, r1, #20
 8128dd4:	2000      	movs	r0, #0
 8128dd6:	f8dc 3000 	ldr.w	r3, [ip]
 8128dda:	b299      	uxth	r1, r3
 8128ddc:	fb02 6101 	mla	r1, r2, r1, r6
 8128de0:	0c1e      	lsrs	r6, r3, #16
 8128de2:	0c0b      	lsrs	r3, r1, #16
 8128de4:	fb02 3306 	mla	r3, r2, r6, r3
 8128de8:	b289      	uxth	r1, r1
 8128dea:	3001      	adds	r0, #1
 8128dec:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8128df0:	4285      	cmp	r5, r0
 8128df2:	f84c 1b04 	str.w	r1, [ip], #4
 8128df6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8128dfa:	dcec      	bgt.n	8128dd6 <__multadd+0x12>
 8128dfc:	b30e      	cbz	r6, 8128e42 <__multadd+0x7e>
 8128dfe:	68a3      	ldr	r3, [r4, #8]
 8128e00:	42ab      	cmp	r3, r5
 8128e02:	dc19      	bgt.n	8128e38 <__multadd+0x74>
 8128e04:	6861      	ldr	r1, [r4, #4]
 8128e06:	4638      	mov	r0, r7
 8128e08:	3101      	adds	r1, #1
 8128e0a:	f7ff ff79 	bl	8128d00 <_Balloc>
 8128e0e:	4680      	mov	r8, r0
 8128e10:	b928      	cbnz	r0, 8128e1e <__multadd+0x5a>
 8128e12:	4602      	mov	r2, r0
 8128e14:	4b0c      	ldr	r3, [pc, #48]	; (8128e48 <__multadd+0x84>)
 8128e16:	480d      	ldr	r0, [pc, #52]	; (8128e4c <__multadd+0x88>)
 8128e18:	21b5      	movs	r1, #181	; 0xb5
 8128e1a:	f7fe fed9 	bl	8127bd0 <__assert_func>
 8128e1e:	6922      	ldr	r2, [r4, #16]
 8128e20:	3202      	adds	r2, #2
 8128e22:	f104 010c 	add.w	r1, r4, #12
 8128e26:	0092      	lsls	r2, r2, #2
 8128e28:	300c      	adds	r0, #12
 8128e2a:	f7fc fabd 	bl	81253a8 <memcpy>
 8128e2e:	4621      	mov	r1, r4
 8128e30:	4638      	mov	r0, r7
 8128e32:	f7ff ffa5 	bl	8128d80 <_Bfree>
 8128e36:	4644      	mov	r4, r8
 8128e38:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8128e3c:	3501      	adds	r5, #1
 8128e3e:	615e      	str	r6, [r3, #20]
 8128e40:	6125      	str	r5, [r4, #16]
 8128e42:	4620      	mov	r0, r4
 8128e44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8128e48:	081477c1 	.word	0x081477c1
 8128e4c:	081477d2 	.word	0x081477d2

08128e50 <__hi0bits>:
 8128e50:	0c03      	lsrs	r3, r0, #16
 8128e52:	041b      	lsls	r3, r3, #16
 8128e54:	b9d3      	cbnz	r3, 8128e8c <__hi0bits+0x3c>
 8128e56:	0400      	lsls	r0, r0, #16
 8128e58:	2310      	movs	r3, #16
 8128e5a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8128e5e:	bf04      	itt	eq
 8128e60:	0200      	lsleq	r0, r0, #8
 8128e62:	3308      	addeq	r3, #8
 8128e64:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8128e68:	bf04      	itt	eq
 8128e6a:	0100      	lsleq	r0, r0, #4
 8128e6c:	3304      	addeq	r3, #4
 8128e6e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8128e72:	bf04      	itt	eq
 8128e74:	0080      	lsleq	r0, r0, #2
 8128e76:	3302      	addeq	r3, #2
 8128e78:	2800      	cmp	r0, #0
 8128e7a:	db05      	blt.n	8128e88 <__hi0bits+0x38>
 8128e7c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8128e80:	f103 0301 	add.w	r3, r3, #1
 8128e84:	bf08      	it	eq
 8128e86:	2320      	moveq	r3, #32
 8128e88:	4618      	mov	r0, r3
 8128e8a:	4770      	bx	lr
 8128e8c:	2300      	movs	r3, #0
 8128e8e:	e7e4      	b.n	8128e5a <__hi0bits+0xa>

08128e90 <__lo0bits>:
 8128e90:	6803      	ldr	r3, [r0, #0]
 8128e92:	f013 0207 	ands.w	r2, r3, #7
 8128e96:	4601      	mov	r1, r0
 8128e98:	d00b      	beq.n	8128eb2 <__lo0bits+0x22>
 8128e9a:	07da      	lsls	r2, r3, #31
 8128e9c:	d423      	bmi.n	8128ee6 <__lo0bits+0x56>
 8128e9e:	0798      	lsls	r0, r3, #30
 8128ea0:	bf49      	itett	mi
 8128ea2:	085b      	lsrmi	r3, r3, #1
 8128ea4:	089b      	lsrpl	r3, r3, #2
 8128ea6:	2001      	movmi	r0, #1
 8128ea8:	600b      	strmi	r3, [r1, #0]
 8128eaa:	bf5c      	itt	pl
 8128eac:	600b      	strpl	r3, [r1, #0]
 8128eae:	2002      	movpl	r0, #2
 8128eb0:	4770      	bx	lr
 8128eb2:	b298      	uxth	r0, r3
 8128eb4:	b9a8      	cbnz	r0, 8128ee2 <__lo0bits+0x52>
 8128eb6:	0c1b      	lsrs	r3, r3, #16
 8128eb8:	2010      	movs	r0, #16
 8128eba:	b2da      	uxtb	r2, r3
 8128ebc:	b90a      	cbnz	r2, 8128ec2 <__lo0bits+0x32>
 8128ebe:	3008      	adds	r0, #8
 8128ec0:	0a1b      	lsrs	r3, r3, #8
 8128ec2:	071a      	lsls	r2, r3, #28
 8128ec4:	bf04      	itt	eq
 8128ec6:	091b      	lsreq	r3, r3, #4
 8128ec8:	3004      	addeq	r0, #4
 8128eca:	079a      	lsls	r2, r3, #30
 8128ecc:	bf04      	itt	eq
 8128ece:	089b      	lsreq	r3, r3, #2
 8128ed0:	3002      	addeq	r0, #2
 8128ed2:	07da      	lsls	r2, r3, #31
 8128ed4:	d403      	bmi.n	8128ede <__lo0bits+0x4e>
 8128ed6:	085b      	lsrs	r3, r3, #1
 8128ed8:	f100 0001 	add.w	r0, r0, #1
 8128edc:	d005      	beq.n	8128eea <__lo0bits+0x5a>
 8128ede:	600b      	str	r3, [r1, #0]
 8128ee0:	4770      	bx	lr
 8128ee2:	4610      	mov	r0, r2
 8128ee4:	e7e9      	b.n	8128eba <__lo0bits+0x2a>
 8128ee6:	2000      	movs	r0, #0
 8128ee8:	4770      	bx	lr
 8128eea:	2020      	movs	r0, #32
 8128eec:	4770      	bx	lr
 8128eee:	Address 0x0000000008128eee is out of bounds.


08128ef0 <__i2b>:
 8128ef0:	b510      	push	{r4, lr}
 8128ef2:	460c      	mov	r4, r1
 8128ef4:	2101      	movs	r1, #1
 8128ef6:	f7ff ff03 	bl	8128d00 <_Balloc>
 8128efa:	4602      	mov	r2, r0
 8128efc:	b928      	cbnz	r0, 8128f0a <__i2b+0x1a>
 8128efe:	4b05      	ldr	r3, [pc, #20]	; (8128f14 <__i2b+0x24>)
 8128f00:	4805      	ldr	r0, [pc, #20]	; (8128f18 <__i2b+0x28>)
 8128f02:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8128f06:	f7fe fe63 	bl	8127bd0 <__assert_func>
 8128f0a:	2301      	movs	r3, #1
 8128f0c:	6144      	str	r4, [r0, #20]
 8128f0e:	6103      	str	r3, [r0, #16]
 8128f10:	bd10      	pop	{r4, pc}
 8128f12:	bf00      	nop
 8128f14:	081477c1 	.word	0x081477c1
 8128f18:	081477d2 	.word	0x081477d2

08128f1c <__multiply>:
 8128f1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8128f20:	4691      	mov	r9, r2
 8128f22:	690a      	ldr	r2, [r1, #16]
 8128f24:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8128f28:	429a      	cmp	r2, r3
 8128f2a:	bfb8      	it	lt
 8128f2c:	460b      	movlt	r3, r1
 8128f2e:	460c      	mov	r4, r1
 8128f30:	bfbc      	itt	lt
 8128f32:	464c      	movlt	r4, r9
 8128f34:	4699      	movlt	r9, r3
 8128f36:	6927      	ldr	r7, [r4, #16]
 8128f38:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8128f3c:	68a3      	ldr	r3, [r4, #8]
 8128f3e:	6861      	ldr	r1, [r4, #4]
 8128f40:	eb07 060a 	add.w	r6, r7, sl
 8128f44:	42b3      	cmp	r3, r6
 8128f46:	b085      	sub	sp, #20
 8128f48:	bfb8      	it	lt
 8128f4a:	3101      	addlt	r1, #1
 8128f4c:	f7ff fed8 	bl	8128d00 <_Balloc>
 8128f50:	b930      	cbnz	r0, 8128f60 <__multiply+0x44>
 8128f52:	4602      	mov	r2, r0
 8128f54:	4b44      	ldr	r3, [pc, #272]	; (8129068 <__multiply+0x14c>)
 8128f56:	4845      	ldr	r0, [pc, #276]	; (812906c <__multiply+0x150>)
 8128f58:	f240 115d 	movw	r1, #349	; 0x15d
 8128f5c:	f7fe fe38 	bl	8127bd0 <__assert_func>
 8128f60:	f100 0514 	add.w	r5, r0, #20
 8128f64:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8128f68:	462b      	mov	r3, r5
 8128f6a:	2200      	movs	r2, #0
 8128f6c:	4543      	cmp	r3, r8
 8128f6e:	d321      	bcc.n	8128fb4 <__multiply+0x98>
 8128f70:	f104 0314 	add.w	r3, r4, #20
 8128f74:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8128f78:	f109 0314 	add.w	r3, r9, #20
 8128f7c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8128f80:	9202      	str	r2, [sp, #8]
 8128f82:	1b3a      	subs	r2, r7, r4
 8128f84:	3a15      	subs	r2, #21
 8128f86:	f022 0203 	bic.w	r2, r2, #3
 8128f8a:	3204      	adds	r2, #4
 8128f8c:	f104 0115 	add.w	r1, r4, #21
 8128f90:	428f      	cmp	r7, r1
 8128f92:	bf38      	it	cc
 8128f94:	2204      	movcc	r2, #4
 8128f96:	9201      	str	r2, [sp, #4]
 8128f98:	9a02      	ldr	r2, [sp, #8]
 8128f9a:	9303      	str	r3, [sp, #12]
 8128f9c:	429a      	cmp	r2, r3
 8128f9e:	d80c      	bhi.n	8128fba <__multiply+0x9e>
 8128fa0:	2e00      	cmp	r6, #0
 8128fa2:	dd03      	ble.n	8128fac <__multiply+0x90>
 8128fa4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8128fa8:	2b00      	cmp	r3, #0
 8128faa:	d05a      	beq.n	8129062 <__multiply+0x146>
 8128fac:	6106      	str	r6, [r0, #16]
 8128fae:	b005      	add	sp, #20
 8128fb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8128fb4:	f843 2b04 	str.w	r2, [r3], #4
 8128fb8:	e7d8      	b.n	8128f6c <__multiply+0x50>
 8128fba:	f8b3 a000 	ldrh.w	sl, [r3]
 8128fbe:	f1ba 0f00 	cmp.w	sl, #0
 8128fc2:	d024      	beq.n	812900e <__multiply+0xf2>
 8128fc4:	f104 0e14 	add.w	lr, r4, #20
 8128fc8:	46a9      	mov	r9, r5
 8128fca:	f04f 0c00 	mov.w	ip, #0
 8128fce:	f85e 2b04 	ldr.w	r2, [lr], #4
 8128fd2:	f8d9 1000 	ldr.w	r1, [r9]
 8128fd6:	fa1f fb82 	uxth.w	fp, r2
 8128fda:	b289      	uxth	r1, r1
 8128fdc:	fb0a 110b 	mla	r1, sl, fp, r1
 8128fe0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8128fe4:	f8d9 2000 	ldr.w	r2, [r9]
 8128fe8:	4461      	add	r1, ip
 8128fea:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8128fee:	fb0a c20b 	mla	r2, sl, fp, ip
 8128ff2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8128ff6:	b289      	uxth	r1, r1
 8128ff8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8128ffc:	4577      	cmp	r7, lr
 8128ffe:	f849 1b04 	str.w	r1, [r9], #4
 8129002:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8129006:	d8e2      	bhi.n	8128fce <__multiply+0xb2>
 8129008:	9a01      	ldr	r2, [sp, #4]
 812900a:	f845 c002 	str.w	ip, [r5, r2]
 812900e:	9a03      	ldr	r2, [sp, #12]
 8129010:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8129014:	3304      	adds	r3, #4
 8129016:	f1b9 0f00 	cmp.w	r9, #0
 812901a:	d020      	beq.n	812905e <__multiply+0x142>
 812901c:	6829      	ldr	r1, [r5, #0]
 812901e:	f104 0c14 	add.w	ip, r4, #20
 8129022:	46ae      	mov	lr, r5
 8129024:	f04f 0a00 	mov.w	sl, #0
 8129028:	f8bc b000 	ldrh.w	fp, [ip]
 812902c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8129030:	fb09 220b 	mla	r2, r9, fp, r2
 8129034:	4492      	add	sl, r2
 8129036:	b289      	uxth	r1, r1
 8129038:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 812903c:	f84e 1b04 	str.w	r1, [lr], #4
 8129040:	f85c 2b04 	ldr.w	r2, [ip], #4
 8129044:	f8be 1000 	ldrh.w	r1, [lr]
 8129048:	0c12      	lsrs	r2, r2, #16
 812904a:	fb09 1102 	mla	r1, r9, r2, r1
 812904e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8129052:	4567      	cmp	r7, ip
 8129054:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8129058:	d8e6      	bhi.n	8129028 <__multiply+0x10c>
 812905a:	9a01      	ldr	r2, [sp, #4]
 812905c:	50a9      	str	r1, [r5, r2]
 812905e:	3504      	adds	r5, #4
 8129060:	e79a      	b.n	8128f98 <__multiply+0x7c>
 8129062:	3e01      	subs	r6, #1
 8129064:	e79c      	b.n	8128fa0 <__multiply+0x84>
 8129066:	bf00      	nop
 8129068:	081477c1 	.word	0x081477c1
 812906c:	081477d2 	.word	0x081477d2

08129070 <__pow5mult>:
 8129070:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8129074:	4615      	mov	r5, r2
 8129076:	f012 0203 	ands.w	r2, r2, #3
 812907a:	4606      	mov	r6, r0
 812907c:	460f      	mov	r7, r1
 812907e:	d007      	beq.n	8129090 <__pow5mult+0x20>
 8129080:	4c25      	ldr	r4, [pc, #148]	; (8129118 <__pow5mult+0xa8>)
 8129082:	3a01      	subs	r2, #1
 8129084:	2300      	movs	r3, #0
 8129086:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 812908a:	f7ff fe9b 	bl	8128dc4 <__multadd>
 812908e:	4607      	mov	r7, r0
 8129090:	10ad      	asrs	r5, r5, #2
 8129092:	d03d      	beq.n	8129110 <__pow5mult+0xa0>
 8129094:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8129096:	b97c      	cbnz	r4, 81290b8 <__pow5mult+0x48>
 8129098:	2010      	movs	r0, #16
 812909a:	f7fc f965 	bl	8125368 <malloc>
 812909e:	4602      	mov	r2, r0
 81290a0:	6270      	str	r0, [r6, #36]	; 0x24
 81290a2:	b928      	cbnz	r0, 81290b0 <__pow5mult+0x40>
 81290a4:	4b1d      	ldr	r3, [pc, #116]	; (812911c <__pow5mult+0xac>)
 81290a6:	481e      	ldr	r0, [pc, #120]	; (8129120 <__pow5mult+0xb0>)
 81290a8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 81290ac:	f7fe fd90 	bl	8127bd0 <__assert_func>
 81290b0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 81290b4:	6004      	str	r4, [r0, #0]
 81290b6:	60c4      	str	r4, [r0, #12]
 81290b8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 81290bc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 81290c0:	b94c      	cbnz	r4, 81290d6 <__pow5mult+0x66>
 81290c2:	f240 2171 	movw	r1, #625	; 0x271
 81290c6:	4630      	mov	r0, r6
 81290c8:	f7ff ff12 	bl	8128ef0 <__i2b>
 81290cc:	2300      	movs	r3, #0
 81290ce:	f8c8 0008 	str.w	r0, [r8, #8]
 81290d2:	4604      	mov	r4, r0
 81290d4:	6003      	str	r3, [r0, #0]
 81290d6:	f04f 0900 	mov.w	r9, #0
 81290da:	07eb      	lsls	r3, r5, #31
 81290dc:	d50a      	bpl.n	81290f4 <__pow5mult+0x84>
 81290de:	4639      	mov	r1, r7
 81290e0:	4622      	mov	r2, r4
 81290e2:	4630      	mov	r0, r6
 81290e4:	f7ff ff1a 	bl	8128f1c <__multiply>
 81290e8:	4639      	mov	r1, r7
 81290ea:	4680      	mov	r8, r0
 81290ec:	4630      	mov	r0, r6
 81290ee:	f7ff fe47 	bl	8128d80 <_Bfree>
 81290f2:	4647      	mov	r7, r8
 81290f4:	106d      	asrs	r5, r5, #1
 81290f6:	d00b      	beq.n	8129110 <__pow5mult+0xa0>
 81290f8:	6820      	ldr	r0, [r4, #0]
 81290fa:	b938      	cbnz	r0, 812910c <__pow5mult+0x9c>
 81290fc:	4622      	mov	r2, r4
 81290fe:	4621      	mov	r1, r4
 8129100:	4630      	mov	r0, r6
 8129102:	f7ff ff0b 	bl	8128f1c <__multiply>
 8129106:	6020      	str	r0, [r4, #0]
 8129108:	f8c0 9000 	str.w	r9, [r0]
 812910c:	4604      	mov	r4, r0
 812910e:	e7e4      	b.n	81290da <__pow5mult+0x6a>
 8129110:	4638      	mov	r0, r7
 8129112:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8129116:	bf00      	nop
 8129118:	08147920 	.word	0x08147920
 812911c:	081471e8 	.word	0x081471e8
 8129120:	081477d2 	.word	0x081477d2

08129124 <__lshift>:
 8129124:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8129128:	460c      	mov	r4, r1
 812912a:	6849      	ldr	r1, [r1, #4]
 812912c:	6923      	ldr	r3, [r4, #16]
 812912e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8129132:	68a3      	ldr	r3, [r4, #8]
 8129134:	4607      	mov	r7, r0
 8129136:	4691      	mov	r9, r2
 8129138:	ea4f 1a62 	mov.w	sl, r2, asr #5
 812913c:	f108 0601 	add.w	r6, r8, #1
 8129140:	42b3      	cmp	r3, r6
 8129142:	db0b      	blt.n	812915c <__lshift+0x38>
 8129144:	4638      	mov	r0, r7
 8129146:	f7ff fddb 	bl	8128d00 <_Balloc>
 812914a:	4605      	mov	r5, r0
 812914c:	b948      	cbnz	r0, 8129162 <__lshift+0x3e>
 812914e:	4602      	mov	r2, r0
 8129150:	4b2a      	ldr	r3, [pc, #168]	; (81291fc <__lshift+0xd8>)
 8129152:	482b      	ldr	r0, [pc, #172]	; (8129200 <__lshift+0xdc>)
 8129154:	f240 11d9 	movw	r1, #473	; 0x1d9
 8129158:	f7fe fd3a 	bl	8127bd0 <__assert_func>
 812915c:	3101      	adds	r1, #1
 812915e:	005b      	lsls	r3, r3, #1
 8129160:	e7ee      	b.n	8129140 <__lshift+0x1c>
 8129162:	2300      	movs	r3, #0
 8129164:	f100 0114 	add.w	r1, r0, #20
 8129168:	f100 0210 	add.w	r2, r0, #16
 812916c:	4618      	mov	r0, r3
 812916e:	4553      	cmp	r3, sl
 8129170:	db37      	blt.n	81291e2 <__lshift+0xbe>
 8129172:	6920      	ldr	r0, [r4, #16]
 8129174:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8129178:	f104 0314 	add.w	r3, r4, #20
 812917c:	f019 091f 	ands.w	r9, r9, #31
 8129180:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8129184:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8129188:	d02f      	beq.n	81291ea <__lshift+0xc6>
 812918a:	f1c9 0e20 	rsb	lr, r9, #32
 812918e:	468a      	mov	sl, r1
 8129190:	f04f 0c00 	mov.w	ip, #0
 8129194:	681a      	ldr	r2, [r3, #0]
 8129196:	fa02 f209 	lsl.w	r2, r2, r9
 812919a:	ea42 020c 	orr.w	r2, r2, ip
 812919e:	f84a 2b04 	str.w	r2, [sl], #4
 81291a2:	f853 2b04 	ldr.w	r2, [r3], #4
 81291a6:	4298      	cmp	r0, r3
 81291a8:	fa22 fc0e 	lsr.w	ip, r2, lr
 81291ac:	d8f2      	bhi.n	8129194 <__lshift+0x70>
 81291ae:	1b03      	subs	r3, r0, r4
 81291b0:	3b15      	subs	r3, #21
 81291b2:	f023 0303 	bic.w	r3, r3, #3
 81291b6:	3304      	adds	r3, #4
 81291b8:	f104 0215 	add.w	r2, r4, #21
 81291bc:	4290      	cmp	r0, r2
 81291be:	bf38      	it	cc
 81291c0:	2304      	movcc	r3, #4
 81291c2:	f841 c003 	str.w	ip, [r1, r3]
 81291c6:	f1bc 0f00 	cmp.w	ip, #0
 81291ca:	d001      	beq.n	81291d0 <__lshift+0xac>
 81291cc:	f108 0602 	add.w	r6, r8, #2
 81291d0:	3e01      	subs	r6, #1
 81291d2:	4638      	mov	r0, r7
 81291d4:	612e      	str	r6, [r5, #16]
 81291d6:	4621      	mov	r1, r4
 81291d8:	f7ff fdd2 	bl	8128d80 <_Bfree>
 81291dc:	4628      	mov	r0, r5
 81291de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 81291e2:	f842 0f04 	str.w	r0, [r2, #4]!
 81291e6:	3301      	adds	r3, #1
 81291e8:	e7c1      	b.n	812916e <__lshift+0x4a>
 81291ea:	3904      	subs	r1, #4
 81291ec:	f853 2b04 	ldr.w	r2, [r3], #4
 81291f0:	f841 2f04 	str.w	r2, [r1, #4]!
 81291f4:	4298      	cmp	r0, r3
 81291f6:	d8f9      	bhi.n	81291ec <__lshift+0xc8>
 81291f8:	e7ea      	b.n	81291d0 <__lshift+0xac>
 81291fa:	bf00      	nop
 81291fc:	081477c1 	.word	0x081477c1
 8129200:	081477d2 	.word	0x081477d2

08129204 <__mcmp>:
 8129204:	b530      	push	{r4, r5, lr}
 8129206:	6902      	ldr	r2, [r0, #16]
 8129208:	690c      	ldr	r4, [r1, #16]
 812920a:	1b12      	subs	r2, r2, r4
 812920c:	d10e      	bne.n	812922c <__mcmp+0x28>
 812920e:	f100 0314 	add.w	r3, r0, #20
 8129212:	3114      	adds	r1, #20
 8129214:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8129218:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 812921c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8129220:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8129224:	42a5      	cmp	r5, r4
 8129226:	d003      	beq.n	8129230 <__mcmp+0x2c>
 8129228:	d305      	bcc.n	8129236 <__mcmp+0x32>
 812922a:	2201      	movs	r2, #1
 812922c:	4610      	mov	r0, r2
 812922e:	bd30      	pop	{r4, r5, pc}
 8129230:	4283      	cmp	r3, r0
 8129232:	d3f3      	bcc.n	812921c <__mcmp+0x18>
 8129234:	e7fa      	b.n	812922c <__mcmp+0x28>
 8129236:	f04f 32ff 	mov.w	r2, #4294967295
 812923a:	e7f7      	b.n	812922c <__mcmp+0x28>

0812923c <__mdiff>:
 812923c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8129240:	460c      	mov	r4, r1
 8129242:	4606      	mov	r6, r0
 8129244:	4611      	mov	r1, r2
 8129246:	4620      	mov	r0, r4
 8129248:	4690      	mov	r8, r2
 812924a:	f7ff ffdb 	bl	8129204 <__mcmp>
 812924e:	1e05      	subs	r5, r0, #0
 8129250:	d110      	bne.n	8129274 <__mdiff+0x38>
 8129252:	4629      	mov	r1, r5
 8129254:	4630      	mov	r0, r6
 8129256:	f7ff fd53 	bl	8128d00 <_Balloc>
 812925a:	b930      	cbnz	r0, 812926a <__mdiff+0x2e>
 812925c:	4b3a      	ldr	r3, [pc, #232]	; (8129348 <__mdiff+0x10c>)
 812925e:	4602      	mov	r2, r0
 8129260:	f240 2132 	movw	r1, #562	; 0x232
 8129264:	4839      	ldr	r0, [pc, #228]	; (812934c <__mdiff+0x110>)
 8129266:	f7fe fcb3 	bl	8127bd0 <__assert_func>
 812926a:	2301      	movs	r3, #1
 812926c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8129270:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8129274:	bfa4      	itt	ge
 8129276:	4643      	movge	r3, r8
 8129278:	46a0      	movge	r8, r4
 812927a:	4630      	mov	r0, r6
 812927c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8129280:	bfa6      	itte	ge
 8129282:	461c      	movge	r4, r3
 8129284:	2500      	movge	r5, #0
 8129286:	2501      	movlt	r5, #1
 8129288:	f7ff fd3a 	bl	8128d00 <_Balloc>
 812928c:	b920      	cbnz	r0, 8129298 <__mdiff+0x5c>
 812928e:	4b2e      	ldr	r3, [pc, #184]	; (8129348 <__mdiff+0x10c>)
 8129290:	4602      	mov	r2, r0
 8129292:	f44f 7110 	mov.w	r1, #576	; 0x240
 8129296:	e7e5      	b.n	8129264 <__mdiff+0x28>
 8129298:	f8d8 7010 	ldr.w	r7, [r8, #16]
 812929c:	6926      	ldr	r6, [r4, #16]
 812929e:	60c5      	str	r5, [r0, #12]
 81292a0:	f104 0914 	add.w	r9, r4, #20
 81292a4:	f108 0514 	add.w	r5, r8, #20
 81292a8:	f100 0e14 	add.w	lr, r0, #20
 81292ac:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 81292b0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 81292b4:	f108 0210 	add.w	r2, r8, #16
 81292b8:	46f2      	mov	sl, lr
 81292ba:	2100      	movs	r1, #0
 81292bc:	f859 3b04 	ldr.w	r3, [r9], #4
 81292c0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 81292c4:	fa1f f883 	uxth.w	r8, r3
 81292c8:	fa11 f18b 	uxtah	r1, r1, fp
 81292cc:	0c1b      	lsrs	r3, r3, #16
 81292ce:	eba1 0808 	sub.w	r8, r1, r8
 81292d2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 81292d6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 81292da:	fa1f f888 	uxth.w	r8, r8
 81292de:	1419      	asrs	r1, r3, #16
 81292e0:	454e      	cmp	r6, r9
 81292e2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 81292e6:	f84a 3b04 	str.w	r3, [sl], #4
 81292ea:	d8e7      	bhi.n	81292bc <__mdiff+0x80>
 81292ec:	1b33      	subs	r3, r6, r4
 81292ee:	3b15      	subs	r3, #21
 81292f0:	f023 0303 	bic.w	r3, r3, #3
 81292f4:	3304      	adds	r3, #4
 81292f6:	3415      	adds	r4, #21
 81292f8:	42a6      	cmp	r6, r4
 81292fa:	bf38      	it	cc
 81292fc:	2304      	movcc	r3, #4
 81292fe:	441d      	add	r5, r3
 8129300:	4473      	add	r3, lr
 8129302:	469e      	mov	lr, r3
 8129304:	462e      	mov	r6, r5
 8129306:	4566      	cmp	r6, ip
 8129308:	d30e      	bcc.n	8129328 <__mdiff+0xec>
 812930a:	f10c 0203 	add.w	r2, ip, #3
 812930e:	1b52      	subs	r2, r2, r5
 8129310:	f022 0203 	bic.w	r2, r2, #3
 8129314:	3d03      	subs	r5, #3
 8129316:	45ac      	cmp	ip, r5
 8129318:	bf38      	it	cc
 812931a:	2200      	movcc	r2, #0
 812931c:	441a      	add	r2, r3
 812931e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8129322:	b17b      	cbz	r3, 8129344 <__mdiff+0x108>
 8129324:	6107      	str	r7, [r0, #16]
 8129326:	e7a3      	b.n	8129270 <__mdiff+0x34>
 8129328:	f856 8b04 	ldr.w	r8, [r6], #4
 812932c:	fa11 f288 	uxtah	r2, r1, r8
 8129330:	1414      	asrs	r4, r2, #16
 8129332:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8129336:	b292      	uxth	r2, r2
 8129338:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 812933c:	f84e 2b04 	str.w	r2, [lr], #4
 8129340:	1421      	asrs	r1, r4, #16
 8129342:	e7e0      	b.n	8129306 <__mdiff+0xca>
 8129344:	3f01      	subs	r7, #1
 8129346:	e7ea      	b.n	812931e <__mdiff+0xe2>
 8129348:	081477c1 	.word	0x081477c1
 812934c:	081477d2 	.word	0x081477d2

08129350 <__d2b>:
 8129350:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8129354:	4689      	mov	r9, r1
 8129356:	2101      	movs	r1, #1
 8129358:	ec57 6b10 	vmov	r6, r7, d0
 812935c:	4690      	mov	r8, r2
 812935e:	f7ff fccf 	bl	8128d00 <_Balloc>
 8129362:	4604      	mov	r4, r0
 8129364:	b930      	cbnz	r0, 8129374 <__d2b+0x24>
 8129366:	4602      	mov	r2, r0
 8129368:	4b25      	ldr	r3, [pc, #148]	; (8129400 <__d2b+0xb0>)
 812936a:	4826      	ldr	r0, [pc, #152]	; (8129404 <__d2b+0xb4>)
 812936c:	f240 310a 	movw	r1, #778	; 0x30a
 8129370:	f7fe fc2e 	bl	8127bd0 <__assert_func>
 8129374:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8129378:	f3c7 0313 	ubfx	r3, r7, #0, #20
 812937c:	bb35      	cbnz	r5, 81293cc <__d2b+0x7c>
 812937e:	2e00      	cmp	r6, #0
 8129380:	9301      	str	r3, [sp, #4]
 8129382:	d028      	beq.n	81293d6 <__d2b+0x86>
 8129384:	4668      	mov	r0, sp
 8129386:	9600      	str	r6, [sp, #0]
 8129388:	f7ff fd82 	bl	8128e90 <__lo0bits>
 812938c:	9900      	ldr	r1, [sp, #0]
 812938e:	b300      	cbz	r0, 81293d2 <__d2b+0x82>
 8129390:	9a01      	ldr	r2, [sp, #4]
 8129392:	f1c0 0320 	rsb	r3, r0, #32
 8129396:	fa02 f303 	lsl.w	r3, r2, r3
 812939a:	430b      	orrs	r3, r1
 812939c:	40c2      	lsrs	r2, r0
 812939e:	6163      	str	r3, [r4, #20]
 81293a0:	9201      	str	r2, [sp, #4]
 81293a2:	9b01      	ldr	r3, [sp, #4]
 81293a4:	61a3      	str	r3, [r4, #24]
 81293a6:	2b00      	cmp	r3, #0
 81293a8:	bf14      	ite	ne
 81293aa:	2202      	movne	r2, #2
 81293ac:	2201      	moveq	r2, #1
 81293ae:	6122      	str	r2, [r4, #16]
 81293b0:	b1d5      	cbz	r5, 81293e8 <__d2b+0x98>
 81293b2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 81293b6:	4405      	add	r5, r0
 81293b8:	f8c9 5000 	str.w	r5, [r9]
 81293bc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 81293c0:	f8c8 0000 	str.w	r0, [r8]
 81293c4:	4620      	mov	r0, r4
 81293c6:	b003      	add	sp, #12
 81293c8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 81293cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 81293d0:	e7d5      	b.n	812937e <__d2b+0x2e>
 81293d2:	6161      	str	r1, [r4, #20]
 81293d4:	e7e5      	b.n	81293a2 <__d2b+0x52>
 81293d6:	a801      	add	r0, sp, #4
 81293d8:	f7ff fd5a 	bl	8128e90 <__lo0bits>
 81293dc:	9b01      	ldr	r3, [sp, #4]
 81293de:	6163      	str	r3, [r4, #20]
 81293e0:	2201      	movs	r2, #1
 81293e2:	6122      	str	r2, [r4, #16]
 81293e4:	3020      	adds	r0, #32
 81293e6:	e7e3      	b.n	81293b0 <__d2b+0x60>
 81293e8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 81293ec:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 81293f0:	f8c9 0000 	str.w	r0, [r9]
 81293f4:	6918      	ldr	r0, [r3, #16]
 81293f6:	f7ff fd2b 	bl	8128e50 <__hi0bits>
 81293fa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 81293fe:	e7df      	b.n	81293c0 <__d2b+0x70>
 8129400:	081477c1 	.word	0x081477c1
 8129404:	081477d2 	.word	0x081477d2

08129408 <_calloc_r>:
 8129408:	b537      	push	{r0, r1, r2, r4, r5, lr}
 812940a:	fba1 2402 	umull	r2, r4, r1, r2
 812940e:	b94c      	cbnz	r4, 8129424 <_calloc_r+0x1c>
 8129410:	4611      	mov	r1, r2
 8129412:	9201      	str	r2, [sp, #4]
 8129414:	f7fc fad6 	bl	81259c4 <_malloc_r>
 8129418:	9a01      	ldr	r2, [sp, #4]
 812941a:	4605      	mov	r5, r0
 812941c:	b930      	cbnz	r0, 812942c <_calloc_r+0x24>
 812941e:	4628      	mov	r0, r5
 8129420:	b003      	add	sp, #12
 8129422:	bd30      	pop	{r4, r5, pc}
 8129424:	220c      	movs	r2, #12
 8129426:	6002      	str	r2, [r0, #0]
 8129428:	2500      	movs	r5, #0
 812942a:	e7f8      	b.n	812941e <_calloc_r+0x16>
 812942c:	4621      	mov	r1, r4
 812942e:	f7fb ffe3 	bl	81253f8 <memset>
 8129432:	e7f4      	b.n	812941e <_calloc_r+0x16>

08129434 <__ssputs_r>:
 8129434:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8129438:	688e      	ldr	r6, [r1, #8]
 812943a:	429e      	cmp	r6, r3
 812943c:	4682      	mov	sl, r0
 812943e:	460c      	mov	r4, r1
 8129440:	4690      	mov	r8, r2
 8129442:	461f      	mov	r7, r3
 8129444:	d838      	bhi.n	81294b8 <__ssputs_r+0x84>
 8129446:	898a      	ldrh	r2, [r1, #12]
 8129448:	f412 6f90 	tst.w	r2, #1152	; 0x480
 812944c:	d032      	beq.n	81294b4 <__ssputs_r+0x80>
 812944e:	6825      	ldr	r5, [r4, #0]
 8129450:	6909      	ldr	r1, [r1, #16]
 8129452:	eba5 0901 	sub.w	r9, r5, r1
 8129456:	6965      	ldr	r5, [r4, #20]
 8129458:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 812945c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8129460:	3301      	adds	r3, #1
 8129462:	444b      	add	r3, r9
 8129464:	106d      	asrs	r5, r5, #1
 8129466:	429d      	cmp	r5, r3
 8129468:	bf38      	it	cc
 812946a:	461d      	movcc	r5, r3
 812946c:	0553      	lsls	r3, r2, #21
 812946e:	d531      	bpl.n	81294d4 <__ssputs_r+0xa0>
 8129470:	4629      	mov	r1, r5
 8129472:	f7fc faa7 	bl	81259c4 <_malloc_r>
 8129476:	4606      	mov	r6, r0
 8129478:	b950      	cbnz	r0, 8129490 <__ssputs_r+0x5c>
 812947a:	230c      	movs	r3, #12
 812947c:	f8ca 3000 	str.w	r3, [sl]
 8129480:	89a3      	ldrh	r3, [r4, #12]
 8129482:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8129486:	81a3      	strh	r3, [r4, #12]
 8129488:	f04f 30ff 	mov.w	r0, #4294967295
 812948c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8129490:	6921      	ldr	r1, [r4, #16]
 8129492:	464a      	mov	r2, r9
 8129494:	f7fb ff88 	bl	81253a8 <memcpy>
 8129498:	89a3      	ldrh	r3, [r4, #12]
 812949a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 812949e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 81294a2:	81a3      	strh	r3, [r4, #12]
 81294a4:	6126      	str	r6, [r4, #16]
 81294a6:	6165      	str	r5, [r4, #20]
 81294a8:	444e      	add	r6, r9
 81294aa:	eba5 0509 	sub.w	r5, r5, r9
 81294ae:	6026      	str	r6, [r4, #0]
 81294b0:	60a5      	str	r5, [r4, #8]
 81294b2:	463e      	mov	r6, r7
 81294b4:	42be      	cmp	r6, r7
 81294b6:	d900      	bls.n	81294ba <__ssputs_r+0x86>
 81294b8:	463e      	mov	r6, r7
 81294ba:	6820      	ldr	r0, [r4, #0]
 81294bc:	4632      	mov	r2, r6
 81294be:	4641      	mov	r1, r8
 81294c0:	f7fb ff80 	bl	81253c4 <memmove>
 81294c4:	68a3      	ldr	r3, [r4, #8]
 81294c6:	1b9b      	subs	r3, r3, r6
 81294c8:	60a3      	str	r3, [r4, #8]
 81294ca:	6823      	ldr	r3, [r4, #0]
 81294cc:	4433      	add	r3, r6
 81294ce:	6023      	str	r3, [r4, #0]
 81294d0:	2000      	movs	r0, #0
 81294d2:	e7db      	b.n	812948c <__ssputs_r+0x58>
 81294d4:	462a      	mov	r2, r5
 81294d6:	f000 fec5 	bl	812a264 <_realloc_r>
 81294da:	4606      	mov	r6, r0
 81294dc:	2800      	cmp	r0, #0
 81294de:	d1e1      	bne.n	81294a4 <__ssputs_r+0x70>
 81294e0:	6921      	ldr	r1, [r4, #16]
 81294e2:	4650      	mov	r0, sl
 81294e4:	f7fc fa02 	bl	81258ec <_free_r>
 81294e8:	e7c7      	b.n	812947a <__ssputs_r+0x46>
 81294ea:	Address 0x00000000081294ea is out of bounds.


081294ec <_svfiprintf_r>:
 81294ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 81294f0:	4698      	mov	r8, r3
 81294f2:	898b      	ldrh	r3, [r1, #12]
 81294f4:	061b      	lsls	r3, r3, #24
 81294f6:	b09d      	sub	sp, #116	; 0x74
 81294f8:	4607      	mov	r7, r0
 81294fa:	460d      	mov	r5, r1
 81294fc:	4614      	mov	r4, r2
 81294fe:	d50e      	bpl.n	812951e <_svfiprintf_r+0x32>
 8129500:	690b      	ldr	r3, [r1, #16]
 8129502:	b963      	cbnz	r3, 812951e <_svfiprintf_r+0x32>
 8129504:	2140      	movs	r1, #64	; 0x40
 8129506:	f7fc fa5d 	bl	81259c4 <_malloc_r>
 812950a:	6028      	str	r0, [r5, #0]
 812950c:	6128      	str	r0, [r5, #16]
 812950e:	b920      	cbnz	r0, 812951a <_svfiprintf_r+0x2e>
 8129510:	230c      	movs	r3, #12
 8129512:	603b      	str	r3, [r7, #0]
 8129514:	f04f 30ff 	mov.w	r0, #4294967295
 8129518:	e0d1      	b.n	81296be <_svfiprintf_r+0x1d2>
 812951a:	2340      	movs	r3, #64	; 0x40
 812951c:	616b      	str	r3, [r5, #20]
 812951e:	2300      	movs	r3, #0
 8129520:	9309      	str	r3, [sp, #36]	; 0x24
 8129522:	2320      	movs	r3, #32
 8129524:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8129528:	f8cd 800c 	str.w	r8, [sp, #12]
 812952c:	2330      	movs	r3, #48	; 0x30
 812952e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 81296d8 <_svfiprintf_r+0x1ec>
 8129532:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8129536:	f04f 0901 	mov.w	r9, #1
 812953a:	4623      	mov	r3, r4
 812953c:	469a      	mov	sl, r3
 812953e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8129542:	b10a      	cbz	r2, 8129548 <_svfiprintf_r+0x5c>
 8129544:	2a25      	cmp	r2, #37	; 0x25
 8129546:	d1f9      	bne.n	812953c <_svfiprintf_r+0x50>
 8129548:	ebba 0b04 	subs.w	fp, sl, r4
 812954c:	d00b      	beq.n	8129566 <_svfiprintf_r+0x7a>
 812954e:	465b      	mov	r3, fp
 8129550:	4622      	mov	r2, r4
 8129552:	4629      	mov	r1, r5
 8129554:	4638      	mov	r0, r7
 8129556:	f7ff ff6d 	bl	8129434 <__ssputs_r>
 812955a:	3001      	adds	r0, #1
 812955c:	f000 80aa 	beq.w	81296b4 <_svfiprintf_r+0x1c8>
 8129560:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8129562:	445a      	add	r2, fp
 8129564:	9209      	str	r2, [sp, #36]	; 0x24
 8129566:	f89a 3000 	ldrb.w	r3, [sl]
 812956a:	2b00      	cmp	r3, #0
 812956c:	f000 80a2 	beq.w	81296b4 <_svfiprintf_r+0x1c8>
 8129570:	2300      	movs	r3, #0
 8129572:	f04f 32ff 	mov.w	r2, #4294967295
 8129576:	e9cd 2305 	strd	r2, r3, [sp, #20]
 812957a:	f10a 0a01 	add.w	sl, sl, #1
 812957e:	9304      	str	r3, [sp, #16]
 8129580:	9307      	str	r3, [sp, #28]
 8129582:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8129586:	931a      	str	r3, [sp, #104]	; 0x68
 8129588:	4654      	mov	r4, sl
 812958a:	2205      	movs	r2, #5
 812958c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8129590:	4851      	ldr	r0, [pc, #324]	; (81296d8 <_svfiprintf_r+0x1ec>)
 8129592:	f7d6 fe6d 	bl	8100270 <memchr>
 8129596:	9a04      	ldr	r2, [sp, #16]
 8129598:	b9d8      	cbnz	r0, 81295d2 <_svfiprintf_r+0xe6>
 812959a:	06d0      	lsls	r0, r2, #27
 812959c:	bf44      	itt	mi
 812959e:	2320      	movmi	r3, #32
 81295a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 81295a4:	0711      	lsls	r1, r2, #28
 81295a6:	bf44      	itt	mi
 81295a8:	232b      	movmi	r3, #43	; 0x2b
 81295aa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 81295ae:	f89a 3000 	ldrb.w	r3, [sl]
 81295b2:	2b2a      	cmp	r3, #42	; 0x2a
 81295b4:	d015      	beq.n	81295e2 <_svfiprintf_r+0xf6>
 81295b6:	9a07      	ldr	r2, [sp, #28]
 81295b8:	4654      	mov	r4, sl
 81295ba:	2000      	movs	r0, #0
 81295bc:	f04f 0c0a 	mov.w	ip, #10
 81295c0:	4621      	mov	r1, r4
 81295c2:	f811 3b01 	ldrb.w	r3, [r1], #1
 81295c6:	3b30      	subs	r3, #48	; 0x30
 81295c8:	2b09      	cmp	r3, #9
 81295ca:	d94e      	bls.n	812966a <_svfiprintf_r+0x17e>
 81295cc:	b1b0      	cbz	r0, 81295fc <_svfiprintf_r+0x110>
 81295ce:	9207      	str	r2, [sp, #28]
 81295d0:	e014      	b.n	81295fc <_svfiprintf_r+0x110>
 81295d2:	eba0 0308 	sub.w	r3, r0, r8
 81295d6:	fa09 f303 	lsl.w	r3, r9, r3
 81295da:	4313      	orrs	r3, r2
 81295dc:	9304      	str	r3, [sp, #16]
 81295de:	46a2      	mov	sl, r4
 81295e0:	e7d2      	b.n	8129588 <_svfiprintf_r+0x9c>
 81295e2:	9b03      	ldr	r3, [sp, #12]
 81295e4:	1d19      	adds	r1, r3, #4
 81295e6:	681b      	ldr	r3, [r3, #0]
 81295e8:	9103      	str	r1, [sp, #12]
 81295ea:	2b00      	cmp	r3, #0
 81295ec:	bfbb      	ittet	lt
 81295ee:	425b      	neglt	r3, r3
 81295f0:	f042 0202 	orrlt.w	r2, r2, #2
 81295f4:	9307      	strge	r3, [sp, #28]
 81295f6:	9307      	strlt	r3, [sp, #28]
 81295f8:	bfb8      	it	lt
 81295fa:	9204      	strlt	r2, [sp, #16]
 81295fc:	7823      	ldrb	r3, [r4, #0]
 81295fe:	2b2e      	cmp	r3, #46	; 0x2e
 8129600:	d10c      	bne.n	812961c <_svfiprintf_r+0x130>
 8129602:	7863      	ldrb	r3, [r4, #1]
 8129604:	2b2a      	cmp	r3, #42	; 0x2a
 8129606:	d135      	bne.n	8129674 <_svfiprintf_r+0x188>
 8129608:	9b03      	ldr	r3, [sp, #12]
 812960a:	1d1a      	adds	r2, r3, #4
 812960c:	681b      	ldr	r3, [r3, #0]
 812960e:	9203      	str	r2, [sp, #12]
 8129610:	2b00      	cmp	r3, #0
 8129612:	bfb8      	it	lt
 8129614:	f04f 33ff 	movlt.w	r3, #4294967295
 8129618:	3402      	adds	r4, #2
 812961a:	9305      	str	r3, [sp, #20]
 812961c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 81296e8 <_svfiprintf_r+0x1fc>
 8129620:	7821      	ldrb	r1, [r4, #0]
 8129622:	2203      	movs	r2, #3
 8129624:	4650      	mov	r0, sl
 8129626:	f7d6 fe23 	bl	8100270 <memchr>
 812962a:	b140      	cbz	r0, 812963e <_svfiprintf_r+0x152>
 812962c:	2340      	movs	r3, #64	; 0x40
 812962e:	eba0 000a 	sub.w	r0, r0, sl
 8129632:	fa03 f000 	lsl.w	r0, r3, r0
 8129636:	9b04      	ldr	r3, [sp, #16]
 8129638:	4303      	orrs	r3, r0
 812963a:	3401      	adds	r4, #1
 812963c:	9304      	str	r3, [sp, #16]
 812963e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8129642:	4826      	ldr	r0, [pc, #152]	; (81296dc <_svfiprintf_r+0x1f0>)
 8129644:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8129648:	2206      	movs	r2, #6
 812964a:	f7d6 fe11 	bl	8100270 <memchr>
 812964e:	2800      	cmp	r0, #0
 8129650:	d038      	beq.n	81296c4 <_svfiprintf_r+0x1d8>
 8129652:	4b23      	ldr	r3, [pc, #140]	; (81296e0 <_svfiprintf_r+0x1f4>)
 8129654:	bb1b      	cbnz	r3, 812969e <_svfiprintf_r+0x1b2>
 8129656:	9b03      	ldr	r3, [sp, #12]
 8129658:	3307      	adds	r3, #7
 812965a:	f023 0307 	bic.w	r3, r3, #7
 812965e:	3308      	adds	r3, #8
 8129660:	9303      	str	r3, [sp, #12]
 8129662:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8129664:	4433      	add	r3, r6
 8129666:	9309      	str	r3, [sp, #36]	; 0x24
 8129668:	e767      	b.n	812953a <_svfiprintf_r+0x4e>
 812966a:	fb0c 3202 	mla	r2, ip, r2, r3
 812966e:	460c      	mov	r4, r1
 8129670:	2001      	movs	r0, #1
 8129672:	e7a5      	b.n	81295c0 <_svfiprintf_r+0xd4>
 8129674:	2300      	movs	r3, #0
 8129676:	3401      	adds	r4, #1
 8129678:	9305      	str	r3, [sp, #20]
 812967a:	4619      	mov	r1, r3
 812967c:	f04f 0c0a 	mov.w	ip, #10
 8129680:	4620      	mov	r0, r4
 8129682:	f810 2b01 	ldrb.w	r2, [r0], #1
 8129686:	3a30      	subs	r2, #48	; 0x30
 8129688:	2a09      	cmp	r2, #9
 812968a:	d903      	bls.n	8129694 <_svfiprintf_r+0x1a8>
 812968c:	2b00      	cmp	r3, #0
 812968e:	d0c5      	beq.n	812961c <_svfiprintf_r+0x130>
 8129690:	9105      	str	r1, [sp, #20]
 8129692:	e7c3      	b.n	812961c <_svfiprintf_r+0x130>
 8129694:	fb0c 2101 	mla	r1, ip, r1, r2
 8129698:	4604      	mov	r4, r0
 812969a:	2301      	movs	r3, #1
 812969c:	e7f0      	b.n	8129680 <_svfiprintf_r+0x194>
 812969e:	ab03      	add	r3, sp, #12
 81296a0:	9300      	str	r3, [sp, #0]
 81296a2:	462a      	mov	r2, r5
 81296a4:	4b0f      	ldr	r3, [pc, #60]	; (81296e4 <_svfiprintf_r+0x1f8>)
 81296a6:	a904      	add	r1, sp, #16
 81296a8:	4638      	mov	r0, r7
 81296aa:	f7fc fa91 	bl	8125bd0 <_printf_float>
 81296ae:	1c42      	adds	r2, r0, #1
 81296b0:	4606      	mov	r6, r0
 81296b2:	d1d6      	bne.n	8129662 <_svfiprintf_r+0x176>
 81296b4:	89ab      	ldrh	r3, [r5, #12]
 81296b6:	065b      	lsls	r3, r3, #25
 81296b8:	f53f af2c 	bmi.w	8129514 <_svfiprintf_r+0x28>
 81296bc:	9809      	ldr	r0, [sp, #36]	; 0x24
 81296be:	b01d      	add	sp, #116	; 0x74
 81296c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 81296c4:	ab03      	add	r3, sp, #12
 81296c6:	9300      	str	r3, [sp, #0]
 81296c8:	462a      	mov	r2, r5
 81296ca:	4b06      	ldr	r3, [pc, #24]	; (81296e4 <_svfiprintf_r+0x1f8>)
 81296cc:	a904      	add	r1, sp, #16
 81296ce:	4638      	mov	r0, r7
 81296d0:	f7fc fd0a 	bl	81260e8 <_printf_i>
 81296d4:	e7eb      	b.n	81296ae <_svfiprintf_r+0x1c2>
 81296d6:	bf00      	nop
 81296d8:	0814792c 	.word	0x0814792c
 81296dc:	08147936 	.word	0x08147936
 81296e0:	08125bd1 	.word	0x08125bd1
 81296e4:	08129435 	.word	0x08129435
 81296e8:	08147932 	.word	0x08147932

081296ec <_sungetc_r>:
 81296ec:	b538      	push	{r3, r4, r5, lr}
 81296ee:	1c4b      	adds	r3, r1, #1
 81296f0:	4614      	mov	r4, r2
 81296f2:	d103      	bne.n	81296fc <_sungetc_r+0x10>
 81296f4:	f04f 35ff 	mov.w	r5, #4294967295
 81296f8:	4628      	mov	r0, r5
 81296fa:	bd38      	pop	{r3, r4, r5, pc}
 81296fc:	8993      	ldrh	r3, [r2, #12]
 81296fe:	f023 0320 	bic.w	r3, r3, #32
 8129702:	8193      	strh	r3, [r2, #12]
 8129704:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8129706:	6852      	ldr	r2, [r2, #4]
 8129708:	b2cd      	uxtb	r5, r1
 812970a:	b18b      	cbz	r3, 8129730 <_sungetc_r+0x44>
 812970c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 812970e:	4293      	cmp	r3, r2
 8129710:	dd08      	ble.n	8129724 <_sungetc_r+0x38>
 8129712:	6823      	ldr	r3, [r4, #0]
 8129714:	1e5a      	subs	r2, r3, #1
 8129716:	6022      	str	r2, [r4, #0]
 8129718:	f803 5c01 	strb.w	r5, [r3, #-1]
 812971c:	6863      	ldr	r3, [r4, #4]
 812971e:	3301      	adds	r3, #1
 8129720:	6063      	str	r3, [r4, #4]
 8129722:	e7e9      	b.n	81296f8 <_sungetc_r+0xc>
 8129724:	4621      	mov	r1, r4
 8129726:	f000 fd1b 	bl	812a160 <__submore>
 812972a:	2800      	cmp	r0, #0
 812972c:	d0f1      	beq.n	8129712 <_sungetc_r+0x26>
 812972e:	e7e1      	b.n	81296f4 <_sungetc_r+0x8>
 8129730:	6921      	ldr	r1, [r4, #16]
 8129732:	6823      	ldr	r3, [r4, #0]
 8129734:	b151      	cbz	r1, 812974c <_sungetc_r+0x60>
 8129736:	4299      	cmp	r1, r3
 8129738:	d208      	bcs.n	812974c <_sungetc_r+0x60>
 812973a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 812973e:	42a9      	cmp	r1, r5
 8129740:	d104      	bne.n	812974c <_sungetc_r+0x60>
 8129742:	3b01      	subs	r3, #1
 8129744:	3201      	adds	r2, #1
 8129746:	6023      	str	r3, [r4, #0]
 8129748:	6062      	str	r2, [r4, #4]
 812974a:	e7d5      	b.n	81296f8 <_sungetc_r+0xc>
 812974c:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8129750:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8129754:	6363      	str	r3, [r4, #52]	; 0x34
 8129756:	2303      	movs	r3, #3
 8129758:	63a3      	str	r3, [r4, #56]	; 0x38
 812975a:	4623      	mov	r3, r4
 812975c:	f803 5f46 	strb.w	r5, [r3, #70]!
 8129760:	6023      	str	r3, [r4, #0]
 8129762:	2301      	movs	r3, #1
 8129764:	e7dc      	b.n	8129720 <_sungetc_r+0x34>

08129766 <__ssrefill_r>:
 8129766:	b510      	push	{r4, lr}
 8129768:	460c      	mov	r4, r1
 812976a:	6b49      	ldr	r1, [r1, #52]	; 0x34
 812976c:	b169      	cbz	r1, 812978a <__ssrefill_r+0x24>
 812976e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8129772:	4299      	cmp	r1, r3
 8129774:	d001      	beq.n	812977a <__ssrefill_r+0x14>
 8129776:	f7fc f8b9 	bl	81258ec <_free_r>
 812977a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 812977c:	6063      	str	r3, [r4, #4]
 812977e:	2000      	movs	r0, #0
 8129780:	6360      	str	r0, [r4, #52]	; 0x34
 8129782:	b113      	cbz	r3, 812978a <__ssrefill_r+0x24>
 8129784:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8129786:	6023      	str	r3, [r4, #0]
 8129788:	bd10      	pop	{r4, pc}
 812978a:	6923      	ldr	r3, [r4, #16]
 812978c:	6023      	str	r3, [r4, #0]
 812978e:	2300      	movs	r3, #0
 8129790:	6063      	str	r3, [r4, #4]
 8129792:	89a3      	ldrh	r3, [r4, #12]
 8129794:	f043 0320 	orr.w	r3, r3, #32
 8129798:	81a3      	strh	r3, [r4, #12]
 812979a:	f04f 30ff 	mov.w	r0, #4294967295
 812979e:	e7f3      	b.n	8129788 <__ssrefill_r+0x22>

081297a0 <__ssvfiscanf_r>:
 81297a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 81297a4:	460c      	mov	r4, r1
 81297a6:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 81297aa:	2100      	movs	r1, #0
 81297ac:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 81297b0:	49a6      	ldr	r1, [pc, #664]	; (8129a4c <__ssvfiscanf_r+0x2ac>)
 81297b2:	91a0      	str	r1, [sp, #640]	; 0x280
 81297b4:	f10d 0804 	add.w	r8, sp, #4
 81297b8:	49a5      	ldr	r1, [pc, #660]	; (8129a50 <__ssvfiscanf_r+0x2b0>)
 81297ba:	4fa6      	ldr	r7, [pc, #664]	; (8129a54 <__ssvfiscanf_r+0x2b4>)
 81297bc:	f8df 9298 	ldr.w	r9, [pc, #664]	; 8129a58 <__ssvfiscanf_r+0x2b8>
 81297c0:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 81297c4:	4606      	mov	r6, r0
 81297c6:	91a1      	str	r1, [sp, #644]	; 0x284
 81297c8:	9300      	str	r3, [sp, #0]
 81297ca:	7813      	ldrb	r3, [r2, #0]
 81297cc:	2b00      	cmp	r3, #0
 81297ce:	f000 815a 	beq.w	8129a86 <__ssvfiscanf_r+0x2e6>
 81297d2:	5dd9      	ldrb	r1, [r3, r7]
 81297d4:	f011 0108 	ands.w	r1, r1, #8
 81297d8:	f102 0501 	add.w	r5, r2, #1
 81297dc:	d019      	beq.n	8129812 <__ssvfiscanf_r+0x72>
 81297de:	6863      	ldr	r3, [r4, #4]
 81297e0:	2b00      	cmp	r3, #0
 81297e2:	dd0f      	ble.n	8129804 <__ssvfiscanf_r+0x64>
 81297e4:	6823      	ldr	r3, [r4, #0]
 81297e6:	781a      	ldrb	r2, [r3, #0]
 81297e8:	5cba      	ldrb	r2, [r7, r2]
 81297ea:	0712      	lsls	r2, r2, #28
 81297ec:	d401      	bmi.n	81297f2 <__ssvfiscanf_r+0x52>
 81297ee:	462a      	mov	r2, r5
 81297f0:	e7eb      	b.n	81297ca <__ssvfiscanf_r+0x2a>
 81297f2:	9a45      	ldr	r2, [sp, #276]	; 0x114
 81297f4:	3201      	adds	r2, #1
 81297f6:	9245      	str	r2, [sp, #276]	; 0x114
 81297f8:	6862      	ldr	r2, [r4, #4]
 81297fa:	3301      	adds	r3, #1
 81297fc:	3a01      	subs	r2, #1
 81297fe:	6062      	str	r2, [r4, #4]
 8129800:	6023      	str	r3, [r4, #0]
 8129802:	e7ec      	b.n	81297de <__ssvfiscanf_r+0x3e>
 8129804:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8129806:	4621      	mov	r1, r4
 8129808:	4630      	mov	r0, r6
 812980a:	4798      	blx	r3
 812980c:	2800      	cmp	r0, #0
 812980e:	d0e9      	beq.n	81297e4 <__ssvfiscanf_r+0x44>
 8129810:	e7ed      	b.n	81297ee <__ssvfiscanf_r+0x4e>
 8129812:	2b25      	cmp	r3, #37	; 0x25
 8129814:	d012      	beq.n	812983c <__ssvfiscanf_r+0x9c>
 8129816:	469a      	mov	sl, r3
 8129818:	6863      	ldr	r3, [r4, #4]
 812981a:	2b00      	cmp	r3, #0
 812981c:	f340 8091 	ble.w	8129942 <__ssvfiscanf_r+0x1a2>
 8129820:	6822      	ldr	r2, [r4, #0]
 8129822:	7813      	ldrb	r3, [r2, #0]
 8129824:	4553      	cmp	r3, sl
 8129826:	f040 812e 	bne.w	8129a86 <__ssvfiscanf_r+0x2e6>
 812982a:	6863      	ldr	r3, [r4, #4]
 812982c:	3b01      	subs	r3, #1
 812982e:	6063      	str	r3, [r4, #4]
 8129830:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8129832:	3201      	adds	r2, #1
 8129834:	3301      	adds	r3, #1
 8129836:	6022      	str	r2, [r4, #0]
 8129838:	9345      	str	r3, [sp, #276]	; 0x114
 812983a:	e7d8      	b.n	81297ee <__ssvfiscanf_r+0x4e>
 812983c:	9141      	str	r1, [sp, #260]	; 0x104
 812983e:	9143      	str	r1, [sp, #268]	; 0x10c
 8129840:	7853      	ldrb	r3, [r2, #1]
 8129842:	2b2a      	cmp	r3, #42	; 0x2a
 8129844:	bf02      	ittt	eq
 8129846:	2310      	moveq	r3, #16
 8129848:	1c95      	addeq	r5, r2, #2
 812984a:	9341      	streq	r3, [sp, #260]	; 0x104
 812984c:	220a      	movs	r2, #10
 812984e:	46aa      	mov	sl, r5
 8129850:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8129854:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8129858:	2b09      	cmp	r3, #9
 812985a:	d91d      	bls.n	8129898 <__ssvfiscanf_r+0xf8>
 812985c:	487e      	ldr	r0, [pc, #504]	; (8129a58 <__ssvfiscanf_r+0x2b8>)
 812985e:	2203      	movs	r2, #3
 8129860:	f7d6 fd06 	bl	8100270 <memchr>
 8129864:	b140      	cbz	r0, 8129878 <__ssvfiscanf_r+0xd8>
 8129866:	2301      	movs	r3, #1
 8129868:	eba0 0009 	sub.w	r0, r0, r9
 812986c:	fa03 f000 	lsl.w	r0, r3, r0
 8129870:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8129872:	4318      	orrs	r0, r3
 8129874:	9041      	str	r0, [sp, #260]	; 0x104
 8129876:	4655      	mov	r5, sl
 8129878:	f815 3b01 	ldrb.w	r3, [r5], #1
 812987c:	2b78      	cmp	r3, #120	; 0x78
 812987e:	d806      	bhi.n	812988e <__ssvfiscanf_r+0xee>
 8129880:	2b57      	cmp	r3, #87	; 0x57
 8129882:	d810      	bhi.n	81298a6 <__ssvfiscanf_r+0x106>
 8129884:	2b25      	cmp	r3, #37	; 0x25
 8129886:	d0c6      	beq.n	8129816 <__ssvfiscanf_r+0x76>
 8129888:	d856      	bhi.n	8129938 <__ssvfiscanf_r+0x198>
 812988a:	2b00      	cmp	r3, #0
 812988c:	d064      	beq.n	8129958 <__ssvfiscanf_r+0x1b8>
 812988e:	2303      	movs	r3, #3
 8129890:	9347      	str	r3, [sp, #284]	; 0x11c
 8129892:	230a      	movs	r3, #10
 8129894:	9342      	str	r3, [sp, #264]	; 0x108
 8129896:	e071      	b.n	812997c <__ssvfiscanf_r+0x1dc>
 8129898:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 812989a:	fb02 1103 	mla	r1, r2, r3, r1
 812989e:	3930      	subs	r1, #48	; 0x30
 81298a0:	9143      	str	r1, [sp, #268]	; 0x10c
 81298a2:	4655      	mov	r5, sl
 81298a4:	e7d3      	b.n	812984e <__ssvfiscanf_r+0xae>
 81298a6:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 81298aa:	2a20      	cmp	r2, #32
 81298ac:	d8ef      	bhi.n	812988e <__ssvfiscanf_r+0xee>
 81298ae:	a101      	add	r1, pc, #4	; (adr r1, 81298b4 <__ssvfiscanf_r+0x114>)
 81298b0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 81298b4:	08129967 	.word	0x08129967
 81298b8:	0812988f 	.word	0x0812988f
 81298bc:	0812988f 	.word	0x0812988f
 81298c0:	081299c5 	.word	0x081299c5
 81298c4:	0812988f 	.word	0x0812988f
 81298c8:	0812988f 	.word	0x0812988f
 81298cc:	0812988f 	.word	0x0812988f
 81298d0:	0812988f 	.word	0x0812988f
 81298d4:	0812988f 	.word	0x0812988f
 81298d8:	0812988f 	.word	0x0812988f
 81298dc:	0812988f 	.word	0x0812988f
 81298e0:	081299db 	.word	0x081299db
 81298e4:	081299b1 	.word	0x081299b1
 81298e8:	0812993f 	.word	0x0812993f
 81298ec:	0812993f 	.word	0x0812993f
 81298f0:	0812993f 	.word	0x0812993f
 81298f4:	0812988f 	.word	0x0812988f
 81298f8:	081299b5 	.word	0x081299b5
 81298fc:	0812988f 	.word	0x0812988f
 8129900:	0812988f 	.word	0x0812988f
 8129904:	0812988f 	.word	0x0812988f
 8129908:	0812988f 	.word	0x0812988f
 812990c:	081299eb 	.word	0x081299eb
 8129910:	081299bd 	.word	0x081299bd
 8129914:	0812995f 	.word	0x0812995f
 8129918:	0812988f 	.word	0x0812988f
 812991c:	0812988f 	.word	0x0812988f
 8129920:	081299e7 	.word	0x081299e7
 8129924:	0812988f 	.word	0x0812988f
 8129928:	081299b1 	.word	0x081299b1
 812992c:	0812988f 	.word	0x0812988f
 8129930:	0812988f 	.word	0x0812988f
 8129934:	08129967 	.word	0x08129967
 8129938:	3b45      	subs	r3, #69	; 0x45
 812993a:	2b02      	cmp	r3, #2
 812993c:	d8a7      	bhi.n	812988e <__ssvfiscanf_r+0xee>
 812993e:	2305      	movs	r3, #5
 8129940:	e01b      	b.n	812997a <__ssvfiscanf_r+0x1da>
 8129942:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8129944:	4621      	mov	r1, r4
 8129946:	4630      	mov	r0, r6
 8129948:	4798      	blx	r3
 812994a:	2800      	cmp	r0, #0
 812994c:	f43f af68 	beq.w	8129820 <__ssvfiscanf_r+0x80>
 8129950:	9844      	ldr	r0, [sp, #272]	; 0x110
 8129952:	2800      	cmp	r0, #0
 8129954:	f040 808d 	bne.w	8129a72 <__ssvfiscanf_r+0x2d2>
 8129958:	f04f 30ff 	mov.w	r0, #4294967295
 812995c:	e08f      	b.n	8129a7e <__ssvfiscanf_r+0x2de>
 812995e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8129960:	f042 0220 	orr.w	r2, r2, #32
 8129964:	9241      	str	r2, [sp, #260]	; 0x104
 8129966:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8129968:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 812996c:	9241      	str	r2, [sp, #260]	; 0x104
 812996e:	2210      	movs	r2, #16
 8129970:	2b6f      	cmp	r3, #111	; 0x6f
 8129972:	9242      	str	r2, [sp, #264]	; 0x108
 8129974:	bf34      	ite	cc
 8129976:	2303      	movcc	r3, #3
 8129978:	2304      	movcs	r3, #4
 812997a:	9347      	str	r3, [sp, #284]	; 0x11c
 812997c:	6863      	ldr	r3, [r4, #4]
 812997e:	2b00      	cmp	r3, #0
 8129980:	dd42      	ble.n	8129a08 <__ssvfiscanf_r+0x268>
 8129982:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8129984:	0659      	lsls	r1, r3, #25
 8129986:	d404      	bmi.n	8129992 <__ssvfiscanf_r+0x1f2>
 8129988:	6823      	ldr	r3, [r4, #0]
 812998a:	781a      	ldrb	r2, [r3, #0]
 812998c:	5cba      	ldrb	r2, [r7, r2]
 812998e:	0712      	lsls	r2, r2, #28
 8129990:	d441      	bmi.n	8129a16 <__ssvfiscanf_r+0x276>
 8129992:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8129994:	2b02      	cmp	r3, #2
 8129996:	dc50      	bgt.n	8129a3a <__ssvfiscanf_r+0x29a>
 8129998:	466b      	mov	r3, sp
 812999a:	4622      	mov	r2, r4
 812999c:	a941      	add	r1, sp, #260	; 0x104
 812999e:	4630      	mov	r0, r6
 81299a0:	f000 f9d0 	bl	8129d44 <_scanf_chars>
 81299a4:	2801      	cmp	r0, #1
 81299a6:	d06e      	beq.n	8129a86 <__ssvfiscanf_r+0x2e6>
 81299a8:	2802      	cmp	r0, #2
 81299aa:	f47f af20 	bne.w	81297ee <__ssvfiscanf_r+0x4e>
 81299ae:	e7cf      	b.n	8129950 <__ssvfiscanf_r+0x1b0>
 81299b0:	220a      	movs	r2, #10
 81299b2:	e7dd      	b.n	8129970 <__ssvfiscanf_r+0x1d0>
 81299b4:	2300      	movs	r3, #0
 81299b6:	9342      	str	r3, [sp, #264]	; 0x108
 81299b8:	2303      	movs	r3, #3
 81299ba:	e7de      	b.n	812997a <__ssvfiscanf_r+0x1da>
 81299bc:	2308      	movs	r3, #8
 81299be:	9342      	str	r3, [sp, #264]	; 0x108
 81299c0:	2304      	movs	r3, #4
 81299c2:	e7da      	b.n	812997a <__ssvfiscanf_r+0x1da>
 81299c4:	4629      	mov	r1, r5
 81299c6:	4640      	mov	r0, r8
 81299c8:	f000 fb92 	bl	812a0f0 <__sccl>
 81299cc:	9b41      	ldr	r3, [sp, #260]	; 0x104
 81299ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 81299d2:	9341      	str	r3, [sp, #260]	; 0x104
 81299d4:	4605      	mov	r5, r0
 81299d6:	2301      	movs	r3, #1
 81299d8:	e7cf      	b.n	812997a <__ssvfiscanf_r+0x1da>
 81299da:	9b41      	ldr	r3, [sp, #260]	; 0x104
 81299dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 81299e0:	9341      	str	r3, [sp, #260]	; 0x104
 81299e2:	2300      	movs	r3, #0
 81299e4:	e7c9      	b.n	812997a <__ssvfiscanf_r+0x1da>
 81299e6:	2302      	movs	r3, #2
 81299e8:	e7c7      	b.n	812997a <__ssvfiscanf_r+0x1da>
 81299ea:	9841      	ldr	r0, [sp, #260]	; 0x104
 81299ec:	06c3      	lsls	r3, r0, #27
 81299ee:	f53f aefe 	bmi.w	81297ee <__ssvfiscanf_r+0x4e>
 81299f2:	9b00      	ldr	r3, [sp, #0]
 81299f4:	9a45      	ldr	r2, [sp, #276]	; 0x114
 81299f6:	1d19      	adds	r1, r3, #4
 81299f8:	9100      	str	r1, [sp, #0]
 81299fa:	681b      	ldr	r3, [r3, #0]
 81299fc:	f010 0f01 	tst.w	r0, #1
 8129a00:	bf14      	ite	ne
 8129a02:	801a      	strhne	r2, [r3, #0]
 8129a04:	601a      	streq	r2, [r3, #0]
 8129a06:	e6f2      	b.n	81297ee <__ssvfiscanf_r+0x4e>
 8129a08:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8129a0a:	4621      	mov	r1, r4
 8129a0c:	4630      	mov	r0, r6
 8129a0e:	4798      	blx	r3
 8129a10:	2800      	cmp	r0, #0
 8129a12:	d0b6      	beq.n	8129982 <__ssvfiscanf_r+0x1e2>
 8129a14:	e79c      	b.n	8129950 <__ssvfiscanf_r+0x1b0>
 8129a16:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8129a18:	3201      	adds	r2, #1
 8129a1a:	9245      	str	r2, [sp, #276]	; 0x114
 8129a1c:	6862      	ldr	r2, [r4, #4]
 8129a1e:	3a01      	subs	r2, #1
 8129a20:	2a00      	cmp	r2, #0
 8129a22:	6062      	str	r2, [r4, #4]
 8129a24:	dd02      	ble.n	8129a2c <__ssvfiscanf_r+0x28c>
 8129a26:	3301      	adds	r3, #1
 8129a28:	6023      	str	r3, [r4, #0]
 8129a2a:	e7ad      	b.n	8129988 <__ssvfiscanf_r+0x1e8>
 8129a2c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8129a2e:	4621      	mov	r1, r4
 8129a30:	4630      	mov	r0, r6
 8129a32:	4798      	blx	r3
 8129a34:	2800      	cmp	r0, #0
 8129a36:	d0a7      	beq.n	8129988 <__ssvfiscanf_r+0x1e8>
 8129a38:	e78a      	b.n	8129950 <__ssvfiscanf_r+0x1b0>
 8129a3a:	2b04      	cmp	r3, #4
 8129a3c:	dc0e      	bgt.n	8129a5c <__ssvfiscanf_r+0x2bc>
 8129a3e:	466b      	mov	r3, sp
 8129a40:	4622      	mov	r2, r4
 8129a42:	a941      	add	r1, sp, #260	; 0x104
 8129a44:	4630      	mov	r0, r6
 8129a46:	f000 f9d7 	bl	8129df8 <_scanf_i>
 8129a4a:	e7ab      	b.n	81299a4 <__ssvfiscanf_r+0x204>
 8129a4c:	081296ed 	.word	0x081296ed
 8129a50:	08129767 	.word	0x08129767
 8129a54:	08147081 	.word	0x08147081
 8129a58:	08147932 	.word	0x08147932
 8129a5c:	4b0b      	ldr	r3, [pc, #44]	; (8129a8c <__ssvfiscanf_r+0x2ec>)
 8129a5e:	2b00      	cmp	r3, #0
 8129a60:	f43f aec5 	beq.w	81297ee <__ssvfiscanf_r+0x4e>
 8129a64:	466b      	mov	r3, sp
 8129a66:	4622      	mov	r2, r4
 8129a68:	a941      	add	r1, sp, #260	; 0x104
 8129a6a:	4630      	mov	r0, r6
 8129a6c:	f3af 8000 	nop.w
 8129a70:	e798      	b.n	81299a4 <__ssvfiscanf_r+0x204>
 8129a72:	89a3      	ldrh	r3, [r4, #12]
 8129a74:	f013 0f40 	tst.w	r3, #64	; 0x40
 8129a78:	bf18      	it	ne
 8129a7a:	f04f 30ff 	movne.w	r0, #4294967295
 8129a7e:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 8129a82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8129a86:	9844      	ldr	r0, [sp, #272]	; 0x110
 8129a88:	e7f9      	b.n	8129a7e <__ssvfiscanf_r+0x2de>
 8129a8a:	bf00      	nop
 8129a8c:	00000000 	.word	0x00000000

08129a90 <__sfputc_r>:
 8129a90:	6893      	ldr	r3, [r2, #8]
 8129a92:	3b01      	subs	r3, #1
 8129a94:	2b00      	cmp	r3, #0
 8129a96:	b410      	push	{r4}
 8129a98:	6093      	str	r3, [r2, #8]
 8129a9a:	da08      	bge.n	8129aae <__sfputc_r+0x1e>
 8129a9c:	6994      	ldr	r4, [r2, #24]
 8129a9e:	42a3      	cmp	r3, r4
 8129aa0:	db01      	blt.n	8129aa6 <__sfputc_r+0x16>
 8129aa2:	290a      	cmp	r1, #10
 8129aa4:	d103      	bne.n	8129aae <__sfputc_r+0x1e>
 8129aa6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8129aaa:	f7fd bf73 	b.w	8127994 <__swbuf_r>
 8129aae:	6813      	ldr	r3, [r2, #0]
 8129ab0:	1c58      	adds	r0, r3, #1
 8129ab2:	6010      	str	r0, [r2, #0]
 8129ab4:	7019      	strb	r1, [r3, #0]
 8129ab6:	4608      	mov	r0, r1
 8129ab8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8129abc:	4770      	bx	lr

08129abe <__sfputs_r>:
 8129abe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8129ac0:	4606      	mov	r6, r0
 8129ac2:	460f      	mov	r7, r1
 8129ac4:	4614      	mov	r4, r2
 8129ac6:	18d5      	adds	r5, r2, r3
 8129ac8:	42ac      	cmp	r4, r5
 8129aca:	d101      	bne.n	8129ad0 <__sfputs_r+0x12>
 8129acc:	2000      	movs	r0, #0
 8129ace:	e007      	b.n	8129ae0 <__sfputs_r+0x22>
 8129ad0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8129ad4:	463a      	mov	r2, r7
 8129ad6:	4630      	mov	r0, r6
 8129ad8:	f7ff ffda 	bl	8129a90 <__sfputc_r>
 8129adc:	1c43      	adds	r3, r0, #1
 8129ade:	d1f3      	bne.n	8129ac8 <__sfputs_r+0xa>
 8129ae0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8129ae2:	Address 0x0000000008129ae2 is out of bounds.


08129ae4 <_vfiprintf_r>:
 8129ae4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8129ae8:	460d      	mov	r5, r1
 8129aea:	b09d      	sub	sp, #116	; 0x74
 8129aec:	4614      	mov	r4, r2
 8129aee:	4698      	mov	r8, r3
 8129af0:	4606      	mov	r6, r0
 8129af2:	b118      	cbz	r0, 8129afc <_vfiprintf_r+0x18>
 8129af4:	6983      	ldr	r3, [r0, #24]
 8129af6:	b90b      	cbnz	r3, 8129afc <_vfiprintf_r+0x18>
 8129af8:	f7fb fa5c 	bl	8124fb4 <__sinit>
 8129afc:	4b89      	ldr	r3, [pc, #548]	; (8129d24 <_vfiprintf_r+0x240>)
 8129afe:	429d      	cmp	r5, r3
 8129b00:	d11b      	bne.n	8129b3a <_vfiprintf_r+0x56>
 8129b02:	6875      	ldr	r5, [r6, #4]
 8129b04:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8129b06:	07d9      	lsls	r1, r3, #31
 8129b08:	d405      	bmi.n	8129b16 <_vfiprintf_r+0x32>
 8129b0a:	89ab      	ldrh	r3, [r5, #12]
 8129b0c:	059a      	lsls	r2, r3, #22
 8129b0e:	d402      	bmi.n	8129b16 <_vfiprintf_r+0x32>
 8129b10:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8129b12:	f7fb fc25 	bl	8125360 <__retarget_lock_acquire_recursive>
 8129b16:	89ab      	ldrh	r3, [r5, #12]
 8129b18:	071b      	lsls	r3, r3, #28
 8129b1a:	d501      	bpl.n	8129b20 <_vfiprintf_r+0x3c>
 8129b1c:	692b      	ldr	r3, [r5, #16]
 8129b1e:	b9eb      	cbnz	r3, 8129b5c <_vfiprintf_r+0x78>
 8129b20:	4629      	mov	r1, r5
 8129b22:	4630      	mov	r0, r6
 8129b24:	f7fd ff9a 	bl	8127a5c <__swsetup_r>
 8129b28:	b1c0      	cbz	r0, 8129b5c <_vfiprintf_r+0x78>
 8129b2a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8129b2c:	07dc      	lsls	r4, r3, #31
 8129b2e:	d50e      	bpl.n	8129b4e <_vfiprintf_r+0x6a>
 8129b30:	f04f 30ff 	mov.w	r0, #4294967295
 8129b34:	b01d      	add	sp, #116	; 0x74
 8129b36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8129b3a:	4b7b      	ldr	r3, [pc, #492]	; (8129d28 <_vfiprintf_r+0x244>)
 8129b3c:	429d      	cmp	r5, r3
 8129b3e:	d101      	bne.n	8129b44 <_vfiprintf_r+0x60>
 8129b40:	68b5      	ldr	r5, [r6, #8]
 8129b42:	e7df      	b.n	8129b04 <_vfiprintf_r+0x20>
 8129b44:	4b79      	ldr	r3, [pc, #484]	; (8129d2c <_vfiprintf_r+0x248>)
 8129b46:	429d      	cmp	r5, r3
 8129b48:	bf08      	it	eq
 8129b4a:	68f5      	ldreq	r5, [r6, #12]
 8129b4c:	e7da      	b.n	8129b04 <_vfiprintf_r+0x20>
 8129b4e:	89ab      	ldrh	r3, [r5, #12]
 8129b50:	0598      	lsls	r0, r3, #22
 8129b52:	d4ed      	bmi.n	8129b30 <_vfiprintf_r+0x4c>
 8129b54:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8129b56:	f7fb fc05 	bl	8125364 <__retarget_lock_release_recursive>
 8129b5a:	e7e9      	b.n	8129b30 <_vfiprintf_r+0x4c>
 8129b5c:	2300      	movs	r3, #0
 8129b5e:	9309      	str	r3, [sp, #36]	; 0x24
 8129b60:	2320      	movs	r3, #32
 8129b62:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8129b66:	f8cd 800c 	str.w	r8, [sp, #12]
 8129b6a:	2330      	movs	r3, #48	; 0x30
 8129b6c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8129d30 <_vfiprintf_r+0x24c>
 8129b70:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8129b74:	f04f 0901 	mov.w	r9, #1
 8129b78:	4623      	mov	r3, r4
 8129b7a:	469a      	mov	sl, r3
 8129b7c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8129b80:	b10a      	cbz	r2, 8129b86 <_vfiprintf_r+0xa2>
 8129b82:	2a25      	cmp	r2, #37	; 0x25
 8129b84:	d1f9      	bne.n	8129b7a <_vfiprintf_r+0x96>
 8129b86:	ebba 0b04 	subs.w	fp, sl, r4
 8129b8a:	d00b      	beq.n	8129ba4 <_vfiprintf_r+0xc0>
 8129b8c:	465b      	mov	r3, fp
 8129b8e:	4622      	mov	r2, r4
 8129b90:	4629      	mov	r1, r5
 8129b92:	4630      	mov	r0, r6
 8129b94:	f7ff ff93 	bl	8129abe <__sfputs_r>
 8129b98:	3001      	adds	r0, #1
 8129b9a:	f000 80aa 	beq.w	8129cf2 <_vfiprintf_r+0x20e>
 8129b9e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8129ba0:	445a      	add	r2, fp
 8129ba2:	9209      	str	r2, [sp, #36]	; 0x24
 8129ba4:	f89a 3000 	ldrb.w	r3, [sl]
 8129ba8:	2b00      	cmp	r3, #0
 8129baa:	f000 80a2 	beq.w	8129cf2 <_vfiprintf_r+0x20e>
 8129bae:	2300      	movs	r3, #0
 8129bb0:	f04f 32ff 	mov.w	r2, #4294967295
 8129bb4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8129bb8:	f10a 0a01 	add.w	sl, sl, #1
 8129bbc:	9304      	str	r3, [sp, #16]
 8129bbe:	9307      	str	r3, [sp, #28]
 8129bc0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8129bc4:	931a      	str	r3, [sp, #104]	; 0x68
 8129bc6:	4654      	mov	r4, sl
 8129bc8:	2205      	movs	r2, #5
 8129bca:	f814 1b01 	ldrb.w	r1, [r4], #1
 8129bce:	4858      	ldr	r0, [pc, #352]	; (8129d30 <_vfiprintf_r+0x24c>)
 8129bd0:	f7d6 fb4e 	bl	8100270 <memchr>
 8129bd4:	9a04      	ldr	r2, [sp, #16]
 8129bd6:	b9d8      	cbnz	r0, 8129c10 <_vfiprintf_r+0x12c>
 8129bd8:	06d1      	lsls	r1, r2, #27
 8129bda:	bf44      	itt	mi
 8129bdc:	2320      	movmi	r3, #32
 8129bde:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8129be2:	0713      	lsls	r3, r2, #28
 8129be4:	bf44      	itt	mi
 8129be6:	232b      	movmi	r3, #43	; 0x2b
 8129be8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8129bec:	f89a 3000 	ldrb.w	r3, [sl]
 8129bf0:	2b2a      	cmp	r3, #42	; 0x2a
 8129bf2:	d015      	beq.n	8129c20 <_vfiprintf_r+0x13c>
 8129bf4:	9a07      	ldr	r2, [sp, #28]
 8129bf6:	4654      	mov	r4, sl
 8129bf8:	2000      	movs	r0, #0
 8129bfa:	f04f 0c0a 	mov.w	ip, #10
 8129bfe:	4621      	mov	r1, r4
 8129c00:	f811 3b01 	ldrb.w	r3, [r1], #1
 8129c04:	3b30      	subs	r3, #48	; 0x30
 8129c06:	2b09      	cmp	r3, #9
 8129c08:	d94e      	bls.n	8129ca8 <_vfiprintf_r+0x1c4>
 8129c0a:	b1b0      	cbz	r0, 8129c3a <_vfiprintf_r+0x156>
 8129c0c:	9207      	str	r2, [sp, #28]
 8129c0e:	e014      	b.n	8129c3a <_vfiprintf_r+0x156>
 8129c10:	eba0 0308 	sub.w	r3, r0, r8
 8129c14:	fa09 f303 	lsl.w	r3, r9, r3
 8129c18:	4313      	orrs	r3, r2
 8129c1a:	9304      	str	r3, [sp, #16]
 8129c1c:	46a2      	mov	sl, r4
 8129c1e:	e7d2      	b.n	8129bc6 <_vfiprintf_r+0xe2>
 8129c20:	9b03      	ldr	r3, [sp, #12]
 8129c22:	1d19      	adds	r1, r3, #4
 8129c24:	681b      	ldr	r3, [r3, #0]
 8129c26:	9103      	str	r1, [sp, #12]
 8129c28:	2b00      	cmp	r3, #0
 8129c2a:	bfbb      	ittet	lt
 8129c2c:	425b      	neglt	r3, r3
 8129c2e:	f042 0202 	orrlt.w	r2, r2, #2
 8129c32:	9307      	strge	r3, [sp, #28]
 8129c34:	9307      	strlt	r3, [sp, #28]
 8129c36:	bfb8      	it	lt
 8129c38:	9204      	strlt	r2, [sp, #16]
 8129c3a:	7823      	ldrb	r3, [r4, #0]
 8129c3c:	2b2e      	cmp	r3, #46	; 0x2e
 8129c3e:	d10c      	bne.n	8129c5a <_vfiprintf_r+0x176>
 8129c40:	7863      	ldrb	r3, [r4, #1]
 8129c42:	2b2a      	cmp	r3, #42	; 0x2a
 8129c44:	d135      	bne.n	8129cb2 <_vfiprintf_r+0x1ce>
 8129c46:	9b03      	ldr	r3, [sp, #12]
 8129c48:	1d1a      	adds	r2, r3, #4
 8129c4a:	681b      	ldr	r3, [r3, #0]
 8129c4c:	9203      	str	r2, [sp, #12]
 8129c4e:	2b00      	cmp	r3, #0
 8129c50:	bfb8      	it	lt
 8129c52:	f04f 33ff 	movlt.w	r3, #4294967295
 8129c56:	3402      	adds	r4, #2
 8129c58:	9305      	str	r3, [sp, #20]
 8129c5a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8129d40 <_vfiprintf_r+0x25c>
 8129c5e:	7821      	ldrb	r1, [r4, #0]
 8129c60:	2203      	movs	r2, #3
 8129c62:	4650      	mov	r0, sl
 8129c64:	f7d6 fb04 	bl	8100270 <memchr>
 8129c68:	b140      	cbz	r0, 8129c7c <_vfiprintf_r+0x198>
 8129c6a:	2340      	movs	r3, #64	; 0x40
 8129c6c:	eba0 000a 	sub.w	r0, r0, sl
 8129c70:	fa03 f000 	lsl.w	r0, r3, r0
 8129c74:	9b04      	ldr	r3, [sp, #16]
 8129c76:	4303      	orrs	r3, r0
 8129c78:	3401      	adds	r4, #1
 8129c7a:	9304      	str	r3, [sp, #16]
 8129c7c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8129c80:	482c      	ldr	r0, [pc, #176]	; (8129d34 <_vfiprintf_r+0x250>)
 8129c82:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8129c86:	2206      	movs	r2, #6
 8129c88:	f7d6 faf2 	bl	8100270 <memchr>
 8129c8c:	2800      	cmp	r0, #0
 8129c8e:	d03f      	beq.n	8129d10 <_vfiprintf_r+0x22c>
 8129c90:	4b29      	ldr	r3, [pc, #164]	; (8129d38 <_vfiprintf_r+0x254>)
 8129c92:	bb1b      	cbnz	r3, 8129cdc <_vfiprintf_r+0x1f8>
 8129c94:	9b03      	ldr	r3, [sp, #12]
 8129c96:	3307      	adds	r3, #7
 8129c98:	f023 0307 	bic.w	r3, r3, #7
 8129c9c:	3308      	adds	r3, #8
 8129c9e:	9303      	str	r3, [sp, #12]
 8129ca0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8129ca2:	443b      	add	r3, r7
 8129ca4:	9309      	str	r3, [sp, #36]	; 0x24
 8129ca6:	e767      	b.n	8129b78 <_vfiprintf_r+0x94>
 8129ca8:	fb0c 3202 	mla	r2, ip, r2, r3
 8129cac:	460c      	mov	r4, r1
 8129cae:	2001      	movs	r0, #1
 8129cb0:	e7a5      	b.n	8129bfe <_vfiprintf_r+0x11a>
 8129cb2:	2300      	movs	r3, #0
 8129cb4:	3401      	adds	r4, #1
 8129cb6:	9305      	str	r3, [sp, #20]
 8129cb8:	4619      	mov	r1, r3
 8129cba:	f04f 0c0a 	mov.w	ip, #10
 8129cbe:	4620      	mov	r0, r4
 8129cc0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8129cc4:	3a30      	subs	r2, #48	; 0x30
 8129cc6:	2a09      	cmp	r2, #9
 8129cc8:	d903      	bls.n	8129cd2 <_vfiprintf_r+0x1ee>
 8129cca:	2b00      	cmp	r3, #0
 8129ccc:	d0c5      	beq.n	8129c5a <_vfiprintf_r+0x176>
 8129cce:	9105      	str	r1, [sp, #20]
 8129cd0:	e7c3      	b.n	8129c5a <_vfiprintf_r+0x176>
 8129cd2:	fb0c 2101 	mla	r1, ip, r1, r2
 8129cd6:	4604      	mov	r4, r0
 8129cd8:	2301      	movs	r3, #1
 8129cda:	e7f0      	b.n	8129cbe <_vfiprintf_r+0x1da>
 8129cdc:	ab03      	add	r3, sp, #12
 8129cde:	9300      	str	r3, [sp, #0]
 8129ce0:	462a      	mov	r2, r5
 8129ce2:	4b16      	ldr	r3, [pc, #88]	; (8129d3c <_vfiprintf_r+0x258>)
 8129ce4:	a904      	add	r1, sp, #16
 8129ce6:	4630      	mov	r0, r6
 8129ce8:	f7fb ff72 	bl	8125bd0 <_printf_float>
 8129cec:	4607      	mov	r7, r0
 8129cee:	1c78      	adds	r0, r7, #1
 8129cf0:	d1d6      	bne.n	8129ca0 <_vfiprintf_r+0x1bc>
 8129cf2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8129cf4:	07d9      	lsls	r1, r3, #31
 8129cf6:	d405      	bmi.n	8129d04 <_vfiprintf_r+0x220>
 8129cf8:	89ab      	ldrh	r3, [r5, #12]
 8129cfa:	059a      	lsls	r2, r3, #22
 8129cfc:	d402      	bmi.n	8129d04 <_vfiprintf_r+0x220>
 8129cfe:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8129d00:	f7fb fb30 	bl	8125364 <__retarget_lock_release_recursive>
 8129d04:	89ab      	ldrh	r3, [r5, #12]
 8129d06:	065b      	lsls	r3, r3, #25
 8129d08:	f53f af12 	bmi.w	8129b30 <_vfiprintf_r+0x4c>
 8129d0c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8129d0e:	e711      	b.n	8129b34 <_vfiprintf_r+0x50>
 8129d10:	ab03      	add	r3, sp, #12
 8129d12:	9300      	str	r3, [sp, #0]
 8129d14:	462a      	mov	r2, r5
 8129d16:	4b09      	ldr	r3, [pc, #36]	; (8129d3c <_vfiprintf_r+0x258>)
 8129d18:	a904      	add	r1, sp, #16
 8129d1a:	4630      	mov	r0, r6
 8129d1c:	f7fc f9e4 	bl	81260e8 <_printf_i>
 8129d20:	e7e4      	b.n	8129cec <_vfiprintf_r+0x208>
 8129d22:	bf00      	nop
 8129d24:	081471a4 	.word	0x081471a4
 8129d28:	081471c4 	.word	0x081471c4
 8129d2c:	08147184 	.word	0x08147184
 8129d30:	0814792c 	.word	0x0814792c
 8129d34:	08147936 	.word	0x08147936
 8129d38:	08125bd1 	.word	0x08125bd1
 8129d3c:	08129abf 	.word	0x08129abf
 8129d40:	08147932 	.word	0x08147932

08129d44 <_scanf_chars>:
 8129d44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8129d48:	4615      	mov	r5, r2
 8129d4a:	688a      	ldr	r2, [r1, #8]
 8129d4c:	4680      	mov	r8, r0
 8129d4e:	460c      	mov	r4, r1
 8129d50:	b932      	cbnz	r2, 8129d60 <_scanf_chars+0x1c>
 8129d52:	698a      	ldr	r2, [r1, #24]
 8129d54:	2a00      	cmp	r2, #0
 8129d56:	bf0c      	ite	eq
 8129d58:	2201      	moveq	r2, #1
 8129d5a:	f04f 32ff 	movne.w	r2, #4294967295
 8129d5e:	608a      	str	r2, [r1, #8]
 8129d60:	6822      	ldr	r2, [r4, #0]
 8129d62:	f8df 9090 	ldr.w	r9, [pc, #144]	; 8129df4 <_scanf_chars+0xb0>
 8129d66:	06d1      	lsls	r1, r2, #27
 8129d68:	bf5f      	itttt	pl
 8129d6a:	681a      	ldrpl	r2, [r3, #0]
 8129d6c:	1d11      	addpl	r1, r2, #4
 8129d6e:	6019      	strpl	r1, [r3, #0]
 8129d70:	6816      	ldrpl	r6, [r2, #0]
 8129d72:	2700      	movs	r7, #0
 8129d74:	69a0      	ldr	r0, [r4, #24]
 8129d76:	b188      	cbz	r0, 8129d9c <_scanf_chars+0x58>
 8129d78:	2801      	cmp	r0, #1
 8129d7a:	d107      	bne.n	8129d8c <_scanf_chars+0x48>
 8129d7c:	682a      	ldr	r2, [r5, #0]
 8129d7e:	7811      	ldrb	r1, [r2, #0]
 8129d80:	6962      	ldr	r2, [r4, #20]
 8129d82:	5c52      	ldrb	r2, [r2, r1]
 8129d84:	b952      	cbnz	r2, 8129d9c <_scanf_chars+0x58>
 8129d86:	2f00      	cmp	r7, #0
 8129d88:	d031      	beq.n	8129dee <_scanf_chars+0xaa>
 8129d8a:	e022      	b.n	8129dd2 <_scanf_chars+0x8e>
 8129d8c:	2802      	cmp	r0, #2
 8129d8e:	d120      	bne.n	8129dd2 <_scanf_chars+0x8e>
 8129d90:	682b      	ldr	r3, [r5, #0]
 8129d92:	781b      	ldrb	r3, [r3, #0]
 8129d94:	f813 3009 	ldrb.w	r3, [r3, r9]
 8129d98:	071b      	lsls	r3, r3, #28
 8129d9a:	d41a      	bmi.n	8129dd2 <_scanf_chars+0x8e>
 8129d9c:	6823      	ldr	r3, [r4, #0]
 8129d9e:	06da      	lsls	r2, r3, #27
 8129da0:	bf5e      	ittt	pl
 8129da2:	682b      	ldrpl	r3, [r5, #0]
 8129da4:	781b      	ldrbpl	r3, [r3, #0]
 8129da6:	f806 3b01 	strbpl.w	r3, [r6], #1
 8129daa:	682a      	ldr	r2, [r5, #0]
 8129dac:	686b      	ldr	r3, [r5, #4]
 8129dae:	3201      	adds	r2, #1
 8129db0:	602a      	str	r2, [r5, #0]
 8129db2:	68a2      	ldr	r2, [r4, #8]
 8129db4:	3b01      	subs	r3, #1
 8129db6:	3a01      	subs	r2, #1
 8129db8:	606b      	str	r3, [r5, #4]
 8129dba:	3701      	adds	r7, #1
 8129dbc:	60a2      	str	r2, [r4, #8]
 8129dbe:	b142      	cbz	r2, 8129dd2 <_scanf_chars+0x8e>
 8129dc0:	2b00      	cmp	r3, #0
 8129dc2:	dcd7      	bgt.n	8129d74 <_scanf_chars+0x30>
 8129dc4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8129dc8:	4629      	mov	r1, r5
 8129dca:	4640      	mov	r0, r8
 8129dcc:	4798      	blx	r3
 8129dce:	2800      	cmp	r0, #0
 8129dd0:	d0d0      	beq.n	8129d74 <_scanf_chars+0x30>
 8129dd2:	6823      	ldr	r3, [r4, #0]
 8129dd4:	f013 0310 	ands.w	r3, r3, #16
 8129dd8:	d105      	bne.n	8129de6 <_scanf_chars+0xa2>
 8129dda:	68e2      	ldr	r2, [r4, #12]
 8129ddc:	3201      	adds	r2, #1
 8129dde:	60e2      	str	r2, [r4, #12]
 8129de0:	69a2      	ldr	r2, [r4, #24]
 8129de2:	b102      	cbz	r2, 8129de6 <_scanf_chars+0xa2>
 8129de4:	7033      	strb	r3, [r6, #0]
 8129de6:	6923      	ldr	r3, [r4, #16]
 8129de8:	443b      	add	r3, r7
 8129dea:	6123      	str	r3, [r4, #16]
 8129dec:	2000      	movs	r0, #0
 8129dee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8129df2:	bf00      	nop
 8129df4:	08147081 	.word	0x08147081

08129df8 <_scanf_i>:
 8129df8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8129dfc:	4698      	mov	r8, r3
 8129dfe:	4b76      	ldr	r3, [pc, #472]	; (8129fd8 <_scanf_i+0x1e0>)
 8129e00:	460c      	mov	r4, r1
 8129e02:	4682      	mov	sl, r0
 8129e04:	4616      	mov	r6, r2
 8129e06:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8129e0a:	b087      	sub	sp, #28
 8129e0c:	ab03      	add	r3, sp, #12
 8129e0e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8129e12:	4b72      	ldr	r3, [pc, #456]	; (8129fdc <_scanf_i+0x1e4>)
 8129e14:	69a1      	ldr	r1, [r4, #24]
 8129e16:	4a72      	ldr	r2, [pc, #456]	; (8129fe0 <_scanf_i+0x1e8>)
 8129e18:	2903      	cmp	r1, #3
 8129e1a:	bf18      	it	ne
 8129e1c:	461a      	movne	r2, r3
 8129e1e:	68a3      	ldr	r3, [r4, #8]
 8129e20:	9201      	str	r2, [sp, #4]
 8129e22:	1e5a      	subs	r2, r3, #1
 8129e24:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8129e28:	bf88      	it	hi
 8129e2a:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8129e2e:	4627      	mov	r7, r4
 8129e30:	bf82      	ittt	hi
 8129e32:	eb03 0905 	addhi.w	r9, r3, r5
 8129e36:	f240 135d 	movwhi	r3, #349	; 0x15d
 8129e3a:	60a3      	strhi	r3, [r4, #8]
 8129e3c:	f857 3b1c 	ldr.w	r3, [r7], #28
 8129e40:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8129e44:	bf98      	it	ls
 8129e46:	f04f 0900 	movls.w	r9, #0
 8129e4a:	6023      	str	r3, [r4, #0]
 8129e4c:	463d      	mov	r5, r7
 8129e4e:	f04f 0b00 	mov.w	fp, #0
 8129e52:	6831      	ldr	r1, [r6, #0]
 8129e54:	ab03      	add	r3, sp, #12
 8129e56:	7809      	ldrb	r1, [r1, #0]
 8129e58:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8129e5c:	2202      	movs	r2, #2
 8129e5e:	f7d6 fa07 	bl	8100270 <memchr>
 8129e62:	b328      	cbz	r0, 8129eb0 <_scanf_i+0xb8>
 8129e64:	f1bb 0f01 	cmp.w	fp, #1
 8129e68:	d159      	bne.n	8129f1e <_scanf_i+0x126>
 8129e6a:	6862      	ldr	r2, [r4, #4]
 8129e6c:	b92a      	cbnz	r2, 8129e7a <_scanf_i+0x82>
 8129e6e:	6822      	ldr	r2, [r4, #0]
 8129e70:	2308      	movs	r3, #8
 8129e72:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8129e76:	6063      	str	r3, [r4, #4]
 8129e78:	6022      	str	r2, [r4, #0]
 8129e7a:	6822      	ldr	r2, [r4, #0]
 8129e7c:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8129e80:	6022      	str	r2, [r4, #0]
 8129e82:	68a2      	ldr	r2, [r4, #8]
 8129e84:	1e51      	subs	r1, r2, #1
 8129e86:	60a1      	str	r1, [r4, #8]
 8129e88:	b192      	cbz	r2, 8129eb0 <_scanf_i+0xb8>
 8129e8a:	6832      	ldr	r2, [r6, #0]
 8129e8c:	1c51      	adds	r1, r2, #1
 8129e8e:	6031      	str	r1, [r6, #0]
 8129e90:	7812      	ldrb	r2, [r2, #0]
 8129e92:	f805 2b01 	strb.w	r2, [r5], #1
 8129e96:	6872      	ldr	r2, [r6, #4]
 8129e98:	3a01      	subs	r2, #1
 8129e9a:	2a00      	cmp	r2, #0
 8129e9c:	6072      	str	r2, [r6, #4]
 8129e9e:	dc07      	bgt.n	8129eb0 <_scanf_i+0xb8>
 8129ea0:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 8129ea4:	4631      	mov	r1, r6
 8129ea6:	4650      	mov	r0, sl
 8129ea8:	4790      	blx	r2
 8129eaa:	2800      	cmp	r0, #0
 8129eac:	f040 8085 	bne.w	8129fba <_scanf_i+0x1c2>
 8129eb0:	f10b 0b01 	add.w	fp, fp, #1
 8129eb4:	f1bb 0f03 	cmp.w	fp, #3
 8129eb8:	d1cb      	bne.n	8129e52 <_scanf_i+0x5a>
 8129eba:	6863      	ldr	r3, [r4, #4]
 8129ebc:	b90b      	cbnz	r3, 8129ec2 <_scanf_i+0xca>
 8129ebe:	230a      	movs	r3, #10
 8129ec0:	6063      	str	r3, [r4, #4]
 8129ec2:	6863      	ldr	r3, [r4, #4]
 8129ec4:	4947      	ldr	r1, [pc, #284]	; (8129fe4 <_scanf_i+0x1ec>)
 8129ec6:	6960      	ldr	r0, [r4, #20]
 8129ec8:	1ac9      	subs	r1, r1, r3
 8129eca:	f000 f911 	bl	812a0f0 <__sccl>
 8129ece:	f04f 0b00 	mov.w	fp, #0
 8129ed2:	68a3      	ldr	r3, [r4, #8]
 8129ed4:	6822      	ldr	r2, [r4, #0]
 8129ed6:	2b00      	cmp	r3, #0
 8129ed8:	d03d      	beq.n	8129f56 <_scanf_i+0x15e>
 8129eda:	6831      	ldr	r1, [r6, #0]
 8129edc:	6960      	ldr	r0, [r4, #20]
 8129ede:	f891 c000 	ldrb.w	ip, [r1]
 8129ee2:	f810 000c 	ldrb.w	r0, [r0, ip]
 8129ee6:	2800      	cmp	r0, #0
 8129ee8:	d035      	beq.n	8129f56 <_scanf_i+0x15e>
 8129eea:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8129eee:	d124      	bne.n	8129f3a <_scanf_i+0x142>
 8129ef0:	0510      	lsls	r0, r2, #20
 8129ef2:	d522      	bpl.n	8129f3a <_scanf_i+0x142>
 8129ef4:	f10b 0b01 	add.w	fp, fp, #1
 8129ef8:	f1b9 0f00 	cmp.w	r9, #0
 8129efc:	d003      	beq.n	8129f06 <_scanf_i+0x10e>
 8129efe:	3301      	adds	r3, #1
 8129f00:	f109 39ff 	add.w	r9, r9, #4294967295
 8129f04:	60a3      	str	r3, [r4, #8]
 8129f06:	6873      	ldr	r3, [r6, #4]
 8129f08:	3b01      	subs	r3, #1
 8129f0a:	2b00      	cmp	r3, #0
 8129f0c:	6073      	str	r3, [r6, #4]
 8129f0e:	dd1b      	ble.n	8129f48 <_scanf_i+0x150>
 8129f10:	6833      	ldr	r3, [r6, #0]
 8129f12:	3301      	adds	r3, #1
 8129f14:	6033      	str	r3, [r6, #0]
 8129f16:	68a3      	ldr	r3, [r4, #8]
 8129f18:	3b01      	subs	r3, #1
 8129f1a:	60a3      	str	r3, [r4, #8]
 8129f1c:	e7d9      	b.n	8129ed2 <_scanf_i+0xda>
 8129f1e:	f1bb 0f02 	cmp.w	fp, #2
 8129f22:	d1ae      	bne.n	8129e82 <_scanf_i+0x8a>
 8129f24:	6822      	ldr	r2, [r4, #0]
 8129f26:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8129f2a:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8129f2e:	d1bf      	bne.n	8129eb0 <_scanf_i+0xb8>
 8129f30:	2310      	movs	r3, #16
 8129f32:	6063      	str	r3, [r4, #4]
 8129f34:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8129f38:	e7a2      	b.n	8129e80 <_scanf_i+0x88>
 8129f3a:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8129f3e:	6022      	str	r2, [r4, #0]
 8129f40:	780b      	ldrb	r3, [r1, #0]
 8129f42:	f805 3b01 	strb.w	r3, [r5], #1
 8129f46:	e7de      	b.n	8129f06 <_scanf_i+0x10e>
 8129f48:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8129f4c:	4631      	mov	r1, r6
 8129f4e:	4650      	mov	r0, sl
 8129f50:	4798      	blx	r3
 8129f52:	2800      	cmp	r0, #0
 8129f54:	d0df      	beq.n	8129f16 <_scanf_i+0x11e>
 8129f56:	6823      	ldr	r3, [r4, #0]
 8129f58:	05db      	lsls	r3, r3, #23
 8129f5a:	d50d      	bpl.n	8129f78 <_scanf_i+0x180>
 8129f5c:	42bd      	cmp	r5, r7
 8129f5e:	d909      	bls.n	8129f74 <_scanf_i+0x17c>
 8129f60:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8129f64:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8129f68:	4632      	mov	r2, r6
 8129f6a:	4650      	mov	r0, sl
 8129f6c:	4798      	blx	r3
 8129f6e:	f105 39ff 	add.w	r9, r5, #4294967295
 8129f72:	464d      	mov	r5, r9
 8129f74:	42bd      	cmp	r5, r7
 8129f76:	d02d      	beq.n	8129fd4 <_scanf_i+0x1dc>
 8129f78:	6822      	ldr	r2, [r4, #0]
 8129f7a:	f012 0210 	ands.w	r2, r2, #16
 8129f7e:	d113      	bne.n	8129fa8 <_scanf_i+0x1b0>
 8129f80:	702a      	strb	r2, [r5, #0]
 8129f82:	6863      	ldr	r3, [r4, #4]
 8129f84:	9e01      	ldr	r6, [sp, #4]
 8129f86:	4639      	mov	r1, r7
 8129f88:	4650      	mov	r0, sl
 8129f8a:	47b0      	blx	r6
 8129f8c:	6821      	ldr	r1, [r4, #0]
 8129f8e:	f8d8 3000 	ldr.w	r3, [r8]
 8129f92:	f011 0f20 	tst.w	r1, #32
 8129f96:	d013      	beq.n	8129fc0 <_scanf_i+0x1c8>
 8129f98:	1d1a      	adds	r2, r3, #4
 8129f9a:	f8c8 2000 	str.w	r2, [r8]
 8129f9e:	681b      	ldr	r3, [r3, #0]
 8129fa0:	6018      	str	r0, [r3, #0]
 8129fa2:	68e3      	ldr	r3, [r4, #12]
 8129fa4:	3301      	adds	r3, #1
 8129fa6:	60e3      	str	r3, [r4, #12]
 8129fa8:	1bed      	subs	r5, r5, r7
 8129faa:	44ab      	add	fp, r5
 8129fac:	6925      	ldr	r5, [r4, #16]
 8129fae:	445d      	add	r5, fp
 8129fb0:	6125      	str	r5, [r4, #16]
 8129fb2:	2000      	movs	r0, #0
 8129fb4:	b007      	add	sp, #28
 8129fb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8129fba:	f04f 0b00 	mov.w	fp, #0
 8129fbe:	e7ca      	b.n	8129f56 <_scanf_i+0x15e>
 8129fc0:	1d1a      	adds	r2, r3, #4
 8129fc2:	f8c8 2000 	str.w	r2, [r8]
 8129fc6:	681b      	ldr	r3, [r3, #0]
 8129fc8:	f011 0f01 	tst.w	r1, #1
 8129fcc:	bf14      	ite	ne
 8129fce:	8018      	strhne	r0, [r3, #0]
 8129fd0:	6018      	streq	r0, [r3, #0]
 8129fd2:	e7e6      	b.n	8129fa2 <_scanf_i+0x1aa>
 8129fd4:	2001      	movs	r0, #1
 8129fd6:	e7ed      	b.n	8129fb4 <_scanf_i+0x1bc>
 8129fd8:	0812a5b0 	.word	0x0812a5b0
 8129fdc:	08127505 	.word	0x08127505
 8129fe0:	08127409 	.word	0x08127409
 8129fe4:	08147956 	.word	0x08147956

08129fe8 <_putc_r>:
 8129fe8:	b570      	push	{r4, r5, r6, lr}
 8129fea:	460d      	mov	r5, r1
 8129fec:	4614      	mov	r4, r2
 8129fee:	4606      	mov	r6, r0
 8129ff0:	b118      	cbz	r0, 8129ffa <_putc_r+0x12>
 8129ff2:	6983      	ldr	r3, [r0, #24]
 8129ff4:	b90b      	cbnz	r3, 8129ffa <_putc_r+0x12>
 8129ff6:	f7fa ffdd 	bl	8124fb4 <__sinit>
 8129ffa:	4b1c      	ldr	r3, [pc, #112]	; (812a06c <_putc_r+0x84>)
 8129ffc:	429c      	cmp	r4, r3
 8129ffe:	d124      	bne.n	812a04a <_putc_r+0x62>
 812a000:	6874      	ldr	r4, [r6, #4]
 812a002:	6e63      	ldr	r3, [r4, #100]	; 0x64
 812a004:	07d8      	lsls	r0, r3, #31
 812a006:	d405      	bmi.n	812a014 <_putc_r+0x2c>
 812a008:	89a3      	ldrh	r3, [r4, #12]
 812a00a:	0599      	lsls	r1, r3, #22
 812a00c:	d402      	bmi.n	812a014 <_putc_r+0x2c>
 812a00e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 812a010:	f7fb f9a6 	bl	8125360 <__retarget_lock_acquire_recursive>
 812a014:	68a3      	ldr	r3, [r4, #8]
 812a016:	3b01      	subs	r3, #1
 812a018:	2b00      	cmp	r3, #0
 812a01a:	60a3      	str	r3, [r4, #8]
 812a01c:	da05      	bge.n	812a02a <_putc_r+0x42>
 812a01e:	69a2      	ldr	r2, [r4, #24]
 812a020:	4293      	cmp	r3, r2
 812a022:	db1c      	blt.n	812a05e <_putc_r+0x76>
 812a024:	b2eb      	uxtb	r3, r5
 812a026:	2b0a      	cmp	r3, #10
 812a028:	d019      	beq.n	812a05e <_putc_r+0x76>
 812a02a:	6823      	ldr	r3, [r4, #0]
 812a02c:	1c5a      	adds	r2, r3, #1
 812a02e:	6022      	str	r2, [r4, #0]
 812a030:	701d      	strb	r5, [r3, #0]
 812a032:	b2ed      	uxtb	r5, r5
 812a034:	6e63      	ldr	r3, [r4, #100]	; 0x64
 812a036:	07da      	lsls	r2, r3, #31
 812a038:	d405      	bmi.n	812a046 <_putc_r+0x5e>
 812a03a:	89a3      	ldrh	r3, [r4, #12]
 812a03c:	059b      	lsls	r3, r3, #22
 812a03e:	d402      	bmi.n	812a046 <_putc_r+0x5e>
 812a040:	6da0      	ldr	r0, [r4, #88]	; 0x58
 812a042:	f7fb f98f 	bl	8125364 <__retarget_lock_release_recursive>
 812a046:	4628      	mov	r0, r5
 812a048:	bd70      	pop	{r4, r5, r6, pc}
 812a04a:	4b09      	ldr	r3, [pc, #36]	; (812a070 <_putc_r+0x88>)
 812a04c:	429c      	cmp	r4, r3
 812a04e:	d101      	bne.n	812a054 <_putc_r+0x6c>
 812a050:	68b4      	ldr	r4, [r6, #8]
 812a052:	e7d6      	b.n	812a002 <_putc_r+0x1a>
 812a054:	4b07      	ldr	r3, [pc, #28]	; (812a074 <_putc_r+0x8c>)
 812a056:	429c      	cmp	r4, r3
 812a058:	bf08      	it	eq
 812a05a:	68f4      	ldreq	r4, [r6, #12]
 812a05c:	e7d1      	b.n	812a002 <_putc_r+0x1a>
 812a05e:	4629      	mov	r1, r5
 812a060:	4622      	mov	r2, r4
 812a062:	4630      	mov	r0, r6
 812a064:	f7fd fc96 	bl	8127994 <__swbuf_r>
 812a068:	4605      	mov	r5, r0
 812a06a:	e7e3      	b.n	812a034 <_putc_r+0x4c>
 812a06c:	081471a4 	.word	0x081471a4
 812a070:	081471c4 	.word	0x081471c4
 812a074:	08147184 	.word	0x08147184

0812a078 <_read_r>:
 812a078:	b538      	push	{r3, r4, r5, lr}
 812a07a:	4d07      	ldr	r5, [pc, #28]	; (812a098 <_read_r+0x20>)
 812a07c:	4604      	mov	r4, r0
 812a07e:	4608      	mov	r0, r1
 812a080:	4611      	mov	r1, r2
 812a082:	2200      	movs	r2, #0
 812a084:	602a      	str	r2, [r5, #0]
 812a086:	461a      	mov	r2, r3
 812a088:	f7de f8e2 	bl	8108250 <_read>
 812a08c:	1c43      	adds	r3, r0, #1
 812a08e:	d102      	bne.n	812a096 <_read_r+0x1e>
 812a090:	682b      	ldr	r3, [r5, #0]
 812a092:	b103      	cbz	r3, 812a096 <_read_r+0x1e>
 812a094:	6023      	str	r3, [r4, #0]
 812a096:	bd38      	pop	{r3, r4, r5, pc}
 812a098:	200300d4 	.word	0x200300d4

0812a09c <__fpclassifyd>:
 812a09c:	ec51 0b10 	vmov	r0, r1, d0
 812a0a0:	b510      	push	{r4, lr}
 812a0a2:	f031 4400 	bics.w	r4, r1, #2147483648	; 0x80000000
 812a0a6:	460b      	mov	r3, r1
 812a0a8:	d019      	beq.n	812a0de <__fpclassifyd+0x42>
 812a0aa:	f5a1 1280 	sub.w	r2, r1, #1048576	; 0x100000
 812a0ae:	490e      	ldr	r1, [pc, #56]	; (812a0e8 <__fpclassifyd+0x4c>)
 812a0b0:	428a      	cmp	r2, r1
 812a0b2:	d90e      	bls.n	812a0d2 <__fpclassifyd+0x36>
 812a0b4:	f103 42ff 	add.w	r2, r3, #2139095040	; 0x7f800000
 812a0b8:	f502 02e0 	add.w	r2, r2, #7340032	; 0x700000
 812a0bc:	428a      	cmp	r2, r1
 812a0be:	d908      	bls.n	812a0d2 <__fpclassifyd+0x36>
 812a0c0:	4a0a      	ldr	r2, [pc, #40]	; (812a0ec <__fpclassifyd+0x50>)
 812a0c2:	4213      	tst	r3, r2
 812a0c4:	d007      	beq.n	812a0d6 <__fpclassifyd+0x3a>
 812a0c6:	4294      	cmp	r4, r2
 812a0c8:	d107      	bne.n	812a0da <__fpclassifyd+0x3e>
 812a0ca:	fab0 f080 	clz	r0, r0
 812a0ce:	0940      	lsrs	r0, r0, #5
 812a0d0:	bd10      	pop	{r4, pc}
 812a0d2:	2004      	movs	r0, #4
 812a0d4:	e7fc      	b.n	812a0d0 <__fpclassifyd+0x34>
 812a0d6:	2003      	movs	r0, #3
 812a0d8:	e7fa      	b.n	812a0d0 <__fpclassifyd+0x34>
 812a0da:	2000      	movs	r0, #0
 812a0dc:	e7f8      	b.n	812a0d0 <__fpclassifyd+0x34>
 812a0de:	2800      	cmp	r0, #0
 812a0e0:	d1ee      	bne.n	812a0c0 <__fpclassifyd+0x24>
 812a0e2:	2002      	movs	r0, #2
 812a0e4:	e7f4      	b.n	812a0d0 <__fpclassifyd+0x34>
 812a0e6:	bf00      	nop
 812a0e8:	7fdfffff 	.word	0x7fdfffff
 812a0ec:	7ff00000 	.word	0x7ff00000

0812a0f0 <__sccl>:
 812a0f0:	b570      	push	{r4, r5, r6, lr}
 812a0f2:	780b      	ldrb	r3, [r1, #0]
 812a0f4:	4604      	mov	r4, r0
 812a0f6:	2b5e      	cmp	r3, #94	; 0x5e
 812a0f8:	bf0b      	itete	eq
 812a0fa:	784b      	ldrbeq	r3, [r1, #1]
 812a0fc:	1c48      	addne	r0, r1, #1
 812a0fe:	1c88      	addeq	r0, r1, #2
 812a100:	2200      	movne	r2, #0
 812a102:	bf08      	it	eq
 812a104:	2201      	moveq	r2, #1
 812a106:	1e61      	subs	r1, r4, #1
 812a108:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 812a10c:	f801 2f01 	strb.w	r2, [r1, #1]!
 812a110:	42a9      	cmp	r1, r5
 812a112:	d1fb      	bne.n	812a10c <__sccl+0x1c>
 812a114:	b90b      	cbnz	r3, 812a11a <__sccl+0x2a>
 812a116:	3801      	subs	r0, #1
 812a118:	bd70      	pop	{r4, r5, r6, pc}
 812a11a:	f082 0201 	eor.w	r2, r2, #1
 812a11e:	54e2      	strb	r2, [r4, r3]
 812a120:	4605      	mov	r5, r0
 812a122:	4628      	mov	r0, r5
 812a124:	f810 1b01 	ldrb.w	r1, [r0], #1
 812a128:	292d      	cmp	r1, #45	; 0x2d
 812a12a:	d006      	beq.n	812a13a <__sccl+0x4a>
 812a12c:	295d      	cmp	r1, #93	; 0x5d
 812a12e:	d0f3      	beq.n	812a118 <__sccl+0x28>
 812a130:	b909      	cbnz	r1, 812a136 <__sccl+0x46>
 812a132:	4628      	mov	r0, r5
 812a134:	e7f0      	b.n	812a118 <__sccl+0x28>
 812a136:	460b      	mov	r3, r1
 812a138:	e7f1      	b.n	812a11e <__sccl+0x2e>
 812a13a:	786e      	ldrb	r6, [r5, #1]
 812a13c:	2e5d      	cmp	r6, #93	; 0x5d
 812a13e:	d0fa      	beq.n	812a136 <__sccl+0x46>
 812a140:	42b3      	cmp	r3, r6
 812a142:	dcf8      	bgt.n	812a136 <__sccl+0x46>
 812a144:	3502      	adds	r5, #2
 812a146:	4619      	mov	r1, r3
 812a148:	3101      	adds	r1, #1
 812a14a:	428e      	cmp	r6, r1
 812a14c:	5462      	strb	r2, [r4, r1]
 812a14e:	dcfb      	bgt.n	812a148 <__sccl+0x58>
 812a150:	1af1      	subs	r1, r6, r3
 812a152:	3901      	subs	r1, #1
 812a154:	1c58      	adds	r0, r3, #1
 812a156:	42b3      	cmp	r3, r6
 812a158:	bfa8      	it	ge
 812a15a:	2100      	movge	r1, #0
 812a15c:	1843      	adds	r3, r0, r1
 812a15e:	e7e0      	b.n	812a122 <__sccl+0x32>

0812a160 <__submore>:
 812a160:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 812a164:	460c      	mov	r4, r1
 812a166:	6b49      	ldr	r1, [r1, #52]	; 0x34
 812a168:	f104 0344 	add.w	r3, r4, #68	; 0x44
 812a16c:	4299      	cmp	r1, r3
 812a16e:	d11d      	bne.n	812a1ac <__submore+0x4c>
 812a170:	f44f 6180 	mov.w	r1, #1024	; 0x400
 812a174:	f7fb fc26 	bl	81259c4 <_malloc_r>
 812a178:	b918      	cbnz	r0, 812a182 <__submore+0x22>
 812a17a:	f04f 30ff 	mov.w	r0, #4294967295
 812a17e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 812a182:	f44f 6380 	mov.w	r3, #1024	; 0x400
 812a186:	63a3      	str	r3, [r4, #56]	; 0x38
 812a188:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 812a18c:	6360      	str	r0, [r4, #52]	; 0x34
 812a18e:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 812a192:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 812a196:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 812a19a:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 812a19e:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 812a1a2:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 812a1a6:	6020      	str	r0, [r4, #0]
 812a1a8:	2000      	movs	r0, #0
 812a1aa:	e7e8      	b.n	812a17e <__submore+0x1e>
 812a1ac:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 812a1ae:	0077      	lsls	r7, r6, #1
 812a1b0:	463a      	mov	r2, r7
 812a1b2:	f000 f857 	bl	812a264 <_realloc_r>
 812a1b6:	4605      	mov	r5, r0
 812a1b8:	2800      	cmp	r0, #0
 812a1ba:	d0de      	beq.n	812a17a <__submore+0x1a>
 812a1bc:	eb00 0806 	add.w	r8, r0, r6
 812a1c0:	4601      	mov	r1, r0
 812a1c2:	4632      	mov	r2, r6
 812a1c4:	4640      	mov	r0, r8
 812a1c6:	f7fb f8ef 	bl	81253a8 <memcpy>
 812a1ca:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 812a1ce:	f8c4 8000 	str.w	r8, [r4]
 812a1d2:	e7e9      	b.n	812a1a8 <__submore+0x48>

0812a1d4 <abort>:
 812a1d4:	b508      	push	{r3, lr}
 812a1d6:	2006      	movs	r0, #6
 812a1d8:	f000 f89c 	bl	812a314 <raise>
 812a1dc:	2001      	movs	r0, #1
 812a1de:	f7de f831 	bl	8108244 <_exit>
 812a1e2:	Address 0x000000000812a1e2 is out of bounds.


0812a1e4 <__env_lock>:
 812a1e4:	4801      	ldr	r0, [pc, #4]	; (812a1ec <__env_lock+0x8>)
 812a1e6:	f7fb b8bb 	b.w	8125360 <__retarget_lock_acquire_recursive>
 812a1ea:	bf00      	nop
 812a1ec:	200300c4 	.word	0x200300c4

0812a1f0 <__env_unlock>:
 812a1f0:	4801      	ldr	r0, [pc, #4]	; (812a1f8 <__env_unlock+0x8>)
 812a1f2:	f7fb b8b7 	b.w	8125364 <__retarget_lock_release_recursive>
 812a1f6:	bf00      	nop
 812a1f8:	200300c4 	.word	0x200300c4

0812a1fc <_fstat_r>:
 812a1fc:	b538      	push	{r3, r4, r5, lr}
 812a1fe:	4d07      	ldr	r5, [pc, #28]	; (812a21c <_fstat_r+0x20>)
 812a200:	2300      	movs	r3, #0
 812a202:	4604      	mov	r4, r0
 812a204:	4608      	mov	r0, r1
 812a206:	4611      	mov	r1, r2
 812a208:	602b      	str	r3, [r5, #0]
 812a20a:	f7de f833 	bl	8108274 <_fstat>
 812a20e:	1c43      	adds	r3, r0, #1
 812a210:	d102      	bne.n	812a218 <_fstat_r+0x1c>
 812a212:	682b      	ldr	r3, [r5, #0]
 812a214:	b103      	cbz	r3, 812a218 <_fstat_r+0x1c>
 812a216:	6023      	str	r3, [r4, #0]
 812a218:	bd38      	pop	{r3, r4, r5, pc}
 812a21a:	bf00      	nop
 812a21c:	200300d4 	.word	0x200300d4

0812a220 <_isatty_r>:
 812a220:	b538      	push	{r3, r4, r5, lr}
 812a222:	4d06      	ldr	r5, [pc, #24]	; (812a23c <_isatty_r+0x1c>)
 812a224:	2300      	movs	r3, #0
 812a226:	4604      	mov	r4, r0
 812a228:	4608      	mov	r0, r1
 812a22a:	602b      	str	r3, [r5, #0]
 812a22c:	f7de f828 	bl	8108280 <_isatty>
 812a230:	1c43      	adds	r3, r0, #1
 812a232:	d102      	bne.n	812a23a <_isatty_r+0x1a>
 812a234:	682b      	ldr	r3, [r5, #0]
 812a236:	b103      	cbz	r3, 812a23a <_isatty_r+0x1a>
 812a238:	6023      	str	r3, [r4, #0]
 812a23a:	bd38      	pop	{r3, r4, r5, pc}
 812a23c:	200300d4 	.word	0x200300d4

0812a240 <__ascii_mbtowc>:
 812a240:	b082      	sub	sp, #8
 812a242:	b901      	cbnz	r1, 812a246 <__ascii_mbtowc+0x6>
 812a244:	a901      	add	r1, sp, #4
 812a246:	b142      	cbz	r2, 812a25a <__ascii_mbtowc+0x1a>
 812a248:	b14b      	cbz	r3, 812a25e <__ascii_mbtowc+0x1e>
 812a24a:	7813      	ldrb	r3, [r2, #0]
 812a24c:	600b      	str	r3, [r1, #0]
 812a24e:	7812      	ldrb	r2, [r2, #0]
 812a250:	1e10      	subs	r0, r2, #0
 812a252:	bf18      	it	ne
 812a254:	2001      	movne	r0, #1
 812a256:	b002      	add	sp, #8
 812a258:	4770      	bx	lr
 812a25a:	4610      	mov	r0, r2
 812a25c:	e7fb      	b.n	812a256 <__ascii_mbtowc+0x16>
 812a25e:	f06f 0001 	mvn.w	r0, #1
 812a262:	e7f8      	b.n	812a256 <__ascii_mbtowc+0x16>

0812a264 <_realloc_r>:
 812a264:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 812a268:	4680      	mov	r8, r0
 812a26a:	4614      	mov	r4, r2
 812a26c:	460e      	mov	r6, r1
 812a26e:	b921      	cbnz	r1, 812a27a <_realloc_r+0x16>
 812a270:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 812a274:	4611      	mov	r1, r2
 812a276:	f7fb bba5 	b.w	81259c4 <_malloc_r>
 812a27a:	b92a      	cbnz	r2, 812a288 <_realloc_r+0x24>
 812a27c:	f7fb fb36 	bl	81258ec <_free_r>
 812a280:	4625      	mov	r5, r4
 812a282:	4628      	mov	r0, r5
 812a284:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 812a288:	f000 f86d 	bl	812a366 <_malloc_usable_size_r>
 812a28c:	4284      	cmp	r4, r0
 812a28e:	4607      	mov	r7, r0
 812a290:	d802      	bhi.n	812a298 <_realloc_r+0x34>
 812a292:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 812a296:	d812      	bhi.n	812a2be <_realloc_r+0x5a>
 812a298:	4621      	mov	r1, r4
 812a29a:	4640      	mov	r0, r8
 812a29c:	f7fb fb92 	bl	81259c4 <_malloc_r>
 812a2a0:	4605      	mov	r5, r0
 812a2a2:	2800      	cmp	r0, #0
 812a2a4:	d0ed      	beq.n	812a282 <_realloc_r+0x1e>
 812a2a6:	42bc      	cmp	r4, r7
 812a2a8:	4622      	mov	r2, r4
 812a2aa:	4631      	mov	r1, r6
 812a2ac:	bf28      	it	cs
 812a2ae:	463a      	movcs	r2, r7
 812a2b0:	f7fb f87a 	bl	81253a8 <memcpy>
 812a2b4:	4631      	mov	r1, r6
 812a2b6:	4640      	mov	r0, r8
 812a2b8:	f7fb fb18 	bl	81258ec <_free_r>
 812a2bc:	e7e1      	b.n	812a282 <_realloc_r+0x1e>
 812a2be:	4635      	mov	r5, r6
 812a2c0:	e7df      	b.n	812a282 <_realloc_r+0x1e>

0812a2c2 <_raise_r>:
 812a2c2:	291f      	cmp	r1, #31
 812a2c4:	b538      	push	{r3, r4, r5, lr}
 812a2c6:	4604      	mov	r4, r0
 812a2c8:	460d      	mov	r5, r1
 812a2ca:	d904      	bls.n	812a2d6 <_raise_r+0x14>
 812a2cc:	2316      	movs	r3, #22
 812a2ce:	6003      	str	r3, [r0, #0]
 812a2d0:	f04f 30ff 	mov.w	r0, #4294967295
 812a2d4:	bd38      	pop	{r3, r4, r5, pc}
 812a2d6:	6c42      	ldr	r2, [r0, #68]	; 0x44
 812a2d8:	b112      	cbz	r2, 812a2e0 <_raise_r+0x1e>
 812a2da:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 812a2de:	b94b      	cbnz	r3, 812a2f4 <_raise_r+0x32>
 812a2e0:	4620      	mov	r0, r4
 812a2e2:	f000 f831 	bl	812a348 <_getpid_r>
 812a2e6:	462a      	mov	r2, r5
 812a2e8:	4601      	mov	r1, r0
 812a2ea:	4620      	mov	r0, r4
 812a2ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 812a2f0:	f000 b818 	b.w	812a324 <_kill_r>
 812a2f4:	2b01      	cmp	r3, #1
 812a2f6:	d00a      	beq.n	812a30e <_raise_r+0x4c>
 812a2f8:	1c59      	adds	r1, r3, #1
 812a2fa:	d103      	bne.n	812a304 <_raise_r+0x42>
 812a2fc:	2316      	movs	r3, #22
 812a2fe:	6003      	str	r3, [r0, #0]
 812a300:	2001      	movs	r0, #1
 812a302:	e7e7      	b.n	812a2d4 <_raise_r+0x12>
 812a304:	2400      	movs	r4, #0
 812a306:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 812a30a:	4628      	mov	r0, r5
 812a30c:	4798      	blx	r3
 812a30e:	2000      	movs	r0, #0
 812a310:	e7e0      	b.n	812a2d4 <_raise_r+0x12>
 812a312:	Address 0x000000000812a312 is out of bounds.


0812a314 <raise>:
 812a314:	4b02      	ldr	r3, [pc, #8]	; (812a320 <raise+0xc>)
 812a316:	4601      	mov	r1, r0
 812a318:	6818      	ldr	r0, [r3, #0]
 812a31a:	f7ff bfd2 	b.w	812a2c2 <_raise_r>
 812a31e:	bf00      	nop
 812a320:	200004a4 	.word	0x200004a4

0812a324 <_kill_r>:
 812a324:	b538      	push	{r3, r4, r5, lr}
 812a326:	4d07      	ldr	r5, [pc, #28]	; (812a344 <_kill_r+0x20>)
 812a328:	2300      	movs	r3, #0
 812a32a:	4604      	mov	r4, r0
 812a32c:	4608      	mov	r0, r1
 812a32e:	4611      	mov	r1, r2
 812a330:	602b      	str	r3, [r5, #0]
 812a332:	f7dd ff7f 	bl	8108234 <_kill>
 812a336:	1c43      	adds	r3, r0, #1
 812a338:	d102      	bne.n	812a340 <_kill_r+0x1c>
 812a33a:	682b      	ldr	r3, [r5, #0]
 812a33c:	b103      	cbz	r3, 812a340 <_kill_r+0x1c>
 812a33e:	6023      	str	r3, [r4, #0]
 812a340:	bd38      	pop	{r3, r4, r5, pc}
 812a342:	bf00      	nop
 812a344:	200300d4 	.word	0x200300d4

0812a348 <_getpid_r>:
 812a348:	f7dd bf72 	b.w	8108230 <_getpid>

0812a34c <__ascii_wctomb>:
 812a34c:	b149      	cbz	r1, 812a362 <__ascii_wctomb+0x16>
 812a34e:	2aff      	cmp	r2, #255	; 0xff
 812a350:	bf85      	ittet	hi
 812a352:	238a      	movhi	r3, #138	; 0x8a
 812a354:	6003      	strhi	r3, [r0, #0]
 812a356:	700a      	strbls	r2, [r1, #0]
 812a358:	f04f 30ff 	movhi.w	r0, #4294967295
 812a35c:	bf98      	it	ls
 812a35e:	2001      	movls	r0, #1
 812a360:	4770      	bx	lr
 812a362:	4608      	mov	r0, r1
 812a364:	4770      	bx	lr

0812a366 <_malloc_usable_size_r>:
 812a366:	f851 3c04 	ldr.w	r3, [r1, #-4]
 812a36a:	1f18      	subs	r0, r3, #4
 812a36c:	2b00      	cmp	r3, #0
 812a36e:	bfbc      	itt	lt
 812a370:	580b      	ldrlt	r3, [r1, r0]
 812a372:	18c0      	addlt	r0, r0, r3
 812a374:	4770      	bx	lr
 812a376:	Address 0x000000000812a376 is out of bounds.


0812a378 <_init>:
 812a378:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 812a37a:	bf00      	nop
 812a37c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 812a37e:	bc08      	pop	{r3}
 812a380:	469e      	mov	lr, r3
 812a382:	4770      	bx	lr

0812a384 <_fini>:
 812a384:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 812a386:	bf00      	nop
 812a388:	bcf8      	pop	{r3, r4, r5, r6, r7}
 812a38a:	bc08      	pop	{r3}
 812a38c:	469e      	mov	lr, r3
 812a38e:	4770      	bx	lr
