
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000574                       # Number of seconds simulated
sim_ticks                                   573747000                       # Number of ticks simulated
final_tick                                  573747000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 149726                       # Simulator instruction rate (inst/s)
host_op_rate                                   290839                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               49724098                       # Simulator tick rate (ticks/s)
host_mem_usage                                 449052                       # Number of bytes of host memory used
host_seconds                                    11.54                       # Real time elapsed on the host
sim_insts                                     1727631                       # Number of instructions simulated
sim_ops                                       3355873                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    573747000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          96320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         246336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             342656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        96320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         96320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        41344                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           41344                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1505                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3849                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5354                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          646                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                646                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         167878873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         429346036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             597224909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    167878873                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        167878873                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       72059636                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             72059636                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       72059636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        167878873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        429346036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            669284545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1622.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1462.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3820.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000289274500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           98                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           98                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               11934                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1515                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5355                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1638                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5355                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1638                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 338048                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4672                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  102400                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  342720                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               104832                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     73                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    16                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                93                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                69                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                63                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               92                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               47                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               61                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               38                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     573745000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5355                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1638                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1402                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     504                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1275                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    343.642353                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   209.062718                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   337.719786                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          383     30.04%     30.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          327     25.65%     55.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          140     10.98%     66.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           97      7.61%     74.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           51      4.00%     78.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           41      3.22%     81.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           42      3.29%     84.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           19      1.49%     86.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          175     13.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1275                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           98                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      53.836735                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     33.498329                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     92.277450                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             58     59.18%     59.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            25     25.51%     84.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             7      7.14%     91.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            3      3.06%     94.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            1      1.02%     95.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      1.02%     96.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      1.02%     97.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      1.02%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      1.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            98                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           98                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.326531                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.309050                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.783536                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               83     84.69%     84.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               13     13.27%     97.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      2.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            98                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        93568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       244480                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       102400                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 163082334.199568808079                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 426111160.494085371494                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 178475878.740978181362                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1506                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3849                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1638                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     56192250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    137520000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  14144142250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     37312.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35728.76                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8635007.48                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                     94674750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               193712250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   26410000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17924.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36674.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       589.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       178.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    597.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    182.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.32                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.45                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4378                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1217                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.89                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.03                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      82045.62                       # Average gap between requests
system.mem_ctrls.pageHitRate                    81.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  6140400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3244725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                22455300                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                5950800                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         37493040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             61312050                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1484160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       116812950                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        34192320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         24965040                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              314085705                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            547.428928                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            435169000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      2041000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      15860000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF     90134750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     89043500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     120527500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    256140250                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3048780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1593900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                15251040                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2401200                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         32575920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             46156320                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2220480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       111262290                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        25099680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         41085840                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              280695450                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            489.232101                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            466744000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3892500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      13780000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    157385000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     65364000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      89330500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    243995000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    573747000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  181560                       # Number of BP lookups
system.cpu.branchPred.condPredicted            181560                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              8487                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                90550                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   25465                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                362                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           90550                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              78934                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            11616                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1758                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    573747000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      684113                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      120578                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           641                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           119                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    573747000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    573747000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      205535                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           322                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       573747000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1147495                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             247656                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1961993                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      181560                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             104399                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        811785                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   17306                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  302                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1411                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           68                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          113                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    205323                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3027                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1069988                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.560971                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.676611                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   491938     45.98%     45.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    11345      1.06%     47.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    51056      4.77%     51.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    31287      2.92%     54.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    34604      3.23%     57.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    29422      2.75%     60.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    11841      1.11%     61.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    21654      2.02%     63.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   386841     36.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1069988                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.158223                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.709805                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   240896                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                266853                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    538677                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 14909                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   8653                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                3737541                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   8653                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   249379                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  134123                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5524                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    543430                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                128879                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                3704477                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3041                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  13536                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  36809                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  75823                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             4272680                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               8242600                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          3765807                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           2566194                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               3842703                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   429977                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                157                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            115                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     67535                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               691083                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              125047                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             37457                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            11295                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    3641220                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 257                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   3543530                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              6870                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          285603                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       448132                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            193                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1069988                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.311747                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.811294                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              303801     28.39%     28.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               64490      6.03%     34.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              107420     10.04%     44.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               94261      8.81%     53.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              115995     10.84%     64.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               92199      8.62%     72.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               91885      8.59%     81.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               94364      8.82%     90.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              105573      9.87%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1069988                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   12120      8.37%      8.37% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      8.37% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      8.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  6710      4.63%     13.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     13.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     13.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     13.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     13.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     13.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     13.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     13.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     13.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     13.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     13      0.01%     13.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     13.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     12      0.01%     13.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  1062      0.73%     13.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     13.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     13.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    5      0.00%     13.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     13.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     13.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             59858     41.33%     55.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            36327     25.08%     80.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     80.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     80.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     80.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     80.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     80.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     80.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     80.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     80.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     80.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     80.16% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1945      1.34%     81.51% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   743      0.51%     82.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             25996     17.95%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               45      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              5854      0.17%      0.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1524909     43.03%     43.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 9076      0.26%     43.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1867      0.05%     43.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              429500     12.12%     55.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     55.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     55.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     55.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     55.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     55.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     55.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     55.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  680      0.02%     55.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     55.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                19543      0.55%     56.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     56.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1678      0.05%     56.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              296963      8.38%     64.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                717      0.02%     64.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          236000      6.66%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            8022      0.23%     71.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         208000      5.87%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               234922      6.63%     84.03% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               95806      2.70%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          444269     12.54%     99.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          25660      0.72%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3543530                       # Type of FU issued
system.cpu.iq.rate                           3.088057                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      144836                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.040873                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            4305848                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           1958928                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1584481                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             4002906                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            1968214                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      1922660                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1618090                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2064422                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           109016                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        49270                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           54                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           67                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         8277                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1012                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           782                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   8653                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   87752                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  4656                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             3641477                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               358                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                691083                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               125047                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                156                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    659                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  3592                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             67                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           3430                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         6822                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                10252                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               3523765                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                672028                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             19765                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       792597                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   144195                       # Number of branches executed
system.cpu.iew.exec_stores                     120569                       # Number of stores executed
system.cpu.iew.exec_rate                     3.070833                       # Inst execution rate
system.cpu.iew.wb_sent                        3510835                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       3507141                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2221533                       # num instructions producing a value
system.cpu.iew.wb_consumers                   3543739                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.056345                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.626890                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          285631                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              8604                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1026995                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.267662                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.173149                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       332944     32.42%     32.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       124186     12.09%     44.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        65247      6.35%     50.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        67710      6.59%     57.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        74602      7.26%     64.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        51807      5.04%     69.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        50904      4.96%     74.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        41564      4.05%     78.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       218031     21.23%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1026995                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1727631                       # Number of instructions committed
system.cpu.commit.committedOps                3355873                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         758583                       # Number of memory references committed
system.cpu.commit.loads                        641813                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     133515                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    1918366                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1893663                       # Number of committed integer instructions.
system.cpu.commit.function_calls                24884                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         3044      0.09%      0.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1386215     41.31%     41.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            9049      0.27%     41.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.04%     41.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         428154     12.76%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     54.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     54.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           18746      0.56%     55.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     55.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.03%     55.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         296724      8.84%     63.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     63.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     63.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           297      0.01%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       236000      7.03%     70.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         8000      0.24%     71.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       208000      6.20%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          208575      6.22%     83.61% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          91288      2.72%     86.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       433238     12.91%     99.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        25482      0.76%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3355873                       # Class of committed instruction
system.cpu.commit.bw_lim_events                218031                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      4450468                       # The number of ROB reads
system.cpu.rob.rob_writes                     7326451                       # The number of ROB writes
system.cpu.timesIdled                             768                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           77507                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1727631                       # Number of Instructions Simulated
system.cpu.committedOps                       3355873                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.664201                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.664201                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.505567                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.505567                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3444744                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1357278                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   2538790                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1896452                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    609187                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   766745                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1087309                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    573747000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1571.640091                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              169133                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1878                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             90.060170                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1571.640091                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.767402                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.767402                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1971                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1908                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.962402                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1382893                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1382893                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    573747000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       556847                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          556847                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       115703                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         115703                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       672550                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           672550                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       672550                       # number of overall hits
system.cpu.dcache.overall_hits::total          672550                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15902                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15902                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1070                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1070                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        16972                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          16972                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        16972                       # number of overall misses
system.cpu.dcache.overall_misses::total         16972                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    912276000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    912276000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     68930999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     68930999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    981206999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    981206999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    981206999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    981206999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       572749                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       572749                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       116773                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       116773                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       689522                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       689522                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       689522                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       689522                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.027764                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.027764                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009163                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009163                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.024614                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.024614                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.024614                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024614                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 57368.632876                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57368.632876                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 64421.494393                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64421.494393                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57813.280639                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57813.280639                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57813.280639                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57813.280639                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        14190                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          108                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               219                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    64.794521                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           18                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          646                       # number of writebacks
system.cpu.dcache.writebacks::total               646                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        13119                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        13119                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        13123                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        13123                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        13123                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        13123                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2783                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2783                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1066                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1066                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         3849                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3849                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3849                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3849                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    191929000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    191929000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     67674999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     67674999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    259603999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    259603999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    259603999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    259603999                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004859                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004859                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009129                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009129                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005582                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005582                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005582                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005582                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68964.786202                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68964.786202                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63484.989681                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63484.989681                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67447.128865                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67447.128865                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67447.128865                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67447.128865                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1878                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    573747000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           491.348758                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               75710                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               993                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             76.243706                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   491.348758                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.959666                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.959666                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          398                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            412147                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           412147                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    573747000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       203212                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          203212                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       203212                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           203212                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       203212                       # number of overall hits
system.cpu.icache.overall_hits::total          203212                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2109                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2109                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2109                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2109                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2109                       # number of overall misses
system.cpu.icache.overall_misses::total          2109                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    135274499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    135274499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    135274499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    135274499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    135274499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    135274499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       205321                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       205321                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       205321                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       205321                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       205321                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       205321                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.010272                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010272                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.010272                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010272                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.010272                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010272                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64141.535799                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64141.535799                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64141.535799                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64141.535799                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64141.535799                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64141.535799                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3227                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                31                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   104.096774                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          993                       # number of writebacks
system.cpu.icache.writebacks::total               993                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          603                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          603                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          603                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          603                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          603                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          603                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1506                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1506                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1506                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1506                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1506                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1506                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    104483499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    104483499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    104483499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    104483499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    104483499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    104483499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007335                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007335                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007335                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007335                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007335                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007335                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 69378.153386                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69378.153386                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 69378.153386                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69378.153386                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 69378.153386                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69378.153386                       # average overall mshr miss latency
system.cpu.icache.replacements                    993                       # number of replacements
system.membus.snoop_filter.tot_requests          8226                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         2873                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    573747000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4288                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          646                       # Transaction distribution
system.membus.trans_dist::WritebackClean          993                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1232                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1066                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1066                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1506                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2783                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4004                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4004                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         9576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         9576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13580                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       159872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       159872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       287680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       287680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  447552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5355                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001120                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.033457                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5349     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                       6      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                5355                       # Request fanout histogram
system.membus.reqLayer2.occupancy            15844000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7968497                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy           20269499                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
