<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<QE>
    <Segment id="Project">
        <Setting id="SrcGeneratedPath" value="src/smc_gen"/>
    </Segment>
    <Segment id="Pin">
        <Setting id="EMLE" value="EMLE"/>
        <Setting id="P84" value="ET1_LINKSTA"/>
        <Setting id="PQ0" value="ET1_CRS"/>
        <Setting id="PQ2" value="ET1_RX_DV"/>
        <Setting id="PQ1" value="ET1_COL"/>
        <Setting id="PM0" value="ET1_ERXD0"/>
        <Setting id="PQ4" value="ET1_RX_CLK"/>
        <Setting id="PK0" value="ET0_MDC"/>
        <Setting id="PM2" value="ET1_ERXD2"/>
        <Setting id="PQ6" value="ET1_ETXD1"/>
        <Setting id="XCOUT" value="XCOUT"/>
        <Setting id="PM1" value="ET1_ERXD1"/>
        <Setting id="PQ5" value="ET1_ETXD0"/>
        <Setting id="PM4" value="ET0_ETXD2"/>
        <Setting id="PK2" value="ET0_RX_DV"/>
        <Setting id="PK1" value="ET0_COL"/>
        <Setting id="PM3" value="ET1_ERXD3"/>
        <Setting id="PQ7" value="ET1_TX_EN"/>
        <Setting id="PK4" value="ET0_ERXD2"/>
        <Setting id="PM6" value="ET0_TX_CLK"/>
        <Setting id="PM5" value="ET0_ETXD3"/>
        <Setting id="PM7" value="ET0_CRS"/>
        <Setting id="PK5" value="ET0_ERXD3"/>
        <Setting id="P70" value="SDCLK"/>
        <Setting id="P74" value="ET0_ERXD1"/>
        <Setting id="P75" value="ET0_ERXD0"/>
        <Setting id="P34" value="ET0_LINKSTA"/>
        <Setting id="PN1" value="ET1_ETXD3"/>
        <Setting id="P36" value="EXTAL"/>
        <Setting id="PN0" value="ET1_ETXD2"/>
        <Setting id="PN3" value="ET1_RX_ER"/>
        <Setting id="PN2" value="ET1_TX_CLK"/>
        <Setting id="P37" value="XTAL"/>
        <Setting id="PL3" value="ET0_RX_CLK"/>
        <Setting id="PL2" value="ET0_RX_ER"/>
        <Setting id="PL5" value="ET0_ETXD1"/>
        <Setting id="PL4" value="ET0_ETXD0"/>
        <Setting id="XCIN" value="XCIN"/>
        <Setting id="PL7" value="ET0_MDIO"/>
        <Setting id="PF1" value="TCK"/>
        <Setting id="PL6" value="ET0_TX_EN"/>
        <Setting id="PF0" value="TDO"/>
        <Setting id="PF3" value="TMS"/>
        <Setting id="PF2" value="TDI"/>
        <Setting id="PH7" value="CLKOUT25M"/>
        <Setting id="PF4" value="TRST#"/>
    </Segment>
    <Segment id="Device">
        <Setting id="Series" value="RX700"/>
        <Setting id="Group" value="RX72M"/>
        <Setting id="Board" value="RSKRX72M"/>
        <Setting id="PartNo" value="R5F572MNDxBD"/>
        <Setting id="PinCount" value="224"/>
    </Segment>
    <Segment id="Clock">
        <Setting id="SDCLK" value="80000.0"/>
        <Setting id="SubCLK" value="32.768"/>
        <Setting id="CacSubCLK" value="32.768"/>
        <Setting id="CacMCLK" value="24000.0"/>
        <Setting id="PLLCLK" value="240000.0"/>
        <Setting id="BusCLK" value="80000.0"/>
        <Setting id="PCLKA" value="120000.0"/>
        <Setting id="ExtCLK" value="24000.0"/>
        <Setting id="UsbCLK" value="48000.0"/>
        <Setting id="PCLKD" value="60000.0"/>
        <Setting id="PCLKB" value="60000.0"/>
        <Setting id="VCC" value="3.3"/>
        <Setting id="PCLKC" value="60000.0"/>
        <Setting id="ICLK" value="240000.0"/>
        <Setting id="FCLK" value="60000.0"/>
        <Setting id="SysCLKSrc" value="4.0"/>
        <Setting id="RtcCLK" value="32.768"/>
    </Segment>
    <Segment id="Component">
        <Setting id="r_lwip_rx" value="FIT"/>
        <Setting id="r_bsp" value="FIT"/>
        <Setting id="r_ether_rx" value="FIT"/>
        <Setting id="r_cmt_rx" value="FIT"/>
        <Setting id="r_lwip_driver_rx" value="FIT"/>
        <Segment component="r_lwip_rx1.00" id="r_lwip_rx" source="com.renesas.smc.tools.swcomponent.fit.source">
            <Setting id="TCP_SND_BUF" value="4 * TCP_MSS"/>
            <Setting id="LWIP_DHCP" value="0"/>
            <Setting id="MEM_SIZE" value="20*1024"/>
            <Setting id="MEMP_NUM_TCP_PCB_LISTEN" value="5"/>
            <Setting id="LWIP_TCP" value="1"/>
            <Setting id="LWIP_NETIF_LINK_CALLBACK" value="0"/>
            <Setting id="LWIP_ARP" value="1"/>
            <Setting id="PBUF_POOL_SIZE" value="16"/>
            <Setting id="MEMP_NUM_TCP_PCB" value="10"/>
            <Setting id="TCP_QUEUE_OOSEQ" value="0"/>
            <Setting id="MEMP_NUM_TCP_SEG" value="16"/>
            <Setting id="TCP_MSS" value="1500 - 40"/>
            <Setting id="UDP_TTL" value="IP_DEFAULT_TTL"/>
            <Setting id="LWIP_NETCONN" value="0"/>
            <Setting id="LWIP_SOCKET" value="0"/>
            <Setting id="MEMP_NUM_UDP_PCB" value="6"/>
            <Setting id="SYS_LIGHTWEIGHT_PROT" value="0"/>
            <Setting id="LWIP_UDP" value="1"/>
            <Setting id="LWIP_IPV4" value="1"/>
            <Setting id="NO_SYS" value="1"/>
            <Setting id="LWIP_IGMP" value="1"/>
            <Setting id="LWIP_ICMP" value="1"/>
            <Setting id="PBUF_POOL_BUFSIZE" value="LWIP_MEM_ALIGN_SIZE(TCP_MSS+PBUF_IP_HLEN+PBUF_TRANSPORT_HLEN+PBUF_LINK_ENCAPSULATION_HLEN+PBUF_LINK_HLEN)"/>
            <Setting id="MEM_ALIGNMENT" value="4"/>
            <Setting id="TCP_SND_QUEUELEN" value="2 * TCP_SND_BUF/TCP_MSS"/>
            <Setting id="TCP_WND" value="4 * TCP_MSS"/>
            <Setting id="TCP_TTL" value="IP_DEFAULT_TTL"/>
            <Setting id="LWIP_STATS" value="0"/>
            <Setting id="MEMP_NUM_PBUF" value="50"/>
            <Setting id="MEMP_NUM_SYS_TIMEOUT" value="LWIP_NUM_SYS_TIMEOUT_INTERNAL"/>
        </Segment>
        <Segment component="r_bsp7.53" id="r_bsp" source="com.renesas.smc.tools.swcomponent.fit.source"/>
        <Segment component="r_ether_rx1.24" id="r_ether_rx" source="com.renesas.smc.tools.swcomponent.fit.source">
            <Setting id="ETHER_CFG_PHY_MII_WAIT" value="8"/>
            <Setting id="ETHER_CFG_USE_PHY_ICS1894_32" value="0"/>
            <Setting id="ETHER_CFG_MODE_SEL" value="0"/>
            <Setting id="ETHER_CFG_LINK_PRESENT" value="0"/>
            <Setting id="ETHER_CFG_EMAC_RX_DESCRIPTORS" value="4"/>
            <Setting id="ETHER_CFG_BUFSIZE" value="1536"/>
            <Setting id="ETHER_CFG_EMAC_TX_DESCRIPTORS" value="4"/>
            <Setting id="ETHER_CFG_PHY_DELAY_RESET" value="0x00020000L"/>
            <Setting id="ETHER_CFG_CH1_PHY_ACCESS" value="0"/>
            <Setting id="ETHER_CFG_USE_PHY_KSZ8041NL" value="1"/>
            <Setting id="ETHER_CFG_PMGI_CLOCK" value="2500000"/>
            <Setting id="ETHER_CFG_PMGI_HOLD_TIME" value="0"/>
            <Setting id="ETHER_CFG_PMGI_CAPTURE_TIME" value="0"/>
            <Setting id="ETHER_CFG_USE_LINKSTA" value="1"/>
            <Setting id="ETHER_CFG_AL1_INT_PRIORTY" value="2"/>
            <Setting id="ETHER_CFG_PMGI_ENABLE_PREAMBLE" value="0"/>
            <Setting id="ETHER_CFG_CH1_PHY_ADDRESS" value="2"/>
            <Setting id="ETHER_CFG_PMGI_INT_PRIORTY" value="2"/>
            <Setting id="ETHER_CFG_CH0_PHY_ADDRESS" value="1"/>
            <Setting id="ETHER_CFG_NON_BLOCKING" value="0"/>
            <Setting id="ETHER_CFG_CH0_PHY_ACCESS" value="0"/>
        </Segment>
        <Segment component="r_cmt_rx5.71" id="r_cmt_rx" source="com.renesas.smc.tools.swcomponent.fit.source">
            <Setting id="CMT_CFG_CH2_EN_NESTED_INT" value="0"/>
            <Setting id="CMT_CFG_CH1_EN_NESTED_INT" value="0"/>
            <Setting id="CMT_CFG_CH3_EN_NESTED_INT" value="0"/>
            <Setting id="CMT_CFG_CH0_EN_NESTED_INT" value="0"/>
            <Setting id="CMT_RX_CFG_IPR" value="5"/>
        </Segment>
        <Segment component="r_lwip_driver_rx1.00" id="r_lwip_driver_rx" source="com.renesas.smc.tools.swcomponent.fit.source">
            <Setting id="LWIP_DRIVER_CFG_MTU" value="1500"/>
            <Setting id="LWIP_DRIVER_CFG_ETH_MAC_ADDR4" value="0xFE"/>
            <Setting id="LWIP_DRIVER_CFG_SEND_MAX_LOOP" value="20"/>
            <Setting id="LWIP_DRIVER_CFG_SEND_DELAY_US" value="50"/>
            <Setting id="LWIP_DRIVER_CFG_ETH_MAC_ADDR5" value="0x79"/>
            <Setting id="LWIP_DRIVER_CFG_ETH_MAC_ADDR2" value="0x50"/>
            <Setting id="LWIP_DRIVER_CFG_ETH_MAC_ADDR3" value="0x10"/>
            <Setting id="LWIP_DRIVER_CFG_ETH_MAC_ADDR0" value="0x74"/>
            <Setting id="LWIP_DRIVER_CFG_ETH_MAC_ADDR1" value="0x90"/>
            <Setting id="LWIP_DRIVER_CFG_ETH_DRV_CH" value="0"/>
        </Segment>
    </Segment>
</QE>
