
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 100000000
Simulation Instructions: 100000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Clean RRIP Policies: 2213130222131302 Dirty RRIP Policies: 1203030212030302 PSEL Width: 10 Track Set: 4294967295 PSEL Mask: 1 Demote Mask: 4041100440411004DS Algo: 0Window size: 0
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 1600 MT/s

CPU 0 runs /mnt/beegfs/iconst01/spec2017/Leela.trace.gz
NOT SORTED
TRACE STRING: /mnt/beegfs/iconst01/spec2017/Leela.trace.gz
SORTED
TRACE STRING: /mnt/beegfs/iconst01/spec2017/Leela.trace.gz
INITIAL
TRACE STRING: /mnt/beegfs/iconst01/spec2017/Leela.trace.gz

champsim_seed used: 483

CPU 0 L1D next line prefetcher
CPU 0 L2C IP-based stride prefetcher
Initialize DRRIP state
Assign rand_sets[0]: 454  LLC: 2048
rand_sets[0]: 454
Assign rand_sets[1]: 1662  LLC: 2048
rand_sets[1]: 1662
Assign rand_sets[2]: 1921  LLC: 2048
rand_sets[2]: 1921
Assign rand_sets[3]: 1131  LLC: 2048
rand_sets[3]: 1131
Assign rand_sets[4]: 331  LLC: 2048
rand_sets[4]: 331
Assign rand_sets[5]: 1531  LLC: 2048
rand_sets[5]: 1531
Assign rand_sets[6]: 482  LLC: 2048
rand_sets[6]: 482
Assign rand_sets[7]: 1275  LLC: 2048
rand_sets[7]: 1275
Assign rand_sets[8]: 1876  LLC: 2048
rand_sets[8]: 1876
Assign rand_sets[9]: 2038  LLC: 2048
rand_sets[9]: 2038
Assign rand_sets[10]: 701  LLC: 2048
rand_sets[10]: 701
Assign rand_sets[11]: 479  LLC: 2048
rand_sets[11]: 479
Assign rand_sets[12]: 892  LLC: 2048
rand_sets[12]: 892
Assign rand_sets[13]: 1820  LLC: 2048
rand_sets[13]: 1820
Assign rand_sets[14]: 1505  LLC: 2048
rand_sets[14]: 1505
Assign rand_sets[15]: 1159  LLC: 2048
rand_sets[15]: 1159
Assign rand_sets[16]: 513  LLC: 2048
rand_sets[16]: 513
Assign rand_sets[17]: 703  LLC: 2048
rand_sets[17]: 703
Assign rand_sets[18]: 561  LLC: 2048
rand_sets[18]: 561
Assign rand_sets[19]: 990  LLC: 2048
rand_sets[19]: 990
Assign rand_sets[20]: 342  LLC: 2048
rand_sets[20]: 342
Assign rand_sets[21]: 882  LLC: 2048
rand_sets[21]: 882
Assign rand_sets[22]: 15  LLC: 2048
rand_sets[22]: 15
Assign rand_sets[23]: 71  LLC: 2048
rand_sets[23]: 71
Assign rand_sets[24]: 1127  LLC: 2048
rand_sets[24]: 1127
Assign rand_sets[25]: 1382  LLC: 2048
rand_sets[25]: 1382
Assign rand_sets[26]: 647  LLC: 2048
rand_sets[26]: 647
Assign rand_sets[27]: 857  LLC: 2048
rand_sets[27]: 857
Assign rand_sets[28]: 1450  LLC: 2048
rand_sets[28]: 1450
Assign rand_sets[29]: 1160  LLC: 2048
rand_sets[29]: 1160
Assign rand_sets[30]: 1852  LLC: 2048
rand_sets[30]: 1852
Assign rand_sets[31]: 1881  LLC: 2048
rand_sets[31]: 1881
Assign rand_sets[32]: 1770  LLC: 2048
rand_sets[32]: 1770
Assign rand_sets[33]: 1622  LLC: 2048
rand_sets[33]: 1622
Assign rand_sets[34]: 275  LLC: 2048
rand_sets[34]: 275
Assign rand_sets[35]: 635  LLC: 2048
rand_sets[35]: 635
Assign rand_sets[36]: 466  LLC: 2048
rand_sets[36]: 466
Assign rand_sets[37]: 1413  LLC: 2048
rand_sets[37]: 1413
Assign rand_sets[38]: 417  LLC: 2048
rand_sets[38]: 417
Assign rand_sets[39]: 472  LLC: 2048
rand_sets[39]: 472
Assign rand_sets[40]: 1340  LLC: 2048
rand_sets[40]: 1340
Assign rand_sets[41]: 852  LLC: 2048
rand_sets[41]: 852
Assign rand_sets[42]: 1365  LLC: 2048
rand_sets[42]: 1365
Assign rand_sets[43]: 47  LLC: 2048
rand_sets[43]: 47
Assign rand_sets[44]: 823  LLC: 2048
rand_sets[44]: 823
Assign rand_sets[45]: 686  LLC: 2048
rand_sets[45]: 686
Assign rand_sets[46]: 1637  LLC: 2048
rand_sets[46]: 1637
Assign rand_sets[47]: 1115  LLC: 2048
rand_sets[47]: 1115
Assign rand_sets[48]: 986  LLC: 2048
rand_sets[48]: 986
Assign rand_sets[49]: 258  LLC: 2048
rand_sets[49]: 258
Assign rand_sets[50]: 633  LLC: 2048
rand_sets[50]: 633
Assign rand_sets[51]: 920  LLC: 2048
rand_sets[51]: 920
Assign rand_sets[52]: 204  LLC: 2048
rand_sets[52]: 204
Assign rand_sets[53]: 227  LLC: 2048
rand_sets[53]: 227
Assign rand_sets[54]: 1818  LLC: 2048
rand_sets[54]: 1818
Assign rand_sets[55]: 886  LLC: 2048
rand_sets[55]: 886
Assign rand_sets[56]: 1422  LLC: 2048
rand_sets[56]: 1422
Assign rand_sets[57]: 607  LLC: 2048
rand_sets[57]: 607
Assign rand_sets[58]: 217  LLC: 2048
rand_sets[58]: 217
Assign rand_sets[59]: 1945  LLC: 2048
rand_sets[59]: 1945
Assign rand_sets[60]: 143  LLC: 2048
rand_sets[60]: 143
Assign rand_sets[61]: 1311  LLC: 2048
rand_sets[61]: 1311
Assign rand_sets[62]: 319  LLC: 2048
rand_sets[62]: 319
Assign rand_sets[63]: 1846  LLC: 2048
rand_sets[63]: 1846
 CLEAN-RRIP-POLICY-1: 2-2-1-3-1-3-0-2- CLEAN-RRIP-POLICY-2: 2-2-1-3-1-3-0-2-
 DIRTY-RRIP-POLICY-1: 1-2-0-3-0-3-0-2- DIRTY-RRIP-POLICY-2: 1-2-0-3-0-3-0-2-
 PSEL width: 10
Heartbeat CPU 0 instructions: 10000000 cycles: 5810761 heartbeat IPC: 1.72095 cumulative IPC: 1.72095 (Simulation time: 0 hr 0 min 12 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 11606050 heartbeat IPC: 1.72554 cumulative IPC: 1.72324 (Simulation time: 0 hr 0 min 23 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 17388003 heartbeat IPC: 1.72952 cumulative IPC: 1.72533 (Simulation time: 0 hr 0 min 35 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 23169590 heartbeat IPC: 1.72963 cumulative IPC: 1.7264 (Simulation time: 0 hr 0 min 47 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 28984150 heartbeat IPC: 1.71982 cumulative IPC: 1.72508 (Simulation time: 0 hr 0 min 59 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 34769425 heartbeat IPC: 1.72853 cumulative IPC: 1.72565 (Simulation time: 0 hr 1 min 11 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 40536480 heartbeat IPC: 1.73399 cumulative IPC: 1.72684 (Simulation time: 0 hr 1 min 23 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 46308603 heartbeat IPC: 1.73246 cumulative IPC: 1.72754 (Simulation time: 0 hr 1 min 35 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 52118079 heartbeat IPC: 1.72133 cumulative IPC: 1.72685 (Simulation time: 0 hr 1 min 47 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 57935752 heartbeat IPC: 1.7189 cumulative IPC: 1.72605 (Simulation time: 0 hr 1 min 59 sec) 

Warmup complete CPU 0 instructions: 100000001 cycles: 57935753 (Simulation time: 0 hr 1 min 59 sec) 

Heartbeat CPU 0 instructions: 110000001 cycles: 76359679 heartbeat IPC: 0.542773 cumulative IPC: 0.542772 (Simulation time: 0 hr 2 min 20 sec) 
Heartbeat CPU 0 instructions: 120000000 cycles: 94739032 heartbeat IPC: 0.544089 cumulative IPC: 0.54343 (Simulation time: 0 hr 2 min 40 sec) 
Heartbeat CPU 0 instructions: 130000002 cycles: 113060356 heartbeat IPC: 0.545812 cumulative IPC: 0.544222 (Simulation time: 0 hr 3 min 0 sec) 
Heartbeat CPU 0 instructions: 140000000 cycles: 131297385 heartbeat IPC: 0.548335 cumulative IPC: 0.545244 (Simulation time: 0 hr 3 min 21 sec) 
Heartbeat CPU 0 instructions: 150000002 cycles: 149405564 heartbeat IPC: 0.552237 cumulative IPC: 0.546628 (Simulation time: 0 hr 3 min 41 sec) 
Heartbeat CPU 0 instructions: 160000000 cycles: 167558302 heartbeat IPC: 0.550881 cumulative IPC: 0.547333 (Simulation time: 0 hr 4 min 2 sec) 
Heartbeat CPU 0 instructions: 170000001 cycles: 185760646 heartbeat IPC: 0.54938 cumulative IPC: 0.547624 (Simulation time: 0 hr 4 min 22 sec) 
Heartbeat CPU 0 instructions: 180000000 cycles: 204062136 heartbeat IPC: 0.546404 cumulative IPC: 0.547471 (Simulation time: 0 hr 4 min 42 sec) 
Heartbeat CPU 0 instructions: 190000001 cycles: 222410424 heartbeat IPC: 0.54501 cumulative IPC: 0.547197 (Simulation time: 0 hr 5 min 3 sec) 
Heartbeat CPU 0 instructions: 200000000 cycles: 240616029 heartbeat IPC: 0.549281 cumulative IPC: 0.547404 (Simulation time: 0 hr 5 min 23 sec) 
Finished CPU 0 instructions: 100000000 cycles: 182680284 cumulative IPC: 0.547404 (Simulation time: 0 hr 5 min 23 sec) 

CPU 0 Branch Prediction Accuracy: 84.4206% MPKI: 17.8348
Number of Branches: 11447658 Number of Mispredictions: 1783477
Number of LOAD Instructions: 50081767
Number of LOAD Instructions (ROI): 50081767
Number of STORE Instructions: 16161151
Number of STORE Instructions (ROI): 16161151
Total Destination Memory Operands: 19012031
Total Destination Memory Operands (ROI): 19012031
Total Source Memory Operands: 50081767
Total Source Memory Operands (ROI): 50081767
Number of DEPENDED LOADS: 2591251
Number of DEPENDED LOADS (ROI): 2591251
Number of SQ_ADDED: 19012031
Number of SQ_ADDED (ROI): 19012031
Number of LQ_ADDED: 69001817
Number of LQ_ADDED (ROI): 69001817
Number of Instructions read from trace: 200000038

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.547404 instructions: 100000000 cycles: 182680284
ITLB TOTAL     ACCESS:   17661195  HIT:   17661195  MISS:          0
ITLB LOAD      ACCESS:   17661195  HIT:   17661195  MISS:          0
ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB TOTAL MSHR MERGED:          0
ITLB LOAD MSHR MERGED:          0
ITLB RFO MSHR MERGED:          0
ITLB PREFETCH MSHR MERGED:          0
ITLB WRITEBACK MSHR MERGED:          0
ITLB TOTAL ACCESSES:   17661195 HITS:   17661195 MISSES:          0
ITLB LOAD ACCESSES:   17661195 HITS:   17661195 MISSES:          0
ITLB RFO ACCESSES:          0 HITS:          0 MISSES:          0
ITLB PREFETCH ACCESSES:          0 HITS:          0 MISSES:          0
ITLB WRITEBACK ACCESSES:          0 HITS:          0 MISSES:          0
ITLB RQ ACCESS:  100000008
ITLB RQ TO_CACHE:   17661195
ITLB RQ MERGED:   82338813
ITLB RQ FORWARD:          0
ITLB WQ ACCESS:          0
ITLB WQ TO_CACHE:          0
ITLB WQ MERGED:          0
ITLB WQ FORWARD:          0
DTLB TOTAL     ACCESS:   24292783  HIT:   24275293  MISS:      17490
DTLB LOAD      ACCESS:   16267653  HIT:   16250730  MISS:      16923
DTLB RFO       ACCESS:    8025130  HIT:    8024563  MISS:        567
DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB TOTAL MSHR MERGED:        483
DTLB LOAD MSHR MERGED:        428
DTLB RFO MSHR MERGED:         55
DTLB PREFETCH MSHR MERGED:          0
DTLB WRITEBACK MSHR MERGED:          0
DTLB TOTAL ACCESSES:   24293266 HITS:   24275293 MISSES:      17973
DTLB LOAD ACCESSES:   16268081 HITS:   16250730 MISSES:      17351
DTLB RFO ACCESSES:    8025185 HITS:    8024563 MISSES:        622
DTLB PREFETCH ACCESSES:          0 HITS:          0 MISSES:          0
DTLB WRITEBACK ACCESSES:          0 HITS:          0 MISSES:          0
DTLB RQ ACCESS:   33079141
DTLB RQ TO_CACHE:   24293266
DTLB RQ MERGED:    8785875
DTLB RQ FORWARD:          0
DTLB WQ ACCESS:          0
DTLB WQ TO_CACHE:          0
DTLB WQ MERGED:          0
DTLB WQ FORWARD:          0
L1D TOTAL     ACCESS:   43966543  HIT:   43395237  MISS:     571306
L1D LOAD      ACCESS:   18222921  HIT:   17956388  MISS:     266533
L1D RFO       ACCESS:    9279533  HIT:    9207355  MISS:      72178
L1D PREFETCH  ACCESS:   16464089  HIT:   16231494  MISS:     232595
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:   18231692  ISSUED:   17941588  USEFUL:     111897  USELESS:     120688
L1D TOTAL MSHR MERGED:      48591
L1D LOAD MSHR MERGED:       9460
L1D RFO MSHR MERGED:      23060
L1D PREFETCH MSHR MERGED:      16071
L1D WRITEBACK MSHR MERGED:          0
L1D TOTAL ACCESSES:   44016024 HITS:   43396127 MISSES:     619897
L1D LOAD ACCESSES:   18231692 HITS:   17956388 MISSES:     275304
L1D RFO ACCESSES:    9302336 HITS:    9207355 MISSES:      94981
L1D PREFETCH ACCESSES:   16481996 HITS:   16232384 MISSES:     249612
L1D WRITEBACK ACCESSES:          0 HITS:          0 MISSES:          0
L1D RQ ACCESS:   23586192
L1D RQ TO_CACHE:   18231692
L1D RQ MERGED:    5354500
L1D RQ FORWARD:          0
L1D WQ ACCESS:    9492944
L1D WQ TO_CACHE:    9302336
L1D WQ MERGED:     190608
L1D WQ FORWARD:        890
L1I TOTAL     ACCESS:   22554588  HIT:   22536191  MISS:      18397
L1I LOAD      ACCESS:   22554588  HIT:   22536191  MISS:      18397
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I TOTAL MSHR MERGED:      11113
L1I LOAD MSHR MERGED:      11113
L1I RFO MSHR MERGED:          0
L1I PREFETCH MSHR MERGED:          0
L1I WRITEBACK MSHR MERGED:          0
L1I TOTAL ACCESSES:   22565701 HITS:   22536191 MISSES:      29510
L1I LOAD ACCESSES:   22565701 HITS:   22536191 MISSES:      29510
L1I RFO ACCESSES:          0 HITS:          0 MISSES:          0
L1I PREFETCH ACCESSES:          0 HITS:          0 MISSES:          0
L1I WRITEBACK ACCESSES:          0 HITS:          0 MISSES:          0
L1I RQ ACCESS:  100000008
L1I RQ TO_CACHE:   22565701
L1I RQ MERGED:   77434307
L1I RQ FORWARD:          0
L1I WQ ACCESS:          0
L1I WQ TO_CACHE:          0
L1I WQ MERGED:          0
L1I WQ FORWARD:          0
L2C TOTAL     ACCESS:     912494  HIT:     901511  MISS:      10983
L2C LOAD      ACCESS:     284238  HIT:     279604  MISS:       4634
L2C RFO       ACCESS:      71917  HIT:      71488  MISS:        429
L2C PREFETCH  ACCESS:     410365  HIT:     404478  MISS:       5887
L2C WRITEBACK ACCESS:     145974  HIT:     145941  MISS:         33
L2C PREFETCH  REQUESTED:     177783  ISSUED:     177783  USEFUL:       1964  USELESS:       4043
L2C TOTAL MSHR MERGED:        957
L2C LOAD MSHR MERGED:         64
L2C RFO MSHR MERGED:          0
L2C PREFETCH MSHR MERGED:        893
L2C WRITEBACK MSHR MERGED:          0
L2C TOTAL ACCESSES:     913460 HITS:     901520 MISSES:      11940
L2C LOAD ACCESSES:     284241 HITS:     279607 MISSES:       4634
L2C RFO ACCESSES:      71921 HITS:      71492 MISSES:        429
L2C PREFETCH ACCESSES:     411324 HITS:     404480 MISSES:       6844
L2C WRITEBACK ACCESSES:     145974 HITS:     145941 MISSES:         33
L2C RQ ACCESS:     356162
L2C RQ TO_CACHE:     356155
L2C RQ MERGED:          0
L2C RQ FORWARD:          0
L2C WQ ACCESS:     145974
L2C WQ TO_CACHE:     145974
L2C WQ MERGED:          0
L2C WQ FORWARD:          9
LLC TOTAL     ACCESS:      13362  HIT:       9970  MISS:       3392
LLC LOAD      ACCESS:       4570  HIT:       4067  MISS:        503
LLC RFO       ACCESS:        429  HIT:         20  MISS:        409
LLC PREFETCH  ACCESS:       5951  HIT:       4069  MISS:       1882
LLC WRITEBACK ACCESS:       2412  HIT:       1814  MISS:        598
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:         69  USELESS:       1272
LLC TOTAL MSHR MERGED:          0
LLC LOAD MSHR MERGED:          0
LLC RFO MSHR MERGED:          0
LLC PREFETCH MSHR MERGED:          0
LLC WRITEBACK MSHR MERGED:          0
LLC TOTAL ACCESSES:      13362 HITS:       9970 MISSES:       3392
LLC LOAD ACCESSES:       4570 HITS:       4067 MISSES:        503
LLC RFO ACCESSES:        429 HITS:         20 MISSES:        409
LLC PREFETCH ACCESSES:       5951 HITS:       4069 MISSES:       1882
LLC WRITEBACK ACCESSES:       2412 HITS:       1814 MISSES:        598
LLC 0 RQ ACCESS:       4999
LLC 0 RQ TO_CACHE:       4999
LLC 0 RQ MERGED:          0
LLC 0 RQ FORWARD:          0
LLC WQ ACCESS:       2412
LLC WQ TO_CACHE:       2412
LLC WQ MERGED:          0
LLC WQ FORWARD:          0
Major fault: 0 Minor fault: 866
CPU 0 L1D next line prefetcher final stats
CPU 0 L2C PC-based stride prefetcher final stats
All Misses: 13473
All Hits: 17366
SD Algo Stats - Switches: 0 SRR-Repls: 3528 BRR-Repls: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       1166  ROW_BUFFER_MISS:       1628
 DBUS_CONGESTED:        373
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0

 AVG_CONGESTED_CYCLE: 11
LOADS RETIRED: 25009203
INSTR RETIRED: 100000000
