INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/OneDrive - mail.ustc.edu.cn/Study/Cs/cod/lab/lab6/lab6/lab6.gen/sources_1/ip/dist_mem_gen_2_BTB/sim/dist_mem_gen_2_BTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_2_BTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/OneDrive - mail.ustc.edu.cn/Study/Cs/cod/lab/lab6/lab6/lab6.gen/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/OneDrive - mail.ustc.edu.cn/Study/Cs/cod/lab/lab6/lab6/lab6.gen/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/OneDrive - mail.ustc.edu.cn/Study/Cs/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/OneDrive - mail.ustc.edu.cn/Study/Cs/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/BTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/OneDrive - mail.ustc.edu.cn/Study/Cs/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/OneDrive - mail.ustc.edu.cn/Study/Cs/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/OneDrive - mail.ustc.edu.cn/Study/Cs/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/CSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR
INFO: [VRFC 10-311] analyzing module Exception
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/OneDrive - mail.ustc.edu.cn/Study/Cs/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/OneDrive - mail.ustc.edu.cn/Study/Cs/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/OneDrive - mail.ustc.edu.cn/Study/Cs/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/OneDrive - mail.ustc.edu.cn/Study/Cs/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/EXMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/OneDrive - mail.ustc.edu.cn/Study/Cs/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Forwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwaringreg_Mux
INFO: [VRFC 10-311] analyzing module Forwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/OneDrive - mail.ustc.edu.cn/Study/Cs/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/OneDrive - mail.ustc.edu.cn/Study/Cs/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/IDEX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/OneDrive - mail.ustc.edu.cn/Study/Cs/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/IFID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/OneDrive - mail.ustc.edu.cn/Study/Cs/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Imm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/OneDrive - mail.ustc.edu.cn/Study/Cs/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/OneDrive - mail.ustc.edu.cn/Study/Cs/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/MEMWB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/OneDrive - mail.ustc.edu.cn/Study/Cs/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Mux
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/OneDrive - mail.ustc.edu.cn/Study/Cs/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_Mux
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/OneDrive - mail.ustc.edu.cn/Study/Cs/cod/lab/lab6/lab6/lab6.srcs/sim_1/new/CPU_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_test
