Classic Timing Analyzer report for Scounter8
Tue Apr 02 17:11:40 2019
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'CK'
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                      ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------+-----------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                  ; To                    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------+-----------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.965 ns                                       ; D1                    ; Scounter2:inst7|inst  ; --         ; CK       ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.895 ns                                       ; Scounter2:inst7|inst1 ; Q0                    ; CK         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.225 ns                                       ; D3                    ; Scounter2:inst6|inst  ; --         ; CK       ; 0            ;
; Clock Setup: 'CK'            ; N/A   ; None          ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Scounter2:inst7|inst1 ; Scounter2:inst4|inst1 ; CK         ; CK       ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                       ;                       ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------+-----------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CK              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CK'                                                                                                                                                                                                  ;
+-------+------------------------------------------------+-----------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                  ; To                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Scounter2:inst7|inst1 ; Scounter2:inst4|inst1 ; CK         ; CK       ; None                        ; None                      ; 2.664 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Scounter2:inst7|inst1 ; Scounter2:inst4|inst  ; CK         ; CK       ; None                        ; None                      ; 2.524 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Scounter2:inst7|inst1 ; Scounter2:inst5|inst  ; CK         ; CK       ; None                        ; None                      ; 2.490 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Scounter2:inst6|inst1 ; Scounter2:inst4|inst1 ; CK         ; CK       ; None                        ; None                      ; 2.324 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Scounter2:inst6|inst1 ; Scounter2:inst4|inst  ; CK         ; CK       ; None                        ; None                      ; 2.184 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Scounter2:inst6|inst1 ; Scounter2:inst5|inst  ; CK         ; CK       ; None                        ; None                      ; 2.150 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Scounter2:inst7|inst  ; Scounter2:inst4|inst1 ; CK         ; CK       ; None                        ; None                      ; 2.116 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Scounter2:inst7|inst1 ; Scounter2:inst5|inst1 ; CK         ; CK       ; None                        ; None                      ; 2.099 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Scounter2:inst7|inst  ; Scounter2:inst4|inst  ; CK         ; CK       ; None                        ; None                      ; 1.976 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Scounter2:inst7|inst  ; Scounter2:inst5|inst  ; CK         ; CK       ; None                        ; None                      ; 1.942 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Scounter2:inst6|inst  ; Scounter2:inst4|inst1 ; CK         ; CK       ; None                        ; None                      ; 1.934 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Scounter2:inst7|inst  ; Scounter2:inst6|inst  ; CK         ; CK       ; None                        ; None                      ; 1.930 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Scounter2:inst5|inst  ; Scounter2:inst5|inst  ; CK         ; CK       ; None                        ; None                      ; 1.916 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Scounter2:inst5|inst1 ; Scounter2:inst5|inst  ; CK         ; CK       ; None                        ; None                      ; 1.818 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Scounter2:inst7|inst  ; Scounter2:inst7|inst  ; CK         ; CK       ; None                        ; None                      ; 1.813 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Scounter2:inst6|inst  ; Scounter2:inst4|inst  ; CK         ; CK       ; None                        ; None                      ; 1.794 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Scounter2:inst7|inst1 ; Scounter2:inst6|inst  ; CK         ; CK       ; None                        ; None                      ; 1.778 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Scounter2:inst5|inst  ; Scounter2:inst4|inst1 ; CK         ; CK       ; None                        ; None                      ; 1.773 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Scounter2:inst6|inst  ; Scounter2:inst5|inst  ; CK         ; CK       ; None                        ; None                      ; 1.760 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Scounter2:inst6|inst1 ; Scounter2:inst5|inst1 ; CK         ; CK       ; None                        ; None                      ; 1.759 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Scounter2:inst6|inst1 ; Scounter2:inst6|inst  ; CK         ; CK       ; None                        ; None                      ; 1.758 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Scounter2:inst7|inst1 ; Scounter2:inst7|inst  ; CK         ; CK       ; None                        ; None                      ; 1.656 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Scounter2:inst7|inst  ; Scounter2:inst5|inst1 ; CK         ; CK       ; None                        ; None                      ; 1.551 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Scounter2:inst4|inst1 ; Scounter2:inst4|inst  ; CK         ; CK       ; None                        ; None                      ; 1.548 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Scounter2:inst7|inst  ; Scounter2:inst6|inst1 ; CK         ; CK       ; None                        ; None                      ; 1.542 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Scounter2:inst5|inst1 ; Scounter2:inst4|inst  ; CK         ; CK       ; None                        ; None                      ; 1.533 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Scounter2:inst5|inst  ; Scounter2:inst4|inst  ; CK         ; CK       ; None                        ; None                      ; 1.528 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Scounter2:inst5|inst1 ; Scounter2:inst4|inst1 ; CK         ; CK       ; None                        ; None                      ; 1.516 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Scounter2:inst7|inst1 ; Scounter2:inst6|inst1 ; CK         ; CK       ; None                        ; None                      ; 1.390 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Scounter2:inst6|inst  ; Scounter2:inst5|inst1 ; CK         ; CK       ; None                        ; None                      ; 1.369 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Scounter2:inst6|inst  ; Scounter2:inst6|inst  ; CK         ; CK       ; None                        ; None                      ; 1.335 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Scounter2:inst7|inst1 ; Scounter2:inst7|inst1 ; CK         ; CK       ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Scounter2:inst6|inst1 ; Scounter2:inst6|inst1 ; CK         ; CK       ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Scounter2:inst5|inst1 ; Scounter2:inst5|inst1 ; CK         ; CK       ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Scounter2:inst4|inst  ; Scounter2:inst4|inst  ; CK         ; CK       ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Scounter2:inst4|inst1 ; Scounter2:inst4|inst1 ; CK         ; CK       ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+-----------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------+
; tsu                                                                         ;
+-------+--------------+------------+------+-----------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                    ; To Clock ;
+-------+--------------+------------+------+-----------------------+----------+
; N/A   ; None         ; 4.965 ns   ; D1   ; Scounter2:inst7|inst  ; CK       ;
; N/A   ; None         ; 4.897 ns   ; D6   ; Scounter2:inst4|inst1 ; CK       ;
; N/A   ; None         ; 4.563 ns   ; D0   ; Scounter2:inst7|inst1 ; CK       ;
; N/A   ; None         ; 4.517 ns   ; D2   ; Scounter2:inst6|inst1 ; CK       ;
; N/A   ; None         ; 4.517 ns   ; VCC  ; Scounter2:inst7|inst1 ; CK       ;
; N/A   ; None         ; 4.482 ns   ; VCC  ; Scounter2:inst7|inst  ; CK       ;
; N/A   ; None         ; 4.258 ns   ; D7   ; Scounter2:inst4|inst  ; CK       ;
; N/A   ; None         ; 4.240 ns   ; D5   ; Scounter2:inst5|inst  ; CK       ;
; N/A   ; None         ; 4.181 ns   ; LD   ; Scounter2:inst7|inst  ; CK       ;
; N/A   ; None         ; 4.181 ns   ; LD   ; Scounter2:inst6|inst  ; CK       ;
; N/A   ; None         ; 4.181 ns   ; LD   ; Scounter2:inst5|inst  ; CK       ;
; N/A   ; None         ; 4.181 ns   ; LD   ; Scounter2:inst4|inst  ; CK       ;
; N/A   ; None         ; 4.145 ns   ; LD   ; Scounter2:inst6|inst1 ; CK       ;
; N/A   ; None         ; 4.144 ns   ; LD   ; Scounter2:inst5|inst1 ; CK       ;
; N/A   ; None         ; 4.142 ns   ; LD   ; Scounter2:inst4|inst1 ; CK       ;
; N/A   ; None         ; 3.719 ns   ; LD   ; Scounter2:inst7|inst1 ; CK       ;
; N/A   ; None         ; 0.041 ns   ; D4   ; Scounter2:inst5|inst1 ; CK       ;
; N/A   ; None         ; 0.041 ns   ; D3   ; Scounter2:inst6|inst  ; CK       ;
+-------+--------------+------------+------+-----------------------+----------+


+-----------------------------------------------------------------------------+
; tco                                                                         ;
+-------+--------------+------------+-----------------------+----+------------+
; Slack ; Required tco ; Actual tco ; From                  ; To ; From Clock ;
+-------+--------------+------------+-----------------------+----+------------+
; N/A   ; None         ; 8.895 ns   ; Scounter2:inst7|inst1 ; Q0 ; CK         ;
; N/A   ; None         ; 7.420 ns   ; Scounter2:inst4|inst1 ; Q6 ; CK         ;
; N/A   ; None         ; 7.401 ns   ; Scounter2:inst4|inst  ; Q7 ; CK         ;
; N/A   ; None         ; 7.401 ns   ; Scounter2:inst6|inst1 ; Q2 ; CK         ;
; N/A   ; None         ; 7.398 ns   ; Scounter2:inst7|inst  ; Q1 ; CK         ;
; N/A   ; None         ; 7.396 ns   ; Scounter2:inst5|inst1 ; Q4 ; CK         ;
; N/A   ; None         ; 7.391 ns   ; Scounter2:inst6|inst  ; Q3 ; CK         ;
; N/A   ; None         ; 6.963 ns   ; Scounter2:inst5|inst  ; Q5 ; CK         ;
+-------+--------------+------------+-----------------------+----+------------+


+-----------------------------------------------------------------------------------+
; th                                                                                ;
+---------------+-------------+-----------+------+-----------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                    ; To Clock ;
+---------------+-------------+-----------+------+-----------------------+----------+
; N/A           ; None        ; 0.225 ns  ; D4   ; Scounter2:inst5|inst1 ; CK       ;
; N/A           ; None        ; 0.225 ns  ; D3   ; Scounter2:inst6|inst  ; CK       ;
; N/A           ; None        ; -3.453 ns ; LD   ; Scounter2:inst7|inst1 ; CK       ;
; N/A           ; None        ; -3.876 ns ; LD   ; Scounter2:inst4|inst1 ; CK       ;
; N/A           ; None        ; -3.878 ns ; LD   ; Scounter2:inst5|inst1 ; CK       ;
; N/A           ; None        ; -3.879 ns ; LD   ; Scounter2:inst6|inst1 ; CK       ;
; N/A           ; None        ; -3.915 ns ; LD   ; Scounter2:inst7|inst  ; CK       ;
; N/A           ; None        ; -3.915 ns ; LD   ; Scounter2:inst6|inst  ; CK       ;
; N/A           ; None        ; -3.915 ns ; LD   ; Scounter2:inst5|inst  ; CK       ;
; N/A           ; None        ; -3.915 ns ; LD   ; Scounter2:inst4|inst  ; CK       ;
; N/A           ; None        ; -3.974 ns ; D5   ; Scounter2:inst5|inst  ; CK       ;
; N/A           ; None        ; -3.992 ns ; D7   ; Scounter2:inst4|inst  ; CK       ;
; N/A           ; None        ; -4.216 ns ; VCC  ; Scounter2:inst7|inst  ; CK       ;
; N/A           ; None        ; -4.251 ns ; D2   ; Scounter2:inst6|inst1 ; CK       ;
; N/A           ; None        ; -4.251 ns ; VCC  ; Scounter2:inst7|inst1 ; CK       ;
; N/A           ; None        ; -4.297 ns ; D0   ; Scounter2:inst7|inst1 ; CK       ;
; N/A           ; None        ; -4.631 ns ; D6   ; Scounter2:inst4|inst1 ; CK       ;
; N/A           ; None        ; -4.699 ns ; D1   ; Scounter2:inst7|inst  ; CK       ;
+---------------+-------------+-----------+------+-----------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Tue Apr 02 17:11:39 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Scounter8 -c Scounter8 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CK" is an undefined clock
Info: Clock "CK" Internal fmax is restricted to 340.02 MHz between source register "Scounter2:inst7|inst1" and destination register "Scounter2:inst4|inst1"
    Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 2.664 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y5_N1; Fanout = 5; REG Node = 'Scounter2:inst7|inst1'
            Info: 2: + IC(0.775 ns) + CELL(0.614 ns) = 1.389 ns; Loc. = LCCOMB_X1_Y5_N30; Fanout = 4; COMB Node = 'inst10~21'
            Info: 3: + IC(0.396 ns) + CELL(0.206 ns) = 1.991 ns; Loc. = LCCOMB_X1_Y5_N10; Fanout = 1; COMB Node = 'inst11'
            Info: 4: + IC(0.359 ns) + CELL(0.206 ns) = 2.556 ns; Loc. = LCCOMB_X1_Y5_N14; Fanout = 1; COMB Node = 'Scounter2:inst4|Selector1:inst7|inst2~104'
            Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 2.664 ns; Loc. = LCFF_X1_Y5_N15; Fanout = 3; REG Node = 'Scounter2:inst4|inst1'
            Info: Total cell delay = 1.134 ns ( 42.57 % )
            Info: Total interconnect delay = 1.530 ns ( 57.43 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CK" to destination register is 2.857 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CK~clkctrl'
                Info: 3: + IC(0.912 ns) + CELL(0.666 ns) = 2.857 ns; Loc. = LCFF_X1_Y5_N15; Fanout = 3; REG Node = 'Scounter2:inst4|inst1'
                Info: Total cell delay = 1.806 ns ( 63.21 % )
                Info: Total interconnect delay = 1.051 ns ( 36.79 % )
            Info: - Longest clock path from clock "CK" to source register is 2.857 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CK~clkctrl'
                Info: 3: + IC(0.912 ns) + CELL(0.666 ns) = 2.857 ns; Loc. = LCFF_X1_Y5_N1; Fanout = 5; REG Node = 'Scounter2:inst7|inst1'
                Info: Total cell delay = 1.806 ns ( 63.21 % )
                Info: Total interconnect delay = 1.051 ns ( 36.79 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Info: tsu for register "Scounter2:inst7|inst" (data pin = "D1", clock pin = "CK") is 4.965 ns
    Info: + Longest pin to register delay is 7.862 ns
        Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_5; Fanout = 1; PIN Node = 'D1'
        Info: 2: + IC(6.397 ns) + CELL(0.460 ns) = 7.862 ns; Loc. = LCFF_X1_Y5_N9; Fanout = 5; REG Node = 'Scounter2:inst7|inst'
        Info: Total cell delay = 1.465 ns ( 18.63 % )
        Info: Total interconnect delay = 6.397 ns ( 81.37 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "CK" to destination register is 2.857 ns
        Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CK'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CK~clkctrl'
        Info: 3: + IC(0.912 ns) + CELL(0.666 ns) = 2.857 ns; Loc. = LCFF_X1_Y5_N9; Fanout = 5; REG Node = 'Scounter2:inst7|inst'
        Info: Total cell delay = 1.806 ns ( 63.21 % )
        Info: Total interconnect delay = 1.051 ns ( 36.79 % )
Info: tco from clock "CK" to destination pin "Q0" through register "Scounter2:inst7|inst1" is 8.895 ns
    Info: + Longest clock path from clock "CK" to source register is 2.857 ns
        Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CK'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CK~clkctrl'
        Info: 3: + IC(0.912 ns) + CELL(0.666 ns) = 2.857 ns; Loc. = LCFF_X1_Y5_N1; Fanout = 5; REG Node = 'Scounter2:inst7|inst1'
        Info: Total cell delay = 1.806 ns ( 63.21 % )
        Info: Total interconnect delay = 1.051 ns ( 36.79 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 5.734 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y5_N1; Fanout = 5; REG Node = 'Scounter2:inst7|inst1'
        Info: 2: + IC(2.448 ns) + CELL(3.286 ns) = 5.734 ns; Loc. = PIN_69; Fanout = 0; PIN Node = 'Q0'
        Info: Total cell delay = 3.286 ns ( 57.31 % )
        Info: Total interconnect delay = 2.448 ns ( 42.69 % )
Info: th for register "Scounter2:inst5|inst1" (data pin = "D4", clock pin = "CK") is 0.225 ns
    Info: + Longest clock path from clock "CK" to destination register is 2.857 ns
        Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CK'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CK~clkctrl'
        Info: 3: + IC(0.912 ns) + CELL(0.666 ns) = 2.857 ns; Loc. = LCFF_X1_Y5_N5; Fanout = 5; REG Node = 'Scounter2:inst5|inst1'
        Info: Total cell delay = 1.806 ns ( 63.21 % )
        Info: Total interconnect delay = 1.051 ns ( 36.79 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 2.938 ns
        Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_28; Fanout = 1; PIN Node = 'D4'
        Info: 2: + IC(1.039 ns) + CELL(0.651 ns) = 2.830 ns; Loc. = LCCOMB_X1_Y5_N4; Fanout = 1; COMB Node = 'Scounter2:inst5|Selector1:inst7|inst2~96'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.938 ns; Loc. = LCFF_X1_Y5_N5; Fanout = 5; REG Node = 'Scounter2:inst5|inst1'
        Info: Total cell delay = 1.899 ns ( 64.64 % )
        Info: Total interconnect delay = 1.039 ns ( 35.36 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 200 megabytes
    Info: Processing ended: Tue Apr 02 17:11:40 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


