INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carlo/Downloads/lab_4/project_4_1/project_4_1.sim/sim_1/synth/func/memory_cir_wrapper_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-311] analyzing module mem_cir_wrapper
INFO: [VRFC 10-311] analyzing module memdist_mem_gen_v8_0_11
INFO: [VRFC 10-311] analyzing module memdist_mem_gen_v8_0_11_synth
INFO: [VRFC 10-311] analyzing module memspram
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_4/project_4_1/project_4_1.srcs/sim_1/imports/lab_4/memory_cir_wrapper_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_cir_wrapper_tb
