Return-Path: <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by likexu-workstation with
  POP3-SSL; 06 Dec 2018 08:54:10 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from orsmga004.jf.intel.com (orsmga004.jf.intel.com [10.7.209.38])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id 07C82580433
	for <like.xu@linux.intel.com>; Wed,  5 Dec 2018 06:55:52 -0800 (PST)
Received: from orsmga103.jf.intel.com ([10.7.208.35])
  by orsmga004-1.jf.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 05 Dec 2018 06:55:51 -0800
IronPort-PHdr: =?us-ascii?q?9a23=3AF/O4RxLPq2OpHtEJCNmcpTZWNBhigK39O0sv0rFi?=
 =?us-ascii?q?tYgfI/TxwZ3uMQTl6Ol3ixeRBMOHs6IC07KempujcFRI2YyGvnEGfc4EfD4+ou?=
 =?us-ascii?q?JSoTYdBtWYA1bwNv/gYn9yNs1DUFh44yPzahANS47xaFLIv3K98yMZFAnhOgpp?=
 =?us-ascii?q?POT1HZPZg9iq2+yo9JDffwZFiCChbb9uMR67sRjfus4KjIV4N60/0AHJonxGe+?=
 =?us-ascii?q?RXwWNnO1eelAvi68mz4ZBu7T1et+ou+MBcX6r6eb84TaFDAzQ9L281/szrugLd?=
 =?us-ascii?q?QgaJ+3ART38ZkhtMAwjC8RH6QpL8uTb0u+ZhxCWXO9D9QKsqUjq+8ahkVB7oiD?=
 =?us-ascii?q?8GNzEn9mHXltdwh79frB64uhBz35LYbISTOfFjfK3SYMkaSHJOUcZfVSNPAo2y?=
 =?us-ascii?q?YYgRAeUdIOhYt4vwqVkBoBejCwSgGP3gyiRTi3/qwaE3yfgtHR3a0AEiGd8FrX?=
 =?us-ascii?q?TarM/yNKcXSe271rfHzSndYPNMxDzz75LHcxA8rv6SWbJwddfaxE43FwzbklWf?=
 =?us-ascii?q?t5blMymQ1usXs2mU8vRvVeari2M8rwFxoz6vyd02ionOnI4VzUrE9SpgzYszON?=
 =?us-ascii?q?a2S1Z7bMa6HJdMtCyWLZZ6Tt4hTm1ypio3xL0LtYSmcCUI0Jgr2R/SZ+CFfoWN?=
 =?us-ascii?q?7BLuV/2eLSt9iX9qe7+yhhm//E2+xuHgU8S51UhGoyVLn9TKq3sDzQbc6tKdRf?=
 =?us-ascii?q?t45kqh2SiA1wTU6uxcJUA0lLHbK4I6wrIqmZoTt1nDEjXxmEXsg6+abkQk+u62?=
 =?us-ascii?q?5OT7erjquIOQOoxuhg3jL6gjmdazDfo2PwUORWSX5Oax2KXm/ULjQbVKivM2kr?=
 =?us-ascii?q?PesJDfPckbv7C2AwpI0oo69hmwESmm38ocnXUeN11Ffw+Hj471NF7QO/D0CvO/?=
 =?us-ascii?q?g1WvkDh13fzHMaDhD43JLnjClrfhYLl851RdyAo10dBQ+ZZUBqsdL/L0X0/8r9?=
 =?us-ascii?q?rYDhg/Mwy7xebnFc9x1oQEWWKAGqOZKr/dsUeU5uIzJOmBfIsVuDf+K/c7/fLv?=
 =?us-ascii?q?gmI5lEQZfamo25sXdX+5Eu5nI0WffXrjnNMBHX0WsQo5Sey5wGCESiNZMnauQ7?=
 =?us-ascii?q?ontHZ8DIO9EZyFQIerj7qcmiChEdpTb2FCD1mKVnDwa4SDXexLcS+XP4ptnyIJ?=
 =?us-ascii?q?UeucTZQ830SrvQ7+1701N+fR52gUuIzu0J1v6vTOmAou3TpzCcubzieKVW4jhX?=
 =?us-ascii?q?4CRTI9wPVip1dgwEyIy6lyjq9kEolr6vVGGiczMtaI1+F8BJbyUwWbVsWVRRCt?=
 =?us-ascii?q?RdDgCjdnHfwrxNpbW0thFs/qqxnS0yeuB/dBj7GXCYZy96vN03X1I+55ynDPzq?=
 =?us-ascii?q?5niEMpFJgcfVa6j7JyolCAT7XClF+UwuPzLfwR?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0DmAABi5gdchxHrdtBkHgEGBwaBVAYLA?=
 =?us-ascii?q?QGBL4Jig3mIeIsvgg2ZPRYYFIdTIjcGDQEDAQEBAQEBAgETAQEBCgsJCBsOIwx?=
 =?us-ascii?q?CAQ4BgWQFAgMaAQaCWwEBAQECAQECIB0BAQQKKQECAgEBAgYBAQoLDQICIgQCA?=
 =?us-ascii?q?gMBHhIBBQEcBhMFgxyBeggBBJlSPIodcIEvgnYBAQWHIwgSeYsTgVc/gRGDEog?=
 =?us-ascii?q?FgleJMZcnBwKCIASPHhiRL5hvDyGBO4F3MxowQzEGgjWCG4kBhT9BMYEHgh2GS?=
 =?us-ascii?q?IF3AQE?=
X-IPAS-Result: =?us-ascii?q?A0DmAABi5gdchxHrdtBkHgEGBwaBVAYLAQGBL4Jig3mIeIs?=
 =?us-ascii?q?vgg2ZPRYYFIdTIjcGDQEDAQEBAQEBAgETAQEBCgsJCBsOIwxCAQ4BgWQFAgMaA?=
 =?us-ascii?q?QaCWwEBAQECAQECIB0BAQQKKQECAgEBAgYBAQoLDQICIgQCAgMBHhIBBQEcBhM?=
 =?us-ascii?q?FgxyBeggBBJlSPIodcIEvgnYBAQWHIwgSeYsTgVc/gRGDEogFgleJMZcnBwKCI?=
 =?us-ascii?q?ASPHhiRL5hvDyGBO4F3MxowQzEGgjWCG4kBhT9BMYEHgh2GSIF3AQE?=
X-IronPort-AV: E=Sophos;i="5.56,317,1539673200"; 
   d="scan'208";a="55023590"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from lists.gnu.org ([208.118.235.17])
  by mtab.intel.com with ESMTP/TLS/AES256-SHA; 05 Dec 2018 06:55:33 -0800
Received: from localhost ([::1]:34991 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>)
	id 1gUYaL-0002X9-0O
	for like.xu@linux.intel.com; Wed, 05 Dec 2018 09:55:33 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:47377)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <peter.maydell@linaro.org>) id 1gUYZS-00021E-LO
	for qemu-devel@nongnu.org; Wed, 05 Dec 2018 09:54:39 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <peter.maydell@linaro.org>) id 1gUYZR-0001tl-6F
	for qemu-devel@nongnu.org; Wed, 05 Dec 2018 09:54:38 -0500
Received: from mail-oi1-x243.google.com ([2607:f8b0:4864:20::243]:42681)
	by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
	(Exim 4.71) (envelope-from <peter.maydell@linaro.org>)
	id 1gUYZQ-0001r7-Pn
	for qemu-devel@nongnu.org; Wed, 05 Dec 2018 09:54:37 -0500
Received: by mail-oi1-x243.google.com with SMTP id w13so17727876oiw.9
	for <qemu-devel@nongnu.org>; Wed, 05 Dec 2018 06:54:36 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google;
	h=mime-version:references:in-reply-to:from:date:message-id:subject:to
	:cc; bh=posjfS9WXSzTGa7jp3xUHgGLhtGe5F0KyWMhfOuQmNQ=;
	b=FM8YPnN5koS3oXCO0Tbix8CYGQLAvCGr2dRMj8mkcurlO8jY/8KkwjL37MhRsIHV/Y
	QJ4kjbewAasEgFa/BWdrrT1WqheiM4CKq48uQfZO2mcz6+YxzRprZziDvJMpHEi3G+5n
	S+U+VseDbyAFAtM87RRDmsT85AW9Yp2hbSmA8=
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
	d=1e100.net; s=20161025;
	h=x-gm-message-state:mime-version:references:in-reply-to:from:date
	:message-id:subject:to:cc;
	bh=posjfS9WXSzTGa7jp3xUHgGLhtGe5F0KyWMhfOuQmNQ=;
	b=YPCxF9sJYZb8G6KFwPVhkYoxF+GYuF1F99fYKTrO7fmtnW4dC2dEigTOvHn+Ll64m8
	NAX9dma8RKiQCVD1ZsWEYGwgpWpx4yUFm3P/G0VayNX+ZLgYiJ2eEE7r+E78K/10s/Ey
	kbJSL1WTbmU0mq7ltoDdvnCRtkW8wFZfATc1bJuA0j262L5s9zX5LZ+1/Zlu4tfTZiLo
	aBCnyT62t/KBWj1DBqSkbwaLu06Lt6wk2l2DgDsLeU9gbfhc53h3bOzA6IqyBg3K5Mrb
	/IiqtHVUfESvpDerSClxXcJIxFMN2SvcjDqUzBQAGPY5KoDRujvPQcrQIdob6YEhXB4D
	iSxA==
X-Gm-Message-State: AA+aEWYfICgijSrjuHeHxtb8T35U/tz9V0paZXWEAKlpWKgTmNQigD1m
	ah5CmEhYmsY9GluA7Ud/+i+DUPnCDJCO9VfWZzb4Rg==
X-Google-Smtp-Source: AFSGD/VDFIkjaGrXMnXJNZVa6vlf28O0mtREM89bb7VVoI3tKZV8259DnqGaBwSwM8I1jhHN0UOoHPNmgn0563d9a+0=
X-Received: by 2002:aca:2dc9:: with SMTP id
	t192mr15837009oit.325.1544021675782; 
	Wed, 05 Dec 2018 06:54:35 -0800 (PST)
MIME-Version: 1.0
References: <CAFEAcA8hw_PHrBTC+v9rr8VoeU5uiV3Z6nMRknDM7WWdG1Ti5g@mail.gmail.com>
	<201812050827458661131@zte.com.cn>
In-Reply-To: <201812050827458661131@zte.com.cn>
From: Peter Maydell <peter.maydell@linaro.org>
Date: Wed, 5 Dec 2018 14:54:24 +0000
Message-ID: <CAFEAcA8s87tB4LGaVvJNpS0RN1gQ-ZjtzOBO0mWWQamBFiTzYw@mail.gmail.com>
To: Peng Hao <peng.hao2@zte.com.cn>
Content-Type: text/plain; charset="UTF-8"
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
	recognized.
X-Received-From: 2607:f8b0:4864:20::243
Subject: Re: [Qemu-devel] [Qemu-arm] [PATCH V11 0/8] add pvpanic mmio support
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: Andrew Jones <drjones@redhat.com>, qemu-arm <qemu-arm@nongnu.org>,
	=?UTF-8?Q?Philippe_Mathieu=2DDaud=C3=A9?= <philmd@redhat.com>,
	QEMU Developers <qemu-devel@nongnu.org>
Errors-To: qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>

On Wed, 5 Dec 2018 at 00:28, <peng.hao2@zte.com.cn> wrote:
>
> >I'm afraid I don't understand. If it's a PCI device then
> >it does not need to be listed in the device tree or the
> >ACPI tables at all, because it is probeable by the guest.
> >This also significantly simplifies the changes needed in QEMU.
> >
>
> It is precisely because PCI devices can not be controlled by FDT or ACPI tables,
> I do not want to implement it as a pci device.
> X86/pvpanic is implemented as ISA device in QEMU and ACPI device in kernel.
> My implementation extends the implementation of x86/pvpanic, and a large of x86/pvpanic
> codes are reused.If PCI devices are implemented in qemu, then ACPI devices and PCI
> devices may appear simultaneously in the kernel. This would add both devices to the
> crash notifier list, which is odd. I want to see only one device at any time.

Yes, certainly we only need one pvpanic device. If it's implemented
as a PCI device, then that's what appears. We don't need and
would not implement the MMIO version. On x86 a user could
in theory use the command line to request both ISA and PCI
pvpanic devices. That would not be very sensible, but there
are lots of QEMU command lines the user can request that
don't make sense.

> Of course, many
> architectures can use PCI devices, but we are currently reusing x86/pvpanic code as much
> as possible in qemu and kernel , rather than reimplementing it. At the same time,
> backward compatibility also needs to be considered.
>
>                                      pvpanic in guest kernel
> ARM:   ACPI table         acpi device
>             FDT                  mmio device  (start guest bypassing uefi)
> x86      ACPI table         acpi device

For Arm, there is no backward compatibility issue, as we have
not yet implemented or shipped anything.

> >> Secondly, I don't want it to be a pluggable device. If the user
> >> deletes the device by mistake, it may lead to unpredictable results.
> >
> >If the user deletes the PCI device they're using for their
> >disk or networking this will also lead to unpredictable
> >results. We expect users not to randomly unplug things from
> >their system if they want it to continue to work. In any
> >case your guest driver can easily handle the unplug: the
> >guest would then just lose the ability to notify on panic,
> >falling back to as if the pvpanic device had never been
> >present.
>
> If two devices can exist simultaneously by modifying the code,
>  then because ACPI devices rely on a PCI device, if PCI devices are dynamically
>  unplugged, ACPI device will not work when panic is triggered.

If somebody modifies the code to QEMU or the guest kernel
such that something breaks, that's their issue to deal with.
My proposal is that we would ship:
 * a QEMU with a PCI pvpanic device (which you could plug in
   if you wanted it)
 * no changes to the Arm virt board, so nothing in the ACPI
   or device tree
 * no "mmio pvpanic" device

thanks
-- PMM

