#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Nov 14 10:23:13 2022
# Process ID: 43220
# Current directory: /home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.runs/design_1_xbar_0_synth_1
# Command line: vivado -log design_1_xbar_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_xbar_0.tcl
# Log file: /home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.runs/design_1_xbar_0_synth_1/design_1_xbar_0.vds
# Journal file: /home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.runs/design_1_xbar_0_synth_1/vivado.jou
# Running On: liara, OS: Linux, CPU Frequency: 1526.199 MHz, CPU Physical cores: 8, Host memory: 32553 MB
#-----------------------------------------------------------
source design_1_xbar_0.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1700.102 ; gain = 86.961 ; free physical = 10513 ; free virtual = 20477
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/derumigny/FPGA/HLS-projects/generic-accel/zcu104'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_xbar_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 1b58608be397c5d5 to dir: /home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.runs/design_1_xbar_0_synth_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.cache/ip/2022.2/1/b/1b58608be397c5d5/design_1_xbar_0.dcp to /home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.runs/design_1_xbar_0_synth_1/design_1_xbar_0.dcp.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.cache/ip/2022.2/1/b/1b58608be397c5d5/design_1_xbar_0_stub.v to /home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.runs/design_1_xbar_0_synth_1/design_1_xbar_0_stub.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.cache/ip/2022.2/1/b/1b58608be397c5d5/design_1_xbar_0_stub.vhdl to /home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.runs/design_1_xbar_0_synth_1/design_1_xbar_0_stub.vhdl.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.cache/ip/2022.2/1/b/1b58608be397c5d5/design_1_xbar_0_sim_netlist.v to /home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.runs/design_1_xbar_0_synth_1/design_1_xbar_0_sim_netlist.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.cache/ip/2022.2/1/b/1b58608be397c5d5/design_1_xbar_0_sim_netlist.vhdl to /home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.runs/design_1_xbar_0_synth_1/design_1_xbar_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_xbar_0, cache-ID = 1b58608be397c5d5.
INFO: [Common 17-206] Exiting Vivado at Mon Nov 14 10:23:36 2022...
