`timescale 1ns / 1ps

module Full_Adder(
    input A,
    input B,
    input C_In,
    output C_Out,
    output Sum
    );

    wire x1, x2, x3;

    assign x1 = A ^ B;
    assign Sum = x1 ^ C_In;
    assign x2 = x1 & C_In;
    assign x3 = A & B;
    assign C_Out = x2 | x3;

endmodule
