#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001dd11379f60 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000001dd11603c90_0 .net "PC", 31 0, L_000001dd116891a0;  1 drivers
v000001dd116045f0_0 .net "cycles_consumed", 31 0, v000001dd11603830_0;  1 drivers
v000001dd11603a10_0 .var "input_clk", 0 0;
v000001dd11603ab0_0 .var "rst", 0 0;
S_000001dd1141d800 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000001dd11379f60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000001dd11542990 .functor NOR 1, v000001dd11603a10_0, v000001dd115f22c0_0, C4<0>, C4<0>;
L_000001dd11543100 .functor AND 1, v000001dd115d5f00_0, v000001dd115d5e60_0, C4<1>, C4<1>;
L_000001dd11542ae0 .functor AND 1, L_000001dd11543100, L_000001dd11604e10, C4<1>, C4<1>;
L_000001dd115419d0 .functor AND 1, v000001dd115c44e0_0, v000001dd115c4a80_0, C4<1>, C4<1>;
L_000001dd11541a40 .functor AND 1, L_000001dd115419d0, L_000001dd11603b50, C4<1>, C4<1>;
L_000001dd11541ab0 .functor AND 1, v000001dd115f2040_0, v000001dd115f1f00_0, C4<1>, C4<1>;
L_000001dd11541ea0 .functor AND 1, L_000001dd11541ab0, L_000001dd11604f50, C4<1>, C4<1>;
L_000001dd11542bc0 .functor AND 1, v000001dd115d5f00_0, v000001dd115d5e60_0, C4<1>, C4<1>;
L_000001dd11542fb0 .functor AND 1, L_000001dd11542bc0, L_000001dd11603dd0, C4<1>, C4<1>;
L_000001dd11541d50 .functor AND 1, v000001dd115c44e0_0, v000001dd115c4a80_0, C4<1>, C4<1>;
L_000001dd11541e30 .functor AND 1, L_000001dd11541d50, L_000001dd11603e70, C4<1>, C4<1>;
L_000001dd11541f10 .functor AND 1, v000001dd115f2040_0, v000001dd115f1f00_0, C4<1>, C4<1>;
L_000001dd115420d0 .functor AND 1, L_000001dd11541f10, L_000001dd11604730, C4<1>, C4<1>;
L_000001dd11606550 .functor NOT 1, L_000001dd11542990, C4<0>, C4<0>, C4<0>;
L_000001dd116079e0 .functor NOT 1, L_000001dd11542990, C4<0>, C4<0>, C4<0>;
L_000001dd1161d5a0 .functor NOT 1, L_000001dd11542990, C4<0>, C4<0>, C4<0>;
L_000001dd1161e3a0 .functor NOT 1, L_000001dd11542990, C4<0>, C4<0>, C4<0>;
L_000001dd1161e410 .functor NOT 1, L_000001dd11542990, C4<0>, C4<0>, C4<0>;
L_000001dd116891a0 .functor BUFZ 32, v000001dd115f0100_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dd115f3760_0 .net "EX1_ALU_OPER1", 31 0, L_000001dd116080e0;  1 drivers
v000001dd115f3800_0 .net "EX1_ALU_OPER2", 31 0, L_000001dd1161dfb0;  1 drivers
v000001dd115f3c60_0 .net "EX1_PC", 31 0, v000001dd115d3a20_0;  1 drivers
v000001dd115f3940_0 .net "EX1_PFC", 31 0, v000001dd115d4740_0;  1 drivers
v000001dd115f39e0_0 .net "EX1_PFC_to_IF", 31 0, L_000001dd11602750;  1 drivers
v000001dd115f3d00_0 .net "EX1_forward_to_B", 31 0, v000001dd115d4880_0;  1 drivers
v000001dd115f3bc0_0 .net "EX1_is_beq", 0 0, v000001dd115d30c0_0;  1 drivers
v000001dd115f3a80_0 .net "EX1_is_bne", 0 0, v000001dd115d4240_0;  1 drivers
v000001dd115ec6e0_0 .net "EX1_is_jal", 0 0, v000001dd115d5320_0;  1 drivers
v000001dd115ec1e0_0 .net "EX1_is_jr", 0 0, v000001dd115d3200_0;  1 drivers
v000001dd115ee3a0_0 .net "EX1_is_oper2_immed", 0 0, v000001dd115d5140_0;  1 drivers
v000001dd115ec320_0 .net "EX1_memread", 0 0, v000001dd115d4100_0;  1 drivers
v000001dd115ee1c0_0 .net "EX1_memwrite", 0 0, v000001dd115d2ee0_0;  1 drivers
v000001dd115ec0a0_0 .net "EX1_opcode", 11 0, v000001dd115d3fc0_0;  1 drivers
v000001dd115ec280_0 .net "EX1_predicted", 0 0, v000001dd115d3ca0_0;  1 drivers
v000001dd115ee440_0 .net "EX1_rd_ind", 4 0, v000001dd115d4600_0;  1 drivers
v000001dd115ebf60_0 .net "EX1_rd_indzero", 0 0, v000001dd115d4ba0_0;  1 drivers
v000001dd115ed4a0_0 .net "EX1_regwrite", 0 0, v000001dd115d3b60_0;  1 drivers
v000001dd115edea0_0 .net "EX1_rs1", 31 0, v000001dd115d51e0_0;  1 drivers
v000001dd115ec140_0 .net "EX1_rs1_ind", 4 0, v000001dd115d49c0_0;  1 drivers
v000001dd115ec000_0 .net "EX1_rs2", 31 0, v000001dd115d3ac0_0;  1 drivers
v000001dd115ee620_0 .net "EX1_rs2_ind", 4 0, v000001dd115d4b00_0;  1 drivers
v000001dd115ee260_0 .net "EX1_rs2_out", 31 0, L_000001dd1161ca40;  1 drivers
v000001dd115ec640_0 .net "EX2_ALU_OPER1", 31 0, v000001dd115d67c0_0;  1 drivers
v000001dd115ed180_0 .net "EX2_ALU_OPER2", 31 0, v000001dd115d55a0_0;  1 drivers
v000001dd115edf40_0 .net "EX2_ALU_OUT", 31 0, L_000001dd11601d50;  1 drivers
v000001dd115edae0_0 .net "EX2_PC", 31 0, v000001dd115d5500_0;  1 drivers
v000001dd115ed220_0 .net "EX2_PFC_to_IF", 31 0, v000001dd115d5640_0;  1 drivers
v000001dd115ed7c0_0 .net "EX2_forward_to_B", 31 0, v000001dd115d6220_0;  1 drivers
v000001dd115ebec0_0 .net "EX2_is_beq", 0 0, v000001dd115d56e0_0;  1 drivers
v000001dd115ed360_0 .net "EX2_is_bne", 0 0, v000001dd115d5820_0;  1 drivers
v000001dd115ec3c0_0 .net "EX2_is_jal", 0 0, v000001dd115d58c0_0;  1 drivers
v000001dd115ec460_0 .net "EX2_is_jr", 0 0, v000001dd115d5dc0_0;  1 drivers
v000001dd115ed720_0 .net "EX2_is_oper2_immed", 0 0, v000001dd115d5960_0;  1 drivers
v000001dd115ed860_0 .net "EX2_memread", 0 0, v000001dd115d5a00_0;  1 drivers
v000001dd115ee4e0_0 .net "EX2_memwrite", 0 0, v000001dd115d5aa0_0;  1 drivers
v000001dd115ec500_0 .net "EX2_opcode", 11 0, v000001dd115d5b40_0;  1 drivers
v000001dd115ee580_0 .net "EX2_predicted", 0 0, v000001dd115d5be0_0;  1 drivers
v000001dd115ee120_0 .net "EX2_rd_ind", 4 0, v000001dd115d5c80_0;  1 drivers
v000001dd115ed2c0_0 .net "EX2_rd_indzero", 0 0, v000001dd115d5e60_0;  1 drivers
v000001dd115ecc80_0 .net "EX2_regwrite", 0 0, v000001dd115d5f00_0;  1 drivers
v000001dd115edfe0_0 .net "EX2_rs1", 31 0, v000001dd115d5fa0_0;  1 drivers
v000001dd115ec5a0_0 .net "EX2_rs1_ind", 4 0, v000001dd115d64a0_0;  1 drivers
v000001dd115ec780_0 .net "EX2_rs2_ind", 4 0, v000001dd115d65e0_0;  1 drivers
v000001dd115ecf00_0 .net "EX2_rs2_out", 31 0, v000001dd115d6680_0;  1 drivers
v000001dd115ee300_0 .net "ID_INST", 31 0, v000001dd115df3d0_0;  1 drivers
v000001dd115ed400_0 .net "ID_PC", 31 0, v000001dd115df5b0_0;  1 drivers
v000001dd115ed680_0 .net "ID_PFC_to_EX", 31 0, L_000001dd116006d0;  1 drivers
v000001dd115ec8c0_0 .net "ID_PFC_to_IF", 31 0, L_000001dd115ff7d0;  1 drivers
v000001dd115ec820_0 .net "ID_forward_to_B", 31 0, L_000001dd115ffcd0;  1 drivers
v000001dd115ed900_0 .net "ID_is_beq", 0 0, L_000001dd11600130;  1 drivers
v000001dd115ec960_0 .net "ID_is_bne", 0 0, L_000001dd115ffe10;  1 drivers
v000001dd115eca00_0 .net "ID_is_j", 0 0, L_000001dd115ff050;  1 drivers
v000001dd115eda40_0 .net "ID_is_jal", 0 0, L_000001dd115fe830;  1 drivers
v000001dd115ecaa0_0 .net "ID_is_jr", 0 0, L_000001dd115fe790;  1 drivers
v000001dd115ecb40_0 .net "ID_is_oper2_immed", 0 0, L_000001dd116074a0;  1 drivers
v000001dd115ecbe0_0 .net "ID_memread", 0 0, L_000001dd115ff550;  1 drivers
v000001dd115ecd20_0 .net "ID_memwrite", 0 0, L_000001dd115ff730;  1 drivers
v000001dd115ecdc0_0 .net "ID_opcode", 11 0, v000001dd115ee6c0_0;  1 drivers
v000001dd115ed540_0 .net "ID_predicted", 0 0, v000001dd115d9430_0;  1 drivers
v000001dd115ece60_0 .net "ID_rd_ind", 4 0, v000001dd115effc0_0;  1 drivers
v000001dd115ecfa0_0 .net "ID_regwrite", 0 0, L_000001dd115fedd0;  1 drivers
v000001dd115ed040_0 .net "ID_rs1", 31 0, v000001dd115dce50_0;  1 drivers
v000001dd115edd60_0 .net "ID_rs1_ind", 4 0, v000001dd115f0920_0;  1 drivers
v000001dd115ed0e0_0 .net "ID_rs2", 31 0, v000001dd115de570_0;  1 drivers
v000001dd115ed5e0_0 .net "ID_rs2_ind", 4 0, v000001dd115efa20_0;  1 drivers
v000001dd115ed9a0_0 .net "IF_INST", 31 0, L_000001dd116075f0;  1 drivers
v000001dd115edb80_0 .net "IF_pc", 31 0, v000001dd115f0100_0;  1 drivers
v000001dd115edc20_0 .net "MEM_ALU_OUT", 31 0, v000001dd115c5b60_0;  1 drivers
v000001dd115edcc0_0 .net "MEM_Data_mem_out", 31 0, v000001dd115f3580_0;  1 drivers
v000001dd115ede00_0 .net "MEM_memread", 0 0, v000001dd115c4c60_0;  1 drivers
v000001dd115ee080_0 .net "MEM_memwrite", 0 0, v000001dd115c3f40_0;  1 drivers
v000001dd116040f0_0 .net "MEM_opcode", 11 0, v000001dd115c39a0_0;  1 drivers
v000001dd11603650_0 .net "MEM_rd_ind", 4 0, v000001dd115c3b80_0;  1 drivers
v000001dd11604190_0 .net "MEM_rd_indzero", 0 0, v000001dd115c4a80_0;  1 drivers
v000001dd116058b0_0 .net "MEM_regwrite", 0 0, v000001dd115c44e0_0;  1 drivers
v000001dd11604870_0 .net "MEM_rs2", 31 0, v000001dd115c4d00_0;  1 drivers
v000001dd116056d0_0 .net "PC", 31 0, L_000001dd116891a0;  alias, 1 drivers
v000001dd11605090_0 .net "STALL_ID1_FLUSH", 0 0, v000001dd115d8350_0;  1 drivers
v000001dd11603510_0 .net "STALL_ID2_FLUSH", 0 0, v000001dd115d8490_0;  1 drivers
v000001dd11604410_0 .net "STALL_IF_FLUSH", 0 0, v000001dd115db690_0;  1 drivers
v000001dd116035b0_0 .net "WB_ALU_OUT", 31 0, v000001dd115f1be0_0;  1 drivers
v000001dd11604910_0 .net "WB_Data_mem_out", 31 0, v000001dd115f1820_0;  1 drivers
v000001dd11603fb0_0 .net "WB_memread", 0 0, v000001dd115f18c0_0;  1 drivers
v000001dd11605950_0 .net "WB_rd_ind", 4 0, v000001dd115f1c80_0;  1 drivers
v000001dd11605a90_0 .net "WB_rd_indzero", 0 0, v000001dd115f1f00_0;  1 drivers
v000001dd11604050_0 .net "WB_regwrite", 0 0, v000001dd115f2040_0;  1 drivers
v000001dd11604a50_0 .net "Wrong_prediction", 0 0, L_000001dd1161e330;  1 drivers
v000001dd11605450_0 .net *"_ivl_1", 0 0, L_000001dd11543100;  1 drivers
v000001dd116049b0_0 .net *"_ivl_13", 0 0, L_000001dd11541ab0;  1 drivers
v000001dd11605b30_0 .net *"_ivl_14", 0 0, L_000001dd11604f50;  1 drivers
v000001dd11605bd0_0 .net *"_ivl_19", 0 0, L_000001dd11542bc0;  1 drivers
v000001dd11604ff0_0 .net *"_ivl_2", 0 0, L_000001dd11604e10;  1 drivers
v000001dd11605770_0 .net *"_ivl_20", 0 0, L_000001dd11603dd0;  1 drivers
v000001dd11605130_0 .net *"_ivl_25", 0 0, L_000001dd11541d50;  1 drivers
v000001dd116042d0_0 .net *"_ivl_26", 0 0, L_000001dd11603e70;  1 drivers
v000001dd11604af0_0 .net *"_ivl_31", 0 0, L_000001dd11541f10;  1 drivers
v000001dd116051d0_0 .net *"_ivl_32", 0 0, L_000001dd11604730;  1 drivers
v000001dd11603d30_0 .net *"_ivl_40", 31 0, L_000001dd11600270;  1 drivers
L_000001dd11620c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dd11605810_0 .net *"_ivl_43", 26 0, L_000001dd11620c58;  1 drivers
L_000001dd11620ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dd11605270_0 .net/2u *"_ivl_44", 31 0, L_000001dd11620ca0;  1 drivers
v000001dd11603470_0 .net *"_ivl_52", 31 0, L_000001dd11670fd0;  1 drivers
L_000001dd11620d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dd11604b90_0 .net *"_ivl_55", 26 0, L_000001dd11620d30;  1 drivers
L_000001dd11620d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dd116059f0_0 .net/2u *"_ivl_56", 31 0, L_000001dd11620d78;  1 drivers
v000001dd11605310_0 .net *"_ivl_7", 0 0, L_000001dd115419d0;  1 drivers
v000001dd116036f0_0 .net *"_ivl_8", 0 0, L_000001dd11603b50;  1 drivers
v000001dd11603790_0 .net "alu_selA", 1 0, L_000001dd11603bf0;  1 drivers
v000001dd11604d70_0 .net "alu_selB", 1 0, L_000001dd11606350;  1 drivers
v000001dd116053b0_0 .net "clk", 0 0, L_000001dd11542990;  1 drivers
v000001dd11603830_0 .var "cycles_consumed", 31 0;
v000001dd116047d0_0 .net "exhaz", 0 0, L_000001dd11541a40;  1 drivers
v000001dd11604690_0 .net "exhaz2", 0 0, L_000001dd11541e30;  1 drivers
v000001dd116054f0_0 .net "hlt", 0 0, v000001dd115f22c0_0;  1 drivers
v000001dd11604370_0 .net "idhaz", 0 0, L_000001dd11542ae0;  1 drivers
v000001dd11603f10_0 .net "idhaz2", 0 0, L_000001dd11542fb0;  1 drivers
v000001dd11604c30_0 .net "if_id_write", 0 0, v000001dd115dc270_0;  1 drivers
v000001dd116044b0_0 .net "input_clk", 0 0, v000001dd11603a10_0;  1 drivers
v000001dd116038d0_0 .net "is_branch_and_taken", 0 0, L_000001dd11607b30;  1 drivers
v000001dd11603970_0 .net "memhaz", 0 0, L_000001dd11541ea0;  1 drivers
v000001dd11605590_0 .net "memhaz2", 0 0, L_000001dd115420d0;  1 drivers
v000001dd11604230_0 .net "pc_src", 2 0, L_000001dd115ff2d0;  1 drivers
v000001dd11605630_0 .net "pc_write", 0 0, v000001dd115db370_0;  1 drivers
v000001dd11604550_0 .net "rst", 0 0, v000001dd11603ab0_0;  1 drivers
v000001dd11604cd0_0 .net "store_rs2_forward", 1 0, L_000001dd11606170;  1 drivers
v000001dd11604eb0_0 .net "wdata_to_reg_file", 31 0, L_000001dd1161e5d0;  1 drivers
E_000001dd1154c130/0 .event negedge, v000001dd115d8c10_0;
E_000001dd1154c130/1 .event posedge, v000001dd115c4580_0;
E_000001dd1154c130 .event/or E_000001dd1154c130/0, E_000001dd1154c130/1;
L_000001dd11604e10 .cmp/eq 5, v000001dd115d5c80_0, v000001dd115d49c0_0;
L_000001dd11603b50 .cmp/eq 5, v000001dd115c3b80_0, v000001dd115d49c0_0;
L_000001dd11604f50 .cmp/eq 5, v000001dd115f1c80_0, v000001dd115d49c0_0;
L_000001dd11603dd0 .cmp/eq 5, v000001dd115d5c80_0, v000001dd115d4b00_0;
L_000001dd11603e70 .cmp/eq 5, v000001dd115c3b80_0, v000001dd115d4b00_0;
L_000001dd11604730 .cmp/eq 5, v000001dd115f1c80_0, v000001dd115d4b00_0;
L_000001dd11600270 .concat [ 5 27 0 0], v000001dd115effc0_0, L_000001dd11620c58;
L_000001dd11600310 .cmp/ne 32, L_000001dd11600270, L_000001dd11620ca0;
L_000001dd11670fd0 .concat [ 5 27 0 0], v000001dd115d5c80_0, L_000001dd11620d30;
L_000001dd11672010 .cmp/ne 32, L_000001dd11670fd0, L_000001dd11620d78;
S_000001dd1141d990 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000001dd1141d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000001dd11542df0 .functor NOT 1, L_000001dd11541a40, C4<0>, C4<0>, C4<0>;
L_000001dd11541c70 .functor AND 1, L_000001dd11541ea0, L_000001dd11542df0, C4<1>, C4<1>;
L_000001dd11541ce0 .functor OR 1, L_000001dd11542ae0, L_000001dd11541c70, C4<0>, C4<0>;
L_000001dd11542f40 .functor OR 1, L_000001dd11542ae0, L_000001dd11541a40, C4<0>, C4<0>;
v000001dd11567bf0_0 .net *"_ivl_12", 0 0, L_000001dd11542f40;  1 drivers
v000001dd11569770_0 .net *"_ivl_2", 0 0, L_000001dd11542df0;  1 drivers
v000001dd11568370_0 .net *"_ivl_5", 0 0, L_000001dd11541c70;  1 drivers
v000001dd115689b0_0 .net *"_ivl_7", 0 0, L_000001dd11541ce0;  1 drivers
v000001dd115691d0_0 .net "alu_selA", 1 0, L_000001dd11603bf0;  alias, 1 drivers
v000001dd11569310_0 .net "exhaz", 0 0, L_000001dd11541a40;  alias, 1 drivers
v000001dd11567e70_0 .net "idhaz", 0 0, L_000001dd11542ae0;  alias, 1 drivers
v000001dd11568d70_0 .net "memhaz", 0 0, L_000001dd11541ea0;  alias, 1 drivers
L_000001dd11603bf0 .concat8 [ 1 1 0 0], L_000001dd11541ce0, L_000001dd11542f40;
S_000001dd11345ff0 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000001dd1141d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000001dd11541f80 .functor NOT 1, L_000001dd11541e30, C4<0>, C4<0>, C4<0>;
L_000001dd11542060 .functor AND 1, L_000001dd115420d0, L_000001dd11541f80, C4<1>, C4<1>;
L_000001dd11542300 .functor OR 1, L_000001dd11542fb0, L_000001dd11542060, C4<0>, C4<0>;
L_000001dd11542140 .functor NOT 1, v000001dd115d5140_0, C4<0>, C4<0>, C4<0>;
L_000001dd11542370 .functor AND 1, L_000001dd11542300, L_000001dd11542140, C4<1>, C4<1>;
L_000001dd115423e0 .functor OR 1, L_000001dd11542fb0, L_000001dd11541e30, C4<0>, C4<0>;
L_000001dd11542450 .functor NOT 1, v000001dd115d5140_0, C4<0>, C4<0>, C4<0>;
L_000001dd115424c0 .functor AND 1, L_000001dd115423e0, L_000001dd11542450, C4<1>, C4<1>;
v000001dd11567dd0_0 .net "EX1_is_oper2_immed", 0 0, v000001dd115d5140_0;  alias, 1 drivers
v000001dd11568a50_0 .net *"_ivl_11", 0 0, L_000001dd11542370;  1 drivers
v000001dd11569630_0 .net *"_ivl_16", 0 0, L_000001dd115423e0;  1 drivers
v000001dd115693b0_0 .net *"_ivl_17", 0 0, L_000001dd11542450;  1 drivers
v000001dd11568af0_0 .net *"_ivl_2", 0 0, L_000001dd11541f80;  1 drivers
v000001dd115696d0_0 .net *"_ivl_20", 0 0, L_000001dd115424c0;  1 drivers
v000001dd115678d0_0 .net *"_ivl_5", 0 0, L_000001dd11542060;  1 drivers
v000001dd11567970_0 .net *"_ivl_7", 0 0, L_000001dd11542300;  1 drivers
v000001dd11568550_0 .net *"_ivl_8", 0 0, L_000001dd11542140;  1 drivers
v000001dd11568f50_0 .net "alu_selB", 1 0, L_000001dd11606350;  alias, 1 drivers
v000001dd11568c30_0 .net "exhaz", 0 0, L_000001dd11541e30;  alias, 1 drivers
v000001dd11567a10_0 .net "idhaz", 0 0, L_000001dd11542fb0;  alias, 1 drivers
v000001dd11568b90_0 .net "memhaz", 0 0, L_000001dd115420d0;  alias, 1 drivers
L_000001dd11606350 .concat8 [ 1 1 0 0], L_000001dd11542370, L_000001dd115424c0;
S_000001dd11346180 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000001dd1141d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000001dd11543640 .functor NOT 1, L_000001dd11541e30, C4<0>, C4<0>, C4<0>;
L_000001dd11543480 .functor AND 1, L_000001dd115420d0, L_000001dd11543640, C4<1>, C4<1>;
L_000001dd115434f0 .functor OR 1, L_000001dd11542fb0, L_000001dd11543480, C4<0>, C4<0>;
L_000001dd11543720 .functor OR 1, L_000001dd11542fb0, L_000001dd11541e30, C4<0>, C4<0>;
v000001dd11568cd0_0 .net *"_ivl_12", 0 0, L_000001dd11543720;  1 drivers
v000001dd115680f0_0 .net *"_ivl_2", 0 0, L_000001dd11543640;  1 drivers
v000001dd11568ff0_0 .net *"_ivl_5", 0 0, L_000001dd11543480;  1 drivers
v000001dd11569090_0 .net *"_ivl_7", 0 0, L_000001dd115434f0;  1 drivers
v000001dd11569270_0 .net "exhaz", 0 0, L_000001dd11541e30;  alias, 1 drivers
v000001dd11567fb0_0 .net "idhaz", 0 0, L_000001dd11542fb0;  alias, 1 drivers
v000001dd114e82d0_0 .net "memhaz", 0 0, L_000001dd115420d0;  alias, 1 drivers
v000001dd114e8c30_0 .net "store_rs2_forward", 1 0, L_000001dd11606170;  alias, 1 drivers
L_000001dd11606170 .concat8 [ 1 1 0 0], L_000001dd115434f0, L_000001dd11543720;
S_000001dd114169a0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_000001dd1141d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000001dd114e8370_0 .net "EX_ALU_OUT", 31 0, L_000001dd11601d50;  alias, 1 drivers
v000001dd114e84b0_0 .net "EX_memread", 0 0, v000001dd115d5a00_0;  alias, 1 drivers
v000001dd114cec60_0 .net "EX_memwrite", 0 0, v000001dd115d5aa0_0;  alias, 1 drivers
v000001dd114cfca0_0 .net "EX_opcode", 11 0, v000001dd115d5b40_0;  alias, 1 drivers
v000001dd115c3540_0 .net "EX_rd_ind", 4 0, v000001dd115d5c80_0;  alias, 1 drivers
v000001dd115c5520_0 .net "EX_rd_indzero", 0 0, L_000001dd11672010;  1 drivers
v000001dd115c4940_0 .net "EX_regwrite", 0 0, v000001dd115d5f00_0;  alias, 1 drivers
v000001dd115c3fe0_0 .net "EX_rs2_out", 31 0, v000001dd115d6680_0;  alias, 1 drivers
v000001dd115c5b60_0 .var "MEM_ALU_OUT", 31 0;
v000001dd115c4c60_0 .var "MEM_memread", 0 0;
v000001dd115c3f40_0 .var "MEM_memwrite", 0 0;
v000001dd115c39a0_0 .var "MEM_opcode", 11 0;
v000001dd115c3b80_0 .var "MEM_rd_ind", 4 0;
v000001dd115c4a80_0 .var "MEM_rd_indzero", 0 0;
v000001dd115c44e0_0 .var "MEM_regwrite", 0 0;
v000001dd115c4d00_0 .var "MEM_rs2", 31 0;
v000001dd115c3720_0 .net "clk", 0 0, L_000001dd1161e3a0;  1 drivers
v000001dd115c4580_0 .net "rst", 0 0, v000001dd11603ab0_0;  alias, 1 drivers
E_000001dd1154bc70 .event posedge, v000001dd115c4580_0, v000001dd115c3720_0;
S_000001dd11416b30 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000001dd1141d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000001dd11351450 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dd11351488 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dd113514c0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dd113514f8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dd11351530 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dd11351568 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dd113515a0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dd113515d8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dd11351610 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dd11351648 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dd11351680 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dd113516b8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dd113516f0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dd11351728 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dd11351760 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dd11351798 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dd113517d0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dd11351808 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dd11351840 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dd11351878 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dd113518b0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dd113518e8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dd11351920 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dd11351958 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dd11351990 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001dd1161e020 .functor XOR 1, L_000001dd1161d370, v000001dd115d5be0_0, C4<0>, C4<0>;
L_000001dd1161e090 .functor NOT 1, L_000001dd1161e020, C4<0>, C4<0>, C4<0>;
L_000001dd1161e480 .functor OR 1, v000001dd11603ab0_0, L_000001dd1161e090, C4<0>, C4<0>;
L_000001dd1161e330 .functor NOT 1, L_000001dd1161e480, C4<0>, C4<0>, C4<0>;
v000001dd115c95d0_0 .net "ALU_OP", 3 0, v000001dd115c8630_0;  1 drivers
v000001dd115ca250_0 .net "BranchDecision", 0 0, L_000001dd1161d370;  1 drivers
v000001dd115ca110_0 .net "CF", 0 0, v000001dd115c7ff0_0;  1 drivers
v000001dd115c9fd0_0 .net "EX_opcode", 11 0, v000001dd115d5b40_0;  alias, 1 drivers
v000001dd115cac50_0 .net "Wrong_prediction", 0 0, L_000001dd1161e330;  alias, 1 drivers
v000001dd115c9f30_0 .net "ZF", 0 0, L_000001dd1161cab0;  1 drivers
L_000001dd11620ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001dd115cb0b0_0 .net/2u *"_ivl_0", 31 0, L_000001dd11620ce8;  1 drivers
v000001dd115ca930_0 .net *"_ivl_11", 0 0, L_000001dd1161e480;  1 drivers
v000001dd115cab10_0 .net *"_ivl_2", 31 0, L_000001dd116027f0;  1 drivers
v000001dd115ca070_0 .net *"_ivl_6", 0 0, L_000001dd1161e020;  1 drivers
v000001dd115cb330_0 .net *"_ivl_8", 0 0, L_000001dd1161e090;  1 drivers
v000001dd115ca6b0_0 .net "alu_out", 31 0, L_000001dd11601d50;  alias, 1 drivers
v000001dd115ca570_0 .net "alu_outw", 31 0, v000001dd115c92b0_0;  1 drivers
v000001dd115ca430_0 .net "is_beq", 0 0, v000001dd115d56e0_0;  alias, 1 drivers
v000001dd115cae30_0 .net "is_bne", 0 0, v000001dd115d5820_0;  alias, 1 drivers
v000001dd115ca4d0_0 .net "is_jal", 0 0, v000001dd115d58c0_0;  alias, 1 drivers
v000001dd115cb150_0 .net "oper1", 31 0, v000001dd115d67c0_0;  alias, 1 drivers
v000001dd115cad90_0 .net "oper2", 31 0, v000001dd115d55a0_0;  alias, 1 drivers
v000001dd115caf70_0 .net "pc", 31 0, v000001dd115d5500_0;  alias, 1 drivers
v000001dd115ca610_0 .net "predicted", 0 0, v000001dd115d5be0_0;  alias, 1 drivers
v000001dd115caed0_0 .net "rst", 0 0, v000001dd11603ab0_0;  alias, 1 drivers
L_000001dd116027f0 .arith/sum 32, v000001dd115d5500_0, L_000001dd11620ce8;
L_000001dd11601d50 .functor MUXZ 32, v000001dd115c92b0_0, L_000001dd116027f0, v000001dd115d58c0_0, C4<>;
S_000001dd11369ab0 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000001dd11416b30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000001dd1161de60 .functor AND 1, v000001dd115d56e0_0, L_000001dd1161dd80, C4<1>, C4<1>;
L_000001dd1161cea0 .functor NOT 1, L_000001dd1161dd80, C4<0>, C4<0>, C4<0>;
L_000001dd1161df40 .functor AND 1, v000001dd115d5820_0, L_000001dd1161cea0, C4<1>, C4<1>;
L_000001dd1161d370 .functor OR 1, L_000001dd1161de60, L_000001dd1161df40, C4<0>, C4<0>;
v000001dd115c9b70_0 .net "BranchDecision", 0 0, L_000001dd1161d370;  alias, 1 drivers
v000001dd115c8810_0 .net *"_ivl_2", 0 0, L_000001dd1161cea0;  1 drivers
v000001dd115c8950_0 .net "is_beq", 0 0, v000001dd115d56e0_0;  alias, 1 drivers
v000001dd115c8450_0 .net "is_beq_taken", 0 0, L_000001dd1161de60;  1 drivers
v000001dd115c9030_0 .net "is_bne", 0 0, v000001dd115d5820_0;  alias, 1 drivers
v000001dd115c9350_0 .net "is_bne_taken", 0 0, L_000001dd1161df40;  1 drivers
v000001dd115c84f0_0 .net "is_eq", 0 0, L_000001dd1161dd80;  1 drivers
v000001dd115c74b0_0 .net "oper1", 31 0, v000001dd115d67c0_0;  alias, 1 drivers
v000001dd115c9170_0 .net "oper2", 31 0, v000001dd115d55a0_0;  alias, 1 drivers
S_000001dd11369c40 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000001dd11369ab0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000001dd1161dd10 .functor XOR 1, L_000001dd116031f0, L_000001dd11601df0, C4<0>, C4<0>;
L_000001dd1161d760 .functor XOR 1, L_000001dd11602b10, L_000001dd11602bb0, C4<0>, C4<0>;
L_000001dd1161cce0 .functor XOR 1, L_000001dd11602ed0, L_000001dd11603010, C4<0>, C4<0>;
L_000001dd1161cf80 .functor XOR 1, L_000001dd11603290, L_000001dd11603330, C4<0>, C4<0>;
L_000001dd1161d840 .functor XOR 1, L_000001dd116033d0, L_000001dd11600c70, C4<0>, C4<0>;
L_000001dd1161c810 .functor XOR 1, L_000001dd11600d10, L_000001dd11600db0, C4<0>, C4<0>;
L_000001dd1161d8b0 .functor XOR 1, L_000001dd116750d0, L_000001dd11675ad0, C4<0>, C4<0>;
L_000001dd1161c8f0 .functor XOR 1, L_000001dd11675fd0, L_000001dd11676e30, C4<0>, C4<0>;
L_000001dd1161dae0 .functor XOR 1, L_000001dd11676750, L_000001dd11676570, C4<0>, C4<0>;
L_000001dd1161cff0 .functor XOR 1, L_000001dd11676110, L_000001dd11675e90, C4<0>, C4<0>;
L_000001dd1161d920 .functor XOR 1, L_000001dd11675530, L_000001dd11677510, C4<0>, C4<0>;
L_000001dd1161e100 .functor XOR 1, L_000001dd11674f90, L_000001dd116762f0, C4<0>, C4<0>;
L_000001dd1161d3e0 .functor XOR 1, L_000001dd11676070, L_000001dd11676cf0, C4<0>, C4<0>;
L_000001dd1161cb20 .functor XOR 1, L_000001dd11677650, L_000001dd116757b0, C4<0>, C4<0>;
L_000001dd1161cd50 .functor XOR 1, L_000001dd11675b70, L_000001dd11676bb0, C4<0>, C4<0>;
L_000001dd1161d990 .functor XOR 1, L_000001dd11676390, L_000001dd11675f30, C4<0>, C4<0>;
L_000001dd1161d0d0 .functor XOR 1, L_000001dd116761b0, L_000001dd11676250, C4<0>, C4<0>;
L_000001dd1161cb90 .functor XOR 1, L_000001dd11676430, L_000001dd116755d0, C4<0>, C4<0>;
L_000001dd1161da00 .functor XOR 1, L_000001dd11675d50, L_000001dd116771f0, C4<0>, C4<0>;
L_000001dd1161db50 .functor XOR 1, L_000001dd116764d0, L_000001dd11676ed0, C4<0>, C4<0>;
L_000001dd1161cdc0 .functor XOR 1, L_000001dd11675030, L_000001dd11677010, C4<0>, C4<0>;
L_000001dd1161d290 .functor XOR 1, L_000001dd11675df0, L_000001dd11676890, C4<0>, C4<0>;
L_000001dd1161dc30 .functor XOR 1, L_000001dd11676610, L_000001dd11676c50, C4<0>, C4<0>;
L_000001dd1161ded0 .functor XOR 1, L_000001dd11675670, L_000001dd116766b0, C4<0>, C4<0>;
L_000001dd1161d300 .functor XOR 1, L_000001dd116767f0, L_000001dd11677330, C4<0>, C4<0>;
L_000001dd1161e170 .functor XOR 1, L_000001dd116775b0, L_000001dd116770b0, C4<0>, C4<0>;
L_000001dd1161cc00 .functor XOR 1, L_000001dd11675170, L_000001dd11675a30, C4<0>, C4<0>;
L_000001dd1161ddf0 .functor XOR 1, L_000001dd116753f0, L_000001dd11676930, C4<0>, C4<0>;
L_000001dd1161d4c0 .functor XOR 1, L_000001dd116776f0, L_000001dd11675210, C4<0>, C4<0>;
L_000001dd1161cc70 .functor XOR 1, L_000001dd11675490, L_000001dd11675c10, C4<0>, C4<0>;
L_000001dd1161dca0 .functor XOR 1, L_000001dd11677150, L_000001dd116752b0, C4<0>, C4<0>;
L_000001dd1161ce30 .functor XOR 1, L_000001dd116769d0, L_000001dd11675350, C4<0>, C4<0>;
L_000001dd1161dd80/0/0 .functor OR 1, L_000001dd11676d90, L_000001dd11677290, L_000001dd11676b10, L_000001dd11676a70;
L_000001dd1161dd80/0/4 .functor OR 1, L_000001dd11676f70, L_000001dd116773d0, L_000001dd11677470, L_000001dd11675710;
L_000001dd1161dd80/0/8 .functor OR 1, L_000001dd11675850, L_000001dd116758f0, L_000001dd11675990, L_000001dd11677d30;
L_000001dd1161dd80/0/12 .functor OR 1, L_000001dd116778d0, L_000001dd11677e70, L_000001dd11677970, L_000001dd11677790;
L_000001dd1161dd80/0/16 .functor OR 1, L_000001dd11677830, L_000001dd11677a10, L_000001dd11677ab0, L_000001dd11677b50;
L_000001dd1161dd80/0/20 .functor OR 1, L_000001dd11677bf0, L_000001dd11677c90, L_000001dd11677dd0, L_000001dd11670df0;
L_000001dd1161dd80/0/24 .functor OR 1, L_000001dd11670a30, L_000001dd11671750, L_000001dd11672290, L_000001dd11671110;
L_000001dd1161dd80/0/28 .functor OR 1, L_000001dd116716b0, L_000001dd116707b0, L_000001dd116712f0, L_000001dd11671bb0;
L_000001dd1161dd80/1/0 .functor OR 1, L_000001dd1161dd80/0/0, L_000001dd1161dd80/0/4, L_000001dd1161dd80/0/8, L_000001dd1161dd80/0/12;
L_000001dd1161dd80/1/4 .functor OR 1, L_000001dd1161dd80/0/16, L_000001dd1161dd80/0/20, L_000001dd1161dd80/0/24, L_000001dd1161dd80/0/28;
L_000001dd1161dd80 .functor NOR 1, L_000001dd1161dd80/1/0, L_000001dd1161dd80/1/4, C4<0>, C4<0>;
v000001dd115c57a0_0 .net *"_ivl_0", 0 0, L_000001dd1161dd10;  1 drivers
v000001dd115c5840_0 .net *"_ivl_101", 0 0, L_000001dd11676250;  1 drivers
v000001dd115c4da0_0 .net *"_ivl_102", 0 0, L_000001dd1161cb90;  1 drivers
v000001dd115c3ea0_0 .net *"_ivl_105", 0 0, L_000001dd11676430;  1 drivers
v000001dd115c3cc0_0 .net *"_ivl_107", 0 0, L_000001dd116755d0;  1 drivers
v000001dd115c3d60_0 .net *"_ivl_108", 0 0, L_000001dd1161da00;  1 drivers
v000001dd115c37c0_0 .net *"_ivl_11", 0 0, L_000001dd11602bb0;  1 drivers
v000001dd115c3860_0 .net *"_ivl_111", 0 0, L_000001dd11675d50;  1 drivers
v000001dd115c3680_0 .net *"_ivl_113", 0 0, L_000001dd116771f0;  1 drivers
v000001dd115c3a40_0 .net *"_ivl_114", 0 0, L_000001dd1161db50;  1 drivers
v000001dd115c3c20_0 .net *"_ivl_117", 0 0, L_000001dd116764d0;  1 drivers
v000001dd115c5c00_0 .net *"_ivl_119", 0 0, L_000001dd11676ed0;  1 drivers
v000001dd115c46c0_0 .net *"_ivl_12", 0 0, L_000001dd1161cce0;  1 drivers
v000001dd115c43a0_0 .net *"_ivl_120", 0 0, L_000001dd1161cdc0;  1 drivers
v000001dd115c4260_0 .net *"_ivl_123", 0 0, L_000001dd11675030;  1 drivers
v000001dd115c58e0_0 .net *"_ivl_125", 0 0, L_000001dd11677010;  1 drivers
v000001dd115c5980_0 .net *"_ivl_126", 0 0, L_000001dd1161d290;  1 drivers
v000001dd115c5020_0 .net *"_ivl_129", 0 0, L_000001dd11675df0;  1 drivers
v000001dd115c4300_0 .net *"_ivl_131", 0 0, L_000001dd11676890;  1 drivers
v000001dd115c52a0_0 .net *"_ivl_132", 0 0, L_000001dd1161dc30;  1 drivers
v000001dd115c53e0_0 .net *"_ivl_135", 0 0, L_000001dd11676610;  1 drivers
v000001dd115c50c0_0 .net *"_ivl_137", 0 0, L_000001dd11676c50;  1 drivers
v000001dd115c4440_0 .net *"_ivl_138", 0 0, L_000001dd1161ded0;  1 drivers
v000001dd115c5660_0 .net *"_ivl_141", 0 0, L_000001dd11675670;  1 drivers
v000001dd115c5700_0 .net *"_ivl_143", 0 0, L_000001dd116766b0;  1 drivers
v000001dd115c5a20_0 .net *"_ivl_144", 0 0, L_000001dd1161d300;  1 drivers
v000001dd115c3e00_0 .net *"_ivl_147", 0 0, L_000001dd116767f0;  1 drivers
v000001dd115c5200_0 .net *"_ivl_149", 0 0, L_000001dd11677330;  1 drivers
v000001dd115c3ae0_0 .net *"_ivl_15", 0 0, L_000001dd11602ed0;  1 drivers
v000001dd115c4080_0 .net *"_ivl_150", 0 0, L_000001dd1161e170;  1 drivers
v000001dd115c4b20_0 .net *"_ivl_153", 0 0, L_000001dd116775b0;  1 drivers
v000001dd115c5160_0 .net *"_ivl_155", 0 0, L_000001dd116770b0;  1 drivers
v000001dd115c4bc0_0 .net *"_ivl_156", 0 0, L_000001dd1161cc00;  1 drivers
v000001dd115c4120_0 .net *"_ivl_159", 0 0, L_000001dd11675170;  1 drivers
v000001dd115c5ac0_0 .net *"_ivl_161", 0 0, L_000001dd11675a30;  1 drivers
v000001dd115c41c0_0 .net *"_ivl_162", 0 0, L_000001dd1161ddf0;  1 drivers
v000001dd115c4620_0 .net *"_ivl_165", 0 0, L_000001dd116753f0;  1 drivers
v000001dd115c34a0_0 .net *"_ivl_167", 0 0, L_000001dd11676930;  1 drivers
v000001dd115c35e0_0 .net *"_ivl_168", 0 0, L_000001dd1161d4c0;  1 drivers
v000001dd115c4760_0 .net *"_ivl_17", 0 0, L_000001dd11603010;  1 drivers
v000001dd115c3900_0 .net *"_ivl_171", 0 0, L_000001dd116776f0;  1 drivers
v000001dd115c4800_0 .net *"_ivl_173", 0 0, L_000001dd11675210;  1 drivers
v000001dd115c48a0_0 .net *"_ivl_174", 0 0, L_000001dd1161cc70;  1 drivers
v000001dd115c49e0_0 .net *"_ivl_177", 0 0, L_000001dd11675490;  1 drivers
v000001dd115c4e40_0 .net *"_ivl_179", 0 0, L_000001dd11675c10;  1 drivers
v000001dd115c4ee0_0 .net *"_ivl_18", 0 0, L_000001dd1161cf80;  1 drivers
v000001dd115c4f80_0 .net *"_ivl_180", 0 0, L_000001dd1161dca0;  1 drivers
v000001dd115c5340_0 .net *"_ivl_183", 0 0, L_000001dd11677150;  1 drivers
v000001dd115c5480_0 .net *"_ivl_185", 0 0, L_000001dd116752b0;  1 drivers
v000001dd115c6380_0 .net *"_ivl_186", 0 0, L_000001dd1161ce30;  1 drivers
v000001dd115c6420_0 .net *"_ivl_190", 0 0, L_000001dd116769d0;  1 drivers
v000001dd115c6ce0_0 .net *"_ivl_192", 0 0, L_000001dd11675350;  1 drivers
v000001dd115c6920_0 .net *"_ivl_194", 0 0, L_000001dd11676d90;  1 drivers
v000001dd115c67e0_0 .net *"_ivl_196", 0 0, L_000001dd11677290;  1 drivers
v000001dd115c6880_0 .net *"_ivl_198", 0 0, L_000001dd11676b10;  1 drivers
v000001dd115c6100_0 .net *"_ivl_200", 0 0, L_000001dd11676a70;  1 drivers
v000001dd115c7000_0 .net *"_ivl_202", 0 0, L_000001dd11676f70;  1 drivers
v000001dd115c6c40_0 .net *"_ivl_204", 0 0, L_000001dd116773d0;  1 drivers
v000001dd115c6ec0_0 .net *"_ivl_206", 0 0, L_000001dd11677470;  1 drivers
v000001dd115c6d80_0 .net *"_ivl_208", 0 0, L_000001dd11675710;  1 drivers
v000001dd115c69c0_0 .net *"_ivl_21", 0 0, L_000001dd11603290;  1 drivers
v000001dd115c61a0_0 .net *"_ivl_210", 0 0, L_000001dd11675850;  1 drivers
v000001dd115c71e0_0 .net *"_ivl_212", 0 0, L_000001dd116758f0;  1 drivers
v000001dd115c5d40_0 .net *"_ivl_214", 0 0, L_000001dd11675990;  1 drivers
v000001dd115c6a60_0 .net *"_ivl_216", 0 0, L_000001dd11677d30;  1 drivers
v000001dd115c6e20_0 .net *"_ivl_218", 0 0, L_000001dd116778d0;  1 drivers
v000001dd115c6f60_0 .net *"_ivl_220", 0 0, L_000001dd11677e70;  1 drivers
v000001dd115c5de0_0 .net *"_ivl_222", 0 0, L_000001dd11677970;  1 drivers
v000001dd115c70a0_0 .net *"_ivl_224", 0 0, L_000001dd11677790;  1 drivers
v000001dd115c6060_0 .net *"_ivl_226", 0 0, L_000001dd11677830;  1 drivers
v000001dd115c66a0_0 .net *"_ivl_228", 0 0, L_000001dd11677a10;  1 drivers
v000001dd115c7140_0 .net *"_ivl_23", 0 0, L_000001dd11603330;  1 drivers
v000001dd115c6740_0 .net *"_ivl_230", 0 0, L_000001dd11677ab0;  1 drivers
v000001dd115c6ba0_0 .net *"_ivl_232", 0 0, L_000001dd11677b50;  1 drivers
v000001dd115c6b00_0 .net *"_ivl_234", 0 0, L_000001dd11677bf0;  1 drivers
v000001dd115c7320_0 .net *"_ivl_236", 0 0, L_000001dd11677c90;  1 drivers
v000001dd115c6600_0 .net *"_ivl_238", 0 0, L_000001dd11677dd0;  1 drivers
v000001dd115c7280_0 .net *"_ivl_24", 0 0, L_000001dd1161d840;  1 drivers
v000001dd115c6240_0 .net *"_ivl_240", 0 0, L_000001dd11670df0;  1 drivers
v000001dd115c6560_0 .net *"_ivl_242", 0 0, L_000001dd11670a30;  1 drivers
v000001dd115c62e0_0 .net *"_ivl_244", 0 0, L_000001dd11671750;  1 drivers
v000001dd115c5e80_0 .net *"_ivl_246", 0 0, L_000001dd11672290;  1 drivers
v000001dd115c5ca0_0 .net *"_ivl_248", 0 0, L_000001dd11671110;  1 drivers
v000001dd115c5f20_0 .net *"_ivl_250", 0 0, L_000001dd116716b0;  1 drivers
v000001dd115c5fc0_0 .net *"_ivl_252", 0 0, L_000001dd116707b0;  1 drivers
v000001dd115c64c0_0 .net *"_ivl_254", 0 0, L_000001dd116712f0;  1 drivers
v000001dd114e7f10_0 .net *"_ivl_256", 0 0, L_000001dd11671bb0;  1 drivers
v000001dd115c7550_0 .net *"_ivl_27", 0 0, L_000001dd116033d0;  1 drivers
v000001dd115c7cd0_0 .net *"_ivl_29", 0 0, L_000001dd11600c70;  1 drivers
v000001dd115c98f0_0 .net *"_ivl_3", 0 0, L_000001dd116031f0;  1 drivers
v000001dd115c8310_0 .net *"_ivl_30", 0 0, L_000001dd1161c810;  1 drivers
v000001dd115c8ef0_0 .net *"_ivl_33", 0 0, L_000001dd11600d10;  1 drivers
v000001dd115c79b0_0 .net *"_ivl_35", 0 0, L_000001dd11600db0;  1 drivers
v000001dd115c86d0_0 .net *"_ivl_36", 0 0, L_000001dd1161d8b0;  1 drivers
v000001dd115c90d0_0 .net *"_ivl_39", 0 0, L_000001dd116750d0;  1 drivers
v000001dd115c93f0_0 .net *"_ivl_41", 0 0, L_000001dd11675ad0;  1 drivers
v000001dd115c7a50_0 .net *"_ivl_42", 0 0, L_000001dd1161c8f0;  1 drivers
v000001dd115c9990_0 .net *"_ivl_45", 0 0, L_000001dd11675fd0;  1 drivers
v000001dd115c7730_0 .net *"_ivl_47", 0 0, L_000001dd11676e30;  1 drivers
v000001dd115c83b0_0 .net *"_ivl_48", 0 0, L_000001dd1161dae0;  1 drivers
v000001dd115c8270_0 .net *"_ivl_5", 0 0, L_000001dd11601df0;  1 drivers
v000001dd115c77d0_0 .net *"_ivl_51", 0 0, L_000001dd11676750;  1 drivers
v000001dd115c9a30_0 .net *"_ivl_53", 0 0, L_000001dd11676570;  1 drivers
v000001dd115c9490_0 .net *"_ivl_54", 0 0, L_000001dd1161cff0;  1 drivers
v000001dd115c7690_0 .net *"_ivl_57", 0 0, L_000001dd11676110;  1 drivers
v000001dd115c75f0_0 .net *"_ivl_59", 0 0, L_000001dd11675e90;  1 drivers
v000001dd115c7f50_0 .net *"_ivl_6", 0 0, L_000001dd1161d760;  1 drivers
v000001dd115c8130_0 .net *"_ivl_60", 0 0, L_000001dd1161d920;  1 drivers
v000001dd115c8770_0 .net *"_ivl_63", 0 0, L_000001dd11675530;  1 drivers
v000001dd115c7910_0 .net *"_ivl_65", 0 0, L_000001dd11677510;  1 drivers
v000001dd115c9670_0 .net *"_ivl_66", 0 0, L_000001dd1161e100;  1 drivers
v000001dd115c8db0_0 .net *"_ivl_69", 0 0, L_000001dd11674f90;  1 drivers
v000001dd115c9c10_0 .net *"_ivl_71", 0 0, L_000001dd116762f0;  1 drivers
v000001dd115c7c30_0 .net *"_ivl_72", 0 0, L_000001dd1161d3e0;  1 drivers
v000001dd115c8d10_0 .net *"_ivl_75", 0 0, L_000001dd11676070;  1 drivers
v000001dd115c7af0_0 .net *"_ivl_77", 0 0, L_000001dd11676cf0;  1 drivers
v000001dd115c88b0_0 .net *"_ivl_78", 0 0, L_000001dd1161cb20;  1 drivers
v000001dd115c97b0_0 .net *"_ivl_81", 0 0, L_000001dd11677650;  1 drivers
v000001dd115c9710_0 .net *"_ivl_83", 0 0, L_000001dd116757b0;  1 drivers
v000001dd115c8a90_0 .net *"_ivl_84", 0 0, L_000001dd1161cd50;  1 drivers
v000001dd115c8e50_0 .net *"_ivl_87", 0 0, L_000001dd11675b70;  1 drivers
v000001dd115c9ad0_0 .net *"_ivl_89", 0 0, L_000001dd11676bb0;  1 drivers
v000001dd115c8b30_0 .net *"_ivl_9", 0 0, L_000001dd11602b10;  1 drivers
v000001dd115c9850_0 .net *"_ivl_90", 0 0, L_000001dd1161d990;  1 drivers
v000001dd115c89f0_0 .net *"_ivl_93", 0 0, L_000001dd11676390;  1 drivers
v000001dd115c8f90_0 .net *"_ivl_95", 0 0, L_000001dd11675f30;  1 drivers
v000001dd115c81d0_0 .net *"_ivl_96", 0 0, L_000001dd1161d0d0;  1 drivers
v000001dd115c7b90_0 .net *"_ivl_99", 0 0, L_000001dd116761b0;  1 drivers
v000001dd115c7d70_0 .net "a", 31 0, v000001dd115d67c0_0;  alias, 1 drivers
v000001dd115c7870_0 .net "b", 31 0, v000001dd115d55a0_0;  alias, 1 drivers
v000001dd115c7e10_0 .net "out", 0 0, L_000001dd1161dd80;  alias, 1 drivers
v000001dd115c8bd0_0 .net "temp", 31 0, L_000001dd11675cb0;  1 drivers
L_000001dd116031f0 .part v000001dd115d67c0_0, 0, 1;
L_000001dd11601df0 .part v000001dd115d55a0_0, 0, 1;
L_000001dd11602b10 .part v000001dd115d67c0_0, 1, 1;
L_000001dd11602bb0 .part v000001dd115d55a0_0, 1, 1;
L_000001dd11602ed0 .part v000001dd115d67c0_0, 2, 1;
L_000001dd11603010 .part v000001dd115d55a0_0, 2, 1;
L_000001dd11603290 .part v000001dd115d67c0_0, 3, 1;
L_000001dd11603330 .part v000001dd115d55a0_0, 3, 1;
L_000001dd116033d0 .part v000001dd115d67c0_0, 4, 1;
L_000001dd11600c70 .part v000001dd115d55a0_0, 4, 1;
L_000001dd11600d10 .part v000001dd115d67c0_0, 5, 1;
L_000001dd11600db0 .part v000001dd115d55a0_0, 5, 1;
L_000001dd116750d0 .part v000001dd115d67c0_0, 6, 1;
L_000001dd11675ad0 .part v000001dd115d55a0_0, 6, 1;
L_000001dd11675fd0 .part v000001dd115d67c0_0, 7, 1;
L_000001dd11676e30 .part v000001dd115d55a0_0, 7, 1;
L_000001dd11676750 .part v000001dd115d67c0_0, 8, 1;
L_000001dd11676570 .part v000001dd115d55a0_0, 8, 1;
L_000001dd11676110 .part v000001dd115d67c0_0, 9, 1;
L_000001dd11675e90 .part v000001dd115d55a0_0, 9, 1;
L_000001dd11675530 .part v000001dd115d67c0_0, 10, 1;
L_000001dd11677510 .part v000001dd115d55a0_0, 10, 1;
L_000001dd11674f90 .part v000001dd115d67c0_0, 11, 1;
L_000001dd116762f0 .part v000001dd115d55a0_0, 11, 1;
L_000001dd11676070 .part v000001dd115d67c0_0, 12, 1;
L_000001dd11676cf0 .part v000001dd115d55a0_0, 12, 1;
L_000001dd11677650 .part v000001dd115d67c0_0, 13, 1;
L_000001dd116757b0 .part v000001dd115d55a0_0, 13, 1;
L_000001dd11675b70 .part v000001dd115d67c0_0, 14, 1;
L_000001dd11676bb0 .part v000001dd115d55a0_0, 14, 1;
L_000001dd11676390 .part v000001dd115d67c0_0, 15, 1;
L_000001dd11675f30 .part v000001dd115d55a0_0, 15, 1;
L_000001dd116761b0 .part v000001dd115d67c0_0, 16, 1;
L_000001dd11676250 .part v000001dd115d55a0_0, 16, 1;
L_000001dd11676430 .part v000001dd115d67c0_0, 17, 1;
L_000001dd116755d0 .part v000001dd115d55a0_0, 17, 1;
L_000001dd11675d50 .part v000001dd115d67c0_0, 18, 1;
L_000001dd116771f0 .part v000001dd115d55a0_0, 18, 1;
L_000001dd116764d0 .part v000001dd115d67c0_0, 19, 1;
L_000001dd11676ed0 .part v000001dd115d55a0_0, 19, 1;
L_000001dd11675030 .part v000001dd115d67c0_0, 20, 1;
L_000001dd11677010 .part v000001dd115d55a0_0, 20, 1;
L_000001dd11675df0 .part v000001dd115d67c0_0, 21, 1;
L_000001dd11676890 .part v000001dd115d55a0_0, 21, 1;
L_000001dd11676610 .part v000001dd115d67c0_0, 22, 1;
L_000001dd11676c50 .part v000001dd115d55a0_0, 22, 1;
L_000001dd11675670 .part v000001dd115d67c0_0, 23, 1;
L_000001dd116766b0 .part v000001dd115d55a0_0, 23, 1;
L_000001dd116767f0 .part v000001dd115d67c0_0, 24, 1;
L_000001dd11677330 .part v000001dd115d55a0_0, 24, 1;
L_000001dd116775b0 .part v000001dd115d67c0_0, 25, 1;
L_000001dd116770b0 .part v000001dd115d55a0_0, 25, 1;
L_000001dd11675170 .part v000001dd115d67c0_0, 26, 1;
L_000001dd11675a30 .part v000001dd115d55a0_0, 26, 1;
L_000001dd116753f0 .part v000001dd115d67c0_0, 27, 1;
L_000001dd11676930 .part v000001dd115d55a0_0, 27, 1;
L_000001dd116776f0 .part v000001dd115d67c0_0, 28, 1;
L_000001dd11675210 .part v000001dd115d55a0_0, 28, 1;
L_000001dd11675490 .part v000001dd115d67c0_0, 29, 1;
L_000001dd11675c10 .part v000001dd115d55a0_0, 29, 1;
L_000001dd11677150 .part v000001dd115d67c0_0, 30, 1;
L_000001dd116752b0 .part v000001dd115d55a0_0, 30, 1;
LS_000001dd11675cb0_0_0 .concat8 [ 1 1 1 1], L_000001dd1161dd10, L_000001dd1161d760, L_000001dd1161cce0, L_000001dd1161cf80;
LS_000001dd11675cb0_0_4 .concat8 [ 1 1 1 1], L_000001dd1161d840, L_000001dd1161c810, L_000001dd1161d8b0, L_000001dd1161c8f0;
LS_000001dd11675cb0_0_8 .concat8 [ 1 1 1 1], L_000001dd1161dae0, L_000001dd1161cff0, L_000001dd1161d920, L_000001dd1161e100;
LS_000001dd11675cb0_0_12 .concat8 [ 1 1 1 1], L_000001dd1161d3e0, L_000001dd1161cb20, L_000001dd1161cd50, L_000001dd1161d990;
LS_000001dd11675cb0_0_16 .concat8 [ 1 1 1 1], L_000001dd1161d0d0, L_000001dd1161cb90, L_000001dd1161da00, L_000001dd1161db50;
LS_000001dd11675cb0_0_20 .concat8 [ 1 1 1 1], L_000001dd1161cdc0, L_000001dd1161d290, L_000001dd1161dc30, L_000001dd1161ded0;
LS_000001dd11675cb0_0_24 .concat8 [ 1 1 1 1], L_000001dd1161d300, L_000001dd1161e170, L_000001dd1161cc00, L_000001dd1161ddf0;
LS_000001dd11675cb0_0_28 .concat8 [ 1 1 1 1], L_000001dd1161d4c0, L_000001dd1161cc70, L_000001dd1161dca0, L_000001dd1161ce30;
LS_000001dd11675cb0_1_0 .concat8 [ 4 4 4 4], LS_000001dd11675cb0_0_0, LS_000001dd11675cb0_0_4, LS_000001dd11675cb0_0_8, LS_000001dd11675cb0_0_12;
LS_000001dd11675cb0_1_4 .concat8 [ 4 4 4 4], LS_000001dd11675cb0_0_16, LS_000001dd11675cb0_0_20, LS_000001dd11675cb0_0_24, LS_000001dd11675cb0_0_28;
L_000001dd11675cb0 .concat8 [ 16 16 0 0], LS_000001dd11675cb0_1_0, LS_000001dd11675cb0_1_4;
L_000001dd116769d0 .part v000001dd115d67c0_0, 31, 1;
L_000001dd11675350 .part v000001dd115d55a0_0, 31, 1;
L_000001dd11676d90 .part L_000001dd11675cb0, 0, 1;
L_000001dd11677290 .part L_000001dd11675cb0, 1, 1;
L_000001dd11676b10 .part L_000001dd11675cb0, 2, 1;
L_000001dd11676a70 .part L_000001dd11675cb0, 3, 1;
L_000001dd11676f70 .part L_000001dd11675cb0, 4, 1;
L_000001dd116773d0 .part L_000001dd11675cb0, 5, 1;
L_000001dd11677470 .part L_000001dd11675cb0, 6, 1;
L_000001dd11675710 .part L_000001dd11675cb0, 7, 1;
L_000001dd11675850 .part L_000001dd11675cb0, 8, 1;
L_000001dd116758f0 .part L_000001dd11675cb0, 9, 1;
L_000001dd11675990 .part L_000001dd11675cb0, 10, 1;
L_000001dd11677d30 .part L_000001dd11675cb0, 11, 1;
L_000001dd116778d0 .part L_000001dd11675cb0, 12, 1;
L_000001dd11677e70 .part L_000001dd11675cb0, 13, 1;
L_000001dd11677970 .part L_000001dd11675cb0, 14, 1;
L_000001dd11677790 .part L_000001dd11675cb0, 15, 1;
L_000001dd11677830 .part L_000001dd11675cb0, 16, 1;
L_000001dd11677a10 .part L_000001dd11675cb0, 17, 1;
L_000001dd11677ab0 .part L_000001dd11675cb0, 18, 1;
L_000001dd11677b50 .part L_000001dd11675cb0, 19, 1;
L_000001dd11677bf0 .part L_000001dd11675cb0, 20, 1;
L_000001dd11677c90 .part L_000001dd11675cb0, 21, 1;
L_000001dd11677dd0 .part L_000001dd11675cb0, 22, 1;
L_000001dd11670df0 .part L_000001dd11675cb0, 23, 1;
L_000001dd11670a30 .part L_000001dd11675cb0, 24, 1;
L_000001dd11671750 .part L_000001dd11675cb0, 25, 1;
L_000001dd11672290 .part L_000001dd11675cb0, 26, 1;
L_000001dd11671110 .part L_000001dd11675cb0, 27, 1;
L_000001dd116716b0 .part L_000001dd11675cb0, 28, 1;
L_000001dd116707b0 .part L_000001dd11675cb0, 29, 1;
L_000001dd116712f0 .part L_000001dd11675cb0, 30, 1;
L_000001dd11671bb0 .part L_000001dd11675cb0, 31, 1;
S_000001dd113ad8b0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000001dd11416b30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000001dd1154c170 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000001dd1161cab0 .functor NOT 1, L_000001dd116015d0, C4<0>, C4<0>, C4<0>;
v000001dd115c8c70_0 .net "A", 31 0, v000001dd115d67c0_0;  alias, 1 drivers
v000001dd115c7eb0_0 .net "ALUOP", 3 0, v000001dd115c8630_0;  alias, 1 drivers
v000001dd115c8090_0 .net "B", 31 0, v000001dd115d55a0_0;  alias, 1 drivers
v000001dd115c7ff0_0 .var "CF", 0 0;
v000001dd115c8590_0 .net "ZF", 0 0, L_000001dd1161cab0;  alias, 1 drivers
v000001dd115c9210_0 .net *"_ivl_1", 0 0, L_000001dd116015d0;  1 drivers
v000001dd115c92b0_0 .var "res", 31 0;
E_000001dd1154c230 .event anyedge, v000001dd115c7eb0_0, v000001dd115c7d70_0, v000001dd115c7870_0, v000001dd115c7ff0_0;
L_000001dd116015d0 .reduce/or v000001dd115c92b0_0;
S_000001dd113ada40 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000001dd11416b30;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001dd1157e2a0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dd1157e2d8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dd1157e310 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dd1157e348 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dd1157e380 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dd1157e3b8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dd1157e3f0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dd1157e428 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dd1157e460 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dd1157e498 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dd1157e4d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dd1157e508 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dd1157e540 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dd1157e578 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dd1157e5b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dd1157e5e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dd1157e620 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dd1157e658 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dd1157e690 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dd1157e6c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dd1157e700 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dd1157e738 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dd1157e770 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dd1157e7a8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dd1157e7e0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001dd115c8630_0 .var "ALU_OP", 3 0;
v000001dd115c9530_0 .net "opcode", 11 0, v000001dd115d5b40_0;  alias, 1 drivers
E_000001dd1154beb0 .event anyedge, v000001dd114cfca0_0;
S_000001dd113b0150 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000001dd1141d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000001dd115d44c0_0 .net "EX1_forward_to_B", 31 0, v000001dd115d4880_0;  alias, 1 drivers
v000001dd115d3d40_0 .net "EX_PFC", 31 0, v000001dd115d4740_0;  alias, 1 drivers
v000001dd115d4e20_0 .net "EX_PFC_to_IF", 31 0, L_000001dd11602750;  alias, 1 drivers
v000001dd115d3e80_0 .net "alu_selA", 1 0, L_000001dd11603bf0;  alias, 1 drivers
v000001dd115d3c00_0 .net "alu_selB", 1 0, L_000001dd11606350;  alias, 1 drivers
v000001dd115d4380_0 .net "ex_haz", 31 0, v000001dd115c5b60_0;  alias, 1 drivers
v000001dd115d50a0_0 .net "id_haz", 31 0, L_000001dd11601d50;  alias, 1 drivers
v000001dd115d3f20_0 .net "is_jr", 0 0, v000001dd115d3200_0;  alias, 1 drivers
v000001dd115d3160_0 .net "mem_haz", 31 0, L_000001dd1161e5d0;  alias, 1 drivers
v000001dd115d3de0_0 .net "oper1", 31 0, L_000001dd116080e0;  alias, 1 drivers
v000001dd115d3980_0 .net "oper2", 31 0, L_000001dd1161dfb0;  alias, 1 drivers
v000001dd115d2d00_0 .net "pc", 31 0, v000001dd115d3a20_0;  alias, 1 drivers
v000001dd115d4060_0 .net "rs1", 31 0, v000001dd115d51e0_0;  alias, 1 drivers
v000001dd115d4d80_0 .net "rs2_in", 31 0, v000001dd115d3ac0_0;  alias, 1 drivers
v000001dd115d4c40_0 .net "rs2_out", 31 0, L_000001dd1161ca40;  alias, 1 drivers
v000001dd115d4560_0 .net "store_rs2_forward", 1 0, L_000001dd11606170;  alias, 1 drivers
L_000001dd11602750 .functor MUXZ 32, v000001dd115d4740_0, L_000001dd116080e0, v000001dd115d3200_0, C4<>;
S_000001dd113b02e0 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000001dd113b0150;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001dd1154c8b0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001dd11607740 .functor NOT 1, L_000001dd116010d0, C4<0>, C4<0>, C4<0>;
L_000001dd11607190 .functor NOT 1, L_000001dd11601a30, C4<0>, C4<0>, C4<0>;
L_000001dd11606b70 .functor NOT 1, L_000001dd11601670, C4<0>, C4<0>, C4<0>;
L_000001dd11606940 .functor NOT 1, L_000001dd11601210, C4<0>, C4<0>, C4<0>;
L_000001dd11607970 .functor AND 32, L_000001dd11607350, v000001dd115d51e0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dd11607a50 .functor AND 32, L_000001dd116077b0, L_000001dd1161e5d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dd116073c0 .functor OR 32, L_000001dd11607970, L_000001dd11607a50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001dd11607d60 .functor AND 32, L_000001dd11606470, v000001dd115c5b60_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dd11607c80 .functor OR 32, L_000001dd116073c0, L_000001dd11607d60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001dd11608380 .functor AND 32, L_000001dd11607510, L_000001dd11601d50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dd116080e0 .functor OR 32, L_000001dd11607c80, L_000001dd11608380, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dd115c9df0_0 .net *"_ivl_1", 0 0, L_000001dd116010d0;  1 drivers
v000001dd115c9e90_0 .net *"_ivl_13", 0 0, L_000001dd11601670;  1 drivers
v000001dd115ca1b0_0 .net *"_ivl_14", 0 0, L_000001dd11606b70;  1 drivers
v000001dd115ca2f0_0 .net *"_ivl_19", 0 0, L_000001dd116021b0;  1 drivers
v000001dd115ca390_0 .net *"_ivl_2", 0 0, L_000001dd11607740;  1 drivers
v000001dd115cfd00_0 .net *"_ivl_23", 0 0, L_000001dd11601b70;  1 drivers
v000001dd115d02a0_0 .net *"_ivl_27", 0 0, L_000001dd11601210;  1 drivers
v000001dd115d0840_0 .net *"_ivl_28", 0 0, L_000001dd11606940;  1 drivers
v000001dd115cfda0_0 .net *"_ivl_33", 0 0, L_000001dd11602cf0;  1 drivers
v000001dd115d0020_0 .net *"_ivl_37", 0 0, L_000001dd11601850;  1 drivers
v000001dd115d03e0_0 .net *"_ivl_40", 31 0, L_000001dd11607970;  1 drivers
v000001dd115d08e0_0 .net *"_ivl_42", 31 0, L_000001dd11607a50;  1 drivers
v000001dd115d07a0_0 .net *"_ivl_44", 31 0, L_000001dd116073c0;  1 drivers
v000001dd115cf580_0 .net *"_ivl_46", 31 0, L_000001dd11607d60;  1 drivers
v000001dd115d0b60_0 .net *"_ivl_48", 31 0, L_000001dd11607c80;  1 drivers
v000001dd115d0980_0 .net *"_ivl_50", 31 0, L_000001dd11608380;  1 drivers
v000001dd115d00c0_0 .net *"_ivl_7", 0 0, L_000001dd11601a30;  1 drivers
v000001dd115cf760_0 .net *"_ivl_8", 0 0, L_000001dd11607190;  1 drivers
v000001dd115d0a20_0 .net "ina", 31 0, v000001dd115d51e0_0;  alias, 1 drivers
v000001dd115d0340_0 .net "inb", 31 0, L_000001dd1161e5d0;  alias, 1 drivers
v000001dd115cf4e0_0 .net "inc", 31 0, v000001dd115c5b60_0;  alias, 1 drivers
v000001dd115cfa80_0 .net "ind", 31 0, L_000001dd11601d50;  alias, 1 drivers
v000001dd115d0480_0 .net "out", 31 0, L_000001dd116080e0;  alias, 1 drivers
v000001dd115cf8a0_0 .net "s0", 31 0, L_000001dd11607350;  1 drivers
v000001dd115d0160_0 .net "s1", 31 0, L_000001dd116077b0;  1 drivers
v000001dd115d0ac0_0 .net "s2", 31 0, L_000001dd11606470;  1 drivers
v000001dd115cf620_0 .net "s3", 31 0, L_000001dd11607510;  1 drivers
v000001dd115d0520_0 .net "sel", 1 0, L_000001dd11603bf0;  alias, 1 drivers
L_000001dd116010d0 .part L_000001dd11603bf0, 1, 1;
LS_000001dd11602930_0_0 .concat [ 1 1 1 1], L_000001dd11607740, L_000001dd11607740, L_000001dd11607740, L_000001dd11607740;
LS_000001dd11602930_0_4 .concat [ 1 1 1 1], L_000001dd11607740, L_000001dd11607740, L_000001dd11607740, L_000001dd11607740;
LS_000001dd11602930_0_8 .concat [ 1 1 1 1], L_000001dd11607740, L_000001dd11607740, L_000001dd11607740, L_000001dd11607740;
LS_000001dd11602930_0_12 .concat [ 1 1 1 1], L_000001dd11607740, L_000001dd11607740, L_000001dd11607740, L_000001dd11607740;
LS_000001dd11602930_0_16 .concat [ 1 1 1 1], L_000001dd11607740, L_000001dd11607740, L_000001dd11607740, L_000001dd11607740;
LS_000001dd11602930_0_20 .concat [ 1 1 1 1], L_000001dd11607740, L_000001dd11607740, L_000001dd11607740, L_000001dd11607740;
LS_000001dd11602930_0_24 .concat [ 1 1 1 1], L_000001dd11607740, L_000001dd11607740, L_000001dd11607740, L_000001dd11607740;
LS_000001dd11602930_0_28 .concat [ 1 1 1 1], L_000001dd11607740, L_000001dd11607740, L_000001dd11607740, L_000001dd11607740;
LS_000001dd11602930_1_0 .concat [ 4 4 4 4], LS_000001dd11602930_0_0, LS_000001dd11602930_0_4, LS_000001dd11602930_0_8, LS_000001dd11602930_0_12;
LS_000001dd11602930_1_4 .concat [ 4 4 4 4], LS_000001dd11602930_0_16, LS_000001dd11602930_0_20, LS_000001dd11602930_0_24, LS_000001dd11602930_0_28;
L_000001dd11602930 .concat [ 16 16 0 0], LS_000001dd11602930_1_0, LS_000001dd11602930_1_4;
L_000001dd11601a30 .part L_000001dd11603bf0, 0, 1;
LS_000001dd11600f90_0_0 .concat [ 1 1 1 1], L_000001dd11607190, L_000001dd11607190, L_000001dd11607190, L_000001dd11607190;
LS_000001dd11600f90_0_4 .concat [ 1 1 1 1], L_000001dd11607190, L_000001dd11607190, L_000001dd11607190, L_000001dd11607190;
LS_000001dd11600f90_0_8 .concat [ 1 1 1 1], L_000001dd11607190, L_000001dd11607190, L_000001dd11607190, L_000001dd11607190;
LS_000001dd11600f90_0_12 .concat [ 1 1 1 1], L_000001dd11607190, L_000001dd11607190, L_000001dd11607190, L_000001dd11607190;
LS_000001dd11600f90_0_16 .concat [ 1 1 1 1], L_000001dd11607190, L_000001dd11607190, L_000001dd11607190, L_000001dd11607190;
LS_000001dd11600f90_0_20 .concat [ 1 1 1 1], L_000001dd11607190, L_000001dd11607190, L_000001dd11607190, L_000001dd11607190;
LS_000001dd11600f90_0_24 .concat [ 1 1 1 1], L_000001dd11607190, L_000001dd11607190, L_000001dd11607190, L_000001dd11607190;
LS_000001dd11600f90_0_28 .concat [ 1 1 1 1], L_000001dd11607190, L_000001dd11607190, L_000001dd11607190, L_000001dd11607190;
LS_000001dd11600f90_1_0 .concat [ 4 4 4 4], LS_000001dd11600f90_0_0, LS_000001dd11600f90_0_4, LS_000001dd11600f90_0_8, LS_000001dd11600f90_0_12;
LS_000001dd11600f90_1_4 .concat [ 4 4 4 4], LS_000001dd11600f90_0_16, LS_000001dd11600f90_0_20, LS_000001dd11600f90_0_24, LS_000001dd11600f90_0_28;
L_000001dd11600f90 .concat [ 16 16 0 0], LS_000001dd11600f90_1_0, LS_000001dd11600f90_1_4;
L_000001dd11601670 .part L_000001dd11603bf0, 1, 1;
LS_000001dd11601030_0_0 .concat [ 1 1 1 1], L_000001dd11606b70, L_000001dd11606b70, L_000001dd11606b70, L_000001dd11606b70;
LS_000001dd11601030_0_4 .concat [ 1 1 1 1], L_000001dd11606b70, L_000001dd11606b70, L_000001dd11606b70, L_000001dd11606b70;
LS_000001dd11601030_0_8 .concat [ 1 1 1 1], L_000001dd11606b70, L_000001dd11606b70, L_000001dd11606b70, L_000001dd11606b70;
LS_000001dd11601030_0_12 .concat [ 1 1 1 1], L_000001dd11606b70, L_000001dd11606b70, L_000001dd11606b70, L_000001dd11606b70;
LS_000001dd11601030_0_16 .concat [ 1 1 1 1], L_000001dd11606b70, L_000001dd11606b70, L_000001dd11606b70, L_000001dd11606b70;
LS_000001dd11601030_0_20 .concat [ 1 1 1 1], L_000001dd11606b70, L_000001dd11606b70, L_000001dd11606b70, L_000001dd11606b70;
LS_000001dd11601030_0_24 .concat [ 1 1 1 1], L_000001dd11606b70, L_000001dd11606b70, L_000001dd11606b70, L_000001dd11606b70;
LS_000001dd11601030_0_28 .concat [ 1 1 1 1], L_000001dd11606b70, L_000001dd11606b70, L_000001dd11606b70, L_000001dd11606b70;
LS_000001dd11601030_1_0 .concat [ 4 4 4 4], LS_000001dd11601030_0_0, LS_000001dd11601030_0_4, LS_000001dd11601030_0_8, LS_000001dd11601030_0_12;
LS_000001dd11601030_1_4 .concat [ 4 4 4 4], LS_000001dd11601030_0_16, LS_000001dd11601030_0_20, LS_000001dd11601030_0_24, LS_000001dd11601030_0_28;
L_000001dd11601030 .concat [ 16 16 0 0], LS_000001dd11601030_1_0, LS_000001dd11601030_1_4;
L_000001dd116021b0 .part L_000001dd11603bf0, 0, 1;
LS_000001dd11601170_0_0 .concat [ 1 1 1 1], L_000001dd116021b0, L_000001dd116021b0, L_000001dd116021b0, L_000001dd116021b0;
LS_000001dd11601170_0_4 .concat [ 1 1 1 1], L_000001dd116021b0, L_000001dd116021b0, L_000001dd116021b0, L_000001dd116021b0;
LS_000001dd11601170_0_8 .concat [ 1 1 1 1], L_000001dd116021b0, L_000001dd116021b0, L_000001dd116021b0, L_000001dd116021b0;
LS_000001dd11601170_0_12 .concat [ 1 1 1 1], L_000001dd116021b0, L_000001dd116021b0, L_000001dd116021b0, L_000001dd116021b0;
LS_000001dd11601170_0_16 .concat [ 1 1 1 1], L_000001dd116021b0, L_000001dd116021b0, L_000001dd116021b0, L_000001dd116021b0;
LS_000001dd11601170_0_20 .concat [ 1 1 1 1], L_000001dd116021b0, L_000001dd116021b0, L_000001dd116021b0, L_000001dd116021b0;
LS_000001dd11601170_0_24 .concat [ 1 1 1 1], L_000001dd116021b0, L_000001dd116021b0, L_000001dd116021b0, L_000001dd116021b0;
LS_000001dd11601170_0_28 .concat [ 1 1 1 1], L_000001dd116021b0, L_000001dd116021b0, L_000001dd116021b0, L_000001dd116021b0;
LS_000001dd11601170_1_0 .concat [ 4 4 4 4], LS_000001dd11601170_0_0, LS_000001dd11601170_0_4, LS_000001dd11601170_0_8, LS_000001dd11601170_0_12;
LS_000001dd11601170_1_4 .concat [ 4 4 4 4], LS_000001dd11601170_0_16, LS_000001dd11601170_0_20, LS_000001dd11601170_0_24, LS_000001dd11601170_0_28;
L_000001dd11601170 .concat [ 16 16 0 0], LS_000001dd11601170_1_0, LS_000001dd11601170_1_4;
L_000001dd11601b70 .part L_000001dd11603bf0, 1, 1;
LS_000001dd11601ad0_0_0 .concat [ 1 1 1 1], L_000001dd11601b70, L_000001dd11601b70, L_000001dd11601b70, L_000001dd11601b70;
LS_000001dd11601ad0_0_4 .concat [ 1 1 1 1], L_000001dd11601b70, L_000001dd11601b70, L_000001dd11601b70, L_000001dd11601b70;
LS_000001dd11601ad0_0_8 .concat [ 1 1 1 1], L_000001dd11601b70, L_000001dd11601b70, L_000001dd11601b70, L_000001dd11601b70;
LS_000001dd11601ad0_0_12 .concat [ 1 1 1 1], L_000001dd11601b70, L_000001dd11601b70, L_000001dd11601b70, L_000001dd11601b70;
LS_000001dd11601ad0_0_16 .concat [ 1 1 1 1], L_000001dd11601b70, L_000001dd11601b70, L_000001dd11601b70, L_000001dd11601b70;
LS_000001dd11601ad0_0_20 .concat [ 1 1 1 1], L_000001dd11601b70, L_000001dd11601b70, L_000001dd11601b70, L_000001dd11601b70;
LS_000001dd11601ad0_0_24 .concat [ 1 1 1 1], L_000001dd11601b70, L_000001dd11601b70, L_000001dd11601b70, L_000001dd11601b70;
LS_000001dd11601ad0_0_28 .concat [ 1 1 1 1], L_000001dd11601b70, L_000001dd11601b70, L_000001dd11601b70, L_000001dd11601b70;
LS_000001dd11601ad0_1_0 .concat [ 4 4 4 4], LS_000001dd11601ad0_0_0, LS_000001dd11601ad0_0_4, LS_000001dd11601ad0_0_8, LS_000001dd11601ad0_0_12;
LS_000001dd11601ad0_1_4 .concat [ 4 4 4 4], LS_000001dd11601ad0_0_16, LS_000001dd11601ad0_0_20, LS_000001dd11601ad0_0_24, LS_000001dd11601ad0_0_28;
L_000001dd11601ad0 .concat [ 16 16 0 0], LS_000001dd11601ad0_1_0, LS_000001dd11601ad0_1_4;
L_000001dd11601210 .part L_000001dd11603bf0, 0, 1;
LS_000001dd11601710_0_0 .concat [ 1 1 1 1], L_000001dd11606940, L_000001dd11606940, L_000001dd11606940, L_000001dd11606940;
LS_000001dd11601710_0_4 .concat [ 1 1 1 1], L_000001dd11606940, L_000001dd11606940, L_000001dd11606940, L_000001dd11606940;
LS_000001dd11601710_0_8 .concat [ 1 1 1 1], L_000001dd11606940, L_000001dd11606940, L_000001dd11606940, L_000001dd11606940;
LS_000001dd11601710_0_12 .concat [ 1 1 1 1], L_000001dd11606940, L_000001dd11606940, L_000001dd11606940, L_000001dd11606940;
LS_000001dd11601710_0_16 .concat [ 1 1 1 1], L_000001dd11606940, L_000001dd11606940, L_000001dd11606940, L_000001dd11606940;
LS_000001dd11601710_0_20 .concat [ 1 1 1 1], L_000001dd11606940, L_000001dd11606940, L_000001dd11606940, L_000001dd11606940;
LS_000001dd11601710_0_24 .concat [ 1 1 1 1], L_000001dd11606940, L_000001dd11606940, L_000001dd11606940, L_000001dd11606940;
LS_000001dd11601710_0_28 .concat [ 1 1 1 1], L_000001dd11606940, L_000001dd11606940, L_000001dd11606940, L_000001dd11606940;
LS_000001dd11601710_1_0 .concat [ 4 4 4 4], LS_000001dd11601710_0_0, LS_000001dd11601710_0_4, LS_000001dd11601710_0_8, LS_000001dd11601710_0_12;
LS_000001dd11601710_1_4 .concat [ 4 4 4 4], LS_000001dd11601710_0_16, LS_000001dd11601710_0_20, LS_000001dd11601710_0_24, LS_000001dd11601710_0_28;
L_000001dd11601710 .concat [ 16 16 0 0], LS_000001dd11601710_1_0, LS_000001dd11601710_1_4;
L_000001dd11602cf0 .part L_000001dd11603bf0, 1, 1;
LS_000001dd11602d90_0_0 .concat [ 1 1 1 1], L_000001dd11602cf0, L_000001dd11602cf0, L_000001dd11602cf0, L_000001dd11602cf0;
LS_000001dd11602d90_0_4 .concat [ 1 1 1 1], L_000001dd11602cf0, L_000001dd11602cf0, L_000001dd11602cf0, L_000001dd11602cf0;
LS_000001dd11602d90_0_8 .concat [ 1 1 1 1], L_000001dd11602cf0, L_000001dd11602cf0, L_000001dd11602cf0, L_000001dd11602cf0;
LS_000001dd11602d90_0_12 .concat [ 1 1 1 1], L_000001dd11602cf0, L_000001dd11602cf0, L_000001dd11602cf0, L_000001dd11602cf0;
LS_000001dd11602d90_0_16 .concat [ 1 1 1 1], L_000001dd11602cf0, L_000001dd11602cf0, L_000001dd11602cf0, L_000001dd11602cf0;
LS_000001dd11602d90_0_20 .concat [ 1 1 1 1], L_000001dd11602cf0, L_000001dd11602cf0, L_000001dd11602cf0, L_000001dd11602cf0;
LS_000001dd11602d90_0_24 .concat [ 1 1 1 1], L_000001dd11602cf0, L_000001dd11602cf0, L_000001dd11602cf0, L_000001dd11602cf0;
LS_000001dd11602d90_0_28 .concat [ 1 1 1 1], L_000001dd11602cf0, L_000001dd11602cf0, L_000001dd11602cf0, L_000001dd11602cf0;
LS_000001dd11602d90_1_0 .concat [ 4 4 4 4], LS_000001dd11602d90_0_0, LS_000001dd11602d90_0_4, LS_000001dd11602d90_0_8, LS_000001dd11602d90_0_12;
LS_000001dd11602d90_1_4 .concat [ 4 4 4 4], LS_000001dd11602d90_0_16, LS_000001dd11602d90_0_20, LS_000001dd11602d90_0_24, LS_000001dd11602d90_0_28;
L_000001dd11602d90 .concat [ 16 16 0 0], LS_000001dd11602d90_1_0, LS_000001dd11602d90_1_4;
L_000001dd11601850 .part L_000001dd11603bf0, 0, 1;
LS_000001dd11601f30_0_0 .concat [ 1 1 1 1], L_000001dd11601850, L_000001dd11601850, L_000001dd11601850, L_000001dd11601850;
LS_000001dd11601f30_0_4 .concat [ 1 1 1 1], L_000001dd11601850, L_000001dd11601850, L_000001dd11601850, L_000001dd11601850;
LS_000001dd11601f30_0_8 .concat [ 1 1 1 1], L_000001dd11601850, L_000001dd11601850, L_000001dd11601850, L_000001dd11601850;
LS_000001dd11601f30_0_12 .concat [ 1 1 1 1], L_000001dd11601850, L_000001dd11601850, L_000001dd11601850, L_000001dd11601850;
LS_000001dd11601f30_0_16 .concat [ 1 1 1 1], L_000001dd11601850, L_000001dd11601850, L_000001dd11601850, L_000001dd11601850;
LS_000001dd11601f30_0_20 .concat [ 1 1 1 1], L_000001dd11601850, L_000001dd11601850, L_000001dd11601850, L_000001dd11601850;
LS_000001dd11601f30_0_24 .concat [ 1 1 1 1], L_000001dd11601850, L_000001dd11601850, L_000001dd11601850, L_000001dd11601850;
LS_000001dd11601f30_0_28 .concat [ 1 1 1 1], L_000001dd11601850, L_000001dd11601850, L_000001dd11601850, L_000001dd11601850;
LS_000001dd11601f30_1_0 .concat [ 4 4 4 4], LS_000001dd11601f30_0_0, LS_000001dd11601f30_0_4, LS_000001dd11601f30_0_8, LS_000001dd11601f30_0_12;
LS_000001dd11601f30_1_4 .concat [ 4 4 4 4], LS_000001dd11601f30_0_16, LS_000001dd11601f30_0_20, LS_000001dd11601f30_0_24, LS_000001dd11601f30_0_28;
L_000001dd11601f30 .concat [ 16 16 0 0], LS_000001dd11601f30_1_0, LS_000001dd11601f30_1_4;
S_000001dd11368210 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001dd113b02e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dd11607350 .functor AND 32, L_000001dd11602930, L_000001dd11600f90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dd115cacf0_0 .net "in1", 31 0, L_000001dd11602930;  1 drivers
v000001dd115ca9d0_0 .net "in2", 31 0, L_000001dd11600f90;  1 drivers
v000001dd115caa70_0 .net "out", 31 0, L_000001dd11607350;  alias, 1 drivers
S_000001dd113683a0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001dd113b02e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dd116077b0 .functor AND 32, L_000001dd11601030, L_000001dd11601170, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dd115ca750_0 .net "in1", 31 0, L_000001dd11601030;  1 drivers
v000001dd115cb290_0 .net "in2", 31 0, L_000001dd11601170;  1 drivers
v000001dd115c9cb0_0 .net "out", 31 0, L_000001dd116077b0;  alias, 1 drivers
S_000001dd113a0950 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001dd113b02e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dd11606470 .functor AND 32, L_000001dd11601ad0, L_000001dd11601710, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dd115ca7f0_0 .net "in1", 31 0, L_000001dd11601ad0;  1 drivers
v000001dd115cabb0_0 .net "in2", 31 0, L_000001dd11601710;  1 drivers
v000001dd115c9d50_0 .net "out", 31 0, L_000001dd11606470;  alias, 1 drivers
S_000001dd115cc940 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001dd113b02e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dd11607510 .functor AND 32, L_000001dd11602d90, L_000001dd11601f30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dd115cb010_0 .net "in1", 31 0, L_000001dd11602d90;  1 drivers
v000001dd115cb1f0_0 .net "in2", 31 0, L_000001dd11601f30;  1 drivers
v000001dd115ca890_0 .net "out", 31 0, L_000001dd11607510;  alias, 1 drivers
S_000001dd115cbfe0 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000001dd113b0150;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001dd1154c870 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001dd11608230 .functor NOT 1, L_000001dd11600e50, C4<0>, C4<0>, C4<0>;
L_000001dd116082a0 .functor NOT 1, L_000001dd11602070, C4<0>, C4<0>, C4<0>;
L_000001dd11608150 .functor NOT 1, L_000001dd116013f0, C4<0>, C4<0>, C4<0>;
L_000001dd11541ff0 .functor NOT 1, L_000001dd11601350, C4<0>, C4<0>, C4<0>;
L_000001dd1161da70 .functor AND 32, L_000001dd11608310, v000001dd115d4880_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dd1161c9d0 .functor AND 32, L_000001dd11608070, L_000001dd1161e5d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dd1161d610 .functor OR 32, L_000001dd1161da70, L_000001dd1161c9d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001dd1161e1e0 .functor AND 32, L_000001dd116081c0, v000001dd115c5b60_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dd1161c880 .functor OR 32, L_000001dd1161d610, L_000001dd1161e1e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001dd1161d7d0 .functor AND 32, L_000001dd1161cf10, L_000001dd11601d50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dd1161dfb0 .functor OR 32, L_000001dd1161c880, L_000001dd1161d7d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dd115cfee0_0 .net *"_ivl_1", 0 0, L_000001dd11600e50;  1 drivers
v000001dd115cff80_0 .net *"_ivl_13", 0 0, L_000001dd116013f0;  1 drivers
v000001dd115ce2c0_0 .net *"_ivl_14", 0 0, L_000001dd11608150;  1 drivers
v000001dd115cdd20_0 .net *"_ivl_19", 0 0, L_000001dd11602110;  1 drivers
v000001dd115cd320_0 .net *"_ivl_2", 0 0, L_000001dd11608230;  1 drivers
v000001dd115cea40_0 .net *"_ivl_23", 0 0, L_000001dd11602e30;  1 drivers
v000001dd115cf300_0 .net *"_ivl_27", 0 0, L_000001dd11601350;  1 drivers
v000001dd115ce360_0 .net *"_ivl_28", 0 0, L_000001dd11541ff0;  1 drivers
v000001dd115cf080_0 .net *"_ivl_33", 0 0, L_000001dd11601490;  1 drivers
v000001dd115cd140_0 .net *"_ivl_37", 0 0, L_000001dd11602610;  1 drivers
v000001dd115cddc0_0 .net *"_ivl_40", 31 0, L_000001dd1161da70;  1 drivers
v000001dd115cd960_0 .net *"_ivl_42", 31 0, L_000001dd1161c9d0;  1 drivers
v000001dd115ccce0_0 .net *"_ivl_44", 31 0, L_000001dd1161d610;  1 drivers
v000001dd115ce040_0 .net *"_ivl_46", 31 0, L_000001dd1161e1e0;  1 drivers
v000001dd115ced60_0 .net *"_ivl_48", 31 0, L_000001dd1161c880;  1 drivers
v000001dd115cec20_0 .net *"_ivl_50", 31 0, L_000001dd1161d7d0;  1 drivers
v000001dd115ce4a0_0 .net *"_ivl_7", 0 0, L_000001dd11602070;  1 drivers
v000001dd115cde60_0 .net *"_ivl_8", 0 0, L_000001dd116082a0;  1 drivers
v000001dd115cee00_0 .net "ina", 31 0, v000001dd115d4880_0;  alias, 1 drivers
v000001dd115ce0e0_0 .net "inb", 31 0, L_000001dd1161e5d0;  alias, 1 drivers
v000001dd115ce900_0 .net "inc", 31 0, v000001dd115c5b60_0;  alias, 1 drivers
v000001dd115ce5e0_0 .net "ind", 31 0, L_000001dd11601d50;  alias, 1 drivers
v000001dd115ce180_0 .net "out", 31 0, L_000001dd1161dfb0;  alias, 1 drivers
v000001dd115ce220_0 .net "s0", 31 0, L_000001dd11608310;  1 drivers
v000001dd115cd500_0 .net "s1", 31 0, L_000001dd11608070;  1 drivers
v000001dd115ceea0_0 .net "s2", 31 0, L_000001dd116081c0;  1 drivers
v000001dd115ce7c0_0 .net "s3", 31 0, L_000001dd1161cf10;  1 drivers
v000001dd115cecc0_0 .net "sel", 1 0, L_000001dd11606350;  alias, 1 drivers
L_000001dd11600e50 .part L_000001dd11606350, 1, 1;
LS_000001dd116030b0_0_0 .concat [ 1 1 1 1], L_000001dd11608230, L_000001dd11608230, L_000001dd11608230, L_000001dd11608230;
LS_000001dd116030b0_0_4 .concat [ 1 1 1 1], L_000001dd11608230, L_000001dd11608230, L_000001dd11608230, L_000001dd11608230;
LS_000001dd116030b0_0_8 .concat [ 1 1 1 1], L_000001dd11608230, L_000001dd11608230, L_000001dd11608230, L_000001dd11608230;
LS_000001dd116030b0_0_12 .concat [ 1 1 1 1], L_000001dd11608230, L_000001dd11608230, L_000001dd11608230, L_000001dd11608230;
LS_000001dd116030b0_0_16 .concat [ 1 1 1 1], L_000001dd11608230, L_000001dd11608230, L_000001dd11608230, L_000001dd11608230;
LS_000001dd116030b0_0_20 .concat [ 1 1 1 1], L_000001dd11608230, L_000001dd11608230, L_000001dd11608230, L_000001dd11608230;
LS_000001dd116030b0_0_24 .concat [ 1 1 1 1], L_000001dd11608230, L_000001dd11608230, L_000001dd11608230, L_000001dd11608230;
LS_000001dd116030b0_0_28 .concat [ 1 1 1 1], L_000001dd11608230, L_000001dd11608230, L_000001dd11608230, L_000001dd11608230;
LS_000001dd116030b0_1_0 .concat [ 4 4 4 4], LS_000001dd116030b0_0_0, LS_000001dd116030b0_0_4, LS_000001dd116030b0_0_8, LS_000001dd116030b0_0_12;
LS_000001dd116030b0_1_4 .concat [ 4 4 4 4], LS_000001dd116030b0_0_16, LS_000001dd116030b0_0_20, LS_000001dd116030b0_0_24, LS_000001dd116030b0_0_28;
L_000001dd116030b0 .concat [ 16 16 0 0], LS_000001dd116030b0_1_0, LS_000001dd116030b0_1_4;
L_000001dd11602070 .part L_000001dd11606350, 0, 1;
LS_000001dd11602890_0_0 .concat [ 1 1 1 1], L_000001dd116082a0, L_000001dd116082a0, L_000001dd116082a0, L_000001dd116082a0;
LS_000001dd11602890_0_4 .concat [ 1 1 1 1], L_000001dd116082a0, L_000001dd116082a0, L_000001dd116082a0, L_000001dd116082a0;
LS_000001dd11602890_0_8 .concat [ 1 1 1 1], L_000001dd116082a0, L_000001dd116082a0, L_000001dd116082a0, L_000001dd116082a0;
LS_000001dd11602890_0_12 .concat [ 1 1 1 1], L_000001dd116082a0, L_000001dd116082a0, L_000001dd116082a0, L_000001dd116082a0;
LS_000001dd11602890_0_16 .concat [ 1 1 1 1], L_000001dd116082a0, L_000001dd116082a0, L_000001dd116082a0, L_000001dd116082a0;
LS_000001dd11602890_0_20 .concat [ 1 1 1 1], L_000001dd116082a0, L_000001dd116082a0, L_000001dd116082a0, L_000001dd116082a0;
LS_000001dd11602890_0_24 .concat [ 1 1 1 1], L_000001dd116082a0, L_000001dd116082a0, L_000001dd116082a0, L_000001dd116082a0;
LS_000001dd11602890_0_28 .concat [ 1 1 1 1], L_000001dd116082a0, L_000001dd116082a0, L_000001dd116082a0, L_000001dd116082a0;
LS_000001dd11602890_1_0 .concat [ 4 4 4 4], LS_000001dd11602890_0_0, LS_000001dd11602890_0_4, LS_000001dd11602890_0_8, LS_000001dd11602890_0_12;
LS_000001dd11602890_1_4 .concat [ 4 4 4 4], LS_000001dd11602890_0_16, LS_000001dd11602890_0_20, LS_000001dd11602890_0_24, LS_000001dd11602890_0_28;
L_000001dd11602890 .concat [ 16 16 0 0], LS_000001dd11602890_1_0, LS_000001dd11602890_1_4;
L_000001dd116013f0 .part L_000001dd11606350, 1, 1;
LS_000001dd116012b0_0_0 .concat [ 1 1 1 1], L_000001dd11608150, L_000001dd11608150, L_000001dd11608150, L_000001dd11608150;
LS_000001dd116012b0_0_4 .concat [ 1 1 1 1], L_000001dd11608150, L_000001dd11608150, L_000001dd11608150, L_000001dd11608150;
LS_000001dd116012b0_0_8 .concat [ 1 1 1 1], L_000001dd11608150, L_000001dd11608150, L_000001dd11608150, L_000001dd11608150;
LS_000001dd116012b0_0_12 .concat [ 1 1 1 1], L_000001dd11608150, L_000001dd11608150, L_000001dd11608150, L_000001dd11608150;
LS_000001dd116012b0_0_16 .concat [ 1 1 1 1], L_000001dd11608150, L_000001dd11608150, L_000001dd11608150, L_000001dd11608150;
LS_000001dd116012b0_0_20 .concat [ 1 1 1 1], L_000001dd11608150, L_000001dd11608150, L_000001dd11608150, L_000001dd11608150;
LS_000001dd116012b0_0_24 .concat [ 1 1 1 1], L_000001dd11608150, L_000001dd11608150, L_000001dd11608150, L_000001dd11608150;
LS_000001dd116012b0_0_28 .concat [ 1 1 1 1], L_000001dd11608150, L_000001dd11608150, L_000001dd11608150, L_000001dd11608150;
LS_000001dd116012b0_1_0 .concat [ 4 4 4 4], LS_000001dd116012b0_0_0, LS_000001dd116012b0_0_4, LS_000001dd116012b0_0_8, LS_000001dd116012b0_0_12;
LS_000001dd116012b0_1_4 .concat [ 4 4 4 4], LS_000001dd116012b0_0_16, LS_000001dd116012b0_0_20, LS_000001dd116012b0_0_24, LS_000001dd116012b0_0_28;
L_000001dd116012b0 .concat [ 16 16 0 0], LS_000001dd116012b0_1_0, LS_000001dd116012b0_1_4;
L_000001dd11602110 .part L_000001dd11606350, 0, 1;
LS_000001dd11600ef0_0_0 .concat [ 1 1 1 1], L_000001dd11602110, L_000001dd11602110, L_000001dd11602110, L_000001dd11602110;
LS_000001dd11600ef0_0_4 .concat [ 1 1 1 1], L_000001dd11602110, L_000001dd11602110, L_000001dd11602110, L_000001dd11602110;
LS_000001dd11600ef0_0_8 .concat [ 1 1 1 1], L_000001dd11602110, L_000001dd11602110, L_000001dd11602110, L_000001dd11602110;
LS_000001dd11600ef0_0_12 .concat [ 1 1 1 1], L_000001dd11602110, L_000001dd11602110, L_000001dd11602110, L_000001dd11602110;
LS_000001dd11600ef0_0_16 .concat [ 1 1 1 1], L_000001dd11602110, L_000001dd11602110, L_000001dd11602110, L_000001dd11602110;
LS_000001dd11600ef0_0_20 .concat [ 1 1 1 1], L_000001dd11602110, L_000001dd11602110, L_000001dd11602110, L_000001dd11602110;
LS_000001dd11600ef0_0_24 .concat [ 1 1 1 1], L_000001dd11602110, L_000001dd11602110, L_000001dd11602110, L_000001dd11602110;
LS_000001dd11600ef0_0_28 .concat [ 1 1 1 1], L_000001dd11602110, L_000001dd11602110, L_000001dd11602110, L_000001dd11602110;
LS_000001dd11600ef0_1_0 .concat [ 4 4 4 4], LS_000001dd11600ef0_0_0, LS_000001dd11600ef0_0_4, LS_000001dd11600ef0_0_8, LS_000001dd11600ef0_0_12;
LS_000001dd11600ef0_1_4 .concat [ 4 4 4 4], LS_000001dd11600ef0_0_16, LS_000001dd11600ef0_0_20, LS_000001dd11600ef0_0_24, LS_000001dd11600ef0_0_28;
L_000001dd11600ef0 .concat [ 16 16 0 0], LS_000001dd11600ef0_1_0, LS_000001dd11600ef0_1_4;
L_000001dd11602e30 .part L_000001dd11606350, 1, 1;
LS_000001dd11602570_0_0 .concat [ 1 1 1 1], L_000001dd11602e30, L_000001dd11602e30, L_000001dd11602e30, L_000001dd11602e30;
LS_000001dd11602570_0_4 .concat [ 1 1 1 1], L_000001dd11602e30, L_000001dd11602e30, L_000001dd11602e30, L_000001dd11602e30;
LS_000001dd11602570_0_8 .concat [ 1 1 1 1], L_000001dd11602e30, L_000001dd11602e30, L_000001dd11602e30, L_000001dd11602e30;
LS_000001dd11602570_0_12 .concat [ 1 1 1 1], L_000001dd11602e30, L_000001dd11602e30, L_000001dd11602e30, L_000001dd11602e30;
LS_000001dd11602570_0_16 .concat [ 1 1 1 1], L_000001dd11602e30, L_000001dd11602e30, L_000001dd11602e30, L_000001dd11602e30;
LS_000001dd11602570_0_20 .concat [ 1 1 1 1], L_000001dd11602e30, L_000001dd11602e30, L_000001dd11602e30, L_000001dd11602e30;
LS_000001dd11602570_0_24 .concat [ 1 1 1 1], L_000001dd11602e30, L_000001dd11602e30, L_000001dd11602e30, L_000001dd11602e30;
LS_000001dd11602570_0_28 .concat [ 1 1 1 1], L_000001dd11602e30, L_000001dd11602e30, L_000001dd11602e30, L_000001dd11602e30;
LS_000001dd11602570_1_0 .concat [ 4 4 4 4], LS_000001dd11602570_0_0, LS_000001dd11602570_0_4, LS_000001dd11602570_0_8, LS_000001dd11602570_0_12;
LS_000001dd11602570_1_4 .concat [ 4 4 4 4], LS_000001dd11602570_0_16, LS_000001dd11602570_0_20, LS_000001dd11602570_0_24, LS_000001dd11602570_0_28;
L_000001dd11602570 .concat [ 16 16 0 0], LS_000001dd11602570_1_0, LS_000001dd11602570_1_4;
L_000001dd11601350 .part L_000001dd11606350, 0, 1;
LS_000001dd116029d0_0_0 .concat [ 1 1 1 1], L_000001dd11541ff0, L_000001dd11541ff0, L_000001dd11541ff0, L_000001dd11541ff0;
LS_000001dd116029d0_0_4 .concat [ 1 1 1 1], L_000001dd11541ff0, L_000001dd11541ff0, L_000001dd11541ff0, L_000001dd11541ff0;
LS_000001dd116029d0_0_8 .concat [ 1 1 1 1], L_000001dd11541ff0, L_000001dd11541ff0, L_000001dd11541ff0, L_000001dd11541ff0;
LS_000001dd116029d0_0_12 .concat [ 1 1 1 1], L_000001dd11541ff0, L_000001dd11541ff0, L_000001dd11541ff0, L_000001dd11541ff0;
LS_000001dd116029d0_0_16 .concat [ 1 1 1 1], L_000001dd11541ff0, L_000001dd11541ff0, L_000001dd11541ff0, L_000001dd11541ff0;
LS_000001dd116029d0_0_20 .concat [ 1 1 1 1], L_000001dd11541ff0, L_000001dd11541ff0, L_000001dd11541ff0, L_000001dd11541ff0;
LS_000001dd116029d0_0_24 .concat [ 1 1 1 1], L_000001dd11541ff0, L_000001dd11541ff0, L_000001dd11541ff0, L_000001dd11541ff0;
LS_000001dd116029d0_0_28 .concat [ 1 1 1 1], L_000001dd11541ff0, L_000001dd11541ff0, L_000001dd11541ff0, L_000001dd11541ff0;
LS_000001dd116029d0_1_0 .concat [ 4 4 4 4], LS_000001dd116029d0_0_0, LS_000001dd116029d0_0_4, LS_000001dd116029d0_0_8, LS_000001dd116029d0_0_12;
LS_000001dd116029d0_1_4 .concat [ 4 4 4 4], LS_000001dd116029d0_0_16, LS_000001dd116029d0_0_20, LS_000001dd116029d0_0_24, LS_000001dd116029d0_0_28;
L_000001dd116029d0 .concat [ 16 16 0 0], LS_000001dd116029d0_1_0, LS_000001dd116029d0_1_4;
L_000001dd11601490 .part L_000001dd11606350, 1, 1;
LS_000001dd11601cb0_0_0 .concat [ 1 1 1 1], L_000001dd11601490, L_000001dd11601490, L_000001dd11601490, L_000001dd11601490;
LS_000001dd11601cb0_0_4 .concat [ 1 1 1 1], L_000001dd11601490, L_000001dd11601490, L_000001dd11601490, L_000001dd11601490;
LS_000001dd11601cb0_0_8 .concat [ 1 1 1 1], L_000001dd11601490, L_000001dd11601490, L_000001dd11601490, L_000001dd11601490;
LS_000001dd11601cb0_0_12 .concat [ 1 1 1 1], L_000001dd11601490, L_000001dd11601490, L_000001dd11601490, L_000001dd11601490;
LS_000001dd11601cb0_0_16 .concat [ 1 1 1 1], L_000001dd11601490, L_000001dd11601490, L_000001dd11601490, L_000001dd11601490;
LS_000001dd11601cb0_0_20 .concat [ 1 1 1 1], L_000001dd11601490, L_000001dd11601490, L_000001dd11601490, L_000001dd11601490;
LS_000001dd11601cb0_0_24 .concat [ 1 1 1 1], L_000001dd11601490, L_000001dd11601490, L_000001dd11601490, L_000001dd11601490;
LS_000001dd11601cb0_0_28 .concat [ 1 1 1 1], L_000001dd11601490, L_000001dd11601490, L_000001dd11601490, L_000001dd11601490;
LS_000001dd11601cb0_1_0 .concat [ 4 4 4 4], LS_000001dd11601cb0_0_0, LS_000001dd11601cb0_0_4, LS_000001dd11601cb0_0_8, LS_000001dd11601cb0_0_12;
LS_000001dd11601cb0_1_4 .concat [ 4 4 4 4], LS_000001dd11601cb0_0_16, LS_000001dd11601cb0_0_20, LS_000001dd11601cb0_0_24, LS_000001dd11601cb0_0_28;
L_000001dd11601cb0 .concat [ 16 16 0 0], LS_000001dd11601cb0_1_0, LS_000001dd11601cb0_1_4;
L_000001dd11602610 .part L_000001dd11606350, 0, 1;
LS_000001dd116018f0_0_0 .concat [ 1 1 1 1], L_000001dd11602610, L_000001dd11602610, L_000001dd11602610, L_000001dd11602610;
LS_000001dd116018f0_0_4 .concat [ 1 1 1 1], L_000001dd11602610, L_000001dd11602610, L_000001dd11602610, L_000001dd11602610;
LS_000001dd116018f0_0_8 .concat [ 1 1 1 1], L_000001dd11602610, L_000001dd11602610, L_000001dd11602610, L_000001dd11602610;
LS_000001dd116018f0_0_12 .concat [ 1 1 1 1], L_000001dd11602610, L_000001dd11602610, L_000001dd11602610, L_000001dd11602610;
LS_000001dd116018f0_0_16 .concat [ 1 1 1 1], L_000001dd11602610, L_000001dd11602610, L_000001dd11602610, L_000001dd11602610;
LS_000001dd116018f0_0_20 .concat [ 1 1 1 1], L_000001dd11602610, L_000001dd11602610, L_000001dd11602610, L_000001dd11602610;
LS_000001dd116018f0_0_24 .concat [ 1 1 1 1], L_000001dd11602610, L_000001dd11602610, L_000001dd11602610, L_000001dd11602610;
LS_000001dd116018f0_0_28 .concat [ 1 1 1 1], L_000001dd11602610, L_000001dd11602610, L_000001dd11602610, L_000001dd11602610;
LS_000001dd116018f0_1_0 .concat [ 4 4 4 4], LS_000001dd116018f0_0_0, LS_000001dd116018f0_0_4, LS_000001dd116018f0_0_8, LS_000001dd116018f0_0_12;
LS_000001dd116018f0_1_4 .concat [ 4 4 4 4], LS_000001dd116018f0_0_16, LS_000001dd116018f0_0_20, LS_000001dd116018f0_0_24, LS_000001dd116018f0_0_28;
L_000001dd116018f0 .concat [ 16 16 0 0], LS_000001dd116018f0_1_0, LS_000001dd116018f0_1_4;
S_000001dd115ccad0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001dd115cbfe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dd11608310 .functor AND 32, L_000001dd116030b0, L_000001dd11602890, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dd115cfb20_0 .net "in1", 31 0, L_000001dd116030b0;  1 drivers
v000001dd115cf940_0 .net "in2", 31 0, L_000001dd11602890;  1 drivers
v000001dd115cf9e0_0 .net "out", 31 0, L_000001dd11608310;  alias, 1 drivers
S_000001dd115cbe50 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001dd115cbfe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dd11608070 .functor AND 32, L_000001dd116012b0, L_000001dd11600ef0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dd115d0200_0 .net "in1", 31 0, L_000001dd116012b0;  1 drivers
v000001dd115d05c0_0 .net "in2", 31 0, L_000001dd11600ef0;  1 drivers
v000001dd115d0660_0 .net "out", 31 0, L_000001dd11608070;  alias, 1 drivers
S_000001dd115cbcc0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001dd115cbfe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dd116081c0 .functor AND 32, L_000001dd11602570, L_000001dd116029d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dd115cf6c0_0 .net "in1", 31 0, L_000001dd11602570;  1 drivers
v000001dd115d0700_0 .net "in2", 31 0, L_000001dd116029d0;  1 drivers
v000001dd115cf800_0 .net "out", 31 0, L_000001dd116081c0;  alias, 1 drivers
S_000001dd115cc170 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001dd115cbfe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dd1161cf10 .functor AND 32, L_000001dd11601cb0, L_000001dd116018f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dd115cfbc0_0 .net "in1", 31 0, L_000001dd11601cb0;  1 drivers
v000001dd115cfc60_0 .net "in2", 31 0, L_000001dd116018f0;  1 drivers
v000001dd115cfe40_0 .net "out", 31 0, L_000001dd1161cf10;  alias, 1 drivers
S_000001dd115cc620 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000001dd113b0150;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001dd1154b930 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001dd1161c730 .functor NOT 1, L_000001dd116017b0, C4<0>, C4<0>, C4<0>;
L_000001dd1161e250 .functor NOT 1, L_000001dd11601990, C4<0>, C4<0>, C4<0>;
L_000001dd1161dbc0 .functor NOT 1, L_000001dd11602250, C4<0>, C4<0>, C4<0>;
L_000001dd1161d1b0 .functor NOT 1, L_000001dd11601c10, C4<0>, C4<0>, C4<0>;
L_000001dd1161d220 .functor AND 32, L_000001dd1161d060, v000001dd115d3ac0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dd1161c960 .functor AND 32, L_000001dd1161d680, L_000001dd1161e5d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dd1161c7a0 .functor OR 32, L_000001dd1161d220, L_000001dd1161c960, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001dd1161d450 .functor AND 32, L_000001dd1161d6f0, v000001dd115c5b60_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dd1161e2c0 .functor OR 32, L_000001dd1161c7a0, L_000001dd1161d450, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001dd1161d530 .functor AND 32, L_000001dd1161d140, L_000001dd11601d50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dd1161ca40 .functor OR 32, L_000001dd1161e2c0, L_000001dd1161d530, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dd115cf440_0 .net *"_ivl_1", 0 0, L_000001dd116017b0;  1 drivers
v000001dd115ce720_0 .net *"_ivl_13", 0 0, L_000001dd11602250;  1 drivers
v000001dd115cf120_0 .net *"_ivl_14", 0 0, L_000001dd1161dbc0;  1 drivers
v000001dd115cd5a0_0 .net *"_ivl_19", 0 0, L_000001dd116022f0;  1 drivers
v000001dd115cd280_0 .net *"_ivl_2", 0 0, L_000001dd1161c730;  1 drivers
v000001dd115cd000_0 .net *"_ivl_23", 0 0, L_000001dd11602390;  1 drivers
v000001dd115cd0a0_0 .net *"_ivl_27", 0 0, L_000001dd11601c10;  1 drivers
v000001dd115ccec0_0 .net *"_ivl_28", 0 0, L_000001dd1161d1b0;  1 drivers
v000001dd115ce9a0_0 .net *"_ivl_33", 0 0, L_000001dd11601530;  1 drivers
v000001dd115cd640_0 .net *"_ivl_37", 0 0, L_000001dd11603150;  1 drivers
v000001dd115cf3a0_0 .net *"_ivl_40", 31 0, L_000001dd1161d220;  1 drivers
v000001dd115cdf00_0 .net *"_ivl_42", 31 0, L_000001dd1161c960;  1 drivers
v000001dd115cdbe0_0 .net *"_ivl_44", 31 0, L_000001dd1161c7a0;  1 drivers
v000001dd115cdb40_0 .net *"_ivl_46", 31 0, L_000001dd1161d450;  1 drivers
v000001dd115cf1c0_0 .net *"_ivl_48", 31 0, L_000001dd1161e2c0;  1 drivers
v000001dd115ccf60_0 .net *"_ivl_50", 31 0, L_000001dd1161d530;  1 drivers
v000001dd115ceae0_0 .net *"_ivl_7", 0 0, L_000001dd11601990;  1 drivers
v000001dd115cdc80_0 .net *"_ivl_8", 0 0, L_000001dd1161e250;  1 drivers
v000001dd115ceb80_0 .net "ina", 31 0, v000001dd115d3ac0_0;  alias, 1 drivers
v000001dd115cd1e0_0 .net "inb", 31 0, L_000001dd1161e5d0;  alias, 1 drivers
v000001dd115cd3c0_0 .net "inc", 31 0, v000001dd115c5b60_0;  alias, 1 drivers
v000001dd115cd6e0_0 .net "ind", 31 0, L_000001dd11601d50;  alias, 1 drivers
v000001dd115cd820_0 .net "out", 31 0, L_000001dd1161ca40;  alias, 1 drivers
v000001dd115cd8c0_0 .net "s0", 31 0, L_000001dd1161d060;  1 drivers
v000001dd115cdfa0_0 .net "s1", 31 0, L_000001dd1161d680;  1 drivers
v000001dd115cda00_0 .net "s2", 31 0, L_000001dd1161d6f0;  1 drivers
v000001dd115d4ce0_0 .net "s3", 31 0, L_000001dd1161d140;  1 drivers
v000001dd115d3480_0 .net "sel", 1 0, L_000001dd11606170;  alias, 1 drivers
L_000001dd116017b0 .part L_000001dd11606170, 1, 1;
LS_000001dd11602a70_0_0 .concat [ 1 1 1 1], L_000001dd1161c730, L_000001dd1161c730, L_000001dd1161c730, L_000001dd1161c730;
LS_000001dd11602a70_0_4 .concat [ 1 1 1 1], L_000001dd1161c730, L_000001dd1161c730, L_000001dd1161c730, L_000001dd1161c730;
LS_000001dd11602a70_0_8 .concat [ 1 1 1 1], L_000001dd1161c730, L_000001dd1161c730, L_000001dd1161c730, L_000001dd1161c730;
LS_000001dd11602a70_0_12 .concat [ 1 1 1 1], L_000001dd1161c730, L_000001dd1161c730, L_000001dd1161c730, L_000001dd1161c730;
LS_000001dd11602a70_0_16 .concat [ 1 1 1 1], L_000001dd1161c730, L_000001dd1161c730, L_000001dd1161c730, L_000001dd1161c730;
LS_000001dd11602a70_0_20 .concat [ 1 1 1 1], L_000001dd1161c730, L_000001dd1161c730, L_000001dd1161c730, L_000001dd1161c730;
LS_000001dd11602a70_0_24 .concat [ 1 1 1 1], L_000001dd1161c730, L_000001dd1161c730, L_000001dd1161c730, L_000001dd1161c730;
LS_000001dd11602a70_0_28 .concat [ 1 1 1 1], L_000001dd1161c730, L_000001dd1161c730, L_000001dd1161c730, L_000001dd1161c730;
LS_000001dd11602a70_1_0 .concat [ 4 4 4 4], LS_000001dd11602a70_0_0, LS_000001dd11602a70_0_4, LS_000001dd11602a70_0_8, LS_000001dd11602a70_0_12;
LS_000001dd11602a70_1_4 .concat [ 4 4 4 4], LS_000001dd11602a70_0_16, LS_000001dd11602a70_0_20, LS_000001dd11602a70_0_24, LS_000001dd11602a70_0_28;
L_000001dd11602a70 .concat [ 16 16 0 0], LS_000001dd11602a70_1_0, LS_000001dd11602a70_1_4;
L_000001dd11601990 .part L_000001dd11606170, 0, 1;
LS_000001dd11602c50_0_0 .concat [ 1 1 1 1], L_000001dd1161e250, L_000001dd1161e250, L_000001dd1161e250, L_000001dd1161e250;
LS_000001dd11602c50_0_4 .concat [ 1 1 1 1], L_000001dd1161e250, L_000001dd1161e250, L_000001dd1161e250, L_000001dd1161e250;
LS_000001dd11602c50_0_8 .concat [ 1 1 1 1], L_000001dd1161e250, L_000001dd1161e250, L_000001dd1161e250, L_000001dd1161e250;
LS_000001dd11602c50_0_12 .concat [ 1 1 1 1], L_000001dd1161e250, L_000001dd1161e250, L_000001dd1161e250, L_000001dd1161e250;
LS_000001dd11602c50_0_16 .concat [ 1 1 1 1], L_000001dd1161e250, L_000001dd1161e250, L_000001dd1161e250, L_000001dd1161e250;
LS_000001dd11602c50_0_20 .concat [ 1 1 1 1], L_000001dd1161e250, L_000001dd1161e250, L_000001dd1161e250, L_000001dd1161e250;
LS_000001dd11602c50_0_24 .concat [ 1 1 1 1], L_000001dd1161e250, L_000001dd1161e250, L_000001dd1161e250, L_000001dd1161e250;
LS_000001dd11602c50_0_28 .concat [ 1 1 1 1], L_000001dd1161e250, L_000001dd1161e250, L_000001dd1161e250, L_000001dd1161e250;
LS_000001dd11602c50_1_0 .concat [ 4 4 4 4], LS_000001dd11602c50_0_0, LS_000001dd11602c50_0_4, LS_000001dd11602c50_0_8, LS_000001dd11602c50_0_12;
LS_000001dd11602c50_1_4 .concat [ 4 4 4 4], LS_000001dd11602c50_0_16, LS_000001dd11602c50_0_20, LS_000001dd11602c50_0_24, LS_000001dd11602c50_0_28;
L_000001dd11602c50 .concat [ 16 16 0 0], LS_000001dd11602c50_1_0, LS_000001dd11602c50_1_4;
L_000001dd11602250 .part L_000001dd11606170, 1, 1;
LS_000001dd11602f70_0_0 .concat [ 1 1 1 1], L_000001dd1161dbc0, L_000001dd1161dbc0, L_000001dd1161dbc0, L_000001dd1161dbc0;
LS_000001dd11602f70_0_4 .concat [ 1 1 1 1], L_000001dd1161dbc0, L_000001dd1161dbc0, L_000001dd1161dbc0, L_000001dd1161dbc0;
LS_000001dd11602f70_0_8 .concat [ 1 1 1 1], L_000001dd1161dbc0, L_000001dd1161dbc0, L_000001dd1161dbc0, L_000001dd1161dbc0;
LS_000001dd11602f70_0_12 .concat [ 1 1 1 1], L_000001dd1161dbc0, L_000001dd1161dbc0, L_000001dd1161dbc0, L_000001dd1161dbc0;
LS_000001dd11602f70_0_16 .concat [ 1 1 1 1], L_000001dd1161dbc0, L_000001dd1161dbc0, L_000001dd1161dbc0, L_000001dd1161dbc0;
LS_000001dd11602f70_0_20 .concat [ 1 1 1 1], L_000001dd1161dbc0, L_000001dd1161dbc0, L_000001dd1161dbc0, L_000001dd1161dbc0;
LS_000001dd11602f70_0_24 .concat [ 1 1 1 1], L_000001dd1161dbc0, L_000001dd1161dbc0, L_000001dd1161dbc0, L_000001dd1161dbc0;
LS_000001dd11602f70_0_28 .concat [ 1 1 1 1], L_000001dd1161dbc0, L_000001dd1161dbc0, L_000001dd1161dbc0, L_000001dd1161dbc0;
LS_000001dd11602f70_1_0 .concat [ 4 4 4 4], LS_000001dd11602f70_0_0, LS_000001dd11602f70_0_4, LS_000001dd11602f70_0_8, LS_000001dd11602f70_0_12;
LS_000001dd11602f70_1_4 .concat [ 4 4 4 4], LS_000001dd11602f70_0_16, LS_000001dd11602f70_0_20, LS_000001dd11602f70_0_24, LS_000001dd11602f70_0_28;
L_000001dd11602f70 .concat [ 16 16 0 0], LS_000001dd11602f70_1_0, LS_000001dd11602f70_1_4;
L_000001dd116022f0 .part L_000001dd11606170, 0, 1;
LS_000001dd11601fd0_0_0 .concat [ 1 1 1 1], L_000001dd116022f0, L_000001dd116022f0, L_000001dd116022f0, L_000001dd116022f0;
LS_000001dd11601fd0_0_4 .concat [ 1 1 1 1], L_000001dd116022f0, L_000001dd116022f0, L_000001dd116022f0, L_000001dd116022f0;
LS_000001dd11601fd0_0_8 .concat [ 1 1 1 1], L_000001dd116022f0, L_000001dd116022f0, L_000001dd116022f0, L_000001dd116022f0;
LS_000001dd11601fd0_0_12 .concat [ 1 1 1 1], L_000001dd116022f0, L_000001dd116022f0, L_000001dd116022f0, L_000001dd116022f0;
LS_000001dd11601fd0_0_16 .concat [ 1 1 1 1], L_000001dd116022f0, L_000001dd116022f0, L_000001dd116022f0, L_000001dd116022f0;
LS_000001dd11601fd0_0_20 .concat [ 1 1 1 1], L_000001dd116022f0, L_000001dd116022f0, L_000001dd116022f0, L_000001dd116022f0;
LS_000001dd11601fd0_0_24 .concat [ 1 1 1 1], L_000001dd116022f0, L_000001dd116022f0, L_000001dd116022f0, L_000001dd116022f0;
LS_000001dd11601fd0_0_28 .concat [ 1 1 1 1], L_000001dd116022f0, L_000001dd116022f0, L_000001dd116022f0, L_000001dd116022f0;
LS_000001dd11601fd0_1_0 .concat [ 4 4 4 4], LS_000001dd11601fd0_0_0, LS_000001dd11601fd0_0_4, LS_000001dd11601fd0_0_8, LS_000001dd11601fd0_0_12;
LS_000001dd11601fd0_1_4 .concat [ 4 4 4 4], LS_000001dd11601fd0_0_16, LS_000001dd11601fd0_0_20, LS_000001dd11601fd0_0_24, LS_000001dd11601fd0_0_28;
L_000001dd11601fd0 .concat [ 16 16 0 0], LS_000001dd11601fd0_1_0, LS_000001dd11601fd0_1_4;
L_000001dd11602390 .part L_000001dd11606170, 1, 1;
LS_000001dd11601e90_0_0 .concat [ 1 1 1 1], L_000001dd11602390, L_000001dd11602390, L_000001dd11602390, L_000001dd11602390;
LS_000001dd11601e90_0_4 .concat [ 1 1 1 1], L_000001dd11602390, L_000001dd11602390, L_000001dd11602390, L_000001dd11602390;
LS_000001dd11601e90_0_8 .concat [ 1 1 1 1], L_000001dd11602390, L_000001dd11602390, L_000001dd11602390, L_000001dd11602390;
LS_000001dd11601e90_0_12 .concat [ 1 1 1 1], L_000001dd11602390, L_000001dd11602390, L_000001dd11602390, L_000001dd11602390;
LS_000001dd11601e90_0_16 .concat [ 1 1 1 1], L_000001dd11602390, L_000001dd11602390, L_000001dd11602390, L_000001dd11602390;
LS_000001dd11601e90_0_20 .concat [ 1 1 1 1], L_000001dd11602390, L_000001dd11602390, L_000001dd11602390, L_000001dd11602390;
LS_000001dd11601e90_0_24 .concat [ 1 1 1 1], L_000001dd11602390, L_000001dd11602390, L_000001dd11602390, L_000001dd11602390;
LS_000001dd11601e90_0_28 .concat [ 1 1 1 1], L_000001dd11602390, L_000001dd11602390, L_000001dd11602390, L_000001dd11602390;
LS_000001dd11601e90_1_0 .concat [ 4 4 4 4], LS_000001dd11601e90_0_0, LS_000001dd11601e90_0_4, LS_000001dd11601e90_0_8, LS_000001dd11601e90_0_12;
LS_000001dd11601e90_1_4 .concat [ 4 4 4 4], LS_000001dd11601e90_0_16, LS_000001dd11601e90_0_20, LS_000001dd11601e90_0_24, LS_000001dd11601e90_0_28;
L_000001dd11601e90 .concat [ 16 16 0 0], LS_000001dd11601e90_1_0, LS_000001dd11601e90_1_4;
L_000001dd11601c10 .part L_000001dd11606170, 0, 1;
LS_000001dd11602430_0_0 .concat [ 1 1 1 1], L_000001dd1161d1b0, L_000001dd1161d1b0, L_000001dd1161d1b0, L_000001dd1161d1b0;
LS_000001dd11602430_0_4 .concat [ 1 1 1 1], L_000001dd1161d1b0, L_000001dd1161d1b0, L_000001dd1161d1b0, L_000001dd1161d1b0;
LS_000001dd11602430_0_8 .concat [ 1 1 1 1], L_000001dd1161d1b0, L_000001dd1161d1b0, L_000001dd1161d1b0, L_000001dd1161d1b0;
LS_000001dd11602430_0_12 .concat [ 1 1 1 1], L_000001dd1161d1b0, L_000001dd1161d1b0, L_000001dd1161d1b0, L_000001dd1161d1b0;
LS_000001dd11602430_0_16 .concat [ 1 1 1 1], L_000001dd1161d1b0, L_000001dd1161d1b0, L_000001dd1161d1b0, L_000001dd1161d1b0;
LS_000001dd11602430_0_20 .concat [ 1 1 1 1], L_000001dd1161d1b0, L_000001dd1161d1b0, L_000001dd1161d1b0, L_000001dd1161d1b0;
LS_000001dd11602430_0_24 .concat [ 1 1 1 1], L_000001dd1161d1b0, L_000001dd1161d1b0, L_000001dd1161d1b0, L_000001dd1161d1b0;
LS_000001dd11602430_0_28 .concat [ 1 1 1 1], L_000001dd1161d1b0, L_000001dd1161d1b0, L_000001dd1161d1b0, L_000001dd1161d1b0;
LS_000001dd11602430_1_0 .concat [ 4 4 4 4], LS_000001dd11602430_0_0, LS_000001dd11602430_0_4, LS_000001dd11602430_0_8, LS_000001dd11602430_0_12;
LS_000001dd11602430_1_4 .concat [ 4 4 4 4], LS_000001dd11602430_0_16, LS_000001dd11602430_0_20, LS_000001dd11602430_0_24, LS_000001dd11602430_0_28;
L_000001dd11602430 .concat [ 16 16 0 0], LS_000001dd11602430_1_0, LS_000001dd11602430_1_4;
L_000001dd11601530 .part L_000001dd11606170, 1, 1;
LS_000001dd116024d0_0_0 .concat [ 1 1 1 1], L_000001dd11601530, L_000001dd11601530, L_000001dd11601530, L_000001dd11601530;
LS_000001dd116024d0_0_4 .concat [ 1 1 1 1], L_000001dd11601530, L_000001dd11601530, L_000001dd11601530, L_000001dd11601530;
LS_000001dd116024d0_0_8 .concat [ 1 1 1 1], L_000001dd11601530, L_000001dd11601530, L_000001dd11601530, L_000001dd11601530;
LS_000001dd116024d0_0_12 .concat [ 1 1 1 1], L_000001dd11601530, L_000001dd11601530, L_000001dd11601530, L_000001dd11601530;
LS_000001dd116024d0_0_16 .concat [ 1 1 1 1], L_000001dd11601530, L_000001dd11601530, L_000001dd11601530, L_000001dd11601530;
LS_000001dd116024d0_0_20 .concat [ 1 1 1 1], L_000001dd11601530, L_000001dd11601530, L_000001dd11601530, L_000001dd11601530;
LS_000001dd116024d0_0_24 .concat [ 1 1 1 1], L_000001dd11601530, L_000001dd11601530, L_000001dd11601530, L_000001dd11601530;
LS_000001dd116024d0_0_28 .concat [ 1 1 1 1], L_000001dd11601530, L_000001dd11601530, L_000001dd11601530, L_000001dd11601530;
LS_000001dd116024d0_1_0 .concat [ 4 4 4 4], LS_000001dd116024d0_0_0, LS_000001dd116024d0_0_4, LS_000001dd116024d0_0_8, LS_000001dd116024d0_0_12;
LS_000001dd116024d0_1_4 .concat [ 4 4 4 4], LS_000001dd116024d0_0_16, LS_000001dd116024d0_0_20, LS_000001dd116024d0_0_24, LS_000001dd116024d0_0_28;
L_000001dd116024d0 .concat [ 16 16 0 0], LS_000001dd116024d0_1_0, LS_000001dd116024d0_1_4;
L_000001dd11603150 .part L_000001dd11606170, 0, 1;
LS_000001dd116026b0_0_0 .concat [ 1 1 1 1], L_000001dd11603150, L_000001dd11603150, L_000001dd11603150, L_000001dd11603150;
LS_000001dd116026b0_0_4 .concat [ 1 1 1 1], L_000001dd11603150, L_000001dd11603150, L_000001dd11603150, L_000001dd11603150;
LS_000001dd116026b0_0_8 .concat [ 1 1 1 1], L_000001dd11603150, L_000001dd11603150, L_000001dd11603150, L_000001dd11603150;
LS_000001dd116026b0_0_12 .concat [ 1 1 1 1], L_000001dd11603150, L_000001dd11603150, L_000001dd11603150, L_000001dd11603150;
LS_000001dd116026b0_0_16 .concat [ 1 1 1 1], L_000001dd11603150, L_000001dd11603150, L_000001dd11603150, L_000001dd11603150;
LS_000001dd116026b0_0_20 .concat [ 1 1 1 1], L_000001dd11603150, L_000001dd11603150, L_000001dd11603150, L_000001dd11603150;
LS_000001dd116026b0_0_24 .concat [ 1 1 1 1], L_000001dd11603150, L_000001dd11603150, L_000001dd11603150, L_000001dd11603150;
LS_000001dd116026b0_0_28 .concat [ 1 1 1 1], L_000001dd11603150, L_000001dd11603150, L_000001dd11603150, L_000001dd11603150;
LS_000001dd116026b0_1_0 .concat [ 4 4 4 4], LS_000001dd116026b0_0_0, LS_000001dd116026b0_0_4, LS_000001dd116026b0_0_8, LS_000001dd116026b0_0_12;
LS_000001dd116026b0_1_4 .concat [ 4 4 4 4], LS_000001dd116026b0_0_16, LS_000001dd116026b0_0_20, LS_000001dd116026b0_0_24, LS_000001dd116026b0_0_28;
L_000001dd116026b0 .concat [ 16 16 0 0], LS_000001dd116026b0_1_0, LS_000001dd116026b0_1_4;
S_000001dd115cc7b0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001dd115cc620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dd1161d060 .functor AND 32, L_000001dd11602a70, L_000001dd11602c50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dd115cef40_0 .net "in1", 31 0, L_000001dd11602a70;  1 drivers
v000001dd115ccd80_0 .net "in2", 31 0, L_000001dd11602c50;  1 drivers
v000001dd115cefe0_0 .net "out", 31 0, L_000001dd1161d060;  alias, 1 drivers
S_000001dd115cc300 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001dd115cc620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dd1161d680 .functor AND 32, L_000001dd11602f70, L_000001dd11601fd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dd115ce860_0 .net "in1", 31 0, L_000001dd11602f70;  1 drivers
v000001dd115cce20_0 .net "in2", 31 0, L_000001dd11601fd0;  1 drivers
v000001dd115cd780_0 .net "out", 31 0, L_000001dd1161d680;  alias, 1 drivers
S_000001dd115cc490 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001dd115cc620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dd1161d6f0 .functor AND 32, L_000001dd11601e90, L_000001dd11602430, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dd115ce400_0 .net "in1", 31 0, L_000001dd11601e90;  1 drivers
v000001dd115ce540_0 .net "in2", 31 0, L_000001dd11602430;  1 drivers
v000001dd115cd460_0 .net "out", 31 0, L_000001dd1161d6f0;  alias, 1 drivers
S_000001dd115d1fa0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001dd115cc620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dd1161d140 .functor AND 32, L_000001dd116024d0, L_000001dd116026b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dd115cf260_0 .net "in1", 31 0, L_000001dd116024d0;  1 drivers
v000001dd115cdaa0_0 .net "in2", 31 0, L_000001dd116026b0;  1 drivers
v000001dd115ce680_0 .net "out", 31 0, L_000001dd1161d140;  alias, 1 drivers
S_000001dd115d17d0 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000001dd1141d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000001dd115d6cb0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dd115d6ce8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dd115d6d20 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dd115d6d58 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dd115d6d90 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dd115d6dc8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dd115d6e00 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dd115d6e38 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dd115d6e70 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dd115d6ea8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dd115d6ee0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dd115d6f18 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dd115d6f50 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dd115d6f88 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dd115d6fc0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dd115d6ff8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dd115d7030 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dd115d7068 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dd115d70a0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dd115d70d8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dd115d7110 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dd115d7148 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dd115d7180 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dd115d71b8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dd115d71f0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001dd115d3a20_0 .var "EX1_PC", 31 0;
v000001dd115d4740_0 .var "EX1_PFC", 31 0;
v000001dd115d4880_0 .var "EX1_forward_to_B", 31 0;
v000001dd115d30c0_0 .var "EX1_is_beq", 0 0;
v000001dd115d4240_0 .var "EX1_is_bne", 0 0;
v000001dd115d5320_0 .var "EX1_is_jal", 0 0;
v000001dd115d3200_0 .var "EX1_is_jr", 0 0;
v000001dd115d5140_0 .var "EX1_is_oper2_immed", 0 0;
v000001dd115d4100_0 .var "EX1_memread", 0 0;
v000001dd115d2ee0_0 .var "EX1_memwrite", 0 0;
v000001dd115d3fc0_0 .var "EX1_opcode", 11 0;
v000001dd115d3ca0_0 .var "EX1_predicted", 0 0;
v000001dd115d4600_0 .var "EX1_rd_ind", 4 0;
v000001dd115d4ba0_0 .var "EX1_rd_indzero", 0 0;
v000001dd115d3b60_0 .var "EX1_regwrite", 0 0;
v000001dd115d51e0_0 .var "EX1_rs1", 31 0;
v000001dd115d49c0_0 .var "EX1_rs1_ind", 4 0;
v000001dd115d3ac0_0 .var "EX1_rs2", 31 0;
v000001dd115d4b00_0 .var "EX1_rs2_ind", 4 0;
v000001dd115d4ec0_0 .net "FLUSH", 0 0, v000001dd115d8350_0;  alias, 1 drivers
v000001dd115d41a0_0 .net "ID_PC", 31 0, v000001dd115df5b0_0;  alias, 1 drivers
v000001dd115d2da0_0 .net "ID_PFC_to_EX", 31 0, L_000001dd116006d0;  alias, 1 drivers
v000001dd115d42e0_0 .net "ID_forward_to_B", 31 0, L_000001dd115ffcd0;  alias, 1 drivers
v000001dd115d4420_0 .net "ID_is_beq", 0 0, L_000001dd11600130;  alias, 1 drivers
v000001dd115d3840_0 .net "ID_is_bne", 0 0, L_000001dd115ffe10;  alias, 1 drivers
v000001dd115d5280_0 .net "ID_is_jal", 0 0, L_000001dd115fe830;  alias, 1 drivers
v000001dd115d53c0_0 .net "ID_is_jr", 0 0, L_000001dd115fe790;  alias, 1 drivers
v000001dd115d38e0_0 .net "ID_is_oper2_immed", 0 0, L_000001dd116074a0;  alias, 1 drivers
v000001dd115d4f60_0 .net "ID_memread", 0 0, L_000001dd115ff550;  alias, 1 drivers
v000001dd115d46a0_0 .net "ID_memwrite", 0 0, L_000001dd115ff730;  alias, 1 drivers
v000001dd115d5460_0 .net "ID_opcode", 11 0, v000001dd115ee6c0_0;  alias, 1 drivers
v000001dd115d4920_0 .net "ID_predicted", 0 0, v000001dd115d9430_0;  alias, 1 drivers
v000001dd115d47e0_0 .net "ID_rd_ind", 4 0, v000001dd115effc0_0;  alias, 1 drivers
v000001dd115d4a60_0 .net "ID_rd_indzero", 0 0, L_000001dd11600310;  1 drivers
v000001dd115d5000_0 .net "ID_regwrite", 0 0, L_000001dd115fedd0;  alias, 1 drivers
v000001dd115d2f80_0 .net "ID_rs1", 31 0, v000001dd115dce50_0;  alias, 1 drivers
v000001dd115d2e40_0 .net "ID_rs1_ind", 4 0, v000001dd115f0920_0;  alias, 1 drivers
v000001dd115d3340_0 .net "ID_rs2", 31 0, v000001dd115de570_0;  alias, 1 drivers
v000001dd115d3020_0 .net "ID_rs2_ind", 4 0, v000001dd115efa20_0;  alias, 1 drivers
v000001dd115d32a0_0 .net "clk", 0 0, L_000001dd116079e0;  1 drivers
v000001dd115d33e0_0 .net "rst", 0 0, v000001dd11603ab0_0;  alias, 1 drivers
E_000001dd1154c630 .event posedge, v000001dd115c4580_0, v000001dd115d32a0_0;
S_000001dd115d22c0 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000001dd1141d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000001dd115d7230 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dd115d7268 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dd115d72a0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dd115d72d8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dd115d7310 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dd115d7348 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dd115d7380 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dd115d73b8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dd115d73f0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dd115d7428 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dd115d7460 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dd115d7498 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dd115d74d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dd115d7508 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dd115d7540 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dd115d7578 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dd115d75b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dd115d75e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dd115d7620 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dd115d7658 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dd115d7690 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dd115d76c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dd115d7700 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dd115d7738 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dd115d7770 .param/l "xori" 0 9 12, C4<001110000000>;
v000001dd115d37a0_0 .net "EX1_ALU_OPER1", 31 0, L_000001dd116080e0;  alias, 1 drivers
v000001dd115d3520_0 .net "EX1_ALU_OPER2", 31 0, L_000001dd1161dfb0;  alias, 1 drivers
v000001dd115d35c0_0 .net "EX1_PC", 31 0, v000001dd115d3a20_0;  alias, 1 drivers
v000001dd115d3660_0 .net "EX1_PFC_to_IF", 31 0, L_000001dd11602750;  alias, 1 drivers
v000001dd115d3700_0 .net "EX1_forward_to_B", 31 0, v000001dd115d4880_0;  alias, 1 drivers
v000001dd115d6360_0 .net "EX1_is_beq", 0 0, v000001dd115d30c0_0;  alias, 1 drivers
v000001dd115d6040_0 .net "EX1_is_bne", 0 0, v000001dd115d4240_0;  alias, 1 drivers
v000001dd115d5780_0 .net "EX1_is_jal", 0 0, v000001dd115d5320_0;  alias, 1 drivers
v000001dd115d6ae0_0 .net "EX1_is_jr", 0 0, v000001dd115d3200_0;  alias, 1 drivers
v000001dd115d6540_0 .net "EX1_is_oper2_immed", 0 0, v000001dd115d5140_0;  alias, 1 drivers
v000001dd115d6860_0 .net "EX1_memread", 0 0, v000001dd115d4100_0;  alias, 1 drivers
v000001dd115d6720_0 .net "EX1_memwrite", 0 0, v000001dd115d2ee0_0;  alias, 1 drivers
v000001dd115d6a40_0 .net "EX1_opcode", 11 0, v000001dd115d3fc0_0;  alias, 1 drivers
v000001dd115d60e0_0 .net "EX1_predicted", 0 0, v000001dd115d3ca0_0;  alias, 1 drivers
v000001dd115d62c0_0 .net "EX1_rd_ind", 4 0, v000001dd115d4600_0;  alias, 1 drivers
v000001dd115d6900_0 .net "EX1_rd_indzero", 0 0, v000001dd115d4ba0_0;  alias, 1 drivers
v000001dd115d69a0_0 .net "EX1_regwrite", 0 0, v000001dd115d3b60_0;  alias, 1 drivers
v000001dd115d5d20_0 .net "EX1_rs1", 31 0, v000001dd115d51e0_0;  alias, 1 drivers
v000001dd115d6180_0 .net "EX1_rs1_ind", 4 0, v000001dd115d49c0_0;  alias, 1 drivers
v000001dd115d6400_0 .net "EX1_rs2_ind", 4 0, v000001dd115d4b00_0;  alias, 1 drivers
v000001dd115d6b80_0 .net "EX1_rs2_out", 31 0, L_000001dd1161ca40;  alias, 1 drivers
v000001dd115d67c0_0 .var "EX2_ALU_OPER1", 31 0;
v000001dd115d55a0_0 .var "EX2_ALU_OPER2", 31 0;
v000001dd115d5500_0 .var "EX2_PC", 31 0;
v000001dd115d5640_0 .var "EX2_PFC_to_IF", 31 0;
v000001dd115d6220_0 .var "EX2_forward_to_B", 31 0;
v000001dd115d56e0_0 .var "EX2_is_beq", 0 0;
v000001dd115d5820_0 .var "EX2_is_bne", 0 0;
v000001dd115d58c0_0 .var "EX2_is_jal", 0 0;
v000001dd115d5dc0_0 .var "EX2_is_jr", 0 0;
v000001dd115d5960_0 .var "EX2_is_oper2_immed", 0 0;
v000001dd115d5a00_0 .var "EX2_memread", 0 0;
v000001dd115d5aa0_0 .var "EX2_memwrite", 0 0;
v000001dd115d5b40_0 .var "EX2_opcode", 11 0;
v000001dd115d5be0_0 .var "EX2_predicted", 0 0;
v000001dd115d5c80_0 .var "EX2_rd_ind", 4 0;
v000001dd115d5e60_0 .var "EX2_rd_indzero", 0 0;
v000001dd115d5f00_0 .var "EX2_regwrite", 0 0;
v000001dd115d5fa0_0 .var "EX2_rs1", 31 0;
v000001dd115d64a0_0 .var "EX2_rs1_ind", 4 0;
v000001dd115d65e0_0 .var "EX2_rs2_ind", 4 0;
v000001dd115d6680_0 .var "EX2_rs2_out", 31 0;
v000001dd115d7b30_0 .net "FLUSH", 0 0, v000001dd115d8490_0;  alias, 1 drivers
v000001dd115d9cf0_0 .net "clk", 0 0, L_000001dd1161d5a0;  1 drivers
v000001dd115d96b0_0 .net "rst", 0 0, v000001dd11603ab0_0;  alias, 1 drivers
E_000001dd1154bff0 .event posedge, v000001dd115c4580_0, v000001dd115d9cf0_0;
S_000001dd115d2450 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000001dd1141d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000001dd115df7c0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dd115df7f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dd115df830 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dd115df868 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dd115df8a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dd115df8d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dd115df910 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dd115df948 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dd115df980 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dd115df9b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dd115df9f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dd115dfa28 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dd115dfa60 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dd115dfa98 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dd115dfad0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dd115dfb08 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dd115dfb40 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dd115dfb78 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dd115dfbb0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dd115dfbe8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dd115dfc20 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dd115dfc58 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dd115dfc90 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dd115dfcc8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dd115dfd00 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001dd116067f0 .functor OR 1, L_000001dd11600130, L_000001dd115ffe10, C4<0>, C4<0>;
L_000001dd11607b30 .functor AND 1, L_000001dd116067f0, L_000001dd116066a0, C4<1>, C4<1>;
L_000001dd11606d30 .functor OR 1, L_000001dd11600130, L_000001dd115ffe10, C4<0>, C4<0>;
L_000001dd11606780 .functor AND 1, L_000001dd11606d30, L_000001dd116066a0, C4<1>, C4<1>;
L_000001dd116065c0 .functor OR 1, L_000001dd11600130, L_000001dd115ffe10, C4<0>, C4<0>;
L_000001dd11606630 .functor AND 1, L_000001dd116065c0, v000001dd115d9430_0, C4<1>, C4<1>;
v000001dd115dc8b0_0 .net "EX1_memread", 0 0, v000001dd115d4100_0;  alias, 1 drivers
v000001dd115de930_0 .net "EX1_opcode", 11 0, v000001dd115d3fc0_0;  alias, 1 drivers
v000001dd115ddb70_0 .net "EX1_rd_ind", 4 0, v000001dd115d4600_0;  alias, 1 drivers
v000001dd115de430_0 .net "EX1_rd_indzero", 0 0, v000001dd115d4ba0_0;  alias, 1 drivers
v000001dd115dd670_0 .net "EX2_memread", 0 0, v000001dd115d5a00_0;  alias, 1 drivers
v000001dd115de110_0 .net "EX2_opcode", 11 0, v000001dd115d5b40_0;  alias, 1 drivers
v000001dd115ddc10_0 .net "EX2_rd_ind", 4 0, v000001dd115d5c80_0;  alias, 1 drivers
v000001dd115dcd10_0 .net "EX2_rd_indzero", 0 0, v000001dd115d5e60_0;  alias, 1 drivers
v000001dd115ded90_0 .net "ID_EX1_flush", 0 0, v000001dd115d8350_0;  alias, 1 drivers
v000001dd115de4d0_0 .net "ID_EX2_flush", 0 0, v000001dd115d8490_0;  alias, 1 drivers
v000001dd115de9d0_0 .net "ID_is_beq", 0 0, L_000001dd11600130;  alias, 1 drivers
v000001dd115de750_0 .net "ID_is_bne", 0 0, L_000001dd115ffe10;  alias, 1 drivers
v000001dd115decf0_0 .net "ID_is_j", 0 0, L_000001dd115ff050;  alias, 1 drivers
v000001dd115de7f0_0 .net "ID_is_jal", 0 0, L_000001dd115fe830;  alias, 1 drivers
v000001dd115dea70_0 .net "ID_is_jr", 0 0, L_000001dd115fe790;  alias, 1 drivers
v000001dd115dc950_0 .net "ID_opcode", 11 0, v000001dd115ee6c0_0;  alias, 1 drivers
v000001dd115debb0_0 .net "ID_rs1_ind", 4 0, v000001dd115f0920_0;  alias, 1 drivers
v000001dd115dd710_0 .net "ID_rs2_ind", 4 0, v000001dd115efa20_0;  alias, 1 drivers
v000001dd115dd5d0_0 .net "IF_ID_flush", 0 0, v000001dd115db690_0;  alias, 1 drivers
v000001dd115ddcb0_0 .net "IF_ID_write", 0 0, v000001dd115dc270_0;  alias, 1 drivers
v000001dd115dca90_0 .net "PC_src", 2 0, L_000001dd115ff2d0;  alias, 1 drivers
v000001dd115dddf0_0 .net "PFC_to_EX", 31 0, L_000001dd116006d0;  alias, 1 drivers
v000001dd115de390_0 .net "PFC_to_IF", 31 0, L_000001dd115ff7d0;  alias, 1 drivers
v000001dd115dec50_0 .net "WB_rd_ind", 4 0, v000001dd115f1c80_0;  alias, 1 drivers
v000001dd115dcb30_0 .net "Wrong_prediction", 0 0, L_000001dd1161e330;  alias, 1 drivers
v000001dd115dd2b0_0 .net *"_ivl_11", 0 0, L_000001dd11606780;  1 drivers
v000001dd115dee30_0 .net *"_ivl_13", 9 0, L_000001dd115fefb0;  1 drivers
v000001dd115ddd50_0 .net *"_ivl_15", 9 0, L_000001dd115ffd70;  1 drivers
v000001dd115deed0_0 .net *"_ivl_16", 9 0, L_000001dd115fef10;  1 drivers
v000001dd115dd850_0 .net *"_ivl_19", 9 0, L_000001dd115fea10;  1 drivers
v000001dd115dcef0_0 .net *"_ivl_20", 9 0, L_000001dd115ffff0;  1 drivers
v000001dd115dde90_0 .net *"_ivl_25", 0 0, L_000001dd116065c0;  1 drivers
v000001dd115ddf30_0 .net *"_ivl_27", 0 0, L_000001dd11606630;  1 drivers
v000001dd115dd030_0 .net *"_ivl_29", 9 0, L_000001dd115ffeb0;  1 drivers
v000001dd115de070_0 .net *"_ivl_3", 0 0, L_000001dd116067f0;  1 drivers
L_000001dd116201f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000001dd115de1b0_0 .net/2u *"_ivl_30", 9 0, L_000001dd116201f0;  1 drivers
v000001dd115dd3f0_0 .net *"_ivl_32", 9 0, L_000001dd115ff910;  1 drivers
v000001dd115def70_0 .net *"_ivl_35", 9 0, L_000001dd11600630;  1 drivers
v000001dd115dcbd0_0 .net *"_ivl_37", 9 0, L_000001dd115fff50;  1 drivers
v000001dd115dd8f0_0 .net *"_ivl_38", 9 0, L_000001dd11600450;  1 drivers
v000001dd115dd490_0 .net *"_ivl_40", 9 0, L_000001dd115fec90;  1 drivers
L_000001dd11620238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dd115dcc70_0 .net/2s *"_ivl_45", 21 0, L_000001dd11620238;  1 drivers
L_000001dd11620280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dd115ddfd0_0 .net/2s *"_ivl_50", 21 0, L_000001dd11620280;  1 drivers
v000001dd115de6b0_0 .net *"_ivl_9", 0 0, L_000001dd11606d30;  1 drivers
v000001dd115dcdb0_0 .net "clk", 0 0, L_000001dd11542990;  alias, 1 drivers
v000001dd115de250_0 .net "forward_to_B", 31 0, L_000001dd115ffcd0;  alias, 1 drivers
v000001dd115de2f0_0 .net "imm", 31 0, v000001dd115dafb0_0;  1 drivers
v000001dd115dd210_0 .net "inst", 31 0, v000001dd115df3d0_0;  alias, 1 drivers
v000001dd115dd170_0 .net "is_branch_and_taken", 0 0, L_000001dd11607b30;  alias, 1 drivers
v000001dd115de610_0 .net "is_oper2_immed", 0 0, L_000001dd116074a0;  alias, 1 drivers
v000001dd115dd530_0 .net "mem_read", 0 0, L_000001dd115ff550;  alias, 1 drivers
v000001dd115dd990_0 .net "mem_write", 0 0, L_000001dd115ff730;  alias, 1 drivers
v000001dd115df6f0_0 .net "pc", 31 0, v000001dd115df5b0_0;  alias, 1 drivers
v000001dd115df650_0 .net "pc_write", 0 0, v000001dd115db370_0;  alias, 1 drivers
v000001dd115df010_0 .net "predicted", 0 0, L_000001dd116066a0;  1 drivers
v000001dd115df0b0_0 .net "predicted_to_EX", 0 0, v000001dd115d9430_0;  alias, 1 drivers
v000001dd115df1f0_0 .net "reg_write", 0 0, L_000001dd115fedd0;  alias, 1 drivers
v000001dd115df330_0 .net "reg_write_from_wb", 0 0, v000001dd115f2040_0;  alias, 1 drivers
v000001dd115df150_0 .net "rs1", 31 0, v000001dd115dce50_0;  alias, 1 drivers
v000001dd115df510_0 .net "rs2", 31 0, v000001dd115de570_0;  alias, 1 drivers
v000001dd115df470_0 .net "rst", 0 0, v000001dd11603ab0_0;  alias, 1 drivers
v000001dd115df290_0 .net "wr_reg_data", 31 0, L_000001dd1161e5d0;  alias, 1 drivers
L_000001dd115ffcd0 .functor MUXZ 32, v000001dd115de570_0, v000001dd115dafb0_0, L_000001dd116074a0, C4<>;
L_000001dd115fefb0 .part v000001dd115df5b0_0, 0, 10;
L_000001dd115ffd70 .part v000001dd115df3d0_0, 0, 10;
L_000001dd115fef10 .arith/sum 10, L_000001dd115fefb0, L_000001dd115ffd70;
L_000001dd115fea10 .part v000001dd115df3d0_0, 0, 10;
L_000001dd115ffff0 .functor MUXZ 10, L_000001dd115fea10, L_000001dd115fef10, L_000001dd11606780, C4<>;
L_000001dd115ffeb0 .part v000001dd115df5b0_0, 0, 10;
L_000001dd115ff910 .arith/sum 10, L_000001dd115ffeb0, L_000001dd116201f0;
L_000001dd11600630 .part v000001dd115df5b0_0, 0, 10;
L_000001dd115fff50 .part v000001dd115df3d0_0, 0, 10;
L_000001dd11600450 .arith/sum 10, L_000001dd11600630, L_000001dd115fff50;
L_000001dd115fec90 .functor MUXZ 10, L_000001dd11600450, L_000001dd115ff910, L_000001dd11606630, C4<>;
L_000001dd115ff7d0 .concat8 [ 10 22 0 0], L_000001dd115ffff0, L_000001dd11620238;
L_000001dd116006d0 .concat8 [ 10 22 0 0], L_000001dd115fec90, L_000001dd11620280;
S_000001dd115d2a90 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000001dd115d2450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000001dd115dfd40 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dd115dfd78 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dd115dfdb0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dd115dfde8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dd115dfe20 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dd115dfe58 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dd115dfe90 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dd115dfec8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dd115dff00 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dd115dff38 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dd115dff70 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dd115dffa8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dd115dffe0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dd115e0018 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dd115e0050 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dd115e0088 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dd115e00c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dd115e00f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dd115e0130 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dd115e0168 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dd115e01a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dd115e01d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dd115e0210 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dd115e0248 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dd115e0280 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001dd11606710 .functor OR 1, L_000001dd116066a0, L_000001dd115feab0, C4<0>, C4<0>;
L_000001dd116068d0 .functor OR 1, L_000001dd11606710, L_000001dd115fe650, C4<0>, C4<0>;
v000001dd115d8670_0 .net "EX1_opcode", 11 0, v000001dd115d3fc0_0;  alias, 1 drivers
v000001dd115d8b70_0 .net "EX2_opcode", 11 0, v000001dd115d5b40_0;  alias, 1 drivers
v000001dd115d9250_0 .net "ID_opcode", 11 0, v000001dd115ee6c0_0;  alias, 1 drivers
v000001dd115d97f0_0 .net "PC_src", 2 0, L_000001dd115ff2d0;  alias, 1 drivers
v000001dd115d7bd0_0 .net "Wrong_prediction", 0 0, L_000001dd1161e330;  alias, 1 drivers
L_000001dd116203e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001dd115d7d10_0 .net/2u *"_ivl_0", 2 0, L_000001dd116203e8;  1 drivers
v000001dd115d82b0_0 .net *"_ivl_10", 0 0, L_000001dd11600590;  1 drivers
L_000001dd11620508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001dd115d9bb0_0 .net/2u *"_ivl_12", 2 0, L_000001dd11620508;  1 drivers
L_000001dd11620550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001dd115d8cb0_0 .net/2u *"_ivl_14", 11 0, L_000001dd11620550;  1 drivers
v000001dd115d7ef0_0 .net *"_ivl_16", 0 0, L_000001dd115feab0;  1 drivers
v000001dd115d8710_0 .net *"_ivl_19", 0 0, L_000001dd11606710;  1 drivers
L_000001dd11620430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000001dd115d8d50_0 .net/2u *"_ivl_2", 11 0, L_000001dd11620430;  1 drivers
L_000001dd11620598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001dd115d94d0_0 .net/2u *"_ivl_20", 11 0, L_000001dd11620598;  1 drivers
v000001dd115d8df0_0 .net *"_ivl_22", 0 0, L_000001dd115fe650;  1 drivers
v000001dd115d7f90_0 .net *"_ivl_25", 0 0, L_000001dd116068d0;  1 drivers
L_000001dd116205e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001dd115d8030_0 .net/2u *"_ivl_26", 2 0, L_000001dd116205e0;  1 drivers
L_000001dd11620628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001dd115d9570_0 .net/2u *"_ivl_28", 2 0, L_000001dd11620628;  1 drivers
v000001dd115d9610_0 .net *"_ivl_30", 2 0, L_000001dd115ff9b0;  1 drivers
v000001dd115d9a70_0 .net *"_ivl_32", 2 0, L_000001dd115ff230;  1 drivers
v000001dd115d8e90_0 .net *"_ivl_34", 2 0, L_000001dd115fe8d0;  1 drivers
v000001dd115d9890_0 .net *"_ivl_4", 0 0, L_000001dd11600770;  1 drivers
L_000001dd11620478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001dd115d9750_0 .net/2u *"_ivl_6", 2 0, L_000001dd11620478;  1 drivers
L_000001dd116204c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001dd115d80d0_0 .net/2u *"_ivl_8", 11 0, L_000001dd116204c0;  1 drivers
v000001dd115d9ed0_0 .net "clk", 0 0, L_000001dd11542990;  alias, 1 drivers
v000001dd115d9930_0 .net "predicted", 0 0, L_000001dd116066a0;  alias, 1 drivers
v000001dd115d9c50_0 .net "predicted_to_EX", 0 0, v000001dd115d9430_0;  alias, 1 drivers
v000001dd115d8f30_0 .net "rst", 0 0, v000001dd11603ab0_0;  alias, 1 drivers
v000001dd115d99d0_0 .net "state", 1 0, v000001dd115d92f0_0;  1 drivers
L_000001dd11600770 .cmp/eq 12, v000001dd115ee6c0_0, L_000001dd11620430;
L_000001dd11600590 .cmp/eq 12, v000001dd115d3fc0_0, L_000001dd116204c0;
L_000001dd115feab0 .cmp/eq 12, v000001dd115ee6c0_0, L_000001dd11620550;
L_000001dd115fe650 .cmp/eq 12, v000001dd115ee6c0_0, L_000001dd11620598;
L_000001dd115ff9b0 .functor MUXZ 3, L_000001dd11620628, L_000001dd116205e0, L_000001dd116068d0, C4<>;
L_000001dd115ff230 .functor MUXZ 3, L_000001dd115ff9b0, L_000001dd11620508, L_000001dd11600590, C4<>;
L_000001dd115fe8d0 .functor MUXZ 3, L_000001dd115ff230, L_000001dd11620478, L_000001dd11600770, C4<>;
L_000001dd115ff2d0 .functor MUXZ 3, L_000001dd115fe8d0, L_000001dd116203e8, L_000001dd1161e330, C4<>;
S_000001dd115d1320 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000001dd115d2a90;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000001dd115e02c0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dd115e02f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dd115e0330 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dd115e0368 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dd115e03a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dd115e03d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dd115e0410 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dd115e0448 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dd115e0480 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dd115e04b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dd115e04f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dd115e0528 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dd115e0560 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dd115e0598 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dd115e05d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dd115e0608 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dd115e0640 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dd115e0678 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dd115e06b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dd115e06e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dd115e0720 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dd115e0758 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dd115e0790 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dd115e07c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dd115e0800 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001dd116070b0 .functor OR 1, L_000001dd115fe6f0, L_000001dd115ff190, C4<0>, C4<0>;
L_000001dd11607580 .functor OR 1, L_000001dd115feb50, L_000001dd115fe510, C4<0>, C4<0>;
L_000001dd11606860 .functor AND 1, L_000001dd116070b0, L_000001dd11607580, C4<1>, C4<1>;
L_000001dd11607ba0 .functor NOT 1, L_000001dd11606860, C4<0>, C4<0>, C4<0>;
L_000001dd11606da0 .functor OR 1, v000001dd11603ab0_0, L_000001dd11607ba0, C4<0>, C4<0>;
L_000001dd116066a0 .functor NOT 1, L_000001dd11606da0, C4<0>, C4<0>, C4<0>;
v000001dd115d7c70_0 .net "EX_opcode", 11 0, v000001dd115d5b40_0;  alias, 1 drivers
v000001dd115d8850_0 .net "ID_opcode", 11 0, v000001dd115ee6c0_0;  alias, 1 drivers
v000001dd115d91b0_0 .net "Wrong_prediction", 0 0, L_000001dd1161e330;  alias, 1 drivers
L_000001dd116202c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001dd115d8fd0_0 .net/2u *"_ivl_0", 11 0, L_000001dd116202c8;  1 drivers
L_000001dd11620358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001dd115d8210_0 .net/2u *"_ivl_10", 1 0, L_000001dd11620358;  1 drivers
v000001dd115d7e50_0 .net *"_ivl_12", 0 0, L_000001dd115feb50;  1 drivers
L_000001dd116203a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001dd115d7db0_0 .net/2u *"_ivl_14", 1 0, L_000001dd116203a0;  1 drivers
v000001dd115d9390_0 .net *"_ivl_16", 0 0, L_000001dd115fe510;  1 drivers
v000001dd115d9d90_0 .net *"_ivl_19", 0 0, L_000001dd11607580;  1 drivers
v000001dd115d9b10_0 .net *"_ivl_2", 0 0, L_000001dd115fe6f0;  1 drivers
v000001dd115d79f0_0 .net *"_ivl_21", 0 0, L_000001dd11606860;  1 drivers
v000001dd115d9e30_0 .net *"_ivl_22", 0 0, L_000001dd11607ba0;  1 drivers
v000001dd115d78b0_0 .net *"_ivl_25", 0 0, L_000001dd11606da0;  1 drivers
L_000001dd11620310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001dd115d7950_0 .net/2u *"_ivl_4", 11 0, L_000001dd11620310;  1 drivers
v000001dd115d7a90_0 .net *"_ivl_6", 0 0, L_000001dd115ff190;  1 drivers
v000001dd115d8ad0_0 .net *"_ivl_9", 0 0, L_000001dd116070b0;  1 drivers
v000001dd115d8c10_0 .net "clk", 0 0, L_000001dd11542990;  alias, 1 drivers
v000001dd115d9110_0 .net "predicted", 0 0, L_000001dd116066a0;  alias, 1 drivers
v000001dd115d9430_0 .var "predicted_to_EX", 0 0;
v000001dd115d83f0_0 .net "rst", 0 0, v000001dd11603ab0_0;  alias, 1 drivers
v000001dd115d92f0_0 .var "state", 1 0;
E_000001dd1154c2b0 .event posedge, v000001dd115d8c10_0, v000001dd115c4580_0;
L_000001dd115fe6f0 .cmp/eq 12, v000001dd115ee6c0_0, L_000001dd116202c8;
L_000001dd115ff190 .cmp/eq 12, v000001dd115ee6c0_0, L_000001dd11620310;
L_000001dd115feb50 .cmp/eq 2, v000001dd115d92f0_0, L_000001dd11620358;
L_000001dd115fe510 .cmp/eq 2, v000001dd115d92f0_0, L_000001dd116203a0;
S_000001dd115d2130 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000001dd115d2450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000001dd115ea860 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dd115ea898 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dd115ea8d0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dd115ea908 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dd115ea940 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dd115ea978 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dd115ea9b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dd115ea9e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dd115eaa20 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dd115eaa58 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dd115eaa90 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dd115eaac8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dd115eab00 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dd115eab38 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dd115eab70 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dd115eaba8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dd115eabe0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dd115eac18 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dd115eac50 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dd115eac88 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dd115eacc0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dd115eacf8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dd115ead30 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dd115ead68 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dd115eada0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001dd115d8170_0 .net "EX1_memread", 0 0, v000001dd115d4100_0;  alias, 1 drivers
v000001dd115d88f0_0 .net "EX1_rd_ind", 4 0, v000001dd115d4600_0;  alias, 1 drivers
v000001dd115d9f70_0 .net "EX1_rd_indzero", 0 0, v000001dd115d4ba0_0;  alias, 1 drivers
v000001dd115d7810_0 .net "EX2_memread", 0 0, v000001dd115d5a00_0;  alias, 1 drivers
v000001dd115d87b0_0 .net "EX2_rd_ind", 4 0, v000001dd115d5c80_0;  alias, 1 drivers
v000001dd115d9070_0 .net "EX2_rd_indzero", 0 0, v000001dd115d5e60_0;  alias, 1 drivers
v000001dd115d8350_0 .var "ID_EX1_flush", 0 0;
v000001dd115d8490_0 .var "ID_EX2_flush", 0 0;
v000001dd115d8530_0 .net "ID_opcode", 11 0, v000001dd115ee6c0_0;  alias, 1 drivers
v000001dd115d8990_0 .net "ID_rs1_ind", 4 0, v000001dd115f0920_0;  alias, 1 drivers
v000001dd115d85d0_0 .net "ID_rs2_ind", 4 0, v000001dd115efa20_0;  alias, 1 drivers
v000001dd115dc270_0 .var "IF_ID_Write", 0 0;
v000001dd115db690_0 .var "IF_ID_flush", 0 0;
v000001dd115db370_0 .var "PC_Write", 0 0;
v000001dd115dc4f0_0 .net "Wrong_prediction", 0 0, L_000001dd1161e330;  alias, 1 drivers
E_000001dd1154d2b0/0 .event anyedge, v000001dd115cac50_0, v000001dd115d4100_0, v000001dd115d4ba0_0, v000001dd115d2e40_0;
E_000001dd1154d2b0/1 .event anyedge, v000001dd115d4600_0, v000001dd115d3020_0, v000001dd114e84b0_0, v000001dd115d5e60_0;
E_000001dd1154d2b0/2 .event anyedge, v000001dd115c3540_0, v000001dd115d5460_0;
E_000001dd1154d2b0 .event/or E_000001dd1154d2b0/0, E_000001dd1154d2b0/1, E_000001dd1154d2b0/2;
S_000001dd115d1af0 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000001dd115d2450;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000001dd115eade0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dd115eae18 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dd115eae50 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dd115eae88 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dd115eaec0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dd115eaef8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dd115eaf30 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dd115eaf68 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dd115eafa0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dd115eafd8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dd115eb010 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dd115eb048 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dd115eb080 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dd115eb0b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dd115eb0f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dd115eb128 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dd115eb160 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dd115eb198 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dd115eb1d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dd115eb208 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dd115eb240 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dd115eb278 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dd115eb2b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dd115eb2e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dd115eb320 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001dd116072e0 .functor OR 1, L_000001dd115fed30, L_000001dd115ff4b0, C4<0>, C4<0>;
L_000001dd11607ac0 .functor OR 1, L_000001dd116072e0, L_000001dd11600b30, C4<0>, C4<0>;
L_000001dd11606fd0 .functor OR 1, L_000001dd11607ac0, L_000001dd11600090, C4<0>, C4<0>;
L_000001dd11607900 .functor OR 1, L_000001dd11606fd0, L_000001dd116001d0, C4<0>, C4<0>;
L_000001dd11607f20 .functor OR 1, L_000001dd11607900, L_000001dd115fe5b0, C4<0>, C4<0>;
L_000001dd11607660 .functor OR 1, L_000001dd11607f20, L_000001dd116009f0, C4<0>, C4<0>;
L_000001dd11607040 .functor OR 1, L_000001dd11607660, L_000001dd115ffaf0, C4<0>, C4<0>;
L_000001dd116074a0 .functor OR 1, L_000001dd11607040, L_000001dd11600810, C4<0>, C4<0>;
L_000001dd11607f90 .functor OR 1, L_000001dd116008b0, L_000001dd115fe970, C4<0>, C4<0>;
L_000001dd11608000 .functor OR 1, L_000001dd11607f90, L_000001dd115ffb90, C4<0>, C4<0>;
L_000001dd11607c10 .functor OR 1, L_000001dd11608000, L_000001dd116003b0, C4<0>, C4<0>;
L_000001dd11607120 .functor OR 1, L_000001dd11607c10, L_000001dd115ff370, C4<0>, C4<0>;
v000001dd115da470_0 .net "ID_opcode", 11 0, v000001dd115ee6c0_0;  alias, 1 drivers
L_000001dd11620670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000001dd115da8d0_0 .net/2u *"_ivl_0", 11 0, L_000001dd11620670;  1 drivers
L_000001dd11620700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000001dd115dc310_0 .net/2u *"_ivl_10", 11 0, L_000001dd11620700;  1 drivers
L_000001dd11620bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001dd115db410_0 .net/2u *"_ivl_102", 11 0, L_000001dd11620bc8;  1 drivers
L_000001dd11620c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001dd115dc090_0 .net/2u *"_ivl_106", 11 0, L_000001dd11620c10;  1 drivers
v000001dd115daab0_0 .net *"_ivl_12", 0 0, L_000001dd11600b30;  1 drivers
v000001dd115db7d0_0 .net *"_ivl_15", 0 0, L_000001dd11607ac0;  1 drivers
L_000001dd11620748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000001dd115dc3b0_0 .net/2u *"_ivl_16", 11 0, L_000001dd11620748;  1 drivers
v000001dd115da0b0_0 .net *"_ivl_18", 0 0, L_000001dd11600090;  1 drivers
v000001dd115da830_0 .net *"_ivl_2", 0 0, L_000001dd115fed30;  1 drivers
v000001dd115db4b0_0 .net *"_ivl_21", 0 0, L_000001dd11606fd0;  1 drivers
L_000001dd11620790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001dd115dbcd0_0 .net/2u *"_ivl_22", 11 0, L_000001dd11620790;  1 drivers
v000001dd115db5f0_0 .net *"_ivl_24", 0 0, L_000001dd116001d0;  1 drivers
v000001dd115dba50_0 .net *"_ivl_27", 0 0, L_000001dd11607900;  1 drivers
L_000001dd116207d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001dd115daa10_0 .net/2u *"_ivl_28", 11 0, L_000001dd116207d8;  1 drivers
v000001dd115dc590_0 .net *"_ivl_30", 0 0, L_000001dd115fe5b0;  1 drivers
v000001dd115da970_0 .net *"_ivl_33", 0 0, L_000001dd11607f20;  1 drivers
L_000001dd11620820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001dd115dc1d0_0 .net/2u *"_ivl_34", 11 0, L_000001dd11620820;  1 drivers
v000001dd115dbaf0_0 .net *"_ivl_36", 0 0, L_000001dd116009f0;  1 drivers
v000001dd115da5b0_0 .net *"_ivl_39", 0 0, L_000001dd11607660;  1 drivers
L_000001dd116206b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000001dd115db550_0 .net/2u *"_ivl_4", 11 0, L_000001dd116206b8;  1 drivers
L_000001dd11620868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000001dd115da150_0 .net/2u *"_ivl_40", 11 0, L_000001dd11620868;  1 drivers
v000001dd115dc450_0 .net *"_ivl_42", 0 0, L_000001dd115ffaf0;  1 drivers
v000001dd115dae70_0 .net *"_ivl_45", 0 0, L_000001dd11607040;  1 drivers
L_000001dd116208b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000001dd115dadd0_0 .net/2u *"_ivl_46", 11 0, L_000001dd116208b0;  1 drivers
v000001dd115da330_0 .net *"_ivl_48", 0 0, L_000001dd11600810;  1 drivers
L_000001dd116208f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001dd115db9b0_0 .net/2u *"_ivl_52", 11 0, L_000001dd116208f8;  1 drivers
L_000001dd11620940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001dd115dc630_0 .net/2u *"_ivl_56", 11 0, L_000001dd11620940;  1 drivers
v000001dd115dc130_0 .net *"_ivl_6", 0 0, L_000001dd115ff4b0;  1 drivers
L_000001dd11620988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001dd115dbff0_0 .net/2u *"_ivl_60", 11 0, L_000001dd11620988;  1 drivers
L_000001dd116209d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001dd115da290_0 .net/2u *"_ivl_64", 11 0, L_000001dd116209d0;  1 drivers
L_000001dd11620a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001dd115dbeb0_0 .net/2u *"_ivl_68", 11 0, L_000001dd11620a18;  1 drivers
L_000001dd11620a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001dd115da790_0 .net/2u *"_ivl_72", 11 0, L_000001dd11620a60;  1 drivers
v000001dd115db190_0 .net *"_ivl_74", 0 0, L_000001dd116008b0;  1 drivers
L_000001dd11620aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001dd115da510_0 .net/2u *"_ivl_76", 11 0, L_000001dd11620aa8;  1 drivers
v000001dd115dc6d0_0 .net *"_ivl_78", 0 0, L_000001dd115fe970;  1 drivers
v000001dd115da6f0_0 .net *"_ivl_81", 0 0, L_000001dd11607f90;  1 drivers
L_000001dd11620af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001dd115dbb90_0 .net/2u *"_ivl_82", 11 0, L_000001dd11620af0;  1 drivers
v000001dd115db730_0 .net *"_ivl_84", 0 0, L_000001dd115ffb90;  1 drivers
v000001dd115dab50_0 .net *"_ivl_87", 0 0, L_000001dd11608000;  1 drivers
L_000001dd11620b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001dd115da650_0 .net/2u *"_ivl_88", 11 0, L_000001dd11620b38;  1 drivers
v000001dd115db910_0 .net *"_ivl_9", 0 0, L_000001dd116072e0;  1 drivers
v000001dd115dc770_0 .net *"_ivl_90", 0 0, L_000001dd116003b0;  1 drivers
v000001dd115dabf0_0 .net *"_ivl_93", 0 0, L_000001dd11607c10;  1 drivers
L_000001dd11620b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001dd115da010_0 .net/2u *"_ivl_94", 11 0, L_000001dd11620b80;  1 drivers
v000001dd115da1f0_0 .net *"_ivl_96", 0 0, L_000001dd115ff370;  1 drivers
v000001dd115db2d0_0 .net *"_ivl_99", 0 0, L_000001dd11607120;  1 drivers
v000001dd115db870_0 .net "is_beq", 0 0, L_000001dd11600130;  alias, 1 drivers
v000001dd115dac90_0 .net "is_bne", 0 0, L_000001dd115ffe10;  alias, 1 drivers
v000001dd115da3d0_0 .net "is_j", 0 0, L_000001dd115ff050;  alias, 1 drivers
v000001dd115dad30_0 .net "is_jal", 0 0, L_000001dd115fe830;  alias, 1 drivers
v000001dd115dbc30_0 .net "is_jr", 0 0, L_000001dd115fe790;  alias, 1 drivers
v000001dd115db050_0 .net "is_oper2_immed", 0 0, L_000001dd116074a0;  alias, 1 drivers
v000001dd115daf10_0 .net "memread", 0 0, L_000001dd115ff550;  alias, 1 drivers
v000001dd115dbd70_0 .net "memwrite", 0 0, L_000001dd115ff730;  alias, 1 drivers
v000001dd115dbe10_0 .net "regwrite", 0 0, L_000001dd115fedd0;  alias, 1 drivers
L_000001dd115fed30 .cmp/eq 12, v000001dd115ee6c0_0, L_000001dd11620670;
L_000001dd115ff4b0 .cmp/eq 12, v000001dd115ee6c0_0, L_000001dd116206b8;
L_000001dd11600b30 .cmp/eq 12, v000001dd115ee6c0_0, L_000001dd11620700;
L_000001dd11600090 .cmp/eq 12, v000001dd115ee6c0_0, L_000001dd11620748;
L_000001dd116001d0 .cmp/eq 12, v000001dd115ee6c0_0, L_000001dd11620790;
L_000001dd115fe5b0 .cmp/eq 12, v000001dd115ee6c0_0, L_000001dd116207d8;
L_000001dd116009f0 .cmp/eq 12, v000001dd115ee6c0_0, L_000001dd11620820;
L_000001dd115ffaf0 .cmp/eq 12, v000001dd115ee6c0_0, L_000001dd11620868;
L_000001dd11600810 .cmp/eq 12, v000001dd115ee6c0_0, L_000001dd116208b0;
L_000001dd11600130 .cmp/eq 12, v000001dd115ee6c0_0, L_000001dd116208f8;
L_000001dd115ffe10 .cmp/eq 12, v000001dd115ee6c0_0, L_000001dd11620940;
L_000001dd115fe790 .cmp/eq 12, v000001dd115ee6c0_0, L_000001dd11620988;
L_000001dd115fe830 .cmp/eq 12, v000001dd115ee6c0_0, L_000001dd116209d0;
L_000001dd115ff050 .cmp/eq 12, v000001dd115ee6c0_0, L_000001dd11620a18;
L_000001dd116008b0 .cmp/eq 12, v000001dd115ee6c0_0, L_000001dd11620a60;
L_000001dd115fe970 .cmp/eq 12, v000001dd115ee6c0_0, L_000001dd11620aa8;
L_000001dd115ffb90 .cmp/eq 12, v000001dd115ee6c0_0, L_000001dd11620af0;
L_000001dd116003b0 .cmp/eq 12, v000001dd115ee6c0_0, L_000001dd11620b38;
L_000001dd115ff370 .cmp/eq 12, v000001dd115ee6c0_0, L_000001dd11620b80;
L_000001dd115fedd0 .reduce/nor L_000001dd11607120;
L_000001dd115ff550 .cmp/eq 12, v000001dd115ee6c0_0, L_000001dd11620bc8;
L_000001dd115ff730 .cmp/eq 12, v000001dd115ee6c0_0, L_000001dd11620c10;
S_000001dd115d25e0 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000001dd115d2450;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000001dd115eb360 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dd115eb398 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dd115eb3d0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dd115eb408 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dd115eb440 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dd115eb478 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dd115eb4b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dd115eb4e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dd115eb520 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dd115eb558 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dd115eb590 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dd115eb5c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dd115eb600 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dd115eb638 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dd115eb670 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dd115eb6a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dd115eb6e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dd115eb718 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dd115eb750 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dd115eb788 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dd115eb7c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dd115eb7f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dd115eb830 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dd115eb868 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dd115eb8a0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001dd115dafb0_0 .var "Immed", 31 0;
v000001dd115db0f0_0 .net "Inst", 31 0, v000001dd115df3d0_0;  alias, 1 drivers
v000001dd115db230_0 .net "opcode", 11 0, v000001dd115ee6c0_0;  alias, 1 drivers
E_000001dd1154d130 .event anyedge, v000001dd115d5460_0, v000001dd115db0f0_0;
S_000001dd115d2770 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000001dd115d2450;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000001dd115dce50_0 .var "Read_data1", 31 0;
v000001dd115de570_0 .var "Read_data2", 31 0;
v000001dd115deb10_0 .net "Read_reg1", 4 0, v000001dd115f0920_0;  alias, 1 drivers
v000001dd115dd350_0 .net "Read_reg2", 4 0, v000001dd115efa20_0;  alias, 1 drivers
v000001dd115dda30_0 .net "Write_data", 31 0, L_000001dd1161e5d0;  alias, 1 drivers
v000001dd115dd7b0_0 .net "Write_en", 0 0, v000001dd115f2040_0;  alias, 1 drivers
v000001dd115dd0d0_0 .net "Write_reg", 4 0, v000001dd115f1c80_0;  alias, 1 drivers
v000001dd115dc9f0_0 .net "clk", 0 0, L_000001dd11542990;  alias, 1 drivers
v000001dd115dc810_0 .var/i "i", 31 0;
v000001dd115ddad0 .array "reg_file", 0 31, 31 0;
v000001dd115de890_0 .net "rst", 0 0, v000001dd11603ab0_0;  alias, 1 drivers
E_000001dd1154d430 .event posedge, v000001dd115d8c10_0;
S_000001dd115d1e10 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000001dd115d2770;
 .timescale 0 0;
v000001dd115dcf90_0 .var/i "i", 31 0;
S_000001dd115d0ce0 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000001dd1141d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000001dd115eb8e0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dd115eb918 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dd115eb950 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dd115eb988 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dd115eb9c0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dd115eb9f8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dd115eba30 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dd115eba68 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dd115ebaa0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dd115ebad8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dd115ebb10 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dd115ebb48 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dd115ebb80 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dd115ebbb8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dd115ebbf0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dd115ebc28 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dd115ebc60 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dd115ebc98 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dd115ebcd0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dd115ebd08 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dd115ebd40 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dd115ebd78 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dd115ebdb0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dd115ebde8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dd115ebe20 .param/l "xori" 0 9 12, C4<001110000000>;
v000001dd115df3d0_0 .var "ID_INST", 31 0;
v000001dd115df5b0_0 .var "ID_PC", 31 0;
v000001dd115ee6c0_0 .var "ID_opcode", 11 0;
v000001dd115effc0_0 .var "ID_rd_ind", 4 0;
v000001dd115f0920_0 .var "ID_rs1_ind", 4 0;
v000001dd115efa20_0 .var "ID_rs2_ind", 4 0;
v000001dd115f0740_0 .net "IF_FLUSH", 0 0, v000001dd115db690_0;  alias, 1 drivers
v000001dd115ef520_0 .net "IF_INST", 31 0, L_000001dd116075f0;  alias, 1 drivers
v000001dd115ef020_0 .net "IF_PC", 31 0, v000001dd115f0100_0;  alias, 1 drivers
v000001dd115ee8a0_0 .net "clk", 0 0, L_000001dd11606550;  1 drivers
v000001dd115ee760_0 .net "if_id_Write", 0 0, v000001dd115dc270_0;  alias, 1 drivers
v000001dd115f07e0_0 .net "rst", 0 0, v000001dd11603ab0_0;  alias, 1 drivers
E_000001dd1154d870 .event posedge, v000001dd115c4580_0, v000001dd115ee8a0_0;
S_000001dd115d0e70 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000001dd1141d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000001dd115f1a00_0 .net "EX1_PFC", 31 0, L_000001dd11602750;  alias, 1 drivers
v000001dd115f3440_0 .net "EX2_PFC", 31 0, v000001dd115d5640_0;  alias, 1 drivers
v000001dd115f2fe0_0 .net "ID_PFC", 31 0, L_000001dd115ff7d0;  alias, 1 drivers
v000001dd115f3260_0 .net "PC_src", 2 0, L_000001dd115ff2d0;  alias, 1 drivers
v000001dd115f2860_0 .net "PC_write", 0 0, v000001dd115db370_0;  alias, 1 drivers
L_000001dd11620088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001dd115f10a0_0 .net/2u *"_ivl_0", 31 0, L_000001dd11620088;  1 drivers
v000001dd115f2540_0 .net "clk", 0 0, L_000001dd11542990;  alias, 1 drivers
v000001dd115f34e0_0 .net "inst", 31 0, L_000001dd116075f0;  alias, 1 drivers
v000001dd115f1aa0_0 .net "inst_mem_in", 31 0, v000001dd115f0100_0;  alias, 1 drivers
v000001dd115f2900_0 .net "pc_reg_in", 31 0, L_000001dd11606f60;  1 drivers
v000001dd115f3300_0 .net "rst", 0 0, v000001dd11603ab0_0;  alias, 1 drivers
L_000001dd115ffa50 .arith/sum 32, v000001dd115f0100_0, L_000001dd11620088;
S_000001dd115d2900 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000001dd115d0e70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000001dd116075f0 .functor BUFZ 32, L_000001dd11600bd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dd115f0ba0_0 .net "Data_Out", 31 0, L_000001dd116075f0;  alias, 1 drivers
v000001dd115f0880 .array "InstMem", 0 1023, 31 0;
v000001dd115eeda0_0 .net *"_ivl_0", 31 0, L_000001dd11600bd0;  1 drivers
v000001dd115ef5c0_0 .net *"_ivl_3", 9 0, L_000001dd115ff0f0;  1 drivers
v000001dd115f0c40_0 .net *"_ivl_4", 11 0, L_000001dd115ff690;  1 drivers
L_000001dd116201a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001dd115f0060_0 .net *"_ivl_7", 1 0, L_000001dd116201a8;  1 drivers
v000001dd115f09c0_0 .net "addr", 31 0, v000001dd115f0100_0;  alias, 1 drivers
v000001dd115f0a60_0 .net "clk", 0 0, L_000001dd11542990;  alias, 1 drivers
v000001dd115f06a0_0 .var/i "i", 31 0;
L_000001dd11600bd0 .array/port v000001dd115f0880, L_000001dd115ff690;
L_000001dd115ff0f0 .part v000001dd115f0100_0, 0, 10;
L_000001dd115ff690 .concat [ 10 2 0 0], L_000001dd115ff0f0, L_000001dd116201a8;
S_000001dd115d1960 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000001dd115d0e70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001dd1154d0b0 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000001dd115f0b00_0 .net "DataIn", 31 0, L_000001dd11606f60;  alias, 1 drivers
v000001dd115f0100_0 .var "DataOut", 31 0;
v000001dd115ee800_0 .net "PC_Write", 0 0, v000001dd115db370_0;  alias, 1 drivers
v000001dd115eeb20_0 .net "clk", 0 0, L_000001dd11542990;  alias, 1 drivers
v000001dd115eff20_0 .net "rst", 0 0, v000001dd11603ab0_0;  alias, 1 drivers
S_000001dd115d1000 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000001dd115d0e70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001dd1154d8f0 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000001dd11543560 .functor NOT 1, L_000001dd11605c70, C4<0>, C4<0>, C4<0>;
L_000001dd11543790 .functor NOT 1, L_000001dd11605ef0, C4<0>, C4<0>, C4<0>;
L_000001dd115436b0 .functor AND 1, L_000001dd11543560, L_000001dd11543790, C4<1>, C4<1>;
L_000001dd115435d0 .functor NOT 1, L_000001dd11605db0, C4<0>, C4<0>, C4<0>;
L_000001dd114dd4e0 .functor AND 1, L_000001dd115436b0, L_000001dd115435d0, C4<1>, C4<1>;
L_000001dd114dda90 .functor AND 32, L_000001dd11605d10, L_000001dd115ffa50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dd114dd7f0 .functor NOT 1, L_000001dd116062b0, C4<0>, C4<0>, C4<0>;
L_000001dd114ddda0 .functor NOT 1, L_000001dd11605f90, C4<0>, C4<0>, C4<0>;
L_000001dd116069b0 .functor AND 1, L_000001dd114dd7f0, L_000001dd114ddda0, C4<1>, C4<1>;
L_000001dd116064e0 .functor AND 1, L_000001dd116069b0, L_000001dd11605e50, C4<1>, C4<1>;
L_000001dd11606e10 .functor AND 32, L_000001dd11606030, L_000001dd115ff7d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dd11607dd0 .functor OR 32, L_000001dd114dda90, L_000001dd11606e10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001dd11606be0 .functor NOT 1, L_000001dd116060d0, C4<0>, C4<0>, C4<0>;
L_000001dd11607820 .functor AND 1, L_000001dd11606be0, L_000001dd11606210, C4<1>, C4<1>;
L_000001dd11606c50 .functor NOT 1, L_000001dd115ff870, C4<0>, C4<0>, C4<0>;
L_000001dd11606a20 .functor AND 1, L_000001dd11607820, L_000001dd11606c50, C4<1>, C4<1>;
L_000001dd11607cf0 .functor AND 32, L_000001dd115febf0, v000001dd115f0100_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dd11607270 .functor OR 32, L_000001dd11607dd0, L_000001dd11607cf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001dd11606cc0 .functor NOT 1, L_000001dd115ff410, C4<0>, C4<0>, C4<0>;
L_000001dd11607430 .functor AND 1, L_000001dd11606cc0, L_000001dd11600a90, C4<1>, C4<1>;
L_000001dd11607e40 .functor AND 1, L_000001dd11607430, L_000001dd115ffc30, C4<1>, C4<1>;
L_000001dd11606ef0 .functor AND 32, L_000001dd115fe470, L_000001dd11602750, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dd11606b00 .functor OR 32, L_000001dd11607270, L_000001dd11606ef0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001dd11607200 .functor NOT 1, L_000001dd116004f0, C4<0>, C4<0>, C4<0>;
L_000001dd11606e80 .functor AND 1, L_000001dd115ff5f0, L_000001dd11607200, C4<1>, C4<1>;
L_000001dd11607eb0 .functor NOT 1, L_000001dd115fee70, C4<0>, C4<0>, C4<0>;
L_000001dd11607890 .functor AND 1, L_000001dd11606e80, L_000001dd11607eb0, C4<1>, C4<1>;
L_000001dd11606a90 .functor AND 32, L_000001dd11600950, v000001dd115d5640_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dd11606f60 .functor OR 32, L_000001dd11606b00, L_000001dd11606a90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dd115ef480_0 .net *"_ivl_1", 0 0, L_000001dd11605c70;  1 drivers
v000001dd115ef660_0 .net *"_ivl_11", 0 0, L_000001dd11605db0;  1 drivers
v000001dd115f0ce0_0 .net *"_ivl_12", 0 0, L_000001dd115435d0;  1 drivers
v000001dd115ef8e0_0 .net *"_ivl_14", 0 0, L_000001dd114dd4e0;  1 drivers
v000001dd115ef7a0_0 .net *"_ivl_16", 31 0, L_000001dd11605d10;  1 drivers
v000001dd115f0600_0 .net *"_ivl_18", 31 0, L_000001dd114dda90;  1 drivers
v000001dd115f0380_0 .net *"_ivl_2", 0 0, L_000001dd11543560;  1 drivers
v000001dd115ef700_0 .net *"_ivl_21", 0 0, L_000001dd116062b0;  1 drivers
v000001dd115f0d80_0 .net *"_ivl_22", 0 0, L_000001dd114dd7f0;  1 drivers
v000001dd115ef200_0 .net *"_ivl_25", 0 0, L_000001dd11605f90;  1 drivers
v000001dd115f0e20_0 .net *"_ivl_26", 0 0, L_000001dd114ddda0;  1 drivers
v000001dd115ef2a0_0 .net *"_ivl_28", 0 0, L_000001dd116069b0;  1 drivers
v000001dd115ef980_0 .net *"_ivl_31", 0 0, L_000001dd11605e50;  1 drivers
v000001dd115ee940_0 .net *"_ivl_32", 0 0, L_000001dd116064e0;  1 drivers
v000001dd115f0420_0 .net *"_ivl_34", 31 0, L_000001dd11606030;  1 drivers
v000001dd115ee9e0_0 .net *"_ivl_36", 31 0, L_000001dd11606e10;  1 drivers
v000001dd115efe80_0 .net *"_ivl_38", 31 0, L_000001dd11607dd0;  1 drivers
v000001dd115f04c0_0 .net *"_ivl_41", 0 0, L_000001dd116060d0;  1 drivers
v000001dd115ef840_0 .net *"_ivl_42", 0 0, L_000001dd11606be0;  1 drivers
v000001dd115ef340_0 .net *"_ivl_45", 0 0, L_000001dd11606210;  1 drivers
v000001dd115efac0_0 .net *"_ivl_46", 0 0, L_000001dd11607820;  1 drivers
v000001dd115eea80_0 .net *"_ivl_49", 0 0, L_000001dd115ff870;  1 drivers
v000001dd115eebc0_0 .net *"_ivl_5", 0 0, L_000001dd11605ef0;  1 drivers
v000001dd115eec60_0 .net *"_ivl_50", 0 0, L_000001dd11606c50;  1 drivers
v000001dd115f01a0_0 .net *"_ivl_52", 0 0, L_000001dd11606a20;  1 drivers
v000001dd115eed00_0 .net *"_ivl_54", 31 0, L_000001dd115febf0;  1 drivers
v000001dd115efb60_0 .net *"_ivl_56", 31 0, L_000001dd11607cf0;  1 drivers
v000001dd115eee40_0 .net *"_ivl_58", 31 0, L_000001dd11607270;  1 drivers
v000001dd115efc00_0 .net *"_ivl_6", 0 0, L_000001dd11543790;  1 drivers
v000001dd115eeee0_0 .net *"_ivl_61", 0 0, L_000001dd115ff410;  1 drivers
v000001dd115eef80_0 .net *"_ivl_62", 0 0, L_000001dd11606cc0;  1 drivers
v000001dd115f0240_0 .net *"_ivl_65", 0 0, L_000001dd11600a90;  1 drivers
v000001dd115ef0c0_0 .net *"_ivl_66", 0 0, L_000001dd11607430;  1 drivers
v000001dd115efde0_0 .net *"_ivl_69", 0 0, L_000001dd115ffc30;  1 drivers
v000001dd115efca0_0 .net *"_ivl_70", 0 0, L_000001dd11607e40;  1 drivers
v000001dd115f0560_0 .net *"_ivl_72", 31 0, L_000001dd115fe470;  1 drivers
v000001dd115efd40_0 .net *"_ivl_74", 31 0, L_000001dd11606ef0;  1 drivers
v000001dd115ef160_0 .net *"_ivl_76", 31 0, L_000001dd11606b00;  1 drivers
v000001dd115ef3e0_0 .net *"_ivl_79", 0 0, L_000001dd115ff5f0;  1 drivers
v000001dd115f16e0_0 .net *"_ivl_8", 0 0, L_000001dd115436b0;  1 drivers
v000001dd115f3080_0 .net *"_ivl_81", 0 0, L_000001dd116004f0;  1 drivers
v000001dd115f29a0_0 .net *"_ivl_82", 0 0, L_000001dd11607200;  1 drivers
v000001dd115f2ea0_0 .net *"_ivl_84", 0 0, L_000001dd11606e80;  1 drivers
v000001dd115f2720_0 .net *"_ivl_87", 0 0, L_000001dd115fee70;  1 drivers
v000001dd115f3120_0 .net *"_ivl_88", 0 0, L_000001dd11607eb0;  1 drivers
v000001dd115f1d20_0 .net *"_ivl_90", 0 0, L_000001dd11607890;  1 drivers
v000001dd115f33a0_0 .net *"_ivl_92", 31 0, L_000001dd11600950;  1 drivers
v000001dd115f0f60_0 .net *"_ivl_94", 31 0, L_000001dd11606a90;  1 drivers
v000001dd115f24a0_0 .net "ina", 31 0, L_000001dd115ffa50;  1 drivers
v000001dd115f2a40_0 .net "inb", 31 0, L_000001dd115ff7d0;  alias, 1 drivers
v000001dd115f2f40_0 .net "inc", 31 0, v000001dd115f0100_0;  alias, 1 drivers
v000001dd115f1000_0 .net "ind", 31 0, L_000001dd11602750;  alias, 1 drivers
v000001dd115f1960_0 .net "ine", 31 0, v000001dd115d5640_0;  alias, 1 drivers
L_000001dd116200d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dd115f1b40_0 .net "inf", 31 0, L_000001dd116200d0;  1 drivers
L_000001dd11620118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dd115f2180_0 .net "ing", 31 0, L_000001dd11620118;  1 drivers
L_000001dd11620160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dd115f1320_0 .net "inh", 31 0, L_000001dd11620160;  1 drivers
v000001dd115f31c0_0 .net "out", 31 0, L_000001dd11606f60;  alias, 1 drivers
v000001dd115f27c0_0 .net "sel", 2 0, L_000001dd115ff2d0;  alias, 1 drivers
L_000001dd11605c70 .part L_000001dd115ff2d0, 2, 1;
L_000001dd11605ef0 .part L_000001dd115ff2d0, 1, 1;
L_000001dd11605db0 .part L_000001dd115ff2d0, 0, 1;
LS_000001dd11605d10_0_0 .concat [ 1 1 1 1], L_000001dd114dd4e0, L_000001dd114dd4e0, L_000001dd114dd4e0, L_000001dd114dd4e0;
LS_000001dd11605d10_0_4 .concat [ 1 1 1 1], L_000001dd114dd4e0, L_000001dd114dd4e0, L_000001dd114dd4e0, L_000001dd114dd4e0;
LS_000001dd11605d10_0_8 .concat [ 1 1 1 1], L_000001dd114dd4e0, L_000001dd114dd4e0, L_000001dd114dd4e0, L_000001dd114dd4e0;
LS_000001dd11605d10_0_12 .concat [ 1 1 1 1], L_000001dd114dd4e0, L_000001dd114dd4e0, L_000001dd114dd4e0, L_000001dd114dd4e0;
LS_000001dd11605d10_0_16 .concat [ 1 1 1 1], L_000001dd114dd4e0, L_000001dd114dd4e0, L_000001dd114dd4e0, L_000001dd114dd4e0;
LS_000001dd11605d10_0_20 .concat [ 1 1 1 1], L_000001dd114dd4e0, L_000001dd114dd4e0, L_000001dd114dd4e0, L_000001dd114dd4e0;
LS_000001dd11605d10_0_24 .concat [ 1 1 1 1], L_000001dd114dd4e0, L_000001dd114dd4e0, L_000001dd114dd4e0, L_000001dd114dd4e0;
LS_000001dd11605d10_0_28 .concat [ 1 1 1 1], L_000001dd114dd4e0, L_000001dd114dd4e0, L_000001dd114dd4e0, L_000001dd114dd4e0;
LS_000001dd11605d10_1_0 .concat [ 4 4 4 4], LS_000001dd11605d10_0_0, LS_000001dd11605d10_0_4, LS_000001dd11605d10_0_8, LS_000001dd11605d10_0_12;
LS_000001dd11605d10_1_4 .concat [ 4 4 4 4], LS_000001dd11605d10_0_16, LS_000001dd11605d10_0_20, LS_000001dd11605d10_0_24, LS_000001dd11605d10_0_28;
L_000001dd11605d10 .concat [ 16 16 0 0], LS_000001dd11605d10_1_0, LS_000001dd11605d10_1_4;
L_000001dd116062b0 .part L_000001dd115ff2d0, 2, 1;
L_000001dd11605f90 .part L_000001dd115ff2d0, 1, 1;
L_000001dd11605e50 .part L_000001dd115ff2d0, 0, 1;
LS_000001dd11606030_0_0 .concat [ 1 1 1 1], L_000001dd116064e0, L_000001dd116064e0, L_000001dd116064e0, L_000001dd116064e0;
LS_000001dd11606030_0_4 .concat [ 1 1 1 1], L_000001dd116064e0, L_000001dd116064e0, L_000001dd116064e0, L_000001dd116064e0;
LS_000001dd11606030_0_8 .concat [ 1 1 1 1], L_000001dd116064e0, L_000001dd116064e0, L_000001dd116064e0, L_000001dd116064e0;
LS_000001dd11606030_0_12 .concat [ 1 1 1 1], L_000001dd116064e0, L_000001dd116064e0, L_000001dd116064e0, L_000001dd116064e0;
LS_000001dd11606030_0_16 .concat [ 1 1 1 1], L_000001dd116064e0, L_000001dd116064e0, L_000001dd116064e0, L_000001dd116064e0;
LS_000001dd11606030_0_20 .concat [ 1 1 1 1], L_000001dd116064e0, L_000001dd116064e0, L_000001dd116064e0, L_000001dd116064e0;
LS_000001dd11606030_0_24 .concat [ 1 1 1 1], L_000001dd116064e0, L_000001dd116064e0, L_000001dd116064e0, L_000001dd116064e0;
LS_000001dd11606030_0_28 .concat [ 1 1 1 1], L_000001dd116064e0, L_000001dd116064e0, L_000001dd116064e0, L_000001dd116064e0;
LS_000001dd11606030_1_0 .concat [ 4 4 4 4], LS_000001dd11606030_0_0, LS_000001dd11606030_0_4, LS_000001dd11606030_0_8, LS_000001dd11606030_0_12;
LS_000001dd11606030_1_4 .concat [ 4 4 4 4], LS_000001dd11606030_0_16, LS_000001dd11606030_0_20, LS_000001dd11606030_0_24, LS_000001dd11606030_0_28;
L_000001dd11606030 .concat [ 16 16 0 0], LS_000001dd11606030_1_0, LS_000001dd11606030_1_4;
L_000001dd116060d0 .part L_000001dd115ff2d0, 2, 1;
L_000001dd11606210 .part L_000001dd115ff2d0, 1, 1;
L_000001dd115ff870 .part L_000001dd115ff2d0, 0, 1;
LS_000001dd115febf0_0_0 .concat [ 1 1 1 1], L_000001dd11606a20, L_000001dd11606a20, L_000001dd11606a20, L_000001dd11606a20;
LS_000001dd115febf0_0_4 .concat [ 1 1 1 1], L_000001dd11606a20, L_000001dd11606a20, L_000001dd11606a20, L_000001dd11606a20;
LS_000001dd115febf0_0_8 .concat [ 1 1 1 1], L_000001dd11606a20, L_000001dd11606a20, L_000001dd11606a20, L_000001dd11606a20;
LS_000001dd115febf0_0_12 .concat [ 1 1 1 1], L_000001dd11606a20, L_000001dd11606a20, L_000001dd11606a20, L_000001dd11606a20;
LS_000001dd115febf0_0_16 .concat [ 1 1 1 1], L_000001dd11606a20, L_000001dd11606a20, L_000001dd11606a20, L_000001dd11606a20;
LS_000001dd115febf0_0_20 .concat [ 1 1 1 1], L_000001dd11606a20, L_000001dd11606a20, L_000001dd11606a20, L_000001dd11606a20;
LS_000001dd115febf0_0_24 .concat [ 1 1 1 1], L_000001dd11606a20, L_000001dd11606a20, L_000001dd11606a20, L_000001dd11606a20;
LS_000001dd115febf0_0_28 .concat [ 1 1 1 1], L_000001dd11606a20, L_000001dd11606a20, L_000001dd11606a20, L_000001dd11606a20;
LS_000001dd115febf0_1_0 .concat [ 4 4 4 4], LS_000001dd115febf0_0_0, LS_000001dd115febf0_0_4, LS_000001dd115febf0_0_8, LS_000001dd115febf0_0_12;
LS_000001dd115febf0_1_4 .concat [ 4 4 4 4], LS_000001dd115febf0_0_16, LS_000001dd115febf0_0_20, LS_000001dd115febf0_0_24, LS_000001dd115febf0_0_28;
L_000001dd115febf0 .concat [ 16 16 0 0], LS_000001dd115febf0_1_0, LS_000001dd115febf0_1_4;
L_000001dd115ff410 .part L_000001dd115ff2d0, 2, 1;
L_000001dd11600a90 .part L_000001dd115ff2d0, 1, 1;
L_000001dd115ffc30 .part L_000001dd115ff2d0, 0, 1;
LS_000001dd115fe470_0_0 .concat [ 1 1 1 1], L_000001dd11607e40, L_000001dd11607e40, L_000001dd11607e40, L_000001dd11607e40;
LS_000001dd115fe470_0_4 .concat [ 1 1 1 1], L_000001dd11607e40, L_000001dd11607e40, L_000001dd11607e40, L_000001dd11607e40;
LS_000001dd115fe470_0_8 .concat [ 1 1 1 1], L_000001dd11607e40, L_000001dd11607e40, L_000001dd11607e40, L_000001dd11607e40;
LS_000001dd115fe470_0_12 .concat [ 1 1 1 1], L_000001dd11607e40, L_000001dd11607e40, L_000001dd11607e40, L_000001dd11607e40;
LS_000001dd115fe470_0_16 .concat [ 1 1 1 1], L_000001dd11607e40, L_000001dd11607e40, L_000001dd11607e40, L_000001dd11607e40;
LS_000001dd115fe470_0_20 .concat [ 1 1 1 1], L_000001dd11607e40, L_000001dd11607e40, L_000001dd11607e40, L_000001dd11607e40;
LS_000001dd115fe470_0_24 .concat [ 1 1 1 1], L_000001dd11607e40, L_000001dd11607e40, L_000001dd11607e40, L_000001dd11607e40;
LS_000001dd115fe470_0_28 .concat [ 1 1 1 1], L_000001dd11607e40, L_000001dd11607e40, L_000001dd11607e40, L_000001dd11607e40;
LS_000001dd115fe470_1_0 .concat [ 4 4 4 4], LS_000001dd115fe470_0_0, LS_000001dd115fe470_0_4, LS_000001dd115fe470_0_8, LS_000001dd115fe470_0_12;
LS_000001dd115fe470_1_4 .concat [ 4 4 4 4], LS_000001dd115fe470_0_16, LS_000001dd115fe470_0_20, LS_000001dd115fe470_0_24, LS_000001dd115fe470_0_28;
L_000001dd115fe470 .concat [ 16 16 0 0], LS_000001dd115fe470_1_0, LS_000001dd115fe470_1_4;
L_000001dd115ff5f0 .part L_000001dd115ff2d0, 2, 1;
L_000001dd116004f0 .part L_000001dd115ff2d0, 1, 1;
L_000001dd115fee70 .part L_000001dd115ff2d0, 0, 1;
LS_000001dd11600950_0_0 .concat [ 1 1 1 1], L_000001dd11607890, L_000001dd11607890, L_000001dd11607890, L_000001dd11607890;
LS_000001dd11600950_0_4 .concat [ 1 1 1 1], L_000001dd11607890, L_000001dd11607890, L_000001dd11607890, L_000001dd11607890;
LS_000001dd11600950_0_8 .concat [ 1 1 1 1], L_000001dd11607890, L_000001dd11607890, L_000001dd11607890, L_000001dd11607890;
LS_000001dd11600950_0_12 .concat [ 1 1 1 1], L_000001dd11607890, L_000001dd11607890, L_000001dd11607890, L_000001dd11607890;
LS_000001dd11600950_0_16 .concat [ 1 1 1 1], L_000001dd11607890, L_000001dd11607890, L_000001dd11607890, L_000001dd11607890;
LS_000001dd11600950_0_20 .concat [ 1 1 1 1], L_000001dd11607890, L_000001dd11607890, L_000001dd11607890, L_000001dd11607890;
LS_000001dd11600950_0_24 .concat [ 1 1 1 1], L_000001dd11607890, L_000001dd11607890, L_000001dd11607890, L_000001dd11607890;
LS_000001dd11600950_0_28 .concat [ 1 1 1 1], L_000001dd11607890, L_000001dd11607890, L_000001dd11607890, L_000001dd11607890;
LS_000001dd11600950_1_0 .concat [ 4 4 4 4], LS_000001dd11600950_0_0, LS_000001dd11600950_0_4, LS_000001dd11600950_0_8, LS_000001dd11600950_0_12;
LS_000001dd11600950_1_4 .concat [ 4 4 4 4], LS_000001dd11600950_0_16, LS_000001dd11600950_0_20, LS_000001dd11600950_0_24, LS_000001dd11600950_0_28;
L_000001dd11600950 .concat [ 16 16 0 0], LS_000001dd11600950_1_0, LS_000001dd11600950_1_4;
S_000001dd115d14b0 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_000001dd1141d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000001dd115f2680_0 .net "Write_Data", 31 0, v000001dd115c4d00_0;  alias, 1 drivers
v000001dd115f2d60_0 .net "addr", 31 0, v000001dd115c5b60_0;  alias, 1 drivers
v000001dd115f1dc0_0 .net "clk", 0 0, L_000001dd11542990;  alias, 1 drivers
v000001dd115f1500_0 .net "mem_out", 31 0, v000001dd115f3580_0;  alias, 1 drivers
v000001dd115f0ec0_0 .net "mem_read", 0 0, v000001dd115c4c60_0;  alias, 1 drivers
v000001dd115f1fa0_0 .net "mem_write", 0 0, v000001dd115c3f40_0;  alias, 1 drivers
S_000001dd115d1190 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000001dd115d14b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000001dd115f1280 .array "DataMem", 1023 0, 31 0;
v000001dd115f1140_0 .net "Data_In", 31 0, v000001dd115c4d00_0;  alias, 1 drivers
v000001dd115f3580_0 .var "Data_Out", 31 0;
v000001dd115f13c0_0 .net "Write_en", 0 0, v000001dd115c3f40_0;  alias, 1 drivers
v000001dd115f11e0_0 .net "addr", 31 0, v000001dd115c5b60_0;  alias, 1 drivers
v000001dd115f3620_0 .net "clk", 0 0, L_000001dd11542990;  alias, 1 drivers
v000001dd115f1460_0 .var/i "i", 31 0;
S_000001dd115d1640 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_000001dd1141d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000001dd115fde90 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dd115fdec8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dd115fdf00 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dd115fdf38 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dd115fdf70 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dd115fdfa8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dd115fdfe0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dd115fe018 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dd115fe050 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dd115fe088 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dd115fe0c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dd115fe0f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dd115fe130 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dd115fe168 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dd115fe1a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dd115fe1d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dd115fe210 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dd115fe248 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dd115fe280 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dd115fe2b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dd115fe2f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dd115fe328 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dd115fe360 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dd115fe398 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dd115fe3d0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001dd115f15a0_0 .net "MEM_ALU_OUT", 31 0, v000001dd115c5b60_0;  alias, 1 drivers
v000001dd115f2220_0 .net "MEM_Data_mem_out", 31 0, v000001dd115f3580_0;  alias, 1 drivers
v000001dd115f1e60_0 .net "MEM_memread", 0 0, v000001dd115c4c60_0;  alias, 1 drivers
v000001dd115f2ae0_0 .net "MEM_opcode", 11 0, v000001dd115c39a0_0;  alias, 1 drivers
v000001dd115f1640_0 .net "MEM_rd_ind", 4 0, v000001dd115c3b80_0;  alias, 1 drivers
v000001dd115f1780_0 .net "MEM_rd_indzero", 0 0, v000001dd115c4a80_0;  alias, 1 drivers
v000001dd115f2b80_0 .net "MEM_regwrite", 0 0, v000001dd115c44e0_0;  alias, 1 drivers
v000001dd115f1be0_0 .var "WB_ALU_OUT", 31 0;
v000001dd115f1820_0 .var "WB_Data_mem_out", 31 0;
v000001dd115f18c0_0 .var "WB_memread", 0 0;
v000001dd115f1c80_0 .var "WB_rd_ind", 4 0;
v000001dd115f1f00_0 .var "WB_rd_indzero", 0 0;
v000001dd115f2040_0 .var "WB_regwrite", 0 0;
v000001dd115f20e0_0 .net "clk", 0 0, L_000001dd1161e410;  1 drivers
v000001dd115f22c0_0 .var "hlt", 0 0;
v000001dd115f2360_0 .net "rst", 0 0, v000001dd11603ab0_0;  alias, 1 drivers
E_000001dd1154d030 .event posedge, v000001dd115c4580_0, v000001dd115f20e0_0;
S_000001dd115d1c80 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_000001dd1141d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000001dd1161e4f0 .functor AND 32, v000001dd115f1820_0, L_000001dd11671390, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dd1161e560 .functor NOT 1, v000001dd115f18c0_0, C4<0>, C4<0>, C4<0>;
L_000001dd1161e640 .functor AND 32, v000001dd115f1be0_0, L_000001dd11670ad0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dd1161e5d0 .functor OR 32, L_000001dd1161e4f0, L_000001dd1161e640, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dd115f2400_0 .net "Write_Data_RegFile", 31 0, L_000001dd1161e5d0;  alias, 1 drivers
v000001dd115f25e0_0 .net *"_ivl_0", 31 0, L_000001dd11671390;  1 drivers
v000001dd115f2c20_0 .net *"_ivl_2", 31 0, L_000001dd1161e4f0;  1 drivers
v000001dd115f2cc0_0 .net *"_ivl_4", 0 0, L_000001dd1161e560;  1 drivers
v000001dd115f2e00_0 .net *"_ivl_6", 31 0, L_000001dd11670ad0;  1 drivers
v000001dd115f3b20_0 .net *"_ivl_8", 31 0, L_000001dd1161e640;  1 drivers
v000001dd115f38a0_0 .net "alu_out", 31 0, v000001dd115f1be0_0;  alias, 1 drivers
v000001dd115f3da0_0 .net "mem_out", 31 0, v000001dd115f1820_0;  alias, 1 drivers
v000001dd115f36c0_0 .net "mem_read", 0 0, v000001dd115f18c0_0;  alias, 1 drivers
LS_000001dd11671390_0_0 .concat [ 1 1 1 1], v000001dd115f18c0_0, v000001dd115f18c0_0, v000001dd115f18c0_0, v000001dd115f18c0_0;
LS_000001dd11671390_0_4 .concat [ 1 1 1 1], v000001dd115f18c0_0, v000001dd115f18c0_0, v000001dd115f18c0_0, v000001dd115f18c0_0;
LS_000001dd11671390_0_8 .concat [ 1 1 1 1], v000001dd115f18c0_0, v000001dd115f18c0_0, v000001dd115f18c0_0, v000001dd115f18c0_0;
LS_000001dd11671390_0_12 .concat [ 1 1 1 1], v000001dd115f18c0_0, v000001dd115f18c0_0, v000001dd115f18c0_0, v000001dd115f18c0_0;
LS_000001dd11671390_0_16 .concat [ 1 1 1 1], v000001dd115f18c0_0, v000001dd115f18c0_0, v000001dd115f18c0_0, v000001dd115f18c0_0;
LS_000001dd11671390_0_20 .concat [ 1 1 1 1], v000001dd115f18c0_0, v000001dd115f18c0_0, v000001dd115f18c0_0, v000001dd115f18c0_0;
LS_000001dd11671390_0_24 .concat [ 1 1 1 1], v000001dd115f18c0_0, v000001dd115f18c0_0, v000001dd115f18c0_0, v000001dd115f18c0_0;
LS_000001dd11671390_0_28 .concat [ 1 1 1 1], v000001dd115f18c0_0, v000001dd115f18c0_0, v000001dd115f18c0_0, v000001dd115f18c0_0;
LS_000001dd11671390_1_0 .concat [ 4 4 4 4], LS_000001dd11671390_0_0, LS_000001dd11671390_0_4, LS_000001dd11671390_0_8, LS_000001dd11671390_0_12;
LS_000001dd11671390_1_4 .concat [ 4 4 4 4], LS_000001dd11671390_0_16, LS_000001dd11671390_0_20, LS_000001dd11671390_0_24, LS_000001dd11671390_0_28;
L_000001dd11671390 .concat [ 16 16 0 0], LS_000001dd11671390_1_0, LS_000001dd11671390_1_4;
LS_000001dd11670ad0_0_0 .concat [ 1 1 1 1], L_000001dd1161e560, L_000001dd1161e560, L_000001dd1161e560, L_000001dd1161e560;
LS_000001dd11670ad0_0_4 .concat [ 1 1 1 1], L_000001dd1161e560, L_000001dd1161e560, L_000001dd1161e560, L_000001dd1161e560;
LS_000001dd11670ad0_0_8 .concat [ 1 1 1 1], L_000001dd1161e560, L_000001dd1161e560, L_000001dd1161e560, L_000001dd1161e560;
LS_000001dd11670ad0_0_12 .concat [ 1 1 1 1], L_000001dd1161e560, L_000001dd1161e560, L_000001dd1161e560, L_000001dd1161e560;
LS_000001dd11670ad0_0_16 .concat [ 1 1 1 1], L_000001dd1161e560, L_000001dd1161e560, L_000001dd1161e560, L_000001dd1161e560;
LS_000001dd11670ad0_0_20 .concat [ 1 1 1 1], L_000001dd1161e560, L_000001dd1161e560, L_000001dd1161e560, L_000001dd1161e560;
LS_000001dd11670ad0_0_24 .concat [ 1 1 1 1], L_000001dd1161e560, L_000001dd1161e560, L_000001dd1161e560, L_000001dd1161e560;
LS_000001dd11670ad0_0_28 .concat [ 1 1 1 1], L_000001dd1161e560, L_000001dd1161e560, L_000001dd1161e560, L_000001dd1161e560;
LS_000001dd11670ad0_1_0 .concat [ 4 4 4 4], LS_000001dd11670ad0_0_0, LS_000001dd11670ad0_0_4, LS_000001dd11670ad0_0_8, LS_000001dd11670ad0_0_12;
LS_000001dd11670ad0_1_4 .concat [ 4 4 4 4], LS_000001dd11670ad0_0_16, LS_000001dd11670ad0_0_20, LS_000001dd11670ad0_0_24, LS_000001dd11670ad0_0_28;
L_000001dd11670ad0 .concat [ 16 16 0 0], LS_000001dd11670ad0_1_0, LS_000001dd11670ad0_1_4;
    .scope S_000001dd115d1960;
T_0 ;
    %wait E_000001dd1154c2b0;
    %load/vec4 v000001dd115eff20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001dd115f0100_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001dd115ee800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001dd115f0b00_0;
    %assign/vec4 v000001dd115f0100_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001dd115d2900;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dd115f06a0_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001dd115f06a0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001dd115f06a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd115f0880, 0, 4;
    %load/vec4 v000001dd115f06a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dd115f06a0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd115f0880, 0, 4;
    %pushi/vec4 88192, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd115f0880, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd115f0880, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd115f0880, 0, 4;
    %pushi/vec4 71712, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd115f0880, 0, 4;
    %pushi/vec4 4931618, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd115f0880, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd115f0880, 0, 4;
    %pushi/vec4 333447174, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd115f0880, 0, 4;
    %pushi/vec4 2890072064, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd115f0880, 0, 4;
    %pushi/vec4 2890072065, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd115f0880, 0, 4;
    %pushi/vec4 541196290, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd115f0880, 0, 4;
    %pushi/vec4 543424511, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd115f0880, 0, 4;
    %pushi/vec4 268500985, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd115f0880, 0, 4;
    %pushi/vec4 537067520, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd115f0880, 0, 4;
    %pushi/vec4 275447824, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd115f0880, 0, 4;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd115f0880, 0, 4;
    %pushi/vec4 735264, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd115f0880, 0, 4;
    %pushi/vec4 14891042, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd115f0880, 0, 4;
    %pushi/vec4 277282826, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd115f0880, 0, 4;
    %pushi/vec4 2357526528, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd115f0880, 0, 4;
    %pushi/vec4 2357592065, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd115f0880, 0, 4;
    %pushi/vec4 10895394, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd115f0880, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd115f0880, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd115f0880, 0, 4;
    %pushi/vec4 2894397441, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd115f0880, 0, 4;
    %pushi/vec4 2894462976, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd115f0880, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd115f0880, 0, 4;
    %pushi/vec4 268500983, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd115f0880, 0, 4;
    %pushi/vec4 543358977, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd115f0880, 0, 4;
    %pushi/vec4 268500977, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd115f0880, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd115f0880, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd115f0880, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd115f0880, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd115f0880, 0, 4;
    %end;
    .thread T_1;
    .scope S_000001dd115d0ce0;
T_2 ;
    %wait E_000001dd1154d870;
    %load/vec4 v000001dd115f07e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001dd115df5b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd115df3d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dd115effc0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dd115efa20_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dd115f0920_0, 0;
    %assign/vec4 v000001dd115ee6c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001dd115ee760_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001dd115f0740_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001dd115df5b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd115df3d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dd115effc0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dd115efa20_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dd115f0920_0, 0;
    %assign/vec4 v000001dd115ee6c0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001dd115ee760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001dd115ef520_0;
    %assign/vec4 v000001dd115df3d0_0, 0;
    %load/vec4 v000001dd115ef020_0;
    %assign/vec4 v000001dd115df5b0_0, 0;
    %load/vec4 v000001dd115ef520_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001dd115efa20_0, 0;
    %load/vec4 v000001dd115ef520_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd115ee6c0_0, 4, 5;
    %load/vec4 v000001dd115ef520_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000001dd115ef520_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd115ee6c0_0, 4, 5;
    %load/vec4 v000001dd115ef520_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001dd115ef520_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001dd115ef520_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001dd115ef520_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000001dd115ef520_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000001dd115ef520_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000001dd115f0920_0, 0;
    %load/vec4 v000001dd115ef520_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000001dd115ef520_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001dd115effc0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001dd115ef520_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001dd115effc0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001dd115ef520_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001dd115effc0_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001dd115d2770;
T_3 ;
    %wait E_000001dd1154c2b0;
    %load/vec4 v000001dd115de890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dd115dc810_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001dd115dc810_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001dd115dc810_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd115ddad0, 0, 4;
    %load/vec4 v000001dd115dc810_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dd115dc810_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001dd115dd0d0_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000001dd115dd7b0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001dd115dda30_0;
    %load/vec4 v000001dd115dd0d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd115ddad0, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd115ddad0, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001dd115d2770;
T_4 ;
    %wait E_000001dd1154d430;
    %load/vec4 v000001dd115dd0d0_0;
    %load/vec4 v000001dd115deb10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000001dd115dd0d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001dd115dd7b0_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001dd115dda30_0;
    %assign/vec4 v000001dd115dce50_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001dd115deb10_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001dd115ddad0, 4;
    %assign/vec4 v000001dd115dce50_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001dd115d2770;
T_5 ;
    %wait E_000001dd1154d430;
    %load/vec4 v000001dd115dd0d0_0;
    %load/vec4 v000001dd115dd350_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000001dd115dd0d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001dd115dd7b0_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001dd115dda30_0;
    %assign/vec4 v000001dd115de570_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001dd115dd350_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001dd115ddad0, 4;
    %assign/vec4 v000001dd115de570_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001dd115d2770;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000001dd115d1e10;
    %jmp t_0;
    .scope S_000001dd115d1e10;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dd115dcf90_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001dd115dcf90_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001dd115dcf90_0;
    %ix/getv/s 4, v000001dd115dcf90_0;
    %load/vec4a v000001dd115ddad0, 4;
    %ix/getv/s 4, v000001dd115dcf90_0;
    %load/vec4a v000001dd115ddad0, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001dd115dcf90_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dd115dcf90_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001dd115d2770;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000001dd115d25e0;
T_7 ;
    %wait E_000001dd1154d130;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dd115dafb0_0, 0, 32;
    %load/vec4 v000001dd115db230_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001dd115db230_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001dd115db0f0_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001dd115dafb0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001dd115db230_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001dd115db230_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001dd115db230_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001dd115db0f0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001dd115dafb0_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001dd115db0f0_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000001dd115db0f0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001dd115dafb0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001dd115d1320;
T_8 ;
    %wait E_000001dd1154c2b0;
    %load/vec4 v000001dd115d83f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001dd115d92f0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001dd115d7c70_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001dd115d7c70_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001dd115d92f0_0;
    %load/vec4 v000001dd115d91b0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001dd115d92f0_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001dd115d92f0_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001dd115d92f0_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001dd115d92f0_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001dd115d92f0_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001dd115d92f0_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001dd115d1320;
T_9 ;
    %wait E_000001dd1154c2b0;
    %load/vec4 v000001dd115d83f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dd115d9430_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001dd115d9110_0;
    %assign/vec4 v000001dd115d9430_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001dd115d2130;
T_10 ;
    %wait E_000001dd1154d2b0;
    %load/vec4 v000001dd115dc4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd115db370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd115dc270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dd115db690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd115d8350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd115d8490_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001dd115d8170_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000001dd115d9f70_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000001dd115d8990_0;
    %load/vec4 v000001dd115d88f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000001dd115d85d0_0;
    %load/vec4 v000001dd115d88f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000001dd115d7810_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000001dd115d9070_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000001dd115d8990_0;
    %load/vec4 v000001dd115d87b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000001dd115d85d0_0;
    %load/vec4 v000001dd115d87b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dd115db370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dd115dc270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dd115db690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd115d8350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dd115d8490_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001dd115d8530_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dd115db370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd115dc270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd115db690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dd115d8350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dd115d8490_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd115db370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd115dc270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dd115db690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dd115d8350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dd115d8490_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001dd115d17d0;
T_11 ;
    %wait E_000001dd1154c630;
    %load/vec4 v000001dd115d33e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001dd115d4ba0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd115d4880_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd115d5320_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd115d3200_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd115d4240_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd115d30c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd115d5140_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd115d3ca0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd115d4740_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd115d2ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd115d4100_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd115d3b60_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd115d3ac0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd115d51e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd115d3a20_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dd115d4600_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dd115d4b00_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dd115d49c0_0, 0;
    %assign/vec4 v000001dd115d3fc0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001dd115d4ec0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001dd115d5460_0;
    %assign/vec4 v000001dd115d3fc0_0, 0;
    %load/vec4 v000001dd115d2e40_0;
    %assign/vec4 v000001dd115d49c0_0, 0;
    %load/vec4 v000001dd115d3020_0;
    %assign/vec4 v000001dd115d4b00_0, 0;
    %load/vec4 v000001dd115d47e0_0;
    %assign/vec4 v000001dd115d4600_0, 0;
    %load/vec4 v000001dd115d41a0_0;
    %assign/vec4 v000001dd115d3a20_0, 0;
    %load/vec4 v000001dd115d2f80_0;
    %assign/vec4 v000001dd115d51e0_0, 0;
    %load/vec4 v000001dd115d3340_0;
    %assign/vec4 v000001dd115d3ac0_0, 0;
    %load/vec4 v000001dd115d5000_0;
    %assign/vec4 v000001dd115d3b60_0, 0;
    %load/vec4 v000001dd115d4f60_0;
    %assign/vec4 v000001dd115d4100_0, 0;
    %load/vec4 v000001dd115d46a0_0;
    %assign/vec4 v000001dd115d2ee0_0, 0;
    %load/vec4 v000001dd115d2da0_0;
    %assign/vec4 v000001dd115d4740_0, 0;
    %load/vec4 v000001dd115d4920_0;
    %assign/vec4 v000001dd115d3ca0_0, 0;
    %load/vec4 v000001dd115d38e0_0;
    %assign/vec4 v000001dd115d5140_0, 0;
    %load/vec4 v000001dd115d4420_0;
    %assign/vec4 v000001dd115d30c0_0, 0;
    %load/vec4 v000001dd115d3840_0;
    %assign/vec4 v000001dd115d4240_0, 0;
    %load/vec4 v000001dd115d53c0_0;
    %assign/vec4 v000001dd115d3200_0, 0;
    %load/vec4 v000001dd115d5280_0;
    %assign/vec4 v000001dd115d5320_0, 0;
    %load/vec4 v000001dd115d42e0_0;
    %assign/vec4 v000001dd115d4880_0, 0;
    %load/vec4 v000001dd115d4a60_0;
    %assign/vec4 v000001dd115d4ba0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001dd115d4ba0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd115d4880_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd115d5320_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd115d3200_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd115d4240_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd115d30c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd115d5140_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd115d3ca0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd115d4740_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd115d2ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd115d4100_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd115d3b60_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd115d3ac0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd115d51e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd115d3a20_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dd115d4600_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dd115d4b00_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dd115d49c0_0, 0;
    %assign/vec4 v000001dd115d3fc0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001dd115d22c0;
T_12 ;
    %wait E_000001dd1154bff0;
    %load/vec4 v000001dd115d96b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001dd115d5e60_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd115d5640_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd115d6220_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd115d58c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd115d5dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd115d5820_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd115d56e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd115d5960_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd115d5be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd115d5aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd115d5a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd115d5f00_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd115d6680_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd115d5fa0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd115d5500_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dd115d5c80_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dd115d65e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dd115d64a0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001dd115d5b40_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd115d55a0_0, 0;
    %assign/vec4 v000001dd115d67c0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001dd115d7b30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001dd115d37a0_0;
    %assign/vec4 v000001dd115d67c0_0, 0;
    %load/vec4 v000001dd115d3520_0;
    %assign/vec4 v000001dd115d55a0_0, 0;
    %load/vec4 v000001dd115d6a40_0;
    %assign/vec4 v000001dd115d5b40_0, 0;
    %load/vec4 v000001dd115d6180_0;
    %assign/vec4 v000001dd115d64a0_0, 0;
    %load/vec4 v000001dd115d6400_0;
    %assign/vec4 v000001dd115d65e0_0, 0;
    %load/vec4 v000001dd115d62c0_0;
    %assign/vec4 v000001dd115d5c80_0, 0;
    %load/vec4 v000001dd115d35c0_0;
    %assign/vec4 v000001dd115d5500_0, 0;
    %load/vec4 v000001dd115d5d20_0;
    %assign/vec4 v000001dd115d5fa0_0, 0;
    %load/vec4 v000001dd115d6b80_0;
    %assign/vec4 v000001dd115d6680_0, 0;
    %load/vec4 v000001dd115d69a0_0;
    %assign/vec4 v000001dd115d5f00_0, 0;
    %load/vec4 v000001dd115d6860_0;
    %assign/vec4 v000001dd115d5a00_0, 0;
    %load/vec4 v000001dd115d6720_0;
    %assign/vec4 v000001dd115d5aa0_0, 0;
    %load/vec4 v000001dd115d60e0_0;
    %assign/vec4 v000001dd115d5be0_0, 0;
    %load/vec4 v000001dd115d6540_0;
    %assign/vec4 v000001dd115d5960_0, 0;
    %load/vec4 v000001dd115d6360_0;
    %assign/vec4 v000001dd115d56e0_0, 0;
    %load/vec4 v000001dd115d6040_0;
    %assign/vec4 v000001dd115d5820_0, 0;
    %load/vec4 v000001dd115d6ae0_0;
    %assign/vec4 v000001dd115d5dc0_0, 0;
    %load/vec4 v000001dd115d5780_0;
    %assign/vec4 v000001dd115d58c0_0, 0;
    %load/vec4 v000001dd115d3700_0;
    %assign/vec4 v000001dd115d6220_0, 0;
    %load/vec4 v000001dd115d3660_0;
    %assign/vec4 v000001dd115d5640_0, 0;
    %load/vec4 v000001dd115d6900_0;
    %assign/vec4 v000001dd115d5e60_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001dd115d5e60_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd115d5640_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd115d6220_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd115d58c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd115d5dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd115d5820_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd115d56e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd115d5960_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd115d5be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd115d5aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd115d5a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd115d5f00_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd115d6680_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd115d5fa0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd115d5500_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dd115d5c80_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dd115d65e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dd115d64a0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001dd115d5b40_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd115d55a0_0, 0;
    %assign/vec4 v000001dd115d67c0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001dd113ada40;
T_13 ;
    %wait E_000001dd1154beb0;
    %load/vec4 v000001dd115c9530_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dd115c8630_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dd115c8630_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dd115c8630_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dd115c8630_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dd115c8630_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dd115c8630_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dd115c8630_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dd115c8630_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001dd115c8630_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001dd115c8630_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001dd115c8630_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001dd115c8630_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001dd115c8630_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001dd115c8630_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001dd115c8630_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001dd115c8630_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001dd115c8630_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001dd115c8630_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001dd115c8630_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001dd115c8630_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001dd115c8630_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001dd115c8630_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001dd113ad8b0;
T_14 ;
    %wait E_000001dd1154c230;
    %load/vec4 v000001dd115c7eb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000001dd115c8c70_0;
    %pad/u 33;
    %load/vec4 v000001dd115c8090_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000001dd115c92b0_0, 0;
    %assign/vec4 v000001dd115c7ff0_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000001dd115c8c70_0;
    %pad/u 33;
    %load/vec4 v000001dd115c8090_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000001dd115c92b0_0, 0;
    %assign/vec4 v000001dd115c7ff0_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000001dd115c8c70_0;
    %pad/u 33;
    %load/vec4 v000001dd115c8090_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000001dd115c92b0_0, 0;
    %assign/vec4 v000001dd115c7ff0_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000001dd115c8c70_0;
    %pad/u 33;
    %load/vec4 v000001dd115c8090_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000001dd115c92b0_0, 0;
    %assign/vec4 v000001dd115c7ff0_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000001dd115c8c70_0;
    %pad/u 33;
    %load/vec4 v000001dd115c8090_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000001dd115c92b0_0, 0;
    %assign/vec4 v000001dd115c7ff0_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000001dd115c8c70_0;
    %pad/u 33;
    %load/vec4 v000001dd115c8090_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000001dd115c92b0_0, 0;
    %assign/vec4 v000001dd115c7ff0_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000001dd115c8090_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000001dd115c7ff0_0;
    %load/vec4 v000001dd115c8090_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001dd115c8c70_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001dd115c8090_0;
    %sub;
    %part/u 1;
    %load/vec4 v000001dd115c8090_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000001dd115c7ff0_0, 0;
    %load/vec4 v000001dd115c8c70_0;
    %ix/getv 4, v000001dd115c8090_0;
    %shiftl 4;
    %assign/vec4 v000001dd115c92b0_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000001dd115c8090_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000001dd115c7ff0_0;
    %load/vec4 v000001dd115c8090_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001dd115c8c70_0;
    %load/vec4 v000001dd115c8090_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000001dd115c8090_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000001dd115c7ff0_0, 0;
    %load/vec4 v000001dd115c8c70_0;
    %ix/getv 4, v000001dd115c8090_0;
    %shiftr 4;
    %assign/vec4 v000001dd115c92b0_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dd115c7ff0_0, 0;
    %load/vec4 v000001dd115c8c70_0;
    %load/vec4 v000001dd115c8090_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000001dd115c92b0_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dd115c7ff0_0, 0;
    %load/vec4 v000001dd115c8090_0;
    %load/vec4 v000001dd115c8c70_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000001dd115c92b0_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001dd114169a0;
T_15 ;
    %wait E_000001dd1154bc70;
    %load/vec4 v000001dd115c4580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000001dd115c4a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd115c44e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd115c3f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd115c4c60_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001dd115c39a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dd115c3b80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd115c4d00_0, 0;
    %assign/vec4 v000001dd115c5b60_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001dd114e8370_0;
    %assign/vec4 v000001dd115c5b60_0, 0;
    %load/vec4 v000001dd115c3fe0_0;
    %assign/vec4 v000001dd115c4d00_0, 0;
    %load/vec4 v000001dd115c3540_0;
    %assign/vec4 v000001dd115c3b80_0, 0;
    %load/vec4 v000001dd114cfca0_0;
    %assign/vec4 v000001dd115c39a0_0, 0;
    %load/vec4 v000001dd114e84b0_0;
    %assign/vec4 v000001dd115c4c60_0, 0;
    %load/vec4 v000001dd114cec60_0;
    %assign/vec4 v000001dd115c3f40_0, 0;
    %load/vec4 v000001dd115c4940_0;
    %assign/vec4 v000001dd115c44e0_0, 0;
    %load/vec4 v000001dd115c5520_0;
    %assign/vec4 v000001dd115c4a80_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001dd115d1190;
T_16 ;
    %wait E_000001dd1154d430;
    %load/vec4 v000001dd115f13c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000001dd115f1140_0;
    %load/vec4 v000001dd115f11e0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd115f1280, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001dd115d1190;
T_17 ;
    %wait E_000001dd1154d430;
    %load/vec4 v000001dd115f11e0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001dd115f1280, 4;
    %assign/vec4 v000001dd115f3580_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001dd115d1190;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dd115f1460_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001dd115f1460_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001dd115f1460_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd115f1280, 0, 4;
    %load/vec4 v000001dd115f1460_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dd115f1460_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_000001dd115d1190;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dd115f1460_0, 0, 32;
T_19.0 ;
    %load/vec4 v000001dd115f1460_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000001dd115f1460_0;
    %load/vec4a v000001dd115f1280, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000001dd115f1460_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001dd115f1460_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dd115f1460_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000001dd115d1640;
T_20 ;
    %wait E_000001dd1154d030;
    %load/vec4 v000001dd115f2360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000001dd115f1f00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd115f22c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd115f2040_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd115f18c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dd115f1c80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd115f1820_0, 0;
    %assign/vec4 v000001dd115f1be0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001dd115f15a0_0;
    %assign/vec4 v000001dd115f1be0_0, 0;
    %load/vec4 v000001dd115f2220_0;
    %assign/vec4 v000001dd115f1820_0, 0;
    %load/vec4 v000001dd115f1e60_0;
    %assign/vec4 v000001dd115f18c0_0, 0;
    %load/vec4 v000001dd115f1640_0;
    %assign/vec4 v000001dd115f1c80_0, 0;
    %load/vec4 v000001dd115f2b80_0;
    %assign/vec4 v000001dd115f2040_0, 0;
    %load/vec4 v000001dd115f1780_0;
    %assign/vec4 v000001dd115f1f00_0, 0;
    %load/vec4 v000001dd115f2ae0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000001dd115f22c0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001dd1141d800;
T_21 ;
    %wait E_000001dd1154c130;
    %load/vec4 v000001dd11604550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001dd11603830_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001dd11603830_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001dd11603830_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001dd11379f60;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd11603a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd11603ab0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001dd11379f60;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000001dd11603a10_0;
    %inv;
    %assign/vec4 v000001dd11603a10_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000001dd11379f60;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./BubbleSort(Silicore_BenchMark)/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dd11603ab0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd11603ab0_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000001dd116045f0_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
