Info (10281): Verilog HDL Declaration information at gb_dmg.sv(30): object "VGA_CLK" differs only in case from object "vga_clk" in the same scope File: Z:/GitHub/ECE4514/finalproject-sv-gb-dmg/src/gb_dmg.sv Line: 30
Info (10281): Verilog HDL Declaration information at sys_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: Z:/GitHub/ECE4514/finalproject-sv-gb-dmg/src/sys/synthesis/submodules/sys_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at sys_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: Z:/GitHub/ECE4514/finalproject-sv-gb-dmg/src/sys/synthesis/submodules/sys_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at sys_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: Z:/GitHub/ECE4514/finalproject-sv-gb-dmg/src/sys/synthesis/submodules/sys_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at sys_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: Z:/GitHub/ECE4514/finalproject-sv-gb-dmg/src/sys/synthesis/submodules/sys_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at sys_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: Z:/GitHub/ECE4514/finalproject-sv-gb-dmg/src/sys/synthesis/submodules/sys_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at sys_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: Z:/GitHub/ECE4514/finalproject-sv-gb-dmg/src/sys/synthesis/submodules/sys_mm_interconnect_0_router.sv Line: 49
Warning (10273): Verilog HDL warning at sys_sdram_cntrlr_test_component.v(236): extended using "x" or "z" File: Z:/GitHub/ECE4514/finalproject-sv-gb-dmg/src/sys/synthesis/submodules/sys_sdram_cntrlr_test_component.v Line: 236
Warning (10273): Verilog HDL warning at sys_sdram_cntrlr_test_component.v(237): extended using "x" or "z" File: Z:/GitHub/ECE4514/finalproject-sv-gb-dmg/src/sys/synthesis/submodules/sys_sdram_cntrlr_test_component.v Line: 237
