# ğŸ¥¤ Vending Machine FSM (Mealy Model)

> **A Verilog implementation of a Mealy state machine** that dispenses a product worth **Rs. 15**, accepts only **Rs. 5** and **Rs. 10** coins, and even gives change if you overpay.  
> Built with â¤ï¸ for **FPGA / Digital Design learners**.

---

<p align="center">
  <img src="thumbnail.png" alt="Vending Machine FSM Thumbnail" width="800">
</p>


---

## 1ï¸âƒ£ Problem Understanding

Weâ€™re designing a **Mealy model vending machine** that:

- Accepts only **Rs. 5** and **Rs. 10** coins  
- Product price: **Rs. 15**  
- If Rs. 20 is inserted â†’ delivers product + returns Rs. 5  
- **Inputs:**
  - `I` â€” Coin insertion signal (1 = coin inserted, else 0)
  - `J` â€” Coin type (0 for Rs. 5, 1 for Rs. 10)
- **Outputs:**
  - `X` â€” Product delivery signal
  - `Y` â€” Rs. 5 return signal

---

## 2ï¸âƒ£ State Machine Analysis

### State Definitions

| State | Name            | Meaning        |
|-------|-----------------|----------------|
| a     | `S_IDLE`        | Rs. 0 received |
| b     | `S_5_RUPEES`    | Rs. 5 received |
| c     | `S_10_RUPEES`   | Rs. 10 received |

---

### State Encoding

We will use **binary encoding** (2 bits):

| State         | Encoding |
|---------------|----------|
| S_IDLE        | `2'b00`  |
| S_5_RUPEES    | `2'b01`  |
| S_10_RUPEES   | `2'b10`  |

---

### State Diagram 

```mermaid
stateDiagram-v2
    [*] --> S_IDLE

    S_IDLE --> S_5_RUPEES: I=1, J=0 (Rs. 5)
    S_IDLE --> S_10_RUPEES: I=1, J=1 (Rs. 10)
    S_IDLE --> S_IDLE: I=0

    S_5_RUPEES --> S_10_RUPEES: I=1, J=0 (Rs. 5)
    S_5_RUPEES --> S_IDLE: I=1, J=1 / X=1, Y=0
    S_5_RUPEES --> S_5_RUPEES: I=0

    S_10_RUPEES --> S_IDLE: I=1, J=0 / X=1, Y=0
    S_10_RUPEES --> S_IDLE: I=1, J=1 / X=1, Y=1
    S_10_RUPEES --> S_10_RUPEES: I=0
````

---

## 3ï¸âƒ£ State Transitions

#### **S\_IDLE**

* `I=0` â†’ Stay in `S_IDLE`
* `I=1 & J=0` â†’ Go to `S_5_RUPEES`, X=0, Y=0
* `I=1 & J=1` â†’ Go to `S_10_RUPEES`, X=0, Y=0

#### **S\_5\_RUPEES**

* `I=0` â†’ Stay in `S_5_RUPEES`
* `I=1 & J=0` â†’ Go to `S_10_RUPEES`, X=0, Y=0
* `I=1 & J=1` â†’ Deliver product (X=1, Y=0), go to `S_IDLE`

#### **S\_10\_RUPEES**

* `I=0` â†’ Stay in `S_10_RUPEES`
* `I=1 & J=0` â†’ Deliver product (X=1, Y=0), go to `S_IDLE`
* `I=1 & J=1` â†’ Deliver product + return Rs. 5 (X=1, Y=1), go to `S_IDLE`

---

## ğŸ–¥ Simulation Commands

```bash
# Compile
iverilog -o vending_machine_tb vending_machine.v vending_machine_tb.v

# Run Simulation
vvp vending_machine_tb

# View Waveform
gtkwave vending_machine_tb.vcd
```

---

## ğŸš€ Future Improvements

1. ğŸ’² **Configurable Pricing** â€“ Change price without modifying HDL
2. ğŸ’° **More Coin Types** â€“ Rs. 2, Rs. 20, and digital payments
3. ğŸ”„ **General Change Return** â€“ Return any change amount
4. ğŸ›’ **Multi-Product Support** â€“ Different prices per product
5. âš  **Error Handling** â€“ Detect jams, invalid coins, double insertions
6. ğŸ”‹ **Low Power Mode** â€“ Clock gating in idle state
7. ğŸ›  **Parameterization** â€“ Easily scalable FSM
8. âœ… **Glitch-Free Outputs** â€“ Registered outputs to avoid hazards
9. ğŸ” **BIST Mode** â€“ Built-in self-test for maintenance
10. ğŸ” **Security** â€“ Lock system, tamper detection, event logging

---

## ğŸ“Š Impact

> This design moves beyond a classroom demo to a **scalable, configurable, and production-ready vending machine controller** â€” adaptable for multiple products, dynamic pricing, robust error handling, and power efficiency.

---

## ğŸ“‚ Repository Structure

```
ğŸ“ vending_machine_fsm
 â”œâ”€â”€ vending_machine.v                       # Main FSM Verilog module
 â”œâ”€â”€ vending_machine_tb.v                    # Testbench
 â”œâ”€â”€ Wave form                               # Simulation Waveform File
 â”œâ”€â”€ Circuit.png                             # Circuit diagram of the vending machine
 â”œâ”€â”€ State_Table.png                         # State transition table
 â”œâ”€â”€ ASM_Chart.png                           # Algorithmic State Machine chart
 â”œâ”€â”€ Design_Equations.png                    # Boolean equations for design
 â”œâ”€â”€ README.md                               # This file ğŸ˜„
```

---

## ğŸ† Key Learning Points

* Designing **Mealy FSMs** in Verilog
* Binary state encoding & state transitions
* Handling synchronous and asynchronous signals
* Creating clean testbenches for digital systems

---

ğŸ’¡ **Pro Tip:**
Want to make it industry-ready?<br>
âœ… Parameterize everything<br>
âœ… Keep outputs glitch-free<br>
âœ… Add fault detection logic<br>

```
