Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 734553be55f44884838817fb3144665c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uram_2w_2r_x4_tb_behav xil_defaultlib.uram_2w_2r_x4_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=2621...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=26...
Compiling module xil_defaultlib.uram_2w_2r
Compiling module xil_defaultlib.uramx4_uram_2w_2r_0_3
Compiling module xil_defaultlib.uramx4_uram_2w_2r_0_4
Compiling module xil_defaultlib.uramx4_uram_2w_2r_1_1
Compiling module xil_defaultlib.uramx4_uram_2w_2r_2_0
Compiling module xil_defaultlib.uramx4
Compiling module xil_defaultlib.uramx4_wrapper
Compiling module xil_defaultlib.uram_2w_2r_x4
Compiling module xil_defaultlib.uram_2w_2r_x4_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uram_2w_2r_x4_tb_behav
