Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 07e1005bd449486f8f6f769cddf29d74 --debug typical --relax -L xil_defaultlib -L secureip --snapshot port_dizi_ornek_behav xil_defaultlib.port_dizi_ornek -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.port_dizi_paket
Compiling architecture behavioral of entity xil_defaultlib.port_dizi_ornek
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot port_dizi_ornek_behav
