 Timing Path to OVF 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : OVF 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 3.08001  4.57405  7.65406           3       54.8186  c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.2480          1.8122                                      A             | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X1 Rise  0.0540 0.0540 0.2510 44.4744  64.5764  109.051           68      54.8186  AL   K        | 
| Data Path:                                                                                                                                  | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.0940 0.0400 0.2480          0.949653                                    L             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2050 0.1110 0.0110 0.42588  6.58518  7.01106           1       54.8186                | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2050 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2360 0.0310 0.0080 13.3114  23.7519  37.0633           20      54.8186                | 
|    i_0_16/Res_imm[0]                          Fall  0.2360 0.0000                                                                           | 
|    i_0_16/i_123/A3              OR3_X4        Fall  0.2360 0.0000 0.0080          3.25625                                                   | 
|    i_0_16/i_123/ZN              OR3_X4        Fall  0.3100 0.0740 0.0130 1.02896  6.71456  7.74352           3       54.8186                | 
|    i_0_16/i_122/A1              OR2_X4        Fall  0.3100 0.0000 0.0130          2.74663                                                   | 
|    i_0_16/i_122/ZN              OR2_X4        Fall  0.3530 0.0430 0.0090 1.07449  5.79642  6.87091           2       54.8186                | 
|    i_0_16/i_121/A1              OR2_X4        Fall  0.3530 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_121/ZN              OR2_X4        Fall  0.3950 0.0420 0.0090 1.26868  7.44844  8.71712           3       54.8186                | 
|    i_0_16/i_120/A1              OR3_X4        Fall  0.3950 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_120/ZN              OR3_X4        Fall  0.4540 0.0590 0.0120 0.799222 6.71456  7.51379           3       54.8186                | 
|    i_0_16/i_119/A1              OR2_X4        Fall  0.4540 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_119/ZN              OR2_X4        Fall  0.4970 0.0430 0.0090 0.839592 7.44844  8.28803           3       54.8186                | 
|    i_0_16/i_118/A1              OR3_X4        Fall  0.4970 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_118/ZN              OR3_X4        Fall  0.5580 0.0610 0.0130 0.953667 10.1027  11.0563           3       54.8186                | 
|    i_0_16/i_117/A1              NOR2_X4       Fall  0.5580 0.0000 0.0130          5.59465                                                   | 
|    i_0_16/i_117/ZN              NOR2_X4       Rise  0.5860 0.0280 0.0190 0.868433 8.52857  9.39701           2       54.8186                | 
|    i_0_16/i_116/A1              NAND2_X4      Rise  0.5860 0.0000 0.0190          5.95497                                                   | 
|    i_0_16/i_116/ZN              NAND2_X4      Fall  0.6030 0.0170 0.0100 0.433485 9.18451  9.618             2       54.8186                | 
|    i_0_16/i_115/A1              NOR2_X4       Fall  0.6030 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/i_115/ZN              NOR2_X4       Rise  0.6300 0.0270 0.0180 0.704862 8.52857  9.23343           2       59.601                 | 
|    i_0_16/i_114/A1              NAND2_X4      Rise  0.6300 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_114/ZN              NAND2_X4      Fall  0.6460 0.0160 0.0090 0.96809  7.44844  8.41653           3       58.5045                | 
|    i_0_16/i_113/A1              OR3_X4        Fall  0.6460 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_113/ZN              OR3_X4        Fall  0.7050 0.0590 0.0120 0.781979 6.71456  7.49654           3       59.601                 | 
|    i_0_16/i_112/A1              OR2_X4        Fall  0.7050 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_112/ZN              OR2_X4        Fall  0.7470 0.0420 0.0080 0.433485 5.79642  6.2299            2       59.601                 | 
|    i_0_16/i_111/A1              OR2_X4        Fall  0.7470 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_111/ZN              OR2_X4        Fall  0.7920 0.0450 0.0110 1.36825  12.6626  14.0308           4       59.601                 | 
|    i_0_16/sgo__sro_c85/A1       NOR2_X4       Fall  0.7930 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c85/ZN       NOR2_X4       Rise  0.8160 0.0230 0.0160 0.541476 5.62671  6.16819           2       59.601                 | 
|    i_0_16/i_107/A1              NAND2_X2      Rise  0.8160 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_107/ZN              NAND2_X2      Fall  0.8350 0.0190 0.0100 0.716093 5.79642  6.51251           2       59.601                 | 
|    i_0_16/i_106/A1              OR2_X4        Fall  0.8350 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_106/ZN              OR2_X4        Fall  0.8810 0.0460 0.0110 1.15668  12.6626  13.8192           4       59.601                 | 
|    i_0_16/sgo__sro_c17/A1       NOR2_X4       Fall  0.8810 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c17/ZN       NOR2_X4       Rise  0.9050 0.0240 0.0150 0.942026 5.62671  6.56874           2       59.601                 | 
|    i_0_16/i_102/A1              NAND2_X2      Rise  0.9050 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_102/ZN              NAND2_X2      Fall  0.9230 0.0180 0.0100 0.692855 5.79642  6.48927           2       59.601                 | 
|    i_0_16/i_101/A1              OR2_X4        Fall  0.9230 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_101/ZN              OR2_X4        Fall  0.9690 0.0460 0.0110 1.83767  12.6626  14.5002           4       59.601                 | 
|    i_0_16/sgo__sro_c34/A1       NOR2_X4       Fall  0.9700 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c34/ZN       NOR2_X4       Rise  0.9940 0.0240 0.0160 0.936254 5.62671  6.56296           2       59.601                 | 
|    i_0_16/i_97/A1               NAND2_X2      Rise  0.9940 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_97/ZN               NAND2_X2      Fall  1.0120 0.0180 0.0100 0.483678 5.79642  6.2801            2       59.601                 | 
|    i_0_16/i_96/A1               OR2_X4        Fall  1.0120 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_96/ZN               OR2_X4        Fall  1.0580 0.0460 0.0110 1.91883  12.6626  14.5814           4       59.601                 | 
|    i_0_16/sgo__sro_c51/A1       NOR2_X4       Fall  1.0590 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c51/ZN       NOR2_X4       Rise  1.0830 0.0240 0.0150 0.794486 5.62671  6.4212            2       54.8186                | 
|    i_0_16/i_92/A1               NAND2_X2      Rise  1.0830 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_92/ZN               NAND2_X2      Fall  1.1010 0.0180 0.0100 0.836808 5.79642  6.63323           2       54.8186                | 
|    i_0_16/i_91/A1               OR2_X4        Fall  1.1010 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_91/ZN               OR2_X4        Fall  1.1460 0.0450 0.0100 1.47588  10.6409  12.1168           3       57.4163                | 
|    i_0_16/i_89/A1               NOR3_X4       Fall  1.1470 0.0010 0.0100          5.11236                                                   | 
|    i_0_16/i_89/ZN               NOR3_X4       Rise  1.1860 0.0390 0.0320 0.541476 8.52857  9.07005           2       57.4163                | 
|    i_0_16/i_88/A1               NAND2_X4      Rise  1.1860 0.0000 0.0320          5.95497                                                   | 
|    i_0_16/i_88/ZN               NAND2_X4      Fall  1.2050 0.0190 0.0120 0.42588  9.18451  9.61039           2       57.4163                | 
|    i_0_16/i_87/A1               NOR2_X4       Fall  1.2050 0.0000 0.0120          5.59465                                                   | 
|    i_0_16/i_87/ZN               NOR2_X4       Rise  1.2320 0.0270 0.0190 0.541476 8.52857  9.07005           2       57.4163                | 
|    i_0_16/i_86/A1               NAND2_X4      Rise  1.2320 0.0000 0.0190          5.95497                                                   | 
|    i_0_16/i_86/ZN               NAND2_X4      Fall  1.2490 0.0170 0.0090 1.3172   7.44844  8.76565           3       57.4163                | 
|    i_0_16/i_85/A1               OR3_X4        Fall  1.2490 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_85/ZN               OR3_X4        Fall  1.3070 0.0580 0.0120 0.72169  6.71456  7.43625           3       57.4163                | 
|    i_0_16/i_84/A1               OR2_X4        Fall  1.3070 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_84/ZN               OR2_X4        Fall  1.3490 0.0420 0.0090 0.706931 5.79642  6.50335           2       57.3214                | 
|    i_0_16/i_83/A1               OR2_X4        Fall  1.3490 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_83/ZN               OR2_X4        Fall  1.3900 0.0410 0.0090 0.433485 5.79642  6.2299            2       57.3214                | 
|    i_0_16/i_82/A1               OR2_X4        Fall  1.3900 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_82/ZN               OR2_X4        Fall  1.4360 0.0460 0.0110 2.6518   12.4589  15.1107           4       57.3214                | 
|    i_0_16/i_79/A1               NOR4_X4       Fall  1.4370 0.0010 0.0110          5.0086                                                    | 
|    i_0_16/i_79/ZN               NOR4_X4       Rise  1.4860 0.0490 0.0460 1.01768  6.7348   7.75248           2       57.3214                | 
|    i_0_16/i_78/A1               NAND2_X4      Rise  1.4860 0.0000 0.0460          5.95497                                                   | 
|    i_0_16/i_78/ZN               NAND2_X4      Fall  1.5110 0.0250 0.0170 1.23799  12.6626  13.9005           4       57.3214                | 
|    i_0_16/sgo__sro_c68/A1       NOR2_X4       Fall  1.5110 0.0000 0.0170          5.59465                                                   | 
|    i_0_16/sgo__sro_c68/ZN       NOR2_X4       Rise  1.5370 0.0260 0.0150 0.512577 5.62671  6.13929           2       64.3587                | 
|    i_0_16/i_74/A1               NAND2_X2      Rise  1.5370 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_74/ZN               NAND2_X2      Fall  1.5570 0.0200 0.0110 0.840963 7.44844  8.28941           3       64.3587                | 
|    i_0_16/i_73/A1               OR3_X4        Fall  1.5570 0.0000 0.0110          2.6267                                                    | 
|    i_0_16/i_73/ZN               OR3_X4        Fall  1.6200 0.0630 0.0140 1.81974  11.559   13.3788           4       64.3587                | 
|    i_0_16/i_71/A1               NOR3_X4       Fall  1.6210 0.0010 0.0140          5.11236                                                   | 
|    i_0_16/i_71/ZN               NOR3_X4       Rise  1.6560 0.0350 0.0270 0.42588  5.62671  6.05259           2       61.8362                | 
|    i_0_16/i_70/A1               NAND2_X2      Rise  1.6560 0.0000 0.0270          3.0531                                                    | 
|    i_0_16/i_70/ZN               NAND2_X2      Fall  1.6770 0.0210 0.0130 0.935132 5.70476  6.63989           2       61.8362                | 
|    i_0_16/i_69/A1               NOR2_X2       Fall  1.6770 0.0000 0.0130          2.69887                                                   | 
|    i_0_16/i_69/ZN               NOR2_X2       Rise  1.7060 0.0290 0.0190 0.755211 4.17264  4.92785           2       61.8362                | 
|    i_0_16/i_68/A1               NAND2_X1      Rise  1.7060 0.0000 0.0190          1.59903                                                   | 
|    i_0_16/i_68/ZN               NAND2_X1      Fall  1.7290 0.0230 0.0130 1.27788  3.58181  4.85969           1       59.601                 | 
|    i_0_16/p_0[63]                             Fall  1.7290 0.0000                                                                           | 
|    i_0_0_63/A3                  AND3_X4       Fall  1.7290 0.0000 0.0130          3.2395                                                    | 
|    i_0_0_63/ZN                  AND3_X4       Fall  1.7700 0.0410 0.0100 2.87378  16.7731  19.6468           2       59.601                 | 
|    i_0_0_0/A1                   NOR2_X4       Fall  1.7720 0.0020 0.0100          5.59465                                                   | 
|    i_0_0_0/ZN                   NOR2_X4       Rise  1.8000 0.0280 0.0190 0        10       10                1       58.5045                | 
|    OVF                                        Rise  1.8000 0.0000 0.0190          10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.08001  4.19161 7.27162           3       54.8186  c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.8000        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


 Timing Path to Res[62] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[62] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 3.08001  4.57405  7.65406           3       54.8186  c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.2480          1.8122                                      A             | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X1 Rise  0.0540 0.0540 0.2510 44.4744  64.5764  109.051           68      54.8186  AL   K        | 
| Data Path:                                                                                                                                  | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.0940 0.0400 0.2480          0.949653                                    L             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2050 0.1110 0.0110 0.42588  6.58518  7.01106           1       54.8186                | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2050 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2360 0.0310 0.0080 13.3114  23.7519  37.0633           20      54.8186                | 
|    i_0_16/Res_imm[0]                          Fall  0.2360 0.0000                                                                           | 
|    i_0_16/i_123/A3              OR3_X4        Fall  0.2360 0.0000 0.0080          3.25625                                                   | 
|    i_0_16/i_123/ZN              OR3_X4        Fall  0.3100 0.0740 0.0130 1.02896  6.71456  7.74352           3       54.8186                | 
|    i_0_16/i_122/A1              OR2_X4        Fall  0.3100 0.0000 0.0130          2.74663                                                   | 
|    i_0_16/i_122/ZN              OR2_X4        Fall  0.3530 0.0430 0.0090 1.07449  5.79642  6.87091           2       54.8186                | 
|    i_0_16/i_121/A1              OR2_X4        Fall  0.3530 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_121/ZN              OR2_X4        Fall  0.3950 0.0420 0.0090 1.26868  7.44844  8.71712           3       54.8186                | 
|    i_0_16/i_120/A1              OR3_X4        Fall  0.3950 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_120/ZN              OR3_X4        Fall  0.4540 0.0590 0.0120 0.799222 6.71456  7.51379           3       54.8186                | 
|    i_0_16/i_119/A1              OR2_X4        Fall  0.4540 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_119/ZN              OR2_X4        Fall  0.4970 0.0430 0.0090 0.839592 7.44844  8.28803           3       54.8186                | 
|    i_0_16/i_118/A1              OR3_X4        Fall  0.4970 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_118/ZN              OR3_X4        Fall  0.5580 0.0610 0.0130 0.953667 10.1027  11.0563           3       54.8186                | 
|    i_0_16/i_117/A1              NOR2_X4       Fall  0.5580 0.0000 0.0130          5.59465                                                   | 
|    i_0_16/i_117/ZN              NOR2_X4       Rise  0.5860 0.0280 0.0190 0.868433 8.52857  9.39701           2       54.8186                | 
|    i_0_16/i_116/A1              NAND2_X4      Rise  0.5860 0.0000 0.0190          5.95497                                                   | 
|    i_0_16/i_116/ZN              NAND2_X4      Fall  0.6030 0.0170 0.0100 0.433485 9.18451  9.618             2       54.8186                | 
|    i_0_16/i_115/A1              NOR2_X4       Fall  0.6030 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/i_115/ZN              NOR2_X4       Rise  0.6300 0.0270 0.0180 0.704862 8.52857  9.23343           2       59.601                 | 
|    i_0_16/i_114/A1              NAND2_X4      Rise  0.6300 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_114/ZN              NAND2_X4      Fall  0.6460 0.0160 0.0090 0.96809  7.44844  8.41653           3       58.5045                | 
|    i_0_16/i_113/A1              OR3_X4        Fall  0.6460 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_113/ZN              OR3_X4        Fall  0.7050 0.0590 0.0120 0.781979 6.71456  7.49654           3       59.601                 | 
|    i_0_16/i_112/A1              OR2_X4        Fall  0.7050 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_112/ZN              OR2_X4        Fall  0.7470 0.0420 0.0080 0.433485 5.79642  6.2299            2       59.601                 | 
|    i_0_16/i_111/A1              OR2_X4        Fall  0.7470 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_111/ZN              OR2_X4        Fall  0.7920 0.0450 0.0110 1.36825  12.6626  14.0308           4       59.601                 | 
|    i_0_16/sgo__sro_c85/A1       NOR2_X4       Fall  0.7930 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c85/ZN       NOR2_X4       Rise  0.8160 0.0230 0.0160 0.541476 5.62671  6.16819           2       59.601                 | 
|    i_0_16/i_107/A1              NAND2_X2      Rise  0.8160 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_107/ZN              NAND2_X2      Fall  0.8350 0.0190 0.0100 0.716093 5.79642  6.51251           2       59.601                 | 
|    i_0_16/i_106/A1              OR2_X4        Fall  0.8350 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_106/ZN              OR2_X4        Fall  0.8810 0.0460 0.0110 1.15668  12.6626  13.8192           4       59.601                 | 
|    i_0_16/sgo__sro_c17/A1       NOR2_X4       Fall  0.8810 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c17/ZN       NOR2_X4       Rise  0.9050 0.0240 0.0150 0.942026 5.62671  6.56874           2       59.601                 | 
|    i_0_16/i_102/A1              NAND2_X2      Rise  0.9050 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_102/ZN              NAND2_X2      Fall  0.9230 0.0180 0.0100 0.692855 5.79642  6.48927           2       59.601                 | 
|    i_0_16/i_101/A1              OR2_X4        Fall  0.9230 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_101/ZN              OR2_X4        Fall  0.9690 0.0460 0.0110 1.83767  12.6626  14.5002           4       59.601                 | 
|    i_0_16/sgo__sro_c34/A1       NOR2_X4       Fall  0.9700 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c34/ZN       NOR2_X4       Rise  0.9940 0.0240 0.0160 0.936254 5.62671  6.56296           2       59.601                 | 
|    i_0_16/i_97/A1               NAND2_X2      Rise  0.9940 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_97/ZN               NAND2_X2      Fall  1.0120 0.0180 0.0100 0.483678 5.79642  6.2801            2       59.601                 | 
|    i_0_16/i_96/A1               OR2_X4        Fall  1.0120 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_96/ZN               OR2_X4        Fall  1.0580 0.0460 0.0110 1.91883  12.6626  14.5814           4       59.601                 | 
|    i_0_16/sgo__sro_c51/A1       NOR2_X4       Fall  1.0590 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c51/ZN       NOR2_X4       Rise  1.0830 0.0240 0.0150 0.794486 5.62671  6.4212            2       54.8186                | 
|    i_0_16/i_92/A1               NAND2_X2      Rise  1.0830 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_92/ZN               NAND2_X2      Fall  1.1010 0.0180 0.0100 0.836808 5.79642  6.63323           2       54.8186                | 
|    i_0_16/i_91/A1               OR2_X4        Fall  1.1010 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_91/ZN               OR2_X4        Fall  1.1460 0.0450 0.0100 1.47588  10.6409  12.1168           3       57.4163                | 
|    i_0_16/i_89/A1               NOR3_X4       Fall  1.1470 0.0010 0.0100          5.11236                                                   | 
|    i_0_16/i_89/ZN               NOR3_X4       Rise  1.1860 0.0390 0.0320 0.541476 8.52857  9.07005           2       57.4163                | 
|    i_0_16/i_88/A1               NAND2_X4      Rise  1.1860 0.0000 0.0320          5.95497                                                   | 
|    i_0_16/i_88/ZN               NAND2_X4      Fall  1.2050 0.0190 0.0120 0.42588  9.18451  9.61039           2       57.4163                | 
|    i_0_16/i_87/A1               NOR2_X4       Fall  1.2050 0.0000 0.0120          5.59465                                                   | 
|    i_0_16/i_87/ZN               NOR2_X4       Rise  1.2320 0.0270 0.0190 0.541476 8.52857  9.07005           2       57.4163                | 
|    i_0_16/i_86/A1               NAND2_X4      Rise  1.2320 0.0000 0.0190          5.95497                                                   | 
|    i_0_16/i_86/ZN               NAND2_X4      Fall  1.2490 0.0170 0.0090 1.3172   7.44844  8.76565           3       57.4163                | 
|    i_0_16/i_85/A1               OR3_X4        Fall  1.2490 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_85/ZN               OR3_X4        Fall  1.3070 0.0580 0.0120 0.72169  6.71456  7.43625           3       57.4163                | 
|    i_0_16/i_84/A1               OR2_X4        Fall  1.3070 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_84/ZN               OR2_X4        Fall  1.3490 0.0420 0.0090 0.706931 5.79642  6.50335           2       57.3214                | 
|    i_0_16/i_83/A1               OR2_X4        Fall  1.3490 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_83/ZN               OR2_X4        Fall  1.3900 0.0410 0.0090 0.433485 5.79642  6.2299            2       57.3214                | 
|    i_0_16/i_82/A1               OR2_X4        Fall  1.3900 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_82/ZN               OR2_X4        Fall  1.4360 0.0460 0.0110 2.6518   12.4589  15.1107           4       57.3214                | 
|    i_0_16/i_79/A1               NOR4_X4       Fall  1.4370 0.0010 0.0110          5.0086                                                    | 
|    i_0_16/i_79/ZN               NOR4_X4       Rise  1.4860 0.0490 0.0460 1.01768  6.7348   7.75248           2       57.3214                | 
|    i_0_16/i_78/A1               NAND2_X4      Rise  1.4860 0.0000 0.0460          5.95497                                                   | 
|    i_0_16/i_78/ZN               NAND2_X4      Fall  1.5110 0.0250 0.0170 1.23799  12.6626  13.9005           4       57.3214                | 
|    i_0_16/sgo__sro_c68/A1       NOR2_X4       Fall  1.5110 0.0000 0.0170          5.59465                                                   | 
|    i_0_16/sgo__sro_c68/ZN       NOR2_X4       Rise  1.5370 0.0260 0.0150 0.512577 5.62671  6.13929           2       64.3587                | 
|    i_0_16/i_74/A1               NAND2_X2      Rise  1.5370 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_74/ZN               NAND2_X2      Fall  1.5570 0.0200 0.0110 0.840963 7.44844  8.28941           3       64.3587                | 
|    i_0_16/i_73/A1               OR3_X4        Fall  1.5570 0.0000 0.0110          2.6267                                                    | 
|    i_0_16/i_73/ZN               OR3_X4        Fall  1.6200 0.0630 0.0140 1.81974  11.559   13.3788           4       64.3587                | 
|    i_0_16/i_71/A1               NOR3_X4       Fall  1.6210 0.0010 0.0140          5.11236                                                   | 
|    i_0_16/i_71/ZN               NOR3_X4       Rise  1.6560 0.0350 0.0270 0.42588  5.62671  6.05259           2       61.8362                | 
|    i_0_16/i_70/A1               NAND2_X2      Rise  1.6560 0.0000 0.0270          3.0531                                                    | 
|    i_0_16/i_70/ZN               NAND2_X2      Fall  1.6770 0.0210 0.0130 0.935132 5.70476  6.63989           2       61.8362                | 
|    i_0_16/i_69/A1               NOR2_X2       Fall  1.6770 0.0000 0.0130          2.69887                                                   | 
|    i_0_16/i_69/ZN               NOR2_X2       Rise  1.7060 0.0290 0.0190 0.755211 4.17264  4.92785           2       61.8362                | 
|    i_0_16/i_67/B                XNOR2_X1      Rise  1.7060 0.0000 0.0190          2.57361                                                   | 
|    i_0_16/i_67/ZN               XNOR2_X1      Rise  1.7480 0.0420 0.0200 0.42588  1.59229  2.01817           1       61.8362                | 
|    i_0_16/p_0[62]                             Rise  1.7480 0.0000                                                                           | 
|    i_0_0_62/A                   MUX2_X2       Rise  1.7480 0.0000 0.0200          1.59229                                                   | 
|    i_0_0_62/Z                   MUX2_X2       Rise  1.8000 0.0520 0.0180 0.55619  10       10.5562           1       61.8362                | 
|    Res[62]                                    Rise  1.8000 0.0000 0.0180          10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.08001  4.19161 7.27162           3       54.8186  c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.8000        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


 Timing Path to Res[61] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[61] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 3.08001  4.57405  7.65406           3       54.8186  c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.2480          1.8122                                      A             | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X1 Rise  0.0540 0.0540 0.2510 44.4744  64.5764  109.051           68      54.8186  AL   K        | 
| Data Path:                                                                                                                                  | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.0940 0.0400 0.2480          0.949653                                    L             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2050 0.1110 0.0110 0.42588  6.58518  7.01106           1       54.8186                | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2050 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2360 0.0310 0.0080 13.3114  23.7519  37.0633           20      54.8186                | 
|    i_0_16/Res_imm[0]                          Fall  0.2360 0.0000                                                                           | 
|    i_0_16/i_123/A3              OR3_X4        Fall  0.2360 0.0000 0.0080          3.25625                                                   | 
|    i_0_16/i_123/ZN              OR3_X4        Fall  0.3100 0.0740 0.0130 1.02896  6.71456  7.74352           3       54.8186                | 
|    i_0_16/i_122/A1              OR2_X4        Fall  0.3100 0.0000 0.0130          2.74663                                                   | 
|    i_0_16/i_122/ZN              OR2_X4        Fall  0.3530 0.0430 0.0090 1.07449  5.79642  6.87091           2       54.8186                | 
|    i_0_16/i_121/A1              OR2_X4        Fall  0.3530 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_121/ZN              OR2_X4        Fall  0.3950 0.0420 0.0090 1.26868  7.44844  8.71712           3       54.8186                | 
|    i_0_16/i_120/A1              OR3_X4        Fall  0.3950 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_120/ZN              OR3_X4        Fall  0.4540 0.0590 0.0120 0.799222 6.71456  7.51379           3       54.8186                | 
|    i_0_16/i_119/A1              OR2_X4        Fall  0.4540 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_119/ZN              OR2_X4        Fall  0.4970 0.0430 0.0090 0.839592 7.44844  8.28803           3       54.8186                | 
|    i_0_16/i_118/A1              OR3_X4        Fall  0.4970 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_118/ZN              OR3_X4        Fall  0.5580 0.0610 0.0130 0.953667 10.1027  11.0563           3       54.8186                | 
|    i_0_16/i_117/A1              NOR2_X4       Fall  0.5580 0.0000 0.0130          5.59465                                                   | 
|    i_0_16/i_117/ZN              NOR2_X4       Rise  0.5860 0.0280 0.0190 0.868433 8.52857  9.39701           2       54.8186                | 
|    i_0_16/i_116/A1              NAND2_X4      Rise  0.5860 0.0000 0.0190          5.95497                                                   | 
|    i_0_16/i_116/ZN              NAND2_X4      Fall  0.6030 0.0170 0.0100 0.433485 9.18451  9.618             2       54.8186                | 
|    i_0_16/i_115/A1              NOR2_X4       Fall  0.6030 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/i_115/ZN              NOR2_X4       Rise  0.6300 0.0270 0.0180 0.704862 8.52857  9.23343           2       59.601                 | 
|    i_0_16/i_114/A1              NAND2_X4      Rise  0.6300 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_114/ZN              NAND2_X4      Fall  0.6460 0.0160 0.0090 0.96809  7.44844  8.41653           3       58.5045                | 
|    i_0_16/i_113/A1              OR3_X4        Fall  0.6460 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_113/ZN              OR3_X4        Fall  0.7050 0.0590 0.0120 0.781979 6.71456  7.49654           3       59.601                 | 
|    i_0_16/i_112/A1              OR2_X4        Fall  0.7050 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_112/ZN              OR2_X4        Fall  0.7470 0.0420 0.0080 0.433485 5.79642  6.2299            2       59.601                 | 
|    i_0_16/i_111/A1              OR2_X4        Fall  0.7470 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_111/ZN              OR2_X4        Fall  0.7920 0.0450 0.0110 1.36825  12.6626  14.0308           4       59.601                 | 
|    i_0_16/sgo__sro_c85/A1       NOR2_X4       Fall  0.7930 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c85/ZN       NOR2_X4       Rise  0.8160 0.0230 0.0160 0.541476 5.62671  6.16819           2       59.601                 | 
|    i_0_16/i_107/A1              NAND2_X2      Rise  0.8160 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_107/ZN              NAND2_X2      Fall  0.8350 0.0190 0.0100 0.716093 5.79642  6.51251           2       59.601                 | 
|    i_0_16/i_106/A1              OR2_X4        Fall  0.8350 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_106/ZN              OR2_X4        Fall  0.8810 0.0460 0.0110 1.15668  12.6626  13.8192           4       59.601                 | 
|    i_0_16/sgo__sro_c17/A1       NOR2_X4       Fall  0.8810 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c17/ZN       NOR2_X4       Rise  0.9050 0.0240 0.0150 0.942026 5.62671  6.56874           2       59.601                 | 
|    i_0_16/i_102/A1              NAND2_X2      Rise  0.9050 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_102/ZN              NAND2_X2      Fall  0.9230 0.0180 0.0100 0.692855 5.79642  6.48927           2       59.601                 | 
|    i_0_16/i_101/A1              OR2_X4        Fall  0.9230 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_101/ZN              OR2_X4        Fall  0.9690 0.0460 0.0110 1.83767  12.6626  14.5002           4       59.601                 | 
|    i_0_16/sgo__sro_c34/A1       NOR2_X4       Fall  0.9700 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c34/ZN       NOR2_X4       Rise  0.9940 0.0240 0.0160 0.936254 5.62671  6.56296           2       59.601                 | 
|    i_0_16/i_97/A1               NAND2_X2      Rise  0.9940 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_97/ZN               NAND2_X2      Fall  1.0120 0.0180 0.0100 0.483678 5.79642  6.2801            2       59.601                 | 
|    i_0_16/i_96/A1               OR2_X4        Fall  1.0120 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_96/ZN               OR2_X4        Fall  1.0580 0.0460 0.0110 1.91883  12.6626  14.5814           4       59.601                 | 
|    i_0_16/sgo__sro_c51/A1       NOR2_X4       Fall  1.0590 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c51/ZN       NOR2_X4       Rise  1.0830 0.0240 0.0150 0.794486 5.62671  6.4212            2       54.8186                | 
|    i_0_16/i_92/A1               NAND2_X2      Rise  1.0830 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_92/ZN               NAND2_X2      Fall  1.1010 0.0180 0.0100 0.836808 5.79642  6.63323           2       54.8186                | 
|    i_0_16/i_91/A1               OR2_X4        Fall  1.1010 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_91/ZN               OR2_X4        Fall  1.1460 0.0450 0.0100 1.47588  10.6409  12.1168           3       57.4163                | 
|    i_0_16/i_89/A1               NOR3_X4       Fall  1.1470 0.0010 0.0100          5.11236                                                   | 
|    i_0_16/i_89/ZN               NOR3_X4       Rise  1.1860 0.0390 0.0320 0.541476 8.52857  9.07005           2       57.4163                | 
|    i_0_16/i_88/A1               NAND2_X4      Rise  1.1860 0.0000 0.0320          5.95497                                                   | 
|    i_0_16/i_88/ZN               NAND2_X4      Fall  1.2050 0.0190 0.0120 0.42588  9.18451  9.61039           2       57.4163                | 
|    i_0_16/i_87/A1               NOR2_X4       Fall  1.2050 0.0000 0.0120          5.59465                                                   | 
|    i_0_16/i_87/ZN               NOR2_X4       Rise  1.2320 0.0270 0.0190 0.541476 8.52857  9.07005           2       57.4163                | 
|    i_0_16/i_86/A1               NAND2_X4      Rise  1.2320 0.0000 0.0190          5.95497                                                   | 
|    i_0_16/i_86/ZN               NAND2_X4      Fall  1.2490 0.0170 0.0090 1.3172   7.44844  8.76565           3       57.4163                | 
|    i_0_16/i_85/A1               OR3_X4        Fall  1.2490 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_85/ZN               OR3_X4        Fall  1.3070 0.0580 0.0120 0.72169  6.71456  7.43625           3       57.4163                | 
|    i_0_16/i_84/A1               OR2_X4        Fall  1.3070 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_84/ZN               OR2_X4        Fall  1.3490 0.0420 0.0090 0.706931 5.79642  6.50335           2       57.3214                | 
|    i_0_16/i_83/A1               OR2_X4        Fall  1.3490 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_83/ZN               OR2_X4        Fall  1.3900 0.0410 0.0090 0.433485 5.79642  6.2299            2       57.3214                | 
|    i_0_16/i_82/A1               OR2_X4        Fall  1.3900 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_82/ZN               OR2_X4        Fall  1.4360 0.0460 0.0110 2.6518   12.4589  15.1107           4       57.3214                | 
|    i_0_16/i_79/A1               NOR4_X4       Fall  1.4370 0.0010 0.0110          5.0086                                                    | 
|    i_0_16/i_79/ZN               NOR4_X4       Rise  1.4860 0.0490 0.0460 1.01768  6.7348   7.75248           2       57.3214                | 
|    i_0_16/i_78/A1               NAND2_X4      Rise  1.4860 0.0000 0.0460          5.95497                                                   | 
|    i_0_16/i_78/ZN               NAND2_X4      Fall  1.5110 0.0250 0.0170 1.23799  12.6626  13.9005           4       57.3214                | 
|    i_0_16/sgo__sro_c68/A1       NOR2_X4       Fall  1.5110 0.0000 0.0170          5.59465                                                   | 
|    i_0_16/sgo__sro_c68/ZN       NOR2_X4       Rise  1.5370 0.0260 0.0150 0.512577 5.62671  6.13929           2       64.3587                | 
|    i_0_16/i_74/A1               NAND2_X2      Rise  1.5370 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_74/ZN               NAND2_X2      Fall  1.5570 0.0200 0.0110 0.840963 7.44844  8.28941           3       64.3587                | 
|    i_0_16/i_73/A1               OR3_X4        Fall  1.5570 0.0000 0.0110          2.6267                                                    | 
|    i_0_16/i_73/ZN               OR3_X4        Fall  1.6200 0.0630 0.0140 1.81974  11.559   13.3788           4       64.3587                | 
|    i_0_16/i_71/A1               NOR3_X4       Fall  1.6210 0.0010 0.0140          5.11236                                                   | 
|    i_0_16/i_71/ZN               NOR3_X4       Rise  1.6560 0.0350 0.0270 0.42588  5.62671  6.05259           2       61.8362                | 
|    i_0_16/i_70/A1               NAND2_X2      Rise  1.6560 0.0000 0.0270          3.0531                                                    | 
|    i_0_16/i_70/ZN               NAND2_X2      Fall  1.6770 0.0210 0.0130 0.935132 5.70476  6.63989           2       61.8362                | 
|    i_0_16/i_66/B                XOR2_X1       Fall  1.6770 0.0000 0.0130          2.41145                                                   | 
|    i_0_16/i_66/Z                XOR2_X1       Fall  1.7340 0.0570 0.0140 0.42588  1.59229  2.01817           1       61.8362                | 
|    i_0_16/p_0[61]                             Fall  1.7340 0.0000                                                                           | 
|    i_0_0_61/A                   MUX2_X2       Fall  1.7340 0.0000 0.0140          1.55658                                                   | 
|    i_0_0_61/Z                   MUX2_X2       Fall  1.7990 0.0650 0.0160 0        10       10                1       61.8362                | 
|    Res[61]                                    Fall  1.7990 0.0000 0.0160          10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.08001  4.19161 7.27162           3       54.8186  c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.7990        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0010        | 
-------------------------------------------------------------


 Timing Path to Res[63] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[63] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 3.08001  4.57405  7.65406           3       54.8186  c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.2480          1.8122                                      A             | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X1 Rise  0.0540 0.0540 0.2510 44.4744  64.5764  109.051           68      54.8186  AL   K        | 
| Data Path:                                                                                                                                  | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.0940 0.0400 0.2480          0.949653                                    L             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2050 0.1110 0.0110 0.42588  6.58518  7.01106           1       54.8186                | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2050 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2360 0.0310 0.0080 13.3114  23.7519  37.0633           20      54.8186                | 
|    i_0_16/Res_imm[0]                          Fall  0.2360 0.0000                                                                           | 
|    i_0_16/i_123/A3              OR3_X4        Fall  0.2360 0.0000 0.0080          3.25625                                                   | 
|    i_0_16/i_123/ZN              OR3_X4        Fall  0.3100 0.0740 0.0130 1.02896  6.71456  7.74352           3       54.8186                | 
|    i_0_16/i_122/A1              OR2_X4        Fall  0.3100 0.0000 0.0130          2.74663                                                   | 
|    i_0_16/i_122/ZN              OR2_X4        Fall  0.3530 0.0430 0.0090 1.07449  5.79642  6.87091           2       54.8186                | 
|    i_0_16/i_121/A1              OR2_X4        Fall  0.3530 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_121/ZN              OR2_X4        Fall  0.3950 0.0420 0.0090 1.26868  7.44844  8.71712           3       54.8186                | 
|    i_0_16/i_120/A1              OR3_X4        Fall  0.3950 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_120/ZN              OR3_X4        Fall  0.4540 0.0590 0.0120 0.799222 6.71456  7.51379           3       54.8186                | 
|    i_0_16/i_119/A1              OR2_X4        Fall  0.4540 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_119/ZN              OR2_X4        Fall  0.4970 0.0430 0.0090 0.839592 7.44844  8.28803           3       54.8186                | 
|    i_0_16/i_118/A1              OR3_X4        Fall  0.4970 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_118/ZN              OR3_X4        Fall  0.5580 0.0610 0.0130 0.953667 10.1027  11.0563           3       54.8186                | 
|    i_0_16/i_117/A1              NOR2_X4       Fall  0.5580 0.0000 0.0130          5.59465                                                   | 
|    i_0_16/i_117/ZN              NOR2_X4       Rise  0.5860 0.0280 0.0190 0.868433 8.52857  9.39701           2       54.8186                | 
|    i_0_16/i_116/A1              NAND2_X4      Rise  0.5860 0.0000 0.0190          5.95497                                                   | 
|    i_0_16/i_116/ZN              NAND2_X4      Fall  0.6030 0.0170 0.0100 0.433485 9.18451  9.618             2       54.8186                | 
|    i_0_16/i_115/A1              NOR2_X4       Fall  0.6030 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/i_115/ZN              NOR2_X4       Rise  0.6300 0.0270 0.0180 0.704862 8.52857  9.23343           2       59.601                 | 
|    i_0_16/i_114/A1              NAND2_X4      Rise  0.6300 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_114/ZN              NAND2_X4      Fall  0.6460 0.0160 0.0090 0.96809  7.44844  8.41653           3       58.5045                | 
|    i_0_16/i_113/A1              OR3_X4        Fall  0.6460 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_113/ZN              OR3_X4        Fall  0.7050 0.0590 0.0120 0.781979 6.71456  7.49654           3       59.601                 | 
|    i_0_16/i_112/A1              OR2_X4        Fall  0.7050 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_112/ZN              OR2_X4        Fall  0.7470 0.0420 0.0080 0.433485 5.79642  6.2299            2       59.601                 | 
|    i_0_16/i_111/A1              OR2_X4        Fall  0.7470 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_111/ZN              OR2_X4        Fall  0.7920 0.0450 0.0110 1.36825  12.6626  14.0308           4       59.601                 | 
|    i_0_16/sgo__sro_c85/A1       NOR2_X4       Fall  0.7930 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c85/ZN       NOR2_X4       Rise  0.8160 0.0230 0.0160 0.541476 5.62671  6.16819           2       59.601                 | 
|    i_0_16/i_107/A1              NAND2_X2      Rise  0.8160 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_107/ZN              NAND2_X2      Fall  0.8350 0.0190 0.0100 0.716093 5.79642  6.51251           2       59.601                 | 
|    i_0_16/i_106/A1              OR2_X4        Fall  0.8350 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_106/ZN              OR2_X4        Fall  0.8810 0.0460 0.0110 1.15668  12.6626  13.8192           4       59.601                 | 
|    i_0_16/sgo__sro_c17/A1       NOR2_X4       Fall  0.8810 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c17/ZN       NOR2_X4       Rise  0.9050 0.0240 0.0150 0.942026 5.62671  6.56874           2       59.601                 | 
|    i_0_16/i_102/A1              NAND2_X2      Rise  0.9050 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_102/ZN              NAND2_X2      Fall  0.9230 0.0180 0.0100 0.692855 5.79642  6.48927           2       59.601                 | 
|    i_0_16/i_101/A1              OR2_X4        Fall  0.9230 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_101/ZN              OR2_X4        Fall  0.9690 0.0460 0.0110 1.83767  12.6626  14.5002           4       59.601                 | 
|    i_0_16/sgo__sro_c34/A1       NOR2_X4       Fall  0.9700 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c34/ZN       NOR2_X4       Rise  0.9940 0.0240 0.0160 0.936254 5.62671  6.56296           2       59.601                 | 
|    i_0_16/i_97/A1               NAND2_X2      Rise  0.9940 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_97/ZN               NAND2_X2      Fall  1.0120 0.0180 0.0100 0.483678 5.79642  6.2801            2       59.601                 | 
|    i_0_16/i_96/A1               OR2_X4        Fall  1.0120 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_96/ZN               OR2_X4        Fall  1.0580 0.0460 0.0110 1.91883  12.6626  14.5814           4       59.601                 | 
|    i_0_16/sgo__sro_c51/A1       NOR2_X4       Fall  1.0590 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c51/ZN       NOR2_X4       Rise  1.0830 0.0240 0.0150 0.794486 5.62671  6.4212            2       54.8186                | 
|    i_0_16/i_92/A1               NAND2_X2      Rise  1.0830 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_92/ZN               NAND2_X2      Fall  1.1010 0.0180 0.0100 0.836808 5.79642  6.63323           2       54.8186                | 
|    i_0_16/i_91/A1               OR2_X4        Fall  1.1010 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_91/ZN               OR2_X4        Fall  1.1460 0.0450 0.0100 1.47588  10.6409  12.1168           3       57.4163                | 
|    i_0_16/i_89/A1               NOR3_X4       Fall  1.1470 0.0010 0.0100          5.11236                                                   | 
|    i_0_16/i_89/ZN               NOR3_X4       Rise  1.1860 0.0390 0.0320 0.541476 8.52857  9.07005           2       57.4163                | 
|    i_0_16/i_88/A1               NAND2_X4      Rise  1.1860 0.0000 0.0320          5.95497                                                   | 
|    i_0_16/i_88/ZN               NAND2_X4      Fall  1.2050 0.0190 0.0120 0.42588  9.18451  9.61039           2       57.4163                | 
|    i_0_16/i_87/A1               NOR2_X4       Fall  1.2050 0.0000 0.0120          5.59465                                                   | 
|    i_0_16/i_87/ZN               NOR2_X4       Rise  1.2320 0.0270 0.0190 0.541476 8.52857  9.07005           2       57.4163                | 
|    i_0_16/i_86/A1               NAND2_X4      Rise  1.2320 0.0000 0.0190          5.95497                                                   | 
|    i_0_16/i_86/ZN               NAND2_X4      Fall  1.2490 0.0170 0.0090 1.3172   7.44844  8.76565           3       57.4163                | 
|    i_0_16/i_85/A1               OR3_X4        Fall  1.2490 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_85/ZN               OR3_X4        Fall  1.3070 0.0580 0.0120 0.72169  6.71456  7.43625           3       57.4163                | 
|    i_0_16/i_84/A1               OR2_X4        Fall  1.3070 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_84/ZN               OR2_X4        Fall  1.3490 0.0420 0.0090 0.706931 5.79642  6.50335           2       57.3214                | 
|    i_0_16/i_83/A1               OR2_X4        Fall  1.3490 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_83/ZN               OR2_X4        Fall  1.3900 0.0410 0.0090 0.433485 5.79642  6.2299            2       57.3214                | 
|    i_0_16/i_82/A1               OR2_X4        Fall  1.3900 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_82/ZN               OR2_X4        Fall  1.4360 0.0460 0.0110 2.6518   12.4589  15.1107           4       57.3214                | 
|    i_0_16/i_79/A1               NOR4_X4       Fall  1.4370 0.0010 0.0110          5.0086                                                    | 
|    i_0_16/i_79/ZN               NOR4_X4       Rise  1.4860 0.0490 0.0460 1.01768  6.7348   7.75248           2       57.3214                | 
|    i_0_16/i_78/A1               NAND2_X4      Rise  1.4860 0.0000 0.0460          5.95497                                                   | 
|    i_0_16/i_78/ZN               NAND2_X4      Fall  1.5110 0.0250 0.0170 1.23799  12.6626  13.9005           4       57.3214                | 
|    i_0_16/sgo__sro_c68/A1       NOR2_X4       Fall  1.5110 0.0000 0.0170          5.59465                                                   | 
|    i_0_16/sgo__sro_c68/ZN       NOR2_X4       Rise  1.5370 0.0260 0.0150 0.512577 5.62671  6.13929           2       64.3587                | 
|    i_0_16/i_74/A1               NAND2_X2      Rise  1.5370 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_74/ZN               NAND2_X2      Fall  1.5570 0.0200 0.0110 0.840963 7.44844  8.28941           3       64.3587                | 
|    i_0_16/i_73/A1               OR3_X4        Fall  1.5570 0.0000 0.0110          2.6267                                                    | 
|    i_0_16/i_73/ZN               OR3_X4        Fall  1.6200 0.0630 0.0140 1.81974  11.559   13.3788           4       64.3587                | 
|    i_0_16/i_71/A1               NOR3_X4       Fall  1.6210 0.0010 0.0140          5.11236                                                   | 
|    i_0_16/i_71/ZN               NOR3_X4       Rise  1.6560 0.0350 0.0270 0.42588  5.62671  6.05259           2       61.8362                | 
|    i_0_16/i_70/A1               NAND2_X2      Rise  1.6560 0.0000 0.0270          3.0531                                                    | 
|    i_0_16/i_70/ZN               NAND2_X2      Fall  1.6770 0.0210 0.0130 0.935132 5.70476  6.63989           2       61.8362                | 
|    i_0_16/i_69/A1               NOR2_X2       Fall  1.6770 0.0000 0.0130          2.69887                                                   | 
|    i_0_16/i_69/ZN               NOR2_X2       Rise  1.7060 0.0290 0.0190 0.755211 4.17264  4.92785           2       61.8362                | 
|    i_0_16/i_68/A1               NAND2_X1      Rise  1.7060 0.0000 0.0190          1.59903                                                   | 
|    i_0_16/i_68/ZN               NAND2_X1      Fall  1.7290 0.0230 0.0130 1.27788  3.58181  4.85969           1       59.601                 | 
|    i_0_16/p_0[63]                             Fall  1.7290 0.0000                                                                           | 
|    i_0_0_63/A3                  AND3_X4       Fall  1.7290 0.0000 0.0130          3.2395                                                    | 
|    i_0_0_63/ZN                  AND3_X4       Fall  1.7700 0.0410 0.0100 2.87378  16.7731  19.6468           2       59.601                 | 
|    Res[63]                                    Fall  1.7720 0.0020 0.0100          10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.08001  4.19161 7.27162           3       54.8186  c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.7720        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0280        | 
-------------------------------------------------------------


 Timing Path to Res[60] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[60] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 3.08001  4.57405  7.65406           3       54.8186  c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.2480          1.8122                                      A             | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X1 Rise  0.0540 0.0540 0.2510 44.4744  64.5764  109.051           68      54.8186  AL   K        | 
| Data Path:                                                                                                                                  | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.0940 0.0400 0.2480          0.949653                                    L             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2050 0.1110 0.0110 0.42588  6.58518  7.01106           1       54.8186                | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2050 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2360 0.0310 0.0080 13.3114  23.7519  37.0633           20      54.8186                | 
|    i_0_16/Res_imm[0]                          Fall  0.2360 0.0000                                                                           | 
|    i_0_16/i_123/A3              OR3_X4        Fall  0.2360 0.0000 0.0080          3.25625                                                   | 
|    i_0_16/i_123/ZN              OR3_X4        Fall  0.3100 0.0740 0.0130 1.02896  6.71456  7.74352           3       54.8186                | 
|    i_0_16/i_122/A1              OR2_X4        Fall  0.3100 0.0000 0.0130          2.74663                                                   | 
|    i_0_16/i_122/ZN              OR2_X4        Fall  0.3530 0.0430 0.0090 1.07449  5.79642  6.87091           2       54.8186                | 
|    i_0_16/i_121/A1              OR2_X4        Fall  0.3530 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_121/ZN              OR2_X4        Fall  0.3950 0.0420 0.0090 1.26868  7.44844  8.71712           3       54.8186                | 
|    i_0_16/i_120/A1              OR3_X4        Fall  0.3950 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_120/ZN              OR3_X4        Fall  0.4540 0.0590 0.0120 0.799222 6.71456  7.51379           3       54.8186                | 
|    i_0_16/i_119/A1              OR2_X4        Fall  0.4540 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_119/ZN              OR2_X4        Fall  0.4970 0.0430 0.0090 0.839592 7.44844  8.28803           3       54.8186                | 
|    i_0_16/i_118/A1              OR3_X4        Fall  0.4970 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_118/ZN              OR3_X4        Fall  0.5580 0.0610 0.0130 0.953667 10.1027  11.0563           3       54.8186                | 
|    i_0_16/i_117/A1              NOR2_X4       Fall  0.5580 0.0000 0.0130          5.59465                                                   | 
|    i_0_16/i_117/ZN              NOR2_X4       Rise  0.5860 0.0280 0.0190 0.868433 8.52857  9.39701           2       54.8186                | 
|    i_0_16/i_116/A1              NAND2_X4      Rise  0.5860 0.0000 0.0190          5.95497                                                   | 
|    i_0_16/i_116/ZN              NAND2_X4      Fall  0.6030 0.0170 0.0100 0.433485 9.18451  9.618             2       54.8186                | 
|    i_0_16/i_115/A1              NOR2_X4       Fall  0.6030 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/i_115/ZN              NOR2_X4       Rise  0.6300 0.0270 0.0180 0.704862 8.52857  9.23343           2       59.601                 | 
|    i_0_16/i_114/A1              NAND2_X4      Rise  0.6300 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_114/ZN              NAND2_X4      Fall  0.6460 0.0160 0.0090 0.96809  7.44844  8.41653           3       58.5045                | 
|    i_0_16/i_113/A1              OR3_X4        Fall  0.6460 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_113/ZN              OR3_X4        Fall  0.7050 0.0590 0.0120 0.781979 6.71456  7.49654           3       59.601                 | 
|    i_0_16/i_112/A1              OR2_X4        Fall  0.7050 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_112/ZN              OR2_X4        Fall  0.7470 0.0420 0.0080 0.433485 5.79642  6.2299            2       59.601                 | 
|    i_0_16/i_111/A1              OR2_X4        Fall  0.7470 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_111/ZN              OR2_X4        Fall  0.7920 0.0450 0.0110 1.36825  12.6626  14.0308           4       59.601                 | 
|    i_0_16/sgo__sro_c85/A1       NOR2_X4       Fall  0.7930 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c85/ZN       NOR2_X4       Rise  0.8160 0.0230 0.0160 0.541476 5.62671  6.16819           2       59.601                 | 
|    i_0_16/i_107/A1              NAND2_X2      Rise  0.8160 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_107/ZN              NAND2_X2      Fall  0.8350 0.0190 0.0100 0.716093 5.79642  6.51251           2       59.601                 | 
|    i_0_16/i_106/A1              OR2_X4        Fall  0.8350 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_106/ZN              OR2_X4        Fall  0.8810 0.0460 0.0110 1.15668  12.6626  13.8192           4       59.601                 | 
|    i_0_16/sgo__sro_c17/A1       NOR2_X4       Fall  0.8810 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c17/ZN       NOR2_X4       Rise  0.9050 0.0240 0.0150 0.942026 5.62671  6.56874           2       59.601                 | 
|    i_0_16/i_102/A1              NAND2_X2      Rise  0.9050 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_102/ZN              NAND2_X2      Fall  0.9230 0.0180 0.0100 0.692855 5.79642  6.48927           2       59.601                 | 
|    i_0_16/i_101/A1              OR2_X4        Fall  0.9230 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_101/ZN              OR2_X4        Fall  0.9690 0.0460 0.0110 1.83767  12.6626  14.5002           4       59.601                 | 
|    i_0_16/sgo__sro_c34/A1       NOR2_X4       Fall  0.9700 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c34/ZN       NOR2_X4       Rise  0.9940 0.0240 0.0160 0.936254 5.62671  6.56296           2       59.601                 | 
|    i_0_16/i_97/A1               NAND2_X2      Rise  0.9940 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_97/ZN               NAND2_X2      Fall  1.0120 0.0180 0.0100 0.483678 5.79642  6.2801            2       59.601                 | 
|    i_0_16/i_96/A1               OR2_X4        Fall  1.0120 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_96/ZN               OR2_X4        Fall  1.0580 0.0460 0.0110 1.91883  12.6626  14.5814           4       59.601                 | 
|    i_0_16/sgo__sro_c51/A1       NOR2_X4       Fall  1.0590 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c51/ZN       NOR2_X4       Rise  1.0830 0.0240 0.0150 0.794486 5.62671  6.4212            2       54.8186                | 
|    i_0_16/i_92/A1               NAND2_X2      Rise  1.0830 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_92/ZN               NAND2_X2      Fall  1.1010 0.0180 0.0100 0.836808 5.79642  6.63323           2       54.8186                | 
|    i_0_16/i_91/A1               OR2_X4        Fall  1.1010 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_91/ZN               OR2_X4        Fall  1.1460 0.0450 0.0100 1.47588  10.6409  12.1168           3       57.4163                | 
|    i_0_16/i_89/A1               NOR3_X4       Fall  1.1470 0.0010 0.0100          5.11236                                                   | 
|    i_0_16/i_89/ZN               NOR3_X4       Rise  1.1860 0.0390 0.0320 0.541476 8.52857  9.07005           2       57.4163                | 
|    i_0_16/i_88/A1               NAND2_X4      Rise  1.1860 0.0000 0.0320          5.95497                                                   | 
|    i_0_16/i_88/ZN               NAND2_X4      Fall  1.2050 0.0190 0.0120 0.42588  9.18451  9.61039           2       57.4163                | 
|    i_0_16/i_87/A1               NOR2_X4       Fall  1.2050 0.0000 0.0120          5.59465                                                   | 
|    i_0_16/i_87/ZN               NOR2_X4       Rise  1.2320 0.0270 0.0190 0.541476 8.52857  9.07005           2       57.4163                | 
|    i_0_16/i_86/A1               NAND2_X4      Rise  1.2320 0.0000 0.0190          5.95497                                                   | 
|    i_0_16/i_86/ZN               NAND2_X4      Fall  1.2490 0.0170 0.0090 1.3172   7.44844  8.76565           3       57.4163                | 
|    i_0_16/i_85/A1               OR3_X4        Fall  1.2490 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_85/ZN               OR3_X4        Fall  1.3070 0.0580 0.0120 0.72169  6.71456  7.43625           3       57.4163                | 
|    i_0_16/i_84/A1               OR2_X4        Fall  1.3070 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_84/ZN               OR2_X4        Fall  1.3490 0.0420 0.0090 0.706931 5.79642  6.50335           2       57.3214                | 
|    i_0_16/i_83/A1               OR2_X4        Fall  1.3490 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_83/ZN               OR2_X4        Fall  1.3900 0.0410 0.0090 0.433485 5.79642  6.2299            2       57.3214                | 
|    i_0_16/i_82/A1               OR2_X4        Fall  1.3900 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_82/ZN               OR2_X4        Fall  1.4360 0.0460 0.0110 2.6518   12.4589  15.1107           4       57.3214                | 
|    i_0_16/i_79/A1               NOR4_X4       Fall  1.4370 0.0010 0.0110          5.0086                                                    | 
|    i_0_16/i_79/ZN               NOR4_X4       Rise  1.4860 0.0490 0.0460 1.01768  6.7348   7.75248           2       57.3214                | 
|    i_0_16/i_78/A1               NAND2_X4      Rise  1.4860 0.0000 0.0460          5.95497                                                   | 
|    i_0_16/i_78/ZN               NAND2_X4      Fall  1.5110 0.0250 0.0170 1.23799  12.6626  13.9005           4       57.3214                | 
|    i_0_16/sgo__sro_c68/A1       NOR2_X4       Fall  1.5110 0.0000 0.0170          5.59465                                                   | 
|    i_0_16/sgo__sro_c68/ZN       NOR2_X4       Rise  1.5370 0.0260 0.0150 0.512577 5.62671  6.13929           2       64.3587                | 
|    i_0_16/i_74/A1               NAND2_X2      Rise  1.5370 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_74/ZN               NAND2_X2      Fall  1.5570 0.0200 0.0110 0.840963 7.44844  8.28941           3       64.3587                | 
|    i_0_16/i_73/A1               OR3_X4        Fall  1.5570 0.0000 0.0110          2.6267                                                    | 
|    i_0_16/i_73/ZN               OR3_X4        Fall  1.6200 0.0630 0.0140 1.81974  11.559   13.3788           4       64.3587                | 
|    i_0_16/i_71/A1               NOR3_X4       Fall  1.6210 0.0010 0.0140          5.11236                                                   | 
|    i_0_16/i_71/ZN               NOR3_X4       Rise  1.6560 0.0350 0.0270 0.42588  5.62671  6.05259           2       61.8362                | 
|    i_0_16/i_65/B                XNOR2_X1      Rise  1.6560 0.0000 0.0270          2.57361                                                   | 
|    i_0_16/i_65/ZN               XNOR2_X1      Rise  1.6980 0.0420 0.0170 0.42588  0.94642  1.3723            1       61.8362                | 
|    i_0_16/p_0[60]                             Rise  1.6980 0.0000                                                                           | 
|    i_0_0_60/A                   MUX2_X1       Rise  1.6980 0.0000 0.0170          0.94642                                                   | 
|    i_0_0_60/Z                   MUX2_X1       Rise  1.7600 0.0620 0.0290 0.55619  10       10.5562           1       61.8362                | 
|    Res[60]                                    Rise  1.7600 0.0000 0.0290          10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.08001  4.19161 7.27162           3       54.8186  c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.7600        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0400        | 
-------------------------------------------------------------


 Timing Path to Res[59] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[59] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 3.08001  4.57405  7.65406           3       54.8186  c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.2480          1.8122                                      A             | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X1 Rise  0.0540 0.0540 0.2510 44.4744  64.5764  109.051           68      54.8186  AL   K        | 
| Data Path:                                                                                                                                  | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.0940 0.0400 0.2480          0.949653                                    L             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2050 0.1110 0.0110 0.42588  6.58518  7.01106           1       54.8186                | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2050 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2360 0.0310 0.0080 13.3114  23.7519  37.0633           20      54.8186                | 
|    i_0_16/Res_imm[0]                          Fall  0.2360 0.0000                                                                           | 
|    i_0_16/i_123/A3              OR3_X4        Fall  0.2360 0.0000 0.0080          3.25625                                                   | 
|    i_0_16/i_123/ZN              OR3_X4        Fall  0.3100 0.0740 0.0130 1.02896  6.71456  7.74352           3       54.8186                | 
|    i_0_16/i_122/A1              OR2_X4        Fall  0.3100 0.0000 0.0130          2.74663                                                   | 
|    i_0_16/i_122/ZN              OR2_X4        Fall  0.3530 0.0430 0.0090 1.07449  5.79642  6.87091           2       54.8186                | 
|    i_0_16/i_121/A1              OR2_X4        Fall  0.3530 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_121/ZN              OR2_X4        Fall  0.3950 0.0420 0.0090 1.26868  7.44844  8.71712           3       54.8186                | 
|    i_0_16/i_120/A1              OR3_X4        Fall  0.3950 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_120/ZN              OR3_X4        Fall  0.4540 0.0590 0.0120 0.799222 6.71456  7.51379           3       54.8186                | 
|    i_0_16/i_119/A1              OR2_X4        Fall  0.4540 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_119/ZN              OR2_X4        Fall  0.4970 0.0430 0.0090 0.839592 7.44844  8.28803           3       54.8186                | 
|    i_0_16/i_118/A1              OR3_X4        Fall  0.4970 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_118/ZN              OR3_X4        Fall  0.5580 0.0610 0.0130 0.953667 10.1027  11.0563           3       54.8186                | 
|    i_0_16/i_117/A1              NOR2_X4       Fall  0.5580 0.0000 0.0130          5.59465                                                   | 
|    i_0_16/i_117/ZN              NOR2_X4       Rise  0.5860 0.0280 0.0190 0.868433 8.52857  9.39701           2       54.8186                | 
|    i_0_16/i_116/A1              NAND2_X4      Rise  0.5860 0.0000 0.0190          5.95497                                                   | 
|    i_0_16/i_116/ZN              NAND2_X4      Fall  0.6030 0.0170 0.0100 0.433485 9.18451  9.618             2       54.8186                | 
|    i_0_16/i_115/A1              NOR2_X4       Fall  0.6030 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/i_115/ZN              NOR2_X4       Rise  0.6300 0.0270 0.0180 0.704862 8.52857  9.23343           2       59.601                 | 
|    i_0_16/i_114/A1              NAND2_X4      Rise  0.6300 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_114/ZN              NAND2_X4      Fall  0.6460 0.0160 0.0090 0.96809  7.44844  8.41653           3       58.5045                | 
|    i_0_16/i_113/A1              OR3_X4        Fall  0.6460 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_113/ZN              OR3_X4        Fall  0.7050 0.0590 0.0120 0.781979 6.71456  7.49654           3       59.601                 | 
|    i_0_16/i_112/A1              OR2_X4        Fall  0.7050 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_112/ZN              OR2_X4        Fall  0.7470 0.0420 0.0080 0.433485 5.79642  6.2299            2       59.601                 | 
|    i_0_16/i_111/A1              OR2_X4        Fall  0.7470 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_111/ZN              OR2_X4        Fall  0.7920 0.0450 0.0110 1.36825  12.6626  14.0308           4       59.601                 | 
|    i_0_16/sgo__sro_c85/A1       NOR2_X4       Fall  0.7930 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c85/ZN       NOR2_X4       Rise  0.8160 0.0230 0.0160 0.541476 5.62671  6.16819           2       59.601                 | 
|    i_0_16/i_107/A1              NAND2_X2      Rise  0.8160 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_107/ZN              NAND2_X2      Fall  0.8350 0.0190 0.0100 0.716093 5.79642  6.51251           2       59.601                 | 
|    i_0_16/i_106/A1              OR2_X4        Fall  0.8350 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_106/ZN              OR2_X4        Fall  0.8810 0.0460 0.0110 1.15668  12.6626  13.8192           4       59.601                 | 
|    i_0_16/sgo__sro_c17/A1       NOR2_X4       Fall  0.8810 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c17/ZN       NOR2_X4       Rise  0.9050 0.0240 0.0150 0.942026 5.62671  6.56874           2       59.601                 | 
|    i_0_16/i_102/A1              NAND2_X2      Rise  0.9050 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_102/ZN              NAND2_X2      Fall  0.9230 0.0180 0.0100 0.692855 5.79642  6.48927           2       59.601                 | 
|    i_0_16/i_101/A1              OR2_X4        Fall  0.9230 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_101/ZN              OR2_X4        Fall  0.9690 0.0460 0.0110 1.83767  12.6626  14.5002           4       59.601                 | 
|    i_0_16/sgo__sro_c34/A1       NOR2_X4       Fall  0.9700 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c34/ZN       NOR2_X4       Rise  0.9940 0.0240 0.0160 0.936254 5.62671  6.56296           2       59.601                 | 
|    i_0_16/i_97/A1               NAND2_X2      Rise  0.9940 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_97/ZN               NAND2_X2      Fall  1.0120 0.0180 0.0100 0.483678 5.79642  6.2801            2       59.601                 | 
|    i_0_16/i_96/A1               OR2_X4        Fall  1.0120 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_96/ZN               OR2_X4        Fall  1.0580 0.0460 0.0110 1.91883  12.6626  14.5814           4       59.601                 | 
|    i_0_16/sgo__sro_c51/A1       NOR2_X4       Fall  1.0590 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c51/ZN       NOR2_X4       Rise  1.0830 0.0240 0.0150 0.794486 5.62671  6.4212            2       54.8186                | 
|    i_0_16/i_92/A1               NAND2_X2      Rise  1.0830 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_92/ZN               NAND2_X2      Fall  1.1010 0.0180 0.0100 0.836808 5.79642  6.63323           2       54.8186                | 
|    i_0_16/i_91/A1               OR2_X4        Fall  1.1010 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_91/ZN               OR2_X4        Fall  1.1460 0.0450 0.0100 1.47588  10.6409  12.1168           3       57.4163                | 
|    i_0_16/i_89/A1               NOR3_X4       Fall  1.1470 0.0010 0.0100          5.11236                                                   | 
|    i_0_16/i_89/ZN               NOR3_X4       Rise  1.1860 0.0390 0.0320 0.541476 8.52857  9.07005           2       57.4163                | 
|    i_0_16/i_88/A1               NAND2_X4      Rise  1.1860 0.0000 0.0320          5.95497                                                   | 
|    i_0_16/i_88/ZN               NAND2_X4      Fall  1.2050 0.0190 0.0120 0.42588  9.18451  9.61039           2       57.4163                | 
|    i_0_16/i_87/A1               NOR2_X4       Fall  1.2050 0.0000 0.0120          5.59465                                                   | 
|    i_0_16/i_87/ZN               NOR2_X4       Rise  1.2320 0.0270 0.0190 0.541476 8.52857  9.07005           2       57.4163                | 
|    i_0_16/i_86/A1               NAND2_X4      Rise  1.2320 0.0000 0.0190          5.95497                                                   | 
|    i_0_16/i_86/ZN               NAND2_X4      Fall  1.2490 0.0170 0.0090 1.3172   7.44844  8.76565           3       57.4163                | 
|    i_0_16/i_85/A1               OR3_X4        Fall  1.2490 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_85/ZN               OR3_X4        Fall  1.3070 0.0580 0.0120 0.72169  6.71456  7.43625           3       57.4163                | 
|    i_0_16/i_84/A1               OR2_X4        Fall  1.3070 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_84/ZN               OR2_X4        Fall  1.3490 0.0420 0.0090 0.706931 5.79642  6.50335           2       57.3214                | 
|    i_0_16/i_83/A1               OR2_X4        Fall  1.3490 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_83/ZN               OR2_X4        Fall  1.3900 0.0410 0.0090 0.433485 5.79642  6.2299            2       57.3214                | 
|    i_0_16/i_82/A1               OR2_X4        Fall  1.3900 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_82/ZN               OR2_X4        Fall  1.4360 0.0460 0.0110 2.6518   12.4589  15.1107           4       57.3214                | 
|    i_0_16/i_79/A1               NOR4_X4       Fall  1.4370 0.0010 0.0110          5.0086                                                    | 
|    i_0_16/i_79/ZN               NOR4_X4       Rise  1.4860 0.0490 0.0460 1.01768  6.7348   7.75248           2       57.3214                | 
|    i_0_16/i_78/A1               NAND2_X4      Rise  1.4860 0.0000 0.0460          5.95497                                                   | 
|    i_0_16/i_78/ZN               NAND2_X4      Fall  1.5110 0.0250 0.0170 1.23799  12.6626  13.9005           4       57.3214                | 
|    i_0_16/sgo__sro_c68/A1       NOR2_X4       Fall  1.5110 0.0000 0.0170          5.59465                                                   | 
|    i_0_16/sgo__sro_c68/ZN       NOR2_X4       Rise  1.5370 0.0260 0.0150 0.512577 5.62671  6.13929           2       64.3587                | 
|    i_0_16/i_74/A1               NAND2_X2      Rise  1.5370 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_74/ZN               NAND2_X2      Fall  1.5570 0.0200 0.0110 0.840963 7.44844  8.28941           3       64.3587                | 
|    i_0_16/i_73/A1               OR3_X4        Fall  1.5570 0.0000 0.0110          2.6267                                                    | 
|    i_0_16/i_73/ZN               OR3_X4        Fall  1.6200 0.0630 0.0140 1.81974  11.559   13.3788           4       64.3587                | 
|    i_0_16/i_72/A1               NOR2_X1       Fall  1.6210 0.0010 0.0140          1.41309                                                   | 
|    i_0_16/i_72/ZN               NOR2_X1       Rise  1.6530 0.0320 0.0220 0.42588  2.57361  2.99949           1       61.8362                | 
|    i_0_16/i_64/B                XNOR2_X1      Rise  1.6530 0.0000 0.0220          2.57361                                                   | 
|    i_0_16/i_64/ZN               XNOR2_X1      Rise  1.6940 0.0410 0.0180 0.42588  0.94642  1.3723            1       61.8362                | 
|    i_0_16/p_0[59]                             Rise  1.6940 0.0000                                                                           | 
|    i_0_0_59/A                   MUX2_X1       Rise  1.6940 0.0000 0.0180          0.94642                                                   | 
|    i_0_0_59/Z                   MUX2_X1       Rise  1.7550 0.0610 0.0280 0        10       10                1       61.8362                | 
|    Res[59]                                    Rise  1.7550 0.0000 0.0280          10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.08001  4.19161 7.27162           3       54.8186  c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.7550        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0450        | 
-------------------------------------------------------------


 Timing Path to Res[58] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[58] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 3.08001  4.57405  7.65406           3       54.8186  c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.2480          1.8122                                      A             | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X1 Rise  0.0540 0.0540 0.2510 44.4744  64.5764  109.051           68      54.8186  AL   K        | 
| Data Path:                                                                                                                                  | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.0940 0.0400 0.2480          0.949653                                    L             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2050 0.1110 0.0110 0.42588  6.58518  7.01106           1       54.8186                | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2050 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2360 0.0310 0.0080 13.3114  23.7519  37.0633           20      54.8186                | 
|    i_0_16/Res_imm[0]                          Fall  0.2360 0.0000                                                                           | 
|    i_0_16/i_123/A3              OR3_X4        Fall  0.2360 0.0000 0.0080          3.25625                                                   | 
|    i_0_16/i_123/ZN              OR3_X4        Fall  0.3100 0.0740 0.0130 1.02896  6.71456  7.74352           3       54.8186                | 
|    i_0_16/i_122/A1              OR2_X4        Fall  0.3100 0.0000 0.0130          2.74663                                                   | 
|    i_0_16/i_122/ZN              OR2_X4        Fall  0.3530 0.0430 0.0090 1.07449  5.79642  6.87091           2       54.8186                | 
|    i_0_16/i_121/A1              OR2_X4        Fall  0.3530 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_121/ZN              OR2_X4        Fall  0.3950 0.0420 0.0090 1.26868  7.44844  8.71712           3       54.8186                | 
|    i_0_16/i_120/A1              OR3_X4        Fall  0.3950 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_120/ZN              OR3_X4        Fall  0.4540 0.0590 0.0120 0.799222 6.71456  7.51379           3       54.8186                | 
|    i_0_16/i_119/A1              OR2_X4        Fall  0.4540 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_119/ZN              OR2_X4        Fall  0.4970 0.0430 0.0090 0.839592 7.44844  8.28803           3       54.8186                | 
|    i_0_16/i_118/A1              OR3_X4        Fall  0.4970 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_118/ZN              OR3_X4        Fall  0.5580 0.0610 0.0130 0.953667 10.1027  11.0563           3       54.8186                | 
|    i_0_16/i_117/A1              NOR2_X4       Fall  0.5580 0.0000 0.0130          5.59465                                                   | 
|    i_0_16/i_117/ZN              NOR2_X4       Rise  0.5860 0.0280 0.0190 0.868433 8.52857  9.39701           2       54.8186                | 
|    i_0_16/i_116/A1              NAND2_X4      Rise  0.5860 0.0000 0.0190          5.95497                                                   | 
|    i_0_16/i_116/ZN              NAND2_X4      Fall  0.6030 0.0170 0.0100 0.433485 9.18451  9.618             2       54.8186                | 
|    i_0_16/i_115/A1              NOR2_X4       Fall  0.6030 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/i_115/ZN              NOR2_X4       Rise  0.6300 0.0270 0.0180 0.704862 8.52857  9.23343           2       59.601                 | 
|    i_0_16/i_114/A1              NAND2_X4      Rise  0.6300 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_114/ZN              NAND2_X4      Fall  0.6460 0.0160 0.0090 0.96809  7.44844  8.41653           3       58.5045                | 
|    i_0_16/i_113/A1              OR3_X4        Fall  0.6460 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_113/ZN              OR3_X4        Fall  0.7050 0.0590 0.0120 0.781979 6.71456  7.49654           3       59.601                 | 
|    i_0_16/i_112/A1              OR2_X4        Fall  0.7050 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_112/ZN              OR2_X4        Fall  0.7470 0.0420 0.0080 0.433485 5.79642  6.2299            2       59.601                 | 
|    i_0_16/i_111/A1              OR2_X4        Fall  0.7470 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_111/ZN              OR2_X4        Fall  0.7920 0.0450 0.0110 1.36825  12.6626  14.0308           4       59.601                 | 
|    i_0_16/sgo__sro_c85/A1       NOR2_X4       Fall  0.7930 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c85/ZN       NOR2_X4       Rise  0.8160 0.0230 0.0160 0.541476 5.62671  6.16819           2       59.601                 | 
|    i_0_16/i_107/A1              NAND2_X2      Rise  0.8160 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_107/ZN              NAND2_X2      Fall  0.8350 0.0190 0.0100 0.716093 5.79642  6.51251           2       59.601                 | 
|    i_0_16/i_106/A1              OR2_X4        Fall  0.8350 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_106/ZN              OR2_X4        Fall  0.8810 0.0460 0.0110 1.15668  12.6626  13.8192           4       59.601                 | 
|    i_0_16/sgo__sro_c17/A1       NOR2_X4       Fall  0.8810 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c17/ZN       NOR2_X4       Rise  0.9050 0.0240 0.0150 0.942026 5.62671  6.56874           2       59.601                 | 
|    i_0_16/i_102/A1              NAND2_X2      Rise  0.9050 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_102/ZN              NAND2_X2      Fall  0.9230 0.0180 0.0100 0.692855 5.79642  6.48927           2       59.601                 | 
|    i_0_16/i_101/A1              OR2_X4        Fall  0.9230 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_101/ZN              OR2_X4        Fall  0.9690 0.0460 0.0110 1.83767  12.6626  14.5002           4       59.601                 | 
|    i_0_16/sgo__sro_c34/A1       NOR2_X4       Fall  0.9700 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c34/ZN       NOR2_X4       Rise  0.9940 0.0240 0.0160 0.936254 5.62671  6.56296           2       59.601                 | 
|    i_0_16/i_97/A1               NAND2_X2      Rise  0.9940 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_97/ZN               NAND2_X2      Fall  1.0120 0.0180 0.0100 0.483678 5.79642  6.2801            2       59.601                 | 
|    i_0_16/i_96/A1               OR2_X4        Fall  1.0120 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_96/ZN               OR2_X4        Fall  1.0580 0.0460 0.0110 1.91883  12.6626  14.5814           4       59.601                 | 
|    i_0_16/sgo__sro_c51/A1       NOR2_X4       Fall  1.0590 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c51/ZN       NOR2_X4       Rise  1.0830 0.0240 0.0150 0.794486 5.62671  6.4212            2       54.8186                | 
|    i_0_16/i_92/A1               NAND2_X2      Rise  1.0830 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_92/ZN               NAND2_X2      Fall  1.1010 0.0180 0.0100 0.836808 5.79642  6.63323           2       54.8186                | 
|    i_0_16/i_91/A1               OR2_X4        Fall  1.1010 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_91/ZN               OR2_X4        Fall  1.1460 0.0450 0.0100 1.47588  10.6409  12.1168           3       57.4163                | 
|    i_0_16/i_89/A1               NOR3_X4       Fall  1.1470 0.0010 0.0100          5.11236                                                   | 
|    i_0_16/i_89/ZN               NOR3_X4       Rise  1.1860 0.0390 0.0320 0.541476 8.52857  9.07005           2       57.4163                | 
|    i_0_16/i_88/A1               NAND2_X4      Rise  1.1860 0.0000 0.0320          5.95497                                                   | 
|    i_0_16/i_88/ZN               NAND2_X4      Fall  1.2050 0.0190 0.0120 0.42588  9.18451  9.61039           2       57.4163                | 
|    i_0_16/i_87/A1               NOR2_X4       Fall  1.2050 0.0000 0.0120          5.59465                                                   | 
|    i_0_16/i_87/ZN               NOR2_X4       Rise  1.2320 0.0270 0.0190 0.541476 8.52857  9.07005           2       57.4163                | 
|    i_0_16/i_86/A1               NAND2_X4      Rise  1.2320 0.0000 0.0190          5.95497                                                   | 
|    i_0_16/i_86/ZN               NAND2_X4      Fall  1.2490 0.0170 0.0090 1.3172   7.44844  8.76565           3       57.4163                | 
|    i_0_16/i_85/A1               OR3_X4        Fall  1.2490 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_85/ZN               OR3_X4        Fall  1.3070 0.0580 0.0120 0.72169  6.71456  7.43625           3       57.4163                | 
|    i_0_16/i_84/A1               OR2_X4        Fall  1.3070 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_84/ZN               OR2_X4        Fall  1.3490 0.0420 0.0090 0.706931 5.79642  6.50335           2       57.3214                | 
|    i_0_16/i_83/A1               OR2_X4        Fall  1.3490 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_83/ZN               OR2_X4        Fall  1.3900 0.0410 0.0090 0.433485 5.79642  6.2299            2       57.3214                | 
|    i_0_16/i_82/A1               OR2_X4        Fall  1.3900 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_82/ZN               OR2_X4        Fall  1.4360 0.0460 0.0110 2.6518   12.4589  15.1107           4       57.3214                | 
|    i_0_16/i_79/A1               NOR4_X4       Fall  1.4370 0.0010 0.0110          5.0086                                                    | 
|    i_0_16/i_79/ZN               NOR4_X4       Rise  1.4860 0.0490 0.0460 1.01768  6.7348   7.75248           2       57.3214                | 
|    i_0_16/i_78/A1               NAND2_X4      Rise  1.4860 0.0000 0.0460          5.95497                                                   | 
|    i_0_16/i_78/ZN               NAND2_X4      Fall  1.5110 0.0250 0.0170 1.23799  12.6626  13.9005           4       57.3214                | 
|    i_0_16/sgo__sro_c68/A1       NOR2_X4       Fall  1.5110 0.0000 0.0170          5.59465                                                   | 
|    i_0_16/sgo__sro_c68/ZN       NOR2_X4       Rise  1.5370 0.0260 0.0150 0.512577 5.62671  6.13929           2       64.3587                | 
|    i_0_16/i_74/A1               NAND2_X2      Rise  1.5370 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_74/ZN               NAND2_X2      Fall  1.5570 0.0200 0.0110 0.840963 7.44844  8.28941           3       64.3587                | 
|    i_0_16/i_73/A1               OR3_X4        Fall  1.5570 0.0000 0.0110          2.6267                                                    | 
|    i_0_16/i_73/ZN               OR3_X4        Fall  1.6200 0.0630 0.0140 1.81974  11.559   13.3788           4       64.3587                | 
|    i_0_16/i_63/B                XOR2_X1       Fall  1.6200 0.0000 0.0140          2.41145                                                   | 
|    i_0_16/i_63/Z                XOR2_X1       Fall  1.6760 0.0560 0.0140 0.428179 0.94642  1.3746            1       61.8362                | 
|    i_0_16/p_0[58]                             Fall  1.6760 0.0000                                                                           | 
|    i_0_0_58/A                   MUX2_X1       Fall  1.6760 0.0000 0.0140          0.907039                                                  | 
|    i_0_0_58/Z                   MUX2_X1       Fall  1.7530 0.0770 0.0210 0        10       10                1       61.8362                | 
|    Res[58]                                    Fall  1.7530 0.0000 0.0210          10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.08001  4.19161 7.27162           3       54.8186  c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.7530        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0470        | 
-------------------------------------------------------------


 Timing Path to Res[57] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[57] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 3.08001  4.57405  7.65406           3       54.8186  c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.2480          1.8122                                      A             | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X1 Rise  0.0540 0.0540 0.2510 44.4744  64.5764  109.051           68      54.8186  AL   K        | 
| Data Path:                                                                                                                                  | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.0940 0.0400 0.2480          0.949653                                    L             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2050 0.1110 0.0110 0.42588  6.58518  7.01106           1       54.8186                | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2050 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2360 0.0310 0.0080 13.3114  23.7519  37.0633           20      54.8186                | 
|    i_0_16/Res_imm[0]                          Fall  0.2360 0.0000                                                                           | 
|    i_0_16/i_123/A3              OR3_X4        Fall  0.2360 0.0000 0.0080          3.25625                                                   | 
|    i_0_16/i_123/ZN              OR3_X4        Fall  0.3100 0.0740 0.0130 1.02896  6.71456  7.74352           3       54.8186                | 
|    i_0_16/i_122/A1              OR2_X4        Fall  0.3100 0.0000 0.0130          2.74663                                                   | 
|    i_0_16/i_122/ZN              OR2_X4        Fall  0.3530 0.0430 0.0090 1.07449  5.79642  6.87091           2       54.8186                | 
|    i_0_16/i_121/A1              OR2_X4        Fall  0.3530 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_121/ZN              OR2_X4        Fall  0.3950 0.0420 0.0090 1.26868  7.44844  8.71712           3       54.8186                | 
|    i_0_16/i_120/A1              OR3_X4        Fall  0.3950 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_120/ZN              OR3_X4        Fall  0.4540 0.0590 0.0120 0.799222 6.71456  7.51379           3       54.8186                | 
|    i_0_16/i_119/A1              OR2_X4        Fall  0.4540 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_119/ZN              OR2_X4        Fall  0.4970 0.0430 0.0090 0.839592 7.44844  8.28803           3       54.8186                | 
|    i_0_16/i_118/A1              OR3_X4        Fall  0.4970 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_118/ZN              OR3_X4        Fall  0.5580 0.0610 0.0130 0.953667 10.1027  11.0563           3       54.8186                | 
|    i_0_16/i_117/A1              NOR2_X4       Fall  0.5580 0.0000 0.0130          5.59465                                                   | 
|    i_0_16/i_117/ZN              NOR2_X4       Rise  0.5860 0.0280 0.0190 0.868433 8.52857  9.39701           2       54.8186                | 
|    i_0_16/i_116/A1              NAND2_X4      Rise  0.5860 0.0000 0.0190          5.95497                                                   | 
|    i_0_16/i_116/ZN              NAND2_X4      Fall  0.6030 0.0170 0.0100 0.433485 9.18451  9.618             2       54.8186                | 
|    i_0_16/i_115/A1              NOR2_X4       Fall  0.6030 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/i_115/ZN              NOR2_X4       Rise  0.6300 0.0270 0.0180 0.704862 8.52857  9.23343           2       59.601                 | 
|    i_0_16/i_114/A1              NAND2_X4      Rise  0.6300 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_114/ZN              NAND2_X4      Fall  0.6460 0.0160 0.0090 0.96809  7.44844  8.41653           3       58.5045                | 
|    i_0_16/i_113/A1              OR3_X4        Fall  0.6460 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_113/ZN              OR3_X4        Fall  0.7050 0.0590 0.0120 0.781979 6.71456  7.49654           3       59.601                 | 
|    i_0_16/i_112/A1              OR2_X4        Fall  0.7050 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_112/ZN              OR2_X4        Fall  0.7470 0.0420 0.0080 0.433485 5.79642  6.2299            2       59.601                 | 
|    i_0_16/i_111/A1              OR2_X4        Fall  0.7470 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_111/ZN              OR2_X4        Fall  0.7920 0.0450 0.0110 1.36825  12.6626  14.0308           4       59.601                 | 
|    i_0_16/sgo__sro_c85/A1       NOR2_X4       Fall  0.7930 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c85/ZN       NOR2_X4       Rise  0.8160 0.0230 0.0160 0.541476 5.62671  6.16819           2       59.601                 | 
|    i_0_16/i_107/A1              NAND2_X2      Rise  0.8160 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_107/ZN              NAND2_X2      Fall  0.8350 0.0190 0.0100 0.716093 5.79642  6.51251           2       59.601                 | 
|    i_0_16/i_106/A1              OR2_X4        Fall  0.8350 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_106/ZN              OR2_X4        Fall  0.8810 0.0460 0.0110 1.15668  12.6626  13.8192           4       59.601                 | 
|    i_0_16/sgo__sro_c17/A1       NOR2_X4       Fall  0.8810 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c17/ZN       NOR2_X4       Rise  0.9050 0.0240 0.0150 0.942026 5.62671  6.56874           2       59.601                 | 
|    i_0_16/i_102/A1              NAND2_X2      Rise  0.9050 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_102/ZN              NAND2_X2      Fall  0.9230 0.0180 0.0100 0.692855 5.79642  6.48927           2       59.601                 | 
|    i_0_16/i_101/A1              OR2_X4        Fall  0.9230 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_101/ZN              OR2_X4        Fall  0.9690 0.0460 0.0110 1.83767  12.6626  14.5002           4       59.601                 | 
|    i_0_16/sgo__sro_c34/A1       NOR2_X4       Fall  0.9700 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c34/ZN       NOR2_X4       Rise  0.9940 0.0240 0.0160 0.936254 5.62671  6.56296           2       59.601                 | 
|    i_0_16/i_97/A1               NAND2_X2      Rise  0.9940 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_97/ZN               NAND2_X2      Fall  1.0120 0.0180 0.0100 0.483678 5.79642  6.2801            2       59.601                 | 
|    i_0_16/i_96/A1               OR2_X4        Fall  1.0120 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_96/ZN               OR2_X4        Fall  1.0580 0.0460 0.0110 1.91883  12.6626  14.5814           4       59.601                 | 
|    i_0_16/sgo__sro_c51/A1       NOR2_X4       Fall  1.0590 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c51/ZN       NOR2_X4       Rise  1.0830 0.0240 0.0150 0.794486 5.62671  6.4212            2       54.8186                | 
|    i_0_16/i_92/A1               NAND2_X2      Rise  1.0830 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_92/ZN               NAND2_X2      Fall  1.1010 0.0180 0.0100 0.836808 5.79642  6.63323           2       54.8186                | 
|    i_0_16/i_91/A1               OR2_X4        Fall  1.1010 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_91/ZN               OR2_X4        Fall  1.1460 0.0450 0.0100 1.47588  10.6409  12.1168           3       57.4163                | 
|    i_0_16/i_89/A1               NOR3_X4       Fall  1.1470 0.0010 0.0100          5.11236                                                   | 
|    i_0_16/i_89/ZN               NOR3_X4       Rise  1.1860 0.0390 0.0320 0.541476 8.52857  9.07005           2       57.4163                | 
|    i_0_16/i_88/A1               NAND2_X4      Rise  1.1860 0.0000 0.0320          5.95497                                                   | 
|    i_0_16/i_88/ZN               NAND2_X4      Fall  1.2050 0.0190 0.0120 0.42588  9.18451  9.61039           2       57.4163                | 
|    i_0_16/i_87/A1               NOR2_X4       Fall  1.2050 0.0000 0.0120          5.59465                                                   | 
|    i_0_16/i_87/ZN               NOR2_X4       Rise  1.2320 0.0270 0.0190 0.541476 8.52857  9.07005           2       57.4163                | 
|    i_0_16/i_86/A1               NAND2_X4      Rise  1.2320 0.0000 0.0190          5.95497                                                   | 
|    i_0_16/i_86/ZN               NAND2_X4      Fall  1.2490 0.0170 0.0090 1.3172   7.44844  8.76565           3       57.4163                | 
|    i_0_16/i_85/A1               OR3_X4        Fall  1.2490 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_85/ZN               OR3_X4        Fall  1.3070 0.0580 0.0120 0.72169  6.71456  7.43625           3       57.4163                | 
|    i_0_16/i_84/A1               OR2_X4        Fall  1.3070 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_84/ZN               OR2_X4        Fall  1.3490 0.0420 0.0090 0.706931 5.79642  6.50335           2       57.3214                | 
|    i_0_16/i_83/A1               OR2_X4        Fall  1.3490 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_83/ZN               OR2_X4        Fall  1.3900 0.0410 0.0090 0.433485 5.79642  6.2299            2       57.3214                | 
|    i_0_16/i_82/A1               OR2_X4        Fall  1.3900 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_82/ZN               OR2_X4        Fall  1.4360 0.0460 0.0110 2.6518   12.4589  15.1107           4       57.3214                | 
|    i_0_16/i_79/A1               NOR4_X4       Fall  1.4370 0.0010 0.0110          5.0086                                                    | 
|    i_0_16/i_79/ZN               NOR4_X4       Rise  1.4860 0.0490 0.0460 1.01768  6.7348   7.75248           2       57.3214                | 
|    i_0_16/i_78/A1               NAND2_X4      Rise  1.4860 0.0000 0.0460          5.95497                                                   | 
|    i_0_16/i_78/ZN               NAND2_X4      Fall  1.5110 0.0250 0.0170 1.23799  12.6626  13.9005           4       57.3214                | 
|    i_0_16/sgo__sro_c68/A1       NOR2_X4       Fall  1.5110 0.0000 0.0170          5.59465                                                   | 
|    i_0_16/sgo__sro_c68/ZN       NOR2_X4       Rise  1.5370 0.0260 0.0150 0.512577 5.62671  6.13929           2       64.3587                | 
|    i_0_16/i_74/A1               NAND2_X2      Rise  1.5370 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_74/ZN               NAND2_X2      Fall  1.5570 0.0200 0.0110 0.840963 7.44844  8.28941           3       64.3587                | 
|    i_0_16/i_73/A1               OR3_X4        Fall  1.5570 0.0000 0.0110          2.6267                                                    | 
|    i_0_16/i_73/ZN               OR3_X4        Fall  1.6200 0.0630 0.0140 1.81974  11.559   13.3788           4       64.3587                | 
|    i_0_16/i_61/A1               AND2_X1       Fall  1.6200 0.0000 0.0140          0.874832                                                  | 
|    i_0_16/i_61/ZN               AND2_X1       Fall  1.6500 0.0300 0.0060 0.42588  0.94642  1.3723            1       64.3587                | 
|    i_0_16/p_0[57]                             Fall  1.6500 0.0000                                                                           | 
|    i_0_0_57/A                   MUX2_X1       Fall  1.6500 0.0000 0.0060          0.907039                                                  | 
|    i_0_0_57/Z                   MUX2_X1       Fall  1.7240 0.0740 0.0210 0.487352 10       10.4874           1       64.3587                | 
|    Res[57]                                    Fall  1.7240 0.0000 0.0210          10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.08001  4.19161 7.27162           3       54.8186  c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.7240        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0760        | 
-------------------------------------------------------------


 Timing Path to Res[56] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[56] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 3.08001  4.57405  7.65406           3       54.8186  c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.2480          1.8122                                      A             | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X1 Rise  0.0540 0.0540 0.2510 44.4744  64.5764  109.051           68      54.8186  AL   K        | 
| Data Path:                                                                                                                                  | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.0940 0.0400 0.2480          0.949653                                    L             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2050 0.1110 0.0110 0.42588  6.58518  7.01106           1       54.8186                | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2050 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2360 0.0310 0.0080 13.3114  23.7519  37.0633           20      54.8186                | 
|    i_0_16/Res_imm[0]                          Fall  0.2360 0.0000                                                                           | 
|    i_0_16/i_123/A3              OR3_X4        Fall  0.2360 0.0000 0.0080          3.25625                                                   | 
|    i_0_16/i_123/ZN              OR3_X4        Fall  0.3100 0.0740 0.0130 1.02896  6.71456  7.74352           3       54.8186                | 
|    i_0_16/i_122/A1              OR2_X4        Fall  0.3100 0.0000 0.0130          2.74663                                                   | 
|    i_0_16/i_122/ZN              OR2_X4        Fall  0.3530 0.0430 0.0090 1.07449  5.79642  6.87091           2       54.8186                | 
|    i_0_16/i_121/A1              OR2_X4        Fall  0.3530 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_121/ZN              OR2_X4        Fall  0.3950 0.0420 0.0090 1.26868  7.44844  8.71712           3       54.8186                | 
|    i_0_16/i_120/A1              OR3_X4        Fall  0.3950 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_120/ZN              OR3_X4        Fall  0.4540 0.0590 0.0120 0.799222 6.71456  7.51379           3       54.8186                | 
|    i_0_16/i_119/A1              OR2_X4        Fall  0.4540 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_119/ZN              OR2_X4        Fall  0.4970 0.0430 0.0090 0.839592 7.44844  8.28803           3       54.8186                | 
|    i_0_16/i_118/A1              OR3_X4        Fall  0.4970 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_118/ZN              OR3_X4        Fall  0.5580 0.0610 0.0130 0.953667 10.1027  11.0563           3       54.8186                | 
|    i_0_16/i_117/A1              NOR2_X4       Fall  0.5580 0.0000 0.0130          5.59465                                                   | 
|    i_0_16/i_117/ZN              NOR2_X4       Rise  0.5860 0.0280 0.0190 0.868433 8.52857  9.39701           2       54.8186                | 
|    i_0_16/i_116/A1              NAND2_X4      Rise  0.5860 0.0000 0.0190          5.95497                                                   | 
|    i_0_16/i_116/ZN              NAND2_X4      Fall  0.6030 0.0170 0.0100 0.433485 9.18451  9.618             2       54.8186                | 
|    i_0_16/i_115/A1              NOR2_X4       Fall  0.6030 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/i_115/ZN              NOR2_X4       Rise  0.6300 0.0270 0.0180 0.704862 8.52857  9.23343           2       59.601                 | 
|    i_0_16/i_114/A1              NAND2_X4      Rise  0.6300 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_114/ZN              NAND2_X4      Fall  0.6460 0.0160 0.0090 0.96809  7.44844  8.41653           3       58.5045                | 
|    i_0_16/i_113/A1              OR3_X4        Fall  0.6460 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_113/ZN              OR3_X4        Fall  0.7050 0.0590 0.0120 0.781979 6.71456  7.49654           3       59.601                 | 
|    i_0_16/i_112/A1              OR2_X4        Fall  0.7050 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_112/ZN              OR2_X4        Fall  0.7470 0.0420 0.0080 0.433485 5.79642  6.2299            2       59.601                 | 
|    i_0_16/i_111/A1              OR2_X4        Fall  0.7470 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_111/ZN              OR2_X4        Fall  0.7920 0.0450 0.0110 1.36825  12.6626  14.0308           4       59.601                 | 
|    i_0_16/sgo__sro_c85/A1       NOR2_X4       Fall  0.7930 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c85/ZN       NOR2_X4       Rise  0.8160 0.0230 0.0160 0.541476 5.62671  6.16819           2       59.601                 | 
|    i_0_16/i_107/A1              NAND2_X2      Rise  0.8160 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_107/ZN              NAND2_X2      Fall  0.8350 0.0190 0.0100 0.716093 5.79642  6.51251           2       59.601                 | 
|    i_0_16/i_106/A1              OR2_X4        Fall  0.8350 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_106/ZN              OR2_X4        Fall  0.8810 0.0460 0.0110 1.15668  12.6626  13.8192           4       59.601                 | 
|    i_0_16/sgo__sro_c17/A1       NOR2_X4       Fall  0.8810 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c17/ZN       NOR2_X4       Rise  0.9050 0.0240 0.0150 0.942026 5.62671  6.56874           2       59.601                 | 
|    i_0_16/i_102/A1              NAND2_X2      Rise  0.9050 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_102/ZN              NAND2_X2      Fall  0.9230 0.0180 0.0100 0.692855 5.79642  6.48927           2       59.601                 | 
|    i_0_16/i_101/A1              OR2_X4        Fall  0.9230 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_101/ZN              OR2_X4        Fall  0.9690 0.0460 0.0110 1.83767  12.6626  14.5002           4       59.601                 | 
|    i_0_16/sgo__sro_c34/A1       NOR2_X4       Fall  0.9700 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c34/ZN       NOR2_X4       Rise  0.9940 0.0240 0.0160 0.936254 5.62671  6.56296           2       59.601                 | 
|    i_0_16/i_97/A1               NAND2_X2      Rise  0.9940 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_97/ZN               NAND2_X2      Fall  1.0120 0.0180 0.0100 0.483678 5.79642  6.2801            2       59.601                 | 
|    i_0_16/i_96/A1               OR2_X4        Fall  1.0120 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_96/ZN               OR2_X4        Fall  1.0580 0.0460 0.0110 1.91883  12.6626  14.5814           4       59.601                 | 
|    i_0_16/sgo__sro_c51/A1       NOR2_X4       Fall  1.0590 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c51/ZN       NOR2_X4       Rise  1.0830 0.0240 0.0150 0.794486 5.62671  6.4212            2       54.8186                | 
|    i_0_16/i_92/A1               NAND2_X2      Rise  1.0830 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_92/ZN               NAND2_X2      Fall  1.1010 0.0180 0.0100 0.836808 5.79642  6.63323           2       54.8186                | 
|    i_0_16/i_91/A1               OR2_X4        Fall  1.1010 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_91/ZN               OR2_X4        Fall  1.1460 0.0450 0.0100 1.47588  10.6409  12.1168           3       57.4163                | 
|    i_0_16/i_89/A1               NOR3_X4       Fall  1.1470 0.0010 0.0100          5.11236                                                   | 
|    i_0_16/i_89/ZN               NOR3_X4       Rise  1.1860 0.0390 0.0320 0.541476 8.52857  9.07005           2       57.4163                | 
|    i_0_16/i_88/A1               NAND2_X4      Rise  1.1860 0.0000 0.0320          5.95497                                                   | 
|    i_0_16/i_88/ZN               NAND2_X4      Fall  1.2050 0.0190 0.0120 0.42588  9.18451  9.61039           2       57.4163                | 
|    i_0_16/i_87/A1               NOR2_X4       Fall  1.2050 0.0000 0.0120          5.59465                                                   | 
|    i_0_16/i_87/ZN               NOR2_X4       Rise  1.2320 0.0270 0.0190 0.541476 8.52857  9.07005           2       57.4163                | 
|    i_0_16/i_86/A1               NAND2_X4      Rise  1.2320 0.0000 0.0190          5.95497                                                   | 
|    i_0_16/i_86/ZN               NAND2_X4      Fall  1.2490 0.0170 0.0090 1.3172   7.44844  8.76565           3       57.4163                | 
|    i_0_16/i_85/A1               OR3_X4        Fall  1.2490 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_85/ZN               OR3_X4        Fall  1.3070 0.0580 0.0120 0.72169  6.71456  7.43625           3       57.4163                | 
|    i_0_16/i_84/A1               OR2_X4        Fall  1.3070 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_84/ZN               OR2_X4        Fall  1.3490 0.0420 0.0090 0.706931 5.79642  6.50335           2       57.3214                | 
|    i_0_16/i_83/A1               OR2_X4        Fall  1.3490 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_83/ZN               OR2_X4        Fall  1.3900 0.0410 0.0090 0.433485 5.79642  6.2299            2       57.3214                | 
|    i_0_16/i_82/A1               OR2_X4        Fall  1.3900 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_82/ZN               OR2_X4        Fall  1.4360 0.0460 0.0110 2.6518   12.4589  15.1107           4       57.3214                | 
|    i_0_16/i_79/A1               NOR4_X4       Fall  1.4370 0.0010 0.0110          5.0086                                                    | 
|    i_0_16/i_79/ZN               NOR4_X4       Rise  1.4860 0.0490 0.0460 1.01768  6.7348   7.75248           2       57.3214                | 
|    i_0_16/i_78/A1               NAND2_X4      Rise  1.4860 0.0000 0.0460          5.95497                                                   | 
|    i_0_16/i_78/ZN               NAND2_X4      Fall  1.5110 0.0250 0.0170 1.23799  12.6626  13.9005           4       57.3214                | 
|    i_0_16/sgo__sro_c68/A1       NOR2_X4       Fall  1.5110 0.0000 0.0170          5.59465                                                   | 
|    i_0_16/sgo__sro_c68/ZN       NOR2_X4       Rise  1.5370 0.0260 0.0150 0.512577 5.62671  6.13929           2       64.3587                | 
|    i_0_16/i_74/A1               NAND2_X2      Rise  1.5370 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_74/ZN               NAND2_X2      Fall  1.5570 0.0200 0.0110 0.840963 7.44844  8.28941           3       64.3587                | 
|    i_0_16/i_60/B                XOR2_X1       Fall  1.5570 0.0000 0.0110          2.41145                                                   | 
|    i_0_16/i_60/Z                XOR2_X1       Fall  1.6120 0.0550 0.0150 0.42588  0.94642  1.3723            1       64.3587                | 
|    i_0_16/p_0[56]                             Fall  1.6120 0.0000                                                                           | 
|    i_0_0_56/A                   MUX2_X1       Fall  1.6120 0.0000 0.0150          0.907039                                                  | 
|    i_0_0_56/Z                   MUX2_X1       Fall  1.6900 0.0780 0.0210 0        10       10                1       64.3587                | 
|    Res[56]                                    Fall  1.6900 0.0000 0.0210          10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.08001  4.19161 7.27162           3       54.8186  c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.6900        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1100        | 
-------------------------------------------------------------


 Timing Path to Res[54] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[54] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 3.08001  4.57405  7.65406           3       54.8186  c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.2480          1.8122                                      A             | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X1 Rise  0.0540 0.0540 0.2510 44.4744  64.5764  109.051           68      54.8186  AL   K        | 
| Data Path:                                                                                                                                  | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.0940 0.0400 0.2480          0.949653                                    L             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2050 0.1110 0.0110 0.42588  6.58518  7.01106           1       54.8186                | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2050 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2360 0.0310 0.0080 13.3114  23.7519  37.0633           20      54.8186                | 
|    i_0_16/Res_imm[0]                          Fall  0.2360 0.0000                                                                           | 
|    i_0_16/i_123/A3              OR3_X4        Fall  0.2360 0.0000 0.0080          3.25625                                                   | 
|    i_0_16/i_123/ZN              OR3_X4        Fall  0.3100 0.0740 0.0130 1.02896  6.71456  7.74352           3       54.8186                | 
|    i_0_16/i_122/A1              OR2_X4        Fall  0.3100 0.0000 0.0130          2.74663                                                   | 
|    i_0_16/i_122/ZN              OR2_X4        Fall  0.3530 0.0430 0.0090 1.07449  5.79642  6.87091           2       54.8186                | 
|    i_0_16/i_121/A1              OR2_X4        Fall  0.3530 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_121/ZN              OR2_X4        Fall  0.3950 0.0420 0.0090 1.26868  7.44844  8.71712           3       54.8186                | 
|    i_0_16/i_120/A1              OR3_X4        Fall  0.3950 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_120/ZN              OR3_X4        Fall  0.4540 0.0590 0.0120 0.799222 6.71456  7.51379           3       54.8186                | 
|    i_0_16/i_119/A1              OR2_X4        Fall  0.4540 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_119/ZN              OR2_X4        Fall  0.4970 0.0430 0.0090 0.839592 7.44844  8.28803           3       54.8186                | 
|    i_0_16/i_118/A1              OR3_X4        Fall  0.4970 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_118/ZN              OR3_X4        Fall  0.5580 0.0610 0.0130 0.953667 10.1027  11.0563           3       54.8186                | 
|    i_0_16/i_117/A1              NOR2_X4       Fall  0.5580 0.0000 0.0130          5.59465                                                   | 
|    i_0_16/i_117/ZN              NOR2_X4       Rise  0.5860 0.0280 0.0190 0.868433 8.52857  9.39701           2       54.8186                | 
|    i_0_16/i_116/A1              NAND2_X4      Rise  0.5860 0.0000 0.0190          5.95497                                                   | 
|    i_0_16/i_116/ZN              NAND2_X4      Fall  0.6030 0.0170 0.0100 0.433485 9.18451  9.618             2       54.8186                | 
|    i_0_16/i_115/A1              NOR2_X4       Fall  0.6030 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/i_115/ZN              NOR2_X4       Rise  0.6300 0.0270 0.0180 0.704862 8.52857  9.23343           2       59.601                 | 
|    i_0_16/i_114/A1              NAND2_X4      Rise  0.6300 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_114/ZN              NAND2_X4      Fall  0.6460 0.0160 0.0090 0.96809  7.44844  8.41653           3       58.5045                | 
|    i_0_16/i_113/A1              OR3_X4        Fall  0.6460 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_113/ZN              OR3_X4        Fall  0.7050 0.0590 0.0120 0.781979 6.71456  7.49654           3       59.601                 | 
|    i_0_16/i_112/A1              OR2_X4        Fall  0.7050 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_112/ZN              OR2_X4        Fall  0.7470 0.0420 0.0080 0.433485 5.79642  6.2299            2       59.601                 | 
|    i_0_16/i_111/A1              OR2_X4        Fall  0.7470 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_111/ZN              OR2_X4        Fall  0.7920 0.0450 0.0110 1.36825  12.6626  14.0308           4       59.601                 | 
|    i_0_16/sgo__sro_c85/A1       NOR2_X4       Fall  0.7930 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c85/ZN       NOR2_X4       Rise  0.8160 0.0230 0.0160 0.541476 5.62671  6.16819           2       59.601                 | 
|    i_0_16/i_107/A1              NAND2_X2      Rise  0.8160 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_107/ZN              NAND2_X2      Fall  0.8350 0.0190 0.0100 0.716093 5.79642  6.51251           2       59.601                 | 
|    i_0_16/i_106/A1              OR2_X4        Fall  0.8350 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_106/ZN              OR2_X4        Fall  0.8810 0.0460 0.0110 1.15668  12.6626  13.8192           4       59.601                 | 
|    i_0_16/sgo__sro_c17/A1       NOR2_X4       Fall  0.8810 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c17/ZN       NOR2_X4       Rise  0.9050 0.0240 0.0150 0.942026 5.62671  6.56874           2       59.601                 | 
|    i_0_16/i_102/A1              NAND2_X2      Rise  0.9050 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_102/ZN              NAND2_X2      Fall  0.9230 0.0180 0.0100 0.692855 5.79642  6.48927           2       59.601                 | 
|    i_0_16/i_101/A1              OR2_X4        Fall  0.9230 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_101/ZN              OR2_X4        Fall  0.9690 0.0460 0.0110 1.83767  12.6626  14.5002           4       59.601                 | 
|    i_0_16/sgo__sro_c34/A1       NOR2_X4       Fall  0.9700 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c34/ZN       NOR2_X4       Rise  0.9940 0.0240 0.0160 0.936254 5.62671  6.56296           2       59.601                 | 
|    i_0_16/i_97/A1               NAND2_X2      Rise  0.9940 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_97/ZN               NAND2_X2      Fall  1.0120 0.0180 0.0100 0.483678 5.79642  6.2801            2       59.601                 | 
|    i_0_16/i_96/A1               OR2_X4        Fall  1.0120 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_96/ZN               OR2_X4        Fall  1.0580 0.0460 0.0110 1.91883  12.6626  14.5814           4       59.601                 | 
|    i_0_16/sgo__sro_c51/A1       NOR2_X4       Fall  1.0590 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c51/ZN       NOR2_X4       Rise  1.0830 0.0240 0.0150 0.794486 5.62671  6.4212            2       54.8186                | 
|    i_0_16/i_92/A1               NAND2_X2      Rise  1.0830 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_92/ZN               NAND2_X2      Fall  1.1010 0.0180 0.0100 0.836808 5.79642  6.63323           2       54.8186                | 
|    i_0_16/i_91/A1               OR2_X4        Fall  1.1010 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_91/ZN               OR2_X4        Fall  1.1460 0.0450 0.0100 1.47588  10.6409  12.1168           3       57.4163                | 
|    i_0_16/i_89/A1               NOR3_X4       Fall  1.1470 0.0010 0.0100          5.11236                                                   | 
|    i_0_16/i_89/ZN               NOR3_X4       Rise  1.1860 0.0390 0.0320 0.541476 8.52857  9.07005           2       57.4163                | 
|    i_0_16/i_88/A1               NAND2_X4      Rise  1.1860 0.0000 0.0320          5.95497                                                   | 
|    i_0_16/i_88/ZN               NAND2_X4      Fall  1.2050 0.0190 0.0120 0.42588  9.18451  9.61039           2       57.4163                | 
|    i_0_16/i_87/A1               NOR2_X4       Fall  1.2050 0.0000 0.0120          5.59465                                                   | 
|    i_0_16/i_87/ZN               NOR2_X4       Rise  1.2320 0.0270 0.0190 0.541476 8.52857  9.07005           2       57.4163                | 
|    i_0_16/i_86/A1               NAND2_X4      Rise  1.2320 0.0000 0.0190          5.95497                                                   | 
|    i_0_16/i_86/ZN               NAND2_X4      Fall  1.2490 0.0170 0.0090 1.3172   7.44844  8.76565           3       57.4163                | 
|    i_0_16/i_85/A1               OR3_X4        Fall  1.2490 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_85/ZN               OR3_X4        Fall  1.3070 0.0580 0.0120 0.72169  6.71456  7.43625           3       57.4163                | 
|    i_0_16/i_84/A1               OR2_X4        Fall  1.3070 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_84/ZN               OR2_X4        Fall  1.3490 0.0420 0.0090 0.706931 5.79642  6.50335           2       57.3214                | 
|    i_0_16/i_83/A1               OR2_X4        Fall  1.3490 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_83/ZN               OR2_X4        Fall  1.3900 0.0410 0.0090 0.433485 5.79642  6.2299            2       57.3214                | 
|    i_0_16/i_82/A1               OR2_X4        Fall  1.3900 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_82/ZN               OR2_X4        Fall  1.4360 0.0460 0.0110 2.6518   12.4589  15.1107           4       57.3214                | 
|    i_0_16/i_79/A1               NOR4_X4       Fall  1.4370 0.0010 0.0110          5.0086                                                    | 
|    i_0_16/i_79/ZN               NOR4_X4       Rise  1.4860 0.0490 0.0460 1.01768  6.7348   7.75248           2       57.3214                | 
|    i_0_16/i_78/A1               NAND2_X4      Rise  1.4860 0.0000 0.0460          5.95497                                                   | 
|    i_0_16/i_78/ZN               NAND2_X4      Fall  1.5110 0.0250 0.0170 1.23799  12.6626  13.9005           4       57.3214                | 
|    i_0_16/i_76/A1               NOR3_X1       Fall  1.5110 0.0000 0.0170          1.4005                                                    | 
|    i_0_16/i_76/ZN               NOR3_X1       Rise  1.5590 0.0480 0.0370 0.570375 2.57361  3.14398           1       64.3587                | 
|    i_0_16/i_58/B                XNOR2_X1      Rise  1.5590 0.0000 0.0370          2.57361                                                   | 
|    i_0_16/i_58/ZN               XNOR2_X1      Rise  1.6030 0.0440 0.0170 0.42588  0.94642  1.3723            1       64.3587                | 
|    i_0_16/p_0[54]                             Rise  1.6030 0.0000                                                                           | 
|    i_0_0_54/A                   MUX2_X1       Rise  1.6030 0.0000 0.0170          0.94642                                                   | 
|    i_0_0_54/Z                   MUX2_X1       Rise  1.6630 0.0600 0.0280 0        10       10                1       64.3587                | 
|    Res[54]                                    Rise  1.6630 0.0000 0.0280          10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.08001  4.19161 7.27162           3       54.8186  c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.6630        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1370        | 
-------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 368M, CVMEM - 1778M, PVMEM - 2263M)
