// Seed: 605403525
module module_0 (
    output tri0 id_0,
    input uwire id_1,
    input wand id_2,
    input tri1 id_3,
    input supply0 id_4
);
  initial begin : LABEL_0
    $clog2(31);
    ;
  end
  wire id_6;
  wire id_7;
  assign id_0 = id_2;
endmodule
module module_1 #(
    parameter id_15 = 32'd76,
    parameter id_17 = 32'd68,
    parameter id_27 = 32'd39,
    parameter id_7  = 32'd12
) (
    input uwire id_0,
    input tri id_1
    , id_21,
    output supply1 id_2,
    output tri1 id_3,
    input tri0 id_4,
    input tri0 id_5
    , id_22,
    input wor id_6
    , id_23,
    output wire _id_7,
    output wand id_8,
    input tri0 id_9,
    output wand id_10,
    output tri0 id_11,
    input uwire id_12,
    input tri id_13,
    input tri id_14,
    input wire _id_15,
    output tri0 id_16,
    input tri1 _id_17,
    input wire id_18,
    output wand id_19
);
  logic [-1 : id_7] id_24;
  wire  [  -1 'b0 :  id_17  ]  id_25  ,  id_26  ,  _id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  [  -1  :  id_27  ?  ~  id_15  :  1  -  (  1  )  ]  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_6,
      id_18,
      id_9
  );
endmodule
