From 6716ded4596f9cd41292f0d0f9cdcaffb436614c Mon Sep 17 00:00:00 2001
From: Huibin Hong <huibin.hong@rock-chips.com>
Date: Fri, 9 Feb 2018 16:27:43 +0800
Subject: [PATCH] arm64: dts: rockchip: add spi1 cs1 for px30

Change-Id: I933b76ed4b312a713e390c130ef6b5c090e3779c
Signed-off-by: Huibin Hong <huibin.hong@rock-chips.com>
---
 arch/arm64/boot/dts/rockchip/px30.dtsi | 9 +++++++--
 1 file changed, 7 insertions(+), 2 deletions(-)

diff --git a/arch/arm64/boot/dts/rockchip/px30.dtsi b/arch/arm64/boot/dts/rockchip/px30.dtsi
index eff77e3531ae..47202fa47822 100644
--- a/arch/arm64/boot/dts/rockchip/px30.dtsi
+++ b/arch/arm64/boot/dts/rockchip/px30.dtsi
@@ -550,7 +550,7 @@
 		#dma-cells = <2>;
 		dma-names = "tx", "rx";
 		pinctrl-names = "default";
-		pinctrl-0 = <&spi1_clk &spi1_csn &spi1_miso &spi1_mosi>;
+		pinctrl-0 = <&spi1_clk &spi1_csn0 &spi1_csn1 &spi1_miso &spi1_mosi>;
 		status = "disabled";
 	};
 
@@ -1770,11 +1770,16 @@
 					<3 RK_PB7 RK_FUNC_4 &pcfg_pull_up>;
 			};
 
-			spi1_csn: spi1-csn {
+			spi1_csn0: spi1-csn0 {
 				rockchip,pins =
 					<3 RK_PB1 RK_FUNC_4 &pcfg_pull_up>;
 			};
 
+			spi1_csn1: spi1-csn1 {
+				rockchip,pins =
+					<3 RK_PB2 RK_FUNC_2 &pcfg_pull_up>;
+			};
+
 			spi1_miso: spi1-miso {
 				rockchip,pins =
 					<3 RK_PB6 RK_FUNC_4 &pcfg_pull_up>;
-- 
2.35.3

