OPT_DESIGN_PATH=D:/RTL_FPGA/SD2/VERILOG/aula10-fsm_mealy/Ex2/sim_ex2/work/@_opt
