;redcode
;assert 1
	SPL 0, #2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 106
	SUB @121, 106
	SUB @127, 106
	SUB 101, @340
	SPL 9, <-30
	MOV -1, <-20
	MOV -7, <-20
	DJN 390, 90
	DJN 390, 90
	SUB -27, 20
	SPL 100, 90
	SLT 10, 9
	SUB @127, 100
	SUB @127, 100
	ADD 10, 9
	MOV -7, <-20
	ADD 10, 9
	MOV -7, <-20
	ADD 210, 0
	MOV -7, <-20
	MOV -7, <-20
	SUB <139, 9
	SUB -7, <-420
	SUB @127, 106
	SUB @127, 100
	ADD 10, 9
	CMP -7, <-420
	MOV -7, <-20
	SUB <139, 9
	SUB @127, 100
	SPL 9, <-30
	SUB -427, 20
	SUB -427, 20
	ADD 210, 0
	SPL 0, #2
	SPL 0, #2
	CMP -7, <-420
	SUB -1, <-22
	CMP -7, <-400
	SPL 0, #2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	SPL 0, #2
	CMP -7, <-420
