## =============================================================================================================================================================
## Xilinx Design Constraint File (XDC)
## =============================================================================================================================================================
## Board:         Digilent - ArtyS7
## FPGA:          Xilinx Spartan 7
## =============================================================================================================================================================
## Communication BUS
## =============================================================================================================================================================
## I2C
## =============================================================================================================================================================
## -----------------------------------------------------------------------------
##	Bank:					15
##	VCCO:					3.3V (VCC3V3)
##	Location:				CK_SDA,CK_SCL
## -----------------------------------------------------------------------------
## {INOUT}	 SerialClock - CK_SCL
set_property PACKAGE_PIN		J14		[ get_ports ArtyS7_IIC_SerialClock ]	
## {INOUT}	 SerialData - CK_SDA
set_property PACKAGE_PIN		J13		[ get_ports ArtyS7_IIC_SerialData ]	


