

================================================================
== Vitis HLS Report for 'infer_Pipeline_VITIS_LOOP_45_1'
================================================================
* Date:           Wed May 15 15:49:36 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lstm_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.018 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      136|      136|  1.360 us|  1.360 us|  136|  136|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_45_1  |      134|      134|         8|          1|          1|   128|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.39>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.48ns)   --->   "%store_ln0 = store i8 0, i8 %i"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i94"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_4 = load i8 %i" [lstm_hls/rnn.cpp:45->lstm_hls/rnn.cpp:175]   --->   Operation 14 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.90ns)   --->   "%icmp_ln45 = icmp_eq  i8 %i_4, i8 128" [lstm_hls/rnn.cpp:45->lstm_hls/rnn.cpp:175]   --->   Operation 16 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 17 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.90ns)   --->   "%add_ln45 = add i8 %i_4, i8 1" [lstm_hls/rnn.cpp:45->lstm_hls/rnn.cpp:175]   --->   Operation 18 'add' 'add_ln45' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %for.inc.i94.split, void %for.inc184.preheader.exitStub" [lstm_hls/rnn.cpp:45->lstm_hls/rnn.cpp:175]   --->   Operation 19 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_12_cast = zext i8 %i_4" [lstm_hls/rnn.cpp:45->lstm_hls/rnn.cpp:175]   --->   Operation 20 'zext' 'i_12_cast' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%C_t_addr = getelementptr i32 %C_t, i64 0, i64 %i_12_cast" [lstm_hls/rnn.cpp:46->lstm_hls/rnn.cpp:175]   --->   Operation 21 'getelementptr' 'C_t_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (1.35ns)   --->   "%C_t_load = load i7 %C_t_addr" [lstm_hls/rnn.cpp:46->lstm_hls/rnn.cpp:175]   --->   Operation 22 'load' 'C_t_load' <Predicate = (!icmp_ln45)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%vec_tmp_addr = getelementptr i32 %vec_tmp, i64 0, i64 %i_12_cast" [lstm_hls/rnn.cpp:46->lstm_hls/rnn.cpp:175]   --->   Operation 23 'getelementptr' 'vec_tmp_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (1.35ns)   --->   "%vec_tmp_load = load i7 %vec_tmp_addr" [lstm_hls/rnn.cpp:46->lstm_hls/rnn.cpp:175]   --->   Operation 24 'load' 'vec_tmp_load' <Predicate = (!icmp_ln45)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 25 [1/1] (0.48ns)   --->   "%store_ln45 = store i8 %add_ln45, i8 %i" [lstm_hls/rnn.cpp:45->lstm_hls/rnn.cpp:175]   --->   Operation 25 'store' 'store_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 26 [1/2] (1.35ns)   --->   "%C_t_load = load i7 %C_t_addr" [lstm_hls/rnn.cpp:46->lstm_hls/rnn.cpp:175]   --->   Operation 26 'load' 'C_t_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 27 [1/2] (1.35ns)   --->   "%vec_tmp_load = load i7 %vec_tmp_addr" [lstm_hls/rnn.cpp:46->lstm_hls/rnn.cpp:175]   --->   Operation 27 'load' 'vec_tmp_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 3 <SV = 2> <Delay = 6.01>
ST_3 : [1/1] (0.57ns)   --->   Input mux for Operation 28 '%add_i5 = fadd i32 %C_t_load, i32 %vec_tmp_load'
ST_3 : Operation 28 [5/5] (5.44ns)   --->   "%add_i5 = fadd i32 %C_t_load, i32 %vec_tmp_load" [lstm_hls/rnn.cpp:46->lstm_hls/rnn.cpp:175]   --->   Operation 28 'fadd' 'add_i5' <Predicate = true> <Delay = 5.44> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.01>
ST_4 : Operation 29 [4/5] (6.01ns)   --->   "%add_i5 = fadd i32 %C_t_load, i32 %vec_tmp_load" [lstm_hls/rnn.cpp:46->lstm_hls/rnn.cpp:175]   --->   Operation 29 'fadd' 'add_i5' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.01>
ST_5 : Operation 30 [3/5] (6.01ns)   --->   "%add_i5 = fadd i32 %C_t_load, i32 %vec_tmp_load" [lstm_hls/rnn.cpp:46->lstm_hls/rnn.cpp:175]   --->   Operation 30 'fadd' 'add_i5' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.01>
ST_6 : Operation 31 [2/5] (6.01ns)   --->   "%add_i5 = fadd i32 %C_t_load, i32 %vec_tmp_load" [lstm_hls/rnn.cpp:46->lstm_hls/rnn.cpp:175]   --->   Operation 31 'fadd' 'add_i5' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.01>
ST_7 : Operation 32 [1/5] (6.01ns)   --->   "%add_i5 = fadd i32 %C_t_load, i32 %vec_tmp_load" [lstm_hls/rnn.cpp:46->lstm_hls/rnn.cpp:175]   --->   Operation 32 'fadd' 'add_i5' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 36 'ret' 'ret_ln0' <Predicate = (icmp_ln45)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.35>
ST_8 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [lstm_hls/rnn.cpp:45->lstm_hls/rnn.cpp:175]   --->   Operation 33 'specloopname' 'specloopname_ln45' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 34 [1/1] (1.35ns)   --->   "%store_ln46 = store i32 %add_i5, i7 %C_t_addr" [lstm_hls/rnn.cpp:46->lstm_hls/rnn.cpp:175]   --->   Operation 34 'store' 'store_ln46' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln45 = br void %for.inc.i94" [lstm_hls/rnn.cpp:45->lstm_hls/rnn.cpp:175]   --->   Operation 35 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.396ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0.000 ns)
	'load' operation ('i', lstm_hls/rnn.cpp:45->lstm_hls/rnn.cpp:175) on local variable 'i' [7]  (0.000 ns)
	'add' operation ('add_ln45', lstm_hls/rnn.cpp:45->lstm_hls/rnn.cpp:175) [11]  (0.907 ns)
	'store' operation ('store_ln45', lstm_hls/rnn.cpp:45->lstm_hls/rnn.cpp:175) of variable 'add_ln45', lstm_hls/rnn.cpp:45->lstm_hls/rnn.cpp:175 on local variable 'i' [22]  (0.489 ns)

 <State 2>: 1.352ns
The critical path consists of the following:
	'load' operation ('C_t_load', lstm_hls/rnn.cpp:46->lstm_hls/rnn.cpp:175) on array 'C_t' [17]  (1.352 ns)

 <State 3>: 6.018ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.570 ns)
'fadd' operation ('add_i5', lstm_hls/rnn.cpp:46->lstm_hls/rnn.cpp:175) [20]  (5.448 ns)

 <State 4>: 6.018ns
The critical path consists of the following:
	'fadd' operation ('add_i5', lstm_hls/rnn.cpp:46->lstm_hls/rnn.cpp:175) [20]  (6.018 ns)

 <State 5>: 6.018ns
The critical path consists of the following:
	'fadd' operation ('add_i5', lstm_hls/rnn.cpp:46->lstm_hls/rnn.cpp:175) [20]  (6.018 ns)

 <State 6>: 6.018ns
The critical path consists of the following:
	'fadd' operation ('add_i5', lstm_hls/rnn.cpp:46->lstm_hls/rnn.cpp:175) [20]  (6.018 ns)

 <State 7>: 6.018ns
The critical path consists of the following:
	'fadd' operation ('add_i5', lstm_hls/rnn.cpp:46->lstm_hls/rnn.cpp:175) [20]  (6.018 ns)

 <State 8>: 1.352ns
The critical path consists of the following:
	'store' operation ('store_ln46', lstm_hls/rnn.cpp:46->lstm_hls/rnn.cpp:175) of variable 'add_i5', lstm_hls/rnn.cpp:46->lstm_hls/rnn.cpp:175 on array 'C_t' [21]  (1.352 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
