#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Apr 27 18:03:55 2023
# Process ID: 12528
# Current directory: D:/code/main/multi_give/multi_give
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7336 D:\code\main\multi_give\multi_give\multi_give.xpr
# Log file: D:/code/main/multi_give/multi_give/vivado.log
# Journal file: D:/code/main/multi_give/multi_give\vivado.jou
#-----------------------------------------------------------
start_guioopen_project D:/code/main/multi_give/multi_give/multi_give.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/桌面/学习/计组/2023春计算机系统基础实验/source/source/Testing Code/studentnosorting.coe'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP reposiopen_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 732.914 ; gain = 53.344
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 27 18:07:24 2023...
y (MB): peak = 786.531 ; gain = 57.770
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{D:/桌面/学习/计组/2023春计算机系统基础实验/source/source/Testing Code/studentnosorting.coe}}] -no_script -reset -force -quiet
remove_files  {{D:/桌面/学习/计组/2023春计算机系统基础实验/source/source/Testing Code/studentnosorting.coe}}
reset_run dmem_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/code/main/multi_give/multi_give/multi_give.runs/dmem_synth_1

reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/code/main/multi_give/multi_give/multi_give.runs/synth_1

launch_runs synth_1 -jobs 2
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dmem'...
ERROR: [Ipptcl 7-519] NULL COE Data pointer: Unable to open the file 
ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'f:/vivado/Vivado/2017.4/data/ip/xilinx/dist_mem_gen_v8_0/hdl/mem_init_file.xit': ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.

ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'dmem'. Failed to generate 'Vivado VHDL Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'dmem'. Failed to generate 'Vivado VHDL Synthesis' outputs: 
set_property -dict [list CONFIG.memory_type {rom}] [get_ips imem]
generate_target all [get_files  D:/code/main/multi_give/multi_give/multi_give.srcs/sources_1/ip/imem/imem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem'...
catch { config_ip_cache -export [get_ips -all imem] }
export_ip_user_files -of_objects [get_files D:/code/main/multi_give/multi_give/multi_give.srcs/sources_1/ip/imem/imem.xci] -no_script -sync -force -quiet
reset_run imem_synth_1
launch_runs -jobs 2 imem_synth_1
[Thu Apr 27 18:07:58 2023] Launched imem_synth_1...
Run output will be captured here: D:/code/main/multi_give/multi_give/multi_give.runs/imem_synth_1/runme.log
export_simulation -of_objects [get_files D:/code/main/multi_give/multi_give/multi_give.srcs/sources_1/ip/imem/imem.xci] -directory D:/code/main/multi_give/multi_give/multi_give.ip_user_files/sim_scripts -ip_user_files_dir D:/code/main/multi_give/multi_give/multi_give.ip_user_files -ipstatic_source_dir D:/code/main/multi_give/multi_give/multi_give.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/code/main/multi_give/multi_give/multi_give.cache/compile_simlib/modelsim} {questa=D:/code/main/multi_give/multi_give/multi_give.cache/compile_simlib/questa} {riviera=D:/code/main/multi_give/multi_give/multi_give.cache/compile_simlib/riviera} {activehdl=D:/code/main/multi_give/multi_give/multi_give.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 2
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dmem'...
ERROR: [Ipptcl 7-519] NULL COE Data pointer: Unable to open the file 
ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'f:/vivado/Vivado/2017.4/data/ip/xilinx/dist_mem_gen_v8_0/hdl/mem_init_file.xit': ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.

ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'dmem'. Failed to generate 'Vivado VHDL Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'dmem'. Failed to generate 'Vivado VHDL Synthesis' outputs: 
launch_runs synth_1 -jobs 2
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dmem'...
ERROR: [Ipptcl 7-519] NULL COE Data pointer: Unable to open the file 
ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'f:/vivado/Vivado/2017.4/data/ip/xilinx/dist_mem_gen_v8_0/hdl/mem_init_file.xit': ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.

ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'dmem'. Failed to generate 'Vivado VHDL Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'dmem'. Failed to generate 'Vivado VHDL Synthesis' outputs: 
set_property -dict [list CONFIG.coefficient_file {D:/code/main/multi_give/multi_give/studentnosorting.coe}] [get_ips dmem]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/code/main/multi_give/multi_give/studentnosorting.coe' provided. It will be converted relative to IP Instance files '../../../../studentnosorting.coe'
generate_target all [get_files  D:/code/main/multi_give/multi_give/multi_give.srcs/sources_1/ip/dmem/dmem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dmem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dmem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dmem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dmem'...
catch { config_ip_cache -export [get_ips -all dmem] }
export_ip_user_files -of_objects [get_files D:/code/main/multi_give/multi_give/multi_give.srcs/sources_1/ip/dmem/dmem.xci] -no_script -sync -force -quiet
launch_runs -jobs 2 dmem_synth_1
[Thu Apr 27 18:13:26 2023] Launched dmem_synth_1...
Run output will be captured here: D:/code/main/multi_give/multi_give/multi_give.runs/dmem_synth_1/runme.log
export_simulation -of_objects [get_files D:/code/main/multi_give/multi_give/multi_give.srcs/sources_1/ip/dmem/dmem.xci] -directory D:/code/main/multi_give/multi_give/multi_give.ip_user_files/sim_scripts -ip_user_files_dir D:/code/main/multi_give/multi_give/multi_give.ip_user_files -ipstatic_source_dir D:/code/main/multi_give/multi_give/multi_give.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/code/main/multi_give/multi_give/multi_give.cache/compile_simlib/modelsim} {questa=D:/code/main/multi_give/multi_give/multi_give.cache/compile_simlib/questa} {riviera=D:/code/main/multi_give/multi_give/multi_give.cache/compile_simlib/riviera} {activehdl=D:/code/main/multi_give/multi_give/multi_give.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 2
[Thu Apr 27 18:13:32 2023] Launched dmem_synth_1...
Run output will be captured here: D:/code/main/multi_give/multi_give/multi_give.runs/dmem_synth_1/runme.log
[Thu Apr 27 18:13:32 2023] Launched synth_1...
Run output will be captured here: D:/code/main/multi_give/multi_give/multi_give.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Thu Apr 27 18:16:07 2023] Launched impl_1...
Run output will be captured here: D:/code/main/multi_give/multi_give/multi_give.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Apr 27 18:17:44 2023] Launched impl_1...
Run output will be captured here: D:/code/main/multi_give/multi_give/multi_give.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 872.711 ; gain = 1.062
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF4BAA
set_property PROGRAM.FILE {D:/code/main/multi_give/multi_give/multi_give.runs/impl_1/MCCPUSOC_Top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/code/main/multi_give/multi_give/multi_give.runs/impl_1/MCCPUSOC_Top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Apr 27 18:28:30 2023] Launched synth_1...
Run output will be captured here: D:/code/main/multi_give/multi_give/multi_give.runs/synth_1/runme.log
[Thu Apr 27 18:28:30 2023] Launched impl_1...
Run output will be captured here: D:/code/main/multi_give/multi_give/multi_give.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/code/main/multi_give/multi_give/multi_give.runs/impl_1/MCCPUSOC_Top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs synth_1 -jobs 2
[Thu Apr 27 19:44:45 2023] Launched synth_1...
Run output will be captured here: D:/code/main/multi_give/multi_give/multi_give.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Apr 27 19:46:18 2023] Launched impl_1...
Run output will be captured here: D:/code/main/multi_give/multi_give/multi_give.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/code/main/multi_give/multi_give/multi_give.runs/impl_1/MCCPUSOC_Top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
update_compile_order -fileset sources_1
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292ABF4BAA
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 27 20:57:35 2023...
