library ieee;
use ieee.std_logic_1164.all;

entity AulaDelta3 is
	port	(
		-- Input ports descriminador de borda/ registrador, etc
		SW  : in std_logic_vector(9 downto 0);
		KEY     : in std_logic_vector(3 downto 0);
		CLOCK_50 : in std_logic;
		-- Output ports
		HEX0, HEX1, HEX2, HEX3  : out std_logic_vector(6 downto 0)
	);
	
end entity;