

================================================================
== Vitis HLS Report for 'MVAU_hls_1'
================================================================
* Date:           Thu Jun 19 16:18:13 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project_MVAU_hls_1
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.385 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8831|     8831|  88.310 us|  88.310 us|  8832|  8832|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 5 [2/2] (0.00ns)   --->   "%call_ln34 = call void @Matrix_Vector_Activate_Batch, i32 %in0_V, i400 %out_V, i31 %weights_0, i31 %weights_1, i31 %weights_2, i31 %weights_3, i31 %weights_4, i31 %weights_5, i31 %weights_6, i32 %weights_7, i31 %weights_8, i32 %weights_9, i31 %weights_10, i31 %weights_11, i31 %weights_12, i30 %weights_13, i32 %weights_14, i31 %weights_15, i32 %weights_16, i31 %weights_17, i31 %weights_18, i31 %weights_19, i31 %weights_20, i31 %weights_21, i31 %weights_22, i31 %weights_23, i31 %weights_24, i32 %weights_25, i31 %weights_26, i31 %weights_27, i31 %weights_28, i31 %weights_29, i31 %weights_30, i31 %weights_31, i31 %weights_32, i31 %weights_33, i31 %weights_34, i31 %weights_35, i31 %weights_36, i32 %weights_37, i31 %weights_38, i31 %weights_39, i31 %weights_40, i31 %weights_41, i31 %weights_42, i31 %weights_43, i31 %weights_44, i31 %weights_45, i31 %weights_46, i31 %weights_47, i31 %weights_48, i32 %weights_49" [/home/changhong/prj/finn/notebooks/EF-US-Engine-Free-Unstructured-Sparsity-Design-Alleviates-Accelerator-Bottlenecks/casestudy1/LeNet_MNIST/build/auto/home/changhong/prj/finn/notebooks/EF-US-Engine-Free-Unstructured-Sparsity-Design-Alleviates-Accelerator-Bottlenecks/casestudy1/LeNet_MNIST/tmp/auto/code_gen_ipgen_MVAU_hls_1_ssfw25sx/top_MVAU_hls_1.cpp:34]   --->   Operation 5 'call' 'call_ln34' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 6.38>
ST_3 : Operation 6 [1/2] (6.38ns)   --->   "%call_ln34 = call void @Matrix_Vector_Activate_Batch, i32 %in0_V, i400 %out_V, i31 %weights_0, i31 %weights_1, i31 %weights_2, i31 %weights_3, i31 %weights_4, i31 %weights_5, i31 %weights_6, i32 %weights_7, i31 %weights_8, i32 %weights_9, i31 %weights_10, i31 %weights_11, i31 %weights_12, i30 %weights_13, i32 %weights_14, i31 %weights_15, i32 %weights_16, i31 %weights_17, i31 %weights_18, i31 %weights_19, i31 %weights_20, i31 %weights_21, i31 %weights_22, i31 %weights_23, i31 %weights_24, i32 %weights_25, i31 %weights_26, i31 %weights_27, i31 %weights_28, i31 %weights_29, i31 %weights_30, i31 %weights_31, i31 %weights_32, i31 %weights_33, i31 %weights_34, i31 %weights_35, i31 %weights_36, i32 %weights_37, i31 %weights_38, i31 %weights_39, i31 %weights_40, i31 %weights_41, i31 %weights_42, i31 %weights_43, i31 %weights_44, i31 %weights_45, i31 %weights_46, i31 %weights_47, i31 %weights_48, i32 %weights_49" [/home/changhong/prj/finn/notebooks/EF-US-Engine-Free-Unstructured-Sparsity-Design-Alleviates-Accelerator-Bottlenecks/casestudy1/LeNet_MNIST/build/auto/home/changhong/prj/finn/notebooks/EF-US-Engine-Free-Unstructured-Sparsity-Design-Alleviates-Accelerator-Bottlenecks/casestudy1/LeNet_MNIST/tmp/auto/code_gen_ipgen_MVAU_hls_1_ssfw25sx/top_MVAU_hls_1.cpp:34]   --->   Operation 6 'call' 'call_ln34' <Predicate = true> <Delay = 6.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 7 [1/1] (0.00ns)   --->   "%spectopmodule_ln23 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [/home/changhong/prj/finn/notebooks/EF-US-Engine-Free-Unstructured-Sparsity-Design-Alleviates-Accelerator-Bottlenecks/casestudy1/LeNet_MNIST/build/auto/home/changhong/prj/finn/notebooks/EF-US-Engine-Free-Unstructured-Sparsity-Design-Alleviates-Accelerator-Bottlenecks/casestudy1/LeNet_MNIST/tmp/auto/code_gen_ipgen_MVAU_hls_1_ssfw25sx/top_MVAU_hls_1.cpp:23]   --->   Operation 7 'spectopmodule' 'spectopmodule_ln23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln23 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0" [/home/changhong/prj/finn/notebooks/EF-US-Engine-Free-Unstructured-Sparsity-Design-Alleviates-Accelerator-Bottlenecks/casestudy1/LeNet_MNIST/build/auto/home/changhong/prj/finn/notebooks/EF-US-Engine-Free-Unstructured-Sparsity-Design-Alleviates-Accelerator-Bottlenecks/casestudy1/LeNet_MNIST/tmp/auto/code_gen_ipgen_MVAU_hls_1_ssfw25sx/top_MVAU_hls_1.cpp:23]   --->   Operation 8 'specinterface' 'specinterface_ln23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in0_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in0_V"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i400 %out_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i400 %out_V"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "%ret_ln36 = ret" [/home/changhong/prj/finn/notebooks/EF-US-Engine-Free-Unstructured-Sparsity-Design-Alleviates-Accelerator-Bottlenecks/casestudy1/LeNet_MNIST/build/auto/home/changhong/prj/finn/notebooks/EF-US-Engine-Free-Unstructured-Sparsity-Design-Alleviates-Accelerator-Bottlenecks/casestudy1/LeNet_MNIST/tmp/auto/code_gen_ipgen_MVAU_hls_1_ssfw25sx/top_MVAU_hls_1.cpp:36]   --->   Operation 13 'ret' 'ret_ln36' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 6.39ns
The critical path consists of the following:
	'call' operation ('call_ln34', /home/changhong/prj/finn/notebooks/EF-US-Engine-Free-Unstructured-Sparsity-Design-Alleviates-Accelerator-Bottlenecks/casestudy1/LeNet_MNIST/build/auto/home/changhong/prj/finn/notebooks/EF-US-Engine-Free-Unstructured-Sparsity-Design-Alleviates-Accelerator-Bottlenecks/casestudy1/LeNet_MNIST/tmp/auto/code_gen_ipgen_MVAU_hls_1_ssfw25sx/top_MVAU_hls_1.cpp:34) to 'Matrix_Vector_Activate_Batch' [59]  (6.39 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
