;-------------------------------------------------------------------------------
;Constraints File
;   Device  : Altera Cyclone II EP2S60F1020C3
;   Board   : Altera Cyclone II Nios II Dev Board
;   Project : Altera_Cyclone_II_Nios_II_Dev_Board.PrjFpg
;
;   Created 05-Apr-2006
;   Altium Limited
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
Record=FileHeader | Id=DXP Constraints v1.0
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=PCB  | TargetId=Altera Stratix II Nios II Dev Board
Record=Constraint | TargetKind=Part | TargetId=EP2C35F672C6
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
; Clocks
;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port | TargetId=CLK0                 | FPGA_PINNUM=P25
Record=Constraint | TargetKind=Port | TargetId=CLK0                 | FPGA_CLOCK=True
Record=Constraint | TargetKind=Port | TargetId=CLK0                 | FPGA_CLOCK_FREQUENCY=50 MHz
Record=Constraint | TargetKind=Port | TargetId=CLK0                 | FPGA_CLOCK_PIN=TRUE
Record=Constraint | TargetKind=Port | TargetId=CLK1                 | FPGA_PINNUM=AC13
Record=Constraint | TargetKind=Port | TargetId=CLK1                 | FPGA_CLOCK_PIN=TRUE
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
; NEXUS JTAG Soft-Device Chain Connections
;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port | TargetId=JTAG_NEXUS_TCK       | FPGA_PINNUM=U20
Record=Constraint | TargetKind=Port | TargetId=JTAG_NEXUS_TCK       | FPGA_CLOCK=True
Record=Constraint | TargetKind=Port | TargetId=JTAG_NEXUS_TCK       | FPGA_CLOCK_FREQUENCY=1 MHz
Record=Constraint | TargetKind=Port | TargetId=JTAG_NEXUS_TCK       | FPGA_CLOCK_PIN=TRUE
Record=Constraint | TargetKind=Port | TargetId=JTAG_NEXUS_TDI       | FPGA_PINNUM=R19
Record=Constraint | TargetKind=Port | TargetId=JTAG_NEXUS_TDO       | FPGA_PINNUM=Y22
Record=Constraint | TargetKind=Port | TargetId=JTAG_NEXUS_TMS       | FPGA_PINNUM=T17
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
; Push-Button Switches (SW0 - SW3)
;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port | TargetId=PB[3..0]             | FPGA_PINNUM=AE6,AB10,AA10,Y11
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
; Individual LEDs (D0 - D7)
;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port | TargetId=LED[7..0]            | FPGA_PINNUM=AA11,AF7,AE7,AF8,AE8,W12,W11,AC10
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
; Seven-Segment LEDs (U8 & U9)
;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port | TargetId=0A                   | FPGA_PINNUM=AE13
Record=Constraint | TargetKind=Port | TargetId=0B                   | FPGA_PINNUM=AF13
Record=Constraint | TargetKind=Port | TargetId=0C                   | FPGA_PINNUM=AD12
Record=Constraint | TargetKind=Port | TargetId=0D                   | FPGA_PINNUM=AE12
Record=Constraint | TargetKind=Port | TargetId=0E                   | FPGA_PINNUM=AA12
Record=Constraint | TargetKind=Port | TargetId=0F                   | FPGA_PINNUM=Y12
Record=Constraint | TargetKind=Port | TargetId=0G                   | FPGA_PINNUM=V11
Record=Constraint | TargetKind=Port | TargetId=0DP                  | FPGA_PINNUM=U12

Record=Constraint | TargetKind=Port | TargetId=1A                   | FPGA_PINNUM=V14
Record=Constraint | TargetKind=Port | TargetId=1B                   | FPGA_PINNUM=V13
Record=Constraint | TargetKind=Port | TargetId=1C                   | FPGA_PINNUM=AD11
Record=Constraint | TargetKind=Port | TargetId=1D                   | FPGA_PINNUM=AE11
Record=Constraint | TargetKind=Port | TargetId=1E                   | FPGA_PINNUM=AE10
Record=Constraint | TargetKind=Port | TargetId=1F                   | FPGA_PINNUM=AF10
Record=Constraint | TargetKind=Port | TargetId=1G                   | FPGA_PINNUM=AD10
Record=Constraint | TargetKind=Port | TargetId=1DP                  | FPGA_PINNUM=AC11
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
; SSRAM Chip (U74)
;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port | TargetId=SSRAM_A[20..0]       | FPGA_PINNUM=C4,A6,B6,B5,A5,B4,A4,C6,L4,J5,L10,F7,L9,C3,C2,B3,B2,G6,G5,AB4,AB3
Record=Constraint | TargetKind=Port | TargetId=SSRAM_ADSC_N         | FPGA_PINNUM=G9
Record=Constraint | TargetKind=Port | TargetId=SSRAM_BE_N[3..0]     | FPGA_PINNUM=M5,M4,M2,M3
Record=Constraint | TargetKind=Port | TargetId=SSRAM_CE1_N          | FPGA_PINNUM=C7
Record=Constraint | TargetKind=Port | TargetId=SSRAM_D[31..0]       | FPGA_PINNUM=J7,J8,E1,E2,K5,K6,G3,G4,K7,K8,F1,F2,G2,G1,H4,H3,J4,J3,H1,H2,J1,J2,K3,K4,K2,K1,P9,N9,L6,L7,L3,L2
Record=Constraint | TargetKind=Port | TargetId=SSRAM_OE_N           | FPGA_PINNUM=D5
Record=Constraint | TargetKind=Port | TargetId=SSRAM_WE_N           | FPGA_PINNUM=J9
Record=Constraint | TargetKind=Port | TargetId=SSRAM_ADSP_N         | FPGA_PINNUM=D7
Record=Constraint | TargetKind=Port | TargetId=SSRAM_ADV_N          | FPGA_PINNUM=H10
Record=Constraint | TargetKind=Port | TargetId=SSRAM_CE2            | FPGA_PINNUM=B7
Record=Constraint | TargetKind=Port | TargetId=SSRAM_CE3_N          | FPGA_PINNUM=A7
Record=Constraint | TargetKind=Port | TargetId=SSRAM_GW_N           | FPGA_PINNUM=K9
Record=Constraint | TargetKind=Port | TargetId=SRAM_CLK             | FPGA_PINNUM=E5
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
; DDR SDRAM Chip (U63)
;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port | TargetId=SDRAM_DQ[15..0]      | FPGA_PINNUM=V6,V5,Y1,U5,U7,U6,W1,W2,R6,T3,T2,P6,P7,R4,R3,R2
Record=Constraint | TargetKind=Port | TargetId=SDRAM_DQS[1..0]      | FPGA_PINNUM=W4,P3
Record=Constraint | TargetKind=Port | TargetId=SDRAM_DM[1..0]       | FPGA_PINNUM=AA1,U2
Record=Constraint | TargetKind=Port | TargetId=SDRAM_A[12..0]       | FPGA_PINNUM=U3,T10,AA2,T8,T9,V1,P4,U10,R5,W3,R8,V2,T6
Record=Constraint | TargetKind=Port | TargetId=SDRAM_BA[1..0]       | FPGA_PINNUM=Y4,U9
Record=Constraint | TargetKind=Port | TargetId=SDRAM_CAS_N          | FPGA_PINNUM=U1   ;The RAS and CAS pins are reversed on production builds of
Record=Constraint | TargetKind=Port | TargetId=SDRAM_CKE            | FPGA_PINNUM=R7
Record=Constraint | TargetKind=Port | TargetId=SDRAM_CS_N           | FPGA_PINNUM=Y3
Record=Constraint | TargetKind=Port | TargetId=SDRAM_RAS_N          | FPGA_PINNUM=V4   ;the Nios dev board fitted with the AP2C35F672C8ES device
Record=Constraint | TargetKind=Port | TargetId=SDRAM_WE_N           | FPGA_PINNUM=U4
Record=Constraint | TargetKind=Port | TargetId=SDRAM_CLK_N          | FPGA_PINNUM=AA6
Record=Constraint | TargetKind=Port | TargetId=SDRAM_CLK_P          | FPGA_PINNUM=AA7
Record=Constraint | TargetKind=Port | TargetId=SDRAM_CLKIN          | FPGA_PINNUM=B13
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
; Flash Memory (U5)
;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port | TargetId=FLASH_A[23..0]       | FPGA_PINNUM=G16,F16,F15,G15,B17,A17,H16,H15,E15,D15,C16,B16,B15,C15,G13,F13,G14,F14,A14,B14,E8,D11,H8,F9
Record=Constraint | TargetKind=Port | TargetId=FLASH_D[7..0]        | FPGA_PINNUM=A8,B8,C9,D9,G10,F10,C8,D8
Record=Constraint | TargetKind=Port | TargetId=FLASH_CS_N           | FPGA_PINNUM=H17
Record=Constraint | TargetKind=Port | TargetId=FLASH_OE_N           | FPGA_PINNUM=F17
Record=Constraint | TargetKind=Port | TargetId=FLASH_RW_N           | FPGA_PINNUM=G17
Record=Constraint | TargetKind=Port | TargetId=FLASH_WP_N           | FPGA_PINNUM=B18
Record=Constraint | TargetKind=Port | TargetId=FLASH_BYTE_N         | FPGA_PINNUM=C17  ; BYTE_n on U5 is pulled low to keep the flash memory in byte mode which restricts the usable modes of operation.
Record=Constraint | TargetKind=Port | TargetId=FLASH_RY_BY_N        | FPGA_PINNUM=D17
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
; Ethernet MAC/PHY (U4) & RJ45 Connector (RJ1)
;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port | TargetId=ENET_AEN             | FPGA_PINNUM=E26
Record=Constraint | TargetKind=Port | TargetId=ENET_SRDY_N          | FPGA_PINNUM=J17
Record=Constraint | TargetKind=Port | TargetId=ENET_VLBUS_N         | FPGA_PINNUM=F18
Record=Constraint | TargetKind=Port | TargetId=ENET_LDEV_N          | FPGA_PINNUM=G18
Record=Constraint | TargetKind=Port | TargetId=ENET_IOCHRDY         | FPGA_PINNUM=D18
Record=Constraint | TargetKind=Port | TargetId=ENET_ADS_N           | FPGA_PINNUM=E18
Record=Constraint | TargetKind=Port | TargetId=ENET_LCLK            | FPGA_PINNUM=A19
Record=Constraint | TargetKind=Port | TargetId=ENET_RDYRTN_N        | FPGA_PINNUM=B19
Record=Constraint | TargetKind=Port | TargetId=ENET_CYCLE_N         | FPGA_PINNUM=D20
Record=Constraint | TargetKind=Port | TargetId=ENET_W_R_N           | FPGA_PINNUM=D14
Record=Constraint | TargetKind=Port | TargetId=ENET_DATACS_N        | FPGA_PINNUM=Y15
Record=Constraint | TargetKind=Port | TargetId=ENET_INTR0           | FPGA_PINNUM=AA15
Record=Constraint | TargetKind=Port | TargetId=ENET_BE_N0           | FPGA_PINNUM=C25
Record=Constraint | TargetKind=Port | TargetId=ENET_BE_N1           | FPGA_PINNUM=C24
Record=Constraint | TargetKind=Port | TargetId=ENET_BE_N2           | FPGA_PINNUM=D26
Record=Constraint | TargetKind=Port | TargetId=ENET_BE_N3           | FPGA_PINNUM=D25
Record=Constraint | TargetKind=Port | TargetId=ENET_IOR_N           | FPGA_PINNUM=E20
Record=Constraint | TargetKind=Port | TargetId=ENET_IOW_N           | FPGA_PINNUM=D16
Record=Constraint | TargetKind=Port | TargetId=ENET_A[15..0]        | FPGA_PINNUM=E15,D15,C16,B16,B15,C15,G13,F13,G14,F14,A14,B14,E8,D11,H8,F9
Record=Constraint | TargetKind=Port | TargetId=ENET_D[31..0]        | FPGA_PINNUM=G11,D6,B12,C12,B11,C11,J11,J10,G12,F12,J14,J13,D12,E12,A10,B10,D10,C10,A9,B9,E10,F11,H12,H11,A8,B8,C9,D9,G10,F10,C8,D8
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
; Serial Connector (J19)
;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port | TargetId=DTR                  | FPGA_PINNUM=H21
Record=Constraint | TargetKind=Port | TargetId=RXD                  | FPGA_PINNUM=AB15
Record=Constraint | TargetKind=Port | TargetId=TXD                  | FPGA_PINNUM=J22
Record=Constraint | TargetKind=Port | TargetId=DCD                  | FPGA_PINNUM=K22
Record=Constraint | TargetKind=Port | TargetId=DSR                  | FPGA_PINNUM=H19
Record=Constraint | TargetKind=Port | TargetId=RTS                  | FPGA_PINNUM=AC15
Record=Constraint | TargetKind=Port | TargetId=CTS                  | FPGA_PINNUM=L23
Record=Constraint | TargetKind=Port | TargetId=RI                   | FPGA_PINNUM=L19
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
; CompactFlash Connector (CON3)
;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port | TargetId=CF_D[15..0]          | FPGA_PINNUM=J23,H23,G25,G23,N18,F25,J21,F24,E25,F23,J20,F26,P18,G24,G26,H24
Record=Constraint | TargetKind=Port | TargetId=CF_IOWR_N            | FPGA_PINNUM=H25
Record=Constraint | TargetKind=Port | TargetId=CF_IORD_N            | FPGA_PINNUM=H26
Record=Constraint | TargetKind=Port | TargetId=CF_IORDY_N           | FPGA_PINNUM=K18
Record=Constraint | TargetKind=Port | TargetId=CF_INTRQ             | FPGA_PINNUM=K24
Record=Constraint | TargetKind=Port | TargetId=CF_IOCS16_N          | FPGA_PINNUM=J25
Record=Constraint | TargetKind=Port | TargetId=CF_A[10..0]          | FPGA_PINNUM=T18,U26,R19,T19,U20,U21,V26,V25,T23,J26,M21
Record=Constraint | TargetKind=Port | TargetId=CF_CS0_N             | FPGA_PINNUM=R17
Record=Constraint | TargetKind=Port | TargetId=CF_DASP              | FPGA_PINNUM=P17
Record=Constraint | TargetKind=Port | TargetId=CF_PDIAG             | FPGA_PINNUM=T17
Record=Constraint | TargetKind=Port | TargetId=CF_WE_N              | FPGA_PINNUM=V24
Record=Constraint | TargetKind=Port | TargetId=CF_INPACK_N          | FPGA_PINNUM=V23
Record=Constraint | TargetKind=Port | TargetId=CF_REG_N             | FPGA_PINNUM=Y22
Record=Constraint | TargetKind=Port | TargetId=CF_CS1_N CF_CS_N     | FPGA_PINNUM=W16
Record=Constraint | TargetKind=Port | TargetId=CF_ATA_SEL_N         | FPGA_PINNUM=WE16
Record=Constraint | TargetKind=Port | TargetId=CF_PW_EN             | FPGA_PINNUM=AD16
Record=Constraint | TargetKind=Port | TargetId=CF_CD1_N             | FPGA_PINNUM=W15
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
; PMC Connector (JH1 & JH2)
;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port | TargetId=PMC_AD[31..0]        | FPGA_PINNUM=AD25,AD24,AC26,AC25,AC23,AB26,AB25,AB24,AB23,AA26,AA25,AA24,AA23,Y26,Y25,Y24,Y23,Y21,W25,W24,W23,W21,U25,U22,R24,M23,M22,M19,L25,L24,L21,L20
Record=Constraint | TargetKind=Port | TargetId=PMC_BE_N[3..0]       | FPGA_PINNUM=T25,T24,T22,R20
Record=Constraint | TargetKind=Port | TargetId=PMC_PAR              | FPGA_PINNUM=T20
Record=Constraint | TargetKind=Port | TargetId=PMC_CLK              | FPGA_PINNUM=W26
Record=Constraint | TargetKind=Port | TargetId=PMC_PERR_N           | FPGA_PINNUM=U24
Record=Constraint | TargetKind=Port | TargetId=PMC_SERR_N           | FPGA_PINNUM=U23
Record=Constraint | TargetKind=Port | TargetId=PMC_DEVSEL_N         | FPGA_PINNUM=R25
Record=Constraint | TargetKind=Port | TargetId=PMC_STOP_N           | FPGA_PINNUM=P24
Record=Constraint | TargetKind=Port | TargetId=PMC_IRDY_N           | FPGA_PINNUM=P23
Record=Constraint | TargetKind=Port | TargetId=PMC_INTA_N           | FPGA_PINNUM=M20
Record=Constraint | TargetKind=Port | TargetId=PMC_INTB_N           | FPGA_PINNUM=Y14
Record=Constraint | TargetKind=Port | TargetId=PMC_INTC_N           | FPGA_PINNUM=AA13
Record=Constraint | TargetKind=Port | TargetId=PMC_INTD_N           | FPGA_PINNUM=Y13
Record=Constraint | TargetKind=Port | TargetId=PMC_RESET_N          | FPGA_PINNUM=G22
Record=Constraint | TargetKind=Port | TargetId=PMC_FRAME_N          | FPGA_PINNUM=N24
Record=Constraint | TargetKind=Port | TargetId=PMC_TRDY_N           | FPGA_PINNUM=N23
Record=Constraint | TargetKind=Port | TargetId=PMC_IDSEL            | FPGA_PINNUM=M25
Record=Constraint | TargetKind=Port | TargetId=PMC_GNT_N            | FPGA_PINNUM=M24
Record=Constraint | TargetKind=Port | TargetId=PMC_REQ_N            | FPGA_PINNUM=N20
Record=Constraint | TargetKind=Port | TargetId=PMC_LOCK_N           | FPGA_PINNUM=K26
Record=Constraint | TargetKind=Port | TargetId=PMC_M66EN            | FPGA_PINNUM=K25
;-------------------------------------------------------------------------------





































































































