#include "arm7tdmi/arm7tdmi.h"
#include "arm7tdmi/arm.h"
#include "arm7tdmi/arm7tdmi_util.h"

#include <stdio.h>
#include <stdlib.h>

void arm_step(arm7tdmi_t* cpu){
u32 opcode = cpu->pipeline_opcode[0];
cpu->pipeline_opcode[0] = cpu->pipeline_opcode[1];
cpu->r[15] += 4;
cpu->pipeline_opcode[1] = readWordS(cpu, cpu->r[15]);

u8 cond = opcode >> 28;
if((*condFuncs[cond])(cpu) == false)
return;

static void* thumb_table[1 << 12] = {&&arm_op_00000000, &&arm_op_00000010, &&arm_op_00000020, &&arm_op_00000030, &&arm_op_00000040, &&arm_op_00000050, &&arm_op_00000060, &&arm_op_00000070, &&arm_op_00000080, &&arm_op_00000090, &&arm_op_000000A0, &&arm_op_000000B0, &&arm_op_000000C0, &&arm_op_000000D0, &&arm_op_000000E0, &&arm_op_000000F0, &&arm_op_00100000, &&arm_op_00100010, &&arm_op_00100020, &&arm_op_00100030, &&arm_op_00100040, &&arm_op_00100050, &&arm_op_00100060, &&arm_op_00100070, &&arm_op_00100080, &&arm_op_00100090, &&arm_op_001000A0, &&arm_op_001000B0, &&arm_op_001000C0, &&arm_op_001000D0, &&arm_op_001000E0, &&arm_op_001000F0, &&arm_op_00200000, &&arm_op_00200010, &&arm_op_00200020, &&arm_op_00200030, &&arm_op_00200040, &&arm_op_00200050, &&arm_op_00200060, &&arm_op_00200070, &&arm_op_00200080, &&arm_op_00200090, &&arm_op_002000A0, &&arm_op_002000B0, &&arm_op_002000C0, &&arm_op_002000D0, &&arm_op_002000E0, &&arm_op_002000F0, &&arm_op_00300000, &&arm_op_00300010, &&arm_op_00300020, &&arm_op_00300030, &&arm_op_00300040, &&arm_op_00300050, &&arm_op_00300060, &&arm_op_00300070, &&arm_op_00300080, &&arm_op_00300090, &&arm_op_003000A0, &&arm_op_003000B0, &&arm_op_003000C0, &&arm_op_003000D0, &&arm_op_003000E0, &&arm_op_003000F0, &&arm_op_00400000, &&arm_op_00400010, &&arm_op_00400020, &&arm_op_00400030, &&arm_op_00400040, &&arm_op_00400050, &&arm_op_00400060, &&arm_op_00400070, &&arm_op_00400080, &&arm_op_00400090, &&arm_op_004000A0, &&arm_op_004000B0, &&arm_op_004000C0, &&arm_op_004000D0, &&arm_op_004000E0, &&arm_op_004000F0, &&arm_op_00500000, &&arm_op_00500010, &&arm_op_00500020, &&arm_op_00500030, &&arm_op_00500040, &&arm_op_00500050, &&arm_op_00500060, &&arm_op_00500070, &&arm_op_00500080, &&arm_op_00500090, &&arm_op_005000A0, &&arm_op_005000B0, &&arm_op_005000C0, &&arm_op_005000D0, &&arm_op_005000E0, &&arm_op_005000F0, &&arm_op_00600000, &&arm_op_00600010, &&arm_op_00600020, &&arm_op_00600030, &&arm_op_00600040, &&arm_op_00600050, &&arm_op_00600060, &&arm_op_00600070, &&arm_op_00600080, &&arm_op_00600090, &&arm_op_006000A0, &&arm_op_006000B0, &&arm_op_006000C0, &&arm_op_006000D0, &&arm_op_006000E0, &&arm_op_006000F0, &&arm_op_00700000, &&arm_op_00700010, &&arm_op_00700020, &&arm_op_00700030, &&arm_op_00700040, &&arm_op_00700050, &&arm_op_00700060, &&arm_op_00700070, &&arm_op_00700080, &&arm_op_00700090, &&arm_op_007000A0, &&arm_op_007000B0, &&arm_op_007000C0, &&arm_op_007000D0, &&arm_op_007000E0, &&arm_op_007000F0, &&arm_op_00800000, &&arm_op_00800010, &&arm_op_00800020, &&arm_op_00800030, &&arm_op_00800040, &&arm_op_00800050, &&arm_op_00800060, &&arm_op_00800070, &&arm_op_00800080, &&arm_op_00800090, &&arm_op_008000A0, &&arm_op_008000B0, &&arm_op_008000C0, &&arm_op_008000D0, &&arm_op_008000E0, &&arm_op_008000F0, &&arm_op_00900000, &&arm_op_00900010, &&arm_op_00900020, &&arm_op_00900030, &&arm_op_00900040, &&arm_op_00900050, &&arm_op_00900060, &&arm_op_00900070, &&arm_op_00900080, &&arm_op_00900090, &&arm_op_009000A0, &&arm_op_009000B0, &&arm_op_009000C0, &&arm_op_009000D0, &&arm_op_009000E0, &&arm_op_009000F0, &&arm_op_00A00000, &&arm_op_00A00010, &&arm_op_00A00020, &&arm_op_00A00030, &&arm_op_00A00040, &&arm_op_00A00050, &&arm_op_00A00060, &&arm_op_00A00070, &&arm_op_00A00080, &&arm_op_00A00090, &&arm_op_00A000A0, &&arm_op_00A000B0, &&arm_op_00A000C0, &&arm_op_00A000D0, &&arm_op_00A000E0, &&arm_op_00A000F0, &&arm_op_00B00000, &&arm_op_00B00010, &&arm_op_00B00020, &&arm_op_00B00030, &&arm_op_00B00040, &&arm_op_00B00050, &&arm_op_00B00060, &&arm_op_00B00070, &&arm_op_00B00080, &&arm_op_00B00090, &&arm_op_00B000A0, &&arm_op_00B000B0, &&arm_op_00B000C0, &&arm_op_00B000D0, &&arm_op_00B000E0, &&arm_op_00B000F0, &&arm_op_00C00000, &&arm_op_00C00010, &&arm_op_00C00020, &&arm_op_00C00030, &&arm_op_00C00040, &&arm_op_00C00050, &&arm_op_00C00060, &&arm_op_00C00070, &&arm_op_00C00080, &&arm_op_00C00090, &&arm_op_00C000A0, &&arm_op_00C000B0, &&arm_op_00C000C0, &&arm_op_00C000D0, &&arm_op_00C000E0, &&arm_op_00C000F0, &&arm_op_00D00000, &&arm_op_00D00010, &&arm_op_00D00020, &&arm_op_00D00030, &&arm_op_00D00040, &&arm_op_00D00050, &&arm_op_00D00060, &&arm_op_00D00070, &&arm_op_00D00080, &&arm_op_00D00090, &&arm_op_00D000A0, &&arm_op_00D000B0, &&arm_op_00D000C0, &&arm_op_00D000D0, &&arm_op_00D000E0, &&arm_op_00D000F0, &&arm_op_00E00000, &&arm_op_00E00010, &&arm_op_00E00020, &&arm_op_00E00030, &&arm_op_00E00040, &&arm_op_00E00050, &&arm_op_00E00060, &&arm_op_00E00070, &&arm_op_00E00080, &&arm_op_00E00090, &&arm_op_00E000A0, &&arm_op_00E000B0, &&arm_op_00E000C0, &&arm_op_00E000D0, &&arm_op_00E000E0, &&arm_op_00E000F0, &&arm_op_00F00000, &&arm_op_00F00010, &&arm_op_00F00020, &&arm_op_00F00030, &&arm_op_00F00040, &&arm_op_00F00050, &&arm_op_00F00060, &&arm_op_00F00070, &&arm_op_00F00080, &&arm_op_00F00090, &&arm_op_00F000A0, &&arm_op_00F000B0, &&arm_op_00F000C0, &&arm_op_00F000D0, &&arm_op_00F000E0, &&arm_op_00F000F0, &&arm_op_01000000, &&arm_op_01000010, &&arm_op_01000020, &&arm_op_01000030, &&arm_op_01000040, &&arm_op_01000050, &&arm_op_01000060, &&arm_op_01000070, &&arm_op_01000080, &&arm_op_01000090, &&arm_op_010000A0, &&arm_op_010000B0, &&arm_op_010000C0, &&arm_op_010000D0, &&arm_op_010000E0, &&arm_op_010000F0, &&arm_op_01100000, &&arm_op_01100010, &&arm_op_01100020, &&arm_op_01100030, &&arm_op_01100040, &&arm_op_01100050, &&arm_op_01100060, &&arm_op_01100070, &&arm_op_01100080, &&arm_op_01100090, &&arm_op_011000A0, &&arm_op_011000B0, &&arm_op_011000C0, &&arm_op_011000D0, &&arm_op_011000E0, &&arm_op_011000F0, &&arm_op_01200000, &&arm_op_01200010, &&arm_op_01200020, &&arm_op_01200030, &&arm_op_01200040, &&arm_op_01200050, &&arm_op_01200060, &&arm_op_01200070, &&arm_op_01200080, &&arm_op_01200090, &&arm_op_012000A0, &&arm_op_012000B0, &&arm_op_012000C0, &&arm_op_012000D0, &&arm_op_012000E0, &&arm_op_012000F0, &&arm_op_01300000, &&arm_op_01300010, &&arm_op_01300020, &&arm_op_01300030, &&arm_op_01300040, &&arm_op_01300050, &&arm_op_01300060, &&arm_op_01300070, &&arm_op_01300080, &&arm_op_01300090, &&arm_op_013000A0, &&arm_op_013000B0, &&arm_op_013000C0, &&arm_op_013000D0, &&arm_op_013000E0, &&arm_op_013000F0, &&arm_op_01400000, &&arm_op_01400010, &&arm_op_01400020, &&arm_op_01400030, &&arm_op_01400040, &&arm_op_01400050, &&arm_op_01400060, &&arm_op_01400070, &&arm_op_01400080, &&arm_op_01400090, &&arm_op_014000A0, &&arm_op_014000B0, &&arm_op_014000C0, &&arm_op_014000D0, &&arm_op_014000E0, &&arm_op_014000F0, &&arm_op_01500000, &&arm_op_01500010, &&arm_op_01500020, &&arm_op_01500030, &&arm_op_01500040, &&arm_op_01500050, &&arm_op_01500060, &&arm_op_01500070, &&arm_op_01500080, &&arm_op_01500090, &&arm_op_015000A0, &&arm_op_015000B0, &&arm_op_015000C0, &&arm_op_015000D0, &&arm_op_015000E0, &&arm_op_015000F0, &&arm_op_01600000, &&arm_op_01600010, &&arm_op_01600020, &&arm_op_01600030, &&arm_op_01600040, &&arm_op_01600050, &&arm_op_01600060, &&arm_op_01600070, &&arm_op_01600080, &&arm_op_01600090, &&arm_op_016000A0, &&arm_op_016000B0, &&arm_op_016000C0, &&arm_op_016000D0, &&arm_op_016000E0, &&arm_op_016000F0, &&arm_op_01700000, &&arm_op_01700010, &&arm_op_01700020, &&arm_op_01700030, &&arm_op_01700040, &&arm_op_01700050, &&arm_op_01700060, &&arm_op_01700070, &&arm_op_01700080, &&arm_op_01700090, &&arm_op_017000A0, &&arm_op_017000B0, &&arm_op_017000C0, &&arm_op_017000D0, &&arm_op_017000E0, &&arm_op_017000F0, &&arm_op_01800000, &&arm_op_01800010, &&arm_op_01800020, &&arm_op_01800030, &&arm_op_01800040, &&arm_op_01800050, &&arm_op_01800060, &&arm_op_01800070, &&arm_op_01800080, &&arm_op_01800090, &&arm_op_018000A0, &&arm_op_018000B0, &&arm_op_018000C0, &&arm_op_018000D0, &&arm_op_018000E0, &&arm_op_018000F0, &&arm_op_01900000, &&arm_op_01900010, &&arm_op_01900020, &&arm_op_01900030, &&arm_op_01900040, &&arm_op_01900050, &&arm_op_01900060, &&arm_op_01900070, &&arm_op_01900080, &&arm_op_01900090, &&arm_op_019000A0, &&arm_op_019000B0, &&arm_op_019000C0, &&arm_op_019000D0, &&arm_op_019000E0, &&arm_op_019000F0, &&arm_op_01A00000, &&arm_op_01A00010, &&arm_op_01A00020, &&arm_op_01A00030, &&arm_op_01A00040, &&arm_op_01A00050, &&arm_op_01A00060, &&arm_op_01A00070, &&arm_op_01A00080, &&arm_op_01A00090, &&arm_op_01A000A0, &&arm_op_01A000B0, &&arm_op_01A000C0, &&arm_op_01A000D0, &&arm_op_01A000E0, &&arm_op_01A000F0, &&arm_op_01B00000, &&arm_op_01B00010, &&arm_op_01B00020, &&arm_op_01B00030, &&arm_op_01B00040, &&arm_op_01B00050, &&arm_op_01B00060, &&arm_op_01B00070, &&arm_op_01B00080, &&arm_op_01B00090, &&arm_op_01B000A0, &&arm_op_01B000B0, &&arm_op_01B000C0, &&arm_op_01B000D0, &&arm_op_01B000E0, &&arm_op_01B000F0, &&arm_op_01C00000, &&arm_op_01C00010, &&arm_op_01C00020, &&arm_op_01C00030, &&arm_op_01C00040, &&arm_op_01C00050, &&arm_op_01C00060, &&arm_op_01C00070, &&arm_op_01C00080, &&arm_op_01C00090, &&arm_op_01C000A0, &&arm_op_01C000B0, &&arm_op_01C000C0, &&arm_op_01C000D0, &&arm_op_01C000E0, &&arm_op_01C000F0, &&arm_op_01D00000, &&arm_op_01D00010, &&arm_op_01D00020, &&arm_op_01D00030, &&arm_op_01D00040, &&arm_op_01D00050, &&arm_op_01D00060, &&arm_op_01D00070, &&arm_op_01D00080, &&arm_op_01D00090, &&arm_op_01D000A0, &&arm_op_01D000B0, &&arm_op_01D000C0, &&arm_op_01D000D0, &&arm_op_01D000E0, &&arm_op_01D000F0, &&arm_op_01E00000, &&arm_op_01E00010, &&arm_op_01E00020, &&arm_op_01E00030, &&arm_op_01E00040, &&arm_op_01E00050, &&arm_op_01E00060, &&arm_op_01E00070, &&arm_op_01E00080, &&arm_op_01E00090, &&arm_op_01E000A0, &&arm_op_01E000B0, &&arm_op_01E000C0, &&arm_op_01E000D0, &&arm_op_01E000E0, &&arm_op_01E000F0, &&arm_op_01F00000, &&arm_op_01F00010, &&arm_op_01F00020, &&arm_op_01F00030, &&arm_op_01F00040, &&arm_op_01F00050, &&arm_op_01F00060, &&arm_op_01F00070, &&arm_op_01F00080, &&arm_op_01F00090, &&arm_op_01F000A0, &&arm_op_01F000B0, &&arm_op_01F000C0, &&arm_op_01F000D0, &&arm_op_01F000E0, &&arm_op_01F000F0, &&arm_op_02000000, &&arm_op_02000010, &&arm_op_02000020, &&arm_op_02000030, &&arm_op_02000040, &&arm_op_02000050, &&arm_op_02000060, &&arm_op_02000070, &&arm_op_02000080, &&arm_op_02000090, &&arm_op_020000A0, &&arm_op_020000B0, &&arm_op_020000C0, &&arm_op_020000D0, &&arm_op_020000E0, &&arm_op_020000F0, &&arm_op_02100000, &&arm_op_02100010, &&arm_op_02100020, &&arm_op_02100030, &&arm_op_02100040, &&arm_op_02100050, &&arm_op_02100060, &&arm_op_02100070, &&arm_op_02100080, &&arm_op_02100090, &&arm_op_021000A0, &&arm_op_021000B0, &&arm_op_021000C0, &&arm_op_021000D0, &&arm_op_021000E0, &&arm_op_021000F0, &&arm_op_02200000, &&arm_op_02200010, &&arm_op_02200020, &&arm_op_02200030, &&arm_op_02200040, &&arm_op_02200050, &&arm_op_02200060, &&arm_op_02200070, &&arm_op_02200080, &&arm_op_02200090, &&arm_op_022000A0, &&arm_op_022000B0, &&arm_op_022000C0, &&arm_op_022000D0, &&arm_op_022000E0, &&arm_op_022000F0, &&arm_op_02300000, &&arm_op_02300010, &&arm_op_02300020, &&arm_op_02300030, &&arm_op_02300040, &&arm_op_02300050, &&arm_op_02300060, &&arm_op_02300070, &&arm_op_02300080, &&arm_op_02300090, &&arm_op_023000A0, &&arm_op_023000B0, &&arm_op_023000C0, &&arm_op_023000D0, &&arm_op_023000E0, &&arm_op_023000F0, &&arm_op_02400000, &&arm_op_02400010, &&arm_op_02400020, &&arm_op_02400030, &&arm_op_02400040, &&arm_op_02400050, &&arm_op_02400060, &&arm_op_02400070, &&arm_op_02400080, &&arm_op_02400090, &&arm_op_024000A0, &&arm_op_024000B0, &&arm_op_024000C0, &&arm_op_024000D0, &&arm_op_024000E0, &&arm_op_024000F0, &&arm_op_02500000, &&arm_op_02500010, &&arm_op_02500020, &&arm_op_02500030, &&arm_op_02500040, &&arm_op_02500050, &&arm_op_02500060, &&arm_op_02500070, &&arm_op_02500080, &&arm_op_02500090, &&arm_op_025000A0, &&arm_op_025000B0, &&arm_op_025000C0, &&arm_op_025000D0, &&arm_op_025000E0, &&arm_op_025000F0, &&arm_op_02600000, &&arm_op_02600010, &&arm_op_02600020, &&arm_op_02600030, &&arm_op_02600040, &&arm_op_02600050, &&arm_op_02600060, &&arm_op_02600070, &&arm_op_02600080, &&arm_op_02600090, &&arm_op_026000A0, &&arm_op_026000B0, &&arm_op_026000C0, &&arm_op_026000D0, &&arm_op_026000E0, &&arm_op_026000F0, &&arm_op_02700000, &&arm_op_02700010, &&arm_op_02700020, &&arm_op_02700030, &&arm_op_02700040, &&arm_op_02700050, &&arm_op_02700060, &&arm_op_02700070, &&arm_op_02700080, &&arm_op_02700090, &&arm_op_027000A0, &&arm_op_027000B0, &&arm_op_027000C0, &&arm_op_027000D0, &&arm_op_027000E0, &&arm_op_027000F0, &&arm_op_02800000, &&arm_op_02800010, &&arm_op_02800020, &&arm_op_02800030, &&arm_op_02800040, &&arm_op_02800050, &&arm_op_02800060, &&arm_op_02800070, &&arm_op_02800080, &&arm_op_02800090, &&arm_op_028000A0, &&arm_op_028000B0, &&arm_op_028000C0, &&arm_op_028000D0, &&arm_op_028000E0, &&arm_op_028000F0, &&arm_op_02900000, &&arm_op_02900010, &&arm_op_02900020, &&arm_op_02900030, &&arm_op_02900040, &&arm_op_02900050, &&arm_op_02900060, &&arm_op_02900070, &&arm_op_02900080, &&arm_op_02900090, &&arm_op_029000A0, &&arm_op_029000B0, &&arm_op_029000C0, &&arm_op_029000D0, &&arm_op_029000E0, &&arm_op_029000F0, &&arm_op_02A00000, &&arm_op_02A00010, &&arm_op_02A00020, &&arm_op_02A00030, &&arm_op_02A00040, &&arm_op_02A00050, &&arm_op_02A00060, &&arm_op_02A00070, &&arm_op_02A00080, &&arm_op_02A00090, &&arm_op_02A000A0, &&arm_op_02A000B0, &&arm_op_02A000C0, &&arm_op_02A000D0, &&arm_op_02A000E0, &&arm_op_02A000F0, &&arm_op_02B00000, &&arm_op_02B00010, &&arm_op_02B00020, &&arm_op_02B00030, &&arm_op_02B00040, &&arm_op_02B00050, &&arm_op_02B00060, &&arm_op_02B00070, &&arm_op_02B00080, &&arm_op_02B00090, &&arm_op_02B000A0, &&arm_op_02B000B0, &&arm_op_02B000C0, &&arm_op_02B000D0, &&arm_op_02B000E0, &&arm_op_02B000F0, &&arm_op_02C00000, &&arm_op_02C00010, &&arm_op_02C00020, &&arm_op_02C00030, &&arm_op_02C00040, &&arm_op_02C00050, &&arm_op_02C00060, &&arm_op_02C00070, &&arm_op_02C00080, &&arm_op_02C00090, &&arm_op_02C000A0, &&arm_op_02C000B0, &&arm_op_02C000C0, &&arm_op_02C000D0, &&arm_op_02C000E0, &&arm_op_02C000F0, &&arm_op_02D00000, &&arm_op_02D00010, &&arm_op_02D00020, &&arm_op_02D00030, &&arm_op_02D00040, &&arm_op_02D00050, &&arm_op_02D00060, &&arm_op_02D00070, &&arm_op_02D00080, &&arm_op_02D00090, &&arm_op_02D000A0, &&arm_op_02D000B0, &&arm_op_02D000C0, &&arm_op_02D000D0, &&arm_op_02D000E0, &&arm_op_02D000F0, &&arm_op_02E00000, &&arm_op_02E00010, &&arm_op_02E00020, &&arm_op_02E00030, &&arm_op_02E00040, &&arm_op_02E00050, &&arm_op_02E00060, &&arm_op_02E00070, &&arm_op_02E00080, &&arm_op_02E00090, &&arm_op_02E000A0, &&arm_op_02E000B0, &&arm_op_02E000C0, &&arm_op_02E000D0, &&arm_op_02E000E0, &&arm_op_02E000F0, &&arm_op_02F00000, &&arm_op_02F00010, &&arm_op_02F00020, &&arm_op_02F00030, &&arm_op_02F00040, &&arm_op_02F00050, &&arm_op_02F00060, &&arm_op_02F00070, &&arm_op_02F00080, &&arm_op_02F00090, &&arm_op_02F000A0, &&arm_op_02F000B0, &&arm_op_02F000C0, &&arm_op_02F000D0, &&arm_op_02F000E0, &&arm_op_02F000F0, &&arm_op_03000000, &&arm_op_03000010, &&arm_op_03000020, &&arm_op_03000030, &&arm_op_03000040, &&arm_op_03000050, &&arm_op_03000060, &&arm_op_03000070, &&arm_op_03000080, &&arm_op_03000090, &&arm_op_030000A0, &&arm_op_030000B0, &&arm_op_030000C0, &&arm_op_030000D0, &&arm_op_030000E0, &&arm_op_030000F0, &&arm_op_03100000, &&arm_op_03100010, &&arm_op_03100020, &&arm_op_03100030, &&arm_op_03100040, &&arm_op_03100050, &&arm_op_03100060, &&arm_op_03100070, &&arm_op_03100080, &&arm_op_03100090, &&arm_op_031000A0, &&arm_op_031000B0, &&arm_op_031000C0, &&arm_op_031000D0, &&arm_op_031000E0, &&arm_op_031000F0, &&arm_op_03200000, &&arm_op_03200010, &&arm_op_03200020, &&arm_op_03200030, &&arm_op_03200040, &&arm_op_03200050, &&arm_op_03200060, &&arm_op_03200070, &&arm_op_03200080, &&arm_op_03200090, &&arm_op_032000A0, &&arm_op_032000B0, &&arm_op_032000C0, &&arm_op_032000D0, &&arm_op_032000E0, &&arm_op_032000F0, &&arm_op_03300000, &&arm_op_03300010, &&arm_op_03300020, &&arm_op_03300030, &&arm_op_03300040, &&arm_op_03300050, &&arm_op_03300060, &&arm_op_03300070, &&arm_op_03300080, &&arm_op_03300090, &&arm_op_033000A0, &&arm_op_033000B0, &&arm_op_033000C0, &&arm_op_033000D0, &&arm_op_033000E0, &&arm_op_033000F0, &&arm_op_03400000, &&arm_op_03400010, &&arm_op_03400020, &&arm_op_03400030, &&arm_op_03400040, &&arm_op_03400050, &&arm_op_03400060, &&arm_op_03400070, &&arm_op_03400080, &&arm_op_03400090, &&arm_op_034000A0, &&arm_op_034000B0, &&arm_op_034000C0, &&arm_op_034000D0, &&arm_op_034000E0, &&arm_op_034000F0, &&arm_op_03500000, &&arm_op_03500010, &&arm_op_03500020, &&arm_op_03500030, &&arm_op_03500040, &&arm_op_03500050, &&arm_op_03500060, &&arm_op_03500070, &&arm_op_03500080, &&arm_op_03500090, &&arm_op_035000A0, &&arm_op_035000B0, &&arm_op_035000C0, &&arm_op_035000D0, &&arm_op_035000E0, &&arm_op_035000F0, &&arm_op_03600000, &&arm_op_03600010, &&arm_op_03600020, &&arm_op_03600030, &&arm_op_03600040, &&arm_op_03600050, &&arm_op_03600060, &&arm_op_03600070, &&arm_op_03600080, &&arm_op_03600090, &&arm_op_036000A0, &&arm_op_036000B0, &&arm_op_036000C0, &&arm_op_036000D0, &&arm_op_036000E0, &&arm_op_036000F0, &&arm_op_03700000, &&arm_op_03700010, &&arm_op_03700020, &&arm_op_03700030, &&arm_op_03700040, &&arm_op_03700050, &&arm_op_03700060, &&arm_op_03700070, &&arm_op_03700080, &&arm_op_03700090, &&arm_op_037000A0, &&arm_op_037000B0, &&arm_op_037000C0, &&arm_op_037000D0, &&arm_op_037000E0, &&arm_op_037000F0, &&arm_op_03800000, &&arm_op_03800010, &&arm_op_03800020, &&arm_op_03800030, &&arm_op_03800040, &&arm_op_03800050, &&arm_op_03800060, &&arm_op_03800070, &&arm_op_03800080, &&arm_op_03800090, &&arm_op_038000A0, &&arm_op_038000B0, &&arm_op_038000C0, &&arm_op_038000D0, &&arm_op_038000E0, &&arm_op_038000F0, &&arm_op_03900000, &&arm_op_03900010, &&arm_op_03900020, &&arm_op_03900030, &&arm_op_03900040, &&arm_op_03900050, &&arm_op_03900060, &&arm_op_03900070, &&arm_op_03900080, &&arm_op_03900090, &&arm_op_039000A0, &&arm_op_039000B0, &&arm_op_039000C0, &&arm_op_039000D0, &&arm_op_039000E0, &&arm_op_039000F0, &&arm_op_03A00000, &&arm_op_03A00010, &&arm_op_03A00020, &&arm_op_03A00030, &&arm_op_03A00040, &&arm_op_03A00050, &&arm_op_03A00060, &&arm_op_03A00070, &&arm_op_03A00080, &&arm_op_03A00090, &&arm_op_03A000A0, &&arm_op_03A000B0, &&arm_op_03A000C0, &&arm_op_03A000D0, &&arm_op_03A000E0, &&arm_op_03A000F0, &&arm_op_03B00000, &&arm_op_03B00010, &&arm_op_03B00020, &&arm_op_03B00030, &&arm_op_03B00040, &&arm_op_03B00050, &&arm_op_03B00060, &&arm_op_03B00070, &&arm_op_03B00080, &&arm_op_03B00090, &&arm_op_03B000A0, &&arm_op_03B000B0, &&arm_op_03B000C0, &&arm_op_03B000D0, &&arm_op_03B000E0, &&arm_op_03B000F0, &&arm_op_03C00000, &&arm_op_03C00010, &&arm_op_03C00020, &&arm_op_03C00030, &&arm_op_03C00040, &&arm_op_03C00050, &&arm_op_03C00060, &&arm_op_03C00070, &&arm_op_03C00080, &&arm_op_03C00090, &&arm_op_03C000A0, &&arm_op_03C000B0, &&arm_op_03C000C0, &&arm_op_03C000D0, &&arm_op_03C000E0, &&arm_op_03C000F0, &&arm_op_03D00000, &&arm_op_03D00010, &&arm_op_03D00020, &&arm_op_03D00030, &&arm_op_03D00040, &&arm_op_03D00050, &&arm_op_03D00060, &&arm_op_03D00070, &&arm_op_03D00080, &&arm_op_03D00090, &&arm_op_03D000A0, &&arm_op_03D000B0, &&arm_op_03D000C0, &&arm_op_03D000D0, &&arm_op_03D000E0, &&arm_op_03D000F0, &&arm_op_03E00000, &&arm_op_03E00010, &&arm_op_03E00020, &&arm_op_03E00030, &&arm_op_03E00040, &&arm_op_03E00050, &&arm_op_03E00060, &&arm_op_03E00070, &&arm_op_03E00080, &&arm_op_03E00090, &&arm_op_03E000A0, &&arm_op_03E000B0, &&arm_op_03E000C0, &&arm_op_03E000D0, &&arm_op_03E000E0, &&arm_op_03E000F0, &&arm_op_03F00000, &&arm_op_03F00010, &&arm_op_03F00020, &&arm_op_03F00030, &&arm_op_03F00040, &&arm_op_03F00050, &&arm_op_03F00060, &&arm_op_03F00070, &&arm_op_03F00080, &&arm_op_03F00090, &&arm_op_03F000A0, &&arm_op_03F000B0, &&arm_op_03F000C0, &&arm_op_03F000D0, &&arm_op_03F000E0, &&arm_op_03F000F0, &&arm_op_04000000, &&arm_op_04000010, &&arm_op_04000020, &&arm_op_04000030, &&arm_op_04000040, &&arm_op_04000050, &&arm_op_04000060, &&arm_op_04000070, &&arm_op_04000080, &&arm_op_04000090, &&arm_op_040000A0, &&arm_op_040000B0, &&arm_op_040000C0, &&arm_op_040000D0, &&arm_op_040000E0, &&arm_op_040000F0, &&arm_op_04100000, &&arm_op_04100010, &&arm_op_04100020, &&arm_op_04100030, &&arm_op_04100040, &&arm_op_04100050, &&arm_op_04100060, &&arm_op_04100070, &&arm_op_04100080, &&arm_op_04100090, &&arm_op_041000A0, &&arm_op_041000B0, &&arm_op_041000C0, &&arm_op_041000D0, &&arm_op_041000E0, &&arm_op_041000F0, &&arm_op_04200000, &&arm_op_04200010, &&arm_op_04200020, &&arm_op_04200030, &&arm_op_04200040, &&arm_op_04200050, &&arm_op_04200060, &&arm_op_04200070, &&arm_op_04200080, &&arm_op_04200090, &&arm_op_042000A0, &&arm_op_042000B0, &&arm_op_042000C0, &&arm_op_042000D0, &&arm_op_042000E0, &&arm_op_042000F0, &&arm_op_04300000, &&arm_op_04300010, &&arm_op_04300020, &&arm_op_04300030, &&arm_op_04300040, &&arm_op_04300050, &&arm_op_04300060, &&arm_op_04300070, &&arm_op_04300080, &&arm_op_04300090, &&arm_op_043000A0, &&arm_op_043000B0, &&arm_op_043000C0, &&arm_op_043000D0, &&arm_op_043000E0, &&arm_op_043000F0, &&arm_op_04400000, &&arm_op_04400010, &&arm_op_04400020, &&arm_op_04400030, &&arm_op_04400040, &&arm_op_04400050, &&arm_op_04400060, &&arm_op_04400070, &&arm_op_04400080, &&arm_op_04400090, &&arm_op_044000A0, &&arm_op_044000B0, &&arm_op_044000C0, &&arm_op_044000D0, &&arm_op_044000E0, &&arm_op_044000F0, &&arm_op_04500000, &&arm_op_04500010, &&arm_op_04500020, &&arm_op_04500030, &&arm_op_04500040, &&arm_op_04500050, &&arm_op_04500060, &&arm_op_04500070, &&arm_op_04500080, &&arm_op_04500090, &&arm_op_045000A0, &&arm_op_045000B0, &&arm_op_045000C0, &&arm_op_045000D0, &&arm_op_045000E0, &&arm_op_045000F0, &&arm_op_04600000, &&arm_op_04600010, &&arm_op_04600020, &&arm_op_04600030, &&arm_op_04600040, &&arm_op_04600050, &&arm_op_04600060, &&arm_op_04600070, &&arm_op_04600080, &&arm_op_04600090, &&arm_op_046000A0, &&arm_op_046000B0, &&arm_op_046000C0, &&arm_op_046000D0, &&arm_op_046000E0, &&arm_op_046000F0, &&arm_op_04700000, &&arm_op_04700010, &&arm_op_04700020, &&arm_op_04700030, &&arm_op_04700040, &&arm_op_04700050, &&arm_op_04700060, &&arm_op_04700070, &&arm_op_04700080, &&arm_op_04700090, &&arm_op_047000A0, &&arm_op_047000B0, &&arm_op_047000C0, &&arm_op_047000D0, &&arm_op_047000E0, &&arm_op_047000F0, &&arm_op_04800000, &&arm_op_04800010, &&arm_op_04800020, &&arm_op_04800030, &&arm_op_04800040, &&arm_op_04800050, &&arm_op_04800060, &&arm_op_04800070, &&arm_op_04800080, &&arm_op_04800090, &&arm_op_048000A0, &&arm_op_048000B0, &&arm_op_048000C0, &&arm_op_048000D0, &&arm_op_048000E0, &&arm_op_048000F0, &&arm_op_04900000, &&arm_op_04900010, &&arm_op_04900020, &&arm_op_04900030, &&arm_op_04900040, &&arm_op_04900050, &&arm_op_04900060, &&arm_op_04900070, &&arm_op_04900080, &&arm_op_04900090, &&arm_op_049000A0, &&arm_op_049000B0, &&arm_op_049000C0, &&arm_op_049000D0, &&arm_op_049000E0, &&arm_op_049000F0, &&arm_op_04A00000, &&arm_op_04A00010, &&arm_op_04A00020, &&arm_op_04A00030, &&arm_op_04A00040, &&arm_op_04A00050, &&arm_op_04A00060, &&arm_op_04A00070, &&arm_op_04A00080, &&arm_op_04A00090, &&arm_op_04A000A0, &&arm_op_04A000B0, &&arm_op_04A000C0, &&arm_op_04A000D0, &&arm_op_04A000E0, &&arm_op_04A000F0, &&arm_op_04B00000, &&arm_op_04B00010, &&arm_op_04B00020, &&arm_op_04B00030, &&arm_op_04B00040, &&arm_op_04B00050, &&arm_op_04B00060, &&arm_op_04B00070, &&arm_op_04B00080, &&arm_op_04B00090, &&arm_op_04B000A0, &&arm_op_04B000B0, &&arm_op_04B000C0, &&arm_op_04B000D0, &&arm_op_04B000E0, &&arm_op_04B000F0, &&arm_op_04C00000, &&arm_op_04C00010, &&arm_op_04C00020, &&arm_op_04C00030, &&arm_op_04C00040, &&arm_op_04C00050, &&arm_op_04C00060, &&arm_op_04C00070, &&arm_op_04C00080, &&arm_op_04C00090, &&arm_op_04C000A0, &&arm_op_04C000B0, &&arm_op_04C000C0, &&arm_op_04C000D0, &&arm_op_04C000E0, &&arm_op_04C000F0, &&arm_op_04D00000, &&arm_op_04D00010, &&arm_op_04D00020, &&arm_op_04D00030, &&arm_op_04D00040, &&arm_op_04D00050, &&arm_op_04D00060, &&arm_op_04D00070, &&arm_op_04D00080, &&arm_op_04D00090, &&arm_op_04D000A0, &&arm_op_04D000B0, &&arm_op_04D000C0, &&arm_op_04D000D0, &&arm_op_04D000E0, &&arm_op_04D000F0, &&arm_op_04E00000, &&arm_op_04E00010, &&arm_op_04E00020, &&arm_op_04E00030, &&arm_op_04E00040, &&arm_op_04E00050, &&arm_op_04E00060, &&arm_op_04E00070, &&arm_op_04E00080, &&arm_op_04E00090, &&arm_op_04E000A0, &&arm_op_04E000B0, &&arm_op_04E000C0, &&arm_op_04E000D0, &&arm_op_04E000E0, &&arm_op_04E000F0, &&arm_op_04F00000, &&arm_op_04F00010, &&arm_op_04F00020, &&arm_op_04F00030, &&arm_op_04F00040, &&arm_op_04F00050, &&arm_op_04F00060, &&arm_op_04F00070, &&arm_op_04F00080, &&arm_op_04F00090, &&arm_op_04F000A0, &&arm_op_04F000B0, &&arm_op_04F000C0, &&arm_op_04F000D0, &&arm_op_04F000E0, &&arm_op_04F000F0, &&arm_op_05000000, &&arm_op_05000010, &&arm_op_05000020, &&arm_op_05000030, &&arm_op_05000040, &&arm_op_05000050, &&arm_op_05000060, &&arm_op_05000070, &&arm_op_05000080, &&arm_op_05000090, &&arm_op_050000A0, &&arm_op_050000B0, &&arm_op_050000C0, &&arm_op_050000D0, &&arm_op_050000E0, &&arm_op_050000F0, &&arm_op_05100000, &&arm_op_05100010, &&arm_op_05100020, &&arm_op_05100030, &&arm_op_05100040, &&arm_op_05100050, &&arm_op_05100060, &&arm_op_05100070, &&arm_op_05100080, &&arm_op_05100090, &&arm_op_051000A0, &&arm_op_051000B0, &&arm_op_051000C0, &&arm_op_051000D0, &&arm_op_051000E0, &&arm_op_051000F0, &&arm_op_05200000, &&arm_op_05200010, &&arm_op_05200020, &&arm_op_05200030, &&arm_op_05200040, &&arm_op_05200050, &&arm_op_05200060, &&arm_op_05200070, &&arm_op_05200080, &&arm_op_05200090, &&arm_op_052000A0, &&arm_op_052000B0, &&arm_op_052000C0, &&arm_op_052000D0, &&arm_op_052000E0, &&arm_op_052000F0, &&arm_op_05300000, &&arm_op_05300010, &&arm_op_05300020, &&arm_op_05300030, &&arm_op_05300040, &&arm_op_05300050, &&arm_op_05300060, &&arm_op_05300070, &&arm_op_05300080, &&arm_op_05300090, &&arm_op_053000A0, &&arm_op_053000B0, &&arm_op_053000C0, &&arm_op_053000D0, &&arm_op_053000E0, &&arm_op_053000F0, &&arm_op_05400000, &&arm_op_05400010, &&arm_op_05400020, &&arm_op_05400030, &&arm_op_05400040, &&arm_op_05400050, &&arm_op_05400060, &&arm_op_05400070, &&arm_op_05400080, &&arm_op_05400090, &&arm_op_054000A0, &&arm_op_054000B0, &&arm_op_054000C0, &&arm_op_054000D0, &&arm_op_054000E0, &&arm_op_054000F0, &&arm_op_05500000, &&arm_op_05500010, &&arm_op_05500020, &&arm_op_05500030, &&arm_op_05500040, &&arm_op_05500050, &&arm_op_05500060, &&arm_op_05500070, &&arm_op_05500080, &&arm_op_05500090, &&arm_op_055000A0, &&arm_op_055000B0, &&arm_op_055000C0, &&arm_op_055000D0, &&arm_op_055000E0, &&arm_op_055000F0, &&arm_op_05600000, &&arm_op_05600010, &&arm_op_05600020, &&arm_op_05600030, &&arm_op_05600040, &&arm_op_05600050, &&arm_op_05600060, &&arm_op_05600070, &&arm_op_05600080, &&arm_op_05600090, &&arm_op_056000A0, &&arm_op_056000B0, &&arm_op_056000C0, &&arm_op_056000D0, &&arm_op_056000E0, &&arm_op_056000F0, &&arm_op_05700000, &&arm_op_05700010, &&arm_op_05700020, &&arm_op_05700030, &&arm_op_05700040, &&arm_op_05700050, &&arm_op_05700060, &&arm_op_05700070, &&arm_op_05700080, &&arm_op_05700090, &&arm_op_057000A0, &&arm_op_057000B0, &&arm_op_057000C0, &&arm_op_057000D0, &&arm_op_057000E0, &&arm_op_057000F0, &&arm_op_05800000, &&arm_op_05800010, &&arm_op_05800020, &&arm_op_05800030, &&arm_op_05800040, &&arm_op_05800050, &&arm_op_05800060, &&arm_op_05800070, &&arm_op_05800080, &&arm_op_05800090, &&arm_op_058000A0, &&arm_op_058000B0, &&arm_op_058000C0, &&arm_op_058000D0, &&arm_op_058000E0, &&arm_op_058000F0, &&arm_op_05900000, &&arm_op_05900010, &&arm_op_05900020, &&arm_op_05900030, &&arm_op_05900040, &&arm_op_05900050, &&arm_op_05900060, &&arm_op_05900070, &&arm_op_05900080, &&arm_op_05900090, &&arm_op_059000A0, &&arm_op_059000B0, &&arm_op_059000C0, &&arm_op_059000D0, &&arm_op_059000E0, &&arm_op_059000F0, &&arm_op_05A00000, &&arm_op_05A00010, &&arm_op_05A00020, &&arm_op_05A00030, &&arm_op_05A00040, &&arm_op_05A00050, &&arm_op_05A00060, &&arm_op_05A00070, &&arm_op_05A00080, &&arm_op_05A00090, &&arm_op_05A000A0, &&arm_op_05A000B0, &&arm_op_05A000C0, &&arm_op_05A000D0, &&arm_op_05A000E0, &&arm_op_05A000F0, &&arm_op_05B00000, &&arm_op_05B00010, &&arm_op_05B00020, &&arm_op_05B00030, &&arm_op_05B00040, &&arm_op_05B00050, &&arm_op_05B00060, &&arm_op_05B00070, &&arm_op_05B00080, &&arm_op_05B00090, &&arm_op_05B000A0, &&arm_op_05B000B0, &&arm_op_05B000C0, &&arm_op_05B000D0, &&arm_op_05B000E0, &&arm_op_05B000F0, &&arm_op_05C00000, &&arm_op_05C00010, &&arm_op_05C00020, &&arm_op_05C00030, &&arm_op_05C00040, &&arm_op_05C00050, &&arm_op_05C00060, &&arm_op_05C00070, &&arm_op_05C00080, &&arm_op_05C00090, &&arm_op_05C000A0, &&arm_op_05C000B0, &&arm_op_05C000C0, &&arm_op_05C000D0, &&arm_op_05C000E0, &&arm_op_05C000F0, &&arm_op_05D00000, &&arm_op_05D00010, &&arm_op_05D00020, &&arm_op_05D00030, &&arm_op_05D00040, &&arm_op_05D00050, &&arm_op_05D00060, &&arm_op_05D00070, &&arm_op_05D00080, &&arm_op_05D00090, &&arm_op_05D000A0, &&arm_op_05D000B0, &&arm_op_05D000C0, &&arm_op_05D000D0, &&arm_op_05D000E0, &&arm_op_05D000F0, &&arm_op_05E00000, &&arm_op_05E00010, &&arm_op_05E00020, &&arm_op_05E00030, &&arm_op_05E00040, &&arm_op_05E00050, &&arm_op_05E00060, &&arm_op_05E00070, &&arm_op_05E00080, &&arm_op_05E00090, &&arm_op_05E000A0, &&arm_op_05E000B0, &&arm_op_05E000C0, &&arm_op_05E000D0, &&arm_op_05E000E0, &&arm_op_05E000F0, &&arm_op_05F00000, &&arm_op_05F00010, &&arm_op_05F00020, &&arm_op_05F00030, &&arm_op_05F00040, &&arm_op_05F00050, &&arm_op_05F00060, &&arm_op_05F00070, &&arm_op_05F00080, &&arm_op_05F00090, &&arm_op_05F000A0, &&arm_op_05F000B0, &&arm_op_05F000C0, &&arm_op_05F000D0, &&arm_op_05F000E0, &&arm_op_05F000F0, &&arm_op_06000000, &&arm_op_06000010, &&arm_op_06000020, &&arm_op_06000030, &&arm_op_06000040, &&arm_op_06000050, &&arm_op_06000060, &&arm_op_06000070, &&arm_op_06000080, &&arm_op_06000090, &&arm_op_060000A0, &&arm_op_060000B0, &&arm_op_060000C0, &&arm_op_060000D0, &&arm_op_060000E0, &&arm_op_060000F0, &&arm_op_06100000, &&arm_op_06100010, &&arm_op_06100020, &&arm_op_06100030, &&arm_op_06100040, &&arm_op_06100050, &&arm_op_06100060, &&arm_op_06100070, &&arm_op_06100080, &&arm_op_06100090, &&arm_op_061000A0, &&arm_op_061000B0, &&arm_op_061000C0, &&arm_op_061000D0, &&arm_op_061000E0, &&arm_op_061000F0, &&arm_op_06200000, &&arm_op_06200010, &&arm_op_06200020, &&arm_op_06200030, &&arm_op_06200040, &&arm_op_06200050, &&arm_op_06200060, &&arm_op_06200070, &&arm_op_06200080, &&arm_op_06200090, &&arm_op_062000A0, &&arm_op_062000B0, &&arm_op_062000C0, &&arm_op_062000D0, &&arm_op_062000E0, &&arm_op_062000F0, &&arm_op_06300000, &&arm_op_06300010, &&arm_op_06300020, &&arm_op_06300030, &&arm_op_06300040, &&arm_op_06300050, &&arm_op_06300060, &&arm_op_06300070, &&arm_op_06300080, &&arm_op_06300090, &&arm_op_063000A0, &&arm_op_063000B0, &&arm_op_063000C0, &&arm_op_063000D0, &&arm_op_063000E0, &&arm_op_063000F0, &&arm_op_06400000, &&arm_op_06400010, &&arm_op_06400020, &&arm_op_06400030, &&arm_op_06400040, &&arm_op_06400050, &&arm_op_06400060, &&arm_op_06400070, &&arm_op_06400080, &&arm_op_06400090, &&arm_op_064000A0, &&arm_op_064000B0, &&arm_op_064000C0, &&arm_op_064000D0, &&arm_op_064000E0, &&arm_op_064000F0, &&arm_op_06500000, &&arm_op_06500010, &&arm_op_06500020, &&arm_op_06500030, &&arm_op_06500040, &&arm_op_06500050, &&arm_op_06500060, &&arm_op_06500070, &&arm_op_06500080, &&arm_op_06500090, &&arm_op_065000A0, &&arm_op_065000B0, &&arm_op_065000C0, &&arm_op_065000D0, &&arm_op_065000E0, &&arm_op_065000F0, &&arm_op_06600000, &&arm_op_06600010, &&arm_op_06600020, &&arm_op_06600030, &&arm_op_06600040, &&arm_op_06600050, &&arm_op_06600060, &&arm_op_06600070, &&arm_op_06600080, &&arm_op_06600090, &&arm_op_066000A0, &&arm_op_066000B0, &&arm_op_066000C0, &&arm_op_066000D0, &&arm_op_066000E0, &&arm_op_066000F0, &&arm_op_06700000, &&arm_op_06700010, &&arm_op_06700020, &&arm_op_06700030, &&arm_op_06700040, &&arm_op_06700050, &&arm_op_06700060, &&arm_op_06700070, &&arm_op_06700080, &&arm_op_06700090, &&arm_op_067000A0, &&arm_op_067000B0, &&arm_op_067000C0, &&arm_op_067000D0, &&arm_op_067000E0, &&arm_op_067000F0, &&arm_op_06800000, &&arm_op_06800010, &&arm_op_06800020, &&arm_op_06800030, &&arm_op_06800040, &&arm_op_06800050, &&arm_op_06800060, &&arm_op_06800070, &&arm_op_06800080, &&arm_op_06800090, &&arm_op_068000A0, &&arm_op_068000B0, &&arm_op_068000C0, &&arm_op_068000D0, &&arm_op_068000E0, &&arm_op_068000F0, &&arm_op_06900000, &&arm_op_06900010, &&arm_op_06900020, &&arm_op_06900030, &&arm_op_06900040, &&arm_op_06900050, &&arm_op_06900060, &&arm_op_06900070, &&arm_op_06900080, &&arm_op_06900090, &&arm_op_069000A0, &&arm_op_069000B0, &&arm_op_069000C0, &&arm_op_069000D0, &&arm_op_069000E0, &&arm_op_069000F0, &&arm_op_06A00000, &&arm_op_06A00010, &&arm_op_06A00020, &&arm_op_06A00030, &&arm_op_06A00040, &&arm_op_06A00050, &&arm_op_06A00060, &&arm_op_06A00070, &&arm_op_06A00080, &&arm_op_06A00090, &&arm_op_06A000A0, &&arm_op_06A000B0, &&arm_op_06A000C0, &&arm_op_06A000D0, &&arm_op_06A000E0, &&arm_op_06A000F0, &&arm_op_06B00000, &&arm_op_06B00010, &&arm_op_06B00020, &&arm_op_06B00030, &&arm_op_06B00040, &&arm_op_06B00050, &&arm_op_06B00060, &&arm_op_06B00070, &&arm_op_06B00080, &&arm_op_06B00090, &&arm_op_06B000A0, &&arm_op_06B000B0, &&arm_op_06B000C0, &&arm_op_06B000D0, &&arm_op_06B000E0, &&arm_op_06B000F0, &&arm_op_06C00000, &&arm_op_06C00010, &&arm_op_06C00020, &&arm_op_06C00030, &&arm_op_06C00040, &&arm_op_06C00050, &&arm_op_06C00060, &&arm_op_06C00070, &&arm_op_06C00080, &&arm_op_06C00090, &&arm_op_06C000A0, &&arm_op_06C000B0, &&arm_op_06C000C0, &&arm_op_06C000D0, &&arm_op_06C000E0, &&arm_op_06C000F0, &&arm_op_06D00000, &&arm_op_06D00010, &&arm_op_06D00020, &&arm_op_06D00030, &&arm_op_06D00040, &&arm_op_06D00050, &&arm_op_06D00060, &&arm_op_06D00070, &&arm_op_06D00080, &&arm_op_06D00090, &&arm_op_06D000A0, &&arm_op_06D000B0, &&arm_op_06D000C0, &&arm_op_06D000D0, &&arm_op_06D000E0, &&arm_op_06D000F0, &&arm_op_06E00000, &&arm_op_06E00010, &&arm_op_06E00020, &&arm_op_06E00030, &&arm_op_06E00040, &&arm_op_06E00050, &&arm_op_06E00060, &&arm_op_06E00070, &&arm_op_06E00080, &&arm_op_06E00090, &&arm_op_06E000A0, &&arm_op_06E000B0, &&arm_op_06E000C0, &&arm_op_06E000D0, &&arm_op_06E000E0, &&arm_op_06E000F0, &&arm_op_06F00000, &&arm_op_06F00010, &&arm_op_06F00020, &&arm_op_06F00030, &&arm_op_06F00040, &&arm_op_06F00050, &&arm_op_06F00060, &&arm_op_06F00070, &&arm_op_06F00080, &&arm_op_06F00090, &&arm_op_06F000A0, &&arm_op_06F000B0, &&arm_op_06F000C0, &&arm_op_06F000D0, &&arm_op_06F000E0, &&arm_op_06F000F0, &&arm_op_07000000, &&arm_op_07000010, &&arm_op_07000020, &&arm_op_07000030, &&arm_op_07000040, &&arm_op_07000050, &&arm_op_07000060, &&arm_op_07000070, &&arm_op_07000080, &&arm_op_07000090, &&arm_op_070000A0, &&arm_op_070000B0, &&arm_op_070000C0, &&arm_op_070000D0, &&arm_op_070000E0, &&arm_op_070000F0, &&arm_op_07100000, &&arm_op_07100010, &&arm_op_07100020, &&arm_op_07100030, &&arm_op_07100040, &&arm_op_07100050, &&arm_op_07100060, &&arm_op_07100070, &&arm_op_07100080, &&arm_op_07100090, &&arm_op_071000A0, &&arm_op_071000B0, &&arm_op_071000C0, &&arm_op_071000D0, &&arm_op_071000E0, &&arm_op_071000F0, &&arm_op_07200000, &&arm_op_07200010, &&arm_op_07200020, &&arm_op_07200030, &&arm_op_07200040, &&arm_op_07200050, &&arm_op_07200060, &&arm_op_07200070, &&arm_op_07200080, &&arm_op_07200090, &&arm_op_072000A0, &&arm_op_072000B0, &&arm_op_072000C0, &&arm_op_072000D0, &&arm_op_072000E0, &&arm_op_072000F0, &&arm_op_07300000, &&arm_op_07300010, &&arm_op_07300020, &&arm_op_07300030, &&arm_op_07300040, &&arm_op_07300050, &&arm_op_07300060, &&arm_op_07300070, &&arm_op_07300080, &&arm_op_07300090, &&arm_op_073000A0, &&arm_op_073000B0, &&arm_op_073000C0, &&arm_op_073000D0, &&arm_op_073000E0, &&arm_op_073000F0, &&arm_op_07400000, &&arm_op_07400010, &&arm_op_07400020, &&arm_op_07400030, &&arm_op_07400040, &&arm_op_07400050, &&arm_op_07400060, &&arm_op_07400070, &&arm_op_07400080, &&arm_op_07400090, &&arm_op_074000A0, &&arm_op_074000B0, &&arm_op_074000C0, &&arm_op_074000D0, &&arm_op_074000E0, &&arm_op_074000F0, &&arm_op_07500000, &&arm_op_07500010, &&arm_op_07500020, &&arm_op_07500030, &&arm_op_07500040, &&arm_op_07500050, &&arm_op_07500060, &&arm_op_07500070, &&arm_op_07500080, &&arm_op_07500090, &&arm_op_075000A0, &&arm_op_075000B0, &&arm_op_075000C0, &&arm_op_075000D0, &&arm_op_075000E0, &&arm_op_075000F0, &&arm_op_07600000, &&arm_op_07600010, &&arm_op_07600020, &&arm_op_07600030, &&arm_op_07600040, &&arm_op_07600050, &&arm_op_07600060, &&arm_op_07600070, &&arm_op_07600080, &&arm_op_07600090, &&arm_op_076000A0, &&arm_op_076000B0, &&arm_op_076000C0, &&arm_op_076000D0, &&arm_op_076000E0, &&arm_op_076000F0, &&arm_op_07700000, &&arm_op_07700010, &&arm_op_07700020, &&arm_op_07700030, &&arm_op_07700040, &&arm_op_07700050, &&arm_op_07700060, &&arm_op_07700070, &&arm_op_07700080, &&arm_op_07700090, &&arm_op_077000A0, &&arm_op_077000B0, &&arm_op_077000C0, &&arm_op_077000D0, &&arm_op_077000E0, &&arm_op_077000F0, &&arm_op_07800000, &&arm_op_07800010, &&arm_op_07800020, &&arm_op_07800030, &&arm_op_07800040, &&arm_op_07800050, &&arm_op_07800060, &&arm_op_07800070, &&arm_op_07800080, &&arm_op_07800090, &&arm_op_078000A0, &&arm_op_078000B0, &&arm_op_078000C0, &&arm_op_078000D0, &&arm_op_078000E0, &&arm_op_078000F0, &&arm_op_07900000, &&arm_op_07900010, &&arm_op_07900020, &&arm_op_07900030, &&arm_op_07900040, &&arm_op_07900050, &&arm_op_07900060, &&arm_op_07900070, &&arm_op_07900080, &&arm_op_07900090, &&arm_op_079000A0, &&arm_op_079000B0, &&arm_op_079000C0, &&arm_op_079000D0, &&arm_op_079000E0, &&arm_op_079000F0, &&arm_op_07A00000, &&arm_op_07A00010, &&arm_op_07A00020, &&arm_op_07A00030, &&arm_op_07A00040, &&arm_op_07A00050, &&arm_op_07A00060, &&arm_op_07A00070, &&arm_op_07A00080, &&arm_op_07A00090, &&arm_op_07A000A0, &&arm_op_07A000B0, &&arm_op_07A000C0, &&arm_op_07A000D0, &&arm_op_07A000E0, &&arm_op_07A000F0, &&arm_op_07B00000, &&arm_op_07B00010, &&arm_op_07B00020, &&arm_op_07B00030, &&arm_op_07B00040, &&arm_op_07B00050, &&arm_op_07B00060, &&arm_op_07B00070, &&arm_op_07B00080, &&arm_op_07B00090, &&arm_op_07B000A0, &&arm_op_07B000B0, &&arm_op_07B000C0, &&arm_op_07B000D0, &&arm_op_07B000E0, &&arm_op_07B000F0, &&arm_op_07C00000, &&arm_op_07C00010, &&arm_op_07C00020, &&arm_op_07C00030, &&arm_op_07C00040, &&arm_op_07C00050, &&arm_op_07C00060, &&arm_op_07C00070, &&arm_op_07C00080, &&arm_op_07C00090, &&arm_op_07C000A0, &&arm_op_07C000B0, &&arm_op_07C000C0, &&arm_op_07C000D0, &&arm_op_07C000E0, &&arm_op_07C000F0, &&arm_op_07D00000, &&arm_op_07D00010, &&arm_op_07D00020, &&arm_op_07D00030, &&arm_op_07D00040, &&arm_op_07D00050, &&arm_op_07D00060, &&arm_op_07D00070, &&arm_op_07D00080, &&arm_op_07D00090, &&arm_op_07D000A0, &&arm_op_07D000B0, &&arm_op_07D000C0, &&arm_op_07D000D0, &&arm_op_07D000E0, &&arm_op_07D000F0, &&arm_op_07E00000, &&arm_op_07E00010, &&arm_op_07E00020, &&arm_op_07E00030, &&arm_op_07E00040, &&arm_op_07E00050, &&arm_op_07E00060, &&arm_op_07E00070, &&arm_op_07E00080, &&arm_op_07E00090, &&arm_op_07E000A0, &&arm_op_07E000B0, &&arm_op_07E000C0, &&arm_op_07E000D0, &&arm_op_07E000E0, &&arm_op_07E000F0, &&arm_op_07F00000, &&arm_op_07F00010, &&arm_op_07F00020, &&arm_op_07F00030, &&arm_op_07F00040, &&arm_op_07F00050, &&arm_op_07F00060, &&arm_op_07F00070, &&arm_op_07F00080, &&arm_op_07F00090, &&arm_op_07F000A0, &&arm_op_07F000B0, &&arm_op_07F000C0, &&arm_op_07F000D0, &&arm_op_07F000E0, &&arm_op_07F000F0, &&arm_op_08000000, &&arm_op_08000010, &&arm_op_08000020, &&arm_op_08000030, &&arm_op_08000040, &&arm_op_08000050, &&arm_op_08000060, &&arm_op_08000070, &&arm_op_08000080, &&arm_op_08000090, &&arm_op_080000A0, &&arm_op_080000B0, &&arm_op_080000C0, &&arm_op_080000D0, &&arm_op_080000E0, &&arm_op_080000F0, &&arm_op_08100000, &&arm_op_08100010, &&arm_op_08100020, &&arm_op_08100030, &&arm_op_08100040, &&arm_op_08100050, &&arm_op_08100060, &&arm_op_08100070, &&arm_op_08100080, &&arm_op_08100090, &&arm_op_081000A0, &&arm_op_081000B0, &&arm_op_081000C0, &&arm_op_081000D0, &&arm_op_081000E0, &&arm_op_081000F0, &&arm_op_08200000, &&arm_op_08200010, &&arm_op_08200020, &&arm_op_08200030, &&arm_op_08200040, &&arm_op_08200050, &&arm_op_08200060, &&arm_op_08200070, &&arm_op_08200080, &&arm_op_08200090, &&arm_op_082000A0, &&arm_op_082000B0, &&arm_op_082000C0, &&arm_op_082000D0, &&arm_op_082000E0, &&arm_op_082000F0, &&arm_op_08300000, &&arm_op_08300010, &&arm_op_08300020, &&arm_op_08300030, &&arm_op_08300040, &&arm_op_08300050, &&arm_op_08300060, &&arm_op_08300070, &&arm_op_08300080, &&arm_op_08300090, &&arm_op_083000A0, &&arm_op_083000B0, &&arm_op_083000C0, &&arm_op_083000D0, &&arm_op_083000E0, &&arm_op_083000F0, &&arm_op_08400000, &&arm_op_08400010, &&arm_op_08400020, &&arm_op_08400030, &&arm_op_08400040, &&arm_op_08400050, &&arm_op_08400060, &&arm_op_08400070, &&arm_op_08400080, &&arm_op_08400090, &&arm_op_084000A0, &&arm_op_084000B0, &&arm_op_084000C0, &&arm_op_084000D0, &&arm_op_084000E0, &&arm_op_084000F0, &&arm_op_08500000, &&arm_op_08500010, &&arm_op_08500020, &&arm_op_08500030, &&arm_op_08500040, &&arm_op_08500050, &&arm_op_08500060, &&arm_op_08500070, &&arm_op_08500080, &&arm_op_08500090, &&arm_op_085000A0, &&arm_op_085000B0, &&arm_op_085000C0, &&arm_op_085000D0, &&arm_op_085000E0, &&arm_op_085000F0, &&arm_op_08600000, &&arm_op_08600010, &&arm_op_08600020, &&arm_op_08600030, &&arm_op_08600040, &&arm_op_08600050, &&arm_op_08600060, &&arm_op_08600070, &&arm_op_08600080, &&arm_op_08600090, &&arm_op_086000A0, &&arm_op_086000B0, &&arm_op_086000C0, &&arm_op_086000D0, &&arm_op_086000E0, &&arm_op_086000F0, &&arm_op_08700000, &&arm_op_08700010, &&arm_op_08700020, &&arm_op_08700030, &&arm_op_08700040, &&arm_op_08700050, &&arm_op_08700060, &&arm_op_08700070, &&arm_op_08700080, &&arm_op_08700090, &&arm_op_087000A0, &&arm_op_087000B0, &&arm_op_087000C0, &&arm_op_087000D0, &&arm_op_087000E0, &&arm_op_087000F0, &&arm_op_08800000, &&arm_op_08800010, &&arm_op_08800020, &&arm_op_08800030, &&arm_op_08800040, &&arm_op_08800050, &&arm_op_08800060, &&arm_op_08800070, &&arm_op_08800080, &&arm_op_08800090, &&arm_op_088000A0, &&arm_op_088000B0, &&arm_op_088000C0, &&arm_op_088000D0, &&arm_op_088000E0, &&arm_op_088000F0, &&arm_op_08900000, &&arm_op_08900010, &&arm_op_08900020, &&arm_op_08900030, &&arm_op_08900040, &&arm_op_08900050, &&arm_op_08900060, &&arm_op_08900070, &&arm_op_08900080, &&arm_op_08900090, &&arm_op_089000A0, &&arm_op_089000B0, &&arm_op_089000C0, &&arm_op_089000D0, &&arm_op_089000E0, &&arm_op_089000F0, &&arm_op_08A00000, &&arm_op_08A00010, &&arm_op_08A00020, &&arm_op_08A00030, &&arm_op_08A00040, &&arm_op_08A00050, &&arm_op_08A00060, &&arm_op_08A00070, &&arm_op_08A00080, &&arm_op_08A00090, &&arm_op_08A000A0, &&arm_op_08A000B0, &&arm_op_08A000C0, &&arm_op_08A000D0, &&arm_op_08A000E0, &&arm_op_08A000F0, &&arm_op_08B00000, &&arm_op_08B00010, &&arm_op_08B00020, &&arm_op_08B00030, &&arm_op_08B00040, &&arm_op_08B00050, &&arm_op_08B00060, &&arm_op_08B00070, &&arm_op_08B00080, &&arm_op_08B00090, &&arm_op_08B000A0, &&arm_op_08B000B0, &&arm_op_08B000C0, &&arm_op_08B000D0, &&arm_op_08B000E0, &&arm_op_08B000F0, &&arm_op_08C00000, &&arm_op_08C00010, &&arm_op_08C00020, &&arm_op_08C00030, &&arm_op_08C00040, &&arm_op_08C00050, &&arm_op_08C00060, &&arm_op_08C00070, &&arm_op_08C00080, &&arm_op_08C00090, &&arm_op_08C000A0, &&arm_op_08C000B0, &&arm_op_08C000C0, &&arm_op_08C000D0, &&arm_op_08C000E0, &&arm_op_08C000F0, &&arm_op_08D00000, &&arm_op_08D00010, &&arm_op_08D00020, &&arm_op_08D00030, &&arm_op_08D00040, &&arm_op_08D00050, &&arm_op_08D00060, &&arm_op_08D00070, &&arm_op_08D00080, &&arm_op_08D00090, &&arm_op_08D000A0, &&arm_op_08D000B0, &&arm_op_08D000C0, &&arm_op_08D000D0, &&arm_op_08D000E0, &&arm_op_08D000F0, &&arm_op_08E00000, &&arm_op_08E00010, &&arm_op_08E00020, &&arm_op_08E00030, &&arm_op_08E00040, &&arm_op_08E00050, &&arm_op_08E00060, &&arm_op_08E00070, &&arm_op_08E00080, &&arm_op_08E00090, &&arm_op_08E000A0, &&arm_op_08E000B0, &&arm_op_08E000C0, &&arm_op_08E000D0, &&arm_op_08E000E0, &&arm_op_08E000F0, &&arm_op_08F00000, &&arm_op_08F00010, &&arm_op_08F00020, &&arm_op_08F00030, &&arm_op_08F00040, &&arm_op_08F00050, &&arm_op_08F00060, &&arm_op_08F00070, &&arm_op_08F00080, &&arm_op_08F00090, &&arm_op_08F000A0, &&arm_op_08F000B0, &&arm_op_08F000C0, &&arm_op_08F000D0, &&arm_op_08F000E0, &&arm_op_08F000F0, &&arm_op_09000000, &&arm_op_09000010, &&arm_op_09000020, &&arm_op_09000030, &&arm_op_09000040, &&arm_op_09000050, &&arm_op_09000060, &&arm_op_09000070, &&arm_op_09000080, &&arm_op_09000090, &&arm_op_090000A0, &&arm_op_090000B0, &&arm_op_090000C0, &&arm_op_090000D0, &&arm_op_090000E0, &&arm_op_090000F0, &&arm_op_09100000, &&arm_op_09100010, &&arm_op_09100020, &&arm_op_09100030, &&arm_op_09100040, &&arm_op_09100050, &&arm_op_09100060, &&arm_op_09100070, &&arm_op_09100080, &&arm_op_09100090, &&arm_op_091000A0, &&arm_op_091000B0, &&arm_op_091000C0, &&arm_op_091000D0, &&arm_op_091000E0, &&arm_op_091000F0, &&arm_op_09200000, &&arm_op_09200010, &&arm_op_09200020, &&arm_op_09200030, &&arm_op_09200040, &&arm_op_09200050, &&arm_op_09200060, &&arm_op_09200070, &&arm_op_09200080, &&arm_op_09200090, &&arm_op_092000A0, &&arm_op_092000B0, &&arm_op_092000C0, &&arm_op_092000D0, &&arm_op_092000E0, &&arm_op_092000F0, &&arm_op_09300000, &&arm_op_09300010, &&arm_op_09300020, &&arm_op_09300030, &&arm_op_09300040, &&arm_op_09300050, &&arm_op_09300060, &&arm_op_09300070, &&arm_op_09300080, &&arm_op_09300090, &&arm_op_093000A0, &&arm_op_093000B0, &&arm_op_093000C0, &&arm_op_093000D0, &&arm_op_093000E0, &&arm_op_093000F0, &&arm_op_09400000, &&arm_op_09400010, &&arm_op_09400020, &&arm_op_09400030, &&arm_op_09400040, &&arm_op_09400050, &&arm_op_09400060, &&arm_op_09400070, &&arm_op_09400080, &&arm_op_09400090, &&arm_op_094000A0, &&arm_op_094000B0, &&arm_op_094000C0, &&arm_op_094000D0, &&arm_op_094000E0, &&arm_op_094000F0, &&arm_op_09500000, &&arm_op_09500010, &&arm_op_09500020, &&arm_op_09500030, &&arm_op_09500040, &&arm_op_09500050, &&arm_op_09500060, &&arm_op_09500070, &&arm_op_09500080, &&arm_op_09500090, &&arm_op_095000A0, &&arm_op_095000B0, &&arm_op_095000C0, &&arm_op_095000D0, &&arm_op_095000E0, &&arm_op_095000F0, &&arm_op_09600000, &&arm_op_09600010, &&arm_op_09600020, &&arm_op_09600030, &&arm_op_09600040, &&arm_op_09600050, &&arm_op_09600060, &&arm_op_09600070, &&arm_op_09600080, &&arm_op_09600090, &&arm_op_096000A0, &&arm_op_096000B0, &&arm_op_096000C0, &&arm_op_096000D0, &&arm_op_096000E0, &&arm_op_096000F0, &&arm_op_09700000, &&arm_op_09700010, &&arm_op_09700020, &&arm_op_09700030, &&arm_op_09700040, &&arm_op_09700050, &&arm_op_09700060, &&arm_op_09700070, &&arm_op_09700080, &&arm_op_09700090, &&arm_op_097000A0, &&arm_op_097000B0, &&arm_op_097000C0, &&arm_op_097000D0, &&arm_op_097000E0, &&arm_op_097000F0, &&arm_op_09800000, &&arm_op_09800010, &&arm_op_09800020, &&arm_op_09800030, &&arm_op_09800040, &&arm_op_09800050, &&arm_op_09800060, &&arm_op_09800070, &&arm_op_09800080, &&arm_op_09800090, &&arm_op_098000A0, &&arm_op_098000B0, &&arm_op_098000C0, &&arm_op_098000D0, &&arm_op_098000E0, &&arm_op_098000F0, &&arm_op_09900000, &&arm_op_09900010, &&arm_op_09900020, &&arm_op_09900030, &&arm_op_09900040, &&arm_op_09900050, &&arm_op_09900060, &&arm_op_09900070, &&arm_op_09900080, &&arm_op_09900090, &&arm_op_099000A0, &&arm_op_099000B0, &&arm_op_099000C0, &&arm_op_099000D0, &&arm_op_099000E0, &&arm_op_099000F0, &&arm_op_09A00000, &&arm_op_09A00010, &&arm_op_09A00020, &&arm_op_09A00030, &&arm_op_09A00040, &&arm_op_09A00050, &&arm_op_09A00060, &&arm_op_09A00070, &&arm_op_09A00080, &&arm_op_09A00090, &&arm_op_09A000A0, &&arm_op_09A000B0, &&arm_op_09A000C0, &&arm_op_09A000D0, &&arm_op_09A000E0, &&arm_op_09A000F0, &&arm_op_09B00000, &&arm_op_09B00010, &&arm_op_09B00020, &&arm_op_09B00030, &&arm_op_09B00040, &&arm_op_09B00050, &&arm_op_09B00060, &&arm_op_09B00070, &&arm_op_09B00080, &&arm_op_09B00090, &&arm_op_09B000A0, &&arm_op_09B000B0, &&arm_op_09B000C0, &&arm_op_09B000D0, &&arm_op_09B000E0, &&arm_op_09B000F0, &&arm_op_09C00000, &&arm_op_09C00010, &&arm_op_09C00020, &&arm_op_09C00030, &&arm_op_09C00040, &&arm_op_09C00050, &&arm_op_09C00060, &&arm_op_09C00070, &&arm_op_09C00080, &&arm_op_09C00090, &&arm_op_09C000A0, &&arm_op_09C000B0, &&arm_op_09C000C0, &&arm_op_09C000D0, &&arm_op_09C000E0, &&arm_op_09C000F0, &&arm_op_09D00000, &&arm_op_09D00010, &&arm_op_09D00020, &&arm_op_09D00030, &&arm_op_09D00040, &&arm_op_09D00050, &&arm_op_09D00060, &&arm_op_09D00070, &&arm_op_09D00080, &&arm_op_09D00090, &&arm_op_09D000A0, &&arm_op_09D000B0, &&arm_op_09D000C0, &&arm_op_09D000D0, &&arm_op_09D000E0, &&arm_op_09D000F0, &&arm_op_09E00000, &&arm_op_09E00010, &&arm_op_09E00020, &&arm_op_09E00030, &&arm_op_09E00040, &&arm_op_09E00050, &&arm_op_09E00060, &&arm_op_09E00070, &&arm_op_09E00080, &&arm_op_09E00090, &&arm_op_09E000A0, &&arm_op_09E000B0, &&arm_op_09E000C0, &&arm_op_09E000D0, &&arm_op_09E000E0, &&arm_op_09E000F0, &&arm_op_09F00000, &&arm_op_09F00010, &&arm_op_09F00020, &&arm_op_09F00030, &&arm_op_09F00040, &&arm_op_09F00050, &&arm_op_09F00060, &&arm_op_09F00070, &&arm_op_09F00080, &&arm_op_09F00090, &&arm_op_09F000A0, &&arm_op_09F000B0, &&arm_op_09F000C0, &&arm_op_09F000D0, &&arm_op_09F000E0, &&arm_op_09F000F0, &&arm_op_0A000000, &&arm_op_0A000010, &&arm_op_0A000020, &&arm_op_0A000030, &&arm_op_0A000040, &&arm_op_0A000050, &&arm_op_0A000060, &&arm_op_0A000070, &&arm_op_0A000080, &&arm_op_0A000090, &&arm_op_0A0000A0, &&arm_op_0A0000B0, &&arm_op_0A0000C0, &&arm_op_0A0000D0, &&arm_op_0A0000E0, &&arm_op_0A0000F0, &&arm_op_0A100000, &&arm_op_0A100010, &&arm_op_0A100020, &&arm_op_0A100030, &&arm_op_0A100040, &&arm_op_0A100050, &&arm_op_0A100060, &&arm_op_0A100070, &&arm_op_0A100080, &&arm_op_0A100090, &&arm_op_0A1000A0, &&arm_op_0A1000B0, &&arm_op_0A1000C0, &&arm_op_0A1000D0, &&arm_op_0A1000E0, &&arm_op_0A1000F0, &&arm_op_0A200000, &&arm_op_0A200010, &&arm_op_0A200020, &&arm_op_0A200030, &&arm_op_0A200040, &&arm_op_0A200050, &&arm_op_0A200060, &&arm_op_0A200070, &&arm_op_0A200080, &&arm_op_0A200090, &&arm_op_0A2000A0, &&arm_op_0A2000B0, &&arm_op_0A2000C0, &&arm_op_0A2000D0, &&arm_op_0A2000E0, &&arm_op_0A2000F0, &&arm_op_0A300000, &&arm_op_0A300010, &&arm_op_0A300020, &&arm_op_0A300030, &&arm_op_0A300040, &&arm_op_0A300050, &&arm_op_0A300060, &&arm_op_0A300070, &&arm_op_0A300080, &&arm_op_0A300090, &&arm_op_0A3000A0, &&arm_op_0A3000B0, &&arm_op_0A3000C0, &&arm_op_0A3000D0, &&arm_op_0A3000E0, &&arm_op_0A3000F0, &&arm_op_0A400000, &&arm_op_0A400010, &&arm_op_0A400020, &&arm_op_0A400030, &&arm_op_0A400040, &&arm_op_0A400050, &&arm_op_0A400060, &&arm_op_0A400070, &&arm_op_0A400080, &&arm_op_0A400090, &&arm_op_0A4000A0, &&arm_op_0A4000B0, &&arm_op_0A4000C0, &&arm_op_0A4000D0, &&arm_op_0A4000E0, &&arm_op_0A4000F0, &&arm_op_0A500000, &&arm_op_0A500010, &&arm_op_0A500020, &&arm_op_0A500030, &&arm_op_0A500040, &&arm_op_0A500050, &&arm_op_0A500060, &&arm_op_0A500070, &&arm_op_0A500080, &&arm_op_0A500090, &&arm_op_0A5000A0, &&arm_op_0A5000B0, &&arm_op_0A5000C0, &&arm_op_0A5000D0, &&arm_op_0A5000E0, &&arm_op_0A5000F0, &&arm_op_0A600000, &&arm_op_0A600010, &&arm_op_0A600020, &&arm_op_0A600030, &&arm_op_0A600040, &&arm_op_0A600050, &&arm_op_0A600060, &&arm_op_0A600070, &&arm_op_0A600080, &&arm_op_0A600090, &&arm_op_0A6000A0, &&arm_op_0A6000B0, &&arm_op_0A6000C0, &&arm_op_0A6000D0, &&arm_op_0A6000E0, &&arm_op_0A6000F0, &&arm_op_0A700000, &&arm_op_0A700010, &&arm_op_0A700020, &&arm_op_0A700030, &&arm_op_0A700040, &&arm_op_0A700050, &&arm_op_0A700060, &&arm_op_0A700070, &&arm_op_0A700080, &&arm_op_0A700090, &&arm_op_0A7000A0, &&arm_op_0A7000B0, &&arm_op_0A7000C0, &&arm_op_0A7000D0, &&arm_op_0A7000E0, &&arm_op_0A7000F0, &&arm_op_0A800000, &&arm_op_0A800010, &&arm_op_0A800020, &&arm_op_0A800030, &&arm_op_0A800040, &&arm_op_0A800050, &&arm_op_0A800060, &&arm_op_0A800070, &&arm_op_0A800080, &&arm_op_0A800090, &&arm_op_0A8000A0, &&arm_op_0A8000B0, &&arm_op_0A8000C0, &&arm_op_0A8000D0, &&arm_op_0A8000E0, &&arm_op_0A8000F0, &&arm_op_0A900000, &&arm_op_0A900010, &&arm_op_0A900020, &&arm_op_0A900030, &&arm_op_0A900040, &&arm_op_0A900050, &&arm_op_0A900060, &&arm_op_0A900070, &&arm_op_0A900080, &&arm_op_0A900090, &&arm_op_0A9000A0, &&arm_op_0A9000B0, &&arm_op_0A9000C0, &&arm_op_0A9000D0, &&arm_op_0A9000E0, &&arm_op_0A9000F0, &&arm_op_0AA00000, &&arm_op_0AA00010, &&arm_op_0AA00020, &&arm_op_0AA00030, &&arm_op_0AA00040, &&arm_op_0AA00050, &&arm_op_0AA00060, &&arm_op_0AA00070, &&arm_op_0AA00080, &&arm_op_0AA00090, &&arm_op_0AA000A0, &&arm_op_0AA000B0, &&arm_op_0AA000C0, &&arm_op_0AA000D0, &&arm_op_0AA000E0, &&arm_op_0AA000F0, &&arm_op_0AB00000, &&arm_op_0AB00010, &&arm_op_0AB00020, &&arm_op_0AB00030, &&arm_op_0AB00040, &&arm_op_0AB00050, &&arm_op_0AB00060, &&arm_op_0AB00070, &&arm_op_0AB00080, &&arm_op_0AB00090, &&arm_op_0AB000A0, &&arm_op_0AB000B0, &&arm_op_0AB000C0, &&arm_op_0AB000D0, &&arm_op_0AB000E0, &&arm_op_0AB000F0, &&arm_op_0AC00000, &&arm_op_0AC00010, &&arm_op_0AC00020, &&arm_op_0AC00030, &&arm_op_0AC00040, &&arm_op_0AC00050, &&arm_op_0AC00060, &&arm_op_0AC00070, &&arm_op_0AC00080, &&arm_op_0AC00090, &&arm_op_0AC000A0, &&arm_op_0AC000B0, &&arm_op_0AC000C0, &&arm_op_0AC000D0, &&arm_op_0AC000E0, &&arm_op_0AC000F0, &&arm_op_0AD00000, &&arm_op_0AD00010, &&arm_op_0AD00020, &&arm_op_0AD00030, &&arm_op_0AD00040, &&arm_op_0AD00050, &&arm_op_0AD00060, &&arm_op_0AD00070, &&arm_op_0AD00080, &&arm_op_0AD00090, &&arm_op_0AD000A0, &&arm_op_0AD000B0, &&arm_op_0AD000C0, &&arm_op_0AD000D0, &&arm_op_0AD000E0, &&arm_op_0AD000F0, &&arm_op_0AE00000, &&arm_op_0AE00010, &&arm_op_0AE00020, &&arm_op_0AE00030, &&arm_op_0AE00040, &&arm_op_0AE00050, &&arm_op_0AE00060, &&arm_op_0AE00070, &&arm_op_0AE00080, &&arm_op_0AE00090, &&arm_op_0AE000A0, &&arm_op_0AE000B0, &&arm_op_0AE000C0, &&arm_op_0AE000D0, &&arm_op_0AE000E0, &&arm_op_0AE000F0, &&arm_op_0AF00000, &&arm_op_0AF00010, &&arm_op_0AF00020, &&arm_op_0AF00030, &&arm_op_0AF00040, &&arm_op_0AF00050, &&arm_op_0AF00060, &&arm_op_0AF00070, &&arm_op_0AF00080, &&arm_op_0AF00090, &&arm_op_0AF000A0, &&arm_op_0AF000B0, &&arm_op_0AF000C0, &&arm_op_0AF000D0, &&arm_op_0AF000E0, &&arm_op_0AF000F0, &&arm_op_0B000000, &&arm_op_0B000010, &&arm_op_0B000020, &&arm_op_0B000030, &&arm_op_0B000040, &&arm_op_0B000050, &&arm_op_0B000060, &&arm_op_0B000070, &&arm_op_0B000080, &&arm_op_0B000090, &&arm_op_0B0000A0, &&arm_op_0B0000B0, &&arm_op_0B0000C0, &&arm_op_0B0000D0, &&arm_op_0B0000E0, &&arm_op_0B0000F0, &&arm_op_0B100000, &&arm_op_0B100010, &&arm_op_0B100020, &&arm_op_0B100030, &&arm_op_0B100040, &&arm_op_0B100050, &&arm_op_0B100060, &&arm_op_0B100070, &&arm_op_0B100080, &&arm_op_0B100090, &&arm_op_0B1000A0, &&arm_op_0B1000B0, &&arm_op_0B1000C0, &&arm_op_0B1000D0, &&arm_op_0B1000E0, &&arm_op_0B1000F0, &&arm_op_0B200000, &&arm_op_0B200010, &&arm_op_0B200020, &&arm_op_0B200030, &&arm_op_0B200040, &&arm_op_0B200050, &&arm_op_0B200060, &&arm_op_0B200070, &&arm_op_0B200080, &&arm_op_0B200090, &&arm_op_0B2000A0, &&arm_op_0B2000B0, &&arm_op_0B2000C0, &&arm_op_0B2000D0, &&arm_op_0B2000E0, &&arm_op_0B2000F0, &&arm_op_0B300000, &&arm_op_0B300010, &&arm_op_0B300020, &&arm_op_0B300030, &&arm_op_0B300040, &&arm_op_0B300050, &&arm_op_0B300060, &&arm_op_0B300070, &&arm_op_0B300080, &&arm_op_0B300090, &&arm_op_0B3000A0, &&arm_op_0B3000B0, &&arm_op_0B3000C0, &&arm_op_0B3000D0, &&arm_op_0B3000E0, &&arm_op_0B3000F0, &&arm_op_0B400000, &&arm_op_0B400010, &&arm_op_0B400020, &&arm_op_0B400030, &&arm_op_0B400040, &&arm_op_0B400050, &&arm_op_0B400060, &&arm_op_0B400070, &&arm_op_0B400080, &&arm_op_0B400090, &&arm_op_0B4000A0, &&arm_op_0B4000B0, &&arm_op_0B4000C0, &&arm_op_0B4000D0, &&arm_op_0B4000E0, &&arm_op_0B4000F0, &&arm_op_0B500000, &&arm_op_0B500010, &&arm_op_0B500020, &&arm_op_0B500030, &&arm_op_0B500040, &&arm_op_0B500050, &&arm_op_0B500060, &&arm_op_0B500070, &&arm_op_0B500080, &&arm_op_0B500090, &&arm_op_0B5000A0, &&arm_op_0B5000B0, &&arm_op_0B5000C0, &&arm_op_0B5000D0, &&arm_op_0B5000E0, &&arm_op_0B5000F0, &&arm_op_0B600000, &&arm_op_0B600010, &&arm_op_0B600020, &&arm_op_0B600030, &&arm_op_0B600040, &&arm_op_0B600050, &&arm_op_0B600060, &&arm_op_0B600070, &&arm_op_0B600080, &&arm_op_0B600090, &&arm_op_0B6000A0, &&arm_op_0B6000B0, &&arm_op_0B6000C0, &&arm_op_0B6000D0, &&arm_op_0B6000E0, &&arm_op_0B6000F0, &&arm_op_0B700000, &&arm_op_0B700010, &&arm_op_0B700020, &&arm_op_0B700030, &&arm_op_0B700040, &&arm_op_0B700050, &&arm_op_0B700060, &&arm_op_0B700070, &&arm_op_0B700080, &&arm_op_0B700090, &&arm_op_0B7000A0, &&arm_op_0B7000B0, &&arm_op_0B7000C0, &&arm_op_0B7000D0, &&arm_op_0B7000E0, &&arm_op_0B7000F0, &&arm_op_0B800000, &&arm_op_0B800010, &&arm_op_0B800020, &&arm_op_0B800030, &&arm_op_0B800040, &&arm_op_0B800050, &&arm_op_0B800060, &&arm_op_0B800070, &&arm_op_0B800080, &&arm_op_0B800090, &&arm_op_0B8000A0, &&arm_op_0B8000B0, &&arm_op_0B8000C0, &&arm_op_0B8000D0, &&arm_op_0B8000E0, &&arm_op_0B8000F0, &&arm_op_0B900000, &&arm_op_0B900010, &&arm_op_0B900020, &&arm_op_0B900030, &&arm_op_0B900040, &&arm_op_0B900050, &&arm_op_0B900060, &&arm_op_0B900070, &&arm_op_0B900080, &&arm_op_0B900090, &&arm_op_0B9000A0, &&arm_op_0B9000B0, &&arm_op_0B9000C0, &&arm_op_0B9000D0, &&arm_op_0B9000E0, &&arm_op_0B9000F0, &&arm_op_0BA00000, &&arm_op_0BA00010, &&arm_op_0BA00020, &&arm_op_0BA00030, &&arm_op_0BA00040, &&arm_op_0BA00050, &&arm_op_0BA00060, &&arm_op_0BA00070, &&arm_op_0BA00080, &&arm_op_0BA00090, &&arm_op_0BA000A0, &&arm_op_0BA000B0, &&arm_op_0BA000C0, &&arm_op_0BA000D0, &&arm_op_0BA000E0, &&arm_op_0BA000F0, &&arm_op_0BB00000, &&arm_op_0BB00010, &&arm_op_0BB00020, &&arm_op_0BB00030, &&arm_op_0BB00040, &&arm_op_0BB00050, &&arm_op_0BB00060, &&arm_op_0BB00070, &&arm_op_0BB00080, &&arm_op_0BB00090, &&arm_op_0BB000A0, &&arm_op_0BB000B0, &&arm_op_0BB000C0, &&arm_op_0BB000D0, &&arm_op_0BB000E0, &&arm_op_0BB000F0, &&arm_op_0BC00000, &&arm_op_0BC00010, &&arm_op_0BC00020, &&arm_op_0BC00030, &&arm_op_0BC00040, &&arm_op_0BC00050, &&arm_op_0BC00060, &&arm_op_0BC00070, &&arm_op_0BC00080, &&arm_op_0BC00090, &&arm_op_0BC000A0, &&arm_op_0BC000B0, &&arm_op_0BC000C0, &&arm_op_0BC000D0, &&arm_op_0BC000E0, &&arm_op_0BC000F0, &&arm_op_0BD00000, &&arm_op_0BD00010, &&arm_op_0BD00020, &&arm_op_0BD00030, &&arm_op_0BD00040, &&arm_op_0BD00050, &&arm_op_0BD00060, &&arm_op_0BD00070, &&arm_op_0BD00080, &&arm_op_0BD00090, &&arm_op_0BD000A0, &&arm_op_0BD000B0, &&arm_op_0BD000C0, &&arm_op_0BD000D0, &&arm_op_0BD000E0, &&arm_op_0BD000F0, &&arm_op_0BE00000, &&arm_op_0BE00010, &&arm_op_0BE00020, &&arm_op_0BE00030, &&arm_op_0BE00040, &&arm_op_0BE00050, &&arm_op_0BE00060, &&arm_op_0BE00070, &&arm_op_0BE00080, &&arm_op_0BE00090, &&arm_op_0BE000A0, &&arm_op_0BE000B0, &&arm_op_0BE000C0, &&arm_op_0BE000D0, &&arm_op_0BE000E0, &&arm_op_0BE000F0, &&arm_op_0BF00000, &&arm_op_0BF00010, &&arm_op_0BF00020, &&arm_op_0BF00030, &&arm_op_0BF00040, &&arm_op_0BF00050, &&arm_op_0BF00060, &&arm_op_0BF00070, &&arm_op_0BF00080, &&arm_op_0BF00090, &&arm_op_0BF000A0, &&arm_op_0BF000B0, &&arm_op_0BF000C0, &&arm_op_0BF000D0, &&arm_op_0BF000E0, &&arm_op_0BF000F0, &&arm_op_0C000000, &&arm_op_0C000010, &&arm_op_0C000020, &&arm_op_0C000030, &&arm_op_0C000040, &&arm_op_0C000050, &&arm_op_0C000060, &&arm_op_0C000070, &&arm_op_0C000080, &&arm_op_0C000090, &&arm_op_0C0000A0, &&arm_op_0C0000B0, &&arm_op_0C0000C0, &&arm_op_0C0000D0, &&arm_op_0C0000E0, &&arm_op_0C0000F0, &&arm_op_0C100000, &&arm_op_0C100010, &&arm_op_0C100020, &&arm_op_0C100030, &&arm_op_0C100040, &&arm_op_0C100050, &&arm_op_0C100060, &&arm_op_0C100070, &&arm_op_0C100080, &&arm_op_0C100090, &&arm_op_0C1000A0, &&arm_op_0C1000B0, &&arm_op_0C1000C0, &&arm_op_0C1000D0, &&arm_op_0C1000E0, &&arm_op_0C1000F0, &&arm_op_0C200000, &&arm_op_0C200010, &&arm_op_0C200020, &&arm_op_0C200030, &&arm_op_0C200040, &&arm_op_0C200050, &&arm_op_0C200060, &&arm_op_0C200070, &&arm_op_0C200080, &&arm_op_0C200090, &&arm_op_0C2000A0, &&arm_op_0C2000B0, &&arm_op_0C2000C0, &&arm_op_0C2000D0, &&arm_op_0C2000E0, &&arm_op_0C2000F0, &&arm_op_0C300000, &&arm_op_0C300010, &&arm_op_0C300020, &&arm_op_0C300030, &&arm_op_0C300040, &&arm_op_0C300050, &&arm_op_0C300060, &&arm_op_0C300070, &&arm_op_0C300080, &&arm_op_0C300090, &&arm_op_0C3000A0, &&arm_op_0C3000B0, &&arm_op_0C3000C0, &&arm_op_0C3000D0, &&arm_op_0C3000E0, &&arm_op_0C3000F0, &&arm_op_0C400000, &&arm_op_0C400010, &&arm_op_0C400020, &&arm_op_0C400030, &&arm_op_0C400040, &&arm_op_0C400050, &&arm_op_0C400060, &&arm_op_0C400070, &&arm_op_0C400080, &&arm_op_0C400090, &&arm_op_0C4000A0, &&arm_op_0C4000B0, &&arm_op_0C4000C0, &&arm_op_0C4000D0, &&arm_op_0C4000E0, &&arm_op_0C4000F0, &&arm_op_0C500000, &&arm_op_0C500010, &&arm_op_0C500020, &&arm_op_0C500030, &&arm_op_0C500040, &&arm_op_0C500050, &&arm_op_0C500060, &&arm_op_0C500070, &&arm_op_0C500080, &&arm_op_0C500090, &&arm_op_0C5000A0, &&arm_op_0C5000B0, &&arm_op_0C5000C0, &&arm_op_0C5000D0, &&arm_op_0C5000E0, &&arm_op_0C5000F0, &&arm_op_0C600000, &&arm_op_0C600010, &&arm_op_0C600020, &&arm_op_0C600030, &&arm_op_0C600040, &&arm_op_0C600050, &&arm_op_0C600060, &&arm_op_0C600070, &&arm_op_0C600080, &&arm_op_0C600090, &&arm_op_0C6000A0, &&arm_op_0C6000B0, &&arm_op_0C6000C0, &&arm_op_0C6000D0, &&arm_op_0C6000E0, &&arm_op_0C6000F0, &&arm_op_0C700000, &&arm_op_0C700010, &&arm_op_0C700020, &&arm_op_0C700030, &&arm_op_0C700040, &&arm_op_0C700050, &&arm_op_0C700060, &&arm_op_0C700070, &&arm_op_0C700080, &&arm_op_0C700090, &&arm_op_0C7000A0, &&arm_op_0C7000B0, &&arm_op_0C7000C0, &&arm_op_0C7000D0, &&arm_op_0C7000E0, &&arm_op_0C7000F0, &&arm_op_0C800000, &&arm_op_0C800010, &&arm_op_0C800020, &&arm_op_0C800030, &&arm_op_0C800040, &&arm_op_0C800050, &&arm_op_0C800060, &&arm_op_0C800070, &&arm_op_0C800080, &&arm_op_0C800090, &&arm_op_0C8000A0, &&arm_op_0C8000B0, &&arm_op_0C8000C0, &&arm_op_0C8000D0, &&arm_op_0C8000E0, &&arm_op_0C8000F0, &&arm_op_0C900000, &&arm_op_0C900010, &&arm_op_0C900020, &&arm_op_0C900030, &&arm_op_0C900040, &&arm_op_0C900050, &&arm_op_0C900060, &&arm_op_0C900070, &&arm_op_0C900080, &&arm_op_0C900090, &&arm_op_0C9000A0, &&arm_op_0C9000B0, &&arm_op_0C9000C0, &&arm_op_0C9000D0, &&arm_op_0C9000E0, &&arm_op_0C9000F0, &&arm_op_0CA00000, &&arm_op_0CA00010, &&arm_op_0CA00020, &&arm_op_0CA00030, &&arm_op_0CA00040, &&arm_op_0CA00050, &&arm_op_0CA00060, &&arm_op_0CA00070, &&arm_op_0CA00080, &&arm_op_0CA00090, &&arm_op_0CA000A0, &&arm_op_0CA000B0, &&arm_op_0CA000C0, &&arm_op_0CA000D0, &&arm_op_0CA000E0, &&arm_op_0CA000F0, &&arm_op_0CB00000, &&arm_op_0CB00010, &&arm_op_0CB00020, &&arm_op_0CB00030, &&arm_op_0CB00040, &&arm_op_0CB00050, &&arm_op_0CB00060, &&arm_op_0CB00070, &&arm_op_0CB00080, &&arm_op_0CB00090, &&arm_op_0CB000A0, &&arm_op_0CB000B0, &&arm_op_0CB000C0, &&arm_op_0CB000D0, &&arm_op_0CB000E0, &&arm_op_0CB000F0, &&arm_op_0CC00000, &&arm_op_0CC00010, &&arm_op_0CC00020, &&arm_op_0CC00030, &&arm_op_0CC00040, &&arm_op_0CC00050, &&arm_op_0CC00060, &&arm_op_0CC00070, &&arm_op_0CC00080, &&arm_op_0CC00090, &&arm_op_0CC000A0, &&arm_op_0CC000B0, &&arm_op_0CC000C0, &&arm_op_0CC000D0, &&arm_op_0CC000E0, &&arm_op_0CC000F0, &&arm_op_0CD00000, &&arm_op_0CD00010, &&arm_op_0CD00020, &&arm_op_0CD00030, &&arm_op_0CD00040, &&arm_op_0CD00050, &&arm_op_0CD00060, &&arm_op_0CD00070, &&arm_op_0CD00080, &&arm_op_0CD00090, &&arm_op_0CD000A0, &&arm_op_0CD000B0, &&arm_op_0CD000C0, &&arm_op_0CD000D0, &&arm_op_0CD000E0, &&arm_op_0CD000F0, &&arm_op_0CE00000, &&arm_op_0CE00010, &&arm_op_0CE00020, &&arm_op_0CE00030, &&arm_op_0CE00040, &&arm_op_0CE00050, &&arm_op_0CE00060, &&arm_op_0CE00070, &&arm_op_0CE00080, &&arm_op_0CE00090, &&arm_op_0CE000A0, &&arm_op_0CE000B0, &&arm_op_0CE000C0, &&arm_op_0CE000D0, &&arm_op_0CE000E0, &&arm_op_0CE000F0, &&arm_op_0CF00000, &&arm_op_0CF00010, &&arm_op_0CF00020, &&arm_op_0CF00030, &&arm_op_0CF00040, &&arm_op_0CF00050, &&arm_op_0CF00060, &&arm_op_0CF00070, &&arm_op_0CF00080, &&arm_op_0CF00090, &&arm_op_0CF000A0, &&arm_op_0CF000B0, &&arm_op_0CF000C0, &&arm_op_0CF000D0, &&arm_op_0CF000E0, &&arm_op_0CF000F0, &&arm_op_0D000000, &&arm_op_0D000010, &&arm_op_0D000020, &&arm_op_0D000030, &&arm_op_0D000040, &&arm_op_0D000050, &&arm_op_0D000060, &&arm_op_0D000070, &&arm_op_0D000080, &&arm_op_0D000090, &&arm_op_0D0000A0, &&arm_op_0D0000B0, &&arm_op_0D0000C0, &&arm_op_0D0000D0, &&arm_op_0D0000E0, &&arm_op_0D0000F0, &&arm_op_0D100000, &&arm_op_0D100010, &&arm_op_0D100020, &&arm_op_0D100030, &&arm_op_0D100040, &&arm_op_0D100050, &&arm_op_0D100060, &&arm_op_0D100070, &&arm_op_0D100080, &&arm_op_0D100090, &&arm_op_0D1000A0, &&arm_op_0D1000B0, &&arm_op_0D1000C0, &&arm_op_0D1000D0, &&arm_op_0D1000E0, &&arm_op_0D1000F0, &&arm_op_0D200000, &&arm_op_0D200010, &&arm_op_0D200020, &&arm_op_0D200030, &&arm_op_0D200040, &&arm_op_0D200050, &&arm_op_0D200060, &&arm_op_0D200070, &&arm_op_0D200080, &&arm_op_0D200090, &&arm_op_0D2000A0, &&arm_op_0D2000B0, &&arm_op_0D2000C0, &&arm_op_0D2000D0, &&arm_op_0D2000E0, &&arm_op_0D2000F0, &&arm_op_0D300000, &&arm_op_0D300010, &&arm_op_0D300020, &&arm_op_0D300030, &&arm_op_0D300040, &&arm_op_0D300050, &&arm_op_0D300060, &&arm_op_0D300070, &&arm_op_0D300080, &&arm_op_0D300090, &&arm_op_0D3000A0, &&arm_op_0D3000B0, &&arm_op_0D3000C0, &&arm_op_0D3000D0, &&arm_op_0D3000E0, &&arm_op_0D3000F0, &&arm_op_0D400000, &&arm_op_0D400010, &&arm_op_0D400020, &&arm_op_0D400030, &&arm_op_0D400040, &&arm_op_0D400050, &&arm_op_0D400060, &&arm_op_0D400070, &&arm_op_0D400080, &&arm_op_0D400090, &&arm_op_0D4000A0, &&arm_op_0D4000B0, &&arm_op_0D4000C0, &&arm_op_0D4000D0, &&arm_op_0D4000E0, &&arm_op_0D4000F0, &&arm_op_0D500000, &&arm_op_0D500010, &&arm_op_0D500020, &&arm_op_0D500030, &&arm_op_0D500040, &&arm_op_0D500050, &&arm_op_0D500060, &&arm_op_0D500070, &&arm_op_0D500080, &&arm_op_0D500090, &&arm_op_0D5000A0, &&arm_op_0D5000B0, &&arm_op_0D5000C0, &&arm_op_0D5000D0, &&arm_op_0D5000E0, &&arm_op_0D5000F0, &&arm_op_0D600000, &&arm_op_0D600010, &&arm_op_0D600020, &&arm_op_0D600030, &&arm_op_0D600040, &&arm_op_0D600050, &&arm_op_0D600060, &&arm_op_0D600070, &&arm_op_0D600080, &&arm_op_0D600090, &&arm_op_0D6000A0, &&arm_op_0D6000B0, &&arm_op_0D6000C0, &&arm_op_0D6000D0, &&arm_op_0D6000E0, &&arm_op_0D6000F0, &&arm_op_0D700000, &&arm_op_0D700010, &&arm_op_0D700020, &&arm_op_0D700030, &&arm_op_0D700040, &&arm_op_0D700050, &&arm_op_0D700060, &&arm_op_0D700070, &&arm_op_0D700080, &&arm_op_0D700090, &&arm_op_0D7000A0, &&arm_op_0D7000B0, &&arm_op_0D7000C0, &&arm_op_0D7000D0, &&arm_op_0D7000E0, &&arm_op_0D7000F0, &&arm_op_0D800000, &&arm_op_0D800010, &&arm_op_0D800020, &&arm_op_0D800030, &&arm_op_0D800040, &&arm_op_0D800050, &&arm_op_0D800060, &&arm_op_0D800070, &&arm_op_0D800080, &&arm_op_0D800090, &&arm_op_0D8000A0, &&arm_op_0D8000B0, &&arm_op_0D8000C0, &&arm_op_0D8000D0, &&arm_op_0D8000E0, &&arm_op_0D8000F0, &&arm_op_0D900000, &&arm_op_0D900010, &&arm_op_0D900020, &&arm_op_0D900030, &&arm_op_0D900040, &&arm_op_0D900050, &&arm_op_0D900060, &&arm_op_0D900070, &&arm_op_0D900080, &&arm_op_0D900090, &&arm_op_0D9000A0, &&arm_op_0D9000B0, &&arm_op_0D9000C0, &&arm_op_0D9000D0, &&arm_op_0D9000E0, &&arm_op_0D9000F0, &&arm_op_0DA00000, &&arm_op_0DA00010, &&arm_op_0DA00020, &&arm_op_0DA00030, &&arm_op_0DA00040, &&arm_op_0DA00050, &&arm_op_0DA00060, &&arm_op_0DA00070, &&arm_op_0DA00080, &&arm_op_0DA00090, &&arm_op_0DA000A0, &&arm_op_0DA000B0, &&arm_op_0DA000C0, &&arm_op_0DA000D0, &&arm_op_0DA000E0, &&arm_op_0DA000F0, &&arm_op_0DB00000, &&arm_op_0DB00010, &&arm_op_0DB00020, &&arm_op_0DB00030, &&arm_op_0DB00040, &&arm_op_0DB00050, &&arm_op_0DB00060, &&arm_op_0DB00070, &&arm_op_0DB00080, &&arm_op_0DB00090, &&arm_op_0DB000A0, &&arm_op_0DB000B0, &&arm_op_0DB000C0, &&arm_op_0DB000D0, &&arm_op_0DB000E0, &&arm_op_0DB000F0, &&arm_op_0DC00000, &&arm_op_0DC00010, &&arm_op_0DC00020, &&arm_op_0DC00030, &&arm_op_0DC00040, &&arm_op_0DC00050, &&arm_op_0DC00060, &&arm_op_0DC00070, &&arm_op_0DC00080, &&arm_op_0DC00090, &&arm_op_0DC000A0, &&arm_op_0DC000B0, &&arm_op_0DC000C0, &&arm_op_0DC000D0, &&arm_op_0DC000E0, &&arm_op_0DC000F0, &&arm_op_0DD00000, &&arm_op_0DD00010, &&arm_op_0DD00020, &&arm_op_0DD00030, &&arm_op_0DD00040, &&arm_op_0DD00050, &&arm_op_0DD00060, &&arm_op_0DD00070, &&arm_op_0DD00080, &&arm_op_0DD00090, &&arm_op_0DD000A0, &&arm_op_0DD000B0, &&arm_op_0DD000C0, &&arm_op_0DD000D0, &&arm_op_0DD000E0, &&arm_op_0DD000F0, &&arm_op_0DE00000, &&arm_op_0DE00010, &&arm_op_0DE00020, &&arm_op_0DE00030, &&arm_op_0DE00040, &&arm_op_0DE00050, &&arm_op_0DE00060, &&arm_op_0DE00070, &&arm_op_0DE00080, &&arm_op_0DE00090, &&arm_op_0DE000A0, &&arm_op_0DE000B0, &&arm_op_0DE000C0, &&arm_op_0DE000D0, &&arm_op_0DE000E0, &&arm_op_0DE000F0, &&arm_op_0DF00000, &&arm_op_0DF00010, &&arm_op_0DF00020, &&arm_op_0DF00030, &&arm_op_0DF00040, &&arm_op_0DF00050, &&arm_op_0DF00060, &&arm_op_0DF00070, &&arm_op_0DF00080, &&arm_op_0DF00090, &&arm_op_0DF000A0, &&arm_op_0DF000B0, &&arm_op_0DF000C0, &&arm_op_0DF000D0, &&arm_op_0DF000E0, &&arm_op_0DF000F0, &&arm_op_0E000000, &&arm_op_0E000010, &&arm_op_0E000020, &&arm_op_0E000030, &&arm_op_0E000040, &&arm_op_0E000050, &&arm_op_0E000060, &&arm_op_0E000070, &&arm_op_0E000080, &&arm_op_0E000090, &&arm_op_0E0000A0, &&arm_op_0E0000B0, &&arm_op_0E0000C0, &&arm_op_0E0000D0, &&arm_op_0E0000E0, &&arm_op_0E0000F0, &&arm_op_0E100000, &&arm_op_0E100010, &&arm_op_0E100020, &&arm_op_0E100030, &&arm_op_0E100040, &&arm_op_0E100050, &&arm_op_0E100060, &&arm_op_0E100070, &&arm_op_0E100080, &&arm_op_0E100090, &&arm_op_0E1000A0, &&arm_op_0E1000B0, &&arm_op_0E1000C0, &&arm_op_0E1000D0, &&arm_op_0E1000E0, &&arm_op_0E1000F0, &&arm_op_0E200000, &&arm_op_0E200010, &&arm_op_0E200020, &&arm_op_0E200030, &&arm_op_0E200040, &&arm_op_0E200050, &&arm_op_0E200060, &&arm_op_0E200070, &&arm_op_0E200080, &&arm_op_0E200090, &&arm_op_0E2000A0, &&arm_op_0E2000B0, &&arm_op_0E2000C0, &&arm_op_0E2000D0, &&arm_op_0E2000E0, &&arm_op_0E2000F0, &&arm_op_0E300000, &&arm_op_0E300010, &&arm_op_0E300020, &&arm_op_0E300030, &&arm_op_0E300040, &&arm_op_0E300050, &&arm_op_0E300060, &&arm_op_0E300070, &&arm_op_0E300080, &&arm_op_0E300090, &&arm_op_0E3000A0, &&arm_op_0E3000B0, &&arm_op_0E3000C0, &&arm_op_0E3000D0, &&arm_op_0E3000E0, &&arm_op_0E3000F0, &&arm_op_0E400000, &&arm_op_0E400010, &&arm_op_0E400020, &&arm_op_0E400030, &&arm_op_0E400040, &&arm_op_0E400050, &&arm_op_0E400060, &&arm_op_0E400070, &&arm_op_0E400080, &&arm_op_0E400090, &&arm_op_0E4000A0, &&arm_op_0E4000B0, &&arm_op_0E4000C0, &&arm_op_0E4000D0, &&arm_op_0E4000E0, &&arm_op_0E4000F0, &&arm_op_0E500000, &&arm_op_0E500010, &&arm_op_0E500020, &&arm_op_0E500030, &&arm_op_0E500040, &&arm_op_0E500050, &&arm_op_0E500060, &&arm_op_0E500070, &&arm_op_0E500080, &&arm_op_0E500090, &&arm_op_0E5000A0, &&arm_op_0E5000B0, &&arm_op_0E5000C0, &&arm_op_0E5000D0, &&arm_op_0E5000E0, &&arm_op_0E5000F0, &&arm_op_0E600000, &&arm_op_0E600010, &&arm_op_0E600020, &&arm_op_0E600030, &&arm_op_0E600040, &&arm_op_0E600050, &&arm_op_0E600060, &&arm_op_0E600070, &&arm_op_0E600080, &&arm_op_0E600090, &&arm_op_0E6000A0, &&arm_op_0E6000B0, &&arm_op_0E6000C0, &&arm_op_0E6000D0, &&arm_op_0E6000E0, &&arm_op_0E6000F0, &&arm_op_0E700000, &&arm_op_0E700010, &&arm_op_0E700020, &&arm_op_0E700030, &&arm_op_0E700040, &&arm_op_0E700050, &&arm_op_0E700060, &&arm_op_0E700070, &&arm_op_0E700080, &&arm_op_0E700090, &&arm_op_0E7000A0, &&arm_op_0E7000B0, &&arm_op_0E7000C0, &&arm_op_0E7000D0, &&arm_op_0E7000E0, &&arm_op_0E7000F0, &&arm_op_0E800000, &&arm_op_0E800010, &&arm_op_0E800020, &&arm_op_0E800030, &&arm_op_0E800040, &&arm_op_0E800050, &&arm_op_0E800060, &&arm_op_0E800070, &&arm_op_0E800080, &&arm_op_0E800090, &&arm_op_0E8000A0, &&arm_op_0E8000B0, &&arm_op_0E8000C0, &&arm_op_0E8000D0, &&arm_op_0E8000E0, &&arm_op_0E8000F0, &&arm_op_0E900000, &&arm_op_0E900010, &&arm_op_0E900020, &&arm_op_0E900030, &&arm_op_0E900040, &&arm_op_0E900050, &&arm_op_0E900060, &&arm_op_0E900070, &&arm_op_0E900080, &&arm_op_0E900090, &&arm_op_0E9000A0, &&arm_op_0E9000B0, &&arm_op_0E9000C0, &&arm_op_0E9000D0, &&arm_op_0E9000E0, &&arm_op_0E9000F0, &&arm_op_0EA00000, &&arm_op_0EA00010, &&arm_op_0EA00020, &&arm_op_0EA00030, &&arm_op_0EA00040, &&arm_op_0EA00050, &&arm_op_0EA00060, &&arm_op_0EA00070, &&arm_op_0EA00080, &&arm_op_0EA00090, &&arm_op_0EA000A0, &&arm_op_0EA000B0, &&arm_op_0EA000C0, &&arm_op_0EA000D0, &&arm_op_0EA000E0, &&arm_op_0EA000F0, &&arm_op_0EB00000, &&arm_op_0EB00010, &&arm_op_0EB00020, &&arm_op_0EB00030, &&arm_op_0EB00040, &&arm_op_0EB00050, &&arm_op_0EB00060, &&arm_op_0EB00070, &&arm_op_0EB00080, &&arm_op_0EB00090, &&arm_op_0EB000A0, &&arm_op_0EB000B0, &&arm_op_0EB000C0, &&arm_op_0EB000D0, &&arm_op_0EB000E0, &&arm_op_0EB000F0, &&arm_op_0EC00000, &&arm_op_0EC00010, &&arm_op_0EC00020, &&arm_op_0EC00030, &&arm_op_0EC00040, &&arm_op_0EC00050, &&arm_op_0EC00060, &&arm_op_0EC00070, &&arm_op_0EC00080, &&arm_op_0EC00090, &&arm_op_0EC000A0, &&arm_op_0EC000B0, &&arm_op_0EC000C0, &&arm_op_0EC000D0, &&arm_op_0EC000E0, &&arm_op_0EC000F0, &&arm_op_0ED00000, &&arm_op_0ED00010, &&arm_op_0ED00020, &&arm_op_0ED00030, &&arm_op_0ED00040, &&arm_op_0ED00050, &&arm_op_0ED00060, &&arm_op_0ED00070, &&arm_op_0ED00080, &&arm_op_0ED00090, &&arm_op_0ED000A0, &&arm_op_0ED000B0, &&arm_op_0ED000C0, &&arm_op_0ED000D0, &&arm_op_0ED000E0, &&arm_op_0ED000F0, &&arm_op_0EE00000, &&arm_op_0EE00010, &&arm_op_0EE00020, &&arm_op_0EE00030, &&arm_op_0EE00040, &&arm_op_0EE00050, &&arm_op_0EE00060, &&arm_op_0EE00070, &&arm_op_0EE00080, &&arm_op_0EE00090, &&arm_op_0EE000A0, &&arm_op_0EE000B0, &&arm_op_0EE000C0, &&arm_op_0EE000D0, &&arm_op_0EE000E0, &&arm_op_0EE000F0, &&arm_op_0EF00000, &&arm_op_0EF00010, &&arm_op_0EF00020, &&arm_op_0EF00030, &&arm_op_0EF00040, &&arm_op_0EF00050, &&arm_op_0EF00060, &&arm_op_0EF00070, &&arm_op_0EF00080, &&arm_op_0EF00090, &&arm_op_0EF000A0, &&arm_op_0EF000B0, &&arm_op_0EF000C0, &&arm_op_0EF000D0, &&arm_op_0EF000E0, &&arm_op_0EF000F0, &&arm_op_0F000000, &&arm_op_0F000010, &&arm_op_0F000020, &&arm_op_0F000030, &&arm_op_0F000040, &&arm_op_0F000050, &&arm_op_0F000060, &&arm_op_0F000070, &&arm_op_0F000080, &&arm_op_0F000090, &&arm_op_0F0000A0, &&arm_op_0F0000B0, &&arm_op_0F0000C0, &&arm_op_0F0000D0, &&arm_op_0F0000E0, &&arm_op_0F0000F0, &&arm_op_0F100000, &&arm_op_0F100010, &&arm_op_0F100020, &&arm_op_0F100030, &&arm_op_0F100040, &&arm_op_0F100050, &&arm_op_0F100060, &&arm_op_0F100070, &&arm_op_0F100080, &&arm_op_0F100090, &&arm_op_0F1000A0, &&arm_op_0F1000B0, &&arm_op_0F1000C0, &&arm_op_0F1000D0, &&arm_op_0F1000E0, &&arm_op_0F1000F0, &&arm_op_0F200000, &&arm_op_0F200010, &&arm_op_0F200020, &&arm_op_0F200030, &&arm_op_0F200040, &&arm_op_0F200050, &&arm_op_0F200060, &&arm_op_0F200070, &&arm_op_0F200080, &&arm_op_0F200090, &&arm_op_0F2000A0, &&arm_op_0F2000B0, &&arm_op_0F2000C0, &&arm_op_0F2000D0, &&arm_op_0F2000E0, &&arm_op_0F2000F0, &&arm_op_0F300000, &&arm_op_0F300010, &&arm_op_0F300020, &&arm_op_0F300030, &&arm_op_0F300040, &&arm_op_0F300050, &&arm_op_0F300060, &&arm_op_0F300070, &&arm_op_0F300080, &&arm_op_0F300090, &&arm_op_0F3000A0, &&arm_op_0F3000B0, &&arm_op_0F3000C0, &&arm_op_0F3000D0, &&arm_op_0F3000E0, &&arm_op_0F3000F0, &&arm_op_0F400000, &&arm_op_0F400010, &&arm_op_0F400020, &&arm_op_0F400030, &&arm_op_0F400040, &&arm_op_0F400050, &&arm_op_0F400060, &&arm_op_0F400070, &&arm_op_0F400080, &&arm_op_0F400090, &&arm_op_0F4000A0, &&arm_op_0F4000B0, &&arm_op_0F4000C0, &&arm_op_0F4000D0, &&arm_op_0F4000E0, &&arm_op_0F4000F0, &&arm_op_0F500000, &&arm_op_0F500010, &&arm_op_0F500020, &&arm_op_0F500030, &&arm_op_0F500040, &&arm_op_0F500050, &&arm_op_0F500060, &&arm_op_0F500070, &&arm_op_0F500080, &&arm_op_0F500090, &&arm_op_0F5000A0, &&arm_op_0F5000B0, &&arm_op_0F5000C0, &&arm_op_0F5000D0, &&arm_op_0F5000E0, &&arm_op_0F5000F0, &&arm_op_0F600000, &&arm_op_0F600010, &&arm_op_0F600020, &&arm_op_0F600030, &&arm_op_0F600040, &&arm_op_0F600050, &&arm_op_0F600060, &&arm_op_0F600070, &&arm_op_0F600080, &&arm_op_0F600090, &&arm_op_0F6000A0, &&arm_op_0F6000B0, &&arm_op_0F6000C0, &&arm_op_0F6000D0, &&arm_op_0F6000E0, &&arm_op_0F6000F0, &&arm_op_0F700000, &&arm_op_0F700010, &&arm_op_0F700020, &&arm_op_0F700030, &&arm_op_0F700040, &&arm_op_0F700050, &&arm_op_0F700060, &&arm_op_0F700070, &&arm_op_0F700080, &&arm_op_0F700090, &&arm_op_0F7000A0, &&arm_op_0F7000B0, &&arm_op_0F7000C0, &&arm_op_0F7000D0, &&arm_op_0F7000E0, &&arm_op_0F7000F0, &&arm_op_0F800000, &&arm_op_0F800010, &&arm_op_0F800020, &&arm_op_0F800030, &&arm_op_0F800040, &&arm_op_0F800050, &&arm_op_0F800060, &&arm_op_0F800070, &&arm_op_0F800080, &&arm_op_0F800090, &&arm_op_0F8000A0, &&arm_op_0F8000B0, &&arm_op_0F8000C0, &&arm_op_0F8000D0, &&arm_op_0F8000E0, &&arm_op_0F8000F0, &&arm_op_0F900000, &&arm_op_0F900010, &&arm_op_0F900020, &&arm_op_0F900030, &&arm_op_0F900040, &&arm_op_0F900050, &&arm_op_0F900060, &&arm_op_0F900070, &&arm_op_0F900080, &&arm_op_0F900090, &&arm_op_0F9000A0, &&arm_op_0F9000B0, &&arm_op_0F9000C0, &&arm_op_0F9000D0, &&arm_op_0F9000E0, &&arm_op_0F9000F0, &&arm_op_0FA00000, &&arm_op_0FA00010, &&arm_op_0FA00020, &&arm_op_0FA00030, &&arm_op_0FA00040, &&arm_op_0FA00050, &&arm_op_0FA00060, &&arm_op_0FA00070, &&arm_op_0FA00080, &&arm_op_0FA00090, &&arm_op_0FA000A0, &&arm_op_0FA000B0, &&arm_op_0FA000C0, &&arm_op_0FA000D0, &&arm_op_0FA000E0, &&arm_op_0FA000F0, &&arm_op_0FB00000, &&arm_op_0FB00010, &&arm_op_0FB00020, &&arm_op_0FB00030, &&arm_op_0FB00040, &&arm_op_0FB00050, &&arm_op_0FB00060, &&arm_op_0FB00070, &&arm_op_0FB00080, &&arm_op_0FB00090, &&arm_op_0FB000A0, &&arm_op_0FB000B0, &&arm_op_0FB000C0, &&arm_op_0FB000D0, &&arm_op_0FB000E0, &&arm_op_0FB000F0, &&arm_op_0FC00000, &&arm_op_0FC00010, &&arm_op_0FC00020, &&arm_op_0FC00030, &&arm_op_0FC00040, &&arm_op_0FC00050, &&arm_op_0FC00060, &&arm_op_0FC00070, &&arm_op_0FC00080, &&arm_op_0FC00090, &&arm_op_0FC000A0, &&arm_op_0FC000B0, &&arm_op_0FC000C0, &&arm_op_0FC000D0, &&arm_op_0FC000E0, &&arm_op_0FC000F0, &&arm_op_0FD00000, &&arm_op_0FD00010, &&arm_op_0FD00020, &&arm_op_0FD00030, &&arm_op_0FD00040, &&arm_op_0FD00050, &&arm_op_0FD00060, &&arm_op_0FD00070, &&arm_op_0FD00080, &&arm_op_0FD00090, &&arm_op_0FD000A0, &&arm_op_0FD000B0, &&arm_op_0FD000C0, &&arm_op_0FD000D0, &&arm_op_0FD000E0, &&arm_op_0FD000F0, &&arm_op_0FE00000, &&arm_op_0FE00010, &&arm_op_0FE00020, &&arm_op_0FE00030, &&arm_op_0FE00040, &&arm_op_0FE00050, &&arm_op_0FE00060, &&arm_op_0FE00070, &&arm_op_0FE00080, &&arm_op_0FE00090, &&arm_op_0FE000A0, &&arm_op_0FE000B0, &&arm_op_0FE000C0, &&arm_op_0FE000D0, &&arm_op_0FE000E0, &&arm_op_0FE000F0, &&arm_op_0FF00000, &&arm_op_0FF00010, &&arm_op_0FF00020, &&arm_op_0FF00030, &&arm_op_0FF00040, &&arm_op_0FF00050, &&arm_op_0FF00060, &&arm_op_0FF00070, &&arm_op_0FF00080, &&arm_op_0FF00090, &&arm_op_0FF000A0, &&arm_op_0FF000B0, &&arm_op_0FF000C0, &&arm_op_0FF000D0, &&arm_op_0FF000E0, &&arm_op_0FF000F0, };

goto *thumb_table[(((opcode >> 20) & 0xFF) << 4) | ((opcode >> 4) & 0xF)];
arm_op_00000000: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = alu_LSL(cpu, val, shift_amnt, 0);
}
alu_AND(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00000010: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_LSL(cpu, val, shift_amnt, 0);
}
if(rn_idx == 15)
rn += 4;
alu_AND(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00000020: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_LSR(cpu, val ,shift_amnt, 0);
}
alu_AND(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00000030: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_LSR(cpu, val ,shift_amnt, 0);
}
if(rn_idx == 15)
rn += 4;
alu_AND(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00000040: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_ASR(cpu, val, shift_amnt, 0);
}
alu_AND(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00000050: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_ASR(cpu, val, shift_amnt, 0);
}
if(rn_idx == 15)
rn += 4;
alu_AND(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00000060: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
alu_AND(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00000070: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_ROR(cpu, val, shift_amnt, 0);
}
if(rn_idx == 15)
rn += 4;
alu_AND(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00000080: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = alu_LSL(cpu, val, shift_amnt, 0);
}
alu_AND(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00000090: {
u32 rm = cpu->r[opcode & 0xF];
u32 rs = cpu->r[(opcode >> 8) & 0xF];
u32 rn = cpu->r[(opcode >> 12) & 0xF];
u32* rd = &cpu->r[(opcode >> 16) & 0xF];
*rd = ((i32)rm) * ((i32)rs);
return; }
arm_op_000000A0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_LSR(cpu, val ,shift_amnt, 0);
}
alu_AND(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_000000B0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = cpu->r[opcode & 0xF];
u32 addr = *rn;
writeHalfWordN(cpu, addr, *rd);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_000000C0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_ASR(cpu, val, shift_amnt, 0);
}
alu_AND(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_000000D0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = cpu->r[opcode & 0xF];
u32 addr = *rn;
writeByteN(cpu, addr, *rd);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_000000E0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
alu_AND(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_000000F0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = cpu->r[opcode & 0xF];
u32 addr = *rn;
writeHalfWordN(cpu, addr, *rd);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_00100000: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = alu_LSL(cpu, val, shift_amnt, 1);
}
alu_AND(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00100010: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_LSL(cpu, val, shift_amnt, 1);
}
if(rn_idx == 15)
rn += 4;
alu_AND(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00100020: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_LSR(cpu, val ,shift_amnt, 1);
}
alu_AND(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00100030: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_LSR(cpu, val ,shift_amnt, 1);
}
if(rn_idx == 15)
rn += 4;
alu_AND(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00100040: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_ASR(cpu, val, shift_amnt, 1);
}
alu_AND(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00100050: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_ASR(cpu, val, shift_amnt, 1);
}
if(rn_idx == 15)
rn += 4;
alu_AND(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00100060: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 1) : alu_ROR(cpu, val, shift_amnt, 1);
}
alu_AND(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00100070: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_ROR(cpu, val, shift_amnt, 1);
}
if(rn_idx == 15)
rn += 4;
alu_AND(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00100080: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = alu_LSL(cpu, val, shift_amnt, 1);
}
alu_AND(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00100090: {
u32 rm = cpu->r[opcode & 0xF];
u32 rs = cpu->r[(opcode >> 8) & 0xF];
u32 rn = cpu->r[(opcode >> 12) & 0xF];
u32* rd = &cpu->r[(opcode >> 16) & 0xF];
*rd = ((i32)rm) * ((i32)rs);
cpu->Z_FLAG = !(*rd);
cpu->N_FLAG = *rd >> 31;
return; }
arm_op_001000A0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_LSR(cpu, val ,shift_amnt, 1);
}
alu_AND(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_001000B0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = cpu->r[opcode & 0xF];
u32 addr = *rn;
*rd = readHalfWordN(cpu, addr);
if(addr & 1)
*rd = (*rd >> 8) | (*rd << 24);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_001000C0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_ASR(cpu, val, shift_amnt, 1);
}
alu_AND(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_001000D0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = cpu->r[opcode & 0xF];
u32 addr = *rn;
*rd = readByteN(cpu, addr);
if(*rd & 0x80)
*rd |= 0xFFFFFF00;
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_001000E0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 1) : alu_ROR(cpu, val, shift_amnt, 1);
}
alu_AND(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_001000F0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = cpu->r[opcode & 0xF];
u32 addr = *rn;
*rd = readHalfWordN(cpu, addr);
if(*rd & 0x8000)
*rd |= 0xFFFF0000;
if(addr & 1)
*rd = (*rd >> 8) | (*rd & 0x00800000 ? 0xFF000000 : 0);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_00200000: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = alu_LSL(cpu, val, shift_amnt, 0);
}
alu_EOR(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00200010: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_LSL(cpu, val, shift_amnt, 0);
}
if(rn_idx == 15)
rn += 4;
alu_EOR(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00200020: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_LSR(cpu, val ,shift_amnt, 0);
}
alu_EOR(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00200030: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_LSR(cpu, val ,shift_amnt, 0);
}
if(rn_idx == 15)
rn += 4;
alu_EOR(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00200040: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_ASR(cpu, val, shift_amnt, 0);
}
alu_EOR(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00200050: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_ASR(cpu, val, shift_amnt, 0);
}
if(rn_idx == 15)
rn += 4;
alu_EOR(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00200060: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
alu_EOR(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00200070: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_ROR(cpu, val, shift_amnt, 0);
}
if(rn_idx == 15)
rn += 4;
alu_EOR(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00200080: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = alu_LSL(cpu, val, shift_amnt, 0);
}
alu_EOR(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00200090: {
u32 rm = cpu->r[opcode & 0xF];
u32 rs = cpu->r[(opcode >> 8) & 0xF];
u32 rn = cpu->r[(opcode >> 12) & 0xF];
u32* rd = &cpu->r[(opcode >> 16) & 0xF];
*rd = ((i32)rm) * ((i32)rs);
*rd += rn;
return; }
arm_op_002000A0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_LSR(cpu, val ,shift_amnt, 0);
}
alu_EOR(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_002000B0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = cpu->r[opcode & 0xF];
u32 addr = *rn;
writeHalfWordN(cpu, addr, *rd);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_002000C0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_ASR(cpu, val, shift_amnt, 0);
}
alu_EOR(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_002000D0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = cpu->r[opcode & 0xF];
u32 addr = *rn;
writeByteN(cpu, addr, *rd);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_002000E0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
alu_EOR(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_002000F0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = cpu->r[opcode & 0xF];
u32 addr = *rn;
writeHalfWordN(cpu, addr, *rd);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_00300000: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = alu_LSL(cpu, val, shift_amnt, 1);
}
alu_EOR(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00300010: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_LSL(cpu, val, shift_amnt, 1);
}
if(rn_idx == 15)
rn += 4;
alu_EOR(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00300020: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_LSR(cpu, val ,shift_amnt, 1);
}
alu_EOR(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00300030: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_LSR(cpu, val ,shift_amnt, 1);
}
if(rn_idx == 15)
rn += 4;
alu_EOR(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00300040: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_ASR(cpu, val, shift_amnt, 1);
}
alu_EOR(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00300050: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_ASR(cpu, val, shift_amnt, 1);
}
if(rn_idx == 15)
rn += 4;
alu_EOR(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00300060: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 1) : alu_ROR(cpu, val, shift_amnt, 1);
}
alu_EOR(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00300070: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_ROR(cpu, val, shift_amnt, 1);
}
if(rn_idx == 15)
rn += 4;
alu_EOR(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00300080: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = alu_LSL(cpu, val, shift_amnt, 1);
}
alu_EOR(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00300090: {
u32 rm = cpu->r[opcode & 0xF];
u32 rs = cpu->r[(opcode >> 8) & 0xF];
u32 rn = cpu->r[(opcode >> 12) & 0xF];
u32* rd = &cpu->r[(opcode >> 16) & 0xF];
*rd = ((i32)rm) * ((i32)rs);
*rd += rn;
cpu->Z_FLAG = !(*rd);
cpu->N_FLAG = *rd >> 31;
return; }
arm_op_003000A0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_LSR(cpu, val ,shift_amnt, 1);
}
alu_EOR(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_003000B0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = cpu->r[opcode & 0xF];
u32 addr = *rn;
*rd = readHalfWordN(cpu, addr);
if(addr & 1)
*rd = (*rd >> 8) | (*rd << 24);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_003000C0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_ASR(cpu, val, shift_amnt, 1);
}
alu_EOR(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_003000D0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = cpu->r[opcode & 0xF];
u32 addr = *rn;
*rd = readByteN(cpu, addr);
if(*rd & 0x80)
*rd |= 0xFFFFFF00;
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_003000E0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 1) : alu_ROR(cpu, val, shift_amnt, 1);
}
alu_EOR(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_003000F0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = cpu->r[opcode & 0xF];
u32 addr = *rn;
*rd = readHalfWordN(cpu, addr);
if(*rd & 0x8000)
*rd |= 0xFFFF0000;
if(addr & 1)
*rd = (*rd >> 8) | (*rd & 0x00800000 ? 0xFF000000 : 0);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_00400000: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = alu_LSL(cpu, val, shift_amnt, 0);
}
alu_SUB(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00400010: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_LSL(cpu, val, shift_amnt, 0);
}
if(rn_idx == 15)
rn += 4;
alu_SUB(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00400020: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_LSR(cpu, val ,shift_amnt, 0);
}
alu_SUB(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00400030: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_LSR(cpu, val ,shift_amnt, 0);
}
if(rn_idx == 15)
rn += 4;
alu_SUB(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00400040: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_ASR(cpu, val, shift_amnt, 0);
}
alu_SUB(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00400050: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_ASR(cpu, val, shift_amnt, 0);
}
if(rn_idx == 15)
rn += 4;
alu_SUB(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00400060: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
alu_SUB(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00400070: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_ROR(cpu, val, shift_amnt, 0);
}
if(rn_idx == 15)
rn += 4;
alu_SUB(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00400080: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = alu_LSL(cpu, val, shift_amnt, 0);
}
alu_SUB(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00400090: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = (opcode & 0xF) | (((opcode >> 8) & 0xF) << 4);
u32 addr = *rn;
alu_SWP(cpu, opcode);
return; }
arm_op_004000A0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_LSR(cpu, val ,shift_amnt, 0);
}
alu_SUB(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_004000B0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = (opcode & 0xF) | (((opcode >> 8) & 0xF) << 4);
u32 addr = *rn;
writeHalfWordN(cpu, addr, *rd);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_004000C0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_ASR(cpu, val, shift_amnt, 0);
}
alu_SUB(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_004000D0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = (opcode & 0xF) | (((opcode >> 8) & 0xF) << 4);
u32 addr = *rn;
writeByteN(cpu, addr, *rd);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_004000E0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
alu_SUB(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_004000F0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = (opcode & 0xF) | (((opcode >> 8) & 0xF) << 4);
u32 addr = *rn;
writeHalfWordN(cpu, addr, *rd);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_00500000: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = alu_LSL(cpu, val, shift_amnt, 1);
}
alu_SUB(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00500010: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_LSL(cpu, val, shift_amnt, 1);
}
if(rn_idx == 15)
rn += 4;
alu_SUB(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00500020: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_LSR(cpu, val ,shift_amnt, 1);
}
alu_SUB(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00500030: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_LSR(cpu, val ,shift_amnt, 1);
}
if(rn_idx == 15)
rn += 4;
alu_SUB(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00500040: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_ASR(cpu, val, shift_amnt, 1);
}
alu_SUB(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00500050: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_ASR(cpu, val, shift_amnt, 1);
}
if(rn_idx == 15)
rn += 4;
alu_SUB(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00500060: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 1) : alu_ROR(cpu, val, shift_amnt, 1);
}
alu_SUB(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00500070: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_ROR(cpu, val, shift_amnt, 1);
}
if(rn_idx == 15)
rn += 4;
alu_SUB(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00500080: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = alu_LSL(cpu, val, shift_amnt, 1);
}
alu_SUB(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00500090: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = (opcode & 0xF) | (((opcode >> 8) & 0xF) << 4);
u32 addr = *rn;
alu_SWP(cpu, opcode);
return; }
arm_op_005000A0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_LSR(cpu, val ,shift_amnt, 1);
}
alu_SUB(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_005000B0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = (opcode & 0xF) | (((opcode >> 8) & 0xF) << 4);
u32 addr = *rn;
*rd = readHalfWordN(cpu, addr);
if(addr & 1)
*rd = (*rd >> 8) | (*rd << 24);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_005000C0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_ASR(cpu, val, shift_amnt, 1);
}
alu_SUB(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_005000D0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = (opcode & 0xF) | (((opcode >> 8) & 0xF) << 4);
u32 addr = *rn;
*rd = readByteN(cpu, addr);
if(*rd & 0x80)
*rd |= 0xFFFFFF00;
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_005000E0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 1) : alu_ROR(cpu, val, shift_amnt, 1);
}
alu_SUB(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_005000F0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = (opcode & 0xF) | (((opcode >> 8) & 0xF) << 4);
u32 addr = *rn;
*rd = readHalfWordN(cpu, addr);
if(*rd & 0x8000)
*rd |= 0xFFFF0000;
if(addr & 1)
*rd = (*rd >> 8) | (*rd & 0x00800000 ? 0xFF000000 : 0);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_00600000: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = alu_LSL(cpu, val, shift_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_RSB(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00600010: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_LSL(cpu, val, shift_amnt, 0);
}
if(rn_idx == 15)
rn += 4;
cpu->C_FLAG = old_carry;
alu_RSB(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00600020: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_LSR(cpu, val ,shift_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_RSB(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00600030: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_LSR(cpu, val ,shift_amnt, 0);
}
if(rn_idx == 15)
rn += 4;
cpu->C_FLAG = old_carry;
alu_RSB(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00600040: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_ASR(cpu, val, shift_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_RSB(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00600050: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_ASR(cpu, val, shift_amnt, 0);
}
if(rn_idx == 15)
rn += 4;
cpu->C_FLAG = old_carry;
alu_RSB(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00600060: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_RSB(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00600070: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_ROR(cpu, val, shift_amnt, 0);
}
if(rn_idx == 15)
rn += 4;
cpu->C_FLAG = old_carry;
alu_RSB(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00600080: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = alu_LSL(cpu, val, shift_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_RSB(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00600090: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = (opcode & 0xF) | (((opcode >> 8) & 0xF) << 4);
u32 addr = *rn;
alu_SWP(cpu, opcode);
return; }
arm_op_006000A0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_LSR(cpu, val ,shift_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_RSB(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_006000B0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = (opcode & 0xF) | (((opcode >> 8) & 0xF) << 4);
u32 addr = *rn;
writeHalfWordN(cpu, addr, *rd);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_006000C0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_ASR(cpu, val, shift_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_RSB(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_006000D0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = (opcode & 0xF) | (((opcode >> 8) & 0xF) << 4);
u32 addr = *rn;
writeByteN(cpu, addr, *rd);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_006000E0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_RSB(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_006000F0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = (opcode & 0xF) | (((opcode >> 8) & 0xF) << 4);
u32 addr = *rn;
writeHalfWordN(cpu, addr, *rd);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_00700000: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = alu_LSL(cpu, val, shift_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_RSB(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00700010: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_LSL(cpu, val, shift_amnt, 1);
}
if(rn_idx == 15)
rn += 4;
cpu->C_FLAG = old_carry;
alu_RSB(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00700020: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_LSR(cpu, val ,shift_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_RSB(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00700030: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_LSR(cpu, val ,shift_amnt, 1);
}
if(rn_idx == 15)
rn += 4;
cpu->C_FLAG = old_carry;
alu_RSB(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00700040: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_ASR(cpu, val, shift_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_RSB(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00700050: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_ASR(cpu, val, shift_amnt, 1);
}
if(rn_idx == 15)
rn += 4;
cpu->C_FLAG = old_carry;
alu_RSB(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00700060: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 1) : alu_ROR(cpu, val, shift_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_RSB(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00700070: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_ROR(cpu, val, shift_amnt, 1);
}
if(rn_idx == 15)
rn += 4;
cpu->C_FLAG = old_carry;
alu_RSB(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00700080: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = alu_LSL(cpu, val, shift_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_RSB(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00700090: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = (opcode & 0xF) | (((opcode >> 8) & 0xF) << 4);
u32 addr = *rn;
alu_SWP(cpu, opcode);
return; }
arm_op_007000A0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_LSR(cpu, val ,shift_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_RSB(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_007000B0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = (opcode & 0xF) | (((opcode >> 8) & 0xF) << 4);
u32 addr = *rn;
*rd = readHalfWordN(cpu, addr);
if(addr & 1)
*rd = (*rd >> 8) | (*rd << 24);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_007000C0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_ASR(cpu, val, shift_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_RSB(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_007000D0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = (opcode & 0xF) | (((opcode >> 8) & 0xF) << 4);
u32 addr = *rn;
*rd = readByteN(cpu, addr);
if(*rd & 0x80)
*rd |= 0xFFFFFF00;
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_007000E0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 1) : alu_ROR(cpu, val, shift_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_RSB(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_007000F0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = (opcode & 0xF) | (((opcode >> 8) & 0xF) << 4);
u32 addr = *rn;
*rd = readHalfWordN(cpu, addr);
if(*rd & 0x8000)
*rd |= 0xFFFF0000;
if(addr & 1)
*rd = (*rd >> 8) | (*rd & 0x00800000 ? 0xFF000000 : 0);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_00800000: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = alu_LSL(cpu, val, shift_amnt, 0);
}
alu_ADD(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00800010: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_LSL(cpu, val, shift_amnt, 0);
}
if(rn_idx == 15)
rn += 4;
alu_ADD(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00800020: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_LSR(cpu, val ,shift_amnt, 0);
}
alu_ADD(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00800030: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_LSR(cpu, val ,shift_amnt, 0);
}
if(rn_idx == 15)
rn += 4;
alu_ADD(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00800040: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_ASR(cpu, val, shift_amnt, 0);
}
alu_ADD(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00800050: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_ASR(cpu, val, shift_amnt, 0);
}
if(rn_idx == 15)
rn += 4;
alu_ADD(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00800060: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
alu_ADD(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00800070: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_ROR(cpu, val, shift_amnt, 0);
}
if(rn_idx == 15)
rn += 4;
alu_ADD(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00800080: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = alu_LSL(cpu, val, shift_amnt, 0);
}
alu_ADD(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00800090: {
u32 rm = cpu->r[opcode & 0xF];
u32 rs = cpu->r[(opcode >> 8) & 0xF];
u32* rd_lo = &cpu->r[(opcode >> 12) & 0xF];
u32* rd_hi = &cpu->r[(opcode >> 16) & 0xF];
u64 result;
result = ((u64)rm) * ((u64)rs);
*rd_hi = result >> 32;
*rd_lo = result;
return; }
arm_op_008000A0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_LSR(cpu, val ,shift_amnt, 0);
}
alu_ADD(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_008000B0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = cpu->r[opcode & 0xF];
u32 addr = *rn;
writeHalfWordN(cpu, addr, *rd);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_008000C0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_ASR(cpu, val, shift_amnt, 0);
}
alu_ADD(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_008000D0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = cpu->r[opcode & 0xF];
u32 addr = *rn;
writeByteN(cpu, addr, *rd);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_008000E0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
alu_ADD(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_008000F0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = cpu->r[opcode & 0xF];
u32 addr = *rn;
writeHalfWordN(cpu, addr, *rd);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_00900000: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = alu_LSL(cpu, val, shift_amnt, 1);
}
alu_ADD(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00900010: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_LSL(cpu, val, shift_amnt, 1);
}
if(rn_idx == 15)
rn += 4;
alu_ADD(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00900020: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_LSR(cpu, val ,shift_amnt, 1);
}
alu_ADD(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00900030: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_LSR(cpu, val ,shift_amnt, 1);
}
if(rn_idx == 15)
rn += 4;
alu_ADD(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00900040: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_ASR(cpu, val, shift_amnt, 1);
}
alu_ADD(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00900050: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_ASR(cpu, val, shift_amnt, 1);
}
if(rn_idx == 15)
rn += 4;
alu_ADD(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00900060: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 1) : alu_ROR(cpu, val, shift_amnt, 1);
}
alu_ADD(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00900070: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_ROR(cpu, val, shift_amnt, 1);
}
if(rn_idx == 15)
rn += 4;
alu_ADD(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00900080: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = alu_LSL(cpu, val, shift_amnt, 1);
}
alu_ADD(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00900090: {
u32 rm = cpu->r[opcode & 0xF];
u32 rs = cpu->r[(opcode >> 8) & 0xF];
u32* rd_lo = &cpu->r[(opcode >> 12) & 0xF];
u32* rd_hi = &cpu->r[(opcode >> 16) & 0xF];
u64 result;
result = ((u64)rm) * ((u64)rs);
*rd_hi = result >> 32;
*rd_lo = result;
cpu->Z_FLAG = !result;
cpu->N_FLAG = result >> 63;
return; }
arm_op_009000A0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_LSR(cpu, val ,shift_amnt, 1);
}
alu_ADD(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_009000B0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = cpu->r[opcode & 0xF];
u32 addr = *rn;
*rd = readHalfWordN(cpu, addr);
if(addr & 1)
*rd = (*rd >> 8) | (*rd << 24);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_009000C0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_ASR(cpu, val, shift_amnt, 1);
}
alu_ADD(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_009000D0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = cpu->r[opcode & 0xF];
u32 addr = *rn;
*rd = readByteN(cpu, addr);
if(*rd & 0x80)
*rd |= 0xFFFFFF00;
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_009000E0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 1) : alu_ROR(cpu, val, shift_amnt, 1);
}
alu_ADD(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_009000F0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = cpu->r[opcode & 0xF];
u32 addr = *rn;
*rd = readHalfWordN(cpu, addr);
if(*rd & 0x8000)
*rd |= 0xFFFF0000;
if(addr & 1)
*rd = (*rd >> 8) | (*rd & 0x00800000 ? 0xFF000000 : 0);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_00A00000: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = alu_LSL(cpu, val, shift_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_ADC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00A00010: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_LSL(cpu, val, shift_amnt, 0);
}
if(rn_idx == 15)
rn += 4;
cpu->C_FLAG = old_carry;
alu_ADC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00A00020: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_LSR(cpu, val ,shift_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_ADC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00A00030: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_LSR(cpu, val ,shift_amnt, 0);
}
if(rn_idx == 15)
rn += 4;
cpu->C_FLAG = old_carry;
alu_ADC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00A00040: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_ASR(cpu, val, shift_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_ADC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00A00050: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_ASR(cpu, val, shift_amnt, 0);
}
if(rn_idx == 15)
rn += 4;
cpu->C_FLAG = old_carry;
alu_ADC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00A00060: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_ADC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00A00070: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_ROR(cpu, val, shift_amnt, 0);
}
if(rn_idx == 15)
rn += 4;
cpu->C_FLAG = old_carry;
alu_ADC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00A00080: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = alu_LSL(cpu, val, shift_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_ADC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00A00090: {
u32 rm = cpu->r[opcode & 0xF];
u32 rs = cpu->r[(opcode >> 8) & 0xF];
u32* rd_lo = &cpu->r[(opcode >> 12) & 0xF];
u32* rd_hi = &cpu->r[(opcode >> 16) & 0xF];
u64 result;
result = ((u64)rm) * ((u64)rs);
result += (((u64)*rd_hi) << 32) | (u64)(*rd_lo);
*rd_hi = result >> 32;
*rd_lo = result;
return; }
arm_op_00A000A0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_LSR(cpu, val ,shift_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_ADC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00A000B0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = cpu->r[opcode & 0xF];
u32 addr = *rn;
writeHalfWordN(cpu, addr, *rd);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_00A000C0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_ASR(cpu, val, shift_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_ADC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00A000D0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = cpu->r[opcode & 0xF];
u32 addr = *rn;
writeByteN(cpu, addr, *rd);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_00A000E0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_ADC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00A000F0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = cpu->r[opcode & 0xF];
u32 addr = *rn;
writeHalfWordN(cpu, addr, *rd);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_00B00000: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = alu_LSL(cpu, val, shift_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_ADC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00B00010: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_LSL(cpu, val, shift_amnt, 1);
}
if(rn_idx == 15)
rn += 4;
cpu->C_FLAG = old_carry;
alu_ADC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00B00020: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_LSR(cpu, val ,shift_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_ADC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00B00030: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_LSR(cpu, val ,shift_amnt, 1);
}
if(rn_idx == 15)
rn += 4;
cpu->C_FLAG = old_carry;
alu_ADC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00B00040: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_ASR(cpu, val, shift_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_ADC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00B00050: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_ASR(cpu, val, shift_amnt, 1);
}
if(rn_idx == 15)
rn += 4;
cpu->C_FLAG = old_carry;
alu_ADC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00B00060: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 1) : alu_ROR(cpu, val, shift_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_ADC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00B00070: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_ROR(cpu, val, shift_amnt, 1);
}
if(rn_idx == 15)
rn += 4;
cpu->C_FLAG = old_carry;
alu_ADC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00B00080: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = alu_LSL(cpu, val, shift_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_ADC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00B00090: {
u32 rm = cpu->r[opcode & 0xF];
u32 rs = cpu->r[(opcode >> 8) & 0xF];
u32* rd_lo = &cpu->r[(opcode >> 12) & 0xF];
u32* rd_hi = &cpu->r[(opcode >> 16) & 0xF];
u64 result;
result = ((u64)rm) * ((u64)rs);
result += (((u64)*rd_hi) << 32) | (u64)(*rd_lo);
*rd_hi = result >> 32;
*rd_lo = result;
cpu->Z_FLAG = !result;
cpu->N_FLAG = result >> 63;
return; }
arm_op_00B000A0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_LSR(cpu, val ,shift_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_ADC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00B000B0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = cpu->r[opcode & 0xF];
u32 addr = *rn;
*rd = readHalfWordN(cpu, addr);
if(addr & 1)
*rd = (*rd >> 8) | (*rd << 24);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_00B000C0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_ASR(cpu, val, shift_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_ADC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00B000D0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = cpu->r[opcode & 0xF];
u32 addr = *rn;
*rd = readByteN(cpu, addr);
if(*rd & 0x80)
*rd |= 0xFFFFFF00;
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_00B000E0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 1) : alu_ROR(cpu, val, shift_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_ADC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00B000F0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = cpu->r[opcode & 0xF];
u32 addr = *rn;
*rd = readHalfWordN(cpu, addr);
if(*rd & 0x8000)
*rd |= 0xFFFF0000;
if(addr & 1)
*rd = (*rd >> 8) | (*rd & 0x00800000 ? 0xFF000000 : 0);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_00C00000: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = alu_LSL(cpu, val, shift_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_SBC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00C00010: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_LSL(cpu, val, shift_amnt, 0);
}
if(rn_idx == 15)
rn += 4;
cpu->C_FLAG = old_carry;
alu_SBC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00C00020: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_LSR(cpu, val ,shift_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_SBC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00C00030: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_LSR(cpu, val ,shift_amnt, 0);
}
if(rn_idx == 15)
rn += 4;
cpu->C_FLAG = old_carry;
alu_SBC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00C00040: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_ASR(cpu, val, shift_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_SBC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00C00050: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_ASR(cpu, val, shift_amnt, 0);
}
if(rn_idx == 15)
rn += 4;
cpu->C_FLAG = old_carry;
alu_SBC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00C00060: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_SBC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00C00070: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_ROR(cpu, val, shift_amnt, 0);
}
if(rn_idx == 15)
rn += 4;
cpu->C_FLAG = old_carry;
alu_SBC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00C00080: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = alu_LSL(cpu, val, shift_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_SBC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00C00090: {
u32 rm = cpu->r[opcode & 0xF];
u32 rs = cpu->r[(opcode >> 8) & 0xF];
u32* rd_lo = &cpu->r[(opcode >> 12) & 0xF];
u32* rd_hi = &cpu->r[(opcode >> 16) & 0xF];
u64 result;
result = ((i64)(i32)rm) * ((i64)(i32)rs);
*rd_hi = result >> 32;
*rd_lo = result;
return; }
arm_op_00C000A0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_LSR(cpu, val ,shift_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_SBC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00C000B0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = (opcode & 0xF) | (((opcode >> 8) & 0xF) << 4);
u32 addr = *rn;
writeHalfWordN(cpu, addr, *rd);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_00C000C0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_ASR(cpu, val, shift_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_SBC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00C000D0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = (opcode & 0xF) | (((opcode >> 8) & 0xF) << 4);
u32 addr = *rn;
writeByteN(cpu, addr, *rd);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_00C000E0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_SBC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00C000F0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = (opcode & 0xF) | (((opcode >> 8) & 0xF) << 4);
u32 addr = *rn;
writeHalfWordN(cpu, addr, *rd);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_00D00000: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = alu_LSL(cpu, val, shift_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_SBC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00D00010: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_LSL(cpu, val, shift_amnt, 1);
}
if(rn_idx == 15)
rn += 4;
cpu->C_FLAG = old_carry;
alu_SBC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00D00020: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_LSR(cpu, val ,shift_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_SBC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00D00030: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_LSR(cpu, val ,shift_amnt, 1);
}
if(rn_idx == 15)
rn += 4;
cpu->C_FLAG = old_carry;
alu_SBC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00D00040: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_ASR(cpu, val, shift_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_SBC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00D00050: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_ASR(cpu, val, shift_amnt, 1);
}
if(rn_idx == 15)
rn += 4;
cpu->C_FLAG = old_carry;
alu_SBC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00D00060: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 1) : alu_ROR(cpu, val, shift_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_SBC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00D00070: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_ROR(cpu, val, shift_amnt, 1);
}
if(rn_idx == 15)
rn += 4;
cpu->C_FLAG = old_carry;
alu_SBC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00D00080: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = alu_LSL(cpu, val, shift_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_SBC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00D00090: {
u32 rm = cpu->r[opcode & 0xF];
u32 rs = cpu->r[(opcode >> 8) & 0xF];
u32* rd_lo = &cpu->r[(opcode >> 12) & 0xF];
u32* rd_hi = &cpu->r[(opcode >> 16) & 0xF];
u64 result;
result = ((i64)(i32)rm) * ((i64)(i32)rs);
*rd_hi = result >> 32;
*rd_lo = result;
cpu->Z_FLAG = !result;
cpu->N_FLAG = result >> 63;
return; }
arm_op_00D000A0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_LSR(cpu, val ,shift_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_SBC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00D000B0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = (opcode & 0xF) | (((opcode >> 8) & 0xF) << 4);
u32 addr = *rn;
*rd = readHalfWordN(cpu, addr);
if(addr & 1)
*rd = (*rd >> 8) | (*rd << 24);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_00D000C0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_ASR(cpu, val, shift_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_SBC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00D000D0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = (opcode & 0xF) | (((opcode >> 8) & 0xF) << 4);
u32 addr = *rn;
*rd = readByteN(cpu, addr);
if(*rd & 0x80)
*rd |= 0xFFFFFF00;
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_00D000E0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 1) : alu_ROR(cpu, val, shift_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_SBC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00D000F0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = (opcode & 0xF) | (((opcode >> 8) & 0xF) << 4);
u32 addr = *rn;
*rd = readHalfWordN(cpu, addr);
if(*rd & 0x8000)
*rd |= 0xFFFF0000;
if(addr & 1)
*rd = (*rd >> 8) | (*rd & 0x00800000 ? 0xFF000000 : 0);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_00E00000: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = alu_LSL(cpu, val, shift_amnt, 0);
}
alu_RSC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00E00010: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_LSL(cpu, val, shift_amnt, 0);
}
if(rn_idx == 15)
rn += 4;
alu_RSC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00E00020: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_LSR(cpu, val ,shift_amnt, 0);
}
alu_RSC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00E00030: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_LSR(cpu, val ,shift_amnt, 0);
}
if(rn_idx == 15)
rn += 4;
alu_RSC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00E00040: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_ASR(cpu, val, shift_amnt, 0);
}
alu_RSC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00E00050: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_ASR(cpu, val, shift_amnt, 0);
}
if(rn_idx == 15)
rn += 4;
alu_RSC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00E00060: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
alu_RSC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00E00070: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_ROR(cpu, val, shift_amnt, 0);
}
if(rn_idx == 15)
rn += 4;
alu_RSC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00E00080: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = alu_LSL(cpu, val, shift_amnt, 0);
}
alu_RSC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00E00090: {
u32 rm = cpu->r[opcode & 0xF];
u32 rs = cpu->r[(opcode >> 8) & 0xF];
u32* rd_lo = &cpu->r[(opcode >> 12) & 0xF];
u32* rd_hi = &cpu->r[(opcode >> 16) & 0xF];
u64 result;
result = ((i64)(i32)rm) * ((i64)(i32)rs);
result += (((u64)*rd_hi) << 32) | (u64)(*rd_lo);
*rd_hi = result >> 32;
*rd_lo = result;
return; }
arm_op_00E000A0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_LSR(cpu, val ,shift_amnt, 0);
}
alu_RSC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00E000B0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = (opcode & 0xF) | (((opcode >> 8) & 0xF) << 4);
u32 addr = *rn;
writeHalfWordN(cpu, addr, *rd);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_00E000C0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_ASR(cpu, val, shift_amnt, 0);
}
alu_RSC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00E000D0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = (opcode & 0xF) | (((opcode >> 8) & 0xF) << 4);
u32 addr = *rn;
writeByteN(cpu, addr, *rd);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_00E000E0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
alu_RSC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00E000F0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = (opcode & 0xF) | (((opcode >> 8) & 0xF) << 4);
u32 addr = *rn;
writeHalfWordN(cpu, addr, *rd);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_00F00000: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = alu_LSL(cpu, val, shift_amnt, 1);
}
alu_RSC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00F00010: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_LSL(cpu, val, shift_amnt, 1);
}
if(rn_idx == 15)
rn += 4;
alu_RSC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00F00020: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_LSR(cpu, val ,shift_amnt, 1);
}
alu_RSC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00F00030: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_LSR(cpu, val ,shift_amnt, 1);
}
if(rn_idx == 15)
rn += 4;
alu_RSC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00F00040: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_ASR(cpu, val, shift_amnt, 1);
}
alu_RSC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00F00050: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_ASR(cpu, val, shift_amnt, 1);
}
if(rn_idx == 15)
rn += 4;
alu_RSC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00F00060: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 1) : alu_ROR(cpu, val, shift_amnt, 1);
}
alu_RSC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00F00070: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_ROR(cpu, val, shift_amnt, 1);
}
if(rn_idx == 15)
rn += 4;
alu_RSC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00F00080: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = alu_LSL(cpu, val, shift_amnt, 1);
}
alu_RSC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00F00090: {
u32 rm = cpu->r[opcode & 0xF];
u32 rs = cpu->r[(opcode >> 8) & 0xF];
u32* rd_lo = &cpu->r[(opcode >> 12) & 0xF];
u32* rd_hi = &cpu->r[(opcode >> 16) & 0xF];
u64 result;
result = ((i64)(i32)rm) * ((i64)(i32)rs);
result += (((u64)*rd_hi) << 32) | (u64)(*rd_lo);
*rd_hi = result >> 32;
*rd_lo = result;
cpu->Z_FLAG = !result;
cpu->N_FLAG = result >> 63;
return; }
arm_op_00F000A0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_LSR(cpu, val ,shift_amnt, 1);
}
alu_RSC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00F000B0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = (opcode & 0xF) | (((opcode >> 8) & 0xF) << 4);
u32 addr = *rn;
*rd = readHalfWordN(cpu, addr);
if(addr & 1)
*rd = (*rd >> 8) | (*rd << 24);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_00F000C0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_ASR(cpu, val, shift_amnt, 1);
}
alu_RSC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00F000D0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = (opcode & 0xF) | (((opcode >> 8) & 0xF) << 4);
u32 addr = *rn;
*rd = readByteN(cpu, addr);
if(*rd & 0x80)
*rd |= 0xFFFFFF00;
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_00F000E0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 1) : alu_ROR(cpu, val, shift_amnt, 1);
}
alu_RSC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_00F000F0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = (opcode & 0xF) | (((opcode >> 8) & 0xF) << 4);
u32 addr = *rn;
*rd = readHalfWordN(cpu, addr);
if(*rd & 0x8000)
*rd |= 0xFFFF0000;
if(addr & 1)
*rd = (*rd >> 8) | (*rd & 0x00800000 ? 0xFF000000 : 0);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_01000000: {
cpu->r[(opcode >> 12) & 0xF] = cpu->CPSR;
return; }
arm_op_01000010: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_LSL(cpu, val, shift_amnt, 0);
}
if(rn_idx == 15)
rn += 4;
alu_TST(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01000020: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_LSR(cpu, val ,shift_amnt, 0);
}
alu_TST(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01000030: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_LSR(cpu, val ,shift_amnt, 0);
}
if(rn_idx == 15)
rn += 4;
alu_TST(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01000040: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_ASR(cpu, val, shift_amnt, 0);
}
alu_TST(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01000050: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_ASR(cpu, val, shift_amnt, 0);
}
if(rn_idx == 15)
rn += 4;
alu_TST(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01000060: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
alu_TST(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01000070: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_ROR(cpu, val, shift_amnt, 0);
}
if(rn_idx == 15)
rn += 4;
alu_TST(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01000080: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = alu_LSL(cpu, val, shift_amnt, 0);
}
alu_TST(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01000090: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = cpu->r[opcode & 0xF];
u32 addr = *rn;
addr += -offset;
alu_SWP(cpu, opcode);
return; }
arm_op_010000A0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_LSR(cpu, val ,shift_amnt, 0);
}
alu_TST(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_010000B0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = cpu->r[opcode & 0xF];
u32 addr = *rn;
addr += -offset;
writeHalfWordN(cpu, addr, *rd);
return; }
arm_op_010000C0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_ASR(cpu, val, shift_amnt, 0);
}
alu_TST(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_010000D0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = cpu->r[opcode & 0xF];
u32 addr = *rn;
addr += -offset;
writeByteN(cpu, addr, *rd);
return; }
arm_op_010000E0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
alu_TST(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_010000F0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = cpu->r[opcode & 0xF];
u32 addr = *rn;
addr += -offset;
writeHalfWordN(cpu, addr, *rd);
return; }
arm_op_01100000: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = alu_LSL(cpu, val, shift_amnt, 1);
}
alu_TST(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01100010: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_LSL(cpu, val, shift_amnt, 1);
}
if(rn_idx == 15)
rn += 4;
alu_TST(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01100020: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_LSR(cpu, val ,shift_amnt, 1);
}
alu_TST(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01100030: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_LSR(cpu, val ,shift_amnt, 1);
}
if(rn_idx == 15)
rn += 4;
alu_TST(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01100040: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_ASR(cpu, val, shift_amnt, 1);
}
alu_TST(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01100050: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_ASR(cpu, val, shift_amnt, 1);
}
if(rn_idx == 15)
rn += 4;
alu_TST(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01100060: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 1) : alu_ROR(cpu, val, shift_amnt, 1);
}
alu_TST(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01100070: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_ROR(cpu, val, shift_amnt, 1);
}
if(rn_idx == 15)
rn += 4;
alu_TST(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01100080: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = alu_LSL(cpu, val, shift_amnt, 1);
}
alu_TST(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01100090: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = cpu->r[opcode & 0xF];
u32 addr = *rn;
addr += -offset;
alu_SWP(cpu, opcode);
return; }
arm_op_011000A0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_LSR(cpu, val ,shift_amnt, 1);
}
alu_TST(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_011000B0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = cpu->r[opcode & 0xF];
u32 addr = *rn;
addr += -offset;
*rd = readHalfWordN(cpu, addr);
if(addr & 1)
*rd = (*rd >> 8) | (*rd << 24);
return; }
arm_op_011000C0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_ASR(cpu, val, shift_amnt, 1);
}
alu_TST(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_011000D0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = cpu->r[opcode & 0xF];
u32 addr = *rn;
addr += -offset;
*rd = readByteN(cpu, addr);
if(*rd & 0x80)
*rd |= 0xFFFFFF00;
return; }
arm_op_011000E0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 1) : alu_ROR(cpu, val, shift_amnt, 1);
}
alu_TST(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_011000F0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = cpu->r[opcode & 0xF];
u32 addr = *rn;
addr += -offset;
*rd = readHalfWordN(cpu, addr);
if(*rd & 0x8000)
*rd |= 0xFFFF0000;
if(addr & 1)
*rd = (*rd >> 8) | (*rd & 0x00800000 ? 0xFF000000 : 0);
return; }
arm_op_01200000: {
u32 operand;
u8 field_mask = (opcode >> 16) & 0xF;
u32 mask = 0;
if(field_mask & 0b1000)
mask |= 0xFF000000;
if(field_mask & 0b1)
mask |= 0xFF;
operand = cpu->r[opcode & 0xF];
saveBankedReg(cpu);
cpu->CPSR = (cpu->CPSR & ~mask) | (operand & mask);
loadBankedReg(cpu);
return; }
arm_op_01200010: {
cpu->r[15] = cpu->r[opcode & 0xF];
cpu->thumb_mode = (cpu->r[15] & 0b1);
cpu->r[15] &= 0xFFFFFFFE;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01200020: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_LSR(cpu, val ,shift_amnt, 0);
}
alu_TEQ(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01200030: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_LSR(cpu, val ,shift_amnt, 0);
}
if(rn_idx == 15)
rn += 4;
alu_TEQ(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01200040: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_ASR(cpu, val, shift_amnt, 0);
}
alu_TEQ(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01200050: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_ASR(cpu, val, shift_amnt, 0);
}
if(rn_idx == 15)
rn += 4;
alu_TEQ(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01200060: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
alu_TEQ(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01200070: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_ROR(cpu, val, shift_amnt, 0);
}
if(rn_idx == 15)
rn += 4;
alu_TEQ(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01200080: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = alu_LSL(cpu, val, shift_amnt, 0);
}
alu_TEQ(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01200090: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = cpu->r[opcode & 0xF];
u32 addr = *rn;
addr += -offset;
alu_SWP(cpu, opcode);
return; }
arm_op_012000A0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_LSR(cpu, val ,shift_amnt, 0);
}
alu_TEQ(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_012000B0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = cpu->r[opcode & 0xF];
u32 addr = *rn;
addr += -offset;
writeHalfWordN(cpu, addr, *rd);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_012000C0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_ASR(cpu, val, shift_amnt, 0);
}
alu_TEQ(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_012000D0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = cpu->r[opcode & 0xF];
u32 addr = *rn;
addr += -offset;
writeByteN(cpu, addr, *rd);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_012000E0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
alu_TEQ(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_012000F0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = cpu->r[opcode & 0xF];
u32 addr = *rn;
addr += -offset;
writeHalfWordN(cpu, addr, *rd);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_01300000: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = alu_LSL(cpu, val, shift_amnt, 1);
}
alu_TEQ(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01300010: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_LSL(cpu, val, shift_amnt, 1);
}
if(rn_idx == 15)
rn += 4;
alu_TEQ(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01300020: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_LSR(cpu, val ,shift_amnt, 1);
}
alu_TEQ(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01300030: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_LSR(cpu, val ,shift_amnt, 1);
}
if(rn_idx == 15)
rn += 4;
alu_TEQ(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01300040: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_ASR(cpu, val, shift_amnt, 1);
}
alu_TEQ(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01300050: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_ASR(cpu, val, shift_amnt, 1);
}
if(rn_idx == 15)
rn += 4;
alu_TEQ(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01300060: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 1) : alu_ROR(cpu, val, shift_amnt, 1);
}
alu_TEQ(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01300070: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_ROR(cpu, val, shift_amnt, 1);
}
if(rn_idx == 15)
rn += 4;
alu_TEQ(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01300080: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = alu_LSL(cpu, val, shift_amnt, 1);
}
alu_TEQ(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01300090: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = cpu->r[opcode & 0xF];
u32 addr = *rn;
addr += -offset;
alu_SWP(cpu, opcode);
return; }
arm_op_013000A0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_LSR(cpu, val ,shift_amnt, 1);
}
alu_TEQ(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_013000B0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = cpu->r[opcode & 0xF];
u32 addr = *rn;
addr += -offset;
*rd = readHalfWordN(cpu, addr);
if(addr & 1)
*rd = (*rd >> 8) | (*rd << 24);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_013000C0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_ASR(cpu, val, shift_amnt, 1);
}
alu_TEQ(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_013000D0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = cpu->r[opcode & 0xF];
u32 addr = *rn;
addr += -offset;
*rd = readByteN(cpu, addr);
if(*rd & 0x80)
*rd |= 0xFFFFFF00;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_013000E0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 1) : alu_ROR(cpu, val, shift_amnt, 1);
}
alu_TEQ(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_013000F0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = cpu->r[opcode & 0xF];
u32 addr = *rn;
addr += -offset;
*rd = readHalfWordN(cpu, addr);
if(*rd & 0x8000)
*rd |= 0xFFFF0000;
if(addr & 1)
*rd = (*rd >> 8) | (*rd & 0x00800000 ? 0xFF000000 : 0);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_01400000: {
cpu->r[(opcode >> 12) & 0xF] = *getSPSR(cpu);
return; }
arm_op_01400010: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_LSL(cpu, val, shift_amnt, 0);
}
if(rn_idx == 15)
rn += 4;
alu_CMP(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01400020: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_LSR(cpu, val ,shift_amnt, 0);
}
alu_CMP(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01400030: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_LSR(cpu, val ,shift_amnt, 0);
}
if(rn_idx == 15)
rn += 4;
alu_CMP(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01400040: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_ASR(cpu, val, shift_amnt, 0);
}
alu_CMP(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01400050: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_ASR(cpu, val, shift_amnt, 0);
}
if(rn_idx == 15)
rn += 4;
alu_CMP(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01400060: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
alu_CMP(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01400070: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_ROR(cpu, val, shift_amnt, 0);
}
if(rn_idx == 15)
rn += 4;
alu_CMP(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01400080: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = alu_LSL(cpu, val, shift_amnt, 0);
}
alu_CMP(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01400090: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = (opcode & 0xF) | (((opcode >> 8) & 0xF) << 4);
u32 addr = *rn;
addr += -offset;
alu_SWP(cpu, opcode);
return; }
arm_op_014000A0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_LSR(cpu, val ,shift_amnt, 0);
}
alu_CMP(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_014000B0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = (opcode & 0xF) | (((opcode >> 8) & 0xF) << 4);
u32 addr = *rn;
addr += -offset;
writeHalfWordN(cpu, addr, *rd);
return; }
arm_op_014000C0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_ASR(cpu, val, shift_amnt, 0);
}
alu_CMP(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_014000D0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = (opcode & 0xF) | (((opcode >> 8) & 0xF) << 4);
u32 addr = *rn;
addr += -offset;
writeByteN(cpu, addr, *rd);
return; }
arm_op_014000E0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
alu_CMP(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_014000F0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = (opcode & 0xF) | (((opcode >> 8) & 0xF) << 4);
u32 addr = *rn;
addr += -offset;
writeHalfWordN(cpu, addr, *rd);
return; }
arm_op_01500000: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = alu_LSL(cpu, val, shift_amnt, 1);
}
alu_CMP(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01500010: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_LSL(cpu, val, shift_amnt, 1);
}
if(rn_idx == 15)
rn += 4;
alu_CMP(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01500020: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_LSR(cpu, val ,shift_amnt, 1);
}
alu_CMP(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01500030: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_LSR(cpu, val ,shift_amnt, 1);
}
if(rn_idx == 15)
rn += 4;
alu_CMP(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01500040: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_ASR(cpu, val, shift_amnt, 1);
}
alu_CMP(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01500050: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_ASR(cpu, val, shift_amnt, 1);
}
if(rn_idx == 15)
rn += 4;
alu_CMP(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01500060: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 1) : alu_ROR(cpu, val, shift_amnt, 1);
}
alu_CMP(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01500070: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_ROR(cpu, val, shift_amnt, 1);
}
if(rn_idx == 15)
rn += 4;
alu_CMP(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01500080: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = alu_LSL(cpu, val, shift_amnt, 1);
}
alu_CMP(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01500090: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = (opcode & 0xF) | (((opcode >> 8) & 0xF) << 4);
u32 addr = *rn;
addr += -offset;
alu_SWP(cpu, opcode);
return; }
arm_op_015000A0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_LSR(cpu, val ,shift_amnt, 1);
}
alu_CMP(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_015000B0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = (opcode & 0xF) | (((opcode >> 8) & 0xF) << 4);
u32 addr = *rn;
addr += -offset;
*rd = readHalfWordN(cpu, addr);
if(addr & 1)
*rd = (*rd >> 8) | (*rd << 24);
return; }
arm_op_015000C0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_ASR(cpu, val, shift_amnt, 1);
}
alu_CMP(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_015000D0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = (opcode & 0xF) | (((opcode >> 8) & 0xF) << 4);
u32 addr = *rn;
addr += -offset;
*rd = readByteN(cpu, addr);
if(*rd & 0x80)
*rd |= 0xFFFFFF00;
return; }
arm_op_015000E0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 1) : alu_ROR(cpu, val, shift_amnt, 1);
}
alu_CMP(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_015000F0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = (opcode & 0xF) | (((opcode >> 8) & 0xF) << 4);
u32 addr = *rn;
addr += -offset;
*rd = readHalfWordN(cpu, addr);
if(*rd & 0x8000)
*rd |= 0xFFFF0000;
if(addr & 1)
*rd = (*rd >> 8) | (*rd & 0x00800000 ? 0xFF000000 : 0);
return; }
arm_op_01600000: {
u32 operand;
u8 field_mask = (opcode >> 16) & 0xF;
u32 mask = 0;
if(field_mask & 0b1000)
mask |= 0xFF000000;
if(field_mask & 0b1)
mask |= 0xFF;
operand = cpu->r[opcode & 0xF];
u32* spsr = getSPSR(cpu);
*spsr = (*spsr & ~mask) | (operand & mask);
return; }
arm_op_01600010: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_LSL(cpu, val, shift_amnt, 0);
}
if(rn_idx == 15)
rn += 4;
alu_CMN(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01600020: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_LSR(cpu, val ,shift_amnt, 0);
}
alu_CMN(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01600030: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_LSR(cpu, val ,shift_amnt, 0);
}
if(rn_idx == 15)
rn += 4;
alu_CMN(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01600040: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_ASR(cpu, val, shift_amnt, 0);
}
alu_CMN(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01600050: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_ASR(cpu, val, shift_amnt, 0);
}
if(rn_idx == 15)
rn += 4;
alu_CMN(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01600060: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
alu_CMN(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01600070: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_ROR(cpu, val, shift_amnt, 0);
}
if(rn_idx == 15)
rn += 4;
alu_CMN(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01600080: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = alu_LSL(cpu, val, shift_amnt, 0);
}
alu_CMN(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01600090: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = (opcode & 0xF) | (((opcode >> 8) & 0xF) << 4);
u32 addr = *rn;
addr += -offset;
alu_SWP(cpu, opcode);
return; }
arm_op_016000A0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_LSR(cpu, val ,shift_amnt, 0);
}
alu_CMN(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_016000B0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = (opcode & 0xF) | (((opcode >> 8) & 0xF) << 4);
u32 addr = *rn;
addr += -offset;
writeHalfWordN(cpu, addr, *rd);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_016000C0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_ASR(cpu, val, shift_amnt, 0);
}
alu_CMN(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_016000D0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = (opcode & 0xF) | (((opcode >> 8) & 0xF) << 4);
u32 addr = *rn;
addr += -offset;
writeByteN(cpu, addr, *rd);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_016000E0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
alu_CMN(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_016000F0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = (opcode & 0xF) | (((opcode >> 8) & 0xF) << 4);
u32 addr = *rn;
addr += -offset;
writeHalfWordN(cpu, addr, *rd);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_01700000: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = alu_LSL(cpu, val, shift_amnt, 1);
}
alu_CMN(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01700010: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_LSL(cpu, val, shift_amnt, 1);
}
if(rn_idx == 15)
rn += 4;
alu_CMN(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01700020: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_LSR(cpu, val ,shift_amnt, 1);
}
alu_CMN(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01700030: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_LSR(cpu, val ,shift_amnt, 1);
}
if(rn_idx == 15)
rn += 4;
alu_CMN(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01700040: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_ASR(cpu, val, shift_amnt, 1);
}
alu_CMN(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01700050: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_ASR(cpu, val, shift_amnt, 1);
}
if(rn_idx == 15)
rn += 4;
alu_CMN(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01700060: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 1) : alu_ROR(cpu, val, shift_amnt, 1);
}
alu_CMN(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01700070: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_ROR(cpu, val, shift_amnt, 1);
}
if(rn_idx == 15)
rn += 4;
alu_CMN(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01700080: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = alu_LSL(cpu, val, shift_amnt, 1);
}
alu_CMN(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01700090: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = (opcode & 0xF) | (((opcode >> 8) & 0xF) << 4);
u32 addr = *rn;
addr += -offset;
alu_SWP(cpu, opcode);
return; }
arm_op_017000A0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_LSR(cpu, val ,shift_amnt, 1);
}
alu_CMN(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_017000B0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = (opcode & 0xF) | (((opcode >> 8) & 0xF) << 4);
u32 addr = *rn;
addr += -offset;
*rd = readHalfWordN(cpu, addr);
if(addr & 1)
*rd = (*rd >> 8) | (*rd << 24);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_017000C0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_ASR(cpu, val, shift_amnt, 1);
}
alu_CMN(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_017000D0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = (opcode & 0xF) | (((opcode >> 8) & 0xF) << 4);
u32 addr = *rn;
addr += -offset;
*rd = readByteN(cpu, addr);
if(*rd & 0x80)
*rd |= 0xFFFFFF00;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_017000E0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 1) : alu_ROR(cpu, val, shift_amnt, 1);
}
alu_CMN(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_017000F0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = (opcode & 0xF) | (((opcode >> 8) & 0xF) << 4);
u32 addr = *rn;
addr += -offset;
*rd = readHalfWordN(cpu, addr);
if(*rd & 0x8000)
*rd |= 0xFFFF0000;
if(addr & 1)
*rd = (*rd >> 8) | (*rd & 0x00800000 ? 0xFF000000 : 0);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_01800000: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = alu_LSL(cpu, val, shift_amnt, 0);
}
alu_ORR(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01800010: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_LSL(cpu, val, shift_amnt, 0);
}
if(rn_idx == 15)
rn += 4;
alu_ORR(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01800020: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_LSR(cpu, val ,shift_amnt, 0);
}
alu_ORR(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01800030: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_LSR(cpu, val ,shift_amnt, 0);
}
if(rn_idx == 15)
rn += 4;
alu_ORR(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01800040: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_ASR(cpu, val, shift_amnt, 0);
}
alu_ORR(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01800050: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_ASR(cpu, val, shift_amnt, 0);
}
if(rn_idx == 15)
rn += 4;
alu_ORR(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01800060: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
alu_ORR(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01800070: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_ROR(cpu, val, shift_amnt, 0);
}
if(rn_idx == 15)
rn += 4;
alu_ORR(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01800080: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = alu_LSL(cpu, val, shift_amnt, 0);
}
alu_ORR(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01800090: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = cpu->r[opcode & 0xF];
u32 addr = *rn;
addr += offset;
alu_SWP(cpu, opcode);
return; }
arm_op_018000A0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_LSR(cpu, val ,shift_amnt, 0);
}
alu_ORR(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_018000B0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = cpu->r[opcode & 0xF];
u32 addr = *rn;
addr += offset;
writeHalfWordN(cpu, addr, *rd);
return; }
arm_op_018000C0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_ASR(cpu, val, shift_amnt, 0);
}
alu_ORR(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_018000D0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = cpu->r[opcode & 0xF];
u32 addr = *rn;
addr += offset;
writeByteN(cpu, addr, *rd);
return; }
arm_op_018000E0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
alu_ORR(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_018000F0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = cpu->r[opcode & 0xF];
u32 addr = *rn;
addr += offset;
writeHalfWordN(cpu, addr, *rd);
return; }
arm_op_01900000: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = alu_LSL(cpu, val, shift_amnt, 1);
}
alu_ORR(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01900010: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_LSL(cpu, val, shift_amnt, 1);
}
if(rn_idx == 15)
rn += 4;
alu_ORR(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01900020: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_LSR(cpu, val ,shift_amnt, 1);
}
alu_ORR(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01900030: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_LSR(cpu, val ,shift_amnt, 1);
}
if(rn_idx == 15)
rn += 4;
alu_ORR(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01900040: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_ASR(cpu, val, shift_amnt, 1);
}
alu_ORR(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01900050: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_ASR(cpu, val, shift_amnt, 1);
}
if(rn_idx == 15)
rn += 4;
alu_ORR(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01900060: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 1) : alu_ROR(cpu, val, shift_amnt, 1);
}
alu_ORR(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01900070: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_ROR(cpu, val, shift_amnt, 1);
}
if(rn_idx == 15)
rn += 4;
alu_ORR(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01900080: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = alu_LSL(cpu, val, shift_amnt, 1);
}
alu_ORR(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01900090: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = cpu->r[opcode & 0xF];
u32 addr = *rn;
addr += offset;
alu_SWP(cpu, opcode);
return; }
arm_op_019000A0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_LSR(cpu, val ,shift_amnt, 1);
}
alu_ORR(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_019000B0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = cpu->r[opcode & 0xF];
u32 addr = *rn;
addr += offset;
*rd = readHalfWordN(cpu, addr);
if(addr & 1)
*rd = (*rd >> 8) | (*rd << 24);
return; }
arm_op_019000C0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_ASR(cpu, val, shift_amnt, 1);
}
alu_ORR(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_019000D0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = cpu->r[opcode & 0xF];
u32 addr = *rn;
addr += offset;
*rd = readByteN(cpu, addr);
if(*rd & 0x80)
*rd |= 0xFFFFFF00;
return; }
arm_op_019000E0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 1) : alu_ROR(cpu, val, shift_amnt, 1);
}
alu_ORR(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_019000F0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = cpu->r[opcode & 0xF];
u32 addr = *rn;
addr += offset;
*rd = readHalfWordN(cpu, addr);
if(*rd & 0x8000)
*rd |= 0xFFFF0000;
if(addr & 1)
*rd = (*rd >> 8) | (*rd & 0x00800000 ? 0xFF000000 : 0);
return; }
arm_op_01A00000: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = alu_LSL(cpu, val, shift_amnt, 0);
}
alu_MOV(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01A00010: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_LSL(cpu, val, shift_amnt, 0);
}
if(rn_idx == 15)
rn += 4;
alu_MOV(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01A00020: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_LSR(cpu, val ,shift_amnt, 0);
}
alu_MOV(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01A00030: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_LSR(cpu, val ,shift_amnt, 0);
}
if(rn_idx == 15)
rn += 4;
alu_MOV(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01A00040: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_ASR(cpu, val, shift_amnt, 0);
}
alu_MOV(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01A00050: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_ASR(cpu, val, shift_amnt, 0);
}
if(rn_idx == 15)
rn += 4;
alu_MOV(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01A00060: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
alu_MOV(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01A00070: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_ROR(cpu, val, shift_amnt, 0);
}
if(rn_idx == 15)
rn += 4;
alu_MOV(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01A00080: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = alu_LSL(cpu, val, shift_amnt, 0);
}
alu_MOV(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01A00090: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = cpu->r[opcode & 0xF];
u32 addr = *rn;
addr += offset;
alu_SWP(cpu, opcode);
return; }
arm_op_01A000A0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_LSR(cpu, val ,shift_amnt, 0);
}
alu_MOV(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01A000B0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = cpu->r[opcode & 0xF];
u32 addr = *rn;
addr += offset;
writeHalfWordN(cpu, addr, *rd);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_01A000C0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_ASR(cpu, val, shift_amnt, 0);
}
alu_MOV(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01A000D0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = cpu->r[opcode & 0xF];
u32 addr = *rn;
addr += offset;
writeByteN(cpu, addr, *rd);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_01A000E0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
alu_MOV(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01A000F0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = cpu->r[opcode & 0xF];
u32 addr = *rn;
addr += offset;
writeHalfWordN(cpu, addr, *rd);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_01B00000: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = alu_LSL(cpu, val, shift_amnt, 1);
}
alu_MOV(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01B00010: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_LSL(cpu, val, shift_amnt, 1);
}
if(rn_idx == 15)
rn += 4;
alu_MOV(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01B00020: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_LSR(cpu, val ,shift_amnt, 1);
}
alu_MOV(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01B00030: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_LSR(cpu, val ,shift_amnt, 1);
}
if(rn_idx == 15)
rn += 4;
alu_MOV(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01B00040: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_ASR(cpu, val, shift_amnt, 1);
}
alu_MOV(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01B00050: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_ASR(cpu, val, shift_amnt, 1);
}
if(rn_idx == 15)
rn += 4;
alu_MOV(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01B00060: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 1) : alu_ROR(cpu, val, shift_amnt, 1);
}
alu_MOV(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01B00070: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_ROR(cpu, val, shift_amnt, 1);
}
if(rn_idx == 15)
rn += 4;
alu_MOV(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01B00080: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = alu_LSL(cpu, val, shift_amnt, 1);
}
alu_MOV(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01B00090: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = cpu->r[opcode & 0xF];
u32 addr = *rn;
addr += offset;
alu_SWP(cpu, opcode);
return; }
arm_op_01B000A0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_LSR(cpu, val ,shift_amnt, 1);
}
alu_MOV(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01B000B0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = cpu->r[opcode & 0xF];
u32 addr = *rn;
addr += offset;
*rd = readHalfWordN(cpu, addr);
if(addr & 1)
*rd = (*rd >> 8) | (*rd << 24);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_01B000C0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_ASR(cpu, val, shift_amnt, 1);
}
alu_MOV(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01B000D0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = cpu->r[opcode & 0xF];
u32 addr = *rn;
addr += offset;
*rd = readByteN(cpu, addr);
if(*rd & 0x80)
*rd |= 0xFFFFFF00;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_01B000E0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 1) : alu_ROR(cpu, val, shift_amnt, 1);
}
alu_MOV(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01B000F0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = cpu->r[opcode & 0xF];
u32 addr = *rn;
addr += offset;
*rd = readHalfWordN(cpu, addr);
if(*rd & 0x8000)
*rd |= 0xFFFF0000;
if(addr & 1)
*rd = (*rd >> 8) | (*rd & 0x00800000 ? 0xFF000000 : 0);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_01C00000: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = alu_LSL(cpu, val, shift_amnt, 0);
}
alu_BIC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01C00010: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_LSL(cpu, val, shift_amnt, 0);
}
if(rn_idx == 15)
rn += 4;
alu_BIC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01C00020: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_LSR(cpu, val ,shift_amnt, 0);
}
alu_BIC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01C00030: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_LSR(cpu, val ,shift_amnt, 0);
}
if(rn_idx == 15)
rn += 4;
alu_BIC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01C00040: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_ASR(cpu, val, shift_amnt, 0);
}
alu_BIC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01C00050: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_ASR(cpu, val, shift_amnt, 0);
}
if(rn_idx == 15)
rn += 4;
alu_BIC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01C00060: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
alu_BIC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01C00070: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_ROR(cpu, val, shift_amnt, 0);
}
if(rn_idx == 15)
rn += 4;
alu_BIC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01C00080: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = alu_LSL(cpu, val, shift_amnt, 0);
}
alu_BIC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01C00090: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = (opcode & 0xF) | (((opcode >> 8) & 0xF) << 4);
u32 addr = *rn;
addr += offset;
alu_SWP(cpu, opcode);
return; }
arm_op_01C000A0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_LSR(cpu, val ,shift_amnt, 0);
}
alu_BIC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01C000B0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = (opcode & 0xF) | (((opcode >> 8) & 0xF) << 4);
u32 addr = *rn;
addr += offset;
writeHalfWordN(cpu, addr, *rd);
return; }
arm_op_01C000C0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_ASR(cpu, val, shift_amnt, 0);
}
alu_BIC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01C000D0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = (opcode & 0xF) | (((opcode >> 8) & 0xF) << 4);
u32 addr = *rn;
addr += offset;
writeByteN(cpu, addr, *rd);
return; }
arm_op_01C000E0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
alu_BIC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01C000F0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = (opcode & 0xF) | (((opcode >> 8) & 0xF) << 4);
u32 addr = *rn;
addr += offset;
writeHalfWordN(cpu, addr, *rd);
return; }
arm_op_01D00000: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = alu_LSL(cpu, val, shift_amnt, 1);
}
alu_BIC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01D00010: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_LSL(cpu, val, shift_amnt, 1);
}
if(rn_idx == 15)
rn += 4;
alu_BIC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01D00020: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_LSR(cpu, val ,shift_amnt, 1);
}
alu_BIC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01D00030: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_LSR(cpu, val ,shift_amnt, 1);
}
if(rn_idx == 15)
rn += 4;
alu_BIC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01D00040: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_ASR(cpu, val, shift_amnt, 1);
}
alu_BIC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01D00050: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_ASR(cpu, val, shift_amnt, 1);
}
if(rn_idx == 15)
rn += 4;
alu_BIC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01D00060: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 1) : alu_ROR(cpu, val, shift_amnt, 1);
}
alu_BIC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01D00070: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_ROR(cpu, val, shift_amnt, 1);
}
if(rn_idx == 15)
rn += 4;
alu_BIC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01D00080: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = alu_LSL(cpu, val, shift_amnt, 1);
}
alu_BIC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01D00090: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = (opcode & 0xF) | (((opcode >> 8) & 0xF) << 4);
u32 addr = *rn;
addr += offset;
alu_SWP(cpu, opcode);
return; }
arm_op_01D000A0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_LSR(cpu, val ,shift_amnt, 1);
}
alu_BIC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01D000B0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = (opcode & 0xF) | (((opcode >> 8) & 0xF) << 4);
u32 addr = *rn;
addr += offset;
*rd = readHalfWordN(cpu, addr);
if(addr & 1)
*rd = (*rd >> 8) | (*rd << 24);
return; }
arm_op_01D000C0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_ASR(cpu, val, shift_amnt, 1);
}
alu_BIC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01D000D0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = (opcode & 0xF) | (((opcode >> 8) & 0xF) << 4);
u32 addr = *rn;
addr += offset;
*rd = readByteN(cpu, addr);
if(*rd & 0x80)
*rd |= 0xFFFFFF00;
return; }
arm_op_01D000E0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 1) : alu_ROR(cpu, val, shift_amnt, 1);
}
alu_BIC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01D000F0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = (opcode & 0xF) | (((opcode >> 8) & 0xF) << 4);
u32 addr = *rn;
addr += offset;
*rd = readHalfWordN(cpu, addr);
if(*rd & 0x8000)
*rd |= 0xFFFF0000;
if(addr & 1)
*rd = (*rd >> 8) | (*rd & 0x00800000 ? 0xFF000000 : 0);
return; }
arm_op_01E00000: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = alu_LSL(cpu, val, shift_amnt, 0);
}
alu_MVN(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01E00010: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_LSL(cpu, val, shift_amnt, 0);
}
if(rn_idx == 15)
rn += 4;
alu_MVN(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01E00020: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_LSR(cpu, val ,shift_amnt, 0);
}
alu_MVN(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01E00030: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_LSR(cpu, val ,shift_amnt, 0);
}
if(rn_idx == 15)
rn += 4;
alu_MVN(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01E00040: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_ASR(cpu, val, shift_amnt, 0);
}
alu_MVN(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01E00050: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_ASR(cpu, val, shift_amnt, 0);
}
if(rn_idx == 15)
rn += 4;
alu_MVN(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01E00060: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
alu_MVN(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01E00070: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_ROR(cpu, val, shift_amnt, 0);
}
if(rn_idx == 15)
rn += 4;
alu_MVN(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01E00080: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = alu_LSL(cpu, val, shift_amnt, 0);
}
alu_MVN(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01E00090: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = (opcode & 0xF) | (((opcode >> 8) & 0xF) << 4);
u32 addr = *rn;
addr += offset;
alu_SWP(cpu, opcode);
return; }
arm_op_01E000A0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_LSR(cpu, val ,shift_amnt, 0);
}
alu_MVN(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01E000B0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = (opcode & 0xF) | (((opcode >> 8) & 0xF) << 4);
u32 addr = *rn;
addr += offset;
writeHalfWordN(cpu, addr, *rd);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_01E000C0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_ASR(cpu, val, shift_amnt, 0);
}
alu_MVN(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01E000D0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = (opcode & 0xF) | (((opcode >> 8) & 0xF) << 4);
u32 addr = *rn;
addr += offset;
writeByteN(cpu, addr, *rd);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_01E000E0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
alu_MVN(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01E000F0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = (opcode & 0xF) | (((opcode >> 8) & 0xF) << 4);
u32 addr = *rn;
addr += offset;
writeHalfWordN(cpu, addr, *rd);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_01F00000: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = alu_LSL(cpu, val, shift_amnt, 1);
}
alu_MVN(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01F00010: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_LSL(cpu, val, shift_amnt, 1);
}
if(rn_idx == 15)
rn += 4;
alu_MVN(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01F00020: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_LSR(cpu, val ,shift_amnt, 1);
}
alu_MVN(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01F00030: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_LSR(cpu, val ,shift_amnt, 1);
}
if(rn_idx == 15)
rn += 4;
alu_MVN(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01F00040: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_ASR(cpu, val, shift_amnt, 1);
}
alu_MVN(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01F00050: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_ASR(cpu, val, shift_amnt, 1);
}
if(rn_idx == 15)
rn += 4;
alu_MVN(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01F00060: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 1) : alu_ROR(cpu, val, shift_amnt, 1);
}
alu_MVN(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01F00070: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
op2 = alu_ROR(cpu, val, shift_amnt, 1);
}
if(rn_idx == 15)
rn += 4;
alu_MVN(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01F00080: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = alu_LSL(cpu, val, shift_amnt, 1);
}
alu_MVN(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01F00090: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = (opcode & 0xF) | (((opcode >> 8) & 0xF) << 4);
u32 addr = *rn;
addr += offset;
alu_SWP(cpu, opcode);
return; }
arm_op_01F000A0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_LSR(cpu, val ,shift_amnt, 1);
}
alu_MVN(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01F000B0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = (opcode & 0xF) | (((opcode >> 8) & 0xF) << 4);
u32 addr = *rn;
addr += offset;
*rd = readHalfWordN(cpu, addr);
if(addr & 1)
*rd = (*rd >> 8) | (*rd << 24);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_01F000C0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
op2 = alu_ASR(cpu, val, shift_amnt, 1);
}
alu_MVN(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01F000D0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = (opcode & 0xF) | (((opcode >> 8) & 0xF) << 4);
u32 addr = *rn;
addr += offset;
*rd = readByteN(cpu, addr);
if(*rd & 0x80)
*rd |= 0xFFFFFF00;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_01F000E0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
op2 = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 1) : alu_ROR(cpu, val, shift_amnt, 1);
}
alu_MVN(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_01F000F0: {
u32 offset;
u32* rd = &cpu->r[(opcode >> 12) & 0xF];
u32* rn = &cpu->r[(opcode >> 16) & 0xF];
offset = (opcode & 0xF) | (((opcode >> 8) & 0xF) << 4);
u32 addr = *rn;
addr += offset;
*rd = readHalfWordN(cpu, addr);
if(*rd & 0x8000)
*rd |= 0xFFFF0000;
if(addr & 1)
*rd = (*rd >> 8) | (*rd & 0x00800000 ? 0xFF000000 : 0);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_02000000: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_AND(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02000010: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_AND(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02000020: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_AND(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02000030: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_AND(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02000040: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_AND(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02000050: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_AND(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02000060: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_AND(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02000070: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_AND(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02000080: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_AND(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02000090: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_AND(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_020000A0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_AND(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_020000B0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_AND(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_020000C0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_AND(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_020000D0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_AND(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_020000E0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_AND(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_020000F0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_AND(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02100000: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_AND(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02100010: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_AND(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02100020: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_AND(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02100030: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_AND(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02100040: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_AND(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02100050: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_AND(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02100060: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_AND(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02100070: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_AND(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02100080: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_AND(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02100090: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_AND(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_021000A0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_AND(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_021000B0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_AND(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_021000C0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_AND(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_021000D0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_AND(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_021000E0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_AND(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_021000F0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_AND(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02200000: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_EOR(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02200010: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_EOR(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02200020: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_EOR(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02200030: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_EOR(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02200040: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_EOR(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02200050: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_EOR(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02200060: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_EOR(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02200070: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_EOR(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02200080: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_EOR(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02200090: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_EOR(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_022000A0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_EOR(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_022000B0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_EOR(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_022000C0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_EOR(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_022000D0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_EOR(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_022000E0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_EOR(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_022000F0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_EOR(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02300000: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_EOR(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02300010: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_EOR(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02300020: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_EOR(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02300030: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_EOR(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02300040: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_EOR(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02300050: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_EOR(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02300060: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_EOR(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02300070: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_EOR(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02300080: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_EOR(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02300090: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_EOR(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_023000A0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_EOR(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_023000B0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_EOR(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_023000C0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_EOR(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_023000D0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_EOR(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_023000E0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_EOR(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_023000F0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_EOR(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02400000: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_SUB(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02400010: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_SUB(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02400020: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_SUB(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02400030: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_SUB(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02400040: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_SUB(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02400050: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_SUB(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02400060: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_SUB(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02400070: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_SUB(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02400080: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_SUB(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02400090: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_SUB(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_024000A0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_SUB(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_024000B0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_SUB(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_024000C0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_SUB(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_024000D0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_SUB(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_024000E0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_SUB(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_024000F0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_SUB(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02500000: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_SUB(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02500010: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_SUB(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02500020: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_SUB(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02500030: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_SUB(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02500040: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_SUB(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02500050: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_SUB(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02500060: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_SUB(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02500070: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_SUB(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02500080: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_SUB(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02500090: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_SUB(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_025000A0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_SUB(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_025000B0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_SUB(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_025000C0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_SUB(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_025000D0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_SUB(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_025000E0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_SUB(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_025000F0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_SUB(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02600000: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_RSB(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02600010: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_RSB(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02600020: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_RSB(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02600030: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_RSB(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02600040: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_RSB(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02600050: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_RSB(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02600060: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_RSB(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02600070: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_RSB(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02600080: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_RSB(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02600090: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_RSB(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_026000A0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_RSB(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_026000B0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_RSB(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_026000C0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_RSB(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_026000D0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_RSB(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_026000E0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_RSB(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_026000F0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_RSB(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02700000: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_RSB(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02700010: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_RSB(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02700020: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_RSB(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02700030: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_RSB(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02700040: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_RSB(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02700050: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_RSB(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02700060: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_RSB(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02700070: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_RSB(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02700080: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_RSB(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02700090: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_RSB(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_027000A0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_RSB(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_027000B0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_RSB(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_027000C0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_RSB(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_027000D0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_RSB(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_027000E0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_RSB(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_027000F0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_RSB(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02800000: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_ADD(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02800010: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_ADD(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02800020: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_ADD(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02800030: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_ADD(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02800040: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_ADD(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02800050: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_ADD(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02800060: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_ADD(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02800070: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_ADD(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02800080: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_ADD(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02800090: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_ADD(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_028000A0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_ADD(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_028000B0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_ADD(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_028000C0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_ADD(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_028000D0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_ADD(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_028000E0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_ADD(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_028000F0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_ADD(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02900000: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_ADD(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02900010: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_ADD(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02900020: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_ADD(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02900030: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_ADD(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02900040: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_ADD(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02900050: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_ADD(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02900060: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_ADD(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02900070: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_ADD(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02900080: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_ADD(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02900090: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_ADD(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_029000A0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_ADD(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_029000B0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_ADD(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_029000C0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_ADD(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_029000D0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_ADD(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_029000E0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_ADD(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_029000F0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_ADD(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02A00000: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_ADC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02A00010: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_ADC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02A00020: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_ADC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02A00030: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_ADC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02A00040: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_ADC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02A00050: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_ADC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02A00060: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_ADC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02A00070: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_ADC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02A00080: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_ADC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02A00090: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_ADC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02A000A0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_ADC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02A000B0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_ADC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02A000C0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_ADC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02A000D0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_ADC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02A000E0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_ADC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02A000F0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_ADC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02B00000: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_ADC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02B00010: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_ADC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02B00020: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_ADC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02B00030: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_ADC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02B00040: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_ADC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02B00050: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_ADC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02B00060: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_ADC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02B00070: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_ADC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02B00080: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_ADC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02B00090: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_ADC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02B000A0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_ADC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02B000B0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_ADC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02B000C0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_ADC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02B000D0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_ADC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02B000E0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_ADC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02B000F0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_ADC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02C00000: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_SBC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02C00010: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_SBC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02C00020: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_SBC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02C00030: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_SBC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02C00040: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_SBC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02C00050: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_SBC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02C00060: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_SBC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02C00070: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_SBC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02C00080: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_SBC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02C00090: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_SBC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02C000A0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_SBC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02C000B0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_SBC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02C000C0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_SBC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02C000D0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_SBC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02C000E0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_SBC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02C000F0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
cpu->C_FLAG = old_carry;
alu_SBC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02D00000: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_SBC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02D00010: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_SBC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02D00020: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_SBC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02D00030: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_SBC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02D00040: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_SBC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02D00050: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_SBC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02D00060: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_SBC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02D00070: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_SBC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02D00080: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_SBC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02D00090: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_SBC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02D000A0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_SBC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02D000B0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_SBC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02D000C0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_SBC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02D000D0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_SBC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02D000E0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_SBC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02D000F0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
cpu->C_FLAG = old_carry;
alu_SBC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02E00000: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_RSC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02E00010: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_RSC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02E00020: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_RSC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02E00030: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_RSC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02E00040: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_RSC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02E00050: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_RSC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02E00060: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_RSC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02E00070: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_RSC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02E00080: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_RSC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02E00090: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_RSC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02E000A0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_RSC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02E000B0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_RSC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02E000C0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_RSC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02E000D0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_RSC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02E000E0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_RSC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02E000F0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_RSC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02F00000: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_RSC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02F00010: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_RSC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02F00020: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_RSC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02F00030: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_RSC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02F00040: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_RSC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02F00050: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_RSC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02F00060: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_RSC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02F00070: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_RSC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02F00080: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_RSC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02F00090: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_RSC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02F000A0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_RSC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02F000B0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_RSC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02F000C0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_RSC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02F000D0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_RSC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02F000E0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_RSC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_02F000F0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_RSC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03000000: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_TST(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03000010: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_TST(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03000020: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_TST(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03000030: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_TST(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03000040: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_TST(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03000050: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_TST(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03000060: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_TST(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03000070: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_TST(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03000080: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_TST(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03000090: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_TST(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_030000A0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_TST(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_030000B0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_TST(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_030000C0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_TST(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_030000D0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_TST(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_030000E0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_TST(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_030000F0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_TST(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03100000: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_TST(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03100010: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_TST(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03100020: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_TST(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03100030: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_TST(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03100040: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_TST(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03100050: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_TST(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03100060: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_TST(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03100070: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_TST(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03100080: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_TST(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03100090: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_TST(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_031000A0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_TST(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_031000B0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_TST(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_031000C0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_TST(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_031000D0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_TST(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_031000E0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_TST(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_031000F0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_TST(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03200000: {
u32 operand;
u8 field_mask = (opcode >> 16) & 0xF;
u32 mask = 0;
if(field_mask & 0b1000)
mask |= 0xFF000000;
if(field_mask & 0b1)
mask |= 0xFF;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
operand = alu_ROR(cpu, val, rot_amnt, 0);
}
saveBankedReg(cpu);
cpu->CPSR = (cpu->CPSR & ~mask) | (operand & mask);
loadBankedReg(cpu);
return; }
arm_op_03200010: {
u32 operand;
u8 field_mask = (opcode >> 16) & 0xF;
u32 mask = 0;
if(field_mask & 0b1000)
mask |= 0xFF000000;
if(field_mask & 0b1)
mask |= 0xFF;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
operand = alu_ROR(cpu, val, rot_amnt, 0);
}
saveBankedReg(cpu);
cpu->CPSR = (cpu->CPSR & ~mask) | (operand & mask);
loadBankedReg(cpu);
return; }
arm_op_03200020: {
u32 operand;
u8 field_mask = (opcode >> 16) & 0xF;
u32 mask = 0;
if(field_mask & 0b1000)
mask |= 0xFF000000;
if(field_mask & 0b1)
mask |= 0xFF;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
operand = alu_ROR(cpu, val, rot_amnt, 0);
}
saveBankedReg(cpu);
cpu->CPSR = (cpu->CPSR & ~mask) | (operand & mask);
loadBankedReg(cpu);
return; }
arm_op_03200030: {
u32 operand;
u8 field_mask = (opcode >> 16) & 0xF;
u32 mask = 0;
if(field_mask & 0b1000)
mask |= 0xFF000000;
if(field_mask & 0b1)
mask |= 0xFF;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
operand = alu_ROR(cpu, val, rot_amnt, 0);
}
saveBankedReg(cpu);
cpu->CPSR = (cpu->CPSR & ~mask) | (operand & mask);
loadBankedReg(cpu);
return; }
arm_op_03200040: {
u32 operand;
u8 field_mask = (opcode >> 16) & 0xF;
u32 mask = 0;
if(field_mask & 0b1000)
mask |= 0xFF000000;
if(field_mask & 0b1)
mask |= 0xFF;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
operand = alu_ROR(cpu, val, rot_amnt, 0);
}
saveBankedReg(cpu);
cpu->CPSR = (cpu->CPSR & ~mask) | (operand & mask);
loadBankedReg(cpu);
return; }
arm_op_03200050: {
u32 operand;
u8 field_mask = (opcode >> 16) & 0xF;
u32 mask = 0;
if(field_mask & 0b1000)
mask |= 0xFF000000;
if(field_mask & 0b1)
mask |= 0xFF;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
operand = alu_ROR(cpu, val, rot_amnt, 0);
}
saveBankedReg(cpu);
cpu->CPSR = (cpu->CPSR & ~mask) | (operand & mask);
loadBankedReg(cpu);
return; }
arm_op_03200060: {
u32 operand;
u8 field_mask = (opcode >> 16) & 0xF;
u32 mask = 0;
if(field_mask & 0b1000)
mask |= 0xFF000000;
if(field_mask & 0b1)
mask |= 0xFF;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
operand = alu_ROR(cpu, val, rot_amnt, 0);
}
saveBankedReg(cpu);
cpu->CPSR = (cpu->CPSR & ~mask) | (operand & mask);
loadBankedReg(cpu);
return; }
arm_op_03200070: {
u32 operand;
u8 field_mask = (opcode >> 16) & 0xF;
u32 mask = 0;
if(field_mask & 0b1000)
mask |= 0xFF000000;
if(field_mask & 0b1)
mask |= 0xFF;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
operand = alu_ROR(cpu, val, rot_amnt, 0);
}
saveBankedReg(cpu);
cpu->CPSR = (cpu->CPSR & ~mask) | (operand & mask);
loadBankedReg(cpu);
return; }
arm_op_03200080: {
u32 operand;
u8 field_mask = (opcode >> 16) & 0xF;
u32 mask = 0;
if(field_mask & 0b1000)
mask |= 0xFF000000;
if(field_mask & 0b1)
mask |= 0xFF;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
operand = alu_ROR(cpu, val, rot_amnt, 0);
}
saveBankedReg(cpu);
cpu->CPSR = (cpu->CPSR & ~mask) | (operand & mask);
loadBankedReg(cpu);
return; }
arm_op_03200090: {
u32 operand;
u8 field_mask = (opcode >> 16) & 0xF;
u32 mask = 0;
if(field_mask & 0b1000)
mask |= 0xFF000000;
if(field_mask & 0b1)
mask |= 0xFF;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
operand = alu_ROR(cpu, val, rot_amnt, 0);
}
saveBankedReg(cpu);
cpu->CPSR = (cpu->CPSR & ~mask) | (operand & mask);
loadBankedReg(cpu);
return; }
arm_op_032000A0: {
u32 operand;
u8 field_mask = (opcode >> 16) & 0xF;
u32 mask = 0;
if(field_mask & 0b1000)
mask |= 0xFF000000;
if(field_mask & 0b1)
mask |= 0xFF;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
operand = alu_ROR(cpu, val, rot_amnt, 0);
}
saveBankedReg(cpu);
cpu->CPSR = (cpu->CPSR & ~mask) | (operand & mask);
loadBankedReg(cpu);
return; }
arm_op_032000B0: {
u32 operand;
u8 field_mask = (opcode >> 16) & 0xF;
u32 mask = 0;
if(field_mask & 0b1000)
mask |= 0xFF000000;
if(field_mask & 0b1)
mask |= 0xFF;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
operand = alu_ROR(cpu, val, rot_amnt, 0);
}
saveBankedReg(cpu);
cpu->CPSR = (cpu->CPSR & ~mask) | (operand & mask);
loadBankedReg(cpu);
return; }
arm_op_032000C0: {
u32 operand;
u8 field_mask = (opcode >> 16) & 0xF;
u32 mask = 0;
if(field_mask & 0b1000)
mask |= 0xFF000000;
if(field_mask & 0b1)
mask |= 0xFF;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
operand = alu_ROR(cpu, val, rot_amnt, 0);
}
saveBankedReg(cpu);
cpu->CPSR = (cpu->CPSR & ~mask) | (operand & mask);
loadBankedReg(cpu);
return; }
arm_op_032000D0: {
u32 operand;
u8 field_mask = (opcode >> 16) & 0xF;
u32 mask = 0;
if(field_mask & 0b1000)
mask |= 0xFF000000;
if(field_mask & 0b1)
mask |= 0xFF;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
operand = alu_ROR(cpu, val, rot_amnt, 0);
}
saveBankedReg(cpu);
cpu->CPSR = (cpu->CPSR & ~mask) | (operand & mask);
loadBankedReg(cpu);
return; }
arm_op_032000E0: {
u32 operand;
u8 field_mask = (opcode >> 16) & 0xF;
u32 mask = 0;
if(field_mask & 0b1000)
mask |= 0xFF000000;
if(field_mask & 0b1)
mask |= 0xFF;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
operand = alu_ROR(cpu, val, rot_amnt, 0);
}
saveBankedReg(cpu);
cpu->CPSR = (cpu->CPSR & ~mask) | (operand & mask);
loadBankedReg(cpu);
return; }
arm_op_032000F0: {
u32 operand;
u8 field_mask = (opcode >> 16) & 0xF;
u32 mask = 0;
if(field_mask & 0b1000)
mask |= 0xFF000000;
if(field_mask & 0b1)
mask |= 0xFF;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
operand = alu_ROR(cpu, val, rot_amnt, 0);
}
saveBankedReg(cpu);
cpu->CPSR = (cpu->CPSR & ~mask) | (operand & mask);
loadBankedReg(cpu);
return; }
arm_op_03300000: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_TEQ(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03300010: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_TEQ(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03300020: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_TEQ(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03300030: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_TEQ(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03300040: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_TEQ(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03300050: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_TEQ(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03300060: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_TEQ(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03300070: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_TEQ(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03300080: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_TEQ(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03300090: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_TEQ(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_033000A0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_TEQ(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_033000B0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_TEQ(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_033000C0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_TEQ(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_033000D0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_TEQ(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_033000E0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_TEQ(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_033000F0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_TEQ(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03400000: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_CMP(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03400010: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_CMP(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03400020: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_CMP(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03400030: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_CMP(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03400040: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_CMP(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03400050: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_CMP(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03400060: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_CMP(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03400070: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_CMP(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03400080: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_CMP(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03400090: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_CMP(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_034000A0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_CMP(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_034000B0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_CMP(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_034000C0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_CMP(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_034000D0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_CMP(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_034000E0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_CMP(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_034000F0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_CMP(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03500000: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_CMP(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03500010: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_CMP(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03500020: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_CMP(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03500030: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_CMP(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03500040: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_CMP(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03500050: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_CMP(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03500060: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_CMP(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03500070: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_CMP(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03500080: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_CMP(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03500090: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_CMP(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_035000A0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_CMP(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_035000B0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_CMP(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_035000C0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_CMP(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_035000D0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_CMP(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_035000E0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_CMP(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_035000F0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_CMP(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03600000: {
u32 operand;
u8 field_mask = (opcode >> 16) & 0xF;
u32 mask = 0;
if(field_mask & 0b1000)
mask |= 0xFF000000;
if(field_mask & 0b1)
mask |= 0xFF;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
operand = alu_ROR(cpu, val, rot_amnt, 0);
}
u32* spsr = getSPSR(cpu);
*spsr = (*spsr & ~mask) | (operand & mask);
return; }
arm_op_03600010: {
u32 operand;
u8 field_mask = (opcode >> 16) & 0xF;
u32 mask = 0;
if(field_mask & 0b1000)
mask |= 0xFF000000;
if(field_mask & 0b1)
mask |= 0xFF;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
operand = alu_ROR(cpu, val, rot_amnt, 0);
}
u32* spsr = getSPSR(cpu);
*spsr = (*spsr & ~mask) | (operand & mask);
return; }
arm_op_03600020: {
u32 operand;
u8 field_mask = (opcode >> 16) & 0xF;
u32 mask = 0;
if(field_mask & 0b1000)
mask |= 0xFF000000;
if(field_mask & 0b1)
mask |= 0xFF;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
operand = alu_ROR(cpu, val, rot_amnt, 0);
}
u32* spsr = getSPSR(cpu);
*spsr = (*spsr & ~mask) | (operand & mask);
return; }
arm_op_03600030: {
u32 operand;
u8 field_mask = (opcode >> 16) & 0xF;
u32 mask = 0;
if(field_mask & 0b1000)
mask |= 0xFF000000;
if(field_mask & 0b1)
mask |= 0xFF;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
operand = alu_ROR(cpu, val, rot_amnt, 0);
}
u32* spsr = getSPSR(cpu);
*spsr = (*spsr & ~mask) | (operand & mask);
return; }
arm_op_03600040: {
u32 operand;
u8 field_mask = (opcode >> 16) & 0xF;
u32 mask = 0;
if(field_mask & 0b1000)
mask |= 0xFF000000;
if(field_mask & 0b1)
mask |= 0xFF;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
operand = alu_ROR(cpu, val, rot_amnt, 0);
}
u32* spsr = getSPSR(cpu);
*spsr = (*spsr & ~mask) | (operand & mask);
return; }
arm_op_03600050: {
u32 operand;
u8 field_mask = (opcode >> 16) & 0xF;
u32 mask = 0;
if(field_mask & 0b1000)
mask |= 0xFF000000;
if(field_mask & 0b1)
mask |= 0xFF;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
operand = alu_ROR(cpu, val, rot_amnt, 0);
}
u32* spsr = getSPSR(cpu);
*spsr = (*spsr & ~mask) | (operand & mask);
return; }
arm_op_03600060: {
u32 operand;
u8 field_mask = (opcode >> 16) & 0xF;
u32 mask = 0;
if(field_mask & 0b1000)
mask |= 0xFF000000;
if(field_mask & 0b1)
mask |= 0xFF;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
operand = alu_ROR(cpu, val, rot_amnt, 0);
}
u32* spsr = getSPSR(cpu);
*spsr = (*spsr & ~mask) | (operand & mask);
return; }
arm_op_03600070: {
u32 operand;
u8 field_mask = (opcode >> 16) & 0xF;
u32 mask = 0;
if(field_mask & 0b1000)
mask |= 0xFF000000;
if(field_mask & 0b1)
mask |= 0xFF;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
operand = alu_ROR(cpu, val, rot_amnt, 0);
}
u32* spsr = getSPSR(cpu);
*spsr = (*spsr & ~mask) | (operand & mask);
return; }
arm_op_03600080: {
u32 operand;
u8 field_mask = (opcode >> 16) & 0xF;
u32 mask = 0;
if(field_mask & 0b1000)
mask |= 0xFF000000;
if(field_mask & 0b1)
mask |= 0xFF;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
operand = alu_ROR(cpu, val, rot_amnt, 0);
}
u32* spsr = getSPSR(cpu);
*spsr = (*spsr & ~mask) | (operand & mask);
return; }
arm_op_03600090: {
u32 operand;
u8 field_mask = (opcode >> 16) & 0xF;
u32 mask = 0;
if(field_mask & 0b1000)
mask |= 0xFF000000;
if(field_mask & 0b1)
mask |= 0xFF;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
operand = alu_ROR(cpu, val, rot_amnt, 0);
}
u32* spsr = getSPSR(cpu);
*spsr = (*spsr & ~mask) | (operand & mask);
return; }
arm_op_036000A0: {
u32 operand;
u8 field_mask = (opcode >> 16) & 0xF;
u32 mask = 0;
if(field_mask & 0b1000)
mask |= 0xFF000000;
if(field_mask & 0b1)
mask |= 0xFF;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
operand = alu_ROR(cpu, val, rot_amnt, 0);
}
u32* spsr = getSPSR(cpu);
*spsr = (*spsr & ~mask) | (operand & mask);
return; }
arm_op_036000B0: {
u32 operand;
u8 field_mask = (opcode >> 16) & 0xF;
u32 mask = 0;
if(field_mask & 0b1000)
mask |= 0xFF000000;
if(field_mask & 0b1)
mask |= 0xFF;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
operand = alu_ROR(cpu, val, rot_amnt, 0);
}
u32* spsr = getSPSR(cpu);
*spsr = (*spsr & ~mask) | (operand & mask);
return; }
arm_op_036000C0: {
u32 operand;
u8 field_mask = (opcode >> 16) & 0xF;
u32 mask = 0;
if(field_mask & 0b1000)
mask |= 0xFF000000;
if(field_mask & 0b1)
mask |= 0xFF;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
operand = alu_ROR(cpu, val, rot_amnt, 0);
}
u32* spsr = getSPSR(cpu);
*spsr = (*spsr & ~mask) | (operand & mask);
return; }
arm_op_036000D0: {
u32 operand;
u8 field_mask = (opcode >> 16) & 0xF;
u32 mask = 0;
if(field_mask & 0b1000)
mask |= 0xFF000000;
if(field_mask & 0b1)
mask |= 0xFF;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
operand = alu_ROR(cpu, val, rot_amnt, 0);
}
u32* spsr = getSPSR(cpu);
*spsr = (*spsr & ~mask) | (operand & mask);
return; }
arm_op_036000E0: {
u32 operand;
u8 field_mask = (opcode >> 16) & 0xF;
u32 mask = 0;
if(field_mask & 0b1000)
mask |= 0xFF000000;
if(field_mask & 0b1)
mask |= 0xFF;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
operand = alu_ROR(cpu, val, rot_amnt, 0);
}
u32* spsr = getSPSR(cpu);
*spsr = (*spsr & ~mask) | (operand & mask);
return; }
arm_op_036000F0: {
u32 operand;
u8 field_mask = (opcode >> 16) & 0xF;
u32 mask = 0;
if(field_mask & 0b1000)
mask |= 0xFF000000;
if(field_mask & 0b1)
mask |= 0xFF;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
operand = alu_ROR(cpu, val, rot_amnt, 0);
}
u32* spsr = getSPSR(cpu);
*spsr = (*spsr & ~mask) | (operand & mask);
return; }
arm_op_03700000: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_CMN(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03700010: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_CMN(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03700020: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_CMN(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03700030: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_CMN(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03700040: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_CMN(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03700050: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_CMN(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03700060: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_CMN(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03700070: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_CMN(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03700080: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_CMN(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03700090: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_CMN(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_037000A0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_CMN(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_037000B0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_CMN(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_037000C0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_CMN(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_037000D0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_CMN(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_037000E0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_CMN(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_037000F0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_CMN(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03800000: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_ORR(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03800010: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_ORR(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03800020: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_ORR(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03800030: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_ORR(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03800040: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_ORR(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03800050: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_ORR(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03800060: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_ORR(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03800070: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_ORR(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03800080: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_ORR(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03800090: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_ORR(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_038000A0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_ORR(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_038000B0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_ORR(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_038000C0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_ORR(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_038000D0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_ORR(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_038000E0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_ORR(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_038000F0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_ORR(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03900000: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_ORR(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03900010: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_ORR(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03900020: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_ORR(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03900030: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_ORR(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03900040: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_ORR(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03900050: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_ORR(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03900060: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_ORR(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03900070: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_ORR(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03900080: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_ORR(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03900090: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_ORR(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_039000A0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_ORR(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_039000B0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_ORR(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_039000C0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_ORR(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_039000D0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_ORR(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_039000E0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_ORR(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_039000F0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_ORR(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03A00000: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_MOV(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03A00010: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_MOV(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03A00020: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_MOV(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03A00030: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_MOV(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03A00040: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_MOV(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03A00050: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_MOV(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03A00060: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_MOV(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03A00070: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_MOV(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03A00080: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_MOV(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03A00090: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_MOV(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03A000A0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_MOV(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03A000B0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_MOV(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03A000C0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_MOV(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03A000D0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_MOV(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03A000E0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_MOV(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03A000F0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_MOV(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03B00000: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_MOV(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03B00010: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_MOV(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03B00020: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_MOV(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03B00030: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_MOV(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03B00040: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_MOV(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03B00050: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_MOV(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03B00060: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_MOV(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03B00070: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_MOV(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03B00080: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_MOV(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03B00090: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_MOV(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03B000A0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_MOV(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03B000B0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_MOV(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03B000C0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_MOV(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03B000D0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_MOV(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03B000E0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_MOV(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03B000F0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_MOV(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03C00000: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_BIC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03C00010: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_BIC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03C00020: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_BIC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03C00030: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_BIC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03C00040: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_BIC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03C00050: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_BIC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03C00060: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_BIC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03C00070: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_BIC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03C00080: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_BIC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03C00090: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_BIC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03C000A0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_BIC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03C000B0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_BIC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03C000C0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_BIC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03C000D0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_BIC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03C000E0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_BIC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03C000F0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_BIC(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03D00000: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_BIC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03D00010: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_BIC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03D00020: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_BIC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03D00030: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_BIC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03D00040: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_BIC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03D00050: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_BIC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03D00060: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_BIC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03D00070: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_BIC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03D00080: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_BIC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03D00090: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_BIC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03D000A0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_BIC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03D000B0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_BIC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03D000C0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_BIC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03D000D0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_BIC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03D000E0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_BIC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03D000F0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_BIC(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03E00000: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_MVN(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03E00010: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_MVN(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03E00020: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_MVN(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03E00030: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_MVN(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03E00040: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_MVN(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03E00050: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_MVN(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03E00060: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_MVN(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03E00070: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_MVN(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03E00080: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_MVN(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03E00090: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_MVN(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03E000A0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_MVN(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03E000B0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_MVN(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03E000C0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_MVN(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03E000D0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_MVN(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03E000E0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_MVN(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03E000F0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 0);
}
alu_MVN(cpu, rd, rn, op2, 0);
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03F00000: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_MVN(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03F00010: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_MVN(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03F00020: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_MVN(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03F00030: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_MVN(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03F00040: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_MVN(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03F00050: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_MVN(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03F00060: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_MVN(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03F00070: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_MVN(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03F00080: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_MVN(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03F00090: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_MVN(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03F000A0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_MVN(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03F000B0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_MVN(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03F000C0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_MVN(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03F000D0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_MVN(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03F000E0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_MVN(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_03F000F0: {
u8 rd_idx = (opcode >> 12) & 0xF;
u8 rn_idx = (opcode >> 16) & 0xF;
u32 rn = cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 op2;
bool old_carry = cpu->C_FLAG;
{
u32 val = opcode & 0xFF;
u8 rot_amnt = (opcode >> 8) & 0xF;
rot_amnt <<= 1;
op2 = alu_ROR(cpu, val, rot_amnt, 1);
}
alu_MVN(cpu, rd, rn, op2, 1);
if(rd_idx == 15){
saveBankedReg(cpu);
cpu->CPSR = *getSPSR(cpu);
loadBankedReg(cpu);
}
if(rd_idx == 15 && rn_idx != 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_04000000: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04000010: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04000020: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04000030: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04000040: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04000050: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04000060: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04000070: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04000080: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04000090: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_040000A0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_040000B0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_040000C0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_040000D0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_040000E0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_040000F0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04100000: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04100010: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04100020: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04100030: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04100040: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04100050: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04100060: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04100070: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04100080: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04100090: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_041000A0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_041000B0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_041000C0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_041000D0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_041000E0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_041000F0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04200000: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04200010: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04200020: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04200030: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04200040: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04200050: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04200060: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04200070: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04200080: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04200090: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_042000A0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_042000B0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_042000C0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_042000D0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_042000E0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_042000F0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04300000: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04300010: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04300020: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04300030: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04300040: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04300050: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04300060: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04300070: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04300080: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04300090: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_043000A0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_043000B0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_043000C0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_043000D0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_043000E0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_043000F0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04400000: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04400010: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04400020: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04400030: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04400040: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04400050: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04400060: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04400070: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04400080: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04400090: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_044000A0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_044000B0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_044000C0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_044000D0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_044000E0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_044000F0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04500000: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04500010: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04500020: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04500030: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04500040: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04500050: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04500060: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04500070: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04500080: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04500090: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_045000A0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_045000B0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_045000C0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_045000D0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_045000E0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_045000F0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04600000: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04600010: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04600020: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04600030: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04600040: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04600050: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04600060: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04600070: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04600080: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04600090: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_046000A0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_046000B0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_046000C0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_046000D0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_046000E0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_046000F0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04700000: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04700010: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04700020: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04700030: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04700040: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04700050: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04700060: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04700070: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04700080: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04700090: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_047000A0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_047000B0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_047000C0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_047000D0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_047000E0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_047000F0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04800000: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04800010: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04800020: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04800030: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04800040: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04800050: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04800060: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04800070: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04800080: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04800090: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_048000A0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_048000B0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_048000C0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_048000D0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_048000E0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_048000F0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04900000: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04900010: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04900020: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04900030: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04900040: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04900050: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04900060: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04900070: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04900080: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04900090: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_049000A0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_049000B0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_049000C0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_049000D0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_049000E0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_049000F0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04A00000: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04A00010: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04A00020: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04A00030: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04A00040: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04A00050: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04A00060: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04A00070: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04A00080: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04A00090: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04A000A0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04A000B0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04A000C0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04A000D0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04A000E0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04A000F0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04B00000: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04B00010: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04B00020: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04B00030: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04B00040: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04B00050: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04B00060: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04B00070: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04B00080: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04B00090: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04B000A0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04B000B0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04B000C0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04B000D0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04B000E0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04B000F0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04C00000: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04C00010: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04C00020: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04C00030: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04C00040: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04C00050: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04C00060: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04C00070: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04C00080: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04C00090: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04C000A0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04C000B0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04C000C0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04C000D0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04C000E0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04C000F0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04D00000: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04D00010: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04D00020: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04D00030: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04D00040: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04D00050: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04D00060: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04D00070: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04D00080: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04D00090: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04D000A0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04D000B0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04D000C0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04D000D0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04D000E0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04D000F0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04E00000: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04E00010: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04E00020: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04E00030: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04E00040: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04E00050: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04E00060: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04E00070: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04E00080: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04E00090: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04E000A0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04E000B0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04E000C0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04E000D0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04E000E0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04E000F0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04F00000: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04F00010: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04F00020: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04F00030: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04F00040: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04F00050: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04F00060: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04F00070: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04F00080: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04F00090: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04F000A0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04F000B0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04F000C0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04F000D0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04F000E0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_04F000F0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05000000: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
return; }
arm_op_05000010: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
return; }
arm_op_05000020: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
return; }
arm_op_05000030: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
return; }
arm_op_05000040: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
return; }
arm_op_05000050: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
return; }
arm_op_05000060: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
return; }
arm_op_05000070: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
return; }
arm_op_05000080: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
return; }
arm_op_05000090: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
return; }
arm_op_050000A0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
return; }
arm_op_050000B0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
return; }
arm_op_050000C0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
return; }
arm_op_050000D0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
return; }
arm_op_050000E0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
return; }
arm_op_050000F0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
return; }
arm_op_05100000: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_05100010: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_05100020: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_05100030: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_05100040: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_05100050: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_05100060: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_05100070: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_05100080: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_05100090: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_051000A0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_051000B0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_051000C0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_051000D0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_051000E0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_051000F0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_05200000: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05200010: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05200020: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05200030: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05200040: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05200050: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05200060: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05200070: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05200080: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05200090: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_052000A0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_052000B0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_052000C0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_052000D0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_052000E0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_052000F0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05300000: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05300010: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05300020: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05300030: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05300040: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05300050: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05300060: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05300070: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05300080: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05300090: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_053000A0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_053000B0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_053000C0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_053000D0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_053000E0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_053000F0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05400000: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
return; }
arm_op_05400010: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
return; }
arm_op_05400020: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
return; }
arm_op_05400030: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
return; }
arm_op_05400040: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
return; }
arm_op_05400050: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
return; }
arm_op_05400060: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
return; }
arm_op_05400070: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
return; }
arm_op_05400080: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
return; }
arm_op_05400090: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
return; }
arm_op_054000A0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
return; }
arm_op_054000B0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
return; }
arm_op_054000C0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
return; }
arm_op_054000D0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
return; }
arm_op_054000E0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
return; }
arm_op_054000F0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
return; }
arm_op_05500000: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
return; }
arm_op_05500010: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
return; }
arm_op_05500020: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
return; }
arm_op_05500030: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
return; }
arm_op_05500040: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
return; }
arm_op_05500050: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
return; }
arm_op_05500060: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
return; }
arm_op_05500070: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
return; }
arm_op_05500080: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
return; }
arm_op_05500090: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
return; }
arm_op_055000A0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
return; }
arm_op_055000B0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
return; }
arm_op_055000C0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
return; }
arm_op_055000D0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
return; }
arm_op_055000E0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
return; }
arm_op_055000F0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
return; }
arm_op_05600000: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05600010: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05600020: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05600030: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05600040: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05600050: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05600060: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05600070: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05600080: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05600090: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_056000A0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_056000B0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_056000C0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_056000D0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_056000E0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_056000F0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05700000: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05700010: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05700020: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05700030: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05700040: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05700050: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05700060: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05700070: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05700080: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05700090: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_057000A0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_057000B0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_057000C0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_057000D0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_057000E0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_057000F0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05800000: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
return; }
arm_op_05800010: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
return; }
arm_op_05800020: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
return; }
arm_op_05800030: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
return; }
arm_op_05800040: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
return; }
arm_op_05800050: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
return; }
arm_op_05800060: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
return; }
arm_op_05800070: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
return; }
arm_op_05800080: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
return; }
arm_op_05800090: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
return; }
arm_op_058000A0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
return; }
arm_op_058000B0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
return; }
arm_op_058000C0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
return; }
arm_op_058000D0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
return; }
arm_op_058000E0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
return; }
arm_op_058000F0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
return; }
arm_op_05900000: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_05900010: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_05900020: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_05900030: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_05900040: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_05900050: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_05900060: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_05900070: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_05900080: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_05900090: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_059000A0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_059000B0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_059000C0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_059000D0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_059000E0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_059000F0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_05A00000: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05A00010: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05A00020: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05A00030: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05A00040: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05A00050: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05A00060: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05A00070: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05A00080: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05A00090: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05A000A0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05A000B0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05A000C0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05A000D0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05A000E0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05A000F0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05B00000: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05B00010: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05B00020: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05B00030: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05B00040: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05B00050: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05B00060: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05B00070: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05B00080: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05B00090: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05B000A0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05B000B0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05B000C0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05B000D0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05B000E0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05B000F0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05C00000: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
return; }
arm_op_05C00010: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
return; }
arm_op_05C00020: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
return; }
arm_op_05C00030: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
return; }
arm_op_05C00040: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
return; }
arm_op_05C00050: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
return; }
arm_op_05C00060: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
return; }
arm_op_05C00070: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
return; }
arm_op_05C00080: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
return; }
arm_op_05C00090: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
return; }
arm_op_05C000A0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
return; }
arm_op_05C000B0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
return; }
arm_op_05C000C0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
return; }
arm_op_05C000D0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
return; }
arm_op_05C000E0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
return; }
arm_op_05C000F0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
return; }
arm_op_05D00000: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
return; }
arm_op_05D00010: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
return; }
arm_op_05D00020: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
return; }
arm_op_05D00030: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
return; }
arm_op_05D00040: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
return; }
arm_op_05D00050: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
return; }
arm_op_05D00060: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
return; }
arm_op_05D00070: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
return; }
arm_op_05D00080: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
return; }
arm_op_05D00090: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
return; }
arm_op_05D000A0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
return; }
arm_op_05D000B0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
return; }
arm_op_05D000C0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
return; }
arm_op_05D000D0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
return; }
arm_op_05D000E0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
return; }
arm_op_05D000F0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
return; }
arm_op_05E00000: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05E00010: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05E00020: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05E00030: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05E00040: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05E00050: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05E00060: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05E00070: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05E00080: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05E00090: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05E000A0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05E000B0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05E000C0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05E000D0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05E000E0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05E000F0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05F00000: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05F00010: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05F00020: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05F00030: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05F00040: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05F00050: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05F00060: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05F00070: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05F00080: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05F00090: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05F000A0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05F000B0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05F000C0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05F000D0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05F000E0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_05F000F0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
offset = opcode & 0xFFF;
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06000000: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06000010: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06000020: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06000030: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06000040: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06000050: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06000060: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06000070: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ROR(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06000080: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06000090: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_060000A0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_060000B0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_060000C0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_060000D0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_060000E0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_060000F0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ROR(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06100000: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06100010: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06100020: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06100030: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06100040: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06100050: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06100060: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06100070: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ROR(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06100080: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06100090: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_061000A0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_061000B0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_061000C0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_061000D0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_061000E0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_061000F0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ROR(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06200000: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06200010: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06200020: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06200030: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06200040: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06200050: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06200060: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06200070: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ROR(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06200080: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06200090: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_062000A0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_062000B0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_062000C0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_062000D0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_062000E0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_062000F0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ROR(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06300000: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06300010: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06300020: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06300030: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06300040: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06300050: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06300060: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06300070: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ROR(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06300080: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06300090: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_063000A0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_063000B0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_063000C0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_063000D0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_063000E0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_063000F0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ROR(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06400000: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06400010: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06400020: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06400030: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06400040: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06400050: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06400060: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06400070: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ROR(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06400080: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06400090: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_064000A0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_064000B0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_064000C0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_064000D0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_064000E0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_064000F0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ROR(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06500000: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06500010: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06500020: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06500030: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06500040: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06500050: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06500060: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06500070: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ROR(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06500080: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06500090: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_065000A0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_065000B0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_065000C0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_065000D0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_065000E0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_065000F0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ROR(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06600000: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06600010: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06600020: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06600030: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06600040: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06600050: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06600060: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06600070: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ROR(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06600080: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06600090: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_066000A0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_066000B0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_066000C0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_066000D0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_066000E0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_066000F0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ROR(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06700000: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06700010: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06700020: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06700030: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06700040: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06700050: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06700060: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06700070: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ROR(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06700080: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06700090: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_067000A0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_067000B0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_067000C0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_067000D0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_067000E0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_067000F0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ROR(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += -offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06800000: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06800010: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06800020: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06800030: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06800040: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06800050: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06800060: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06800070: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ROR(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06800080: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06800090: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_068000A0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_068000B0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_068000C0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_068000D0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_068000E0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_068000F0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ROR(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06900000: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06900010: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06900020: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06900030: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06900040: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06900050: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06900060: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06900070: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ROR(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06900080: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06900090: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_069000A0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_069000B0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_069000C0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_069000D0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_069000E0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_069000F0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ROR(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06A00000: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06A00010: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06A00020: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06A00030: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06A00040: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06A00050: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06A00060: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06A00070: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ROR(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06A00080: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06A00090: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06A000A0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06A000B0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06A000C0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06A000D0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06A000E0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06A000F0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ROR(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06B00000: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06B00010: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06B00020: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06B00030: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06B00040: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06B00050: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06B00060: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06B00070: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ROR(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06B00080: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06B00090: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06B000A0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06B000B0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06B000C0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06B000D0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06B000E0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06B000F0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ROR(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06C00000: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06C00010: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06C00020: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06C00030: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06C00040: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06C00050: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06C00060: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06C00070: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ROR(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06C00080: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06C00090: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06C000A0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06C000B0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06C000C0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06C000D0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06C000E0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06C000F0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ROR(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06D00000: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06D00010: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06D00020: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06D00030: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06D00040: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06D00050: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06D00060: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06D00070: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ROR(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06D00080: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06D00090: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06D000A0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06D000B0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06D000C0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06D000D0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06D000E0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06D000F0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ROR(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06E00000: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06E00010: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06E00020: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06E00030: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06E00040: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06E00050: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06E00060: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06E00070: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ROR(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06E00080: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06E00090: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06E000A0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06E000B0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06E000C0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06E000D0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06E000E0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06E000F0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ROR(cpu, val, shift_amnt, 0);
}
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06F00000: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06F00010: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06F00020: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06F00030: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06F00040: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06F00050: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06F00060: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06F00070: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ROR(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06F00080: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06F00090: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06F000A0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06F000B0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06F000C0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06F000D0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06F000E0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_06F000F0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ROR(cpu, val, shift_amnt, 0);
}
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
addr += offset;
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07000000: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
return; }
arm_op_07000010: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
return; }
arm_op_07000020: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
return; }
arm_op_07000030: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
return; }
arm_op_07000040: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
return; }
arm_op_07000050: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
return; }
arm_op_07000060: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
return; }
arm_op_07000070: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ROR(cpu, val, shift_amnt, 0);
}
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
return; }
arm_op_07000080: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
return; }
arm_op_07000090: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
return; }
arm_op_070000A0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
return; }
arm_op_070000B0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
return; }
arm_op_070000C0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
return; }
arm_op_070000D0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
return; }
arm_op_070000E0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
return; }
arm_op_070000F0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ROR(cpu, val, shift_amnt, 0);
}
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
return; }
arm_op_07100000: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_07100010: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_07100020: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_07100030: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_07100040: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_07100050: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_07100060: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_07100070: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ROR(cpu, val, shift_amnt, 0);
}
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_07100080: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_07100090: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_071000A0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_071000B0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_071000C0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_071000D0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_071000E0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_071000F0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ROR(cpu, val, shift_amnt, 0);
}
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_07200000: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07200010: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07200020: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07200030: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07200040: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07200050: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07200060: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07200070: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ROR(cpu, val, shift_amnt, 0);
}
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07200080: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07200090: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_072000A0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_072000B0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_072000C0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_072000D0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_072000E0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_072000F0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ROR(cpu, val, shift_amnt, 0);
}
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07300000: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07300010: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07300020: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07300030: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07300040: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07300050: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07300060: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07300070: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ROR(cpu, val, shift_amnt, 0);
}
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07300080: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07300090: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_073000A0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_073000B0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_073000C0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_073000D0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_073000E0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_073000F0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ROR(cpu, val, shift_amnt, 0);
}
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07400000: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
return; }
arm_op_07400010: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
return; }
arm_op_07400020: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
return; }
arm_op_07400030: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
return; }
arm_op_07400040: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
return; }
arm_op_07400050: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
return; }
arm_op_07400060: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
return; }
arm_op_07400070: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ROR(cpu, val, shift_amnt, 0);
}
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
return; }
arm_op_07400080: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
return; }
arm_op_07400090: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
return; }
arm_op_074000A0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
return; }
arm_op_074000B0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
return; }
arm_op_074000C0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
return; }
arm_op_074000D0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
return; }
arm_op_074000E0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
return; }
arm_op_074000F0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ROR(cpu, val, shift_amnt, 0);
}
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
return; }
arm_op_07500000: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
return; }
arm_op_07500010: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
return; }
arm_op_07500020: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
return; }
arm_op_07500030: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
return; }
arm_op_07500040: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
return; }
arm_op_07500050: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
return; }
arm_op_07500060: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
return; }
arm_op_07500070: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ROR(cpu, val, shift_amnt, 0);
}
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
return; }
arm_op_07500080: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
return; }
arm_op_07500090: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
return; }
arm_op_075000A0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
return; }
arm_op_075000B0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
return; }
arm_op_075000C0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
return; }
arm_op_075000D0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
return; }
arm_op_075000E0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
return; }
arm_op_075000F0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ROR(cpu, val, shift_amnt, 0);
}
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
return; }
arm_op_07600000: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07600010: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07600020: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07600030: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07600040: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07600050: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07600060: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07600070: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ROR(cpu, val, shift_amnt, 0);
}
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07600080: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07600090: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_076000A0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_076000B0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_076000C0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_076000D0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_076000E0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_076000F0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ROR(cpu, val, shift_amnt, 0);
}
addr += -offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07700000: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07700010: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07700020: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07700030: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07700040: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07700050: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07700060: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07700070: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ROR(cpu, val, shift_amnt, 0);
}
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07700080: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07700090: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_077000A0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_077000B0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_077000C0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_077000D0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_077000E0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_077000F0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ROR(cpu, val, shift_amnt, 0);
}
addr += -offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07800000: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
return; }
arm_op_07800010: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
return; }
arm_op_07800020: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
return; }
arm_op_07800030: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
return; }
arm_op_07800040: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
return; }
arm_op_07800050: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
return; }
arm_op_07800060: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
return; }
arm_op_07800070: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ROR(cpu, val, shift_amnt, 0);
}
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
return; }
arm_op_07800080: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
return; }
arm_op_07800090: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
return; }
arm_op_078000A0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
return; }
arm_op_078000B0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
return; }
arm_op_078000C0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
return; }
arm_op_078000D0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
return; }
arm_op_078000E0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
return; }
arm_op_078000F0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ROR(cpu, val, shift_amnt, 0);
}
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
return; }
arm_op_07900000: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_07900010: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_07900020: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_07900030: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_07900040: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_07900050: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_07900060: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_07900070: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ROR(cpu, val, shift_amnt, 0);
}
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_07900080: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_07900090: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_079000A0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_079000B0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_079000C0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_079000D0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_079000E0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_079000F0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ROR(cpu, val, shift_amnt, 0);
}
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_07A00000: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07A00010: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07A00020: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07A00030: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07A00040: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07A00050: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07A00060: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07A00070: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ROR(cpu, val, shift_amnt, 0);
}
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07A00080: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07A00090: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07A000A0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07A000B0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07A000C0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07A000D0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07A000E0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07A000F0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ROR(cpu, val, shift_amnt, 0);
}
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeWordN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07B00000: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07B00010: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07B00020: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07B00030: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07B00040: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07B00050: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07B00060: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07B00070: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ROR(cpu, val, shift_amnt, 0);
}
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07B00080: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07B00090: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07B000A0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07B000B0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07B000C0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07B000D0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07B000E0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07B000F0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ROR(cpu, val, shift_amnt, 0);
}
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readWordN(cpu, addr);
*rd = alu_ROR(cpu, *rd, (addr & 0b11) << 3, false);
if(((opcode >> 12) & 0xF) == 15)
arm7tdmi_pipeline_refill(cpu);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07C00000: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
return; }
arm_op_07C00010: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
return; }
arm_op_07C00020: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
return; }
arm_op_07C00030: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
return; }
arm_op_07C00040: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
return; }
arm_op_07C00050: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
return; }
arm_op_07C00060: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
return; }
arm_op_07C00070: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ROR(cpu, val, shift_amnt, 0);
}
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
return; }
arm_op_07C00080: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
return; }
arm_op_07C00090: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
return; }
arm_op_07C000A0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
return; }
arm_op_07C000B0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
return; }
arm_op_07C000C0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
return; }
arm_op_07C000D0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
return; }
arm_op_07C000E0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
return; }
arm_op_07C000F0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ROR(cpu, val, shift_amnt, 0);
}
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
return; }
arm_op_07D00000: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
return; }
arm_op_07D00010: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
return; }
arm_op_07D00020: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
return; }
arm_op_07D00030: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
return; }
arm_op_07D00040: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
return; }
arm_op_07D00050: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
return; }
arm_op_07D00060: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
return; }
arm_op_07D00070: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ROR(cpu, val, shift_amnt, 0);
}
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
return; }
arm_op_07D00080: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
return; }
arm_op_07D00090: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
return; }
arm_op_07D000A0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
return; }
arm_op_07D000B0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
return; }
arm_op_07D000C0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
return; }
arm_op_07D000D0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
return; }
arm_op_07D000E0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
return; }
arm_op_07D000F0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ROR(cpu, val, shift_amnt, 0);
}
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
return; }
arm_op_07E00000: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07E00010: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07E00020: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07E00030: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07E00040: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07E00050: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07E00060: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07E00070: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ROR(cpu, val, shift_amnt, 0);
}
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07E00080: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07E00090: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07E000A0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07E000B0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07E000C0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07E000D0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07E000E0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07E000F0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ROR(cpu, val, shift_amnt, 0);
}
addr += offset;
u32 val = *rd;
if(rd_idx == 15)
val += 4;
writeByteN(cpu, addr, val);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07F00000: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07F00010: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07F00020: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07F00030: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07F00040: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07F00050: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07F00060: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07F00070: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ROR(cpu, val, shift_amnt, 0);
}
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07F00080: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07F00090: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSL(cpu, val, shift_amnt, 0);
}
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07F000A0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07F000B0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_LSR(cpu, val ,shift_amnt, 0);
}
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07F000C0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
shift_amnt = !shift_amnt ? 32 : shift_amnt;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07F000D0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ASR(cpu, val, shift_amnt, 0);
}
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07F000E0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = (opcode >> 7) & 0x1F;
offset = !shift_amnt ? alu_RRX(cpu, val, shift_amnt, 0) : alu_ROR(cpu, val, shift_amnt, 0);
}
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_07F000F0: {
u32 rn_idx = (opcode >> 16) & 0xF;
u32 rd_idx = (opcode >> 12) & 0xF;
u32* rn = &cpu->r[rn_idx];
u32* rd = &cpu->r[rd_idx];
u32 addr = *rn;
u32 offset;
{
u8 shift_amnt;
u32 val = cpu->r[opcode & 0xF];
shift_amnt = cpu->r[(opcode >> 8) & 0xF] & 0xFF;
if((opcode & 0xF) == 15)
val += 4;
offset = alu_ROR(cpu, val, shift_amnt, 0);
}
addr += offset;
cpu->cycles += I_CYCLES;
*rd = readByteN(cpu, addr);
if(!((opcode >> 20) & 1) || rn != rd)
*rn = addr;
return; }
arm_op_08000000: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x3C, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_08000010: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x3C, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_08000020: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x3C, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_08000030: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x3C, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_08000040: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x3C, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_08000050: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x3C, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_08000060: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x3C, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_08000070: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x3C, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_08000080: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x3C, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_08000090: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x3C, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_080000A0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x3C, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_080000B0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x3C, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_080000C0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x3C, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_080000D0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x3C, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_080000E0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x3C, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_080000F0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x3C, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_08100000: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_08100010: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_08100020: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_08100030: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_08100040: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_08100050: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_08100060: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_08100070: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_08100080: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_08100090: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_081000A0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_081000B0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_081000C0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_081000D0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_081000E0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_081000F0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_08200000: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x3C, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
*rn = addr;
}
return; }
arm_op_08200010: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x3C, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
*rn = addr;
}
return; }
arm_op_08200020: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x3C, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
*rn = addr;
}
return; }
arm_op_08200030: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x3C, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
*rn = addr;
}
return; }
arm_op_08200040: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x3C, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
*rn = addr;
}
return; }
arm_op_08200050: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x3C, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
*rn = addr;
}
return; }
arm_op_08200060: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x3C, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
*rn = addr;
}
return; }
arm_op_08200070: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x3C, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
*rn = addr;
}
return; }
arm_op_08200080: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x3C, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
*rn = addr;
}
return; }
arm_op_08200090: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x3C, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
*rn = addr;
}
return; }
arm_op_082000A0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x3C, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
*rn = addr;
}
return; }
arm_op_082000B0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x3C, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
*rn = addr;
}
return; }
arm_op_082000C0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x3C, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
*rn = addr;
}
return; }
arm_op_082000D0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x3C, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
*rn = addr;
}
return; }
arm_op_082000E0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x3C, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
*rn = addr;
}
return; }
arm_op_082000F0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x3C, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
*rn = addr;
}
return; }
arm_op_08300000: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_08300010: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_08300020: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_08300030: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_08300040: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_08300050: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_08300060: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_08300070: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_08300080: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_08300090: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_083000A0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_083000B0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_083000C0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_083000D0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_083000E0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_083000F0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_08400000: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x3C, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_08400010: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x3C, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_08400020: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x3C, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_08400030: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x3C, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_08400040: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x3C, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_08400050: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x3C, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_08400060: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x3C, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_08400070: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x3C, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_08400080: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x3C, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_08400090: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x3C, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_084000A0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x3C, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_084000B0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x3C, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_084000C0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x3C, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_084000D0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x3C, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_084000E0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x3C, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_084000F0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x3C, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_08500000: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_08500010: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_08500020: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_08500030: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_08500040: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_08500050: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_08500060: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_08500070: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_08500080: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_08500090: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_085000A0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_085000B0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_085000C0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_085000D0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_085000E0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_085000F0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_08600000: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x3C, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
*rn = addr;
}
return; }
arm_op_08600010: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x3C, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
*rn = addr;
}
return; }
arm_op_08600020: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x3C, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
*rn = addr;
}
return; }
arm_op_08600030: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x3C, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
*rn = addr;
}
return; }
arm_op_08600040: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x3C, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
*rn = addr;
}
return; }
arm_op_08600050: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x3C, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
*rn = addr;
}
return; }
arm_op_08600060: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x3C, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
*rn = addr;
}
return; }
arm_op_08600070: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x3C, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
*rn = addr;
}
return; }
arm_op_08600080: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x3C, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
*rn = addr;
}
return; }
arm_op_08600090: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x3C, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
*rn = addr;
}
return; }
arm_op_086000A0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x3C, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
*rn = addr;
}
return; }
arm_op_086000B0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x3C, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
*rn = addr;
}
return; }
arm_op_086000C0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x3C, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
*rn = addr;
}
return; }
arm_op_086000D0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x3C, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
*rn = addr;
}
return; }
arm_op_086000E0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x3C, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
*rn = addr;
}
return; }
arm_op_086000F0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x3C, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
*rn = addr;
}
return; }
arm_op_08700000: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_08700010: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_08700020: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_08700030: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_08700040: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_08700050: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_08700060: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_08700070: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_08700080: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_08700090: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_087000A0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_087000B0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_087000C0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_087000D0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_087000E0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_087000F0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_08800000: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x00, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_08800010: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x00, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_08800020: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x00, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_08800030: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x00, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_08800040: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x00, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_08800050: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x00, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_08800060: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x00, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_08800070: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x00, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_08800080: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x00, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_08800090: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x00, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_088000A0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x00, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_088000B0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x00, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_088000C0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x00, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_088000D0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x00, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_088000E0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x00, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_088000F0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x00, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_08900000: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_08900010: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_08900020: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_08900030: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_08900040: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_08900050: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_08900060: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_08900070: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_08900080: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_08900090: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_089000A0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_089000B0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_089000C0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_089000D0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_089000E0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_089000F0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_08A00000: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x00, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
*rn = addr;
}
return; }
arm_op_08A00010: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x00, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
*rn = addr;
}
return; }
arm_op_08A00020: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x00, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
*rn = addr;
}
return; }
arm_op_08A00030: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x00, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
*rn = addr;
}
return; }
arm_op_08A00040: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x00, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
*rn = addr;
}
return; }
arm_op_08A00050: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x00, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
*rn = addr;
}
return; }
arm_op_08A00060: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x00, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
*rn = addr;
}
return; }
arm_op_08A00070: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x00, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
*rn = addr;
}
return; }
arm_op_08A00080: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x00, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
*rn = addr;
}
return; }
arm_op_08A00090: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x00, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
*rn = addr;
}
return; }
arm_op_08A000A0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x00, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
*rn = addr;
}
return; }
arm_op_08A000B0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x00, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
*rn = addr;
}
return; }
arm_op_08A000C0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x00, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
*rn = addr;
}
return; }
arm_op_08A000D0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x00, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
*rn = addr;
}
return; }
arm_op_08A000E0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x00, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
*rn = addr;
}
return; }
arm_op_08A000F0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x00, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
*rn = addr;
}
return; }
arm_op_08B00000: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_08B00010: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_08B00020: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_08B00030: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_08B00040: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_08B00050: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_08B00060: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_08B00070: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_08B00080: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_08B00090: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_08B000A0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_08B000B0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_08B000C0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_08B000D0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_08B000E0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_08B000F0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_08C00000: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x00, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_08C00010: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x00, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_08C00020: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x00, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_08C00030: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x00, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_08C00040: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x00, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_08C00050: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x00, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_08C00060: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x00, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_08C00070: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x00, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_08C00080: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x00, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_08C00090: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x00, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_08C000A0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x00, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_08C000B0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x00, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_08C000C0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x00, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_08C000D0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x00, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_08C000E0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x00, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_08C000F0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x00, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_08D00000: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_08D00010: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_08D00020: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_08D00030: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_08D00040: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_08D00050: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_08D00060: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_08D00070: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_08D00080: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_08D00090: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_08D000A0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_08D000B0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_08D000C0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_08D000D0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_08D000E0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_08D000F0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_08E00000: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x00, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
*rn = addr;
}
return; }
arm_op_08E00010: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x00, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
*rn = addr;
}
return; }
arm_op_08E00020: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x00, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
*rn = addr;
}
return; }
arm_op_08E00030: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x00, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
*rn = addr;
}
return; }
arm_op_08E00040: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x00, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
*rn = addr;
}
return; }
arm_op_08E00050: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x00, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
*rn = addr;
}
return; }
arm_op_08E00060: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x00, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
*rn = addr;
}
return; }
arm_op_08E00070: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x00, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
*rn = addr;
}
return; }
arm_op_08E00080: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x00, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
*rn = addr;
}
return; }
arm_op_08E00090: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x00, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
*rn = addr;
}
return; }
arm_op_08E000A0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x00, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
*rn = addr;
}
return; }
arm_op_08E000B0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x00, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
*rn = addr;
}
return; }
arm_op_08E000C0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x00, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
*rn = addr;
}
return; }
arm_op_08E000D0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x00, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
*rn = addr;
}
return; }
arm_op_08E000E0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x00, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
*rn = addr;
}
return; }
arm_op_08E000F0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x00, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
*rn = addr;
}
return; }
arm_op_08F00000: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_08F00010: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_08F00020: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_08F00030: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_08F00040: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_08F00050: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_08F00060: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_08F00070: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_08F00080: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_08F00090: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_08F000A0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_08F000B0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_08F000C0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_08F000D0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_08F000E0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_08F000F0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
addr += 4;
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_09000000: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x40, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_09000010: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x40, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_09000020: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x40, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_09000030: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x40, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_09000040: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x40, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_09000050: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x40, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_09000060: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x40, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_09000070: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x40, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_09000080: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x40, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_09000090: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x40, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_090000A0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x40, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_090000B0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x40, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_090000C0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x40, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_090000D0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x40, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_090000E0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x40, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_090000F0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x40, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_09100000: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_09100010: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_09100020: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_09100030: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_09100040: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_09100050: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_09100060: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_09100070: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_09100080: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_09100090: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_091000A0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_091000B0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_091000C0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_091000D0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_091000E0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_091000F0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_09200000: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x40, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
*rn = addr;
}
return; }
arm_op_09200010: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x40, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
*rn = addr;
}
return; }
arm_op_09200020: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x40, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
*rn = addr;
}
return; }
arm_op_09200030: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x40, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
*rn = addr;
}
return; }
arm_op_09200040: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x40, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
*rn = addr;
}
return; }
arm_op_09200050: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x40, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
*rn = addr;
}
return; }
arm_op_09200060: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x40, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
*rn = addr;
}
return; }
arm_op_09200070: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x40, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
*rn = addr;
}
return; }
arm_op_09200080: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x40, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
*rn = addr;
}
return; }
arm_op_09200090: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x40, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
*rn = addr;
}
return; }
arm_op_092000A0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x40, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
*rn = addr;
}
return; }
arm_op_092000B0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x40, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
*rn = addr;
}
return; }
arm_op_092000C0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x40, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
*rn = addr;
}
return; }
arm_op_092000D0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x40, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
*rn = addr;
}
return; }
arm_op_092000E0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x40, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
*rn = addr;
}
return; }
arm_op_092000F0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x40, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
*rn = addr;
}
return; }
arm_op_09300000: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_09300010: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_09300020: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_09300030: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_09300040: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_09300050: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_09300060: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_09300070: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_09300080: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_09300090: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_093000A0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_093000B0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_093000C0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_093000D0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_093000E0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_093000F0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_09400000: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x40, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_09400010: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x40, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_09400020: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x40, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_09400030: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x40, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_09400040: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x40, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_09400050: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x40, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_09400060: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x40, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_09400070: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x40, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_09400080: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x40, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_09400090: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x40, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_094000A0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x40, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_094000B0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x40, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_094000C0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x40, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_094000D0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x40, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_094000E0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x40, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_094000F0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x40, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_09500000: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_09500010: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_09500020: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_09500030: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_09500040: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_09500050: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_09500060: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_09500070: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_09500080: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_09500090: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_095000A0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_095000B0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_095000C0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_095000D0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_095000E0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_095000F0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_09600000: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x40, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
*rn = addr;
}
return; }
arm_op_09600010: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x40, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
*rn = addr;
}
return; }
arm_op_09600020: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x40, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
*rn = addr;
}
return; }
arm_op_09600030: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x40, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
*rn = addr;
}
return; }
arm_op_09600040: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x40, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
*rn = addr;
}
return; }
arm_op_09600050: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x40, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
*rn = addr;
}
return; }
arm_op_09600060: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x40, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
*rn = addr;
}
return; }
arm_op_09600070: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x40, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
*rn = addr;
}
return; }
arm_op_09600080: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x40, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
*rn = addr;
}
return; }
arm_op_09600090: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x40, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
*rn = addr;
}
return; }
arm_op_096000A0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x40, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
*rn = addr;
}
return; }
arm_op_096000B0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x40, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
*rn = addr;
}
return; }
arm_op_096000C0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x40, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
*rn = addr;
}
return; }
arm_op_096000D0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x40, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
*rn = addr;
}
return; }
arm_op_096000E0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x40, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
*rn = addr;
}
return; }
arm_op_096000F0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
writeWordN(cpu, *rn - 0x40, cpu->r[15] + 4);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn - (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
*rn = addr;
}
return; }
arm_op_09700000: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_09700010: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_09700020: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_09700030: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_09700040: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_09700050: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_09700060: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_09700070: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_09700080: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_09700090: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_097000A0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_097000B0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_097000C0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_097000D0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_097000E0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_097000F0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
addr -= reg_count*4;
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] -= 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
addr += 4;
first_transfer = false;
}
addr -= reg_count*4;
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_09800000: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x04, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_09800010: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x04, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_09800020: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x04, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_09800030: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x04, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_09800040: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x04, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_09800050: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x04, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_09800060: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x04, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_09800070: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x04, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_09800080: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x04, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_09800090: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x04, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_098000A0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x04, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_098000B0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x04, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_098000C0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x04, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_098000D0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x04, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_098000E0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x04, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_098000F0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x04, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_09900000: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_09900010: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_09900020: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_09900030: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_09900040: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_09900050: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_09900060: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_09900070: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_09900080: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_09900090: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_099000A0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_099000B0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_099000C0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_099000D0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_099000E0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_099000F0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
}
return; }
arm_op_09A00000: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x04, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
*rn = addr;
}
return; }
arm_op_09A00010: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x04, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
*rn = addr;
}
return; }
arm_op_09A00020: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x04, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
*rn = addr;
}
return; }
arm_op_09A00030: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x04, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
*rn = addr;
}
return; }
arm_op_09A00040: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x04, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
*rn = addr;
}
return; }
arm_op_09A00050: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x04, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
*rn = addr;
}
return; }
arm_op_09A00060: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x04, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
*rn = addr;
}
return; }
arm_op_09A00070: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x04, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
*rn = addr;
}
return; }
arm_op_09A00080: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x04, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
*rn = addr;
}
return; }
arm_op_09A00090: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x04, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
*rn = addr;
}
return; }
arm_op_09A000A0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x04, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
*rn = addr;
}
return; }
arm_op_09A000B0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x04, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
*rn = addr;
}
return; }
arm_op_09A000C0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x04, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
*rn = addr;
}
return; }
arm_op_09A000D0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x04, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
*rn = addr;
}
return; }
arm_op_09A000E0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x04, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
*rn = addr;
}
return; }
arm_op_09A000F0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x04, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
*rn = addr;
}
return; }
arm_op_09B00000: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_09B00010: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_09B00020: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_09B00030: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_09B00040: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_09B00050: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_09B00060: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_09B00070: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_09B00080: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_09B00090: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_09B000A0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_09B000B0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_09B000C0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_09B000D0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_09B000E0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_09B000F0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
}
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_09C00000: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x04, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_09C00010: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x04, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_09C00020: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x04, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_09C00030: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x04, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_09C00040: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x04, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_09C00050: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x04, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_09C00060: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x04, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_09C00070: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x04, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_09C00080: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x04, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_09C00090: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x04, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_09C000A0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x04, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_09C000B0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x04, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_09C000C0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x04, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_09C000D0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x04, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_09C000E0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x04, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_09C000F0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x04, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_09D00000: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_09D00010: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_09D00020: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_09D00030: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_09D00040: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_09D00050: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_09D00060: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_09D00070: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_09D00080: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_09D00090: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_09D000A0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_09D000B0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_09D000C0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_09D000D0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_09D000E0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_09D000F0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
}
return; }
arm_op_09E00000: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x04, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
*rn = addr;
}
return; }
arm_op_09E00010: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x04, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
*rn = addr;
}
return; }
arm_op_09E00020: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x04, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
*rn = addr;
}
return; }
arm_op_09E00030: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x04, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
*rn = addr;
}
return; }
arm_op_09E00040: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x04, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
*rn = addr;
}
return; }
arm_op_09E00050: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x04, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
*rn = addr;
}
return; }
arm_op_09E00060: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x04, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
*rn = addr;
}
return; }
arm_op_09E00070: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x04, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
*rn = addr;
}
return; }
arm_op_09E00080: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x04, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
*rn = addr;
}
return; }
arm_op_09E00090: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x04, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
*rn = addr;
}
return; }
arm_op_09E000A0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x04, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
*rn = addr;
}
return; }
arm_op_09E000B0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x04, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
*rn = addr;
}
return; }
arm_op_09E000C0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x04, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
*rn = addr;
}
return; }
arm_op_09E000D0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x04, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
*rn = addr;
}
return; }
arm_op_09E000E0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x04, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
*rn = addr;
}
return; }
arm_op_09E000F0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
writeWordN(cpu, *rn + 0x04, cpu->r[15] + 4);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
if(i == base_idx && !first_transfer) {
writeWordN(cpu, addr, *rn + (reg_count << 2));
} else
writeWordN(cpu, addr, i == 15 ? regs[i] + 4 : regs[i]);
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
*rn = addr;
}
return; }
arm_op_09F00000: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_09F00010: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_09F00020: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_09F00030: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_09F00040: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_09F00050: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_09F00060: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_09F00070: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_09F00080: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_09F00090: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_09F000A0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_09F000B0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_09F000C0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_09F000D0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_09F000E0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_09F000F0: {
u8 base_idx = (opcode >> 16) & 0xF;
u32* rn = &cpu->r[base_idx];
u16 reg_list = opcode & 0xFFFF;
u32* regs = cpu->r;
u32 addr = *rn;
saveBankedReg(cpu);
regs = cpu->usr_r;
u32 reg_count = __builtin_popcount(reg_list);
if(!reg_count){
cpu->r[15] = readWordN(cpu, *rn);
arm7tdmi_pipeline_refill(cpu);
cpu->r[base_idx] += 0x40;
} else {
bool first_transfer = true;
for(int i = 0; i < 16 && reg_list; i++){
bool should_transfer = reg_list & 1;
reg_list >>= 1;
if(!should_transfer)
continue;
addr += 4;
regs[i] = readWordN(cpu, addr);
if(i == 15){
arm7tdmi_pipeline_refill(cpu);
printf("S BIT ON ARM PUSH/POP NOT IMPLEMENTED\n");
}
first_transfer = false;
}
reg_list = opcode & 0xFFFF;
loadBankedReg(cpu);
if(!(reg_list & (1 << base_idx)))
*rn = addr;
}
return; }
arm_op_0A000000: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A000010: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A000020: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A000030: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A000040: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A000050: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A000060: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A000070: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A000080: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A000090: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A0000A0: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A0000B0: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A0000C0: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A0000D0: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A0000E0: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A0000F0: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A100000: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A100010: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A100020: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A100030: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A100040: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A100050: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A100060: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A100070: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A100080: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A100090: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A1000A0: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A1000B0: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A1000C0: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A1000D0: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A1000E0: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A1000F0: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A200000: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A200010: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A200020: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A200030: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A200040: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A200050: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A200060: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A200070: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A200080: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A200090: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A2000A0: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A2000B0: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A2000C0: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A2000D0: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A2000E0: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A2000F0: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A300000: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A300010: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A300020: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A300030: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A300040: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A300050: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A300060: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A300070: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A300080: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A300090: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A3000A0: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A3000B0: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A3000C0: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A3000D0: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A3000E0: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A3000F0: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A400000: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A400010: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A400020: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A400030: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A400040: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A400050: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A400060: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A400070: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A400080: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A400090: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A4000A0: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A4000B0: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A4000C0: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A4000D0: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A4000E0: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A4000F0: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A500000: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A500010: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A500020: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A500030: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A500040: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A500050: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A500060: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A500070: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A500080: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A500090: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A5000A0: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A5000B0: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A5000C0: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A5000D0: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A5000E0: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A5000F0: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A600000: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A600010: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A600020: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A600030: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A600040: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A600050: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A600060: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A600070: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A600080: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A600090: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A6000A0: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A6000B0: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A6000C0: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A6000D0: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A6000E0: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A6000F0: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A700000: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A700010: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A700020: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A700030: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A700040: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A700050: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A700060: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A700070: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A700080: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A700090: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A7000A0: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A7000B0: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A7000C0: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A7000D0: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A7000E0: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A7000F0: {
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A800000: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A800010: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A800020: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A800030: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A800040: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A800050: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A800060: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A800070: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A800080: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A800090: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A8000A0: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A8000B0: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A8000C0: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A8000D0: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A8000E0: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A8000F0: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A900000: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A900010: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A900020: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A900030: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A900040: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A900050: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A900060: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A900070: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A900080: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A900090: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A9000A0: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A9000B0: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A9000C0: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A9000D0: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A9000E0: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0A9000F0: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AA00000: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AA00010: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AA00020: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AA00030: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AA00040: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AA00050: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AA00060: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AA00070: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AA00080: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AA00090: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AA000A0: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AA000B0: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AA000C0: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AA000D0: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AA000E0: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AA000F0: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AB00000: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AB00010: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AB00020: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AB00030: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AB00040: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AB00050: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AB00060: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AB00070: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AB00080: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AB00090: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AB000A0: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AB000B0: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AB000C0: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AB000D0: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AB000E0: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AB000F0: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AC00000: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AC00010: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AC00020: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AC00030: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AC00040: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AC00050: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AC00060: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AC00070: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AC00080: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AC00090: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AC000A0: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AC000B0: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AC000C0: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AC000D0: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AC000E0: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AC000F0: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AD00000: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AD00010: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AD00020: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AD00030: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AD00040: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AD00050: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AD00060: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AD00070: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AD00080: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AD00090: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AD000A0: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AD000B0: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AD000C0: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AD000D0: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AD000E0: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AD000F0: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AE00000: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AE00010: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AE00020: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AE00030: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AE00040: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AE00050: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AE00060: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AE00070: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AE00080: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AE00090: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AE000A0: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AE000B0: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AE000C0: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AE000D0: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AE000E0: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AE000F0: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AF00000: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AF00010: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AF00020: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AF00030: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AF00040: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AF00050: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AF00060: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AF00070: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AF00080: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AF00090: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AF000A0: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AF000B0: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AF000C0: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AF000D0: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AF000E0: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0AF000F0: {
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B000000: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B000010: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B000020: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B000030: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B000040: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B000050: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B000060: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B000070: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B000080: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B000090: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B0000A0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B0000B0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B0000C0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B0000D0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B0000E0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B0000F0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B100000: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B100010: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B100020: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B100030: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B100040: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B100050: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B100060: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B100070: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B100080: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B100090: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B1000A0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B1000B0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B1000C0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B1000D0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B1000E0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B1000F0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B200000: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B200010: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B200020: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B200030: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B200040: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B200050: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B200060: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B200070: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B200080: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B200090: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B2000A0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B2000B0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B2000C0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B2000D0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B2000E0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B2000F0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B300000: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B300010: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B300020: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B300030: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B300040: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B300050: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B300060: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B300070: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B300080: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B300090: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B3000A0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B3000B0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B3000C0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B3000D0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B3000E0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B3000F0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B400000: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B400010: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B400020: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B400030: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B400040: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B400050: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B400060: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B400070: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B400080: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B400090: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B4000A0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B4000B0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B4000C0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B4000D0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B4000E0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B4000F0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B500000: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B500010: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B500020: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B500030: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B500040: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B500050: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B500060: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B500070: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B500080: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B500090: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B5000A0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B5000B0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B5000C0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B5000D0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B5000E0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B5000F0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B600000: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B600010: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B600020: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B600030: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B600040: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B600050: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B600060: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B600070: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B600080: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B600090: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B6000A0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B6000B0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B6000C0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B6000D0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B6000E0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B6000F0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B700000: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B700010: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B700020: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B700030: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B700040: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B700050: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B700060: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B700070: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B700080: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B700090: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B7000A0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B7000B0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B7000C0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B7000D0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B7000E0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B7000F0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B800000: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B800010: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B800020: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B800030: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B800040: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B800050: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B800060: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B800070: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B800080: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B800090: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B8000A0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B8000B0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B8000C0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B8000D0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B8000E0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B8000F0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B900000: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B900010: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B900020: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B900030: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B900040: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B900050: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B900060: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B900070: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B900080: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B900090: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B9000A0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B9000B0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B9000C0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B9000D0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B9000E0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0B9000F0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BA00000: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BA00010: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BA00020: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BA00030: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BA00040: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BA00050: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BA00060: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BA00070: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BA00080: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BA00090: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BA000A0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BA000B0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BA000C0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BA000D0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BA000E0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BA000F0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BB00000: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BB00010: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BB00020: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BB00030: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BB00040: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BB00050: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BB00060: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BB00070: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BB00080: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BB00090: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BB000A0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BB000B0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BB000C0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BB000D0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BB000E0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BB000F0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BC00000: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BC00010: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BC00020: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BC00030: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BC00040: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BC00050: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BC00060: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BC00070: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BC00080: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BC00090: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BC000A0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BC000B0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BC000C0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BC000D0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BC000E0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BC000F0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BD00000: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BD00010: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BD00020: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BD00030: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BD00040: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BD00050: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BD00060: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BD00070: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BD00080: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BD00090: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BD000A0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BD000B0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BD000C0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BD000D0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BD000E0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BD000F0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BE00000: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BE00010: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BE00020: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BE00030: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BE00040: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BE00050: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BE00060: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BE00070: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BE00080: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BE00090: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BE000A0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BE000B0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BE000C0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BE000D0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BE000E0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BE000F0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BF00000: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BF00010: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BF00020: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BF00030: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BF00040: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BF00050: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BF00060: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BF00070: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BF00080: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BF00090: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BF000A0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BF000B0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BF000C0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BF000D0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BF000E0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0BF000F0: {
cpu->r[14] = cpu->r[15] - 4;
u32 offset = opcode & 0xFFFFFF;
offset |= 0xFF000000;
offset <<= 2;
cpu->r[15] += offset;
arm7tdmi_pipeline_refill(cpu);
return; }
arm_op_0C000000: {
return; }
arm_op_0C000010: {
return; }
arm_op_0C000020: {
return; }
arm_op_0C000030: {
return; }
arm_op_0C000040: {
return; }
arm_op_0C000050: {
return; }
arm_op_0C000060: {
return; }
arm_op_0C000070: {
return; }
arm_op_0C000080: {
return; }
arm_op_0C000090: {
return; }
arm_op_0C0000A0: {
return; }
arm_op_0C0000B0: {
return; }
arm_op_0C0000C0: {
return; }
arm_op_0C0000D0: {
return; }
arm_op_0C0000E0: {
return; }
arm_op_0C0000F0: {
return; }
arm_op_0C100000: {
return; }
arm_op_0C100010: {
return; }
arm_op_0C100020: {
return; }
arm_op_0C100030: {
return; }
arm_op_0C100040: {
return; }
arm_op_0C100050: {
return; }
arm_op_0C100060: {
return; }
arm_op_0C100070: {
return; }
arm_op_0C100080: {
return; }
arm_op_0C100090: {
return; }
arm_op_0C1000A0: {
return; }
arm_op_0C1000B0: {
return; }
arm_op_0C1000C0: {
return; }
arm_op_0C1000D0: {
return; }
arm_op_0C1000E0: {
return; }
arm_op_0C1000F0: {
return; }
arm_op_0C200000: {
return; }
arm_op_0C200010: {
return; }
arm_op_0C200020: {
return; }
arm_op_0C200030: {
return; }
arm_op_0C200040: {
return; }
arm_op_0C200050: {
return; }
arm_op_0C200060: {
return; }
arm_op_0C200070: {
return; }
arm_op_0C200080: {
return; }
arm_op_0C200090: {
return; }
arm_op_0C2000A0: {
return; }
arm_op_0C2000B0: {
return; }
arm_op_0C2000C0: {
return; }
arm_op_0C2000D0: {
return; }
arm_op_0C2000E0: {
return; }
arm_op_0C2000F0: {
return; }
arm_op_0C300000: {
return; }
arm_op_0C300010: {
return; }
arm_op_0C300020: {
return; }
arm_op_0C300030: {
return; }
arm_op_0C300040: {
return; }
arm_op_0C300050: {
return; }
arm_op_0C300060: {
return; }
arm_op_0C300070: {
return; }
arm_op_0C300080: {
return; }
arm_op_0C300090: {
return; }
arm_op_0C3000A0: {
return; }
arm_op_0C3000B0: {
return; }
arm_op_0C3000C0: {
return; }
arm_op_0C3000D0: {
return; }
arm_op_0C3000E0: {
return; }
arm_op_0C3000F0: {
return; }
arm_op_0C400000: {
return; }
arm_op_0C400010: {
return; }
arm_op_0C400020: {
return; }
arm_op_0C400030: {
return; }
arm_op_0C400040: {
return; }
arm_op_0C400050: {
return; }
arm_op_0C400060: {
return; }
arm_op_0C400070: {
return; }
arm_op_0C400080: {
return; }
arm_op_0C400090: {
return; }
arm_op_0C4000A0: {
return; }
arm_op_0C4000B0: {
return; }
arm_op_0C4000C0: {
return; }
arm_op_0C4000D0: {
return; }
arm_op_0C4000E0: {
return; }
arm_op_0C4000F0: {
return; }
arm_op_0C500000: {
return; }
arm_op_0C500010: {
return; }
arm_op_0C500020: {
return; }
arm_op_0C500030: {
return; }
arm_op_0C500040: {
return; }
arm_op_0C500050: {
return; }
arm_op_0C500060: {
return; }
arm_op_0C500070: {
return; }
arm_op_0C500080: {
return; }
arm_op_0C500090: {
return; }
arm_op_0C5000A0: {
return; }
arm_op_0C5000B0: {
return; }
arm_op_0C5000C0: {
return; }
arm_op_0C5000D0: {
return; }
arm_op_0C5000E0: {
return; }
arm_op_0C5000F0: {
return; }
arm_op_0C600000: {
return; }
arm_op_0C600010: {
return; }
arm_op_0C600020: {
return; }
arm_op_0C600030: {
return; }
arm_op_0C600040: {
return; }
arm_op_0C600050: {
return; }
arm_op_0C600060: {
return; }
arm_op_0C600070: {
return; }
arm_op_0C600080: {
return; }
arm_op_0C600090: {
return; }
arm_op_0C6000A0: {
return; }
arm_op_0C6000B0: {
return; }
arm_op_0C6000C0: {
return; }
arm_op_0C6000D0: {
return; }
arm_op_0C6000E0: {
return; }
arm_op_0C6000F0: {
return; }
arm_op_0C700000: {
return; }
arm_op_0C700010: {
return; }
arm_op_0C700020: {
return; }
arm_op_0C700030: {
return; }
arm_op_0C700040: {
return; }
arm_op_0C700050: {
return; }
arm_op_0C700060: {
return; }
arm_op_0C700070: {
return; }
arm_op_0C700080: {
return; }
arm_op_0C700090: {
return; }
arm_op_0C7000A0: {
return; }
arm_op_0C7000B0: {
return; }
arm_op_0C7000C0: {
return; }
arm_op_0C7000D0: {
return; }
arm_op_0C7000E0: {
return; }
arm_op_0C7000F0: {
return; }
arm_op_0C800000: {
return; }
arm_op_0C800010: {
return; }
arm_op_0C800020: {
return; }
arm_op_0C800030: {
return; }
arm_op_0C800040: {
return; }
arm_op_0C800050: {
return; }
arm_op_0C800060: {
return; }
arm_op_0C800070: {
return; }
arm_op_0C800080: {
return; }
arm_op_0C800090: {
return; }
arm_op_0C8000A0: {
return; }
arm_op_0C8000B0: {
return; }
arm_op_0C8000C0: {
return; }
arm_op_0C8000D0: {
return; }
arm_op_0C8000E0: {
return; }
arm_op_0C8000F0: {
return; }
arm_op_0C900000: {
return; }
arm_op_0C900010: {
return; }
arm_op_0C900020: {
return; }
arm_op_0C900030: {
return; }
arm_op_0C900040: {
return; }
arm_op_0C900050: {
return; }
arm_op_0C900060: {
return; }
arm_op_0C900070: {
return; }
arm_op_0C900080: {
return; }
arm_op_0C900090: {
return; }
arm_op_0C9000A0: {
return; }
arm_op_0C9000B0: {
return; }
arm_op_0C9000C0: {
return; }
arm_op_0C9000D0: {
return; }
arm_op_0C9000E0: {
return; }
arm_op_0C9000F0: {
return; }
arm_op_0CA00000: {
return; }
arm_op_0CA00010: {
return; }
arm_op_0CA00020: {
return; }
arm_op_0CA00030: {
return; }
arm_op_0CA00040: {
return; }
arm_op_0CA00050: {
return; }
arm_op_0CA00060: {
return; }
arm_op_0CA00070: {
return; }
arm_op_0CA00080: {
return; }
arm_op_0CA00090: {
return; }
arm_op_0CA000A0: {
return; }
arm_op_0CA000B0: {
return; }
arm_op_0CA000C0: {
return; }
arm_op_0CA000D0: {
return; }
arm_op_0CA000E0: {
return; }
arm_op_0CA000F0: {
return; }
arm_op_0CB00000: {
return; }
arm_op_0CB00010: {
return; }
arm_op_0CB00020: {
return; }
arm_op_0CB00030: {
return; }
arm_op_0CB00040: {
return; }
arm_op_0CB00050: {
return; }
arm_op_0CB00060: {
return; }
arm_op_0CB00070: {
return; }
arm_op_0CB00080: {
return; }
arm_op_0CB00090: {
return; }
arm_op_0CB000A0: {
return; }
arm_op_0CB000B0: {
return; }
arm_op_0CB000C0: {
return; }
arm_op_0CB000D0: {
return; }
arm_op_0CB000E0: {
return; }
arm_op_0CB000F0: {
return; }
arm_op_0CC00000: {
return; }
arm_op_0CC00010: {
return; }
arm_op_0CC00020: {
return; }
arm_op_0CC00030: {
return; }
arm_op_0CC00040: {
return; }
arm_op_0CC00050: {
return; }
arm_op_0CC00060: {
return; }
arm_op_0CC00070: {
return; }
arm_op_0CC00080: {
return; }
arm_op_0CC00090: {
return; }
arm_op_0CC000A0: {
return; }
arm_op_0CC000B0: {
return; }
arm_op_0CC000C0: {
return; }
arm_op_0CC000D0: {
return; }
arm_op_0CC000E0: {
return; }
arm_op_0CC000F0: {
return; }
arm_op_0CD00000: {
return; }
arm_op_0CD00010: {
return; }
arm_op_0CD00020: {
return; }
arm_op_0CD00030: {
return; }
arm_op_0CD00040: {
return; }
arm_op_0CD00050: {
return; }
arm_op_0CD00060: {
return; }
arm_op_0CD00070: {
return; }
arm_op_0CD00080: {
return; }
arm_op_0CD00090: {
return; }
arm_op_0CD000A0: {
return; }
arm_op_0CD000B0: {
return; }
arm_op_0CD000C0: {
return; }
arm_op_0CD000D0: {
return; }
arm_op_0CD000E0: {
return; }
arm_op_0CD000F0: {
return; }
arm_op_0CE00000: {
return; }
arm_op_0CE00010: {
return; }
arm_op_0CE00020: {
return; }
arm_op_0CE00030: {
return; }
arm_op_0CE00040: {
return; }
arm_op_0CE00050: {
return; }
arm_op_0CE00060: {
return; }
arm_op_0CE00070: {
return; }
arm_op_0CE00080: {
return; }
arm_op_0CE00090: {
return; }
arm_op_0CE000A0: {
return; }
arm_op_0CE000B0: {
return; }
arm_op_0CE000C0: {
return; }
arm_op_0CE000D0: {
return; }
arm_op_0CE000E0: {
return; }
arm_op_0CE000F0: {
return; }
arm_op_0CF00000: {
return; }
arm_op_0CF00010: {
return; }
arm_op_0CF00020: {
return; }
arm_op_0CF00030: {
return; }
arm_op_0CF00040: {
return; }
arm_op_0CF00050: {
return; }
arm_op_0CF00060: {
return; }
arm_op_0CF00070: {
return; }
arm_op_0CF00080: {
return; }
arm_op_0CF00090: {
return; }
arm_op_0CF000A0: {
return; }
arm_op_0CF000B0: {
return; }
arm_op_0CF000C0: {
return; }
arm_op_0CF000D0: {
return; }
arm_op_0CF000E0: {
return; }
arm_op_0CF000F0: {
return; }
arm_op_0D000000: {
return; }
arm_op_0D000010: {
return; }
arm_op_0D000020: {
return; }
arm_op_0D000030: {
return; }
arm_op_0D000040: {
return; }
arm_op_0D000050: {
return; }
arm_op_0D000060: {
return; }
arm_op_0D000070: {
return; }
arm_op_0D000080: {
return; }
arm_op_0D000090: {
return; }
arm_op_0D0000A0: {
return; }
arm_op_0D0000B0: {
return; }
arm_op_0D0000C0: {
return; }
arm_op_0D0000D0: {
return; }
arm_op_0D0000E0: {
return; }
arm_op_0D0000F0: {
return; }
arm_op_0D100000: {
return; }
arm_op_0D100010: {
return; }
arm_op_0D100020: {
return; }
arm_op_0D100030: {
return; }
arm_op_0D100040: {
return; }
arm_op_0D100050: {
return; }
arm_op_0D100060: {
return; }
arm_op_0D100070: {
return; }
arm_op_0D100080: {
return; }
arm_op_0D100090: {
return; }
arm_op_0D1000A0: {
return; }
arm_op_0D1000B0: {
return; }
arm_op_0D1000C0: {
return; }
arm_op_0D1000D0: {
return; }
arm_op_0D1000E0: {
return; }
arm_op_0D1000F0: {
return; }
arm_op_0D200000: {
return; }
arm_op_0D200010: {
return; }
arm_op_0D200020: {
return; }
arm_op_0D200030: {
return; }
arm_op_0D200040: {
return; }
arm_op_0D200050: {
return; }
arm_op_0D200060: {
return; }
arm_op_0D200070: {
return; }
arm_op_0D200080: {
return; }
arm_op_0D200090: {
return; }
arm_op_0D2000A0: {
return; }
arm_op_0D2000B0: {
return; }
arm_op_0D2000C0: {
return; }
arm_op_0D2000D0: {
return; }
arm_op_0D2000E0: {
return; }
arm_op_0D2000F0: {
return; }
arm_op_0D300000: {
return; }
arm_op_0D300010: {
return; }
arm_op_0D300020: {
return; }
arm_op_0D300030: {
return; }
arm_op_0D300040: {
return; }
arm_op_0D300050: {
return; }
arm_op_0D300060: {
return; }
arm_op_0D300070: {
return; }
arm_op_0D300080: {
return; }
arm_op_0D300090: {
return; }
arm_op_0D3000A0: {
return; }
arm_op_0D3000B0: {
return; }
arm_op_0D3000C0: {
return; }
arm_op_0D3000D0: {
return; }
arm_op_0D3000E0: {
return; }
arm_op_0D3000F0: {
return; }
arm_op_0D400000: {
return; }
arm_op_0D400010: {
return; }
arm_op_0D400020: {
return; }
arm_op_0D400030: {
return; }
arm_op_0D400040: {
return; }
arm_op_0D400050: {
return; }
arm_op_0D400060: {
return; }
arm_op_0D400070: {
return; }
arm_op_0D400080: {
return; }
arm_op_0D400090: {
return; }
arm_op_0D4000A0: {
return; }
arm_op_0D4000B0: {
return; }
arm_op_0D4000C0: {
return; }
arm_op_0D4000D0: {
return; }
arm_op_0D4000E0: {
return; }
arm_op_0D4000F0: {
return; }
arm_op_0D500000: {
return; }
arm_op_0D500010: {
return; }
arm_op_0D500020: {
return; }
arm_op_0D500030: {
return; }
arm_op_0D500040: {
return; }
arm_op_0D500050: {
return; }
arm_op_0D500060: {
return; }
arm_op_0D500070: {
return; }
arm_op_0D500080: {
return; }
arm_op_0D500090: {
return; }
arm_op_0D5000A0: {
return; }
arm_op_0D5000B0: {
return; }
arm_op_0D5000C0: {
return; }
arm_op_0D5000D0: {
return; }
arm_op_0D5000E0: {
return; }
arm_op_0D5000F0: {
return; }
arm_op_0D600000: {
return; }
arm_op_0D600010: {
return; }
arm_op_0D600020: {
return; }
arm_op_0D600030: {
return; }
arm_op_0D600040: {
return; }
arm_op_0D600050: {
return; }
arm_op_0D600060: {
return; }
arm_op_0D600070: {
return; }
arm_op_0D600080: {
return; }
arm_op_0D600090: {
return; }
arm_op_0D6000A0: {
return; }
arm_op_0D6000B0: {
return; }
arm_op_0D6000C0: {
return; }
arm_op_0D6000D0: {
return; }
arm_op_0D6000E0: {
return; }
arm_op_0D6000F0: {
return; }
arm_op_0D700000: {
return; }
arm_op_0D700010: {
return; }
arm_op_0D700020: {
return; }
arm_op_0D700030: {
return; }
arm_op_0D700040: {
return; }
arm_op_0D700050: {
return; }
arm_op_0D700060: {
return; }
arm_op_0D700070: {
return; }
arm_op_0D700080: {
return; }
arm_op_0D700090: {
return; }
arm_op_0D7000A0: {
return; }
arm_op_0D7000B0: {
return; }
arm_op_0D7000C0: {
return; }
arm_op_0D7000D0: {
return; }
arm_op_0D7000E0: {
return; }
arm_op_0D7000F0: {
return; }
arm_op_0D800000: {
return; }
arm_op_0D800010: {
return; }
arm_op_0D800020: {
return; }
arm_op_0D800030: {
return; }
arm_op_0D800040: {
return; }
arm_op_0D800050: {
return; }
arm_op_0D800060: {
return; }
arm_op_0D800070: {
return; }
arm_op_0D800080: {
return; }
arm_op_0D800090: {
return; }
arm_op_0D8000A0: {
return; }
arm_op_0D8000B0: {
return; }
arm_op_0D8000C0: {
return; }
arm_op_0D8000D0: {
return; }
arm_op_0D8000E0: {
return; }
arm_op_0D8000F0: {
return; }
arm_op_0D900000: {
return; }
arm_op_0D900010: {
return; }
arm_op_0D900020: {
return; }
arm_op_0D900030: {
return; }
arm_op_0D900040: {
return; }
arm_op_0D900050: {
return; }
arm_op_0D900060: {
return; }
arm_op_0D900070: {
return; }
arm_op_0D900080: {
return; }
arm_op_0D900090: {
return; }
arm_op_0D9000A0: {
return; }
arm_op_0D9000B0: {
return; }
arm_op_0D9000C0: {
return; }
arm_op_0D9000D0: {
return; }
arm_op_0D9000E0: {
return; }
arm_op_0D9000F0: {
return; }
arm_op_0DA00000: {
return; }
arm_op_0DA00010: {
return; }
arm_op_0DA00020: {
return; }
arm_op_0DA00030: {
return; }
arm_op_0DA00040: {
return; }
arm_op_0DA00050: {
return; }
arm_op_0DA00060: {
return; }
arm_op_0DA00070: {
return; }
arm_op_0DA00080: {
return; }
arm_op_0DA00090: {
return; }
arm_op_0DA000A0: {
return; }
arm_op_0DA000B0: {
return; }
arm_op_0DA000C0: {
return; }
arm_op_0DA000D0: {
return; }
arm_op_0DA000E0: {
return; }
arm_op_0DA000F0: {
return; }
arm_op_0DB00000: {
return; }
arm_op_0DB00010: {
return; }
arm_op_0DB00020: {
return; }
arm_op_0DB00030: {
return; }
arm_op_0DB00040: {
return; }
arm_op_0DB00050: {
return; }
arm_op_0DB00060: {
return; }
arm_op_0DB00070: {
return; }
arm_op_0DB00080: {
return; }
arm_op_0DB00090: {
return; }
arm_op_0DB000A0: {
return; }
arm_op_0DB000B0: {
return; }
arm_op_0DB000C0: {
return; }
arm_op_0DB000D0: {
return; }
arm_op_0DB000E0: {
return; }
arm_op_0DB000F0: {
return; }
arm_op_0DC00000: {
return; }
arm_op_0DC00010: {
return; }
arm_op_0DC00020: {
return; }
arm_op_0DC00030: {
return; }
arm_op_0DC00040: {
return; }
arm_op_0DC00050: {
return; }
arm_op_0DC00060: {
return; }
arm_op_0DC00070: {
return; }
arm_op_0DC00080: {
return; }
arm_op_0DC00090: {
return; }
arm_op_0DC000A0: {
return; }
arm_op_0DC000B0: {
return; }
arm_op_0DC000C0: {
return; }
arm_op_0DC000D0: {
return; }
arm_op_0DC000E0: {
return; }
arm_op_0DC000F0: {
return; }
arm_op_0DD00000: {
return; }
arm_op_0DD00010: {
return; }
arm_op_0DD00020: {
return; }
arm_op_0DD00030: {
return; }
arm_op_0DD00040: {
return; }
arm_op_0DD00050: {
return; }
arm_op_0DD00060: {
return; }
arm_op_0DD00070: {
return; }
arm_op_0DD00080: {
return; }
arm_op_0DD00090: {
return; }
arm_op_0DD000A0: {
return; }
arm_op_0DD000B0: {
return; }
arm_op_0DD000C0: {
return; }
arm_op_0DD000D0: {
return; }
arm_op_0DD000E0: {
return; }
arm_op_0DD000F0: {
return; }
arm_op_0DE00000: {
return; }
arm_op_0DE00010: {
return; }
arm_op_0DE00020: {
return; }
arm_op_0DE00030: {
return; }
arm_op_0DE00040: {
return; }
arm_op_0DE00050: {
return; }
arm_op_0DE00060: {
return; }
arm_op_0DE00070: {
return; }
arm_op_0DE00080: {
return; }
arm_op_0DE00090: {
return; }
arm_op_0DE000A0: {
return; }
arm_op_0DE000B0: {
return; }
arm_op_0DE000C0: {
return; }
arm_op_0DE000D0: {
return; }
arm_op_0DE000E0: {
return; }
arm_op_0DE000F0: {
return; }
arm_op_0DF00000: {
return; }
arm_op_0DF00010: {
return; }
arm_op_0DF00020: {
return; }
arm_op_0DF00030: {
return; }
arm_op_0DF00040: {
return; }
arm_op_0DF00050: {
return; }
arm_op_0DF00060: {
return; }
arm_op_0DF00070: {
return; }
arm_op_0DF00080: {
return; }
arm_op_0DF00090: {
return; }
arm_op_0DF000A0: {
return; }
arm_op_0DF000B0: {
return; }
arm_op_0DF000C0: {
return; }
arm_op_0DF000D0: {
return; }
arm_op_0DF000E0: {
return; }
arm_op_0DF000F0: {
return; }
arm_op_0E000000: {
return; }
arm_op_0E000010: {
return; }
arm_op_0E000020: {
return; }
arm_op_0E000030: {
return; }
arm_op_0E000040: {
return; }
arm_op_0E000050: {
return; }
arm_op_0E000060: {
return; }
arm_op_0E000070: {
return; }
arm_op_0E000080: {
return; }
arm_op_0E000090: {
return; }
arm_op_0E0000A0: {
return; }
arm_op_0E0000B0: {
return; }
arm_op_0E0000C0: {
return; }
arm_op_0E0000D0: {
return; }
arm_op_0E0000E0: {
return; }
arm_op_0E0000F0: {
return; }
arm_op_0E100000: {
return; }
arm_op_0E100010: {
return; }
arm_op_0E100020: {
return; }
arm_op_0E100030: {
return; }
arm_op_0E100040: {
return; }
arm_op_0E100050: {
return; }
arm_op_0E100060: {
return; }
arm_op_0E100070: {
return; }
arm_op_0E100080: {
return; }
arm_op_0E100090: {
return; }
arm_op_0E1000A0: {
return; }
arm_op_0E1000B0: {
return; }
arm_op_0E1000C0: {
return; }
arm_op_0E1000D0: {
return; }
arm_op_0E1000E0: {
return; }
arm_op_0E1000F0: {
return; }
arm_op_0E200000: {
return; }
arm_op_0E200010: {
return; }
arm_op_0E200020: {
return; }
arm_op_0E200030: {
return; }
arm_op_0E200040: {
return; }
arm_op_0E200050: {
return; }
arm_op_0E200060: {
return; }
arm_op_0E200070: {
return; }
arm_op_0E200080: {
return; }
arm_op_0E200090: {
return; }
arm_op_0E2000A0: {
return; }
arm_op_0E2000B0: {
return; }
arm_op_0E2000C0: {
return; }
arm_op_0E2000D0: {
return; }
arm_op_0E2000E0: {
return; }
arm_op_0E2000F0: {
return; }
arm_op_0E300000: {
return; }
arm_op_0E300010: {
return; }
arm_op_0E300020: {
return; }
arm_op_0E300030: {
return; }
arm_op_0E300040: {
return; }
arm_op_0E300050: {
return; }
arm_op_0E300060: {
return; }
arm_op_0E300070: {
return; }
arm_op_0E300080: {
return; }
arm_op_0E300090: {
return; }
arm_op_0E3000A0: {
return; }
arm_op_0E3000B0: {
return; }
arm_op_0E3000C0: {
return; }
arm_op_0E3000D0: {
return; }
arm_op_0E3000E0: {
return; }
arm_op_0E3000F0: {
return; }
arm_op_0E400000: {
return; }
arm_op_0E400010: {
return; }
arm_op_0E400020: {
return; }
arm_op_0E400030: {
return; }
arm_op_0E400040: {
return; }
arm_op_0E400050: {
return; }
arm_op_0E400060: {
return; }
arm_op_0E400070: {
return; }
arm_op_0E400080: {
return; }
arm_op_0E400090: {
return; }
arm_op_0E4000A0: {
return; }
arm_op_0E4000B0: {
return; }
arm_op_0E4000C0: {
return; }
arm_op_0E4000D0: {
return; }
arm_op_0E4000E0: {
return; }
arm_op_0E4000F0: {
return; }
arm_op_0E500000: {
return; }
arm_op_0E500010: {
return; }
arm_op_0E500020: {
return; }
arm_op_0E500030: {
return; }
arm_op_0E500040: {
return; }
arm_op_0E500050: {
return; }
arm_op_0E500060: {
return; }
arm_op_0E500070: {
return; }
arm_op_0E500080: {
return; }
arm_op_0E500090: {
return; }
arm_op_0E5000A0: {
return; }
arm_op_0E5000B0: {
return; }
arm_op_0E5000C0: {
return; }
arm_op_0E5000D0: {
return; }
arm_op_0E5000E0: {
return; }
arm_op_0E5000F0: {
return; }
arm_op_0E600000: {
return; }
arm_op_0E600010: {
return; }
arm_op_0E600020: {
return; }
arm_op_0E600030: {
return; }
arm_op_0E600040: {
return; }
arm_op_0E600050: {
return; }
arm_op_0E600060: {
return; }
arm_op_0E600070: {
return; }
arm_op_0E600080: {
return; }
arm_op_0E600090: {
return; }
arm_op_0E6000A0: {
return; }
arm_op_0E6000B0: {
return; }
arm_op_0E6000C0: {
return; }
arm_op_0E6000D0: {
return; }
arm_op_0E6000E0: {
return; }
arm_op_0E6000F0: {
return; }
arm_op_0E700000: {
return; }
arm_op_0E700010: {
return; }
arm_op_0E700020: {
return; }
arm_op_0E700030: {
return; }
arm_op_0E700040: {
return; }
arm_op_0E700050: {
return; }
arm_op_0E700060: {
return; }
arm_op_0E700070: {
return; }
arm_op_0E700080: {
return; }
arm_op_0E700090: {
return; }
arm_op_0E7000A0: {
return; }
arm_op_0E7000B0: {
return; }
arm_op_0E7000C0: {
return; }
arm_op_0E7000D0: {
return; }
arm_op_0E7000E0: {
return; }
arm_op_0E7000F0: {
return; }
arm_op_0E800000: {
return; }
arm_op_0E800010: {
return; }
arm_op_0E800020: {
return; }
arm_op_0E800030: {
return; }
arm_op_0E800040: {
return; }
arm_op_0E800050: {
return; }
arm_op_0E800060: {
return; }
arm_op_0E800070: {
return; }
arm_op_0E800080: {
return; }
arm_op_0E800090: {
return; }
arm_op_0E8000A0: {
return; }
arm_op_0E8000B0: {
return; }
arm_op_0E8000C0: {
return; }
arm_op_0E8000D0: {
return; }
arm_op_0E8000E0: {
return; }
arm_op_0E8000F0: {
return; }
arm_op_0E900000: {
return; }
arm_op_0E900010: {
return; }
arm_op_0E900020: {
return; }
arm_op_0E900030: {
return; }
arm_op_0E900040: {
return; }
arm_op_0E900050: {
return; }
arm_op_0E900060: {
return; }
arm_op_0E900070: {
return; }
arm_op_0E900080: {
return; }
arm_op_0E900090: {
return; }
arm_op_0E9000A0: {
return; }
arm_op_0E9000B0: {
return; }
arm_op_0E9000C0: {
return; }
arm_op_0E9000D0: {
return; }
arm_op_0E9000E0: {
return; }
arm_op_0E9000F0: {
return; }
arm_op_0EA00000: {
return; }
arm_op_0EA00010: {
return; }
arm_op_0EA00020: {
return; }
arm_op_0EA00030: {
return; }
arm_op_0EA00040: {
return; }
arm_op_0EA00050: {
return; }
arm_op_0EA00060: {
return; }
arm_op_0EA00070: {
return; }
arm_op_0EA00080: {
return; }
arm_op_0EA00090: {
return; }
arm_op_0EA000A0: {
return; }
arm_op_0EA000B0: {
return; }
arm_op_0EA000C0: {
return; }
arm_op_0EA000D0: {
return; }
arm_op_0EA000E0: {
return; }
arm_op_0EA000F0: {
return; }
arm_op_0EB00000: {
return; }
arm_op_0EB00010: {
return; }
arm_op_0EB00020: {
return; }
arm_op_0EB00030: {
return; }
arm_op_0EB00040: {
return; }
arm_op_0EB00050: {
return; }
arm_op_0EB00060: {
return; }
arm_op_0EB00070: {
return; }
arm_op_0EB00080: {
return; }
arm_op_0EB00090: {
return; }
arm_op_0EB000A0: {
return; }
arm_op_0EB000B0: {
return; }
arm_op_0EB000C0: {
return; }
arm_op_0EB000D0: {
return; }
arm_op_0EB000E0: {
return; }
arm_op_0EB000F0: {
return; }
arm_op_0EC00000: {
return; }
arm_op_0EC00010: {
return; }
arm_op_0EC00020: {
return; }
arm_op_0EC00030: {
return; }
arm_op_0EC00040: {
return; }
arm_op_0EC00050: {
return; }
arm_op_0EC00060: {
return; }
arm_op_0EC00070: {
return; }
arm_op_0EC00080: {
return; }
arm_op_0EC00090: {
return; }
arm_op_0EC000A0: {
return; }
arm_op_0EC000B0: {
return; }
arm_op_0EC000C0: {
return; }
arm_op_0EC000D0: {
return; }
arm_op_0EC000E0: {
return; }
arm_op_0EC000F0: {
return; }
arm_op_0ED00000: {
return; }
arm_op_0ED00010: {
return; }
arm_op_0ED00020: {
return; }
arm_op_0ED00030: {
return; }
arm_op_0ED00040: {
return; }
arm_op_0ED00050: {
return; }
arm_op_0ED00060: {
return; }
arm_op_0ED00070: {
return; }
arm_op_0ED00080: {
return; }
arm_op_0ED00090: {
return; }
arm_op_0ED000A0: {
return; }
arm_op_0ED000B0: {
return; }
arm_op_0ED000C0: {
return; }
arm_op_0ED000D0: {
return; }
arm_op_0ED000E0: {
return; }
arm_op_0ED000F0: {
return; }
arm_op_0EE00000: {
return; }
arm_op_0EE00010: {
return; }
arm_op_0EE00020: {
return; }
arm_op_0EE00030: {
return; }
arm_op_0EE00040: {
return; }
arm_op_0EE00050: {
return; }
arm_op_0EE00060: {
return; }
arm_op_0EE00070: {
return; }
arm_op_0EE00080: {
return; }
arm_op_0EE00090: {
return; }
arm_op_0EE000A0: {
return; }
arm_op_0EE000B0: {
return; }
arm_op_0EE000C0: {
return; }
arm_op_0EE000D0: {
return; }
arm_op_0EE000E0: {
return; }
arm_op_0EE000F0: {
return; }
arm_op_0EF00000: {
return; }
arm_op_0EF00010: {
return; }
arm_op_0EF00020: {
return; }
arm_op_0EF00030: {
return; }
arm_op_0EF00040: {
return; }
arm_op_0EF00050: {
return; }
arm_op_0EF00060: {
return; }
arm_op_0EF00070: {
return; }
arm_op_0EF00080: {
return; }
arm_op_0EF00090: {
return; }
arm_op_0EF000A0: {
return; }
arm_op_0EF000B0: {
return; }
arm_op_0EF000C0: {
return; }
arm_op_0EF000D0: {
return; }
arm_op_0EF000E0: {
return; }
arm_op_0EF000F0: {
return; }
arm_op_0F000000: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F000010: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F000020: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F000030: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F000040: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F000050: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F000060: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F000070: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F000080: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F000090: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F0000A0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F0000B0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F0000C0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F0000D0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F0000E0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F0000F0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F100000: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F100010: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F100020: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F100030: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F100040: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F100050: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F100060: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F100070: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F100080: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F100090: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F1000A0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F1000B0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F1000C0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F1000D0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F1000E0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F1000F0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F200000: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F200010: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F200020: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F200030: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F200040: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F200050: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F200060: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F200070: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F200080: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F200090: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F2000A0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F2000B0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F2000C0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F2000D0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F2000E0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F2000F0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F300000: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F300010: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F300020: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F300030: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F300040: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F300050: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F300060: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F300070: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F300080: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F300090: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F3000A0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F3000B0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F3000C0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F3000D0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F3000E0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F3000F0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F400000: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F400010: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F400020: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F400030: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F400040: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F400050: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F400060: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F400070: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F400080: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F400090: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F4000A0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F4000B0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F4000C0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F4000D0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F4000E0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F4000F0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F500000: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F500010: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F500020: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F500030: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F500040: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F500050: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F500060: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F500070: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F500080: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F500090: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F5000A0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F5000B0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F5000C0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F5000D0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F5000E0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F5000F0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F600000: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F600010: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F600020: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F600030: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F600040: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F600050: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F600060: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F600070: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F600080: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F600090: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F6000A0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F6000B0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F6000C0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F6000D0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F6000E0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F6000F0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F700000: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F700010: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F700020: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F700030: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F700040: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F700050: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F700060: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F700070: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F700080: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F700090: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F7000A0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F7000B0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F7000C0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F7000D0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F7000E0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F7000F0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F800000: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F800010: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F800020: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F800030: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F800040: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F800050: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F800060: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F800070: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F800080: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F800090: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F8000A0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F8000B0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F8000C0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F8000D0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F8000E0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F8000F0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F900000: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F900010: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F900020: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F900030: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F900040: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F900050: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F900060: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F900070: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F900080: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F900090: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F9000A0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F9000B0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F9000C0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F9000D0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F9000E0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0F9000F0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FA00000: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FA00010: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FA00020: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FA00030: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FA00040: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FA00050: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FA00060: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FA00070: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FA00080: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FA00090: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FA000A0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FA000B0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FA000C0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FA000D0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FA000E0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FA000F0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FB00000: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FB00010: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FB00020: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FB00030: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FB00040: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FB00050: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FB00060: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FB00070: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FB00080: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FB00090: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FB000A0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FB000B0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FB000C0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FB000D0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FB000E0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FB000F0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FC00000: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FC00010: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FC00020: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FC00030: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FC00040: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FC00050: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FC00060: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FC00070: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FC00080: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FC00090: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FC000A0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FC000B0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FC000C0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FC000D0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FC000E0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FC000F0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FD00000: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FD00010: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FD00020: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FD00030: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FD00040: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FD00050: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FD00060: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FD00070: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FD00080: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FD00090: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FD000A0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FD000B0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FD000C0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FD000D0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FD000E0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FD000F0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FE00000: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FE00010: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FE00020: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FE00030: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FE00040: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FE00050: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FE00060: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FE00070: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FE00080: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FE00090: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FE000A0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FE000B0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FE000C0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FE000D0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FE000E0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FE000F0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FF00000: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FF00010: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FF00020: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FF00030: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FF00040: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FF00050: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FF00060: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FF00070: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FF00080: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FF00090: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FF000A0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FF000B0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FF000C0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FF000D0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FF000E0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
arm_op_0FF000F0: {
arm7tdmi_trigger_exception(cpu, 0x8, 0x13);
return; }
}

