INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Verilog HDL/Vivado project/lab_1/lab_1.srcs/sources_1/new/D_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Verilog HDL/Vivado project/lab_1/lab_1.srcs/sources_1/new/T_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module T_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Verilog HDL/Vivado project/lab_1/lab_1.srcs/sources_1/new/rcc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Verilog HDL/Vivado project/lab_1/lab_1.srcs/sim_1/new/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
