<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › ar7 › irq.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>irq.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (C) 2006,2007 Felix Fietkau &lt;nbd@openwrt.org&gt;</span>
<span class="cm"> * Copyright (C) 2006,2007 Eugene Konev &lt;ejka@openwrt.org&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA  02110-1301  USA</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>

<span class="cp">#include &lt;asm/irq_cpu.h&gt;</span>
<span class="cp">#include &lt;asm/mipsregs.h&gt;</span>
<span class="cp">#include &lt;asm/mach-ar7/ar7.h&gt;</span>

<span class="cp">#define EXCEPT_OFFSET	0x80</span>
<span class="cp">#define PACE_OFFSET	0xA0</span>
<span class="cp">#define CHNLS_OFFSET	0x200</span>

<span class="cp">#define REG_OFFSET(irq, reg)	((irq) / 32 * 0x4 + reg * 0x10)</span>
<span class="cp">#define SEC_REG_OFFSET(reg)	(EXCEPT_OFFSET + reg * 0x8)</span>
<span class="cp">#define SEC_SR_OFFSET		(SEC_REG_OFFSET(0))	</span><span class="cm">/* 0x80 */</span><span class="cp"></span>
<span class="cp">#define CR_OFFSET(irq)		(REG_OFFSET(irq, 1))	</span><span class="cm">/* 0x10 */</span><span class="cp"></span>
<span class="cp">#define SEC_CR_OFFSET		(SEC_REG_OFFSET(1))	</span><span class="cm">/* 0x88 */</span><span class="cp"></span>
<span class="cp">#define ESR_OFFSET(irq)		(REG_OFFSET(irq, 2))	</span><span class="cm">/* 0x20 */</span><span class="cp"></span>
<span class="cp">#define SEC_ESR_OFFSET		(SEC_REG_OFFSET(2))	</span><span class="cm">/* 0x90 */</span><span class="cp"></span>
<span class="cp">#define ECR_OFFSET(irq)		(REG_OFFSET(irq, 3))	</span><span class="cm">/* 0x30 */</span><span class="cp"></span>
<span class="cp">#define SEC_ECR_OFFSET		(SEC_REG_OFFSET(3))	</span><span class="cm">/* 0x98 */</span><span class="cp"></span>
<span class="cp">#define PIR_OFFSET		(0x40)</span>
<span class="cp">#define MSR_OFFSET		(0x44)</span>
<span class="cp">#define PM_OFFSET(irq)		(REG_OFFSET(irq, 5))	</span><span class="cm">/* 0x50 */</span><span class="cp"></span>
<span class="cp">#define TM_OFFSET(irq)		(REG_OFFSET(irq, 6))	</span><span class="cm">/* 0x60 */</span><span class="cp"></span>

<span class="cp">#define REG(addr) ((u32 *)(KSEG1ADDR(AR7_REGS_IRQ) + addr))</span>

<span class="cp">#define CHNL_OFFSET(chnl) (CHNLS_OFFSET + (chnl * 4))</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">ar7_irq_base</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ar7_unmask_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">((</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">ar7_irq_base</span><span class="p">)</span> <span class="o">%</span> <span class="mi">32</span><span class="p">),</span>
	       <span class="n">REG</span><span class="p">(</span><span class="n">ESR_OFFSET</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">ar7_irq_base</span><span class="p">)));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ar7_mask_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">((</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">ar7_irq_base</span><span class="p">)</span> <span class="o">%</span> <span class="mi">32</span><span class="p">),</span>
	       <span class="n">REG</span><span class="p">(</span><span class="n">ECR_OFFSET</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">ar7_irq_base</span><span class="p">)));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ar7_ack_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">((</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">ar7_irq_base</span><span class="p">)</span> <span class="o">%</span> <span class="mi">32</span><span class="p">),</span>
	       <span class="n">REG</span><span class="p">(</span><span class="n">CR_OFFSET</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">ar7_irq_base</span><span class="p">)));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ar7_unmask_sec_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">ar7_irq_base</span> <span class="o">-</span> <span class="mi">40</span><span class="p">),</span> <span class="n">REG</span><span class="p">(</span><span class="n">SEC_ESR_OFFSET</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ar7_mask_sec_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">ar7_irq_base</span> <span class="o">-</span> <span class="mi">40</span><span class="p">),</span> <span class="n">REG</span><span class="p">(</span><span class="n">SEC_ECR_OFFSET</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ar7_ack_sec_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">ar7_irq_base</span> <span class="o">-</span> <span class="mi">40</span><span class="p">),</span> <span class="n">REG</span><span class="p">(</span><span class="n">SEC_CR_OFFSET</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">ar7_irq_type</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;AR7&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span> <span class="o">=</span> <span class="n">ar7_unmask_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span> <span class="o">=</span> <span class="n">ar7_mask_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_ack</span> <span class="o">=</span> <span class="n">ar7_ack_irq</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">ar7_sec_irq_type</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;AR7&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span> <span class="o">=</span> <span class="n">ar7_unmask_sec_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span> <span class="o">=</span> <span class="n">ar7_mask_sec_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_ack</span> <span class="o">=</span> <span class="n">ar7_ack_sec_irq</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irqaction</span> <span class="n">ar7_cascade_action</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">handler</span> <span class="o">=</span> <span class="n">no_action</span><span class="p">,</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;AR7 cascade interrupt&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IRQF_NO_THREAD</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">ar7_irq_init</span><span class="p">(</span><span class="kt">int</span> <span class="n">base</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="cm">/*</span>
<span class="cm">	 * Disable interrupts and clear pending</span>
<span class="cm">	 */</span>
	<span class="n">writel</span><span class="p">(</span><span class="mh">0xffffffff</span><span class="p">,</span> <span class="n">REG</span><span class="p">(</span><span class="n">ECR_OFFSET</span><span class="p">(</span><span class="mi">0</span><span class="p">)));</span>
	<span class="n">writel</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="n">REG</span><span class="p">(</span><span class="n">ECR_OFFSET</span><span class="p">(</span><span class="mi">32</span><span class="p">)));</span>
	<span class="n">writel</span><span class="p">(</span><span class="mh">0xffffffff</span><span class="p">,</span> <span class="n">REG</span><span class="p">(</span><span class="n">SEC_ECR_OFFSET</span><span class="p">));</span>
	<span class="n">writel</span><span class="p">(</span><span class="mh">0xffffffff</span><span class="p">,</span> <span class="n">REG</span><span class="p">(</span><span class="n">CR_OFFSET</span><span class="p">(</span><span class="mi">0</span><span class="p">)));</span>
	<span class="n">writel</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="n">REG</span><span class="p">(</span><span class="n">CR_OFFSET</span><span class="p">(</span><span class="mi">32</span><span class="p">)));</span>
	<span class="n">writel</span><span class="p">(</span><span class="mh">0xffffffff</span><span class="p">,</span> <span class="n">REG</span><span class="p">(</span><span class="n">SEC_CR_OFFSET</span><span class="p">));</span>

	<span class="n">ar7_irq_base</span> <span class="o">=</span> <span class="n">base</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">40</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">REG</span><span class="p">(</span><span class="n">CHNL_OFFSET</span><span class="p">(</span><span class="n">i</span><span class="p">)));</span>
		<span class="cm">/* Primary IRQ&#39;s */</span>
		<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">i</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ar7_irq_type</span><span class="p">,</span>
					 <span class="n">handle_level_irq</span><span class="p">);</span>
		<span class="cm">/* Secondary IRQ&#39;s */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;</span> <span class="mi">32</span><span class="p">)</span>
			<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">i</span> <span class="o">+</span> <span class="mi">40</span><span class="p">,</span>
						 <span class="o">&amp;</span><span class="n">ar7_sec_irq_type</span><span class="p">,</span>
						 <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">setup_irq</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ar7_cascade_action</span><span class="p">);</span>
	<span class="n">setup_irq</span><span class="p">(</span><span class="n">ar7_irq_base</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ar7_cascade_action</span><span class="p">);</span>
	<span class="n">set_c0_status</span><span class="p">(</span><span class="n">IE_IRQ0</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">arch_init_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">mips_cpu_irq_init</span><span class="p">();</span>
	<span class="n">ar7_irq_init</span><span class="p">(</span><span class="mi">8</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ar7_cascade</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">status</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">irq</span><span class="p">;</span>

	<span class="cm">/* Primary IRQ&#39;s */</span>
	<span class="n">irq</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">REG</span><span class="p">(</span><span class="n">PIR_OFFSET</span><span class="p">))</span> <span class="o">&amp;</span> <span class="mh">0x3f</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">irq</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">do_IRQ</span><span class="p">(</span><span class="n">ar7_irq_base</span> <span class="o">+</span> <span class="n">irq</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Secondary IRQ&#39;s are cascaded through primary &#39;0&#39; */</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">REG</span><span class="p">(</span><span class="n">CR_OFFSET</span><span class="p">(</span><span class="n">irq</span><span class="p">)));</span>
	<span class="n">status</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">REG</span><span class="p">(</span><span class="n">SEC_SR_OFFSET</span><span class="p">));</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">32</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">do_IRQ</span><span class="p">(</span><span class="n">ar7_irq_base</span> <span class="o">+</span> <span class="n">i</span> <span class="o">+</span> <span class="mi">40</span><span class="p">);</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">status</span> <span class="o">&gt;&gt;=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">spurious_interrupt</span><span class="p">();</span>
<span class="p">}</span>

<span class="n">asmlinkage</span> <span class="kt">void</span> <span class="nf">plat_irq_dispatch</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pending</span> <span class="o">=</span> <span class="n">read_c0_status</span><span class="p">()</span> <span class="o">&amp;</span> <span class="n">read_c0_cause</span><span class="p">()</span> <span class="o">&amp;</span> <span class="n">ST0_IM</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pending</span> <span class="o">&amp;</span> <span class="n">STATUSF_IP7</span><span class="p">)</span>		<span class="cm">/* cpu timer */</span>
		<span class="n">do_IRQ</span><span class="p">(</span><span class="mi">7</span><span class="p">);</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">pending</span> <span class="o">&amp;</span> <span class="n">STATUSF_IP2</span><span class="p">)</span>		<span class="cm">/* int0 hardware line */</span>
		<span class="n">ar7_cascade</span><span class="p">();</span>
	<span class="k">else</span>
		<span class="n">spurious_interrupt</span><span class="p">();</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
