# Verilog-EXOR
This trove consists of verilog code,RTL,simulation output,testbench of EX-OR gate in all three levels of modeling(gate level,data flow and behavioral model)

gexor - gate level verilog code

gexortest - gate level testbench

gexor simulation - gate level simulation output

gexor.pdf - gate level RTL structure

dexor - data flow verilog code

dexortest - data flow testbench

dexor simulation - data flow simulation output

dexor.pdf - data flow RTL structure

bexor - behavioral level verilog code

bexortest - behavioral level testbench

bexor simulation - behavioral level simulation output

bexor.pdf - behavioral level RTL structure
