<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
<script src="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.2.1/css/all.min.css"></script>
<link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/4.7.0/css/font-awesome.min.css"> 
<link rel="stylesheet" href="./css/style.css">
<link rel="stylesheet" href="./css/admin.css">
    <title>M.A Raheem | BootCamp</title>

   <style>
    .fa{
        font-size: 0.8em;
    }
   </style>
</head>
<body>
    <nav class="navbar">
        <div class="navbar-container container">
            <input type="checkbox" name="" id="">
            <div class="hamburger-lines">
                <span class="line line1"></span>
                <span class="line line2"></span>
                <span class="line line3"></span>
            </div>
            <ul class="menu-items">
                <li><a href="index.html">Home</a></li>
                <li><a href="projects.html">Projects</a></li>
                <li><a href="Profile.html">Profile</a></li>
                <li><a href="Professional.html">Professional Activities</a></li>
                <li><a href="Publications.html">Publications</a></li>
                <li> 
                  <div class="dropdown">
                  <button class="dropbtn">BootCamp</button>
                  <div class="dropdown-content">
                    <a href="Qualifications.html#frontend">Front End Design</a>
                    <a href="Qualifications.html#physical">Physical Design</a>
                    <a href="Qualifications.html#analog">Analog Design</a>
                    <a href="Qualifications.html#rtl">RTL-GDS design</a>
                    <a href="Qualifications.html#dft">DFT Design</a>
                    <a href="Qualifications.html#linux">Linux</a>
                  </div>
                  </div>
                </li>
                <!-- <li><a href="Contact.html">Contact</a></li> -->
            </ul>
            <img src="./img/clg-logo.png"  height="50px" width="50px" alt="">
            <h1 class="logo">Dr. M.A.RAHEEM <br> <p style="font-size:10px;">B.Tech, &nbsp; M.Tech &nbsp; P.hD</p>
            </h1>
        </div>
        </nav>

    

    <section id="frontend" class="second">
      <div class="para">
        
        <div class="elementor-widget-container">
          <h1 class="elementor-heading-title elementor-size-default">Frontend Design</h1>		
        </div>
          
       

           <ul>
            <br><br>
            <li><h3 class="adminhead">
                Overview on Designing with
          Verilog</h3></li>
          <h2 class="adminhead">
            <!-- Professor in MJCET for VLSI subject</h3> -->
                      <p class="adminpara">
              <ul style="font-size: medium;">
                  Introduction to Digital VLSI design flow- Brain storming on combinational and
          sequential circuit design, Importance of RTL modeling-Overview of the different
          features of Verilog- Different modeling styles- Data flow modeling - Structural
          modeling - HDL coding guidelines for proper synthesizable code- Lab: Focusing on
          Hierarchical designing.
          <br><br>
          Introduction to Behavioral Modeling-Blocking and Non-blocking assignment
          statements - Coding techniques for synchronous and asynchronous concepts. FSM
          coding guidelines- Lab: Designing FSM based designs with focus on addressing
          latency in registering outputs. Simulation and synthesis mismatches guidelines.
                  </p>


          <li><h3 class="adminhead">
            FPGA based Design using Vivado</h3></li>
            <h2 class="adminhead">
              <!-- Professor in MJCET for VLSI subject</h3> -->
                        <p class="adminpara">
                <ul style="font-size: medium;">
                    Introduction, ASIC Flow, FPGA Flow, Vivado Flow, Overview of FPGA Families, FPGAs
            available in the market, FPGA Architecture of latest devices - 7 series FPGA - Kintex,
            Artix, Virtex, Zynq <br><br>
            Synthesis flow in Vivado, Implementation flow in Vivado. Overview of Logical
            resources on FPGA, Reset Methodology, HDL coding techniques, Lab: Vivado tool
            flow.
            <br><br>
            Timing Analysis – Baselining -STA - Setup and Hold analysis registered paths, Static
            Timing Analysis with lab demonstrating the timing closure of a design using Vivado
            IDE
            IP core, IP customization, Hardware Debug - ILA, VIO, Lab: On usability of debug
            core. <br><br>
            </p>
          <li><h3 class="adminhead">
          
            SoC based Design using Vitis
            Unified Software
            Development</h3></li>
            <h2 class="adminhead">
              <!-- Professor in MJCET for VLSI subject</h3> -->
                        <p class="adminpara">
                <ul style="font-size: medium;">
            Introduction to SoC Technology, Introduction to Zynq SoC Architecture, Block level
          based design using IP Integrator tool, Embedded System Design Flow using Xilinx
          Vitis IDE <br><br>
          Lab: Creating a Simple Embedded Hardware Design – Develop a basic embedded
          system for the target board on Vivado and write a basic C application using Vitis IDE
          to run on its exported hardware.
          Explore various features of Zynq SoC for Hardware-Software co-design, Introduction
            to AXI Interconnect Standard and its various types, Direct Memory Access
            Controller, Timers and Interrupts.
            <br><br>
            Lab: Using DMA on the Zynq SoC – Add and connect block RAM to the AXI port of
            the processing system, Use PS DMA and GIC controllers, Use the profiling tools to
            analyze system performance
          </p>


    </ul>
          

    <p style="line-height: 200%;">
      <h2 class="adminhead">
        <!-- Professor in MJCET for VLSI subject</h3> -->
                  <p class="adminpara">
          <ul style="font-size: medium;">
      <p style="text-decoration: underline;"><b> Who can attend:</b> </p>
       <p> - Faculty and research scholars intending to up-skill to FPGA and SoC Design using Xilinx tools
      <br>  &nbsp; Pre-requisites: <br>
        - Working knowledge of Digital Design and HDL (Verilog/VHDL) <br>
        </p>
        <p style="text-decoration: underline;">
       <strong>Software tools: </strong><br></p>
    <p >
        - Xilinx Vivado Design Suite, Xilinx Vitis <br>
       <span style="text-decoration: underline;"><strong>Hardware:</strong></span> <br>
        - Zynq-7000 based evaluation boards</p>
      <p>
       <span style="text-decoration: underline;"> <strong>Highlights:</strong></span>  <br>
- Insightful theory sessions and Lab demonstrations <br>
- Cloud-based Tool and Board access <br>
- Participation certificate <br>
      </p>
    </p>
          </div>

          </div>
          </div>
          </div>
              </section>

              <section id="physical" class="second">
                <div class="para">
                  <div class="elementor-widget-container">
                    <h1 class="elementor-heading-title elementor-size-default">Physical Design</h1>		
                  </div>
                      
                  <h2 class="adminhead">
                    <!-- Professor in MJCET for VLSI subject</h3> -->
                              <p class="adminpara">
                      <ul style="font-size: medium;">      
                          Physical Design Training Course mainly
                          focused on giving complete hands on
                          experience to physical design and physical
                          verification flow with Industry standard tools
                          in latest tech nodes with 80% lab practice. 
                          <br><br> By end of the course your will understand the
                          complete physical design flow from
                          specifications, floor planning challenges,
                          power optimization, placement constraints,
                          timing analysis, clock tree synthesis, routing
                          and physical verification of a functional unit
                          blocks.
                          <br><br>	Module 1
                          <br><br> Digital Electronics Basics
                          <br><br> Number System and Boolean Algebra Basic Theorems and Properties, Advantage /Disadvantages Combinational circuit Design Procedure – Half Adder, Full Adder, Half Subtractor, Full Subtractor, Parallel Binary Adder, Parallel binary subtractor, Binary Multiplier, Multiplexers/DeMultiplexers, decoder, Encoder, Code Converters, Magnitude Comparator.
                          Sequential circuits – Counter, State machines, Shift registers "The binary cell, The S-R-Latch Flip-Flop The D-Latch Flip-Flop, The “Clocked T” Flip-Flop, The “ Clocked J-K” Flip-Flop, Design of a Clocked Flip-Flop, Timing and Triggering Consideration."
                          "Introduction, Basic Architectural Distinctions between Combinational and Sequential circuits, Latches, Flip-Flops, SR,JK,D,T and Master slave, characteristic Tables and equations, Conversion from one type of Flip-Flop to another, Counters - Design of Single Mode Counter, Ripple Counter, Ring Counter, Shift Register, Ring counter using Shift Register"
                          
                          <br><br>Week 2	Test 	Quiz Interview Questions
                          <br><br> Module 2
                          <br><br> VLSI System Design
                          <br><br> Introduction to IC Technology – MOS, PMOS, NMOS, CMOS & BiCMOS technologies-Fabrication Process FinFET
                           Basic Electrical Properties of MOS and Bi-CMOS Circuits: Ids-Vds relationships, MOS transistor threshold Voltage, gm, gds, figure of merit; Pass transistor, NMOS Inverter, Various pull ups, CMOS Inverter analysis and design, Bi-CMOS Inverters. Review of Semi conductor Device, Passive components for ICs, Device structure, BJTS, JFETS, MOSFETS – depletion types and enhancement type
                           Basic logic CMOS e circuits with BJT, MOSFETS (N-MOS & C-MOS & Bi CMOS).Design of inverters with different loads, Design of AND, OR, NAND, NOR gates using MOSFET, Transmission gate logic circuits, BiCMOS inverter
                          <br><br> Test  Quiz  Interview Questions
                          
                          <br><br> Module 3
                          <br><br> SUBSYSTEM DESIGN
                          <br><br> Shifters, Adders: Carry skip, carry select, square root carry select , Manchester; ALU, Multipliers: Booth, Baugh-Woolley, High Density Memory Elements: SRAM, DRAM, ROM Design.
                           MOS and CMOS circuit Design Process: MOS Layers Stick diagrams, Lambda based Design rules and Layout diagrams. Sheet Resistance, Area Capacitance and Delay calculation. 
                          <br><br> Test Quiz Interview Questions
                          
                          <br><br> Module 4
                          <br><br> Linux and Scripting
                          <br><br> Linux basics, Layers of Linux/Unix, Kernel, Shell, File System, Linux basic commands, Editor Commands, Usage of special characters, System Resource Commands, User Commands, Disc Space Commands,
                           Perl Variable Types, Variable Names, Operators, Type Conversions, Operators acting on Strings, Scope of a Variable, Comparison operators, Functions, Iteration, Flow control within loops, Parallel Traversals, Strings- basics, escape sequences, formatting, slices, methods, regular expressions
                           "Overview of Tcl/Tk, Tool Command Language and its Usage, Tcl Language Programming, Basics, Arguments, Variable Substitution, Command Substitution, Word Structure, Tcl Expressions, Tcl Arrays and Lists"
                           Binary OperatorInterpolation of scalar strings, chop, chomp, STDIN, undef value, Array and List Data, Range Operator, Array Variables, Slice, Array as a stack, shift(), unshift(), Operations on Arrays: Reverse, sort, chop, Array References
                          <br><br> Test  Quiz Interview Questions
                          
                          <br><br> Module 5
                          <br><br> Introduction to ASIC Design Introduction to Verilog Logic Design Using Verilog Introduction To Hdls, Basic Concepts Of Verilog, Design Flow. Gate Level Modeling: Gate Types and Gate Delays.
                           Data Types, System Tasks and Compiler Directives.Dataflow Modeling: Continuous assignment and Delays..Parallel Adder Design of Stimulus Block. Delay 
                           Behavioural Modeling: Structured Procedures, Procedural Assignments. Timing control, Conditional statements, Sequential and Parallel Blocks, Generate Blocks. Switch level Modeling. Tasks, Functions, Procedural Continuous Assignments, Design of Mealy and Moore state models using Verilog. Logic Synthesis, Synthesis Design flow, Gate level Netlist. 
                          <br><br> Test  Quiz
                          
                          <br><br> Module 6
                          <br><br> Synthesis What is Synthesis? Why we do Synthesis? Advantage /Disadvantages Inputs and Outputs understanding Flow Constraints development and understanding Optimization techniques 
                          <br><br> Test  Quiz Interview Questions
                          <br><br> Module 7 
                          <br><br>  Design For Testability 
                          <br><br> What is DFT?  Why we do DFT? Advantage /Disadvantages Test process and where DFT comes in ASIC Design flow
                           Structural testing  Physical defect(Detail study on all defects as well as how defect converts to fault)
                           Fault modeling. Types of fault in detail. Detail study on all fault models.Types of scan flops. There detail study with all pros/cons
                           Types of scan. There detail study. Test point insertion. Explain one practical model that gives idea on shifting ,launch and capturing on flops
                           Scenario will be given. Creating script for the same.
                          
                          <br><br> Module 8
                          <br><br> Static Timing Analysis
                          <br><br> Importance of STA over DTA. Delay Calculation Maximum frequency calculation
                          Skew and Jitter Setup & hold checks, analysis & timing closure techniques                          <br><br> Design rule violations (DRV) and other checks.
                          Basic understanding of transition/slew, capacitance, leakage power,internal power, On-Chip-Variation (derate, AOCV, LVF) Library file difference NLDM, CCS, ECSM, LVF
                          <br><br> Test 
                          <br><br> Quiz
                          <br><br> Interview Questions
                          
                          <br><br> Module 9
                          <br><br> Physical Design Input files, Sanity Checks and IO placement  Floorplanning and Power planning concepts Placement strategies like region, fence, blockages, pading, bump, dont touch, filler gap, DRV optimization, Buffer tree synthesis Clock tree synthesis and clock latency calculations Routing design and optimization, antenna Effect and Latch up issue ECO Timing closure and implementation cycle Physical Design Verification Design Rule Checks understanding and importance Layout Versus Schematic and difference with respect to LEC
                          <br><br> Test 
                          <br><br> Quiz
                          <br><br> Interview Questions
                          <br><br> Module 10
                          <br><br> Industry standard Project Execution
                          <br><br> ORCA, MSP430, RISC Processor and Chiptop
                          

                </p>

                  <div class="feimg">
                    <!-- <img class="fe1" src="./img/physical.png" alt=""> -->
                    <!-- <img class="fe2" src="./img/physical2.png" alt=""> -->
                  </div>

              </section>


              <section id="analog" class="second">
                <div class="para">
                  <div class="elementor-widget-container">
                    <h1 class="elementor-heading-title elementor-size-default"> Analog VLSI Design Camp</h1>		
                  </div>
            
                  <h2 class="adminhead">
                    <!-- Professor in MJCET for VLSI subject</h3> -->
                              <p class="adminpara">
                      <ul style="font-size: medium;">
        <li>Analog VLSI Design Camp 
          <br><br> Day 1 Virtuoso Cadence 180nm & 65nm
MOS Device Characterizations: To determine dependence of region of operation
 based on I/O voltages. Extraction of basic MOS parameters, Design of Single Stage Amplifiers –
 Common Source, Common Drain, Common Gate Amplifiers using current mirrors. 
Analysis of SSA – DC analysis, Transient Analysis and AC Analysis.
<br><br> Day 2 Design of Differential Amplifier, Design of Op amp using earlier designed CSA and Diffamp,
 Opamp analysis – Methodology to calculate DC Gain, UGB, Phase Margin, Slew Rate, DC offset,
 CMRR for an opamp.
 <br><br>Day 3: Selection of Opamp Specifications, Complete Mathematical design of OPAMP from  
specifications, Transistor level implementation of Two stage CMOS opamp from specifications, 
DC, Transient and AC Analysis of designed opamp.
<br><br> Day 4:Comparator design using opamp, Design of Resistor String ladder, Thermometer to binary encoder.
<br><br> Day 5: Integration of designed sub blocks to implement Flash ADC. System level simulation to determine the resolution of Flash ADC. Research opportunities in area of Analog and Mixed signal IC Design.
<br><br>Day 6: Insight on Layout Design Techniques
.</li>
        <!-- <img src="./img/analog.png" height="100%" width="80%" alt=""> -->
      </p>
     
    </section>


    <section id="rtl" class="second">
     
      <div class="para">
        <div class="elementor-widget-container">
          <h1 class="elementor-heading-title elementor-size-default"> RTL-GDS design</h1>		
        </div>
            
     <h3 class="adminhead">
      <!-- Professor in MJCET for VLSI subject</h3> -->
      <br>
      <p class="adminpara">
        <ul style="font-size: medium;">
                 <li> <br><br> Module 1
        <br><br>  Digital Electronics Basics
        Number System and Boolean Algebra 
        Basic Theorems and Properties,
        Advantage /Disadvantages
        Combinational circuit Design Procedure – Half Adder, Full Adder, Half Subtractor, Full Subtractor, Parallel Binary Adder, Parallel binary subtractor, Binary Multiplier, Multiplexers/DeMultiplexers, decoder, Encoder, Code Converters, Magnitude Comparator.
        Sequential circuits – Counter, State machines, Shift registers
        The binary cell, The S-R-Latch Flip-Flop The D-Latch
        Flip-Flop, The “Clocked T” Flip-Flop, The “ Clocked J-K” Flip-Flop, Design of a Clocked
        Flip-Flop, Timing and Triggering Consideration.
        Introduction, Basic Architectural Distinctions between Combinational and Sequential circuits,
        Latches,Flip-Flops, SR,JK,D,T and Master slave, characteristic Tables and equations,
        Conversion from one type of Flip-Flop to another,
        Counters - Design of Single Mode Counter, Ripple Counter, Ring Counter, Shift Register, Ring
        counter using Shift Registe
        Test 
        Quiz
        Interview Questions
        
        <br><br> Module 2
        <br><br> Design Specification and RTl Coding
        Introduction to Verilog
        Logic Design Using Verilog
        Introduction To Hdls, Basic Concepts Of Verilog, Design Flow. 
        Gate Level Modeling: Gate Types and Gate Delays.
        Data Types, System Tasks and Compiler Directives. 
        Dataflow Modeling: Continuous assignment and Delays..Parallel Adder
        Design of Stimulus Block. Delay 
        Behavioural Modeling: Structured Procedures, Procedural Assignments.
        Timing control, Conditional statements, Sequential and Parallel Blocks, Generate Blocks. Switch level Modeling. 
         Tasks, Functions, Procedural Continuous Assignments, Design of Mealy and Moore state models using Verilog.
        Logic Synthesis, Synthesis Design flow, Gate level Netlist. 
        Test 
        Quiz
        Interview Questions
        
        <br><br> Module 3
        <br><br> Design Simulation Using the Xcelium Simulator
        Simulating a Simple Counter Design
        Steps to Invoke Tools
        Verification Using Simulation
        Using xrun in Graphical Mode with the -gui Option
        Using xrun in Batch Mode
        Quiz
        Interview Questions
        
        <br><br> Module 4
        <br><br>   The Synthesis Stage  Basic Synthesis Flow
        Steps to Invoke Tools
        Running Synthesis (Without DFT)
        Creating the Script for Run
        Timing Constraints or the SDC File
        Starting Genus
        Loading Libraries and Designs and Synthesizing the Design
        Genus Terminal After Synthesis
        Launching the GUI
        Generating Reports
        Writing Output Files
        Exiting the Software
        Understanding the Flow
        Running Scan Insertion
        
        <br><br> Module 5
        <br><br> Running the Basic ATPG Flow in Modus Test
        Steps to Invoke Tools 
        Creating the Script for Run
        Invoking Modus Test
        Building the Model
        Building the Test Mode
        Verifying the Test Structures:
        Reporting the Test Structures
        Building the Fault Model
        Creating the Scan Test
        Interview Questions
        Creating the Logic Test
        Writing Out the Vectors
        Exiting the Software
        
        
        
        <br><br> Module 6
        
        <br><br> The Equivalency Checking Stage
        Steps to Invoke Tools
        Invoking Equivalency Checking
        Creating the Script (DOFILE) for Run
        Running Equivalency Checking
        Loading Libraries and Designs, and Comparing Designs
        Analyzing Results After Comparison
        Exiting the Software
        Understanding the Flow
        Creating a .v File
        
        <br><br> Module 7
        <br><br> The Implementation Stage
        Importing the Design
        Viewing the Design Import Results
        Viewing the Design Hierarchy
        Floorplanning the Design
        Power Planning
        Creating Power Rails with Special Route
        Running Placement Optimization
        Running Clock Tree Synthesis
        Routing the Nets
        Extraction and Timing Analysis
        Running Physical Verification
        Verifying Geometry
        Verifying Connectivity
        Running Power Analysis
        Viewing Power Analysis Results
        Generating a Stream File
        
        <br><br> Module 8
        <br><br> Running Gate-Level Simulations on a Simple Counter Design
        Timing Signoff Analysis
        What Is Gate-Level Simulation (GLS)?
        SDF Annotation
        Simulating the Netlist with the xrun Command
        Running Timing Analysis and Debugging in the Innovus Session
        Running an Independent Timing Analysis in Tempus
        Rerunning Innovus to Fix All Violations
        Summary
        Test 
        Quiz
        Interview Questions
        Module 8
        Industry standard Project Execution
         MSP430, RISC Processor and Chiptop
        
        
        
       </li>
      <!-- <li> A 6-Days Analog IC Design Camp IEEE, ECE Dept, MJCET 1st May to 6th May 2017.</li> -->
      <!-- <li> A 6-Days FDP workshop on Analog IC Design Camp IEEE, ECE Dept, MJCET&Entuple -->
          <!-- 2nd to 7th Dec 2019.</li> -->
      
        </ul>
        <!-- <img src="./img/rtl.png" height="100%" -->
        <!-- width="80%" alt=""> -->
        </p>
    </section>



    <section id="dft" class="second">
      
      <div class="para">
        <div class="elementor-widget-container">
          <h1 class="elementor-heading-title elementor-size-default"> DFT Design</h1>		
        </div>
            
        <h2 class="adminhead">
          <!-- Professor in MJCET for VLSI subject</h3> -->
                  <p class="adminpara">
            <ul style="font-size: medium;">
                     <li> <br><br> Module 1
                      <br><br>  DFT Basics
What is DFT?
Why we do DFT?
Advantage /Disadvantages
Test process and where DFT comes in ASIC Design flow
Structural testing
Physical defect(Detail study on all defects as well as how defect converts to fault)
Fault modeling. Types of fault in detail. Detail study on all fault models.
Types of scan flops. There detail study with all pros/cons
Types of scan. There detail study.
Test point insertion.
Explain one practical model that gives idea on shifting ,launch and capturing on flops
<br><br>Module 2
<br><br> Scan Insertion
Different Scan styles
a. Mux-D scan flip flop
b. Clocked scan
c. LSSD (Level sensitive scan design)
Scan chain operation
Scan and timing constraints understanding
Scan insertion methodologies
Detail knowledge of each step in scan insertion flow.
Top down/ Bottom up approach
Full scan/Partial scan
Test point
Library content
Output file understanding
Major DRC that need to be checked.
General flow to solve any DRC.
Auto fix
Insertion flow with synopsis DFT Compiler
<br><br> Module 3
<br><br> ATPG
Overview of ATPG. Why we required?
Input files and its details.
Library and netlist formats.
Controllability & Observability overview
ATPG process flow.
Detail study of SPF file.
Different Fault models and there processes to generate patterns. Along with all the aspects that are used to generate particular pattern.
Test coverage & Fault coverage
Fault categories with details.
Major DRC to focus on and flow to solve any particular DRC.
Flow to analyze coverage. Which fault category we target first?
Fault collapsing and equivalence with example.
What is compression? Why we do that. example.
Compression structure of various vendors.
<br><br> Module 4
<br><br> Pattern Validation
What is pattern validation?
What is GLS?
Types of pattern and format.
Setup file for environment setup
Inputs/outputs
How to give input pattern file
Tools that are used to do pattern validation
Tools used to debug failures.
How to debug pattern failure.
Timing simulation w.r.t. PVT corners
Basics of STA
Diagnosing pattern
How to debug compressed pattern.
ATE basics.
<br><br> Module 5
<br><br> JTAG
Need for Boundary scan
Structure of JTAG and required pins.
FSM for JTAG.
Tap controller. Understanding of all the states.
Detail understanding on all JTAG Instruction(Mandatory as well as User defined)
Boundary scan definition
Boundary scan Architecture
Types of Boundary scan cell
Structure of BSR.
BSDL
List all the tools that are used for JTAG insertion.
<br><br> Module 6
<br><br> MBIST
Basic memory model
Memory test techniques
Ram functional fault models.
Functional testing
Memory boundary scan
Multiplexer isolation
Built in self-test with its implementation
Memory Test algorithms
Memory faults models
MBIST architecture
List all the tools that are used to do MBIST
<br><br> Module 7
<br><br> IEEE 1500
Overview of ATPG. Why we required?
Requirement of IEEE 1500.
Input/output pins.
Basic Principles
Overall Architecture
Core Test Requirement / Architecture
Instruction set
Wrapper Register Function / Configuration
Wrapper Cells
<br><br> Module 8
<br><br> Scripting
Perl, Shell and TCL
Scenario will be given. Creating script for the same.
<br><br> Module 9
<br><br> Static Timing Analysis
Importance of STA over DTA.
Delay Calculation
Maximum frequency calculation
Skew and Jitter
Setup & hold checks, analysis & timing closure techniques
Design rule violations (DRV) and other checks.
.</li>

        <!-- <img src="./img/dft.png" height="100%" -->
        <!-- width="80%" alt=""> -->
        </p>
    </section>



    <section id="linux" class="second">
     
      <div class="para">
        <div class="elementor-widget-container">
          <h1 class="elementor-heading-title elementor-size-default">Linux</h1>		
        </div>
        <h2 class="adminhead">
          <!-- Professor in MJCET for VLSI subject</h3> -->
                    <p class="adminpara">
            <ul style="font-size: medium;">
        <br><br> Module Red Hat Administration
        <br><br> Introduce Linux and the Red Hat Enterprise Linux ecosystem
        Run commands and view shell environments
        Manage, organize, and secure files.
        Manage users, groups and user security policies.
        Control and monitor systemd services.
        Configure remote access using the web console and SSH.
        Configure network interfaces and settings.
        Archive and copy files from one system to another.
        Manage software using DNF
        
        </p>
    </section>
    
    <style>
      
    </style>
<section id="contact">
  
    <h1 class="section-header">Contact</h1>
    
    <div class="contact-wrapper">
     
    <!-- Left contact page --> 
      
      <form id="contact-form" class="form-horizontal" role="form">
         
        <div class="form-group">
          <div class="col-sm-12">
            <input type="text" class="form-control" id="name" placeholder="NAME" name="name" value="" required>
          </div>
        </div>
  <br>
        <div class="form-group">
          <div class="col-sm-12">
            <input type="email" class="form-control" id="email" placeholder="EMAIL" name="email" value="" required>
          </div>
        </div>
  <br>
        <textarea class="form-control" rows="10" placeholder="MESSAGE" name="message" required></textarea>
        
        <button class="btn btn-primary send-button" id="submit" type="submit" value="SEND">
          <div class="alt-send-button">
           <span class="send-text">SEND</span>
           
          </div>
        
        </button>
        
      </form>
      
    <!-- Left contact page  -->
      
    <div class="direct-contact-container">
  
          <ul class="contact-list">
            <li class="list-item"><i class="fa fa-map-marker fa-2x"><span class="contact-text place">Hydearabad, Telangana</span></i></li>
            
            <li class="list-item"><i class="fa fa-phone fa-2x"><span class="contact-text phone"><a href="tel:+919393327279" title="Give me a call">+919393327279</a></span></i></li>
            
            <li class="list-item" style="font-size:small ;"><i class="fa fa-envelope fa-2x"><span class="contact-text gmail"><a href="mailto:#" title="Send me an email">abdulraheem@mjcollege.ac.in</a></span></i></li>
            
          </ul>
  
          <hr>
          <ul class="social-media-list">
            <li><a href="#" target="_blank" class="contact-icon">
              <i class="fa fa-github" aria-hidden="true"></i></a>
            </li>
            <li><a href="#" target="_blank" class="contact-icon">
              <i class="fa fa-codepen" aria-hidden="true"></i></a>
            </li>
            <li><a href="#" target="_blank" class="contact-icon">
              <i class="fa fa-twitter" aria-hidden="true"></i></a>
            </li>
            <li><a href="#" target="_blank" class="contact-icon">
              <i class="fa fa-instagram" aria-hidden="true"></i></a>
            </li>       
          </ul>
          <hr>
  
          <div class="copyright">&copy; ALL OF THE RIGHTS RESERVED</div>
  
        </div>
      
    </div>

  </section>   
    
    
<script>
    document.querySelector('#contact-form').addEventListener('submit', (e) => {
    e.preventDefault();
    e.target.elements.name.value = '';
    e.target.elements.email.value = '';
    e.target.elements.message.value = '';
  });

</script>

</body>
</html>