$date
	Wed Sep 27 16:20:14 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 9 ! o [8:0] $end
$var reg 8 " a [7:0] $end
$var reg 8 # b [7:0] $end
$scope module a1 $end
$var wire 7 $ \$1 [6:0] $end
$var wire 1 % \$10 $end
$var wire 1 & \$12 $end
$var wire 1 ' \$4 $end
$var wire 1 ( \$8 $end
$var wire 8 ) a [7:0] $end
$var wire 8 * b [7:0] $end
$var wire 9 + o [8:0] $end
$var wire 7 , \$6 [6:0] $end
$var wire 6 - \$2 [5:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 -
b0 ,
b11 +
b11 *
b1 )
1(
0'
0&
1%
b0 $
b11 #
b1 "
b11 !
$end
#10
