
RCFW.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010d28  080001e8  080001e8  000011e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001780  08010f10  08010f10  00011f10  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012690  08012690  000141e4  2**0
                  CONTENTS
  4 .ARM          00000008  08012690  08012690  00013690  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012698  08012698  000141e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012698  08012698  00013698  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801269c  0801269c  0001369c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  080126a0  00014000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000b98  200001e4  08012884  000141e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000d7c  08012884  00014d7c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000141e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018416  00000000  00000000  0001420d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000044f1  00000000  00000000  0002c623  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001648  00000000  00000000  00030b18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001113  00000000  00000000  00032160  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001f47f  00000000  00000000  00033273  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001da6a  00000000  00000000  000526f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a6e0d  00000000  00000000  0007015c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00116f69  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000073c0  00000000  00000000  00116fac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000051  00000000  00000000  0011e36c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	@ (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	@ (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	@ (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	200001e4 	.word	0x200001e4
 8000204:	00000000 	.word	0x00000000
 8000208:	08010ef8 	.word	0x08010ef8

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	@ (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	@ (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	@ (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	200001e8 	.word	0x200001e8
 8000224:	08010ef8 	.word	0x08010ef8

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	@ 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	3c01      	subs	r4, #1
 8000374:	bf28      	it	cs
 8000376:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800037a:	d2e9      	bcs.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000522:	bf08      	it	eq
 8000524:	4770      	bxeq	lr
 8000526:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800052a:	bf04      	itt	eq
 800052c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800053c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000540:	e71c      	b.n	800037c <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_ul2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	e00a      	b.n	800056a <__aeabi_l2d+0x16>

08000554 <__aeabi_l2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000562:	d502      	bpl.n	800056a <__aeabi_l2d+0x16>
 8000564:	4240      	negs	r0, r0
 8000566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800056a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800056e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000576:	f43f aed8 	beq.w	800032a <__adddf3+0xe6>
 800057a:	f04f 0203 	mov.w	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000592:	f1c2 0320 	rsb	r3, r2, #32
 8000596:	fa00 fc03 	lsl.w	ip, r0, r3
 800059a:	fa20 f002 	lsr.w	r0, r0, r2
 800059e:	fa01 fe03 	lsl.w	lr, r1, r3
 80005a2:	ea40 000e 	orr.w	r0, r0, lr
 80005a6:	fa21 f102 	lsr.w	r1, r1, r2
 80005aa:	4414      	add	r4, r2
 80005ac:	e6bd      	b.n	800032a <__adddf3+0xe6>
 80005ae:	bf00      	nop

080005b0 <__aeabi_dmul>:
 80005b0:	b570      	push	{r4, r5, r6, lr}
 80005b2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005b6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005be:	bf1d      	ittte	ne
 80005c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005c4:	ea94 0f0c 	teqne	r4, ip
 80005c8:	ea95 0f0c 	teqne	r5, ip
 80005cc:	f000 f8de 	bleq	800078c <__aeabi_dmul+0x1dc>
 80005d0:	442c      	add	r4, r5
 80005d2:	ea81 0603 	eor.w	r6, r1, r3
 80005d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005e2:	bf18      	it	ne
 80005e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005ec:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005f0:	d038      	beq.n	8000664 <__aeabi_dmul+0xb4>
 80005f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005fe:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000602:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000606:	f04f 0600 	mov.w	r6, #0
 800060a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800060e:	f09c 0f00 	teq	ip, #0
 8000612:	bf18      	it	ne
 8000614:	f04e 0e01 	orrne.w	lr, lr, #1
 8000618:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800061c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000620:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000624:	d204      	bcs.n	8000630 <__aeabi_dmul+0x80>
 8000626:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800062a:	416d      	adcs	r5, r5
 800062c:	eb46 0606 	adc.w	r6, r6, r6
 8000630:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000634:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000638:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800063c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000640:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000644:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000648:	bf88      	it	hi
 800064a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800064e:	d81e      	bhi.n	800068e <__aeabi_dmul+0xde>
 8000650:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000654:	bf08      	it	eq
 8000656:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800065a:	f150 0000 	adcs.w	r0, r0, #0
 800065e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000668:	ea46 0101 	orr.w	r1, r6, r1
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	ea81 0103 	eor.w	r1, r1, r3
 8000674:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000678:	bfc2      	ittt	gt
 800067a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800067e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000682:	bd70      	popgt	{r4, r5, r6, pc}
 8000684:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000688:	f04f 0e00 	mov.w	lr, #0
 800068c:	3c01      	subs	r4, #1
 800068e:	f300 80ab 	bgt.w	80007e8 <__aeabi_dmul+0x238>
 8000692:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000696:	bfde      	ittt	le
 8000698:	2000      	movle	r0, #0
 800069a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800069e:	bd70      	pople	{r4, r5, r6, pc}
 80006a0:	f1c4 0400 	rsb	r4, r4, #0
 80006a4:	3c20      	subs	r4, #32
 80006a6:	da35      	bge.n	8000714 <__aeabi_dmul+0x164>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc1b      	bgt.n	80006e4 <__aeabi_dmul+0x134>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f305 	lsl.w	r3, r0, r5
 80006b8:	fa20 f004 	lsr.w	r0, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006c8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d0:	fa21 f604 	lsr.w	r6, r1, r4
 80006d4:	eb42 0106 	adc.w	r1, r2, r6
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 040c 	rsb	r4, r4, #12
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f304 	lsl.w	r3, r0, r4
 80006f0:	fa20 f005 	lsr.w	r0, r0, r5
 80006f4:	fa01 f204 	lsl.w	r2, r1, r4
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000704:	f141 0100 	adc.w	r1, r1, #0
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 0520 	rsb	r5, r4, #32
 8000718:	fa00 f205 	lsl.w	r2, r0, r5
 800071c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000720:	fa20 f304 	lsr.w	r3, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea43 0302 	orr.w	r3, r3, r2
 800072c:	fa21 f004 	lsr.w	r0, r1, r4
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	fa21 f204 	lsr.w	r2, r1, r4
 8000738:	ea20 0002 	bic.w	r0, r0, r2
 800073c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f094 0f00 	teq	r4, #0
 8000750:	d10f      	bne.n	8000772 <__aeabi_dmul+0x1c2>
 8000752:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000756:	0040      	lsls	r0, r0, #1
 8000758:	eb41 0101 	adc.w	r1, r1, r1
 800075c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3c01      	subeq	r4, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1a6>
 8000766:	ea41 0106 	orr.w	r1, r1, r6
 800076a:	f095 0f00 	teq	r5, #0
 800076e:	bf18      	it	ne
 8000770:	4770      	bxne	lr
 8000772:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000776:	0052      	lsls	r2, r2, #1
 8000778:	eb43 0303 	adc.w	r3, r3, r3
 800077c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000780:	bf08      	it	eq
 8000782:	3d01      	subeq	r5, #1
 8000784:	d0f7      	beq.n	8000776 <__aeabi_dmul+0x1c6>
 8000786:	ea43 0306 	orr.w	r3, r3, r6
 800078a:	4770      	bx	lr
 800078c:	ea94 0f0c 	teq	r4, ip
 8000790:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000794:	bf18      	it	ne
 8000796:	ea95 0f0c 	teqne	r5, ip
 800079a:	d00c      	beq.n	80007b6 <__aeabi_dmul+0x206>
 800079c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a0:	bf18      	it	ne
 80007a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a6:	d1d1      	bne.n	800074c <__aeabi_dmul+0x19c>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007b0:	f04f 0000 	mov.w	r0, #0
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
 80007b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ba:	bf06      	itte	eq
 80007bc:	4610      	moveq	r0, r2
 80007be:	4619      	moveq	r1, r3
 80007c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c4:	d019      	beq.n	80007fa <__aeabi_dmul+0x24a>
 80007c6:	ea94 0f0c 	teq	r4, ip
 80007ca:	d102      	bne.n	80007d2 <__aeabi_dmul+0x222>
 80007cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d0:	d113      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007d2:	ea95 0f0c 	teq	r5, ip
 80007d6:	d105      	bne.n	80007e4 <__aeabi_dmul+0x234>
 80007d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007dc:	bf1c      	itt	ne
 80007de:	4610      	movne	r0, r2
 80007e0:	4619      	movne	r1, r3
 80007e2:	d10a      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007e4:	ea81 0103 	eor.w	r1, r1, r3
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ec:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007f4:	f04f 0000 	mov.w	r0, #0
 80007f8:	bd70      	pop	{r4, r5, r6, pc}
 80007fa:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007fe:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000802:	bd70      	pop	{r4, r5, r6, pc}

08000804 <__aeabi_ddiv>:
 8000804:	b570      	push	{r4, r5, r6, lr}
 8000806:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800080a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800080e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000812:	bf1d      	ittte	ne
 8000814:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000818:	ea94 0f0c 	teqne	r4, ip
 800081c:	ea95 0f0c 	teqne	r5, ip
 8000820:	f000 f8a7 	bleq	8000972 <__aeabi_ddiv+0x16e>
 8000824:	eba4 0405 	sub.w	r4, r4, r5
 8000828:	ea81 0e03 	eor.w	lr, r1, r3
 800082c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000830:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000834:	f000 8088 	beq.w	8000948 <__aeabi_ddiv+0x144>
 8000838:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800083c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000840:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000844:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000848:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800084c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000850:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000854:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000858:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800085c:	429d      	cmp	r5, r3
 800085e:	bf08      	it	eq
 8000860:	4296      	cmpeq	r6, r2
 8000862:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000866:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800086a:	d202      	bcs.n	8000872 <__aeabi_ddiv+0x6e>
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	1ab6      	subs	r6, r6, r2
 8000874:	eb65 0503 	sbc.w	r5, r5, r3
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000882:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 000c 	orrcs.w	r0, r0, ip
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008e4:	d018      	beq.n	8000918 <__aeabi_ddiv+0x114>
 80008e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000902:	d1c0      	bne.n	8000886 <__aeabi_ddiv+0x82>
 8000904:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000908:	d10b      	bne.n	8000922 <__aeabi_ddiv+0x11e>
 800090a:	ea41 0100 	orr.w	r1, r1, r0
 800090e:	f04f 0000 	mov.w	r0, #0
 8000912:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000916:	e7b6      	b.n	8000886 <__aeabi_ddiv+0x82>
 8000918:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800091c:	bf04      	itt	eq
 800091e:	4301      	orreq	r1, r0
 8000920:	2000      	moveq	r0, #0
 8000922:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000926:	bf88      	it	hi
 8000928:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800092c:	f63f aeaf 	bhi.w	800068e <__aeabi_dmul+0xde>
 8000930:	ebb5 0c03 	subs.w	ip, r5, r3
 8000934:	bf04      	itt	eq
 8000936:	ebb6 0c02 	subseq.w	ip, r6, r2
 800093a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800093e:	f150 0000 	adcs.w	r0, r0, #0
 8000942:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000946:	bd70      	pop	{r4, r5, r6, pc}
 8000948:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800094c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000950:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000954:	bfc2      	ittt	gt
 8000956:	ebd4 050c 	rsbsgt	r5, r4, ip
 800095a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800095e:	bd70      	popgt	{r4, r5, r6, pc}
 8000960:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000964:	f04f 0e00 	mov.w	lr, #0
 8000968:	3c01      	subs	r4, #1
 800096a:	e690      	b.n	800068e <__aeabi_dmul+0xde>
 800096c:	ea45 0e06 	orr.w	lr, r5, r6
 8000970:	e68d      	b.n	800068e <__aeabi_dmul+0xde>
 8000972:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000976:	ea94 0f0c 	teq	r4, ip
 800097a:	bf08      	it	eq
 800097c:	ea95 0f0c 	teqeq	r5, ip
 8000980:	f43f af3b 	beq.w	80007fa <__aeabi_dmul+0x24a>
 8000984:	ea94 0f0c 	teq	r4, ip
 8000988:	d10a      	bne.n	80009a0 <__aeabi_ddiv+0x19c>
 800098a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800098e:	f47f af34 	bne.w	80007fa <__aeabi_dmul+0x24a>
 8000992:	ea95 0f0c 	teq	r5, ip
 8000996:	f47f af25 	bne.w	80007e4 <__aeabi_dmul+0x234>
 800099a:	4610      	mov	r0, r2
 800099c:	4619      	mov	r1, r3
 800099e:	e72c      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009a0:	ea95 0f0c 	teq	r5, ip
 80009a4:	d106      	bne.n	80009b4 <__aeabi_ddiv+0x1b0>
 80009a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009aa:	f43f aefd 	beq.w	80007a8 <__aeabi_dmul+0x1f8>
 80009ae:	4610      	mov	r0, r2
 80009b0:	4619      	mov	r1, r3
 80009b2:	e722      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b8:	bf18      	it	ne
 80009ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009be:	f47f aec5 	bne.w	800074c <__aeabi_dmul+0x19c>
 80009c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009c6:	f47f af0d 	bne.w	80007e4 <__aeabi_dmul+0x234>
 80009ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ce:	f47f aeeb 	bne.w	80007a8 <__aeabi_dmul+0x1f8>
 80009d2:	e712      	b.n	80007fa <__aeabi_dmul+0x24a>

080009d4 <__gedf2>:
 80009d4:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 80009d8:	e006      	b.n	80009e8 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__ledf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	e002      	b.n	80009e8 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__cmpdf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009fe:	d01b      	beq.n	8000a38 <__cmpdf2+0x54>
 8000a00:	b001      	add	sp, #4
 8000a02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a06:	bf0c      	ite	eq
 8000a08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a0c:	ea91 0f03 	teqne	r1, r3
 8000a10:	bf02      	ittt	eq
 8000a12:	ea90 0f02 	teqeq	r0, r2
 8000a16:	2000      	moveq	r0, #0
 8000a18:	4770      	bxeq	lr
 8000a1a:	f110 0f00 	cmn.w	r0, #0
 8000a1e:	ea91 0f03 	teq	r1, r3
 8000a22:	bf58      	it	pl
 8000a24:	4299      	cmppl	r1, r3
 8000a26:	bf08      	it	eq
 8000a28:	4290      	cmpeq	r0, r2
 8000a2a:	bf2c      	ite	cs
 8000a2c:	17d8      	asrcs	r0, r3, #31
 8000a2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a32:	f040 0001 	orr.w	r0, r0, #1
 8000a36:	4770      	bx	lr
 8000a38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d102      	bne.n	8000a48 <__cmpdf2+0x64>
 8000a42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a46:	d107      	bne.n	8000a58 <__cmpdf2+0x74>
 8000a48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d1d6      	bne.n	8000a00 <__cmpdf2+0x1c>
 8000a52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a56:	d0d3      	beq.n	8000a00 <__cmpdf2+0x1c>
 8000a58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdrcmple>:
 8000a60:	4684      	mov	ip, r0
 8000a62:	4610      	mov	r0, r2
 8000a64:	4662      	mov	r2, ip
 8000a66:	468c      	mov	ip, r1
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4663      	mov	r3, ip
 8000a6c:	e000      	b.n	8000a70 <__aeabi_cdcmpeq>
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdcmpeq>:
 8000a70:	b501      	push	{r0, lr}
 8000a72:	f7ff ffb7 	bl	80009e4 <__cmpdf2>
 8000a76:	2800      	cmp	r0, #0
 8000a78:	bf48      	it	mi
 8000a7a:	f110 0f00 	cmnmi.w	r0, #0
 8000a7e:	bd01      	pop	{r0, pc}

08000a80 <__aeabi_dcmpeq>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff fff4 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a88:	bf0c      	ite	eq
 8000a8a:	2001      	moveq	r0, #1
 8000a8c:	2000      	movne	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmplt>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffea 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a9c:	bf34      	ite	cc
 8000a9e:	2001      	movcc	r0, #1
 8000aa0:	2000      	movcs	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmple>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffe0 	bl	8000a70 <__aeabi_cdcmpeq>
 8000ab0:	bf94      	ite	ls
 8000ab2:	2001      	movls	r0, #1
 8000ab4:	2000      	movhi	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_dcmpge>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff ffce 	bl	8000a60 <__aeabi_cdrcmple>
 8000ac4:	bf94      	ite	ls
 8000ac6:	2001      	movls	r0, #1
 8000ac8:	2000      	movhi	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmpgt>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffc4 	bl	8000a60 <__aeabi_cdrcmple>
 8000ad8:	bf34      	ite	cc
 8000ada:	2001      	movcc	r0, #1
 8000adc:	2000      	movcs	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmpun>:
 8000ae4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x10>
 8000aee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000af2:	d10a      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000af4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x20>
 8000afe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b02:	d102      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000b04:	f04f 0000 	mov.w	r0, #0
 8000b08:	4770      	bx	lr
 8000b0a:	f04f 0001 	mov.w	r0, #1
 8000b0e:	4770      	bx	lr

08000b10 <__aeabi_d2iz>:
 8000b10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b14:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b18:	d215      	bcs.n	8000b46 <__aeabi_d2iz+0x36>
 8000b1a:	d511      	bpl.n	8000b40 <__aeabi_d2iz+0x30>
 8000b1c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b20:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b24:	d912      	bls.n	8000b4c <__aeabi_d2iz+0x3c>
 8000b26:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b2e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b32:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	bf18      	it	ne
 8000b3c:	4240      	negne	r0, r0
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4a:	d105      	bne.n	8000b58 <__aeabi_d2iz+0x48>
 8000b4c:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b50:	bf08      	it	eq
 8000b52:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop

08000b60 <__aeabi_d2uiz>:
 8000b60:	004a      	lsls	r2, r1, #1
 8000b62:	d211      	bcs.n	8000b88 <__aeabi_d2uiz+0x28>
 8000b64:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b68:	d211      	bcs.n	8000b8e <__aeabi_d2uiz+0x2e>
 8000b6a:	d50d      	bpl.n	8000b88 <__aeabi_d2uiz+0x28>
 8000b6c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b70:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b74:	d40e      	bmi.n	8000b94 <__aeabi_d2uiz+0x34>
 8000b76:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b7a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b7e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b82:	fa23 f002 	lsr.w	r0, r3, r2
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d102      	bne.n	8000b9a <__aeabi_d2uiz+0x3a>
 8000b94:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000b98:	4770      	bx	lr
 8000b9a:	f04f 0000 	mov.w	r0, #0
 8000b9e:	4770      	bx	lr

08000ba0 <__aeabi_d2f>:
 8000ba0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ba4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ba8:	bf24      	itt	cs
 8000baa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bae:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bb2:	d90d      	bls.n	8000bd0 <__aeabi_d2f+0x30>
 8000bb4:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bb8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bbc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc0:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bc4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc8:	bf08      	it	eq
 8000bca:	f020 0001 	biceq.w	r0, r0, #1
 8000bce:	4770      	bx	lr
 8000bd0:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bd4:	d121      	bne.n	8000c1a <__aeabi_d2f+0x7a>
 8000bd6:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bda:	bfbc      	itt	lt
 8000bdc:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be0:	4770      	bxlt	lr
 8000be2:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000be6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bea:	f1c2 0218 	rsb	r2, r2, #24
 8000bee:	f1c2 0c20 	rsb	ip, r2, #32
 8000bf2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bf6:	fa20 f002 	lsr.w	r0, r0, r2
 8000bfa:	bf18      	it	ne
 8000bfc:	f040 0001 	orrne.w	r0, r0, #1
 8000c00:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c04:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c08:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c0c:	ea40 000c 	orr.w	r0, r0, ip
 8000c10:	fa23 f302 	lsr.w	r3, r3, r2
 8000c14:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c18:	e7cc      	b.n	8000bb4 <__aeabi_d2f+0x14>
 8000c1a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c1e:	d107      	bne.n	8000c30 <__aeabi_d2f+0x90>
 8000c20:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c24:	bf1e      	ittt	ne
 8000c26:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c2a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c2e:	4770      	bxne	lr
 8000c30:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c34:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c38:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c3c:	4770      	bx	lr
 8000c3e:	bf00      	nop

08000c40 <__aeabi_frsub>:
 8000c40:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000c44:	e002      	b.n	8000c4c <__addsf3>
 8000c46:	bf00      	nop

08000c48 <__aeabi_fsub>:
 8000c48:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000c4c <__addsf3>:
 8000c4c:	0042      	lsls	r2, r0, #1
 8000c4e:	bf1f      	itttt	ne
 8000c50:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c54:	ea92 0f03 	teqne	r2, r3
 8000c58:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c5c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c60:	d06a      	beq.n	8000d38 <__addsf3+0xec>
 8000c62:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c66:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c6a:	bfc1      	itttt	gt
 8000c6c:	18d2      	addgt	r2, r2, r3
 8000c6e:	4041      	eorgt	r1, r0
 8000c70:	4048      	eorgt	r0, r1
 8000c72:	4041      	eorgt	r1, r0
 8000c74:	bfb8      	it	lt
 8000c76:	425b      	neglt	r3, r3
 8000c78:	2b19      	cmp	r3, #25
 8000c7a:	bf88      	it	hi
 8000c7c:	4770      	bxhi	lr
 8000c7e:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000c82:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c86:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000c8a:	bf18      	it	ne
 8000c8c:	4240      	negne	r0, r0
 8000c8e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c92:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000c96:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000c9a:	bf18      	it	ne
 8000c9c:	4249      	negne	r1, r1
 8000c9e:	ea92 0f03 	teq	r2, r3
 8000ca2:	d03f      	beq.n	8000d24 <__addsf3+0xd8>
 8000ca4:	f1a2 0201 	sub.w	r2, r2, #1
 8000ca8:	fa41 fc03 	asr.w	ip, r1, r3
 8000cac:	eb10 000c 	adds.w	r0, r0, ip
 8000cb0:	f1c3 0320 	rsb	r3, r3, #32
 8000cb4:	fa01 f103 	lsl.w	r1, r1, r3
 8000cb8:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000cbc:	d502      	bpl.n	8000cc4 <__addsf3+0x78>
 8000cbe:	4249      	negs	r1, r1
 8000cc0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000cc4:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000cc8:	d313      	bcc.n	8000cf2 <__addsf3+0xa6>
 8000cca:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000cce:	d306      	bcc.n	8000cde <__addsf3+0x92>
 8000cd0:	0840      	lsrs	r0, r0, #1
 8000cd2:	ea4f 0131 	mov.w	r1, r1, rrx
 8000cd6:	f102 0201 	add.w	r2, r2, #1
 8000cda:	2afe      	cmp	r2, #254	@ 0xfe
 8000cdc:	d251      	bcs.n	8000d82 <__addsf3+0x136>
 8000cde:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000ce2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ce6:	bf08      	it	eq
 8000ce8:	f020 0001 	biceq.w	r0, r0, #1
 8000cec:	ea40 0003 	orr.w	r0, r0, r3
 8000cf0:	4770      	bx	lr
 8000cf2:	0049      	lsls	r1, r1, #1
 8000cf4:	eb40 0000 	adc.w	r0, r0, r0
 8000cf8:	3a01      	subs	r2, #1
 8000cfa:	bf28      	it	cs
 8000cfc:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000d00:	d2ed      	bcs.n	8000cde <__addsf3+0x92>
 8000d02:	fab0 fc80 	clz	ip, r0
 8000d06:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d0a:	ebb2 020c 	subs.w	r2, r2, ip
 8000d0e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d12:	bfaa      	itet	ge
 8000d14:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d18:	4252      	neglt	r2, r2
 8000d1a:	4318      	orrge	r0, r3
 8000d1c:	bfbc      	itt	lt
 8000d1e:	40d0      	lsrlt	r0, r2
 8000d20:	4318      	orrlt	r0, r3
 8000d22:	4770      	bx	lr
 8000d24:	f092 0f00 	teq	r2, #0
 8000d28:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000d2c:	bf06      	itte	eq
 8000d2e:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000d32:	3201      	addeq	r2, #1
 8000d34:	3b01      	subne	r3, #1
 8000d36:	e7b5      	b.n	8000ca4 <__addsf3+0x58>
 8000d38:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d3c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d40:	bf18      	it	ne
 8000d42:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d46:	d021      	beq.n	8000d8c <__addsf3+0x140>
 8000d48:	ea92 0f03 	teq	r2, r3
 8000d4c:	d004      	beq.n	8000d58 <__addsf3+0x10c>
 8000d4e:	f092 0f00 	teq	r2, #0
 8000d52:	bf08      	it	eq
 8000d54:	4608      	moveq	r0, r1
 8000d56:	4770      	bx	lr
 8000d58:	ea90 0f01 	teq	r0, r1
 8000d5c:	bf1c      	itt	ne
 8000d5e:	2000      	movne	r0, #0
 8000d60:	4770      	bxne	lr
 8000d62:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000d66:	d104      	bne.n	8000d72 <__addsf3+0x126>
 8000d68:	0040      	lsls	r0, r0, #1
 8000d6a:	bf28      	it	cs
 8000d6c:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000d70:	4770      	bx	lr
 8000d72:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000d76:	bf3c      	itt	cc
 8000d78:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000d7c:	4770      	bxcc	lr
 8000d7e:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d82:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000d86:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d8a:	4770      	bx	lr
 8000d8c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d90:	bf16      	itet	ne
 8000d92:	4608      	movne	r0, r1
 8000d94:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d98:	4601      	movne	r1, r0
 8000d9a:	0242      	lsls	r2, r0, #9
 8000d9c:	bf06      	itte	eq
 8000d9e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000da2:	ea90 0f01 	teqeq	r0, r1
 8000da6:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000daa:	4770      	bx	lr

08000dac <__aeabi_ui2f>:
 8000dac:	f04f 0300 	mov.w	r3, #0
 8000db0:	e004      	b.n	8000dbc <__aeabi_i2f+0x8>
 8000db2:	bf00      	nop

08000db4 <__aeabi_i2f>:
 8000db4:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000db8:	bf48      	it	mi
 8000dba:	4240      	negmi	r0, r0
 8000dbc:	ea5f 0c00 	movs.w	ip, r0
 8000dc0:	bf08      	it	eq
 8000dc2:	4770      	bxeq	lr
 8000dc4:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000dc8:	4601      	mov	r1, r0
 8000dca:	f04f 0000 	mov.w	r0, #0
 8000dce:	e01c      	b.n	8000e0a <__aeabi_l2f+0x2a>

08000dd0 <__aeabi_ul2f>:
 8000dd0:	ea50 0201 	orrs.w	r2, r0, r1
 8000dd4:	bf08      	it	eq
 8000dd6:	4770      	bxeq	lr
 8000dd8:	f04f 0300 	mov.w	r3, #0
 8000ddc:	e00a      	b.n	8000df4 <__aeabi_l2f+0x14>
 8000dde:	bf00      	nop

08000de0 <__aeabi_l2f>:
 8000de0:	ea50 0201 	orrs.w	r2, r0, r1
 8000de4:	bf08      	it	eq
 8000de6:	4770      	bxeq	lr
 8000de8:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000dec:	d502      	bpl.n	8000df4 <__aeabi_l2f+0x14>
 8000dee:	4240      	negs	r0, r0
 8000df0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000df4:	ea5f 0c01 	movs.w	ip, r1
 8000df8:	bf02      	ittt	eq
 8000dfa:	4684      	moveq	ip, r0
 8000dfc:	4601      	moveq	r1, r0
 8000dfe:	2000      	moveq	r0, #0
 8000e00:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000e04:	bf08      	it	eq
 8000e06:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000e0a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000e0e:	fabc f28c 	clz	r2, ip
 8000e12:	3a08      	subs	r2, #8
 8000e14:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e18:	db10      	blt.n	8000e3c <__aeabi_l2f+0x5c>
 8000e1a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e1e:	4463      	add	r3, ip
 8000e20:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e24:	f1c2 0220 	rsb	r2, r2, #32
 8000e28:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000e2c:	fa20 f202 	lsr.w	r2, r0, r2
 8000e30:	eb43 0002 	adc.w	r0, r3, r2
 8000e34:	bf08      	it	eq
 8000e36:	f020 0001 	biceq.w	r0, r0, #1
 8000e3a:	4770      	bx	lr
 8000e3c:	f102 0220 	add.w	r2, r2, #32
 8000e40:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e44:	f1c2 0220 	rsb	r2, r2, #32
 8000e48:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e4c:	fa21 f202 	lsr.w	r2, r1, r2
 8000e50:	eb43 0002 	adc.w	r0, r3, r2
 8000e54:	bf08      	it	eq
 8000e56:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e5a:	4770      	bx	lr

08000e5c <__aeabi_fmul>:
 8000e5c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e60:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e64:	bf1e      	ittt	ne
 8000e66:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e6a:	ea92 0f0c 	teqne	r2, ip
 8000e6e:	ea93 0f0c 	teqne	r3, ip
 8000e72:	d06f      	beq.n	8000f54 <__aeabi_fmul+0xf8>
 8000e74:	441a      	add	r2, r3
 8000e76:	ea80 0c01 	eor.w	ip, r0, r1
 8000e7a:	0240      	lsls	r0, r0, #9
 8000e7c:	bf18      	it	ne
 8000e7e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000e82:	d01e      	beq.n	8000ec2 <__aeabi_fmul+0x66>
 8000e84:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000e88:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000e8c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000e90:	fba0 3101 	umull	r3, r1, r0, r1
 8000e94:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e98:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000e9c:	bf3e      	ittt	cc
 8000e9e:	0049      	lslcc	r1, r1, #1
 8000ea0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000ea4:	005b      	lslcc	r3, r3, #1
 8000ea6:	ea40 0001 	orr.w	r0, r0, r1
 8000eaa:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000eae:	2afd      	cmp	r2, #253	@ 0xfd
 8000eb0:	d81d      	bhi.n	8000eee <__aeabi_fmul+0x92>
 8000eb2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000eb6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000eba:	bf08      	it	eq
 8000ebc:	f020 0001 	biceq.w	r0, r0, #1
 8000ec0:	4770      	bx	lr
 8000ec2:	f090 0f00 	teq	r0, #0
 8000ec6:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000eca:	bf08      	it	eq
 8000ecc:	0249      	lsleq	r1, r1, #9
 8000ece:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000ed2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000ed6:	3a7f      	subs	r2, #127	@ 0x7f
 8000ed8:	bfc2      	ittt	gt
 8000eda:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000ede:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ee2:	4770      	bxgt	lr
 8000ee4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ee8:	f04f 0300 	mov.w	r3, #0
 8000eec:	3a01      	subs	r2, #1
 8000eee:	dc5d      	bgt.n	8000fac <__aeabi_fmul+0x150>
 8000ef0:	f112 0f19 	cmn.w	r2, #25
 8000ef4:	bfdc      	itt	le
 8000ef6:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000efa:	4770      	bxle	lr
 8000efc:	f1c2 0200 	rsb	r2, r2, #0
 8000f00:	0041      	lsls	r1, r0, #1
 8000f02:	fa21 f102 	lsr.w	r1, r1, r2
 8000f06:	f1c2 0220 	rsb	r2, r2, #32
 8000f0a:	fa00 fc02 	lsl.w	ip, r0, r2
 8000f0e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000f12:	f140 0000 	adc.w	r0, r0, #0
 8000f16:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000f1a:	bf08      	it	eq
 8000f1c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000f20:	4770      	bx	lr
 8000f22:	f092 0f00 	teq	r2, #0
 8000f26:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f2a:	bf02      	ittt	eq
 8000f2c:	0040      	lsleq	r0, r0, #1
 8000f2e:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f32:	3a01      	subeq	r2, #1
 8000f34:	d0f9      	beq.n	8000f2a <__aeabi_fmul+0xce>
 8000f36:	ea40 000c 	orr.w	r0, r0, ip
 8000f3a:	f093 0f00 	teq	r3, #0
 8000f3e:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f42:	bf02      	ittt	eq
 8000f44:	0049      	lsleq	r1, r1, #1
 8000f46:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f4a:	3b01      	subeq	r3, #1
 8000f4c:	d0f9      	beq.n	8000f42 <__aeabi_fmul+0xe6>
 8000f4e:	ea41 010c 	orr.w	r1, r1, ip
 8000f52:	e78f      	b.n	8000e74 <__aeabi_fmul+0x18>
 8000f54:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f58:	ea92 0f0c 	teq	r2, ip
 8000f5c:	bf18      	it	ne
 8000f5e:	ea93 0f0c 	teqne	r3, ip
 8000f62:	d00a      	beq.n	8000f7a <__aeabi_fmul+0x11e>
 8000f64:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f68:	bf18      	it	ne
 8000f6a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f6e:	d1d8      	bne.n	8000f22 <__aeabi_fmul+0xc6>
 8000f70:	ea80 0001 	eor.w	r0, r0, r1
 8000f74:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000f78:	4770      	bx	lr
 8000f7a:	f090 0f00 	teq	r0, #0
 8000f7e:	bf17      	itett	ne
 8000f80:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000f84:	4608      	moveq	r0, r1
 8000f86:	f091 0f00 	teqne	r1, #0
 8000f8a:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000f8e:	d014      	beq.n	8000fba <__aeabi_fmul+0x15e>
 8000f90:	ea92 0f0c 	teq	r2, ip
 8000f94:	d101      	bne.n	8000f9a <__aeabi_fmul+0x13e>
 8000f96:	0242      	lsls	r2, r0, #9
 8000f98:	d10f      	bne.n	8000fba <__aeabi_fmul+0x15e>
 8000f9a:	ea93 0f0c 	teq	r3, ip
 8000f9e:	d103      	bne.n	8000fa8 <__aeabi_fmul+0x14c>
 8000fa0:	024b      	lsls	r3, r1, #9
 8000fa2:	bf18      	it	ne
 8000fa4:	4608      	movne	r0, r1
 8000fa6:	d108      	bne.n	8000fba <__aeabi_fmul+0x15e>
 8000fa8:	ea80 0001 	eor.w	r0, r0, r1
 8000fac:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000fb0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000fb4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000fb8:	4770      	bx	lr
 8000fba:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000fbe:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000fc2:	4770      	bx	lr

08000fc4 <__aeabi_fdiv>:
 8000fc4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000fc8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000fcc:	bf1e      	ittt	ne
 8000fce:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000fd2:	ea92 0f0c 	teqne	r2, ip
 8000fd6:	ea93 0f0c 	teqne	r3, ip
 8000fda:	d069      	beq.n	80010b0 <__aeabi_fdiv+0xec>
 8000fdc:	eba2 0203 	sub.w	r2, r2, r3
 8000fe0:	ea80 0c01 	eor.w	ip, r0, r1
 8000fe4:	0249      	lsls	r1, r1, #9
 8000fe6:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000fea:	d037      	beq.n	800105c <__aeabi_fdiv+0x98>
 8000fec:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000ff0:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ff4:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ff8:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ffc:	428b      	cmp	r3, r1
 8000ffe:	bf38      	it	cc
 8001000:	005b      	lslcc	r3, r3, #1
 8001002:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8001006:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 800100a:	428b      	cmp	r3, r1
 800100c:	bf24      	itt	cs
 800100e:	1a5b      	subcs	r3, r3, r1
 8001010:	ea40 000c 	orrcs.w	r0, r0, ip
 8001014:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8001018:	bf24      	itt	cs
 800101a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800101e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8001022:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8001026:	bf24      	itt	cs
 8001028:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 800102c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8001030:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8001034:	bf24      	itt	cs
 8001036:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800103a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800103e:	011b      	lsls	r3, r3, #4
 8001040:	bf18      	it	ne
 8001042:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8001046:	d1e0      	bne.n	800100a <__aeabi_fdiv+0x46>
 8001048:	2afd      	cmp	r2, #253	@ 0xfd
 800104a:	f63f af50 	bhi.w	8000eee <__aeabi_fmul+0x92>
 800104e:	428b      	cmp	r3, r1
 8001050:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8001054:	bf08      	it	eq
 8001056:	f020 0001 	biceq.w	r0, r0, #1
 800105a:	4770      	bx	lr
 800105c:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8001060:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8001064:	327f      	adds	r2, #127	@ 0x7f
 8001066:	bfc2      	ittt	gt
 8001068:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 800106c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8001070:	4770      	bxgt	lr
 8001072:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8001076:	f04f 0300 	mov.w	r3, #0
 800107a:	3a01      	subs	r2, #1
 800107c:	e737      	b.n	8000eee <__aeabi_fmul+0x92>
 800107e:	f092 0f00 	teq	r2, #0
 8001082:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8001086:	bf02      	ittt	eq
 8001088:	0040      	lsleq	r0, r0, #1
 800108a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800108e:	3a01      	subeq	r2, #1
 8001090:	d0f9      	beq.n	8001086 <__aeabi_fdiv+0xc2>
 8001092:	ea40 000c 	orr.w	r0, r0, ip
 8001096:	f093 0f00 	teq	r3, #0
 800109a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800109e:	bf02      	ittt	eq
 80010a0:	0049      	lsleq	r1, r1, #1
 80010a2:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80010a6:	3b01      	subeq	r3, #1
 80010a8:	d0f9      	beq.n	800109e <__aeabi_fdiv+0xda>
 80010aa:	ea41 010c 	orr.w	r1, r1, ip
 80010ae:	e795      	b.n	8000fdc <__aeabi_fdiv+0x18>
 80010b0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80010b4:	ea92 0f0c 	teq	r2, ip
 80010b8:	d108      	bne.n	80010cc <__aeabi_fdiv+0x108>
 80010ba:	0242      	lsls	r2, r0, #9
 80010bc:	f47f af7d 	bne.w	8000fba <__aeabi_fmul+0x15e>
 80010c0:	ea93 0f0c 	teq	r3, ip
 80010c4:	f47f af70 	bne.w	8000fa8 <__aeabi_fmul+0x14c>
 80010c8:	4608      	mov	r0, r1
 80010ca:	e776      	b.n	8000fba <__aeabi_fmul+0x15e>
 80010cc:	ea93 0f0c 	teq	r3, ip
 80010d0:	d104      	bne.n	80010dc <__aeabi_fdiv+0x118>
 80010d2:	024b      	lsls	r3, r1, #9
 80010d4:	f43f af4c 	beq.w	8000f70 <__aeabi_fmul+0x114>
 80010d8:	4608      	mov	r0, r1
 80010da:	e76e      	b.n	8000fba <__aeabi_fmul+0x15e>
 80010dc:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80010e0:	bf18      	it	ne
 80010e2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80010e6:	d1ca      	bne.n	800107e <__aeabi_fdiv+0xba>
 80010e8:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80010ec:	f47f af5c 	bne.w	8000fa8 <__aeabi_fmul+0x14c>
 80010f0:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 80010f4:	f47f af3c 	bne.w	8000f70 <__aeabi_fmul+0x114>
 80010f8:	e75f      	b.n	8000fba <__aeabi_fmul+0x15e>
 80010fa:	bf00      	nop

080010fc <__gesf2>:
 80010fc:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8001100:	e006      	b.n	8001110 <__cmpsf2+0x4>
 8001102:	bf00      	nop

08001104 <__lesf2>:
 8001104:	f04f 0c01 	mov.w	ip, #1
 8001108:	e002      	b.n	8001110 <__cmpsf2+0x4>
 800110a:	bf00      	nop

0800110c <__cmpsf2>:
 800110c:	f04f 0c01 	mov.w	ip, #1
 8001110:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001114:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001118:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800111c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001120:	bf18      	it	ne
 8001122:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001126:	d011      	beq.n	800114c <__cmpsf2+0x40>
 8001128:	b001      	add	sp, #4
 800112a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800112e:	bf18      	it	ne
 8001130:	ea90 0f01 	teqne	r0, r1
 8001134:	bf58      	it	pl
 8001136:	ebb2 0003 	subspl.w	r0, r2, r3
 800113a:	bf88      	it	hi
 800113c:	17c8      	asrhi	r0, r1, #31
 800113e:	bf38      	it	cc
 8001140:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001144:	bf18      	it	ne
 8001146:	f040 0001 	orrne.w	r0, r0, #1
 800114a:	4770      	bx	lr
 800114c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001150:	d102      	bne.n	8001158 <__cmpsf2+0x4c>
 8001152:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001156:	d105      	bne.n	8001164 <__cmpsf2+0x58>
 8001158:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800115c:	d1e4      	bne.n	8001128 <__cmpsf2+0x1c>
 800115e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8001162:	d0e1      	beq.n	8001128 <__cmpsf2+0x1c>
 8001164:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001168:	4770      	bx	lr
 800116a:	bf00      	nop

0800116c <__aeabi_cfrcmple>:
 800116c:	4684      	mov	ip, r0
 800116e:	4608      	mov	r0, r1
 8001170:	4661      	mov	r1, ip
 8001172:	e7ff      	b.n	8001174 <__aeabi_cfcmpeq>

08001174 <__aeabi_cfcmpeq>:
 8001174:	b50f      	push	{r0, r1, r2, r3, lr}
 8001176:	f7ff ffc9 	bl	800110c <__cmpsf2>
 800117a:	2800      	cmp	r0, #0
 800117c:	bf48      	it	mi
 800117e:	f110 0f00 	cmnmi.w	r0, #0
 8001182:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001184 <__aeabi_fcmpeq>:
 8001184:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001188:	f7ff fff4 	bl	8001174 <__aeabi_cfcmpeq>
 800118c:	bf0c      	ite	eq
 800118e:	2001      	moveq	r0, #1
 8001190:	2000      	movne	r0, #0
 8001192:	f85d fb08 	ldr.w	pc, [sp], #8
 8001196:	bf00      	nop

08001198 <__aeabi_fcmplt>:
 8001198:	f84d ed08 	str.w	lr, [sp, #-8]!
 800119c:	f7ff ffea 	bl	8001174 <__aeabi_cfcmpeq>
 80011a0:	bf34      	ite	cc
 80011a2:	2001      	movcc	r0, #1
 80011a4:	2000      	movcs	r0, #0
 80011a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80011aa:	bf00      	nop

080011ac <__aeabi_fcmple>:
 80011ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011b0:	f7ff ffe0 	bl	8001174 <__aeabi_cfcmpeq>
 80011b4:	bf94      	ite	ls
 80011b6:	2001      	movls	r0, #1
 80011b8:	2000      	movhi	r0, #0
 80011ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80011be:	bf00      	nop

080011c0 <__aeabi_fcmpge>:
 80011c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011c4:	f7ff ffd2 	bl	800116c <__aeabi_cfrcmple>
 80011c8:	bf94      	ite	ls
 80011ca:	2001      	movls	r0, #1
 80011cc:	2000      	movhi	r0, #0
 80011ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80011d2:	bf00      	nop

080011d4 <__aeabi_fcmpgt>:
 80011d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011d8:	f7ff ffc8 	bl	800116c <__aeabi_cfrcmple>
 80011dc:	bf34      	ite	cc
 80011de:	2001      	movcc	r0, #1
 80011e0:	2000      	movcs	r0, #0
 80011e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80011e6:	bf00      	nop

080011e8 <__aeabi_f2iz>:
 80011e8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80011ec:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 80011f0:	d30f      	bcc.n	8001212 <__aeabi_f2iz+0x2a>
 80011f2:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 80011f6:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80011fa:	d90d      	bls.n	8001218 <__aeabi_f2iz+0x30>
 80011fc:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001200:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001204:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8001208:	fa23 f002 	lsr.w	r0, r3, r2
 800120c:	bf18      	it	ne
 800120e:	4240      	negne	r0, r0
 8001210:	4770      	bx	lr
 8001212:	f04f 0000 	mov.w	r0, #0
 8001216:	4770      	bx	lr
 8001218:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 800121c:	d101      	bne.n	8001222 <__aeabi_f2iz+0x3a>
 800121e:	0242      	lsls	r2, r0, #9
 8001220:	d105      	bne.n	800122e <__aeabi_f2iz+0x46>
 8001222:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8001226:	bf08      	it	eq
 8001228:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 800122c:	4770      	bx	lr
 800122e:	f04f 0000 	mov.w	r0, #0
 8001232:	4770      	bx	lr

08001234 <__aeabi_f2uiz>:
 8001234:	0042      	lsls	r2, r0, #1
 8001236:	d20e      	bcs.n	8001256 <__aeabi_f2uiz+0x22>
 8001238:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 800123c:	d30b      	bcc.n	8001256 <__aeabi_f2uiz+0x22>
 800123e:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8001242:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001246:	d409      	bmi.n	800125c <__aeabi_f2uiz+0x28>
 8001248:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800124c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001250:	fa23 f002 	lsr.w	r0, r3, r2
 8001254:	4770      	bx	lr
 8001256:	f04f 0000 	mov.w	r0, #0
 800125a:	4770      	bx	lr
 800125c:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001260:	d101      	bne.n	8001266 <__aeabi_f2uiz+0x32>
 8001262:	0242      	lsls	r2, r0, #9
 8001264:	d102      	bne.n	800126c <__aeabi_f2uiz+0x38>
 8001266:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800126a:	4770      	bx	lr
 800126c:	f04f 0000 	mov.w	r0, #0
 8001270:	4770      	bx	lr
 8001272:	bf00      	nop

08001274 <__aeabi_d2lz>:
 8001274:	b538      	push	{r3, r4, r5, lr}
 8001276:	2200      	movs	r2, #0
 8001278:	2300      	movs	r3, #0
 800127a:	4604      	mov	r4, r0
 800127c:	460d      	mov	r5, r1
 800127e:	f7ff fc09 	bl	8000a94 <__aeabi_dcmplt>
 8001282:	b928      	cbnz	r0, 8001290 <__aeabi_d2lz+0x1c>
 8001284:	4620      	mov	r0, r4
 8001286:	4629      	mov	r1, r5
 8001288:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800128c:	f000 b80a 	b.w	80012a4 <__aeabi_d2ulz>
 8001290:	4620      	mov	r0, r4
 8001292:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8001296:	f000 f805 	bl	80012a4 <__aeabi_d2ulz>
 800129a:	4240      	negs	r0, r0
 800129c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80012a0:	bd38      	pop	{r3, r4, r5, pc}
 80012a2:	bf00      	nop

080012a4 <__aeabi_d2ulz>:
 80012a4:	b5d0      	push	{r4, r6, r7, lr}
 80012a6:	2200      	movs	r2, #0
 80012a8:	4b0b      	ldr	r3, [pc, #44]	@ (80012d8 <__aeabi_d2ulz+0x34>)
 80012aa:	4606      	mov	r6, r0
 80012ac:	460f      	mov	r7, r1
 80012ae:	f7ff f97f 	bl	80005b0 <__aeabi_dmul>
 80012b2:	f7ff fc55 	bl	8000b60 <__aeabi_d2uiz>
 80012b6:	4604      	mov	r4, r0
 80012b8:	f7ff f900 	bl	80004bc <__aeabi_ui2d>
 80012bc:	2200      	movs	r2, #0
 80012be:	4b07      	ldr	r3, [pc, #28]	@ (80012dc <__aeabi_d2ulz+0x38>)
 80012c0:	f7ff f976 	bl	80005b0 <__aeabi_dmul>
 80012c4:	4602      	mov	r2, r0
 80012c6:	460b      	mov	r3, r1
 80012c8:	4630      	mov	r0, r6
 80012ca:	4639      	mov	r1, r7
 80012cc:	f7fe ffb8 	bl	8000240 <__aeabi_dsub>
 80012d0:	f7ff fc46 	bl	8000b60 <__aeabi_d2uiz>
 80012d4:	4621      	mov	r1, r4
 80012d6:	bdd0      	pop	{r4, r6, r7, pc}
 80012d8:	3df00000 	.word	0x3df00000
 80012dc:	41f00000 	.word	0x41f00000

080012e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b096      	sub	sp, #88	@ 0x58
 80012e4:	af0a      	add	r7, sp, #40	@ 0x28
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012e6:	f001 fa07 	bl	80026f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012ea:	f000 f855 	bl	8001398 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012ee:	f000 fc57 	bl	8001ba0 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80012f2:	f000 fc2b 	bl	8001b4c <MX_USART1_UART_Init>
  MX_UART4_Init();
 80012f6:	f000 fbff 	bl	8001af8 <MX_UART4_Init>
  MX_ADC1_Init();
 80012fa:	f000 f8a5 	bl	8001448 <MX_ADC1_Init>
  MX_RTC_Init();
 80012fe:	f000 f8e1 	bl	80014c4 <MX_RTC_Init>
  MX_TIM1_Init();
 8001302:	f000 f929 	bl	8001558 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001306:	f000 f977 	bl	80015f8 <MX_TIM2_Init>
  MX_TIM3_Init();
 800130a:	f000 f9c9 	bl	80016a0 <MX_TIM3_Init>
  MX_TIM4_Init();
 800130e:	f000 fa1b 	bl	8001748 <MX_TIM4_Init>
  MX_TIM5_Init();
 8001312:	f000 fa6d 	bl	80017f0 <MX_TIM5_Init>
  MX_TIM6_Init();
 8001316:	f000 fabf 	bl	8001898 <MX_TIM6_Init>
  MX_TIM7_Init();
 800131a:	f000 faf3 	bl	8001904 <MX_TIM7_Init>
  MX_TIM8_Init();
 800131e:	f000 fb27 	bl	8001970 <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */

  RCF_init(&l_rcfHandle,
 8001322:	4638      	mov	r0, r7
 8001324:	4b10      	ldr	r3, [pc, #64]	@ (8001368 <main+0x88>)
 8001326:	9308      	str	r3, [sp, #32]
 8001328:	4b10      	ldr	r3, [pc, #64]	@ (800136c <main+0x8c>)
 800132a:	9307      	str	r3, [sp, #28]
 800132c:	4b10      	ldr	r3, [pc, #64]	@ (8001370 <main+0x90>)
 800132e:	9306      	str	r3, [sp, #24]
 8001330:	4b10      	ldr	r3, [pc, #64]	@ (8001374 <main+0x94>)
 8001332:	9305      	str	r3, [sp, #20]
 8001334:	4b10      	ldr	r3, [pc, #64]	@ (8001378 <main+0x98>)
 8001336:	9304      	str	r3, [sp, #16]
 8001338:	4b10      	ldr	r3, [pc, #64]	@ (800137c <main+0x9c>)
 800133a:	9303      	str	r3, [sp, #12]
 800133c:	4b10      	ldr	r3, [pc, #64]	@ (8001380 <main+0xa0>)
 800133e:	9302      	str	r3, [sp, #8]
 8001340:	4b10      	ldr	r3, [pc, #64]	@ (8001384 <main+0xa4>)
 8001342:	9301      	str	r3, [sp, #4]
 8001344:	4b10      	ldr	r3, [pc, #64]	@ (8001388 <main+0xa8>)
 8001346:	9300      	str	r3, [sp, #0]
 8001348:	4b10      	ldr	r3, [pc, #64]	@ (800138c <main+0xac>)
 800134a:	4a11      	ldr	r2, [pc, #68]	@ (8001390 <main+0xb0>)
 800134c:	4911      	ldr	r1, [pc, #68]	@ (8001394 <main+0xb4>)
 800134e:	f009 fe25 	bl	800af9c <RCF_init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    RCF_update(&l_rcfHandle);
 8001352:	463b      	mov	r3, r7
 8001354:	4618      	mov	r0, r3
 8001356:	f009 ff7d 	bl	800b254 <RCF_update>

    UTI_delayUs(STP_MAIN_LOOP_DELAY_IN_US);
 800135a:	f242 7010 	movw	r0, #10000	@ 0x2710
 800135e:	f00a fa83 	bl	800b868 <UTI_delayUs>
    RCF_update(&l_rcfHandle);
 8001362:	bf00      	nop
 8001364:	e7f5      	b.n	8001352 <main+0x72>
 8001366:	bf00      	nop
 8001368:	200007e4 	.word	0x200007e4
 800136c:	20000858 	.word	0x20000858
 8001370:	20000200 	.word	0x20000200
 8001374:	20000230 	.word	0x20000230
 8001378:	20000730 	.word	0x20000730
 800137c:	2000067c 	.word	0x2000067c
 8001380:	200005c8 	.word	0x200005c8
 8001384:	20000514 	.word	0x20000514
 8001388:	20000460 	.word	0x20000460
 800138c:	200003ac 	.word	0x200003ac
 8001390:	200002f8 	.word	0x200002f8
 8001394:	20000244 	.word	0x20000244

08001398 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b096      	sub	sp, #88	@ 0x58
 800139c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800139e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80013a2:	2228      	movs	r2, #40	@ 0x28
 80013a4:	2100      	movs	r1, #0
 80013a6:	4618      	mov	r0, r3
 80013a8:	f00c fcec 	bl	800dd84 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013ac:	f107 031c 	add.w	r3, r7, #28
 80013b0:	2200      	movs	r2, #0
 80013b2:	601a      	str	r2, [r3, #0]
 80013b4:	605a      	str	r2, [r3, #4]
 80013b6:	609a      	str	r2, [r3, #8]
 80013b8:	60da      	str	r2, [r3, #12]
 80013ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80013bc:	1d3b      	adds	r3, r7, #4
 80013be:	2200      	movs	r2, #0
 80013c0:	601a      	str	r2, [r3, #0]
 80013c2:	605a      	str	r2, [r3, #4]
 80013c4:	609a      	str	r2, [r3, #8]
 80013c6:	60da      	str	r2, [r3, #12]
 80013c8:	611a      	str	r2, [r3, #16]
 80013ca:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80013cc:	230a      	movs	r3, #10
 80013ce:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013d0:	2301      	movs	r3, #1
 80013d2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80013d4:	2310      	movs	r3, #16
 80013d6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80013d8:	2301      	movs	r3, #1
 80013da:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80013dc:	2300      	movs	r3, #0
 80013de:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013e0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80013e4:	4618      	mov	r0, r3
 80013e6:	f002 fb8b 	bl	8003b00 <HAL_RCC_OscConfig>
 80013ea:	4603      	mov	r3, r0
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d001      	beq.n	80013f4 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 80013f0:	f000 fcea 	bl	8001dc8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013f4:	230f      	movs	r3, #15
 80013f6:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80013f8:	2300      	movs	r3, #0
 80013fa:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013fc:	2300      	movs	r3, #0
 80013fe:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001400:	2300      	movs	r3, #0
 8001402:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001404:	2300      	movs	r3, #0
 8001406:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001408:	f107 031c 	add.w	r3, r7, #28
 800140c:	2100      	movs	r1, #0
 800140e:	4618      	mov	r0, r3
 8001410:	f002 fee4 	bl	80041dc <HAL_RCC_ClockConfig>
 8001414:	4603      	mov	r3, r0
 8001416:	2b00      	cmp	r3, #0
 8001418:	d001      	beq.n	800141e <SystemClock_Config+0x86>
  {
    Error_Handler();
 800141a:	f000 fcd5 	bl	8001dc8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_ADC;
 800141e:	2303      	movs	r3, #3
 8001420:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001422:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001426:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8001428:	2300      	movs	r3, #0
 800142a:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800142c:	1d3b      	adds	r3, r7, #4
 800142e:	4618      	mov	r0, r3
 8001430:	f003 f912 	bl	8004658 <HAL_RCCEx_PeriphCLKConfig>
 8001434:	4603      	mov	r3, r0
 8001436:	2b00      	cmp	r3, #0
 8001438:	d001      	beq.n	800143e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800143a:	f000 fcc5 	bl	8001dc8 <Error_Handler>
  }
}
 800143e:	bf00      	nop
 8001440:	3758      	adds	r7, #88	@ 0x58
 8001442:	46bd      	mov	sp, r7
 8001444:	bd80      	pop	{r7, pc}
	...

08001448 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b084      	sub	sp, #16
 800144c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800144e:	1d3b      	adds	r3, r7, #4
 8001450:	2200      	movs	r2, #0
 8001452:	601a      	str	r2, [r3, #0]
 8001454:	605a      	str	r2, [r3, #4]
 8001456:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8001458:	4b18      	ldr	r3, [pc, #96]	@ (80014bc <MX_ADC1_Init+0x74>)
 800145a:	4a19      	ldr	r2, [pc, #100]	@ (80014c0 <MX_ADC1_Init+0x78>)
 800145c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800145e:	4b17      	ldr	r3, [pc, #92]	@ (80014bc <MX_ADC1_Init+0x74>)
 8001460:	2200      	movs	r2, #0
 8001462:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001464:	4b15      	ldr	r3, [pc, #84]	@ (80014bc <MX_ADC1_Init+0x74>)
 8001466:	2200      	movs	r2, #0
 8001468:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800146a:	4b14      	ldr	r3, [pc, #80]	@ (80014bc <MX_ADC1_Init+0x74>)
 800146c:	2200      	movs	r2, #0
 800146e:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001470:	4b12      	ldr	r3, [pc, #72]	@ (80014bc <MX_ADC1_Init+0x74>)
 8001472:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8001476:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001478:	4b10      	ldr	r3, [pc, #64]	@ (80014bc <MX_ADC1_Init+0x74>)
 800147a:	2200      	movs	r2, #0
 800147c:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 800147e:	4b0f      	ldr	r3, [pc, #60]	@ (80014bc <MX_ADC1_Init+0x74>)
 8001480:	2201      	movs	r2, #1
 8001482:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001484:	480d      	ldr	r0, [pc, #52]	@ (80014bc <MX_ADC1_Init+0x74>)
 8001486:	f001 f9bd 	bl	8002804 <HAL_ADC_Init>
 800148a:	4603      	mov	r3, r0
 800148c:	2b00      	cmp	r3, #0
 800148e:	d001      	beq.n	8001494 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001490:	f000 fc9a 	bl	8001dc8 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001494:	2305      	movs	r3, #5
 8001496:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001498:	2301      	movs	r3, #1
 800149a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800149c:	2300      	movs	r3, #0
 800149e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80014a0:	1d3b      	adds	r3, r7, #4
 80014a2:	4619      	mov	r1, r3
 80014a4:	4805      	ldr	r0, [pc, #20]	@ (80014bc <MX_ADC1_Init+0x74>)
 80014a6:	f001 fb77 	bl	8002b98 <HAL_ADC_ConfigChannel>
 80014aa:	4603      	mov	r3, r0
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d001      	beq.n	80014b4 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80014b0:	f000 fc8a 	bl	8001dc8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80014b4:	bf00      	nop
 80014b6:	3710      	adds	r7, #16
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bd80      	pop	{r7, pc}
 80014bc:	20000200 	.word	0x20000200
 80014c0:	40012400 	.word	0x40012400

080014c4 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b082      	sub	sp, #8
 80014c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80014ca:	1d3b      	adds	r3, r7, #4
 80014cc:	2100      	movs	r1, #0
 80014ce:	460a      	mov	r2, r1
 80014d0:	801a      	strh	r2, [r3, #0]
 80014d2:	460a      	mov	r2, r1
 80014d4:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 80014d6:	2300      	movs	r3, #0
 80014d8:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80014da:	4b1d      	ldr	r3, [pc, #116]	@ (8001550 <MX_RTC_Init+0x8c>)
 80014dc:	4a1d      	ldr	r2, [pc, #116]	@ (8001554 <MX_RTC_Init+0x90>)
 80014de:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 80014e0:	4b1b      	ldr	r3, [pc, #108]	@ (8001550 <MX_RTC_Init+0x8c>)
 80014e2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80014e6:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_NONE;
 80014e8:	4b19      	ldr	r3, [pc, #100]	@ (8001550 <MX_RTC_Init+0x8c>)
 80014ea:	2200      	movs	r2, #0
 80014ec:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80014ee:	4818      	ldr	r0, [pc, #96]	@ (8001550 <MX_RTC_Init+0x8c>)
 80014f0:	f003 facc 	bl	8004a8c <HAL_RTC_Init>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d001      	beq.n	80014fe <MX_RTC_Init+0x3a>
  {
    Error_Handler();
 80014fa:	f000 fc65 	bl	8001dc8 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80014fe:	2300      	movs	r3, #0
 8001500:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8001502:	2300      	movs	r3, #0
 8001504:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8001506:	2300      	movs	r3, #0
 8001508:	71bb      	strb	r3, [r7, #6]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 800150a:	1d3b      	adds	r3, r7, #4
 800150c:	2201      	movs	r2, #1
 800150e:	4619      	mov	r1, r3
 8001510:	480f      	ldr	r0, [pc, #60]	@ (8001550 <MX_RTC_Init+0x8c>)
 8001512:	f003 fb85 	bl	8004c20 <HAL_RTC_SetTime>
 8001516:	4603      	mov	r3, r0
 8001518:	2b00      	cmp	r3, #0
 800151a:	d001      	beq.n	8001520 <MX_RTC_Init+0x5c>
  {
    Error_Handler();
 800151c:	f000 fc54 	bl	8001dc8 <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001520:	2301      	movs	r3, #1
 8001522:	703b      	strb	r3, [r7, #0]
  DateToUpdate.Month = RTC_MONTH_JANUARY;
 8001524:	2301      	movs	r3, #1
 8001526:	707b      	strb	r3, [r7, #1]
  DateToUpdate.Date = 0x1;
 8001528:	2301      	movs	r3, #1
 800152a:	70bb      	strb	r3, [r7, #2]
  DateToUpdate.Year = 0x0;
 800152c:	2300      	movs	r3, #0
 800152e:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 8001530:	463b      	mov	r3, r7
 8001532:	2201      	movs	r2, #1
 8001534:	4619      	mov	r1, r3
 8001536:	4806      	ldr	r0, [pc, #24]	@ (8001550 <MX_RTC_Init+0x8c>)
 8001538:	f003 fd3e 	bl	8004fb8 <HAL_RTC_SetDate>
 800153c:	4603      	mov	r3, r0
 800153e:	2b00      	cmp	r3, #0
 8001540:	d001      	beq.n	8001546 <MX_RTC_Init+0x82>
  {
    Error_Handler();
 8001542:	f000 fc41 	bl	8001dc8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001546:	bf00      	nop
 8001548:	3708      	adds	r7, #8
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	20000230 	.word	0x20000230
 8001554:	40002800 	.word	0x40002800

08001558 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b086      	sub	sp, #24
 800155c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800155e:	f107 0308 	add.w	r3, r7, #8
 8001562:	2200      	movs	r2, #0
 8001564:	601a      	str	r2, [r3, #0]
 8001566:	605a      	str	r2, [r3, #4]
 8001568:	609a      	str	r2, [r3, #8]
 800156a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800156c:	463b      	mov	r3, r7
 800156e:	2200      	movs	r2, #0
 8001570:	601a      	str	r2, [r3, #0]
 8001572:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001574:	4b1e      	ldr	r3, [pc, #120]	@ (80015f0 <MX_TIM1_Init+0x98>)
 8001576:	4a1f      	ldr	r2, [pc, #124]	@ (80015f4 <MX_TIM1_Init+0x9c>)
 8001578:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 7999;
 800157a:	4b1d      	ldr	r3, [pc, #116]	@ (80015f0 <MX_TIM1_Init+0x98>)
 800157c:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8001580:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001582:	4b1b      	ldr	r3, [pc, #108]	@ (80015f0 <MX_TIM1_Init+0x98>)
 8001584:	2200      	movs	r2, #0
 8001586:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 249;
 8001588:	4b19      	ldr	r3, [pc, #100]	@ (80015f0 <MX_TIM1_Init+0x98>)
 800158a:	22f9      	movs	r2, #249	@ 0xf9
 800158c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800158e:	4b18      	ldr	r3, [pc, #96]	@ (80015f0 <MX_TIM1_Init+0x98>)
 8001590:	2200      	movs	r2, #0
 8001592:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001594:	4b16      	ldr	r3, [pc, #88]	@ (80015f0 <MX_TIM1_Init+0x98>)
 8001596:	2200      	movs	r2, #0
 8001598:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800159a:	4b15      	ldr	r3, [pc, #84]	@ (80015f0 <MX_TIM1_Init+0x98>)
 800159c:	2280      	movs	r2, #128	@ 0x80
 800159e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80015a0:	4813      	ldr	r0, [pc, #76]	@ (80015f0 <MX_TIM1_Init+0x98>)
 80015a2:	f004 f92b 	bl	80057fc <HAL_TIM_Base_Init>
 80015a6:	4603      	mov	r3, r0
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d001      	beq.n	80015b0 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 80015ac:	f000 fc0c 	bl	8001dc8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015b0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015b4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80015b6:	f107 0308 	add.w	r3, r7, #8
 80015ba:	4619      	mov	r1, r3
 80015bc:	480c      	ldr	r0, [pc, #48]	@ (80015f0 <MX_TIM1_Init+0x98>)
 80015be:	f005 fa55 	bl	8006a6c <HAL_TIM_ConfigClockSource>
 80015c2:	4603      	mov	r3, r0
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d001      	beq.n	80015cc <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 80015c8:	f000 fbfe 	bl	8001dc8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015cc:	2300      	movs	r3, #0
 80015ce:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015d0:	2300      	movs	r3, #0
 80015d2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80015d4:	463b      	mov	r3, r7
 80015d6:	4619      	mov	r1, r3
 80015d8:	4805      	ldr	r0, [pc, #20]	@ (80015f0 <MX_TIM1_Init+0x98>)
 80015da:	f006 f9a3 	bl	8007924 <HAL_TIMEx_MasterConfigSynchronization>
 80015de:	4603      	mov	r3, r0
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d001      	beq.n	80015e8 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80015e4:	f000 fbf0 	bl	8001dc8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80015e8:	bf00      	nop
 80015ea:	3718      	adds	r7, #24
 80015ec:	46bd      	mov	sp, r7
 80015ee:	bd80      	pop	{r7, pc}
 80015f0:	20000244 	.word	0x20000244
 80015f4:	40012c00 	.word	0x40012c00

080015f8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b08c      	sub	sp, #48	@ 0x30
 80015fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80015fe:	f107 030c 	add.w	r3, r7, #12
 8001602:	2224      	movs	r2, #36	@ 0x24
 8001604:	2100      	movs	r1, #0
 8001606:	4618      	mov	r0, r3
 8001608:	f00c fbbc 	bl	800dd84 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800160c:	1d3b      	adds	r3, r7, #4
 800160e:	2200      	movs	r2, #0
 8001610:	601a      	str	r2, [r3, #0]
 8001612:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001614:	4b21      	ldr	r3, [pc, #132]	@ (800169c <MX_TIM2_Init+0xa4>)
 8001616:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800161a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800161c:	4b1f      	ldr	r3, [pc, #124]	@ (800169c <MX_TIM2_Init+0xa4>)
 800161e:	2200      	movs	r2, #0
 8001620:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001622:	4b1e      	ldr	r3, [pc, #120]	@ (800169c <MX_TIM2_Init+0xa4>)
 8001624:	2200      	movs	r2, #0
 8001626:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001628:	4b1c      	ldr	r3, [pc, #112]	@ (800169c <MX_TIM2_Init+0xa4>)
 800162a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800162e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001630:	4b1a      	ldr	r3, [pc, #104]	@ (800169c <MX_TIM2_Init+0xa4>)
 8001632:	2200      	movs	r2, #0
 8001634:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001636:	4b19      	ldr	r3, [pc, #100]	@ (800169c <MX_TIM2_Init+0xa4>)
 8001638:	2280      	movs	r2, #128	@ 0x80
 800163a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800163c:	2303      	movs	r3, #3
 800163e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001640:	2300      	movs	r3, #0
 8001642:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001644:	2301      	movs	r3, #1
 8001646:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001648:	2300      	movs	r3, #0
 800164a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 800164c:	230a      	movs	r3, #10
 800164e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001650:	2300      	movs	r3, #0
 8001652:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001654:	2301      	movs	r3, #1
 8001656:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001658:	2300      	movs	r3, #0
 800165a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800165c:	2300      	movs	r3, #0
 800165e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001660:	f107 030c 	add.w	r3, r7, #12
 8001664:	4619      	mov	r1, r3
 8001666:	480d      	ldr	r0, [pc, #52]	@ (800169c <MX_TIM2_Init+0xa4>)
 8001668:	f004 fcba 	bl	8005fe0 <HAL_TIM_Encoder_Init>
 800166c:	4603      	mov	r3, r0
 800166e:	2b00      	cmp	r3, #0
 8001670:	d001      	beq.n	8001676 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001672:	f000 fba9 	bl	8001dc8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001676:	2300      	movs	r3, #0
 8001678:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800167a:	2300      	movs	r3, #0
 800167c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800167e:	1d3b      	adds	r3, r7, #4
 8001680:	4619      	mov	r1, r3
 8001682:	4806      	ldr	r0, [pc, #24]	@ (800169c <MX_TIM2_Init+0xa4>)
 8001684:	f006 f94e 	bl	8007924 <HAL_TIMEx_MasterConfigSynchronization>
 8001688:	4603      	mov	r3, r0
 800168a:	2b00      	cmp	r3, #0
 800168c:	d001      	beq.n	8001692 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 800168e:	f000 fb9b 	bl	8001dc8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001692:	bf00      	nop
 8001694:	3730      	adds	r7, #48	@ 0x30
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}
 800169a:	bf00      	nop
 800169c:	200002f8 	.word	0x200002f8

080016a0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b08c      	sub	sp, #48	@ 0x30
 80016a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80016a6:	f107 030c 	add.w	r3, r7, #12
 80016aa:	2224      	movs	r2, #36	@ 0x24
 80016ac:	2100      	movs	r1, #0
 80016ae:	4618      	mov	r0, r3
 80016b0:	f00c fb68 	bl	800dd84 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016b4:	1d3b      	adds	r3, r7, #4
 80016b6:	2200      	movs	r2, #0
 80016b8:	601a      	str	r2, [r3, #0]
 80016ba:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80016bc:	4b20      	ldr	r3, [pc, #128]	@ (8001740 <MX_TIM3_Init+0xa0>)
 80016be:	4a21      	ldr	r2, [pc, #132]	@ (8001744 <MX_TIM3_Init+0xa4>)
 80016c0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80016c2:	4b1f      	ldr	r3, [pc, #124]	@ (8001740 <MX_TIM3_Init+0xa0>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016c8:	4b1d      	ldr	r3, [pc, #116]	@ (8001740 <MX_TIM3_Init+0xa0>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80016ce:	4b1c      	ldr	r3, [pc, #112]	@ (8001740 <MX_TIM3_Init+0xa0>)
 80016d0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80016d4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016d6:	4b1a      	ldr	r3, [pc, #104]	@ (8001740 <MX_TIM3_Init+0xa0>)
 80016d8:	2200      	movs	r2, #0
 80016da:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80016dc:	4b18      	ldr	r3, [pc, #96]	@ (8001740 <MX_TIM3_Init+0xa0>)
 80016de:	2280      	movs	r2, #128	@ 0x80
 80016e0:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80016e2:	2303      	movs	r3, #3
 80016e4:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80016e6:	2300      	movs	r3, #0
 80016e8:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80016ea:	2301      	movs	r3, #1
 80016ec:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80016ee:	2300      	movs	r3, #0
 80016f0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 80016f2:	230a      	movs	r3, #10
 80016f4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80016f6:	2300      	movs	r3, #0
 80016f8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80016fa:	2301      	movs	r3, #1
 80016fc:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80016fe:	2300      	movs	r3, #0
 8001700:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001702:	2300      	movs	r3, #0
 8001704:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001706:	f107 030c 	add.w	r3, r7, #12
 800170a:	4619      	mov	r1, r3
 800170c:	480c      	ldr	r0, [pc, #48]	@ (8001740 <MX_TIM3_Init+0xa0>)
 800170e:	f004 fc67 	bl	8005fe0 <HAL_TIM_Encoder_Init>
 8001712:	4603      	mov	r3, r0
 8001714:	2b00      	cmp	r3, #0
 8001716:	d001      	beq.n	800171c <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001718:	f000 fb56 	bl	8001dc8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800171c:	2300      	movs	r3, #0
 800171e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001720:	2300      	movs	r3, #0
 8001722:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001724:	1d3b      	adds	r3, r7, #4
 8001726:	4619      	mov	r1, r3
 8001728:	4805      	ldr	r0, [pc, #20]	@ (8001740 <MX_TIM3_Init+0xa0>)
 800172a:	f006 f8fb 	bl	8007924 <HAL_TIMEx_MasterConfigSynchronization>
 800172e:	4603      	mov	r3, r0
 8001730:	2b00      	cmp	r3, #0
 8001732:	d001      	beq.n	8001738 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001734:	f000 fb48 	bl	8001dc8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001738:	bf00      	nop
 800173a:	3730      	adds	r7, #48	@ 0x30
 800173c:	46bd      	mov	sp, r7
 800173e:	bd80      	pop	{r7, pc}
 8001740:	200003ac 	.word	0x200003ac
 8001744:	40000400 	.word	0x40000400

08001748 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b08c      	sub	sp, #48	@ 0x30
 800174c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800174e:	f107 030c 	add.w	r3, r7, #12
 8001752:	2224      	movs	r2, #36	@ 0x24
 8001754:	2100      	movs	r1, #0
 8001756:	4618      	mov	r0, r3
 8001758:	f00c fb14 	bl	800dd84 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800175c:	1d3b      	adds	r3, r7, #4
 800175e:	2200      	movs	r2, #0
 8001760:	601a      	str	r2, [r3, #0]
 8001762:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001764:	4b20      	ldr	r3, [pc, #128]	@ (80017e8 <MX_TIM4_Init+0xa0>)
 8001766:	4a21      	ldr	r2, [pc, #132]	@ (80017ec <MX_TIM4_Init+0xa4>)
 8001768:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800176a:	4b1f      	ldr	r3, [pc, #124]	@ (80017e8 <MX_TIM4_Init+0xa0>)
 800176c:	2200      	movs	r2, #0
 800176e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001770:	4b1d      	ldr	r3, [pc, #116]	@ (80017e8 <MX_TIM4_Init+0xa0>)
 8001772:	2200      	movs	r2, #0
 8001774:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001776:	4b1c      	ldr	r3, [pc, #112]	@ (80017e8 <MX_TIM4_Init+0xa0>)
 8001778:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800177c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800177e:	4b1a      	ldr	r3, [pc, #104]	@ (80017e8 <MX_TIM4_Init+0xa0>)
 8001780:	2200      	movs	r2, #0
 8001782:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001784:	4b18      	ldr	r3, [pc, #96]	@ (80017e8 <MX_TIM4_Init+0xa0>)
 8001786:	2280      	movs	r2, #128	@ 0x80
 8001788:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800178a:	2303      	movs	r3, #3
 800178c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800178e:	2300      	movs	r3, #0
 8001790:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001792:	2301      	movs	r3, #1
 8001794:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001796:	2300      	movs	r3, #0
 8001798:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 800179a:	230a      	movs	r3, #10
 800179c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800179e:	2300      	movs	r3, #0
 80017a0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80017a2:	2301      	movs	r3, #1
 80017a4:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80017a6:	2300      	movs	r3, #0
 80017a8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80017aa:	2300      	movs	r3, #0
 80017ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80017ae:	f107 030c 	add.w	r3, r7, #12
 80017b2:	4619      	mov	r1, r3
 80017b4:	480c      	ldr	r0, [pc, #48]	@ (80017e8 <MX_TIM4_Init+0xa0>)
 80017b6:	f004 fc13 	bl	8005fe0 <HAL_TIM_Encoder_Init>
 80017ba:	4603      	mov	r3, r0
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d001      	beq.n	80017c4 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 80017c0:	f000 fb02 	bl	8001dc8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017c4:	2300      	movs	r3, #0
 80017c6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017c8:	2300      	movs	r3, #0
 80017ca:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80017cc:	1d3b      	adds	r3, r7, #4
 80017ce:	4619      	mov	r1, r3
 80017d0:	4805      	ldr	r0, [pc, #20]	@ (80017e8 <MX_TIM4_Init+0xa0>)
 80017d2:	f006 f8a7 	bl	8007924 <HAL_TIMEx_MasterConfigSynchronization>
 80017d6:	4603      	mov	r3, r0
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d001      	beq.n	80017e0 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 80017dc:	f000 faf4 	bl	8001dc8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80017e0:	bf00      	nop
 80017e2:	3730      	adds	r7, #48	@ 0x30
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bd80      	pop	{r7, pc}
 80017e8:	20000460 	.word	0x20000460
 80017ec:	40000800 	.word	0x40000800

080017f0 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b08c      	sub	sp, #48	@ 0x30
 80017f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80017f6:	f107 030c 	add.w	r3, r7, #12
 80017fa:	2224      	movs	r2, #36	@ 0x24
 80017fc:	2100      	movs	r1, #0
 80017fe:	4618      	mov	r0, r3
 8001800:	f00c fac0 	bl	800dd84 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001804:	1d3b      	adds	r3, r7, #4
 8001806:	2200      	movs	r2, #0
 8001808:	601a      	str	r2, [r3, #0]
 800180a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800180c:	4b20      	ldr	r3, [pc, #128]	@ (8001890 <MX_TIM5_Init+0xa0>)
 800180e:	4a21      	ldr	r2, [pc, #132]	@ (8001894 <MX_TIM5_Init+0xa4>)
 8001810:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001812:	4b1f      	ldr	r3, [pc, #124]	@ (8001890 <MX_TIM5_Init+0xa0>)
 8001814:	2200      	movs	r2, #0
 8001816:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001818:	4b1d      	ldr	r3, [pc, #116]	@ (8001890 <MX_TIM5_Init+0xa0>)
 800181a:	2200      	movs	r2, #0
 800181c:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 65535;
 800181e:	4b1c      	ldr	r3, [pc, #112]	@ (8001890 <MX_TIM5_Init+0xa0>)
 8001820:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001824:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001826:	4b1a      	ldr	r3, [pc, #104]	@ (8001890 <MX_TIM5_Init+0xa0>)
 8001828:	2200      	movs	r2, #0
 800182a:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800182c:	4b18      	ldr	r3, [pc, #96]	@ (8001890 <MX_TIM5_Init+0xa0>)
 800182e:	2280      	movs	r2, #128	@ 0x80
 8001830:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001832:	2303      	movs	r3, #3
 8001834:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001836:	2300      	movs	r3, #0
 8001838:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800183a:	2301      	movs	r3, #1
 800183c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800183e:	2300      	movs	r3, #0
 8001840:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8001842:	230a      	movs	r3, #10
 8001844:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001846:	2300      	movs	r3, #0
 8001848:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800184a:	2301      	movs	r3, #1
 800184c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800184e:	2300      	movs	r3, #0
 8001850:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001852:	2300      	movs	r3, #0
 8001854:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8001856:	f107 030c 	add.w	r3, r7, #12
 800185a:	4619      	mov	r1, r3
 800185c:	480c      	ldr	r0, [pc, #48]	@ (8001890 <MX_TIM5_Init+0xa0>)
 800185e:	f004 fbbf 	bl	8005fe0 <HAL_TIM_Encoder_Init>
 8001862:	4603      	mov	r3, r0
 8001864:	2b00      	cmp	r3, #0
 8001866:	d001      	beq.n	800186c <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 8001868:	f000 faae 	bl	8001dc8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800186c:	2300      	movs	r3, #0
 800186e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001870:	2300      	movs	r3, #0
 8001872:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001874:	1d3b      	adds	r3, r7, #4
 8001876:	4619      	mov	r1, r3
 8001878:	4805      	ldr	r0, [pc, #20]	@ (8001890 <MX_TIM5_Init+0xa0>)
 800187a:	f006 f853 	bl	8007924 <HAL_TIMEx_MasterConfigSynchronization>
 800187e:	4603      	mov	r3, r0
 8001880:	2b00      	cmp	r3, #0
 8001882:	d001      	beq.n	8001888 <MX_TIM5_Init+0x98>
  {
    Error_Handler();
 8001884:	f000 faa0 	bl	8001dc8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001888:	bf00      	nop
 800188a:	3730      	adds	r7, #48	@ 0x30
 800188c:	46bd      	mov	sp, r7
 800188e:	bd80      	pop	{r7, pc}
 8001890:	20000514 	.word	0x20000514
 8001894:	40000c00 	.word	0x40000c00

08001898 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b082      	sub	sp, #8
 800189c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800189e:	463b      	mov	r3, r7
 80018a0:	2200      	movs	r2, #0
 80018a2:	601a      	str	r2, [r3, #0]
 80018a4:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80018a6:	4b15      	ldr	r3, [pc, #84]	@ (80018fc <MX_TIM6_Init+0x64>)
 80018a8:	4a15      	ldr	r2, [pc, #84]	@ (8001900 <MX_TIM6_Init+0x68>)
 80018aa:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 7;
 80018ac:	4b13      	ldr	r3, [pc, #76]	@ (80018fc <MX_TIM6_Init+0x64>)
 80018ae:	2207      	movs	r2, #7
 80018b0:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018b2:	4b12      	ldr	r3, [pc, #72]	@ (80018fc <MX_TIM6_Init+0x64>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 80018b8:	4b10      	ldr	r3, [pc, #64]	@ (80018fc <MX_TIM6_Init+0x64>)
 80018ba:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80018be:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80018c0:	4b0e      	ldr	r3, [pc, #56]	@ (80018fc <MX_TIM6_Init+0x64>)
 80018c2:	2280      	movs	r2, #128	@ 0x80
 80018c4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80018c6:	480d      	ldr	r0, [pc, #52]	@ (80018fc <MX_TIM6_Init+0x64>)
 80018c8:	f003 ff98 	bl	80057fc <HAL_TIM_Base_Init>
 80018cc:	4603      	mov	r3, r0
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d001      	beq.n	80018d6 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 80018d2:	f000 fa79 	bl	8001dc8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018d6:	2300      	movs	r3, #0
 80018d8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018da:	2300      	movs	r3, #0
 80018dc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80018de:	463b      	mov	r3, r7
 80018e0:	4619      	mov	r1, r3
 80018e2:	4806      	ldr	r0, [pc, #24]	@ (80018fc <MX_TIM6_Init+0x64>)
 80018e4:	f006 f81e 	bl	8007924 <HAL_TIMEx_MasterConfigSynchronization>
 80018e8:	4603      	mov	r3, r0
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d001      	beq.n	80018f2 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 80018ee:	f000 fa6b 	bl	8001dc8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80018f2:	bf00      	nop
 80018f4:	3708      	adds	r7, #8
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}
 80018fa:	bf00      	nop
 80018fc:	200005c8 	.word	0x200005c8
 8001900:	40001000 	.word	0x40001000

08001904 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b082      	sub	sp, #8
 8001908:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800190a:	463b      	mov	r3, r7
 800190c:	2200      	movs	r2, #0
 800190e:	601a      	str	r2, [r3, #0]
 8001910:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001912:	4b15      	ldr	r3, [pc, #84]	@ (8001968 <MX_TIM7_Init+0x64>)
 8001914:	4a15      	ldr	r2, [pc, #84]	@ (800196c <MX_TIM7_Init+0x68>)
 8001916:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 7;
 8001918:	4b13      	ldr	r3, [pc, #76]	@ (8001968 <MX_TIM7_Init+0x64>)
 800191a:	2207      	movs	r2, #7
 800191c:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800191e:	4b12      	ldr	r3, [pc, #72]	@ (8001968 <MX_TIM7_Init+0x64>)
 8001920:	2200      	movs	r2, #0
 8001922:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 8001924:	4b10      	ldr	r3, [pc, #64]	@ (8001968 <MX_TIM7_Init+0x64>)
 8001926:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800192a:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800192c:	4b0e      	ldr	r3, [pc, #56]	@ (8001968 <MX_TIM7_Init+0x64>)
 800192e:	2280      	movs	r2, #128	@ 0x80
 8001930:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001932:	480d      	ldr	r0, [pc, #52]	@ (8001968 <MX_TIM7_Init+0x64>)
 8001934:	f003 ff62 	bl	80057fc <HAL_TIM_Base_Init>
 8001938:	4603      	mov	r3, r0
 800193a:	2b00      	cmp	r3, #0
 800193c:	d001      	beq.n	8001942 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 800193e:	f000 fa43 	bl	8001dc8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001942:	2300      	movs	r3, #0
 8001944:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001946:	2300      	movs	r3, #0
 8001948:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800194a:	463b      	mov	r3, r7
 800194c:	4619      	mov	r1, r3
 800194e:	4806      	ldr	r0, [pc, #24]	@ (8001968 <MX_TIM7_Init+0x64>)
 8001950:	f005 ffe8 	bl	8007924 <HAL_TIMEx_MasterConfigSynchronization>
 8001954:	4603      	mov	r3, r0
 8001956:	2b00      	cmp	r3, #0
 8001958:	d001      	beq.n	800195e <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 800195a:	f000 fa35 	bl	8001dc8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 800195e:	bf00      	nop
 8001960:	3708      	adds	r7, #8
 8001962:	46bd      	mov	sp, r7
 8001964:	bd80      	pop	{r7, pc}
 8001966:	bf00      	nop
 8001968:	2000067c 	.word	0x2000067c
 800196c:	40001400 	.word	0x40001400

08001970 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b096      	sub	sp, #88	@ 0x58
 8001974:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001976:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800197a:	2200      	movs	r2, #0
 800197c:	601a      	str	r2, [r3, #0]
 800197e:	605a      	str	r2, [r3, #4]
 8001980:	609a      	str	r2, [r3, #8]
 8001982:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001984:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001988:	2200      	movs	r2, #0
 800198a:	601a      	str	r2, [r3, #0]
 800198c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800198e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001992:	2200      	movs	r2, #0
 8001994:	601a      	str	r2, [r3, #0]
 8001996:	605a      	str	r2, [r3, #4]
 8001998:	609a      	str	r2, [r3, #8]
 800199a:	60da      	str	r2, [r3, #12]
 800199c:	611a      	str	r2, [r3, #16]
 800199e:	615a      	str	r2, [r3, #20]
 80019a0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80019a2:	1d3b      	adds	r3, r7, #4
 80019a4:	2220      	movs	r2, #32
 80019a6:	2100      	movs	r1, #0
 80019a8:	4618      	mov	r0, r3
 80019aa:	f00c f9eb 	bl	800dd84 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80019ae:	4b50      	ldr	r3, [pc, #320]	@ (8001af0 <MX_TIM8_Init+0x180>)
 80019b0:	4a50      	ldr	r2, [pc, #320]	@ (8001af4 <MX_TIM8_Init+0x184>)
 80019b2:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 7;
 80019b4:	4b4e      	ldr	r3, [pc, #312]	@ (8001af0 <MX_TIM8_Init+0x180>)
 80019b6:	2207      	movs	r2, #7
 80019b8:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 80019ba:	4b4d      	ldr	r3, [pc, #308]	@ (8001af0 <MX_TIM8_Init+0x180>)
 80019bc:	2220      	movs	r2, #32
 80019be:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 100;
 80019c0:	4b4b      	ldr	r3, [pc, #300]	@ (8001af0 <MX_TIM8_Init+0x180>)
 80019c2:	2264      	movs	r2, #100	@ 0x64
 80019c4:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019c6:	4b4a      	ldr	r3, [pc, #296]	@ (8001af0 <MX_TIM8_Init+0x180>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80019cc:	4b48      	ldr	r3, [pc, #288]	@ (8001af0 <MX_TIM8_Init+0x180>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80019d2:	4b47      	ldr	r3, [pc, #284]	@ (8001af0 <MX_TIM8_Init+0x180>)
 80019d4:	2280      	movs	r2, #128	@ 0x80
 80019d6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80019d8:	4845      	ldr	r0, [pc, #276]	@ (8001af0 <MX_TIM8_Init+0x180>)
 80019da:	f003 ff0f 	bl	80057fc <HAL_TIM_Base_Init>
 80019de:	4603      	mov	r3, r0
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d001      	beq.n	80019e8 <MX_TIM8_Init+0x78>
  {
    Error_Handler();
 80019e4:	f000 f9f0 	bl	8001dc8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019e8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80019ec:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80019ee:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80019f2:	4619      	mov	r1, r3
 80019f4:	483e      	ldr	r0, [pc, #248]	@ (8001af0 <MX_TIM8_Init+0x180>)
 80019f6:	f005 f839 	bl	8006a6c <HAL_TIM_ConfigClockSource>
 80019fa:	4603      	mov	r3, r0
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d001      	beq.n	8001a04 <MX_TIM8_Init+0x94>
  {
    Error_Handler();
 8001a00:	f000 f9e2 	bl	8001dc8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001a04:	483a      	ldr	r0, [pc, #232]	@ (8001af0 <MX_TIM8_Init+0x180>)
 8001a06:	f004 f8e7 	bl	8005bd8 <HAL_TIM_PWM_Init>
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d001      	beq.n	8001a14 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8001a10:	f000 f9da 	bl	8001dc8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a14:	2300      	movs	r3, #0
 8001a16:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001a1c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001a20:	4619      	mov	r1, r3
 8001a22:	4833      	ldr	r0, [pc, #204]	@ (8001af0 <MX_TIM8_Init+0x180>)
 8001a24:	f005 ff7e 	bl	8007924 <HAL_TIMEx_MasterConfigSynchronization>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d001      	beq.n	8001a32 <MX_TIM8_Init+0xc2>
  {
    Error_Handler();
 8001a2e:	f000 f9cb 	bl	8001dc8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a32:	2360      	movs	r3, #96	@ 0x60
 8001a34:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001a36:	2300      	movs	r3, #0
 8001a38:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a42:	2300      	movs	r3, #0
 8001a44:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001a46:	2300      	movs	r3, #0
 8001a48:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001a4e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a52:	2200      	movs	r2, #0
 8001a54:	4619      	mov	r1, r3
 8001a56:	4826      	ldr	r0, [pc, #152]	@ (8001af0 <MX_TIM8_Init+0x180>)
 8001a58:	f004 fe6a 	bl	8006730 <HAL_TIM_PWM_ConfigChannel>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d001      	beq.n	8001a66 <MX_TIM8_Init+0xf6>
  {
    Error_Handler();
 8001a62:	f000 f9b1 	bl	8001dc8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001a66:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a6a:	2204      	movs	r2, #4
 8001a6c:	4619      	mov	r1, r3
 8001a6e:	4820      	ldr	r0, [pc, #128]	@ (8001af0 <MX_TIM8_Init+0x180>)
 8001a70:	f004 fe5e 	bl	8006730 <HAL_TIM_PWM_ConfigChannel>
 8001a74:	4603      	mov	r3, r0
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d001      	beq.n	8001a7e <MX_TIM8_Init+0x10e>
  {
    Error_Handler();
 8001a7a:	f000 f9a5 	bl	8001dc8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001a7e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a82:	2208      	movs	r2, #8
 8001a84:	4619      	mov	r1, r3
 8001a86:	481a      	ldr	r0, [pc, #104]	@ (8001af0 <MX_TIM8_Init+0x180>)
 8001a88:	f004 fe52 	bl	8006730 <HAL_TIM_PWM_ConfigChannel>
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d001      	beq.n	8001a96 <MX_TIM8_Init+0x126>
  {
    Error_Handler();
 8001a92:	f000 f999 	bl	8001dc8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001a96:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a9a:	220c      	movs	r2, #12
 8001a9c:	4619      	mov	r1, r3
 8001a9e:	4814      	ldr	r0, [pc, #80]	@ (8001af0 <MX_TIM8_Init+0x180>)
 8001aa0:	f004 fe46 	bl	8006730 <HAL_TIM_PWM_ConfigChannel>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d001      	beq.n	8001aae <MX_TIM8_Init+0x13e>
  {
    Error_Handler();
 8001aaa:	f000 f98d 	bl	8001dc8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001aba:	2300      	movs	r3, #0
 8001abc:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001abe:	2300      	movs	r3, #0
 8001ac0:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001ac2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001ac6:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8001acc:	1d3b      	adds	r3, r7, #4
 8001ace:	4619      	mov	r1, r3
 8001ad0:	4807      	ldr	r0, [pc, #28]	@ (8001af0 <MX_TIM8_Init+0x180>)
 8001ad2:	f005 fff7 	bl	8007ac4 <HAL_TIMEx_ConfigBreakDeadTime>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d001      	beq.n	8001ae0 <MX_TIM8_Init+0x170>
  {
    Error_Handler();
 8001adc:	f000 f974 	bl	8001dc8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8001ae0:	4803      	ldr	r0, [pc, #12]	@ (8001af0 <MX_TIM8_Init+0x180>)
 8001ae2:	f000 fb9b 	bl	800221c <HAL_TIM_MspPostInit>

}
 8001ae6:	bf00      	nop
 8001ae8:	3758      	adds	r7, #88	@ 0x58
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}
 8001aee:	bf00      	nop
 8001af0:	20000730 	.word	0x20000730
 8001af4:	40013400 	.word	0x40013400

08001af8 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001afc:	4b11      	ldr	r3, [pc, #68]	@ (8001b44 <MX_UART4_Init+0x4c>)
 8001afe:	4a12      	ldr	r2, [pc, #72]	@ (8001b48 <MX_UART4_Init+0x50>)
 8001b00:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8001b02:	4b10      	ldr	r3, [pc, #64]	@ (8001b44 <MX_UART4_Init+0x4c>)
 8001b04:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001b08:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001b0a:	4b0e      	ldr	r3, [pc, #56]	@ (8001b44 <MX_UART4_Init+0x4c>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001b10:	4b0c      	ldr	r3, [pc, #48]	@ (8001b44 <MX_UART4_Init+0x4c>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001b16:	4b0b      	ldr	r3, [pc, #44]	@ (8001b44 <MX_UART4_Init+0x4c>)
 8001b18:	2200      	movs	r2, #0
 8001b1a:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001b1c:	4b09      	ldr	r3, [pc, #36]	@ (8001b44 <MX_UART4_Init+0x4c>)
 8001b1e:	220c      	movs	r2, #12
 8001b20:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b22:	4b08      	ldr	r3, [pc, #32]	@ (8001b44 <MX_UART4_Init+0x4c>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b28:	4b06      	ldr	r3, [pc, #24]	@ (8001b44 <MX_UART4_Init+0x4c>)
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001b2e:	4805      	ldr	r0, [pc, #20]	@ (8001b44 <MX_UART4_Init+0x4c>)
 8001b30:	f006 f8b0 	bl	8007c94 <HAL_UART_Init>
 8001b34:	4603      	mov	r3, r0
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d001      	beq.n	8001b3e <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8001b3a:	f000 f945 	bl	8001dc8 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001b3e:	bf00      	nop
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	bf00      	nop
 8001b44:	200007e4 	.word	0x200007e4
 8001b48:	40004c00 	.word	0x40004c00

08001b4c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001b50:	4b11      	ldr	r3, [pc, #68]	@ (8001b98 <MX_USART1_UART_Init+0x4c>)
 8001b52:	4a12      	ldr	r2, [pc, #72]	@ (8001b9c <MX_USART1_UART_Init+0x50>)
 8001b54:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001b56:	4b10      	ldr	r3, [pc, #64]	@ (8001b98 <MX_USART1_UART_Init+0x4c>)
 8001b58:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001b5c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001b5e:	4b0e      	ldr	r3, [pc, #56]	@ (8001b98 <MX_USART1_UART_Init+0x4c>)
 8001b60:	2200      	movs	r2, #0
 8001b62:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001b64:	4b0c      	ldr	r3, [pc, #48]	@ (8001b98 <MX_USART1_UART_Init+0x4c>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001b6a:	4b0b      	ldr	r3, [pc, #44]	@ (8001b98 <MX_USART1_UART_Init+0x4c>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001b70:	4b09      	ldr	r3, [pc, #36]	@ (8001b98 <MX_USART1_UART_Init+0x4c>)
 8001b72:	220c      	movs	r2, #12
 8001b74:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b76:	4b08      	ldr	r3, [pc, #32]	@ (8001b98 <MX_USART1_UART_Init+0x4c>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b7c:	4b06      	ldr	r3, [pc, #24]	@ (8001b98 <MX_USART1_UART_Init+0x4c>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001b82:	4805      	ldr	r0, [pc, #20]	@ (8001b98 <MX_USART1_UART_Init+0x4c>)
 8001b84:	f006 f886 	bl	8007c94 <HAL_UART_Init>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d001      	beq.n	8001b92 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001b8e:	f000 f91b 	bl	8001dc8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001b92:	bf00      	nop
 8001b94:	bd80      	pop	{r7, pc}
 8001b96:	bf00      	nop
 8001b98:	20000858 	.word	0x20000858
 8001b9c:	40013800 	.word	0x40013800

08001ba0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b088      	sub	sp, #32
 8001ba4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ba6:	f107 0310 	add.w	r3, r7, #16
 8001baa:	2200      	movs	r2, #0
 8001bac:	601a      	str	r2, [r3, #0]
 8001bae:	605a      	str	r2, [r3, #4]
 8001bb0:	609a      	str	r2, [r3, #8]
 8001bb2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bb4:	4b4e      	ldr	r3, [pc, #312]	@ (8001cf0 <MX_GPIO_Init+0x150>)
 8001bb6:	699b      	ldr	r3, [r3, #24]
 8001bb8:	4a4d      	ldr	r2, [pc, #308]	@ (8001cf0 <MX_GPIO_Init+0x150>)
 8001bba:	f043 0310 	orr.w	r3, r3, #16
 8001bbe:	6193      	str	r3, [r2, #24]
 8001bc0:	4b4b      	ldr	r3, [pc, #300]	@ (8001cf0 <MX_GPIO_Init+0x150>)
 8001bc2:	699b      	ldr	r3, [r3, #24]
 8001bc4:	f003 0310 	and.w	r3, r3, #16
 8001bc8:	60fb      	str	r3, [r7, #12]
 8001bca:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bcc:	4b48      	ldr	r3, [pc, #288]	@ (8001cf0 <MX_GPIO_Init+0x150>)
 8001bce:	699b      	ldr	r3, [r3, #24]
 8001bd0:	4a47      	ldr	r2, [pc, #284]	@ (8001cf0 <MX_GPIO_Init+0x150>)
 8001bd2:	f043 0304 	orr.w	r3, r3, #4
 8001bd6:	6193      	str	r3, [r2, #24]
 8001bd8:	4b45      	ldr	r3, [pc, #276]	@ (8001cf0 <MX_GPIO_Init+0x150>)
 8001bda:	699b      	ldr	r3, [r3, #24]
 8001bdc:	f003 0304 	and.w	r3, r3, #4
 8001be0:	60bb      	str	r3, [r7, #8]
 8001be2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001be4:	4b42      	ldr	r3, [pc, #264]	@ (8001cf0 <MX_GPIO_Init+0x150>)
 8001be6:	699b      	ldr	r3, [r3, #24]
 8001be8:	4a41      	ldr	r2, [pc, #260]	@ (8001cf0 <MX_GPIO_Init+0x150>)
 8001bea:	f043 0308 	orr.w	r3, r3, #8
 8001bee:	6193      	str	r3, [r2, #24]
 8001bf0:	4b3f      	ldr	r3, [pc, #252]	@ (8001cf0 <MX_GPIO_Init+0x150>)
 8001bf2:	699b      	ldr	r3, [r3, #24]
 8001bf4:	f003 0308 	and.w	r3, r3, #8
 8001bf8:	607b      	str	r3, [r7, #4]
 8001bfa:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001bfc:	4b3c      	ldr	r3, [pc, #240]	@ (8001cf0 <MX_GPIO_Init+0x150>)
 8001bfe:	699b      	ldr	r3, [r3, #24]
 8001c00:	4a3b      	ldr	r2, [pc, #236]	@ (8001cf0 <MX_GPIO_Init+0x150>)
 8001c02:	f043 0320 	orr.w	r3, r3, #32
 8001c06:	6193      	str	r3, [r2, #24]
 8001c08:	4b39      	ldr	r3, [pc, #228]	@ (8001cf0 <MX_GPIO_Init+0x150>)
 8001c0a:	699b      	ldr	r3, [r3, #24]
 8001c0c:	f003 0320 	and.w	r3, r3, #32
 8001c10:	603b      	str	r3, [r7, #0]
 8001c12:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, BLUE_LED_Pin|BLUETOOTH_SPI_CMD_Pin|BLUETOOTH_SPI_CS_Pin|MOTOR_REAR_LEFT_OUT_1_Pin
 8001c14:	2200      	movs	r2, #0
 8001c16:	f243 013a 	movw	r1, #12346	@ 0x303a
 8001c1a:	4836      	ldr	r0, [pc, #216]	@ (8001cf4 <MX_GPIO_Init+0x154>)
 8001c1c:	f001 ff16 	bl	8003a4c <HAL_GPIO_WritePin>
                          |MOTOR_REAR_LEFT_OUT_2_Pin|MOTOR_FRONT_RIGHT_OUT_2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BLUETOOTH_SPI_CLK_GPIO_Port, BLUETOOTH_SPI_CLK_Pin, GPIO_PIN_RESET);
 8001c20:	2200      	movs	r2, #0
 8001c22:	2110      	movs	r1, #16
 8001c24:	4834      	ldr	r0, [pc, #208]	@ (8001cf8 <MX_GPIO_Init+0x158>)
 8001c26:	f001 ff11 	bl	8003a4c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, MOTOR_REAR_RIGHT_OUT_1_Pin|MOTOR_REAR_RIGHT_OUT_2_Pin|MOTOR_FRONT_LEFT_OUT_2_Pin|MOTOR_FRONT_LEFT_OUT_1_Pin, GPIO_PIN_RESET);
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	2133      	movs	r1, #51	@ 0x33
 8001c2e:	4833      	ldr	r0, [pc, #204]	@ (8001cfc <MX_GPIO_Init+0x15c>)
 8001c30:	f001 ff0c 	bl	8003a4c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MOTOR_FRONT_RIGHT_OUT_1_GPIO_Port, MOTOR_FRONT_RIGHT_OUT_1_Pin, GPIO_PIN_RESET);
 8001c34:	2200      	movs	r2, #0
 8001c36:	2104      	movs	r1, #4
 8001c38:	4831      	ldr	r0, [pc, #196]	@ (8001d00 <MX_GPIO_Init+0x160>)
 8001c3a:	f001 ff07 	bl	8003a4c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BLUE_LED_Pin */
  GPIO_InitStruct.Pin = BLUE_LED_Pin;
 8001c3e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001c42:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c44:	2301      	movs	r3, #1
 8001c46:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c4c:	2302      	movs	r3, #2
 8001c4e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BLUE_LED_GPIO_Port, &GPIO_InitStruct);
 8001c50:	f107 0310 	add.w	r3, r7, #16
 8001c54:	4619      	mov	r1, r3
 8001c56:	4827      	ldr	r0, [pc, #156]	@ (8001cf4 <MX_GPIO_Init+0x154>)
 8001c58:	f001 fc44 	bl	80034e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : SW_RESET_Pin BLUETOOTH_SPI_DAT_Pin */
  GPIO_InitStruct.Pin = SW_RESET_Pin|BLUETOOTH_SPI_DAT_Pin;
 8001c5c:	2305      	movs	r3, #5
 8001c5e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c60:	2300      	movs	r3, #0
 8001c62:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c64:	2300      	movs	r3, #0
 8001c66:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c68:	f107 0310 	add.w	r3, r7, #16
 8001c6c:	4619      	mov	r1, r3
 8001c6e:	4821      	ldr	r0, [pc, #132]	@ (8001cf4 <MX_GPIO_Init+0x154>)
 8001c70:	f001 fc38 	bl	80034e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : BLUETOOTH_SPI_CMD_Pin BLUETOOTH_SPI_CS_Pin MOTOR_REAR_LEFT_OUT_1_Pin MOTOR_REAR_LEFT_OUT_2_Pin
                           MOTOR_FRONT_RIGHT_OUT_2_Pin */
  GPIO_InitStruct.Pin = BLUETOOTH_SPI_CMD_Pin|BLUETOOTH_SPI_CS_Pin|MOTOR_REAR_LEFT_OUT_1_Pin|MOTOR_REAR_LEFT_OUT_2_Pin
 8001c74:	f241 033a 	movw	r3, #4154	@ 0x103a
 8001c78:	613b      	str	r3, [r7, #16]
                          |MOTOR_FRONT_RIGHT_OUT_2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c82:	2303      	movs	r3, #3
 8001c84:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c86:	f107 0310 	add.w	r3, r7, #16
 8001c8a:	4619      	mov	r1, r3
 8001c8c:	4819      	ldr	r0, [pc, #100]	@ (8001cf4 <MX_GPIO_Init+0x154>)
 8001c8e:	f001 fc29 	bl	80034e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BLUETOOTH_SPI_CLK_Pin */
  GPIO_InitStruct.Pin = BLUETOOTH_SPI_CLK_Pin;
 8001c92:	2310      	movs	r3, #16
 8001c94:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c96:	2301      	movs	r3, #1
 8001c98:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c9e:	2303      	movs	r3, #3
 8001ca0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BLUETOOTH_SPI_CLK_GPIO_Port, &GPIO_InitStruct);
 8001ca2:	f107 0310 	add.w	r3, r7, #16
 8001ca6:	4619      	mov	r1, r3
 8001ca8:	4813      	ldr	r0, [pc, #76]	@ (8001cf8 <MX_GPIO_Init+0x158>)
 8001caa:	f001 fc1b 	bl	80034e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : MOTOR_REAR_RIGHT_OUT_1_Pin MOTOR_REAR_RIGHT_OUT_2_Pin MOTOR_FRONT_LEFT_OUT_2_Pin MOTOR_FRONT_LEFT_OUT_1_Pin */
  GPIO_InitStruct.Pin = MOTOR_REAR_RIGHT_OUT_1_Pin|MOTOR_REAR_RIGHT_OUT_2_Pin|MOTOR_FRONT_LEFT_OUT_2_Pin|MOTOR_FRONT_LEFT_OUT_1_Pin;
 8001cae:	2333      	movs	r3, #51	@ 0x33
 8001cb0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001cba:	2303      	movs	r3, #3
 8001cbc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cbe:	f107 0310 	add.w	r3, r7, #16
 8001cc2:	4619      	mov	r1, r3
 8001cc4:	480d      	ldr	r0, [pc, #52]	@ (8001cfc <MX_GPIO_Init+0x15c>)
 8001cc6:	f001 fc0d 	bl	80034e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : MOTOR_FRONT_RIGHT_OUT_1_Pin */
  GPIO_InitStruct.Pin = MOTOR_FRONT_RIGHT_OUT_1_Pin;
 8001cca:	2304      	movs	r3, #4
 8001ccc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cce:	2301      	movs	r3, #1
 8001cd0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001cd6:	2303      	movs	r3, #3
 8001cd8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(MOTOR_FRONT_RIGHT_OUT_1_GPIO_Port, &GPIO_InitStruct);
 8001cda:	f107 0310 	add.w	r3, r7, #16
 8001cde:	4619      	mov	r1, r3
 8001ce0:	4807      	ldr	r0, [pc, #28]	@ (8001d00 <MX_GPIO_Init+0x160>)
 8001ce2:	f001 fbff 	bl	80034e4 <HAL_GPIO_Init>

}
 8001ce6:	bf00      	nop
 8001ce8:	3720      	adds	r7, #32
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bd80      	pop	{r7, pc}
 8001cee:	bf00      	nop
 8001cf0:	40021000 	.word	0x40021000
 8001cf4:	40011000 	.word	0x40011000
 8001cf8:	40010800 	.word	0x40010800
 8001cfc:	40010c00 	.word	0x40010c00
 8001d00:	40011400 	.word	0x40011400

08001d04 <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b082      	sub	sp, #8
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
  if ((htim == &htim2) || (htim == &htim3) || (htim == &htim4) || (htim == &htim5))
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	4a0b      	ldr	r2, [pc, #44]	@ (8001d3c <HAL_TIM_IC_CaptureCallback+0x38>)
 8001d10:	4293      	cmp	r3, r2
 8001d12:	d00b      	beq.n	8001d2c <HAL_TIM_IC_CaptureCallback+0x28>
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	4a0a      	ldr	r2, [pc, #40]	@ (8001d40 <HAL_TIM_IC_CaptureCallback+0x3c>)
 8001d18:	4293      	cmp	r3, r2
 8001d1a:	d007      	beq.n	8001d2c <HAL_TIM_IC_CaptureCallback+0x28>
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	4a09      	ldr	r2, [pc, #36]	@ (8001d44 <HAL_TIM_IC_CaptureCallback+0x40>)
 8001d20:	4293      	cmp	r3, r2
 8001d22:	d003      	beq.n	8001d2c <HAL_TIM_IC_CaptureCallback+0x28>
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	4a08      	ldr	r2, [pc, #32]	@ (8001d48 <HAL_TIM_IC_CaptureCallback+0x44>)
 8001d28:	4293      	cmp	r3, r2
 8001d2a:	d103      	bne.n	8001d34 <HAL_TIM_IC_CaptureCallback+0x30>
  {
    DRV_updateEncoder(htim);
 8001d2c:	6878      	ldr	r0, [r7, #4]
 8001d2e:	f007 fa17 	bl	8009160 <DRV_updateEncoder>
  else
  {
    ; /* Nothing to do */
  }

  return;
 8001d32:	bf00      	nop
 8001d34:	bf00      	nop
}
 8001d36:	3708      	adds	r7, #8
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bd80      	pop	{r7, pc}
 8001d3c:	200002f8 	.word	0x200002f8
 8001d40:	200003ac 	.word	0x200003ac
 8001d44:	20000460 	.word	0x20000460
 8001d48:	20000514 	.word	0x20000514

08001d4c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b082      	sub	sp, #8
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
  /* Check whether the handle of the triggering timer requires a LED update */
  if (htim == &htim1)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	4a08      	ldr	r2, [pc, #32]	@ (8001d78 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8001d58:	4293      	cmp	r3, r2
 8001d5a:	d102      	bne.n	8001d62 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    LED_update();
 8001d5c:	f008 fc1a 	bl	800a594 <LED_update>
  else if (htim == &htim6)
  {
    CHR_overflow();
  }

  return;
 8001d60:	e006      	b.n	8001d70 <HAL_TIM_PeriodElapsedCallback+0x24>
  else if (htim == &htim6)
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	4a05      	ldr	r2, [pc, #20]	@ (8001d7c <HAL_TIM_PeriodElapsedCallback+0x30>)
 8001d66:	4293      	cmp	r3, r2
 8001d68:	d102      	bne.n	8001d70 <HAL_TIM_PeriodElapsedCallback+0x24>
    CHR_overflow();
 8001d6a:	f007 f83d 	bl	8008de8 <CHR_overflow>
  return;
 8001d6e:	bf00      	nop
 8001d70:	bf00      	nop
}
 8001d72:	3708      	adds	r7, #8
 8001d74:	46bd      	mov	sp, r7
 8001d76:	bd80      	pop	{r7, pc}
 8001d78:	20000244 	.word	0x20000244
 8001d7c:	200005c8 	.word	0x200005c8

08001d80 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001d80:	b480      	push	{r7}
 8001d82:	b083      	sub	sp, #12
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
  /* Nothing to do */
  return;
 8001d88:	bf00      	nop
}
 8001d8a:	370c      	adds	r7, #12
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	bc80      	pop	{r7}
 8001d90:	4770      	bx	lr
	...

08001d94 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b082      	sub	sp, #8
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
  /* Check the handle of the UART triggering this callback and actually receive date */
  if (huart == &huart1)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	4a08      	ldr	r2, [pc, #32]	@ (8001dc0 <HAL_UART_RxCpltCallback+0x2c>)
 8001da0:	4293      	cmp	r3, r2
 8001da2:	d102      	bne.n	8001daa <HAL_UART_RxCpltCallback+0x16>
  {
    CON_receiveData();
 8001da4:	f007 f8ee 	bl	8008f84 <CON_receiveData>
  else
  {
    ; /* Nothing to do */
  }

  return;
 8001da8:	e006      	b.n	8001db8 <HAL_UART_RxCpltCallback+0x24>
  else if (huart == &huart4)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	4a05      	ldr	r2, [pc, #20]	@ (8001dc4 <HAL_UART_RxCpltCallback+0x30>)
 8001dae:	4293      	cmp	r3, r2
 8001db0:	d102      	bne.n	8001db8 <HAL_UART_RxCpltCallback+0x24>
    MAS_receiveData();
 8001db2:	f008 fd53 	bl	800a85c <MAS_receiveData>
  return;
 8001db6:	bf00      	nop
 8001db8:	bf00      	nop
}
 8001dba:	3708      	adds	r7, #8
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bd80      	pop	{r7, pc}
 8001dc0:	20000858 	.word	0x20000858
 8001dc4:	200007e4 	.word	0x200007e4

08001dc8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001dcc:	b672      	cpsid	i
}
 8001dce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();

  LOG_error("Error_Handler() triggered");
 8001dd0:	4902      	ldr	r1, [pc, #8]	@ (8001ddc <Error_Handler+0x14>)
 8001dd2:	2003      	movs	r0, #3
 8001dd4:	f008 fcb0 	bl	800a738 <LOG_log>

  while (1)
 8001dd8:	bf00      	nop
 8001dda:	e7fd      	b.n	8001dd8 <Error_Handler+0x10>
 8001ddc:	08010f10 	.word	0x08010f10

08001de0 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b082      	sub	sp, #8
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
 8001de8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
     LOG_error("Wrong parameters: %s@%d", file, line);
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	687a      	ldr	r2, [r7, #4]
 8001dee:	4904      	ldr	r1, [pc, #16]	@ (8001e00 <assert_failed+0x20>)
 8001df0:	2003      	movs	r0, #3
 8001df2:	f008 fca1 	bl	800a738 <LOG_log>

    return;
 8001df6:	bf00      	nop
  /* USER CODE END 6 */
}
 8001df8:	3708      	adds	r7, #8
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd80      	pop	{r7, pc}
 8001dfe:	bf00      	nop
 8001e00:	08010f2c 	.word	0x08010f2c

08001e04 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e04:	b480      	push	{r7}
 8001e06:	b085      	sub	sp, #20
 8001e08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001e0a:	4b15      	ldr	r3, [pc, #84]	@ (8001e60 <HAL_MspInit+0x5c>)
 8001e0c:	699b      	ldr	r3, [r3, #24]
 8001e0e:	4a14      	ldr	r2, [pc, #80]	@ (8001e60 <HAL_MspInit+0x5c>)
 8001e10:	f043 0301 	orr.w	r3, r3, #1
 8001e14:	6193      	str	r3, [r2, #24]
 8001e16:	4b12      	ldr	r3, [pc, #72]	@ (8001e60 <HAL_MspInit+0x5c>)
 8001e18:	699b      	ldr	r3, [r3, #24]
 8001e1a:	f003 0301 	and.w	r3, r3, #1
 8001e1e:	60bb      	str	r3, [r7, #8]
 8001e20:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e22:	4b0f      	ldr	r3, [pc, #60]	@ (8001e60 <HAL_MspInit+0x5c>)
 8001e24:	69db      	ldr	r3, [r3, #28]
 8001e26:	4a0e      	ldr	r2, [pc, #56]	@ (8001e60 <HAL_MspInit+0x5c>)
 8001e28:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e2c:	61d3      	str	r3, [r2, #28]
 8001e2e:	4b0c      	ldr	r3, [pc, #48]	@ (8001e60 <HAL_MspInit+0x5c>)
 8001e30:	69db      	ldr	r3, [r3, #28]
 8001e32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e36:	607b      	str	r3, [r7, #4]
 8001e38:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001e3a:	4b0a      	ldr	r3, [pc, #40]	@ (8001e64 <HAL_MspInit+0x60>)
 8001e3c:	685b      	ldr	r3, [r3, #4]
 8001e3e:	60fb      	str	r3, [r7, #12]
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001e46:	60fb      	str	r3, [r7, #12]
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001e4e:	60fb      	str	r3, [r7, #12]
 8001e50:	4a04      	ldr	r2, [pc, #16]	@ (8001e64 <HAL_MspInit+0x60>)
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e56:	bf00      	nop
 8001e58:	3714      	adds	r7, #20
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bc80      	pop	{r7}
 8001e5e:	4770      	bx	lr
 8001e60:	40021000 	.word	0x40021000
 8001e64:	40010000 	.word	0x40010000

08001e68 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b088      	sub	sp, #32
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e70:	f107 0310 	add.w	r3, r7, #16
 8001e74:	2200      	movs	r2, #0
 8001e76:	601a      	str	r2, [r3, #0]
 8001e78:	605a      	str	r2, [r3, #4]
 8001e7a:	609a      	str	r2, [r3, #8]
 8001e7c:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	4a14      	ldr	r2, [pc, #80]	@ (8001ed4 <HAL_ADC_MspInit+0x6c>)
 8001e84:	4293      	cmp	r3, r2
 8001e86:	d121      	bne.n	8001ecc <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001e88:	4b13      	ldr	r3, [pc, #76]	@ (8001ed8 <HAL_ADC_MspInit+0x70>)
 8001e8a:	699b      	ldr	r3, [r3, #24]
 8001e8c:	4a12      	ldr	r2, [pc, #72]	@ (8001ed8 <HAL_ADC_MspInit+0x70>)
 8001e8e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001e92:	6193      	str	r3, [r2, #24]
 8001e94:	4b10      	ldr	r3, [pc, #64]	@ (8001ed8 <HAL_ADC_MspInit+0x70>)
 8001e96:	699b      	ldr	r3, [r3, #24]
 8001e98:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001e9c:	60fb      	str	r3, [r7, #12]
 8001e9e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ea0:	4b0d      	ldr	r3, [pc, #52]	@ (8001ed8 <HAL_ADC_MspInit+0x70>)
 8001ea2:	699b      	ldr	r3, [r3, #24]
 8001ea4:	4a0c      	ldr	r2, [pc, #48]	@ (8001ed8 <HAL_ADC_MspInit+0x70>)
 8001ea6:	f043 0304 	orr.w	r3, r3, #4
 8001eaa:	6193      	str	r3, [r2, #24]
 8001eac:	4b0a      	ldr	r3, [pc, #40]	@ (8001ed8 <HAL_ADC_MspInit+0x70>)
 8001eae:	699b      	ldr	r3, [r3, #24]
 8001eb0:	f003 0304 	and.w	r3, r3, #4
 8001eb4:	60bb      	str	r3, [r7, #8]
 8001eb6:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA5     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = BATTERY_ADC_Pin;
 8001eb8:	2320      	movs	r3, #32
 8001eba:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001ebc:	2303      	movs	r3, #3
 8001ebe:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(BATTERY_ADC_GPIO_Port, &GPIO_InitStruct);
 8001ec0:	f107 0310 	add.w	r3, r7, #16
 8001ec4:	4619      	mov	r1, r3
 8001ec6:	4805      	ldr	r0, [pc, #20]	@ (8001edc <HAL_ADC_MspInit+0x74>)
 8001ec8:	f001 fb0c 	bl	80034e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001ecc:	bf00      	nop
 8001ece:	3720      	adds	r7, #32
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	bd80      	pop	{r7, pc}
 8001ed4:	40012400 	.word	0x40012400
 8001ed8:	40021000 	.word	0x40021000
 8001edc:	40010800 	.word	0x40010800

08001ee0 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b084      	sub	sp, #16
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	4a0b      	ldr	r2, [pc, #44]	@ (8001f1c <HAL_RTC_MspInit+0x3c>)
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	d110      	bne.n	8001f14 <HAL_RTC_MspInit+0x34>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 8001ef2:	f001 fdf9 	bl	8003ae8 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 8001ef6:	4b0a      	ldr	r3, [pc, #40]	@ (8001f20 <HAL_RTC_MspInit+0x40>)
 8001ef8:	69db      	ldr	r3, [r3, #28]
 8001efa:	4a09      	ldr	r2, [pc, #36]	@ (8001f20 <HAL_RTC_MspInit+0x40>)
 8001efc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001f00:	61d3      	str	r3, [r2, #28]
 8001f02:	4b07      	ldr	r3, [pc, #28]	@ (8001f20 <HAL_RTC_MspInit+0x40>)
 8001f04:	69db      	ldr	r3, [r3, #28]
 8001f06:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001f0a:	60fb      	str	r3, [r7, #12]
 8001f0c:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001f0e:	4b05      	ldr	r3, [pc, #20]	@ (8001f24 <HAL_RTC_MspInit+0x44>)
 8001f10:	2201      	movs	r2, #1
 8001f12:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8001f14:	bf00      	nop
 8001f16:	3710      	adds	r7, #16
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	bd80      	pop	{r7, pc}
 8001f1c:	40002800 	.word	0x40002800
 8001f20:	40021000 	.word	0x40021000
 8001f24:	4242043c 	.word	0x4242043c

08001f28 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b086      	sub	sp, #24
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	4a2c      	ldr	r2, [pc, #176]	@ (8001fe8 <HAL_TIM_Base_MspInit+0xc0>)
 8001f36:	4293      	cmp	r3, r2
 8001f38:	d114      	bne.n	8001f64 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001f3a:	4b2c      	ldr	r3, [pc, #176]	@ (8001fec <HAL_TIM_Base_MspInit+0xc4>)
 8001f3c:	699b      	ldr	r3, [r3, #24]
 8001f3e:	4a2b      	ldr	r2, [pc, #172]	@ (8001fec <HAL_TIM_Base_MspInit+0xc4>)
 8001f40:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001f44:	6193      	str	r3, [r2, #24]
 8001f46:	4b29      	ldr	r3, [pc, #164]	@ (8001fec <HAL_TIM_Base_MspInit+0xc4>)
 8001f48:	699b      	ldr	r3, [r3, #24]
 8001f4a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001f4e:	617b      	str	r3, [r7, #20]
 8001f50:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 6, 0);
 8001f52:	2200      	movs	r2, #0
 8001f54:	2106      	movs	r1, #6
 8001f56:	2019      	movs	r0, #25
 8001f58:	f001 f92e 	bl	80031b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001f5c:	2019      	movs	r0, #25
 8001f5e:	f001 f957 	bl	8003210 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8001f62:	e03c      	b.n	8001fde <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM6)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	4a21      	ldr	r2, [pc, #132]	@ (8001ff0 <HAL_TIM_Base_MspInit+0xc8>)
 8001f6a:	4293      	cmp	r3, r2
 8001f6c:	d114      	bne.n	8001f98 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001f6e:	4b1f      	ldr	r3, [pc, #124]	@ (8001fec <HAL_TIM_Base_MspInit+0xc4>)
 8001f70:	69db      	ldr	r3, [r3, #28]
 8001f72:	4a1e      	ldr	r2, [pc, #120]	@ (8001fec <HAL_TIM_Base_MspInit+0xc4>)
 8001f74:	f043 0310 	orr.w	r3, r3, #16
 8001f78:	61d3      	str	r3, [r2, #28]
 8001f7a:	4b1c      	ldr	r3, [pc, #112]	@ (8001fec <HAL_TIM_Base_MspInit+0xc4>)
 8001f7c:	69db      	ldr	r3, [r3, #28]
 8001f7e:	f003 0310 	and.w	r3, r3, #16
 8001f82:	613b      	str	r3, [r7, #16]
 8001f84:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 8001f86:	2200      	movs	r2, #0
 8001f88:	2100      	movs	r1, #0
 8001f8a:	2036      	movs	r0, #54	@ 0x36
 8001f8c:	f001 f914 	bl	80031b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 8001f90:	2036      	movs	r0, #54	@ 0x36
 8001f92:	f001 f93d 	bl	8003210 <HAL_NVIC_EnableIRQ>
}
 8001f96:	e022      	b.n	8001fde <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM7)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	4a15      	ldr	r2, [pc, #84]	@ (8001ff4 <HAL_TIM_Base_MspInit+0xcc>)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d10c      	bne.n	8001fbc <HAL_TIM_Base_MspInit+0x94>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8001fa2:	4b12      	ldr	r3, [pc, #72]	@ (8001fec <HAL_TIM_Base_MspInit+0xc4>)
 8001fa4:	69db      	ldr	r3, [r3, #28]
 8001fa6:	4a11      	ldr	r2, [pc, #68]	@ (8001fec <HAL_TIM_Base_MspInit+0xc4>)
 8001fa8:	f043 0320 	orr.w	r3, r3, #32
 8001fac:	61d3      	str	r3, [r2, #28]
 8001fae:	4b0f      	ldr	r3, [pc, #60]	@ (8001fec <HAL_TIM_Base_MspInit+0xc4>)
 8001fb0:	69db      	ldr	r3, [r3, #28]
 8001fb2:	f003 0320 	and.w	r3, r3, #32
 8001fb6:	60fb      	str	r3, [r7, #12]
 8001fb8:	68fb      	ldr	r3, [r7, #12]
}
 8001fba:	e010      	b.n	8001fde <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM8)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	4a0d      	ldr	r2, [pc, #52]	@ (8001ff8 <HAL_TIM_Base_MspInit+0xd0>)
 8001fc2:	4293      	cmp	r3, r2
 8001fc4:	d10b      	bne.n	8001fde <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001fc6:	4b09      	ldr	r3, [pc, #36]	@ (8001fec <HAL_TIM_Base_MspInit+0xc4>)
 8001fc8:	699b      	ldr	r3, [r3, #24]
 8001fca:	4a08      	ldr	r2, [pc, #32]	@ (8001fec <HAL_TIM_Base_MspInit+0xc4>)
 8001fcc:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001fd0:	6193      	str	r3, [r2, #24]
 8001fd2:	4b06      	ldr	r3, [pc, #24]	@ (8001fec <HAL_TIM_Base_MspInit+0xc4>)
 8001fd4:	699b      	ldr	r3, [r3, #24]
 8001fd6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001fda:	60bb      	str	r3, [r7, #8]
 8001fdc:	68bb      	ldr	r3, [r7, #8]
}
 8001fde:	bf00      	nop
 8001fe0:	3718      	adds	r7, #24
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	bf00      	nop
 8001fe8:	40012c00 	.word	0x40012c00
 8001fec:	40021000 	.word	0x40021000
 8001ff0:	40001000 	.word	0x40001000
 8001ff4:	40001400 	.word	0x40001400
 8001ff8:	40013400 	.word	0x40013400

08001ffc <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b090      	sub	sp, #64	@ 0x40
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002004:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002008:	2200      	movs	r2, #0
 800200a:	601a      	str	r2, [r3, #0]
 800200c:	605a      	str	r2, [r3, #4]
 800200e:	609a      	str	r2, [r3, #8]
 8002010:	60da      	str	r2, [r3, #12]
  if(htim_encoder->Instance==TIM2)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800201a:	d157      	bne.n	80020cc <HAL_TIM_Encoder_MspInit+0xd0>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800201c:	4b78      	ldr	r3, [pc, #480]	@ (8002200 <HAL_TIM_Encoder_MspInit+0x204>)
 800201e:	69db      	ldr	r3, [r3, #28]
 8002020:	4a77      	ldr	r2, [pc, #476]	@ (8002200 <HAL_TIM_Encoder_MspInit+0x204>)
 8002022:	f043 0301 	orr.w	r3, r3, #1
 8002026:	61d3      	str	r3, [r2, #28]
 8002028:	4b75      	ldr	r3, [pc, #468]	@ (8002200 <HAL_TIM_Encoder_MspInit+0x204>)
 800202a:	69db      	ldr	r3, [r3, #28]
 800202c:	f003 0301 	and.w	r3, r3, #1
 8002030:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002032:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002034:	4b72      	ldr	r3, [pc, #456]	@ (8002200 <HAL_TIM_Encoder_MspInit+0x204>)
 8002036:	699b      	ldr	r3, [r3, #24]
 8002038:	4a71      	ldr	r2, [pc, #452]	@ (8002200 <HAL_TIM_Encoder_MspInit+0x204>)
 800203a:	f043 0304 	orr.w	r3, r3, #4
 800203e:	6193      	str	r3, [r2, #24]
 8002040:	4b6f      	ldr	r3, [pc, #444]	@ (8002200 <HAL_TIM_Encoder_MspInit+0x204>)
 8002042:	699b      	ldr	r3, [r3, #24]
 8002044:	f003 0304 	and.w	r3, r3, #4
 8002048:	627b      	str	r3, [r7, #36]	@ 0x24
 800204a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800204c:	4b6c      	ldr	r3, [pc, #432]	@ (8002200 <HAL_TIM_Encoder_MspInit+0x204>)
 800204e:	699b      	ldr	r3, [r3, #24]
 8002050:	4a6b      	ldr	r2, [pc, #428]	@ (8002200 <HAL_TIM_Encoder_MspInit+0x204>)
 8002052:	f043 0308 	orr.w	r3, r3, #8
 8002056:	6193      	str	r3, [r2, #24]
 8002058:	4b69      	ldr	r3, [pc, #420]	@ (8002200 <HAL_TIM_Encoder_MspInit+0x204>)
 800205a:	699b      	ldr	r3, [r3, #24]
 800205c:	f003 0308 	and.w	r3, r3, #8
 8002060:	623b      	str	r3, [r7, #32]
 8002062:	6a3b      	ldr	r3, [r7, #32]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = ENCODER_FRONT_RIGHT_IN_1_Pin;
 8002064:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002068:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800206a:	2300      	movs	r3, #0
 800206c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800206e:	2300      	movs	r3, #0
 8002070:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(ENCODER_FRONT_RIGHT_IN_1_GPIO_Port, &GPIO_InitStruct);
 8002072:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002076:	4619      	mov	r1, r3
 8002078:	4862      	ldr	r0, [pc, #392]	@ (8002204 <HAL_TIM_Encoder_MspInit+0x208>)
 800207a:	f001 fa33 	bl	80034e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ENCODER_FRONT_RIGHT_IN_2_Pin;
 800207e:	2308      	movs	r3, #8
 8002080:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002082:	2300      	movs	r3, #0
 8002084:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002086:	2300      	movs	r3, #0
 8002088:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(ENCODER_FRONT_RIGHT_IN_2_GPIO_Port, &GPIO_InitStruct);
 800208a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800208e:	4619      	mov	r1, r3
 8002090:	485d      	ldr	r0, [pc, #372]	@ (8002208 <HAL_TIM_Encoder_MspInit+0x20c>)
 8002092:	f001 fa27 	bl	80034e4 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 8002096:	4b5d      	ldr	r3, [pc, #372]	@ (800220c <HAL_TIM_Encoder_MspInit+0x210>)
 8002098:	685b      	ldr	r3, [r3, #4]
 800209a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800209c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800209e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80020a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80020a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80020a6:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80020aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80020ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80020ae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80020b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80020b4:	4a55      	ldr	r2, [pc, #340]	@ (800220c <HAL_TIM_Encoder_MspInit+0x210>)
 80020b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80020b8:	6053      	str	r3, [r2, #4]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 4, 0);
 80020ba:	2200      	movs	r2, #0
 80020bc:	2104      	movs	r1, #4
 80020be:	201c      	movs	r0, #28
 80020c0:	f001 f87a 	bl	80031b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80020c4:	201c      	movs	r0, #28
 80020c6:	f001 f8a3 	bl	8003210 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 80020ca:	e094      	b.n	80021f6 <HAL_TIM_Encoder_MspInit+0x1fa>
  else if(htim_encoder->Instance==TIM3)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	4a4f      	ldr	r2, [pc, #316]	@ (8002210 <HAL_TIM_Encoder_MspInit+0x214>)
 80020d2:	4293      	cmp	r3, r2
 80020d4:	d12c      	bne.n	8002130 <HAL_TIM_Encoder_MspInit+0x134>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80020d6:	4b4a      	ldr	r3, [pc, #296]	@ (8002200 <HAL_TIM_Encoder_MspInit+0x204>)
 80020d8:	69db      	ldr	r3, [r3, #28]
 80020da:	4a49      	ldr	r2, [pc, #292]	@ (8002200 <HAL_TIM_Encoder_MspInit+0x204>)
 80020dc:	f043 0302 	orr.w	r3, r3, #2
 80020e0:	61d3      	str	r3, [r2, #28]
 80020e2:	4b47      	ldr	r3, [pc, #284]	@ (8002200 <HAL_TIM_Encoder_MspInit+0x204>)
 80020e4:	69db      	ldr	r3, [r3, #28]
 80020e6:	f003 0302 	and.w	r3, r3, #2
 80020ea:	61fb      	str	r3, [r7, #28]
 80020ec:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020ee:	4b44      	ldr	r3, [pc, #272]	@ (8002200 <HAL_TIM_Encoder_MspInit+0x204>)
 80020f0:	699b      	ldr	r3, [r3, #24]
 80020f2:	4a43      	ldr	r2, [pc, #268]	@ (8002200 <HAL_TIM_Encoder_MspInit+0x204>)
 80020f4:	f043 0304 	orr.w	r3, r3, #4
 80020f8:	6193      	str	r3, [r2, #24]
 80020fa:	4b41      	ldr	r3, [pc, #260]	@ (8002200 <HAL_TIM_Encoder_MspInit+0x204>)
 80020fc:	699b      	ldr	r3, [r3, #24]
 80020fe:	f003 0304 	and.w	r3, r3, #4
 8002102:	61bb      	str	r3, [r7, #24]
 8002104:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = ENCODER_FRONT_LEFT_IN_1_Pin|ENCODER_FRONT_LEFT_IN_2_Pin;
 8002106:	23c0      	movs	r3, #192	@ 0xc0
 8002108:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800210a:	2300      	movs	r3, #0
 800210c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800210e:	2300      	movs	r3, #0
 8002110:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002112:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002116:	4619      	mov	r1, r3
 8002118:	483a      	ldr	r0, [pc, #232]	@ (8002204 <HAL_TIM_Encoder_MspInit+0x208>)
 800211a:	f001 f9e3 	bl	80034e4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 4, 0);
 800211e:	2200      	movs	r2, #0
 8002120:	2104      	movs	r1, #4
 8002122:	201d      	movs	r0, #29
 8002124:	f001 f848 	bl	80031b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002128:	201d      	movs	r0, #29
 800212a:	f001 f871 	bl	8003210 <HAL_NVIC_EnableIRQ>
}
 800212e:	e062      	b.n	80021f6 <HAL_TIM_Encoder_MspInit+0x1fa>
  else if(htim_encoder->Instance==TIM4)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4a37      	ldr	r2, [pc, #220]	@ (8002214 <HAL_TIM_Encoder_MspInit+0x218>)
 8002136:	4293      	cmp	r3, r2
 8002138:	d12c      	bne.n	8002194 <HAL_TIM_Encoder_MspInit+0x198>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800213a:	4b31      	ldr	r3, [pc, #196]	@ (8002200 <HAL_TIM_Encoder_MspInit+0x204>)
 800213c:	69db      	ldr	r3, [r3, #28]
 800213e:	4a30      	ldr	r2, [pc, #192]	@ (8002200 <HAL_TIM_Encoder_MspInit+0x204>)
 8002140:	f043 0304 	orr.w	r3, r3, #4
 8002144:	61d3      	str	r3, [r2, #28]
 8002146:	4b2e      	ldr	r3, [pc, #184]	@ (8002200 <HAL_TIM_Encoder_MspInit+0x204>)
 8002148:	69db      	ldr	r3, [r3, #28]
 800214a:	f003 0304 	and.w	r3, r3, #4
 800214e:	617b      	str	r3, [r7, #20]
 8002150:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002152:	4b2b      	ldr	r3, [pc, #172]	@ (8002200 <HAL_TIM_Encoder_MspInit+0x204>)
 8002154:	699b      	ldr	r3, [r3, #24]
 8002156:	4a2a      	ldr	r2, [pc, #168]	@ (8002200 <HAL_TIM_Encoder_MspInit+0x204>)
 8002158:	f043 0308 	orr.w	r3, r3, #8
 800215c:	6193      	str	r3, [r2, #24]
 800215e:	4b28      	ldr	r3, [pc, #160]	@ (8002200 <HAL_TIM_Encoder_MspInit+0x204>)
 8002160:	699b      	ldr	r3, [r3, #24]
 8002162:	f003 0308 	and.w	r3, r3, #8
 8002166:	613b      	str	r3, [r7, #16]
 8002168:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ENCODER_REAR_LEFT_IN_1_Pin|ENCODER_REAR_LEFT_IN_2_Pin;
 800216a:	23c0      	movs	r3, #192	@ 0xc0
 800216c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800216e:	2300      	movs	r3, #0
 8002170:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002172:	2300      	movs	r3, #0
 8002174:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002176:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800217a:	4619      	mov	r1, r3
 800217c:	4822      	ldr	r0, [pc, #136]	@ (8002208 <HAL_TIM_Encoder_MspInit+0x20c>)
 800217e:	f001 f9b1 	bl	80034e4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 4, 0);
 8002182:	2200      	movs	r2, #0
 8002184:	2104      	movs	r1, #4
 8002186:	201e      	movs	r0, #30
 8002188:	f001 f816 	bl	80031b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800218c:	201e      	movs	r0, #30
 800218e:	f001 f83f 	bl	8003210 <HAL_NVIC_EnableIRQ>
}
 8002192:	e030      	b.n	80021f6 <HAL_TIM_Encoder_MspInit+0x1fa>
  else if(htim_encoder->Instance==TIM5)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	4a1f      	ldr	r2, [pc, #124]	@ (8002218 <HAL_TIM_Encoder_MspInit+0x21c>)
 800219a:	4293      	cmp	r3, r2
 800219c:	d12b      	bne.n	80021f6 <HAL_TIM_Encoder_MspInit+0x1fa>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800219e:	4b18      	ldr	r3, [pc, #96]	@ (8002200 <HAL_TIM_Encoder_MspInit+0x204>)
 80021a0:	69db      	ldr	r3, [r3, #28]
 80021a2:	4a17      	ldr	r2, [pc, #92]	@ (8002200 <HAL_TIM_Encoder_MspInit+0x204>)
 80021a4:	f043 0308 	orr.w	r3, r3, #8
 80021a8:	61d3      	str	r3, [r2, #28]
 80021aa:	4b15      	ldr	r3, [pc, #84]	@ (8002200 <HAL_TIM_Encoder_MspInit+0x204>)
 80021ac:	69db      	ldr	r3, [r3, #28]
 80021ae:	f003 0308 	and.w	r3, r3, #8
 80021b2:	60fb      	str	r3, [r7, #12]
 80021b4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021b6:	4b12      	ldr	r3, [pc, #72]	@ (8002200 <HAL_TIM_Encoder_MspInit+0x204>)
 80021b8:	699b      	ldr	r3, [r3, #24]
 80021ba:	4a11      	ldr	r2, [pc, #68]	@ (8002200 <HAL_TIM_Encoder_MspInit+0x204>)
 80021bc:	f043 0304 	orr.w	r3, r3, #4
 80021c0:	6193      	str	r3, [r2, #24]
 80021c2:	4b0f      	ldr	r3, [pc, #60]	@ (8002200 <HAL_TIM_Encoder_MspInit+0x204>)
 80021c4:	699b      	ldr	r3, [r3, #24]
 80021c6:	f003 0304 	and.w	r3, r3, #4
 80021ca:	60bb      	str	r3, [r7, #8]
 80021cc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ENCODER_REAR_RIGHT_IN_1_Pin|ENCODER_REAR_RIGHT_IN_2_Pin;
 80021ce:	2303      	movs	r3, #3
 80021d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80021d2:	2300      	movs	r3, #0
 80021d4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d6:	2300      	movs	r3, #0
 80021d8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021da:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80021de:	4619      	mov	r1, r3
 80021e0:	4808      	ldr	r0, [pc, #32]	@ (8002204 <HAL_TIM_Encoder_MspInit+0x208>)
 80021e2:	f001 f97f 	bl	80034e4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM5_IRQn, 4, 0);
 80021e6:	2200      	movs	r2, #0
 80021e8:	2104      	movs	r1, #4
 80021ea:	2032      	movs	r0, #50	@ 0x32
 80021ec:	f000 ffe4 	bl	80031b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80021f0:	2032      	movs	r0, #50	@ 0x32
 80021f2:	f001 f80d 	bl	8003210 <HAL_NVIC_EnableIRQ>
}
 80021f6:	bf00      	nop
 80021f8:	3740      	adds	r7, #64	@ 0x40
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd80      	pop	{r7, pc}
 80021fe:	bf00      	nop
 8002200:	40021000 	.word	0x40021000
 8002204:	40010800 	.word	0x40010800
 8002208:	40010c00 	.word	0x40010c00
 800220c:	40010000 	.word	0x40010000
 8002210:	40000400 	.word	0x40000400
 8002214:	40000800 	.word	0x40000800
 8002218:	40000c00 	.word	0x40000c00

0800221c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b088      	sub	sp, #32
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002224:	f107 0310 	add.w	r3, r7, #16
 8002228:	2200      	movs	r2, #0
 800222a:	601a      	str	r2, [r3, #0]
 800222c:	605a      	str	r2, [r3, #4]
 800222e:	609a      	str	r2, [r3, #8]
 8002230:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM8)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	4a10      	ldr	r2, [pc, #64]	@ (8002278 <HAL_TIM_MspPostInit+0x5c>)
 8002238:	4293      	cmp	r3, r2
 800223a:	d118      	bne.n	800226e <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM8_MspPostInit 0 */

  /* USER CODE END TIM8_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800223c:	4b0f      	ldr	r3, [pc, #60]	@ (800227c <HAL_TIM_MspPostInit+0x60>)
 800223e:	699b      	ldr	r3, [r3, #24]
 8002240:	4a0e      	ldr	r2, [pc, #56]	@ (800227c <HAL_TIM_MspPostInit+0x60>)
 8002242:	f043 0310 	orr.w	r3, r3, #16
 8002246:	6193      	str	r3, [r2, #24]
 8002248:	4b0c      	ldr	r3, [pc, #48]	@ (800227c <HAL_TIM_MspPostInit+0x60>)
 800224a:	699b      	ldr	r3, [r3, #24]
 800224c:	f003 0310 	and.w	r3, r3, #16
 8002250:	60fb      	str	r3, [r7, #12]
 8002252:	68fb      	ldr	r3, [r7, #12]
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    PC8     ------> TIM8_CH3
    PC9     ------> TIM8_CH4
    */
    GPIO_InitStruct.Pin = MOTOR_REAR_RIGHT_PWM_Pin|MOTOR_REAR_LEFT_PWM_Pin|MOTOR_FRONT_RIGHT_PWM_Pin|MOTOR_FRONT_LEFT_PWM_Pin;
 8002254:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8002258:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800225a:	2302      	movs	r3, #2
 800225c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800225e:	2303      	movs	r3, #3
 8002260:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002262:	f107 0310 	add.w	r3, r7, #16
 8002266:	4619      	mov	r1, r3
 8002268:	4805      	ldr	r0, [pc, #20]	@ (8002280 <HAL_TIM_MspPostInit+0x64>)
 800226a:	f001 f93b 	bl	80034e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 800226e:	bf00      	nop
 8002270:	3720      	adds	r7, #32
 8002272:	46bd      	mov	sp, r7
 8002274:	bd80      	pop	{r7, pc}
 8002276:	bf00      	nop
 8002278:	40013400 	.word	0x40013400
 800227c:	40021000 	.word	0x40021000
 8002280:	40011000 	.word	0x40011000

08002284 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b08a      	sub	sp, #40	@ 0x28
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800228c:	f107 0318 	add.w	r3, r7, #24
 8002290:	2200      	movs	r2, #0
 8002292:	601a      	str	r2, [r3, #0]
 8002294:	605a      	str	r2, [r3, #4]
 8002296:	609a      	str	r2, [r3, #8]
 8002298:	60da      	str	r2, [r3, #12]
  if(huart->Instance==UART4)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	4a40      	ldr	r2, [pc, #256]	@ (80023a0 <HAL_UART_MspInit+0x11c>)
 80022a0:	4293      	cmp	r3, r2
 80022a2:	d13a      	bne.n	800231a <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80022a4:	4b3f      	ldr	r3, [pc, #252]	@ (80023a4 <HAL_UART_MspInit+0x120>)
 80022a6:	69db      	ldr	r3, [r3, #28]
 80022a8:	4a3e      	ldr	r2, [pc, #248]	@ (80023a4 <HAL_UART_MspInit+0x120>)
 80022aa:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80022ae:	61d3      	str	r3, [r2, #28]
 80022b0:	4b3c      	ldr	r3, [pc, #240]	@ (80023a4 <HAL_UART_MspInit+0x120>)
 80022b2:	69db      	ldr	r3, [r3, #28]
 80022b4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80022b8:	617b      	str	r3, [r7, #20]
 80022ba:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80022bc:	4b39      	ldr	r3, [pc, #228]	@ (80023a4 <HAL_UART_MspInit+0x120>)
 80022be:	699b      	ldr	r3, [r3, #24]
 80022c0:	4a38      	ldr	r2, [pc, #224]	@ (80023a4 <HAL_UART_MspInit+0x120>)
 80022c2:	f043 0310 	orr.w	r3, r3, #16
 80022c6:	6193      	str	r3, [r2, #24]
 80022c8:	4b36      	ldr	r3, [pc, #216]	@ (80023a4 <HAL_UART_MspInit+0x120>)
 80022ca:	699b      	ldr	r3, [r3, #24]
 80022cc:	f003 0310 	and.w	r3, r3, #16
 80022d0:	613b      	str	r3, [r7, #16]
 80022d2:	693b      	ldr	r3, [r7, #16]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = MASTER_USART_TX_Pin;
 80022d4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80022d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022da:	2302      	movs	r3, #2
 80022dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80022de:	2303      	movs	r3, #3
 80022e0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(MASTER_USART_TX_GPIO_Port, &GPIO_InitStruct);
 80022e2:	f107 0318 	add.w	r3, r7, #24
 80022e6:	4619      	mov	r1, r3
 80022e8:	482f      	ldr	r0, [pc, #188]	@ (80023a8 <HAL_UART_MspInit+0x124>)
 80022ea:	f001 f8fb 	bl	80034e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MASTER_USART_RX_Pin;
 80022ee:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80022f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022f4:	2300      	movs	r3, #0
 80022f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022f8:	2300      	movs	r3, #0
 80022fa:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(MASTER_USART_RX_GPIO_Port, &GPIO_InitStruct);
 80022fc:	f107 0318 	add.w	r3, r7, #24
 8002300:	4619      	mov	r1, r3
 8002302:	4829      	ldr	r0, [pc, #164]	@ (80023a8 <HAL_UART_MspInit+0x124>)
 8002304:	f001 f8ee 	bl	80034e4 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 8002308:	2200      	movs	r2, #0
 800230a:	2105      	movs	r1, #5
 800230c:	2034      	movs	r0, #52	@ 0x34
 800230e:	f000 ff53 	bl	80031b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8002312:	2034      	movs	r0, #52	@ 0x34
 8002314:	f000 ff7c 	bl	8003210 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002318:	e03e      	b.n	8002398 <HAL_UART_MspInit+0x114>
  else if(huart->Instance==USART1)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	4a23      	ldr	r2, [pc, #140]	@ (80023ac <HAL_UART_MspInit+0x128>)
 8002320:	4293      	cmp	r3, r2
 8002322:	d139      	bne.n	8002398 <HAL_UART_MspInit+0x114>
    __HAL_RCC_USART1_CLK_ENABLE();
 8002324:	4b1f      	ldr	r3, [pc, #124]	@ (80023a4 <HAL_UART_MspInit+0x120>)
 8002326:	699b      	ldr	r3, [r3, #24]
 8002328:	4a1e      	ldr	r2, [pc, #120]	@ (80023a4 <HAL_UART_MspInit+0x120>)
 800232a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800232e:	6193      	str	r3, [r2, #24]
 8002330:	4b1c      	ldr	r3, [pc, #112]	@ (80023a4 <HAL_UART_MspInit+0x120>)
 8002332:	699b      	ldr	r3, [r3, #24]
 8002334:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002338:	60fb      	str	r3, [r7, #12]
 800233a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800233c:	4b19      	ldr	r3, [pc, #100]	@ (80023a4 <HAL_UART_MspInit+0x120>)
 800233e:	699b      	ldr	r3, [r3, #24]
 8002340:	4a18      	ldr	r2, [pc, #96]	@ (80023a4 <HAL_UART_MspInit+0x120>)
 8002342:	f043 0304 	orr.w	r3, r3, #4
 8002346:	6193      	str	r3, [r2, #24]
 8002348:	4b16      	ldr	r3, [pc, #88]	@ (80023a4 <HAL_UART_MspInit+0x120>)
 800234a:	699b      	ldr	r3, [r3, #24]
 800234c:	f003 0304 	and.w	r3, r3, #4
 8002350:	60bb      	str	r3, [r7, #8]
 8002352:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = CONSOLE_USART_TX_Pin;
 8002354:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002358:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800235a:	2302      	movs	r3, #2
 800235c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800235e:	2303      	movs	r3, #3
 8002360:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(CONSOLE_USART_TX_GPIO_Port, &GPIO_InitStruct);
 8002362:	f107 0318 	add.w	r3, r7, #24
 8002366:	4619      	mov	r1, r3
 8002368:	4811      	ldr	r0, [pc, #68]	@ (80023b0 <HAL_UART_MspInit+0x12c>)
 800236a:	f001 f8bb 	bl	80034e4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = CONSOLE_USART_RX_Pin;
 800236e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002372:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002374:	2300      	movs	r3, #0
 8002376:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002378:	2300      	movs	r3, #0
 800237a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(CONSOLE_USART_RX_GPIO_Port, &GPIO_InitStruct);
 800237c:	f107 0318 	add.w	r3, r7, #24
 8002380:	4619      	mov	r1, r3
 8002382:	480b      	ldr	r0, [pc, #44]	@ (80023b0 <HAL_UART_MspInit+0x12c>)
 8002384:	f001 f8ae 	bl	80034e4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8002388:	2200      	movs	r2, #0
 800238a:	2105      	movs	r1, #5
 800238c:	2025      	movs	r0, #37	@ 0x25
 800238e:	f000 ff13 	bl	80031b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002392:	2025      	movs	r0, #37	@ 0x25
 8002394:	f000 ff3c 	bl	8003210 <HAL_NVIC_EnableIRQ>
}
 8002398:	bf00      	nop
 800239a:	3728      	adds	r7, #40	@ 0x28
 800239c:	46bd      	mov	sp, r7
 800239e:	bd80      	pop	{r7, pc}
 80023a0:	40004c00 	.word	0x40004c00
 80023a4:	40021000 	.word	0x40021000
 80023a8:	40011000 	.word	0x40011000
 80023ac:	40013800 	.word	0x40013800
 80023b0:	40010800 	.word	0x40010800

080023b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  LOG_error("NMI_Handler() triggered");
 80023b8:	4902      	ldr	r1, [pc, #8]	@ (80023c4 <NMI_Handler+0x10>)
 80023ba:	2003      	movs	r0, #3
 80023bc:	f008 f9bc 	bl	800a738 <LOG_log>
  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80023c0:	bf00      	nop
 80023c2:	e7fd      	b.n	80023c0 <NMI_Handler+0xc>
 80023c4:	08010f44 	.word	0x08010f44

080023c8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
  LOG_error("HardFault_Handler() triggered");
 80023cc:	4902      	ldr	r1, [pc, #8]	@ (80023d8 <HardFault_Handler+0x10>)
 80023ce:	2003      	movs	r0, #3
 80023d0:	f008 f9b2 	bl	800a738 <LOG_log>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80023d4:	bf00      	nop
 80023d6:	e7fd      	b.n	80023d4 <HardFault_Handler+0xc>
 80023d8:	08010f5c 	.word	0x08010f5c

080023dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */
  LOG_error("MemManage_Handler() triggered");
 80023e0:	4902      	ldr	r1, [pc, #8]	@ (80023ec <MemManage_Handler+0x10>)
 80023e2:	2003      	movs	r0, #3
 80023e4:	f008 f9a8 	bl	800a738 <LOG_log>
  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80023e8:	bf00      	nop
 80023ea:	e7fd      	b.n	80023e8 <MemManage_Handler+0xc>
 80023ec:	08010f7c 	.word	0x08010f7c

080023f0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */
  LOG_error("BusFault_Handler() triggered");
 80023f4:	4902      	ldr	r1, [pc, #8]	@ (8002400 <BusFault_Handler+0x10>)
 80023f6:	2003      	movs	r0, #3
 80023f8:	f008 f99e 	bl	800a738 <LOG_log>
  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80023fc:	bf00      	nop
 80023fe:	e7fd      	b.n	80023fc <BusFault_Handler+0xc>
 8002400:	08010f9c 	.word	0x08010f9c

08002404 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */
  LOG_error("UsageFault_Handler() triggered");
 8002408:	4902      	ldr	r1, [pc, #8]	@ (8002414 <UsageFault_Handler+0x10>)
 800240a:	2003      	movs	r0, #3
 800240c:	f008 f994 	bl	800a738 <LOG_log>
  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002410:	bf00      	nop
 8002412:	e7fd      	b.n	8002410 <UsageFault_Handler+0xc>
 8002414:	08010fbc 	.word	0x08010fbc

08002418 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SVCall_IRQn 0 */
  LOG_error("SVC_Handler() triggered");
 800241c:	4902      	ldr	r1, [pc, #8]	@ (8002428 <SVC_Handler+0x10>)
 800241e:	2003      	movs	r0, #3
 8002420:	f008 f98a 	bl	800a738 <LOG_log>
  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002424:	bf00      	nop
 8002426:	bd80      	pop	{r7, pc}
 8002428:	08010fdc 	.word	0x08010fdc

0800242c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DebugMonitor_IRQn 0 */
  LOG_error("DebugMon_Handler() triggered");
 8002430:	4902      	ldr	r1, [pc, #8]	@ (800243c <DebugMon_Handler+0x10>)
 8002432:	2003      	movs	r0, #3
 8002434:	f008 f980 	bl	800a738 <LOG_log>
  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002438:	bf00      	nop
 800243a:	bd80      	pop	{r7, pc}
 800243c:	08010ff4 	.word	0x08010ff4

08002440 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN PendSV_IRQn 0 */
  LOG_error("PendSV_Handler() triggered");
 8002444:	4902      	ldr	r1, [pc, #8]	@ (8002450 <PendSV_Handler+0x10>)
 8002446:	2003      	movs	r0, #3
 8002448:	f008 f976 	bl	800a738 <LOG_log>
  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800244c:	bf00      	nop
 800244e:	bd80      	pop	{r7, pc}
 8002450:	08011014 	.word	0x08011014

08002454 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002458:	f000 f994 	bl	8002784 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800245c:	bf00      	nop
 800245e:	bd80      	pop	{r7, pc}

08002460 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002464:	4802      	ldr	r0, [pc, #8]	@ (8002470 <TIM1_UP_IRQHandler+0x10>)
 8002466:	f004 f83b 	bl	80064e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800246a:	bf00      	nop
 800246c:	bd80      	pop	{r7, pc}
 800246e:	bf00      	nop
 8002470:	20000244 	.word	0x20000244

08002474 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002478:	4802      	ldr	r0, [pc, #8]	@ (8002484 <TIM2_IRQHandler+0x10>)
 800247a:	f004 f831 	bl	80064e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800247e:	bf00      	nop
 8002480:	bd80      	pop	{r7, pc}
 8002482:	bf00      	nop
 8002484:	200002f8 	.word	0x200002f8

08002488 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800248c:	4802      	ldr	r0, [pc, #8]	@ (8002498 <TIM3_IRQHandler+0x10>)
 800248e:	f004 f827 	bl	80064e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002492:	bf00      	nop
 8002494:	bd80      	pop	{r7, pc}
 8002496:	bf00      	nop
 8002498:	200003ac 	.word	0x200003ac

0800249c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80024a0:	4802      	ldr	r0, [pc, #8]	@ (80024ac <TIM4_IRQHandler+0x10>)
 80024a2:	f004 f81d 	bl	80064e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80024a6:	bf00      	nop
 80024a8:	bd80      	pop	{r7, pc}
 80024aa:	bf00      	nop
 80024ac:	20000460 	.word	0x20000460

080024b0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80024b4:	4802      	ldr	r0, [pc, #8]	@ (80024c0 <USART1_IRQHandler+0x10>)
 80024b6:	f005 fd73 	bl	8007fa0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80024ba:	bf00      	nop
 80024bc:	bd80      	pop	{r7, pc}
 80024be:	bf00      	nop
 80024c0:	20000858 	.word	0x20000858

080024c4 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 80024c8:	4802      	ldr	r0, [pc, #8]	@ (80024d4 <TIM5_IRQHandler+0x10>)
 80024ca:	f004 f809 	bl	80064e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 80024ce:	bf00      	nop
 80024d0:	bd80      	pop	{r7, pc}
 80024d2:	bf00      	nop
 80024d4:	20000514 	.word	0x20000514

080024d8 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 80024dc:	4802      	ldr	r0, [pc, #8]	@ (80024e8 <UART4_IRQHandler+0x10>)
 80024de:	f005 fd5f 	bl	8007fa0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 80024e2:	bf00      	nop
 80024e4:	bd80      	pop	{r7, pc}
 80024e6:	bf00      	nop
 80024e8:	200007e4 	.word	0x200007e4

080024ec <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80024f0:	4802      	ldr	r0, [pc, #8]	@ (80024fc <TIM6_IRQHandler+0x10>)
 80024f2:	f003 fff5 	bl	80064e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 80024f6:	bf00      	nop
 80024f8:	bd80      	pop	{r7, pc}
 80024fa:	bf00      	nop
 80024fc:	200005c8 	.word	0x200005c8

08002500 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002500:	b480      	push	{r7}
 8002502:	af00      	add	r7, sp, #0
	return 1;
 8002504:	2301      	movs	r3, #1
}
 8002506:	4618      	mov	r0, r3
 8002508:	46bd      	mov	sp, r7
 800250a:	bc80      	pop	{r7}
 800250c:	4770      	bx	lr

0800250e <_kill>:

int _kill(int pid, int sig)
{
 800250e:	b580      	push	{r7, lr}
 8002510:	b082      	sub	sp, #8
 8002512:	af00      	add	r7, sp, #0
 8002514:	6078      	str	r0, [r7, #4]
 8002516:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002518:	f00b fcc8 	bl	800deac <__errno>
 800251c:	4603      	mov	r3, r0
 800251e:	2216      	movs	r2, #22
 8002520:	601a      	str	r2, [r3, #0]
	return -1;
 8002522:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002526:	4618      	mov	r0, r3
 8002528:	3708      	adds	r7, #8
 800252a:	46bd      	mov	sp, r7
 800252c:	bd80      	pop	{r7, pc}

0800252e <_exit>:

void _exit (int status)
{
 800252e:	b580      	push	{r7, lr}
 8002530:	b082      	sub	sp, #8
 8002532:	af00      	add	r7, sp, #0
 8002534:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002536:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800253a:	6878      	ldr	r0, [r7, #4]
 800253c:	f7ff ffe7 	bl	800250e <_kill>
	while (1) {}		/* Make sure we hang here */
 8002540:	bf00      	nop
 8002542:	e7fd      	b.n	8002540 <_exit+0x12>

08002544 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b086      	sub	sp, #24
 8002548:	af00      	add	r7, sp, #0
 800254a:	60f8      	str	r0, [r7, #12]
 800254c:	60b9      	str	r1, [r7, #8]
 800254e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002550:	2300      	movs	r3, #0
 8002552:	617b      	str	r3, [r7, #20]
 8002554:	e00a      	b.n	800256c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002556:	f3af 8000 	nop.w
 800255a:	4601      	mov	r1, r0
 800255c:	68bb      	ldr	r3, [r7, #8]
 800255e:	1c5a      	adds	r2, r3, #1
 8002560:	60ba      	str	r2, [r7, #8]
 8002562:	b2ca      	uxtb	r2, r1
 8002564:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002566:	697b      	ldr	r3, [r7, #20]
 8002568:	3301      	adds	r3, #1
 800256a:	617b      	str	r3, [r7, #20]
 800256c:	697a      	ldr	r2, [r7, #20]
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	429a      	cmp	r2, r3
 8002572:	dbf0      	blt.n	8002556 <_read+0x12>
	}

return len;
 8002574:	687b      	ldr	r3, [r7, #4]
}
 8002576:	4618      	mov	r0, r3
 8002578:	3718      	adds	r7, #24
 800257a:	46bd      	mov	sp, r7
 800257c:	bd80      	pop	{r7, pc}
	...

08002580 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b084      	sub	sp, #16
 8002584:	af00      	add	r7, sp, #0
 8002586:	60f8      	str	r0, [r7, #12]
 8002588:	60b9      	str	r1, [r7, #8]
 800258a:	607a      	str	r2, [r7, #4]
  if ((file != STDOUT_FILENO) && (file != STDERR_FILENO))
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	2b01      	cmp	r3, #1
 8002590:	d00a      	beq.n	80025a8 <_write+0x28>
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	2b02      	cmp	r3, #2
 8002596:	d007      	beq.n	80025a8 <_write+0x28>
  {
    errno = EBADF;
 8002598:	f00b fc88 	bl	800deac <__errno>
 800259c:	4603      	mov	r3, r0
 800259e:	2209      	movs	r2, #9
 80025a0:	601a      	str	r2, [r3, #0]
    return -1;
 80025a2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80025a6:	e00f      	b.n	80025c8 <_write+0x48>
  }

  if (g_RCF_printOutput == RCF_PRINT_OUTPUT_TO_CONSOLE)
 80025a8:	4b09      	ldr	r3, [pc, #36]	@ (80025d0 <_write+0x50>)
 80025aa:	781b      	ldrb	r3, [r3, #0]
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d105      	bne.n	80025bc <_write+0x3c>
  {
    CON_sendString(ptr, len);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	4619      	mov	r1, r3
 80025b4:	68b8      	ldr	r0, [r7, #8]
 80025b6:	f006 fd33 	bl	8009020 <CON_sendString>
 80025ba:	e004      	b.n	80025c6 <_write+0x46>
  }
  else
  {
    MAS_sendString(ptr, len);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	4619      	mov	r1, r3
 80025c0:	68b8      	ldr	r0, [r7, #8]
 80025c2:	f008 f999 	bl	800a8f8 <MAS_sendString>
  }

  return len;
 80025c6:	687b      	ldr	r3, [r7, #4]
}
 80025c8:	4618      	mov	r0, r3
 80025ca:	3710      	adds	r7, #16
 80025cc:	46bd      	mov	sp, r7
 80025ce:	bd80      	pop	{r7, pc}
 80025d0:	20000c24 	.word	0x20000c24

080025d4 <_close>:

int _close(int file)
{
 80025d4:	b480      	push	{r7}
 80025d6:	b083      	sub	sp, #12
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
	return -1;
 80025dc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80025e0:	4618      	mov	r0, r3
 80025e2:	370c      	adds	r7, #12
 80025e4:	46bd      	mov	sp, r7
 80025e6:	bc80      	pop	{r7}
 80025e8:	4770      	bx	lr

080025ea <_fstat>:


int _fstat(int file, struct stat *st)
{
 80025ea:	b480      	push	{r7}
 80025ec:	b083      	sub	sp, #12
 80025ee:	af00      	add	r7, sp, #0
 80025f0:	6078      	str	r0, [r7, #4]
 80025f2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80025fa:	605a      	str	r2, [r3, #4]
	return 0;
 80025fc:	2300      	movs	r3, #0
}
 80025fe:	4618      	mov	r0, r3
 8002600:	370c      	adds	r7, #12
 8002602:	46bd      	mov	sp, r7
 8002604:	bc80      	pop	{r7}
 8002606:	4770      	bx	lr

08002608 <_isatty>:

int _isatty(int file)
{
 8002608:	b480      	push	{r7}
 800260a:	b083      	sub	sp, #12
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
	return 1;
 8002610:	2301      	movs	r3, #1
}
 8002612:	4618      	mov	r0, r3
 8002614:	370c      	adds	r7, #12
 8002616:	46bd      	mov	sp, r7
 8002618:	bc80      	pop	{r7}
 800261a:	4770      	bx	lr

0800261c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800261c:	b480      	push	{r7}
 800261e:	b085      	sub	sp, #20
 8002620:	af00      	add	r7, sp, #0
 8002622:	60f8      	str	r0, [r7, #12]
 8002624:	60b9      	str	r1, [r7, #8]
 8002626:	607a      	str	r2, [r7, #4]
	return 0;
 8002628:	2300      	movs	r3, #0
}
 800262a:	4618      	mov	r0, r3
 800262c:	3714      	adds	r7, #20
 800262e:	46bd      	mov	sp, r7
 8002630:	bc80      	pop	{r7}
 8002632:	4770      	bx	lr

08002634 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b086      	sub	sp, #24
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800263c:	4a14      	ldr	r2, [pc, #80]	@ (8002690 <_sbrk+0x5c>)
 800263e:	4b15      	ldr	r3, [pc, #84]	@ (8002694 <_sbrk+0x60>)
 8002640:	1ad3      	subs	r3, r2, r3
 8002642:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002644:	697b      	ldr	r3, [r7, #20]
 8002646:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002648:	4b13      	ldr	r3, [pc, #76]	@ (8002698 <_sbrk+0x64>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	2b00      	cmp	r3, #0
 800264e:	d102      	bne.n	8002656 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002650:	4b11      	ldr	r3, [pc, #68]	@ (8002698 <_sbrk+0x64>)
 8002652:	4a12      	ldr	r2, [pc, #72]	@ (800269c <_sbrk+0x68>)
 8002654:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002656:	4b10      	ldr	r3, [pc, #64]	@ (8002698 <_sbrk+0x64>)
 8002658:	681a      	ldr	r2, [r3, #0]
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	4413      	add	r3, r2
 800265e:	693a      	ldr	r2, [r7, #16]
 8002660:	429a      	cmp	r2, r3
 8002662:	d207      	bcs.n	8002674 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002664:	f00b fc22 	bl	800deac <__errno>
 8002668:	4603      	mov	r3, r0
 800266a:	220c      	movs	r2, #12
 800266c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800266e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002672:	e009      	b.n	8002688 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002674:	4b08      	ldr	r3, [pc, #32]	@ (8002698 <_sbrk+0x64>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800267a:	4b07      	ldr	r3, [pc, #28]	@ (8002698 <_sbrk+0x64>)
 800267c:	681a      	ldr	r2, [r3, #0]
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	4413      	add	r3, r2
 8002682:	4a05      	ldr	r2, [pc, #20]	@ (8002698 <_sbrk+0x64>)
 8002684:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002686:	68fb      	ldr	r3, [r7, #12]
}
 8002688:	4618      	mov	r0, r3
 800268a:	3718      	adds	r7, #24
 800268c:	46bd      	mov	sp, r7
 800268e:	bd80      	pop	{r7, pc}
 8002690:	2000c000 	.word	0x2000c000
 8002694:	00000400 	.word	0x00000400
 8002698:	200008cc 	.word	0x200008cc
 800269c:	20000d80 	.word	0x20000d80

080026a0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80026a0:	b480      	push	{r7}
 80026a2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80026a4:	bf00      	nop
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bc80      	pop	{r7}
 80026aa:	4770      	bx	lr

080026ac <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80026ac:	480c      	ldr	r0, [pc, #48]	@ (80026e0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80026ae:	490d      	ldr	r1, [pc, #52]	@ (80026e4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80026b0:	4a0d      	ldr	r2, [pc, #52]	@ (80026e8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80026b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80026b4:	e002      	b.n	80026bc <LoopCopyDataInit>

080026b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80026b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80026b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80026ba:	3304      	adds	r3, #4

080026bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80026bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80026be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80026c0:	d3f9      	bcc.n	80026b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80026c2:	4a0a      	ldr	r2, [pc, #40]	@ (80026ec <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80026c4:	4c0a      	ldr	r4, [pc, #40]	@ (80026f0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80026c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80026c8:	e001      	b.n	80026ce <LoopFillZerobss>

080026ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80026ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80026cc:	3204      	adds	r2, #4

080026ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80026ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80026d0:	d3fb      	bcc.n	80026ca <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80026d2:	f7ff ffe5 	bl	80026a0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80026d6:	f00b fbef 	bl	800deb8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80026da:	f7fe fe01 	bl	80012e0 <main>
  bx lr
 80026de:	4770      	bx	lr
  ldr r0, =_sdata
 80026e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80026e4:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 80026e8:	080126a0 	.word	0x080126a0
  ldr r2, =_sbss
 80026ec:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 80026f0:	20000d7c 	.word	0x20000d7c

080026f4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80026f4:	e7fe      	b.n	80026f4 <ADC1_2_IRQHandler>
	...

080026f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80026fc:	4b08      	ldr	r3, [pc, #32]	@ (8002720 <HAL_Init+0x28>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	4a07      	ldr	r2, [pc, #28]	@ (8002720 <HAL_Init+0x28>)
 8002702:	f043 0310 	orr.w	r3, r3, #16
 8002706:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002708:	2003      	movs	r0, #3
 800270a:	f000 fd35 	bl	8003178 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800270e:	2000      	movs	r0, #0
 8002710:	f000 f808 	bl	8002724 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002714:	f7ff fb76 	bl	8001e04 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002718:	2300      	movs	r3, #0
}
 800271a:	4618      	mov	r0, r3
 800271c:	bd80      	pop	{r7, pc}
 800271e:	bf00      	nop
 8002720:	40022000 	.word	0x40022000

08002724 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b082      	sub	sp, #8
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800272c:	4b12      	ldr	r3, [pc, #72]	@ (8002778 <HAL_InitTick+0x54>)
 800272e:	681a      	ldr	r2, [r3, #0]
 8002730:	4b12      	ldr	r3, [pc, #72]	@ (800277c <HAL_InitTick+0x58>)
 8002732:	781b      	ldrb	r3, [r3, #0]
 8002734:	4619      	mov	r1, r3
 8002736:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800273a:	fbb3 f3f1 	udiv	r3, r3, r1
 800273e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002742:	4618      	mov	r0, r3
 8002744:	f000 fd80 	bl	8003248 <HAL_SYSTICK_Config>
 8002748:	4603      	mov	r3, r0
 800274a:	2b00      	cmp	r3, #0
 800274c:	d001      	beq.n	8002752 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800274e:	2301      	movs	r3, #1
 8002750:	e00e      	b.n	8002770 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	2b0f      	cmp	r3, #15
 8002756:	d80a      	bhi.n	800276e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002758:	2200      	movs	r2, #0
 800275a:	6879      	ldr	r1, [r7, #4]
 800275c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002760:	f000 fd2a 	bl	80031b8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002764:	4a06      	ldr	r2, [pc, #24]	@ (8002780 <HAL_InitTick+0x5c>)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800276a:	2300      	movs	r3, #0
 800276c:	e000      	b.n	8002770 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800276e:	2301      	movs	r3, #1
}
 8002770:	4618      	mov	r0, r3
 8002772:	3708      	adds	r7, #8
 8002774:	46bd      	mov	sp, r7
 8002776:	bd80      	pop	{r7, pc}
 8002778:	20000000 	.word	0x20000000
 800277c:	20000008 	.word	0x20000008
 8002780:	20000004 	.word	0x20000004

08002784 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002784:	b480      	push	{r7}
 8002786:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002788:	4b05      	ldr	r3, [pc, #20]	@ (80027a0 <HAL_IncTick+0x1c>)
 800278a:	781b      	ldrb	r3, [r3, #0]
 800278c:	461a      	mov	r2, r3
 800278e:	4b05      	ldr	r3, [pc, #20]	@ (80027a4 <HAL_IncTick+0x20>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	4413      	add	r3, r2
 8002794:	4a03      	ldr	r2, [pc, #12]	@ (80027a4 <HAL_IncTick+0x20>)
 8002796:	6013      	str	r3, [r2, #0]
}
 8002798:	bf00      	nop
 800279a:	46bd      	mov	sp, r7
 800279c:	bc80      	pop	{r7}
 800279e:	4770      	bx	lr
 80027a0:	20000008 	.word	0x20000008
 80027a4:	200008d0 	.word	0x200008d0

080027a8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80027a8:	b480      	push	{r7}
 80027aa:	af00      	add	r7, sp, #0
  return uwTick;
 80027ac:	4b02      	ldr	r3, [pc, #8]	@ (80027b8 <HAL_GetTick+0x10>)
 80027ae:	681b      	ldr	r3, [r3, #0]
}
 80027b0:	4618      	mov	r0, r3
 80027b2:	46bd      	mov	sp, r7
 80027b4:	bc80      	pop	{r7}
 80027b6:	4770      	bx	lr
 80027b8:	200008d0 	.word	0x200008d0

080027bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b084      	sub	sp, #16
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80027c4:	f7ff fff0 	bl	80027a8 <HAL_GetTick>
 80027c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80027d4:	d005      	beq.n	80027e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80027d6:	4b0a      	ldr	r3, [pc, #40]	@ (8002800 <HAL_Delay+0x44>)
 80027d8:	781b      	ldrb	r3, [r3, #0]
 80027da:	461a      	mov	r2, r3
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	4413      	add	r3, r2
 80027e0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80027e2:	bf00      	nop
 80027e4:	f7ff ffe0 	bl	80027a8 <HAL_GetTick>
 80027e8:	4602      	mov	r2, r0
 80027ea:	68bb      	ldr	r3, [r7, #8]
 80027ec:	1ad3      	subs	r3, r2, r3
 80027ee:	68fa      	ldr	r2, [r7, #12]
 80027f0:	429a      	cmp	r2, r3
 80027f2:	d8f7      	bhi.n	80027e4 <HAL_Delay+0x28>
  {
  }
}
 80027f4:	bf00      	nop
 80027f6:	bf00      	nop
 80027f8:	3710      	adds	r7, #16
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bd80      	pop	{r7, pc}
 80027fe:	bf00      	nop
 8002800:	20000008 	.word	0x20000008

08002804 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	b086      	sub	sp, #24
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800280c:	2300      	movs	r3, #0
 800280e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002810:	2300      	movs	r3, #0
 8002812:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002814:	2300      	movs	r3, #0
 8002816:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002818:	2300      	movs	r3, #0
 800281a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	2b00      	cmp	r3, #0
 8002820:	d101      	bne.n	8002826 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002822:	2301      	movs	r3, #1
 8002824:	e188      	b.n	8002b38 <HAL_ADC_Init+0x334>
  }
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	4a8c      	ldr	r2, [pc, #560]	@ (8002a5c <HAL_ADC_Init+0x258>)
 800282c:	4293      	cmp	r3, r2
 800282e:	d00e      	beq.n	800284e <HAL_ADC_Init+0x4a>
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4a8a      	ldr	r2, [pc, #552]	@ (8002a60 <HAL_ADC_Init+0x25c>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d009      	beq.n	800284e <HAL_ADC_Init+0x4a>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	4a89      	ldr	r2, [pc, #548]	@ (8002a64 <HAL_ADC_Init+0x260>)
 8002840:	4293      	cmp	r3, r2
 8002842:	d004      	beq.n	800284e <HAL_ADC_Init+0x4a>
 8002844:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8002848:	4887      	ldr	r0, [pc, #540]	@ (8002a68 <HAL_ADC_Init+0x264>)
 800284a:	f7ff fac9 	bl	8001de0 <assert_failed>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	685b      	ldr	r3, [r3, #4]
 8002852:	2b00      	cmp	r3, #0
 8002854:	d009      	beq.n	800286a <HAL_ADC_Init+0x66>
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	685b      	ldr	r3, [r3, #4]
 800285a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800285e:	d004      	beq.n	800286a <HAL_ADC_Init+0x66>
 8002860:	f44f 71da 	mov.w	r1, #436	@ 0x1b4
 8002864:	4880      	ldr	r0, [pc, #512]	@ (8002a68 <HAL_ADC_Init+0x264>)
 8002866:	f7ff fabb 	bl	8001de0 <assert_failed>
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	689b      	ldr	r3, [r3, #8]
 800286e:	2b00      	cmp	r3, #0
 8002870:	d009      	beq.n	8002886 <HAL_ADC_Init+0x82>
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	689b      	ldr	r3, [r3, #8]
 8002876:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800287a:	d004      	beq.n	8002886 <HAL_ADC_Init+0x82>
 800287c:	f240 11b5 	movw	r1, #437	@ 0x1b5
 8002880:	4879      	ldr	r0, [pc, #484]	@ (8002a68 <HAL_ADC_Init+0x264>)
 8002882:	f7ff faad 	bl	8001de0 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	7b1b      	ldrb	r3, [r3, #12]
 800288a:	2b00      	cmp	r3, #0
 800288c:	d008      	beq.n	80028a0 <HAL_ADC_Init+0x9c>
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	7b1b      	ldrb	r3, [r3, #12]
 8002892:	2b01      	cmp	r3, #1
 8002894:	d004      	beq.n	80028a0 <HAL_ADC_Init+0x9c>
 8002896:	f44f 71db 	mov.w	r1, #438	@ 0x1b6
 800289a:	4873      	ldr	r0, [pc, #460]	@ (8002a68 <HAL_ADC_Init+0x264>)
 800289c:	f7ff faa0 	bl	8001de0 <assert_failed>
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	69db      	ldr	r3, [r3, #28]
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d044      	beq.n	8002932 <HAL_ADC_Init+0x12e>
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	69db      	ldr	r3, [r3, #28]
 80028ac:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80028b0:	d03f      	beq.n	8002932 <HAL_ADC_Init+0x12e>
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	69db      	ldr	r3, [r3, #28]
 80028b6:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 80028ba:	d03a      	beq.n	8002932 <HAL_ADC_Init+0x12e>
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	69db      	ldr	r3, [r3, #28]
 80028c0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80028c4:	d035      	beq.n	8002932 <HAL_ADC_Init+0x12e>
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	69db      	ldr	r3, [r3, #28]
 80028ca:	f5b3 2f20 	cmp.w	r3, #655360	@ 0xa0000
 80028ce:	d030      	beq.n	8002932 <HAL_ADC_Init+0x12e>
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	69db      	ldr	r3, [r3, #28]
 80028d4:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80028d8:	d02b      	beq.n	8002932 <HAL_ADC_Init+0x12e>
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	69db      	ldr	r3, [r3, #28]
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d027      	beq.n	8002932 <HAL_ADC_Init+0x12e>
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	69db      	ldr	r3, [r3, #28]
 80028e6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80028ea:	d022      	beq.n	8002932 <HAL_ADC_Init+0x12e>
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	69db      	ldr	r3, [r3, #28]
 80028f0:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 80028f4:	d01d      	beq.n	8002932 <HAL_ADC_Init+0x12e>
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	69db      	ldr	r3, [r3, #28]
 80028fa:	f5b3 2f20 	cmp.w	r3, #655360	@ 0xa0000
 80028fe:	d018      	beq.n	8002932 <HAL_ADC_Init+0x12e>
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	69db      	ldr	r3, [r3, #28]
 8002904:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002908:	d013      	beq.n	8002932 <HAL_ADC_Init+0x12e>
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	69db      	ldr	r3, [r3, #28]
 800290e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002912:	d00e      	beq.n	8002932 <HAL_ADC_Init+0x12e>
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	69db      	ldr	r3, [r3, #28]
 8002918:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800291c:	d009      	beq.n	8002932 <HAL_ADC_Init+0x12e>
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	69db      	ldr	r3, [r3, #28]
 8002922:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002926:	d004      	beq.n	8002932 <HAL_ADC_Init+0x12e>
 8002928:	f240 11b7 	movw	r1, #439	@ 0x1b7
 800292c:	484e      	ldr	r0, [pc, #312]	@ (8002a68 <HAL_ADC_Init+0x264>)
 800292e:	f7ff fa57 	bl	8001de0 <assert_failed>
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	689b      	ldr	r3, [r3, #8]
 8002936:	2b00      	cmp	r3, #0
 8002938:	d02a      	beq.n	8002990 <HAL_ADC_Init+0x18c>
  {
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	691b      	ldr	r3, [r3, #16]
 800293e:	2b00      	cmp	r3, #0
 8002940:	d003      	beq.n	800294a <HAL_ADC_Init+0x146>
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	691b      	ldr	r3, [r3, #16]
 8002946:	2b10      	cmp	r3, #16
 8002948:	d904      	bls.n	8002954 <HAL_ADC_Init+0x150>
 800294a:	f240 11bb 	movw	r1, #443	@ 0x1bb
 800294e:	4846      	ldr	r0, [pc, #280]	@ (8002a68 <HAL_ADC_Init+0x264>)
 8002950:	f7ff fa46 	bl	8001de0 <assert_failed>
    assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	7d1b      	ldrb	r3, [r3, #20]
 8002958:	2b00      	cmp	r3, #0
 800295a:	d008      	beq.n	800296e <HAL_ADC_Init+0x16a>
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	7d1b      	ldrb	r3, [r3, #20]
 8002960:	2b01      	cmp	r3, #1
 8002962:	d004      	beq.n	800296e <HAL_ADC_Init+0x16a>
 8002964:	f44f 71de 	mov.w	r1, #444	@ 0x1bc
 8002968:	483f      	ldr	r0, [pc, #252]	@ (8002a68 <HAL_ADC_Init+0x264>)
 800296a:	f7ff fa39 	bl	8001de0 <assert_failed>
    if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	7d1b      	ldrb	r3, [r3, #20]
 8002972:	2b00      	cmp	r3, #0
 8002974:	d00c      	beq.n	8002990 <HAL_ADC_Init+0x18c>
    {
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	699b      	ldr	r3, [r3, #24]
 800297a:	2b00      	cmp	r3, #0
 800297c:	d003      	beq.n	8002986 <HAL_ADC_Init+0x182>
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	699b      	ldr	r3, [r3, #24]
 8002982:	2b08      	cmp	r3, #8
 8002984:	d904      	bls.n	8002990 <HAL_ADC_Init+0x18c>
 8002986:	f240 11bf 	movw	r1, #447	@ 0x1bf
 800298a:	4837      	ldr	r0, [pc, #220]	@ (8002a68 <HAL_ADC_Init+0x264>)
 800298c:	f7ff fa28 	bl	8001de0 <assert_failed>
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002994:	2b00      	cmp	r3, #0
 8002996:	d109      	bne.n	80029ac <HAL_ADC_Init+0x1a8>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2200      	movs	r2, #0
 800299c:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2200      	movs	r2, #0
 80029a2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80029a6:	6878      	ldr	r0, [r7, #4]
 80029a8:	f7ff fa5e 	bl	8001e68 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80029ac:	6878      	ldr	r0, [r7, #4]
 80029ae:	f000 fabf 	bl	8002f30 <ADC_ConversionStop_Disable>
 80029b2:	4603      	mov	r3, r0
 80029b4:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029ba:	f003 0310 	and.w	r3, r3, #16
 80029be:	2b00      	cmp	r3, #0
 80029c0:	f040 80b1 	bne.w	8002b26 <HAL_ADC_Init+0x322>
 80029c4:	7dfb      	ldrb	r3, [r7, #23]
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	f040 80ad 	bne.w	8002b26 <HAL_ADC_Init+0x322>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029d0:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80029d4:	f023 0302 	bic.w	r3, r3, #2
 80029d8:	f043 0202 	orr.w	r2, r3, #2
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	491e      	ldr	r1, [pc, #120]	@ (8002a64 <HAL_ADC_Init+0x260>)
 80029ea:	428b      	cmp	r3, r1
 80029ec:	d10a      	bne.n	8002a04 <HAL_ADC_Init+0x200>
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	69db      	ldr	r3, [r3, #28]
 80029f2:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80029f6:	d002      	beq.n	80029fe <HAL_ADC_Init+0x1fa>
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	69db      	ldr	r3, [r3, #28]
 80029fc:	e004      	b.n	8002a08 <HAL_ADC_Init+0x204>
 80029fe:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8002a02:	e001      	b.n	8002a08 <HAL_ADC_Init+0x204>
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002a08:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	7b1b      	ldrb	r3, [r3, #12]
 8002a0e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002a10:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002a12:	68ba      	ldr	r2, [r7, #8]
 8002a14:	4313      	orrs	r3, r2
 8002a16:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	689b      	ldr	r3, [r3, #8]
 8002a1c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002a20:	d003      	beq.n	8002a2a <HAL_ADC_Init+0x226>
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	689b      	ldr	r3, [r3, #8]
 8002a26:	2b01      	cmp	r3, #1
 8002a28:	d102      	bne.n	8002a30 <HAL_ADC_Init+0x22c>
 8002a2a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002a2e:	e000      	b.n	8002a32 <HAL_ADC_Init+0x22e>
 8002a30:	2300      	movs	r3, #0
 8002a32:	693a      	ldr	r2, [r7, #16]
 8002a34:	4313      	orrs	r3, r2
 8002a36:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	7d1b      	ldrb	r3, [r3, #20]
 8002a3c:	2b01      	cmp	r3, #1
 8002a3e:	d121      	bne.n	8002a84 <HAL_ADC_Init+0x280>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	7b1b      	ldrb	r3, [r3, #12]
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d111      	bne.n	8002a6c <HAL_ADC_Init+0x268>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	699b      	ldr	r3, [r3, #24]
 8002a4c:	3b01      	subs	r3, #1
 8002a4e:	035a      	lsls	r2, r3, #13
 8002a50:	693b      	ldr	r3, [r7, #16]
 8002a52:	4313      	orrs	r3, r2
 8002a54:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002a58:	613b      	str	r3, [r7, #16]
 8002a5a:	e013      	b.n	8002a84 <HAL_ADC_Init+0x280>
 8002a5c:	40012400 	.word	0x40012400
 8002a60:	40012800 	.word	0x40012800
 8002a64:	40013c00 	.word	0x40013c00
 8002a68:	08011030 	.word	0x08011030
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a70:	f043 0220 	orr.w	r2, r3, #32
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a7c:	f043 0201 	orr.w	r2, r3, #1
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	685b      	ldr	r3, [r3, #4]
 8002a8a:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	693a      	ldr	r2, [r7, #16]
 8002a94:	430a      	orrs	r2, r1
 8002a96:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	689a      	ldr	r2, [r3, #8]
 8002a9e:	4b28      	ldr	r3, [pc, #160]	@ (8002b40 <HAL_ADC_Init+0x33c>)
 8002aa0:	4013      	ands	r3, r2
 8002aa2:	687a      	ldr	r2, [r7, #4]
 8002aa4:	6812      	ldr	r2, [r2, #0]
 8002aa6:	68b9      	ldr	r1, [r7, #8]
 8002aa8:	430b      	orrs	r3, r1
 8002aaa:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	689b      	ldr	r3, [r3, #8]
 8002ab0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002ab4:	d003      	beq.n	8002abe <HAL_ADC_Init+0x2ba>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	689b      	ldr	r3, [r3, #8]
 8002aba:	2b01      	cmp	r3, #1
 8002abc:	d104      	bne.n	8002ac8 <HAL_ADC_Init+0x2c4>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	691b      	ldr	r3, [r3, #16]
 8002ac2:	3b01      	subs	r3, #1
 8002ac4:	051b      	lsls	r3, r3, #20
 8002ac6:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ace:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	68fa      	ldr	r2, [r7, #12]
 8002ad8:	430a      	orrs	r2, r1
 8002ada:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	689a      	ldr	r2, [r3, #8]
 8002ae2:	4b18      	ldr	r3, [pc, #96]	@ (8002b44 <HAL_ADC_Init+0x340>)
 8002ae4:	4013      	ands	r3, r2
 8002ae6:	68ba      	ldr	r2, [r7, #8]
 8002ae8:	429a      	cmp	r2, r3
 8002aea:	d10b      	bne.n	8002b04 <HAL_ADC_Init+0x300>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	2200      	movs	r2, #0
 8002af0:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002af6:	f023 0303 	bic.w	r3, r3, #3
 8002afa:	f043 0201 	orr.w	r2, r3, #1
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002b02:	e018      	b.n	8002b36 <HAL_ADC_Init+0x332>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b08:	f023 0312 	bic.w	r3, r3, #18
 8002b0c:	f043 0210 	orr.w	r2, r3, #16
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b18:	f043 0201 	orr.w	r2, r3, #1
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002b20:	2301      	movs	r3, #1
 8002b22:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002b24:	e007      	b.n	8002b36 <HAL_ADC_Init+0x332>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b2a:	f043 0210 	orr.w	r2, r3, #16
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002b32:	2301      	movs	r3, #1
 8002b34:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002b36:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b38:	4618      	mov	r0, r3
 8002b3a:	3718      	adds	r7, #24
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	bd80      	pop	{r7, pc}
 8002b40:	ffe1f7fd 	.word	0xffe1f7fd
 8002b44:	ff1f0efe 	.word	0xff1f0efe

08002b48 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b082      	sub	sp, #8
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	4a0c      	ldr	r2, [pc, #48]	@ (8002b88 <HAL_ADC_GetValue+0x40>)
 8002b56:	4293      	cmp	r3, r2
 8002b58:	d00e      	beq.n	8002b78 <HAL_ADC_GetValue+0x30>
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	4a0b      	ldr	r2, [pc, #44]	@ (8002b8c <HAL_ADC_GetValue+0x44>)
 8002b60:	4293      	cmp	r3, r2
 8002b62:	d009      	beq.n	8002b78 <HAL_ADC_GetValue+0x30>
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	4a09      	ldr	r2, [pc, #36]	@ (8002b90 <HAL_ADC_GetValue+0x48>)
 8002b6a:	4293      	cmp	r3, r2
 8002b6c:	d004      	beq.n	8002b78 <HAL_ADC_GetValue+0x30>
 8002b6e:	f240 61ef 	movw	r1, #1775	@ 0x6ef
 8002b72:	4808      	ldr	r0, [pc, #32]	@ (8002b94 <HAL_ADC_GetValue+0x4c>)
 8002b74:	f7ff f934 	bl	8001de0 <assert_failed>

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002b7e:	4618      	mov	r0, r3
 8002b80:	3708      	adds	r7, #8
 8002b82:	46bd      	mov	sp, r7
 8002b84:	bd80      	pop	{r7, pc}
 8002b86:	bf00      	nop
 8002b88:	40012400 	.word	0x40012400
 8002b8c:	40012800 	.word	0x40012800
 8002b90:	40013c00 	.word	0x40013c00
 8002b94:	08011030 	.word	0x08011030

08002b98 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b084      	sub	sp, #16
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
 8002ba0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	4a8b      	ldr	r2, [pc, #556]	@ (8002ddc <HAL_ADC_ConfigChannel+0x244>)
 8002bb0:	4293      	cmp	r3, r2
 8002bb2:	d00e      	beq.n	8002bd2 <HAL_ADC_ConfigChannel+0x3a>
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	4a89      	ldr	r2, [pc, #548]	@ (8002de0 <HAL_ADC_ConfigChannel+0x248>)
 8002bba:	4293      	cmp	r3, r2
 8002bbc:	d009      	beq.n	8002bd2 <HAL_ADC_ConfigChannel+0x3a>
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	4a88      	ldr	r2, [pc, #544]	@ (8002de4 <HAL_ADC_ConfigChannel+0x24c>)
 8002bc4:	4293      	cmp	r3, r2
 8002bc6:	d004      	beq.n	8002bd2 <HAL_ADC_ConfigChannel+0x3a>
 8002bc8:	f240 71dd 	movw	r1, #2013	@ 0x7dd
 8002bcc:	4886      	ldr	r0, [pc, #536]	@ (8002de8 <HAL_ADC_ConfigChannel+0x250>)
 8002bce:	f7ff f907 	bl	8001de0 <assert_failed>
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d048      	beq.n	8002c6c <HAL_ADC_ConfigChannel+0xd4>
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	2b01      	cmp	r3, #1
 8002be0:	d044      	beq.n	8002c6c <HAL_ADC_ConfigChannel+0xd4>
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	2b02      	cmp	r3, #2
 8002be8:	d040      	beq.n	8002c6c <HAL_ADC_ConfigChannel+0xd4>
 8002bea:	683b      	ldr	r3, [r7, #0]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	2b03      	cmp	r3, #3
 8002bf0:	d03c      	beq.n	8002c6c <HAL_ADC_ConfigChannel+0xd4>
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	2b04      	cmp	r3, #4
 8002bf8:	d038      	beq.n	8002c6c <HAL_ADC_ConfigChannel+0xd4>
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	2b05      	cmp	r3, #5
 8002c00:	d034      	beq.n	8002c6c <HAL_ADC_ConfigChannel+0xd4>
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	2b06      	cmp	r3, #6
 8002c08:	d030      	beq.n	8002c6c <HAL_ADC_ConfigChannel+0xd4>
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	2b07      	cmp	r3, #7
 8002c10:	d02c      	beq.n	8002c6c <HAL_ADC_ConfigChannel+0xd4>
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	2b08      	cmp	r3, #8
 8002c18:	d028      	beq.n	8002c6c <HAL_ADC_ConfigChannel+0xd4>
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	2b09      	cmp	r3, #9
 8002c20:	d024      	beq.n	8002c6c <HAL_ADC_ConfigChannel+0xd4>
 8002c22:	683b      	ldr	r3, [r7, #0]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	2b0a      	cmp	r3, #10
 8002c28:	d020      	beq.n	8002c6c <HAL_ADC_ConfigChannel+0xd4>
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	2b0b      	cmp	r3, #11
 8002c30:	d01c      	beq.n	8002c6c <HAL_ADC_ConfigChannel+0xd4>
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	2b0c      	cmp	r3, #12
 8002c38:	d018      	beq.n	8002c6c <HAL_ADC_ConfigChannel+0xd4>
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	2b0d      	cmp	r3, #13
 8002c40:	d014      	beq.n	8002c6c <HAL_ADC_ConfigChannel+0xd4>
 8002c42:	683b      	ldr	r3, [r7, #0]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	2b0e      	cmp	r3, #14
 8002c48:	d010      	beq.n	8002c6c <HAL_ADC_ConfigChannel+0xd4>
 8002c4a:	683b      	ldr	r3, [r7, #0]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	2b0f      	cmp	r3, #15
 8002c50:	d00c      	beq.n	8002c6c <HAL_ADC_ConfigChannel+0xd4>
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	2b10      	cmp	r3, #16
 8002c58:	d008      	beq.n	8002c6c <HAL_ADC_ConfigChannel+0xd4>
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	2b11      	cmp	r3, #17
 8002c60:	d004      	beq.n	8002c6c <HAL_ADC_ConfigChannel+0xd4>
 8002c62:	f240 71de 	movw	r1, #2014	@ 0x7de
 8002c66:	4860      	ldr	r0, [pc, #384]	@ (8002de8 <HAL_ADC_ConfigChannel+0x250>)
 8002c68:	f7ff f8ba 	bl	8001de0 <assert_failed>
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	685b      	ldr	r3, [r3, #4]
 8002c70:	2b01      	cmp	r3, #1
 8002c72:	d040      	beq.n	8002cf6 <HAL_ADC_ConfigChannel+0x15e>
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	685b      	ldr	r3, [r3, #4]
 8002c78:	2b02      	cmp	r3, #2
 8002c7a:	d03c      	beq.n	8002cf6 <HAL_ADC_ConfigChannel+0x15e>
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	685b      	ldr	r3, [r3, #4]
 8002c80:	2b03      	cmp	r3, #3
 8002c82:	d038      	beq.n	8002cf6 <HAL_ADC_ConfigChannel+0x15e>
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	685b      	ldr	r3, [r3, #4]
 8002c88:	2b04      	cmp	r3, #4
 8002c8a:	d034      	beq.n	8002cf6 <HAL_ADC_ConfigChannel+0x15e>
 8002c8c:	683b      	ldr	r3, [r7, #0]
 8002c8e:	685b      	ldr	r3, [r3, #4]
 8002c90:	2b05      	cmp	r3, #5
 8002c92:	d030      	beq.n	8002cf6 <HAL_ADC_ConfigChannel+0x15e>
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	2b06      	cmp	r3, #6
 8002c9a:	d02c      	beq.n	8002cf6 <HAL_ADC_ConfigChannel+0x15e>
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	685b      	ldr	r3, [r3, #4]
 8002ca0:	2b07      	cmp	r3, #7
 8002ca2:	d028      	beq.n	8002cf6 <HAL_ADC_ConfigChannel+0x15e>
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	685b      	ldr	r3, [r3, #4]
 8002ca8:	2b08      	cmp	r3, #8
 8002caa:	d024      	beq.n	8002cf6 <HAL_ADC_ConfigChannel+0x15e>
 8002cac:	683b      	ldr	r3, [r7, #0]
 8002cae:	685b      	ldr	r3, [r3, #4]
 8002cb0:	2b09      	cmp	r3, #9
 8002cb2:	d020      	beq.n	8002cf6 <HAL_ADC_ConfigChannel+0x15e>
 8002cb4:	683b      	ldr	r3, [r7, #0]
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	2b0a      	cmp	r3, #10
 8002cba:	d01c      	beq.n	8002cf6 <HAL_ADC_ConfigChannel+0x15e>
 8002cbc:	683b      	ldr	r3, [r7, #0]
 8002cbe:	685b      	ldr	r3, [r3, #4]
 8002cc0:	2b0b      	cmp	r3, #11
 8002cc2:	d018      	beq.n	8002cf6 <HAL_ADC_ConfigChannel+0x15e>
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	685b      	ldr	r3, [r3, #4]
 8002cc8:	2b0c      	cmp	r3, #12
 8002cca:	d014      	beq.n	8002cf6 <HAL_ADC_ConfigChannel+0x15e>
 8002ccc:	683b      	ldr	r3, [r7, #0]
 8002cce:	685b      	ldr	r3, [r3, #4]
 8002cd0:	2b0d      	cmp	r3, #13
 8002cd2:	d010      	beq.n	8002cf6 <HAL_ADC_ConfigChannel+0x15e>
 8002cd4:	683b      	ldr	r3, [r7, #0]
 8002cd6:	685b      	ldr	r3, [r3, #4]
 8002cd8:	2b0e      	cmp	r3, #14
 8002cda:	d00c      	beq.n	8002cf6 <HAL_ADC_ConfigChannel+0x15e>
 8002cdc:	683b      	ldr	r3, [r7, #0]
 8002cde:	685b      	ldr	r3, [r3, #4]
 8002ce0:	2b0f      	cmp	r3, #15
 8002ce2:	d008      	beq.n	8002cf6 <HAL_ADC_ConfigChannel+0x15e>
 8002ce4:	683b      	ldr	r3, [r7, #0]
 8002ce6:	685b      	ldr	r3, [r3, #4]
 8002ce8:	2b10      	cmp	r3, #16
 8002cea:	d004      	beq.n	8002cf6 <HAL_ADC_ConfigChannel+0x15e>
 8002cec:	f240 71df 	movw	r1, #2015	@ 0x7df
 8002cf0:	483d      	ldr	r0, [pc, #244]	@ (8002de8 <HAL_ADC_ConfigChannel+0x250>)
 8002cf2:	f7ff f875 	bl	8001de0 <assert_failed>
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
 8002cf6:	683b      	ldr	r3, [r7, #0]
 8002cf8:	689b      	ldr	r3, [r3, #8]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d020      	beq.n	8002d40 <HAL_ADC_ConfigChannel+0x1a8>
 8002cfe:	683b      	ldr	r3, [r7, #0]
 8002d00:	689b      	ldr	r3, [r3, #8]
 8002d02:	2b01      	cmp	r3, #1
 8002d04:	d01c      	beq.n	8002d40 <HAL_ADC_ConfigChannel+0x1a8>
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	689b      	ldr	r3, [r3, #8]
 8002d0a:	2b02      	cmp	r3, #2
 8002d0c:	d018      	beq.n	8002d40 <HAL_ADC_ConfigChannel+0x1a8>
 8002d0e:	683b      	ldr	r3, [r7, #0]
 8002d10:	689b      	ldr	r3, [r3, #8]
 8002d12:	2b03      	cmp	r3, #3
 8002d14:	d014      	beq.n	8002d40 <HAL_ADC_ConfigChannel+0x1a8>
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	689b      	ldr	r3, [r3, #8]
 8002d1a:	2b04      	cmp	r3, #4
 8002d1c:	d010      	beq.n	8002d40 <HAL_ADC_ConfigChannel+0x1a8>
 8002d1e:	683b      	ldr	r3, [r7, #0]
 8002d20:	689b      	ldr	r3, [r3, #8]
 8002d22:	2b05      	cmp	r3, #5
 8002d24:	d00c      	beq.n	8002d40 <HAL_ADC_ConfigChannel+0x1a8>
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	689b      	ldr	r3, [r3, #8]
 8002d2a:	2b06      	cmp	r3, #6
 8002d2c:	d008      	beq.n	8002d40 <HAL_ADC_ConfigChannel+0x1a8>
 8002d2e:	683b      	ldr	r3, [r7, #0]
 8002d30:	689b      	ldr	r3, [r3, #8]
 8002d32:	2b07      	cmp	r3, #7
 8002d34:	d004      	beq.n	8002d40 <HAL_ADC_ConfigChannel+0x1a8>
 8002d36:	f44f 61fc 	mov.w	r1, #2016	@ 0x7e0
 8002d3a:	482b      	ldr	r0, [pc, #172]	@ (8002de8 <HAL_ADC_ConfigChannel+0x250>)
 8002d3c:	f7ff f850 	bl	8001de0 <assert_failed>
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002d46:	2b01      	cmp	r3, #1
 8002d48:	d101      	bne.n	8002d4e <HAL_ADC_ConfigChannel+0x1b6>
 8002d4a:	2302      	movs	r3, #2
 8002d4c:	e0e5      	b.n	8002f1a <HAL_ADC_ConfigChannel+0x382>
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	2201      	movs	r2, #1
 8002d52:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	685b      	ldr	r3, [r3, #4]
 8002d5a:	2b06      	cmp	r3, #6
 8002d5c:	d81c      	bhi.n	8002d98 <HAL_ADC_ConfigChannel+0x200>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	685a      	ldr	r2, [r3, #4]
 8002d68:	4613      	mov	r3, r2
 8002d6a:	009b      	lsls	r3, r3, #2
 8002d6c:	4413      	add	r3, r2
 8002d6e:	3b05      	subs	r3, #5
 8002d70:	221f      	movs	r2, #31
 8002d72:	fa02 f303 	lsl.w	r3, r2, r3
 8002d76:	43db      	mvns	r3, r3
 8002d78:	4019      	ands	r1, r3
 8002d7a:	683b      	ldr	r3, [r7, #0]
 8002d7c:	6818      	ldr	r0, [r3, #0]
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	685a      	ldr	r2, [r3, #4]
 8002d82:	4613      	mov	r3, r2
 8002d84:	009b      	lsls	r3, r3, #2
 8002d86:	4413      	add	r3, r2
 8002d88:	3b05      	subs	r3, #5
 8002d8a:	fa00 f203 	lsl.w	r2, r0, r3
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	430a      	orrs	r2, r1
 8002d94:	635a      	str	r2, [r3, #52]	@ 0x34
 8002d96:	e045      	b.n	8002e24 <HAL_ADC_ConfigChannel+0x28c>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002d98:	683b      	ldr	r3, [r7, #0]
 8002d9a:	685b      	ldr	r3, [r3, #4]
 8002d9c:	2b0c      	cmp	r3, #12
 8002d9e:	d825      	bhi.n	8002dec <HAL_ADC_ConfigChannel+0x254>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	685a      	ldr	r2, [r3, #4]
 8002daa:	4613      	mov	r3, r2
 8002dac:	009b      	lsls	r3, r3, #2
 8002dae:	4413      	add	r3, r2
 8002db0:	3b23      	subs	r3, #35	@ 0x23
 8002db2:	221f      	movs	r2, #31
 8002db4:	fa02 f303 	lsl.w	r3, r2, r3
 8002db8:	43db      	mvns	r3, r3
 8002dba:	4019      	ands	r1, r3
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	6818      	ldr	r0, [r3, #0]
 8002dc0:	683b      	ldr	r3, [r7, #0]
 8002dc2:	685a      	ldr	r2, [r3, #4]
 8002dc4:	4613      	mov	r3, r2
 8002dc6:	009b      	lsls	r3, r3, #2
 8002dc8:	4413      	add	r3, r2
 8002dca:	3b23      	subs	r3, #35	@ 0x23
 8002dcc:	fa00 f203 	lsl.w	r2, r0, r3
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	430a      	orrs	r2, r1
 8002dd6:	631a      	str	r2, [r3, #48]	@ 0x30
 8002dd8:	e024      	b.n	8002e24 <HAL_ADC_ConfigChannel+0x28c>
 8002dda:	bf00      	nop
 8002ddc:	40012400 	.word	0x40012400
 8002de0:	40012800 	.word	0x40012800
 8002de4:	40013c00 	.word	0x40013c00
 8002de8:	08011030 	.word	0x08011030
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	685a      	ldr	r2, [r3, #4]
 8002df6:	4613      	mov	r3, r2
 8002df8:	009b      	lsls	r3, r3, #2
 8002dfa:	4413      	add	r3, r2
 8002dfc:	3b41      	subs	r3, #65	@ 0x41
 8002dfe:	221f      	movs	r2, #31
 8002e00:	fa02 f303 	lsl.w	r3, r2, r3
 8002e04:	43db      	mvns	r3, r3
 8002e06:	4019      	ands	r1, r3
 8002e08:	683b      	ldr	r3, [r7, #0]
 8002e0a:	6818      	ldr	r0, [r3, #0]
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	685a      	ldr	r2, [r3, #4]
 8002e10:	4613      	mov	r3, r2
 8002e12:	009b      	lsls	r3, r3, #2
 8002e14:	4413      	add	r3, r2
 8002e16:	3b41      	subs	r3, #65	@ 0x41
 8002e18:	fa00 f203 	lsl.w	r2, r0, r3
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	430a      	orrs	r2, r1
 8002e22:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	2b09      	cmp	r3, #9
 8002e2a:	d91c      	bls.n	8002e66 <HAL_ADC_ConfigChannel+0x2ce>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	68d9      	ldr	r1, [r3, #12]
 8002e32:	683b      	ldr	r3, [r7, #0]
 8002e34:	681a      	ldr	r2, [r3, #0]
 8002e36:	4613      	mov	r3, r2
 8002e38:	005b      	lsls	r3, r3, #1
 8002e3a:	4413      	add	r3, r2
 8002e3c:	3b1e      	subs	r3, #30
 8002e3e:	2207      	movs	r2, #7
 8002e40:	fa02 f303 	lsl.w	r3, r2, r3
 8002e44:	43db      	mvns	r3, r3
 8002e46:	4019      	ands	r1, r3
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	6898      	ldr	r0, [r3, #8]
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	681a      	ldr	r2, [r3, #0]
 8002e50:	4613      	mov	r3, r2
 8002e52:	005b      	lsls	r3, r3, #1
 8002e54:	4413      	add	r3, r2
 8002e56:	3b1e      	subs	r3, #30
 8002e58:	fa00 f203 	lsl.w	r2, r0, r3
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	430a      	orrs	r2, r1
 8002e62:	60da      	str	r2, [r3, #12]
 8002e64:	e019      	b.n	8002e9a <HAL_ADC_ConfigChannel+0x302>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	6919      	ldr	r1, [r3, #16]
 8002e6c:	683b      	ldr	r3, [r7, #0]
 8002e6e:	681a      	ldr	r2, [r3, #0]
 8002e70:	4613      	mov	r3, r2
 8002e72:	005b      	lsls	r3, r3, #1
 8002e74:	4413      	add	r3, r2
 8002e76:	2207      	movs	r2, #7
 8002e78:	fa02 f303 	lsl.w	r3, r2, r3
 8002e7c:	43db      	mvns	r3, r3
 8002e7e:	4019      	ands	r1, r3
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	6898      	ldr	r0, [r3, #8]
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	681a      	ldr	r2, [r3, #0]
 8002e88:	4613      	mov	r3, r2
 8002e8a:	005b      	lsls	r3, r3, #1
 8002e8c:	4413      	add	r3, r2
 8002e8e:	fa00 f203 	lsl.w	r2, r0, r3
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	430a      	orrs	r2, r1
 8002e98:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	2b10      	cmp	r3, #16
 8002ea0:	d003      	beq.n	8002eaa <HAL_ADC_ConfigChannel+0x312>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002ea2:	683b      	ldr	r3, [r7, #0]
 8002ea4:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002ea6:	2b11      	cmp	r3, #17
 8002ea8:	d132      	bne.n	8002f10 <HAL_ADC_ConfigChannel+0x378>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	4a1d      	ldr	r2, [pc, #116]	@ (8002f24 <HAL_ADC_ConfigChannel+0x38c>)
 8002eb0:	4293      	cmp	r3, r2
 8002eb2:	d125      	bne.n	8002f00 <HAL_ADC_ConfigChannel+0x368>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	689b      	ldr	r3, [r3, #8]
 8002eba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d126      	bne.n	8002f10 <HAL_ADC_ConfigChannel+0x378>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	689a      	ldr	r2, [r3, #8]
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002ed0:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002ed2:	683b      	ldr	r3, [r7, #0]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	2b10      	cmp	r3, #16
 8002ed8:	d11a      	bne.n	8002f10 <HAL_ADC_ConfigChannel+0x378>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002eda:	4b13      	ldr	r3, [pc, #76]	@ (8002f28 <HAL_ADC_ConfigChannel+0x390>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	4a13      	ldr	r2, [pc, #76]	@ (8002f2c <HAL_ADC_ConfigChannel+0x394>)
 8002ee0:	fba2 2303 	umull	r2, r3, r2, r3
 8002ee4:	0c9a      	lsrs	r2, r3, #18
 8002ee6:	4613      	mov	r3, r2
 8002ee8:	009b      	lsls	r3, r3, #2
 8002eea:	4413      	add	r3, r2
 8002eec:	005b      	lsls	r3, r3, #1
 8002eee:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002ef0:	e002      	b.n	8002ef8 <HAL_ADC_ConfigChannel+0x360>
          {
            wait_loop_index--;
 8002ef2:	68bb      	ldr	r3, [r7, #8]
 8002ef4:	3b01      	subs	r3, #1
 8002ef6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002ef8:	68bb      	ldr	r3, [r7, #8]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d1f9      	bne.n	8002ef2 <HAL_ADC_ConfigChannel+0x35a>
 8002efe:	e007      	b.n	8002f10 <HAL_ADC_ConfigChannel+0x378>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f04:	f043 0220 	orr.w	r2, r3, #32
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002f0c:	2301      	movs	r3, #1
 8002f0e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2200      	movs	r2, #0
 8002f14:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002f18:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	3710      	adds	r7, #16
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	bd80      	pop	{r7, pc}
 8002f22:	bf00      	nop
 8002f24:	40012400 	.word	0x40012400
 8002f28:	20000000 	.word	0x20000000
 8002f2c:	431bde83 	.word	0x431bde83

08002f30 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b084      	sub	sp, #16
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002f38:	2300      	movs	r3, #0
 8002f3a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	689b      	ldr	r3, [r3, #8]
 8002f42:	f003 0301 	and.w	r3, r3, #1
 8002f46:	2b01      	cmp	r3, #1
 8002f48:	d12e      	bne.n	8002fa8 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	689a      	ldr	r2, [r3, #8]
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f022 0201 	bic.w	r2, r2, #1
 8002f58:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002f5a:	f7ff fc25 	bl	80027a8 <HAL_GetTick>
 8002f5e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002f60:	e01b      	b.n	8002f9a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002f62:	f7ff fc21 	bl	80027a8 <HAL_GetTick>
 8002f66:	4602      	mov	r2, r0
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	1ad3      	subs	r3, r2, r3
 8002f6c:	2b02      	cmp	r3, #2
 8002f6e:	d914      	bls.n	8002f9a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	689b      	ldr	r3, [r3, #8]
 8002f76:	f003 0301 	and.w	r3, r3, #1
 8002f7a:	2b01      	cmp	r3, #1
 8002f7c:	d10d      	bne.n	8002f9a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f82:	f043 0210 	orr.w	r2, r3, #16
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f8e:	f043 0201 	orr.w	r2, r3, #1
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8002f96:	2301      	movs	r3, #1
 8002f98:	e007      	b.n	8002faa <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	689b      	ldr	r3, [r3, #8]
 8002fa0:	f003 0301 	and.w	r3, r3, #1
 8002fa4:	2b01      	cmp	r3, #1
 8002fa6:	d0dc      	beq.n	8002f62 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002fa8:	2300      	movs	r3, #0
}
 8002faa:	4618      	mov	r0, r3
 8002fac:	3710      	adds	r7, #16
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	bd80      	pop	{r7, pc}
	...

08002fb4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fb4:	b480      	push	{r7}
 8002fb6:	b085      	sub	sp, #20
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	f003 0307 	and.w	r3, r3, #7
 8002fc2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002fc4:	4b0c      	ldr	r3, [pc, #48]	@ (8002ff8 <__NVIC_SetPriorityGrouping+0x44>)
 8002fc6:	68db      	ldr	r3, [r3, #12]
 8002fc8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002fca:	68ba      	ldr	r2, [r7, #8]
 8002fcc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002fd0:	4013      	ands	r3, r2
 8002fd2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002fd8:	68bb      	ldr	r3, [r7, #8]
 8002fda:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002fdc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002fe0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002fe4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002fe6:	4a04      	ldr	r2, [pc, #16]	@ (8002ff8 <__NVIC_SetPriorityGrouping+0x44>)
 8002fe8:	68bb      	ldr	r3, [r7, #8]
 8002fea:	60d3      	str	r3, [r2, #12]
}
 8002fec:	bf00      	nop
 8002fee:	3714      	adds	r7, #20
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	bc80      	pop	{r7}
 8002ff4:	4770      	bx	lr
 8002ff6:	bf00      	nop
 8002ff8:	e000ed00 	.word	0xe000ed00

08002ffc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003000:	4b04      	ldr	r3, [pc, #16]	@ (8003014 <__NVIC_GetPriorityGrouping+0x18>)
 8003002:	68db      	ldr	r3, [r3, #12]
 8003004:	0a1b      	lsrs	r3, r3, #8
 8003006:	f003 0307 	and.w	r3, r3, #7
}
 800300a:	4618      	mov	r0, r3
 800300c:	46bd      	mov	sp, r7
 800300e:	bc80      	pop	{r7}
 8003010:	4770      	bx	lr
 8003012:	bf00      	nop
 8003014:	e000ed00 	.word	0xe000ed00

08003018 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003018:	b480      	push	{r7}
 800301a:	b083      	sub	sp, #12
 800301c:	af00      	add	r7, sp, #0
 800301e:	4603      	mov	r3, r0
 8003020:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003022:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003026:	2b00      	cmp	r3, #0
 8003028:	db0b      	blt.n	8003042 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800302a:	79fb      	ldrb	r3, [r7, #7]
 800302c:	f003 021f 	and.w	r2, r3, #31
 8003030:	4906      	ldr	r1, [pc, #24]	@ (800304c <__NVIC_EnableIRQ+0x34>)
 8003032:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003036:	095b      	lsrs	r3, r3, #5
 8003038:	2001      	movs	r0, #1
 800303a:	fa00 f202 	lsl.w	r2, r0, r2
 800303e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003042:	bf00      	nop
 8003044:	370c      	adds	r7, #12
 8003046:	46bd      	mov	sp, r7
 8003048:	bc80      	pop	{r7}
 800304a:	4770      	bx	lr
 800304c:	e000e100 	.word	0xe000e100

08003050 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003050:	b480      	push	{r7}
 8003052:	b083      	sub	sp, #12
 8003054:	af00      	add	r7, sp, #0
 8003056:	4603      	mov	r3, r0
 8003058:	6039      	str	r1, [r7, #0]
 800305a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800305c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003060:	2b00      	cmp	r3, #0
 8003062:	db0a      	blt.n	800307a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	b2da      	uxtb	r2, r3
 8003068:	490c      	ldr	r1, [pc, #48]	@ (800309c <__NVIC_SetPriority+0x4c>)
 800306a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800306e:	0112      	lsls	r2, r2, #4
 8003070:	b2d2      	uxtb	r2, r2
 8003072:	440b      	add	r3, r1
 8003074:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003078:	e00a      	b.n	8003090 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	b2da      	uxtb	r2, r3
 800307e:	4908      	ldr	r1, [pc, #32]	@ (80030a0 <__NVIC_SetPriority+0x50>)
 8003080:	79fb      	ldrb	r3, [r7, #7]
 8003082:	f003 030f 	and.w	r3, r3, #15
 8003086:	3b04      	subs	r3, #4
 8003088:	0112      	lsls	r2, r2, #4
 800308a:	b2d2      	uxtb	r2, r2
 800308c:	440b      	add	r3, r1
 800308e:	761a      	strb	r2, [r3, #24]
}
 8003090:	bf00      	nop
 8003092:	370c      	adds	r7, #12
 8003094:	46bd      	mov	sp, r7
 8003096:	bc80      	pop	{r7}
 8003098:	4770      	bx	lr
 800309a:	bf00      	nop
 800309c:	e000e100 	.word	0xe000e100
 80030a0:	e000ed00 	.word	0xe000ed00

080030a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80030a4:	b480      	push	{r7}
 80030a6:	b089      	sub	sp, #36	@ 0x24
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	60f8      	str	r0, [r7, #12]
 80030ac:	60b9      	str	r1, [r7, #8]
 80030ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	f003 0307 	and.w	r3, r3, #7
 80030b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80030b8:	69fb      	ldr	r3, [r7, #28]
 80030ba:	f1c3 0307 	rsb	r3, r3, #7
 80030be:	2b04      	cmp	r3, #4
 80030c0:	bf28      	it	cs
 80030c2:	2304      	movcs	r3, #4
 80030c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80030c6:	69fb      	ldr	r3, [r7, #28]
 80030c8:	3304      	adds	r3, #4
 80030ca:	2b06      	cmp	r3, #6
 80030cc:	d902      	bls.n	80030d4 <NVIC_EncodePriority+0x30>
 80030ce:	69fb      	ldr	r3, [r7, #28]
 80030d0:	3b03      	subs	r3, #3
 80030d2:	e000      	b.n	80030d6 <NVIC_EncodePriority+0x32>
 80030d4:	2300      	movs	r3, #0
 80030d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030d8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80030dc:	69bb      	ldr	r3, [r7, #24]
 80030de:	fa02 f303 	lsl.w	r3, r2, r3
 80030e2:	43da      	mvns	r2, r3
 80030e4:	68bb      	ldr	r3, [r7, #8]
 80030e6:	401a      	ands	r2, r3
 80030e8:	697b      	ldr	r3, [r7, #20]
 80030ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80030ec:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80030f0:	697b      	ldr	r3, [r7, #20]
 80030f2:	fa01 f303 	lsl.w	r3, r1, r3
 80030f6:	43d9      	mvns	r1, r3
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030fc:	4313      	orrs	r3, r2
         );
}
 80030fe:	4618      	mov	r0, r3
 8003100:	3724      	adds	r7, #36	@ 0x24
 8003102:	46bd      	mov	sp, r7
 8003104:	bc80      	pop	{r7}
 8003106:	4770      	bx	lr

08003108 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8003108:	b480      	push	{r7}
 800310a:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800310c:	f3bf 8f4f 	dsb	sy
}
 8003110:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8003112:	4b06      	ldr	r3, [pc, #24]	@ (800312c <__NVIC_SystemReset+0x24>)
 8003114:	68db      	ldr	r3, [r3, #12]
 8003116:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800311a:	4904      	ldr	r1, [pc, #16]	@ (800312c <__NVIC_SystemReset+0x24>)
 800311c:	4b04      	ldr	r3, [pc, #16]	@ (8003130 <__NVIC_SystemReset+0x28>)
 800311e:	4313      	orrs	r3, r2
 8003120:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8003122:	f3bf 8f4f 	dsb	sy
}
 8003126:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8003128:	bf00      	nop
 800312a:	e7fd      	b.n	8003128 <__NVIC_SystemReset+0x20>
 800312c:	e000ed00 	.word	0xe000ed00
 8003130:	05fa0004 	.word	0x05fa0004

08003134 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b082      	sub	sp, #8
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	3b01      	subs	r3, #1
 8003140:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003144:	d301      	bcc.n	800314a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003146:	2301      	movs	r3, #1
 8003148:	e00f      	b.n	800316a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800314a:	4a0a      	ldr	r2, [pc, #40]	@ (8003174 <SysTick_Config+0x40>)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	3b01      	subs	r3, #1
 8003150:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003152:	210f      	movs	r1, #15
 8003154:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003158:	f7ff ff7a 	bl	8003050 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800315c:	4b05      	ldr	r3, [pc, #20]	@ (8003174 <SysTick_Config+0x40>)
 800315e:	2200      	movs	r2, #0
 8003160:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003162:	4b04      	ldr	r3, [pc, #16]	@ (8003174 <SysTick_Config+0x40>)
 8003164:	2207      	movs	r2, #7
 8003166:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003168:	2300      	movs	r3, #0
}
 800316a:	4618      	mov	r0, r3
 800316c:	3708      	adds	r7, #8
 800316e:	46bd      	mov	sp, r7
 8003170:	bd80      	pop	{r7, pc}
 8003172:	bf00      	nop
 8003174:	e000e010 	.word	0xe000e010

08003178 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	b082      	sub	sp, #8
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2b07      	cmp	r3, #7
 8003184:	d00f      	beq.n	80031a6 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	2b06      	cmp	r3, #6
 800318a:	d00c      	beq.n	80031a6 <HAL_NVIC_SetPriorityGrouping+0x2e>
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2b05      	cmp	r3, #5
 8003190:	d009      	beq.n	80031a6 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	2b04      	cmp	r3, #4
 8003196:	d006      	beq.n	80031a6 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	2b03      	cmp	r3, #3
 800319c:	d003      	beq.n	80031a6 <HAL_NVIC_SetPriorityGrouping+0x2e>
 800319e:	2192      	movs	r1, #146	@ 0x92
 80031a0:	4804      	ldr	r0, [pc, #16]	@ (80031b4 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 80031a2:	f7fe fe1d 	bl	8001de0 <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80031a6:	6878      	ldr	r0, [r7, #4]
 80031a8:	f7ff ff04 	bl	8002fb4 <__NVIC_SetPriorityGrouping>
}
 80031ac:	bf00      	nop
 80031ae:	3708      	adds	r7, #8
 80031b0:	46bd      	mov	sp, r7
 80031b2:	bd80      	pop	{r7, pc}
 80031b4:	08011068 	.word	0x08011068

080031b8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b086      	sub	sp, #24
 80031bc:	af00      	add	r7, sp, #0
 80031be:	4603      	mov	r3, r0
 80031c0:	60b9      	str	r1, [r7, #8]
 80031c2:	607a      	str	r2, [r7, #4]
 80031c4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80031c6:	2300      	movs	r3, #0
 80031c8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	2b0f      	cmp	r3, #15
 80031ce:	d903      	bls.n	80031d8 <HAL_NVIC_SetPriority+0x20>
 80031d0:	21aa      	movs	r1, #170	@ 0xaa
 80031d2:	480e      	ldr	r0, [pc, #56]	@ (800320c <HAL_NVIC_SetPriority+0x54>)
 80031d4:	f7fe fe04 	bl	8001de0 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 80031d8:	68bb      	ldr	r3, [r7, #8]
 80031da:	2b0f      	cmp	r3, #15
 80031dc:	d903      	bls.n	80031e6 <HAL_NVIC_SetPriority+0x2e>
 80031de:	21ab      	movs	r1, #171	@ 0xab
 80031e0:	480a      	ldr	r0, [pc, #40]	@ (800320c <HAL_NVIC_SetPriority+0x54>)
 80031e2:	f7fe fdfd 	bl	8001de0 <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80031e6:	f7ff ff09 	bl	8002ffc <__NVIC_GetPriorityGrouping>
 80031ea:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80031ec:	687a      	ldr	r2, [r7, #4]
 80031ee:	68b9      	ldr	r1, [r7, #8]
 80031f0:	6978      	ldr	r0, [r7, #20]
 80031f2:	f7ff ff57 	bl	80030a4 <NVIC_EncodePriority>
 80031f6:	4602      	mov	r2, r0
 80031f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80031fc:	4611      	mov	r1, r2
 80031fe:	4618      	mov	r0, r3
 8003200:	f7ff ff26 	bl	8003050 <__NVIC_SetPriority>
}
 8003204:	bf00      	nop
 8003206:	3718      	adds	r7, #24
 8003208:	46bd      	mov	sp, r7
 800320a:	bd80      	pop	{r7, pc}
 800320c:	08011068 	.word	0x08011068

08003210 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003210:	b580      	push	{r7, lr}
 8003212:	b082      	sub	sp, #8
 8003214:	af00      	add	r7, sp, #0
 8003216:	4603      	mov	r3, r0
 8003218:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 800321a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800321e:	2b00      	cmp	r3, #0
 8003220:	da03      	bge.n	800322a <HAL_NVIC_EnableIRQ+0x1a>
 8003222:	21be      	movs	r1, #190	@ 0xbe
 8003224:	4805      	ldr	r0, [pc, #20]	@ (800323c <HAL_NVIC_EnableIRQ+0x2c>)
 8003226:	f7fe fddb 	bl	8001de0 <assert_failed>

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800322a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800322e:	4618      	mov	r0, r3
 8003230:	f7ff fef2 	bl	8003018 <__NVIC_EnableIRQ>
}
 8003234:	bf00      	nop
 8003236:	3708      	adds	r7, #8
 8003238:	46bd      	mov	sp, r7
 800323a:	bd80      	pop	{r7, pc}
 800323c:	08011068 	.word	0x08011068

08003240 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8003244:	f7ff ff60 	bl	8003108 <__NVIC_SystemReset>

08003248 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	b082      	sub	sp, #8
 800324c:	af00      	add	r7, sp, #0
 800324e:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003250:	6878      	ldr	r0, [r7, #4]
 8003252:	f7ff ff6f 	bl	8003134 <SysTick_Config>
 8003256:	4603      	mov	r3, r0
}
 8003258:	4618      	mov	r0, r3
 800325a:	3708      	adds	r7, #8
 800325c:	46bd      	mov	sp, r7
 800325e:	bd80      	pop	{r7, pc}

08003260 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003260:	b480      	push	{r7}
 8003262:	b085      	sub	sp, #20
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003268:	2300      	movs	r3, #0
 800326a:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003272:	2b02      	cmp	r3, #2
 8003274:	d008      	beq.n	8003288 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	2204      	movs	r2, #4
 800327a:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	2200      	movs	r2, #0
 8003280:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8003284:	2301      	movs	r3, #1
 8003286:	e020      	b.n	80032ca <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	681a      	ldr	r2, [r3, #0]
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f022 020e 	bic.w	r2, r2, #14
 8003296:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	681a      	ldr	r2, [r3, #0]
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f022 0201 	bic.w	r2, r2, #1
 80032a6:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032b0:	2101      	movs	r1, #1
 80032b2:	fa01 f202 	lsl.w	r2, r1, r2
 80032b6:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2201      	movs	r2, #1
 80032bc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	2200      	movs	r2, #0
 80032c4:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80032c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80032ca:	4618      	mov	r0, r3
 80032cc:	3714      	adds	r7, #20
 80032ce:	46bd      	mov	sp, r7
 80032d0:	bc80      	pop	{r7}
 80032d2:	4770      	bx	lr

080032d4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b084      	sub	sp, #16
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80032dc:	2300      	movs	r3, #0
 80032de:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80032e6:	2b02      	cmp	r3, #2
 80032e8:	d005      	beq.n	80032f6 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	2204      	movs	r2, #4
 80032ee:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 80032f0:	2301      	movs	r3, #1
 80032f2:	73fb      	strb	r3, [r7, #15]
 80032f4:	e0d6      	b.n	80034a4 <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	681a      	ldr	r2, [r3, #0]
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f022 020e 	bic.w	r2, r2, #14
 8003304:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	681a      	ldr	r2, [r3, #0]
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f022 0201 	bic.w	r2, r2, #1
 8003314:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	461a      	mov	r2, r3
 800331c:	4b64      	ldr	r3, [pc, #400]	@ (80034b0 <HAL_DMA_Abort_IT+0x1dc>)
 800331e:	429a      	cmp	r2, r3
 8003320:	d958      	bls.n	80033d4 <HAL_DMA_Abort_IT+0x100>
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	4a63      	ldr	r2, [pc, #396]	@ (80034b4 <HAL_DMA_Abort_IT+0x1e0>)
 8003328:	4293      	cmp	r3, r2
 800332a:	d04f      	beq.n	80033cc <HAL_DMA_Abort_IT+0xf8>
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	4a61      	ldr	r2, [pc, #388]	@ (80034b8 <HAL_DMA_Abort_IT+0x1e4>)
 8003332:	4293      	cmp	r3, r2
 8003334:	d048      	beq.n	80033c8 <HAL_DMA_Abort_IT+0xf4>
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	4a60      	ldr	r2, [pc, #384]	@ (80034bc <HAL_DMA_Abort_IT+0x1e8>)
 800333c:	4293      	cmp	r3, r2
 800333e:	d040      	beq.n	80033c2 <HAL_DMA_Abort_IT+0xee>
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	4a5e      	ldr	r2, [pc, #376]	@ (80034c0 <HAL_DMA_Abort_IT+0x1ec>)
 8003346:	4293      	cmp	r3, r2
 8003348:	d038      	beq.n	80033bc <HAL_DMA_Abort_IT+0xe8>
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	4a5d      	ldr	r2, [pc, #372]	@ (80034c4 <HAL_DMA_Abort_IT+0x1f0>)
 8003350:	4293      	cmp	r3, r2
 8003352:	d030      	beq.n	80033b6 <HAL_DMA_Abort_IT+0xe2>
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	4a5b      	ldr	r2, [pc, #364]	@ (80034c8 <HAL_DMA_Abort_IT+0x1f4>)
 800335a:	4293      	cmp	r3, r2
 800335c:	d028      	beq.n	80033b0 <HAL_DMA_Abort_IT+0xdc>
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	4a53      	ldr	r2, [pc, #332]	@ (80034b0 <HAL_DMA_Abort_IT+0x1dc>)
 8003364:	4293      	cmp	r3, r2
 8003366:	d020      	beq.n	80033aa <HAL_DMA_Abort_IT+0xd6>
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	4a57      	ldr	r2, [pc, #348]	@ (80034cc <HAL_DMA_Abort_IT+0x1f8>)
 800336e:	4293      	cmp	r3, r2
 8003370:	d019      	beq.n	80033a6 <HAL_DMA_Abort_IT+0xd2>
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	4a56      	ldr	r2, [pc, #344]	@ (80034d0 <HAL_DMA_Abort_IT+0x1fc>)
 8003378:	4293      	cmp	r3, r2
 800337a:	d012      	beq.n	80033a2 <HAL_DMA_Abort_IT+0xce>
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	4a54      	ldr	r2, [pc, #336]	@ (80034d4 <HAL_DMA_Abort_IT+0x200>)
 8003382:	4293      	cmp	r3, r2
 8003384:	d00a      	beq.n	800339c <HAL_DMA_Abort_IT+0xc8>
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	4a53      	ldr	r2, [pc, #332]	@ (80034d8 <HAL_DMA_Abort_IT+0x204>)
 800338c:	4293      	cmp	r3, r2
 800338e:	d102      	bne.n	8003396 <HAL_DMA_Abort_IT+0xc2>
 8003390:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003394:	e01b      	b.n	80033ce <HAL_DMA_Abort_IT+0xfa>
 8003396:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800339a:	e018      	b.n	80033ce <HAL_DMA_Abort_IT+0xfa>
 800339c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80033a0:	e015      	b.n	80033ce <HAL_DMA_Abort_IT+0xfa>
 80033a2:	2310      	movs	r3, #16
 80033a4:	e013      	b.n	80033ce <HAL_DMA_Abort_IT+0xfa>
 80033a6:	2301      	movs	r3, #1
 80033a8:	e011      	b.n	80033ce <HAL_DMA_Abort_IT+0xfa>
 80033aa:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80033ae:	e00e      	b.n	80033ce <HAL_DMA_Abort_IT+0xfa>
 80033b0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80033b4:	e00b      	b.n	80033ce <HAL_DMA_Abort_IT+0xfa>
 80033b6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80033ba:	e008      	b.n	80033ce <HAL_DMA_Abort_IT+0xfa>
 80033bc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80033c0:	e005      	b.n	80033ce <HAL_DMA_Abort_IT+0xfa>
 80033c2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80033c6:	e002      	b.n	80033ce <HAL_DMA_Abort_IT+0xfa>
 80033c8:	2310      	movs	r3, #16
 80033ca:	e000      	b.n	80033ce <HAL_DMA_Abort_IT+0xfa>
 80033cc:	2301      	movs	r3, #1
 80033ce:	4a43      	ldr	r2, [pc, #268]	@ (80034dc <HAL_DMA_Abort_IT+0x208>)
 80033d0:	6053      	str	r3, [r2, #4]
 80033d2:	e057      	b.n	8003484 <HAL_DMA_Abort_IT+0x1b0>
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	4a36      	ldr	r2, [pc, #216]	@ (80034b4 <HAL_DMA_Abort_IT+0x1e0>)
 80033da:	4293      	cmp	r3, r2
 80033dc:	d04f      	beq.n	800347e <HAL_DMA_Abort_IT+0x1aa>
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	4a35      	ldr	r2, [pc, #212]	@ (80034b8 <HAL_DMA_Abort_IT+0x1e4>)
 80033e4:	4293      	cmp	r3, r2
 80033e6:	d048      	beq.n	800347a <HAL_DMA_Abort_IT+0x1a6>
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	4a33      	ldr	r2, [pc, #204]	@ (80034bc <HAL_DMA_Abort_IT+0x1e8>)
 80033ee:	4293      	cmp	r3, r2
 80033f0:	d040      	beq.n	8003474 <HAL_DMA_Abort_IT+0x1a0>
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	4a32      	ldr	r2, [pc, #200]	@ (80034c0 <HAL_DMA_Abort_IT+0x1ec>)
 80033f8:	4293      	cmp	r3, r2
 80033fa:	d038      	beq.n	800346e <HAL_DMA_Abort_IT+0x19a>
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	4a30      	ldr	r2, [pc, #192]	@ (80034c4 <HAL_DMA_Abort_IT+0x1f0>)
 8003402:	4293      	cmp	r3, r2
 8003404:	d030      	beq.n	8003468 <HAL_DMA_Abort_IT+0x194>
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	4a2f      	ldr	r2, [pc, #188]	@ (80034c8 <HAL_DMA_Abort_IT+0x1f4>)
 800340c:	4293      	cmp	r3, r2
 800340e:	d028      	beq.n	8003462 <HAL_DMA_Abort_IT+0x18e>
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	4a26      	ldr	r2, [pc, #152]	@ (80034b0 <HAL_DMA_Abort_IT+0x1dc>)
 8003416:	4293      	cmp	r3, r2
 8003418:	d020      	beq.n	800345c <HAL_DMA_Abort_IT+0x188>
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	4a2b      	ldr	r2, [pc, #172]	@ (80034cc <HAL_DMA_Abort_IT+0x1f8>)
 8003420:	4293      	cmp	r3, r2
 8003422:	d019      	beq.n	8003458 <HAL_DMA_Abort_IT+0x184>
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	4a29      	ldr	r2, [pc, #164]	@ (80034d0 <HAL_DMA_Abort_IT+0x1fc>)
 800342a:	4293      	cmp	r3, r2
 800342c:	d012      	beq.n	8003454 <HAL_DMA_Abort_IT+0x180>
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	4a28      	ldr	r2, [pc, #160]	@ (80034d4 <HAL_DMA_Abort_IT+0x200>)
 8003434:	4293      	cmp	r3, r2
 8003436:	d00a      	beq.n	800344e <HAL_DMA_Abort_IT+0x17a>
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	4a26      	ldr	r2, [pc, #152]	@ (80034d8 <HAL_DMA_Abort_IT+0x204>)
 800343e:	4293      	cmp	r3, r2
 8003440:	d102      	bne.n	8003448 <HAL_DMA_Abort_IT+0x174>
 8003442:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003446:	e01b      	b.n	8003480 <HAL_DMA_Abort_IT+0x1ac>
 8003448:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800344c:	e018      	b.n	8003480 <HAL_DMA_Abort_IT+0x1ac>
 800344e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003452:	e015      	b.n	8003480 <HAL_DMA_Abort_IT+0x1ac>
 8003454:	2310      	movs	r3, #16
 8003456:	e013      	b.n	8003480 <HAL_DMA_Abort_IT+0x1ac>
 8003458:	2301      	movs	r3, #1
 800345a:	e011      	b.n	8003480 <HAL_DMA_Abort_IT+0x1ac>
 800345c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003460:	e00e      	b.n	8003480 <HAL_DMA_Abort_IT+0x1ac>
 8003462:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8003466:	e00b      	b.n	8003480 <HAL_DMA_Abort_IT+0x1ac>
 8003468:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800346c:	e008      	b.n	8003480 <HAL_DMA_Abort_IT+0x1ac>
 800346e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003472:	e005      	b.n	8003480 <HAL_DMA_Abort_IT+0x1ac>
 8003474:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003478:	e002      	b.n	8003480 <HAL_DMA_Abort_IT+0x1ac>
 800347a:	2310      	movs	r3, #16
 800347c:	e000      	b.n	8003480 <HAL_DMA_Abort_IT+0x1ac>
 800347e:	2301      	movs	r3, #1
 8003480:	4a17      	ldr	r2, [pc, #92]	@ (80034e0 <HAL_DMA_Abort_IT+0x20c>)
 8003482:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2201      	movs	r2, #1
 8003488:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	2200      	movs	r2, #0
 8003490:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003498:	2b00      	cmp	r3, #0
 800349a:	d003      	beq.n	80034a4 <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034a0:	6878      	ldr	r0, [r7, #4]
 80034a2:	4798      	blx	r3
    } 
  }
  return status;
 80034a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80034a6:	4618      	mov	r0, r3
 80034a8:	3710      	adds	r7, #16
 80034aa:	46bd      	mov	sp, r7
 80034ac:	bd80      	pop	{r7, pc}
 80034ae:	bf00      	nop
 80034b0:	40020080 	.word	0x40020080
 80034b4:	40020008 	.word	0x40020008
 80034b8:	4002001c 	.word	0x4002001c
 80034bc:	40020030 	.word	0x40020030
 80034c0:	40020044 	.word	0x40020044
 80034c4:	40020058 	.word	0x40020058
 80034c8:	4002006c 	.word	0x4002006c
 80034cc:	40020408 	.word	0x40020408
 80034d0:	4002041c 	.word	0x4002041c
 80034d4:	40020430 	.word	0x40020430
 80034d8:	40020444 	.word	0x40020444
 80034dc:	40020400 	.word	0x40020400
 80034e0:	40020000 	.word	0x40020000

080034e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b08a      	sub	sp, #40	@ 0x28
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
 80034ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80034ee:	2300      	movs	r3, #0
 80034f0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80034f2:	2300      	movs	r3, #0
 80034f4:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset;       /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	4a94      	ldr	r2, [pc, #592]	@ (800374c <HAL_GPIO_Init+0x268>)
 80034fa:	4293      	cmp	r3, r2
 80034fc:	d01b      	beq.n	8003536 <HAL_GPIO_Init+0x52>
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	4a93      	ldr	r2, [pc, #588]	@ (8003750 <HAL_GPIO_Init+0x26c>)
 8003502:	4293      	cmp	r3, r2
 8003504:	d017      	beq.n	8003536 <HAL_GPIO_Init+0x52>
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	4a92      	ldr	r2, [pc, #584]	@ (8003754 <HAL_GPIO_Init+0x270>)
 800350a:	4293      	cmp	r3, r2
 800350c:	d013      	beq.n	8003536 <HAL_GPIO_Init+0x52>
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	4a91      	ldr	r2, [pc, #580]	@ (8003758 <HAL_GPIO_Init+0x274>)
 8003512:	4293      	cmp	r3, r2
 8003514:	d00f      	beq.n	8003536 <HAL_GPIO_Init+0x52>
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	4a90      	ldr	r2, [pc, #576]	@ (800375c <HAL_GPIO_Init+0x278>)
 800351a:	4293      	cmp	r3, r2
 800351c:	d00b      	beq.n	8003536 <HAL_GPIO_Init+0x52>
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	4a8f      	ldr	r2, [pc, #572]	@ (8003760 <HAL_GPIO_Init+0x27c>)
 8003522:	4293      	cmp	r3, r2
 8003524:	d007      	beq.n	8003536 <HAL_GPIO_Init+0x52>
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	4a8e      	ldr	r2, [pc, #568]	@ (8003764 <HAL_GPIO_Init+0x280>)
 800352a:	4293      	cmp	r3, r2
 800352c:	d003      	beq.n	8003536 <HAL_GPIO_Init+0x52>
 800352e:	21bd      	movs	r1, #189	@ 0xbd
 8003530:	488d      	ldr	r0, [pc, #564]	@ (8003768 <HAL_GPIO_Init+0x284>)
 8003532:	f7fe fc55 	bl	8001de0 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8003536:	683b      	ldr	r3, [r7, #0]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	b29b      	uxth	r3, r3
 800353c:	2b00      	cmp	r3, #0
 800353e:	d004      	beq.n	800354a <HAL_GPIO_Init+0x66>
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003548:	d303      	bcc.n	8003552 <HAL_GPIO_Init+0x6e>
 800354a:	21be      	movs	r1, #190	@ 0xbe
 800354c:	4886      	ldr	r0, [pc, #536]	@ (8003768 <HAL_GPIO_Init+0x284>)
 800354e:	f7fe fc47 	bl	8001de0 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	685b      	ldr	r3, [r3, #4]
 8003556:	2b00      	cmp	r3, #0
 8003558:	f000 8236 	beq.w	80039c8 <HAL_GPIO_Init+0x4e4>
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	685b      	ldr	r3, [r3, #4]
 8003560:	2b01      	cmp	r3, #1
 8003562:	f000 8231 	beq.w	80039c8 <HAL_GPIO_Init+0x4e4>
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	685b      	ldr	r3, [r3, #4]
 800356a:	2b11      	cmp	r3, #17
 800356c:	f000 822c 	beq.w	80039c8 <HAL_GPIO_Init+0x4e4>
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	2b02      	cmp	r3, #2
 8003576:	f000 8227 	beq.w	80039c8 <HAL_GPIO_Init+0x4e4>
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	685b      	ldr	r3, [r3, #4]
 800357e:	2b12      	cmp	r3, #18
 8003580:	f000 8222 	beq.w	80039c8 <HAL_GPIO_Init+0x4e4>
 8003584:	683b      	ldr	r3, [r7, #0]
 8003586:	685b      	ldr	r3, [r3, #4]
 8003588:	4a78      	ldr	r2, [pc, #480]	@ (800376c <HAL_GPIO_Init+0x288>)
 800358a:	4293      	cmp	r3, r2
 800358c:	f000 821c 	beq.w	80039c8 <HAL_GPIO_Init+0x4e4>
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	685b      	ldr	r3, [r3, #4]
 8003594:	4a76      	ldr	r2, [pc, #472]	@ (8003770 <HAL_GPIO_Init+0x28c>)
 8003596:	4293      	cmp	r3, r2
 8003598:	f000 8216 	beq.w	80039c8 <HAL_GPIO_Init+0x4e4>
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	685b      	ldr	r3, [r3, #4]
 80035a0:	4a74      	ldr	r2, [pc, #464]	@ (8003774 <HAL_GPIO_Init+0x290>)
 80035a2:	4293      	cmp	r3, r2
 80035a4:	f000 8210 	beq.w	80039c8 <HAL_GPIO_Init+0x4e4>
 80035a8:	683b      	ldr	r3, [r7, #0]
 80035aa:	685b      	ldr	r3, [r3, #4]
 80035ac:	4a72      	ldr	r2, [pc, #456]	@ (8003778 <HAL_GPIO_Init+0x294>)
 80035ae:	4293      	cmp	r3, r2
 80035b0:	f000 820a 	beq.w	80039c8 <HAL_GPIO_Init+0x4e4>
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	685b      	ldr	r3, [r3, #4]
 80035b8:	4a70      	ldr	r2, [pc, #448]	@ (800377c <HAL_GPIO_Init+0x298>)
 80035ba:	4293      	cmp	r3, r2
 80035bc:	f000 8204 	beq.w	80039c8 <HAL_GPIO_Init+0x4e4>
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	685b      	ldr	r3, [r3, #4]
 80035c4:	4a6e      	ldr	r2, [pc, #440]	@ (8003780 <HAL_GPIO_Init+0x29c>)
 80035c6:	4293      	cmp	r3, r2
 80035c8:	f000 81fe 	beq.w	80039c8 <HAL_GPIO_Init+0x4e4>
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	685b      	ldr	r3, [r3, #4]
 80035d0:	2b03      	cmp	r3, #3
 80035d2:	f000 81f9 	beq.w	80039c8 <HAL_GPIO_Init+0x4e4>
 80035d6:	21bf      	movs	r1, #191	@ 0xbf
 80035d8:	4863      	ldr	r0, [pc, #396]	@ (8003768 <HAL_GPIO_Init+0x284>)
 80035da:	f7fe fc01 	bl	8001de0 <assert_failed>

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80035de:	e1f3      	b.n	80039c8 <HAL_GPIO_Init+0x4e4>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80035e0:	2201      	movs	r2, #1
 80035e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035e4:	fa02 f303 	lsl.w	r3, r2, r3
 80035e8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	69fa      	ldr	r2, [r7, #28]
 80035f0:	4013      	ands	r3, r2
 80035f2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80035f4:	69ba      	ldr	r2, [r7, #24]
 80035f6:	69fb      	ldr	r3, [r7, #28]
 80035f8:	429a      	cmp	r2, r3
 80035fa:	f040 81e2 	bne.w	80039c2 <HAL_GPIO_Init+0x4de>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	4a52      	ldr	r2, [pc, #328]	@ (800374c <HAL_GPIO_Init+0x268>)
 8003602:	4293      	cmp	r3, r2
 8003604:	d01b      	beq.n	800363e <HAL_GPIO_Init+0x15a>
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	4a51      	ldr	r2, [pc, #324]	@ (8003750 <HAL_GPIO_Init+0x26c>)
 800360a:	4293      	cmp	r3, r2
 800360c:	d017      	beq.n	800363e <HAL_GPIO_Init+0x15a>
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	4a50      	ldr	r2, [pc, #320]	@ (8003754 <HAL_GPIO_Init+0x270>)
 8003612:	4293      	cmp	r3, r2
 8003614:	d013      	beq.n	800363e <HAL_GPIO_Init+0x15a>
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	4a4f      	ldr	r2, [pc, #316]	@ (8003758 <HAL_GPIO_Init+0x274>)
 800361a:	4293      	cmp	r3, r2
 800361c:	d00f      	beq.n	800363e <HAL_GPIO_Init+0x15a>
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	4a4e      	ldr	r2, [pc, #312]	@ (800375c <HAL_GPIO_Init+0x278>)
 8003622:	4293      	cmp	r3, r2
 8003624:	d00b      	beq.n	800363e <HAL_GPIO_Init+0x15a>
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	4a4d      	ldr	r2, [pc, #308]	@ (8003760 <HAL_GPIO_Init+0x27c>)
 800362a:	4293      	cmp	r3, r2
 800362c:	d007      	beq.n	800363e <HAL_GPIO_Init+0x15a>
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	4a4c      	ldr	r2, [pc, #304]	@ (8003764 <HAL_GPIO_Init+0x280>)
 8003632:	4293      	cmp	r3, r2
 8003634:	d003      	beq.n	800363e <HAL_GPIO_Init+0x15a>
 8003636:	21cd      	movs	r1, #205	@ 0xcd
 8003638:	484b      	ldr	r0, [pc, #300]	@ (8003768 <HAL_GPIO_Init+0x284>)
 800363a:	f7fe fbd1 	bl	8001de0 <assert_failed>

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800363e:	683b      	ldr	r3, [r7, #0]
 8003640:	685b      	ldr	r3, [r3, #4]
 8003642:	4a4f      	ldr	r2, [pc, #316]	@ (8003780 <HAL_GPIO_Init+0x29c>)
 8003644:	4293      	cmp	r3, r2
 8003646:	f000 80c7 	beq.w	80037d8 <HAL_GPIO_Init+0x2f4>
 800364a:	4a4d      	ldr	r2, [pc, #308]	@ (8003780 <HAL_GPIO_Init+0x29c>)
 800364c:	4293      	cmp	r3, r2
 800364e:	f200 80ed 	bhi.w	800382c <HAL_GPIO_Init+0x348>
 8003652:	4a48      	ldr	r2, [pc, #288]	@ (8003774 <HAL_GPIO_Init+0x290>)
 8003654:	4293      	cmp	r3, r2
 8003656:	f000 80bf 	beq.w	80037d8 <HAL_GPIO_Init+0x2f4>
 800365a:	4a46      	ldr	r2, [pc, #280]	@ (8003774 <HAL_GPIO_Init+0x290>)
 800365c:	4293      	cmp	r3, r2
 800365e:	f200 80e5 	bhi.w	800382c <HAL_GPIO_Init+0x348>
 8003662:	4a46      	ldr	r2, [pc, #280]	@ (800377c <HAL_GPIO_Init+0x298>)
 8003664:	4293      	cmp	r3, r2
 8003666:	f000 80b7 	beq.w	80037d8 <HAL_GPIO_Init+0x2f4>
 800366a:	4a44      	ldr	r2, [pc, #272]	@ (800377c <HAL_GPIO_Init+0x298>)
 800366c:	4293      	cmp	r3, r2
 800366e:	f200 80dd 	bhi.w	800382c <HAL_GPIO_Init+0x348>
 8003672:	4a3f      	ldr	r2, [pc, #252]	@ (8003770 <HAL_GPIO_Init+0x28c>)
 8003674:	4293      	cmp	r3, r2
 8003676:	f000 80af 	beq.w	80037d8 <HAL_GPIO_Init+0x2f4>
 800367a:	4a3d      	ldr	r2, [pc, #244]	@ (8003770 <HAL_GPIO_Init+0x28c>)
 800367c:	4293      	cmp	r3, r2
 800367e:	f200 80d5 	bhi.w	800382c <HAL_GPIO_Init+0x348>
 8003682:	4a3d      	ldr	r2, [pc, #244]	@ (8003778 <HAL_GPIO_Init+0x294>)
 8003684:	4293      	cmp	r3, r2
 8003686:	f000 80a7 	beq.w	80037d8 <HAL_GPIO_Init+0x2f4>
 800368a:	4a3b      	ldr	r2, [pc, #236]	@ (8003778 <HAL_GPIO_Init+0x294>)
 800368c:	4293      	cmp	r3, r2
 800368e:	f200 80cd 	bhi.w	800382c <HAL_GPIO_Init+0x348>
 8003692:	2b12      	cmp	r3, #18
 8003694:	d82c      	bhi.n	80036f0 <HAL_GPIO_Init+0x20c>
 8003696:	2b12      	cmp	r3, #18
 8003698:	f200 80c8 	bhi.w	800382c <HAL_GPIO_Init+0x348>
 800369c:	a201      	add	r2, pc, #4	@ (adr r2, 80036a4 <HAL_GPIO_Init+0x1c0>)
 800369e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036a2:	bf00      	nop
 80036a4:	080037d9 	.word	0x080037d9
 80036a8:	080036f9 	.word	0x080036f9
 80036ac:	08003785 	.word	0x08003785
 80036b0:	08003827 	.word	0x08003827
 80036b4:	0800382d 	.word	0x0800382d
 80036b8:	0800382d 	.word	0x0800382d
 80036bc:	0800382d 	.word	0x0800382d
 80036c0:	0800382d 	.word	0x0800382d
 80036c4:	0800382d 	.word	0x0800382d
 80036c8:	0800382d 	.word	0x0800382d
 80036cc:	0800382d 	.word	0x0800382d
 80036d0:	0800382d 	.word	0x0800382d
 80036d4:	0800382d 	.word	0x0800382d
 80036d8:	0800382d 	.word	0x0800382d
 80036dc:	0800382d 	.word	0x0800382d
 80036e0:	0800382d 	.word	0x0800382d
 80036e4:	0800382d 	.word	0x0800382d
 80036e8:	08003721 	.word	0x08003721
 80036ec:	080037af 	.word	0x080037af
 80036f0:	4a1e      	ldr	r2, [pc, #120]	@ (800376c <HAL_GPIO_Init+0x288>)
 80036f2:	4293      	cmp	r3, r2
 80036f4:	d070      	beq.n	80037d8 <HAL_GPIO_Init+0x2f4>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80036f6:	e099      	b.n	800382c <HAL_GPIO_Init+0x348>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	68db      	ldr	r3, [r3, #12]
 80036fc:	2b02      	cmp	r3, #2
 80036fe:	d00b      	beq.n	8003718 <HAL_GPIO_Init+0x234>
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	68db      	ldr	r3, [r3, #12]
 8003704:	2b01      	cmp	r3, #1
 8003706:	d007      	beq.n	8003718 <HAL_GPIO_Init+0x234>
 8003708:	683b      	ldr	r3, [r7, #0]
 800370a:	68db      	ldr	r3, [r3, #12]
 800370c:	2b03      	cmp	r3, #3
 800370e:	d003      	beq.n	8003718 <HAL_GPIO_Init+0x234>
 8003710:	21d5      	movs	r1, #213	@ 0xd5
 8003712:	4815      	ldr	r0, [pc, #84]	@ (8003768 <HAL_GPIO_Init+0x284>)
 8003714:	f7fe fb64 	bl	8001de0 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003718:	683b      	ldr	r3, [r7, #0]
 800371a:	68db      	ldr	r3, [r3, #12]
 800371c:	623b      	str	r3, [r7, #32]
          break;
 800371e:	e086      	b.n	800382e <HAL_GPIO_Init+0x34a>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	68db      	ldr	r3, [r3, #12]
 8003724:	2b02      	cmp	r3, #2
 8003726:	d00b      	beq.n	8003740 <HAL_GPIO_Init+0x25c>
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	68db      	ldr	r3, [r3, #12]
 800372c:	2b01      	cmp	r3, #1
 800372e:	d007      	beq.n	8003740 <HAL_GPIO_Init+0x25c>
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	68db      	ldr	r3, [r3, #12]
 8003734:	2b03      	cmp	r3, #3
 8003736:	d003      	beq.n	8003740 <HAL_GPIO_Init+0x25c>
 8003738:	21dc      	movs	r1, #220	@ 0xdc
 800373a:	480b      	ldr	r0, [pc, #44]	@ (8003768 <HAL_GPIO_Init+0x284>)
 800373c:	f7fe fb50 	bl	8001de0 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	68db      	ldr	r3, [r3, #12]
 8003744:	3304      	adds	r3, #4
 8003746:	623b      	str	r3, [r7, #32]
          break;
 8003748:	e071      	b.n	800382e <HAL_GPIO_Init+0x34a>
 800374a:	bf00      	nop
 800374c:	40010800 	.word	0x40010800
 8003750:	40010c00 	.word	0x40010c00
 8003754:	40011000 	.word	0x40011000
 8003758:	40011400 	.word	0x40011400
 800375c:	40011800 	.word	0x40011800
 8003760:	40011c00 	.word	0x40011c00
 8003764:	40012000 	.word	0x40012000
 8003768:	080110a4 	.word	0x080110a4
 800376c:	10110000 	.word	0x10110000
 8003770:	10210000 	.word	0x10210000
 8003774:	10310000 	.word	0x10310000
 8003778:	10120000 	.word	0x10120000
 800377c:	10220000 	.word	0x10220000
 8003780:	10320000 	.word	0x10320000
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8003784:	683b      	ldr	r3, [r7, #0]
 8003786:	68db      	ldr	r3, [r3, #12]
 8003788:	2b02      	cmp	r3, #2
 800378a:	d00b      	beq.n	80037a4 <HAL_GPIO_Init+0x2c0>
 800378c:	683b      	ldr	r3, [r7, #0]
 800378e:	68db      	ldr	r3, [r3, #12]
 8003790:	2b01      	cmp	r3, #1
 8003792:	d007      	beq.n	80037a4 <HAL_GPIO_Init+0x2c0>
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	68db      	ldr	r3, [r3, #12]
 8003798:	2b03      	cmp	r3, #3
 800379a:	d003      	beq.n	80037a4 <HAL_GPIO_Init+0x2c0>
 800379c:	21e3      	movs	r1, #227	@ 0xe3
 800379e:	4891      	ldr	r0, [pc, #580]	@ (80039e4 <HAL_GPIO_Init+0x500>)
 80037a0:	f7fe fb1e 	bl	8001de0 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80037a4:	683b      	ldr	r3, [r7, #0]
 80037a6:	68db      	ldr	r3, [r3, #12]
 80037a8:	3308      	adds	r3, #8
 80037aa:	623b      	str	r3, [r7, #32]
          break;
 80037ac:	e03f      	b.n	800382e <HAL_GPIO_Init+0x34a>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	68db      	ldr	r3, [r3, #12]
 80037b2:	2b02      	cmp	r3, #2
 80037b4:	d00b      	beq.n	80037ce <HAL_GPIO_Init+0x2ea>
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	68db      	ldr	r3, [r3, #12]
 80037ba:	2b01      	cmp	r3, #1
 80037bc:	d007      	beq.n	80037ce <HAL_GPIO_Init+0x2ea>
 80037be:	683b      	ldr	r3, [r7, #0]
 80037c0:	68db      	ldr	r3, [r3, #12]
 80037c2:	2b03      	cmp	r3, #3
 80037c4:	d003      	beq.n	80037ce <HAL_GPIO_Init+0x2ea>
 80037c6:	21ea      	movs	r1, #234	@ 0xea
 80037c8:	4886      	ldr	r0, [pc, #536]	@ (80039e4 <HAL_GPIO_Init+0x500>)
 80037ca:	f7fe fb09 	bl	8001de0 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	68db      	ldr	r3, [r3, #12]
 80037d2:	330c      	adds	r3, #12
 80037d4:	623b      	str	r3, [r7, #32]
          break;
 80037d6:	e02a      	b.n	800382e <HAL_GPIO_Init+0x34a>
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	689b      	ldr	r3, [r3, #8]
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d00b      	beq.n	80037f8 <HAL_GPIO_Init+0x314>
 80037e0:	683b      	ldr	r3, [r7, #0]
 80037e2:	689b      	ldr	r3, [r3, #8]
 80037e4:	2b01      	cmp	r3, #1
 80037e6:	d007      	beq.n	80037f8 <HAL_GPIO_Init+0x314>
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	689b      	ldr	r3, [r3, #8]
 80037ec:	2b02      	cmp	r3, #2
 80037ee:	d003      	beq.n	80037f8 <HAL_GPIO_Init+0x314>
 80037f0:	21f7      	movs	r1, #247	@ 0xf7
 80037f2:	487c      	ldr	r0, [pc, #496]	@ (80039e4 <HAL_GPIO_Init+0x500>)
 80037f4:	f7fe faf4 	bl	8001de0 <assert_failed>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80037f8:	683b      	ldr	r3, [r7, #0]
 80037fa:	689b      	ldr	r3, [r3, #8]
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d102      	bne.n	8003806 <HAL_GPIO_Init+0x322>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003800:	2304      	movs	r3, #4
 8003802:	623b      	str	r3, [r7, #32]
          break;
 8003804:	e013      	b.n	800382e <HAL_GPIO_Init+0x34a>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	689b      	ldr	r3, [r3, #8]
 800380a:	2b01      	cmp	r3, #1
 800380c:	d105      	bne.n	800381a <HAL_GPIO_Init+0x336>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800380e:	2308      	movs	r3, #8
 8003810:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	69fa      	ldr	r2, [r7, #28]
 8003816:	611a      	str	r2, [r3, #16]
          break;
 8003818:	e009      	b.n	800382e <HAL_GPIO_Init+0x34a>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800381a:	2308      	movs	r3, #8
 800381c:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	69fa      	ldr	r2, [r7, #28]
 8003822:	615a      	str	r2, [r3, #20]
          break;
 8003824:	e003      	b.n	800382e <HAL_GPIO_Init+0x34a>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003826:	2300      	movs	r3, #0
 8003828:	623b      	str	r3, [r7, #32]
          break;
 800382a:	e000      	b.n	800382e <HAL_GPIO_Init+0x34a>
          break;
 800382c:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800382e:	69bb      	ldr	r3, [r7, #24]
 8003830:	2bff      	cmp	r3, #255	@ 0xff
 8003832:	d801      	bhi.n	8003838 <HAL_GPIO_Init+0x354>
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	e001      	b.n	800383c <HAL_GPIO_Init+0x358>
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	3304      	adds	r3, #4
 800383c:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800383e:	69bb      	ldr	r3, [r7, #24]
 8003840:	2bff      	cmp	r3, #255	@ 0xff
 8003842:	d802      	bhi.n	800384a <HAL_GPIO_Init+0x366>
 8003844:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003846:	009b      	lsls	r3, r3, #2
 8003848:	e002      	b.n	8003850 <HAL_GPIO_Init+0x36c>
 800384a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800384c:	3b08      	subs	r3, #8
 800384e:	009b      	lsls	r3, r3, #2
 8003850:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003852:	697b      	ldr	r3, [r7, #20]
 8003854:	681a      	ldr	r2, [r3, #0]
 8003856:	210f      	movs	r1, #15
 8003858:	693b      	ldr	r3, [r7, #16]
 800385a:	fa01 f303 	lsl.w	r3, r1, r3
 800385e:	43db      	mvns	r3, r3
 8003860:	401a      	ands	r2, r3
 8003862:	6a39      	ldr	r1, [r7, #32]
 8003864:	693b      	ldr	r3, [r7, #16]
 8003866:	fa01 f303 	lsl.w	r3, r1, r3
 800386a:	431a      	orrs	r2, r3
 800386c:	697b      	ldr	r3, [r7, #20]
 800386e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003870:	683b      	ldr	r3, [r7, #0]
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003878:	2b00      	cmp	r3, #0
 800387a:	f000 80a2 	beq.w	80039c2 <HAL_GPIO_Init+0x4de>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800387e:	4b5a      	ldr	r3, [pc, #360]	@ (80039e8 <HAL_GPIO_Init+0x504>)
 8003880:	699b      	ldr	r3, [r3, #24]
 8003882:	4a59      	ldr	r2, [pc, #356]	@ (80039e8 <HAL_GPIO_Init+0x504>)
 8003884:	f043 0301 	orr.w	r3, r3, #1
 8003888:	6193      	str	r3, [r2, #24]
 800388a:	4b57      	ldr	r3, [pc, #348]	@ (80039e8 <HAL_GPIO_Init+0x504>)
 800388c:	699b      	ldr	r3, [r3, #24]
 800388e:	f003 0301 	and.w	r3, r3, #1
 8003892:	60bb      	str	r3, [r7, #8]
 8003894:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003896:	4a55      	ldr	r2, [pc, #340]	@ (80039ec <HAL_GPIO_Init+0x508>)
 8003898:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800389a:	089b      	lsrs	r3, r3, #2
 800389c:	3302      	adds	r3, #2
 800389e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038a2:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80038a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038a6:	f003 0303 	and.w	r3, r3, #3
 80038aa:	009b      	lsls	r3, r3, #2
 80038ac:	220f      	movs	r2, #15
 80038ae:	fa02 f303 	lsl.w	r3, r2, r3
 80038b2:	43db      	mvns	r3, r3
 80038b4:	68fa      	ldr	r2, [r7, #12]
 80038b6:	4013      	ands	r3, r2
 80038b8:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	4a4c      	ldr	r2, [pc, #304]	@ (80039f0 <HAL_GPIO_Init+0x50c>)
 80038be:	4293      	cmp	r3, r2
 80038c0:	d01f      	beq.n	8003902 <HAL_GPIO_Init+0x41e>
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	4a4b      	ldr	r2, [pc, #300]	@ (80039f4 <HAL_GPIO_Init+0x510>)
 80038c6:	4293      	cmp	r3, r2
 80038c8:	d019      	beq.n	80038fe <HAL_GPIO_Init+0x41a>
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	4a4a      	ldr	r2, [pc, #296]	@ (80039f8 <HAL_GPIO_Init+0x514>)
 80038ce:	4293      	cmp	r3, r2
 80038d0:	d013      	beq.n	80038fa <HAL_GPIO_Init+0x416>
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	4a49      	ldr	r2, [pc, #292]	@ (80039fc <HAL_GPIO_Init+0x518>)
 80038d6:	4293      	cmp	r3, r2
 80038d8:	d00d      	beq.n	80038f6 <HAL_GPIO_Init+0x412>
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	4a48      	ldr	r2, [pc, #288]	@ (8003a00 <HAL_GPIO_Init+0x51c>)
 80038de:	4293      	cmp	r3, r2
 80038e0:	d007      	beq.n	80038f2 <HAL_GPIO_Init+0x40e>
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	4a47      	ldr	r2, [pc, #284]	@ (8003a04 <HAL_GPIO_Init+0x520>)
 80038e6:	4293      	cmp	r3, r2
 80038e8:	d101      	bne.n	80038ee <HAL_GPIO_Init+0x40a>
 80038ea:	2305      	movs	r3, #5
 80038ec:	e00a      	b.n	8003904 <HAL_GPIO_Init+0x420>
 80038ee:	2306      	movs	r3, #6
 80038f0:	e008      	b.n	8003904 <HAL_GPIO_Init+0x420>
 80038f2:	2304      	movs	r3, #4
 80038f4:	e006      	b.n	8003904 <HAL_GPIO_Init+0x420>
 80038f6:	2303      	movs	r3, #3
 80038f8:	e004      	b.n	8003904 <HAL_GPIO_Init+0x420>
 80038fa:	2302      	movs	r3, #2
 80038fc:	e002      	b.n	8003904 <HAL_GPIO_Init+0x420>
 80038fe:	2301      	movs	r3, #1
 8003900:	e000      	b.n	8003904 <HAL_GPIO_Init+0x420>
 8003902:	2300      	movs	r3, #0
 8003904:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003906:	f002 0203 	and.w	r2, r2, #3
 800390a:	0092      	lsls	r2, r2, #2
 800390c:	4093      	lsls	r3, r2
 800390e:	68fa      	ldr	r2, [r7, #12]
 8003910:	4313      	orrs	r3, r2
 8003912:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003914:	4935      	ldr	r1, [pc, #212]	@ (80039ec <HAL_GPIO_Init+0x508>)
 8003916:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003918:	089b      	lsrs	r3, r3, #2
 800391a:	3302      	adds	r3, #2
 800391c:	68fa      	ldr	r2, [r7, #12]
 800391e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003922:	683b      	ldr	r3, [r7, #0]
 8003924:	685b      	ldr	r3, [r3, #4]
 8003926:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800392a:	2b00      	cmp	r3, #0
 800392c:	d006      	beq.n	800393c <HAL_GPIO_Init+0x458>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800392e:	4b36      	ldr	r3, [pc, #216]	@ (8003a08 <HAL_GPIO_Init+0x524>)
 8003930:	681a      	ldr	r2, [r3, #0]
 8003932:	4935      	ldr	r1, [pc, #212]	@ (8003a08 <HAL_GPIO_Init+0x524>)
 8003934:	69bb      	ldr	r3, [r7, #24]
 8003936:	4313      	orrs	r3, r2
 8003938:	600b      	str	r3, [r1, #0]
 800393a:	e006      	b.n	800394a <HAL_GPIO_Init+0x466>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800393c:	4b32      	ldr	r3, [pc, #200]	@ (8003a08 <HAL_GPIO_Init+0x524>)
 800393e:	681a      	ldr	r2, [r3, #0]
 8003940:	69bb      	ldr	r3, [r7, #24]
 8003942:	43db      	mvns	r3, r3
 8003944:	4930      	ldr	r1, [pc, #192]	@ (8003a08 <HAL_GPIO_Init+0x524>)
 8003946:	4013      	ands	r3, r2
 8003948:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	685b      	ldr	r3, [r3, #4]
 800394e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003952:	2b00      	cmp	r3, #0
 8003954:	d006      	beq.n	8003964 <HAL_GPIO_Init+0x480>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003956:	4b2c      	ldr	r3, [pc, #176]	@ (8003a08 <HAL_GPIO_Init+0x524>)
 8003958:	685a      	ldr	r2, [r3, #4]
 800395a:	492b      	ldr	r1, [pc, #172]	@ (8003a08 <HAL_GPIO_Init+0x524>)
 800395c:	69bb      	ldr	r3, [r7, #24]
 800395e:	4313      	orrs	r3, r2
 8003960:	604b      	str	r3, [r1, #4]
 8003962:	e006      	b.n	8003972 <HAL_GPIO_Init+0x48e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003964:	4b28      	ldr	r3, [pc, #160]	@ (8003a08 <HAL_GPIO_Init+0x524>)
 8003966:	685a      	ldr	r2, [r3, #4]
 8003968:	69bb      	ldr	r3, [r7, #24]
 800396a:	43db      	mvns	r3, r3
 800396c:	4926      	ldr	r1, [pc, #152]	@ (8003a08 <HAL_GPIO_Init+0x524>)
 800396e:	4013      	ands	r3, r2
 8003970:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003972:	683b      	ldr	r3, [r7, #0]
 8003974:	685b      	ldr	r3, [r3, #4]
 8003976:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800397a:	2b00      	cmp	r3, #0
 800397c:	d006      	beq.n	800398c <HAL_GPIO_Init+0x4a8>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800397e:	4b22      	ldr	r3, [pc, #136]	@ (8003a08 <HAL_GPIO_Init+0x524>)
 8003980:	689a      	ldr	r2, [r3, #8]
 8003982:	4921      	ldr	r1, [pc, #132]	@ (8003a08 <HAL_GPIO_Init+0x524>)
 8003984:	69bb      	ldr	r3, [r7, #24]
 8003986:	4313      	orrs	r3, r2
 8003988:	608b      	str	r3, [r1, #8]
 800398a:	e006      	b.n	800399a <HAL_GPIO_Init+0x4b6>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800398c:	4b1e      	ldr	r3, [pc, #120]	@ (8003a08 <HAL_GPIO_Init+0x524>)
 800398e:	689a      	ldr	r2, [r3, #8]
 8003990:	69bb      	ldr	r3, [r7, #24]
 8003992:	43db      	mvns	r3, r3
 8003994:	491c      	ldr	r1, [pc, #112]	@ (8003a08 <HAL_GPIO_Init+0x524>)
 8003996:	4013      	ands	r3, r2
 8003998:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800399a:	683b      	ldr	r3, [r7, #0]
 800399c:	685b      	ldr	r3, [r3, #4]
 800399e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d006      	beq.n	80039b4 <HAL_GPIO_Init+0x4d0>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80039a6:	4b18      	ldr	r3, [pc, #96]	@ (8003a08 <HAL_GPIO_Init+0x524>)
 80039a8:	68da      	ldr	r2, [r3, #12]
 80039aa:	4917      	ldr	r1, [pc, #92]	@ (8003a08 <HAL_GPIO_Init+0x524>)
 80039ac:	69bb      	ldr	r3, [r7, #24]
 80039ae:	4313      	orrs	r3, r2
 80039b0:	60cb      	str	r3, [r1, #12]
 80039b2:	e006      	b.n	80039c2 <HAL_GPIO_Init+0x4de>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80039b4:	4b14      	ldr	r3, [pc, #80]	@ (8003a08 <HAL_GPIO_Init+0x524>)
 80039b6:	68da      	ldr	r2, [r3, #12]
 80039b8:	69bb      	ldr	r3, [r7, #24]
 80039ba:	43db      	mvns	r3, r3
 80039bc:	4912      	ldr	r1, [pc, #72]	@ (8003a08 <HAL_GPIO_Init+0x524>)
 80039be:	4013      	ands	r3, r2
 80039c0:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80039c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039c4:	3301      	adds	r3, #1
 80039c6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	681a      	ldr	r2, [r3, #0]
 80039cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039ce:	fa22 f303 	lsr.w	r3, r2, r3
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	f47f ae04 	bne.w	80035e0 <HAL_GPIO_Init+0xfc>
  }
}
 80039d8:	bf00      	nop
 80039da:	bf00      	nop
 80039dc:	3728      	adds	r7, #40	@ 0x28
 80039de:	46bd      	mov	sp, r7
 80039e0:	bd80      	pop	{r7, pc}
 80039e2:	bf00      	nop
 80039e4:	080110a4 	.word	0x080110a4
 80039e8:	40021000 	.word	0x40021000
 80039ec:	40010000 	.word	0x40010000
 80039f0:	40010800 	.word	0x40010800
 80039f4:	40010c00 	.word	0x40010c00
 80039f8:	40011000 	.word	0x40011000
 80039fc:	40011400 	.word	0x40011400
 8003a00:	40011800 	.word	0x40011800
 8003a04:	40011c00 	.word	0x40011c00
 8003a08:	40010400 	.word	0x40010400

08003a0c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b084      	sub	sp, #16
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
 8003a14:	460b      	mov	r3, r1
 8003a16:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8003a18:	887b      	ldrh	r3, [r7, #2]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d104      	bne.n	8003a28 <HAL_GPIO_ReadPin+0x1c>
 8003a1e:	f44f 71da 	mov.w	r1, #436	@ 0x1b4
 8003a22:	4809      	ldr	r0, [pc, #36]	@ (8003a48 <HAL_GPIO_ReadPin+0x3c>)
 8003a24:	f7fe f9dc 	bl	8001de0 <assert_failed>

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	689a      	ldr	r2, [r3, #8]
 8003a2c:	887b      	ldrh	r3, [r7, #2]
 8003a2e:	4013      	ands	r3, r2
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d002      	beq.n	8003a3a <HAL_GPIO_ReadPin+0x2e>
  {
    bitstatus = GPIO_PIN_SET;
 8003a34:	2301      	movs	r3, #1
 8003a36:	73fb      	strb	r3, [r7, #15]
 8003a38:	e001      	b.n	8003a3e <HAL_GPIO_ReadPin+0x32>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003a3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a40:	4618      	mov	r0, r3
 8003a42:	3710      	adds	r7, #16
 8003a44:	46bd      	mov	sp, r7
 8003a46:	bd80      	pop	{r7, pc}
 8003a48:	080110a4 	.word	0x080110a4

08003a4c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b082      	sub	sp, #8
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
 8003a54:	460b      	mov	r3, r1
 8003a56:	807b      	strh	r3, [r7, #2]
 8003a58:	4613      	mov	r3, r2
 8003a5a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8003a5c:	887b      	ldrh	r3, [r7, #2]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d104      	bne.n	8003a6c <HAL_GPIO_WritePin+0x20>
 8003a62:	f44f 71ea 	mov.w	r1, #468	@ 0x1d4
 8003a66:	480e      	ldr	r0, [pc, #56]	@ (8003aa0 <HAL_GPIO_WritePin+0x54>)
 8003a68:	f7fe f9ba 	bl	8001de0 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8003a6c:	787b      	ldrb	r3, [r7, #1]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d007      	beq.n	8003a82 <HAL_GPIO_WritePin+0x36>
 8003a72:	787b      	ldrb	r3, [r7, #1]
 8003a74:	2b01      	cmp	r3, #1
 8003a76:	d004      	beq.n	8003a82 <HAL_GPIO_WritePin+0x36>
 8003a78:	f240 11d5 	movw	r1, #469	@ 0x1d5
 8003a7c:	4808      	ldr	r0, [pc, #32]	@ (8003aa0 <HAL_GPIO_WritePin+0x54>)
 8003a7e:	f7fe f9af 	bl	8001de0 <assert_failed>

  if (PinState != GPIO_PIN_RESET)
 8003a82:	787b      	ldrb	r3, [r7, #1]
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d003      	beq.n	8003a90 <HAL_GPIO_WritePin+0x44>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003a88:	887a      	ldrh	r2, [r7, #2]
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003a8e:	e003      	b.n	8003a98 <HAL_GPIO_WritePin+0x4c>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003a90:	887b      	ldrh	r3, [r7, #2]
 8003a92:	041a      	lsls	r2, r3, #16
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	611a      	str	r2, [r3, #16]
}
 8003a98:	bf00      	nop
 8003a9a:	3708      	adds	r7, #8
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	bd80      	pop	{r7, pc}
 8003aa0:	080110a4 	.word	0x080110a4

08003aa4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b084      	sub	sp, #16
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
 8003aac:	460b      	mov	r3, r1
 8003aae:	807b      	strh	r3, [r7, #2]
  uint32_t odr;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8003ab0:	887b      	ldrh	r3, [r7, #2]
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d104      	bne.n	8003ac0 <HAL_GPIO_TogglePin+0x1c>
 8003ab6:	f44f 71f6 	mov.w	r1, #492	@ 0x1ec
 8003aba:	480a      	ldr	r0, [pc, #40]	@ (8003ae4 <HAL_GPIO_TogglePin+0x40>)
 8003abc:	f7fe f990 	bl	8001de0 <assert_failed>

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	68db      	ldr	r3, [r3, #12]
 8003ac4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003ac6:	887a      	ldrh	r2, [r7, #2]
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	4013      	ands	r3, r2
 8003acc:	041a      	lsls	r2, r3, #16
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	43d9      	mvns	r1, r3
 8003ad2:	887b      	ldrh	r3, [r7, #2]
 8003ad4:	400b      	ands	r3, r1
 8003ad6:	431a      	orrs	r2, r3
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	611a      	str	r2, [r3, #16]
}
 8003adc:	bf00      	nop
 8003ade:	3710      	adds	r7, #16
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	bd80      	pop	{r7, pc}
 8003ae4:	080110a4 	.word	0x080110a4

08003ae8 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003ae8:	b480      	push	{r7}
 8003aea:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8003aec:	4b03      	ldr	r3, [pc, #12]	@ (8003afc <HAL_PWR_EnableBkUpAccess+0x14>)
 8003aee:	2201      	movs	r2, #1
 8003af0:	601a      	str	r2, [r3, #0]
}
 8003af2:	bf00      	nop
 8003af4:	46bd      	mov	sp, r7
 8003af6:	bc80      	pop	{r7}
 8003af8:	4770      	bx	lr
 8003afa:	bf00      	nop
 8003afc:	420e0020 	.word	0x420e0020

08003b00 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b086      	sub	sp, #24
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d101      	bne.n	8003b12 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003b0e:	2301      	movs	r3, #1
 8003b10:	e35a      	b.n	80041c8 <HAL_RCC_OscConfig+0x6c8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d01c      	beq.n	8003b54 <HAL_RCC_OscConfig+0x54>
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f003 0301 	and.w	r3, r3, #1
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d116      	bne.n	8003b54 <HAL_RCC_OscConfig+0x54>
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f003 0302 	and.w	r3, r3, #2
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d110      	bne.n	8003b54 <HAL_RCC_OscConfig+0x54>
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f003 0308 	and.w	r3, r3, #8
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d10a      	bne.n	8003b54 <HAL_RCC_OscConfig+0x54>
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f003 0304 	and.w	r3, r3, #4
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d104      	bne.n	8003b54 <HAL_RCC_OscConfig+0x54>
 8003b4a:	f240 1167 	movw	r1, #359	@ 0x167
 8003b4e:	488f      	ldr	r0, [pc, #572]	@ (8003d8c <HAL_RCC_OscConfig+0x28c>)
 8003b50:	f7fe f946 	bl	8001de0 <assert_failed>

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f003 0301 	and.w	r3, r3, #1
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	f000 809a 	beq.w	8003c96 <HAL_RCC_OscConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	685b      	ldr	r3, [r3, #4]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d00e      	beq.n	8003b88 <HAL_RCC_OscConfig+0x88>
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	685b      	ldr	r3, [r3, #4]
 8003b6e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b72:	d009      	beq.n	8003b88 <HAL_RCC_OscConfig+0x88>
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	685b      	ldr	r3, [r3, #4]
 8003b78:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003b7c:	d004      	beq.n	8003b88 <HAL_RCC_OscConfig+0x88>
 8003b7e:	f240 116d 	movw	r1, #365	@ 0x16d
 8003b82:	4882      	ldr	r0, [pc, #520]	@ (8003d8c <HAL_RCC_OscConfig+0x28c>)
 8003b84:	f7fe f92c 	bl	8001de0 <assert_failed>

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003b88:	4b81      	ldr	r3, [pc, #516]	@ (8003d90 <HAL_RCC_OscConfig+0x290>)
 8003b8a:	685b      	ldr	r3, [r3, #4]
 8003b8c:	f003 030c 	and.w	r3, r3, #12
 8003b90:	2b04      	cmp	r3, #4
 8003b92:	d00c      	beq.n	8003bae <HAL_RCC_OscConfig+0xae>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003b94:	4b7e      	ldr	r3, [pc, #504]	@ (8003d90 <HAL_RCC_OscConfig+0x290>)
 8003b96:	685b      	ldr	r3, [r3, #4]
 8003b98:	f003 030c 	and.w	r3, r3, #12
 8003b9c:	2b08      	cmp	r3, #8
 8003b9e:	d112      	bne.n	8003bc6 <HAL_RCC_OscConfig+0xc6>
 8003ba0:	4b7b      	ldr	r3, [pc, #492]	@ (8003d90 <HAL_RCC_OscConfig+0x290>)
 8003ba2:	685b      	ldr	r3, [r3, #4]
 8003ba4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003ba8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003bac:	d10b      	bne.n	8003bc6 <HAL_RCC_OscConfig+0xc6>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003bae:	4b78      	ldr	r3, [pc, #480]	@ (8003d90 <HAL_RCC_OscConfig+0x290>)
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d06c      	beq.n	8003c94 <HAL_RCC_OscConfig+0x194>
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	685b      	ldr	r3, [r3, #4]
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d168      	bne.n	8003c94 <HAL_RCC_OscConfig+0x194>
      {
        return HAL_ERROR;
 8003bc2:	2301      	movs	r3, #1
 8003bc4:	e300      	b.n	80041c8 <HAL_RCC_OscConfig+0x6c8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	685b      	ldr	r3, [r3, #4]
 8003bca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003bce:	d106      	bne.n	8003bde <HAL_RCC_OscConfig+0xde>
 8003bd0:	4b6f      	ldr	r3, [pc, #444]	@ (8003d90 <HAL_RCC_OscConfig+0x290>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	4a6e      	ldr	r2, [pc, #440]	@ (8003d90 <HAL_RCC_OscConfig+0x290>)
 8003bd6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003bda:	6013      	str	r3, [r2, #0]
 8003bdc:	e02e      	b.n	8003c3c <HAL_RCC_OscConfig+0x13c>
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	685b      	ldr	r3, [r3, #4]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d10c      	bne.n	8003c00 <HAL_RCC_OscConfig+0x100>
 8003be6:	4b6a      	ldr	r3, [pc, #424]	@ (8003d90 <HAL_RCC_OscConfig+0x290>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	4a69      	ldr	r2, [pc, #420]	@ (8003d90 <HAL_RCC_OscConfig+0x290>)
 8003bec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003bf0:	6013      	str	r3, [r2, #0]
 8003bf2:	4b67      	ldr	r3, [pc, #412]	@ (8003d90 <HAL_RCC_OscConfig+0x290>)
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	4a66      	ldr	r2, [pc, #408]	@ (8003d90 <HAL_RCC_OscConfig+0x290>)
 8003bf8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003bfc:	6013      	str	r3, [r2, #0]
 8003bfe:	e01d      	b.n	8003c3c <HAL_RCC_OscConfig+0x13c>
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	685b      	ldr	r3, [r3, #4]
 8003c04:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003c08:	d10c      	bne.n	8003c24 <HAL_RCC_OscConfig+0x124>
 8003c0a:	4b61      	ldr	r3, [pc, #388]	@ (8003d90 <HAL_RCC_OscConfig+0x290>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	4a60      	ldr	r2, [pc, #384]	@ (8003d90 <HAL_RCC_OscConfig+0x290>)
 8003c10:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003c14:	6013      	str	r3, [r2, #0]
 8003c16:	4b5e      	ldr	r3, [pc, #376]	@ (8003d90 <HAL_RCC_OscConfig+0x290>)
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4a5d      	ldr	r2, [pc, #372]	@ (8003d90 <HAL_RCC_OscConfig+0x290>)
 8003c1c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c20:	6013      	str	r3, [r2, #0]
 8003c22:	e00b      	b.n	8003c3c <HAL_RCC_OscConfig+0x13c>
 8003c24:	4b5a      	ldr	r3, [pc, #360]	@ (8003d90 <HAL_RCC_OscConfig+0x290>)
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	4a59      	ldr	r2, [pc, #356]	@ (8003d90 <HAL_RCC_OscConfig+0x290>)
 8003c2a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c2e:	6013      	str	r3, [r2, #0]
 8003c30:	4b57      	ldr	r3, [pc, #348]	@ (8003d90 <HAL_RCC_OscConfig+0x290>)
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	4a56      	ldr	r2, [pc, #344]	@ (8003d90 <HAL_RCC_OscConfig+0x290>)
 8003c36:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003c3a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	685b      	ldr	r3, [r3, #4]
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d013      	beq.n	8003c6c <HAL_RCC_OscConfig+0x16c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c44:	f7fe fdb0 	bl	80027a8 <HAL_GetTick>
 8003c48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c4a:	e008      	b.n	8003c5e <HAL_RCC_OscConfig+0x15e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c4c:	f7fe fdac 	bl	80027a8 <HAL_GetTick>
 8003c50:	4602      	mov	r2, r0
 8003c52:	693b      	ldr	r3, [r7, #16]
 8003c54:	1ad3      	subs	r3, r2, r3
 8003c56:	2b64      	cmp	r3, #100	@ 0x64
 8003c58:	d901      	bls.n	8003c5e <HAL_RCC_OscConfig+0x15e>
          {
            return HAL_TIMEOUT;
 8003c5a:	2303      	movs	r3, #3
 8003c5c:	e2b4      	b.n	80041c8 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c5e:	4b4c      	ldr	r3, [pc, #304]	@ (8003d90 <HAL_RCC_OscConfig+0x290>)
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d0f0      	beq.n	8003c4c <HAL_RCC_OscConfig+0x14c>
 8003c6a:	e014      	b.n	8003c96 <HAL_RCC_OscConfig+0x196>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c6c:	f7fe fd9c 	bl	80027a8 <HAL_GetTick>
 8003c70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c72:	e008      	b.n	8003c86 <HAL_RCC_OscConfig+0x186>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c74:	f7fe fd98 	bl	80027a8 <HAL_GetTick>
 8003c78:	4602      	mov	r2, r0
 8003c7a:	693b      	ldr	r3, [r7, #16]
 8003c7c:	1ad3      	subs	r3, r2, r3
 8003c7e:	2b64      	cmp	r3, #100	@ 0x64
 8003c80:	d901      	bls.n	8003c86 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003c82:	2303      	movs	r3, #3
 8003c84:	e2a0      	b.n	80041c8 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c86:	4b42      	ldr	r3, [pc, #264]	@ (8003d90 <HAL_RCC_OscConfig+0x290>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d1f0      	bne.n	8003c74 <HAL_RCC_OscConfig+0x174>
 8003c92:	e000      	b.n	8003c96 <HAL_RCC_OscConfig+0x196>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c94:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f003 0302 	and.w	r3, r3, #2
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	f000 8080 	beq.w	8003da4 <HAL_RCC_OscConfig+0x2a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	691b      	ldr	r3, [r3, #16]
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d008      	beq.n	8003cbe <HAL_RCC_OscConfig+0x1be>
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	691b      	ldr	r3, [r3, #16]
 8003cb0:	2b01      	cmp	r3, #1
 8003cb2:	d004      	beq.n	8003cbe <HAL_RCC_OscConfig+0x1be>
 8003cb4:	f240 11a1 	movw	r1, #417	@ 0x1a1
 8003cb8:	4834      	ldr	r0, [pc, #208]	@ (8003d8c <HAL_RCC_OscConfig+0x28c>)
 8003cba:	f7fe f891 	bl	8001de0 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	695b      	ldr	r3, [r3, #20]
 8003cc2:	2b1f      	cmp	r3, #31
 8003cc4:	d904      	bls.n	8003cd0 <HAL_RCC_OscConfig+0x1d0>
 8003cc6:	f44f 71d1 	mov.w	r1, #418	@ 0x1a2
 8003cca:	4830      	ldr	r0, [pc, #192]	@ (8003d8c <HAL_RCC_OscConfig+0x28c>)
 8003ccc:	f7fe f888 	bl	8001de0 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003cd0:	4b2f      	ldr	r3, [pc, #188]	@ (8003d90 <HAL_RCC_OscConfig+0x290>)
 8003cd2:	685b      	ldr	r3, [r3, #4]
 8003cd4:	f003 030c 	and.w	r3, r3, #12
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d00b      	beq.n	8003cf4 <HAL_RCC_OscConfig+0x1f4>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003cdc:	4b2c      	ldr	r3, [pc, #176]	@ (8003d90 <HAL_RCC_OscConfig+0x290>)
 8003cde:	685b      	ldr	r3, [r3, #4]
 8003ce0:	f003 030c 	and.w	r3, r3, #12
 8003ce4:	2b08      	cmp	r3, #8
 8003ce6:	d11c      	bne.n	8003d22 <HAL_RCC_OscConfig+0x222>
 8003ce8:	4b29      	ldr	r3, [pc, #164]	@ (8003d90 <HAL_RCC_OscConfig+0x290>)
 8003cea:	685b      	ldr	r3, [r3, #4]
 8003cec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d116      	bne.n	8003d22 <HAL_RCC_OscConfig+0x222>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003cf4:	4b26      	ldr	r3, [pc, #152]	@ (8003d90 <HAL_RCC_OscConfig+0x290>)
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f003 0302 	and.w	r3, r3, #2
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d005      	beq.n	8003d0c <HAL_RCC_OscConfig+0x20c>
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	691b      	ldr	r3, [r3, #16]
 8003d04:	2b01      	cmp	r3, #1
 8003d06:	d001      	beq.n	8003d0c <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 8003d08:	2301      	movs	r3, #1
 8003d0a:	e25d      	b.n	80041c8 <HAL_RCC_OscConfig+0x6c8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d0c:	4b20      	ldr	r3, [pc, #128]	@ (8003d90 <HAL_RCC_OscConfig+0x290>)
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	695b      	ldr	r3, [r3, #20]
 8003d18:	00db      	lsls	r3, r3, #3
 8003d1a:	491d      	ldr	r1, [pc, #116]	@ (8003d90 <HAL_RCC_OscConfig+0x290>)
 8003d1c:	4313      	orrs	r3, r2
 8003d1e:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d20:	e040      	b.n	8003da4 <HAL_RCC_OscConfig+0x2a4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	691b      	ldr	r3, [r3, #16]
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d020      	beq.n	8003d6c <HAL_RCC_OscConfig+0x26c>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003d2a:	4b1a      	ldr	r3, [pc, #104]	@ (8003d94 <HAL_RCC_OscConfig+0x294>)
 8003d2c:	2201      	movs	r2, #1
 8003d2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d30:	f7fe fd3a 	bl	80027a8 <HAL_GetTick>
 8003d34:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d36:	e008      	b.n	8003d4a <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d38:	f7fe fd36 	bl	80027a8 <HAL_GetTick>
 8003d3c:	4602      	mov	r2, r0
 8003d3e:	693b      	ldr	r3, [r7, #16]
 8003d40:	1ad3      	subs	r3, r2, r3
 8003d42:	2b02      	cmp	r3, #2
 8003d44:	d901      	bls.n	8003d4a <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 8003d46:	2303      	movs	r3, #3
 8003d48:	e23e      	b.n	80041c8 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d4a:	4b11      	ldr	r3, [pc, #68]	@ (8003d90 <HAL_RCC_OscConfig+0x290>)
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f003 0302 	and.w	r3, r3, #2
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d0f0      	beq.n	8003d38 <HAL_RCC_OscConfig+0x238>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d56:	4b0e      	ldr	r3, [pc, #56]	@ (8003d90 <HAL_RCC_OscConfig+0x290>)
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	695b      	ldr	r3, [r3, #20]
 8003d62:	00db      	lsls	r3, r3, #3
 8003d64:	490a      	ldr	r1, [pc, #40]	@ (8003d90 <HAL_RCC_OscConfig+0x290>)
 8003d66:	4313      	orrs	r3, r2
 8003d68:	600b      	str	r3, [r1, #0]
 8003d6a:	e01b      	b.n	8003da4 <HAL_RCC_OscConfig+0x2a4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d6c:	4b09      	ldr	r3, [pc, #36]	@ (8003d94 <HAL_RCC_OscConfig+0x294>)
 8003d6e:	2200      	movs	r2, #0
 8003d70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d72:	f7fe fd19 	bl	80027a8 <HAL_GetTick>
 8003d76:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d78:	e00e      	b.n	8003d98 <HAL_RCC_OscConfig+0x298>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d7a:	f7fe fd15 	bl	80027a8 <HAL_GetTick>
 8003d7e:	4602      	mov	r2, r0
 8003d80:	693b      	ldr	r3, [r7, #16]
 8003d82:	1ad3      	subs	r3, r2, r3
 8003d84:	2b02      	cmp	r3, #2
 8003d86:	d907      	bls.n	8003d98 <HAL_RCC_OscConfig+0x298>
          {
            return HAL_TIMEOUT;
 8003d88:	2303      	movs	r3, #3
 8003d8a:	e21d      	b.n	80041c8 <HAL_RCC_OscConfig+0x6c8>
 8003d8c:	080110e0 	.word	0x080110e0
 8003d90:	40021000 	.word	0x40021000
 8003d94:	42420000 	.word	0x42420000
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d98:	4b7d      	ldr	r3, [pc, #500]	@ (8003f90 <HAL_RCC_OscConfig+0x490>)
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f003 0302 	and.w	r3, r3, #2
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d1ea      	bne.n	8003d7a <HAL_RCC_OscConfig+0x27a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f003 0308 	and.w	r3, r3, #8
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d040      	beq.n	8003e32 <HAL_RCC_OscConfig+0x332>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	699b      	ldr	r3, [r3, #24]
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d008      	beq.n	8003dca <HAL_RCC_OscConfig+0x2ca>
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	699b      	ldr	r3, [r3, #24]
 8003dbc:	2b01      	cmp	r3, #1
 8003dbe:	d004      	beq.n	8003dca <HAL_RCC_OscConfig+0x2ca>
 8003dc0:	f44f 71f1 	mov.w	r1, #482	@ 0x1e2
 8003dc4:	4873      	ldr	r0, [pc, #460]	@ (8003f94 <HAL_RCC_OscConfig+0x494>)
 8003dc6:	f7fe f80b 	bl	8001de0 <assert_failed>

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	699b      	ldr	r3, [r3, #24]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d019      	beq.n	8003e06 <HAL_RCC_OscConfig+0x306>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003dd2:	4b71      	ldr	r3, [pc, #452]	@ (8003f98 <HAL_RCC_OscConfig+0x498>)
 8003dd4:	2201      	movs	r2, #1
 8003dd6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003dd8:	f7fe fce6 	bl	80027a8 <HAL_GetTick>
 8003ddc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003dde:	e008      	b.n	8003df2 <HAL_RCC_OscConfig+0x2f2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003de0:	f7fe fce2 	bl	80027a8 <HAL_GetTick>
 8003de4:	4602      	mov	r2, r0
 8003de6:	693b      	ldr	r3, [r7, #16]
 8003de8:	1ad3      	subs	r3, r2, r3
 8003dea:	2b02      	cmp	r3, #2
 8003dec:	d901      	bls.n	8003df2 <HAL_RCC_OscConfig+0x2f2>
        {
          return HAL_TIMEOUT;
 8003dee:	2303      	movs	r3, #3
 8003df0:	e1ea      	b.n	80041c8 <HAL_RCC_OscConfig+0x6c8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003df2:	4b67      	ldr	r3, [pc, #412]	@ (8003f90 <HAL_RCC_OscConfig+0x490>)
 8003df4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003df6:	f003 0302 	and.w	r3, r3, #2
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d0f0      	beq.n	8003de0 <HAL_RCC_OscConfig+0x2e0>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003dfe:	2001      	movs	r0, #1
 8003e00:	f000 fc0c 	bl	800461c <RCC_Delay>
 8003e04:	e015      	b.n	8003e32 <HAL_RCC_OscConfig+0x332>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003e06:	4b64      	ldr	r3, [pc, #400]	@ (8003f98 <HAL_RCC_OscConfig+0x498>)
 8003e08:	2200      	movs	r2, #0
 8003e0a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e0c:	f7fe fccc 	bl	80027a8 <HAL_GetTick>
 8003e10:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e12:	e008      	b.n	8003e26 <HAL_RCC_OscConfig+0x326>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e14:	f7fe fcc8 	bl	80027a8 <HAL_GetTick>
 8003e18:	4602      	mov	r2, r0
 8003e1a:	693b      	ldr	r3, [r7, #16]
 8003e1c:	1ad3      	subs	r3, r2, r3
 8003e1e:	2b02      	cmp	r3, #2
 8003e20:	d901      	bls.n	8003e26 <HAL_RCC_OscConfig+0x326>
        {
          return HAL_TIMEOUT;
 8003e22:	2303      	movs	r3, #3
 8003e24:	e1d0      	b.n	80041c8 <HAL_RCC_OscConfig+0x6c8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e26:	4b5a      	ldr	r3, [pc, #360]	@ (8003f90 <HAL_RCC_OscConfig+0x490>)
 8003e28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e2a:	f003 0302 	and.w	r3, r3, #2
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d1f0      	bne.n	8003e14 <HAL_RCC_OscConfig+0x314>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f003 0304 	and.w	r3, r3, #4
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	f000 80bf 	beq.w	8003fbe <HAL_RCC_OscConfig+0x4be>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e40:	2300      	movs	r3, #0
 8003e42:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	68db      	ldr	r3, [r3, #12]
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d00c      	beq.n	8003e66 <HAL_RCC_OscConfig+0x366>
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	68db      	ldr	r3, [r3, #12]
 8003e50:	2b01      	cmp	r3, #1
 8003e52:	d008      	beq.n	8003e66 <HAL_RCC_OscConfig+0x366>
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	68db      	ldr	r3, [r3, #12]
 8003e58:	2b05      	cmp	r3, #5
 8003e5a:	d004      	beq.n	8003e66 <HAL_RCC_OscConfig+0x366>
 8003e5c:	f240 2111 	movw	r1, #529	@ 0x211
 8003e60:	484c      	ldr	r0, [pc, #304]	@ (8003f94 <HAL_RCC_OscConfig+0x494>)
 8003e62:	f7fd ffbd 	bl	8001de0 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e66:	4b4a      	ldr	r3, [pc, #296]	@ (8003f90 <HAL_RCC_OscConfig+0x490>)
 8003e68:	69db      	ldr	r3, [r3, #28]
 8003e6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d10d      	bne.n	8003e8e <HAL_RCC_OscConfig+0x38e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e72:	4b47      	ldr	r3, [pc, #284]	@ (8003f90 <HAL_RCC_OscConfig+0x490>)
 8003e74:	69db      	ldr	r3, [r3, #28]
 8003e76:	4a46      	ldr	r2, [pc, #280]	@ (8003f90 <HAL_RCC_OscConfig+0x490>)
 8003e78:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e7c:	61d3      	str	r3, [r2, #28]
 8003e7e:	4b44      	ldr	r3, [pc, #272]	@ (8003f90 <HAL_RCC_OscConfig+0x490>)
 8003e80:	69db      	ldr	r3, [r3, #28]
 8003e82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e86:	60bb      	str	r3, [r7, #8]
 8003e88:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e8e:	4b43      	ldr	r3, [pc, #268]	@ (8003f9c <HAL_RCC_OscConfig+0x49c>)
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d118      	bne.n	8003ecc <HAL_RCC_OscConfig+0x3cc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003e9a:	4b40      	ldr	r3, [pc, #256]	@ (8003f9c <HAL_RCC_OscConfig+0x49c>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	4a3f      	ldr	r2, [pc, #252]	@ (8003f9c <HAL_RCC_OscConfig+0x49c>)
 8003ea0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ea4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ea6:	f7fe fc7f 	bl	80027a8 <HAL_GetTick>
 8003eaa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003eac:	e008      	b.n	8003ec0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003eae:	f7fe fc7b 	bl	80027a8 <HAL_GetTick>
 8003eb2:	4602      	mov	r2, r0
 8003eb4:	693b      	ldr	r3, [r7, #16]
 8003eb6:	1ad3      	subs	r3, r2, r3
 8003eb8:	2b64      	cmp	r3, #100	@ 0x64
 8003eba:	d901      	bls.n	8003ec0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003ebc:	2303      	movs	r3, #3
 8003ebe:	e183      	b.n	80041c8 <HAL_RCC_OscConfig+0x6c8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ec0:	4b36      	ldr	r3, [pc, #216]	@ (8003f9c <HAL_RCC_OscConfig+0x49c>)
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d0f0      	beq.n	8003eae <HAL_RCC_OscConfig+0x3ae>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	68db      	ldr	r3, [r3, #12]
 8003ed0:	2b01      	cmp	r3, #1
 8003ed2:	d106      	bne.n	8003ee2 <HAL_RCC_OscConfig+0x3e2>
 8003ed4:	4b2e      	ldr	r3, [pc, #184]	@ (8003f90 <HAL_RCC_OscConfig+0x490>)
 8003ed6:	6a1b      	ldr	r3, [r3, #32]
 8003ed8:	4a2d      	ldr	r2, [pc, #180]	@ (8003f90 <HAL_RCC_OscConfig+0x490>)
 8003eda:	f043 0301 	orr.w	r3, r3, #1
 8003ede:	6213      	str	r3, [r2, #32]
 8003ee0:	e02d      	b.n	8003f3e <HAL_RCC_OscConfig+0x43e>
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	68db      	ldr	r3, [r3, #12]
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d10c      	bne.n	8003f04 <HAL_RCC_OscConfig+0x404>
 8003eea:	4b29      	ldr	r3, [pc, #164]	@ (8003f90 <HAL_RCC_OscConfig+0x490>)
 8003eec:	6a1b      	ldr	r3, [r3, #32]
 8003eee:	4a28      	ldr	r2, [pc, #160]	@ (8003f90 <HAL_RCC_OscConfig+0x490>)
 8003ef0:	f023 0301 	bic.w	r3, r3, #1
 8003ef4:	6213      	str	r3, [r2, #32]
 8003ef6:	4b26      	ldr	r3, [pc, #152]	@ (8003f90 <HAL_RCC_OscConfig+0x490>)
 8003ef8:	6a1b      	ldr	r3, [r3, #32]
 8003efa:	4a25      	ldr	r2, [pc, #148]	@ (8003f90 <HAL_RCC_OscConfig+0x490>)
 8003efc:	f023 0304 	bic.w	r3, r3, #4
 8003f00:	6213      	str	r3, [r2, #32]
 8003f02:	e01c      	b.n	8003f3e <HAL_RCC_OscConfig+0x43e>
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	68db      	ldr	r3, [r3, #12]
 8003f08:	2b05      	cmp	r3, #5
 8003f0a:	d10c      	bne.n	8003f26 <HAL_RCC_OscConfig+0x426>
 8003f0c:	4b20      	ldr	r3, [pc, #128]	@ (8003f90 <HAL_RCC_OscConfig+0x490>)
 8003f0e:	6a1b      	ldr	r3, [r3, #32]
 8003f10:	4a1f      	ldr	r2, [pc, #124]	@ (8003f90 <HAL_RCC_OscConfig+0x490>)
 8003f12:	f043 0304 	orr.w	r3, r3, #4
 8003f16:	6213      	str	r3, [r2, #32]
 8003f18:	4b1d      	ldr	r3, [pc, #116]	@ (8003f90 <HAL_RCC_OscConfig+0x490>)
 8003f1a:	6a1b      	ldr	r3, [r3, #32]
 8003f1c:	4a1c      	ldr	r2, [pc, #112]	@ (8003f90 <HAL_RCC_OscConfig+0x490>)
 8003f1e:	f043 0301 	orr.w	r3, r3, #1
 8003f22:	6213      	str	r3, [r2, #32]
 8003f24:	e00b      	b.n	8003f3e <HAL_RCC_OscConfig+0x43e>
 8003f26:	4b1a      	ldr	r3, [pc, #104]	@ (8003f90 <HAL_RCC_OscConfig+0x490>)
 8003f28:	6a1b      	ldr	r3, [r3, #32]
 8003f2a:	4a19      	ldr	r2, [pc, #100]	@ (8003f90 <HAL_RCC_OscConfig+0x490>)
 8003f2c:	f023 0301 	bic.w	r3, r3, #1
 8003f30:	6213      	str	r3, [r2, #32]
 8003f32:	4b17      	ldr	r3, [pc, #92]	@ (8003f90 <HAL_RCC_OscConfig+0x490>)
 8003f34:	6a1b      	ldr	r3, [r3, #32]
 8003f36:	4a16      	ldr	r2, [pc, #88]	@ (8003f90 <HAL_RCC_OscConfig+0x490>)
 8003f38:	f023 0304 	bic.w	r3, r3, #4
 8003f3c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	68db      	ldr	r3, [r3, #12]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d015      	beq.n	8003f72 <HAL_RCC_OscConfig+0x472>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f46:	f7fe fc2f 	bl	80027a8 <HAL_GetTick>
 8003f4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f4c:	e00a      	b.n	8003f64 <HAL_RCC_OscConfig+0x464>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f4e:	f7fe fc2b 	bl	80027a8 <HAL_GetTick>
 8003f52:	4602      	mov	r2, r0
 8003f54:	693b      	ldr	r3, [r7, #16]
 8003f56:	1ad3      	subs	r3, r2, r3
 8003f58:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f5c:	4293      	cmp	r3, r2
 8003f5e:	d901      	bls.n	8003f64 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8003f60:	2303      	movs	r3, #3
 8003f62:	e131      	b.n	80041c8 <HAL_RCC_OscConfig+0x6c8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f64:	4b0a      	ldr	r3, [pc, #40]	@ (8003f90 <HAL_RCC_OscConfig+0x490>)
 8003f66:	6a1b      	ldr	r3, [r3, #32]
 8003f68:	f003 0302 	and.w	r3, r3, #2
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d0ee      	beq.n	8003f4e <HAL_RCC_OscConfig+0x44e>
 8003f70:	e01c      	b.n	8003fac <HAL_RCC_OscConfig+0x4ac>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f72:	f7fe fc19 	bl	80027a8 <HAL_GetTick>
 8003f76:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f78:	e012      	b.n	8003fa0 <HAL_RCC_OscConfig+0x4a0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f7a:	f7fe fc15 	bl	80027a8 <HAL_GetTick>
 8003f7e:	4602      	mov	r2, r0
 8003f80:	693b      	ldr	r3, [r7, #16]
 8003f82:	1ad3      	subs	r3, r2, r3
 8003f84:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f88:	4293      	cmp	r3, r2
 8003f8a:	d909      	bls.n	8003fa0 <HAL_RCC_OscConfig+0x4a0>
        {
          return HAL_TIMEOUT;
 8003f8c:	2303      	movs	r3, #3
 8003f8e:	e11b      	b.n	80041c8 <HAL_RCC_OscConfig+0x6c8>
 8003f90:	40021000 	.word	0x40021000
 8003f94:	080110e0 	.word	0x080110e0
 8003f98:	42420480 	.word	0x42420480
 8003f9c:	40007000 	.word	0x40007000
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003fa0:	4b8b      	ldr	r3, [pc, #556]	@ (80041d0 <HAL_RCC_OscConfig+0x6d0>)
 8003fa2:	6a1b      	ldr	r3, [r3, #32]
 8003fa4:	f003 0302 	and.w	r3, r3, #2
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d1e6      	bne.n	8003f7a <HAL_RCC_OscConfig+0x47a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003fac:	7dfb      	ldrb	r3, [r7, #23]
 8003fae:	2b01      	cmp	r3, #1
 8003fb0:	d105      	bne.n	8003fbe <HAL_RCC_OscConfig+0x4be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003fb2:	4b87      	ldr	r3, [pc, #540]	@ (80041d0 <HAL_RCC_OscConfig+0x6d0>)
 8003fb4:	69db      	ldr	r3, [r3, #28]
 8003fb6:	4a86      	ldr	r2, [pc, #536]	@ (80041d0 <HAL_RCC_OscConfig+0x6d0>)
 8003fb8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003fbc:	61d3      	str	r3, [r2, #28]
  }

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	69db      	ldr	r3, [r3, #28]
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d00c      	beq.n	8003fe0 <HAL_RCC_OscConfig+0x4e0>
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	69db      	ldr	r3, [r3, #28]
 8003fca:	2b01      	cmp	r3, #1
 8003fcc:	d008      	beq.n	8003fe0 <HAL_RCC_OscConfig+0x4e0>
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	69db      	ldr	r3, [r3, #28]
 8003fd2:	2b02      	cmp	r3, #2
 8003fd4:	d004      	beq.n	8003fe0 <HAL_RCC_OscConfig+0x4e0>
 8003fd6:	f240 21af 	movw	r1, #687	@ 0x2af
 8003fda:	487e      	ldr	r0, [pc, #504]	@ (80041d4 <HAL_RCC_OscConfig+0x6d4>)
 8003fdc:	f7fd ff00 	bl	8001de0 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	69db      	ldr	r3, [r3, #28]
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	f000 80ee 	beq.w	80041c6 <HAL_RCC_OscConfig+0x6c6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003fea:	4b79      	ldr	r3, [pc, #484]	@ (80041d0 <HAL_RCC_OscConfig+0x6d0>)
 8003fec:	685b      	ldr	r3, [r3, #4]
 8003fee:	f003 030c 	and.w	r3, r3, #12
 8003ff2:	2b08      	cmp	r3, #8
 8003ff4:	f000 80ce 	beq.w	8004194 <HAL_RCC_OscConfig+0x694>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	69db      	ldr	r3, [r3, #28]
 8003ffc:	2b02      	cmp	r3, #2
 8003ffe:	f040 80b2 	bne.w	8004166 <HAL_RCC_OscConfig+0x666>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6a1b      	ldr	r3, [r3, #32]
 8004006:	2b00      	cmp	r3, #0
 8004008:	d009      	beq.n	800401e <HAL_RCC_OscConfig+0x51e>
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	6a1b      	ldr	r3, [r3, #32]
 800400e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004012:	d004      	beq.n	800401e <HAL_RCC_OscConfig+0x51e>
 8004014:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8004018:	486e      	ldr	r0, [pc, #440]	@ (80041d4 <HAL_RCC_OscConfig+0x6d4>)
 800401a:	f7fd fee1 	bl	8001de0 <assert_failed>
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004022:	2b00      	cmp	r3, #0
 8004024:	d04a      	beq.n	80040bc <HAL_RCC_OscConfig+0x5bc>
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800402a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800402e:	d045      	beq.n	80040bc <HAL_RCC_OscConfig+0x5bc>
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004034:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004038:	d040      	beq.n	80040bc <HAL_RCC_OscConfig+0x5bc>
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800403e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004042:	d03b      	beq.n	80040bc <HAL_RCC_OscConfig+0x5bc>
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004048:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800404c:	d036      	beq.n	80040bc <HAL_RCC_OscConfig+0x5bc>
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004052:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8004056:	d031      	beq.n	80040bc <HAL_RCC_OscConfig+0x5bc>
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800405c:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8004060:	d02c      	beq.n	80040bc <HAL_RCC_OscConfig+0x5bc>
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004066:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 800406a:	d027      	beq.n	80040bc <HAL_RCC_OscConfig+0x5bc>
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004070:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004074:	d022      	beq.n	80040bc <HAL_RCC_OscConfig+0x5bc>
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800407a:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 800407e:	d01d      	beq.n	80040bc <HAL_RCC_OscConfig+0x5bc>
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004084:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8004088:	d018      	beq.n	80040bc <HAL_RCC_OscConfig+0x5bc>
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800408e:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8004092:	d013      	beq.n	80040bc <HAL_RCC_OscConfig+0x5bc>
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004098:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800409c:	d00e      	beq.n	80040bc <HAL_RCC_OscConfig+0x5bc>
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040a2:	f5b3 1f50 	cmp.w	r3, #3407872	@ 0x340000
 80040a6:	d009      	beq.n	80040bc <HAL_RCC_OscConfig+0x5bc>
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040ac:	f5b3 1f60 	cmp.w	r3, #3670016	@ 0x380000
 80040b0:	d004      	beq.n	80040bc <HAL_RCC_OscConfig+0x5bc>
 80040b2:	f240 21b9 	movw	r1, #697	@ 0x2b9
 80040b6:	4847      	ldr	r0, [pc, #284]	@ (80041d4 <HAL_RCC_OscConfig+0x6d4>)
 80040b8:	f7fd fe92 	bl	8001de0 <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80040bc:	4b46      	ldr	r3, [pc, #280]	@ (80041d8 <HAL_RCC_OscConfig+0x6d8>)
 80040be:	2200      	movs	r2, #0
 80040c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040c2:	f7fe fb71 	bl	80027a8 <HAL_GetTick>
 80040c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80040c8:	e008      	b.n	80040dc <HAL_RCC_OscConfig+0x5dc>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040ca:	f7fe fb6d 	bl	80027a8 <HAL_GetTick>
 80040ce:	4602      	mov	r2, r0
 80040d0:	693b      	ldr	r3, [r7, #16]
 80040d2:	1ad3      	subs	r3, r2, r3
 80040d4:	2b02      	cmp	r3, #2
 80040d6:	d901      	bls.n	80040dc <HAL_RCC_OscConfig+0x5dc>
          {
            return HAL_TIMEOUT;
 80040d8:	2303      	movs	r3, #3
 80040da:	e075      	b.n	80041c8 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80040dc:	4b3c      	ldr	r3, [pc, #240]	@ (80041d0 <HAL_RCC_OscConfig+0x6d0>)
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d1f0      	bne.n	80040ca <HAL_RCC_OscConfig+0x5ca>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6a1b      	ldr	r3, [r3, #32]
 80040ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80040f0:	d116      	bne.n	8004120 <HAL_RCC_OscConfig+0x620>
        {
          /* Check the parameter */
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	689b      	ldr	r3, [r3, #8]
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d009      	beq.n	800410e <HAL_RCC_OscConfig+0x60e>
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	689b      	ldr	r3, [r3, #8]
 80040fe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004102:	d004      	beq.n	800410e <HAL_RCC_OscConfig+0x60e>
 8004104:	f240 21cf 	movw	r1, #719	@ 0x2cf
 8004108:	4832      	ldr	r0, [pc, #200]	@ (80041d4 <HAL_RCC_OscConfig+0x6d4>)
 800410a:	f7fd fe69 	bl	8001de0 <assert_failed>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800410e:	4b30      	ldr	r3, [pc, #192]	@ (80041d0 <HAL_RCC_OscConfig+0x6d0>)
 8004110:	685b      	ldr	r3, [r3, #4]
 8004112:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	689b      	ldr	r3, [r3, #8]
 800411a:	492d      	ldr	r1, [pc, #180]	@ (80041d0 <HAL_RCC_OscConfig+0x6d0>)
 800411c:	4313      	orrs	r3, r2
 800411e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004120:	4b2b      	ldr	r3, [pc, #172]	@ (80041d0 <HAL_RCC_OscConfig+0x6d0>)
 8004122:	685b      	ldr	r3, [r3, #4]
 8004124:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6a19      	ldr	r1, [r3, #32]
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004130:	430b      	orrs	r3, r1
 8004132:	4927      	ldr	r1, [pc, #156]	@ (80041d0 <HAL_RCC_OscConfig+0x6d0>)
 8004134:	4313      	orrs	r3, r2
 8004136:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004138:	4b27      	ldr	r3, [pc, #156]	@ (80041d8 <HAL_RCC_OscConfig+0x6d8>)
 800413a:	2201      	movs	r2, #1
 800413c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800413e:	f7fe fb33 	bl	80027a8 <HAL_GetTick>
 8004142:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004144:	e008      	b.n	8004158 <HAL_RCC_OscConfig+0x658>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004146:	f7fe fb2f 	bl	80027a8 <HAL_GetTick>
 800414a:	4602      	mov	r2, r0
 800414c:	693b      	ldr	r3, [r7, #16]
 800414e:	1ad3      	subs	r3, r2, r3
 8004150:	2b02      	cmp	r3, #2
 8004152:	d901      	bls.n	8004158 <HAL_RCC_OscConfig+0x658>
          {
            return HAL_TIMEOUT;
 8004154:	2303      	movs	r3, #3
 8004156:	e037      	b.n	80041c8 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004158:	4b1d      	ldr	r3, [pc, #116]	@ (80041d0 <HAL_RCC_OscConfig+0x6d0>)
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004160:	2b00      	cmp	r3, #0
 8004162:	d0f0      	beq.n	8004146 <HAL_RCC_OscConfig+0x646>
 8004164:	e02f      	b.n	80041c6 <HAL_RCC_OscConfig+0x6c6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004166:	4b1c      	ldr	r3, [pc, #112]	@ (80041d8 <HAL_RCC_OscConfig+0x6d8>)
 8004168:	2200      	movs	r2, #0
 800416a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800416c:	f7fe fb1c 	bl	80027a8 <HAL_GetTick>
 8004170:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004172:	e008      	b.n	8004186 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004174:	f7fe fb18 	bl	80027a8 <HAL_GetTick>
 8004178:	4602      	mov	r2, r0
 800417a:	693b      	ldr	r3, [r7, #16]
 800417c:	1ad3      	subs	r3, r2, r3
 800417e:	2b02      	cmp	r3, #2
 8004180:	d901      	bls.n	8004186 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8004182:	2303      	movs	r3, #3
 8004184:	e020      	b.n	80041c8 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004186:	4b12      	ldr	r3, [pc, #72]	@ (80041d0 <HAL_RCC_OscConfig+0x6d0>)
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800418e:	2b00      	cmp	r3, #0
 8004190:	d1f0      	bne.n	8004174 <HAL_RCC_OscConfig+0x674>
 8004192:	e018      	b.n	80041c6 <HAL_RCC_OscConfig+0x6c6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	69db      	ldr	r3, [r3, #28]
 8004198:	2b01      	cmp	r3, #1
 800419a:	d101      	bne.n	80041a0 <HAL_RCC_OscConfig+0x6a0>
      {
        return HAL_ERROR;
 800419c:	2301      	movs	r3, #1
 800419e:	e013      	b.n	80041c8 <HAL_RCC_OscConfig+0x6c8>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80041a0:	4b0b      	ldr	r3, [pc, #44]	@ (80041d0 <HAL_RCC_OscConfig+0x6d0>)
 80041a2:	685b      	ldr	r3, [r3, #4]
 80041a4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	6a1b      	ldr	r3, [r3, #32]
 80041b0:	429a      	cmp	r2, r3
 80041b2:	d106      	bne.n	80041c2 <HAL_RCC_OscConfig+0x6c2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041be:	429a      	cmp	r2, r3
 80041c0:	d001      	beq.n	80041c6 <HAL_RCC_OscConfig+0x6c6>
        {
          return HAL_ERROR;
 80041c2:	2301      	movs	r3, #1
 80041c4:	e000      	b.n	80041c8 <HAL_RCC_OscConfig+0x6c8>
        }
      }
    }
  }

  return HAL_OK;
 80041c6:	2300      	movs	r3, #0
}
 80041c8:	4618      	mov	r0, r3
 80041ca:	3718      	adds	r7, #24
 80041cc:	46bd      	mov	sp, r7
 80041ce:	bd80      	pop	{r7, pc}
 80041d0:	40021000 	.word	0x40021000
 80041d4:	080110e0 	.word	0x080110e0
 80041d8:	42420060 	.word	0x42420060

080041dc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80041dc:	b580      	push	{r7, lr}
 80041de:	b084      	sub	sp, #16
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	6078      	str	r0, [r7, #4]
 80041e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d101      	bne.n	80041f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80041ec:	2301      	movs	r3, #1
 80041ee:	e176      	b.n	80044de <HAL_RCC_ClockConfig+0x302>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f003 0301 	and.w	r3, r3, #1
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d116      	bne.n	800422a <HAL_RCC_ClockConfig+0x4e>
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f003 0302 	and.w	r3, r3, #2
 8004204:	2b00      	cmp	r3, #0
 8004206:	d110      	bne.n	800422a <HAL_RCC_ClockConfig+0x4e>
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f003 0304 	and.w	r3, r3, #4
 8004210:	2b00      	cmp	r3, #0
 8004212:	d10a      	bne.n	800422a <HAL_RCC_ClockConfig+0x4e>
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f003 0308 	and.w	r3, r3, #8
 800421c:	2b00      	cmp	r3, #0
 800421e:	d104      	bne.n	800422a <HAL_RCC_ClockConfig+0x4e>
 8004220:	f44f 714e 	mov.w	r1, #824	@ 0x338
 8004224:	4874      	ldr	r0, [pc, #464]	@ (80043f8 <HAL_RCC_ClockConfig+0x21c>)
 8004226:	f7fd fddb 	bl	8001de0 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 800422a:	683b      	ldr	r3, [r7, #0]
 800422c:	2b00      	cmp	r3, #0
 800422e:	d00a      	beq.n	8004246 <HAL_RCC_ClockConfig+0x6a>
 8004230:	683b      	ldr	r3, [r7, #0]
 8004232:	2b01      	cmp	r3, #1
 8004234:	d007      	beq.n	8004246 <HAL_RCC_ClockConfig+0x6a>
 8004236:	683b      	ldr	r3, [r7, #0]
 8004238:	2b02      	cmp	r3, #2
 800423a:	d004      	beq.n	8004246 <HAL_RCC_ClockConfig+0x6a>
 800423c:	f240 3139 	movw	r1, #825	@ 0x339
 8004240:	486d      	ldr	r0, [pc, #436]	@ (80043f8 <HAL_RCC_ClockConfig+0x21c>)
 8004242:	f7fd fdcd 	bl	8001de0 <assert_failed>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004246:	4b6d      	ldr	r3, [pc, #436]	@ (80043fc <HAL_RCC_ClockConfig+0x220>)
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f003 0307 	and.w	r3, r3, #7
 800424e:	683a      	ldr	r2, [r7, #0]
 8004250:	429a      	cmp	r2, r3
 8004252:	d910      	bls.n	8004276 <HAL_RCC_ClockConfig+0x9a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004254:	4b69      	ldr	r3, [pc, #420]	@ (80043fc <HAL_RCC_ClockConfig+0x220>)
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f023 0207 	bic.w	r2, r3, #7
 800425c:	4967      	ldr	r1, [pc, #412]	@ (80043fc <HAL_RCC_ClockConfig+0x220>)
 800425e:	683b      	ldr	r3, [r7, #0]
 8004260:	4313      	orrs	r3, r2
 8004262:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004264:	4b65      	ldr	r3, [pc, #404]	@ (80043fc <HAL_RCC_ClockConfig+0x220>)
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f003 0307 	and.w	r3, r3, #7
 800426c:	683a      	ldr	r2, [r7, #0]
 800426e:	429a      	cmp	r2, r3
 8004270:	d001      	beq.n	8004276 <HAL_RCC_ClockConfig+0x9a>
  {
    return HAL_ERROR;
 8004272:	2301      	movs	r3, #1
 8004274:	e133      	b.n	80044de <HAL_RCC_ClockConfig+0x302>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f003 0302 	and.w	r3, r3, #2
 800427e:	2b00      	cmp	r3, #0
 8004280:	d049      	beq.n	8004316 <HAL_RCC_ClockConfig+0x13a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f003 0304 	and.w	r3, r3, #4
 800428a:	2b00      	cmp	r3, #0
 800428c:	d005      	beq.n	800429a <HAL_RCC_ClockConfig+0xbe>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800428e:	4b5c      	ldr	r3, [pc, #368]	@ (8004400 <HAL_RCC_ClockConfig+0x224>)
 8004290:	685b      	ldr	r3, [r3, #4]
 8004292:	4a5b      	ldr	r2, [pc, #364]	@ (8004400 <HAL_RCC_ClockConfig+0x224>)
 8004294:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004298:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f003 0308 	and.w	r3, r3, #8
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d005      	beq.n	80042b2 <HAL_RCC_ClockConfig+0xd6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80042a6:	4b56      	ldr	r3, [pc, #344]	@ (8004400 <HAL_RCC_ClockConfig+0x224>)
 80042a8:	685b      	ldr	r3, [r3, #4]
 80042aa:	4a55      	ldr	r2, [pc, #340]	@ (8004400 <HAL_RCC_ClockConfig+0x224>)
 80042ac:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80042b0:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	689b      	ldr	r3, [r3, #8]
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d024      	beq.n	8004304 <HAL_RCC_ClockConfig+0x128>
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	689b      	ldr	r3, [r3, #8]
 80042be:	2b80      	cmp	r3, #128	@ 0x80
 80042c0:	d020      	beq.n	8004304 <HAL_RCC_ClockConfig+0x128>
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	689b      	ldr	r3, [r3, #8]
 80042c6:	2b90      	cmp	r3, #144	@ 0x90
 80042c8:	d01c      	beq.n	8004304 <HAL_RCC_ClockConfig+0x128>
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	689b      	ldr	r3, [r3, #8]
 80042ce:	2ba0      	cmp	r3, #160	@ 0xa0
 80042d0:	d018      	beq.n	8004304 <HAL_RCC_ClockConfig+0x128>
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	689b      	ldr	r3, [r3, #8]
 80042d6:	2bb0      	cmp	r3, #176	@ 0xb0
 80042d8:	d014      	beq.n	8004304 <HAL_RCC_ClockConfig+0x128>
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	689b      	ldr	r3, [r3, #8]
 80042de:	2bc0      	cmp	r3, #192	@ 0xc0
 80042e0:	d010      	beq.n	8004304 <HAL_RCC_ClockConfig+0x128>
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	689b      	ldr	r3, [r3, #8]
 80042e6:	2bd0      	cmp	r3, #208	@ 0xd0
 80042e8:	d00c      	beq.n	8004304 <HAL_RCC_ClockConfig+0x128>
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	689b      	ldr	r3, [r3, #8]
 80042ee:	2be0      	cmp	r3, #224	@ 0xe0
 80042f0:	d008      	beq.n	8004304 <HAL_RCC_ClockConfig+0x128>
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	689b      	ldr	r3, [r3, #8]
 80042f6:	2bf0      	cmp	r3, #240	@ 0xf0
 80042f8:	d004      	beq.n	8004304 <HAL_RCC_ClockConfig+0x128>
 80042fa:	f240 315f 	movw	r1, #863	@ 0x35f
 80042fe:	483e      	ldr	r0, [pc, #248]	@ (80043f8 <HAL_RCC_ClockConfig+0x21c>)
 8004300:	f7fd fd6e 	bl	8001de0 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004304:	4b3e      	ldr	r3, [pc, #248]	@ (8004400 <HAL_RCC_ClockConfig+0x224>)
 8004306:	685b      	ldr	r3, [r3, #4]
 8004308:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	689b      	ldr	r3, [r3, #8]
 8004310:	493b      	ldr	r1, [pc, #236]	@ (8004400 <HAL_RCC_ClockConfig+0x224>)
 8004312:	4313      	orrs	r3, r2
 8004314:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f003 0301 	and.w	r3, r3, #1
 800431e:	2b00      	cmp	r3, #0
 8004320:	d051      	beq.n	80043c6 <HAL_RCC_ClockConfig+0x1ea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	685b      	ldr	r3, [r3, #4]
 8004326:	2b00      	cmp	r3, #0
 8004328:	d00c      	beq.n	8004344 <HAL_RCC_ClockConfig+0x168>
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	685b      	ldr	r3, [r3, #4]
 800432e:	2b01      	cmp	r3, #1
 8004330:	d008      	beq.n	8004344 <HAL_RCC_ClockConfig+0x168>
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	685b      	ldr	r3, [r3, #4]
 8004336:	2b02      	cmp	r3, #2
 8004338:	d004      	beq.n	8004344 <HAL_RCC_ClockConfig+0x168>
 800433a:	f240 3166 	movw	r1, #870	@ 0x366
 800433e:	482e      	ldr	r0, [pc, #184]	@ (80043f8 <HAL_RCC_ClockConfig+0x21c>)
 8004340:	f7fd fd4e 	bl	8001de0 <assert_failed>

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	685b      	ldr	r3, [r3, #4]
 8004348:	2b01      	cmp	r3, #1
 800434a:	d107      	bne.n	800435c <HAL_RCC_ClockConfig+0x180>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800434c:	4b2c      	ldr	r3, [pc, #176]	@ (8004400 <HAL_RCC_ClockConfig+0x224>)
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004354:	2b00      	cmp	r3, #0
 8004356:	d115      	bne.n	8004384 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 8004358:	2301      	movs	r3, #1
 800435a:	e0c0      	b.n	80044de <HAL_RCC_ClockConfig+0x302>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	685b      	ldr	r3, [r3, #4]
 8004360:	2b02      	cmp	r3, #2
 8004362:	d107      	bne.n	8004374 <HAL_RCC_ClockConfig+0x198>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004364:	4b26      	ldr	r3, [pc, #152]	@ (8004400 <HAL_RCC_ClockConfig+0x224>)
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800436c:	2b00      	cmp	r3, #0
 800436e:	d109      	bne.n	8004384 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 8004370:	2301      	movs	r3, #1
 8004372:	e0b4      	b.n	80044de <HAL_RCC_ClockConfig+0x302>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004374:	4b22      	ldr	r3, [pc, #136]	@ (8004400 <HAL_RCC_ClockConfig+0x224>)
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f003 0302 	and.w	r3, r3, #2
 800437c:	2b00      	cmp	r3, #0
 800437e:	d101      	bne.n	8004384 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 8004380:	2301      	movs	r3, #1
 8004382:	e0ac      	b.n	80044de <HAL_RCC_ClockConfig+0x302>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004384:	4b1e      	ldr	r3, [pc, #120]	@ (8004400 <HAL_RCC_ClockConfig+0x224>)
 8004386:	685b      	ldr	r3, [r3, #4]
 8004388:	f023 0203 	bic.w	r2, r3, #3
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	685b      	ldr	r3, [r3, #4]
 8004390:	491b      	ldr	r1, [pc, #108]	@ (8004400 <HAL_RCC_ClockConfig+0x224>)
 8004392:	4313      	orrs	r3, r2
 8004394:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004396:	f7fe fa07 	bl	80027a8 <HAL_GetTick>
 800439a:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800439c:	e00a      	b.n	80043b4 <HAL_RCC_ClockConfig+0x1d8>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800439e:	f7fe fa03 	bl	80027a8 <HAL_GetTick>
 80043a2:	4602      	mov	r2, r0
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	1ad3      	subs	r3, r2, r3
 80043a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043ac:	4293      	cmp	r3, r2
 80043ae:	d901      	bls.n	80043b4 <HAL_RCC_ClockConfig+0x1d8>
      {
        return HAL_TIMEOUT;
 80043b0:	2303      	movs	r3, #3
 80043b2:	e094      	b.n	80044de <HAL_RCC_ClockConfig+0x302>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043b4:	4b12      	ldr	r3, [pc, #72]	@ (8004400 <HAL_RCC_ClockConfig+0x224>)
 80043b6:	685b      	ldr	r3, [r3, #4]
 80043b8:	f003 020c 	and.w	r2, r3, #12
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	685b      	ldr	r3, [r3, #4]
 80043c0:	009b      	lsls	r3, r3, #2
 80043c2:	429a      	cmp	r2, r3
 80043c4:	d1eb      	bne.n	800439e <HAL_RCC_ClockConfig+0x1c2>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80043c6:	4b0d      	ldr	r3, [pc, #52]	@ (80043fc <HAL_RCC_ClockConfig+0x220>)
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f003 0307 	and.w	r3, r3, #7
 80043ce:	683a      	ldr	r2, [r7, #0]
 80043d0:	429a      	cmp	r2, r3
 80043d2:	d217      	bcs.n	8004404 <HAL_RCC_ClockConfig+0x228>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043d4:	4b09      	ldr	r3, [pc, #36]	@ (80043fc <HAL_RCC_ClockConfig+0x220>)
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	f023 0207 	bic.w	r2, r3, #7
 80043dc:	4907      	ldr	r1, [pc, #28]	@ (80043fc <HAL_RCC_ClockConfig+0x220>)
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	4313      	orrs	r3, r2
 80043e2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80043e4:	4b05      	ldr	r3, [pc, #20]	@ (80043fc <HAL_RCC_ClockConfig+0x220>)
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f003 0307 	and.w	r3, r3, #7
 80043ec:	683a      	ldr	r2, [r7, #0]
 80043ee:	429a      	cmp	r2, r3
 80043f0:	d008      	beq.n	8004404 <HAL_RCC_ClockConfig+0x228>
  {
    return HAL_ERROR;
 80043f2:	2301      	movs	r3, #1
 80043f4:	e073      	b.n	80044de <HAL_RCC_ClockConfig+0x302>
 80043f6:	bf00      	nop
 80043f8:	080110e0 	.word	0x080110e0
 80043fc:	40022000 	.word	0x40022000
 8004400:	40021000 	.word	0x40021000
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f003 0304 	and.w	r3, r3, #4
 800440c:	2b00      	cmp	r3, #0
 800440e:	d025      	beq.n	800445c <HAL_RCC_ClockConfig+0x280>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	68db      	ldr	r3, [r3, #12]
 8004414:	2b00      	cmp	r3, #0
 8004416:	d018      	beq.n	800444a <HAL_RCC_ClockConfig+0x26e>
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	68db      	ldr	r3, [r3, #12]
 800441c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004420:	d013      	beq.n	800444a <HAL_RCC_ClockConfig+0x26e>
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	68db      	ldr	r3, [r3, #12]
 8004426:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800442a:	d00e      	beq.n	800444a <HAL_RCC_ClockConfig+0x26e>
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	68db      	ldr	r3, [r3, #12]
 8004430:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004434:	d009      	beq.n	800444a <HAL_RCC_ClockConfig+0x26e>
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	68db      	ldr	r3, [r3, #12]
 800443a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800443e:	d004      	beq.n	800444a <HAL_RCC_ClockConfig+0x26e>
 8004440:	f44f 7169 	mov.w	r1, #932	@ 0x3a4
 8004444:	4828      	ldr	r0, [pc, #160]	@ (80044e8 <HAL_RCC_ClockConfig+0x30c>)
 8004446:	f7fd fccb 	bl	8001de0 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800444a:	4b28      	ldr	r3, [pc, #160]	@ (80044ec <HAL_RCC_ClockConfig+0x310>)
 800444c:	685b      	ldr	r3, [r3, #4]
 800444e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	68db      	ldr	r3, [r3, #12]
 8004456:	4925      	ldr	r1, [pc, #148]	@ (80044ec <HAL_RCC_ClockConfig+0x310>)
 8004458:	4313      	orrs	r3, r2
 800445a:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f003 0308 	and.w	r3, r3, #8
 8004464:	2b00      	cmp	r3, #0
 8004466:	d026      	beq.n	80044b6 <HAL_RCC_ClockConfig+0x2da>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	691b      	ldr	r3, [r3, #16]
 800446c:	2b00      	cmp	r3, #0
 800446e:	d018      	beq.n	80044a2 <HAL_RCC_ClockConfig+0x2c6>
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	691b      	ldr	r3, [r3, #16]
 8004474:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004478:	d013      	beq.n	80044a2 <HAL_RCC_ClockConfig+0x2c6>
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	691b      	ldr	r3, [r3, #16]
 800447e:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8004482:	d00e      	beq.n	80044a2 <HAL_RCC_ClockConfig+0x2c6>
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	691b      	ldr	r3, [r3, #16]
 8004488:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800448c:	d009      	beq.n	80044a2 <HAL_RCC_ClockConfig+0x2c6>
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	691b      	ldr	r3, [r3, #16]
 8004492:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004496:	d004      	beq.n	80044a2 <HAL_RCC_ClockConfig+0x2c6>
 8004498:	f240 31ab 	movw	r1, #939	@ 0x3ab
 800449c:	4812      	ldr	r0, [pc, #72]	@ (80044e8 <HAL_RCC_ClockConfig+0x30c>)
 800449e:	f7fd fc9f 	bl	8001de0 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80044a2:	4b12      	ldr	r3, [pc, #72]	@ (80044ec <HAL_RCC_ClockConfig+0x310>)
 80044a4:	685b      	ldr	r3, [r3, #4]
 80044a6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	691b      	ldr	r3, [r3, #16]
 80044ae:	00db      	lsls	r3, r3, #3
 80044b0:	490e      	ldr	r1, [pc, #56]	@ (80044ec <HAL_RCC_ClockConfig+0x310>)
 80044b2:	4313      	orrs	r3, r2
 80044b4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80044b6:	f000 f821 	bl	80044fc <HAL_RCC_GetSysClockFreq>
 80044ba:	4602      	mov	r2, r0
 80044bc:	4b0b      	ldr	r3, [pc, #44]	@ (80044ec <HAL_RCC_ClockConfig+0x310>)
 80044be:	685b      	ldr	r3, [r3, #4]
 80044c0:	091b      	lsrs	r3, r3, #4
 80044c2:	f003 030f 	and.w	r3, r3, #15
 80044c6:	490a      	ldr	r1, [pc, #40]	@ (80044f0 <HAL_RCC_ClockConfig+0x314>)
 80044c8:	5ccb      	ldrb	r3, [r1, r3]
 80044ca:	fa22 f303 	lsr.w	r3, r2, r3
 80044ce:	4a09      	ldr	r2, [pc, #36]	@ (80044f4 <HAL_RCC_ClockConfig+0x318>)
 80044d0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80044d2:	4b09      	ldr	r3, [pc, #36]	@ (80044f8 <HAL_RCC_ClockConfig+0x31c>)
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	4618      	mov	r0, r3
 80044d8:	f7fe f924 	bl	8002724 <HAL_InitTick>

  return HAL_OK;
 80044dc:	2300      	movs	r3, #0
}
 80044de:	4618      	mov	r0, r3
 80044e0:	3710      	adds	r7, #16
 80044e2:	46bd      	mov	sp, r7
 80044e4:	bd80      	pop	{r7, pc}
 80044e6:	bf00      	nop
 80044e8:	080110e0 	.word	0x080110e0
 80044ec:	40021000 	.word	0x40021000
 80044f0:	08012234 	.word	0x08012234
 80044f4:	20000000 	.word	0x20000000
 80044f8:	20000004 	.word	0x20000004

080044fc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80044fc:	b490      	push	{r4, r7}
 80044fe:	b08a      	sub	sp, #40	@ 0x28
 8004500:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004502:	4b29      	ldr	r3, [pc, #164]	@ (80045a8 <HAL_RCC_GetSysClockFreq+0xac>)
 8004504:	1d3c      	adds	r4, r7, #4
 8004506:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004508:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800450c:	f240 2301 	movw	r3, #513	@ 0x201
 8004510:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004512:	2300      	movs	r3, #0
 8004514:	61fb      	str	r3, [r7, #28]
 8004516:	2300      	movs	r3, #0
 8004518:	61bb      	str	r3, [r7, #24]
 800451a:	2300      	movs	r3, #0
 800451c:	627b      	str	r3, [r7, #36]	@ 0x24
 800451e:	2300      	movs	r3, #0
 8004520:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004522:	2300      	movs	r3, #0
 8004524:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004526:	4b21      	ldr	r3, [pc, #132]	@ (80045ac <HAL_RCC_GetSysClockFreq+0xb0>)
 8004528:	685b      	ldr	r3, [r3, #4]
 800452a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800452c:	69fb      	ldr	r3, [r7, #28]
 800452e:	f003 030c 	and.w	r3, r3, #12
 8004532:	2b04      	cmp	r3, #4
 8004534:	d002      	beq.n	800453c <HAL_RCC_GetSysClockFreq+0x40>
 8004536:	2b08      	cmp	r3, #8
 8004538:	d003      	beq.n	8004542 <HAL_RCC_GetSysClockFreq+0x46>
 800453a:	e02b      	b.n	8004594 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800453c:	4b1c      	ldr	r3, [pc, #112]	@ (80045b0 <HAL_RCC_GetSysClockFreq+0xb4>)
 800453e:	623b      	str	r3, [r7, #32]
      break;
 8004540:	e02b      	b.n	800459a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004542:	69fb      	ldr	r3, [r7, #28]
 8004544:	0c9b      	lsrs	r3, r3, #18
 8004546:	f003 030f 	and.w	r3, r3, #15
 800454a:	3328      	adds	r3, #40	@ 0x28
 800454c:	443b      	add	r3, r7
 800454e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004552:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004554:	69fb      	ldr	r3, [r7, #28]
 8004556:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800455a:	2b00      	cmp	r3, #0
 800455c:	d012      	beq.n	8004584 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800455e:	4b13      	ldr	r3, [pc, #76]	@ (80045ac <HAL_RCC_GetSysClockFreq+0xb0>)
 8004560:	685b      	ldr	r3, [r3, #4]
 8004562:	0c5b      	lsrs	r3, r3, #17
 8004564:	f003 0301 	and.w	r3, r3, #1
 8004568:	3328      	adds	r3, #40	@ 0x28
 800456a:	443b      	add	r3, r7
 800456c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004570:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004572:	697b      	ldr	r3, [r7, #20]
 8004574:	4a0e      	ldr	r2, [pc, #56]	@ (80045b0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004576:	fb03 f202 	mul.w	r2, r3, r2
 800457a:	69bb      	ldr	r3, [r7, #24]
 800457c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004580:	627b      	str	r3, [r7, #36]	@ 0x24
 8004582:	e004      	b.n	800458e <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004584:	697b      	ldr	r3, [r7, #20]
 8004586:	4a0b      	ldr	r2, [pc, #44]	@ (80045b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004588:	fb02 f303 	mul.w	r3, r2, r3
 800458c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      sysclockfreq = pllclk;
 800458e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004590:	623b      	str	r3, [r7, #32]
      break;
 8004592:	e002      	b.n	800459a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004594:	4b06      	ldr	r3, [pc, #24]	@ (80045b0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004596:	623b      	str	r3, [r7, #32]
      break;
 8004598:	bf00      	nop
    }
  }
  return sysclockfreq;
 800459a:	6a3b      	ldr	r3, [r7, #32]
}
 800459c:	4618      	mov	r0, r3
 800459e:	3728      	adds	r7, #40	@ 0x28
 80045a0:	46bd      	mov	sp, r7
 80045a2:	bc90      	pop	{r4, r7}
 80045a4:	4770      	bx	lr
 80045a6:	bf00      	nop
 80045a8:	08011118 	.word	0x08011118
 80045ac:	40021000 	.word	0x40021000
 80045b0:	007a1200 	.word	0x007a1200
 80045b4:	003d0900 	.word	0x003d0900

080045b8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80045b8:	b480      	push	{r7}
 80045ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80045bc:	4b02      	ldr	r3, [pc, #8]	@ (80045c8 <HAL_RCC_GetHCLKFreq+0x10>)
 80045be:	681b      	ldr	r3, [r3, #0]
}
 80045c0:	4618      	mov	r0, r3
 80045c2:	46bd      	mov	sp, r7
 80045c4:	bc80      	pop	{r7}
 80045c6:	4770      	bx	lr
 80045c8:	20000000 	.word	0x20000000

080045cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80045cc:	b580      	push	{r7, lr}
 80045ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80045d0:	f7ff fff2 	bl	80045b8 <HAL_RCC_GetHCLKFreq>
 80045d4:	4602      	mov	r2, r0
 80045d6:	4b05      	ldr	r3, [pc, #20]	@ (80045ec <HAL_RCC_GetPCLK1Freq+0x20>)
 80045d8:	685b      	ldr	r3, [r3, #4]
 80045da:	0a1b      	lsrs	r3, r3, #8
 80045dc:	f003 0307 	and.w	r3, r3, #7
 80045e0:	4903      	ldr	r1, [pc, #12]	@ (80045f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80045e2:	5ccb      	ldrb	r3, [r1, r3]
 80045e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80045e8:	4618      	mov	r0, r3
 80045ea:	bd80      	pop	{r7, pc}
 80045ec:	40021000 	.word	0x40021000
 80045f0:	08012244 	.word	0x08012244

080045f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80045f4:	b580      	push	{r7, lr}
 80045f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80045f8:	f7ff ffde 	bl	80045b8 <HAL_RCC_GetHCLKFreq>
 80045fc:	4602      	mov	r2, r0
 80045fe:	4b05      	ldr	r3, [pc, #20]	@ (8004614 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004600:	685b      	ldr	r3, [r3, #4]
 8004602:	0adb      	lsrs	r3, r3, #11
 8004604:	f003 0307 	and.w	r3, r3, #7
 8004608:	4903      	ldr	r1, [pc, #12]	@ (8004618 <HAL_RCC_GetPCLK2Freq+0x24>)
 800460a:	5ccb      	ldrb	r3, [r1, r3]
 800460c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004610:	4618      	mov	r0, r3
 8004612:	bd80      	pop	{r7, pc}
 8004614:	40021000 	.word	0x40021000
 8004618:	08012244 	.word	0x08012244

0800461c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800461c:	b480      	push	{r7}
 800461e:	b085      	sub	sp, #20
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004624:	4b0a      	ldr	r3, [pc, #40]	@ (8004650 <RCC_Delay+0x34>)
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	4a0a      	ldr	r2, [pc, #40]	@ (8004654 <RCC_Delay+0x38>)
 800462a:	fba2 2303 	umull	r2, r3, r2, r3
 800462e:	0a5b      	lsrs	r3, r3, #9
 8004630:	687a      	ldr	r2, [r7, #4]
 8004632:	fb02 f303 	mul.w	r3, r2, r3
 8004636:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004638:	bf00      	nop
  }
  while (Delay --);
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	1e5a      	subs	r2, r3, #1
 800463e:	60fa      	str	r2, [r7, #12]
 8004640:	2b00      	cmp	r3, #0
 8004642:	d1f9      	bne.n	8004638 <RCC_Delay+0x1c>
}
 8004644:	bf00      	nop
 8004646:	bf00      	nop
 8004648:	3714      	adds	r7, #20
 800464a:	46bd      	mov	sp, r7
 800464c:	bc80      	pop	{r7}
 800464e:	4770      	bx	lr
 8004650:	20000000 	.word	0x20000000
 8004654:	10624dd3 	.word	0x10624dd3

08004658 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004658:	b580      	push	{r7, lr}
 800465a:	b086      	sub	sp, #24
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004660:	2300      	movs	r3, #0
 8004662:	613b      	str	r3, [r7, #16]
 8004664:	2300      	movs	r3, #0
 8004666:	60fb      	str	r3, [r7, #12]
#if defined(STM32F105xC) || defined(STM32F107xC)
  uint32_t  pllactive = 0U;
#endif /* STM32F105xC || STM32F107xC */

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f003 0301 	and.w	r3, r3, #1
 8004670:	2b00      	cmp	r3, #0
 8004672:	d11b      	bne.n	80046ac <HAL_RCCEx_PeriphCLKConfig+0x54>
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f003 0302 	and.w	r3, r3, #2
 800467c:	2b00      	cmp	r3, #0
 800467e:	d115      	bne.n	80046ac <HAL_RCCEx_PeriphCLKConfig+0x54>
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f003 0304 	and.w	r3, r3, #4
 8004688:	2b00      	cmp	r3, #0
 800468a:	d10f      	bne.n	80046ac <HAL_RCCEx_PeriphCLKConfig+0x54>
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f003 0308 	and.w	r3, r3, #8
 8004694:	2b00      	cmp	r3, #0
 8004696:	d109      	bne.n	80046ac <HAL_RCCEx_PeriphCLKConfig+0x54>
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f003 0310 	and.w	r3, r3, #16
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d103      	bne.n	80046ac <HAL_RCCEx_PeriphCLKConfig+0x54>
 80046a4:	216c      	movs	r1, #108	@ 0x6c
 80046a6:	4873      	ldr	r0, [pc, #460]	@ (8004874 <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 80046a8:	f7fd fb9a 	bl	8001de0 <assert_failed>

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f003 0301 	and.w	r3, r3, #1
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	f000 8095 	beq.w	80047e4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    FlagStatus pwrclkchanged = RESET;
 80046ba:	2300      	movs	r3, #0
 80046bc:	75fb      	strb	r3, [r7, #23]

    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	685b      	ldr	r3, [r3, #4]
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d012      	beq.n	80046ec <HAL_RCCEx_PeriphCLKConfig+0x94>
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	685b      	ldr	r3, [r3, #4]
 80046ca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80046ce:	d00d      	beq.n	80046ec <HAL_RCCEx_PeriphCLKConfig+0x94>
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	685b      	ldr	r3, [r3, #4]
 80046d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80046d8:	d008      	beq.n	80046ec <HAL_RCCEx_PeriphCLKConfig+0x94>
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	685b      	ldr	r3, [r3, #4]
 80046de:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80046e2:	d003      	beq.n	80046ec <HAL_RCCEx_PeriphCLKConfig+0x94>
 80046e4:	2174      	movs	r1, #116	@ 0x74
 80046e6:	4863      	ldr	r0, [pc, #396]	@ (8004874 <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 80046e8:	f7fd fb7a 	bl	8001de0 <assert_failed>

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80046ec:	4b62      	ldr	r3, [pc, #392]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 80046ee:	69db      	ldr	r3, [r3, #28]
 80046f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d10d      	bne.n	8004714 <HAL_RCCEx_PeriphCLKConfig+0xbc>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80046f8:	4b5f      	ldr	r3, [pc, #380]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 80046fa:	69db      	ldr	r3, [r3, #28]
 80046fc:	4a5e      	ldr	r2, [pc, #376]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 80046fe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004702:	61d3      	str	r3, [r2, #28]
 8004704:	4b5c      	ldr	r3, [pc, #368]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8004706:	69db      	ldr	r3, [r3, #28]
 8004708:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800470c:	60bb      	str	r3, [r7, #8]
 800470e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004710:	2301      	movs	r3, #1
 8004712:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004714:	4b59      	ldr	r3, [pc, #356]	@ (800487c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800471c:	2b00      	cmp	r3, #0
 800471e:	d118      	bne.n	8004752 <HAL_RCCEx_PeriphCLKConfig+0xfa>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004720:	4b56      	ldr	r3, [pc, #344]	@ (800487c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	4a55      	ldr	r2, [pc, #340]	@ (800487c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8004726:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800472a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800472c:	f7fe f83c 	bl	80027a8 <HAL_GetTick>
 8004730:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004732:	e008      	b.n	8004746 <HAL_RCCEx_PeriphCLKConfig+0xee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004734:	f7fe f838 	bl	80027a8 <HAL_GetTick>
 8004738:	4602      	mov	r2, r0
 800473a:	693b      	ldr	r3, [r7, #16]
 800473c:	1ad3      	subs	r3, r2, r3
 800473e:	2b64      	cmp	r3, #100	@ 0x64
 8004740:	d901      	bls.n	8004746 <HAL_RCCEx_PeriphCLKConfig+0xee>
        {
          return HAL_TIMEOUT;
 8004742:	2303      	movs	r3, #3
 8004744:	e092      	b.n	800486c <HAL_RCCEx_PeriphCLKConfig+0x214>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004746:	4b4d      	ldr	r3, [pc, #308]	@ (800487c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800474e:	2b00      	cmp	r3, #0
 8004750:	d0f0      	beq.n	8004734 <HAL_RCCEx_PeriphCLKConfig+0xdc>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004752:	4b49      	ldr	r3, [pc, #292]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8004754:	6a1b      	ldr	r3, [r3, #32]
 8004756:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800475a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	2b00      	cmp	r3, #0
 8004760:	d02e      	beq.n	80047c0 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	685b      	ldr	r3, [r3, #4]
 8004766:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800476a:	68fa      	ldr	r2, [r7, #12]
 800476c:	429a      	cmp	r2, r3
 800476e:	d027      	beq.n	80047c0 <HAL_RCCEx_PeriphCLKConfig+0x168>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004770:	4b41      	ldr	r3, [pc, #260]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8004772:	6a1b      	ldr	r3, [r3, #32]
 8004774:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004778:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800477a:	4b41      	ldr	r3, [pc, #260]	@ (8004880 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 800477c:	2201      	movs	r2, #1
 800477e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004780:	4b3f      	ldr	r3, [pc, #252]	@ (8004880 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8004782:	2200      	movs	r2, #0
 8004784:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004786:	4a3c      	ldr	r2, [pc, #240]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	f003 0301 	and.w	r3, r3, #1
 8004792:	2b00      	cmp	r3, #0
 8004794:	d014      	beq.n	80047c0 <HAL_RCCEx_PeriphCLKConfig+0x168>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004796:	f7fe f807 	bl	80027a8 <HAL_GetTick>
 800479a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800479c:	e00a      	b.n	80047b4 <HAL_RCCEx_PeriphCLKConfig+0x15c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800479e:	f7fe f803 	bl	80027a8 <HAL_GetTick>
 80047a2:	4602      	mov	r2, r0
 80047a4:	693b      	ldr	r3, [r7, #16]
 80047a6:	1ad3      	subs	r3, r2, r3
 80047a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047ac:	4293      	cmp	r3, r2
 80047ae:	d901      	bls.n	80047b4 <HAL_RCCEx_PeriphCLKConfig+0x15c>
          {
            return HAL_TIMEOUT;
 80047b0:	2303      	movs	r3, #3
 80047b2:	e05b      	b.n	800486c <HAL_RCCEx_PeriphCLKConfig+0x214>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047b4:	4b30      	ldr	r3, [pc, #192]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 80047b6:	6a1b      	ldr	r3, [r3, #32]
 80047b8:	f003 0302 	and.w	r3, r3, #2
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d0ee      	beq.n	800479e <HAL_RCCEx_PeriphCLKConfig+0x146>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80047c0:	4b2d      	ldr	r3, [pc, #180]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 80047c2:	6a1b      	ldr	r3, [r3, #32]
 80047c4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	685b      	ldr	r3, [r3, #4]
 80047cc:	492a      	ldr	r1, [pc, #168]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 80047ce:	4313      	orrs	r3, r2
 80047d0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80047d2:	7dfb      	ldrb	r3, [r7, #23]
 80047d4:	2b01      	cmp	r3, #1
 80047d6:	d105      	bne.n	80047e4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80047d8:	4b27      	ldr	r3, [pc, #156]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 80047da:	69db      	ldr	r3, [r3, #28]
 80047dc:	4a26      	ldr	r2, [pc, #152]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 80047de:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80047e2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f003 0302 	and.w	r3, r3, #2
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d01f      	beq.n	8004830 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	689b      	ldr	r3, [r3, #8]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d012      	beq.n	800481e <HAL_RCCEx_PeriphCLKConfig+0x1c6>
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	689b      	ldr	r3, [r3, #8]
 80047fc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004800:	d00d      	beq.n	800481e <HAL_RCCEx_PeriphCLKConfig+0x1c6>
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	689b      	ldr	r3, [r3, #8]
 8004806:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800480a:	d008      	beq.n	800481e <HAL_RCCEx_PeriphCLKConfig+0x1c6>
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	689b      	ldr	r3, [r3, #8]
 8004810:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004814:	d003      	beq.n	800481e <HAL_RCCEx_PeriphCLKConfig+0x1c6>
 8004816:	21b9      	movs	r1, #185	@ 0xb9
 8004818:	4816      	ldr	r0, [pc, #88]	@ (8004874 <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 800481a:	f7fd fae1 	bl	8001de0 <assert_failed>

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800481e:	4b16      	ldr	r3, [pc, #88]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8004820:	685b      	ldr	r3, [r3, #4]
 8004822:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	689b      	ldr	r3, [r3, #8]
 800482a:	4913      	ldr	r1, [pc, #76]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 800482c:	4313      	orrs	r3, r2
 800482e:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f003 0310 	and.w	r3, r3, #16
 8004838:	2b00      	cmp	r3, #0
 800483a:	d016      	beq.n	800486a <HAL_RCCEx_PeriphCLKConfig+0x212>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	695b      	ldr	r3, [r3, #20]
 8004840:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004844:	d008      	beq.n	8004858 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	695b      	ldr	r3, [r3, #20]
 800484a:	2b00      	cmp	r3, #0
 800484c:	d004      	beq.n	8004858 <HAL_RCCEx_PeriphCLKConfig+0x200>
 800484e:	f240 1115 	movw	r1, #277	@ 0x115
 8004852:	4808      	ldr	r0, [pc, #32]	@ (8004874 <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 8004854:	f7fd fac4 	bl	8001de0 <assert_failed>

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004858:	4b07      	ldr	r3, [pc, #28]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 800485a:	685b      	ldr	r3, [r3, #4]
 800485c:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	695b      	ldr	r3, [r3, #20]
 8004864:	4904      	ldr	r1, [pc, #16]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8004866:	4313      	orrs	r3, r2
 8004868:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800486a:	2300      	movs	r3, #0
}
 800486c:	4618      	mov	r0, r3
 800486e:	3718      	adds	r7, #24
 8004870:	46bd      	mov	sp, r7
 8004872:	bd80      	pop	{r7, pc}
 8004874:	08011128 	.word	0x08011128
 8004878:	40021000 	.word	0x40021000
 800487c:	40007000 	.word	0x40007000
 8004880:	42420440 	.word	0x42420440

08004884 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004884:	b590      	push	{r4, r7, lr}
 8004886:	b08d      	sub	sp, #52	@ 0x34
 8004888:	af00      	add	r7, sp, #0
 800488a:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800488c:	4b79      	ldr	r3, [pc, #484]	@ (8004a74 <HAL_RCCEx_GetPeriphCLKFreq+0x1f0>)
 800488e:	f107 040c 	add.w	r4, r7, #12
 8004892:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004894:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004898:	f240 2301 	movw	r3, #513	@ 0x201
 800489c:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 800489e:	2300      	movs	r3, #0
 80048a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80048a2:	2300      	movs	r3, #0
 80048a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80048a6:	2300      	movs	r3, #0
 80048a8:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80048aa:	2300      	movs	r3, #0
 80048ac:	61fb      	str	r3, [r7, #28]
 80048ae:	2300      	movs	r3, #0
 80048b0:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	f003 0301 	and.w	r3, r3, #1
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d118      	bne.n	80048ee <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	f003 0302 	and.w	r3, r3, #2
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d113      	bne.n	80048ee <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	f003 0304 	and.w	r3, r3, #4
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d10e      	bne.n	80048ee <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	f003 0308 	and.w	r3, r3, #8
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d109      	bne.n	80048ee <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	f003 0310 	and.w	r3, r3, #16
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d104      	bne.n	80048ee <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
 80048e4:	f44f 71cb 	mov.w	r1, #406	@ 0x196
 80048e8:	4863      	ldr	r0, [pc, #396]	@ (8004a78 <HAL_RCCEx_GetPeriphCLKFreq+0x1f4>)
 80048ea:	f7fd fa79 	bl	8001de0 <assert_failed>

  switch (PeriphClk)
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	3b01      	subs	r3, #1
 80048f2:	2b0f      	cmp	r3, #15
 80048f4:	f200 80b4 	bhi.w	8004a60 <HAL_RCCEx_GetPeriphCLKFreq+0x1dc>
 80048f8:	a201      	add	r2, pc, #4	@ (adr r2, 8004900 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>)
 80048fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048fe:	bf00      	nop
 8004900:	080049df 	.word	0x080049df
 8004904:	08004a45 	.word	0x08004a45
 8004908:	08004a61 	.word	0x08004a61
 800490c:	080049cf 	.word	0x080049cf
 8004910:	08004a61 	.word	0x08004a61
 8004914:	08004a61 	.word	0x08004a61
 8004918:	08004a61 	.word	0x08004a61
 800491c:	080049d7 	.word	0x080049d7
 8004920:	08004a61 	.word	0x08004a61
 8004924:	08004a61 	.word	0x08004a61
 8004928:	08004a61 	.word	0x08004a61
 800492c:	08004a61 	.word	0x08004a61
 8004930:	08004a61 	.word	0x08004a61
 8004934:	08004a61 	.word	0x08004a61
 8004938:	08004a61 	.word	0x08004a61
 800493c:	08004941 	.word	0x08004941
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_USB:
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 8004940:	4b4e      	ldr	r3, [pc, #312]	@ (8004a7c <HAL_RCCEx_GetPeriphCLKFreq+0x1f8>)
 8004942:	685b      	ldr	r3, [r3, #4]
 8004944:	61fb      	str	r3, [r7, #28]

      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8004946:	4b4d      	ldr	r3, [pc, #308]	@ (8004a7c <HAL_RCCEx_GetPeriphCLKFreq+0x1f8>)
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800494e:	2b00      	cmp	r3, #0
 8004950:	f000 8088 	beq.w	8004a64 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004954:	69fb      	ldr	r3, [r7, #28]
 8004956:	0c9b      	lsrs	r3, r3, #18
 8004958:	f003 030f 	and.w	r3, r3, #15
 800495c:	3330      	adds	r3, #48	@ 0x30
 800495e:	443b      	add	r3, r7
 8004960:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004964:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004966:	69fb      	ldr	r3, [r7, #28]
 8004968:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800496c:	2b00      	cmp	r3, #0
 800496e:	d017      	beq.n	80049a0 <HAL_RCCEx_GetPeriphCLKFreq+0x11c>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004970:	4b42      	ldr	r3, [pc, #264]	@ (8004a7c <HAL_RCCEx_GetPeriphCLKFreq+0x1f8>)
 8004972:	685b      	ldr	r3, [r3, #4]
 8004974:	0c5b      	lsrs	r3, r3, #17
 8004976:	f003 0301 	and.w	r3, r3, #1
 800497a:	3330      	adds	r3, #48	@ 0x30
 800497c:	443b      	add	r3, r7
 800497e:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004982:	627b      	str	r3, [r7, #36]	@ 0x24
          if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
          {
            pllclk = pllclk / 2;
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004984:	69fb      	ldr	r3, [r7, #28]
 8004986:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800498a:	2b00      	cmp	r3, #0
 800498c:	d00d      	beq.n	80049aa <HAL_RCCEx_GetPeriphCLKFreq+0x126>
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 800498e:	4a3c      	ldr	r2, [pc, #240]	@ (8004a80 <HAL_RCCEx_GetPeriphCLKFreq+0x1fc>)
 8004990:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004992:	fbb2 f2f3 	udiv	r2, r2, r3
 8004996:	6a3b      	ldr	r3, [r7, #32]
 8004998:	fb02 f303 	mul.w	r3, r2, r3
 800499c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800499e:	e004      	b.n	80049aa <HAL_RCCEx_GetPeriphCLKFreq+0x126>
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80049a0:	6a3b      	ldr	r3, [r7, #32]
 80049a2:	4a38      	ldr	r2, [pc, #224]	@ (8004a84 <HAL_RCCEx_GetPeriphCLKFreq+0x200>)
 80049a4:	fb02 f303 	mul.w	r3, r2, r3
 80049a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
          /* Prescaler of 3 selected for USB */
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80049aa:	4b34      	ldr	r3, [pc, #208]	@ (8004a7c <HAL_RCCEx_GetPeriphCLKFreq+0x1f8>)
 80049ac:	685b      	ldr	r3, [r3, #4]
 80049ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80049b2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80049b6:	d102      	bne.n	80049be <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
        {
          /* No prescaler selected for USB */
          frequency = pllclk;
 80049b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049ba:	62bb      	str	r3, [r7, #40]	@ 0x28
          /* Prescaler of 1.5 selected for USB */
          frequency = (pllclk * 2) / 3;
        }
#endif
      }
      break;
 80049bc:	e052      	b.n	8004a64 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
          frequency = (pllclk * 2) / 3;
 80049be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049c0:	005b      	lsls	r3, r3, #1
 80049c2:	4a31      	ldr	r2, [pc, #196]	@ (8004a88 <HAL_RCCEx_GetPeriphCLKFreq+0x204>)
 80049c4:	fba2 2303 	umull	r2, r3, r2, r3
 80049c8:	085b      	lsrs	r3, r3, #1
 80049ca:	62bb      	str	r3, [r7, #40]	@ 0x28
      break;
 80049cc:	e04a      	b.n	8004a64 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_I2S2:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
 80049ce:	f7ff fd95 	bl	80044fc <HAL_RCC_GetSysClockFreq>
 80049d2:	62b8      	str	r0, [r7, #40]	@ 0x28
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 80049d4:	e049      	b.n	8004a6a <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
    }
    case RCC_PERIPHCLK_I2S3:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
 80049d6:	f7ff fd91 	bl	80044fc <HAL_RCC_GetSysClockFreq>
 80049da:	62b8      	str	r0, [r7, #40]	@ 0x28
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 80049dc:	e045      	b.n	8004a6a <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
    case RCC_PERIPHCLK_RTC:
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 80049de:	4b27      	ldr	r3, [pc, #156]	@ (8004a7c <HAL_RCCEx_GetPeriphCLKFreq+0x1f8>)
 80049e0:	6a1b      	ldr	r3, [r3, #32]
 80049e2:	61fb      	str	r3, [r7, #28]

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80049e4:	69fb      	ldr	r3, [r7, #28]
 80049e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80049ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80049ee:	d108      	bne.n	8004a02 <HAL_RCCEx_GetPeriphCLKFreq+0x17e>
 80049f0:	69fb      	ldr	r3, [r7, #28]
 80049f2:	f003 0302 	and.w	r3, r3, #2
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d003      	beq.n	8004a02 <HAL_RCCEx_GetPeriphCLKFreq+0x17e>
      {
        frequency = LSE_VALUE;
 80049fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80049fe:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004a00:	e01f      	b.n	8004a42 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8004a02:	69fb      	ldr	r3, [r7, #28]
 8004a04:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a08:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004a0c:	d109      	bne.n	8004a22 <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
 8004a0e:	4b1b      	ldr	r3, [pc, #108]	@ (8004a7c <HAL_RCCEx_GetPeriphCLKFreq+0x1f8>)
 8004a10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a12:	f003 0302 	and.w	r3, r3, #2
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d003      	beq.n	8004a22 <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
      {
        frequency = LSI_VALUE;
 8004a1a:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8004a1e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004a20:	e00f      	b.n	8004a42 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8004a22:	69fb      	ldr	r3, [r7, #28]
 8004a24:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a28:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004a2c:	d11c      	bne.n	8004a68 <HAL_RCCEx_GetPeriphCLKFreq+0x1e4>
 8004a2e:	4b13      	ldr	r3, [pc, #76]	@ (8004a7c <HAL_RCCEx_GetPeriphCLKFreq+0x1f8>)
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d016      	beq.n	8004a68 <HAL_RCCEx_GetPeriphCLKFreq+0x1e4>
      {
        frequency = HSE_VALUE / 128U;
 8004a3a:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8004a3e:	62bb      	str	r3, [r7, #40]	@ 0x28
      /* Clock not enabled for RTC*/
      else
      {
        /* nothing to do: frequency already initialized to 0U */
      }
      break;
 8004a40:	e012      	b.n	8004a68 <HAL_RCCEx_GetPeriphCLKFreq+0x1e4>
 8004a42:	e011      	b.n	8004a68 <HAL_RCCEx_GetPeriphCLKFreq+0x1e4>
    }
    case RCC_PERIPHCLK_ADC:
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8004a44:	f7ff fdd6 	bl	80045f4 <HAL_RCC_GetPCLK2Freq>
 8004a48:	4602      	mov	r2, r0
 8004a4a:	4b0c      	ldr	r3, [pc, #48]	@ (8004a7c <HAL_RCCEx_GetPeriphCLKFreq+0x1f8>)
 8004a4c:	685b      	ldr	r3, [r3, #4]
 8004a4e:	0b9b      	lsrs	r3, r3, #14
 8004a50:	f003 0303 	and.w	r3, r3, #3
 8004a54:	3301      	adds	r3, #1
 8004a56:	005b      	lsls	r3, r3, #1
 8004a58:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a5c:	62bb      	str	r3, [r7, #40]	@ 0x28
      break;
 8004a5e:	e004      	b.n	8004a6a <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
    }
    default:
    {
      break;
 8004a60:	bf00      	nop
 8004a62:	e002      	b.n	8004a6a <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
      break;
 8004a64:	bf00      	nop
 8004a66:	e000      	b.n	8004a6a <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
      break;
 8004a68:	bf00      	nop
    }
  }
  return (frequency);
 8004a6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
}
 8004a6c:	4618      	mov	r0, r3
 8004a6e:	3734      	adds	r7, #52	@ 0x34
 8004a70:	46bd      	mov	sp, r7
 8004a72:	bd90      	pop	{r4, r7, pc}
 8004a74:	08011164 	.word	0x08011164
 8004a78:	08011128 	.word	0x08011128
 8004a7c:	40021000 	.word	0x40021000
 8004a80:	007a1200 	.word	0x007a1200
 8004a84:	003d0900 	.word	0x003d0900
 8004a88:	aaaaaaab 	.word	0xaaaaaaab

08004a8c <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b084      	sub	sp, #16
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 8004a94:	2300      	movs	r3, #0
 8004a96:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d101      	bne.n	8004aa2 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8004a9e:	2301      	movs	r3, #1
 8004aa0:	e0b4      	b.n	8004c0c <HAL_RTC_Init+0x180>
  }

  /* Check the parameters */
  assert_param(IS_RTC_ALL_INSTANCE(hrtc->Instance));
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	4a5b      	ldr	r2, [pc, #364]	@ (8004c14 <HAL_RTC_Init+0x188>)
 8004aa8:	4293      	cmp	r3, r2
 8004aaa:	d004      	beq.n	8004ab6 <HAL_RTC_Init+0x2a>
 8004aac:	f240 111d 	movw	r1, #285	@ 0x11d
 8004ab0:	4859      	ldr	r0, [pc, #356]	@ (8004c18 <HAL_RTC_Init+0x18c>)
 8004ab2:	f7fd f995 	bl	8001de0 <assert_failed>
  assert_param(IS_RTC_CALIB_OUTPUT(hrtc->Init.OutPut));
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	689b      	ldr	r3, [r3, #8]
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d012      	beq.n	8004ae4 <HAL_RTC_Init+0x58>
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	689b      	ldr	r3, [r3, #8]
 8004ac2:	2b80      	cmp	r3, #128	@ 0x80
 8004ac4:	d00e      	beq.n	8004ae4 <HAL_RTC_Init+0x58>
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	689b      	ldr	r3, [r3, #8]
 8004aca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004ace:	d009      	beq.n	8004ae4 <HAL_RTC_Init+0x58>
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	689b      	ldr	r3, [r3, #8]
 8004ad4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004ad8:	d004      	beq.n	8004ae4 <HAL_RTC_Init+0x58>
 8004ada:	f44f 718f 	mov.w	r1, #286	@ 0x11e
 8004ade:	484e      	ldr	r0, [pc, #312]	@ (8004c18 <HAL_RTC_Init+0x18c>)
 8004ae0:	f7fd f97e 	bl	8001de0 <assert_failed>
  assert_param(IS_RTC_ASYNCH_PREDIV(hrtc->Init.AsynchPrediv));
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	685b      	ldr	r3, [r3, #4]
 8004ae8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004aec:	d309      	bcc.n	8004b02 <HAL_RTC_Init+0x76>
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	685b      	ldr	r3, [r3, #4]
 8004af2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004af6:	d004      	beq.n	8004b02 <HAL_RTC_Init+0x76>
 8004af8:	f240 111f 	movw	r1, #287	@ 0x11f
 8004afc:	4846      	ldr	r0, [pc, #280]	@ (8004c18 <HAL_RTC_Init+0x18c>)
 8004afe:	f7fd f96f 	bl	8001de0 <assert_failed>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	7c5b      	ldrb	r3, [r3, #17]
 8004b06:	b2db      	uxtb	r3, r3
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d105      	bne.n	8004b18 <HAL_RTC_Init+0x8c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2200      	movs	r2, #0
 8004b10:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8004b12:	6878      	ldr	r0, [r7, #4]
 8004b14:	f7fd f9e4 	bl	8001ee0 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	2202      	movs	r2, #2
 8004b1c:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004b1e:	6878      	ldr	r0, [r7, #4]
 8004b20:	f000 fbca 	bl	80052b8 <HAL_RTC_WaitForSynchro>
 8004b24:	4603      	mov	r3, r0
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d004      	beq.n	8004b34 <HAL_RTC_Init+0xa8>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	2204      	movs	r2, #4
 8004b2e:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8004b30:	2301      	movs	r3, #1
 8004b32:	e06b      	b.n	8004c0c <HAL_RTC_Init+0x180>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8004b34:	6878      	ldr	r0, [r7, #4]
 8004b36:	f000 fc83 	bl	8005440 <RTC_EnterInitMode>
 8004b3a:	4603      	mov	r3, r0
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d004      	beq.n	8004b4a <HAL_RTC_Init+0xbe>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2204      	movs	r2, #4
 8004b44:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8004b46:	2301      	movs	r3, #1
 8004b48:	e060      	b.n	8004c0c <HAL_RTC_Init+0x180>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	685a      	ldr	r2, [r3, #4]
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f022 0207 	bic.w	r2, r2, #7
 8004b58:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	689b      	ldr	r3, [r3, #8]
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d005      	beq.n	8004b6e <HAL_RTC_Init+0xe2>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 8004b62:	4b2e      	ldr	r3, [pc, #184]	@ (8004c1c <HAL_RTC_Init+0x190>)
 8004b64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b66:	4a2d      	ldr	r2, [pc, #180]	@ (8004c1c <HAL_RTC_Init+0x190>)
 8004b68:	f023 0301 	bic.w	r3, r3, #1
 8004b6c:	6313      	str	r3, [r2, #48]	@ 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8004b6e:	4b2b      	ldr	r3, [pc, #172]	@ (8004c1c <HAL_RTC_Init+0x190>)
 8004b70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b72:	f423 7260 	bic.w	r2, r3, #896	@ 0x380
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	689b      	ldr	r3, [r3, #8]
 8004b7a:	4928      	ldr	r1, [pc, #160]	@ (8004c1c <HAL_RTC_Init+0x190>)
 8004b7c:	4313      	orrs	r3, r2
 8004b7e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	685b      	ldr	r3, [r3, #4]
 8004b84:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004b88:	d003      	beq.n	8004b92 <HAL_RTC_Init+0x106>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	685b      	ldr	r3, [r3, #4]
 8004b8e:	60fb      	str	r3, [r7, #12]
 8004b90:	e00e      	b.n	8004bb0 <HAL_RTC_Init+0x124>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 8004b92:	2001      	movs	r0, #1
 8004b94:	f7ff fe76 	bl	8004884 <HAL_RCCEx_GetPeriphCLKFreq>
 8004b98:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d104      	bne.n	8004baa <HAL_RTC_Init+0x11e>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2204      	movs	r2, #4
 8004ba4:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 8004ba6:	2301      	movs	r3, #1
 8004ba8:	e030      	b.n	8004c0c <HAL_RTC_Init+0x180>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	3b01      	subs	r3, #1
 8004bae:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    MODIFY_REG(hrtc->Instance->PRLH, RTC_PRLH_PRL, (prescaler >> 16U));
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	689b      	ldr	r3, [r3, #8]
 8004bb6:	f023 010f 	bic.w	r1, r3, #15
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	0c1a      	lsrs	r2, r3, #16
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	430a      	orrs	r2, r1
 8004bc4:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hrtc->Instance->PRLL, RTC_PRLL_PRL, (prescaler & RTC_PRLL_PRL));
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	68db      	ldr	r3, [r3, #12]
 8004bcc:	0c1b      	lsrs	r3, r3, #16
 8004bce:	041b      	lsls	r3, r3, #16
 8004bd0:	68fa      	ldr	r2, [r7, #12]
 8004bd2:	b291      	uxth	r1, r2
 8004bd4:	687a      	ldr	r2, [r7, #4]
 8004bd6:	6812      	ldr	r2, [r2, #0]
 8004bd8:	430b      	orrs	r3, r1
 8004bda:	60d3      	str	r3, [r2, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8004bdc:	6878      	ldr	r0, [r7, #4]
 8004bde:	f000 fc57 	bl	8005490 <RTC_ExitInitMode>
 8004be2:	4603      	mov	r3, r0
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d004      	beq.n	8004bf2 <HAL_RTC_Init+0x166>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2204      	movs	r2, #4
 8004bec:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 8004bee:	2301      	movs	r3, #1
 8004bf0:	e00c      	b.n	8004c0c <HAL_RTC_Init+0x180>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2201      	movs	r2, #1
 8004bfc:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	2201      	movs	r2, #1
 8004c02:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2201      	movs	r2, #1
 8004c08:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 8004c0a:	2300      	movs	r3, #0
  }
}
 8004c0c:	4618      	mov	r0, r3
 8004c0e:	3710      	adds	r7, #16
 8004c10:	46bd      	mov	sp, r7
 8004c12:	bd80      	pop	{r7, pc}
 8004c14:	40002800 	.word	0x40002800
 8004c18:	08011174 	.word	0x08011174
 8004c1c:	40006c00 	.word	0x40006c00

08004c20 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004c20:	b590      	push	{r4, r7, lr}
 8004c22:	b087      	sub	sp, #28
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	60f8      	str	r0, [r7, #12]
 8004c28:	60b9      	str	r1, [r7, #8]
 8004c2a:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	617b      	str	r3, [r7, #20]
 8004c30:	2300      	movs	r3, #0
 8004c32:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d002      	beq.n	8004c40 <HAL_RTC_SetTime+0x20>
 8004c3a:	68bb      	ldr	r3, [r7, #8]
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d101      	bne.n	8004c44 <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 8004c40:	2301      	movs	r3, #1
 8004c42:	e0cd      	b.n	8004de0 <HAL_RTC_SetTime+0x1c0>
  }

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d007      	beq.n	8004c5a <HAL_RTC_SetTime+0x3a>
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	2b01      	cmp	r3, #1
 8004c4e:	d004      	beq.n	8004c5a <HAL_RTC_SetTime+0x3a>
 8004c50:	f240 21ca 	movw	r1, #714	@ 0x2ca
 8004c54:	4864      	ldr	r0, [pc, #400]	@ (8004de8 <HAL_RTC_SetTime+0x1c8>)
 8004c56:	f7fd f8c3 	bl	8001de0 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	7c1b      	ldrb	r3, [r3, #16]
 8004c5e:	2b01      	cmp	r3, #1
 8004c60:	d101      	bne.n	8004c66 <HAL_RTC_SetTime+0x46>
 8004c62:	2302      	movs	r3, #2
 8004c64:	e0bc      	b.n	8004de0 <HAL_RTC_SetTime+0x1c0>
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	2201      	movs	r2, #1
 8004c6a:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	2202      	movs	r2, #2
 8004c70:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d12e      	bne.n	8004cd6 <HAL_RTC_SetTime+0xb6>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
 8004c78:	68bb      	ldr	r3, [r7, #8]
 8004c7a:	781b      	ldrb	r3, [r3, #0]
 8004c7c:	2b17      	cmp	r3, #23
 8004c7e:	d904      	bls.n	8004c8a <HAL_RTC_SetTime+0x6a>
 8004c80:	f240 21d3 	movw	r1, #723	@ 0x2d3
 8004c84:	4858      	ldr	r0, [pc, #352]	@ (8004de8 <HAL_RTC_SetTime+0x1c8>)
 8004c86:	f7fd f8ab 	bl	8001de0 <assert_failed>
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
 8004c8a:	68bb      	ldr	r3, [r7, #8]
 8004c8c:	785b      	ldrb	r3, [r3, #1]
 8004c8e:	2b3b      	cmp	r3, #59	@ 0x3b
 8004c90:	d904      	bls.n	8004c9c <HAL_RTC_SetTime+0x7c>
 8004c92:	f44f 7135 	mov.w	r1, #724	@ 0x2d4
 8004c96:	4854      	ldr	r0, [pc, #336]	@ (8004de8 <HAL_RTC_SetTime+0x1c8>)
 8004c98:	f7fd f8a2 	bl	8001de0 <assert_failed>
    assert_param(IS_RTC_SECONDS(sTime->Seconds));
 8004c9c:	68bb      	ldr	r3, [r7, #8]
 8004c9e:	789b      	ldrb	r3, [r3, #2]
 8004ca0:	2b3b      	cmp	r3, #59	@ 0x3b
 8004ca2:	d904      	bls.n	8004cae <HAL_RTC_SetTime+0x8e>
 8004ca4:	f240 21d5 	movw	r1, #725	@ 0x2d5
 8004ca8:	484f      	ldr	r0, [pc, #316]	@ (8004de8 <HAL_RTC_SetTime+0x1c8>)
 8004caa:	f7fd f899 	bl	8001de0 <assert_failed>

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8004cae:	68bb      	ldr	r3, [r7, #8]
 8004cb0:	781b      	ldrb	r3, [r3, #0]
 8004cb2:	461a      	mov	r2, r3
 8004cb4:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8004cb8:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 8004cbc:	68bb      	ldr	r3, [r7, #8]
 8004cbe:	785b      	ldrb	r3, [r3, #1]
 8004cc0:	4619      	mov	r1, r3
 8004cc2:	460b      	mov	r3, r1
 8004cc4:	011b      	lsls	r3, r3, #4
 8004cc6:	1a5b      	subs	r3, r3, r1
 8004cc8:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8004cca:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 8004ccc:	68ba      	ldr	r2, [r7, #8]
 8004cce:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8004cd0:	4413      	add	r3, r2
 8004cd2:	617b      	str	r3, [r7, #20]
 8004cd4:	e045      	b.n	8004d62 <HAL_RTC_SetTime+0x142>
  }
  else
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
 8004cd6:	68bb      	ldr	r3, [r7, #8]
 8004cd8:	781b      	ldrb	r3, [r3, #0]
 8004cda:	4618      	mov	r0, r3
 8004cdc:	f000 fc1d 	bl	800551a <RTC_Bcd2ToByte>
 8004ce0:	4603      	mov	r3, r0
 8004ce2:	2b17      	cmp	r3, #23
 8004ce4:	d904      	bls.n	8004cf0 <HAL_RTC_SetTime+0xd0>
 8004ce6:	f240 21dd 	movw	r1, #733	@ 0x2dd
 8004cea:	483f      	ldr	r0, [pc, #252]	@ (8004de8 <HAL_RTC_SetTime+0x1c8>)
 8004cec:	f7fd f878 	bl	8001de0 <assert_failed>
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
 8004cf0:	68bb      	ldr	r3, [r7, #8]
 8004cf2:	785b      	ldrb	r3, [r3, #1]
 8004cf4:	4618      	mov	r0, r3
 8004cf6:	f000 fc10 	bl	800551a <RTC_Bcd2ToByte>
 8004cfa:	4603      	mov	r3, r0
 8004cfc:	2b3b      	cmp	r3, #59	@ 0x3b
 8004cfe:	d904      	bls.n	8004d0a <HAL_RTC_SetTime+0xea>
 8004d00:	f240 21de 	movw	r1, #734	@ 0x2de
 8004d04:	4838      	ldr	r0, [pc, #224]	@ (8004de8 <HAL_RTC_SetTime+0x1c8>)
 8004d06:	f7fd f86b 	bl	8001de0 <assert_failed>
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
 8004d0a:	68bb      	ldr	r3, [r7, #8]
 8004d0c:	789b      	ldrb	r3, [r3, #2]
 8004d0e:	4618      	mov	r0, r3
 8004d10:	f000 fc03 	bl	800551a <RTC_Bcd2ToByte>
 8004d14:	4603      	mov	r3, r0
 8004d16:	2b3b      	cmp	r3, #59	@ 0x3b
 8004d18:	d904      	bls.n	8004d24 <HAL_RTC_SetTime+0x104>
 8004d1a:	f240 21df 	movw	r1, #735	@ 0x2df
 8004d1e:	4832      	ldr	r0, [pc, #200]	@ (8004de8 <HAL_RTC_SetTime+0x1c8>)
 8004d20:	f7fd f85e 	bl	8001de0 <assert_failed>

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8004d24:	68bb      	ldr	r3, [r7, #8]
 8004d26:	781b      	ldrb	r3, [r3, #0]
 8004d28:	4618      	mov	r0, r3
 8004d2a:	f000 fbf6 	bl	800551a <RTC_Bcd2ToByte>
 8004d2e:	4603      	mov	r3, r0
 8004d30:	461a      	mov	r2, r3
 8004d32:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8004d36:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 8004d3a:	68bb      	ldr	r3, [r7, #8]
 8004d3c:	785b      	ldrb	r3, [r3, #1]
 8004d3e:	4618      	mov	r0, r3
 8004d40:	f000 fbeb 	bl	800551a <RTC_Bcd2ToByte>
 8004d44:	4603      	mov	r3, r0
 8004d46:	461a      	mov	r2, r3
 8004d48:	4613      	mov	r3, r2
 8004d4a:	011b      	lsls	r3, r3, #4
 8004d4c:	1a9b      	subs	r3, r3, r2
 8004d4e:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8004d50:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 8004d52:	68bb      	ldr	r3, [r7, #8]
 8004d54:	789b      	ldrb	r3, [r3, #2]
 8004d56:	4618      	mov	r0, r3
 8004d58:	f000 fbdf 	bl	800551a <RTC_Bcd2ToByte>
 8004d5c:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8004d5e:	4423      	add	r3, r4
 8004d60:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8004d62:	6979      	ldr	r1, [r7, #20]
 8004d64:	68f8      	ldr	r0, [r7, #12]
 8004d66:	f000 fb04 	bl	8005372 <RTC_WriteTimeCounter>
 8004d6a:	4603      	mov	r3, r0
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d007      	beq.n	8004d80 <HAL_RTC_SetTime+0x160>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	2204      	movs	r2, #4
 8004d74:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	2200      	movs	r2, #0
 8004d7a:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 8004d7c:	2301      	movs	r3, #1
 8004d7e:	e02f      	b.n	8004de0 <HAL_RTC_SetTime+0x1c0>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	685a      	ldr	r2, [r3, #4]
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	f022 0205 	bic.w	r2, r2, #5
 8004d8e:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8004d90:	68f8      	ldr	r0, [r7, #12]
 8004d92:	f000 fb15 	bl	80053c0 <RTC_ReadAlarmCounter>
 8004d96:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8004d98:	693b      	ldr	r3, [r7, #16]
 8004d9a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004d9e:	d018      	beq.n	8004dd2 <HAL_RTC_SetTime+0x1b2>
    {
      if (counter_alarm < counter_time)
 8004da0:	693a      	ldr	r2, [r7, #16]
 8004da2:	697b      	ldr	r3, [r7, #20]
 8004da4:	429a      	cmp	r2, r3
 8004da6:	d214      	bcs.n	8004dd2 <HAL_RTC_SetTime+0x1b2>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8004da8:	693b      	ldr	r3, [r7, #16]
 8004daa:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 8004dae:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8004db2:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8004db4:	6939      	ldr	r1, [r7, #16]
 8004db6:	68f8      	ldr	r0, [r7, #12]
 8004db8:	f000 fb1b 	bl	80053f2 <RTC_WriteAlarmCounter>
 8004dbc:	4603      	mov	r3, r0
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d007      	beq.n	8004dd2 <HAL_RTC_SetTime+0x1b2>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	2204      	movs	r2, #4
 8004dc6:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	2200      	movs	r2, #0
 8004dcc:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8004dce:	2301      	movs	r3, #1
 8004dd0:	e006      	b.n	8004de0 <HAL_RTC_SetTime+0x1c0>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	2201      	movs	r2, #1
 8004dd6:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	2200      	movs	r2, #0
 8004ddc:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8004dde:	2300      	movs	r3, #0
  }
}
 8004de0:	4618      	mov	r0, r3
 8004de2:	371c      	adds	r7, #28
 8004de4:	46bd      	mov	sp, r7
 8004de6:	bd90      	pop	{r4, r7, pc}
 8004de8:	08011174 	.word	0x08011174

08004dec <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004dec:	b580      	push	{r7, lr}
 8004dee:	b088      	sub	sp, #32
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	60f8      	str	r0, [r7, #12]
 8004df4:	60b9      	str	r1, [r7, #8]
 8004df6:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 8004df8:	2300      	movs	r3, #0
 8004dfa:	61bb      	str	r3, [r7, #24]
 8004dfc:	2300      	movs	r3, #0
 8004dfe:	61fb      	str	r3, [r7, #28]
 8004e00:	2300      	movs	r3, #0
 8004e02:	617b      	str	r3, [r7, #20]
 8004e04:	2300      	movs	r3, #0
 8004e06:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d002      	beq.n	8004e14 <HAL_RTC_GetTime+0x28>
 8004e0e:	68bb      	ldr	r3, [r7, #8]
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d101      	bne.n	8004e18 <HAL_RTC_GetTime+0x2c>
  {
    return HAL_ERROR;
 8004e14:	2301      	movs	r3, #1
 8004e16:	e0c0      	b.n	8004f9a <HAL_RTC_GetTime+0x1ae>
  }

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d007      	beq.n	8004e2e <HAL_RTC_GetTime+0x42>
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	2b01      	cmp	r3, #1
 8004e22:	d004      	beq.n	8004e2e <HAL_RTC_GetTime+0x42>
 8004e24:	f240 312d 	movw	r1, #813	@ 0x32d
 8004e28:	485e      	ldr	r0, [pc, #376]	@ (8004fa4 <HAL_RTC_GetTime+0x1b8>)
 8004e2a:	f7fc ffd9 	bl	8001de0 <assert_failed>

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	685b      	ldr	r3, [r3, #4]
 8004e34:	f003 0304 	and.w	r3, r3, #4
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d001      	beq.n	8004e40 <HAL_RTC_GetTime+0x54>
  {
    return HAL_ERROR;
 8004e3c:	2301      	movs	r3, #1
 8004e3e:	e0ac      	b.n	8004f9a <HAL_RTC_GetTime+0x1ae>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8004e40:	68f8      	ldr	r0, [r7, #12]
 8004e42:	f000 fa66 	bl	8005312 <RTC_ReadTimeCounter>
 8004e46:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8004e48:	69bb      	ldr	r3, [r7, #24]
 8004e4a:	4a57      	ldr	r2, [pc, #348]	@ (8004fa8 <HAL_RTC_GetTime+0x1bc>)
 8004e4c:	fba2 2303 	umull	r2, r3, r2, r3
 8004e50:	0adb      	lsrs	r3, r3, #11
 8004e52:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 8004e54:	69ba      	ldr	r2, [r7, #24]
 8004e56:	4b54      	ldr	r3, [pc, #336]	@ (8004fa8 <HAL_RTC_GetTime+0x1bc>)
 8004e58:	fba3 1302 	umull	r1, r3, r3, r2
 8004e5c:	0adb      	lsrs	r3, r3, #11
 8004e5e:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 8004e62:	fb01 f303 	mul.w	r3, r1, r3
 8004e66:	1ad3      	subs	r3, r2, r3
 8004e68:	4a50      	ldr	r2, [pc, #320]	@ (8004fac <HAL_RTC_GetTime+0x1c0>)
 8004e6a:	fba2 2303 	umull	r2, r3, r2, r3
 8004e6e:	095b      	lsrs	r3, r3, #5
 8004e70:	b2da      	uxtb	r2, r3
 8004e72:	68bb      	ldr	r3, [r7, #8]
 8004e74:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 8004e76:	69bb      	ldr	r3, [r7, #24]
 8004e78:	4a4b      	ldr	r2, [pc, #300]	@ (8004fa8 <HAL_RTC_GetTime+0x1bc>)
 8004e7a:	fba2 1203 	umull	r1, r2, r2, r3
 8004e7e:	0ad2      	lsrs	r2, r2, #11
 8004e80:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 8004e84:	fb01 f202 	mul.w	r2, r1, r2
 8004e88:	1a9a      	subs	r2, r3, r2
 8004e8a:	4b48      	ldr	r3, [pc, #288]	@ (8004fac <HAL_RTC_GetTime+0x1c0>)
 8004e8c:	fba3 1302 	umull	r1, r3, r3, r2
 8004e90:	0959      	lsrs	r1, r3, #5
 8004e92:	460b      	mov	r3, r1
 8004e94:	011b      	lsls	r3, r3, #4
 8004e96:	1a5b      	subs	r3, r3, r1
 8004e98:	009b      	lsls	r3, r3, #2
 8004e9a:	1ad1      	subs	r1, r2, r3
 8004e9c:	b2ca      	uxtb	r2, r1
 8004e9e:	68bb      	ldr	r3, [r7, #8]
 8004ea0:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 8004ea2:	693b      	ldr	r3, [r7, #16]
 8004ea4:	2b17      	cmp	r3, #23
 8004ea6:	d955      	bls.n	8004f54 <HAL_RTC_GetTime+0x168>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 8004ea8:	693b      	ldr	r3, [r7, #16]
 8004eaa:	4a41      	ldr	r2, [pc, #260]	@ (8004fb0 <HAL_RTC_GetTime+0x1c4>)
 8004eac:	fba2 2303 	umull	r2, r3, r2, r3
 8004eb0:	091b      	lsrs	r3, r3, #4
 8004eb2:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);
 8004eb4:	6939      	ldr	r1, [r7, #16]
 8004eb6:	4b3e      	ldr	r3, [pc, #248]	@ (8004fb0 <HAL_RTC_GetTime+0x1c4>)
 8004eb8:	fba3 2301 	umull	r2, r3, r3, r1
 8004ebc:	091a      	lsrs	r2, r3, #4
 8004ebe:	4613      	mov	r3, r2
 8004ec0:	005b      	lsls	r3, r3, #1
 8004ec2:	4413      	add	r3, r2
 8004ec4:	00db      	lsls	r3, r3, #3
 8004ec6:	1aca      	subs	r2, r1, r3
 8004ec8:	b2d2      	uxtb	r2, r2
 8004eca:	68bb      	ldr	r3, [r7, #8]
 8004ecc:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8004ece:	68f8      	ldr	r0, [r7, #12]
 8004ed0:	f000 fa76 	bl	80053c0 <RTC_ReadAlarmCounter>
 8004ed4:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 8004ed6:	69fb      	ldr	r3, [r7, #28]
 8004ed8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004edc:	d008      	beq.n	8004ef0 <HAL_RTC_GetTime+0x104>
 8004ede:	69fa      	ldr	r2, [r7, #28]
 8004ee0:	69bb      	ldr	r3, [r7, #24]
 8004ee2:	429a      	cmp	r2, r3
 8004ee4:	d904      	bls.n	8004ef0 <HAL_RTC_GetTime+0x104>
    {
      counter_alarm -= counter_time;
 8004ee6:	69fa      	ldr	r2, [r7, #28]
 8004ee8:	69bb      	ldr	r3, [r7, #24]
 8004eea:	1ad3      	subs	r3, r2, r3
 8004eec:	61fb      	str	r3, [r7, #28]
 8004eee:	e002      	b.n	8004ef6 <HAL_RTC_GetTime+0x10a>
    }
    else
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 8004ef0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004ef4:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 8004ef6:	697b      	ldr	r3, [r7, #20]
 8004ef8:	4a2e      	ldr	r2, [pc, #184]	@ (8004fb4 <HAL_RTC_GetTime+0x1c8>)
 8004efa:	fb02 f303 	mul.w	r3, r2, r3
 8004efe:	69ba      	ldr	r2, [r7, #24]
 8004f00:	1ad3      	subs	r3, r2, r3
 8004f02:	61bb      	str	r3, [r7, #24]

    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8004f04:	69b9      	ldr	r1, [r7, #24]
 8004f06:	68f8      	ldr	r0, [r7, #12]
 8004f08:	f000 fa33 	bl	8005372 <RTC_WriteTimeCounter>
 8004f0c:	4603      	mov	r3, r0
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d001      	beq.n	8004f16 <HAL_RTC_GetTime+0x12a>
    {
      return HAL_ERROR;
 8004f12:	2301      	movs	r3, #1
 8004f14:	e041      	b.n	8004f9a <HAL_RTC_GetTime+0x1ae>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8004f16:	69fb      	ldr	r3, [r7, #28]
 8004f18:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004f1c:	d00c      	beq.n	8004f38 <HAL_RTC_GetTime+0x14c>
    {
      counter_alarm += counter_time;
 8004f1e:	69fa      	ldr	r2, [r7, #28]
 8004f20:	69bb      	ldr	r3, [r7, #24]
 8004f22:	4413      	add	r3, r2
 8004f24:	61fb      	str	r3, [r7, #28]

      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8004f26:	69f9      	ldr	r1, [r7, #28]
 8004f28:	68f8      	ldr	r0, [r7, #12]
 8004f2a:	f000 fa62 	bl	80053f2 <RTC_WriteAlarmCounter>
 8004f2e:	4603      	mov	r3, r0
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d00a      	beq.n	8004f4a <HAL_RTC_GetTime+0x15e>
      {
        return HAL_ERROR;
 8004f34:	2301      	movs	r3, #1
 8004f36:	e030      	b.n	8004f9a <HAL_RTC_GetTime+0x1ae>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8004f38:	69f9      	ldr	r1, [r7, #28]
 8004f3a:	68f8      	ldr	r0, [r7, #12]
 8004f3c:	f000 fa59 	bl	80053f2 <RTC_WriteAlarmCounter>
 8004f40:	4603      	mov	r3, r0
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d001      	beq.n	8004f4a <HAL_RTC_GetTime+0x15e>
      {
        return HAL_ERROR;
 8004f46:	2301      	movs	r3, #1
 8004f48:	e027      	b.n	8004f9a <HAL_RTC_GetTime+0x1ae>
      }
    }

    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 8004f4a:	6979      	ldr	r1, [r7, #20]
 8004f4c:	68f8      	ldr	r0, [r7, #12]
 8004f4e:	f000 fb01 	bl	8005554 <RTC_DateUpdate>
 8004f52:	e003      	b.n	8004f5c <HAL_RTC_GetTime+0x170>
  }
  else
  {
    sTime->Hours = hours;
 8004f54:	693b      	ldr	r3, [r7, #16]
 8004f56:	b2da      	uxtb	r2, r3
 8004f58:	68bb      	ldr	r3, [r7, #8]
 8004f5a:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d01a      	beq.n	8004f98 <HAL_RTC_GetTime+0x1ac>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 8004f62:	68bb      	ldr	r3, [r7, #8]
 8004f64:	781b      	ldrb	r3, [r3, #0]
 8004f66:	4618      	mov	r0, r3
 8004f68:	f000 faba 	bl	80054e0 <RTC_ByteToBcd2>
 8004f6c:	4603      	mov	r3, r0
 8004f6e:	461a      	mov	r2, r3
 8004f70:	68bb      	ldr	r3, [r7, #8]
 8004f72:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 8004f74:	68bb      	ldr	r3, [r7, #8]
 8004f76:	785b      	ldrb	r3, [r3, #1]
 8004f78:	4618      	mov	r0, r3
 8004f7a:	f000 fab1 	bl	80054e0 <RTC_ByteToBcd2>
 8004f7e:	4603      	mov	r3, r0
 8004f80:	461a      	mov	r2, r3
 8004f82:	68bb      	ldr	r3, [r7, #8]
 8004f84:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 8004f86:	68bb      	ldr	r3, [r7, #8]
 8004f88:	789b      	ldrb	r3, [r3, #2]
 8004f8a:	4618      	mov	r0, r3
 8004f8c:	f000 faa8 	bl	80054e0 <RTC_ByteToBcd2>
 8004f90:	4603      	mov	r3, r0
 8004f92:	461a      	mov	r2, r3
 8004f94:	68bb      	ldr	r3, [r7, #8]
 8004f96:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8004f98:	2300      	movs	r3, #0
}
 8004f9a:	4618      	mov	r0, r3
 8004f9c:	3720      	adds	r7, #32
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	bd80      	pop	{r7, pc}
 8004fa2:	bf00      	nop
 8004fa4:	08011174 	.word	0x08011174
 8004fa8:	91a2b3c5 	.word	0x91a2b3c5
 8004fac:	88888889 	.word	0x88888889
 8004fb0:	aaaaaaab 	.word	0xaaaaaaab
 8004fb4:	00015180 	.word	0x00015180

08004fb8 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004fb8:	b580      	push	{r7, lr}
 8004fba:	b088      	sub	sp, #32
 8004fbc:	af00      	add	r7, sp, #0
 8004fbe:	60f8      	str	r0, [r7, #12]
 8004fc0:	60b9      	str	r1, [r7, #8]
 8004fc2:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 8004fc4:	2300      	movs	r3, #0
 8004fc6:	61fb      	str	r3, [r7, #28]
 8004fc8:	2300      	movs	r3, #0
 8004fca:	61bb      	str	r3, [r7, #24]
 8004fcc:	2300      	movs	r3, #0
 8004fce:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d002      	beq.n	8004fdc <HAL_RTC_SetDate+0x24>
 8004fd6:	68bb      	ldr	r3, [r7, #8]
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d101      	bne.n	8004fe0 <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 8004fdc:	2301      	movs	r3, #1
 8004fde:	e0fc      	b.n	80051da <HAL_RTC_SetDate+0x222>
  }

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d007      	beq.n	8004ff6 <HAL_RTC_SetDate+0x3e>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	2b01      	cmp	r3, #1
 8004fea:	d004      	beq.n	8004ff6 <HAL_RTC_SetDate+0x3e>
 8004fec:	f44f 7167 	mov.w	r1, #924	@ 0x39c
 8004ff0:	487c      	ldr	r0, [pc, #496]	@ (80051e4 <HAL_RTC_SetDate+0x22c>)
 8004ff2:	f7fc fef5 	bl	8001de0 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	7c1b      	ldrb	r3, [r3, #16]
 8004ffa:	2b01      	cmp	r3, #1
 8004ffc:	d101      	bne.n	8005002 <HAL_RTC_SetDate+0x4a>
 8004ffe:	2302      	movs	r3, #2
 8005000:	e0eb      	b.n	80051da <HAL_RTC_SetDate+0x222>
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	2201      	movs	r2, #1
 8005006:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	2202      	movs	r2, #2
 800500c:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	2b00      	cmp	r3, #0
 8005012:	d12f      	bne.n	8005074 <HAL_RTC_SetDate+0xbc>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
 8005014:	68bb      	ldr	r3, [r7, #8]
 8005016:	78db      	ldrb	r3, [r3, #3]
 8005018:	2b63      	cmp	r3, #99	@ 0x63
 800501a:	d904      	bls.n	8005026 <HAL_RTC_SetDate+0x6e>
 800501c:	f240 31a5 	movw	r1, #933	@ 0x3a5
 8005020:	4870      	ldr	r0, [pc, #448]	@ (80051e4 <HAL_RTC_SetDate+0x22c>)
 8005022:	f7fc fedd 	bl	8001de0 <assert_failed>
    assert_param(IS_RTC_MONTH(sDate->Month));
 8005026:	68bb      	ldr	r3, [r7, #8]
 8005028:	785b      	ldrb	r3, [r3, #1]
 800502a:	2b00      	cmp	r3, #0
 800502c:	d003      	beq.n	8005036 <HAL_RTC_SetDate+0x7e>
 800502e:	68bb      	ldr	r3, [r7, #8]
 8005030:	785b      	ldrb	r3, [r3, #1]
 8005032:	2b0c      	cmp	r3, #12
 8005034:	d904      	bls.n	8005040 <HAL_RTC_SetDate+0x88>
 8005036:	f240 31a6 	movw	r1, #934	@ 0x3a6
 800503a:	486a      	ldr	r0, [pc, #424]	@ (80051e4 <HAL_RTC_SetDate+0x22c>)
 800503c:	f7fc fed0 	bl	8001de0 <assert_failed>
    assert_param(IS_RTC_DATE(sDate->Date));
 8005040:	68bb      	ldr	r3, [r7, #8]
 8005042:	789b      	ldrb	r3, [r3, #2]
 8005044:	2b00      	cmp	r3, #0
 8005046:	d003      	beq.n	8005050 <HAL_RTC_SetDate+0x98>
 8005048:	68bb      	ldr	r3, [r7, #8]
 800504a:	789b      	ldrb	r3, [r3, #2]
 800504c:	2b1f      	cmp	r3, #31
 800504e:	d904      	bls.n	800505a <HAL_RTC_SetDate+0xa2>
 8005050:	f240 31a7 	movw	r1, #935	@ 0x3a7
 8005054:	4863      	ldr	r0, [pc, #396]	@ (80051e4 <HAL_RTC_SetDate+0x22c>)
 8005056:	f7fc fec3 	bl	8001de0 <assert_failed>

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 800505a:	68bb      	ldr	r3, [r7, #8]
 800505c:	78da      	ldrb	r2, [r3, #3]
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 8005062:	68bb      	ldr	r3, [r7, #8]
 8005064:	785a      	ldrb	r2, [r3, #1]
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 800506a:	68bb      	ldr	r3, [r7, #8]
 800506c:	789a      	ldrb	r2, [r3, #2]
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	739a      	strb	r2, [r3, #14]
 8005072:	e051      	b.n	8005118 <HAL_RTC_SetDate+0x160>
  }
  else
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
 8005074:	68bb      	ldr	r3, [r7, #8]
 8005076:	78db      	ldrb	r3, [r3, #3]
 8005078:	4618      	mov	r0, r3
 800507a:	f000 fa4e 	bl	800551a <RTC_Bcd2ToByte>
 800507e:	4603      	mov	r3, r0
 8005080:	2b63      	cmp	r3, #99	@ 0x63
 8005082:	d904      	bls.n	800508e <HAL_RTC_SetDate+0xd6>
 8005084:	f44f 716c 	mov.w	r1, #944	@ 0x3b0
 8005088:	4856      	ldr	r0, [pc, #344]	@ (80051e4 <HAL_RTC_SetDate+0x22c>)
 800508a:	f7fc fea9 	bl	8001de0 <assert_failed>
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
 800508e:	68bb      	ldr	r3, [r7, #8]
 8005090:	785b      	ldrb	r3, [r3, #1]
 8005092:	4618      	mov	r0, r3
 8005094:	f000 fa41 	bl	800551a <RTC_Bcd2ToByte>
 8005098:	4603      	mov	r3, r0
 800509a:	2b00      	cmp	r3, #0
 800509c:	d007      	beq.n	80050ae <HAL_RTC_SetDate+0xf6>
 800509e:	68bb      	ldr	r3, [r7, #8]
 80050a0:	785b      	ldrb	r3, [r3, #1]
 80050a2:	4618      	mov	r0, r3
 80050a4:	f000 fa39 	bl	800551a <RTC_Bcd2ToByte>
 80050a8:	4603      	mov	r3, r0
 80050aa:	2b0c      	cmp	r3, #12
 80050ac:	d904      	bls.n	80050b8 <HAL_RTC_SetDate+0x100>
 80050ae:	f240 31b1 	movw	r1, #945	@ 0x3b1
 80050b2:	484c      	ldr	r0, [pc, #304]	@ (80051e4 <HAL_RTC_SetDate+0x22c>)
 80050b4:	f7fc fe94 	bl	8001de0 <assert_failed>
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));
 80050b8:	68bb      	ldr	r3, [r7, #8]
 80050ba:	789b      	ldrb	r3, [r3, #2]
 80050bc:	4618      	mov	r0, r3
 80050be:	f000 fa2c 	bl	800551a <RTC_Bcd2ToByte>
 80050c2:	4603      	mov	r3, r0
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d007      	beq.n	80050d8 <HAL_RTC_SetDate+0x120>
 80050c8:	68bb      	ldr	r3, [r7, #8]
 80050ca:	789b      	ldrb	r3, [r3, #2]
 80050cc:	4618      	mov	r0, r3
 80050ce:	f000 fa24 	bl	800551a <RTC_Bcd2ToByte>
 80050d2:	4603      	mov	r3, r0
 80050d4:	2b1f      	cmp	r3, #31
 80050d6:	d904      	bls.n	80050e2 <HAL_RTC_SetDate+0x12a>
 80050d8:	f240 31b2 	movw	r1, #946	@ 0x3b2
 80050dc:	4841      	ldr	r0, [pc, #260]	@ (80051e4 <HAL_RTC_SetDate+0x22c>)
 80050de:	f7fc fe7f 	bl	8001de0 <assert_failed>

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 80050e2:	68bb      	ldr	r3, [r7, #8]
 80050e4:	78db      	ldrb	r3, [r3, #3]
 80050e6:	4618      	mov	r0, r3
 80050e8:	f000 fa17 	bl	800551a <RTC_Bcd2ToByte>
 80050ec:	4603      	mov	r3, r0
 80050ee:	461a      	mov	r2, r3
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 80050f4:	68bb      	ldr	r3, [r7, #8]
 80050f6:	785b      	ldrb	r3, [r3, #1]
 80050f8:	4618      	mov	r0, r3
 80050fa:	f000 fa0e 	bl	800551a <RTC_Bcd2ToByte>
 80050fe:	4603      	mov	r3, r0
 8005100:	461a      	mov	r2, r3
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 8005106:	68bb      	ldr	r3, [r7, #8]
 8005108:	789b      	ldrb	r3, [r3, #2]
 800510a:	4618      	mov	r0, r3
 800510c:	f000 fa05 	bl	800551a <RTC_Bcd2ToByte>
 8005110:	4603      	mov	r3, r0
 8005112:	461a      	mov	r2, r3
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	7bdb      	ldrb	r3, [r3, #15]
 800511c:	4618      	mov	r0, r3
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	7b59      	ldrb	r1, [r3, #13]
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	7b9b      	ldrb	r3, [r3, #14]
 8005126:	461a      	mov	r2, r3
 8005128:	f000 faf0 	bl	800570c <RTC_WeekDayNum>
 800512c:	4603      	mov	r3, r0
 800512e:	461a      	mov	r2, r3
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	7b1a      	ldrb	r2, [r3, #12]
 8005138:	68bb      	ldr	r3, [r7, #8]
 800513a:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 800513c:	68f8      	ldr	r0, [r7, #12]
 800513e:	f000 f8e8 	bl	8005312 <RTC_ReadTimeCounter>
 8005142:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8005144:	69fb      	ldr	r3, [r7, #28]
 8005146:	4a28      	ldr	r2, [pc, #160]	@ (80051e8 <HAL_RTC_SetDate+0x230>)
 8005148:	fba2 2303 	umull	r2, r3, r2, r3
 800514c:	0adb      	lsrs	r3, r3, #11
 800514e:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 8005150:	697b      	ldr	r3, [r7, #20]
 8005152:	2b18      	cmp	r3, #24
 8005154:	d93a      	bls.n	80051cc <HAL_RTC_SetDate+0x214>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 8005156:	697b      	ldr	r3, [r7, #20]
 8005158:	4a24      	ldr	r2, [pc, #144]	@ (80051ec <HAL_RTC_SetDate+0x234>)
 800515a:	fba2 2303 	umull	r2, r3, r2, r3
 800515e:	091b      	lsrs	r3, r3, #4
 8005160:	4a23      	ldr	r2, [pc, #140]	@ (80051f0 <HAL_RTC_SetDate+0x238>)
 8005162:	fb02 f303 	mul.w	r3, r2, r3
 8005166:	69fa      	ldr	r2, [r7, #28]
 8005168:	1ad3      	subs	r3, r2, r3
 800516a:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 800516c:	69f9      	ldr	r1, [r7, #28]
 800516e:	68f8      	ldr	r0, [r7, #12]
 8005170:	f000 f8ff 	bl	8005372 <RTC_WriteTimeCounter>
 8005174:	4603      	mov	r3, r0
 8005176:	2b00      	cmp	r3, #0
 8005178:	d007      	beq.n	800518a <HAL_RTC_SetDate+0x1d2>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	2204      	movs	r2, #4
 800517e:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	2200      	movs	r2, #0
 8005184:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 8005186:	2301      	movs	r3, #1
 8005188:	e027      	b.n	80051da <HAL_RTC_SetDate+0x222>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 800518a:	68f8      	ldr	r0, [r7, #12]
 800518c:	f000 f918 	bl	80053c0 <RTC_ReadAlarmCounter>
 8005190:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8005192:	69bb      	ldr	r3, [r7, #24]
 8005194:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005198:	d018      	beq.n	80051cc <HAL_RTC_SetDate+0x214>
    {
      if (counter_alarm < counter_time)
 800519a:	69ba      	ldr	r2, [r7, #24]
 800519c:	69fb      	ldr	r3, [r7, #28]
 800519e:	429a      	cmp	r2, r3
 80051a0:	d214      	bcs.n	80051cc <HAL_RTC_SetDate+0x214>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 80051a2:	69bb      	ldr	r3, [r7, #24]
 80051a4:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 80051a8:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 80051ac:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 80051ae:	69b9      	ldr	r1, [r7, #24]
 80051b0:	68f8      	ldr	r0, [r7, #12]
 80051b2:	f000 f91e 	bl	80053f2 <RTC_WriteAlarmCounter>
 80051b6:	4603      	mov	r3, r0
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d007      	beq.n	80051cc <HAL_RTC_SetDate+0x214>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	2204      	movs	r2, #4
 80051c0:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	2200      	movs	r2, #0
 80051c6:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 80051c8:	2301      	movs	r3, #1
 80051ca:	e006      	b.n	80051da <HAL_RTC_SetDate+0x222>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	2201      	movs	r2, #1
 80051d0:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	2200      	movs	r2, #0
 80051d6:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 80051d8:	2300      	movs	r3, #0
}
 80051da:	4618      	mov	r0, r3
 80051dc:	3720      	adds	r7, #32
 80051de:	46bd      	mov	sp, r7
 80051e0:	bd80      	pop	{r7, pc}
 80051e2:	bf00      	nop
 80051e4:	08011174 	.word	0x08011174
 80051e8:	91a2b3c5 	.word	0x91a2b3c5
 80051ec:	aaaaaaab 	.word	0xaaaaaaab
 80051f0:	00015180 	.word	0x00015180

080051f4 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80051f4:	b580      	push	{r7, lr}
 80051f6:	b086      	sub	sp, #24
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	60f8      	str	r0, [r7, #12]
 80051fc:	60b9      	str	r1, [r7, #8]
 80051fe:	607a      	str	r2, [r7, #4]
  RTC_TimeTypeDef stime = {0U};
 8005200:	f107 0314 	add.w	r3, r7, #20
 8005204:	2100      	movs	r1, #0
 8005206:	460a      	mov	r2, r1
 8005208:	801a      	strh	r2, [r3, #0]
 800520a:	460a      	mov	r2, r1
 800520c:	709a      	strb	r2, [r3, #2]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	2b00      	cmp	r3, #0
 8005212:	d002      	beq.n	800521a <HAL_RTC_GetDate+0x26>
 8005214:	68bb      	ldr	r3, [r7, #8]
 8005216:	2b00      	cmp	r3, #0
 8005218:	d101      	bne.n	800521e <HAL_RTC_GetDate+0x2a>
  {
    return HAL_ERROR;
 800521a:	2301      	movs	r3, #1
 800521c:	e045      	b.n	80052aa <HAL_RTC_GetDate+0xb6>
  }

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	2b00      	cmp	r3, #0
 8005222:	d007      	beq.n	8005234 <HAL_RTC_GetDate+0x40>
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2b01      	cmp	r3, #1
 8005228:	d004      	beq.n	8005234 <HAL_RTC_GetDate+0x40>
 800522a:	f240 410e 	movw	r1, #1038	@ 0x40e
 800522e:	4821      	ldr	r0, [pc, #132]	@ (80052b4 <HAL_RTC_GetDate+0xc0>)
 8005230:	f7fc fdd6 	bl	8001de0 <assert_failed>

  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 8005234:	f107 0314 	add.w	r3, r7, #20
 8005238:	2200      	movs	r2, #0
 800523a:	4619      	mov	r1, r3
 800523c:	68f8      	ldr	r0, [r7, #12]
 800523e:	f7ff fdd5 	bl	8004dec <HAL_RTC_GetTime>
 8005242:	4603      	mov	r3, r0
 8005244:	2b00      	cmp	r3, #0
 8005246:	d001      	beq.n	800524c <HAL_RTC_GetDate+0x58>
  {
    return HAL_ERROR;
 8005248:	2301      	movs	r3, #1
 800524a:	e02e      	b.n	80052aa <HAL_RTC_GetDate+0xb6>
  }

  /* Fill the structure fields with the read parameters */
  sDate->WeekDay  = hrtc->DateToUpdate.WeekDay;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	7b1a      	ldrb	r2, [r3, #12]
 8005250:	68bb      	ldr	r3, [r7, #8]
 8005252:	701a      	strb	r2, [r3, #0]
  sDate->Year     = hrtc->DateToUpdate.Year;
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	7bda      	ldrb	r2, [r3, #15]
 8005258:	68bb      	ldr	r3, [r7, #8]
 800525a:	70da      	strb	r2, [r3, #3]
  sDate->Month    = hrtc->DateToUpdate.Month;
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	7b5a      	ldrb	r2, [r3, #13]
 8005260:	68bb      	ldr	r3, [r7, #8]
 8005262:	705a      	strb	r2, [r3, #1]
  sDate->Date     = hrtc->DateToUpdate.Date;
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	7b9a      	ldrb	r2, [r3, #14]
 8005268:	68bb      	ldr	r3, [r7, #8]
 800526a:	709a      	strb	r2, [r3, #2]

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2b00      	cmp	r3, #0
 8005270:	d01a      	beq.n	80052a8 <HAL_RTC_GetDate+0xb4>
  {
    /* Convert the date structure parameters to BCD format */
    sDate->Year   = (uint8_t)RTC_ByteToBcd2(sDate->Year);
 8005272:	68bb      	ldr	r3, [r7, #8]
 8005274:	78db      	ldrb	r3, [r3, #3]
 8005276:	4618      	mov	r0, r3
 8005278:	f000 f932 	bl	80054e0 <RTC_ByteToBcd2>
 800527c:	4603      	mov	r3, r0
 800527e:	461a      	mov	r2, r3
 8005280:	68bb      	ldr	r3, [r7, #8]
 8005282:	70da      	strb	r2, [r3, #3]
    sDate->Month  = (uint8_t)RTC_ByteToBcd2(sDate->Month);
 8005284:	68bb      	ldr	r3, [r7, #8]
 8005286:	785b      	ldrb	r3, [r3, #1]
 8005288:	4618      	mov	r0, r3
 800528a:	f000 f929 	bl	80054e0 <RTC_ByteToBcd2>
 800528e:	4603      	mov	r3, r0
 8005290:	461a      	mov	r2, r3
 8005292:	68bb      	ldr	r3, [r7, #8]
 8005294:	705a      	strb	r2, [r3, #1]
    sDate->Date   = (uint8_t)RTC_ByteToBcd2(sDate->Date);
 8005296:	68bb      	ldr	r3, [r7, #8]
 8005298:	789b      	ldrb	r3, [r3, #2]
 800529a:	4618      	mov	r0, r3
 800529c:	f000 f920 	bl	80054e0 <RTC_ByteToBcd2>
 80052a0:	4603      	mov	r3, r0
 80052a2:	461a      	mov	r2, r3
 80052a4:	68bb      	ldr	r3, [r7, #8]
 80052a6:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80052a8:	2300      	movs	r3, #0
}
 80052aa:	4618      	mov	r0, r3
 80052ac:	3718      	adds	r7, #24
 80052ae:	46bd      	mov	sp, r7
 80052b0:	bd80      	pop	{r7, pc}
 80052b2:	bf00      	nop
 80052b4:	08011174 	.word	0x08011174

080052b8 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80052b8:	b580      	push	{r7, lr}
 80052ba:	b084      	sub	sp, #16
 80052bc:	af00      	add	r7, sp, #0
 80052be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80052c0:	2300      	movs	r3, #0
 80052c2:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d101      	bne.n	80052ce <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 80052ca:	2301      	movs	r3, #1
 80052cc:	e01d      	b.n	800530a <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	685a      	ldr	r2, [r3, #4]
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f022 0208 	bic.w	r2, r2, #8
 80052dc:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 80052de:	f7fd fa63 	bl	80027a8 <HAL_GetTick>
 80052e2:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 80052e4:	e009      	b.n	80052fa <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80052e6:	f7fd fa5f 	bl	80027a8 <HAL_GetTick>
 80052ea:	4602      	mov	r2, r0
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	1ad3      	subs	r3, r2, r3
 80052f0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80052f4:	d901      	bls.n	80052fa <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 80052f6:	2303      	movs	r3, #3
 80052f8:	e007      	b.n	800530a <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	685b      	ldr	r3, [r3, #4]
 8005300:	f003 0308 	and.w	r3, r3, #8
 8005304:	2b00      	cmp	r3, #0
 8005306:	d0ee      	beq.n	80052e6 <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 8005308:	2300      	movs	r3, #0
}
 800530a:	4618      	mov	r0, r3
 800530c:	3710      	adds	r7, #16
 800530e:	46bd      	mov	sp, r7
 8005310:	bd80      	pop	{r7, pc}

08005312 <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 8005312:	b480      	push	{r7}
 8005314:	b087      	sub	sp, #28
 8005316:	af00      	add	r7, sp, #0
 8005318:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 800531a:	2300      	movs	r3, #0
 800531c:	827b      	strh	r3, [r7, #18]
 800531e:	2300      	movs	r3, #0
 8005320:	823b      	strh	r3, [r7, #16]
 8005322:	2300      	movs	r3, #0
 8005324:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 8005326:	2300      	movs	r3, #0
 8005328:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	699b      	ldr	r3, [r3, #24]
 8005330:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	69db      	ldr	r3, [r3, #28]
 8005338:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	699b      	ldr	r3, [r3, #24]
 8005340:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 8005342:	8a7a      	ldrh	r2, [r7, #18]
 8005344:	8a3b      	ldrh	r3, [r7, #16]
 8005346:	429a      	cmp	r2, r3
 8005348:	d008      	beq.n	800535c <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 800534a:	8a3b      	ldrh	r3, [r7, #16]
 800534c:	041a      	lsls	r2, r3, #16
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	69db      	ldr	r3, [r3, #28]
 8005354:	b29b      	uxth	r3, r3
 8005356:	4313      	orrs	r3, r2
 8005358:	617b      	str	r3, [r7, #20]
 800535a:	e004      	b.n	8005366 <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 800535c:	8a7b      	ldrh	r3, [r7, #18]
 800535e:	041a      	lsls	r2, r3, #16
 8005360:	89fb      	ldrh	r3, [r7, #14]
 8005362:	4313      	orrs	r3, r2
 8005364:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 8005366:	697b      	ldr	r3, [r7, #20]
}
 8005368:	4618      	mov	r0, r3
 800536a:	371c      	adds	r7, #28
 800536c:	46bd      	mov	sp, r7
 800536e:	bc80      	pop	{r7}
 8005370:	4770      	bx	lr

08005372 <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 8005372:	b580      	push	{r7, lr}
 8005374:	b084      	sub	sp, #16
 8005376:	af00      	add	r7, sp, #0
 8005378:	6078      	str	r0, [r7, #4]
 800537a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800537c:	2300      	movs	r3, #0
 800537e:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8005380:	6878      	ldr	r0, [r7, #4]
 8005382:	f000 f85d 	bl	8005440 <RTC_EnterInitMode>
 8005386:	4603      	mov	r3, r0
 8005388:	2b00      	cmp	r3, #0
 800538a:	d002      	beq.n	8005392 <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 800538c:	2301      	movs	r3, #1
 800538e:	73fb      	strb	r3, [r7, #15]
 8005390:	e011      	b.n	80053b6 <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	683a      	ldr	r2, [r7, #0]
 8005398:	0c12      	lsrs	r2, r2, #16
 800539a:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	683a      	ldr	r2, [r7, #0]
 80053a2:	b292      	uxth	r2, r2
 80053a4:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 80053a6:	6878      	ldr	r0, [r7, #4]
 80053a8:	f000 f872 	bl	8005490 <RTC_ExitInitMode>
 80053ac:	4603      	mov	r3, r0
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d001      	beq.n	80053b6 <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 80053b2:	2301      	movs	r3, #1
 80053b4:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80053b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80053b8:	4618      	mov	r0, r3
 80053ba:	3710      	adds	r7, #16
 80053bc:	46bd      	mov	sp, r7
 80053be:	bd80      	pop	{r7, pc}

080053c0 <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 80053c0:	b480      	push	{r7}
 80053c2:	b085      	sub	sp, #20
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 80053c8:	2300      	movs	r3, #0
 80053ca:	81fb      	strh	r3, [r7, #14]
 80053cc:	2300      	movs	r3, #0
 80053ce:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	6a1b      	ldr	r3, [r3, #32]
 80053d6:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053de:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 80053e0:	89fb      	ldrh	r3, [r7, #14]
 80053e2:	041a      	lsls	r2, r3, #16
 80053e4:	89bb      	ldrh	r3, [r7, #12]
 80053e6:	4313      	orrs	r3, r2
}
 80053e8:	4618      	mov	r0, r3
 80053ea:	3714      	adds	r7, #20
 80053ec:	46bd      	mov	sp, r7
 80053ee:	bc80      	pop	{r7}
 80053f0:	4770      	bx	lr

080053f2 <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 80053f2:	b580      	push	{r7, lr}
 80053f4:	b084      	sub	sp, #16
 80053f6:	af00      	add	r7, sp, #0
 80053f8:	6078      	str	r0, [r7, #4]
 80053fa:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80053fc:	2300      	movs	r3, #0
 80053fe:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8005400:	6878      	ldr	r0, [r7, #4]
 8005402:	f000 f81d 	bl	8005440 <RTC_EnterInitMode>
 8005406:	4603      	mov	r3, r0
 8005408:	2b00      	cmp	r3, #0
 800540a:	d002      	beq.n	8005412 <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 800540c:	2301      	movs	r3, #1
 800540e:	73fb      	strb	r3, [r7, #15]
 8005410:	e011      	b.n	8005436 <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	683a      	ldr	r2, [r7, #0]
 8005418:	0c12      	lsrs	r2, r2, #16
 800541a:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	683a      	ldr	r2, [r7, #0]
 8005422:	b292      	uxth	r2, r2
 8005424:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8005426:	6878      	ldr	r0, [r7, #4]
 8005428:	f000 f832 	bl	8005490 <RTC_ExitInitMode>
 800542c:	4603      	mov	r3, r0
 800542e:	2b00      	cmp	r3, #0
 8005430:	d001      	beq.n	8005436 <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 8005432:	2301      	movs	r3, #1
 8005434:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8005436:	7bfb      	ldrb	r3, [r7, #15]
}
 8005438:	4618      	mov	r0, r3
 800543a:	3710      	adds	r7, #16
 800543c:	46bd      	mov	sp, r7
 800543e:	bd80      	pop	{r7, pc}

08005440 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8005440:	b580      	push	{r7, lr}
 8005442:	b084      	sub	sp, #16
 8005444:	af00      	add	r7, sp, #0
 8005446:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005448:	2300      	movs	r3, #0
 800544a:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 800544c:	f7fd f9ac 	bl	80027a8 <HAL_GetTick>
 8005450:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8005452:	e009      	b.n	8005468 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8005454:	f7fd f9a8 	bl	80027a8 <HAL_GetTick>
 8005458:	4602      	mov	r2, r0
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	1ad3      	subs	r3, r2, r3
 800545e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005462:	d901      	bls.n	8005468 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 8005464:	2303      	movs	r3, #3
 8005466:	e00f      	b.n	8005488 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	685b      	ldr	r3, [r3, #4]
 800546e:	f003 0320 	and.w	r3, r3, #32
 8005472:	2b00      	cmp	r3, #0
 8005474:	d0ee      	beq.n	8005454 <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	685a      	ldr	r2, [r3, #4]
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f042 0210 	orr.w	r2, r2, #16
 8005484:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 8005486:	2300      	movs	r3, #0
}
 8005488:	4618      	mov	r0, r3
 800548a:	3710      	adds	r7, #16
 800548c:	46bd      	mov	sp, r7
 800548e:	bd80      	pop	{r7, pc}

08005490 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005490:	b580      	push	{r7, lr}
 8005492:	b084      	sub	sp, #16
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005498:	2300      	movs	r3, #0
 800549a:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	685a      	ldr	r2, [r3, #4]
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f022 0210 	bic.w	r2, r2, #16
 80054aa:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 80054ac:	f7fd f97c 	bl	80027a8 <HAL_GetTick>
 80054b0:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80054b2:	e009      	b.n	80054c8 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80054b4:	f7fd f978 	bl	80027a8 <HAL_GetTick>
 80054b8:	4602      	mov	r2, r0
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	1ad3      	subs	r3, r2, r3
 80054be:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80054c2:	d901      	bls.n	80054c8 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 80054c4:	2303      	movs	r3, #3
 80054c6:	e007      	b.n	80054d8 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	685b      	ldr	r3, [r3, #4]
 80054ce:	f003 0320 	and.w	r3, r3, #32
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d0ee      	beq.n	80054b4 <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 80054d6:	2300      	movs	r3, #0
}
 80054d8:	4618      	mov	r0, r3
 80054da:	3710      	adds	r7, #16
 80054dc:	46bd      	mov	sp, r7
 80054de:	bd80      	pop	{r7, pc}

080054e0 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80054e0:	b480      	push	{r7}
 80054e2:	b085      	sub	sp, #20
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	4603      	mov	r3, r0
 80054e8:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80054ea:	2300      	movs	r3, #0
 80054ec:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 80054ee:	e005      	b.n	80054fc <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	3301      	adds	r3, #1
 80054f4:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 80054f6:	79fb      	ldrb	r3, [r7, #7]
 80054f8:	3b0a      	subs	r3, #10
 80054fa:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 80054fc:	79fb      	ldrb	r3, [r7, #7]
 80054fe:	2b09      	cmp	r3, #9
 8005500:	d8f6      	bhi.n	80054f0 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	b2db      	uxtb	r3, r3
 8005506:	011b      	lsls	r3, r3, #4
 8005508:	b2da      	uxtb	r2, r3
 800550a:	79fb      	ldrb	r3, [r7, #7]
 800550c:	4313      	orrs	r3, r2
 800550e:	b2db      	uxtb	r3, r3
}
 8005510:	4618      	mov	r0, r3
 8005512:	3714      	adds	r7, #20
 8005514:	46bd      	mov	sp, r7
 8005516:	bc80      	pop	{r7}
 8005518:	4770      	bx	lr

0800551a <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800551a:	b480      	push	{r7}
 800551c:	b085      	sub	sp, #20
 800551e:	af00      	add	r7, sp, #0
 8005520:	4603      	mov	r3, r0
 8005522:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8005524:	2300      	movs	r3, #0
 8005526:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 8005528:	79fb      	ldrb	r3, [r7, #7]
 800552a:	091b      	lsrs	r3, r3, #4
 800552c:	b2db      	uxtb	r3, r3
 800552e:	461a      	mov	r2, r3
 8005530:	4613      	mov	r3, r2
 8005532:	009b      	lsls	r3, r3, #2
 8005534:	4413      	add	r3, r2
 8005536:	005b      	lsls	r3, r3, #1
 8005538:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 800553a:	79fb      	ldrb	r3, [r7, #7]
 800553c:	f003 030f 	and.w	r3, r3, #15
 8005540:	b2da      	uxtb	r2, r3
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	b2db      	uxtb	r3, r3
 8005546:	4413      	add	r3, r2
 8005548:	b2db      	uxtb	r3, r3
}
 800554a:	4618      	mov	r0, r3
 800554c:	3714      	adds	r7, #20
 800554e:	46bd      	mov	sp, r7
 8005550:	bc80      	pop	{r7}
 8005552:	4770      	bx	lr

08005554 <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef *hrtc, uint32_t DayElapsed)
{
 8005554:	b580      	push	{r7, lr}
 8005556:	b086      	sub	sp, #24
 8005558:	af00      	add	r7, sp, #0
 800555a:	6078      	str	r0, [r7, #4]
 800555c:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 800555e:	2300      	movs	r3, #0
 8005560:	617b      	str	r3, [r7, #20]
 8005562:	2300      	movs	r3, #0
 8005564:	613b      	str	r3, [r7, #16]
 8005566:	2300      	movs	r3, #0
 8005568:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 800556a:	2300      	movs	r3, #0
 800556c:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	7bdb      	ldrb	r3, [r3, #15]
 8005572:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	7b5b      	ldrb	r3, [r3, #13]
 8005578:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	7b9b      	ldrb	r3, [r3, #14]
 800557e:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 8005580:	2300      	movs	r3, #0
 8005582:	60bb      	str	r3, [r7, #8]
 8005584:	e06f      	b.n	8005666 <RTC_DateUpdate+0x112>
  {
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 8005586:	693b      	ldr	r3, [r7, #16]
 8005588:	2b01      	cmp	r3, #1
 800558a:	d011      	beq.n	80055b0 <RTC_DateUpdate+0x5c>
 800558c:	693b      	ldr	r3, [r7, #16]
 800558e:	2b03      	cmp	r3, #3
 8005590:	d00e      	beq.n	80055b0 <RTC_DateUpdate+0x5c>
 8005592:	693b      	ldr	r3, [r7, #16]
 8005594:	2b05      	cmp	r3, #5
 8005596:	d00b      	beq.n	80055b0 <RTC_DateUpdate+0x5c>
 8005598:	693b      	ldr	r3, [r7, #16]
 800559a:	2b07      	cmp	r3, #7
 800559c:	d008      	beq.n	80055b0 <RTC_DateUpdate+0x5c>
 800559e:	693b      	ldr	r3, [r7, #16]
 80055a0:	2b08      	cmp	r3, #8
 80055a2:	d005      	beq.n	80055b0 <RTC_DateUpdate+0x5c>
        (month == 8U) || (month == 10U) || (month == 12U))
 80055a4:	693b      	ldr	r3, [r7, #16]
 80055a6:	2b0a      	cmp	r3, #10
 80055a8:	d002      	beq.n	80055b0 <RTC_DateUpdate+0x5c>
 80055aa:	693b      	ldr	r3, [r7, #16]
 80055ac:	2b0c      	cmp	r3, #12
 80055ae:	d117      	bne.n	80055e0 <RTC_DateUpdate+0x8c>
    {
      if (day < 31U)
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	2b1e      	cmp	r3, #30
 80055b4:	d803      	bhi.n	80055be <RTC_DateUpdate+0x6a>
      {
        day++;
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	3301      	adds	r3, #1
 80055ba:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 80055bc:	e050      	b.n	8005660 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if (month != 12U)
 80055be:	693b      	ldr	r3, [r7, #16]
 80055c0:	2b0c      	cmp	r3, #12
 80055c2:	d005      	beq.n	80055d0 <RTC_DateUpdate+0x7c>
        {
          month++;
 80055c4:	693b      	ldr	r3, [r7, #16]
 80055c6:	3301      	adds	r3, #1
 80055c8:	613b      	str	r3, [r7, #16]
          day = 1U;
 80055ca:	2301      	movs	r3, #1
 80055cc:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 80055ce:	e047      	b.n	8005660 <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 80055d0:	2301      	movs	r3, #1
 80055d2:	613b      	str	r3, [r7, #16]
          day = 1U;
 80055d4:	2301      	movs	r3, #1
 80055d6:	60fb      	str	r3, [r7, #12]
          year++;
 80055d8:	697b      	ldr	r3, [r7, #20]
 80055da:	3301      	adds	r3, #1
 80055dc:	617b      	str	r3, [r7, #20]
      if (day < 31U)
 80055de:	e03f      	b.n	8005660 <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 80055e0:	693b      	ldr	r3, [r7, #16]
 80055e2:	2b04      	cmp	r3, #4
 80055e4:	d008      	beq.n	80055f8 <RTC_DateUpdate+0xa4>
 80055e6:	693b      	ldr	r3, [r7, #16]
 80055e8:	2b06      	cmp	r3, #6
 80055ea:	d005      	beq.n	80055f8 <RTC_DateUpdate+0xa4>
 80055ec:	693b      	ldr	r3, [r7, #16]
 80055ee:	2b09      	cmp	r3, #9
 80055f0:	d002      	beq.n	80055f8 <RTC_DateUpdate+0xa4>
 80055f2:	693b      	ldr	r3, [r7, #16]
 80055f4:	2b0b      	cmp	r3, #11
 80055f6:	d10c      	bne.n	8005612 <RTC_DateUpdate+0xbe>
    {
      if (day < 30U)
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	2b1d      	cmp	r3, #29
 80055fc:	d803      	bhi.n	8005606 <RTC_DateUpdate+0xb2>
      {
        day++;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	3301      	adds	r3, #1
 8005602:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8005604:	e02c      	b.n	8005660 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 8005606:	693b      	ldr	r3, [r7, #16]
 8005608:	3301      	adds	r3, #1
 800560a:	613b      	str	r3, [r7, #16]
        day = 1U;
 800560c:	2301      	movs	r3, #1
 800560e:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8005610:	e026      	b.n	8005660 <RTC_DateUpdate+0x10c>
      }
    }
    else if (month == 2U)
 8005612:	693b      	ldr	r3, [r7, #16]
 8005614:	2b02      	cmp	r3, #2
 8005616:	d123      	bne.n	8005660 <RTC_DateUpdate+0x10c>
    {
      if (day < 28U)
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	2b1b      	cmp	r3, #27
 800561c:	d803      	bhi.n	8005626 <RTC_DateUpdate+0xd2>
      {
        day++;
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	3301      	adds	r3, #1
 8005622:	60fb      	str	r3, [r7, #12]
 8005624:	e01c      	b.n	8005660 <RTC_DateUpdate+0x10c>
      }
      else if (day == 28U)
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	2b1c      	cmp	r3, #28
 800562a:	d111      	bne.n	8005650 <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if (RTC_IsLeapYear(year))
 800562c:	697b      	ldr	r3, [r7, #20]
 800562e:	b29b      	uxth	r3, r3
 8005630:	4618      	mov	r0, r3
 8005632:	f000 f839 	bl	80056a8 <RTC_IsLeapYear>
 8005636:	4603      	mov	r3, r0
 8005638:	2b00      	cmp	r3, #0
 800563a:	d003      	beq.n	8005644 <RTC_DateUpdate+0xf0>
        {
          day++;
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	3301      	adds	r3, #1
 8005640:	60fb      	str	r3, [r7, #12]
 8005642:	e00d      	b.n	8005660 <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 8005644:	693b      	ldr	r3, [r7, #16]
 8005646:	3301      	adds	r3, #1
 8005648:	613b      	str	r3, [r7, #16]
          day = 1U;
 800564a:	2301      	movs	r3, #1
 800564c:	60fb      	str	r3, [r7, #12]
 800564e:	e007      	b.n	8005660 <RTC_DateUpdate+0x10c>
        }
      }
      else if (day == 29U)
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	2b1d      	cmp	r3, #29
 8005654:	d104      	bne.n	8005660 <RTC_DateUpdate+0x10c>
      {
        month++;
 8005656:	693b      	ldr	r3, [r7, #16]
 8005658:	3301      	adds	r3, #1
 800565a:	613b      	str	r3, [r7, #16]
        day = 1U;
 800565c:	2301      	movs	r3, #1
 800565e:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 8005660:	68bb      	ldr	r3, [r7, #8]
 8005662:	3301      	adds	r3, #1
 8005664:	60bb      	str	r3, [r7, #8]
 8005666:	68ba      	ldr	r2, [r7, #8]
 8005668:	683b      	ldr	r3, [r7, #0]
 800566a:	429a      	cmp	r2, r3
 800566c:	d38b      	bcc.n	8005586 <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 800566e:	697b      	ldr	r3, [r7, #20]
 8005670:	b2da      	uxtb	r2, r3
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 8005676:	693b      	ldr	r3, [r7, #16]
 8005678:	b2da      	uxtb	r2, r3
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	b2da      	uxtb	r2, r3
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 8005686:	693b      	ldr	r3, [r7, #16]
 8005688:	b2db      	uxtb	r3, r3
 800568a:	68fa      	ldr	r2, [r7, #12]
 800568c:	b2d2      	uxtb	r2, r2
 800568e:	4619      	mov	r1, r3
 8005690:	6978      	ldr	r0, [r7, #20]
 8005692:	f000 f83b 	bl	800570c <RTC_WeekDayNum>
 8005696:	4603      	mov	r3, r0
 8005698:	461a      	mov	r2, r3
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	731a      	strb	r2, [r3, #12]
}
 800569e:	bf00      	nop
 80056a0:	3718      	adds	r7, #24
 80056a2:	46bd      	mov	sp, r7
 80056a4:	bd80      	pop	{r7, pc}
	...

080056a8 <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 80056a8:	b480      	push	{r7}
 80056aa:	b083      	sub	sp, #12
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	4603      	mov	r3, r0
 80056b0:	80fb      	strh	r3, [r7, #6]
  if ((nYear % 4U) != 0U)
 80056b2:	88fb      	ldrh	r3, [r7, #6]
 80056b4:	f003 0303 	and.w	r3, r3, #3
 80056b8:	b29b      	uxth	r3, r3
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d001      	beq.n	80056c2 <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 80056be:	2300      	movs	r3, #0
 80056c0:	e01d      	b.n	80056fe <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 100U) != 0U)
 80056c2:	88fb      	ldrh	r3, [r7, #6]
 80056c4:	4a10      	ldr	r2, [pc, #64]	@ (8005708 <RTC_IsLeapYear+0x60>)
 80056c6:	fba2 1203 	umull	r1, r2, r2, r3
 80056ca:	0952      	lsrs	r2, r2, #5
 80056cc:	2164      	movs	r1, #100	@ 0x64
 80056ce:	fb01 f202 	mul.w	r2, r1, r2
 80056d2:	1a9b      	subs	r3, r3, r2
 80056d4:	b29b      	uxth	r3, r3
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d001      	beq.n	80056de <RTC_IsLeapYear+0x36>
  {
    return 1U;
 80056da:	2301      	movs	r3, #1
 80056dc:	e00f      	b.n	80056fe <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 400U) == 0U)
 80056de:	88fb      	ldrh	r3, [r7, #6]
 80056e0:	4a09      	ldr	r2, [pc, #36]	@ (8005708 <RTC_IsLeapYear+0x60>)
 80056e2:	fba2 1203 	umull	r1, r2, r2, r3
 80056e6:	09d2      	lsrs	r2, r2, #7
 80056e8:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 80056ec:	fb01 f202 	mul.w	r2, r1, r2
 80056f0:	1a9b      	subs	r3, r3, r2
 80056f2:	b29b      	uxth	r3, r3
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d101      	bne.n	80056fc <RTC_IsLeapYear+0x54>
  {
    return 1U;
 80056f8:	2301      	movs	r3, #1
 80056fa:	e000      	b.n	80056fe <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 80056fc:	2300      	movs	r3, #0
  }
}
 80056fe:	4618      	mov	r0, r3
 8005700:	370c      	adds	r7, #12
 8005702:	46bd      	mov	sp, r7
 8005704:	bc80      	pop	{r7}
 8005706:	4770      	bx	lr
 8005708:	51eb851f 	.word	0x51eb851f

0800570c <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 800570c:	b480      	push	{r7}
 800570e:	b085      	sub	sp, #20
 8005710:	af00      	add	r7, sp, #0
 8005712:	6078      	str	r0, [r7, #4]
 8005714:	460b      	mov	r3, r1
 8005716:	70fb      	strb	r3, [r7, #3]
 8005718:	4613      	mov	r3, r2
 800571a:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 800571c:	2300      	movs	r3, #0
 800571e:	60bb      	str	r3, [r7, #8]
 8005720:	2300      	movs	r3, #0
 8005722:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 800572a:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 800572c:	78fb      	ldrb	r3, [r7, #3]
 800572e:	2b02      	cmp	r3, #2
 8005730:	d82d      	bhi.n	800578e <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 8005732:	78fa      	ldrb	r2, [r7, #3]
 8005734:	4613      	mov	r3, r2
 8005736:	005b      	lsls	r3, r3, #1
 8005738:	4413      	add	r3, r2
 800573a:	00db      	lsls	r3, r3, #3
 800573c:	1a9b      	subs	r3, r3, r2
 800573e:	4a2c      	ldr	r2, [pc, #176]	@ (80057f0 <RTC_WeekDayNum+0xe4>)
 8005740:	fba2 2303 	umull	r2, r3, r2, r3
 8005744:	085a      	lsrs	r2, r3, #1
 8005746:	78bb      	ldrb	r3, [r7, #2]
 8005748:	441a      	add	r2, r3
 800574a:	68bb      	ldr	r3, [r7, #8]
 800574c:	441a      	add	r2, r3
 800574e:	68bb      	ldr	r3, [r7, #8]
 8005750:	3b01      	subs	r3, #1
 8005752:	089b      	lsrs	r3, r3, #2
 8005754:	441a      	add	r2, r3
 8005756:	68bb      	ldr	r3, [r7, #8]
 8005758:	3b01      	subs	r3, #1
 800575a:	4926      	ldr	r1, [pc, #152]	@ (80057f4 <RTC_WeekDayNum+0xe8>)
 800575c:	fba1 1303 	umull	r1, r3, r1, r3
 8005760:	095b      	lsrs	r3, r3, #5
 8005762:	1ad2      	subs	r2, r2, r3
 8005764:	68bb      	ldr	r3, [r7, #8]
 8005766:	3b01      	subs	r3, #1
 8005768:	4922      	ldr	r1, [pc, #136]	@ (80057f4 <RTC_WeekDayNum+0xe8>)
 800576a:	fba1 1303 	umull	r1, r3, r1, r3
 800576e:	09db      	lsrs	r3, r3, #7
 8005770:	4413      	add	r3, r2
 8005772:	1d1a      	adds	r2, r3, #4
 8005774:	4b20      	ldr	r3, [pc, #128]	@ (80057f8 <RTC_WeekDayNum+0xec>)
 8005776:	fba3 1302 	umull	r1, r3, r3, r2
 800577a:	1ad1      	subs	r1, r2, r3
 800577c:	0849      	lsrs	r1, r1, #1
 800577e:	440b      	add	r3, r1
 8005780:	0899      	lsrs	r1, r3, #2
 8005782:	460b      	mov	r3, r1
 8005784:	00db      	lsls	r3, r3, #3
 8005786:	1a5b      	subs	r3, r3, r1
 8005788:	1ad3      	subs	r3, r2, r3
 800578a:	60fb      	str	r3, [r7, #12]
 800578c:	e029      	b.n	80057e2 <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 800578e:	78fa      	ldrb	r2, [r7, #3]
 8005790:	4613      	mov	r3, r2
 8005792:	005b      	lsls	r3, r3, #1
 8005794:	4413      	add	r3, r2
 8005796:	00db      	lsls	r3, r3, #3
 8005798:	1a9b      	subs	r3, r3, r2
 800579a:	4a15      	ldr	r2, [pc, #84]	@ (80057f0 <RTC_WeekDayNum+0xe4>)
 800579c:	fba2 2303 	umull	r2, r3, r2, r3
 80057a0:	085a      	lsrs	r2, r3, #1
 80057a2:	78bb      	ldrb	r3, [r7, #2]
 80057a4:	441a      	add	r2, r3
 80057a6:	68bb      	ldr	r3, [r7, #8]
 80057a8:	441a      	add	r2, r3
 80057aa:	68bb      	ldr	r3, [r7, #8]
 80057ac:	089b      	lsrs	r3, r3, #2
 80057ae:	441a      	add	r2, r3
 80057b0:	68bb      	ldr	r3, [r7, #8]
 80057b2:	4910      	ldr	r1, [pc, #64]	@ (80057f4 <RTC_WeekDayNum+0xe8>)
 80057b4:	fba1 1303 	umull	r1, r3, r1, r3
 80057b8:	095b      	lsrs	r3, r3, #5
 80057ba:	1ad2      	subs	r2, r2, r3
 80057bc:	68bb      	ldr	r3, [r7, #8]
 80057be:	490d      	ldr	r1, [pc, #52]	@ (80057f4 <RTC_WeekDayNum+0xe8>)
 80057c0:	fba1 1303 	umull	r1, r3, r1, r3
 80057c4:	09db      	lsrs	r3, r3, #7
 80057c6:	4413      	add	r3, r2
 80057c8:	1c9a      	adds	r2, r3, #2
 80057ca:	4b0b      	ldr	r3, [pc, #44]	@ (80057f8 <RTC_WeekDayNum+0xec>)
 80057cc:	fba3 1302 	umull	r1, r3, r3, r2
 80057d0:	1ad1      	subs	r1, r2, r3
 80057d2:	0849      	lsrs	r1, r1, #1
 80057d4:	440b      	add	r3, r1
 80057d6:	0899      	lsrs	r1, r3, #2
 80057d8:	460b      	mov	r3, r1
 80057da:	00db      	lsls	r3, r3, #3
 80057dc:	1a5b      	subs	r3, r3, r1
 80057de:	1ad3      	subs	r3, r2, r3
 80057e0:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	b2db      	uxtb	r3, r3
}
 80057e6:	4618      	mov	r0, r3
 80057e8:	3714      	adds	r7, #20
 80057ea:	46bd      	mov	sp, r7
 80057ec:	bc80      	pop	{r7}
 80057ee:	4770      	bx	lr
 80057f0:	38e38e39 	.word	0x38e38e39
 80057f4:	51eb851f 	.word	0x51eb851f
 80057f8:	24924925 	.word	0x24924925

080057fc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80057fc:	b580      	push	{r7, lr}
 80057fe:	b082      	sub	sp, #8
 8005800:	af00      	add	r7, sp, #0
 8005802:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	2b00      	cmp	r3, #0
 8005808:	d101      	bne.n	800580e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800580a:	2301      	movs	r3, #1
 800580c:	e0b2      	b.n	8005974 <HAL_TIM_Base_Init+0x178>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	4a5a      	ldr	r2, [pc, #360]	@ (800597c <HAL_TIM_Base_Init+0x180>)
 8005814:	4293      	cmp	r3, r2
 8005816:	d027      	beq.n	8005868 <HAL_TIM_Base_Init+0x6c>
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	4a58      	ldr	r2, [pc, #352]	@ (8005980 <HAL_TIM_Base_Init+0x184>)
 800581e:	4293      	cmp	r3, r2
 8005820:	d022      	beq.n	8005868 <HAL_TIM_Base_Init+0x6c>
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800582a:	d01d      	beq.n	8005868 <HAL_TIM_Base_Init+0x6c>
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	4a54      	ldr	r2, [pc, #336]	@ (8005984 <HAL_TIM_Base_Init+0x188>)
 8005832:	4293      	cmp	r3, r2
 8005834:	d018      	beq.n	8005868 <HAL_TIM_Base_Init+0x6c>
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	4a53      	ldr	r2, [pc, #332]	@ (8005988 <HAL_TIM_Base_Init+0x18c>)
 800583c:	4293      	cmp	r3, r2
 800583e:	d013      	beq.n	8005868 <HAL_TIM_Base_Init+0x6c>
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	4a51      	ldr	r2, [pc, #324]	@ (800598c <HAL_TIM_Base_Init+0x190>)
 8005846:	4293      	cmp	r3, r2
 8005848:	d00e      	beq.n	8005868 <HAL_TIM_Base_Init+0x6c>
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	4a50      	ldr	r2, [pc, #320]	@ (8005990 <HAL_TIM_Base_Init+0x194>)
 8005850:	4293      	cmp	r3, r2
 8005852:	d009      	beq.n	8005868 <HAL_TIM_Base_Init+0x6c>
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	4a4e      	ldr	r2, [pc, #312]	@ (8005994 <HAL_TIM_Base_Init+0x198>)
 800585a:	4293      	cmp	r3, r2
 800585c:	d004      	beq.n	8005868 <HAL_TIM_Base_Init+0x6c>
 800585e:	f240 1113 	movw	r1, #275	@ 0x113
 8005862:	484d      	ldr	r0, [pc, #308]	@ (8005998 <HAL_TIM_Base_Init+0x19c>)
 8005864:	f7fc fabc 	bl	8001de0 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	689b      	ldr	r3, [r3, #8]
 800586c:	2b00      	cmp	r3, #0
 800586e:	d014      	beq.n	800589a <HAL_TIM_Base_Init+0x9e>
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	689b      	ldr	r3, [r3, #8]
 8005874:	2b10      	cmp	r3, #16
 8005876:	d010      	beq.n	800589a <HAL_TIM_Base_Init+0x9e>
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	689b      	ldr	r3, [r3, #8]
 800587c:	2b20      	cmp	r3, #32
 800587e:	d00c      	beq.n	800589a <HAL_TIM_Base_Init+0x9e>
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	689b      	ldr	r3, [r3, #8]
 8005884:	2b40      	cmp	r3, #64	@ 0x40
 8005886:	d008      	beq.n	800589a <HAL_TIM_Base_Init+0x9e>
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	689b      	ldr	r3, [r3, #8]
 800588c:	2b60      	cmp	r3, #96	@ 0x60
 800588e:	d004      	beq.n	800589a <HAL_TIM_Base_Init+0x9e>
 8005890:	f44f 718a 	mov.w	r1, #276	@ 0x114
 8005894:	4840      	ldr	r0, [pc, #256]	@ (8005998 <HAL_TIM_Base_Init+0x19c>)
 8005896:	f7fc faa3 	bl	8001de0 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	691b      	ldr	r3, [r3, #16]
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d00e      	beq.n	80058c0 <HAL_TIM_Base_Init+0xc4>
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	691b      	ldr	r3, [r3, #16]
 80058a6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80058aa:	d009      	beq.n	80058c0 <HAL_TIM_Base_Init+0xc4>
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	691b      	ldr	r3, [r3, #16]
 80058b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80058b4:	d004      	beq.n	80058c0 <HAL_TIM_Base_Init+0xc4>
 80058b6:	f240 1115 	movw	r1, #277	@ 0x115
 80058ba:	4837      	ldr	r0, [pc, #220]	@ (8005998 <HAL_TIM_Base_Init+0x19c>)
 80058bc:	f7fc fa90 	bl	8001de0 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	699b      	ldr	r3, [r3, #24]
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d008      	beq.n	80058da <HAL_TIM_Base_Init+0xde>
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	699b      	ldr	r3, [r3, #24]
 80058cc:	2b80      	cmp	r3, #128	@ 0x80
 80058ce:	d004      	beq.n	80058da <HAL_TIM_Base_Init+0xde>
 80058d0:	f44f 718b 	mov.w	r1, #278	@ 0x116
 80058d4:	4830      	ldr	r0, [pc, #192]	@ (8005998 <HAL_TIM_Base_Init+0x19c>)
 80058d6:	f7fc fa83 	bl	8001de0 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80058e0:	b2db      	uxtb	r3, r3
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d111      	bne.n	800590a <HAL_TIM_Base_Init+0x10e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	2200      	movs	r2, #0
 80058ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 80058ee:	6878      	ldr	r0, [r7, #4]
 80058f0:	f001 ffc0 	bl	8007874 <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d102      	bne.n	8005902 <HAL_TIM_Base_Init+0x106>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	4a27      	ldr	r2, [pc, #156]	@ (800599c <HAL_TIM_Base_Init+0x1a0>)
 8005900:	649a      	str	r2, [r3, #72]	@ 0x48
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005906:	6878      	ldr	r0, [r7, #4]
 8005908:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	2202      	movs	r2, #2
 800590e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681a      	ldr	r2, [r3, #0]
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	3304      	adds	r3, #4
 800591a:	4619      	mov	r1, r3
 800591c:	4610      	mov	r0, r2
 800591e:	f001 fbff 	bl	8007120 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	2201      	movs	r2, #1
 8005926:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	2201      	movs	r2, #1
 800592e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	2201      	movs	r2, #1
 8005936:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	2201      	movs	r2, #1
 800593e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	2201      	movs	r2, #1
 8005946:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	2201      	movs	r2, #1
 800594e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	2201      	movs	r2, #1
 8005956:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	2201      	movs	r2, #1
 800595e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	2201      	movs	r2, #1
 8005966:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	2201      	movs	r2, #1
 800596e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005972:	2300      	movs	r3, #0
}
 8005974:	4618      	mov	r0, r3
 8005976:	3708      	adds	r7, #8
 8005978:	46bd      	mov	sp, r7
 800597a:	bd80      	pop	{r7, pc}
 800597c:	40012c00 	.word	0x40012c00
 8005980:	40013400 	.word	0x40013400
 8005984:	40000400 	.word	0x40000400
 8005988:	40000800 	.word	0x40000800
 800598c:	40000c00 	.word	0x40000c00
 8005990:	40001000 	.word	0x40001000
 8005994:	40001400 	.word	0x40001400
 8005998:	080111ac 	.word	0x080111ac
 800599c:	08001f29 	.word	0x08001f29

080059a0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80059a0:	b580      	push	{r7, lr}
 80059a2:	b084      	sub	sp, #16
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	4a39      	ldr	r2, [pc, #228]	@ (8005a94 <HAL_TIM_Base_Start+0xf4>)
 80059ae:	4293      	cmp	r3, r2
 80059b0:	d027      	beq.n	8005a02 <HAL_TIM_Base_Start+0x62>
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	4a38      	ldr	r2, [pc, #224]	@ (8005a98 <HAL_TIM_Base_Start+0xf8>)
 80059b8:	4293      	cmp	r3, r2
 80059ba:	d022      	beq.n	8005a02 <HAL_TIM_Base_Start+0x62>
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059c4:	d01d      	beq.n	8005a02 <HAL_TIM_Base_Start+0x62>
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	4a34      	ldr	r2, [pc, #208]	@ (8005a9c <HAL_TIM_Base_Start+0xfc>)
 80059cc:	4293      	cmp	r3, r2
 80059ce:	d018      	beq.n	8005a02 <HAL_TIM_Base_Start+0x62>
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	4a32      	ldr	r2, [pc, #200]	@ (8005aa0 <HAL_TIM_Base_Start+0x100>)
 80059d6:	4293      	cmp	r3, r2
 80059d8:	d013      	beq.n	8005a02 <HAL_TIM_Base_Start+0x62>
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	4a31      	ldr	r2, [pc, #196]	@ (8005aa4 <HAL_TIM_Base_Start+0x104>)
 80059e0:	4293      	cmp	r3, r2
 80059e2:	d00e      	beq.n	8005a02 <HAL_TIM_Base_Start+0x62>
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	4a2f      	ldr	r2, [pc, #188]	@ (8005aa8 <HAL_TIM_Base_Start+0x108>)
 80059ea:	4293      	cmp	r3, r2
 80059ec:	d009      	beq.n	8005a02 <HAL_TIM_Base_Start+0x62>
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	4a2e      	ldr	r2, [pc, #184]	@ (8005aac <HAL_TIM_Base_Start+0x10c>)
 80059f4:	4293      	cmp	r3, r2
 80059f6:	d004      	beq.n	8005a02 <HAL_TIM_Base_Start+0x62>
 80059f8:	f44f 71ca 	mov.w	r1, #404	@ 0x194
 80059fc:	482c      	ldr	r0, [pc, #176]	@ (8005ab0 <HAL_TIM_Base_Start+0x110>)
 80059fe:	f7fc f9ef 	bl	8001de0 <assert_failed>

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a08:	b2db      	uxtb	r3, r3
 8005a0a:	2b01      	cmp	r3, #1
 8005a0c:	d001      	beq.n	8005a12 <HAL_TIM_Base_Start+0x72>
  {
    return HAL_ERROR;
 8005a0e:	2301      	movs	r3, #1
 8005a10:	e03c      	b.n	8005a8c <HAL_TIM_Base_Start+0xec>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	2202      	movs	r2, #2
 8005a16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	4a1d      	ldr	r2, [pc, #116]	@ (8005a94 <HAL_TIM_Base_Start+0xf4>)
 8005a20:	4293      	cmp	r3, r2
 8005a22:	d018      	beq.n	8005a56 <HAL_TIM_Base_Start+0xb6>
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	4a1b      	ldr	r2, [pc, #108]	@ (8005a98 <HAL_TIM_Base_Start+0xf8>)
 8005a2a:	4293      	cmp	r3, r2
 8005a2c:	d013      	beq.n	8005a56 <HAL_TIM_Base_Start+0xb6>
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a36:	d00e      	beq.n	8005a56 <HAL_TIM_Base_Start+0xb6>
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	4a17      	ldr	r2, [pc, #92]	@ (8005a9c <HAL_TIM_Base_Start+0xfc>)
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	d009      	beq.n	8005a56 <HAL_TIM_Base_Start+0xb6>
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	4a16      	ldr	r2, [pc, #88]	@ (8005aa0 <HAL_TIM_Base_Start+0x100>)
 8005a48:	4293      	cmp	r3, r2
 8005a4a:	d004      	beq.n	8005a56 <HAL_TIM_Base_Start+0xb6>
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	4a14      	ldr	r2, [pc, #80]	@ (8005aa4 <HAL_TIM_Base_Start+0x104>)
 8005a52:	4293      	cmp	r3, r2
 8005a54:	d111      	bne.n	8005a7a <HAL_TIM_Base_Start+0xda>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	689b      	ldr	r3, [r3, #8]
 8005a5c:	f003 0307 	and.w	r3, r3, #7
 8005a60:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	2b06      	cmp	r3, #6
 8005a66:	d010      	beq.n	8005a8a <HAL_TIM_Base_Start+0xea>
    {
      __HAL_TIM_ENABLE(htim);
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	681a      	ldr	r2, [r3, #0]
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	f042 0201 	orr.w	r2, r2, #1
 8005a76:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a78:	e007      	b.n	8005a8a <HAL_TIM_Base_Start+0xea>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	681a      	ldr	r2, [r3, #0]
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f042 0201 	orr.w	r2, r2, #1
 8005a88:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005a8a:	2300      	movs	r3, #0
}
 8005a8c:	4618      	mov	r0, r3
 8005a8e:	3710      	adds	r7, #16
 8005a90:	46bd      	mov	sp, r7
 8005a92:	bd80      	pop	{r7, pc}
 8005a94:	40012c00 	.word	0x40012c00
 8005a98:	40013400 	.word	0x40013400
 8005a9c:	40000400 	.word	0x40000400
 8005aa0:	40000800 	.word	0x40000800
 8005aa4:	40000c00 	.word	0x40000c00
 8005aa8:	40001000 	.word	0x40001000
 8005aac:	40001400 	.word	0x40001400
 8005ab0:	080111ac 	.word	0x080111ac

08005ab4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005ab4:	b580      	push	{r7, lr}
 8005ab6:	b084      	sub	sp, #16
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	4a3d      	ldr	r2, [pc, #244]	@ (8005bb8 <HAL_TIM_Base_Start_IT+0x104>)
 8005ac2:	4293      	cmp	r3, r2
 8005ac4:	d027      	beq.n	8005b16 <HAL_TIM_Base_Start_IT+0x62>
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	4a3c      	ldr	r2, [pc, #240]	@ (8005bbc <HAL_TIM_Base_Start_IT+0x108>)
 8005acc:	4293      	cmp	r3, r2
 8005ace:	d022      	beq.n	8005b16 <HAL_TIM_Base_Start_IT+0x62>
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ad8:	d01d      	beq.n	8005b16 <HAL_TIM_Base_Start_IT+0x62>
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	4a38      	ldr	r2, [pc, #224]	@ (8005bc0 <HAL_TIM_Base_Start_IT+0x10c>)
 8005ae0:	4293      	cmp	r3, r2
 8005ae2:	d018      	beq.n	8005b16 <HAL_TIM_Base_Start_IT+0x62>
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	4a36      	ldr	r2, [pc, #216]	@ (8005bc4 <HAL_TIM_Base_Start_IT+0x110>)
 8005aea:	4293      	cmp	r3, r2
 8005aec:	d013      	beq.n	8005b16 <HAL_TIM_Base_Start_IT+0x62>
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	4a35      	ldr	r2, [pc, #212]	@ (8005bc8 <HAL_TIM_Base_Start_IT+0x114>)
 8005af4:	4293      	cmp	r3, r2
 8005af6:	d00e      	beq.n	8005b16 <HAL_TIM_Base_Start_IT+0x62>
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	4a33      	ldr	r2, [pc, #204]	@ (8005bcc <HAL_TIM_Base_Start_IT+0x118>)
 8005afe:	4293      	cmp	r3, r2
 8005b00:	d009      	beq.n	8005b16 <HAL_TIM_Base_Start_IT+0x62>
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	4a32      	ldr	r2, [pc, #200]	@ (8005bd0 <HAL_TIM_Base_Start_IT+0x11c>)
 8005b08:	4293      	cmp	r3, r2
 8005b0a:	d004      	beq.n	8005b16 <HAL_TIM_Base_Start_IT+0x62>
 8005b0c:	f240 11cf 	movw	r1, #463	@ 0x1cf
 8005b10:	4830      	ldr	r0, [pc, #192]	@ (8005bd4 <HAL_TIM_Base_Start_IT+0x120>)
 8005b12:	f7fc f965 	bl	8001de0 <assert_failed>

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b1c:	b2db      	uxtb	r3, r3
 8005b1e:	2b01      	cmp	r3, #1
 8005b20:	d001      	beq.n	8005b26 <HAL_TIM_Base_Start_IT+0x72>
  {
    return HAL_ERROR;
 8005b22:	2301      	movs	r3, #1
 8005b24:	e044      	b.n	8005bb0 <HAL_TIM_Base_Start_IT+0xfc>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	2202      	movs	r2, #2
 8005b2a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	68da      	ldr	r2, [r3, #12]
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	f042 0201 	orr.w	r2, r2, #1
 8005b3c:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	4a1d      	ldr	r2, [pc, #116]	@ (8005bb8 <HAL_TIM_Base_Start_IT+0x104>)
 8005b44:	4293      	cmp	r3, r2
 8005b46:	d018      	beq.n	8005b7a <HAL_TIM_Base_Start_IT+0xc6>
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	4a1b      	ldr	r2, [pc, #108]	@ (8005bbc <HAL_TIM_Base_Start_IT+0x108>)
 8005b4e:	4293      	cmp	r3, r2
 8005b50:	d013      	beq.n	8005b7a <HAL_TIM_Base_Start_IT+0xc6>
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b5a:	d00e      	beq.n	8005b7a <HAL_TIM_Base_Start_IT+0xc6>
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	4a17      	ldr	r2, [pc, #92]	@ (8005bc0 <HAL_TIM_Base_Start_IT+0x10c>)
 8005b62:	4293      	cmp	r3, r2
 8005b64:	d009      	beq.n	8005b7a <HAL_TIM_Base_Start_IT+0xc6>
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	4a16      	ldr	r2, [pc, #88]	@ (8005bc4 <HAL_TIM_Base_Start_IT+0x110>)
 8005b6c:	4293      	cmp	r3, r2
 8005b6e:	d004      	beq.n	8005b7a <HAL_TIM_Base_Start_IT+0xc6>
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	4a14      	ldr	r2, [pc, #80]	@ (8005bc8 <HAL_TIM_Base_Start_IT+0x114>)
 8005b76:	4293      	cmp	r3, r2
 8005b78:	d111      	bne.n	8005b9e <HAL_TIM_Base_Start_IT+0xea>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	689b      	ldr	r3, [r3, #8]
 8005b80:	f003 0307 	and.w	r3, r3, #7
 8005b84:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	2b06      	cmp	r3, #6
 8005b8a:	d010      	beq.n	8005bae <HAL_TIM_Base_Start_IT+0xfa>
    {
      __HAL_TIM_ENABLE(htim);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	681a      	ldr	r2, [r3, #0]
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	f042 0201 	orr.w	r2, r2, #1
 8005b9a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b9c:	e007      	b.n	8005bae <HAL_TIM_Base_Start_IT+0xfa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	681a      	ldr	r2, [r3, #0]
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	f042 0201 	orr.w	r2, r2, #1
 8005bac:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005bae:	2300      	movs	r3, #0
}
 8005bb0:	4618      	mov	r0, r3
 8005bb2:	3710      	adds	r7, #16
 8005bb4:	46bd      	mov	sp, r7
 8005bb6:	bd80      	pop	{r7, pc}
 8005bb8:	40012c00 	.word	0x40012c00
 8005bbc:	40013400 	.word	0x40013400
 8005bc0:	40000400 	.word	0x40000400
 8005bc4:	40000800 	.word	0x40000800
 8005bc8:	40000c00 	.word	0x40000c00
 8005bcc:	40001000 	.word	0x40001000
 8005bd0:	40001400 	.word	0x40001400
 8005bd4:	080111ac 	.word	0x080111ac

08005bd8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005bd8:	b580      	push	{r7, lr}
 8005bda:	b082      	sub	sp, #8
 8005bdc:	af00      	add	r7, sp, #0
 8005bde:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d101      	bne.n	8005bea <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005be6:	2301      	movs	r3, #1
 8005be8:	e0b2      	b.n	8005d50 <HAL_TIM_PWM_Init+0x178>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	4a5a      	ldr	r2, [pc, #360]	@ (8005d58 <HAL_TIM_PWM_Init+0x180>)
 8005bf0:	4293      	cmp	r3, r2
 8005bf2:	d027      	beq.n	8005c44 <HAL_TIM_PWM_Init+0x6c>
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	4a58      	ldr	r2, [pc, #352]	@ (8005d5c <HAL_TIM_PWM_Init+0x184>)
 8005bfa:	4293      	cmp	r3, r2
 8005bfc:	d022      	beq.n	8005c44 <HAL_TIM_PWM_Init+0x6c>
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c06:	d01d      	beq.n	8005c44 <HAL_TIM_PWM_Init+0x6c>
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	4a54      	ldr	r2, [pc, #336]	@ (8005d60 <HAL_TIM_PWM_Init+0x188>)
 8005c0e:	4293      	cmp	r3, r2
 8005c10:	d018      	beq.n	8005c44 <HAL_TIM_PWM_Init+0x6c>
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	4a53      	ldr	r2, [pc, #332]	@ (8005d64 <HAL_TIM_PWM_Init+0x18c>)
 8005c18:	4293      	cmp	r3, r2
 8005c1a:	d013      	beq.n	8005c44 <HAL_TIM_PWM_Init+0x6c>
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	4a51      	ldr	r2, [pc, #324]	@ (8005d68 <HAL_TIM_PWM_Init+0x190>)
 8005c22:	4293      	cmp	r3, r2
 8005c24:	d00e      	beq.n	8005c44 <HAL_TIM_PWM_Init+0x6c>
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	4a50      	ldr	r2, [pc, #320]	@ (8005d6c <HAL_TIM_PWM_Init+0x194>)
 8005c2c:	4293      	cmp	r3, r2
 8005c2e:	d009      	beq.n	8005c44 <HAL_TIM_PWM_Init+0x6c>
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	4a4e      	ldr	r2, [pc, #312]	@ (8005d70 <HAL_TIM_PWM_Init+0x198>)
 8005c36:	4293      	cmp	r3, r2
 8005c38:	d004      	beq.n	8005c44 <HAL_TIM_PWM_Init+0x6c>
 8005c3a:	f240 5113 	movw	r1, #1299	@ 0x513
 8005c3e:	484d      	ldr	r0, [pc, #308]	@ (8005d74 <HAL_TIM_PWM_Init+0x19c>)
 8005c40:	f7fc f8ce 	bl	8001de0 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	689b      	ldr	r3, [r3, #8]
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d014      	beq.n	8005c76 <HAL_TIM_PWM_Init+0x9e>
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	689b      	ldr	r3, [r3, #8]
 8005c50:	2b10      	cmp	r3, #16
 8005c52:	d010      	beq.n	8005c76 <HAL_TIM_PWM_Init+0x9e>
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	689b      	ldr	r3, [r3, #8]
 8005c58:	2b20      	cmp	r3, #32
 8005c5a:	d00c      	beq.n	8005c76 <HAL_TIM_PWM_Init+0x9e>
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	689b      	ldr	r3, [r3, #8]
 8005c60:	2b40      	cmp	r3, #64	@ 0x40
 8005c62:	d008      	beq.n	8005c76 <HAL_TIM_PWM_Init+0x9e>
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	689b      	ldr	r3, [r3, #8]
 8005c68:	2b60      	cmp	r3, #96	@ 0x60
 8005c6a:	d004      	beq.n	8005c76 <HAL_TIM_PWM_Init+0x9e>
 8005c6c:	f240 5114 	movw	r1, #1300	@ 0x514
 8005c70:	4840      	ldr	r0, [pc, #256]	@ (8005d74 <HAL_TIM_PWM_Init+0x19c>)
 8005c72:	f7fc f8b5 	bl	8001de0 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	691b      	ldr	r3, [r3, #16]
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d00e      	beq.n	8005c9c <HAL_TIM_PWM_Init+0xc4>
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	691b      	ldr	r3, [r3, #16]
 8005c82:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005c86:	d009      	beq.n	8005c9c <HAL_TIM_PWM_Init+0xc4>
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	691b      	ldr	r3, [r3, #16]
 8005c8c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005c90:	d004      	beq.n	8005c9c <HAL_TIM_PWM_Init+0xc4>
 8005c92:	f240 5115 	movw	r1, #1301	@ 0x515
 8005c96:	4837      	ldr	r0, [pc, #220]	@ (8005d74 <HAL_TIM_PWM_Init+0x19c>)
 8005c98:	f7fc f8a2 	bl	8001de0 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	699b      	ldr	r3, [r3, #24]
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d008      	beq.n	8005cb6 <HAL_TIM_PWM_Init+0xde>
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	699b      	ldr	r3, [r3, #24]
 8005ca8:	2b80      	cmp	r3, #128	@ 0x80
 8005caa:	d004      	beq.n	8005cb6 <HAL_TIM_PWM_Init+0xde>
 8005cac:	f240 5116 	movw	r1, #1302	@ 0x516
 8005cb0:	4830      	ldr	r0, [pc, #192]	@ (8005d74 <HAL_TIM_PWM_Init+0x19c>)
 8005cb2:	f7fc f895 	bl	8001de0 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005cbc:	b2db      	uxtb	r3, r3
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d111      	bne.n	8005ce6 <HAL_TIM_PWM_Init+0x10e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8005cca:	6878      	ldr	r0, [r7, #4]
 8005ccc:	f001 fdd2 	bl	8007874 <TIM_ResetCallback>

    if (htim->PWM_MspInitCallback == NULL)
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d102      	bne.n	8005cde <HAL_TIM_PWM_Init+0x106>
    {
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	4a27      	ldr	r2, [pc, #156]	@ (8005d78 <HAL_TIM_PWM_Init+0x1a0>)
 8005cdc:	661a      	str	r2, [r3, #96]	@ 0x60
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ce2:	6878      	ldr	r0, [r7, #4]
 8005ce4:	4798      	blx	r3
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	2202      	movs	r2, #2
 8005cea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681a      	ldr	r2, [r3, #0]
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	3304      	adds	r3, #4
 8005cf6:	4619      	mov	r1, r3
 8005cf8:	4610      	mov	r0, r2
 8005cfa:	f001 fa11 	bl	8007120 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	2201      	movs	r2, #1
 8005d02:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	2201      	movs	r2, #1
 8005d0a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	2201      	movs	r2, #1
 8005d12:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	2201      	movs	r2, #1
 8005d1a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	2201      	movs	r2, #1
 8005d22:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	2201      	movs	r2, #1
 8005d2a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	2201      	movs	r2, #1
 8005d32:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	2201      	movs	r2, #1
 8005d3a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	2201      	movs	r2, #1
 8005d42:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	2201      	movs	r2, #1
 8005d4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005d4e:	2300      	movs	r3, #0
}
 8005d50:	4618      	mov	r0, r3
 8005d52:	3708      	adds	r7, #8
 8005d54:	46bd      	mov	sp, r7
 8005d56:	bd80      	pop	{r7, pc}
 8005d58:	40012c00 	.word	0x40012c00
 8005d5c:	40013400 	.word	0x40013400
 8005d60:	40000400 	.word	0x40000400
 8005d64:	40000800 	.word	0x40000800
 8005d68:	40000c00 	.word	0x40000c00
 8005d6c:	40001000 	.word	0x40001000
 8005d70:	40001400 	.word	0x40001400
 8005d74:	080111ac 	.word	0x080111ac
 8005d78:	08005d7d 	.word	0x08005d7d

08005d7c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005d7c:	b480      	push	{r7}
 8005d7e:	b083      	sub	sp, #12
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005d84:	bf00      	nop
 8005d86:	370c      	adds	r7, #12
 8005d88:	46bd      	mov	sp, r7
 8005d8a:	bc80      	pop	{r7}
 8005d8c:	4770      	bx	lr
	...

08005d90 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005d90:	b580      	push	{r7, lr}
 8005d92:	b084      	sub	sp, #16
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	6078      	str	r0, [r7, #4]
 8005d98:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	4a8a      	ldr	r2, [pc, #552]	@ (8005fc8 <HAL_TIM_PWM_Start+0x238>)
 8005da0:	4293      	cmp	r3, r2
 8005da2:	d10b      	bne.n	8005dbc <HAL_TIM_PWM_Start+0x2c>
 8005da4:	683b      	ldr	r3, [r7, #0]
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d062      	beq.n	8005e70 <HAL_TIM_PWM_Start+0xe0>
 8005daa:	683b      	ldr	r3, [r7, #0]
 8005dac:	2b04      	cmp	r3, #4
 8005dae:	d05f      	beq.n	8005e70 <HAL_TIM_PWM_Start+0xe0>
 8005db0:	683b      	ldr	r3, [r7, #0]
 8005db2:	2b08      	cmp	r3, #8
 8005db4:	d05c      	beq.n	8005e70 <HAL_TIM_PWM_Start+0xe0>
 8005db6:	683b      	ldr	r3, [r7, #0]
 8005db8:	2b0c      	cmp	r3, #12
 8005dba:	d059      	beq.n	8005e70 <HAL_TIM_PWM_Start+0xe0>
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	4a82      	ldr	r2, [pc, #520]	@ (8005fcc <HAL_TIM_PWM_Start+0x23c>)
 8005dc2:	4293      	cmp	r3, r2
 8005dc4:	d10b      	bne.n	8005dde <HAL_TIM_PWM_Start+0x4e>
 8005dc6:	683b      	ldr	r3, [r7, #0]
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d051      	beq.n	8005e70 <HAL_TIM_PWM_Start+0xe0>
 8005dcc:	683b      	ldr	r3, [r7, #0]
 8005dce:	2b04      	cmp	r3, #4
 8005dd0:	d04e      	beq.n	8005e70 <HAL_TIM_PWM_Start+0xe0>
 8005dd2:	683b      	ldr	r3, [r7, #0]
 8005dd4:	2b08      	cmp	r3, #8
 8005dd6:	d04b      	beq.n	8005e70 <HAL_TIM_PWM_Start+0xe0>
 8005dd8:	683b      	ldr	r3, [r7, #0]
 8005dda:	2b0c      	cmp	r3, #12
 8005ddc:	d048      	beq.n	8005e70 <HAL_TIM_PWM_Start+0xe0>
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005de6:	d10b      	bne.n	8005e00 <HAL_TIM_PWM_Start+0x70>
 8005de8:	683b      	ldr	r3, [r7, #0]
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d040      	beq.n	8005e70 <HAL_TIM_PWM_Start+0xe0>
 8005dee:	683b      	ldr	r3, [r7, #0]
 8005df0:	2b04      	cmp	r3, #4
 8005df2:	d03d      	beq.n	8005e70 <HAL_TIM_PWM_Start+0xe0>
 8005df4:	683b      	ldr	r3, [r7, #0]
 8005df6:	2b08      	cmp	r3, #8
 8005df8:	d03a      	beq.n	8005e70 <HAL_TIM_PWM_Start+0xe0>
 8005dfa:	683b      	ldr	r3, [r7, #0]
 8005dfc:	2b0c      	cmp	r3, #12
 8005dfe:	d037      	beq.n	8005e70 <HAL_TIM_PWM_Start+0xe0>
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	4a72      	ldr	r2, [pc, #456]	@ (8005fd0 <HAL_TIM_PWM_Start+0x240>)
 8005e06:	4293      	cmp	r3, r2
 8005e08:	d10b      	bne.n	8005e22 <HAL_TIM_PWM_Start+0x92>
 8005e0a:	683b      	ldr	r3, [r7, #0]
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d02f      	beq.n	8005e70 <HAL_TIM_PWM_Start+0xe0>
 8005e10:	683b      	ldr	r3, [r7, #0]
 8005e12:	2b04      	cmp	r3, #4
 8005e14:	d02c      	beq.n	8005e70 <HAL_TIM_PWM_Start+0xe0>
 8005e16:	683b      	ldr	r3, [r7, #0]
 8005e18:	2b08      	cmp	r3, #8
 8005e1a:	d029      	beq.n	8005e70 <HAL_TIM_PWM_Start+0xe0>
 8005e1c:	683b      	ldr	r3, [r7, #0]
 8005e1e:	2b0c      	cmp	r3, #12
 8005e20:	d026      	beq.n	8005e70 <HAL_TIM_PWM_Start+0xe0>
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	4a6b      	ldr	r2, [pc, #428]	@ (8005fd4 <HAL_TIM_PWM_Start+0x244>)
 8005e28:	4293      	cmp	r3, r2
 8005e2a:	d10b      	bne.n	8005e44 <HAL_TIM_PWM_Start+0xb4>
 8005e2c:	683b      	ldr	r3, [r7, #0]
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d01e      	beq.n	8005e70 <HAL_TIM_PWM_Start+0xe0>
 8005e32:	683b      	ldr	r3, [r7, #0]
 8005e34:	2b04      	cmp	r3, #4
 8005e36:	d01b      	beq.n	8005e70 <HAL_TIM_PWM_Start+0xe0>
 8005e38:	683b      	ldr	r3, [r7, #0]
 8005e3a:	2b08      	cmp	r3, #8
 8005e3c:	d018      	beq.n	8005e70 <HAL_TIM_PWM_Start+0xe0>
 8005e3e:	683b      	ldr	r3, [r7, #0]
 8005e40:	2b0c      	cmp	r3, #12
 8005e42:	d015      	beq.n	8005e70 <HAL_TIM_PWM_Start+0xe0>
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	4a63      	ldr	r2, [pc, #396]	@ (8005fd8 <HAL_TIM_PWM_Start+0x248>)
 8005e4a:	4293      	cmp	r3, r2
 8005e4c:	d10b      	bne.n	8005e66 <HAL_TIM_PWM_Start+0xd6>
 8005e4e:	683b      	ldr	r3, [r7, #0]
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d00d      	beq.n	8005e70 <HAL_TIM_PWM_Start+0xe0>
 8005e54:	683b      	ldr	r3, [r7, #0]
 8005e56:	2b04      	cmp	r3, #4
 8005e58:	d00a      	beq.n	8005e70 <HAL_TIM_PWM_Start+0xe0>
 8005e5a:	683b      	ldr	r3, [r7, #0]
 8005e5c:	2b08      	cmp	r3, #8
 8005e5e:	d007      	beq.n	8005e70 <HAL_TIM_PWM_Start+0xe0>
 8005e60:	683b      	ldr	r3, [r7, #0]
 8005e62:	2b0c      	cmp	r3, #12
 8005e64:	d004      	beq.n	8005e70 <HAL_TIM_PWM_Start+0xe0>
 8005e66:	f240 5199 	movw	r1, #1433	@ 0x599
 8005e6a:	485c      	ldr	r0, [pc, #368]	@ (8005fdc <HAL_TIM_PWM_Start+0x24c>)
 8005e6c:	f7fb ffb8 	bl	8001de0 <assert_failed>

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005e70:	683b      	ldr	r3, [r7, #0]
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d109      	bne.n	8005e8a <HAL_TIM_PWM_Start+0xfa>
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005e7c:	b2db      	uxtb	r3, r3
 8005e7e:	2b01      	cmp	r3, #1
 8005e80:	bf14      	ite	ne
 8005e82:	2301      	movne	r3, #1
 8005e84:	2300      	moveq	r3, #0
 8005e86:	b2db      	uxtb	r3, r3
 8005e88:	e022      	b.n	8005ed0 <HAL_TIM_PWM_Start+0x140>
 8005e8a:	683b      	ldr	r3, [r7, #0]
 8005e8c:	2b04      	cmp	r3, #4
 8005e8e:	d109      	bne.n	8005ea4 <HAL_TIM_PWM_Start+0x114>
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005e96:	b2db      	uxtb	r3, r3
 8005e98:	2b01      	cmp	r3, #1
 8005e9a:	bf14      	ite	ne
 8005e9c:	2301      	movne	r3, #1
 8005e9e:	2300      	moveq	r3, #0
 8005ea0:	b2db      	uxtb	r3, r3
 8005ea2:	e015      	b.n	8005ed0 <HAL_TIM_PWM_Start+0x140>
 8005ea4:	683b      	ldr	r3, [r7, #0]
 8005ea6:	2b08      	cmp	r3, #8
 8005ea8:	d109      	bne.n	8005ebe <HAL_TIM_PWM_Start+0x12e>
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005eb0:	b2db      	uxtb	r3, r3
 8005eb2:	2b01      	cmp	r3, #1
 8005eb4:	bf14      	ite	ne
 8005eb6:	2301      	movne	r3, #1
 8005eb8:	2300      	moveq	r3, #0
 8005eba:	b2db      	uxtb	r3, r3
 8005ebc:	e008      	b.n	8005ed0 <HAL_TIM_PWM_Start+0x140>
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005ec4:	b2db      	uxtb	r3, r3
 8005ec6:	2b01      	cmp	r3, #1
 8005ec8:	bf14      	ite	ne
 8005eca:	2301      	movne	r3, #1
 8005ecc:	2300      	moveq	r3, #0
 8005ece:	b2db      	uxtb	r3, r3
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d001      	beq.n	8005ed8 <HAL_TIM_PWM_Start+0x148>
  {
    return HAL_ERROR;
 8005ed4:	2301      	movs	r3, #1
 8005ed6:	e072      	b.n	8005fbe <HAL_TIM_PWM_Start+0x22e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005ed8:	683b      	ldr	r3, [r7, #0]
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d104      	bne.n	8005ee8 <HAL_TIM_PWM_Start+0x158>
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	2202      	movs	r2, #2
 8005ee2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005ee6:	e013      	b.n	8005f10 <HAL_TIM_PWM_Start+0x180>
 8005ee8:	683b      	ldr	r3, [r7, #0]
 8005eea:	2b04      	cmp	r3, #4
 8005eec:	d104      	bne.n	8005ef8 <HAL_TIM_PWM_Start+0x168>
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	2202      	movs	r2, #2
 8005ef2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005ef6:	e00b      	b.n	8005f10 <HAL_TIM_PWM_Start+0x180>
 8005ef8:	683b      	ldr	r3, [r7, #0]
 8005efa:	2b08      	cmp	r3, #8
 8005efc:	d104      	bne.n	8005f08 <HAL_TIM_PWM_Start+0x178>
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	2202      	movs	r2, #2
 8005f02:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005f06:	e003      	b.n	8005f10 <HAL_TIM_PWM_Start+0x180>
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2202      	movs	r2, #2
 8005f0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	2201      	movs	r2, #1
 8005f16:	6839      	ldr	r1, [r7, #0]
 8005f18:	4618      	mov	r0, r3
 8005f1a:	f001 fc4b 	bl	80077b4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	4a29      	ldr	r2, [pc, #164]	@ (8005fc8 <HAL_TIM_PWM_Start+0x238>)
 8005f24:	4293      	cmp	r3, r2
 8005f26:	d004      	beq.n	8005f32 <HAL_TIM_PWM_Start+0x1a2>
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	4a27      	ldr	r2, [pc, #156]	@ (8005fcc <HAL_TIM_PWM_Start+0x23c>)
 8005f2e:	4293      	cmp	r3, r2
 8005f30:	d101      	bne.n	8005f36 <HAL_TIM_PWM_Start+0x1a6>
 8005f32:	2301      	movs	r3, #1
 8005f34:	e000      	b.n	8005f38 <HAL_TIM_PWM_Start+0x1a8>
 8005f36:	2300      	movs	r3, #0
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d007      	beq.n	8005f4c <HAL_TIM_PWM_Start+0x1bc>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005f4a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	4a1d      	ldr	r2, [pc, #116]	@ (8005fc8 <HAL_TIM_PWM_Start+0x238>)
 8005f52:	4293      	cmp	r3, r2
 8005f54:	d018      	beq.n	8005f88 <HAL_TIM_PWM_Start+0x1f8>
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	4a1c      	ldr	r2, [pc, #112]	@ (8005fcc <HAL_TIM_PWM_Start+0x23c>)
 8005f5c:	4293      	cmp	r3, r2
 8005f5e:	d013      	beq.n	8005f88 <HAL_TIM_PWM_Start+0x1f8>
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f68:	d00e      	beq.n	8005f88 <HAL_TIM_PWM_Start+0x1f8>
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	4a18      	ldr	r2, [pc, #96]	@ (8005fd0 <HAL_TIM_PWM_Start+0x240>)
 8005f70:	4293      	cmp	r3, r2
 8005f72:	d009      	beq.n	8005f88 <HAL_TIM_PWM_Start+0x1f8>
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	4a16      	ldr	r2, [pc, #88]	@ (8005fd4 <HAL_TIM_PWM_Start+0x244>)
 8005f7a:	4293      	cmp	r3, r2
 8005f7c:	d004      	beq.n	8005f88 <HAL_TIM_PWM_Start+0x1f8>
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	4a15      	ldr	r2, [pc, #84]	@ (8005fd8 <HAL_TIM_PWM_Start+0x248>)
 8005f84:	4293      	cmp	r3, r2
 8005f86:	d111      	bne.n	8005fac <HAL_TIM_PWM_Start+0x21c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	689b      	ldr	r3, [r3, #8]
 8005f8e:	f003 0307 	and.w	r3, r3, #7
 8005f92:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	2b06      	cmp	r3, #6
 8005f98:	d010      	beq.n	8005fbc <HAL_TIM_PWM_Start+0x22c>
    {
      __HAL_TIM_ENABLE(htim);
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	681a      	ldr	r2, [r3, #0]
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	f042 0201 	orr.w	r2, r2, #1
 8005fa8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005faa:	e007      	b.n	8005fbc <HAL_TIM_PWM_Start+0x22c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	681a      	ldr	r2, [r3, #0]
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	f042 0201 	orr.w	r2, r2, #1
 8005fba:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005fbc:	2300      	movs	r3, #0
}
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	3710      	adds	r7, #16
 8005fc2:	46bd      	mov	sp, r7
 8005fc4:	bd80      	pop	{r7, pc}
 8005fc6:	bf00      	nop
 8005fc8:	40012c00 	.word	0x40012c00
 8005fcc:	40013400 	.word	0x40013400
 8005fd0:	40000400 	.word	0x40000400
 8005fd4:	40000800 	.word	0x40000800
 8005fd8:	40000c00 	.word	0x40000c00
 8005fdc:	080111ac 	.word	0x080111ac

08005fe0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8005fe0:	b580      	push	{r7, lr}
 8005fe2:	b086      	sub	sp, #24
 8005fe4:	af00      	add	r7, sp, #0
 8005fe6:	6078      	str	r0, [r7, #4]
 8005fe8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d101      	bne.n	8005ff4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005ff0:	2301      	movs	r3, #1
 8005ff2:	e192      	b.n	800631a <HAL_TIM_Encoder_Init+0x33a>
  }

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	4a7d      	ldr	r2, [pc, #500]	@ (80061f0 <HAL_TIM_Encoder_Init+0x210>)
 8005ffa:	4293      	cmp	r3, r2
 8005ffc:	d01d      	beq.n	800603a <HAL_TIM_Encoder_Init+0x5a>
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	4a7c      	ldr	r2, [pc, #496]	@ (80061f4 <HAL_TIM_Encoder_Init+0x214>)
 8006004:	4293      	cmp	r3, r2
 8006006:	d018      	beq.n	800603a <HAL_TIM_Encoder_Init+0x5a>
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006010:	d013      	beq.n	800603a <HAL_TIM_Encoder_Init+0x5a>
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	4a78      	ldr	r2, [pc, #480]	@ (80061f8 <HAL_TIM_Encoder_Init+0x218>)
 8006018:	4293      	cmp	r3, r2
 800601a:	d00e      	beq.n	800603a <HAL_TIM_Encoder_Init+0x5a>
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	4a76      	ldr	r2, [pc, #472]	@ (80061fc <HAL_TIM_Encoder_Init+0x21c>)
 8006022:	4293      	cmp	r3, r2
 8006024:	d009      	beq.n	800603a <HAL_TIM_Encoder_Init+0x5a>
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	4a75      	ldr	r2, [pc, #468]	@ (8006200 <HAL_TIM_Encoder_Init+0x220>)
 800602c:	4293      	cmp	r3, r2
 800602e:	d004      	beq.n	800603a <HAL_TIM_Encoder_Init+0x5a>
 8006030:	f640 318e 	movw	r1, #2958	@ 0xb8e
 8006034:	4873      	ldr	r0, [pc, #460]	@ (8006204 <HAL_TIM_Encoder_Init+0x224>)
 8006036:	f7fb fed3 	bl	8001de0 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	689b      	ldr	r3, [r3, #8]
 800603e:	2b00      	cmp	r3, #0
 8006040:	d014      	beq.n	800606c <HAL_TIM_Encoder_Init+0x8c>
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	689b      	ldr	r3, [r3, #8]
 8006046:	2b10      	cmp	r3, #16
 8006048:	d010      	beq.n	800606c <HAL_TIM_Encoder_Init+0x8c>
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	689b      	ldr	r3, [r3, #8]
 800604e:	2b20      	cmp	r3, #32
 8006050:	d00c      	beq.n	800606c <HAL_TIM_Encoder_Init+0x8c>
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	689b      	ldr	r3, [r3, #8]
 8006056:	2b40      	cmp	r3, #64	@ 0x40
 8006058:	d008      	beq.n	800606c <HAL_TIM_Encoder_Init+0x8c>
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	689b      	ldr	r3, [r3, #8]
 800605e:	2b60      	cmp	r3, #96	@ 0x60
 8006060:	d004      	beq.n	800606c <HAL_TIM_Encoder_Init+0x8c>
 8006062:	f640 318f 	movw	r1, #2959	@ 0xb8f
 8006066:	4867      	ldr	r0, [pc, #412]	@ (8006204 <HAL_TIM_Encoder_Init+0x224>)
 8006068:	f7fb feba 	bl	8001de0 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	691b      	ldr	r3, [r3, #16]
 8006070:	2b00      	cmp	r3, #0
 8006072:	d00e      	beq.n	8006092 <HAL_TIM_Encoder_Init+0xb2>
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	691b      	ldr	r3, [r3, #16]
 8006078:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800607c:	d009      	beq.n	8006092 <HAL_TIM_Encoder_Init+0xb2>
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	691b      	ldr	r3, [r3, #16]
 8006082:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006086:	d004      	beq.n	8006092 <HAL_TIM_Encoder_Init+0xb2>
 8006088:	f44f 6139 	mov.w	r1, #2960	@ 0xb90
 800608c:	485d      	ldr	r0, [pc, #372]	@ (8006204 <HAL_TIM_Encoder_Init+0x224>)
 800608e:	f7fb fea7 	bl	8001de0 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	699b      	ldr	r3, [r3, #24]
 8006096:	2b00      	cmp	r3, #0
 8006098:	d008      	beq.n	80060ac <HAL_TIM_Encoder_Init+0xcc>
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	699b      	ldr	r3, [r3, #24]
 800609e:	2b80      	cmp	r3, #128	@ 0x80
 80060a0:	d004      	beq.n	80060ac <HAL_TIM_Encoder_Init+0xcc>
 80060a2:	f640 3191 	movw	r1, #2961	@ 0xb91
 80060a6:	4857      	ldr	r0, [pc, #348]	@ (8006204 <HAL_TIM_Encoder_Init+0x224>)
 80060a8:	f7fb fe9a 	bl	8001de0 <assert_failed>
  assert_param(IS_TIM_ENCODER_MODE(sConfig->EncoderMode));
 80060ac:	683b      	ldr	r3, [r7, #0]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	2b01      	cmp	r3, #1
 80060b2:	d00c      	beq.n	80060ce <HAL_TIM_Encoder_Init+0xee>
 80060b4:	683b      	ldr	r3, [r7, #0]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	2b02      	cmp	r3, #2
 80060ba:	d008      	beq.n	80060ce <HAL_TIM_Encoder_Init+0xee>
 80060bc:	683b      	ldr	r3, [r7, #0]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	2b03      	cmp	r3, #3
 80060c2:	d004      	beq.n	80060ce <HAL_TIM_Encoder_Init+0xee>
 80060c4:	f640 3192 	movw	r1, #2962	@ 0xb92
 80060c8:	484e      	ldr	r0, [pc, #312]	@ (8006204 <HAL_TIM_Encoder_Init+0x224>)
 80060ca:	f7fb fe89 	bl	8001de0 <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->IC1Selection));
 80060ce:	683b      	ldr	r3, [r7, #0]
 80060d0:	689b      	ldr	r3, [r3, #8]
 80060d2:	2b01      	cmp	r3, #1
 80060d4:	d00c      	beq.n	80060f0 <HAL_TIM_Encoder_Init+0x110>
 80060d6:	683b      	ldr	r3, [r7, #0]
 80060d8:	689b      	ldr	r3, [r3, #8]
 80060da:	2b02      	cmp	r3, #2
 80060dc:	d008      	beq.n	80060f0 <HAL_TIM_Encoder_Init+0x110>
 80060de:	683b      	ldr	r3, [r7, #0]
 80060e0:	689b      	ldr	r3, [r3, #8]
 80060e2:	2b03      	cmp	r3, #3
 80060e4:	d004      	beq.n	80060f0 <HAL_TIM_Encoder_Init+0x110>
 80060e6:	f640 3193 	movw	r1, #2963	@ 0xb93
 80060ea:	4846      	ldr	r0, [pc, #280]	@ (8006204 <HAL_TIM_Encoder_Init+0x224>)
 80060ec:	f7fb fe78 	bl	8001de0 <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->IC2Selection));
 80060f0:	683b      	ldr	r3, [r7, #0]
 80060f2:	699b      	ldr	r3, [r3, #24]
 80060f4:	2b01      	cmp	r3, #1
 80060f6:	d00c      	beq.n	8006112 <HAL_TIM_Encoder_Init+0x132>
 80060f8:	683b      	ldr	r3, [r7, #0]
 80060fa:	699b      	ldr	r3, [r3, #24]
 80060fc:	2b02      	cmp	r3, #2
 80060fe:	d008      	beq.n	8006112 <HAL_TIM_Encoder_Init+0x132>
 8006100:	683b      	ldr	r3, [r7, #0]
 8006102:	699b      	ldr	r3, [r3, #24]
 8006104:	2b03      	cmp	r3, #3
 8006106:	d004      	beq.n	8006112 <HAL_TIM_Encoder_Init+0x132>
 8006108:	f640 3194 	movw	r1, #2964	@ 0xb94
 800610c:	483d      	ldr	r0, [pc, #244]	@ (8006204 <HAL_TIM_Encoder_Init+0x224>)
 800610e:	f7fb fe67 	bl	8001de0 <assert_failed>
  assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC1Polarity));
 8006112:	683b      	ldr	r3, [r7, #0]
 8006114:	685b      	ldr	r3, [r3, #4]
 8006116:	2b00      	cmp	r3, #0
 8006118:	d008      	beq.n	800612c <HAL_TIM_Encoder_Init+0x14c>
 800611a:	683b      	ldr	r3, [r7, #0]
 800611c:	685b      	ldr	r3, [r3, #4]
 800611e:	2b02      	cmp	r3, #2
 8006120:	d004      	beq.n	800612c <HAL_TIM_Encoder_Init+0x14c>
 8006122:	f640 3195 	movw	r1, #2965	@ 0xb95
 8006126:	4837      	ldr	r0, [pc, #220]	@ (8006204 <HAL_TIM_Encoder_Init+0x224>)
 8006128:	f7fb fe5a 	bl	8001de0 <assert_failed>
  assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC2Polarity));
 800612c:	683b      	ldr	r3, [r7, #0]
 800612e:	695b      	ldr	r3, [r3, #20]
 8006130:	2b00      	cmp	r3, #0
 8006132:	d008      	beq.n	8006146 <HAL_TIM_Encoder_Init+0x166>
 8006134:	683b      	ldr	r3, [r7, #0]
 8006136:	695b      	ldr	r3, [r3, #20]
 8006138:	2b02      	cmp	r3, #2
 800613a:	d004      	beq.n	8006146 <HAL_TIM_Encoder_Init+0x166>
 800613c:	f640 3196 	movw	r1, #2966	@ 0xb96
 8006140:	4830      	ldr	r0, [pc, #192]	@ (8006204 <HAL_TIM_Encoder_Init+0x224>)
 8006142:	f7fb fe4d 	bl	8001de0 <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
 8006146:	683b      	ldr	r3, [r7, #0]
 8006148:	68db      	ldr	r3, [r3, #12]
 800614a:	2b00      	cmp	r3, #0
 800614c:	d010      	beq.n	8006170 <HAL_TIM_Encoder_Init+0x190>
 800614e:	683b      	ldr	r3, [r7, #0]
 8006150:	68db      	ldr	r3, [r3, #12]
 8006152:	2b04      	cmp	r3, #4
 8006154:	d00c      	beq.n	8006170 <HAL_TIM_Encoder_Init+0x190>
 8006156:	683b      	ldr	r3, [r7, #0]
 8006158:	68db      	ldr	r3, [r3, #12]
 800615a:	2b08      	cmp	r3, #8
 800615c:	d008      	beq.n	8006170 <HAL_TIM_Encoder_Init+0x190>
 800615e:	683b      	ldr	r3, [r7, #0]
 8006160:	68db      	ldr	r3, [r3, #12]
 8006162:	2b0c      	cmp	r3, #12
 8006164:	d004      	beq.n	8006170 <HAL_TIM_Encoder_Init+0x190>
 8006166:	f640 3197 	movw	r1, #2967	@ 0xb97
 800616a:	4826      	ldr	r0, [pc, #152]	@ (8006204 <HAL_TIM_Encoder_Init+0x224>)
 800616c:	f7fb fe38 	bl	8001de0 <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
 8006170:	683b      	ldr	r3, [r7, #0]
 8006172:	69db      	ldr	r3, [r3, #28]
 8006174:	2b00      	cmp	r3, #0
 8006176:	d010      	beq.n	800619a <HAL_TIM_Encoder_Init+0x1ba>
 8006178:	683b      	ldr	r3, [r7, #0]
 800617a:	69db      	ldr	r3, [r3, #28]
 800617c:	2b04      	cmp	r3, #4
 800617e:	d00c      	beq.n	800619a <HAL_TIM_Encoder_Init+0x1ba>
 8006180:	683b      	ldr	r3, [r7, #0]
 8006182:	69db      	ldr	r3, [r3, #28]
 8006184:	2b08      	cmp	r3, #8
 8006186:	d008      	beq.n	800619a <HAL_TIM_Encoder_Init+0x1ba>
 8006188:	683b      	ldr	r3, [r7, #0]
 800618a:	69db      	ldr	r3, [r3, #28]
 800618c:	2b0c      	cmp	r3, #12
 800618e:	d004      	beq.n	800619a <HAL_TIM_Encoder_Init+0x1ba>
 8006190:	f640 3198 	movw	r1, #2968	@ 0xb98
 8006194:	481b      	ldr	r0, [pc, #108]	@ (8006204 <HAL_TIM_Encoder_Init+0x224>)
 8006196:	f7fb fe23 	bl	8001de0 <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
 800619a:	683b      	ldr	r3, [r7, #0]
 800619c:	691b      	ldr	r3, [r3, #16]
 800619e:	2b0f      	cmp	r3, #15
 80061a0:	d904      	bls.n	80061ac <HAL_TIM_Encoder_Init+0x1cc>
 80061a2:	f640 3199 	movw	r1, #2969	@ 0xb99
 80061a6:	4817      	ldr	r0, [pc, #92]	@ (8006204 <HAL_TIM_Encoder_Init+0x224>)
 80061a8:	f7fb fe1a 	bl	8001de0 <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
 80061ac:	683b      	ldr	r3, [r7, #0]
 80061ae:	6a1b      	ldr	r3, [r3, #32]
 80061b0:	2b0f      	cmp	r3, #15
 80061b2:	d904      	bls.n	80061be <HAL_TIM_Encoder_Init+0x1de>
 80061b4:	f640 319a 	movw	r1, #2970	@ 0xb9a
 80061b8:	4812      	ldr	r0, [pc, #72]	@ (8006204 <HAL_TIM_Encoder_Init+0x224>)
 80061ba:	f7fb fe11 	bl	8001de0 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80061c4:	b2db      	uxtb	r3, r3
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d120      	bne.n	800620c <HAL_TIM_Encoder_Init+0x22c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	2200      	movs	r2, #0
 80061ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 80061d2:	6878      	ldr	r0, [r7, #4]
 80061d4:	f001 fb4e 	bl	8007874 <TIM_ResetCallback>

    if (htim->Encoder_MspInitCallback == NULL)
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d102      	bne.n	80061e6 <HAL_TIM_Encoder_Init+0x206>
    {
      htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	4a09      	ldr	r2, [pc, #36]	@ (8006208 <HAL_TIM_Encoder_Init+0x228>)
 80061e4:	671a      	str	r2, [r3, #112]	@ 0x70
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80061ea:	6878      	ldr	r0, [r7, #4]
 80061ec:	4798      	blx	r3
 80061ee:	e00d      	b.n	800620c <HAL_TIM_Encoder_Init+0x22c>
 80061f0:	40012c00 	.word	0x40012c00
 80061f4:	40013400 	.word	0x40013400
 80061f8:	40000400 	.word	0x40000400
 80061fc:	40000800 	.word	0x40000800
 8006200:	40000c00 	.word	0x40000c00
 8006204:	080111ac 	.word	0x080111ac
 8006208:	08001ffd 	.word	0x08001ffd
    HAL_TIM_Encoder_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	2202      	movs	r2, #2
 8006210:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	689b      	ldr	r3, [r3, #8]
 800621a:	687a      	ldr	r2, [r7, #4]
 800621c:	6812      	ldr	r2, [r2, #0]
 800621e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006222:	f023 0307 	bic.w	r3, r3, #7
 8006226:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681a      	ldr	r2, [r3, #0]
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	3304      	adds	r3, #4
 8006230:	4619      	mov	r1, r3
 8006232:	4610      	mov	r0, r2
 8006234:	f000 ff74 	bl	8007120 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	689b      	ldr	r3, [r3, #8]
 800623e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	699b      	ldr	r3, [r3, #24]
 8006246:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	6a1b      	ldr	r3, [r3, #32]
 800624e:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8006250:	683b      	ldr	r3, [r7, #0]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	697a      	ldr	r2, [r7, #20]
 8006256:	4313      	orrs	r3, r2
 8006258:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800625a:	693b      	ldr	r3, [r7, #16]
 800625c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006260:	f023 0303 	bic.w	r3, r3, #3
 8006264:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006266:	683b      	ldr	r3, [r7, #0]
 8006268:	689a      	ldr	r2, [r3, #8]
 800626a:	683b      	ldr	r3, [r7, #0]
 800626c:	699b      	ldr	r3, [r3, #24]
 800626e:	021b      	lsls	r3, r3, #8
 8006270:	4313      	orrs	r3, r2
 8006272:	693a      	ldr	r2, [r7, #16]
 8006274:	4313      	orrs	r3, r2
 8006276:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006278:	693b      	ldr	r3, [r7, #16]
 800627a:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800627e:	f023 030c 	bic.w	r3, r3, #12
 8006282:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006284:	693b      	ldr	r3, [r7, #16]
 8006286:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800628a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800628e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006290:	683b      	ldr	r3, [r7, #0]
 8006292:	68da      	ldr	r2, [r3, #12]
 8006294:	683b      	ldr	r3, [r7, #0]
 8006296:	69db      	ldr	r3, [r3, #28]
 8006298:	021b      	lsls	r3, r3, #8
 800629a:	4313      	orrs	r3, r2
 800629c:	693a      	ldr	r2, [r7, #16]
 800629e:	4313      	orrs	r3, r2
 80062a0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80062a2:	683b      	ldr	r3, [r7, #0]
 80062a4:	691b      	ldr	r3, [r3, #16]
 80062a6:	011a      	lsls	r2, r3, #4
 80062a8:	683b      	ldr	r3, [r7, #0]
 80062aa:	6a1b      	ldr	r3, [r3, #32]
 80062ac:	031b      	lsls	r3, r3, #12
 80062ae:	4313      	orrs	r3, r2
 80062b0:	693a      	ldr	r2, [r7, #16]
 80062b2:	4313      	orrs	r3, r2
 80062b4:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80062bc:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80062be:	683b      	ldr	r3, [r7, #0]
 80062c0:	685a      	ldr	r2, [r3, #4]
 80062c2:	683b      	ldr	r3, [r7, #0]
 80062c4:	695b      	ldr	r3, [r3, #20]
 80062c6:	011b      	lsls	r3, r3, #4
 80062c8:	4313      	orrs	r3, r2
 80062ca:	68fa      	ldr	r2, [r7, #12]
 80062cc:	4313      	orrs	r3, r2
 80062ce:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	697a      	ldr	r2, [r7, #20]
 80062d6:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	693a      	ldr	r2, [r7, #16]
 80062de:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	68fa      	ldr	r2, [r7, #12]
 80062e6:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	2201      	movs	r2, #1
 80062ec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	2201      	movs	r2, #1
 80062f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	2201      	movs	r2, #1
 80062fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2201      	movs	r2, #1
 8006304:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2201      	movs	r2, #1
 800630c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2201      	movs	r2, #1
 8006314:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006318:	2300      	movs	r3, #0
}
 800631a:	4618      	mov	r0, r3
 800631c:	3718      	adds	r7, #24
 800631e:	46bd      	mov	sp, r7
 8006320:	bd80      	pop	{r7, pc}
 8006322:	bf00      	nop

08006324 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006324:	b580      	push	{r7, lr}
 8006326:	b084      	sub	sp, #16
 8006328:	af00      	add	r7, sp, #0
 800632a:	6078      	str	r0, [r7, #4]
 800632c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006334:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800633c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006344:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800634c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	4a5d      	ldr	r2, [pc, #372]	@ (80064c8 <HAL_TIM_Encoder_Start_IT+0x1a4>)
 8006354:	4293      	cmp	r3, r2
 8006356:	d01d      	beq.n	8006394 <HAL_TIM_Encoder_Start_IT+0x70>
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	4a5b      	ldr	r2, [pc, #364]	@ (80064cc <HAL_TIM_Encoder_Start_IT+0x1a8>)
 800635e:	4293      	cmp	r3, r2
 8006360:	d018      	beq.n	8006394 <HAL_TIM_Encoder_Start_IT+0x70>
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800636a:	d013      	beq.n	8006394 <HAL_TIM_Encoder_Start_IT+0x70>
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	4a57      	ldr	r2, [pc, #348]	@ (80064d0 <HAL_TIM_Encoder_Start_IT+0x1ac>)
 8006372:	4293      	cmp	r3, r2
 8006374:	d00e      	beq.n	8006394 <HAL_TIM_Encoder_Start_IT+0x70>
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	4a56      	ldr	r2, [pc, #344]	@ (80064d4 <HAL_TIM_Encoder_Start_IT+0x1b0>)
 800637c:	4293      	cmp	r3, r2
 800637e:	d009      	beq.n	8006394 <HAL_TIM_Encoder_Start_IT+0x70>
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	4a54      	ldr	r2, [pc, #336]	@ (80064d8 <HAL_TIM_Encoder_Start_IT+0x1b4>)
 8006386:	4293      	cmp	r3, r2
 8006388:	d004      	beq.n	8006394 <HAL_TIM_Encoder_Start_IT+0x70>
 800638a:	f640 41e4 	movw	r1, #3300	@ 0xce4
 800638e:	4853      	ldr	r0, [pc, #332]	@ (80064dc <HAL_TIM_Encoder_Start_IT+0x1b8>)
 8006390:	f7fb fd26 	bl	8001de0 <assert_failed>

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8006394:	683b      	ldr	r3, [r7, #0]
 8006396:	2b00      	cmp	r3, #0
 8006398:	d110      	bne.n	80063bc <HAL_TIM_Encoder_Start_IT+0x98>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800639a:	7bfb      	ldrb	r3, [r7, #15]
 800639c:	2b01      	cmp	r3, #1
 800639e:	d102      	bne.n	80063a6 <HAL_TIM_Encoder_Start_IT+0x82>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80063a0:	7b7b      	ldrb	r3, [r7, #13]
 80063a2:	2b01      	cmp	r3, #1
 80063a4:	d001      	beq.n	80063aa <HAL_TIM_Encoder_Start_IT+0x86>
    {
      return HAL_ERROR;
 80063a6:	2301      	movs	r3, #1
 80063a8:	e089      	b.n	80064be <HAL_TIM_Encoder_Start_IT+0x19a>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	2202      	movs	r2, #2
 80063ae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	2202      	movs	r2, #2
 80063b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80063ba:	e031      	b.n	8006420 <HAL_TIM_Encoder_Start_IT+0xfc>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80063bc:	683b      	ldr	r3, [r7, #0]
 80063be:	2b04      	cmp	r3, #4
 80063c0:	d110      	bne.n	80063e4 <HAL_TIM_Encoder_Start_IT+0xc0>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80063c2:	7bbb      	ldrb	r3, [r7, #14]
 80063c4:	2b01      	cmp	r3, #1
 80063c6:	d102      	bne.n	80063ce <HAL_TIM_Encoder_Start_IT+0xaa>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80063c8:	7b3b      	ldrb	r3, [r7, #12]
 80063ca:	2b01      	cmp	r3, #1
 80063cc:	d001      	beq.n	80063d2 <HAL_TIM_Encoder_Start_IT+0xae>
    {
      return HAL_ERROR;
 80063ce:	2301      	movs	r3, #1
 80063d0:	e075      	b.n	80064be <HAL_TIM_Encoder_Start_IT+0x19a>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	2202      	movs	r2, #2
 80063d6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	2202      	movs	r2, #2
 80063de:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80063e2:	e01d      	b.n	8006420 <HAL_TIM_Encoder_Start_IT+0xfc>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80063e4:	7bfb      	ldrb	r3, [r7, #15]
 80063e6:	2b01      	cmp	r3, #1
 80063e8:	d108      	bne.n	80063fc <HAL_TIM_Encoder_Start_IT+0xd8>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80063ea:	7bbb      	ldrb	r3, [r7, #14]
 80063ec:	2b01      	cmp	r3, #1
 80063ee:	d105      	bne.n	80063fc <HAL_TIM_Encoder_Start_IT+0xd8>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80063f0:	7b7b      	ldrb	r3, [r7, #13]
 80063f2:	2b01      	cmp	r3, #1
 80063f4:	d102      	bne.n	80063fc <HAL_TIM_Encoder_Start_IT+0xd8>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80063f6:	7b3b      	ldrb	r3, [r7, #12]
 80063f8:	2b01      	cmp	r3, #1
 80063fa:	d001      	beq.n	8006400 <HAL_TIM_Encoder_Start_IT+0xdc>
    {
      return HAL_ERROR;
 80063fc:	2301      	movs	r3, #1
 80063fe:	e05e      	b.n	80064be <HAL_TIM_Encoder_Start_IT+0x19a>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	2202      	movs	r2, #2
 8006404:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2202      	movs	r2, #2
 800640c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2202      	movs	r2, #2
 8006414:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	2202      	movs	r2, #2
 800641c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8006420:	683b      	ldr	r3, [r7, #0]
 8006422:	2b00      	cmp	r3, #0
 8006424:	d003      	beq.n	800642e <HAL_TIM_Encoder_Start_IT+0x10a>
 8006426:	683b      	ldr	r3, [r7, #0]
 8006428:	2b04      	cmp	r3, #4
 800642a:	d010      	beq.n	800644e <HAL_TIM_Encoder_Start_IT+0x12a>
 800642c:	e01f      	b.n	800646e <HAL_TIM_Encoder_Start_IT+0x14a>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	2201      	movs	r2, #1
 8006434:	2100      	movs	r1, #0
 8006436:	4618      	mov	r0, r3
 8006438:	f001 f9bc 	bl	80077b4 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	68da      	ldr	r2, [r3, #12]
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	f042 0202 	orr.w	r2, r2, #2
 800644a:	60da      	str	r2, [r3, #12]
      break;
 800644c:	e02e      	b.n	80064ac <HAL_TIM_Encoder_Start_IT+0x188>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	2201      	movs	r2, #1
 8006454:	2104      	movs	r1, #4
 8006456:	4618      	mov	r0, r3
 8006458:	f001 f9ac 	bl	80077b4 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	68da      	ldr	r2, [r3, #12]
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	f042 0204 	orr.w	r2, r2, #4
 800646a:	60da      	str	r2, [r3, #12]
      break;
 800646c:	e01e      	b.n	80064ac <HAL_TIM_Encoder_Start_IT+0x188>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	2201      	movs	r2, #1
 8006474:	2100      	movs	r1, #0
 8006476:	4618      	mov	r0, r3
 8006478:	f001 f99c 	bl	80077b4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	2201      	movs	r2, #1
 8006482:	2104      	movs	r1, #4
 8006484:	4618      	mov	r0, r3
 8006486:	f001 f995 	bl	80077b4 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	68da      	ldr	r2, [r3, #12]
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	f042 0202 	orr.w	r2, r2, #2
 8006498:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	68da      	ldr	r2, [r3, #12]
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	f042 0204 	orr.w	r2, r2, #4
 80064a8:	60da      	str	r2, [r3, #12]
      break;
 80064aa:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	681a      	ldr	r2, [r3, #0]
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	f042 0201 	orr.w	r2, r2, #1
 80064ba:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80064bc:	2300      	movs	r3, #0
}
 80064be:	4618      	mov	r0, r3
 80064c0:	3710      	adds	r7, #16
 80064c2:	46bd      	mov	sp, r7
 80064c4:	bd80      	pop	{r7, pc}
 80064c6:	bf00      	nop
 80064c8:	40012c00 	.word	0x40012c00
 80064cc:	40013400 	.word	0x40013400
 80064d0:	40000400 	.word	0x40000400
 80064d4:	40000800 	.word	0x40000800
 80064d8:	40000c00 	.word	0x40000c00
 80064dc:	080111ac 	.word	0x080111ac

080064e0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80064e0:	b580      	push	{r7, lr}
 80064e2:	b082      	sub	sp, #8
 80064e4:	af00      	add	r7, sp, #0
 80064e6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	691b      	ldr	r3, [r3, #16]
 80064ee:	f003 0302 	and.w	r3, r3, #2
 80064f2:	2b02      	cmp	r3, #2
 80064f4:	d128      	bne.n	8006548 <HAL_TIM_IRQHandler+0x68>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	68db      	ldr	r3, [r3, #12]
 80064fc:	f003 0302 	and.w	r3, r3, #2
 8006500:	2b02      	cmp	r3, #2
 8006502:	d121      	bne.n	8006548 <HAL_TIM_IRQHandler+0x68>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	f06f 0202 	mvn.w	r2, #2
 800650c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	2201      	movs	r2, #1
 8006512:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	699b      	ldr	r3, [r3, #24]
 800651a:	f003 0303 	and.w	r3, r3, #3
 800651e:	2b00      	cmp	r3, #0
 8006520:	d005      	beq.n	800652e <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006528:	6878      	ldr	r0, [r7, #4]
 800652a:	4798      	blx	r3
 800652c:	e009      	b.n	8006542 <HAL_TIM_IRQHandler+0x62>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006534:	6878      	ldr	r0, [r7, #4]
 8006536:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800653e:	6878      	ldr	r0, [r7, #4]
 8006540:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	2200      	movs	r2, #0
 8006546:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	691b      	ldr	r3, [r3, #16]
 800654e:	f003 0304 	and.w	r3, r3, #4
 8006552:	2b04      	cmp	r3, #4
 8006554:	d128      	bne.n	80065a8 <HAL_TIM_IRQHandler+0xc8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	68db      	ldr	r3, [r3, #12]
 800655c:	f003 0304 	and.w	r3, r3, #4
 8006560:	2b04      	cmp	r3, #4
 8006562:	d121      	bne.n	80065a8 <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	f06f 0204 	mvn.w	r2, #4
 800656c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	2202      	movs	r2, #2
 8006572:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	699b      	ldr	r3, [r3, #24]
 800657a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800657e:	2b00      	cmp	r3, #0
 8006580:	d005      	beq.n	800658e <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006588:	6878      	ldr	r0, [r7, #4]
 800658a:	4798      	blx	r3
 800658c:	e009      	b.n	80065a2 <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006594:	6878      	ldr	r0, [r7, #4]
 8006596:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800659e:	6878      	ldr	r0, [r7, #4]
 80065a0:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	2200      	movs	r2, #0
 80065a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	691b      	ldr	r3, [r3, #16]
 80065ae:	f003 0308 	and.w	r3, r3, #8
 80065b2:	2b08      	cmp	r3, #8
 80065b4:	d128      	bne.n	8006608 <HAL_TIM_IRQHandler+0x128>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	68db      	ldr	r3, [r3, #12]
 80065bc:	f003 0308 	and.w	r3, r3, #8
 80065c0:	2b08      	cmp	r3, #8
 80065c2:	d121      	bne.n	8006608 <HAL_TIM_IRQHandler+0x128>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	f06f 0208 	mvn.w	r2, #8
 80065cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	2204      	movs	r2, #4
 80065d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	69db      	ldr	r3, [r3, #28]
 80065da:	f003 0303 	and.w	r3, r3, #3
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d005      	beq.n	80065ee <HAL_TIM_IRQHandler+0x10e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80065e8:	6878      	ldr	r0, [r7, #4]
 80065ea:	4798      	blx	r3
 80065ec:	e009      	b.n	8006602 <HAL_TIM_IRQHandler+0x122>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80065f4:	6878      	ldr	r0, [r7, #4]
 80065f6:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80065fe:	6878      	ldr	r0, [r7, #4]
 8006600:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	2200      	movs	r2, #0
 8006606:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	691b      	ldr	r3, [r3, #16]
 800660e:	f003 0310 	and.w	r3, r3, #16
 8006612:	2b10      	cmp	r3, #16
 8006614:	d128      	bne.n	8006668 <HAL_TIM_IRQHandler+0x188>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	68db      	ldr	r3, [r3, #12]
 800661c:	f003 0310 	and.w	r3, r3, #16
 8006620:	2b10      	cmp	r3, #16
 8006622:	d121      	bne.n	8006668 <HAL_TIM_IRQHandler+0x188>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	f06f 0210 	mvn.w	r2, #16
 800662c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	2208      	movs	r2, #8
 8006632:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	69db      	ldr	r3, [r3, #28]
 800663a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800663e:	2b00      	cmp	r3, #0
 8006640:	d005      	beq.n	800664e <HAL_TIM_IRQHandler+0x16e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006648:	6878      	ldr	r0, [r7, #4]
 800664a:	4798      	blx	r3
 800664c:	e009      	b.n	8006662 <HAL_TIM_IRQHandler+0x182>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006654:	6878      	ldr	r0, [r7, #4]
 8006656:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800665e:	6878      	ldr	r0, [r7, #4]
 8006660:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	2200      	movs	r2, #0
 8006666:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	691b      	ldr	r3, [r3, #16]
 800666e:	f003 0301 	and.w	r3, r3, #1
 8006672:	2b01      	cmp	r3, #1
 8006674:	d110      	bne.n	8006698 <HAL_TIM_IRQHandler+0x1b8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	68db      	ldr	r3, [r3, #12]
 800667c:	f003 0301 	and.w	r3, r3, #1
 8006680:	2b01      	cmp	r3, #1
 8006682:	d109      	bne.n	8006698 <HAL_TIM_IRQHandler+0x1b8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	f06f 0201 	mvn.w	r2, #1
 800668c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006694:	6878      	ldr	r0, [r7, #4]
 8006696:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	691b      	ldr	r3, [r3, #16]
 800669e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80066a2:	2b80      	cmp	r3, #128	@ 0x80
 80066a4:	d110      	bne.n	80066c8 <HAL_TIM_IRQHandler+0x1e8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	68db      	ldr	r3, [r3, #12]
 80066ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80066b0:	2b80      	cmp	r3, #128	@ 0x80
 80066b2:	d109      	bne.n	80066c8 <HAL_TIM_IRQHandler+0x1e8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80066bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80066c4:	6878      	ldr	r0, [r7, #4]
 80066c6:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	691b      	ldr	r3, [r3, #16]
 80066ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80066d2:	2b40      	cmp	r3, #64	@ 0x40
 80066d4:	d110      	bne.n	80066f8 <HAL_TIM_IRQHandler+0x218>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	68db      	ldr	r3, [r3, #12]
 80066dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80066e0:	2b40      	cmp	r3, #64	@ 0x40
 80066e2:	d109      	bne.n	80066f8 <HAL_TIM_IRQHandler+0x218>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80066ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066f4:	6878      	ldr	r0, [r7, #4]
 80066f6:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	691b      	ldr	r3, [r3, #16]
 80066fe:	f003 0320 	and.w	r3, r3, #32
 8006702:	2b20      	cmp	r3, #32
 8006704:	d110      	bne.n	8006728 <HAL_TIM_IRQHandler+0x248>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	68db      	ldr	r3, [r3, #12]
 800670c:	f003 0320 	and.w	r3, r3, #32
 8006710:	2b20      	cmp	r3, #32
 8006712:	d109      	bne.n	8006728 <HAL_TIM_IRQHandler+0x248>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	f06f 0220 	mvn.w	r2, #32
 800671c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006724:	6878      	ldr	r0, [r7, #4]
 8006726:	4798      	blx	r3
#else
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006728:	bf00      	nop
 800672a:	3708      	adds	r7, #8
 800672c:	46bd      	mov	sp, r7
 800672e:	bd80      	pop	{r7, pc}

08006730 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006730:	b580      	push	{r7, lr}
 8006732:	b084      	sub	sp, #16
 8006734:	af00      	add	r7, sp, #0
 8006736:	60f8      	str	r0, [r7, #12]
 8006738:	60b9      	str	r1, [r7, #8]
 800673a:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_CHANNELS(Channel));
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2b00      	cmp	r3, #0
 8006740:	d010      	beq.n	8006764 <HAL_TIM_PWM_ConfigChannel+0x34>
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	2b04      	cmp	r3, #4
 8006746:	d00d      	beq.n	8006764 <HAL_TIM_PWM_ConfigChannel+0x34>
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	2b08      	cmp	r3, #8
 800674c:	d00a      	beq.n	8006764 <HAL_TIM_PWM_ConfigChannel+0x34>
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	2b0c      	cmp	r3, #12
 8006752:	d007      	beq.n	8006764 <HAL_TIM_PWM_ConfigChannel+0x34>
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	2b3c      	cmp	r3, #60	@ 0x3c
 8006758:	d004      	beq.n	8006764 <HAL_TIM_PWM_ConfigChannel+0x34>
 800675a:	f241 0127 	movw	r1, #4135	@ 0x1027
 800675e:	4890      	ldr	r0, [pc, #576]	@ (80069a0 <HAL_TIM_PWM_ConfigChannel+0x270>)
 8006760:	f7fb fb3e 	bl	8001de0 <assert_failed>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 8006764:	68bb      	ldr	r3, [r7, #8]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	2b60      	cmp	r3, #96	@ 0x60
 800676a:	d008      	beq.n	800677e <HAL_TIM_PWM_ConfigChannel+0x4e>
 800676c:	68bb      	ldr	r3, [r7, #8]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	2b70      	cmp	r3, #112	@ 0x70
 8006772:	d004      	beq.n	800677e <HAL_TIM_PWM_ConfigChannel+0x4e>
 8006774:	f241 0128 	movw	r1, #4136	@ 0x1028
 8006778:	4889      	ldr	r0, [pc, #548]	@ (80069a0 <HAL_TIM_PWM_ConfigChannel+0x270>)
 800677a:	f7fb fb31 	bl	8001de0 <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 800677e:	68bb      	ldr	r3, [r7, #8]
 8006780:	689b      	ldr	r3, [r3, #8]
 8006782:	2b00      	cmp	r3, #0
 8006784:	d008      	beq.n	8006798 <HAL_TIM_PWM_ConfigChannel+0x68>
 8006786:	68bb      	ldr	r3, [r7, #8]
 8006788:	689b      	ldr	r3, [r3, #8]
 800678a:	2b02      	cmp	r3, #2
 800678c:	d004      	beq.n	8006798 <HAL_TIM_PWM_ConfigChannel+0x68>
 800678e:	f241 0129 	movw	r1, #4137	@ 0x1029
 8006792:	4883      	ldr	r0, [pc, #524]	@ (80069a0 <HAL_TIM_PWM_ConfigChannel+0x270>)
 8006794:	f7fb fb24 	bl	8001de0 <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 8006798:	68bb      	ldr	r3, [r7, #8]
 800679a:	691b      	ldr	r3, [r3, #16]
 800679c:	2b00      	cmp	r3, #0
 800679e:	d008      	beq.n	80067b2 <HAL_TIM_PWM_ConfigChannel+0x82>
 80067a0:	68bb      	ldr	r3, [r7, #8]
 80067a2:	691b      	ldr	r3, [r3, #16]
 80067a4:	2b04      	cmp	r3, #4
 80067a6:	d004      	beq.n	80067b2 <HAL_TIM_PWM_ConfigChannel+0x82>
 80067a8:	f241 012a 	movw	r1, #4138	@ 0x102a
 80067ac:	487c      	ldr	r0, [pc, #496]	@ (80069a0 <HAL_TIM_PWM_ConfigChannel+0x270>)
 80067ae:	f7fb fb17 	bl	8001de0 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80067b8:	2b01      	cmp	r3, #1
 80067ba:	d101      	bne.n	80067c0 <HAL_TIM_PWM_ConfigChannel+0x90>
 80067bc:	2302      	movs	r3, #2
 80067be:	e145      	b.n	8006a4c <HAL_TIM_PWM_ConfigChannel+0x31c>
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	2201      	movs	r2, #1
 80067c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	2b0c      	cmp	r3, #12
 80067cc:	f200 8138 	bhi.w	8006a40 <HAL_TIM_PWM_ConfigChannel+0x310>
 80067d0:	a201      	add	r2, pc, #4	@ (adr r2, 80067d8 <HAL_TIM_PWM_ConfigChannel+0xa8>)
 80067d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067d6:	bf00      	nop
 80067d8:	0800680d 	.word	0x0800680d
 80067dc:	08006a41 	.word	0x08006a41
 80067e0:	08006a41 	.word	0x08006a41
 80067e4:	08006a41 	.word	0x08006a41
 80067e8:	08006893 	.word	0x08006893
 80067ec:	08006a41 	.word	0x08006a41
 80067f0:	08006a41 	.word	0x08006a41
 80067f4:	08006a41 	.word	0x08006a41
 80067f8:	0800691b 	.word	0x0800691b
 80067fc:	08006a41 	.word	0x08006a41
 8006800:	08006a41 	.word	0x08006a41
 8006804:	08006a41 	.word	0x08006a41
 8006808:	080069b9 	.word	0x080069b9
  {
    case TIM_CHANNEL_1:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	4a64      	ldr	r2, [pc, #400]	@ (80069a4 <HAL_TIM_PWM_ConfigChannel+0x274>)
 8006812:	4293      	cmp	r3, r2
 8006814:	d01d      	beq.n	8006852 <HAL_TIM_PWM_ConfigChannel+0x122>
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	4a63      	ldr	r2, [pc, #396]	@ (80069a8 <HAL_TIM_PWM_ConfigChannel+0x278>)
 800681c:	4293      	cmp	r3, r2
 800681e:	d018      	beq.n	8006852 <HAL_TIM_PWM_ConfigChannel+0x122>
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006828:	d013      	beq.n	8006852 <HAL_TIM_PWM_ConfigChannel+0x122>
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	4a5f      	ldr	r2, [pc, #380]	@ (80069ac <HAL_TIM_PWM_ConfigChannel+0x27c>)
 8006830:	4293      	cmp	r3, r2
 8006832:	d00e      	beq.n	8006852 <HAL_TIM_PWM_ConfigChannel+0x122>
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	4a5d      	ldr	r2, [pc, #372]	@ (80069b0 <HAL_TIM_PWM_ConfigChannel+0x280>)
 800683a:	4293      	cmp	r3, r2
 800683c:	d009      	beq.n	8006852 <HAL_TIM_PWM_ConfigChannel+0x122>
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	4a5c      	ldr	r2, [pc, #368]	@ (80069b4 <HAL_TIM_PWM_ConfigChannel+0x284>)
 8006844:	4293      	cmp	r3, r2
 8006846:	d004      	beq.n	8006852 <HAL_TIM_PWM_ConfigChannel+0x122>
 8006848:	f241 0134 	movw	r1, #4148	@ 0x1034
 800684c:	4854      	ldr	r0, [pc, #336]	@ (80069a0 <HAL_TIM_PWM_ConfigChannel+0x270>)
 800684e:	f7fb fac7 	bl	8001de0 <assert_failed>

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	68b9      	ldr	r1, [r7, #8]
 8006858:	4618      	mov	r0, r3
 800685a:	f000 fcdb 	bl	8007214 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	699a      	ldr	r2, [r3, #24]
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	f042 0208 	orr.w	r2, r2, #8
 800686c:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	699a      	ldr	r2, [r3, #24]
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	f022 0204 	bic.w	r2, r2, #4
 800687c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	6999      	ldr	r1, [r3, #24]
 8006884:	68bb      	ldr	r3, [r7, #8]
 8006886:	691a      	ldr	r2, [r3, #16]
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	430a      	orrs	r2, r1
 800688e:	619a      	str	r2, [r3, #24]
      break;
 8006890:	e0d7      	b.n	8006a42 <HAL_TIM_PWM_ConfigChannel+0x312>
    }

    case TIM_CHANNEL_2:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	4a43      	ldr	r2, [pc, #268]	@ (80069a4 <HAL_TIM_PWM_ConfigChannel+0x274>)
 8006898:	4293      	cmp	r3, r2
 800689a:	d01d      	beq.n	80068d8 <HAL_TIM_PWM_ConfigChannel+0x1a8>
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	4a41      	ldr	r2, [pc, #260]	@ (80069a8 <HAL_TIM_PWM_ConfigChannel+0x278>)
 80068a2:	4293      	cmp	r3, r2
 80068a4:	d018      	beq.n	80068d8 <HAL_TIM_PWM_ConfigChannel+0x1a8>
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80068ae:	d013      	beq.n	80068d8 <HAL_TIM_PWM_ConfigChannel+0x1a8>
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	4a3d      	ldr	r2, [pc, #244]	@ (80069ac <HAL_TIM_PWM_ConfigChannel+0x27c>)
 80068b6:	4293      	cmp	r3, r2
 80068b8:	d00e      	beq.n	80068d8 <HAL_TIM_PWM_ConfigChannel+0x1a8>
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	4a3c      	ldr	r2, [pc, #240]	@ (80069b0 <HAL_TIM_PWM_ConfigChannel+0x280>)
 80068c0:	4293      	cmp	r3, r2
 80068c2:	d009      	beq.n	80068d8 <HAL_TIM_PWM_ConfigChannel+0x1a8>
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	4a3a      	ldr	r2, [pc, #232]	@ (80069b4 <HAL_TIM_PWM_ConfigChannel+0x284>)
 80068ca:	4293      	cmp	r3, r2
 80068cc:	d004      	beq.n	80068d8 <HAL_TIM_PWM_ConfigChannel+0x1a8>
 80068ce:	f241 0145 	movw	r1, #4165	@ 0x1045
 80068d2:	4833      	ldr	r0, [pc, #204]	@ (80069a0 <HAL_TIM_PWM_ConfigChannel+0x270>)
 80068d4:	f7fb fa84 	bl	8001de0 <assert_failed>

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	68b9      	ldr	r1, [r7, #8]
 80068de:	4618      	mov	r0, r3
 80068e0:	f000 fd32 	bl	8007348 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	699a      	ldr	r2, [r3, #24]
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80068f2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	699a      	ldr	r2, [r3, #24]
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006902:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	6999      	ldr	r1, [r3, #24]
 800690a:	68bb      	ldr	r3, [r7, #8]
 800690c:	691b      	ldr	r3, [r3, #16]
 800690e:	021a      	lsls	r2, r3, #8
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	430a      	orrs	r2, r1
 8006916:	619a      	str	r2, [r3, #24]
      break;
 8006918:	e093      	b.n	8006a42 <HAL_TIM_PWM_ConfigChannel+0x312>
    }

    case TIM_CHANNEL_3:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	4a21      	ldr	r2, [pc, #132]	@ (80069a4 <HAL_TIM_PWM_ConfigChannel+0x274>)
 8006920:	4293      	cmp	r3, r2
 8006922:	d01d      	beq.n	8006960 <HAL_TIM_PWM_ConfigChannel+0x230>
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	4a1f      	ldr	r2, [pc, #124]	@ (80069a8 <HAL_TIM_PWM_ConfigChannel+0x278>)
 800692a:	4293      	cmp	r3, r2
 800692c:	d018      	beq.n	8006960 <HAL_TIM_PWM_ConfigChannel+0x230>
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006936:	d013      	beq.n	8006960 <HAL_TIM_PWM_ConfigChannel+0x230>
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	4a1b      	ldr	r2, [pc, #108]	@ (80069ac <HAL_TIM_PWM_ConfigChannel+0x27c>)
 800693e:	4293      	cmp	r3, r2
 8006940:	d00e      	beq.n	8006960 <HAL_TIM_PWM_ConfigChannel+0x230>
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	4a1a      	ldr	r2, [pc, #104]	@ (80069b0 <HAL_TIM_PWM_ConfigChannel+0x280>)
 8006948:	4293      	cmp	r3, r2
 800694a:	d009      	beq.n	8006960 <HAL_TIM_PWM_ConfigChannel+0x230>
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	4a18      	ldr	r2, [pc, #96]	@ (80069b4 <HAL_TIM_PWM_ConfigChannel+0x284>)
 8006952:	4293      	cmp	r3, r2
 8006954:	d004      	beq.n	8006960 <HAL_TIM_PWM_ConfigChannel+0x230>
 8006956:	f241 0156 	movw	r1, #4182	@ 0x1056
 800695a:	4811      	ldr	r0, [pc, #68]	@ (80069a0 <HAL_TIM_PWM_ConfigChannel+0x270>)
 800695c:	f7fb fa40 	bl	8001de0 <assert_failed>

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	68b9      	ldr	r1, [r7, #8]
 8006966:	4618      	mov	r0, r3
 8006968:	f000 fd8c 	bl	8007484 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	69da      	ldr	r2, [r3, #28]
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	f042 0208 	orr.w	r2, r2, #8
 800697a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	69da      	ldr	r2, [r3, #28]
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	f022 0204 	bic.w	r2, r2, #4
 800698a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	69d9      	ldr	r1, [r3, #28]
 8006992:	68bb      	ldr	r3, [r7, #8]
 8006994:	691a      	ldr	r2, [r3, #16]
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	430a      	orrs	r2, r1
 800699c:	61da      	str	r2, [r3, #28]
      break;
 800699e:	e050      	b.n	8006a42 <HAL_TIM_PWM_ConfigChannel+0x312>
 80069a0:	080111ac 	.word	0x080111ac
 80069a4:	40012c00 	.word	0x40012c00
 80069a8:	40013400 	.word	0x40013400
 80069ac:	40000400 	.word	0x40000400
 80069b0:	40000800 	.word	0x40000800
 80069b4:	40000c00 	.word	0x40000c00
    }

    case TIM_CHANNEL_4:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	4a25      	ldr	r2, [pc, #148]	@ (8006a54 <HAL_TIM_PWM_ConfigChannel+0x324>)
 80069be:	4293      	cmp	r3, r2
 80069c0:	d01d      	beq.n	80069fe <HAL_TIM_PWM_ConfigChannel+0x2ce>
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	4a24      	ldr	r2, [pc, #144]	@ (8006a58 <HAL_TIM_PWM_ConfigChannel+0x328>)
 80069c8:	4293      	cmp	r3, r2
 80069ca:	d018      	beq.n	80069fe <HAL_TIM_PWM_ConfigChannel+0x2ce>
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80069d4:	d013      	beq.n	80069fe <HAL_TIM_PWM_ConfigChannel+0x2ce>
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	4a20      	ldr	r2, [pc, #128]	@ (8006a5c <HAL_TIM_PWM_ConfigChannel+0x32c>)
 80069dc:	4293      	cmp	r3, r2
 80069de:	d00e      	beq.n	80069fe <HAL_TIM_PWM_ConfigChannel+0x2ce>
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	4a1e      	ldr	r2, [pc, #120]	@ (8006a60 <HAL_TIM_PWM_ConfigChannel+0x330>)
 80069e6:	4293      	cmp	r3, r2
 80069e8:	d009      	beq.n	80069fe <HAL_TIM_PWM_ConfigChannel+0x2ce>
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	4a1d      	ldr	r2, [pc, #116]	@ (8006a64 <HAL_TIM_PWM_ConfigChannel+0x334>)
 80069f0:	4293      	cmp	r3, r2
 80069f2:	d004      	beq.n	80069fe <HAL_TIM_PWM_ConfigChannel+0x2ce>
 80069f4:	f241 0167 	movw	r1, #4199	@ 0x1067
 80069f8:	481b      	ldr	r0, [pc, #108]	@ (8006a68 <HAL_TIM_PWM_ConfigChannel+0x338>)
 80069fa:	f7fb f9f1 	bl	8001de0 <assert_failed>

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	68b9      	ldr	r1, [r7, #8]
 8006a04:	4618      	mov	r0, r3
 8006a06:	f000 fddb 	bl	80075c0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	69da      	ldr	r2, [r3, #28]
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006a18:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	69da      	ldr	r2, [r3, #28]
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006a28:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	69d9      	ldr	r1, [r3, #28]
 8006a30:	68bb      	ldr	r3, [r7, #8]
 8006a32:	691b      	ldr	r3, [r3, #16]
 8006a34:	021a      	lsls	r2, r3, #8
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	430a      	orrs	r2, r1
 8006a3c:	61da      	str	r2, [r3, #28]
      break;
 8006a3e:	e000      	b.n	8006a42 <HAL_TIM_PWM_ConfigChannel+0x312>
    }

    default:
      break;
 8006a40:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	2200      	movs	r2, #0
 8006a46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006a4a:	2300      	movs	r3, #0
}
 8006a4c:	4618      	mov	r0, r3
 8006a4e:	3710      	adds	r7, #16
 8006a50:	46bd      	mov	sp, r7
 8006a52:	bd80      	pop	{r7, pc}
 8006a54:	40012c00 	.word	0x40012c00
 8006a58:	40013400 	.word	0x40013400
 8006a5c:	40000400 	.word	0x40000400
 8006a60:	40000800 	.word	0x40000800
 8006a64:	40000c00 	.word	0x40000c00
 8006a68:	080111ac 	.word	0x080111ac

08006a6c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006a6c:	b580      	push	{r7, lr}
 8006a6e:	b084      	sub	sp, #16
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	6078      	str	r0, [r7, #4]
 8006a74:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006a7c:	2b01      	cmp	r3, #1
 8006a7e:	d101      	bne.n	8006a84 <HAL_TIM_ConfigClockSource+0x18>
 8006a80:	2302      	movs	r3, #2
 8006a82:	e2f5      	b.n	8007070 <HAL_TIM_ConfigClockSource+0x604>
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	2201      	movs	r2, #1
 8006a88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	2202      	movs	r2, #2
 8006a90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 8006a94:	683b      	ldr	r3, [r7, #0]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006a9c:	d029      	beq.n	8006af2 <HAL_TIM_ConfigClockSource+0x86>
 8006a9e:	683b      	ldr	r3, [r7, #0]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006aa6:	d024      	beq.n	8006af2 <HAL_TIM_ConfigClockSource+0x86>
 8006aa8:	683b      	ldr	r3, [r7, #0]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d020      	beq.n	8006af2 <HAL_TIM_ConfigClockSource+0x86>
 8006ab0:	683b      	ldr	r3, [r7, #0]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	2b10      	cmp	r3, #16
 8006ab6:	d01c      	beq.n	8006af2 <HAL_TIM_ConfigClockSource+0x86>
 8006ab8:	683b      	ldr	r3, [r7, #0]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	2b20      	cmp	r3, #32
 8006abe:	d018      	beq.n	8006af2 <HAL_TIM_ConfigClockSource+0x86>
 8006ac0:	683b      	ldr	r3, [r7, #0]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	2b30      	cmp	r3, #48	@ 0x30
 8006ac6:	d014      	beq.n	8006af2 <HAL_TIM_ConfigClockSource+0x86>
 8006ac8:	683b      	ldr	r3, [r7, #0]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	2b40      	cmp	r3, #64	@ 0x40
 8006ace:	d010      	beq.n	8006af2 <HAL_TIM_ConfigClockSource+0x86>
 8006ad0:	683b      	ldr	r3, [r7, #0]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	2b50      	cmp	r3, #80	@ 0x50
 8006ad6:	d00c      	beq.n	8006af2 <HAL_TIM_ConfigClockSource+0x86>
 8006ad8:	683b      	ldr	r3, [r7, #0]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	2b60      	cmp	r3, #96	@ 0x60
 8006ade:	d008      	beq.n	8006af2 <HAL_TIM_ConfigClockSource+0x86>
 8006ae0:	683b      	ldr	r3, [r7, #0]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	2b70      	cmp	r3, #112	@ 0x70
 8006ae6:	d004      	beq.n	8006af2 <HAL_TIM_ConfigClockSource+0x86>
 8006ae8:	f241 4132 	movw	r1, #5170	@ 0x1432
 8006aec:	487c      	ldr	r0, [pc, #496]	@ (8006ce0 <HAL_TIM_ConfigClockSource+0x274>)
 8006aee:	f7fb f977 	bl	8001de0 <assert_failed>

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	689b      	ldr	r3, [r3, #8]
 8006af8:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006b00:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006b08:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	68fa      	ldr	r2, [r7, #12]
 8006b10:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006b12:	683b      	ldr	r3, [r7, #0]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006b1a:	f000 80f1 	beq.w	8006d00 <HAL_TIM_ConfigClockSource+0x294>
 8006b1e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006b22:	f200 8299 	bhi.w	8007058 <HAL_TIM_ConfigClockSource+0x5ec>
 8006b26:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006b2a:	d02d      	beq.n	8006b88 <HAL_TIM_ConfigClockSource+0x11c>
 8006b2c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006b30:	f200 8292 	bhi.w	8007058 <HAL_TIM_ConfigClockSource+0x5ec>
 8006b34:	2b70      	cmp	r3, #112	@ 0x70
 8006b36:	d05d      	beq.n	8006bf4 <HAL_TIM_ConfigClockSource+0x188>
 8006b38:	2b70      	cmp	r3, #112	@ 0x70
 8006b3a:	f200 828d 	bhi.w	8007058 <HAL_TIM_ConfigClockSource+0x5ec>
 8006b3e:	2b60      	cmp	r3, #96	@ 0x60
 8006b40:	f000 81a5 	beq.w	8006e8e <HAL_TIM_ConfigClockSource+0x422>
 8006b44:	2b60      	cmp	r3, #96	@ 0x60
 8006b46:	f200 8287 	bhi.w	8007058 <HAL_TIM_ConfigClockSource+0x5ec>
 8006b4a:	2b50      	cmp	r3, #80	@ 0x50
 8006b4c:	f000 8149 	beq.w	8006de2 <HAL_TIM_ConfigClockSource+0x376>
 8006b50:	2b50      	cmp	r3, #80	@ 0x50
 8006b52:	f200 8281 	bhi.w	8007058 <HAL_TIM_ConfigClockSource+0x5ec>
 8006b56:	2b40      	cmp	r3, #64	@ 0x40
 8006b58:	f000 81fc 	beq.w	8006f54 <HAL_TIM_ConfigClockSource+0x4e8>
 8006b5c:	2b40      	cmp	r3, #64	@ 0x40
 8006b5e:	f200 827b 	bhi.w	8007058 <HAL_TIM_ConfigClockSource+0x5ec>
 8006b62:	2b30      	cmp	r3, #48	@ 0x30
 8006b64:	f000 824c 	beq.w	8007000 <HAL_TIM_ConfigClockSource+0x594>
 8006b68:	2b30      	cmp	r3, #48	@ 0x30
 8006b6a:	f200 8275 	bhi.w	8007058 <HAL_TIM_ConfigClockSource+0x5ec>
 8006b6e:	2b20      	cmp	r3, #32
 8006b70:	f000 8246 	beq.w	8007000 <HAL_TIM_ConfigClockSource+0x594>
 8006b74:	2b20      	cmp	r3, #32
 8006b76:	f200 826f 	bhi.w	8007058 <HAL_TIM_ConfigClockSource+0x5ec>
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	f000 8240 	beq.w	8007000 <HAL_TIM_ConfigClockSource+0x594>
 8006b80:	2b10      	cmp	r3, #16
 8006b82:	f000 823d 	beq.w	8007000 <HAL_TIM_ConfigClockSource+0x594>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8006b86:	e267      	b.n	8007058 <HAL_TIM_ConfigClockSource+0x5ec>
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	4a55      	ldr	r2, [pc, #340]	@ (8006ce4 <HAL_TIM_ConfigClockSource+0x278>)
 8006b8e:	4293      	cmp	r3, r2
 8006b90:	f000 8264 	beq.w	800705c <HAL_TIM_ConfigClockSource+0x5f0>
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	4a53      	ldr	r2, [pc, #332]	@ (8006ce8 <HAL_TIM_ConfigClockSource+0x27c>)
 8006b9a:	4293      	cmp	r3, r2
 8006b9c:	f000 825e 	beq.w	800705c <HAL_TIM_ConfigClockSource+0x5f0>
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ba8:	f000 8258 	beq.w	800705c <HAL_TIM_ConfigClockSource+0x5f0>
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	4a4e      	ldr	r2, [pc, #312]	@ (8006cec <HAL_TIM_ConfigClockSource+0x280>)
 8006bb2:	4293      	cmp	r3, r2
 8006bb4:	f000 8252 	beq.w	800705c <HAL_TIM_ConfigClockSource+0x5f0>
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	4a4c      	ldr	r2, [pc, #304]	@ (8006cf0 <HAL_TIM_ConfigClockSource+0x284>)
 8006bbe:	4293      	cmp	r3, r2
 8006bc0:	f000 824c 	beq.w	800705c <HAL_TIM_ConfigClockSource+0x5f0>
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	4a4a      	ldr	r2, [pc, #296]	@ (8006cf4 <HAL_TIM_ConfigClockSource+0x288>)
 8006bca:	4293      	cmp	r3, r2
 8006bcc:	f000 8246 	beq.w	800705c <HAL_TIM_ConfigClockSource+0x5f0>
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	4a48      	ldr	r2, [pc, #288]	@ (8006cf8 <HAL_TIM_ConfigClockSource+0x28c>)
 8006bd6:	4293      	cmp	r3, r2
 8006bd8:	f000 8240 	beq.w	800705c <HAL_TIM_ConfigClockSource+0x5f0>
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	4a46      	ldr	r2, [pc, #280]	@ (8006cfc <HAL_TIM_ConfigClockSource+0x290>)
 8006be2:	4293      	cmp	r3, r2
 8006be4:	f000 823a 	beq.w	800705c <HAL_TIM_ConfigClockSource+0x5f0>
 8006be8:	f241 413e 	movw	r1, #5182	@ 0x143e
 8006bec:	483c      	ldr	r0, [pc, #240]	@ (8006ce0 <HAL_TIM_ConfigClockSource+0x274>)
 8006bee:	f7fb f8f7 	bl	8001de0 <assert_failed>
      break;
 8006bf2:	e233      	b.n	800705c <HAL_TIM_ConfigClockSource+0x5f0>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	4a3a      	ldr	r2, [pc, #232]	@ (8006ce4 <HAL_TIM_ConfigClockSource+0x278>)
 8006bfa:	4293      	cmp	r3, r2
 8006bfc:	d01d      	beq.n	8006c3a <HAL_TIM_ConfigClockSource+0x1ce>
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	4a39      	ldr	r2, [pc, #228]	@ (8006ce8 <HAL_TIM_ConfigClockSource+0x27c>)
 8006c04:	4293      	cmp	r3, r2
 8006c06:	d018      	beq.n	8006c3a <HAL_TIM_ConfigClockSource+0x1ce>
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c10:	d013      	beq.n	8006c3a <HAL_TIM_ConfigClockSource+0x1ce>
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	4a35      	ldr	r2, [pc, #212]	@ (8006cec <HAL_TIM_ConfigClockSource+0x280>)
 8006c18:	4293      	cmp	r3, r2
 8006c1a:	d00e      	beq.n	8006c3a <HAL_TIM_ConfigClockSource+0x1ce>
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	4a33      	ldr	r2, [pc, #204]	@ (8006cf0 <HAL_TIM_ConfigClockSource+0x284>)
 8006c22:	4293      	cmp	r3, r2
 8006c24:	d009      	beq.n	8006c3a <HAL_TIM_ConfigClockSource+0x1ce>
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	4a32      	ldr	r2, [pc, #200]	@ (8006cf4 <HAL_TIM_ConfigClockSource+0x288>)
 8006c2c:	4293      	cmp	r3, r2
 8006c2e:	d004      	beq.n	8006c3a <HAL_TIM_ConfigClockSource+0x1ce>
 8006c30:	f241 4145 	movw	r1, #5189	@ 0x1445
 8006c34:	482a      	ldr	r0, [pc, #168]	@ (8006ce0 <HAL_TIM_ConfigClockSource+0x274>)
 8006c36:	f7fb f8d3 	bl	8001de0 <assert_failed>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8006c3a:	683b      	ldr	r3, [r7, #0]
 8006c3c:	689b      	ldr	r3, [r3, #8]
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d013      	beq.n	8006c6a <HAL_TIM_ConfigClockSource+0x1fe>
 8006c42:	683b      	ldr	r3, [r7, #0]
 8006c44:	689b      	ldr	r3, [r3, #8]
 8006c46:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006c4a:	d00e      	beq.n	8006c6a <HAL_TIM_ConfigClockSource+0x1fe>
 8006c4c:	683b      	ldr	r3, [r7, #0]
 8006c4e:	689b      	ldr	r3, [r3, #8]
 8006c50:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006c54:	d009      	beq.n	8006c6a <HAL_TIM_ConfigClockSource+0x1fe>
 8006c56:	683b      	ldr	r3, [r7, #0]
 8006c58:	689b      	ldr	r3, [r3, #8]
 8006c5a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006c5e:	d004      	beq.n	8006c6a <HAL_TIM_ConfigClockSource+0x1fe>
 8006c60:	f241 4148 	movw	r1, #5192	@ 0x1448
 8006c64:	481e      	ldr	r0, [pc, #120]	@ (8006ce0 <HAL_TIM_ConfigClockSource+0x274>)
 8006c66:	f7fb f8bb 	bl	8001de0 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8006c6a:	683b      	ldr	r3, [r7, #0]
 8006c6c:	685b      	ldr	r3, [r3, #4]
 8006c6e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006c72:	d014      	beq.n	8006c9e <HAL_TIM_ConfigClockSource+0x232>
 8006c74:	683b      	ldr	r3, [r7, #0]
 8006c76:	685b      	ldr	r3, [r3, #4]
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d010      	beq.n	8006c9e <HAL_TIM_ConfigClockSource+0x232>
 8006c7c:	683b      	ldr	r3, [r7, #0]
 8006c7e:	685b      	ldr	r3, [r3, #4]
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d00c      	beq.n	8006c9e <HAL_TIM_ConfigClockSource+0x232>
 8006c84:	683b      	ldr	r3, [r7, #0]
 8006c86:	685b      	ldr	r3, [r3, #4]
 8006c88:	2b02      	cmp	r3, #2
 8006c8a:	d008      	beq.n	8006c9e <HAL_TIM_ConfigClockSource+0x232>
 8006c8c:	683b      	ldr	r3, [r7, #0]
 8006c8e:	685b      	ldr	r3, [r3, #4]
 8006c90:	2b0a      	cmp	r3, #10
 8006c92:	d004      	beq.n	8006c9e <HAL_TIM_ConfigClockSource+0x232>
 8006c94:	f241 4149 	movw	r1, #5193	@ 0x1449
 8006c98:	4811      	ldr	r0, [pc, #68]	@ (8006ce0 <HAL_TIM_ConfigClockSource+0x274>)
 8006c9a:	f7fb f8a1 	bl	8001de0 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8006c9e:	683b      	ldr	r3, [r7, #0]
 8006ca0:	68db      	ldr	r3, [r3, #12]
 8006ca2:	2b0f      	cmp	r3, #15
 8006ca4:	d904      	bls.n	8006cb0 <HAL_TIM_ConfigClockSource+0x244>
 8006ca6:	f241 414a 	movw	r1, #5194	@ 0x144a
 8006caa:	480d      	ldr	r0, [pc, #52]	@ (8006ce0 <HAL_TIM_ConfigClockSource+0x274>)
 8006cac:	f7fb f898 	bl	8001de0 <assert_failed>
      TIM_ETR_SetConfig(htim->Instance,
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	6818      	ldr	r0, [r3, #0]
 8006cb4:	683b      	ldr	r3, [r7, #0]
 8006cb6:	6899      	ldr	r1, [r3, #8]
 8006cb8:	683b      	ldr	r3, [r7, #0]
 8006cba:	685a      	ldr	r2, [r3, #4]
 8006cbc:	683b      	ldr	r3, [r7, #0]
 8006cbe:	68db      	ldr	r3, [r3, #12]
 8006cc0:	f000 fd59 	bl	8007776 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	689b      	ldr	r3, [r3, #8]
 8006cca:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006cd2:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	68fa      	ldr	r2, [r7, #12]
 8006cda:	609a      	str	r2, [r3, #8]
      break;
 8006cdc:	e1bf      	b.n	800705e <HAL_TIM_ConfigClockSource+0x5f2>
 8006cde:	bf00      	nop
 8006ce0:	080111ac 	.word	0x080111ac
 8006ce4:	40012c00 	.word	0x40012c00
 8006ce8:	40013400 	.word	0x40013400
 8006cec:	40000400 	.word	0x40000400
 8006cf0:	40000800 	.word	0x40000800
 8006cf4:	40000c00 	.word	0x40000c00
 8006cf8:	40001000 	.word	0x40001000
 8006cfc:	40001400 	.word	0x40001400
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	4a8d      	ldr	r2, [pc, #564]	@ (8006f3c <HAL_TIM_ConfigClockSource+0x4d0>)
 8006d06:	4293      	cmp	r3, r2
 8006d08:	d01d      	beq.n	8006d46 <HAL_TIM_ConfigClockSource+0x2da>
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	4a8c      	ldr	r2, [pc, #560]	@ (8006f40 <HAL_TIM_ConfigClockSource+0x4d4>)
 8006d10:	4293      	cmp	r3, r2
 8006d12:	d018      	beq.n	8006d46 <HAL_TIM_ConfigClockSource+0x2da>
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d1c:	d013      	beq.n	8006d46 <HAL_TIM_ConfigClockSource+0x2da>
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	4a88      	ldr	r2, [pc, #544]	@ (8006f44 <HAL_TIM_ConfigClockSource+0x4d8>)
 8006d24:	4293      	cmp	r3, r2
 8006d26:	d00e      	beq.n	8006d46 <HAL_TIM_ConfigClockSource+0x2da>
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	4a86      	ldr	r2, [pc, #536]	@ (8006f48 <HAL_TIM_ConfigClockSource+0x4dc>)
 8006d2e:	4293      	cmp	r3, r2
 8006d30:	d009      	beq.n	8006d46 <HAL_TIM_ConfigClockSource+0x2da>
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	4a85      	ldr	r2, [pc, #532]	@ (8006f4c <HAL_TIM_ConfigClockSource+0x4e0>)
 8006d38:	4293      	cmp	r3, r2
 8006d3a:	d004      	beq.n	8006d46 <HAL_TIM_ConfigClockSource+0x2da>
 8006d3c:	f241 415d 	movw	r1, #5213	@ 0x145d
 8006d40:	4883      	ldr	r0, [pc, #524]	@ (8006f50 <HAL_TIM_ConfigClockSource+0x4e4>)
 8006d42:	f7fb f84d 	bl	8001de0 <assert_failed>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8006d46:	683b      	ldr	r3, [r7, #0]
 8006d48:	689b      	ldr	r3, [r3, #8]
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d013      	beq.n	8006d76 <HAL_TIM_ConfigClockSource+0x30a>
 8006d4e:	683b      	ldr	r3, [r7, #0]
 8006d50:	689b      	ldr	r3, [r3, #8]
 8006d52:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006d56:	d00e      	beq.n	8006d76 <HAL_TIM_ConfigClockSource+0x30a>
 8006d58:	683b      	ldr	r3, [r7, #0]
 8006d5a:	689b      	ldr	r3, [r3, #8]
 8006d5c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006d60:	d009      	beq.n	8006d76 <HAL_TIM_ConfigClockSource+0x30a>
 8006d62:	683b      	ldr	r3, [r7, #0]
 8006d64:	689b      	ldr	r3, [r3, #8]
 8006d66:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006d6a:	d004      	beq.n	8006d76 <HAL_TIM_ConfigClockSource+0x30a>
 8006d6c:	f44f 51a3 	mov.w	r1, #5216	@ 0x1460
 8006d70:	4877      	ldr	r0, [pc, #476]	@ (8006f50 <HAL_TIM_ConfigClockSource+0x4e4>)
 8006d72:	f7fb f835 	bl	8001de0 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8006d76:	683b      	ldr	r3, [r7, #0]
 8006d78:	685b      	ldr	r3, [r3, #4]
 8006d7a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006d7e:	d014      	beq.n	8006daa <HAL_TIM_ConfigClockSource+0x33e>
 8006d80:	683b      	ldr	r3, [r7, #0]
 8006d82:	685b      	ldr	r3, [r3, #4]
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d010      	beq.n	8006daa <HAL_TIM_ConfigClockSource+0x33e>
 8006d88:	683b      	ldr	r3, [r7, #0]
 8006d8a:	685b      	ldr	r3, [r3, #4]
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d00c      	beq.n	8006daa <HAL_TIM_ConfigClockSource+0x33e>
 8006d90:	683b      	ldr	r3, [r7, #0]
 8006d92:	685b      	ldr	r3, [r3, #4]
 8006d94:	2b02      	cmp	r3, #2
 8006d96:	d008      	beq.n	8006daa <HAL_TIM_ConfigClockSource+0x33e>
 8006d98:	683b      	ldr	r3, [r7, #0]
 8006d9a:	685b      	ldr	r3, [r3, #4]
 8006d9c:	2b0a      	cmp	r3, #10
 8006d9e:	d004      	beq.n	8006daa <HAL_TIM_ConfigClockSource+0x33e>
 8006da0:	f241 4161 	movw	r1, #5217	@ 0x1461
 8006da4:	486a      	ldr	r0, [pc, #424]	@ (8006f50 <HAL_TIM_ConfigClockSource+0x4e4>)
 8006da6:	f7fb f81b 	bl	8001de0 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8006daa:	683b      	ldr	r3, [r7, #0]
 8006dac:	68db      	ldr	r3, [r3, #12]
 8006dae:	2b0f      	cmp	r3, #15
 8006db0:	d904      	bls.n	8006dbc <HAL_TIM_ConfigClockSource+0x350>
 8006db2:	f241 4162 	movw	r1, #5218	@ 0x1462
 8006db6:	4866      	ldr	r0, [pc, #408]	@ (8006f50 <HAL_TIM_ConfigClockSource+0x4e4>)
 8006db8:	f7fb f812 	bl	8001de0 <assert_failed>
      TIM_ETR_SetConfig(htim->Instance,
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	6818      	ldr	r0, [r3, #0]
 8006dc0:	683b      	ldr	r3, [r7, #0]
 8006dc2:	6899      	ldr	r1, [r3, #8]
 8006dc4:	683b      	ldr	r3, [r7, #0]
 8006dc6:	685a      	ldr	r2, [r3, #4]
 8006dc8:	683b      	ldr	r3, [r7, #0]
 8006dca:	68db      	ldr	r3, [r3, #12]
 8006dcc:	f000 fcd3 	bl	8007776 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	689a      	ldr	r2, [r3, #8]
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006dde:	609a      	str	r2, [r3, #8]
      break;
 8006de0:	e13d      	b.n	800705e <HAL_TIM_ConfigClockSource+0x5f2>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	4a55      	ldr	r2, [pc, #340]	@ (8006f3c <HAL_TIM_ConfigClockSource+0x4d0>)
 8006de8:	4293      	cmp	r3, r2
 8006dea:	d01d      	beq.n	8006e28 <HAL_TIM_ConfigClockSource+0x3bc>
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	4a53      	ldr	r2, [pc, #332]	@ (8006f40 <HAL_TIM_ConfigClockSource+0x4d4>)
 8006df2:	4293      	cmp	r3, r2
 8006df4:	d018      	beq.n	8006e28 <HAL_TIM_ConfigClockSource+0x3bc>
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006dfe:	d013      	beq.n	8006e28 <HAL_TIM_ConfigClockSource+0x3bc>
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	4a4f      	ldr	r2, [pc, #316]	@ (8006f44 <HAL_TIM_ConfigClockSource+0x4d8>)
 8006e06:	4293      	cmp	r3, r2
 8006e08:	d00e      	beq.n	8006e28 <HAL_TIM_ConfigClockSource+0x3bc>
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	4a4e      	ldr	r2, [pc, #312]	@ (8006f48 <HAL_TIM_ConfigClockSource+0x4dc>)
 8006e10:	4293      	cmp	r3, r2
 8006e12:	d009      	beq.n	8006e28 <HAL_TIM_ConfigClockSource+0x3bc>
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	4a4c      	ldr	r2, [pc, #304]	@ (8006f4c <HAL_TIM_ConfigClockSource+0x4e0>)
 8006e1a:	4293      	cmp	r3, r2
 8006e1c:	d004      	beq.n	8006e28 <HAL_TIM_ConfigClockSource+0x3bc>
 8006e1e:	f241 4171 	movw	r1, #5233	@ 0x1471
 8006e22:	484b      	ldr	r0, [pc, #300]	@ (8006f50 <HAL_TIM_ConfigClockSource+0x4e4>)
 8006e24:	f7fa ffdc 	bl	8001de0 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8006e28:	683b      	ldr	r3, [r7, #0]
 8006e2a:	685b      	ldr	r3, [r3, #4]
 8006e2c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006e30:	d014      	beq.n	8006e5c <HAL_TIM_ConfigClockSource+0x3f0>
 8006e32:	683b      	ldr	r3, [r7, #0]
 8006e34:	685b      	ldr	r3, [r3, #4]
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d010      	beq.n	8006e5c <HAL_TIM_ConfigClockSource+0x3f0>
 8006e3a:	683b      	ldr	r3, [r7, #0]
 8006e3c:	685b      	ldr	r3, [r3, #4]
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d00c      	beq.n	8006e5c <HAL_TIM_ConfigClockSource+0x3f0>
 8006e42:	683b      	ldr	r3, [r7, #0]
 8006e44:	685b      	ldr	r3, [r3, #4]
 8006e46:	2b02      	cmp	r3, #2
 8006e48:	d008      	beq.n	8006e5c <HAL_TIM_ConfigClockSource+0x3f0>
 8006e4a:	683b      	ldr	r3, [r7, #0]
 8006e4c:	685b      	ldr	r3, [r3, #4]
 8006e4e:	2b0a      	cmp	r3, #10
 8006e50:	d004      	beq.n	8006e5c <HAL_TIM_ConfigClockSource+0x3f0>
 8006e52:	f241 4174 	movw	r1, #5236	@ 0x1474
 8006e56:	483e      	ldr	r0, [pc, #248]	@ (8006f50 <HAL_TIM_ConfigClockSource+0x4e4>)
 8006e58:	f7fa ffc2 	bl	8001de0 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8006e5c:	683b      	ldr	r3, [r7, #0]
 8006e5e:	68db      	ldr	r3, [r3, #12]
 8006e60:	2b0f      	cmp	r3, #15
 8006e62:	d904      	bls.n	8006e6e <HAL_TIM_ConfigClockSource+0x402>
 8006e64:	f241 4175 	movw	r1, #5237	@ 0x1475
 8006e68:	4839      	ldr	r0, [pc, #228]	@ (8006f50 <HAL_TIM_ConfigClockSource+0x4e4>)
 8006e6a:	f7fa ffb9 	bl	8001de0 <assert_failed>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	6818      	ldr	r0, [r3, #0]
 8006e72:	683b      	ldr	r3, [r7, #0]
 8006e74:	6859      	ldr	r1, [r3, #4]
 8006e76:	683b      	ldr	r3, [r7, #0]
 8006e78:	68db      	ldr	r3, [r3, #12]
 8006e7a:	461a      	mov	r2, r3
 8006e7c:	f000 fc04 	bl	8007688 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	2150      	movs	r1, #80	@ 0x50
 8006e86:	4618      	mov	r0, r3
 8006e88:	f000 fc5b 	bl	8007742 <TIM_ITRx_SetConfig>
      break;
 8006e8c:	e0e7      	b.n	800705e <HAL_TIM_ConfigClockSource+0x5f2>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	4a2a      	ldr	r2, [pc, #168]	@ (8006f3c <HAL_TIM_ConfigClockSource+0x4d0>)
 8006e94:	4293      	cmp	r3, r2
 8006e96:	d01d      	beq.n	8006ed4 <HAL_TIM_ConfigClockSource+0x468>
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	4a28      	ldr	r2, [pc, #160]	@ (8006f40 <HAL_TIM_ConfigClockSource+0x4d4>)
 8006e9e:	4293      	cmp	r3, r2
 8006ea0:	d018      	beq.n	8006ed4 <HAL_TIM_ConfigClockSource+0x468>
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006eaa:	d013      	beq.n	8006ed4 <HAL_TIM_ConfigClockSource+0x468>
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	4a24      	ldr	r2, [pc, #144]	@ (8006f44 <HAL_TIM_ConfigClockSource+0x4d8>)
 8006eb2:	4293      	cmp	r3, r2
 8006eb4:	d00e      	beq.n	8006ed4 <HAL_TIM_ConfigClockSource+0x468>
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	4a23      	ldr	r2, [pc, #140]	@ (8006f48 <HAL_TIM_ConfigClockSource+0x4dc>)
 8006ebc:	4293      	cmp	r3, r2
 8006ebe:	d009      	beq.n	8006ed4 <HAL_TIM_ConfigClockSource+0x468>
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	4a21      	ldr	r2, [pc, #132]	@ (8006f4c <HAL_TIM_ConfigClockSource+0x4e0>)
 8006ec6:	4293      	cmp	r3, r2
 8006ec8:	d004      	beq.n	8006ed4 <HAL_TIM_ConfigClockSource+0x468>
 8006eca:	f241 4181 	movw	r1, #5249	@ 0x1481
 8006ece:	4820      	ldr	r0, [pc, #128]	@ (8006f50 <HAL_TIM_ConfigClockSource+0x4e4>)
 8006ed0:	f7fa ff86 	bl	8001de0 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8006ed4:	683b      	ldr	r3, [r7, #0]
 8006ed6:	685b      	ldr	r3, [r3, #4]
 8006ed8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006edc:	d014      	beq.n	8006f08 <HAL_TIM_ConfigClockSource+0x49c>
 8006ede:	683b      	ldr	r3, [r7, #0]
 8006ee0:	685b      	ldr	r3, [r3, #4]
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d010      	beq.n	8006f08 <HAL_TIM_ConfigClockSource+0x49c>
 8006ee6:	683b      	ldr	r3, [r7, #0]
 8006ee8:	685b      	ldr	r3, [r3, #4]
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d00c      	beq.n	8006f08 <HAL_TIM_ConfigClockSource+0x49c>
 8006eee:	683b      	ldr	r3, [r7, #0]
 8006ef0:	685b      	ldr	r3, [r3, #4]
 8006ef2:	2b02      	cmp	r3, #2
 8006ef4:	d008      	beq.n	8006f08 <HAL_TIM_ConfigClockSource+0x49c>
 8006ef6:	683b      	ldr	r3, [r7, #0]
 8006ef8:	685b      	ldr	r3, [r3, #4]
 8006efa:	2b0a      	cmp	r3, #10
 8006efc:	d004      	beq.n	8006f08 <HAL_TIM_ConfigClockSource+0x49c>
 8006efe:	f241 4184 	movw	r1, #5252	@ 0x1484
 8006f02:	4813      	ldr	r0, [pc, #76]	@ (8006f50 <HAL_TIM_ConfigClockSource+0x4e4>)
 8006f04:	f7fa ff6c 	bl	8001de0 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8006f08:	683b      	ldr	r3, [r7, #0]
 8006f0a:	68db      	ldr	r3, [r3, #12]
 8006f0c:	2b0f      	cmp	r3, #15
 8006f0e:	d904      	bls.n	8006f1a <HAL_TIM_ConfigClockSource+0x4ae>
 8006f10:	f241 4185 	movw	r1, #5253	@ 0x1485
 8006f14:	480e      	ldr	r0, [pc, #56]	@ (8006f50 <HAL_TIM_ConfigClockSource+0x4e4>)
 8006f16:	f7fa ff63 	bl	8001de0 <assert_failed>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	6818      	ldr	r0, [r3, #0]
 8006f1e:	683b      	ldr	r3, [r7, #0]
 8006f20:	6859      	ldr	r1, [r3, #4]
 8006f22:	683b      	ldr	r3, [r7, #0]
 8006f24:	68db      	ldr	r3, [r3, #12]
 8006f26:	461a      	mov	r2, r3
 8006f28:	f000 fbdc 	bl	80076e4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	2160      	movs	r1, #96	@ 0x60
 8006f32:	4618      	mov	r0, r3
 8006f34:	f000 fc05 	bl	8007742 <TIM_ITRx_SetConfig>
      break;
 8006f38:	e091      	b.n	800705e <HAL_TIM_ConfigClockSource+0x5f2>
 8006f3a:	bf00      	nop
 8006f3c:	40012c00 	.word	0x40012c00
 8006f40:	40013400 	.word	0x40013400
 8006f44:	40000400 	.word	0x40000400
 8006f48:	40000800 	.word	0x40000800
 8006f4c:	40000c00 	.word	0x40000c00
 8006f50:	080111ac 	.word	0x080111ac
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	4a47      	ldr	r2, [pc, #284]	@ (8007078 <HAL_TIM_ConfigClockSource+0x60c>)
 8006f5a:	4293      	cmp	r3, r2
 8006f5c:	d01d      	beq.n	8006f9a <HAL_TIM_ConfigClockSource+0x52e>
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	4a46      	ldr	r2, [pc, #280]	@ (800707c <HAL_TIM_ConfigClockSource+0x610>)
 8006f64:	4293      	cmp	r3, r2
 8006f66:	d018      	beq.n	8006f9a <HAL_TIM_ConfigClockSource+0x52e>
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f70:	d013      	beq.n	8006f9a <HAL_TIM_ConfigClockSource+0x52e>
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	4a42      	ldr	r2, [pc, #264]	@ (8007080 <HAL_TIM_ConfigClockSource+0x614>)
 8006f78:	4293      	cmp	r3, r2
 8006f7a:	d00e      	beq.n	8006f9a <HAL_TIM_ConfigClockSource+0x52e>
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	4a40      	ldr	r2, [pc, #256]	@ (8007084 <HAL_TIM_ConfigClockSource+0x618>)
 8006f82:	4293      	cmp	r3, r2
 8006f84:	d009      	beq.n	8006f9a <HAL_TIM_ConfigClockSource+0x52e>
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	4a3f      	ldr	r2, [pc, #252]	@ (8007088 <HAL_TIM_ConfigClockSource+0x61c>)
 8006f8c:	4293      	cmp	r3, r2
 8006f8e:	d004      	beq.n	8006f9a <HAL_TIM_ConfigClockSource+0x52e>
 8006f90:	f241 4191 	movw	r1, #5265	@ 0x1491
 8006f94:	483d      	ldr	r0, [pc, #244]	@ (800708c <HAL_TIM_ConfigClockSource+0x620>)
 8006f96:	f7fa ff23 	bl	8001de0 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8006f9a:	683b      	ldr	r3, [r7, #0]
 8006f9c:	685b      	ldr	r3, [r3, #4]
 8006f9e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006fa2:	d014      	beq.n	8006fce <HAL_TIM_ConfigClockSource+0x562>
 8006fa4:	683b      	ldr	r3, [r7, #0]
 8006fa6:	685b      	ldr	r3, [r3, #4]
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d010      	beq.n	8006fce <HAL_TIM_ConfigClockSource+0x562>
 8006fac:	683b      	ldr	r3, [r7, #0]
 8006fae:	685b      	ldr	r3, [r3, #4]
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d00c      	beq.n	8006fce <HAL_TIM_ConfigClockSource+0x562>
 8006fb4:	683b      	ldr	r3, [r7, #0]
 8006fb6:	685b      	ldr	r3, [r3, #4]
 8006fb8:	2b02      	cmp	r3, #2
 8006fba:	d008      	beq.n	8006fce <HAL_TIM_ConfigClockSource+0x562>
 8006fbc:	683b      	ldr	r3, [r7, #0]
 8006fbe:	685b      	ldr	r3, [r3, #4]
 8006fc0:	2b0a      	cmp	r3, #10
 8006fc2:	d004      	beq.n	8006fce <HAL_TIM_ConfigClockSource+0x562>
 8006fc4:	f241 4194 	movw	r1, #5268	@ 0x1494
 8006fc8:	4830      	ldr	r0, [pc, #192]	@ (800708c <HAL_TIM_ConfigClockSource+0x620>)
 8006fca:	f7fa ff09 	bl	8001de0 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8006fce:	683b      	ldr	r3, [r7, #0]
 8006fd0:	68db      	ldr	r3, [r3, #12]
 8006fd2:	2b0f      	cmp	r3, #15
 8006fd4:	d904      	bls.n	8006fe0 <HAL_TIM_ConfigClockSource+0x574>
 8006fd6:	f241 4195 	movw	r1, #5269	@ 0x1495
 8006fda:	482c      	ldr	r0, [pc, #176]	@ (800708c <HAL_TIM_ConfigClockSource+0x620>)
 8006fdc:	f7fa ff00 	bl	8001de0 <assert_failed>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	6818      	ldr	r0, [r3, #0]
 8006fe4:	683b      	ldr	r3, [r7, #0]
 8006fe6:	6859      	ldr	r1, [r3, #4]
 8006fe8:	683b      	ldr	r3, [r7, #0]
 8006fea:	68db      	ldr	r3, [r3, #12]
 8006fec:	461a      	mov	r2, r3
 8006fee:	f000 fb4b 	bl	8007688 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	2140      	movs	r1, #64	@ 0x40
 8006ff8:	4618      	mov	r0, r3
 8006ffa:	f000 fba2 	bl	8007742 <TIM_ITRx_SetConfig>
      break;
 8006ffe:	e02e      	b.n	800705e <HAL_TIM_ConfigClockSource+0x5f2>
        assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	4a1c      	ldr	r2, [pc, #112]	@ (8007078 <HAL_TIM_ConfigClockSource+0x60c>)
 8007006:	4293      	cmp	r3, r2
 8007008:	d01d      	beq.n	8007046 <HAL_TIM_ConfigClockSource+0x5da>
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	4a1b      	ldr	r2, [pc, #108]	@ (800707c <HAL_TIM_ConfigClockSource+0x610>)
 8007010:	4293      	cmp	r3, r2
 8007012:	d018      	beq.n	8007046 <HAL_TIM_ConfigClockSource+0x5da>
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800701c:	d013      	beq.n	8007046 <HAL_TIM_ConfigClockSource+0x5da>
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	4a17      	ldr	r2, [pc, #92]	@ (8007080 <HAL_TIM_ConfigClockSource+0x614>)
 8007024:	4293      	cmp	r3, r2
 8007026:	d00e      	beq.n	8007046 <HAL_TIM_ConfigClockSource+0x5da>
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	4a15      	ldr	r2, [pc, #84]	@ (8007084 <HAL_TIM_ConfigClockSource+0x618>)
 800702e:	4293      	cmp	r3, r2
 8007030:	d009      	beq.n	8007046 <HAL_TIM_ConfigClockSource+0x5da>
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	4a14      	ldr	r2, [pc, #80]	@ (8007088 <HAL_TIM_ConfigClockSource+0x61c>)
 8007038:	4293      	cmp	r3, r2
 800703a:	d004      	beq.n	8007046 <HAL_TIM_ConfigClockSource+0x5da>
 800703c:	f241 41a4 	movw	r1, #5284	@ 0x14a4
 8007040:	4812      	ldr	r0, [pc, #72]	@ (800708c <HAL_TIM_ConfigClockSource+0x620>)
 8007042:	f7fa fecd 	bl	8001de0 <assert_failed>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681a      	ldr	r2, [r3, #0]
 800704a:	683b      	ldr	r3, [r7, #0]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	4619      	mov	r1, r3
 8007050:	4610      	mov	r0, r2
 8007052:	f000 fb76 	bl	8007742 <TIM_ITRx_SetConfig>
        break;
 8007056:	e002      	b.n	800705e <HAL_TIM_ConfigClockSource+0x5f2>
      break;
 8007058:	bf00      	nop
 800705a:	e000      	b.n	800705e <HAL_TIM_ConfigClockSource+0x5f2>
      break;
 800705c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	2201      	movs	r2, #1
 8007062:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	2200      	movs	r2, #0
 800706a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800706e:	2300      	movs	r3, #0
}
 8007070:	4618      	mov	r0, r3
 8007072:	3710      	adds	r7, #16
 8007074:	46bd      	mov	sp, r7
 8007076:	bd80      	pop	{r7, pc}
 8007078:	40012c00 	.word	0x40012c00
 800707c:	40013400 	.word	0x40013400
 8007080:	40000400 	.word	0x40000400
 8007084:	40000800 	.word	0x40000800
 8007088:	40000c00 	.word	0x40000c00
 800708c:	080111ac 	.word	0x080111ac

08007090 <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8007090:	b480      	push	{r7}
 8007092:	b083      	sub	sp, #12
 8007094:	af00      	add	r7, sp, #0
 8007096:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 8007098:	bf00      	nop
 800709a:	370c      	adds	r7, #12
 800709c:	46bd      	mov	sp, r7
 800709e:	bc80      	pop	{r7}
 80070a0:	4770      	bx	lr

080070a2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80070a2:	b480      	push	{r7}
 80070a4:	b083      	sub	sp, #12
 80070a6:	af00      	add	r7, sp, #0
 80070a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80070aa:	bf00      	nop
 80070ac:	370c      	adds	r7, #12
 80070ae:	46bd      	mov	sp, r7
 80070b0:	bc80      	pop	{r7}
 80070b2:	4770      	bx	lr

080070b4 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80070b4:	b480      	push	{r7}
 80070b6:	b083      	sub	sp, #12
 80070b8:	af00      	add	r7, sp, #0
 80070ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 80070bc:	bf00      	nop
 80070be:	370c      	adds	r7, #12
 80070c0:	46bd      	mov	sp, r7
 80070c2:	bc80      	pop	{r7}
 80070c4:	4770      	bx	lr

080070c6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80070c6:	b480      	push	{r7}
 80070c8:	b083      	sub	sp, #12
 80070ca:	af00      	add	r7, sp, #0
 80070cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80070ce:	bf00      	nop
 80070d0:	370c      	adds	r7, #12
 80070d2:	46bd      	mov	sp, r7
 80070d4:	bc80      	pop	{r7}
 80070d6:	4770      	bx	lr

080070d8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80070d8:	b480      	push	{r7}
 80070da:	b083      	sub	sp, #12
 80070dc:	af00      	add	r7, sp, #0
 80070de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 80070e0:	bf00      	nop
 80070e2:	370c      	adds	r7, #12
 80070e4:	46bd      	mov	sp, r7
 80070e6:	bc80      	pop	{r7}
 80070e8:	4770      	bx	lr

080070ea <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80070ea:	b480      	push	{r7}
 80070ec:	b083      	sub	sp, #12
 80070ee:	af00      	add	r7, sp, #0
 80070f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80070f2:	bf00      	nop
 80070f4:	370c      	adds	r7, #12
 80070f6:	46bd      	mov	sp, r7
 80070f8:	bc80      	pop	{r7}
 80070fa:	4770      	bx	lr

080070fc <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80070fc:	b480      	push	{r7}
 80070fe:	b083      	sub	sp, #12
 8007100:	af00      	add	r7, sp, #0
 8007102:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 8007104:	bf00      	nop
 8007106:	370c      	adds	r7, #12
 8007108:	46bd      	mov	sp, r7
 800710a:	bc80      	pop	{r7}
 800710c:	4770      	bx	lr

0800710e <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800710e:	b480      	push	{r7}
 8007110:	b083      	sub	sp, #12
 8007112:	af00      	add	r7, sp, #0
 8007114:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8007116:	bf00      	nop
 8007118:	370c      	adds	r7, #12
 800711a:	46bd      	mov	sp, r7
 800711c:	bc80      	pop	{r7}
 800711e:	4770      	bx	lr

08007120 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007120:	b480      	push	{r7}
 8007122:	b085      	sub	sp, #20
 8007124:	af00      	add	r7, sp, #0
 8007126:	6078      	str	r0, [r7, #4]
 8007128:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	4a33      	ldr	r2, [pc, #204]	@ (8007200 <TIM_Base_SetConfig+0xe0>)
 8007134:	4293      	cmp	r3, r2
 8007136:	d013      	beq.n	8007160 <TIM_Base_SetConfig+0x40>
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	4a32      	ldr	r2, [pc, #200]	@ (8007204 <TIM_Base_SetConfig+0xe4>)
 800713c:	4293      	cmp	r3, r2
 800713e:	d00f      	beq.n	8007160 <TIM_Base_SetConfig+0x40>
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007146:	d00b      	beq.n	8007160 <TIM_Base_SetConfig+0x40>
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	4a2f      	ldr	r2, [pc, #188]	@ (8007208 <TIM_Base_SetConfig+0xe8>)
 800714c:	4293      	cmp	r3, r2
 800714e:	d007      	beq.n	8007160 <TIM_Base_SetConfig+0x40>
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	4a2e      	ldr	r2, [pc, #184]	@ (800720c <TIM_Base_SetConfig+0xec>)
 8007154:	4293      	cmp	r3, r2
 8007156:	d003      	beq.n	8007160 <TIM_Base_SetConfig+0x40>
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	4a2d      	ldr	r2, [pc, #180]	@ (8007210 <TIM_Base_SetConfig+0xf0>)
 800715c:	4293      	cmp	r3, r2
 800715e:	d108      	bne.n	8007172 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007166:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007168:	683b      	ldr	r3, [r7, #0]
 800716a:	685b      	ldr	r3, [r3, #4]
 800716c:	68fa      	ldr	r2, [r7, #12]
 800716e:	4313      	orrs	r3, r2
 8007170:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	4a22      	ldr	r2, [pc, #136]	@ (8007200 <TIM_Base_SetConfig+0xe0>)
 8007176:	4293      	cmp	r3, r2
 8007178:	d013      	beq.n	80071a2 <TIM_Base_SetConfig+0x82>
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	4a21      	ldr	r2, [pc, #132]	@ (8007204 <TIM_Base_SetConfig+0xe4>)
 800717e:	4293      	cmp	r3, r2
 8007180:	d00f      	beq.n	80071a2 <TIM_Base_SetConfig+0x82>
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007188:	d00b      	beq.n	80071a2 <TIM_Base_SetConfig+0x82>
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	4a1e      	ldr	r2, [pc, #120]	@ (8007208 <TIM_Base_SetConfig+0xe8>)
 800718e:	4293      	cmp	r3, r2
 8007190:	d007      	beq.n	80071a2 <TIM_Base_SetConfig+0x82>
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	4a1d      	ldr	r2, [pc, #116]	@ (800720c <TIM_Base_SetConfig+0xec>)
 8007196:	4293      	cmp	r3, r2
 8007198:	d003      	beq.n	80071a2 <TIM_Base_SetConfig+0x82>
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	4a1c      	ldr	r2, [pc, #112]	@ (8007210 <TIM_Base_SetConfig+0xf0>)
 800719e:	4293      	cmp	r3, r2
 80071a0:	d108      	bne.n	80071b4 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80071a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80071aa:	683b      	ldr	r3, [r7, #0]
 80071ac:	68db      	ldr	r3, [r3, #12]
 80071ae:	68fa      	ldr	r2, [r7, #12]
 80071b0:	4313      	orrs	r3, r2
 80071b2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80071ba:	683b      	ldr	r3, [r7, #0]
 80071bc:	695b      	ldr	r3, [r3, #20]
 80071be:	4313      	orrs	r3, r2
 80071c0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	68fa      	ldr	r2, [r7, #12]
 80071c6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80071c8:	683b      	ldr	r3, [r7, #0]
 80071ca:	689a      	ldr	r2, [r3, #8]
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80071d0:	683b      	ldr	r3, [r7, #0]
 80071d2:	681a      	ldr	r2, [r3, #0]
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	4a09      	ldr	r2, [pc, #36]	@ (8007200 <TIM_Base_SetConfig+0xe0>)
 80071dc:	4293      	cmp	r3, r2
 80071de:	d003      	beq.n	80071e8 <TIM_Base_SetConfig+0xc8>
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	4a08      	ldr	r2, [pc, #32]	@ (8007204 <TIM_Base_SetConfig+0xe4>)
 80071e4:	4293      	cmp	r3, r2
 80071e6:	d103      	bne.n	80071f0 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80071e8:	683b      	ldr	r3, [r7, #0]
 80071ea:	691a      	ldr	r2, [r3, #16]
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	2201      	movs	r2, #1
 80071f4:	615a      	str	r2, [r3, #20]
}
 80071f6:	bf00      	nop
 80071f8:	3714      	adds	r7, #20
 80071fa:	46bd      	mov	sp, r7
 80071fc:	bc80      	pop	{r7}
 80071fe:	4770      	bx	lr
 8007200:	40012c00 	.word	0x40012c00
 8007204:	40013400 	.word	0x40013400
 8007208:	40000400 	.word	0x40000400
 800720c:	40000800 	.word	0x40000800
 8007210:	40000c00 	.word	0x40000c00

08007214 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007214:	b580      	push	{r7, lr}
 8007216:	b086      	sub	sp, #24
 8007218:	af00      	add	r7, sp, #0
 800721a:	6078      	str	r0, [r7, #4]
 800721c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	6a1b      	ldr	r3, [r3, #32]
 8007222:	f023 0201 	bic.w	r2, r3, #1
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	6a1b      	ldr	r3, [r3, #32]
 800722e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	685b      	ldr	r3, [r3, #4]
 8007234:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	699b      	ldr	r3, [r3, #24]
 800723a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007242:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	f023 0303 	bic.w	r3, r3, #3
 800724a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800724c:	683b      	ldr	r3, [r7, #0]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	68fa      	ldr	r2, [r7, #12]
 8007252:	4313      	orrs	r3, r2
 8007254:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007256:	697b      	ldr	r3, [r7, #20]
 8007258:	f023 0302 	bic.w	r3, r3, #2
 800725c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800725e:	683b      	ldr	r3, [r7, #0]
 8007260:	689b      	ldr	r3, [r3, #8]
 8007262:	697a      	ldr	r2, [r7, #20]
 8007264:	4313      	orrs	r3, r2
 8007266:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	4a34      	ldr	r2, [pc, #208]	@ (800733c <TIM_OC1_SetConfig+0x128>)
 800726c:	4293      	cmp	r3, r2
 800726e:	d003      	beq.n	8007278 <TIM_OC1_SetConfig+0x64>
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	4a33      	ldr	r2, [pc, #204]	@ (8007340 <TIM_OC1_SetConfig+0x12c>)
 8007274:	4293      	cmp	r3, r2
 8007276:	d119      	bne.n	80072ac <TIM_OC1_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8007278:	683b      	ldr	r3, [r7, #0]
 800727a:	68db      	ldr	r3, [r3, #12]
 800727c:	2b00      	cmp	r3, #0
 800727e:	d008      	beq.n	8007292 <TIM_OC1_SetConfig+0x7e>
 8007280:	683b      	ldr	r3, [r7, #0]
 8007282:	68db      	ldr	r3, [r3, #12]
 8007284:	2b08      	cmp	r3, #8
 8007286:	d004      	beq.n	8007292 <TIM_OC1_SetConfig+0x7e>
 8007288:	f641 2141 	movw	r1, #6721	@ 0x1a41
 800728c:	482d      	ldr	r0, [pc, #180]	@ (8007344 <TIM_OC1_SetConfig+0x130>)
 800728e:	f7fa fda7 	bl	8001de0 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007292:	697b      	ldr	r3, [r7, #20]
 8007294:	f023 0308 	bic.w	r3, r3, #8
 8007298:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800729a:	683b      	ldr	r3, [r7, #0]
 800729c:	68db      	ldr	r3, [r3, #12]
 800729e:	697a      	ldr	r2, [r7, #20]
 80072a0:	4313      	orrs	r3, r2
 80072a2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80072a4:	697b      	ldr	r3, [r7, #20]
 80072a6:	f023 0304 	bic.w	r3, r3, #4
 80072aa:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	4a23      	ldr	r2, [pc, #140]	@ (800733c <TIM_OC1_SetConfig+0x128>)
 80072b0:	4293      	cmp	r3, r2
 80072b2:	d003      	beq.n	80072bc <TIM_OC1_SetConfig+0xa8>
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	4a22      	ldr	r2, [pc, #136]	@ (8007340 <TIM_OC1_SetConfig+0x12c>)
 80072b8:	4293      	cmp	r3, r2
 80072ba:	d12d      	bne.n	8007318 <TIM_OC1_SetConfig+0x104>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 80072bc:	683b      	ldr	r3, [r7, #0]
 80072be:	699b      	ldr	r3, [r3, #24]
 80072c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80072c4:	d008      	beq.n	80072d8 <TIM_OC1_SetConfig+0xc4>
 80072c6:	683b      	ldr	r3, [r7, #0]
 80072c8:	699b      	ldr	r3, [r3, #24]
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d004      	beq.n	80072d8 <TIM_OC1_SetConfig+0xc4>
 80072ce:	f641 214e 	movw	r1, #6734	@ 0x1a4e
 80072d2:	481c      	ldr	r0, [pc, #112]	@ (8007344 <TIM_OC1_SetConfig+0x130>)
 80072d4:	f7fa fd84 	bl	8001de0 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 80072d8:	683b      	ldr	r3, [r7, #0]
 80072da:	695b      	ldr	r3, [r3, #20]
 80072dc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80072e0:	d008      	beq.n	80072f4 <TIM_OC1_SetConfig+0xe0>
 80072e2:	683b      	ldr	r3, [r7, #0]
 80072e4:	695b      	ldr	r3, [r3, #20]
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d004      	beq.n	80072f4 <TIM_OC1_SetConfig+0xe0>
 80072ea:	f641 214f 	movw	r1, #6735	@ 0x1a4f
 80072ee:	4815      	ldr	r0, [pc, #84]	@ (8007344 <TIM_OC1_SetConfig+0x130>)
 80072f0:	f7fa fd76 	bl	8001de0 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80072f4:	693b      	ldr	r3, [r7, #16]
 80072f6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80072fa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80072fc:	693b      	ldr	r3, [r7, #16]
 80072fe:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007302:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007304:	683b      	ldr	r3, [r7, #0]
 8007306:	695b      	ldr	r3, [r3, #20]
 8007308:	693a      	ldr	r2, [r7, #16]
 800730a:	4313      	orrs	r3, r2
 800730c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800730e:	683b      	ldr	r3, [r7, #0]
 8007310:	699b      	ldr	r3, [r3, #24]
 8007312:	693a      	ldr	r2, [r7, #16]
 8007314:	4313      	orrs	r3, r2
 8007316:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	693a      	ldr	r2, [r7, #16]
 800731c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	68fa      	ldr	r2, [r7, #12]
 8007322:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007324:	683b      	ldr	r3, [r7, #0]
 8007326:	685a      	ldr	r2, [r3, #4]
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	697a      	ldr	r2, [r7, #20]
 8007330:	621a      	str	r2, [r3, #32]
}
 8007332:	bf00      	nop
 8007334:	3718      	adds	r7, #24
 8007336:	46bd      	mov	sp, r7
 8007338:	bd80      	pop	{r7, pc}
 800733a:	bf00      	nop
 800733c:	40012c00 	.word	0x40012c00
 8007340:	40013400 	.word	0x40013400
 8007344:	080111ac 	.word	0x080111ac

08007348 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007348:	b580      	push	{r7, lr}
 800734a:	b086      	sub	sp, #24
 800734c:	af00      	add	r7, sp, #0
 800734e:	6078      	str	r0, [r7, #4]
 8007350:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	6a1b      	ldr	r3, [r3, #32]
 8007356:	f023 0210 	bic.w	r2, r3, #16
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	6a1b      	ldr	r3, [r3, #32]
 8007362:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	685b      	ldr	r3, [r3, #4]
 8007368:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	699b      	ldr	r3, [r3, #24]
 800736e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007376:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800737e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007380:	683b      	ldr	r3, [r7, #0]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	021b      	lsls	r3, r3, #8
 8007386:	68fa      	ldr	r2, [r7, #12]
 8007388:	4313      	orrs	r3, r2
 800738a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800738c:	697b      	ldr	r3, [r7, #20]
 800738e:	f023 0320 	bic.w	r3, r3, #32
 8007392:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007394:	683b      	ldr	r3, [r7, #0]
 8007396:	689b      	ldr	r3, [r3, #8]
 8007398:	011b      	lsls	r3, r3, #4
 800739a:	697a      	ldr	r2, [r7, #20]
 800739c:	4313      	orrs	r3, r2
 800739e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	4a35      	ldr	r2, [pc, #212]	@ (8007478 <TIM_OC2_SetConfig+0x130>)
 80073a4:	4293      	cmp	r3, r2
 80073a6:	d003      	beq.n	80073b0 <TIM_OC2_SetConfig+0x68>
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	4a34      	ldr	r2, [pc, #208]	@ (800747c <TIM_OC2_SetConfig+0x134>)
 80073ac:	4293      	cmp	r3, r2
 80073ae:	d11a      	bne.n	80073e6 <TIM_OC2_SetConfig+0x9e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 80073b0:	683b      	ldr	r3, [r7, #0]
 80073b2:	68db      	ldr	r3, [r3, #12]
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d008      	beq.n	80073ca <TIM_OC2_SetConfig+0x82>
 80073b8:	683b      	ldr	r3, [r7, #0]
 80073ba:	68db      	ldr	r3, [r3, #12]
 80073bc:	2b08      	cmp	r3, #8
 80073be:	d004      	beq.n	80073ca <TIM_OC2_SetConfig+0x82>
 80073c0:	f641 218c 	movw	r1, #6796	@ 0x1a8c
 80073c4:	482e      	ldr	r0, [pc, #184]	@ (8007480 <TIM_OC2_SetConfig+0x138>)
 80073c6:	f7fa fd0b 	bl	8001de0 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80073ca:	697b      	ldr	r3, [r7, #20]
 80073cc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80073d0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80073d2:	683b      	ldr	r3, [r7, #0]
 80073d4:	68db      	ldr	r3, [r3, #12]
 80073d6:	011b      	lsls	r3, r3, #4
 80073d8:	697a      	ldr	r2, [r7, #20]
 80073da:	4313      	orrs	r3, r2
 80073dc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80073de:	697b      	ldr	r3, [r7, #20]
 80073e0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80073e4:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	4a23      	ldr	r2, [pc, #140]	@ (8007478 <TIM_OC2_SetConfig+0x130>)
 80073ea:	4293      	cmp	r3, r2
 80073ec:	d003      	beq.n	80073f6 <TIM_OC2_SetConfig+0xae>
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	4a22      	ldr	r2, [pc, #136]	@ (800747c <TIM_OC2_SetConfig+0x134>)
 80073f2:	4293      	cmp	r3, r2
 80073f4:	d12f      	bne.n	8007456 <TIM_OC2_SetConfig+0x10e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 80073f6:	683b      	ldr	r3, [r7, #0]
 80073f8:	699b      	ldr	r3, [r3, #24]
 80073fa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80073fe:	d008      	beq.n	8007412 <TIM_OC2_SetConfig+0xca>
 8007400:	683b      	ldr	r3, [r7, #0]
 8007402:	699b      	ldr	r3, [r3, #24]
 8007404:	2b00      	cmp	r3, #0
 8007406:	d004      	beq.n	8007412 <TIM_OC2_SetConfig+0xca>
 8007408:	f641 219a 	movw	r1, #6810	@ 0x1a9a
 800740c:	481c      	ldr	r0, [pc, #112]	@ (8007480 <TIM_OC2_SetConfig+0x138>)
 800740e:	f7fa fce7 	bl	8001de0 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8007412:	683b      	ldr	r3, [r7, #0]
 8007414:	695b      	ldr	r3, [r3, #20]
 8007416:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800741a:	d008      	beq.n	800742e <TIM_OC2_SetConfig+0xe6>
 800741c:	683b      	ldr	r3, [r7, #0]
 800741e:	695b      	ldr	r3, [r3, #20]
 8007420:	2b00      	cmp	r3, #0
 8007422:	d004      	beq.n	800742e <TIM_OC2_SetConfig+0xe6>
 8007424:	f641 219b 	movw	r1, #6811	@ 0x1a9b
 8007428:	4815      	ldr	r0, [pc, #84]	@ (8007480 <TIM_OC2_SetConfig+0x138>)
 800742a:	f7fa fcd9 	bl	8001de0 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800742e:	693b      	ldr	r3, [r7, #16]
 8007430:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007434:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007436:	693b      	ldr	r3, [r7, #16]
 8007438:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800743c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800743e:	683b      	ldr	r3, [r7, #0]
 8007440:	695b      	ldr	r3, [r3, #20]
 8007442:	009b      	lsls	r3, r3, #2
 8007444:	693a      	ldr	r2, [r7, #16]
 8007446:	4313      	orrs	r3, r2
 8007448:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800744a:	683b      	ldr	r3, [r7, #0]
 800744c:	699b      	ldr	r3, [r3, #24]
 800744e:	009b      	lsls	r3, r3, #2
 8007450:	693a      	ldr	r2, [r7, #16]
 8007452:	4313      	orrs	r3, r2
 8007454:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	693a      	ldr	r2, [r7, #16]
 800745a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	68fa      	ldr	r2, [r7, #12]
 8007460:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007462:	683b      	ldr	r3, [r7, #0]
 8007464:	685a      	ldr	r2, [r3, #4]
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	697a      	ldr	r2, [r7, #20]
 800746e:	621a      	str	r2, [r3, #32]
}
 8007470:	bf00      	nop
 8007472:	3718      	adds	r7, #24
 8007474:	46bd      	mov	sp, r7
 8007476:	bd80      	pop	{r7, pc}
 8007478:	40012c00 	.word	0x40012c00
 800747c:	40013400 	.word	0x40013400
 8007480:	080111ac 	.word	0x080111ac

08007484 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007484:	b580      	push	{r7, lr}
 8007486:	b086      	sub	sp, #24
 8007488:	af00      	add	r7, sp, #0
 800748a:	6078      	str	r0, [r7, #4]
 800748c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	6a1b      	ldr	r3, [r3, #32]
 8007492:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	6a1b      	ldr	r3, [r3, #32]
 800749e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	685b      	ldr	r3, [r3, #4]
 80074a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	69db      	ldr	r3, [r3, #28]
 80074aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80074b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	f023 0303 	bic.w	r3, r3, #3
 80074ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80074bc:	683b      	ldr	r3, [r7, #0]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	68fa      	ldr	r2, [r7, #12]
 80074c2:	4313      	orrs	r3, r2
 80074c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80074c6:	697b      	ldr	r3, [r7, #20]
 80074c8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80074cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80074ce:	683b      	ldr	r3, [r7, #0]
 80074d0:	689b      	ldr	r3, [r3, #8]
 80074d2:	021b      	lsls	r3, r3, #8
 80074d4:	697a      	ldr	r2, [r7, #20]
 80074d6:	4313      	orrs	r3, r2
 80074d8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	4a35      	ldr	r2, [pc, #212]	@ (80075b4 <TIM_OC3_SetConfig+0x130>)
 80074de:	4293      	cmp	r3, r2
 80074e0:	d003      	beq.n	80074ea <TIM_OC3_SetConfig+0x66>
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	4a34      	ldr	r2, [pc, #208]	@ (80075b8 <TIM_OC3_SetConfig+0x134>)
 80074e6:	4293      	cmp	r3, r2
 80074e8:	d11a      	bne.n	8007520 <TIM_OC3_SetConfig+0x9c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 80074ea:	683b      	ldr	r3, [r7, #0]
 80074ec:	68db      	ldr	r3, [r3, #12]
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d008      	beq.n	8007504 <TIM_OC3_SetConfig+0x80>
 80074f2:	683b      	ldr	r3, [r7, #0]
 80074f4:	68db      	ldr	r3, [r3, #12]
 80074f6:	2b08      	cmp	r3, #8
 80074f8:	d004      	beq.n	8007504 <TIM_OC3_SetConfig+0x80>
 80074fa:	f641 21d7 	movw	r1, #6871	@ 0x1ad7
 80074fe:	482f      	ldr	r0, [pc, #188]	@ (80075bc <TIM_OC3_SetConfig+0x138>)
 8007500:	f7fa fc6e 	bl	8001de0 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007504:	697b      	ldr	r3, [r7, #20]
 8007506:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800750a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800750c:	683b      	ldr	r3, [r7, #0]
 800750e:	68db      	ldr	r3, [r3, #12]
 8007510:	021b      	lsls	r3, r3, #8
 8007512:	697a      	ldr	r2, [r7, #20]
 8007514:	4313      	orrs	r3, r2
 8007516:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007518:	697b      	ldr	r3, [r7, #20]
 800751a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800751e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	4a24      	ldr	r2, [pc, #144]	@ (80075b4 <TIM_OC3_SetConfig+0x130>)
 8007524:	4293      	cmp	r3, r2
 8007526:	d003      	beq.n	8007530 <TIM_OC3_SetConfig+0xac>
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	4a23      	ldr	r2, [pc, #140]	@ (80075b8 <TIM_OC3_SetConfig+0x134>)
 800752c:	4293      	cmp	r3, r2
 800752e:	d12f      	bne.n	8007590 <TIM_OC3_SetConfig+0x10c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8007530:	683b      	ldr	r3, [r7, #0]
 8007532:	699b      	ldr	r3, [r3, #24]
 8007534:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007538:	d008      	beq.n	800754c <TIM_OC3_SetConfig+0xc8>
 800753a:	683b      	ldr	r3, [r7, #0]
 800753c:	699b      	ldr	r3, [r3, #24]
 800753e:	2b00      	cmp	r3, #0
 8007540:	d004      	beq.n	800754c <TIM_OC3_SetConfig+0xc8>
 8007542:	f641 21e4 	movw	r1, #6884	@ 0x1ae4
 8007546:	481d      	ldr	r0, [pc, #116]	@ (80075bc <TIM_OC3_SetConfig+0x138>)
 8007548:	f7fa fc4a 	bl	8001de0 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800754c:	683b      	ldr	r3, [r7, #0]
 800754e:	695b      	ldr	r3, [r3, #20]
 8007550:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007554:	d008      	beq.n	8007568 <TIM_OC3_SetConfig+0xe4>
 8007556:	683b      	ldr	r3, [r7, #0]
 8007558:	695b      	ldr	r3, [r3, #20]
 800755a:	2b00      	cmp	r3, #0
 800755c:	d004      	beq.n	8007568 <TIM_OC3_SetConfig+0xe4>
 800755e:	f641 21e5 	movw	r1, #6885	@ 0x1ae5
 8007562:	4816      	ldr	r0, [pc, #88]	@ (80075bc <TIM_OC3_SetConfig+0x138>)
 8007564:	f7fa fc3c 	bl	8001de0 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007568:	693b      	ldr	r3, [r7, #16]
 800756a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800756e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007570:	693b      	ldr	r3, [r7, #16]
 8007572:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007576:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007578:	683b      	ldr	r3, [r7, #0]
 800757a:	695b      	ldr	r3, [r3, #20]
 800757c:	011b      	lsls	r3, r3, #4
 800757e:	693a      	ldr	r2, [r7, #16]
 8007580:	4313      	orrs	r3, r2
 8007582:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007584:	683b      	ldr	r3, [r7, #0]
 8007586:	699b      	ldr	r3, [r3, #24]
 8007588:	011b      	lsls	r3, r3, #4
 800758a:	693a      	ldr	r2, [r7, #16]
 800758c:	4313      	orrs	r3, r2
 800758e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	693a      	ldr	r2, [r7, #16]
 8007594:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	68fa      	ldr	r2, [r7, #12]
 800759a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800759c:	683b      	ldr	r3, [r7, #0]
 800759e:	685a      	ldr	r2, [r3, #4]
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	697a      	ldr	r2, [r7, #20]
 80075a8:	621a      	str	r2, [r3, #32]
}
 80075aa:	bf00      	nop
 80075ac:	3718      	adds	r7, #24
 80075ae:	46bd      	mov	sp, r7
 80075b0:	bd80      	pop	{r7, pc}
 80075b2:	bf00      	nop
 80075b4:	40012c00 	.word	0x40012c00
 80075b8:	40013400 	.word	0x40013400
 80075bc:	080111ac 	.word	0x080111ac

080075c0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80075c0:	b580      	push	{r7, lr}
 80075c2:	b086      	sub	sp, #24
 80075c4:	af00      	add	r7, sp, #0
 80075c6:	6078      	str	r0, [r7, #4]
 80075c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	6a1b      	ldr	r3, [r3, #32]
 80075ce:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	6a1b      	ldr	r3, [r3, #32]
 80075da:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	685b      	ldr	r3, [r3, #4]
 80075e0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	69db      	ldr	r3, [r3, #28]
 80075e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80075ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80075f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80075f8:	683b      	ldr	r3, [r7, #0]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	021b      	lsls	r3, r3, #8
 80075fe:	68fa      	ldr	r2, [r7, #12]
 8007600:	4313      	orrs	r3, r2
 8007602:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007604:	693b      	ldr	r3, [r7, #16]
 8007606:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800760a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800760c:	683b      	ldr	r3, [r7, #0]
 800760e:	689b      	ldr	r3, [r3, #8]
 8007610:	031b      	lsls	r3, r3, #12
 8007612:	693a      	ldr	r2, [r7, #16]
 8007614:	4313      	orrs	r3, r2
 8007616:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	4a18      	ldr	r2, [pc, #96]	@ (800767c <TIM_OC4_SetConfig+0xbc>)
 800761c:	4293      	cmp	r3, r2
 800761e:	d003      	beq.n	8007628 <TIM_OC4_SetConfig+0x68>
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	4a17      	ldr	r2, [pc, #92]	@ (8007680 <TIM_OC4_SetConfig+0xc0>)
 8007624:	4293      	cmp	r3, r2
 8007626:	d117      	bne.n	8007658 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8007628:	683b      	ldr	r3, [r7, #0]
 800762a:	695b      	ldr	r3, [r3, #20]
 800762c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007630:	d008      	beq.n	8007644 <TIM_OC4_SetConfig+0x84>
 8007632:	683b      	ldr	r3, [r7, #0]
 8007634:	695b      	ldr	r3, [r3, #20]
 8007636:	2b00      	cmp	r3, #0
 8007638:	d004      	beq.n	8007644 <TIM_OC4_SetConfig+0x84>
 800763a:	f641 3123 	movw	r1, #6947	@ 0x1b23
 800763e:	4811      	ldr	r0, [pc, #68]	@ (8007684 <TIM_OC4_SetConfig+0xc4>)
 8007640:	f7fa fbce 	bl	8001de0 <assert_failed>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007644:	697b      	ldr	r3, [r7, #20]
 8007646:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800764a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800764c:	683b      	ldr	r3, [r7, #0]
 800764e:	695b      	ldr	r3, [r3, #20]
 8007650:	019b      	lsls	r3, r3, #6
 8007652:	697a      	ldr	r2, [r7, #20]
 8007654:	4313      	orrs	r3, r2
 8007656:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	697a      	ldr	r2, [r7, #20]
 800765c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	68fa      	ldr	r2, [r7, #12]
 8007662:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007664:	683b      	ldr	r3, [r7, #0]
 8007666:	685a      	ldr	r2, [r3, #4]
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	693a      	ldr	r2, [r7, #16]
 8007670:	621a      	str	r2, [r3, #32]
}
 8007672:	bf00      	nop
 8007674:	3718      	adds	r7, #24
 8007676:	46bd      	mov	sp, r7
 8007678:	bd80      	pop	{r7, pc}
 800767a:	bf00      	nop
 800767c:	40012c00 	.word	0x40012c00
 8007680:	40013400 	.word	0x40013400
 8007684:	080111ac 	.word	0x080111ac

08007688 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007688:	b480      	push	{r7}
 800768a:	b087      	sub	sp, #28
 800768c:	af00      	add	r7, sp, #0
 800768e:	60f8      	str	r0, [r7, #12]
 8007690:	60b9      	str	r1, [r7, #8]
 8007692:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	6a1b      	ldr	r3, [r3, #32]
 8007698:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	6a1b      	ldr	r3, [r3, #32]
 800769e:	f023 0201 	bic.w	r2, r3, #1
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	699b      	ldr	r3, [r3, #24]
 80076aa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80076ac:	693b      	ldr	r3, [r7, #16]
 80076ae:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80076b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	011b      	lsls	r3, r3, #4
 80076b8:	693a      	ldr	r2, [r7, #16]
 80076ba:	4313      	orrs	r3, r2
 80076bc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80076be:	697b      	ldr	r3, [r7, #20]
 80076c0:	f023 030a 	bic.w	r3, r3, #10
 80076c4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80076c6:	697a      	ldr	r2, [r7, #20]
 80076c8:	68bb      	ldr	r3, [r7, #8]
 80076ca:	4313      	orrs	r3, r2
 80076cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	693a      	ldr	r2, [r7, #16]
 80076d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	697a      	ldr	r2, [r7, #20]
 80076d8:	621a      	str	r2, [r3, #32]
}
 80076da:	bf00      	nop
 80076dc:	371c      	adds	r7, #28
 80076de:	46bd      	mov	sp, r7
 80076e0:	bc80      	pop	{r7}
 80076e2:	4770      	bx	lr

080076e4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80076e4:	b480      	push	{r7}
 80076e6:	b087      	sub	sp, #28
 80076e8:	af00      	add	r7, sp, #0
 80076ea:	60f8      	str	r0, [r7, #12]
 80076ec:	60b9      	str	r1, [r7, #8]
 80076ee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	6a1b      	ldr	r3, [r3, #32]
 80076f4:	f023 0210 	bic.w	r2, r3, #16
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	699b      	ldr	r3, [r3, #24]
 8007700:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	6a1b      	ldr	r3, [r3, #32]
 8007706:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007708:	697b      	ldr	r3, [r7, #20]
 800770a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800770e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	031b      	lsls	r3, r3, #12
 8007714:	697a      	ldr	r2, [r7, #20]
 8007716:	4313      	orrs	r3, r2
 8007718:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800771a:	693b      	ldr	r3, [r7, #16]
 800771c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007720:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007722:	68bb      	ldr	r3, [r7, #8]
 8007724:	011b      	lsls	r3, r3, #4
 8007726:	693a      	ldr	r2, [r7, #16]
 8007728:	4313      	orrs	r3, r2
 800772a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	697a      	ldr	r2, [r7, #20]
 8007730:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	693a      	ldr	r2, [r7, #16]
 8007736:	621a      	str	r2, [r3, #32]
}
 8007738:	bf00      	nop
 800773a:	371c      	adds	r7, #28
 800773c:	46bd      	mov	sp, r7
 800773e:	bc80      	pop	{r7}
 8007740:	4770      	bx	lr

08007742 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007742:	b480      	push	{r7}
 8007744:	b085      	sub	sp, #20
 8007746:	af00      	add	r7, sp, #0
 8007748:	6078      	str	r0, [r7, #4]
 800774a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	689b      	ldr	r3, [r3, #8]
 8007750:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007758:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800775a:	683a      	ldr	r2, [r7, #0]
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	4313      	orrs	r3, r2
 8007760:	f043 0307 	orr.w	r3, r3, #7
 8007764:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	68fa      	ldr	r2, [r7, #12]
 800776a:	609a      	str	r2, [r3, #8]
}
 800776c:	bf00      	nop
 800776e:	3714      	adds	r7, #20
 8007770:	46bd      	mov	sp, r7
 8007772:	bc80      	pop	{r7}
 8007774:	4770      	bx	lr

08007776 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007776:	b480      	push	{r7}
 8007778:	b087      	sub	sp, #28
 800777a:	af00      	add	r7, sp, #0
 800777c:	60f8      	str	r0, [r7, #12]
 800777e:	60b9      	str	r1, [r7, #8]
 8007780:	607a      	str	r2, [r7, #4]
 8007782:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	689b      	ldr	r3, [r3, #8]
 8007788:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800778a:	697b      	ldr	r3, [r7, #20]
 800778c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007790:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007792:	683b      	ldr	r3, [r7, #0]
 8007794:	021a      	lsls	r2, r3, #8
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	431a      	orrs	r2, r3
 800779a:	68bb      	ldr	r3, [r7, #8]
 800779c:	4313      	orrs	r3, r2
 800779e:	697a      	ldr	r2, [r7, #20]
 80077a0:	4313      	orrs	r3, r2
 80077a2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	697a      	ldr	r2, [r7, #20]
 80077a8:	609a      	str	r2, [r3, #8]
}
 80077aa:	bf00      	nop
 80077ac:	371c      	adds	r7, #28
 80077ae:	46bd      	mov	sp, r7
 80077b0:	bc80      	pop	{r7}
 80077b2:	4770      	bx	lr

080077b4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80077b4:	b580      	push	{r7, lr}
 80077b6:	b086      	sub	sp, #24
 80077b8:	af00      	add	r7, sp, #0
 80077ba:	60f8      	str	r0, [r7, #12]
 80077bc:	60b9      	str	r1, [r7, #8]
 80077be:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	4a26      	ldr	r2, [pc, #152]	@ (800785c <TIM_CCxChannelCmd+0xa8>)
 80077c4:	4293      	cmp	r3, r2
 80077c6:	d018      	beq.n	80077fa <TIM_CCxChannelCmd+0x46>
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	4a25      	ldr	r2, [pc, #148]	@ (8007860 <TIM_CCxChannelCmd+0xac>)
 80077cc:	4293      	cmp	r3, r2
 80077ce:	d014      	beq.n	80077fa <TIM_CCxChannelCmd+0x46>
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80077d6:	d010      	beq.n	80077fa <TIM_CCxChannelCmd+0x46>
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	4a22      	ldr	r2, [pc, #136]	@ (8007864 <TIM_CCxChannelCmd+0xb0>)
 80077dc:	4293      	cmp	r3, r2
 80077de:	d00c      	beq.n	80077fa <TIM_CCxChannelCmd+0x46>
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	4a21      	ldr	r2, [pc, #132]	@ (8007868 <TIM_CCxChannelCmd+0xb4>)
 80077e4:	4293      	cmp	r3, r2
 80077e6:	d008      	beq.n	80077fa <TIM_CCxChannelCmd+0x46>
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	4a20      	ldr	r2, [pc, #128]	@ (800786c <TIM_CCxChannelCmd+0xb8>)
 80077ec:	4293      	cmp	r3, r2
 80077ee:	d004      	beq.n	80077fa <TIM_CCxChannelCmd+0x46>
 80077f0:	f641 5109 	movw	r1, #7433	@ 0x1d09
 80077f4:	481e      	ldr	r0, [pc, #120]	@ (8007870 <TIM_CCxChannelCmd+0xbc>)
 80077f6:	f7fa faf3 	bl	8001de0 <assert_failed>
  assert_param(IS_TIM_CHANNELS(Channel));
 80077fa:	68bb      	ldr	r3, [r7, #8]
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d010      	beq.n	8007822 <TIM_CCxChannelCmd+0x6e>
 8007800:	68bb      	ldr	r3, [r7, #8]
 8007802:	2b04      	cmp	r3, #4
 8007804:	d00d      	beq.n	8007822 <TIM_CCxChannelCmd+0x6e>
 8007806:	68bb      	ldr	r3, [r7, #8]
 8007808:	2b08      	cmp	r3, #8
 800780a:	d00a      	beq.n	8007822 <TIM_CCxChannelCmd+0x6e>
 800780c:	68bb      	ldr	r3, [r7, #8]
 800780e:	2b0c      	cmp	r3, #12
 8007810:	d007      	beq.n	8007822 <TIM_CCxChannelCmd+0x6e>
 8007812:	68bb      	ldr	r3, [r7, #8]
 8007814:	2b3c      	cmp	r3, #60	@ 0x3c
 8007816:	d004      	beq.n	8007822 <TIM_CCxChannelCmd+0x6e>
 8007818:	f641 510a 	movw	r1, #7434	@ 0x1d0a
 800781c:	4814      	ldr	r0, [pc, #80]	@ (8007870 <TIM_CCxChannelCmd+0xbc>)
 800781e:	f7fa fadf 	bl	8001de0 <assert_failed>

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007822:	68bb      	ldr	r3, [r7, #8]
 8007824:	f003 031f 	and.w	r3, r3, #31
 8007828:	2201      	movs	r2, #1
 800782a:	fa02 f303 	lsl.w	r3, r2, r3
 800782e:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	6a1a      	ldr	r2, [r3, #32]
 8007834:	697b      	ldr	r3, [r7, #20]
 8007836:	43db      	mvns	r3, r3
 8007838:	401a      	ands	r2, r3
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	6a1a      	ldr	r2, [r3, #32]
 8007842:	68bb      	ldr	r3, [r7, #8]
 8007844:	f003 031f 	and.w	r3, r3, #31
 8007848:	6879      	ldr	r1, [r7, #4]
 800784a:	fa01 f303 	lsl.w	r3, r1, r3
 800784e:	431a      	orrs	r2, r3
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	621a      	str	r2, [r3, #32]
}
 8007854:	bf00      	nop
 8007856:	3718      	adds	r7, #24
 8007858:	46bd      	mov	sp, r7
 800785a:	bd80      	pop	{r7, pc}
 800785c:	40012c00 	.word	0x40012c00
 8007860:	40013400 	.word	0x40013400
 8007864:	40000400 	.word	0x40000400
 8007868:	40000800 	.word	0x40000800
 800786c:	40000c00 	.word	0x40000c00
 8007870:	080111ac 	.word	0x080111ac

08007874 <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 8007874:	b480      	push	{r7}
 8007876:	b083      	sub	sp, #12
 8007878:	af00      	add	r7, sp, #0
 800787a:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	4a1c      	ldr	r2, [pc, #112]	@ (80078f0 <TIM_ResetCallback+0x7c>)
 8007880:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	4a1b      	ldr	r2, [pc, #108]	@ (80078f4 <TIM_ResetCallback+0x80>)
 8007888:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	4a1a      	ldr	r2, [pc, #104]	@ (80078f8 <TIM_ResetCallback+0x84>)
 8007890:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	4a19      	ldr	r2, [pc, #100]	@ (80078fc <TIM_ResetCallback+0x88>)
 8007898:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	4a18      	ldr	r2, [pc, #96]	@ (8007900 <TIM_ResetCallback+0x8c>)
 80078a0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	4a17      	ldr	r2, [pc, #92]	@ (8007904 <TIM_ResetCallback+0x90>)
 80078a8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	4a16      	ldr	r2, [pc, #88]	@ (8007908 <TIM_ResetCallback+0x94>)
 80078b0:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	4a15      	ldr	r2, [pc, #84]	@ (800790c <TIM_ResetCallback+0x98>)
 80078b8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	4a14      	ldr	r2, [pc, #80]	@ (8007910 <TIM_ResetCallback+0x9c>)
 80078c0:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	4a13      	ldr	r2, [pc, #76]	@ (8007914 <TIM_ResetCallback+0xa0>)
 80078c8:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	4a12      	ldr	r2, [pc, #72]	@ (8007918 <TIM_ResetCallback+0xa4>)
 80078d0:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	4a11      	ldr	r2, [pc, #68]	@ (800791c <TIM_ResetCallback+0xa8>)
 80078d8:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	4a10      	ldr	r2, [pc, #64]	@ (8007920 <TIM_ResetCallback+0xac>)
 80078e0:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
}
 80078e4:	bf00      	nop
 80078e6:	370c      	adds	r7, #12
 80078e8:	46bd      	mov	sp, r7
 80078ea:	bc80      	pop	{r7}
 80078ec:	4770      	bx	lr
 80078ee:	bf00      	nop
 80078f0:	08001d4d 	.word	0x08001d4d
 80078f4:	08007091 	.word	0x08007091
 80078f8:	080070eb 	.word	0x080070eb
 80078fc:	080070fd 	.word	0x080070fd
 8007900:	08001d05 	.word	0x08001d05
 8007904:	080070b5 	.word	0x080070b5
 8007908:	080070a3 	.word	0x080070a3
 800790c:	080070c7 	.word	0x080070c7
 8007910:	080070d9 	.word	0x080070d9
 8007914:	0800710f 	.word	0x0800710f
 8007918:	08007c5d 	.word	0x08007c5d
 800791c:	08007c6f 	.word	0x08007c6f
 8007920:	08007c81 	.word	0x08007c81

08007924 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007924:	b580      	push	{r7, lr}
 8007926:	b084      	sub	sp, #16
 8007928:	af00      	add	r7, sp, #0
 800792a:	6078      	str	r0, [r7, #4]
 800792c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	4a5c      	ldr	r2, [pc, #368]	@ (8007aa4 <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 8007934:	4293      	cmp	r3, r2
 8007936:	d027      	beq.n	8007988 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	4a5a      	ldr	r2, [pc, #360]	@ (8007aa8 <HAL_TIMEx_MasterConfigSynchronization+0x184>)
 800793e:	4293      	cmp	r3, r2
 8007940:	d022      	beq.n	8007988 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800794a:	d01d      	beq.n	8007988 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	4a56      	ldr	r2, [pc, #344]	@ (8007aac <HAL_TIMEx_MasterConfigSynchronization+0x188>)
 8007952:	4293      	cmp	r3, r2
 8007954:	d018      	beq.n	8007988 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	4a55      	ldr	r2, [pc, #340]	@ (8007ab0 <HAL_TIMEx_MasterConfigSynchronization+0x18c>)
 800795c:	4293      	cmp	r3, r2
 800795e:	d013      	beq.n	8007988 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	4a53      	ldr	r2, [pc, #332]	@ (8007ab4 <HAL_TIMEx_MasterConfigSynchronization+0x190>)
 8007966:	4293      	cmp	r3, r2
 8007968:	d00e      	beq.n	8007988 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	4a52      	ldr	r2, [pc, #328]	@ (8007ab8 <HAL_TIMEx_MasterConfigSynchronization+0x194>)
 8007970:	4293      	cmp	r3, r2
 8007972:	d009      	beq.n	8007988 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	4a50      	ldr	r2, [pc, #320]	@ (8007abc <HAL_TIMEx_MasterConfigSynchronization+0x198>)
 800797a:	4293      	cmp	r3, r2
 800797c:	d004      	beq.n	8007988 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 800797e:	f240 7186 	movw	r1, #1926	@ 0x786
 8007982:	484f      	ldr	r0, [pc, #316]	@ (8007ac0 <HAL_TIMEx_MasterConfigSynchronization+0x19c>)
 8007984:	f7fa fa2c 	bl	8001de0 <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 8007988:	683b      	ldr	r3, [r7, #0]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	2b00      	cmp	r3, #0
 800798e:	d020      	beq.n	80079d2 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8007990:	683b      	ldr	r3, [r7, #0]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	2b10      	cmp	r3, #16
 8007996:	d01c      	beq.n	80079d2 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8007998:	683b      	ldr	r3, [r7, #0]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	2b20      	cmp	r3, #32
 800799e:	d018      	beq.n	80079d2 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 80079a0:	683b      	ldr	r3, [r7, #0]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	2b30      	cmp	r3, #48	@ 0x30
 80079a6:	d014      	beq.n	80079d2 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 80079a8:	683b      	ldr	r3, [r7, #0]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	2b40      	cmp	r3, #64	@ 0x40
 80079ae:	d010      	beq.n	80079d2 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 80079b0:	683b      	ldr	r3, [r7, #0]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	2b50      	cmp	r3, #80	@ 0x50
 80079b6:	d00c      	beq.n	80079d2 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 80079b8:	683b      	ldr	r3, [r7, #0]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	2b60      	cmp	r3, #96	@ 0x60
 80079be:	d008      	beq.n	80079d2 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 80079c0:	683b      	ldr	r3, [r7, #0]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	2b70      	cmp	r3, #112	@ 0x70
 80079c6:	d004      	beq.n	80079d2 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 80079c8:	f240 7187 	movw	r1, #1927	@ 0x787
 80079cc:	483c      	ldr	r0, [pc, #240]	@ (8007ac0 <HAL_TIMEx_MasterConfigSynchronization+0x19c>)
 80079ce:	f7fa fa07 	bl	8001de0 <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 80079d2:	683b      	ldr	r3, [r7, #0]
 80079d4:	685b      	ldr	r3, [r3, #4]
 80079d6:	2b80      	cmp	r3, #128	@ 0x80
 80079d8:	d008      	beq.n	80079ec <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80079da:	683b      	ldr	r3, [r7, #0]
 80079dc:	685b      	ldr	r3, [r3, #4]
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d004      	beq.n	80079ec <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80079e2:	f44f 61f1 	mov.w	r1, #1928	@ 0x788
 80079e6:	4836      	ldr	r0, [pc, #216]	@ (8007ac0 <HAL_TIMEx_MasterConfigSynchronization+0x19c>)
 80079e8:	f7fa f9fa 	bl	8001de0 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80079f2:	2b01      	cmp	r3, #1
 80079f4:	d101      	bne.n	80079fa <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80079f6:	2302      	movs	r3, #2
 80079f8:	e050      	b.n	8007a9c <HAL_TIMEx_MasterConfigSynchronization+0x178>
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	2201      	movs	r2, #1
 80079fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	2202      	movs	r2, #2
 8007a06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	685b      	ldr	r3, [r3, #4]
 8007a10:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	689b      	ldr	r3, [r3, #8]
 8007a18:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007a20:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007a22:	683b      	ldr	r3, [r7, #0]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	68fa      	ldr	r2, [r7, #12]
 8007a28:	4313      	orrs	r3, r2
 8007a2a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	68fa      	ldr	r2, [r7, #12]
 8007a32:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	4a1a      	ldr	r2, [pc, #104]	@ (8007aa4 <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 8007a3a:	4293      	cmp	r3, r2
 8007a3c:	d018      	beq.n	8007a70 <HAL_TIMEx_MasterConfigSynchronization+0x14c>
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	4a19      	ldr	r2, [pc, #100]	@ (8007aa8 <HAL_TIMEx_MasterConfigSynchronization+0x184>)
 8007a44:	4293      	cmp	r3, r2
 8007a46:	d013      	beq.n	8007a70 <HAL_TIMEx_MasterConfigSynchronization+0x14c>
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007a50:	d00e      	beq.n	8007a70 <HAL_TIMEx_MasterConfigSynchronization+0x14c>
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	4a15      	ldr	r2, [pc, #84]	@ (8007aac <HAL_TIMEx_MasterConfigSynchronization+0x188>)
 8007a58:	4293      	cmp	r3, r2
 8007a5a:	d009      	beq.n	8007a70 <HAL_TIMEx_MasterConfigSynchronization+0x14c>
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	4a13      	ldr	r2, [pc, #76]	@ (8007ab0 <HAL_TIMEx_MasterConfigSynchronization+0x18c>)
 8007a62:	4293      	cmp	r3, r2
 8007a64:	d004      	beq.n	8007a70 <HAL_TIMEx_MasterConfigSynchronization+0x14c>
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	4a12      	ldr	r2, [pc, #72]	@ (8007ab4 <HAL_TIMEx_MasterConfigSynchronization+0x190>)
 8007a6c:	4293      	cmp	r3, r2
 8007a6e:	d10c      	bne.n	8007a8a <HAL_TIMEx_MasterConfigSynchronization+0x166>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007a70:	68bb      	ldr	r3, [r7, #8]
 8007a72:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007a76:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007a78:	683b      	ldr	r3, [r7, #0]
 8007a7a:	685b      	ldr	r3, [r3, #4]
 8007a7c:	68ba      	ldr	r2, [r7, #8]
 8007a7e:	4313      	orrs	r3, r2
 8007a80:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	68ba      	ldr	r2, [r7, #8]
 8007a88:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	2201      	movs	r2, #1
 8007a8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	2200      	movs	r2, #0
 8007a96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007a9a:	2300      	movs	r3, #0
}
 8007a9c:	4618      	mov	r0, r3
 8007a9e:	3710      	adds	r7, #16
 8007aa0:	46bd      	mov	sp, r7
 8007aa2:	bd80      	pop	{r7, pc}
 8007aa4:	40012c00 	.word	0x40012c00
 8007aa8:	40013400 	.word	0x40013400
 8007aac:	40000400 	.word	0x40000400
 8007ab0:	40000800 	.word	0x40000800
 8007ab4:	40000c00 	.word	0x40000c00
 8007ab8:	40001000 	.word	0x40001000
 8007abc:	40001400 	.word	0x40001400
 8007ac0:	080111e4 	.word	0x080111e4

08007ac4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007ac4:	b580      	push	{r7, lr}
 8007ac6:	b084      	sub	sp, #16
 8007ac8:	af00      	add	r7, sp, #0
 8007aca:	6078      	str	r0, [r7, #4]
 8007acc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007ace:	2300      	movs	r3, #0
 8007ad0:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	4a5e      	ldr	r2, [pc, #376]	@ (8007c50 <HAL_TIMEx_ConfigBreakDeadTime+0x18c>)
 8007ad8:	4293      	cmp	r3, r2
 8007ada:	d009      	beq.n	8007af0 <HAL_TIMEx_ConfigBreakDeadTime+0x2c>
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	4a5c      	ldr	r2, [pc, #368]	@ (8007c54 <HAL_TIMEx_ConfigBreakDeadTime+0x190>)
 8007ae2:	4293      	cmp	r3, r2
 8007ae4:	d004      	beq.n	8007af0 <HAL_TIMEx_ConfigBreakDeadTime+0x2c>
 8007ae6:	f240 71c3 	movw	r1, #1987	@ 0x7c3
 8007aea:	485b      	ldr	r0, [pc, #364]	@ (8007c58 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 8007aec:	f7fa f978 	bl	8001de0 <assert_failed>
  assert_param(IS_TIM_OSSR_STATE(sBreakDeadTimeConfig->OffStateRunMode));
 8007af0:	683b      	ldr	r3, [r7, #0]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007af8:	d008      	beq.n	8007b0c <HAL_TIMEx_ConfigBreakDeadTime+0x48>
 8007afa:	683b      	ldr	r3, [r7, #0]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d004      	beq.n	8007b0c <HAL_TIMEx_ConfigBreakDeadTime+0x48>
 8007b02:	f240 71c4 	movw	r1, #1988	@ 0x7c4
 8007b06:	4854      	ldr	r0, [pc, #336]	@ (8007c58 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 8007b08:	f7fa f96a 	bl	8001de0 <assert_failed>
  assert_param(IS_TIM_OSSI_STATE(sBreakDeadTimeConfig->OffStateIDLEMode));
 8007b0c:	683b      	ldr	r3, [r7, #0]
 8007b0e:	685b      	ldr	r3, [r3, #4]
 8007b10:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007b14:	d008      	beq.n	8007b28 <HAL_TIMEx_ConfigBreakDeadTime+0x64>
 8007b16:	683b      	ldr	r3, [r7, #0]
 8007b18:	685b      	ldr	r3, [r3, #4]
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d004      	beq.n	8007b28 <HAL_TIMEx_ConfigBreakDeadTime+0x64>
 8007b1e:	f240 71c5 	movw	r1, #1989	@ 0x7c5
 8007b22:	484d      	ldr	r0, [pc, #308]	@ (8007c58 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 8007b24:	f7fa f95c 	bl	8001de0 <assert_failed>
  assert_param(IS_TIM_LOCK_LEVEL(sBreakDeadTimeConfig->LockLevel));
 8007b28:	683b      	ldr	r3, [r7, #0]
 8007b2a:	689b      	ldr	r3, [r3, #8]
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d013      	beq.n	8007b58 <HAL_TIMEx_ConfigBreakDeadTime+0x94>
 8007b30:	683b      	ldr	r3, [r7, #0]
 8007b32:	689b      	ldr	r3, [r3, #8]
 8007b34:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007b38:	d00e      	beq.n	8007b58 <HAL_TIMEx_ConfigBreakDeadTime+0x94>
 8007b3a:	683b      	ldr	r3, [r7, #0]
 8007b3c:	689b      	ldr	r3, [r3, #8]
 8007b3e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007b42:	d009      	beq.n	8007b58 <HAL_TIMEx_ConfigBreakDeadTime+0x94>
 8007b44:	683b      	ldr	r3, [r7, #0]
 8007b46:	689b      	ldr	r3, [r3, #8]
 8007b48:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007b4c:	d004      	beq.n	8007b58 <HAL_TIMEx_ConfigBreakDeadTime+0x94>
 8007b4e:	f240 71c6 	movw	r1, #1990	@ 0x7c6
 8007b52:	4841      	ldr	r0, [pc, #260]	@ (8007c58 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 8007b54:	f7fa f944 	bl	8001de0 <assert_failed>
  assert_param(IS_TIM_DEADTIME(sBreakDeadTimeConfig->DeadTime));
 8007b58:	683b      	ldr	r3, [r7, #0]
 8007b5a:	68db      	ldr	r3, [r3, #12]
 8007b5c:	2bff      	cmp	r3, #255	@ 0xff
 8007b5e:	d904      	bls.n	8007b6a <HAL_TIMEx_ConfigBreakDeadTime+0xa6>
 8007b60:	f240 71c7 	movw	r1, #1991	@ 0x7c7
 8007b64:	483c      	ldr	r0, [pc, #240]	@ (8007c58 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 8007b66:	f7fa f93b 	bl	8001de0 <assert_failed>
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
 8007b6a:	683b      	ldr	r3, [r7, #0]
 8007b6c:	691b      	ldr	r3, [r3, #16]
 8007b6e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007b72:	d008      	beq.n	8007b86 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8007b74:	683b      	ldr	r3, [r7, #0]
 8007b76:	691b      	ldr	r3, [r3, #16]
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d004      	beq.n	8007b86 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8007b7c:	f44f 61f9 	mov.w	r1, #1992	@ 0x7c8
 8007b80:	4835      	ldr	r0, [pc, #212]	@ (8007c58 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 8007b82:	f7fa f92d 	bl	8001de0 <assert_failed>
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
 8007b86:	683b      	ldr	r3, [r7, #0]
 8007b88:	695b      	ldr	r3, [r3, #20]
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d009      	beq.n	8007ba2 <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8007b8e:	683b      	ldr	r3, [r7, #0]
 8007b90:	695b      	ldr	r3, [r3, #20]
 8007b92:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007b96:	d004      	beq.n	8007ba2 <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8007b98:	f240 71c9 	movw	r1, #1993	@ 0x7c9
 8007b9c:	482e      	ldr	r0, [pc, #184]	@ (8007c58 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 8007b9e:	f7fa f91f 	bl	8001de0 <assert_failed>
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
 8007ba2:	683b      	ldr	r3, [r7, #0]
 8007ba4:	69db      	ldr	r3, [r3, #28]
 8007ba6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007baa:	d008      	beq.n	8007bbe <HAL_TIMEx_ConfigBreakDeadTime+0xfa>
 8007bac:	683b      	ldr	r3, [r7, #0]
 8007bae:	69db      	ldr	r3, [r3, #28]
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d004      	beq.n	8007bbe <HAL_TIMEx_ConfigBreakDeadTime+0xfa>
 8007bb4:	f240 71ca 	movw	r1, #1994	@ 0x7ca
 8007bb8:	4827      	ldr	r0, [pc, #156]	@ (8007c58 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 8007bba:	f7fa f911 	bl	8001de0 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007bc4:	2b01      	cmp	r3, #1
 8007bc6:	d101      	bne.n	8007bcc <HAL_TIMEx_ConfigBreakDeadTime+0x108>
 8007bc8:	2302      	movs	r3, #2
 8007bca:	e03d      	b.n	8007c48 <HAL_TIMEx_ConfigBreakDeadTime+0x184>
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	2201      	movs	r2, #1
 8007bd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8007bda:	683b      	ldr	r3, [r7, #0]
 8007bdc:	68db      	ldr	r3, [r3, #12]
 8007bde:	4313      	orrs	r3, r2
 8007be0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007be8:	683b      	ldr	r3, [r7, #0]
 8007bea:	689b      	ldr	r3, [r3, #8]
 8007bec:	4313      	orrs	r3, r2
 8007bee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8007bf6:	683b      	ldr	r3, [r7, #0]
 8007bf8:	685b      	ldr	r3, [r3, #4]
 8007bfa:	4313      	orrs	r3, r2
 8007bfc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8007c04:	683b      	ldr	r3, [r7, #0]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	4313      	orrs	r3, r2
 8007c0a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007c12:	683b      	ldr	r3, [r7, #0]
 8007c14:	691b      	ldr	r3, [r3, #16]
 8007c16:	4313      	orrs	r3, r2
 8007c18:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8007c20:	683b      	ldr	r3, [r7, #0]
 8007c22:	695b      	ldr	r3, [r3, #20]
 8007c24:	4313      	orrs	r3, r2
 8007c26:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8007c2e:	683b      	ldr	r3, [r7, #0]
 8007c30:	69db      	ldr	r3, [r3, #28]
 8007c32:	4313      	orrs	r3, r2
 8007c34:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	68fa      	ldr	r2, [r7, #12]
 8007c3c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	2200      	movs	r2, #0
 8007c42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007c46:	2300      	movs	r3, #0
}
 8007c48:	4618      	mov	r0, r3
 8007c4a:	3710      	adds	r7, #16
 8007c4c:	46bd      	mov	sp, r7
 8007c4e:	bd80      	pop	{r7, pc}
 8007c50:	40012c00 	.word	0x40012c00
 8007c54:	40013400 	.word	0x40013400
 8007c58:	080111e4 	.word	0x080111e4

08007c5c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007c5c:	b480      	push	{r7}
 8007c5e:	b083      	sub	sp, #12
 8007c60:	af00      	add	r7, sp, #0
 8007c62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007c64:	bf00      	nop
 8007c66:	370c      	adds	r7, #12
 8007c68:	46bd      	mov	sp, r7
 8007c6a:	bc80      	pop	{r7}
 8007c6c:	4770      	bx	lr

08007c6e <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Hall commutation changed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8007c6e:	b480      	push	{r7}
 8007c70:	b083      	sub	sp, #12
 8007c72:	af00      	add	r7, sp, #0
 8007c74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 8007c76:	bf00      	nop
 8007c78:	370c      	adds	r7, #12
 8007c7a:	46bd      	mov	sp, r7
 8007c7c:	bc80      	pop	{r7}
 8007c7e:	4770      	bx	lr

08007c80 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007c80:	b480      	push	{r7}
 8007c82:	b083      	sub	sp, #12
 8007c84:	af00      	add	r7, sp, #0
 8007c86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007c88:	bf00      	nop
 8007c8a:	370c      	adds	r7, #12
 8007c8c:	46bd      	mov	sp, r7
 8007c8e:	bc80      	pop	{r7}
 8007c90:	4770      	bx	lr
	...

08007c94 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007c94:	b580      	push	{r7, lr}
 8007c96:	b082      	sub	sp, #8
 8007c98:	af00      	add	r7, sp, #0
 8007c9a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d101      	bne.n	8007ca6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007ca2:	2301      	movs	r3, #1
 8007ca4:	e0a7      	b.n	8007df6 <HAL_UART_Init+0x162>
  }

  /* Check the parameters */
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	699b      	ldr	r3, [r3, #24]
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d02c      	beq.n	8007d08 <HAL_UART_Init+0x74>
  {
    /* The hardware flow control is available only for USART1, USART2 and USART3 */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	4a53      	ldr	r2, [pc, #332]	@ (8007e00 <HAL_UART_Init+0x16c>)
 8007cb4:	4293      	cmp	r3, r2
 8007cb6:	d00e      	beq.n	8007cd6 <HAL_UART_Init+0x42>
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	4a51      	ldr	r2, [pc, #324]	@ (8007e04 <HAL_UART_Init+0x170>)
 8007cbe:	4293      	cmp	r3, r2
 8007cc0:	d009      	beq.n	8007cd6 <HAL_UART_Init+0x42>
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	4a50      	ldr	r2, [pc, #320]	@ (8007e08 <HAL_UART_Init+0x174>)
 8007cc8:	4293      	cmp	r3, r2
 8007cca:	d004      	beq.n	8007cd6 <HAL_UART_Init+0x42>
 8007ccc:	f44f 71b6 	mov.w	r1, #364	@ 0x16c
 8007cd0:	484e      	ldr	r0, [pc, #312]	@ (8007e0c <HAL_UART_Init+0x178>)
 8007cd2:	f7fa f885 	bl	8001de0 <assert_failed>
    assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	699b      	ldr	r3, [r3, #24]
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d032      	beq.n	8007d44 <HAL_UART_Init+0xb0>
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	699b      	ldr	r3, [r3, #24]
 8007ce2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007ce6:	d02d      	beq.n	8007d44 <HAL_UART_Init+0xb0>
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	699b      	ldr	r3, [r3, #24]
 8007cec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007cf0:	d028      	beq.n	8007d44 <HAL_UART_Init+0xb0>
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	699b      	ldr	r3, [r3, #24]
 8007cf6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007cfa:	d023      	beq.n	8007d44 <HAL_UART_Init+0xb0>
 8007cfc:	f240 116d 	movw	r1, #365	@ 0x16d
 8007d00:	4842      	ldr	r0, [pc, #264]	@ (8007e0c <HAL_UART_Init+0x178>)
 8007d02:	f7fa f86d 	bl	8001de0 <assert_failed>
 8007d06:	e01d      	b.n	8007d44 <HAL_UART_Init+0xb0>
  }
  else
  {
    assert_param(IS_UART_INSTANCE(huart->Instance));
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	4a3c      	ldr	r2, [pc, #240]	@ (8007e00 <HAL_UART_Init+0x16c>)
 8007d0e:	4293      	cmp	r3, r2
 8007d10:	d018      	beq.n	8007d44 <HAL_UART_Init+0xb0>
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	4a3b      	ldr	r2, [pc, #236]	@ (8007e04 <HAL_UART_Init+0x170>)
 8007d18:	4293      	cmp	r3, r2
 8007d1a:	d013      	beq.n	8007d44 <HAL_UART_Init+0xb0>
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	4a39      	ldr	r2, [pc, #228]	@ (8007e08 <HAL_UART_Init+0x174>)
 8007d22:	4293      	cmp	r3, r2
 8007d24:	d00e      	beq.n	8007d44 <HAL_UART_Init+0xb0>
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	4a39      	ldr	r2, [pc, #228]	@ (8007e10 <HAL_UART_Init+0x17c>)
 8007d2c:	4293      	cmp	r3, r2
 8007d2e:	d009      	beq.n	8007d44 <HAL_UART_Init+0xb0>
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	4a37      	ldr	r2, [pc, #220]	@ (8007e14 <HAL_UART_Init+0x180>)
 8007d36:	4293      	cmp	r3, r2
 8007d38:	d004      	beq.n	8007d44 <HAL_UART_Init+0xb0>
 8007d3a:	f240 1171 	movw	r1, #369	@ 0x171
 8007d3e:	4833      	ldr	r0, [pc, #204]	@ (8007e0c <HAL_UART_Init+0x178>)
 8007d40:	f7fa f84e 	bl	8001de0 <assert_failed>
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	689b      	ldr	r3, [r3, #8]
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d009      	beq.n	8007d60 <HAL_UART_Init+0xcc>
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	689b      	ldr	r3, [r3, #8]
 8007d50:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007d54:	d004      	beq.n	8007d60 <HAL_UART_Init+0xcc>
 8007d56:	f240 1173 	movw	r1, #371	@ 0x173
 8007d5a:	482c      	ldr	r0, [pc, #176]	@ (8007e0c <HAL_UART_Init+0x178>)
 8007d5c:	f7fa f840 	bl	8001de0 <assert_failed>
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007d66:	b2db      	uxtb	r3, r3
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d111      	bne.n	8007d90 <HAL_UART_Init+0xfc>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	2200      	movs	r2, #0
 8007d70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 8007d74:	6878      	ldr	r0, [r7, #4]
 8007d76:	f000 fb05 	bl	8008384 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d102      	bne.n	8007d88 <HAL_UART_Init+0xf4>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	4a24      	ldr	r2, [pc, #144]	@ (8007e18 <HAL_UART_Init+0x184>)
 8007d86:	66da      	str	r2, [r3, #108]	@ 0x6c
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007d8c:	6878      	ldr	r0, [r7, #4]
 8007d8e:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	2224      	movs	r2, #36	@ 0x24
 8007d94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	68da      	ldr	r2, [r3, #12]
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007da6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007da8:	6878      	ldr	r0, [r7, #4]
 8007daa:	f000 fcf9 	bl	80087a0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	691a      	ldr	r2, [r3, #16]
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007dbc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	695a      	ldr	r2, [r3, #20]
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007dcc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	68da      	ldr	r2, [r3, #12]
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007ddc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	2200      	movs	r2, #0
 8007de2:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	2220      	movs	r2, #32
 8007de8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	2220      	movs	r2, #32
 8007df0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8007df4:	2300      	movs	r3, #0
}
 8007df6:	4618      	mov	r0, r3
 8007df8:	3708      	adds	r7, #8
 8007dfa:	46bd      	mov	sp, r7
 8007dfc:	bd80      	pop	{r7, pc}
 8007dfe:	bf00      	nop
 8007e00:	40013800 	.word	0x40013800
 8007e04:	40004400 	.word	0x40004400
 8007e08:	40004800 	.word	0x40004800
 8007e0c:	08011220 	.word	0x08011220
 8007e10:	40004c00 	.word	0x40004c00
 8007e14:	40005000 	.word	0x40005000
 8007e18:	08002285 	.word	0x08002285

08007e1c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007e1c:	b580      	push	{r7, lr}
 8007e1e:	b08a      	sub	sp, #40	@ 0x28
 8007e20:	af02      	add	r7, sp, #8
 8007e22:	60f8      	str	r0, [r7, #12]
 8007e24:	60b9      	str	r1, [r7, #8]
 8007e26:	603b      	str	r3, [r7, #0]
 8007e28:	4613      	mov	r3, r2
 8007e2a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007e2c:	2300      	movs	r3, #0
 8007e2e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007e36:	b2db      	uxtb	r3, r3
 8007e38:	2b20      	cmp	r3, #32
 8007e3a:	d17c      	bne.n	8007f36 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007e3c:	68bb      	ldr	r3, [r7, #8]
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d002      	beq.n	8007e48 <HAL_UART_Transmit+0x2c>
 8007e42:	88fb      	ldrh	r3, [r7, #6]
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d101      	bne.n	8007e4c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007e48:	2301      	movs	r3, #1
 8007e4a:	e075      	b.n	8007f38 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007e52:	2b01      	cmp	r3, #1
 8007e54:	d101      	bne.n	8007e5a <HAL_UART_Transmit+0x3e>
 8007e56:	2302      	movs	r3, #2
 8007e58:	e06e      	b.n	8007f38 <HAL_UART_Transmit+0x11c>
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	2201      	movs	r2, #1
 8007e5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	2200      	movs	r2, #0
 8007e66:	641a      	str	r2, [r3, #64]	@ 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	2221      	movs	r2, #33	@ 0x21
 8007e6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007e70:	f7fa fc9a 	bl	80027a8 <HAL_GetTick>
 8007e74:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	88fa      	ldrh	r2, [r7, #6]
 8007e7a:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	88fa      	ldrh	r2, [r7, #6]
 8007e80:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	689b      	ldr	r3, [r3, #8]
 8007e86:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007e8a:	d108      	bne.n	8007e9e <HAL_UART_Transmit+0x82>
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	691b      	ldr	r3, [r3, #16]
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d104      	bne.n	8007e9e <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8007e94:	2300      	movs	r3, #0
 8007e96:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007e98:	68bb      	ldr	r3, [r7, #8]
 8007e9a:	61bb      	str	r3, [r7, #24]
 8007e9c:	e003      	b.n	8007ea6 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8007e9e:	68bb      	ldr	r3, [r7, #8]
 8007ea0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007ea2:	2300      	movs	r3, #0
 8007ea4:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	2200      	movs	r2, #0
 8007eaa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    while (huart->TxXferCount > 0U)
 8007eae:	e02a      	b.n	8007f06 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007eb0:	683b      	ldr	r3, [r7, #0]
 8007eb2:	9300      	str	r3, [sp, #0]
 8007eb4:	697b      	ldr	r3, [r7, #20]
 8007eb6:	2200      	movs	r2, #0
 8007eb8:	2180      	movs	r1, #128	@ 0x80
 8007eba:	68f8      	ldr	r0, [r7, #12]
 8007ebc:	f000 fa98 	bl	80083f0 <UART_WaitOnFlagUntilTimeout>
 8007ec0:	4603      	mov	r3, r0
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d001      	beq.n	8007eca <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8007ec6:	2303      	movs	r3, #3
 8007ec8:	e036      	b.n	8007f38 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8007eca:	69fb      	ldr	r3, [r7, #28]
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d10b      	bne.n	8007ee8 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007ed0:	69bb      	ldr	r3, [r7, #24]
 8007ed2:	881b      	ldrh	r3, [r3, #0]
 8007ed4:	461a      	mov	r2, r3
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007ede:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007ee0:	69bb      	ldr	r3, [r7, #24]
 8007ee2:	3302      	adds	r3, #2
 8007ee4:	61bb      	str	r3, [r7, #24]
 8007ee6:	e007      	b.n	8007ef8 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007ee8:	69fb      	ldr	r3, [r7, #28]
 8007eea:	781a      	ldrb	r2, [r3, #0]
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007ef2:	69fb      	ldr	r3, [r7, #28]
 8007ef4:	3301      	adds	r3, #1
 8007ef6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007efc:	b29b      	uxth	r3, r3
 8007efe:	3b01      	subs	r3, #1
 8007f00:	b29a      	uxth	r2, r3
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007f0a:	b29b      	uxth	r3, r3
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d1cf      	bne.n	8007eb0 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007f10:	683b      	ldr	r3, [r7, #0]
 8007f12:	9300      	str	r3, [sp, #0]
 8007f14:	697b      	ldr	r3, [r7, #20]
 8007f16:	2200      	movs	r2, #0
 8007f18:	2140      	movs	r1, #64	@ 0x40
 8007f1a:	68f8      	ldr	r0, [r7, #12]
 8007f1c:	f000 fa68 	bl	80083f0 <UART_WaitOnFlagUntilTimeout>
 8007f20:	4603      	mov	r3, r0
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d001      	beq.n	8007f2a <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8007f26:	2303      	movs	r3, #3
 8007f28:	e006      	b.n	8007f38 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	2220      	movs	r2, #32
 8007f2e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8007f32:	2300      	movs	r3, #0
 8007f34:	e000      	b.n	8007f38 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8007f36:	2302      	movs	r3, #2
  }
}
 8007f38:	4618      	mov	r0, r3
 8007f3a:	3720      	adds	r7, #32
 8007f3c:	46bd      	mov	sp, r7
 8007f3e:	bd80      	pop	{r7, pc}

08007f40 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007f40:	b580      	push	{r7, lr}
 8007f42:	b084      	sub	sp, #16
 8007f44:	af00      	add	r7, sp, #0
 8007f46:	60f8      	str	r0, [r7, #12]
 8007f48:	60b9      	str	r1, [r7, #8]
 8007f4a:	4613      	mov	r3, r2
 8007f4c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007f54:	b2db      	uxtb	r3, r3
 8007f56:	2b20      	cmp	r3, #32
 8007f58:	d11d      	bne.n	8007f96 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8007f5a:	68bb      	ldr	r3, [r7, #8]
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d002      	beq.n	8007f66 <HAL_UART_Receive_IT+0x26>
 8007f60:	88fb      	ldrh	r3, [r7, #6]
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d101      	bne.n	8007f6a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8007f66:	2301      	movs	r3, #1
 8007f68:	e016      	b.n	8007f98 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007f70:	2b01      	cmp	r3, #1
 8007f72:	d101      	bne.n	8007f78 <HAL_UART_Receive_IT+0x38>
 8007f74:	2302      	movs	r3, #2
 8007f76:	e00f      	b.n	8007f98 <HAL_UART_Receive_IT+0x58>
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	2201      	movs	r2, #1
 8007f7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	2200      	movs	r2, #0
 8007f84:	631a      	str	r2, [r3, #48]	@ 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8007f86:	88fb      	ldrh	r3, [r7, #6]
 8007f88:	461a      	mov	r2, r3
 8007f8a:	68b9      	ldr	r1, [r7, #8]
 8007f8c:	68f8      	ldr	r0, [r7, #12]
 8007f8e:	f000 fa79 	bl	8008484 <UART_Start_Receive_IT>
 8007f92:	4603      	mov	r3, r0
 8007f94:	e000      	b.n	8007f98 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8007f96:	2302      	movs	r3, #2
  }
}
 8007f98:	4618      	mov	r0, r3
 8007f9a:	3710      	adds	r7, #16
 8007f9c:	46bd      	mov	sp, r7
 8007f9e:	bd80      	pop	{r7, pc}

08007fa0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007fa0:	b580      	push	{r7, lr}
 8007fa2:	b08a      	sub	sp, #40	@ 0x28
 8007fa4:	af00      	add	r7, sp, #0
 8007fa6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	68db      	ldr	r3, [r3, #12]
 8007fb6:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	695b      	ldr	r3, [r3, #20]
 8007fbe:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8007fc0:	2300      	movs	r3, #0
 8007fc2:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8007fc4:	2300      	movs	r3, #0
 8007fc6:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007fc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fca:	f003 030f 	and.w	r3, r3, #15
 8007fce:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8007fd0:	69bb      	ldr	r3, [r7, #24]
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d10d      	bne.n	8007ff2 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007fd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fd8:	f003 0320 	and.w	r3, r3, #32
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d008      	beq.n	8007ff2 <HAL_UART_IRQHandler+0x52>
 8007fe0:	6a3b      	ldr	r3, [r7, #32]
 8007fe2:	f003 0320 	and.w	r3, r3, #32
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d003      	beq.n	8007ff2 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8007fea:	6878      	ldr	r0, [r7, #4]
 8007fec:	f000 fb2c 	bl	8008648 <UART_Receive_IT>
      return;
 8007ff0:	e180      	b.n	80082f4 <HAL_UART_IRQHandler+0x354>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007ff2:	69bb      	ldr	r3, [r7, #24]
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	f000 80b4 	beq.w	8008162 <HAL_UART_IRQHandler+0x1c2>
 8007ffa:	69fb      	ldr	r3, [r7, #28]
 8007ffc:	f003 0301 	and.w	r3, r3, #1
 8008000:	2b00      	cmp	r3, #0
 8008002:	d105      	bne.n	8008010 <HAL_UART_IRQHandler+0x70>
 8008004:	6a3b      	ldr	r3, [r7, #32]
 8008006:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800800a:	2b00      	cmp	r3, #0
 800800c:	f000 80a9 	beq.w	8008162 <HAL_UART_IRQHandler+0x1c2>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008010:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008012:	f003 0301 	and.w	r3, r3, #1
 8008016:	2b00      	cmp	r3, #0
 8008018:	d00a      	beq.n	8008030 <HAL_UART_IRQHandler+0x90>
 800801a:	6a3b      	ldr	r3, [r7, #32]
 800801c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008020:	2b00      	cmp	r3, #0
 8008022:	d005      	beq.n	8008030 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008028:	f043 0201 	orr.w	r2, r3, #1
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008030:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008032:	f003 0304 	and.w	r3, r3, #4
 8008036:	2b00      	cmp	r3, #0
 8008038:	d00a      	beq.n	8008050 <HAL_UART_IRQHandler+0xb0>
 800803a:	69fb      	ldr	r3, [r7, #28]
 800803c:	f003 0301 	and.w	r3, r3, #1
 8008040:	2b00      	cmp	r3, #0
 8008042:	d005      	beq.n	8008050 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008048:	f043 0202 	orr.w	r2, r3, #2
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008050:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008052:	f003 0302 	and.w	r3, r3, #2
 8008056:	2b00      	cmp	r3, #0
 8008058:	d00a      	beq.n	8008070 <HAL_UART_IRQHandler+0xd0>
 800805a:	69fb      	ldr	r3, [r7, #28]
 800805c:	f003 0301 	and.w	r3, r3, #1
 8008060:	2b00      	cmp	r3, #0
 8008062:	d005      	beq.n	8008070 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008068:	f043 0204 	orr.w	r2, r3, #4
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8008070:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008072:	f003 0308 	and.w	r3, r3, #8
 8008076:	2b00      	cmp	r3, #0
 8008078:	d00f      	beq.n	800809a <HAL_UART_IRQHandler+0xfa>
 800807a:	6a3b      	ldr	r3, [r7, #32]
 800807c:	f003 0320 	and.w	r3, r3, #32
 8008080:	2b00      	cmp	r3, #0
 8008082:	d104      	bne.n	800808e <HAL_UART_IRQHandler+0xee>
 8008084:	69fb      	ldr	r3, [r7, #28]
 8008086:	f003 0301 	and.w	r3, r3, #1
 800808a:	2b00      	cmp	r3, #0
 800808c:	d005      	beq.n	800809a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008092:	f043 0208 	orr.w	r2, r3, #8
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800809e:	2b00      	cmp	r3, #0
 80080a0:	f000 8123 	beq.w	80082ea <HAL_UART_IRQHandler+0x34a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80080a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080a6:	f003 0320 	and.w	r3, r3, #32
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d007      	beq.n	80080be <HAL_UART_IRQHandler+0x11e>
 80080ae:	6a3b      	ldr	r3, [r7, #32]
 80080b0:	f003 0320 	and.w	r3, r3, #32
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d002      	beq.n	80080be <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 80080b8:	6878      	ldr	r0, [r7, #4]
 80080ba:	f000 fac5 	bl	8008648 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	695b      	ldr	r3, [r3, #20]
 80080c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	bf14      	ite	ne
 80080cc:	2301      	movne	r3, #1
 80080ce:	2300      	moveq	r3, #0
 80080d0:	b2db      	uxtb	r3, r3
 80080d2:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080d8:	f003 0308 	and.w	r3, r3, #8
 80080dc:	2b00      	cmp	r3, #0
 80080de:	d102      	bne.n	80080e6 <HAL_UART_IRQHandler+0x146>
 80080e0:	697b      	ldr	r3, [r7, #20]
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d033      	beq.n	800814e <HAL_UART_IRQHandler+0x1ae>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80080e6:	6878      	ldr	r0, [r7, #4]
 80080e8:	f000 fa05 	bl	80084f6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	695b      	ldr	r3, [r3, #20]
 80080f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d024      	beq.n	8008144 <HAL_UART_IRQHandler+0x1a4>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	695a      	ldr	r2, [r3, #20]
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008108:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800810e:	2b00      	cmp	r3, #0
 8008110:	d013      	beq.n	800813a <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008116:	4a79      	ldr	r2, [pc, #484]	@ (80082fc <HAL_UART_IRQHandler+0x35c>)
 8008118:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800811e:	4618      	mov	r0, r3
 8008120:	f7fb f8d8 	bl	80032d4 <HAL_DMA_Abort_IT>
 8008124:	4603      	mov	r3, r0
 8008126:	2b00      	cmp	r3, #0
 8008128:	d019      	beq.n	800815e <HAL_UART_IRQHandler+0x1be>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800812e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008130:	687a      	ldr	r2, [r7, #4]
 8008132:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8008134:	4610      	mov	r0, r2
 8008136:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008138:	e011      	b.n	800815e <HAL_UART_IRQHandler+0x1be>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800813e:	6878      	ldr	r0, [r7, #4]
 8008140:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008142:	e00c      	b.n	800815e <HAL_UART_IRQHandler+0x1be>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008148:	6878      	ldr	r0, [r7, #4]
 800814a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800814c:	e007      	b.n	800815e <HAL_UART_IRQHandler+0x1be>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008152:	6878      	ldr	r0, [r7, #4]
 8008154:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	2200      	movs	r2, #0
 800815a:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }
    return;
 800815c:	e0c5      	b.n	80082ea <HAL_UART_IRQHandler+0x34a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800815e:	bf00      	nop
    return;
 8008160:	e0c3      	b.n	80082ea <HAL_UART_IRQHandler+0x34a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008166:	2b01      	cmp	r3, #1
 8008168:	f040 80a3 	bne.w	80082b2 <HAL_UART_IRQHandler+0x312>
      &&((isrflags & USART_SR_IDLE) != 0U)
 800816c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800816e:	f003 0310 	and.w	r3, r3, #16
 8008172:	2b00      	cmp	r3, #0
 8008174:	f000 809d 	beq.w	80082b2 <HAL_UART_IRQHandler+0x312>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8008178:	6a3b      	ldr	r3, [r7, #32]
 800817a:	f003 0310 	and.w	r3, r3, #16
 800817e:	2b00      	cmp	r3, #0
 8008180:	f000 8097 	beq.w	80082b2 <HAL_UART_IRQHandler+0x312>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008184:	2300      	movs	r3, #0
 8008186:	60fb      	str	r3, [r7, #12]
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	60fb      	str	r3, [r7, #12]
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	685b      	ldr	r3, [r3, #4]
 8008196:	60fb      	str	r3, [r7, #12]
 8008198:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	695b      	ldr	r3, [r3, #20]
 80081a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	d04f      	beq.n	8008248 <HAL_UART_IRQHandler+0x2a8>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	685b      	ldr	r3, [r3, #4]
 80081b0:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 80081b2:	8a3b      	ldrh	r3, [r7, #16]
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	f000 809a 	beq.w	80082ee <HAL_UART_IRQHandler+0x34e>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80081be:	8a3a      	ldrh	r2, [r7, #16]
 80081c0:	429a      	cmp	r2, r3
 80081c2:	f080 8094 	bcs.w	80082ee <HAL_UART_IRQHandler+0x34e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	8a3a      	ldrh	r2, [r7, #16]
 80081ca:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081d0:	699b      	ldr	r3, [r3, #24]
 80081d2:	2b20      	cmp	r3, #32
 80081d4:	d02b      	beq.n	800822e <HAL_UART_IRQHandler+0x28e>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	68da      	ldr	r2, [r3, #12]
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80081e4:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	695a      	ldr	r2, [r3, #20]
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	f022 0201 	bic.w	r2, r2, #1
 80081f4:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	695a      	ldr	r2, [r3, #20]
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008204:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	2220      	movs	r2, #32
 800820a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	2200      	movs	r2, #0
 8008212:	631a      	str	r2, [r3, #48]	@ 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	68da      	ldr	r2, [r3, #12]
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	f022 0210 	bic.w	r2, r2, #16
 8008222:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008228:	4618      	mov	r0, r3
 800822a:	f7fb f819 	bl	8003260 <HAL_DMA_Abort>
        }
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008232:	687a      	ldr	r2, [r7, #4]
 8008234:	8d91      	ldrh	r1, [r2, #44]	@ 0x2c
 8008236:	687a      	ldr	r2, [r7, #4]
 8008238:	8dd2      	ldrh	r2, [r2, #46]	@ 0x2e
 800823a:	b292      	uxth	r2, r2
 800823c:	1a8a      	subs	r2, r1, r2
 800823e:	b292      	uxth	r2, r2
 8008240:	4611      	mov	r1, r2
 8008242:	6878      	ldr	r0, [r7, #4]
 8008244:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#endif
      }
      return;
 8008246:	e052      	b.n	80082ee <HAL_UART_IRQHandler+0x34e>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008250:	b29b      	uxth	r3, r3
 8008252:	1ad3      	subs	r3, r2, r3
 8008254:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800825a:	b29b      	uxth	r3, r3
 800825c:	2b00      	cmp	r3, #0
 800825e:	d048      	beq.n	80082f2 <HAL_UART_IRQHandler+0x352>
          &&(nb_rx_data > 0U) )
 8008260:	8a7b      	ldrh	r3, [r7, #18]
 8008262:	2b00      	cmp	r3, #0
 8008264:	d045      	beq.n	80082f2 <HAL_UART_IRQHandler+0x352>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	68da      	ldr	r2, [r3, #12]
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
 8008274:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	695a      	ldr	r2, [r3, #20]
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	f022 0201 	bic.w	r2, r2, #1
 8008284:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	2220      	movs	r2, #32
 800828a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	2200      	movs	r2, #0
 8008292:	631a      	str	r2, [r3, #48]	@ 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	68da      	ldr	r2, [r3, #12]
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	f022 0210 	bic.w	r2, r2, #16
 80082a2:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80082a8:	8a7a      	ldrh	r2, [r7, #18]
 80082aa:	4611      	mov	r1, r2
 80082ac:	6878      	ldr	r0, [r7, #4]
 80082ae:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif
      }
      return;
 80082b0:	e01f      	b.n	80082f2 <HAL_UART_IRQHandler+0x352>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80082b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d008      	beq.n	80082ce <HAL_UART_IRQHandler+0x32e>
 80082bc:	6a3b      	ldr	r3, [r7, #32]
 80082be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d003      	beq.n	80082ce <HAL_UART_IRQHandler+0x32e>
  {
    UART_Transmit_IT(huart);
 80082c6:	6878      	ldr	r0, [r7, #4]
 80082c8:	f000 f956 	bl	8008578 <UART_Transmit_IT>
    return;
 80082cc:	e012      	b.n	80082f4 <HAL_UART_IRQHandler+0x354>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80082ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	d00d      	beq.n	80082f4 <HAL_UART_IRQHandler+0x354>
 80082d8:	6a3b      	ldr	r3, [r7, #32]
 80082da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d008      	beq.n	80082f4 <HAL_UART_IRQHandler+0x354>
  {
    UART_EndTransmit_IT(huart);
 80082e2:	6878      	ldr	r0, [r7, #4]
 80082e4:	f000 f997 	bl	8008616 <UART_EndTransmit_IT>
    return;
 80082e8:	e004      	b.n	80082f4 <HAL_UART_IRQHandler+0x354>
    return;
 80082ea:	bf00      	nop
 80082ec:	e002      	b.n	80082f4 <HAL_UART_IRQHandler+0x354>
      return;
 80082ee:	bf00      	nop
 80082f0:	e000      	b.n	80082f4 <HAL_UART_IRQHandler+0x354>
      return;
 80082f2:	bf00      	nop
  }
}
 80082f4:	3728      	adds	r7, #40	@ 0x28
 80082f6:	46bd      	mov	sp, r7
 80082f8:	bd80      	pop	{r7, pc}
 80082fa:	bf00      	nop
 80082fc:	0800854f 	.word	0x0800854f

08008300 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008300:	b480      	push	{r7}
 8008302:	b083      	sub	sp, #12
 8008304:	af00      	add	r7, sp, #0
 8008306:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8008308:	bf00      	nop
 800830a:	370c      	adds	r7, #12
 800830c:	46bd      	mov	sp, r7
 800830e:	bc80      	pop	{r7}
 8008310:	4770      	bx	lr

08008312 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008312:	b480      	push	{r7}
 8008314:	b083      	sub	sp, #12
 8008316:	af00      	add	r7, sp, #0
 8008318:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800831a:	bf00      	nop
 800831c:	370c      	adds	r7, #12
 800831e:	46bd      	mov	sp, r7
 8008320:	bc80      	pop	{r7}
 8008322:	4770      	bx	lr

08008324 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008324:	b480      	push	{r7}
 8008326:	b083      	sub	sp, #12
 8008328:	af00      	add	r7, sp, #0
 800832a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800832c:	bf00      	nop
 800832e:	370c      	adds	r7, #12
 8008330:	46bd      	mov	sp, r7
 8008332:	bc80      	pop	{r7}
 8008334:	4770      	bx	lr

08008336 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 8008336:	b480      	push	{r7}
 8008338:	b083      	sub	sp, #12
 800833a:	af00      	add	r7, sp, #0
 800833c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 800833e:	bf00      	nop
 8008340:	370c      	adds	r7, #12
 8008342:	46bd      	mov	sp, r7
 8008344:	bc80      	pop	{r7}
 8008346:	4770      	bx	lr

08008348 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 8008348:	b480      	push	{r7}
 800834a:	b083      	sub	sp, #12
 800834c:	af00      	add	r7, sp, #0
 800834e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 8008350:	bf00      	nop
 8008352:	370c      	adds	r7, #12
 8008354:	46bd      	mov	sp, r7
 8008356:	bc80      	pop	{r7}
 8008358:	4770      	bx	lr

0800835a <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 800835a:	b480      	push	{r7}
 800835c:	b083      	sub	sp, #12
 800835e:	af00      	add	r7, sp, #0
 8008360:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8008362:	bf00      	nop
 8008364:	370c      	adds	r7, #12
 8008366:	46bd      	mov	sp, r7
 8008368:	bc80      	pop	{r7}
 800836a:	4770      	bx	lr

0800836c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800836c:	b480      	push	{r7}
 800836e:	b083      	sub	sp, #12
 8008370:	af00      	add	r7, sp, #0
 8008372:	6078      	str	r0, [r7, #4]
 8008374:	460b      	mov	r3, r1
 8008376:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008378:	bf00      	nop
 800837a:	370c      	adds	r7, #12
 800837c:	46bd      	mov	sp, r7
 800837e:	bc80      	pop	{r7}
 8008380:	4770      	bx	lr
	...

08008384 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 8008384:	b480      	push	{r7}
 8008386:	b083      	sub	sp, #12
 8008388:	af00      	add	r7, sp, #0
 800838a:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	4a0f      	ldr	r2, [pc, #60]	@ (80083cc <UART_InitCallbacksToDefault+0x48>)
 8008390:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	4a0e      	ldr	r2, [pc, #56]	@ (80083d0 <UART_InitCallbacksToDefault+0x4c>)
 8008396:	649a      	str	r2, [r3, #72]	@ 0x48
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	4a0e      	ldr	r2, [pc, #56]	@ (80083d4 <UART_InitCallbacksToDefault+0x50>)
 800839c:	64da      	str	r2, [r3, #76]	@ 0x4c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	4a0d      	ldr	r2, [pc, #52]	@ (80083d8 <UART_InitCallbacksToDefault+0x54>)
 80083a2:	651a      	str	r2, [r3, #80]	@ 0x50
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	4a0d      	ldr	r2, [pc, #52]	@ (80083dc <UART_InitCallbacksToDefault+0x58>)
 80083a8:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	4a0c      	ldr	r2, [pc, #48]	@ (80083e0 <UART_InitCallbacksToDefault+0x5c>)
 80083ae:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	4a0c      	ldr	r2, [pc, #48]	@ (80083e4 <UART_InitCallbacksToDefault+0x60>)
 80083b4:	65da      	str	r2, [r3, #92]	@ 0x5c
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	4a0b      	ldr	r2, [pc, #44]	@ (80083e8 <UART_InitCallbacksToDefault+0x64>)
 80083ba:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	4a0b      	ldr	r2, [pc, #44]	@ (80083ec <UART_InitCallbacksToDefault+0x68>)
 80083c0:	669a      	str	r2, [r3, #104]	@ 0x68

}
 80083c2:	bf00      	nop
 80083c4:	370c      	adds	r7, #12
 80083c6:	46bd      	mov	sp, r7
 80083c8:	bc80      	pop	{r7}
 80083ca:	4770      	bx	lr
 80083cc:	08008301 	.word	0x08008301
 80083d0:	08001d81 	.word	0x08001d81
 80083d4:	08008313 	.word	0x08008313
 80083d8:	08001d95 	.word	0x08001d95
 80083dc:	08008325 	.word	0x08008325
 80083e0:	08008337 	.word	0x08008337
 80083e4:	08008349 	.word	0x08008349
 80083e8:	0800835b 	.word	0x0800835b
 80083ec:	0800836d 	.word	0x0800836d

080083f0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80083f0:	b580      	push	{r7, lr}
 80083f2:	b084      	sub	sp, #16
 80083f4:	af00      	add	r7, sp, #0
 80083f6:	60f8      	str	r0, [r7, #12]
 80083f8:	60b9      	str	r1, [r7, #8]
 80083fa:	603b      	str	r3, [r7, #0]
 80083fc:	4613      	mov	r3, r2
 80083fe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008400:	e02c      	b.n	800845c <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008402:	69bb      	ldr	r3, [r7, #24]
 8008404:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008408:	d028      	beq.n	800845c <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800840a:	69bb      	ldr	r3, [r7, #24]
 800840c:	2b00      	cmp	r3, #0
 800840e:	d007      	beq.n	8008420 <UART_WaitOnFlagUntilTimeout+0x30>
 8008410:	f7fa f9ca 	bl	80027a8 <HAL_GetTick>
 8008414:	4602      	mov	r2, r0
 8008416:	683b      	ldr	r3, [r7, #0]
 8008418:	1ad3      	subs	r3, r2, r3
 800841a:	69ba      	ldr	r2, [r7, #24]
 800841c:	429a      	cmp	r2, r3
 800841e:	d21d      	bcs.n	800845c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	68da      	ldr	r2, [r3, #12]
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	f422 72d0 	bic.w	r2, r2, #416	@ 0x1a0
 800842e:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	695a      	ldr	r2, [r3, #20]
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	f022 0201 	bic.w	r2, r2, #1
 800843e:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	2220      	movs	r2, #32
 8008444:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	2220      	movs	r2, #32
 800844c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	2200      	movs	r2, #0
 8008454:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_TIMEOUT;
 8008458:	2303      	movs	r3, #3
 800845a:	e00f      	b.n	800847c <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	681a      	ldr	r2, [r3, #0]
 8008462:	68bb      	ldr	r3, [r7, #8]
 8008464:	4013      	ands	r3, r2
 8008466:	68ba      	ldr	r2, [r7, #8]
 8008468:	429a      	cmp	r2, r3
 800846a:	bf0c      	ite	eq
 800846c:	2301      	moveq	r3, #1
 800846e:	2300      	movne	r3, #0
 8008470:	b2db      	uxtb	r3, r3
 8008472:	461a      	mov	r2, r3
 8008474:	79fb      	ldrb	r3, [r7, #7]
 8008476:	429a      	cmp	r2, r3
 8008478:	d0c3      	beq.n	8008402 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800847a:	2300      	movs	r3, #0
}
 800847c:	4618      	mov	r0, r3
 800847e:	3710      	adds	r7, #16
 8008480:	46bd      	mov	sp, r7
 8008482:	bd80      	pop	{r7, pc}

08008484 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008484:	b480      	push	{r7}
 8008486:	b085      	sub	sp, #20
 8008488:	af00      	add	r7, sp, #0
 800848a:	60f8      	str	r0, [r7, #12]
 800848c:	60b9      	str	r1, [r7, #8]
 800848e:	4613      	mov	r3, r2
 8008490:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	68ba      	ldr	r2, [r7, #8]
 8008496:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	88fa      	ldrh	r2, [r7, #6]
 800849c:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	88fa      	ldrh	r2, [r7, #6]
 80084a2:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	2200      	movs	r2, #0
 80084a8:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	2222      	movs	r2, #34	@ 0x22
 80084ae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	2200      	movs	r2, #0
 80084b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	68da      	ldr	r2, [r3, #12]
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80084c8:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	695a      	ldr	r2, [r3, #20]
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	f042 0201 	orr.w	r2, r2, #1
 80084d8:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	68da      	ldr	r2, [r3, #12]
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	f042 0220 	orr.w	r2, r2, #32
 80084e8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80084ea:	2300      	movs	r3, #0
}
 80084ec:	4618      	mov	r0, r3
 80084ee:	3714      	adds	r7, #20
 80084f0:	46bd      	mov	sp, r7
 80084f2:	bc80      	pop	{r7}
 80084f4:	4770      	bx	lr

080084f6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80084f6:	b480      	push	{r7}
 80084f8:	b083      	sub	sp, #12
 80084fa:	af00      	add	r7, sp, #0
 80084fc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	68da      	ldr	r2, [r3, #12]
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
 800850c:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	695a      	ldr	r2, [r3, #20]
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	f022 0201 	bic.w	r2, r2, #1
 800851c:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008522:	2b01      	cmp	r3, #1
 8008524:	d107      	bne.n	8008536 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	68da      	ldr	r2, [r3, #12]
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	f022 0210 	bic.w	r2, r2, #16
 8008534:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	2220      	movs	r2, #32
 800853a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	2200      	movs	r2, #0
 8008542:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8008544:	bf00      	nop
 8008546:	370c      	adds	r7, #12
 8008548:	46bd      	mov	sp, r7
 800854a:	bc80      	pop	{r7}
 800854c:	4770      	bx	lr

0800854e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800854e:	b580      	push	{r7, lr}
 8008550:	b084      	sub	sp, #16
 8008552:	af00      	add	r7, sp, #0
 8008554:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800855a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	2200      	movs	r2, #0
 8008560:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	2200      	movs	r2, #0
 8008566:	84da      	strh	r2, [r3, #38]	@ 0x26

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800856c:	68f8      	ldr	r0, [r7, #12]
 800856e:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008570:	bf00      	nop
 8008572:	3710      	adds	r7, #16
 8008574:	46bd      	mov	sp, r7
 8008576:	bd80      	pop	{r7, pc}

08008578 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008578:	b480      	push	{r7}
 800857a:	b085      	sub	sp, #20
 800857c:	af00      	add	r7, sp, #0
 800857e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008586:	b2db      	uxtb	r3, r3
 8008588:	2b21      	cmp	r3, #33	@ 0x21
 800858a:	d13e      	bne.n	800860a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	689b      	ldr	r3, [r3, #8]
 8008590:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008594:	d114      	bne.n	80085c0 <UART_Transmit_IT+0x48>
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	691b      	ldr	r3, [r3, #16]
 800859a:	2b00      	cmp	r3, #0
 800859c:	d110      	bne.n	80085c0 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	6a1b      	ldr	r3, [r3, #32]
 80085a2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	881b      	ldrh	r3, [r3, #0]
 80085a8:	461a      	mov	r2, r3
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80085b2:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	6a1b      	ldr	r3, [r3, #32]
 80085b8:	1c9a      	adds	r2, r3, #2
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	621a      	str	r2, [r3, #32]
 80085be:	e008      	b.n	80085d2 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	6a1b      	ldr	r3, [r3, #32]
 80085c4:	1c59      	adds	r1, r3, #1
 80085c6:	687a      	ldr	r2, [r7, #4]
 80085c8:	6211      	str	r1, [r2, #32]
 80085ca:	781a      	ldrb	r2, [r3, #0]
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80085d6:	b29b      	uxth	r3, r3
 80085d8:	3b01      	subs	r3, #1
 80085da:	b29b      	uxth	r3, r3
 80085dc:	687a      	ldr	r2, [r7, #4]
 80085de:	4619      	mov	r1, r3
 80085e0:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d10f      	bne.n	8008606 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	68da      	ldr	r2, [r3, #12]
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80085f4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	68da      	ldr	r2, [r3, #12]
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008604:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008606:	2300      	movs	r3, #0
 8008608:	e000      	b.n	800860c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800860a:	2302      	movs	r3, #2
  }
}
 800860c:	4618      	mov	r0, r3
 800860e:	3714      	adds	r7, #20
 8008610:	46bd      	mov	sp, r7
 8008612:	bc80      	pop	{r7}
 8008614:	4770      	bx	lr

08008616 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008616:	b580      	push	{r7, lr}
 8008618:	b082      	sub	sp, #8
 800861a:	af00      	add	r7, sp, #0
 800861c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	68da      	ldr	r2, [r3, #12]
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800862c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	2220      	movs	r2, #32
 8008632:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800863a:	6878      	ldr	r0, [r7, #4]
 800863c:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800863e:	2300      	movs	r3, #0
}
 8008640:	4618      	mov	r0, r3
 8008642:	3708      	adds	r7, #8
 8008644:	46bd      	mov	sp, r7
 8008646:	bd80      	pop	{r7, pc}

08008648 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008648:	b580      	push	{r7, lr}
 800864a:	b086      	sub	sp, #24
 800864c:	af00      	add	r7, sp, #0
 800864e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008656:	b2db      	uxtb	r3, r3
 8008658:	2b22      	cmp	r3, #34	@ 0x22
 800865a:	f040 809b 	bne.w	8008794 <UART_Receive_IT+0x14c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	689b      	ldr	r3, [r3, #8]
 8008662:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008666:	d117      	bne.n	8008698 <UART_Receive_IT+0x50>
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	691b      	ldr	r3, [r3, #16]
 800866c:	2b00      	cmp	r3, #0
 800866e:	d113      	bne.n	8008698 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008670:	2300      	movs	r3, #0
 8008672:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008678:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	685b      	ldr	r3, [r3, #4]
 8008680:	b29b      	uxth	r3, r3
 8008682:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008686:	b29a      	uxth	r2, r3
 8008688:	693b      	ldr	r3, [r7, #16]
 800868a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008690:	1c9a      	adds	r2, r3, #2
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	629a      	str	r2, [r3, #40]	@ 0x28
 8008696:	e026      	b.n	80086e6 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800869c:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 800869e:	2300      	movs	r3, #0
 80086a0:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	689b      	ldr	r3, [r3, #8]
 80086a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80086aa:	d007      	beq.n	80086bc <UART_Receive_IT+0x74>
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	689b      	ldr	r3, [r3, #8]
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d10a      	bne.n	80086ca <UART_Receive_IT+0x82>
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	691b      	ldr	r3, [r3, #16]
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d106      	bne.n	80086ca <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	685b      	ldr	r3, [r3, #4]
 80086c2:	b2da      	uxtb	r2, r3
 80086c4:	697b      	ldr	r3, [r7, #20]
 80086c6:	701a      	strb	r2, [r3, #0]
 80086c8:	e008      	b.n	80086dc <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	685b      	ldr	r3, [r3, #4]
 80086d0:	b2db      	uxtb	r3, r3
 80086d2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80086d6:	b2da      	uxtb	r2, r3
 80086d8:	697b      	ldr	r3, [r7, #20]
 80086da:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086e0:	1c5a      	adds	r2, r3, #1
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80086ea:	b29b      	uxth	r3, r3
 80086ec:	3b01      	subs	r3, #1
 80086ee:	b29b      	uxth	r3, r3
 80086f0:	687a      	ldr	r2, [r7, #4]
 80086f2:	4619      	mov	r1, r3
 80086f4:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d14a      	bne.n	8008790 <UART_Receive_IT+0x148>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	68da      	ldr	r2, [r3, #12]
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	f022 0220 	bic.w	r2, r2, #32
 8008708:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	68da      	ldr	r2, [r3, #12]
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008718:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	695a      	ldr	r2, [r3, #20]
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	f022 0201 	bic.w	r2, r2, #1
 8008728:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	2220      	movs	r2, #32
 800872e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008736:	2b01      	cmp	r3, #1
 8008738:	d124      	bne.n	8008784 <UART_Receive_IT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	2200      	movs	r2, #0
 800873e:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	68da      	ldr	r2, [r3, #12]
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	f022 0210 	bic.w	r2, r2, #16
 800874e:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	f003 0310 	and.w	r3, r3, #16
 800875a:	2b10      	cmp	r3, #16
 800875c:	d10a      	bne.n	8008774 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800875e:	2300      	movs	r3, #0
 8008760:	60fb      	str	r3, [r7, #12]
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	60fb      	str	r3, [r7, #12]
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	685b      	ldr	r3, [r3, #4]
 8008770:	60fb      	str	r3, [r7, #12]
 8008772:	68fb      	ldr	r3, [r7, #12]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008778:	687a      	ldr	r2, [r7, #4]
 800877a:	8d92      	ldrh	r2, [r2, #44]	@ 0x2c
 800877c:	4611      	mov	r1, r2
 800877e:	6878      	ldr	r0, [r7, #4]
 8008780:	4798      	blx	r3
 8008782:	e003      	b.n	800878c <UART_Receive_IT+0x144>
      else
      {
       /* Standard reception API called */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008788:	6878      	ldr	r0, [r7, #4]
 800878a:	4798      	blx	r3
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800878c:	2300      	movs	r3, #0
 800878e:	e002      	b.n	8008796 <UART_Receive_IT+0x14e>
    }
    return HAL_OK;
 8008790:	2300      	movs	r3, #0
 8008792:	e000      	b.n	8008796 <UART_Receive_IT+0x14e>
  }
  else
  {
    return HAL_BUSY;
 8008794:	2302      	movs	r3, #2
  }
}
 8008796:	4618      	mov	r0, r3
 8008798:	3718      	adds	r7, #24
 800879a:	46bd      	mov	sp, r7
 800879c:	bd80      	pop	{r7, pc}
	...

080087a0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80087a0:	b580      	push	{r7, lr}
 80087a2:	b084      	sub	sp, #16
 80087a4:	af00      	add	r7, sp, #0
 80087a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	685b      	ldr	r3, [r3, #4]
 80087ac:	4a5f      	ldr	r2, [pc, #380]	@ (800892c <UART_SetConfig+0x18c>)
 80087ae:	4293      	cmp	r3, r2
 80087b0:	d904      	bls.n	80087bc <UART_SetConfig+0x1c>
 80087b2:	f640 6153 	movw	r1, #3667	@ 0xe53
 80087b6:	485e      	ldr	r0, [pc, #376]	@ (8008930 <UART_SetConfig+0x190>)
 80087b8:	f7f9 fb12 	bl	8001de0 <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	68db      	ldr	r3, [r3, #12]
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d009      	beq.n	80087d8 <UART_SetConfig+0x38>
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	68db      	ldr	r3, [r3, #12]
 80087c8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80087cc:	d004      	beq.n	80087d8 <UART_SetConfig+0x38>
 80087ce:	f640 6154 	movw	r1, #3668	@ 0xe54
 80087d2:	4857      	ldr	r0, [pc, #348]	@ (8008930 <UART_SetConfig+0x190>)
 80087d4:	f7f9 fb04 	bl	8001de0 <assert_failed>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	691b      	ldr	r3, [r3, #16]
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d00e      	beq.n	80087fe <UART_SetConfig+0x5e>
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	691b      	ldr	r3, [r3, #16]
 80087e4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80087e8:	d009      	beq.n	80087fe <UART_SetConfig+0x5e>
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	691b      	ldr	r3, [r3, #16]
 80087ee:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80087f2:	d004      	beq.n	80087fe <UART_SetConfig+0x5e>
 80087f4:	f640 6155 	movw	r1, #3669	@ 0xe55
 80087f8:	484d      	ldr	r0, [pc, #308]	@ (8008930 <UART_SetConfig+0x190>)
 80087fa:	f7f9 faf1 	bl	8001de0 <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	695a      	ldr	r2, [r3, #20]
 8008802:	f64f 73f3 	movw	r3, #65523	@ 0xfff3
 8008806:	4013      	ands	r3, r2
 8008808:	2b00      	cmp	r3, #0
 800880a:	d103      	bne.n	8008814 <UART_SetConfig+0x74>
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	695b      	ldr	r3, [r3, #20]
 8008810:	2b00      	cmp	r3, #0
 8008812:	d104      	bne.n	800881e <UART_SetConfig+0x7e>
 8008814:	f640 6156 	movw	r1, #3670	@ 0xe56
 8008818:	4845      	ldr	r0, [pc, #276]	@ (8008930 <UART_SetConfig+0x190>)
 800881a:	f7f9 fae1 	bl	8001de0 <assert_failed>

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	691b      	ldr	r3, [r3, #16]
 8008824:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	68da      	ldr	r2, [r3, #12]
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	430a      	orrs	r2, r1
 8008832:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	689a      	ldr	r2, [r3, #8]
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	691b      	ldr	r3, [r3, #16]
 800883c:	431a      	orrs	r2, r3
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	695b      	ldr	r3, [r3, #20]
 8008842:	4313      	orrs	r3, r2
 8008844:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	68db      	ldr	r3, [r3, #12]
 800884c:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8008850:	f023 030c 	bic.w	r3, r3, #12
 8008854:	687a      	ldr	r2, [r7, #4]
 8008856:	6812      	ldr	r2, [r2, #0]
 8008858:	68b9      	ldr	r1, [r7, #8]
 800885a:	430b      	orrs	r3, r1
 800885c:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	695b      	ldr	r3, [r3, #20]
 8008864:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	699a      	ldr	r2, [r3, #24]
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	430a      	orrs	r2, r1
 8008872:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	4a2e      	ldr	r2, [pc, #184]	@ (8008934 <UART_SetConfig+0x194>)
 800887a:	4293      	cmp	r3, r2
 800887c:	d103      	bne.n	8008886 <UART_SetConfig+0xe6>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800887e:	f7fb feb9 	bl	80045f4 <HAL_RCC_GetPCLK2Freq>
 8008882:	60f8      	str	r0, [r7, #12]
 8008884:	e002      	b.n	800888c <UART_SetConfig+0xec>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8008886:	f7fb fea1 	bl	80045cc <HAL_RCC_GetPCLK1Freq>
 800888a:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800888c:	68fa      	ldr	r2, [r7, #12]
 800888e:	4613      	mov	r3, r2
 8008890:	009b      	lsls	r3, r3, #2
 8008892:	4413      	add	r3, r2
 8008894:	009a      	lsls	r2, r3, #2
 8008896:	441a      	add	r2, r3
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	685b      	ldr	r3, [r3, #4]
 800889c:	009b      	lsls	r3, r3, #2
 800889e:	fbb2 f3f3 	udiv	r3, r2, r3
 80088a2:	4a25      	ldr	r2, [pc, #148]	@ (8008938 <UART_SetConfig+0x198>)
 80088a4:	fba2 2303 	umull	r2, r3, r2, r3
 80088a8:	095b      	lsrs	r3, r3, #5
 80088aa:	0119      	lsls	r1, r3, #4
 80088ac:	68fa      	ldr	r2, [r7, #12]
 80088ae:	4613      	mov	r3, r2
 80088b0:	009b      	lsls	r3, r3, #2
 80088b2:	4413      	add	r3, r2
 80088b4:	009a      	lsls	r2, r3, #2
 80088b6:	441a      	add	r2, r3
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	685b      	ldr	r3, [r3, #4]
 80088bc:	009b      	lsls	r3, r3, #2
 80088be:	fbb2 f2f3 	udiv	r2, r2, r3
 80088c2:	4b1d      	ldr	r3, [pc, #116]	@ (8008938 <UART_SetConfig+0x198>)
 80088c4:	fba3 0302 	umull	r0, r3, r3, r2
 80088c8:	095b      	lsrs	r3, r3, #5
 80088ca:	2064      	movs	r0, #100	@ 0x64
 80088cc:	fb00 f303 	mul.w	r3, r0, r3
 80088d0:	1ad3      	subs	r3, r2, r3
 80088d2:	011b      	lsls	r3, r3, #4
 80088d4:	3332      	adds	r3, #50	@ 0x32
 80088d6:	4a18      	ldr	r2, [pc, #96]	@ (8008938 <UART_SetConfig+0x198>)
 80088d8:	fba2 2303 	umull	r2, r3, r2, r3
 80088dc:	095b      	lsrs	r3, r3, #5
 80088de:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80088e2:	4419      	add	r1, r3
 80088e4:	68fa      	ldr	r2, [r7, #12]
 80088e6:	4613      	mov	r3, r2
 80088e8:	009b      	lsls	r3, r3, #2
 80088ea:	4413      	add	r3, r2
 80088ec:	009a      	lsls	r2, r3, #2
 80088ee:	441a      	add	r2, r3
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	685b      	ldr	r3, [r3, #4]
 80088f4:	009b      	lsls	r3, r3, #2
 80088f6:	fbb2 f2f3 	udiv	r2, r2, r3
 80088fa:	4b0f      	ldr	r3, [pc, #60]	@ (8008938 <UART_SetConfig+0x198>)
 80088fc:	fba3 0302 	umull	r0, r3, r3, r2
 8008900:	095b      	lsrs	r3, r3, #5
 8008902:	2064      	movs	r0, #100	@ 0x64
 8008904:	fb00 f303 	mul.w	r3, r0, r3
 8008908:	1ad3      	subs	r3, r2, r3
 800890a:	011b      	lsls	r3, r3, #4
 800890c:	3332      	adds	r3, #50	@ 0x32
 800890e:	4a0a      	ldr	r2, [pc, #40]	@ (8008938 <UART_SetConfig+0x198>)
 8008910:	fba2 2303 	umull	r2, r3, r2, r3
 8008914:	095b      	lsrs	r3, r3, #5
 8008916:	f003 020f 	and.w	r2, r3, #15
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	440a      	add	r2, r1
 8008920:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8008922:	bf00      	nop
 8008924:	3710      	adds	r7, #16
 8008926:	46bd      	mov	sp, r7
 8008928:	bd80      	pop	{r7, pc}
 800892a:	bf00      	nop
 800892c:	0044aa20 	.word	0x0044aa20
 8008930:	08011220 	.word	0x08011220
 8008934:	40013800 	.word	0x40013800
 8008938:	51eb851f 	.word	0x51eb851f

0800893c <BAT_init>:
} T_ADC_Context;

static T_ADC_Context g_ADC_context;

void BAT_init(ADC_HandleTypeDef *p_adcHandle)
{
 800893c:	b580      	push	{r7, lr}
 800893e:	b082      	sub	sp, #8
 8008940:	af00      	add	r7, sp, #0
 8008942:	6078      	str	r0, [r7, #4]
  LOG_info("Initializing battery check");
 8008944:	4905      	ldr	r1, [pc, #20]	@ (800895c <BAT_init+0x20>)
 8008946:	2001      	movs	r0, #1
 8008948:	f001 fef6 	bl	800a738 <LOG_log>

  g_ADC_context.adcHandle = p_adcHandle;
 800894c:	4a04      	ldr	r2, [pc, #16]	@ (8008960 <BAT_init+0x24>)
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	6013      	str	r3, [r2, #0]

  return;
 8008952:	bf00      	nop
}
 8008954:	3708      	adds	r7, #8
 8008956:	46bd      	mov	sp, r7
 8008958:	bd80      	pop	{r7, pc}
 800895a:	bf00      	nop
 800895c:	0801125c 	.word	0x0801125c
 8008960:	200008d4 	.word	0x200008d4

08008964 <BAT_update>:

void BAT_update(uint32_t *p_voltageInMv)
{
 8008964:	b580      	push	{r7, lr}
 8008966:	b084      	sub	sp, #16
 8008968:	af00      	add	r7, sp, #0
 800896a:	6078      	str	r0, [r7, #4]
  uint32_t l_adcRawData;
  float    l_voltageInV;

  l_adcRawData = HAL_ADC_GetValue(g_ADC_context.adcHandle);
 800896c:	4b18      	ldr	r3, [pc, #96]	@ (80089d0 <BAT_update+0x6c>)
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	4618      	mov	r0, r3
 8008972:	f7fa f8e9 	bl	8002b48 <HAL_ADC_GetValue>
 8008976:	60f8      	str	r0, [r7, #12]

  /* Apply conversion based on STM32 reference voltage & resolution */
  l_voltageInV  = (l_adcRawData * 3.30f ) / 4096.0f;
 8008978:	68f8      	ldr	r0, [r7, #12]
 800897a:	f7f8 fa17 	bl	8000dac <__aeabi_ui2f>
 800897e:	4603      	mov	r3, r0
 8008980:	4914      	ldr	r1, [pc, #80]	@ (80089d4 <BAT_update+0x70>)
 8008982:	4618      	mov	r0, r3
 8008984:	f7f8 fa6a 	bl	8000e5c <__aeabi_fmul>
 8008988:	4603      	mov	r3, r0
 800898a:	f04f 418b 	mov.w	r1, #1166016512	@ 0x45800000
 800898e:	4618      	mov	r0, r3
 8008990:	f7f8 fb18 	bl	8000fc4 <__aeabi_fdiv>
 8008994:	4603      	mov	r3, r0
 8008996:	60bb      	str	r3, [r7, #8]

  /* Consider voltage divider used between the battery & the ADC input */
  l_voltageInV *= 11.0f;
 8008998:	490f      	ldr	r1, [pc, #60]	@ (80089d8 <BAT_update+0x74>)
 800899a:	68b8      	ldr	r0, [r7, #8]
 800899c:	f7f8 fa5e 	bl	8000e5c <__aeabi_fmul>
 80089a0:	4603      	mov	r3, r0
 80089a2:	60bb      	str	r3, [r7, #8]

  *p_voltageInMv = (uint32_t)(l_voltageInV * 1000.0f);
 80089a4:	490d      	ldr	r1, [pc, #52]	@ (80089dc <BAT_update+0x78>)
 80089a6:	68b8      	ldr	r0, [r7, #8]
 80089a8:	f7f8 fa58 	bl	8000e5c <__aeabi_fmul>
 80089ac:	4603      	mov	r3, r0
 80089ae:	4618      	mov	r0, r3
 80089b0:	f7f8 fc40 	bl	8001234 <__aeabi_f2uiz>
 80089b4:	4602      	mov	r2, r0
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	601a      	str	r2, [r3, #0]

  LOG_debug("Battery level: %u mV", *p_voltageInMv);
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	461a      	mov	r2, r3
 80089c0:	4907      	ldr	r1, [pc, #28]	@ (80089e0 <BAT_update+0x7c>)
 80089c2:	2000      	movs	r0, #0
 80089c4:	f001 feb8 	bl	800a738 <LOG_log>

  return;
 80089c8:	bf00      	nop
}
 80089ca:	3710      	adds	r7, #16
 80089cc:	46bd      	mov	sp, r7
 80089ce:	bd80      	pop	{r7, pc}
 80089d0:	200008d4 	.word	0x200008d4
 80089d4:	40533333 	.word	0x40533333
 80089d8:	41300000 	.word	0x41300000
 80089dc:	447a0000 	.word	0x447a0000
 80089e0:	08011278 	.word	0x08011278

080089e4 <BLU_sendCommand>:
static void         BLU_sendCommand(uint32_t  p_command);
static void         BLU_readData   (uint8_t  *p_buffer );
static T_BLU_BUTTON BLU_getButton  (uint8_t  *p_buffer );

static void BLU_sendCommand(uint32_t p_command)
{
 80089e4:	b580      	push	{r7, lr}
 80089e6:	b084      	sub	sp, #16
 80089e8:	af00      	add	r7, sp, #0
 80089ea:	6078      	str	r0, [r7, #4]
  uint32_t l_bitValue;

  for (l_bitValue = 0x01; l_bitValue < 0x0100; l_bitValue <<= 1)
 80089ec:	2301      	movs	r3, #1
 80089ee:	60fb      	str	r3, [r7, #12]
 80089f0:	e02c      	b.n	8008a4c <BLU_sendCommand+0x68>
  {
    if ((l_bitValue & p_command) != 0)
 80089f2:	68fa      	ldr	r2, [r7, #12]
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	4013      	ands	r3, r2
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	d006      	beq.n	8008a0a <BLU_sendCommand+0x26>
    {
      SET_BIT(GPIOC->ODR, BLUETOOTH_SPI_CMD_Pin);
 80089fc:	4b18      	ldr	r3, [pc, #96]	@ (8008a60 <BLU_sendCommand+0x7c>)
 80089fe:	68db      	ldr	r3, [r3, #12]
 8008a00:	4a17      	ldr	r2, [pc, #92]	@ (8008a60 <BLU_sendCommand+0x7c>)
 8008a02:	f043 0302 	orr.w	r3, r3, #2
 8008a06:	60d3      	str	r3, [r2, #12]
 8008a08:	e005      	b.n	8008a16 <BLU_sendCommand+0x32>
    }
    else
    {
      CLEAR_BIT(GPIOC->ODR, BLUETOOTH_SPI_CMD_Pin);
 8008a0a:	4b15      	ldr	r3, [pc, #84]	@ (8008a60 <BLU_sendCommand+0x7c>)
 8008a0c:	68db      	ldr	r3, [r3, #12]
 8008a0e:	4a14      	ldr	r2, [pc, #80]	@ (8008a60 <BLU_sendCommand+0x7c>)
 8008a10:	f023 0302 	bic.w	r3, r3, #2
 8008a14:	60d3      	str	r3, [r2, #12]
    }

    SET_BIT(GPIOA->ODR  , BLUETOOTH_SPI_CLK_Pin);
 8008a16:	4b13      	ldr	r3, [pc, #76]	@ (8008a64 <BLU_sendCommand+0x80>)
 8008a18:	68db      	ldr	r3, [r3, #12]
 8008a1a:	4a12      	ldr	r2, [pc, #72]	@ (8008a64 <BLU_sendCommand+0x80>)
 8008a1c:	f043 0310 	orr.w	r3, r3, #16
 8008a20:	60d3      	str	r3, [r2, #12]
    UTI_delayUs(5);
 8008a22:	2005      	movs	r0, #5
 8008a24:	f002 ff20 	bl	800b868 <UTI_delayUs>
    CLEAR_BIT(GPIOA->ODR, BLUETOOTH_SPI_CLK_Pin);
 8008a28:	4b0e      	ldr	r3, [pc, #56]	@ (8008a64 <BLU_sendCommand+0x80>)
 8008a2a:	68db      	ldr	r3, [r3, #12]
 8008a2c:	4a0d      	ldr	r2, [pc, #52]	@ (8008a64 <BLU_sendCommand+0x80>)
 8008a2e:	f023 0310 	bic.w	r3, r3, #16
 8008a32:	60d3      	str	r3, [r2, #12]
    UTI_delayUs(5);
 8008a34:	2005      	movs	r0, #5
 8008a36:	f002 ff17 	bl	800b868 <UTI_delayUs>
    SET_BIT(GPIOA->ODR  , BLUETOOTH_SPI_CLK_Pin);
 8008a3a:	4b0a      	ldr	r3, [pc, #40]	@ (8008a64 <BLU_sendCommand+0x80>)
 8008a3c:	68db      	ldr	r3, [r3, #12]
 8008a3e:	4a09      	ldr	r2, [pc, #36]	@ (8008a64 <BLU_sendCommand+0x80>)
 8008a40:	f043 0310 	orr.w	r3, r3, #16
 8008a44:	60d3      	str	r3, [r2, #12]
  for (l_bitValue = 0x01; l_bitValue < 0x0100; l_bitValue <<= 1)
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	005b      	lsls	r3, r3, #1
 8008a4a:	60fb      	str	r3, [r7, #12]
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	2bff      	cmp	r3, #255	@ 0xff
 8008a50:	d9cf      	bls.n	80089f2 <BLU_sendCommand+0xe>
  }
  UTI_delayUs(16);
 8008a52:	2010      	movs	r0, #16
 8008a54:	f002 ff08 	bl	800b868 <UTI_delayUs>

  return;
 8008a58:	bf00      	nop
}
 8008a5a:	3710      	adds	r7, #16
 8008a5c:	46bd      	mov	sp, r7
 8008a5e:	bd80      	pop	{r7, pc}
 8008a60:	40011000 	.word	0x40011000
 8008a64:	40010800 	.word	0x40010800

08008a68 <BLU_readData>:

static void BLU_readData(uint8_t *p_buffer)
{
 8008a68:	b580      	push	{r7, lr}
 8008a6a:	b084      	sub	sp, #16
 8008a6c:	af00      	add	r7, sp, #0
 8008a6e:	6078      	str	r0, [r7, #4]
  uint32_t l_index;
  uint32_t l_bitValue;

  /* Reset buffer */
  for (l_index = 0; l_index < BLU_DATA_BUFFER_LENGTH; l_index++)
 8008a70:	2300      	movs	r3, #0
 8008a72:	60fb      	str	r3, [r7, #12]
 8008a74:	e007      	b.n	8008a86 <BLU_readData+0x1e>
  {
    p_buffer[l_index] = 0x00;
 8008a76:	687a      	ldr	r2, [r7, #4]
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	4413      	add	r3, r2
 8008a7c:	2200      	movs	r2, #0
 8008a7e:	701a      	strb	r2, [r3, #0]
  for (l_index = 0; l_index < BLU_DATA_BUFFER_LENGTH; l_index++)
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	3301      	adds	r3, #1
 8008a84:	60fb      	str	r3, [r7, #12]
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	2b06      	cmp	r3, #6
 8008a8a:	d9f4      	bls.n	8008a76 <BLU_readData+0xe>
  }

  CLEAR_BIT(GPIOC->ODR, BLUETOOTH_SPI_CS_Pin);
 8008a8c:	4b2a      	ldr	r3, [pc, #168]	@ (8008b38 <BLU_readData+0xd0>)
 8008a8e:	68db      	ldr	r3, [r3, #12]
 8008a90:	4a29      	ldr	r2, [pc, #164]	@ (8008b38 <BLU_readData+0xd0>)
 8008a92:	f023 0308 	bic.w	r3, r3, #8
 8008a96:	60d3      	str	r3, [r2, #12]

  BLU_sendCommand(0x01);
 8008a98:	2001      	movs	r0, #1
 8008a9a:	f7ff ffa3 	bl	80089e4 <BLU_sendCommand>
  BLU_sendCommand(0x42);
 8008a9e:	2042      	movs	r0, #66	@ 0x42
 8008aa0:	f7ff ffa0 	bl	80089e4 <BLU_sendCommand>

  for (l_index = 0; l_index < BLU_DATA_BUFFER_LENGTH; l_index++)
 8008aa4:	2300      	movs	r3, #0
 8008aa6:	60fb      	str	r3, [r7, #12]
 8008aa8:	e038      	b.n	8008b1c <BLU_readData+0xb4>
  {
    for (l_bitValue = 0x01; l_bitValue < 0x100; l_bitValue <<= 1)
 8008aaa:	2301      	movs	r3, #1
 8008aac:	60bb      	str	r3, [r7, #8]
 8008aae:	e02c      	b.n	8008b0a <BLU_readData+0xa2>
    {
      SET_BIT(GPIOA->ODR  , BLUETOOTH_SPI_CLK_Pin);
 8008ab0:	4b22      	ldr	r3, [pc, #136]	@ (8008b3c <BLU_readData+0xd4>)
 8008ab2:	68db      	ldr	r3, [r3, #12]
 8008ab4:	4a21      	ldr	r2, [pc, #132]	@ (8008b3c <BLU_readData+0xd4>)
 8008ab6:	f043 0310 	orr.w	r3, r3, #16
 8008aba:	60d3      	str	r3, [r2, #12]
      UTI_delayUs(5);
 8008abc:	2005      	movs	r0, #5
 8008abe:	f002 fed3 	bl	800b868 <UTI_delayUs>
      CLEAR_BIT(GPIOA->ODR, BLUETOOTH_SPI_CLK_Pin);
 8008ac2:	4b1e      	ldr	r3, [pc, #120]	@ (8008b3c <BLU_readData+0xd4>)
 8008ac4:	68db      	ldr	r3, [r3, #12]
 8008ac6:	4a1d      	ldr	r2, [pc, #116]	@ (8008b3c <BLU_readData+0xd4>)
 8008ac8:	f023 0310 	bic.w	r3, r3, #16
 8008acc:	60d3      	str	r3, [r2, #12]
      UTI_delayUs(5);
 8008ace:	2005      	movs	r0, #5
 8008ad0:	f002 feca 	bl	800b868 <UTI_delayUs>
      SET_BIT(GPIOA->ODR  , BLUETOOTH_SPI_CLK_Pin);
 8008ad4:	4b19      	ldr	r3, [pc, #100]	@ (8008b3c <BLU_readData+0xd4>)
 8008ad6:	68db      	ldr	r3, [r3, #12]
 8008ad8:	4a18      	ldr	r2, [pc, #96]	@ (8008b3c <BLU_readData+0xd4>)
 8008ada:	f043 0310 	orr.w	r3, r3, #16
 8008ade:	60d3      	str	r3, [r2, #12]

      if (READ_BIT(GPIOC->IDR, BLUETOOTH_SPI_DAT_Pin) != GPIO_PIN_RESET)
 8008ae0:	4b15      	ldr	r3, [pc, #84]	@ (8008b38 <BLU_readData+0xd0>)
 8008ae2:	689b      	ldr	r3, [r3, #8]
 8008ae4:	f003 0304 	and.w	r3, r3, #4
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d00b      	beq.n	8008b04 <BLU_readData+0x9c>
      {
        p_buffer[l_index] |= l_bitValue;
 8008aec:	687a      	ldr	r2, [r7, #4]
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	4413      	add	r3, r2
 8008af2:	7819      	ldrb	r1, [r3, #0]
 8008af4:	68bb      	ldr	r3, [r7, #8]
 8008af6:	b2da      	uxtb	r2, r3
 8008af8:	6878      	ldr	r0, [r7, #4]
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	4403      	add	r3, r0
 8008afe:	430a      	orrs	r2, r1
 8008b00:	b2d2      	uxtb	r2, r2
 8008b02:	701a      	strb	r2, [r3, #0]
    for (l_bitValue = 0x01; l_bitValue < 0x100; l_bitValue <<= 1)
 8008b04:	68bb      	ldr	r3, [r7, #8]
 8008b06:	005b      	lsls	r3, r3, #1
 8008b08:	60bb      	str	r3, [r7, #8]
 8008b0a:	68bb      	ldr	r3, [r7, #8]
 8008b0c:	2bff      	cmp	r3, #255	@ 0xff
 8008b0e:	d9cf      	bls.n	8008ab0 <BLU_readData+0x48>
      else
      {
        ; /* Nothing to do */
      }
    }
      UTI_delayUs(16);
 8008b10:	2010      	movs	r0, #16
 8008b12:	f002 fea9 	bl	800b868 <UTI_delayUs>
  for (l_index = 0; l_index < BLU_DATA_BUFFER_LENGTH; l_index++)
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	3301      	adds	r3, #1
 8008b1a:	60fb      	str	r3, [r7, #12]
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	2b06      	cmp	r3, #6
 8008b20:	d9c3      	bls.n	8008aaa <BLU_readData+0x42>
  }

  SET_BIT(GPIOC->ODR, BLUETOOTH_SPI_CS_Pin);
 8008b22:	4b05      	ldr	r3, [pc, #20]	@ (8008b38 <BLU_readData+0xd0>)
 8008b24:	68db      	ldr	r3, [r3, #12]
 8008b26:	4a04      	ldr	r2, [pc, #16]	@ (8008b38 <BLU_readData+0xd0>)
 8008b28:	f043 0308 	orr.w	r3, r3, #8
 8008b2c:	60d3      	str	r3, [r2, #12]

  return;
 8008b2e:	bf00      	nop
}
 8008b30:	3710      	adds	r7, #16
 8008b32:	46bd      	mov	sp, r7
 8008b34:	bd80      	pop	{r7, pc}
 8008b36:	bf00      	nop
 8008b38:	40011000 	.word	0x40011000
 8008b3c:	40010800 	.word	0x40010800

08008b40 <BLU_getButton>:

static T_BLU_BUTTON BLU_getButton(uint8_t *p_buffer)
{
 8008b40:	b480      	push	{r7}
 8008b42:	b085      	sub	sp, #20
 8008b44:	af00      	add	r7, sp, #0
 8008b46:	6078      	str	r0, [r7, #4]
  uint32_t l_buttonRawValue;
  uint32_t l_index;

  l_buttonRawValue = (p_buffer[BLU_BUTTON_HIGH_OFFSET] << 8) | p_buffer[BLU_BUTTON_LOW_OFFSET];
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	3302      	adds	r3, #2
 8008b4c:	781b      	ldrb	r3, [r3, #0]
 8008b4e:	021b      	lsls	r3, r3, #8
 8008b50:	687a      	ldr	r2, [r7, #4]
 8008b52:	3201      	adds	r2, #1
 8008b54:	7812      	ldrb	r2, [r2, #0]
 8008b56:	4313      	orrs	r3, r2
 8008b58:	60bb      	str	r3, [r7, #8]

  /* Ignore BLU_BUTTON_NONE value as it is not directly coded in raw data */
  for (l_index = BLU_BUTTON_SELECT; l_index < BLU_BUTTON_COUNT_VALUE; l_index++)
 8008b5a:	2301      	movs	r3, #1
 8008b5c:	60fb      	str	r3, [r7, #12]
 8008b5e:	e00f      	b.n	8008b80 <BLU_getButton+0x40>
  {
    /* Stop decoding button data on 1st match (do not deal with multiple presses case) */
    if ((l_buttonRawValue & (1 << (l_index - 1))) == 0)
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	3b01      	subs	r3, #1
 8008b64:	2201      	movs	r2, #1
 8008b66:	fa02 f303 	lsl.w	r3, r2, r3
 8008b6a:	461a      	mov	r2, r3
 8008b6c:	68bb      	ldr	r3, [r7, #8]
 8008b6e:	4013      	ands	r3, r2
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d102      	bne.n	8008b7a <BLU_getButton+0x3a>
    {
      return l_index;
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	b2db      	uxtb	r3, r3
 8008b78:	e006      	b.n	8008b88 <BLU_getButton+0x48>
  for (l_index = BLU_BUTTON_SELECT; l_index < BLU_BUTTON_COUNT_VALUE; l_index++)
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	3301      	adds	r3, #1
 8008b7e:	60fb      	str	r3, [r7, #12]
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	2b10      	cmp	r3, #16
 8008b84:	d9ec      	bls.n	8008b60 <BLU_getButton+0x20>
    {
      ; /* Nothing to do */
    }
  }

  return BLU_BUTTON_NONE;
 8008b86:	2300      	movs	r3, #0
}
 8008b88:	4618      	mov	r0, r3
 8008b8a:	3714      	adds	r7, #20
 8008b8c:	46bd      	mov	sp, r7
 8008b8e:	bc80      	pop	{r7}
 8008b90:	4770      	bx	lr
	...

08008b94 <BLU_init>:

void BLU_init(void)
{
 8008b94:	b580      	push	{r7, lr}
 8008b96:	af00      	add	r7, sp, #0
  LOG_info("Initializing bluetooth control");
 8008b98:	4904      	ldr	r1, [pc, #16]	@ (8008bac <BLU_init+0x18>)
 8008b9a:	2001      	movs	r0, #1
 8008b9c:	f001 fdcc 	bl	800a738 <LOG_log>

  BLU_initData(&g_BLU_context.lastData);
 8008ba0:	4803      	ldr	r0, [pc, #12]	@ (8008bb0 <BLU_init+0x1c>)
 8008ba2:	f000 f807 	bl	8008bb4 <BLU_initData>

  return;
 8008ba6:	bf00      	nop
}
 8008ba8:	bd80      	pop	{r7, pc}
 8008baa:	bf00      	nop
 8008bac:	08011290 	.word	0x08011290
 8008bb0:	200008d8 	.word	0x200008d8

08008bb4 <BLU_initData>:

void BLU_initData(T_BLU_Data *p_data)
{
 8008bb4:	b480      	push	{r7}
 8008bb6:	b083      	sub	sp, #12
 8008bb8:	af00      	add	r7, sp, #0
 8008bba:	6078      	str	r0, [r7, #4]
  p_data->leftX  = BLU_DATA_DEFAUT_DIRECTION;
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	2280      	movs	r2, #128	@ 0x80
 8008bc0:	601a      	str	r2, [r3, #0]
  p_data->leftY  = BLU_DATA_DEFAUT_DIRECTION;
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	2280      	movs	r2, #128	@ 0x80
 8008bc6:	605a      	str	r2, [r3, #4]
  p_data->rightX = BLU_DATA_DEFAUT_DIRECTION;
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	2280      	movs	r2, #128	@ 0x80
 8008bcc:	609a      	str	r2, [r3, #8]
  p_data->rightY = BLU_DATA_DEFAUT_DIRECTION;
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	2280      	movs	r2, #128	@ 0x80
 8008bd2:	60da      	str	r2, [r3, #12]
  p_data->button = BLU_BUTTON_NONE;
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	2200      	movs	r2, #0
 8008bd8:	741a      	strb	r2, [r3, #16]

  return;
 8008bda:	bf00      	nop
}
 8008bdc:	370c      	adds	r7, #12
 8008bde:	46bd      	mov	sp, r7
 8008be0:	bc80      	pop	{r7}
 8008be2:	4770      	bx	lr

08008be4 <BLU_receiveData>:

void BLU_receiveData(T_BLU_Data *p_data)
{
 8008be4:	b580      	push	{r7, lr}
 8008be6:	b08c      	sub	sp, #48	@ 0x30
 8008be8:	af02      	add	r7, sp, #8
 8008bea:	6078      	str	r0, [r7, #4]
  uint8_t    l_buffer[BLU_DATA_BUFFER_LENGTH];
  T_BLU_Data l_readData;

  /* Read raw data */
  BLU_readData(l_buffer);
 8008bec:	f107 0320 	add.w	r3, r7, #32
 8008bf0:	4618      	mov	r0, r3
 8008bf2:	f7ff ff39 	bl	8008a68 <BLU_readData>

  /* Start and decode raw data */
  l_readData.leftX  = l_buffer[BLU_LEFT_X_OFFSET ];
 8008bf6:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8008bfa:	60fb      	str	r3, [r7, #12]
  l_readData.leftY  = l_buffer[BLU_LEFT_Y_OFFSET ];
 8008bfc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008c00:	613b      	str	r3, [r7, #16]
  l_readData.rightX = l_buffer[BLU_RIGHT_X_OFFSET];
 8008c02:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8008c06:	617b      	str	r3, [r7, #20]
  l_readData.rightY = l_buffer[BLU_RIGHT_Y_OFFSET];
 8008c08:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008c0c:	61bb      	str	r3, [r7, #24]
  l_readData.button = BLU_getButton(l_buffer);
 8008c0e:	f107 0320 	add.w	r3, r7, #32
 8008c12:	4618      	mov	r0, r3
 8008c14:	f7ff ff94 	bl	8008b40 <BLU_getButton>
 8008c18:	4603      	mov	r3, r0
 8008c1a:	773b      	strb	r3, [r7, #28]

  /* Deal with startup condition, while read data is not valid yet */
  if  ((l_readData.leftX == 255 && l_readData.leftY == 255 && l_readData.rightX == 255 && l_readData.rightY ==255)
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	2bff      	cmp	r3, #255	@ 0xff
 8008c20:	d108      	bne.n	8008c34 <BLU_receiveData+0x50>
 8008c22:	693b      	ldr	r3, [r7, #16]
 8008c24:	2bff      	cmp	r3, #255	@ 0xff
 8008c26:	d105      	bne.n	8008c34 <BLU_receiveData+0x50>
 8008c28:	697b      	ldr	r3, [r7, #20]
 8008c2a:	2bff      	cmp	r3, #255	@ 0xff
 8008c2c:	d102      	bne.n	8008c34 <BLU_receiveData+0x50>
 8008c2e:	69bb      	ldr	r3, [r7, #24]
 8008c30:	2bff      	cmp	r3, #255	@ 0xff
 8008c32:	d00b      	beq.n	8008c4c <BLU_receiveData+0x68>
    || (l_readData.leftX ==   0 && l_readData.leftY ==   0 && l_readData.rightX ==   0 && l_readData.rightY ==  0))
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d10e      	bne.n	8008c58 <BLU_receiveData+0x74>
 8008c3a:	693b      	ldr	r3, [r7, #16]
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d10b      	bne.n	8008c58 <BLU_receiveData+0x74>
 8008c40:	697b      	ldr	r3, [r7, #20]
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d108      	bne.n	8008c58 <BLU_receiveData+0x74>
 8008c46:	69bb      	ldr	r3, [r7, #24]
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d105      	bne.n	8008c58 <BLU_receiveData+0x74>
  {
    BLU_initData(&l_readData);
 8008c4c:	f107 030c 	add.w	r3, r7, #12
 8008c50:	4618      	mov	r0, r3
 8008c52:	f7ff ffaf 	bl	8008bb4 <BLU_initData>
 8008c56:	e053      	b.n	8008d00 <BLU_receiveData+0x11c>
  }
  /* Use a confirmation mechanism, on 2 cycles, as glitches are observed */
  else if ((l_readData.leftX  == g_BLU_context.lastData.leftX) &&
 8008c58:	68fa      	ldr	r2, [r7, #12]
 8008c5a:	4b33      	ldr	r3, [pc, #204]	@ (8008d28 <BLU_receiveData+0x144>)
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	429a      	cmp	r2, r3
 8008c60:	d14e      	bne.n	8008d00 <BLU_receiveData+0x11c>
           (l_readData.leftY  == g_BLU_context.lastData.leftY) &&
 8008c62:	693a      	ldr	r2, [r7, #16]
 8008c64:	4b30      	ldr	r3, [pc, #192]	@ (8008d28 <BLU_receiveData+0x144>)
 8008c66:	685b      	ldr	r3, [r3, #4]
  else if ((l_readData.leftX  == g_BLU_context.lastData.leftX) &&
 8008c68:	429a      	cmp	r2, r3
 8008c6a:	d149      	bne.n	8008d00 <BLU_receiveData+0x11c>
           (l_readData.rightX == g_BLU_context.lastData.rightX) &&
 8008c6c:	697a      	ldr	r2, [r7, #20]
 8008c6e:	4b2e      	ldr	r3, [pc, #184]	@ (8008d28 <BLU_receiveData+0x144>)
 8008c70:	689b      	ldr	r3, [r3, #8]
           (l_readData.leftY  == g_BLU_context.lastData.leftY) &&
 8008c72:	429a      	cmp	r2, r3
 8008c74:	d144      	bne.n	8008d00 <BLU_receiveData+0x11c>
           (l_readData.rightY == g_BLU_context.lastData.rightY) &&
 8008c76:	69ba      	ldr	r2, [r7, #24]
 8008c78:	4b2b      	ldr	r3, [pc, #172]	@ (8008d28 <BLU_receiveData+0x144>)
 8008c7a:	68db      	ldr	r3, [r3, #12]
           (l_readData.rightX == g_BLU_context.lastData.rightX) &&
 8008c7c:	429a      	cmp	r2, r3
 8008c7e:	d13f      	bne.n	8008d00 <BLU_receiveData+0x11c>
           (l_readData.button == g_BLU_context.lastData.button))
 8008c80:	7f3a      	ldrb	r2, [r7, #28]
 8008c82:	4b29      	ldr	r3, [pc, #164]	@ (8008d28 <BLU_receiveData+0x144>)
 8008c84:	7c1b      	ldrb	r3, [r3, #16]
           (l_readData.rightY == g_BLU_context.lastData.rightY) &&
 8008c86:	429a      	cmp	r2, r3
 8008c88:	d13a      	bne.n	8008d00 <BLU_receiveData+0x11c>
  {
    /* Normalize directions data in range [-MAX..MAX] */
    p_data->leftX  = UTI_normalizeIntValue(l_readData.leftX , 0, 255, -STP_DRIVE_MAX_SPEED, STP_DRIVE_MAX_SPEED, false);
 8008c8a:	68f8      	ldr	r0, [r7, #12]
 8008c8c:	2300      	movs	r3, #0
 8008c8e:	9301      	str	r3, [sp, #4]
 8008c90:	2328      	movs	r3, #40	@ 0x28
 8008c92:	9300      	str	r3, [sp, #0]
 8008c94:	f06f 0327 	mvn.w	r3, #39	@ 0x27
 8008c98:	22ff      	movs	r2, #255	@ 0xff
 8008c9a:	2100      	movs	r1, #0
 8008c9c:	f002 feab 	bl	800b9f6 <UTI_normalizeIntValue>
 8008ca0:	4602      	mov	r2, r0
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	601a      	str	r2, [r3, #0]
    p_data->leftY  = UTI_normalizeIntValue(l_readData.leftY , 0, 255, -STP_DRIVE_MAX_SPEED, STP_DRIVE_MAX_SPEED, true );
 8008ca6:	6938      	ldr	r0, [r7, #16]
 8008ca8:	2301      	movs	r3, #1
 8008caa:	9301      	str	r3, [sp, #4]
 8008cac:	2328      	movs	r3, #40	@ 0x28
 8008cae:	9300      	str	r3, [sp, #0]
 8008cb0:	f06f 0327 	mvn.w	r3, #39	@ 0x27
 8008cb4:	22ff      	movs	r2, #255	@ 0xff
 8008cb6:	2100      	movs	r1, #0
 8008cb8:	f002 fe9d 	bl	800b9f6 <UTI_normalizeIntValue>
 8008cbc:	4602      	mov	r2, r0
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	605a      	str	r2, [r3, #4]
    p_data->rightX = UTI_normalizeIntValue(l_readData.rightX, 0, 255, -STP_DRIVE_MAX_SPEED, STP_DRIVE_MAX_SPEED, false);
 8008cc2:	6978      	ldr	r0, [r7, #20]
 8008cc4:	2300      	movs	r3, #0
 8008cc6:	9301      	str	r3, [sp, #4]
 8008cc8:	2328      	movs	r3, #40	@ 0x28
 8008cca:	9300      	str	r3, [sp, #0]
 8008ccc:	f06f 0327 	mvn.w	r3, #39	@ 0x27
 8008cd0:	22ff      	movs	r2, #255	@ 0xff
 8008cd2:	2100      	movs	r1, #0
 8008cd4:	f002 fe8f 	bl	800b9f6 <UTI_normalizeIntValue>
 8008cd8:	4602      	mov	r2, r0
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	609a      	str	r2, [r3, #8]
    p_data->rightY = UTI_normalizeIntValue(l_readData.rightY, 0, 255, -STP_DRIVE_MAX_SPEED, STP_DRIVE_MAX_SPEED, true );
 8008cde:	69b8      	ldr	r0, [r7, #24]
 8008ce0:	2301      	movs	r3, #1
 8008ce2:	9301      	str	r3, [sp, #4]
 8008ce4:	2328      	movs	r3, #40	@ 0x28
 8008ce6:	9300      	str	r3, [sp, #0]
 8008ce8:	f06f 0327 	mvn.w	r3, #39	@ 0x27
 8008cec:	22ff      	movs	r2, #255	@ 0xff
 8008cee:	2100      	movs	r1, #0
 8008cf0:	f002 fe81 	bl	800b9f6 <UTI_normalizeIntValue>
 8008cf4:	4602      	mov	r2, r0
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	60da      	str	r2, [r3, #12]
    p_data->button = l_readData.button;
 8008cfa:	7f3a      	ldrb	r2, [r7, #28]
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	741a      	strb	r2, [r3, #16]
  {
    ; /* Nothing to do */
  }

  /* Saved received data for later use in confirmation mechanism */
  g_BLU_context.lastData.leftX  = l_readData.leftX;
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	4a09      	ldr	r2, [pc, #36]	@ (8008d28 <BLU_receiveData+0x144>)
 8008d04:	6013      	str	r3, [r2, #0]
  g_BLU_context.lastData.leftY  = l_readData.leftY;
 8008d06:	693b      	ldr	r3, [r7, #16]
 8008d08:	4a07      	ldr	r2, [pc, #28]	@ (8008d28 <BLU_receiveData+0x144>)
 8008d0a:	6053      	str	r3, [r2, #4]
  g_BLU_context.lastData.rightX = l_readData.rightX;
 8008d0c:	697b      	ldr	r3, [r7, #20]
 8008d0e:	4a06      	ldr	r2, [pc, #24]	@ (8008d28 <BLU_receiveData+0x144>)
 8008d10:	6093      	str	r3, [r2, #8]
  g_BLU_context.lastData.rightY = l_readData.rightY;
 8008d12:	69bb      	ldr	r3, [r7, #24]
 8008d14:	4a04      	ldr	r2, [pc, #16]	@ (8008d28 <BLU_receiveData+0x144>)
 8008d16:	60d3      	str	r3, [r2, #12]
  g_BLU_context.lastData.button = l_readData.button;
 8008d18:	7f3a      	ldrb	r2, [r7, #28]
 8008d1a:	4b03      	ldr	r3, [pc, #12]	@ (8008d28 <BLU_receiveData+0x144>)
 8008d1c:	741a      	strb	r2, [r3, #16]

  return;
 8008d1e:	bf00      	nop
}
 8008d20:	3728      	adds	r7, #40	@ 0x28
 8008d22:	46bd      	mov	sp, r7
 8008d24:	bd80      	pop	{r7, pc}
 8008d26:	bf00      	nop
 8008d28:	200008d8 	.word	0x200008d8

08008d2c <CHR_init>:
} T_CHR_Context;

static T_CHR_Context g_CHR_context;

void CHR_init(TIM_HandleTypeDef *p_usTimerHandle)
{
 8008d2c:	b580      	push	{r7, lr}
 8008d2e:	b082      	sub	sp, #8
 8008d30:	af00      	add	r7, sp, #0
 8008d32:	6078      	str	r0, [r7, #4]
  LOG_info("Initializing micro-second chronometer");
 8008d34:	4907      	ldr	r1, [pc, #28]	@ (8008d54 <CHR_init+0x28>)
 8008d36:	2001      	movs	r0, #1
 8008d38:	f001 fcfe 	bl	800a738 <LOG_log>

  g_CHR_context.timerHandle = p_usTimerHandle;
 8008d3c:	4a06      	ldr	r2, [pc, #24]	@ (8008d58 <CHR_init+0x2c>)
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	6013      	str	r3, [r2, #0]
  g_CHR_context.isStarted   = false;
 8008d42:	4b05      	ldr	r3, [pc, #20]	@ (8008d58 <CHR_init+0x2c>)
 8008d44:	2200      	movs	r2, #0
 8008d46:	711a      	strb	r2, [r3, #4]

  CHR_reset();
 8008d48:	f000 f85a 	bl	8008e00 <CHR_reset>

  return;
 8008d4c:	bf00      	nop
}
 8008d4e:	3708      	adds	r7, #8
 8008d50:	46bd      	mov	sp, r7
 8008d52:	bd80      	pop	{r7, pc}
 8008d54:	080112b0 	.word	0x080112b0
 8008d58:	200008ec 	.word	0x200008ec

08008d5c <CHR_start>:

void CHR_start(void)
{
 8008d5c:	b580      	push	{r7, lr}
 8008d5e:	b082      	sub	sp, #8
 8008d60:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef l_halReturnCode;

  if (g_CHR_context.isStarted == true)
 8008d62:	4b11      	ldr	r3, [pc, #68]	@ (8008da8 <CHR_start+0x4c>)
 8008d64:	791b      	ldrb	r3, [r3, #4]
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d004      	beq.n	8008d74 <CHR_start+0x18>
  {
    LOG_error("Trying to start chronometer twice");
 8008d6a:	4910      	ldr	r1, [pc, #64]	@ (8008dac <CHR_start+0x50>)
 8008d6c:	2003      	movs	r0, #3
 8008d6e:	f001 fce3 	bl	800a738 <LOG_log>
    {
      g_CHR_context.isStarted = true;
    }
  }

  return;
 8008d72:	e016      	b.n	8008da2 <CHR_start+0x46>
    CHR_reset();
 8008d74:	f000 f844 	bl	8008e00 <CHR_reset>
    l_halReturnCode = HAL_TIM_Base_Start_IT(g_CHR_context.timerHandle);
 8008d78:	4b0b      	ldr	r3, [pc, #44]	@ (8008da8 <CHR_start+0x4c>)
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	4618      	mov	r0, r3
 8008d7e:	f7fc fe99 	bl	8005ab4 <HAL_TIM_Base_Start_IT>
 8008d82:	4603      	mov	r3, r0
 8008d84:	71fb      	strb	r3, [r7, #7]
    if (l_halReturnCode != HAL_OK)
 8008d86:	79fb      	ldrb	r3, [r7, #7]
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d006      	beq.n	8008d9a <CHR_start+0x3e>
      LOG_error("HAL_TIM_Base_Start_IT() returned an error code: %d", l_halReturnCode);
 8008d8c:	79fb      	ldrb	r3, [r7, #7]
 8008d8e:	461a      	mov	r2, r3
 8008d90:	4907      	ldr	r1, [pc, #28]	@ (8008db0 <CHR_start+0x54>)
 8008d92:	2003      	movs	r0, #3
 8008d94:	f001 fcd0 	bl	800a738 <LOG_log>
  return;
 8008d98:	e003      	b.n	8008da2 <CHR_start+0x46>
      g_CHR_context.isStarted = true;
 8008d9a:	4b03      	ldr	r3, [pc, #12]	@ (8008da8 <CHR_start+0x4c>)
 8008d9c:	2201      	movs	r2, #1
 8008d9e:	711a      	strb	r2, [r3, #4]
  return;
 8008da0:	bf00      	nop
}
 8008da2:	3708      	adds	r7, #8
 8008da4:	46bd      	mov	sp, r7
 8008da6:	bd80      	pop	{r7, pc}
 8008da8:	200008ec 	.word	0x200008ec
 8008dac:	080112d8 	.word	0x080112d8
 8008db0:	080112fc 	.word	0x080112fc

08008db4 <CHR_getTimeUs>:

  return;
}

uint32_t CHR_getTimeUs(void)
{
 8008db4:	b580      	push	{r7, lr}
 8008db6:	b082      	sub	sp, #8
 8008db8:	af00      	add	r7, sp, #0
  uint32_t l_currentTimeInUs;

  if (g_CHR_context.wasOverflowed == true)
 8008dba:	4b09      	ldr	r3, [pc, #36]	@ (8008de0 <CHR_getTimeUs+0x2c>)
 8008dbc:	795b      	ldrb	r3, [r3, #5]
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d003      	beq.n	8008dca <CHR_getTimeUs+0x16>
  {
    LOG_warning("Chronometer overflowed");
 8008dc2:	4908      	ldr	r1, [pc, #32]	@ (8008de4 <CHR_getTimeUs+0x30>)
 8008dc4:	2002      	movs	r0, #2
 8008dc6:	f001 fcb7 	bl	800a738 <LOG_log>
  else
  {
    ; /* Nothing to do */
  }

  l_currentTimeInUs = __HAL_TIM_GET_COUNTER(g_CHR_context.timerHandle);
 8008dca:	4b05      	ldr	r3, [pc, #20]	@ (8008de0 <CHR_getTimeUs+0x2c>)
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008dd2:	607b      	str	r3, [r7, #4]

  return l_currentTimeInUs;
 8008dd4:	687b      	ldr	r3, [r7, #4]
}
 8008dd6:	4618      	mov	r0, r3
 8008dd8:	3708      	adds	r7, #8
 8008dda:	46bd      	mov	sp, r7
 8008ddc:	bd80      	pop	{r7, pc}
 8008dde:	bf00      	nop
 8008de0:	200008ec 	.word	0x200008ec
 8008de4:	08011398 	.word	0x08011398

08008de8 <CHR_overflow>:

void CHR_overflow(void)
{
 8008de8:	b480      	push	{r7}
 8008dea:	af00      	add	r7, sp, #0
  g_CHR_context.wasOverflowed = true;
 8008dec:	4b03      	ldr	r3, [pc, #12]	@ (8008dfc <CHR_overflow+0x14>)
 8008dee:	2201      	movs	r2, #1
 8008df0:	715a      	strb	r2, [r3, #5]

  return;
 8008df2:	bf00      	nop
}
 8008df4:	46bd      	mov	sp, r7
 8008df6:	bc80      	pop	{r7}
 8008df8:	4770      	bx	lr
 8008dfa:	bf00      	nop
 8008dfc:	200008ec 	.word	0x200008ec

08008e00 <CHR_reset>:

void CHR_reset(void)
{
 8008e00:	b480      	push	{r7}
 8008e02:	af00      	add	r7, sp, #0
  __HAL_TIM_SET_COUNTER(g_CHR_context.timerHandle, 0);
 8008e04:	4b08      	ldr	r3, [pc, #32]	@ (8008e28 <CHR_reset+0x28>)
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	2200      	movs	r2, #0
 8008e0c:	625a      	str	r2, [r3, #36]	@ 0x24
  __HAL_TIM_CLEAR_IT   (g_CHR_context.timerHandle, TIM_IT_UPDATE);
 8008e0e:	4b06      	ldr	r3, [pc, #24]	@ (8008e28 <CHR_reset+0x28>)
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	f06f 0201 	mvn.w	r2, #1
 8008e18:	611a      	str	r2, [r3, #16]

  g_CHR_context.wasOverflowed = false;
 8008e1a:	4b03      	ldr	r3, [pc, #12]	@ (8008e28 <CHR_reset+0x28>)
 8008e1c:	2200      	movs	r2, #0
 8008e1e:	715a      	strb	r2, [r3, #5]

  return;
 8008e20:	bf00      	nop
}
 8008e22:	46bd      	mov	sp, r7
 8008e24:	bc80      	pop	{r7}
 8008e26:	4770      	bx	lr
 8008e28:	200008ec 	.word	0x200008ec

08008e2c <CBU_init>:
#include "circular_buffer.h"

#include "log.h"

void CBU_init(T_CBU_Handle *p_buffer)
{
 8008e2c:	b580      	push	{r7, lr}
 8008e2e:	b084      	sub	sp, #16
 8008e30:	af00      	add	r7, sp, #0
 8008e32:	6078      	str	r0, [r7, #4]
  uint32_t l_index;

  LOG_debug("Initializing circular buffer");
 8008e34:	490e      	ldr	r1, [pc, #56]	@ (8008e70 <CBU_init+0x44>)
 8008e36:	2000      	movs	r0, #0
 8008e38:	f001 fc7e 	bl	800a738 <LOG_log>

  for (l_index = 0; l_index < CST_CIRCULAR_BUFFER_MAX_ELEMENTS; l_index++)
 8008e3c:	2300      	movs	r3, #0
 8008e3e:	60fb      	str	r3, [r7, #12]
 8008e40:	e008      	b.n	8008e54 <CBU_init+0x28>
  {
    p_buffer->elements[l_index] = 0.0f;
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	68fa      	ldr	r2, [r7, #12]
 8008e46:	f04f 0100 	mov.w	r1, #0
 8008e4a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (l_index = 0; l_index < CST_CIRCULAR_BUFFER_MAX_ELEMENTS; l_index++)
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	3301      	adds	r3, #1
 8008e52:	60fb      	str	r3, [r7, #12]
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	2b09      	cmp	r3, #9
 8008e58:	d9f3      	bls.n	8008e42 <CBU_init+0x16>
  }

  p_buffer->count = 0;
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	2200      	movs	r2, #0
 8008e5e:	62da      	str	r2, [r3, #44]	@ 0x2c
  p_buffer->index = 0;
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	2200      	movs	r2, #0
 8008e64:	629a      	str	r2, [r3, #40]	@ 0x28

  return;
 8008e66:	bf00      	nop
}
 8008e68:	3710      	adds	r7, #16
 8008e6a:	46bd      	mov	sp, r7
 8008e6c:	bd80      	pop	{r7, pc}
 8008e6e:	bf00      	nop
 8008e70:	080113b0 	.word	0x080113b0

08008e74 <CBU_push>:

void CBU_push(T_CBU_Handle *p_buffer, float p_element)
{
 8008e74:	b480      	push	{r7}
 8008e76:	b083      	sub	sp, #12
 8008e78:	af00      	add	r7, sp, #0
 8008e7a:	6078      	str	r0, [r7, #4]
 8008e7c:	6039      	str	r1, [r7, #0]
  if (p_buffer->index == CST_CIRCULAR_BUFFER_MAX_ELEMENTS - 1)
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e82:	2b09      	cmp	r3, #9
 8008e84:	d103      	bne.n	8008e8e <CBU_push+0x1a>
  {
    p_buffer->index = 0;
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	2200      	movs	r2, #0
 8008e8a:	629a      	str	r2, [r3, #40]	@ 0x28
 8008e8c:	e004      	b.n	8008e98 <CBU_push+0x24>
  }
  else
  {
    p_buffer->index++;
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e92:	1c5a      	adds	r2, r3, #1
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  p_buffer->elements[p_buffer->index] = p_element;
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	6839      	ldr	r1, [r7, #0]
 8008ea0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  if (p_buffer->count < CST_CIRCULAR_BUFFER_MAX_ELEMENTS)
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ea8:	2b09      	cmp	r3, #9
 8008eaa:	d805      	bhi.n	8008eb8 <CBU_push+0x44>
  {
    p_buffer->count++;
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008eb0:	1c5a      	adds	r2, r3, #1
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	62da      	str	r2, [r3, #44]	@ 0x2c
  else
  {
    ; /* Nothing to do */
  }

  return;
 8008eb6:	bf00      	nop
 8008eb8:	bf00      	nop
}
 8008eba:	370c      	adds	r7, #12
 8008ebc:	46bd      	mov	sp, r7
 8008ebe:	bc80      	pop	{r7}
 8008ec0:	4770      	bx	lr

08008ec2 <CBU_getAverage>:
{
  return p_buffer->count;
}

float CBU_getAverage(T_CBU_Handle *p_buffer)
{
 8008ec2:	b580      	push	{r7, lr}
 8008ec4:	b086      	sub	sp, #24
 8008ec6:	af00      	add	r7, sp, #0
 8008ec8:	6078      	str	r0, [r7, #4]
  uint32_t l_index;
  uint32_t l_count;
  float    l_average;

  l_index   = p_buffer->index;
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ece:	617b      	str	r3, [r7, #20]
  l_count   = 0;
 8008ed0:	2300      	movs	r3, #0
 8008ed2:	613b      	str	r3, [r7, #16]
  l_average = 0.0f;
 8008ed4:	f04f 0300 	mov.w	r3, #0
 8008ed8:	60fb      	str	r3, [r7, #12]

  while (l_count < p_buffer->count)
 8008eda:	e015      	b.n	8008f08 <CBU_getAverage+0x46>
  {
    l_average += p_buffer->elements[l_index];
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	697a      	ldr	r2, [r7, #20]
 8008ee0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ee4:	4619      	mov	r1, r3
 8008ee6:	68f8      	ldr	r0, [r7, #12]
 8008ee8:	f7f7 feb0 	bl	8000c4c <__addsf3>
 8008eec:	4603      	mov	r3, r0
 8008eee:	60fb      	str	r3, [r7, #12]

    if (l_index == CST_CIRCULAR_BUFFER_MAX_ELEMENTS - 1)
 8008ef0:	697b      	ldr	r3, [r7, #20]
 8008ef2:	2b09      	cmp	r3, #9
 8008ef4:	d102      	bne.n	8008efc <CBU_getAverage+0x3a>
    {
      l_index = 0;
 8008ef6:	2300      	movs	r3, #0
 8008ef8:	617b      	str	r3, [r7, #20]
 8008efa:	e002      	b.n	8008f02 <CBU_getAverage+0x40>
    }
    else
    {
      l_index++;
 8008efc:	697b      	ldr	r3, [r7, #20]
 8008efe:	3301      	adds	r3, #1
 8008f00:	617b      	str	r3, [r7, #20]
    }

    l_count++;
 8008f02:	693b      	ldr	r3, [r7, #16]
 8008f04:	3301      	adds	r3, #1
 8008f06:	613b      	str	r3, [r7, #16]
  while (l_count < p_buffer->count)
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f0c:	693a      	ldr	r2, [r7, #16]
 8008f0e:	429a      	cmp	r2, r3
 8008f10:	d3e4      	bcc.n	8008edc <CBU_getAverage+0x1a>
  }

  l_average /= (float)p_buffer->count;
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f16:	4618      	mov	r0, r3
 8008f18:	f7f7 ff48 	bl	8000dac <__aeabi_ui2f>
 8008f1c:	4603      	mov	r3, r0
 8008f1e:	4619      	mov	r1, r3
 8008f20:	68f8      	ldr	r0, [r7, #12]
 8008f22:	f7f8 f84f 	bl	8000fc4 <__aeabi_fdiv>
 8008f26:	4603      	mov	r3, r0
 8008f28:	60fb      	str	r3, [r7, #12]

  return l_average;
 8008f2a:	68fb      	ldr	r3, [r7, #12]
}
 8008f2c:	4618      	mov	r0, r3
 8008f2e:	3718      	adds	r7, #24
 8008f30:	46bd      	mov	sp, r7
 8008f32:	bd80      	pop	{r7, pc}

08008f34 <CON_init>:
} T_CON_Context;

static T_CON_Context g_CON_context;

void CON_init(UART_HandleTypeDef *p_uartHandle)
{
 8008f34:	b580      	push	{r7, lr}
 8008f36:	b082      	sub	sp, #8
 8008f38:	af00      	add	r7, sp, #0
 8008f3a:	6078      	str	r0, [r7, #4]
  LOG_info("Initializing console");
 8008f3c:	490d      	ldr	r1, [pc, #52]	@ (8008f74 <CON_init+0x40>)
 8008f3e:	2001      	movs	r0, #1
 8008f40:	f001 fbfa 	bl	800a738 <LOG_log>

  g_CON_context.uartHandle     = p_uartHandle;
 8008f44:	4a0c      	ldr	r2, [pc, #48]	@ (8008f78 <CON_init+0x44>)
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	6013      	str	r3, [r2, #0]
  g_CON_context.dataSize       = 0;
 8008f4a:	4b0b      	ldr	r3, [pc, #44]	@ (8008f78 <CON_init+0x44>)
 8008f4c:	2200      	movs	r2, #0
 8008f4e:	61da      	str	r2, [r3, #28]
  g_CON_context.isDataComplete = false;
 8008f50:	4b09      	ldr	r3, [pc, #36]	@ (8008f78 <CON_init+0x44>)
 8008f52:	2200      	movs	r2, #0
 8008f54:	f883 2020 	strb.w	r2, [r3, #32]

  SFO_initData(&g_CON_context.data);
 8008f58:	4808      	ldr	r0, [pc, #32]	@ (8008f7c <CON_init+0x48>)
 8008f5a:	f002 fb49 	bl	800b5f0 <SFO_initData>

  HAL_UART_Receive_IT(g_CON_context.uartHandle, &g_CON_context.datum, 1);
 8008f5e:	4b06      	ldr	r3, [pc, #24]	@ (8008f78 <CON_init+0x44>)
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	2201      	movs	r2, #1
 8008f64:	4906      	ldr	r1, [pc, #24]	@ (8008f80 <CON_init+0x4c>)
 8008f66:	4618      	mov	r0, r3
 8008f68:	f7fe ffea 	bl	8007f40 <HAL_UART_Receive_IT>

  return;
 8008f6c:	bf00      	nop
}
 8008f6e:	3708      	adds	r7, #8
 8008f70:	46bd      	mov	sp, r7
 8008f72:	bd80      	pop	{r7, pc}
 8008f74:	08011414 	.word	0x08011414
 8008f78:	200008f4 	.word	0x200008f4
 8008f7c:	200008f9 	.word	0x200008f9
 8008f80:	200008f8 	.word	0x200008f8

08008f84 <CON_receiveData>:

void CON_receiveData(void)
{
 8008f84:	b580      	push	{r7, lr}
 8008f86:	af00      	add	r7, sp, #0
  /* If previous command was not processed yet, drop datum, */
  /* which will lead to an error, showing a design issue... */
  if (g_CON_context.isDataComplete == true)
 8008f88:	4b11      	ldr	r3, [pc, #68]	@ (8008fd0 <CON_receiveData+0x4c>)
 8008f8a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d115      	bne.n	8008fbe <CON_receiveData+0x3a>
  {
    ; /* Nothing to do */
  }
  else
  {
    if (g_CON_context.datum == '\r')
 8008f92:	4b0f      	ldr	r3, [pc, #60]	@ (8008fd0 <CON_receiveData+0x4c>)
 8008f94:	791b      	ldrb	r3, [r3, #4]
 8008f96:	2b0d      	cmp	r3, #13
 8008f98:	d104      	bne.n	8008fa4 <CON_receiveData+0x20>
    {
      g_CON_context.isDataComplete = true;
 8008f9a:	4b0d      	ldr	r3, [pc, #52]	@ (8008fd0 <CON_receiveData+0x4c>)
 8008f9c:	2201      	movs	r2, #1
 8008f9e:	f883 2020 	strb.w	r2, [r3, #32]
 8008fa2:	e00c      	b.n	8008fbe <CON_receiveData+0x3a>
    }
    else
    {
      g_CON_context.data[g_CON_context.dataSize] = g_CON_context.datum;
 8008fa4:	4b0a      	ldr	r3, [pc, #40]	@ (8008fd0 <CON_receiveData+0x4c>)
 8008fa6:	69db      	ldr	r3, [r3, #28]
 8008fa8:	4a09      	ldr	r2, [pc, #36]	@ (8008fd0 <CON_receiveData+0x4c>)
 8008faa:	7911      	ldrb	r1, [r2, #4]
 8008fac:	4a08      	ldr	r2, [pc, #32]	@ (8008fd0 <CON_receiveData+0x4c>)
 8008fae:	4413      	add	r3, r2
 8008fb0:	460a      	mov	r2, r1
 8008fb2:	715a      	strb	r2, [r3, #5]
      g_CON_context.dataSize++;
 8008fb4:	4b06      	ldr	r3, [pc, #24]	@ (8008fd0 <CON_receiveData+0x4c>)
 8008fb6:	69db      	ldr	r3, [r3, #28]
 8008fb8:	3301      	adds	r3, #1
 8008fba:	4a05      	ldr	r2, [pc, #20]	@ (8008fd0 <CON_receiveData+0x4c>)
 8008fbc:	61d3      	str	r3, [r2, #28]
    }
  }

  HAL_UART_Receive_IT(g_CON_context.uartHandle, &g_CON_context.datum, 1);
 8008fbe:	4b04      	ldr	r3, [pc, #16]	@ (8008fd0 <CON_receiveData+0x4c>)
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	2201      	movs	r2, #1
 8008fc4:	4903      	ldr	r1, [pc, #12]	@ (8008fd4 <CON_receiveData+0x50>)
 8008fc6:	4618      	mov	r0, r3
 8008fc8:	f7fe ffba 	bl	8007f40 <HAL_UART_Receive_IT>

  return;
 8008fcc:	bf00      	nop
}
 8008fce:	bd80      	pop	{r7, pc}
 8008fd0:	200008f4 	.word	0x200008f4
 8008fd4:	200008f8 	.word	0x200008f8

08008fd8 <CON_updateFifo>:

void CON_updateFifo(T_SFO_Handle *p_fifo)
{
 8008fd8:	b580      	push	{r7, lr}
 8008fda:	b082      	sub	sp, #8
 8008fdc:	af00      	add	r7, sp, #0
 8008fde:	6078      	str	r0, [r7, #4]
  if (g_CON_context.isDataComplete == false)
 8008fe0:	4b0d      	ldr	r3, [pc, #52]	@ (8009018 <CON_updateFifo+0x40>)
 8008fe2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008fe6:	f083 0301 	eor.w	r3, r3, #1
 8008fea:	b2db      	uxtb	r3, r3
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d10e      	bne.n	800900e <CON_updateFifo+0x36>
  {
    ; /* Nothing to do */
  }
  else
  {
    SFO_push    (p_fifo, &g_CON_context.data);
 8008ff0:	490a      	ldr	r1, [pc, #40]	@ (800901c <CON_updateFifo+0x44>)
 8008ff2:	6878      	ldr	r0, [r7, #4]
 8008ff4:	f002 fb22 	bl	800b63c <SFO_push>
    SFO_initData(        &g_CON_context.data);
 8008ff8:	4808      	ldr	r0, [pc, #32]	@ (800901c <CON_updateFifo+0x44>)
 8008ffa:	f002 faf9 	bl	800b5f0 <SFO_initData>

    g_CON_context.dataSize       = 0;
 8008ffe:	4b06      	ldr	r3, [pc, #24]	@ (8009018 <CON_updateFifo+0x40>)
 8009000:	2200      	movs	r2, #0
 8009002:	61da      	str	r2, [r3, #28]
    g_CON_context.isDataComplete = false;
 8009004:	4b04      	ldr	r3, [pc, #16]	@ (8009018 <CON_updateFifo+0x40>)
 8009006:	2200      	movs	r2, #0
 8009008:	f883 2020 	strb.w	r2, [r3, #32]
  }

  return;
 800900c:	bf00      	nop
 800900e:	bf00      	nop
}
 8009010:	3708      	adds	r7, #8
 8009012:	46bd      	mov	sp, r7
 8009014:	bd80      	pop	{r7, pc}
 8009016:	bf00      	nop
 8009018:	200008f4 	.word	0x200008f4
 800901c:	200008f9 	.word	0x200008f9

08009020 <CON_sendString>:

void CON_sendString(char *p_string, uint32_t p_length)
{
 8009020:	b580      	push	{r7, lr}
 8009022:	b082      	sub	sp, #8
 8009024:	af00      	add	r7, sp, #0
 8009026:	6078      	str	r0, [r7, #4]
 8009028:	6039      	str	r1, [r7, #0]
  /* As this method is using for logging/debug, we will not deal with failure cases */
  (void)HAL_UART_Transmit(g_CON_context.uartHandle,
 800902a:	4b06      	ldr	r3, [pc, #24]	@ (8009044 <CON_sendString+0x24>)
 800902c:	6818      	ldr	r0, [r3, #0]
 800902e:	683b      	ldr	r3, [r7, #0]
 8009030:	b29a      	uxth	r2, r3
 8009032:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8009036:	6879      	ldr	r1, [r7, #4]
 8009038:	f7fe fef0 	bl	8007e1c <HAL_UART_Transmit>
               (uint8_t *)p_string,
                          p_length,
                          CST_UART_TRANSMIT_TIMEOUT_IN_MS);

  return;
 800903c:	bf00      	nop
}
 800903e:	3708      	adds	r7, #8
 8009040:	46bd      	mov	sp, r7
 8009042:	bd80      	pop	{r7, pc}
 8009044:	200008f4 	.word	0x200008f4

08009048 <DRV_init>:
void DRV_init(TIM_HandleTypeDef *p_pwmTimerHandle,
              TIM_HandleTypeDef *p_rearLeftEncoderTimerHandle,
              TIM_HandleTypeDef *p_rearRightEncoderTimerHandle,
              TIM_HandleTypeDef *p_frontRightEncoderTimerHandle,
              TIM_HandleTypeDef *p_frontLeftEncoderTimerHandle)
{
 8009048:	b580      	push	{r7, lr}
 800904a:	b08c      	sub	sp, #48	@ 0x30
 800904c:	af08      	add	r7, sp, #32
 800904e:	60f8      	str	r0, [r7, #12]
 8009050:	60b9      	str	r1, [r7, #8]
 8009052:	607a      	str	r2, [r7, #4]
 8009054:	603b      	str	r3, [r7, #0]
  LOG_info("Initializing Drive module");
 8009056:	4935      	ldr	r1, [pc, #212]	@ (800912c <DRV_init+0xe4>)
 8009058:	2001      	movs	r0, #1
 800905a:	f001 fb6d 	bl	800a738 <LOG_log>

  g_DRV_context.selectPressedStartTimeInS = 0;
 800905e:	4b34      	ldr	r3, [pc, #208]	@ (8009130 <DRV_init+0xe8>)
 8009060:	2200      	movs	r2, #0
 8009062:	601a      	str	r2, [r3, #0]

  /* Setup all 4 wheels */
  WHL_init(&g_DRV_context.wheelFrontRight,
 8009064:	2301      	movs	r3, #1
 8009066:	9306      	str	r3, [sp, #24]
 8009068:	683b      	ldr	r3, [r7, #0]
 800906a:	9305      	str	r3, [sp, #20]
 800906c:	2301      	movs	r3, #1
 800906e:	9304      	str	r3, [sp, #16]
 8009070:	230c      	movs	r3, #12
 8009072:	9303      	str	r3, [sp, #12]
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	9302      	str	r3, [sp, #8]
 8009078:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800907c:	9301      	str	r3, [sp, #4]
 800907e:	4b2d      	ldr	r3, [pc, #180]	@ (8009134 <DRV_init+0xec>)
 8009080:	9300      	str	r3, [sp, #0]
 8009082:	2304      	movs	r3, #4
 8009084:	4a2c      	ldr	r2, [pc, #176]	@ (8009138 <DRV_init+0xf0>)
 8009086:	492d      	ldr	r1, [pc, #180]	@ (800913c <DRV_init+0xf4>)
 8009088:	482d      	ldr	r0, [pc, #180]	@ (8009140 <DRV_init+0xf8>)
 800908a:	f002 fd47 	bl	800bb1c <WHL_init>
            TIM_CHANNEL_4,
            true,
            p_frontRightEncoderTimerHandle,
            STP_DEFAULT_MOTORS_MODE);

  WHL_init(&g_DRV_context.wheelFrontLeft,
 800908e:	2301      	movs	r3, #1
 8009090:	9306      	str	r3, [sp, #24]
 8009092:	69bb      	ldr	r3, [r7, #24]
 8009094:	9305      	str	r3, [sp, #20]
 8009096:	2300      	movs	r3, #0
 8009098:	9304      	str	r3, [sp, #16]
 800909a:	2308      	movs	r3, #8
 800909c:	9303      	str	r3, [sp, #12]
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	9302      	str	r3, [sp, #8]
 80090a2:	2310      	movs	r3, #16
 80090a4:	9301      	str	r3, [sp, #4]
 80090a6:	4b27      	ldr	r3, [pc, #156]	@ (8009144 <DRV_init+0xfc>)
 80090a8:	9300      	str	r3, [sp, #0]
 80090aa:	2320      	movs	r3, #32
 80090ac:	4a25      	ldr	r2, [pc, #148]	@ (8009144 <DRV_init+0xfc>)
 80090ae:	4926      	ldr	r1, [pc, #152]	@ (8009148 <DRV_init+0x100>)
 80090b0:	4826      	ldr	r0, [pc, #152]	@ (800914c <DRV_init+0x104>)
 80090b2:	f002 fd33 	bl	800bb1c <WHL_init>
            TIM_CHANNEL_3,
            false,
            p_frontLeftEncoderTimerHandle,
            STP_DEFAULT_MOTORS_MODE);

  WHL_init(&g_DRV_context.wheelRearLeft,
 80090b6:	2301      	movs	r3, #1
 80090b8:	9306      	str	r3, [sp, #24]
 80090ba:	68bb      	ldr	r3, [r7, #8]
 80090bc:	9305      	str	r3, [sp, #20]
 80090be:	2300      	movs	r3, #0
 80090c0:	9304      	str	r3, [sp, #16]
 80090c2:	2304      	movs	r3, #4
 80090c4:	9303      	str	r3, [sp, #12]
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	9302      	str	r3, [sp, #8]
 80090ca:	2320      	movs	r3, #32
 80090cc:	9301      	str	r3, [sp, #4]
 80090ce:	4b19      	ldr	r3, [pc, #100]	@ (8009134 <DRV_init+0xec>)
 80090d0:	9300      	str	r3, [sp, #0]
 80090d2:	2310      	movs	r3, #16
 80090d4:	4a17      	ldr	r2, [pc, #92]	@ (8009134 <DRV_init+0xec>)
 80090d6:	491e      	ldr	r1, [pc, #120]	@ (8009150 <DRV_init+0x108>)
 80090d8:	481e      	ldr	r0, [pc, #120]	@ (8009154 <DRV_init+0x10c>)
 80090da:	f002 fd1f 	bl	800bb1c <WHL_init>
            TIM_CHANNEL_2,
            false,
            p_rearLeftEncoderTimerHandle,
            STP_DEFAULT_MOTORS_MODE);

  WHL_init(&g_DRV_context.wheelRearRight,
 80090de:	2301      	movs	r3, #1
 80090e0:	9306      	str	r3, [sp, #24]
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	9305      	str	r3, [sp, #20]
 80090e6:	2301      	movs	r3, #1
 80090e8:	9304      	str	r3, [sp, #16]
 80090ea:	2300      	movs	r3, #0
 80090ec:	9303      	str	r3, [sp, #12]
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	9302      	str	r3, [sp, #8]
 80090f2:	2302      	movs	r3, #2
 80090f4:	9301      	str	r3, [sp, #4]
 80090f6:	4b13      	ldr	r3, [pc, #76]	@ (8009144 <DRV_init+0xfc>)
 80090f8:	9300      	str	r3, [sp, #0]
 80090fa:	2301      	movs	r3, #1
 80090fc:	4a11      	ldr	r2, [pc, #68]	@ (8009144 <DRV_init+0xfc>)
 80090fe:	4916      	ldr	r1, [pc, #88]	@ (8009158 <DRV_init+0x110>)
 8009100:	4816      	ldr	r0, [pc, #88]	@ (800915c <DRV_init+0x114>)
 8009102:	f002 fd0b 	bl	800bb1c <WHL_init>
            true,
            p_rearRightEncoderTimerHandle,
            STP_DEFAULT_MOTORS_MODE);

  /* Consider that bluetooth controller is OFF by default. Pressing START is needed. */
  g_DRV_context.isBluetoothOn = false;
 8009106:	4b0a      	ldr	r3, [pc, #40]	@ (8009130 <DRV_init+0xe8>)
 8009108:	2200      	movs	r2, #0
 800910a:	711a      	strb	r2, [r3, #4]

  /* Activate motors or not by default (de-activating them is used for debug) */
  g_DRV_context.areMotorsOn = STP_DEFAULT_MOTORS_MODE;
 800910c:	4b08      	ldr	r3, [pc, #32]	@ (8009130 <DRV_init+0xe8>)
 800910e:	2201      	movs	r2, #1
 8009110:	715a      	strb	r2, [r3, #5]

  /* Use wheels PIDs by default */
  g_DRV_context.isPidModeOn = true;
 8009112:	4b07      	ldr	r3, [pc, #28]	@ (8009130 <DRV_init+0xe8>)
 8009114:	2201      	movs	r2, #1
 8009116:	719a      	strb	r2, [r3, #6]

  /* Start with default drive mode (different in debug and in release) */
  g_DRV_context.mode = STP_DEFAULT_DRIVE_MODE;
 8009118:	4b05      	ldr	r3, [pc, #20]	@ (8009130 <DRV_init+0xe8>)
 800911a:	2202      	movs	r2, #2
 800911c:	71da      	strb	r2, [r3, #7]

  DRV_logInfo(false);
 800911e:	2000      	movs	r0, #0
 8009120:	f000 fcec 	bl	8009afc <DRV_logInfo>

  return;
 8009124:	bf00      	nop
}
 8009126:	3710      	adds	r7, #16
 8009128:	46bd      	mov	sp, r7
 800912a:	bd80      	pop	{r7, pc}
 800912c:	0801142c 	.word	0x0801142c
 8009130:	20000918 	.word	0x20000918
 8009134:	40011000 	.word	0x40011000
 8009138:	40011400 	.word	0x40011400
 800913c:	08011448 	.word	0x08011448
 8009140:	20000920 	.word	0x20000920
 8009144:	40010c00 	.word	0x40010c00
 8009148:	08011454 	.word	0x08011454
 800914c:	200009c4 	.word	0x200009c4
 8009150:	08011460 	.word	0x08011460
 8009154:	20000a68 	.word	0x20000a68
 8009158:	0801146c 	.word	0x0801146c
 800915c:	20000b0c 	.word	0x20000b0c

08009160 <DRV_updateEncoder>:

void DRV_updateEncoder(TIM_HandleTypeDef *p_encoderTimerHandle)
{
 8009160:	b580      	push	{r7, lr}
 8009162:	b084      	sub	sp, #16
 8009164:	af00      	add	r7, sp, #0
 8009166:	6078      	str	r0, [r7, #4]
  int16_t l_count;

  l_count = __HAL_TIM_GET_COUNTER(p_encoderTimerHandle);
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800916e:	81fb      	strh	r3, [r7, #14]

  /* Check the handle of the triggering timer and update encoder accordingly */
  if (p_encoderTimerHandle == g_DRV_context.wheelFrontRight.encoder.timerHandle)
 8009170:	4b1b      	ldr	r3, [pc, #108]	@ (80091e0 <DRV_updateEncoder+0x80>)
 8009172:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009174:	687a      	ldr	r2, [r7, #4]
 8009176:	429a      	cmp	r2, r3
 8009178:	d106      	bne.n	8009188 <DRV_updateEncoder+0x28>
  {
    WHL_updateEncoder(&g_DRV_context.wheelFrontRight, l_count);
 800917a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800917e:	4619      	mov	r1, r3
 8009180:	4818      	ldr	r0, [pc, #96]	@ (80091e4 <DRV_updateEncoder+0x84>)
 8009182:	f002 fd40 	bl	800bc06 <WHL_updateEncoder>
  else
  {
    ; /* Nothing to do */
  }

  return;
 8009186:	e026      	b.n	80091d6 <DRV_updateEncoder+0x76>
  else if (p_encoderTimerHandle == g_DRV_context.wheelFrontLeft.encoder.timerHandle)
 8009188:	4b15      	ldr	r3, [pc, #84]	@ (80091e0 <DRV_updateEncoder+0x80>)
 800918a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800918e:	687a      	ldr	r2, [r7, #4]
 8009190:	429a      	cmp	r2, r3
 8009192:	d106      	bne.n	80091a2 <DRV_updateEncoder+0x42>
    WHL_updateEncoder(&g_DRV_context.wheelFrontLeft, l_count);
 8009194:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8009198:	4619      	mov	r1, r3
 800919a:	4813      	ldr	r0, [pc, #76]	@ (80091e8 <DRV_updateEncoder+0x88>)
 800919c:	f002 fd33 	bl	800bc06 <WHL_updateEncoder>
  return;
 80091a0:	e019      	b.n	80091d6 <DRV_updateEncoder+0x76>
  else if (p_encoderTimerHandle == g_DRV_context.wheelRearRight.encoder.timerHandle)
 80091a2:	4b0f      	ldr	r3, [pc, #60]	@ (80091e0 <DRV_updateEncoder+0x80>)
 80091a4:	f8d3 3228 	ldr.w	r3, [r3, #552]	@ 0x228
 80091a8:	687a      	ldr	r2, [r7, #4]
 80091aa:	429a      	cmp	r2, r3
 80091ac:	d106      	bne.n	80091bc <DRV_updateEncoder+0x5c>
    WHL_updateEncoder(&g_DRV_context.wheelRearRight, l_count);
 80091ae:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80091b2:	4619      	mov	r1, r3
 80091b4:	480d      	ldr	r0, [pc, #52]	@ (80091ec <DRV_updateEncoder+0x8c>)
 80091b6:	f002 fd26 	bl	800bc06 <WHL_updateEncoder>
  return;
 80091ba:	e00c      	b.n	80091d6 <DRV_updateEncoder+0x76>
  else if (p_encoderTimerHandle == g_DRV_context.wheelRearLeft.encoder.timerHandle)
 80091bc:	4b08      	ldr	r3, [pc, #32]	@ (80091e0 <DRV_updateEncoder+0x80>)
 80091be:	f8d3 3184 	ldr.w	r3, [r3, #388]	@ 0x184
 80091c2:	687a      	ldr	r2, [r7, #4]
 80091c4:	429a      	cmp	r2, r3
 80091c6:	d106      	bne.n	80091d6 <DRV_updateEncoder+0x76>
    WHL_updateEncoder(&g_DRV_context.wheelRearLeft, l_count);
 80091c8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80091cc:	4619      	mov	r1, r3
 80091ce:	4808      	ldr	r0, [pc, #32]	@ (80091f0 <DRV_updateEncoder+0x90>)
 80091d0:	f002 fd19 	bl	800bc06 <WHL_updateEncoder>
  return;
 80091d4:	bf00      	nop
 80091d6:	bf00      	nop
}
 80091d8:	3710      	adds	r7, #16
 80091da:	46bd      	mov	sp, r7
 80091dc:	bd80      	pop	{r7, pc}
 80091de:	bf00      	nop
 80091e0:	20000918 	.word	0x20000918
 80091e4:	20000920 	.word	0x20000920
 80091e8:	200009c4 	.word	0x200009c4
 80091ec:	20000b0c 	.word	0x20000b0c
 80091f0:	20000a68 	.word	0x20000a68

080091f4 <DRV_updateAverageSpeeds>:

void DRV_updateAverageSpeeds(void)
{
 80091f4:	b580      	push	{r7, lr}
 80091f6:	af00      	add	r7, sp, #0
  /* Update all 4 wheels average speeds */
  WHL_updateAverageSpeed(&g_DRV_context.wheelFrontRight);
 80091f8:	4806      	ldr	r0, [pc, #24]	@ (8009214 <DRV_updateAverageSpeeds+0x20>)
 80091fa:	f002 fd89 	bl	800bd10 <WHL_updateAverageSpeed>
  WHL_updateAverageSpeed(&g_DRV_context.wheelFrontLeft );
 80091fe:	4806      	ldr	r0, [pc, #24]	@ (8009218 <DRV_updateAverageSpeeds+0x24>)
 8009200:	f002 fd86 	bl	800bd10 <WHL_updateAverageSpeed>
  WHL_updateAverageSpeed(&g_DRV_context.wheelRearRight );
 8009204:	4805      	ldr	r0, [pc, #20]	@ (800921c <DRV_updateAverageSpeeds+0x28>)
 8009206:	f002 fd83 	bl	800bd10 <WHL_updateAverageSpeed>
  WHL_updateAverageSpeed(&g_DRV_context.wheelRearLeft  );
 800920a:	4805      	ldr	r0, [pc, #20]	@ (8009220 <DRV_updateAverageSpeeds+0x2c>)
 800920c:	f002 fd80 	bl	800bd10 <WHL_updateAverageSpeed>

  return;
 8009210:	bf00      	nop
}
 8009212:	bd80      	pop	{r7, pc}
 8009214:	20000920 	.word	0x20000920
 8009218:	200009c4 	.word	0x200009c4
 800921c:	20000b0c 	.word	0x20000b0c
 8009220:	20000a68 	.word	0x20000a68

08009224 <DRV_updateFromBluetooth>:

void DRV_updateFromBluetooth(T_BLU_Data *p_bluetoothData, bool p_logInfo)
{
 8009224:	b580      	push	{r7, lr}
 8009226:	b084      	sub	sp, #16
 8009228:	af00      	add	r7, sp, #0
 800922a:	6078      	str	r0, [r7, #4]
 800922c:	460b      	mov	r3, r1
 800922e:	70fb      	strb	r3, [r7, #3]
  uint32_t l_currentTimeInS;
  uint32_t l_speed;

  if (p_bluetoothData->button == BLU_BUTTON_START)
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	7c1b      	ldrb	r3, [r3, #16]
 8009234:	2b04      	cmp	r3, #4
 8009236:	d10f      	bne.n	8009258 <DRV_updateFromBluetooth+0x34>
  {
    if (g_DRV_context.isBluetoothOn == false)
 8009238:	4b9b      	ldr	r3, [pc, #620]	@ (80094a8 <DRV_updateFromBluetooth+0x284>)
 800923a:	791b      	ldrb	r3, [r3, #4]
 800923c:	f083 0301 	eor.w	r3, r3, #1
 8009240:	b2db      	uxtb	r3, r3
 8009242:	2b00      	cmp	r3, #0
 8009244:	f000 814b 	beq.w	80094de <DRV_updateFromBluetooth+0x2ba>
    {
      LOG_info("Bluetooth controller detected ON");
 8009248:	4998      	ldr	r1, [pc, #608]	@ (80094ac <DRV_updateFromBluetooth+0x288>)
 800924a:	2001      	movs	r0, #1
 800924c:	f001 fa74 	bl	800a738 <LOG_log>
      g_DRV_context.isBluetoothOn = true;
 8009250:	4b95      	ldr	r3, [pc, #596]	@ (80094a8 <DRV_updateFromBluetooth+0x284>)
 8009252:	2201      	movs	r2, #1
 8009254:	711a      	strb	r2, [r3, #4]
        ; /* Nothing to do */
      }
    }
  }

  return;
 8009256:	e142      	b.n	80094de <DRV_updateFromBluetooth+0x2ba>
  else if (g_DRV_context.isBluetoothOn == false)
 8009258:	4b93      	ldr	r3, [pc, #588]	@ (80094a8 <DRV_updateFromBluetooth+0x284>)
 800925a:	791b      	ldrb	r3, [r3, #4]
 800925c:	f083 0301 	eor.w	r3, r3, #1
 8009260:	b2db      	uxtb	r3, r3
 8009262:	2b00      	cmp	r3, #0
 8009264:	f040 813b 	bne.w	80094de <DRV_updateFromBluetooth+0x2ba>
    l_currentTimeInS = UTI_getTimeS();
 8009268:	f002 fb28 	bl	800b8bc <UTI_getTimeS>
 800926c:	60f8      	str	r0, [r7, #12]
    switch (p_bluetoothData->button)
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	7c1b      	ldrb	r3, [r3, #16]
 8009272:	3b01      	subs	r3, #1
 8009274:	2b0f      	cmp	r3, #15
 8009276:	d861      	bhi.n	800933c <DRV_updateFromBluetooth+0x118>
 8009278:	a201      	add	r2, pc, #4	@ (adr r2, 8009280 <DRV_updateFromBluetooth+0x5c>)
 800927a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800927e:	bf00      	nop
 8009280:	08009315 	.word	0x08009315
 8009284:	0800933d 	.word	0x0800933d
 8009288:	0800933d 	.word	0x0800933d
 800928c:	0800933d 	.word	0x0800933d
 8009290:	0800933d 	.word	0x0800933d
 8009294:	0800933d 	.word	0x0800933d
 8009298:	0800933d 	.word	0x0800933d
 800929c:	0800933d 	.word	0x0800933d
 80092a0:	0800933d 	.word	0x0800933d
 80092a4:	0800933d 	.word	0x0800933d
 80092a8:	0800933d 	.word	0x0800933d
 80092ac:	0800933d 	.word	0x0800933d
 80092b0:	0800933d 	.word	0x0800933d
 80092b4:	080092f9 	.word	0x080092f9
 80092b8:	080092dd 	.word	0x080092dd
 80092bc:	080092c1 	.word	0x080092c1
        if (g_DRV_context.mode != DRV_MODE_MANUAL_FIXED_SPEED)
 80092c0:	4b79      	ldr	r3, [pc, #484]	@ (80094a8 <DRV_updateFromBluetooth+0x284>)
 80092c2:	79db      	ldrb	r3, [r3, #7]
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d03b      	beq.n	8009340 <DRV_updateFromBluetooth+0x11c>
          DRV_stop();
 80092c8:	f000 ff00 	bl	800a0cc <DRV_stop>
          g_DRV_context.mode = DRV_MODE_MANUAL_FIXED_SPEED;
 80092cc:	4b76      	ldr	r3, [pc, #472]	@ (80094a8 <DRV_updateFromBluetooth+0x284>)
 80092ce:	2200      	movs	r2, #0
 80092d0:	71da      	strb	r2, [r3, #7]
          LOG_info("Drive mode now DRV_MODE_MANUAL_FIXED_SPEED");
 80092d2:	4977      	ldr	r1, [pc, #476]	@ (80094b0 <DRV_updateFromBluetooth+0x28c>)
 80092d4:	2001      	movs	r0, #1
 80092d6:	f001 fa2f 	bl	800a738 <LOG_log>
        break;
 80092da:	e031      	b.n	8009340 <DRV_updateFromBluetooth+0x11c>
        if (g_DRV_context.mode != DRV_MODE_MANUAL_VARIABLE_SPEED)
 80092dc:	4b72      	ldr	r3, [pc, #456]	@ (80094a8 <DRV_updateFromBluetooth+0x284>)
 80092de:	79db      	ldrb	r3, [r3, #7]
 80092e0:	2b01      	cmp	r3, #1
 80092e2:	d02f      	beq.n	8009344 <DRV_updateFromBluetooth+0x120>
          DRV_stop();
 80092e4:	f000 fef2 	bl	800a0cc <DRV_stop>
          g_DRV_context.mode = DRV_MODE_MANUAL_VARIABLE_SPEED;
 80092e8:	4b6f      	ldr	r3, [pc, #444]	@ (80094a8 <DRV_updateFromBluetooth+0x284>)
 80092ea:	2201      	movs	r2, #1
 80092ec:	71da      	strb	r2, [r3, #7]
          LOG_info("Drive mode now DRV_MODE_MANUAL_VARIABLE_SPEED");
 80092ee:	4971      	ldr	r1, [pc, #452]	@ (80094b4 <DRV_updateFromBluetooth+0x290>)
 80092f0:	2001      	movs	r0, #1
 80092f2:	f001 fa21 	bl	800a738 <LOG_log>
        break;
 80092f6:	e025      	b.n	8009344 <DRV_updateFromBluetooth+0x120>
        if (g_DRV_context.mode != DRV_MODE_MASTER_BOARD_CONTROL)
 80092f8:	4b6b      	ldr	r3, [pc, #428]	@ (80094a8 <DRV_updateFromBluetooth+0x284>)
 80092fa:	79db      	ldrb	r3, [r3, #7]
 80092fc:	2b02      	cmp	r3, #2
 80092fe:	d023      	beq.n	8009348 <DRV_updateFromBluetooth+0x124>
          DRV_stop();
 8009300:	f000 fee4 	bl	800a0cc <DRV_stop>
          g_DRV_context.mode = DRV_MODE_MASTER_BOARD_CONTROL;
 8009304:	4b68      	ldr	r3, [pc, #416]	@ (80094a8 <DRV_updateFromBluetooth+0x284>)
 8009306:	2202      	movs	r2, #2
 8009308:	71da      	strb	r2, [r3, #7]
          LOG_info("Drive mode now DRV_MODE_MASTER_BOARD_CONTROL");
 800930a:	496b      	ldr	r1, [pc, #428]	@ (80094b8 <DRV_updateFromBluetooth+0x294>)
 800930c:	2001      	movs	r0, #1
 800930e:	f001 fa13 	bl	800a738 <LOG_log>
        break;
 8009312:	e019      	b.n	8009348 <DRV_updateFromBluetooth+0x124>
        if (g_DRV_context.selectPressedStartTimeInS == 0)
 8009314:	4b64      	ldr	r3, [pc, #400]	@ (80094a8 <DRV_updateFromBluetooth+0x284>)
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	2b00      	cmp	r3, #0
 800931a:	d105      	bne.n	8009328 <DRV_updateFromBluetooth+0x104>
          g_DRV_context.selectPressedStartTimeInS = l_currentTimeInS;
 800931c:	4a62      	ldr	r2, [pc, #392]	@ (80094a8 <DRV_updateFromBluetooth+0x284>)
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	6013      	str	r3, [r2, #0]
          DRV_toggleMotorsState();
 8009322:	f000 fd4b 	bl	8009dbc <DRV_toggleMotorsState>
        break;
 8009326:	e011      	b.n	800934c <DRV_updateFromBluetooth+0x128>
        else if (l_currentTimeInS - g_DRV_context.selectPressedStartTimeInS < STP_BUTTONS_DEBOUNCE_PERIOD_IN_S)
 8009328:	4b5f      	ldr	r3, [pc, #380]	@ (80094a8 <DRV_updateFromBluetooth+0x284>)
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	68fa      	ldr	r2, [r7, #12]
 800932e:	1ad3      	subs	r3, r2, r3
 8009330:	2b01      	cmp	r3, #1
 8009332:	d90b      	bls.n	800934c <DRV_updateFromBluetooth+0x128>
          g_DRV_context.selectPressedStartTimeInS = 0;
 8009334:	4b5c      	ldr	r3, [pc, #368]	@ (80094a8 <DRV_updateFromBluetooth+0x284>)
 8009336:	2200      	movs	r2, #0
 8009338:	601a      	str	r2, [r3, #0]
        break;
 800933a:	e007      	b.n	800934c <DRV_updateFromBluetooth+0x128>
        break;
 800933c:	bf00      	nop
 800933e:	e006      	b.n	800934e <DRV_updateFromBluetooth+0x12a>
        break;
 8009340:	bf00      	nop
 8009342:	e004      	b.n	800934e <DRV_updateFromBluetooth+0x12a>
        break;
 8009344:	bf00      	nop
 8009346:	e002      	b.n	800934e <DRV_updateFromBluetooth+0x12a>
        break;
 8009348:	bf00      	nop
 800934a:	e000      	b.n	800934e <DRV_updateFromBluetooth+0x12a>
        break;
 800934c:	bf00      	nop
    if (g_DRV_context.mode == DRV_MODE_MASTER_BOARD_CONTROL)
 800934e:	4b56      	ldr	r3, [pc, #344]	@ (80094a8 <DRV_updateFromBluetooth+0x284>)
 8009350:	79db      	ldrb	r3, [r3, #7]
 8009352:	2b02      	cmp	r3, #2
 8009354:	f000 80c3 	beq.w	80094de <DRV_updateFromBluetooth+0x2ba>
      if (p_bluetoothData->leftY > STP_JOYSTICKS_THRESHOLD)
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	685b      	ldr	r3, [r3, #4]
 800935c:	2b0f      	cmp	r3, #15
 800935e:	dd0c      	ble.n	800937a <DRV_updateFromBluetooth+0x156>
        l_speed = g_DRV_context.mode == DRV_MODE_MANUAL_FIXED_SPEED ? STP_JOYSTICKS_FIXED_SPEED : p_bluetoothData->leftY;
 8009360:	4b51      	ldr	r3, [pc, #324]	@ (80094a8 <DRV_updateFromBluetooth+0x284>)
 8009362:	79db      	ldrb	r3, [r3, #7]
 8009364:	2b00      	cmp	r3, #0
 8009366:	d002      	beq.n	800936e <DRV_updateFromBluetooth+0x14a>
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	685b      	ldr	r3, [r3, #4]
 800936c:	e000      	b.n	8009370 <DRV_updateFromBluetooth+0x14c>
 800936e:	2314      	movs	r3, #20
 8009370:	60bb      	str	r3, [r7, #8]
        DRV_moveForward(l_speed);
 8009372:	68b8      	ldr	r0, [r7, #8]
 8009374:	f000 fec8 	bl	800a108 <DRV_moveForward>
 8009378:	e0aa      	b.n	80094d0 <DRV_updateFromBluetooth+0x2ac>
      else if (p_bluetoothData->rightY > STP_JOYSTICKS_THRESHOLD)
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	68db      	ldr	r3, [r3, #12]
 800937e:	2b0f      	cmp	r3, #15
 8009380:	dd0c      	ble.n	800939c <DRV_updateFromBluetooth+0x178>
        l_speed = g_DRV_context.mode == DRV_MODE_MANUAL_FIXED_SPEED ? STP_JOYSTICKS_FIXED_SPEED : p_bluetoothData->rightY;
 8009382:	4b49      	ldr	r3, [pc, #292]	@ (80094a8 <DRV_updateFromBluetooth+0x284>)
 8009384:	79db      	ldrb	r3, [r3, #7]
 8009386:	2b00      	cmp	r3, #0
 8009388:	d002      	beq.n	8009390 <DRV_updateFromBluetooth+0x16c>
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	68db      	ldr	r3, [r3, #12]
 800938e:	e000      	b.n	8009392 <DRV_updateFromBluetooth+0x16e>
 8009390:	2314      	movs	r3, #20
 8009392:	60bb      	str	r3, [r7, #8]
        DRV_moveForward(l_speed);
 8009394:	68b8      	ldr	r0, [r7, #8]
 8009396:	f000 feb7 	bl	800a108 <DRV_moveForward>
 800939a:	e099      	b.n	80094d0 <DRV_updateFromBluetooth+0x2ac>
      else if (p_bluetoothData->leftY < -STP_JOYSTICKS_THRESHOLD)
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	685b      	ldr	r3, [r3, #4]
 80093a0:	f113 0f0f 	cmn.w	r3, #15
 80093a4:	da0d      	bge.n	80093c2 <DRV_updateFromBluetooth+0x19e>
        l_speed = g_DRV_context.mode == DRV_MODE_MANUAL_FIXED_SPEED ? STP_JOYSTICKS_FIXED_SPEED : -p_bluetoothData->leftY;
 80093a6:	4b40      	ldr	r3, [pc, #256]	@ (80094a8 <DRV_updateFromBluetooth+0x284>)
 80093a8:	79db      	ldrb	r3, [r3, #7]
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	d003      	beq.n	80093b6 <DRV_updateFromBluetooth+0x192>
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	685b      	ldr	r3, [r3, #4]
 80093b2:	425b      	negs	r3, r3
 80093b4:	e000      	b.n	80093b8 <DRV_updateFromBluetooth+0x194>
 80093b6:	2314      	movs	r3, #20
 80093b8:	60bb      	str	r3, [r7, #8]
        DRV_moveBackward(l_speed);
 80093ba:	68b8      	ldr	r0, [r7, #8]
 80093bc:	f000 fece 	bl	800a15c <DRV_moveBackward>
 80093c0:	e086      	b.n	80094d0 <DRV_updateFromBluetooth+0x2ac>
      else if (p_bluetoothData->rightY < -STP_JOYSTICKS_THRESHOLD)
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	68db      	ldr	r3, [r3, #12]
 80093c6:	f113 0f0f 	cmn.w	r3, #15
 80093ca:	da0d      	bge.n	80093e8 <DRV_updateFromBluetooth+0x1c4>
        l_speed = g_DRV_context.mode == DRV_MODE_MANUAL_FIXED_SPEED ? STP_JOYSTICKS_FIXED_SPEED : -p_bluetoothData->rightY;
 80093cc:	4b36      	ldr	r3, [pc, #216]	@ (80094a8 <DRV_updateFromBluetooth+0x284>)
 80093ce:	79db      	ldrb	r3, [r3, #7]
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	d003      	beq.n	80093dc <DRV_updateFromBluetooth+0x1b8>
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	68db      	ldr	r3, [r3, #12]
 80093d8:	425b      	negs	r3, r3
 80093da:	e000      	b.n	80093de <DRV_updateFromBluetooth+0x1ba>
 80093dc:	2314      	movs	r3, #20
 80093de:	60bb      	str	r3, [r7, #8]
        DRV_moveBackward(l_speed);
 80093e0:	68b8      	ldr	r0, [r7, #8]
 80093e2:	f000 febb 	bl	800a15c <DRV_moveBackward>
 80093e6:	e073      	b.n	80094d0 <DRV_updateFromBluetooth+0x2ac>
      else if (p_bluetoothData->leftX < -STP_JOYSTICKS_THRESHOLD)
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	f113 0f0f 	cmn.w	r3, #15
 80093f0:	da0d      	bge.n	800940e <DRV_updateFromBluetooth+0x1ea>
        l_speed = g_DRV_context.mode == DRV_MODE_MANUAL_FIXED_SPEED ? STP_JOYSTICKS_FIXED_SPEED : -p_bluetoothData->leftX;
 80093f2:	4b2d      	ldr	r3, [pc, #180]	@ (80094a8 <DRV_updateFromBluetooth+0x284>)
 80093f4:	79db      	ldrb	r3, [r3, #7]
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d003      	beq.n	8009402 <DRV_updateFromBluetooth+0x1de>
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	425b      	negs	r3, r3
 8009400:	e000      	b.n	8009404 <DRV_updateFromBluetooth+0x1e0>
 8009402:	2314      	movs	r3, #20
 8009404:	60bb      	str	r3, [r7, #8]
        DRV_turnLeft(l_speed);
 8009406:	68b8      	ldr	r0, [r7, #8]
 8009408:	f000 ff7a 	bl	800a300 <DRV_turnLeft>
 800940c:	e060      	b.n	80094d0 <DRV_updateFromBluetooth+0x2ac>
      else if (p_bluetoothData->leftX > STP_JOYSTICKS_THRESHOLD)
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	2b0f      	cmp	r3, #15
 8009414:	dd0c      	ble.n	8009430 <DRV_updateFromBluetooth+0x20c>
        l_speed = g_DRV_context.mode == DRV_MODE_MANUAL_FIXED_SPEED ? STP_JOYSTICKS_FIXED_SPEED : p_bluetoothData->leftX;
 8009416:	4b24      	ldr	r3, [pc, #144]	@ (80094a8 <DRV_updateFromBluetooth+0x284>)
 8009418:	79db      	ldrb	r3, [r3, #7]
 800941a:	2b00      	cmp	r3, #0
 800941c:	d002      	beq.n	8009424 <DRV_updateFromBluetooth+0x200>
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	e000      	b.n	8009426 <DRV_updateFromBluetooth+0x202>
 8009424:	2314      	movs	r3, #20
 8009426:	60bb      	str	r3, [r7, #8]
        DRV_turnRight(l_speed);
 8009428:	68b8      	ldr	r0, [r7, #8]
 800942a:	f000 ff93 	bl	800a354 <DRV_turnRight>
 800942e:	e04f      	b.n	80094d0 <DRV_updateFromBluetooth+0x2ac>
      else if (p_bluetoothData->rightX < -STP_JOYSTICKS_THRESHOLD)
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	689b      	ldr	r3, [r3, #8]
 8009434:	f113 0f0f 	cmn.w	r3, #15
 8009438:	da0d      	bge.n	8009456 <DRV_updateFromBluetooth+0x232>
        l_speed = g_DRV_context.mode == DRV_MODE_MANUAL_FIXED_SPEED ? STP_JOYSTICKS_FIXED_SPEED : -p_bluetoothData->rightX;
 800943a:	4b1b      	ldr	r3, [pc, #108]	@ (80094a8 <DRV_updateFromBluetooth+0x284>)
 800943c:	79db      	ldrb	r3, [r3, #7]
 800943e:	2b00      	cmp	r3, #0
 8009440:	d003      	beq.n	800944a <DRV_updateFromBluetooth+0x226>
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	689b      	ldr	r3, [r3, #8]
 8009446:	425b      	negs	r3, r3
 8009448:	e000      	b.n	800944c <DRV_updateFromBluetooth+0x228>
 800944a:	2314      	movs	r3, #20
 800944c:	60bb      	str	r3, [r7, #8]
        DRV_translateLeft(l_speed);
 800944e:	68b8      	ldr	r0, [r7, #8]
 8009450:	f000 ffaa 	bl	800a3a8 <DRV_translateLeft>
 8009454:	e03c      	b.n	80094d0 <DRV_updateFromBluetooth+0x2ac>
      else if (p_bluetoothData->rightX > STP_JOYSTICKS_THRESHOLD)
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	689b      	ldr	r3, [r3, #8]
 800945a:	2b0f      	cmp	r3, #15
 800945c:	dd0c      	ble.n	8009478 <DRV_updateFromBluetooth+0x254>
        l_speed = g_DRV_context.mode == DRV_MODE_MANUAL_FIXED_SPEED ? STP_JOYSTICKS_FIXED_SPEED : p_bluetoothData->rightX;
 800945e:	4b12      	ldr	r3, [pc, #72]	@ (80094a8 <DRV_updateFromBluetooth+0x284>)
 8009460:	79db      	ldrb	r3, [r3, #7]
 8009462:	2b00      	cmp	r3, #0
 8009464:	d002      	beq.n	800946c <DRV_updateFromBluetooth+0x248>
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	689b      	ldr	r3, [r3, #8]
 800946a:	e000      	b.n	800946e <DRV_updateFromBluetooth+0x24a>
 800946c:	2314      	movs	r3, #20
 800946e:	60bb      	str	r3, [r7, #8]
        DRV_translateRight(l_speed);
 8009470:	68b8      	ldr	r0, [r7, #8]
 8009472:	f000 ffc3 	bl	800a3fc <DRV_translateRight>
 8009476:	e02b      	b.n	80094d0 <DRV_updateFromBluetooth+0x2ac>
      else if (p_bluetoothData->button == BLU_BUTTON_L1)
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	7c1b      	ldrb	r3, [r3, #16]
 800947c:	2b0b      	cmp	r3, #11
 800947e:	d103      	bne.n	8009488 <DRV_updateFromBluetooth+0x264>
        DRV_moveForwardLeft(STP_BUTTONS_FIXED_SPEED);
 8009480:	2028      	movs	r0, #40	@ 0x28
 8009482:	f000 febf 	bl	800a204 <DRV_moveForwardLeft>
 8009486:	e023      	b.n	80094d0 <DRV_updateFromBluetooth+0x2ac>
      else if (p_bluetoothData->button == BLU_BUTTON_L2)
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	7c1b      	ldrb	r3, [r3, #16]
 800948c:	2b09      	cmp	r3, #9
 800948e:	d103      	bne.n	8009498 <DRV_updateFromBluetooth+0x274>
        DRV_moveBackwardRight(STP_BUTTONS_FIXED_SPEED);
 8009490:	2028      	movs	r0, #40	@ 0x28
 8009492:	f000 fee1 	bl	800a258 <DRV_moveBackwardRight>
 8009496:	e01b      	b.n	80094d0 <DRV_updateFromBluetooth+0x2ac>
      else if (p_bluetoothData->button == BLU_BUTTON_R1)
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	7c1b      	ldrb	r3, [r3, #16]
 800949c:	2b0c      	cmp	r3, #12
 800949e:	d10d      	bne.n	80094bc <DRV_updateFromBluetooth+0x298>
        DRV_moveForwardRight(STP_BUTTONS_FIXED_SPEED);
 80094a0:	2028      	movs	r0, #40	@ 0x28
 80094a2:	f000 fe85 	bl	800a1b0 <DRV_moveForwardRight>
 80094a6:	e013      	b.n	80094d0 <DRV_updateFromBluetooth+0x2ac>
 80094a8:	20000918 	.word	0x20000918
 80094ac:	08011478 	.word	0x08011478
 80094b0:	0801149c 	.word	0x0801149c
 80094b4:	080114c8 	.word	0x080114c8
 80094b8:	080114f8 	.word	0x080114f8
      else if (p_bluetoothData->button == BLU_BUTTON_R2)
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	7c1b      	ldrb	r3, [r3, #16]
 80094c0:	2b0a      	cmp	r3, #10
 80094c2:	d103      	bne.n	80094cc <DRV_updateFromBluetooth+0x2a8>
        DRV_moveBackwardLeft(STP_BUTTONS_FIXED_SPEED);
 80094c4:	2028      	movs	r0, #40	@ 0x28
 80094c6:	f000 fef1 	bl	800a2ac <DRV_moveBackwardLeft>
 80094ca:	e001      	b.n	80094d0 <DRV_updateFromBluetooth+0x2ac>
        DRV_stop();
 80094cc:	f000 fdfe 	bl	800a0cc <DRV_stop>
      if (p_logInfo == true)
 80094d0:	78fb      	ldrb	r3, [r7, #3]
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d003      	beq.n	80094de <DRV_updateFromBluetooth+0x2ba>
        DRV_logInfo(true);
 80094d6:	2001      	movs	r0, #1
 80094d8:	f000 fb10 	bl	8009afc <DRV_logInfo>
  return;
 80094dc:	bf00      	nop
 80094de:	bf00      	nop
}
 80094e0:	3710      	adds	r7, #16
 80094e2:	46bd      	mov	sp, r7
 80094e4:	bd80      	pop	{r7, pc}
 80094e6:	bf00      	nop

080094e8 <DRV_updateFromCommands>:

void DRV_updateFromCommands(T_SFO_Handle *p_commandsFifo, bool p_logInfo)
{
 80094e8:	b590      	push	{r4, r7, lr}
 80094ea:	b091      	sub	sp, #68	@ 0x44
 80094ec:	af02      	add	r7, sp, #8
 80094ee:	6078      	str	r0, [r7, #4]
 80094f0:	460b      	mov	r3, r1
 80094f2:	70fb      	strb	r3, [r7, #3]
  int32_t    l_rearRightSpeed;
  int32_t    l_rearLeftSpeed;
  float      l_value;

  /* Ignore master board data when a manual mode is selected */
  if (g_DRV_context.mode != DRV_MODE_MASTER_BOARD_CONTROL)
 80094f4:	4bba      	ldr	r3, [pc, #744]	@ (80097e0 <DRV_updateFromCommands+0x2f8>)
 80094f6:	79db      	ldrb	r3, [r3, #7]
 80094f8:	2b02      	cmp	r3, #2
 80094fa:	f040 8299 	bne.w	8009a30 <DRV_updateFromCommands+0x548>
  }
  else
  {
    /* Deal with only one command per cycle. If a FIFO overflow occurs, */
    /* FIFO string will report an error, showing us a design issue...   */
    if (SFO_getCount(p_commandsFifo) != 0)
 80094fe:	6878      	ldr	r0, [r7, #4]
 8009500:	f002 f91a 	bl	800b738 <SFO_getCount>
 8009504:	4603      	mov	r3, r0
 8009506:	2b00      	cmp	r3, #0
 8009508:	f000 827b 	beq.w	8009a02 <DRV_updateFromCommands+0x51a>
    {
      SFO_logInfo(p_commandsFifo);
 800950c:	6878      	ldr	r0, [r7, #4]
 800950e:	f002 f91f 	bl	800b750 <SFO_logInfo>
      SFO_pop    (p_commandsFifo         , &l_command);
 8009512:	f107 0320 	add.w	r3, r7, #32
 8009516:	4619      	mov	r1, r3
 8009518:	6878      	ldr	r0, [r7, #4]
 800951a:	f002 f8cd 	bl	800b6b8 <SFO_pop>
      LOG_info   ("Drive got command: %s",  l_command);
 800951e:	f107 0320 	add.w	r3, r7, #32
 8009522:	461a      	mov	r2, r3
 8009524:	49af      	ldr	r1, [pc, #700]	@ (80097e4 <DRV_updateFromCommands+0x2fc>)
 8009526:	2001      	movs	r0, #1
 8009528:	f001 f906 	bl	800a738 <LOG_log>

      /* Most commands expect PID mode */
      g_DRV_context.isPidModeOn = true;
 800952c:	4bac      	ldr	r3, [pc, #688]	@ (80097e0 <DRV_updateFromCommands+0x2f8>)
 800952e:	2201      	movs	r2, #1
 8009530:	719a      	strb	r2, [r3, #6]

      /* Stop */
      if ((l_command[0] == 'S') && (l_command[1] == 'T'))
 8009532:	f897 3020 	ldrb.w	r3, [r7, #32]
 8009536:	2b53      	cmp	r3, #83	@ 0x53
 8009538:	d116      	bne.n	8009568 <DRV_updateFromCommands+0x80>
 800953a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800953e:	2b54      	cmp	r3, #84	@ 0x54
 8009540:	d112      	bne.n	8009568 <DRV_updateFromCommands+0x80>
      {
        DRV_setDirectionsStop();
 8009542:	f000 fc7b 	bl	8009e3c <DRV_setDirectionsStop>

        WHL_setPidTarget(&g_DRV_context.wheelFrontRight, 0);
 8009546:	2100      	movs	r1, #0
 8009548:	48a7      	ldr	r0, [pc, #668]	@ (80097e8 <DRV_updateFromCommands+0x300>)
 800954a:	f002 fbbf 	bl	800bccc <WHL_setPidTarget>
        WHL_setPidTarget(&g_DRV_context.wheelFrontLeft , 0);
 800954e:	2100      	movs	r1, #0
 8009550:	48a6      	ldr	r0, [pc, #664]	@ (80097ec <DRV_updateFromCommands+0x304>)
 8009552:	f002 fbbb 	bl	800bccc <WHL_setPidTarget>
        WHL_setPidTarget(&g_DRV_context.wheelRearRight , 0);
 8009556:	2100      	movs	r1, #0
 8009558:	48a5      	ldr	r0, [pc, #660]	@ (80097f0 <DRV_updateFromCommands+0x308>)
 800955a:	f002 fbb7 	bl	800bccc <WHL_setPidTarget>
        WHL_setPidTarget(&g_DRV_context.wheelRearLeft  , 0);
 800955e:	2100      	movs	r1, #0
 8009560:	48a4      	ldr	r0, [pc, #656]	@ (80097f4 <DRV_updateFromCommands+0x30c>)
 8009562:	f002 fbb3 	bl	800bccc <WHL_setPidTarget>
 8009566:	e24c      	b.n	8009a02 <DRV_updateFromCommands+0x51a>
      }
      /* Forward Straight */
      else if ((l_command[0] == 'F') && (l_command[1] == 'S'))
 8009568:	f897 3020 	ldrb.w	r3, [r7, #32]
 800956c:	2b46      	cmp	r3, #70	@ 0x46
 800956e:	d123      	bne.n	80095b8 <DRV_updateFromCommands+0xd0>
 8009570:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8009574:	2b53      	cmp	r3, #83	@ 0x53
 8009576:	d11f      	bne.n	80095b8 <DRV_updateFromCommands+0xd0>
      {
        DRV_getSpeedFromCommand(&l_command[2], &l_speed);
 8009578:	f107 021c 	add.w	r2, r7, #28
 800957c:	f107 0320 	add.w	r3, r7, #32
 8009580:	3302      	adds	r3, #2
 8009582:	4611      	mov	r1, r2
 8009584:	4618      	mov	r0, r3
 8009586:	f000 fb13 	bl	8009bb0 <DRV_getSpeedFromCommand>

        DRV_setDirectionsForward();
 800958a:	f000 fc73 	bl	8009e74 <DRV_setDirectionsForward>

        WHL_setPidTarget(&g_DRV_context.wheelFrontRight, l_speed);
 800958e:	69fb      	ldr	r3, [r7, #28]
 8009590:	4619      	mov	r1, r3
 8009592:	4895      	ldr	r0, [pc, #596]	@ (80097e8 <DRV_updateFromCommands+0x300>)
 8009594:	f002 fb9a 	bl	800bccc <WHL_setPidTarget>
        WHL_setPidTarget(&g_DRV_context.wheelFrontLeft , l_speed);
 8009598:	69fb      	ldr	r3, [r7, #28]
 800959a:	4619      	mov	r1, r3
 800959c:	4893      	ldr	r0, [pc, #588]	@ (80097ec <DRV_updateFromCommands+0x304>)
 800959e:	f002 fb95 	bl	800bccc <WHL_setPidTarget>
        WHL_setPidTarget(&g_DRV_context.wheelRearRight , l_speed);
 80095a2:	69fb      	ldr	r3, [r7, #28]
 80095a4:	4619      	mov	r1, r3
 80095a6:	4892      	ldr	r0, [pc, #584]	@ (80097f0 <DRV_updateFromCommands+0x308>)
 80095a8:	f002 fb90 	bl	800bccc <WHL_setPidTarget>
        WHL_setPidTarget(&g_DRV_context.wheelRearLeft  , l_speed);
 80095ac:	69fb      	ldr	r3, [r7, #28]
 80095ae:	4619      	mov	r1, r3
 80095b0:	4890      	ldr	r0, [pc, #576]	@ (80097f4 <DRV_updateFromCommands+0x30c>)
 80095b2:	f002 fb8b 	bl	800bccc <WHL_setPidTarget>
 80095b6:	e224      	b.n	8009a02 <DRV_updateFromCommands+0x51a>
      }
      /* Move Backward */
      else if ((l_command[0] == 'B') && (l_command[1] == 'S'))
 80095b8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80095bc:	2b42      	cmp	r3, #66	@ 0x42
 80095be:	d123      	bne.n	8009608 <DRV_updateFromCommands+0x120>
 80095c0:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80095c4:	2b53      	cmp	r3, #83	@ 0x53
 80095c6:	d11f      	bne.n	8009608 <DRV_updateFromCommands+0x120>
      {
        DRV_getSpeedFromCommand(&l_command[2], &l_speed);
 80095c8:	f107 021c 	add.w	r2, r7, #28
 80095cc:	f107 0320 	add.w	r3, r7, #32
 80095d0:	3302      	adds	r3, #2
 80095d2:	4611      	mov	r1, r2
 80095d4:	4618      	mov	r0, r3
 80095d6:	f000 faeb 	bl	8009bb0 <DRV_getSpeedFromCommand>

        DRV_setDirectionsBackward();
 80095da:	f000 fc67 	bl	8009eac <DRV_setDirectionsBackward>

        WHL_setPidTarget(&g_DRV_context.wheelFrontRight, l_speed);
 80095de:	69fb      	ldr	r3, [r7, #28]
 80095e0:	4619      	mov	r1, r3
 80095e2:	4881      	ldr	r0, [pc, #516]	@ (80097e8 <DRV_updateFromCommands+0x300>)
 80095e4:	f002 fb72 	bl	800bccc <WHL_setPidTarget>
        WHL_setPidTarget(&g_DRV_context.wheelFrontLeft , l_speed);
 80095e8:	69fb      	ldr	r3, [r7, #28]
 80095ea:	4619      	mov	r1, r3
 80095ec:	487f      	ldr	r0, [pc, #508]	@ (80097ec <DRV_updateFromCommands+0x304>)
 80095ee:	f002 fb6d 	bl	800bccc <WHL_setPidTarget>
        WHL_setPidTarget(&g_DRV_context.wheelRearRight , l_speed);
 80095f2:	69fb      	ldr	r3, [r7, #28]
 80095f4:	4619      	mov	r1, r3
 80095f6:	487e      	ldr	r0, [pc, #504]	@ (80097f0 <DRV_updateFromCommands+0x308>)
 80095f8:	f002 fb68 	bl	800bccc <WHL_setPidTarget>
        WHL_setPidTarget(&g_DRV_context.wheelRearLeft  , l_speed);
 80095fc:	69fb      	ldr	r3, [r7, #28]
 80095fe:	4619      	mov	r1, r3
 8009600:	487c      	ldr	r0, [pc, #496]	@ (80097f4 <DRV_updateFromCommands+0x30c>)
 8009602:	f002 fb63 	bl	800bccc <WHL_setPidTarget>
 8009606:	e1fc      	b.n	8009a02 <DRV_updateFromCommands+0x51a>
      }
      /* TuRn (i.e. Rotate) Left */
      else if ((l_command[0] == 'R') && (l_command[1] == 'L'))
 8009608:	f897 3020 	ldrb.w	r3, [r7, #32]
 800960c:	2b52      	cmp	r3, #82	@ 0x52
 800960e:	d123      	bne.n	8009658 <DRV_updateFromCommands+0x170>
 8009610:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8009614:	2b4c      	cmp	r3, #76	@ 0x4c
 8009616:	d11f      	bne.n	8009658 <DRV_updateFromCommands+0x170>
      {
        DRV_getSpeedFromCommand(&l_command[2], &l_speed);
 8009618:	f107 021c 	add.w	r2, r7, #28
 800961c:	f107 0320 	add.w	r3, r7, #32
 8009620:	3302      	adds	r3, #2
 8009622:	4611      	mov	r1, r2
 8009624:	4618      	mov	r0, r3
 8009626:	f000 fac3 	bl	8009bb0 <DRV_getSpeedFromCommand>

        DRV_setDirectionsTurnLeft();
 800962a:	f000 fc9b 	bl	8009f64 <DRV_setDirectionsTurnLeft>

        WHL_setPidTarget(&g_DRV_context.wheelFrontRight, l_speed);
 800962e:	69fb      	ldr	r3, [r7, #28]
 8009630:	4619      	mov	r1, r3
 8009632:	486d      	ldr	r0, [pc, #436]	@ (80097e8 <DRV_updateFromCommands+0x300>)
 8009634:	f002 fb4a 	bl	800bccc <WHL_setPidTarget>
        WHL_setPidTarget(&g_DRV_context.wheelFrontLeft , l_speed);
 8009638:	69fb      	ldr	r3, [r7, #28]
 800963a:	4619      	mov	r1, r3
 800963c:	486b      	ldr	r0, [pc, #428]	@ (80097ec <DRV_updateFromCommands+0x304>)
 800963e:	f002 fb45 	bl	800bccc <WHL_setPidTarget>
        WHL_setPidTarget(&g_DRV_context.wheelRearRight , l_speed);
 8009642:	69fb      	ldr	r3, [r7, #28]
 8009644:	4619      	mov	r1, r3
 8009646:	486a      	ldr	r0, [pc, #424]	@ (80097f0 <DRV_updateFromCommands+0x308>)
 8009648:	f002 fb40 	bl	800bccc <WHL_setPidTarget>
        WHL_setPidTarget(&g_DRV_context.wheelRearLeft  , l_speed);
 800964c:	69fb      	ldr	r3, [r7, #28]
 800964e:	4619      	mov	r1, r3
 8009650:	4868      	ldr	r0, [pc, #416]	@ (80097f4 <DRV_updateFromCommands+0x30c>)
 8009652:	f002 fb3b 	bl	800bccc <WHL_setPidTarget>
 8009656:	e1d4      	b.n	8009a02 <DRV_updateFromCommands+0x51a>
      }
      /* TuRn (i.e. Rotate) Right */
      else if ((l_command[0] == 'R') && (l_command[1] == 'R'))
 8009658:	f897 3020 	ldrb.w	r3, [r7, #32]
 800965c:	2b52      	cmp	r3, #82	@ 0x52
 800965e:	d123      	bne.n	80096a8 <DRV_updateFromCommands+0x1c0>
 8009660:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8009664:	2b52      	cmp	r3, #82	@ 0x52
 8009666:	d11f      	bne.n	80096a8 <DRV_updateFromCommands+0x1c0>
      {
        DRV_getSpeedFromCommand(&l_command[2], &l_speed);
 8009668:	f107 021c 	add.w	r2, r7, #28
 800966c:	f107 0320 	add.w	r3, r7, #32
 8009670:	3302      	adds	r3, #2
 8009672:	4611      	mov	r1, r2
 8009674:	4618      	mov	r0, r3
 8009676:	f000 fa9b 	bl	8009bb0 <DRV_getSpeedFromCommand>

        DRV_setDirectionsTurnRight();
 800967a:	f000 fc8f 	bl	8009f9c <DRV_setDirectionsTurnRight>

        WHL_setPidTarget(&g_DRV_context.wheelFrontRight, l_speed);
 800967e:	69fb      	ldr	r3, [r7, #28]
 8009680:	4619      	mov	r1, r3
 8009682:	4859      	ldr	r0, [pc, #356]	@ (80097e8 <DRV_updateFromCommands+0x300>)
 8009684:	f002 fb22 	bl	800bccc <WHL_setPidTarget>
        WHL_setPidTarget(&g_DRV_context.wheelFrontLeft , l_speed);
 8009688:	69fb      	ldr	r3, [r7, #28]
 800968a:	4619      	mov	r1, r3
 800968c:	4857      	ldr	r0, [pc, #348]	@ (80097ec <DRV_updateFromCommands+0x304>)
 800968e:	f002 fb1d 	bl	800bccc <WHL_setPidTarget>
        WHL_setPidTarget(&g_DRV_context.wheelRearRight , l_speed);
 8009692:	69fb      	ldr	r3, [r7, #28]
 8009694:	4619      	mov	r1, r3
 8009696:	4856      	ldr	r0, [pc, #344]	@ (80097f0 <DRV_updateFromCommands+0x308>)
 8009698:	f002 fb18 	bl	800bccc <WHL_setPidTarget>
        WHL_setPidTarget(&g_DRV_context.wheelRearLeft  , l_speed);
 800969c:	69fb      	ldr	r3, [r7, #28]
 800969e:	4619      	mov	r1, r3
 80096a0:	4854      	ldr	r0, [pc, #336]	@ (80097f4 <DRV_updateFromCommands+0x30c>)
 80096a2:	f002 fb13 	bl	800bccc <WHL_setPidTarget>
 80096a6:	e1ac      	b.n	8009a02 <DRV_updateFromCommands+0x51a>
      }
      /* Translate Left */
      else if ((l_command[0] == 'T') && (l_command[1] == 'L'))
 80096a8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80096ac:	2b54      	cmp	r3, #84	@ 0x54
 80096ae:	d123      	bne.n	80096f8 <DRV_updateFromCommands+0x210>
 80096b0:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80096b4:	2b4c      	cmp	r3, #76	@ 0x4c
 80096b6:	d11f      	bne.n	80096f8 <DRV_updateFromCommands+0x210>
      {
        DRV_getSpeedFromCommand(&l_command[2], &l_speed);
 80096b8:	f107 021c 	add.w	r2, r7, #28
 80096bc:	f107 0320 	add.w	r3, r7, #32
 80096c0:	3302      	adds	r3, #2
 80096c2:	4611      	mov	r1, r2
 80096c4:	4618      	mov	r0, r3
 80096c6:	f000 fa73 	bl	8009bb0 <DRV_getSpeedFromCommand>

        DRV_setDirectionsTranslateLeft();
 80096ca:	f000 fc83 	bl	8009fd4 <DRV_setDirectionsTranslateLeft>

        WHL_setPidTarget(&g_DRV_context.wheelFrontRight, l_speed);
 80096ce:	69fb      	ldr	r3, [r7, #28]
 80096d0:	4619      	mov	r1, r3
 80096d2:	4845      	ldr	r0, [pc, #276]	@ (80097e8 <DRV_updateFromCommands+0x300>)
 80096d4:	f002 fafa 	bl	800bccc <WHL_setPidTarget>
        WHL_setPidTarget(&g_DRV_context.wheelFrontLeft , l_speed);
 80096d8:	69fb      	ldr	r3, [r7, #28]
 80096da:	4619      	mov	r1, r3
 80096dc:	4843      	ldr	r0, [pc, #268]	@ (80097ec <DRV_updateFromCommands+0x304>)
 80096de:	f002 faf5 	bl	800bccc <WHL_setPidTarget>
        WHL_setPidTarget(&g_DRV_context.wheelRearRight , l_speed);
 80096e2:	69fb      	ldr	r3, [r7, #28]
 80096e4:	4619      	mov	r1, r3
 80096e6:	4842      	ldr	r0, [pc, #264]	@ (80097f0 <DRV_updateFromCommands+0x308>)
 80096e8:	f002 faf0 	bl	800bccc <WHL_setPidTarget>
        WHL_setPidTarget(&g_DRV_context.wheelRearLeft  , l_speed);
 80096ec:	69fb      	ldr	r3, [r7, #28]
 80096ee:	4619      	mov	r1, r3
 80096f0:	4840      	ldr	r0, [pc, #256]	@ (80097f4 <DRV_updateFromCommands+0x30c>)
 80096f2:	f002 faeb 	bl	800bccc <WHL_setPidTarget>
 80096f6:	e184      	b.n	8009a02 <DRV_updateFromCommands+0x51a>
      }
      /* Translate Right */
      else if ((l_command[0] == 'T') && (l_command[1] == 'R'))
 80096f8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80096fc:	2b54      	cmp	r3, #84	@ 0x54
 80096fe:	d123      	bne.n	8009748 <DRV_updateFromCommands+0x260>
 8009700:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8009704:	2b52      	cmp	r3, #82	@ 0x52
 8009706:	d11f      	bne.n	8009748 <DRV_updateFromCommands+0x260>
      {
        DRV_getSpeedFromCommand(&l_command[2], &l_speed);
 8009708:	f107 021c 	add.w	r2, r7, #28
 800970c:	f107 0320 	add.w	r3, r7, #32
 8009710:	3302      	adds	r3, #2
 8009712:	4611      	mov	r1, r2
 8009714:	4618      	mov	r0, r3
 8009716:	f000 fa4b 	bl	8009bb0 <DRV_getSpeedFromCommand>

        DRV_setDirectionsTranslateRight();
 800971a:	f000 fc77 	bl	800a00c <DRV_setDirectionsTranslateRight>

        WHL_setPidTarget(&g_DRV_context.wheelFrontRight, l_speed);
 800971e:	69fb      	ldr	r3, [r7, #28]
 8009720:	4619      	mov	r1, r3
 8009722:	4831      	ldr	r0, [pc, #196]	@ (80097e8 <DRV_updateFromCommands+0x300>)
 8009724:	f002 fad2 	bl	800bccc <WHL_setPidTarget>
        WHL_setPidTarget(&g_DRV_context.wheelFrontLeft , l_speed);
 8009728:	69fb      	ldr	r3, [r7, #28]
 800972a:	4619      	mov	r1, r3
 800972c:	482f      	ldr	r0, [pc, #188]	@ (80097ec <DRV_updateFromCommands+0x304>)
 800972e:	f002 facd 	bl	800bccc <WHL_setPidTarget>
        WHL_setPidTarget(&g_DRV_context.wheelRearRight , l_speed);
 8009732:	69fb      	ldr	r3, [r7, #28]
 8009734:	4619      	mov	r1, r3
 8009736:	482e      	ldr	r0, [pc, #184]	@ (80097f0 <DRV_updateFromCommands+0x308>)
 8009738:	f002 fac8 	bl	800bccc <WHL_setPidTarget>
        WHL_setPidTarget(&g_DRV_context.wheelRearLeft  , l_speed);
 800973c:	69fb      	ldr	r3, [r7, #28]
 800973e:	4619      	mov	r1, r3
 8009740:	482c      	ldr	r0, [pc, #176]	@ (80097f4 <DRV_updateFromCommands+0x30c>)
 8009742:	f002 fac3 	bl	800bccc <WHL_setPidTarget>
 8009746:	e15c      	b.n	8009a02 <DRV_updateFromCommands+0x51a>
      }
      /* Forward Left */
      else if ((l_command[0] == 'F') && (l_command[1] == 'L'))
 8009748:	f897 3020 	ldrb.w	r3, [r7, #32]
 800974c:	2b46      	cmp	r3, #70	@ 0x46
 800974e:	d121      	bne.n	8009794 <DRV_updateFromCommands+0x2ac>
 8009750:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8009754:	2b4c      	cmp	r3, #76	@ 0x4c
 8009756:	d11d      	bne.n	8009794 <DRV_updateFromCommands+0x2ac>
      {
        DRV_getSpeedFromCommand(&l_command[2], &l_speed);
 8009758:	f107 021c 	add.w	r2, r7, #28
 800975c:	f107 0320 	add.w	r3, r7, #32
 8009760:	3302      	adds	r3, #2
 8009762:	4611      	mov	r1, r2
 8009764:	4618      	mov	r0, r3
 8009766:	f000 fa23 	bl	8009bb0 <DRV_getSpeedFromCommand>

        DRV_setDirectionsForwardLeft();
 800976a:	f000 fbcb 	bl	8009f04 <DRV_setDirectionsForwardLeft>

        WHL_setPidTarget(&g_DRV_context.wheelFrontRight, l_speed);
 800976e:	69fb      	ldr	r3, [r7, #28]
 8009770:	4619      	mov	r1, r3
 8009772:	481d      	ldr	r0, [pc, #116]	@ (80097e8 <DRV_updateFromCommands+0x300>)
 8009774:	f002 faaa 	bl	800bccc <WHL_setPidTarget>
        WHL_setPidTarget(&g_DRV_context.wheelFrontLeft ,       0);
 8009778:	2100      	movs	r1, #0
 800977a:	481c      	ldr	r0, [pc, #112]	@ (80097ec <DRV_updateFromCommands+0x304>)
 800977c:	f002 faa6 	bl	800bccc <WHL_setPidTarget>
        WHL_setPidTarget(&g_DRV_context.wheelRearRight ,       0);
 8009780:	2100      	movs	r1, #0
 8009782:	481b      	ldr	r0, [pc, #108]	@ (80097f0 <DRV_updateFromCommands+0x308>)
 8009784:	f002 faa2 	bl	800bccc <WHL_setPidTarget>
        WHL_setPidTarget(&g_DRV_context.wheelRearLeft  , l_speed);
 8009788:	69fb      	ldr	r3, [r7, #28]
 800978a:	4619      	mov	r1, r3
 800978c:	4819      	ldr	r0, [pc, #100]	@ (80097f4 <DRV_updateFromCommands+0x30c>)
 800978e:	f002 fa9d 	bl	800bccc <WHL_setPidTarget>
 8009792:	e136      	b.n	8009a02 <DRV_updateFromCommands+0x51a>
      }
      /* Forward Right */
      else if ((l_command[0] == 'F') && (l_command[1] == 'R'))
 8009794:	f897 3020 	ldrb.w	r3, [r7, #32]
 8009798:	2b46      	cmp	r3, #70	@ 0x46
 800979a:	d12d      	bne.n	80097f8 <DRV_updateFromCommands+0x310>
 800979c:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80097a0:	2b52      	cmp	r3, #82	@ 0x52
 80097a2:	d129      	bne.n	80097f8 <DRV_updateFromCommands+0x310>
      {
        DRV_getSpeedFromCommand(&l_command[2], &l_speed);
 80097a4:	f107 021c 	add.w	r2, r7, #28
 80097a8:	f107 0320 	add.w	r3, r7, #32
 80097ac:	3302      	adds	r3, #2
 80097ae:	4611      	mov	r1, r2
 80097b0:	4618      	mov	r0, r3
 80097b2:	f000 f9fd 	bl	8009bb0 <DRV_getSpeedFromCommand>

        DRV_setDirectionsForwardRight();
 80097b6:	f000 fb95 	bl	8009ee4 <DRV_setDirectionsForwardRight>

        WHL_setPidTarget(&g_DRV_context.wheelFrontRight,       0);
 80097ba:	2100      	movs	r1, #0
 80097bc:	480a      	ldr	r0, [pc, #40]	@ (80097e8 <DRV_updateFromCommands+0x300>)
 80097be:	f002 fa85 	bl	800bccc <WHL_setPidTarget>
        WHL_setPidTarget(&g_DRV_context.wheelFrontLeft , l_speed);
 80097c2:	69fb      	ldr	r3, [r7, #28]
 80097c4:	4619      	mov	r1, r3
 80097c6:	4809      	ldr	r0, [pc, #36]	@ (80097ec <DRV_updateFromCommands+0x304>)
 80097c8:	f002 fa80 	bl	800bccc <WHL_setPidTarget>
        WHL_setPidTarget(&g_DRV_context.wheelRearRight , l_speed);
 80097cc:	69fb      	ldr	r3, [r7, #28]
 80097ce:	4619      	mov	r1, r3
 80097d0:	4807      	ldr	r0, [pc, #28]	@ (80097f0 <DRV_updateFromCommands+0x308>)
 80097d2:	f002 fa7b 	bl	800bccc <WHL_setPidTarget>
        WHL_setPidTarget(&g_DRV_context.wheelRearLeft  ,       0);
 80097d6:	2100      	movs	r1, #0
 80097d8:	4806      	ldr	r0, [pc, #24]	@ (80097f4 <DRV_updateFromCommands+0x30c>)
 80097da:	f002 fa77 	bl	800bccc <WHL_setPidTarget>
 80097de:	e110      	b.n	8009a02 <DRV_updateFromCommands+0x51a>
 80097e0:	20000918 	.word	0x20000918
 80097e4:	08011528 	.word	0x08011528
 80097e8:	20000920 	.word	0x20000920
 80097ec:	200009c4 	.word	0x200009c4
 80097f0:	20000b0c 	.word	0x20000b0c
 80097f4:	20000a68 	.word	0x20000a68
      }
      /* Backward Left */
      else if ((l_command[0] == 'B') && (l_command[1] == 'L'))
 80097f8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80097fc:	2b42      	cmp	r3, #66	@ 0x42
 80097fe:	d121      	bne.n	8009844 <DRV_updateFromCommands+0x35c>
 8009800:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8009804:	2b4c      	cmp	r3, #76	@ 0x4c
 8009806:	d11d      	bne.n	8009844 <DRV_updateFromCommands+0x35c>
      {
        DRV_getSpeedFromCommand(&l_command[2], &l_speed);
 8009808:	f107 021c 	add.w	r2, r7, #28
 800980c:	f107 0320 	add.w	r3, r7, #32
 8009810:	3302      	adds	r3, #2
 8009812:	4611      	mov	r1, r2
 8009814:	4618      	mov	r0, r3
 8009816:	f000 f9cb 	bl	8009bb0 <DRV_getSpeedFromCommand>

        DRV_setDirectionsBackwardLeft();
 800981a:	f000 fb93 	bl	8009f44 <DRV_setDirectionsBackwardLeft>

        WHL_setPidTarget(&g_DRV_context.wheelFrontRight,       0);
 800981e:	2100      	movs	r1, #0
 8009820:	4885      	ldr	r0, [pc, #532]	@ (8009a38 <DRV_updateFromCommands+0x550>)
 8009822:	f002 fa53 	bl	800bccc <WHL_setPidTarget>
        WHL_setPidTarget(&g_DRV_context.wheelFrontLeft , l_speed);
 8009826:	69fb      	ldr	r3, [r7, #28]
 8009828:	4619      	mov	r1, r3
 800982a:	4884      	ldr	r0, [pc, #528]	@ (8009a3c <DRV_updateFromCommands+0x554>)
 800982c:	f002 fa4e 	bl	800bccc <WHL_setPidTarget>
        WHL_setPidTarget(&g_DRV_context.wheelRearRight , l_speed);
 8009830:	69fb      	ldr	r3, [r7, #28]
 8009832:	4619      	mov	r1, r3
 8009834:	4882      	ldr	r0, [pc, #520]	@ (8009a40 <DRV_updateFromCommands+0x558>)
 8009836:	f002 fa49 	bl	800bccc <WHL_setPidTarget>
        WHL_setPidTarget(&g_DRV_context.wheelRearLeft  ,       0);
 800983a:	2100      	movs	r1, #0
 800983c:	4881      	ldr	r0, [pc, #516]	@ (8009a44 <DRV_updateFromCommands+0x55c>)
 800983e:	f002 fa45 	bl	800bccc <WHL_setPidTarget>
 8009842:	e0de      	b.n	8009a02 <DRV_updateFromCommands+0x51a>
      }
      /* Backward Right */
      else if ((l_command[0] == 'B') && (l_command[1] == 'R'))
 8009844:	f897 3020 	ldrb.w	r3, [r7, #32]
 8009848:	2b42      	cmp	r3, #66	@ 0x42
 800984a:	d121      	bne.n	8009890 <DRV_updateFromCommands+0x3a8>
 800984c:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8009850:	2b52      	cmp	r3, #82	@ 0x52
 8009852:	d11d      	bne.n	8009890 <DRV_updateFromCommands+0x3a8>
      {
        DRV_getSpeedFromCommand(&l_command[2], &l_speed);
 8009854:	f107 021c 	add.w	r2, r7, #28
 8009858:	f107 0320 	add.w	r3, r7, #32
 800985c:	3302      	adds	r3, #2
 800985e:	4611      	mov	r1, r2
 8009860:	4618      	mov	r0, r3
 8009862:	f000 f9a5 	bl	8009bb0 <DRV_getSpeedFromCommand>

        DRV_setDirectionsBackwardRight();
 8009866:	f000 fb5d 	bl	8009f24 <DRV_setDirectionsBackwardRight>

        WHL_setPidTarget(&g_DRV_context.wheelFrontRight, l_speed);
 800986a:	69fb      	ldr	r3, [r7, #28]
 800986c:	4619      	mov	r1, r3
 800986e:	4872      	ldr	r0, [pc, #456]	@ (8009a38 <DRV_updateFromCommands+0x550>)
 8009870:	f002 fa2c 	bl	800bccc <WHL_setPidTarget>
        WHL_setPidTarget(&g_DRV_context.wheelFrontLeft ,       0);
 8009874:	2100      	movs	r1, #0
 8009876:	4871      	ldr	r0, [pc, #452]	@ (8009a3c <DRV_updateFromCommands+0x554>)
 8009878:	f002 fa28 	bl	800bccc <WHL_setPidTarget>
        WHL_setPidTarget(&g_DRV_context.wheelRearRight ,       0);
 800987c:	2100      	movs	r1, #0
 800987e:	4870      	ldr	r0, [pc, #448]	@ (8009a40 <DRV_updateFromCommands+0x558>)
 8009880:	f002 fa24 	bl	800bccc <WHL_setPidTarget>
        WHL_setPidTarget(&g_DRV_context.wheelRearLeft  , l_speed);
 8009884:	69fb      	ldr	r3, [r7, #28]
 8009886:	4619      	mov	r1, r3
 8009888:	486e      	ldr	r0, [pc, #440]	@ (8009a44 <DRV_updateFromCommands+0x55c>)
 800988a:	f002 fa1f 	bl	800bccc <WHL_setPidTarget>
 800988e:	e0b8      	b.n	8009a02 <DRV_updateFromCommands+0x51a>
      }
      /* Custom */
      else if (l_command[0] == 'C')
 8009890:	f897 3020 	ldrb.w	r3, [r7, #32]
 8009894:	2b43      	cmp	r3, #67	@ 0x43
 8009896:	d138      	bne.n	800990a <DRV_updateFromCommands+0x422>
      {
        g_DRV_context.isPidModeOn = false;
 8009898:	4b6b      	ldr	r3, [pc, #428]	@ (8009a48 <DRV_updateFromCommands+0x560>)
 800989a:	2200      	movs	r2, #0
 800989c:	719a      	strb	r2, [r3, #6]

        DRV_getSpeedsFromCommand(&l_command[1],
 800989e:	f107 0410 	add.w	r4, r7, #16
 80098a2:	f107 0214 	add.w	r2, r7, #20
 80098a6:	f107 0118 	add.w	r1, r7, #24
 80098aa:	f107 0320 	add.w	r3, r7, #32
 80098ae:	1c58      	adds	r0, r3, #1
 80098b0:	f107 030c 	add.w	r3, r7, #12
 80098b4:	9300      	str	r3, [sp, #0]
 80098b6:	4623      	mov	r3, r4
 80098b8:	f000 f9a2 	bl	8009c00 <DRV_getSpeedsFromCommand>
                                 &l_frontRightSpeed,
                                 &l_frontLeftSpeed,
                                 &l_rearRightSpeed,
                                 &l_rearLeftSpeed);

        DRV_setDirectionsCustom(l_frontRightSpeed,
 80098bc:	69b8      	ldr	r0, [r7, #24]
 80098be:	6979      	ldr	r1, [r7, #20]
 80098c0:	693a      	ldr	r2, [r7, #16]
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	f000 fbbe 	bl	800a044 <DRV_setDirectionsCustom>
                                l_frontLeftSpeed,
                                l_rearRightSpeed,
                                l_rearLeftSpeed);

        WHL_setDirectTarget(&g_DRV_context.wheelFrontRight, abs(l_frontRightSpeed));
 80098c8:	69bb      	ldr	r3, [r7, #24]
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	bfb8      	it	lt
 80098ce:	425b      	neglt	r3, r3
 80098d0:	4619      	mov	r1, r3
 80098d2:	4859      	ldr	r0, [pc, #356]	@ (8009a38 <DRV_updateFromCommands+0x550>)
 80098d4:	f002 fa0e 	bl	800bcf4 <WHL_setDirectTarget>
        WHL_setDirectTarget(&g_DRV_context.wheelFrontLeft , abs(l_frontLeftSpeed ));
 80098d8:	697b      	ldr	r3, [r7, #20]
 80098da:	2b00      	cmp	r3, #0
 80098dc:	bfb8      	it	lt
 80098de:	425b      	neglt	r3, r3
 80098e0:	4619      	mov	r1, r3
 80098e2:	4856      	ldr	r0, [pc, #344]	@ (8009a3c <DRV_updateFromCommands+0x554>)
 80098e4:	f002 fa06 	bl	800bcf4 <WHL_setDirectTarget>
        WHL_setDirectTarget(&g_DRV_context.wheelRearRight , abs(l_rearRightSpeed ));
 80098e8:	693b      	ldr	r3, [r7, #16]
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	bfb8      	it	lt
 80098ee:	425b      	neglt	r3, r3
 80098f0:	4619      	mov	r1, r3
 80098f2:	4853      	ldr	r0, [pc, #332]	@ (8009a40 <DRV_updateFromCommands+0x558>)
 80098f4:	f002 f9fe 	bl	800bcf4 <WHL_setDirectTarget>
        WHL_setDirectTarget(&g_DRV_context.wheelRearLeft  , abs(l_rearLeftSpeed  ));
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	bfb8      	it	lt
 80098fe:	425b      	neglt	r3, r3
 8009900:	4619      	mov	r1, r3
 8009902:	4850      	ldr	r0, [pc, #320]	@ (8009a44 <DRV_updateFromCommands+0x55c>)
 8009904:	f002 f9f6 	bl	800bcf4 <WHL_setDirectTarget>
 8009908:	e07b      	b.n	8009a02 <DRV_updateFromCommands+0x51a>
      }
      else if ((l_command[0] == 'K') && (l_command[1] == 'P'))
 800990a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800990e:	2b4b      	cmp	r3, #75	@ 0x4b
 8009910:	d122      	bne.n	8009958 <DRV_updateFromCommands+0x470>
 8009912:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8009916:	2b50      	cmp	r3, #80	@ 0x50
 8009918:	d11e      	bne.n	8009958 <DRV_updateFromCommands+0x470>
      {
        l_value = atof(&l_command[2]);
 800991a:	f107 0320 	add.w	r3, r7, #32
 800991e:	3302      	adds	r3, #2
 8009920:	4618      	mov	r0, r3
 8009922:	f002 fa97 	bl	800be54 <atof>
 8009926:	4602      	mov	r2, r0
 8009928:	460b      	mov	r3, r1
 800992a:	4610      	mov	r0, r2
 800992c:	4619      	mov	r1, r3
 800992e:	f7f7 f937 	bl	8000ba0 <__aeabi_d2f>
 8009932:	4603      	mov	r3, r0
 8009934:	637b      	str	r3, [r7, #52]	@ 0x34

        WHL_setPidKp(&g_DRV_context.wheelFrontRight, l_value);
 8009936:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8009938:	483f      	ldr	r0, [pc, #252]	@ (8009a38 <DRV_updateFromCommands+0x550>)
 800993a:	f002 f99a 	bl	800bc72 <WHL_setPidKp>
        WHL_setPidKp(&g_DRV_context.wheelFrontLeft , l_value);
 800993e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8009940:	483e      	ldr	r0, [pc, #248]	@ (8009a3c <DRV_updateFromCommands+0x554>)
 8009942:	f002 f996 	bl	800bc72 <WHL_setPidKp>
        WHL_setPidKp(&g_DRV_context.wheelRearRight , l_value);
 8009946:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8009948:	483d      	ldr	r0, [pc, #244]	@ (8009a40 <DRV_updateFromCommands+0x558>)
 800994a:	f002 f992 	bl	800bc72 <WHL_setPidKp>
        WHL_setPidKp(&g_DRV_context.wheelRearLeft  , l_value);
 800994e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8009950:	483c      	ldr	r0, [pc, #240]	@ (8009a44 <DRV_updateFromCommands+0x55c>)
 8009952:	f002 f98e 	bl	800bc72 <WHL_setPidKp>
 8009956:	e054      	b.n	8009a02 <DRV_updateFromCommands+0x51a>
      }
      else if ((l_command[0] == 'K') && (l_command[1] == 'I'))
 8009958:	f897 3020 	ldrb.w	r3, [r7, #32]
 800995c:	2b4b      	cmp	r3, #75	@ 0x4b
 800995e:	d122      	bne.n	80099a6 <DRV_updateFromCommands+0x4be>
 8009960:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8009964:	2b49      	cmp	r3, #73	@ 0x49
 8009966:	d11e      	bne.n	80099a6 <DRV_updateFromCommands+0x4be>
      {
        l_value = atof(&l_command[2]);
 8009968:	f107 0320 	add.w	r3, r7, #32
 800996c:	3302      	adds	r3, #2
 800996e:	4618      	mov	r0, r3
 8009970:	f002 fa70 	bl	800be54 <atof>
 8009974:	4602      	mov	r2, r0
 8009976:	460b      	mov	r3, r1
 8009978:	4610      	mov	r0, r2
 800997a:	4619      	mov	r1, r3
 800997c:	f7f7 f910 	bl	8000ba0 <__aeabi_d2f>
 8009980:	4603      	mov	r3, r0
 8009982:	637b      	str	r3, [r7, #52]	@ 0x34

        WHL_setPidKi(&g_DRV_context.wheelFrontRight, l_value);
 8009984:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8009986:	482c      	ldr	r0, [pc, #176]	@ (8009a38 <DRV_updateFromCommands+0x550>)
 8009988:	f002 f982 	bl	800bc90 <WHL_setPidKi>
        WHL_setPidKi(&g_DRV_context.wheelFrontLeft , l_value);
 800998c:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800998e:	482b      	ldr	r0, [pc, #172]	@ (8009a3c <DRV_updateFromCommands+0x554>)
 8009990:	f002 f97e 	bl	800bc90 <WHL_setPidKi>
        WHL_setPidKi(&g_DRV_context.wheelRearRight , l_value);
 8009994:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8009996:	482a      	ldr	r0, [pc, #168]	@ (8009a40 <DRV_updateFromCommands+0x558>)
 8009998:	f002 f97a 	bl	800bc90 <WHL_setPidKi>
        WHL_setPidKi(&g_DRV_context.wheelRearLeft  , l_value);
 800999c:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800999e:	4829      	ldr	r0, [pc, #164]	@ (8009a44 <DRV_updateFromCommands+0x55c>)
 80099a0:	f002 f976 	bl	800bc90 <WHL_setPidKi>
 80099a4:	e02d      	b.n	8009a02 <DRV_updateFromCommands+0x51a>
      }
      else if ((l_command[0] == 'K') && (l_command[1] == 'D'))
 80099a6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80099aa:	2b4b      	cmp	r3, #75	@ 0x4b
 80099ac:	d122      	bne.n	80099f4 <DRV_updateFromCommands+0x50c>
 80099ae:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80099b2:	2b44      	cmp	r3, #68	@ 0x44
 80099b4:	d11e      	bne.n	80099f4 <DRV_updateFromCommands+0x50c>
      {
        l_value = atof(&l_command[2]);
 80099b6:	f107 0320 	add.w	r3, r7, #32
 80099ba:	3302      	adds	r3, #2
 80099bc:	4618      	mov	r0, r3
 80099be:	f002 fa49 	bl	800be54 <atof>
 80099c2:	4602      	mov	r2, r0
 80099c4:	460b      	mov	r3, r1
 80099c6:	4610      	mov	r0, r2
 80099c8:	4619      	mov	r1, r3
 80099ca:	f7f7 f8e9 	bl	8000ba0 <__aeabi_d2f>
 80099ce:	4603      	mov	r3, r0
 80099d0:	637b      	str	r3, [r7, #52]	@ 0x34

        WHL_setPidKd(&g_DRV_context.wheelFrontRight, l_value);
 80099d2:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80099d4:	4818      	ldr	r0, [pc, #96]	@ (8009a38 <DRV_updateFromCommands+0x550>)
 80099d6:	f002 f96a 	bl	800bcae <WHL_setPidKd>
        WHL_setPidKd(&g_DRV_context.wheelFrontLeft , l_value);
 80099da:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80099dc:	4817      	ldr	r0, [pc, #92]	@ (8009a3c <DRV_updateFromCommands+0x554>)
 80099de:	f002 f966 	bl	800bcae <WHL_setPidKd>
        WHL_setPidKd(&g_DRV_context.wheelRearRight , l_value);
 80099e2:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80099e4:	4816      	ldr	r0, [pc, #88]	@ (8009a40 <DRV_updateFromCommands+0x558>)
 80099e6:	f002 f962 	bl	800bcae <WHL_setPidKd>
        WHL_setPidKd(&g_DRV_context.wheelRearLeft  , l_value);
 80099ea:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80099ec:	4815      	ldr	r0, [pc, #84]	@ (8009a44 <DRV_updateFromCommands+0x55c>)
 80099ee:	f002 f95e 	bl	800bcae <WHL_setPidKd>
 80099f2:	e006      	b.n	8009a02 <DRV_updateFromCommands+0x51a>
      }
      else
      {
        LOG_error("Drive got unsupported command: '%s'", l_command);
 80099f4:	f107 0320 	add.w	r3, r7, #32
 80099f8:	461a      	mov	r2, r3
 80099fa:	4914      	ldr	r1, [pc, #80]	@ (8009a4c <DRV_updateFromCommands+0x564>)
 80099fc:	2003      	movs	r0, #3
 80099fe:	f000 fe9b 	bl	800a738 <LOG_log>
      }
    }

    if (g_DRV_context.isPidModeOn == true)
 8009a02:	4b11      	ldr	r3, [pc, #68]	@ (8009a48 <DRV_updateFromCommands+0x560>)
 8009a04:	799b      	ldrb	r3, [r3, #6]
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d00b      	beq.n	8009a22 <DRV_updateFromCommands+0x53a>
    {
      /* Update all 4 wheels PIDs, adjusting speeds, to reach targets */
      WHL_updatePidSpeed(&g_DRV_context.wheelFrontRight);
 8009a0a:	480b      	ldr	r0, [pc, #44]	@ (8009a38 <DRV_updateFromCommands+0x550>)
 8009a0c:	f002 f9b6 	bl	800bd7c <WHL_updatePidSpeed>
      WHL_updatePidSpeed(&g_DRV_context.wheelFrontLeft );
 8009a10:	480a      	ldr	r0, [pc, #40]	@ (8009a3c <DRV_updateFromCommands+0x554>)
 8009a12:	f002 f9b3 	bl	800bd7c <WHL_updatePidSpeed>
      WHL_updatePidSpeed(&g_DRV_context.wheelRearRight );
 8009a16:	480a      	ldr	r0, [pc, #40]	@ (8009a40 <DRV_updateFromCommands+0x558>)
 8009a18:	f002 f9b0 	bl	800bd7c <WHL_updatePidSpeed>
      WHL_updatePidSpeed(&g_DRV_context.wheelRearLeft  );
 8009a1c:	4809      	ldr	r0, [pc, #36]	@ (8009a44 <DRV_updateFromCommands+0x55c>)
 8009a1e:	f002 f9ad 	bl	800bd7c <WHL_updatePidSpeed>
    else
    {
      /* Nothing to do */
    }

    if (p_logInfo == true)
 8009a22:	78fb      	ldrb	r3, [r7, #3]
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d003      	beq.n	8009a30 <DRV_updateFromCommands+0x548>
    {
      DRV_logInfo(true);
 8009a28:	2001      	movs	r0, #1
 8009a2a:	f000 f867 	bl	8009afc <DRV_logInfo>
    {
      ; /* Nothing to do */
    }
  }

  return;
 8009a2e:	bf00      	nop
 8009a30:	bf00      	nop
}
 8009a32:	373c      	adds	r7, #60	@ 0x3c
 8009a34:	46bd      	mov	sp, r7
 8009a36:	bd90      	pop	{r4, r7, pc}
 8009a38:	20000920 	.word	0x20000920
 8009a3c:	200009c4 	.word	0x200009c4
 8009a40:	20000b0c 	.word	0x20000b0c
 8009a44:	20000a68 	.word	0x20000a68
 8009a48:	20000918 	.word	0x20000918
 8009a4c:	08011540 	.word	0x08011540

08009a50 <DRV_reportVelocity>:

void DRV_reportVelocity(void)
{
 8009a50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009a52:	b08f      	sub	sp, #60	@ 0x3c
 8009a54:	af04      	add	r7, sp, #16
  float l_averageSpeedFrontLeft;
  float l_averageSpeedRearRight;
  float l_averageSpeedRearLeft;
  char  l_buffer[CST_MASTER_VELOCITY_STRING_LENGTH];

  (void)memset((void *)l_buffer, 0, CST_MASTER_VELOCITY_STRING_LENGTH);
 8009a56:	463b      	mov	r3, r7
 8009a58:	2215      	movs	r2, #21
 8009a5a:	2100      	movs	r1, #0
 8009a5c:	4618      	mov	r0, r3
 8009a5e:	f004 f991 	bl	800dd84 <memset>

  l_averageSpeedFrontRight = WHL_getAverageSpeed(&g_DRV_context.wheelFrontRight);
 8009a62:	481c      	ldr	r0, [pc, #112]	@ (8009ad4 <DRV_reportVelocity+0x84>)
 8009a64:	f002 f9aa 	bl	800bdbc <WHL_getAverageSpeed>
 8009a68:	6278      	str	r0, [r7, #36]	@ 0x24
  l_averageSpeedFrontLeft  = WHL_getAverageSpeed(&g_DRV_context.wheelFrontLeft );
 8009a6a:	481b      	ldr	r0, [pc, #108]	@ (8009ad8 <DRV_reportVelocity+0x88>)
 8009a6c:	f002 f9a6 	bl	800bdbc <WHL_getAverageSpeed>
 8009a70:	6238      	str	r0, [r7, #32]
  l_averageSpeedRearRight  = WHL_getAverageSpeed(&g_DRV_context.wheelRearRight );
 8009a72:	481a      	ldr	r0, [pc, #104]	@ (8009adc <DRV_reportVelocity+0x8c>)
 8009a74:	f002 f9a2 	bl	800bdbc <WHL_getAverageSpeed>
 8009a78:	61f8      	str	r0, [r7, #28]
  l_averageSpeedRearLeft   = WHL_getAverageSpeed(&g_DRV_context.wheelRearLeft  );
 8009a7a:	4819      	ldr	r0, [pc, #100]	@ (8009ae0 <DRV_reportVelocity+0x90>)
 8009a7c:	f002 f99e 	bl	800bdbc <WHL_getAverageSpeed>
 8009a80:	61b8      	str	r0, [r7, #24]

  (void)snprintf(l_buffer,
 8009a82:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009a84:	f7f7 fbb0 	bl	80011e8 <__aeabi_f2iz>
 8009a88:	4606      	mov	r6, r0
 8009a8a:	6a38      	ldr	r0, [r7, #32]
 8009a8c:	f7f7 fbac 	bl	80011e8 <__aeabi_f2iz>
 8009a90:	4604      	mov	r4, r0
 8009a92:	69f8      	ldr	r0, [r7, #28]
 8009a94:	f7f7 fba8 	bl	80011e8 <__aeabi_f2iz>
 8009a98:	4605      	mov	r5, r0
 8009a9a:	69b8      	ldr	r0, [r7, #24]
 8009a9c:	f7f7 fba4 	bl	80011e8 <__aeabi_f2iz>
 8009aa0:	4603      	mov	r3, r0
 8009aa2:	4638      	mov	r0, r7
 8009aa4:	9302      	str	r3, [sp, #8]
 8009aa6:	9501      	str	r5, [sp, #4]
 8009aa8:	9400      	str	r4, [sp, #0]
 8009aaa:	4633      	mov	r3, r6
 8009aac:	4a0d      	ldr	r2, [pc, #52]	@ (8009ae4 <DRV_reportVelocity+0x94>)
 8009aae:	2115      	movs	r1, #21
 8009ab0:	f004 f862 	bl	800db78 <sniprintf>
            (int)l_averageSpeedFrontRight,
            (int)l_averageSpeedFrontLeft ,
            (int)l_averageSpeedRearRight ,
            (int)l_averageSpeedRearLeft  );

  MAS_sendString(l_buffer, strnlen(l_buffer, CST_MASTER_VELOCITY_STRING_LENGTH));
 8009ab4:	463b      	mov	r3, r7
 8009ab6:	2115      	movs	r1, #21
 8009ab8:	4618      	mov	r0, r3
 8009aba:	f004 f990 	bl	800ddde <strnlen>
 8009abe:	4602      	mov	r2, r0
 8009ac0:	463b      	mov	r3, r7
 8009ac2:	4611      	mov	r1, r2
 8009ac4:	4618      	mov	r0, r3
 8009ac6:	f000 ff17 	bl	800a8f8 <MAS_sendString>

  return;
 8009aca:	bf00      	nop
}
 8009acc:	372c      	adds	r7, #44	@ 0x2c
 8009ace:	46bd      	mov	sp, r7
 8009ad0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009ad2:	bf00      	nop
 8009ad4:	20000920 	.word	0x20000920
 8009ad8:	200009c4 	.word	0x200009c4
 8009adc:	20000b0c 	.word	0x20000b0c
 8009ae0:	20000a68 	.word	0x20000a68
 8009ae4:	08011564 	.word	0x08011564

08009ae8 <DRV_getMode>:

T_DRV_MODE DRV_getMode(void)
{
 8009ae8:	b480      	push	{r7}
 8009aea:	af00      	add	r7, sp, #0
  return g_DRV_context.mode;
 8009aec:	4b02      	ldr	r3, [pc, #8]	@ (8009af8 <DRV_getMode+0x10>)
 8009aee:	79db      	ldrb	r3, [r3, #7]
}
 8009af0:	4618      	mov	r0, r3
 8009af2:	46bd      	mov	sp, r7
 8009af4:	bc80      	pop	{r7}
 8009af6:	4770      	bx	lr
 8009af8:	20000918 	.word	0x20000918

08009afc <DRV_logInfo>:

void DRV_logInfo(bool p_compactLog)
{
 8009afc:	b580      	push	{r7, lr}
 8009afe:	b082      	sub	sp, #8
 8009b00:	af00      	add	r7, sp, #0
 8009b02:	4603      	mov	r3, r0
 8009b04:	71fb      	strb	r3, [r7, #7]
  if (g_DRV_context.mode == DRV_MODE_MANUAL_FIXED_SPEED)
 8009b06:	4b1f      	ldr	r3, [pc, #124]	@ (8009b84 <DRV_logInfo+0x88>)
 8009b08:	79db      	ldrb	r3, [r3, #7]
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d104      	bne.n	8009b18 <DRV_logInfo+0x1c>
  {
    LOG_info("Drive mode  : MANUAL FIXED SPEED");
 8009b0e:	491e      	ldr	r1, [pc, #120]	@ (8009b88 <DRV_logInfo+0x8c>)
 8009b10:	2001      	movs	r0, #1
 8009b12:	f000 fe11 	bl	800a738 <LOG_log>
 8009b16:	e018      	b.n	8009b4a <DRV_logInfo+0x4e>
  }
  else if (g_DRV_context.mode == DRV_MODE_MANUAL_VARIABLE_SPEED)
 8009b18:	4b1a      	ldr	r3, [pc, #104]	@ (8009b84 <DRV_logInfo+0x88>)
 8009b1a:	79db      	ldrb	r3, [r3, #7]
 8009b1c:	2b01      	cmp	r3, #1
 8009b1e:	d104      	bne.n	8009b2a <DRV_logInfo+0x2e>
  {
    LOG_info("Drive mode  : MANUAL VARIABLE SPEED");
 8009b20:	491a      	ldr	r1, [pc, #104]	@ (8009b8c <DRV_logInfo+0x90>)
 8009b22:	2001      	movs	r0, #1
 8009b24:	f000 fe08 	bl	800a738 <LOG_log>
 8009b28:	e00f      	b.n	8009b4a <DRV_logInfo+0x4e>
  }
  else if (g_DRV_context.mode == DRV_MODE_MASTER_BOARD_CONTROL)
 8009b2a:	4b16      	ldr	r3, [pc, #88]	@ (8009b84 <DRV_logInfo+0x88>)
 8009b2c:	79db      	ldrb	r3, [r3, #7]
 8009b2e:	2b02      	cmp	r3, #2
 8009b30:	d104      	bne.n	8009b3c <DRV_logInfo+0x40>
  {
    LOG_info("Drive mode  : MASTER BOARD CONTROL");
 8009b32:	4917      	ldr	r1, [pc, #92]	@ (8009b90 <DRV_logInfo+0x94>)
 8009b34:	2001      	movs	r0, #1
 8009b36:	f000 fdff 	bl	800a738 <LOG_log>
 8009b3a:	e006      	b.n	8009b4a <DRV_logInfo+0x4e>
  }
  else
  {
    LOG_error("Unsupported drive mode: %u", g_DRV_context.mode);
 8009b3c:	4b11      	ldr	r3, [pc, #68]	@ (8009b84 <DRV_logInfo+0x88>)
 8009b3e:	79db      	ldrb	r3, [r3, #7]
 8009b40:	461a      	mov	r2, r3
 8009b42:	4914      	ldr	r1, [pc, #80]	@ (8009b94 <DRV_logInfo+0x98>)
 8009b44:	2003      	movs	r0, #3
 8009b46:	f000 fdf7 	bl	800a738 <LOG_log>
  }

  if (g_DRV_context.areMotorsOn == true)
 8009b4a:	4b0e      	ldr	r3, [pc, #56]	@ (8009b84 <DRV_logInfo+0x88>)
 8009b4c:	795b      	ldrb	r3, [r3, #5]
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d004      	beq.n	8009b5c <DRV_logInfo+0x60>
  {
    LOG_info("Drive motors: ON");
 8009b52:	4911      	ldr	r1, [pc, #68]	@ (8009b98 <DRV_logInfo+0x9c>)
 8009b54:	2001      	movs	r0, #1
 8009b56:	f000 fdef 	bl	800a738 <LOG_log>
 8009b5a:	e003      	b.n	8009b64 <DRV_logInfo+0x68>
  }
  else
  {
    LOG_info("Drive motors: OFF");
 8009b5c:	490f      	ldr	r1, [pc, #60]	@ (8009b9c <DRV_logInfo+0xa0>)
 8009b5e:	2001      	movs	r0, #1
 8009b60:	f000 fdea 	bl	800a738 <LOG_log>
  }

  WHL_logInfo(&g_DRV_context.wheelFrontRight);
 8009b64:	480e      	ldr	r0, [pc, #56]	@ (8009ba0 <DRV_logInfo+0xa4>)
 8009b66:	f002 f935 	bl	800bdd4 <WHL_logInfo>
  WHL_logInfo(&g_DRV_context.wheelFrontLeft );
 8009b6a:	480e      	ldr	r0, [pc, #56]	@ (8009ba4 <DRV_logInfo+0xa8>)
 8009b6c:	f002 f932 	bl	800bdd4 <WHL_logInfo>
  WHL_logInfo(&g_DRV_context.wheelRearRight );
 8009b70:	480d      	ldr	r0, [pc, #52]	@ (8009ba8 <DRV_logInfo+0xac>)
 8009b72:	f002 f92f 	bl	800bdd4 <WHL_logInfo>
  WHL_logInfo(&g_DRV_context.wheelRearLeft  );
 8009b76:	480d      	ldr	r0, [pc, #52]	@ (8009bac <DRV_logInfo+0xb0>)
 8009b78:	f002 f92c 	bl	800bdd4 <WHL_logInfo>

  return;
 8009b7c:	bf00      	nop
}
 8009b7e:	3708      	adds	r7, #8
 8009b80:	46bd      	mov	sp, r7
 8009b82:	bd80      	pop	{r7, pc}
 8009b84:	20000918 	.word	0x20000918
 8009b88:	08011578 	.word	0x08011578
 8009b8c:	0801159c 	.word	0x0801159c
 8009b90:	080115c0 	.word	0x080115c0
 8009b94:	080115e4 	.word	0x080115e4
 8009b98:	08011600 	.word	0x08011600
 8009b9c:	08011614 	.word	0x08011614
 8009ba0:	20000920 	.word	0x20000920
 8009ba4:	200009c4 	.word	0x200009c4
 8009ba8:	20000b0c 	.word	0x20000b0c
 8009bac:	20000a68 	.word	0x20000a68

08009bb0 <DRV_getSpeedFromCommand>:

static void DRV_getSpeedFromCommand(char *p_string, uint32_t *p_speed)
{
 8009bb0:	b580      	push	{r7, lr}
 8009bb2:	b086      	sub	sp, #24
 8009bb4:	af02      	add	r7, sp, #8
 8009bb6:	6078      	str	r0, [r7, #4]
 8009bb8:	6039      	str	r1, [r7, #0]
  uint32_t l_speed;

  l_speed = atoi(p_string);
 8009bba:	6878      	ldr	r0, [r7, #4]
 8009bbc:	f002 f94d 	bl	800be5a <atoi>
 8009bc0:	4603      	mov	r3, r0
 8009bc2:	60fb      	str	r3, [r7, #12]

  /* Check that speed is in allowed range */
  if ((l_speed < STP_MASTER_MIN_SPEED) || (l_speed > STP_MASTER_MAX_SPEED))
 8009bc4:	68fb      	ldr	r3, [r7, #12]
 8009bc6:	2b19      	cmp	r3, #25
 8009bc8:	d905      	bls.n	8009bd6 <DRV_getSpeedFromCommand+0x26>
  {
    LOG_error("Drive got out of range speed: %u", l_speed);
 8009bca:	68fa      	ldr	r2, [r7, #12]
 8009bcc:	490b      	ldr	r1, [pc, #44]	@ (8009bfc <DRV_getSpeedFromCommand+0x4c>)
 8009bce:	2003      	movs	r0, #3
 8009bd0:	f000 fdb2 	bl	800a738 <LOG_log>
                                     STP_DRIVE_MIN_SPEED,
                                     STP_DRIVE_MAX_SPEED,
                                     false);
  }

  return;
 8009bd4:	e00e      	b.n	8009bf4 <DRV_getSpeedFromCommand+0x44>
    *p_speed = UTI_normalizeIntValue(l_speed ,
 8009bd6:	68f8      	ldr	r0, [r7, #12]
 8009bd8:	2300      	movs	r3, #0
 8009bda:	9301      	str	r3, [sp, #4]
 8009bdc:	2328      	movs	r3, #40	@ 0x28
 8009bde:	9300      	str	r3, [sp, #0]
 8009be0:	2300      	movs	r3, #0
 8009be2:	2219      	movs	r2, #25
 8009be4:	2100      	movs	r1, #0
 8009be6:	f001 ff06 	bl	800b9f6 <UTI_normalizeIntValue>
 8009bea:	4603      	mov	r3, r0
 8009bec:	461a      	mov	r2, r3
 8009bee:	683b      	ldr	r3, [r7, #0]
 8009bf0:	601a      	str	r2, [r3, #0]
  return;
 8009bf2:	bf00      	nop
}
 8009bf4:	3710      	adds	r7, #16
 8009bf6:	46bd      	mov	sp, r7
 8009bf8:	bd80      	pop	{r7, pc}
 8009bfa:	bf00      	nop
 8009bfc:	08011628 	.word	0x08011628

08009c00 <DRV_getSpeedsFromCommand>:
static void DRV_getSpeedsFromCommand(char    *p_string,
                                     int32_t *p_frontRightSpeed,
                                     int32_t *p_frontLeftSpeed,
                                     int32_t *p_rearRightSpeed,
                                     int32_t *p_rearLeftSpeed)
{
 8009c00:	b580      	push	{r7, lr}
 8009c02:	b08a      	sub	sp, #40	@ 0x28
 8009c04:	af02      	add	r7, sp, #8
 8009c06:	60f8      	str	r0, [r7, #12]
 8009c08:	60b9      	str	r1, [r7, #8]
 8009c0a:	607a      	str	r2, [r7, #4]
 8009c0c:	603b      	str	r3, [r7, #0]
  int32_t l_frontRightSpeed = 0;
 8009c0e:	2300      	movs	r3, #0
 8009c10:	61fb      	str	r3, [r7, #28]
  int32_t l_frontLeftSpeed  = 0;
 8009c12:	2300      	movs	r3, #0
 8009c14:	61bb      	str	r3, [r7, #24]
  int32_t l_rearRightSpeed  = 0;
 8009c16:	2300      	movs	r3, #0
 8009c18:	617b      	str	r3, [r7, #20]
  int32_t l_rearLeftSpeed   = 0;
 8009c1a:	2300      	movs	r3, #0
 8009c1c:	613b      	str	r3, [r7, #16]

  *p_frontRightSpeed = 0;
 8009c1e:	68bb      	ldr	r3, [r7, #8]
 8009c20:	2200      	movs	r2, #0
 8009c22:	601a      	str	r2, [r3, #0]
  *p_frontLeftSpeed  = 0;
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	2200      	movs	r2, #0
 8009c28:	601a      	str	r2, [r3, #0]
  *p_rearRightSpeed  = 0;
 8009c2a:	683b      	ldr	r3, [r7, #0]
 8009c2c:	2200      	movs	r2, #0
 8009c2e:	601a      	str	r2, [r3, #0]
  *p_rearLeftSpeed   = 0;
 8009c30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c32:	2200      	movs	r2, #0
 8009c34:	601a      	str	r2, [r3, #0]

  (void)sscanf(p_string,
 8009c36:	f107 0118 	add.w	r1, r7, #24
 8009c3a:	f107 021c 	add.w	r2, r7, #28
 8009c3e:	f107 0310 	add.w	r3, r7, #16
 8009c42:	9301      	str	r3, [sp, #4]
 8009c44:	f107 0314 	add.w	r3, r7, #20
 8009c48:	9300      	str	r3, [sp, #0]
 8009c4a:	460b      	mov	r3, r1
 8009c4c:	4959      	ldr	r1, [pc, #356]	@ (8009db4 <DRV_getSpeedsFromCommand+0x1b4>)
 8009c4e:	68f8      	ldr	r0, [r7, #12]
 8009c50:	f003 ffea 	bl	800dc28 <siscanf>
               &l_frontLeftSpeed,
               &l_rearRightSpeed,
               &l_rearLeftSpeed);

  /* Make sure that all speed is in allowed range */
  l_frontRightSpeed = UTI_clampIntValue(l_frontRightSpeed, -STP_MASTER_MAX_SPEED, STP_MASTER_MAX_SPEED, true, 0);
 8009c54:	69f8      	ldr	r0, [r7, #28]
 8009c56:	2300      	movs	r3, #0
 8009c58:	9300      	str	r3, [sp, #0]
 8009c5a:	2301      	movs	r3, #1
 8009c5c:	2219      	movs	r2, #25
 8009c5e:	f06f 0118 	mvn.w	r1, #24
 8009c62:	f001 fe73 	bl	800b94c <UTI_clampIntValue>
 8009c66:	4603      	mov	r3, r0
 8009c68:	61fb      	str	r3, [r7, #28]
  l_frontLeftSpeed  = UTI_clampIntValue(l_frontLeftSpeed , -STP_MASTER_MAX_SPEED, STP_MASTER_MAX_SPEED, true, 0);
 8009c6a:	69b8      	ldr	r0, [r7, #24]
 8009c6c:	2300      	movs	r3, #0
 8009c6e:	9300      	str	r3, [sp, #0]
 8009c70:	2301      	movs	r3, #1
 8009c72:	2219      	movs	r2, #25
 8009c74:	f06f 0118 	mvn.w	r1, #24
 8009c78:	f001 fe68 	bl	800b94c <UTI_clampIntValue>
 8009c7c:	4603      	mov	r3, r0
 8009c7e:	61bb      	str	r3, [r7, #24]
  l_rearRightSpeed  = UTI_clampIntValue(l_rearRightSpeed , -STP_MASTER_MAX_SPEED, STP_MASTER_MAX_SPEED, true, 0);
 8009c80:	6978      	ldr	r0, [r7, #20]
 8009c82:	2300      	movs	r3, #0
 8009c84:	9300      	str	r3, [sp, #0]
 8009c86:	2301      	movs	r3, #1
 8009c88:	2219      	movs	r2, #25
 8009c8a:	f06f 0118 	mvn.w	r1, #24
 8009c8e:	f001 fe5d 	bl	800b94c <UTI_clampIntValue>
 8009c92:	4603      	mov	r3, r0
 8009c94:	617b      	str	r3, [r7, #20]
  l_rearLeftSpeed   = UTI_clampIntValue(l_rearLeftSpeed  , -STP_MASTER_MAX_SPEED, STP_MASTER_MAX_SPEED, true, 0);
 8009c96:	6938      	ldr	r0, [r7, #16]
 8009c98:	2300      	movs	r3, #0
 8009c9a:	9300      	str	r3, [sp, #0]
 8009c9c:	2301      	movs	r3, #1
 8009c9e:	2219      	movs	r2, #25
 8009ca0:	f06f 0118 	mvn.w	r1, #24
 8009ca4:	f001 fe52 	bl	800b94c <UTI_clampIntValue>
 8009ca8:	4603      	mov	r3, r0
 8009caa:	613b      	str	r3, [r7, #16]

  if ((l_frontRightSpeed < -STP_MASTER_MAX_SPEED) || (l_frontRightSpeed > STP_MASTER_MAX_SPEED)
 8009cac:	69fb      	ldr	r3, [r7, #28]
 8009cae:	f113 0f19 	cmn.w	r3, #25
 8009cb2:	db17      	blt.n	8009ce4 <DRV_getSpeedsFromCommand+0xe4>
 8009cb4:	69fb      	ldr	r3, [r7, #28]
 8009cb6:	2b19      	cmp	r3, #25
 8009cb8:	dc14      	bgt.n	8009ce4 <DRV_getSpeedsFromCommand+0xe4>
   || (l_frontLeftSpeed  < -STP_MASTER_MAX_SPEED) || (l_frontLeftSpeed  > STP_MASTER_MAX_SPEED)
 8009cba:	69bb      	ldr	r3, [r7, #24]
 8009cbc:	f113 0f19 	cmn.w	r3, #25
 8009cc0:	db10      	blt.n	8009ce4 <DRV_getSpeedsFromCommand+0xe4>
 8009cc2:	69bb      	ldr	r3, [r7, #24]
 8009cc4:	2b19      	cmp	r3, #25
 8009cc6:	dc0d      	bgt.n	8009ce4 <DRV_getSpeedsFromCommand+0xe4>
   || (l_rearRightSpeed  < -STP_MASTER_MAX_SPEED) || (l_rearRightSpeed  > STP_MASTER_MAX_SPEED)
 8009cc8:	697b      	ldr	r3, [r7, #20]
 8009cca:	f113 0f19 	cmn.w	r3, #25
 8009cce:	db09      	blt.n	8009ce4 <DRV_getSpeedsFromCommand+0xe4>
 8009cd0:	697b      	ldr	r3, [r7, #20]
 8009cd2:	2b19      	cmp	r3, #25
 8009cd4:	dc06      	bgt.n	8009ce4 <DRV_getSpeedsFromCommand+0xe4>
   || (l_rearLeftSpeed   < -STP_MASTER_MAX_SPEED) || (l_rearLeftSpeed   > STP_MASTER_MAX_SPEED))
 8009cd6:	693b      	ldr	r3, [r7, #16]
 8009cd8:	f113 0f19 	cmn.w	r3, #25
 8009cdc:	db02      	blt.n	8009ce4 <DRV_getSpeedsFromCommand+0xe4>
 8009cde:	693b      	ldr	r3, [r7, #16]
 8009ce0:	2b19      	cmp	r3, #25
 8009ce2:	dd0b      	ble.n	8009cfc <DRV_getSpeedsFromCommand+0xfc>
  {
    LOG_error("Got out of range speed(s) / clamped speed(s): %d %d %d %d",
 8009ce4:	69f9      	ldr	r1, [r7, #28]
 8009ce6:	69b8      	ldr	r0, [r7, #24]
 8009ce8:	697b      	ldr	r3, [r7, #20]
 8009cea:	693a      	ldr	r2, [r7, #16]
 8009cec:	9201      	str	r2, [sp, #4]
 8009cee:	9300      	str	r3, [sp, #0]
 8009cf0:	4603      	mov	r3, r0
 8009cf2:	460a      	mov	r2, r1
 8009cf4:	4930      	ldr	r1, [pc, #192]	@ (8009db8 <DRV_getSpeedsFromCommand+0x1b8>)
 8009cf6:	2003      	movs	r0, #3
 8009cf8:	f000 fd1e 	bl	800a738 <LOG_log>
  else
  {
    /* Nothing to do */
  }

  *p_frontRightSpeed = UTI_normalizeIntValue(abs(l_frontRightSpeed),
 8009cfc:	69fb      	ldr	r3, [r7, #28]
 8009cfe:	ea83 70e3 	eor.w	r0, r3, r3, asr #31
 8009d02:	eba0 70e3 	sub.w	r0, r0, r3, asr #31
 8009d06:	69fb      	ldr	r3, [r7, #28]
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	bfd4      	ite	le
 8009d0c:	2301      	movle	r3, #1
 8009d0e:	2300      	movgt	r3, #0
 8009d10:	b2db      	uxtb	r3, r3
 8009d12:	9301      	str	r3, [sp, #4]
 8009d14:	2328      	movs	r3, #40	@ 0x28
 8009d16:	9300      	str	r3, [sp, #0]
 8009d18:	2300      	movs	r3, #0
 8009d1a:	2219      	movs	r2, #25
 8009d1c:	2100      	movs	r1, #0
 8009d1e:	f001 fe6a 	bl	800b9f6 <UTI_normalizeIntValue>
 8009d22:	4602      	mov	r2, r0
 8009d24:	68bb      	ldr	r3, [r7, #8]
 8009d26:	601a      	str	r2, [r3, #0]
                                             STP_MASTER_MAX_SPEED,
                                             STP_DRIVE_MIN_SPEED,
                                             STP_DRIVE_MAX_SPEED,
                                             l_frontRightSpeed > 0 ? false : true);

  *p_frontLeftSpeed  = UTI_normalizeIntValue(abs(l_frontLeftSpeed),
 8009d28:	69bb      	ldr	r3, [r7, #24]
 8009d2a:	ea83 70e3 	eor.w	r0, r3, r3, asr #31
 8009d2e:	eba0 70e3 	sub.w	r0, r0, r3, asr #31
 8009d32:	69bb      	ldr	r3, [r7, #24]
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	bfd4      	ite	le
 8009d38:	2301      	movle	r3, #1
 8009d3a:	2300      	movgt	r3, #0
 8009d3c:	b2db      	uxtb	r3, r3
 8009d3e:	9301      	str	r3, [sp, #4]
 8009d40:	2328      	movs	r3, #40	@ 0x28
 8009d42:	9300      	str	r3, [sp, #0]
 8009d44:	2300      	movs	r3, #0
 8009d46:	2219      	movs	r2, #25
 8009d48:	2100      	movs	r1, #0
 8009d4a:	f001 fe54 	bl	800b9f6 <UTI_normalizeIntValue>
 8009d4e:	4602      	mov	r2, r0
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	601a      	str	r2, [r3, #0]
                                             STP_MASTER_MAX_SPEED,
                                             STP_DRIVE_MIN_SPEED,
                                             STP_DRIVE_MAX_SPEED,
                                             l_frontLeftSpeed > 0 ? false : true);

  *p_rearRightSpeed  = UTI_normalizeIntValue(abs(l_rearRightSpeed),
 8009d54:	697b      	ldr	r3, [r7, #20]
 8009d56:	ea83 70e3 	eor.w	r0, r3, r3, asr #31
 8009d5a:	eba0 70e3 	sub.w	r0, r0, r3, asr #31
 8009d5e:	697b      	ldr	r3, [r7, #20]
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	bfd4      	ite	le
 8009d64:	2301      	movle	r3, #1
 8009d66:	2300      	movgt	r3, #0
 8009d68:	b2db      	uxtb	r3, r3
 8009d6a:	9301      	str	r3, [sp, #4]
 8009d6c:	2328      	movs	r3, #40	@ 0x28
 8009d6e:	9300      	str	r3, [sp, #0]
 8009d70:	2300      	movs	r3, #0
 8009d72:	2219      	movs	r2, #25
 8009d74:	2100      	movs	r1, #0
 8009d76:	f001 fe3e 	bl	800b9f6 <UTI_normalizeIntValue>
 8009d7a:	4602      	mov	r2, r0
 8009d7c:	683b      	ldr	r3, [r7, #0]
 8009d7e:	601a      	str	r2, [r3, #0]
                                             STP_MASTER_MAX_SPEED,
                                             STP_DRIVE_MIN_SPEED,
                                             STP_DRIVE_MAX_SPEED,
                                             l_rearRightSpeed > 0 ? false : true);

  *p_rearLeftSpeed   = UTI_normalizeIntValue(abs(l_rearLeftSpeed),
 8009d80:	693b      	ldr	r3, [r7, #16]
 8009d82:	ea83 70e3 	eor.w	r0, r3, r3, asr #31
 8009d86:	eba0 70e3 	sub.w	r0, r0, r3, asr #31
 8009d8a:	693b      	ldr	r3, [r7, #16]
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	bfd4      	ite	le
 8009d90:	2301      	movle	r3, #1
 8009d92:	2300      	movgt	r3, #0
 8009d94:	b2db      	uxtb	r3, r3
 8009d96:	9301      	str	r3, [sp, #4]
 8009d98:	2328      	movs	r3, #40	@ 0x28
 8009d9a:	9300      	str	r3, [sp, #0]
 8009d9c:	2300      	movs	r3, #0
 8009d9e:	2219      	movs	r2, #25
 8009da0:	2100      	movs	r1, #0
 8009da2:	f001 fe28 	bl	800b9f6 <UTI_normalizeIntValue>
 8009da6:	4602      	mov	r2, r0
 8009da8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009daa:	601a      	str	r2, [r3, #0]
                                             STP_MASTER_MAX_SPEED,
                                             STP_DRIVE_MIN_SPEED,
                                             STP_DRIVE_MAX_SPEED,
                                             l_rearLeftSpeed > 0 ? false : true);

  return;
 8009dac:	bf00      	nop
}
 8009dae:	3720      	adds	r7, #32
 8009db0:	46bd      	mov	sp, r7
 8009db2:	bd80      	pop	{r7, pc}
 8009db4:	0801164c 	.word	0x0801164c
 8009db8:	0801165c 	.word	0x0801165c

08009dbc <DRV_toggleMotorsState>:

static void DRV_toggleMotorsState(void)
{
 8009dbc:	b580      	push	{r7, lr}
 8009dbe:	af00      	add	r7, sp, #0
  if (g_DRV_context.areMotorsOn == false)
 8009dc0:	4b17      	ldr	r3, [pc, #92]	@ (8009e20 <DRV_toggleMotorsState+0x64>)
 8009dc2:	795b      	ldrb	r3, [r3, #5]
 8009dc4:	f083 0301 	eor.w	r3, r3, #1
 8009dc8:	b2db      	uxtb	r3, r3
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	d013      	beq.n	8009df6 <DRV_toggleMotorsState+0x3a>
  {
    LOG_info("Drive turning motor ON");
 8009dce:	4915      	ldr	r1, [pc, #84]	@ (8009e24 <DRV_toggleMotorsState+0x68>)
 8009dd0:	2001      	movs	r0, #1
 8009dd2:	f000 fcb1 	bl	800a738 <LOG_log>

    WHL_turnMotorOn(&g_DRV_context.wheelFrontRight);
 8009dd6:	4814      	ldr	r0, [pc, #80]	@ (8009e28 <DRV_toggleMotorsState+0x6c>)
 8009dd8:	f001 fef6 	bl	800bbc8 <WHL_turnMotorOn>
    WHL_turnMotorOn(&g_DRV_context.wheelFrontLeft );
 8009ddc:	4813      	ldr	r0, [pc, #76]	@ (8009e2c <DRV_toggleMotorsState+0x70>)
 8009dde:	f001 fef3 	bl	800bbc8 <WHL_turnMotorOn>
    WHL_turnMotorOn(&g_DRV_context.wheelRearRight );
 8009de2:	4813      	ldr	r0, [pc, #76]	@ (8009e30 <DRV_toggleMotorsState+0x74>)
 8009de4:	f001 fef0 	bl	800bbc8 <WHL_turnMotorOn>
    WHL_turnMotorOn(&g_DRV_context.wheelRearLeft  );
 8009de8:	4812      	ldr	r0, [pc, #72]	@ (8009e34 <DRV_toggleMotorsState+0x78>)
 8009dea:	f001 feed 	bl	800bbc8 <WHL_turnMotorOn>

    g_DRV_context.areMotorsOn = true;
 8009dee:	4b0c      	ldr	r3, [pc, #48]	@ (8009e20 <DRV_toggleMotorsState+0x64>)
 8009df0:	2201      	movs	r2, #1
 8009df2:	715a      	strb	r2, [r3, #5]
    WHL_turnMotorOff(&g_DRV_context.wheelRearLeft  );

    g_DRV_context.areMotorsOn = false;
  }

  return;
 8009df4:	e013      	b.n	8009e1e <DRV_toggleMotorsState+0x62>
    LOG_info("Drive turning motor OFF");
 8009df6:	4910      	ldr	r1, [pc, #64]	@ (8009e38 <DRV_toggleMotorsState+0x7c>)
 8009df8:	2001      	movs	r0, #1
 8009dfa:	f000 fc9d 	bl	800a738 <LOG_log>
    WHL_turnMotorOff(&g_DRV_context.wheelFrontRight);
 8009dfe:	480a      	ldr	r0, [pc, #40]	@ (8009e28 <DRV_toggleMotorsState+0x6c>)
 8009e00:	f001 feef 	bl	800bbe2 <WHL_turnMotorOff>
    WHL_turnMotorOff(&g_DRV_context.wheelFrontLeft );
 8009e04:	4809      	ldr	r0, [pc, #36]	@ (8009e2c <DRV_toggleMotorsState+0x70>)
 8009e06:	f001 feec 	bl	800bbe2 <WHL_turnMotorOff>
    WHL_turnMotorOff(&g_DRV_context.wheelRearRight );
 8009e0a:	4809      	ldr	r0, [pc, #36]	@ (8009e30 <DRV_toggleMotorsState+0x74>)
 8009e0c:	f001 fee9 	bl	800bbe2 <WHL_turnMotorOff>
    WHL_turnMotorOff(&g_DRV_context.wheelRearLeft  );
 8009e10:	4808      	ldr	r0, [pc, #32]	@ (8009e34 <DRV_toggleMotorsState+0x78>)
 8009e12:	f001 fee6 	bl	800bbe2 <WHL_turnMotorOff>
    g_DRV_context.areMotorsOn = false;
 8009e16:	4b02      	ldr	r3, [pc, #8]	@ (8009e20 <DRV_toggleMotorsState+0x64>)
 8009e18:	2200      	movs	r2, #0
 8009e1a:	715a      	strb	r2, [r3, #5]
  return;
 8009e1c:	bf00      	nop
}
 8009e1e:	bd80      	pop	{r7, pc}
 8009e20:	20000918 	.word	0x20000918
 8009e24:	08011698 	.word	0x08011698
 8009e28:	20000920 	.word	0x20000920
 8009e2c:	200009c4 	.word	0x200009c4
 8009e30:	20000b0c 	.word	0x20000b0c
 8009e34:	20000a68 	.word	0x20000a68
 8009e38:	080116b0 	.word	0x080116b0

08009e3c <DRV_setDirectionsStop>:

static void DRV_setDirectionsStop(void)
{
 8009e3c:	b580      	push	{r7, lr}
 8009e3e:	af00      	add	r7, sp, #0
  WHL_setDirection(&g_DRV_context.wheelFrontRight, MTR_DIRECTION_STOP);
 8009e40:	2100      	movs	r1, #0
 8009e42:	4808      	ldr	r0, [pc, #32]	@ (8009e64 <DRV_setDirectionsStop+0x28>)
 8009e44:	f001 feef 	bl	800bc26 <WHL_setDirection>
  WHL_setDirection(&g_DRV_context.wheelFrontLeft , MTR_DIRECTION_STOP);
 8009e48:	2100      	movs	r1, #0
 8009e4a:	4807      	ldr	r0, [pc, #28]	@ (8009e68 <DRV_setDirectionsStop+0x2c>)
 8009e4c:	f001 feeb 	bl	800bc26 <WHL_setDirection>
  WHL_setDirection(&g_DRV_context.wheelRearRight , MTR_DIRECTION_STOP);
 8009e50:	2100      	movs	r1, #0
 8009e52:	4806      	ldr	r0, [pc, #24]	@ (8009e6c <DRV_setDirectionsStop+0x30>)
 8009e54:	f001 fee7 	bl	800bc26 <WHL_setDirection>
  WHL_setDirection(&g_DRV_context.wheelRearLeft  , MTR_DIRECTION_STOP);
 8009e58:	2100      	movs	r1, #0
 8009e5a:	4805      	ldr	r0, [pc, #20]	@ (8009e70 <DRV_setDirectionsStop+0x34>)
 8009e5c:	f001 fee3 	bl	800bc26 <WHL_setDirection>

  return;
 8009e60:	bf00      	nop
}
 8009e62:	bd80      	pop	{r7, pc}
 8009e64:	20000920 	.word	0x20000920
 8009e68:	200009c4 	.word	0x200009c4
 8009e6c:	20000b0c 	.word	0x20000b0c
 8009e70:	20000a68 	.word	0x20000a68

08009e74 <DRV_setDirectionsForward>:

static void DRV_setDirectionsForward(void)
{
 8009e74:	b580      	push	{r7, lr}
 8009e76:	af00      	add	r7, sp, #0
  WHL_setDirection(&g_DRV_context.wheelFrontRight, MTR_DIRECTION_FORWARD);
 8009e78:	2101      	movs	r1, #1
 8009e7a:	4808      	ldr	r0, [pc, #32]	@ (8009e9c <DRV_setDirectionsForward+0x28>)
 8009e7c:	f001 fed3 	bl	800bc26 <WHL_setDirection>
  WHL_setDirection(&g_DRV_context.wheelFrontLeft , MTR_DIRECTION_FORWARD);
 8009e80:	2101      	movs	r1, #1
 8009e82:	4807      	ldr	r0, [pc, #28]	@ (8009ea0 <DRV_setDirectionsForward+0x2c>)
 8009e84:	f001 fecf 	bl	800bc26 <WHL_setDirection>
  WHL_setDirection(&g_DRV_context.wheelRearRight , MTR_DIRECTION_FORWARD);
 8009e88:	2101      	movs	r1, #1
 8009e8a:	4806      	ldr	r0, [pc, #24]	@ (8009ea4 <DRV_setDirectionsForward+0x30>)
 8009e8c:	f001 fecb 	bl	800bc26 <WHL_setDirection>
  WHL_setDirection(&g_DRV_context.wheelRearLeft  , MTR_DIRECTION_FORWARD);
 8009e90:	2101      	movs	r1, #1
 8009e92:	4805      	ldr	r0, [pc, #20]	@ (8009ea8 <DRV_setDirectionsForward+0x34>)
 8009e94:	f001 fec7 	bl	800bc26 <WHL_setDirection>

  return;
 8009e98:	bf00      	nop
}
 8009e9a:	bd80      	pop	{r7, pc}
 8009e9c:	20000920 	.word	0x20000920
 8009ea0:	200009c4 	.word	0x200009c4
 8009ea4:	20000b0c 	.word	0x20000b0c
 8009ea8:	20000a68 	.word	0x20000a68

08009eac <DRV_setDirectionsBackward>:

static void DRV_setDirectionsBackward(void)
{
 8009eac:	b580      	push	{r7, lr}
 8009eae:	af00      	add	r7, sp, #0
  WHL_setDirection(&g_DRV_context.wheelFrontRight, MTR_DIRECTION_BACKWARD);
 8009eb0:	2102      	movs	r1, #2
 8009eb2:	4808      	ldr	r0, [pc, #32]	@ (8009ed4 <DRV_setDirectionsBackward+0x28>)
 8009eb4:	f001 feb7 	bl	800bc26 <WHL_setDirection>
  WHL_setDirection(&g_DRV_context.wheelFrontLeft , MTR_DIRECTION_BACKWARD);
 8009eb8:	2102      	movs	r1, #2
 8009eba:	4807      	ldr	r0, [pc, #28]	@ (8009ed8 <DRV_setDirectionsBackward+0x2c>)
 8009ebc:	f001 feb3 	bl	800bc26 <WHL_setDirection>
  WHL_setDirection(&g_DRV_context.wheelRearRight , MTR_DIRECTION_BACKWARD);
 8009ec0:	2102      	movs	r1, #2
 8009ec2:	4806      	ldr	r0, [pc, #24]	@ (8009edc <DRV_setDirectionsBackward+0x30>)
 8009ec4:	f001 feaf 	bl	800bc26 <WHL_setDirection>
  WHL_setDirection(&g_DRV_context.wheelRearLeft  , MTR_DIRECTION_BACKWARD);
 8009ec8:	2102      	movs	r1, #2
 8009eca:	4805      	ldr	r0, [pc, #20]	@ (8009ee0 <DRV_setDirectionsBackward+0x34>)
 8009ecc:	f001 feab 	bl	800bc26 <WHL_setDirection>

  return;
 8009ed0:	bf00      	nop
}
 8009ed2:	bd80      	pop	{r7, pc}
 8009ed4:	20000920 	.word	0x20000920
 8009ed8:	200009c4 	.word	0x200009c4
 8009edc:	20000b0c 	.word	0x20000b0c
 8009ee0:	20000a68 	.word	0x20000a68

08009ee4 <DRV_setDirectionsForwardRight>:

static void DRV_setDirectionsForwardRight(void)
{
 8009ee4:	b580      	push	{r7, lr}
 8009ee6:	af00      	add	r7, sp, #0
  WHL_setDirection(&g_DRV_context.wheelFrontLeft, MTR_DIRECTION_FORWARD);
 8009ee8:	2101      	movs	r1, #1
 8009eea:	4804      	ldr	r0, [pc, #16]	@ (8009efc <DRV_setDirectionsForwardRight+0x18>)
 8009eec:	f001 fe9b 	bl	800bc26 <WHL_setDirection>
  WHL_setDirection(&g_DRV_context.wheelRearRight, MTR_DIRECTION_FORWARD);
 8009ef0:	2101      	movs	r1, #1
 8009ef2:	4803      	ldr	r0, [pc, #12]	@ (8009f00 <DRV_setDirectionsForwardRight+0x1c>)
 8009ef4:	f001 fe97 	bl	800bc26 <WHL_setDirection>

  return;
 8009ef8:	bf00      	nop
}
 8009efa:	bd80      	pop	{r7, pc}
 8009efc:	200009c4 	.word	0x200009c4
 8009f00:	20000b0c 	.word	0x20000b0c

08009f04 <DRV_setDirectionsForwardLeft>:

static void DRV_setDirectionsForwardLeft(void)
{
 8009f04:	b580      	push	{r7, lr}
 8009f06:	af00      	add	r7, sp, #0
  WHL_setDirection(&g_DRV_context.wheelFrontRight, MTR_DIRECTION_FORWARD);
 8009f08:	2101      	movs	r1, #1
 8009f0a:	4804      	ldr	r0, [pc, #16]	@ (8009f1c <DRV_setDirectionsForwardLeft+0x18>)
 8009f0c:	f001 fe8b 	bl	800bc26 <WHL_setDirection>
  WHL_setDirection(&g_DRV_context.wheelRearLeft  , MTR_DIRECTION_FORWARD);
 8009f10:	2101      	movs	r1, #1
 8009f12:	4803      	ldr	r0, [pc, #12]	@ (8009f20 <DRV_setDirectionsForwardLeft+0x1c>)
 8009f14:	f001 fe87 	bl	800bc26 <WHL_setDirection>

  return;
 8009f18:	bf00      	nop
}
 8009f1a:	bd80      	pop	{r7, pc}
 8009f1c:	20000920 	.word	0x20000920
 8009f20:	20000a68 	.word	0x20000a68

08009f24 <DRV_setDirectionsBackwardRight>:

static void DRV_setDirectionsBackwardRight(void)
{
 8009f24:	b580      	push	{r7, lr}
 8009f26:	af00      	add	r7, sp, #0
  WHL_setDirection(&g_DRV_context.wheelFrontRight, MTR_DIRECTION_BACKWARD);
 8009f28:	2102      	movs	r1, #2
 8009f2a:	4804      	ldr	r0, [pc, #16]	@ (8009f3c <DRV_setDirectionsBackwardRight+0x18>)
 8009f2c:	f001 fe7b 	bl	800bc26 <WHL_setDirection>
  WHL_setDirection(&g_DRV_context.wheelRearLeft  , MTR_DIRECTION_BACKWARD);
 8009f30:	2102      	movs	r1, #2
 8009f32:	4803      	ldr	r0, [pc, #12]	@ (8009f40 <DRV_setDirectionsBackwardRight+0x1c>)
 8009f34:	f001 fe77 	bl	800bc26 <WHL_setDirection>

  return;
 8009f38:	bf00      	nop
}
 8009f3a:	bd80      	pop	{r7, pc}
 8009f3c:	20000920 	.word	0x20000920
 8009f40:	20000a68 	.word	0x20000a68

08009f44 <DRV_setDirectionsBackwardLeft>:

static void DRV_setDirectionsBackwardLeft(void)
{
 8009f44:	b580      	push	{r7, lr}
 8009f46:	af00      	add	r7, sp, #0
  WHL_setDirection(&g_DRV_context.wheelFrontLeft, MTR_DIRECTION_BACKWARD);
 8009f48:	2102      	movs	r1, #2
 8009f4a:	4804      	ldr	r0, [pc, #16]	@ (8009f5c <DRV_setDirectionsBackwardLeft+0x18>)
 8009f4c:	f001 fe6b 	bl	800bc26 <WHL_setDirection>
  WHL_setDirection(&g_DRV_context.wheelRearRight, MTR_DIRECTION_BACKWARD);
 8009f50:	2102      	movs	r1, #2
 8009f52:	4803      	ldr	r0, [pc, #12]	@ (8009f60 <DRV_setDirectionsBackwardLeft+0x1c>)
 8009f54:	f001 fe67 	bl	800bc26 <WHL_setDirection>

  return;
 8009f58:	bf00      	nop
}
 8009f5a:	bd80      	pop	{r7, pc}
 8009f5c:	200009c4 	.word	0x200009c4
 8009f60:	20000b0c 	.word	0x20000b0c

08009f64 <DRV_setDirectionsTurnLeft>:

static void DRV_setDirectionsTurnLeft(void)
{
 8009f64:	b580      	push	{r7, lr}
 8009f66:	af00      	add	r7, sp, #0
  WHL_setDirection(&g_DRV_context.wheelFrontRight, MTR_DIRECTION_FORWARD );
 8009f68:	2101      	movs	r1, #1
 8009f6a:	4808      	ldr	r0, [pc, #32]	@ (8009f8c <DRV_setDirectionsTurnLeft+0x28>)
 8009f6c:	f001 fe5b 	bl	800bc26 <WHL_setDirection>
  WHL_setDirection(&g_DRV_context.wheelFrontLeft , MTR_DIRECTION_BACKWARD);
 8009f70:	2102      	movs	r1, #2
 8009f72:	4807      	ldr	r0, [pc, #28]	@ (8009f90 <DRV_setDirectionsTurnLeft+0x2c>)
 8009f74:	f001 fe57 	bl	800bc26 <WHL_setDirection>
  WHL_setDirection(&g_DRV_context.wheelRearRight , MTR_DIRECTION_FORWARD );
 8009f78:	2101      	movs	r1, #1
 8009f7a:	4806      	ldr	r0, [pc, #24]	@ (8009f94 <DRV_setDirectionsTurnLeft+0x30>)
 8009f7c:	f001 fe53 	bl	800bc26 <WHL_setDirection>
  WHL_setDirection(&g_DRV_context.wheelRearLeft  , MTR_DIRECTION_BACKWARD);
 8009f80:	2102      	movs	r1, #2
 8009f82:	4805      	ldr	r0, [pc, #20]	@ (8009f98 <DRV_setDirectionsTurnLeft+0x34>)
 8009f84:	f001 fe4f 	bl	800bc26 <WHL_setDirection>

  return;
 8009f88:	bf00      	nop
}
 8009f8a:	bd80      	pop	{r7, pc}
 8009f8c:	20000920 	.word	0x20000920
 8009f90:	200009c4 	.word	0x200009c4
 8009f94:	20000b0c 	.word	0x20000b0c
 8009f98:	20000a68 	.word	0x20000a68

08009f9c <DRV_setDirectionsTurnRight>:

static void DRV_setDirectionsTurnRight(void)
{
 8009f9c:	b580      	push	{r7, lr}
 8009f9e:	af00      	add	r7, sp, #0
  WHL_setDirection(&g_DRV_context.wheelFrontRight, MTR_DIRECTION_BACKWARD);
 8009fa0:	2102      	movs	r1, #2
 8009fa2:	4808      	ldr	r0, [pc, #32]	@ (8009fc4 <DRV_setDirectionsTurnRight+0x28>)
 8009fa4:	f001 fe3f 	bl	800bc26 <WHL_setDirection>
  WHL_setDirection(&g_DRV_context.wheelFrontLeft , MTR_DIRECTION_FORWARD );
 8009fa8:	2101      	movs	r1, #1
 8009faa:	4807      	ldr	r0, [pc, #28]	@ (8009fc8 <DRV_setDirectionsTurnRight+0x2c>)
 8009fac:	f001 fe3b 	bl	800bc26 <WHL_setDirection>
  WHL_setDirection(&g_DRV_context.wheelRearRight , MTR_DIRECTION_BACKWARD);
 8009fb0:	2102      	movs	r1, #2
 8009fb2:	4806      	ldr	r0, [pc, #24]	@ (8009fcc <DRV_setDirectionsTurnRight+0x30>)
 8009fb4:	f001 fe37 	bl	800bc26 <WHL_setDirection>
  WHL_setDirection(&g_DRV_context.wheelRearLeft  , MTR_DIRECTION_FORWARD );
 8009fb8:	2101      	movs	r1, #1
 8009fba:	4805      	ldr	r0, [pc, #20]	@ (8009fd0 <DRV_setDirectionsTurnRight+0x34>)
 8009fbc:	f001 fe33 	bl	800bc26 <WHL_setDirection>

  return;
 8009fc0:	bf00      	nop
}
 8009fc2:	bd80      	pop	{r7, pc}
 8009fc4:	20000920 	.word	0x20000920
 8009fc8:	200009c4 	.word	0x200009c4
 8009fcc:	20000b0c 	.word	0x20000b0c
 8009fd0:	20000a68 	.word	0x20000a68

08009fd4 <DRV_setDirectionsTranslateLeft>:

static void DRV_setDirectionsTranslateLeft(void)
{
 8009fd4:	b580      	push	{r7, lr}
 8009fd6:	af00      	add	r7, sp, #0
  WHL_setDirection(&g_DRV_context.wheelFrontRight, MTR_DIRECTION_FORWARD );
 8009fd8:	2101      	movs	r1, #1
 8009fda:	4808      	ldr	r0, [pc, #32]	@ (8009ffc <DRV_setDirectionsTranslateLeft+0x28>)
 8009fdc:	f001 fe23 	bl	800bc26 <WHL_setDirection>
  WHL_setDirection(&g_DRV_context.wheelFrontLeft , MTR_DIRECTION_BACKWARD);
 8009fe0:	2102      	movs	r1, #2
 8009fe2:	4807      	ldr	r0, [pc, #28]	@ (800a000 <DRV_setDirectionsTranslateLeft+0x2c>)
 8009fe4:	f001 fe1f 	bl	800bc26 <WHL_setDirection>
  WHL_setDirection(&g_DRV_context.wheelRearRight , MTR_DIRECTION_BACKWARD);
 8009fe8:	2102      	movs	r1, #2
 8009fea:	4806      	ldr	r0, [pc, #24]	@ (800a004 <DRV_setDirectionsTranslateLeft+0x30>)
 8009fec:	f001 fe1b 	bl	800bc26 <WHL_setDirection>
  WHL_setDirection(&g_DRV_context.wheelRearLeft  , MTR_DIRECTION_FORWARD );
 8009ff0:	2101      	movs	r1, #1
 8009ff2:	4805      	ldr	r0, [pc, #20]	@ (800a008 <DRV_setDirectionsTranslateLeft+0x34>)
 8009ff4:	f001 fe17 	bl	800bc26 <WHL_setDirection>

  return;
 8009ff8:	bf00      	nop
}
 8009ffa:	bd80      	pop	{r7, pc}
 8009ffc:	20000920 	.word	0x20000920
 800a000:	200009c4 	.word	0x200009c4
 800a004:	20000b0c 	.word	0x20000b0c
 800a008:	20000a68 	.word	0x20000a68

0800a00c <DRV_setDirectionsTranslateRight>:

static void DRV_setDirectionsTranslateRight(void)
{
 800a00c:	b580      	push	{r7, lr}
 800a00e:	af00      	add	r7, sp, #0
  WHL_setDirection(&g_DRV_context.wheelFrontRight, MTR_DIRECTION_BACKWARD);
 800a010:	2102      	movs	r1, #2
 800a012:	4808      	ldr	r0, [pc, #32]	@ (800a034 <DRV_setDirectionsTranslateRight+0x28>)
 800a014:	f001 fe07 	bl	800bc26 <WHL_setDirection>
  WHL_setDirection(&g_DRV_context.wheelFrontLeft , MTR_DIRECTION_FORWARD );
 800a018:	2101      	movs	r1, #1
 800a01a:	4807      	ldr	r0, [pc, #28]	@ (800a038 <DRV_setDirectionsTranslateRight+0x2c>)
 800a01c:	f001 fe03 	bl	800bc26 <WHL_setDirection>
  WHL_setDirection(&g_DRV_context.wheelRearRight , MTR_DIRECTION_FORWARD );
 800a020:	2101      	movs	r1, #1
 800a022:	4806      	ldr	r0, [pc, #24]	@ (800a03c <DRV_setDirectionsTranslateRight+0x30>)
 800a024:	f001 fdff 	bl	800bc26 <WHL_setDirection>
  WHL_setDirection(&g_DRV_context.wheelRearLeft  , MTR_DIRECTION_BACKWARD);
 800a028:	2102      	movs	r1, #2
 800a02a:	4805      	ldr	r0, [pc, #20]	@ (800a040 <DRV_setDirectionsTranslateRight+0x34>)
 800a02c:	f001 fdfb 	bl	800bc26 <WHL_setDirection>

  return;
 800a030:	bf00      	nop
}
 800a032:	bd80      	pop	{r7, pc}
 800a034:	20000920 	.word	0x20000920
 800a038:	200009c4 	.word	0x200009c4
 800a03c:	20000b0c 	.word	0x20000b0c
 800a040:	20000a68 	.word	0x20000a68

0800a044 <DRV_setDirectionsCustom>:

static void DRV_setDirectionsCustom(int32_t p_frontRightSpeed,
                                    int32_t p_frontLeftSpeed,
                                    int32_t p_rearRightSpeed,
                                    int32_t p_rearLeftSpeed)
{
 800a044:	b580      	push	{r7, lr}
 800a046:	b084      	sub	sp, #16
 800a048:	af00      	add	r7, sp, #0
 800a04a:	60f8      	str	r0, [r7, #12]
 800a04c:	60b9      	str	r1, [r7, #8]
 800a04e:	607a      	str	r2, [r7, #4]
 800a050:	603b      	str	r3, [r7, #0]
  if (p_frontRightSpeed >= 0)
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	2b00      	cmp	r3, #0
 800a056:	db04      	blt.n	800a062 <DRV_setDirectionsCustom+0x1e>
  {
    WHL_setDirection(&g_DRV_context.wheelFrontRight, MTR_DIRECTION_FORWARD);
 800a058:	2101      	movs	r1, #1
 800a05a:	4818      	ldr	r0, [pc, #96]	@ (800a0bc <DRV_setDirectionsCustom+0x78>)
 800a05c:	f001 fde3 	bl	800bc26 <WHL_setDirection>
 800a060:	e003      	b.n	800a06a <DRV_setDirectionsCustom+0x26>
  }
  else
  {
    WHL_setDirection(&g_DRV_context.wheelFrontRight, MTR_DIRECTION_BACKWARD);
 800a062:	2102      	movs	r1, #2
 800a064:	4815      	ldr	r0, [pc, #84]	@ (800a0bc <DRV_setDirectionsCustom+0x78>)
 800a066:	f001 fdde 	bl	800bc26 <WHL_setDirection>
  }

  if (p_frontLeftSpeed >= 0)
 800a06a:	68bb      	ldr	r3, [r7, #8]
 800a06c:	2b00      	cmp	r3, #0
 800a06e:	db04      	blt.n	800a07a <DRV_setDirectionsCustom+0x36>
  {
    WHL_setDirection(&g_DRV_context.wheelFrontLeft, MTR_DIRECTION_FORWARD);
 800a070:	2101      	movs	r1, #1
 800a072:	4813      	ldr	r0, [pc, #76]	@ (800a0c0 <DRV_setDirectionsCustom+0x7c>)
 800a074:	f001 fdd7 	bl	800bc26 <WHL_setDirection>
 800a078:	e003      	b.n	800a082 <DRV_setDirectionsCustom+0x3e>
  }
  else
  {
    WHL_setDirection(&g_DRV_context.wheelFrontLeft, MTR_DIRECTION_BACKWARD);
 800a07a:	2102      	movs	r1, #2
 800a07c:	4810      	ldr	r0, [pc, #64]	@ (800a0c0 <DRV_setDirectionsCustom+0x7c>)
 800a07e:	f001 fdd2 	bl	800bc26 <WHL_setDirection>
  }

  if (p_rearRightSpeed >= 0)
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	2b00      	cmp	r3, #0
 800a086:	db04      	blt.n	800a092 <DRV_setDirectionsCustom+0x4e>
  {
    WHL_setDirection(&g_DRV_context.wheelRearRight, MTR_DIRECTION_FORWARD);
 800a088:	2101      	movs	r1, #1
 800a08a:	480e      	ldr	r0, [pc, #56]	@ (800a0c4 <DRV_setDirectionsCustom+0x80>)
 800a08c:	f001 fdcb 	bl	800bc26 <WHL_setDirection>
 800a090:	e003      	b.n	800a09a <DRV_setDirectionsCustom+0x56>
  }
  else
  {
    WHL_setDirection(&g_DRV_context.wheelRearRight, MTR_DIRECTION_BACKWARD);
 800a092:	2102      	movs	r1, #2
 800a094:	480b      	ldr	r0, [pc, #44]	@ (800a0c4 <DRV_setDirectionsCustom+0x80>)
 800a096:	f001 fdc6 	bl	800bc26 <WHL_setDirection>
  }

  if (p_rearLeftSpeed >= 0)
 800a09a:	683b      	ldr	r3, [r7, #0]
 800a09c:	2b00      	cmp	r3, #0
 800a09e:	db04      	blt.n	800a0aa <DRV_setDirectionsCustom+0x66>
  {
    WHL_setDirection(&g_DRV_context.wheelRearLeft, MTR_DIRECTION_FORWARD);
 800a0a0:	2101      	movs	r1, #1
 800a0a2:	4809      	ldr	r0, [pc, #36]	@ (800a0c8 <DRV_setDirectionsCustom+0x84>)
 800a0a4:	f001 fdbf 	bl	800bc26 <WHL_setDirection>
  else
  {
    WHL_setDirection(&g_DRV_context.wheelRearLeft, MTR_DIRECTION_BACKWARD);
  }

  return;
 800a0a8:	e004      	b.n	800a0b4 <DRV_setDirectionsCustom+0x70>
    WHL_setDirection(&g_DRV_context.wheelRearLeft, MTR_DIRECTION_BACKWARD);
 800a0aa:	2102      	movs	r1, #2
 800a0ac:	4806      	ldr	r0, [pc, #24]	@ (800a0c8 <DRV_setDirectionsCustom+0x84>)
 800a0ae:	f001 fdba 	bl	800bc26 <WHL_setDirection>
  return;
 800a0b2:	bf00      	nop
}
 800a0b4:	3710      	adds	r7, #16
 800a0b6:	46bd      	mov	sp, r7
 800a0b8:	bd80      	pop	{r7, pc}
 800a0ba:	bf00      	nop
 800a0bc:	20000920 	.word	0x20000920
 800a0c0:	200009c4 	.word	0x200009c4
 800a0c4:	20000b0c 	.word	0x20000b0c
 800a0c8:	20000a68 	.word	0x20000a68

0800a0cc <DRV_stop>:


static void DRV_stop(void)
{
 800a0cc:	b580      	push	{r7, lr}
 800a0ce:	af00      	add	r7, sp, #0
  DRV_setDirectionsStop();
 800a0d0:	f7ff feb4 	bl	8009e3c <DRV_setDirectionsStop>

  WHL_setSpeed(&g_DRV_context.wheelFrontRight, 0);
 800a0d4:	2100      	movs	r1, #0
 800a0d6:	4808      	ldr	r0, [pc, #32]	@ (800a0f8 <DRV_stop+0x2c>)
 800a0d8:	f001 fdb6 	bl	800bc48 <WHL_setSpeed>
  WHL_setSpeed(&g_DRV_context.wheelFrontLeft , 0);
 800a0dc:	2100      	movs	r1, #0
 800a0de:	4807      	ldr	r0, [pc, #28]	@ (800a0fc <DRV_stop+0x30>)
 800a0e0:	f001 fdb2 	bl	800bc48 <WHL_setSpeed>
  WHL_setSpeed(&g_DRV_context.wheelRearRight , 0);
 800a0e4:	2100      	movs	r1, #0
 800a0e6:	4806      	ldr	r0, [pc, #24]	@ (800a100 <DRV_stop+0x34>)
 800a0e8:	f001 fdae 	bl	800bc48 <WHL_setSpeed>
  WHL_setSpeed(&g_DRV_context.wheelRearLeft  , 0);
 800a0ec:	2100      	movs	r1, #0
 800a0ee:	4805      	ldr	r0, [pc, #20]	@ (800a104 <DRV_stop+0x38>)
 800a0f0:	f001 fdaa 	bl	800bc48 <WHL_setSpeed>

  return;
 800a0f4:	bf00      	nop
}
 800a0f6:	bd80      	pop	{r7, pc}
 800a0f8:	20000920 	.word	0x20000920
 800a0fc:	200009c4 	.word	0x200009c4
 800a100:	20000b0c 	.word	0x20000b0c
 800a104:	20000a68 	.word	0x20000a68

0800a108 <DRV_moveForward>:

static void DRV_moveForward(uint32_t p_speed)
{
 800a108:	b580      	push	{r7, lr}
 800a10a:	b082      	sub	sp, #8
 800a10c:	af00      	add	r7, sp, #0
 800a10e:	6078      	str	r0, [r7, #4]
  LOG_debug("Moving forward @%u", p_speed);
 800a110:	687a      	ldr	r2, [r7, #4]
 800a112:	490d      	ldr	r1, [pc, #52]	@ (800a148 <DRV_moveForward+0x40>)
 800a114:	2000      	movs	r0, #0
 800a116:	f000 fb0f 	bl	800a738 <LOG_log>

  DRV_setDirectionsForward();
 800a11a:	f7ff feab 	bl	8009e74 <DRV_setDirectionsForward>

  WHL_setSpeed(&g_DRV_context.wheelFrontRight, p_speed);
 800a11e:	6879      	ldr	r1, [r7, #4]
 800a120:	480a      	ldr	r0, [pc, #40]	@ (800a14c <DRV_moveForward+0x44>)
 800a122:	f001 fd91 	bl	800bc48 <WHL_setSpeed>
  WHL_setSpeed(&g_DRV_context.wheelFrontLeft , p_speed);
 800a126:	6879      	ldr	r1, [r7, #4]
 800a128:	4809      	ldr	r0, [pc, #36]	@ (800a150 <DRV_moveForward+0x48>)
 800a12a:	f001 fd8d 	bl	800bc48 <WHL_setSpeed>
  WHL_setSpeed(&g_DRV_context.wheelRearRight , p_speed);
 800a12e:	6879      	ldr	r1, [r7, #4]
 800a130:	4808      	ldr	r0, [pc, #32]	@ (800a154 <DRV_moveForward+0x4c>)
 800a132:	f001 fd89 	bl	800bc48 <WHL_setSpeed>
  WHL_setSpeed(&g_DRV_context.wheelRearLeft  , p_speed);
 800a136:	6879      	ldr	r1, [r7, #4]
 800a138:	4807      	ldr	r0, [pc, #28]	@ (800a158 <DRV_moveForward+0x50>)
 800a13a:	f001 fd85 	bl	800bc48 <WHL_setSpeed>

  return;
 800a13e:	bf00      	nop
}
 800a140:	3708      	adds	r7, #8
 800a142:	46bd      	mov	sp, r7
 800a144:	bd80      	pop	{r7, pc}
 800a146:	bf00      	nop
 800a148:	080116c8 	.word	0x080116c8
 800a14c:	20000920 	.word	0x20000920
 800a150:	200009c4 	.word	0x200009c4
 800a154:	20000b0c 	.word	0x20000b0c
 800a158:	20000a68 	.word	0x20000a68

0800a15c <DRV_moveBackward>:

static void DRV_moveBackward(uint32_t p_speed)
{
 800a15c:	b580      	push	{r7, lr}
 800a15e:	b082      	sub	sp, #8
 800a160:	af00      	add	r7, sp, #0
 800a162:	6078      	str	r0, [r7, #4]
  LOG_debug("Moving backward @%u", p_speed);
 800a164:	687a      	ldr	r2, [r7, #4]
 800a166:	490d      	ldr	r1, [pc, #52]	@ (800a19c <DRV_moveBackward+0x40>)
 800a168:	2000      	movs	r0, #0
 800a16a:	f000 fae5 	bl	800a738 <LOG_log>

  DRV_setDirectionsBackward();
 800a16e:	f7ff fe9d 	bl	8009eac <DRV_setDirectionsBackward>

  WHL_setSpeed(&g_DRV_context.wheelFrontRight, p_speed);
 800a172:	6879      	ldr	r1, [r7, #4]
 800a174:	480a      	ldr	r0, [pc, #40]	@ (800a1a0 <DRV_moveBackward+0x44>)
 800a176:	f001 fd67 	bl	800bc48 <WHL_setSpeed>
  WHL_setSpeed(&g_DRV_context.wheelFrontLeft , p_speed);
 800a17a:	6879      	ldr	r1, [r7, #4]
 800a17c:	4809      	ldr	r0, [pc, #36]	@ (800a1a4 <DRV_moveBackward+0x48>)
 800a17e:	f001 fd63 	bl	800bc48 <WHL_setSpeed>
  WHL_setSpeed(&g_DRV_context.wheelRearRight , p_speed);
 800a182:	6879      	ldr	r1, [r7, #4]
 800a184:	4808      	ldr	r0, [pc, #32]	@ (800a1a8 <DRV_moveBackward+0x4c>)
 800a186:	f001 fd5f 	bl	800bc48 <WHL_setSpeed>
  WHL_setSpeed(&g_DRV_context.wheelRearLeft  , p_speed);
 800a18a:	6879      	ldr	r1, [r7, #4]
 800a18c:	4807      	ldr	r0, [pc, #28]	@ (800a1ac <DRV_moveBackward+0x50>)
 800a18e:	f001 fd5b 	bl	800bc48 <WHL_setSpeed>

  return;
 800a192:	bf00      	nop
}
 800a194:	3708      	adds	r7, #8
 800a196:	46bd      	mov	sp, r7
 800a198:	bd80      	pop	{r7, pc}
 800a19a:	bf00      	nop
 800a19c:	080116dc 	.word	0x080116dc
 800a1a0:	20000920 	.word	0x20000920
 800a1a4:	200009c4 	.word	0x200009c4
 800a1a8:	20000b0c 	.word	0x20000b0c
 800a1ac:	20000a68 	.word	0x20000a68

0800a1b0 <DRV_moveForwardRight>:

static void DRV_moveForwardRight(uint32_t p_speed)
{
 800a1b0:	b580      	push	{r7, lr}
 800a1b2:	b082      	sub	sp, #8
 800a1b4:	af00      	add	r7, sp, #0
 800a1b6:	6078      	str	r0, [r7, #4]
  LOG_debug("Moving forward-right @%u", p_speed);
 800a1b8:	687a      	ldr	r2, [r7, #4]
 800a1ba:	490d      	ldr	r1, [pc, #52]	@ (800a1f0 <DRV_moveForwardRight+0x40>)
 800a1bc:	2000      	movs	r0, #0
 800a1be:	f000 fabb 	bl	800a738 <LOG_log>

  DRV_setDirectionsForwardRight();
 800a1c2:	f7ff fe8f 	bl	8009ee4 <DRV_setDirectionsForwardRight>

  WHL_setSpeed(&g_DRV_context.wheelFrontRight,       0);
 800a1c6:	2100      	movs	r1, #0
 800a1c8:	480a      	ldr	r0, [pc, #40]	@ (800a1f4 <DRV_moveForwardRight+0x44>)
 800a1ca:	f001 fd3d 	bl	800bc48 <WHL_setSpeed>
  WHL_setSpeed(&g_DRV_context.wheelFrontLeft , p_speed);
 800a1ce:	6879      	ldr	r1, [r7, #4]
 800a1d0:	4809      	ldr	r0, [pc, #36]	@ (800a1f8 <DRV_moveForwardRight+0x48>)
 800a1d2:	f001 fd39 	bl	800bc48 <WHL_setSpeed>
  WHL_setSpeed(&g_DRV_context.wheelRearRight , p_speed);
 800a1d6:	6879      	ldr	r1, [r7, #4]
 800a1d8:	4808      	ldr	r0, [pc, #32]	@ (800a1fc <DRV_moveForwardRight+0x4c>)
 800a1da:	f001 fd35 	bl	800bc48 <WHL_setSpeed>
  WHL_setSpeed(&g_DRV_context.wheelRearLeft  ,       0);
 800a1de:	2100      	movs	r1, #0
 800a1e0:	4807      	ldr	r0, [pc, #28]	@ (800a200 <DRV_moveForwardRight+0x50>)
 800a1e2:	f001 fd31 	bl	800bc48 <WHL_setSpeed>

  return;
 800a1e6:	bf00      	nop
}
 800a1e8:	3708      	adds	r7, #8
 800a1ea:	46bd      	mov	sp, r7
 800a1ec:	bd80      	pop	{r7, pc}
 800a1ee:	bf00      	nop
 800a1f0:	080116f0 	.word	0x080116f0
 800a1f4:	20000920 	.word	0x20000920
 800a1f8:	200009c4 	.word	0x200009c4
 800a1fc:	20000b0c 	.word	0x20000b0c
 800a200:	20000a68 	.word	0x20000a68

0800a204 <DRV_moveForwardLeft>:

static void DRV_moveForwardLeft(uint32_t p_speed)
{
 800a204:	b580      	push	{r7, lr}
 800a206:	b082      	sub	sp, #8
 800a208:	af00      	add	r7, sp, #0
 800a20a:	6078      	str	r0, [r7, #4]
  LOG_debug("Moving forward-left @%u", p_speed);
 800a20c:	687a      	ldr	r2, [r7, #4]
 800a20e:	490d      	ldr	r1, [pc, #52]	@ (800a244 <DRV_moveForwardLeft+0x40>)
 800a210:	2000      	movs	r0, #0
 800a212:	f000 fa91 	bl	800a738 <LOG_log>

  DRV_setDirectionsForwardLeft();
 800a216:	f7ff fe75 	bl	8009f04 <DRV_setDirectionsForwardLeft>

  WHL_setSpeed(&g_DRV_context.wheelFrontRight, p_speed);
 800a21a:	6879      	ldr	r1, [r7, #4]
 800a21c:	480a      	ldr	r0, [pc, #40]	@ (800a248 <DRV_moveForwardLeft+0x44>)
 800a21e:	f001 fd13 	bl	800bc48 <WHL_setSpeed>
  WHL_setSpeed(&g_DRV_context.wheelFrontLeft ,       0);
 800a222:	2100      	movs	r1, #0
 800a224:	4809      	ldr	r0, [pc, #36]	@ (800a24c <DRV_moveForwardLeft+0x48>)
 800a226:	f001 fd0f 	bl	800bc48 <WHL_setSpeed>
  WHL_setSpeed(&g_DRV_context.wheelRearRight ,       0);
 800a22a:	2100      	movs	r1, #0
 800a22c:	4808      	ldr	r0, [pc, #32]	@ (800a250 <DRV_moveForwardLeft+0x4c>)
 800a22e:	f001 fd0b 	bl	800bc48 <WHL_setSpeed>
  WHL_setSpeed(&g_DRV_context.wheelRearLeft  , p_speed);
 800a232:	6879      	ldr	r1, [r7, #4]
 800a234:	4807      	ldr	r0, [pc, #28]	@ (800a254 <DRV_moveForwardLeft+0x50>)
 800a236:	f001 fd07 	bl	800bc48 <WHL_setSpeed>

  return;
 800a23a:	bf00      	nop
}
 800a23c:	3708      	adds	r7, #8
 800a23e:	46bd      	mov	sp, r7
 800a240:	bd80      	pop	{r7, pc}
 800a242:	bf00      	nop
 800a244:	0801170c 	.word	0x0801170c
 800a248:	20000920 	.word	0x20000920
 800a24c:	200009c4 	.word	0x200009c4
 800a250:	20000b0c 	.word	0x20000b0c
 800a254:	20000a68 	.word	0x20000a68

0800a258 <DRV_moveBackwardRight>:

static void DRV_moveBackwardRight(uint32_t p_speed)
{
 800a258:	b580      	push	{r7, lr}
 800a25a:	b082      	sub	sp, #8
 800a25c:	af00      	add	r7, sp, #0
 800a25e:	6078      	str	r0, [r7, #4]
  LOG_debug("Moving backward-right @%u", p_speed);
 800a260:	687a      	ldr	r2, [r7, #4]
 800a262:	490d      	ldr	r1, [pc, #52]	@ (800a298 <DRV_moveBackwardRight+0x40>)
 800a264:	2000      	movs	r0, #0
 800a266:	f000 fa67 	bl	800a738 <LOG_log>

  DRV_setDirectionsBackwardRight();
 800a26a:	f7ff fe5b 	bl	8009f24 <DRV_setDirectionsBackwardRight>

  WHL_setSpeed(&g_DRV_context.wheelFrontRight, p_speed);
 800a26e:	6879      	ldr	r1, [r7, #4]
 800a270:	480a      	ldr	r0, [pc, #40]	@ (800a29c <DRV_moveBackwardRight+0x44>)
 800a272:	f001 fce9 	bl	800bc48 <WHL_setSpeed>
  WHL_setSpeed(&g_DRV_context.wheelFrontLeft ,       0);
 800a276:	2100      	movs	r1, #0
 800a278:	4809      	ldr	r0, [pc, #36]	@ (800a2a0 <DRV_moveBackwardRight+0x48>)
 800a27a:	f001 fce5 	bl	800bc48 <WHL_setSpeed>
  WHL_setSpeed(&g_DRV_context.wheelRearRight ,       0);
 800a27e:	2100      	movs	r1, #0
 800a280:	4808      	ldr	r0, [pc, #32]	@ (800a2a4 <DRV_moveBackwardRight+0x4c>)
 800a282:	f001 fce1 	bl	800bc48 <WHL_setSpeed>
  WHL_setSpeed(&g_DRV_context.wheelRearLeft  , p_speed);
 800a286:	6879      	ldr	r1, [r7, #4]
 800a288:	4807      	ldr	r0, [pc, #28]	@ (800a2a8 <DRV_moveBackwardRight+0x50>)
 800a28a:	f001 fcdd 	bl	800bc48 <WHL_setSpeed>

  return;
 800a28e:	bf00      	nop
}
 800a290:	3708      	adds	r7, #8
 800a292:	46bd      	mov	sp, r7
 800a294:	bd80      	pop	{r7, pc}
 800a296:	bf00      	nop
 800a298:	08011724 	.word	0x08011724
 800a29c:	20000920 	.word	0x20000920
 800a2a0:	200009c4 	.word	0x200009c4
 800a2a4:	20000b0c 	.word	0x20000b0c
 800a2a8:	20000a68 	.word	0x20000a68

0800a2ac <DRV_moveBackwardLeft>:

static void DRV_moveBackwardLeft(uint32_t p_speed)
{
 800a2ac:	b580      	push	{r7, lr}
 800a2ae:	b082      	sub	sp, #8
 800a2b0:	af00      	add	r7, sp, #0
 800a2b2:	6078      	str	r0, [r7, #4]
  LOG_debug("Moving backward-left @%u", p_speed);
 800a2b4:	687a      	ldr	r2, [r7, #4]
 800a2b6:	490d      	ldr	r1, [pc, #52]	@ (800a2ec <DRV_moveBackwardLeft+0x40>)
 800a2b8:	2000      	movs	r0, #0
 800a2ba:	f000 fa3d 	bl	800a738 <LOG_log>

  DRV_setDirectionsBackwardLeft();
 800a2be:	f7ff fe41 	bl	8009f44 <DRV_setDirectionsBackwardLeft>

  WHL_setSpeed(&g_DRV_context.wheelFrontRight,       0);
 800a2c2:	2100      	movs	r1, #0
 800a2c4:	480a      	ldr	r0, [pc, #40]	@ (800a2f0 <DRV_moveBackwardLeft+0x44>)
 800a2c6:	f001 fcbf 	bl	800bc48 <WHL_setSpeed>
  WHL_setSpeed(&g_DRV_context.wheelFrontLeft , p_speed);
 800a2ca:	6879      	ldr	r1, [r7, #4]
 800a2cc:	4809      	ldr	r0, [pc, #36]	@ (800a2f4 <DRV_moveBackwardLeft+0x48>)
 800a2ce:	f001 fcbb 	bl	800bc48 <WHL_setSpeed>
  WHL_setSpeed(&g_DRV_context.wheelRearRight , p_speed);
 800a2d2:	6879      	ldr	r1, [r7, #4]
 800a2d4:	4808      	ldr	r0, [pc, #32]	@ (800a2f8 <DRV_moveBackwardLeft+0x4c>)
 800a2d6:	f001 fcb7 	bl	800bc48 <WHL_setSpeed>
  WHL_setSpeed(&g_DRV_context.wheelRearLeft  ,       0);
 800a2da:	2100      	movs	r1, #0
 800a2dc:	4807      	ldr	r0, [pc, #28]	@ (800a2fc <DRV_moveBackwardLeft+0x50>)
 800a2de:	f001 fcb3 	bl	800bc48 <WHL_setSpeed>

  return;
 800a2e2:	bf00      	nop
}
 800a2e4:	3708      	adds	r7, #8
 800a2e6:	46bd      	mov	sp, r7
 800a2e8:	bd80      	pop	{r7, pc}
 800a2ea:	bf00      	nop
 800a2ec:	08011740 	.word	0x08011740
 800a2f0:	20000920 	.word	0x20000920
 800a2f4:	200009c4 	.word	0x200009c4
 800a2f8:	20000b0c 	.word	0x20000b0c
 800a2fc:	20000a68 	.word	0x20000a68

0800a300 <DRV_turnLeft>:

static void DRV_turnLeft(uint32_t p_speed)
{
 800a300:	b580      	push	{r7, lr}
 800a302:	b082      	sub	sp, #8
 800a304:	af00      	add	r7, sp, #0
 800a306:	6078      	str	r0, [r7, #4]
  LOG_debug("Turning left @%u", p_speed);
 800a308:	687a      	ldr	r2, [r7, #4]
 800a30a:	490d      	ldr	r1, [pc, #52]	@ (800a340 <DRV_turnLeft+0x40>)
 800a30c:	2000      	movs	r0, #0
 800a30e:	f000 fa13 	bl	800a738 <LOG_log>

  DRV_setDirectionsTurnLeft();
 800a312:	f7ff fe27 	bl	8009f64 <DRV_setDirectionsTurnLeft>

  WHL_setSpeed(&g_DRV_context.wheelFrontRight, p_speed);
 800a316:	6879      	ldr	r1, [r7, #4]
 800a318:	480a      	ldr	r0, [pc, #40]	@ (800a344 <DRV_turnLeft+0x44>)
 800a31a:	f001 fc95 	bl	800bc48 <WHL_setSpeed>
  WHL_setSpeed(&g_DRV_context.wheelFrontLeft , p_speed);
 800a31e:	6879      	ldr	r1, [r7, #4]
 800a320:	4809      	ldr	r0, [pc, #36]	@ (800a348 <DRV_turnLeft+0x48>)
 800a322:	f001 fc91 	bl	800bc48 <WHL_setSpeed>
  WHL_setSpeed(&g_DRV_context.wheelRearRight , p_speed);
 800a326:	6879      	ldr	r1, [r7, #4]
 800a328:	4808      	ldr	r0, [pc, #32]	@ (800a34c <DRV_turnLeft+0x4c>)
 800a32a:	f001 fc8d 	bl	800bc48 <WHL_setSpeed>
  WHL_setSpeed(&g_DRV_context.wheelRearLeft  , p_speed);
 800a32e:	6879      	ldr	r1, [r7, #4]
 800a330:	4807      	ldr	r0, [pc, #28]	@ (800a350 <DRV_turnLeft+0x50>)
 800a332:	f001 fc89 	bl	800bc48 <WHL_setSpeed>

  return;
 800a336:	bf00      	nop
}
 800a338:	3708      	adds	r7, #8
 800a33a:	46bd      	mov	sp, r7
 800a33c:	bd80      	pop	{r7, pc}
 800a33e:	bf00      	nop
 800a340:	0801175c 	.word	0x0801175c
 800a344:	20000920 	.word	0x20000920
 800a348:	200009c4 	.word	0x200009c4
 800a34c:	20000b0c 	.word	0x20000b0c
 800a350:	20000a68 	.word	0x20000a68

0800a354 <DRV_turnRight>:

static void DRV_turnRight(uint32_t p_speed)
{
 800a354:	b580      	push	{r7, lr}
 800a356:	b082      	sub	sp, #8
 800a358:	af00      	add	r7, sp, #0
 800a35a:	6078      	str	r0, [r7, #4]
  LOG_debug("Turning right @%u", p_speed);
 800a35c:	687a      	ldr	r2, [r7, #4]
 800a35e:	490d      	ldr	r1, [pc, #52]	@ (800a394 <DRV_turnRight+0x40>)
 800a360:	2000      	movs	r0, #0
 800a362:	f000 f9e9 	bl	800a738 <LOG_log>

  DRV_setDirectionsTurnRight();
 800a366:	f7ff fe19 	bl	8009f9c <DRV_setDirectionsTurnRight>

  WHL_setSpeed(&g_DRV_context.wheelFrontRight, p_speed);
 800a36a:	6879      	ldr	r1, [r7, #4]
 800a36c:	480a      	ldr	r0, [pc, #40]	@ (800a398 <DRV_turnRight+0x44>)
 800a36e:	f001 fc6b 	bl	800bc48 <WHL_setSpeed>
  WHL_setSpeed(&g_DRV_context.wheelFrontLeft , p_speed);
 800a372:	6879      	ldr	r1, [r7, #4]
 800a374:	4809      	ldr	r0, [pc, #36]	@ (800a39c <DRV_turnRight+0x48>)
 800a376:	f001 fc67 	bl	800bc48 <WHL_setSpeed>
  WHL_setSpeed(&g_DRV_context.wheelRearRight , p_speed);
 800a37a:	6879      	ldr	r1, [r7, #4]
 800a37c:	4808      	ldr	r0, [pc, #32]	@ (800a3a0 <DRV_turnRight+0x4c>)
 800a37e:	f001 fc63 	bl	800bc48 <WHL_setSpeed>
  WHL_setSpeed(&g_DRV_context.wheelRearLeft  , p_speed);
 800a382:	6879      	ldr	r1, [r7, #4]
 800a384:	4807      	ldr	r0, [pc, #28]	@ (800a3a4 <DRV_turnRight+0x50>)
 800a386:	f001 fc5f 	bl	800bc48 <WHL_setSpeed>

  return;
 800a38a:	bf00      	nop
}
 800a38c:	3708      	adds	r7, #8
 800a38e:	46bd      	mov	sp, r7
 800a390:	bd80      	pop	{r7, pc}
 800a392:	bf00      	nop
 800a394:	08011770 	.word	0x08011770
 800a398:	20000920 	.word	0x20000920
 800a39c:	200009c4 	.word	0x200009c4
 800a3a0:	20000b0c 	.word	0x20000b0c
 800a3a4:	20000a68 	.word	0x20000a68

0800a3a8 <DRV_translateLeft>:

static void DRV_translateLeft(uint32_t p_speed)
{
 800a3a8:	b580      	push	{r7, lr}
 800a3aa:	b082      	sub	sp, #8
 800a3ac:	af00      	add	r7, sp, #0
 800a3ae:	6078      	str	r0, [r7, #4]
  LOG_debug("Translating left @%u", p_speed);
 800a3b0:	687a      	ldr	r2, [r7, #4]
 800a3b2:	490d      	ldr	r1, [pc, #52]	@ (800a3e8 <DRV_translateLeft+0x40>)
 800a3b4:	2000      	movs	r0, #0
 800a3b6:	f000 f9bf 	bl	800a738 <LOG_log>

  DRV_setDirectionsTranslateLeft();
 800a3ba:	f7ff fe0b 	bl	8009fd4 <DRV_setDirectionsTranslateLeft>

  WHL_setSpeed(&g_DRV_context.wheelFrontRight, p_speed);
 800a3be:	6879      	ldr	r1, [r7, #4]
 800a3c0:	480a      	ldr	r0, [pc, #40]	@ (800a3ec <DRV_translateLeft+0x44>)
 800a3c2:	f001 fc41 	bl	800bc48 <WHL_setSpeed>
  WHL_setSpeed(&g_DRV_context.wheelFrontLeft , p_speed);
 800a3c6:	6879      	ldr	r1, [r7, #4]
 800a3c8:	4809      	ldr	r0, [pc, #36]	@ (800a3f0 <DRV_translateLeft+0x48>)
 800a3ca:	f001 fc3d 	bl	800bc48 <WHL_setSpeed>
  WHL_setSpeed(&g_DRV_context.wheelRearRight , p_speed);
 800a3ce:	6879      	ldr	r1, [r7, #4]
 800a3d0:	4808      	ldr	r0, [pc, #32]	@ (800a3f4 <DRV_translateLeft+0x4c>)
 800a3d2:	f001 fc39 	bl	800bc48 <WHL_setSpeed>
  WHL_setSpeed(&g_DRV_context.wheelRearLeft  , p_speed);
 800a3d6:	6879      	ldr	r1, [r7, #4]
 800a3d8:	4807      	ldr	r0, [pc, #28]	@ (800a3f8 <DRV_translateLeft+0x50>)
 800a3da:	f001 fc35 	bl	800bc48 <WHL_setSpeed>

  return;
 800a3de:	bf00      	nop
}
 800a3e0:	3708      	adds	r7, #8
 800a3e2:	46bd      	mov	sp, r7
 800a3e4:	bd80      	pop	{r7, pc}
 800a3e6:	bf00      	nop
 800a3e8:	08011784 	.word	0x08011784
 800a3ec:	20000920 	.word	0x20000920
 800a3f0:	200009c4 	.word	0x200009c4
 800a3f4:	20000b0c 	.word	0x20000b0c
 800a3f8:	20000a68 	.word	0x20000a68

0800a3fc <DRV_translateRight>:

static void DRV_translateRight(uint32_t p_speed)
{
 800a3fc:	b580      	push	{r7, lr}
 800a3fe:	b082      	sub	sp, #8
 800a400:	af00      	add	r7, sp, #0
 800a402:	6078      	str	r0, [r7, #4]
  LOG_debug("Translating right @%u", p_speed);
 800a404:	687a      	ldr	r2, [r7, #4]
 800a406:	490d      	ldr	r1, [pc, #52]	@ (800a43c <DRV_translateRight+0x40>)
 800a408:	2000      	movs	r0, #0
 800a40a:	f000 f995 	bl	800a738 <LOG_log>

  DRV_setDirectionsTranslateRight();
 800a40e:	f7ff fdfd 	bl	800a00c <DRV_setDirectionsTranslateRight>

  WHL_setSpeed(&g_DRV_context.wheelFrontRight, p_speed);
 800a412:	6879      	ldr	r1, [r7, #4]
 800a414:	480a      	ldr	r0, [pc, #40]	@ (800a440 <DRV_translateRight+0x44>)
 800a416:	f001 fc17 	bl	800bc48 <WHL_setSpeed>
  WHL_setSpeed(&g_DRV_context.wheelFrontLeft , p_speed);
 800a41a:	6879      	ldr	r1, [r7, #4]
 800a41c:	4809      	ldr	r0, [pc, #36]	@ (800a444 <DRV_translateRight+0x48>)
 800a41e:	f001 fc13 	bl	800bc48 <WHL_setSpeed>
  WHL_setSpeed(&g_DRV_context.wheelRearRight , p_speed);
 800a422:	6879      	ldr	r1, [r7, #4]
 800a424:	4808      	ldr	r0, [pc, #32]	@ (800a448 <DRV_translateRight+0x4c>)
 800a426:	f001 fc0f 	bl	800bc48 <WHL_setSpeed>
  WHL_setSpeed(&g_DRV_context.wheelRearLeft  , p_speed);
 800a42a:	6879      	ldr	r1, [r7, #4]
 800a42c:	4807      	ldr	r0, [pc, #28]	@ (800a44c <DRV_translateRight+0x50>)
 800a42e:	f001 fc0b 	bl	800bc48 <WHL_setSpeed>

  return;
 800a432:	bf00      	nop
}
 800a434:	3708      	adds	r7, #8
 800a436:	46bd      	mov	sp, r7
 800a438:	bd80      	pop	{r7, pc}
 800a43a:	bf00      	nop
 800a43c:	0801179c 	.word	0x0801179c
 800a440:	20000920 	.word	0x20000920
 800a444:	200009c4 	.word	0x200009c4
 800a448:	20000b0c 	.word	0x20000b0c
 800a44c:	20000a68 	.word	0x20000a68

0800a450 <ENC_init>:

void ENC_init(T_ENC_Handle      *p_handle,
              char              *p_name,
              bool               p_invertOnUpdate,
              TIM_HandleTypeDef *p_encoderTimerHandle)
{
 800a450:	b580      	push	{r7, lr}
 800a452:	b084      	sub	sp, #16
 800a454:	af00      	add	r7, sp, #0
 800a456:	60f8      	str	r0, [r7, #12]
 800a458:	60b9      	str	r1, [r7, #8]
 800a45a:	603b      	str	r3, [r7, #0]
 800a45c:	4613      	mov	r3, r2
 800a45e:	71fb      	strb	r3, [r7, #7]
  LOG_info("Initializing encoder module for %s", p_name);
 800a460:	68ba      	ldr	r2, [r7, #8]
 800a462:	490a      	ldr	r1, [pc, #40]	@ (800a48c <ENC_init+0x3c>)
 800a464:	2001      	movs	r0, #1
 800a466:	f000 f967 	bl	800a738 <LOG_log>

  p_handle->name           = p_name;
 800a46a:	68fb      	ldr	r3, [r7, #12]
 800a46c:	68ba      	ldr	r2, [r7, #8]
 800a46e:	601a      	str	r2, [r3, #0]
  p_handle->invertOnUpdate = p_invertOnUpdate;
 800a470:	68fb      	ldr	r3, [r7, #12]
 800a472:	79fa      	ldrb	r2, [r7, #7]
 800a474:	721a      	strb	r2, [r3, #8]
  p_handle->timerHandle    = p_encoderTimerHandle;
 800a476:	68fb      	ldr	r3, [r7, #12]
 800a478:	683a      	ldr	r2, [r7, #0]
 800a47a:	60da      	str	r2, [r3, #12]

  ENC_reset(p_handle);
 800a47c:	68f8      	ldr	r0, [r7, #12]
 800a47e:	f000 f807 	bl	800a490 <ENC_reset>

  return;
 800a482:	bf00      	nop
}
 800a484:	3710      	adds	r7, #16
 800a486:	46bd      	mov	sp, r7
 800a488:	bd80      	pop	{r7, pc}
 800a48a:	bf00      	nop
 800a48c:	080117b4 	.word	0x080117b4

0800a490 <ENC_reset>:

void ENC_reset(T_ENC_Handle *p_handle)
{
 800a490:	b480      	push	{r7}
 800a492:	b083      	sub	sp, #12
 800a494:	af00      	add	r7, sp, #0
 800a496:	6078      	str	r0, [r7, #4]
  p_handle->value = 0;
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	2200      	movs	r2, #0
 800a49c:	605a      	str	r2, [r3, #4]

  __HAL_TIM_SET_COUNTER(p_handle->timerHandle, 0);
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	68db      	ldr	r3, [r3, #12]
 800a4a2:	681b      	ldr	r3, [r3, #0]
 800a4a4:	2200      	movs	r2, #0
 800a4a6:	625a      	str	r2, [r3, #36]	@ 0x24

  return;
 800a4a8:	bf00      	nop
}
 800a4aa:	370c      	adds	r7, #12
 800a4ac:	46bd      	mov	sp, r7
 800a4ae:	bc80      	pop	{r7}
 800a4b0:	4770      	bx	lr

0800a4b2 <ENC_update>:

void ENC_update(T_ENC_Handle *p_handle, int32_t p_value)
{
 800a4b2:	b480      	push	{r7}
 800a4b4:	b083      	sub	sp, #12
 800a4b6:	af00      	add	r7, sp, #0
 800a4b8:	6078      	str	r0, [r7, #4]
 800a4ba:	6039      	str	r1, [r7, #0]
  if (p_handle->invertOnUpdate == false)
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	7a1b      	ldrb	r3, [r3, #8]
 800a4c0:	f083 0301 	eor.w	r3, r3, #1
 800a4c4:	b2db      	uxtb	r3, r3
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	d003      	beq.n	800a4d2 <ENC_update+0x20>
  {
    p_handle->value = p_value;
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	683a      	ldr	r2, [r7, #0]
 800a4ce:	605a      	str	r2, [r3, #4]
  else
  {
    p_handle->value = -p_value;
  }

  return;
 800a4d0:	e004      	b.n	800a4dc <ENC_update+0x2a>
    p_handle->value = -p_value;
 800a4d2:	683b      	ldr	r3, [r7, #0]
 800a4d4:	425a      	negs	r2, r3
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	605a      	str	r2, [r3, #4]
  return;
 800a4da:	bf00      	nop
}
 800a4dc:	370c      	adds	r7, #12
 800a4de:	46bd      	mov	sp, r7
 800a4e0:	bc80      	pop	{r7}
 800a4e2:	4770      	bx	lr

0800a4e4 <ENC_getCount>:

int32_t ENC_getCount(T_ENC_Handle *p_handle)
{
 800a4e4:	b580      	push	{r7, lr}
 800a4e6:	b084      	sub	sp, #16
 800a4e8:	af00      	add	r7, sp, #0
 800a4ea:	6078      	str	r0, [r7, #4]
  int32_t l_count;

  l_count = p_handle->value;
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	685b      	ldr	r3, [r3, #4]
 800a4f0:	60fb      	str	r3, [r7, #12]

  ENC_reset(p_handle);
 800a4f2:	6878      	ldr	r0, [r7, #4]
 800a4f4:	f7ff ffcc 	bl	800a490 <ENC_reset>

  return l_count;
 800a4f8:	68fb      	ldr	r3, [r7, #12]
}
 800a4fa:	4618      	mov	r0, r3
 800a4fc:	3710      	adds	r7, #16
 800a4fe:	46bd      	mov	sp, r7
 800a500:	bd80      	pop	{r7, pc}
	...

0800a504 <LED_setMode>:
} T_LED_Context;

static T_LED_Context g_LED_context;

void LED_setMode(T_LED_MODE p_mode)
{
 800a504:	b580      	push	{r7, lr}
 800a506:	b082      	sub	sp, #8
 800a508:	af00      	add	r7, sp, #0
 800a50a:	4603      	mov	r3, r0
 800a50c:	71fb      	strb	r3, [r7, #7]
  if (p_mode != g_LED_context.mode)
 800a50e:	4b1b      	ldr	r3, [pc, #108]	@ (800a57c <LED_setMode+0x78>)
 800a510:	781b      	ldrb	r3, [r3, #0]
 800a512:	79fa      	ldrb	r2, [r7, #7]
 800a514:	429a      	cmp	r2, r3
 800a516:	d02d      	beq.n	800a574 <LED_setMode+0x70>
  {
    switch (p_mode)
 800a518:	79fb      	ldrb	r3, [r7, #7]
 800a51a:	2b04      	cmp	r3, #4
 800a51c:	d825      	bhi.n	800a56a <LED_setMode+0x66>
 800a51e:	a201      	add	r2, pc, #4	@ (adr r2, 800a524 <LED_setMode+0x20>)
 800a520:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a524:	0800a539 	.word	0x0800a539
 800a528:	0800a543 	.word	0x0800a543
 800a52c:	0800a54d 	.word	0x0800a54d
 800a530:	0800a557 	.word	0x0800a557
 800a534:	0800a561 	.word	0x0800a561
    {
      case LED_MODE_FORCED_OFF:
        LOG_info("Turning LED OFF");
 800a538:	4911      	ldr	r1, [pc, #68]	@ (800a580 <LED_setMode+0x7c>)
 800a53a:	2001      	movs	r0, #1
 800a53c:	f000 f8fc 	bl	800a738 <LOG_log>
        break;
 800a540:	e014      	b.n	800a56c <LED_setMode+0x68>

      case LED_MODE_FORCED_ON:
        LOG_info("Turning LED ON");
 800a542:	4910      	ldr	r1, [pc, #64]	@ (800a584 <LED_setMode+0x80>)
 800a544:	2001      	movs	r0, #1
 800a546:	f000 f8f7 	bl	800a738 <LOG_log>
        break;
 800a54a:	e00f      	b.n	800a56c <LED_setMode+0x68>

      case LED_MODE_BLINK_SLOW:
        LOG_info("Setting LED to blink slow");
 800a54c:	490e      	ldr	r1, [pc, #56]	@ (800a588 <LED_setMode+0x84>)
 800a54e:	2001      	movs	r0, #1
 800a550:	f000 f8f2 	bl	800a738 <LOG_log>
        break;
 800a554:	e00a      	b.n	800a56c <LED_setMode+0x68>

      case LED_MODE_BLINK_MEDIUM:
        LOG_info("Setting LED to blink medium");
 800a556:	490d      	ldr	r1, [pc, #52]	@ (800a58c <LED_setMode+0x88>)
 800a558:	2001      	movs	r0, #1
 800a55a:	f000 f8ed 	bl	800a738 <LOG_log>
        break;
 800a55e:	e005      	b.n	800a56c <LED_setMode+0x68>

      case LED_MODE_BLINK_FAST:
        LOG_info("Setting LED to blink fast");
 800a560:	490b      	ldr	r1, [pc, #44]	@ (800a590 <LED_setMode+0x8c>)
 800a562:	2001      	movs	r0, #1
 800a564:	f000 f8e8 	bl	800a738 <LOG_log>
        break;
 800a568:	e000      	b.n	800a56c <LED_setMode+0x68>

      default:
        ; /* Nothing to do */
        break;
 800a56a:	bf00      	nop
    }

    g_LED_context.mode = p_mode;
 800a56c:	4a03      	ldr	r2, [pc, #12]	@ (800a57c <LED_setMode+0x78>)
 800a56e:	79fb      	ldrb	r3, [r7, #7]
 800a570:	7013      	strb	r3, [r2, #0]
  else
  {
    ; /* Nothong to do */
  }

  return;
 800a572:	bf00      	nop
 800a574:	bf00      	nop
}
 800a576:	3708      	adds	r7, #8
 800a578:	46bd      	mov	sp, r7
 800a57a:	bd80      	pop	{r7, pc}
 800a57c:	20000bb0 	.word	0x20000bb0
 800a580:	080117f0 	.word	0x080117f0
 800a584:	08011800 	.word	0x08011800
 800a588:	08011810 	.word	0x08011810
 800a58c:	0801182c 	.word	0x0801182c
 800a590:	08011848 	.word	0x08011848

0800a594 <LED_update>:
{
  return g_LED_context.mode;
}

void LED_update(void)
{
 800a594:	b580      	push	{r7, lr}
 800a596:	af00      	add	r7, sp, #0
  static uint32_t l_blinkCounter = 0;

  switch (g_LED_context.mode)
 800a598:	4b2a      	ldr	r3, [pc, #168]	@ (800a644 <LED_update+0xb0>)
 800a59a:	781b      	ldrb	r3, [r3, #0]
 800a59c:	2b04      	cmp	r3, #4
 800a59e:	d849      	bhi.n	800a634 <LED_update+0xa0>
 800a5a0:	a201      	add	r2, pc, #4	@ (adr r2, 800a5a8 <LED_update+0x14>)
 800a5a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a5a6:	bf00      	nop
 800a5a8:	0800a5bd 	.word	0x0800a5bd
 800a5ac:	0800a5cb 	.word	0x0800a5cb
 800a5b0:	0800a5d9 	.word	0x0800a5d9
 800a5b4:	0800a607 	.word	0x0800a607
 800a5b8:	0800a629 	.word	0x0800a629
  {
    case LED_MODE_FORCED_OFF:
      HAL_GPIO_WritePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin, GPIO_PIN_SET);
 800a5bc:	2201      	movs	r2, #1
 800a5be:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800a5c2:	4821      	ldr	r0, [pc, #132]	@ (800a648 <LED_update+0xb4>)
 800a5c4:	f7f9 fa42 	bl	8003a4c <HAL_GPIO_WritePin>
      break;
 800a5c8:	e039      	b.n	800a63e <LED_update+0xaa>

    case LED_MODE_FORCED_ON:
      HAL_GPIO_WritePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin, GPIO_PIN_RESET);
 800a5ca:	2200      	movs	r2, #0
 800a5cc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800a5d0:	481d      	ldr	r0, [pc, #116]	@ (800a648 <LED_update+0xb4>)
 800a5d2:	f7f9 fa3b 	bl	8003a4c <HAL_GPIO_WritePin>
      break;
 800a5d6:	e032      	b.n	800a63e <LED_update+0xaa>

    case LED_MODE_BLINK_SLOW:
      l_blinkCounter++;
 800a5d8:	4b1c      	ldr	r3, [pc, #112]	@ (800a64c <LED_update+0xb8>)
 800a5da:	681b      	ldr	r3, [r3, #0]
 800a5dc:	3301      	adds	r3, #1
 800a5de:	4a1b      	ldr	r2, [pc, #108]	@ (800a64c <LED_update+0xb8>)
 800a5e0:	6013      	str	r3, [r2, #0]
      if (l_blinkCounter % 5 == 0)
 800a5e2:	4b1a      	ldr	r3, [pc, #104]	@ (800a64c <LED_update+0xb8>)
 800a5e4:	6819      	ldr	r1, [r3, #0]
 800a5e6:	4b1a      	ldr	r3, [pc, #104]	@ (800a650 <LED_update+0xbc>)
 800a5e8:	fba3 2301 	umull	r2, r3, r3, r1
 800a5ec:	089a      	lsrs	r2, r3, #2
 800a5ee:	4613      	mov	r3, r2
 800a5f0:	009b      	lsls	r3, r3, #2
 800a5f2:	4413      	add	r3, r2
 800a5f4:	1aca      	subs	r2, r1, r3
 800a5f6:	2a00      	cmp	r2, #0
 800a5f8:	d11e      	bne.n	800a638 <LED_update+0xa4>
      {
        HAL_GPIO_TogglePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin);
 800a5fa:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800a5fe:	4812      	ldr	r0, [pc, #72]	@ (800a648 <LED_update+0xb4>)
 800a600:	f7f9 fa50 	bl	8003aa4 <HAL_GPIO_TogglePin>
      }
      else
      {
        ; /* Nothing to do */
      }
      break;
 800a604:	e018      	b.n	800a638 <LED_update+0xa4>

    case LED_MODE_BLINK_MEDIUM:
      l_blinkCounter++;
 800a606:	4b11      	ldr	r3, [pc, #68]	@ (800a64c <LED_update+0xb8>)
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	3301      	adds	r3, #1
 800a60c:	4a0f      	ldr	r2, [pc, #60]	@ (800a64c <LED_update+0xb8>)
 800a60e:	6013      	str	r3, [r2, #0]
      if (l_blinkCounter % 2 == 0)
 800a610:	4b0e      	ldr	r3, [pc, #56]	@ (800a64c <LED_update+0xb8>)
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	f003 0301 	and.w	r3, r3, #1
 800a618:	2b00      	cmp	r3, #0
 800a61a:	d10f      	bne.n	800a63c <LED_update+0xa8>
      {
        HAL_GPIO_TogglePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin);
 800a61c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800a620:	4809      	ldr	r0, [pc, #36]	@ (800a648 <LED_update+0xb4>)
 800a622:	f7f9 fa3f 	bl	8003aa4 <HAL_GPIO_TogglePin>
      }
      else
      {
        ; /* Nothing to do */
      }
      break;
 800a626:	e009      	b.n	800a63c <LED_update+0xa8>

    case LED_MODE_BLINK_FAST:
      HAL_GPIO_TogglePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin);
 800a628:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800a62c:	4806      	ldr	r0, [pc, #24]	@ (800a648 <LED_update+0xb4>)
 800a62e:	f7f9 fa39 	bl	8003aa4 <HAL_GPIO_TogglePin>
      break;
 800a632:	e004      	b.n	800a63e <LED_update+0xaa>

    default:
      ; /* Nothing to do */
      break;
 800a634:	bf00      	nop
 800a636:	e002      	b.n	800a63e <LED_update+0xaa>
      break;
 800a638:	bf00      	nop
 800a63a:	e000      	b.n	800a63e <LED_update+0xaa>
      break;
 800a63c:	bf00      	nop
  }

  return;
 800a63e:	bf00      	nop
}
 800a640:	bd80      	pop	{r7, pc}
 800a642:	bf00      	nop
 800a644:	20000bb0 	.word	0x20000bb0
 800a648:	40011000 	.word	0x40011000
 800a64c:	20000bb4 	.word	0x20000bb4
 800a650:	cccccccd 	.word	0xcccccccd

0800a654 <LOG_init>:
{
  "DEBUG", "INFO", "WARNING", "ERROR"
};

void LOG_init(bool p_isLogOn)
{
 800a654:	b580      	push	{r7, lr}
 800a656:	b082      	sub	sp, #8
 800a658:	af00      	add	r7, sp, #0
 800a65a:	4603      	mov	r3, r0
 800a65c:	71fb      	strb	r3, [r7, #7]
  g_LOG_context.isOn = p_isLogOn;
 800a65e:	4a05      	ldr	r2, [pc, #20]	@ (800a674 <LOG_init+0x20>)
 800a660:	79fb      	ldrb	r3, [r7, #7]
 800a662:	7013      	strb	r3, [r2, #0]

  LOG_info("LOG initialized");
 800a664:	4904      	ldr	r1, [pc, #16]	@ (800a678 <LOG_init+0x24>)
 800a666:	2001      	movs	r0, #1
 800a668:	f000 f866 	bl	800a738 <LOG_log>

  return;
 800a66c:	bf00      	nop
}
 800a66e:	3708      	adds	r7, #8
 800a670:	46bd      	mov	sp, r7
 800a672:	bd80      	pop	{r7, pc}
 800a674:	20000bb8 	.word	0x20000bb8
 800a678:	08011884 	.word	0x08011884

0800a67c <LOG_toggleOnOff>:

void LOG_toggleOnOff(void)
{
 800a67c:	b580      	push	{r7, lr}
 800a67e:	af00      	add	r7, sp, #0
  if (g_LOG_context.isOn == true)
 800a680:	4b0a      	ldr	r3, [pc, #40]	@ (800a6ac <LOG_toggleOnOff+0x30>)
 800a682:	781b      	ldrb	r3, [r3, #0]
 800a684:	2b00      	cmp	r3, #0
 800a686:	d007      	beq.n	800a698 <LOG_toggleOnOff+0x1c>
  {
    LOG_info("Turning LOG OFF");
 800a688:	4909      	ldr	r1, [pc, #36]	@ (800a6b0 <LOG_toggleOnOff+0x34>)
 800a68a:	2001      	movs	r0, #1
 800a68c:	f000 f854 	bl	800a738 <LOG_log>

    g_LOG_context.isOn = false;
 800a690:	4b06      	ldr	r3, [pc, #24]	@ (800a6ac <LOG_toggleOnOff+0x30>)
 800a692:	2200      	movs	r2, #0
 800a694:	701a      	strb	r2, [r3, #0]
    g_LOG_context.isOn = true;

    LOG_info("Turning LOG ON");
  }

  return;
 800a696:	e007      	b.n	800a6a8 <LOG_toggleOnOff+0x2c>
    g_LOG_context.isOn = true;
 800a698:	4b04      	ldr	r3, [pc, #16]	@ (800a6ac <LOG_toggleOnOff+0x30>)
 800a69a:	2201      	movs	r2, #1
 800a69c:	701a      	strb	r2, [r3, #0]
    LOG_info("Turning LOG ON");
 800a69e:	4905      	ldr	r1, [pc, #20]	@ (800a6b4 <LOG_toggleOnOff+0x38>)
 800a6a0:	2001      	movs	r0, #1
 800a6a2:	f000 f849 	bl	800a738 <LOG_log>
  return;
 800a6a6:	bf00      	nop
}
 800a6a8:	bd80      	pop	{r7, pc}
 800a6aa:	bf00      	nop
 800a6ac:	20000bb8 	.word	0x20000bb8
 800a6b0:	08011894 	.word	0x08011894
 800a6b4:	080118a4 	.word	0x080118a4

0800a6b8 <LOG_setLevel>:

void LOG_setLevel(T_LOG_LEVEL p_level)
{
 800a6b8:	b480      	push	{r7}
 800a6ba:	b083      	sub	sp, #12
 800a6bc:	af00      	add	r7, sp, #0
 800a6be:	4603      	mov	r3, r0
 800a6c0:	71fb      	strb	r3, [r7, #7]
  g_LOG_context.level = p_level;
 800a6c2:	4a04      	ldr	r2, [pc, #16]	@ (800a6d4 <LOG_setLevel+0x1c>)
 800a6c4:	79fb      	ldrb	r3, [r7, #7]
 800a6c6:	7053      	strb	r3, [r2, #1]

  return;
 800a6c8:	bf00      	nop
}
 800a6ca:	370c      	adds	r7, #12
 800a6cc:	46bd      	mov	sp, r7
 800a6ce:	bc80      	pop	{r7}
 800a6d0:	4770      	bx	lr
 800a6d2:	bf00      	nop
 800a6d4:	20000bb8 	.word	0x20000bb8

0800a6d8 <LOG_increaseLevel>:

void LOG_increaseLevel(void)
{
 800a6d8:	b580      	push	{r7, lr}
 800a6da:	af00      	add	r7, sp, #0
  /* Display more detailed logs */
  if (g_LOG_context.level > LOG_LEVEL_DEBUG)
 800a6dc:	4b08      	ldr	r3, [pc, #32]	@ (800a700 <LOG_increaseLevel+0x28>)
 800a6de:	785b      	ldrb	r3, [r3, #1]
 800a6e0:	2b00      	cmp	r3, #0
 800a6e2:	d00a      	beq.n	800a6fa <LOG_increaseLevel+0x22>
  {
    LOG_info("Increasing LOG level");
 800a6e4:	4907      	ldr	r1, [pc, #28]	@ (800a704 <LOG_increaseLevel+0x2c>)
 800a6e6:	2001      	movs	r0, #1
 800a6e8:	f000 f826 	bl	800a738 <LOG_log>

    g_LOG_context.level--;
 800a6ec:	4b04      	ldr	r3, [pc, #16]	@ (800a700 <LOG_increaseLevel+0x28>)
 800a6ee:	785b      	ldrb	r3, [r3, #1]
 800a6f0:	3b01      	subs	r3, #1
 800a6f2:	b2da      	uxtb	r2, r3
 800a6f4:	4b02      	ldr	r3, [pc, #8]	@ (800a700 <LOG_increaseLevel+0x28>)
 800a6f6:	705a      	strb	r2, [r3, #1]
  else
  {
    ; /* Nothing to do */
  }

  return;
 800a6f8:	bf00      	nop
 800a6fa:	bf00      	nop
}
 800a6fc:	bd80      	pop	{r7, pc}
 800a6fe:	bf00      	nop
 800a700:	20000bb8 	.word	0x20000bb8
 800a704:	080118b4 	.word	0x080118b4

0800a708 <LOG_decreaseLevel>:

void LOG_decreaseLevel(void)
{
 800a708:	b580      	push	{r7, lr}
 800a70a:	af00      	add	r7, sp, #0
  /* Display less detailed logs */
  if (g_LOG_context.level < LOG_LEVEL_ERROR)
 800a70c:	4b08      	ldr	r3, [pc, #32]	@ (800a730 <LOG_decreaseLevel+0x28>)
 800a70e:	785b      	ldrb	r3, [r3, #1]
 800a710:	2b02      	cmp	r3, #2
 800a712:	d80a      	bhi.n	800a72a <LOG_decreaseLevel+0x22>
  {
    LOG_info("Decreasing LOG level");
 800a714:	4907      	ldr	r1, [pc, #28]	@ (800a734 <LOG_decreaseLevel+0x2c>)
 800a716:	2001      	movs	r0, #1
 800a718:	f000 f80e 	bl	800a738 <LOG_log>

    g_LOG_context.level++;
 800a71c:	4b04      	ldr	r3, [pc, #16]	@ (800a730 <LOG_decreaseLevel+0x28>)
 800a71e:	785b      	ldrb	r3, [r3, #1]
 800a720:	3301      	adds	r3, #1
 800a722:	b2da      	uxtb	r2, r3
 800a724:	4b02      	ldr	r3, [pc, #8]	@ (800a730 <LOG_decreaseLevel+0x28>)
 800a726:	705a      	strb	r2, [r3, #1]
  else
  {
    ; /* Nothing to do */
  }

  return;
 800a728:	bf00      	nop
 800a72a:	bf00      	nop
}
 800a72c:	bd80      	pop	{r7, pc}
 800a72e:	bf00      	nop
 800a730:	20000bb8 	.word	0x20000bb8
 800a734:	080118cc 	.word	0x080118cc

0800a738 <LOG_log>:

void LOG_log(T_LOG_LEVEL p_level, const char *p_format, ...)
{
 800a738:	b40e      	push	{r1, r2, r3}
 800a73a:	b590      	push	{r4, r7, lr}
 800a73c:	b0a6      	sub	sp, #152	@ 0x98
 800a73e:	af02      	add	r7, sp, #8
 800a740:	4603      	mov	r3, r0
 800a742:	71fb      	strb	r3, [r7, #7]
  char            l_buffer[CST_CONSOLE_TX_MAX_STRING_LENGTH];
  va_list         l_argumentsList;
  RTC_TimeTypeDef l_time;

  if ((g_LOG_context.isOn == true) && (p_level >= g_LOG_context.level))
 800a744:	4b2c      	ldr	r3, [pc, #176]	@ (800a7f8 <LOG_log+0xc0>)
 800a746:	781b      	ldrb	r3, [r3, #0]
 800a748:	2b00      	cmp	r3, #0
 800a74a:	d04e      	beq.n	800a7ea <LOG_log+0xb2>
 800a74c:	4b2a      	ldr	r3, [pc, #168]	@ (800a7f8 <LOG_log+0xc0>)
 800a74e:	785b      	ldrb	r3, [r3, #1]
 800a750:	79fa      	ldrb	r2, [r7, #7]
 800a752:	429a      	cmp	r2, r3
 800a754:	d349      	bcc.n	800a7ea <LOG_log+0xb2>
  {
    UTI_getTimeRtc(&l_time);
 800a756:	f107 0308 	add.w	r3, r7, #8
 800a75a:	4618      	mov	r0, r3
 800a75c:	f001 f8c0 	bl	800b8e0 <UTI_getTimeRtc>

    va_start(l_argumentsList, p_format);
 800a760:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 800a764:	60fb      	str	r3, [r7, #12]

    (void)sprintf  ( l_buffer, "%-7s - %02x:%02x:%02x - ", g_LOG_levelStrings[p_level], l_time.Hours, l_time.Minutes, l_time.Seconds);
 800a766:	79fb      	ldrb	r3, [r7, #7]
 800a768:	4a24      	ldr	r2, [pc, #144]	@ (800a7fc <LOG_log+0xc4>)
 800a76a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800a76e:	7a3b      	ldrb	r3, [r7, #8]
 800a770:	461c      	mov	r4, r3
 800a772:	7a7b      	ldrb	r3, [r7, #9]
 800a774:	7ab9      	ldrb	r1, [r7, #10]
 800a776:	f107 0010 	add.w	r0, r7, #16
 800a77a:	9101      	str	r1, [sp, #4]
 800a77c:	9300      	str	r3, [sp, #0]
 800a77e:	4623      	mov	r3, r4
 800a780:	491f      	ldr	r1, [pc, #124]	@ (800a800 <LOG_log+0xc8>)
 800a782:	f003 fa2f 	bl	800dbe4 <siprintf>
    /* 21 is the length of string "%-7s - %02x:%02x:%02x - ". 2 is the length of string "\r\n". */
    /* So we start and write format right after the former and we keep space for the latter.    */
    (void)vsnprintf(&l_buffer[21], CST_CONSOLE_TX_MAX_STRING_LENGTH - 21 - 2, p_format, l_argumentsList);
 800a786:	f107 0310 	add.w	r3, r7, #16
 800a78a:	f103 0015 	add.w	r0, r3, #21
 800a78e:	68fb      	ldr	r3, [r7, #12]
 800a790:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 800a794:	2169      	movs	r1, #105	@ 0x69
 800a796:	f003 fae7 	bl	800dd68 <vsniprintf>
    (void)strcat   ( l_buffer    , "\r\n");
 800a79a:	f107 0310 	add.w	r3, r7, #16
 800a79e:	4618      	mov	r0, r3
 800a7a0:	f7f5 fd42 	bl	8000228 <strlen>
 800a7a4:	4603      	mov	r3, r0
 800a7a6:	461a      	mov	r2, r3
 800a7a8:	f107 0310 	add.w	r3, r7, #16
 800a7ac:	4413      	add	r3, r2
 800a7ae:	4a15      	ldr	r2, [pc, #84]	@ (800a804 <LOG_log+0xcc>)
 800a7b0:	8811      	ldrh	r1, [r2, #0]
 800a7b2:	7892      	ldrb	r2, [r2, #2]
 800a7b4:	8019      	strh	r1, [r3, #0]
 800a7b6:	709a      	strb	r2, [r3, #2]

    /* -1 is there to consider the end/null character, which strnlen() does not count */
    if (strnlen(l_buffer, CST_CONSOLE_TX_MAX_STRING_LENGTH) == CST_CONSOLE_TX_MAX_STRING_LENGTH - 1)
 800a7b8:	f107 0310 	add.w	r3, r7, #16
 800a7bc:	2180      	movs	r1, #128	@ 0x80
 800a7be:	4618      	mov	r0, r3
 800a7c0:	f003 fb0d 	bl	800ddde <strnlen>
 800a7c4:	4603      	mov	r3, r0
 800a7c6:	2b7f      	cmp	r3, #127	@ 0x7f
 800a7c8:	d108      	bne.n	800a7dc <LOG_log+0xa4>
    {
      /* At -1, we got the end/null character. At -2 & 3, we got "\r\n". */
      l_buffer[CST_CONSOLE_TX_MAX_STRING_LENGTH - 4] = '.';
 800a7ca:	232e      	movs	r3, #46	@ 0x2e
 800a7cc:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c
      l_buffer[CST_CONSOLE_TX_MAX_STRING_LENGTH - 5] = '.';
 800a7d0:	232e      	movs	r3, #46	@ 0x2e
 800a7d2:	f887 308b 	strb.w	r3, [r7, #139]	@ 0x8b
      l_buffer[CST_CONSOLE_TX_MAX_STRING_LENGTH - 6] = '.';
 800a7d6:	232e      	movs	r3, #46	@ 0x2e
 800a7d8:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
    else
    {
      ; /* Nothing to do */
    }

    (void)printf("%s", l_buffer);
 800a7dc:	f107 0310 	add.w	r3, r7, #16
 800a7e0:	4619      	mov	r1, r3
 800a7e2:	4809      	ldr	r0, [pc, #36]	@ (800a808 <LOG_log+0xd0>)
 800a7e4:	f003 f9b6 	bl	800db54 <iprintf>
  else
  {
    ; /* Nothing to do */
  }

  return;
 800a7e8:	bf00      	nop
 800a7ea:	bf00      	nop
}
 800a7ec:	3790      	adds	r7, #144	@ 0x90
 800a7ee:	46bd      	mov	sp, r7
 800a7f0:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 800a7f4:	b003      	add	sp, #12
 800a7f6:	4770      	bx	lr
 800a7f8:	20000bb8 	.word	0x20000bb8
 800a7fc:	2000000c 	.word	0x2000000c
 800a800:	080118e4 	.word	0x080118e4
 800a804:	08011900 	.word	0x08011900
 800a808:	08011904 	.word	0x08011904

0800a80c <MAS_init>:
} T_MAS_Context;

static T_MAS_Context g_MAS_context;

void MAS_init(UART_HandleTypeDef *p_uartHandle)
{
 800a80c:	b580      	push	{r7, lr}
 800a80e:	b082      	sub	sp, #8
 800a810:	af00      	add	r7, sp, #0
 800a812:	6078      	str	r0, [r7, #4]
  LOG_info("Initializing master connection");
 800a814:	490d      	ldr	r1, [pc, #52]	@ (800a84c <MAS_init+0x40>)
 800a816:	2001      	movs	r0, #1
 800a818:	f7ff ff8e 	bl	800a738 <LOG_log>

  g_MAS_context.uartHandle     = p_uartHandle;
 800a81c:	4a0c      	ldr	r2, [pc, #48]	@ (800a850 <MAS_init+0x44>)
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	6013      	str	r3, [r2, #0]
  g_MAS_context.dataSize       = 0;
 800a822:	4b0b      	ldr	r3, [pc, #44]	@ (800a850 <MAS_init+0x44>)
 800a824:	2200      	movs	r2, #0
 800a826:	61da      	str	r2, [r3, #28]
  g_MAS_context.isDataComplete = false;
 800a828:	4b09      	ldr	r3, [pc, #36]	@ (800a850 <MAS_init+0x44>)
 800a82a:	2200      	movs	r2, #0
 800a82c:	f883 2020 	strb.w	r2, [r3, #32]

  SFO_initData(&g_MAS_context.data);
 800a830:	4808      	ldr	r0, [pc, #32]	@ (800a854 <MAS_init+0x48>)
 800a832:	f000 fedd 	bl	800b5f0 <SFO_initData>

  HAL_UART_Receive_IT(g_MAS_context.uartHandle, &g_MAS_context.datum, 1);
 800a836:	4b06      	ldr	r3, [pc, #24]	@ (800a850 <MAS_init+0x44>)
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	2201      	movs	r2, #1
 800a83c:	4906      	ldr	r1, [pc, #24]	@ (800a858 <MAS_init+0x4c>)
 800a83e:	4618      	mov	r0, r3
 800a840:	f7fd fb7e 	bl	8007f40 <HAL_UART_Receive_IT>

  return;
 800a844:	bf00      	nop
}
 800a846:	3708      	adds	r7, #8
 800a848:	46bd      	mov	sp, r7
 800a84a:	bd80      	pop	{r7, pc}
 800a84c:	08011908 	.word	0x08011908
 800a850:	20000bbc 	.word	0x20000bbc
 800a854:	20000bc1 	.word	0x20000bc1
 800a858:	20000bc0 	.word	0x20000bc0

0800a85c <MAS_receiveData>:

void MAS_receiveData(void)
{
 800a85c:	b580      	push	{r7, lr}
 800a85e:	af00      	add	r7, sp, #0
  /* If previous command was not processed yet, drop datum, */
  /* which will lead to an error, showing a design issue... */
  if (g_MAS_context.isDataComplete == true)
 800a860:	4b11      	ldr	r3, [pc, #68]	@ (800a8a8 <MAS_receiveData+0x4c>)
 800a862:	f893 3020 	ldrb.w	r3, [r3, #32]
 800a866:	2b00      	cmp	r3, #0
 800a868:	d115      	bne.n	800a896 <MAS_receiveData+0x3a>
  {
    ; /* Nothing to do */
  }
  else
  {
    if (g_MAS_context.datum == '\r')
 800a86a:	4b0f      	ldr	r3, [pc, #60]	@ (800a8a8 <MAS_receiveData+0x4c>)
 800a86c:	791b      	ldrb	r3, [r3, #4]
 800a86e:	2b0d      	cmp	r3, #13
 800a870:	d104      	bne.n	800a87c <MAS_receiveData+0x20>
    {
      g_MAS_context.isDataComplete = true;
 800a872:	4b0d      	ldr	r3, [pc, #52]	@ (800a8a8 <MAS_receiveData+0x4c>)
 800a874:	2201      	movs	r2, #1
 800a876:	f883 2020 	strb.w	r2, [r3, #32]
 800a87a:	e00c      	b.n	800a896 <MAS_receiveData+0x3a>
    }
    else
    {
      g_MAS_context.data[g_MAS_context.dataSize] = g_MAS_context.datum;
 800a87c:	4b0a      	ldr	r3, [pc, #40]	@ (800a8a8 <MAS_receiveData+0x4c>)
 800a87e:	69db      	ldr	r3, [r3, #28]
 800a880:	4a09      	ldr	r2, [pc, #36]	@ (800a8a8 <MAS_receiveData+0x4c>)
 800a882:	7911      	ldrb	r1, [r2, #4]
 800a884:	4a08      	ldr	r2, [pc, #32]	@ (800a8a8 <MAS_receiveData+0x4c>)
 800a886:	4413      	add	r3, r2
 800a888:	460a      	mov	r2, r1
 800a88a:	715a      	strb	r2, [r3, #5]
      g_MAS_context.dataSize++;
 800a88c:	4b06      	ldr	r3, [pc, #24]	@ (800a8a8 <MAS_receiveData+0x4c>)
 800a88e:	69db      	ldr	r3, [r3, #28]
 800a890:	3301      	adds	r3, #1
 800a892:	4a05      	ldr	r2, [pc, #20]	@ (800a8a8 <MAS_receiveData+0x4c>)
 800a894:	61d3      	str	r3, [r2, #28]
    }
  }

  HAL_UART_Receive_IT(g_MAS_context.uartHandle, &g_MAS_context.datum, 1);
 800a896:	4b04      	ldr	r3, [pc, #16]	@ (800a8a8 <MAS_receiveData+0x4c>)
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	2201      	movs	r2, #1
 800a89c:	4903      	ldr	r1, [pc, #12]	@ (800a8ac <MAS_receiveData+0x50>)
 800a89e:	4618      	mov	r0, r3
 800a8a0:	f7fd fb4e 	bl	8007f40 <HAL_UART_Receive_IT>

  return;
 800a8a4:	bf00      	nop
}
 800a8a6:	bd80      	pop	{r7, pc}
 800a8a8:	20000bbc 	.word	0x20000bbc
 800a8ac:	20000bc0 	.word	0x20000bc0

0800a8b0 <MAS_updateFifo>:

void MAS_updateFifo(T_SFO_Handle *p_fifo)
{
 800a8b0:	b580      	push	{r7, lr}
 800a8b2:	b082      	sub	sp, #8
 800a8b4:	af00      	add	r7, sp, #0
 800a8b6:	6078      	str	r0, [r7, #4]
  if (g_MAS_context.isDataComplete == false)
 800a8b8:	4b0d      	ldr	r3, [pc, #52]	@ (800a8f0 <MAS_updateFifo+0x40>)
 800a8ba:	f893 3020 	ldrb.w	r3, [r3, #32]
 800a8be:	f083 0301 	eor.w	r3, r3, #1
 800a8c2:	b2db      	uxtb	r3, r3
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	d10e      	bne.n	800a8e6 <MAS_updateFifo+0x36>
  {
    ; /* Nothing to do */
  }
  else
  {
    SFO_push    (p_fifo, &g_MAS_context.data);
 800a8c8:	490a      	ldr	r1, [pc, #40]	@ (800a8f4 <MAS_updateFifo+0x44>)
 800a8ca:	6878      	ldr	r0, [r7, #4]
 800a8cc:	f000 feb6 	bl	800b63c <SFO_push>
    SFO_initData(        &g_MAS_context.data );
 800a8d0:	4808      	ldr	r0, [pc, #32]	@ (800a8f4 <MAS_updateFifo+0x44>)
 800a8d2:	f000 fe8d 	bl	800b5f0 <SFO_initData>

    g_MAS_context.dataSize       = 0;
 800a8d6:	4b06      	ldr	r3, [pc, #24]	@ (800a8f0 <MAS_updateFifo+0x40>)
 800a8d8:	2200      	movs	r2, #0
 800a8da:	61da      	str	r2, [r3, #28]
    g_MAS_context.isDataComplete = false;
 800a8dc:	4b04      	ldr	r3, [pc, #16]	@ (800a8f0 <MAS_updateFifo+0x40>)
 800a8de:	2200      	movs	r2, #0
 800a8e0:	f883 2020 	strb.w	r2, [r3, #32]
  }

  return;
 800a8e4:	bf00      	nop
 800a8e6:	bf00      	nop
}
 800a8e8:	3708      	adds	r7, #8
 800a8ea:	46bd      	mov	sp, r7
 800a8ec:	bd80      	pop	{r7, pc}
 800a8ee:	bf00      	nop
 800a8f0:	20000bbc 	.word	0x20000bbc
 800a8f4:	20000bc1 	.word	0x20000bc1

0800a8f8 <MAS_sendString>:

void MAS_sendString(char *p_string, uint32_t p_length)
{
 800a8f8:	b580      	push	{r7, lr}
 800a8fa:	b082      	sub	sp, #8
 800a8fc:	af00      	add	r7, sp, #0
 800a8fe:	6078      	str	r0, [r7, #4]
 800a900:	6039      	str	r1, [r7, #0]
  /* As this method is using for logging/debug, we will not deal with failure cases */
 (void)HAL_UART_Transmit(g_MAS_context.uartHandle,
 800a902:	4b06      	ldr	r3, [pc, #24]	@ (800a91c <MAS_sendString+0x24>)
 800a904:	6818      	ldr	r0, [r3, #0]
 800a906:	683b      	ldr	r3, [r7, #0]
 800a908:	b29a      	uxth	r2, r3
 800a90a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800a90e:	6879      	ldr	r1, [r7, #4]
 800a910:	f7fd fa84 	bl	8007e1c <HAL_UART_Transmit>
              (uint8_t *)p_string,
                         p_length,
                         CST_UART_TRANSMIT_TIMEOUT_IN_MS);

  return;
 800a914:	bf00      	nop
}
 800a916:	3708      	adds	r7, #8
 800a918:	46bd      	mov	sp, r7
 800a91a:	bd80      	pop	{r7, pc}
 800a91c:	20000bbc 	.word	0x20000bbc

0800a920 <MTR_init>:
              uint32_t           p_dirPin1,
              GPIO_TypeDef      *p_dirPin2Port,
              uint32_t           p_dirPin2,
              TIM_HandleTypeDef *p_pwmTimerHandle,
              uint32_t           p_pwmChannel)
{
 800a920:	b580      	push	{r7, lr}
 800a922:	b084      	sub	sp, #16
 800a924:	af00      	add	r7, sp, #0
 800a926:	60f8      	str	r0, [r7, #12]
 800a928:	60b9      	str	r1, [r7, #8]
 800a92a:	607a      	str	r2, [r7, #4]
 800a92c:	603b      	str	r3, [r7, #0]
  LOG_info("Initializing motor module for %s", p_name);
 800a92e:	68ba      	ldr	r2, [r7, #8]
 800a930:	4912      	ldr	r1, [pc, #72]	@ (800a97c <MTR_init+0x5c>)
 800a932:	2001      	movs	r0, #1
 800a934:	f7ff ff00 	bl	800a738 <LOG_log>

  p_handle->name           = p_name;
 800a938:	68fb      	ldr	r3, [r7, #12]
 800a93a:	68ba      	ldr	r2, [r7, #8]
 800a93c:	601a      	str	r2, [r3, #0]
  p_handle->dirPin1Port    = p_dirPin1Port;
 800a93e:	68fb      	ldr	r3, [r7, #12]
 800a940:	687a      	ldr	r2, [r7, #4]
 800a942:	605a      	str	r2, [r3, #4]
  p_handle->dirPin1        = p_dirPin1;
 800a944:	68fb      	ldr	r3, [r7, #12]
 800a946:	683a      	ldr	r2, [r7, #0]
 800a948:	609a      	str	r2, [r3, #8]
  p_handle->dirPin2Port    = p_dirPin2Port;
 800a94a:	68fb      	ldr	r3, [r7, #12]
 800a94c:	69ba      	ldr	r2, [r7, #24]
 800a94e:	60da      	str	r2, [r3, #12]
  p_handle->dirPin2        = p_dirPin2;
 800a950:	68fb      	ldr	r3, [r7, #12]
 800a952:	69fa      	ldr	r2, [r7, #28]
 800a954:	611a      	str	r2, [r3, #16]
  p_handle->pwmTimerHandle = p_pwmTimerHandle;
 800a956:	68fb      	ldr	r3, [r7, #12]
 800a958:	6a3a      	ldr	r2, [r7, #32]
 800a95a:	61da      	str	r2, [r3, #28]
  p_handle->pwmChannel     = p_pwmChannel;
 800a95c:	68fb      	ldr	r3, [r7, #12]
 800a95e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a960:	621a      	str	r2, [r3, #32]

  MTR_setDirection(p_handle, MTR_DIRECTION_STOP);
 800a962:	2100      	movs	r1, #0
 800a964:	68f8      	ldr	r0, [r7, #12]
 800a966:	f000 f80b 	bl	800a980 <MTR_setDirection>
  MTR_setSpeed    (p_handle, 0                 );
 800a96a:	2100      	movs	r1, #0
 800a96c:	68f8      	ldr	r0, [r7, #12]
 800a96e:	f000 f87f 	bl	800aa70 <MTR_setSpeed>

  return;
 800a972:	bf00      	nop
}
 800a974:	3710      	adds	r7, #16
 800a976:	46bd      	mov	sp, r7
 800a978:	bd80      	pop	{r7, pc}
 800a97a:	bf00      	nop
 800a97c:	08011928 	.word	0x08011928

0800a980 <MTR_setDirection>:

void MTR_setDirection(T_MTR_Handle *p_handle, T_MTR_DIRECTION p_direction)
{
 800a980:	b580      	push	{r7, lr}
 800a982:	b082      	sub	sp, #8
 800a984:	af00      	add	r7, sp, #0
 800a986:	6078      	str	r0, [r7, #4]
 800a988:	460b      	mov	r3, r1
 800a98a:	70fb      	strb	r3, [r7, #3]
  if (p_direction == p_handle->direction)
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	7d1b      	ldrb	r3, [r3, #20]
 800a990:	78fa      	ldrb	r2, [r7, #3]
 800a992:	429a      	cmp	r2, r3
 800a994:	d056      	beq.n	800aa44 <MTR_setDirection+0xc4>
  {
    ; /* Nothing to do */
  }
  else
  {
    if (p_direction == MTR_DIRECTION_STOP)
 800a996:	78fb      	ldrb	r3, [r7, #3]
 800a998:	2b00      	cmp	r3, #0
 800a99a:	d119      	bne.n	800a9d0 <MTR_setDirection+0x50>
    {
      LOG_debug("%s motor STOP", p_handle->name);
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	461a      	mov	r2, r3
 800a9a2:	492a      	ldr	r1, [pc, #168]	@ (800aa4c <MTR_setDirection+0xcc>)
 800a9a4:	2000      	movs	r0, #0
 800a9a6:	f7ff fec7 	bl	800a738 <LOG_log>

      HAL_GPIO_WritePin(p_handle->dirPin1Port, p_handle->dirPin1, GPIO_PIN_RESET);
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	6858      	ldr	r0, [r3, #4]
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	689b      	ldr	r3, [r3, #8]
 800a9b2:	b29b      	uxth	r3, r3
 800a9b4:	2200      	movs	r2, #0
 800a9b6:	4619      	mov	r1, r3
 800a9b8:	f7f9 f848 	bl	8003a4c <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(p_handle->dirPin2Port, p_handle->dirPin2, GPIO_PIN_RESET);
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	68d8      	ldr	r0, [r3, #12]
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	691b      	ldr	r3, [r3, #16]
 800a9c4:	b29b      	uxth	r3, r3
 800a9c6:	2200      	movs	r2, #0
 800a9c8:	4619      	mov	r1, r3
 800a9ca:	f7f9 f83f 	bl	8003a4c <HAL_GPIO_WritePin>
 800a9ce:	e035      	b.n	800aa3c <MTR_setDirection+0xbc>
    }
    else if (p_direction == MTR_DIRECTION_FORWARD)
 800a9d0:	78fb      	ldrb	r3, [r7, #3]
 800a9d2:	2b01      	cmp	r3, #1
 800a9d4:	d119      	bne.n	800aa0a <MTR_setDirection+0x8a>
    {
      LOG_debug("%s motor go FORWARD", p_handle->name);
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	681b      	ldr	r3, [r3, #0]
 800a9da:	461a      	mov	r2, r3
 800a9dc:	491c      	ldr	r1, [pc, #112]	@ (800aa50 <MTR_setDirection+0xd0>)
 800a9de:	2000      	movs	r0, #0
 800a9e0:	f7ff feaa 	bl	800a738 <LOG_log>

      HAL_GPIO_WritePin(p_handle->dirPin1Port, p_handle->dirPin1, GPIO_PIN_SET  );
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	6858      	ldr	r0, [r3, #4]
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	689b      	ldr	r3, [r3, #8]
 800a9ec:	b29b      	uxth	r3, r3
 800a9ee:	2201      	movs	r2, #1
 800a9f0:	4619      	mov	r1, r3
 800a9f2:	f7f9 f82b 	bl	8003a4c <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(p_handle->dirPin2Port, p_handle->dirPin2, GPIO_PIN_RESET);
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	68d8      	ldr	r0, [r3, #12]
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	691b      	ldr	r3, [r3, #16]
 800a9fe:	b29b      	uxth	r3, r3
 800aa00:	2200      	movs	r2, #0
 800aa02:	4619      	mov	r1, r3
 800aa04:	f7f9 f822 	bl	8003a4c <HAL_GPIO_WritePin>
 800aa08:	e018      	b.n	800aa3c <MTR_setDirection+0xbc>
    }
    else
    {
      LOG_debug("%s motor go BACKWARD", p_handle->name);
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	681b      	ldr	r3, [r3, #0]
 800aa0e:	461a      	mov	r2, r3
 800aa10:	4910      	ldr	r1, [pc, #64]	@ (800aa54 <MTR_setDirection+0xd4>)
 800aa12:	2000      	movs	r0, #0
 800aa14:	f7ff fe90 	bl	800a738 <LOG_log>

      HAL_GPIO_WritePin(p_handle->dirPin1Port, p_handle->dirPin1, GPIO_PIN_RESET);
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	6858      	ldr	r0, [r3, #4]
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	689b      	ldr	r3, [r3, #8]
 800aa20:	b29b      	uxth	r3, r3
 800aa22:	2200      	movs	r2, #0
 800aa24:	4619      	mov	r1, r3
 800aa26:	f7f9 f811 	bl	8003a4c <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(p_handle->dirPin2Port, p_handle->dirPin2, GPIO_PIN_SET  );
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	68d8      	ldr	r0, [r3, #12]
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	691b      	ldr	r3, [r3, #16]
 800aa32:	b29b      	uxth	r3, r3
 800aa34:	2201      	movs	r2, #1
 800aa36:	4619      	mov	r1, r3
 800aa38:	f7f9 f808 	bl	8003a4c <HAL_GPIO_WritePin>
    }

    p_handle->direction = p_direction;
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	78fa      	ldrb	r2, [r7, #3]
 800aa40:	751a      	strb	r2, [r3, #20]
  }

  return;
 800aa42:	bf00      	nop
 800aa44:	bf00      	nop
}
 800aa46:	3708      	adds	r7, #8
 800aa48:	46bd      	mov	sp, r7
 800aa4a:	bd80      	pop	{r7, pc}
 800aa4c:	0801194c 	.word	0x0801194c
 800aa50:	0801195c 	.word	0x0801195c
 800aa54:	08011970 	.word	0x08011970

0800aa58 <MTR_getDirection>:

T_MTR_DIRECTION MTR_getDirection(T_MTR_Handle *p_handle)
{
 800aa58:	b480      	push	{r7}
 800aa5a:	b083      	sub	sp, #12
 800aa5c:	af00      	add	r7, sp, #0
 800aa5e:	6078      	str	r0, [r7, #4]
  return p_handle->direction;
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	7d1b      	ldrb	r3, [r3, #20]
}
 800aa64:	4618      	mov	r0, r3
 800aa66:	370c      	adds	r7, #12
 800aa68:	46bd      	mov	sp, r7
 800aa6a:	bc80      	pop	{r7}
 800aa6c:	4770      	bx	lr
	...

0800aa70 <MTR_setSpeed>:

void MTR_setSpeed(T_MTR_Handle *p_handle, uint32_t p_speed)
{
 800aa70:	b580      	push	{r7, lr}
 800aa72:	b082      	sub	sp, #8
 800aa74:	af00      	add	r7, sp, #0
 800aa76:	6078      	str	r0, [r7, #4]
 800aa78:	6039      	str	r1, [r7, #0]
  if (p_speed == p_handle->speed)
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	699b      	ldr	r3, [r3, #24]
 800aa7e:	683a      	ldr	r2, [r7, #0]
 800aa80:	429a      	cmp	r2, r3
 800aa82:	d02d      	beq.n	800aae0 <MTR_setSpeed+0x70>
  {
    ; /* Nothing to do */
  }
  else
  {
    LOG_debug("Setting  %s motor speed to %u", p_handle->name, p_speed);
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	681a      	ldr	r2, [r3, #0]
 800aa88:	683b      	ldr	r3, [r7, #0]
 800aa8a:	4917      	ldr	r1, [pc, #92]	@ (800aae8 <MTR_setSpeed+0x78>)
 800aa8c:	2000      	movs	r0, #0
 800aa8e:	f7ff fe53 	bl	800a738 <LOG_log>

    __HAL_TIM_SET_COMPARE(p_handle->pwmTimerHandle, p_handle->pwmChannel, p_speed);
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	6a1b      	ldr	r3, [r3, #32]
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	d105      	bne.n	800aaa6 <MTR_setSpeed+0x36>
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	69db      	ldr	r3, [r3, #28]
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	683a      	ldr	r2, [r7, #0]
 800aaa2:	635a      	str	r2, [r3, #52]	@ 0x34
 800aaa4:	e018      	b.n	800aad8 <MTR_setSpeed+0x68>
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	6a1b      	ldr	r3, [r3, #32]
 800aaaa:	2b04      	cmp	r3, #4
 800aaac:	d105      	bne.n	800aaba <MTR_setSpeed+0x4a>
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	69db      	ldr	r3, [r3, #28]
 800aab2:	681a      	ldr	r2, [r3, #0]
 800aab4:	683b      	ldr	r3, [r7, #0]
 800aab6:	6393      	str	r3, [r2, #56]	@ 0x38
 800aab8:	e00e      	b.n	800aad8 <MTR_setSpeed+0x68>
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	6a1b      	ldr	r3, [r3, #32]
 800aabe:	2b08      	cmp	r3, #8
 800aac0:	d105      	bne.n	800aace <MTR_setSpeed+0x5e>
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	69db      	ldr	r3, [r3, #28]
 800aac6:	681a      	ldr	r2, [r3, #0]
 800aac8:	683b      	ldr	r3, [r7, #0]
 800aaca:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800aacc:	e004      	b.n	800aad8 <MTR_setSpeed+0x68>
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	69db      	ldr	r3, [r3, #28]
 800aad2:	681a      	ldr	r2, [r3, #0]
 800aad4:	683b      	ldr	r3, [r7, #0]
 800aad6:	6413      	str	r3, [r2, #64]	@ 0x40

    p_handle->speed = p_speed;
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	683a      	ldr	r2, [r7, #0]
 800aadc:	619a      	str	r2, [r3, #24]
  }

  return;
 800aade:	bf00      	nop
 800aae0:	bf00      	nop
}
 800aae2:	3708      	adds	r7, #8
 800aae4:	46bd      	mov	sp, r7
 800aae6:	bd80      	pop	{r7, pc}
 800aae8:	08011988 	.word	0x08011988

0800aaec <MTR_getSpeed>:

uint32_t MTR_getSpeed(T_MTR_Handle *p_handle)
{
 800aaec:	b480      	push	{r7}
 800aaee:	b083      	sub	sp, #12
 800aaf0:	af00      	add	r7, sp, #0
 800aaf2:	6078      	str	r0, [r7, #4]
  return p_handle->speed;
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	699b      	ldr	r3, [r3, #24]
}
 800aaf8:	4618      	mov	r0, r3
 800aafa:	370c      	adds	r7, #12
 800aafc:	46bd      	mov	sp, r7
 800aafe:	bc80      	pop	{r7}
 800ab00:	4770      	bx	lr
	...

0800ab04 <PID_init>:
               float         p_kd,
               float         p_targetValue,
               float         p_minValue,
               float         p_maxValue,
               float         p_antiWindUpFactor)
{
 800ab04:	b590      	push	{r4, r7, lr}
 800ab06:	b085      	sub	sp, #20
 800ab08:	af00      	add	r7, sp, #0
 800ab0a:	60f8      	str	r0, [r7, #12]
 800ab0c:	60b9      	str	r1, [r7, #8]
 800ab0e:	607a      	str	r2, [r7, #4]
 800ab10:	603b      	str	r3, [r7, #0]
  LOG_info("Initializing PID module for %s", p_name);
 800ab12:	68ba      	ldr	r2, [r7, #8]
 800ab14:	492d      	ldr	r1, [pc, #180]	@ (800abcc <PID_init+0xc8>)
 800ab16:	2001      	movs	r0, #1
 800ab18:	f7ff fe0e 	bl	800a738 <LOG_log>

  p_handle->name            = p_name;
 800ab1c:	68fb      	ldr	r3, [r7, #12]
 800ab1e:	68ba      	ldr	r2, [r7, #8]
 800ab20:	601a      	str	r2, [r3, #0]
  p_handle->kp              = p_kp;
 800ab22:	68fb      	ldr	r3, [r7, #12]
 800ab24:	687a      	ldr	r2, [r7, #4]
 800ab26:	605a      	str	r2, [r3, #4]
  p_handle->ki              = p_ki;
 800ab28:	68fb      	ldr	r3, [r7, #12]
 800ab2a:	683a      	ldr	r2, [r7, #0]
 800ab2c:	609a      	str	r2, [r3, #8]
  p_handle->kd              = p_kd;
 800ab2e:	68fb      	ldr	r3, [r7, #12]
 800ab30:	6a3a      	ldr	r2, [r7, #32]
 800ab32:	60da      	str	r2, [r3, #12]
  p_handle->targetValue     = p_targetValue;
 800ab34:	68fb      	ldr	r3, [r7, #12]
 800ab36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ab38:	611a      	str	r2, [r3, #16]
  p_handle->minValue        = p_minValue;
 800ab3a:	68fb      	ldr	r3, [r7, #12]
 800ab3c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ab3e:	615a      	str	r2, [r3, #20]
  p_handle->maxValue        = p_maxValue;
 800ab40:	68fb      	ldr	r3, [r7, #12]
 800ab42:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ab44:	619a      	str	r2, [r3, #24]
  p_handle->antiWindUpValue = p_antiWindUpFactor * UTI_MAX(abs(p_handle->minValue), abs(p_handle->maxValue));
 800ab46:	68fb      	ldr	r3, [r7, #12]
 800ab48:	695b      	ldr	r3, [r3, #20]
 800ab4a:	4618      	mov	r0, r3
 800ab4c:	f7f6 fb4c 	bl	80011e8 <__aeabi_f2iz>
 800ab50:	4603      	mov	r3, r0
 800ab52:	ea83 74e3 	eor.w	r4, r3, r3, asr #31
 800ab56:	eba4 74e3 	sub.w	r4, r4, r3, asr #31
 800ab5a:	68fb      	ldr	r3, [r7, #12]
 800ab5c:	699b      	ldr	r3, [r3, #24]
 800ab5e:	4618      	mov	r0, r3
 800ab60:	f7f6 fb42 	bl	80011e8 <__aeabi_f2iz>
 800ab64:	4603      	mov	r3, r0
 800ab66:	2b00      	cmp	r3, #0
 800ab68:	bfb8      	it	lt
 800ab6a:	425b      	neglt	r3, r3
 800ab6c:	429c      	cmp	r4, r3
 800ab6e:	dd0d      	ble.n	800ab8c <PID_init+0x88>
 800ab70:	68fb      	ldr	r3, [r7, #12]
 800ab72:	695b      	ldr	r3, [r3, #20]
 800ab74:	4618      	mov	r0, r3
 800ab76:	f7f6 fb37 	bl	80011e8 <__aeabi_f2iz>
 800ab7a:	4603      	mov	r3, r0
 800ab7c:	2b00      	cmp	r3, #0
 800ab7e:	bfb8      	it	lt
 800ab80:	425b      	neglt	r3, r3
 800ab82:	4618      	mov	r0, r3
 800ab84:	f7f6 f916 	bl	8000db4 <__aeabi_i2f>
 800ab88:	4603      	mov	r3, r0
 800ab8a:	e00c      	b.n	800aba6 <PID_init+0xa2>
 800ab8c:	68fb      	ldr	r3, [r7, #12]
 800ab8e:	699b      	ldr	r3, [r3, #24]
 800ab90:	4618      	mov	r0, r3
 800ab92:	f7f6 fb29 	bl	80011e8 <__aeabi_f2iz>
 800ab96:	4603      	mov	r3, r0
 800ab98:	2b00      	cmp	r3, #0
 800ab9a:	bfb8      	it	lt
 800ab9c:	425b      	neglt	r3, r3
 800ab9e:	4618      	mov	r0, r3
 800aba0:	f7f6 f908 	bl	8000db4 <__aeabi_i2f>
 800aba4:	4603      	mov	r3, r0
 800aba6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800aba8:	4618      	mov	r0, r3
 800abaa:	f7f6 f957 	bl	8000e5c <__aeabi_fmul>
 800abae:	4603      	mov	r3, r0
 800abb0:	461a      	mov	r2, r3
 800abb2:	68fb      	ldr	r3, [r7, #12]
 800abb4:	61da      	str	r2, [r3, #28]

  PID_reset  (p_handle       );
 800abb6:	68f8      	ldr	r0, [r7, #12]
 800abb8:	f000 f80a 	bl	800abd0 <PID_reset>
  PID_logInfo(p_handle, false);
 800abbc:	2100      	movs	r1, #0
 800abbe:	68f8      	ldr	r0, [r7, #12]
 800abc0:	f000 f91c 	bl	800adfc <PID_logInfo>

  return;
 800abc4:	bf00      	nop
}
 800abc6:	3714      	adds	r7, #20
 800abc8:	46bd      	mov	sp, r7
 800abca:	bd90      	pop	{r4, r7, pc}
 800abcc:	08011a3c 	.word	0x08011a3c

0800abd0 <PID_reset>:

void PID_reset(T_PID_Handle *p_handle)
{
 800abd0:	b480      	push	{r7}
 800abd2:	b083      	sub	sp, #12
 800abd4:	af00      	add	r7, sp, #0
 800abd6:	6078      	str	r0, [r7, #4]
  p_handle->pValue        = 0.0f;
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	f04f 0200 	mov.w	r2, #0
 800abde:	621a      	str	r2, [r3, #32]
  p_handle->iValue        = 0.0f;
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	f04f 0200 	mov.w	r2, #0
 800abe6:	625a      	str	r2, [r3, #36]	@ 0x24
  p_handle->dValue        = 0.0f;
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	f04f 0200 	mov.w	r2, #0
 800abee:	629a      	str	r2, [r3, #40]	@ 0x28
  p_handle->computedValue = 0.0f;
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	f04f 0200 	mov.w	r2, #0
 800abf6:	62da      	str	r2, [r3, #44]	@ 0x2c
  p_handle->lastError     = 0.0f;
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	f04f 0200 	mov.w	r2, #0
 800abfe:	631a      	str	r2, [r3, #48]	@ 0x30

  return;
 800ac00:	bf00      	nop
}
 800ac02:	370c      	adds	r7, #12
 800ac04:	46bd      	mov	sp, r7
 800ac06:	bc80      	pop	{r7}
 800ac08:	4770      	bx	lr

0800ac0a <PID_setKp>:

void PID_setKp(T_PID_Handle *p_handle, float p_kp)
{
 800ac0a:	b480      	push	{r7}
 800ac0c:	b083      	sub	sp, #12
 800ac0e:	af00      	add	r7, sp, #0
 800ac10:	6078      	str	r0, [r7, #4]
 800ac12:	6039      	str	r1, [r7, #0]
  p_handle->kp = p_kp;
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	683a      	ldr	r2, [r7, #0]
 800ac18:	605a      	str	r2, [r3, #4]

  return;
 800ac1a:	bf00      	nop
}
 800ac1c:	370c      	adds	r7, #12
 800ac1e:	46bd      	mov	sp, r7
 800ac20:	bc80      	pop	{r7}
 800ac22:	4770      	bx	lr

0800ac24 <PID_setKi>:

void PID_setKi(T_PID_Handle *p_handle, float p_ki)
{
 800ac24:	b480      	push	{r7}
 800ac26:	b083      	sub	sp, #12
 800ac28:	af00      	add	r7, sp, #0
 800ac2a:	6078      	str	r0, [r7, #4]
 800ac2c:	6039      	str	r1, [r7, #0]
  p_handle->ki = p_ki;
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	683a      	ldr	r2, [r7, #0]
 800ac32:	609a      	str	r2, [r3, #8]

  return;
 800ac34:	bf00      	nop
}
 800ac36:	370c      	adds	r7, #12
 800ac38:	46bd      	mov	sp, r7
 800ac3a:	bc80      	pop	{r7}
 800ac3c:	4770      	bx	lr

0800ac3e <PID_setKd>:

void PID_setKd(T_PID_Handle *p_handle, float p_kd)
{
 800ac3e:	b480      	push	{r7}
 800ac40:	b083      	sub	sp, #12
 800ac42:	af00      	add	r7, sp, #0
 800ac44:	6078      	str	r0, [r7, #4]
 800ac46:	6039      	str	r1, [r7, #0]
  p_handle->kd = p_kd;
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	683a      	ldr	r2, [r7, #0]
 800ac4c:	60da      	str	r2, [r3, #12]

  return;
 800ac4e:	bf00      	nop
}
 800ac50:	370c      	adds	r7, #12
 800ac52:	46bd      	mov	sp, r7
 800ac54:	bc80      	pop	{r7}
 800ac56:	4770      	bx	lr

0800ac58 <PID_setTargetValue>:

void PID_setTargetValue(T_PID_Handle *p_handle, float p_targetValue)
{
 800ac58:	b480      	push	{r7}
 800ac5a:	b083      	sub	sp, #12
 800ac5c:	af00      	add	r7, sp, #0
 800ac5e:	6078      	str	r0, [r7, #4]
 800ac60:	6039      	str	r1, [r7, #0]
  p_handle->targetValue = p_targetValue;
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	683a      	ldr	r2, [r7, #0]
 800ac66:	611a      	str	r2, [r3, #16]

  return;
 800ac68:	bf00      	nop
}
 800ac6a:	370c      	adds	r7, #12
 800ac6c:	46bd      	mov	sp, r7
 800ac6e:	bc80      	pop	{r7}
 800ac70:	4770      	bx	lr

0800ac72 <PID_getTargetValue>:
{
  return p_handle->kd;
}

float PID_getTargetValue(T_PID_Handle *p_handle)
{
 800ac72:	b480      	push	{r7}
 800ac74:	b083      	sub	sp, #12
 800ac76:	af00      	add	r7, sp, #0
 800ac78:	6078      	str	r0, [r7, #4]
  return p_handle->targetValue;
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	691b      	ldr	r3, [r3, #16]
}
 800ac7e:	4618      	mov	r0, r3
 800ac80:	370c      	adds	r7, #12
 800ac82:	46bd      	mov	sp, r7
 800ac84:	bc80      	pop	{r7}
 800ac86:	4770      	bx	lr

0800ac88 <PID_update>:
{
  return p_handle->antiWindUpValue;
}

float PID_update(T_PID_Handle *p_handle, float p_currentValue, uint32_t p_timeDelta)
{
 800ac88:	b5b0      	push	{r4, r5, r7, lr}
 800ac8a:	b088      	sub	sp, #32
 800ac8c:	af02      	add	r7, sp, #8
 800ac8e:	60f8      	str	r0, [r7, #12]
 800ac90:	60b9      	str	r1, [r7, #8]
 800ac92:	607a      	str	r2, [r7, #4]
  int32_t l_currentError;

  l_currentError = p_handle->targetValue - p_currentValue;
 800ac94:	68fb      	ldr	r3, [r7, #12]
 800ac96:	691b      	ldr	r3, [r3, #16]
 800ac98:	68b9      	ldr	r1, [r7, #8]
 800ac9a:	4618      	mov	r0, r3
 800ac9c:	f7f5 ffd4 	bl	8000c48 <__aeabi_fsub>
 800aca0:	4603      	mov	r3, r0
 800aca2:	4618      	mov	r0, r3
 800aca4:	f7f6 faa0 	bl	80011e8 <__aeabi_f2iz>
 800aca8:	4603      	mov	r3, r0
 800acaa:	617b      	str	r3, [r7, #20]

  p_handle->pValue    =  l_currentError;
 800acac:	6978      	ldr	r0, [r7, #20]
 800acae:	f7f6 f881 	bl	8000db4 <__aeabi_i2f>
 800acb2:	4602      	mov	r2, r0
 800acb4:	68fb      	ldr	r3, [r7, #12]
 800acb6:	621a      	str	r2, [r3, #32]
  p_handle->iValue   +=  l_currentError * p_timeDelta;
 800acb8:	68fb      	ldr	r3, [r7, #12]
 800acba:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800acbc:	697b      	ldr	r3, [r7, #20]
 800acbe:	687a      	ldr	r2, [r7, #4]
 800acc0:	fb02 f303 	mul.w	r3, r2, r3
 800acc4:	4618      	mov	r0, r3
 800acc6:	f7f6 f871 	bl	8000dac <__aeabi_ui2f>
 800acca:	4603      	mov	r3, r0
 800accc:	4619      	mov	r1, r3
 800acce:	4620      	mov	r0, r4
 800acd0:	f7f5 ffbc 	bl	8000c4c <__addsf3>
 800acd4:	4603      	mov	r3, r0
 800acd6:	461a      	mov	r2, r3
 800acd8:	68fb      	ldr	r3, [r7, #12]
 800acda:	625a      	str	r2, [r3, #36]	@ 0x24
  p_handle->iValue    =  UTI_clampIntValue(p_handle->iValue, -p_handle->antiWindUpValue, p_handle->antiWindUpValue, true, 0);
 800acdc:	68fb      	ldr	r3, [r7, #12]
 800acde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ace0:	4618      	mov	r0, r3
 800ace2:	f7f6 fa81 	bl	80011e8 <__aeabi_f2iz>
 800ace6:	4604      	mov	r4, r0
 800ace8:	68fb      	ldr	r3, [r7, #12]
 800acea:	69db      	ldr	r3, [r3, #28]
 800acec:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 800acf0:	4618      	mov	r0, r3
 800acf2:	f7f6 fa79 	bl	80011e8 <__aeabi_f2iz>
 800acf6:	4605      	mov	r5, r0
 800acf8:	68fb      	ldr	r3, [r7, #12]
 800acfa:	69db      	ldr	r3, [r3, #28]
 800acfc:	4618      	mov	r0, r3
 800acfe:	f7f6 fa73 	bl	80011e8 <__aeabi_f2iz>
 800ad02:	4602      	mov	r2, r0
 800ad04:	2300      	movs	r3, #0
 800ad06:	9300      	str	r3, [sp, #0]
 800ad08:	2301      	movs	r3, #1
 800ad0a:	4629      	mov	r1, r5
 800ad0c:	4620      	mov	r0, r4
 800ad0e:	f000 fe1d 	bl	800b94c <UTI_clampIntValue>
 800ad12:	4603      	mov	r3, r0
 800ad14:	4618      	mov	r0, r3
 800ad16:	f7f6 f84d 	bl	8000db4 <__aeabi_i2f>
 800ad1a:	4602      	mov	r2, r0
 800ad1c:	68fb      	ldr	r3, [r7, #12]
 800ad1e:	625a      	str	r2, [r3, #36]	@ 0x24
  p_handle->dValue    = (l_currentError - p_handle->lastError) / p_timeDelta;
 800ad20:	6978      	ldr	r0, [r7, #20]
 800ad22:	f7f6 f847 	bl	8000db4 <__aeabi_i2f>
 800ad26:	4602      	mov	r2, r0
 800ad28:	68fb      	ldr	r3, [r7, #12]
 800ad2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ad2c:	4619      	mov	r1, r3
 800ad2e:	4610      	mov	r0, r2
 800ad30:	f7f5 ff8a 	bl	8000c48 <__aeabi_fsub>
 800ad34:	4603      	mov	r3, r0
 800ad36:	461c      	mov	r4, r3
 800ad38:	6878      	ldr	r0, [r7, #4]
 800ad3a:	f7f6 f837 	bl	8000dac <__aeabi_ui2f>
 800ad3e:	4603      	mov	r3, r0
 800ad40:	4619      	mov	r1, r3
 800ad42:	4620      	mov	r0, r4
 800ad44:	f7f6 f93e 	bl	8000fc4 <__aeabi_fdiv>
 800ad48:	4603      	mov	r3, r0
 800ad4a:	461a      	mov	r2, r3
 800ad4c:	68fb      	ldr	r3, [r7, #12]
 800ad4e:	629a      	str	r2, [r3, #40]	@ 0x28
  p_handle->lastError =  l_currentError;
 800ad50:	6978      	ldr	r0, [r7, #20]
 800ad52:	f7f6 f82f 	bl	8000db4 <__aeabi_i2f>
 800ad56:	4602      	mov	r2, r0
 800ad58:	68fb      	ldr	r3, [r7, #12]
 800ad5a:	631a      	str	r2, [r3, #48]	@ 0x30

  p_handle->computedValue = p_handle->kp * p_handle->pValue + p_handle->ki * p_handle->iValue + p_handle->kd * p_handle->dValue;
 800ad5c:	68fb      	ldr	r3, [r7, #12]
 800ad5e:	685a      	ldr	r2, [r3, #4]
 800ad60:	68fb      	ldr	r3, [r7, #12]
 800ad62:	6a1b      	ldr	r3, [r3, #32]
 800ad64:	4619      	mov	r1, r3
 800ad66:	4610      	mov	r0, r2
 800ad68:	f7f6 f878 	bl	8000e5c <__aeabi_fmul>
 800ad6c:	4603      	mov	r3, r0
 800ad6e:	461c      	mov	r4, r3
 800ad70:	68fb      	ldr	r3, [r7, #12]
 800ad72:	689a      	ldr	r2, [r3, #8]
 800ad74:	68fb      	ldr	r3, [r7, #12]
 800ad76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ad78:	4619      	mov	r1, r3
 800ad7a:	4610      	mov	r0, r2
 800ad7c:	f7f6 f86e 	bl	8000e5c <__aeabi_fmul>
 800ad80:	4603      	mov	r3, r0
 800ad82:	4619      	mov	r1, r3
 800ad84:	4620      	mov	r0, r4
 800ad86:	f7f5 ff61 	bl	8000c4c <__addsf3>
 800ad8a:	4603      	mov	r3, r0
 800ad8c:	461c      	mov	r4, r3
 800ad8e:	68fb      	ldr	r3, [r7, #12]
 800ad90:	68da      	ldr	r2, [r3, #12]
 800ad92:	68fb      	ldr	r3, [r7, #12]
 800ad94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ad96:	4619      	mov	r1, r3
 800ad98:	4610      	mov	r0, r2
 800ad9a:	f7f6 f85f 	bl	8000e5c <__aeabi_fmul>
 800ad9e:	4603      	mov	r3, r0
 800ada0:	4619      	mov	r1, r3
 800ada2:	4620      	mov	r0, r4
 800ada4:	f7f5 ff52 	bl	8000c4c <__addsf3>
 800ada8:	4603      	mov	r3, r0
 800adaa:	461a      	mov	r2, r3
 800adac:	68fb      	ldr	r3, [r7, #12]
 800adae:	62da      	str	r2, [r3, #44]	@ 0x2c
  p_handle->computedValue = UTI_clampIntValue(p_handle->computedValue, p_handle->minValue, p_handle->maxValue, true, 0);
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800adb4:	4618      	mov	r0, r3
 800adb6:	f7f6 fa17 	bl	80011e8 <__aeabi_f2iz>
 800adba:	4604      	mov	r4, r0
 800adbc:	68fb      	ldr	r3, [r7, #12]
 800adbe:	695b      	ldr	r3, [r3, #20]
 800adc0:	4618      	mov	r0, r3
 800adc2:	f7f6 fa11 	bl	80011e8 <__aeabi_f2iz>
 800adc6:	4605      	mov	r5, r0
 800adc8:	68fb      	ldr	r3, [r7, #12]
 800adca:	699b      	ldr	r3, [r3, #24]
 800adcc:	4618      	mov	r0, r3
 800adce:	f7f6 fa0b 	bl	80011e8 <__aeabi_f2iz>
 800add2:	4602      	mov	r2, r0
 800add4:	2300      	movs	r3, #0
 800add6:	9300      	str	r3, [sp, #0]
 800add8:	2301      	movs	r3, #1
 800adda:	4629      	mov	r1, r5
 800addc:	4620      	mov	r0, r4
 800adde:	f000 fdb5 	bl	800b94c <UTI_clampIntValue>
 800ade2:	4603      	mov	r3, r0
 800ade4:	4618      	mov	r0, r3
 800ade6:	f7f5 ffe5 	bl	8000db4 <__aeabi_i2f>
 800adea:	4602      	mov	r2, r0
 800adec:	68fb      	ldr	r3, [r7, #12]
 800adee:	62da      	str	r2, [r3, #44]	@ 0x2c

  return p_handle->computedValue;
 800adf0:	68fb      	ldr	r3, [r7, #12]
 800adf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
}
 800adf4:	4618      	mov	r0, r3
 800adf6:	3718      	adds	r7, #24
 800adf8:	46bd      	mov	sp, r7
 800adfa:	bdb0      	pop	{r4, r5, r7, pc}

0800adfc <PID_logInfo>:

void PID_logInfo(T_PID_Handle *p_handle, bool p_compactLog)
{
 800adfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae00:	b08f      	sub	sp, #60	@ 0x3c
 800ae02:	af0a      	add	r7, sp, #40	@ 0x28
 800ae04:	60f8      	str	r0, [r7, #12]
 800ae06:	460b      	mov	r3, r1
 800ae08:	72fb      	strb	r3, [r7, #11]
  if (p_compactLog == false)
 800ae0a:	7afb      	ldrb	r3, [r7, #11]
 800ae0c:	f083 0301 	eor.w	r3, r3, #1
 800ae10:	b2db      	uxtb	r3, r3
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	d07a      	beq.n	800af0c <PID_logInfo+0x110>
  {
    LOG_info("% PID detailed data:", p_handle->name);
 800ae16:	68fb      	ldr	r3, [r7, #12]
 800ae18:	681b      	ldr	r3, [r3, #0]
 800ae1a:	461a      	mov	r2, r3
 800ae1c:	4959      	ldr	r1, [pc, #356]	@ (800af84 <PID_logInfo+0x188>)
 800ae1e:	2001      	movs	r0, #1
 800ae20:	f7ff fc8a 	bl	800a738 <LOG_log>
    LOG_info(" kp = %6.2f -  ki = %6.2f -     kd = %6.2f", p_handle->kp         , p_handle->ki      , p_handle->kd             );
 800ae24:	68fb      	ldr	r3, [r7, #12]
 800ae26:	685b      	ldr	r3, [r3, #4]
 800ae28:	4618      	mov	r0, r3
 800ae2a:	f7f5 fb69 	bl	8000500 <__aeabi_f2d>
 800ae2e:	4680      	mov	r8, r0
 800ae30:	4689      	mov	r9, r1
 800ae32:	68fb      	ldr	r3, [r7, #12]
 800ae34:	689b      	ldr	r3, [r3, #8]
 800ae36:	4618      	mov	r0, r3
 800ae38:	f7f5 fb62 	bl	8000500 <__aeabi_f2d>
 800ae3c:	4604      	mov	r4, r0
 800ae3e:	460d      	mov	r5, r1
 800ae40:	68fb      	ldr	r3, [r7, #12]
 800ae42:	68db      	ldr	r3, [r3, #12]
 800ae44:	4618      	mov	r0, r3
 800ae46:	f7f5 fb5b 	bl	8000500 <__aeabi_f2d>
 800ae4a:	4602      	mov	r2, r0
 800ae4c:	460b      	mov	r3, r1
 800ae4e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ae52:	e9cd 4500 	strd	r4, r5, [sp]
 800ae56:	4642      	mov	r2, r8
 800ae58:	464b      	mov	r3, r9
 800ae5a:	494b      	ldr	r1, [pc, #300]	@ (800af88 <PID_logInfo+0x18c>)
 800ae5c:	2001      	movs	r0, #1
 800ae5e:	f7ff fc6b 	bl	800a738 <LOG_log>
    LOG_info("  p = %6.2f -   i = %6.2f -      d = %6.2f", p_handle->pValue     , p_handle->iValue  , p_handle->dValue         );
 800ae62:	68fb      	ldr	r3, [r7, #12]
 800ae64:	6a1b      	ldr	r3, [r3, #32]
 800ae66:	4618      	mov	r0, r3
 800ae68:	f7f5 fb4a 	bl	8000500 <__aeabi_f2d>
 800ae6c:	4680      	mov	r8, r0
 800ae6e:	4689      	mov	r9, r1
 800ae70:	68fb      	ldr	r3, [r7, #12]
 800ae72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ae74:	4618      	mov	r0, r3
 800ae76:	f7f5 fb43 	bl	8000500 <__aeabi_f2d>
 800ae7a:	4604      	mov	r4, r0
 800ae7c:	460d      	mov	r5, r1
 800ae7e:	68fb      	ldr	r3, [r7, #12]
 800ae80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae82:	4618      	mov	r0, r3
 800ae84:	f7f5 fb3c 	bl	8000500 <__aeabi_f2d>
 800ae88:	4602      	mov	r2, r0
 800ae8a:	460b      	mov	r3, r1
 800ae8c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ae90:	e9cd 4500 	strd	r4, r5, [sp]
 800ae94:	4642      	mov	r2, r8
 800ae96:	464b      	mov	r3, r9
 800ae98:	493c      	ldr	r1, [pc, #240]	@ (800af8c <PID_logInfo+0x190>)
 800ae9a:	2001      	movs	r0, #1
 800ae9c:	f7ff fc4c 	bl	800a738 <LOG_log>
    LOG_info("min = %6.2f - max = %6.2f - a.w.up = %6.2f", p_handle->minValue   , p_handle->maxValue, p_handle->antiWindUpValue);
 800aea0:	68fb      	ldr	r3, [r7, #12]
 800aea2:	695b      	ldr	r3, [r3, #20]
 800aea4:	4618      	mov	r0, r3
 800aea6:	f7f5 fb2b 	bl	8000500 <__aeabi_f2d>
 800aeaa:	4680      	mov	r8, r0
 800aeac:	4689      	mov	r9, r1
 800aeae:	68fb      	ldr	r3, [r7, #12]
 800aeb0:	699b      	ldr	r3, [r3, #24]
 800aeb2:	4618      	mov	r0, r3
 800aeb4:	f7f5 fb24 	bl	8000500 <__aeabi_f2d>
 800aeb8:	4604      	mov	r4, r0
 800aeba:	460d      	mov	r5, r1
 800aebc:	68fb      	ldr	r3, [r7, #12]
 800aebe:	69db      	ldr	r3, [r3, #28]
 800aec0:	4618      	mov	r0, r3
 800aec2:	f7f5 fb1d 	bl	8000500 <__aeabi_f2d>
 800aec6:	4602      	mov	r2, r0
 800aec8:	460b      	mov	r3, r1
 800aeca:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800aece:	e9cd 4500 	strd	r4, r5, [sp]
 800aed2:	4642      	mov	r2, r8
 800aed4:	464b      	mov	r3, r9
 800aed6:	492e      	ldr	r1, [pc, #184]	@ (800af90 <PID_logInfo+0x194>)
 800aed8:	2001      	movs	r0, #1
 800aeda:	f7ff fc2d 	bl	800a738 <LOG_log>
    LOG_info("  t = %6.2f - val = %6.2f               "  , p_handle->targetValue, p_handle->computedValue                      );
 800aede:	68fb      	ldr	r3, [r7, #12]
 800aee0:	691b      	ldr	r3, [r3, #16]
 800aee2:	4618      	mov	r0, r3
 800aee4:	f7f5 fb0c 	bl	8000500 <__aeabi_f2d>
 800aee8:	4604      	mov	r4, r0
 800aeea:	460d      	mov	r5, r1
 800aeec:	68fb      	ldr	r3, [r7, #12]
 800aeee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aef0:	4618      	mov	r0, r3
 800aef2:	f7f5 fb05 	bl	8000500 <__aeabi_f2d>
 800aef6:	4602      	mov	r2, r0
 800aef8:	460b      	mov	r3, r1
 800aefa:	e9cd 2300 	strd	r2, r3, [sp]
 800aefe:	4622      	mov	r2, r4
 800af00:	462b      	mov	r3, r5
 800af02:	4924      	ldr	r1, [pc, #144]	@ (800af94 <PID_logInfo+0x198>)
 800af04:	2001      	movs	r0, #1
 800af06:	f7ff fc17 	bl	800a738 <LOG_log>
             p_handle->dValue,
             p_handle->targetValue,
             p_handle->computedValue);
  }

  return;
 800af0a:	e036      	b.n	800af7a <PID_logInfo+0x17e>
    LOG_info("%s PID: p = %6.2f - i = %6.2f - d = %6.2f - t = %6.2f - val = %6.2f",
 800af0c:	68fb      	ldr	r3, [r7, #12]
 800af0e:	681e      	ldr	r6, [r3, #0]
 800af10:	68fb      	ldr	r3, [r7, #12]
 800af12:	6a1b      	ldr	r3, [r3, #32]
 800af14:	4618      	mov	r0, r3
 800af16:	f7f5 faf3 	bl	8000500 <__aeabi_f2d>
 800af1a:	4604      	mov	r4, r0
 800af1c:	460d      	mov	r5, r1
 800af1e:	68fb      	ldr	r3, [r7, #12]
 800af20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800af22:	4618      	mov	r0, r3
 800af24:	f7f5 faec 	bl	8000500 <__aeabi_f2d>
 800af28:	4680      	mov	r8, r0
 800af2a:	4689      	mov	r9, r1
 800af2c:	68fb      	ldr	r3, [r7, #12]
 800af2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af30:	4618      	mov	r0, r3
 800af32:	f7f5 fae5 	bl	8000500 <__aeabi_f2d>
 800af36:	4682      	mov	sl, r0
 800af38:	468b      	mov	fp, r1
 800af3a:	68fb      	ldr	r3, [r7, #12]
 800af3c:	691b      	ldr	r3, [r3, #16]
 800af3e:	4618      	mov	r0, r3
 800af40:	f7f5 fade 	bl	8000500 <__aeabi_f2d>
 800af44:	e9c7 0100 	strd	r0, r1, [r7]
 800af48:	68fb      	ldr	r3, [r7, #12]
 800af4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af4c:	4618      	mov	r0, r3
 800af4e:	f7f5 fad7 	bl	8000500 <__aeabi_f2d>
 800af52:	4602      	mov	r2, r0
 800af54:	460b      	mov	r3, r1
 800af56:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800af5a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800af5e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800af62:	e9cd ab04 	strd	sl, fp, [sp, #16]
 800af66:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800af6a:	e9cd 4500 	strd	r4, r5, [sp]
 800af6e:	4632      	mov	r2, r6
 800af70:	4909      	ldr	r1, [pc, #36]	@ (800af98 <PID_logInfo+0x19c>)
 800af72:	2001      	movs	r0, #1
 800af74:	f7ff fbe0 	bl	800a738 <LOG_log>
  return;
 800af78:	bf00      	nop
}
 800af7a:	3714      	adds	r7, #20
 800af7c:	46bd      	mov	sp, r7
 800af7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af82:	bf00      	nop
 800af84:	08011a5c 	.word	0x08011a5c
 800af88:	08011a74 	.word	0x08011a74
 800af8c:	08011aa0 	.word	0x08011aa0
 800af90:	08011acc 	.word	0x08011acc
 800af94:	08011af8 	.word	0x08011af8
 800af98:	08011b24 	.word	0x08011b24

0800af9c <RCF_init>:
              TIM_HandleTypeDef  *p_htim8 ,
              RTC_HandleTypeDef  *p_hrtc  ,
              ADC_HandleTypeDef  *p_hadc1 ,
              UART_HandleTypeDef *p_huart1,
              UART_HandleTypeDef *p_huart4)
{
 800af9c:	b590      	push	{r4, r7, lr}
 800af9e:	b089      	sub	sp, #36	@ 0x24
 800afa0:	af02      	add	r7, sp, #8
 800afa2:	60f8      	str	r0, [r7, #12]
 800afa4:	60b9      	str	r1, [r7, #8]
 800afa6:	607a      	str	r2, [r7, #4]
 800afa8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef l_halReturnCode;

  LOG_info("Initializing RCFW module");
 800afaa:	499c      	ldr	r1, [pc, #624]	@ (800b21c <RCF_init+0x280>)
 800afac:	2001      	movs	r0, #1
 800afae:	f7ff fbc3 	bl	800a738 <LOG_log>

  p_handle->htim1  = p_htim1 ;
 800afb2:	68fb      	ldr	r3, [r7, #12]
 800afb4:	68ba      	ldr	r2, [r7, #8]
 800afb6:	601a      	str	r2, [r3, #0]
  p_handle->htim2  = p_htim2 ;
 800afb8:	68fb      	ldr	r3, [r7, #12]
 800afba:	687a      	ldr	r2, [r7, #4]
 800afbc:	605a      	str	r2, [r3, #4]
  p_handle->htim3  = p_htim3 ;
 800afbe:	68fb      	ldr	r3, [r7, #12]
 800afc0:	683a      	ldr	r2, [r7, #0]
 800afc2:	609a      	str	r2, [r3, #8]
  p_handle->htim4  = p_htim4 ;
 800afc4:	68fb      	ldr	r3, [r7, #12]
 800afc6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800afc8:	60da      	str	r2, [r3, #12]
  p_handle->htim5  = p_htim5 ;
 800afca:	68fb      	ldr	r3, [r7, #12]
 800afcc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800afce:	611a      	str	r2, [r3, #16]
  p_handle->htim6  = p_htim6 ;
 800afd0:	68fb      	ldr	r3, [r7, #12]
 800afd2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800afd4:	615a      	str	r2, [r3, #20]
  p_handle->htim7  = p_htim7 ;
 800afd6:	68fb      	ldr	r3, [r7, #12]
 800afd8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800afda:	619a      	str	r2, [r3, #24]
  p_handle->htim8  = p_htim8 ;
 800afdc:	68fb      	ldr	r3, [r7, #12]
 800afde:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800afe0:	61da      	str	r2, [r3, #28]
  p_handle->hrtc   = p_hrtc  ;
 800afe2:	68fb      	ldr	r3, [r7, #12]
 800afe4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800afe6:	625a      	str	r2, [r3, #36]	@ 0x24
  p_handle->hadc1  = p_hadc1 ;
 800afe8:	68fb      	ldr	r3, [r7, #12]
 800afea:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800afec:	621a      	str	r2, [r3, #32]
  p_handle->huart1 = p_huart1;
 800afee:	68fb      	ldr	r3, [r7, #12]
 800aff0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800aff2:	629a      	str	r2, [r3, #40]	@ 0x28
  p_handle->huart4 = p_huart4;
 800aff4:	68fb      	ldr	r3, [r7, #12]
 800aff6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800aff8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Setup local variables */
  l_halReturnCode = HAL_OK;
 800affa:	2300      	movs	r3, #0
 800affc:	74fb      	strb	r3, [r7, #19]

  /* Setup global variables */
  SFO_init    (&g_RCF_context.commandsFifo );
 800affe:	4888      	ldr	r0, [pc, #544]	@ (800b220 <RCF_init+0x284>)
 800b000:	f000 fb04 	bl	800b60c <SFO_init>
  BLU_initData(&g_RCF_context.bluetoothData);
 800b004:	4887      	ldr	r0, [pc, #540]	@ (800b224 <RCF_init+0x288>)
 800b006:	f7fd fdd5 	bl	8008bb4 <BLU_initData>

  g_RCF_context.padUpPressedStartTimeInS    = 0;
 800b00a:	4b85      	ldr	r3, [pc, #532]	@ (800b220 <RCF_init+0x284>)
 800b00c:	2200      	movs	r2, #0
 800b00e:	621a      	str	r2, [r3, #32]
  g_RCF_context.padDownPressedStartTimeInS  = 0;
 800b010:	4b83      	ldr	r3, [pc, #524]	@ (800b220 <RCF_init+0x284>)
 800b012:	2200      	movs	r2, #0
 800b014:	625a      	str	r2, [r3, #36]	@ 0x24
  g_RCF_context.padLeftPressedStartTimeInS  = 0;
 800b016:	4b82      	ldr	r3, [pc, #520]	@ (800b220 <RCF_init+0x284>)
 800b018:	2200      	movs	r2, #0
 800b01a:	629a      	str	r2, [r3, #40]	@ 0x28
  g_RCF_context.padRightPressedStartTimeInS = 0;
 800b01c:	4b80      	ldr	r3, [pc, #512]	@ (800b220 <RCF_init+0x284>)
 800b01e:	2200      	movs	r2, #0
 800b020:	62da      	str	r2, [r3, #44]	@ 0x2c
  g_RCF_context.swResetPollingLastTimeInS   = 0;
 800b022:	4b7f      	ldr	r3, [pc, #508]	@ (800b220 <RCF_init+0x284>)
 800b024:	2200      	movs	r2, #0
 800b026:	631a      	str	r2, [r3, #48]	@ 0x30
  g_RCF_context.batteryPollingLastTimeInS   = 0;
 800b028:	4b7d      	ldr	r3, [pc, #500]	@ (800b220 <RCF_init+0x284>)
 800b02a:	2200      	movs	r2, #0
 800b02c:	635a      	str	r2, [r3, #52]	@ 0x34
  g_RCF_context.ledModeUpdateLastTimeInS    = 0;
 800b02e:	4b7c      	ldr	r3, [pc, #496]	@ (800b220 <RCF_init+0x284>)
 800b030:	2200      	movs	r2, #0
 800b032:	639a      	str	r2, [r3, #56]	@ 0x38
  g_RCF_context.driveLogInfoLastTimeInS     = 0;
 800b034:	4b7a      	ldr	r3, [pc, #488]	@ (800b220 <RCF_init+0x284>)
 800b036:	2200      	movs	r2, #0
 800b038:	63da      	str	r2, [r3, #60]	@ 0x3c
  g_RCF_context.velocityReportLastTimeInMs  = 0;
 800b03a:	4b79      	ldr	r3, [pc, #484]	@ (800b220 <RCF_init+0x284>)
 800b03c:	2200      	movs	r2, #0
 800b03e:	641a      	str	r2, [r3, #64]	@ 0x40
  g_RCF_printOutput                         = RCF_PRINT_OUTPUT_TO_CONSOLE;
 800b040:	4b79      	ldr	r3, [pc, #484]	@ (800b228 <RCF_init+0x28c>)
 800b042:	2200      	movs	r2, #0
 800b044:	701a      	strb	r2, [r3, #0]

  /* Setup console */
  CON_init(p_handle->huart1);
 800b046:	68fb      	ldr	r3, [r7, #12]
 800b048:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b04a:	4618      	mov	r0, r3
 800b04c:	f7fd ff72 	bl	8008f34 <CON_init>

  /* Setup master connection */
  MAS_init(p_handle->huart4);
 800b050:	68fb      	ldr	r3, [r7, #12]
 800b052:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b054:	4618      	mov	r0, r3
 800b056:	f7ff fbd9 	bl	800a80c <MAS_init>

#ifdef DEBUG

  /* Temporary delay/workaround to deal with debugger connection issue */
  for (int i = 0; i < 10; i++)
 800b05a:	2300      	movs	r3, #0
 800b05c:	617b      	str	r3, [r7, #20]
 800b05e:	e006      	b.n	800b06e <RCF_init+0xd2>
  {
    UTI_delayMs(1000);
 800b060:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800b064:	f000 fc18 	bl	800b898 <UTI_delayMs>
  for (int i = 0; i < 10; i++)
 800b068:	697b      	ldr	r3, [r7, #20]
 800b06a:	3301      	adds	r3, #1
 800b06c:	617b      	str	r3, [r7, #20]
 800b06e:	697b      	ldr	r3, [r7, #20]
 800b070:	2b09      	cmp	r3, #9
 800b072:	ddf5      	ble.n	800b060 <RCF_init+0xc4>
  }

#endif

  /* Setup and start using logs */
  LOG_init    (STP_DEFAULT_IS_LOG_ON);
 800b074:	2001      	movs	r0, #1
 800b076:	f7ff faed 	bl	800a654 <LOG_init>
  LOG_setLevel(STP_DEFAULT_LOG_LEVEL);
 800b07a:	2000      	movs	r0, #0
 800b07c:	f7ff fb1c 	bl	800a6b8 <LOG_setLevel>
  LOG_info    ("Starting RCFW"      );
 800b080:	496a      	ldr	r1, [pc, #424]	@ (800b22c <RCF_init+0x290>)
 800b082:	2001      	movs	r0, #1
 800b084:	f7ff fb58 	bl	800a738 <LOG_log>

  /* Display RCFW banner */
  RCF_displayRcfwBanner();
 800b088:	f000 f962 	bl	800b350 <RCF_displayRcfwBanner>

  /* Initialize utilities & chronometer (used by wheels' encoders) */
  UTI_init (p_handle->htim7 , p_handle->hrtc );
 800b08c:	68fb      	ldr	r3, [r7, #12]
 800b08e:	699a      	ldr	r2, [r3, #24]
 800b090:	68fb      	ldr	r3, [r7, #12]
 800b092:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b094:	4619      	mov	r1, r3
 800b096:	4610      	mov	r0, r2
 800b098:	f000 fbb8 	bl	800b80c <UTI_init>
  CHR_init (p_handle->htim6);
 800b09c:	68fb      	ldr	r3, [r7, #12]
 800b09e:	695b      	ldr	r3, [r3, #20]
 800b0a0:	4618      	mov	r0, r3
 800b0a2:	f7fd fe43 	bl	8008d2c <CHR_init>
  CHR_start();
 800b0a6:	f7fd fe59 	bl	8008d5c <CHR_start>

  LOG_info("Started TIMER 6 & 7 (utilities & chronometer)");
 800b0aa:	4961      	ldr	r1, [pc, #388]	@ (800b230 <RCF_init+0x294>)
 800b0ac:	2001      	movs	r0, #1
 800b0ae:	f7ff fb43 	bl	800a738 <LOG_log>

  /* Initialize Timer 1 & green LED */
  l_halReturnCode = HAL_TIM_Base_Start_IT(p_handle->htim1);
 800b0b2:	68fb      	ldr	r3, [r7, #12]
 800b0b4:	681b      	ldr	r3, [r3, #0]
 800b0b6:	4618      	mov	r0, r3
 800b0b8:	f7fa fcfc 	bl	8005ab4 <HAL_TIM_Base_Start_IT>
 800b0bc:	4603      	mov	r3, r0
 800b0be:	74fb      	strb	r3, [r7, #19]

  if (l_halReturnCode != HAL_OK)
 800b0c0:	7cfb      	ldrb	r3, [r7, #19]
 800b0c2:	2b00      	cmp	r3, #0
 800b0c4:	d006      	beq.n	800b0d4 <RCF_init+0x138>
  {
    LOG_error("HAL_TIM_Base_Start_IT(&htim1) returned an error code: %d", l_halReturnCode);
 800b0c6:	7cfb      	ldrb	r3, [r7, #19]
 800b0c8:	461a      	mov	r2, r3
 800b0ca:	495a      	ldr	r1, [pc, #360]	@ (800b234 <RCF_init+0x298>)
 800b0cc:	2003      	movs	r0, #3
 800b0ce:	f7ff fb33 	bl	800a738 <LOG_log>
 800b0d2:	e003      	b.n	800b0dc <RCF_init+0x140>
  }
  else
  {
    LOG_info("Started TIMER 1 (green LED)");
 800b0d4:	4958      	ldr	r1, [pc, #352]	@ (800b238 <RCF_init+0x29c>)
 800b0d6:	2001      	movs	r0, #1
 800b0d8:	f7ff fb2e 	bl	800a738 <LOG_log>
  }

  LED_setMode(LED_MODE_BLINK_FAST);
 800b0dc:	2004      	movs	r0, #4
 800b0de:	f7ff fa11 	bl	800a504 <LED_setMode>

  /* Initialize Timers 2, 3, 4 & 5 */
  l_halReturnCode  = HAL_TIM_Encoder_Start_IT(p_handle->htim2, TIM_CHANNEL_ALL);
 800b0e2:	68fb      	ldr	r3, [r7, #12]
 800b0e4:	685b      	ldr	r3, [r3, #4]
 800b0e6:	213c      	movs	r1, #60	@ 0x3c
 800b0e8:	4618      	mov	r0, r3
 800b0ea:	f7fb f91b 	bl	8006324 <HAL_TIM_Encoder_Start_IT>
 800b0ee:	4603      	mov	r3, r0
 800b0f0:	74fb      	strb	r3, [r7, #19]
  l_halReturnCode |= HAL_TIM_Encoder_Start_IT(p_handle->htim3, TIM_CHANNEL_ALL);
 800b0f2:	68fb      	ldr	r3, [r7, #12]
 800b0f4:	689b      	ldr	r3, [r3, #8]
 800b0f6:	213c      	movs	r1, #60	@ 0x3c
 800b0f8:	4618      	mov	r0, r3
 800b0fa:	f7fb f913 	bl	8006324 <HAL_TIM_Encoder_Start_IT>
 800b0fe:	4603      	mov	r3, r0
 800b100:	461a      	mov	r2, r3
 800b102:	7cfb      	ldrb	r3, [r7, #19]
 800b104:	4313      	orrs	r3, r2
 800b106:	74fb      	strb	r3, [r7, #19]
  l_halReturnCode |= HAL_TIM_Encoder_Start_IT(p_handle->htim4, TIM_CHANNEL_ALL);
 800b108:	68fb      	ldr	r3, [r7, #12]
 800b10a:	68db      	ldr	r3, [r3, #12]
 800b10c:	213c      	movs	r1, #60	@ 0x3c
 800b10e:	4618      	mov	r0, r3
 800b110:	f7fb f908 	bl	8006324 <HAL_TIM_Encoder_Start_IT>
 800b114:	4603      	mov	r3, r0
 800b116:	461a      	mov	r2, r3
 800b118:	7cfb      	ldrb	r3, [r7, #19]
 800b11a:	4313      	orrs	r3, r2
 800b11c:	74fb      	strb	r3, [r7, #19]
  l_halReturnCode |= HAL_TIM_Encoder_Start_IT(p_handle->htim5, TIM_CHANNEL_ALL);
 800b11e:	68fb      	ldr	r3, [r7, #12]
 800b120:	691b      	ldr	r3, [r3, #16]
 800b122:	213c      	movs	r1, #60	@ 0x3c
 800b124:	4618      	mov	r0, r3
 800b126:	f7fb f8fd 	bl	8006324 <HAL_TIM_Encoder_Start_IT>
 800b12a:	4603      	mov	r3, r0
 800b12c:	461a      	mov	r2, r3
 800b12e:	7cfb      	ldrb	r3, [r7, #19]
 800b130:	4313      	orrs	r3, r2
 800b132:	74fb      	strb	r3, [r7, #19]

  if (l_halReturnCode != HAL_OK)
 800b134:	7cfb      	ldrb	r3, [r7, #19]
 800b136:	2b00      	cmp	r3, #0
 800b138:	d006      	beq.n	800b148 <RCF_init+0x1ac>
  {
    LOG_error("HAL_TIM_Encoder_Start_IT(&htimX) returned error code(s): %d", l_halReturnCode);
 800b13a:	7cfb      	ldrb	r3, [r7, #19]
 800b13c:	461a      	mov	r2, r3
 800b13e:	493f      	ldr	r1, [pc, #252]	@ (800b23c <RCF_init+0x2a0>)
 800b140:	2003      	movs	r0, #3
 800b142:	f7ff faf9 	bl	800a738 <LOG_log>
 800b146:	e003      	b.n	800b150 <RCF_init+0x1b4>
  }
  else
  {
    LOG_info("Started TIMER 2, 3, 4, 5 (encoders)");
 800b148:	493d      	ldr	r1, [pc, #244]	@ (800b240 <RCF_init+0x2a4>)
 800b14a:	2001      	movs	r0, #1
 800b14c:	f7ff faf4 	bl	800a738 <LOG_log>
  }

  /* Initialize Timer 8 */
  l_halReturnCode = HAL_TIM_Base_Start(p_handle->htim8);
 800b150:	68fb      	ldr	r3, [r7, #12]
 800b152:	69db      	ldr	r3, [r3, #28]
 800b154:	4618      	mov	r0, r3
 800b156:	f7fa fc23 	bl	80059a0 <HAL_TIM_Base_Start>
 800b15a:	4603      	mov	r3, r0
 800b15c:	74fb      	strb	r3, [r7, #19]

  if (l_halReturnCode != HAL_OK)
 800b15e:	7cfb      	ldrb	r3, [r7, #19]
 800b160:	2b00      	cmp	r3, #0
 800b162:	d006      	beq.n	800b172 <RCF_init+0x1d6>
  {
    LOG_error("HAL_TIM_Base_Start(&htim8) returned an error code: %d", l_halReturnCode);
 800b164:	7cfb      	ldrb	r3, [r7, #19]
 800b166:	461a      	mov	r2, r3
 800b168:	4936      	ldr	r1, [pc, #216]	@ (800b244 <RCF_init+0x2a8>)
 800b16a:	2003      	movs	r0, #3
 800b16c:	f7ff fae4 	bl	800a738 <LOG_log>
 800b170:	e003      	b.n	800b17a <RCF_init+0x1de>
  }
  else
  {
    LOG_info("Started TIMER 8 (PWM channels)");
 800b172:	4935      	ldr	r1, [pc, #212]	@ (800b248 <RCF_init+0x2ac>)
 800b174:	2001      	movs	r0, #1
 800b176:	f7ff fadf 	bl	800a738 <LOG_log>
  }

  /* Initialize battery monitor */
  BAT_init(p_handle->hadc1);
 800b17a:	68fb      	ldr	r3, [r7, #12]
 800b17c:	6a1b      	ldr	r3, [r3, #32]
 800b17e:	4618      	mov	r0, r3
 800b180:	f7fd fbdc 	bl	800893c <BAT_init>

  /* Initialize PWM channels */
  l_halReturnCode  = HAL_TIM_PWM_Start(p_handle->htim8, TIM_CHANNEL_1);
 800b184:	68fb      	ldr	r3, [r7, #12]
 800b186:	69db      	ldr	r3, [r3, #28]
 800b188:	2100      	movs	r1, #0
 800b18a:	4618      	mov	r0, r3
 800b18c:	f7fa fe00 	bl	8005d90 <HAL_TIM_PWM_Start>
 800b190:	4603      	mov	r3, r0
 800b192:	74fb      	strb	r3, [r7, #19]
  l_halReturnCode |= HAL_TIM_PWM_Start(p_handle->htim8, TIM_CHANNEL_2);
 800b194:	68fb      	ldr	r3, [r7, #12]
 800b196:	69db      	ldr	r3, [r3, #28]
 800b198:	2104      	movs	r1, #4
 800b19a:	4618      	mov	r0, r3
 800b19c:	f7fa fdf8 	bl	8005d90 <HAL_TIM_PWM_Start>
 800b1a0:	4603      	mov	r3, r0
 800b1a2:	461a      	mov	r2, r3
 800b1a4:	7cfb      	ldrb	r3, [r7, #19]
 800b1a6:	4313      	orrs	r3, r2
 800b1a8:	74fb      	strb	r3, [r7, #19]
  l_halReturnCode |= HAL_TIM_PWM_Start(p_handle->htim8, TIM_CHANNEL_3);
 800b1aa:	68fb      	ldr	r3, [r7, #12]
 800b1ac:	69db      	ldr	r3, [r3, #28]
 800b1ae:	2108      	movs	r1, #8
 800b1b0:	4618      	mov	r0, r3
 800b1b2:	f7fa fded 	bl	8005d90 <HAL_TIM_PWM_Start>
 800b1b6:	4603      	mov	r3, r0
 800b1b8:	461a      	mov	r2, r3
 800b1ba:	7cfb      	ldrb	r3, [r7, #19]
 800b1bc:	4313      	orrs	r3, r2
 800b1be:	74fb      	strb	r3, [r7, #19]
  l_halReturnCode |= HAL_TIM_PWM_Start(p_handle->htim8, TIM_CHANNEL_4);
 800b1c0:	68fb      	ldr	r3, [r7, #12]
 800b1c2:	69db      	ldr	r3, [r3, #28]
 800b1c4:	210c      	movs	r1, #12
 800b1c6:	4618      	mov	r0, r3
 800b1c8:	f7fa fde2 	bl	8005d90 <HAL_TIM_PWM_Start>
 800b1cc:	4603      	mov	r3, r0
 800b1ce:	461a      	mov	r2, r3
 800b1d0:	7cfb      	ldrb	r3, [r7, #19]
 800b1d2:	4313      	orrs	r3, r2
 800b1d4:	74fb      	strb	r3, [r7, #19]

  if (l_halReturnCode != HAL_OK)
 800b1d6:	7cfb      	ldrb	r3, [r7, #19]
 800b1d8:	2b00      	cmp	r3, #0
 800b1da:	d006      	beq.n	800b1ea <RCF_init+0x24e>
  {
    LOG_error("HAL_TIM_PWM_Start(&htim8) returned error code(s): %d", l_halReturnCode);
 800b1dc:	7cfb      	ldrb	r3, [r7, #19]
 800b1de:	461a      	mov	r2, r3
 800b1e0:	491a      	ldr	r1, [pc, #104]	@ (800b24c <RCF_init+0x2b0>)
 800b1e2:	2003      	movs	r0, #3
 800b1e4:	f7ff faa8 	bl	800a738 <LOG_log>
 800b1e8:	e003      	b.n	800b1f2 <RCF_init+0x256>
  }
  else
  {
    LOG_info("Started PWM channels");
 800b1ea:	4919      	ldr	r1, [pc, #100]	@ (800b250 <RCF_init+0x2b4>)
 800b1ec:	2001      	movs	r0, #1
 800b1ee:	f7ff faa3 	bl	800a738 <LOG_log>
  }

  /* Initialize bluetooth control */
  BLU_init();
 800b1f2:	f7fd fccf 	bl	8008b94 <BLU_init>

  /* Initialize driving module */
  DRV_init(p_handle->htim8, p_handle->htim4, p_handle->htim5, p_handle->htim2, p_handle->htim3);
 800b1f6:	68fb      	ldr	r3, [r7, #12]
 800b1f8:	69d8      	ldr	r0, [r3, #28]
 800b1fa:	68fb      	ldr	r3, [r7, #12]
 800b1fc:	68d9      	ldr	r1, [r3, #12]
 800b1fe:	68fb      	ldr	r3, [r7, #12]
 800b200:	691a      	ldr	r2, [r3, #16]
 800b202:	68fb      	ldr	r3, [r7, #12]
 800b204:	685c      	ldr	r4, [r3, #4]
 800b206:	68fb      	ldr	r3, [r7, #12]
 800b208:	689b      	ldr	r3, [r3, #8]
 800b20a:	9300      	str	r3, [sp, #0]
 800b20c:	4623      	mov	r3, r4
 800b20e:	f7fd ff1b 	bl	8009048 <DRV_init>

  return;
 800b212:	bf00      	nop
}
 800b214:	371c      	adds	r7, #28
 800b216:	46bd      	mov	sp, r7
 800b218:	bd90      	pop	{r4, r7, pc}
 800b21a:	bf00      	nop
 800b21c:	08011b68 	.word	0x08011b68
 800b220:	20000be0 	.word	0x20000be0
 800b224:	20000bec 	.word	0x20000bec
 800b228:	20000c24 	.word	0x20000c24
 800b22c:	08011b84 	.word	0x08011b84
 800b230:	08011b94 	.word	0x08011b94
 800b234:	08011bc4 	.word	0x08011bc4
 800b238:	08011c00 	.word	0x08011c00
 800b23c:	08011c1c 	.word	0x08011c1c
 800b240:	08011c58 	.word	0x08011c58
 800b244:	08011c7c 	.word	0x08011c7c
 800b248:	08011cb4 	.word	0x08011cb4
 800b24c:	08011cd4 	.word	0x08011cd4
 800b250:	08011d0c 	.word	0x08011d0c

0800b254 <RCF_update>:

void RCF_update(T_RCF_Handle *p_handle)
{
 800b254:	b580      	push	{r7, lr}
 800b256:	b086      	sub	sp, #24
 800b258:	af00      	add	r7, sp, #0
 800b25a:	6078      	str	r0, [r7, #4]
  uint32_t   l_currentTimeInS;
  uint32_t   l_currentTimeInMs;
  uint32_t   l_voltageInMv;

  /* Setup local variables */
  l_driveMode       = STP_DEFAULT_DRIVE_MODE;
 800b25c:	2302      	movs	r3, #2
 800b25e:	75fb      	strb	r3, [r7, #23]
  l_currentTimeInS  = 0;
 800b260:	2300      	movs	r3, #0
 800b262:	613b      	str	r3, [r7, #16]
  l_currentTimeInMs = 0;
 800b264:	2300      	movs	r3, #0
 800b266:	60fb      	str	r3, [r7, #12]
  l_voltageInMv     = 0;
 800b268:	2300      	movs	r3, #0
 800b26a:	60bb      	str	r3, [r7, #8]

  l_driveMode       = DRV_getMode  ();
 800b26c:	f7fe fc3c 	bl	8009ae8 <DRV_getMode>
 800b270:	4603      	mov	r3, r0
 800b272:	75fb      	strb	r3, [r7, #23]
  l_currentTimeInS  = UTI_getTimeS ();
 800b274:	f000 fb22 	bl	800b8bc <UTI_getTimeS>
 800b278:	6138      	str	r0, [r7, #16]
  l_currentTimeInMs = UTI_getTimeMs();
 800b27a:	f000 fb18 	bl	800b8ae <UTI_getTimeMs>
 800b27e:	60f8      	str	r0, [r7, #12]

  if ((STP_SW_RESET_POLLING_PERIOD_IN_S != 0) &&
      (l_currentTimeInS - g_RCF_context.swResetPollingLastTimeInS >= STP_SW_RESET_POLLING_PERIOD_IN_S))
 800b280:	4b31      	ldr	r3, [pc, #196]	@ (800b348 <RCF_update+0xf4>)
 800b282:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
  if ((STP_SW_RESET_POLLING_PERIOD_IN_S != 0) &&
 800b284:	693a      	ldr	r2, [r7, #16]
 800b286:	429a      	cmp	r2, r3
 800b288:	d004      	beq.n	800b294 <RCF_update+0x40>
  {
    RCF_updateSwReset();
 800b28a:	f000 f8bd 	bl	800b408 <RCF_updateSwReset>

    g_RCF_context.swResetPollingLastTimeInS = l_currentTimeInS;
 800b28e:	4a2e      	ldr	r2, [pc, #184]	@ (800b348 <RCF_update+0xf4>)
 800b290:	693b      	ldr	r3, [r7, #16]
 800b292:	6313      	str	r3, [r2, #48]	@ 0x30
  {
    ; /* Nothing to do */
  }

  if ((STP_BATTERY_POLLING_PERIOD_IN_S != 0) &&
      (l_currentTimeInS - g_RCF_context.batteryPollingLastTimeInS >= STP_BATTERY_POLLING_PERIOD_IN_S))
 800b294:	4b2c      	ldr	r3, [pc, #176]	@ (800b348 <RCF_update+0xf4>)
 800b296:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b298:	693a      	ldr	r2, [r7, #16]
 800b29a:	1ad3      	subs	r3, r2, r3
  if ((STP_BATTERY_POLLING_PERIOD_IN_S != 0) &&
 800b29c:	2b09      	cmp	r3, #9
 800b29e:	d907      	bls.n	800b2b0 <RCF_update+0x5c>
  {
    BAT_update(&l_voltageInMv);
 800b2a0:	f107 0308 	add.w	r3, r7, #8
 800b2a4:	4618      	mov	r0, r3
 800b2a6:	f7fd fb5d 	bl	8008964 <BAT_update>

    g_RCF_context.batteryPollingLastTimeInS = l_currentTimeInS;
 800b2aa:	4a27      	ldr	r2, [pc, #156]	@ (800b348 <RCF_update+0xf4>)
 800b2ac:	693b      	ldr	r3, [r7, #16]
 800b2ae:	6353      	str	r3, [r2, #52]	@ 0x34
  {
    ; /* Nothing to do */
  }

  if ((STP_LED_UPDATE_MODE_PERIOD_IN_S != 0) &&
      (l_currentTimeInS - g_RCF_context.ledModeUpdateLastTimeInS >= STP_LED_UPDATE_MODE_PERIOD_IN_S))
 800b2b0:	4b25      	ldr	r3, [pc, #148]	@ (800b348 <RCF_update+0xf4>)
 800b2b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((STP_LED_UPDATE_MODE_PERIOD_IN_S != 0) &&
 800b2b4:	693a      	ldr	r2, [r7, #16]
 800b2b6:	429a      	cmp	r2, r3
 800b2b8:	d008      	beq.n	800b2cc <RCF_update+0x78>
  {
    RCF_updateLedMode (l_driveMode, l_voltageInMv);
 800b2ba:	68ba      	ldr	r2, [r7, #8]
 800b2bc:	7dfb      	ldrb	r3, [r7, #23]
 800b2be:	4611      	mov	r1, r2
 800b2c0:	4618      	mov	r0, r3
 800b2c2:	f000 f961 	bl	800b588 <RCF_updateLedMode>

    g_RCF_context.ledModeUpdateLastTimeInS = l_currentTimeInS;
 800b2c6:	4a20      	ldr	r2, [pc, #128]	@ (800b348 <RCF_update+0xf4>)
 800b2c8:	693b      	ldr	r3, [r7, #16]
 800b2ca:	6393      	str	r3, [r2, #56]	@ 0x38
  else
  {
    ; /* Nothing to do */
  }

  CON_updateFifo(&g_RCF_context.commandsFifo);
 800b2cc:	481e      	ldr	r0, [pc, #120]	@ (800b348 <RCF_update+0xf4>)
 800b2ce:	f7fd fe83 	bl	8008fd8 <CON_updateFifo>
  MAS_updateFifo(&g_RCF_context.commandsFifo);
 800b2d2:	481d      	ldr	r0, [pc, #116]	@ (800b348 <RCF_update+0xf4>)
 800b2d4:	f7ff faec 	bl	800a8b0 <MAS_updateFifo>

  BLU_receiveData   (&g_RCF_context.bluetoothData);
 800b2d8:	481c      	ldr	r0, [pc, #112]	@ (800b34c <RCF_update+0xf8>)
 800b2da:	f7fd fc83 	bl	8008be4 <BLU_receiveData>
  RCF_updateLogSetup(&g_RCF_context.bluetoothData, l_currentTimeInS);
 800b2de:	6939      	ldr	r1, [r7, #16]
 800b2e0:	481a      	ldr	r0, [pc, #104]	@ (800b34c <RCF_update+0xf8>)
 800b2e2:	f000 f8cd 	bl	800b480 <RCF_updateLogSetup>

  DRV_updateAverageSpeeds();
 800b2e6:	f7fd ff85 	bl	80091f4 <DRV_updateAverageSpeeds>

  /* Restart chronometer (used to compute average speeds) */
  CHR_reset();
 800b2ea:	f7fd fd89 	bl	8008e00 <CHR_reset>

  if ((STP_DRIVE_LOG_INFO_PERIOD_IN_S != 0) &&
      (l_currentTimeInS - g_RCF_context.driveLogInfoLastTimeInS >= STP_DRIVE_LOG_INFO_PERIOD_IN_S))
 800b2ee:	4b16      	ldr	r3, [pc, #88]	@ (800b348 <RCF_update+0xf4>)
 800b2f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b2f2:	693a      	ldr	r2, [r7, #16]
 800b2f4:	1ad3      	subs	r3, r2, r3
  if ((STP_DRIVE_LOG_INFO_PERIOD_IN_S != 0) &&
 800b2f6:	2b04      	cmp	r3, #4
 800b2f8:	d90b      	bls.n	800b312 <RCF_update+0xbe>
  {
    DRV_updateFromBluetooth(&g_RCF_context.bluetoothData, true);
 800b2fa:	2101      	movs	r1, #1
 800b2fc:	4813      	ldr	r0, [pc, #76]	@ (800b34c <RCF_update+0xf8>)
 800b2fe:	f7fd ff91 	bl	8009224 <DRV_updateFromBluetooth>
    DRV_updateFromCommands (&g_RCF_context.commandsFifo , true);
 800b302:	2101      	movs	r1, #1
 800b304:	4810      	ldr	r0, [pc, #64]	@ (800b348 <RCF_update+0xf4>)
 800b306:	f7fe f8ef 	bl	80094e8 <DRV_updateFromCommands>

    g_RCF_context.driveLogInfoLastTimeInS = l_currentTimeInS;
 800b30a:	4a0f      	ldr	r2, [pc, #60]	@ (800b348 <RCF_update+0xf4>)
 800b30c:	693b      	ldr	r3, [r7, #16]
 800b30e:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800b310:	e007      	b.n	800b322 <RCF_update+0xce>
  }
  else
  {
    DRV_updateFromBluetooth(&g_RCF_context.bluetoothData, false);
 800b312:	2100      	movs	r1, #0
 800b314:	480d      	ldr	r0, [pc, #52]	@ (800b34c <RCF_update+0xf8>)
 800b316:	f7fd ff85 	bl	8009224 <DRV_updateFromBluetooth>
    DRV_updateFromCommands(&g_RCF_context.commandsFifo  , false);
 800b31a:	2100      	movs	r1, #0
 800b31c:	480a      	ldr	r0, [pc, #40]	@ (800b348 <RCF_update+0xf4>)
 800b31e:	f7fe f8e3 	bl	80094e8 <DRV_updateFromCommands>
  }

  if ((STP_VELOCITY_REPORT_PERIOD_IN_MS != 0) &&
      (l_currentTimeInMs - g_RCF_context.velocityReportLastTimeInMs >= STP_VELOCITY_REPORT_PERIOD_IN_MS))
 800b322:	4b09      	ldr	r3, [pc, #36]	@ (800b348 <RCF_update+0xf4>)
 800b324:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b326:	68fa      	ldr	r2, [r7, #12]
 800b328:	1ad3      	subs	r3, r2, r3
  if ((STP_VELOCITY_REPORT_PERIOD_IN_MS != 0) &&
 800b32a:	f241 3287 	movw	r2, #4999	@ 0x1387
 800b32e:	4293      	cmp	r3, r2
 800b330:	d905      	bls.n	800b33e <RCF_update+0xea>
  {
    DRV_reportVelocity();
 800b332:	f7fe fb8d 	bl	8009a50 <DRV_reportVelocity>

    g_RCF_context.velocityReportLastTimeInMs = l_currentTimeInMs;
 800b336:	4a04      	ldr	r2, [pc, #16]	@ (800b348 <RCF_update+0xf4>)
 800b338:	68fb      	ldr	r3, [r7, #12]
 800b33a:	6413      	str	r3, [r2, #64]	@ 0x40
  else
  {
    ; /* Nothing to do */
  }

  return;
 800b33c:	bf00      	nop
 800b33e:	bf00      	nop
}
 800b340:	3718      	adds	r7, #24
 800b342:	46bd      	mov	sp, r7
 800b344:	bd80      	pop	{r7, pc}
 800b346:	bf00      	nop
 800b348:	20000be0 	.word	0x20000be0
 800b34c:	20000bec 	.word	0x20000bec

0800b350 <RCF_displayRcfwBanner>:

static void RCF_displayRcfwBanner(void)
{
 800b350:	b580      	push	{r7, lr}
 800b352:	af00      	add	r7, sp, #0
  /* Used ASCII art generator from https://patorjk.com with font called "Colossal" */
  LOG_info("");
 800b354:	4914      	ldr	r1, [pc, #80]	@ (800b3a8 <RCF_displayRcfwBanner+0x58>)
 800b356:	2001      	movs	r0, #1
 800b358:	f7ff f9ee 	bl	800a738 <LOG_log>
  LOG_info("    8888888b.        .d8888b.       8888888888      888       888"  );
 800b35c:	4913      	ldr	r1, [pc, #76]	@ (800b3ac <RCF_displayRcfwBanner+0x5c>)
 800b35e:	2001      	movs	r0, #1
 800b360:	f7ff f9ea 	bl	800a738 <LOG_log>
  LOG_info("    888   Y88b      d88P  Y88b      888             888   o   888"  );
 800b364:	4912      	ldr	r1, [pc, #72]	@ (800b3b0 <RCF_displayRcfwBanner+0x60>)
 800b366:	2001      	movs	r0, #1
 800b368:	f7ff f9e6 	bl	800a738 <LOG_log>
  LOG_info("    888    888      888    888      888             888  d8b  888"  );
 800b36c:	4911      	ldr	r1, [pc, #68]	@ (800b3b4 <RCF_displayRcfwBanner+0x64>)
 800b36e:	2001      	movs	r0, #1
 800b370:	f7ff f9e2 	bl	800a738 <LOG_log>
  LOG_info("    888   d88P      888             8888888         888 d888b 888"  );
 800b374:	4910      	ldr	r1, [pc, #64]	@ (800b3b8 <RCF_displayRcfwBanner+0x68>)
 800b376:	2001      	movs	r0, #1
 800b378:	f7ff f9de 	bl	800a738 <LOG_log>
  LOG_info("    8888888P\"       888             888             888d88888b888" );
 800b37c:	490f      	ldr	r1, [pc, #60]	@ (800b3bc <RCF_displayRcfwBanner+0x6c>)
 800b37e:	2001      	movs	r0, #1
 800b380:	f7ff f9da 	bl	800a738 <LOG_log>
  LOG_info("    888 T88b        888    888      888             88888P Y88888"  );
 800b384:	490e      	ldr	r1, [pc, #56]	@ (800b3c0 <RCF_displayRcfwBanner+0x70>)
 800b386:	2001      	movs	r0, #1
 800b388:	f7ff f9d6 	bl	800a738 <LOG_log>
  LOG_info("    888  T88b       Y88b  d88P      888             8888P   Y8888"  );
 800b38c:	490d      	ldr	r1, [pc, #52]	@ (800b3c4 <RCF_displayRcfwBanner+0x74>)
 800b38e:	2001      	movs	r0, #1
 800b390:	f7ff f9d2 	bl	800a738 <LOG_log>
  LOG_info("    888   T88b       \"Y8888P\"       888             888P     Y888");
 800b394:	490c      	ldr	r1, [pc, #48]	@ (800b3c8 <RCF_displayRcfwBanner+0x78>)
 800b396:	2001      	movs	r0, #1
 800b398:	f7ff f9ce 	bl	800a738 <LOG_log>
  LOG_info("");
 800b39c:	4902      	ldr	r1, [pc, #8]	@ (800b3a8 <RCF_displayRcfwBanner+0x58>)
 800b39e:	2001      	movs	r0, #1
 800b3a0:	f7ff f9ca 	bl	800a738 <LOG_log>

  return;
 800b3a4:	bf00      	nop
}
 800b3a6:	bd80      	pop	{r7, pc}
 800b3a8:	08011d24 	.word	0x08011d24
 800b3ac:	08011d28 	.word	0x08011d28
 800b3b0:	08011d6c 	.word	0x08011d6c
 800b3b4:	08011db0 	.word	0x08011db0
 800b3b8:	08011df4 	.word	0x08011df4
 800b3bc:	08011e38 	.word	0x08011e38
 800b3c0:	08011e7c 	.word	0x08011e7c
 800b3c4:	08011ec0 	.word	0x08011ec0
 800b3c8:	08011f04 	.word	0x08011f04

0800b3cc <RCF_togglePrintOutput>:

static void RCF_togglePrintOutput(void)
{
 800b3cc:	b580      	push	{r7, lr}
 800b3ce:	af00      	add	r7, sp, #0
  if (g_RCF_printOutput == RCF_PRINT_OUTPUT_TO_CONSOLE)
 800b3d0:	4b0a      	ldr	r3, [pc, #40]	@ (800b3fc <RCF_togglePrintOutput+0x30>)
 800b3d2:	781b      	ldrb	r3, [r3, #0]
 800b3d4:	2b00      	cmp	r3, #0
 800b3d6:	d107      	bne.n	800b3e8 <RCF_togglePrintOutput+0x1c>
  {
    LOG_info("Directing print to MASTER");
 800b3d8:	4909      	ldr	r1, [pc, #36]	@ (800b400 <RCF_togglePrintOutput+0x34>)
 800b3da:	2001      	movs	r0, #1
 800b3dc:	f7ff f9ac 	bl	800a738 <LOG_log>

    g_RCF_printOutput = RCF_PRINT_OUTPUT_TO_MASTER;
 800b3e0:	4b06      	ldr	r3, [pc, #24]	@ (800b3fc <RCF_togglePrintOutput+0x30>)
 800b3e2:	2201      	movs	r2, #1
 800b3e4:	701a      	strb	r2, [r3, #0]
    LOG_info("Directing print to CONSOLE");

    g_RCF_printOutput = RCF_PRINT_OUTPUT_TO_CONSOLE;
  }

  return;
 800b3e6:	e007      	b.n	800b3f8 <RCF_togglePrintOutput+0x2c>
    LOG_info("Directing print to CONSOLE");
 800b3e8:	4906      	ldr	r1, [pc, #24]	@ (800b404 <RCF_togglePrintOutput+0x38>)
 800b3ea:	2001      	movs	r0, #1
 800b3ec:	f7ff f9a4 	bl	800a738 <LOG_log>
    g_RCF_printOutput = RCF_PRINT_OUTPUT_TO_CONSOLE;
 800b3f0:	4b02      	ldr	r3, [pc, #8]	@ (800b3fc <RCF_togglePrintOutput+0x30>)
 800b3f2:	2200      	movs	r2, #0
 800b3f4:	701a      	strb	r2, [r3, #0]
  return;
 800b3f6:	bf00      	nop
}
 800b3f8:	bd80      	pop	{r7, pc}
 800b3fa:	bf00      	nop
 800b3fc:	20000c24 	.word	0x20000c24
 800b400:	08011f48 	.word	0x08011f48
 800b404:	08011f64 	.word	0x08011f64

0800b408 <RCF_updateSwReset>:

static void RCF_updateSwReset(void)
{
 800b408:	b580      	push	{r7, lr}
 800b40a:	b082      	sub	sp, #8
 800b40c:	af00      	add	r7, sp, #0
  GPIO_PinState l_pinState;

  l_pinState = HAL_GPIO_ReadPin(SW_RESET_GPIO_Port, SW_RESET_Pin);
 800b40e:	2101      	movs	r1, #1
 800b410:	4816      	ldr	r0, [pc, #88]	@ (800b46c <RCF_updateSwReset+0x64>)
 800b412:	f7f8 fafb 	bl	8003a0c <HAL_GPIO_ReadPin>
 800b416:	4603      	mov	r3, r0
 800b418:	71fb      	strb	r3, [r7, #7]

  if (l_pinState == GPIO_PIN_SET)
 800b41a:	79fb      	ldrb	r3, [r7, #7]
 800b41c:	2b01      	cmp	r3, #1
 800b41e:	d021      	beq.n	800b464 <RCF_updateSwReset+0x5c>
  {
    ; /* Nothing to do */
  }
  else
  {
    LOG_info("SW reset will be triggered in 3s");
 800b420:	4913      	ldr	r1, [pc, #76]	@ (800b470 <RCF_updateSwReset+0x68>)
 800b422:	2001      	movs	r0, #1
 800b424:	f7ff f988 	bl	800a738 <LOG_log>
    HAL_Delay(1000);
 800b428:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800b42c:	f7f7 f9c6 	bl	80027bc <HAL_Delay>
    LOG_info("SW reset will be triggered in 2s");
 800b430:	4910      	ldr	r1, [pc, #64]	@ (800b474 <RCF_updateSwReset+0x6c>)
 800b432:	2001      	movs	r0, #1
 800b434:	f7ff f980 	bl	800a738 <LOG_log>
    HAL_Delay(1000);
 800b438:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800b43c:	f7f7 f9be 	bl	80027bc <HAL_Delay>
    LOG_info("SW reset will be triggered in 1s");
 800b440:	490d      	ldr	r1, [pc, #52]	@ (800b478 <RCF_updateSwReset+0x70>)
 800b442:	2001      	movs	r0, #1
 800b444:	f7ff f978 	bl	800a738 <LOG_log>
    HAL_Delay(1000);
 800b448:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800b44c:	f7f7 f9b6 	bl	80027bc <HAL_Delay>
    LOG_info("Resetting...");
 800b450:	490a      	ldr	r1, [pc, #40]	@ (800b47c <RCF_updateSwReset+0x74>)
 800b452:	2001      	movs	r0, #1
 800b454:	f7ff f970 	bl	800a738 <LOG_log>
    HAL_Delay(100);
 800b458:	2064      	movs	r0, #100	@ 0x64
 800b45a:	f7f7 f9af 	bl	80027bc <HAL_Delay>

    HAL_NVIC_SystemReset();
 800b45e:	f7f7 feef 	bl	8003240 <HAL_NVIC_SystemReset>
  }

  return;
 800b462:	bf00      	nop
 800b464:	bf00      	nop
}
 800b466:	3708      	adds	r7, #8
 800b468:	46bd      	mov	sp, r7
 800b46a:	bd80      	pop	{r7, pc}
 800b46c:	40011000 	.word	0x40011000
 800b470:	08011f80 	.word	0x08011f80
 800b474:	08011fa4 	.word	0x08011fa4
 800b478:	08011fc8 	.word	0x08011fc8
 800b47c:	08011fec 	.word	0x08011fec

0800b480 <RCF_updateLogSetup>:

static void RCF_updateLogSetup(T_BLU_Data *p_data, uint32_t p_timeInS)
{
 800b480:	b580      	push	{r7, lr}
 800b482:	b082      	sub	sp, #8
 800b484:	af00      	add	r7, sp, #0
 800b486:	6078      	str	r0, [r7, #4]
 800b488:	6039      	str	r1, [r7, #0]
  switch (p_data->button)
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	7c1b      	ldrb	r3, [r3, #16]
 800b48e:	3b05      	subs	r3, #5
 800b490:	2b03      	cmp	r3, #3
 800b492:	d85b      	bhi.n	800b54c <RCF_updateLogSetup+0xcc>
 800b494:	a201      	add	r2, pc, #4	@ (adr r2, 800b49c <RCF_updateLogSetup+0x1c>)
 800b496:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b49a:	bf00      	nop
 800b49c:	0800b4ad 	.word	0x0800b4ad
 800b4a0:	0800b525 	.word	0x0800b525
 800b4a4:	0800b4d5 	.word	0x0800b4d5
 800b4a8:	0800b4fd 	.word	0x0800b4fd
  {
    case BLU_BUTTON_PAD_UP:
      if (g_RCF_context.padUpPressedStartTimeInS == 0)
 800b4ac:	4b35      	ldr	r3, [pc, #212]	@ (800b584 <RCF_updateLogSetup+0x104>)
 800b4ae:	6a1b      	ldr	r3, [r3, #32]
 800b4b0:	2b00      	cmp	r3, #0
 800b4b2:	d105      	bne.n	800b4c0 <RCF_updateLogSetup+0x40>
      {
        g_RCF_context.padUpPressedStartTimeInS = p_timeInS;
 800b4b4:	4a33      	ldr	r2, [pc, #204]	@ (800b584 <RCF_updateLogSetup+0x104>)
 800b4b6:	683b      	ldr	r3, [r7, #0]
 800b4b8:	6213      	str	r3, [r2, #32]

        LOG_increaseLevel();
 800b4ba:	f7ff f90d 	bl	800a6d8 <LOG_increaseLevel>
      }
      else
      {
        g_RCF_context.padUpPressedStartTimeInS = 0;
      }
      break;
 800b4be:	e047      	b.n	800b550 <RCF_updateLogSetup+0xd0>
      else if (p_timeInS - g_RCF_context.padUpPressedStartTimeInS < STP_BUTTONS_DEBOUNCE_PERIOD_IN_S)
 800b4c0:	4b30      	ldr	r3, [pc, #192]	@ (800b584 <RCF_updateLogSetup+0x104>)
 800b4c2:	6a1b      	ldr	r3, [r3, #32]
 800b4c4:	683a      	ldr	r2, [r7, #0]
 800b4c6:	1ad3      	subs	r3, r2, r3
 800b4c8:	2b01      	cmp	r3, #1
 800b4ca:	d941      	bls.n	800b550 <RCF_updateLogSetup+0xd0>
        g_RCF_context.padUpPressedStartTimeInS = 0;
 800b4cc:	4b2d      	ldr	r3, [pc, #180]	@ (800b584 <RCF_updateLogSetup+0x104>)
 800b4ce:	2200      	movs	r2, #0
 800b4d0:	621a      	str	r2, [r3, #32]
      break;
 800b4d2:	e03d      	b.n	800b550 <RCF_updateLogSetup+0xd0>

    case BLU_BUTTON_PAD_DOWN:
      if (g_RCF_context.padDownPressedStartTimeInS == 0)
 800b4d4:	4b2b      	ldr	r3, [pc, #172]	@ (800b584 <RCF_updateLogSetup+0x104>)
 800b4d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	d105      	bne.n	800b4e8 <RCF_updateLogSetup+0x68>
      {
        g_RCF_context.padDownPressedStartTimeInS = p_timeInS;
 800b4dc:	4a29      	ldr	r2, [pc, #164]	@ (800b584 <RCF_updateLogSetup+0x104>)
 800b4de:	683b      	ldr	r3, [r7, #0]
 800b4e0:	6253      	str	r3, [r2, #36]	@ 0x24

        LOG_decreaseLevel();
 800b4e2:	f7ff f911 	bl	800a708 <LOG_decreaseLevel>
      }
      else
      {
        g_RCF_context.padDownPressedStartTimeInS = 0;
      }
      break;
 800b4e6:	e035      	b.n	800b554 <RCF_updateLogSetup+0xd4>
      else if (p_timeInS - g_RCF_context.padDownPressedStartTimeInS < STP_BUTTONS_DEBOUNCE_PERIOD_IN_S)
 800b4e8:	4b26      	ldr	r3, [pc, #152]	@ (800b584 <RCF_updateLogSetup+0x104>)
 800b4ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b4ec:	683a      	ldr	r2, [r7, #0]
 800b4ee:	1ad3      	subs	r3, r2, r3
 800b4f0:	2b01      	cmp	r3, #1
 800b4f2:	d92f      	bls.n	800b554 <RCF_updateLogSetup+0xd4>
        g_RCF_context.padDownPressedStartTimeInS = 0;
 800b4f4:	4b23      	ldr	r3, [pc, #140]	@ (800b584 <RCF_updateLogSetup+0x104>)
 800b4f6:	2200      	movs	r2, #0
 800b4f8:	625a      	str	r2, [r3, #36]	@ 0x24
      break;
 800b4fa:	e02b      	b.n	800b554 <RCF_updateLogSetup+0xd4>

    case BLU_BUTTON_PAD_LEFT:
      if (g_RCF_context.padLeftPressedStartTimeInS == 0)
 800b4fc:	4b21      	ldr	r3, [pc, #132]	@ (800b584 <RCF_updateLogSetup+0x104>)
 800b4fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b500:	2b00      	cmp	r3, #0
 800b502:	d105      	bne.n	800b510 <RCF_updateLogSetup+0x90>
      {
        g_RCF_context.padLeftPressedStartTimeInS = p_timeInS;
 800b504:	4a1f      	ldr	r2, [pc, #124]	@ (800b584 <RCF_updateLogSetup+0x104>)
 800b506:	683b      	ldr	r3, [r7, #0]
 800b508:	6293      	str	r3, [r2, #40]	@ 0x28

        LOG_toggleOnOff();
 800b50a:	f7ff f8b7 	bl	800a67c <LOG_toggleOnOff>
      }
      else
      {
        g_RCF_context.padLeftPressedStartTimeInS = 0;
      }
      break;
 800b50e:	e023      	b.n	800b558 <RCF_updateLogSetup+0xd8>
      else if (p_timeInS - g_RCF_context.padLeftPressedStartTimeInS < STP_BUTTONS_DEBOUNCE_PERIOD_IN_S)
 800b510:	4b1c      	ldr	r3, [pc, #112]	@ (800b584 <RCF_updateLogSetup+0x104>)
 800b512:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b514:	683a      	ldr	r2, [r7, #0]
 800b516:	1ad3      	subs	r3, r2, r3
 800b518:	2b01      	cmp	r3, #1
 800b51a:	d91d      	bls.n	800b558 <RCF_updateLogSetup+0xd8>
        g_RCF_context.padLeftPressedStartTimeInS = 0;
 800b51c:	4b19      	ldr	r3, [pc, #100]	@ (800b584 <RCF_updateLogSetup+0x104>)
 800b51e:	2200      	movs	r2, #0
 800b520:	629a      	str	r2, [r3, #40]	@ 0x28
      break;
 800b522:	e019      	b.n	800b558 <RCF_updateLogSetup+0xd8>

    case BLU_BUTTON_PAD_RIGHT:
      if (g_RCF_context.padRightPressedStartTimeInS == 0)
 800b524:	4b17      	ldr	r3, [pc, #92]	@ (800b584 <RCF_updateLogSetup+0x104>)
 800b526:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b528:	2b00      	cmp	r3, #0
 800b52a:	d105      	bne.n	800b538 <RCF_updateLogSetup+0xb8>
      {
        g_RCF_context.padRightPressedStartTimeInS = p_timeInS;
 800b52c:	4a15      	ldr	r2, [pc, #84]	@ (800b584 <RCF_updateLogSetup+0x104>)
 800b52e:	683b      	ldr	r3, [r7, #0]
 800b530:	62d3      	str	r3, [r2, #44]	@ 0x2c

        RCF_togglePrintOutput();
 800b532:	f7ff ff4b 	bl	800b3cc <RCF_togglePrintOutput>
      }
      else
      {
        g_RCF_context.padRightPressedStartTimeInS = 0;
      }
      break;
 800b536:	e011      	b.n	800b55c <RCF_updateLogSetup+0xdc>
      else if (p_timeInS - g_RCF_context.padRightPressedStartTimeInS < STP_BUTTONS_DEBOUNCE_PERIOD_IN_S)
 800b538:	4b12      	ldr	r3, [pc, #72]	@ (800b584 <RCF_updateLogSetup+0x104>)
 800b53a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b53c:	683a      	ldr	r2, [r7, #0]
 800b53e:	1ad3      	subs	r3, r2, r3
 800b540:	2b01      	cmp	r3, #1
 800b542:	d90b      	bls.n	800b55c <RCF_updateLogSetup+0xdc>
        g_RCF_context.padRightPressedStartTimeInS = 0;
 800b544:	4b0f      	ldr	r3, [pc, #60]	@ (800b584 <RCF_updateLogSetup+0x104>)
 800b546:	2200      	movs	r2, #0
 800b548:	62da      	str	r2, [r3, #44]	@ 0x2c
      break;
 800b54a:	e007      	b.n	800b55c <RCF_updateLogSetup+0xdc>

    default:
      ; /* Nothing to do */;
      break;
 800b54c:	bf00      	nop
 800b54e:	e006      	b.n	800b55e <RCF_updateLogSetup+0xde>
      break;
 800b550:	bf00      	nop
 800b552:	e004      	b.n	800b55e <RCF_updateLogSetup+0xde>
      break;
 800b554:	bf00      	nop
 800b556:	e002      	b.n	800b55e <RCF_updateLogSetup+0xde>
      break;
 800b558:	bf00      	nop
 800b55a:	e000      	b.n	800b55e <RCF_updateLogSetup+0xde>
      break;
 800b55c:	bf00      	nop
  }

  if ((p_data->button != BLU_BUTTON_PAD_UP) && (p_data->button != BLU_BUTTON_PAD_DOWN))
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	7c1b      	ldrb	r3, [r3, #16]
 800b562:	2b05      	cmp	r3, #5
 800b564:	d00a      	beq.n	800b57c <RCF_updateLogSetup+0xfc>
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	7c1b      	ldrb	r3, [r3, #16]
 800b56a:	2b07      	cmp	r3, #7
 800b56c:	d006      	beq.n	800b57c <RCF_updateLogSetup+0xfc>
  {
    g_RCF_context.padUpPressedStartTimeInS   = 0;
 800b56e:	4b05      	ldr	r3, [pc, #20]	@ (800b584 <RCF_updateLogSetup+0x104>)
 800b570:	2200      	movs	r2, #0
 800b572:	621a      	str	r2, [r3, #32]
    g_RCF_context.padDownPressedStartTimeInS = 0;
 800b574:	4b03      	ldr	r3, [pc, #12]	@ (800b584 <RCF_updateLogSetup+0x104>)
 800b576:	2200      	movs	r2, #0
 800b578:	625a      	str	r2, [r3, #36]	@ 0x24
  else
  {
    ; /* Nothing to do */;
  }

  return;
 800b57a:	bf00      	nop
 800b57c:	bf00      	nop
}
 800b57e:	3708      	adds	r7, #8
 800b580:	46bd      	mov	sp, r7
 800b582:	bd80      	pop	{r7, pc}
 800b584:	20000be0 	.word	0x20000be0

0800b588 <RCF_updateLedMode>:

static void RCF_updateLedMode(T_DRV_MODE p_driveMode, uint32_t p_voltageInMv)
{
 800b588:	b580      	push	{r7, lr}
 800b58a:	b082      	sub	sp, #8
 800b58c:	af00      	add	r7, sp, #0
 800b58e:	4603      	mov	r3, r0
 800b590:	6039      	str	r1, [r7, #0]
 800b592:	71fb      	strb	r3, [r7, #7]
  /* Regarding LED mode, battery check is prioritary on user requests. */
  /* Ignore 0 value as we could get it at startup or while debugging.  */
  if ((p_voltageInMv != 0) && (p_voltageInMv < STP_MIN_BATTERY_LEVEL_IN_MV))
 800b594:	683b      	ldr	r3, [r7, #0]
 800b596:	2b00      	cmp	r3, #0
 800b598:	d00d      	beq.n	800b5b6 <RCF_updateLedMode+0x2e>
 800b59a:	683b      	ldr	r3, [r7, #0]
 800b59c:	f242 720f 	movw	r2, #9999	@ 0x270f
 800b5a0:	4293      	cmp	r3, r2
 800b5a2:	d808      	bhi.n	800b5b6 <RCF_updateLedMode+0x2e>
  {
    LOG_warning("Battery is getting low: %u mV", p_voltageInMv);
 800b5a4:	683a      	ldr	r2, [r7, #0]
 800b5a6:	4911      	ldr	r1, [pc, #68]	@ (800b5ec <RCF_updateLedMode+0x64>)
 800b5a8:	2002      	movs	r0, #2
 800b5aa:	f7ff f8c5 	bl	800a738 <LOG_log>

    LED_setMode(LED_MODE_FORCED_OFF);
 800b5ae:	2000      	movs	r0, #0
 800b5b0:	f7fe ffa8 	bl	800a504 <LED_setMode>
 800b5b4:	e016      	b.n	800b5e4 <RCF_updateLedMode+0x5c>
  }
  else
  {
    switch (p_driveMode)
 800b5b6:	79fb      	ldrb	r3, [r7, #7]
 800b5b8:	2b02      	cmp	r3, #2
 800b5ba:	d00e      	beq.n	800b5da <RCF_updateLedMode+0x52>
 800b5bc:	2b02      	cmp	r3, #2
 800b5be:	dc10      	bgt.n	800b5e2 <RCF_updateLedMode+0x5a>
 800b5c0:	2b00      	cmp	r3, #0
 800b5c2:	d002      	beq.n	800b5ca <RCF_updateLedMode+0x42>
 800b5c4:	2b01      	cmp	r3, #1
 800b5c6:	d004      	beq.n	800b5d2 <RCF_updateLedMode+0x4a>
        LED_setMode(LED_MODE_BLINK_FAST);
        break;

      default:
        ; /* Nothing to do */
        break;
 800b5c8:	e00b      	b.n	800b5e2 <RCF_updateLedMode+0x5a>
        LED_setMode(LED_MODE_BLINK_SLOW);
 800b5ca:	2002      	movs	r0, #2
 800b5cc:	f7fe ff9a 	bl	800a504 <LED_setMode>
        break;
 800b5d0:	e008      	b.n	800b5e4 <RCF_updateLedMode+0x5c>
        LED_setMode(LED_MODE_BLINK_MEDIUM);
 800b5d2:	2003      	movs	r0, #3
 800b5d4:	f7fe ff96 	bl	800a504 <LED_setMode>
        break;
 800b5d8:	e004      	b.n	800b5e4 <RCF_updateLedMode+0x5c>
        LED_setMode(LED_MODE_BLINK_FAST);
 800b5da:	2004      	movs	r0, #4
 800b5dc:	f7fe ff92 	bl	800a504 <LED_setMode>
        break;
 800b5e0:	e000      	b.n	800b5e4 <RCF_updateLedMode+0x5c>
        break;
 800b5e2:	bf00      	nop
    }
  }

  return;
 800b5e4:	bf00      	nop
}
 800b5e6:	3708      	adds	r7, #8
 800b5e8:	46bd      	mov	sp, r7
 800b5ea:	bd80      	pop	{r7, pc}
 800b5ec:	08011ffc 	.word	0x08011ffc

0800b5f0 <SFO_initData>:
#include "string_fifo.h"

#include "log.h"

void SFO_initData(T_SFO_data *p_data)
{
 800b5f0:	b580      	push	{r7, lr}
 800b5f2:	b082      	sub	sp, #8
 800b5f4:	af00      	add	r7, sp, #0
 800b5f6:	6078      	str	r0, [r7, #4]
  (void)memset(p_data, 0, CST_STRING_FIFO_MAX_STRING_LENGTH);
 800b5f8:	2214      	movs	r2, #20
 800b5fa:	2100      	movs	r1, #0
 800b5fc:	6878      	ldr	r0, [r7, #4]
 800b5fe:	f002 fbc1 	bl	800dd84 <memset>

  return;
 800b602:	bf00      	nop
}
 800b604:	3708      	adds	r7, #8
 800b606:	46bd      	mov	sp, r7
 800b608:	bd80      	pop	{r7, pc}
	...

0800b60c <SFO_init>:

void SFO_init(T_SFO_Handle *p_fifo)
{
 800b60c:	b580      	push	{r7, lr}
 800b60e:	b082      	sub	sp, #8
 800b610:	af00      	add	r7, sp, #0
 800b612:	6078      	str	r0, [r7, #4]
  LOG_debug("String FIFO now empty");
 800b614:	4908      	ldr	r1, [pc, #32]	@ (800b638 <SFO_init+0x2c>)
 800b616:	2000      	movs	r0, #0
 800b618:	f7ff f88e 	bl	800a738 <LOG_log>

  p_fifo->head  = NULL;
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	2200      	movs	r2, #0
 800b620:	601a      	str	r2, [r3, #0]
  p_fifo->tail  = NULL;
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	2200      	movs	r2, #0
 800b626:	605a      	str	r2, [r3, #4]
  p_fifo->count = 0;
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	2200      	movs	r2, #0
 800b62c:	609a      	str	r2, [r3, #8]

  return;
 800b62e:	bf00      	nop
}
 800b630:	3708      	adds	r7, #8
 800b632:	46bd      	mov	sp, r7
 800b634:	bd80      	pop	{r7, pc}
 800b636:	bf00      	nop
 800b638:	0801201c 	.word	0x0801201c

0800b63c <SFO_push>:

void SFO_push(T_SFO_Handle *p_fifo, T_SFO_data *p_dataIn)
{
 800b63c:	b580      	push	{r7, lr}
 800b63e:	b084      	sub	sp, #16
 800b640:	af00      	add	r7, sp, #0
 800b642:	6078      	str	r0, [r7, #4]
 800b644:	6039      	str	r1, [r7, #0]
  T_SFO_Element *l_element;

  if (p_fifo->count == CST_STRING_FIFO_MAX_ELEMENTS)
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	689b      	ldr	r3, [r3, #8]
 800b64a:	2b0a      	cmp	r3, #10
 800b64c:	d105      	bne.n	800b65a <SFO_push+0x1e>
  {
    LOG_error("SFO_push() failure - String FIFO is full (%u elements)", CST_STRING_FIFO_MAX_ELEMENTS);
 800b64e:	220a      	movs	r2, #10
 800b650:	4917      	ldr	r1, [pc, #92]	@ (800b6b0 <SFO_push+0x74>)
 800b652:	2003      	movs	r0, #3
 800b654:	f7ff f870 	bl	800a738 <LOG_log>

      p_fifo->count++;
    }
  }

  return;
 800b658:	e027      	b.n	800b6aa <SFO_push+0x6e>
    l_element = (T_SFO_Element *)malloc(sizeof(T_SFO_Element));
 800b65a:	2018      	movs	r0, #24
 800b65c:	f000 fc02 	bl	800be64 <malloc>
 800b660:	4603      	mov	r3, r0
 800b662:	60fb      	str	r3, [r7, #12]
    if (l_element == NULL)
 800b664:	68fb      	ldr	r3, [r7, #12]
 800b666:	2b00      	cmp	r3, #0
 800b668:	d104      	bne.n	800b674 <SFO_push+0x38>
      LOG_error("SFO_push() failure - Could not allocate new memory");
 800b66a:	4912      	ldr	r1, [pc, #72]	@ (800b6b4 <SFO_push+0x78>)
 800b66c:	2003      	movs	r0, #3
 800b66e:	f7ff f863 	bl	800a738 <LOG_log>
  return;
 800b672:	e01a      	b.n	800b6aa <SFO_push+0x6e>
      (void)strncpy(l_element->data, *p_dataIn, CST_STRING_FIFO_MAX_STRING_LENGTH);
 800b674:	68fb      	ldr	r3, [r7, #12]
 800b676:	2214      	movs	r2, #20
 800b678:	6839      	ldr	r1, [r7, #0]
 800b67a:	4618      	mov	r0, r3
 800b67c:	f002 fb9c 	bl	800ddb8 <strncpy>
      l_element->nextElement = p_fifo->head;
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	681a      	ldr	r2, [r3, #0]
 800b684:	68fb      	ldr	r3, [r7, #12]
 800b686:	615a      	str	r2, [r3, #20]
      p_fifo->head           = l_element;
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	68fa      	ldr	r2, [r7, #12]
 800b68c:	601a      	str	r2, [r3, #0]
      if (p_fifo->tail == NULL)
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	685b      	ldr	r3, [r3, #4]
 800b692:	2b00      	cmp	r3, #0
 800b694:	d103      	bne.n	800b69e <SFO_push+0x62>
        p_fifo->tail = p_fifo->head;
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	681a      	ldr	r2, [r3, #0]
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	605a      	str	r2, [r3, #4]
      p_fifo->count++;
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	689b      	ldr	r3, [r3, #8]
 800b6a2:	1c5a      	adds	r2, r3, #1
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	609a      	str	r2, [r3, #8]
  return;
 800b6a8:	bf00      	nop
}
 800b6aa:	3710      	adds	r7, #16
 800b6ac:	46bd      	mov	sp, r7
 800b6ae:	bd80      	pop	{r7, pc}
 800b6b0:	08012034 	.word	0x08012034
 800b6b4:	0801206c 	.word	0x0801206c

0800b6b8 <SFO_pop>:

void SFO_pop(T_SFO_Handle *p_fifo, T_SFO_data *p_dataOut)
{
 800b6b8:	b580      	push	{r7, lr}
 800b6ba:	b084      	sub	sp, #16
 800b6bc:	af00      	add	r7, sp, #0
 800b6be:	6078      	str	r0, [r7, #4]
 800b6c0:	6039      	str	r1, [r7, #0]
  T_SFO_Element *l_element;

  if (p_fifo->count == 0)
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	689b      	ldr	r3, [r3, #8]
 800b6c6:	2b00      	cmp	r3, #0
 800b6c8:	d104      	bne.n	800b6d4 <SFO_pop+0x1c>
  {
    LOG_error("SFO_pop() failure - String FIFO is empty");
 800b6ca:	491a      	ldr	r1, [pc, #104]	@ (800b734 <SFO_pop+0x7c>)
 800b6cc:	2003      	movs	r0, #3
 800b6ce:	f7ff f833 	bl	800a738 <LOG_log>
    {
      SFO_init(p_fifo);
    }
  }

  return;
 800b6d2:	e02c      	b.n	800b72e <SFO_pop+0x76>
    (void)strncpy(*p_dataOut, p_fifo->tail->data, CST_STRING_FIFO_MAX_STRING_LENGTH);
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	685b      	ldr	r3, [r3, #4]
 800b6d8:	2214      	movs	r2, #20
 800b6da:	4619      	mov	r1, r3
 800b6dc:	6838      	ldr	r0, [r7, #0]
 800b6de:	f002 fb6b 	bl	800ddb8 <strncpy>
    free(p_fifo->tail);
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	685b      	ldr	r3, [r3, #4]
 800b6e6:	4618      	mov	r0, r3
 800b6e8:	f000 fbc4 	bl	800be74 <free>
    if (p_fifo->count > 1)
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	689b      	ldr	r3, [r3, #8]
 800b6f0:	2b01      	cmp	r3, #1
 800b6f2:	d918      	bls.n	800b726 <SFO_pop+0x6e>
      l_element = p_fifo->head;
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	681b      	ldr	r3, [r3, #0]
 800b6f8:	60fb      	str	r3, [r7, #12]
      while (l_element->nextElement != p_fifo->tail)
 800b6fa:	e002      	b.n	800b702 <SFO_pop+0x4a>
        l_element = l_element->nextElement;
 800b6fc:	68fb      	ldr	r3, [r7, #12]
 800b6fe:	695b      	ldr	r3, [r3, #20]
 800b700:	60fb      	str	r3, [r7, #12]
      while (l_element->nextElement != p_fifo->tail)
 800b702:	68fb      	ldr	r3, [r7, #12]
 800b704:	695a      	ldr	r2, [r3, #20]
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	685b      	ldr	r3, [r3, #4]
 800b70a:	429a      	cmp	r2, r3
 800b70c:	d1f6      	bne.n	800b6fc <SFO_pop+0x44>
      l_element->nextElement = NULL;
 800b70e:	68fb      	ldr	r3, [r7, #12]
 800b710:	2200      	movs	r2, #0
 800b712:	615a      	str	r2, [r3, #20]
      p_fifo->tail           = l_element;
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	68fa      	ldr	r2, [r7, #12]
 800b718:	605a      	str	r2, [r3, #4]
      p_fifo->count--;
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	689b      	ldr	r3, [r3, #8]
 800b71e:	1e5a      	subs	r2, r3, #1
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	609a      	str	r2, [r3, #8]
  return;
 800b724:	e003      	b.n	800b72e <SFO_pop+0x76>
      SFO_init(p_fifo);
 800b726:	6878      	ldr	r0, [r7, #4]
 800b728:	f7ff ff70 	bl	800b60c <SFO_init>
  return;
 800b72c:	bf00      	nop
}
 800b72e:	3710      	adds	r7, #16
 800b730:	46bd      	mov	sp, r7
 800b732:	bd80      	pop	{r7, pc}
 800b734:	080120a0 	.word	0x080120a0

0800b738 <SFO_getCount>:

uint32_t SFO_getCount(T_SFO_Handle *p_fifo)
{
 800b738:	b480      	push	{r7}
 800b73a:	b083      	sub	sp, #12
 800b73c:	af00      	add	r7, sp, #0
 800b73e:	6078      	str	r0, [r7, #4]
  return p_fifo->count;
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	689b      	ldr	r3, [r3, #8]
}
 800b744:	4618      	mov	r0, r3
 800b746:	370c      	adds	r7, #12
 800b748:	46bd      	mov	sp, r7
 800b74a:	bc80      	pop	{r7}
 800b74c:	4770      	bx	lr
	...

0800b750 <SFO_logInfo>:

void SFO_logInfo(T_SFO_Handle *p_fifo)
{
 800b750:	b580      	push	{r7, lr}
 800b752:	b084      	sub	sp, #16
 800b754:	af00      	add	r7, sp, #0
 800b756:	6078      	str	r0, [r7, #4]
  T_SFO_Element *l_element;

  if (p_fifo->count == 0)
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	689b      	ldr	r3, [r3, #8]
 800b75c:	2b00      	cmp	r3, #0
 800b75e:	d104      	bne.n	800b76a <SFO_logInfo+0x1a>
  {
    LOG_info("String FIFO is empty");
 800b760:	4924      	ldr	r1, [pc, #144]	@ (800b7f4 <SFO_logInfo+0xa4>)
 800b762:	2001      	movs	r0, #1
 800b764:	f7fe ffe8 	bl	800a738 <LOG_log>

      l_element = l_element->nextElement;
    }
  }

  return;
 800b768:	e040      	b.n	800b7ec <SFO_logInfo+0x9c>
    LOG_info("String FIFO: %u element(s)", p_fifo->count);
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	689b      	ldr	r3, [r3, #8]
 800b76e:	461a      	mov	r2, r3
 800b770:	4921      	ldr	r1, [pc, #132]	@ (800b7f8 <SFO_logInfo+0xa8>)
 800b772:	2001      	movs	r0, #1
 800b774:	f7fe ffe0 	bl	800a738 <LOG_log>
    l_element = p_fifo->head;
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	681b      	ldr	r3, [r3, #0]
 800b77c:	60fb      	str	r3, [r7, #12]
    while (l_element != NULL)
 800b77e:	e031      	b.n	800b7e4 <SFO_logInfo+0x94>
      if ((l_element == p_fifo->head) && (l_element == p_fifo->tail))
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	681b      	ldr	r3, [r3, #0]
 800b784:	68fa      	ldr	r2, [r7, #12]
 800b786:	429a      	cmp	r2, r3
 800b788:	d10b      	bne.n	800b7a2 <SFO_logInfo+0x52>
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	685b      	ldr	r3, [r3, #4]
 800b78e:	68fa      	ldr	r2, [r7, #12]
 800b790:	429a      	cmp	r2, r3
 800b792:	d106      	bne.n	800b7a2 <SFO_logInfo+0x52>
        LOG_info("HEAD -> '%s' <- TAIL", l_element->data);
 800b794:	68fb      	ldr	r3, [r7, #12]
 800b796:	461a      	mov	r2, r3
 800b798:	4918      	ldr	r1, [pc, #96]	@ (800b7fc <SFO_logInfo+0xac>)
 800b79a:	2001      	movs	r0, #1
 800b79c:	f7fe ffcc 	bl	800a738 <LOG_log>
 800b7a0:	e01d      	b.n	800b7de <SFO_logInfo+0x8e>
      else if (l_element == p_fifo->head)
 800b7a2:	687b      	ldr	r3, [r7, #4]
 800b7a4:	681b      	ldr	r3, [r3, #0]
 800b7a6:	68fa      	ldr	r2, [r7, #12]
 800b7a8:	429a      	cmp	r2, r3
 800b7aa:	d106      	bne.n	800b7ba <SFO_logInfo+0x6a>
        LOG_info("HEAD -> '%s'", l_element->data);
 800b7ac:	68fb      	ldr	r3, [r7, #12]
 800b7ae:	461a      	mov	r2, r3
 800b7b0:	4913      	ldr	r1, [pc, #76]	@ (800b800 <SFO_logInfo+0xb0>)
 800b7b2:	2001      	movs	r0, #1
 800b7b4:	f7fe ffc0 	bl	800a738 <LOG_log>
 800b7b8:	e011      	b.n	800b7de <SFO_logInfo+0x8e>
      else if (l_element == p_fifo->tail)
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	685b      	ldr	r3, [r3, #4]
 800b7be:	68fa      	ldr	r2, [r7, #12]
 800b7c0:	429a      	cmp	r2, r3
 800b7c2:	d106      	bne.n	800b7d2 <SFO_logInfo+0x82>
        LOG_info("TAIL -> '%s'", l_element->data);
 800b7c4:	68fb      	ldr	r3, [r7, #12]
 800b7c6:	461a      	mov	r2, r3
 800b7c8:	490e      	ldr	r1, [pc, #56]	@ (800b804 <SFO_logInfo+0xb4>)
 800b7ca:	2001      	movs	r0, #1
 800b7cc:	f7fe ffb4 	bl	800a738 <LOG_log>
 800b7d0:	e005      	b.n	800b7de <SFO_logInfo+0x8e>
        LOG_info("        '%s'", l_element->data);
 800b7d2:	68fb      	ldr	r3, [r7, #12]
 800b7d4:	461a      	mov	r2, r3
 800b7d6:	490c      	ldr	r1, [pc, #48]	@ (800b808 <SFO_logInfo+0xb8>)
 800b7d8:	2001      	movs	r0, #1
 800b7da:	f7fe ffad 	bl	800a738 <LOG_log>
      l_element = l_element->nextElement;
 800b7de:	68fb      	ldr	r3, [r7, #12]
 800b7e0:	695b      	ldr	r3, [r3, #20]
 800b7e2:	60fb      	str	r3, [r7, #12]
    while (l_element != NULL)
 800b7e4:	68fb      	ldr	r3, [r7, #12]
 800b7e6:	2b00      	cmp	r3, #0
 800b7e8:	d1ca      	bne.n	800b780 <SFO_logInfo+0x30>
  return;
 800b7ea:	bf00      	nop
}
 800b7ec:	3710      	adds	r7, #16
 800b7ee:	46bd      	mov	sp, r7
 800b7f0:	bd80      	pop	{r7, pc}
 800b7f2:	bf00      	nop
 800b7f4:	080120cc 	.word	0x080120cc
 800b7f8:	080120e4 	.word	0x080120e4
 800b7fc:	08012100 	.word	0x08012100
 800b800:	08012118 	.word	0x08012118
 800b804:	08012128 	.word	0x08012128
 800b808:	08012138 	.word	0x08012138

0800b80c <UTI_init>:
static void     UTI_resetRtcTime        (RTC_TimeTypeDef *p_time);
static uint32_t UTI_turnRtcTimeToSeconds(RTC_TimeTypeDef *p_time);

void UTI_init(TIM_HandleTypeDef *p_usDelayHandle,
              RTC_HandleTypeDef *p_sTimerHandle)
{
 800b80c:	b580      	push	{r7, lr}
 800b80e:	b084      	sub	sp, #16
 800b810:	af00      	add	r7, sp, #0
 800b812:	6078      	str	r0, [r7, #4]
 800b814:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef l_halReturnCode;

  LOG_info("Initializing utilities");
 800b816:	4910      	ldr	r1, [pc, #64]	@ (800b858 <UTI_init+0x4c>)
 800b818:	2001      	movs	r0, #1
 800b81a:	f7fe ff8d 	bl	800a738 <LOG_log>

  g_UTI_context.usDelayHandle = p_usDelayHandle;
 800b81e:	4a0f      	ldr	r2, [pc, #60]	@ (800b85c <UTI_init+0x50>)
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	6013      	str	r3, [r2, #0]
  g_UTI_context.sTimerHandle  = p_sTimerHandle ;
 800b824:	4a0d      	ldr	r2, [pc, #52]	@ (800b85c <UTI_init+0x50>)
 800b826:	683b      	ldr	r3, [r7, #0]
 800b828:	6053      	str	r3, [r2, #4]

  l_halReturnCode = HAL_TIM_Base_Start(p_usDelayHandle);
 800b82a:	6878      	ldr	r0, [r7, #4]
 800b82c:	f7fa f8b8 	bl	80059a0 <HAL_TIM_Base_Start>
 800b830:	4603      	mov	r3, r0
 800b832:	73fb      	strb	r3, [r7, #15]

  if (l_halReturnCode != HAL_OK)
 800b834:	7bfb      	ldrb	r3, [r7, #15]
 800b836:	2b00      	cmp	r3, #0
 800b838:	d006      	beq.n	800b848 <UTI_init+0x3c>
  {
    LOG_error("HAL_TIM_Base_Start() returned an error code: %d", l_halReturnCode);
 800b83a:	7bfb      	ldrb	r3, [r7, #15]
 800b83c:	461a      	mov	r2, r3
 800b83e:	4908      	ldr	r1, [pc, #32]	@ (800b860 <UTI_init+0x54>)
 800b840:	2003      	movs	r0, #3
 800b842:	f7fe ff79 	bl	800a738 <LOG_log>
  else
  {
    LOG_info("Micro-second delay timer started");
  }

  return;
 800b846:	e004      	b.n	800b852 <UTI_init+0x46>
    LOG_info("Micro-second delay timer started");
 800b848:	4906      	ldr	r1, [pc, #24]	@ (800b864 <UTI_init+0x58>)
 800b84a:	2001      	movs	r0, #1
 800b84c:	f7fe ff74 	bl	800a738 <LOG_log>
  return;
 800b850:	bf00      	nop
}
 800b852:	3710      	adds	r7, #16
 800b854:	46bd      	mov	sp, r7
 800b856:	bd80      	pop	{r7, pc}
 800b858:	08012148 	.word	0x08012148
 800b85c:	20000c28 	.word	0x20000c28
 800b860:	08012160 	.word	0x08012160
 800b864:	08012190 	.word	0x08012190

0800b868 <UTI_delayUs>:

void UTI_delayUs(uint32_t p_delay)
{
 800b868:	b480      	push	{r7}
 800b86a:	b083      	sub	sp, #12
 800b86c:	af00      	add	r7, sp, #0
 800b86e:	6078      	str	r0, [r7, #4]
    LOG_error("Input delay, %u, is greater than maximum allowed value: %u", p_delay, UINT32_MAX);
  }
  else
  {
    /* Reset the micro-seconds counter */
    __HAL_TIM_SET_COUNTER(g_UTI_context.usDelayHandle, 0);
 800b870:	4b08      	ldr	r3, [pc, #32]	@ (800b894 <UTI_delayUs+0x2c>)
 800b872:	681b      	ldr	r3, [r3, #0]
 800b874:	681b      	ldr	r3, [r3, #0]
 800b876:	2200      	movs	r2, #0
 800b878:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Wait for the counter to reach the input micro-seconds number */
    while (__HAL_TIM_GET_COUNTER(g_UTI_context.usDelayHandle) < p_delay)
 800b87a:	bf00      	nop
 800b87c:	4b05      	ldr	r3, [pc, #20]	@ (800b894 <UTI_delayUs+0x2c>)
 800b87e:	681b      	ldr	r3, [r3, #0]
 800b880:	681b      	ldr	r3, [r3, #0]
 800b882:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b884:	687a      	ldr	r2, [r7, #4]
 800b886:	429a      	cmp	r2, r3
 800b888:	d8f8      	bhi.n	800b87c <UTI_delayUs+0x14>
    {
      ; /* Nothing to do */
    }
  }

  return;
 800b88a:	bf00      	nop
}
 800b88c:	370c      	adds	r7, #12
 800b88e:	46bd      	mov	sp, r7
 800b890:	bc80      	pop	{r7}
 800b892:	4770      	bx	lr
 800b894:	20000c28 	.word	0x20000c28

0800b898 <UTI_delayMs>:

void UTI_delayMs(uint32_t p_delay)
{
 800b898:	b580      	push	{r7, lr}
 800b89a:	b082      	sub	sp, #8
 800b89c:	af00      	add	r7, sp, #0
 800b89e:	6078      	str	r0, [r7, #4]
  HAL_Delay(p_delay);
 800b8a0:	6878      	ldr	r0, [r7, #4]
 800b8a2:	f7f6 ff8b 	bl	80027bc <HAL_Delay>

  return;
 800b8a6:	bf00      	nop
}
 800b8a8:	3708      	adds	r7, #8
 800b8aa:	46bd      	mov	sp, r7
 800b8ac:	bd80      	pop	{r7, pc}

0800b8ae <UTI_getTimeMs>:

uint32_t UTI_getTimeMs(void)
{
 800b8ae:	b580      	push	{r7, lr}
 800b8b0:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800b8b2:	f7f6 ff79 	bl	80027a8 <HAL_GetTick>
 800b8b6:	4603      	mov	r3, r0
}
 800b8b8:	4618      	mov	r0, r3
 800b8ba:	bd80      	pop	{r7, pc}

0800b8bc <UTI_getTimeS>:

uint32_t UTI_getTimeS(void)
{
 800b8bc:	b580      	push	{r7, lr}
 800b8be:	b082      	sub	sp, #8
 800b8c0:	af00      	add	r7, sp, #0
  RTC_TimeTypeDef l_rtcTime;
  uint32_t        l_currentTimeInS;

  UTI_getTimeRtc(&l_rtcTime);
 800b8c2:	463b      	mov	r3, r7
 800b8c4:	4618      	mov	r0, r3
 800b8c6:	f000 f80b 	bl	800b8e0 <UTI_getTimeRtc>

  l_currentTimeInS = UTI_turnRtcTimeToSeconds(&l_rtcTime);
 800b8ca:	463b      	mov	r3, r7
 800b8cc:	4618      	mov	r0, r3
 800b8ce:	f000 f909 	bl	800bae4 <UTI_turnRtcTimeToSeconds>
 800b8d2:	6078      	str	r0, [r7, #4]

  return l_currentTimeInS;
 800b8d4:	687b      	ldr	r3, [r7, #4]
}
 800b8d6:	4618      	mov	r0, r3
 800b8d8:	3708      	adds	r7, #8
 800b8da:	46bd      	mov	sp, r7
 800b8dc:	bd80      	pop	{r7, pc}
	...

0800b8e0 <UTI_getTimeRtc>:

void UTI_getTimeRtc(RTC_TimeTypeDef *p_time)
{
 800b8e0:	b580      	push	{r7, lr}
 800b8e2:	b084      	sub	sp, #16
 800b8e4:	af00      	add	r7, sp, #0
 800b8e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef l_halReturnCode;
  RTC_TimeTypeDef   l_rtcTime;
  RTC_DateTypeDef   l_rtcDate;

  l_halReturnCode = HAL_RTC_GetTime(g_UTI_context.sTimerHandle, &l_rtcTime, RTC_FORMAT_BCD);
 800b8e8:	4b17      	ldr	r3, [pc, #92]	@ (800b948 <UTI_getTimeRtc+0x68>)
 800b8ea:	685b      	ldr	r3, [r3, #4]
 800b8ec:	f107 010c 	add.w	r1, r7, #12
 800b8f0:	2201      	movs	r2, #1
 800b8f2:	4618      	mov	r0, r3
 800b8f4:	f7f9 fa7a 	bl	8004dec <HAL_RTC_GetTime>
 800b8f8:	4603      	mov	r3, r0
 800b8fa:	73fb      	strb	r3, [r7, #15]

  if (l_halReturnCode != HAL_OK)
 800b8fc:	7bfb      	ldrb	r3, [r7, #15]
 800b8fe:	2b00      	cmp	r3, #0
 800b900:	d004      	beq.n	800b90c <UTI_getTimeRtc+0x2c>
  {
    /* As this method can be called by logging/debug, just reset time in case of failure */
    UTI_resetRtcTime(&l_rtcTime);
 800b902:	f107 030c 	add.w	r3, r7, #12
 800b906:	4618      	mov	r0, r3
 800b908:	f000 f8da 	bl	800bac0 <UTI_resetRtcTime>
  else
  {
    ; /* Nothing to to */
  }

  l_halReturnCode = HAL_RTC_GetDate(g_UTI_context.sTimerHandle, &l_rtcDate, RTC_FORMAT_BCD);
 800b90c:	4b0e      	ldr	r3, [pc, #56]	@ (800b948 <UTI_getTimeRtc+0x68>)
 800b90e:	685b      	ldr	r3, [r3, #4]
 800b910:	f107 0108 	add.w	r1, r7, #8
 800b914:	2201      	movs	r2, #1
 800b916:	4618      	mov	r0, r3
 800b918:	f7f9 fc6c 	bl	80051f4 <HAL_RTC_GetDate>
 800b91c:	4603      	mov	r3, r0
 800b91e:	73fb      	strb	r3, [r7, #15]

  if (l_halReturnCode != HAL_OK)
 800b920:	7bfb      	ldrb	r3, [r7, #15]
 800b922:	2b00      	cmp	r3, #0
 800b924:	d004      	beq.n	800b930 <UTI_getTimeRtc+0x50>
  {
    /* As this method can be called by logging/debug, just reset time in case of failure */
    UTI_resetRtcTime(&l_rtcTime);
 800b926:	f107 030c 	add.w	r3, r7, #12
 800b92a:	4618      	mov	r0, r3
 800b92c:	f000 f8c8 	bl	800bac0 <UTI_resetRtcTime>
  else
  {
    ; /* Nothing to to */
  }

  *p_time = l_rtcTime;
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	461a      	mov	r2, r3
 800b934:	f107 030c 	add.w	r3, r7, #12
 800b938:	8819      	ldrh	r1, [r3, #0]
 800b93a:	789b      	ldrb	r3, [r3, #2]
 800b93c:	8011      	strh	r1, [r2, #0]
 800b93e:	7093      	strb	r3, [r2, #2]

  return;
 800b940:	bf00      	nop
}
 800b942:	3710      	adds	r7, #16
 800b944:	46bd      	mov	sp, r7
 800b946:	bd80      	pop	{r7, pc}
 800b948:	20000c28 	.word	0x20000c28

0800b94c <UTI_clampIntValue>:

int32_t UTI_clampIntValue(int32_t p_value, int32_t p_minValue, int32_t p_maxValue, bool p_clampToNearest, int32_t p_clampValue)
{
 800b94c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b94e:	b087      	sub	sp, #28
 800b950:	af02      	add	r7, sp, #8
 800b952:	60f8      	str	r0, [r7, #12]
 800b954:	60b9      	str	r1, [r7, #8]
 800b956:	607a      	str	r2, [r7, #4]
 800b958:	70fb      	strb	r3, [r7, #3]
  return (int32_t)UTI_clampFloatValue(p_value, p_minValue, p_maxValue, p_clampToNearest, p_clampValue);
 800b95a:	68f8      	ldr	r0, [r7, #12]
 800b95c:	f7f5 fa2a 	bl	8000db4 <__aeabi_i2f>
 800b960:	4604      	mov	r4, r0
 800b962:	68b8      	ldr	r0, [r7, #8]
 800b964:	f7f5 fa26 	bl	8000db4 <__aeabi_i2f>
 800b968:	4605      	mov	r5, r0
 800b96a:	6878      	ldr	r0, [r7, #4]
 800b96c:	f7f5 fa22 	bl	8000db4 <__aeabi_i2f>
 800b970:	4606      	mov	r6, r0
 800b972:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b974:	f7f5 fa1e 	bl	8000db4 <__aeabi_i2f>
 800b978:	4602      	mov	r2, r0
 800b97a:	78fb      	ldrb	r3, [r7, #3]
 800b97c:	9200      	str	r2, [sp, #0]
 800b97e:	4632      	mov	r2, r6
 800b980:	4629      	mov	r1, r5
 800b982:	4620      	mov	r0, r4
 800b984:	f000 f809 	bl	800b99a <UTI_clampFloatValue>
 800b988:	4603      	mov	r3, r0
 800b98a:	4618      	mov	r0, r3
 800b98c:	f7f5 fc2c 	bl	80011e8 <__aeabi_f2iz>
 800b990:	4603      	mov	r3, r0
}
 800b992:	4618      	mov	r0, r3
 800b994:	3714      	adds	r7, #20
 800b996:	46bd      	mov	sp, r7
 800b998:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800b99a <UTI_clampFloatValue>:

float UTI_clampFloatValue(float p_value, float p_minValue, float p_maxValue, bool p_clampToNearest, float p_clampValue)
{
 800b99a:	b580      	push	{r7, lr}
 800b99c:	b086      	sub	sp, #24
 800b99e:	af00      	add	r7, sp, #0
 800b9a0:	60f8      	str	r0, [r7, #12]
 800b9a2:	60b9      	str	r1, [r7, #8]
 800b9a4:	607a      	str	r2, [r7, #4]
 800b9a6:	70fb      	strb	r3, [r7, #3]
  float l_returnValue;

  if (p_value < p_minValue)
 800b9a8:	68b9      	ldr	r1, [r7, #8]
 800b9aa:	68f8      	ldr	r0, [r7, #12]
 800b9ac:	f7f5 fbf4 	bl	8001198 <__aeabi_fcmplt>
 800b9b0:	4603      	mov	r3, r0
 800b9b2:	2b00      	cmp	r3, #0
 800b9b4:	d008      	beq.n	800b9c8 <UTI_clampFloatValue+0x2e>
  {
    if (p_clampToNearest == true)
 800b9b6:	78fb      	ldrb	r3, [r7, #3]
 800b9b8:	2b00      	cmp	r3, #0
 800b9ba:	d002      	beq.n	800b9c2 <UTI_clampFloatValue+0x28>
    {
      l_returnValue = p_minValue;
 800b9bc:	68bb      	ldr	r3, [r7, #8]
 800b9be:	617b      	str	r3, [r7, #20]
 800b9c0:	e014      	b.n	800b9ec <UTI_clampFloatValue+0x52>
    }
    else
    {
      l_returnValue = p_clampValue;
 800b9c2:	6a3b      	ldr	r3, [r7, #32]
 800b9c4:	617b      	str	r3, [r7, #20]
 800b9c6:	e011      	b.n	800b9ec <UTI_clampFloatValue+0x52>
    }
  }
  else if (p_value > p_maxValue)
 800b9c8:	6879      	ldr	r1, [r7, #4]
 800b9ca:	68f8      	ldr	r0, [r7, #12]
 800b9cc:	f7f5 fc02 	bl	80011d4 <__aeabi_fcmpgt>
 800b9d0:	4603      	mov	r3, r0
 800b9d2:	2b00      	cmp	r3, #0
 800b9d4:	d008      	beq.n	800b9e8 <UTI_clampFloatValue+0x4e>
  {
    if (p_clampToNearest == true)
 800b9d6:	78fb      	ldrb	r3, [r7, #3]
 800b9d8:	2b00      	cmp	r3, #0
 800b9da:	d002      	beq.n	800b9e2 <UTI_clampFloatValue+0x48>
    {
      l_returnValue = p_maxValue;
 800b9dc:	687b      	ldr	r3, [r7, #4]
 800b9de:	617b      	str	r3, [r7, #20]
 800b9e0:	e004      	b.n	800b9ec <UTI_clampFloatValue+0x52>
    }
    else
    {
      l_returnValue = p_clampValue;
 800b9e2:	6a3b      	ldr	r3, [r7, #32]
 800b9e4:	617b      	str	r3, [r7, #20]
 800b9e6:	e001      	b.n	800b9ec <UTI_clampFloatValue+0x52>
    }
  }
  else
  {
    l_returnValue = p_value;
 800b9e8:	68fb      	ldr	r3, [r7, #12]
 800b9ea:	617b      	str	r3, [r7, #20]
  }

  return l_returnValue;
 800b9ec:	697b      	ldr	r3, [r7, #20]
}
 800b9ee:	4618      	mov	r0, r3
 800b9f0:	3718      	adds	r7, #24
 800b9f2:	46bd      	mov	sp, r7
 800b9f4:	bd80      	pop	{r7, pc}

0800b9f6 <UTI_normalizeIntValue>:

int32_t UTI_normalizeIntValue(int32_t p_value, int32_t p_inMinValue, int32_t p_inMaxValue, int32_t p_outMinValue, int32_t p_outMaxValue, bool p_isInversionNeeded)
{
 800b9f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b9fa:	b086      	sub	sp, #24
 800b9fc:	af02      	add	r7, sp, #8
 800b9fe:	60f8      	str	r0, [r7, #12]
 800ba00:	60b9      	str	r1, [r7, #8]
 800ba02:	607a      	str	r2, [r7, #4]
 800ba04:	603b      	str	r3, [r7, #0]
  return (int32_t)UTI_normalizeFloatValue(p_value, p_inMinValue, p_inMaxValue, p_outMinValue, p_outMaxValue, p_isInversionNeeded);
 800ba06:	68f8      	ldr	r0, [r7, #12]
 800ba08:	f7f5 f9d4 	bl	8000db4 <__aeabi_i2f>
 800ba0c:	4604      	mov	r4, r0
 800ba0e:	68b8      	ldr	r0, [r7, #8]
 800ba10:	f7f5 f9d0 	bl	8000db4 <__aeabi_i2f>
 800ba14:	4605      	mov	r5, r0
 800ba16:	6878      	ldr	r0, [r7, #4]
 800ba18:	f7f5 f9cc 	bl	8000db4 <__aeabi_i2f>
 800ba1c:	4606      	mov	r6, r0
 800ba1e:	6838      	ldr	r0, [r7, #0]
 800ba20:	f7f5 f9c8 	bl	8000db4 <__aeabi_i2f>
 800ba24:	4680      	mov	r8, r0
 800ba26:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ba28:	f7f5 f9c4 	bl	8000db4 <__aeabi_i2f>
 800ba2c:	4602      	mov	r2, r0
 800ba2e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800ba32:	9301      	str	r3, [sp, #4]
 800ba34:	9200      	str	r2, [sp, #0]
 800ba36:	4643      	mov	r3, r8
 800ba38:	4632      	mov	r2, r6
 800ba3a:	4629      	mov	r1, r5
 800ba3c:	4620      	mov	r0, r4
 800ba3e:	f000 f80a 	bl	800ba56 <UTI_normalizeFloatValue>
 800ba42:	4603      	mov	r3, r0
 800ba44:	4618      	mov	r0, r3
 800ba46:	f7f5 fbcf 	bl	80011e8 <__aeabi_f2iz>
 800ba4a:	4603      	mov	r3, r0
}
 800ba4c:	4618      	mov	r0, r3
 800ba4e:	3710      	adds	r7, #16
 800ba50:	46bd      	mov	sp, r7
 800ba52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800ba56 <UTI_normalizeFloatValue>:

float UTI_normalizeFloatValue(float p_value, float p_inMinValue, float p_inMaxValue, float p_outMinValue, float p_outMaxValue, bool p_isInversionNeeded)
{
 800ba56:	b590      	push	{r4, r7, lr}
 800ba58:	b087      	sub	sp, #28
 800ba5a:	af00      	add	r7, sp, #0
 800ba5c:	60f8      	str	r0, [r7, #12]
 800ba5e:	60b9      	str	r1, [r7, #8]
 800ba60:	607a      	str	r2, [r7, #4]
 800ba62:	603b      	str	r3, [r7, #0]
  float l_returnValue;
  float l_ratio;

  l_ratio       = (p_outMaxValue - p_outMinValue) / (p_inMaxValue - p_inMinValue);
 800ba64:	6839      	ldr	r1, [r7, #0]
 800ba66:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ba68:	f7f5 f8ee 	bl	8000c48 <__aeabi_fsub>
 800ba6c:	4603      	mov	r3, r0
 800ba6e:	461c      	mov	r4, r3
 800ba70:	68b9      	ldr	r1, [r7, #8]
 800ba72:	6878      	ldr	r0, [r7, #4]
 800ba74:	f7f5 f8e8 	bl	8000c48 <__aeabi_fsub>
 800ba78:	4603      	mov	r3, r0
 800ba7a:	4619      	mov	r1, r3
 800ba7c:	4620      	mov	r0, r4
 800ba7e:	f7f5 faa1 	bl	8000fc4 <__aeabi_fdiv>
 800ba82:	4603      	mov	r3, r0
 800ba84:	613b      	str	r3, [r7, #16]
  l_returnValue =  (p_value - p_inMinValue) * l_ratio + p_outMinValue;
 800ba86:	68b9      	ldr	r1, [r7, #8]
 800ba88:	68f8      	ldr	r0, [r7, #12]
 800ba8a:	f7f5 f8dd 	bl	8000c48 <__aeabi_fsub>
 800ba8e:	4603      	mov	r3, r0
 800ba90:	6939      	ldr	r1, [r7, #16]
 800ba92:	4618      	mov	r0, r3
 800ba94:	f7f5 f9e2 	bl	8000e5c <__aeabi_fmul>
 800ba98:	4603      	mov	r3, r0
 800ba9a:	4619      	mov	r1, r3
 800ba9c:	6838      	ldr	r0, [r7, #0]
 800ba9e:	f7f5 f8d5 	bl	8000c4c <__addsf3>
 800baa2:	4603      	mov	r3, r0
 800baa4:	617b      	str	r3, [r7, #20]

  if (p_isInversionNeeded == true)
 800baa6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800baaa:	2b00      	cmp	r3, #0
 800baac:	d003      	beq.n	800bab6 <UTI_normalizeFloatValue+0x60>
  {
    l_returnValue *= -1.0f;
 800baae:	697b      	ldr	r3, [r7, #20]
 800bab0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 800bab4:	617b      	str	r3, [r7, #20]
  else
  {
    ; /* Nothing to do */
  }

  return l_returnValue;
 800bab6:	697b      	ldr	r3, [r7, #20]
}
 800bab8:	4618      	mov	r0, r3
 800baba:	371c      	adds	r7, #28
 800babc:	46bd      	mov	sp, r7
 800babe:	bd90      	pop	{r4, r7, pc}

0800bac0 <UTI_resetRtcTime>:

static void UTI_resetRtcTime(RTC_TimeTypeDef *p_time)
{
 800bac0:	b480      	push	{r7}
 800bac2:	b083      	sub	sp, #12
 800bac4:	af00      	add	r7, sp, #0
 800bac6:	6078      	str	r0, [r7, #4]
  p_time->Hours   = 0;
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	2200      	movs	r2, #0
 800bacc:	701a      	strb	r2, [r3, #0]
  p_time->Minutes = 0;
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	2200      	movs	r2, #0
 800bad2:	705a      	strb	r2, [r3, #1]
  p_time->Seconds = 0;
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	2200      	movs	r2, #0
 800bad8:	709a      	strb	r2, [r3, #2]

  return;
 800bada:	bf00      	nop
}
 800badc:	370c      	adds	r7, #12
 800bade:	46bd      	mov	sp, r7
 800bae0:	bc80      	pop	{r7}
 800bae2:	4770      	bx	lr

0800bae4 <UTI_turnRtcTimeToSeconds>:

static uint32_t UTI_turnRtcTimeToSeconds(RTC_TimeTypeDef *p_time)
{
 800bae4:	b480      	push	{r7}
 800bae6:	b083      	sub	sp, #12
 800bae8:	af00      	add	r7, sp, #0
 800baea:	6078      	str	r0, [r7, #4]
  return p_time->Hours * 3600 + p_time->Minutes * 60 + p_time->Seconds;
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	781b      	ldrb	r3, [r3, #0]
 800baf0:	461a      	mov	r2, r3
 800baf2:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 800baf6:	fb03 f202 	mul.w	r2, r3, r2
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	785b      	ldrb	r3, [r3, #1]
 800bafe:	4619      	mov	r1, r3
 800bb00:	460b      	mov	r3, r1
 800bb02:	011b      	lsls	r3, r3, #4
 800bb04:	1a5b      	subs	r3, r3, r1
 800bb06:	009b      	lsls	r3, r3, #2
 800bb08:	4413      	add	r3, r2
 800bb0a:	687a      	ldr	r2, [r7, #4]
 800bb0c:	7892      	ldrb	r2, [r2, #2]
 800bb0e:	4413      	add	r3, r2
}
 800bb10:	4618      	mov	r0, r3
 800bb12:	370c      	adds	r7, #12
 800bb14:	46bd      	mov	sp, r7
 800bb16:	bc80      	pop	{r7}
 800bb18:	4770      	bx	lr
	...

0800bb1c <WHL_init>:
              TIM_HandleTypeDef *p_pwmTimerHandle,
              uint32_t           p_pwmChannel,
              bool               p_invertOnUpdate,
              TIM_HandleTypeDef *p_encoderTimerHandle,
              bool               p_isMotorOn)
{
 800bb1c:	b580      	push	{r7, lr}
 800bb1e:	b08a      	sub	sp, #40	@ 0x28
 800bb20:	af06      	add	r7, sp, #24
 800bb22:	60f8      	str	r0, [r7, #12]
 800bb24:	60b9      	str	r1, [r7, #8]
 800bb26:	607a      	str	r2, [r7, #4]
 800bb28:	603b      	str	r3, [r7, #0]
  LOG_info("Initializing wheel module for %s", p_name);
 800bb2a:	68ba      	ldr	r2, [r7, #8]
 800bb2c:	4924      	ldr	r1, [pc, #144]	@ (800bbc0 <WHL_init+0xa4>)
 800bb2e:	2001      	movs	r0, #1
 800bb30:	f7fe fe02 	bl	800a738 <LOG_log>

  p_handle->name = p_name;
 800bb34:	68fb      	ldr	r3, [r7, #12]
 800bb36:	68ba      	ldr	r2, [r7, #8]
 800bb38:	601a      	str	r2, [r3, #0]

  /* Setup motor (with a 0 speed & stopped direction, at this point) */
  MTR_init(&p_handle->motor,
 800bb3a:	68fb      	ldr	r3, [r7, #12]
 800bb3c:	1d18      	adds	r0, r3, #4
 800bb3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb40:	9303      	str	r3, [sp, #12]
 800bb42:	6a3b      	ldr	r3, [r7, #32]
 800bb44:	9302      	str	r3, [sp, #8]
 800bb46:	69fb      	ldr	r3, [r7, #28]
 800bb48:	9301      	str	r3, [sp, #4]
 800bb4a:	69bb      	ldr	r3, [r7, #24]
 800bb4c:	9300      	str	r3, [sp, #0]
 800bb4e:	683b      	ldr	r3, [r7, #0]
 800bb50:	687a      	ldr	r2, [r7, #4]
 800bb52:	68b9      	ldr	r1, [r7, #8]
 800bb54:	f7fe fee4 	bl	800a920 <MTR_init>
            p_dirPin2,
            p_pwmTimerHandle,
            p_pwmChannel);

  /* Setup encoder */
  ENC_init(&p_handle->encoder,
 800bb58:	68fb      	ldr	r3, [r7, #12]
 800bb5a:	f103 0028 	add.w	r0, r3, #40	@ 0x28
 800bb5e:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 800bb62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb64:	68b9      	ldr	r1, [r7, #8]
 800bb66:	f7fe fc73 	bl	800a450 <ENC_init>
            p_name,
            p_invertOnUpdate,
            p_encoderTimerHandle);

  /* Setup speed buffer */
  CBU_init(&p_handle->speedBuffer);
 800bb6a:	68fb      	ldr	r3, [r7, #12]
 800bb6c:	336c      	adds	r3, #108	@ 0x6c
 800bb6e:	4618      	mov	r0, r3
 800bb70:	f7fd f95c 	bl	8008e2c <CBU_init>

  /* Setup average speed */
  p_handle->averageSpeed = 0;
 800bb74:	68fb      	ldr	r3, [r7, #12]
 800bb76:	f04f 0200 	mov.w	r2, #0
 800bb7a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Setup PID (with a target speed to 0) */
  PID_init(&p_handle->pid,
 800bb7e:	68fb      	ldr	r3, [r7, #12]
 800bb80:	f103 0038 	add.w	r0, r3, #56	@ 0x38
 800bb84:	f04f 0300 	mov.w	r3, #0
 800bb88:	9304      	str	r3, [sp, #16]
 800bb8a:	4b0e      	ldr	r3, [pc, #56]	@ (800bbc4 <WHL_init+0xa8>)
 800bb8c:	9303      	str	r3, [sp, #12]
 800bb8e:	f04f 0300 	mov.w	r3, #0
 800bb92:	9302      	str	r3, [sp, #8]
 800bb94:	f04f 0300 	mov.w	r3, #0
 800bb98:	9301      	str	r3, [sp, #4]
 800bb9a:	f04f 0300 	mov.w	r3, #0
 800bb9e:	9300      	str	r3, [sp, #0]
 800bba0:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800bba4:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800bba8:	68b9      	ldr	r1, [r7, #8]
 800bbaa:	f7fe ffab 	bl	800ab04 <PID_init>
            0,
            STP_DRIVE_MIN_SPEED,
            STP_DRIVE_MAX_SPEED,
            STP_DRIVE_PID_ANTI_WIND_UP_FACTOR);

  p_handle->isMotorOn = p_isMotorOn;
 800bbae:	68fb      	ldr	r3, [r7, #12]
 800bbb0:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 800bbb4:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return;
 800bbb8:	bf00      	nop
}
 800bbba:	3710      	adds	r7, #16
 800bbbc:	46bd      	mov	sp, r7
 800bbbe:	bd80      	pop	{r7, pc}
 800bbc0:	080121b4 	.word	0x080121b4
 800bbc4:	42200000 	.word	0x42200000

0800bbc8 <WHL_turnMotorOn>:

void WHL_turnMotorOn(T_WHL_Handle *p_handle)
{
 800bbc8:	b480      	push	{r7}
 800bbca:	b083      	sub	sp, #12
 800bbcc:	af00      	add	r7, sp, #0
 800bbce:	6078      	str	r0, [r7, #4]
  p_handle->isMotorOn = true;
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	2201      	movs	r2, #1
 800bbd4:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return;
 800bbd8:	bf00      	nop
}
 800bbda:	370c      	adds	r7, #12
 800bbdc:	46bd      	mov	sp, r7
 800bbde:	bc80      	pop	{r7}
 800bbe0:	4770      	bx	lr

0800bbe2 <WHL_turnMotorOff>:

void WHL_turnMotorOff(T_WHL_Handle *p_handle)
{
 800bbe2:	b580      	push	{r7, lr}
 800bbe4:	b082      	sub	sp, #8
 800bbe6:	af00      	add	r7, sp, #0
 800bbe8:	6078      	str	r0, [r7, #4]
  MTR_setSpeed(&p_handle->motor, 0);
 800bbea:	687b      	ldr	r3, [r7, #4]
 800bbec:	3304      	adds	r3, #4
 800bbee:	2100      	movs	r1, #0
 800bbf0:	4618      	mov	r0, r3
 800bbf2:	f7fe ff3d 	bl	800aa70 <MTR_setSpeed>

  p_handle->isMotorOn = false;
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	2200      	movs	r2, #0
 800bbfa:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return;
 800bbfe:	bf00      	nop
}
 800bc00:	3708      	adds	r7, #8
 800bc02:	46bd      	mov	sp, r7
 800bc04:	bd80      	pop	{r7, pc}

0800bc06 <WHL_updateEncoder>:

void WHL_updateEncoder(T_WHL_Handle *p_handle,
                       uint32_t      p_count)
{
 800bc06:	b580      	push	{r7, lr}
 800bc08:	b082      	sub	sp, #8
 800bc0a:	af00      	add	r7, sp, #0
 800bc0c:	6078      	str	r0, [r7, #4]
 800bc0e:	6039      	str	r1, [r7, #0]
  ENC_update(&p_handle->encoder, p_count);
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	3328      	adds	r3, #40	@ 0x28
 800bc14:	683a      	ldr	r2, [r7, #0]
 800bc16:	4611      	mov	r1, r2
 800bc18:	4618      	mov	r0, r3
 800bc1a:	f7fe fc4a 	bl	800a4b2 <ENC_update>

  return;
 800bc1e:	bf00      	nop
}
 800bc20:	3708      	adds	r7, #8
 800bc22:	46bd      	mov	sp, r7
 800bc24:	bd80      	pop	{r7, pc}

0800bc26 <WHL_setDirection>:

void WHL_setDirection(T_WHL_Handle *p_handle, T_MTR_DIRECTION p_direction)
{
 800bc26:	b580      	push	{r7, lr}
 800bc28:	b082      	sub	sp, #8
 800bc2a:	af00      	add	r7, sp, #0
 800bc2c:	6078      	str	r0, [r7, #4]
 800bc2e:	460b      	mov	r3, r1
 800bc30:	70fb      	strb	r3, [r7, #3]
  MTR_setDirection(&p_handle->motor, p_direction);
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	3304      	adds	r3, #4
 800bc36:	78fa      	ldrb	r2, [r7, #3]
 800bc38:	4611      	mov	r1, r2
 800bc3a:	4618      	mov	r0, r3
 800bc3c:	f7fe fea0 	bl	800a980 <MTR_setDirection>

  return;
 800bc40:	bf00      	nop
}
 800bc42:	3708      	adds	r7, #8
 800bc44:	46bd      	mov	sp, r7
 800bc46:	bd80      	pop	{r7, pc}

0800bc48 <WHL_setSpeed>:

void WHL_setSpeed(T_WHL_Handle *p_handle, uint32_t p_speed)
{
 800bc48:	b580      	push	{r7, lr}
 800bc4a:	b082      	sub	sp, #8
 800bc4c:	af00      	add	r7, sp, #0
 800bc4e:	6078      	str	r0, [r7, #4]
 800bc50:	6039      	str	r1, [r7, #0]
  if (p_handle->isMotorOn == true)
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 800bc58:	2b00      	cmp	r3, #0
 800bc5a:	d006      	beq.n	800bc6a <WHL_setSpeed+0x22>
  {
    MTR_setSpeed(&p_handle->motor, p_speed);
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	3304      	adds	r3, #4
 800bc60:	6839      	ldr	r1, [r7, #0]
 800bc62:	4618      	mov	r0, r3
 800bc64:	f7fe ff04 	bl	800aa70 <MTR_setSpeed>
  else
  {
    ; /* Nothing to do */
  }

  return;
 800bc68:	bf00      	nop
 800bc6a:	bf00      	nop
}
 800bc6c:	3708      	adds	r7, #8
 800bc6e:	46bd      	mov	sp, r7
 800bc70:	bd80      	pop	{r7, pc}

0800bc72 <WHL_setPidKp>:

void WHL_setPidKp(T_WHL_Handle *p_handle, float p_kp)
{
 800bc72:	b580      	push	{r7, lr}
 800bc74:	b082      	sub	sp, #8
 800bc76:	af00      	add	r7, sp, #0
 800bc78:	6078      	str	r0, [r7, #4]
 800bc7a:	6039      	str	r1, [r7, #0]
  PID_setKp(&p_handle->pid, p_kp);
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	3338      	adds	r3, #56	@ 0x38
 800bc80:	6839      	ldr	r1, [r7, #0]
 800bc82:	4618      	mov	r0, r3
 800bc84:	f7fe ffc1 	bl	800ac0a <PID_setKp>

  return;
 800bc88:	bf00      	nop
}
 800bc8a:	3708      	adds	r7, #8
 800bc8c:	46bd      	mov	sp, r7
 800bc8e:	bd80      	pop	{r7, pc}

0800bc90 <WHL_setPidKi>:

void WHL_setPidKi(T_WHL_Handle *p_handle, float p_ki)
{
 800bc90:	b580      	push	{r7, lr}
 800bc92:	b082      	sub	sp, #8
 800bc94:	af00      	add	r7, sp, #0
 800bc96:	6078      	str	r0, [r7, #4]
 800bc98:	6039      	str	r1, [r7, #0]
  PID_setKi(&p_handle->pid, p_ki);
 800bc9a:	687b      	ldr	r3, [r7, #4]
 800bc9c:	3338      	adds	r3, #56	@ 0x38
 800bc9e:	6839      	ldr	r1, [r7, #0]
 800bca0:	4618      	mov	r0, r3
 800bca2:	f7fe ffbf 	bl	800ac24 <PID_setKi>

  return;
 800bca6:	bf00      	nop
}
 800bca8:	3708      	adds	r7, #8
 800bcaa:	46bd      	mov	sp, r7
 800bcac:	bd80      	pop	{r7, pc}

0800bcae <WHL_setPidKd>:

void WHL_setPidKd(T_WHL_Handle *p_handle, float p_kd)
{
 800bcae:	b580      	push	{r7, lr}
 800bcb0:	b082      	sub	sp, #8
 800bcb2:	af00      	add	r7, sp, #0
 800bcb4:	6078      	str	r0, [r7, #4]
 800bcb6:	6039      	str	r1, [r7, #0]
  PID_setKd(&p_handle->pid, p_kd);
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	3338      	adds	r3, #56	@ 0x38
 800bcbc:	6839      	ldr	r1, [r7, #0]
 800bcbe:	4618      	mov	r0, r3
 800bcc0:	f7fe ffbd 	bl	800ac3e <PID_setKd>

  return;
 800bcc4:	bf00      	nop
}
 800bcc6:	3708      	adds	r7, #8
 800bcc8:	46bd      	mov	sp, r7
 800bcca:	bd80      	pop	{r7, pc}

0800bccc <WHL_setPidTarget>:

void WHL_setPidTarget(T_WHL_Handle *p_handle, uint32_t p_speed)
{
 800bccc:	b590      	push	{r4, r7, lr}
 800bcce:	b083      	sub	sp, #12
 800bcd0:	af00      	add	r7, sp, #0
 800bcd2:	6078      	str	r0, [r7, #4]
 800bcd4:	6039      	str	r1, [r7, #0]
  PID_setTargetValue(&p_handle->pid, p_speed);
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	f103 0438 	add.w	r4, r3, #56	@ 0x38
 800bcdc:	6838      	ldr	r0, [r7, #0]
 800bcde:	f7f5 f865 	bl	8000dac <__aeabi_ui2f>
 800bce2:	4603      	mov	r3, r0
 800bce4:	4619      	mov	r1, r3
 800bce6:	4620      	mov	r0, r4
 800bce8:	f7fe ffb6 	bl	800ac58 <PID_setTargetValue>

  return;
 800bcec:	bf00      	nop
}
 800bcee:	370c      	adds	r7, #12
 800bcf0:	46bd      	mov	sp, r7
 800bcf2:	bd90      	pop	{r4, r7, pc}

0800bcf4 <WHL_setDirectTarget>:

void  WHL_setDirectTarget(T_WHL_Handle *p_handle, uint32_t p_speed)
{
 800bcf4:	b580      	push	{r7, lr}
 800bcf6:	b082      	sub	sp, #8
 800bcf8:	af00      	add	r7, sp, #0
 800bcfa:	6078      	str	r0, [r7, #4]
 800bcfc:	6039      	str	r1, [r7, #0]
  WHL_setSpeed(p_handle, p_speed);
 800bcfe:	6839      	ldr	r1, [r7, #0]
 800bd00:	6878      	ldr	r0, [r7, #4]
 800bd02:	f7ff ffa1 	bl	800bc48 <WHL_setSpeed>

  return;
 800bd06:	bf00      	nop
}
 800bd08:	3708      	adds	r7, #8
 800bd0a:	46bd      	mov	sp, r7
 800bd0c:	bd80      	pop	{r7, pc}
	...

0800bd10 <WHL_updateAverageSpeed>:

void WHL_updateAverageSpeed(T_WHL_Handle *p_handle)
{
 800bd10:	b590      	push	{r4, r7, lr}
 800bd12:	b085      	sub	sp, #20
 800bd14:	af00      	add	r7, sp, #0
 800bd16:	6078      	str	r0, [r7, #4]
  uint32_t l_elapsedTimeInUs;
  float    l_measuredSpeed;

  l_elapsedTimeInUs = CHR_getTimeUs();
 800bd18:	f7fd f84c 	bl	8008db4 <CHR_getTimeUs>
 800bd1c:	60f8      	str	r0, [r7, #12]

  l_measuredSpeed = (float)ENC_getCount(&p_handle->encoder) / (float)l_elapsedTimeInUs * (float)STP_DRIVE_PID_ENCODER_TO_SPEED_FACTOR;
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	3328      	adds	r3, #40	@ 0x28
 800bd22:	4618      	mov	r0, r3
 800bd24:	f7fe fbde 	bl	800a4e4 <ENC_getCount>
 800bd28:	4603      	mov	r3, r0
 800bd2a:	4618      	mov	r0, r3
 800bd2c:	f7f5 f842 	bl	8000db4 <__aeabi_i2f>
 800bd30:	4604      	mov	r4, r0
 800bd32:	68f8      	ldr	r0, [r7, #12]
 800bd34:	f7f5 f83a 	bl	8000dac <__aeabi_ui2f>
 800bd38:	4603      	mov	r3, r0
 800bd3a:	4619      	mov	r1, r3
 800bd3c:	4620      	mov	r0, r4
 800bd3e:	f7f5 f941 	bl	8000fc4 <__aeabi_fdiv>
 800bd42:	4603      	mov	r3, r0
 800bd44:	490c      	ldr	r1, [pc, #48]	@ (800bd78 <WHL_updateAverageSpeed+0x68>)
 800bd46:	4618      	mov	r0, r3
 800bd48:	f7f5 f888 	bl	8000e5c <__aeabi_fmul>
 800bd4c:	4603      	mov	r3, r0
 800bd4e:	60bb      	str	r3, [r7, #8]

  CBU_push(&p_handle->speedBuffer, l_measuredSpeed);
 800bd50:	687b      	ldr	r3, [r7, #4]
 800bd52:	336c      	adds	r3, #108	@ 0x6c
 800bd54:	68b9      	ldr	r1, [r7, #8]
 800bd56:	4618      	mov	r0, r3
 800bd58:	f7fd f88c 	bl	8008e74 <CBU_push>

  p_handle->averageSpeed = CBU_getAverage(&p_handle->speedBuffer);
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	336c      	adds	r3, #108	@ 0x6c
 800bd60:	4618      	mov	r0, r3
 800bd62:	f7fd f8ae 	bl	8008ec2 <CBU_getAverage>
 800bd66:	4602      	mov	r2, r0
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  return;
 800bd6e:	bf00      	nop
}
 800bd70:	3714      	adds	r7, #20
 800bd72:	46bd      	mov	sp, r7
 800bd74:	bd90      	pop	{r4, r7, pc}
 800bd76:	bf00      	nop
 800bd78:	46c35000 	.word	0x46c35000

0800bd7c <WHL_updatePidSpeed>:

void WHL_updatePidSpeed(T_WHL_Handle *p_handle)
{
 800bd7c:	b580      	push	{r7, lr}
 800bd7e:	b084      	sub	sp, #16
 800bd80:	af00      	add	r7, sp, #0
 800bd82:	6078      	str	r0, [r7, #4]
  uint32_t l_elapsedTimeInUs;
  float    l_pidSpeed;

  l_elapsedTimeInUs = CHR_getTimeUs();
 800bd84:	f7fd f816 	bl	8008db4 <CHR_getTimeUs>
 800bd88:	60f8      	str	r0, [r7, #12]

  l_pidSpeed = PID_update(&p_handle->pid, fabs(p_handle->averageSpeed), l_elapsedTimeInUs);
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	f103 0038 	add.w	r0, r3, #56	@ 0x38
 800bd90:	687b      	ldr	r3, [r7, #4]
 800bd92:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800bd96:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800bd9a:	68fa      	ldr	r2, [r7, #12]
 800bd9c:	4619      	mov	r1, r3
 800bd9e:	f7fe ff73 	bl	800ac88 <PID_update>
 800bda2:	60b8      	str	r0, [r7, #8]

  WHL_setSpeed(p_handle, l_pidSpeed);
 800bda4:	68b8      	ldr	r0, [r7, #8]
 800bda6:	f7f5 fa45 	bl	8001234 <__aeabi_f2uiz>
 800bdaa:	4603      	mov	r3, r0
 800bdac:	4619      	mov	r1, r3
 800bdae:	6878      	ldr	r0, [r7, #4]
 800bdb0:	f7ff ff4a 	bl	800bc48 <WHL_setSpeed>

  return;
 800bdb4:	bf00      	nop
}
 800bdb6:	3710      	adds	r7, #16
 800bdb8:	46bd      	mov	sp, r7
 800bdba:	bd80      	pop	{r7, pc}

0800bdbc <WHL_getAverageSpeed>:

float WHL_getAverageSpeed(T_WHL_Handle *p_handle)
{
 800bdbc:	b480      	push	{r7}
 800bdbe:	b083      	sub	sp, #12
 800bdc0:	af00      	add	r7, sp, #0
 800bdc2:	6078      	str	r0, [r7, #4]
  return p_handle->averageSpeed;
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
}
 800bdca:	4618      	mov	r0, r3
 800bdcc:	370c      	adds	r7, #12
 800bdce:	46bd      	mov	sp, r7
 800bdd0:	bc80      	pop	{r7}
 800bdd2:	4770      	bx	lr

0800bdd4 <WHL_logInfo>:

void WHL_logInfo(T_WHL_Handle *p_handle)
{
 800bdd4:	b5b0      	push	{r4, r5, r7, lr}
 800bdd6:	b08a      	sub	sp, #40	@ 0x28
 800bdd8:	af04      	add	r7, sp, #16
 800bdda:	6078      	str	r0, [r7, #4]
  T_MTR_DIRECTION l_direction;
  uint32_t        l_targetSpeed;
  uint32_t        l_actualSpeed;
  int32_t         l_count;

  l_direction   = MTR_getDirection  (&p_handle->motor  );
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	3304      	adds	r3, #4
 800bde0:	4618      	mov	r0, r3
 800bde2:	f7fe fe39 	bl	800aa58 <MTR_getDirection>
 800bde6:	4603      	mov	r3, r0
 800bde8:	75fb      	strb	r3, [r7, #23]
  l_targetSpeed = PID_getTargetValue(&p_handle->pid    );
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	3338      	adds	r3, #56	@ 0x38
 800bdee:	4618      	mov	r0, r3
 800bdf0:	f7fe ff3f 	bl	800ac72 <PID_getTargetValue>
 800bdf4:	4603      	mov	r3, r0
 800bdf6:	4618      	mov	r0, r3
 800bdf8:	f7f5 fa1c 	bl	8001234 <__aeabi_f2uiz>
 800bdfc:	4603      	mov	r3, r0
 800bdfe:	613b      	str	r3, [r7, #16]
  l_actualSpeed = MTR_getSpeed      (&p_handle->motor  );
 800be00:	687b      	ldr	r3, [r7, #4]
 800be02:	3304      	adds	r3, #4
 800be04:	4618      	mov	r0, r3
 800be06:	f7fe fe71 	bl	800aaec <MTR_getSpeed>
 800be0a:	60f8      	str	r0, [r7, #12]
  l_count       = ENC_getCount      (&p_handle->encoder);
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	3328      	adds	r3, #40	@ 0x28
 800be10:	4618      	mov	r0, r3
 800be12:	f7fe fb67 	bl	800a4e4 <ENC_getCount>
 800be16:	60b8      	str	r0, [r7, #8]

  LOG_info("%s direction / target / speed / count / average: %2u / %2u / %2u / %2d / %2d",
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	681c      	ldr	r4, [r3, #0]
 800be1c:	7dfd      	ldrb	r5, [r7, #23]
 800be1e:	687b      	ldr	r3, [r7, #4]
 800be20:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800be24:	4618      	mov	r0, r3
 800be26:	f7f5 f9df 	bl	80011e8 <__aeabi_f2iz>
 800be2a:	4603      	mov	r3, r0
 800be2c:	9303      	str	r3, [sp, #12]
 800be2e:	68bb      	ldr	r3, [r7, #8]
 800be30:	9302      	str	r3, [sp, #8]
 800be32:	68fb      	ldr	r3, [r7, #12]
 800be34:	9301      	str	r3, [sp, #4]
 800be36:	693b      	ldr	r3, [r7, #16]
 800be38:	9300      	str	r3, [sp, #0]
 800be3a:	462b      	mov	r3, r5
 800be3c:	4622      	mov	r2, r4
 800be3e:	4904      	ldr	r1, [pc, #16]	@ (800be50 <WHL_logInfo+0x7c>)
 800be40:	2001      	movs	r0, #1
 800be42:	f7fe fc79 	bl	800a738 <LOG_log>
           l_targetSpeed,
           l_actualSpeed,
           l_count,
      (int)p_handle->averageSpeed);

  return;
 800be46:	bf00      	nop
}
 800be48:	3718      	adds	r7, #24
 800be4a:	46bd      	mov	sp, r7
 800be4c:	bdb0      	pop	{r4, r5, r7, pc}
 800be4e:	bf00      	nop
 800be50:	080121d8 	.word	0x080121d8

0800be54 <atof>:
 800be54:	2100      	movs	r1, #0
 800be56:	f000 bec5 	b.w	800cbe4 <strtod>

0800be5a <atoi>:
 800be5a:	220a      	movs	r2, #10
 800be5c:	2100      	movs	r1, #0
 800be5e:	f000 bf49 	b.w	800ccf4 <strtol>
	...

0800be64 <malloc>:
 800be64:	4b02      	ldr	r3, [pc, #8]	@ (800be70 <malloc+0xc>)
 800be66:	4601      	mov	r1, r0
 800be68:	6818      	ldr	r0, [r3, #0]
 800be6a:	f000 b82d 	b.w	800bec8 <_malloc_r>
 800be6e:	bf00      	nop
 800be70:	20000194 	.word	0x20000194

0800be74 <free>:
 800be74:	4b02      	ldr	r3, [pc, #8]	@ (800be80 <free+0xc>)
 800be76:	4601      	mov	r1, r0
 800be78:	6818      	ldr	r0, [r3, #0]
 800be7a:	f002 bec9 	b.w	800ec10 <_free_r>
 800be7e:	bf00      	nop
 800be80:	20000194 	.word	0x20000194

0800be84 <sbrk_aligned>:
 800be84:	b570      	push	{r4, r5, r6, lr}
 800be86:	4e0f      	ldr	r6, [pc, #60]	@ (800bec4 <sbrk_aligned+0x40>)
 800be88:	460c      	mov	r4, r1
 800be8a:	6831      	ldr	r1, [r6, #0]
 800be8c:	4605      	mov	r5, r0
 800be8e:	b911      	cbnz	r1, 800be96 <sbrk_aligned+0x12>
 800be90:	f001 ffea 	bl	800de68 <_sbrk_r>
 800be94:	6030      	str	r0, [r6, #0]
 800be96:	4621      	mov	r1, r4
 800be98:	4628      	mov	r0, r5
 800be9a:	f001 ffe5 	bl	800de68 <_sbrk_r>
 800be9e:	1c43      	adds	r3, r0, #1
 800bea0:	d103      	bne.n	800beaa <sbrk_aligned+0x26>
 800bea2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800bea6:	4620      	mov	r0, r4
 800bea8:	bd70      	pop	{r4, r5, r6, pc}
 800beaa:	1cc4      	adds	r4, r0, #3
 800beac:	f024 0403 	bic.w	r4, r4, #3
 800beb0:	42a0      	cmp	r0, r4
 800beb2:	d0f8      	beq.n	800bea6 <sbrk_aligned+0x22>
 800beb4:	1a21      	subs	r1, r4, r0
 800beb6:	4628      	mov	r0, r5
 800beb8:	f001 ffd6 	bl	800de68 <_sbrk_r>
 800bebc:	3001      	adds	r0, #1
 800bebe:	d1f2      	bne.n	800bea6 <sbrk_aligned+0x22>
 800bec0:	e7ef      	b.n	800bea2 <sbrk_aligned+0x1e>
 800bec2:	bf00      	nop
 800bec4:	20000c30 	.word	0x20000c30

0800bec8 <_malloc_r>:
 800bec8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800becc:	1ccd      	adds	r5, r1, #3
 800bece:	f025 0503 	bic.w	r5, r5, #3
 800bed2:	3508      	adds	r5, #8
 800bed4:	2d0c      	cmp	r5, #12
 800bed6:	bf38      	it	cc
 800bed8:	250c      	movcc	r5, #12
 800beda:	2d00      	cmp	r5, #0
 800bedc:	4606      	mov	r6, r0
 800bede:	db01      	blt.n	800bee4 <_malloc_r+0x1c>
 800bee0:	42a9      	cmp	r1, r5
 800bee2:	d904      	bls.n	800beee <_malloc_r+0x26>
 800bee4:	230c      	movs	r3, #12
 800bee6:	6033      	str	r3, [r6, #0]
 800bee8:	2000      	movs	r0, #0
 800beea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800beee:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bfc4 <_malloc_r+0xfc>
 800bef2:	f000 f869 	bl	800bfc8 <__malloc_lock>
 800bef6:	f8d8 3000 	ldr.w	r3, [r8]
 800befa:	461c      	mov	r4, r3
 800befc:	bb44      	cbnz	r4, 800bf50 <_malloc_r+0x88>
 800befe:	4629      	mov	r1, r5
 800bf00:	4630      	mov	r0, r6
 800bf02:	f7ff ffbf 	bl	800be84 <sbrk_aligned>
 800bf06:	1c43      	adds	r3, r0, #1
 800bf08:	4604      	mov	r4, r0
 800bf0a:	d158      	bne.n	800bfbe <_malloc_r+0xf6>
 800bf0c:	f8d8 4000 	ldr.w	r4, [r8]
 800bf10:	4627      	mov	r7, r4
 800bf12:	2f00      	cmp	r7, #0
 800bf14:	d143      	bne.n	800bf9e <_malloc_r+0xd6>
 800bf16:	2c00      	cmp	r4, #0
 800bf18:	d04b      	beq.n	800bfb2 <_malloc_r+0xea>
 800bf1a:	6823      	ldr	r3, [r4, #0]
 800bf1c:	4639      	mov	r1, r7
 800bf1e:	4630      	mov	r0, r6
 800bf20:	eb04 0903 	add.w	r9, r4, r3
 800bf24:	f001 ffa0 	bl	800de68 <_sbrk_r>
 800bf28:	4581      	cmp	r9, r0
 800bf2a:	d142      	bne.n	800bfb2 <_malloc_r+0xea>
 800bf2c:	6821      	ldr	r1, [r4, #0]
 800bf2e:	4630      	mov	r0, r6
 800bf30:	1a6d      	subs	r5, r5, r1
 800bf32:	4629      	mov	r1, r5
 800bf34:	f7ff ffa6 	bl	800be84 <sbrk_aligned>
 800bf38:	3001      	adds	r0, #1
 800bf3a:	d03a      	beq.n	800bfb2 <_malloc_r+0xea>
 800bf3c:	6823      	ldr	r3, [r4, #0]
 800bf3e:	442b      	add	r3, r5
 800bf40:	6023      	str	r3, [r4, #0]
 800bf42:	f8d8 3000 	ldr.w	r3, [r8]
 800bf46:	685a      	ldr	r2, [r3, #4]
 800bf48:	bb62      	cbnz	r2, 800bfa4 <_malloc_r+0xdc>
 800bf4a:	f8c8 7000 	str.w	r7, [r8]
 800bf4e:	e00f      	b.n	800bf70 <_malloc_r+0xa8>
 800bf50:	6822      	ldr	r2, [r4, #0]
 800bf52:	1b52      	subs	r2, r2, r5
 800bf54:	d420      	bmi.n	800bf98 <_malloc_r+0xd0>
 800bf56:	2a0b      	cmp	r2, #11
 800bf58:	d917      	bls.n	800bf8a <_malloc_r+0xc2>
 800bf5a:	1961      	adds	r1, r4, r5
 800bf5c:	42a3      	cmp	r3, r4
 800bf5e:	6025      	str	r5, [r4, #0]
 800bf60:	bf18      	it	ne
 800bf62:	6059      	strne	r1, [r3, #4]
 800bf64:	6863      	ldr	r3, [r4, #4]
 800bf66:	bf08      	it	eq
 800bf68:	f8c8 1000 	streq.w	r1, [r8]
 800bf6c:	5162      	str	r2, [r4, r5]
 800bf6e:	604b      	str	r3, [r1, #4]
 800bf70:	4630      	mov	r0, r6
 800bf72:	f000 f82f 	bl	800bfd4 <__malloc_unlock>
 800bf76:	f104 000b 	add.w	r0, r4, #11
 800bf7a:	1d23      	adds	r3, r4, #4
 800bf7c:	f020 0007 	bic.w	r0, r0, #7
 800bf80:	1ac2      	subs	r2, r0, r3
 800bf82:	bf1c      	itt	ne
 800bf84:	1a1b      	subne	r3, r3, r0
 800bf86:	50a3      	strne	r3, [r4, r2]
 800bf88:	e7af      	b.n	800beea <_malloc_r+0x22>
 800bf8a:	6862      	ldr	r2, [r4, #4]
 800bf8c:	42a3      	cmp	r3, r4
 800bf8e:	bf0c      	ite	eq
 800bf90:	f8c8 2000 	streq.w	r2, [r8]
 800bf94:	605a      	strne	r2, [r3, #4]
 800bf96:	e7eb      	b.n	800bf70 <_malloc_r+0xa8>
 800bf98:	4623      	mov	r3, r4
 800bf9a:	6864      	ldr	r4, [r4, #4]
 800bf9c:	e7ae      	b.n	800befc <_malloc_r+0x34>
 800bf9e:	463c      	mov	r4, r7
 800bfa0:	687f      	ldr	r7, [r7, #4]
 800bfa2:	e7b6      	b.n	800bf12 <_malloc_r+0x4a>
 800bfa4:	461a      	mov	r2, r3
 800bfa6:	685b      	ldr	r3, [r3, #4]
 800bfa8:	42a3      	cmp	r3, r4
 800bfaa:	d1fb      	bne.n	800bfa4 <_malloc_r+0xdc>
 800bfac:	2300      	movs	r3, #0
 800bfae:	6053      	str	r3, [r2, #4]
 800bfb0:	e7de      	b.n	800bf70 <_malloc_r+0xa8>
 800bfb2:	230c      	movs	r3, #12
 800bfb4:	4630      	mov	r0, r6
 800bfb6:	6033      	str	r3, [r6, #0]
 800bfb8:	f000 f80c 	bl	800bfd4 <__malloc_unlock>
 800bfbc:	e794      	b.n	800bee8 <_malloc_r+0x20>
 800bfbe:	6005      	str	r5, [r0, #0]
 800bfc0:	e7d6      	b.n	800bf70 <_malloc_r+0xa8>
 800bfc2:	bf00      	nop
 800bfc4:	20000c34 	.word	0x20000c34

0800bfc8 <__malloc_lock>:
 800bfc8:	4801      	ldr	r0, [pc, #4]	@ (800bfd0 <__malloc_lock+0x8>)
 800bfca:	f001 bf9a 	b.w	800df02 <__retarget_lock_acquire_recursive>
 800bfce:	bf00      	nop
 800bfd0:	20000d78 	.word	0x20000d78

0800bfd4 <__malloc_unlock>:
 800bfd4:	4801      	ldr	r0, [pc, #4]	@ (800bfdc <__malloc_unlock+0x8>)
 800bfd6:	f001 bf95 	b.w	800df04 <__retarget_lock_release_recursive>
 800bfda:	bf00      	nop
 800bfdc:	20000d78 	.word	0x20000d78

0800bfe0 <sulp>:
 800bfe0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bfe4:	460f      	mov	r7, r1
 800bfe6:	4690      	mov	r8, r2
 800bfe8:	f003 fd12 	bl	800fa10 <__ulp>
 800bfec:	4604      	mov	r4, r0
 800bfee:	460d      	mov	r5, r1
 800bff0:	f1b8 0f00 	cmp.w	r8, #0
 800bff4:	d011      	beq.n	800c01a <sulp+0x3a>
 800bff6:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800bffa:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800bffe:	2b00      	cmp	r3, #0
 800c000:	dd0b      	ble.n	800c01a <sulp+0x3a>
 800c002:	2400      	movs	r4, #0
 800c004:	051b      	lsls	r3, r3, #20
 800c006:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800c00a:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800c00e:	4622      	mov	r2, r4
 800c010:	462b      	mov	r3, r5
 800c012:	f7f4 facd 	bl	80005b0 <__aeabi_dmul>
 800c016:	4604      	mov	r4, r0
 800c018:	460d      	mov	r5, r1
 800c01a:	4620      	mov	r0, r4
 800c01c:	4629      	mov	r1, r5
 800c01e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c022:	0000      	movs	r0, r0
 800c024:	0000      	movs	r0, r0
	...

0800c028 <_strtod_l>:
 800c028:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c02c:	b09f      	sub	sp, #124	@ 0x7c
 800c02e:	9217      	str	r2, [sp, #92]	@ 0x5c
 800c030:	2200      	movs	r2, #0
 800c032:	460c      	mov	r4, r1
 800c034:	921a      	str	r2, [sp, #104]	@ 0x68
 800c036:	f04f 0a00 	mov.w	sl, #0
 800c03a:	f04f 0b00 	mov.w	fp, #0
 800c03e:	460a      	mov	r2, r1
 800c040:	9005      	str	r0, [sp, #20]
 800c042:	9219      	str	r2, [sp, #100]	@ 0x64
 800c044:	7811      	ldrb	r1, [r2, #0]
 800c046:	292b      	cmp	r1, #43	@ 0x2b
 800c048:	d048      	beq.n	800c0dc <_strtod_l+0xb4>
 800c04a:	d836      	bhi.n	800c0ba <_strtod_l+0x92>
 800c04c:	290d      	cmp	r1, #13
 800c04e:	d830      	bhi.n	800c0b2 <_strtod_l+0x8a>
 800c050:	2908      	cmp	r1, #8
 800c052:	d830      	bhi.n	800c0b6 <_strtod_l+0x8e>
 800c054:	2900      	cmp	r1, #0
 800c056:	d039      	beq.n	800c0cc <_strtod_l+0xa4>
 800c058:	2200      	movs	r2, #0
 800c05a:	920e      	str	r2, [sp, #56]	@ 0x38
 800c05c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800c05e:	782a      	ldrb	r2, [r5, #0]
 800c060:	2a30      	cmp	r2, #48	@ 0x30
 800c062:	f040 80b0 	bne.w	800c1c6 <_strtod_l+0x19e>
 800c066:	786a      	ldrb	r2, [r5, #1]
 800c068:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800c06c:	2a58      	cmp	r2, #88	@ 0x58
 800c06e:	d16c      	bne.n	800c14a <_strtod_l+0x122>
 800c070:	9302      	str	r3, [sp, #8]
 800c072:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c074:	4a8f      	ldr	r2, [pc, #572]	@ (800c2b4 <_strtod_l+0x28c>)
 800c076:	9301      	str	r3, [sp, #4]
 800c078:	ab1a      	add	r3, sp, #104	@ 0x68
 800c07a:	9300      	str	r3, [sp, #0]
 800c07c:	9805      	ldr	r0, [sp, #20]
 800c07e:	ab1b      	add	r3, sp, #108	@ 0x6c
 800c080:	a919      	add	r1, sp, #100	@ 0x64
 800c082:	f002 fe75 	bl	800ed70 <__gethex>
 800c086:	f010 060f 	ands.w	r6, r0, #15
 800c08a:	4604      	mov	r4, r0
 800c08c:	d005      	beq.n	800c09a <_strtod_l+0x72>
 800c08e:	2e06      	cmp	r6, #6
 800c090:	d126      	bne.n	800c0e0 <_strtod_l+0xb8>
 800c092:	2300      	movs	r3, #0
 800c094:	3501      	adds	r5, #1
 800c096:	9519      	str	r5, [sp, #100]	@ 0x64
 800c098:	930e      	str	r3, [sp, #56]	@ 0x38
 800c09a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c09c:	2b00      	cmp	r3, #0
 800c09e:	f040 8582 	bne.w	800cba6 <_strtod_l+0xb7e>
 800c0a2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c0a4:	b1bb      	cbz	r3, 800c0d6 <_strtod_l+0xae>
 800c0a6:	4650      	mov	r0, sl
 800c0a8:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 800c0ac:	b01f      	add	sp, #124	@ 0x7c
 800c0ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c0b2:	2920      	cmp	r1, #32
 800c0b4:	d1d0      	bne.n	800c058 <_strtod_l+0x30>
 800c0b6:	3201      	adds	r2, #1
 800c0b8:	e7c3      	b.n	800c042 <_strtod_l+0x1a>
 800c0ba:	292d      	cmp	r1, #45	@ 0x2d
 800c0bc:	d1cc      	bne.n	800c058 <_strtod_l+0x30>
 800c0be:	2101      	movs	r1, #1
 800c0c0:	910e      	str	r1, [sp, #56]	@ 0x38
 800c0c2:	1c51      	adds	r1, r2, #1
 800c0c4:	9119      	str	r1, [sp, #100]	@ 0x64
 800c0c6:	7852      	ldrb	r2, [r2, #1]
 800c0c8:	2a00      	cmp	r2, #0
 800c0ca:	d1c7      	bne.n	800c05c <_strtod_l+0x34>
 800c0cc:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c0ce:	9419      	str	r4, [sp, #100]	@ 0x64
 800c0d0:	2b00      	cmp	r3, #0
 800c0d2:	f040 8566 	bne.w	800cba2 <_strtod_l+0xb7a>
 800c0d6:	4650      	mov	r0, sl
 800c0d8:	4659      	mov	r1, fp
 800c0da:	e7e7      	b.n	800c0ac <_strtod_l+0x84>
 800c0dc:	2100      	movs	r1, #0
 800c0de:	e7ef      	b.n	800c0c0 <_strtod_l+0x98>
 800c0e0:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800c0e2:	b13a      	cbz	r2, 800c0f4 <_strtod_l+0xcc>
 800c0e4:	2135      	movs	r1, #53	@ 0x35
 800c0e6:	a81c      	add	r0, sp, #112	@ 0x70
 800c0e8:	f003 fd82 	bl	800fbf0 <__copybits>
 800c0ec:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c0ee:	9805      	ldr	r0, [sp, #20]
 800c0f0:	f003 f962 	bl	800f3b8 <_Bfree>
 800c0f4:	3e01      	subs	r6, #1
 800c0f6:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800c0f8:	2e04      	cmp	r6, #4
 800c0fa:	d806      	bhi.n	800c10a <_strtod_l+0xe2>
 800c0fc:	e8df f006 	tbb	[pc, r6]
 800c100:	201d0314 	.word	0x201d0314
 800c104:	14          	.byte	0x14
 800c105:	00          	.byte	0x00
 800c106:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800c10a:	05e1      	lsls	r1, r4, #23
 800c10c:	bf48      	it	mi
 800c10e:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800c112:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c116:	0d1b      	lsrs	r3, r3, #20
 800c118:	051b      	lsls	r3, r3, #20
 800c11a:	2b00      	cmp	r3, #0
 800c11c:	d1bd      	bne.n	800c09a <_strtod_l+0x72>
 800c11e:	f001 fec5 	bl	800deac <__errno>
 800c122:	2322      	movs	r3, #34	@ 0x22
 800c124:	6003      	str	r3, [r0, #0]
 800c126:	e7b8      	b.n	800c09a <_strtod_l+0x72>
 800c128:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800c12c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800c130:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800c134:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800c138:	e7e7      	b.n	800c10a <_strtod_l+0xe2>
 800c13a:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800c2b8 <_strtod_l+0x290>
 800c13e:	e7e4      	b.n	800c10a <_strtod_l+0xe2>
 800c140:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800c144:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800c148:	e7df      	b.n	800c10a <_strtod_l+0xe2>
 800c14a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c14c:	1c5a      	adds	r2, r3, #1
 800c14e:	9219      	str	r2, [sp, #100]	@ 0x64
 800c150:	785b      	ldrb	r3, [r3, #1]
 800c152:	2b30      	cmp	r3, #48	@ 0x30
 800c154:	d0f9      	beq.n	800c14a <_strtod_l+0x122>
 800c156:	2b00      	cmp	r3, #0
 800c158:	d09f      	beq.n	800c09a <_strtod_l+0x72>
 800c15a:	2301      	movs	r3, #1
 800c15c:	2700      	movs	r7, #0
 800c15e:	220a      	movs	r2, #10
 800c160:	46b9      	mov	r9, r7
 800c162:	9308      	str	r3, [sp, #32]
 800c164:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c166:	970b      	str	r7, [sp, #44]	@ 0x2c
 800c168:	930c      	str	r3, [sp, #48]	@ 0x30
 800c16a:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800c16c:	7805      	ldrb	r5, [r0, #0]
 800c16e:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800c172:	b2d9      	uxtb	r1, r3
 800c174:	2909      	cmp	r1, #9
 800c176:	d928      	bls.n	800c1ca <_strtod_l+0x1a2>
 800c178:	2201      	movs	r2, #1
 800c17a:	4950      	ldr	r1, [pc, #320]	@ (800c2bc <_strtod_l+0x294>)
 800c17c:	f001 fe0a 	bl	800dd94 <strncmp>
 800c180:	2800      	cmp	r0, #0
 800c182:	d032      	beq.n	800c1ea <_strtod_l+0x1c2>
 800c184:	2000      	movs	r0, #0
 800c186:	462a      	mov	r2, r5
 800c188:	4603      	mov	r3, r0
 800c18a:	464d      	mov	r5, r9
 800c18c:	900a      	str	r0, [sp, #40]	@ 0x28
 800c18e:	2a65      	cmp	r2, #101	@ 0x65
 800c190:	d001      	beq.n	800c196 <_strtod_l+0x16e>
 800c192:	2a45      	cmp	r2, #69	@ 0x45
 800c194:	d114      	bne.n	800c1c0 <_strtod_l+0x198>
 800c196:	b91d      	cbnz	r5, 800c1a0 <_strtod_l+0x178>
 800c198:	9a08      	ldr	r2, [sp, #32]
 800c19a:	4302      	orrs	r2, r0
 800c19c:	d096      	beq.n	800c0cc <_strtod_l+0xa4>
 800c19e:	2500      	movs	r5, #0
 800c1a0:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800c1a2:	1c62      	adds	r2, r4, #1
 800c1a4:	9219      	str	r2, [sp, #100]	@ 0x64
 800c1a6:	7862      	ldrb	r2, [r4, #1]
 800c1a8:	2a2b      	cmp	r2, #43	@ 0x2b
 800c1aa:	d07a      	beq.n	800c2a2 <_strtod_l+0x27a>
 800c1ac:	2a2d      	cmp	r2, #45	@ 0x2d
 800c1ae:	d07e      	beq.n	800c2ae <_strtod_l+0x286>
 800c1b0:	f04f 0c00 	mov.w	ip, #0
 800c1b4:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800c1b8:	2909      	cmp	r1, #9
 800c1ba:	f240 8085 	bls.w	800c2c8 <_strtod_l+0x2a0>
 800c1be:	9419      	str	r4, [sp, #100]	@ 0x64
 800c1c0:	f04f 0800 	mov.w	r8, #0
 800c1c4:	e0a5      	b.n	800c312 <_strtod_l+0x2ea>
 800c1c6:	2300      	movs	r3, #0
 800c1c8:	e7c8      	b.n	800c15c <_strtod_l+0x134>
 800c1ca:	f1b9 0f08 	cmp.w	r9, #8
 800c1ce:	bfd8      	it	le
 800c1d0:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800c1d2:	f100 0001 	add.w	r0, r0, #1
 800c1d6:	bfd6      	itet	le
 800c1d8:	fb02 3301 	mlale	r3, r2, r1, r3
 800c1dc:	fb02 3707 	mlagt	r7, r2, r7, r3
 800c1e0:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800c1e2:	f109 0901 	add.w	r9, r9, #1
 800c1e6:	9019      	str	r0, [sp, #100]	@ 0x64
 800c1e8:	e7bf      	b.n	800c16a <_strtod_l+0x142>
 800c1ea:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c1ec:	1c5a      	adds	r2, r3, #1
 800c1ee:	9219      	str	r2, [sp, #100]	@ 0x64
 800c1f0:	785a      	ldrb	r2, [r3, #1]
 800c1f2:	f1b9 0f00 	cmp.w	r9, #0
 800c1f6:	d03b      	beq.n	800c270 <_strtod_l+0x248>
 800c1f8:	464d      	mov	r5, r9
 800c1fa:	900a      	str	r0, [sp, #40]	@ 0x28
 800c1fc:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800c200:	2b09      	cmp	r3, #9
 800c202:	d912      	bls.n	800c22a <_strtod_l+0x202>
 800c204:	2301      	movs	r3, #1
 800c206:	e7c2      	b.n	800c18e <_strtod_l+0x166>
 800c208:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c20a:	3001      	adds	r0, #1
 800c20c:	1c5a      	adds	r2, r3, #1
 800c20e:	9219      	str	r2, [sp, #100]	@ 0x64
 800c210:	785a      	ldrb	r2, [r3, #1]
 800c212:	2a30      	cmp	r2, #48	@ 0x30
 800c214:	d0f8      	beq.n	800c208 <_strtod_l+0x1e0>
 800c216:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800c21a:	2b08      	cmp	r3, #8
 800c21c:	f200 84c8 	bhi.w	800cbb0 <_strtod_l+0xb88>
 800c220:	900a      	str	r0, [sp, #40]	@ 0x28
 800c222:	2000      	movs	r0, #0
 800c224:	4605      	mov	r5, r0
 800c226:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c228:	930c      	str	r3, [sp, #48]	@ 0x30
 800c22a:	3a30      	subs	r2, #48	@ 0x30
 800c22c:	f100 0301 	add.w	r3, r0, #1
 800c230:	d018      	beq.n	800c264 <_strtod_l+0x23c>
 800c232:	462e      	mov	r6, r5
 800c234:	f04f 0e0a 	mov.w	lr, #10
 800c238:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c23a:	4419      	add	r1, r3
 800c23c:	910a      	str	r1, [sp, #40]	@ 0x28
 800c23e:	1c71      	adds	r1, r6, #1
 800c240:	eba1 0c05 	sub.w	ip, r1, r5
 800c244:	4563      	cmp	r3, ip
 800c246:	dc15      	bgt.n	800c274 <_strtod_l+0x24c>
 800c248:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800c24c:	182b      	adds	r3, r5, r0
 800c24e:	2b08      	cmp	r3, #8
 800c250:	f105 0501 	add.w	r5, r5, #1
 800c254:	4405      	add	r5, r0
 800c256:	dc1a      	bgt.n	800c28e <_strtod_l+0x266>
 800c258:	230a      	movs	r3, #10
 800c25a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c25c:	fb03 2301 	mla	r3, r3, r1, r2
 800c260:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c262:	2300      	movs	r3, #0
 800c264:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c266:	4618      	mov	r0, r3
 800c268:	1c51      	adds	r1, r2, #1
 800c26a:	9119      	str	r1, [sp, #100]	@ 0x64
 800c26c:	7852      	ldrb	r2, [r2, #1]
 800c26e:	e7c5      	b.n	800c1fc <_strtod_l+0x1d4>
 800c270:	4648      	mov	r0, r9
 800c272:	e7ce      	b.n	800c212 <_strtod_l+0x1ea>
 800c274:	2e08      	cmp	r6, #8
 800c276:	dc05      	bgt.n	800c284 <_strtod_l+0x25c>
 800c278:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800c27a:	fb0e f606 	mul.w	r6, lr, r6
 800c27e:	960b      	str	r6, [sp, #44]	@ 0x2c
 800c280:	460e      	mov	r6, r1
 800c282:	e7dc      	b.n	800c23e <_strtod_l+0x216>
 800c284:	2910      	cmp	r1, #16
 800c286:	bfd8      	it	le
 800c288:	fb0e f707 	mulle.w	r7, lr, r7
 800c28c:	e7f8      	b.n	800c280 <_strtod_l+0x258>
 800c28e:	2b0f      	cmp	r3, #15
 800c290:	bfdc      	itt	le
 800c292:	230a      	movle	r3, #10
 800c294:	fb03 2707 	mlale	r7, r3, r7, r2
 800c298:	e7e3      	b.n	800c262 <_strtod_l+0x23a>
 800c29a:	2300      	movs	r3, #0
 800c29c:	930a      	str	r3, [sp, #40]	@ 0x28
 800c29e:	2301      	movs	r3, #1
 800c2a0:	e77a      	b.n	800c198 <_strtod_l+0x170>
 800c2a2:	f04f 0c00 	mov.w	ip, #0
 800c2a6:	1ca2      	adds	r2, r4, #2
 800c2a8:	9219      	str	r2, [sp, #100]	@ 0x64
 800c2aa:	78a2      	ldrb	r2, [r4, #2]
 800c2ac:	e782      	b.n	800c1b4 <_strtod_l+0x18c>
 800c2ae:	f04f 0c01 	mov.w	ip, #1
 800c2b2:	e7f8      	b.n	800c2a6 <_strtod_l+0x27e>
 800c2b4:	08012450 	.word	0x08012450
 800c2b8:	7ff00000 	.word	0x7ff00000
 800c2bc:	0801224c 	.word	0x0801224c
 800c2c0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c2c2:	1c51      	adds	r1, r2, #1
 800c2c4:	9119      	str	r1, [sp, #100]	@ 0x64
 800c2c6:	7852      	ldrb	r2, [r2, #1]
 800c2c8:	2a30      	cmp	r2, #48	@ 0x30
 800c2ca:	d0f9      	beq.n	800c2c0 <_strtod_l+0x298>
 800c2cc:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800c2d0:	2908      	cmp	r1, #8
 800c2d2:	f63f af75 	bhi.w	800c1c0 <_strtod_l+0x198>
 800c2d6:	f04f 080a 	mov.w	r8, #10
 800c2da:	3a30      	subs	r2, #48	@ 0x30
 800c2dc:	9209      	str	r2, [sp, #36]	@ 0x24
 800c2de:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c2e0:	920f      	str	r2, [sp, #60]	@ 0x3c
 800c2e2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c2e4:	1c56      	adds	r6, r2, #1
 800c2e6:	9619      	str	r6, [sp, #100]	@ 0x64
 800c2e8:	7852      	ldrb	r2, [r2, #1]
 800c2ea:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800c2ee:	f1be 0f09 	cmp.w	lr, #9
 800c2f2:	d939      	bls.n	800c368 <_strtod_l+0x340>
 800c2f4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800c2f6:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800c2fa:	1a76      	subs	r6, r6, r1
 800c2fc:	2e08      	cmp	r6, #8
 800c2fe:	dc03      	bgt.n	800c308 <_strtod_l+0x2e0>
 800c300:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c302:	4588      	cmp	r8, r1
 800c304:	bfa8      	it	ge
 800c306:	4688      	movge	r8, r1
 800c308:	f1bc 0f00 	cmp.w	ip, #0
 800c30c:	d001      	beq.n	800c312 <_strtod_l+0x2ea>
 800c30e:	f1c8 0800 	rsb	r8, r8, #0
 800c312:	2d00      	cmp	r5, #0
 800c314:	d14e      	bne.n	800c3b4 <_strtod_l+0x38c>
 800c316:	9908      	ldr	r1, [sp, #32]
 800c318:	4308      	orrs	r0, r1
 800c31a:	f47f aebe 	bne.w	800c09a <_strtod_l+0x72>
 800c31e:	2b00      	cmp	r3, #0
 800c320:	f47f aed4 	bne.w	800c0cc <_strtod_l+0xa4>
 800c324:	2a69      	cmp	r2, #105	@ 0x69
 800c326:	d028      	beq.n	800c37a <_strtod_l+0x352>
 800c328:	dc25      	bgt.n	800c376 <_strtod_l+0x34e>
 800c32a:	2a49      	cmp	r2, #73	@ 0x49
 800c32c:	d025      	beq.n	800c37a <_strtod_l+0x352>
 800c32e:	2a4e      	cmp	r2, #78	@ 0x4e
 800c330:	f47f aecc 	bne.w	800c0cc <_strtod_l+0xa4>
 800c334:	4999      	ldr	r1, [pc, #612]	@ (800c59c <_strtod_l+0x574>)
 800c336:	a819      	add	r0, sp, #100	@ 0x64
 800c338:	f002 ff3c 	bl	800f1b4 <__match>
 800c33c:	2800      	cmp	r0, #0
 800c33e:	f43f aec5 	beq.w	800c0cc <_strtod_l+0xa4>
 800c342:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c344:	781b      	ldrb	r3, [r3, #0]
 800c346:	2b28      	cmp	r3, #40	@ 0x28
 800c348:	d12e      	bne.n	800c3a8 <_strtod_l+0x380>
 800c34a:	4995      	ldr	r1, [pc, #596]	@ (800c5a0 <_strtod_l+0x578>)
 800c34c:	aa1c      	add	r2, sp, #112	@ 0x70
 800c34e:	a819      	add	r0, sp, #100	@ 0x64
 800c350:	f002 ff44 	bl	800f1dc <__hexnan>
 800c354:	2805      	cmp	r0, #5
 800c356:	d127      	bne.n	800c3a8 <_strtod_l+0x380>
 800c358:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c35a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800c35e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800c362:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800c366:	e698      	b.n	800c09a <_strtod_l+0x72>
 800c368:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c36a:	fb08 2101 	mla	r1, r8, r1, r2
 800c36e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800c372:	9209      	str	r2, [sp, #36]	@ 0x24
 800c374:	e7b5      	b.n	800c2e2 <_strtod_l+0x2ba>
 800c376:	2a6e      	cmp	r2, #110	@ 0x6e
 800c378:	e7da      	b.n	800c330 <_strtod_l+0x308>
 800c37a:	498a      	ldr	r1, [pc, #552]	@ (800c5a4 <_strtod_l+0x57c>)
 800c37c:	a819      	add	r0, sp, #100	@ 0x64
 800c37e:	f002 ff19 	bl	800f1b4 <__match>
 800c382:	2800      	cmp	r0, #0
 800c384:	f43f aea2 	beq.w	800c0cc <_strtod_l+0xa4>
 800c388:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c38a:	4987      	ldr	r1, [pc, #540]	@ (800c5a8 <_strtod_l+0x580>)
 800c38c:	3b01      	subs	r3, #1
 800c38e:	a819      	add	r0, sp, #100	@ 0x64
 800c390:	9319      	str	r3, [sp, #100]	@ 0x64
 800c392:	f002 ff0f 	bl	800f1b4 <__match>
 800c396:	b910      	cbnz	r0, 800c39e <_strtod_l+0x376>
 800c398:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c39a:	3301      	adds	r3, #1
 800c39c:	9319      	str	r3, [sp, #100]	@ 0x64
 800c39e:	f04f 0a00 	mov.w	sl, #0
 800c3a2:	f8df b208 	ldr.w	fp, [pc, #520]	@ 800c5ac <_strtod_l+0x584>
 800c3a6:	e678      	b.n	800c09a <_strtod_l+0x72>
 800c3a8:	4881      	ldr	r0, [pc, #516]	@ (800c5b0 <_strtod_l+0x588>)
 800c3aa:	f001 fdc9 	bl	800df40 <nan>
 800c3ae:	4682      	mov	sl, r0
 800c3b0:	468b      	mov	fp, r1
 800c3b2:	e672      	b.n	800c09a <_strtod_l+0x72>
 800c3b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c3b6:	f1b9 0f00 	cmp.w	r9, #0
 800c3ba:	bf08      	it	eq
 800c3bc:	46a9      	moveq	r9, r5
 800c3be:	eba8 0303 	sub.w	r3, r8, r3
 800c3c2:	2d10      	cmp	r5, #16
 800c3c4:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800c3c6:	462c      	mov	r4, r5
 800c3c8:	9309      	str	r3, [sp, #36]	@ 0x24
 800c3ca:	bfa8      	it	ge
 800c3cc:	2410      	movge	r4, #16
 800c3ce:	f7f4 f875 	bl	80004bc <__aeabi_ui2d>
 800c3d2:	2d09      	cmp	r5, #9
 800c3d4:	4682      	mov	sl, r0
 800c3d6:	468b      	mov	fp, r1
 800c3d8:	dc11      	bgt.n	800c3fe <_strtod_l+0x3d6>
 800c3da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c3dc:	2b00      	cmp	r3, #0
 800c3de:	f43f ae5c 	beq.w	800c09a <_strtod_l+0x72>
 800c3e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c3e4:	dd76      	ble.n	800c4d4 <_strtod_l+0x4ac>
 800c3e6:	2b16      	cmp	r3, #22
 800c3e8:	dc5d      	bgt.n	800c4a6 <_strtod_l+0x47e>
 800c3ea:	4972      	ldr	r1, [pc, #456]	@ (800c5b4 <_strtod_l+0x58c>)
 800c3ec:	4652      	mov	r2, sl
 800c3ee:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c3f2:	465b      	mov	r3, fp
 800c3f4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c3f8:	f7f4 f8da 	bl	80005b0 <__aeabi_dmul>
 800c3fc:	e7d7      	b.n	800c3ae <_strtod_l+0x386>
 800c3fe:	4b6d      	ldr	r3, [pc, #436]	@ (800c5b4 <_strtod_l+0x58c>)
 800c400:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c404:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800c408:	f7f4 f8d2 	bl	80005b0 <__aeabi_dmul>
 800c40c:	4682      	mov	sl, r0
 800c40e:	4638      	mov	r0, r7
 800c410:	468b      	mov	fp, r1
 800c412:	f7f4 f853 	bl	80004bc <__aeabi_ui2d>
 800c416:	4602      	mov	r2, r0
 800c418:	460b      	mov	r3, r1
 800c41a:	4650      	mov	r0, sl
 800c41c:	4659      	mov	r1, fp
 800c41e:	f7f3 ff11 	bl	8000244 <__adddf3>
 800c422:	2d0f      	cmp	r5, #15
 800c424:	4682      	mov	sl, r0
 800c426:	468b      	mov	fp, r1
 800c428:	ddd7      	ble.n	800c3da <_strtod_l+0x3b2>
 800c42a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c42c:	1b2c      	subs	r4, r5, r4
 800c42e:	441c      	add	r4, r3
 800c430:	2c00      	cmp	r4, #0
 800c432:	f340 8093 	ble.w	800c55c <_strtod_l+0x534>
 800c436:	f014 030f 	ands.w	r3, r4, #15
 800c43a:	d00a      	beq.n	800c452 <_strtod_l+0x42a>
 800c43c:	495d      	ldr	r1, [pc, #372]	@ (800c5b4 <_strtod_l+0x58c>)
 800c43e:	4652      	mov	r2, sl
 800c440:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c444:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c448:	465b      	mov	r3, fp
 800c44a:	f7f4 f8b1 	bl	80005b0 <__aeabi_dmul>
 800c44e:	4682      	mov	sl, r0
 800c450:	468b      	mov	fp, r1
 800c452:	f034 040f 	bics.w	r4, r4, #15
 800c456:	d073      	beq.n	800c540 <_strtod_l+0x518>
 800c458:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800c45c:	dd49      	ble.n	800c4f2 <_strtod_l+0x4ca>
 800c45e:	2400      	movs	r4, #0
 800c460:	46a0      	mov	r8, r4
 800c462:	46a1      	mov	r9, r4
 800c464:	940b      	str	r4, [sp, #44]	@ 0x2c
 800c466:	2322      	movs	r3, #34	@ 0x22
 800c468:	f04f 0a00 	mov.w	sl, #0
 800c46c:	9a05      	ldr	r2, [sp, #20]
 800c46e:	f8df b13c 	ldr.w	fp, [pc, #316]	@ 800c5ac <_strtod_l+0x584>
 800c472:	6013      	str	r3, [r2, #0]
 800c474:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c476:	2b00      	cmp	r3, #0
 800c478:	f43f ae0f 	beq.w	800c09a <_strtod_l+0x72>
 800c47c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c47e:	9805      	ldr	r0, [sp, #20]
 800c480:	f002 ff9a 	bl	800f3b8 <_Bfree>
 800c484:	4649      	mov	r1, r9
 800c486:	9805      	ldr	r0, [sp, #20]
 800c488:	f002 ff96 	bl	800f3b8 <_Bfree>
 800c48c:	4641      	mov	r1, r8
 800c48e:	9805      	ldr	r0, [sp, #20]
 800c490:	f002 ff92 	bl	800f3b8 <_Bfree>
 800c494:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c496:	9805      	ldr	r0, [sp, #20]
 800c498:	f002 ff8e 	bl	800f3b8 <_Bfree>
 800c49c:	4621      	mov	r1, r4
 800c49e:	9805      	ldr	r0, [sp, #20]
 800c4a0:	f002 ff8a 	bl	800f3b8 <_Bfree>
 800c4a4:	e5f9      	b.n	800c09a <_strtod_l+0x72>
 800c4a6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c4a8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800c4ac:	4293      	cmp	r3, r2
 800c4ae:	dbbc      	blt.n	800c42a <_strtod_l+0x402>
 800c4b0:	4c40      	ldr	r4, [pc, #256]	@ (800c5b4 <_strtod_l+0x58c>)
 800c4b2:	f1c5 050f 	rsb	r5, r5, #15
 800c4b6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800c4ba:	4652      	mov	r2, sl
 800c4bc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c4c0:	465b      	mov	r3, fp
 800c4c2:	f7f4 f875 	bl	80005b0 <__aeabi_dmul>
 800c4c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c4c8:	1b5d      	subs	r5, r3, r5
 800c4ca:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800c4ce:	e9d4 2300 	ldrd	r2, r3, [r4]
 800c4d2:	e791      	b.n	800c3f8 <_strtod_l+0x3d0>
 800c4d4:	3316      	adds	r3, #22
 800c4d6:	dba8      	blt.n	800c42a <_strtod_l+0x402>
 800c4d8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c4da:	4650      	mov	r0, sl
 800c4dc:	eba3 0808 	sub.w	r8, r3, r8
 800c4e0:	4b34      	ldr	r3, [pc, #208]	@ (800c5b4 <_strtod_l+0x58c>)
 800c4e2:	4659      	mov	r1, fp
 800c4e4:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800c4e8:	e9d8 2300 	ldrd	r2, r3, [r8]
 800c4ec:	f7f4 f98a 	bl	8000804 <__aeabi_ddiv>
 800c4f0:	e75d      	b.n	800c3ae <_strtod_l+0x386>
 800c4f2:	2300      	movs	r3, #0
 800c4f4:	4650      	mov	r0, sl
 800c4f6:	4659      	mov	r1, fp
 800c4f8:	461e      	mov	r6, r3
 800c4fa:	4f2f      	ldr	r7, [pc, #188]	@ (800c5b8 <_strtod_l+0x590>)
 800c4fc:	1124      	asrs	r4, r4, #4
 800c4fe:	2c01      	cmp	r4, #1
 800c500:	dc21      	bgt.n	800c546 <_strtod_l+0x51e>
 800c502:	b10b      	cbz	r3, 800c508 <_strtod_l+0x4e0>
 800c504:	4682      	mov	sl, r0
 800c506:	468b      	mov	fp, r1
 800c508:	492b      	ldr	r1, [pc, #172]	@ (800c5b8 <_strtod_l+0x590>)
 800c50a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800c50e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800c512:	4652      	mov	r2, sl
 800c514:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c518:	465b      	mov	r3, fp
 800c51a:	f7f4 f849 	bl	80005b0 <__aeabi_dmul>
 800c51e:	4b23      	ldr	r3, [pc, #140]	@ (800c5ac <_strtod_l+0x584>)
 800c520:	460a      	mov	r2, r1
 800c522:	400b      	ands	r3, r1
 800c524:	4925      	ldr	r1, [pc, #148]	@ (800c5bc <_strtod_l+0x594>)
 800c526:	4682      	mov	sl, r0
 800c528:	428b      	cmp	r3, r1
 800c52a:	d898      	bhi.n	800c45e <_strtod_l+0x436>
 800c52c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800c530:	428b      	cmp	r3, r1
 800c532:	bf86      	itte	hi
 800c534:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 800c538:	f8df b084 	ldrhi.w	fp, [pc, #132]	@ 800c5c0 <_strtod_l+0x598>
 800c53c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800c540:	2300      	movs	r3, #0
 800c542:	9308      	str	r3, [sp, #32]
 800c544:	e076      	b.n	800c634 <_strtod_l+0x60c>
 800c546:	07e2      	lsls	r2, r4, #31
 800c548:	d504      	bpl.n	800c554 <_strtod_l+0x52c>
 800c54a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c54e:	f7f4 f82f 	bl	80005b0 <__aeabi_dmul>
 800c552:	2301      	movs	r3, #1
 800c554:	3601      	adds	r6, #1
 800c556:	1064      	asrs	r4, r4, #1
 800c558:	3708      	adds	r7, #8
 800c55a:	e7d0      	b.n	800c4fe <_strtod_l+0x4d6>
 800c55c:	d0f0      	beq.n	800c540 <_strtod_l+0x518>
 800c55e:	4264      	negs	r4, r4
 800c560:	f014 020f 	ands.w	r2, r4, #15
 800c564:	d00a      	beq.n	800c57c <_strtod_l+0x554>
 800c566:	4b13      	ldr	r3, [pc, #76]	@ (800c5b4 <_strtod_l+0x58c>)
 800c568:	4650      	mov	r0, sl
 800c56a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c56e:	4659      	mov	r1, fp
 800c570:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c574:	f7f4 f946 	bl	8000804 <__aeabi_ddiv>
 800c578:	4682      	mov	sl, r0
 800c57a:	468b      	mov	fp, r1
 800c57c:	1124      	asrs	r4, r4, #4
 800c57e:	d0df      	beq.n	800c540 <_strtod_l+0x518>
 800c580:	2c1f      	cmp	r4, #31
 800c582:	dd1f      	ble.n	800c5c4 <_strtod_l+0x59c>
 800c584:	2400      	movs	r4, #0
 800c586:	46a0      	mov	r8, r4
 800c588:	46a1      	mov	r9, r4
 800c58a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800c58c:	2322      	movs	r3, #34	@ 0x22
 800c58e:	9a05      	ldr	r2, [sp, #20]
 800c590:	f04f 0a00 	mov.w	sl, #0
 800c594:	f04f 0b00 	mov.w	fp, #0
 800c598:	6013      	str	r3, [r2, #0]
 800c59a:	e76b      	b.n	800c474 <_strtod_l+0x44c>
 800c59c:	0801225b 	.word	0x0801225b
 800c5a0:	0801243c 	.word	0x0801243c
 800c5a4:	08012253 	.word	0x08012253
 800c5a8:	08012290 	.word	0x08012290
 800c5ac:	7ff00000 	.word	0x7ff00000
 800c5b0:	0801243a 	.word	0x0801243a
 800c5b4:	080125c8 	.word	0x080125c8
 800c5b8:	080125a0 	.word	0x080125a0
 800c5bc:	7ca00000 	.word	0x7ca00000
 800c5c0:	7fefffff 	.word	0x7fefffff
 800c5c4:	f014 0310 	ands.w	r3, r4, #16
 800c5c8:	bf18      	it	ne
 800c5ca:	236a      	movne	r3, #106	@ 0x6a
 800c5cc:	4650      	mov	r0, sl
 800c5ce:	9308      	str	r3, [sp, #32]
 800c5d0:	4659      	mov	r1, fp
 800c5d2:	2300      	movs	r3, #0
 800c5d4:	4e77      	ldr	r6, [pc, #476]	@ (800c7b4 <_strtod_l+0x78c>)
 800c5d6:	07e7      	lsls	r7, r4, #31
 800c5d8:	d504      	bpl.n	800c5e4 <_strtod_l+0x5bc>
 800c5da:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c5de:	f7f3 ffe7 	bl	80005b0 <__aeabi_dmul>
 800c5e2:	2301      	movs	r3, #1
 800c5e4:	1064      	asrs	r4, r4, #1
 800c5e6:	f106 0608 	add.w	r6, r6, #8
 800c5ea:	d1f4      	bne.n	800c5d6 <_strtod_l+0x5ae>
 800c5ec:	b10b      	cbz	r3, 800c5f2 <_strtod_l+0x5ca>
 800c5ee:	4682      	mov	sl, r0
 800c5f0:	468b      	mov	fp, r1
 800c5f2:	9b08      	ldr	r3, [sp, #32]
 800c5f4:	b1b3      	cbz	r3, 800c624 <_strtod_l+0x5fc>
 800c5f6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800c5fa:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800c5fe:	2b00      	cmp	r3, #0
 800c600:	4659      	mov	r1, fp
 800c602:	dd0f      	ble.n	800c624 <_strtod_l+0x5fc>
 800c604:	2b1f      	cmp	r3, #31
 800c606:	dd58      	ble.n	800c6ba <_strtod_l+0x692>
 800c608:	2b34      	cmp	r3, #52	@ 0x34
 800c60a:	bfd8      	it	le
 800c60c:	f04f 33ff 	movle.w	r3, #4294967295	@ 0xffffffff
 800c610:	f04f 0a00 	mov.w	sl, #0
 800c614:	bfcf      	iteee	gt
 800c616:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800c61a:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800c61e:	4093      	lslle	r3, r2
 800c620:	ea03 0b01 	andle.w	fp, r3, r1
 800c624:	2200      	movs	r2, #0
 800c626:	2300      	movs	r3, #0
 800c628:	4650      	mov	r0, sl
 800c62a:	4659      	mov	r1, fp
 800c62c:	f7f4 fa28 	bl	8000a80 <__aeabi_dcmpeq>
 800c630:	2800      	cmp	r0, #0
 800c632:	d1a7      	bne.n	800c584 <_strtod_l+0x55c>
 800c634:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c636:	464a      	mov	r2, r9
 800c638:	9300      	str	r3, [sp, #0]
 800c63a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800c63c:	462b      	mov	r3, r5
 800c63e:	9805      	ldr	r0, [sp, #20]
 800c640:	f002 ff22 	bl	800f488 <__s2b>
 800c644:	900b      	str	r0, [sp, #44]	@ 0x2c
 800c646:	2800      	cmp	r0, #0
 800c648:	f43f af09 	beq.w	800c45e <_strtod_l+0x436>
 800c64c:	2400      	movs	r4, #0
 800c64e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c650:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c652:	2a00      	cmp	r2, #0
 800c654:	eba3 0308 	sub.w	r3, r3, r8
 800c658:	bfa8      	it	ge
 800c65a:	2300      	movge	r3, #0
 800c65c:	46a0      	mov	r8, r4
 800c65e:	9312      	str	r3, [sp, #72]	@ 0x48
 800c660:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800c664:	9316      	str	r3, [sp, #88]	@ 0x58
 800c666:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c668:	9805      	ldr	r0, [sp, #20]
 800c66a:	6859      	ldr	r1, [r3, #4]
 800c66c:	f002 fe64 	bl	800f338 <_Balloc>
 800c670:	4681      	mov	r9, r0
 800c672:	2800      	cmp	r0, #0
 800c674:	f43f aef7 	beq.w	800c466 <_strtod_l+0x43e>
 800c678:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c67a:	300c      	adds	r0, #12
 800c67c:	691a      	ldr	r2, [r3, #16]
 800c67e:	f103 010c 	add.w	r1, r3, #12
 800c682:	3202      	adds	r2, #2
 800c684:	0092      	lsls	r2, r2, #2
 800c686:	f001 fc4c 	bl	800df22 <memcpy>
 800c68a:	ab1c      	add	r3, sp, #112	@ 0x70
 800c68c:	9301      	str	r3, [sp, #4]
 800c68e:	ab1b      	add	r3, sp, #108	@ 0x6c
 800c690:	9300      	str	r3, [sp, #0]
 800c692:	4652      	mov	r2, sl
 800c694:	465b      	mov	r3, fp
 800c696:	9805      	ldr	r0, [sp, #20]
 800c698:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800c69c:	f003 fa20 	bl	800fae0 <__d2b>
 800c6a0:	901a      	str	r0, [sp, #104]	@ 0x68
 800c6a2:	2800      	cmp	r0, #0
 800c6a4:	f43f aedf 	beq.w	800c466 <_strtod_l+0x43e>
 800c6a8:	2101      	movs	r1, #1
 800c6aa:	9805      	ldr	r0, [sp, #20]
 800c6ac:	f002 ff82 	bl	800f5b4 <__i2b>
 800c6b0:	4680      	mov	r8, r0
 800c6b2:	b948      	cbnz	r0, 800c6c8 <_strtod_l+0x6a0>
 800c6b4:	f04f 0800 	mov.w	r8, #0
 800c6b8:	e6d5      	b.n	800c466 <_strtod_l+0x43e>
 800c6ba:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c6be:	fa02 f303 	lsl.w	r3, r2, r3
 800c6c2:	ea03 0a0a 	and.w	sl, r3, sl
 800c6c6:	e7ad      	b.n	800c624 <_strtod_l+0x5fc>
 800c6c8:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800c6ca:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800c6cc:	2d00      	cmp	r5, #0
 800c6ce:	bfab      	itete	ge
 800c6d0:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800c6d2:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800c6d4:	18ef      	addge	r7, r5, r3
 800c6d6:	1b5e      	sublt	r6, r3, r5
 800c6d8:	9b08      	ldr	r3, [sp, #32]
 800c6da:	bfa8      	it	ge
 800c6dc:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800c6de:	eba5 0503 	sub.w	r5, r5, r3
 800c6e2:	4415      	add	r5, r2
 800c6e4:	4b34      	ldr	r3, [pc, #208]	@ (800c7b8 <_strtod_l+0x790>)
 800c6e6:	f105 35ff 	add.w	r5, r5, #4294967295	@ 0xffffffff
 800c6ea:	bfb8      	it	lt
 800c6ec:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800c6ee:	429d      	cmp	r5, r3
 800c6f0:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800c6f4:	da50      	bge.n	800c798 <_strtod_l+0x770>
 800c6f6:	1b5b      	subs	r3, r3, r5
 800c6f8:	2b1f      	cmp	r3, #31
 800c6fa:	f04f 0101 	mov.w	r1, #1
 800c6fe:	eba2 0203 	sub.w	r2, r2, r3
 800c702:	dc3d      	bgt.n	800c780 <_strtod_l+0x758>
 800c704:	fa01 f303 	lsl.w	r3, r1, r3
 800c708:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c70a:	2300      	movs	r3, #0
 800c70c:	9310      	str	r3, [sp, #64]	@ 0x40
 800c70e:	18bd      	adds	r5, r7, r2
 800c710:	9b08      	ldr	r3, [sp, #32]
 800c712:	42af      	cmp	r7, r5
 800c714:	4416      	add	r6, r2
 800c716:	441e      	add	r6, r3
 800c718:	463b      	mov	r3, r7
 800c71a:	bfa8      	it	ge
 800c71c:	462b      	movge	r3, r5
 800c71e:	42b3      	cmp	r3, r6
 800c720:	bfa8      	it	ge
 800c722:	4633      	movge	r3, r6
 800c724:	2b00      	cmp	r3, #0
 800c726:	bfc2      	ittt	gt
 800c728:	1aed      	subgt	r5, r5, r3
 800c72a:	1af6      	subgt	r6, r6, r3
 800c72c:	1aff      	subgt	r7, r7, r3
 800c72e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800c730:	2b00      	cmp	r3, #0
 800c732:	dd16      	ble.n	800c762 <_strtod_l+0x73a>
 800c734:	4641      	mov	r1, r8
 800c736:	461a      	mov	r2, r3
 800c738:	9805      	ldr	r0, [sp, #20]
 800c73a:	f002 fff3 	bl	800f724 <__pow5mult>
 800c73e:	4680      	mov	r8, r0
 800c740:	2800      	cmp	r0, #0
 800c742:	d0b7      	beq.n	800c6b4 <_strtod_l+0x68c>
 800c744:	4601      	mov	r1, r0
 800c746:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800c748:	9805      	ldr	r0, [sp, #20]
 800c74a:	f002 ff49 	bl	800f5e0 <__multiply>
 800c74e:	900a      	str	r0, [sp, #40]	@ 0x28
 800c750:	2800      	cmp	r0, #0
 800c752:	f43f ae88 	beq.w	800c466 <_strtod_l+0x43e>
 800c756:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c758:	9805      	ldr	r0, [sp, #20]
 800c75a:	f002 fe2d 	bl	800f3b8 <_Bfree>
 800c75e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c760:	931a      	str	r3, [sp, #104]	@ 0x68
 800c762:	2d00      	cmp	r5, #0
 800c764:	dc1d      	bgt.n	800c7a2 <_strtod_l+0x77a>
 800c766:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c768:	2b00      	cmp	r3, #0
 800c76a:	dd27      	ble.n	800c7bc <_strtod_l+0x794>
 800c76c:	4649      	mov	r1, r9
 800c76e:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800c770:	9805      	ldr	r0, [sp, #20]
 800c772:	f002 ffd7 	bl	800f724 <__pow5mult>
 800c776:	4681      	mov	r9, r0
 800c778:	bb00      	cbnz	r0, 800c7bc <_strtod_l+0x794>
 800c77a:	f04f 0900 	mov.w	r9, #0
 800c77e:	e672      	b.n	800c466 <_strtod_l+0x43e>
 800c780:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800c784:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800c788:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800c78c:	35e2      	adds	r5, #226	@ 0xe2
 800c78e:	fa01 f305 	lsl.w	r3, r1, r5
 800c792:	9310      	str	r3, [sp, #64]	@ 0x40
 800c794:	9113      	str	r1, [sp, #76]	@ 0x4c
 800c796:	e7ba      	b.n	800c70e <_strtod_l+0x6e6>
 800c798:	2300      	movs	r3, #0
 800c79a:	9310      	str	r3, [sp, #64]	@ 0x40
 800c79c:	2301      	movs	r3, #1
 800c79e:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c7a0:	e7b5      	b.n	800c70e <_strtod_l+0x6e6>
 800c7a2:	462a      	mov	r2, r5
 800c7a4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c7a6:	9805      	ldr	r0, [sp, #20]
 800c7a8:	f003 f816 	bl	800f7d8 <__lshift>
 800c7ac:	901a      	str	r0, [sp, #104]	@ 0x68
 800c7ae:	2800      	cmp	r0, #0
 800c7b0:	d1d9      	bne.n	800c766 <_strtod_l+0x73e>
 800c7b2:	e658      	b.n	800c466 <_strtod_l+0x43e>
 800c7b4:	08012468 	.word	0x08012468
 800c7b8:	fffffc02 	.word	0xfffffc02
 800c7bc:	2e00      	cmp	r6, #0
 800c7be:	dd07      	ble.n	800c7d0 <_strtod_l+0x7a8>
 800c7c0:	4649      	mov	r1, r9
 800c7c2:	4632      	mov	r2, r6
 800c7c4:	9805      	ldr	r0, [sp, #20]
 800c7c6:	f003 f807 	bl	800f7d8 <__lshift>
 800c7ca:	4681      	mov	r9, r0
 800c7cc:	2800      	cmp	r0, #0
 800c7ce:	d0d4      	beq.n	800c77a <_strtod_l+0x752>
 800c7d0:	2f00      	cmp	r7, #0
 800c7d2:	dd08      	ble.n	800c7e6 <_strtod_l+0x7be>
 800c7d4:	4641      	mov	r1, r8
 800c7d6:	463a      	mov	r2, r7
 800c7d8:	9805      	ldr	r0, [sp, #20]
 800c7da:	f002 fffd 	bl	800f7d8 <__lshift>
 800c7de:	4680      	mov	r8, r0
 800c7e0:	2800      	cmp	r0, #0
 800c7e2:	f43f ae40 	beq.w	800c466 <_strtod_l+0x43e>
 800c7e6:	464a      	mov	r2, r9
 800c7e8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c7ea:	9805      	ldr	r0, [sp, #20]
 800c7ec:	f003 f87c 	bl	800f8e8 <__mdiff>
 800c7f0:	4604      	mov	r4, r0
 800c7f2:	2800      	cmp	r0, #0
 800c7f4:	f43f ae37 	beq.w	800c466 <_strtod_l+0x43e>
 800c7f8:	68c3      	ldr	r3, [r0, #12]
 800c7fa:	4641      	mov	r1, r8
 800c7fc:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c7fe:	2300      	movs	r3, #0
 800c800:	60c3      	str	r3, [r0, #12]
 800c802:	f003 f855 	bl	800f8b0 <__mcmp>
 800c806:	2800      	cmp	r0, #0
 800c808:	da3d      	bge.n	800c886 <_strtod_l+0x85e>
 800c80a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c80c:	ea53 030a 	orrs.w	r3, r3, sl
 800c810:	d163      	bne.n	800c8da <_strtod_l+0x8b2>
 800c812:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c816:	2b00      	cmp	r3, #0
 800c818:	d15f      	bne.n	800c8da <_strtod_l+0x8b2>
 800c81a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c81e:	0d1b      	lsrs	r3, r3, #20
 800c820:	051b      	lsls	r3, r3, #20
 800c822:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800c826:	d958      	bls.n	800c8da <_strtod_l+0x8b2>
 800c828:	6963      	ldr	r3, [r4, #20]
 800c82a:	b913      	cbnz	r3, 800c832 <_strtod_l+0x80a>
 800c82c:	6923      	ldr	r3, [r4, #16]
 800c82e:	2b01      	cmp	r3, #1
 800c830:	dd53      	ble.n	800c8da <_strtod_l+0x8b2>
 800c832:	4621      	mov	r1, r4
 800c834:	2201      	movs	r2, #1
 800c836:	9805      	ldr	r0, [sp, #20]
 800c838:	f002 ffce 	bl	800f7d8 <__lshift>
 800c83c:	4641      	mov	r1, r8
 800c83e:	4604      	mov	r4, r0
 800c840:	f003 f836 	bl	800f8b0 <__mcmp>
 800c844:	2800      	cmp	r0, #0
 800c846:	dd48      	ble.n	800c8da <_strtod_l+0x8b2>
 800c848:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c84c:	9a08      	ldr	r2, [sp, #32]
 800c84e:	0d1b      	lsrs	r3, r3, #20
 800c850:	051b      	lsls	r3, r3, #20
 800c852:	2a00      	cmp	r2, #0
 800c854:	d062      	beq.n	800c91c <_strtod_l+0x8f4>
 800c856:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800c85a:	d85f      	bhi.n	800c91c <_strtod_l+0x8f4>
 800c85c:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800c860:	f67f ae94 	bls.w	800c58c <_strtod_l+0x564>
 800c864:	4650      	mov	r0, sl
 800c866:	4659      	mov	r1, fp
 800c868:	4ba3      	ldr	r3, [pc, #652]	@ (800caf8 <_strtod_l+0xad0>)
 800c86a:	2200      	movs	r2, #0
 800c86c:	f7f3 fea0 	bl	80005b0 <__aeabi_dmul>
 800c870:	4ba2      	ldr	r3, [pc, #648]	@ (800cafc <_strtod_l+0xad4>)
 800c872:	4682      	mov	sl, r0
 800c874:	400b      	ands	r3, r1
 800c876:	468b      	mov	fp, r1
 800c878:	2b00      	cmp	r3, #0
 800c87a:	f47f adff 	bne.w	800c47c <_strtod_l+0x454>
 800c87e:	2322      	movs	r3, #34	@ 0x22
 800c880:	9a05      	ldr	r2, [sp, #20]
 800c882:	6013      	str	r3, [r2, #0]
 800c884:	e5fa      	b.n	800c47c <_strtod_l+0x454>
 800c886:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800c88a:	d165      	bne.n	800c958 <_strtod_l+0x930>
 800c88c:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800c88e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c892:	b35a      	cbz	r2, 800c8ec <_strtod_l+0x8c4>
 800c894:	4a9a      	ldr	r2, [pc, #616]	@ (800cb00 <_strtod_l+0xad8>)
 800c896:	4293      	cmp	r3, r2
 800c898:	d12b      	bne.n	800c8f2 <_strtod_l+0x8ca>
 800c89a:	9b08      	ldr	r3, [sp, #32]
 800c89c:	4651      	mov	r1, sl
 800c89e:	b303      	cbz	r3, 800c8e2 <_strtod_l+0x8ba>
 800c8a0:	465a      	mov	r2, fp
 800c8a2:	4b96      	ldr	r3, [pc, #600]	@ (800cafc <_strtod_l+0xad4>)
 800c8a4:	4013      	ands	r3, r2
 800c8a6:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800c8aa:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c8ae:	d81b      	bhi.n	800c8e8 <_strtod_l+0x8c0>
 800c8b0:	0d1b      	lsrs	r3, r3, #20
 800c8b2:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800c8b6:	fa02 f303 	lsl.w	r3, r2, r3
 800c8ba:	4299      	cmp	r1, r3
 800c8bc:	d119      	bne.n	800c8f2 <_strtod_l+0x8ca>
 800c8be:	4b91      	ldr	r3, [pc, #580]	@ (800cb04 <_strtod_l+0xadc>)
 800c8c0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c8c2:	429a      	cmp	r2, r3
 800c8c4:	d102      	bne.n	800c8cc <_strtod_l+0x8a4>
 800c8c6:	3101      	adds	r1, #1
 800c8c8:	f43f adcd 	beq.w	800c466 <_strtod_l+0x43e>
 800c8cc:	f04f 0a00 	mov.w	sl, #0
 800c8d0:	4b8a      	ldr	r3, [pc, #552]	@ (800cafc <_strtod_l+0xad4>)
 800c8d2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c8d4:	401a      	ands	r2, r3
 800c8d6:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800c8da:	9b08      	ldr	r3, [sp, #32]
 800c8dc:	2b00      	cmp	r3, #0
 800c8de:	d1c1      	bne.n	800c864 <_strtod_l+0x83c>
 800c8e0:	e5cc      	b.n	800c47c <_strtod_l+0x454>
 800c8e2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800c8e6:	e7e8      	b.n	800c8ba <_strtod_l+0x892>
 800c8e8:	4613      	mov	r3, r2
 800c8ea:	e7e6      	b.n	800c8ba <_strtod_l+0x892>
 800c8ec:	ea53 030a 	orrs.w	r3, r3, sl
 800c8f0:	d0aa      	beq.n	800c848 <_strtod_l+0x820>
 800c8f2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c8f4:	b1db      	cbz	r3, 800c92e <_strtod_l+0x906>
 800c8f6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c8f8:	4213      	tst	r3, r2
 800c8fa:	d0ee      	beq.n	800c8da <_strtod_l+0x8b2>
 800c8fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c8fe:	4650      	mov	r0, sl
 800c900:	4659      	mov	r1, fp
 800c902:	9a08      	ldr	r2, [sp, #32]
 800c904:	b1bb      	cbz	r3, 800c936 <_strtod_l+0x90e>
 800c906:	f7ff fb6b 	bl	800bfe0 <sulp>
 800c90a:	4602      	mov	r2, r0
 800c90c:	460b      	mov	r3, r1
 800c90e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c912:	f7f3 fc97 	bl	8000244 <__adddf3>
 800c916:	4682      	mov	sl, r0
 800c918:	468b      	mov	fp, r1
 800c91a:	e7de      	b.n	800c8da <_strtod_l+0x8b2>
 800c91c:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800c920:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800c924:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800c928:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800c92c:	e7d5      	b.n	800c8da <_strtod_l+0x8b2>
 800c92e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800c930:	ea13 0f0a 	tst.w	r3, sl
 800c934:	e7e1      	b.n	800c8fa <_strtod_l+0x8d2>
 800c936:	f7ff fb53 	bl	800bfe0 <sulp>
 800c93a:	4602      	mov	r2, r0
 800c93c:	460b      	mov	r3, r1
 800c93e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c942:	f7f3 fc7d 	bl	8000240 <__aeabi_dsub>
 800c946:	2200      	movs	r2, #0
 800c948:	2300      	movs	r3, #0
 800c94a:	4682      	mov	sl, r0
 800c94c:	468b      	mov	fp, r1
 800c94e:	f7f4 f897 	bl	8000a80 <__aeabi_dcmpeq>
 800c952:	2800      	cmp	r0, #0
 800c954:	d0c1      	beq.n	800c8da <_strtod_l+0x8b2>
 800c956:	e619      	b.n	800c58c <_strtod_l+0x564>
 800c958:	4641      	mov	r1, r8
 800c95a:	4620      	mov	r0, r4
 800c95c:	f003 f918 	bl	800fb90 <__ratio>
 800c960:	2200      	movs	r2, #0
 800c962:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800c966:	4606      	mov	r6, r0
 800c968:	460f      	mov	r7, r1
 800c96a:	f7f4 f89d 	bl	8000aa8 <__aeabi_dcmple>
 800c96e:	2800      	cmp	r0, #0
 800c970:	d06d      	beq.n	800ca4e <_strtod_l+0xa26>
 800c972:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c974:	2b00      	cmp	r3, #0
 800c976:	d178      	bne.n	800ca6a <_strtod_l+0xa42>
 800c978:	f1ba 0f00 	cmp.w	sl, #0
 800c97c:	d156      	bne.n	800ca2c <_strtod_l+0xa04>
 800c97e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c980:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c984:	2b00      	cmp	r3, #0
 800c986:	d158      	bne.n	800ca3a <_strtod_l+0xa12>
 800c988:	2200      	movs	r2, #0
 800c98a:	4630      	mov	r0, r6
 800c98c:	4639      	mov	r1, r7
 800c98e:	4b5e      	ldr	r3, [pc, #376]	@ (800cb08 <_strtod_l+0xae0>)
 800c990:	f7f4 f880 	bl	8000a94 <__aeabi_dcmplt>
 800c994:	2800      	cmp	r0, #0
 800c996:	d157      	bne.n	800ca48 <_strtod_l+0xa20>
 800c998:	4630      	mov	r0, r6
 800c99a:	4639      	mov	r1, r7
 800c99c:	2200      	movs	r2, #0
 800c99e:	4b5b      	ldr	r3, [pc, #364]	@ (800cb0c <_strtod_l+0xae4>)
 800c9a0:	f7f3 fe06 	bl	80005b0 <__aeabi_dmul>
 800c9a4:	4606      	mov	r6, r0
 800c9a6:	460f      	mov	r7, r1
 800c9a8:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800c9ac:	9606      	str	r6, [sp, #24]
 800c9ae:	9307      	str	r3, [sp, #28]
 800c9b0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c9b4:	4d51      	ldr	r5, [pc, #324]	@ (800cafc <_strtod_l+0xad4>)
 800c9b6:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800c9ba:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c9bc:	401d      	ands	r5, r3
 800c9be:	4b54      	ldr	r3, [pc, #336]	@ (800cb10 <_strtod_l+0xae8>)
 800c9c0:	429d      	cmp	r5, r3
 800c9c2:	f040 80ab 	bne.w	800cb1c <_strtod_l+0xaf4>
 800c9c6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c9c8:	4650      	mov	r0, sl
 800c9ca:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800c9ce:	4659      	mov	r1, fp
 800c9d0:	f003 f81e 	bl	800fa10 <__ulp>
 800c9d4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c9d8:	f7f3 fdea 	bl	80005b0 <__aeabi_dmul>
 800c9dc:	4652      	mov	r2, sl
 800c9de:	465b      	mov	r3, fp
 800c9e0:	f7f3 fc30 	bl	8000244 <__adddf3>
 800c9e4:	460b      	mov	r3, r1
 800c9e6:	4945      	ldr	r1, [pc, #276]	@ (800cafc <_strtod_l+0xad4>)
 800c9e8:	4a4a      	ldr	r2, [pc, #296]	@ (800cb14 <_strtod_l+0xaec>)
 800c9ea:	4019      	ands	r1, r3
 800c9ec:	4291      	cmp	r1, r2
 800c9ee:	4682      	mov	sl, r0
 800c9f0:	d942      	bls.n	800ca78 <_strtod_l+0xa50>
 800c9f2:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c9f4:	4b43      	ldr	r3, [pc, #268]	@ (800cb04 <_strtod_l+0xadc>)
 800c9f6:	429a      	cmp	r2, r3
 800c9f8:	d103      	bne.n	800ca02 <_strtod_l+0x9da>
 800c9fa:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c9fc:	3301      	adds	r3, #1
 800c9fe:	f43f ad32 	beq.w	800c466 <_strtod_l+0x43e>
 800ca02:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800ca06:	f8df b0fc 	ldr.w	fp, [pc, #252]	@ 800cb04 <_strtod_l+0xadc>
 800ca0a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ca0c:	9805      	ldr	r0, [sp, #20]
 800ca0e:	f002 fcd3 	bl	800f3b8 <_Bfree>
 800ca12:	4649      	mov	r1, r9
 800ca14:	9805      	ldr	r0, [sp, #20]
 800ca16:	f002 fccf 	bl	800f3b8 <_Bfree>
 800ca1a:	4641      	mov	r1, r8
 800ca1c:	9805      	ldr	r0, [sp, #20]
 800ca1e:	f002 fccb 	bl	800f3b8 <_Bfree>
 800ca22:	4621      	mov	r1, r4
 800ca24:	9805      	ldr	r0, [sp, #20]
 800ca26:	f002 fcc7 	bl	800f3b8 <_Bfree>
 800ca2a:	e61c      	b.n	800c666 <_strtod_l+0x63e>
 800ca2c:	f1ba 0f01 	cmp.w	sl, #1
 800ca30:	d103      	bne.n	800ca3a <_strtod_l+0xa12>
 800ca32:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ca34:	2b00      	cmp	r3, #0
 800ca36:	f43f ada9 	beq.w	800c58c <_strtod_l+0x564>
 800ca3a:	2200      	movs	r2, #0
 800ca3c:	4b36      	ldr	r3, [pc, #216]	@ (800cb18 <_strtod_l+0xaf0>)
 800ca3e:	2600      	movs	r6, #0
 800ca40:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800ca44:	4f30      	ldr	r7, [pc, #192]	@ (800cb08 <_strtod_l+0xae0>)
 800ca46:	e7b3      	b.n	800c9b0 <_strtod_l+0x988>
 800ca48:	2600      	movs	r6, #0
 800ca4a:	4f30      	ldr	r7, [pc, #192]	@ (800cb0c <_strtod_l+0xae4>)
 800ca4c:	e7ac      	b.n	800c9a8 <_strtod_l+0x980>
 800ca4e:	4630      	mov	r0, r6
 800ca50:	4639      	mov	r1, r7
 800ca52:	4b2e      	ldr	r3, [pc, #184]	@ (800cb0c <_strtod_l+0xae4>)
 800ca54:	2200      	movs	r2, #0
 800ca56:	f7f3 fdab 	bl	80005b0 <__aeabi_dmul>
 800ca5a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ca5c:	4606      	mov	r6, r0
 800ca5e:	460f      	mov	r7, r1
 800ca60:	2b00      	cmp	r3, #0
 800ca62:	d0a1      	beq.n	800c9a8 <_strtod_l+0x980>
 800ca64:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800ca68:	e7a2      	b.n	800c9b0 <_strtod_l+0x988>
 800ca6a:	2200      	movs	r2, #0
 800ca6c:	4b26      	ldr	r3, [pc, #152]	@ (800cb08 <_strtod_l+0xae0>)
 800ca6e:	4616      	mov	r6, r2
 800ca70:	461f      	mov	r7, r3
 800ca72:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800ca76:	e79b      	b.n	800c9b0 <_strtod_l+0x988>
 800ca78:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800ca7c:	9b08      	ldr	r3, [sp, #32]
 800ca7e:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800ca82:	2b00      	cmp	r3, #0
 800ca84:	d1c1      	bne.n	800ca0a <_strtod_l+0x9e2>
 800ca86:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ca8a:	0d1b      	lsrs	r3, r3, #20
 800ca8c:	051b      	lsls	r3, r3, #20
 800ca8e:	429d      	cmp	r5, r3
 800ca90:	d1bb      	bne.n	800ca0a <_strtod_l+0x9e2>
 800ca92:	4630      	mov	r0, r6
 800ca94:	4639      	mov	r1, r7
 800ca96:	f7f4 fbed 	bl	8001274 <__aeabi_d2lz>
 800ca9a:	f7f3 fd5b 	bl	8000554 <__aeabi_l2d>
 800ca9e:	4602      	mov	r2, r0
 800caa0:	460b      	mov	r3, r1
 800caa2:	4630      	mov	r0, r6
 800caa4:	4639      	mov	r1, r7
 800caa6:	f7f3 fbcb 	bl	8000240 <__aeabi_dsub>
 800caaa:	460b      	mov	r3, r1
 800caac:	4602      	mov	r2, r0
 800caae:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800cab2:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800cab6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cab8:	ea46 060a 	orr.w	r6, r6, sl
 800cabc:	431e      	orrs	r6, r3
 800cabe:	d06a      	beq.n	800cb96 <_strtod_l+0xb6e>
 800cac0:	a309      	add	r3, pc, #36	@ (adr r3, 800cae8 <_strtod_l+0xac0>)
 800cac2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cac6:	f7f3 ffe5 	bl	8000a94 <__aeabi_dcmplt>
 800caca:	2800      	cmp	r0, #0
 800cacc:	f47f acd6 	bne.w	800c47c <_strtod_l+0x454>
 800cad0:	a307      	add	r3, pc, #28	@ (adr r3, 800caf0 <_strtod_l+0xac8>)
 800cad2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cad6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cada:	f7f3 fff9 	bl	8000ad0 <__aeabi_dcmpgt>
 800cade:	2800      	cmp	r0, #0
 800cae0:	d093      	beq.n	800ca0a <_strtod_l+0x9e2>
 800cae2:	e4cb      	b.n	800c47c <_strtod_l+0x454>
 800cae4:	f3af 8000 	nop.w
 800cae8:	94a03595 	.word	0x94a03595
 800caec:	3fdfffff 	.word	0x3fdfffff
 800caf0:	35afe535 	.word	0x35afe535
 800caf4:	3fe00000 	.word	0x3fe00000
 800caf8:	39500000 	.word	0x39500000
 800cafc:	7ff00000 	.word	0x7ff00000
 800cb00:	000fffff 	.word	0x000fffff
 800cb04:	7fefffff 	.word	0x7fefffff
 800cb08:	3ff00000 	.word	0x3ff00000
 800cb0c:	3fe00000 	.word	0x3fe00000
 800cb10:	7fe00000 	.word	0x7fe00000
 800cb14:	7c9fffff 	.word	0x7c9fffff
 800cb18:	bff00000 	.word	0xbff00000
 800cb1c:	9b08      	ldr	r3, [sp, #32]
 800cb1e:	b323      	cbz	r3, 800cb6a <_strtod_l+0xb42>
 800cb20:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800cb24:	d821      	bhi.n	800cb6a <_strtod_l+0xb42>
 800cb26:	a328      	add	r3, pc, #160	@ (adr r3, 800cbc8 <_strtod_l+0xba0>)
 800cb28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb2c:	4630      	mov	r0, r6
 800cb2e:	4639      	mov	r1, r7
 800cb30:	f7f3 ffba 	bl	8000aa8 <__aeabi_dcmple>
 800cb34:	b1a0      	cbz	r0, 800cb60 <_strtod_l+0xb38>
 800cb36:	4639      	mov	r1, r7
 800cb38:	4630      	mov	r0, r6
 800cb3a:	f7f4 f811 	bl	8000b60 <__aeabi_d2uiz>
 800cb3e:	2801      	cmp	r0, #1
 800cb40:	bf38      	it	cc
 800cb42:	2001      	movcc	r0, #1
 800cb44:	f7f3 fcba 	bl	80004bc <__aeabi_ui2d>
 800cb48:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cb4a:	4606      	mov	r6, r0
 800cb4c:	460f      	mov	r7, r1
 800cb4e:	b9fb      	cbnz	r3, 800cb90 <_strtod_l+0xb68>
 800cb50:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800cb54:	9014      	str	r0, [sp, #80]	@ 0x50
 800cb56:	9315      	str	r3, [sp, #84]	@ 0x54
 800cb58:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800cb5c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800cb60:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800cb62:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800cb66:	1b5b      	subs	r3, r3, r5
 800cb68:	9311      	str	r3, [sp, #68]	@ 0x44
 800cb6a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cb6e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800cb72:	f002 ff4d 	bl	800fa10 <__ulp>
 800cb76:	4602      	mov	r2, r0
 800cb78:	460b      	mov	r3, r1
 800cb7a:	4650      	mov	r0, sl
 800cb7c:	4659      	mov	r1, fp
 800cb7e:	f7f3 fd17 	bl	80005b0 <__aeabi_dmul>
 800cb82:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800cb86:	f7f3 fb5d 	bl	8000244 <__adddf3>
 800cb8a:	4682      	mov	sl, r0
 800cb8c:	468b      	mov	fp, r1
 800cb8e:	e775      	b.n	800ca7c <_strtod_l+0xa54>
 800cb90:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800cb94:	e7e0      	b.n	800cb58 <_strtod_l+0xb30>
 800cb96:	a30e      	add	r3, pc, #56	@ (adr r3, 800cbd0 <_strtod_l+0xba8>)
 800cb98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb9c:	f7f3 ff7a 	bl	8000a94 <__aeabi_dcmplt>
 800cba0:	e79d      	b.n	800cade <_strtod_l+0xab6>
 800cba2:	2300      	movs	r3, #0
 800cba4:	930e      	str	r3, [sp, #56]	@ 0x38
 800cba6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cba8:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800cbaa:	6013      	str	r3, [r2, #0]
 800cbac:	f7ff ba79 	b.w	800c0a2 <_strtod_l+0x7a>
 800cbb0:	2a65      	cmp	r2, #101	@ 0x65
 800cbb2:	f43f ab72 	beq.w	800c29a <_strtod_l+0x272>
 800cbb6:	2a45      	cmp	r2, #69	@ 0x45
 800cbb8:	f43f ab6f 	beq.w	800c29a <_strtod_l+0x272>
 800cbbc:	2301      	movs	r3, #1
 800cbbe:	f7ff bbaa 	b.w	800c316 <_strtod_l+0x2ee>
 800cbc2:	bf00      	nop
 800cbc4:	f3af 8000 	nop.w
 800cbc8:	ffc00000 	.word	0xffc00000
 800cbcc:	41dfffff 	.word	0x41dfffff
 800cbd0:	94a03595 	.word	0x94a03595
 800cbd4:	3fcfffff 	.word	0x3fcfffff

0800cbd8 <_strtod_r>:
 800cbd8:	4b01      	ldr	r3, [pc, #4]	@ (800cbe0 <_strtod_r+0x8>)
 800cbda:	f7ff ba25 	b.w	800c028 <_strtod_l>
 800cbde:	bf00      	nop
 800cbe0:	20000028 	.word	0x20000028

0800cbe4 <strtod>:
 800cbe4:	460a      	mov	r2, r1
 800cbe6:	4601      	mov	r1, r0
 800cbe8:	4802      	ldr	r0, [pc, #8]	@ (800cbf4 <strtod+0x10>)
 800cbea:	4b03      	ldr	r3, [pc, #12]	@ (800cbf8 <strtod+0x14>)
 800cbec:	6800      	ldr	r0, [r0, #0]
 800cbee:	f7ff ba1b 	b.w	800c028 <_strtod_l>
 800cbf2:	bf00      	nop
 800cbf4:	20000194 	.word	0x20000194
 800cbf8:	20000028 	.word	0x20000028

0800cbfc <_strtol_l.isra.0>:
 800cbfc:	2b24      	cmp	r3, #36	@ 0x24
 800cbfe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cc02:	4686      	mov	lr, r0
 800cc04:	4690      	mov	r8, r2
 800cc06:	d801      	bhi.n	800cc0c <_strtol_l.isra.0+0x10>
 800cc08:	2b01      	cmp	r3, #1
 800cc0a:	d106      	bne.n	800cc1a <_strtol_l.isra.0+0x1e>
 800cc0c:	f001 f94e 	bl	800deac <__errno>
 800cc10:	2316      	movs	r3, #22
 800cc12:	6003      	str	r3, [r0, #0]
 800cc14:	2000      	movs	r0, #0
 800cc16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cc1a:	460d      	mov	r5, r1
 800cc1c:	4833      	ldr	r0, [pc, #204]	@ (800ccec <_strtol_l.isra.0+0xf0>)
 800cc1e:	462a      	mov	r2, r5
 800cc20:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cc24:	5d06      	ldrb	r6, [r0, r4]
 800cc26:	f016 0608 	ands.w	r6, r6, #8
 800cc2a:	d1f8      	bne.n	800cc1e <_strtol_l.isra.0+0x22>
 800cc2c:	2c2d      	cmp	r4, #45	@ 0x2d
 800cc2e:	d110      	bne.n	800cc52 <_strtol_l.isra.0+0x56>
 800cc30:	2601      	movs	r6, #1
 800cc32:	782c      	ldrb	r4, [r5, #0]
 800cc34:	1c95      	adds	r5, r2, #2
 800cc36:	f033 0210 	bics.w	r2, r3, #16
 800cc3a:	d115      	bne.n	800cc68 <_strtol_l.isra.0+0x6c>
 800cc3c:	2c30      	cmp	r4, #48	@ 0x30
 800cc3e:	d10d      	bne.n	800cc5c <_strtol_l.isra.0+0x60>
 800cc40:	782a      	ldrb	r2, [r5, #0]
 800cc42:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800cc46:	2a58      	cmp	r2, #88	@ 0x58
 800cc48:	d108      	bne.n	800cc5c <_strtol_l.isra.0+0x60>
 800cc4a:	786c      	ldrb	r4, [r5, #1]
 800cc4c:	3502      	adds	r5, #2
 800cc4e:	2310      	movs	r3, #16
 800cc50:	e00a      	b.n	800cc68 <_strtol_l.isra.0+0x6c>
 800cc52:	2c2b      	cmp	r4, #43	@ 0x2b
 800cc54:	bf04      	itt	eq
 800cc56:	782c      	ldrbeq	r4, [r5, #0]
 800cc58:	1c95      	addeq	r5, r2, #2
 800cc5a:	e7ec      	b.n	800cc36 <_strtol_l.isra.0+0x3a>
 800cc5c:	2b00      	cmp	r3, #0
 800cc5e:	d1f6      	bne.n	800cc4e <_strtol_l.isra.0+0x52>
 800cc60:	2c30      	cmp	r4, #48	@ 0x30
 800cc62:	bf14      	ite	ne
 800cc64:	230a      	movne	r3, #10
 800cc66:	2308      	moveq	r3, #8
 800cc68:	2200      	movs	r2, #0
 800cc6a:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800cc6e:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 800cc72:	fbbc f9f3 	udiv	r9, ip, r3
 800cc76:	4610      	mov	r0, r2
 800cc78:	fb03 ca19 	mls	sl, r3, r9, ip
 800cc7c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800cc80:	2f09      	cmp	r7, #9
 800cc82:	d80f      	bhi.n	800cca4 <_strtol_l.isra.0+0xa8>
 800cc84:	463c      	mov	r4, r7
 800cc86:	42a3      	cmp	r3, r4
 800cc88:	dd1b      	ble.n	800ccc2 <_strtol_l.isra.0+0xc6>
 800cc8a:	1c57      	adds	r7, r2, #1
 800cc8c:	d007      	beq.n	800cc9e <_strtol_l.isra.0+0xa2>
 800cc8e:	4581      	cmp	r9, r0
 800cc90:	d314      	bcc.n	800ccbc <_strtol_l.isra.0+0xc0>
 800cc92:	d101      	bne.n	800cc98 <_strtol_l.isra.0+0x9c>
 800cc94:	45a2      	cmp	sl, r4
 800cc96:	db11      	blt.n	800ccbc <_strtol_l.isra.0+0xc0>
 800cc98:	2201      	movs	r2, #1
 800cc9a:	fb00 4003 	mla	r0, r0, r3, r4
 800cc9e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cca2:	e7eb      	b.n	800cc7c <_strtol_l.isra.0+0x80>
 800cca4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800cca8:	2f19      	cmp	r7, #25
 800ccaa:	d801      	bhi.n	800ccb0 <_strtol_l.isra.0+0xb4>
 800ccac:	3c37      	subs	r4, #55	@ 0x37
 800ccae:	e7ea      	b.n	800cc86 <_strtol_l.isra.0+0x8a>
 800ccb0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800ccb4:	2f19      	cmp	r7, #25
 800ccb6:	d804      	bhi.n	800ccc2 <_strtol_l.isra.0+0xc6>
 800ccb8:	3c57      	subs	r4, #87	@ 0x57
 800ccba:	e7e4      	b.n	800cc86 <_strtol_l.isra.0+0x8a>
 800ccbc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ccc0:	e7ed      	b.n	800cc9e <_strtol_l.isra.0+0xa2>
 800ccc2:	1c53      	adds	r3, r2, #1
 800ccc4:	d108      	bne.n	800ccd8 <_strtol_l.isra.0+0xdc>
 800ccc6:	2322      	movs	r3, #34	@ 0x22
 800ccc8:	4660      	mov	r0, ip
 800ccca:	f8ce 3000 	str.w	r3, [lr]
 800ccce:	f1b8 0f00 	cmp.w	r8, #0
 800ccd2:	d0a0      	beq.n	800cc16 <_strtol_l.isra.0+0x1a>
 800ccd4:	1e69      	subs	r1, r5, #1
 800ccd6:	e006      	b.n	800cce6 <_strtol_l.isra.0+0xea>
 800ccd8:	b106      	cbz	r6, 800ccdc <_strtol_l.isra.0+0xe0>
 800ccda:	4240      	negs	r0, r0
 800ccdc:	f1b8 0f00 	cmp.w	r8, #0
 800cce0:	d099      	beq.n	800cc16 <_strtol_l.isra.0+0x1a>
 800cce2:	2a00      	cmp	r2, #0
 800cce4:	d1f6      	bne.n	800ccd4 <_strtol_l.isra.0+0xd8>
 800cce6:	f8c8 1000 	str.w	r1, [r8]
 800ccea:	e794      	b.n	800cc16 <_strtol_l.isra.0+0x1a>
 800ccec:	08012491 	.word	0x08012491

0800ccf0 <_strtol_r>:
 800ccf0:	f7ff bf84 	b.w	800cbfc <_strtol_l.isra.0>

0800ccf4 <strtol>:
 800ccf4:	4613      	mov	r3, r2
 800ccf6:	460a      	mov	r2, r1
 800ccf8:	4601      	mov	r1, r0
 800ccfa:	4802      	ldr	r0, [pc, #8]	@ (800cd04 <strtol+0x10>)
 800ccfc:	6800      	ldr	r0, [r0, #0]
 800ccfe:	f7ff bf7d 	b.w	800cbfc <_strtol_l.isra.0>
 800cd02:	bf00      	nop
 800cd04:	20000194 	.word	0x20000194

0800cd08 <__cvt>:
 800cd08:	2b00      	cmp	r3, #0
 800cd0a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cd0e:	461d      	mov	r5, r3
 800cd10:	bfbb      	ittet	lt
 800cd12:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800cd16:	461d      	movlt	r5, r3
 800cd18:	2300      	movge	r3, #0
 800cd1a:	232d      	movlt	r3, #45	@ 0x2d
 800cd1c:	b088      	sub	sp, #32
 800cd1e:	4614      	mov	r4, r2
 800cd20:	bfb8      	it	lt
 800cd22:	4614      	movlt	r4, r2
 800cd24:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800cd26:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800cd28:	7013      	strb	r3, [r2, #0]
 800cd2a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800cd2c:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 800cd30:	f023 0820 	bic.w	r8, r3, #32
 800cd34:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800cd38:	d005      	beq.n	800cd46 <__cvt+0x3e>
 800cd3a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800cd3e:	d100      	bne.n	800cd42 <__cvt+0x3a>
 800cd40:	3601      	adds	r6, #1
 800cd42:	2302      	movs	r3, #2
 800cd44:	e000      	b.n	800cd48 <__cvt+0x40>
 800cd46:	2303      	movs	r3, #3
 800cd48:	aa07      	add	r2, sp, #28
 800cd4a:	9204      	str	r2, [sp, #16]
 800cd4c:	aa06      	add	r2, sp, #24
 800cd4e:	e9cd a202 	strd	sl, r2, [sp, #8]
 800cd52:	e9cd 3600 	strd	r3, r6, [sp]
 800cd56:	4622      	mov	r2, r4
 800cd58:	462b      	mov	r3, r5
 800cd5a:	f001 f985 	bl	800e068 <_dtoa_r>
 800cd5e:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800cd62:	4607      	mov	r7, r0
 800cd64:	d119      	bne.n	800cd9a <__cvt+0x92>
 800cd66:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800cd68:	07db      	lsls	r3, r3, #31
 800cd6a:	d50e      	bpl.n	800cd8a <__cvt+0x82>
 800cd6c:	eb00 0906 	add.w	r9, r0, r6
 800cd70:	2200      	movs	r2, #0
 800cd72:	2300      	movs	r3, #0
 800cd74:	4620      	mov	r0, r4
 800cd76:	4629      	mov	r1, r5
 800cd78:	f7f3 fe82 	bl	8000a80 <__aeabi_dcmpeq>
 800cd7c:	b108      	cbz	r0, 800cd82 <__cvt+0x7a>
 800cd7e:	f8cd 901c 	str.w	r9, [sp, #28]
 800cd82:	2230      	movs	r2, #48	@ 0x30
 800cd84:	9b07      	ldr	r3, [sp, #28]
 800cd86:	454b      	cmp	r3, r9
 800cd88:	d31e      	bcc.n	800cdc8 <__cvt+0xc0>
 800cd8a:	4638      	mov	r0, r7
 800cd8c:	9b07      	ldr	r3, [sp, #28]
 800cd8e:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800cd90:	1bdb      	subs	r3, r3, r7
 800cd92:	6013      	str	r3, [r2, #0]
 800cd94:	b008      	add	sp, #32
 800cd96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cd9a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800cd9e:	eb00 0906 	add.w	r9, r0, r6
 800cda2:	d1e5      	bne.n	800cd70 <__cvt+0x68>
 800cda4:	7803      	ldrb	r3, [r0, #0]
 800cda6:	2b30      	cmp	r3, #48	@ 0x30
 800cda8:	d10a      	bne.n	800cdc0 <__cvt+0xb8>
 800cdaa:	2200      	movs	r2, #0
 800cdac:	2300      	movs	r3, #0
 800cdae:	4620      	mov	r0, r4
 800cdb0:	4629      	mov	r1, r5
 800cdb2:	f7f3 fe65 	bl	8000a80 <__aeabi_dcmpeq>
 800cdb6:	b918      	cbnz	r0, 800cdc0 <__cvt+0xb8>
 800cdb8:	f1c6 0601 	rsb	r6, r6, #1
 800cdbc:	f8ca 6000 	str.w	r6, [sl]
 800cdc0:	f8da 3000 	ldr.w	r3, [sl]
 800cdc4:	4499      	add	r9, r3
 800cdc6:	e7d3      	b.n	800cd70 <__cvt+0x68>
 800cdc8:	1c59      	adds	r1, r3, #1
 800cdca:	9107      	str	r1, [sp, #28]
 800cdcc:	701a      	strb	r2, [r3, #0]
 800cdce:	e7d9      	b.n	800cd84 <__cvt+0x7c>

0800cdd0 <__exponent>:
 800cdd0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cdd2:	2900      	cmp	r1, #0
 800cdd4:	bfb6      	itet	lt
 800cdd6:	232d      	movlt	r3, #45	@ 0x2d
 800cdd8:	232b      	movge	r3, #43	@ 0x2b
 800cdda:	4249      	neglt	r1, r1
 800cddc:	2909      	cmp	r1, #9
 800cdde:	7002      	strb	r2, [r0, #0]
 800cde0:	7043      	strb	r3, [r0, #1]
 800cde2:	dd29      	ble.n	800ce38 <__exponent+0x68>
 800cde4:	f10d 0307 	add.w	r3, sp, #7
 800cde8:	461d      	mov	r5, r3
 800cdea:	270a      	movs	r7, #10
 800cdec:	fbb1 f6f7 	udiv	r6, r1, r7
 800cdf0:	461a      	mov	r2, r3
 800cdf2:	fb07 1416 	mls	r4, r7, r6, r1
 800cdf6:	3430      	adds	r4, #48	@ 0x30
 800cdf8:	f802 4c01 	strb.w	r4, [r2, #-1]
 800cdfc:	460c      	mov	r4, r1
 800cdfe:	2c63      	cmp	r4, #99	@ 0x63
 800ce00:	4631      	mov	r1, r6
 800ce02:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800ce06:	dcf1      	bgt.n	800cdec <__exponent+0x1c>
 800ce08:	3130      	adds	r1, #48	@ 0x30
 800ce0a:	1e94      	subs	r4, r2, #2
 800ce0c:	f803 1c01 	strb.w	r1, [r3, #-1]
 800ce10:	4623      	mov	r3, r4
 800ce12:	1c41      	adds	r1, r0, #1
 800ce14:	42ab      	cmp	r3, r5
 800ce16:	d30a      	bcc.n	800ce2e <__exponent+0x5e>
 800ce18:	f10d 0309 	add.w	r3, sp, #9
 800ce1c:	1a9b      	subs	r3, r3, r2
 800ce1e:	42ac      	cmp	r4, r5
 800ce20:	bf88      	it	hi
 800ce22:	2300      	movhi	r3, #0
 800ce24:	3302      	adds	r3, #2
 800ce26:	4403      	add	r3, r0
 800ce28:	1a18      	subs	r0, r3, r0
 800ce2a:	b003      	add	sp, #12
 800ce2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ce2e:	f813 6b01 	ldrb.w	r6, [r3], #1
 800ce32:	f801 6f01 	strb.w	r6, [r1, #1]!
 800ce36:	e7ed      	b.n	800ce14 <__exponent+0x44>
 800ce38:	2330      	movs	r3, #48	@ 0x30
 800ce3a:	3130      	adds	r1, #48	@ 0x30
 800ce3c:	7083      	strb	r3, [r0, #2]
 800ce3e:	70c1      	strb	r1, [r0, #3]
 800ce40:	1d03      	adds	r3, r0, #4
 800ce42:	e7f1      	b.n	800ce28 <__exponent+0x58>

0800ce44 <_printf_float>:
 800ce44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce48:	b091      	sub	sp, #68	@ 0x44
 800ce4a:	460c      	mov	r4, r1
 800ce4c:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 800ce50:	4616      	mov	r6, r2
 800ce52:	461f      	mov	r7, r3
 800ce54:	4605      	mov	r5, r0
 800ce56:	f000 ffcf 	bl	800ddf8 <_localeconv_r>
 800ce5a:	6803      	ldr	r3, [r0, #0]
 800ce5c:	4618      	mov	r0, r3
 800ce5e:	9308      	str	r3, [sp, #32]
 800ce60:	f7f3 f9e2 	bl	8000228 <strlen>
 800ce64:	2300      	movs	r3, #0
 800ce66:	930e      	str	r3, [sp, #56]	@ 0x38
 800ce68:	f8d8 3000 	ldr.w	r3, [r8]
 800ce6c:	9009      	str	r0, [sp, #36]	@ 0x24
 800ce6e:	3307      	adds	r3, #7
 800ce70:	f023 0307 	bic.w	r3, r3, #7
 800ce74:	f103 0208 	add.w	r2, r3, #8
 800ce78:	f894 a018 	ldrb.w	sl, [r4, #24]
 800ce7c:	f8d4 b000 	ldr.w	fp, [r4]
 800ce80:	f8c8 2000 	str.w	r2, [r8]
 800ce84:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ce88:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800ce8c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ce8e:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800ce92:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ce96:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ce9a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800ce9e:	4b9c      	ldr	r3, [pc, #624]	@ (800d110 <_printf_float+0x2cc>)
 800cea0:	f7f3 fe20 	bl	8000ae4 <__aeabi_dcmpun>
 800cea4:	bb70      	cbnz	r0, 800cf04 <_printf_float+0xc0>
 800cea6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ceaa:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ceae:	4b98      	ldr	r3, [pc, #608]	@ (800d110 <_printf_float+0x2cc>)
 800ceb0:	f7f3 fdfa 	bl	8000aa8 <__aeabi_dcmple>
 800ceb4:	bb30      	cbnz	r0, 800cf04 <_printf_float+0xc0>
 800ceb6:	2200      	movs	r2, #0
 800ceb8:	2300      	movs	r3, #0
 800ceba:	4640      	mov	r0, r8
 800cebc:	4649      	mov	r1, r9
 800cebe:	f7f3 fde9 	bl	8000a94 <__aeabi_dcmplt>
 800cec2:	b110      	cbz	r0, 800ceca <_printf_float+0x86>
 800cec4:	232d      	movs	r3, #45	@ 0x2d
 800cec6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ceca:	4a92      	ldr	r2, [pc, #584]	@ (800d114 <_printf_float+0x2d0>)
 800cecc:	4b92      	ldr	r3, [pc, #584]	@ (800d118 <_printf_float+0x2d4>)
 800cece:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800ced2:	bf8c      	ite	hi
 800ced4:	4690      	movhi	r8, r2
 800ced6:	4698      	movls	r8, r3
 800ced8:	2303      	movs	r3, #3
 800ceda:	f04f 0900 	mov.w	r9, #0
 800cede:	6123      	str	r3, [r4, #16]
 800cee0:	f02b 0304 	bic.w	r3, fp, #4
 800cee4:	6023      	str	r3, [r4, #0]
 800cee6:	4633      	mov	r3, r6
 800cee8:	4621      	mov	r1, r4
 800ceea:	4628      	mov	r0, r5
 800ceec:	9700      	str	r7, [sp, #0]
 800ceee:	aa0f      	add	r2, sp, #60	@ 0x3c
 800cef0:	f000 f9d4 	bl	800d29c <_printf_common>
 800cef4:	3001      	adds	r0, #1
 800cef6:	f040 8090 	bne.w	800d01a <_printf_float+0x1d6>
 800cefa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800cefe:	b011      	add	sp, #68	@ 0x44
 800cf00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf04:	4642      	mov	r2, r8
 800cf06:	464b      	mov	r3, r9
 800cf08:	4640      	mov	r0, r8
 800cf0a:	4649      	mov	r1, r9
 800cf0c:	f7f3 fdea 	bl	8000ae4 <__aeabi_dcmpun>
 800cf10:	b148      	cbz	r0, 800cf26 <_printf_float+0xe2>
 800cf12:	464b      	mov	r3, r9
 800cf14:	2b00      	cmp	r3, #0
 800cf16:	bfb8      	it	lt
 800cf18:	232d      	movlt	r3, #45	@ 0x2d
 800cf1a:	4a80      	ldr	r2, [pc, #512]	@ (800d11c <_printf_float+0x2d8>)
 800cf1c:	bfb8      	it	lt
 800cf1e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800cf22:	4b7f      	ldr	r3, [pc, #508]	@ (800d120 <_printf_float+0x2dc>)
 800cf24:	e7d3      	b.n	800cece <_printf_float+0x8a>
 800cf26:	6863      	ldr	r3, [r4, #4]
 800cf28:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 800cf2c:	1c5a      	adds	r2, r3, #1
 800cf2e:	d13f      	bne.n	800cfb0 <_printf_float+0x16c>
 800cf30:	2306      	movs	r3, #6
 800cf32:	6063      	str	r3, [r4, #4]
 800cf34:	2200      	movs	r2, #0
 800cf36:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800cf3a:	6023      	str	r3, [r4, #0]
 800cf3c:	9206      	str	r2, [sp, #24]
 800cf3e:	aa0e      	add	r2, sp, #56	@ 0x38
 800cf40:	e9cd a204 	strd	sl, r2, [sp, #16]
 800cf44:	aa0d      	add	r2, sp, #52	@ 0x34
 800cf46:	9203      	str	r2, [sp, #12]
 800cf48:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 800cf4c:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800cf50:	6863      	ldr	r3, [r4, #4]
 800cf52:	4642      	mov	r2, r8
 800cf54:	9300      	str	r3, [sp, #0]
 800cf56:	4628      	mov	r0, r5
 800cf58:	464b      	mov	r3, r9
 800cf5a:	910a      	str	r1, [sp, #40]	@ 0x28
 800cf5c:	f7ff fed4 	bl	800cd08 <__cvt>
 800cf60:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800cf62:	4680      	mov	r8, r0
 800cf64:	2947      	cmp	r1, #71	@ 0x47
 800cf66:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800cf68:	d128      	bne.n	800cfbc <_printf_float+0x178>
 800cf6a:	1cc8      	adds	r0, r1, #3
 800cf6c:	db02      	blt.n	800cf74 <_printf_float+0x130>
 800cf6e:	6863      	ldr	r3, [r4, #4]
 800cf70:	4299      	cmp	r1, r3
 800cf72:	dd40      	ble.n	800cff6 <_printf_float+0x1b2>
 800cf74:	f1aa 0a02 	sub.w	sl, sl, #2
 800cf78:	fa5f fa8a 	uxtb.w	sl, sl
 800cf7c:	4652      	mov	r2, sl
 800cf7e:	3901      	subs	r1, #1
 800cf80:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800cf84:	910d      	str	r1, [sp, #52]	@ 0x34
 800cf86:	f7ff ff23 	bl	800cdd0 <__exponent>
 800cf8a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cf8c:	4681      	mov	r9, r0
 800cf8e:	1813      	adds	r3, r2, r0
 800cf90:	2a01      	cmp	r2, #1
 800cf92:	6123      	str	r3, [r4, #16]
 800cf94:	dc02      	bgt.n	800cf9c <_printf_float+0x158>
 800cf96:	6822      	ldr	r2, [r4, #0]
 800cf98:	07d2      	lsls	r2, r2, #31
 800cf9a:	d501      	bpl.n	800cfa0 <_printf_float+0x15c>
 800cf9c:	3301      	adds	r3, #1
 800cf9e:	6123      	str	r3, [r4, #16]
 800cfa0:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800cfa4:	2b00      	cmp	r3, #0
 800cfa6:	d09e      	beq.n	800cee6 <_printf_float+0xa2>
 800cfa8:	232d      	movs	r3, #45	@ 0x2d
 800cfaa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cfae:	e79a      	b.n	800cee6 <_printf_float+0xa2>
 800cfb0:	2947      	cmp	r1, #71	@ 0x47
 800cfb2:	d1bf      	bne.n	800cf34 <_printf_float+0xf0>
 800cfb4:	2b00      	cmp	r3, #0
 800cfb6:	d1bd      	bne.n	800cf34 <_printf_float+0xf0>
 800cfb8:	2301      	movs	r3, #1
 800cfba:	e7ba      	b.n	800cf32 <_printf_float+0xee>
 800cfbc:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800cfc0:	d9dc      	bls.n	800cf7c <_printf_float+0x138>
 800cfc2:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800cfc6:	d118      	bne.n	800cffa <_printf_float+0x1b6>
 800cfc8:	2900      	cmp	r1, #0
 800cfca:	6863      	ldr	r3, [r4, #4]
 800cfcc:	dd0b      	ble.n	800cfe6 <_printf_float+0x1a2>
 800cfce:	6121      	str	r1, [r4, #16]
 800cfd0:	b913      	cbnz	r3, 800cfd8 <_printf_float+0x194>
 800cfd2:	6822      	ldr	r2, [r4, #0]
 800cfd4:	07d0      	lsls	r0, r2, #31
 800cfd6:	d502      	bpl.n	800cfde <_printf_float+0x19a>
 800cfd8:	3301      	adds	r3, #1
 800cfda:	440b      	add	r3, r1
 800cfdc:	6123      	str	r3, [r4, #16]
 800cfde:	f04f 0900 	mov.w	r9, #0
 800cfe2:	65a1      	str	r1, [r4, #88]	@ 0x58
 800cfe4:	e7dc      	b.n	800cfa0 <_printf_float+0x15c>
 800cfe6:	b913      	cbnz	r3, 800cfee <_printf_float+0x1aa>
 800cfe8:	6822      	ldr	r2, [r4, #0]
 800cfea:	07d2      	lsls	r2, r2, #31
 800cfec:	d501      	bpl.n	800cff2 <_printf_float+0x1ae>
 800cfee:	3302      	adds	r3, #2
 800cff0:	e7f4      	b.n	800cfdc <_printf_float+0x198>
 800cff2:	2301      	movs	r3, #1
 800cff4:	e7f2      	b.n	800cfdc <_printf_float+0x198>
 800cff6:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800cffa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cffc:	4299      	cmp	r1, r3
 800cffe:	db05      	blt.n	800d00c <_printf_float+0x1c8>
 800d000:	6823      	ldr	r3, [r4, #0]
 800d002:	6121      	str	r1, [r4, #16]
 800d004:	07d8      	lsls	r0, r3, #31
 800d006:	d5ea      	bpl.n	800cfde <_printf_float+0x19a>
 800d008:	1c4b      	adds	r3, r1, #1
 800d00a:	e7e7      	b.n	800cfdc <_printf_float+0x198>
 800d00c:	2900      	cmp	r1, #0
 800d00e:	bfcc      	ite	gt
 800d010:	2201      	movgt	r2, #1
 800d012:	f1c1 0202 	rsble	r2, r1, #2
 800d016:	4413      	add	r3, r2
 800d018:	e7e0      	b.n	800cfdc <_printf_float+0x198>
 800d01a:	6823      	ldr	r3, [r4, #0]
 800d01c:	055a      	lsls	r2, r3, #21
 800d01e:	d407      	bmi.n	800d030 <_printf_float+0x1ec>
 800d020:	6923      	ldr	r3, [r4, #16]
 800d022:	4642      	mov	r2, r8
 800d024:	4631      	mov	r1, r6
 800d026:	4628      	mov	r0, r5
 800d028:	47b8      	blx	r7
 800d02a:	3001      	adds	r0, #1
 800d02c:	d12b      	bne.n	800d086 <_printf_float+0x242>
 800d02e:	e764      	b.n	800cefa <_printf_float+0xb6>
 800d030:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800d034:	f240 80dc 	bls.w	800d1f0 <_printf_float+0x3ac>
 800d038:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800d03c:	2200      	movs	r2, #0
 800d03e:	2300      	movs	r3, #0
 800d040:	f7f3 fd1e 	bl	8000a80 <__aeabi_dcmpeq>
 800d044:	2800      	cmp	r0, #0
 800d046:	d033      	beq.n	800d0b0 <_printf_float+0x26c>
 800d048:	2301      	movs	r3, #1
 800d04a:	4631      	mov	r1, r6
 800d04c:	4628      	mov	r0, r5
 800d04e:	4a35      	ldr	r2, [pc, #212]	@ (800d124 <_printf_float+0x2e0>)
 800d050:	47b8      	blx	r7
 800d052:	3001      	adds	r0, #1
 800d054:	f43f af51 	beq.w	800cefa <_printf_float+0xb6>
 800d058:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 800d05c:	4543      	cmp	r3, r8
 800d05e:	db02      	blt.n	800d066 <_printf_float+0x222>
 800d060:	6823      	ldr	r3, [r4, #0]
 800d062:	07d8      	lsls	r0, r3, #31
 800d064:	d50f      	bpl.n	800d086 <_printf_float+0x242>
 800d066:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800d06a:	4631      	mov	r1, r6
 800d06c:	4628      	mov	r0, r5
 800d06e:	47b8      	blx	r7
 800d070:	3001      	adds	r0, #1
 800d072:	f43f af42 	beq.w	800cefa <_printf_float+0xb6>
 800d076:	f04f 0900 	mov.w	r9, #0
 800d07a:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800d07e:	f104 0a1a 	add.w	sl, r4, #26
 800d082:	45c8      	cmp	r8, r9
 800d084:	dc09      	bgt.n	800d09a <_printf_float+0x256>
 800d086:	6823      	ldr	r3, [r4, #0]
 800d088:	079b      	lsls	r3, r3, #30
 800d08a:	f100 8102 	bmi.w	800d292 <_printf_float+0x44e>
 800d08e:	68e0      	ldr	r0, [r4, #12]
 800d090:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d092:	4298      	cmp	r0, r3
 800d094:	bfb8      	it	lt
 800d096:	4618      	movlt	r0, r3
 800d098:	e731      	b.n	800cefe <_printf_float+0xba>
 800d09a:	2301      	movs	r3, #1
 800d09c:	4652      	mov	r2, sl
 800d09e:	4631      	mov	r1, r6
 800d0a0:	4628      	mov	r0, r5
 800d0a2:	47b8      	blx	r7
 800d0a4:	3001      	adds	r0, #1
 800d0a6:	f43f af28 	beq.w	800cefa <_printf_float+0xb6>
 800d0aa:	f109 0901 	add.w	r9, r9, #1
 800d0ae:	e7e8      	b.n	800d082 <_printf_float+0x23e>
 800d0b0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d0b2:	2b00      	cmp	r3, #0
 800d0b4:	dc38      	bgt.n	800d128 <_printf_float+0x2e4>
 800d0b6:	2301      	movs	r3, #1
 800d0b8:	4631      	mov	r1, r6
 800d0ba:	4628      	mov	r0, r5
 800d0bc:	4a19      	ldr	r2, [pc, #100]	@ (800d124 <_printf_float+0x2e0>)
 800d0be:	47b8      	blx	r7
 800d0c0:	3001      	adds	r0, #1
 800d0c2:	f43f af1a 	beq.w	800cefa <_printf_float+0xb6>
 800d0c6:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800d0ca:	ea59 0303 	orrs.w	r3, r9, r3
 800d0ce:	d102      	bne.n	800d0d6 <_printf_float+0x292>
 800d0d0:	6823      	ldr	r3, [r4, #0]
 800d0d2:	07d9      	lsls	r1, r3, #31
 800d0d4:	d5d7      	bpl.n	800d086 <_printf_float+0x242>
 800d0d6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800d0da:	4631      	mov	r1, r6
 800d0dc:	4628      	mov	r0, r5
 800d0de:	47b8      	blx	r7
 800d0e0:	3001      	adds	r0, #1
 800d0e2:	f43f af0a 	beq.w	800cefa <_printf_float+0xb6>
 800d0e6:	f04f 0a00 	mov.w	sl, #0
 800d0ea:	f104 0b1a 	add.w	fp, r4, #26
 800d0ee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d0f0:	425b      	negs	r3, r3
 800d0f2:	4553      	cmp	r3, sl
 800d0f4:	dc01      	bgt.n	800d0fa <_printf_float+0x2b6>
 800d0f6:	464b      	mov	r3, r9
 800d0f8:	e793      	b.n	800d022 <_printf_float+0x1de>
 800d0fa:	2301      	movs	r3, #1
 800d0fc:	465a      	mov	r2, fp
 800d0fe:	4631      	mov	r1, r6
 800d100:	4628      	mov	r0, r5
 800d102:	47b8      	blx	r7
 800d104:	3001      	adds	r0, #1
 800d106:	f43f aef8 	beq.w	800cefa <_printf_float+0xb6>
 800d10a:	f10a 0a01 	add.w	sl, sl, #1
 800d10e:	e7ee      	b.n	800d0ee <_printf_float+0x2aa>
 800d110:	7fefffff 	.word	0x7fefffff
 800d114:	08012252 	.word	0x08012252
 800d118:	0801224e 	.word	0x0801224e
 800d11c:	0801225a 	.word	0x0801225a
 800d120:	08012256 	.word	0x08012256
 800d124:	080123fa 	.word	0x080123fa
 800d128:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d12a:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800d12e:	4553      	cmp	r3, sl
 800d130:	bfa8      	it	ge
 800d132:	4653      	movge	r3, sl
 800d134:	2b00      	cmp	r3, #0
 800d136:	4699      	mov	r9, r3
 800d138:	dc36      	bgt.n	800d1a8 <_printf_float+0x364>
 800d13a:	f04f 0b00 	mov.w	fp, #0
 800d13e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d142:	f104 021a 	add.w	r2, r4, #26
 800d146:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d148:	930a      	str	r3, [sp, #40]	@ 0x28
 800d14a:	eba3 0309 	sub.w	r3, r3, r9
 800d14e:	455b      	cmp	r3, fp
 800d150:	dc31      	bgt.n	800d1b6 <_printf_float+0x372>
 800d152:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d154:	459a      	cmp	sl, r3
 800d156:	dc3a      	bgt.n	800d1ce <_printf_float+0x38a>
 800d158:	6823      	ldr	r3, [r4, #0]
 800d15a:	07da      	lsls	r2, r3, #31
 800d15c:	d437      	bmi.n	800d1ce <_printf_float+0x38a>
 800d15e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d160:	ebaa 0903 	sub.w	r9, sl, r3
 800d164:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d166:	ebaa 0303 	sub.w	r3, sl, r3
 800d16a:	4599      	cmp	r9, r3
 800d16c:	bfa8      	it	ge
 800d16e:	4699      	movge	r9, r3
 800d170:	f1b9 0f00 	cmp.w	r9, #0
 800d174:	dc33      	bgt.n	800d1de <_printf_float+0x39a>
 800d176:	f04f 0800 	mov.w	r8, #0
 800d17a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d17e:	f104 0b1a 	add.w	fp, r4, #26
 800d182:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d184:	ebaa 0303 	sub.w	r3, sl, r3
 800d188:	eba3 0309 	sub.w	r3, r3, r9
 800d18c:	4543      	cmp	r3, r8
 800d18e:	f77f af7a 	ble.w	800d086 <_printf_float+0x242>
 800d192:	2301      	movs	r3, #1
 800d194:	465a      	mov	r2, fp
 800d196:	4631      	mov	r1, r6
 800d198:	4628      	mov	r0, r5
 800d19a:	47b8      	blx	r7
 800d19c:	3001      	adds	r0, #1
 800d19e:	f43f aeac 	beq.w	800cefa <_printf_float+0xb6>
 800d1a2:	f108 0801 	add.w	r8, r8, #1
 800d1a6:	e7ec      	b.n	800d182 <_printf_float+0x33e>
 800d1a8:	4642      	mov	r2, r8
 800d1aa:	4631      	mov	r1, r6
 800d1ac:	4628      	mov	r0, r5
 800d1ae:	47b8      	blx	r7
 800d1b0:	3001      	adds	r0, #1
 800d1b2:	d1c2      	bne.n	800d13a <_printf_float+0x2f6>
 800d1b4:	e6a1      	b.n	800cefa <_printf_float+0xb6>
 800d1b6:	2301      	movs	r3, #1
 800d1b8:	4631      	mov	r1, r6
 800d1ba:	4628      	mov	r0, r5
 800d1bc:	920a      	str	r2, [sp, #40]	@ 0x28
 800d1be:	47b8      	blx	r7
 800d1c0:	3001      	adds	r0, #1
 800d1c2:	f43f ae9a 	beq.w	800cefa <_printf_float+0xb6>
 800d1c6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d1c8:	f10b 0b01 	add.w	fp, fp, #1
 800d1cc:	e7bb      	b.n	800d146 <_printf_float+0x302>
 800d1ce:	4631      	mov	r1, r6
 800d1d0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800d1d4:	4628      	mov	r0, r5
 800d1d6:	47b8      	blx	r7
 800d1d8:	3001      	adds	r0, #1
 800d1da:	d1c0      	bne.n	800d15e <_printf_float+0x31a>
 800d1dc:	e68d      	b.n	800cefa <_printf_float+0xb6>
 800d1de:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d1e0:	464b      	mov	r3, r9
 800d1e2:	4631      	mov	r1, r6
 800d1e4:	4628      	mov	r0, r5
 800d1e6:	4442      	add	r2, r8
 800d1e8:	47b8      	blx	r7
 800d1ea:	3001      	adds	r0, #1
 800d1ec:	d1c3      	bne.n	800d176 <_printf_float+0x332>
 800d1ee:	e684      	b.n	800cefa <_printf_float+0xb6>
 800d1f0:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800d1f4:	f1ba 0f01 	cmp.w	sl, #1
 800d1f8:	dc01      	bgt.n	800d1fe <_printf_float+0x3ba>
 800d1fa:	07db      	lsls	r3, r3, #31
 800d1fc:	d536      	bpl.n	800d26c <_printf_float+0x428>
 800d1fe:	2301      	movs	r3, #1
 800d200:	4642      	mov	r2, r8
 800d202:	4631      	mov	r1, r6
 800d204:	4628      	mov	r0, r5
 800d206:	47b8      	blx	r7
 800d208:	3001      	adds	r0, #1
 800d20a:	f43f ae76 	beq.w	800cefa <_printf_float+0xb6>
 800d20e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800d212:	4631      	mov	r1, r6
 800d214:	4628      	mov	r0, r5
 800d216:	47b8      	blx	r7
 800d218:	3001      	adds	r0, #1
 800d21a:	f43f ae6e 	beq.w	800cefa <_printf_float+0xb6>
 800d21e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800d222:	2200      	movs	r2, #0
 800d224:	2300      	movs	r3, #0
 800d226:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800d22a:	f7f3 fc29 	bl	8000a80 <__aeabi_dcmpeq>
 800d22e:	b9c0      	cbnz	r0, 800d262 <_printf_float+0x41e>
 800d230:	4653      	mov	r3, sl
 800d232:	f108 0201 	add.w	r2, r8, #1
 800d236:	4631      	mov	r1, r6
 800d238:	4628      	mov	r0, r5
 800d23a:	47b8      	blx	r7
 800d23c:	3001      	adds	r0, #1
 800d23e:	d10c      	bne.n	800d25a <_printf_float+0x416>
 800d240:	e65b      	b.n	800cefa <_printf_float+0xb6>
 800d242:	2301      	movs	r3, #1
 800d244:	465a      	mov	r2, fp
 800d246:	4631      	mov	r1, r6
 800d248:	4628      	mov	r0, r5
 800d24a:	47b8      	blx	r7
 800d24c:	3001      	adds	r0, #1
 800d24e:	f43f ae54 	beq.w	800cefa <_printf_float+0xb6>
 800d252:	f108 0801 	add.w	r8, r8, #1
 800d256:	45d0      	cmp	r8, sl
 800d258:	dbf3      	blt.n	800d242 <_printf_float+0x3fe>
 800d25a:	464b      	mov	r3, r9
 800d25c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800d260:	e6e0      	b.n	800d024 <_printf_float+0x1e0>
 800d262:	f04f 0800 	mov.w	r8, #0
 800d266:	f104 0b1a 	add.w	fp, r4, #26
 800d26a:	e7f4      	b.n	800d256 <_printf_float+0x412>
 800d26c:	2301      	movs	r3, #1
 800d26e:	4642      	mov	r2, r8
 800d270:	e7e1      	b.n	800d236 <_printf_float+0x3f2>
 800d272:	2301      	movs	r3, #1
 800d274:	464a      	mov	r2, r9
 800d276:	4631      	mov	r1, r6
 800d278:	4628      	mov	r0, r5
 800d27a:	47b8      	blx	r7
 800d27c:	3001      	adds	r0, #1
 800d27e:	f43f ae3c 	beq.w	800cefa <_printf_float+0xb6>
 800d282:	f108 0801 	add.w	r8, r8, #1
 800d286:	68e3      	ldr	r3, [r4, #12]
 800d288:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800d28a:	1a5b      	subs	r3, r3, r1
 800d28c:	4543      	cmp	r3, r8
 800d28e:	dcf0      	bgt.n	800d272 <_printf_float+0x42e>
 800d290:	e6fd      	b.n	800d08e <_printf_float+0x24a>
 800d292:	f04f 0800 	mov.w	r8, #0
 800d296:	f104 0919 	add.w	r9, r4, #25
 800d29a:	e7f4      	b.n	800d286 <_printf_float+0x442>

0800d29c <_printf_common>:
 800d29c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d2a0:	4616      	mov	r6, r2
 800d2a2:	4698      	mov	r8, r3
 800d2a4:	688a      	ldr	r2, [r1, #8]
 800d2a6:	690b      	ldr	r3, [r1, #16]
 800d2a8:	4607      	mov	r7, r0
 800d2aa:	4293      	cmp	r3, r2
 800d2ac:	bfb8      	it	lt
 800d2ae:	4613      	movlt	r3, r2
 800d2b0:	6033      	str	r3, [r6, #0]
 800d2b2:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800d2b6:	460c      	mov	r4, r1
 800d2b8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d2bc:	b10a      	cbz	r2, 800d2c2 <_printf_common+0x26>
 800d2be:	3301      	adds	r3, #1
 800d2c0:	6033      	str	r3, [r6, #0]
 800d2c2:	6823      	ldr	r3, [r4, #0]
 800d2c4:	0699      	lsls	r1, r3, #26
 800d2c6:	bf42      	ittt	mi
 800d2c8:	6833      	ldrmi	r3, [r6, #0]
 800d2ca:	3302      	addmi	r3, #2
 800d2cc:	6033      	strmi	r3, [r6, #0]
 800d2ce:	6825      	ldr	r5, [r4, #0]
 800d2d0:	f015 0506 	ands.w	r5, r5, #6
 800d2d4:	d106      	bne.n	800d2e4 <_printf_common+0x48>
 800d2d6:	f104 0a19 	add.w	sl, r4, #25
 800d2da:	68e3      	ldr	r3, [r4, #12]
 800d2dc:	6832      	ldr	r2, [r6, #0]
 800d2de:	1a9b      	subs	r3, r3, r2
 800d2e0:	42ab      	cmp	r3, r5
 800d2e2:	dc2b      	bgt.n	800d33c <_printf_common+0xa0>
 800d2e4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800d2e8:	6822      	ldr	r2, [r4, #0]
 800d2ea:	3b00      	subs	r3, #0
 800d2ec:	bf18      	it	ne
 800d2ee:	2301      	movne	r3, #1
 800d2f0:	0692      	lsls	r2, r2, #26
 800d2f2:	d430      	bmi.n	800d356 <_printf_common+0xba>
 800d2f4:	4641      	mov	r1, r8
 800d2f6:	4638      	mov	r0, r7
 800d2f8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800d2fc:	47c8      	blx	r9
 800d2fe:	3001      	adds	r0, #1
 800d300:	d023      	beq.n	800d34a <_printf_common+0xae>
 800d302:	6823      	ldr	r3, [r4, #0]
 800d304:	6922      	ldr	r2, [r4, #16]
 800d306:	f003 0306 	and.w	r3, r3, #6
 800d30a:	2b04      	cmp	r3, #4
 800d30c:	bf14      	ite	ne
 800d30e:	2500      	movne	r5, #0
 800d310:	6833      	ldreq	r3, [r6, #0]
 800d312:	f04f 0600 	mov.w	r6, #0
 800d316:	bf08      	it	eq
 800d318:	68e5      	ldreq	r5, [r4, #12]
 800d31a:	f104 041a 	add.w	r4, r4, #26
 800d31e:	bf08      	it	eq
 800d320:	1aed      	subeq	r5, r5, r3
 800d322:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800d326:	bf08      	it	eq
 800d328:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d32c:	4293      	cmp	r3, r2
 800d32e:	bfc4      	itt	gt
 800d330:	1a9b      	subgt	r3, r3, r2
 800d332:	18ed      	addgt	r5, r5, r3
 800d334:	42b5      	cmp	r5, r6
 800d336:	d11a      	bne.n	800d36e <_printf_common+0xd2>
 800d338:	2000      	movs	r0, #0
 800d33a:	e008      	b.n	800d34e <_printf_common+0xb2>
 800d33c:	2301      	movs	r3, #1
 800d33e:	4652      	mov	r2, sl
 800d340:	4641      	mov	r1, r8
 800d342:	4638      	mov	r0, r7
 800d344:	47c8      	blx	r9
 800d346:	3001      	adds	r0, #1
 800d348:	d103      	bne.n	800d352 <_printf_common+0xb6>
 800d34a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d34e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d352:	3501      	adds	r5, #1
 800d354:	e7c1      	b.n	800d2da <_printf_common+0x3e>
 800d356:	2030      	movs	r0, #48	@ 0x30
 800d358:	18e1      	adds	r1, r4, r3
 800d35a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800d35e:	1c5a      	adds	r2, r3, #1
 800d360:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800d364:	4422      	add	r2, r4
 800d366:	3302      	adds	r3, #2
 800d368:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800d36c:	e7c2      	b.n	800d2f4 <_printf_common+0x58>
 800d36e:	2301      	movs	r3, #1
 800d370:	4622      	mov	r2, r4
 800d372:	4641      	mov	r1, r8
 800d374:	4638      	mov	r0, r7
 800d376:	47c8      	blx	r9
 800d378:	3001      	adds	r0, #1
 800d37a:	d0e6      	beq.n	800d34a <_printf_common+0xae>
 800d37c:	3601      	adds	r6, #1
 800d37e:	e7d9      	b.n	800d334 <_printf_common+0x98>

0800d380 <_printf_i>:
 800d380:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d384:	7e0f      	ldrb	r7, [r1, #24]
 800d386:	4691      	mov	r9, r2
 800d388:	2f78      	cmp	r7, #120	@ 0x78
 800d38a:	4680      	mov	r8, r0
 800d38c:	460c      	mov	r4, r1
 800d38e:	469a      	mov	sl, r3
 800d390:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800d392:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800d396:	d807      	bhi.n	800d3a8 <_printf_i+0x28>
 800d398:	2f62      	cmp	r7, #98	@ 0x62
 800d39a:	d80a      	bhi.n	800d3b2 <_printf_i+0x32>
 800d39c:	2f00      	cmp	r7, #0
 800d39e:	f000 80d1 	beq.w	800d544 <_printf_i+0x1c4>
 800d3a2:	2f58      	cmp	r7, #88	@ 0x58
 800d3a4:	f000 80b8 	beq.w	800d518 <_printf_i+0x198>
 800d3a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d3ac:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800d3b0:	e03a      	b.n	800d428 <_printf_i+0xa8>
 800d3b2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800d3b6:	2b15      	cmp	r3, #21
 800d3b8:	d8f6      	bhi.n	800d3a8 <_printf_i+0x28>
 800d3ba:	a101      	add	r1, pc, #4	@ (adr r1, 800d3c0 <_printf_i+0x40>)
 800d3bc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d3c0:	0800d419 	.word	0x0800d419
 800d3c4:	0800d42d 	.word	0x0800d42d
 800d3c8:	0800d3a9 	.word	0x0800d3a9
 800d3cc:	0800d3a9 	.word	0x0800d3a9
 800d3d0:	0800d3a9 	.word	0x0800d3a9
 800d3d4:	0800d3a9 	.word	0x0800d3a9
 800d3d8:	0800d42d 	.word	0x0800d42d
 800d3dc:	0800d3a9 	.word	0x0800d3a9
 800d3e0:	0800d3a9 	.word	0x0800d3a9
 800d3e4:	0800d3a9 	.word	0x0800d3a9
 800d3e8:	0800d3a9 	.word	0x0800d3a9
 800d3ec:	0800d52b 	.word	0x0800d52b
 800d3f0:	0800d457 	.word	0x0800d457
 800d3f4:	0800d4e5 	.word	0x0800d4e5
 800d3f8:	0800d3a9 	.word	0x0800d3a9
 800d3fc:	0800d3a9 	.word	0x0800d3a9
 800d400:	0800d54d 	.word	0x0800d54d
 800d404:	0800d3a9 	.word	0x0800d3a9
 800d408:	0800d457 	.word	0x0800d457
 800d40c:	0800d3a9 	.word	0x0800d3a9
 800d410:	0800d3a9 	.word	0x0800d3a9
 800d414:	0800d4ed 	.word	0x0800d4ed
 800d418:	6833      	ldr	r3, [r6, #0]
 800d41a:	1d1a      	adds	r2, r3, #4
 800d41c:	681b      	ldr	r3, [r3, #0]
 800d41e:	6032      	str	r2, [r6, #0]
 800d420:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d424:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800d428:	2301      	movs	r3, #1
 800d42a:	e09c      	b.n	800d566 <_printf_i+0x1e6>
 800d42c:	6833      	ldr	r3, [r6, #0]
 800d42e:	6820      	ldr	r0, [r4, #0]
 800d430:	1d19      	adds	r1, r3, #4
 800d432:	6031      	str	r1, [r6, #0]
 800d434:	0606      	lsls	r6, r0, #24
 800d436:	d501      	bpl.n	800d43c <_printf_i+0xbc>
 800d438:	681d      	ldr	r5, [r3, #0]
 800d43a:	e003      	b.n	800d444 <_printf_i+0xc4>
 800d43c:	0645      	lsls	r5, r0, #25
 800d43e:	d5fb      	bpl.n	800d438 <_printf_i+0xb8>
 800d440:	f9b3 5000 	ldrsh.w	r5, [r3]
 800d444:	2d00      	cmp	r5, #0
 800d446:	da03      	bge.n	800d450 <_printf_i+0xd0>
 800d448:	232d      	movs	r3, #45	@ 0x2d
 800d44a:	426d      	negs	r5, r5
 800d44c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d450:	230a      	movs	r3, #10
 800d452:	4858      	ldr	r0, [pc, #352]	@ (800d5b4 <_printf_i+0x234>)
 800d454:	e011      	b.n	800d47a <_printf_i+0xfa>
 800d456:	6821      	ldr	r1, [r4, #0]
 800d458:	6833      	ldr	r3, [r6, #0]
 800d45a:	0608      	lsls	r0, r1, #24
 800d45c:	f853 5b04 	ldr.w	r5, [r3], #4
 800d460:	d402      	bmi.n	800d468 <_printf_i+0xe8>
 800d462:	0649      	lsls	r1, r1, #25
 800d464:	bf48      	it	mi
 800d466:	b2ad      	uxthmi	r5, r5
 800d468:	2f6f      	cmp	r7, #111	@ 0x6f
 800d46a:	6033      	str	r3, [r6, #0]
 800d46c:	bf14      	ite	ne
 800d46e:	230a      	movne	r3, #10
 800d470:	2308      	moveq	r3, #8
 800d472:	4850      	ldr	r0, [pc, #320]	@ (800d5b4 <_printf_i+0x234>)
 800d474:	2100      	movs	r1, #0
 800d476:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800d47a:	6866      	ldr	r6, [r4, #4]
 800d47c:	2e00      	cmp	r6, #0
 800d47e:	60a6      	str	r6, [r4, #8]
 800d480:	db05      	blt.n	800d48e <_printf_i+0x10e>
 800d482:	6821      	ldr	r1, [r4, #0]
 800d484:	432e      	orrs	r6, r5
 800d486:	f021 0104 	bic.w	r1, r1, #4
 800d48a:	6021      	str	r1, [r4, #0]
 800d48c:	d04b      	beq.n	800d526 <_printf_i+0x1a6>
 800d48e:	4616      	mov	r6, r2
 800d490:	fbb5 f1f3 	udiv	r1, r5, r3
 800d494:	fb03 5711 	mls	r7, r3, r1, r5
 800d498:	5dc7      	ldrb	r7, [r0, r7]
 800d49a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d49e:	462f      	mov	r7, r5
 800d4a0:	42bb      	cmp	r3, r7
 800d4a2:	460d      	mov	r5, r1
 800d4a4:	d9f4      	bls.n	800d490 <_printf_i+0x110>
 800d4a6:	2b08      	cmp	r3, #8
 800d4a8:	d10b      	bne.n	800d4c2 <_printf_i+0x142>
 800d4aa:	6823      	ldr	r3, [r4, #0]
 800d4ac:	07df      	lsls	r7, r3, #31
 800d4ae:	d508      	bpl.n	800d4c2 <_printf_i+0x142>
 800d4b0:	6923      	ldr	r3, [r4, #16]
 800d4b2:	6861      	ldr	r1, [r4, #4]
 800d4b4:	4299      	cmp	r1, r3
 800d4b6:	bfde      	ittt	le
 800d4b8:	2330      	movle	r3, #48	@ 0x30
 800d4ba:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d4be:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800d4c2:	1b92      	subs	r2, r2, r6
 800d4c4:	6122      	str	r2, [r4, #16]
 800d4c6:	464b      	mov	r3, r9
 800d4c8:	4621      	mov	r1, r4
 800d4ca:	4640      	mov	r0, r8
 800d4cc:	f8cd a000 	str.w	sl, [sp]
 800d4d0:	aa03      	add	r2, sp, #12
 800d4d2:	f7ff fee3 	bl	800d29c <_printf_common>
 800d4d6:	3001      	adds	r0, #1
 800d4d8:	d14a      	bne.n	800d570 <_printf_i+0x1f0>
 800d4da:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d4de:	b004      	add	sp, #16
 800d4e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d4e4:	6823      	ldr	r3, [r4, #0]
 800d4e6:	f043 0320 	orr.w	r3, r3, #32
 800d4ea:	6023      	str	r3, [r4, #0]
 800d4ec:	2778      	movs	r7, #120	@ 0x78
 800d4ee:	4832      	ldr	r0, [pc, #200]	@ (800d5b8 <_printf_i+0x238>)
 800d4f0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800d4f4:	6823      	ldr	r3, [r4, #0]
 800d4f6:	6831      	ldr	r1, [r6, #0]
 800d4f8:	061f      	lsls	r7, r3, #24
 800d4fa:	f851 5b04 	ldr.w	r5, [r1], #4
 800d4fe:	d402      	bmi.n	800d506 <_printf_i+0x186>
 800d500:	065f      	lsls	r7, r3, #25
 800d502:	bf48      	it	mi
 800d504:	b2ad      	uxthmi	r5, r5
 800d506:	6031      	str	r1, [r6, #0]
 800d508:	07d9      	lsls	r1, r3, #31
 800d50a:	bf44      	itt	mi
 800d50c:	f043 0320 	orrmi.w	r3, r3, #32
 800d510:	6023      	strmi	r3, [r4, #0]
 800d512:	b11d      	cbz	r5, 800d51c <_printf_i+0x19c>
 800d514:	2310      	movs	r3, #16
 800d516:	e7ad      	b.n	800d474 <_printf_i+0xf4>
 800d518:	4826      	ldr	r0, [pc, #152]	@ (800d5b4 <_printf_i+0x234>)
 800d51a:	e7e9      	b.n	800d4f0 <_printf_i+0x170>
 800d51c:	6823      	ldr	r3, [r4, #0]
 800d51e:	f023 0320 	bic.w	r3, r3, #32
 800d522:	6023      	str	r3, [r4, #0]
 800d524:	e7f6      	b.n	800d514 <_printf_i+0x194>
 800d526:	4616      	mov	r6, r2
 800d528:	e7bd      	b.n	800d4a6 <_printf_i+0x126>
 800d52a:	6833      	ldr	r3, [r6, #0]
 800d52c:	6825      	ldr	r5, [r4, #0]
 800d52e:	1d18      	adds	r0, r3, #4
 800d530:	6961      	ldr	r1, [r4, #20]
 800d532:	6030      	str	r0, [r6, #0]
 800d534:	062e      	lsls	r6, r5, #24
 800d536:	681b      	ldr	r3, [r3, #0]
 800d538:	d501      	bpl.n	800d53e <_printf_i+0x1be>
 800d53a:	6019      	str	r1, [r3, #0]
 800d53c:	e002      	b.n	800d544 <_printf_i+0x1c4>
 800d53e:	0668      	lsls	r0, r5, #25
 800d540:	d5fb      	bpl.n	800d53a <_printf_i+0x1ba>
 800d542:	8019      	strh	r1, [r3, #0]
 800d544:	2300      	movs	r3, #0
 800d546:	4616      	mov	r6, r2
 800d548:	6123      	str	r3, [r4, #16]
 800d54a:	e7bc      	b.n	800d4c6 <_printf_i+0x146>
 800d54c:	6833      	ldr	r3, [r6, #0]
 800d54e:	2100      	movs	r1, #0
 800d550:	1d1a      	adds	r2, r3, #4
 800d552:	6032      	str	r2, [r6, #0]
 800d554:	681e      	ldr	r6, [r3, #0]
 800d556:	6862      	ldr	r2, [r4, #4]
 800d558:	4630      	mov	r0, r6
 800d55a:	f000 fcd4 	bl	800df06 <memchr>
 800d55e:	b108      	cbz	r0, 800d564 <_printf_i+0x1e4>
 800d560:	1b80      	subs	r0, r0, r6
 800d562:	6060      	str	r0, [r4, #4]
 800d564:	6863      	ldr	r3, [r4, #4]
 800d566:	6123      	str	r3, [r4, #16]
 800d568:	2300      	movs	r3, #0
 800d56a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d56e:	e7aa      	b.n	800d4c6 <_printf_i+0x146>
 800d570:	4632      	mov	r2, r6
 800d572:	4649      	mov	r1, r9
 800d574:	4640      	mov	r0, r8
 800d576:	6923      	ldr	r3, [r4, #16]
 800d578:	47d0      	blx	sl
 800d57a:	3001      	adds	r0, #1
 800d57c:	d0ad      	beq.n	800d4da <_printf_i+0x15a>
 800d57e:	6823      	ldr	r3, [r4, #0]
 800d580:	079b      	lsls	r3, r3, #30
 800d582:	d413      	bmi.n	800d5ac <_printf_i+0x22c>
 800d584:	68e0      	ldr	r0, [r4, #12]
 800d586:	9b03      	ldr	r3, [sp, #12]
 800d588:	4298      	cmp	r0, r3
 800d58a:	bfb8      	it	lt
 800d58c:	4618      	movlt	r0, r3
 800d58e:	e7a6      	b.n	800d4de <_printf_i+0x15e>
 800d590:	2301      	movs	r3, #1
 800d592:	4632      	mov	r2, r6
 800d594:	4649      	mov	r1, r9
 800d596:	4640      	mov	r0, r8
 800d598:	47d0      	blx	sl
 800d59a:	3001      	adds	r0, #1
 800d59c:	d09d      	beq.n	800d4da <_printf_i+0x15a>
 800d59e:	3501      	adds	r5, #1
 800d5a0:	68e3      	ldr	r3, [r4, #12]
 800d5a2:	9903      	ldr	r1, [sp, #12]
 800d5a4:	1a5b      	subs	r3, r3, r1
 800d5a6:	42ab      	cmp	r3, r5
 800d5a8:	dcf2      	bgt.n	800d590 <_printf_i+0x210>
 800d5aa:	e7eb      	b.n	800d584 <_printf_i+0x204>
 800d5ac:	2500      	movs	r5, #0
 800d5ae:	f104 0619 	add.w	r6, r4, #25
 800d5b2:	e7f5      	b.n	800d5a0 <_printf_i+0x220>
 800d5b4:	0801225e 	.word	0x0801225e
 800d5b8:	0801226f 	.word	0x0801226f

0800d5bc <_scanf_float>:
 800d5bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d5c0:	b087      	sub	sp, #28
 800d5c2:	9303      	str	r3, [sp, #12]
 800d5c4:	688b      	ldr	r3, [r1, #8]
 800d5c6:	4691      	mov	r9, r2
 800d5c8:	1e5a      	subs	r2, r3, #1
 800d5ca:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800d5ce:	bf82      	ittt	hi
 800d5d0:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800d5d4:	eb03 0b05 	addhi.w	fp, r3, r5
 800d5d8:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800d5dc:	460a      	mov	r2, r1
 800d5de:	f04f 0500 	mov.w	r5, #0
 800d5e2:	bf88      	it	hi
 800d5e4:	608b      	strhi	r3, [r1, #8]
 800d5e6:	680b      	ldr	r3, [r1, #0]
 800d5e8:	4680      	mov	r8, r0
 800d5ea:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800d5ee:	f842 3b1c 	str.w	r3, [r2], #28
 800d5f2:	460c      	mov	r4, r1
 800d5f4:	bf98      	it	ls
 800d5f6:	f04f 0b00 	movls.w	fp, #0
 800d5fa:	4616      	mov	r6, r2
 800d5fc:	46aa      	mov	sl, r5
 800d5fe:	462f      	mov	r7, r5
 800d600:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800d604:	9201      	str	r2, [sp, #4]
 800d606:	9502      	str	r5, [sp, #8]
 800d608:	68a2      	ldr	r2, [r4, #8]
 800d60a:	b15a      	cbz	r2, 800d624 <_scanf_float+0x68>
 800d60c:	f8d9 3000 	ldr.w	r3, [r9]
 800d610:	781b      	ldrb	r3, [r3, #0]
 800d612:	2b4e      	cmp	r3, #78	@ 0x4e
 800d614:	d862      	bhi.n	800d6dc <_scanf_float+0x120>
 800d616:	2b40      	cmp	r3, #64	@ 0x40
 800d618:	d83a      	bhi.n	800d690 <_scanf_float+0xd4>
 800d61a:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800d61e:	b2c8      	uxtb	r0, r1
 800d620:	280e      	cmp	r0, #14
 800d622:	d938      	bls.n	800d696 <_scanf_float+0xda>
 800d624:	b11f      	cbz	r7, 800d62e <_scanf_float+0x72>
 800d626:	6823      	ldr	r3, [r4, #0]
 800d628:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d62c:	6023      	str	r3, [r4, #0]
 800d62e:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800d632:	f1ba 0f01 	cmp.w	sl, #1
 800d636:	f200 8114 	bhi.w	800d862 <_scanf_float+0x2a6>
 800d63a:	9b01      	ldr	r3, [sp, #4]
 800d63c:	429e      	cmp	r6, r3
 800d63e:	f200 8105 	bhi.w	800d84c <_scanf_float+0x290>
 800d642:	2001      	movs	r0, #1
 800d644:	b007      	add	sp, #28
 800d646:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d64a:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800d64e:	2a0d      	cmp	r2, #13
 800d650:	d8e8      	bhi.n	800d624 <_scanf_float+0x68>
 800d652:	a101      	add	r1, pc, #4	@ (adr r1, 800d658 <_scanf_float+0x9c>)
 800d654:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800d658:	0800d7a1 	.word	0x0800d7a1
 800d65c:	0800d625 	.word	0x0800d625
 800d660:	0800d625 	.word	0x0800d625
 800d664:	0800d625 	.word	0x0800d625
 800d668:	0800d7fd 	.word	0x0800d7fd
 800d66c:	0800d7d7 	.word	0x0800d7d7
 800d670:	0800d625 	.word	0x0800d625
 800d674:	0800d625 	.word	0x0800d625
 800d678:	0800d7af 	.word	0x0800d7af
 800d67c:	0800d625 	.word	0x0800d625
 800d680:	0800d625 	.word	0x0800d625
 800d684:	0800d625 	.word	0x0800d625
 800d688:	0800d625 	.word	0x0800d625
 800d68c:	0800d76b 	.word	0x0800d76b
 800d690:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800d694:	e7db      	b.n	800d64e <_scanf_float+0x92>
 800d696:	290e      	cmp	r1, #14
 800d698:	d8c4      	bhi.n	800d624 <_scanf_float+0x68>
 800d69a:	a001      	add	r0, pc, #4	@ (adr r0, 800d6a0 <_scanf_float+0xe4>)
 800d69c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800d6a0:	0800d75b 	.word	0x0800d75b
 800d6a4:	0800d625 	.word	0x0800d625
 800d6a8:	0800d75b 	.word	0x0800d75b
 800d6ac:	0800d7eb 	.word	0x0800d7eb
 800d6b0:	0800d625 	.word	0x0800d625
 800d6b4:	0800d6fd 	.word	0x0800d6fd
 800d6b8:	0800d741 	.word	0x0800d741
 800d6bc:	0800d741 	.word	0x0800d741
 800d6c0:	0800d741 	.word	0x0800d741
 800d6c4:	0800d741 	.word	0x0800d741
 800d6c8:	0800d741 	.word	0x0800d741
 800d6cc:	0800d741 	.word	0x0800d741
 800d6d0:	0800d741 	.word	0x0800d741
 800d6d4:	0800d741 	.word	0x0800d741
 800d6d8:	0800d741 	.word	0x0800d741
 800d6dc:	2b6e      	cmp	r3, #110	@ 0x6e
 800d6de:	d809      	bhi.n	800d6f4 <_scanf_float+0x138>
 800d6e0:	2b60      	cmp	r3, #96	@ 0x60
 800d6e2:	d8b2      	bhi.n	800d64a <_scanf_float+0x8e>
 800d6e4:	2b54      	cmp	r3, #84	@ 0x54
 800d6e6:	d07b      	beq.n	800d7e0 <_scanf_float+0x224>
 800d6e8:	2b59      	cmp	r3, #89	@ 0x59
 800d6ea:	d19b      	bne.n	800d624 <_scanf_float+0x68>
 800d6ec:	2d07      	cmp	r5, #7
 800d6ee:	d199      	bne.n	800d624 <_scanf_float+0x68>
 800d6f0:	2508      	movs	r5, #8
 800d6f2:	e02f      	b.n	800d754 <_scanf_float+0x198>
 800d6f4:	2b74      	cmp	r3, #116	@ 0x74
 800d6f6:	d073      	beq.n	800d7e0 <_scanf_float+0x224>
 800d6f8:	2b79      	cmp	r3, #121	@ 0x79
 800d6fa:	e7f6      	b.n	800d6ea <_scanf_float+0x12e>
 800d6fc:	6821      	ldr	r1, [r4, #0]
 800d6fe:	05c8      	lsls	r0, r1, #23
 800d700:	d51e      	bpl.n	800d740 <_scanf_float+0x184>
 800d702:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800d706:	6021      	str	r1, [r4, #0]
 800d708:	3701      	adds	r7, #1
 800d70a:	f1bb 0f00 	cmp.w	fp, #0
 800d70e:	d003      	beq.n	800d718 <_scanf_float+0x15c>
 800d710:	3201      	adds	r2, #1
 800d712:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 800d716:	60a2      	str	r2, [r4, #8]
 800d718:	68a3      	ldr	r3, [r4, #8]
 800d71a:	3b01      	subs	r3, #1
 800d71c:	60a3      	str	r3, [r4, #8]
 800d71e:	6923      	ldr	r3, [r4, #16]
 800d720:	3301      	adds	r3, #1
 800d722:	6123      	str	r3, [r4, #16]
 800d724:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800d728:	3b01      	subs	r3, #1
 800d72a:	2b00      	cmp	r3, #0
 800d72c:	f8c9 3004 	str.w	r3, [r9, #4]
 800d730:	f340 8083 	ble.w	800d83a <_scanf_float+0x27e>
 800d734:	f8d9 3000 	ldr.w	r3, [r9]
 800d738:	3301      	adds	r3, #1
 800d73a:	f8c9 3000 	str.w	r3, [r9]
 800d73e:	e763      	b.n	800d608 <_scanf_float+0x4c>
 800d740:	eb1a 0105 	adds.w	r1, sl, r5
 800d744:	f47f af6e 	bne.w	800d624 <_scanf_float+0x68>
 800d748:	460d      	mov	r5, r1
 800d74a:	468a      	mov	sl, r1
 800d74c:	6822      	ldr	r2, [r4, #0]
 800d74e:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800d752:	6022      	str	r2, [r4, #0]
 800d754:	f806 3b01 	strb.w	r3, [r6], #1
 800d758:	e7de      	b.n	800d718 <_scanf_float+0x15c>
 800d75a:	6822      	ldr	r2, [r4, #0]
 800d75c:	0610      	lsls	r0, r2, #24
 800d75e:	f57f af61 	bpl.w	800d624 <_scanf_float+0x68>
 800d762:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800d766:	6022      	str	r2, [r4, #0]
 800d768:	e7f4      	b.n	800d754 <_scanf_float+0x198>
 800d76a:	f1ba 0f00 	cmp.w	sl, #0
 800d76e:	d10c      	bne.n	800d78a <_scanf_float+0x1ce>
 800d770:	b977      	cbnz	r7, 800d790 <_scanf_float+0x1d4>
 800d772:	6822      	ldr	r2, [r4, #0]
 800d774:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800d778:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800d77c:	d108      	bne.n	800d790 <_scanf_float+0x1d4>
 800d77e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800d782:	f04f 0a01 	mov.w	sl, #1
 800d786:	6022      	str	r2, [r4, #0]
 800d788:	e7e4      	b.n	800d754 <_scanf_float+0x198>
 800d78a:	f1ba 0f02 	cmp.w	sl, #2
 800d78e:	d051      	beq.n	800d834 <_scanf_float+0x278>
 800d790:	2d01      	cmp	r5, #1
 800d792:	d002      	beq.n	800d79a <_scanf_float+0x1de>
 800d794:	2d04      	cmp	r5, #4
 800d796:	f47f af45 	bne.w	800d624 <_scanf_float+0x68>
 800d79a:	3501      	adds	r5, #1
 800d79c:	b2ed      	uxtb	r5, r5
 800d79e:	e7d9      	b.n	800d754 <_scanf_float+0x198>
 800d7a0:	f1ba 0f01 	cmp.w	sl, #1
 800d7a4:	f47f af3e 	bne.w	800d624 <_scanf_float+0x68>
 800d7a8:	f04f 0a02 	mov.w	sl, #2
 800d7ac:	e7d2      	b.n	800d754 <_scanf_float+0x198>
 800d7ae:	b975      	cbnz	r5, 800d7ce <_scanf_float+0x212>
 800d7b0:	2f00      	cmp	r7, #0
 800d7b2:	f47f af38 	bne.w	800d626 <_scanf_float+0x6a>
 800d7b6:	6822      	ldr	r2, [r4, #0]
 800d7b8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800d7bc:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800d7c0:	f040 80ff 	bne.w	800d9c2 <_scanf_float+0x406>
 800d7c4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800d7c8:	2501      	movs	r5, #1
 800d7ca:	6022      	str	r2, [r4, #0]
 800d7cc:	e7c2      	b.n	800d754 <_scanf_float+0x198>
 800d7ce:	2d03      	cmp	r5, #3
 800d7d0:	d0e3      	beq.n	800d79a <_scanf_float+0x1de>
 800d7d2:	2d05      	cmp	r5, #5
 800d7d4:	e7df      	b.n	800d796 <_scanf_float+0x1da>
 800d7d6:	2d02      	cmp	r5, #2
 800d7d8:	f47f af24 	bne.w	800d624 <_scanf_float+0x68>
 800d7dc:	2503      	movs	r5, #3
 800d7de:	e7b9      	b.n	800d754 <_scanf_float+0x198>
 800d7e0:	2d06      	cmp	r5, #6
 800d7e2:	f47f af1f 	bne.w	800d624 <_scanf_float+0x68>
 800d7e6:	2507      	movs	r5, #7
 800d7e8:	e7b4      	b.n	800d754 <_scanf_float+0x198>
 800d7ea:	6822      	ldr	r2, [r4, #0]
 800d7ec:	0591      	lsls	r1, r2, #22
 800d7ee:	f57f af19 	bpl.w	800d624 <_scanf_float+0x68>
 800d7f2:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800d7f6:	6022      	str	r2, [r4, #0]
 800d7f8:	9702      	str	r7, [sp, #8]
 800d7fa:	e7ab      	b.n	800d754 <_scanf_float+0x198>
 800d7fc:	6822      	ldr	r2, [r4, #0]
 800d7fe:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800d802:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800d806:	d005      	beq.n	800d814 <_scanf_float+0x258>
 800d808:	0550      	lsls	r0, r2, #21
 800d80a:	f57f af0b 	bpl.w	800d624 <_scanf_float+0x68>
 800d80e:	2f00      	cmp	r7, #0
 800d810:	f000 80d7 	beq.w	800d9c2 <_scanf_float+0x406>
 800d814:	0591      	lsls	r1, r2, #22
 800d816:	bf58      	it	pl
 800d818:	9902      	ldrpl	r1, [sp, #8]
 800d81a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800d81e:	bf58      	it	pl
 800d820:	1a79      	subpl	r1, r7, r1
 800d822:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800d826:	f04f 0700 	mov.w	r7, #0
 800d82a:	bf58      	it	pl
 800d82c:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800d830:	6022      	str	r2, [r4, #0]
 800d832:	e78f      	b.n	800d754 <_scanf_float+0x198>
 800d834:	f04f 0a03 	mov.w	sl, #3
 800d838:	e78c      	b.n	800d754 <_scanf_float+0x198>
 800d83a:	4649      	mov	r1, r9
 800d83c:	4640      	mov	r0, r8
 800d83e:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800d842:	4798      	blx	r3
 800d844:	2800      	cmp	r0, #0
 800d846:	f43f aedf 	beq.w	800d608 <_scanf_float+0x4c>
 800d84a:	e6eb      	b.n	800d624 <_scanf_float+0x68>
 800d84c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d850:	464a      	mov	r2, r9
 800d852:	4640      	mov	r0, r8
 800d854:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d858:	4798      	blx	r3
 800d85a:	6923      	ldr	r3, [r4, #16]
 800d85c:	3b01      	subs	r3, #1
 800d85e:	6123      	str	r3, [r4, #16]
 800d860:	e6eb      	b.n	800d63a <_scanf_float+0x7e>
 800d862:	1e6b      	subs	r3, r5, #1
 800d864:	2b06      	cmp	r3, #6
 800d866:	d824      	bhi.n	800d8b2 <_scanf_float+0x2f6>
 800d868:	2d02      	cmp	r5, #2
 800d86a:	d836      	bhi.n	800d8da <_scanf_float+0x31e>
 800d86c:	9b01      	ldr	r3, [sp, #4]
 800d86e:	429e      	cmp	r6, r3
 800d870:	f67f aee7 	bls.w	800d642 <_scanf_float+0x86>
 800d874:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d878:	464a      	mov	r2, r9
 800d87a:	4640      	mov	r0, r8
 800d87c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d880:	4798      	blx	r3
 800d882:	6923      	ldr	r3, [r4, #16]
 800d884:	3b01      	subs	r3, #1
 800d886:	6123      	str	r3, [r4, #16]
 800d888:	e7f0      	b.n	800d86c <_scanf_float+0x2b0>
 800d88a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d88e:	464a      	mov	r2, r9
 800d890:	4640      	mov	r0, r8
 800d892:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800d896:	4798      	blx	r3
 800d898:	6923      	ldr	r3, [r4, #16]
 800d89a:	3b01      	subs	r3, #1
 800d89c:	6123      	str	r3, [r4, #16]
 800d89e:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800d8a2:	fa5f fa8a 	uxtb.w	sl, sl
 800d8a6:	f1ba 0f02 	cmp.w	sl, #2
 800d8aa:	d1ee      	bne.n	800d88a <_scanf_float+0x2ce>
 800d8ac:	3d03      	subs	r5, #3
 800d8ae:	b2ed      	uxtb	r5, r5
 800d8b0:	1b76      	subs	r6, r6, r5
 800d8b2:	6823      	ldr	r3, [r4, #0]
 800d8b4:	05da      	lsls	r2, r3, #23
 800d8b6:	d530      	bpl.n	800d91a <_scanf_float+0x35e>
 800d8b8:	055b      	lsls	r3, r3, #21
 800d8ba:	d511      	bpl.n	800d8e0 <_scanf_float+0x324>
 800d8bc:	9b01      	ldr	r3, [sp, #4]
 800d8be:	429e      	cmp	r6, r3
 800d8c0:	f67f aebf 	bls.w	800d642 <_scanf_float+0x86>
 800d8c4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d8c8:	464a      	mov	r2, r9
 800d8ca:	4640      	mov	r0, r8
 800d8cc:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d8d0:	4798      	blx	r3
 800d8d2:	6923      	ldr	r3, [r4, #16]
 800d8d4:	3b01      	subs	r3, #1
 800d8d6:	6123      	str	r3, [r4, #16]
 800d8d8:	e7f0      	b.n	800d8bc <_scanf_float+0x300>
 800d8da:	46aa      	mov	sl, r5
 800d8dc:	46b3      	mov	fp, r6
 800d8de:	e7de      	b.n	800d89e <_scanf_float+0x2e2>
 800d8e0:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800d8e4:	6923      	ldr	r3, [r4, #16]
 800d8e6:	2965      	cmp	r1, #101	@ 0x65
 800d8e8:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800d8ec:	f106 35ff 	add.w	r5, r6, #4294967295	@ 0xffffffff
 800d8f0:	6123      	str	r3, [r4, #16]
 800d8f2:	d00c      	beq.n	800d90e <_scanf_float+0x352>
 800d8f4:	2945      	cmp	r1, #69	@ 0x45
 800d8f6:	d00a      	beq.n	800d90e <_scanf_float+0x352>
 800d8f8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d8fc:	464a      	mov	r2, r9
 800d8fe:	4640      	mov	r0, r8
 800d900:	4798      	blx	r3
 800d902:	6923      	ldr	r3, [r4, #16]
 800d904:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800d908:	3b01      	subs	r3, #1
 800d90a:	1eb5      	subs	r5, r6, #2
 800d90c:	6123      	str	r3, [r4, #16]
 800d90e:	464a      	mov	r2, r9
 800d910:	4640      	mov	r0, r8
 800d912:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d916:	4798      	blx	r3
 800d918:	462e      	mov	r6, r5
 800d91a:	6822      	ldr	r2, [r4, #0]
 800d91c:	f012 0210 	ands.w	r2, r2, #16
 800d920:	d001      	beq.n	800d926 <_scanf_float+0x36a>
 800d922:	2000      	movs	r0, #0
 800d924:	e68e      	b.n	800d644 <_scanf_float+0x88>
 800d926:	7032      	strb	r2, [r6, #0]
 800d928:	6823      	ldr	r3, [r4, #0]
 800d92a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800d92e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d932:	d125      	bne.n	800d980 <_scanf_float+0x3c4>
 800d934:	9b02      	ldr	r3, [sp, #8]
 800d936:	429f      	cmp	r7, r3
 800d938:	d00a      	beq.n	800d950 <_scanf_float+0x394>
 800d93a:	1bda      	subs	r2, r3, r7
 800d93c:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800d940:	429e      	cmp	r6, r3
 800d942:	bf28      	it	cs
 800d944:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800d948:	4630      	mov	r0, r6
 800d94a:	491f      	ldr	r1, [pc, #124]	@ (800d9c8 <_scanf_float+0x40c>)
 800d94c:	f000 f94a 	bl	800dbe4 <siprintf>
 800d950:	2200      	movs	r2, #0
 800d952:	4640      	mov	r0, r8
 800d954:	9901      	ldr	r1, [sp, #4]
 800d956:	f7ff f93f 	bl	800cbd8 <_strtod_r>
 800d95a:	9b03      	ldr	r3, [sp, #12]
 800d95c:	6825      	ldr	r5, [r4, #0]
 800d95e:	681b      	ldr	r3, [r3, #0]
 800d960:	f015 0f02 	tst.w	r5, #2
 800d964:	4606      	mov	r6, r0
 800d966:	460f      	mov	r7, r1
 800d968:	f103 0204 	add.w	r2, r3, #4
 800d96c:	d015      	beq.n	800d99a <_scanf_float+0x3de>
 800d96e:	9903      	ldr	r1, [sp, #12]
 800d970:	600a      	str	r2, [r1, #0]
 800d972:	681b      	ldr	r3, [r3, #0]
 800d974:	e9c3 6700 	strd	r6, r7, [r3]
 800d978:	68e3      	ldr	r3, [r4, #12]
 800d97a:	3301      	adds	r3, #1
 800d97c:	60e3      	str	r3, [r4, #12]
 800d97e:	e7d0      	b.n	800d922 <_scanf_float+0x366>
 800d980:	9b04      	ldr	r3, [sp, #16]
 800d982:	2b00      	cmp	r3, #0
 800d984:	d0e4      	beq.n	800d950 <_scanf_float+0x394>
 800d986:	9905      	ldr	r1, [sp, #20]
 800d988:	230a      	movs	r3, #10
 800d98a:	4640      	mov	r0, r8
 800d98c:	3101      	adds	r1, #1
 800d98e:	f7ff f9af 	bl	800ccf0 <_strtol_r>
 800d992:	9b04      	ldr	r3, [sp, #16]
 800d994:	9e05      	ldr	r6, [sp, #20]
 800d996:	1ac2      	subs	r2, r0, r3
 800d998:	e7d0      	b.n	800d93c <_scanf_float+0x380>
 800d99a:	076d      	lsls	r5, r5, #29
 800d99c:	d4e7      	bmi.n	800d96e <_scanf_float+0x3b2>
 800d99e:	9d03      	ldr	r5, [sp, #12]
 800d9a0:	602a      	str	r2, [r5, #0]
 800d9a2:	681d      	ldr	r5, [r3, #0]
 800d9a4:	4602      	mov	r2, r0
 800d9a6:	460b      	mov	r3, r1
 800d9a8:	f7f3 f89c 	bl	8000ae4 <__aeabi_dcmpun>
 800d9ac:	b120      	cbz	r0, 800d9b8 <_scanf_float+0x3fc>
 800d9ae:	4807      	ldr	r0, [pc, #28]	@ (800d9cc <_scanf_float+0x410>)
 800d9b0:	f000 facc 	bl	800df4c <nanf>
 800d9b4:	6028      	str	r0, [r5, #0]
 800d9b6:	e7df      	b.n	800d978 <_scanf_float+0x3bc>
 800d9b8:	4630      	mov	r0, r6
 800d9ba:	4639      	mov	r1, r7
 800d9bc:	f7f3 f8f0 	bl	8000ba0 <__aeabi_d2f>
 800d9c0:	e7f8      	b.n	800d9b4 <_scanf_float+0x3f8>
 800d9c2:	2700      	movs	r7, #0
 800d9c4:	e633      	b.n	800d62e <_scanf_float+0x72>
 800d9c6:	bf00      	nop
 800d9c8:	08012280 	.word	0x08012280
 800d9cc:	0801243a 	.word	0x0801243a

0800d9d0 <std>:
 800d9d0:	2300      	movs	r3, #0
 800d9d2:	b510      	push	{r4, lr}
 800d9d4:	4604      	mov	r4, r0
 800d9d6:	e9c0 3300 	strd	r3, r3, [r0]
 800d9da:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d9de:	6083      	str	r3, [r0, #8]
 800d9e0:	8181      	strh	r1, [r0, #12]
 800d9e2:	6643      	str	r3, [r0, #100]	@ 0x64
 800d9e4:	81c2      	strh	r2, [r0, #14]
 800d9e6:	6183      	str	r3, [r0, #24]
 800d9e8:	4619      	mov	r1, r3
 800d9ea:	2208      	movs	r2, #8
 800d9ec:	305c      	adds	r0, #92	@ 0x5c
 800d9ee:	f000 f9c9 	bl	800dd84 <memset>
 800d9f2:	4b0d      	ldr	r3, [pc, #52]	@ (800da28 <std+0x58>)
 800d9f4:	6224      	str	r4, [r4, #32]
 800d9f6:	6263      	str	r3, [r4, #36]	@ 0x24
 800d9f8:	4b0c      	ldr	r3, [pc, #48]	@ (800da2c <std+0x5c>)
 800d9fa:	62a3      	str	r3, [r4, #40]	@ 0x28
 800d9fc:	4b0c      	ldr	r3, [pc, #48]	@ (800da30 <std+0x60>)
 800d9fe:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800da00:	4b0c      	ldr	r3, [pc, #48]	@ (800da34 <std+0x64>)
 800da02:	6323      	str	r3, [r4, #48]	@ 0x30
 800da04:	4b0c      	ldr	r3, [pc, #48]	@ (800da38 <std+0x68>)
 800da06:	429c      	cmp	r4, r3
 800da08:	d006      	beq.n	800da18 <std+0x48>
 800da0a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800da0e:	4294      	cmp	r4, r2
 800da10:	d002      	beq.n	800da18 <std+0x48>
 800da12:	33d0      	adds	r3, #208	@ 0xd0
 800da14:	429c      	cmp	r4, r3
 800da16:	d105      	bne.n	800da24 <std+0x54>
 800da18:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800da1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800da20:	f000 ba6e 	b.w	800df00 <__retarget_lock_init_recursive>
 800da24:	bd10      	pop	{r4, pc}
 800da26:	bf00      	nop
 800da28:	0800dc81 	.word	0x0800dc81
 800da2c:	0800dca7 	.word	0x0800dca7
 800da30:	0800dcdf 	.word	0x0800dcdf
 800da34:	0800dd03 	.word	0x0800dd03
 800da38:	20000c38 	.word	0x20000c38

0800da3c <stdio_exit_handler>:
 800da3c:	4a02      	ldr	r2, [pc, #8]	@ (800da48 <stdio_exit_handler+0xc>)
 800da3e:	4903      	ldr	r1, [pc, #12]	@ (800da4c <stdio_exit_handler+0x10>)
 800da40:	4803      	ldr	r0, [pc, #12]	@ (800da50 <stdio_exit_handler+0x14>)
 800da42:	f000 b869 	b.w	800db18 <_fwalk_sglue>
 800da46:	bf00      	nop
 800da48:	2000001c 	.word	0x2000001c
 800da4c:	080108f5 	.word	0x080108f5
 800da50:	20000198 	.word	0x20000198

0800da54 <cleanup_stdio>:
 800da54:	6841      	ldr	r1, [r0, #4]
 800da56:	4b0c      	ldr	r3, [pc, #48]	@ (800da88 <cleanup_stdio+0x34>)
 800da58:	b510      	push	{r4, lr}
 800da5a:	4299      	cmp	r1, r3
 800da5c:	4604      	mov	r4, r0
 800da5e:	d001      	beq.n	800da64 <cleanup_stdio+0x10>
 800da60:	f002 ff48 	bl	80108f4 <_fflush_r>
 800da64:	68a1      	ldr	r1, [r4, #8]
 800da66:	4b09      	ldr	r3, [pc, #36]	@ (800da8c <cleanup_stdio+0x38>)
 800da68:	4299      	cmp	r1, r3
 800da6a:	d002      	beq.n	800da72 <cleanup_stdio+0x1e>
 800da6c:	4620      	mov	r0, r4
 800da6e:	f002 ff41 	bl	80108f4 <_fflush_r>
 800da72:	68e1      	ldr	r1, [r4, #12]
 800da74:	4b06      	ldr	r3, [pc, #24]	@ (800da90 <cleanup_stdio+0x3c>)
 800da76:	4299      	cmp	r1, r3
 800da78:	d004      	beq.n	800da84 <cleanup_stdio+0x30>
 800da7a:	4620      	mov	r0, r4
 800da7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800da80:	f002 bf38 	b.w	80108f4 <_fflush_r>
 800da84:	bd10      	pop	{r4, pc}
 800da86:	bf00      	nop
 800da88:	20000c38 	.word	0x20000c38
 800da8c:	20000ca0 	.word	0x20000ca0
 800da90:	20000d08 	.word	0x20000d08

0800da94 <global_stdio_init.part.0>:
 800da94:	b510      	push	{r4, lr}
 800da96:	4b0b      	ldr	r3, [pc, #44]	@ (800dac4 <global_stdio_init.part.0+0x30>)
 800da98:	4c0b      	ldr	r4, [pc, #44]	@ (800dac8 <global_stdio_init.part.0+0x34>)
 800da9a:	4a0c      	ldr	r2, [pc, #48]	@ (800dacc <global_stdio_init.part.0+0x38>)
 800da9c:	4620      	mov	r0, r4
 800da9e:	601a      	str	r2, [r3, #0]
 800daa0:	2104      	movs	r1, #4
 800daa2:	2200      	movs	r2, #0
 800daa4:	f7ff ff94 	bl	800d9d0 <std>
 800daa8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800daac:	2201      	movs	r2, #1
 800daae:	2109      	movs	r1, #9
 800dab0:	f7ff ff8e 	bl	800d9d0 <std>
 800dab4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800dab8:	2202      	movs	r2, #2
 800daba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800dabe:	2112      	movs	r1, #18
 800dac0:	f7ff bf86 	b.w	800d9d0 <std>
 800dac4:	20000d70 	.word	0x20000d70
 800dac8:	20000c38 	.word	0x20000c38
 800dacc:	0800da3d 	.word	0x0800da3d

0800dad0 <__sfp_lock_acquire>:
 800dad0:	4801      	ldr	r0, [pc, #4]	@ (800dad8 <__sfp_lock_acquire+0x8>)
 800dad2:	f000 ba16 	b.w	800df02 <__retarget_lock_acquire_recursive>
 800dad6:	bf00      	nop
 800dad8:	20000d79 	.word	0x20000d79

0800dadc <__sfp_lock_release>:
 800dadc:	4801      	ldr	r0, [pc, #4]	@ (800dae4 <__sfp_lock_release+0x8>)
 800dade:	f000 ba11 	b.w	800df04 <__retarget_lock_release_recursive>
 800dae2:	bf00      	nop
 800dae4:	20000d79 	.word	0x20000d79

0800dae8 <__sinit>:
 800dae8:	b510      	push	{r4, lr}
 800daea:	4604      	mov	r4, r0
 800daec:	f7ff fff0 	bl	800dad0 <__sfp_lock_acquire>
 800daf0:	6a23      	ldr	r3, [r4, #32]
 800daf2:	b11b      	cbz	r3, 800dafc <__sinit+0x14>
 800daf4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800daf8:	f7ff bff0 	b.w	800dadc <__sfp_lock_release>
 800dafc:	4b04      	ldr	r3, [pc, #16]	@ (800db10 <__sinit+0x28>)
 800dafe:	6223      	str	r3, [r4, #32]
 800db00:	4b04      	ldr	r3, [pc, #16]	@ (800db14 <__sinit+0x2c>)
 800db02:	681b      	ldr	r3, [r3, #0]
 800db04:	2b00      	cmp	r3, #0
 800db06:	d1f5      	bne.n	800daf4 <__sinit+0xc>
 800db08:	f7ff ffc4 	bl	800da94 <global_stdio_init.part.0>
 800db0c:	e7f2      	b.n	800daf4 <__sinit+0xc>
 800db0e:	bf00      	nop
 800db10:	0800da55 	.word	0x0800da55
 800db14:	20000d70 	.word	0x20000d70

0800db18 <_fwalk_sglue>:
 800db18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800db1c:	4607      	mov	r7, r0
 800db1e:	4688      	mov	r8, r1
 800db20:	4614      	mov	r4, r2
 800db22:	2600      	movs	r6, #0
 800db24:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800db28:	f1b9 0901 	subs.w	r9, r9, #1
 800db2c:	d505      	bpl.n	800db3a <_fwalk_sglue+0x22>
 800db2e:	6824      	ldr	r4, [r4, #0]
 800db30:	2c00      	cmp	r4, #0
 800db32:	d1f7      	bne.n	800db24 <_fwalk_sglue+0xc>
 800db34:	4630      	mov	r0, r6
 800db36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800db3a:	89ab      	ldrh	r3, [r5, #12]
 800db3c:	2b01      	cmp	r3, #1
 800db3e:	d907      	bls.n	800db50 <_fwalk_sglue+0x38>
 800db40:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800db44:	3301      	adds	r3, #1
 800db46:	d003      	beq.n	800db50 <_fwalk_sglue+0x38>
 800db48:	4629      	mov	r1, r5
 800db4a:	4638      	mov	r0, r7
 800db4c:	47c0      	blx	r8
 800db4e:	4306      	orrs	r6, r0
 800db50:	3568      	adds	r5, #104	@ 0x68
 800db52:	e7e9      	b.n	800db28 <_fwalk_sglue+0x10>

0800db54 <iprintf>:
 800db54:	b40f      	push	{r0, r1, r2, r3}
 800db56:	b507      	push	{r0, r1, r2, lr}
 800db58:	4906      	ldr	r1, [pc, #24]	@ (800db74 <iprintf+0x20>)
 800db5a:	ab04      	add	r3, sp, #16
 800db5c:	6808      	ldr	r0, [r1, #0]
 800db5e:	f853 2b04 	ldr.w	r2, [r3], #4
 800db62:	6881      	ldr	r1, [r0, #8]
 800db64:	9301      	str	r3, [sp, #4]
 800db66:	f002 fbe1 	bl	801032c <_vfiprintf_r>
 800db6a:	b003      	add	sp, #12
 800db6c:	f85d eb04 	ldr.w	lr, [sp], #4
 800db70:	b004      	add	sp, #16
 800db72:	4770      	bx	lr
 800db74:	20000194 	.word	0x20000194

0800db78 <sniprintf>:
 800db78:	b40c      	push	{r2, r3}
 800db7a:	b530      	push	{r4, r5, lr}
 800db7c:	4b18      	ldr	r3, [pc, #96]	@ (800dbe0 <sniprintf+0x68>)
 800db7e:	1e0c      	subs	r4, r1, #0
 800db80:	681d      	ldr	r5, [r3, #0]
 800db82:	b09d      	sub	sp, #116	@ 0x74
 800db84:	da08      	bge.n	800db98 <sniprintf+0x20>
 800db86:	238b      	movs	r3, #139	@ 0x8b
 800db88:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800db8c:	602b      	str	r3, [r5, #0]
 800db8e:	b01d      	add	sp, #116	@ 0x74
 800db90:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800db94:	b002      	add	sp, #8
 800db96:	4770      	bx	lr
 800db98:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800db9c:	f8ad 3014 	strh.w	r3, [sp, #20]
 800dba0:	f04f 0300 	mov.w	r3, #0
 800dba4:	931b      	str	r3, [sp, #108]	@ 0x6c
 800dba6:	bf0c      	ite	eq
 800dba8:	4623      	moveq	r3, r4
 800dbaa:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800dbae:	9304      	str	r3, [sp, #16]
 800dbb0:	9307      	str	r3, [sp, #28]
 800dbb2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800dbb6:	9002      	str	r0, [sp, #8]
 800dbb8:	9006      	str	r0, [sp, #24]
 800dbba:	f8ad 3016 	strh.w	r3, [sp, #22]
 800dbbe:	4628      	mov	r0, r5
 800dbc0:	ab21      	add	r3, sp, #132	@ 0x84
 800dbc2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800dbc4:	a902      	add	r1, sp, #8
 800dbc6:	9301      	str	r3, [sp, #4]
 800dbc8:	f002 f8be 	bl	800fd48 <_svfiprintf_r>
 800dbcc:	1c43      	adds	r3, r0, #1
 800dbce:	bfbc      	itt	lt
 800dbd0:	238b      	movlt	r3, #139	@ 0x8b
 800dbd2:	602b      	strlt	r3, [r5, #0]
 800dbd4:	2c00      	cmp	r4, #0
 800dbd6:	d0da      	beq.n	800db8e <sniprintf+0x16>
 800dbd8:	2200      	movs	r2, #0
 800dbda:	9b02      	ldr	r3, [sp, #8]
 800dbdc:	701a      	strb	r2, [r3, #0]
 800dbde:	e7d6      	b.n	800db8e <sniprintf+0x16>
 800dbe0:	20000194 	.word	0x20000194

0800dbe4 <siprintf>:
 800dbe4:	b40e      	push	{r1, r2, r3}
 800dbe6:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800dbea:	b510      	push	{r4, lr}
 800dbec:	2400      	movs	r4, #0
 800dbee:	b09d      	sub	sp, #116	@ 0x74
 800dbf0:	ab1f      	add	r3, sp, #124	@ 0x7c
 800dbf2:	9002      	str	r0, [sp, #8]
 800dbf4:	9006      	str	r0, [sp, #24]
 800dbf6:	9107      	str	r1, [sp, #28]
 800dbf8:	9104      	str	r1, [sp, #16]
 800dbfa:	4809      	ldr	r0, [pc, #36]	@ (800dc20 <siprintf+0x3c>)
 800dbfc:	4909      	ldr	r1, [pc, #36]	@ (800dc24 <siprintf+0x40>)
 800dbfe:	f853 2b04 	ldr.w	r2, [r3], #4
 800dc02:	9105      	str	r1, [sp, #20]
 800dc04:	6800      	ldr	r0, [r0, #0]
 800dc06:	a902      	add	r1, sp, #8
 800dc08:	9301      	str	r3, [sp, #4]
 800dc0a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800dc0c:	f002 f89c 	bl	800fd48 <_svfiprintf_r>
 800dc10:	9b02      	ldr	r3, [sp, #8]
 800dc12:	701c      	strb	r4, [r3, #0]
 800dc14:	b01d      	add	sp, #116	@ 0x74
 800dc16:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800dc1a:	b003      	add	sp, #12
 800dc1c:	4770      	bx	lr
 800dc1e:	bf00      	nop
 800dc20:	20000194 	.word	0x20000194
 800dc24:	ffff0208 	.word	0xffff0208

0800dc28 <siscanf>:
 800dc28:	b40e      	push	{r1, r2, r3}
 800dc2a:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800dc2e:	b570      	push	{r4, r5, r6, lr}
 800dc30:	2500      	movs	r5, #0
 800dc32:	b09d      	sub	sp, #116	@ 0x74
 800dc34:	ac21      	add	r4, sp, #132	@ 0x84
 800dc36:	f854 6b04 	ldr.w	r6, [r4], #4
 800dc3a:	f8ad 2014 	strh.w	r2, [sp, #20]
 800dc3e:	951b      	str	r5, [sp, #108]	@ 0x6c
 800dc40:	9002      	str	r0, [sp, #8]
 800dc42:	9006      	str	r0, [sp, #24]
 800dc44:	f7f2 faf0 	bl	8000228 <strlen>
 800dc48:	4b0b      	ldr	r3, [pc, #44]	@ (800dc78 <siscanf+0x50>)
 800dc4a:	9003      	str	r0, [sp, #12]
 800dc4c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800dc4e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800dc52:	9007      	str	r0, [sp, #28]
 800dc54:	4809      	ldr	r0, [pc, #36]	@ (800dc7c <siscanf+0x54>)
 800dc56:	f8ad 3016 	strh.w	r3, [sp, #22]
 800dc5a:	4632      	mov	r2, r6
 800dc5c:	4623      	mov	r3, r4
 800dc5e:	a902      	add	r1, sp, #8
 800dc60:	6800      	ldr	r0, [r0, #0]
 800dc62:	950f      	str	r5, [sp, #60]	@ 0x3c
 800dc64:	9514      	str	r5, [sp, #80]	@ 0x50
 800dc66:	9401      	str	r4, [sp, #4]
 800dc68:	f002 f9c4 	bl	800fff4 <__ssvfiscanf_r>
 800dc6c:	b01d      	add	sp, #116	@ 0x74
 800dc6e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800dc72:	b003      	add	sp, #12
 800dc74:	4770      	bx	lr
 800dc76:	bf00      	nop
 800dc78:	0800dca3 	.word	0x0800dca3
 800dc7c:	20000194 	.word	0x20000194

0800dc80 <__sread>:
 800dc80:	b510      	push	{r4, lr}
 800dc82:	460c      	mov	r4, r1
 800dc84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dc88:	f000 f8dc 	bl	800de44 <_read_r>
 800dc8c:	2800      	cmp	r0, #0
 800dc8e:	bfab      	itete	ge
 800dc90:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800dc92:	89a3      	ldrhlt	r3, [r4, #12]
 800dc94:	181b      	addge	r3, r3, r0
 800dc96:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800dc9a:	bfac      	ite	ge
 800dc9c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800dc9e:	81a3      	strhlt	r3, [r4, #12]
 800dca0:	bd10      	pop	{r4, pc}

0800dca2 <__seofread>:
 800dca2:	2000      	movs	r0, #0
 800dca4:	4770      	bx	lr

0800dca6 <__swrite>:
 800dca6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dcaa:	461f      	mov	r7, r3
 800dcac:	898b      	ldrh	r3, [r1, #12]
 800dcae:	4605      	mov	r5, r0
 800dcb0:	05db      	lsls	r3, r3, #23
 800dcb2:	460c      	mov	r4, r1
 800dcb4:	4616      	mov	r6, r2
 800dcb6:	d505      	bpl.n	800dcc4 <__swrite+0x1e>
 800dcb8:	2302      	movs	r3, #2
 800dcba:	2200      	movs	r2, #0
 800dcbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dcc0:	f000 f8ae 	bl	800de20 <_lseek_r>
 800dcc4:	89a3      	ldrh	r3, [r4, #12]
 800dcc6:	4632      	mov	r2, r6
 800dcc8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800dccc:	81a3      	strh	r3, [r4, #12]
 800dcce:	4628      	mov	r0, r5
 800dcd0:	463b      	mov	r3, r7
 800dcd2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dcd6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800dcda:	f000 b8d5 	b.w	800de88 <_write_r>

0800dcde <__sseek>:
 800dcde:	b510      	push	{r4, lr}
 800dce0:	460c      	mov	r4, r1
 800dce2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dce6:	f000 f89b 	bl	800de20 <_lseek_r>
 800dcea:	1c43      	adds	r3, r0, #1
 800dcec:	89a3      	ldrh	r3, [r4, #12]
 800dcee:	bf15      	itete	ne
 800dcf0:	6560      	strne	r0, [r4, #84]	@ 0x54
 800dcf2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800dcf6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800dcfa:	81a3      	strheq	r3, [r4, #12]
 800dcfc:	bf18      	it	ne
 800dcfe:	81a3      	strhne	r3, [r4, #12]
 800dd00:	bd10      	pop	{r4, pc}

0800dd02 <__sclose>:
 800dd02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dd06:	f000 b87b 	b.w	800de00 <_close_r>

0800dd0a <_vsniprintf_r>:
 800dd0a:	b530      	push	{r4, r5, lr}
 800dd0c:	4614      	mov	r4, r2
 800dd0e:	2c00      	cmp	r4, #0
 800dd10:	4605      	mov	r5, r0
 800dd12:	461a      	mov	r2, r3
 800dd14:	b09b      	sub	sp, #108	@ 0x6c
 800dd16:	da05      	bge.n	800dd24 <_vsniprintf_r+0x1a>
 800dd18:	238b      	movs	r3, #139	@ 0x8b
 800dd1a:	6003      	str	r3, [r0, #0]
 800dd1c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800dd20:	b01b      	add	sp, #108	@ 0x6c
 800dd22:	bd30      	pop	{r4, r5, pc}
 800dd24:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800dd28:	f8ad 300c 	strh.w	r3, [sp, #12]
 800dd2c:	f04f 0300 	mov.w	r3, #0
 800dd30:	9319      	str	r3, [sp, #100]	@ 0x64
 800dd32:	bf0c      	ite	eq
 800dd34:	4623      	moveq	r3, r4
 800dd36:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800dd3a:	9302      	str	r3, [sp, #8]
 800dd3c:	9305      	str	r3, [sp, #20]
 800dd3e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800dd42:	9100      	str	r1, [sp, #0]
 800dd44:	9104      	str	r1, [sp, #16]
 800dd46:	f8ad 300e 	strh.w	r3, [sp, #14]
 800dd4a:	4669      	mov	r1, sp
 800dd4c:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800dd4e:	f001 fffb 	bl	800fd48 <_svfiprintf_r>
 800dd52:	1c43      	adds	r3, r0, #1
 800dd54:	bfbc      	itt	lt
 800dd56:	238b      	movlt	r3, #139	@ 0x8b
 800dd58:	602b      	strlt	r3, [r5, #0]
 800dd5a:	2c00      	cmp	r4, #0
 800dd5c:	d0e0      	beq.n	800dd20 <_vsniprintf_r+0x16>
 800dd5e:	2200      	movs	r2, #0
 800dd60:	9b00      	ldr	r3, [sp, #0]
 800dd62:	701a      	strb	r2, [r3, #0]
 800dd64:	e7dc      	b.n	800dd20 <_vsniprintf_r+0x16>
	...

0800dd68 <vsniprintf>:
 800dd68:	b507      	push	{r0, r1, r2, lr}
 800dd6a:	9300      	str	r3, [sp, #0]
 800dd6c:	4613      	mov	r3, r2
 800dd6e:	460a      	mov	r2, r1
 800dd70:	4601      	mov	r1, r0
 800dd72:	4803      	ldr	r0, [pc, #12]	@ (800dd80 <vsniprintf+0x18>)
 800dd74:	6800      	ldr	r0, [r0, #0]
 800dd76:	f7ff ffc8 	bl	800dd0a <_vsniprintf_r>
 800dd7a:	b003      	add	sp, #12
 800dd7c:	f85d fb04 	ldr.w	pc, [sp], #4
 800dd80:	20000194 	.word	0x20000194

0800dd84 <memset>:
 800dd84:	4603      	mov	r3, r0
 800dd86:	4402      	add	r2, r0
 800dd88:	4293      	cmp	r3, r2
 800dd8a:	d100      	bne.n	800dd8e <memset+0xa>
 800dd8c:	4770      	bx	lr
 800dd8e:	f803 1b01 	strb.w	r1, [r3], #1
 800dd92:	e7f9      	b.n	800dd88 <memset+0x4>

0800dd94 <strncmp>:
 800dd94:	b510      	push	{r4, lr}
 800dd96:	b16a      	cbz	r2, 800ddb4 <strncmp+0x20>
 800dd98:	3901      	subs	r1, #1
 800dd9a:	1884      	adds	r4, r0, r2
 800dd9c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dda0:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800dda4:	429a      	cmp	r2, r3
 800dda6:	d103      	bne.n	800ddb0 <strncmp+0x1c>
 800dda8:	42a0      	cmp	r0, r4
 800ddaa:	d001      	beq.n	800ddb0 <strncmp+0x1c>
 800ddac:	2a00      	cmp	r2, #0
 800ddae:	d1f5      	bne.n	800dd9c <strncmp+0x8>
 800ddb0:	1ad0      	subs	r0, r2, r3
 800ddb2:	bd10      	pop	{r4, pc}
 800ddb4:	4610      	mov	r0, r2
 800ddb6:	e7fc      	b.n	800ddb2 <strncmp+0x1e>

0800ddb8 <strncpy>:
 800ddb8:	4603      	mov	r3, r0
 800ddba:	b510      	push	{r4, lr}
 800ddbc:	3901      	subs	r1, #1
 800ddbe:	b132      	cbz	r2, 800ddce <strncpy+0x16>
 800ddc0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800ddc4:	3a01      	subs	r2, #1
 800ddc6:	f803 4b01 	strb.w	r4, [r3], #1
 800ddca:	2c00      	cmp	r4, #0
 800ddcc:	d1f7      	bne.n	800ddbe <strncpy+0x6>
 800ddce:	2100      	movs	r1, #0
 800ddd0:	441a      	add	r2, r3
 800ddd2:	4293      	cmp	r3, r2
 800ddd4:	d100      	bne.n	800ddd8 <strncpy+0x20>
 800ddd6:	bd10      	pop	{r4, pc}
 800ddd8:	f803 1b01 	strb.w	r1, [r3], #1
 800dddc:	e7f9      	b.n	800ddd2 <strncpy+0x1a>

0800ddde <strnlen>:
 800ddde:	4602      	mov	r2, r0
 800dde0:	b510      	push	{r4, lr}
 800dde2:	4401      	add	r1, r0
 800dde4:	428a      	cmp	r2, r1
 800dde6:	4613      	mov	r3, r2
 800dde8:	d003      	beq.n	800ddf2 <strnlen+0x14>
 800ddea:	781c      	ldrb	r4, [r3, #0]
 800ddec:	3201      	adds	r2, #1
 800ddee:	2c00      	cmp	r4, #0
 800ddf0:	d1f8      	bne.n	800dde4 <strnlen+0x6>
 800ddf2:	1a18      	subs	r0, r3, r0
 800ddf4:	bd10      	pop	{r4, pc}
	...

0800ddf8 <_localeconv_r>:
 800ddf8:	4800      	ldr	r0, [pc, #0]	@ (800ddfc <_localeconv_r+0x4>)
 800ddfa:	4770      	bx	lr
 800ddfc:	20000118 	.word	0x20000118

0800de00 <_close_r>:
 800de00:	b538      	push	{r3, r4, r5, lr}
 800de02:	2300      	movs	r3, #0
 800de04:	4d05      	ldr	r5, [pc, #20]	@ (800de1c <_close_r+0x1c>)
 800de06:	4604      	mov	r4, r0
 800de08:	4608      	mov	r0, r1
 800de0a:	602b      	str	r3, [r5, #0]
 800de0c:	f7f4 fbe2 	bl	80025d4 <_close>
 800de10:	1c43      	adds	r3, r0, #1
 800de12:	d102      	bne.n	800de1a <_close_r+0x1a>
 800de14:	682b      	ldr	r3, [r5, #0]
 800de16:	b103      	cbz	r3, 800de1a <_close_r+0x1a>
 800de18:	6023      	str	r3, [r4, #0]
 800de1a:	bd38      	pop	{r3, r4, r5, pc}
 800de1c:	20000d74 	.word	0x20000d74

0800de20 <_lseek_r>:
 800de20:	b538      	push	{r3, r4, r5, lr}
 800de22:	4604      	mov	r4, r0
 800de24:	4608      	mov	r0, r1
 800de26:	4611      	mov	r1, r2
 800de28:	2200      	movs	r2, #0
 800de2a:	4d05      	ldr	r5, [pc, #20]	@ (800de40 <_lseek_r+0x20>)
 800de2c:	602a      	str	r2, [r5, #0]
 800de2e:	461a      	mov	r2, r3
 800de30:	f7f4 fbf4 	bl	800261c <_lseek>
 800de34:	1c43      	adds	r3, r0, #1
 800de36:	d102      	bne.n	800de3e <_lseek_r+0x1e>
 800de38:	682b      	ldr	r3, [r5, #0]
 800de3a:	b103      	cbz	r3, 800de3e <_lseek_r+0x1e>
 800de3c:	6023      	str	r3, [r4, #0]
 800de3e:	bd38      	pop	{r3, r4, r5, pc}
 800de40:	20000d74 	.word	0x20000d74

0800de44 <_read_r>:
 800de44:	b538      	push	{r3, r4, r5, lr}
 800de46:	4604      	mov	r4, r0
 800de48:	4608      	mov	r0, r1
 800de4a:	4611      	mov	r1, r2
 800de4c:	2200      	movs	r2, #0
 800de4e:	4d05      	ldr	r5, [pc, #20]	@ (800de64 <_read_r+0x20>)
 800de50:	602a      	str	r2, [r5, #0]
 800de52:	461a      	mov	r2, r3
 800de54:	f7f4 fb76 	bl	8002544 <_read>
 800de58:	1c43      	adds	r3, r0, #1
 800de5a:	d102      	bne.n	800de62 <_read_r+0x1e>
 800de5c:	682b      	ldr	r3, [r5, #0]
 800de5e:	b103      	cbz	r3, 800de62 <_read_r+0x1e>
 800de60:	6023      	str	r3, [r4, #0]
 800de62:	bd38      	pop	{r3, r4, r5, pc}
 800de64:	20000d74 	.word	0x20000d74

0800de68 <_sbrk_r>:
 800de68:	b538      	push	{r3, r4, r5, lr}
 800de6a:	2300      	movs	r3, #0
 800de6c:	4d05      	ldr	r5, [pc, #20]	@ (800de84 <_sbrk_r+0x1c>)
 800de6e:	4604      	mov	r4, r0
 800de70:	4608      	mov	r0, r1
 800de72:	602b      	str	r3, [r5, #0]
 800de74:	f7f4 fbde 	bl	8002634 <_sbrk>
 800de78:	1c43      	adds	r3, r0, #1
 800de7a:	d102      	bne.n	800de82 <_sbrk_r+0x1a>
 800de7c:	682b      	ldr	r3, [r5, #0]
 800de7e:	b103      	cbz	r3, 800de82 <_sbrk_r+0x1a>
 800de80:	6023      	str	r3, [r4, #0]
 800de82:	bd38      	pop	{r3, r4, r5, pc}
 800de84:	20000d74 	.word	0x20000d74

0800de88 <_write_r>:
 800de88:	b538      	push	{r3, r4, r5, lr}
 800de8a:	4604      	mov	r4, r0
 800de8c:	4608      	mov	r0, r1
 800de8e:	4611      	mov	r1, r2
 800de90:	2200      	movs	r2, #0
 800de92:	4d05      	ldr	r5, [pc, #20]	@ (800dea8 <_write_r+0x20>)
 800de94:	602a      	str	r2, [r5, #0]
 800de96:	461a      	mov	r2, r3
 800de98:	f7f4 fb72 	bl	8002580 <_write>
 800de9c:	1c43      	adds	r3, r0, #1
 800de9e:	d102      	bne.n	800dea6 <_write_r+0x1e>
 800dea0:	682b      	ldr	r3, [r5, #0]
 800dea2:	b103      	cbz	r3, 800dea6 <_write_r+0x1e>
 800dea4:	6023      	str	r3, [r4, #0]
 800dea6:	bd38      	pop	{r3, r4, r5, pc}
 800dea8:	20000d74 	.word	0x20000d74

0800deac <__errno>:
 800deac:	4b01      	ldr	r3, [pc, #4]	@ (800deb4 <__errno+0x8>)
 800deae:	6818      	ldr	r0, [r3, #0]
 800deb0:	4770      	bx	lr
 800deb2:	bf00      	nop
 800deb4:	20000194 	.word	0x20000194

0800deb8 <__libc_init_array>:
 800deb8:	b570      	push	{r4, r5, r6, lr}
 800deba:	2600      	movs	r6, #0
 800debc:	4d0c      	ldr	r5, [pc, #48]	@ (800def0 <__libc_init_array+0x38>)
 800debe:	4c0d      	ldr	r4, [pc, #52]	@ (800def4 <__libc_init_array+0x3c>)
 800dec0:	1b64      	subs	r4, r4, r5
 800dec2:	10a4      	asrs	r4, r4, #2
 800dec4:	42a6      	cmp	r6, r4
 800dec6:	d109      	bne.n	800dedc <__libc_init_array+0x24>
 800dec8:	f003 f816 	bl	8010ef8 <_init>
 800decc:	2600      	movs	r6, #0
 800dece:	4d0a      	ldr	r5, [pc, #40]	@ (800def8 <__libc_init_array+0x40>)
 800ded0:	4c0a      	ldr	r4, [pc, #40]	@ (800defc <__libc_init_array+0x44>)
 800ded2:	1b64      	subs	r4, r4, r5
 800ded4:	10a4      	asrs	r4, r4, #2
 800ded6:	42a6      	cmp	r6, r4
 800ded8:	d105      	bne.n	800dee6 <__libc_init_array+0x2e>
 800deda:	bd70      	pop	{r4, r5, r6, pc}
 800dedc:	f855 3b04 	ldr.w	r3, [r5], #4
 800dee0:	4798      	blx	r3
 800dee2:	3601      	adds	r6, #1
 800dee4:	e7ee      	b.n	800dec4 <__libc_init_array+0xc>
 800dee6:	f855 3b04 	ldr.w	r3, [r5], #4
 800deea:	4798      	blx	r3
 800deec:	3601      	adds	r6, #1
 800deee:	e7f2      	b.n	800ded6 <__libc_init_array+0x1e>
 800def0:	08012698 	.word	0x08012698
 800def4:	08012698 	.word	0x08012698
 800def8:	08012698 	.word	0x08012698
 800defc:	0801269c 	.word	0x0801269c

0800df00 <__retarget_lock_init_recursive>:
 800df00:	4770      	bx	lr

0800df02 <__retarget_lock_acquire_recursive>:
 800df02:	4770      	bx	lr

0800df04 <__retarget_lock_release_recursive>:
 800df04:	4770      	bx	lr

0800df06 <memchr>:
 800df06:	4603      	mov	r3, r0
 800df08:	b510      	push	{r4, lr}
 800df0a:	b2c9      	uxtb	r1, r1
 800df0c:	4402      	add	r2, r0
 800df0e:	4293      	cmp	r3, r2
 800df10:	4618      	mov	r0, r3
 800df12:	d101      	bne.n	800df18 <memchr+0x12>
 800df14:	2000      	movs	r0, #0
 800df16:	e003      	b.n	800df20 <memchr+0x1a>
 800df18:	7804      	ldrb	r4, [r0, #0]
 800df1a:	3301      	adds	r3, #1
 800df1c:	428c      	cmp	r4, r1
 800df1e:	d1f6      	bne.n	800df0e <memchr+0x8>
 800df20:	bd10      	pop	{r4, pc}

0800df22 <memcpy>:
 800df22:	440a      	add	r2, r1
 800df24:	4291      	cmp	r1, r2
 800df26:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800df2a:	d100      	bne.n	800df2e <memcpy+0xc>
 800df2c:	4770      	bx	lr
 800df2e:	b510      	push	{r4, lr}
 800df30:	f811 4b01 	ldrb.w	r4, [r1], #1
 800df34:	4291      	cmp	r1, r2
 800df36:	f803 4f01 	strb.w	r4, [r3, #1]!
 800df3a:	d1f9      	bne.n	800df30 <memcpy+0xe>
 800df3c:	bd10      	pop	{r4, pc}
	...

0800df40 <nan>:
 800df40:	2000      	movs	r0, #0
 800df42:	4901      	ldr	r1, [pc, #4]	@ (800df48 <nan+0x8>)
 800df44:	4770      	bx	lr
 800df46:	bf00      	nop
 800df48:	7ff80000 	.word	0x7ff80000

0800df4c <nanf>:
 800df4c:	4800      	ldr	r0, [pc, #0]	@ (800df50 <nanf+0x4>)
 800df4e:	4770      	bx	lr
 800df50:	7fc00000 	.word	0x7fc00000

0800df54 <quorem>:
 800df54:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800df58:	6903      	ldr	r3, [r0, #16]
 800df5a:	690c      	ldr	r4, [r1, #16]
 800df5c:	4607      	mov	r7, r0
 800df5e:	42a3      	cmp	r3, r4
 800df60:	db7e      	blt.n	800e060 <quorem+0x10c>
 800df62:	3c01      	subs	r4, #1
 800df64:	00a3      	lsls	r3, r4, #2
 800df66:	f100 0514 	add.w	r5, r0, #20
 800df6a:	f101 0814 	add.w	r8, r1, #20
 800df6e:	9300      	str	r3, [sp, #0]
 800df70:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800df74:	9301      	str	r3, [sp, #4]
 800df76:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800df7a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800df7e:	3301      	adds	r3, #1
 800df80:	429a      	cmp	r2, r3
 800df82:	fbb2 f6f3 	udiv	r6, r2, r3
 800df86:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800df8a:	d32e      	bcc.n	800dfea <quorem+0x96>
 800df8c:	f04f 0a00 	mov.w	sl, #0
 800df90:	46c4      	mov	ip, r8
 800df92:	46ae      	mov	lr, r5
 800df94:	46d3      	mov	fp, sl
 800df96:	f85c 3b04 	ldr.w	r3, [ip], #4
 800df9a:	b298      	uxth	r0, r3
 800df9c:	fb06 a000 	mla	r0, r6, r0, sl
 800dfa0:	0c1b      	lsrs	r3, r3, #16
 800dfa2:	0c02      	lsrs	r2, r0, #16
 800dfa4:	fb06 2303 	mla	r3, r6, r3, r2
 800dfa8:	f8de 2000 	ldr.w	r2, [lr]
 800dfac:	b280      	uxth	r0, r0
 800dfae:	b292      	uxth	r2, r2
 800dfb0:	1a12      	subs	r2, r2, r0
 800dfb2:	445a      	add	r2, fp
 800dfb4:	f8de 0000 	ldr.w	r0, [lr]
 800dfb8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800dfbc:	b29b      	uxth	r3, r3
 800dfbe:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800dfc2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800dfc6:	b292      	uxth	r2, r2
 800dfc8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800dfcc:	45e1      	cmp	r9, ip
 800dfce:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800dfd2:	f84e 2b04 	str.w	r2, [lr], #4
 800dfd6:	d2de      	bcs.n	800df96 <quorem+0x42>
 800dfd8:	9b00      	ldr	r3, [sp, #0]
 800dfda:	58eb      	ldr	r3, [r5, r3]
 800dfdc:	b92b      	cbnz	r3, 800dfea <quorem+0x96>
 800dfde:	9b01      	ldr	r3, [sp, #4]
 800dfe0:	3b04      	subs	r3, #4
 800dfe2:	429d      	cmp	r5, r3
 800dfe4:	461a      	mov	r2, r3
 800dfe6:	d32f      	bcc.n	800e048 <quorem+0xf4>
 800dfe8:	613c      	str	r4, [r7, #16]
 800dfea:	4638      	mov	r0, r7
 800dfec:	f001 fc60 	bl	800f8b0 <__mcmp>
 800dff0:	2800      	cmp	r0, #0
 800dff2:	db25      	blt.n	800e040 <quorem+0xec>
 800dff4:	4629      	mov	r1, r5
 800dff6:	2000      	movs	r0, #0
 800dff8:	f858 2b04 	ldr.w	r2, [r8], #4
 800dffc:	f8d1 c000 	ldr.w	ip, [r1]
 800e000:	fa1f fe82 	uxth.w	lr, r2
 800e004:	fa1f f38c 	uxth.w	r3, ip
 800e008:	eba3 030e 	sub.w	r3, r3, lr
 800e00c:	4403      	add	r3, r0
 800e00e:	0c12      	lsrs	r2, r2, #16
 800e010:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800e014:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800e018:	b29b      	uxth	r3, r3
 800e01a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e01e:	45c1      	cmp	r9, r8
 800e020:	ea4f 4022 	mov.w	r0, r2, asr #16
 800e024:	f841 3b04 	str.w	r3, [r1], #4
 800e028:	d2e6      	bcs.n	800dff8 <quorem+0xa4>
 800e02a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e02e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e032:	b922      	cbnz	r2, 800e03e <quorem+0xea>
 800e034:	3b04      	subs	r3, #4
 800e036:	429d      	cmp	r5, r3
 800e038:	461a      	mov	r2, r3
 800e03a:	d30b      	bcc.n	800e054 <quorem+0x100>
 800e03c:	613c      	str	r4, [r7, #16]
 800e03e:	3601      	adds	r6, #1
 800e040:	4630      	mov	r0, r6
 800e042:	b003      	add	sp, #12
 800e044:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e048:	6812      	ldr	r2, [r2, #0]
 800e04a:	3b04      	subs	r3, #4
 800e04c:	2a00      	cmp	r2, #0
 800e04e:	d1cb      	bne.n	800dfe8 <quorem+0x94>
 800e050:	3c01      	subs	r4, #1
 800e052:	e7c6      	b.n	800dfe2 <quorem+0x8e>
 800e054:	6812      	ldr	r2, [r2, #0]
 800e056:	3b04      	subs	r3, #4
 800e058:	2a00      	cmp	r2, #0
 800e05a:	d1ef      	bne.n	800e03c <quorem+0xe8>
 800e05c:	3c01      	subs	r4, #1
 800e05e:	e7ea      	b.n	800e036 <quorem+0xe2>
 800e060:	2000      	movs	r0, #0
 800e062:	e7ee      	b.n	800e042 <quorem+0xee>
 800e064:	0000      	movs	r0, r0
	...

0800e068 <_dtoa_r>:
 800e068:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e06c:	4614      	mov	r4, r2
 800e06e:	461d      	mov	r5, r3
 800e070:	69c7      	ldr	r7, [r0, #28]
 800e072:	b097      	sub	sp, #92	@ 0x5c
 800e074:	4681      	mov	r9, r0
 800e076:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800e07a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800e07c:	b97f      	cbnz	r7, 800e09e <_dtoa_r+0x36>
 800e07e:	2010      	movs	r0, #16
 800e080:	f7fd fef0 	bl	800be64 <malloc>
 800e084:	4602      	mov	r2, r0
 800e086:	f8c9 001c 	str.w	r0, [r9, #28]
 800e08a:	b920      	cbnz	r0, 800e096 <_dtoa_r+0x2e>
 800e08c:	21ef      	movs	r1, #239	@ 0xef
 800e08e:	4bac      	ldr	r3, [pc, #688]	@ (800e340 <_dtoa_r+0x2d8>)
 800e090:	48ac      	ldr	r0, [pc, #688]	@ (800e344 <_dtoa_r+0x2dc>)
 800e092:	f002 fd77 	bl	8010b84 <__assert_func>
 800e096:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800e09a:	6007      	str	r7, [r0, #0]
 800e09c:	60c7      	str	r7, [r0, #12]
 800e09e:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800e0a2:	6819      	ldr	r1, [r3, #0]
 800e0a4:	b159      	cbz	r1, 800e0be <_dtoa_r+0x56>
 800e0a6:	685a      	ldr	r2, [r3, #4]
 800e0a8:	2301      	movs	r3, #1
 800e0aa:	4093      	lsls	r3, r2
 800e0ac:	604a      	str	r2, [r1, #4]
 800e0ae:	608b      	str	r3, [r1, #8]
 800e0b0:	4648      	mov	r0, r9
 800e0b2:	f001 f981 	bl	800f3b8 <_Bfree>
 800e0b6:	2200      	movs	r2, #0
 800e0b8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800e0bc:	601a      	str	r2, [r3, #0]
 800e0be:	1e2b      	subs	r3, r5, #0
 800e0c0:	bfaf      	iteee	ge
 800e0c2:	2300      	movge	r3, #0
 800e0c4:	2201      	movlt	r2, #1
 800e0c6:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800e0ca:	9307      	strlt	r3, [sp, #28]
 800e0cc:	bfa8      	it	ge
 800e0ce:	6033      	strge	r3, [r6, #0]
 800e0d0:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800e0d4:	4b9c      	ldr	r3, [pc, #624]	@ (800e348 <_dtoa_r+0x2e0>)
 800e0d6:	bfb8      	it	lt
 800e0d8:	6032      	strlt	r2, [r6, #0]
 800e0da:	ea33 0308 	bics.w	r3, r3, r8
 800e0de:	d112      	bne.n	800e106 <_dtoa_r+0x9e>
 800e0e0:	f242 730f 	movw	r3, #9999	@ 0x270f
 800e0e4:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800e0e6:	6013      	str	r3, [r2, #0]
 800e0e8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800e0ec:	4323      	orrs	r3, r4
 800e0ee:	f000 855e 	beq.w	800ebae <_dtoa_r+0xb46>
 800e0f2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800e0f4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800e34c <_dtoa_r+0x2e4>
 800e0f8:	2b00      	cmp	r3, #0
 800e0fa:	f000 8560 	beq.w	800ebbe <_dtoa_r+0xb56>
 800e0fe:	f10a 0303 	add.w	r3, sl, #3
 800e102:	f000 bd5a 	b.w	800ebba <_dtoa_r+0xb52>
 800e106:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e10a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800e10e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e112:	2200      	movs	r2, #0
 800e114:	2300      	movs	r3, #0
 800e116:	f7f2 fcb3 	bl	8000a80 <__aeabi_dcmpeq>
 800e11a:	4607      	mov	r7, r0
 800e11c:	b158      	cbz	r0, 800e136 <_dtoa_r+0xce>
 800e11e:	2301      	movs	r3, #1
 800e120:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800e122:	6013      	str	r3, [r2, #0]
 800e124:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800e126:	b113      	cbz	r3, 800e12e <_dtoa_r+0xc6>
 800e128:	4b89      	ldr	r3, [pc, #548]	@ (800e350 <_dtoa_r+0x2e8>)
 800e12a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800e12c:	6013      	str	r3, [r2, #0]
 800e12e:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800e354 <_dtoa_r+0x2ec>
 800e132:	f000 bd44 	b.w	800ebbe <_dtoa_r+0xb56>
 800e136:	ab14      	add	r3, sp, #80	@ 0x50
 800e138:	9301      	str	r3, [sp, #4]
 800e13a:	ab15      	add	r3, sp, #84	@ 0x54
 800e13c:	9300      	str	r3, [sp, #0]
 800e13e:	4648      	mov	r0, r9
 800e140:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800e144:	f001 fccc 	bl	800fae0 <__d2b>
 800e148:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800e14c:	9003      	str	r0, [sp, #12]
 800e14e:	2e00      	cmp	r6, #0
 800e150:	d078      	beq.n	800e244 <_dtoa_r+0x1dc>
 800e152:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e156:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e158:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800e15c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e160:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800e164:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800e168:	9712      	str	r7, [sp, #72]	@ 0x48
 800e16a:	4619      	mov	r1, r3
 800e16c:	2200      	movs	r2, #0
 800e16e:	4b7a      	ldr	r3, [pc, #488]	@ (800e358 <_dtoa_r+0x2f0>)
 800e170:	f7f2 f866 	bl	8000240 <__aeabi_dsub>
 800e174:	a36c      	add	r3, pc, #432	@ (adr r3, 800e328 <_dtoa_r+0x2c0>)
 800e176:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e17a:	f7f2 fa19 	bl	80005b0 <__aeabi_dmul>
 800e17e:	a36c      	add	r3, pc, #432	@ (adr r3, 800e330 <_dtoa_r+0x2c8>)
 800e180:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e184:	f7f2 f85e 	bl	8000244 <__adddf3>
 800e188:	4604      	mov	r4, r0
 800e18a:	4630      	mov	r0, r6
 800e18c:	460d      	mov	r5, r1
 800e18e:	f7f2 f9a5 	bl	80004dc <__aeabi_i2d>
 800e192:	a369      	add	r3, pc, #420	@ (adr r3, 800e338 <_dtoa_r+0x2d0>)
 800e194:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e198:	f7f2 fa0a 	bl	80005b0 <__aeabi_dmul>
 800e19c:	4602      	mov	r2, r0
 800e19e:	460b      	mov	r3, r1
 800e1a0:	4620      	mov	r0, r4
 800e1a2:	4629      	mov	r1, r5
 800e1a4:	f7f2 f84e 	bl	8000244 <__adddf3>
 800e1a8:	4604      	mov	r4, r0
 800e1aa:	460d      	mov	r5, r1
 800e1ac:	f7f2 fcb0 	bl	8000b10 <__aeabi_d2iz>
 800e1b0:	2200      	movs	r2, #0
 800e1b2:	4607      	mov	r7, r0
 800e1b4:	2300      	movs	r3, #0
 800e1b6:	4620      	mov	r0, r4
 800e1b8:	4629      	mov	r1, r5
 800e1ba:	f7f2 fc6b 	bl	8000a94 <__aeabi_dcmplt>
 800e1be:	b140      	cbz	r0, 800e1d2 <_dtoa_r+0x16a>
 800e1c0:	4638      	mov	r0, r7
 800e1c2:	f7f2 f98b 	bl	80004dc <__aeabi_i2d>
 800e1c6:	4622      	mov	r2, r4
 800e1c8:	462b      	mov	r3, r5
 800e1ca:	f7f2 fc59 	bl	8000a80 <__aeabi_dcmpeq>
 800e1ce:	b900      	cbnz	r0, 800e1d2 <_dtoa_r+0x16a>
 800e1d0:	3f01      	subs	r7, #1
 800e1d2:	2f16      	cmp	r7, #22
 800e1d4:	d854      	bhi.n	800e280 <_dtoa_r+0x218>
 800e1d6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e1da:	4b60      	ldr	r3, [pc, #384]	@ (800e35c <_dtoa_r+0x2f4>)
 800e1dc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e1e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1e4:	f7f2 fc56 	bl	8000a94 <__aeabi_dcmplt>
 800e1e8:	2800      	cmp	r0, #0
 800e1ea:	d04b      	beq.n	800e284 <_dtoa_r+0x21c>
 800e1ec:	2300      	movs	r3, #0
 800e1ee:	3f01      	subs	r7, #1
 800e1f0:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e1f2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800e1f4:	1b9b      	subs	r3, r3, r6
 800e1f6:	1e5a      	subs	r2, r3, #1
 800e1f8:	bf49      	itett	mi
 800e1fa:	f1c3 0301 	rsbmi	r3, r3, #1
 800e1fe:	2300      	movpl	r3, #0
 800e200:	9304      	strmi	r3, [sp, #16]
 800e202:	2300      	movmi	r3, #0
 800e204:	9209      	str	r2, [sp, #36]	@ 0x24
 800e206:	bf54      	ite	pl
 800e208:	9304      	strpl	r3, [sp, #16]
 800e20a:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800e20c:	2f00      	cmp	r7, #0
 800e20e:	db3b      	blt.n	800e288 <_dtoa_r+0x220>
 800e210:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e212:	970e      	str	r7, [sp, #56]	@ 0x38
 800e214:	443b      	add	r3, r7
 800e216:	9309      	str	r3, [sp, #36]	@ 0x24
 800e218:	2300      	movs	r3, #0
 800e21a:	930a      	str	r3, [sp, #40]	@ 0x28
 800e21c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800e21e:	2b09      	cmp	r3, #9
 800e220:	d865      	bhi.n	800e2ee <_dtoa_r+0x286>
 800e222:	2b05      	cmp	r3, #5
 800e224:	bfc4      	itt	gt
 800e226:	3b04      	subgt	r3, #4
 800e228:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800e22a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800e22c:	bfc8      	it	gt
 800e22e:	2400      	movgt	r4, #0
 800e230:	f1a3 0302 	sub.w	r3, r3, #2
 800e234:	bfd8      	it	le
 800e236:	2401      	movle	r4, #1
 800e238:	2b03      	cmp	r3, #3
 800e23a:	d864      	bhi.n	800e306 <_dtoa_r+0x29e>
 800e23c:	e8df f003 	tbb	[pc, r3]
 800e240:	2c385553 	.word	0x2c385553
 800e244:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800e248:	441e      	add	r6, r3
 800e24a:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800e24e:	2b20      	cmp	r3, #32
 800e250:	bfc1      	itttt	gt
 800e252:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800e256:	fa08 f803 	lslgt.w	r8, r8, r3
 800e25a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800e25e:	fa24 f303 	lsrgt.w	r3, r4, r3
 800e262:	bfd6      	itet	le
 800e264:	f1c3 0320 	rsble	r3, r3, #32
 800e268:	ea48 0003 	orrgt.w	r0, r8, r3
 800e26c:	fa04 f003 	lslle.w	r0, r4, r3
 800e270:	f7f2 f924 	bl	80004bc <__aeabi_ui2d>
 800e274:	2201      	movs	r2, #1
 800e276:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800e27a:	3e01      	subs	r6, #1
 800e27c:	9212      	str	r2, [sp, #72]	@ 0x48
 800e27e:	e774      	b.n	800e16a <_dtoa_r+0x102>
 800e280:	2301      	movs	r3, #1
 800e282:	e7b5      	b.n	800e1f0 <_dtoa_r+0x188>
 800e284:	900f      	str	r0, [sp, #60]	@ 0x3c
 800e286:	e7b4      	b.n	800e1f2 <_dtoa_r+0x18a>
 800e288:	9b04      	ldr	r3, [sp, #16]
 800e28a:	1bdb      	subs	r3, r3, r7
 800e28c:	9304      	str	r3, [sp, #16]
 800e28e:	427b      	negs	r3, r7
 800e290:	930a      	str	r3, [sp, #40]	@ 0x28
 800e292:	2300      	movs	r3, #0
 800e294:	930e      	str	r3, [sp, #56]	@ 0x38
 800e296:	e7c1      	b.n	800e21c <_dtoa_r+0x1b4>
 800e298:	2301      	movs	r3, #1
 800e29a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e29c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e29e:	eb07 0b03 	add.w	fp, r7, r3
 800e2a2:	f10b 0301 	add.w	r3, fp, #1
 800e2a6:	2b01      	cmp	r3, #1
 800e2a8:	9308      	str	r3, [sp, #32]
 800e2aa:	bfb8      	it	lt
 800e2ac:	2301      	movlt	r3, #1
 800e2ae:	e006      	b.n	800e2be <_dtoa_r+0x256>
 800e2b0:	2301      	movs	r3, #1
 800e2b2:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e2b4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e2b6:	2b00      	cmp	r3, #0
 800e2b8:	dd28      	ble.n	800e30c <_dtoa_r+0x2a4>
 800e2ba:	469b      	mov	fp, r3
 800e2bc:	9308      	str	r3, [sp, #32]
 800e2be:	2100      	movs	r1, #0
 800e2c0:	2204      	movs	r2, #4
 800e2c2:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800e2c6:	f102 0514 	add.w	r5, r2, #20
 800e2ca:	429d      	cmp	r5, r3
 800e2cc:	d926      	bls.n	800e31c <_dtoa_r+0x2b4>
 800e2ce:	6041      	str	r1, [r0, #4]
 800e2d0:	4648      	mov	r0, r9
 800e2d2:	f001 f831 	bl	800f338 <_Balloc>
 800e2d6:	4682      	mov	sl, r0
 800e2d8:	2800      	cmp	r0, #0
 800e2da:	d143      	bne.n	800e364 <_dtoa_r+0x2fc>
 800e2dc:	4602      	mov	r2, r0
 800e2de:	f240 11af 	movw	r1, #431	@ 0x1af
 800e2e2:	4b1f      	ldr	r3, [pc, #124]	@ (800e360 <_dtoa_r+0x2f8>)
 800e2e4:	e6d4      	b.n	800e090 <_dtoa_r+0x28>
 800e2e6:	2300      	movs	r3, #0
 800e2e8:	e7e3      	b.n	800e2b2 <_dtoa_r+0x24a>
 800e2ea:	2300      	movs	r3, #0
 800e2ec:	e7d5      	b.n	800e29a <_dtoa_r+0x232>
 800e2ee:	2401      	movs	r4, #1
 800e2f0:	2300      	movs	r3, #0
 800e2f2:	940b      	str	r4, [sp, #44]	@ 0x2c
 800e2f4:	9320      	str	r3, [sp, #128]	@ 0x80
 800e2f6:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800e2fa:	2200      	movs	r2, #0
 800e2fc:	2312      	movs	r3, #18
 800e2fe:	f8cd b020 	str.w	fp, [sp, #32]
 800e302:	9221      	str	r2, [sp, #132]	@ 0x84
 800e304:	e7db      	b.n	800e2be <_dtoa_r+0x256>
 800e306:	2301      	movs	r3, #1
 800e308:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e30a:	e7f4      	b.n	800e2f6 <_dtoa_r+0x28e>
 800e30c:	f04f 0b01 	mov.w	fp, #1
 800e310:	465b      	mov	r3, fp
 800e312:	f8cd b020 	str.w	fp, [sp, #32]
 800e316:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 800e31a:	e7d0      	b.n	800e2be <_dtoa_r+0x256>
 800e31c:	3101      	adds	r1, #1
 800e31e:	0052      	lsls	r2, r2, #1
 800e320:	e7d1      	b.n	800e2c6 <_dtoa_r+0x25e>
 800e322:	bf00      	nop
 800e324:	f3af 8000 	nop.w
 800e328:	636f4361 	.word	0x636f4361
 800e32c:	3fd287a7 	.word	0x3fd287a7
 800e330:	8b60c8b3 	.word	0x8b60c8b3
 800e334:	3fc68a28 	.word	0x3fc68a28
 800e338:	509f79fb 	.word	0x509f79fb
 800e33c:	3fd34413 	.word	0x3fd34413
 800e340:	0801229a 	.word	0x0801229a
 800e344:	080122b1 	.word	0x080122b1
 800e348:	7ff00000 	.word	0x7ff00000
 800e34c:	08012296 	.word	0x08012296
 800e350:	080123fb 	.word	0x080123fb
 800e354:	080123fa 	.word	0x080123fa
 800e358:	3ff80000 	.word	0x3ff80000
 800e35c:	080125c8 	.word	0x080125c8
 800e360:	08012309 	.word	0x08012309
 800e364:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800e368:	6018      	str	r0, [r3, #0]
 800e36a:	9b08      	ldr	r3, [sp, #32]
 800e36c:	2b0e      	cmp	r3, #14
 800e36e:	f200 80a1 	bhi.w	800e4b4 <_dtoa_r+0x44c>
 800e372:	2c00      	cmp	r4, #0
 800e374:	f000 809e 	beq.w	800e4b4 <_dtoa_r+0x44c>
 800e378:	2f00      	cmp	r7, #0
 800e37a:	dd33      	ble.n	800e3e4 <_dtoa_r+0x37c>
 800e37c:	4b9c      	ldr	r3, [pc, #624]	@ (800e5f0 <_dtoa_r+0x588>)
 800e37e:	f007 020f 	and.w	r2, r7, #15
 800e382:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e386:	05f8      	lsls	r0, r7, #23
 800e388:	e9d3 3400 	ldrd	r3, r4, [r3]
 800e38c:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 800e390:	ea4f 1427 	mov.w	r4, r7, asr #4
 800e394:	d516      	bpl.n	800e3c4 <_dtoa_r+0x35c>
 800e396:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e39a:	4b96      	ldr	r3, [pc, #600]	@ (800e5f4 <_dtoa_r+0x58c>)
 800e39c:	2603      	movs	r6, #3
 800e39e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800e3a2:	f7f2 fa2f 	bl	8000804 <__aeabi_ddiv>
 800e3a6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800e3aa:	f004 040f 	and.w	r4, r4, #15
 800e3ae:	4d91      	ldr	r5, [pc, #580]	@ (800e5f4 <_dtoa_r+0x58c>)
 800e3b0:	b954      	cbnz	r4, 800e3c8 <_dtoa_r+0x360>
 800e3b2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800e3b6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e3ba:	f7f2 fa23 	bl	8000804 <__aeabi_ddiv>
 800e3be:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800e3c2:	e028      	b.n	800e416 <_dtoa_r+0x3ae>
 800e3c4:	2602      	movs	r6, #2
 800e3c6:	e7f2      	b.n	800e3ae <_dtoa_r+0x346>
 800e3c8:	07e1      	lsls	r1, r4, #31
 800e3ca:	d508      	bpl.n	800e3de <_dtoa_r+0x376>
 800e3cc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800e3d0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e3d4:	f7f2 f8ec 	bl	80005b0 <__aeabi_dmul>
 800e3d8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800e3dc:	3601      	adds	r6, #1
 800e3de:	1064      	asrs	r4, r4, #1
 800e3e0:	3508      	adds	r5, #8
 800e3e2:	e7e5      	b.n	800e3b0 <_dtoa_r+0x348>
 800e3e4:	f000 80af 	beq.w	800e546 <_dtoa_r+0x4de>
 800e3e8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e3ec:	427c      	negs	r4, r7
 800e3ee:	4b80      	ldr	r3, [pc, #512]	@ (800e5f0 <_dtoa_r+0x588>)
 800e3f0:	f004 020f 	and.w	r2, r4, #15
 800e3f4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e3f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3fc:	f7f2 f8d8 	bl	80005b0 <__aeabi_dmul>
 800e400:	2602      	movs	r6, #2
 800e402:	2300      	movs	r3, #0
 800e404:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800e408:	4d7a      	ldr	r5, [pc, #488]	@ (800e5f4 <_dtoa_r+0x58c>)
 800e40a:	1124      	asrs	r4, r4, #4
 800e40c:	2c00      	cmp	r4, #0
 800e40e:	f040 808f 	bne.w	800e530 <_dtoa_r+0x4c8>
 800e412:	2b00      	cmp	r3, #0
 800e414:	d1d3      	bne.n	800e3be <_dtoa_r+0x356>
 800e416:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800e41a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e41c:	2b00      	cmp	r3, #0
 800e41e:	f000 8094 	beq.w	800e54a <_dtoa_r+0x4e2>
 800e422:	2200      	movs	r2, #0
 800e424:	4620      	mov	r0, r4
 800e426:	4629      	mov	r1, r5
 800e428:	4b73      	ldr	r3, [pc, #460]	@ (800e5f8 <_dtoa_r+0x590>)
 800e42a:	f7f2 fb33 	bl	8000a94 <__aeabi_dcmplt>
 800e42e:	2800      	cmp	r0, #0
 800e430:	f000 808b 	beq.w	800e54a <_dtoa_r+0x4e2>
 800e434:	9b08      	ldr	r3, [sp, #32]
 800e436:	2b00      	cmp	r3, #0
 800e438:	f000 8087 	beq.w	800e54a <_dtoa_r+0x4e2>
 800e43c:	f1bb 0f00 	cmp.w	fp, #0
 800e440:	dd34      	ble.n	800e4ac <_dtoa_r+0x444>
 800e442:	4620      	mov	r0, r4
 800e444:	2200      	movs	r2, #0
 800e446:	4629      	mov	r1, r5
 800e448:	4b6c      	ldr	r3, [pc, #432]	@ (800e5fc <_dtoa_r+0x594>)
 800e44a:	f7f2 f8b1 	bl	80005b0 <__aeabi_dmul>
 800e44e:	465c      	mov	r4, fp
 800e450:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800e454:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800e458:	3601      	adds	r6, #1
 800e45a:	4630      	mov	r0, r6
 800e45c:	f7f2 f83e 	bl	80004dc <__aeabi_i2d>
 800e460:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e464:	f7f2 f8a4 	bl	80005b0 <__aeabi_dmul>
 800e468:	2200      	movs	r2, #0
 800e46a:	4b65      	ldr	r3, [pc, #404]	@ (800e600 <_dtoa_r+0x598>)
 800e46c:	f7f1 feea 	bl	8000244 <__adddf3>
 800e470:	4605      	mov	r5, r0
 800e472:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800e476:	2c00      	cmp	r4, #0
 800e478:	d16a      	bne.n	800e550 <_dtoa_r+0x4e8>
 800e47a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e47e:	2200      	movs	r2, #0
 800e480:	4b60      	ldr	r3, [pc, #384]	@ (800e604 <_dtoa_r+0x59c>)
 800e482:	f7f1 fedd 	bl	8000240 <__aeabi_dsub>
 800e486:	4602      	mov	r2, r0
 800e488:	460b      	mov	r3, r1
 800e48a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800e48e:	462a      	mov	r2, r5
 800e490:	4633      	mov	r3, r6
 800e492:	f7f2 fb1d 	bl	8000ad0 <__aeabi_dcmpgt>
 800e496:	2800      	cmp	r0, #0
 800e498:	f040 8298 	bne.w	800e9cc <_dtoa_r+0x964>
 800e49c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e4a0:	462a      	mov	r2, r5
 800e4a2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800e4a6:	f7f2 faf5 	bl	8000a94 <__aeabi_dcmplt>
 800e4aa:	bb38      	cbnz	r0, 800e4fc <_dtoa_r+0x494>
 800e4ac:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800e4b0:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800e4b4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800e4b6:	2b00      	cmp	r3, #0
 800e4b8:	f2c0 8157 	blt.w	800e76a <_dtoa_r+0x702>
 800e4bc:	2f0e      	cmp	r7, #14
 800e4be:	f300 8154 	bgt.w	800e76a <_dtoa_r+0x702>
 800e4c2:	4b4b      	ldr	r3, [pc, #300]	@ (800e5f0 <_dtoa_r+0x588>)
 800e4c4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e4c8:	e9d3 3400 	ldrd	r3, r4, [r3]
 800e4cc:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800e4d0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e4d2:	2b00      	cmp	r3, #0
 800e4d4:	f280 80e5 	bge.w	800e6a2 <_dtoa_r+0x63a>
 800e4d8:	9b08      	ldr	r3, [sp, #32]
 800e4da:	2b00      	cmp	r3, #0
 800e4dc:	f300 80e1 	bgt.w	800e6a2 <_dtoa_r+0x63a>
 800e4e0:	d10c      	bne.n	800e4fc <_dtoa_r+0x494>
 800e4e2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e4e6:	2200      	movs	r2, #0
 800e4e8:	4b46      	ldr	r3, [pc, #280]	@ (800e604 <_dtoa_r+0x59c>)
 800e4ea:	f7f2 f861 	bl	80005b0 <__aeabi_dmul>
 800e4ee:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e4f2:	f7f2 fae3 	bl	8000abc <__aeabi_dcmpge>
 800e4f6:	2800      	cmp	r0, #0
 800e4f8:	f000 8266 	beq.w	800e9c8 <_dtoa_r+0x960>
 800e4fc:	2400      	movs	r4, #0
 800e4fe:	4625      	mov	r5, r4
 800e500:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e502:	4656      	mov	r6, sl
 800e504:	ea6f 0803 	mvn.w	r8, r3
 800e508:	2700      	movs	r7, #0
 800e50a:	4621      	mov	r1, r4
 800e50c:	4648      	mov	r0, r9
 800e50e:	f000 ff53 	bl	800f3b8 <_Bfree>
 800e512:	2d00      	cmp	r5, #0
 800e514:	f000 80bd 	beq.w	800e692 <_dtoa_r+0x62a>
 800e518:	b12f      	cbz	r7, 800e526 <_dtoa_r+0x4be>
 800e51a:	42af      	cmp	r7, r5
 800e51c:	d003      	beq.n	800e526 <_dtoa_r+0x4be>
 800e51e:	4639      	mov	r1, r7
 800e520:	4648      	mov	r0, r9
 800e522:	f000 ff49 	bl	800f3b8 <_Bfree>
 800e526:	4629      	mov	r1, r5
 800e528:	4648      	mov	r0, r9
 800e52a:	f000 ff45 	bl	800f3b8 <_Bfree>
 800e52e:	e0b0      	b.n	800e692 <_dtoa_r+0x62a>
 800e530:	07e2      	lsls	r2, r4, #31
 800e532:	d505      	bpl.n	800e540 <_dtoa_r+0x4d8>
 800e534:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e538:	f7f2 f83a 	bl	80005b0 <__aeabi_dmul>
 800e53c:	2301      	movs	r3, #1
 800e53e:	3601      	adds	r6, #1
 800e540:	1064      	asrs	r4, r4, #1
 800e542:	3508      	adds	r5, #8
 800e544:	e762      	b.n	800e40c <_dtoa_r+0x3a4>
 800e546:	2602      	movs	r6, #2
 800e548:	e765      	b.n	800e416 <_dtoa_r+0x3ae>
 800e54a:	46b8      	mov	r8, r7
 800e54c:	9c08      	ldr	r4, [sp, #32]
 800e54e:	e784      	b.n	800e45a <_dtoa_r+0x3f2>
 800e550:	4b27      	ldr	r3, [pc, #156]	@ (800e5f0 <_dtoa_r+0x588>)
 800e552:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e554:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e558:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800e55c:	4454      	add	r4, sl
 800e55e:	2900      	cmp	r1, #0
 800e560:	d054      	beq.n	800e60c <_dtoa_r+0x5a4>
 800e562:	2000      	movs	r0, #0
 800e564:	4928      	ldr	r1, [pc, #160]	@ (800e608 <_dtoa_r+0x5a0>)
 800e566:	f7f2 f94d 	bl	8000804 <__aeabi_ddiv>
 800e56a:	4633      	mov	r3, r6
 800e56c:	462a      	mov	r2, r5
 800e56e:	f7f1 fe67 	bl	8000240 <__aeabi_dsub>
 800e572:	4656      	mov	r6, sl
 800e574:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800e578:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e57c:	f7f2 fac8 	bl	8000b10 <__aeabi_d2iz>
 800e580:	4605      	mov	r5, r0
 800e582:	f7f1 ffab 	bl	80004dc <__aeabi_i2d>
 800e586:	4602      	mov	r2, r0
 800e588:	460b      	mov	r3, r1
 800e58a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e58e:	f7f1 fe57 	bl	8000240 <__aeabi_dsub>
 800e592:	4602      	mov	r2, r0
 800e594:	460b      	mov	r3, r1
 800e596:	3530      	adds	r5, #48	@ 0x30
 800e598:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800e59c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800e5a0:	f806 5b01 	strb.w	r5, [r6], #1
 800e5a4:	f7f2 fa76 	bl	8000a94 <__aeabi_dcmplt>
 800e5a8:	2800      	cmp	r0, #0
 800e5aa:	d172      	bne.n	800e692 <_dtoa_r+0x62a>
 800e5ac:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e5b0:	2000      	movs	r0, #0
 800e5b2:	4911      	ldr	r1, [pc, #68]	@ (800e5f8 <_dtoa_r+0x590>)
 800e5b4:	f7f1 fe44 	bl	8000240 <__aeabi_dsub>
 800e5b8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800e5bc:	f7f2 fa6a 	bl	8000a94 <__aeabi_dcmplt>
 800e5c0:	2800      	cmp	r0, #0
 800e5c2:	f040 80b4 	bne.w	800e72e <_dtoa_r+0x6c6>
 800e5c6:	42a6      	cmp	r6, r4
 800e5c8:	f43f af70 	beq.w	800e4ac <_dtoa_r+0x444>
 800e5cc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800e5d0:	2200      	movs	r2, #0
 800e5d2:	4b0a      	ldr	r3, [pc, #40]	@ (800e5fc <_dtoa_r+0x594>)
 800e5d4:	f7f1 ffec 	bl	80005b0 <__aeabi_dmul>
 800e5d8:	2200      	movs	r2, #0
 800e5da:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800e5de:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e5e2:	4b06      	ldr	r3, [pc, #24]	@ (800e5fc <_dtoa_r+0x594>)
 800e5e4:	f7f1 ffe4 	bl	80005b0 <__aeabi_dmul>
 800e5e8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800e5ec:	e7c4      	b.n	800e578 <_dtoa_r+0x510>
 800e5ee:	bf00      	nop
 800e5f0:	080125c8 	.word	0x080125c8
 800e5f4:	080125a0 	.word	0x080125a0
 800e5f8:	3ff00000 	.word	0x3ff00000
 800e5fc:	40240000 	.word	0x40240000
 800e600:	401c0000 	.word	0x401c0000
 800e604:	40140000 	.word	0x40140000
 800e608:	3fe00000 	.word	0x3fe00000
 800e60c:	4631      	mov	r1, r6
 800e60e:	4628      	mov	r0, r5
 800e610:	f7f1 ffce 	bl	80005b0 <__aeabi_dmul>
 800e614:	4656      	mov	r6, sl
 800e616:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800e61a:	9413      	str	r4, [sp, #76]	@ 0x4c
 800e61c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e620:	f7f2 fa76 	bl	8000b10 <__aeabi_d2iz>
 800e624:	4605      	mov	r5, r0
 800e626:	f7f1 ff59 	bl	80004dc <__aeabi_i2d>
 800e62a:	4602      	mov	r2, r0
 800e62c:	460b      	mov	r3, r1
 800e62e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e632:	f7f1 fe05 	bl	8000240 <__aeabi_dsub>
 800e636:	4602      	mov	r2, r0
 800e638:	460b      	mov	r3, r1
 800e63a:	3530      	adds	r5, #48	@ 0x30
 800e63c:	f806 5b01 	strb.w	r5, [r6], #1
 800e640:	42a6      	cmp	r6, r4
 800e642:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800e646:	f04f 0200 	mov.w	r2, #0
 800e64a:	d124      	bne.n	800e696 <_dtoa_r+0x62e>
 800e64c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800e650:	4bae      	ldr	r3, [pc, #696]	@ (800e90c <_dtoa_r+0x8a4>)
 800e652:	f7f1 fdf7 	bl	8000244 <__adddf3>
 800e656:	4602      	mov	r2, r0
 800e658:	460b      	mov	r3, r1
 800e65a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e65e:	f7f2 fa37 	bl	8000ad0 <__aeabi_dcmpgt>
 800e662:	2800      	cmp	r0, #0
 800e664:	d163      	bne.n	800e72e <_dtoa_r+0x6c6>
 800e666:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800e66a:	2000      	movs	r0, #0
 800e66c:	49a7      	ldr	r1, [pc, #668]	@ (800e90c <_dtoa_r+0x8a4>)
 800e66e:	f7f1 fde7 	bl	8000240 <__aeabi_dsub>
 800e672:	4602      	mov	r2, r0
 800e674:	460b      	mov	r3, r1
 800e676:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e67a:	f7f2 fa0b 	bl	8000a94 <__aeabi_dcmplt>
 800e67e:	2800      	cmp	r0, #0
 800e680:	f43f af14 	beq.w	800e4ac <_dtoa_r+0x444>
 800e684:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800e686:	1e73      	subs	r3, r6, #1
 800e688:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e68a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800e68e:	2b30      	cmp	r3, #48	@ 0x30
 800e690:	d0f8      	beq.n	800e684 <_dtoa_r+0x61c>
 800e692:	4647      	mov	r7, r8
 800e694:	e03b      	b.n	800e70e <_dtoa_r+0x6a6>
 800e696:	4b9e      	ldr	r3, [pc, #632]	@ (800e910 <_dtoa_r+0x8a8>)
 800e698:	f7f1 ff8a 	bl	80005b0 <__aeabi_dmul>
 800e69c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800e6a0:	e7bc      	b.n	800e61c <_dtoa_r+0x5b4>
 800e6a2:	4656      	mov	r6, sl
 800e6a4:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800e6a8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e6ac:	4620      	mov	r0, r4
 800e6ae:	4629      	mov	r1, r5
 800e6b0:	f7f2 f8a8 	bl	8000804 <__aeabi_ddiv>
 800e6b4:	f7f2 fa2c 	bl	8000b10 <__aeabi_d2iz>
 800e6b8:	4680      	mov	r8, r0
 800e6ba:	f7f1 ff0f 	bl	80004dc <__aeabi_i2d>
 800e6be:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e6c2:	f7f1 ff75 	bl	80005b0 <__aeabi_dmul>
 800e6c6:	4602      	mov	r2, r0
 800e6c8:	460b      	mov	r3, r1
 800e6ca:	4620      	mov	r0, r4
 800e6cc:	4629      	mov	r1, r5
 800e6ce:	f7f1 fdb7 	bl	8000240 <__aeabi_dsub>
 800e6d2:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800e6d6:	9d08      	ldr	r5, [sp, #32]
 800e6d8:	f806 4b01 	strb.w	r4, [r6], #1
 800e6dc:	eba6 040a 	sub.w	r4, r6, sl
 800e6e0:	42a5      	cmp	r5, r4
 800e6e2:	4602      	mov	r2, r0
 800e6e4:	460b      	mov	r3, r1
 800e6e6:	d133      	bne.n	800e750 <_dtoa_r+0x6e8>
 800e6e8:	f7f1 fdac 	bl	8000244 <__adddf3>
 800e6ec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e6f0:	4604      	mov	r4, r0
 800e6f2:	460d      	mov	r5, r1
 800e6f4:	f7f2 f9ec 	bl	8000ad0 <__aeabi_dcmpgt>
 800e6f8:	b9c0      	cbnz	r0, 800e72c <_dtoa_r+0x6c4>
 800e6fa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e6fe:	4620      	mov	r0, r4
 800e700:	4629      	mov	r1, r5
 800e702:	f7f2 f9bd 	bl	8000a80 <__aeabi_dcmpeq>
 800e706:	b110      	cbz	r0, 800e70e <_dtoa_r+0x6a6>
 800e708:	f018 0f01 	tst.w	r8, #1
 800e70c:	d10e      	bne.n	800e72c <_dtoa_r+0x6c4>
 800e70e:	4648      	mov	r0, r9
 800e710:	9903      	ldr	r1, [sp, #12]
 800e712:	f000 fe51 	bl	800f3b8 <_Bfree>
 800e716:	2300      	movs	r3, #0
 800e718:	7033      	strb	r3, [r6, #0]
 800e71a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800e71c:	3701      	adds	r7, #1
 800e71e:	601f      	str	r7, [r3, #0]
 800e720:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800e722:	2b00      	cmp	r3, #0
 800e724:	f000 824b 	beq.w	800ebbe <_dtoa_r+0xb56>
 800e728:	601e      	str	r6, [r3, #0]
 800e72a:	e248      	b.n	800ebbe <_dtoa_r+0xb56>
 800e72c:	46b8      	mov	r8, r7
 800e72e:	4633      	mov	r3, r6
 800e730:	461e      	mov	r6, r3
 800e732:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e736:	2a39      	cmp	r2, #57	@ 0x39
 800e738:	d106      	bne.n	800e748 <_dtoa_r+0x6e0>
 800e73a:	459a      	cmp	sl, r3
 800e73c:	d1f8      	bne.n	800e730 <_dtoa_r+0x6c8>
 800e73e:	2230      	movs	r2, #48	@ 0x30
 800e740:	f108 0801 	add.w	r8, r8, #1
 800e744:	f88a 2000 	strb.w	r2, [sl]
 800e748:	781a      	ldrb	r2, [r3, #0]
 800e74a:	3201      	adds	r2, #1
 800e74c:	701a      	strb	r2, [r3, #0]
 800e74e:	e7a0      	b.n	800e692 <_dtoa_r+0x62a>
 800e750:	2200      	movs	r2, #0
 800e752:	4b6f      	ldr	r3, [pc, #444]	@ (800e910 <_dtoa_r+0x8a8>)
 800e754:	f7f1 ff2c 	bl	80005b0 <__aeabi_dmul>
 800e758:	2200      	movs	r2, #0
 800e75a:	2300      	movs	r3, #0
 800e75c:	4604      	mov	r4, r0
 800e75e:	460d      	mov	r5, r1
 800e760:	f7f2 f98e 	bl	8000a80 <__aeabi_dcmpeq>
 800e764:	2800      	cmp	r0, #0
 800e766:	d09f      	beq.n	800e6a8 <_dtoa_r+0x640>
 800e768:	e7d1      	b.n	800e70e <_dtoa_r+0x6a6>
 800e76a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800e76c:	2a00      	cmp	r2, #0
 800e76e:	f000 80ea 	beq.w	800e946 <_dtoa_r+0x8de>
 800e772:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800e774:	2a01      	cmp	r2, #1
 800e776:	f300 80cd 	bgt.w	800e914 <_dtoa_r+0x8ac>
 800e77a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800e77c:	2a00      	cmp	r2, #0
 800e77e:	f000 80c1 	beq.w	800e904 <_dtoa_r+0x89c>
 800e782:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800e786:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800e788:	9e04      	ldr	r6, [sp, #16]
 800e78a:	9a04      	ldr	r2, [sp, #16]
 800e78c:	2101      	movs	r1, #1
 800e78e:	441a      	add	r2, r3
 800e790:	9204      	str	r2, [sp, #16]
 800e792:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e794:	4648      	mov	r0, r9
 800e796:	441a      	add	r2, r3
 800e798:	9209      	str	r2, [sp, #36]	@ 0x24
 800e79a:	f000 ff0b 	bl	800f5b4 <__i2b>
 800e79e:	4605      	mov	r5, r0
 800e7a0:	b166      	cbz	r6, 800e7bc <_dtoa_r+0x754>
 800e7a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e7a4:	2b00      	cmp	r3, #0
 800e7a6:	dd09      	ble.n	800e7bc <_dtoa_r+0x754>
 800e7a8:	42b3      	cmp	r3, r6
 800e7aa:	bfa8      	it	ge
 800e7ac:	4633      	movge	r3, r6
 800e7ae:	9a04      	ldr	r2, [sp, #16]
 800e7b0:	1af6      	subs	r6, r6, r3
 800e7b2:	1ad2      	subs	r2, r2, r3
 800e7b4:	9204      	str	r2, [sp, #16]
 800e7b6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e7b8:	1ad3      	subs	r3, r2, r3
 800e7ba:	9309      	str	r3, [sp, #36]	@ 0x24
 800e7bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e7be:	b30b      	cbz	r3, 800e804 <_dtoa_r+0x79c>
 800e7c0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e7c2:	2b00      	cmp	r3, #0
 800e7c4:	f000 80c6 	beq.w	800e954 <_dtoa_r+0x8ec>
 800e7c8:	2c00      	cmp	r4, #0
 800e7ca:	f000 80c0 	beq.w	800e94e <_dtoa_r+0x8e6>
 800e7ce:	4629      	mov	r1, r5
 800e7d0:	4622      	mov	r2, r4
 800e7d2:	4648      	mov	r0, r9
 800e7d4:	f000 ffa6 	bl	800f724 <__pow5mult>
 800e7d8:	9a03      	ldr	r2, [sp, #12]
 800e7da:	4601      	mov	r1, r0
 800e7dc:	4605      	mov	r5, r0
 800e7de:	4648      	mov	r0, r9
 800e7e0:	f000 fefe 	bl	800f5e0 <__multiply>
 800e7e4:	9903      	ldr	r1, [sp, #12]
 800e7e6:	4680      	mov	r8, r0
 800e7e8:	4648      	mov	r0, r9
 800e7ea:	f000 fde5 	bl	800f3b8 <_Bfree>
 800e7ee:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e7f0:	1b1b      	subs	r3, r3, r4
 800e7f2:	930a      	str	r3, [sp, #40]	@ 0x28
 800e7f4:	f000 80b1 	beq.w	800e95a <_dtoa_r+0x8f2>
 800e7f8:	4641      	mov	r1, r8
 800e7fa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e7fc:	4648      	mov	r0, r9
 800e7fe:	f000 ff91 	bl	800f724 <__pow5mult>
 800e802:	9003      	str	r0, [sp, #12]
 800e804:	2101      	movs	r1, #1
 800e806:	4648      	mov	r0, r9
 800e808:	f000 fed4 	bl	800f5b4 <__i2b>
 800e80c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e80e:	4604      	mov	r4, r0
 800e810:	2b00      	cmp	r3, #0
 800e812:	f000 81d8 	beq.w	800ebc6 <_dtoa_r+0xb5e>
 800e816:	461a      	mov	r2, r3
 800e818:	4601      	mov	r1, r0
 800e81a:	4648      	mov	r0, r9
 800e81c:	f000 ff82 	bl	800f724 <__pow5mult>
 800e820:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800e822:	4604      	mov	r4, r0
 800e824:	2b01      	cmp	r3, #1
 800e826:	f300 809f 	bgt.w	800e968 <_dtoa_r+0x900>
 800e82a:	9b06      	ldr	r3, [sp, #24]
 800e82c:	2b00      	cmp	r3, #0
 800e82e:	f040 8097 	bne.w	800e960 <_dtoa_r+0x8f8>
 800e832:	9b07      	ldr	r3, [sp, #28]
 800e834:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e838:	2b00      	cmp	r3, #0
 800e83a:	f040 8093 	bne.w	800e964 <_dtoa_r+0x8fc>
 800e83e:	9b07      	ldr	r3, [sp, #28]
 800e840:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e844:	0d1b      	lsrs	r3, r3, #20
 800e846:	051b      	lsls	r3, r3, #20
 800e848:	b133      	cbz	r3, 800e858 <_dtoa_r+0x7f0>
 800e84a:	9b04      	ldr	r3, [sp, #16]
 800e84c:	3301      	adds	r3, #1
 800e84e:	9304      	str	r3, [sp, #16]
 800e850:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e852:	3301      	adds	r3, #1
 800e854:	9309      	str	r3, [sp, #36]	@ 0x24
 800e856:	2301      	movs	r3, #1
 800e858:	930a      	str	r3, [sp, #40]	@ 0x28
 800e85a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e85c:	2b00      	cmp	r3, #0
 800e85e:	f000 81b8 	beq.w	800ebd2 <_dtoa_r+0xb6a>
 800e862:	6923      	ldr	r3, [r4, #16]
 800e864:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e868:	6918      	ldr	r0, [r3, #16]
 800e86a:	f000 fe57 	bl	800f51c <__hi0bits>
 800e86e:	f1c0 0020 	rsb	r0, r0, #32
 800e872:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e874:	4418      	add	r0, r3
 800e876:	f010 001f 	ands.w	r0, r0, #31
 800e87a:	f000 8082 	beq.w	800e982 <_dtoa_r+0x91a>
 800e87e:	f1c0 0320 	rsb	r3, r0, #32
 800e882:	2b04      	cmp	r3, #4
 800e884:	dd73      	ble.n	800e96e <_dtoa_r+0x906>
 800e886:	9b04      	ldr	r3, [sp, #16]
 800e888:	f1c0 001c 	rsb	r0, r0, #28
 800e88c:	4403      	add	r3, r0
 800e88e:	9304      	str	r3, [sp, #16]
 800e890:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e892:	4406      	add	r6, r0
 800e894:	4403      	add	r3, r0
 800e896:	9309      	str	r3, [sp, #36]	@ 0x24
 800e898:	9b04      	ldr	r3, [sp, #16]
 800e89a:	2b00      	cmp	r3, #0
 800e89c:	dd05      	ble.n	800e8aa <_dtoa_r+0x842>
 800e89e:	461a      	mov	r2, r3
 800e8a0:	4648      	mov	r0, r9
 800e8a2:	9903      	ldr	r1, [sp, #12]
 800e8a4:	f000 ff98 	bl	800f7d8 <__lshift>
 800e8a8:	9003      	str	r0, [sp, #12]
 800e8aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e8ac:	2b00      	cmp	r3, #0
 800e8ae:	dd05      	ble.n	800e8bc <_dtoa_r+0x854>
 800e8b0:	4621      	mov	r1, r4
 800e8b2:	461a      	mov	r2, r3
 800e8b4:	4648      	mov	r0, r9
 800e8b6:	f000 ff8f 	bl	800f7d8 <__lshift>
 800e8ba:	4604      	mov	r4, r0
 800e8bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e8be:	2b00      	cmp	r3, #0
 800e8c0:	d061      	beq.n	800e986 <_dtoa_r+0x91e>
 800e8c2:	4621      	mov	r1, r4
 800e8c4:	9803      	ldr	r0, [sp, #12]
 800e8c6:	f000 fff3 	bl	800f8b0 <__mcmp>
 800e8ca:	2800      	cmp	r0, #0
 800e8cc:	da5b      	bge.n	800e986 <_dtoa_r+0x91e>
 800e8ce:	2300      	movs	r3, #0
 800e8d0:	220a      	movs	r2, #10
 800e8d2:	4648      	mov	r0, r9
 800e8d4:	9903      	ldr	r1, [sp, #12]
 800e8d6:	f000 fd91 	bl	800f3fc <__multadd>
 800e8da:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e8dc:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800e8e0:	9003      	str	r0, [sp, #12]
 800e8e2:	2b00      	cmp	r3, #0
 800e8e4:	f000 8177 	beq.w	800ebd6 <_dtoa_r+0xb6e>
 800e8e8:	4629      	mov	r1, r5
 800e8ea:	2300      	movs	r3, #0
 800e8ec:	220a      	movs	r2, #10
 800e8ee:	4648      	mov	r0, r9
 800e8f0:	f000 fd84 	bl	800f3fc <__multadd>
 800e8f4:	f1bb 0f00 	cmp.w	fp, #0
 800e8f8:	4605      	mov	r5, r0
 800e8fa:	dc6f      	bgt.n	800e9dc <_dtoa_r+0x974>
 800e8fc:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800e8fe:	2b02      	cmp	r3, #2
 800e900:	dc49      	bgt.n	800e996 <_dtoa_r+0x92e>
 800e902:	e06b      	b.n	800e9dc <_dtoa_r+0x974>
 800e904:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800e906:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800e90a:	e73c      	b.n	800e786 <_dtoa_r+0x71e>
 800e90c:	3fe00000 	.word	0x3fe00000
 800e910:	40240000 	.word	0x40240000
 800e914:	9b08      	ldr	r3, [sp, #32]
 800e916:	1e5c      	subs	r4, r3, #1
 800e918:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e91a:	42a3      	cmp	r3, r4
 800e91c:	db09      	blt.n	800e932 <_dtoa_r+0x8ca>
 800e91e:	1b1c      	subs	r4, r3, r4
 800e920:	9b08      	ldr	r3, [sp, #32]
 800e922:	2b00      	cmp	r3, #0
 800e924:	f6bf af30 	bge.w	800e788 <_dtoa_r+0x720>
 800e928:	9b04      	ldr	r3, [sp, #16]
 800e92a:	9a08      	ldr	r2, [sp, #32]
 800e92c:	1a9e      	subs	r6, r3, r2
 800e92e:	2300      	movs	r3, #0
 800e930:	e72b      	b.n	800e78a <_dtoa_r+0x722>
 800e932:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e934:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e936:	1ae3      	subs	r3, r4, r3
 800e938:	441a      	add	r2, r3
 800e93a:	940a      	str	r4, [sp, #40]	@ 0x28
 800e93c:	9e04      	ldr	r6, [sp, #16]
 800e93e:	2400      	movs	r4, #0
 800e940:	9b08      	ldr	r3, [sp, #32]
 800e942:	920e      	str	r2, [sp, #56]	@ 0x38
 800e944:	e721      	b.n	800e78a <_dtoa_r+0x722>
 800e946:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800e948:	9e04      	ldr	r6, [sp, #16]
 800e94a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800e94c:	e728      	b.n	800e7a0 <_dtoa_r+0x738>
 800e94e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800e952:	e751      	b.n	800e7f8 <_dtoa_r+0x790>
 800e954:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e956:	9903      	ldr	r1, [sp, #12]
 800e958:	e750      	b.n	800e7fc <_dtoa_r+0x794>
 800e95a:	f8cd 800c 	str.w	r8, [sp, #12]
 800e95e:	e751      	b.n	800e804 <_dtoa_r+0x79c>
 800e960:	2300      	movs	r3, #0
 800e962:	e779      	b.n	800e858 <_dtoa_r+0x7f0>
 800e964:	9b06      	ldr	r3, [sp, #24]
 800e966:	e777      	b.n	800e858 <_dtoa_r+0x7f0>
 800e968:	2300      	movs	r3, #0
 800e96a:	930a      	str	r3, [sp, #40]	@ 0x28
 800e96c:	e779      	b.n	800e862 <_dtoa_r+0x7fa>
 800e96e:	d093      	beq.n	800e898 <_dtoa_r+0x830>
 800e970:	9a04      	ldr	r2, [sp, #16]
 800e972:	331c      	adds	r3, #28
 800e974:	441a      	add	r2, r3
 800e976:	9204      	str	r2, [sp, #16]
 800e978:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e97a:	441e      	add	r6, r3
 800e97c:	441a      	add	r2, r3
 800e97e:	9209      	str	r2, [sp, #36]	@ 0x24
 800e980:	e78a      	b.n	800e898 <_dtoa_r+0x830>
 800e982:	4603      	mov	r3, r0
 800e984:	e7f4      	b.n	800e970 <_dtoa_r+0x908>
 800e986:	9b08      	ldr	r3, [sp, #32]
 800e988:	46b8      	mov	r8, r7
 800e98a:	2b00      	cmp	r3, #0
 800e98c:	dc20      	bgt.n	800e9d0 <_dtoa_r+0x968>
 800e98e:	469b      	mov	fp, r3
 800e990:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800e992:	2b02      	cmp	r3, #2
 800e994:	dd1e      	ble.n	800e9d4 <_dtoa_r+0x96c>
 800e996:	f1bb 0f00 	cmp.w	fp, #0
 800e99a:	f47f adb1 	bne.w	800e500 <_dtoa_r+0x498>
 800e99e:	4621      	mov	r1, r4
 800e9a0:	465b      	mov	r3, fp
 800e9a2:	2205      	movs	r2, #5
 800e9a4:	4648      	mov	r0, r9
 800e9a6:	f000 fd29 	bl	800f3fc <__multadd>
 800e9aa:	4601      	mov	r1, r0
 800e9ac:	4604      	mov	r4, r0
 800e9ae:	9803      	ldr	r0, [sp, #12]
 800e9b0:	f000 ff7e 	bl	800f8b0 <__mcmp>
 800e9b4:	2800      	cmp	r0, #0
 800e9b6:	f77f ada3 	ble.w	800e500 <_dtoa_r+0x498>
 800e9ba:	4656      	mov	r6, sl
 800e9bc:	2331      	movs	r3, #49	@ 0x31
 800e9be:	f108 0801 	add.w	r8, r8, #1
 800e9c2:	f806 3b01 	strb.w	r3, [r6], #1
 800e9c6:	e59f      	b.n	800e508 <_dtoa_r+0x4a0>
 800e9c8:	46b8      	mov	r8, r7
 800e9ca:	9c08      	ldr	r4, [sp, #32]
 800e9cc:	4625      	mov	r5, r4
 800e9ce:	e7f4      	b.n	800e9ba <_dtoa_r+0x952>
 800e9d0:	f8dd b020 	ldr.w	fp, [sp, #32]
 800e9d4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e9d6:	2b00      	cmp	r3, #0
 800e9d8:	f000 8101 	beq.w	800ebde <_dtoa_r+0xb76>
 800e9dc:	2e00      	cmp	r6, #0
 800e9de:	dd05      	ble.n	800e9ec <_dtoa_r+0x984>
 800e9e0:	4629      	mov	r1, r5
 800e9e2:	4632      	mov	r2, r6
 800e9e4:	4648      	mov	r0, r9
 800e9e6:	f000 fef7 	bl	800f7d8 <__lshift>
 800e9ea:	4605      	mov	r5, r0
 800e9ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e9ee:	2b00      	cmp	r3, #0
 800e9f0:	d05c      	beq.n	800eaac <_dtoa_r+0xa44>
 800e9f2:	4648      	mov	r0, r9
 800e9f4:	6869      	ldr	r1, [r5, #4]
 800e9f6:	f000 fc9f 	bl	800f338 <_Balloc>
 800e9fa:	4606      	mov	r6, r0
 800e9fc:	b928      	cbnz	r0, 800ea0a <_dtoa_r+0x9a2>
 800e9fe:	4602      	mov	r2, r0
 800ea00:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800ea04:	4b80      	ldr	r3, [pc, #512]	@ (800ec08 <_dtoa_r+0xba0>)
 800ea06:	f7ff bb43 	b.w	800e090 <_dtoa_r+0x28>
 800ea0a:	692a      	ldr	r2, [r5, #16]
 800ea0c:	f105 010c 	add.w	r1, r5, #12
 800ea10:	3202      	adds	r2, #2
 800ea12:	0092      	lsls	r2, r2, #2
 800ea14:	300c      	adds	r0, #12
 800ea16:	f7ff fa84 	bl	800df22 <memcpy>
 800ea1a:	2201      	movs	r2, #1
 800ea1c:	4631      	mov	r1, r6
 800ea1e:	4648      	mov	r0, r9
 800ea20:	f000 feda 	bl	800f7d8 <__lshift>
 800ea24:	462f      	mov	r7, r5
 800ea26:	4605      	mov	r5, r0
 800ea28:	f10a 0301 	add.w	r3, sl, #1
 800ea2c:	9304      	str	r3, [sp, #16]
 800ea2e:	eb0a 030b 	add.w	r3, sl, fp
 800ea32:	930a      	str	r3, [sp, #40]	@ 0x28
 800ea34:	9b06      	ldr	r3, [sp, #24]
 800ea36:	f003 0301 	and.w	r3, r3, #1
 800ea3a:	9309      	str	r3, [sp, #36]	@ 0x24
 800ea3c:	9b04      	ldr	r3, [sp, #16]
 800ea3e:	4621      	mov	r1, r4
 800ea40:	9803      	ldr	r0, [sp, #12]
 800ea42:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800ea46:	f7ff fa85 	bl	800df54 <quorem>
 800ea4a:	4603      	mov	r3, r0
 800ea4c:	4639      	mov	r1, r7
 800ea4e:	3330      	adds	r3, #48	@ 0x30
 800ea50:	9006      	str	r0, [sp, #24]
 800ea52:	9803      	ldr	r0, [sp, #12]
 800ea54:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ea56:	f000 ff2b 	bl	800f8b0 <__mcmp>
 800ea5a:	462a      	mov	r2, r5
 800ea5c:	9008      	str	r0, [sp, #32]
 800ea5e:	4621      	mov	r1, r4
 800ea60:	4648      	mov	r0, r9
 800ea62:	f000 ff41 	bl	800f8e8 <__mdiff>
 800ea66:	68c2      	ldr	r2, [r0, #12]
 800ea68:	4606      	mov	r6, r0
 800ea6a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ea6c:	bb02      	cbnz	r2, 800eab0 <_dtoa_r+0xa48>
 800ea6e:	4601      	mov	r1, r0
 800ea70:	9803      	ldr	r0, [sp, #12]
 800ea72:	f000 ff1d 	bl	800f8b0 <__mcmp>
 800ea76:	4602      	mov	r2, r0
 800ea78:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ea7a:	4631      	mov	r1, r6
 800ea7c:	4648      	mov	r0, r9
 800ea7e:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 800ea82:	f000 fc99 	bl	800f3b8 <_Bfree>
 800ea86:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800ea88:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800ea8a:	9e04      	ldr	r6, [sp, #16]
 800ea8c:	ea42 0103 	orr.w	r1, r2, r3
 800ea90:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ea92:	4319      	orrs	r1, r3
 800ea94:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ea96:	d10d      	bne.n	800eab4 <_dtoa_r+0xa4c>
 800ea98:	2b39      	cmp	r3, #57	@ 0x39
 800ea9a:	d027      	beq.n	800eaec <_dtoa_r+0xa84>
 800ea9c:	9a08      	ldr	r2, [sp, #32]
 800ea9e:	2a00      	cmp	r2, #0
 800eaa0:	dd01      	ble.n	800eaa6 <_dtoa_r+0xa3e>
 800eaa2:	9b06      	ldr	r3, [sp, #24]
 800eaa4:	3331      	adds	r3, #49	@ 0x31
 800eaa6:	f88b 3000 	strb.w	r3, [fp]
 800eaaa:	e52e      	b.n	800e50a <_dtoa_r+0x4a2>
 800eaac:	4628      	mov	r0, r5
 800eaae:	e7b9      	b.n	800ea24 <_dtoa_r+0x9bc>
 800eab0:	2201      	movs	r2, #1
 800eab2:	e7e2      	b.n	800ea7a <_dtoa_r+0xa12>
 800eab4:	9908      	ldr	r1, [sp, #32]
 800eab6:	2900      	cmp	r1, #0
 800eab8:	db04      	blt.n	800eac4 <_dtoa_r+0xa5c>
 800eaba:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800eabc:	4301      	orrs	r1, r0
 800eabe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800eac0:	4301      	orrs	r1, r0
 800eac2:	d120      	bne.n	800eb06 <_dtoa_r+0xa9e>
 800eac4:	2a00      	cmp	r2, #0
 800eac6:	ddee      	ble.n	800eaa6 <_dtoa_r+0xa3e>
 800eac8:	2201      	movs	r2, #1
 800eaca:	9903      	ldr	r1, [sp, #12]
 800eacc:	4648      	mov	r0, r9
 800eace:	9304      	str	r3, [sp, #16]
 800ead0:	f000 fe82 	bl	800f7d8 <__lshift>
 800ead4:	4621      	mov	r1, r4
 800ead6:	9003      	str	r0, [sp, #12]
 800ead8:	f000 feea 	bl	800f8b0 <__mcmp>
 800eadc:	2800      	cmp	r0, #0
 800eade:	9b04      	ldr	r3, [sp, #16]
 800eae0:	dc02      	bgt.n	800eae8 <_dtoa_r+0xa80>
 800eae2:	d1e0      	bne.n	800eaa6 <_dtoa_r+0xa3e>
 800eae4:	07da      	lsls	r2, r3, #31
 800eae6:	d5de      	bpl.n	800eaa6 <_dtoa_r+0xa3e>
 800eae8:	2b39      	cmp	r3, #57	@ 0x39
 800eaea:	d1da      	bne.n	800eaa2 <_dtoa_r+0xa3a>
 800eaec:	2339      	movs	r3, #57	@ 0x39
 800eaee:	f88b 3000 	strb.w	r3, [fp]
 800eaf2:	4633      	mov	r3, r6
 800eaf4:	461e      	mov	r6, r3
 800eaf6:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800eafa:	3b01      	subs	r3, #1
 800eafc:	2a39      	cmp	r2, #57	@ 0x39
 800eafe:	d04e      	beq.n	800eb9e <_dtoa_r+0xb36>
 800eb00:	3201      	adds	r2, #1
 800eb02:	701a      	strb	r2, [r3, #0]
 800eb04:	e501      	b.n	800e50a <_dtoa_r+0x4a2>
 800eb06:	2a00      	cmp	r2, #0
 800eb08:	dd03      	ble.n	800eb12 <_dtoa_r+0xaaa>
 800eb0a:	2b39      	cmp	r3, #57	@ 0x39
 800eb0c:	d0ee      	beq.n	800eaec <_dtoa_r+0xa84>
 800eb0e:	3301      	adds	r3, #1
 800eb10:	e7c9      	b.n	800eaa6 <_dtoa_r+0xa3e>
 800eb12:	9a04      	ldr	r2, [sp, #16]
 800eb14:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800eb16:	f802 3c01 	strb.w	r3, [r2, #-1]
 800eb1a:	428a      	cmp	r2, r1
 800eb1c:	d028      	beq.n	800eb70 <_dtoa_r+0xb08>
 800eb1e:	2300      	movs	r3, #0
 800eb20:	220a      	movs	r2, #10
 800eb22:	9903      	ldr	r1, [sp, #12]
 800eb24:	4648      	mov	r0, r9
 800eb26:	f000 fc69 	bl	800f3fc <__multadd>
 800eb2a:	42af      	cmp	r7, r5
 800eb2c:	9003      	str	r0, [sp, #12]
 800eb2e:	f04f 0300 	mov.w	r3, #0
 800eb32:	f04f 020a 	mov.w	r2, #10
 800eb36:	4639      	mov	r1, r7
 800eb38:	4648      	mov	r0, r9
 800eb3a:	d107      	bne.n	800eb4c <_dtoa_r+0xae4>
 800eb3c:	f000 fc5e 	bl	800f3fc <__multadd>
 800eb40:	4607      	mov	r7, r0
 800eb42:	4605      	mov	r5, r0
 800eb44:	9b04      	ldr	r3, [sp, #16]
 800eb46:	3301      	adds	r3, #1
 800eb48:	9304      	str	r3, [sp, #16]
 800eb4a:	e777      	b.n	800ea3c <_dtoa_r+0x9d4>
 800eb4c:	f000 fc56 	bl	800f3fc <__multadd>
 800eb50:	4629      	mov	r1, r5
 800eb52:	4607      	mov	r7, r0
 800eb54:	2300      	movs	r3, #0
 800eb56:	220a      	movs	r2, #10
 800eb58:	4648      	mov	r0, r9
 800eb5a:	f000 fc4f 	bl	800f3fc <__multadd>
 800eb5e:	4605      	mov	r5, r0
 800eb60:	e7f0      	b.n	800eb44 <_dtoa_r+0xadc>
 800eb62:	f1bb 0f00 	cmp.w	fp, #0
 800eb66:	bfcc      	ite	gt
 800eb68:	465e      	movgt	r6, fp
 800eb6a:	2601      	movle	r6, #1
 800eb6c:	2700      	movs	r7, #0
 800eb6e:	4456      	add	r6, sl
 800eb70:	2201      	movs	r2, #1
 800eb72:	9903      	ldr	r1, [sp, #12]
 800eb74:	4648      	mov	r0, r9
 800eb76:	9304      	str	r3, [sp, #16]
 800eb78:	f000 fe2e 	bl	800f7d8 <__lshift>
 800eb7c:	4621      	mov	r1, r4
 800eb7e:	9003      	str	r0, [sp, #12]
 800eb80:	f000 fe96 	bl	800f8b0 <__mcmp>
 800eb84:	2800      	cmp	r0, #0
 800eb86:	dcb4      	bgt.n	800eaf2 <_dtoa_r+0xa8a>
 800eb88:	d102      	bne.n	800eb90 <_dtoa_r+0xb28>
 800eb8a:	9b04      	ldr	r3, [sp, #16]
 800eb8c:	07db      	lsls	r3, r3, #31
 800eb8e:	d4b0      	bmi.n	800eaf2 <_dtoa_r+0xa8a>
 800eb90:	4633      	mov	r3, r6
 800eb92:	461e      	mov	r6, r3
 800eb94:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800eb98:	2a30      	cmp	r2, #48	@ 0x30
 800eb9a:	d0fa      	beq.n	800eb92 <_dtoa_r+0xb2a>
 800eb9c:	e4b5      	b.n	800e50a <_dtoa_r+0x4a2>
 800eb9e:	459a      	cmp	sl, r3
 800eba0:	d1a8      	bne.n	800eaf4 <_dtoa_r+0xa8c>
 800eba2:	2331      	movs	r3, #49	@ 0x31
 800eba4:	f108 0801 	add.w	r8, r8, #1
 800eba8:	f88a 3000 	strb.w	r3, [sl]
 800ebac:	e4ad      	b.n	800e50a <_dtoa_r+0x4a2>
 800ebae:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800ebb0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800ec0c <_dtoa_r+0xba4>
 800ebb4:	b11b      	cbz	r3, 800ebbe <_dtoa_r+0xb56>
 800ebb6:	f10a 0308 	add.w	r3, sl, #8
 800ebba:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800ebbc:	6013      	str	r3, [r2, #0]
 800ebbe:	4650      	mov	r0, sl
 800ebc0:	b017      	add	sp, #92	@ 0x5c
 800ebc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ebc6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800ebc8:	2b01      	cmp	r3, #1
 800ebca:	f77f ae2e 	ble.w	800e82a <_dtoa_r+0x7c2>
 800ebce:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ebd0:	930a      	str	r3, [sp, #40]	@ 0x28
 800ebd2:	2001      	movs	r0, #1
 800ebd4:	e64d      	b.n	800e872 <_dtoa_r+0x80a>
 800ebd6:	f1bb 0f00 	cmp.w	fp, #0
 800ebda:	f77f aed9 	ble.w	800e990 <_dtoa_r+0x928>
 800ebde:	4656      	mov	r6, sl
 800ebe0:	4621      	mov	r1, r4
 800ebe2:	9803      	ldr	r0, [sp, #12]
 800ebe4:	f7ff f9b6 	bl	800df54 <quorem>
 800ebe8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800ebec:	f806 3b01 	strb.w	r3, [r6], #1
 800ebf0:	eba6 020a 	sub.w	r2, r6, sl
 800ebf4:	4593      	cmp	fp, r2
 800ebf6:	ddb4      	ble.n	800eb62 <_dtoa_r+0xafa>
 800ebf8:	2300      	movs	r3, #0
 800ebfa:	220a      	movs	r2, #10
 800ebfc:	4648      	mov	r0, r9
 800ebfe:	9903      	ldr	r1, [sp, #12]
 800ec00:	f000 fbfc 	bl	800f3fc <__multadd>
 800ec04:	9003      	str	r0, [sp, #12]
 800ec06:	e7eb      	b.n	800ebe0 <_dtoa_r+0xb78>
 800ec08:	08012309 	.word	0x08012309
 800ec0c:	0801228d 	.word	0x0801228d

0800ec10 <_free_r>:
 800ec10:	b538      	push	{r3, r4, r5, lr}
 800ec12:	4605      	mov	r5, r0
 800ec14:	2900      	cmp	r1, #0
 800ec16:	d040      	beq.n	800ec9a <_free_r+0x8a>
 800ec18:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ec1c:	1f0c      	subs	r4, r1, #4
 800ec1e:	2b00      	cmp	r3, #0
 800ec20:	bfb8      	it	lt
 800ec22:	18e4      	addlt	r4, r4, r3
 800ec24:	f7fd f9d0 	bl	800bfc8 <__malloc_lock>
 800ec28:	4a1c      	ldr	r2, [pc, #112]	@ (800ec9c <_free_r+0x8c>)
 800ec2a:	6813      	ldr	r3, [r2, #0]
 800ec2c:	b933      	cbnz	r3, 800ec3c <_free_r+0x2c>
 800ec2e:	6063      	str	r3, [r4, #4]
 800ec30:	6014      	str	r4, [r2, #0]
 800ec32:	4628      	mov	r0, r5
 800ec34:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ec38:	f7fd b9cc 	b.w	800bfd4 <__malloc_unlock>
 800ec3c:	42a3      	cmp	r3, r4
 800ec3e:	d908      	bls.n	800ec52 <_free_r+0x42>
 800ec40:	6820      	ldr	r0, [r4, #0]
 800ec42:	1821      	adds	r1, r4, r0
 800ec44:	428b      	cmp	r3, r1
 800ec46:	bf01      	itttt	eq
 800ec48:	6819      	ldreq	r1, [r3, #0]
 800ec4a:	685b      	ldreq	r3, [r3, #4]
 800ec4c:	1809      	addeq	r1, r1, r0
 800ec4e:	6021      	streq	r1, [r4, #0]
 800ec50:	e7ed      	b.n	800ec2e <_free_r+0x1e>
 800ec52:	461a      	mov	r2, r3
 800ec54:	685b      	ldr	r3, [r3, #4]
 800ec56:	b10b      	cbz	r3, 800ec5c <_free_r+0x4c>
 800ec58:	42a3      	cmp	r3, r4
 800ec5a:	d9fa      	bls.n	800ec52 <_free_r+0x42>
 800ec5c:	6811      	ldr	r1, [r2, #0]
 800ec5e:	1850      	adds	r0, r2, r1
 800ec60:	42a0      	cmp	r0, r4
 800ec62:	d10b      	bne.n	800ec7c <_free_r+0x6c>
 800ec64:	6820      	ldr	r0, [r4, #0]
 800ec66:	4401      	add	r1, r0
 800ec68:	1850      	adds	r0, r2, r1
 800ec6a:	4283      	cmp	r3, r0
 800ec6c:	6011      	str	r1, [r2, #0]
 800ec6e:	d1e0      	bne.n	800ec32 <_free_r+0x22>
 800ec70:	6818      	ldr	r0, [r3, #0]
 800ec72:	685b      	ldr	r3, [r3, #4]
 800ec74:	4408      	add	r0, r1
 800ec76:	6010      	str	r0, [r2, #0]
 800ec78:	6053      	str	r3, [r2, #4]
 800ec7a:	e7da      	b.n	800ec32 <_free_r+0x22>
 800ec7c:	d902      	bls.n	800ec84 <_free_r+0x74>
 800ec7e:	230c      	movs	r3, #12
 800ec80:	602b      	str	r3, [r5, #0]
 800ec82:	e7d6      	b.n	800ec32 <_free_r+0x22>
 800ec84:	6820      	ldr	r0, [r4, #0]
 800ec86:	1821      	adds	r1, r4, r0
 800ec88:	428b      	cmp	r3, r1
 800ec8a:	bf01      	itttt	eq
 800ec8c:	6819      	ldreq	r1, [r3, #0]
 800ec8e:	685b      	ldreq	r3, [r3, #4]
 800ec90:	1809      	addeq	r1, r1, r0
 800ec92:	6021      	streq	r1, [r4, #0]
 800ec94:	6063      	str	r3, [r4, #4]
 800ec96:	6054      	str	r4, [r2, #4]
 800ec98:	e7cb      	b.n	800ec32 <_free_r+0x22>
 800ec9a:	bd38      	pop	{r3, r4, r5, pc}
 800ec9c:	20000c34 	.word	0x20000c34

0800eca0 <rshift>:
 800eca0:	6903      	ldr	r3, [r0, #16]
 800eca2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800eca6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800ecaa:	f100 0414 	add.w	r4, r0, #20
 800ecae:	ea4f 1261 	mov.w	r2, r1, asr #5
 800ecb2:	dd46      	ble.n	800ed42 <rshift+0xa2>
 800ecb4:	f011 011f 	ands.w	r1, r1, #31
 800ecb8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800ecbc:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800ecc0:	d10c      	bne.n	800ecdc <rshift+0x3c>
 800ecc2:	4629      	mov	r1, r5
 800ecc4:	f100 0710 	add.w	r7, r0, #16
 800ecc8:	42b1      	cmp	r1, r6
 800ecca:	d335      	bcc.n	800ed38 <rshift+0x98>
 800eccc:	1a9b      	subs	r3, r3, r2
 800ecce:	009b      	lsls	r3, r3, #2
 800ecd0:	1eea      	subs	r2, r5, #3
 800ecd2:	4296      	cmp	r6, r2
 800ecd4:	bf38      	it	cc
 800ecd6:	2300      	movcc	r3, #0
 800ecd8:	4423      	add	r3, r4
 800ecda:	e015      	b.n	800ed08 <rshift+0x68>
 800ecdc:	46a1      	mov	r9, r4
 800ecde:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800ece2:	f1c1 0820 	rsb	r8, r1, #32
 800ece6:	40cf      	lsrs	r7, r1
 800ece8:	f105 0e04 	add.w	lr, r5, #4
 800ecec:	4576      	cmp	r6, lr
 800ecee:	46f4      	mov	ip, lr
 800ecf0:	d816      	bhi.n	800ed20 <rshift+0x80>
 800ecf2:	1a9a      	subs	r2, r3, r2
 800ecf4:	0092      	lsls	r2, r2, #2
 800ecf6:	3a04      	subs	r2, #4
 800ecf8:	3501      	adds	r5, #1
 800ecfa:	42ae      	cmp	r6, r5
 800ecfc:	bf38      	it	cc
 800ecfe:	2200      	movcc	r2, #0
 800ed00:	18a3      	adds	r3, r4, r2
 800ed02:	50a7      	str	r7, [r4, r2]
 800ed04:	b107      	cbz	r7, 800ed08 <rshift+0x68>
 800ed06:	3304      	adds	r3, #4
 800ed08:	42a3      	cmp	r3, r4
 800ed0a:	eba3 0204 	sub.w	r2, r3, r4
 800ed0e:	bf08      	it	eq
 800ed10:	2300      	moveq	r3, #0
 800ed12:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800ed16:	6102      	str	r2, [r0, #16]
 800ed18:	bf08      	it	eq
 800ed1a:	6143      	streq	r3, [r0, #20]
 800ed1c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ed20:	f8dc c000 	ldr.w	ip, [ip]
 800ed24:	fa0c fc08 	lsl.w	ip, ip, r8
 800ed28:	ea4c 0707 	orr.w	r7, ip, r7
 800ed2c:	f849 7b04 	str.w	r7, [r9], #4
 800ed30:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ed34:	40cf      	lsrs	r7, r1
 800ed36:	e7d9      	b.n	800ecec <rshift+0x4c>
 800ed38:	f851 cb04 	ldr.w	ip, [r1], #4
 800ed3c:	f847 cf04 	str.w	ip, [r7, #4]!
 800ed40:	e7c2      	b.n	800ecc8 <rshift+0x28>
 800ed42:	4623      	mov	r3, r4
 800ed44:	e7e0      	b.n	800ed08 <rshift+0x68>

0800ed46 <__hexdig_fun>:
 800ed46:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800ed4a:	2b09      	cmp	r3, #9
 800ed4c:	d802      	bhi.n	800ed54 <__hexdig_fun+0xe>
 800ed4e:	3820      	subs	r0, #32
 800ed50:	b2c0      	uxtb	r0, r0
 800ed52:	4770      	bx	lr
 800ed54:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800ed58:	2b05      	cmp	r3, #5
 800ed5a:	d801      	bhi.n	800ed60 <__hexdig_fun+0x1a>
 800ed5c:	3847      	subs	r0, #71	@ 0x47
 800ed5e:	e7f7      	b.n	800ed50 <__hexdig_fun+0xa>
 800ed60:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800ed64:	2b05      	cmp	r3, #5
 800ed66:	d801      	bhi.n	800ed6c <__hexdig_fun+0x26>
 800ed68:	3827      	subs	r0, #39	@ 0x27
 800ed6a:	e7f1      	b.n	800ed50 <__hexdig_fun+0xa>
 800ed6c:	2000      	movs	r0, #0
 800ed6e:	4770      	bx	lr

0800ed70 <__gethex>:
 800ed70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed74:	468a      	mov	sl, r1
 800ed76:	4690      	mov	r8, r2
 800ed78:	b085      	sub	sp, #20
 800ed7a:	9302      	str	r3, [sp, #8]
 800ed7c:	680b      	ldr	r3, [r1, #0]
 800ed7e:	9001      	str	r0, [sp, #4]
 800ed80:	1c9c      	adds	r4, r3, #2
 800ed82:	46a1      	mov	r9, r4
 800ed84:	f814 0b01 	ldrb.w	r0, [r4], #1
 800ed88:	2830      	cmp	r0, #48	@ 0x30
 800ed8a:	d0fa      	beq.n	800ed82 <__gethex+0x12>
 800ed8c:	eba9 0303 	sub.w	r3, r9, r3
 800ed90:	f1a3 0b02 	sub.w	fp, r3, #2
 800ed94:	f7ff ffd7 	bl	800ed46 <__hexdig_fun>
 800ed98:	4605      	mov	r5, r0
 800ed9a:	2800      	cmp	r0, #0
 800ed9c:	d168      	bne.n	800ee70 <__gethex+0x100>
 800ed9e:	2201      	movs	r2, #1
 800eda0:	4648      	mov	r0, r9
 800eda2:	499f      	ldr	r1, [pc, #636]	@ (800f020 <__gethex+0x2b0>)
 800eda4:	f7fe fff6 	bl	800dd94 <strncmp>
 800eda8:	4607      	mov	r7, r0
 800edaa:	2800      	cmp	r0, #0
 800edac:	d167      	bne.n	800ee7e <__gethex+0x10e>
 800edae:	f899 0001 	ldrb.w	r0, [r9, #1]
 800edb2:	4626      	mov	r6, r4
 800edb4:	f7ff ffc7 	bl	800ed46 <__hexdig_fun>
 800edb8:	2800      	cmp	r0, #0
 800edba:	d062      	beq.n	800ee82 <__gethex+0x112>
 800edbc:	4623      	mov	r3, r4
 800edbe:	7818      	ldrb	r0, [r3, #0]
 800edc0:	4699      	mov	r9, r3
 800edc2:	2830      	cmp	r0, #48	@ 0x30
 800edc4:	f103 0301 	add.w	r3, r3, #1
 800edc8:	d0f9      	beq.n	800edbe <__gethex+0x4e>
 800edca:	f7ff ffbc 	bl	800ed46 <__hexdig_fun>
 800edce:	fab0 f580 	clz	r5, r0
 800edd2:	f04f 0b01 	mov.w	fp, #1
 800edd6:	096d      	lsrs	r5, r5, #5
 800edd8:	464a      	mov	r2, r9
 800edda:	4616      	mov	r6, r2
 800eddc:	7830      	ldrb	r0, [r6, #0]
 800edde:	3201      	adds	r2, #1
 800ede0:	f7ff ffb1 	bl	800ed46 <__hexdig_fun>
 800ede4:	2800      	cmp	r0, #0
 800ede6:	d1f8      	bne.n	800edda <__gethex+0x6a>
 800ede8:	2201      	movs	r2, #1
 800edea:	4630      	mov	r0, r6
 800edec:	498c      	ldr	r1, [pc, #560]	@ (800f020 <__gethex+0x2b0>)
 800edee:	f7fe ffd1 	bl	800dd94 <strncmp>
 800edf2:	2800      	cmp	r0, #0
 800edf4:	d13f      	bne.n	800ee76 <__gethex+0x106>
 800edf6:	b944      	cbnz	r4, 800ee0a <__gethex+0x9a>
 800edf8:	1c74      	adds	r4, r6, #1
 800edfa:	4622      	mov	r2, r4
 800edfc:	4616      	mov	r6, r2
 800edfe:	7830      	ldrb	r0, [r6, #0]
 800ee00:	3201      	adds	r2, #1
 800ee02:	f7ff ffa0 	bl	800ed46 <__hexdig_fun>
 800ee06:	2800      	cmp	r0, #0
 800ee08:	d1f8      	bne.n	800edfc <__gethex+0x8c>
 800ee0a:	1ba4      	subs	r4, r4, r6
 800ee0c:	00a7      	lsls	r7, r4, #2
 800ee0e:	7833      	ldrb	r3, [r6, #0]
 800ee10:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800ee14:	2b50      	cmp	r3, #80	@ 0x50
 800ee16:	d13e      	bne.n	800ee96 <__gethex+0x126>
 800ee18:	7873      	ldrb	r3, [r6, #1]
 800ee1a:	2b2b      	cmp	r3, #43	@ 0x2b
 800ee1c:	d033      	beq.n	800ee86 <__gethex+0x116>
 800ee1e:	2b2d      	cmp	r3, #45	@ 0x2d
 800ee20:	d034      	beq.n	800ee8c <__gethex+0x11c>
 800ee22:	2400      	movs	r4, #0
 800ee24:	1c71      	adds	r1, r6, #1
 800ee26:	7808      	ldrb	r0, [r1, #0]
 800ee28:	f7ff ff8d 	bl	800ed46 <__hexdig_fun>
 800ee2c:	1e43      	subs	r3, r0, #1
 800ee2e:	b2db      	uxtb	r3, r3
 800ee30:	2b18      	cmp	r3, #24
 800ee32:	d830      	bhi.n	800ee96 <__gethex+0x126>
 800ee34:	f1a0 0210 	sub.w	r2, r0, #16
 800ee38:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800ee3c:	f7ff ff83 	bl	800ed46 <__hexdig_fun>
 800ee40:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 800ee44:	fa5f fc8c 	uxtb.w	ip, ip
 800ee48:	f1bc 0f18 	cmp.w	ip, #24
 800ee4c:	f04f 030a 	mov.w	r3, #10
 800ee50:	d91e      	bls.n	800ee90 <__gethex+0x120>
 800ee52:	b104      	cbz	r4, 800ee56 <__gethex+0xe6>
 800ee54:	4252      	negs	r2, r2
 800ee56:	4417      	add	r7, r2
 800ee58:	f8ca 1000 	str.w	r1, [sl]
 800ee5c:	b1ed      	cbz	r5, 800ee9a <__gethex+0x12a>
 800ee5e:	f1bb 0f00 	cmp.w	fp, #0
 800ee62:	bf0c      	ite	eq
 800ee64:	2506      	moveq	r5, #6
 800ee66:	2500      	movne	r5, #0
 800ee68:	4628      	mov	r0, r5
 800ee6a:	b005      	add	sp, #20
 800ee6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ee70:	2500      	movs	r5, #0
 800ee72:	462c      	mov	r4, r5
 800ee74:	e7b0      	b.n	800edd8 <__gethex+0x68>
 800ee76:	2c00      	cmp	r4, #0
 800ee78:	d1c7      	bne.n	800ee0a <__gethex+0x9a>
 800ee7a:	4627      	mov	r7, r4
 800ee7c:	e7c7      	b.n	800ee0e <__gethex+0x9e>
 800ee7e:	464e      	mov	r6, r9
 800ee80:	462f      	mov	r7, r5
 800ee82:	2501      	movs	r5, #1
 800ee84:	e7c3      	b.n	800ee0e <__gethex+0x9e>
 800ee86:	2400      	movs	r4, #0
 800ee88:	1cb1      	adds	r1, r6, #2
 800ee8a:	e7cc      	b.n	800ee26 <__gethex+0xb6>
 800ee8c:	2401      	movs	r4, #1
 800ee8e:	e7fb      	b.n	800ee88 <__gethex+0x118>
 800ee90:	fb03 0002 	mla	r0, r3, r2, r0
 800ee94:	e7ce      	b.n	800ee34 <__gethex+0xc4>
 800ee96:	4631      	mov	r1, r6
 800ee98:	e7de      	b.n	800ee58 <__gethex+0xe8>
 800ee9a:	4629      	mov	r1, r5
 800ee9c:	eba6 0309 	sub.w	r3, r6, r9
 800eea0:	3b01      	subs	r3, #1
 800eea2:	2b07      	cmp	r3, #7
 800eea4:	dc0a      	bgt.n	800eebc <__gethex+0x14c>
 800eea6:	9801      	ldr	r0, [sp, #4]
 800eea8:	f000 fa46 	bl	800f338 <_Balloc>
 800eeac:	4604      	mov	r4, r0
 800eeae:	b940      	cbnz	r0, 800eec2 <__gethex+0x152>
 800eeb0:	4602      	mov	r2, r0
 800eeb2:	21e4      	movs	r1, #228	@ 0xe4
 800eeb4:	4b5b      	ldr	r3, [pc, #364]	@ (800f024 <__gethex+0x2b4>)
 800eeb6:	485c      	ldr	r0, [pc, #368]	@ (800f028 <__gethex+0x2b8>)
 800eeb8:	f001 fe64 	bl	8010b84 <__assert_func>
 800eebc:	3101      	adds	r1, #1
 800eebe:	105b      	asrs	r3, r3, #1
 800eec0:	e7ef      	b.n	800eea2 <__gethex+0x132>
 800eec2:	2300      	movs	r3, #0
 800eec4:	f100 0a14 	add.w	sl, r0, #20
 800eec8:	4655      	mov	r5, sl
 800eeca:	469b      	mov	fp, r3
 800eecc:	45b1      	cmp	r9, r6
 800eece:	d337      	bcc.n	800ef40 <__gethex+0x1d0>
 800eed0:	f845 bb04 	str.w	fp, [r5], #4
 800eed4:	eba5 050a 	sub.w	r5, r5, sl
 800eed8:	10ad      	asrs	r5, r5, #2
 800eeda:	6125      	str	r5, [r4, #16]
 800eedc:	4658      	mov	r0, fp
 800eede:	f000 fb1d 	bl	800f51c <__hi0bits>
 800eee2:	016d      	lsls	r5, r5, #5
 800eee4:	f8d8 6000 	ldr.w	r6, [r8]
 800eee8:	1a2d      	subs	r5, r5, r0
 800eeea:	42b5      	cmp	r5, r6
 800eeec:	dd54      	ble.n	800ef98 <__gethex+0x228>
 800eeee:	1bad      	subs	r5, r5, r6
 800eef0:	4629      	mov	r1, r5
 800eef2:	4620      	mov	r0, r4
 800eef4:	f000 fe9f 	bl	800fc36 <__any_on>
 800eef8:	4681      	mov	r9, r0
 800eefa:	b178      	cbz	r0, 800ef1c <__gethex+0x1ac>
 800eefc:	f04f 0901 	mov.w	r9, #1
 800ef00:	1e6b      	subs	r3, r5, #1
 800ef02:	1159      	asrs	r1, r3, #5
 800ef04:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800ef08:	f003 021f 	and.w	r2, r3, #31
 800ef0c:	fa09 f202 	lsl.w	r2, r9, r2
 800ef10:	420a      	tst	r2, r1
 800ef12:	d003      	beq.n	800ef1c <__gethex+0x1ac>
 800ef14:	454b      	cmp	r3, r9
 800ef16:	dc36      	bgt.n	800ef86 <__gethex+0x216>
 800ef18:	f04f 0902 	mov.w	r9, #2
 800ef1c:	4629      	mov	r1, r5
 800ef1e:	4620      	mov	r0, r4
 800ef20:	f7ff febe 	bl	800eca0 <rshift>
 800ef24:	442f      	add	r7, r5
 800ef26:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ef2a:	42bb      	cmp	r3, r7
 800ef2c:	da42      	bge.n	800efb4 <__gethex+0x244>
 800ef2e:	4621      	mov	r1, r4
 800ef30:	9801      	ldr	r0, [sp, #4]
 800ef32:	f000 fa41 	bl	800f3b8 <_Bfree>
 800ef36:	2300      	movs	r3, #0
 800ef38:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ef3a:	25a3      	movs	r5, #163	@ 0xa3
 800ef3c:	6013      	str	r3, [r2, #0]
 800ef3e:	e793      	b.n	800ee68 <__gethex+0xf8>
 800ef40:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800ef44:	2a2e      	cmp	r2, #46	@ 0x2e
 800ef46:	d012      	beq.n	800ef6e <__gethex+0x1fe>
 800ef48:	2b20      	cmp	r3, #32
 800ef4a:	d104      	bne.n	800ef56 <__gethex+0x1e6>
 800ef4c:	f845 bb04 	str.w	fp, [r5], #4
 800ef50:	f04f 0b00 	mov.w	fp, #0
 800ef54:	465b      	mov	r3, fp
 800ef56:	7830      	ldrb	r0, [r6, #0]
 800ef58:	9303      	str	r3, [sp, #12]
 800ef5a:	f7ff fef4 	bl	800ed46 <__hexdig_fun>
 800ef5e:	9b03      	ldr	r3, [sp, #12]
 800ef60:	f000 000f 	and.w	r0, r0, #15
 800ef64:	4098      	lsls	r0, r3
 800ef66:	ea4b 0b00 	orr.w	fp, fp, r0
 800ef6a:	3304      	adds	r3, #4
 800ef6c:	e7ae      	b.n	800eecc <__gethex+0x15c>
 800ef6e:	45b1      	cmp	r9, r6
 800ef70:	d8ea      	bhi.n	800ef48 <__gethex+0x1d8>
 800ef72:	2201      	movs	r2, #1
 800ef74:	4630      	mov	r0, r6
 800ef76:	492a      	ldr	r1, [pc, #168]	@ (800f020 <__gethex+0x2b0>)
 800ef78:	9303      	str	r3, [sp, #12]
 800ef7a:	f7fe ff0b 	bl	800dd94 <strncmp>
 800ef7e:	9b03      	ldr	r3, [sp, #12]
 800ef80:	2800      	cmp	r0, #0
 800ef82:	d1e1      	bne.n	800ef48 <__gethex+0x1d8>
 800ef84:	e7a2      	b.n	800eecc <__gethex+0x15c>
 800ef86:	4620      	mov	r0, r4
 800ef88:	1ea9      	subs	r1, r5, #2
 800ef8a:	f000 fe54 	bl	800fc36 <__any_on>
 800ef8e:	2800      	cmp	r0, #0
 800ef90:	d0c2      	beq.n	800ef18 <__gethex+0x1a8>
 800ef92:	f04f 0903 	mov.w	r9, #3
 800ef96:	e7c1      	b.n	800ef1c <__gethex+0x1ac>
 800ef98:	da09      	bge.n	800efae <__gethex+0x23e>
 800ef9a:	1b75      	subs	r5, r6, r5
 800ef9c:	4621      	mov	r1, r4
 800ef9e:	462a      	mov	r2, r5
 800efa0:	9801      	ldr	r0, [sp, #4]
 800efa2:	f000 fc19 	bl	800f7d8 <__lshift>
 800efa6:	4604      	mov	r4, r0
 800efa8:	1b7f      	subs	r7, r7, r5
 800efaa:	f100 0a14 	add.w	sl, r0, #20
 800efae:	f04f 0900 	mov.w	r9, #0
 800efb2:	e7b8      	b.n	800ef26 <__gethex+0x1b6>
 800efb4:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800efb8:	42bd      	cmp	r5, r7
 800efba:	dd6f      	ble.n	800f09c <__gethex+0x32c>
 800efbc:	1bed      	subs	r5, r5, r7
 800efbe:	42ae      	cmp	r6, r5
 800efc0:	dc34      	bgt.n	800f02c <__gethex+0x2bc>
 800efc2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800efc6:	2b02      	cmp	r3, #2
 800efc8:	d022      	beq.n	800f010 <__gethex+0x2a0>
 800efca:	2b03      	cmp	r3, #3
 800efcc:	d024      	beq.n	800f018 <__gethex+0x2a8>
 800efce:	2b01      	cmp	r3, #1
 800efd0:	d115      	bne.n	800effe <__gethex+0x28e>
 800efd2:	42ae      	cmp	r6, r5
 800efd4:	d113      	bne.n	800effe <__gethex+0x28e>
 800efd6:	2e01      	cmp	r6, #1
 800efd8:	d10b      	bne.n	800eff2 <__gethex+0x282>
 800efda:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800efde:	9a02      	ldr	r2, [sp, #8]
 800efe0:	2562      	movs	r5, #98	@ 0x62
 800efe2:	6013      	str	r3, [r2, #0]
 800efe4:	2301      	movs	r3, #1
 800efe6:	6123      	str	r3, [r4, #16]
 800efe8:	f8ca 3000 	str.w	r3, [sl]
 800efec:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800efee:	601c      	str	r4, [r3, #0]
 800eff0:	e73a      	b.n	800ee68 <__gethex+0xf8>
 800eff2:	4620      	mov	r0, r4
 800eff4:	1e71      	subs	r1, r6, #1
 800eff6:	f000 fe1e 	bl	800fc36 <__any_on>
 800effa:	2800      	cmp	r0, #0
 800effc:	d1ed      	bne.n	800efda <__gethex+0x26a>
 800effe:	4621      	mov	r1, r4
 800f000:	9801      	ldr	r0, [sp, #4]
 800f002:	f000 f9d9 	bl	800f3b8 <_Bfree>
 800f006:	2300      	movs	r3, #0
 800f008:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f00a:	2550      	movs	r5, #80	@ 0x50
 800f00c:	6013      	str	r3, [r2, #0]
 800f00e:	e72b      	b.n	800ee68 <__gethex+0xf8>
 800f010:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f012:	2b00      	cmp	r3, #0
 800f014:	d1f3      	bne.n	800effe <__gethex+0x28e>
 800f016:	e7e0      	b.n	800efda <__gethex+0x26a>
 800f018:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f01a:	2b00      	cmp	r3, #0
 800f01c:	d1dd      	bne.n	800efda <__gethex+0x26a>
 800f01e:	e7ee      	b.n	800effe <__gethex+0x28e>
 800f020:	0801224c 	.word	0x0801224c
 800f024:	08012309 	.word	0x08012309
 800f028:	0801231a 	.word	0x0801231a
 800f02c:	1e6f      	subs	r7, r5, #1
 800f02e:	f1b9 0f00 	cmp.w	r9, #0
 800f032:	d130      	bne.n	800f096 <__gethex+0x326>
 800f034:	b127      	cbz	r7, 800f040 <__gethex+0x2d0>
 800f036:	4639      	mov	r1, r7
 800f038:	4620      	mov	r0, r4
 800f03a:	f000 fdfc 	bl	800fc36 <__any_on>
 800f03e:	4681      	mov	r9, r0
 800f040:	2301      	movs	r3, #1
 800f042:	4629      	mov	r1, r5
 800f044:	1b76      	subs	r6, r6, r5
 800f046:	2502      	movs	r5, #2
 800f048:	117a      	asrs	r2, r7, #5
 800f04a:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800f04e:	f007 071f 	and.w	r7, r7, #31
 800f052:	40bb      	lsls	r3, r7
 800f054:	4213      	tst	r3, r2
 800f056:	4620      	mov	r0, r4
 800f058:	bf18      	it	ne
 800f05a:	f049 0902 	orrne.w	r9, r9, #2
 800f05e:	f7ff fe1f 	bl	800eca0 <rshift>
 800f062:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800f066:	f1b9 0f00 	cmp.w	r9, #0
 800f06a:	d047      	beq.n	800f0fc <__gethex+0x38c>
 800f06c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800f070:	2b02      	cmp	r3, #2
 800f072:	d015      	beq.n	800f0a0 <__gethex+0x330>
 800f074:	2b03      	cmp	r3, #3
 800f076:	d017      	beq.n	800f0a8 <__gethex+0x338>
 800f078:	2b01      	cmp	r3, #1
 800f07a:	d109      	bne.n	800f090 <__gethex+0x320>
 800f07c:	f019 0f02 	tst.w	r9, #2
 800f080:	d006      	beq.n	800f090 <__gethex+0x320>
 800f082:	f8da 3000 	ldr.w	r3, [sl]
 800f086:	ea49 0903 	orr.w	r9, r9, r3
 800f08a:	f019 0f01 	tst.w	r9, #1
 800f08e:	d10e      	bne.n	800f0ae <__gethex+0x33e>
 800f090:	f045 0510 	orr.w	r5, r5, #16
 800f094:	e032      	b.n	800f0fc <__gethex+0x38c>
 800f096:	f04f 0901 	mov.w	r9, #1
 800f09a:	e7d1      	b.n	800f040 <__gethex+0x2d0>
 800f09c:	2501      	movs	r5, #1
 800f09e:	e7e2      	b.n	800f066 <__gethex+0x2f6>
 800f0a0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f0a2:	f1c3 0301 	rsb	r3, r3, #1
 800f0a6:	930f      	str	r3, [sp, #60]	@ 0x3c
 800f0a8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f0aa:	2b00      	cmp	r3, #0
 800f0ac:	d0f0      	beq.n	800f090 <__gethex+0x320>
 800f0ae:	f04f 0c00 	mov.w	ip, #0
 800f0b2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800f0b6:	f104 0314 	add.w	r3, r4, #20
 800f0ba:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800f0be:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800f0c2:	4618      	mov	r0, r3
 800f0c4:	f853 2b04 	ldr.w	r2, [r3], #4
 800f0c8:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 800f0cc:	d01b      	beq.n	800f106 <__gethex+0x396>
 800f0ce:	3201      	adds	r2, #1
 800f0d0:	6002      	str	r2, [r0, #0]
 800f0d2:	2d02      	cmp	r5, #2
 800f0d4:	f104 0314 	add.w	r3, r4, #20
 800f0d8:	d13c      	bne.n	800f154 <__gethex+0x3e4>
 800f0da:	f8d8 2000 	ldr.w	r2, [r8]
 800f0de:	3a01      	subs	r2, #1
 800f0e0:	42b2      	cmp	r2, r6
 800f0e2:	d109      	bne.n	800f0f8 <__gethex+0x388>
 800f0e4:	2201      	movs	r2, #1
 800f0e6:	1171      	asrs	r1, r6, #5
 800f0e8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800f0ec:	f006 061f 	and.w	r6, r6, #31
 800f0f0:	fa02 f606 	lsl.w	r6, r2, r6
 800f0f4:	421e      	tst	r6, r3
 800f0f6:	d13a      	bne.n	800f16e <__gethex+0x3fe>
 800f0f8:	f045 0520 	orr.w	r5, r5, #32
 800f0fc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f0fe:	601c      	str	r4, [r3, #0]
 800f100:	9b02      	ldr	r3, [sp, #8]
 800f102:	601f      	str	r7, [r3, #0]
 800f104:	e6b0      	b.n	800ee68 <__gethex+0xf8>
 800f106:	4299      	cmp	r1, r3
 800f108:	f843 cc04 	str.w	ip, [r3, #-4]
 800f10c:	d8d9      	bhi.n	800f0c2 <__gethex+0x352>
 800f10e:	68a3      	ldr	r3, [r4, #8]
 800f110:	459b      	cmp	fp, r3
 800f112:	db17      	blt.n	800f144 <__gethex+0x3d4>
 800f114:	6861      	ldr	r1, [r4, #4]
 800f116:	9801      	ldr	r0, [sp, #4]
 800f118:	3101      	adds	r1, #1
 800f11a:	f000 f90d 	bl	800f338 <_Balloc>
 800f11e:	4681      	mov	r9, r0
 800f120:	b918      	cbnz	r0, 800f12a <__gethex+0x3ba>
 800f122:	4602      	mov	r2, r0
 800f124:	2184      	movs	r1, #132	@ 0x84
 800f126:	4b19      	ldr	r3, [pc, #100]	@ (800f18c <__gethex+0x41c>)
 800f128:	e6c5      	b.n	800eeb6 <__gethex+0x146>
 800f12a:	6922      	ldr	r2, [r4, #16]
 800f12c:	f104 010c 	add.w	r1, r4, #12
 800f130:	3202      	adds	r2, #2
 800f132:	0092      	lsls	r2, r2, #2
 800f134:	300c      	adds	r0, #12
 800f136:	f7fe fef4 	bl	800df22 <memcpy>
 800f13a:	4621      	mov	r1, r4
 800f13c:	9801      	ldr	r0, [sp, #4]
 800f13e:	f000 f93b 	bl	800f3b8 <_Bfree>
 800f142:	464c      	mov	r4, r9
 800f144:	6923      	ldr	r3, [r4, #16]
 800f146:	1c5a      	adds	r2, r3, #1
 800f148:	6122      	str	r2, [r4, #16]
 800f14a:	2201      	movs	r2, #1
 800f14c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800f150:	615a      	str	r2, [r3, #20]
 800f152:	e7be      	b.n	800f0d2 <__gethex+0x362>
 800f154:	6922      	ldr	r2, [r4, #16]
 800f156:	455a      	cmp	r2, fp
 800f158:	dd0b      	ble.n	800f172 <__gethex+0x402>
 800f15a:	2101      	movs	r1, #1
 800f15c:	4620      	mov	r0, r4
 800f15e:	f7ff fd9f 	bl	800eca0 <rshift>
 800f162:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f166:	3701      	adds	r7, #1
 800f168:	42bb      	cmp	r3, r7
 800f16a:	f6ff aee0 	blt.w	800ef2e <__gethex+0x1be>
 800f16e:	2501      	movs	r5, #1
 800f170:	e7c2      	b.n	800f0f8 <__gethex+0x388>
 800f172:	f016 061f 	ands.w	r6, r6, #31
 800f176:	d0fa      	beq.n	800f16e <__gethex+0x3fe>
 800f178:	4453      	add	r3, sl
 800f17a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800f17e:	f000 f9cd 	bl	800f51c <__hi0bits>
 800f182:	f1c6 0620 	rsb	r6, r6, #32
 800f186:	42b0      	cmp	r0, r6
 800f188:	dbe7      	blt.n	800f15a <__gethex+0x3ea>
 800f18a:	e7f0      	b.n	800f16e <__gethex+0x3fe>
 800f18c:	08012309 	.word	0x08012309

0800f190 <L_shift>:
 800f190:	f1c2 0208 	rsb	r2, r2, #8
 800f194:	0092      	lsls	r2, r2, #2
 800f196:	b570      	push	{r4, r5, r6, lr}
 800f198:	f1c2 0620 	rsb	r6, r2, #32
 800f19c:	6843      	ldr	r3, [r0, #4]
 800f19e:	6804      	ldr	r4, [r0, #0]
 800f1a0:	fa03 f506 	lsl.w	r5, r3, r6
 800f1a4:	432c      	orrs	r4, r5
 800f1a6:	40d3      	lsrs	r3, r2
 800f1a8:	6004      	str	r4, [r0, #0]
 800f1aa:	f840 3f04 	str.w	r3, [r0, #4]!
 800f1ae:	4288      	cmp	r0, r1
 800f1b0:	d3f4      	bcc.n	800f19c <L_shift+0xc>
 800f1b2:	bd70      	pop	{r4, r5, r6, pc}

0800f1b4 <__match>:
 800f1b4:	b530      	push	{r4, r5, lr}
 800f1b6:	6803      	ldr	r3, [r0, #0]
 800f1b8:	3301      	adds	r3, #1
 800f1ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f1be:	b914      	cbnz	r4, 800f1c6 <__match+0x12>
 800f1c0:	6003      	str	r3, [r0, #0]
 800f1c2:	2001      	movs	r0, #1
 800f1c4:	bd30      	pop	{r4, r5, pc}
 800f1c6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f1ca:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800f1ce:	2d19      	cmp	r5, #25
 800f1d0:	bf98      	it	ls
 800f1d2:	3220      	addls	r2, #32
 800f1d4:	42a2      	cmp	r2, r4
 800f1d6:	d0f0      	beq.n	800f1ba <__match+0x6>
 800f1d8:	2000      	movs	r0, #0
 800f1da:	e7f3      	b.n	800f1c4 <__match+0x10>

0800f1dc <__hexnan>:
 800f1dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f1e0:	2500      	movs	r5, #0
 800f1e2:	680b      	ldr	r3, [r1, #0]
 800f1e4:	4682      	mov	sl, r0
 800f1e6:	115e      	asrs	r6, r3, #5
 800f1e8:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800f1ec:	f013 031f 	ands.w	r3, r3, #31
 800f1f0:	bf18      	it	ne
 800f1f2:	3604      	addne	r6, #4
 800f1f4:	1f37      	subs	r7, r6, #4
 800f1f6:	4690      	mov	r8, r2
 800f1f8:	46b9      	mov	r9, r7
 800f1fa:	463c      	mov	r4, r7
 800f1fc:	46ab      	mov	fp, r5
 800f1fe:	b087      	sub	sp, #28
 800f200:	6801      	ldr	r1, [r0, #0]
 800f202:	9301      	str	r3, [sp, #4]
 800f204:	f846 5c04 	str.w	r5, [r6, #-4]
 800f208:	9502      	str	r5, [sp, #8]
 800f20a:	784a      	ldrb	r2, [r1, #1]
 800f20c:	1c4b      	adds	r3, r1, #1
 800f20e:	9303      	str	r3, [sp, #12]
 800f210:	b342      	cbz	r2, 800f264 <__hexnan+0x88>
 800f212:	4610      	mov	r0, r2
 800f214:	9105      	str	r1, [sp, #20]
 800f216:	9204      	str	r2, [sp, #16]
 800f218:	f7ff fd95 	bl	800ed46 <__hexdig_fun>
 800f21c:	2800      	cmp	r0, #0
 800f21e:	d151      	bne.n	800f2c4 <__hexnan+0xe8>
 800f220:	9a04      	ldr	r2, [sp, #16]
 800f222:	9905      	ldr	r1, [sp, #20]
 800f224:	2a20      	cmp	r2, #32
 800f226:	d818      	bhi.n	800f25a <__hexnan+0x7e>
 800f228:	9b02      	ldr	r3, [sp, #8]
 800f22a:	459b      	cmp	fp, r3
 800f22c:	dd13      	ble.n	800f256 <__hexnan+0x7a>
 800f22e:	454c      	cmp	r4, r9
 800f230:	d206      	bcs.n	800f240 <__hexnan+0x64>
 800f232:	2d07      	cmp	r5, #7
 800f234:	dc04      	bgt.n	800f240 <__hexnan+0x64>
 800f236:	462a      	mov	r2, r5
 800f238:	4649      	mov	r1, r9
 800f23a:	4620      	mov	r0, r4
 800f23c:	f7ff ffa8 	bl	800f190 <L_shift>
 800f240:	4544      	cmp	r4, r8
 800f242:	d952      	bls.n	800f2ea <__hexnan+0x10e>
 800f244:	2300      	movs	r3, #0
 800f246:	f1a4 0904 	sub.w	r9, r4, #4
 800f24a:	f844 3c04 	str.w	r3, [r4, #-4]
 800f24e:	461d      	mov	r5, r3
 800f250:	464c      	mov	r4, r9
 800f252:	f8cd b008 	str.w	fp, [sp, #8]
 800f256:	9903      	ldr	r1, [sp, #12]
 800f258:	e7d7      	b.n	800f20a <__hexnan+0x2e>
 800f25a:	2a29      	cmp	r2, #41	@ 0x29
 800f25c:	d157      	bne.n	800f30e <__hexnan+0x132>
 800f25e:	3102      	adds	r1, #2
 800f260:	f8ca 1000 	str.w	r1, [sl]
 800f264:	f1bb 0f00 	cmp.w	fp, #0
 800f268:	d051      	beq.n	800f30e <__hexnan+0x132>
 800f26a:	454c      	cmp	r4, r9
 800f26c:	d206      	bcs.n	800f27c <__hexnan+0xa0>
 800f26e:	2d07      	cmp	r5, #7
 800f270:	dc04      	bgt.n	800f27c <__hexnan+0xa0>
 800f272:	462a      	mov	r2, r5
 800f274:	4649      	mov	r1, r9
 800f276:	4620      	mov	r0, r4
 800f278:	f7ff ff8a 	bl	800f190 <L_shift>
 800f27c:	4544      	cmp	r4, r8
 800f27e:	d936      	bls.n	800f2ee <__hexnan+0x112>
 800f280:	4623      	mov	r3, r4
 800f282:	f1a8 0204 	sub.w	r2, r8, #4
 800f286:	f853 1b04 	ldr.w	r1, [r3], #4
 800f28a:	429f      	cmp	r7, r3
 800f28c:	f842 1f04 	str.w	r1, [r2, #4]!
 800f290:	d2f9      	bcs.n	800f286 <__hexnan+0xaa>
 800f292:	1b3b      	subs	r3, r7, r4
 800f294:	f023 0303 	bic.w	r3, r3, #3
 800f298:	3304      	adds	r3, #4
 800f29a:	3401      	adds	r4, #1
 800f29c:	3e03      	subs	r6, #3
 800f29e:	42b4      	cmp	r4, r6
 800f2a0:	bf88      	it	hi
 800f2a2:	2304      	movhi	r3, #4
 800f2a4:	2200      	movs	r2, #0
 800f2a6:	4443      	add	r3, r8
 800f2a8:	f843 2b04 	str.w	r2, [r3], #4
 800f2ac:	429f      	cmp	r7, r3
 800f2ae:	d2fb      	bcs.n	800f2a8 <__hexnan+0xcc>
 800f2b0:	683b      	ldr	r3, [r7, #0]
 800f2b2:	b91b      	cbnz	r3, 800f2bc <__hexnan+0xe0>
 800f2b4:	4547      	cmp	r7, r8
 800f2b6:	d128      	bne.n	800f30a <__hexnan+0x12e>
 800f2b8:	2301      	movs	r3, #1
 800f2ba:	603b      	str	r3, [r7, #0]
 800f2bc:	2005      	movs	r0, #5
 800f2be:	b007      	add	sp, #28
 800f2c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f2c4:	3501      	adds	r5, #1
 800f2c6:	2d08      	cmp	r5, #8
 800f2c8:	f10b 0b01 	add.w	fp, fp, #1
 800f2cc:	dd06      	ble.n	800f2dc <__hexnan+0x100>
 800f2ce:	4544      	cmp	r4, r8
 800f2d0:	d9c1      	bls.n	800f256 <__hexnan+0x7a>
 800f2d2:	2300      	movs	r3, #0
 800f2d4:	2501      	movs	r5, #1
 800f2d6:	f844 3c04 	str.w	r3, [r4, #-4]
 800f2da:	3c04      	subs	r4, #4
 800f2dc:	6822      	ldr	r2, [r4, #0]
 800f2de:	f000 000f 	and.w	r0, r0, #15
 800f2e2:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800f2e6:	6020      	str	r0, [r4, #0]
 800f2e8:	e7b5      	b.n	800f256 <__hexnan+0x7a>
 800f2ea:	2508      	movs	r5, #8
 800f2ec:	e7b3      	b.n	800f256 <__hexnan+0x7a>
 800f2ee:	9b01      	ldr	r3, [sp, #4]
 800f2f0:	2b00      	cmp	r3, #0
 800f2f2:	d0dd      	beq.n	800f2b0 <__hexnan+0xd4>
 800f2f4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800f2f8:	f1c3 0320 	rsb	r3, r3, #32
 800f2fc:	40da      	lsrs	r2, r3
 800f2fe:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800f302:	4013      	ands	r3, r2
 800f304:	f846 3c04 	str.w	r3, [r6, #-4]
 800f308:	e7d2      	b.n	800f2b0 <__hexnan+0xd4>
 800f30a:	3f04      	subs	r7, #4
 800f30c:	e7d0      	b.n	800f2b0 <__hexnan+0xd4>
 800f30e:	2004      	movs	r0, #4
 800f310:	e7d5      	b.n	800f2be <__hexnan+0xe2>

0800f312 <__ascii_mbtowc>:
 800f312:	b082      	sub	sp, #8
 800f314:	b901      	cbnz	r1, 800f318 <__ascii_mbtowc+0x6>
 800f316:	a901      	add	r1, sp, #4
 800f318:	b142      	cbz	r2, 800f32c <__ascii_mbtowc+0x1a>
 800f31a:	b14b      	cbz	r3, 800f330 <__ascii_mbtowc+0x1e>
 800f31c:	7813      	ldrb	r3, [r2, #0]
 800f31e:	600b      	str	r3, [r1, #0]
 800f320:	7812      	ldrb	r2, [r2, #0]
 800f322:	1e10      	subs	r0, r2, #0
 800f324:	bf18      	it	ne
 800f326:	2001      	movne	r0, #1
 800f328:	b002      	add	sp, #8
 800f32a:	4770      	bx	lr
 800f32c:	4610      	mov	r0, r2
 800f32e:	e7fb      	b.n	800f328 <__ascii_mbtowc+0x16>
 800f330:	f06f 0001 	mvn.w	r0, #1
 800f334:	e7f8      	b.n	800f328 <__ascii_mbtowc+0x16>
	...

0800f338 <_Balloc>:
 800f338:	b570      	push	{r4, r5, r6, lr}
 800f33a:	69c6      	ldr	r6, [r0, #28]
 800f33c:	4604      	mov	r4, r0
 800f33e:	460d      	mov	r5, r1
 800f340:	b976      	cbnz	r6, 800f360 <_Balloc+0x28>
 800f342:	2010      	movs	r0, #16
 800f344:	f7fc fd8e 	bl	800be64 <malloc>
 800f348:	4602      	mov	r2, r0
 800f34a:	61e0      	str	r0, [r4, #28]
 800f34c:	b920      	cbnz	r0, 800f358 <_Balloc+0x20>
 800f34e:	216b      	movs	r1, #107	@ 0x6b
 800f350:	4b17      	ldr	r3, [pc, #92]	@ (800f3b0 <_Balloc+0x78>)
 800f352:	4818      	ldr	r0, [pc, #96]	@ (800f3b4 <_Balloc+0x7c>)
 800f354:	f001 fc16 	bl	8010b84 <__assert_func>
 800f358:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f35c:	6006      	str	r6, [r0, #0]
 800f35e:	60c6      	str	r6, [r0, #12]
 800f360:	69e6      	ldr	r6, [r4, #28]
 800f362:	68f3      	ldr	r3, [r6, #12]
 800f364:	b183      	cbz	r3, 800f388 <_Balloc+0x50>
 800f366:	69e3      	ldr	r3, [r4, #28]
 800f368:	68db      	ldr	r3, [r3, #12]
 800f36a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800f36e:	b9b8      	cbnz	r0, 800f3a0 <_Balloc+0x68>
 800f370:	2101      	movs	r1, #1
 800f372:	fa01 f605 	lsl.w	r6, r1, r5
 800f376:	1d72      	adds	r2, r6, #5
 800f378:	4620      	mov	r0, r4
 800f37a:	0092      	lsls	r2, r2, #2
 800f37c:	f001 fc20 	bl	8010bc0 <_calloc_r>
 800f380:	b160      	cbz	r0, 800f39c <_Balloc+0x64>
 800f382:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800f386:	e00e      	b.n	800f3a6 <_Balloc+0x6e>
 800f388:	2221      	movs	r2, #33	@ 0x21
 800f38a:	2104      	movs	r1, #4
 800f38c:	4620      	mov	r0, r4
 800f38e:	f001 fc17 	bl	8010bc0 <_calloc_r>
 800f392:	69e3      	ldr	r3, [r4, #28]
 800f394:	60f0      	str	r0, [r6, #12]
 800f396:	68db      	ldr	r3, [r3, #12]
 800f398:	2b00      	cmp	r3, #0
 800f39a:	d1e4      	bne.n	800f366 <_Balloc+0x2e>
 800f39c:	2000      	movs	r0, #0
 800f39e:	bd70      	pop	{r4, r5, r6, pc}
 800f3a0:	6802      	ldr	r2, [r0, #0]
 800f3a2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800f3a6:	2300      	movs	r3, #0
 800f3a8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f3ac:	e7f7      	b.n	800f39e <_Balloc+0x66>
 800f3ae:	bf00      	nop
 800f3b0:	0801229a 	.word	0x0801229a
 800f3b4:	0801237a 	.word	0x0801237a

0800f3b8 <_Bfree>:
 800f3b8:	b570      	push	{r4, r5, r6, lr}
 800f3ba:	69c6      	ldr	r6, [r0, #28]
 800f3bc:	4605      	mov	r5, r0
 800f3be:	460c      	mov	r4, r1
 800f3c0:	b976      	cbnz	r6, 800f3e0 <_Bfree+0x28>
 800f3c2:	2010      	movs	r0, #16
 800f3c4:	f7fc fd4e 	bl	800be64 <malloc>
 800f3c8:	4602      	mov	r2, r0
 800f3ca:	61e8      	str	r0, [r5, #28]
 800f3cc:	b920      	cbnz	r0, 800f3d8 <_Bfree+0x20>
 800f3ce:	218f      	movs	r1, #143	@ 0x8f
 800f3d0:	4b08      	ldr	r3, [pc, #32]	@ (800f3f4 <_Bfree+0x3c>)
 800f3d2:	4809      	ldr	r0, [pc, #36]	@ (800f3f8 <_Bfree+0x40>)
 800f3d4:	f001 fbd6 	bl	8010b84 <__assert_func>
 800f3d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f3dc:	6006      	str	r6, [r0, #0]
 800f3de:	60c6      	str	r6, [r0, #12]
 800f3e0:	b13c      	cbz	r4, 800f3f2 <_Bfree+0x3a>
 800f3e2:	69eb      	ldr	r3, [r5, #28]
 800f3e4:	6862      	ldr	r2, [r4, #4]
 800f3e6:	68db      	ldr	r3, [r3, #12]
 800f3e8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f3ec:	6021      	str	r1, [r4, #0]
 800f3ee:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800f3f2:	bd70      	pop	{r4, r5, r6, pc}
 800f3f4:	0801229a 	.word	0x0801229a
 800f3f8:	0801237a 	.word	0x0801237a

0800f3fc <__multadd>:
 800f3fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f400:	4607      	mov	r7, r0
 800f402:	460c      	mov	r4, r1
 800f404:	461e      	mov	r6, r3
 800f406:	2000      	movs	r0, #0
 800f408:	690d      	ldr	r5, [r1, #16]
 800f40a:	f101 0c14 	add.w	ip, r1, #20
 800f40e:	f8dc 3000 	ldr.w	r3, [ip]
 800f412:	3001      	adds	r0, #1
 800f414:	b299      	uxth	r1, r3
 800f416:	fb02 6101 	mla	r1, r2, r1, r6
 800f41a:	0c1e      	lsrs	r6, r3, #16
 800f41c:	0c0b      	lsrs	r3, r1, #16
 800f41e:	fb02 3306 	mla	r3, r2, r6, r3
 800f422:	b289      	uxth	r1, r1
 800f424:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800f428:	4285      	cmp	r5, r0
 800f42a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800f42e:	f84c 1b04 	str.w	r1, [ip], #4
 800f432:	dcec      	bgt.n	800f40e <__multadd+0x12>
 800f434:	b30e      	cbz	r6, 800f47a <__multadd+0x7e>
 800f436:	68a3      	ldr	r3, [r4, #8]
 800f438:	42ab      	cmp	r3, r5
 800f43a:	dc19      	bgt.n	800f470 <__multadd+0x74>
 800f43c:	6861      	ldr	r1, [r4, #4]
 800f43e:	4638      	mov	r0, r7
 800f440:	3101      	adds	r1, #1
 800f442:	f7ff ff79 	bl	800f338 <_Balloc>
 800f446:	4680      	mov	r8, r0
 800f448:	b928      	cbnz	r0, 800f456 <__multadd+0x5a>
 800f44a:	4602      	mov	r2, r0
 800f44c:	21ba      	movs	r1, #186	@ 0xba
 800f44e:	4b0c      	ldr	r3, [pc, #48]	@ (800f480 <__multadd+0x84>)
 800f450:	480c      	ldr	r0, [pc, #48]	@ (800f484 <__multadd+0x88>)
 800f452:	f001 fb97 	bl	8010b84 <__assert_func>
 800f456:	6922      	ldr	r2, [r4, #16]
 800f458:	f104 010c 	add.w	r1, r4, #12
 800f45c:	3202      	adds	r2, #2
 800f45e:	0092      	lsls	r2, r2, #2
 800f460:	300c      	adds	r0, #12
 800f462:	f7fe fd5e 	bl	800df22 <memcpy>
 800f466:	4621      	mov	r1, r4
 800f468:	4638      	mov	r0, r7
 800f46a:	f7ff ffa5 	bl	800f3b8 <_Bfree>
 800f46e:	4644      	mov	r4, r8
 800f470:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800f474:	3501      	adds	r5, #1
 800f476:	615e      	str	r6, [r3, #20]
 800f478:	6125      	str	r5, [r4, #16]
 800f47a:	4620      	mov	r0, r4
 800f47c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f480:	08012309 	.word	0x08012309
 800f484:	0801237a 	.word	0x0801237a

0800f488 <__s2b>:
 800f488:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f48c:	4615      	mov	r5, r2
 800f48e:	2209      	movs	r2, #9
 800f490:	461f      	mov	r7, r3
 800f492:	3308      	adds	r3, #8
 800f494:	460c      	mov	r4, r1
 800f496:	fb93 f3f2 	sdiv	r3, r3, r2
 800f49a:	4606      	mov	r6, r0
 800f49c:	2201      	movs	r2, #1
 800f49e:	2100      	movs	r1, #0
 800f4a0:	429a      	cmp	r2, r3
 800f4a2:	db09      	blt.n	800f4b8 <__s2b+0x30>
 800f4a4:	4630      	mov	r0, r6
 800f4a6:	f7ff ff47 	bl	800f338 <_Balloc>
 800f4aa:	b940      	cbnz	r0, 800f4be <__s2b+0x36>
 800f4ac:	4602      	mov	r2, r0
 800f4ae:	21d3      	movs	r1, #211	@ 0xd3
 800f4b0:	4b18      	ldr	r3, [pc, #96]	@ (800f514 <__s2b+0x8c>)
 800f4b2:	4819      	ldr	r0, [pc, #100]	@ (800f518 <__s2b+0x90>)
 800f4b4:	f001 fb66 	bl	8010b84 <__assert_func>
 800f4b8:	0052      	lsls	r2, r2, #1
 800f4ba:	3101      	adds	r1, #1
 800f4bc:	e7f0      	b.n	800f4a0 <__s2b+0x18>
 800f4be:	9b08      	ldr	r3, [sp, #32]
 800f4c0:	2d09      	cmp	r5, #9
 800f4c2:	6143      	str	r3, [r0, #20]
 800f4c4:	f04f 0301 	mov.w	r3, #1
 800f4c8:	6103      	str	r3, [r0, #16]
 800f4ca:	dd16      	ble.n	800f4fa <__s2b+0x72>
 800f4cc:	f104 0909 	add.w	r9, r4, #9
 800f4d0:	46c8      	mov	r8, r9
 800f4d2:	442c      	add	r4, r5
 800f4d4:	f818 3b01 	ldrb.w	r3, [r8], #1
 800f4d8:	4601      	mov	r1, r0
 800f4da:	220a      	movs	r2, #10
 800f4dc:	4630      	mov	r0, r6
 800f4de:	3b30      	subs	r3, #48	@ 0x30
 800f4e0:	f7ff ff8c 	bl	800f3fc <__multadd>
 800f4e4:	45a0      	cmp	r8, r4
 800f4e6:	d1f5      	bne.n	800f4d4 <__s2b+0x4c>
 800f4e8:	f1a5 0408 	sub.w	r4, r5, #8
 800f4ec:	444c      	add	r4, r9
 800f4ee:	1b2d      	subs	r5, r5, r4
 800f4f0:	1963      	adds	r3, r4, r5
 800f4f2:	42bb      	cmp	r3, r7
 800f4f4:	db04      	blt.n	800f500 <__s2b+0x78>
 800f4f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f4fa:	2509      	movs	r5, #9
 800f4fc:	340a      	adds	r4, #10
 800f4fe:	e7f6      	b.n	800f4ee <__s2b+0x66>
 800f500:	f814 3b01 	ldrb.w	r3, [r4], #1
 800f504:	4601      	mov	r1, r0
 800f506:	220a      	movs	r2, #10
 800f508:	4630      	mov	r0, r6
 800f50a:	3b30      	subs	r3, #48	@ 0x30
 800f50c:	f7ff ff76 	bl	800f3fc <__multadd>
 800f510:	e7ee      	b.n	800f4f0 <__s2b+0x68>
 800f512:	bf00      	nop
 800f514:	08012309 	.word	0x08012309
 800f518:	0801237a 	.word	0x0801237a

0800f51c <__hi0bits>:
 800f51c:	4603      	mov	r3, r0
 800f51e:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800f522:	bf3a      	itte	cc
 800f524:	0403      	lslcc	r3, r0, #16
 800f526:	2010      	movcc	r0, #16
 800f528:	2000      	movcs	r0, #0
 800f52a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f52e:	bf3c      	itt	cc
 800f530:	021b      	lslcc	r3, r3, #8
 800f532:	3008      	addcc	r0, #8
 800f534:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f538:	bf3c      	itt	cc
 800f53a:	011b      	lslcc	r3, r3, #4
 800f53c:	3004      	addcc	r0, #4
 800f53e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f542:	bf3c      	itt	cc
 800f544:	009b      	lslcc	r3, r3, #2
 800f546:	3002      	addcc	r0, #2
 800f548:	2b00      	cmp	r3, #0
 800f54a:	db05      	blt.n	800f558 <__hi0bits+0x3c>
 800f54c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800f550:	f100 0001 	add.w	r0, r0, #1
 800f554:	bf08      	it	eq
 800f556:	2020      	moveq	r0, #32
 800f558:	4770      	bx	lr

0800f55a <__lo0bits>:
 800f55a:	6803      	ldr	r3, [r0, #0]
 800f55c:	4602      	mov	r2, r0
 800f55e:	f013 0007 	ands.w	r0, r3, #7
 800f562:	d00b      	beq.n	800f57c <__lo0bits+0x22>
 800f564:	07d9      	lsls	r1, r3, #31
 800f566:	d421      	bmi.n	800f5ac <__lo0bits+0x52>
 800f568:	0798      	lsls	r0, r3, #30
 800f56a:	bf49      	itett	mi
 800f56c:	085b      	lsrmi	r3, r3, #1
 800f56e:	089b      	lsrpl	r3, r3, #2
 800f570:	2001      	movmi	r0, #1
 800f572:	6013      	strmi	r3, [r2, #0]
 800f574:	bf5c      	itt	pl
 800f576:	2002      	movpl	r0, #2
 800f578:	6013      	strpl	r3, [r2, #0]
 800f57a:	4770      	bx	lr
 800f57c:	b299      	uxth	r1, r3
 800f57e:	b909      	cbnz	r1, 800f584 <__lo0bits+0x2a>
 800f580:	2010      	movs	r0, #16
 800f582:	0c1b      	lsrs	r3, r3, #16
 800f584:	b2d9      	uxtb	r1, r3
 800f586:	b909      	cbnz	r1, 800f58c <__lo0bits+0x32>
 800f588:	3008      	adds	r0, #8
 800f58a:	0a1b      	lsrs	r3, r3, #8
 800f58c:	0719      	lsls	r1, r3, #28
 800f58e:	bf04      	itt	eq
 800f590:	091b      	lsreq	r3, r3, #4
 800f592:	3004      	addeq	r0, #4
 800f594:	0799      	lsls	r1, r3, #30
 800f596:	bf04      	itt	eq
 800f598:	089b      	lsreq	r3, r3, #2
 800f59a:	3002      	addeq	r0, #2
 800f59c:	07d9      	lsls	r1, r3, #31
 800f59e:	d403      	bmi.n	800f5a8 <__lo0bits+0x4e>
 800f5a0:	085b      	lsrs	r3, r3, #1
 800f5a2:	f100 0001 	add.w	r0, r0, #1
 800f5a6:	d003      	beq.n	800f5b0 <__lo0bits+0x56>
 800f5a8:	6013      	str	r3, [r2, #0]
 800f5aa:	4770      	bx	lr
 800f5ac:	2000      	movs	r0, #0
 800f5ae:	4770      	bx	lr
 800f5b0:	2020      	movs	r0, #32
 800f5b2:	4770      	bx	lr

0800f5b4 <__i2b>:
 800f5b4:	b510      	push	{r4, lr}
 800f5b6:	460c      	mov	r4, r1
 800f5b8:	2101      	movs	r1, #1
 800f5ba:	f7ff febd 	bl	800f338 <_Balloc>
 800f5be:	4602      	mov	r2, r0
 800f5c0:	b928      	cbnz	r0, 800f5ce <__i2b+0x1a>
 800f5c2:	f240 1145 	movw	r1, #325	@ 0x145
 800f5c6:	4b04      	ldr	r3, [pc, #16]	@ (800f5d8 <__i2b+0x24>)
 800f5c8:	4804      	ldr	r0, [pc, #16]	@ (800f5dc <__i2b+0x28>)
 800f5ca:	f001 fadb 	bl	8010b84 <__assert_func>
 800f5ce:	2301      	movs	r3, #1
 800f5d0:	6144      	str	r4, [r0, #20]
 800f5d2:	6103      	str	r3, [r0, #16]
 800f5d4:	bd10      	pop	{r4, pc}
 800f5d6:	bf00      	nop
 800f5d8:	08012309 	.word	0x08012309
 800f5dc:	0801237a 	.word	0x0801237a

0800f5e0 <__multiply>:
 800f5e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f5e4:	4617      	mov	r7, r2
 800f5e6:	690a      	ldr	r2, [r1, #16]
 800f5e8:	693b      	ldr	r3, [r7, #16]
 800f5ea:	4689      	mov	r9, r1
 800f5ec:	429a      	cmp	r2, r3
 800f5ee:	bfa2      	ittt	ge
 800f5f0:	463b      	movge	r3, r7
 800f5f2:	460f      	movge	r7, r1
 800f5f4:	4699      	movge	r9, r3
 800f5f6:	693d      	ldr	r5, [r7, #16]
 800f5f8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800f5fc:	68bb      	ldr	r3, [r7, #8]
 800f5fe:	6879      	ldr	r1, [r7, #4]
 800f600:	eb05 060a 	add.w	r6, r5, sl
 800f604:	42b3      	cmp	r3, r6
 800f606:	b085      	sub	sp, #20
 800f608:	bfb8      	it	lt
 800f60a:	3101      	addlt	r1, #1
 800f60c:	f7ff fe94 	bl	800f338 <_Balloc>
 800f610:	b930      	cbnz	r0, 800f620 <__multiply+0x40>
 800f612:	4602      	mov	r2, r0
 800f614:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800f618:	4b40      	ldr	r3, [pc, #256]	@ (800f71c <__multiply+0x13c>)
 800f61a:	4841      	ldr	r0, [pc, #260]	@ (800f720 <__multiply+0x140>)
 800f61c:	f001 fab2 	bl	8010b84 <__assert_func>
 800f620:	f100 0414 	add.w	r4, r0, #20
 800f624:	4623      	mov	r3, r4
 800f626:	2200      	movs	r2, #0
 800f628:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800f62c:	4573      	cmp	r3, lr
 800f62e:	d320      	bcc.n	800f672 <__multiply+0x92>
 800f630:	f107 0814 	add.w	r8, r7, #20
 800f634:	f109 0114 	add.w	r1, r9, #20
 800f638:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800f63c:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800f640:	9302      	str	r3, [sp, #8]
 800f642:	1beb      	subs	r3, r5, r7
 800f644:	3b15      	subs	r3, #21
 800f646:	f023 0303 	bic.w	r3, r3, #3
 800f64a:	3304      	adds	r3, #4
 800f64c:	3715      	adds	r7, #21
 800f64e:	42bd      	cmp	r5, r7
 800f650:	bf38      	it	cc
 800f652:	2304      	movcc	r3, #4
 800f654:	9301      	str	r3, [sp, #4]
 800f656:	9b02      	ldr	r3, [sp, #8]
 800f658:	9103      	str	r1, [sp, #12]
 800f65a:	428b      	cmp	r3, r1
 800f65c:	d80c      	bhi.n	800f678 <__multiply+0x98>
 800f65e:	2e00      	cmp	r6, #0
 800f660:	dd03      	ble.n	800f66a <__multiply+0x8a>
 800f662:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800f666:	2b00      	cmp	r3, #0
 800f668:	d055      	beq.n	800f716 <__multiply+0x136>
 800f66a:	6106      	str	r6, [r0, #16]
 800f66c:	b005      	add	sp, #20
 800f66e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f672:	f843 2b04 	str.w	r2, [r3], #4
 800f676:	e7d9      	b.n	800f62c <__multiply+0x4c>
 800f678:	f8b1 a000 	ldrh.w	sl, [r1]
 800f67c:	f1ba 0f00 	cmp.w	sl, #0
 800f680:	d01f      	beq.n	800f6c2 <__multiply+0xe2>
 800f682:	46c4      	mov	ip, r8
 800f684:	46a1      	mov	r9, r4
 800f686:	2700      	movs	r7, #0
 800f688:	f85c 2b04 	ldr.w	r2, [ip], #4
 800f68c:	f8d9 3000 	ldr.w	r3, [r9]
 800f690:	fa1f fb82 	uxth.w	fp, r2
 800f694:	b29b      	uxth	r3, r3
 800f696:	fb0a 330b 	mla	r3, sl, fp, r3
 800f69a:	443b      	add	r3, r7
 800f69c:	f8d9 7000 	ldr.w	r7, [r9]
 800f6a0:	0c12      	lsrs	r2, r2, #16
 800f6a2:	0c3f      	lsrs	r7, r7, #16
 800f6a4:	fb0a 7202 	mla	r2, sl, r2, r7
 800f6a8:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800f6ac:	b29b      	uxth	r3, r3
 800f6ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f6b2:	4565      	cmp	r5, ip
 800f6b4:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800f6b8:	f849 3b04 	str.w	r3, [r9], #4
 800f6bc:	d8e4      	bhi.n	800f688 <__multiply+0xa8>
 800f6be:	9b01      	ldr	r3, [sp, #4]
 800f6c0:	50e7      	str	r7, [r4, r3]
 800f6c2:	9b03      	ldr	r3, [sp, #12]
 800f6c4:	3104      	adds	r1, #4
 800f6c6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800f6ca:	f1b9 0f00 	cmp.w	r9, #0
 800f6ce:	d020      	beq.n	800f712 <__multiply+0x132>
 800f6d0:	4647      	mov	r7, r8
 800f6d2:	46a4      	mov	ip, r4
 800f6d4:	f04f 0a00 	mov.w	sl, #0
 800f6d8:	6823      	ldr	r3, [r4, #0]
 800f6da:	f8b7 b000 	ldrh.w	fp, [r7]
 800f6de:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800f6e2:	b29b      	uxth	r3, r3
 800f6e4:	fb09 220b 	mla	r2, r9, fp, r2
 800f6e8:	4452      	add	r2, sl
 800f6ea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f6ee:	f84c 3b04 	str.w	r3, [ip], #4
 800f6f2:	f857 3b04 	ldr.w	r3, [r7], #4
 800f6f6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f6fa:	f8bc 3000 	ldrh.w	r3, [ip]
 800f6fe:	42bd      	cmp	r5, r7
 800f700:	fb09 330a 	mla	r3, r9, sl, r3
 800f704:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800f708:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f70c:	d8e5      	bhi.n	800f6da <__multiply+0xfa>
 800f70e:	9a01      	ldr	r2, [sp, #4]
 800f710:	50a3      	str	r3, [r4, r2]
 800f712:	3404      	adds	r4, #4
 800f714:	e79f      	b.n	800f656 <__multiply+0x76>
 800f716:	3e01      	subs	r6, #1
 800f718:	e7a1      	b.n	800f65e <__multiply+0x7e>
 800f71a:	bf00      	nop
 800f71c:	08012309 	.word	0x08012309
 800f720:	0801237a 	.word	0x0801237a

0800f724 <__pow5mult>:
 800f724:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f728:	4615      	mov	r5, r2
 800f72a:	f012 0203 	ands.w	r2, r2, #3
 800f72e:	4607      	mov	r7, r0
 800f730:	460e      	mov	r6, r1
 800f732:	d007      	beq.n	800f744 <__pow5mult+0x20>
 800f734:	4c25      	ldr	r4, [pc, #148]	@ (800f7cc <__pow5mult+0xa8>)
 800f736:	3a01      	subs	r2, #1
 800f738:	2300      	movs	r3, #0
 800f73a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f73e:	f7ff fe5d 	bl	800f3fc <__multadd>
 800f742:	4606      	mov	r6, r0
 800f744:	10ad      	asrs	r5, r5, #2
 800f746:	d03d      	beq.n	800f7c4 <__pow5mult+0xa0>
 800f748:	69fc      	ldr	r4, [r7, #28]
 800f74a:	b97c      	cbnz	r4, 800f76c <__pow5mult+0x48>
 800f74c:	2010      	movs	r0, #16
 800f74e:	f7fc fb89 	bl	800be64 <malloc>
 800f752:	4602      	mov	r2, r0
 800f754:	61f8      	str	r0, [r7, #28]
 800f756:	b928      	cbnz	r0, 800f764 <__pow5mult+0x40>
 800f758:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800f75c:	4b1c      	ldr	r3, [pc, #112]	@ (800f7d0 <__pow5mult+0xac>)
 800f75e:	481d      	ldr	r0, [pc, #116]	@ (800f7d4 <__pow5mult+0xb0>)
 800f760:	f001 fa10 	bl	8010b84 <__assert_func>
 800f764:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f768:	6004      	str	r4, [r0, #0]
 800f76a:	60c4      	str	r4, [r0, #12]
 800f76c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800f770:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f774:	b94c      	cbnz	r4, 800f78a <__pow5mult+0x66>
 800f776:	f240 2171 	movw	r1, #625	@ 0x271
 800f77a:	4638      	mov	r0, r7
 800f77c:	f7ff ff1a 	bl	800f5b4 <__i2b>
 800f780:	2300      	movs	r3, #0
 800f782:	4604      	mov	r4, r0
 800f784:	f8c8 0008 	str.w	r0, [r8, #8]
 800f788:	6003      	str	r3, [r0, #0]
 800f78a:	f04f 0900 	mov.w	r9, #0
 800f78e:	07eb      	lsls	r3, r5, #31
 800f790:	d50a      	bpl.n	800f7a8 <__pow5mult+0x84>
 800f792:	4631      	mov	r1, r6
 800f794:	4622      	mov	r2, r4
 800f796:	4638      	mov	r0, r7
 800f798:	f7ff ff22 	bl	800f5e0 <__multiply>
 800f79c:	4680      	mov	r8, r0
 800f79e:	4631      	mov	r1, r6
 800f7a0:	4638      	mov	r0, r7
 800f7a2:	f7ff fe09 	bl	800f3b8 <_Bfree>
 800f7a6:	4646      	mov	r6, r8
 800f7a8:	106d      	asrs	r5, r5, #1
 800f7aa:	d00b      	beq.n	800f7c4 <__pow5mult+0xa0>
 800f7ac:	6820      	ldr	r0, [r4, #0]
 800f7ae:	b938      	cbnz	r0, 800f7c0 <__pow5mult+0x9c>
 800f7b0:	4622      	mov	r2, r4
 800f7b2:	4621      	mov	r1, r4
 800f7b4:	4638      	mov	r0, r7
 800f7b6:	f7ff ff13 	bl	800f5e0 <__multiply>
 800f7ba:	6020      	str	r0, [r4, #0]
 800f7bc:	f8c0 9000 	str.w	r9, [r0]
 800f7c0:	4604      	mov	r4, r0
 800f7c2:	e7e4      	b.n	800f78e <__pow5mult+0x6a>
 800f7c4:	4630      	mov	r0, r6
 800f7c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f7ca:	bf00      	nop
 800f7cc:	08012594 	.word	0x08012594
 800f7d0:	0801229a 	.word	0x0801229a
 800f7d4:	0801237a 	.word	0x0801237a

0800f7d8 <__lshift>:
 800f7d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f7dc:	460c      	mov	r4, r1
 800f7de:	4607      	mov	r7, r0
 800f7e0:	4691      	mov	r9, r2
 800f7e2:	6923      	ldr	r3, [r4, #16]
 800f7e4:	6849      	ldr	r1, [r1, #4]
 800f7e6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800f7ea:	68a3      	ldr	r3, [r4, #8]
 800f7ec:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f7f0:	f108 0601 	add.w	r6, r8, #1
 800f7f4:	42b3      	cmp	r3, r6
 800f7f6:	db0b      	blt.n	800f810 <__lshift+0x38>
 800f7f8:	4638      	mov	r0, r7
 800f7fa:	f7ff fd9d 	bl	800f338 <_Balloc>
 800f7fe:	4605      	mov	r5, r0
 800f800:	b948      	cbnz	r0, 800f816 <__lshift+0x3e>
 800f802:	4602      	mov	r2, r0
 800f804:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800f808:	4b27      	ldr	r3, [pc, #156]	@ (800f8a8 <__lshift+0xd0>)
 800f80a:	4828      	ldr	r0, [pc, #160]	@ (800f8ac <__lshift+0xd4>)
 800f80c:	f001 f9ba 	bl	8010b84 <__assert_func>
 800f810:	3101      	adds	r1, #1
 800f812:	005b      	lsls	r3, r3, #1
 800f814:	e7ee      	b.n	800f7f4 <__lshift+0x1c>
 800f816:	2300      	movs	r3, #0
 800f818:	f100 0114 	add.w	r1, r0, #20
 800f81c:	f100 0210 	add.w	r2, r0, #16
 800f820:	4618      	mov	r0, r3
 800f822:	4553      	cmp	r3, sl
 800f824:	db33      	blt.n	800f88e <__lshift+0xb6>
 800f826:	6920      	ldr	r0, [r4, #16]
 800f828:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f82c:	f104 0314 	add.w	r3, r4, #20
 800f830:	f019 091f 	ands.w	r9, r9, #31
 800f834:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f838:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800f83c:	d02b      	beq.n	800f896 <__lshift+0xbe>
 800f83e:	468a      	mov	sl, r1
 800f840:	2200      	movs	r2, #0
 800f842:	f1c9 0e20 	rsb	lr, r9, #32
 800f846:	6818      	ldr	r0, [r3, #0]
 800f848:	fa00 f009 	lsl.w	r0, r0, r9
 800f84c:	4310      	orrs	r0, r2
 800f84e:	f84a 0b04 	str.w	r0, [sl], #4
 800f852:	f853 2b04 	ldr.w	r2, [r3], #4
 800f856:	459c      	cmp	ip, r3
 800f858:	fa22 f20e 	lsr.w	r2, r2, lr
 800f85c:	d8f3      	bhi.n	800f846 <__lshift+0x6e>
 800f85e:	ebac 0304 	sub.w	r3, ip, r4
 800f862:	3b15      	subs	r3, #21
 800f864:	f023 0303 	bic.w	r3, r3, #3
 800f868:	3304      	adds	r3, #4
 800f86a:	f104 0015 	add.w	r0, r4, #21
 800f86e:	4560      	cmp	r0, ip
 800f870:	bf88      	it	hi
 800f872:	2304      	movhi	r3, #4
 800f874:	50ca      	str	r2, [r1, r3]
 800f876:	b10a      	cbz	r2, 800f87c <__lshift+0xa4>
 800f878:	f108 0602 	add.w	r6, r8, #2
 800f87c:	3e01      	subs	r6, #1
 800f87e:	4638      	mov	r0, r7
 800f880:	4621      	mov	r1, r4
 800f882:	612e      	str	r6, [r5, #16]
 800f884:	f7ff fd98 	bl	800f3b8 <_Bfree>
 800f888:	4628      	mov	r0, r5
 800f88a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f88e:	f842 0f04 	str.w	r0, [r2, #4]!
 800f892:	3301      	adds	r3, #1
 800f894:	e7c5      	b.n	800f822 <__lshift+0x4a>
 800f896:	3904      	subs	r1, #4
 800f898:	f853 2b04 	ldr.w	r2, [r3], #4
 800f89c:	459c      	cmp	ip, r3
 800f89e:	f841 2f04 	str.w	r2, [r1, #4]!
 800f8a2:	d8f9      	bhi.n	800f898 <__lshift+0xc0>
 800f8a4:	e7ea      	b.n	800f87c <__lshift+0xa4>
 800f8a6:	bf00      	nop
 800f8a8:	08012309 	.word	0x08012309
 800f8ac:	0801237a 	.word	0x0801237a

0800f8b0 <__mcmp>:
 800f8b0:	4603      	mov	r3, r0
 800f8b2:	690a      	ldr	r2, [r1, #16]
 800f8b4:	6900      	ldr	r0, [r0, #16]
 800f8b6:	b530      	push	{r4, r5, lr}
 800f8b8:	1a80      	subs	r0, r0, r2
 800f8ba:	d10e      	bne.n	800f8da <__mcmp+0x2a>
 800f8bc:	3314      	adds	r3, #20
 800f8be:	3114      	adds	r1, #20
 800f8c0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800f8c4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800f8c8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800f8cc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800f8d0:	4295      	cmp	r5, r2
 800f8d2:	d003      	beq.n	800f8dc <__mcmp+0x2c>
 800f8d4:	d205      	bcs.n	800f8e2 <__mcmp+0x32>
 800f8d6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f8da:	bd30      	pop	{r4, r5, pc}
 800f8dc:	42a3      	cmp	r3, r4
 800f8de:	d3f3      	bcc.n	800f8c8 <__mcmp+0x18>
 800f8e0:	e7fb      	b.n	800f8da <__mcmp+0x2a>
 800f8e2:	2001      	movs	r0, #1
 800f8e4:	e7f9      	b.n	800f8da <__mcmp+0x2a>
	...

0800f8e8 <__mdiff>:
 800f8e8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f8ec:	4689      	mov	r9, r1
 800f8ee:	4606      	mov	r6, r0
 800f8f0:	4611      	mov	r1, r2
 800f8f2:	4648      	mov	r0, r9
 800f8f4:	4614      	mov	r4, r2
 800f8f6:	f7ff ffdb 	bl	800f8b0 <__mcmp>
 800f8fa:	1e05      	subs	r5, r0, #0
 800f8fc:	d112      	bne.n	800f924 <__mdiff+0x3c>
 800f8fe:	4629      	mov	r1, r5
 800f900:	4630      	mov	r0, r6
 800f902:	f7ff fd19 	bl	800f338 <_Balloc>
 800f906:	4602      	mov	r2, r0
 800f908:	b928      	cbnz	r0, 800f916 <__mdiff+0x2e>
 800f90a:	f240 2137 	movw	r1, #567	@ 0x237
 800f90e:	4b3e      	ldr	r3, [pc, #248]	@ (800fa08 <__mdiff+0x120>)
 800f910:	483e      	ldr	r0, [pc, #248]	@ (800fa0c <__mdiff+0x124>)
 800f912:	f001 f937 	bl	8010b84 <__assert_func>
 800f916:	2301      	movs	r3, #1
 800f918:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800f91c:	4610      	mov	r0, r2
 800f91e:	b003      	add	sp, #12
 800f920:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f924:	bfbc      	itt	lt
 800f926:	464b      	movlt	r3, r9
 800f928:	46a1      	movlt	r9, r4
 800f92a:	4630      	mov	r0, r6
 800f92c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800f930:	bfba      	itte	lt
 800f932:	461c      	movlt	r4, r3
 800f934:	2501      	movlt	r5, #1
 800f936:	2500      	movge	r5, #0
 800f938:	f7ff fcfe 	bl	800f338 <_Balloc>
 800f93c:	4602      	mov	r2, r0
 800f93e:	b918      	cbnz	r0, 800f948 <__mdiff+0x60>
 800f940:	f240 2145 	movw	r1, #581	@ 0x245
 800f944:	4b30      	ldr	r3, [pc, #192]	@ (800fa08 <__mdiff+0x120>)
 800f946:	e7e3      	b.n	800f910 <__mdiff+0x28>
 800f948:	f100 0b14 	add.w	fp, r0, #20
 800f94c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800f950:	f109 0310 	add.w	r3, r9, #16
 800f954:	60c5      	str	r5, [r0, #12]
 800f956:	f04f 0c00 	mov.w	ip, #0
 800f95a:	f109 0514 	add.w	r5, r9, #20
 800f95e:	46d9      	mov	r9, fp
 800f960:	6926      	ldr	r6, [r4, #16]
 800f962:	f104 0e14 	add.w	lr, r4, #20
 800f966:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800f96a:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800f96e:	9301      	str	r3, [sp, #4]
 800f970:	9b01      	ldr	r3, [sp, #4]
 800f972:	f85e 0b04 	ldr.w	r0, [lr], #4
 800f976:	f853 af04 	ldr.w	sl, [r3, #4]!
 800f97a:	b281      	uxth	r1, r0
 800f97c:	9301      	str	r3, [sp, #4]
 800f97e:	fa1f f38a 	uxth.w	r3, sl
 800f982:	1a5b      	subs	r3, r3, r1
 800f984:	0c00      	lsrs	r0, r0, #16
 800f986:	4463      	add	r3, ip
 800f988:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800f98c:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800f990:	b29b      	uxth	r3, r3
 800f992:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800f996:	4576      	cmp	r6, lr
 800f998:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f99c:	f849 3b04 	str.w	r3, [r9], #4
 800f9a0:	d8e6      	bhi.n	800f970 <__mdiff+0x88>
 800f9a2:	1b33      	subs	r3, r6, r4
 800f9a4:	3b15      	subs	r3, #21
 800f9a6:	f023 0303 	bic.w	r3, r3, #3
 800f9aa:	3415      	adds	r4, #21
 800f9ac:	3304      	adds	r3, #4
 800f9ae:	42a6      	cmp	r6, r4
 800f9b0:	bf38      	it	cc
 800f9b2:	2304      	movcc	r3, #4
 800f9b4:	441d      	add	r5, r3
 800f9b6:	445b      	add	r3, fp
 800f9b8:	461e      	mov	r6, r3
 800f9ba:	462c      	mov	r4, r5
 800f9bc:	4544      	cmp	r4, r8
 800f9be:	d30e      	bcc.n	800f9de <__mdiff+0xf6>
 800f9c0:	f108 0103 	add.w	r1, r8, #3
 800f9c4:	1b49      	subs	r1, r1, r5
 800f9c6:	f021 0103 	bic.w	r1, r1, #3
 800f9ca:	3d03      	subs	r5, #3
 800f9cc:	45a8      	cmp	r8, r5
 800f9ce:	bf38      	it	cc
 800f9d0:	2100      	movcc	r1, #0
 800f9d2:	440b      	add	r3, r1
 800f9d4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f9d8:	b199      	cbz	r1, 800fa02 <__mdiff+0x11a>
 800f9da:	6117      	str	r7, [r2, #16]
 800f9dc:	e79e      	b.n	800f91c <__mdiff+0x34>
 800f9de:	46e6      	mov	lr, ip
 800f9e0:	f854 1b04 	ldr.w	r1, [r4], #4
 800f9e4:	fa1f fc81 	uxth.w	ip, r1
 800f9e8:	44f4      	add	ip, lr
 800f9ea:	0c08      	lsrs	r0, r1, #16
 800f9ec:	4471      	add	r1, lr
 800f9ee:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800f9f2:	b289      	uxth	r1, r1
 800f9f4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800f9f8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f9fc:	f846 1b04 	str.w	r1, [r6], #4
 800fa00:	e7dc      	b.n	800f9bc <__mdiff+0xd4>
 800fa02:	3f01      	subs	r7, #1
 800fa04:	e7e6      	b.n	800f9d4 <__mdiff+0xec>
 800fa06:	bf00      	nop
 800fa08:	08012309 	.word	0x08012309
 800fa0c:	0801237a 	.word	0x0801237a

0800fa10 <__ulp>:
 800fa10:	4b0e      	ldr	r3, [pc, #56]	@ (800fa4c <__ulp+0x3c>)
 800fa12:	400b      	ands	r3, r1
 800fa14:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800fa18:	2b00      	cmp	r3, #0
 800fa1a:	dc08      	bgt.n	800fa2e <__ulp+0x1e>
 800fa1c:	425b      	negs	r3, r3
 800fa1e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800fa22:	ea4f 5223 	mov.w	r2, r3, asr #20
 800fa26:	da04      	bge.n	800fa32 <__ulp+0x22>
 800fa28:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800fa2c:	4113      	asrs	r3, r2
 800fa2e:	2200      	movs	r2, #0
 800fa30:	e008      	b.n	800fa44 <__ulp+0x34>
 800fa32:	f1a2 0314 	sub.w	r3, r2, #20
 800fa36:	2b1e      	cmp	r3, #30
 800fa38:	bfd6      	itet	le
 800fa3a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800fa3e:	2201      	movgt	r2, #1
 800fa40:	40da      	lsrle	r2, r3
 800fa42:	2300      	movs	r3, #0
 800fa44:	4619      	mov	r1, r3
 800fa46:	4610      	mov	r0, r2
 800fa48:	4770      	bx	lr
 800fa4a:	bf00      	nop
 800fa4c:	7ff00000 	.word	0x7ff00000

0800fa50 <__b2d>:
 800fa50:	6902      	ldr	r2, [r0, #16]
 800fa52:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fa54:	f100 0614 	add.w	r6, r0, #20
 800fa58:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 800fa5c:	f852 4c04 	ldr.w	r4, [r2, #-4]
 800fa60:	4f1e      	ldr	r7, [pc, #120]	@ (800fadc <__b2d+0x8c>)
 800fa62:	4620      	mov	r0, r4
 800fa64:	f7ff fd5a 	bl	800f51c <__hi0bits>
 800fa68:	4603      	mov	r3, r0
 800fa6a:	f1c0 0020 	rsb	r0, r0, #32
 800fa6e:	2b0a      	cmp	r3, #10
 800fa70:	f1a2 0504 	sub.w	r5, r2, #4
 800fa74:	6008      	str	r0, [r1, #0]
 800fa76:	dc12      	bgt.n	800fa9e <__b2d+0x4e>
 800fa78:	42ae      	cmp	r6, r5
 800fa7a:	bf2c      	ite	cs
 800fa7c:	2200      	movcs	r2, #0
 800fa7e:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800fa82:	f1c3 0c0b 	rsb	ip, r3, #11
 800fa86:	3315      	adds	r3, #21
 800fa88:	fa24 fe0c 	lsr.w	lr, r4, ip
 800fa8c:	fa04 f303 	lsl.w	r3, r4, r3
 800fa90:	fa22 f20c 	lsr.w	r2, r2, ip
 800fa94:	ea4e 0107 	orr.w	r1, lr, r7
 800fa98:	431a      	orrs	r2, r3
 800fa9a:	4610      	mov	r0, r2
 800fa9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fa9e:	42ae      	cmp	r6, r5
 800faa0:	bf36      	itet	cc
 800faa2:	f1a2 0508 	subcc.w	r5, r2, #8
 800faa6:	2200      	movcs	r2, #0
 800faa8:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800faac:	3b0b      	subs	r3, #11
 800faae:	d012      	beq.n	800fad6 <__b2d+0x86>
 800fab0:	f1c3 0720 	rsb	r7, r3, #32
 800fab4:	fa22 f107 	lsr.w	r1, r2, r7
 800fab8:	409c      	lsls	r4, r3
 800faba:	430c      	orrs	r4, r1
 800fabc:	42b5      	cmp	r5, r6
 800fabe:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 800fac2:	bf94      	ite	ls
 800fac4:	2400      	movls	r4, #0
 800fac6:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 800faca:	409a      	lsls	r2, r3
 800facc:	40fc      	lsrs	r4, r7
 800face:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800fad2:	4322      	orrs	r2, r4
 800fad4:	e7e1      	b.n	800fa9a <__b2d+0x4a>
 800fad6:	ea44 0107 	orr.w	r1, r4, r7
 800fada:	e7de      	b.n	800fa9a <__b2d+0x4a>
 800fadc:	3ff00000 	.word	0x3ff00000

0800fae0 <__d2b>:
 800fae0:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800fae4:	2101      	movs	r1, #1
 800fae6:	4690      	mov	r8, r2
 800fae8:	4699      	mov	r9, r3
 800faea:	9e08      	ldr	r6, [sp, #32]
 800faec:	f7ff fc24 	bl	800f338 <_Balloc>
 800faf0:	4604      	mov	r4, r0
 800faf2:	b930      	cbnz	r0, 800fb02 <__d2b+0x22>
 800faf4:	4602      	mov	r2, r0
 800faf6:	f240 310f 	movw	r1, #783	@ 0x30f
 800fafa:	4b23      	ldr	r3, [pc, #140]	@ (800fb88 <__d2b+0xa8>)
 800fafc:	4823      	ldr	r0, [pc, #140]	@ (800fb8c <__d2b+0xac>)
 800fafe:	f001 f841 	bl	8010b84 <__assert_func>
 800fb02:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800fb06:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800fb0a:	b10d      	cbz	r5, 800fb10 <__d2b+0x30>
 800fb0c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800fb10:	9301      	str	r3, [sp, #4]
 800fb12:	f1b8 0300 	subs.w	r3, r8, #0
 800fb16:	d024      	beq.n	800fb62 <__d2b+0x82>
 800fb18:	4668      	mov	r0, sp
 800fb1a:	9300      	str	r3, [sp, #0]
 800fb1c:	f7ff fd1d 	bl	800f55a <__lo0bits>
 800fb20:	e9dd 1200 	ldrd	r1, r2, [sp]
 800fb24:	b1d8      	cbz	r0, 800fb5e <__d2b+0x7e>
 800fb26:	f1c0 0320 	rsb	r3, r0, #32
 800fb2a:	fa02 f303 	lsl.w	r3, r2, r3
 800fb2e:	430b      	orrs	r3, r1
 800fb30:	40c2      	lsrs	r2, r0
 800fb32:	6163      	str	r3, [r4, #20]
 800fb34:	9201      	str	r2, [sp, #4]
 800fb36:	9b01      	ldr	r3, [sp, #4]
 800fb38:	2b00      	cmp	r3, #0
 800fb3a:	bf0c      	ite	eq
 800fb3c:	2201      	moveq	r2, #1
 800fb3e:	2202      	movne	r2, #2
 800fb40:	61a3      	str	r3, [r4, #24]
 800fb42:	6122      	str	r2, [r4, #16]
 800fb44:	b1ad      	cbz	r5, 800fb72 <__d2b+0x92>
 800fb46:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800fb4a:	4405      	add	r5, r0
 800fb4c:	6035      	str	r5, [r6, #0]
 800fb4e:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800fb52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fb54:	6018      	str	r0, [r3, #0]
 800fb56:	4620      	mov	r0, r4
 800fb58:	b002      	add	sp, #8
 800fb5a:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800fb5e:	6161      	str	r1, [r4, #20]
 800fb60:	e7e9      	b.n	800fb36 <__d2b+0x56>
 800fb62:	a801      	add	r0, sp, #4
 800fb64:	f7ff fcf9 	bl	800f55a <__lo0bits>
 800fb68:	9b01      	ldr	r3, [sp, #4]
 800fb6a:	2201      	movs	r2, #1
 800fb6c:	6163      	str	r3, [r4, #20]
 800fb6e:	3020      	adds	r0, #32
 800fb70:	e7e7      	b.n	800fb42 <__d2b+0x62>
 800fb72:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800fb76:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800fb7a:	6030      	str	r0, [r6, #0]
 800fb7c:	6918      	ldr	r0, [r3, #16]
 800fb7e:	f7ff fccd 	bl	800f51c <__hi0bits>
 800fb82:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800fb86:	e7e4      	b.n	800fb52 <__d2b+0x72>
 800fb88:	08012309 	.word	0x08012309
 800fb8c:	0801237a 	.word	0x0801237a

0800fb90 <__ratio>:
 800fb90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb94:	b085      	sub	sp, #20
 800fb96:	e9cd 1000 	strd	r1, r0, [sp]
 800fb9a:	a902      	add	r1, sp, #8
 800fb9c:	f7ff ff58 	bl	800fa50 <__b2d>
 800fba0:	468b      	mov	fp, r1
 800fba2:	4606      	mov	r6, r0
 800fba4:	460f      	mov	r7, r1
 800fba6:	9800      	ldr	r0, [sp, #0]
 800fba8:	a903      	add	r1, sp, #12
 800fbaa:	f7ff ff51 	bl	800fa50 <__b2d>
 800fbae:	460d      	mov	r5, r1
 800fbb0:	9b01      	ldr	r3, [sp, #4]
 800fbb2:	4689      	mov	r9, r1
 800fbb4:	6919      	ldr	r1, [r3, #16]
 800fbb6:	9b00      	ldr	r3, [sp, #0]
 800fbb8:	4604      	mov	r4, r0
 800fbba:	691b      	ldr	r3, [r3, #16]
 800fbbc:	4630      	mov	r0, r6
 800fbbe:	1ac9      	subs	r1, r1, r3
 800fbc0:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800fbc4:	1a9b      	subs	r3, r3, r2
 800fbc6:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800fbca:	2b00      	cmp	r3, #0
 800fbcc:	bfcd      	iteet	gt
 800fbce:	463a      	movgt	r2, r7
 800fbd0:	462a      	movle	r2, r5
 800fbd2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800fbd6:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800fbda:	bfd8      	it	le
 800fbdc:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800fbe0:	464b      	mov	r3, r9
 800fbe2:	4622      	mov	r2, r4
 800fbe4:	4659      	mov	r1, fp
 800fbe6:	f7f0 fe0d 	bl	8000804 <__aeabi_ddiv>
 800fbea:	b005      	add	sp, #20
 800fbec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800fbf0 <__copybits>:
 800fbf0:	3901      	subs	r1, #1
 800fbf2:	b570      	push	{r4, r5, r6, lr}
 800fbf4:	1149      	asrs	r1, r1, #5
 800fbf6:	6914      	ldr	r4, [r2, #16]
 800fbf8:	3101      	adds	r1, #1
 800fbfa:	f102 0314 	add.w	r3, r2, #20
 800fbfe:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800fc02:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800fc06:	1f05      	subs	r5, r0, #4
 800fc08:	42a3      	cmp	r3, r4
 800fc0a:	d30c      	bcc.n	800fc26 <__copybits+0x36>
 800fc0c:	1aa3      	subs	r3, r4, r2
 800fc0e:	3b11      	subs	r3, #17
 800fc10:	f023 0303 	bic.w	r3, r3, #3
 800fc14:	3211      	adds	r2, #17
 800fc16:	42a2      	cmp	r2, r4
 800fc18:	bf88      	it	hi
 800fc1a:	2300      	movhi	r3, #0
 800fc1c:	4418      	add	r0, r3
 800fc1e:	2300      	movs	r3, #0
 800fc20:	4288      	cmp	r0, r1
 800fc22:	d305      	bcc.n	800fc30 <__copybits+0x40>
 800fc24:	bd70      	pop	{r4, r5, r6, pc}
 800fc26:	f853 6b04 	ldr.w	r6, [r3], #4
 800fc2a:	f845 6f04 	str.w	r6, [r5, #4]!
 800fc2e:	e7eb      	b.n	800fc08 <__copybits+0x18>
 800fc30:	f840 3b04 	str.w	r3, [r0], #4
 800fc34:	e7f4      	b.n	800fc20 <__copybits+0x30>

0800fc36 <__any_on>:
 800fc36:	f100 0214 	add.w	r2, r0, #20
 800fc3a:	6900      	ldr	r0, [r0, #16]
 800fc3c:	114b      	asrs	r3, r1, #5
 800fc3e:	4298      	cmp	r0, r3
 800fc40:	b510      	push	{r4, lr}
 800fc42:	db11      	blt.n	800fc68 <__any_on+0x32>
 800fc44:	dd0a      	ble.n	800fc5c <__any_on+0x26>
 800fc46:	f011 011f 	ands.w	r1, r1, #31
 800fc4a:	d007      	beq.n	800fc5c <__any_on+0x26>
 800fc4c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800fc50:	fa24 f001 	lsr.w	r0, r4, r1
 800fc54:	fa00 f101 	lsl.w	r1, r0, r1
 800fc58:	428c      	cmp	r4, r1
 800fc5a:	d10b      	bne.n	800fc74 <__any_on+0x3e>
 800fc5c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800fc60:	4293      	cmp	r3, r2
 800fc62:	d803      	bhi.n	800fc6c <__any_on+0x36>
 800fc64:	2000      	movs	r0, #0
 800fc66:	bd10      	pop	{r4, pc}
 800fc68:	4603      	mov	r3, r0
 800fc6a:	e7f7      	b.n	800fc5c <__any_on+0x26>
 800fc6c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800fc70:	2900      	cmp	r1, #0
 800fc72:	d0f5      	beq.n	800fc60 <__any_on+0x2a>
 800fc74:	2001      	movs	r0, #1
 800fc76:	e7f6      	b.n	800fc66 <__any_on+0x30>

0800fc78 <__ascii_wctomb>:
 800fc78:	4603      	mov	r3, r0
 800fc7a:	4608      	mov	r0, r1
 800fc7c:	b141      	cbz	r1, 800fc90 <__ascii_wctomb+0x18>
 800fc7e:	2aff      	cmp	r2, #255	@ 0xff
 800fc80:	d904      	bls.n	800fc8c <__ascii_wctomb+0x14>
 800fc82:	228a      	movs	r2, #138	@ 0x8a
 800fc84:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800fc88:	601a      	str	r2, [r3, #0]
 800fc8a:	4770      	bx	lr
 800fc8c:	2001      	movs	r0, #1
 800fc8e:	700a      	strb	r2, [r1, #0]
 800fc90:	4770      	bx	lr

0800fc92 <__ssputs_r>:
 800fc92:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fc96:	461f      	mov	r7, r3
 800fc98:	688e      	ldr	r6, [r1, #8]
 800fc9a:	4682      	mov	sl, r0
 800fc9c:	42be      	cmp	r6, r7
 800fc9e:	460c      	mov	r4, r1
 800fca0:	4690      	mov	r8, r2
 800fca2:	680b      	ldr	r3, [r1, #0]
 800fca4:	d82d      	bhi.n	800fd02 <__ssputs_r+0x70>
 800fca6:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800fcaa:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800fcae:	d026      	beq.n	800fcfe <__ssputs_r+0x6c>
 800fcb0:	6965      	ldr	r5, [r4, #20]
 800fcb2:	6909      	ldr	r1, [r1, #16]
 800fcb4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800fcb8:	eba3 0901 	sub.w	r9, r3, r1
 800fcbc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800fcc0:	1c7b      	adds	r3, r7, #1
 800fcc2:	444b      	add	r3, r9
 800fcc4:	106d      	asrs	r5, r5, #1
 800fcc6:	429d      	cmp	r5, r3
 800fcc8:	bf38      	it	cc
 800fcca:	461d      	movcc	r5, r3
 800fccc:	0553      	lsls	r3, r2, #21
 800fcce:	d527      	bpl.n	800fd20 <__ssputs_r+0x8e>
 800fcd0:	4629      	mov	r1, r5
 800fcd2:	f7fc f8f9 	bl	800bec8 <_malloc_r>
 800fcd6:	4606      	mov	r6, r0
 800fcd8:	b360      	cbz	r0, 800fd34 <__ssputs_r+0xa2>
 800fcda:	464a      	mov	r2, r9
 800fcdc:	6921      	ldr	r1, [r4, #16]
 800fcde:	f7fe f920 	bl	800df22 <memcpy>
 800fce2:	89a3      	ldrh	r3, [r4, #12]
 800fce4:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800fce8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fcec:	81a3      	strh	r3, [r4, #12]
 800fcee:	6126      	str	r6, [r4, #16]
 800fcf0:	444e      	add	r6, r9
 800fcf2:	6026      	str	r6, [r4, #0]
 800fcf4:	463e      	mov	r6, r7
 800fcf6:	6165      	str	r5, [r4, #20]
 800fcf8:	eba5 0509 	sub.w	r5, r5, r9
 800fcfc:	60a5      	str	r5, [r4, #8]
 800fcfe:	42be      	cmp	r6, r7
 800fd00:	d900      	bls.n	800fd04 <__ssputs_r+0x72>
 800fd02:	463e      	mov	r6, r7
 800fd04:	4632      	mov	r2, r6
 800fd06:	4641      	mov	r1, r8
 800fd08:	6820      	ldr	r0, [r4, #0]
 800fd0a:	f000 ff21 	bl	8010b50 <memmove>
 800fd0e:	2000      	movs	r0, #0
 800fd10:	68a3      	ldr	r3, [r4, #8]
 800fd12:	1b9b      	subs	r3, r3, r6
 800fd14:	60a3      	str	r3, [r4, #8]
 800fd16:	6823      	ldr	r3, [r4, #0]
 800fd18:	4433      	add	r3, r6
 800fd1a:	6023      	str	r3, [r4, #0]
 800fd1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fd20:	462a      	mov	r2, r5
 800fd22:	f000 ff61 	bl	8010be8 <_realloc_r>
 800fd26:	4606      	mov	r6, r0
 800fd28:	2800      	cmp	r0, #0
 800fd2a:	d1e0      	bne.n	800fcee <__ssputs_r+0x5c>
 800fd2c:	4650      	mov	r0, sl
 800fd2e:	6921      	ldr	r1, [r4, #16]
 800fd30:	f7fe ff6e 	bl	800ec10 <_free_r>
 800fd34:	230c      	movs	r3, #12
 800fd36:	f8ca 3000 	str.w	r3, [sl]
 800fd3a:	89a3      	ldrh	r3, [r4, #12]
 800fd3c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800fd40:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fd44:	81a3      	strh	r3, [r4, #12]
 800fd46:	e7e9      	b.n	800fd1c <__ssputs_r+0x8a>

0800fd48 <_svfiprintf_r>:
 800fd48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fd4c:	4698      	mov	r8, r3
 800fd4e:	898b      	ldrh	r3, [r1, #12]
 800fd50:	4607      	mov	r7, r0
 800fd52:	061b      	lsls	r3, r3, #24
 800fd54:	460d      	mov	r5, r1
 800fd56:	4614      	mov	r4, r2
 800fd58:	b09d      	sub	sp, #116	@ 0x74
 800fd5a:	d510      	bpl.n	800fd7e <_svfiprintf_r+0x36>
 800fd5c:	690b      	ldr	r3, [r1, #16]
 800fd5e:	b973      	cbnz	r3, 800fd7e <_svfiprintf_r+0x36>
 800fd60:	2140      	movs	r1, #64	@ 0x40
 800fd62:	f7fc f8b1 	bl	800bec8 <_malloc_r>
 800fd66:	6028      	str	r0, [r5, #0]
 800fd68:	6128      	str	r0, [r5, #16]
 800fd6a:	b930      	cbnz	r0, 800fd7a <_svfiprintf_r+0x32>
 800fd6c:	230c      	movs	r3, #12
 800fd6e:	603b      	str	r3, [r7, #0]
 800fd70:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800fd74:	b01d      	add	sp, #116	@ 0x74
 800fd76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fd7a:	2340      	movs	r3, #64	@ 0x40
 800fd7c:	616b      	str	r3, [r5, #20]
 800fd7e:	2300      	movs	r3, #0
 800fd80:	9309      	str	r3, [sp, #36]	@ 0x24
 800fd82:	2320      	movs	r3, #32
 800fd84:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800fd88:	2330      	movs	r3, #48	@ 0x30
 800fd8a:	f04f 0901 	mov.w	r9, #1
 800fd8e:	f8cd 800c 	str.w	r8, [sp, #12]
 800fd92:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800ff2c <_svfiprintf_r+0x1e4>
 800fd96:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800fd9a:	4623      	mov	r3, r4
 800fd9c:	469a      	mov	sl, r3
 800fd9e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fda2:	b10a      	cbz	r2, 800fda8 <_svfiprintf_r+0x60>
 800fda4:	2a25      	cmp	r2, #37	@ 0x25
 800fda6:	d1f9      	bne.n	800fd9c <_svfiprintf_r+0x54>
 800fda8:	ebba 0b04 	subs.w	fp, sl, r4
 800fdac:	d00b      	beq.n	800fdc6 <_svfiprintf_r+0x7e>
 800fdae:	465b      	mov	r3, fp
 800fdb0:	4622      	mov	r2, r4
 800fdb2:	4629      	mov	r1, r5
 800fdb4:	4638      	mov	r0, r7
 800fdb6:	f7ff ff6c 	bl	800fc92 <__ssputs_r>
 800fdba:	3001      	adds	r0, #1
 800fdbc:	f000 80a7 	beq.w	800ff0e <_svfiprintf_r+0x1c6>
 800fdc0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fdc2:	445a      	add	r2, fp
 800fdc4:	9209      	str	r2, [sp, #36]	@ 0x24
 800fdc6:	f89a 3000 	ldrb.w	r3, [sl]
 800fdca:	2b00      	cmp	r3, #0
 800fdcc:	f000 809f 	beq.w	800ff0e <_svfiprintf_r+0x1c6>
 800fdd0:	2300      	movs	r3, #0
 800fdd2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800fdd6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fdda:	f10a 0a01 	add.w	sl, sl, #1
 800fdde:	9304      	str	r3, [sp, #16]
 800fde0:	9307      	str	r3, [sp, #28]
 800fde2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800fde6:	931a      	str	r3, [sp, #104]	@ 0x68
 800fde8:	4654      	mov	r4, sl
 800fdea:	2205      	movs	r2, #5
 800fdec:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fdf0:	484e      	ldr	r0, [pc, #312]	@ (800ff2c <_svfiprintf_r+0x1e4>)
 800fdf2:	f7fe f888 	bl	800df06 <memchr>
 800fdf6:	9a04      	ldr	r2, [sp, #16]
 800fdf8:	b9d8      	cbnz	r0, 800fe32 <_svfiprintf_r+0xea>
 800fdfa:	06d0      	lsls	r0, r2, #27
 800fdfc:	bf44      	itt	mi
 800fdfe:	2320      	movmi	r3, #32
 800fe00:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fe04:	0711      	lsls	r1, r2, #28
 800fe06:	bf44      	itt	mi
 800fe08:	232b      	movmi	r3, #43	@ 0x2b
 800fe0a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fe0e:	f89a 3000 	ldrb.w	r3, [sl]
 800fe12:	2b2a      	cmp	r3, #42	@ 0x2a
 800fe14:	d015      	beq.n	800fe42 <_svfiprintf_r+0xfa>
 800fe16:	4654      	mov	r4, sl
 800fe18:	2000      	movs	r0, #0
 800fe1a:	f04f 0c0a 	mov.w	ip, #10
 800fe1e:	9a07      	ldr	r2, [sp, #28]
 800fe20:	4621      	mov	r1, r4
 800fe22:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fe26:	3b30      	subs	r3, #48	@ 0x30
 800fe28:	2b09      	cmp	r3, #9
 800fe2a:	d94b      	bls.n	800fec4 <_svfiprintf_r+0x17c>
 800fe2c:	b1b0      	cbz	r0, 800fe5c <_svfiprintf_r+0x114>
 800fe2e:	9207      	str	r2, [sp, #28]
 800fe30:	e014      	b.n	800fe5c <_svfiprintf_r+0x114>
 800fe32:	eba0 0308 	sub.w	r3, r0, r8
 800fe36:	fa09 f303 	lsl.w	r3, r9, r3
 800fe3a:	4313      	orrs	r3, r2
 800fe3c:	46a2      	mov	sl, r4
 800fe3e:	9304      	str	r3, [sp, #16]
 800fe40:	e7d2      	b.n	800fde8 <_svfiprintf_r+0xa0>
 800fe42:	9b03      	ldr	r3, [sp, #12]
 800fe44:	1d19      	adds	r1, r3, #4
 800fe46:	681b      	ldr	r3, [r3, #0]
 800fe48:	9103      	str	r1, [sp, #12]
 800fe4a:	2b00      	cmp	r3, #0
 800fe4c:	bfbb      	ittet	lt
 800fe4e:	425b      	neglt	r3, r3
 800fe50:	f042 0202 	orrlt.w	r2, r2, #2
 800fe54:	9307      	strge	r3, [sp, #28]
 800fe56:	9307      	strlt	r3, [sp, #28]
 800fe58:	bfb8      	it	lt
 800fe5a:	9204      	strlt	r2, [sp, #16]
 800fe5c:	7823      	ldrb	r3, [r4, #0]
 800fe5e:	2b2e      	cmp	r3, #46	@ 0x2e
 800fe60:	d10a      	bne.n	800fe78 <_svfiprintf_r+0x130>
 800fe62:	7863      	ldrb	r3, [r4, #1]
 800fe64:	2b2a      	cmp	r3, #42	@ 0x2a
 800fe66:	d132      	bne.n	800fece <_svfiprintf_r+0x186>
 800fe68:	9b03      	ldr	r3, [sp, #12]
 800fe6a:	3402      	adds	r4, #2
 800fe6c:	1d1a      	adds	r2, r3, #4
 800fe6e:	681b      	ldr	r3, [r3, #0]
 800fe70:	9203      	str	r2, [sp, #12]
 800fe72:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800fe76:	9305      	str	r3, [sp, #20]
 800fe78:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800ff30 <_svfiprintf_r+0x1e8>
 800fe7c:	2203      	movs	r2, #3
 800fe7e:	4650      	mov	r0, sl
 800fe80:	7821      	ldrb	r1, [r4, #0]
 800fe82:	f7fe f840 	bl	800df06 <memchr>
 800fe86:	b138      	cbz	r0, 800fe98 <_svfiprintf_r+0x150>
 800fe88:	2240      	movs	r2, #64	@ 0x40
 800fe8a:	9b04      	ldr	r3, [sp, #16]
 800fe8c:	eba0 000a 	sub.w	r0, r0, sl
 800fe90:	4082      	lsls	r2, r0
 800fe92:	4313      	orrs	r3, r2
 800fe94:	3401      	adds	r4, #1
 800fe96:	9304      	str	r3, [sp, #16]
 800fe98:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fe9c:	2206      	movs	r2, #6
 800fe9e:	4825      	ldr	r0, [pc, #148]	@ (800ff34 <_svfiprintf_r+0x1ec>)
 800fea0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800fea4:	f7fe f82f 	bl	800df06 <memchr>
 800fea8:	2800      	cmp	r0, #0
 800feaa:	d036      	beq.n	800ff1a <_svfiprintf_r+0x1d2>
 800feac:	4b22      	ldr	r3, [pc, #136]	@ (800ff38 <_svfiprintf_r+0x1f0>)
 800feae:	bb1b      	cbnz	r3, 800fef8 <_svfiprintf_r+0x1b0>
 800feb0:	9b03      	ldr	r3, [sp, #12]
 800feb2:	3307      	adds	r3, #7
 800feb4:	f023 0307 	bic.w	r3, r3, #7
 800feb8:	3308      	adds	r3, #8
 800feba:	9303      	str	r3, [sp, #12]
 800febc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800febe:	4433      	add	r3, r6
 800fec0:	9309      	str	r3, [sp, #36]	@ 0x24
 800fec2:	e76a      	b.n	800fd9a <_svfiprintf_r+0x52>
 800fec4:	460c      	mov	r4, r1
 800fec6:	2001      	movs	r0, #1
 800fec8:	fb0c 3202 	mla	r2, ip, r2, r3
 800fecc:	e7a8      	b.n	800fe20 <_svfiprintf_r+0xd8>
 800fece:	2300      	movs	r3, #0
 800fed0:	f04f 0c0a 	mov.w	ip, #10
 800fed4:	4619      	mov	r1, r3
 800fed6:	3401      	adds	r4, #1
 800fed8:	9305      	str	r3, [sp, #20]
 800feda:	4620      	mov	r0, r4
 800fedc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fee0:	3a30      	subs	r2, #48	@ 0x30
 800fee2:	2a09      	cmp	r2, #9
 800fee4:	d903      	bls.n	800feee <_svfiprintf_r+0x1a6>
 800fee6:	2b00      	cmp	r3, #0
 800fee8:	d0c6      	beq.n	800fe78 <_svfiprintf_r+0x130>
 800feea:	9105      	str	r1, [sp, #20]
 800feec:	e7c4      	b.n	800fe78 <_svfiprintf_r+0x130>
 800feee:	4604      	mov	r4, r0
 800fef0:	2301      	movs	r3, #1
 800fef2:	fb0c 2101 	mla	r1, ip, r1, r2
 800fef6:	e7f0      	b.n	800feda <_svfiprintf_r+0x192>
 800fef8:	ab03      	add	r3, sp, #12
 800fefa:	9300      	str	r3, [sp, #0]
 800fefc:	462a      	mov	r2, r5
 800fefe:	4638      	mov	r0, r7
 800ff00:	4b0e      	ldr	r3, [pc, #56]	@ (800ff3c <_svfiprintf_r+0x1f4>)
 800ff02:	a904      	add	r1, sp, #16
 800ff04:	f7fc ff9e 	bl	800ce44 <_printf_float>
 800ff08:	1c42      	adds	r2, r0, #1
 800ff0a:	4606      	mov	r6, r0
 800ff0c:	d1d6      	bne.n	800febc <_svfiprintf_r+0x174>
 800ff0e:	89ab      	ldrh	r3, [r5, #12]
 800ff10:	065b      	lsls	r3, r3, #25
 800ff12:	f53f af2d 	bmi.w	800fd70 <_svfiprintf_r+0x28>
 800ff16:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ff18:	e72c      	b.n	800fd74 <_svfiprintf_r+0x2c>
 800ff1a:	ab03      	add	r3, sp, #12
 800ff1c:	9300      	str	r3, [sp, #0]
 800ff1e:	462a      	mov	r2, r5
 800ff20:	4638      	mov	r0, r7
 800ff22:	4b06      	ldr	r3, [pc, #24]	@ (800ff3c <_svfiprintf_r+0x1f4>)
 800ff24:	a904      	add	r1, sp, #16
 800ff26:	f7fd fa2b 	bl	800d380 <_printf_i>
 800ff2a:	e7ed      	b.n	800ff08 <_svfiprintf_r+0x1c0>
 800ff2c:	080123d3 	.word	0x080123d3
 800ff30:	080123d9 	.word	0x080123d9
 800ff34:	080123dd 	.word	0x080123dd
 800ff38:	0800ce45 	.word	0x0800ce45
 800ff3c:	0800fc93 	.word	0x0800fc93

0800ff40 <_sungetc_r>:
 800ff40:	b538      	push	{r3, r4, r5, lr}
 800ff42:	1c4b      	adds	r3, r1, #1
 800ff44:	4614      	mov	r4, r2
 800ff46:	d103      	bne.n	800ff50 <_sungetc_r+0x10>
 800ff48:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800ff4c:	4628      	mov	r0, r5
 800ff4e:	bd38      	pop	{r3, r4, r5, pc}
 800ff50:	8993      	ldrh	r3, [r2, #12]
 800ff52:	b2cd      	uxtb	r5, r1
 800ff54:	f023 0320 	bic.w	r3, r3, #32
 800ff58:	8193      	strh	r3, [r2, #12]
 800ff5a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ff5c:	6852      	ldr	r2, [r2, #4]
 800ff5e:	b18b      	cbz	r3, 800ff84 <_sungetc_r+0x44>
 800ff60:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800ff62:	4293      	cmp	r3, r2
 800ff64:	dd08      	ble.n	800ff78 <_sungetc_r+0x38>
 800ff66:	6823      	ldr	r3, [r4, #0]
 800ff68:	1e5a      	subs	r2, r3, #1
 800ff6a:	6022      	str	r2, [r4, #0]
 800ff6c:	f803 5c01 	strb.w	r5, [r3, #-1]
 800ff70:	6863      	ldr	r3, [r4, #4]
 800ff72:	3301      	adds	r3, #1
 800ff74:	6063      	str	r3, [r4, #4]
 800ff76:	e7e9      	b.n	800ff4c <_sungetc_r+0xc>
 800ff78:	4621      	mov	r1, r4
 800ff7a:	f000 fd1c 	bl	80109b6 <__submore>
 800ff7e:	2800      	cmp	r0, #0
 800ff80:	d0f1      	beq.n	800ff66 <_sungetc_r+0x26>
 800ff82:	e7e1      	b.n	800ff48 <_sungetc_r+0x8>
 800ff84:	6921      	ldr	r1, [r4, #16]
 800ff86:	6823      	ldr	r3, [r4, #0]
 800ff88:	b151      	cbz	r1, 800ffa0 <_sungetc_r+0x60>
 800ff8a:	4299      	cmp	r1, r3
 800ff8c:	d208      	bcs.n	800ffa0 <_sungetc_r+0x60>
 800ff8e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800ff92:	42a9      	cmp	r1, r5
 800ff94:	d104      	bne.n	800ffa0 <_sungetc_r+0x60>
 800ff96:	3b01      	subs	r3, #1
 800ff98:	3201      	adds	r2, #1
 800ff9a:	6023      	str	r3, [r4, #0]
 800ff9c:	6062      	str	r2, [r4, #4]
 800ff9e:	e7d5      	b.n	800ff4c <_sungetc_r+0xc>
 800ffa0:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 800ffa4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ffa8:	6363      	str	r3, [r4, #52]	@ 0x34
 800ffaa:	2303      	movs	r3, #3
 800ffac:	63a3      	str	r3, [r4, #56]	@ 0x38
 800ffae:	4623      	mov	r3, r4
 800ffb0:	f803 5f46 	strb.w	r5, [r3, #70]!
 800ffb4:	6023      	str	r3, [r4, #0]
 800ffb6:	2301      	movs	r3, #1
 800ffb8:	e7dc      	b.n	800ff74 <_sungetc_r+0x34>

0800ffba <__ssrefill_r>:
 800ffba:	b510      	push	{r4, lr}
 800ffbc:	460c      	mov	r4, r1
 800ffbe:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800ffc0:	b169      	cbz	r1, 800ffde <__ssrefill_r+0x24>
 800ffc2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ffc6:	4299      	cmp	r1, r3
 800ffc8:	d001      	beq.n	800ffce <__ssrefill_r+0x14>
 800ffca:	f7fe fe21 	bl	800ec10 <_free_r>
 800ffce:	2000      	movs	r0, #0
 800ffd0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ffd2:	6360      	str	r0, [r4, #52]	@ 0x34
 800ffd4:	6063      	str	r3, [r4, #4]
 800ffd6:	b113      	cbz	r3, 800ffde <__ssrefill_r+0x24>
 800ffd8:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800ffda:	6023      	str	r3, [r4, #0]
 800ffdc:	bd10      	pop	{r4, pc}
 800ffde:	6923      	ldr	r3, [r4, #16]
 800ffe0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ffe4:	6023      	str	r3, [r4, #0]
 800ffe6:	2300      	movs	r3, #0
 800ffe8:	6063      	str	r3, [r4, #4]
 800ffea:	89a3      	ldrh	r3, [r4, #12]
 800ffec:	f043 0320 	orr.w	r3, r3, #32
 800fff0:	81a3      	strh	r3, [r4, #12]
 800fff2:	e7f3      	b.n	800ffdc <__ssrefill_r+0x22>

0800fff4 <__ssvfiscanf_r>:
 800fff4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fff8:	460c      	mov	r4, r1
 800fffa:	2100      	movs	r1, #0
 800fffc:	4606      	mov	r6, r0
 800fffe:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 8010002:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8010006:	49ab      	ldr	r1, [pc, #684]	@ (80102b4 <__ssvfiscanf_r+0x2c0>)
 8010008:	f10d 0804 	add.w	r8, sp, #4
 801000c:	91a0      	str	r1, [sp, #640]	@ 0x280
 801000e:	49aa      	ldr	r1, [pc, #680]	@ (80102b8 <__ssvfiscanf_r+0x2c4>)
 8010010:	4faa      	ldr	r7, [pc, #680]	@ (80102bc <__ssvfiscanf_r+0x2c8>)
 8010012:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8010016:	91a1      	str	r1, [sp, #644]	@ 0x284
 8010018:	9300      	str	r3, [sp, #0]
 801001a:	f892 9000 	ldrb.w	r9, [r2]
 801001e:	f1b9 0f00 	cmp.w	r9, #0
 8010022:	f000 8159 	beq.w	80102d8 <__ssvfiscanf_r+0x2e4>
 8010026:	f817 3009 	ldrb.w	r3, [r7, r9]
 801002a:	1c55      	adds	r5, r2, #1
 801002c:	f013 0308 	ands.w	r3, r3, #8
 8010030:	d019      	beq.n	8010066 <__ssvfiscanf_r+0x72>
 8010032:	6863      	ldr	r3, [r4, #4]
 8010034:	2b00      	cmp	r3, #0
 8010036:	dd0f      	ble.n	8010058 <__ssvfiscanf_r+0x64>
 8010038:	6823      	ldr	r3, [r4, #0]
 801003a:	781a      	ldrb	r2, [r3, #0]
 801003c:	5cba      	ldrb	r2, [r7, r2]
 801003e:	0712      	lsls	r2, r2, #28
 8010040:	d401      	bmi.n	8010046 <__ssvfiscanf_r+0x52>
 8010042:	462a      	mov	r2, r5
 8010044:	e7e9      	b.n	801001a <__ssvfiscanf_r+0x26>
 8010046:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8010048:	3301      	adds	r3, #1
 801004a:	3201      	adds	r2, #1
 801004c:	9245      	str	r2, [sp, #276]	@ 0x114
 801004e:	6862      	ldr	r2, [r4, #4]
 8010050:	6023      	str	r3, [r4, #0]
 8010052:	3a01      	subs	r2, #1
 8010054:	6062      	str	r2, [r4, #4]
 8010056:	e7ec      	b.n	8010032 <__ssvfiscanf_r+0x3e>
 8010058:	4621      	mov	r1, r4
 801005a:	4630      	mov	r0, r6
 801005c:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801005e:	4798      	blx	r3
 8010060:	2800      	cmp	r0, #0
 8010062:	d0e9      	beq.n	8010038 <__ssvfiscanf_r+0x44>
 8010064:	e7ed      	b.n	8010042 <__ssvfiscanf_r+0x4e>
 8010066:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 801006a:	f040 8086 	bne.w	801017a <__ssvfiscanf_r+0x186>
 801006e:	9341      	str	r3, [sp, #260]	@ 0x104
 8010070:	9343      	str	r3, [sp, #268]	@ 0x10c
 8010072:	7853      	ldrb	r3, [r2, #1]
 8010074:	2b2a      	cmp	r3, #42	@ 0x2a
 8010076:	bf04      	itt	eq
 8010078:	2310      	moveq	r3, #16
 801007a:	1c95      	addeq	r5, r2, #2
 801007c:	f04f 020a 	mov.w	r2, #10
 8010080:	bf08      	it	eq
 8010082:	9341      	streq	r3, [sp, #260]	@ 0x104
 8010084:	46aa      	mov	sl, r5
 8010086:	f81a 1b01 	ldrb.w	r1, [sl], #1
 801008a:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 801008e:	2b09      	cmp	r3, #9
 8010090:	d91e      	bls.n	80100d0 <__ssvfiscanf_r+0xdc>
 8010092:	f8df b22c 	ldr.w	fp, [pc, #556]	@ 80102c0 <__ssvfiscanf_r+0x2cc>
 8010096:	2203      	movs	r2, #3
 8010098:	4658      	mov	r0, fp
 801009a:	f7fd ff34 	bl	800df06 <memchr>
 801009e:	b138      	cbz	r0, 80100b0 <__ssvfiscanf_r+0xbc>
 80100a0:	2301      	movs	r3, #1
 80100a2:	4655      	mov	r5, sl
 80100a4:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80100a6:	eba0 000b 	sub.w	r0, r0, fp
 80100aa:	4083      	lsls	r3, r0
 80100ac:	4313      	orrs	r3, r2
 80100ae:	9341      	str	r3, [sp, #260]	@ 0x104
 80100b0:	f815 3b01 	ldrb.w	r3, [r5], #1
 80100b4:	2b78      	cmp	r3, #120	@ 0x78
 80100b6:	d806      	bhi.n	80100c6 <__ssvfiscanf_r+0xd2>
 80100b8:	2b57      	cmp	r3, #87	@ 0x57
 80100ba:	d810      	bhi.n	80100de <__ssvfiscanf_r+0xea>
 80100bc:	2b25      	cmp	r3, #37	@ 0x25
 80100be:	d05c      	beq.n	801017a <__ssvfiscanf_r+0x186>
 80100c0:	d856      	bhi.n	8010170 <__ssvfiscanf_r+0x17c>
 80100c2:	2b00      	cmp	r3, #0
 80100c4:	d074      	beq.n	80101b0 <__ssvfiscanf_r+0x1bc>
 80100c6:	2303      	movs	r3, #3
 80100c8:	9347      	str	r3, [sp, #284]	@ 0x11c
 80100ca:	230a      	movs	r3, #10
 80100cc:	9342      	str	r3, [sp, #264]	@ 0x108
 80100ce:	e087      	b.n	80101e0 <__ssvfiscanf_r+0x1ec>
 80100d0:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 80100d2:	4655      	mov	r5, sl
 80100d4:	fb02 1103 	mla	r1, r2, r3, r1
 80100d8:	3930      	subs	r1, #48	@ 0x30
 80100da:	9143      	str	r1, [sp, #268]	@ 0x10c
 80100dc:	e7d2      	b.n	8010084 <__ssvfiscanf_r+0x90>
 80100de:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 80100e2:	2a20      	cmp	r2, #32
 80100e4:	d8ef      	bhi.n	80100c6 <__ssvfiscanf_r+0xd2>
 80100e6:	a101      	add	r1, pc, #4	@ (adr r1, 80100ec <__ssvfiscanf_r+0xf8>)
 80100e8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80100ec:	080101bf 	.word	0x080101bf
 80100f0:	080100c7 	.word	0x080100c7
 80100f4:	080100c7 	.word	0x080100c7
 80100f8:	08010219 	.word	0x08010219
 80100fc:	080100c7 	.word	0x080100c7
 8010100:	080100c7 	.word	0x080100c7
 8010104:	080100c7 	.word	0x080100c7
 8010108:	080100c7 	.word	0x080100c7
 801010c:	080100c7 	.word	0x080100c7
 8010110:	080100c7 	.word	0x080100c7
 8010114:	080100c7 	.word	0x080100c7
 8010118:	0801022f 	.word	0x0801022f
 801011c:	08010215 	.word	0x08010215
 8010120:	08010177 	.word	0x08010177
 8010124:	08010177 	.word	0x08010177
 8010128:	08010177 	.word	0x08010177
 801012c:	080100c7 	.word	0x080100c7
 8010130:	080101d1 	.word	0x080101d1
 8010134:	080100c7 	.word	0x080100c7
 8010138:	080100c7 	.word	0x080100c7
 801013c:	080100c7 	.word	0x080100c7
 8010140:	080100c7 	.word	0x080100c7
 8010144:	0801023f 	.word	0x0801023f
 8010148:	080101d9 	.word	0x080101d9
 801014c:	080101b7 	.word	0x080101b7
 8010150:	080100c7 	.word	0x080100c7
 8010154:	080100c7 	.word	0x080100c7
 8010158:	0801023b 	.word	0x0801023b
 801015c:	080100c7 	.word	0x080100c7
 8010160:	08010215 	.word	0x08010215
 8010164:	080100c7 	.word	0x080100c7
 8010168:	080100c7 	.word	0x080100c7
 801016c:	080101bf 	.word	0x080101bf
 8010170:	3b45      	subs	r3, #69	@ 0x45
 8010172:	2b02      	cmp	r3, #2
 8010174:	d8a7      	bhi.n	80100c6 <__ssvfiscanf_r+0xd2>
 8010176:	2305      	movs	r3, #5
 8010178:	e031      	b.n	80101de <__ssvfiscanf_r+0x1ea>
 801017a:	6863      	ldr	r3, [r4, #4]
 801017c:	2b00      	cmp	r3, #0
 801017e:	dd0d      	ble.n	801019c <__ssvfiscanf_r+0x1a8>
 8010180:	6823      	ldr	r3, [r4, #0]
 8010182:	781a      	ldrb	r2, [r3, #0]
 8010184:	454a      	cmp	r2, r9
 8010186:	f040 80a7 	bne.w	80102d8 <__ssvfiscanf_r+0x2e4>
 801018a:	3301      	adds	r3, #1
 801018c:	6862      	ldr	r2, [r4, #4]
 801018e:	6023      	str	r3, [r4, #0]
 8010190:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8010192:	3a01      	subs	r2, #1
 8010194:	3301      	adds	r3, #1
 8010196:	6062      	str	r2, [r4, #4]
 8010198:	9345      	str	r3, [sp, #276]	@ 0x114
 801019a:	e752      	b.n	8010042 <__ssvfiscanf_r+0x4e>
 801019c:	4621      	mov	r1, r4
 801019e:	4630      	mov	r0, r6
 80101a0:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80101a2:	4798      	blx	r3
 80101a4:	2800      	cmp	r0, #0
 80101a6:	d0eb      	beq.n	8010180 <__ssvfiscanf_r+0x18c>
 80101a8:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80101aa:	2800      	cmp	r0, #0
 80101ac:	f040 808c 	bne.w	80102c8 <__ssvfiscanf_r+0x2d4>
 80101b0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80101b4:	e08c      	b.n	80102d0 <__ssvfiscanf_r+0x2dc>
 80101b6:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80101b8:	f042 0220 	orr.w	r2, r2, #32
 80101bc:	9241      	str	r2, [sp, #260]	@ 0x104
 80101be:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80101c0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80101c4:	9241      	str	r2, [sp, #260]	@ 0x104
 80101c6:	2210      	movs	r2, #16
 80101c8:	2b6e      	cmp	r3, #110	@ 0x6e
 80101ca:	9242      	str	r2, [sp, #264]	@ 0x108
 80101cc:	d902      	bls.n	80101d4 <__ssvfiscanf_r+0x1e0>
 80101ce:	e005      	b.n	80101dc <__ssvfiscanf_r+0x1e8>
 80101d0:	2300      	movs	r3, #0
 80101d2:	9342      	str	r3, [sp, #264]	@ 0x108
 80101d4:	2303      	movs	r3, #3
 80101d6:	e002      	b.n	80101de <__ssvfiscanf_r+0x1ea>
 80101d8:	2308      	movs	r3, #8
 80101da:	9342      	str	r3, [sp, #264]	@ 0x108
 80101dc:	2304      	movs	r3, #4
 80101de:	9347      	str	r3, [sp, #284]	@ 0x11c
 80101e0:	6863      	ldr	r3, [r4, #4]
 80101e2:	2b00      	cmp	r3, #0
 80101e4:	dd39      	ble.n	801025a <__ssvfiscanf_r+0x266>
 80101e6:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80101e8:	0659      	lsls	r1, r3, #25
 80101ea:	d404      	bmi.n	80101f6 <__ssvfiscanf_r+0x202>
 80101ec:	6823      	ldr	r3, [r4, #0]
 80101ee:	781a      	ldrb	r2, [r3, #0]
 80101f0:	5cba      	ldrb	r2, [r7, r2]
 80101f2:	0712      	lsls	r2, r2, #28
 80101f4:	d438      	bmi.n	8010268 <__ssvfiscanf_r+0x274>
 80101f6:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 80101f8:	2b02      	cmp	r3, #2
 80101fa:	dc47      	bgt.n	801028c <__ssvfiscanf_r+0x298>
 80101fc:	466b      	mov	r3, sp
 80101fe:	4622      	mov	r2, r4
 8010200:	4630      	mov	r0, r6
 8010202:	a941      	add	r1, sp, #260	@ 0x104
 8010204:	f000 f9aa 	bl	801055c <_scanf_chars>
 8010208:	2801      	cmp	r0, #1
 801020a:	d065      	beq.n	80102d8 <__ssvfiscanf_r+0x2e4>
 801020c:	2802      	cmp	r0, #2
 801020e:	f47f af18 	bne.w	8010042 <__ssvfiscanf_r+0x4e>
 8010212:	e7c9      	b.n	80101a8 <__ssvfiscanf_r+0x1b4>
 8010214:	220a      	movs	r2, #10
 8010216:	e7d7      	b.n	80101c8 <__ssvfiscanf_r+0x1d4>
 8010218:	4629      	mov	r1, r5
 801021a:	4640      	mov	r0, r8
 801021c:	f000 fb92 	bl	8010944 <__sccl>
 8010220:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8010222:	4605      	mov	r5, r0
 8010224:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010228:	9341      	str	r3, [sp, #260]	@ 0x104
 801022a:	2301      	movs	r3, #1
 801022c:	e7d7      	b.n	80101de <__ssvfiscanf_r+0x1ea>
 801022e:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8010230:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010234:	9341      	str	r3, [sp, #260]	@ 0x104
 8010236:	2300      	movs	r3, #0
 8010238:	e7d1      	b.n	80101de <__ssvfiscanf_r+0x1ea>
 801023a:	2302      	movs	r3, #2
 801023c:	e7cf      	b.n	80101de <__ssvfiscanf_r+0x1ea>
 801023e:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8010240:	06c3      	lsls	r3, r0, #27
 8010242:	f53f aefe 	bmi.w	8010042 <__ssvfiscanf_r+0x4e>
 8010246:	9b00      	ldr	r3, [sp, #0]
 8010248:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801024a:	1d19      	adds	r1, r3, #4
 801024c:	9100      	str	r1, [sp, #0]
 801024e:	681b      	ldr	r3, [r3, #0]
 8010250:	07c0      	lsls	r0, r0, #31
 8010252:	bf4c      	ite	mi
 8010254:	801a      	strhmi	r2, [r3, #0]
 8010256:	601a      	strpl	r2, [r3, #0]
 8010258:	e6f3      	b.n	8010042 <__ssvfiscanf_r+0x4e>
 801025a:	4621      	mov	r1, r4
 801025c:	4630      	mov	r0, r6
 801025e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8010260:	4798      	blx	r3
 8010262:	2800      	cmp	r0, #0
 8010264:	d0bf      	beq.n	80101e6 <__ssvfiscanf_r+0x1f2>
 8010266:	e79f      	b.n	80101a8 <__ssvfiscanf_r+0x1b4>
 8010268:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801026a:	3201      	adds	r2, #1
 801026c:	9245      	str	r2, [sp, #276]	@ 0x114
 801026e:	6862      	ldr	r2, [r4, #4]
 8010270:	3a01      	subs	r2, #1
 8010272:	2a00      	cmp	r2, #0
 8010274:	6062      	str	r2, [r4, #4]
 8010276:	dd02      	ble.n	801027e <__ssvfiscanf_r+0x28a>
 8010278:	3301      	adds	r3, #1
 801027a:	6023      	str	r3, [r4, #0]
 801027c:	e7b6      	b.n	80101ec <__ssvfiscanf_r+0x1f8>
 801027e:	4621      	mov	r1, r4
 8010280:	4630      	mov	r0, r6
 8010282:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8010284:	4798      	blx	r3
 8010286:	2800      	cmp	r0, #0
 8010288:	d0b0      	beq.n	80101ec <__ssvfiscanf_r+0x1f8>
 801028a:	e78d      	b.n	80101a8 <__ssvfiscanf_r+0x1b4>
 801028c:	2b04      	cmp	r3, #4
 801028e:	dc06      	bgt.n	801029e <__ssvfiscanf_r+0x2aa>
 8010290:	466b      	mov	r3, sp
 8010292:	4622      	mov	r2, r4
 8010294:	4630      	mov	r0, r6
 8010296:	a941      	add	r1, sp, #260	@ 0x104
 8010298:	f000 f9ba 	bl	8010610 <_scanf_i>
 801029c:	e7b4      	b.n	8010208 <__ssvfiscanf_r+0x214>
 801029e:	4b09      	ldr	r3, [pc, #36]	@ (80102c4 <__ssvfiscanf_r+0x2d0>)
 80102a0:	2b00      	cmp	r3, #0
 80102a2:	f43f aece 	beq.w	8010042 <__ssvfiscanf_r+0x4e>
 80102a6:	466b      	mov	r3, sp
 80102a8:	4622      	mov	r2, r4
 80102aa:	4630      	mov	r0, r6
 80102ac:	a941      	add	r1, sp, #260	@ 0x104
 80102ae:	f7fd f985 	bl	800d5bc <_scanf_float>
 80102b2:	e7a9      	b.n	8010208 <__ssvfiscanf_r+0x214>
 80102b4:	0800ff41 	.word	0x0800ff41
 80102b8:	0800ffbb 	.word	0x0800ffbb
 80102bc:	08012491 	.word	0x08012491
 80102c0:	080123d9 	.word	0x080123d9
 80102c4:	0800d5bd 	.word	0x0800d5bd
 80102c8:	89a3      	ldrh	r3, [r4, #12]
 80102ca:	065b      	lsls	r3, r3, #25
 80102cc:	f53f af70 	bmi.w	80101b0 <__ssvfiscanf_r+0x1bc>
 80102d0:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 80102d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80102d8:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80102da:	e7f9      	b.n	80102d0 <__ssvfiscanf_r+0x2dc>

080102dc <__sfputc_r>:
 80102dc:	6893      	ldr	r3, [r2, #8]
 80102de:	b410      	push	{r4}
 80102e0:	3b01      	subs	r3, #1
 80102e2:	2b00      	cmp	r3, #0
 80102e4:	6093      	str	r3, [r2, #8]
 80102e6:	da07      	bge.n	80102f8 <__sfputc_r+0x1c>
 80102e8:	6994      	ldr	r4, [r2, #24]
 80102ea:	42a3      	cmp	r3, r4
 80102ec:	db01      	blt.n	80102f2 <__sfputc_r+0x16>
 80102ee:	290a      	cmp	r1, #10
 80102f0:	d102      	bne.n	80102f8 <__sfputc_r+0x1c>
 80102f2:	bc10      	pop	{r4}
 80102f4:	f000 bb97 	b.w	8010a26 <__swbuf_r>
 80102f8:	6813      	ldr	r3, [r2, #0]
 80102fa:	1c58      	adds	r0, r3, #1
 80102fc:	6010      	str	r0, [r2, #0]
 80102fe:	7019      	strb	r1, [r3, #0]
 8010300:	4608      	mov	r0, r1
 8010302:	bc10      	pop	{r4}
 8010304:	4770      	bx	lr

08010306 <__sfputs_r>:
 8010306:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010308:	4606      	mov	r6, r0
 801030a:	460f      	mov	r7, r1
 801030c:	4614      	mov	r4, r2
 801030e:	18d5      	adds	r5, r2, r3
 8010310:	42ac      	cmp	r4, r5
 8010312:	d101      	bne.n	8010318 <__sfputs_r+0x12>
 8010314:	2000      	movs	r0, #0
 8010316:	e007      	b.n	8010328 <__sfputs_r+0x22>
 8010318:	463a      	mov	r2, r7
 801031a:	4630      	mov	r0, r6
 801031c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010320:	f7ff ffdc 	bl	80102dc <__sfputc_r>
 8010324:	1c43      	adds	r3, r0, #1
 8010326:	d1f3      	bne.n	8010310 <__sfputs_r+0xa>
 8010328:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801032c <_vfiprintf_r>:
 801032c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010330:	460d      	mov	r5, r1
 8010332:	4614      	mov	r4, r2
 8010334:	4698      	mov	r8, r3
 8010336:	4606      	mov	r6, r0
 8010338:	b09d      	sub	sp, #116	@ 0x74
 801033a:	b118      	cbz	r0, 8010344 <_vfiprintf_r+0x18>
 801033c:	6a03      	ldr	r3, [r0, #32]
 801033e:	b90b      	cbnz	r3, 8010344 <_vfiprintf_r+0x18>
 8010340:	f7fd fbd2 	bl	800dae8 <__sinit>
 8010344:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010346:	07d9      	lsls	r1, r3, #31
 8010348:	d405      	bmi.n	8010356 <_vfiprintf_r+0x2a>
 801034a:	89ab      	ldrh	r3, [r5, #12]
 801034c:	059a      	lsls	r2, r3, #22
 801034e:	d402      	bmi.n	8010356 <_vfiprintf_r+0x2a>
 8010350:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010352:	f7fd fdd6 	bl	800df02 <__retarget_lock_acquire_recursive>
 8010356:	89ab      	ldrh	r3, [r5, #12]
 8010358:	071b      	lsls	r3, r3, #28
 801035a:	d501      	bpl.n	8010360 <_vfiprintf_r+0x34>
 801035c:	692b      	ldr	r3, [r5, #16]
 801035e:	b99b      	cbnz	r3, 8010388 <_vfiprintf_r+0x5c>
 8010360:	4629      	mov	r1, r5
 8010362:	4630      	mov	r0, r6
 8010364:	f000 fb9e 	bl	8010aa4 <__swsetup_r>
 8010368:	b170      	cbz	r0, 8010388 <_vfiprintf_r+0x5c>
 801036a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801036c:	07dc      	lsls	r4, r3, #31
 801036e:	d504      	bpl.n	801037a <_vfiprintf_r+0x4e>
 8010370:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010374:	b01d      	add	sp, #116	@ 0x74
 8010376:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801037a:	89ab      	ldrh	r3, [r5, #12]
 801037c:	0598      	lsls	r0, r3, #22
 801037e:	d4f7      	bmi.n	8010370 <_vfiprintf_r+0x44>
 8010380:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010382:	f7fd fdbf 	bl	800df04 <__retarget_lock_release_recursive>
 8010386:	e7f3      	b.n	8010370 <_vfiprintf_r+0x44>
 8010388:	2300      	movs	r3, #0
 801038a:	9309      	str	r3, [sp, #36]	@ 0x24
 801038c:	2320      	movs	r3, #32
 801038e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010392:	2330      	movs	r3, #48	@ 0x30
 8010394:	f04f 0901 	mov.w	r9, #1
 8010398:	f8cd 800c 	str.w	r8, [sp, #12]
 801039c:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8010548 <_vfiprintf_r+0x21c>
 80103a0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80103a4:	4623      	mov	r3, r4
 80103a6:	469a      	mov	sl, r3
 80103a8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80103ac:	b10a      	cbz	r2, 80103b2 <_vfiprintf_r+0x86>
 80103ae:	2a25      	cmp	r2, #37	@ 0x25
 80103b0:	d1f9      	bne.n	80103a6 <_vfiprintf_r+0x7a>
 80103b2:	ebba 0b04 	subs.w	fp, sl, r4
 80103b6:	d00b      	beq.n	80103d0 <_vfiprintf_r+0xa4>
 80103b8:	465b      	mov	r3, fp
 80103ba:	4622      	mov	r2, r4
 80103bc:	4629      	mov	r1, r5
 80103be:	4630      	mov	r0, r6
 80103c0:	f7ff ffa1 	bl	8010306 <__sfputs_r>
 80103c4:	3001      	adds	r0, #1
 80103c6:	f000 80a7 	beq.w	8010518 <_vfiprintf_r+0x1ec>
 80103ca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80103cc:	445a      	add	r2, fp
 80103ce:	9209      	str	r2, [sp, #36]	@ 0x24
 80103d0:	f89a 3000 	ldrb.w	r3, [sl]
 80103d4:	2b00      	cmp	r3, #0
 80103d6:	f000 809f 	beq.w	8010518 <_vfiprintf_r+0x1ec>
 80103da:	2300      	movs	r3, #0
 80103dc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80103e0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80103e4:	f10a 0a01 	add.w	sl, sl, #1
 80103e8:	9304      	str	r3, [sp, #16]
 80103ea:	9307      	str	r3, [sp, #28]
 80103ec:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80103f0:	931a      	str	r3, [sp, #104]	@ 0x68
 80103f2:	4654      	mov	r4, sl
 80103f4:	2205      	movs	r2, #5
 80103f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80103fa:	4853      	ldr	r0, [pc, #332]	@ (8010548 <_vfiprintf_r+0x21c>)
 80103fc:	f7fd fd83 	bl	800df06 <memchr>
 8010400:	9a04      	ldr	r2, [sp, #16]
 8010402:	b9d8      	cbnz	r0, 801043c <_vfiprintf_r+0x110>
 8010404:	06d1      	lsls	r1, r2, #27
 8010406:	bf44      	itt	mi
 8010408:	2320      	movmi	r3, #32
 801040a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801040e:	0713      	lsls	r3, r2, #28
 8010410:	bf44      	itt	mi
 8010412:	232b      	movmi	r3, #43	@ 0x2b
 8010414:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010418:	f89a 3000 	ldrb.w	r3, [sl]
 801041c:	2b2a      	cmp	r3, #42	@ 0x2a
 801041e:	d015      	beq.n	801044c <_vfiprintf_r+0x120>
 8010420:	4654      	mov	r4, sl
 8010422:	2000      	movs	r0, #0
 8010424:	f04f 0c0a 	mov.w	ip, #10
 8010428:	9a07      	ldr	r2, [sp, #28]
 801042a:	4621      	mov	r1, r4
 801042c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010430:	3b30      	subs	r3, #48	@ 0x30
 8010432:	2b09      	cmp	r3, #9
 8010434:	d94b      	bls.n	80104ce <_vfiprintf_r+0x1a2>
 8010436:	b1b0      	cbz	r0, 8010466 <_vfiprintf_r+0x13a>
 8010438:	9207      	str	r2, [sp, #28]
 801043a:	e014      	b.n	8010466 <_vfiprintf_r+0x13a>
 801043c:	eba0 0308 	sub.w	r3, r0, r8
 8010440:	fa09 f303 	lsl.w	r3, r9, r3
 8010444:	4313      	orrs	r3, r2
 8010446:	46a2      	mov	sl, r4
 8010448:	9304      	str	r3, [sp, #16]
 801044a:	e7d2      	b.n	80103f2 <_vfiprintf_r+0xc6>
 801044c:	9b03      	ldr	r3, [sp, #12]
 801044e:	1d19      	adds	r1, r3, #4
 8010450:	681b      	ldr	r3, [r3, #0]
 8010452:	9103      	str	r1, [sp, #12]
 8010454:	2b00      	cmp	r3, #0
 8010456:	bfbb      	ittet	lt
 8010458:	425b      	neglt	r3, r3
 801045a:	f042 0202 	orrlt.w	r2, r2, #2
 801045e:	9307      	strge	r3, [sp, #28]
 8010460:	9307      	strlt	r3, [sp, #28]
 8010462:	bfb8      	it	lt
 8010464:	9204      	strlt	r2, [sp, #16]
 8010466:	7823      	ldrb	r3, [r4, #0]
 8010468:	2b2e      	cmp	r3, #46	@ 0x2e
 801046a:	d10a      	bne.n	8010482 <_vfiprintf_r+0x156>
 801046c:	7863      	ldrb	r3, [r4, #1]
 801046e:	2b2a      	cmp	r3, #42	@ 0x2a
 8010470:	d132      	bne.n	80104d8 <_vfiprintf_r+0x1ac>
 8010472:	9b03      	ldr	r3, [sp, #12]
 8010474:	3402      	adds	r4, #2
 8010476:	1d1a      	adds	r2, r3, #4
 8010478:	681b      	ldr	r3, [r3, #0]
 801047a:	9203      	str	r2, [sp, #12]
 801047c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010480:	9305      	str	r3, [sp, #20]
 8010482:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 801054c <_vfiprintf_r+0x220>
 8010486:	2203      	movs	r2, #3
 8010488:	4650      	mov	r0, sl
 801048a:	7821      	ldrb	r1, [r4, #0]
 801048c:	f7fd fd3b 	bl	800df06 <memchr>
 8010490:	b138      	cbz	r0, 80104a2 <_vfiprintf_r+0x176>
 8010492:	2240      	movs	r2, #64	@ 0x40
 8010494:	9b04      	ldr	r3, [sp, #16]
 8010496:	eba0 000a 	sub.w	r0, r0, sl
 801049a:	4082      	lsls	r2, r0
 801049c:	4313      	orrs	r3, r2
 801049e:	3401      	adds	r4, #1
 80104a0:	9304      	str	r3, [sp, #16]
 80104a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80104a6:	2206      	movs	r2, #6
 80104a8:	4829      	ldr	r0, [pc, #164]	@ (8010550 <_vfiprintf_r+0x224>)
 80104aa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80104ae:	f7fd fd2a 	bl	800df06 <memchr>
 80104b2:	2800      	cmp	r0, #0
 80104b4:	d03f      	beq.n	8010536 <_vfiprintf_r+0x20a>
 80104b6:	4b27      	ldr	r3, [pc, #156]	@ (8010554 <_vfiprintf_r+0x228>)
 80104b8:	bb1b      	cbnz	r3, 8010502 <_vfiprintf_r+0x1d6>
 80104ba:	9b03      	ldr	r3, [sp, #12]
 80104bc:	3307      	adds	r3, #7
 80104be:	f023 0307 	bic.w	r3, r3, #7
 80104c2:	3308      	adds	r3, #8
 80104c4:	9303      	str	r3, [sp, #12]
 80104c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80104c8:	443b      	add	r3, r7
 80104ca:	9309      	str	r3, [sp, #36]	@ 0x24
 80104cc:	e76a      	b.n	80103a4 <_vfiprintf_r+0x78>
 80104ce:	460c      	mov	r4, r1
 80104d0:	2001      	movs	r0, #1
 80104d2:	fb0c 3202 	mla	r2, ip, r2, r3
 80104d6:	e7a8      	b.n	801042a <_vfiprintf_r+0xfe>
 80104d8:	2300      	movs	r3, #0
 80104da:	f04f 0c0a 	mov.w	ip, #10
 80104de:	4619      	mov	r1, r3
 80104e0:	3401      	adds	r4, #1
 80104e2:	9305      	str	r3, [sp, #20]
 80104e4:	4620      	mov	r0, r4
 80104e6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80104ea:	3a30      	subs	r2, #48	@ 0x30
 80104ec:	2a09      	cmp	r2, #9
 80104ee:	d903      	bls.n	80104f8 <_vfiprintf_r+0x1cc>
 80104f0:	2b00      	cmp	r3, #0
 80104f2:	d0c6      	beq.n	8010482 <_vfiprintf_r+0x156>
 80104f4:	9105      	str	r1, [sp, #20]
 80104f6:	e7c4      	b.n	8010482 <_vfiprintf_r+0x156>
 80104f8:	4604      	mov	r4, r0
 80104fa:	2301      	movs	r3, #1
 80104fc:	fb0c 2101 	mla	r1, ip, r1, r2
 8010500:	e7f0      	b.n	80104e4 <_vfiprintf_r+0x1b8>
 8010502:	ab03      	add	r3, sp, #12
 8010504:	9300      	str	r3, [sp, #0]
 8010506:	462a      	mov	r2, r5
 8010508:	4630      	mov	r0, r6
 801050a:	4b13      	ldr	r3, [pc, #76]	@ (8010558 <_vfiprintf_r+0x22c>)
 801050c:	a904      	add	r1, sp, #16
 801050e:	f7fc fc99 	bl	800ce44 <_printf_float>
 8010512:	4607      	mov	r7, r0
 8010514:	1c78      	adds	r0, r7, #1
 8010516:	d1d6      	bne.n	80104c6 <_vfiprintf_r+0x19a>
 8010518:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801051a:	07d9      	lsls	r1, r3, #31
 801051c:	d405      	bmi.n	801052a <_vfiprintf_r+0x1fe>
 801051e:	89ab      	ldrh	r3, [r5, #12]
 8010520:	059a      	lsls	r2, r3, #22
 8010522:	d402      	bmi.n	801052a <_vfiprintf_r+0x1fe>
 8010524:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010526:	f7fd fced 	bl	800df04 <__retarget_lock_release_recursive>
 801052a:	89ab      	ldrh	r3, [r5, #12]
 801052c:	065b      	lsls	r3, r3, #25
 801052e:	f53f af1f 	bmi.w	8010370 <_vfiprintf_r+0x44>
 8010532:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010534:	e71e      	b.n	8010374 <_vfiprintf_r+0x48>
 8010536:	ab03      	add	r3, sp, #12
 8010538:	9300      	str	r3, [sp, #0]
 801053a:	462a      	mov	r2, r5
 801053c:	4630      	mov	r0, r6
 801053e:	4b06      	ldr	r3, [pc, #24]	@ (8010558 <_vfiprintf_r+0x22c>)
 8010540:	a904      	add	r1, sp, #16
 8010542:	f7fc ff1d 	bl	800d380 <_printf_i>
 8010546:	e7e4      	b.n	8010512 <_vfiprintf_r+0x1e6>
 8010548:	080123d3 	.word	0x080123d3
 801054c:	080123d9 	.word	0x080123d9
 8010550:	080123dd 	.word	0x080123dd
 8010554:	0800ce45 	.word	0x0800ce45
 8010558:	08010307 	.word	0x08010307

0801055c <_scanf_chars>:
 801055c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010560:	4615      	mov	r5, r2
 8010562:	688a      	ldr	r2, [r1, #8]
 8010564:	4680      	mov	r8, r0
 8010566:	460c      	mov	r4, r1
 8010568:	b932      	cbnz	r2, 8010578 <_scanf_chars+0x1c>
 801056a:	698a      	ldr	r2, [r1, #24]
 801056c:	2a00      	cmp	r2, #0
 801056e:	bf14      	ite	ne
 8010570:	f04f 32ff 	movne.w	r2, #4294967295	@ 0xffffffff
 8010574:	2201      	moveq	r2, #1
 8010576:	608a      	str	r2, [r1, #8]
 8010578:	2700      	movs	r7, #0
 801057a:	6822      	ldr	r2, [r4, #0]
 801057c:	f8df 908c 	ldr.w	r9, [pc, #140]	@ 801060c <_scanf_chars+0xb0>
 8010580:	06d1      	lsls	r1, r2, #27
 8010582:	bf5f      	itttt	pl
 8010584:	681a      	ldrpl	r2, [r3, #0]
 8010586:	1d11      	addpl	r1, r2, #4
 8010588:	6019      	strpl	r1, [r3, #0]
 801058a:	6816      	ldrpl	r6, [r2, #0]
 801058c:	69a0      	ldr	r0, [r4, #24]
 801058e:	b188      	cbz	r0, 80105b4 <_scanf_chars+0x58>
 8010590:	2801      	cmp	r0, #1
 8010592:	d107      	bne.n	80105a4 <_scanf_chars+0x48>
 8010594:	682b      	ldr	r3, [r5, #0]
 8010596:	781a      	ldrb	r2, [r3, #0]
 8010598:	6963      	ldr	r3, [r4, #20]
 801059a:	5c9b      	ldrb	r3, [r3, r2]
 801059c:	b953      	cbnz	r3, 80105b4 <_scanf_chars+0x58>
 801059e:	2f00      	cmp	r7, #0
 80105a0:	d031      	beq.n	8010606 <_scanf_chars+0xaa>
 80105a2:	e022      	b.n	80105ea <_scanf_chars+0x8e>
 80105a4:	2802      	cmp	r0, #2
 80105a6:	d120      	bne.n	80105ea <_scanf_chars+0x8e>
 80105a8:	682b      	ldr	r3, [r5, #0]
 80105aa:	781b      	ldrb	r3, [r3, #0]
 80105ac:	f819 3003 	ldrb.w	r3, [r9, r3]
 80105b0:	071b      	lsls	r3, r3, #28
 80105b2:	d41a      	bmi.n	80105ea <_scanf_chars+0x8e>
 80105b4:	6823      	ldr	r3, [r4, #0]
 80105b6:	3701      	adds	r7, #1
 80105b8:	06da      	lsls	r2, r3, #27
 80105ba:	bf5e      	ittt	pl
 80105bc:	682b      	ldrpl	r3, [r5, #0]
 80105be:	781b      	ldrbpl	r3, [r3, #0]
 80105c0:	f806 3b01 	strbpl.w	r3, [r6], #1
 80105c4:	682a      	ldr	r2, [r5, #0]
 80105c6:	686b      	ldr	r3, [r5, #4]
 80105c8:	3201      	adds	r2, #1
 80105ca:	602a      	str	r2, [r5, #0]
 80105cc:	68a2      	ldr	r2, [r4, #8]
 80105ce:	3b01      	subs	r3, #1
 80105d0:	3a01      	subs	r2, #1
 80105d2:	606b      	str	r3, [r5, #4]
 80105d4:	60a2      	str	r2, [r4, #8]
 80105d6:	b142      	cbz	r2, 80105ea <_scanf_chars+0x8e>
 80105d8:	2b00      	cmp	r3, #0
 80105da:	dcd7      	bgt.n	801058c <_scanf_chars+0x30>
 80105dc:	4629      	mov	r1, r5
 80105de:	4640      	mov	r0, r8
 80105e0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80105e4:	4798      	blx	r3
 80105e6:	2800      	cmp	r0, #0
 80105e8:	d0d0      	beq.n	801058c <_scanf_chars+0x30>
 80105ea:	6823      	ldr	r3, [r4, #0]
 80105ec:	f013 0310 	ands.w	r3, r3, #16
 80105f0:	d105      	bne.n	80105fe <_scanf_chars+0xa2>
 80105f2:	68e2      	ldr	r2, [r4, #12]
 80105f4:	3201      	adds	r2, #1
 80105f6:	60e2      	str	r2, [r4, #12]
 80105f8:	69a2      	ldr	r2, [r4, #24]
 80105fa:	b102      	cbz	r2, 80105fe <_scanf_chars+0xa2>
 80105fc:	7033      	strb	r3, [r6, #0]
 80105fe:	2000      	movs	r0, #0
 8010600:	6923      	ldr	r3, [r4, #16]
 8010602:	443b      	add	r3, r7
 8010604:	6123      	str	r3, [r4, #16]
 8010606:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801060a:	bf00      	nop
 801060c:	08012491 	.word	0x08012491

08010610 <_scanf_i>:
 8010610:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010614:	460c      	mov	r4, r1
 8010616:	4698      	mov	r8, r3
 8010618:	4b72      	ldr	r3, [pc, #456]	@ (80107e4 <_scanf_i+0x1d4>)
 801061a:	b087      	sub	sp, #28
 801061c:	4682      	mov	sl, r0
 801061e:	4616      	mov	r6, r2
 8010620:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8010624:	ab03      	add	r3, sp, #12
 8010626:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 801062a:	4b6f      	ldr	r3, [pc, #444]	@ (80107e8 <_scanf_i+0x1d8>)
 801062c:	69a1      	ldr	r1, [r4, #24]
 801062e:	4a6f      	ldr	r2, [pc, #444]	@ (80107ec <_scanf_i+0x1dc>)
 8010630:	4627      	mov	r7, r4
 8010632:	2903      	cmp	r1, #3
 8010634:	bf08      	it	eq
 8010636:	461a      	moveq	r2, r3
 8010638:	68a3      	ldr	r3, [r4, #8]
 801063a:	9201      	str	r2, [sp, #4]
 801063c:	1e5a      	subs	r2, r3, #1
 801063e:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8010642:	bf81      	itttt	hi
 8010644:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8010648:	eb03 0905 	addhi.w	r9, r3, r5
 801064c:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8010650:	60a3      	strhi	r3, [r4, #8]
 8010652:	f857 3b1c 	ldr.w	r3, [r7], #28
 8010656:	bf98      	it	ls
 8010658:	f04f 0900 	movls.w	r9, #0
 801065c:	463d      	mov	r5, r7
 801065e:	f04f 0b00 	mov.w	fp, #0
 8010662:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8010666:	6023      	str	r3, [r4, #0]
 8010668:	6831      	ldr	r1, [r6, #0]
 801066a:	ab03      	add	r3, sp, #12
 801066c:	2202      	movs	r2, #2
 801066e:	7809      	ldrb	r1, [r1, #0]
 8010670:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8010674:	f7fd fc47 	bl	800df06 <memchr>
 8010678:	b328      	cbz	r0, 80106c6 <_scanf_i+0xb6>
 801067a:	f1bb 0f01 	cmp.w	fp, #1
 801067e:	d159      	bne.n	8010734 <_scanf_i+0x124>
 8010680:	6862      	ldr	r2, [r4, #4]
 8010682:	b92a      	cbnz	r2, 8010690 <_scanf_i+0x80>
 8010684:	2108      	movs	r1, #8
 8010686:	6822      	ldr	r2, [r4, #0]
 8010688:	6061      	str	r1, [r4, #4]
 801068a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 801068e:	6022      	str	r2, [r4, #0]
 8010690:	6822      	ldr	r2, [r4, #0]
 8010692:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8010696:	6022      	str	r2, [r4, #0]
 8010698:	68a2      	ldr	r2, [r4, #8]
 801069a:	1e51      	subs	r1, r2, #1
 801069c:	60a1      	str	r1, [r4, #8]
 801069e:	b192      	cbz	r2, 80106c6 <_scanf_i+0xb6>
 80106a0:	6832      	ldr	r2, [r6, #0]
 80106a2:	1c51      	adds	r1, r2, #1
 80106a4:	6031      	str	r1, [r6, #0]
 80106a6:	7812      	ldrb	r2, [r2, #0]
 80106a8:	f805 2b01 	strb.w	r2, [r5], #1
 80106ac:	6872      	ldr	r2, [r6, #4]
 80106ae:	3a01      	subs	r2, #1
 80106b0:	2a00      	cmp	r2, #0
 80106b2:	6072      	str	r2, [r6, #4]
 80106b4:	dc07      	bgt.n	80106c6 <_scanf_i+0xb6>
 80106b6:	4631      	mov	r1, r6
 80106b8:	4650      	mov	r0, sl
 80106ba:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 80106be:	4790      	blx	r2
 80106c0:	2800      	cmp	r0, #0
 80106c2:	f040 8085 	bne.w	80107d0 <_scanf_i+0x1c0>
 80106c6:	f10b 0b01 	add.w	fp, fp, #1
 80106ca:	f1bb 0f03 	cmp.w	fp, #3
 80106ce:	d1cb      	bne.n	8010668 <_scanf_i+0x58>
 80106d0:	6863      	ldr	r3, [r4, #4]
 80106d2:	b90b      	cbnz	r3, 80106d8 <_scanf_i+0xc8>
 80106d4:	230a      	movs	r3, #10
 80106d6:	6063      	str	r3, [r4, #4]
 80106d8:	6863      	ldr	r3, [r4, #4]
 80106da:	4945      	ldr	r1, [pc, #276]	@ (80107f0 <_scanf_i+0x1e0>)
 80106dc:	6960      	ldr	r0, [r4, #20]
 80106de:	1ac9      	subs	r1, r1, r3
 80106e0:	f000 f930 	bl	8010944 <__sccl>
 80106e4:	f04f 0b00 	mov.w	fp, #0
 80106e8:	68a3      	ldr	r3, [r4, #8]
 80106ea:	6822      	ldr	r2, [r4, #0]
 80106ec:	2b00      	cmp	r3, #0
 80106ee:	d03d      	beq.n	801076c <_scanf_i+0x15c>
 80106f0:	6831      	ldr	r1, [r6, #0]
 80106f2:	6960      	ldr	r0, [r4, #20]
 80106f4:	f891 c000 	ldrb.w	ip, [r1]
 80106f8:	f810 000c 	ldrb.w	r0, [r0, ip]
 80106fc:	2800      	cmp	r0, #0
 80106fe:	d035      	beq.n	801076c <_scanf_i+0x15c>
 8010700:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8010704:	d124      	bne.n	8010750 <_scanf_i+0x140>
 8010706:	0510      	lsls	r0, r2, #20
 8010708:	d522      	bpl.n	8010750 <_scanf_i+0x140>
 801070a:	f10b 0b01 	add.w	fp, fp, #1
 801070e:	f1b9 0f00 	cmp.w	r9, #0
 8010712:	d003      	beq.n	801071c <_scanf_i+0x10c>
 8010714:	3301      	adds	r3, #1
 8010716:	f109 39ff 	add.w	r9, r9, #4294967295	@ 0xffffffff
 801071a:	60a3      	str	r3, [r4, #8]
 801071c:	6873      	ldr	r3, [r6, #4]
 801071e:	3b01      	subs	r3, #1
 8010720:	2b00      	cmp	r3, #0
 8010722:	6073      	str	r3, [r6, #4]
 8010724:	dd1b      	ble.n	801075e <_scanf_i+0x14e>
 8010726:	6833      	ldr	r3, [r6, #0]
 8010728:	3301      	adds	r3, #1
 801072a:	6033      	str	r3, [r6, #0]
 801072c:	68a3      	ldr	r3, [r4, #8]
 801072e:	3b01      	subs	r3, #1
 8010730:	60a3      	str	r3, [r4, #8]
 8010732:	e7d9      	b.n	80106e8 <_scanf_i+0xd8>
 8010734:	f1bb 0f02 	cmp.w	fp, #2
 8010738:	d1ae      	bne.n	8010698 <_scanf_i+0x88>
 801073a:	6822      	ldr	r2, [r4, #0]
 801073c:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8010740:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8010744:	d1c4      	bne.n	80106d0 <_scanf_i+0xc0>
 8010746:	2110      	movs	r1, #16
 8010748:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 801074c:	6061      	str	r1, [r4, #4]
 801074e:	e7a2      	b.n	8010696 <_scanf_i+0x86>
 8010750:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8010754:	6022      	str	r2, [r4, #0]
 8010756:	780b      	ldrb	r3, [r1, #0]
 8010758:	f805 3b01 	strb.w	r3, [r5], #1
 801075c:	e7de      	b.n	801071c <_scanf_i+0x10c>
 801075e:	4631      	mov	r1, r6
 8010760:	4650      	mov	r0, sl
 8010762:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8010766:	4798      	blx	r3
 8010768:	2800      	cmp	r0, #0
 801076a:	d0df      	beq.n	801072c <_scanf_i+0x11c>
 801076c:	6823      	ldr	r3, [r4, #0]
 801076e:	05d9      	lsls	r1, r3, #23
 8010770:	d50d      	bpl.n	801078e <_scanf_i+0x17e>
 8010772:	42bd      	cmp	r5, r7
 8010774:	d909      	bls.n	801078a <_scanf_i+0x17a>
 8010776:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 801077a:	4632      	mov	r2, r6
 801077c:	4650      	mov	r0, sl
 801077e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8010782:	f105 39ff 	add.w	r9, r5, #4294967295	@ 0xffffffff
 8010786:	4798      	blx	r3
 8010788:	464d      	mov	r5, r9
 801078a:	42bd      	cmp	r5, r7
 801078c:	d028      	beq.n	80107e0 <_scanf_i+0x1d0>
 801078e:	6822      	ldr	r2, [r4, #0]
 8010790:	f012 0210 	ands.w	r2, r2, #16
 8010794:	d113      	bne.n	80107be <_scanf_i+0x1ae>
 8010796:	702a      	strb	r2, [r5, #0]
 8010798:	4639      	mov	r1, r7
 801079a:	6863      	ldr	r3, [r4, #4]
 801079c:	4650      	mov	r0, sl
 801079e:	9e01      	ldr	r6, [sp, #4]
 80107a0:	47b0      	blx	r6
 80107a2:	f8d8 3000 	ldr.w	r3, [r8]
 80107a6:	6821      	ldr	r1, [r4, #0]
 80107a8:	1d1a      	adds	r2, r3, #4
 80107aa:	f8c8 2000 	str.w	r2, [r8]
 80107ae:	f011 0f20 	tst.w	r1, #32
 80107b2:	681b      	ldr	r3, [r3, #0]
 80107b4:	d00f      	beq.n	80107d6 <_scanf_i+0x1c6>
 80107b6:	6018      	str	r0, [r3, #0]
 80107b8:	68e3      	ldr	r3, [r4, #12]
 80107ba:	3301      	adds	r3, #1
 80107bc:	60e3      	str	r3, [r4, #12]
 80107be:	2000      	movs	r0, #0
 80107c0:	6923      	ldr	r3, [r4, #16]
 80107c2:	1bed      	subs	r5, r5, r7
 80107c4:	445d      	add	r5, fp
 80107c6:	442b      	add	r3, r5
 80107c8:	6123      	str	r3, [r4, #16]
 80107ca:	b007      	add	sp, #28
 80107cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80107d0:	f04f 0b00 	mov.w	fp, #0
 80107d4:	e7ca      	b.n	801076c <_scanf_i+0x15c>
 80107d6:	07ca      	lsls	r2, r1, #31
 80107d8:	bf4c      	ite	mi
 80107da:	8018      	strhmi	r0, [r3, #0]
 80107dc:	6018      	strpl	r0, [r3, #0]
 80107de:	e7eb      	b.n	80107b8 <_scanf_i+0x1a8>
 80107e0:	2001      	movs	r0, #1
 80107e2:	e7f2      	b.n	80107ca <_scanf_i+0x1ba>
 80107e4:	08012228 	.word	0x08012228
 80107e8:	0800ccf1 	.word	0x0800ccf1
 80107ec:	08010d21 	.word	0x08010d21
 80107f0:	080123f4 	.word	0x080123f4

080107f4 <__sflush_r>:
 80107f4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80107f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80107fa:	0716      	lsls	r6, r2, #28
 80107fc:	4605      	mov	r5, r0
 80107fe:	460c      	mov	r4, r1
 8010800:	d454      	bmi.n	80108ac <__sflush_r+0xb8>
 8010802:	684b      	ldr	r3, [r1, #4]
 8010804:	2b00      	cmp	r3, #0
 8010806:	dc02      	bgt.n	801080e <__sflush_r+0x1a>
 8010808:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801080a:	2b00      	cmp	r3, #0
 801080c:	dd48      	ble.n	80108a0 <__sflush_r+0xac>
 801080e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010810:	2e00      	cmp	r6, #0
 8010812:	d045      	beq.n	80108a0 <__sflush_r+0xac>
 8010814:	2300      	movs	r3, #0
 8010816:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801081a:	682f      	ldr	r7, [r5, #0]
 801081c:	6a21      	ldr	r1, [r4, #32]
 801081e:	602b      	str	r3, [r5, #0]
 8010820:	d030      	beq.n	8010884 <__sflush_r+0x90>
 8010822:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8010824:	89a3      	ldrh	r3, [r4, #12]
 8010826:	0759      	lsls	r1, r3, #29
 8010828:	d505      	bpl.n	8010836 <__sflush_r+0x42>
 801082a:	6863      	ldr	r3, [r4, #4]
 801082c:	1ad2      	subs	r2, r2, r3
 801082e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8010830:	b10b      	cbz	r3, 8010836 <__sflush_r+0x42>
 8010832:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8010834:	1ad2      	subs	r2, r2, r3
 8010836:	2300      	movs	r3, #0
 8010838:	4628      	mov	r0, r5
 801083a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801083c:	6a21      	ldr	r1, [r4, #32]
 801083e:	47b0      	blx	r6
 8010840:	1c43      	adds	r3, r0, #1
 8010842:	89a3      	ldrh	r3, [r4, #12]
 8010844:	d106      	bne.n	8010854 <__sflush_r+0x60>
 8010846:	6829      	ldr	r1, [r5, #0]
 8010848:	291d      	cmp	r1, #29
 801084a:	d82b      	bhi.n	80108a4 <__sflush_r+0xb0>
 801084c:	4a28      	ldr	r2, [pc, #160]	@ (80108f0 <__sflush_r+0xfc>)
 801084e:	40ca      	lsrs	r2, r1
 8010850:	07d6      	lsls	r6, r2, #31
 8010852:	d527      	bpl.n	80108a4 <__sflush_r+0xb0>
 8010854:	2200      	movs	r2, #0
 8010856:	6062      	str	r2, [r4, #4]
 8010858:	6922      	ldr	r2, [r4, #16]
 801085a:	04d9      	lsls	r1, r3, #19
 801085c:	6022      	str	r2, [r4, #0]
 801085e:	d504      	bpl.n	801086a <__sflush_r+0x76>
 8010860:	1c42      	adds	r2, r0, #1
 8010862:	d101      	bne.n	8010868 <__sflush_r+0x74>
 8010864:	682b      	ldr	r3, [r5, #0]
 8010866:	b903      	cbnz	r3, 801086a <__sflush_r+0x76>
 8010868:	6560      	str	r0, [r4, #84]	@ 0x54
 801086a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801086c:	602f      	str	r7, [r5, #0]
 801086e:	b1b9      	cbz	r1, 80108a0 <__sflush_r+0xac>
 8010870:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010874:	4299      	cmp	r1, r3
 8010876:	d002      	beq.n	801087e <__sflush_r+0x8a>
 8010878:	4628      	mov	r0, r5
 801087a:	f7fe f9c9 	bl	800ec10 <_free_r>
 801087e:	2300      	movs	r3, #0
 8010880:	6363      	str	r3, [r4, #52]	@ 0x34
 8010882:	e00d      	b.n	80108a0 <__sflush_r+0xac>
 8010884:	2301      	movs	r3, #1
 8010886:	4628      	mov	r0, r5
 8010888:	47b0      	blx	r6
 801088a:	4602      	mov	r2, r0
 801088c:	1c50      	adds	r0, r2, #1
 801088e:	d1c9      	bne.n	8010824 <__sflush_r+0x30>
 8010890:	682b      	ldr	r3, [r5, #0]
 8010892:	2b00      	cmp	r3, #0
 8010894:	d0c6      	beq.n	8010824 <__sflush_r+0x30>
 8010896:	2b1d      	cmp	r3, #29
 8010898:	d001      	beq.n	801089e <__sflush_r+0xaa>
 801089a:	2b16      	cmp	r3, #22
 801089c:	d11d      	bne.n	80108da <__sflush_r+0xe6>
 801089e:	602f      	str	r7, [r5, #0]
 80108a0:	2000      	movs	r0, #0
 80108a2:	e021      	b.n	80108e8 <__sflush_r+0xf4>
 80108a4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80108a8:	b21b      	sxth	r3, r3
 80108aa:	e01a      	b.n	80108e2 <__sflush_r+0xee>
 80108ac:	690f      	ldr	r7, [r1, #16]
 80108ae:	2f00      	cmp	r7, #0
 80108b0:	d0f6      	beq.n	80108a0 <__sflush_r+0xac>
 80108b2:	0793      	lsls	r3, r2, #30
 80108b4:	bf18      	it	ne
 80108b6:	2300      	movne	r3, #0
 80108b8:	680e      	ldr	r6, [r1, #0]
 80108ba:	bf08      	it	eq
 80108bc:	694b      	ldreq	r3, [r1, #20]
 80108be:	1bf6      	subs	r6, r6, r7
 80108c0:	600f      	str	r7, [r1, #0]
 80108c2:	608b      	str	r3, [r1, #8]
 80108c4:	2e00      	cmp	r6, #0
 80108c6:	ddeb      	ble.n	80108a0 <__sflush_r+0xac>
 80108c8:	4633      	mov	r3, r6
 80108ca:	463a      	mov	r2, r7
 80108cc:	4628      	mov	r0, r5
 80108ce:	6a21      	ldr	r1, [r4, #32]
 80108d0:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80108d4:	47e0      	blx	ip
 80108d6:	2800      	cmp	r0, #0
 80108d8:	dc07      	bgt.n	80108ea <__sflush_r+0xf6>
 80108da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80108de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80108e2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80108e6:	81a3      	strh	r3, [r4, #12]
 80108e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80108ea:	4407      	add	r7, r0
 80108ec:	1a36      	subs	r6, r6, r0
 80108ee:	e7e9      	b.n	80108c4 <__sflush_r+0xd0>
 80108f0:	20400001 	.word	0x20400001

080108f4 <_fflush_r>:
 80108f4:	b538      	push	{r3, r4, r5, lr}
 80108f6:	690b      	ldr	r3, [r1, #16]
 80108f8:	4605      	mov	r5, r0
 80108fa:	460c      	mov	r4, r1
 80108fc:	b913      	cbnz	r3, 8010904 <_fflush_r+0x10>
 80108fe:	2500      	movs	r5, #0
 8010900:	4628      	mov	r0, r5
 8010902:	bd38      	pop	{r3, r4, r5, pc}
 8010904:	b118      	cbz	r0, 801090e <_fflush_r+0x1a>
 8010906:	6a03      	ldr	r3, [r0, #32]
 8010908:	b90b      	cbnz	r3, 801090e <_fflush_r+0x1a>
 801090a:	f7fd f8ed 	bl	800dae8 <__sinit>
 801090e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010912:	2b00      	cmp	r3, #0
 8010914:	d0f3      	beq.n	80108fe <_fflush_r+0xa>
 8010916:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8010918:	07d0      	lsls	r0, r2, #31
 801091a:	d404      	bmi.n	8010926 <_fflush_r+0x32>
 801091c:	0599      	lsls	r1, r3, #22
 801091e:	d402      	bmi.n	8010926 <_fflush_r+0x32>
 8010920:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010922:	f7fd faee 	bl	800df02 <__retarget_lock_acquire_recursive>
 8010926:	4628      	mov	r0, r5
 8010928:	4621      	mov	r1, r4
 801092a:	f7ff ff63 	bl	80107f4 <__sflush_r>
 801092e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010930:	4605      	mov	r5, r0
 8010932:	07da      	lsls	r2, r3, #31
 8010934:	d4e4      	bmi.n	8010900 <_fflush_r+0xc>
 8010936:	89a3      	ldrh	r3, [r4, #12]
 8010938:	059b      	lsls	r3, r3, #22
 801093a:	d4e1      	bmi.n	8010900 <_fflush_r+0xc>
 801093c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801093e:	f7fd fae1 	bl	800df04 <__retarget_lock_release_recursive>
 8010942:	e7dd      	b.n	8010900 <_fflush_r+0xc>

08010944 <__sccl>:
 8010944:	b570      	push	{r4, r5, r6, lr}
 8010946:	780b      	ldrb	r3, [r1, #0]
 8010948:	4604      	mov	r4, r0
 801094a:	2b5e      	cmp	r3, #94	@ 0x5e
 801094c:	bf0b      	itete	eq
 801094e:	784b      	ldrbeq	r3, [r1, #1]
 8010950:	1c4a      	addne	r2, r1, #1
 8010952:	1c8a      	addeq	r2, r1, #2
 8010954:	2100      	movne	r1, #0
 8010956:	bf08      	it	eq
 8010958:	2101      	moveq	r1, #1
 801095a:	3801      	subs	r0, #1
 801095c:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8010960:	f800 1f01 	strb.w	r1, [r0, #1]!
 8010964:	42a8      	cmp	r0, r5
 8010966:	d1fb      	bne.n	8010960 <__sccl+0x1c>
 8010968:	b90b      	cbnz	r3, 801096e <__sccl+0x2a>
 801096a:	1e50      	subs	r0, r2, #1
 801096c:	bd70      	pop	{r4, r5, r6, pc}
 801096e:	f081 0101 	eor.w	r1, r1, #1
 8010972:	4610      	mov	r0, r2
 8010974:	54e1      	strb	r1, [r4, r3]
 8010976:	4602      	mov	r2, r0
 8010978:	f812 5b01 	ldrb.w	r5, [r2], #1
 801097c:	2d2d      	cmp	r5, #45	@ 0x2d
 801097e:	d005      	beq.n	801098c <__sccl+0x48>
 8010980:	2d5d      	cmp	r5, #93	@ 0x5d
 8010982:	d016      	beq.n	80109b2 <__sccl+0x6e>
 8010984:	2d00      	cmp	r5, #0
 8010986:	d0f1      	beq.n	801096c <__sccl+0x28>
 8010988:	462b      	mov	r3, r5
 801098a:	e7f2      	b.n	8010972 <__sccl+0x2e>
 801098c:	7846      	ldrb	r6, [r0, #1]
 801098e:	2e5d      	cmp	r6, #93	@ 0x5d
 8010990:	d0fa      	beq.n	8010988 <__sccl+0x44>
 8010992:	42b3      	cmp	r3, r6
 8010994:	dcf8      	bgt.n	8010988 <__sccl+0x44>
 8010996:	461a      	mov	r2, r3
 8010998:	3002      	adds	r0, #2
 801099a:	3201      	adds	r2, #1
 801099c:	4296      	cmp	r6, r2
 801099e:	54a1      	strb	r1, [r4, r2]
 80109a0:	dcfb      	bgt.n	801099a <__sccl+0x56>
 80109a2:	1af2      	subs	r2, r6, r3
 80109a4:	3a01      	subs	r2, #1
 80109a6:	42b3      	cmp	r3, r6
 80109a8:	bfa8      	it	ge
 80109aa:	2200      	movge	r2, #0
 80109ac:	1c5d      	adds	r5, r3, #1
 80109ae:	18ab      	adds	r3, r5, r2
 80109b0:	e7e1      	b.n	8010976 <__sccl+0x32>
 80109b2:	4610      	mov	r0, r2
 80109b4:	e7da      	b.n	801096c <__sccl+0x28>

080109b6 <__submore>:
 80109b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80109ba:	460c      	mov	r4, r1
 80109bc:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 80109be:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80109c2:	4299      	cmp	r1, r3
 80109c4:	d11b      	bne.n	80109fe <__submore+0x48>
 80109c6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80109ca:	f7fb fa7d 	bl	800bec8 <_malloc_r>
 80109ce:	b918      	cbnz	r0, 80109d8 <__submore+0x22>
 80109d0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80109d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80109d8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80109dc:	63a3      	str	r3, [r4, #56]	@ 0x38
 80109de:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 80109e2:	6360      	str	r0, [r4, #52]	@ 0x34
 80109e4:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 80109e8:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 80109ec:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 80109f0:	7043      	strb	r3, [r0, #1]
 80109f2:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 80109f6:	7003      	strb	r3, [r0, #0]
 80109f8:	6020      	str	r0, [r4, #0]
 80109fa:	2000      	movs	r0, #0
 80109fc:	e7ea      	b.n	80109d4 <__submore+0x1e>
 80109fe:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8010a00:	0077      	lsls	r7, r6, #1
 8010a02:	463a      	mov	r2, r7
 8010a04:	f000 f8f0 	bl	8010be8 <_realloc_r>
 8010a08:	4605      	mov	r5, r0
 8010a0a:	2800      	cmp	r0, #0
 8010a0c:	d0e0      	beq.n	80109d0 <__submore+0x1a>
 8010a0e:	eb00 0806 	add.w	r8, r0, r6
 8010a12:	4601      	mov	r1, r0
 8010a14:	4632      	mov	r2, r6
 8010a16:	4640      	mov	r0, r8
 8010a18:	f7fd fa83 	bl	800df22 <memcpy>
 8010a1c:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8010a20:	f8c4 8000 	str.w	r8, [r4]
 8010a24:	e7e9      	b.n	80109fa <__submore+0x44>

08010a26 <__swbuf_r>:
 8010a26:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010a28:	460e      	mov	r6, r1
 8010a2a:	4614      	mov	r4, r2
 8010a2c:	4605      	mov	r5, r0
 8010a2e:	b118      	cbz	r0, 8010a38 <__swbuf_r+0x12>
 8010a30:	6a03      	ldr	r3, [r0, #32]
 8010a32:	b90b      	cbnz	r3, 8010a38 <__swbuf_r+0x12>
 8010a34:	f7fd f858 	bl	800dae8 <__sinit>
 8010a38:	69a3      	ldr	r3, [r4, #24]
 8010a3a:	60a3      	str	r3, [r4, #8]
 8010a3c:	89a3      	ldrh	r3, [r4, #12]
 8010a3e:	071a      	lsls	r2, r3, #28
 8010a40:	d501      	bpl.n	8010a46 <__swbuf_r+0x20>
 8010a42:	6923      	ldr	r3, [r4, #16]
 8010a44:	b943      	cbnz	r3, 8010a58 <__swbuf_r+0x32>
 8010a46:	4621      	mov	r1, r4
 8010a48:	4628      	mov	r0, r5
 8010a4a:	f000 f82b 	bl	8010aa4 <__swsetup_r>
 8010a4e:	b118      	cbz	r0, 8010a58 <__swbuf_r+0x32>
 8010a50:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8010a54:	4638      	mov	r0, r7
 8010a56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010a58:	6823      	ldr	r3, [r4, #0]
 8010a5a:	6922      	ldr	r2, [r4, #16]
 8010a5c:	b2f6      	uxtb	r6, r6
 8010a5e:	1a98      	subs	r0, r3, r2
 8010a60:	6963      	ldr	r3, [r4, #20]
 8010a62:	4637      	mov	r7, r6
 8010a64:	4283      	cmp	r3, r0
 8010a66:	dc05      	bgt.n	8010a74 <__swbuf_r+0x4e>
 8010a68:	4621      	mov	r1, r4
 8010a6a:	4628      	mov	r0, r5
 8010a6c:	f7ff ff42 	bl	80108f4 <_fflush_r>
 8010a70:	2800      	cmp	r0, #0
 8010a72:	d1ed      	bne.n	8010a50 <__swbuf_r+0x2a>
 8010a74:	68a3      	ldr	r3, [r4, #8]
 8010a76:	3b01      	subs	r3, #1
 8010a78:	60a3      	str	r3, [r4, #8]
 8010a7a:	6823      	ldr	r3, [r4, #0]
 8010a7c:	1c5a      	adds	r2, r3, #1
 8010a7e:	6022      	str	r2, [r4, #0]
 8010a80:	701e      	strb	r6, [r3, #0]
 8010a82:	6962      	ldr	r2, [r4, #20]
 8010a84:	1c43      	adds	r3, r0, #1
 8010a86:	429a      	cmp	r2, r3
 8010a88:	d004      	beq.n	8010a94 <__swbuf_r+0x6e>
 8010a8a:	89a3      	ldrh	r3, [r4, #12]
 8010a8c:	07db      	lsls	r3, r3, #31
 8010a8e:	d5e1      	bpl.n	8010a54 <__swbuf_r+0x2e>
 8010a90:	2e0a      	cmp	r6, #10
 8010a92:	d1df      	bne.n	8010a54 <__swbuf_r+0x2e>
 8010a94:	4621      	mov	r1, r4
 8010a96:	4628      	mov	r0, r5
 8010a98:	f7ff ff2c 	bl	80108f4 <_fflush_r>
 8010a9c:	2800      	cmp	r0, #0
 8010a9e:	d0d9      	beq.n	8010a54 <__swbuf_r+0x2e>
 8010aa0:	e7d6      	b.n	8010a50 <__swbuf_r+0x2a>
	...

08010aa4 <__swsetup_r>:
 8010aa4:	b538      	push	{r3, r4, r5, lr}
 8010aa6:	4b29      	ldr	r3, [pc, #164]	@ (8010b4c <__swsetup_r+0xa8>)
 8010aa8:	4605      	mov	r5, r0
 8010aaa:	6818      	ldr	r0, [r3, #0]
 8010aac:	460c      	mov	r4, r1
 8010aae:	b118      	cbz	r0, 8010ab8 <__swsetup_r+0x14>
 8010ab0:	6a03      	ldr	r3, [r0, #32]
 8010ab2:	b90b      	cbnz	r3, 8010ab8 <__swsetup_r+0x14>
 8010ab4:	f7fd f818 	bl	800dae8 <__sinit>
 8010ab8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010abc:	0719      	lsls	r1, r3, #28
 8010abe:	d422      	bmi.n	8010b06 <__swsetup_r+0x62>
 8010ac0:	06da      	lsls	r2, r3, #27
 8010ac2:	d407      	bmi.n	8010ad4 <__swsetup_r+0x30>
 8010ac4:	2209      	movs	r2, #9
 8010ac6:	602a      	str	r2, [r5, #0]
 8010ac8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010acc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010ad0:	81a3      	strh	r3, [r4, #12]
 8010ad2:	e033      	b.n	8010b3c <__swsetup_r+0x98>
 8010ad4:	0758      	lsls	r0, r3, #29
 8010ad6:	d512      	bpl.n	8010afe <__swsetup_r+0x5a>
 8010ad8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010ada:	b141      	cbz	r1, 8010aee <__swsetup_r+0x4a>
 8010adc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010ae0:	4299      	cmp	r1, r3
 8010ae2:	d002      	beq.n	8010aea <__swsetup_r+0x46>
 8010ae4:	4628      	mov	r0, r5
 8010ae6:	f7fe f893 	bl	800ec10 <_free_r>
 8010aea:	2300      	movs	r3, #0
 8010aec:	6363      	str	r3, [r4, #52]	@ 0x34
 8010aee:	89a3      	ldrh	r3, [r4, #12]
 8010af0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8010af4:	81a3      	strh	r3, [r4, #12]
 8010af6:	2300      	movs	r3, #0
 8010af8:	6063      	str	r3, [r4, #4]
 8010afa:	6923      	ldr	r3, [r4, #16]
 8010afc:	6023      	str	r3, [r4, #0]
 8010afe:	89a3      	ldrh	r3, [r4, #12]
 8010b00:	f043 0308 	orr.w	r3, r3, #8
 8010b04:	81a3      	strh	r3, [r4, #12]
 8010b06:	6923      	ldr	r3, [r4, #16]
 8010b08:	b94b      	cbnz	r3, 8010b1e <__swsetup_r+0x7a>
 8010b0a:	89a3      	ldrh	r3, [r4, #12]
 8010b0c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8010b10:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010b14:	d003      	beq.n	8010b1e <__swsetup_r+0x7a>
 8010b16:	4621      	mov	r1, r4
 8010b18:	4628      	mov	r0, r5
 8010b1a:	f000 f93a 	bl	8010d92 <__smakebuf_r>
 8010b1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010b22:	f013 0201 	ands.w	r2, r3, #1
 8010b26:	d00a      	beq.n	8010b3e <__swsetup_r+0x9a>
 8010b28:	2200      	movs	r2, #0
 8010b2a:	60a2      	str	r2, [r4, #8]
 8010b2c:	6962      	ldr	r2, [r4, #20]
 8010b2e:	4252      	negs	r2, r2
 8010b30:	61a2      	str	r2, [r4, #24]
 8010b32:	6922      	ldr	r2, [r4, #16]
 8010b34:	b942      	cbnz	r2, 8010b48 <__swsetup_r+0xa4>
 8010b36:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8010b3a:	d1c5      	bne.n	8010ac8 <__swsetup_r+0x24>
 8010b3c:	bd38      	pop	{r3, r4, r5, pc}
 8010b3e:	0799      	lsls	r1, r3, #30
 8010b40:	bf58      	it	pl
 8010b42:	6962      	ldrpl	r2, [r4, #20]
 8010b44:	60a2      	str	r2, [r4, #8]
 8010b46:	e7f4      	b.n	8010b32 <__swsetup_r+0x8e>
 8010b48:	2000      	movs	r0, #0
 8010b4a:	e7f7      	b.n	8010b3c <__swsetup_r+0x98>
 8010b4c:	20000194 	.word	0x20000194

08010b50 <memmove>:
 8010b50:	4288      	cmp	r0, r1
 8010b52:	b510      	push	{r4, lr}
 8010b54:	eb01 0402 	add.w	r4, r1, r2
 8010b58:	d902      	bls.n	8010b60 <memmove+0x10>
 8010b5a:	4284      	cmp	r4, r0
 8010b5c:	4623      	mov	r3, r4
 8010b5e:	d807      	bhi.n	8010b70 <memmove+0x20>
 8010b60:	1e43      	subs	r3, r0, #1
 8010b62:	42a1      	cmp	r1, r4
 8010b64:	d008      	beq.n	8010b78 <memmove+0x28>
 8010b66:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010b6a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8010b6e:	e7f8      	b.n	8010b62 <memmove+0x12>
 8010b70:	4601      	mov	r1, r0
 8010b72:	4402      	add	r2, r0
 8010b74:	428a      	cmp	r2, r1
 8010b76:	d100      	bne.n	8010b7a <memmove+0x2a>
 8010b78:	bd10      	pop	{r4, pc}
 8010b7a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010b7e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8010b82:	e7f7      	b.n	8010b74 <memmove+0x24>

08010b84 <__assert_func>:
 8010b84:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010b86:	4614      	mov	r4, r2
 8010b88:	461a      	mov	r2, r3
 8010b8a:	4b09      	ldr	r3, [pc, #36]	@ (8010bb0 <__assert_func+0x2c>)
 8010b8c:	4605      	mov	r5, r0
 8010b8e:	681b      	ldr	r3, [r3, #0]
 8010b90:	68d8      	ldr	r0, [r3, #12]
 8010b92:	b14c      	cbz	r4, 8010ba8 <__assert_func+0x24>
 8010b94:	4b07      	ldr	r3, [pc, #28]	@ (8010bb4 <__assert_func+0x30>)
 8010b96:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8010b9a:	9100      	str	r1, [sp, #0]
 8010b9c:	462b      	mov	r3, r5
 8010b9e:	4906      	ldr	r1, [pc, #24]	@ (8010bb8 <__assert_func+0x34>)
 8010ba0:	f000 f8c0 	bl	8010d24 <fiprintf>
 8010ba4:	f000 f954 	bl	8010e50 <abort>
 8010ba8:	4b04      	ldr	r3, [pc, #16]	@ (8010bbc <__assert_func+0x38>)
 8010baa:	461c      	mov	r4, r3
 8010bac:	e7f3      	b.n	8010b96 <__assert_func+0x12>
 8010bae:	bf00      	nop
 8010bb0:	20000194 	.word	0x20000194
 8010bb4:	080123ff 	.word	0x080123ff
 8010bb8:	0801240c 	.word	0x0801240c
 8010bbc:	0801243a 	.word	0x0801243a

08010bc0 <_calloc_r>:
 8010bc0:	b570      	push	{r4, r5, r6, lr}
 8010bc2:	fba1 5402 	umull	r5, r4, r1, r2
 8010bc6:	b934      	cbnz	r4, 8010bd6 <_calloc_r+0x16>
 8010bc8:	4629      	mov	r1, r5
 8010bca:	f7fb f97d 	bl	800bec8 <_malloc_r>
 8010bce:	4606      	mov	r6, r0
 8010bd0:	b928      	cbnz	r0, 8010bde <_calloc_r+0x1e>
 8010bd2:	4630      	mov	r0, r6
 8010bd4:	bd70      	pop	{r4, r5, r6, pc}
 8010bd6:	220c      	movs	r2, #12
 8010bd8:	2600      	movs	r6, #0
 8010bda:	6002      	str	r2, [r0, #0]
 8010bdc:	e7f9      	b.n	8010bd2 <_calloc_r+0x12>
 8010bde:	462a      	mov	r2, r5
 8010be0:	4621      	mov	r1, r4
 8010be2:	f7fd f8cf 	bl	800dd84 <memset>
 8010be6:	e7f4      	b.n	8010bd2 <_calloc_r+0x12>

08010be8 <_realloc_r>:
 8010be8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010bec:	4607      	mov	r7, r0
 8010bee:	4614      	mov	r4, r2
 8010bf0:	460d      	mov	r5, r1
 8010bf2:	b921      	cbnz	r1, 8010bfe <_realloc_r+0x16>
 8010bf4:	4611      	mov	r1, r2
 8010bf6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010bfa:	f7fb b965 	b.w	800bec8 <_malloc_r>
 8010bfe:	b92a      	cbnz	r2, 8010c0c <_realloc_r+0x24>
 8010c00:	f7fe f806 	bl	800ec10 <_free_r>
 8010c04:	4625      	mov	r5, r4
 8010c06:	4628      	mov	r0, r5
 8010c08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010c0c:	f000 f927 	bl	8010e5e <_malloc_usable_size_r>
 8010c10:	4284      	cmp	r4, r0
 8010c12:	4606      	mov	r6, r0
 8010c14:	d802      	bhi.n	8010c1c <_realloc_r+0x34>
 8010c16:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8010c1a:	d8f4      	bhi.n	8010c06 <_realloc_r+0x1e>
 8010c1c:	4621      	mov	r1, r4
 8010c1e:	4638      	mov	r0, r7
 8010c20:	f7fb f952 	bl	800bec8 <_malloc_r>
 8010c24:	4680      	mov	r8, r0
 8010c26:	b908      	cbnz	r0, 8010c2c <_realloc_r+0x44>
 8010c28:	4645      	mov	r5, r8
 8010c2a:	e7ec      	b.n	8010c06 <_realloc_r+0x1e>
 8010c2c:	42b4      	cmp	r4, r6
 8010c2e:	4622      	mov	r2, r4
 8010c30:	4629      	mov	r1, r5
 8010c32:	bf28      	it	cs
 8010c34:	4632      	movcs	r2, r6
 8010c36:	f7fd f974 	bl	800df22 <memcpy>
 8010c3a:	4629      	mov	r1, r5
 8010c3c:	4638      	mov	r0, r7
 8010c3e:	f7fd ffe7 	bl	800ec10 <_free_r>
 8010c42:	e7f1      	b.n	8010c28 <_realloc_r+0x40>

08010c44 <_strtoul_l.isra.0>:
 8010c44:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010c48:	4686      	mov	lr, r0
 8010c4a:	460d      	mov	r5, r1
 8010c4c:	4e33      	ldr	r6, [pc, #204]	@ (8010d1c <_strtoul_l.isra.0+0xd8>)
 8010c4e:	4628      	mov	r0, r5
 8010c50:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010c54:	5d37      	ldrb	r7, [r6, r4]
 8010c56:	f017 0708 	ands.w	r7, r7, #8
 8010c5a:	d1f8      	bne.n	8010c4e <_strtoul_l.isra.0+0xa>
 8010c5c:	2c2d      	cmp	r4, #45	@ 0x2d
 8010c5e:	d110      	bne.n	8010c82 <_strtoul_l.isra.0+0x3e>
 8010c60:	2701      	movs	r7, #1
 8010c62:	782c      	ldrb	r4, [r5, #0]
 8010c64:	1c85      	adds	r5, r0, #2
 8010c66:	f033 0010 	bics.w	r0, r3, #16
 8010c6a:	d115      	bne.n	8010c98 <_strtoul_l.isra.0+0x54>
 8010c6c:	2c30      	cmp	r4, #48	@ 0x30
 8010c6e:	d10d      	bne.n	8010c8c <_strtoul_l.isra.0+0x48>
 8010c70:	7828      	ldrb	r0, [r5, #0]
 8010c72:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8010c76:	2858      	cmp	r0, #88	@ 0x58
 8010c78:	d108      	bne.n	8010c8c <_strtoul_l.isra.0+0x48>
 8010c7a:	786c      	ldrb	r4, [r5, #1]
 8010c7c:	3502      	adds	r5, #2
 8010c7e:	2310      	movs	r3, #16
 8010c80:	e00a      	b.n	8010c98 <_strtoul_l.isra.0+0x54>
 8010c82:	2c2b      	cmp	r4, #43	@ 0x2b
 8010c84:	bf04      	itt	eq
 8010c86:	782c      	ldrbeq	r4, [r5, #0]
 8010c88:	1c85      	addeq	r5, r0, #2
 8010c8a:	e7ec      	b.n	8010c66 <_strtoul_l.isra.0+0x22>
 8010c8c:	2b00      	cmp	r3, #0
 8010c8e:	d1f6      	bne.n	8010c7e <_strtoul_l.isra.0+0x3a>
 8010c90:	2c30      	cmp	r4, #48	@ 0x30
 8010c92:	bf14      	ite	ne
 8010c94:	230a      	movne	r3, #10
 8010c96:	2308      	moveq	r3, #8
 8010c98:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 8010c9c:	fbb8 f8f3 	udiv	r8, r8, r3
 8010ca0:	2600      	movs	r6, #0
 8010ca2:	fb03 f908 	mul.w	r9, r3, r8
 8010ca6:	4630      	mov	r0, r6
 8010ca8:	ea6f 0909 	mvn.w	r9, r9
 8010cac:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8010cb0:	f1bc 0f09 	cmp.w	ip, #9
 8010cb4:	d810      	bhi.n	8010cd8 <_strtoul_l.isra.0+0x94>
 8010cb6:	4664      	mov	r4, ip
 8010cb8:	42a3      	cmp	r3, r4
 8010cba:	dd1e      	ble.n	8010cfa <_strtoul_l.isra.0+0xb6>
 8010cbc:	f1b6 3fff 	cmp.w	r6, #4294967295	@ 0xffffffff
 8010cc0:	d007      	beq.n	8010cd2 <_strtoul_l.isra.0+0x8e>
 8010cc2:	4580      	cmp	r8, r0
 8010cc4:	d316      	bcc.n	8010cf4 <_strtoul_l.isra.0+0xb0>
 8010cc6:	d101      	bne.n	8010ccc <_strtoul_l.isra.0+0x88>
 8010cc8:	45a1      	cmp	r9, r4
 8010cca:	db13      	blt.n	8010cf4 <_strtoul_l.isra.0+0xb0>
 8010ccc:	2601      	movs	r6, #1
 8010cce:	fb00 4003 	mla	r0, r0, r3, r4
 8010cd2:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010cd6:	e7e9      	b.n	8010cac <_strtoul_l.isra.0+0x68>
 8010cd8:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8010cdc:	f1bc 0f19 	cmp.w	ip, #25
 8010ce0:	d801      	bhi.n	8010ce6 <_strtoul_l.isra.0+0xa2>
 8010ce2:	3c37      	subs	r4, #55	@ 0x37
 8010ce4:	e7e8      	b.n	8010cb8 <_strtoul_l.isra.0+0x74>
 8010ce6:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8010cea:	f1bc 0f19 	cmp.w	ip, #25
 8010cee:	d804      	bhi.n	8010cfa <_strtoul_l.isra.0+0xb6>
 8010cf0:	3c57      	subs	r4, #87	@ 0x57
 8010cf2:	e7e1      	b.n	8010cb8 <_strtoul_l.isra.0+0x74>
 8010cf4:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 8010cf8:	e7eb      	b.n	8010cd2 <_strtoul_l.isra.0+0x8e>
 8010cfa:	1c73      	adds	r3, r6, #1
 8010cfc:	d106      	bne.n	8010d0c <_strtoul_l.isra.0+0xc8>
 8010cfe:	2322      	movs	r3, #34	@ 0x22
 8010d00:	4630      	mov	r0, r6
 8010d02:	f8ce 3000 	str.w	r3, [lr]
 8010d06:	b932      	cbnz	r2, 8010d16 <_strtoul_l.isra.0+0xd2>
 8010d08:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010d0c:	b107      	cbz	r7, 8010d10 <_strtoul_l.isra.0+0xcc>
 8010d0e:	4240      	negs	r0, r0
 8010d10:	2a00      	cmp	r2, #0
 8010d12:	d0f9      	beq.n	8010d08 <_strtoul_l.isra.0+0xc4>
 8010d14:	b106      	cbz	r6, 8010d18 <_strtoul_l.isra.0+0xd4>
 8010d16:	1e69      	subs	r1, r5, #1
 8010d18:	6011      	str	r1, [r2, #0]
 8010d1a:	e7f5      	b.n	8010d08 <_strtoul_l.isra.0+0xc4>
 8010d1c:	08012491 	.word	0x08012491

08010d20 <_strtoul_r>:
 8010d20:	f7ff bf90 	b.w	8010c44 <_strtoul_l.isra.0>

08010d24 <fiprintf>:
 8010d24:	b40e      	push	{r1, r2, r3}
 8010d26:	b503      	push	{r0, r1, lr}
 8010d28:	4601      	mov	r1, r0
 8010d2a:	ab03      	add	r3, sp, #12
 8010d2c:	4805      	ldr	r0, [pc, #20]	@ (8010d44 <fiprintf+0x20>)
 8010d2e:	f853 2b04 	ldr.w	r2, [r3], #4
 8010d32:	6800      	ldr	r0, [r0, #0]
 8010d34:	9301      	str	r3, [sp, #4]
 8010d36:	f7ff faf9 	bl	801032c <_vfiprintf_r>
 8010d3a:	b002      	add	sp, #8
 8010d3c:	f85d eb04 	ldr.w	lr, [sp], #4
 8010d40:	b003      	add	sp, #12
 8010d42:	4770      	bx	lr
 8010d44:	20000194 	.word	0x20000194

08010d48 <__swhatbuf_r>:
 8010d48:	b570      	push	{r4, r5, r6, lr}
 8010d4a:	460c      	mov	r4, r1
 8010d4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010d50:	4615      	mov	r5, r2
 8010d52:	2900      	cmp	r1, #0
 8010d54:	461e      	mov	r6, r3
 8010d56:	b096      	sub	sp, #88	@ 0x58
 8010d58:	da0c      	bge.n	8010d74 <__swhatbuf_r+0x2c>
 8010d5a:	89a3      	ldrh	r3, [r4, #12]
 8010d5c:	2100      	movs	r1, #0
 8010d5e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8010d62:	bf14      	ite	ne
 8010d64:	2340      	movne	r3, #64	@ 0x40
 8010d66:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8010d6a:	2000      	movs	r0, #0
 8010d6c:	6031      	str	r1, [r6, #0]
 8010d6e:	602b      	str	r3, [r5, #0]
 8010d70:	b016      	add	sp, #88	@ 0x58
 8010d72:	bd70      	pop	{r4, r5, r6, pc}
 8010d74:	466a      	mov	r2, sp
 8010d76:	f000 f849 	bl	8010e0c <_fstat_r>
 8010d7a:	2800      	cmp	r0, #0
 8010d7c:	dbed      	blt.n	8010d5a <__swhatbuf_r+0x12>
 8010d7e:	9901      	ldr	r1, [sp, #4]
 8010d80:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8010d84:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8010d88:	4259      	negs	r1, r3
 8010d8a:	4159      	adcs	r1, r3
 8010d8c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010d90:	e7eb      	b.n	8010d6a <__swhatbuf_r+0x22>

08010d92 <__smakebuf_r>:
 8010d92:	898b      	ldrh	r3, [r1, #12]
 8010d94:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010d96:	079d      	lsls	r5, r3, #30
 8010d98:	4606      	mov	r6, r0
 8010d9a:	460c      	mov	r4, r1
 8010d9c:	d507      	bpl.n	8010dae <__smakebuf_r+0x1c>
 8010d9e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8010da2:	6023      	str	r3, [r4, #0]
 8010da4:	6123      	str	r3, [r4, #16]
 8010da6:	2301      	movs	r3, #1
 8010da8:	6163      	str	r3, [r4, #20]
 8010daa:	b003      	add	sp, #12
 8010dac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010dae:	466a      	mov	r2, sp
 8010db0:	ab01      	add	r3, sp, #4
 8010db2:	f7ff ffc9 	bl	8010d48 <__swhatbuf_r>
 8010db6:	9f00      	ldr	r7, [sp, #0]
 8010db8:	4605      	mov	r5, r0
 8010dba:	4639      	mov	r1, r7
 8010dbc:	4630      	mov	r0, r6
 8010dbe:	f7fb f883 	bl	800bec8 <_malloc_r>
 8010dc2:	b948      	cbnz	r0, 8010dd8 <__smakebuf_r+0x46>
 8010dc4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010dc8:	059a      	lsls	r2, r3, #22
 8010dca:	d4ee      	bmi.n	8010daa <__smakebuf_r+0x18>
 8010dcc:	f023 0303 	bic.w	r3, r3, #3
 8010dd0:	f043 0302 	orr.w	r3, r3, #2
 8010dd4:	81a3      	strh	r3, [r4, #12]
 8010dd6:	e7e2      	b.n	8010d9e <__smakebuf_r+0xc>
 8010dd8:	89a3      	ldrh	r3, [r4, #12]
 8010dda:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8010dde:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010de2:	81a3      	strh	r3, [r4, #12]
 8010de4:	9b01      	ldr	r3, [sp, #4]
 8010de6:	6020      	str	r0, [r4, #0]
 8010de8:	b15b      	cbz	r3, 8010e02 <__smakebuf_r+0x70>
 8010dea:	4630      	mov	r0, r6
 8010dec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010df0:	f000 f81e 	bl	8010e30 <_isatty_r>
 8010df4:	b128      	cbz	r0, 8010e02 <__smakebuf_r+0x70>
 8010df6:	89a3      	ldrh	r3, [r4, #12]
 8010df8:	f023 0303 	bic.w	r3, r3, #3
 8010dfc:	f043 0301 	orr.w	r3, r3, #1
 8010e00:	81a3      	strh	r3, [r4, #12]
 8010e02:	89a3      	ldrh	r3, [r4, #12]
 8010e04:	431d      	orrs	r5, r3
 8010e06:	81a5      	strh	r5, [r4, #12]
 8010e08:	e7cf      	b.n	8010daa <__smakebuf_r+0x18>
	...

08010e0c <_fstat_r>:
 8010e0c:	b538      	push	{r3, r4, r5, lr}
 8010e0e:	2300      	movs	r3, #0
 8010e10:	4d06      	ldr	r5, [pc, #24]	@ (8010e2c <_fstat_r+0x20>)
 8010e12:	4604      	mov	r4, r0
 8010e14:	4608      	mov	r0, r1
 8010e16:	4611      	mov	r1, r2
 8010e18:	602b      	str	r3, [r5, #0]
 8010e1a:	f7f1 fbe6 	bl	80025ea <_fstat>
 8010e1e:	1c43      	adds	r3, r0, #1
 8010e20:	d102      	bne.n	8010e28 <_fstat_r+0x1c>
 8010e22:	682b      	ldr	r3, [r5, #0]
 8010e24:	b103      	cbz	r3, 8010e28 <_fstat_r+0x1c>
 8010e26:	6023      	str	r3, [r4, #0]
 8010e28:	bd38      	pop	{r3, r4, r5, pc}
 8010e2a:	bf00      	nop
 8010e2c:	20000d74 	.word	0x20000d74

08010e30 <_isatty_r>:
 8010e30:	b538      	push	{r3, r4, r5, lr}
 8010e32:	2300      	movs	r3, #0
 8010e34:	4d05      	ldr	r5, [pc, #20]	@ (8010e4c <_isatty_r+0x1c>)
 8010e36:	4604      	mov	r4, r0
 8010e38:	4608      	mov	r0, r1
 8010e3a:	602b      	str	r3, [r5, #0]
 8010e3c:	f7f1 fbe4 	bl	8002608 <_isatty>
 8010e40:	1c43      	adds	r3, r0, #1
 8010e42:	d102      	bne.n	8010e4a <_isatty_r+0x1a>
 8010e44:	682b      	ldr	r3, [r5, #0]
 8010e46:	b103      	cbz	r3, 8010e4a <_isatty_r+0x1a>
 8010e48:	6023      	str	r3, [r4, #0]
 8010e4a:	bd38      	pop	{r3, r4, r5, pc}
 8010e4c:	20000d74 	.word	0x20000d74

08010e50 <abort>:
 8010e50:	2006      	movs	r0, #6
 8010e52:	b508      	push	{r3, lr}
 8010e54:	f000 f834 	bl	8010ec0 <raise>
 8010e58:	2001      	movs	r0, #1
 8010e5a:	f7f1 fb68 	bl	800252e <_exit>

08010e5e <_malloc_usable_size_r>:
 8010e5e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010e62:	1f18      	subs	r0, r3, #4
 8010e64:	2b00      	cmp	r3, #0
 8010e66:	bfbc      	itt	lt
 8010e68:	580b      	ldrlt	r3, [r1, r0]
 8010e6a:	18c0      	addlt	r0, r0, r3
 8010e6c:	4770      	bx	lr

08010e6e <_raise_r>:
 8010e6e:	291f      	cmp	r1, #31
 8010e70:	b538      	push	{r3, r4, r5, lr}
 8010e72:	4605      	mov	r5, r0
 8010e74:	460c      	mov	r4, r1
 8010e76:	d904      	bls.n	8010e82 <_raise_r+0x14>
 8010e78:	2316      	movs	r3, #22
 8010e7a:	6003      	str	r3, [r0, #0]
 8010e7c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010e80:	bd38      	pop	{r3, r4, r5, pc}
 8010e82:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8010e84:	b112      	cbz	r2, 8010e8c <_raise_r+0x1e>
 8010e86:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010e8a:	b94b      	cbnz	r3, 8010ea0 <_raise_r+0x32>
 8010e8c:	4628      	mov	r0, r5
 8010e8e:	f000 f831 	bl	8010ef4 <_getpid_r>
 8010e92:	4622      	mov	r2, r4
 8010e94:	4601      	mov	r1, r0
 8010e96:	4628      	mov	r0, r5
 8010e98:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010e9c:	f000 b818 	b.w	8010ed0 <_kill_r>
 8010ea0:	2b01      	cmp	r3, #1
 8010ea2:	d00a      	beq.n	8010eba <_raise_r+0x4c>
 8010ea4:	1c59      	adds	r1, r3, #1
 8010ea6:	d103      	bne.n	8010eb0 <_raise_r+0x42>
 8010ea8:	2316      	movs	r3, #22
 8010eaa:	6003      	str	r3, [r0, #0]
 8010eac:	2001      	movs	r0, #1
 8010eae:	e7e7      	b.n	8010e80 <_raise_r+0x12>
 8010eb0:	2100      	movs	r1, #0
 8010eb2:	4620      	mov	r0, r4
 8010eb4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8010eb8:	4798      	blx	r3
 8010eba:	2000      	movs	r0, #0
 8010ebc:	e7e0      	b.n	8010e80 <_raise_r+0x12>
	...

08010ec0 <raise>:
 8010ec0:	4b02      	ldr	r3, [pc, #8]	@ (8010ecc <raise+0xc>)
 8010ec2:	4601      	mov	r1, r0
 8010ec4:	6818      	ldr	r0, [r3, #0]
 8010ec6:	f7ff bfd2 	b.w	8010e6e <_raise_r>
 8010eca:	bf00      	nop
 8010ecc:	20000194 	.word	0x20000194

08010ed0 <_kill_r>:
 8010ed0:	b538      	push	{r3, r4, r5, lr}
 8010ed2:	2300      	movs	r3, #0
 8010ed4:	4d06      	ldr	r5, [pc, #24]	@ (8010ef0 <_kill_r+0x20>)
 8010ed6:	4604      	mov	r4, r0
 8010ed8:	4608      	mov	r0, r1
 8010eda:	4611      	mov	r1, r2
 8010edc:	602b      	str	r3, [r5, #0]
 8010ede:	f7f1 fb16 	bl	800250e <_kill>
 8010ee2:	1c43      	adds	r3, r0, #1
 8010ee4:	d102      	bne.n	8010eec <_kill_r+0x1c>
 8010ee6:	682b      	ldr	r3, [r5, #0]
 8010ee8:	b103      	cbz	r3, 8010eec <_kill_r+0x1c>
 8010eea:	6023      	str	r3, [r4, #0]
 8010eec:	bd38      	pop	{r3, r4, r5, pc}
 8010eee:	bf00      	nop
 8010ef0:	20000d74 	.word	0x20000d74

08010ef4 <_getpid_r>:
 8010ef4:	f7f1 bb04 	b.w	8002500 <_getpid>

08010ef8 <_init>:
 8010ef8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010efa:	bf00      	nop
 8010efc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010efe:	bc08      	pop	{r3}
 8010f00:	469e      	mov	lr, r3
 8010f02:	4770      	bx	lr

08010f04 <_fini>:
 8010f04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010f06:	bf00      	nop
 8010f08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010f0a:	bc08      	pop	{r3}
 8010f0c:	469e      	mov	lr, r3
 8010f0e:	4770      	bx	lr
