Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jun 12 20:15:51 2024
| Host         : DESKTOP-DU3OVKP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              73 |           24 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              60 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+---------------------------------------------+-----------------------------+------------------+----------------+
|       Clock Signal       |                Enable Signal                |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+--------------------------+---------------------------------------------+-----------------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG     |                                             |                             |                1 |              1 |
|  simple_counter_tim/E[0] |                                             | simple_counter_tim/AS[0]    |                1 |              1 |
|  simple_counter_tim/E[0] |                                             | simple_counter_tim/AS[1]    |                1 |              1 |
|  simple_counter_tim/E[0] |                                             | simple_counter_tim/AS[2]    |                2 |              2 |
|  simple_counter_tim/E[0] |                                             | simple_counter_tim/AS[3]    |                1 |              3 |
|  CLK100MHZ_IBUF_BUFG     | seven_seg/segment_state_1                   | BTND_IBUF                   |                3 |              8 |
|  CLK100MHZ_IBUF_BUFG     | debounce_u/old_clean_reg                    | BTND_IBUF                   |                4 |             16 |
|  CLK100MHZ_IBUF_BUFG     | simple_counter_tim/periodic_counter_reg[27] | BTND_IBUF                   |                4 |             16 |
|  CLK100MHZ_IBUF_BUFG     | debounce_u/count[0]_i_2_n_0                 | debounce_u/count[0]_i_1_n_0 |                5 |             20 |
|  CLK100MHZ_IBUF_BUFG     |                                             | BTND_IBUF                   |               19 |             66 |
+--------------------------+---------------------------------------------+-----------------------------+------------------+----------------+


