

================================================================
== Vivado HLS Report for 'pool'
================================================================
* Date:           Tue May  8 18:34:24 2018

* Version:        2017.4.1 (Build 2117188 on Tue Jan 30 15:53:01 MST 2018)
* Project:        pool
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.72|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+----------+
    |   Latency   |   Interval  | Pipeline |
    |  min |  max |  min |  max |   Type   |
    +------+------+------+------+----------+
    |  5604|  5604|  5605|  5605| dataflow |
    +------+------+------+------+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+------+------+------+------+---------+
        |                         |                      |   Latency   |   Interval  | Pipeline|
        |         Instance        |        Module        |  min |  max |  min |  max |   Type  |
        +-------------------------+----------------------+------+------+------+------+---------+
        |Loop_pool_label2_pro_U0  |Loop_pool_label2_pro  |  5604|  5604|  5604|  5604|   none  |
        +-------------------------+----------------------+------+------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      0|    1689|   7525|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|    1689|   7525|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       1|     14|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+------+------+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------------+----------------------+---------+-------+------+------+
    |Loop_pool_label2_pro_U0  |Loop_pool_label2_pro  |        0|      0|  1689|  7525|
    +-------------------------+----------------------+---------+-------+------+------+
    |Total                    |                      |        0|      0|  1689|  7525|
    +-------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|output_r_address0  | out |   11|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   32|  ap_memory |   output_r   |     array    |
|output_r_q0        |  in |   32|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_address1  | out |   11|  ap_memory |   output_r   |     array    |
|output_r_ce1       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d1        | out |   32|  ap_memory |   output_r   |     array    |
|output_r_q1        |  in |   32|  ap_memory |   output_r   |     array    |
|output_r_we1       | out |    1|  ap_memory |   output_r   |     array    |
|image_r_address0   | out |   13|  ap_memory |    image_r   |     array    |
|image_r_ce0        | out |    1|  ap_memory |    image_r   |     array    |
|image_r_d0         | out |   32|  ap_memory |    image_r   |     array    |
|image_r_q0         |  in |   32|  ap_memory |    image_r   |     array    |
|image_r_we0        | out |    1|  ap_memory |    image_r   |     array    |
|image_r_address1   | out |   13|  ap_memory |    image_r   |     array    |
|image_r_ce1        | out |    1|  ap_memory |    image_r   |     array    |
|image_r_d1         | out |   32|  ap_memory |    image_r   |     array    |
|image_r_q1         |  in |   32|  ap_memory |    image_r   |     array    |
|image_r_we1        | out |    1|  ap_memory |    image_r   |     array    |
|ap_clk             |  in |    1| ap_ctrl_hs |     pool     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |     pool     | return value |
|ap_done            | out |    1| ap_ctrl_hs |     pool     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |     pool     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |     pool     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |     pool     | return value |
+-------------------+-----+-----+------------+--------------+--------------+

