Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Sun Feb 16 18:54:01 2025
| Host              : nightt_insider running 64-bit major release  (build 9200)
| Command           : report_timing -max_paths 10 -file ./report/fir_timing_paths_synth.rpt
| Design            : bd_0_wrapper
| Device            : xczu5eg-sfvc784
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Design State      : Synthesized
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             8.140ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_OUTPUT_INST/ALU_OUT[10]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.804ns  (logic 1.804ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           4  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 10.044 - 10.000 ) 
    Source Clock Delay      (SCD):    0.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.075     0.075    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[9])
                                                      0.301     0.376 r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_A_B_DATA_INST/A2_DATA[9]
                         net (fo=1, unplaced)         0.000     0.376    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_A_B_DATA.A2_DATA<9>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[9]_A2A1[9])
                                                      0.098     0.474 r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_PREADD_DATA_INST/A2A1[9]
                         net (fo=1, unplaced)         0.000     0.474    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_PREADD_DATA.A2A1<9>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[9]_U[10])
                                                      0.647     1.121 f  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, unplaced)         0.000     1.121    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_MULTIPLIER.U<10>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[10]_U_DATA[10])
                                                      0.059     1.180 r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, unplaced)         0.000     1.180    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_M_DATA.U_DATA<10>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[10]_ALU_OUT[10])
                                                      0.699     1.879 r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, unplaced)         0.000     1.879    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_ALU.ALU_OUT<10>
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_OUTPUT_INST/ALU_OUT[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.044    10.044    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000    10.044    
                         clock uncertainty           -0.035    10.009    
                         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[10])
                                                      0.010    10.019    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.019    
                         arrival time                          -1.879    
  -------------------------------------------------------------------
                         slack                                  8.140    

Slack (MET) :             8.140ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_OUTPUT_INST/ALU_OUT[11]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.804ns  (logic 1.804ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           4  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 10.044 - 10.000 ) 
    Source Clock Delay      (SCD):    0.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.075     0.075    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[10])
                                                      0.301     0.376 r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, unplaced)         0.000     0.376    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_A_B_DATA.A2_DATA<10>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[10]_A2A1[10])
                                                      0.098     0.474 r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_PREADD_DATA_INST/A2A1[10]
                         net (fo=1, unplaced)         0.000     0.474    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_PREADD_DATA.A2A1<10>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[10]_U[11])
                                                      0.647     1.121 f  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_MULTIPLIER_INST/U[11]
                         net (fo=1, unplaced)         0.000     1.121    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_MULTIPLIER.U<11>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[11]_U_DATA[11])
                                                      0.059     1.180 r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_M_DATA_INST/U_DATA[11]
                         net (fo=1, unplaced)         0.000     1.180    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_M_DATA.U_DATA<11>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[11]_ALU_OUT[11])
                                                      0.699     1.879 r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, unplaced)         0.000     1.879    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_ALU.ALU_OUT<11>
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_OUTPUT_INST/ALU_OUT[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.044    10.044    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000    10.044    
                         clock uncertainty           -0.035    10.009    
                         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[11])
                                                      0.010    10.019    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.019    
                         arrival time                          -1.879    
  -------------------------------------------------------------------
                         slack                                  8.140    

Slack (MET) :             8.140ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_OUTPUT_INST/ALU_OUT[12]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.804ns  (logic 1.804ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           4  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 10.044 - 10.000 ) 
    Source Clock Delay      (SCD):    0.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.075     0.075    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[11])
                                                      0.301     0.376 r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, unplaced)         0.000     0.376    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_A_B_DATA.A2_DATA<11>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[11]_A2A1[11])
                                                      0.098     0.474 r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, unplaced)         0.000     0.474    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_PREADD_DATA.A2A1<11>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[11]_U[12])
                                                      0.647     1.121 f  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_MULTIPLIER_INST/U[12]
                         net (fo=1, unplaced)         0.000     1.121    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_MULTIPLIER.U<12>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[12]_U_DATA[12])
                                                      0.059     1.180 r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_M_DATA_INST/U_DATA[12]
                         net (fo=1, unplaced)         0.000     1.180    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_M_DATA.U_DATA<12>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[12]_ALU_OUT[12])
                                                      0.699     1.879 r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, unplaced)         0.000     1.879    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_ALU.ALU_OUT<12>
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_OUTPUT_INST/ALU_OUT[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.044    10.044    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000    10.044    
                         clock uncertainty           -0.035    10.009    
                         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[12])
                                                      0.010    10.019    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.019    
                         arrival time                          -1.879    
  -------------------------------------------------------------------
                         slack                                  8.140    

Slack (MET) :             8.140ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_OUTPUT_INST/ALU_OUT[13]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.804ns  (logic 1.804ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           4  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 10.044 - 10.000 ) 
    Source Clock Delay      (SCD):    0.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.075     0.075    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[12])
                                                      0.301     0.376 r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_A_B_DATA_INST/A2_DATA[12]
                         net (fo=1, unplaced)         0.000     0.376    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_A_B_DATA.A2_DATA<12>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.098     0.474 r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_PREADD_DATA_INST/A2A1[12]
                         net (fo=1, unplaced)         0.000     0.474    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_PREADD_DATA.A2A1<12>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[13])
                                                      0.647     1.121 f  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, unplaced)         0.000     1.121    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_MULTIPLIER.U<13>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[13]_U_DATA[13])
                                                      0.059     1.180 r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, unplaced)         0.000     1.180    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_M_DATA.U_DATA<13>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[13]_ALU_OUT[13])
                                                      0.699     1.879 r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, unplaced)         0.000     1.879    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_ALU.ALU_OUT<13>
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_OUTPUT_INST/ALU_OUT[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.044    10.044    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000    10.044    
                         clock uncertainty           -0.035    10.009    
                         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[13])
                                                      0.010    10.019    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.019    
                         arrival time                          -1.879    
  -------------------------------------------------------------------
                         slack                                  8.140    

Slack (MET) :             8.140ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_OUTPUT_INST/ALU_OUT[14]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.804ns  (logic 1.804ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           4  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 10.044 - 10.000 ) 
    Source Clock Delay      (SCD):    0.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.075     0.075    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[13])
                                                      0.301     0.376 r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_A_B_DATA_INST/A2_DATA[13]
                         net (fo=1, unplaced)         0.000     0.376    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_A_B_DATA.A2_DATA<13>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[13]_A2A1[13])
                                                      0.098     0.474 r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_PREADD_DATA_INST/A2A1[13]
                         net (fo=1, unplaced)         0.000     0.474    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_PREADD_DATA.A2A1<13>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[13]_U[14])
                                                      0.647     1.121 f  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_MULTIPLIER_INST/U[14]
                         net (fo=1, unplaced)         0.000     1.121    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_MULTIPLIER.U<14>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[14]_U_DATA[14])
                                                      0.059     1.180 r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_M_DATA_INST/U_DATA[14]
                         net (fo=1, unplaced)         0.000     1.180    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_M_DATA.U_DATA<14>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[14]_ALU_OUT[14])
                                                      0.699     1.879 r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, unplaced)         0.000     1.879    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_ALU.ALU_OUT<14>
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_OUTPUT_INST/ALU_OUT[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.044    10.044    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000    10.044    
                         clock uncertainty           -0.035    10.009    
                         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[14])
                                                      0.010    10.019    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.019    
                         arrival time                          -1.879    
  -------------------------------------------------------------------
                         slack                                  8.140    

Slack (MET) :             8.140ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_OUTPUT_INST/ALU_OUT[15]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.804ns  (logic 1.804ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           4  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 10.044 - 10.000 ) 
    Source Clock Delay      (SCD):    0.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.075     0.075    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[14])
                                                      0.301     0.376 r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_A_B_DATA_INST/A2_DATA[14]
                         net (fo=1, unplaced)         0.000     0.376    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_A_B_DATA.A2_DATA<14>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[14]_A2A1[14])
                                                      0.098     0.474 r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_PREADD_DATA_INST/A2A1[14]
                         net (fo=1, unplaced)         0.000     0.474    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_PREADD_DATA.A2A1<14>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[14]_U[15])
                                                      0.647     1.121 f  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, unplaced)         0.000     1.121    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_MULTIPLIER.U<15>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[15]_U_DATA[15])
                                                      0.059     1.180 r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, unplaced)         0.000     1.180    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_M_DATA.U_DATA<15>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[15]_ALU_OUT[15])
                                                      0.699     1.879 r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, unplaced)         0.000     1.879    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_ALU.ALU_OUT<15>
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_OUTPUT_INST/ALU_OUT[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.044    10.044    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000    10.044    
                         clock uncertainty           -0.035    10.009    
                         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[15])
                                                      0.010    10.019    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.019    
                         arrival time                          -1.879    
  -------------------------------------------------------------------
                         slack                                  8.140    

Slack (MET) :             8.140ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_OUTPUT_INST/ALU_OUT[16]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.804ns  (logic 1.804ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           4  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 10.044 - 10.000 ) 
    Source Clock Delay      (SCD):    0.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.075     0.075    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[15])
                                                      0.301     0.376 r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_A_B_DATA_INST/A2_DATA[15]
                         net (fo=1, unplaced)         0.000     0.376    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_A_B_DATA.A2_DATA<15>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[15]_A2A1[15])
                                                      0.098     0.474 r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_PREADD_DATA_INST/A2A1[15]
                         net (fo=1, unplaced)         0.000     0.474    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_PREADD_DATA.A2A1<15>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[15]_U[16])
                                                      0.647     1.121 f  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_MULTIPLIER_INST/U[16]
                         net (fo=1, unplaced)         0.000     1.121    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_MULTIPLIER.U<16>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[16]_U_DATA[16])
                                                      0.059     1.180 r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_M_DATA_INST/U_DATA[16]
                         net (fo=1, unplaced)         0.000     1.180    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_M_DATA.U_DATA<16>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[16]_ALU_OUT[16])
                                                      0.699     1.879 r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, unplaced)         0.000     1.879    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_ALU.ALU_OUT<16>
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_OUTPUT_INST/ALU_OUT[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.044    10.044    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000    10.044    
                         clock uncertainty           -0.035    10.009    
                         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[16])
                                                      0.010    10.019    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.019    
                         arrival time                          -1.879    
  -------------------------------------------------------------------
                         slack                                  8.140    

Slack (MET) :             8.140ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_OUTPUT_INST/ALU_OUT[17]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.804ns  (logic 1.804ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           4  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 10.044 - 10.000 ) 
    Source Clock Delay      (SCD):    0.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.075     0.075    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[16])
                                                      0.301     0.376 r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_A_B_DATA_INST/A2_DATA[16]
                         net (fo=1, unplaced)         0.000     0.376    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_A_B_DATA.A2_DATA<16>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[16]_A2A1[16])
                                                      0.098     0.474 r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_PREADD_DATA_INST/A2A1[16]
                         net (fo=1, unplaced)         0.000     0.474    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_PREADD_DATA.A2A1<16>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[16]_U[17])
                                                      0.647     1.121 f  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_MULTIPLIER_INST/U[17]
                         net (fo=1, unplaced)         0.000     1.121    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_MULTIPLIER.U<17>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[17]_U_DATA[17])
                                                      0.059     1.180 r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_M_DATA_INST/U_DATA[17]
                         net (fo=1, unplaced)         0.000     1.180    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_M_DATA.U_DATA<17>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[17]_ALU_OUT[17])
                                                      0.699     1.879 r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, unplaced)         0.000     1.879    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_ALU.ALU_OUT<17>
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_OUTPUT_INST/ALU_OUT[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.044    10.044    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000    10.044    
                         clock uncertainty           -0.035    10.009    
                         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[17])
                                                      0.010    10.019    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.019    
                         arrival time                          -1.879    
  -------------------------------------------------------------------
                         slack                                  8.140    

Slack (MET) :             8.140ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_OUTPUT_INST/ALU_OUT[18]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.804ns  (logic 1.804ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           4  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 10.044 - 10.000 ) 
    Source Clock Delay      (SCD):    0.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.075     0.075    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[17])
                                                      0.301     0.376 r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_A_B_DATA_INST/A2_DATA[17]
                         net (fo=1, unplaced)         0.000     0.376    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_A_B_DATA.A2_DATA<17>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[17]_A2A1[17])
                                                      0.098     0.474 r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_PREADD_DATA_INST/A2A1[17]
                         net (fo=1, unplaced)         0.000     0.474    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_PREADD_DATA.A2A1<17>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[17]_U[18])
                                                      0.647     1.121 f  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_MULTIPLIER_INST/U[18]
                         net (fo=1, unplaced)         0.000     1.121    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_MULTIPLIER.U<18>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[18]_U_DATA[18])
                                                      0.059     1.180 r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_M_DATA_INST/U_DATA[18]
                         net (fo=1, unplaced)         0.000     1.180    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_M_DATA.U_DATA<18>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[18]_ALU_OUT[18])
                                                      0.699     1.879 r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, unplaced)         0.000     1.879    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_ALU.ALU_OUT<18>
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_OUTPUT_INST/ALU_OUT[18]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.044    10.044    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000    10.044    
                         clock uncertainty           -0.035    10.009    
                         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[18])
                                                      0.010    10.019    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.019    
                         arrival time                          -1.879    
  -------------------------------------------------------------------
                         slack                                  8.140    

Slack (MET) :             8.140ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_OUTPUT_INST/ALU_OUT[19]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.804ns  (logic 1.804ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           4  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 10.044 - 10.000 ) 
    Source Clock Delay      (SCD):    0.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.075     0.075    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[18])
                                                      0.301     0.376 r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_A_B_DATA_INST/A2_DATA[18]
                         net (fo=1, unplaced)         0.000     0.376    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_A_B_DATA.A2_DATA<18>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[18]_A2A1[18])
                                                      0.098     0.474 r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_PREADD_DATA_INST/A2A1[18]
                         net (fo=1, unplaced)         0.000     0.474    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_PREADD_DATA.A2A1<18>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[18]_U[19])
                                                      0.647     1.121 f  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_MULTIPLIER_INST/U[19]
                         net (fo=1, unplaced)         0.000     1.121    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_MULTIPLIER.U<19>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[19]_U_DATA[19])
                                                      0.059     1.180 r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_M_DATA_INST/U_DATA[19]
                         net (fo=1, unplaced)         0.000     1.180    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_M_DATA.U_DATA<19>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[19]_ALU_OUT[19])
                                                      0.699     1.879 r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, unplaced)         0.000     1.879    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_ALU.ALU_OUT<19>
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_OUTPUT_INST/ALU_OUT[19]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.044    10.044    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000    10.044    
                         clock uncertainty           -0.035    10.009    
                         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[19])
                                                      0.010    10.019    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.019    
                         arrival time                          -1.879    
  -------------------------------------------------------------------
                         slack                                  8.140    




