#-----------------------------------------------------------
# Vivado v2015.1 (64-bit)
# SW Build 1215546 on Mon Apr 27 19:22:08 MDT 2015
# IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
# Start of session at: Fri Jun 29 15:31:03 2018
# Process ID: 9628
# Log file: C:/Users/13612/Desktop/Multipul_period_CPU/vivado.log
# Journal file: C:/Users/13612/Desktop/Multipul_period_CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/13612/Desktop/Multipul_preiod_CPU/Mul_Preiod_CPU_tb_behav.wcfg'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/13612/Desktop/Multipul_preiod_CPU/Multipul_preiod_CPU.cache/ip'.
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'C:/Users/13612/Desktop/Multipul_preiod_CPU/Multipul_preiod_CPU.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/13612/Desktop/Multipul_preiod_CPU/Multipul_preiod_CPU.cache/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado2015/Vivado/2015.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 724.410 ; gain = 156.797
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Mul_Preiod_CPU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj Mul_Preiod_CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mup_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mup_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_MemData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_BDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_BDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_ALUout.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_ALUout
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_ALUM2DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_ALUM2DR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_ADR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_ADR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sim_1/new/Mul_Preiod_CPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_Preiod_CPU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.sim/sim_1/behav'
Vivado Simulator 2015.1
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2015/Vivado/2015.1/bin/unwrapped/win64.o/xelab.exe -wto ec73e6f356cf4cc5a989c4c1103c3e98 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Mul_Preiod_CPU_tb_behav xil_defaultlib.Mul_Preiod_CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port Immdieate [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_Top.v:14]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port Immediate [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_Top.v:15]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mul_ControlUnit
Compiling module xil_defaultlib.Mul_PC
Compiling module xil_defaultlib.Mul_InsMem
Compiling module xil_defaultlib.Mul_IR
Compiling module xil_defaultlib.Mul_Extend
Compiling module xil_defaultlib.Mul_RegFile
Compiling module xil_defaultlib.Mul_ADR
Compiling module xil_defaultlib.Mul_BDR
Compiling module xil_defaultlib.Mup_ALU
Compiling module xil_defaultlib.Mul_ALUout
Compiling module xil_defaultlib.Mul_ALUM2DR
Compiling module xil_defaultlib.Mul_MemData
Compiling module xil_defaultlib.Mul_Top
Compiling module xil_defaultlib.Mul_Preiod_CPU_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Mul_Preiod_CPU_tb_behav

****** Webtalk v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:22:08 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.sim/sim_1/behav/xsim.dir/Mul_Preiod_CPU_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 58.477 ; gain = 0.016

    while executing
"webtalk_transmit -clientid 123641910 -regid "" -xml C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.sim/sim_1/behav/xsim.dir/Mul_Preiod..."
    (file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.sim/sim_1/behav/xsim.dir/Mul_Preiod_CPU_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Fri Jun 29 15:32:46 2018...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 738.375 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/13612/Desktop/Multipul_preiod_CPU/Mul_Preiod_CPU_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/13612/Desktop/Multipul_preiod_CPU/Mul_Preiod_CPU_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mul_Preiod_CPU_tb_behav -key {Behavioral:sim_1:Functional:Mul_Preiod_CPU_tb} -tclbatch {Mul_Preiod_CPU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.1
Time resolution is 1 ps
source Mul_Preiod_CPU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mul_Preiod_CPU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:33 . Memory (MB): peak = 745.367 ; gain = 6.992
add_wave {{/Mul_Preiod_CPU_tb/CPU/ControlUnit/ALUSrcA}} 
add_wave {{/Mul_Preiod_CPU_tb/CPU/ControlUnit/ALUSrcB}} 
add_wave {{/Mul_Preiod_CPU_tb/CPU/ControlUnit/ALUOp}} 
add_wave {{/Mul_Preiod_CPU_tb/CPU/ControlUnit/state}} 
run 2500 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2500 us
add_wave {{/Mul_Preiod_CPU_tb/CPU/IR/Op}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2500 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 788.020 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Mul_Preiod_CPU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj Mul_Preiod_CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mup_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mup_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_MemData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_BDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_BDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_ALUout.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_ALUout
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_ALUM2DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_ALUM2DR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_ADR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_ADR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sim_1/new/Mul_Preiod_CPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_Preiod_CPU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.sim/sim_1/behav'
Vivado Simulator 2015.1
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2015/Vivado/2015.1/bin/unwrapped/win64.o/xelab.exe -wto ec73e6f356cf4cc5a989c4c1103c3e98 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Mul_Preiod_CPU_tb_behav xil_defaultlib.Mul_Preiod_CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port Immdieate [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_Top.v:14]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port Immediate [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_Top.v:15]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mul_ControlUnit
Compiling module xil_defaultlib.Mul_PC
Compiling module xil_defaultlib.Mul_InsMem
Compiling module xil_defaultlib.Mul_IR
Compiling module xil_defaultlib.Mul_Extend
Compiling module xil_defaultlib.Mul_RegFile
Compiling module xil_defaultlib.Mul_ADR
Compiling module xil_defaultlib.Mul_BDR
Compiling module xil_defaultlib.Mup_ALU
Compiling module xil_defaultlib.Mul_ALUout
Compiling module xil_defaultlib.Mul_ALUM2DR
Compiling module xil_defaultlib.Mul_MemData
Compiling module xil_defaultlib.Mul_Top
Compiling module xil_defaultlib.Mul_Preiod_CPU_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Mul_Preiod_CPU_tb_behav

****** Webtalk v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:22:08 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.sim/sim_1/behav/xsim.dir/Mul_Preiod_CPU_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 58.418 ; gain = 0.016

    while executing
"webtalk_transmit -clientid 766623004 -regid "" -xml C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.sim/sim_1/behav/xsim.dir/Mul_Preiod..."
    (file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.sim/sim_1/behav/xsim.dir/Mul_Preiod_CPU_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Fri Jun 29 15:59:51 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 788.020 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/13612/Desktop/Multipul_preiod_CPU/Mul_Preiod_CPU_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/13612/Desktop/Multipul_preiod_CPU/Mul_Preiod_CPU_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mul_Preiod_CPU_tb_behav -key {Behavioral:sim_1:Functional:Mul_Preiod_CPU_tb} -tclbatch {Mul_Preiod_CPU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.1
Time resolution is 1 ps
source Mul_Preiod_CPU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Illegal binary digit 'n' found in data of file "C:/test.txt"
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mul_Preiod_CPU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 788.020 ; gain = 0.000
add_wave {{/Mul_Preiod_CPU_tb/CPU/PC/PCAddress}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2500 us
ERROR: Illegal binary digit 'n' found in data of file "C:/test.txt"
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2500 ns
ERROR: Illegal binary digit '¿' found in data of file "C:/test.txt"
restart
INFO: [Simtcl 6-17] Simulation restarted
run 25000 ns
ERROR: Illegal binary digit '¿' found in data of file "C:/test.txt"
restart
INFO: [Simtcl 6-17] Simulation restarted
run 25000 ns
ERROR: Illegal binary digit '¿' found in data of file "C:/test.txt"
restart
INFO: [Simtcl 6-17] Simulation restarted
run 25000 ns
ERROR: Illegal binary digit '¿' found in data of file "C:/test.txt"
restart
INFO: [Simtcl 6-17] Simulation restarted
run 25000 ns
ERROR: Illegal binary digit '¿' found in data of file "C:/test.txt"
run 25000 ns
run 25000 ns
run 25000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 813.695 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Mul_Preiod_CPU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj Mul_Preiod_CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mup_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mup_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_MemData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_BDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_BDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_ALUout.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_ALUout
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_ALUM2DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_ALUM2DR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_ADR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_ADR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sim_1/new/Mul_Preiod_CPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_Preiod_CPU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.sim/sim_1/behav'
Vivado Simulator 2015.1
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2015/Vivado/2015.1/bin/unwrapped/win64.o/xelab.exe -wto ec73e6f356cf4cc5a989c4c1103c3e98 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Mul_Preiod_CPU_tb_behav xil_defaultlib.Mul_Preiod_CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port Immdieate [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_Top.v:14]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port Immediate [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_Top.v:15]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mul_ControlUnit
Compiling module xil_defaultlib.Mul_PC
Compiling module xil_defaultlib.Mul_InsMem
Compiling module xil_defaultlib.Mul_IR
Compiling module xil_defaultlib.Mul_Extend
Compiling module xil_defaultlib.Mul_RegFile
Compiling module xil_defaultlib.Mul_ADR
Compiling module xil_defaultlib.Mul_BDR
Compiling module xil_defaultlib.Mup_ALU
Compiling module xil_defaultlib.Mul_ALUout
Compiling module xil_defaultlib.Mul_ALUM2DR
Compiling module xil_defaultlib.Mul_MemData
Compiling module xil_defaultlib.Mul_Top
Compiling module xil_defaultlib.Mul_Preiod_CPU_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Mul_Preiod_CPU_tb_behav

****** Webtalk v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:22:08 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.sim/sim_1/behav/xsim.dir/Mul_Preiod_CPU_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 58.500 ; gain = 0.035

    while executing
"webtalk_transmit -clientid 1551044358 -regid "" -xml C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.sim/sim_1/behav/xsim.dir/Mul_Preio..."
    (file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.sim/sim_1/behav/xsim.dir/Mul_Preiod_CPU_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Fri Jun 29 16:46:25 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 813.695 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/13612/Desktop/Multipul_preiod_CPU/Mul_Preiod_CPU_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/13612/Desktop/Multipul_preiod_CPU/Mul_Preiod_CPU_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mul_Preiod_CPU_tb_behav -key {Behavioral:sim_1:Functional:Mul_Preiod_CPU_tb} -tclbatch {Mul_Preiod_CPU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.1
Time resolution is 1 ps
source Mul_Preiod_CPU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Illegal binary digit '¿' found in data of file "C:/test.txt"
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mul_Preiod_CPU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 813.695 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 25000 ns
ERROR: Illegal binary digit '¿' found in data of file "C:/test.txt"
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Display.v" into library work [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Display.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_ADR.v" into library work [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_ADR.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_ALUM2DR.v" into library work [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_ALUM2DR.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_ALUout.v" into library work [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_ALUout.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_BDR.v" into library work [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_BDR.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_ControlUnit.v" into library work [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_ControlUnit.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_Extend.v" into library work [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_Extend.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_IR.v" into library work [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_IR.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_InsMem.v" into library work [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_InsMem.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v" into library work [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_PC.v" into library work [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_PC.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_RegFile.v" into library work [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_RegFile.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_Top.v" into library work [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_Top.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mup_ALU.v" into library work [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mup_ALU.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/clock_divide.v" into library work [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/clock_divide.v:1]
[Fri Jun 29 16:47:09 2018] Launched synth_1...
Run output will be captured here: C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.runs/synth_1/runme.log
restart
INFO: [Simtcl 6-17] Simulation restarted
run 25000 ns
ERROR: Illegal binary digit '¿' found in data of file "C:/test.txt"
restart
INFO: [Simtcl 6-17] Simulation restarted
run 25000 ns
ERROR: Illegal binary digit '¿' found in data of file "C:/test.txt"
restart
INFO: [Simtcl 6-17] Simulation restarted
run 25000 ns
ERROR: Illegal binary digit '¿' found in data of file "C:/test.txt"
restart
INFO: [Simtcl 6-17] Simulation restarted
run 25000 ns
ERROR: Illegal binary digit '¿' found in data of file "C:/test.txt"
restart
INFO: [Simtcl 6-17] Simulation restarted
run 25000 ns
ERROR: Illegal binary digit '¿' found in data of file "C:/test.txt"
restart
INFO: [Simtcl 6-17] Simulation restarted
run 25000 ns
ERROR: Illegal binary digit '¿' found in data of file "C:/test.txt"
restart
INFO: [Simtcl 6-17] Simulation restarted
run 25000 ns
ERROR: Illegal binary digit '¿' found in data of file "C:/test.txt"
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 818.504 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Mul_Preiod_CPU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj Mul_Preiod_CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mup_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mup_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_MemData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_BDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_BDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_ALUout.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_ALUout
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_ALUM2DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_ALUM2DR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_ADR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_ADR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sim_1/new/Mul_Preiod_CPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_Preiod_CPU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.sim/sim_1/behav'
Vivado Simulator 2015.1
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2015/Vivado/2015.1/bin/unwrapped/win64.o/xelab.exe -wto ec73e6f356cf4cc5a989c4c1103c3e98 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Mul_Preiod_CPU_tb_behav xil_defaultlib.Mul_Preiod_CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port Immdieate [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_Top.v:14]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port Immediate [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_Top.v:15]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mul_ControlUnit
Compiling module xil_defaultlib.Mul_PC
Compiling module xil_defaultlib.Mul_InsMem
Compiling module xil_defaultlib.Mul_IR
Compiling module xil_defaultlib.Mul_Extend
Compiling module xil_defaultlib.Mul_RegFile
Compiling module xil_defaultlib.Mul_ADR
Compiling module xil_defaultlib.Mul_BDR
Compiling module xil_defaultlib.Mup_ALU
Compiling module xil_defaultlib.Mul_ALUout
Compiling module xil_defaultlib.Mul_ALUM2DR
Compiling module xil_defaultlib.Mul_MemData
Compiling module xil_defaultlib.Mul_Top
Compiling module xil_defaultlib.Mul_Preiod_CPU_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Mul_Preiod_CPU_tb_behav

****** Webtalk v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:22:08 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.sim/sim_1/behav/xsim.dir/Mul_Preiod_CPU_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 58.508 ; gain = 0.008

    while executing
"webtalk_transmit -clientid 2452568263 -regid "" -xml C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.sim/sim_1/behav/xsim.dir/Mul_Preio..."
    (file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.sim/sim_1/behav/xsim.dir/Mul_Preiod_CPU_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Fri Jun 29 17:04:00 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 818.504 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/13612/Desktop/Multipul_preiod_CPU/Mul_Preiod_CPU_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/13612/Desktop/Multipul_preiod_CPU/Mul_Preiod_CPU_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mul_Preiod_CPU_tb_behav -key {Behavioral:sim_1:Functional:Mul_Preiod_CPU_tb} -tclbatch {Mul_Preiod_CPU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.1
Time resolution is 1 ps
source Mul_Preiod_CPU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mul_Preiod_CPU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 818.504 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 25000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 25000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 818.504 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Mul_Preiod_CPU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj Mul_Preiod_CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mup_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mup_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_MemData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_BDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_BDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_ALUout.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_ALUout
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_ALUM2DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_ALUM2DR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_ADR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_ADR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sim_1/new/Mul_Preiod_CPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_Preiod_CPU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.sim/sim_1/behav'
Vivado Simulator 2015.1
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2015/Vivado/2015.1/bin/unwrapped/win64.o/xelab.exe -wto ec73e6f356cf4cc5a989c4c1103c3e98 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Mul_Preiod_CPU_tb_behav xil_defaultlib.Mul_Preiod_CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port Immdieate [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_Top.v:14]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port Immediate [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_Top.v:15]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mul_ControlUnit
Compiling module xil_defaultlib.Mul_PC
Compiling module xil_defaultlib.Mul_InsMem
Compiling module xil_defaultlib.Mul_IR
Compiling module xil_defaultlib.Mul_Extend
Compiling module xil_defaultlib.Mul_RegFile
Compiling module xil_defaultlib.Mul_ADR
Compiling module xil_defaultlib.Mul_BDR
Compiling module xil_defaultlib.Mup_ALU
Compiling module xil_defaultlib.Mul_ALUout
Compiling module xil_defaultlib.Mul_ALUM2DR
Compiling module xil_defaultlib.Mul_MemData
Compiling module xil_defaultlib.Mul_Top
Compiling module xil_defaultlib.Mul_Preiod_CPU_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Mul_Preiod_CPU_tb_behav

****** Webtalk v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:22:08 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.sim/sim_1/behav/xsim.dir/Mul_Preiod_CPU_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 58.680 ; gain = 0.027

    while executing
"webtalk_transmit -clientid 397862979 -regid "" -xml C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.sim/sim_1/behav/xsim.dir/Mul_Preiod..."
    (file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.sim/sim_1/behav/xsim.dir/Mul_Preiod_CPU_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Fri Jun 29 17:06:02 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 818.504 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/13612/Desktop/Multipul_preiod_CPU/Mul_Preiod_CPU_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/13612/Desktop/Multipul_preiod_CPU/Mul_Preiod_CPU_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mul_Preiod_CPU_tb_behav -key {Behavioral:sim_1:Functional:Mul_Preiod_CPU_tb} -tclbatch {Mul_Preiod_CPU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.1
Time resolution is 1 ps
source Mul_Preiod_CPU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mul_Preiod_CPU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 818.504 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 25000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 25000 ns
add_wave {{/Mul_Preiod_CPU_tb/CPU/RegFile/ReadData1}} 
add_wave {{/Mul_Preiod_CPU_tb/CPU/RegFile/ReadData2}} 
add_wave {{/Mul_Preiod_CPU_tb/CPU/Extend/immediateOut}} 
add_wave {{/Mul_Preiod_CPU_tb/CPU/ALUOUT/ALUout}} 
add_wave {{/Mul_Preiod_CPU_tb/CPU/ControlUnit/state}} 
add_wave {{/Mul_Preiod_CPU_tb/CPU/MemData}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 250 us
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 15 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 17 us
add_wave {{/Mul_Preiod_CPU_tb/CPU/RegData1}} 
add_wave {{/Mul_Preiod_CPU_tb/CPU/RegData2}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 17 us
add_wave {{/Mul_Preiod_CPU_tb/CPU/RegFile/Registers}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 17 us
launch_simulation -mode post-synthesis -type functional
INFO: [USF-XSim-27] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/constrs_1/new/multiple_cpu.xdc]
Finished Parsing XDC File [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/constrs_1/new/multiple_cpu.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1204.293 ; gain = 304.938
INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_1'...
INFO: [USF-XSim-90] write_verilog -mode funcsim -nolib -force -file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.sim/sim_1/synth/func/Mul_Preiod_CPU_tb_func_synth.v"
INFO: [USF-XSim-34] Netlist generated:C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.sim/sim_1/synth/func/Mul_Preiod_CPU_tb_func_synth.v
INFO: [USF-XSim-37] Inspecting design source files for 'Mul_Preiod_CPU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.sim/sim_1/synth/func'
"xvlog -m64 --relax -prj Mul_Preiod_CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.sim/sim_1/synth/func/Mul_Preiod_CPU_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_ALUout
INFO: [VRFC 10-311] analyzing module Mul_BDR
INFO: [VRFC 10-311] analyzing module Mul_ControlUnit
INFO: [VRFC 10-311] analyzing module Mul_IR
INFO: [VRFC 10-311] analyzing module Mul_PC
INFO: [VRFC 10-311] analyzing module Mul_RegFile
INFO: [VRFC 10-311] analyzing module Mul_Top
INFO: [VRFC 10-311] analyzing module Mup_ALU
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sim_1/new/Mul_Preiod_CPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_Preiod_CPU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.sim/sim_1/synth/func/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.sim/sim_1/synth/func/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.sim/sim_1/synth/func'
Vivado Simulator 2015.1
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2015/Vivado/2015.1/bin/unwrapped/win64.o/xelab.exe -wto ec73e6f356cf4cc5a989c4c1103c3e98 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot Mul_Preiod_CPU_tb_func_synth xil_defaultlib.Mul_Preiod_CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.Mup_ALU
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.Mul_ALUout
Compiling module xil_defaultlib.Mul_BDR
Compiling module xil_defaultlib.Mul_ControlUnit
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.Mul_IR
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE(IS_C_INVERTED=1'b1)
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.Mul_PC
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.RAM32M(IS_WCLK_INVERTED=1'b1)
Compiling module xil_defaultlib.Mul_RegFile
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.Mul_Top
Compiling module xil_defaultlib.Mul_Preiod_CPU_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Built simulation snapshot Mul_Preiod_CPU_tb_func_synth
run_program: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1219.887 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode post-synthesis -type functional -run_dir C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_per..."
launch_simulation: Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 1219.887 ; gain = 320.531
INFO: [Common 17-344] 'launch_simulation' was cancelled
add_wave {{/Mul_Preiod_CPU_tb/CPU/Extend}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 17 us
add_wave {{/Mul_Preiod_CPU_tb/CPU/DataMem}} 
add_wave {{/Mul_Preiod_CPU_tb/CPU/DataMem}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 17 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1593.379 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Mul_Preiod_CPU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj Mul_Preiod_CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mup_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mup_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_MemData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_BDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_BDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_ALUout.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_ALUout
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_ALUM2DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_ALUM2DR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_ADR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_ADR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sim_1/new/Mul_Preiod_CPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_Preiod_CPU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.sim/sim_1/behav'
Vivado Simulator 2015.1
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2015/Vivado/2015.1/bin/unwrapped/win64.o/xelab.exe -wto ec73e6f356cf4cc5a989c4c1103c3e98 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Mul_Preiod_CPU_tb_behav xil_defaultlib.Mul_Preiod_CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port Immdieate [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_Top.v:14]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port Immediate [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_Top.v:15]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mul_ControlUnit
Compiling module xil_defaultlib.Mul_PC
Compiling module xil_defaultlib.Mul_InsMem
Compiling module xil_defaultlib.Mul_IR
Compiling module xil_defaultlib.Mul_Extend
Compiling module xil_defaultlib.Mul_RegFile
Compiling module xil_defaultlib.Mul_ADR
Compiling module xil_defaultlib.Mul_BDR
Compiling module xil_defaultlib.Mup_ALU
Compiling module xil_defaultlib.Mul_ALUout
Compiling module xil_defaultlib.Mul_ALUM2DR
Compiling module xil_defaultlib.Mul_MemData
Compiling module xil_defaultlib.Mul_Top
Compiling module xil_defaultlib.Mul_Preiod_CPU_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Mul_Preiod_CPU_tb_behav

****** Webtalk v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:22:08 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.sim/sim_1/behav/xsim.dir/Mul_Preiod_CPU_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 58.676 ; gain = 0.012

    while executing
"webtalk_transmit -clientid 2675011506 -regid "" -xml C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.sim/sim_1/behav/xsim.dir/Mul_Preio..."
    (file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.sim/sim_1/behav/xsim.dir/Mul_Preiod_CPU_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Fri Jun 29 19:06:39 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 1593.379 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/13612/Desktop/Multipul_preiod_CPU/Mul_Preiod_CPU_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/13612/Desktop/Multipul_preiod_CPU/Mul_Preiod_CPU_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mul_Preiod_CPU_tb_behav -key {Behavioral:sim_1:Functional:Mul_Preiod_CPU_tb} -tclbatch {Mul_Preiod_CPU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.1
Time resolution is 1 ps
source Mul_Preiod_CPU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mul_Preiod_CPU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 1593.379 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 17 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1593.379 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Mul_Preiod_CPU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj Mul_Preiod_CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mup_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mup_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_MemData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_BDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_BDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_ALUout.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_ALUout
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_ALUM2DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_ALUM2DR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_ADR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_ADR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sim_1/new/Mul_Preiod_CPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_Preiod_CPU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.sim/sim_1/behav'
Vivado Simulator 2015.1
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2015/Vivado/2015.1/bin/unwrapped/win64.o/xelab.exe -wto ec73e6f356cf4cc5a989c4c1103c3e98 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Mul_Preiod_CPU_tb_behav xil_defaultlib.Mul_Preiod_CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port Immdieate [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_Top.v:14]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port Immediate [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_Top.v:15]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mul_ControlUnit
Compiling module xil_defaultlib.Mul_PC
Compiling module xil_defaultlib.Mul_InsMem
Compiling module xil_defaultlib.Mul_IR
Compiling module xil_defaultlib.Mul_Extend
Compiling module xil_defaultlib.Mul_RegFile
Compiling module xil_defaultlib.Mul_ADR
Compiling module xil_defaultlib.Mul_BDR
Compiling module xil_defaultlib.Mup_ALU
Compiling module xil_defaultlib.Mul_ALUout
Compiling module xil_defaultlib.Mul_ALUM2DR
Compiling module xil_defaultlib.Mul_MemData
Compiling module xil_defaultlib.Mul_Top
Compiling module xil_defaultlib.Mul_Preiod_CPU_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Mul_Preiod_CPU_tb_behav

****** Webtalk v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:22:08 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.sim/sim_1/behav/xsim.dir/Mul_Preiod_CPU_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.sim/sim_1/behav/xsim.dir/Mul_Preiod_CPU_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Jun 29 19:08:44 2018. For additional details about this file, please refer to the WebTalk help file at D:/vivado2015/Vivado/2015.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Jun 29 19:08:44 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1593.379 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/13612/Desktop/Multipul_preiod_CPU/Mul_Preiod_CPU_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/13612/Desktop/Multipul_preiod_CPU/Mul_Preiod_CPU_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mul_Preiod_CPU_tb_behav -key {Behavioral:sim_1:Functional:Mul_Preiod_CPU_tb} -tclbatch {Mul_Preiod_CPU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.1
Time resolution is 1 ps
source Mul_Preiod_CPU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mul_Preiod_CPU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1593.379 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 17 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
add_wave {{/Mul_Preiod_CPU_tb/CPU/RegData1}} 
add_wave {{/Mul_Preiod_CPU_tb/CPU/RegData2}} 
add_wave {{/Mul_Preiod_CPU_tb/CPU/ReadData1}} 
add_wave {{/Mul_Preiod_CPU_tb/CPU/ReadData2}} 
add_wave {{/Mul_Preiod_CPU_tb/CPU/Extend/Immediate}} 
add_wave {{/Mul_Preiod_CPU_tb/CPU/ALUOUT/ALUout}} 
add_wave {{/Mul_Preiod_CPU_tb/CPU/RegFile/Registers}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
add_wave {{/Mul_Preiod_CPU_tb/CPU/ControlUnit/state}} 
