<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>S_c2c_gen_chk</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>to_ILA_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>to_ILA_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>S_c2c_gen_chk</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>875d60ff</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>S_c2c_gen_chk</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>875d60ff</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f64a5dae</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_c2c_rxclk_out_p</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_c2c_rxclk_out_n</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_c2c_rxd_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">16</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>to_ila_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">16</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_c2c_txclk_in_p</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_c2c_txclk_in_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_c2c_txd_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">16</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>to_ILA</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">16</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>to_ILA_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>S_c2c_gen_chk.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_875d60ff</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>S_c2c_gen_chk.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/S_c2c_gen_chk_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f64a5dae</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>S_c2c_gen_chk_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">S_c2c_gen_chk_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus58g</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>S_c2c_gen_chk_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>7</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2020-09-03T07:23:54Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@761e4417_ARCHIVE_LOCATION">d:/mw/rtt/vvd/s/s_3/repo/s_c2c_gen_chk/s_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@653edc59_ARCHIVE_LOCATION">d:/mw/rtt/vvd/s/s_3/repo/s_c2c_gen_chk/s_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68d6567b_ARCHIVE_LOCATION">d:/mw/rtt/vvd/s/s_3/repo/s_c2c_gen_chk/s_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c999a1_ARCHIVE_LOCATION">d:/mw/rtt/vvd/s/s_3/repo/s_c2c_gen_chk/s_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7485f9e1_ARCHIVE_LOCATION">d:/mw/rtt/vvd/s/s_3/repo/s_c2c_gen_chk/s_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@619a689a_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/S_c2c_gen_chk/S_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7173f6dc_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/S_c2c_gen_chk/S_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17dd6299_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/S_c2c_gen_chk/S_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73554281_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/S_c2c_gen_chk/S_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@389bef53_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/S_c2c_gen_chk/S_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1db9f01e_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/S_c2c_gen_chk/S_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11daac78_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/S_c2c_gen_chk/S_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@442a7c4a_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/S_c2c_gen_chk/S_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d0a6df5_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/S_c2c_gen_chk/S_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68ce7025_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/S_c2c_gen_chk/S_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1068b5d1_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/S_c2c_gen_chk/S_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ce4aae4_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/S_c2c_gen_chk/S_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a371728_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/S_c2c_gen_chk/S_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45014d03_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/S_c2c_gen_chk/S_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bc0efa8_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/S_c2c_gen_chk/S_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59c65ce5_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/S_c2c_gen_chk/S_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@720659d0_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/S_c2c_gen_chk/S_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1560924d_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/S_c2c_gen_chk/S_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71253e49_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/S_c2c_gen_chk/S_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fdbae9c_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/S_c2c_gen_chk/S_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4db87973_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/S_c2c_gen_chk/S_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6559872e_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/S_c2c_gen_chk/S_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11fbe93f_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/S_c2c_gen_chk/S_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b91161d_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/S_c2c_gen_chk/S_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9ca43b9_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/S_c2c_gen_chk/S_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c0ca599_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/S_c2c_gen_chk/S_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c850139_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/S_c2c_gen_chk/S_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ed39b44_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/S_c2c_gen_chk/S_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3975eae3_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/S_c2c_gen_chk/S_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d95da6b_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/S_c2c_gen_chk/S_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@662240ea_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/S_c2c_gen_chk/S_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@340999bd_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/S_c2c_gen_chk/S_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fbb5dad_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/S_c2c_gen_chk/S_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59104ca4_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/S_c2c_gen_chk/S_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fa6a325_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/S_c2c_gen_chk/S_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7282ec24_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/S_c2c_gen_chk/S_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45fa31f_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/S_c2c_gen_chk/S_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@138e1e65_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/S_c2c_gen_chk/S_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11d35c15_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/S_c2c_gen_chk/S_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@748dd63a_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/S_c2c_gen_chk/S_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53307eaf_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/S_c2c_gen_chk/S_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@389a9f6f_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/S_c2c_gen_chk/S_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fa1fe61_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/S_c2c_gen_chk/S_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8a94a1c_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/S_c2c_gen_chk/S_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13ab0df0_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/S_c2c_gen_chk/S_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43052579_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/S_c2c_gen_chk/S_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c258e60_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/S_c2c_gen_chk/S_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@426a98a4_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/S_c2c_gen_chk/S_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c1579d8_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/S_c2c_gen_chk/S_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1df4f97d_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/S_c2c_gen_chk/S_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a88f71f_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/S_c2c_gen_chk/S_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59fdf10d_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/S_c2c_gen_chk/S_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a333953_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/S_c2c_gen_chk/S_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44dc8459_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/S_c2c_gen_chk/S_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69fd8b29_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/S_c2c_gen_chk/S_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a784064_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/S_c2c_gen_chk/S_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76542091_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/S_c2c_gen_chk/S_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35b79b99_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/S_c2c_gen_chk/S_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68e51c97_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/S_c2c_gen_chk/S_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46fa1bdb_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/S_c2c_gen_chk/S_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bf7ecab_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/S_c2c_gen_chk/S_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b3bbc56_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/S_c2c_gen_chk/S_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34709533_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/S_c2c_gen_chk/S_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cb93d4c_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/S_c2c_gen_chk/S_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@527c1419_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/S_c2c_gen_chk/S_c2c_gen_chk.srcs/sources_1/new</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="8cf2d38a"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="a8ebf9a8"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="1c5135dc"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="f1d95822"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
