D:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\c_hdl.exe  -osyn  D:\FPGA\a3p1000\synthesis\synwork\top_0_comp.srs  -top  top_0  -hdllog  D:\FPGA\a3p1000\synthesis\synlog\top_0_compiler.srr  -encrypt  -mp  4  -verification_mode 0  -verilog  -prodtype  synplify_pro  -nram -fixsmult -divnmod   -I D:\FPGA\a3p1000\synthesis\  -I D:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib   -v2001  -devicelib  D:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v  -encrypt  -pro  -dmgen  D:\FPGA\a3p1000\synthesis\dm  -ui -fid2 -ram -sharing on -ll 2000 -autosm  -lib work D:\FPGA\a3p1000\hdl\LED_blink.v -lib work D:\FPGA\a3p1000\hdl\MAGA_control.v -lib work D:\FPGA\a3p1000\hdl\UART_control.v -lib work D:\FPGA\a3p1000\component\work\top_0\COREUART_0\rtl\vlog\core\Clock_gen.v -lib work D:\FPGA\a3p1000\component\work\top_0\COREUART_0\rtl\vlog\core\Rx_async.v -lib work D:\FPGA\a3p1000\component\work\top_0\COREUART_0\rtl\vlog\core\Tx_async.v -lib work D:\FPGA\a3p1000\component\work\top_0\COREUART_0\rtl\vlog\core\fifo_256x8_pa3.v -lib work D:\FPGA\a3p1000\component\work\top_0\COREUART_0\rtl\vlog\core\CoreUART.v -lib work D:\FPGA\a3p1000\component\work\top_0\COREUART_1\rtl\vlog\core\Clock_gen.v -lib work D:\FPGA\a3p1000\component\work\top_0\COREUART_1\rtl\vlog\core\Rx_async.v -lib work D:\FPGA\a3p1000\component\work\top_0\COREUART_1\rtl\vlog\core\Tx_async.v -lib work D:\FPGA\a3p1000\component\work\top_0\COREUART_1\rtl\vlog\core\fifo_256x8_pa3.v -lib work D:\FPGA\a3p1000\component\work\top_0\COREUART_1\rtl\vlog\core\CoreUART.v -lib work D:\FPGA\a3p1000\component\work\top_0\top_0.v 
relcom:..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\c_hdl.exe -osyn ..\synwork\top_0_comp.srs -top top_0 -hdllog ..\synlog\top_0_compiler.srr -encrypt -mp 4 -verification_mode 0 -verilog -prodtype synplify_pro -nram -fixsmult -divnmod -I ..\ -I ..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib -v2001 -devicelib ..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v -encrypt -pro -dmgen ..\dm -ui -fid2 -ram -sharing on -ll 2000 -autosm -lib work ..\..\hdl\LED_blink.v -lib work ..\..\hdl\MAGA_control.v -lib work ..\..\hdl\UART_control.v -lib work ..\..\component\work\top_0\COREUART_0\rtl\vlog\core\Clock_gen.v -lib work ..\..\component\work\top_0\COREUART_0\rtl\vlog\core\Rx_async.v -lib work ..\..\component\work\top_0\COREUART_0\rtl\vlog\core\Tx_async.v -lib work ..\..\component\work\top_0\COREUART_0\rtl\vlog\core\fifo_256x8_pa3.v -lib work ..\..\component\work\top_0\COREUART_0\rtl\vlog\core\CoreUART.v -lib work ..\..\component\work\top_0\COREUART_1\rtl\vlog\core\Clock_gen.v -lib work ..\..\component\work\top_0\COREUART_1\rtl\vlog\core\Rx_async.v -lib work ..\..\component\work\top_0\COREUART_1\rtl\vlog\core\Tx_async.v -lib work ..\..\component\work\top_0\COREUART_1\rtl\vlog\core\fifo_256x8_pa3.v -lib work ..\..\component\work\top_0\COREUART_1\rtl\vlog\core\CoreUART.v -lib work ..\..\component\work\top_0\top_0.v
rc:0 success:1 runtime:2
file:..\synwork\top_0_comp.srs|io:o|time:1551697280|size:49083|exec:0|csum:
file:..\synlog\top_0_compiler.srr|io:o|time:1551697280|size:20810|exec:0|csum:
file:..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v|io:i|time:1508984288|size:49355|exec:0|csum:8134F444E2143EC94271A46B5CC33DA2
file:..\..\hdl\LED_blink.v|io:i|time:1551696238|size:1156|exec:0|csum:8BC06E8226C7AC89614B8D705B8FD2A0
file:..\..\hdl\MAGA_control.v|io:i|time:1551696268|size:2005|exec:0|csum:2178DF17DDC2F942D3F189E23FF9A2CE
file:..\..\hdl\UART_control.v|io:i|time:1551696299|size:1927|exec:0|csum:F9B035069ED73741F262CA5B58B7B5C6
file:..\..\component\work\top_0\COREUART_0\rtl\vlog\core\Clock_gen.v|io:i|time:1551697272|size:13236|exec:0|csum:006B5358D9870E5981AFFA6FE609F024
file:..\..\component\work\top_0\COREUART_0\rtl\vlog\core\Rx_async.v|io:i|time:1551697272|size:21145|exec:0|csum:3A2922213A2F2D5444A5679F955D4D92
file:..\..\component\work\top_0\COREUART_0\rtl\vlog\core\Tx_async.v|io:i|time:1551697272|size:8855|exec:0|csum:B75F96B5424999D7022457EB9D095A63
file:..\..\component\work\top_0\COREUART_0\rtl\vlog\core\fifo_256x8_pa3.v|io:i|time:1551697272|size:3341|exec:0|csum:938A0F91FADF584C19BE4E07D6C04CC7
file:..\..\component\work\top_0\COREUART_0\rtl\vlog\core\CoreUART.v|io:i|time:1551697272|size:14242|exec:0|csum:C60A73AB85D551DEC89BB8B54EE9C9EB
file:..\..\component\work\top_0\COREUART_1\rtl\vlog\core\Clock_gen.v|io:i|time:1551697272|size:13236|exec:0|csum:E4AB4ACB146079D8A8B668232B4EFA05
file:..\..\component\work\top_0\COREUART_1\rtl\vlog\core\Rx_async.v|io:i|time:1551697272|size:21145|exec:0|csum:311E685CA6E333F34F606C4FC2CD6CB3
file:..\..\component\work\top_0\COREUART_1\rtl\vlog\core\Tx_async.v|io:i|time:1551697272|size:8855|exec:0|csum:6840C1992A8276A8EDBEA4F9AD1B4D58
file:..\..\component\work\top_0\COREUART_1\rtl\vlog\core\fifo_256x8_pa3.v|io:i|time:1551697272|size:3341|exec:0|csum:658C4E10213284F02B9CE6857EC756C6
file:..\..\component\work\top_0\COREUART_1\rtl\vlog\core\CoreUART.v|io:i|time:1551697272|size:14242|exec:0|csum:B54892EEE6ECCEE1244990F5E02031AC
file:..\..\component\work\top_0\top_0.v|io:i|time:1551697272|size:7678|exec:0|csum:721C3FCAF02E40902A3C5EFB537E6EFF
file:..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\c_hdl.exe|io:i|time:1508986516|size:1338368|exec:1|csum:4BE9471CC8F1F34D3F79DD6F3C07C7F5
file:..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\c_hdl.exe|io:i|time:1508986724|size:1754112|exec:1|csum:0724D6BF71D325162DC071CC1383571C
