xmverilog(64): 17.10-s001: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	xmverilog	17.10-s001: Started on Apr 14, 2025 at 15:55:03 EDT
xmverilog
	+gui
	+access+r
	-timescale
	1ns/1ps
	../tb/mini_mips_test_design_tb.v
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.controller:v <0x72ea57e6>
			streams:   4, words: 10902
		worklib.mux3:v <0x217753e9>
			streams:   2, words:   632
		worklib.mux4:v <0x1193c0cb>
			streams:   2, words:   769
		worklib.register_file:v <0x3e3eff50>
			streams:   3, words:  1707
		worklib.mux2:v <0x25b536d8>
			streams:   2, words:   490
		worklib.flop:v <0x7f737512>
			streams:   2, words:   343
		worklib.mux2:v <0x16d06d26>
			streams:   2, words:   496
		worklib.flop_en:v <0x461831a0>
			streams:   2, words:   361
		worklib.datapath_test_design:v <0x4df73682>
			streams:  11, words:  3472
		worklib.mini_mips_test_design:v <0x3af21d6a>
			streams:   1, words:   190
		worklib.mini_mips_testbench:v <0x267eddd9>
			streams:   5, words: 11331
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                 18      12
		Registers:               40      34
		Scalar wires:            12       -
		Vectored wires:          29       -
		Always blocks:           21      15
		Initial blocks:           2       2
		Cont. assignments:        1       2
		Pseudo assignments:       6       6
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.mini_mips_testbench:v

-------------------------------------
Relinquished control to SimVision...
xcelium> 
xcelium> source /apps/vlsi_2018/cadence/XCELIUM1710/tools/xcelium/files/xmsimrc
xcelium> database -open waves -into waves.shm -default
Created default SHM database waves
xcelium> probe -create -shm mini_mips_testbench.adr mini_mips_testbench.clk mini_mips_testbench.memdata mini_mips_testbench.memwrite mini_mips_testbench.reset mini_mips_testbench.writedata
Created probe 1
xcelium> run
Time:                    0 | memwrite: 0 | adr: xx | writedata: xx | memdata: 00000000
Time:                 2000 | memwrite: 0 | adr: xx | writedata: xx | memdata: 10111111
Time:                 3000 | memwrite: 0 | adr: xx | writedata: xx | memdata: 11001100
Time:                 4000 | memwrite: 0 | adr: xx | writedata: xx | memdata: 10000000
Time:                 9000 | memwrite: 0 | adr: xx | writedata: xx | memdata: 00000000
Time:                10000 | memwrite: 0 | adr: xx | writedata: xx | memdata: 01100110
Time:                11000 | memwrite: 0 | adr: xx | writedata: xx | memdata: 01110111
Time:                12000 | memwrite: 0 | adr: xx | writedata: xx | memdata: 10100000
Time:                14500 | memwrite: 1 | adr: xx | writedata: xx | memdata: 10100000
Time:                15500 | memwrite: 0 | adr: xx | writedata: xx | memdata: 10100000
Time:                17000 | memwrite: 0 | adr: xx | writedata: xx | memdata: 00100000
Time:                18000 | memwrite: 0 | adr: xx | writedata: xx | memdata: 00000001
Time:                19000 | memwrite: 0 | adr: xx | writedata: xx | memdata: 00000010
Time:                20000 | memwrite: 0 | adr: xx | writedata: xx | memdata: 00000000
Time:                25000 | memwrite: 0 | adr: xx | writedata: xx | memdata: 01010101
Time:                26000 | memwrite: 0 | adr: xx | writedata: xx | memdata: 11110000
Time:                27000 | memwrite: 0 | adr: xx | writedata: xx | memdata: 00001011
Time:                31000 | memwrite: 0 | adr: xx | writedata: xx | memdata: 00000000
Time:                32000 | memwrite: 0 | adr: xx | writedata: xx | memdata: 10101101
Time:                33000 | memwrite: 0 | adr: xx | writedata: xx | memdata: 10111110
Time:                34000 | memwrite: 0 | adr: xx | writedata: xx | memdata: 00100000
Simulation complete via $finish(1) at time 370 NS + 0
../tb/mini_mips_test_design_tb.v:109         $finish;
xcelium> ^C
xcelium> exit
TOOL:	xmverilog	17.10-s001: Exiting on Apr 14, 2025 at 15:55:52 EDT  (total: 00:00:49)
