[2025-09-16 18:07:09] START suite=gap trace=bc-12
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/gap/bc-12.trace.gz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 4611838 heartbeat IPC: 2.168 cumulative IPC: 2.168 (Simulation time: 00 hr 00 min 50 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 6991525 cumulative IPC: 2.861 (Simulation time: 00 hr 01 min 31 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 6991525 cumulative IPC: 2.861 (Simulation time: 00 hr 01 min 31 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 6991526 heartbeat IPC: 4.202 cumulative IPC: 5 (Simulation time: 00 hr 01 min 31 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 56126344 heartbeat IPC: 0.2035 cumulative IPC: 0.2035 (Simulation time: 00 hr 05 min 30 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 105032182 heartbeat IPC: 0.2045 cumulative IPC: 0.204 (Simulation time: 00 hr 09 min 44 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 153552356 heartbeat IPC: 0.2061 cumulative IPC: 0.2047 (Simulation time: 00 hr 14 min 00 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 202087445 heartbeat IPC: 0.206 cumulative IPC: 0.205 (Simulation time: 00 hr 18 min 21 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 250855841 heartbeat IPC: 0.2051 cumulative IPC: 0.205 (Simulation time: 00 hr 22 min 43 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 299748646 heartbeat IPC: 0.2045 cumulative IPC: 0.2049 (Simulation time: 00 hr 27 min 02 sec)
Heartbeat CPU 0 instructions: 90000015 cycles: 348716069 heartbeat IPC: 0.2042 cumulative IPC: 0.2048 (Simulation time: 00 hr 31 min 20 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 397677131 heartbeat IPC: 0.2042 cumulative IPC: 0.2048 (Simulation time: 00 hr 35 min 21 sec)
Heartbeat CPU 0 instructions: 110000017 cycles: 446618895 heartbeat IPC: 0.2043 cumulative IPC: 0.2047 (Simulation time: 00 hr 39 min 31 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 488209974 cumulative IPC: 0.2048 (Simulation time: 00 hr 43 min 42 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 488209974 cumulative IPC: 0.2048 (Simulation time: 00 hr 43 min 42 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/gap/bc-12.trace.gz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.2048 instructions: 100000000 cycles: 488209974
CPU 0 Branch Prediction Accuracy: 82.74% MPKI: 30.13 Average ROB Occupancy at Mispredict: 21.99
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 30.13
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 3447
LQ_STALL: 0
SQ_STALL: 540193


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: 67.75
NON_REPLAY_LOAD: 75.61905

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 271
NON_REPLAY_LOAD: 3176

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 4
NON_REPLAY_LOAD: 42

cpu0->cpu0_STLB TOTAL        ACCESS:    3588725 HIT:    1971202 MISS:    1617523 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    3588725 HIT:    1971202 MISS:    1617523 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 79.66 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:   13617904 HIT:    4263885 MISS:    9354019 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    8450782 HIT:     795502 MISS:    7655280 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      36821 HIT:       6193 MISS:      30628 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    2907316 HIT:    2907278 MISS:         38 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:    2222985 HIT:     554912 MISS:    1668073 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 87.45 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:     500224 HIT:     500224 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:     500224 HIT:     500224 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   35968355 HIT:   24664516 MISS:   11303839 MSHR_MERGE:     593252
cpu0->cpu0_L1D LOAD         ACCESS:   26849607 HIT:   17947475 MISS:    8902132 MSHR_MERGE:     451352
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5892945 HIT:    5809795 MISS:      83150 MSHR_MERGE:      46328
cpu0->cpu0_L1D TRANSLATION  ACCESS:    3225803 HIT:     907246 MISS:    2318557 MSHR_MERGE:      95572
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 85.66 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:     484404 HIT:     484404 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:     484404 HIT:     484404 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   32605592 HIT:   28151711 MISS:    4453881 MSHR_MERGE:     865157
cpu0->cpu0_DTLB LOAD         ACCESS:   32605592 HIT:   28151711 MISS:    4453881 MSHR_MERGE:     865157
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 39.75 cycles
cpu0->LLC TOTAL        ACCESS:   12173881 HIT:    6647550 MISS:    5526331 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    7655280 HIT:    2522020 MISS:    5133260 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      30628 HIT:       1092 MISS:      29536 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:    2819900 HIT:    2819805 MISS:         95 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:    1668073 HIT:    1304633 MISS:     363440 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 104.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      71962
  ROW_BUFFER_MISS:    5454079
  AVG DBUS CONGESTED CYCLE: 7.695
Channel 0 WQ ROW_BUFFER_HIT:     645968
  ROW_BUFFER_MISS:    1642073
  FULL:          0
Channel 0 REFRESHES ISSUED:      40684

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        19452       418591       870734      1472733
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          151       294725       893097       624391
  STLB miss resolved @ L2C                0          486        66753       193043       340541
  STLB miss resolved @ LLC                0          881       135844       508810       739213
  STLB miss resolved @ MEM                0          281       128576       279352       237101

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            0
[2025-09-16 18:50:51] END   suite=gap trace=bc-12 (rc=0)
