Release 10.1.03 - Bitgen K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Loading device for application Rf_Device from file '5vsx95t.nph' in environment
c:\Xilinx\10.1\ISE.
   "system" is an NCD, version 3.2, device xc5vsx95t, package ff1136, speed -1
Opened constraints file system.pcf.

Thu Sep 02 17:52:56 2010

c:\Xilinx\10.1\ISE\bin\nt\unwrapped\bitgen.exe -w -g TdoPin:PULLNONE -g DriveDone:No -g StartUpClk:CCLK -g DONE_cycle:4 -g GTS_cycle:5 -g TckPin:PULLUP -g TdiPin:PULLUP -g TmsPin:PULLUP -g DonePipe:No -g GWE_cycle:6 -g LCK_cycle:NoWait -g Security:NONE -g Persist:No -g binary:Yes system.ncd 

Summary of Bitgen Options:
+----------------------+----------------------+
| Option Name          | Current Setting      |
+----------------------+----------------------+
| Compress             | (Not Specified)*     |
+----------------------+----------------------+
| Readback             | (Not Specified)*     |
+----------------------+----------------------+
| CRC                  | Enable*              |
+----------------------+----------------------+
| DebugBitstream       | No*                  |
+----------------------+----------------------+
| ConfigRate           | 2*                   |
+----------------------+----------------------+
| StartupClk           | Cclk**               |
+----------------------+----------------------+
| CclkPin              | Pullup*              |
+----------------------+----------------------+
| DonePin              | Pullup*              |
+----------------------+----------------------+
| HswapenPin           | Pullup*              |
+----------------------+----------------------+
| M0Pin                | Pullup*              |
+----------------------+----------------------+
| M1Pin                | Pullup*              |
+----------------------+----------------------+
| M2Pin                | Pullup*              |
+----------------------+----------------------+
| ProgPin              | Pullup*              |
+----------------------+----------------------+
| InitPin              | Pullup*              |
+----------------------+----------------------+
| CsPin                | Pullup*              |
+----------------------+----------------------+
| DinPin               | Pullup*              |
+----------------------+----------------------+
| BusyPin              | Pullup*              |
+----------------------+----------------------+
| RdWrPin              | Pullup*              |
+----------------------+----------------------+
| TckPin               | Pullup**             |
+----------------------+----------------------+
| TdiPin               | Pullup**             |
+----------------------+----------------------+
| TdoPin               | Pullnone             |
+----------------------+----------------------+
| TmsPin               | Pullup**             |
+----------------------+----------------------+
| UnusedPin            | Pulldown*            |
+----------------------+----------------------+
| GWE_cycle            | 6**                  |
+----------------------+----------------------+
| GTS_cycle            | 5**                  |
+----------------------+----------------------+
| OverTempPowerDown    | Disable*             |
+----------------------+----------------------+
| LCK_cycle            | NoWait**             |
+----------------------+----------------------+
| Match_cycle          | NoWait               |
+----------------------+----------------------+
| DONE_cycle           | 4**                  |
+----------------------+----------------------+
| Persist              | No**                 |
+----------------------+----------------------+
| DriveDone            | No**                 |
+----------------------+----------------------+
| DonePipe             | No**                 |
+----------------------+----------------------+
| Security             | None**               |
+----------------------+----------------------+
| UserID               | 0xFFFFFFFF*          |
+----------------------+----------------------+
| ActiveReconfig       | No*                  |
+----------------------+----------------------+
| Partial              | (Not Specified)*     |
+----------------------+----------------------+
| Encrypt              | No*                  |
+----------------------+----------------------+
| Key0                 | pick*                |
+----------------------+----------------------+
| StartCBC             | pick*                |
+----------------------+----------------------+
| KeyFile              | (Not Specified)*     |
+----------------------+----------------------+
| DCIUpdateMode        | AsRequired*          |
+----------------------+----------------------+
| ConfigFallback       | Enable*              |
+----------------------+----------------------+
| SelectMAPAbort       | Enable*              |
+----------------------+----------------------+
| RetainConfigStatus   | Yes*                 |
+----------------------+----------------------+
| BPI_page_size        | 1*                   |
+----------------------+----------------------+
| BPI_1st_read_cycle   | 1*                   |
+----------------------+----------------------+
| IEEE1532             | No*                  |
+----------------------+----------------------+
| Binary               | Yes                  |
+----------------------+----------------------+
 *  Default setting.
 ** The specified setting matches the default setting.

Running DRC.
WARNING:PhysDesignRules:367 - The signal <infrastructure_inst/dly_clk> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <sys_reset> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[16]>:<ILOG
   IC_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[17]>:<ILOG
   IC_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[18]>:<ILOG
   IC_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[19]>:<ILOG
   IC_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[20]>:<ILOG
   IC_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[21]>:<ILOG
   IC_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[22]>:<ILOG
   IC_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[23]>:<ILOG
   IC_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[0]>:<ILOGI
   C_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[1]>:<ILOGI
   C_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[2]>:<ILOGI
   C_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[3]>:<ILOGI
   C_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[4]>:<ILOGI
   C_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[5]>:<ILOGI
   C_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[6]>:<ILOGI
   C_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[7]>:<ILOGI
   C_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[24]>:<ILOG
   IC_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[25]>:<ILOG
   IC_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[26]>:<ILOG
   IC_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[27]>:<ILOG
   IC_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[28]>:<ILOG
   IC_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[29]>:<ILOG
   IC_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[30]>:<ILOG
   IC_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[31]>:<ILOG
   IC_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[8]>:<ILOGI
   C_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[9]>:<ILOGI
   C_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[10]>:<ILOG
   IC_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[11]>:<ILOG
   IC_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[12]>:<ILOG
   IC_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[13]>:<ILOG
   IC_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[14]>:<ILOG
   IC_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[15]>:<ILOG
   IC_IFF>.  The Q1 output pin of IFF is not used.
DRC detected 0 errors and 34 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Saving bit stream in "system.bin".
Bitstream generation is complete.
