Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr 16 00:23:28 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal          2           
TIMING-9   Warning           Unknown CDC Logic                                   1           
TIMING-18  Warning           Missing input or output delay                       36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (55)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (55)
--------------------------------
 There are 55 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.630        0.000                      0                 1045        0.102        0.000                      0                 1045        3.000        0.000                       0                   429  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk_0                     {0.000 5.000}        10.000          100.000         
slowclk_gen/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_10         {0.000 50.000}       100.000         10.000          
  clkfbout_clk_10         {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0                           6.630        0.000                      0                  108        0.116        0.000                      0                  108        4.500        0.000                       0                    55  
slowclk_gen/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_10              81.211        0.000                      0                  937        0.102        0.000                      0                  937       49.500        0.000                       0                   370  
  clkfbout_clk_10                                                                                                                                                          17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)           clk_out1_clk_10  clk_0            


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)                                             
(none)           clk_0                             
(none)           clk_out1_clk_10                   
(none)           clkfbout_clk_10                   
(none)                            clk_out1_clk_10  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.630ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.630ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.879ns  (logic 0.704ns (24.451%)  route 2.175ns (75.549%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.570     5.154    timerseg_driver/ctr/clk
    SLICE_X48Y44         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=10, routed)          0.828     6.438    timerseg_driver/ctr/S[0]
    SLICE_X49Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.562 r  timerseg_driver/ctr/D_ctr_q[0]_i_6__4/O
                         net (fo=1, routed)           0.639     7.202    timerseg_driver/ctr/D_ctr_q[0]_i_6__4_n_0
    SLICE_X49Y42         LUT5 (Prop_lut5_I4_O)        0.124     7.326 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.708     8.034    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X48Y42         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.450    14.855    timerseg_driver/ctr/clk
    SLICE_X48Y42         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[10]/C
                         clock pessimism              0.273    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X48Y42         FDRE (Setup_fdre_C_R)       -0.429    14.664    timerseg_driver/ctr/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -8.034    
  -------------------------------------------------------------------
                         slack                                  6.630    

Slack (MET) :             6.630ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.879ns  (logic 0.704ns (24.451%)  route 2.175ns (75.549%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.570     5.154    timerseg_driver/ctr/clk
    SLICE_X48Y44         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=10, routed)          0.828     6.438    timerseg_driver/ctr/S[0]
    SLICE_X49Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.562 r  timerseg_driver/ctr/D_ctr_q[0]_i_6__4/O
                         net (fo=1, routed)           0.639     7.202    timerseg_driver/ctr/D_ctr_q[0]_i_6__4_n_0
    SLICE_X49Y42         LUT5 (Prop_lut5_I4_O)        0.124     7.326 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.708     8.034    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X48Y42         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.450    14.855    timerseg_driver/ctr/clk
    SLICE_X48Y42         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/C
                         clock pessimism              0.273    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X48Y42         FDRE (Setup_fdre_C_R)       -0.429    14.664    timerseg_driver/ctr/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -8.034    
  -------------------------------------------------------------------
                         slack                                  6.630    

Slack (MET) :             6.630ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.879ns  (logic 0.704ns (24.451%)  route 2.175ns (75.549%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.570     5.154    timerseg_driver/ctr/clk
    SLICE_X48Y44         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=10, routed)          0.828     6.438    timerseg_driver/ctr/S[0]
    SLICE_X49Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.562 r  timerseg_driver/ctr/D_ctr_q[0]_i_6__4/O
                         net (fo=1, routed)           0.639     7.202    timerseg_driver/ctr/D_ctr_q[0]_i_6__4_n_0
    SLICE_X49Y42         LUT5 (Prop_lut5_I4_O)        0.124     7.326 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.708     8.034    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X48Y42         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.450    14.855    timerseg_driver/ctr/clk
    SLICE_X48Y42         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[8]/C
                         clock pessimism              0.273    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X48Y42         FDRE (Setup_fdre_C_R)       -0.429    14.664    timerseg_driver/ctr/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -8.034    
  -------------------------------------------------------------------
                         slack                                  6.630    

Slack (MET) :             6.630ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.879ns  (logic 0.704ns (24.451%)  route 2.175ns (75.549%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.570     5.154    timerseg_driver/ctr/clk
    SLICE_X48Y44         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=10, routed)          0.828     6.438    timerseg_driver/ctr/S[0]
    SLICE_X49Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.562 r  timerseg_driver/ctr/D_ctr_q[0]_i_6__4/O
                         net (fo=1, routed)           0.639     7.202    timerseg_driver/ctr/D_ctr_q[0]_i_6__4_n_0
    SLICE_X49Y42         LUT5 (Prop_lut5_I4_O)        0.124     7.326 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.708     8.034    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X48Y42         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.450    14.855    timerseg_driver/ctr/clk
    SLICE_X48Y42         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[9]/C
                         clock pessimism              0.273    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X48Y42         FDRE (Setup_fdre_C_R)       -0.429    14.664    timerseg_driver/ctr/D_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -8.034    
  -------------------------------------------------------------------
                         slack                                  6.630    

Slack (MET) :             6.651ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.861ns  (logic 0.704ns (24.609%)  route 2.157ns (75.391%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.569     5.153    timerseg_driver/ctr/clk
    SLICE_X48Y41         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  timerseg_driver/ctr/D_ctr_q_reg[5]/Q
                         net (fo=2, routed)           0.826     6.436    timerseg_driver/ctr/D_ctr_q_reg[5]
    SLICE_X49Y43         LUT6 (Prop_lut6_I3_O)        0.124     6.560 r  timerseg_driver/ctr/D_ctr_q[0]_i_6__4/O
                         net (fo=1, routed)           0.639     7.199    timerseg_driver/ctr/D_ctr_q[0]_i_6__4_n_0
    SLICE_X49Y42         LUT5 (Prop_lut5_I4_O)        0.124     7.323 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.691     8.014    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X48Y44         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.451    14.856    timerseg_driver/ctr/clk
    SLICE_X48Y44         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X48Y44         FDRE (Setup_fdre_C_R)       -0.429    14.665    timerseg_driver/ctr/D_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -8.014    
  -------------------------------------------------------------------
                         slack                                  6.651    

Slack (MET) :             6.651ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.861ns  (logic 0.704ns (24.609%)  route 2.157ns (75.391%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.569     5.153    timerseg_driver/ctr/clk
    SLICE_X48Y41         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  timerseg_driver/ctr/D_ctr_q_reg[5]/Q
                         net (fo=2, routed)           0.826     6.436    timerseg_driver/ctr/D_ctr_q_reg[5]
    SLICE_X49Y43         LUT6 (Prop_lut6_I3_O)        0.124     6.560 r  timerseg_driver/ctr/D_ctr_q[0]_i_6__4/O
                         net (fo=1, routed)           0.639     7.199    timerseg_driver/ctr/D_ctr_q[0]_i_6__4_n_0
    SLICE_X49Y42         LUT5 (Prop_lut5_I4_O)        0.124     7.323 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.691     8.014    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X48Y44         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.451    14.856    timerseg_driver/ctr/clk
    SLICE_X48Y44         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X48Y44         FDRE (Setup_fdre_C_R)       -0.429    14.665    timerseg_driver/ctr/D_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -8.014    
  -------------------------------------------------------------------
                         slack                                  6.651    

Slack (MET) :             6.699ns  (required time - arrival time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.730ns  (logic 0.704ns (25.789%)  route 2.026ns (74.211%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.555     5.139    aseg_driver/ctr/clk
    SLICE_X40Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  aseg_driver/ctr/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.791     6.386    aseg_driver/ctr/D_ctr_q_reg[15]
    SLICE_X41Y49         LUT4 (Prop_lut4_I2_O)        0.124     6.510 f  aseg_driver/ctr/D_ctr_q[0]_i_4__7/O
                         net (fo=1, routed)           0.573     7.083    aseg_driver/ctr/D_ctr_q[0]_i_4__7_n_0
    SLICE_X41Y49         LUT5 (Prop_lut5_I2_O)        0.124     7.207 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.662     7.869    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X40Y49         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.448    14.853    aseg_driver/ctr/clk
    SLICE_X40Y49         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[10]/C
                         clock pessimism              0.179    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X40Y49         FDRE (Setup_fdre_C_R)       -0.429    14.568    aseg_driver/ctr/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                          -7.869    
  -------------------------------------------------------------------
                         slack                                  6.699    

Slack (MET) :             6.699ns  (required time - arrival time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.730ns  (logic 0.704ns (25.789%)  route 2.026ns (74.211%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.555     5.139    aseg_driver/ctr/clk
    SLICE_X40Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  aseg_driver/ctr/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.791     6.386    aseg_driver/ctr/D_ctr_q_reg[15]
    SLICE_X41Y49         LUT4 (Prop_lut4_I2_O)        0.124     6.510 f  aseg_driver/ctr/D_ctr_q[0]_i_4__7/O
                         net (fo=1, routed)           0.573     7.083    aseg_driver/ctr/D_ctr_q[0]_i_4__7_n_0
    SLICE_X41Y49         LUT5 (Prop_lut5_I2_O)        0.124     7.207 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.662     7.869    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X40Y49         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.448    14.853    aseg_driver/ctr/clk
    SLICE_X40Y49         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/C
                         clock pessimism              0.179    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X40Y49         FDRE (Setup_fdre_C_R)       -0.429    14.568    aseg_driver/ctr/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                          -7.869    
  -------------------------------------------------------------------
                         slack                                  6.699    

Slack (MET) :             6.699ns  (required time - arrival time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.730ns  (logic 0.704ns (25.789%)  route 2.026ns (74.211%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.555     5.139    aseg_driver/ctr/clk
    SLICE_X40Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  aseg_driver/ctr/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.791     6.386    aseg_driver/ctr/D_ctr_q_reg[15]
    SLICE_X41Y49         LUT4 (Prop_lut4_I2_O)        0.124     6.510 f  aseg_driver/ctr/D_ctr_q[0]_i_4__7/O
                         net (fo=1, routed)           0.573     7.083    aseg_driver/ctr/D_ctr_q[0]_i_4__7_n_0
    SLICE_X41Y49         LUT5 (Prop_lut5_I2_O)        0.124     7.207 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.662     7.869    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X40Y49         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.448    14.853    aseg_driver/ctr/clk
    SLICE_X40Y49         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[8]/C
                         clock pessimism              0.179    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X40Y49         FDRE (Setup_fdre_C_R)       -0.429    14.568    aseg_driver/ctr/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                          -7.869    
  -------------------------------------------------------------------
                         slack                                  6.699    

Slack (MET) :             6.699ns  (required time - arrival time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.730ns  (logic 0.704ns (25.789%)  route 2.026ns (74.211%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.555     5.139    aseg_driver/ctr/clk
    SLICE_X40Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  aseg_driver/ctr/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.791     6.386    aseg_driver/ctr/D_ctr_q_reg[15]
    SLICE_X41Y49         LUT4 (Prop_lut4_I2_O)        0.124     6.510 f  aseg_driver/ctr/D_ctr_q[0]_i_4__7/O
                         net (fo=1, routed)           0.573     7.083    aseg_driver/ctr/D_ctr_q[0]_i_4__7_n_0
    SLICE_X41Y49         LUT5 (Prop_lut5_I2_O)        0.124     7.207 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.662     7.869    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X40Y49         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.448    14.853    aseg_driver/ctr/clk
    SLICE_X40Y49         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[9]/C
                         clock pessimism              0.179    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X40Y49         FDRE (Setup_fdre_C_R)       -0.429    14.568    aseg_driver/ctr/D_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                          -7.869    
  -------------------------------------------------------------------
                         slack                                  6.699    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.555%)  route 0.134ns (27.445%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.564     1.508    aseg_driver/ctr/clk
    SLICE_X40Y49         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  aseg_driver/ctr/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.134     1.782    aseg_driver/ctr/D_ctr_q_reg[10]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.942 r  aseg_driver/ctr/D_ctr_q_reg[8]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001     1.943    aseg_driver/ctr/D_ctr_q_reg[8]_i_1__7_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.997 r  aseg_driver/ctr/D_ctr_q_reg[12]_i_1__7/O[0]
                         net (fo=1, routed)           0.000     1.997    aseg_driver/ctr/D_ctr_q_reg[12]_i_1__7_n_7
    SLICE_X40Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.832     2.021    aseg_driver/ctr/clk
    SLICE_X40Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.776    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.881    aseg_driver/ctr/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.158%)  route 0.134ns (26.842%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.564     1.508    aseg_driver/ctr/clk
    SLICE_X40Y49         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  aseg_driver/ctr/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.134     1.782    aseg_driver/ctr/D_ctr_q_reg[10]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.942 r  aseg_driver/ctr/D_ctr_q_reg[8]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001     1.943    aseg_driver/ctr/D_ctr_q_reg[8]_i_1__7_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.008 r  aseg_driver/ctr/D_ctr_q_reg[12]_i_1__7/O[2]
                         net (fo=1, routed)           0.000     2.008    aseg_driver/ctr/D_ctr_q_reg[12]_i_1__7_n_5
    SLICE_X40Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.832     2.021    aseg_driver/ctr/clk
    SLICE_X40Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[14]/C
                         clock pessimism             -0.246     1.776    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.881    aseg_driver/ctr/D_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.436%)  route 0.134ns (25.564%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.564     1.508    aseg_driver/ctr/clk
    SLICE_X40Y49         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  aseg_driver/ctr/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.134     1.782    aseg_driver/ctr/D_ctr_q_reg[10]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.942 r  aseg_driver/ctr/D_ctr_q_reg[8]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001     1.943    aseg_driver/ctr/D_ctr_q_reg[8]_i_1__7_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.033 r  aseg_driver/ctr/D_ctr_q_reg[12]_i_1__7/O[1]
                         net (fo=1, routed)           0.000     2.033    aseg_driver/ctr/D_ctr_q_reg[12]_i_1__7_n_6
    SLICE_X40Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.832     2.021    aseg_driver/ctr/clk
    SLICE_X40Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[13]/C
                         clock pessimism             -0.246     1.776    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.881    aseg_driver/ctr/D_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.436%)  route 0.134ns (25.564%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.564     1.508    aseg_driver/ctr/clk
    SLICE_X40Y49         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  aseg_driver/ctr/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.134     1.782    aseg_driver/ctr/D_ctr_q_reg[10]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.942 r  aseg_driver/ctr/D_ctr_q_reg[8]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001     1.943    aseg_driver/ctr/D_ctr_q_reg[8]_i_1__7_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.033 r  aseg_driver/ctr/D_ctr_q_reg[12]_i_1__7/O[3]
                         net (fo=1, routed)           0.000     2.033    aseg_driver/ctr/D_ctr_q_reg[12]_i_1__7_n_4
    SLICE_X40Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.832     2.021    aseg_driver/ctr/clk
    SLICE_X40Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/C
                         clock pessimism             -0.246     1.776    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.881    aseg_driver/ctr/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.394ns (74.581%)  route 0.134ns (25.419%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.564     1.508    aseg_driver/ctr/clk
    SLICE_X40Y49         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  aseg_driver/ctr/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.134     1.782    aseg_driver/ctr/D_ctr_q_reg[10]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.942 r  aseg_driver/ctr/D_ctr_q_reg[8]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001     1.943    aseg_driver/ctr/D_ctr_q_reg[8]_i_1__7_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.982 r  aseg_driver/ctr/D_ctr_q_reg[12]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000     1.982    aseg_driver/ctr/D_ctr_q_reg[12]_i_1__7_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.036 r  aseg_driver/ctr/D_ctr_q_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.036    aseg_driver/ctr/D_ctr_q_reg[16]_i_1__0_n_7
    SLICE_X40Y51         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.832     2.021    aseg_driver/ctr/clk
    SLICE_X40Y51         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.776    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.105     1.881    aseg_driver/ctr/D_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.430ns (76.203%)  route 0.134ns (23.797%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.564     1.508    aseg_driver/ctr/clk
    SLICE_X40Y49         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  aseg_driver/ctr/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.134     1.782    aseg_driver/ctr/D_ctr_q_reg[10]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.942 r  aseg_driver/ctr/D_ctr_q_reg[8]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001     1.943    aseg_driver/ctr/D_ctr_q_reg[8]_i_1__7_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.982 r  aseg_driver/ctr/D_ctr_q_reg[12]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000     1.982    aseg_driver/ctr/D_ctr_q_reg[12]_i_1__7_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.072 r  aseg_driver/ctr/D_ctr_q_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.072    aseg_driver/ctr/D_ctr_q_reg[16]_i_1__0_n_6
    SLICE_X40Y51         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.832     2.021    aseg_driver/ctr/clk
    SLICE_X40Y51         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
                         clock pessimism             -0.246     1.776    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.105     1.881    aseg_driver/ctr/D_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.562     1.506    bseg_driver/ctr/clk
    SLICE_X43Y40         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  bseg_driver/ctr/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.117     1.764    bseg_driver/ctr/D_ctr_q_reg[7]
    SLICE_X43Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.872 r  bseg_driver/ctr/D_ctr_q_reg[4]_i_1__8/O[3]
                         net (fo=1, routed)           0.000     1.872    bseg_driver/ctr/D_ctr_q_reg[4]_i_1__8_n_4
    SLICE_X43Y40         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.832     2.022    bseg_driver/ctr/clk
    SLICE_X43Y40         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[7]/C
                         clock pessimism             -0.516     1.506    
    SLICE_X43Y40         FDRE (Hold_fdre_C_D)         0.105     1.611    bseg_driver/ctr/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.562     1.506    bseg_driver/ctr/clk
    SLICE_X43Y41         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  bseg_driver/ctr/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.766    bseg_driver/ctr/D_ctr_q_reg[11]
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.874 r  bseg_driver/ctr/D_ctr_q_reg[8]_i_1__8/O[3]
                         net (fo=1, routed)           0.000     1.874    bseg_driver/ctr/D_ctr_q_reg[8]_i_1__8_n_4
    SLICE_X43Y41         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.832     2.022    bseg_driver/ctr/clk
    SLICE_X43Y41         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[11]/C
                         clock pessimism             -0.516     1.506    
    SLICE_X43Y41         FDRE (Hold_fdre_C_D)         0.105     1.611    bseg_driver/ctr/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.562     1.506    bseg_driver/ctr/clk
    SLICE_X43Y42         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  bseg_driver/ctr/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.120     1.767    bseg_driver/ctr/D_ctr_q_reg[15]
    SLICE_X43Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  bseg_driver/ctr/D_ctr_q_reg[12]_i_1__8/O[3]
                         net (fo=1, routed)           0.000     1.875    bseg_driver/ctr/D_ctr_q_reg[12]_i_1__8_n_4
    SLICE_X43Y42         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.832     2.022    bseg_driver/ctr/clk
    SLICE_X43Y42         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[15]/C
                         clock pessimism             -0.516     1.506    
    SLICE_X43Y42         FDRE (Hold_fdre_C_D)         0.105     1.611    bseg_driver/ctr/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.561     1.505    bseg_driver/ctr/clk
    SLICE_X43Y39         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  bseg_driver/ctr/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.766    bseg_driver/ctr/D_ctr_q_reg[3]
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.874 r  bseg_driver/ctr/D_ctr_q_reg[0]_i_2__1/O[3]
                         net (fo=1, routed)           0.000     1.874    bseg_driver/ctr/D_ctr_q_reg[0]_i_2__1_n_4
    SLICE_X43Y39         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.831     2.021    bseg_driver/ctr/clk
    SLICE_X43Y39         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[3]/C
                         clock pessimism             -0.516     1.505    
    SLICE_X43Y39         FDRE (Hold_fdre_C_D)         0.105     1.610    bseg_driver/ctr/D_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y47   aseg_driver/ctr/D_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y49   aseg_driver/ctr/D_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y49   aseg_driver/ctr/D_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y50   aseg_driver/ctr/D_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y50   aseg_driver/ctr/D_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y50   aseg_driver/ctr/D_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y50   aseg_driver/ctr/D_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y51   aseg_driver/ctr/D_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y51   aseg_driver/ctr/D_ctr_q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y47   aseg_driver/ctr/D_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y47   aseg_driver/ctr/D_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y49   aseg_driver/ctr/D_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y49   aseg_driver/ctr/D_ctr_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y49   aseg_driver/ctr/D_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y49   aseg_driver/ctr/D_ctr_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y50   aseg_driver/ctr/D_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y50   aseg_driver/ctr/D_ctr_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y50   aseg_driver/ctr/D_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y50   aseg_driver/ctr/D_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y47   aseg_driver/ctr/D_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y47   aseg_driver/ctr/D_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y49   aseg_driver/ctr/D_ctr_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y49   aseg_driver/ctr/D_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y49   aseg_driver/ctr/D_ctr_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y49   aseg_driver/ctr/D_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y50   aseg_driver/ctr/D_ctr_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y50   aseg_driver/ctr/D_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y50   aseg_driver/ctr/D_ctr_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y50   aseg_driver/ctr/D_ctr_q_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  slowclk_gen/inst/clk_in1
  To Clock:  slowclk_gen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         slowclk_gen/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { slowclk_gen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_10
  To Clock:  clk_out1_clk_10

Setup :            0  Failing Endpoints,  Worst Slack       81.211ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             81.211ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        18.435ns  (logic 2.092ns (11.348%)  route 16.343ns (88.652%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 101.441 - 100.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.554     1.554    sm/clk_out1
    SLICE_X46Y57         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y57         FDRE (Prop_fdre_C_Q)         0.518     2.072 r  sm/D_states_q_reg[6]/Q
                         net (fo=130, routed)         3.446     5.518    sm/D_states_q[6]
    SLICE_X52Y59         LUT4 (Prop_lut4_I2_O)        0.150     5.668 r  sm/ram_reg_i_94/O
                         net (fo=29, routed)          2.292     7.960    sm/ram_reg_i_94_n_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I5_O)        0.328     8.288 r  sm/D_registers_d_reg[7]_i_15/O
                         net (fo=3, routed)           1.212     9.500    sm/D_registers_d_reg[7]_i_15_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I4_O)        0.124     9.624 r  sm/out_sig0_carry__0_i_31/O
                         net (fo=28, routed)          2.249    11.873    sm/out_sig0_carry__0_i_31_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I4_O)        0.124    11.997 r  sm/ram_reg_i_90/O
                         net (fo=1, routed)           0.986    12.983    sm/ram_reg_i_90_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I1_O)        0.124    13.107 r  sm/ram_reg_i_39/O
                         net (fo=25, routed)          2.304    15.411    forLoop_idx_0_1086180254[0].cond_butt_sel_desel/D_states_q[1]_i_34
    SLICE_X49Y60         LUT2 (Prop_lut2_I1_O)        0.150    15.561 f  forLoop_idx_0_1086180254[0].cond_butt_sel_desel/D_states_q[7]_i_47/O
                         net (fo=6, routed)           1.162    16.722    sm/D_states_q[1]_i_7_0
    SLICE_X54Y60         LUT6 (Prop_lut6_I1_O)        0.326    17.048 r  sm/D_states_q[7]_i_16/O
                         net (fo=1, routed)           1.037    18.085    sm/D_states_q[7]_i_16_n_0
    SLICE_X46Y62         LUT6 (Prop_lut6_I2_O)        0.124    18.209 r  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.292    18.501    sm/D_states_q[7]_i_3_n_0
    SLICE_X47Y61         LUT6 (Prop_lut6_I0_O)        0.124    18.625 r  sm/D_states_q[7]_i_1/O
                         net (fo=10, routed)          1.365    19.989    sm/D_states_q[7]_i_1_n_0
    SLICE_X50Y57         FDSE                                         r  sm/D_states_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.441   101.441    sm/clk_out1
    SLICE_X50Y57         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.078   101.519    
                         clock uncertainty           -0.149   101.370    
    SLICE_X50Y57         FDSE (Setup_fdse_C_CE)      -0.169   101.201    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        101.201    
                         arrival time                         -19.989    
  -------------------------------------------------------------------
                         slack                                 81.211    

Slack (MET) :             81.336ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        17.747ns  (logic 2.930ns (16.509%)  route 14.817ns (83.491%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 101.482 - 100.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.554     1.554    sm/clk_out1
    SLICE_X46Y57         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y57         FDRE (Prop_fdre_C_Q)         0.518     2.072 r  sm/D_states_q_reg[6]/Q
                         net (fo=130, routed)         3.446     5.518    sm/D_states_q[6]
    SLICE_X52Y59         LUT4 (Prop_lut4_I2_O)        0.150     5.668 r  sm/ram_reg_i_94/O
                         net (fo=29, routed)          2.292     7.960    sm/ram_reg_i_94_n_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I5_O)        0.328     8.288 r  sm/D_registers_d_reg[7]_i_15/O
                         net (fo=3, routed)           1.212     9.500    sm/D_registers_d_reg[7]_i_15_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I4_O)        0.124     9.624 r  sm/out_sig0_carry__0_i_31/O
                         net (fo=28, routed)          2.249    11.873    sm/out_sig0_carry__0_i_31_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I4_O)        0.124    11.997 r  sm/ram_reg_i_90/O
                         net (fo=1, routed)           0.986    12.983    sm/ram_reg_i_90_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I1_O)        0.124    13.107 r  sm/ram_reg_i_39/O
                         net (fo=25, routed)          1.015    14.122    sm/ram_reg_i_37_1[0]
    SLICE_X53Y52         LUT2 (Prop_lut2_I0_O)        0.124    14.246 r  sm/out_sig0_carry_i_8/O
                         net (fo=1, routed)           0.000    14.246    alum/S[0]
    SLICE_X53Y52         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    14.852 r  alum/out_sig0_carry/O[3]
                         net (fo=1, routed)           1.044    15.896    alum/data0[3]
    SLICE_X54Y55         LUT3 (Prop_lut3_I0_O)        0.332    16.228 r  alum/ram_reg_i_80/O
                         net (fo=1, routed)           0.427    16.655    sm/ram_reg_0
    SLICE_X54Y53         LUT6 (Prop_lut6_I0_O)        0.348    17.003 r  sm/ram_reg_i_33/O
                         net (fo=3, routed)           1.179    18.182    sm/D_ddr_q_reg_2
    SLICE_X48Y53         LUT5 (Prop_lut5_I4_O)        0.152    18.334 r  sm/ram_reg_i_10__0/O
                         net (fo=1, routed)           0.967    19.301    brams/bram2/ram_reg_0[3]
    RAMB18_X1Y23         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.482   101.482    brams/bram2/clk_out1
    RAMB18_X1Y23         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.078   101.560    
                         clock uncertainty           -0.149   101.411    
    RAMB18_X1Y23         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.774   100.637    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        100.637    
                         arrival time                         -19.301    
  -------------------------------------------------------------------
                         slack                                 81.336    

Slack (MET) :             81.503ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        18.143ns  (logic 2.092ns (11.531%)  route 16.051ns (88.469%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 101.441 - 100.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.554     1.554    sm/clk_out1
    SLICE_X46Y57         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y57         FDRE (Prop_fdre_C_Q)         0.518     2.072 r  sm/D_states_q_reg[6]/Q
                         net (fo=130, routed)         3.446     5.518    sm/D_states_q[6]
    SLICE_X52Y59         LUT4 (Prop_lut4_I2_O)        0.150     5.668 r  sm/ram_reg_i_94/O
                         net (fo=29, routed)          2.292     7.960    sm/ram_reg_i_94_n_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I5_O)        0.328     8.288 r  sm/D_registers_d_reg[7]_i_15/O
                         net (fo=3, routed)           1.212     9.500    sm/D_registers_d_reg[7]_i_15_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I4_O)        0.124     9.624 r  sm/out_sig0_carry__0_i_31/O
                         net (fo=28, routed)          2.249    11.873    sm/out_sig0_carry__0_i_31_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I4_O)        0.124    11.997 r  sm/ram_reg_i_90/O
                         net (fo=1, routed)           0.986    12.983    sm/ram_reg_i_90_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I1_O)        0.124    13.107 r  sm/ram_reg_i_39/O
                         net (fo=25, routed)          2.304    15.411    forLoop_idx_0_1086180254[0].cond_butt_sel_desel/D_states_q[1]_i_34
    SLICE_X49Y60         LUT2 (Prop_lut2_I1_O)        0.150    15.561 f  forLoop_idx_0_1086180254[0].cond_butt_sel_desel/D_states_q[7]_i_47/O
                         net (fo=6, routed)           1.162    16.722    sm/D_states_q[1]_i_7_0
    SLICE_X54Y60         LUT6 (Prop_lut6_I1_O)        0.326    17.048 r  sm/D_states_q[7]_i_16/O
                         net (fo=1, routed)           1.037    18.085    sm/D_states_q[7]_i_16_n_0
    SLICE_X46Y62         LUT6 (Prop_lut6_I2_O)        0.124    18.209 r  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.292    18.501    sm/D_states_q[7]_i_3_n_0
    SLICE_X47Y61         LUT6 (Prop_lut6_I0_O)        0.124    18.625 r  sm/D_states_q[7]_i_1/O
                         net (fo=10, routed)          1.072    19.697    sm/D_states_q[7]_i_1_n_0
    SLICE_X54Y58         FDSE                                         r  sm/D_states_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.441   101.441    sm/clk_out1
    SLICE_X54Y58         FDSE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.078   101.519    
                         clock uncertainty           -0.149   101.370    
    SLICE_X54Y58         FDSE (Setup_fdse_C_CE)      -0.169   101.201    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        101.201    
                         arrival time                         -19.697    
  -------------------------------------------------------------------
                         slack                                 81.503    

Slack (MET) :             81.503ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        18.143ns  (logic 2.092ns (11.531%)  route 16.051ns (88.469%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 101.441 - 100.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.554     1.554    sm/clk_out1
    SLICE_X46Y57         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y57         FDRE (Prop_fdre_C_Q)         0.518     2.072 r  sm/D_states_q_reg[6]/Q
                         net (fo=130, routed)         3.446     5.518    sm/D_states_q[6]
    SLICE_X52Y59         LUT4 (Prop_lut4_I2_O)        0.150     5.668 r  sm/ram_reg_i_94/O
                         net (fo=29, routed)          2.292     7.960    sm/ram_reg_i_94_n_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I5_O)        0.328     8.288 r  sm/D_registers_d_reg[7]_i_15/O
                         net (fo=3, routed)           1.212     9.500    sm/D_registers_d_reg[7]_i_15_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I4_O)        0.124     9.624 r  sm/out_sig0_carry__0_i_31/O
                         net (fo=28, routed)          2.249    11.873    sm/out_sig0_carry__0_i_31_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I4_O)        0.124    11.997 r  sm/ram_reg_i_90/O
                         net (fo=1, routed)           0.986    12.983    sm/ram_reg_i_90_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I1_O)        0.124    13.107 r  sm/ram_reg_i_39/O
                         net (fo=25, routed)          2.304    15.411    forLoop_idx_0_1086180254[0].cond_butt_sel_desel/D_states_q[1]_i_34
    SLICE_X49Y60         LUT2 (Prop_lut2_I1_O)        0.150    15.561 f  forLoop_idx_0_1086180254[0].cond_butt_sel_desel/D_states_q[7]_i_47/O
                         net (fo=6, routed)           1.162    16.722    sm/D_states_q[1]_i_7_0
    SLICE_X54Y60         LUT6 (Prop_lut6_I1_O)        0.326    17.048 r  sm/D_states_q[7]_i_16/O
                         net (fo=1, routed)           1.037    18.085    sm/D_states_q[7]_i_16_n_0
    SLICE_X46Y62         LUT6 (Prop_lut6_I2_O)        0.124    18.209 r  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.292    18.501    sm/D_states_q[7]_i_3_n_0
    SLICE_X47Y61         LUT6 (Prop_lut6_I0_O)        0.124    18.625 r  sm/D_states_q[7]_i_1/O
                         net (fo=10, routed)          1.072    19.697    sm/D_states_q[7]_i_1_n_0
    SLICE_X54Y58         FDSE                                         r  sm/D_states_q_reg[2]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.441   101.441    sm/clk_out1
    SLICE_X54Y58         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.078   101.519    
                         clock uncertainty           -0.149   101.370    
    SLICE_X54Y58         FDSE (Setup_fdse_C_CE)      -0.169   101.201    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        101.201    
                         arrival time                         -19.697    
  -------------------------------------------------------------------
                         slack                                 81.503    

Slack (MET) :             81.503ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        18.143ns  (logic 2.092ns (11.531%)  route 16.051ns (88.469%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 101.441 - 100.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.554     1.554    sm/clk_out1
    SLICE_X46Y57         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y57         FDRE (Prop_fdre_C_Q)         0.518     2.072 r  sm/D_states_q_reg[6]/Q
                         net (fo=130, routed)         3.446     5.518    sm/D_states_q[6]
    SLICE_X52Y59         LUT4 (Prop_lut4_I2_O)        0.150     5.668 r  sm/ram_reg_i_94/O
                         net (fo=29, routed)          2.292     7.960    sm/ram_reg_i_94_n_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I5_O)        0.328     8.288 r  sm/D_registers_d_reg[7]_i_15/O
                         net (fo=3, routed)           1.212     9.500    sm/D_registers_d_reg[7]_i_15_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I4_O)        0.124     9.624 r  sm/out_sig0_carry__0_i_31/O
                         net (fo=28, routed)          2.249    11.873    sm/out_sig0_carry__0_i_31_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I4_O)        0.124    11.997 r  sm/ram_reg_i_90/O
                         net (fo=1, routed)           0.986    12.983    sm/ram_reg_i_90_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I1_O)        0.124    13.107 r  sm/ram_reg_i_39/O
                         net (fo=25, routed)          2.304    15.411    forLoop_idx_0_1086180254[0].cond_butt_sel_desel/D_states_q[1]_i_34
    SLICE_X49Y60         LUT2 (Prop_lut2_I1_O)        0.150    15.561 f  forLoop_idx_0_1086180254[0].cond_butt_sel_desel/D_states_q[7]_i_47/O
                         net (fo=6, routed)           1.162    16.722    sm/D_states_q[1]_i_7_0
    SLICE_X54Y60         LUT6 (Prop_lut6_I1_O)        0.326    17.048 r  sm/D_states_q[7]_i_16/O
                         net (fo=1, routed)           1.037    18.085    sm/D_states_q[7]_i_16_n_0
    SLICE_X46Y62         LUT6 (Prop_lut6_I2_O)        0.124    18.209 r  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.292    18.501    sm/D_states_q[7]_i_3_n_0
    SLICE_X47Y61         LUT6 (Prop_lut6_I0_O)        0.124    18.625 r  sm/D_states_q[7]_i_1/O
                         net (fo=10, routed)          1.072    19.697    sm/D_states_q[7]_i_1_n_0
    SLICE_X54Y58         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.441   101.441    sm/clk_out1
    SLICE_X54Y58         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.078   101.519    
                         clock uncertainty           -0.149   101.370    
    SLICE_X54Y58         FDSE (Setup_fdse_C_CE)      -0.169   101.201    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                        101.201    
                         arrival time                         -19.697    
  -------------------------------------------------------------------
                         slack                                 81.503    

Slack (MET) :             81.519ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        17.570ns  (logic 3.051ns (17.365%)  route 14.519ns (82.635%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 101.482 - 100.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.554     1.554    sm/clk_out1
    SLICE_X46Y57         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y57         FDRE (Prop_fdre_C_Q)         0.518     2.072 r  sm/D_states_q_reg[6]/Q
                         net (fo=130, routed)         3.446     5.518    sm/D_states_q[6]
    SLICE_X52Y59         LUT4 (Prop_lut4_I2_O)        0.150     5.668 r  sm/ram_reg_i_94/O
                         net (fo=29, routed)          2.292     7.960    sm/ram_reg_i_94_n_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I5_O)        0.328     8.288 r  sm/D_registers_d_reg[7]_i_15/O
                         net (fo=3, routed)           1.212     9.500    sm/D_registers_d_reg[7]_i_15_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I4_O)        0.124     9.624 r  sm/out_sig0_carry__0_i_31/O
                         net (fo=28, routed)          2.249    11.873    sm/out_sig0_carry__0_i_31_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I4_O)        0.124    11.997 r  sm/ram_reg_i_90/O
                         net (fo=1, routed)           0.986    12.983    sm/ram_reg_i_90_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I1_O)        0.124    13.107 r  sm/ram_reg_i_39/O
                         net (fo=25, routed)          1.015    14.122    sm/ram_reg_i_37_1[0]
    SLICE_X53Y52         LUT2 (Prop_lut2_I0_O)        0.124    14.246 r  sm/out_sig0_carry_i_8/O
                         net (fo=1, routed)           0.000    14.246    alum/S[0]
    SLICE_X53Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.778 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    14.778    alum/out_sig0_carry_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.892 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.892    alum/out_sig0_carry__0_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.226 r  alum/out_sig0_carry__1/O[1]
                         net (fo=1, routed)           0.574    15.800    alum/data0[9]
    SLICE_X54Y54         LUT4 (Prop_lut4_I3_O)        0.303    16.103 r  alum/ram_reg_i_68/O
                         net (fo=1, routed)           1.040    17.142    sm/ram_reg_7
    SLICE_X54Y55         LUT6 (Prop_lut6_I5_O)        0.124    17.266 r  sm/ram_reg_i_24/O
                         net (fo=3, routed)           1.129    18.395    sm/D_registers_q_reg[5][9]
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.152    18.547 r  sm/ram_reg_i_4/O
                         net (fo=1, routed)           0.577    19.124    brams/bram2/ram_reg_0[9]
    RAMB18_X1Y23         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.482   101.482    brams/bram2/clk_out1
    RAMB18_X1Y23         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.078   101.560    
                         clock uncertainty           -0.149   101.411    
    RAMB18_X1Y23         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.768   100.643    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        100.643    
                         arrival time                         -19.124    
  -------------------------------------------------------------------
                         slack                                 81.519    

Slack (MET) :             81.724ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            L_reg/D_registers_q_reg[4][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        17.808ns  (logic 3.049ns (17.121%)  route 14.759ns (82.879%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT4=3 LUT6=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 101.443 - 100.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.554     1.554    sm/clk_out1
    SLICE_X46Y57         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y57         FDRE (Prop_fdre_C_Q)         0.518     2.072 r  sm/D_states_q_reg[6]/Q
                         net (fo=130, routed)         3.446     5.518    sm/D_states_q[6]
    SLICE_X52Y59         LUT4 (Prop_lut4_I2_O)        0.150     5.668 r  sm/ram_reg_i_94/O
                         net (fo=29, routed)          2.292     7.960    sm/ram_reg_i_94_n_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I5_O)        0.328     8.288 r  sm/D_registers_d_reg[7]_i_15/O
                         net (fo=3, routed)           1.212     9.500    sm/D_registers_d_reg[7]_i_15_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I4_O)        0.124     9.624 r  sm/out_sig0_carry__0_i_31/O
                         net (fo=28, routed)          2.249    11.873    sm/out_sig0_carry__0_i_31_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I4_O)        0.124    11.997 r  sm/ram_reg_i_90/O
                         net (fo=1, routed)           0.986    12.983    sm/ram_reg_i_90_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I1_O)        0.124    13.107 r  sm/ram_reg_i_39/O
                         net (fo=25, routed)          1.015    14.122    sm/ram_reg_i_37_1[0]
    SLICE_X53Y52         LUT2 (Prop_lut2_I0_O)        0.124    14.246 r  sm/out_sig0_carry_i_8/O
                         net (fo=1, routed)           0.000    14.246    alum/S[0]
    SLICE_X53Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.778 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    14.778    alum/out_sig0_carry_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.892 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.892    alum/out_sig0_carry__0_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.226 r  alum/out_sig0_carry__1/O[1]
                         net (fo=1, routed)           0.574    15.800    alum/data0[9]
    SLICE_X54Y54         LUT4 (Prop_lut4_I3_O)        0.303    16.103 r  alum/ram_reg_i_68/O
                         net (fo=1, routed)           1.040    17.142    sm/ram_reg_7
    SLICE_X54Y55         LUT6 (Prop_lut6_I5_O)        0.124    17.266 r  sm/ram_reg_i_24/O
                         net (fo=3, routed)           1.045    18.311    sm/D_registers_q_reg[5][9]
    SLICE_X50Y54         LUT4 (Prop_lut4_I3_O)        0.150    18.461 r  sm/D_registers_q[7][9]_i_1/O
                         net (fo=8, routed)           0.901    19.362    L_reg/D[9]
    SLICE_X57Y54         FDRE                                         r  L_reg/D_registers_q_reg[4][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.443   101.443    L_reg/clk_out1
    SLICE_X57Y54         FDRE                                         r  L_reg/D_registers_q_reg[4][9]/C
                         clock pessimism              0.078   101.521    
                         clock uncertainty           -0.149   101.372    
    SLICE_X57Y54         FDRE (Setup_fdre_C_D)       -0.285   101.087    L_reg/D_registers_q_reg[4][9]
  -------------------------------------------------------------------
                         required time                        101.087    
                         arrival time                         -19.362    
  -------------------------------------------------------------------
                         slack                                 81.724    

Slack (MET) :             81.739ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        17.552ns  (logic 3.023ns (17.223%)  route 14.529ns (82.777%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 101.482 - 100.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.554     1.554    sm/clk_out1
    SLICE_X46Y57         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y57         FDRE (Prop_fdre_C_Q)         0.518     2.072 r  sm/D_states_q_reg[6]/Q
                         net (fo=130, routed)         3.446     5.518    sm/D_states_q[6]
    SLICE_X52Y59         LUT4 (Prop_lut4_I2_O)        0.150     5.668 r  sm/ram_reg_i_94/O
                         net (fo=29, routed)          2.292     7.960    sm/ram_reg_i_94_n_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I5_O)        0.328     8.288 r  sm/D_registers_d_reg[7]_i_15/O
                         net (fo=3, routed)           1.212     9.500    sm/D_registers_d_reg[7]_i_15_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I4_O)        0.124     9.624 r  sm/out_sig0_carry__0_i_31/O
                         net (fo=28, routed)          2.249    11.873    sm/out_sig0_carry__0_i_31_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I4_O)        0.124    11.997 r  sm/ram_reg_i_90/O
                         net (fo=1, routed)           0.986    12.983    sm/ram_reg_i_90_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I1_O)        0.124    13.107 r  sm/ram_reg_i_39/O
                         net (fo=25, routed)          1.015    14.122    sm/ram_reg_i_37_1[0]
    SLICE_X53Y52         LUT2 (Prop_lut2_I0_O)        0.124    14.246 r  sm/out_sig0_carry_i_8/O
                         net (fo=1, routed)           0.000    14.246    alum/S[0]
    SLICE_X53Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.778 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    14.778    alum/out_sig0_carry_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.892 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.892    alum/out_sig0_carry__0_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.226 r  alum/out_sig0_carry__1/O[1]
                         net (fo=1, routed)           0.574    15.800    alum/data0[9]
    SLICE_X54Y54         LUT4 (Prop_lut4_I3_O)        0.303    16.103 r  alum/ram_reg_i_68/O
                         net (fo=1, routed)           1.040    17.142    sm/ram_reg_7
    SLICE_X54Y55         LUT6 (Prop_lut6_I5_O)        0.124    17.266 r  sm/ram_reg_i_24/O
                         net (fo=3, routed)           1.129    18.395    display/ram_reg_4
    SLICE_X49Y55         LUT5 (Prop_lut5_I3_O)        0.124    18.519 r  display/ram_reg_i_4__0/O
                         net (fo=1, routed)           0.587    19.106    brams/bram1/ADDRARDADDR[9]
    RAMB18_X1Y22         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.482   101.482    brams/bram1/clk_out1
    RAMB18_X1Y22         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.078   101.560    
                         clock uncertainty           -0.149   101.411    
    RAMB18_X1Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   100.845    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        100.845    
                         arrival time                         -19.106    
  -------------------------------------------------------------------
                         slack                                 81.739    

Slack (MET) :             81.767ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        17.524ns  (logic 2.902ns (16.560%)  route 14.622ns (83.440%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 101.482 - 100.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.554     1.554    sm/clk_out1
    SLICE_X46Y57         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y57         FDRE (Prop_fdre_C_Q)         0.518     2.072 r  sm/D_states_q_reg[6]/Q
                         net (fo=130, routed)         3.446     5.518    sm/D_states_q[6]
    SLICE_X52Y59         LUT4 (Prop_lut4_I2_O)        0.150     5.668 r  sm/ram_reg_i_94/O
                         net (fo=29, routed)          2.292     7.960    sm/ram_reg_i_94_n_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I5_O)        0.328     8.288 r  sm/D_registers_d_reg[7]_i_15/O
                         net (fo=3, routed)           1.212     9.500    sm/D_registers_d_reg[7]_i_15_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I4_O)        0.124     9.624 r  sm/out_sig0_carry__0_i_31/O
                         net (fo=28, routed)          2.249    11.873    sm/out_sig0_carry__0_i_31_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I4_O)        0.124    11.997 r  sm/ram_reg_i_90/O
                         net (fo=1, routed)           0.986    12.983    sm/ram_reg_i_90_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I1_O)        0.124    13.107 r  sm/ram_reg_i_39/O
                         net (fo=25, routed)          1.015    14.122    sm/ram_reg_i_37_1[0]
    SLICE_X53Y52         LUT2 (Prop_lut2_I0_O)        0.124    14.246 r  sm/out_sig0_carry_i_8/O
                         net (fo=1, routed)           0.000    14.246    alum/S[0]
    SLICE_X53Y52         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    14.852 r  alum/out_sig0_carry/O[3]
                         net (fo=1, routed)           1.044    15.896    alum/data0[3]
    SLICE_X54Y55         LUT3 (Prop_lut3_I0_O)        0.332    16.228 r  alum/ram_reg_i_80/O
                         net (fo=1, routed)           0.427    16.655    sm/ram_reg_0
    SLICE_X54Y53         LUT6 (Prop_lut6_I0_O)        0.348    17.003 r  sm/ram_reg_i_33/O
                         net (fo=3, routed)           1.179    18.182    display/ram_reg
    SLICE_X48Y53         LUT5 (Prop_lut5_I2_O)        0.124    18.306 r  display/ram_reg_i_10/O
                         net (fo=1, routed)           0.772    19.078    brams/bram1/ADDRARDADDR[3]
    RAMB18_X1Y22         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.482   101.482    brams/bram1/clk_out1
    RAMB18_X1Y22         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.078   101.560    
                         clock uncertainty           -0.149   101.411    
    RAMB18_X1Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   100.845    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        100.845    
                         arrival time                         -19.078    
  -------------------------------------------------------------------
                         slack                                 81.767    

Slack (MET) :             81.778ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        17.843ns  (logic 2.092ns (11.725%)  route 15.751ns (88.275%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 101.437 - 100.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.554     1.554    sm/clk_out1
    SLICE_X46Y57         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y57         FDRE (Prop_fdre_C_Q)         0.518     2.072 r  sm/D_states_q_reg[6]/Q
                         net (fo=130, routed)         3.446     5.518    sm/D_states_q[6]
    SLICE_X52Y59         LUT4 (Prop_lut4_I2_O)        0.150     5.668 r  sm/ram_reg_i_94/O
                         net (fo=29, routed)          2.292     7.960    sm/ram_reg_i_94_n_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I5_O)        0.328     8.288 r  sm/D_registers_d_reg[7]_i_15/O
                         net (fo=3, routed)           1.212     9.500    sm/D_registers_d_reg[7]_i_15_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I4_O)        0.124     9.624 r  sm/out_sig0_carry__0_i_31/O
                         net (fo=28, routed)          2.249    11.873    sm/out_sig0_carry__0_i_31_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I4_O)        0.124    11.997 r  sm/ram_reg_i_90/O
                         net (fo=1, routed)           0.986    12.983    sm/ram_reg_i_90_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I1_O)        0.124    13.107 r  sm/ram_reg_i_39/O
                         net (fo=25, routed)          2.304    15.411    forLoop_idx_0_1086180254[0].cond_butt_sel_desel/D_states_q[1]_i_34
    SLICE_X49Y60         LUT2 (Prop_lut2_I1_O)        0.150    15.561 f  forLoop_idx_0_1086180254[0].cond_butt_sel_desel/D_states_q[7]_i_47/O
                         net (fo=6, routed)           1.162    16.722    sm/D_states_q[1]_i_7_0
    SLICE_X54Y60         LUT6 (Prop_lut6_I1_O)        0.326    17.048 r  sm/D_states_q[7]_i_16/O
                         net (fo=1, routed)           1.037    18.085    sm/D_states_q[7]_i_16_n_0
    SLICE_X46Y62         LUT6 (Prop_lut6_I2_O)        0.124    18.209 r  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.292    18.501    sm/D_states_q[7]_i_3_n_0
    SLICE_X47Y61         LUT6 (Prop_lut6_I0_O)        0.124    18.625 r  sm/D_states_q[7]_i_1/O
                         net (fo=10, routed)          0.772    19.397    sm/D_states_q[7]_i_1_n_0
    SLICE_X45Y57         FDSE                                         r  sm/D_states_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.437   101.437    sm/clk_out1
    SLICE_X45Y57         FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.092   101.529    
                         clock uncertainty           -0.149   101.380    
    SLICE_X45Y57         FDSE (Setup_fdse_C_CE)      -0.205   101.175    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        101.175    
                         arrival time                         -19.397    
  -------------------------------------------------------------------
                         slack                                 81.778    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 timercounter/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timercounter/D_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.567     0.567    timercounter/clk_out1
    SLICE_X51Y49         FDRE                                         r  timercounter/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  timercounter/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.120     0.828    timercounter/D_ctr_q_reg[11]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.988 r  timercounter/D_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.989    timercounter/D_ctr_q_reg[8]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.043 r  timercounter/D_ctr_q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.043    timercounter/D_ctr_q_reg[12]_i_1_n_7
    SLICE_X51Y50         FDRE                                         r  timercounter/D_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.835     0.835    timercounter/clk_out1
    SLICE_X51Y50         FDRE                                         r  timercounter/D_ctr_q_reg[12]/C
                         clock pessimism              0.000     0.835    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.105     0.940    timercounter/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 timercounter/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timercounter/D_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.567     0.567    timercounter/clk_out1
    SLICE_X51Y49         FDRE                                         r  timercounter/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  timercounter/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.120     0.828    timercounter/D_ctr_q_reg[11]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.988 r  timercounter/D_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.989    timercounter/D_ctr_q_reg[8]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.054 r  timercounter/D_ctr_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.054    timercounter/D_ctr_q_reg[12]_i_1_n_5
    SLICE_X51Y50         FDRE                                         r  timercounter/D_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.835     0.835    timercounter/clk_out1
    SLICE_X51Y50         FDRE                                         r  timercounter/D_ctr_q_reg[14]/C
                         clock pessimism              0.000     0.835    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.105     0.940    timercounter/D_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 forLoop_idx_0_679445245[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_679445245[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.588     0.588    forLoop_idx_0_679445245[3].cond_butt_dirs/sync/clk_out1
    SLICE_X58Y64         FDRE                                         r  forLoop_idx_0_679445245[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  forLoop_idx_0_679445245[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.058     0.786    forLoop_idx_0_679445245[3].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X58Y64         FDRE                                         r  forLoop_idx_0_679445245[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.856     0.856    forLoop_idx_0_679445245[3].cond_butt_dirs/sync/clk_out1
    SLICE_X58Y64         FDRE                                         r  forLoop_idx_0_679445245[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.269     0.588    
    SLICE_X58Y64         FDRE (Hold_fdre_C_D)         0.071     0.659    forLoop_idx_0_679445245[3].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.786    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 forLoop_idx_0_679445245[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_679445245[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.588     0.588    forLoop_idx_0_679445245[2].cond_butt_dirs/sync/clk_out1
    SLICE_X58Y65         FDRE                                         r  forLoop_idx_0_679445245[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y65         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  forLoop_idx_0_679445245[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.058     0.786    forLoop_idx_0_679445245[2].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X58Y65         FDRE                                         r  forLoop_idx_0_679445245[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.855     0.855    forLoop_idx_0_679445245[2].cond_butt_dirs/sync/clk_out1
    SLICE_X58Y65         FDRE                                         r  forLoop_idx_0_679445245[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.268     0.588    
    SLICE_X58Y65         FDRE (Hold_fdre_C_D)         0.071     0.659    forLoop_idx_0_679445245[2].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.786    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1086180254[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1086180254[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.591     0.591    forLoop_idx_0_1086180254[1].cond_butt_sel_desel/sync/clk_out1
    SLICE_X62Y60         FDRE                                         r  forLoop_idx_0_1086180254[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  forLoop_idx_0_1086180254[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     0.797    forLoop_idx_0_1086180254[1].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X62Y60         FDRE                                         r  forLoop_idx_0_1086180254[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.861     0.861    forLoop_idx_0_1086180254[1].cond_butt_sel_desel/sync/clk_out1
    SLICE_X62Y60         FDRE                                         r  forLoop_idx_0_1086180254[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.271     0.591    
    SLICE_X62Y60         FDRE (Hold_fdre_C_D)         0.075     0.666    forLoop_idx_0_1086180254[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.797    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_679445245[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_679445245[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.588     0.588    forLoop_idx_0_679445245[1].cond_butt_dirs/sync/clk_out1
    SLICE_X58Y64         FDRE                                         r  forLoop_idx_0_679445245[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  forLoop_idx_0_679445245[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     0.794    forLoop_idx_0_679445245[1].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X58Y64         FDRE                                         r  forLoop_idx_0_679445245[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.856     0.856    forLoop_idx_0_679445245[1].cond_butt_dirs/sync/clk_out1
    SLICE_X58Y64         FDRE                                         r  forLoop_idx_0_679445245[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.269     0.588    
    SLICE_X58Y64         FDRE (Hold_fdre_C_D)         0.075     0.663    forLoop_idx_0_679445245[1].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.794    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_679445245[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_679445245[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.588     0.588    forLoop_idx_0_679445245[0].cond_butt_dirs/sync/clk_out1
    SLICE_X58Y65         FDRE                                         r  forLoop_idx_0_679445245[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y65         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  forLoop_idx_0_679445245[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     0.794    forLoop_idx_0_679445245[0].cond_butt_dirs/sync/D_pipe_q[0]
    SLICE_X58Y65         FDRE                                         r  forLoop_idx_0_679445245[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.855     0.855    forLoop_idx_0_679445245[0].cond_butt_dirs/sync/clk_out1
    SLICE_X58Y65         FDRE                                         r  forLoop_idx_0_679445245[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.268     0.588    
    SLICE_X58Y65         FDRE (Hold_fdre_C_D)         0.075     0.663    forLoop_idx_0_679445245[0].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.794    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 timercounter/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timercounter/D_ctr_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.567     0.567    timercounter/clk_out1
    SLICE_X51Y49         FDRE                                         r  timercounter/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  timercounter/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.120     0.828    timercounter/D_ctr_q_reg[11]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.988 r  timercounter/D_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.989    timercounter/D_ctr_q_reg[8]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.079 r  timercounter/D_ctr_q_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.079    timercounter/D_ctr_q_reg[12]_i_1_n_6
    SLICE_X51Y50         FDRE                                         r  timercounter/D_ctr_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.835     0.835    timercounter/clk_out1
    SLICE_X51Y50         FDRE                                         r  timercounter/D_ctr_q_reg[13]/C
                         clock pessimism              0.000     0.835    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.105     0.940    timercounter/D_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.079    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 timercounter/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timercounter/D_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.567     0.567    timercounter/clk_out1
    SLICE_X51Y49         FDRE                                         r  timercounter/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  timercounter/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.120     0.828    timercounter/D_ctr_q_reg[11]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.988 r  timercounter/D_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.989    timercounter/D_ctr_q_reg[8]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.079 r  timercounter/D_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.079    timercounter/D_ctr_q_reg[12]_i_1_n_4
    SLICE_X51Y50         FDRE                                         r  timercounter/D_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.835     0.835    timercounter/clk_out1
    SLICE_X51Y50         FDRE                                         r  timercounter/D_ctr_q_reg[15]/C
                         clock pessimism              0.000     0.835    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.105     0.940    timercounter/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.079    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 timercounter/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timercounter/D_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.567     0.567    timercounter/clk_out1
    SLICE_X51Y49         FDRE                                         r  timercounter/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  timercounter/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.120     0.828    timercounter/D_ctr_q_reg[11]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.988 r  timercounter/D_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.989    timercounter/D_ctr_q_reg[8]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.028 r  timercounter/D_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.028    timercounter/D_ctr_q_reg[12]_i_1_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.082 r  timercounter/D_ctr_q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.082    timercounter/D_ctr_q_reg[16]_i_1_n_7
    SLICE_X51Y51         FDRE                                         r  timercounter/D_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.835     0.835    timercounter/clk_out1
    SLICE_X51Y51         FDRE                                         r  timercounter/D_ctr_q_reg[16]/C
                         clock pessimism              0.000     0.835    
    SLICE_X51Y51         FDRE (Hold_fdre_C_D)         0.105     0.940    timercounter/D_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.082    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_10
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { slowclk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y22     brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y23     brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    slowclk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y60     D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y60     D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y60     D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y60     D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X56Y54     L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X56Y53     L_reg/D_registers_q_reg[0][10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y60     D_buff4_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y60     D_buff4_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y60     D_buff4_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y60     D_buff4_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y60     D_buff4_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y60     D_buff4_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y60     D_buff4_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y60     D_buff4_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X56Y54     L_reg/D_registers_q_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X56Y54     L_reg/D_registers_q_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y60     D_buff4_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y60     D_buff4_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y60     D_buff4_q_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y60     D_buff4_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y60     D_buff4_q_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y60     D_buff4_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y60     D_buff4_q_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y60     D_buff4_q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X56Y54     L_reg/D_registers_q_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X56Y54     L_reg/D_registers_q_reg[0][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_10
  To Clock:  clkfbout_clk_10

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_10
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    slowclk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_10
  To Clock:  clk_0

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.674ns  (logic 0.642ns (11.314%)  route 5.032ns (88.686%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=157, routed)         4.332     6.475    bseg_driver/ctr/Q[0]
    SLICE_X42Y41         LUT5 (Prop_lut5_I0_O)        0.124     6.599 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.700     7.299    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X43Y41         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.446     4.851    bseg_driver/ctr/clk
    SLICE_X43Y41         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[10]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.674ns  (logic 0.642ns (11.314%)  route 5.032ns (88.686%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=157, routed)         4.332     6.475    bseg_driver/ctr/Q[0]
    SLICE_X42Y41         LUT5 (Prop_lut5_I0_O)        0.124     6.599 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.700     7.299    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X43Y41         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.446     4.851    bseg_driver/ctr/clk
    SLICE_X43Y41         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[11]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.674ns  (logic 0.642ns (11.314%)  route 5.032ns (88.686%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=157, routed)         4.332     6.475    bseg_driver/ctr/Q[0]
    SLICE_X42Y41         LUT5 (Prop_lut5_I0_O)        0.124     6.599 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.700     7.299    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X43Y41         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.446     4.851    bseg_driver/ctr/clk
    SLICE_X43Y41         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[8]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.674ns  (logic 0.642ns (11.314%)  route 5.032ns (88.686%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=157, routed)         4.332     6.475    bseg_driver/ctr/Q[0]
    SLICE_X42Y41         LUT5 (Prop_lut5_I0_O)        0.124     6.599 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.700     7.299    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X43Y41         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.446     4.851    bseg_driver/ctr/clk
    SLICE_X43Y41         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[9]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.540ns  (logic 0.642ns (11.589%)  route 4.898ns (88.411%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=157, routed)         4.332     6.475    bseg_driver/ctr/Q[0]
    SLICE_X42Y41         LUT5 (Prop_lut5_I0_O)        0.124     6.599 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.566     7.165    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X43Y43         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.447     4.852    bseg_driver/ctr/clk
    SLICE_X43Y43         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.540ns  (logic 0.642ns (11.589%)  route 4.898ns (88.411%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=157, routed)         4.332     6.475    bseg_driver/ctr/Q[0]
    SLICE_X42Y41         LUT5 (Prop_lut5_I0_O)        0.124     6.599 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.566     7.165    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X43Y43         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.447     4.852    bseg_driver/ctr/clk
    SLICE_X43Y43         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.527ns  (logic 0.642ns (11.616%)  route 4.885ns (88.384%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=157, routed)         4.332     6.475    bseg_driver/ctr/Q[0]
    SLICE_X42Y41         LUT5 (Prop_lut5_I0_O)        0.124     6.599 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.553     7.152    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X43Y42         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.446     4.851    bseg_driver/ctr/clk
    SLICE_X43Y42         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[12]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.527ns  (logic 0.642ns (11.616%)  route 4.885ns (88.384%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=157, routed)         4.332     6.475    bseg_driver/ctr/Q[0]
    SLICE_X42Y41         LUT5 (Prop_lut5_I0_O)        0.124     6.599 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.553     7.152    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X43Y42         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.446     4.851    bseg_driver/ctr/clk
    SLICE_X43Y42         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[13]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.527ns  (logic 0.642ns (11.616%)  route 4.885ns (88.384%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=157, routed)         4.332     6.475    bseg_driver/ctr/Q[0]
    SLICE_X42Y41         LUT5 (Prop_lut5_I0_O)        0.124     6.599 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.553     7.152    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X43Y42         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.446     4.851    bseg_driver/ctr/clk
    SLICE_X43Y42         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[14]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.527ns  (logic 0.642ns (11.616%)  route 4.885ns (88.384%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=157, routed)         4.332     6.475    bseg_driver/ctr/Q[0]
    SLICE_X42Y41         LUT5 (Prop_lut5_I0_O)        0.124     6.599 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.553     7.152    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X43Y42         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.446     4.851    bseg_driver/ctr/clk
    SLICE_X43Y42         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.784ns  (logic 0.209ns (11.714%)  route 1.575ns (88.286%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=157, routed)         1.419     2.174    aseg_driver/ctr/Q[0]
    SLICE_X41Y49         LUT5 (Prop_lut5_I0_O)        0.045     2.219 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.157     2.376    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X40Y48         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.834     2.024    aseg_driver/ctr/clk
    SLICE_X40Y48         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[4]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.784ns  (logic 0.209ns (11.714%)  route 1.575ns (88.286%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=157, routed)         1.419     2.174    aseg_driver/ctr/Q[0]
    SLICE_X41Y49         LUT5 (Prop_lut5_I0_O)        0.045     2.219 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.157     2.376    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X40Y48         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.834     2.024    aseg_driver/ctr/clk
    SLICE_X40Y48         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[5]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.784ns  (logic 0.209ns (11.714%)  route 1.575ns (88.286%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=157, routed)         1.419     2.174    aseg_driver/ctr/Q[0]
    SLICE_X41Y49         LUT5 (Prop_lut5_I0_O)        0.045     2.219 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.157     2.376    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X40Y48         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.834     2.024    aseg_driver/ctr/clk
    SLICE_X40Y48         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[6]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.784ns  (logic 0.209ns (11.714%)  route 1.575ns (88.286%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=157, routed)         1.419     2.174    aseg_driver/ctr/Q[0]
    SLICE_X41Y49         LUT5 (Prop_lut5_I0_O)        0.045     2.219 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.157     2.376    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X40Y48         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.834     2.024    aseg_driver/ctr/clk
    SLICE_X40Y48         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[7]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.827ns  (logic 0.209ns (11.442%)  route 1.618ns (88.558%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=157, routed)         1.419     2.174    aseg_driver/ctr/Q[0]
    SLICE_X41Y49         LUT5 (Prop_lut5_I0_O)        0.045     2.219 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.199     2.418    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X40Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.832     2.021    aseg_driver/ctr/clk
    SLICE_X40Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[12]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.827ns  (logic 0.209ns (11.442%)  route 1.618ns (88.558%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=157, routed)         1.419     2.174    aseg_driver/ctr/Q[0]
    SLICE_X41Y49         LUT5 (Prop_lut5_I0_O)        0.045     2.219 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.199     2.418    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X40Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.832     2.021    aseg_driver/ctr/clk
    SLICE_X40Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[13]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.827ns  (logic 0.209ns (11.442%)  route 1.618ns (88.558%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=157, routed)         1.419     2.174    aseg_driver/ctr/Q[0]
    SLICE_X41Y49         LUT5 (Prop_lut5_I0_O)        0.045     2.219 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.199     2.418    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X40Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.832     2.021    aseg_driver/ctr/clk
    SLICE_X40Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[14]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.827ns  (logic 0.209ns (11.442%)  route 1.618ns (88.558%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=157, routed)         1.419     2.174    aseg_driver/ctr/Q[0]
    SLICE_X41Y49         LUT5 (Prop_lut5_I0_O)        0.045     2.219 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.199     2.418    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X40Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.832     2.021    aseg_driver/ctr/clk
    SLICE_X40Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.838ns  (logic 0.209ns (11.371%)  route 1.629ns (88.629%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=157, routed)         1.419     2.174    aseg_driver/ctr/Q[0]
    SLICE_X41Y49         LUT5 (Prop_lut5_I0_O)        0.045     2.219 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.211     2.430    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X40Y47         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.834     2.024    aseg_driver/ctr/clk
    SLICE_X40Y47         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[0]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.838ns  (logic 0.209ns (11.371%)  route 1.629ns (88.629%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=157, routed)         1.419     2.174    aseg_driver/ctr/Q[0]
    SLICE_X41Y49         LUT5 (Prop_lut5_I0_O)        0.045     2.219 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.211     2.430    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X40Y47         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.834     2.024    aseg_driver/ctr/clk
    SLICE_X40Y47         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.525ns  (logic 5.074ns (40.511%)  route 7.451ns (59.489%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.555     5.139    aseg_driver/ctr/clk
    SLICE_X40Y51         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=15, routed)          1.026     6.621    aseg_driver/ctr/S[0]
    SLICE_X38Y53         LUT2 (Prop_lut2_I0_O)        0.153     6.774 r  aseg_driver/ctr/aseg_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           0.726     7.501    L_reg/aseg_OBUF[10]_inst_i_17_0[1]
    SLICE_X38Y53         LUT6 (Prop_lut6_I0_O)        0.331     7.832 r  L_reg/aseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.965     8.797    L_reg/aseg_OBUF[10]_inst_i_37_n_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I5_O)        0.124     8.921 r  L_reg/aseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.819     9.740    L_reg/aseg_OBUF[10]_inst_i_17_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I5_O)        0.124     9.864 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.175    11.039    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X44Y48         LUT4 (Prop_lut4_I2_O)        0.154    11.193 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.738    13.932    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.732    17.664 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    17.664    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.093ns  (logic 5.070ns (41.924%)  route 7.023ns (58.076%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.555     5.139    aseg_driver/ctr/clk
    SLICE_X40Y51         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=15, routed)          1.026     6.621    aseg_driver/ctr/S[0]
    SLICE_X38Y53         LUT2 (Prop_lut2_I0_O)        0.153     6.774 r  aseg_driver/ctr/aseg_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           0.726     7.501    L_reg/aseg_OBUF[10]_inst_i_17_0[1]
    SLICE_X38Y53         LUT6 (Prop_lut6_I0_O)        0.331     7.832 r  L_reg/aseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.965     8.797    L_reg/aseg_OBUF[10]_inst_i_37_n_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I5_O)        0.124     8.921 r  L_reg/aseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.819     9.740    L_reg/aseg_OBUF[10]_inst_i_17_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I5_O)        0.124     9.864 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.755    10.619    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X44Y48         LUT4 (Prop_lut4_I1_O)        0.150    10.769 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.731    13.500    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         3.732    17.232 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.232    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.925ns  (logic 4.806ns (40.304%)  route 7.119ns (59.696%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.555     5.139    aseg_driver/ctr/clk
    SLICE_X40Y51         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=15, routed)          1.026     6.621    aseg_driver/ctr/S[0]
    SLICE_X38Y53         LUT2 (Prop_lut2_I0_O)        0.153     6.774 r  aseg_driver/ctr/aseg_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           0.726     7.501    L_reg/aseg_OBUF[10]_inst_i_17_0[1]
    SLICE_X38Y53         LUT6 (Prop_lut6_I0_O)        0.331     7.832 r  L_reg/aseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.965     8.797    L_reg/aseg_OBUF[10]_inst_i_37_n_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I5_O)        0.124     8.921 r  L_reg/aseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.819     9.740    L_reg/aseg_OBUF[10]_inst_i_17_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I5_O)        0.124     9.864 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.175    11.039    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X44Y48         LUT4 (Prop_lut4_I0_O)        0.124    11.163 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.407    13.570    aseg_OBUF[6]
    L5                   OBUF (Prop_obuf_I_O)         3.494    17.064 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.064    aseg[6]
    L5                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.845ns  (logic 4.829ns (40.766%)  route 7.016ns (59.234%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.555     5.139    aseg_driver/ctr/clk
    SLICE_X40Y51         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=15, routed)          1.026     6.621    aseg_driver/ctr/S[0]
    SLICE_X38Y53         LUT2 (Prop_lut2_I0_O)        0.153     6.774 f  aseg_driver/ctr/aseg_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           0.726     7.501    L_reg/aseg_OBUF[10]_inst_i_17_0[1]
    SLICE_X38Y53         LUT6 (Prop_lut6_I0_O)        0.331     7.832 f  L_reg/aseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.965     8.797    L_reg/aseg_OBUF[10]_inst_i_37_n_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I5_O)        0.124     8.921 f  L_reg/aseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.819     9.740    L_reg/aseg_OBUF[10]_inst_i_17_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I5_O)        0.124     9.864 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.484    10.348    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X44Y48         LUT3 (Prop_lut3_I0_O)        0.124    10.472 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.996    13.467    aseg_OBUF[0]
    P5                   OBUF (Prop_obuf_I_O)         3.517    16.984 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.984    aseg[0]
    P5                                                                r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.798ns  (logic 5.063ns (42.913%)  route 6.735ns (57.087%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.555     5.139    aseg_driver/ctr/clk
    SLICE_X40Y51         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=15, routed)          1.026     6.621    aseg_driver/ctr/S[0]
    SLICE_X38Y53         LUT2 (Prop_lut2_I0_O)        0.153     6.774 r  aseg_driver/ctr/aseg_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           0.726     7.501    L_reg/aseg_OBUF[10]_inst_i_17_0[1]
    SLICE_X38Y53         LUT6 (Prop_lut6_I0_O)        0.331     7.832 r  L_reg/aseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.965     8.797    L_reg/aseg_OBUF[10]_inst_i_37_n_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I5_O)        0.124     8.921 r  L_reg/aseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.819     9.740    L_reg/aseg_OBUF[10]_inst_i_17_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I5_O)        0.124     9.864 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.766    10.631    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X44Y48         LUT4 (Prop_lut4_I2_O)        0.150    10.781 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.432    13.212    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.725    16.937 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.937    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.741ns  (logic 4.819ns (41.042%)  route 6.922ns (58.958%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.555     5.139    aseg_driver/ctr/clk
    SLICE_X40Y51         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=15, routed)          1.026     6.621    aseg_driver/ctr/S[0]
    SLICE_X38Y53         LUT2 (Prop_lut2_I0_O)        0.153     6.774 r  aseg_driver/ctr/aseg_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           0.726     7.501    L_reg/aseg_OBUF[10]_inst_i_17_0[1]
    SLICE_X38Y53         LUT6 (Prop_lut6_I0_O)        0.331     7.832 r  L_reg/aseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.965     8.797    L_reg/aseg_OBUF[10]_inst_i_37_n_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I5_O)        0.124     8.921 r  L_reg/aseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.819     9.740    L_reg/aseg_OBUF[10]_inst_i_17_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I5_O)        0.124     9.864 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.755    10.619    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X44Y48         LUT4 (Prop_lut4_I1_O)        0.124    10.743 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.630    13.373    aseg_OBUF[1]
    M5                   OBUF (Prop_obuf_I_O)         3.507    16.880 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.880    aseg[1]
    M5                                                                r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.703ns  (logic 4.834ns (41.304%)  route 6.869ns (58.696%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.555     5.139    aseg_driver/ctr/clk
    SLICE_X40Y51         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=15, routed)          1.026     6.621    aseg_driver/ctr/S[0]
    SLICE_X38Y53         LUT2 (Prop_lut2_I0_O)        0.153     6.774 r  aseg_driver/ctr/aseg_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           0.726     7.501    L_reg/aseg_OBUF[10]_inst_i_17_0[1]
    SLICE_X38Y53         LUT6 (Prop_lut6_I0_O)        0.331     7.832 r  L_reg/aseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.965     8.797    L_reg/aseg_OBUF[10]_inst_i_37_n_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I5_O)        0.124     8.921 r  L_reg/aseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.819     9.740    L_reg/aseg_OBUF[10]_inst_i_17_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I5_O)        0.124     9.864 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.766    10.631    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X44Y48         LUT4 (Prop_lut4_I2_O)        0.124    10.755 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.566    13.320    aseg_OBUF[10]
    N2                   OBUF (Prop_obuf_I_O)         3.522    16.842 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    16.842    aseg[10]
    N2                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.675ns  (logic 4.726ns (40.481%)  route 6.949ns (59.519%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.566     5.150    bseg_driver/ctr/clk
    SLICE_X43Y43         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=10, routed)          1.134     6.740    bseg_driver/ctr/S[1]
    SLICE_X41Y40         LUT2 (Prop_lut2_I1_O)        0.152     6.892 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           0.773     7.664    L_reg/bseg_OBUF[10]_inst_i_6_0[1]
    SLICE_X38Y38         LUT6 (Prop_lut6_I3_O)        0.326     7.990 f  L_reg/bseg_OBUF[10]_inst_i_26/O
                         net (fo=1, routed)           0.957     8.948    L_reg/bseg_OBUF[10]_inst_i_26_n_0
    SLICE_X40Y40         LUT6 (Prop_lut6_I5_O)        0.124     9.072 r  L_reg/bseg_OBUF[10]_inst_i_6/O
                         net (fo=7, routed)           1.367    10.439    L_reg/bseg_OBUF[10]_inst_i_6_n_0
    SLICE_X44Y39         LUT6 (Prop_lut6_I0_O)        0.124    10.563 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.719    13.281    bseg_OBUF[6]
    T3                   OBUF (Prop_obuf_I_O)         3.544    16.825 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.825    bseg[6]
    T3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.650ns  (logic 4.727ns (40.573%)  route 6.923ns (59.427%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.570     5.154    timerseg_driver/ctr/clk
    SLICE_X48Y44         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=10, routed)          0.903     6.513    timerseg_driver/ctr/S[0]
    SLICE_X54Y44         LUT2 (Prop_lut2_I0_O)        0.148     6.661 f  timerseg_driver/ctr/timerseg_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           0.653     7.314    L_reg/timerseg_OBUF[9]_inst_i_1_1[2]
    SLICE_X53Y44         LUT6 (Prop_lut6_I0_O)        0.328     7.642 f  L_reg/timerseg_OBUF[10]_inst_i_23/O
                         net (fo=1, routed)           1.106     8.748    L_reg/timerseg_OBUF[10]_inst_i_23_n_0
    SLICE_X55Y44         LUT6 (Prop_lut6_I3_O)        0.124     8.872 f  L_reg/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=7, routed)           0.880     9.752    L_reg/timerseg_OBUF[10]_inst_i_6_n_0
    SLICE_X56Y45         LUT5 (Prop_lut5_I0_O)        0.124     9.876 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.382    13.258    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    16.805 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.805    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.531ns  (logic 4.727ns (40.996%)  route 6.803ns (59.004%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.566     5.150    bseg_driver/ctr/clk
    SLICE_X43Y43         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=10, routed)          1.134     6.740    bseg_driver/ctr/S[1]
    SLICE_X41Y40         LUT2 (Prop_lut2_I1_O)        0.152     6.892 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           0.773     7.664    L_reg/bseg_OBUF[10]_inst_i_6_0[1]
    SLICE_X38Y38         LUT6 (Prop_lut6_I3_O)        0.326     7.990 f  L_reg/bseg_OBUF[10]_inst_i_26/O
                         net (fo=1, routed)           0.957     8.948    L_reg/bseg_OBUF[10]_inst_i_26_n_0
    SLICE_X40Y40         LUT6 (Prop_lut6_I5_O)        0.124     9.072 r  L_reg/bseg_OBUF[10]_inst_i_6/O
                         net (fo=7, routed)           1.374    10.446    L_reg/bseg_OBUF[10]_inst_i_6_n_0
    SLICE_X44Y39         LUT6 (Prop_lut6_I3_O)        0.124    10.570 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.566    13.136    bseg_OBUF[1]
    R3                   OBUF (Prop_obuf_I_O)         3.545    16.681 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.681    bseg[1]
    R3                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.495ns  (logic 1.496ns (59.971%)  route 0.999ns (40.029%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.563     1.507    bseg_driver/ctr/clk
    SLICE_X43Y43         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=10, routed)          0.293     1.941    bseg_driver/ctr/S[0]
    SLICE_X41Y40         LUT2 (Prop_lut2_I0_O)        0.046     1.987 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           0.705     2.692    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.309     4.002 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.002    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.533ns  (logic 1.503ns (59.346%)  route 1.030ns (40.654%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.563     1.507    bseg_driver/ctr/clk
    SLICE_X43Y43         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=10, routed)          0.158     1.806    bseg_driver/ctr/S[1]
    SLICE_X41Y43         LUT2 (Prop_lut2_I0_O)        0.049     1.855 r  bseg_driver/ctr/bseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.871     2.726    bseg_OBUF[8]
    R1                   OBUF (Prop_obuf_I_O)         1.313     4.040 r  bseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.040    bseg[8]
    R1                                                                r  bseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.568ns  (logic 1.468ns (57.177%)  route 1.100ns (42.823%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.562     1.506    aseg_driver/ctr/clk
    SLICE_X40Y51         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.141     1.647 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=15, routed)          0.316     1.963    aseg_driver/ctr/S[0]
    SLICE_X42Y49         LUT2 (Prop_lut2_I1_O)        0.046     2.009 r  aseg_driver/ctr/aseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.783     2.792    aseg_OBUF[8]
    M4                   OBUF (Prop_obuf_I_O)         1.281     4.073 r  aseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.073    aseg[8]
    M4                                                                r  aseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.600ns  (logic 1.427ns (54.875%)  route 1.173ns (45.125%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.562     1.506    aseg_driver/ctr/clk
    SLICE_X40Y51         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=15, routed)          0.202     1.849    aseg_driver/ctr/S[1]
    SLICE_X42Y50         LUT6 (Prop_lut6_I3_O)        0.045     1.894 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.238     2.132    L_reg/aseg[1]
    SLICE_X44Y48         LUT4 (Prop_lut4_I3_O)        0.045     2.177 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.733     2.910    aseg_OBUF[6]
    L5                   OBUF (Prop_obuf_I_O)         1.196     4.105 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.105    aseg[6]
    L5                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.612ns  (logic 1.393ns (53.319%)  route 1.219ns (46.681%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.562     1.506    aseg_driver/ctr/clk
    SLICE_X40Y51         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=15, routed)          0.316     1.963    aseg_driver/ctr/S[0]
    SLICE_X42Y49         LUT2 (Prop_lut2_I0_O)        0.045     2.008 r  aseg_driver/ctr/aseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.903     2.911    aseg_OBUF[7]
    N4                   OBUF (Prop_obuf_I_O)         1.207     4.118 r  aseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.118    aseg[7]
    N4                                                                r  aseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.625ns  (logic 1.466ns (55.851%)  route 1.159ns (44.149%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.563     1.507    bseg_driver/ctr/clk
    SLICE_X43Y43         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=10, routed)          0.241     1.889    L_reg/M_ctr_value_0[0]
    SLICE_X41Y40         LUT6 (Prop_lut6_I4_O)        0.045     1.934 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.157     2.091    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I0_O)        0.045     2.136 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.760     2.896    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         1.235     4.131 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.131    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.661ns  (logic 1.470ns (55.261%)  route 1.190ns (44.739%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.563     1.507    bseg_driver/ctr/clk
    SLICE_X43Y43         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=10, routed)          0.241     1.889    L_reg/M_ctr_value_0[0]
    SLICE_X41Y40         LUT6 (Prop_lut6_I4_O)        0.045     1.934 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.156     2.090    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I0_O)        0.045     2.135 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.793     2.928    bseg_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         1.239     4.167 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.167    bseg[4]
    M2                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.709ns  (logic 1.527ns (56.362%)  route 1.182ns (43.638%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.563     1.507    bseg_driver/ctr/clk
    SLICE_X43Y43         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=10, routed)          0.157     1.805    bseg_driver/ctr/S[1]
    SLICE_X41Y43         LUT2 (Prop_lut2_I1_O)        0.048     1.853 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=2, routed)           1.025     2.878    bseg_OBUF[11]
    P13                  OBUF (Prop_obuf_I_O)         1.338     4.216 r  bseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.216    bseg[11]
    P13                                                               r  bseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.742ns  (logic 1.464ns (53.401%)  route 1.278ns (46.599%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.563     1.507    bseg_driver/ctr/clk
    SLICE_X43Y43         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=10, routed)          0.241     1.889    L_reg/M_ctr_value_0[0]
    SLICE_X41Y40         LUT6 (Prop_lut6_I4_O)        0.045     1.934 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.244     2.178    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I3_O)        0.045     2.223 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.792     3.015    bseg_OBUF[10]
    M1                   OBUF (Prop_obuf_I_O)         1.233     4.248 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.248    bseg[10]
    M1                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.742ns  (logic 1.468ns (53.542%)  route 1.274ns (46.458%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.563     1.507    bseg_driver/ctr/clk
    SLICE_X43Y43         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=10, routed)          0.241     1.889    L_reg/M_ctr_value_0[0]
    SLICE_X41Y40         LUT6 (Prop_lut6_I4_O)        0.045     1.934 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.235     2.169    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I0_O)        0.045     2.214 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.798     3.012    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         1.237     4.249 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.249    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_10
  To Clock:  

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.299ns  (logic 10.424ns (31.304%)  route 22.875ns (68.696%))
  Logic Levels:           28  (CARRY4=7 LUT2=3 LUT4=2 LUT5=4 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.559     1.559    L_reg/clk_out1
    SLICE_X52Y54         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_fdre_C_Q)         0.518     2.077 r  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=17, routed)          1.963     4.040    L_reg/D_registers_q_reg[3][10]_0[7]
    SLICE_X44Y46         LUT5 (Prop_lut5_I1_O)        0.152     4.192 r  L_reg/L_7eb0b23c_remainder0__0_carry_i_18__0/O
                         net (fo=2, routed)           0.829     5.022    L_reg/L_7eb0b23c_remainder0__0_carry_i_18__0_n_0
    SLICE_X43Y46         LUT6 (Prop_lut6_I1_O)        0.326     5.348 f  L_reg/L_7eb0b23c_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.848     6.195    L_reg/L_7eb0b23c_remainder0__0_carry_i_12__0_n_0
    SLICE_X43Y45         LUT2 (Prop_lut2_I0_O)        0.124     6.319 f  L_reg/L_7eb0b23c_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           1.001     7.320    L_reg/L_7eb0b23c_remainder0__0_carry_i_14_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I3_O)        0.124     7.444 r  L_reg/L_7eb0b23c_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           0.975     8.419    L_reg/L_7eb0b23c_remainder0__0_carry_i_10__0_n_0
    SLICE_X42Y47         LUT2 (Prop_lut2_I1_O)        0.152     8.571 r  L_reg/L_7eb0b23c_remainder0__0_carry__1_i_2/O
                         net (fo=1, routed)           0.477     9.048    bseg_driver/decimal_renderer/i__carry__1_i_1__2[0]
    SLICE_X42Y46         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.803     9.851 r  bseg_driver/decimal_renderer/L_7eb0b23c_remainder0__0_carry__1/O[2]
                         net (fo=4, routed)           0.846    10.697    L_reg/L_7eb0b23c_remainder0_1[10]
    SLICE_X40Y45         LUT5 (Prop_lut5_I4_O)        0.301    10.998 r  L_reg/i__carry__0_i_21__1/O
                         net (fo=6, routed)           0.793    11.791    L_reg/i__carry__0_i_21__1_n_0
    SLICE_X38Y46         LUT4 (Prop_lut4_I3_O)        0.150    11.941 r  L_reg/i__carry_i_34/O
                         net (fo=8, routed)           1.134    13.075    L_reg/i__carry_i_34_n_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I0_O)        0.348    13.423 r  L_reg/i__carry_i_20__1/O
                         net (fo=3, routed)           0.669    14.093    L_reg/i__carry_i_20__1_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I0_O)        0.124    14.217 r  L_reg/i__carry_i_12__0/O
                         net (fo=4, routed)           0.938    15.155    L_reg/i__carry_i_12__0_n_0
    SLICE_X40Y43         LUT2 (Prop_lut2_I0_O)        0.150    15.305 r  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           1.421    16.726    L_reg/i__carry_i_13__1_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I4_O)        0.332    17.058 r  L_reg/i__carry_i_4__2/O
                         net (fo=1, routed)           0.000    17.058    bseg_driver/decimal_renderer/i__carry_i_14__1_0[3]
    SLICE_X39Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.459 r  bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    17.459    bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.681 r  bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.800    18.481    L_reg/L_7eb0b23c_remainder0_inferred__1/i__carry__1_0[0]
    SLICE_X38Y42         LUT6 (Prop_lut6_I5_O)        0.299    18.780 f  L_reg/i__carry_i_18__1/O
                         net (fo=16, routed)          0.862    19.642    L_reg/i__carry_i_18__1_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I5_O)        0.124    19.766 r  L_reg/i__carry_i_33/O
                         net (fo=9, routed)           1.183    20.949    L_reg/i__carry_i_33_n_0
    SLICE_X36Y39         LUT5 (Prop_lut5_I0_O)        0.152    21.101 r  L_reg/i__carry_i_22__0/O
                         net (fo=3, routed)           0.887    21.987    L_reg/i__carry_i_22__0_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.326    22.313 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.407    22.720    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18[0]
    SLICE_X37Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.227 r  bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.227    bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.341 r  bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.341    bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.455 r  bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.455    bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.677 r  bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.574    24.251    bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X36Y40         LUT6 (Prop_lut6_I3_O)        0.299    24.550 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_31/O
                         net (fo=2, routed)           0.809    25.359    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_31_n_0
    SLICE_X39Y40         LUT5 (Prop_lut5_I4_O)        0.124    25.483 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.958    26.441    L_reg/bseg_OBUF[10]_inst_i_5_0
    SLICE_X40Y39         LUT4 (Prop_lut4_I2_O)        0.124    26.565 r  L_reg/bseg_OBUF[10]_inst_i_23/O
                         net (fo=1, routed)           0.416    26.981    L_reg/bseg_OBUF[10]_inst_i_23_n_0
    SLICE_X40Y40         LUT6 (Prop_lut6_I1_O)        0.124    27.105 r  L_reg/bseg_OBUF[10]_inst_i_6/O
                         net (fo=7, routed)           1.367    28.472    L_reg/bseg_OBUF[10]_inst_i_6_n_0
    SLICE_X44Y39         LUT6 (Prop_lut6_I0_O)        0.124    28.596 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.719    31.314    bseg_OBUF[6]
    T3                   OBUF (Prop_obuf_I_O)         3.544    34.858 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    34.858    bseg[6]
    T3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.155ns  (logic 10.425ns (31.443%)  route 22.730ns (68.557%))
  Logic Levels:           28  (CARRY4=7 LUT2=3 LUT4=2 LUT5=4 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.559     1.559    L_reg/clk_out1
    SLICE_X52Y54         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_fdre_C_Q)         0.518     2.077 r  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=17, routed)          1.963     4.040    L_reg/D_registers_q_reg[3][10]_0[7]
    SLICE_X44Y46         LUT5 (Prop_lut5_I1_O)        0.152     4.192 r  L_reg/L_7eb0b23c_remainder0__0_carry_i_18__0/O
                         net (fo=2, routed)           0.829     5.022    L_reg/L_7eb0b23c_remainder0__0_carry_i_18__0_n_0
    SLICE_X43Y46         LUT6 (Prop_lut6_I1_O)        0.326     5.348 f  L_reg/L_7eb0b23c_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.848     6.195    L_reg/L_7eb0b23c_remainder0__0_carry_i_12__0_n_0
    SLICE_X43Y45         LUT2 (Prop_lut2_I0_O)        0.124     6.319 f  L_reg/L_7eb0b23c_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           1.001     7.320    L_reg/L_7eb0b23c_remainder0__0_carry_i_14_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I3_O)        0.124     7.444 r  L_reg/L_7eb0b23c_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           0.975     8.419    L_reg/L_7eb0b23c_remainder0__0_carry_i_10__0_n_0
    SLICE_X42Y47         LUT2 (Prop_lut2_I1_O)        0.152     8.571 r  L_reg/L_7eb0b23c_remainder0__0_carry__1_i_2/O
                         net (fo=1, routed)           0.477     9.048    bseg_driver/decimal_renderer/i__carry__1_i_1__2[0]
    SLICE_X42Y46         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.803     9.851 r  bseg_driver/decimal_renderer/L_7eb0b23c_remainder0__0_carry__1/O[2]
                         net (fo=4, routed)           0.846    10.697    L_reg/L_7eb0b23c_remainder0_1[10]
    SLICE_X40Y45         LUT5 (Prop_lut5_I4_O)        0.301    10.998 r  L_reg/i__carry__0_i_21__1/O
                         net (fo=6, routed)           0.793    11.791    L_reg/i__carry__0_i_21__1_n_0
    SLICE_X38Y46         LUT4 (Prop_lut4_I3_O)        0.150    11.941 r  L_reg/i__carry_i_34/O
                         net (fo=8, routed)           1.134    13.075    L_reg/i__carry_i_34_n_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I0_O)        0.348    13.423 r  L_reg/i__carry_i_20__1/O
                         net (fo=3, routed)           0.669    14.093    L_reg/i__carry_i_20__1_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I0_O)        0.124    14.217 r  L_reg/i__carry_i_12__0/O
                         net (fo=4, routed)           0.938    15.155    L_reg/i__carry_i_12__0_n_0
    SLICE_X40Y43         LUT2 (Prop_lut2_I0_O)        0.150    15.305 r  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           1.421    16.726    L_reg/i__carry_i_13__1_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I4_O)        0.332    17.058 r  L_reg/i__carry_i_4__2/O
                         net (fo=1, routed)           0.000    17.058    bseg_driver/decimal_renderer/i__carry_i_14__1_0[3]
    SLICE_X39Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.459 r  bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    17.459    bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.681 r  bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.800    18.481    L_reg/L_7eb0b23c_remainder0_inferred__1/i__carry__1_0[0]
    SLICE_X38Y42         LUT6 (Prop_lut6_I5_O)        0.299    18.780 f  L_reg/i__carry_i_18__1/O
                         net (fo=16, routed)          0.862    19.642    L_reg/i__carry_i_18__1_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I5_O)        0.124    19.766 r  L_reg/i__carry_i_33/O
                         net (fo=9, routed)           1.183    20.949    L_reg/i__carry_i_33_n_0
    SLICE_X36Y39         LUT5 (Prop_lut5_I0_O)        0.152    21.101 r  L_reg/i__carry_i_22__0/O
                         net (fo=3, routed)           0.887    21.987    L_reg/i__carry_i_22__0_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.326    22.313 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.407    22.720    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18[0]
    SLICE_X37Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.227 r  bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.227    bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.341 r  bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.341    bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.455 r  bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.455    bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.677 r  bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.574    24.251    bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X36Y40         LUT6 (Prop_lut6_I3_O)        0.299    24.550 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_31/O
                         net (fo=2, routed)           0.809    25.359    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_31_n_0
    SLICE_X39Y40         LUT5 (Prop_lut5_I4_O)        0.124    25.483 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.958    26.441    L_reg/bseg_OBUF[10]_inst_i_5_0
    SLICE_X40Y39         LUT4 (Prop_lut4_I2_O)        0.124    26.565 r  L_reg/bseg_OBUF[10]_inst_i_23/O
                         net (fo=1, routed)           0.416    26.981    L_reg/bseg_OBUF[10]_inst_i_23_n_0
    SLICE_X40Y40         LUT6 (Prop_lut6_I1_O)        0.124    27.105 r  L_reg/bseg_OBUF[10]_inst_i_6/O
                         net (fo=7, routed)           1.374    28.479    L_reg/bseg_OBUF[10]_inst_i_6_n_0
    SLICE_X44Y39         LUT6 (Prop_lut6_I3_O)        0.124    28.603 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.566    31.169    bseg_OBUF[1]
    R3                   OBUF (Prop_obuf_I_O)         3.545    34.714 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    34.714    bseg[1]
    R3                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.877ns  (logic 10.416ns (31.683%)  route 22.461ns (68.317%))
  Logic Levels:           28  (CARRY4=7 LUT2=3 LUT4=2 LUT5=4 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.559     1.559    L_reg/clk_out1
    SLICE_X52Y54         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_fdre_C_Q)         0.518     2.077 r  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=17, routed)          1.963     4.040    L_reg/D_registers_q_reg[3][10]_0[7]
    SLICE_X44Y46         LUT5 (Prop_lut5_I1_O)        0.152     4.192 r  L_reg/L_7eb0b23c_remainder0__0_carry_i_18__0/O
                         net (fo=2, routed)           0.829     5.022    L_reg/L_7eb0b23c_remainder0__0_carry_i_18__0_n_0
    SLICE_X43Y46         LUT6 (Prop_lut6_I1_O)        0.326     5.348 f  L_reg/L_7eb0b23c_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.848     6.195    L_reg/L_7eb0b23c_remainder0__0_carry_i_12__0_n_0
    SLICE_X43Y45         LUT2 (Prop_lut2_I0_O)        0.124     6.319 f  L_reg/L_7eb0b23c_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           1.001     7.320    L_reg/L_7eb0b23c_remainder0__0_carry_i_14_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I3_O)        0.124     7.444 r  L_reg/L_7eb0b23c_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           0.975     8.419    L_reg/L_7eb0b23c_remainder0__0_carry_i_10__0_n_0
    SLICE_X42Y47         LUT2 (Prop_lut2_I1_O)        0.152     8.571 r  L_reg/L_7eb0b23c_remainder0__0_carry__1_i_2/O
                         net (fo=1, routed)           0.477     9.048    bseg_driver/decimal_renderer/i__carry__1_i_1__2[0]
    SLICE_X42Y46         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.803     9.851 r  bseg_driver/decimal_renderer/L_7eb0b23c_remainder0__0_carry__1/O[2]
                         net (fo=4, routed)           0.846    10.697    L_reg/L_7eb0b23c_remainder0_1[10]
    SLICE_X40Y45         LUT5 (Prop_lut5_I4_O)        0.301    10.998 r  L_reg/i__carry__0_i_21__1/O
                         net (fo=6, routed)           0.793    11.791    L_reg/i__carry__0_i_21__1_n_0
    SLICE_X38Y46         LUT4 (Prop_lut4_I3_O)        0.150    11.941 r  L_reg/i__carry_i_34/O
                         net (fo=8, routed)           1.134    13.075    L_reg/i__carry_i_34_n_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I0_O)        0.348    13.423 r  L_reg/i__carry_i_20__1/O
                         net (fo=3, routed)           0.669    14.093    L_reg/i__carry_i_20__1_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I0_O)        0.124    14.217 r  L_reg/i__carry_i_12__0/O
                         net (fo=4, routed)           0.938    15.155    L_reg/i__carry_i_12__0_n_0
    SLICE_X40Y43         LUT2 (Prop_lut2_I0_O)        0.150    15.305 r  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           1.421    16.726    L_reg/i__carry_i_13__1_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I4_O)        0.332    17.058 r  L_reg/i__carry_i_4__2/O
                         net (fo=1, routed)           0.000    17.058    bseg_driver/decimal_renderer/i__carry_i_14__1_0[3]
    SLICE_X39Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.459 r  bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    17.459    bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.681 r  bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.800    18.481    L_reg/L_7eb0b23c_remainder0_inferred__1/i__carry__1_0[0]
    SLICE_X38Y42         LUT6 (Prop_lut6_I5_O)        0.299    18.780 f  L_reg/i__carry_i_18__1/O
                         net (fo=16, routed)          0.862    19.642    L_reg/i__carry_i_18__1_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I5_O)        0.124    19.766 r  L_reg/i__carry_i_33/O
                         net (fo=9, routed)           1.183    20.949    L_reg/i__carry_i_33_n_0
    SLICE_X36Y39         LUT5 (Prop_lut5_I0_O)        0.152    21.101 r  L_reg/i__carry_i_22__0/O
                         net (fo=3, routed)           0.887    21.987    L_reg/i__carry_i_22__0_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.326    22.313 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.407    22.720    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18[0]
    SLICE_X37Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.227 r  bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.227    bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.341 r  bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.341    bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.455 r  bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.455    bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.677 r  bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.574    24.251    bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X36Y40         LUT6 (Prop_lut6_I3_O)        0.299    24.550 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_31/O
                         net (fo=2, routed)           0.809    25.359    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_31_n_0
    SLICE_X39Y40         LUT5 (Prop_lut5_I4_O)        0.124    25.483 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.958    26.441    L_reg/bseg_OBUF[10]_inst_i_5_0
    SLICE_X40Y39         LUT4 (Prop_lut4_I2_O)        0.124    26.565 r  L_reg/bseg_OBUF[10]_inst_i_23/O
                         net (fo=1, routed)           0.416    26.981    L_reg/bseg_OBUF[10]_inst_i_23_n_0
    SLICE_X40Y40         LUT6 (Prop_lut6_I1_O)        0.124    27.105 r  L_reg/bseg_OBUF[10]_inst_i_6/O
                         net (fo=7, routed)           1.029    28.134    L_reg/bseg_OBUF[10]_inst_i_6_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I1_O)        0.124    28.258 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.642    30.900    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.536    34.436 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    34.436    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.869ns  (logic 10.424ns (31.712%)  route 22.446ns (68.288%))
  Logic Levels:           28  (CARRY4=7 LUT2=3 LUT4=2 LUT5=5 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.559     1.559    L_reg/clk_out1
    SLICE_X52Y54         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_fdre_C_Q)         0.518     2.077 r  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=17, routed)          1.963     4.040    L_reg/D_registers_q_reg[3][10]_0[7]
    SLICE_X44Y46         LUT5 (Prop_lut5_I1_O)        0.152     4.192 r  L_reg/L_7eb0b23c_remainder0__0_carry_i_18__0/O
                         net (fo=2, routed)           0.829     5.022    L_reg/L_7eb0b23c_remainder0__0_carry_i_18__0_n_0
    SLICE_X43Y46         LUT6 (Prop_lut6_I1_O)        0.326     5.348 f  L_reg/L_7eb0b23c_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.848     6.195    L_reg/L_7eb0b23c_remainder0__0_carry_i_12__0_n_0
    SLICE_X43Y45         LUT2 (Prop_lut2_I0_O)        0.124     6.319 f  L_reg/L_7eb0b23c_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           1.001     7.320    L_reg/L_7eb0b23c_remainder0__0_carry_i_14_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I3_O)        0.124     7.444 r  L_reg/L_7eb0b23c_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           0.975     8.419    L_reg/L_7eb0b23c_remainder0__0_carry_i_10__0_n_0
    SLICE_X42Y47         LUT2 (Prop_lut2_I1_O)        0.152     8.571 r  L_reg/L_7eb0b23c_remainder0__0_carry__1_i_2/O
                         net (fo=1, routed)           0.477     9.048    bseg_driver/decimal_renderer/i__carry__1_i_1__2[0]
    SLICE_X42Y46         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.803     9.851 r  bseg_driver/decimal_renderer/L_7eb0b23c_remainder0__0_carry__1/O[2]
                         net (fo=4, routed)           0.846    10.697    L_reg/L_7eb0b23c_remainder0_1[10]
    SLICE_X40Y45         LUT5 (Prop_lut5_I4_O)        0.301    10.998 r  L_reg/i__carry__0_i_21__1/O
                         net (fo=6, routed)           0.793    11.791    L_reg/i__carry__0_i_21__1_n_0
    SLICE_X38Y46         LUT4 (Prop_lut4_I3_O)        0.150    11.941 r  L_reg/i__carry_i_34/O
                         net (fo=8, routed)           1.134    13.075    L_reg/i__carry_i_34_n_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I0_O)        0.348    13.423 r  L_reg/i__carry_i_20__1/O
                         net (fo=3, routed)           0.669    14.093    L_reg/i__carry_i_20__1_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I0_O)        0.124    14.217 r  L_reg/i__carry_i_12__0/O
                         net (fo=4, routed)           0.938    15.155    L_reg/i__carry_i_12__0_n_0
    SLICE_X40Y43         LUT2 (Prop_lut2_I0_O)        0.150    15.305 r  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           1.421    16.726    L_reg/i__carry_i_13__1_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I4_O)        0.332    17.058 r  L_reg/i__carry_i_4__2/O
                         net (fo=1, routed)           0.000    17.058    bseg_driver/decimal_renderer/i__carry_i_14__1_0[3]
    SLICE_X39Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.459 r  bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    17.459    bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.681 r  bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.800    18.481    L_reg/L_7eb0b23c_remainder0_inferred__1/i__carry__1_0[0]
    SLICE_X38Y42         LUT6 (Prop_lut6_I5_O)        0.299    18.780 f  L_reg/i__carry_i_18__1/O
                         net (fo=16, routed)          0.862    19.642    L_reg/i__carry_i_18__1_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I5_O)        0.124    19.766 r  L_reg/i__carry_i_33/O
                         net (fo=9, routed)           1.183    20.949    L_reg/i__carry_i_33_n_0
    SLICE_X36Y39         LUT5 (Prop_lut5_I0_O)        0.152    21.101 r  L_reg/i__carry_i_22__0/O
                         net (fo=3, routed)           0.887    21.987    L_reg/i__carry_i_22__0_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.326    22.313 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.407    22.720    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18[0]
    SLICE_X37Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.227 r  bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.227    bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.341 r  bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.341    bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.455 r  bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.455    bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.677 f  bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.574    24.251    bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X36Y40         LUT6 (Prop_lut6_I3_O)        0.299    24.550 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_31/O
                         net (fo=2, routed)           0.809    25.359    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_31_n_0
    SLICE_X39Y40         LUT5 (Prop_lut5_I4_O)        0.124    25.483 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.958    26.441    L_reg/bseg_OBUF[10]_inst_i_5_0
    SLICE_X40Y39         LUT4 (Prop_lut4_I2_O)        0.124    26.565 f  L_reg/bseg_OBUF[10]_inst_i_23/O
                         net (fo=1, routed)           0.416    26.981    L_reg/bseg_OBUF[10]_inst_i_23_n_0
    SLICE_X40Y40         LUT6 (Prop_lut6_I1_O)        0.124    27.105 f  L_reg/bseg_OBUF[10]_inst_i_6/O
                         net (fo=7, routed)           0.936    28.041    L_reg/bseg_OBUF[10]_inst_i_6_n_0
    SLICE_X44Y39         LUT5 (Prop_lut5_I0_O)        0.124    28.165 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.719    30.885    bseg_OBUF[0]
    T4                   OBUF (Prop_obuf_I_O)         3.544    34.428 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    34.428    bseg[0]
    T4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.789ns  (logic 10.412ns (31.755%)  route 22.377ns (68.245%))
  Logic Levels:           28  (CARRY4=7 LUT2=3 LUT4=2 LUT5=4 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.559     1.559    L_reg/clk_out1
    SLICE_X52Y54         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_fdre_C_Q)         0.518     2.077 r  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=17, routed)          1.963     4.040    L_reg/D_registers_q_reg[3][10]_0[7]
    SLICE_X44Y46         LUT5 (Prop_lut5_I1_O)        0.152     4.192 r  L_reg/L_7eb0b23c_remainder0__0_carry_i_18__0/O
                         net (fo=2, routed)           0.829     5.022    L_reg/L_7eb0b23c_remainder0__0_carry_i_18__0_n_0
    SLICE_X43Y46         LUT6 (Prop_lut6_I1_O)        0.326     5.348 f  L_reg/L_7eb0b23c_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.848     6.195    L_reg/L_7eb0b23c_remainder0__0_carry_i_12__0_n_0
    SLICE_X43Y45         LUT2 (Prop_lut2_I0_O)        0.124     6.319 f  L_reg/L_7eb0b23c_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           1.001     7.320    L_reg/L_7eb0b23c_remainder0__0_carry_i_14_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I3_O)        0.124     7.444 r  L_reg/L_7eb0b23c_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           0.975     8.419    L_reg/L_7eb0b23c_remainder0__0_carry_i_10__0_n_0
    SLICE_X42Y47         LUT2 (Prop_lut2_I1_O)        0.152     8.571 r  L_reg/L_7eb0b23c_remainder0__0_carry__1_i_2/O
                         net (fo=1, routed)           0.477     9.048    bseg_driver/decimal_renderer/i__carry__1_i_1__2[0]
    SLICE_X42Y46         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.803     9.851 r  bseg_driver/decimal_renderer/L_7eb0b23c_remainder0__0_carry__1/O[2]
                         net (fo=4, routed)           0.846    10.697    L_reg/L_7eb0b23c_remainder0_1[10]
    SLICE_X40Y45         LUT5 (Prop_lut5_I4_O)        0.301    10.998 r  L_reg/i__carry__0_i_21__1/O
                         net (fo=6, routed)           0.793    11.791    L_reg/i__carry__0_i_21__1_n_0
    SLICE_X38Y46         LUT4 (Prop_lut4_I3_O)        0.150    11.941 r  L_reg/i__carry_i_34/O
                         net (fo=8, routed)           1.134    13.075    L_reg/i__carry_i_34_n_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I0_O)        0.348    13.423 r  L_reg/i__carry_i_20__1/O
                         net (fo=3, routed)           0.669    14.093    L_reg/i__carry_i_20__1_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I0_O)        0.124    14.217 r  L_reg/i__carry_i_12__0/O
                         net (fo=4, routed)           0.938    15.155    L_reg/i__carry_i_12__0_n_0
    SLICE_X40Y43         LUT2 (Prop_lut2_I0_O)        0.150    15.305 r  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           1.421    16.726    L_reg/i__carry_i_13__1_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I4_O)        0.332    17.058 r  L_reg/i__carry_i_4__2/O
                         net (fo=1, routed)           0.000    17.058    bseg_driver/decimal_renderer/i__carry_i_14__1_0[3]
    SLICE_X39Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.459 r  bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    17.459    bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.681 r  bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.800    18.481    L_reg/L_7eb0b23c_remainder0_inferred__1/i__carry__1_0[0]
    SLICE_X38Y42         LUT6 (Prop_lut6_I5_O)        0.299    18.780 f  L_reg/i__carry_i_18__1/O
                         net (fo=16, routed)          0.862    19.642    L_reg/i__carry_i_18__1_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I5_O)        0.124    19.766 r  L_reg/i__carry_i_33/O
                         net (fo=9, routed)           1.183    20.949    L_reg/i__carry_i_33_n_0
    SLICE_X36Y39         LUT5 (Prop_lut5_I0_O)        0.152    21.101 r  L_reg/i__carry_i_22__0/O
                         net (fo=3, routed)           0.887    21.987    L_reg/i__carry_i_22__0_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.326    22.313 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.407    22.720    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18[0]
    SLICE_X37Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.227 r  bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.227    bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.341 r  bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.341    bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.455 r  bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.455    bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.677 r  bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.574    24.251    bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X36Y40         LUT6 (Prop_lut6_I3_O)        0.299    24.550 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_31/O
                         net (fo=2, routed)           0.809    25.359    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_31_n_0
    SLICE_X39Y40         LUT5 (Prop_lut5_I4_O)        0.124    25.483 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.958    26.441    L_reg/bseg_OBUF[10]_inst_i_5_0
    SLICE_X40Y39         LUT4 (Prop_lut4_I2_O)        0.124    26.565 r  L_reg/bseg_OBUF[10]_inst_i_23/O
                         net (fo=1, routed)           0.416    26.981    L_reg/bseg_OBUF[10]_inst_i_23_n_0
    SLICE_X40Y40         LUT6 (Prop_lut6_I1_O)        0.124    27.105 r  L_reg/bseg_OBUF[10]_inst_i_6/O
                         net (fo=7, routed)           1.027    28.131    L_reg/bseg_OBUF[10]_inst_i_6_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I4_O)        0.124    28.255 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.560    30.816    bseg_OBUF[10]
    M1                   OBUF (Prop_obuf_I_O)         3.532    34.348 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    34.348    bseg[10]
    M1                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.621ns  (logic 10.418ns (31.938%)  route 22.203ns (68.062%))
  Logic Levels:           28  (CARRY4=7 LUT2=3 LUT4=2 LUT5=4 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.559     1.559    L_reg/clk_out1
    SLICE_X52Y54         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_fdre_C_Q)         0.518     2.077 r  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=17, routed)          1.963     4.040    L_reg/D_registers_q_reg[3][10]_0[7]
    SLICE_X44Y46         LUT5 (Prop_lut5_I1_O)        0.152     4.192 r  L_reg/L_7eb0b23c_remainder0__0_carry_i_18__0/O
                         net (fo=2, routed)           0.829     5.022    L_reg/L_7eb0b23c_remainder0__0_carry_i_18__0_n_0
    SLICE_X43Y46         LUT6 (Prop_lut6_I1_O)        0.326     5.348 f  L_reg/L_7eb0b23c_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.848     6.195    L_reg/L_7eb0b23c_remainder0__0_carry_i_12__0_n_0
    SLICE_X43Y45         LUT2 (Prop_lut2_I0_O)        0.124     6.319 f  L_reg/L_7eb0b23c_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           1.001     7.320    L_reg/L_7eb0b23c_remainder0__0_carry_i_14_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I3_O)        0.124     7.444 r  L_reg/L_7eb0b23c_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           0.975     8.419    L_reg/L_7eb0b23c_remainder0__0_carry_i_10__0_n_0
    SLICE_X42Y47         LUT2 (Prop_lut2_I1_O)        0.152     8.571 r  L_reg/L_7eb0b23c_remainder0__0_carry__1_i_2/O
                         net (fo=1, routed)           0.477     9.048    bseg_driver/decimal_renderer/i__carry__1_i_1__2[0]
    SLICE_X42Y46         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.803     9.851 r  bseg_driver/decimal_renderer/L_7eb0b23c_remainder0__0_carry__1/O[2]
                         net (fo=4, routed)           0.846    10.697    L_reg/L_7eb0b23c_remainder0_1[10]
    SLICE_X40Y45         LUT5 (Prop_lut5_I4_O)        0.301    10.998 r  L_reg/i__carry__0_i_21__1/O
                         net (fo=6, routed)           0.793    11.791    L_reg/i__carry__0_i_21__1_n_0
    SLICE_X38Y46         LUT4 (Prop_lut4_I3_O)        0.150    11.941 r  L_reg/i__carry_i_34/O
                         net (fo=8, routed)           1.134    13.075    L_reg/i__carry_i_34_n_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I0_O)        0.348    13.423 r  L_reg/i__carry_i_20__1/O
                         net (fo=3, routed)           0.669    14.093    L_reg/i__carry_i_20__1_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I0_O)        0.124    14.217 r  L_reg/i__carry_i_12__0/O
                         net (fo=4, routed)           0.938    15.155    L_reg/i__carry_i_12__0_n_0
    SLICE_X40Y43         LUT2 (Prop_lut2_I0_O)        0.150    15.305 r  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           1.421    16.726    L_reg/i__carry_i_13__1_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I4_O)        0.332    17.058 r  L_reg/i__carry_i_4__2/O
                         net (fo=1, routed)           0.000    17.058    bseg_driver/decimal_renderer/i__carry_i_14__1_0[3]
    SLICE_X39Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.459 r  bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    17.459    bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.681 r  bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.800    18.481    L_reg/L_7eb0b23c_remainder0_inferred__1/i__carry__1_0[0]
    SLICE_X38Y42         LUT6 (Prop_lut6_I5_O)        0.299    18.780 f  L_reg/i__carry_i_18__1/O
                         net (fo=16, routed)          0.862    19.642    L_reg/i__carry_i_18__1_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I5_O)        0.124    19.766 r  L_reg/i__carry_i_33/O
                         net (fo=9, routed)           1.183    20.949    L_reg/i__carry_i_33_n_0
    SLICE_X36Y39         LUT5 (Prop_lut5_I0_O)        0.152    21.101 r  L_reg/i__carry_i_22__0/O
                         net (fo=3, routed)           0.887    21.987    L_reg/i__carry_i_22__0_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.326    22.313 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.407    22.720    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18[0]
    SLICE_X37Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.227 r  bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.227    bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.341 r  bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.341    bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.455 r  bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.455    bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.677 r  bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.574    24.251    bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X36Y40         LUT6 (Prop_lut6_I3_O)        0.299    24.550 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_31/O
                         net (fo=2, routed)           0.809    25.359    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_31_n_0
    SLICE_X39Y40         LUT5 (Prop_lut5_I4_O)        0.124    25.483 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.958    26.441    L_reg/bseg_OBUF[10]_inst_i_5_0
    SLICE_X40Y39         LUT4 (Prop_lut4_I2_O)        0.124    26.565 r  L_reg/bseg_OBUF[10]_inst_i_23/O
                         net (fo=1, routed)           0.416    26.981    L_reg/bseg_OBUF[10]_inst_i_23_n_0
    SLICE_X40Y40         LUT6 (Prop_lut6_I1_O)        0.124    27.105 r  L_reg/bseg_OBUF[10]_inst_i_6/O
                         net (fo=7, routed)           0.851    27.956    L_reg/bseg_OBUF[10]_inst_i_6_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I2_O)        0.124    28.080 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.562    30.642    bseg_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         3.538    34.180 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    34.180    bseg[4]
    M2                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.550ns  (logic 10.414ns (31.994%)  route 22.136ns (68.006%))
  Logic Levels:           28  (CARRY4=7 LUT2=3 LUT4=2 LUT5=4 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.559     1.559    L_reg/clk_out1
    SLICE_X52Y54         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_fdre_C_Q)         0.518     2.077 r  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=17, routed)          1.963     4.040    L_reg/D_registers_q_reg[3][10]_0[7]
    SLICE_X44Y46         LUT5 (Prop_lut5_I1_O)        0.152     4.192 r  L_reg/L_7eb0b23c_remainder0__0_carry_i_18__0/O
                         net (fo=2, routed)           0.829     5.022    L_reg/L_7eb0b23c_remainder0__0_carry_i_18__0_n_0
    SLICE_X43Y46         LUT6 (Prop_lut6_I1_O)        0.326     5.348 f  L_reg/L_7eb0b23c_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.848     6.195    L_reg/L_7eb0b23c_remainder0__0_carry_i_12__0_n_0
    SLICE_X43Y45         LUT2 (Prop_lut2_I0_O)        0.124     6.319 f  L_reg/L_7eb0b23c_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           1.001     7.320    L_reg/L_7eb0b23c_remainder0__0_carry_i_14_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I3_O)        0.124     7.444 r  L_reg/L_7eb0b23c_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           0.975     8.419    L_reg/L_7eb0b23c_remainder0__0_carry_i_10__0_n_0
    SLICE_X42Y47         LUT2 (Prop_lut2_I1_O)        0.152     8.571 r  L_reg/L_7eb0b23c_remainder0__0_carry__1_i_2/O
                         net (fo=1, routed)           0.477     9.048    bseg_driver/decimal_renderer/i__carry__1_i_1__2[0]
    SLICE_X42Y46         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.803     9.851 r  bseg_driver/decimal_renderer/L_7eb0b23c_remainder0__0_carry__1/O[2]
                         net (fo=4, routed)           0.846    10.697    L_reg/L_7eb0b23c_remainder0_1[10]
    SLICE_X40Y45         LUT5 (Prop_lut5_I4_O)        0.301    10.998 r  L_reg/i__carry__0_i_21__1/O
                         net (fo=6, routed)           0.793    11.791    L_reg/i__carry__0_i_21__1_n_0
    SLICE_X38Y46         LUT4 (Prop_lut4_I3_O)        0.150    11.941 r  L_reg/i__carry_i_34/O
                         net (fo=8, routed)           1.134    13.075    L_reg/i__carry_i_34_n_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I0_O)        0.348    13.423 r  L_reg/i__carry_i_20__1/O
                         net (fo=3, routed)           0.669    14.093    L_reg/i__carry_i_20__1_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I0_O)        0.124    14.217 r  L_reg/i__carry_i_12__0/O
                         net (fo=4, routed)           0.938    15.155    L_reg/i__carry_i_12__0_n_0
    SLICE_X40Y43         LUT2 (Prop_lut2_I0_O)        0.150    15.305 r  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           1.421    16.726    L_reg/i__carry_i_13__1_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I4_O)        0.332    17.058 r  L_reg/i__carry_i_4__2/O
                         net (fo=1, routed)           0.000    17.058    bseg_driver/decimal_renderer/i__carry_i_14__1_0[3]
    SLICE_X39Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.459 r  bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    17.459    bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.681 r  bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.800    18.481    L_reg/L_7eb0b23c_remainder0_inferred__1/i__carry__1_0[0]
    SLICE_X38Y42         LUT6 (Prop_lut6_I5_O)        0.299    18.780 f  L_reg/i__carry_i_18__1/O
                         net (fo=16, routed)          0.862    19.642    L_reg/i__carry_i_18__1_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I5_O)        0.124    19.766 r  L_reg/i__carry_i_33/O
                         net (fo=9, routed)           1.183    20.949    L_reg/i__carry_i_33_n_0
    SLICE_X36Y39         LUT5 (Prop_lut5_I0_O)        0.152    21.101 r  L_reg/i__carry_i_22__0/O
                         net (fo=3, routed)           0.887    21.987    L_reg/i__carry_i_22__0_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.326    22.313 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.407    22.720    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18[0]
    SLICE_X37Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.227 r  bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.227    bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.341 r  bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.341    bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.455 r  bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.455    bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.677 r  bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.574    24.251    bseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X36Y40         LUT6 (Prop_lut6_I3_O)        0.299    24.550 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_31/O
                         net (fo=2, routed)           0.809    25.359    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_31_n_0
    SLICE_X39Y40         LUT5 (Prop_lut5_I4_O)        0.124    25.483 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.958    26.441    L_reg/bseg_OBUF[10]_inst_i_5_0
    SLICE_X40Y39         LUT4 (Prop_lut4_I2_O)        0.124    26.565 r  L_reg/bseg_OBUF[10]_inst_i_23/O
                         net (fo=1, routed)           0.416    26.981    L_reg/bseg_OBUF[10]_inst_i_23_n_0
    SLICE_X40Y40         LUT6 (Prop_lut6_I1_O)        0.124    27.105 r  L_reg/bseg_OBUF[10]_inst_i_6/O
                         net (fo=7, routed)           0.847    27.951    L_reg/bseg_OBUF[10]_inst_i_6_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I4_O)        0.124    28.075 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.500    30.575    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.534    34.109 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    34.109    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.509ns  (logic 11.015ns (33.883%)  route 21.494ns (66.117%))
  Logic Levels:           29  (CARRY4=7 LUT2=1 LUT3=3 LUT4=6 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.559     1.559    L_reg/clk_out1
    SLICE_X53Y53         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y53         FDRE (Prop_fdre_C_Q)         0.456     2.015 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.619     3.634    L_reg/D_registers_q_reg[2][10]_0[7]
    SLICE_X44Y54         LUT6 (Prop_lut6_I5_O)        0.124     3.758 f  L_reg/L_7eb0b23c_remainder0__0_carry__1_i_12/O
                         net (fo=1, routed)           0.667     4.425    L_reg/L_7eb0b23c_remainder0__0_carry__1_i_12_n_0
    SLICE_X44Y54         LUT5 (Prop_lut5_I2_O)        0.152     4.577 f  L_reg/L_7eb0b23c_remainder0__0_carry__1_i_6/O
                         net (fo=6, routed)           1.066     5.643    L_reg/L_7eb0b23c_remainder0__0_carry__1_i_6_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I0_O)        0.332     5.975 f  L_reg/aseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.790     6.764    L_reg/D_registers_q_reg[2][6]_0
    SLICE_X42Y54         LUT4 (Prop_lut4_I2_O)        0.150     6.914 r  L_reg/L_7eb0b23c_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           1.015     7.929    L_reg/L_7eb0b23c_remainder0__0_carry_i_9_n_0
    SLICE_X41Y53         LUT4 (Prop_lut4_I2_O)        0.348     8.277 r  L_reg/L_7eb0b23c_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     8.277    aseg_driver/decimal_renderer/i__carry_i_23[1]
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.827 r  aseg_driver/decimal_renderer/L_7eb0b23c_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.827    aseg_driver/decimal_renderer/L_7eb0b23c_remainder0__0_carry_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  aseg_driver/decimal_renderer/L_7eb0b23c_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.941    aseg_driver/decimal_renderer/L_7eb0b23c_remainder0__0_carry__0_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.180 f  aseg_driver/decimal_renderer/L_7eb0b23c_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.001    10.181    L_reg/L_7eb0b23c_remainder0[10]
    SLICE_X42Y53         LUT5 (Prop_lut5_I4_O)        0.302    10.483 f  L_reg/i__carry__0_i_21__0/O
                         net (fo=9, routed)           0.470    10.954    L_reg/i__carry__0_i_21__0_n_0
    SLICE_X42Y54         LUT4 (Prop_lut4_I0_O)        0.117    11.071 f  L_reg/i__carry__0_i_29/O
                         net (fo=1, routed)           0.801    11.871    L_reg/i__carry__0_i_29_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I3_O)        0.331    12.202 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=2, routed)           0.972    13.174    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X36Y53         LUT3 (Prop_lut3_I2_O)        0.152    13.326 r  L_reg/i__carry_i_18__4/O
                         net (fo=4, routed)           0.847    14.173    L_reg/i__carry_i_18__4_n_0
    SLICE_X40Y53         LUT3 (Prop_lut3_I1_O)        0.326    14.499 r  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           1.045    15.543    L_reg/i__carry_i_12__3_n_0
    SLICE_X39Y52         LUT4 (Prop_lut4_I0_O)        0.124    15.667 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    15.667    aseg_driver/decimal_renderer/i__carry__0_i_20_0[0]
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.199 r  aseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.199    aseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.533 r  aseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.831    17.364    L_reg/L_7eb0b23c_remainder0_inferred__1/i__carry__2[1]
    SLICE_X38Y52         LUT5 (Prop_lut5_I1_O)        0.303    17.667 f  L_reg/i__carry__0_i_18/O
                         net (fo=12, routed)          1.204    18.871    L_reg/D_registers_q_reg[2][2]_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I2_O)        0.124    18.995 f  L_reg/i__carry__0_i_21/O
                         net (fo=1, routed)           0.670    19.665    L_reg/i__carry__0_i_21_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.124    19.789 r  L_reg/i__carry__0_i_11/O
                         net (fo=6, routed)           0.826    20.615    L_reg/i__carry__0_i_11_n_0
    SLICE_X36Y50         LUT3 (Prop_lut3_I0_O)        0.124    20.739 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.697    21.436    L_reg/i__carry_i_13_n_0
    SLICE_X36Y50         LUT2 (Prop_lut2_I1_O)        0.152    21.588 r  L_reg/i__carry__0_i_4/O
                         net (fo=1, routed)           0.524    22.112    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15_0[0]
    SLICE_X37Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    22.840 r  aseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.840    aseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.062 r  aseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.821    23.883    aseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X36Y51         LUT6 (Prop_lut6_I4_O)        0.299    24.182 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_34/O
                         net (fo=2, routed)           0.172    24.354    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_34_n_0
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    24.478 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23/O
                         net (fo=2, routed)           0.895    25.374    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_34_0
    SLICE_X42Y50         LUT4 (Prop_lut4_I0_O)        0.124    25.498 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.856    26.354    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1
    SLICE_X42Y50         LUT6 (Prop_lut6_I0_O)        0.124    26.478 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.975    27.453    L_reg/aseg[1]
    SLICE_X44Y48         LUT4 (Prop_lut4_I0_O)        0.152    27.605 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.731    30.336    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         3.732    34.068 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    34.068    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.361ns  (logic 10.772ns (33.286%)  route 21.589ns (66.714%))
  Logic Levels:           29  (CARRY4=7 LUT2=1 LUT3=4 LUT4=4 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.559     1.559    L_reg/clk_out1
    SLICE_X53Y53         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y53         FDRE (Prop_fdre_C_Q)         0.456     2.015 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.619     3.634    L_reg/D_registers_q_reg[2][10]_0[7]
    SLICE_X44Y54         LUT6 (Prop_lut6_I5_O)        0.124     3.758 f  L_reg/L_7eb0b23c_remainder0__0_carry__1_i_12/O
                         net (fo=1, routed)           0.667     4.425    L_reg/L_7eb0b23c_remainder0__0_carry__1_i_12_n_0
    SLICE_X44Y54         LUT5 (Prop_lut5_I2_O)        0.152     4.577 f  L_reg/L_7eb0b23c_remainder0__0_carry__1_i_6/O
                         net (fo=6, routed)           1.066     5.643    L_reg/L_7eb0b23c_remainder0__0_carry__1_i_6_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I0_O)        0.332     5.975 f  L_reg/aseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.790     6.764    L_reg/D_registers_q_reg[2][6]_0
    SLICE_X42Y54         LUT4 (Prop_lut4_I2_O)        0.150     6.914 r  L_reg/L_7eb0b23c_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           1.015     7.929    L_reg/L_7eb0b23c_remainder0__0_carry_i_9_n_0
    SLICE_X41Y53         LUT4 (Prop_lut4_I2_O)        0.348     8.277 r  L_reg/L_7eb0b23c_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     8.277    aseg_driver/decimal_renderer/i__carry_i_23[1]
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.827 r  aseg_driver/decimal_renderer/L_7eb0b23c_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.827    aseg_driver/decimal_renderer/L_7eb0b23c_remainder0__0_carry_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  aseg_driver/decimal_renderer/L_7eb0b23c_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.941    aseg_driver/decimal_renderer/L_7eb0b23c_remainder0__0_carry__0_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.180 f  aseg_driver/decimal_renderer/L_7eb0b23c_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.001    10.181    L_reg/L_7eb0b23c_remainder0[10]
    SLICE_X42Y53         LUT5 (Prop_lut5_I4_O)        0.302    10.483 f  L_reg/i__carry__0_i_21__0/O
                         net (fo=9, routed)           0.470    10.954    L_reg/i__carry__0_i_21__0_n_0
    SLICE_X42Y54         LUT4 (Prop_lut4_I0_O)        0.117    11.071 f  L_reg/i__carry__0_i_29/O
                         net (fo=1, routed)           0.801    11.871    L_reg/i__carry__0_i_29_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I3_O)        0.331    12.202 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=2, routed)           0.972    13.174    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X36Y53         LUT3 (Prop_lut3_I2_O)        0.152    13.326 r  L_reg/i__carry_i_18__4/O
                         net (fo=4, routed)           0.847    14.173    L_reg/i__carry_i_18__4_n_0
    SLICE_X40Y53         LUT3 (Prop_lut3_I1_O)        0.326    14.499 r  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           1.045    15.543    L_reg/i__carry_i_12__3_n_0
    SLICE_X39Y52         LUT4 (Prop_lut4_I0_O)        0.124    15.667 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    15.667    aseg_driver/decimal_renderer/i__carry__0_i_20_0[0]
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.199 r  aseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.199    aseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.533 r  aseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.831    17.364    L_reg/L_7eb0b23c_remainder0_inferred__1/i__carry__2[1]
    SLICE_X38Y52         LUT5 (Prop_lut5_I1_O)        0.303    17.667 f  L_reg/i__carry__0_i_18/O
                         net (fo=12, routed)          1.204    18.871    L_reg/D_registers_q_reg[2][2]_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I2_O)        0.124    18.995 f  L_reg/i__carry__0_i_21/O
                         net (fo=1, routed)           0.670    19.665    L_reg/i__carry__0_i_21_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.124    19.789 r  L_reg/i__carry__0_i_11/O
                         net (fo=6, routed)           0.826    20.615    L_reg/i__carry__0_i_11_n_0
    SLICE_X36Y50         LUT3 (Prop_lut3_I0_O)        0.124    20.739 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.697    21.436    L_reg/i__carry_i_13_n_0
    SLICE_X36Y50         LUT2 (Prop_lut2_I1_O)        0.152    21.588 r  L_reg/i__carry__0_i_4/O
                         net (fo=1, routed)           0.524    22.112    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15_0[0]
    SLICE_X37Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    22.840 r  aseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.840    aseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.062 r  aseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.821    23.883    aseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X36Y51         LUT6 (Prop_lut6_I4_O)        0.299    24.182 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_34/O
                         net (fo=2, routed)           0.172    24.354    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_34_n_0
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    24.478 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23/O
                         net (fo=2, routed)           0.755    25.234    L_reg/aseg_OBUF[10]_inst_i_2_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I4_O)        0.124    25.358 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.811    26.169    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I2_O)        0.124    26.293 f  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.991    27.284    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X44Y48         LUT3 (Prop_lut3_I2_O)        0.124    27.408 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.996    30.403    aseg_OBUF[0]
    P5                   OBUF (Prop_obuf_I_O)         3.517    33.920 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    33.920    aseg[0]
    P5                                                                r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.348ns  (logic 11.017ns (34.058%)  route 21.331ns (65.942%))
  Logic Levels:           29  (CARRY4=7 LUT2=1 LUT3=3 LUT4=5 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.559     1.559    L_reg/clk_out1
    SLICE_X53Y53         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y53         FDRE (Prop_fdre_C_Q)         0.456     2.015 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.619     3.634    L_reg/D_registers_q_reg[2][10]_0[7]
    SLICE_X44Y54         LUT6 (Prop_lut6_I5_O)        0.124     3.758 f  L_reg/L_7eb0b23c_remainder0__0_carry__1_i_12/O
                         net (fo=1, routed)           0.667     4.425    L_reg/L_7eb0b23c_remainder0__0_carry__1_i_12_n_0
    SLICE_X44Y54         LUT5 (Prop_lut5_I2_O)        0.152     4.577 f  L_reg/L_7eb0b23c_remainder0__0_carry__1_i_6/O
                         net (fo=6, routed)           1.066     5.643    L_reg/L_7eb0b23c_remainder0__0_carry__1_i_6_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I0_O)        0.332     5.975 f  L_reg/aseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.790     6.764    L_reg/D_registers_q_reg[2][6]_0
    SLICE_X42Y54         LUT4 (Prop_lut4_I2_O)        0.150     6.914 r  L_reg/L_7eb0b23c_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           1.015     7.929    L_reg/L_7eb0b23c_remainder0__0_carry_i_9_n_0
    SLICE_X41Y53         LUT4 (Prop_lut4_I2_O)        0.348     8.277 r  L_reg/L_7eb0b23c_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     8.277    aseg_driver/decimal_renderer/i__carry_i_23[1]
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.827 r  aseg_driver/decimal_renderer/L_7eb0b23c_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.827    aseg_driver/decimal_renderer/L_7eb0b23c_remainder0__0_carry_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  aseg_driver/decimal_renderer/L_7eb0b23c_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.941    aseg_driver/decimal_renderer/L_7eb0b23c_remainder0__0_carry__0_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.180 f  aseg_driver/decimal_renderer/L_7eb0b23c_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.001    10.181    L_reg/L_7eb0b23c_remainder0[10]
    SLICE_X42Y53         LUT5 (Prop_lut5_I4_O)        0.302    10.483 f  L_reg/i__carry__0_i_21__0/O
                         net (fo=9, routed)           0.470    10.954    L_reg/i__carry__0_i_21__0_n_0
    SLICE_X42Y54         LUT4 (Prop_lut4_I0_O)        0.117    11.071 f  L_reg/i__carry__0_i_29/O
                         net (fo=1, routed)           0.801    11.871    L_reg/i__carry__0_i_29_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I3_O)        0.331    12.202 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=2, routed)           0.972    13.174    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X36Y53         LUT3 (Prop_lut3_I2_O)        0.152    13.326 r  L_reg/i__carry_i_18__4/O
                         net (fo=4, routed)           0.847    14.173    L_reg/i__carry_i_18__4_n_0
    SLICE_X40Y53         LUT3 (Prop_lut3_I1_O)        0.326    14.499 r  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           1.045    15.543    L_reg/i__carry_i_12__3_n_0
    SLICE_X39Y52         LUT4 (Prop_lut4_I0_O)        0.124    15.667 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    15.667    aseg_driver/decimal_renderer/i__carry__0_i_20_0[0]
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.199 r  aseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.199    aseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.533 r  aseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.831    17.364    L_reg/L_7eb0b23c_remainder0_inferred__1/i__carry__2[1]
    SLICE_X38Y52         LUT5 (Prop_lut5_I1_O)        0.303    17.667 f  L_reg/i__carry__0_i_18/O
                         net (fo=12, routed)          1.204    18.871    L_reg/D_registers_q_reg[2][2]_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I2_O)        0.124    18.995 f  L_reg/i__carry__0_i_21/O
                         net (fo=1, routed)           0.670    19.665    L_reg/i__carry__0_i_21_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.124    19.789 r  L_reg/i__carry__0_i_11/O
                         net (fo=6, routed)           0.826    20.615    L_reg/i__carry__0_i_11_n_0
    SLICE_X36Y50         LUT3 (Prop_lut3_I0_O)        0.124    20.739 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.697    21.436    L_reg/i__carry_i_13_n_0
    SLICE_X36Y50         LUT2 (Prop_lut2_I1_O)        0.152    21.588 r  L_reg/i__carry__0_i_4/O
                         net (fo=1, routed)           0.524    22.112    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15_0[0]
    SLICE_X37Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    22.840 r  aseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.840    aseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.062 r  aseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.821    23.883    aseg_driver/decimal_renderer/L_7eb0b23c_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X36Y51         LUT6 (Prop_lut6_I4_O)        0.299    24.182 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_34/O
                         net (fo=2, routed)           0.172    24.354    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_34_n_0
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    24.478 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23/O
                         net (fo=2, routed)           0.755    25.234    L_reg/aseg_OBUF[10]_inst_i_2_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I4_O)        0.124    25.358 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.811    26.169    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I2_O)        0.124    26.293 f  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.990    27.283    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X44Y48         LUT4 (Prop_lut4_I1_O)        0.154    27.437 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.738    30.175    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.732    33.907 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    33.907    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.655ns  (logic 1.363ns (82.378%)  route 0.292ns (17.622%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.591     0.591    slowclk
    SLICE_X65Y60         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.292     1.023    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     2.246 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.246    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.785ns  (logic 1.409ns (78.929%)  route 0.376ns (21.071%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.591     0.591    slowclk
    SLICE_X65Y60         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.128     0.719 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.376     1.095    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     2.375 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.375    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.807ns  (logic 1.396ns (77.254%)  route 0.411ns (22.746%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.411     1.167    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     2.399 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.399    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.809ns  (logic 1.367ns (75.541%)  route 0.443ns (24.459%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.591     0.591    slowclk
    SLICE_X65Y60         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.443     1.174    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     2.400 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.400    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.813ns  (logic 1.404ns (77.446%)  route 0.409ns (22.554%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.591     0.591    slowclk
    SLICE_X65Y60         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.128     0.719 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.409     1.128    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     2.404 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.404    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.888ns  (logic 1.439ns (76.204%)  route 0.449ns (23.796%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.593     0.593    cond_butt_next_play/clk_out1
    SLICE_X64Y54         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.164     0.757 r  cond_butt_next_play/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.094     0.851    cond_butt_next_play/D_ctr_q_reg[4]
    SLICE_X65Y54         LUT6 (Prop_lut6_I5_O)        0.045     0.896 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           0.355     1.251    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     2.481 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.481    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1086180254[1].cond_butt_sel_desel/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.919ns  (logic 1.415ns (73.743%)  route 0.504ns (26.257%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.592     0.592    forLoop_idx_0_1086180254[1].cond_butt_sel_desel/clk_out1
    SLICE_X59Y56         FDRE                                         r  forLoop_idx_0_1086180254[1].cond_butt_sel_desel/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y56         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  forLoop_idx_0_1086180254[1].cond_butt_sel_desel/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.109     0.842    forLoop_idx_0_1086180254[1].cond_butt_sel_desel/D_ctr_q_reg[4]
    SLICE_X58Y56         LUT6 (Prop_lut6_I5_O)        0.045     0.887 r  forLoop_idx_0_1086180254[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=6, routed)           0.395     1.282    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     2.511 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.511    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1086180254[0].cond_butt_sel_desel/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.928ns  (logic 1.421ns (73.686%)  route 0.507ns (26.314%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.592     0.592    forLoop_idx_0_1086180254[0].cond_butt_sel_desel/clk_out1
    SLICE_X62Y57         FDRE                                         r  forLoop_idx_0_1086180254[0].cond_butt_sel_desel/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  forLoop_idx_0_1086180254[0].cond_butt_sel_desel/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.153     0.886    forLoop_idx_0_1086180254[0].cond_butt_sel_desel/D_ctr_q_reg[11]
    SLICE_X63Y57         LUT6 (Prop_lut6_I2_O)        0.045     0.931 r  forLoop_idx_0_1086180254[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=16, routed)          0.354     1.285    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     2.520 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.520    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.051ns  (logic 1.373ns (66.944%)  route 0.678ns (33.056%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.564     0.564    display/clk_out1
    SLICE_X48Y55         FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y55         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           0.678     1.383    mattop_OBUF[0]
    H4                   OBUF (Prop_obuf_I_O)         1.232     2.614 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.614    mattop[0]
    H4                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.121ns  (logic 1.409ns (66.399%)  route 0.713ns (33.601%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.562     0.562    display/clk_out1
    SLICE_X46Y56         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.713     1.439    matbot_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         1.245     2.683 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.683    matbot[2]
    H3                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_10
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_10'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_10 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575    11.575    slowclk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     8.243 f  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     9.904    slowclk_gen/inst/clkfbout_clk_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    10.000 f  slowclk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.575    11.575    slowclk_gen/inst/clkfbout_buf_clk_10
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_10'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clkfbout_clk_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    slowclk_gen/inst/clkfbout_buf_clk_10
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_10

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.247ns  (logic 1.628ns (38.328%)  route 2.619ns (61.672%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.081     3.585    reset_cond/butt_reset_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.709 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.538     4.247    reset_cond/M_reset_cond_in
    SLICE_X65Y57         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.508     1.508    reset_cond/clk_out1
    SLICE_X65Y57         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.247ns  (logic 1.628ns (38.328%)  route 2.619ns (61.672%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.081     3.585    reset_cond/butt_reset_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.709 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.538     4.247    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.508     1.508    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.247ns  (logic 1.628ns (38.328%)  route 2.619ns (61.672%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.081     3.585    reset_cond/butt_reset_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.709 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.538     4.247    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.508     1.508    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.247ns  (logic 1.628ns (38.328%)  route 2.619ns (61.672%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.081     3.585    reset_cond/butt_reset_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.709 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.538     4.247    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.508     1.508    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.247ns  (logic 1.628ns (38.328%)  route 2.619ns (61.672%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.081     3.585    reset_cond/butt_reset_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.709 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.538     4.247    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.508     1.508    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_679445245[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.884ns  (logic 1.619ns (41.671%)  route 2.266ns (58.329%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.266     3.760    forLoop_idx_0_679445245[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y65         LUT1 (Prop_lut1_I0_O)        0.124     3.884 r  forLoop_idx_0_679445245[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     3.884    forLoop_idx_0_679445245[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X58Y65         FDRE                                         r  forLoop_idx_0_679445245[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.502     1.502    forLoop_idx_0_679445245[2].cond_butt_dirs/sync/clk_out1
    SLICE_X58Y65         FDRE                                         r  forLoop_idx_0_679445245[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_679445245[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.747ns  (logic 1.625ns (43.357%)  route 2.123ns (56.643%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.123     3.623    forLoop_idx_0_679445245[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y65         LUT1 (Prop_lut1_I0_O)        0.124     3.747 r  forLoop_idx_0_679445245[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.747    forLoop_idx_0_679445245[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X58Y65         FDRE                                         r  forLoop_idx_0_679445245[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.502     1.502    forLoop_idx_0_679445245[0].cond_butt_dirs/sync/clk_out1
    SLICE_X58Y65         FDRE                                         r  forLoop_idx_0_679445245[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_679445245[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.642ns  (logic 1.615ns (44.344%)  route 2.027ns (55.656%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.027     3.518    forLoop_idx_0_679445245[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.642 r  forLoop_idx_0_679445245[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.642    forLoop_idx_0_679445245[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X58Y64         FDRE                                         r  forLoop_idx_0_679445245[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.503     1.503    forLoop_idx_0_679445245[1].cond_butt_dirs/sync/clk_out1
    SLICE_X58Y64         FDRE                                         r  forLoop_idx_0_679445245[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_679445245[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.606ns  (logic 1.617ns (44.846%)  route 1.989ns (55.154%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.989     3.482    forLoop_idx_0_679445245[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.606 r  forLoop_idx_0_679445245[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.606    forLoop_idx_0_679445245[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X58Y64         FDRE                                         r  forLoop_idx_0_679445245[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.503     1.503    forLoop_idx_0_679445245[3].cond_butt_dirs/sync/clk_out1
    SLICE_X58Y64         FDRE                                         r  forLoop_idx_0_679445245[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.496ns  (logic 1.622ns (46.417%)  route 1.873ns (53.583%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.372    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X64Y60         LUT1 (Prop_lut1_I0_O)        0.124     3.496 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.496    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y60         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.507     1.507    cond_butt_next_play/sync/clk_out1
    SLICE_X64Y60         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1086180254[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.864ns  (logic 0.300ns (34.699%)  route 0.564ns (65.301%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.564     0.819    forLoop_idx_0_1086180254[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y60         LUT1 (Prop_lut1_I0_O)        0.045     0.864 r  forLoop_idx_0_1086180254[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.864    forLoop_idx_0_1086180254[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y60         FDRE                                         r  forLoop_idx_0_1086180254[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.861     0.861    forLoop_idx_0_1086180254[0].cond_butt_sel_desel/sync/clk_out1
    SLICE_X64Y60         FDRE                                         r  forLoop_idx_0_1086180254[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1086180254[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.877ns  (logic 0.307ns (34.998%)  route 0.570ns (65.002%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.570     0.832    forLoop_idx_0_1086180254[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X62Y60         LUT1 (Prop_lut1_I0_O)        0.045     0.877 r  forLoop_idx_0_1086180254[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.877    forLoop_idx_0_1086180254[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X62Y60         FDRE                                         r  forLoop_idx_0_1086180254[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.861     0.861    forLoop_idx_0_1086180254[1].cond_butt_sel_desel/sync/clk_out1
    SLICE_X62Y60         FDRE                                         r  forLoop_idx_0_1086180254[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.054ns  (logic 0.311ns (29.516%)  route 0.743ns (70.484%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.743     1.009    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X64Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.054 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.054    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y60         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.861     0.861    cond_butt_next_play/sync/clk_out1
    SLICE_X64Y60         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_679445245[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.057ns  (logic 0.306ns (28.953%)  route 0.751ns (71.047%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.751     1.012    forLoop_idx_0_679445245[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.057 r  forLoop_idx_0_679445245[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.057    forLoop_idx_0_679445245[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X58Y64         FDRE                                         r  forLoop_idx_0_679445245[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.856     0.856    forLoop_idx_0_679445245[3].cond_butt_dirs/sync/clk_out1
    SLICE_X58Y64         FDRE                                         r  forLoop_idx_0_679445245[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_679445245[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.087ns  (logic 0.304ns (27.948%)  route 0.783ns (72.052%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.783     1.042    forLoop_idx_0_679445245[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.087 r  forLoop_idx_0_679445245[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.087    forLoop_idx_0_679445245[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X58Y64         FDRE                                         r  forLoop_idx_0_679445245[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.856     0.856    forLoop_idx_0_679445245[1].cond_butt_dirs/sync/clk_out1
    SLICE_X58Y64         FDRE                                         r  forLoop_idx_0_679445245[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_679445245[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.147ns  (logic 0.313ns (27.321%)  route 0.834ns (72.679%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.834     1.102    forLoop_idx_0_679445245[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y65         LUT1 (Prop_lut1_I0_O)        0.045     1.147 r  forLoop_idx_0_679445245[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.147    forLoop_idx_0_679445245[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X58Y65         FDRE                                         r  forLoop_idx_0_679445245[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.855     0.855    forLoop_idx_0_679445245[0].cond_butt_dirs/sync/clk_out1
    SLICE_X58Y65         FDRE                                         r  forLoop_idx_0_679445245[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_679445245[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.227ns  (logic 0.307ns (25.049%)  route 0.920ns (74.951%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.920     1.182    forLoop_idx_0_679445245[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y65         LUT1 (Prop_lut1_I0_O)        0.045     1.227 r  forLoop_idx_0_679445245[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.227    forLoop_idx_0_679445245[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X58Y65         FDRE                                         r  forLoop_idx_0_679445245[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.855     0.855    forLoop_idx_0_679445245[2].cond_butt_dirs/sync/clk_out1
    SLICE_X58Y65         FDRE                                         r  forLoop_idx_0_679445245[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.335ns  (logic 0.316ns (23.708%)  route 1.018ns (76.292%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.835     1.106    reset_cond/butt_reset_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.151 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.183     1.335    reset_cond/M_reset_cond_in
    SLICE_X65Y57         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.862     0.862    reset_cond/clk_out1
    SLICE_X65Y57         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.335ns  (logic 0.316ns (23.708%)  route 1.018ns (76.292%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.835     1.106    reset_cond/butt_reset_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.151 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.183     1.335    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.862     0.862    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.335ns  (logic 0.316ns (23.708%)  route 1.018ns (76.292%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.835     1.106    reset_cond/butt_reset_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.151 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.183     1.335    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.862     0.862    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C





