\t (00:00:07) allegro 17.4 S017 Windows SPB 64-bit Edition
\t (00:00:07)     Journal start - Thu Mar 17 13:11:15 2022
\t (00:00:07)         Host=BF-202007251750 User=Administrator Pid=3984 CPUs=16
\t (00:00:07) CmdLine= D:\ZSY\Cadence\Cadence_SPB_17.4-2019\tools\bin\allegro.exe
\t (00:00:07) 
\d (00:00:07) Design opened: G:/github/PLL_FM_HW/FlashLight/test/PCB/TEST.brd
\i (00:00:07) etchedit 
\i (00:00:08) zoom in 1 
\i (00:00:08) setwindow pcb
\i (00:00:08) zoom in -1.6544 -54.7251
\i (00:00:08) trapsize 25969
\i (00:00:08) zoom in 1 
\i (00:00:08) setwindow pcb
\i (00:00:08) zoom in -2.6932 -54.7251
\i (00:00:08) trapsize 12985
\i (00:00:09) color192 
\i (00:00:09) etchedit 
\i (00:00:11) QtSignal CVDLayerTable CVDLayerTableDelegate clickedBox Top Pin 1
\i (00:00:11) QtSignal CVDLayerSplitter CVDLayerTable dataChanged 0 0
\i (00:00:11) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (00:00:11) QtSignal CVDLayerTable CVDLayerTableDelegate clickedBox Top Via 1
\i (00:00:11) QtSignal CVDLayerSplitter CVDLayerTable dataChanged 0 1
\i (00:00:11) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (00:00:11) QtSignal CVDLayerTable CVDLayerTableDelegate clickedBox Top Etch 1
\i (00:00:11) QtSignal CVDLayerSplitter CVDLayerTable dataChanged 0 2
\i (00:00:11) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (00:00:13) QtSignal ColorVisibilityDialog CVDOkButton clicked
\i (00:00:13) zoom in 1 
\i (00:00:13) setwindow pcb
\i (00:00:13) zoom in 50.2845 -9.0189
\i (00:00:13) trapsize 6492
\i (00:00:13) zoom in 1 
\i (00:00:13) setwindow pcb
\i (00:00:13) zoom in 50.5442 -9.2785
\i (00:00:13) trapsize 3246
\i (00:00:13) zoom in 1 
\i (00:00:13) setwindow pcb
\i (00:00:13) zoom in 50.5442 -9.2785
\i (00:00:13) trapsize 1623
\i (00:00:13) zoom in 1 
\i (00:00:13) setwindow pcb
\i (00:00:13) zoom in 56.0302 -8.1422
\i (00:00:13) trapsize 812
\i (00:00:13) zoom in 1 
\i (00:00:14) setwindow pcb
\i (00:00:14) zoom in 56.0302 -8.1098
\i (00:00:14) trapsize 406
\i (00:00:16) zoom out 1 
\i (00:00:16) setwindow pcb
\i (00:00:16) zoom out 55.9166 -7.3388
\i (00:00:16) trapsize 812
\i (00:00:17) zoom in 1 
\i (00:00:17) setwindow pcb
\i (00:00:17) zoom in 56.3386 -8.0530
\i (00:00:17) trapsize 406
\i (00:02:37) zoom out 1 
\i (00:02:37) setwindow pcb
\i (00:02:37) zoom out 58.4567 -8.5643
\i (00:02:37) trapsize 812
\i (00:02:37) zoom out 1 
\i (00:02:37) setwindow pcb
\i (00:02:37) zoom out 58.4568 -8.4831
\i (00:02:37) trapsize 1623
\i (00:02:38) zoom out 1 
\i (00:02:38) setwindow pcb
\i (00:02:38) zoom out 61.4108 -7.9962
\i (00:02:38) trapsize 3246
\i (00:02:38) zoom out 1 
\i (00:02:38) setwindow pcb
\i (00:02:38) zoom out 61.6055 -7.7365
\i (00:02:38) trapsize 6492
\i (00:02:38) zoom in 1 
\i (00:02:38) setwindow pcb
\i (00:02:38) zoom in 62.5145 -27.0836
\i (00:02:38) trapsize 3246
\i (00:02:38) zoom in 1 
\i (00:02:38) setwindow pcb
\i (00:02:38) zoom in 62.5794 -27.1485
\i (00:02:38) trapsize 1623
\i (00:02:38) zoom in 1 
\i (00:02:38) setwindow pcb
\i (00:02:38) zoom in 62.7418 -27.7328
\i (00:02:38) trapsize 812
\i (00:02:39) zoom in 1 
\i (00:02:39) setwindow pcb
\i (00:02:39) zoom in 59.3008 -29.5020
\i (00:02:39) trapsize 406
\i (00:02:41) zoom out 1 
\i (00:02:41) setwindow pcb
\i (00:02:41) zoom out 59.8527 -29.4614
\i (00:02:41) trapsize 812
\i (00:02:53) zoom out 1 
\i (00:02:53) setwindow pcb
\i (00:02:53) zoom out 59.3819 -28.3090
\i (00:02:53) trapsize 1623
\i (00:02:53) zoom out 1 
\i (00:02:53) setwindow pcb
\i (00:02:53) zoom out 59.3820 -28.2766
\i (00:02:53) trapsize 3246
\i (00:02:53) zoom out 1 
\i (00:02:53) setwindow pcb
\i (00:02:53) zoom out 59.3820 -28.1467
\i (00:02:53) trapsize 6492
\i (00:02:53) zoom in 1 
\i (00:02:53) setwindow pcb
\i (00:02:53) zoom in 60.4207 -31.2631
\i (00:02:53) trapsize 3246
\i (00:02:54) zoom in 1 
\i (00:02:54) setwindow pcb
\i (00:02:54) zoom in 59.7715 -28.3415
\i (00:02:54) trapsize 1623
\i (00:02:54) zoom in 1 
\i (00:02:54) setwindow pcb
\i (00:02:54) zoom in 59.7716 -28.3415
\i (00:02:54) trapsize 812
\i (00:02:54) zoom in 1 
\i (00:02:54) setw