var g_data = {"name":"/home/noname/Documents/project_tiny/Ex3/02_rtl/Question5/cla_8bit.sv","src":"module cla_8bit (\n    input  logic [7:0] A,\n    input  logic [7:0] B,\n    input  logic        Cin,\n    output logic [7:0] Sum,\n    output logic        Cout\n);\n    logic [1:0] Gblk, Pblk;\n    logic [2:0] Cblk;   \n    assign Cblk[0] = Cin;\n\n    genvar i;\n    generate\n        for (i = 0; i < 2; i = i + 1) begin : BLK\n            cla_4bit u4 (\n                .A   (A[4*i +: 4]),\n                .B   (B[4*i +: 4]),\n                .cin (Cblk[i]),\n                .sum (Sum[4*i +: 4]),\n                .cout(),\n                .Gblk(Gblk[i]),\n                .Pblk(Pblk[i])\n            );\n        \n            assign Cblk[i+1] = Gblk[i] | (Pblk[i] & Cblk[i]);\n        end\n    endgenerate\n\n    assign Cout = Cblk[2];\nendmodule\n","lang":"verilog"};
processSrcData(g_data);