Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed Apr 26 10:31:44 2023
| Host         : reactor running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_utilization -hierarchical -hierarchical_depth 6 -file ./report/single_heap_sort_utilization_hierarchical_synth.rpt
| Design       : bd_0_wrapper
| Device       : xcu280-fsvh2892-2L-e
| Speed File   : -2L
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------+------------+
|                              Instance                             |                                    Module                                   | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | URAM | DSP Blocks |
+-------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------+------------+
| bd_0_wrapper                                                      |                                                                       (top) |        773 |        773 |       0 |    0 | 603 |      0 |      0 |    0 |          0 |
|   bd_0_i                                                          |                                                                        bd_0 |        773 |        773 |       0 |    0 | 603 |      0 |      0 |    0 |          0 |
|     hls_inst                                                      |                                                             bd_0_hls_inst_0 |        773 |        773 |       0 |    0 | 603 |      0 |      0 |    0 |          0 |
|       inst                                                        |                                            bd_0_hls_inst_0_single_heap_sort |        773 |        773 |       0 |    0 | 603 |      0 |      0 |    0 |          0 |
|         (inst)                                                    |                                            bd_0_hls_inst_0_single_heap_sort |         47 |         47 |       0 |    0 | 124 |      0 |      0 |    0 |          0 |
|         grp_single_heap_sort_Pipeline_VITIS_LOOP_17_11_fu_107     | bd_0_hls_inst_0_single_heap_sort_single_heap_sort_Pipeline_VITIS_LOOP_17_11 |        326 |        326 |       0 |    0 | 228 |      0 |      0 |    0 |          0 |
|           (grp_single_heap_sort_Pipeline_VITIS_LOOP_17_11_fu_107) | bd_0_hls_inst_0_single_heap_sort_single_heap_sort_Pipeline_VITIS_LOOP_17_11 |        189 |        189 |       0 |    0 | 226 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                |   bd_0_hls_inst_0_single_heap_sort_flow_control_loop_pipe_sequential_init_1 |        137 |        137 |       0 |    0 |   2 |      0 |      0 |    0 |          0 |
|         grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92       |  bd_0_hls_inst_0_single_heap_sort_single_heap_sort_Pipeline_VITIS_LOOP_17_1 |        359 |        359 |       0 |    0 | 208 |      0 |      0 |    0 |          0 |
|           (grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92)   |  bd_0_hls_inst_0_single_heap_sort_single_heap_sort_Pipeline_VITIS_LOOP_17_1 |        142 |        142 |       0 |    0 | 206 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                |   bd_0_hls_inst_0_single_heap_sort_flow_control_loop_pipe_sequential_init_0 |        217 |        217 |       0 |    0 |   2 |      0 |      0 |    0 |          0 |
|         grp_single_heap_sort_Pipeline_output_data_fu_99           |      bd_0_hls_inst_0_single_heap_sort_single_heap_sort_Pipeline_output_data |         41 |         41 |       0 |    0 |  43 |      0 |      0 |    0 |          0 |
|           (grp_single_heap_sort_Pipeline_output_data_fu_99)       |      bd_0_hls_inst_0_single_heap_sort_single_heap_sort_Pipeline_output_data |          0 |          0 |       0 |    0 |  41 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                |     bd_0_hls_inst_0_single_heap_sort_flow_control_loop_pipe_sequential_init |         41 |         41 |       0 |    0 |   2 |      0 |      0 |    0 |          0 |
+-------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------+------------+


