$date
	Sat May 20 19:45:16 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module SIMPLE_8_BIT_REGISTER_TB $end
$var wire 8 ! DATA_OUT [7:0] $end
$var parameter 32 " CLKPERIOD $end
$var reg 1 # CLK $end
$var reg 1 $ CLR_BAR $end
$var reg 256 % COMMENT [255:0] $end
$var reg 8 & DATA_IN [7:0] $end
$var reg 8 ' DATA_OUTEXP [7:0] $end
$var reg 32 ( ERRORS [31:0] $end
$var reg 1 ) LD_BAR $end
$var reg 32 * VECTORCOUNT [31:0] $end
$var integer 32 + COUNT [31:0] $end
$var integer 32 , FD [31:0] $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 1 $ clr_bar $end
$var wire 8 - data_in [7:0] $end
$var wire 1 ) ld_bar $end
$var reg 8 . data_out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10100 "
$end
#0
$dumpvars
bx .
bx -
b10000000000000000000000000000011 ,
b101 +
b1 *
1)
b0 (
bx '
bx &
b1001001010011100100100101010100 %
1$
0#
bx !
$end
#100
1#
#200
0#
#250
b10 *
b101101 %
#300
1#
#400
0#
#450
b11 *
b11110000 '
b11110000 &
b11110000 -
0)
b10001010100111001000001010000100100110001000101 %
#500
b11110000 !
b11110000 .
1#
#600
0#
#650
b100 *
b1111 '
b1111 &
b1111 -
#700
b1111 !
b1111 .
1#
#800
0#
#850
b101 *
b10101010 '
b10101010 &
b10101010 -
#900
b10101010 !
b10101010 .
1#
#1000
0#
#1050
b110 *
bx &
bx -
1)
b101101 %
#1100
1#
#1200
0#
#1250
b111 *
#1300
1#
#1400
0#
#1450
b1000 *
b11110000 '
b11110000 &
b11110000 -
0)
b10001010100111001000001010000100100110001000101 %
#1500
b11110000 !
b11110000 .
1#
#1600
0#
#1650
b1001 *
b0 '
bx &
bx -
0$
1)
b100001101001100010001010100000101010010 %
#1700
b0 !
b0 .
1#
#1800
0#
#1850
b1010 *
1$
b101101 %
#1900
1#
#2000
0#
#2050
b11111111111111111111111111111111 +
