5 11 101 4 *
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd rassign2.vcd -o rassign2.cdd -v rassign2.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" rassign2.v 9 26 1
2 1 11 8000b 1 0 21004 0 0 1 16 0 0
2 2 11 40004 0 1 1410 0 0 1 1 a
2 3 11 4000b 1 48 16 1 2
1 a 1 11 70004 1 0 0 0 1 17 0 1 0 1 0 0
4 3 7 0 0
3 1 main.$u0 "main.$u0" rassign2.v 0 15 1
3 1 main.$u1 "main.$u1" rassign2.v 0 24 1
