set clock_constraint { \
    name clk \
    module Filter_HW_stream \
    port ap_clk \
    period 6.67 \
    uncertainty 1.8009 \
}

set all_path {}

set false_path {}

