$date
	Tue Sep 09 18:44:00 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module majority_tb $end
$var wire 1 ! f $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$scope module majority_ins $end
$var wire 1 " a $end
$var wire 1 $ b $end
$var wire 1 # c $end
$var wire 1 % d $end
$var wire 4 & w [0:3] $end
$var wire 2 ' s [1:0] $end
$var wire 1 ! f $end
$scope module MUX4to1_ins $end
$var wire 2 ( s [1:0] $end
$var wire 4 ) w [0:3] $end
$var reg 1 ! f $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 )
b0 (
b0 '
b0 &
0%
0$
0#
0"
0!
$end
#10
b1 &
b1 )
1#
#20
b0 &
b0 )
0#
b10 '
b10 (
1"
#30
1!
b111 &
b111 )
1%
1#
#40
