*RCL test circuit
V1 N001 0 SINE(0 5 10)
R1 N001 N002 1k
C1 N002 N003 1m
L1 N003 0 1
.tran 0 2s 0 0.0005s
.end
