<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog/>
      <simLog>
        <logs message="WARNING: There is no IP libs for this version of ModelSim. If you may use cosim with IP, please make sure the IP libs have been pre-compiled.&#xD;&#xA;# Model Technology ModelSim DE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017&#xD;&#xA;# vmap work work &#xD;&#xA;# Copying D:/modelsim_dlx64_10.6c/win64pe/../modelsim.ini to modelsim.ini&#xD;&#xA;# Modifying modelsim.ini&#xD;&#xA;# Model Technology ModelSim DE-64 vlog 10.6c Compiler 2017.07 Jul 26 2017&#xD;&#xA;# Start time: 15:44:54 on Jul 23,2020&#xD;&#xA;# vlog -sv -work work glbl.v &#xD;&#xA;# -- Compiling module glbl&#xD;&#xA;# &#xD;&#xA;# Top level modules:&#xD;&#xA;# &#x9;glbl&#xD;&#xA;# End time: 15:44:54 on Jul 23,2020, Elapsed time: 0:00:00&#xD;&#xA;# Errors: 0, Warnings: 0&#xD;&#xA;# Model Technology ModelSim DE-64 vlog 10.6c Compiler 2017.07 Jul 26 2017&#xD;&#xA;# Start time: 15:44:54 on Jul 23,2020&#xD;&#xA;# vlog -sv -work work shift_led.autotb.v &#xD;&#xA;# -- Compiling module apatb_shift_led_top&#xD;&#xA;# &#xD;&#xA;# Top level modules:&#xD;&#xA;# &#x9;apatb_shift_led_top&#xD;&#xA;# End time: 15:44:54 on Jul 23,2020, Elapsed time: 0:00:00&#xD;&#xA;# Errors: 0, Warnings: 0&#xD;&#xA;# Model Technology ModelSim DE-64 vlog 10.6c Compiler 2017.07 Jul 26 2017&#xD;&#xA;# Start time: 15:44:54 on Jul 23,2020&#xD;&#xA;# vlog -sv -work work shift_led.v &#xD;&#xA;# -- Compiling module shift_led&#xD;&#xA;# &#xD;&#xA;# Top level modules:&#xD;&#xA;# &#x9;shift_led&#xD;&#xA;# End time: 15:44:54 on Jul 23,2020, Elapsed time: 0:00:00&#xD;&#xA;# Errors: 0, Warnings: 0&#xD;&#xA;# vsim -debugDB -t 10ps -voptargs=&quot;&quot;+acc&quot;&quot; -L work -L unisims_ver -L xpm apatb_shift_led_top glbl -suppress 6630 -wlf shift_led.wlf &#xD;&#xA;# Start time: 15:44:56 on Jul 23,2020&#xD;&#xA;# //  ModelSim DE-64 10.6c Jul 26 2017&#xD;&#xA;# //&#xD;&#xA;# //  Copyright 1991-2017 Mentor Graphics Corporation&#xD;&#xA;# //  All Rights Reserved.&#xD;&#xA;# //&#xD;&#xA;# //  ModelSim DE-64 and its associated documentation contain trade&#xD;&#xA;# //  secrets and commercial or financial information that are the property of&#xD;&#xA;# //  Mentor Graphics Corporation and are privileged, confidential,&#xD;&#xA;# //  and exempt from disclosure under the Freedom of Information Act,&#xD;&#xA;# //  5 U.S.C. Section 552. Furthermore, this information&#xD;&#xA;# //  is prohibited from disclosure under the Trade Secrets Act,&#xD;&#xA;# //  18 U.S.C. Section 1905.&#xD;&#xA;# //&#xD;&#xA;# Loading sv_std.std&#xD;&#xA;# Loading work.apatb_shift_led_top&#xD;&#xA;# Loading work.shift_led&#xD;&#xA;# Loading work.glbl&#xD;&#xA;# ** Note: (vsim-8900) Creating design debug database vsim.dbg.&#xD;&#xA;# It appears vopt was not run with -debugdb option on this design.&#xD;&#xA;# Advanced Causality and Schematic debug features will not be available.&#xD;&#xA;# Variable Constant Generic SpecParam Memory Assertion Cover Endpoint ScVariable CellInternal ImmediateAssert VHDLFile&#xD;&#xA;# 1&#xD;&#xA;# 1&#xD;&#xA;# ////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;# // Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;# // Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;# //&#xD;&#xA;# // RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;# ////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;# // RTL Simulation : 0 / 8 [0.00%] @ &quot;12500&quot;&#xD;&#xA;# // RTL Simulation : 0 / 8 [20.00%] @ &quot;10000014500&quot;&#xD;&#xA;# // RTL Simulation : 0 / 8 [40.00%] @ &quot;20000015500&quot;&#xD;&#xA;# // RTL Simulation : 0 / 8 [60.00%] @ &quot;30000016500&quot;&#xD;&#xA;# // RTL Simulation : 0 / 8 [80.00%] @ &quot;40000017500&quot;&#xD;&#xA;# // RTL Simulation : 1 / 8 [100.00%] @ &quot;50000015500&quot;&#xD;&#xA;# // RTL Simulation : 1 / 8 [20.00%] @ &quot;60000016500&quot;&#xD;&#xA;# // RTL Simulation : 1 / 8 [40.00%] @ &quot;70000017500&quot;&#xD;&#xA;# // RTL Simulation : 1 / 8 [60.00%] @ &quot;80000018500&quot;&#xD;&#xA;# // RTL Simulation : 1 / 8 [80.00%] @ &quot;90000019500&quot;&#xD;&#xA;# // RTL Simulation : 2 / 8 [100.00%] @ &quot;100000017500&quot;&#xD;&#xA;# // RTL Simulation : 2 / 8 [20.00%] @ &quot;110000018500&quot;&#xD;&#xA;# // RTL Simulation : 2 / 8 [40.00%] @ &quot;120000019500&quot;&#xD;&#xA;# // RTL Simulation : 2 / 8 [60.00%] @ &quot;130000020500&quot;&#xD;&#xA;# // RTL Simulation : 2 / 8 [80.00%] @ &quot;140000021500&quot;&#xD;&#xA;# // RTL Simulation : 3 / 8 [100.00%] @ &quot;150000019500&quot;&#xD;&#xA;# // RTL Simulation : 3 / 8 [20.00%] @ &quot;160000020500&quot;&#xD;&#xA;# // RTL Simulation : 3 / 8 [40.00%] @ &quot;170000021500&quot;&#xD;&#xA;# // RTL Simulation : 3 / 8 [60.00%] @ &quot;180000022500&quot;&#xD;&#xA;# // RTL Simulation : 3 / 8 [80.00%] @ &quot;190000023500&quot;&#xD;&#xA;# // RTL Simulation : 4 / 8 [100.00%] @ &quot;200000021500&quot;&#xD;&#xA;# // RTL Simulation : 4 / 8 [20.00%] @ &quot;210000022500&quot;&#xD;&#xA;# // RTL Simulation : 4 / 8 [40.00%] @ &quot;220000023500&quot;&#xD;&#xA;# // RTL Simulation : 4 / 8 [60.00%] @ &quot;230000024500&quot;&#xD;&#xA;# // RTL Simulation : 4 / 8 [80.00%] @ &quot;240000025500&quot;&#xD;&#xA;# // RTL Simulation : 5 / 8 [100.00%] @ &quot;250000023500&quot;&#xD;&#xA;# // RTL Simulation : 5 / 8 [20.00%] @ &quot;260000024500&quot;&#xD;&#xA;# // RTL Simulation : 5 / 8 [40.00%] @ &quot;270000025500&quot;&#xD;&#xA;# // RTL Simulation : 5 / 8 [60.00%] @ &quot;280000026500&quot;&#xD;&#xA;# // RTL Simulation : 5 / 8 [80.00%] @ &quot;290000027500&quot;&#xD;&#xA;# // RTL Simulation : 6 / 8 [100.00%] @ &quot;300000025500&quot;&#xD;&#xA;# // RTL Simulation : 6 / 8 [20.00%] @ &quot;310000026500&quot;&#xD;&#xA;# // RTL Simulation : 6 / 8 [40.00%] @ &quot;320000027500&quot;&#xD;&#xA;# // RTL Simulation : 6 / 8 [60.00%] @ &quot;330000028500&quot;&#xD;&#xA;# // RTL Simulation : 6 / 8 [80.00%] @ &quot;340000029500&quot;&#xD;&#xA;# // RTL Simulation : 7 / 8 [100.00%] @ &quot;350000027500&quot;&#xD;&#xA;# // RTL Simulation : 7 / 8 [20.00%] @ &quot;360000028500&quot;&#xD;&#xA;# // RTL Simulation : 7 / 8 [40.00%] @ &quot;370000029500&quot;&#xD;&#xA;# // RTL Simulation : 7 / 8 [60.00%] @ &quot;380000030500&quot;&#xD;&#xA;# // RTL Simulation : 7 / 8 [80.00%] @ &quot;390000031500&quot;&#xD;&#xA;# // RTL Simulation : 8 / 8 [100.00%] @ &quot;400000029500&quot;&#xD;&#xA;# ////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;# ** Note: $finish    : shift_led.autotb.v(292)&#xD;&#xA;#    Time: 4000000335 ns  Iteration: 1  Instance: /apatb_shift_led_top&#xD;&#xA;# End time: 16:23:12 on Jul 23,2020, Elapsed time: 0:38:16&#xD;&#xA;# Errors: 0, Warnings: 0" projectName="shift_led" solutionName="solution1" date="2020-07-23T16:23:14.275+0800" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
