#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001c7e2bebb00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001c7e2be75a0 .scope module, "riscv_cpu_tb" "riscv_cpu_tb" 3 3;
 .timescale -9 -12;
P_000001c7e2bd7060 .param/l "CLK_PERIOD" 0 3 6, +C4<00000000000000000000000000001010>;
P_000001c7e2bd7098 .param/l "DATA_MEM_ADDR_WIDTH" 0 3 9, +C4<00000000000000000000000000001010>;
P_000001c7e2bd70d0 .param/l "DATA_MEM_SIZE" 0 3 8, +C4<00000000000000000000010000000000>;
P_000001c7e2bd7108 .param/l "INSTR_MEM_ADDR_WIDTH" 0 3 10, +C4<00000000000000000000000000001010>;
P_000001c7e2bd7140 .param/l "INSTR_MEM_SIZE" 0 3 7, +C4<00000000000000000000010000000000>;
L_000001c7e2bdfc00 .functor BUFZ 32, L_000001c7e2cab0d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c7e2b3bf70 .functor BUFZ 32, L_000001c7e2cb0a00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c7e2c50ce0_0 .net *"_ivl_0", 31 0, L_000001c7e2cab0d0;  1 drivers
v000001c7e2c50920_0 .net *"_ivl_10", 31 0, L_000001c7e2cb0a00;  1 drivers
v000001c7e2c50ec0_0 .net *"_ivl_12", 31 0, L_000001c7e2cafa60;  1 drivers
v000001c7e2c51b40_0 .net *"_ivl_14", 29 0, L_000001c7e2caf920;  1 drivers
L_000001c7e2c525e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c7e2c502e0_0 .net *"_ivl_16", 1 0, L_000001c7e2c525e8;  1 drivers
v000001c7e2c50380_0 .net *"_ivl_2", 31 0, L_000001c7e2cab530;  1 drivers
v000001c7e2c509c0_0 .net *"_ivl_4", 29 0, L_000001c7e2cab3f0;  1 drivers
L_000001c7e2c525a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c7e2c516e0_0 .net *"_ivl_6", 1 0, L_000001c7e2c525a0;  1 drivers
v000001c7e2c504c0_0 .var "clk", 0 0;
v000001c7e2c50600_0 .net "data_addr", 31 0, L_000001c7e2bdfa40;  1 drivers
v000001c7e2c51140 .array "data_mem", 1023 0, 31 0;
v000001c7e2c511e0_0 .net "data_rdata", 31 0, L_000001c7e2b3bf70;  1 drivers
v000001c7e2c506a0_0 .net "data_wdata", 31 0, L_000001c7e2be00d0;  1 drivers
v000001c7e2c51280_0 .net "data_we", 3 0, L_000001c7e2caab30;  1 drivers
v000001c7e2c51320_0 .net "instr_addr", 31 0, L_000001c7e2be05a0;  1 drivers
v000001c7e2c51be0_0 .net "instr_data", 31 0, L_000001c7e2bdfc00;  1 drivers
v000001c7e2c51780 .array "instr_mem", 1023 0, 31 0;
v000001c7e2c513c0_0 .var "rst", 0 0;
L_000001c7e2cab0d0 .array/port v000001c7e2c51780, L_000001c7e2cab530;
L_000001c7e2cab3f0 .part L_000001c7e2be05a0, 2, 30;
L_000001c7e2cab530 .concat [ 30 2 0 0], L_000001c7e2cab3f0, L_000001c7e2c525a0;
L_000001c7e2cb0a00 .array/port v000001c7e2c51140, L_000001c7e2cafa60;
L_000001c7e2caf920 .part L_000001c7e2bdfa40, 2, 30;
L_000001c7e2cafa60 .concat [ 30 2 0 0], L_000001c7e2caf920, L_000001c7e2c525e8;
S_000001c7e2be8d50 .scope begin, "$unm_blk_33" "$unm_blk_33" 3 84, 3 84 0, S_000001c7e2be75a0;
 .timescale -9 -12;
E_000001c7e2bcd740 .event anyedge, v000001c7e2c44000_0;
S_000001c7e2be8ee0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 91, 3 91 0, S_000001c7e2be8d50;
 .timescale -9 -12;
v000001c7e2bcac30_0 .var/2s "i", 31 0;
S_000001c7e2b8cfa0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 94, 3 94 0, S_000001c7e2be8d50;
 .timescale -9 -12;
v000001c7e2bc9bf0_0 .var/2s "i", 31 0;
S_000001c7e2b8d130 .scope begin, "run_block" "run_block" 3 130, 3 130 0, S_000001c7e2be8d50;
 .timescale -9 -12;
E_000001c7e2bcd780 .event anyedge, v000001c7e2c507e0_0;
S_000001c7e2b934c0 .scope begin, "timeout_block" "timeout_block" 3 123, 3 123 0, S_000001c7e2be8d50;
 .timescale -9 -12;
S_000001c7e2b93650 .scope task, "dump_data_memory" "dump_data_memory" 3 154, 3 154 0, S_000001c7e2be75a0;
 .timescale -9 -12;
v000001c7e2bc9fb0_0 .var "num_words", 31 0;
v000001c7e2bca050_0 .var "start_word_addr", 31 0;
TD_riscv_cpu_tb.dump_data_memory ;
    %load/vec4 v000001c7e2bca050_0;
    %load/vec4 v000001c7e2bc9fb0_0;
    %add;
    %subi 1, 0, 32;
    %vpi_call/w 3 155 "$display", "--- Data Memory Dump (Word Addr: %0d to %0d) ---", v000001c7e2bca050_0, S<0,vec4,u32> {1 0 0};
    %fork t_1, S_000001c7e2b79620;
    %jmp t_0;
    .scope S_000001c7e2b79620;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c7e2bc9470_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001c7e2bc9470_0;
    %load/vec4 v000001c7e2bc9fb0_0;
    %cmp/u;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000001c7e2bca050_0;
    %load/vec4 v000001c7e2bc9470_0;
    %add;
    %muli 4, 0, 32;
    %load/vec4 v000001c7e2bca050_0;
    %load/vec4 v000001c7e2bc9470_0;
    %add;
    %load/vec4 v000001c7e2bca050_0;
    %load/vec4 v000001c7e2bc9470_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v000001c7e2c51140, 4;
    %load/vec4 v000001c7e2bca050_0;
    %load/vec4 v000001c7e2bc9470_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v000001c7e2c51140, 4;
    %vpi_call/w 3 157 "$display", "Mem[0x%h (Word %0d)]: 0x%h (%0d)", S<3,vec4,u32>, S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,u32> {4 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001c7e2bc9470_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001c7e2bc9470_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_000001c7e2b93650;
t_0 %join;
    %vpi_call/w 3 159 "$display", "--------------------------------------------------" {0 0 0};
    %end;
S_000001c7e2b79620 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 156, 3 156 0, S_000001c7e2b93650;
 .timescale -9 -12;
v000001c7e2bc9470_0 .var/i "i", 31 0;
S_000001c7e2b797b0 .scope module, "dut" "riscv_cpu" 3 27, 4 2 0, S_000001c7e2be75a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "instr_addr_o";
    .port_info 3 /INPUT 32 "instr_data_i";
    .port_info 4 /OUTPUT 32 "data_addr_o";
    .port_info 5 /OUTPUT 32 "data_wdata_o";
    .port_info 6 /OUTPUT 4 "data_we_o";
    .port_info 7 /INPUT 32 "data_rdata_i";
L_000001c7e2be0060 .functor BUFZ 1, v000001c7e2bcae10_0, C4<0>, C4<0>, C4<0>;
L_000001c7e2bdfe30 .functor BUFZ 1, v000001c7e2bc9d30_0, C4<0>, C4<0>, C4<0>;
L_000001c7e2bdf8f0 .functor BUFZ 1, v000001c7e2bca410_0, C4<0>, C4<0>, C4<0>;
L_000001c7e2bdf730 .functor BUFZ 2, v000001c7e2bcaf50_0, C4<00>, C4<00>, C4<00>;
L_000001c7e2bdfb90 .functor BUFZ 1, L_000001c7e2bdf8f0, C4<0>, C4<0>, C4<0>;
L_000001c7e2be01b0 .functor BUFZ 2, L_000001c7e2bdf730, C4<00>, C4<00>, C4<00>;
L_000001c7e2be05a0 .functor BUFZ 32, L_000001c7e2bdfff0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c7e2c52438 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v000001c7e2c465e0_0 .net/2u *"_ivl_4", 6 0, L_000001c7e2c52438;  1 drivers
v000001c7e2c476c0_0 .net "clk", 0 0, v000001c7e2c504c0_0;  1 drivers
v000001c7e2c47ee0_0 .net "ctrl_alu_op", 3 0, v000001c7e2bca0f0_0;  1 drivers
v000001c7e2c47f80_0 .net "ctrl_alu_src_a_sel", 0 0, v000001c7e2bc9790_0;  1 drivers
v000001c7e2c471c0_0 .net "ctrl_alu_src_b_sel", 1 0, v000001c7e2bca7d0_0;  1 drivers
v000001c7e2c47d00_0 .net "ctrl_branch", 0 0, v000001c7e2bca910_0;  1 drivers
v000001c7e2c47580_0 .net "ctrl_jump", 0 0, v000001c7e2bcb090_0;  1 drivers
v000001c7e2c47260_0 .net "ctrl_mem_read", 0 0, v000001c7e2bcae10_0;  1 drivers
v000001c7e2c46cc0_0 .net "ctrl_mem_write", 0 0, v000001c7e2bc9d30_0;  1 drivers
v000001c7e2c46900_0 .net "ctrl_reg_we", 0 0, v000001c7e2bca410_0;  1 drivers
v000001c7e2c46720_0 .net "ctrl_wb_mux_sel", 1 0, v000001c7e2bcaf50_0;  1 drivers
v000001c7e2c47440_0 .net "data_addr_o", 31 0, L_000001c7e2bdfa40;  alias, 1 drivers
v000001c7e2c46220_0 .net "data_rdata_i", 31 0, L_000001c7e2b3bf70;  alias, 1 drivers
v000001c7e2c46e00_0 .net "data_wdata_o", 31 0, L_000001c7e2be00d0;  alias, 1 drivers
v000001c7e2c47620_0 .net "data_we_o", 3 0, L_000001c7e2caab30;  alias, 1 drivers
v000001c7e2c47c60_0 .net "ex_alu_result", 31 0, L_000001c7e2be0300;  1 drivers
v000001c7e2c47760_0 .net "ex_alu_zero", 0 0, L_000001c7e2bdf9d0;  1 drivers
v000001c7e2c47bc0_0 .net "ex_branch_condition_met", 0 0, v000001c7e2c43a60_0;  1 drivers
v000001c7e2c46360_0 .net "ex_branch_target_addr", 31 0, L_000001c7e2caa590;  1 drivers
v000001c7e2c467c0_0 .net "ex_jalr_target_addr", 31 0, L_000001c7e2caa810;  1 drivers
v000001c7e2c469a0_0 .net "ex_mem_read", 0 0, L_000001c7e2be0060;  1 drivers
v000001c7e2c46a40_0 .net "ex_mem_write", 0 0, L_000001c7e2bdfe30;  1 drivers
v000001c7e2c51820_0 .net "ex_pc_plus4", 31 0, L_000001c7e2bdfd50;  1 drivers
v000001c7e2c51960_0 .net "ex_rd_addr", 4 0, L_000001c7e2bdfb20;  1 drivers
v000001c7e2c51dc0_0 .net "ex_reg_we", 0 0, L_000001c7e2bdf8f0;  1 drivers
v000001c7e2c51fa0_0 .net "ex_rs2_data", 31 0, L_000001c7e2be04c0;  1 drivers
v000001c7e2c50420_0 .net "ex_wb_mux_sel", 1 0, L_000001c7e2bdf730;  1 drivers
v000001c7e2c50880_0 .net "id_funct3", 2 0, L_000001c7e2caae50;  1 drivers
v000001c7e2c52040_0 .net "id_funct7", 6 0, L_000001c7e2caa630;  1 drivers
v000001c7e2c50d80_0 .net "id_imm", 31 0, v000001c7e2c45c50_0;  1 drivers
v000001c7e2c51c80_0 .net "id_opcode", 6 0, L_000001c7e2c51640;  1 drivers
v000001c7e2c51d20_0 .net "id_pc", 31 0, L_000001c7e2bdff80;  1 drivers
v000001c7e2c501a0_0 .net "id_pc_plus4", 31 0, L_000001c7e2bdfce0;  1 drivers
v000001c7e2c50f60_0 .net "id_rd_addr", 4 0, L_000001c7e2cab850;  1 drivers
v000001c7e2c51500_0 .net "id_rs1_data", 31 0, L_000001c7e2caba30;  1 drivers
v000001c7e2c518c0_0 .net "id_rs2_data", 31 0, L_000001c7e2cab8f0;  1 drivers
v000001c7e2c50560_0 .net "if_pc", 31 0, L_000001c7e2bdfff0;  1 drivers
v000001c7e2c51f00_0 .net "if_pc_plus4", 31 0, L_000001c7e2be0450;  1 drivers
v000001c7e2c507e0_0 .net "instr_addr_o", 31 0, L_000001c7e2be05a0;  alias, 1 drivers
v000001c7e2c50ba0_0 .net "instr_data_i", 31 0, L_000001c7e2bdfc00;  alias, 1 drivers
v000001c7e2c50c40_0 .net "is_jalr", 0 0, L_000001c7e2caa1d0;  1 drivers
v000001c7e2c515a0_0 .net "jal_target_addr", 31 0, L_000001c7e2cab170;  1 drivers
v000001c7e2c50b00_0 .net "mem_alu_result", 31 0, L_000001c7e2bdfab0;  1 drivers
v000001c7e2c51e60_0 .net "mem_pc_plus4", 31 0, L_000001c7e2be0140;  1 drivers
v000001c7e2c50a60_0 .net "mem_rd_addr", 4 0, L_000001c7e2bdff10;  1 drivers
v000001c7e2c50240_0 .net "mem_rdata", 31 0, L_000001c7e2bdfdc0;  1 drivers
v000001c7e2c51000_0 .net "mem_reg_we", 0 0, L_000001c7e2bdfb90;  1 drivers
v000001c7e2c510a0_0 .net "mem_wb_mux_sel", 1 0, L_000001c7e2be01b0;  1 drivers
v000001c7e2c51a00_0 .net "rst", 0 0, v000001c7e2c513c0_0;  1 drivers
v000001c7e2c51aa0_0 .net "wb_rd_addr", 4 0, L_000001c7e2be03e0;  1 drivers
v000001c7e2c50e20_0 .net "wb_rd_data", 31 0, L_000001c7e2be0530;  1 drivers
v000001c7e2c50740_0 .net "wb_reg_we", 0 0, L_000001c7e2be0370;  1 drivers
L_000001c7e2cabfd0 .part L_000001c7e2caa630, 5, 1;
L_000001c7e2cab170 .arith/sum 32, L_000001c7e2bdfff0, v000001c7e2c45c50_0;
L_000001c7e2caa1d0 .cmp/eq 7, L_000001c7e2c51640, L_000001c7e2c52438;
S_000001c7e2b72170 .scope module, "control_unit_inst" "control_unit" 4 125, 5 2 0, S_000001c7e2b797b0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode_i";
    .port_info 1 /INPUT 3 "funct3_i";
    .port_info 2 /INPUT 1 "funct7_b5_i";
    .port_info 3 /OUTPUT 1 "alu_src_a_sel_o";
    .port_info 4 /OUTPUT 2 "alu_src_b_sel_o";
    .port_info 5 /OUTPUT 4 "alu_op_o";
    .port_info 6 /OUTPUT 1 "mem_read_o";
    .port_info 7 /OUTPUT 1 "mem_write_o";
    .port_info 8 /OUTPUT 1 "reg_we_o";
    .port_info 9 /OUTPUT 2 "wb_mux_sel_o";
    .port_info 10 /OUTPUT 1 "branch_o";
    .port_info 11 /OUTPUT 1 "jump_o";
P_000001c7e2bee8b0 .param/l "ALU_OP_ADD" 1 5 37, C4<0000>;
P_000001c7e2bee8e8 .param/l "ALU_OP_AND" 1 5 46, C4<1001>;
P_000001c7e2bee920 .param/l "ALU_OP_OR" 1 5 45, C4<1000>;
P_000001c7e2bee958 .param/l "ALU_OP_PASS_B" 1 5 47, C4<1010>;
P_000001c7e2bee990 .param/l "ALU_OP_SLL" 1 5 39, C4<0010>;
P_000001c7e2bee9c8 .param/l "ALU_OP_SLT" 1 5 40, C4<0011>;
P_000001c7e2beea00 .param/l "ALU_OP_SLTU" 1 5 41, C4<0100>;
P_000001c7e2beea38 .param/l "ALU_OP_SRA" 1 5 44, C4<0111>;
P_000001c7e2beea70 .param/l "ALU_OP_SRL" 1 5 43, C4<0110>;
P_000001c7e2beeaa8 .param/l "ALU_OP_SUB" 1 5 38, C4<0001>;
P_000001c7e2beeae0 .param/l "ALU_OP_XOR" 1 5 42, C4<0101>;
P_000001c7e2beeb18 .param/l "DEFAULT_ALU_OP" 1 5 53, C4<0000>;
P_000001c7e2beeb50 .param/l "DEFAULT_ALU_SRC_A" 1 5 51, C4<1>;
P_000001c7e2beeb88 .param/l "DEFAULT_ALU_SRC_B" 1 5 52, C4<00>;
P_000001c7e2beebc0 .param/l "DEFAULT_BRANCH" 1 5 58, C4<0>;
P_000001c7e2beebf8 .param/l "DEFAULT_JUMP" 1 5 59, C4<0>;
P_000001c7e2beec30 .param/l "DEFAULT_MEM_READ" 1 5 54, C4<0>;
P_000001c7e2beec68 .param/l "DEFAULT_MEM_WRITE" 1 5 55, C4<0>;
P_000001c7e2beeca0 .param/l "DEFAULT_REG_WE" 1 5 56, C4<0>;
P_000001c7e2beecd8 .param/l "DEFAULT_WB_MUX" 1 5 57, C4<00>;
P_000001c7e2beed10 .param/l "OPCODE_AUIPC" 1 5 31, C4<0010111>;
P_000001c7e2beed48 .param/l "OPCODE_BRANCH" 1 5 29, C4<1100011>;
P_000001c7e2beed80 .param/l "OPCODE_I_TYPE" 1 5 26, C4<0010011>;
P_000001c7e2beedb8 .param/l "OPCODE_JAL" 1 5 32, C4<1101111>;
P_000001c7e2beedf0 .param/l "OPCODE_JALR" 1 5 33, C4<1100111>;
P_000001c7e2beee28 .param/l "OPCODE_LOAD" 1 5 27, C4<0000011>;
P_000001c7e2beee60 .param/l "OPCODE_LUI" 1 5 30, C4<0110111>;
P_000001c7e2beee98 .param/l "OPCODE_R_TYPE" 1 5 25, C4<0110011>;
P_000001c7e2beeed0 .param/l "OPCODE_STORE" 1 5 28, C4<0100011>;
v000001c7e2bca0f0_0 .var "alu_op_o", 3 0;
v000001c7e2bc9790_0 .var "alu_src_a_sel_o", 0 0;
v000001c7e2bca7d0_0 .var "alu_src_b_sel_o", 1 0;
v000001c7e2bca910_0 .var "branch_o", 0 0;
v000001c7e2bca550_0 .net "funct3_i", 2 0, L_000001c7e2caae50;  alias, 1 drivers
v000001c7e2bc9510_0 .net "funct7_b5_i", 0 0, L_000001c7e2cabfd0;  1 drivers
v000001c7e2bcb090_0 .var "jump_o", 0 0;
v000001c7e2bcae10_0 .var "mem_read_o", 0 0;
v000001c7e2bc9d30_0 .var "mem_write_o", 0 0;
v000001c7e2bc95b0_0 .net "opcode_i", 6 0, L_000001c7e2c51640;  alias, 1 drivers
v000001c7e2bca410_0 .var "reg_we_o", 0 0;
v000001c7e2bcaf50_0 .var "wb_mux_sel_o", 1 0;
E_000001c7e2bce100 .event anyedge, v000001c7e2bc95b0_0, v000001c7e2bca550_0, v000001c7e2bc9510_0;
S_000001c7e2b72300 .scope module, "ex_stage_inst" "ex_stage" 4 147, 6 2 0, S_000001c7e2b797b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_i";
    .port_info 3 /INPUT 32 "rs1_data_i";
    .port_info 4 /INPUT 32 "rs2_data_i";
    .port_info 5 /INPUT 32 "imm_i";
    .port_info 6 /INPUT 5 "rd_addr_i";
    .port_info 7 /INPUT 32 "pc_plus4_i";
    .port_info 8 /INPUT 1 "alu_src_a_sel_i";
    .port_info 9 /INPUT 2 "alu_src_b_sel_i";
    .port_info 10 /INPUT 4 "alu_op_i";
    .port_info 11 /INPUT 3 "funct3_i";
    .port_info 12 /INPUT 1 "branch_i";
    .port_info 13 /OUTPUT 32 "alu_result_o";
    .port_info 14 /OUTPUT 1 "alu_zero_o";
    .port_info 15 /OUTPUT 32 "rs2_data_o";
    .port_info 16 /OUTPUT 5 "rd_addr_o";
    .port_info 17 /OUTPUT 32 "pc_plus4_o";
    .port_info 18 /OUTPUT 32 "branch_target_addr_o";
    .port_info 19 /OUTPUT 32 "jalr_target_addr_o";
    .port_info 20 /OUTPUT 1 "branch_condition_met_o";
L_000001c7e2be0300 .functor BUFZ 32, L_000001c7e2be0220, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c7e2bdf9d0 .functor BUFZ 1, L_000001c7e2cab350, C4<0>, C4<0>, C4<0>;
L_000001c7e2be04c0 .functor BUFZ 32, L_000001c7e2cab8f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c7e2bdfb20 .functor BUFZ 5, L_000001c7e2cab850, C4<00000>, C4<00000>, C4<00000>;
L_000001c7e2bdfd50 .functor BUFZ 32, L_000001c7e2bdfce0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c7e2c52480 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001c7e2bca2d0_0 .net/2u *"_ivl_2", 1 0, L_000001c7e2c52480;  1 drivers
v000001c7e2bca370_0 .net *"_ivl_4", 0 0, L_000001c7e2cab210;  1 drivers
v000001c7e2bca9b0_0 .net "alu_op_i", 3 0, v000001c7e2bca0f0_0;  alias, 1 drivers
v000001c7e2bca4b0_0 .net "alu_operand_a", 31 0, L_000001c7e2caa310;  1 drivers
v000001c7e2bcaa50_0 .net "alu_operand_b", 31 0, L_000001c7e2caa4f0;  1 drivers
v000001c7e2c43600_0 .net "alu_result", 31 0, L_000001c7e2be0220;  1 drivers
v000001c7e2c42660_0 .net "alu_result_o", 31 0, L_000001c7e2be0300;  alias, 1 drivers
v000001c7e2c42f20_0 .net "alu_sign", 0 0, L_000001c7e2caaa90;  1 drivers
v000001c7e2c423e0_0 .net "alu_src_a_sel_i", 0 0, v000001c7e2bc9790_0;  alias, 1 drivers
v000001c7e2c436a0_0 .net "alu_src_b_sel_i", 1 0, v000001c7e2bca7d0_0;  alias, 1 drivers
v000001c7e2c42c00_0 .net "alu_zero", 0 0, L_000001c7e2cab350;  1 drivers
v000001c7e2c42520_0 .net "alu_zero_o", 0 0, L_000001c7e2bdf9d0;  alias, 1 drivers
v000001c7e2c43a60_0 .var "branch_condition_met_o", 0 0;
v000001c7e2c434c0_0 .net "branch_i", 0 0, v000001c7e2bca910_0;  alias, 1 drivers
v000001c7e2c43880_0 .net "branch_target_addr_o", 31 0, L_000001c7e2caa590;  alias, 1 drivers
v000001c7e2c432e0_0 .net "clk", 0 0, v000001c7e2c504c0_0;  alias, 1 drivers
v000001c7e2c42200_0 .net "funct3_i", 2 0, L_000001c7e2caae50;  alias, 1 drivers
v000001c7e2c43740_0 .net "imm_i", 31 0, v000001c7e2c45c50_0;  alias, 1 drivers
v000001c7e2c43b00_0 .net "jalr_target_addr_o", 31 0, L_000001c7e2caa810;  alias, 1 drivers
v000001c7e2c439c0_0 .net "pc_i", 31 0, L_000001c7e2bdff80;  alias, 1 drivers
v000001c7e2c422a0_0 .net "pc_plus4_i", 31 0, L_000001c7e2bdfce0;  alias, 1 drivers
v000001c7e2c42160_0 .net "pc_plus4_o", 31 0, L_000001c7e2bdfd50;  alias, 1 drivers
v000001c7e2c43060_0 .net "rd_addr_i", 4 0, L_000001c7e2cab850;  alias, 1 drivers
v000001c7e2c43e20_0 .net "rd_addr_o", 4 0, L_000001c7e2bdfb20;  alias, 1 drivers
v000001c7e2c42b60_0 .net "rs1_data_i", 31 0, L_000001c7e2caba30;  alias, 1 drivers
v000001c7e2c427a0_0 .net "rs2_data_i", 31 0, L_000001c7e2cab8f0;  alias, 1 drivers
v000001c7e2c43ec0_0 .net "rs2_data_o", 31 0, L_000001c7e2be04c0;  alias, 1 drivers
v000001c7e2c44000_0 .net "rst", 0 0, v000001c7e2c513c0_0;  alias, 1 drivers
E_000001c7e2bcd9c0/0 .event anyedge, v000001c7e2bca910_0, v000001c7e2bca550_0, v000001c7e2bc9ab0_0, v000001c7e2c42f20_0;
E_000001c7e2bcd9c0/1 .event anyedge, v000001c7e2c42b60_0, v000001c7e2c427a0_0;
E_000001c7e2bcd9c0 .event/or E_000001c7e2bcd9c0/0, E_000001c7e2bcd9c0/1;
L_000001c7e2caa310 .functor MUXZ 32, L_000001c7e2bdff80, L_000001c7e2caba30, v000001c7e2bc9790_0, C4<>;
L_000001c7e2cab210 .cmp/eq 2, v000001c7e2bca7d0_0, L_000001c7e2c52480;
L_000001c7e2caa4f0 .functor MUXZ 32, L_000001c7e2cab8f0, v000001c7e2c45c50_0, L_000001c7e2cab210, C4<>;
L_000001c7e2caa590 .arith/sum 32, L_000001c7e2bdff80, v000001c7e2c45c50_0;
L_000001c7e2caa810 .arith/sum 32, L_000001c7e2caba30, v000001c7e2c45c50_0;
L_000001c7e2caaa90 .part L_000001c7e2be0220, 31, 1;
S_000001c7e2b69390 .scope module, "alu_inst" "alu" 6 49, 7 2 0, S_000001c7e2b72300;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand_a_i";
    .port_info 1 /INPUT 32 "operand_b_i";
    .port_info 2 /INPUT 4 "alu_op_i";
    .port_info 3 /OUTPUT 32 "result_o";
    .port_info 4 /OUTPUT 1 "zero_o";
P_000001c7e2b69520 .param/l "ALU_OP_ADD" 1 7 11, C4<0000>;
P_000001c7e2b69558 .param/l "ALU_OP_AND" 1 7 20, C4<1001>;
P_000001c7e2b69590 .param/l "ALU_OP_OR" 1 7 19, C4<1000>;
P_000001c7e2b695c8 .param/l "ALU_OP_SLL" 1 7 13, C4<0010>;
P_000001c7e2b69600 .param/l "ALU_OP_SLT" 1 7 14, C4<0011>;
P_000001c7e2b69638 .param/l "ALU_OP_SLTU" 1 7 15, C4<0100>;
P_000001c7e2b69670 .param/l "ALU_OP_SRA" 1 7 18, C4<0111>;
P_000001c7e2b696a8 .param/l "ALU_OP_SRL" 1 7 17, C4<0110>;
P_000001c7e2b696e0 .param/l "ALU_OP_SUB" 1 7 12, C4<0001>;
P_000001c7e2b69718 .param/l "ALU_OP_XOR" 1 7 16, C4<0101>;
L_000001c7e2be0220 .functor BUFZ 32, v000001c7e2bcaff0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c7e2c524c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c7e2bc98d0_0 .net/2u *"_ivl_2", 31 0, L_000001c7e2c524c8;  1 drivers
v000001c7e2bc9830_0 .net "alu_op_i", 3 0, v000001c7e2bca0f0_0;  alias, 1 drivers
v000001c7e2bca190_0 .net "operand_a_i", 31 0, L_000001c7e2caa310;  alias, 1 drivers
v000001c7e2bca690_0 .net "operand_b_i", 31 0, L_000001c7e2caa4f0;  alias, 1 drivers
v000001c7e2bcaff0_0 .var "result_comb", 31 0;
v000001c7e2bc9a10_0 .net "result_o", 31 0, L_000001c7e2be0220;  alias, 1 drivers
v000001c7e2bc9ab0_0 .net "zero_o", 0 0, L_000001c7e2cab350;  alias, 1 drivers
E_000001c7e2bcd480 .event anyedge, v000001c7e2bca0f0_0, v000001c7e2bca190_0, v000001c7e2bca690_0;
L_000001c7e2cab350 .cmp/eq 32, v000001c7e2bcaff0_0, L_000001c7e2c524c8;
S_000001c7e2b57da0 .scope module, "id_stage_inst" "id_stage" 4 102, 8 2 0, S_000001c7e2b797b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_i";
    .port_info 3 /INPUT 32 "instr_i";
    .port_info 4 /INPUT 32 "pc_plus4_i";
    .port_info 5 /INPUT 1 "wb_reg_we_i";
    .port_info 6 /INPUT 5 "wb_rd_addr_i";
    .port_info 7 /INPUT 32 "wb_rd_data_i";
    .port_info 8 /OUTPUT 32 "rs1_data_o";
    .port_info 9 /OUTPUT 32 "rs2_data_o";
    .port_info 10 /OUTPUT 32 "imm_o";
    .port_info 11 /OUTPUT 5 "rd_addr_o";
    .port_info 12 /OUTPUT 7 "opcode_o";
    .port_info 13 /OUTPUT 3 "funct3_o";
    .port_info 14 /OUTPUT 7 "funct7_o";
    .port_info 15 /OUTPUT 32 "pc_o";
    .port_info 16 /OUTPUT 32 "pc_plus4_o";
L_000001c7e2bdff80 .functor BUFZ 32, L_000001c7e2bdfff0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c7e2bdfce0 .functor BUFZ 32, L_000001c7e2be0450, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c7e2c521b0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c7e2c43560_0 .net/2u *"_ivl_12", 4 0, L_000001c7e2c521b0;  1 drivers
v000001c7e2c43d80_0 .net *"_ivl_14", 0 0, L_000001c7e2cab710;  1 drivers
L_000001c7e2c521f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c7e2c42ca0_0 .net/2u *"_ivl_16", 31 0, L_000001c7e2c521f8;  1 drivers
v000001c7e2c43100_0 .net *"_ivl_18", 31 0, L_000001c7e2cab490;  1 drivers
v000001c7e2c42fc0_0 .net *"_ivl_20", 6 0, L_000001c7e2cab2b0;  1 drivers
L_000001c7e2c52240 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c7e2c42840_0 .net *"_ivl_23", 1 0, L_000001c7e2c52240;  1 drivers
L_000001c7e2c52288 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c7e2c42340_0 .net/2u *"_ivl_26", 4 0, L_000001c7e2c52288;  1 drivers
v000001c7e2c43420_0 .net *"_ivl_28", 0 0, L_000001c7e2cab7b0;  1 drivers
L_000001c7e2c522d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c7e2c42480_0 .net/2u *"_ivl_30", 31 0, L_000001c7e2c522d0;  1 drivers
v000001c7e2c431a0_0 .net *"_ivl_32", 31 0, L_000001c7e2cabd50;  1 drivers
v000001c7e2c43240_0 .net *"_ivl_34", 6 0, L_000001c7e2cabf30;  1 drivers
L_000001c7e2c52318 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c7e2c43920_0 .net *"_ivl_37", 1 0, L_000001c7e2c52318;  1 drivers
v000001c7e2c43ba0_0 .net *"_ivl_41", 0 0, L_000001c7e2caa270;  1 drivers
v000001c7e2c43380_0 .net *"_ivl_42", 19 0, L_000001c7e2cac070;  1 drivers
v000001c7e2c43c40_0 .net *"_ivl_45", 11 0, L_000001c7e2cab5d0;  1 drivers
v000001c7e2c425c0_0 .net *"_ivl_49", 0 0, L_000001c7e2caa450;  1 drivers
v000001c7e2c42700_0 .net *"_ivl_50", 19 0, L_000001c7e2caac70;  1 drivers
v000001c7e2c437e0_0 .net *"_ivl_53", 6 0, L_000001c7e2caa770;  1 drivers
v000001c7e2c428e0_0 .net *"_ivl_55", 4 0, L_000001c7e2caadb0;  1 drivers
v000001c7e2c43ce0_0 .net *"_ivl_59", 0 0, L_000001c7e2cabe90;  1 drivers
v000001c7e2c42980_0 .net *"_ivl_60", 19 0, L_000001c7e2caa6d0;  1 drivers
v000001c7e2c42d40_0 .net *"_ivl_63", 0 0, L_000001c7e2caaef0;  1 drivers
v000001c7e2c42a20_0 .net *"_ivl_65", 5 0, L_000001c7e2caabd0;  1 drivers
v000001c7e2c43f60_0 .net *"_ivl_67", 3 0, L_000001c7e2cabad0;  1 drivers
L_000001c7e2c52360 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c7e2c42de0_0 .net/2u *"_ivl_68", 0 0, L_000001c7e2c52360;  1 drivers
v000001c7e2c42ac0_0 .net *"_ivl_73", 19 0, L_000001c7e2caa3b0;  1 drivers
L_000001c7e2c523a8 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001c7e2c42e80_0 .net/2u *"_ivl_74", 11 0, L_000001c7e2c523a8;  1 drivers
v000001c7e2c45390_0 .net *"_ivl_79", 0 0, L_000001c7e2cabdf0;  1 drivers
v000001c7e2c45cf0_0 .net *"_ivl_80", 11 0, L_000001c7e2cab030;  1 drivers
v000001c7e2c445d0_0 .net *"_ivl_83", 7 0, L_000001c7e2cabb70;  1 drivers
v000001c7e2c45d90_0 .net *"_ivl_85", 0 0, L_000001c7e2caa9f0;  1 drivers
v000001c7e2c45e30_0 .net *"_ivl_87", 9 0, L_000001c7e2cabc10;  1 drivers
L_000001c7e2c523f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c7e2c45f70_0 .net/2u *"_ivl_88", 0 0, L_000001c7e2c523f0;  1 drivers
v000001c7e2c44f30_0 .net "clk", 0 0, v000001c7e2c504c0_0;  alias, 1 drivers
v000001c7e2c45b10_0 .net "funct3_o", 2 0, L_000001c7e2caae50;  alias, 1 drivers
v000001c7e2c46010_0 .net "funct7_o", 6 0, L_000001c7e2caa630;  alias, 1 drivers
v000001c7e2c45570_0 .var/i "i", 31 0;
v000001c7e2c44a30_0 .net "imm_b_type", 31 0, L_000001c7e2cabcb0;  1 drivers
v000001c7e2c45ed0_0 .net "imm_i_type", 31 0, L_000001c7e2caa8b0;  1 drivers
v000001c7e2c452f0_0 .net "imm_j_type", 31 0, L_000001c7e2caaf90;  1 drivers
v000001c7e2c45c50_0 .var "imm_o", 31 0;
v000001c7e2c44170_0 .net "imm_s_type", 31 0, L_000001c7e2caa950;  1 drivers
v000001c7e2c454d0_0 .net "imm_u_type", 31 0, L_000001c7e2cab670;  1 drivers
v000001c7e2c447b0_0 .net "instr_i", 31 0, L_000001c7e2bdfc00;  alias, 1 drivers
v000001c7e2c44210_0 .net "opcode_o", 6 0, L_000001c7e2c51640;  alias, 1 drivers
v000001c7e2c44b70_0 .net "pc_i", 31 0, L_000001c7e2bdfff0;  alias, 1 drivers
v000001c7e2c44490_0 .net "pc_o", 31 0, L_000001c7e2bdff80;  alias, 1 drivers
v000001c7e2c44fd0_0 .net "pc_plus4_i", 31 0, L_000001c7e2be0450;  alias, 1 drivers
v000001c7e2c459d0_0 .net "pc_plus4_o", 31 0, L_000001c7e2bdfce0;  alias, 1 drivers
v000001c7e2c448f0_0 .net "rd_addr_o", 4 0, L_000001c7e2cab850;  alias, 1 drivers
v000001c7e2c44c10 .array "rf", 0 31, 31 0;
v000001c7e2c45250_0 .net "rs1_addr", 4 0, L_000001c7e2cab990;  1 drivers
v000001c7e2c44e90_0 .net "rs1_data_o", 31 0, L_000001c7e2caba30;  alias, 1 drivers
v000001c7e2c44d50_0 .net "rs2_addr", 4 0, L_000001c7e2caad10;  1 drivers
v000001c7e2c45070_0 .net "rs2_data_o", 31 0, L_000001c7e2cab8f0;  alias, 1 drivers
v000001c7e2c45610_0 .net "rst", 0 0, v000001c7e2c513c0_0;  alias, 1 drivers
v000001c7e2c44850_0 .net "wb_rd_addr_i", 4 0, L_000001c7e2be03e0;  alias, 1 drivers
v000001c7e2c44710_0 .net "wb_rd_data_i", 31 0, L_000001c7e2be0530;  alias, 1 drivers
v000001c7e2c456b0_0 .net "wb_reg_we_i", 0 0, L_000001c7e2be0370;  alias, 1 drivers
E_000001c7e2bcd7c0/0 .event anyedge, v000001c7e2bc95b0_0, v000001c7e2c45ed0_0, v000001c7e2c44170_0, v000001c7e2c44a30_0;
E_000001c7e2bcd7c0/1 .event anyedge, v000001c7e2c454d0_0, v000001c7e2c452f0_0;
E_000001c7e2bcd7c0 .event/or E_000001c7e2bcd7c0/0, E_000001c7e2bcd7c0/1;
E_000001c7e2bcd800 .event posedge, v000001c7e2c432e0_0;
L_000001c7e2c51640 .part L_000001c7e2bdfc00, 0, 7;
L_000001c7e2cab850 .part L_000001c7e2bdfc00, 7, 5;
L_000001c7e2caae50 .part L_000001c7e2bdfc00, 12, 3;
L_000001c7e2cab990 .part L_000001c7e2bdfc00, 15, 5;
L_000001c7e2caad10 .part L_000001c7e2bdfc00, 20, 5;
L_000001c7e2caa630 .part L_000001c7e2bdfc00, 25, 7;
L_000001c7e2cab710 .cmp/eq 5, L_000001c7e2cab990, L_000001c7e2c521b0;
L_000001c7e2cab490 .array/port v000001c7e2c44c10, L_000001c7e2cab2b0;
L_000001c7e2cab2b0 .concat [ 5 2 0 0], L_000001c7e2cab990, L_000001c7e2c52240;
L_000001c7e2caba30 .functor MUXZ 32, L_000001c7e2cab490, L_000001c7e2c521f8, L_000001c7e2cab710, C4<>;
L_000001c7e2cab7b0 .cmp/eq 5, L_000001c7e2caad10, L_000001c7e2c52288;
L_000001c7e2cabd50 .array/port v000001c7e2c44c10, L_000001c7e2cabf30;
L_000001c7e2cabf30 .concat [ 5 2 0 0], L_000001c7e2caad10, L_000001c7e2c52318;
L_000001c7e2cab8f0 .functor MUXZ 32, L_000001c7e2cabd50, L_000001c7e2c522d0, L_000001c7e2cab7b0, C4<>;
L_000001c7e2caa270 .part L_000001c7e2bdfc00, 31, 1;
LS_000001c7e2cac070_0_0 .concat [ 1 1 1 1], L_000001c7e2caa270, L_000001c7e2caa270, L_000001c7e2caa270, L_000001c7e2caa270;
LS_000001c7e2cac070_0_4 .concat [ 1 1 1 1], L_000001c7e2caa270, L_000001c7e2caa270, L_000001c7e2caa270, L_000001c7e2caa270;
LS_000001c7e2cac070_0_8 .concat [ 1 1 1 1], L_000001c7e2caa270, L_000001c7e2caa270, L_000001c7e2caa270, L_000001c7e2caa270;
LS_000001c7e2cac070_0_12 .concat [ 1 1 1 1], L_000001c7e2caa270, L_000001c7e2caa270, L_000001c7e2caa270, L_000001c7e2caa270;
LS_000001c7e2cac070_0_16 .concat [ 1 1 1 1], L_000001c7e2caa270, L_000001c7e2caa270, L_000001c7e2caa270, L_000001c7e2caa270;
LS_000001c7e2cac070_1_0 .concat [ 4 4 4 4], LS_000001c7e2cac070_0_0, LS_000001c7e2cac070_0_4, LS_000001c7e2cac070_0_8, LS_000001c7e2cac070_0_12;
LS_000001c7e2cac070_1_4 .concat [ 4 0 0 0], LS_000001c7e2cac070_0_16;
L_000001c7e2cac070 .concat [ 16 4 0 0], LS_000001c7e2cac070_1_0, LS_000001c7e2cac070_1_4;
L_000001c7e2cab5d0 .part L_000001c7e2bdfc00, 20, 12;
L_000001c7e2caa8b0 .concat [ 12 20 0 0], L_000001c7e2cab5d0, L_000001c7e2cac070;
L_000001c7e2caa450 .part L_000001c7e2bdfc00, 31, 1;
LS_000001c7e2caac70_0_0 .concat [ 1 1 1 1], L_000001c7e2caa450, L_000001c7e2caa450, L_000001c7e2caa450, L_000001c7e2caa450;
LS_000001c7e2caac70_0_4 .concat [ 1 1 1 1], L_000001c7e2caa450, L_000001c7e2caa450, L_000001c7e2caa450, L_000001c7e2caa450;
LS_000001c7e2caac70_0_8 .concat [ 1 1 1 1], L_000001c7e2caa450, L_000001c7e2caa450, L_000001c7e2caa450, L_000001c7e2caa450;
LS_000001c7e2caac70_0_12 .concat [ 1 1 1 1], L_000001c7e2caa450, L_000001c7e2caa450, L_000001c7e2caa450, L_000001c7e2caa450;
LS_000001c7e2caac70_0_16 .concat [ 1 1 1 1], L_000001c7e2caa450, L_000001c7e2caa450, L_000001c7e2caa450, L_000001c7e2caa450;
LS_000001c7e2caac70_1_0 .concat [ 4 4 4 4], LS_000001c7e2caac70_0_0, LS_000001c7e2caac70_0_4, LS_000001c7e2caac70_0_8, LS_000001c7e2caac70_0_12;
LS_000001c7e2caac70_1_4 .concat [ 4 0 0 0], LS_000001c7e2caac70_0_16;
L_000001c7e2caac70 .concat [ 16 4 0 0], LS_000001c7e2caac70_1_0, LS_000001c7e2caac70_1_4;
L_000001c7e2caa770 .part L_000001c7e2bdfc00, 25, 7;
L_000001c7e2caadb0 .part L_000001c7e2bdfc00, 7, 5;
L_000001c7e2caa950 .concat [ 5 7 20 0], L_000001c7e2caadb0, L_000001c7e2caa770, L_000001c7e2caac70;
L_000001c7e2cabe90 .part L_000001c7e2bdfc00, 31, 1;
LS_000001c7e2caa6d0_0_0 .concat [ 1 1 1 1], L_000001c7e2cabe90, L_000001c7e2cabe90, L_000001c7e2cabe90, L_000001c7e2cabe90;
LS_000001c7e2caa6d0_0_4 .concat [ 1 1 1 1], L_000001c7e2cabe90, L_000001c7e2cabe90, L_000001c7e2cabe90, L_000001c7e2cabe90;
LS_000001c7e2caa6d0_0_8 .concat [ 1 1 1 1], L_000001c7e2cabe90, L_000001c7e2cabe90, L_000001c7e2cabe90, L_000001c7e2cabe90;
LS_000001c7e2caa6d0_0_12 .concat [ 1 1 1 1], L_000001c7e2cabe90, L_000001c7e2cabe90, L_000001c7e2cabe90, L_000001c7e2cabe90;
LS_000001c7e2caa6d0_0_16 .concat [ 1 1 1 1], L_000001c7e2cabe90, L_000001c7e2cabe90, L_000001c7e2cabe90, L_000001c7e2cabe90;
LS_000001c7e2caa6d0_1_0 .concat [ 4 4 4 4], LS_000001c7e2caa6d0_0_0, LS_000001c7e2caa6d0_0_4, LS_000001c7e2caa6d0_0_8, LS_000001c7e2caa6d0_0_12;
LS_000001c7e2caa6d0_1_4 .concat [ 4 0 0 0], LS_000001c7e2caa6d0_0_16;
L_000001c7e2caa6d0 .concat [ 16 4 0 0], LS_000001c7e2caa6d0_1_0, LS_000001c7e2caa6d0_1_4;
L_000001c7e2caaef0 .part L_000001c7e2bdfc00, 7, 1;
L_000001c7e2caabd0 .part L_000001c7e2bdfc00, 25, 6;
L_000001c7e2cabad0 .part L_000001c7e2bdfc00, 8, 4;
LS_000001c7e2cabcb0_0_0 .concat [ 1 4 6 1], L_000001c7e2c52360, L_000001c7e2cabad0, L_000001c7e2caabd0, L_000001c7e2caaef0;
LS_000001c7e2cabcb0_0_4 .concat [ 20 0 0 0], L_000001c7e2caa6d0;
L_000001c7e2cabcb0 .concat [ 12 20 0 0], LS_000001c7e2cabcb0_0_0, LS_000001c7e2cabcb0_0_4;
L_000001c7e2caa3b0 .part L_000001c7e2bdfc00, 12, 20;
L_000001c7e2cab670 .concat [ 12 20 0 0], L_000001c7e2c523a8, L_000001c7e2caa3b0;
L_000001c7e2cabdf0 .part L_000001c7e2bdfc00, 31, 1;
LS_000001c7e2cab030_0_0 .concat [ 1 1 1 1], L_000001c7e2cabdf0, L_000001c7e2cabdf0, L_000001c7e2cabdf0, L_000001c7e2cabdf0;
LS_000001c7e2cab030_0_4 .concat [ 1 1 1 1], L_000001c7e2cabdf0, L_000001c7e2cabdf0, L_000001c7e2cabdf0, L_000001c7e2cabdf0;
LS_000001c7e2cab030_0_8 .concat [ 1 1 1 1], L_000001c7e2cabdf0, L_000001c7e2cabdf0, L_000001c7e2cabdf0, L_000001c7e2cabdf0;
L_000001c7e2cab030 .concat [ 4 4 4 0], LS_000001c7e2cab030_0_0, LS_000001c7e2cab030_0_4, LS_000001c7e2cab030_0_8;
L_000001c7e2cabb70 .part L_000001c7e2bdfc00, 12, 8;
L_000001c7e2caa9f0 .part L_000001c7e2bdfc00, 20, 1;
L_000001c7e2cabc10 .part L_000001c7e2bdfc00, 21, 10;
LS_000001c7e2caaf90_0_0 .concat [ 1 10 1 8], L_000001c7e2c523f0, L_000001c7e2cabc10, L_000001c7e2caa9f0, L_000001c7e2cabb70;
LS_000001c7e2caaf90_0_4 .concat [ 12 0 0 0], L_000001c7e2cab030;
L_000001c7e2caaf90 .concat [ 20 12 0 0], LS_000001c7e2caaf90_0_0, LS_000001c7e2caaf90_0_4;
S_000001c7e2b4cd60 .scope module, "if_stage_inst" "if_stage" 4 87, 9 2 0, S_000001c7e2b797b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "jump_i";
    .port_info 3 /INPUT 1 "branch_i";
    .port_info 4 /INPUT 1 "branch_condition_met_i";
    .port_info 5 /INPUT 32 "jal_target_addr_i";
    .port_info 6 /INPUT 32 "jalr_target_addr_i";
    .port_info 7 /INPUT 32 "branch_target_addr_i";
    .port_info 8 /INPUT 1 "is_jalr_i";
    .port_info 9 /OUTPUT 32 "pc_o";
    .port_info 10 /OUTPUT 32 "pc_plus4_o";
L_000001c7e2bdfff0 .functor BUFZ 32, v000001c7e2c45890_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c7e2be0450 .functor BUFZ 32, L_000001c7e2c51460, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c7e2c52168 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001c7e2c45a70_0 .net/2u *"_ivl_0", 31 0, L_000001c7e2c52168;  1 drivers
v000001c7e2c44350_0 .net "branch_condition_met_i", 0 0, v000001c7e2c43a60_0;  alias, 1 drivers
v000001c7e2c442b0_0 .net "branch_i", 0 0, v000001c7e2bca910_0;  alias, 1 drivers
v000001c7e2c44990_0 .net "branch_target_addr_i", 31 0, L_000001c7e2caa590;  alias, 1 drivers
v000001c7e2c44cb0_0 .net "clk", 0 0, v000001c7e2c504c0_0;  alias, 1 drivers
v000001c7e2c443f0_0 .net "is_jalr_i", 0 0, L_000001c7e2caa1d0;  alias, 1 drivers
v000001c7e2c45bb0_0 .net "jal_target_addr_i", 31 0, L_000001c7e2cab170;  alias, 1 drivers
v000001c7e2c45430_0 .net "jalr_target_addr_i", 31 0, L_000001c7e2caa810;  alias, 1 drivers
v000001c7e2c44530_0 .net "jump_i", 0 0, v000001c7e2bcb090_0;  alias, 1 drivers
v000001c7e2c44670_0 .var "next_pc", 31 0;
v000001c7e2c45750_0 .net "pc_o", 31 0, L_000001c7e2bdfff0;  alias, 1 drivers
v000001c7e2c45110_0 .net "pc_plus4_o", 31 0, L_000001c7e2be0450;  alias, 1 drivers
v000001c7e2c457f0_0 .net "pc_plus_4", 31 0, L_000001c7e2c51460;  1 drivers
v000001c7e2c45890_0 .var "pc_reg", 31 0;
v000001c7e2c44ad0_0 .net "rst", 0 0, v000001c7e2c513c0_0;  alias, 1 drivers
E_000001c7e2bcd840 .event posedge, v000001c7e2c44000_0, v000001c7e2c432e0_0;
E_000001c7e2bcd8c0/0 .event anyedge, v000001c7e2bcb090_0, v000001c7e2c443f0_0, v000001c7e2c43b00_0, v000001c7e2c45bb0_0;
E_000001c7e2bcd8c0/1 .event anyedge, v000001c7e2bca910_0, v000001c7e2c43a60_0, v000001c7e2c43880_0, v000001c7e2c457f0_0;
E_000001c7e2bcd8c0 .event/or E_000001c7e2bcd8c0/0, E_000001c7e2bcd8c0/1;
L_000001c7e2c51460 .arith/sum 32, v000001c7e2c45890_0, L_000001c7e2c52168;
S_000001c7e2b4cef0 .scope module, "mem_stage_inst" "mem_stage" 4 186, 10 2 0, S_000001c7e2b797b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "alu_result_i";
    .port_info 3 /INPUT 32 "rs2_data_i";
    .port_info 4 /INPUT 5 "rd_addr_i";
    .port_info 5 /INPUT 32 "pc_plus4_i";
    .port_info 6 /INPUT 1 "mem_read_i";
    .port_info 7 /INPUT 1 "mem_write_i";
    .port_info 8 /INPUT 2 "mem_op_size_i";
    .port_info 9 /OUTPUT 32 "data_addr_o";
    .port_info 10 /OUTPUT 32 "data_wdata_o";
    .port_info 11 /OUTPUT 4 "data_we_o";
    .port_info 12 /INPUT 32 "data_rdata_i";
    .port_info 13 /OUTPUT 32 "mem_rdata_o";
    .port_info 14 /OUTPUT 32 "alu_result_o";
    .port_info 15 /OUTPUT 5 "rd_addr_o";
    .port_info 16 /OUTPUT 32 "pc_plus4_o";
L_000001c7e2bdfa40 .functor BUFZ 32, L_000001c7e2be0300, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c7e2be00d0 .functor BUFZ 32, L_000001c7e2be04c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c7e2bdfdc0 .functor BUFZ 32, L_000001c7e2b3bf70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c7e2bdfab0 .functor BUFZ 32, L_000001c7e2be0300, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c7e2bdff10 .functor BUFZ 5, L_000001c7e2bdfb20, C4<00000>, C4<00000>, C4<00000>;
L_000001c7e2be0140 .functor BUFZ 32, L_000001c7e2bdfd50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c7e2c52510 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v000001c7e2c44df0_0 .net/2u *"_ivl_4", 3 0, L_000001c7e2c52510;  1 drivers
L_000001c7e2c52558 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001c7e2c45930_0 .net/2u *"_ivl_6", 3 0, L_000001c7e2c52558;  1 drivers
v000001c7e2c451b0_0 .net "alu_result_i", 31 0, L_000001c7e2be0300;  alias, 1 drivers
v000001c7e2c47e40_0 .net "alu_result_o", 31 0, L_000001c7e2bdfab0;  alias, 1 drivers
v000001c7e2c47da0_0 .net "clk", 0 0, v000001c7e2c504c0_0;  alias, 1 drivers
v000001c7e2c46fe0_0 .net "data_addr_o", 31 0, L_000001c7e2bdfa40;  alias, 1 drivers
v000001c7e2c48020_0 .net "data_rdata_i", 31 0, L_000001c7e2b3bf70;  alias, 1 drivers
v000001c7e2c479e0_0 .net "data_wdata_o", 31 0, L_000001c7e2be00d0;  alias, 1 drivers
v000001c7e2c46ae0_0 .net "data_we_o", 3 0, L_000001c7e2caab30;  alias, 1 drivers
o000001c7e2bfa058 .functor BUFZ 2, C4<zz>; HiZ drive
v000001c7e2c46ea0_0 .net "mem_op_size_i", 1 0, o000001c7e2bfa058;  0 drivers
v000001c7e2c474e0_0 .net "mem_rdata_o", 31 0, L_000001c7e2bdfdc0;  alias, 1 drivers
v000001c7e2c46400_0 .net "mem_read_i", 0 0, L_000001c7e2be0060;  alias, 1 drivers
v000001c7e2c47300_0 .net "mem_write_i", 0 0, L_000001c7e2bdfe30;  alias, 1 drivers
v000001c7e2c46b80_0 .net "pc_plus4_i", 31 0, L_000001c7e2bdfd50;  alias, 1 drivers
v000001c7e2c46d60_0 .net "pc_plus4_o", 31 0, L_000001c7e2be0140;  alias, 1 drivers
v000001c7e2c47a80_0 .net "rd_addr_i", 4 0, L_000001c7e2bdfb20;  alias, 1 drivers
v000001c7e2c47120_0 .net "rd_addr_o", 4 0, L_000001c7e2bdff10;  alias, 1 drivers
v000001c7e2c473a0_0 .net "rs2_data_i", 31 0, L_000001c7e2be04c0;  alias, 1 drivers
v000001c7e2c462c0_0 .net "rst", 0 0, v000001c7e2c513c0_0;  alias, 1 drivers
L_000001c7e2caab30 .functor MUXZ 4, L_000001c7e2c52558, L_000001c7e2c52510, L_000001c7e2bdfe30, C4<>;
S_000001c7e2b3a000 .scope module, "wb_stage_inst" "wb_stage" 4 214, 11 2 0, S_000001c7e2b797b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "mem_rdata_i";
    .port_info 3 /INPUT 32 "alu_result_i";
    .port_info 4 /INPUT 5 "rd_addr_i";
    .port_info 5 /INPUT 32 "pc_plus4_i";
    .port_info 6 /INPUT 1 "reg_we_i";
    .port_info 7 /INPUT 2 "wb_mux_sel_i";
    .port_info 8 /OUTPUT 1 "wb_reg_we_o";
    .port_info 9 /OUTPUT 5 "wb_rd_addr_o";
    .port_info 10 /OUTPUT 32 "wb_rd_data_o";
L_000001c7e2be0370 .functor BUFZ 1, L_000001c7e2bdfb90, C4<0>, C4<0>, C4<0>;
L_000001c7e2be03e0 .functor BUFZ 5, L_000001c7e2bdff10, C4<00000>, C4<00000>, C4<00000>;
L_000001c7e2be0530 .functor BUFZ 32, v000001c7e2c47800_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c7e2c46860_0 .net "alu_result_i", 31 0, L_000001c7e2bdfab0;  alias, 1 drivers
v000001c7e2c46f40_0 .net "clk", 0 0, v000001c7e2c504c0_0;  alias, 1 drivers
v000001c7e2c47940_0 .net "mem_rdata_i", 31 0, L_000001c7e2bdfdc0;  alias, 1 drivers
v000001c7e2c46180_0 .net "pc_plus4_i", 31 0, L_000001c7e2be0140;  alias, 1 drivers
v000001c7e2c464a0_0 .net "rd_addr_i", 4 0, L_000001c7e2bdff10;  alias, 1 drivers
v000001c7e2c47b20_0 .net "reg_we_i", 0 0, L_000001c7e2bdfb90;  alias, 1 drivers
v000001c7e2c46540_0 .net "rst", 0 0, v000001c7e2c513c0_0;  alias, 1 drivers
v000001c7e2c47080_0 .net "wb_mux_sel_i", 1 0, L_000001c7e2be01b0;  alias, 1 drivers
v000001c7e2c478a0_0 .net "wb_rd_addr_o", 4 0, L_000001c7e2be03e0;  alias, 1 drivers
v000001c7e2c46680_0 .net "wb_rd_data_o", 31 0, L_000001c7e2be0530;  alias, 1 drivers
v000001c7e2c46c20_0 .net "wb_reg_we_o", 0 0, L_000001c7e2be0370;  alias, 1 drivers
v000001c7e2c47800_0 .var "write_data", 31 0;
E_000001c7e2bcddc0 .event anyedge, v000001c7e2c47080_0, v000001c7e2c47e40_0, v000001c7e2c474e0_0, v000001c7e2c46d60_0;
    .scope S_000001c7e2b4cd60;
T_1 ;
Ewait_0 .event/or E_000001c7e2bcd8c0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000001c7e2c44530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001c7e2c443f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.2, 8;
    %load/vec4 v000001c7e2c45430_0;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %load/vec4 v000001c7e2c45bb0_0;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %store/vec4 v000001c7e2c44670_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001c7e2c442b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.6, 9;
    %load/vec4 v000001c7e2c44350_0;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v000001c7e2c44990_0;
    %store/vec4 v000001c7e2c44670_0, 0, 32;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v000001c7e2c457f0_0;
    %store/vec4 v000001c7e2c44670_0, 0, 32;
T_1.5 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001c7e2b4cd60;
T_2 ;
    %wait E_000001c7e2bcd840;
    %load/vec4 v000001c7e2c44ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7e2c45890_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001c7e2c44670_0;
    %assign/vec4 v000001c7e2c45890_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001c7e2b57da0;
T_3 ;
    %wait E_000001c7e2bcd800;
    %load/vec4 v000001c7e2c456b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v000001c7e2c44850_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000001c7e2c44710_0;
    %load/vec4 v000001c7e2c44850_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c7e2c44c10, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001c7e2b57da0;
T_4 ;
    %load/vec4 v000001c7e2c45610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c7e2c45570_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001c7e2c45570_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001c7e2c45570_0;
    %store/vec4a v000001c7e2c44c10, 4, 0;
    %load/vec4 v000001c7e2c45570_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c7e2c45570_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
T_4.0 ;
    %end;
    .thread T_4;
    .scope S_000001c7e2b57da0;
T_5 ;
Ewait_1 .event/or E_000001c7e2bcd7c0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v000001c7e2c44210_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c7e2c45c50_0, 0, 32;
    %jmp T_5.10;
T_5.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c7e2c45c50_0, 0, 32;
    %jmp T_5.10;
T_5.1 ;
    %load/vec4 v000001c7e2c45ed0_0;
    %store/vec4 v000001c7e2c45c50_0, 0, 32;
    %jmp T_5.10;
T_5.2 ;
    %load/vec4 v000001c7e2c45ed0_0;
    %store/vec4 v000001c7e2c45c50_0, 0, 32;
    %jmp T_5.10;
T_5.3 ;
    %load/vec4 v000001c7e2c45ed0_0;
    %store/vec4 v000001c7e2c45c50_0, 0, 32;
    %jmp T_5.10;
T_5.4 ;
    %load/vec4 v000001c7e2c44170_0;
    %store/vec4 v000001c7e2c45c50_0, 0, 32;
    %jmp T_5.10;
T_5.5 ;
    %load/vec4 v000001c7e2c44a30_0;
    %store/vec4 v000001c7e2c45c50_0, 0, 32;
    %jmp T_5.10;
T_5.6 ;
    %load/vec4 v000001c7e2c454d0_0;
    %store/vec4 v000001c7e2c45c50_0, 0, 32;
    %jmp T_5.10;
T_5.7 ;
    %load/vec4 v000001c7e2c454d0_0;
    %store/vec4 v000001c7e2c45c50_0, 0, 32;
    %jmp T_5.10;
T_5.8 ;
    %load/vec4 v000001c7e2c452f0_0;
    %store/vec4 v000001c7e2c45c50_0, 0, 32;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001c7e2b72170;
T_6 ;
Ewait_2 .event/or E_000001c7e2bce100, E_0x0;
    %wait Ewait_2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7e2bc9790_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c7e2bca7d0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c7e2bca0f0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7e2bcae10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7e2bc9d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7e2bca410_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c7e2bcaf50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7e2bca910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7e2bcb090_0, 0, 1;
    %load/vec4 v000001c7e2bc95b0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %jmp T_6.10;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7e2bc9790_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c7e2bca7d0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7e2bca410_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c7e2bcaf50_0, 0, 2;
    %load/vec4 v000001c7e2bca550_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.18, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c7e2bca0f0_0, 0, 4;
    %jmp T_6.20;
T_6.11 ;
    %load/vec4 v000001c7e2bc9510_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.21, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_6.22, 8;
T_6.21 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_6.22, 8;
 ; End of false expr.
    %blend;
T_6.22;
    %store/vec4 v000001c7e2bca0f0_0, 0, 4;
    %jmp T_6.20;
T_6.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001c7e2bca0f0_0, 0, 4;
    %jmp T_6.20;
T_6.13 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001c7e2bca0f0_0, 0, 4;
    %jmp T_6.20;
T_6.14 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001c7e2bca0f0_0, 0, 4;
    %jmp T_6.20;
T_6.15 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001c7e2bca0f0_0, 0, 4;
    %jmp T_6.20;
T_6.16 ;
    %load/vec4 v000001c7e2bc9510_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.23, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_6.24, 8;
T_6.23 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_6.24, 8;
 ; End of false expr.
    %blend;
T_6.24;
    %store/vec4 v000001c7e2bca0f0_0, 0, 4;
    %jmp T_6.20;
T_6.17 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001c7e2bca0f0_0, 0, 4;
    %jmp T_6.20;
T_6.18 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001c7e2bca0f0_0, 0, 4;
    %jmp T_6.20;
T_6.20 ;
    %pop/vec4 1;
    %jmp T_6.10;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7e2bc9790_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c7e2bca7d0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7e2bca410_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c7e2bcaf50_0, 0, 2;
    %load/vec4 v000001c7e2bca550_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.26, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.27, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.28, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.29, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.31, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.32, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c7e2bca0f0_0, 0, 4;
    %jmp T_6.34;
T_6.25 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c7e2bca0f0_0, 0, 4;
    %jmp T_6.34;
T_6.26 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001c7e2bca0f0_0, 0, 4;
    %jmp T_6.34;
T_6.27 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001c7e2bca0f0_0, 0, 4;
    %jmp T_6.34;
T_6.28 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001c7e2bca0f0_0, 0, 4;
    %jmp T_6.34;
T_6.29 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001c7e2bca0f0_0, 0, 4;
    %jmp T_6.34;
T_6.30 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001c7e2bca0f0_0, 0, 4;
    %jmp T_6.34;
T_6.31 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001c7e2bca0f0_0, 0, 4;
    %jmp T_6.34;
T_6.32 ;
    %load/vec4 v000001c7e2bc9510_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.35, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_6.36, 8;
T_6.35 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_6.36, 8;
 ; End of false expr.
    %blend;
T_6.36;
    %store/vec4 v000001c7e2bca0f0_0, 0, 4;
    %jmp T_6.34;
T_6.34 ;
    %pop/vec4 1;
    %jmp T_6.10;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7e2bc9790_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c7e2bca7d0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c7e2bca0f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7e2bcae10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7e2bca410_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c7e2bcaf50_0, 0, 2;
    %jmp T_6.10;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7e2bc9790_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c7e2bca7d0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c7e2bca0f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7e2bc9d30_0, 0, 1;
    %jmp T_6.10;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7e2bc9790_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c7e2bca7d0_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001c7e2bca0f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7e2bca910_0, 0, 1;
    %jmp T_6.10;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7e2bc9790_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c7e2bca7d0_0, 0, 2;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001c7e2bca0f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7e2bca410_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c7e2bcaf50_0, 0, 2;
    %jmp T_6.10;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7e2bc9790_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c7e2bca7d0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c7e2bca0f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7e2bca410_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c7e2bcaf50_0, 0, 2;
    %jmp T_6.10;
T_6.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7e2bca410_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001c7e2bcaf50_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c7e2bca0f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7e2bcb090_0, 0, 1;
    %jmp T_6.10;
T_6.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7e2bc9790_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c7e2bca7d0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c7e2bca0f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7e2bca410_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001c7e2bcaf50_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7e2bcb090_0, 0, 1;
    %jmp T_6.10;
T_6.10 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001c7e2b69390;
T_7 ;
    %wait E_000001c7e2bcd480;
    %load/vec4 v000001c7e2bc9830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c7e2bcaff0_0, 0, 32;
    %jmp T_7.11;
T_7.0 ;
    %load/vec4 v000001c7e2bca190_0;
    %load/vec4 v000001c7e2bca690_0;
    %add;
    %store/vec4 v000001c7e2bcaff0_0, 0, 32;
    %jmp T_7.11;
T_7.1 ;
    %load/vec4 v000001c7e2bca190_0;
    %load/vec4 v000001c7e2bca690_0;
    %sub;
    %store/vec4 v000001c7e2bcaff0_0, 0, 32;
    %jmp T_7.11;
T_7.2 ;
    %load/vec4 v000001c7e2bca190_0;
    %load/vec4 v000001c7e2bca690_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000001c7e2bcaff0_0, 0, 32;
    %jmp T_7.11;
T_7.3 ;
    %load/vec4 v000001c7e2bca190_0;
    %load/vec4 v000001c7e2bca690_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_7.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.13, 8;
T_7.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.13, 8;
 ; End of false expr.
    %blend;
T_7.13;
    %store/vec4 v000001c7e2bcaff0_0, 0, 32;
    %jmp T_7.11;
T_7.4 ;
    %load/vec4 v000001c7e2bca190_0;
    %load/vec4 v000001c7e2bca690_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.15, 8;
T_7.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.15, 8;
 ; End of false expr.
    %blend;
T_7.15;
    %store/vec4 v000001c7e2bcaff0_0, 0, 32;
    %jmp T_7.11;
T_7.5 ;
    %load/vec4 v000001c7e2bca190_0;
    %load/vec4 v000001c7e2bca690_0;
    %xor;
    %store/vec4 v000001c7e2bcaff0_0, 0, 32;
    %jmp T_7.11;
T_7.6 ;
    %load/vec4 v000001c7e2bca190_0;
    %load/vec4 v000001c7e2bca690_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000001c7e2bcaff0_0, 0, 32;
    %jmp T_7.11;
T_7.7 ;
    %load/vec4 v000001c7e2bca190_0;
    %load/vec4 v000001c7e2bca690_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v000001c7e2bcaff0_0, 0, 32;
    %jmp T_7.11;
T_7.8 ;
    %load/vec4 v000001c7e2bca190_0;
    %load/vec4 v000001c7e2bca690_0;
    %or;
    %store/vec4 v000001c7e2bcaff0_0, 0, 32;
    %jmp T_7.11;
T_7.9 ;
    %load/vec4 v000001c7e2bca190_0;
    %load/vec4 v000001c7e2bca690_0;
    %and;
    %store/vec4 v000001c7e2bcaff0_0, 0, 32;
    %jmp T_7.11;
T_7.11 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001c7e2b72300;
T_8 ;
Ewait_3 .event/or E_000001c7e2bcd9c0, E_0x0;
    %wait Ewait_3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7e2c43a60_0, 0, 1;
    %load/vec4 v000001c7e2c434c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000001c7e2c42200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7e2c43a60_0, 0, 1;
    %jmp T_8.9;
T_8.2 ;
    %load/vec4 v000001c7e2c42c00_0;
    %store/vec4 v000001c7e2c43a60_0, 0, 1;
    %jmp T_8.9;
T_8.3 ;
    %load/vec4 v000001c7e2c42c00_0;
    %inv;
    %store/vec4 v000001c7e2c43a60_0, 0, 1;
    %jmp T_8.9;
T_8.4 ;
    %load/vec4 v000001c7e2c42f20_0;
    %store/vec4 v000001c7e2c43a60_0, 0, 1;
    %jmp T_8.9;
T_8.5 ;
    %load/vec4 v000001c7e2c42f20_0;
    %inv;
    %load/vec4 v000001c7e2c42c00_0;
    %or;
    %store/vec4 v000001c7e2c43a60_0, 0, 1;
    %jmp T_8.9;
T_8.6 ;
    %load/vec4 v000001c7e2c427a0_0;
    %load/vec4 v000001c7e2c42b60_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %inv;
    %store/vec4 v000001c7e2c43a60_0, 0, 1;
    %jmp T_8.9;
T_8.7 ;
    %load/vec4 v000001c7e2c427a0_0;
    %load/vec4 v000001c7e2c42b60_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v000001c7e2c43a60_0, 0, 1;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001c7e2b3a000;
T_9 ;
Ewait_4 .event/or E_000001c7e2bcddc0, E_0x0;
    %wait Ewait_4;
    %load/vec4 v000001c7e2c47080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %load/vec4 v000001c7e2c46860_0;
    %store/vec4 v000001c7e2c47800_0, 0, 32;
    %jmp T_9.4;
T_9.0 ;
    %load/vec4 v000001c7e2c46860_0;
    %store/vec4 v000001c7e2c47800_0, 0, 32;
    %jmp T_9.4;
T_9.1 ;
    %load/vec4 v000001c7e2c47940_0;
    %store/vec4 v000001c7e2c47800_0, 0, 32;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v000001c7e2c46180_0;
    %store/vec4 v000001c7e2c47800_0, 0, 32;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001c7e2be75a0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7e2c504c0_0, 0, 1;
T_10.0 ;
    %delay 5000, 0;
    %load/vec4 v000001c7e2c504c0_0;
    %inv;
    %store/vec4 v000001c7e2c504c0_0, 0, 1;
    %jmp T_10.0;
    %end;
    .thread T_10;
    .scope S_000001c7e2be75a0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7e2c513c0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7e2c513c0_0, 0, 1;
    %vpi_call/w 3 53 "$display", "Reset released at time %0t", $time {0 0 0};
    %end;
    .thread T_11;
    .scope S_000001c7e2be75a0;
T_12 ;
    %wait E_000001c7e2bcd800;
    %load/vec4 v000001c7e2c513c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v000001c7e2c51280_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001c7e2c506a0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000001c7e2c50600_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c7e2c51140, 0, 4;
T_12.2 ;
    %load/vec4 v000001c7e2c51280_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v000001c7e2c506a0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000001c7e2c50600_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001c7e2c51140, 4, 5;
T_12.4 ;
    %load/vec4 v000001c7e2c51280_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v000001c7e2c506a0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v000001c7e2c50600_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001c7e2c51140, 4, 5;
T_12.6 ;
    %load/vec4 v000001c7e2c51280_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.8, 8;
    %load/vec4 v000001c7e2c506a0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v000001c7e2c50600_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001c7e2c51140, 4, 5;
T_12.8 ;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001c7e2be75a0;
T_13 ;
    %fork t_3, S_000001c7e2be8d50;
    %jmp t_2;
    .scope S_000001c7e2be8d50;
t_3 ;
    %fork t_5, S_000001c7e2be8ee0;
    %jmp t_4;
    .scope S_000001c7e2be8ee0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c7e2bcac30_0, 0, 32;
T_13.0 ;
    %load/vec4 v000001c7e2bcac30_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_13.1, 5;
    %pushi/vec4 19, 0, 32;
    %ix/getv/s 4, v000001c7e2bcac30_0;
    %store/vec4a v000001c7e2c51780, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001c7e2bcac30_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001c7e2bcac30_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %end;
    .scope S_000001c7e2be8d50;
t_4 %join;
    %fork t_7, S_000001c7e2b8cfa0;
    %jmp t_6;
    .scope S_000001c7e2b8cfa0;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c7e2bc9bf0_0, 0, 32;
T_13.2 ;
    %load/vec4 v000001c7e2bc9bf0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_13.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001c7e2bc9bf0_0;
    %store/vec4a v000001c7e2c51140, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001c7e2bc9bf0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001c7e2bc9bf0_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
    %end;
    .scope S_000001c7e2be8d50;
t_6 %join;
    %vpi_call/w 3 99 "$display", "Loading instruction memory from sim/code/quicksort.hex" {0 0 0};
    %vpi_call/w 3 100 "$readmemh", "sim/code/quicksort.hex", v000001c7e2c51780 {0 0 0};
    %vpi_call/w 3 103 "$display", "Instruction at address 0x00: %h", &A<v000001c7e2c51780, 0> {0 0 0};
    %vpi_call/w 3 104 "$display", "Instruction at address 0x04: %h", &A<v000001c7e2c51780, 1> {0 0 0};
    %vpi_call/w 3 105 "$display", "Instruction at address 0x10: %h", &A<v000001c7e2c51780, 4> {0 0 0};
    %vpi_call/w 3 106 "$display", "Instruction at address 0x20: %h", &A<v000001c7e2c51780, 8> {0 0 0};
    %vpi_call/w 3 108 "$display", "Loading data memory from sim/code/data.hex" {0 0 0};
    %vpi_call/w 3 109 "$readmemh", "sim/code/data.hex", v000001c7e2c51140, 32'sb00000000000000000000000001000000 {0 0 0};
    %vpi_call/w 3 112 "$display", "Initial data array (before sorting):" {0 0 0};
    %pushi/vec4 64, 0, 32;
    %store/vec4 v000001c7e2bca050_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000001c7e2bc9fb0_0, 0, 32;
    %fork TD_riscv_cpu_tb.dump_data_memory, S_000001c7e2b93650;
    %join;
    %vpi_call/w 3 115 "$display", "Starting Simulation..." {0 0 0};
T_13.4 ;
    %load/vec4 v000001c7e2c513c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_13.5, 6;
    %wait E_000001c7e2bcd740;
    %jmp T_13.4;
T_13.5 ;
    %fork t_9, S_000001c7e2be8d50;
    %fork t_10, S_000001c7e2be8d50;
    %join;
    %join;
    %jmp t_8;
t_9 ;
    %fork t_12, S_000001c7e2b934c0;
    %jmp t_11;
    .scope S_000001c7e2b934c0;
t_12 ;
    %delay 1410065408, 2;
    %vpi_call/w 3 125 "$display", "Simulation timed out! PC did not reach halt address 0x20." {0 0 0};
    %vpi_call/w 3 126 "$display", "Current PC = 0x%h", v000001c7e2c507e0_0 {0 0 0};
    %pushi/vec4 64, 0, 32;
    %store/vec4 v000001c7e2bca050_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000001c7e2bc9fb0_0, 0, 32;
    %fork TD_riscv_cpu_tb.dump_data_memory, S_000001c7e2b93650;
    %join;
    %vpi_call/w 3 128 "$finish" {0 0 0};
    %end;
    .scope S_000001c7e2be8d50;
t_11 %join;
    %end;
t_10 ;
    %fork t_14, S_000001c7e2b8d130;
    %jmp t_13;
    .scope S_000001c7e2b8d130;
t_14 ;
T_13.6 ;
    %load/vec4 v000001c7e2c507e0_0;
    %pushi/vec4 32, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_13.7, 6;
    %wait E_000001c7e2bcd780;
    %jmp T_13.6;
T_13.7 ;
    %delay 20000, 0;
    %vpi_call/w 3 133 "$display", "PC reached halt address 0x20 at time %0t", $time {0 0 0};
    %disable S_000001c7e2b934c0;
    %end;
    .scope S_000001c7e2be8d50;
t_13 %join;
    %end;
    .scope S_000001c7e2be8d50;
t_8 ;
    %load/vec4 v000001c7e2c507e0_0;
    %cmpi/e 32, 0, 32;
    %jmp/0xz  T_13.8, 4;
    %vpi_call/w 3 140 "$display", "Verification PASSED: PC reached the halt loop at 0x20." {0 0 0};
    %jmp T_13.9;
T_13.8 ;
    %vpi_call/w 3 142 "$error", "Verification FAILED: PC did not reach the halt loop (PC = 0x%h).", v000001c7e2c507e0_0 {0 0 0};
T_13.9 ;
    %vpi_call/w 3 146 "$display", "Dumping data memory (word address 64 for 10 words):" {0 0 0};
    %pushi/vec4 64, 0, 32;
    %store/vec4 v000001c7e2bca050_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000001c7e2bc9fb0_0, 0, 32;
    %fork TD_riscv_cpu_tb.dump_data_memory, S_000001c7e2b93650;
    %join;
    %vpi_call/w 3 149 "$display", "Simulation finished at time %0t", $time {0 0 0};
    %vpi_call/w 3 150 "$finish" {0 0 0};
    %end;
    .scope S_000001c7e2be75a0;
t_2 %join;
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "sim/riscv_cpu_tb.v";
    "src/riscv_cpu.v";
    "src/control_unit.v";
    "src/ex_stage.v";
    "src/alu.v";
    "src/id_stage.v";
    "src/if_stage.v";
    "src/mem_stage.v";
    "src/wb_stage.v";
