-------------------------------- LIBRARIES -----------------------------
library ieee;
use ieee.std_logic_1164.all;

use ieee.numeric_std.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

-------------------------------- ENTITY ---------------------------
entity in_freq_calcul is
	port(
		-- entree
		clk_1						: in std_logic;
		in_freq_anemo			: in std_logic
		raz_n 					: in std_logic;
		-- sortie
		out_freq_calc			: out std_logic_vector(7 downto 0)
		);
end div_freq ;

--------------------------------- ARCHITRECTURE ------------------------
architecture arch of div_freq is
	signal counter : std_logic_vector(7 downto 0) := (others => '0');
begin
    process(clk_1, raz_n)
    begin
        if raz_n = '1' then
            counter <= (others => '0');
        elsif rising_edge(clk_1) then
            if in_freq_anemo = '1' then
                counter <= counter + 1;
            end if;
        end if;
    end process;

    out_freq_calc <= counter;
end arch;