Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Dec  5 12:31:29 2022
| Host         : MakBook-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.583        0.000                      0                 4436        0.032        0.000                      0                 4436        4.020        0.000                       0                  2292  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.583        0.000                      0                 4436        0.032        0.000                      0                 4436        4.020        0.000                       0                  2292  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.583ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.583ns  (required time - arrival time)
  Source:                 design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.144ns  (logic 2.553ns (27.919%)  route 6.591ns (72.081%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2304, routed)        1.753     3.061    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X1Y12          DSP48E1                                      r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     3.495 r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=18, routed)          1.191     4.685    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X25Y25         LUT3 (Prop_lut3_I2_O)        0.119     4.804 f  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_3__1/O
                         net (fo=3, routed)           0.830     5.634    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/add_mant__0[51]
    SLICE_X26Y26         LUT6 (Prop_lut6_I4_O)        0.332     5.966 r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000     5.966    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X26Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.516 r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          0.000     6.516    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[0]
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.630 f  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=61, routed)          1.480     8.111    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[1]
    SLICE_X32Y26         LUT2 (Prop_lut2_I1_O)        0.149     8.260 f  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[55]_i_2/O
                         net (fo=42, routed)          1.099     9.359    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q_reg[55]
    SLICE_X28Y31         LUT6 (Prop_lut6_I2_O)        0.355     9.714 r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[18]_i_3/O
                         net (fo=2, routed)           0.940    10.653    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q_reg[18]
    SLICE_X30Y30         LUT3 (Prop_lut3_I2_O)        0.152    10.805 r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[18]_i_2/O
                         net (fo=4, routed)           1.051    11.857    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[18]_i_2_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I0_O)        0.348    12.205 r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[15]_i_1/O
                         net (fo=1, routed)           0.000    12.205    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/shifted_temp[4]
    SLICE_X31Y30         FDRE                                         r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2304, routed)        1.488    12.680    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X31Y30         FDRE                                         r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[15]/C
                         clock pessimism              0.230    12.911    
                         clock uncertainty           -0.154    12.757    
    SLICE_X31Y30         FDRE (Setup_fdre_C_D)        0.031    12.788    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[15]
  -------------------------------------------------------------------
                         required time                         12.788    
                         arrival time                         -12.205    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.740ns  (required time - arrival time)
  Source:                 design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.034ns  (logic 2.531ns (28.017%)  route 6.503ns (71.983%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 12.679 - 10.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2304, routed)        1.753     3.061    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X1Y12          DSP48E1                                      r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     3.495 r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=18, routed)          1.191     4.685    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X25Y25         LUT3 (Prop_lut3_I2_O)        0.119     4.804 f  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_3__1/O
                         net (fo=3, routed)           0.830     5.634    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/add_mant__0[51]
    SLICE_X26Y26         LUT6 (Prop_lut6_I4_O)        0.332     5.966 r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000     5.966    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X26Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.516 r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          0.000     6.516    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[0]
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.630 f  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=61, routed)          1.480     8.111    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[1]
    SLICE_X32Y26         LUT2 (Prop_lut2_I1_O)        0.149     8.260 f  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[55]_i_2/O
                         net (fo=42, routed)          1.112     9.372    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q_reg[55]
    SLICE_X28Y28         LUT6 (Prop_lut6_I2_O)        0.355     9.727 r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[29]_i_3/O
                         net (fo=2, routed)           0.866    10.593    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q_reg[25]
    SLICE_X29Y28         LUT3 (Prop_lut3_I0_O)        0.152    10.745 r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[25]_i_2/O
                         net (fo=4, routed)           1.023    11.768    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[25]_i_2_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I1_O)        0.326    12.094 r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[24]_i_1/O
                         net (fo=1, routed)           0.000    12.094    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/shifted_temp[13]
    SLICE_X30Y28         FDRE                                         r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2304, routed)        1.487    12.679    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X30Y28         FDRE                                         r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[24]/C
                         clock pessimism              0.230    12.910    
                         clock uncertainty           -0.154    12.756    
    SLICE_X30Y28         FDRE (Setup_fdre_C_D)        0.079    12.835    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[24]
  -------------------------------------------------------------------
                         required time                         12.835    
                         arrival time                         -12.094    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.772ns  (required time - arrival time)
  Source:                 design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.956ns  (logic 2.301ns (25.691%)  route 6.655ns (74.309%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2304, routed)        1.753     3.061    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X1Y12          DSP48E1                                      r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     3.495 r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=18, routed)          1.191     4.685    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X25Y25         LUT3 (Prop_lut3_I2_O)        0.119     4.804 f  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_3__1/O
                         net (fo=3, routed)           0.830     5.634    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/add_mant__0[51]
    SLICE_X26Y26         LUT6 (Prop_lut6_I4_O)        0.332     5.966 r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000     5.966    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X26Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.516 r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          0.000     6.516    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[0]
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.630 f  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=61, routed)          1.480     8.111    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[1]
    SLICE_X32Y26         LUT2 (Prop_lut2_I1_O)        0.149     8.260 f  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[55]_i_2/O
                         net (fo=42, routed)          1.097     9.357    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q_reg[55]
    SLICE_X30Y30         LUT6 (Prop_lut6_I2_O)        0.355     9.712 r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[20]_i_3/O
                         net (fo=2, routed)           1.021    10.733    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[20]_i_3_n_0
    SLICE_X30Y30         LUT3 (Prop_lut3_I0_O)        0.124    10.857 r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[16]_i_2/O
                         net (fo=4, routed)           1.036    11.893    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/DSP_14
    SLICE_X31Y30         LUT6 (Prop_lut6_I0_O)        0.124    12.017 r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[13]_i_1/O
                         net (fo=1, routed)           0.000    12.017    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/shifted_temp[2]
    SLICE_X31Y30         FDRE                                         r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2304, routed)        1.488    12.680    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X31Y30         FDRE                                         r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[13]/C
                         clock pessimism              0.230    12.911    
                         clock uncertainty           -0.154    12.757    
    SLICE_X31Y30         FDRE (Setup_fdre_C_D)        0.032    12.789    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[13]
  -------------------------------------------------------------------
                         required time                         12.789    
                         arrival time                         -12.017    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.824ns  (required time - arrival time)
  Source:                 design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.984ns  (logic 2.553ns (28.416%)  route 6.431ns (71.584%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2304, routed)        1.753     3.061    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X1Y12          DSP48E1                                      r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     3.495 r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=18, routed)          1.191     4.685    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X25Y25         LUT3 (Prop_lut3_I2_O)        0.119     4.804 f  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_3__1/O
                         net (fo=3, routed)           0.830     5.634    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/add_mant__0[51]
    SLICE_X26Y26         LUT6 (Prop_lut6_I4_O)        0.332     5.966 r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000     5.966    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X26Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.516 r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          0.000     6.516    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[0]
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.630 f  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=61, routed)          1.480     8.111    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[1]
    SLICE_X32Y26         LUT2 (Prop_lut2_I1_O)        0.149     8.260 f  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[55]_i_2/O
                         net (fo=42, routed)          1.099     9.359    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q_reg[55]
    SLICE_X28Y31         LUT6 (Prop_lut6_I2_O)        0.355     9.714 r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[18]_i_3/O
                         net (fo=2, routed)           0.940    10.653    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q_reg[18]
    SLICE_X30Y30         LUT3 (Prop_lut3_I2_O)        0.152    10.805 r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[18]_i_2/O
                         net (fo=4, routed)           0.891    11.697    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[18]_i_2_n_0
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.348    12.045 r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[17]_i_1/O
                         net (fo=1, routed)           0.000    12.045    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/shifted_temp[6]
    SLICE_X32Y30         FDRE                                         r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2304, routed)        1.489    12.681    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X32Y30         FDRE                                         r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[17]/C
                         clock pessimism              0.265    12.946    
                         clock uncertainty           -0.154    12.792    
    SLICE_X32Y30         FDRE (Setup_fdre_C_D)        0.077    12.869    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[17]
  -------------------------------------------------------------------
                         required time                         12.869    
                         arrival time                         -12.045    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.845ns  (required time - arrival time)
  Source:                 design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_TOP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CARRYIN
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.640ns  (logic 2.810ns (36.779%)  route 4.830ns (63.221%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 12.772 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2304, routed)        1.657     2.965    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_TOP/C_CHAIN/aclk
    SLICE_X19Y22         FDRE                                         r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_TOP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y22         FDRE (Prop_fdre_C_Q)         0.456     3.421 r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_TOP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=5, routed)           0.780     4.201    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_TOP/C_CHAIN/CARRYS_OUT[0]
    SLICE_X21Y20         LUT3 (Prop_lut3_I0_O)        0.124     4.325 r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_TOP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2/O
                         net (fo=107, routed)         0.724     5.048    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/b_largest
    SLICE_X23Y18         LUT6 (Prop_lut6_I4_O)        0.124     5.172 f  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2/O
                         net (fo=2, routed)           0.891     6.063    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/ALIGN_BLK/sml_shift_mux[5]
    SLICE_X26Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.187 r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.000     6.187    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/opt_has_pipe.first_q_reg[49][1]
    SLICE_X26Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.737 r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     6.737    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/opt_has_pipe.first_q_reg[0][3]
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.008 f  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.433     7.441    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[49][4]
    SLICE_X28Y18         LUT6 (Prop_lut6_I0_O)        0.373     7.814 f  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/BMA_EXP_DELAY/i_pipe/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_13/O
                         net (fo=1, routed)           0.590     8.404    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/BMA_EXP_DELAY/i_pipe/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_13_n_0
    SLICE_X28Y19         LUT4 (Prop_lut4_I1_O)        0.124     8.528 f  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/BMA_EXP_DELAY/i_pipe/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_3/O
                         net (fo=1, routed)           0.000     8.528    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_3[1]
    SLICE_X28Y19         MUXF7 (Prop_muxf7_I1_O)      0.247     8.775 f  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0/O
                         net (fo=1, routed)           0.000     8.775    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_0
    SLICE_X28Y19         MUXF8 (Prop_muxf8_I0_O)      0.098     8.873 f  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.537     9.410    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/SUB_DELAY/i_pipe/zeros_add
    SLICE_X30Y25         LUT2 (Prop_lut2_I1_O)        0.319     9.729 r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/SUB_DELAY/i_pipe/DSP_i_1__0/O
                         net (fo=1, routed)           0.876    10.605    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q_reg[0]_1
    DSP48_X1Y12          DSP48E1                                      r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CARRYIN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2304, routed)        1.580    12.772    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X1Y12          DSP48E1                                      r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                         clock pessimism              0.130    12.902    
                         clock uncertainty           -0.154    12.748    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_CARRYIN)
                                                     -1.298    11.450    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP
  -------------------------------------------------------------------
                         required time                         11.450    
                         arrival time                         -10.605    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.884ns  (required time - arrival time)
  Source:                 design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.891ns  (logic 2.518ns (28.322%)  route 6.373ns (71.678%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 12.679 - 10.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2304, routed)        1.753     3.061    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X1Y12          DSP48E1                                      r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     3.495 r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=18, routed)          1.191     4.685    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X25Y25         LUT3 (Prop_lut3_I2_O)        0.119     4.804 f  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_3__1/O
                         net (fo=3, routed)           0.830     5.634    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/add_mant__0[51]
    SLICE_X26Y26         LUT6 (Prop_lut6_I4_O)        0.332     5.966 r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000     5.966    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X26Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.516 r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          0.000     6.516    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[0]
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.630 f  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=61, routed)          1.480     8.111    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[1]
    SLICE_X32Y26         LUT2 (Prop_lut2_I1_O)        0.149     8.260 f  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[55]_i_2/O
                         net (fo=42, routed)          1.262     9.522    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q_reg[55]
    SLICE_X29Y29         LUT6 (Prop_lut6_I2_O)        0.355     9.877 r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[26]_i_3/O
                         net (fo=2, routed)           0.570    10.447    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[26]_i_3_n_0
    SLICE_X30Y29         LUT3 (Prop_lut3_I2_O)        0.117    10.564 r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[26]_i_2/O
                         net (fo=4, routed)           1.039    11.603    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q_reg[23]
    SLICE_X30Y28         LUT6 (Prop_lut6_I0_O)        0.348    11.951 r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[23]_i_1/O
                         net (fo=1, routed)           0.000    11.951    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/shifted_temp[12]
    SLICE_X30Y28         FDRE                                         r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2304, routed)        1.487    12.679    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X30Y28         FDRE                                         r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[23]/C
                         clock pessimism              0.230    12.910    
                         clock uncertainty           -0.154    12.756    
    SLICE_X30Y28         FDRE (Setup_fdre_C_D)        0.079    12.835    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[23]
  -------------------------------------------------------------------
                         required time                         12.835    
                         arrival time                         -11.951    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.930ns  (required time - arrival time)
  Source:                 design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.882ns  (logic 2.527ns (28.451%)  route 6.355ns (71.549%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2304, routed)        1.753     3.061    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X1Y12          DSP48E1                                      r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     3.495 r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=18, routed)          1.191     4.685    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X25Y25         LUT3 (Prop_lut3_I2_O)        0.119     4.804 f  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_3__1/O
                         net (fo=3, routed)           0.830     5.634    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/add_mant__0[51]
    SLICE_X26Y26         LUT6 (Prop_lut6_I4_O)        0.332     5.966 r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000     5.966    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X26Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.516 r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          0.000     6.516    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[0]
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.630 f  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=61, routed)          1.480     8.111    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[1]
    SLICE_X32Y26         LUT2 (Prop_lut2_I1_O)        0.149     8.260 f  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[55]_i_2/O
                         net (fo=42, routed)          0.861     9.121    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q_reg[55]
    SLICE_X29Y29         LUT6 (Prop_lut6_I2_O)        0.355     9.476 r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[23]_i_3/O
                         net (fo=2, routed)           0.817    10.293    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[23]_i_3_n_0
    SLICE_X30Y30         LUT3 (Prop_lut3_I0_O)        0.146    10.439 r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[19]_i_2/O
                         net (fo=4, routed)           1.176    11.614    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[19]_i_2_n_0
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.328    11.942 r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[18]_i_1/O
                         net (fo=1, routed)           0.000    11.942    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/shifted_temp[7]
    SLICE_X32Y30         FDRE                                         r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2304, routed)        1.489    12.681    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X32Y30         FDRE                                         r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[18]/C
                         clock pessimism              0.265    12.946    
                         clock uncertainty           -0.154    12.792    
    SLICE_X32Y30         FDRE (Setup_fdre_C_D)        0.081    12.873    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[18]
  -------------------------------------------------------------------
                         required time                         12.873    
                         arrival time                         -11.942    
  -------------------------------------------------------------------
                         slack                                  0.930    

Slack (MET) :             0.939ns  (required time - arrival time)
  Source:                 design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.869ns  (logic 2.537ns (28.605%)  route 6.332ns (71.395%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2304, routed)        1.753     3.061    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X1Y12          DSP48E1                                      r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     3.495 r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=18, routed)          1.191     4.685    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X25Y25         LUT3 (Prop_lut3_I2_O)        0.119     4.804 f  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_3__1/O
                         net (fo=3, routed)           0.830     5.634    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/add_mant__0[51]
    SLICE_X26Y26         LUT6 (Prop_lut6_I4_O)        0.332     5.966 r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000     5.966    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X26Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.516 r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          0.000     6.516    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[0]
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.630 f  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=61, routed)          1.480     8.111    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[1]
    SLICE_X32Y26         LUT2 (Prop_lut2_I1_O)        0.149     8.260 f  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[55]_i_2/O
                         net (fo=42, routed)          0.791     9.051    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP_1
    SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.355     9.406 r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[39]_i_3/O
                         net (fo=2, routed)           1.010    10.417    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[39]_i_3_n_0
    SLICE_X32Y28         LUT3 (Prop_lut3_I0_O)        0.153    10.570 r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[35]_i_2/O
                         net (fo=4, routed)           1.029    11.599    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[35]_i_2_n_0
    SLICE_X32Y29         LUT6 (Prop_lut6_I1_O)        0.331    11.930 r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[34]_i_1/O
                         net (fo=1, routed)           0.000    11.930    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/DSP_2[16]
    SLICE_X32Y29         FDRE                                         r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2304, routed)        1.489    12.681    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X32Y29         FDRE                                         r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[34]/C
                         clock pessimism              0.265    12.946    
                         clock uncertainty           -0.154    12.792    
    SLICE_X32Y29         FDRE (Setup_fdre_C_D)        0.077    12.869    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[34]
  -------------------------------------------------------------------
                         required time                         12.869    
                         arrival time                         -11.930    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.942ns  (required time - arrival time)
  Source:                 design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.834ns  (logic 2.531ns (28.651%)  route 6.303ns (71.349%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 12.679 - 10.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2304, routed)        1.753     3.061    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X1Y12          DSP48E1                                      r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     3.495 r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=18, routed)          1.191     4.685    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X25Y25         LUT3 (Prop_lut3_I2_O)        0.119     4.804 f  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_3__1/O
                         net (fo=3, routed)           0.830     5.634    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/add_mant__0[51]
    SLICE_X26Y26         LUT6 (Prop_lut6_I4_O)        0.332     5.966 r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000     5.966    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X26Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.516 r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          0.000     6.516    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[0]
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.630 f  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=61, routed)          1.480     8.111    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[1]
    SLICE_X32Y26         LUT2 (Prop_lut2_I1_O)        0.149     8.260 f  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[55]_i_2/O
                         net (fo=42, routed)          1.112     9.372    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q_reg[55]
    SLICE_X28Y28         LUT6 (Prop_lut6_I2_O)        0.355     9.727 r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[29]_i_3/O
                         net (fo=2, routed)           0.866    10.593    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q_reg[25]
    SLICE_X29Y28         LUT3 (Prop_lut3_I0_O)        0.152    10.745 r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[25]_i_2/O
                         net (fo=4, routed)           0.824    11.568    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[25]_i_2_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I0_O)        0.326    11.894 r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[22]_i_1/O
                         net (fo=1, routed)           0.000    11.894    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/shifted_temp[11]
    SLICE_X30Y28         FDRE                                         r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2304, routed)        1.487    12.679    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X30Y28         FDRE                                         r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[22]/C
                         clock pessimism              0.230    12.910    
                         clock uncertainty           -0.154    12.756    
    SLICE_X30Y28         FDRE (Setup_fdre_C_D)        0.081    12.837    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[22]
  -------------------------------------------------------------------
                         required time                         12.837    
                         arrival time                         -11.894    
  -------------------------------------------------------------------
                         slack                                  0.942    

Slack (MET) :             0.947ns  (required time - arrival time)
  Source:                 design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.775ns  (logic 2.534ns (28.877%)  route 6.241ns (71.123%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2304, routed)        1.753     3.061    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X1Y12          DSP48E1                                      r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     3.495 r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=18, routed)          1.191     4.685    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X25Y25         LUT3 (Prop_lut3_I2_O)        0.119     4.804 f  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_3__1/O
                         net (fo=3, routed)           0.830     5.634    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/add_mant__0[51]
    SLICE_X26Y26         LUT6 (Prop_lut6_I4_O)        0.332     5.966 r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000     5.966    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X26Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.516 r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          0.000     6.516    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[0]
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.630 f  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=61, routed)          1.480     8.111    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[1]
    SLICE_X32Y26         LUT2 (Prop_lut2_I1_O)        0.149     8.260 f  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[55]_i_2/O
                         net (fo=42, routed)          1.112     9.372    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q_reg[55]
    SLICE_X28Y28         LUT6 (Prop_lut6_I2_O)        0.355     9.727 r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[29]_i_3/O
                         net (fo=2, routed)           0.811    10.537    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/DSP_20
    SLICE_X31Y28         LUT3 (Prop_lut3_I2_O)        0.154    10.691 r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[29]_i_2/O
                         net (fo=4, routed)           0.817    11.509    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q_reg[26]
    SLICE_X31Y27         LUT6 (Prop_lut6_I0_O)        0.327    11.836 r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[26]_i_1/O
                         net (fo=1, routed)           0.000    11.836    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/shifted_temp[15]
    SLICE_X31Y27         FDRE                                         r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2304, routed)        1.485    12.677    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X31Y27         FDRE                                         r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[26]/C
                         clock pessimism              0.230    12.908    
                         clock uncertainty           -0.154    12.754    
    SLICE_X31Y27         FDRE (Setup_fdre_C_D)        0.029    12.783    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[26]
  -------------------------------------------------------------------
                         required time                         12.783    
                         arrival time                         -11.836    
  -------------------------------------------------------------------
                         slack                                  0.947    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/greyScale_0/U0/tmp_2_reg_457_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/greyScale_0/U0/greyScale_dmul_64cud_U2/din0_buf1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.535%)  route 0.180ns (58.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2304, routed)        0.561     0.901    design_1_i/greyScale_0/U0/ap_clk
    SLICE_X18Y10         FDRE                                         r  design_1_i/greyScale_0/U0/tmp_2_reg_457_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y10         FDRE (Prop_fdre_C_Q)         0.128     1.030 r  design_1_i/greyScale_0/U0/tmp_2_reg_457_reg[30]/Q
                         net (fo=1, routed)           0.180     1.210    design_1_i/greyScale_0/U0/greyScale_dmul_64cud_U2/Q[30]
    SLICE_X22Y10         FDRE                                         r  design_1_i/greyScale_0/U0/greyScale_dmul_64cud_U2/din0_buf1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2304, routed)        0.826     1.196    design_1_i/greyScale_0/U0/greyScale_dmul_64cud_U2/ap_clk
    SLICE_X22Y10         FDRE                                         r  design_1_i/greyScale_0/U0/greyScale_dmul_64cud_U2/din0_buf1_reg[30]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X22Y10         FDRE (Hold_fdre_C_D)         0.016     1.178    design_1_i/greyScale_0/U0/greyScale_dmul_64cud_U2/din0_buf1_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/greyScale_0/U0/tmp_2_reg_457_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/greyScale_0/U0/greyScale_dmul_64cud_U2/din0_buf1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.766%)  route 0.223ns (61.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2304, routed)        0.561     0.901    design_1_i/greyScale_0/U0/ap_clk
    SLICE_X17Y10         FDRE                                         r  design_1_i/greyScale_0/U0/tmp_2_reg_457_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y10         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/greyScale_0/U0/tmp_2_reg_457_reg[24]/Q
                         net (fo=1, routed)           0.223     1.265    design_1_i/greyScale_0/U0/greyScale_dmul_64cud_U2/Q[24]
    SLICE_X22Y10         FDRE                                         r  design_1_i/greyScale_0/U0/greyScale_dmul_64cud_U2/din0_buf1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2304, routed)        0.826     1.196    design_1_i/greyScale_0/U0/greyScale_dmul_64cud_U2/ap_clk
    SLICE_X22Y10         FDRE                                         r  design_1_i/greyScale_0/U0/greyScale_dmul_64cud_U2/din0_buf1_reg[24]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X22Y10         FDRE (Hold_fdre_C_D)         0.070     1.232    design_1_i/greyScale_0/U0/greyScale_dmul_64cud_U2/din0_buf1_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/greyScale_0/U0/tmp_2_reg_457_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/greyScale_0/U0/greyScale_dmul_64cud_U2/din0_buf1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.116%)  route 0.219ns (60.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2304, routed)        0.561     0.901    design_1_i/greyScale_0/U0/ap_clk
    SLICE_X18Y10         FDRE                                         r  design_1_i/greyScale_0/U0/tmp_2_reg_457_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y10         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/greyScale_0/U0/tmp_2_reg_457_reg[28]/Q
                         net (fo=1, routed)           0.219     1.262    design_1_i/greyScale_0/U0/greyScale_dmul_64cud_U2/Q[28]
    SLICE_X22Y10         FDRE                                         r  design_1_i/greyScale_0/U0/greyScale_dmul_64cud_U2/din0_buf1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2304, routed)        0.826     1.196    design_1_i/greyScale_0/U0/greyScale_dmul_64cud_U2/ap_clk
    SLICE_X22Y10         FDRE                                         r  design_1_i/greyScale_0/U0/greyScale_dmul_64cud_U2/din0_buf1_reg[28]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X22Y10         FDRE (Hold_fdre_C_D)         0.066     1.228    design_1_i/greyScale_0/U0/greyScale_dmul_64cud_U2/din0_buf1_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/greyScale_0/U0/tmp_2_reg_457_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/greyScale_0/U0/greyScale_dmul_64cud_U2/din0_buf1_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.566%)  route 0.225ns (61.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2304, routed)        0.560     0.901    design_1_i/greyScale_0/U0/ap_clk
    SLICE_X19Y12         FDRE                                         r  design_1_i/greyScale_0/U0/tmp_2_reg_457_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y12         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/greyScale_0/U0/tmp_2_reg_457_reg[33]/Q
                         net (fo=1, routed)           0.225     1.266    design_1_i/greyScale_0/U0/greyScale_dmul_64cud_U2/Q[33]
    SLICE_X23Y12         FDRE                                         r  design_1_i/greyScale_0/U0/greyScale_dmul_64cud_U2/din0_buf1_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2304, routed)        0.824     1.194    design_1_i/greyScale_0/U0/greyScale_dmul_64cud_U2/ap_clk
    SLICE_X23Y12         FDRE                                         r  design_1_i/greyScale_0/U0/greyScale_dmul_64cud_U2/din0_buf1_reg[33]/C
                         clock pessimism             -0.034     1.160    
    SLICE_X23Y12         FDRE (Hold_fdre_C_D)         0.070     1.230    design_1_i/greyScale_0/U0/greyScale_dmul_64cud_U2/din0_buf1_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/greyScale_0/U0/tmp_2_reg_457_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/greyScale_0/U0/greyScale_dmul_64cud_U2/din0_buf1_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.456%)  route 0.181ns (58.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2304, routed)        0.559     0.900    design_1_i/greyScale_0/U0/ap_clk
    SLICE_X19Y13         FDRE                                         r  design_1_i/greyScale_0/U0/tmp_2_reg_457_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y13         FDRE (Prop_fdre_C_Q)         0.128     1.028 r  design_1_i/greyScale_0/U0/tmp_2_reg_457_reg[45]/Q
                         net (fo=1, routed)           0.181     1.208    design_1_i/greyScale_0/U0/greyScale_dmul_64cud_U2/Q[45]
    SLICE_X22Y13         FDRE                                         r  design_1_i/greyScale_0/U0/greyScale_dmul_64cud_U2/din0_buf1_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2304, routed)        0.823     1.193    design_1_i/greyScale_0/U0/greyScale_dmul_64cud_U2/ap_clk
    SLICE_X22Y13         FDRE                                         r  design_1_i/greyScale_0/U0/greyScale_dmul_64cud_U2/din0_buf1_reg[45]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X22Y13         FDRE (Hold_fdre_C_D)         0.012     1.171    design_1_i/greyScale_0/U0/greyScale_dmul_64cud_U2/din0_buf1_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/greyScale_0/U0/tmp_2_reg_457_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/greyScale_0/U0/greyScale_dmul_64cud_U2/din0_buf1_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (40.966%)  route 0.184ns (59.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2304, routed)        0.560     0.901    design_1_i/greyScale_0/U0/ap_clk
    SLICE_X19Y12         FDRE                                         r  design_1_i/greyScale_0/U0/tmp_2_reg_457_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y12         FDRE (Prop_fdre_C_Q)         0.128     1.029 r  design_1_i/greyScale_0/U0/tmp_2_reg_457_reg[44]/Q
                         net (fo=1, routed)           0.184     1.213    design_1_i/greyScale_0/U0/greyScale_dmul_64cud_U2/Q[44]
    SLICE_X22Y12         FDRE                                         r  design_1_i/greyScale_0/U0/greyScale_dmul_64cud_U2/din0_buf1_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2304, routed)        0.824     1.194    design_1_i/greyScale_0/U0/greyScale_dmul_64cud_U2/ap_clk
    SLICE_X22Y12         FDRE                                         r  design_1_i/greyScale_0/U0/greyScale_dmul_64cud_U2/din0_buf1_reg[44]/C
                         clock pessimism             -0.034     1.160    
    SLICE_X22Y12         FDRE (Hold_fdre_C_D)         0.013     1.173    design_1_i/greyScale_0/U0/greyScale_dmul_64cud_U2/din0_buf1_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/greyScale_0/U0/tmp_2_reg_457_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/greyScale_0/U0/greyScale_dmul_64cud_U2/din0_buf1_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.691%)  route 0.233ns (62.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2304, routed)        0.559     0.900    design_1_i/greyScale_0/U0/ap_clk
    SLICE_X19Y13         FDRE                                         r  design_1_i/greyScale_0/U0/tmp_2_reg_457_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y13         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/greyScale_0/U0/tmp_2_reg_457_reg[42]/Q
                         net (fo=1, routed)           0.233     1.274    design_1_i/greyScale_0/U0/greyScale_dmul_64cud_U2/Q[42]
    SLICE_X22Y13         FDRE                                         r  design_1_i/greyScale_0/U0/greyScale_dmul_64cud_U2/din0_buf1_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2304, routed)        0.823     1.193    design_1_i/greyScale_0/U0/greyScale_dmul_64cud_U2/ap_clk
    SLICE_X22Y13         FDRE                                         r  design_1_i/greyScale_0/U0/greyScale_dmul_64cud_U2/din0_buf1_reg[42]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X22Y13         FDRE (Hold_fdre_C_D)         0.070     1.229    design_1_i/greyScale_0/U0/greyScale_dmul_64cud_U2/din0_buf1_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/din0_buf1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.470%)  route 0.235ns (62.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2304, routed)        0.556     0.896    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/ap_clk
    SLICE_X17Y18         FDRE                                         r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/din0_buf1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y18         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/din0_buf1_reg[8]/Q
                         net (fo=4, routed)           0.235     1.273    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/s_axis_a_tdata[8]
    SLICE_X22Y17         FDRE                                         r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2304, routed)        0.820     1.190    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/aclk
    SLICE_X22Y17         FDRE                                         r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism             -0.034     1.156    
    SLICE_X22Y17         FDRE (Hold_fdre_C_D)         0.070     1.226    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/din1_buf1_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.610%)  route 0.195ns (60.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2304, routed)        0.553     0.894    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/ap_clk
    SLICE_X17Y22         FDRE                                         r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/din1_buf1_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y22         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/din1_buf1_reg[39]/Q
                         net (fo=5, routed)           0.195     1.217    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/s_axis_b_tdata[39]
    SLICE_X25Y21         FDRE                                         r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2304, routed)        0.816     1.186    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/aclk
    SLICE_X25Y21         FDRE                                         r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[39]/C
                         clock pessimism             -0.034     1.152    
    SLICE_X25Y21         FDRE (Hold_fdre_C_D)         0.016     1.168    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/din1_buf1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.148ns (45.673%)  route 0.176ns (54.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2304, routed)        0.548     0.889    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/ap_clk
    SLICE_X20Y23         FDRE                                         r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/din1_buf1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y23         FDRE (Prop_fdre_C_Q)         0.148     1.036 r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/din1_buf1_reg[31]/Q
                         net (fo=4, routed)           0.176     1.213    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/s_axis_b_tdata[31]
    SLICE_X24Y22         FDRE                                         r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2304, routed)        0.815     1.185    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/aclk
    SLICE_X24Y22         FDRE                                         r  design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[31]/C
                         clock pessimism             -0.034     1.151    
    SLICE_X24Y22         FDRE (Hold_fdre_C_D)         0.010     1.161    design_1_i/greyScale_0/U0/greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.052    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            4.275         10.000      5.725      DSP48_X0Y10     design_1_i/greyScale_0/U0/greyScale_dmul_64cud_U1/greyScale_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            4.275         10.000      5.725      DSP48_X1Y5      design_1_i/greyScale_0/U0/greyScale_dmul_64cud_U2/greyScale_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X0Y14     design_1_i/greyScale_0/U0/greyScale_dmul_64cud_U1/greyScale_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X1Y9      design_1_i/greyScale_0/U0/greyScale_dmul_64cud_U2/greyScale_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y8     design_1_i/greyScale_0/U0/greyScale_AXILiteS_s_axi_U/int_pixelInput/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y8     design_1_i/greyScale_0/U0/greyScale_AXILiteS_s_axi_U/int_pixelInput/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y7     design_1_i/greyScale_0/U0/greyScale_AXILiteS_s_axi_U/int_pixelOutput/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y7     design_1_i/greyScale_0/U0/greyScale_AXILiteS_s_axi_U/int_pixelOutput/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y15  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X0Y6      design_1_i/greyScale_0/U0/greyScale_dmul_64cud_U1/greyScale_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X12Y19    design_1_i/greyScale_0/U0/greyScale_dmul_64cud_U2/greyScale_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X12Y21    design_1_i/greyScale_0/U0/greyScale_dmul_64cud_U2/greyScale_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][10]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X12Y19    design_1_i/greyScale_0/U0/greyScale_dmul_64cud_U2/greyScale_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X12Y19    design_1_i/greyScale_0/U0/greyScale_dmul_64cud_U2/greyScale_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X12Y19    design_1_i/greyScale_0/U0/greyScale_dmul_64cud_U2/greyScale_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X12Y19    design_1_i/greyScale_0/U0/greyScale_dmul_64cud_U2/greyScale_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X12Y19    design_1_i/greyScale_0/U0/greyScale_dmul_64cud_U2/greyScale_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X12Y19    design_1_i/greyScale_0/U0/greyScale_dmul_64cud_U2/greyScale_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X12Y19    design_1_i/greyScale_0/U0/greyScale_dmul_64cud_U2/greyScale_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X12Y21    design_1_i/greyScale_0/U0/greyScale_dmul_64cud_U2/greyScale_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][8]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X12Y21    design_1_i/greyScale_0/U0/greyScale_dmul_64cud_U2/greyScale_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][10]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X12Y21    design_1_i/greyScale_0/U0/greyScale_dmul_64cud_U2/greyScale_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][8]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X12Y21    design_1_i/greyScale_0/U0/greyScale_dmul_64cud_U2/greyScale_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][9]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X12Y21    design_1_i/greyScale_0/U0/greyScale_dmul_64cud_U2/greyScale_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y25     design_1_i/greyScale_0/U0/greyScale_dmul_64cud_U1/greyScale_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y39     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y39     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y41     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y39    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y39    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK



