// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _fir_filter_a_HH_
#define _fir_filter_a_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct fir_filter_a : public sc_module {
    // Port declarations 13
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > x_dout;
    sc_in< sc_logic > x_empty_n;
    sc_out< sc_logic > x_read;
    sc_out< sc_lv<32> > y_din;
    sc_in< sc_logic > y_full_n;
    sc_out< sc_logic > y_write;


    // Module declarations
    fir_filter_a(sc_module_name name);
    SC_HAS_PROCESS(fir_filter_a);

    ~fir_filter_a();

    sc_trace_file* mVcdFile;

    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<32> > shift_reg_1_62;
    sc_signal< sc_lv<32> > shift_reg_1_61;
    sc_signal< sc_lv<32> > shift_reg_1_60;
    sc_signal< sc_lv<32> > shift_reg_1_59;
    sc_signal< sc_lv<32> > shift_reg_1_58;
    sc_signal< sc_lv<32> > shift_reg_1_57;
    sc_signal< sc_lv<32> > shift_reg_1_56;
    sc_signal< sc_lv<32> > shift_reg_1_55;
    sc_signal< sc_lv<32> > shift_reg_1_54;
    sc_signal< sc_lv<32> > shift_reg_1_53;
    sc_signal< sc_lv<32> > shift_reg_1_52;
    sc_signal< sc_lv<32> > shift_reg_1_51;
    sc_signal< sc_lv<32> > shift_reg_1_50;
    sc_signal< sc_lv<32> > shift_reg_1_49;
    sc_signal< sc_lv<32> > shift_reg_1_48;
    sc_signal< sc_lv<32> > shift_reg_1_47;
    sc_signal< sc_lv<32> > shift_reg_1_46;
    sc_signal< sc_lv<32> > shift_reg_1_45;
    sc_signal< sc_lv<32> > shift_reg_1_44;
    sc_signal< sc_lv<32> > shift_reg_1_43;
    sc_signal< sc_lv<32> > shift_reg_1_42;
    sc_signal< sc_lv<32> > shift_reg_1_41;
    sc_signal< sc_lv<32> > shift_reg_1_40;
    sc_signal< sc_lv<32> > shift_reg_1_39;
    sc_signal< sc_lv<32> > shift_reg_1_38;
    sc_signal< sc_lv<32> > shift_reg_1_37;
    sc_signal< sc_lv<32> > shift_reg_1_36;
    sc_signal< sc_lv<32> > shift_reg_1_35;
    sc_signal< sc_lv<32> > shift_reg_1_34;
    sc_signal< sc_lv<32> > shift_reg_1_33;
    sc_signal< sc_lv<32> > shift_reg_1_32;
    sc_signal< sc_lv<32> > shift_reg_1_31;
    sc_signal< sc_lv<32> > shift_reg_1_30;
    sc_signal< sc_lv<32> > shift_reg_1_29;
    sc_signal< sc_lv<32> > shift_reg_1_28;
    sc_signal< sc_lv<32> > shift_reg_1_27;
    sc_signal< sc_lv<32> > shift_reg_1_26;
    sc_signal< sc_lv<32> > shift_reg_1_25;
    sc_signal< sc_lv<32> > shift_reg_1_24;
    sc_signal< sc_lv<32> > shift_reg_1_23;
    sc_signal< sc_lv<32> > shift_reg_1_22;
    sc_signal< sc_lv<32> > shift_reg_1_21;
    sc_signal< sc_lv<32> > shift_reg_1_20;
    sc_signal< sc_lv<32> > shift_reg_1_19;
    sc_signal< sc_lv<32> > shift_reg_1_18;
    sc_signal< sc_lv<32> > shift_reg_1_17;
    sc_signal< sc_lv<32> > shift_reg_1_16;
    sc_signal< sc_lv<32> > shift_reg_1_15;
    sc_signal< sc_lv<32> > shift_reg_1_14;
    sc_signal< sc_lv<32> > shift_reg_1_13;
    sc_signal< sc_lv<32> > shift_reg_1_12;
    sc_signal< sc_lv<32> > shift_reg_1_11;
    sc_signal< sc_lv<32> > shift_reg_1_10;
    sc_signal< sc_lv<32> > shift_reg_1_9;
    sc_signal< sc_lv<32> > shift_reg_1_8;
    sc_signal< sc_lv<32> > shift_reg_1_7;
    sc_signal< sc_lv<32> > shift_reg_1_6;
    sc_signal< sc_lv<32> > shift_reg_1_5;
    sc_signal< sc_lv<32> > shift_reg_1_4;
    sc_signal< sc_lv<32> > shift_reg_1_3;
    sc_signal< sc_lv<32> > shift_reg_1_2;
    sc_signal< sc_lv<32> > shift_reg_1_1;
    sc_signal< sc_lv<32> > shift_reg_1_0;
    sc_signal< sc_logic > x_blk_n;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > y_blk_n;
    sc_signal< sc_lv<32> > data_reg_1610;
    sc_signal< sc_lv<32> > shift_reg_1_2_load_reg_1616;
    sc_signal< sc_lv<32> > mul_ln55_55_fu_255_p2;
    sc_signal< sc_lv<32> > mul_ln55_55_reg_1621;
    sc_signal< sc_lv<32> > mul_ln55_56_fu_271_p2;
    sc_signal< sc_lv<32> > mul_ln55_56_reg_1626;
    sc_signal< sc_lv<32> > shift_reg_1_0_load_reg_1631;
    sc_signal< sc_lv<32> > shift_reg_1_0_load_reg_1631_pp0_iter2_reg;
    sc_signal< sc_lv<32> > mul_ln55_57_fu_292_p2;
    sc_signal< sc_lv<32> > mul_ln55_57_reg_1637;
    sc_signal< sc_lv<32> > mul_ln55_fu_301_p2;
    sc_signal< sc_lv<32> > mul_ln55_reg_1642;
    sc_signal< sc_lv<32> > shift_reg_1_61_load_reg_1647;
    sc_signal< sc_lv<32> > mul_ln55_1_fu_327_p2;
    sc_signal< sc_lv<32> > mul_ln55_1_reg_1653;
    sc_signal< sc_lv<32> > mul_ln55_2_fu_343_p2;
    sc_signal< sc_lv<32> > mul_ln55_2_reg_1658;
    sc_signal< sc_lv<32> > mul_ln55_3_fu_359_p2;
    sc_signal< sc_lv<32> > mul_ln55_3_reg_1663;
    sc_signal< sc_lv<32> > mul_ln55_4_fu_375_p2;
    sc_signal< sc_lv<32> > mul_ln55_4_reg_1668;
    sc_signal< sc_lv<32> > shift_reg_1_56_load_reg_1673;
    sc_signal< sc_lv<32> > mul_ln55_5_fu_401_p2;
    sc_signal< sc_lv<32> > mul_ln55_5_reg_1678;
    sc_signal< sc_lv<32> > shift_reg_1_54_load_reg_1683;
    sc_signal< sc_lv<32> > mul_ln55_6_fu_427_p2;
    sc_signal< sc_lv<32> > mul_ln55_6_reg_1689;
    sc_signal< sc_lv<32> > mul_ln55_7_fu_443_p2;
    sc_signal< sc_lv<32> > mul_ln55_7_reg_1694;
    sc_signal< sc_lv<32> > mul_ln55_8_fu_459_p2;
    sc_signal< sc_lv<32> > mul_ln55_8_reg_1699;
    sc_signal< sc_lv<32> > mul_ln55_9_fu_475_p2;
    sc_signal< sc_lv<32> > mul_ln55_9_reg_1704;
    sc_signal< sc_lv<32> > mul_ln55_10_fu_491_p2;
    sc_signal< sc_lv<32> > mul_ln55_10_reg_1709;
    sc_signal< sc_lv<32> > mul_ln55_11_fu_507_p2;
    sc_signal< sc_lv<32> > mul_ln55_11_reg_1714;
    sc_signal< sc_lv<32> > mul_ln55_12_fu_523_p2;
    sc_signal< sc_lv<32> > mul_ln55_12_reg_1719;
    sc_signal< sc_lv<32> > mul_ln55_13_fu_539_p2;
    sc_signal< sc_lv<32> > mul_ln55_13_reg_1724;
    sc_signal< sc_lv<32> > mul_ln55_14_fu_555_p2;
    sc_signal< sc_lv<32> > mul_ln55_14_reg_1729;
    sc_signal< sc_lv<32> > mul_ln55_15_fu_571_p2;
    sc_signal< sc_lv<32> > mul_ln55_15_reg_1734;
    sc_signal< sc_lv<32> > mul_ln55_16_fu_587_p2;
    sc_signal< sc_lv<32> > mul_ln55_16_reg_1739;
    sc_signal< sc_lv<32> > mul_ln55_17_fu_603_p2;
    sc_signal< sc_lv<32> > mul_ln55_17_reg_1744;
    sc_signal< sc_lv<32> > mul_ln55_18_fu_619_p2;
    sc_signal< sc_lv<32> > mul_ln55_18_reg_1749;
    sc_signal< sc_lv<32> > mul_ln55_19_fu_635_p2;
    sc_signal< sc_lv<32> > mul_ln55_19_reg_1754;
    sc_signal< sc_lv<32> > mul_ln55_20_fu_651_p2;
    sc_signal< sc_lv<32> > mul_ln55_20_reg_1759;
    sc_signal< sc_lv<32> > mul_ln55_21_fu_667_p2;
    sc_signal< sc_lv<32> > mul_ln55_21_reg_1764;
    sc_signal< sc_lv<32> > mul_ln55_22_fu_683_p2;
    sc_signal< sc_lv<32> > mul_ln55_22_reg_1769;
    sc_signal< sc_lv<32> > mul_ln55_23_fu_699_p2;
    sc_signal< sc_lv<32> > mul_ln55_23_reg_1774;
    sc_signal< sc_lv<32> > mul_ln55_24_fu_715_p2;
    sc_signal< sc_lv<32> > mul_ln55_24_reg_1779;
    sc_signal< sc_lv<32> > mul_ln55_25_fu_731_p2;
    sc_signal< sc_lv<32> > mul_ln55_25_reg_1784;
    sc_signal< sc_lv<32> > mul_ln55_26_fu_747_p2;
    sc_signal< sc_lv<32> > mul_ln55_26_reg_1789;
    sc_signal< sc_lv<32> > mul_ln55_27_fu_763_p2;
    sc_signal< sc_lv<32> > mul_ln55_27_reg_1794;
    sc_signal< sc_lv<32> > mul_ln55_28_fu_779_p2;
    sc_signal< sc_lv<32> > mul_ln55_28_reg_1799;
    sc_signal< sc_lv<32> > mul_ln55_29_fu_795_p2;
    sc_signal< sc_lv<32> > mul_ln55_29_reg_1804;
    sc_signal< sc_lv<32> > mul_ln55_30_fu_811_p2;
    sc_signal< sc_lv<32> > mul_ln55_30_reg_1809;
    sc_signal< sc_lv<32> > mul_ln55_31_fu_827_p2;
    sc_signal< sc_lv<32> > mul_ln55_31_reg_1814;
    sc_signal< sc_lv<32> > mul_ln55_32_fu_843_p2;
    sc_signal< sc_lv<32> > mul_ln55_32_reg_1819;
    sc_signal< sc_lv<32> > mul_ln55_33_fu_859_p2;
    sc_signal< sc_lv<32> > mul_ln55_33_reg_1824;
    sc_signal< sc_lv<32> > mul_ln55_34_fu_875_p2;
    sc_signal< sc_lv<32> > mul_ln55_34_reg_1829;
    sc_signal< sc_lv<32> > mul_ln55_35_fu_891_p2;
    sc_signal< sc_lv<32> > mul_ln55_35_reg_1834;
    sc_signal< sc_lv<32> > mul_ln55_36_fu_907_p2;
    sc_signal< sc_lv<32> > mul_ln55_36_reg_1839;
    sc_signal< sc_lv<32> > mul_ln55_37_fu_923_p2;
    sc_signal< sc_lv<32> > mul_ln55_37_reg_1844;
    sc_signal< sc_lv<32> > mul_ln55_38_fu_939_p2;
    sc_signal< sc_lv<32> > mul_ln55_38_reg_1849;
    sc_signal< sc_lv<32> > mul_ln55_39_fu_955_p2;
    sc_signal< sc_lv<32> > mul_ln55_39_reg_1854;
    sc_signal< sc_lv<32> > mul_ln55_40_fu_971_p2;
    sc_signal< sc_lv<32> > mul_ln55_40_reg_1859;
    sc_signal< sc_lv<32> > mul_ln55_41_fu_987_p2;
    sc_signal< sc_lv<32> > mul_ln55_41_reg_1864;
    sc_signal< sc_lv<32> > mul_ln55_42_fu_1003_p2;
    sc_signal< sc_lv<32> > mul_ln55_42_reg_1869;
    sc_signal< sc_lv<32> > mul_ln55_43_fu_1019_p2;
    sc_signal< sc_lv<32> > mul_ln55_43_reg_1874;
    sc_signal< sc_lv<32> > mul_ln55_44_fu_1035_p2;
    sc_signal< sc_lv<32> > mul_ln55_44_reg_1879;
    sc_signal< sc_lv<32> > mul_ln55_45_fu_1051_p2;
    sc_signal< sc_lv<32> > mul_ln55_45_reg_1884;
    sc_signal< sc_lv<32> > mul_ln55_46_fu_1067_p2;
    sc_signal< sc_lv<32> > mul_ln55_46_reg_1889;
    sc_signal< sc_lv<32> > mul_ln55_47_fu_1083_p2;
    sc_signal< sc_lv<32> > mul_ln55_47_reg_1894;
    sc_signal< sc_lv<32> > mul_ln55_48_fu_1099_p2;
    sc_signal< sc_lv<32> > mul_ln55_48_reg_1899;
    sc_signal< sc_lv<32> > mul_ln55_49_fu_1115_p2;
    sc_signal< sc_lv<32> > mul_ln55_49_reg_1904;
    sc_signal< sc_lv<32> > mul_ln55_50_fu_1131_p2;
    sc_signal< sc_lv<32> > mul_ln55_50_reg_1909;
    sc_signal< sc_lv<32> > mul_ln55_51_fu_1147_p2;
    sc_signal< sc_lv<32> > mul_ln55_51_reg_1914;
    sc_signal< sc_lv<32> > shift_reg_1_7_load_reg_1919;
    sc_signal< sc_lv<32> > sub_ln55_2_fu_1169_p2;
    sc_signal< sc_lv<32> > sub_ln55_2_reg_1924;
    sc_signal< sc_lv<32> > mul_ln55_52_fu_1185_p2;
    sc_signal< sc_lv<32> > mul_ln55_52_reg_1929;
    sc_signal< sc_lv<32> > shift_reg_1_5_load_reg_1934;
    sc_signal< sc_lv<32> > mul_ln55_53_fu_1211_p2;
    sc_signal< sc_lv<32> > mul_ln55_53_reg_1939;
    sc_signal< sc_lv<32> > mul_ln55_54_fu_1227_p2;
    sc_signal< sc_lv<32> > mul_ln55_54_reg_1944;
    sc_signal< sc_lv<32> > add_ln55_59_fu_1242_p2;
    sc_signal< sc_lv<32> > add_ln55_59_reg_1949;
    sc_signal< sc_lv<32> > add_ln55_2_fu_1320_p2;
    sc_signal< sc_lv<32> > add_ln55_2_reg_1954;
    sc_signal< sc_lv<32> > add_ln55_5_fu_1335_p2;
    sc_signal< sc_lv<32> > add_ln55_5_reg_1959;
    sc_signal< sc_lv<32> > add_ln55_7_fu_1341_p2;
    sc_signal< sc_lv<32> > add_ln55_7_reg_1964;
    sc_signal< sc_lv<32> > add_ln55_8_fu_1346_p2;
    sc_signal< sc_lv<32> > add_ln55_8_reg_1969;
    sc_signal< sc_lv<32> > add_ln55_12_fu_1359_p2;
    sc_signal< sc_lv<32> > add_ln55_12_reg_1974;
    sc_signal< sc_lv<32> > add_ln55_17_fu_1373_p2;
    sc_signal< sc_lv<32> > add_ln55_17_reg_1979;
    sc_signal< sc_lv<32> > add_ln55_20_fu_1387_p2;
    sc_signal< sc_lv<32> > add_ln55_20_reg_1984;
    sc_signal< sc_lv<32> > add_ln55_22_fu_1393_p2;
    sc_signal< sc_lv<32> > add_ln55_22_reg_1989;
    sc_signal< sc_lv<32> > add_ln55_23_fu_1397_p2;
    sc_signal< sc_lv<32> > add_ln55_23_reg_1994;
    sc_signal< sc_lv<32> > add_ln55_28_fu_1414_p2;
    sc_signal< sc_lv<32> > add_ln55_28_reg_1999;
    sc_signal< sc_lv<32> > add_ln55_32_fu_1420_p2;
    sc_signal< sc_lv<32> > add_ln55_32_reg_2004;
    sc_signal< sc_lv<32> > add_ln55_33_fu_1424_p2;
    sc_signal< sc_lv<32> > add_ln55_33_reg_2009;
    sc_signal< sc_lv<32> > add_ln55_37_fu_1436_p2;
    sc_signal< sc_lv<32> > add_ln55_37_reg_2014;
    sc_signal< sc_lv<32> > add_ln55_39_fu_1442_p2;
    sc_signal< sc_lv<32> > add_ln55_39_reg_2019;
    sc_signal< sc_lv<32> > add_ln55_40_fu_1446_p2;
    sc_signal< sc_lv<32> > add_ln55_40_reg_2024;
    sc_signal< sc_lv<32> > add_ln55_44_fu_1458_p2;
    sc_signal< sc_lv<32> > add_ln55_44_reg_2029;
    sc_signal< sc_lv<32> > add_ln55_49_fu_1472_p2;
    sc_signal< sc_lv<32> > add_ln55_49_reg_2034;
    sc_signal< sc_lv<32> > add_ln55_52_fu_1486_p2;
    sc_signal< sc_lv<32> > add_ln55_52_reg_2039;
    sc_signal< sc_lv<32> > add_ln55_61_fu_1517_p2;
    sc_signal< sc_lv<32> > add_ln55_61_reg_2044;
    sc_signal< sc_lv<32> > add_ln55_14_fu_1536_p2;
    sc_signal< sc_lv<32> > add_ln55_14_reg_2049;
    sc_signal< sc_lv<32> > add_ln55_30_fu_1555_p2;
    sc_signal< sc_lv<32> > add_ln55_30_reg_2054;
    sc_signal< sc_lv<32> > add_ln55_63_fu_1594_p2;
    sc_signal< sc_lv<32> > add_ln55_63_reg_2059;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<32> > mul_ln55_55_fu_255_p1;
    sc_signal< sc_lv<32> > mul_ln55_56_fu_271_p1;
    sc_signal< sc_lv<32> > mul_ln55_fu_301_p1;
    sc_signal< sc_lv<32> > mul_ln55_1_fu_327_p1;
    sc_signal< sc_lv<32> > mul_ln55_2_fu_343_p1;
    sc_signal< sc_lv<32> > mul_ln55_3_fu_359_p1;
    sc_signal< sc_lv<32> > mul_ln55_4_fu_375_p1;
    sc_signal< sc_lv<32> > mul_ln55_5_fu_401_p1;
    sc_signal< sc_lv<32> > mul_ln55_6_fu_427_p1;
    sc_signal< sc_lv<32> > mul_ln55_7_fu_443_p1;
    sc_signal< sc_lv<32> > mul_ln55_8_fu_459_p1;
    sc_signal< sc_lv<32> > mul_ln55_9_fu_475_p1;
    sc_signal< sc_lv<32> > mul_ln55_10_fu_491_p1;
    sc_signal< sc_lv<32> > mul_ln55_11_fu_507_p1;
    sc_signal< sc_lv<32> > mul_ln55_12_fu_523_p1;
    sc_signal< sc_lv<32> > mul_ln55_13_fu_539_p1;
    sc_signal< sc_lv<32> > mul_ln55_14_fu_555_p1;
    sc_signal< sc_lv<32> > mul_ln55_15_fu_571_p1;
    sc_signal< sc_lv<32> > mul_ln55_16_fu_587_p1;
    sc_signal< sc_lv<32> > mul_ln55_17_fu_603_p1;
    sc_signal< sc_lv<32> > mul_ln55_18_fu_619_p1;
    sc_signal< sc_lv<32> > mul_ln55_19_fu_635_p1;
    sc_signal< sc_lv<32> > mul_ln55_20_fu_651_p1;
    sc_signal< sc_lv<32> > mul_ln55_21_fu_667_p1;
    sc_signal< sc_lv<32> > mul_ln55_22_fu_683_p1;
    sc_signal< sc_lv<32> > mul_ln55_23_fu_699_p1;
    sc_signal< sc_lv<32> > mul_ln55_24_fu_715_p1;
    sc_signal< sc_lv<32> > mul_ln55_25_fu_731_p1;
    sc_signal< sc_lv<32> > mul_ln55_26_fu_747_p1;
    sc_signal< sc_lv<32> > mul_ln55_27_fu_763_p1;
    sc_signal< sc_lv<32> > mul_ln55_28_fu_779_p1;
    sc_signal< sc_lv<32> > mul_ln55_29_fu_795_p1;
    sc_signal< sc_lv<32> > mul_ln55_30_fu_811_p1;
    sc_signal< sc_lv<32> > mul_ln55_31_fu_827_p1;
    sc_signal< sc_lv<32> > mul_ln55_32_fu_843_p1;
    sc_signal< sc_lv<32> > mul_ln55_33_fu_859_p1;
    sc_signal< sc_lv<32> > mul_ln55_34_fu_875_p1;
    sc_signal< sc_lv<32> > mul_ln55_35_fu_891_p1;
    sc_signal< sc_lv<32> > mul_ln55_36_fu_907_p1;
    sc_signal< sc_lv<32> > mul_ln55_37_fu_923_p1;
    sc_signal< sc_lv<32> > mul_ln55_38_fu_939_p1;
    sc_signal< sc_lv<32> > mul_ln55_39_fu_955_p1;
    sc_signal< sc_lv<32> > mul_ln55_40_fu_971_p1;
    sc_signal< sc_lv<32> > mul_ln55_41_fu_987_p1;
    sc_signal< sc_lv<32> > mul_ln55_42_fu_1003_p1;
    sc_signal< sc_lv<32> > mul_ln55_43_fu_1019_p1;
    sc_signal< sc_lv<32> > mul_ln55_44_fu_1035_p1;
    sc_signal< sc_lv<32> > mul_ln55_45_fu_1051_p1;
    sc_signal< sc_lv<32> > mul_ln55_46_fu_1067_p1;
    sc_signal< sc_lv<32> > mul_ln55_47_fu_1083_p1;
    sc_signal< sc_lv<32> > mul_ln55_48_fu_1099_p1;
    sc_signal< sc_lv<32> > mul_ln55_49_fu_1115_p1;
    sc_signal< sc_lv<32> > mul_ln55_50_fu_1131_p1;
    sc_signal< sc_lv<32> > mul_ln55_51_fu_1147_p1;
    sc_signal< sc_lv<32> > shl_ln55_5_fu_1163_p2;
    sc_signal< sc_lv<32> > mul_ln55_52_fu_1185_p1;
    sc_signal< sc_lv<32> > mul_ln55_53_fu_1211_p1;
    sc_signal< sc_lv<32> > mul_ln55_54_fu_1227_p1;
    sc_signal< sc_lv<32> > add_ln55_58_fu_1238_p2;
    sc_signal< sc_lv<32> > shl_ln55_3_fu_1262_p2;
    sc_signal< sc_lv<32> > sub_ln55_fu_1267_p2;
    sc_signal< sc_lv<32> > shl_ln55_4_fu_1273_p2;
    sc_signal< sc_lv<32> > shl_ln55_6_fu_1284_p2;
    sc_signal< sc_lv<32> > shl_ln55_9_fu_1304_p2;
    sc_signal< sc_lv<32> > shl_ln55_8_fu_1299_p2;
    sc_signal< sc_lv<32> > shl_ln55_fu_1247_p2;
    sc_signal< sc_lv<32> > add_ln55_1_fu_1315_p2;
    sc_signal< sc_lv<32> > add_ln55_fu_1309_p2;
    sc_signal< sc_lv<32> > shl_ln55_1_fu_1252_p2;
    sc_signal< sc_lv<32> > add_ln55_4_fu_1331_p2;
    sc_signal< sc_lv<32> > add_ln55_3_fu_1326_p2;
    sc_signal< sc_lv<32> > shl_ln55_2_fu_1257_p2;
    sc_signal< sc_lv<32> > sub_ln55_1_fu_1278_p2;
    sc_signal< sc_lv<32> > add_ln55_11_fu_1355_p2;
    sc_signal< sc_lv<32> > add_ln55_10_fu_1351_p2;
    sc_signal< sc_lv<32> > add_ln55_16_fu_1369_p2;
    sc_signal< sc_lv<32> > add_ln55_15_fu_1365_p2;
    sc_signal< sc_lv<32> > add_ln55_19_fu_1383_p2;
    sc_signal< sc_lv<32> > add_ln55_18_fu_1379_p2;
    sc_signal< sc_lv<32> > add_ln55_26_fu_1405_p2;
    sc_signal< sc_lv<32> > add_ln55_27_fu_1409_p2;
    sc_signal< sc_lv<32> > add_ln55_25_fu_1401_p2;
    sc_signal< sc_lv<32> > add_ln55_36_fu_1432_p2;
    sc_signal< sc_lv<32> > add_ln55_35_fu_1428_p2;
    sc_signal< sc_lv<32> > add_ln55_43_fu_1454_p2;
    sc_signal< sc_lv<32> > add_ln55_42_fu_1450_p2;
    sc_signal< sc_lv<32> > add_ln55_48_fu_1468_p2;
    sc_signal< sc_lv<32> > add_ln55_47_fu_1464_p2;
    sc_signal< sc_lv<32> > add_ln55_51_fu_1482_p2;
    sc_signal< sc_lv<32> > add_ln55_50_fu_1478_p2;
    sc_signal< sc_lv<32> > sub_ln55_3_fu_1289_p2;
    sc_signal< sc_lv<32> > shl_ln55_7_fu_1294_p2;
    sc_signal< sc_lv<32> > add_ln55_55_fu_1497_p2;
    sc_signal< sc_lv<32> > add_ln55_54_fu_1492_p2;
    sc_signal< sc_lv<32> > add_ln55_57_fu_1508_p2;
    sc_signal< sc_lv<32> > add_ln55_60_fu_1512_p2;
    sc_signal< sc_lv<32> > add_ln55_56_fu_1502_p2;
    sc_signal< sc_lv<32> > add_ln55_9_fu_1527_p2;
    sc_signal< sc_lv<32> > add_ln55_13_fu_1531_p2;
    sc_signal< sc_lv<32> > add_ln55_6_fu_1523_p2;
    sc_signal< sc_lv<32> > add_ln55_24_fu_1546_p2;
    sc_signal< sc_lv<32> > add_ln55_29_fu_1550_p2;
    sc_signal< sc_lv<32> > add_ln55_21_fu_1542_p2;
    sc_signal< sc_lv<32> > add_ln55_34_fu_1561_p2;
    sc_signal< sc_lv<32> > add_ln55_41_fu_1570_p2;
    sc_signal< sc_lv<32> > add_ln55_45_fu_1574_p2;
    sc_signal< sc_lv<32> > add_ln55_38_fu_1565_p2;
    sc_signal< sc_lv<32> > add_ln55_53_fu_1585_p2;
    sc_signal< sc_lv<32> > add_ln55_62_fu_1589_p2;
    sc_signal< sc_lv<32> > add_ln55_46_fu_1579_p2;
    sc_signal< sc_lv<32> > add_ln55_31_fu_1600_p2;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to4;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_BD;
    static const sc_lv<32> ap_const_lv32_AC;
    static const sc_lv<32> ap_const_lv32_E7;
    static const sc_lv<32> ap_const_lv32_BF;
    static const sc_lv<32> ap_const_lv32_3B;
    static const sc_lv<32> ap_const_lv32_FFFFFF65;
    static const sc_lv<32> ap_const_lv32_FFFFFEDF;
    static const sc_lv<32> ap_const_lv32_FFFFFE50;
    static const sc_lv<32> ap_const_lv32_FFFFFDC6;
    static const sc_lv<32> ap_const_lv32_FFFFFD4E;
    static const sc_lv<32> ap_const_lv32_FFFFFCF7;
    static const sc_lv<32> ap_const_lv32_FFFFFCD0;
    static const sc_lv<32> ap_const_lv32_FFFFFCEA;
    static const sc_lv<32> ap_const_lv32_FFFFFD51;
    static const sc_lv<32> ap_const_lv32_FFFFFE0E;
    static const sc_lv<32> ap_const_lv32_FFFFFF27;
    static const sc_lv<32> ap_const_lv32_9C;
    static const sc_lv<32> ap_const_lv32_266;
    static const sc_lv<32> ap_const_lv32_47B;
    static const sc_lv<32> ap_const_lv32_6C9;
    static const sc_lv<32> ap_const_lv32_93A;
    static const sc_lv<32> ap_const_lv32_BB5;
    static const sc_lv<32> ap_const_lv32_E1D;
    static const sc_lv<32> ap_const_lv32_1055;
    static const sc_lv<32> ap_const_lv32_1243;
    static const sc_lv<32> ap_const_lv32_13CD;
    static const sc_lv<32> ap_const_lv32_14E0;
    static const sc_lv<32> ap_const_lv32_156D;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln55_10_fu_1351_p2();
    void thread_add_ln55_11_fu_1355_p2();
    void thread_add_ln55_12_fu_1359_p2();
    void thread_add_ln55_13_fu_1531_p2();
    void thread_add_ln55_14_fu_1536_p2();
    void thread_add_ln55_15_fu_1365_p2();
    void thread_add_ln55_16_fu_1369_p2();
    void thread_add_ln55_17_fu_1373_p2();
    void thread_add_ln55_18_fu_1379_p2();
    void thread_add_ln55_19_fu_1383_p2();
    void thread_add_ln55_1_fu_1315_p2();
    void thread_add_ln55_20_fu_1387_p2();
    void thread_add_ln55_21_fu_1542_p2();
    void thread_add_ln55_22_fu_1393_p2();
    void thread_add_ln55_23_fu_1397_p2();
    void thread_add_ln55_24_fu_1546_p2();
    void thread_add_ln55_25_fu_1401_p2();
    void thread_add_ln55_26_fu_1405_p2();
    void thread_add_ln55_27_fu_1409_p2();
    void thread_add_ln55_28_fu_1414_p2();
    void thread_add_ln55_29_fu_1550_p2();
    void thread_add_ln55_2_fu_1320_p2();
    void thread_add_ln55_30_fu_1555_p2();
    void thread_add_ln55_31_fu_1600_p2();
    void thread_add_ln55_32_fu_1420_p2();
    void thread_add_ln55_33_fu_1424_p2();
    void thread_add_ln55_34_fu_1561_p2();
    void thread_add_ln55_35_fu_1428_p2();
    void thread_add_ln55_36_fu_1432_p2();
    void thread_add_ln55_37_fu_1436_p2();
    void thread_add_ln55_38_fu_1565_p2();
    void thread_add_ln55_39_fu_1442_p2();
    void thread_add_ln55_3_fu_1326_p2();
    void thread_add_ln55_40_fu_1446_p2();
    void thread_add_ln55_41_fu_1570_p2();
    void thread_add_ln55_42_fu_1450_p2();
    void thread_add_ln55_43_fu_1454_p2();
    void thread_add_ln55_44_fu_1458_p2();
    void thread_add_ln55_45_fu_1574_p2();
    void thread_add_ln55_46_fu_1579_p2();
    void thread_add_ln55_47_fu_1464_p2();
    void thread_add_ln55_48_fu_1468_p2();
    void thread_add_ln55_49_fu_1472_p2();
    void thread_add_ln55_4_fu_1331_p2();
    void thread_add_ln55_50_fu_1478_p2();
    void thread_add_ln55_51_fu_1482_p2();
    void thread_add_ln55_52_fu_1486_p2();
    void thread_add_ln55_53_fu_1585_p2();
    void thread_add_ln55_54_fu_1492_p2();
    void thread_add_ln55_55_fu_1497_p2();
    void thread_add_ln55_56_fu_1502_p2();
    void thread_add_ln55_57_fu_1508_p2();
    void thread_add_ln55_58_fu_1238_p2();
    void thread_add_ln55_59_fu_1242_p2();
    void thread_add_ln55_5_fu_1335_p2();
    void thread_add_ln55_60_fu_1512_p2();
    void thread_add_ln55_61_fu_1517_p2();
    void thread_add_ln55_62_fu_1589_p2();
    void thread_add_ln55_63_fu_1594_p2();
    void thread_add_ln55_6_fu_1523_p2();
    void thread_add_ln55_7_fu_1341_p2();
    void thread_add_ln55_8_fu_1346_p2();
    void thread_add_ln55_9_fu_1527_p2();
    void thread_add_ln55_fu_1309_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_block_state5_pp0_stage0_iter4();
    void thread_ap_block_state6_pp0_stage0_iter5();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to4();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_mul_ln55_10_fu_491_p1();
    void thread_mul_ln55_10_fu_491_p2();
    void thread_mul_ln55_11_fu_507_p1();
    void thread_mul_ln55_11_fu_507_p2();
    void thread_mul_ln55_12_fu_523_p1();
    void thread_mul_ln55_12_fu_523_p2();
    void thread_mul_ln55_13_fu_539_p1();
    void thread_mul_ln55_13_fu_539_p2();
    void thread_mul_ln55_14_fu_555_p1();
    void thread_mul_ln55_14_fu_555_p2();
    void thread_mul_ln55_15_fu_571_p1();
    void thread_mul_ln55_15_fu_571_p2();
    void thread_mul_ln55_16_fu_587_p1();
    void thread_mul_ln55_16_fu_587_p2();
    void thread_mul_ln55_17_fu_603_p1();
    void thread_mul_ln55_17_fu_603_p2();
    void thread_mul_ln55_18_fu_619_p1();
    void thread_mul_ln55_18_fu_619_p2();
    void thread_mul_ln55_19_fu_635_p1();
    void thread_mul_ln55_19_fu_635_p2();
    void thread_mul_ln55_1_fu_327_p1();
    void thread_mul_ln55_1_fu_327_p2();
    void thread_mul_ln55_20_fu_651_p1();
    void thread_mul_ln55_20_fu_651_p2();
    void thread_mul_ln55_21_fu_667_p1();
    void thread_mul_ln55_21_fu_667_p2();
    void thread_mul_ln55_22_fu_683_p1();
    void thread_mul_ln55_22_fu_683_p2();
    void thread_mul_ln55_23_fu_699_p1();
    void thread_mul_ln55_23_fu_699_p2();
    void thread_mul_ln55_24_fu_715_p1();
    void thread_mul_ln55_24_fu_715_p2();
    void thread_mul_ln55_25_fu_731_p1();
    void thread_mul_ln55_25_fu_731_p2();
    void thread_mul_ln55_26_fu_747_p1();
    void thread_mul_ln55_26_fu_747_p2();
    void thread_mul_ln55_27_fu_763_p1();
    void thread_mul_ln55_27_fu_763_p2();
    void thread_mul_ln55_28_fu_779_p1();
    void thread_mul_ln55_28_fu_779_p2();
    void thread_mul_ln55_29_fu_795_p1();
    void thread_mul_ln55_29_fu_795_p2();
    void thread_mul_ln55_2_fu_343_p1();
    void thread_mul_ln55_2_fu_343_p2();
    void thread_mul_ln55_30_fu_811_p1();
    void thread_mul_ln55_30_fu_811_p2();
    void thread_mul_ln55_31_fu_827_p1();
    void thread_mul_ln55_31_fu_827_p2();
    void thread_mul_ln55_32_fu_843_p1();
    void thread_mul_ln55_32_fu_843_p2();
    void thread_mul_ln55_33_fu_859_p1();
    void thread_mul_ln55_33_fu_859_p2();
    void thread_mul_ln55_34_fu_875_p1();
    void thread_mul_ln55_34_fu_875_p2();
    void thread_mul_ln55_35_fu_891_p1();
    void thread_mul_ln55_35_fu_891_p2();
    void thread_mul_ln55_36_fu_907_p1();
    void thread_mul_ln55_36_fu_907_p2();
    void thread_mul_ln55_37_fu_923_p1();
    void thread_mul_ln55_37_fu_923_p2();
    void thread_mul_ln55_38_fu_939_p1();
    void thread_mul_ln55_38_fu_939_p2();
    void thread_mul_ln55_39_fu_955_p1();
    void thread_mul_ln55_39_fu_955_p2();
    void thread_mul_ln55_3_fu_359_p1();
    void thread_mul_ln55_3_fu_359_p2();
    void thread_mul_ln55_40_fu_971_p1();
    void thread_mul_ln55_40_fu_971_p2();
    void thread_mul_ln55_41_fu_987_p1();
    void thread_mul_ln55_41_fu_987_p2();
    void thread_mul_ln55_42_fu_1003_p1();
    void thread_mul_ln55_42_fu_1003_p2();
    void thread_mul_ln55_43_fu_1019_p1();
    void thread_mul_ln55_43_fu_1019_p2();
    void thread_mul_ln55_44_fu_1035_p1();
    void thread_mul_ln55_44_fu_1035_p2();
    void thread_mul_ln55_45_fu_1051_p1();
    void thread_mul_ln55_45_fu_1051_p2();
    void thread_mul_ln55_46_fu_1067_p1();
    void thread_mul_ln55_46_fu_1067_p2();
    void thread_mul_ln55_47_fu_1083_p1();
    void thread_mul_ln55_47_fu_1083_p2();
    void thread_mul_ln55_48_fu_1099_p1();
    void thread_mul_ln55_48_fu_1099_p2();
    void thread_mul_ln55_49_fu_1115_p1();
    void thread_mul_ln55_49_fu_1115_p2();
    void thread_mul_ln55_4_fu_375_p1();
    void thread_mul_ln55_4_fu_375_p2();
    void thread_mul_ln55_50_fu_1131_p1();
    void thread_mul_ln55_50_fu_1131_p2();
    void thread_mul_ln55_51_fu_1147_p1();
    void thread_mul_ln55_51_fu_1147_p2();
    void thread_mul_ln55_52_fu_1185_p1();
    void thread_mul_ln55_52_fu_1185_p2();
    void thread_mul_ln55_53_fu_1211_p1();
    void thread_mul_ln55_53_fu_1211_p2();
    void thread_mul_ln55_54_fu_1227_p1();
    void thread_mul_ln55_54_fu_1227_p2();
    void thread_mul_ln55_55_fu_255_p1();
    void thread_mul_ln55_55_fu_255_p2();
    void thread_mul_ln55_56_fu_271_p1();
    void thread_mul_ln55_56_fu_271_p2();
    void thread_mul_ln55_57_fu_292_p2();
    void thread_mul_ln55_5_fu_401_p1();
    void thread_mul_ln55_5_fu_401_p2();
    void thread_mul_ln55_6_fu_427_p1();
    void thread_mul_ln55_6_fu_427_p2();
    void thread_mul_ln55_7_fu_443_p1();
    void thread_mul_ln55_7_fu_443_p2();
    void thread_mul_ln55_8_fu_459_p1();
    void thread_mul_ln55_8_fu_459_p2();
    void thread_mul_ln55_9_fu_475_p1();
    void thread_mul_ln55_9_fu_475_p2();
    void thread_mul_ln55_fu_301_p1();
    void thread_mul_ln55_fu_301_p2();
    void thread_shl_ln55_1_fu_1252_p2();
    void thread_shl_ln55_2_fu_1257_p2();
    void thread_shl_ln55_3_fu_1262_p2();
    void thread_shl_ln55_4_fu_1273_p2();
    void thread_shl_ln55_5_fu_1163_p2();
    void thread_shl_ln55_6_fu_1284_p2();
    void thread_shl_ln55_7_fu_1294_p2();
    void thread_shl_ln55_8_fu_1299_p2();
    void thread_shl_ln55_9_fu_1304_p2();
    void thread_shl_ln55_fu_1247_p2();
    void thread_sub_ln55_1_fu_1278_p2();
    void thread_sub_ln55_2_fu_1169_p2();
    void thread_sub_ln55_3_fu_1289_p2();
    void thread_sub_ln55_fu_1267_p2();
    void thread_x_blk_n();
    void thread_x_read();
    void thread_y_blk_n();
    void thread_y_din();
    void thread_y_write();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
