set_property SRC_FILE_INFO {cfile:E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/constrs_1/imports/sysgen/trapezoid_filter.xdc rfile:../../../trapezoid_filter.srcs/constrs_1/imports/sysgen/trapezoid_filter.xdc id:1} [current_design]
set_property src_info {type:XDC file:1 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN U18 [get_ports clk]
