/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [6:0] _00_;
  reg [2:0] _01_;
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [13:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [4:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire [7:0] celloutsig_0_22z;
  wire [3:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [23:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [7:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [13:0] celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[77] & in_data[4]);
  assign celloutsig_1_2z = ~(celloutsig_1_0z & celloutsig_1_0z);
  assign celloutsig_0_24z = ~(celloutsig_0_5z & celloutsig_0_5z);
  assign celloutsig_0_7z = ~celloutsig_0_1z[1];
  assign celloutsig_0_2z = ~in_data[47];
  assign celloutsig_0_40z = ~((celloutsig_0_10z[0] | celloutsig_0_9z) & (celloutsig_0_32z | celloutsig_0_24z));
  assign celloutsig_1_0z = ~((in_data[174] | in_data[118]) & (in_data[159] | in_data[170]));
  assign celloutsig_0_5z = ~((in_data[16] | celloutsig_0_4z[11]) & (celloutsig_0_2z | celloutsig_0_2z));
  assign celloutsig_1_13z = ~((celloutsig_1_9z | celloutsig_1_9z) & (celloutsig_1_2z | celloutsig_1_3z[2]));
  assign celloutsig_1_19z = ~((celloutsig_1_8z | celloutsig_1_5z[6]) & (celloutsig_1_13z | celloutsig_1_3z[2]));
  assign celloutsig_0_16z = ~((celloutsig_0_11z | celloutsig_0_1z[1]) & (celloutsig_0_14z | celloutsig_0_10z[0]));
  assign celloutsig_0_19z = ~((celloutsig_0_9z | celloutsig_0_18z[1]) & (celloutsig_0_1z[0] | celloutsig_0_7z));
  assign celloutsig_0_25z = celloutsig_0_24z | ~(celloutsig_0_14z);
  assign celloutsig_0_15z = celloutsig_0_12z[11] ^ celloutsig_0_6z[4];
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _01_ <= 3'h0;
    else _01_ <= { celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_2z };
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _00_ <= 7'h00;
    else _00_ <= { in_data[87:84], celloutsig_0_25z, celloutsig_0_24z, celloutsig_0_15z };
  assign celloutsig_0_6z = { celloutsig_0_4z[12:9], celloutsig_0_1z, celloutsig_0_3z } / { 1'h1, celloutsig_0_4z[14:8] };
  assign celloutsig_0_22z = { celloutsig_0_12z[11:7], in_data[47], celloutsig_0_19z, celloutsig_0_14z } / { 1'h1, celloutsig_0_6z[1], celloutsig_0_1z[1], celloutsig_0_11z, celloutsig_0_19z, celloutsig_0_2z, celloutsig_0_16z, in_data[47] };
  assign celloutsig_0_11z = { in_data[50:45], celloutsig_0_2z } == { celloutsig_0_10z, in_data[47], celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_1_8z = { celloutsig_1_4z[10:0], celloutsig_1_1z, celloutsig_1_6z } > { celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_1_1z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } <= in_data[158:155];
  assign celloutsig_1_18z = celloutsig_1_4z[11:5] <= celloutsig_1_5z[6:0];
  assign celloutsig_0_39z = celloutsig_0_7z & ~(celloutsig_0_22z[3]);
  assign celloutsig_0_14z = celloutsig_0_6z[1] & ~(celloutsig_0_1z[1]);
  assign celloutsig_1_3z = { in_data[188:187], celloutsig_1_1z } % { 1'h1, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_10z = { celloutsig_0_1z, celloutsig_0_7z } % { 1'h1, in_data[89:87] };
  assign celloutsig_0_18z = celloutsig_0_4z[12] ? { in_data[63:61], celloutsig_0_15z, celloutsig_0_3z } : { celloutsig_0_1z[1], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_7z = { celloutsig_1_4z[6:5], celloutsig_1_2z } != celloutsig_1_4z[10:8];
  assign celloutsig_0_3z = { in_data[67:61], celloutsig_0_2z } != { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_6z = in_data[180] & celloutsig_1_2z;
  assign celloutsig_1_9z = celloutsig_1_2z & celloutsig_1_3z[0];
  assign celloutsig_0_32z = ~^ { celloutsig_0_23z[1:0], celloutsig_0_30z, _01_, celloutsig_0_5z };
  assign celloutsig_0_9z = ~^ { celloutsig_0_6z[1:0], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_1_4z = { in_data[99:98], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } >> { in_data[172:166], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_12z = in_data[45:32] >> { in_data[24:13], celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_0_4z = { in_data[55:36], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z } << in_data[33:10];
  assign celloutsig_0_23z = { celloutsig_0_18z[4:3], celloutsig_0_9z, celloutsig_0_14z } << { celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_3z, in_data[47] };
  assign celloutsig_1_5z = celloutsig_1_4z[12:4] >> { in_data[147:140], celloutsig_1_2z };
  assign celloutsig_0_1z = in_data[13:11] - in_data[51:49];
  assign celloutsig_0_30z = ~((_00_[1] & in_data[47]) | celloutsig_0_6z[2]);
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_39z, celloutsig_0_40z };
endmodule
