// Seed: 1403760730
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  uwire id_4;
  wor   id_5;
  uwire id_6 = id_5;
  wire  id_7;
  id_8(
      .id_0(id_6 == 1), .id_1(1'b0 == id_4)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_6 = 1'b0;
  module_0(
      id_3, id_1, id_3
  );
endmodule
