// Seed: 1702927297
module module_0 (
    input supply1 id_0,
    input wand id_1,
    output wor id_2,
    output tri0 id_3
);
  logic [1 : -1] id_5;
  logic id_6;
  ;
  logic [7:0] id_7;
  assign id_7[-1] = id_0;
endmodule
module module_1 (
    output tri1 id_0,
    input wand id_1,
    output logic id_2,
    input wor id_3,
    input uwire id_4,
    input supply1 id_5,
    output tri id_6,
    output uwire id_7,
    output tri1 id_8
);
  always id_2 = #1 -1'b0;
  assign id_2 = -1;
  wire id_10;
  supply1 id_11;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_6,
      id_8
  );
  assign id_0  = -1'b0 && 1 && 1;
  assign id_11 = 1;
endmodule
