# Simple-ALU-in-systemverilog-verilog
Just a simple systemverilog and verilog havent testbench yet just upload to github only
