

================================================================
== Vivado HLS Report for 'top'
================================================================
* Date:           Mon Oct 23 16:49:21 2017

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        accelerator
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k325tffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.95|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  4776|  42728|  4777|  42729|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+------+-------+------+-------+---------+
        |                      |           |    Latency   |   Interval   | Pipeline|
        |       Instance       |   Module  |  min |  max  |  min |  max  |   Type  |
        +----------------------+-----------+------+-------+------+-------+---------+
        |grp_bin_conv_fu_637   |bin_conv   |    88|  37453|    88|  37453|   none  |
        |grp_fp_conv_fu_667    |fp_conv    |  1117|  35713|  1117|  35713|   none  |
        |grp_bin_dense_fu_691  |bin_dense  |    16|     79|    16|     79|   none  |
        +----------------------+-----------+------+-------+------+-------+---------+

        * Loop: 
        +------------------+------+-------+------------+-----------+-----------+---------+----------+
        |                  |    Latency   |  Iteration |  Initiation Interval  |   Trip  |          |
        |     Loop Name    |  min |  max  |   Latency  |  achieved |   target  |  Count  | Pipelined|
        +------------------+------+-------+------------+-----------+-----------+---------+----------+
        |- LOOP_DMEM_I     |     1|    512|           2|          1|          1| 1 ~ 512 |    yes   |
        |- LOOP_WT_I       |  4682|   4682|           2|          1|          1|     4682|    yes   |
        |- LOOP_KH_I       |    64|     64|           2|          1|          1|       64|    yes   |
        |- LOOP_IMG_BATCH  |    92|  37457| 92 ~ 37457 |          -|          -|        1|    no    |
        |- LOOP_DMEM_O     |     4|      4|           5|          1|          1|        1|    yes   |
        +------------------+------+-------+------------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 20
* Pipeline: 4
  Pipeline-0: II = 1, D = 2, States = { 2 3 }
  Pipeline-1: II = 1, D = 2, States = { 5 6 }
  Pipeline-2: II = 1, D = 2, States = { 8 9 }
  Pipeline-3: II = 1, D = 5, States = { 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond1)
	3  / (!exitcond1)
3 --> 
	2  / true
4 --> 
	5  / true
5 --> 
	7  / (tmp_6)
	6  / (!tmp_6)
6 --> 
	5  / true
7 --> 
	8  / true
8 --> 
	10  / (tmp_9)
	9  / (!tmp_9)
9 --> 
	8  / true
10 --> 
	11  / true
11 --> 
	12  / (tmp_3 & !tmp_5 & tmp_20)
	15  / (!tmp_3) | (tmp_5) | (!tmp_20)
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	11  / true
15 --> 
	20  / (exitcond)
	16  / (!exitcond)
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	15  / true
20 --> 
* FSM state operations: 

 <State 1>: 0.89ns
ST_1: StgValue_21 (25)  [1/1] 0.00ns
._crit_edge:0  call void (...)* @_ssdm_op_SpecBitsMap([4682 x i64]* %wt_i_V), !map !588

ST_1: StgValue_22 (26)  [1/1] 0.00ns
._crit_edge:1  call void (...)* @_ssdm_op_SpecBitsMap([64 x i64]* %kh_i_V), !map !594

ST_1: StgValue_23 (27)  [1/1] 0.00ns
._crit_edge:2  call void (...)* @_ssdm_op_SpecBitsMap([2048 x i64]* %dmem_i_V), !map !600

ST_1: StgValue_24 (28)  [1/1] 0.00ns
._crit_edge:3  call void (...)* @_ssdm_op_SpecBitsMap([128 x i64]* %dmem_o_V), !map !606

ST_1: StgValue_25 (29)  [1/1] 0.00ns
._crit_edge:4  call void (...)* @_ssdm_op_SpecBitsMap(i16 %n_inputs_V), !map !612

ST_1: StgValue_26 (30)  [1/1] 0.00ns
._crit_edge:5  call void (...)* @_ssdm_op_SpecBitsMap(i16 %n_outputs_V), !map !618

ST_1: StgValue_27 (31)  [1/1] 0.00ns
._crit_edge:6  call void (...)* @_ssdm_op_SpecBitsMap(i16 %input_words_V), !map !622

ST_1: StgValue_28 (32)  [1/1] 0.00ns
._crit_edge:7  call void (...)* @_ssdm_op_SpecBitsMap(i16 %output_words_V), !map !626

ST_1: StgValue_29 (33)  [1/1] 0.00ns
._crit_edge:8  call void (...)* @_ssdm_op_SpecBitsMap(i3 %layer_mode_V), !map !630

ST_1: StgValue_30 (34)  [1/1] 0.00ns
._crit_edge:9  call void (...)* @_ssdm_op_SpecBitsMap(i1 %dmem_mode_V), !map !634

ST_1: StgValue_31 (35)  [1/1] 0.00ns
._crit_edge:10  call void (...)* @_ssdm_op_SpecBitsMap(i2 %width_mode_V), !map !638

ST_1: StgValue_32 (36)  [1/1] 0.00ns
._crit_edge:11  call void (...)* @_ssdm_op_SpecBitsMap(i2 %norm_mode_V), !map !642

ST_1: StgValue_33 (37)  [1/1] 0.00ns
._crit_edge:12  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @top_str) nounwind

ST_1: norm_mode_V_read (38)  [1/1] 0.00ns
._crit_edge:13  %norm_mode_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %norm_mode_V)

ST_1: width_mode_V_read (39)  [1/1] 0.00ns
._crit_edge:14  %width_mode_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %width_mode_V)

ST_1: dmem_mode_V_read (40)  [1/1] 0.00ns
._crit_edge:15  %dmem_mode_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %dmem_mode_V)

ST_1: layer_mode_V_read (41)  [1/1] 0.00ns
._crit_edge:16  %layer_mode_V_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %layer_mode_V)

ST_1: output_words_V_read (42)  [1/1] 0.00ns
._crit_edge:17  %output_words_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %output_words_V)

ST_1: input_words_V_read (43)  [1/1] 0.00ns
._crit_edge:18  %input_words_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_words_V)

ST_1: n_outputs_V_read (44)  [1/1] 0.00ns
._crit_edge:19  %n_outputs_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %n_outputs_V)

ST_1: n_inputs_V_read (45)  [1/1] 0.00ns
._crit_edge:20  %n_inputs_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %n_inputs_V)

ST_1: layer_type_V (46)  [1/1] 0.00ns  loc: Accel.cpp:700
._crit_edge:21  %layer_type_V = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %layer_mode_V_read, i32 1, i32 2)

ST_1: tmp_32 (47)  [1/1] 0.00ns  loc: Accel.cpp:707
._crit_edge:22  %tmp_32 = trunc i3 %layer_mode_V_read to i1

ST_1: StgValue_44 (48)  [1/1] 0.00ns  loc: Accel.cpp:725
._crit_edge:23  br i1 %tmp_32, label %0, label %1

ST_1: p_Val2_s (50)  [1/1] 0.00ns  loc: Accel.cpp:729
:0  %p_Val2_s = load i16* @kh_index_V, align 2

ST_1: tmp_33 (51)  [1/1] 0.00ns  loc: Accel.cpp:729
:1  %tmp_33 = trunc i16 %p_Val2_s to i1

ST_1: p_Result_s (52)  [1/1] 0.00ns  loc: Accel.cpp:729
:2  %p_Result_s = zext i1 %tmp_33 to i16

ST_1: StgValue_48 (53)  [1/1] 0.89ns  loc: Accel.cpp:729
:3  store i16 %p_Result_s, i16* @kh_index_V, align 2

ST_1: StgValue_49 (54)  [1/1] 0.89ns
:4  br label %2

ST_1: StgValue_50 (56)  [1/1] 0.89ns  loc: Accel.cpp:726
:0  store i16 0, i16* @kh_index_V, align 2

ST_1: StgValue_51 (57)  [1/1] 0.89ns  loc: Accel.cpp:727
:1  store i16 0, i16* @o_index_V, align 2

ST_1: StgValue_52 (58)  [1/1] 0.89ns  loc: Accel.cpp:728
:2  br label %2

ST_1: p_9 (60)  [1/1] 0.00ns  loc: Accel.cpp:729
:0  %p_9 = phi i1 [ %tmp_33, %1 ], [ false, %0 ]

ST_1: d_o_idx_V (61)  [1/1] 0.71ns  loc: Accel.cpp:733
:1  %d_o_idx_V = xor i1 %dmem_mode_V_read, true

ST_1: tmp_s (62)  [1/1] 0.00ns  loc: Accel.cpp:736
:2  %tmp_s = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %width_mode_V_read, i1 false)

ST_1: tmp_cast1 (63)  [1/1] 0.00ns  loc: Accel.cpp:736
:3  %tmp_cast1 = zext i3 %tmp_s to i16

ST_1: tmp_cast (64)  [1/1] 0.00ns  loc: Accel.cpp:736
:4  %tmp_cast = zext i3 %tmp_s to i5

ST_1: words_per_image_V (65)  [1/1] 0.82ns  loc: Accel.cpp:736
:5  %words_per_image_V = shl i5 1, %tmp_cast

ST_1: tmp_3 (66)  [1/1] 0.76ns  loc: Accel.cpp:740
:6  %tmp_3 = icmp eq i2 %layer_type_V, 1

ST_1: tmp_4_cast (67)  [1/1] 0.00ns  loc: Accel.cpp:745
:7  %tmp_4_cast = zext i5 %words_per_image_V to i11

ST_1: tmp_5 (68)  [1/1] 0.76ns  loc: Accel.cpp:745
:8  %tmp_5 = icmp eq i2 %layer_type_V, 0

ST_1: StgValue_62 (69)  [1/1] 0.89ns  loc: Accel.cpp:739
:9  br label %3


 <State 2>: 3.33ns
ST_2: p_1 (71)  [1/1] 0.00ns  loc: Accel.cpp:750
:0  %p_1 = phi i16 [ 0, %2 ], [ %p_s, %11 ]

ST_2: p_2 (72)  [1/1] 0.00ns  loc: Accel.cpp:750
:1  %p_2 = phi i10 [ 0, %2 ], [ %p_s_42, %11 ]

ST_2: p_4 (73)  [1/1] 0.00ns
:2  %p_4 = phi i16 [ 0, %2 ], [ %i_V_2, %11 ]

ST_2: exitcond1 (74)  [1/1] 1.26ns  loc: Accel.cpp:739
:3  %exitcond1 = icmp eq i16 %p_4, %input_words_V_read

ST_2: i_V_2 (75)  [1/1] 1.36ns  loc: Accel.cpp:739
:4  %i_V_2 = add i16 %p_4, 1

ST_2: StgValue_68 (76)  [1/1] 0.00ns  loc: Accel.cpp:739
:5  br i1 %exitcond1, label %.preheader1202.preheader, label %4

ST_2: r_V_10 (78)  [1/1] 0.00ns  loc: Accel.cpp:739
:0  %r_V_10 = trunc i16 %p_4 to i10

ST_2: StgValue_70 (79)  [1/1] 0.00ns  loc: Accel.cpp:739
:1  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1860) nounwind

ST_2: tmp_8 (80)  [1/1] 0.00ns  loc: Accel.cpp:739
:2  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1860)

ST_2: StgValue_72 (81)  [1/1] 0.00ns  loc: Accel.cpp:740
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 512, i32 256, [1 x i8]* @p_str1813) nounwind

ST_2: StgValue_73 (82)  [1/1] 0.00ns  loc: Accel.cpp:740
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1813) nounwind

ST_2: StgValue_74 (83)  [1/1] 0.00ns  loc: Accel.cpp:740
:5  br i1 %tmp_3, label %_ZNK11ap_int_baseILi16ELb0ELb1EElsILi34EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit, label %5

ST_2: StgValue_75 (85)  [1/1] 0.00ns  loc: Accel.cpp:745
:0  br i1 %tmp_5, label %6, label %8

ST_2: r_V_6 (87)  [1/1] 0.00ns  loc: Accel.cpp:748
:0  %r_V_6 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %p_4, i32 1, i32 15)

ST_2: tmp_14 (89)  [1/1] 0.00ns  loc: Accel.cpp:748
:2  %tmp_14 = zext i16 %p_4 to i64

ST_2: dmem_i_V_addr_2 (90)  [1/1] 0.00ns  loc: Accel.cpp:748
:3  %dmem_i_V_addr_2 = getelementptr [2048 x i64]* %dmem_i_V, i64 0, i64 %tmp_14

ST_2: dmem_i_V_load_1 (91)  [2/2] 2.05ns  loc: Accel.cpp:748
:4  %dmem_i_V_load_1 = load i64* %dmem_i_V_addr_2, align 8

ST_2: tmp_38 (92)  [1/1] 0.00ns  loc: Accel.cpp:739
:5  %tmp_38 = trunc i16 %p_4 to i1

ST_2: StgValue_81 (99)  [1/1] 0.00ns  loc: Accel.cpp:748
branch4:0  br i1 %tmp_38, label %branch17, label %branch16

ST_2: StgValue_82 (107)  [1/1] 0.00ns  loc: Accel.cpp:748
branch447:0  br label %9

ST_2: StgValue_83 (109)  [1/1] 0.00ns  loc: Accel.cpp:748
branch5:0  br i1 %tmp_38, label %branch27, label %branch26

ST_2: StgValue_84 (117)  [1/1] 0.00ns  loc: Accel.cpp:748
branch572:0  br label %9

ST_2: StgValue_85 (119)  [1/1] 0.00ns
:0  br label %10

ST_2: tmp_12 (122)  [1/1] 0.00ns  loc: Accel.cpp:746
:1  %tmp_12 = zext i16 %p_4 to i64

ST_2: dmem_i_V_addr_1 (123)  [1/1] 0.00ns  loc: Accel.cpp:746
:2  %dmem_i_V_addr_1 = getelementptr [2048 x i64]* %dmem_i_V, i64 0, i64 %tmp_12

ST_2: dmem_i_V_load (124)  [2/2] 2.05ns  loc: Accel.cpp:746
:3  %dmem_i_V_load = load i64* %dmem_i_V_addr_1, align 8

ST_2: tmp_37 (125)  [1/1] 0.00ns  loc: Accel.cpp:739
:4  %tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_4, i32 10)

ST_2: StgValue_90 (132)  [1/1] 0.00ns  loc: Accel.cpp:746
branch6:0  br i1 %tmp_37, label %branch15, label %branch14

ST_2: StgValue_91 (140)  [1/1] 0.00ns  loc: Accel.cpp:746
branch644:0  br label %7

ST_2: StgValue_92 (142)  [1/1] 0.00ns  loc: Accel.cpp:746
branch7:0  br i1 %tmp_37, label %branch25, label %branch24

ST_2: StgValue_93 (150)  [1/1] 0.00ns  loc: Accel.cpp:746
branch768:0  br label %7

ST_2: StgValue_94 (152)  [1/1] 0.00ns  loc: Accel.cpp:746
:0  br label %10

ST_2: StgValue_95 (154)  [1/1] 0.00ns
:0  br label %11

ST_2: r_V_s (156)  [1/1] 0.00ns  loc: Accel.cpp:742 (grouped into LUT with out node r_V_3)
_ZNK11ap_int_baseILi16ELb0ELb1EElsILi34EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:0  %r_V_s = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %p_1, i32 1, i32 15)

ST_2: r_V_11 (157)  [1/1] 0.00ns  loc: Accel.cpp:742 (grouped into LUT with out node r_V_3)
_ZNK11ap_int_baseILi16ELb0ELb1EElsILi34EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:1  %r_V_11 = zext i15 %r_V_s to i16

ST_2: r_V_2 (158)  [1/1] 0.00ns  loc: Accel.cpp:743 (grouped into LUT with out node r_V_3)
_ZNK11ap_int_baseILi16ELb0ELb1EElsILi34EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:2  %r_V_2 = shl i16 %r_V_11, %tmp_cast1

ST_2: lhs_V (159)  [1/1] 0.00ns  loc: Accel.cpp:743 (grouped into LUT with out node r_V_3)
_ZNK11ap_int_baseILi16ELb0ELb1EElsILi34EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:3  %lhs_V = zext i16 %r_V_2 to i17

ST_2: rhs_V (160)  [1/1] 0.00ns  loc: Accel.cpp:743 (grouped into LUT with out node r_V_3)
_ZNK11ap_int_baseILi16ELb0ELb1EElsILi34EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:4  %rhs_V = zext i10 %p_2 to i17

ST_2: r_V_3 (161)  [1/1] 1.98ns  loc: Accel.cpp:743 (out node of the LUT)
_ZNK11ap_int_baseILi16ELb0ELb1EElsILi34EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:5  %r_V_3 = add i17 %rhs_V, %lhs_V

ST_2: tmp_4 (163)  [1/1] 0.00ns  loc: Accel.cpp:743
_ZNK11ap_int_baseILi16ELb0ELb1EElsILi34EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:7  %tmp_4 = zext i16 %p_4 to i64

ST_2: dmem_i_V_addr (164)  [1/1] 0.00ns  loc: Accel.cpp:743
_ZNK11ap_int_baseILi16ELb0ELb1EElsILi34EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:8  %dmem_i_V_addr = getelementptr [2048 x i64]* %dmem_i_V, i64 0, i64 %tmp_4

ST_2: dmem_i_V_load_2 (165)  [2/2] 2.05ns  loc: Accel.cpp:743
_ZNK11ap_int_baseILi16ELb0ELb1EElsILi34EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:9  %dmem_i_V_load_2 = load i64* %dmem_i_V_addr, align 8

ST_2: tmp_35 (166)  [1/1] 0.00ns  loc: Accel.cpp:750
_ZNK11ap_int_baseILi16ELb0ELb1EElsILi34EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:10  %tmp_35 = trunc i16 %p_1 to i1

ST_2: StgValue_106 (173)  [1/1] 0.00ns  loc: Accel.cpp:743
branch8:0  br i1 %tmp_35, label %branch13, label %branch12

ST_2: StgValue_107 (181)  [1/1] 0.00ns  loc: Accel.cpp:743
branch841:0  br label %_ZNK11ap_int_baseILi16ELb0ELb1EElsILi34EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit32

ST_2: StgValue_108 (183)  [1/1] 0.00ns  loc: Accel.cpp:743
branch9:0  br i1 %tmp_35, label %branch23, label %branch22

ST_2: StgValue_109 (191)  [1/1] 0.00ns  loc: Accel.cpp:743
branch964:0  br label %_ZNK11ap_int_baseILi16ELb0ELb1EElsILi34EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit32

ST_2: StgValue_110 (193)  [1/1] 0.00ns  loc: Accel.cpp:744
_ZNK11ap_int_baseILi16ELb0ELb1EElsILi34EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit32:0  br label %11

ST_2: img_off_V (195)  [1/1] 1.30ns  loc: Accel.cpp:750
:0  %img_off_V = add i10 %p_2, 1

ST_2: tmp_34_cast (196)  [1/1] 0.00ns  loc: Accel.cpp:750
:1  %tmp_34_cast = zext i10 %img_off_V to i11

ST_2: tmp_24 (197)  [1/1] 1.32ns  loc: Accel.cpp:750
:2  %tmp_24 = icmp eq i11 %tmp_34_cast, %tmp_4_cast

ST_2: img_idx_V (198)  [1/1] 1.36ns  loc: Accel.cpp:752
:3  %img_idx_V = add i16 %p_1, 1

ST_2: p_s (199)  [1/1] 0.71ns  loc: Accel.cpp:750
:4  %p_s = select i1 %tmp_24, i16 %img_idx_V, i16 %p_1

ST_2: p_s_42 (200)  [1/1] 0.71ns  loc: Accel.cpp:750
:5  %p_s_42 = select i1 %tmp_24, i10 0, i10 %img_off_V

ST_2: empty (201)  [1/1] 0.00ns  loc: Accel.cpp:754
:6  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1860, i32 %tmp_8)

ST_2: StgValue_118 (202)  [1/1] 0.00ns  loc: Accel.cpp:739
:7  br label %3


 <State 3>: 4.10ns
ST_3: tmp_13 (88)  [1/1] 0.00ns  loc: Accel.cpp:748
:1  %tmp_13 = zext i15 %r_V_6 to i64

ST_3: dmem_i_V_load_1 (91)  [1/2] 2.05ns  loc: Accel.cpp:748
:4  %dmem_i_V_load_1 = load i64* %dmem_i_V_addr_2, align 8

ST_3: dmem_V_0_0_addr_2 (93)  [1/1] 0.00ns  loc: Accel.cpp:748
:6  %dmem_V_0_0_addr_2 = getelementptr [1024 x i64]* @dmem_V_0_0, i64 0, i64 %tmp_13

ST_3: dmem_V_0_1_addr_2 (94)  [1/1] 0.00ns  loc: Accel.cpp:748
:7  %dmem_V_0_1_addr_2 = getelementptr [1024 x i64]* @dmem_V_0_1, i64 0, i64 %tmp_13

ST_3: dmem_V_1_0_addr_2 (95)  [1/1] 0.00ns  loc: Accel.cpp:748
:8  %dmem_V_1_0_addr_2 = getelementptr [1024 x i64]* @dmem_V_1_0, i64 0, i64 %tmp_13

ST_3: dmem_V_1_1_addr_2 (96)  [1/1] 0.00ns  loc: Accel.cpp:748
:9  %dmem_V_1_1_addr_2 = getelementptr [1024 x i64]* @dmem_V_1_1, i64 0, i64 %tmp_13

ST_3: StgValue_125 (97)  [1/1] 0.00ns  loc: Accel.cpp:748
:10  br i1 %dmem_mode_V_read, label %branch5, label %branch4

ST_3: StgValue_126 (101)  [1/1] 2.05ns  loc: Accel.cpp:748
branch16:0  store i64 %dmem_i_V_load_1, i64* %dmem_V_0_0_addr_2, align 8

ST_3: StgValue_127 (102)  [1/1] 0.00ns  loc: Accel.cpp:748
branch16:1  br label %branch447

ST_3: StgValue_128 (104)  [1/1] 2.05ns  loc: Accel.cpp:748
branch17:0  store i64 %dmem_i_V_load_1, i64* %dmem_V_0_1_addr_2, align 8

ST_3: StgValue_129 (105)  [1/1] 0.00ns  loc: Accel.cpp:748
branch17:1  br label %branch447

ST_3: StgValue_130 (111)  [1/1] 2.05ns  loc: Accel.cpp:748
branch26:0  store i64 %dmem_i_V_load_1, i64* %dmem_V_1_0_addr_2, align 8

ST_3: StgValue_131 (112)  [1/1] 0.00ns  loc: Accel.cpp:748
branch26:1  br label %branch572

ST_3: StgValue_132 (114)  [1/1] 2.05ns  loc: Accel.cpp:748
branch27:0  store i64 %dmem_i_V_load_1, i64* %dmem_V_1_1_addr_2, align 8

ST_3: StgValue_133 (115)  [1/1] 0.00ns  loc: Accel.cpp:748
branch27:1  br label %branch572

ST_3: tmp_11 (121)  [1/1] 0.00ns  loc: Accel.cpp:746
:0  %tmp_11 = zext i10 %r_V_10 to i64

ST_3: dmem_i_V_load (124)  [1/2] 2.05ns  loc: Accel.cpp:746
:3  %dmem_i_V_load = load i64* %dmem_i_V_addr_1, align 8

ST_3: dmem_V_0_0_addr_1 (126)  [1/1] 0.00ns  loc: Accel.cpp:746
:5  %dmem_V_0_0_addr_1 = getelementptr [1024 x i64]* @dmem_V_0_0, i64 0, i64 %tmp_11

ST_3: dmem_V_0_1_addr_1 (127)  [1/1] 0.00ns  loc: Accel.cpp:746
:6  %dmem_V_0_1_addr_1 = getelementptr [1024 x i64]* @dmem_V_0_1, i64 0, i64 %tmp_11

ST_3: dmem_V_1_0_addr_1 (128)  [1/1] 0.00ns  loc: Accel.cpp:746
:7  %dmem_V_1_0_addr_1 = getelementptr [1024 x i64]* @dmem_V_1_0, i64 0, i64 %tmp_11

ST_3: dmem_V_1_1_addr_1 (129)  [1/1] 0.00ns  loc: Accel.cpp:746
:8  %dmem_V_1_1_addr_1 = getelementptr [1024 x i64]* @dmem_V_1_1, i64 0, i64 %tmp_11

ST_3: StgValue_140 (130)  [1/1] 0.00ns  loc: Accel.cpp:746
:9  br i1 %dmem_mode_V_read, label %branch7, label %branch6

ST_3: StgValue_141 (134)  [1/1] 2.05ns  loc: Accel.cpp:746
branch14:0  store i64 %dmem_i_V_load, i64* %dmem_V_0_0_addr_1, align 8

ST_3: StgValue_142 (135)  [1/1] 0.00ns  loc: Accel.cpp:746
branch14:1  br label %branch644

ST_3: StgValue_143 (137)  [1/1] 2.05ns  loc: Accel.cpp:746
branch15:0  store i64 %dmem_i_V_load, i64* %dmem_V_0_1_addr_1, align 8

ST_3: StgValue_144 (138)  [1/1] 0.00ns  loc: Accel.cpp:746
branch15:1  br label %branch644

ST_3: StgValue_145 (144)  [1/1] 2.05ns  loc: Accel.cpp:746
branch24:0  store i64 %dmem_i_V_load, i64* %dmem_V_1_0_addr_1, align 8

ST_3: StgValue_146 (145)  [1/1] 0.00ns  loc: Accel.cpp:746
branch24:1  br label %branch768

ST_3: StgValue_147 (147)  [1/1] 2.05ns  loc: Accel.cpp:746
branch25:0  store i64 %dmem_i_V_load, i64* %dmem_V_1_1_addr_1, align 8

ST_3: StgValue_148 (148)  [1/1] 0.00ns  loc: Accel.cpp:746
branch25:1  br label %branch768

ST_3: tmp_2 (162)  [1/1] 0.00ns  loc: Accel.cpp:743
_ZNK11ap_int_baseILi16ELb0ELb1EElsILi34EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:6  %tmp_2 = zext i17 %r_V_3 to i64

ST_3: dmem_i_V_load_2 (165)  [1/2] 2.05ns  loc: Accel.cpp:743
_ZNK11ap_int_baseILi16ELb0ELb1EElsILi34EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:9  %dmem_i_V_load_2 = load i64* %dmem_i_V_addr, align 8

ST_3: dmem_V_0_0_addr (167)  [1/1] 0.00ns  loc: Accel.cpp:743
_ZNK11ap_int_baseILi16ELb0ELb1EElsILi34EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:11  %dmem_V_0_0_addr = getelementptr [1024 x i64]* @dmem_V_0_0, i64 0, i64 %tmp_2

ST_3: dmem_V_0_1_addr (168)  [1/1] 0.00ns  loc: Accel.cpp:743
_ZNK11ap_int_baseILi16ELb0ELb1EElsILi34EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:12  %dmem_V_0_1_addr = getelementptr [1024 x i64]* @dmem_V_0_1, i64 0, i64 %tmp_2

ST_3: dmem_V_1_0_addr (169)  [1/1] 0.00ns  loc: Accel.cpp:743
_ZNK11ap_int_baseILi16ELb0ELb1EElsILi34EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:13  %dmem_V_1_0_addr = getelementptr [1024 x i64]* @dmem_V_1_0, i64 0, i64 %tmp_2

ST_3: dmem_V_1_1_addr (170)  [1/1] 0.00ns  loc: Accel.cpp:743
_ZNK11ap_int_baseILi16ELb0ELb1EElsILi34EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:14  %dmem_V_1_1_addr = getelementptr [1024 x i64]* @dmem_V_1_1, i64 0, i64 %tmp_2

ST_3: StgValue_155 (171)  [1/1] 0.00ns  loc: Accel.cpp:743
_ZNK11ap_int_baseILi16ELb0ELb1EElsILi34EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:15  br i1 %dmem_mode_V_read, label %branch9, label %branch8

ST_3: StgValue_156 (175)  [1/1] 2.05ns  loc: Accel.cpp:743
branch12:0  store i64 %dmem_i_V_load_2, i64* %dmem_V_0_0_addr, align 8

ST_3: StgValue_157 (176)  [1/1] 0.00ns  loc: Accel.cpp:743
branch12:1  br label %branch841

ST_3: StgValue_158 (178)  [1/1] 2.05ns  loc: Accel.cpp:743
branch13:0  store i64 %dmem_i_V_load_2, i64* %dmem_V_0_1_addr, align 8

ST_3: StgValue_159 (179)  [1/1] 0.00ns  loc: Accel.cpp:743
branch13:1  br label %branch841

ST_3: StgValue_160 (185)  [1/1] 2.05ns  loc: Accel.cpp:743
branch22:0  store i64 %dmem_i_V_load_2, i64* %dmem_V_1_0_addr, align 8

ST_3: StgValue_161 (186)  [1/1] 0.00ns  loc: Accel.cpp:743
branch22:1  br label %branch964

ST_3: StgValue_162 (188)  [1/1] 2.05ns  loc: Accel.cpp:743
branch23:0  store i64 %dmem_i_V_load_2, i64* %dmem_V_1_1_addr, align 8

ST_3: StgValue_163 (189)  [1/1] 0.00ns  loc: Accel.cpp:743
branch23:1  br label %branch964


 <State 4>: 0.89ns
ST_4: StgValue_164 (204)  [1/1] 0.89ns  loc: Accel.cpp:758
.preheader1202.preheader:0  br label %.preheader1202


 <State 5>: 2.05ns
ST_5: p_5 (206)  [1/1] 0.00ns
.preheader1202:0  %p_5 = phi i13 [ %i_V, %13 ], [ 0, %.preheader1202.preheader ]

ST_5: tmp_6 (207)  [1/1] 1.29ns  loc: Accel.cpp:758
.preheader1202:1  %tmp_6 = icmp eq i13 %p_5, -3510

ST_5: i_V (208)  [1/1] 1.36ns  loc: Accel.cpp:758
.preheader1202:2  %i_V = add i13 %p_5, 1

ST_5: StgValue_168 (209)  [1/1] 0.00ns  loc: Accel.cpp:758
.preheader1202:3  br i1 %tmp_6, label %.preheader1201.preheader, label %12

ST_5: tmp_7 (213)  [1/1] 0.00ns  loc: Accel.cpp:758
:2  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str1861)

ST_5: r_V (215)  [1/1] 0.00ns  loc: Accel.cpp:759
:4  %r_V = call i12 @_ssdm_op_PartSelect.i12.i13.i32.i32(i13 %p_5, i32 1, i32 12)

ST_5: tmp_10 (217)  [1/1] 0.00ns  loc: Accel.cpp:759
:6  %tmp_10 = zext i13 %p_5 to i64

ST_5: wt_i_V_addr (218)  [1/1] 0.00ns  loc: Accel.cpp:759
:7  %wt_i_V_addr = getelementptr [4682 x i64]* %wt_i_V, i64 0, i64 %tmp_10

ST_5: wt_i_V_load (219)  [2/2] 2.05ns  loc: Accel.cpp:759
:8  %wt_i_V_load = load i64* %wt_i_V_addr, align 8

ST_5: tmp_36 (220)  [1/1] 0.00ns  loc: Accel.cpp:758
:9  %tmp_36 = trunc i13 %p_5 to i1

ST_5: StgValue_175 (223)  [1/1] 0.00ns  loc: Accel.cpp:759
:12  br i1 %tmp_36, label %branch11, label %branch10

ST_5: empty_43 (231)  [1/1] 0.00ns  loc: Accel.cpp:760
:0  %empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str1861, i32 %tmp_7)

ST_5: StgValue_177 (232)  [1/1] 0.00ns  loc: Accel.cpp:758
:1  br label %.preheader1202


 <State 6>: 4.10ns
ST_6: StgValue_178 (211)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4682, i64 4682, i64 4682)

ST_6: StgValue_179 (212)  [1/1] 0.00ns  loc: Accel.cpp:758
:1  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str1861) nounwind

ST_6: StgValue_180 (214)  [1/1] 0.00ns  loc: Accel.cpp:759
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1813) nounwind

ST_6: tmp_1 (216)  [1/1] 0.00ns  loc: Accel.cpp:759
:5  %tmp_1 = zext i12 %r_V to i64

ST_6: wt_i_V_load (219)  [1/2] 2.05ns  loc: Accel.cpp:759
:8  %wt_i_V_load = load i64* %wt_i_V_addr, align 8

ST_6: wt_mem_V_0_addr (221)  [1/1] 0.00ns  loc: Accel.cpp:759
:10  %wt_mem_V_0_addr = getelementptr [2341 x i64]* @wt_mem_V_0, i64 0, i64 %tmp_1

ST_6: wt_mem_V_1_addr (222)  [1/1] 0.00ns  loc: Accel.cpp:759
:11  %wt_mem_V_1_addr = getelementptr [2341 x i64]* @wt_mem_V_1, i64 0, i64 %tmp_1

ST_6: StgValue_185 (225)  [1/1] 2.05ns  loc: Accel.cpp:759
branch10:0  store i64 %wt_i_V_load, i64* %wt_mem_V_0_addr, align 8

ST_6: StgValue_186 (226)  [1/1] 0.00ns  loc: Accel.cpp:759
branch10:1  br label %13

ST_6: StgValue_187 (228)  [1/1] 2.05ns  loc: Accel.cpp:759
branch11:0  store i64 %wt_i_V_load, i64* %wt_mem_V_1_addr, align 8

ST_6: StgValue_188 (229)  [1/1] 0.00ns  loc: Accel.cpp:759
branch11:1  br label %13


 <State 7>: 0.89ns
ST_7: StgValue_189 (234)  [1/1] 0.89ns  loc: Accel.cpp:764
.preheader1201.preheader:0  br label %.preheader1201


 <State 8>: 2.05ns
ST_8: p_6 (236)  [1/1] 0.00ns
.preheader1201:0  %p_6 = phi i7 [ %i_V_1, %14 ], [ 0, %.preheader1201.preheader ]

ST_8: tmp_9 (237)  [1/1] 1.28ns  loc: Accel.cpp:764
.preheader1201:1  %tmp_9 = icmp eq i7 %p_6, -64

ST_8: i_V_1 (238)  [1/1] 1.24ns  loc: Accel.cpp:764
.preheader1201:2  %i_V_1 = add i7 %p_6, 1

ST_8: StgValue_193 (239)  [1/1] 0.00ns  loc: Accel.cpp:764
.preheader1201:3  br i1 %tmp_9, label %15, label %14

ST_8: tmp_16 (245)  [1/1] 0.00ns  loc: Accel.cpp:765
:4  %tmp_16 = zext i7 %p_6 to i64

ST_8: kh_i_V_addr (246)  [1/1] 0.00ns  loc: Accel.cpp:765
:5  %kh_i_V_addr = getelementptr [64 x i64]* %kh_i_V, i64 0, i64 %tmp_16

ST_8: kh_i_V_load (247)  [2/2] 2.05ns  loc: Accel.cpp:765
:6  %kh_i_V_load = load i64* %kh_i_V_addr, align 8


 <State 9>: 4.10ns
ST_9: StgValue_197 (241)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

ST_9: StgValue_198 (242)  [1/1] 0.00ns  loc: Accel.cpp:765
:1  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str1862) nounwind

ST_9: tmp_15 (243)  [1/1] 0.00ns  loc: Accel.cpp:765
:2  %tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str1862)

ST_9: StgValue_200 (244)  [1/1] 0.00ns  loc: Accel.cpp:766
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1813) nounwind

ST_9: kh_i_V_load (247)  [1/2] 2.05ns  loc: Accel.cpp:765
:6  %kh_i_V_load = load i64* %kh_i_V_addr, align 8

ST_9: kh_mem_V_addr (248)  [1/1] 0.00ns  loc: Accel.cpp:765
:7  %kh_mem_V_addr = getelementptr [64 x i64]* @kh_mem_V, i64 0, i64 %tmp_16

ST_9: StgValue_203 (249)  [1/1] 2.05ns  loc: Accel.cpp:765
:8  store i64 %kh_i_V_load, i64* %kh_mem_V_addr, align 8

ST_9: empty_44 (250)  [1/1] 0.00ns  loc: Accel.cpp:765
:9  %empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str1862, i32 %tmp_15)

ST_9: StgValue_205 (251)  [1/1] 0.00ns  loc: Accel.cpp:764
:10  br label %.preheader1201


 <State 10>: 0.89ns
ST_10: StgValue_206 (253)  [1/1] 0.00ns  loc: Accel.cpp:767
:0  br i1 %tmp_5, label %16, label %17

ST_10: StgValue_207 (255)  [1/1] 0.00ns  loc: Accel.cpp:785
:0  br i1 %tmp_3, label %.preheader.preheader, label %18

ST_10: o_index_V_load_2 (257)  [1/1] 0.00ns  loc: Accel.cpp:812
:0  %o_index_V_load_2 = load i16* @o_index_V, align 2

ST_10: StgValue_209 (258)  [2/2] 0.76ns  loc: Accel.cpp:821
:1  call fastcc void @bin_dense([2341 x i64]* @wt_mem_V_0, [2341 x i64]* @wt_mem_V_1, [64 x i64]* @kh_mem_V, [1024 x i64]* @dmem_V_0_0, [1024 x i64]* @dmem_V_0_1, [1024 x i64]* @dmem_V_1_0, [1024 x i64]* @dmem_V_1_1, i2 %layer_type_V, i1 %dmem_mode_V_read, i1 %d_o_idx_V, i16 %o_index_V_load_2, i16 %n_inputs_V_read, i16 %n_outputs_V_read)

ST_10: StgValue_210 (264)  [1/1] 0.89ns  loc: Accel.cpp:790
.preheader.preheader:0  br label %.preheader

ST_10: o_index_V_load (313)  [1/1] 0.00ns  loc: Accel.cpp:771
:0  %o_index_V_load = load i16* @o_index_V, align 2

ST_10: StgValue_212 (314)  [2/2] 0.71ns  loc: Accel.cpp:779
:1  call fastcc void @fp_conv([2341 x i64]* @wt_mem_V_0, [2341 x i64]* @wt_mem_V_1, [64 x i64]* @kh_mem_V, [1024 x i64]* @dmem_V_0_0, [1024 x i64]* @dmem_V_0_1, [1024 x i64]* @dmem_V_1_0, [1024 x i64]* @dmem_V_1_1, i1 %dmem_mode_V_read, i1 %d_o_idx_V, i1 %p_9, i16 %o_index_V_load, i16 %n_outputs_V_read)


 <State 11>: 2.25ns
ST_11: StgValue_213 (258)  [1/2] 0.00ns  loc: Accel.cpp:821
:1  call fastcc void @bin_dense([2341 x i64]* @wt_mem_V_0, [2341 x i64]* @wt_mem_V_1, [64 x i64]* @kh_mem_V, [1024 x i64]* @dmem_V_0_0, [1024 x i64]* @dmem_V_0_1, [1024 x i64]* @dmem_V_1_0, [1024 x i64]* @dmem_V_1_1, i2 %layer_type_V, i1 %dmem_mode_V_read, i1 %d_o_idx_V, i16 %o_index_V_load_2, i16 %n_inputs_V_read, i16 %n_outputs_V_read)

ST_11: o_index_V_load_3 (259)  [1/1] 0.00ns  loc: Accel.cpp:824
:2  %o_index_V_load_3 = load i16* @o_index_V, align 2

ST_11: tmp_19 (260)  [1/1] 1.36ns  loc: Accel.cpp:824
:3  %tmp_19 = add i16 %o_index_V_load_3, %n_outputs_V_read

ST_11: StgValue_216 (261)  [1/1] 0.89ns  loc: Accel.cpp:824
:4  store i16 %tmp_19, i16* @o_index_V, align 2

ST_11: StgValue_217 (262)  [1/1] 0.00ns
:5  br label %.loopexit

ST_11: p_7 (266)  [1/1] 0.00ns
.preheader:0  %p_7 = phi i10 [ %i_V_3, %_ifconv ], [ 0, %.preheader.preheader ]

ST_11: tmp_25_cast (267)  [1/1] 0.00ns  loc: Accel.cpp:790
.preheader:1  %tmp_25_cast = zext i10 %p_7 to i16

ST_11: tmp_20 (268)  [1/1] 1.26ns  loc: Accel.cpp:790
.preheader:2  %tmp_20 = icmp ult i16 %tmp_25_cast, %n_outputs_V_read

ST_11: i_V_3 (269)  [1/1] 1.30ns  loc: Accel.cpp:790
.preheader:3  %i_V_3 = add i10 %p_7, 1

ST_11: StgValue_222 (270)  [1/1] 0.00ns  loc: Accel.cpp:790
.preheader:4  br i1 %tmp_20, label %_ifconv, label %.loopexit.loopexit

ST_11: kh_index_V_load_2 (275)  [1/1] 0.00ns  loc: Accel.cpp:793
_ifconv:3  %kh_index_V_load_2 = load i16* @kh_index_V, align 2

ST_11: r_V_8 (276)  [1/1] 0.00ns  loc: ./Accel.h:79->Accel.cpp:793
_ifconv:4  %r_V_8 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %kh_index_V_load_2, i32 2, i32 15)

ST_11: tmp_i (277)  [1/1] 0.00ns  loc: ./Accel.h:79->Accel.cpp:793
_ifconv:5  %tmp_i = zext i14 %r_V_8 to i64

ST_11: kh_mem_V_addr_1 (278)  [1/1] 0.00ns  loc: ./Accel.h:79->Accel.cpp:793
_ifconv:6  %kh_mem_V_addr_1 = getelementptr [64 x i64]* @kh_mem_V, i64 0, i64 %tmp_i

ST_11: kh_word_V (279)  [2/2] 2.05ns  loc: ./Accel.h:79->Accel.cpp:793
_ifconv:7  %kh_word_V = load i64* %kh_mem_V_addr_1, align 8

ST_11: off_V (280)  [1/1] 0.00ns  loc: ./Accel.h:80->Accel.cpp:793
_ifconv:8  %off_V = trunc i16 %kh_index_V_load_2 to i2

ST_11: this_assign_1 (298)  [1/1] 1.32ns  loc: Accel.cpp:803
_ifconv:26  %this_assign_1 = icmp eq i10 %p_7, 0

ST_11: StgValue_230 (309)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit

ST_11: StgValue_231 (311)  [1/1] 0.00ns
.loopexit:0  br label %19

ST_11: StgValue_232 (314)  [1/2] 0.00ns  loc: Accel.cpp:779
:1  call fastcc void @fp_conv([2341 x i64]* @wt_mem_V_0, [2341 x i64]* @wt_mem_V_1, [64 x i64]* @kh_mem_V, [1024 x i64]* @dmem_V_0_0, [1024 x i64]* @dmem_V_0_1, [1024 x i64]* @dmem_V_1_0, [1024 x i64]* @dmem_V_1_1, i1 %dmem_mode_V_read, i1 %d_o_idx_V, i1 %p_9, i16 %o_index_V_load, i16 %n_outputs_V_read)

ST_11: kh_index_V_load (315)  [1/1] 0.00ns  loc: Accel.cpp:782
:2  %kh_index_V_load = load i16* @kh_index_V, align 2

ST_11: tmp_17 (316)  [1/1] 1.36ns  loc: Accel.cpp:782
:3  %tmp_17 = add i16 %kh_index_V_load, %n_outputs_V_read

ST_11: StgValue_235 (317)  [1/1] 0.89ns  loc: Accel.cpp:782
:4  store i16 %tmp_17, i16* @kh_index_V, align 2

ST_11: o_index_V_load_1 (318)  [1/1] 0.00ns  loc: Accel.cpp:783
:5  %o_index_V_load_1 = load i16* @o_index_V, align 2

ST_11: tmp_18 (319)  [1/1] 1.36ns  loc: Accel.cpp:783
:6  %tmp_18 = add i16 %o_index_V_load_1, %n_outputs_V_read

ST_11: StgValue_238 (320)  [1/1] 0.89ns  loc: Accel.cpp:783
:7  store i16 %tmp_18, i16* @o_index_V, align 2

ST_11: StgValue_239 (321)  [1/1] 0.00ns  loc: Accel.cpp:785
:8  br label %19

ST_11: tmp_25 (323)  [1/1] 0.76ns  loc: Accel.cpp:828
:0  %tmp_25 = icmp ne i2 %norm_mode_V_read, -2

ST_11: sf (324)  [1/1] 0.00ns  loc: Accel.cpp:736
:1  %sf = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %words_per_image_V, i32 2, i32 4)

ST_11: tmp (325)  [1/1] 0.00ns  loc: Accel.cpp:736
:2  %tmp = zext i3 %sf to i5

ST_11: words_per_out_V (326)  [1/1] 0.71ns  loc: Accel.cpp:828
:3  %words_per_out_V = select i1 %tmp_25, i5 %words_per_image_V, i5 %tmp

ST_11: rhs_V_1_cast (327)  [1/1] 0.00ns  loc: Accel.cpp:841
:4  %rhs_V_1_cast = zext i5 %words_per_out_V to i20

ST_11: tmp_32_cast (328)  [1/1] 0.00ns  loc: Accel.cpp:834
:5  %tmp_32_cast = zext i5 %words_per_out_V to i11

ST_11: tmp_55_not (329)  [1/1] 0.76ns  loc: Accel.cpp:834
:6  %tmp_55_not = icmp ne i2 %width_mode_V_read, 0

ST_11: brmerge (330)  [1/1] 0.00ns  loc: Accel.cpp:834 (grouped into LUT with out node brmerge1)
:7  %brmerge = or i1 %tmp_55_not, %tmp_25

ST_11: tmp_41 (331)  [1/1] 0.00ns  loc: Accel.cpp:834 (grouped into LUT with out node brmerge1)
:8  %tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %layer_mode_V_read, i32 2)

ST_11: brmerge_not (332)  [1/1] 0.00ns  loc: Accel.cpp:834 (grouped into LUT with out node brmerge1)
:9  %brmerge_not = xor i1 %brmerge, true

ST_11: brmerge1 (333)  [1/1] 0.71ns  loc: Accel.cpp:834 (out node of the LUT)
:10  %brmerge1 = or i1 %tmp_41, %brmerge_not

ST_11: StgValue_251 (334)  [1/1] 0.89ns  loc: Accel.cpp:831
:11  br label %20


 <State 12>: 3.47ns
ST_12: kh_word_V (279)  [1/2] 2.05ns  loc: ./Accel.h:79->Accel.cpp:793
_ifconv:7  %kh_word_V = load i64* %kh_mem_V_addr_1, align 8

ST_12: tmp_42_i (281)  [1/1] 0.76ns  loc: ./Accel.h:81->Accel.cpp:793
_ifconv:9  %tmp_42_i = icmp eq i2 %off_V, 0

ST_12: loc_V (282)  [1/1] 0.00ns  loc: ./Accel.h:82->Accel.cpp:793 (grouped into LUT with out node newSel1)
_ifconv:10  %loc_V = trunc i64 %kh_word_V to i16

ST_12: tmp_43_i (283)  [1/1] 0.76ns  loc: ./Accel.h:83->Accel.cpp:793
_ifconv:11  %tmp_43_i = icmp eq i2 %off_V, 1

ST_12: loc_V_1 (284)  [1/1] 0.00ns  loc: ./Accel.h:84->Accel.cpp:793 (grouped into LUT with out node nc_V)
_ifconv:12  %loc_V_1 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %kh_word_V, i32 16, i32 31)

ST_12: tmp_44_i (285)  [1/1] 0.76ns  loc: ./Accel.h:85->Accel.cpp:793
_ifconv:13  %tmp_44_i = icmp eq i2 %off_V, -2

ST_12: loc_V_2 (286)  [1/1] 0.00ns  loc: ./Accel.h:86->Accel.cpp:793 (grouped into LUT with out node nc_V)
_ifconv:14  %loc_V_2 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %kh_word_V, i32 32, i32 47)

ST_12: loc_V_3 (287)  [1/1] 0.00ns  loc: ./Accel.h:88->Accel.cpp:793 (grouped into LUT with out node newSel1)
_ifconv:15  %loc_V_3 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %kh_word_V, i32 48, i32 63)

ST_12: sel_tmp1 (288)  [1/1] 0.00ns  loc: ./Accel.h:81->Accel.cpp:793 (grouped into LUT with out node or_cond)
_ifconv:16  %sel_tmp1 = xor i1 %tmp_42_i, true

ST_12: sel_tmp2 (289)  [1/1] 0.00ns  loc: ./Accel.h:83->Accel.cpp:793 (grouped into LUT with out node or_cond)
_ifconv:17  %sel_tmp2 = and i1 %tmp_43_i, %sel_tmp1

ST_12: sel_tmp6_demorgan (290)  [1/1] 0.00ns  loc: ./Accel.h:81->Accel.cpp:793 (grouped into LUT with out node sel_tmp7)
_ifconv:18  %sel_tmp6_demorgan = or i1 %tmp_42_i, %tmp_43_i

ST_12: sel_tmp6 (291)  [1/1] 0.00ns  loc: ./Accel.h:81->Accel.cpp:793 (grouped into LUT with out node sel_tmp7)
_ifconv:19  %sel_tmp6 = xor i1 %sel_tmp6_demorgan, true

ST_12: sel_tmp7 (292)  [1/1] 0.71ns  loc: ./Accel.h:85->Accel.cpp:793 (out node of the LUT)
_ifconv:20  %sel_tmp7 = and i1 %tmp_44_i, %sel_tmp6

ST_12: newSel (293)  [1/1] 0.00ns  loc: ./Accel.h:85->Accel.cpp:793 (grouped into LUT with out node nc_V)
_ifconv:21  %newSel = select i1 %sel_tmp7, i16 %loc_V_2, i16 %loc_V_1

ST_12: or_cond (294)  [1/1] 0.71ns  loc: Accel.cpp:793 (out node of the LUT)
_ifconv:22  %or_cond = or i1 %sel_tmp7, %sel_tmp2

ST_12: newSel1 (295)  [1/1] 0.71ns  loc: ./Accel.h:81->Accel.cpp:793 (out node of the LUT)
_ifconv:23  %newSel1 = select i1 %tmp_42_i, i16 %loc_V, i16 %loc_V_3

ST_12: nc_V (296)  [1/1] 0.71ns  loc: Accel.cpp:793 (out node of the LUT)
_ifconv:24  %nc_V = select i1 %or_cond, i16 %newSel, i16 %newSel1


 <State 13>: 2.79ns
ST_13: o_index_V_load_4 (297)  [1/1] 0.00ns  loc: Accel.cpp:801
_ifconv:25  %o_index_V_load_4 = load i16* @o_index_V, align 2

ST_13: StgValue_270 (299)  [2/2] 2.79ns  loc: Accel.cpp:803
_ifconv:27  call fastcc void @bin_conv([2341 x i64]* @wt_mem_V_0, [2341 x i64]* @wt_mem_V_1, i16 %nc_V, [1024 x i64]* @dmem_V_0_0, [1024 x i64]* @dmem_V_0_1, [1024 x i64]* @dmem_V_1_0, [1024 x i64]* @dmem_V_1_1, i1 %dmem_mode_V_read, i1 %d_o_idx_V, i16 %n_inputs_V_read, i16 %o_index_V_load_4, i1 %this_assign_1, i2 %width_mode_V_read, i2 %norm_mode_V_read)


 <State 14>: 2.25ns
ST_14: StgValue_271 (272)  [1/1] 0.00ns  loc: Accel.cpp:790
_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str1866) nounwind

ST_14: tmp_21 (273)  [1/1] 0.00ns  loc: Accel.cpp:790
_ifconv:1  %tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str1866)

ST_14: StgValue_273 (274)  [1/1] 0.00ns  loc: Accel.cpp:791
_ifconv:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 1, i32 1, [1 x i8]* @p_str1813) nounwind

ST_14: StgValue_274 (299)  [1/2] 0.00ns  loc: Accel.cpp:803
_ifconv:27  call fastcc void @bin_conv([2341 x i64]* @wt_mem_V_0, [2341 x i64]* @wt_mem_V_1, i16 %nc_V, [1024 x i64]* @dmem_V_0_0, [1024 x i64]* @dmem_V_0_1, [1024 x i64]* @dmem_V_1_0, [1024 x i64]* @dmem_V_1_1, i1 %dmem_mode_V_read, i1 %d_o_idx_V, i16 %n_inputs_V_read, i16 %o_index_V_load_4, i1 %this_assign_1, i2 %width_mode_V_read, i2 %norm_mode_V_read)

ST_14: t_V (300)  [1/1] 0.00ns  loc: Accel.cpp:808
_ifconv:28  %t_V = load i16* @kh_index_V, align 2

ST_14: tmp_22 (301)  [1/1] 1.36ns  loc: Accel.cpp:808
_ifconv:29  %tmp_22 = add i16 1, %t_V

ST_14: StgValue_277 (302)  [1/1] 0.89ns  loc: Accel.cpp:808
_ifconv:30  store i16 %tmp_22, i16* @kh_index_V, align 2

ST_14: t_V_1 (303)  [1/1] 0.00ns  loc: Accel.cpp:809
_ifconv:31  %t_V_1 = load i16* @o_index_V, align 2

ST_14: tmp_23 (304)  [1/1] 1.36ns  loc: Accel.cpp:809
_ifconv:32  %tmp_23 = add i16 1, %t_V_1

ST_14: StgValue_280 (305)  [1/1] 0.89ns  loc: Accel.cpp:809
_ifconv:33  store i16 %tmp_23, i16* @o_index_V, align 2

ST_14: empty_45 (306)  [1/1] 0.00ns  loc: Accel.cpp:810
_ifconv:34  %empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str1866, i32 %tmp_21)

ST_14: StgValue_282 (307)  [1/1] 0.00ns  loc: Accel.cpp:790
_ifconv:35  br label %.preheader


 <State 15>: 3.33ns
ST_15: p_0583_2 (336)  [1/1] 0.00ns  loc: Accel.cpp:841
:0  %p_0583_2 = phi i16 [ 0, %19 ], [ %p_0583_2_46, %22 ]

ST_15: p_0579_2 (337)  [1/1] 0.00ns  loc: Accel.cpp:841
:1  %p_0579_2 = phi i10 [ 0, %19 ], [ %p_3, %22 ]

ST_15: p_8 (338)  [1/1] 0.00ns
:2  %p_8 = phi i16 [ 0, %19 ], [ %i_V_4, %22 ]

ST_15: exitcond (339)  [1/1] 1.26ns  loc: Accel.cpp:831
:3  %exitcond = icmp eq i16 %p_8, %output_words_V_read

ST_15: i_V_4 (340)  [1/1] 1.36ns  loc: Accel.cpp:831
:4  %i_V_4 = add i16 %p_8, 1

ST_15: StgValue_288 (341)  [1/1] 0.00ns  loc: Accel.cpp:831
:5  br i1 %exitcond, label %23, label %21

ST_15: StgValue_289 (343)  [1/1] 0.00ns  loc: Accel.cpp:831
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1867) nounwind

ST_15: tmp_26 (344)  [1/1] 0.00ns  loc: Accel.cpp:831
:1  %tmp_26 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1867)

ST_15: StgValue_291 (345)  [1/1] 0.00ns  loc: Accel.cpp:832
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 1, i32 1, [1 x i8]* @p_str1813) nounwind

ST_15: StgValue_292 (346)  [1/1] 0.00ns  loc: Accel.cpp:832
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1813) nounwind

ST_15: StgValue_293 (347)  [1/1] 0.00ns  loc: Accel.cpp:834
:4  br i1 %brmerge1, label %._crit_edge1220_ifconv, label %._crit_edge1221_ifconv

ST_15: r_V_1 (349)  [1/1] 0.00ns  loc: Accel.cpp:836
._crit_edge1221_ifconv:0  %r_V_1 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %p_0583_2, i32 1, i32 15)

ST_15: lhs_V_1_cast (351)  [1/1] 0.00ns  loc: Accel.cpp:837
._crit_edge1221_ifconv:2  %lhs_V_1_cast = zext i15 %r_V_1 to i20

ST_15: r_V_5 (352)  [2/2] 3.04ns  loc: Accel.cpp:837
._crit_edge1221_ifconv:3  %r_V_5 = mul i20 %lhs_V_1_cast, %rhs_V_1_cast

ST_15: tmp_43 (356)  [1/1] 0.00ns  loc: Accel.cpp:841
._crit_edge1221_ifconv:7  %tmp_43 = trunc i16 %p_0583_2 to i1

ST_15: img_off_V_1 (397)  [1/1] 1.30ns  loc: Accel.cpp:841
:0  %img_off_V_1 = add i10 %p_0579_2, 1

ST_15: tmp_40_cast (398)  [1/1] 0.00ns  loc: Accel.cpp:841
:1  %tmp_40_cast = zext i10 %img_off_V_1 to i11

ST_15: tmp_31 (399)  [1/1] 1.32ns  loc: Accel.cpp:841
:2  %tmp_31 = icmp eq i11 %tmp_40_cast, %tmp_32_cast

ST_15: img_idx_V_1 (400)  [1/1] 1.36ns  loc: Accel.cpp:843
:3  %img_idx_V_1 = add i16 %p_0583_2, 1

ST_15: p_0583_2_46 (401)  [1/1] 0.71ns  loc: Accel.cpp:841
:4  %p_0583_2_46 = select i1 %tmp_31, i16 %img_idx_V_1, i16 %p_0583_2

ST_15: p_3 (402)  [1/1] 0.71ns  loc: Accel.cpp:841
:5  %p_3 = select i1 %tmp_31, i10 0, i10 %img_off_V_1

ST_15: empty_47 (403)  [1/1] 0.00ns  loc: Accel.cpp:845
:6  %empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1867, i32 %tmp_26)

ST_15: StgValue_305 (404)  [1/1] 0.00ns  loc: Accel.cpp:831
:7  br label %20


 <State 16>: 2.70ns
ST_16: r_V_5 (352)  [1/2] 0.00ns  loc: Accel.cpp:837
._crit_edge1221_ifconv:3  %r_V_5 = mul i20 %lhs_V_1_cast, %rhs_V_1_cast

ST_16: rhs_V_2_cast (353)  [1/1] 0.00ns  loc: Accel.cpp:837
._crit_edge1221_ifconv:4  %rhs_V_2_cast = zext i10 %p_0579_2 to i20

ST_16: r_V_9 (354)  [1/1] 2.70ns  loc: Accel.cpp:837
._crit_edge1221_ifconv:5  %r_V_9 = add i20 %r_V_5, %rhs_V_2_cast


 <State 17>: 2.05ns
ST_17: tmp_30 (355)  [1/1] 0.00ns  loc: Accel.cpp:837
._crit_edge1221_ifconv:6  %tmp_30 = zext i20 %r_V_9 to i64

ST_17: dmem_V_0_0_addr_4 (357)  [1/1] 0.00ns  loc: Accel.cpp:837
._crit_edge1221_ifconv:8  %dmem_V_0_0_addr_4 = getelementptr [1024 x i64]* @dmem_V_0_0, i64 0, i64 %tmp_30

ST_17: dmem_V_0_1_addr_4 (358)  [1/1] 0.00ns  loc: Accel.cpp:837
._crit_edge1221_ifconv:9  %dmem_V_0_1_addr_4 = getelementptr [1024 x i64]* @dmem_V_0_1, i64 0, i64 %tmp_30

ST_17: dmem_V_1_0_addr_4 (359)  [1/1] 0.00ns  loc: Accel.cpp:837
._crit_edge1221_ifconv:10  %dmem_V_1_0_addr_4 = getelementptr [1024 x i64]* @dmem_V_1_0, i64 0, i64 %tmp_30

ST_17: dmem_V_1_1_addr_4 (360)  [1/1] 0.00ns  loc: Accel.cpp:837
._crit_edge1221_ifconv:11  %dmem_V_1_1_addr_4 = getelementptr [1024 x i64]* @dmem_V_1_1, i64 0, i64 %tmp_30

ST_17: dmem_V_0_1_load_1 (361)  [2/2] 2.05ns  loc: Accel.cpp:837
._crit_edge1221_ifconv:12  %dmem_V_0_1_load_1 = load i64* %dmem_V_0_1_addr_4, align 8

ST_17: dmem_V_0_0_load_1 (362)  [2/2] 2.05ns  loc: Accel.cpp:837
._crit_edge1221_ifconv:13  %dmem_V_0_0_load_1 = load i64* %dmem_V_0_0_addr_4, align 8

ST_17: dmem_V_1_1_load_1 (363)  [2/2] 2.05ns  loc: Accel.cpp:837
._crit_edge1221_ifconv:14  %dmem_V_1_1_load_1 = load i64* %dmem_V_1_1_addr_4, align 8

ST_17: dmem_V_1_0_load_1 (364)  [2/2] 2.05ns  loc: Accel.cpp:837
._crit_edge1221_ifconv:15  %dmem_V_1_0_load_1 = load i64* %dmem_V_1_0_addr_4, align 8

ST_17: r_V_7 (376)  [1/1] 0.00ns  loc: Accel.cpp:839
._crit_edge1220_ifconv:1  %r_V_7 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %p_8, i32 1, i32 15)

ST_17: tmp_28 (377)  [1/1] 0.00ns  loc: Accel.cpp:839
._crit_edge1220_ifconv:2  %tmp_28 = zext i15 %r_V_7 to i64

ST_17: dmem_V_0_0_addr_3 (379)  [1/1] 0.00ns  loc: Accel.cpp:839
._crit_edge1220_ifconv:4  %dmem_V_0_0_addr_3 = getelementptr [1024 x i64]* @dmem_V_0_0, i64 0, i64 %tmp_28

ST_17: dmem_V_0_1_addr_3 (380)  [1/1] 0.00ns  loc: Accel.cpp:839
._crit_edge1220_ifconv:5  %dmem_V_0_1_addr_3 = getelementptr [1024 x i64]* @dmem_V_0_1, i64 0, i64 %tmp_28

ST_17: dmem_V_1_0_addr_3 (381)  [1/1] 0.00ns  loc: Accel.cpp:839
._crit_edge1220_ifconv:6  %dmem_V_1_0_addr_3 = getelementptr [1024 x i64]* @dmem_V_1_0, i64 0, i64 %tmp_28

ST_17: dmem_V_1_1_addr_3 (382)  [1/1] 0.00ns  loc: Accel.cpp:839
._crit_edge1220_ifconv:7  %dmem_V_1_1_addr_3 = getelementptr [1024 x i64]* @dmem_V_1_1, i64 0, i64 %tmp_28

ST_17: dmem_V_0_1_load (383)  [2/2] 2.05ns  loc: Accel.cpp:839
._crit_edge1220_ifconv:8  %dmem_V_0_1_load = load i64* %dmem_V_0_1_addr_3, align 8

ST_17: dmem_V_0_0_load (384)  [2/2] 2.05ns  loc: Accel.cpp:839
._crit_edge1220_ifconv:9  %dmem_V_0_0_load = load i64* %dmem_V_0_0_addr_3, align 8

ST_17: dmem_V_1_1_load (385)  [2/2] 2.05ns  loc: Accel.cpp:839
._crit_edge1220_ifconv:10  %dmem_V_1_1_load = load i64* %dmem_V_1_1_addr_3, align 8

ST_17: dmem_V_1_0_load (386)  [2/2] 2.05ns  loc: Accel.cpp:839
._crit_edge1220_ifconv:11  %dmem_V_1_0_load = load i64* %dmem_V_1_0_addr_3, align 8


 <State 18>: 3.47ns
ST_18: dmem_V_0_1_load_1 (361)  [1/2] 2.05ns  loc: Accel.cpp:837
._crit_edge1221_ifconv:12  %dmem_V_0_1_load_1 = load i64* %dmem_V_0_1_addr_4, align 8

ST_18: dmem_V_0_0_load_1 (362)  [1/2] 2.05ns  loc: Accel.cpp:837
._crit_edge1221_ifconv:13  %dmem_V_0_0_load_1 = load i64* %dmem_V_0_0_addr_4, align 8

ST_18: dmem_V_1_1_load_1 (363)  [1/2] 2.05ns  loc: Accel.cpp:837
._crit_edge1221_ifconv:14  %dmem_V_1_1_load_1 = load i64* %dmem_V_1_1_addr_4, align 8

ST_18: dmem_V_1_0_load_1 (364)  [1/2] 2.05ns  loc: Accel.cpp:837
._crit_edge1221_ifconv:15  %dmem_V_1_0_load_1 = load i64* %dmem_V_1_0_addr_4, align 8

ST_18: sel_tmp4 (365)  [1/1] 0.00ns  loc: Accel.cpp:841 (grouped into LUT with out node newSel7)
._crit_edge1221_ifconv:16  %sel_tmp4 = xor i1 %tmp_43, true

ST_18: sel_tmp5 (366)  [1/1] 0.00ns  loc: Accel.cpp:841 (grouped into LUT with out node newSel7)
._crit_edge1221_ifconv:17  %sel_tmp5 = and i1 %dmem_mode_V_read, %sel_tmp4

ST_18: sel_tmp8 (367)  [1/1] 0.00ns  loc: Accel.cpp:841 (grouped into LUT with out node newSel8)
._crit_edge1221_ifconv:18  %sel_tmp8 = and i1 %tmp_43, %d_o_idx_V

ST_18: newSel6 (368)  [1/1] 0.00ns  loc: Accel.cpp:841 (grouped into LUT with out node newSel8)
._crit_edge1221_ifconv:19  %newSel6 = select i1 %sel_tmp8, i64 %dmem_V_1_1_load_1, i64 %dmem_V_0_1_load_1

ST_18: newSel7 (369)  [1/1] 0.71ns  loc: Accel.cpp:841 (out node of the LUT)
._crit_edge1221_ifconv:20  %newSel7 = select i1 %sel_tmp5, i64 %dmem_V_0_0_load_1, i64 %dmem_V_1_0_load_1

ST_18: newSel8 (370)  [1/1] 0.71ns  loc: Accel.cpp:841 (out node of the LUT)
._crit_edge1221_ifconv:21  %newSel8 = select i1 %tmp_43, i64 %newSel6, i64 %newSel7

ST_18: tmp_42 (378)  [1/1] 0.00ns  loc: Accel.cpp:831
._crit_edge1220_ifconv:3  %tmp_42 = trunc i16 %p_8 to i1

ST_18: dmem_V_0_1_load (383)  [1/2] 2.05ns  loc: Accel.cpp:839
._crit_edge1220_ifconv:8  %dmem_V_0_1_load = load i64* %dmem_V_0_1_addr_3, align 8

ST_18: dmem_V_0_0_load (384)  [1/2] 2.05ns  loc: Accel.cpp:839
._crit_edge1220_ifconv:9  %dmem_V_0_0_load = load i64* %dmem_V_0_0_addr_3, align 8

ST_18: dmem_V_1_1_load (385)  [1/2] 2.05ns  loc: Accel.cpp:839
._crit_edge1220_ifconv:10  %dmem_V_1_1_load = load i64* %dmem_V_1_1_addr_3, align 8

ST_18: dmem_V_1_0_load (386)  [1/2] 2.05ns  loc: Accel.cpp:839
._crit_edge1220_ifconv:11  %dmem_V_1_0_load = load i64* %dmem_V_1_0_addr_3, align 8

ST_18: sel_tmp9 (387)  [1/1] 0.00ns  loc: Accel.cpp:831 (grouped into LUT with out node newSel4)
._crit_edge1220_ifconv:12  %sel_tmp9 = xor i1 %tmp_42, true

ST_18: sel_tmp (388)  [1/1] 0.00ns  loc: Accel.cpp:831 (grouped into LUT with out node newSel4)
._crit_edge1220_ifconv:13  %sel_tmp = and i1 %dmem_mode_V_read, %sel_tmp9

ST_18: sel_tmp3 (389)  [1/1] 0.00ns  loc: Accel.cpp:831 (grouped into LUT with out node newSel5)
._crit_edge1220_ifconv:14  %sel_tmp3 = and i1 %tmp_42, %d_o_idx_V

ST_18: newSel3 (390)  [1/1] 0.00ns  loc: Accel.cpp:831 (grouped into LUT with out node newSel5)
._crit_edge1220_ifconv:15  %newSel3 = select i1 %sel_tmp3, i64 %dmem_V_1_1_load, i64 %dmem_V_0_1_load

ST_18: newSel4 (391)  [1/1] 0.71ns  loc: Accel.cpp:831 (out node of the LUT)
._crit_edge1220_ifconv:16  %newSel4 = select i1 %sel_tmp, i64 %dmem_V_0_0_load, i64 %dmem_V_1_0_load

ST_18: newSel5 (392)  [1/1] 0.71ns  loc: Accel.cpp:831 (out node of the LUT)
._crit_edge1220_ifconv:17  %newSel5 = select i1 %tmp_42, i64 %newSel3, i64 %newSel4


 <State 19>: 2.05ns
ST_19: tmp_29 (350)  [1/1] 0.00ns  loc: Accel.cpp:837
._crit_edge1221_ifconv:1  %tmp_29 = zext i16 %p_8 to i64

ST_19: dmem_o_V_addr_1 (371)  [1/1] 0.00ns  loc: Accel.cpp:837
._crit_edge1221_ifconv:22  %dmem_o_V_addr_1 = getelementptr [128 x i64]* %dmem_o_V, i64 0, i64 %tmp_29

ST_19: StgValue_351 (372)  [1/1] 2.05ns  loc: Accel.cpp:837
._crit_edge1221_ifconv:23  store i64 %newSel8, i64* %dmem_o_V_addr_1, align 8

ST_19: StgValue_352 (373)  [1/1] 0.00ns  loc: Accel.cpp:838
._crit_edge1221_ifconv:24  br label %22

ST_19: tmp_27 (375)  [1/1] 0.00ns  loc: Accel.cpp:839
._crit_edge1220_ifconv:0  %tmp_27 = zext i16 %p_8 to i64

ST_19: dmem_o_V_addr (393)  [1/1] 0.00ns  loc: Accel.cpp:839
._crit_edge1220_ifconv:18  %dmem_o_V_addr = getelementptr [128 x i64]* %dmem_o_V, i64 0, i64 %tmp_27

ST_19: StgValue_355 (394)  [1/1] 2.05ns  loc: Accel.cpp:839
._crit_edge1220_ifconv:19  store i64 %newSel5, i64* %dmem_o_V_addr, align 8

ST_19: StgValue_356 (395)  [1/1] 0.00ns
._crit_edge1220_ifconv:20  br label %22


 <State 20>: 0.00ns
ST_20: StgValue_357 (406)  [1/1] 0.00ns  loc: Accel.cpp:846
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ wt_i_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kh_i_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dmem_i_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dmem_o_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ n_inputs_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n_outputs_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_words_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_words_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer_mode_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dmem_mode_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ width_mode_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ norm_mode_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kh_index_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ o_index_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kh_mem_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ wt_mem_V_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ wt_mem_V_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dmem_V_0_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dmem_V_0_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dmem_V_1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dmem_V_1_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ wt_addr_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ wt_offset_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ outword_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_21         (specbitsmap      ) [ 000000000000000000000]
StgValue_22         (specbitsmap      ) [ 000000000000000000000]
StgValue_23         (specbitsmap      ) [ 000000000000000000000]
StgValue_24         (specbitsmap      ) [ 000000000000000000000]
StgValue_25         (specbitsmap      ) [ 000000000000000000000]
StgValue_26         (specbitsmap      ) [ 000000000000000000000]
StgValue_27         (specbitsmap      ) [ 000000000000000000000]
StgValue_28         (specbitsmap      ) [ 000000000000000000000]
StgValue_29         (specbitsmap      ) [ 000000000000000000000]
StgValue_30         (specbitsmap      ) [ 000000000000000000000]
StgValue_31         (specbitsmap      ) [ 000000000000000000000]
StgValue_32         (specbitsmap      ) [ 000000000000000000000]
StgValue_33         (spectopmodule    ) [ 000000000000000000000]
norm_mode_V_read    (read             ) [ 001111111111111000000]
width_mode_V_read   (read             ) [ 001111111111111000000]
dmem_mode_V_read    (read             ) [ 001111111111111111110]
layer_mode_V_read   (read             ) [ 001111111111111000000]
output_words_V_read (read             ) [ 001111111111111111110]
input_words_V_read  (read             ) [ 001100000000000000000]
n_outputs_V_read    (read             ) [ 001111111111111000000]
n_inputs_V_read     (read             ) [ 001111111111111000000]
layer_type_V        (partselect       ) [ 001111111111111000000]
tmp_32              (trunc            ) [ 010000000000000000000]
StgValue_44         (br               ) [ 000000000000000000000]
p_Val2_s            (load             ) [ 000000000000000000000]
tmp_33              (trunc            ) [ 000000000000000000000]
p_Result_s          (zext             ) [ 000000000000000000000]
StgValue_48         (store            ) [ 000000000000000000000]
StgValue_49         (br               ) [ 000000000000000000000]
StgValue_50         (store            ) [ 000000000000000000000]
StgValue_51         (store            ) [ 000000000000000000000]
StgValue_52         (br               ) [ 000000000000000000000]
p_9                 (phi              ) [ 001111111111111000000]
d_o_idx_V           (xor              ) [ 001111111111111111110]
tmp_s               (bitconcatenate   ) [ 000000000000000000000]
tmp_cast1           (zext             ) [ 001100000000000000000]
tmp_cast            (zext             ) [ 000000000000000000000]
words_per_image_V   (shl              ) [ 001111111111111000000]
tmp_3               (icmp             ) [ 001111111111111111110]
tmp_4_cast          (zext             ) [ 001100000000000000000]
tmp_5               (icmp             ) [ 001111111111111111110]
StgValue_62         (br               ) [ 011100000000000000000]
p_1                 (phi              ) [ 001100000000000000000]
p_2                 (phi              ) [ 001100000000000000000]
p_4                 (phi              ) [ 001100000000000000000]
exitcond1           (icmp             ) [ 001100000000000000000]
i_V_2               (add              ) [ 011100000000000000000]
StgValue_68         (br               ) [ 000000000000000000000]
r_V_10              (trunc            ) [ 001100000000000000000]
StgValue_70         (specloopname     ) [ 000000000000000000000]
tmp_8               (specregionbegin  ) [ 000000000000000000000]
StgValue_72         (speclooptripcount) [ 000000000000000000000]
StgValue_73         (specpipeline     ) [ 000000000000000000000]
StgValue_74         (br               ) [ 000000000000000000000]
StgValue_75         (br               ) [ 000000000000000000000]
r_V_6               (partselect       ) [ 001100000000000000000]
tmp_14              (zext             ) [ 000000000000000000000]
dmem_i_V_addr_2     (getelementptr    ) [ 001100000000000000000]
tmp_38              (trunc            ) [ 001100000000000000000]
StgValue_81         (br               ) [ 000000000000000000000]
StgValue_82         (br               ) [ 000000000000000000000]
StgValue_83         (br               ) [ 000000000000000000000]
StgValue_84         (br               ) [ 000000000000000000000]
StgValue_85         (br               ) [ 000000000000000000000]
tmp_12              (zext             ) [ 000000000000000000000]
dmem_i_V_addr_1     (getelementptr    ) [ 001100000000000000000]
tmp_37              (bitselect        ) [ 001100000000000000000]
StgValue_90         (br               ) [ 000000000000000000000]
StgValue_91         (br               ) [ 000000000000000000000]
StgValue_92         (br               ) [ 000000000000000000000]
StgValue_93         (br               ) [ 000000000000000000000]
StgValue_94         (br               ) [ 000000000000000000000]
StgValue_95         (br               ) [ 000000000000000000000]
r_V_s               (partselect       ) [ 000000000000000000000]
r_V_11              (zext             ) [ 000000000000000000000]
r_V_2               (shl              ) [ 000000000000000000000]
lhs_V               (zext             ) [ 000000000000000000000]
rhs_V               (zext             ) [ 000000000000000000000]
r_V_3               (add              ) [ 001100000000000000000]
tmp_4               (zext             ) [ 000000000000000000000]
dmem_i_V_addr       (getelementptr    ) [ 001100000000000000000]
tmp_35              (trunc            ) [ 001100000000000000000]
StgValue_106        (br               ) [ 000000000000000000000]
StgValue_107        (br               ) [ 000000000000000000000]
StgValue_108        (br               ) [ 000000000000000000000]
StgValue_109        (br               ) [ 000000000000000000000]
StgValue_110        (br               ) [ 000000000000000000000]
img_off_V           (add              ) [ 000000000000000000000]
tmp_34_cast         (zext             ) [ 000000000000000000000]
tmp_24              (icmp             ) [ 000000000000000000000]
img_idx_V           (add              ) [ 000000000000000000000]
p_s                 (select           ) [ 011100000000000000000]
p_s_42              (select           ) [ 011100000000000000000]
empty               (specregionend    ) [ 000000000000000000000]
StgValue_118        (br               ) [ 011100000000000000000]
tmp_13              (zext             ) [ 000000000000000000000]
dmem_i_V_load_1     (load             ) [ 000000000000000000000]
dmem_V_0_0_addr_2   (getelementptr    ) [ 000000000000000000000]
dmem_V_0_1_addr_2   (getelementptr    ) [ 000000000000000000000]
dmem_V_1_0_addr_2   (getelementptr    ) [ 000000000000000000000]
dmem_V_1_1_addr_2   (getelementptr    ) [ 000000000000000000000]
StgValue_125        (br               ) [ 000000000000000000000]
StgValue_126        (store            ) [ 000000000000000000000]
StgValue_127        (br               ) [ 000000000000000000000]
StgValue_128        (store            ) [ 000000000000000000000]
StgValue_129        (br               ) [ 000000000000000000000]
StgValue_130        (store            ) [ 000000000000000000000]
StgValue_131        (br               ) [ 000000000000000000000]
StgValue_132        (store            ) [ 000000000000000000000]
StgValue_133        (br               ) [ 000000000000000000000]
tmp_11              (zext             ) [ 000000000000000000000]
dmem_i_V_load       (load             ) [ 000000000000000000000]
dmem_V_0_0_addr_1   (getelementptr    ) [ 000000000000000000000]
dmem_V_0_1_addr_1   (getelementptr    ) [ 000000000000000000000]
dmem_V_1_0_addr_1   (getelementptr    ) [ 000000000000000000000]
dmem_V_1_1_addr_1   (getelementptr    ) [ 000000000000000000000]
StgValue_140        (br               ) [ 000000000000000000000]
StgValue_141        (store            ) [ 000000000000000000000]
StgValue_142        (br               ) [ 000000000000000000000]
StgValue_143        (store            ) [ 000000000000000000000]
StgValue_144        (br               ) [ 000000000000000000000]
StgValue_145        (store            ) [ 000000000000000000000]
StgValue_146        (br               ) [ 000000000000000000000]
StgValue_147        (store            ) [ 000000000000000000000]
StgValue_148        (br               ) [ 000000000000000000000]
tmp_2               (zext             ) [ 000000000000000000000]
dmem_i_V_load_2     (load             ) [ 000000000000000000000]
dmem_V_0_0_addr     (getelementptr    ) [ 000000000000000000000]
dmem_V_0_1_addr     (getelementptr    ) [ 000000000000000000000]
dmem_V_1_0_addr     (getelementptr    ) [ 000000000000000000000]
dmem_V_1_1_addr     (getelementptr    ) [ 000000000000000000000]
StgValue_155        (br               ) [ 000000000000000000000]
StgValue_156        (store            ) [ 000000000000000000000]
StgValue_157        (br               ) [ 000000000000000000000]
StgValue_158        (store            ) [ 000000000000000000000]
StgValue_159        (br               ) [ 000000000000000000000]
StgValue_160        (store            ) [ 000000000000000000000]
StgValue_161        (br               ) [ 000000000000000000000]
StgValue_162        (store            ) [ 000000000000000000000]
StgValue_163        (br               ) [ 000000000000000000000]
StgValue_164        (br               ) [ 000011100000000000000]
p_5                 (phi              ) [ 000001100000000000000]
tmp_6               (icmp             ) [ 000001100000000000000]
i_V                 (add              ) [ 000011100000000000000]
StgValue_168        (br               ) [ 000000000000000000000]
tmp_7               (specregionbegin  ) [ 000000000000000000000]
r_V                 (partselect       ) [ 000001100000000000000]
tmp_10              (zext             ) [ 000000000000000000000]
wt_i_V_addr         (getelementptr    ) [ 000001100000000000000]
tmp_36              (trunc            ) [ 000001100000000000000]
StgValue_175        (br               ) [ 000000000000000000000]
empty_43            (specregionend    ) [ 000000000000000000000]
StgValue_177        (br               ) [ 000011100000000000000]
StgValue_178        (speclooptripcount) [ 000000000000000000000]
StgValue_179        (specloopname     ) [ 000000000000000000000]
StgValue_180        (specpipeline     ) [ 000000000000000000000]
tmp_1               (zext             ) [ 000000000000000000000]
wt_i_V_load         (load             ) [ 000000000000000000000]
wt_mem_V_0_addr     (getelementptr    ) [ 000000000000000000000]
wt_mem_V_1_addr     (getelementptr    ) [ 000000000000000000000]
StgValue_185        (store            ) [ 000000000000000000000]
StgValue_186        (br               ) [ 000000000000000000000]
StgValue_187        (store            ) [ 000000000000000000000]
StgValue_188        (br               ) [ 000000000000000000000]
StgValue_189        (br               ) [ 000000011100000000000]
p_6                 (phi              ) [ 000000001000000000000]
tmp_9               (icmp             ) [ 000000001100000000000]
i_V_1               (add              ) [ 000000011100000000000]
StgValue_193        (br               ) [ 000000000000000000000]
tmp_16              (zext             ) [ 000000001100000000000]
kh_i_V_addr         (getelementptr    ) [ 000000001100000000000]
StgValue_197        (speclooptripcount) [ 000000000000000000000]
StgValue_198        (specloopname     ) [ 000000000000000000000]
tmp_15              (specregionbegin  ) [ 000000000000000000000]
StgValue_200        (specpipeline     ) [ 000000000000000000000]
kh_i_V_load         (load             ) [ 000000000000000000000]
kh_mem_V_addr       (getelementptr    ) [ 000000000000000000000]
StgValue_203        (store            ) [ 000000000000000000000]
empty_44            (specregionend    ) [ 000000000000000000000]
StgValue_205        (br               ) [ 000000011100000000000]
StgValue_206        (br               ) [ 000000000000000000000]
StgValue_207        (br               ) [ 000000000000000000000]
o_index_V_load_2    (load             ) [ 000000000001111000000]
StgValue_210        (br               ) [ 000000000011111000000]
o_index_V_load      (load             ) [ 000000000001111000000]
StgValue_213        (call             ) [ 000000000000000000000]
o_index_V_load_3    (load             ) [ 000000000000000000000]
tmp_19              (add              ) [ 000000000000000000000]
StgValue_216        (store            ) [ 000000000000000000000]
StgValue_217        (br               ) [ 000000000000000000000]
p_7                 (phi              ) [ 000000000001000000000]
tmp_25_cast         (zext             ) [ 000000000000000000000]
tmp_20              (icmp             ) [ 000000000001111111110]
i_V_3               (add              ) [ 000000000011111000000]
StgValue_222        (br               ) [ 000000000000000000000]
kh_index_V_load_2   (load             ) [ 000000000000000000000]
r_V_8               (partselect       ) [ 000000000000000000000]
tmp_i               (zext             ) [ 000000000000000000000]
kh_mem_V_addr_1     (getelementptr    ) [ 000000000000100000000]
off_V               (trunc            ) [ 000000000000100000000]
this_assign_1       (icmp             ) [ 000000000000111000000]
StgValue_230        (br               ) [ 000000000000000000000]
StgValue_231        (br               ) [ 000000000000000000000]
StgValue_232        (call             ) [ 000000000000000000000]
kh_index_V_load     (load             ) [ 000000000000000000000]
tmp_17              (add              ) [ 000000000000000000000]
StgValue_235        (store            ) [ 000000000000000000000]
o_index_V_load_1    (load             ) [ 000000000000000000000]
tmp_18              (add              ) [ 000000000000000000000]
StgValue_238        (store            ) [ 000000000000000000000]
StgValue_239        (br               ) [ 000000000000000000000]
tmp_25              (icmp             ) [ 000000000000000000000]
sf                  (partselect       ) [ 000000000000000000000]
tmp                 (zext             ) [ 000000000000000000000]
words_per_out_V     (select           ) [ 000000000000000000000]
rhs_V_1_cast        (zext             ) [ 000000000000000111110]
tmp_32_cast         (zext             ) [ 000000000000000111110]
tmp_55_not          (icmp             ) [ 000000000000000000000]
brmerge             (or               ) [ 000000000000000000000]
tmp_41              (bitselect        ) [ 000000000000000000000]
brmerge_not         (xor              ) [ 000000000000000000000]
brmerge1            (or               ) [ 000000000000000111110]
StgValue_251        (br               ) [ 000000000001111111110]
kh_word_V           (load             ) [ 000000000000000000000]
tmp_42_i            (icmp             ) [ 000000000000000000000]
loc_V               (trunc            ) [ 000000000000000000000]
tmp_43_i            (icmp             ) [ 000000000000000000000]
loc_V_1             (partselect       ) [ 000000000000000000000]
tmp_44_i            (icmp             ) [ 000000000000000000000]
loc_V_2             (partselect       ) [ 000000000000000000000]
loc_V_3             (partselect       ) [ 000000000000000000000]
sel_tmp1            (xor              ) [ 000000000000000000000]
sel_tmp2            (and              ) [ 000000000000000000000]
sel_tmp6_demorgan   (or               ) [ 000000000000000000000]
sel_tmp6            (xor              ) [ 000000000000000000000]
sel_tmp7            (and              ) [ 000000000000000000000]
newSel              (select           ) [ 000000000000000000000]
or_cond             (or               ) [ 000000000000000000000]
newSel1             (select           ) [ 000000000000000000000]
nc_V                (select           ) [ 000000000000011000000]
o_index_V_load_4    (load             ) [ 000000000000001000000]
StgValue_271        (specloopname     ) [ 000000000000000000000]
tmp_21              (specregionbegin  ) [ 000000000000000000000]
StgValue_273        (speclooptripcount) [ 000000000000000000000]
StgValue_274        (call             ) [ 000000000000000000000]
t_V                 (load             ) [ 000000000000000000000]
tmp_22              (add              ) [ 000000000000000000000]
StgValue_277        (store            ) [ 000000000000000000000]
t_V_1               (load             ) [ 000000000000000000000]
tmp_23              (add              ) [ 000000000000000000000]
StgValue_280        (store            ) [ 000000000000000000000]
empty_45            (specregionend    ) [ 000000000000000000000]
StgValue_282        (br               ) [ 000000000011111000000]
p_0583_2            (phi              ) [ 000000000000000111110]
p_0579_2            (phi              ) [ 000000000000000111110]
p_8                 (phi              ) [ 000000000000000111110]
exitcond            (icmp             ) [ 000000000000000111110]
i_V_4               (add              ) [ 000000000001000111110]
StgValue_288        (br               ) [ 000000000000000000000]
StgValue_289        (specloopname     ) [ 000000000000000000000]
tmp_26              (specregionbegin  ) [ 000000000000000000000]
StgValue_291        (speclooptripcount) [ 000000000000000000000]
StgValue_292        (specpipeline     ) [ 000000000000000000000]
StgValue_293        (br               ) [ 000000000000000000000]
r_V_1               (partselect       ) [ 000000000000000000000]
lhs_V_1_cast        (zext             ) [ 000000000000000110000]
tmp_43              (trunc            ) [ 000000000000000111100]
img_off_V_1         (add              ) [ 000000000000000000000]
tmp_40_cast         (zext             ) [ 000000000000000000000]
tmp_31              (icmp             ) [ 000000000000000000000]
img_idx_V_1         (add              ) [ 000000000000000000000]
p_0583_2_46         (select           ) [ 000000000001000111110]
p_3                 (select           ) [ 000000000001000111110]
empty_47            (specregionend    ) [ 000000000000000000000]
StgValue_305        (br               ) [ 000000000001000111110]
r_V_5               (mul              ) [ 000000000000000000000]
rhs_V_2_cast        (zext             ) [ 000000000000000000000]
r_V_9               (add              ) [ 000000000000000101000]
tmp_30              (zext             ) [ 000000000000000000000]
dmem_V_0_0_addr_4   (getelementptr    ) [ 000000000000000100100]
dmem_V_0_1_addr_4   (getelementptr    ) [ 000000000000000100100]
dmem_V_1_0_addr_4   (getelementptr    ) [ 000000000000000100100]
dmem_V_1_1_addr_4   (getelementptr    ) [ 000000000000000100100]
r_V_7               (partselect       ) [ 000000000000000000000]
tmp_28              (zext             ) [ 000000000000000000000]
dmem_V_0_0_addr_3   (getelementptr    ) [ 000000000000000100100]
dmem_V_0_1_addr_3   (getelementptr    ) [ 000000000000000100100]
dmem_V_1_0_addr_3   (getelementptr    ) [ 000000000000000100100]
dmem_V_1_1_addr_3   (getelementptr    ) [ 000000000000000100100]
dmem_V_0_1_load_1   (load             ) [ 000000000000000000000]
dmem_V_0_0_load_1   (load             ) [ 000000000000000000000]
dmem_V_1_1_load_1   (load             ) [ 000000000000000000000]
dmem_V_1_0_load_1   (load             ) [ 000000000000000000000]
sel_tmp4            (xor              ) [ 000000000000000000000]
sel_tmp5            (and              ) [ 000000000000000000000]
sel_tmp8            (and              ) [ 000000000000000000000]
newSel6             (select           ) [ 000000000000000000000]
newSel7             (select           ) [ 000000000000000000000]
newSel8             (select           ) [ 000000000000000100010]
tmp_42              (trunc            ) [ 000000000000000000000]
dmem_V_0_1_load     (load             ) [ 000000000000000000000]
dmem_V_0_0_load     (load             ) [ 000000000000000000000]
dmem_V_1_1_load     (load             ) [ 000000000000000000000]
dmem_V_1_0_load     (load             ) [ 000000000000000000000]
sel_tmp9            (xor              ) [ 000000000000000000000]
sel_tmp             (and              ) [ 000000000000000000000]
sel_tmp3            (and              ) [ 000000000000000000000]
newSel3             (select           ) [ 000000000000000000000]
newSel4             (select           ) [ 000000000000000000000]
newSel5             (select           ) [ 000000000000000100010]
tmp_29              (zext             ) [ 000000000000000000000]
dmem_o_V_addr_1     (getelementptr    ) [ 000000000000000000000]
StgValue_351        (store            ) [ 000000000000000000000]
StgValue_352        (br               ) [ 000000000000000000000]
tmp_27              (zext             ) [ 000000000000000000000]
dmem_o_V_addr       (getelementptr    ) [ 000000000000000000000]
StgValue_355        (store            ) [ 000000000000000000000]
StgValue_356        (br               ) [ 000000000000000000000]
StgValue_357        (ret              ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="wt_i_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wt_i_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="kh_i_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kh_i_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dmem_i_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dmem_i_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dmem_o_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dmem_o_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="n_inputs_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_inputs_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="n_outputs_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_outputs_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_words_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_words_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_words_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_words_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="layer_mode_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_mode_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dmem_mode_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dmem_mode_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="width_mode_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width_mode_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="norm_mode_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_mode_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="kh_index_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kh_index_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="o_index_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_index_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="kh_mem_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kh_mem_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="wt_mem_V_0">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wt_mem_V_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="wt_mem_V_1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wt_mem_V_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="dmem_V_0_0">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dmem_V_0_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="dmem_V_0_1">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dmem_V_0_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="dmem_V_1_0">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dmem_V_1_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="dmem_V_1_1">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dmem_V_1_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="wt_addr_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wt_addr_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="wt_offset_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wt_offset_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="outword_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outword_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i3.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1860"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1813"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1861"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1862"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bin_dense"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fp_conv"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bin_conv"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1866"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1867"/></StgValue>
</bind>
</comp>

<comp id="178" class="1004" name="norm_mode_V_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="2" slack="0"/>
<pin id="180" dir="0" index="1" bw="2" slack="0"/>
<pin id="181" dir="1" index="2" bw="2" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="norm_mode_V_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="width_mode_V_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="2" slack="0"/>
<pin id="186" dir="0" index="1" bw="2" slack="0"/>
<pin id="187" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_mode_V_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="dmem_mode_V_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dmem_mode_V_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="layer_mode_V_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="3" slack="0"/>
<pin id="198" dir="0" index="1" bw="3" slack="0"/>
<pin id="199" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer_mode_V_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="output_words_V_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="16" slack="0"/>
<pin id="204" dir="0" index="1" bw="16" slack="0"/>
<pin id="205" dir="1" index="2" bw="16" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_words_V_read/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="input_words_V_read_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="0"/>
<pin id="210" dir="0" index="1" bw="16" slack="0"/>
<pin id="211" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_words_V_read/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="n_outputs_V_read_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="0"/>
<pin id="216" dir="0" index="1" bw="16" slack="0"/>
<pin id="217" dir="1" index="2" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_outputs_V_read/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="n_inputs_V_read_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="16" slack="0"/>
<pin id="222" dir="0" index="1" bw="16" slack="0"/>
<pin id="223" dir="1" index="2" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_inputs_V_read/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="dmem_i_V_addr_2_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="16" slack="0"/>
<pin id="230" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_i_V_addr_2/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_access_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="11" slack="0"/>
<pin id="235" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="236" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dmem_i_V_load_1/2 dmem_i_V_load/2 dmem_i_V_load_2/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="dmem_i_V_addr_1_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="64" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="16" slack="0"/>
<pin id="242" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_i_V_addr_1/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="dmem_i_V_addr_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="64" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="16" slack="0"/>
<pin id="250" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_i_V_addr/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="dmem_V_0_0_addr_2_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="64" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="15" slack="0"/>
<pin id="258" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_0_0_addr_2/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="dmem_V_0_1_addr_2_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="64" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="15" slack="0"/>
<pin id="265" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_0_1_addr_2/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="dmem_V_1_0_addr_2_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="64" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="15" slack="0"/>
<pin id="272" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_1_0_addr_2/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="dmem_V_1_1_addr_2_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="64" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="15" slack="0"/>
<pin id="279" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_1_1_addr_2/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_access_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="10" slack="0"/>
<pin id="284" dir="0" index="1" bw="64" slack="0"/>
<pin id="285" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_126/3 StgValue_141/3 StgValue_156/3 dmem_V_0_0_load_1/17 dmem_V_0_0_load/17 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_access_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="10" slack="0"/>
<pin id="290" dir="0" index="1" bw="64" slack="0"/>
<pin id="291" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_128/3 StgValue_143/3 StgValue_158/3 dmem_V_0_1_load_1/17 dmem_V_0_1_load/17 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_access_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="10" slack="0"/>
<pin id="296" dir="0" index="1" bw="64" slack="0"/>
<pin id="297" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_130/3 StgValue_145/3 StgValue_160/3 dmem_V_1_0_load_1/17 dmem_V_1_0_load/17 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_access_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="10" slack="0"/>
<pin id="302" dir="0" index="1" bw="64" slack="0"/>
<pin id="303" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_132/3 StgValue_147/3 StgValue_162/3 dmem_V_1_1_load_1/17 dmem_V_1_1_load/17 "/>
</bind>
</comp>

<comp id="306" class="1004" name="dmem_V_0_0_addr_1_gep_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="64" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="0" index="2" bw="10" slack="0"/>
<pin id="310" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_0_0_addr_1/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="dmem_V_0_1_addr_1_gep_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="64" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="0" index="2" bw="10" slack="0"/>
<pin id="317" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_0_1_addr_1/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="dmem_V_1_0_addr_1_gep_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="64" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="10" slack="0"/>
<pin id="324" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_1_0_addr_1/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="dmem_V_1_1_addr_1_gep_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="64" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="0" index="2" bw="10" slack="0"/>
<pin id="331" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_1_1_addr_1/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="dmem_V_0_0_addr_gep_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="64" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="0" index="2" bw="17" slack="0"/>
<pin id="342" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_0_0_addr/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="dmem_V_0_1_addr_gep_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="64" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="0" index="2" bw="17" slack="0"/>
<pin id="349" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_0_1_addr/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="dmem_V_1_0_addr_gep_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="64" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="0" index="2" bw="17" slack="0"/>
<pin id="356" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_1_0_addr/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="dmem_V_1_1_addr_gep_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="64" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="0" index="2" bw="17" slack="0"/>
<pin id="363" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_1_1_addr/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="wt_i_V_addr_gep_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="64" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="0" index="2" bw="13" slack="0"/>
<pin id="374" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wt_i_V_addr/5 "/>
</bind>
</comp>

<comp id="377" class="1004" name="grp_access_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="13" slack="0"/>
<pin id="379" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="380" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wt_i_V_load/5 "/>
</bind>
</comp>

<comp id="382" class="1004" name="wt_mem_V_0_addr_gep_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="64" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="0" index="2" bw="12" slack="0"/>
<pin id="386" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wt_mem_V_0_addr/6 "/>
</bind>
</comp>

<comp id="389" class="1004" name="wt_mem_V_1_addr_gep_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="64" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="0" index="2" bw="12" slack="0"/>
<pin id="393" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wt_mem_V_1_addr/6 "/>
</bind>
</comp>

<comp id="396" class="1004" name="StgValue_185_access_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="12" slack="0"/>
<pin id="398" dir="0" index="1" bw="64" slack="0"/>
<pin id="399" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_185/6 "/>
</bind>
</comp>

<comp id="402" class="1004" name="StgValue_187_access_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="12" slack="0"/>
<pin id="404" dir="0" index="1" bw="64" slack="0"/>
<pin id="405" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_187/6 "/>
</bind>
</comp>

<comp id="408" class="1004" name="kh_i_V_addr_gep_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="64" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="0" index="2" bw="7" slack="0"/>
<pin id="412" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kh_i_V_addr/8 "/>
</bind>
</comp>

<comp id="415" class="1004" name="grp_access_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="6" slack="0"/>
<pin id="417" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="418" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kh_i_V_load/8 "/>
</bind>
</comp>

<comp id="420" class="1004" name="kh_mem_V_addr_gep_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="64" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="0" index="2" bw="7" slack="1"/>
<pin id="424" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kh_mem_V_addr/9 "/>
</bind>
</comp>

<comp id="427" class="1004" name="grp_access_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="6" slack="0"/>
<pin id="429" dir="0" index="1" bw="64" slack="0"/>
<pin id="430" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_203/9 kh_word_V/11 "/>
</bind>
</comp>

<comp id="433" class="1004" name="kh_mem_V_addr_1_gep_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="64" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="0" index="2" bw="14" slack="0"/>
<pin id="437" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kh_mem_V_addr_1/11 "/>
</bind>
</comp>

<comp id="441" class="1004" name="dmem_V_0_0_addr_4_gep_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="64" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="0" index="2" bw="20" slack="0"/>
<pin id="445" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_0_0_addr_4/17 "/>
</bind>
</comp>

<comp id="448" class="1004" name="dmem_V_0_1_addr_4_gep_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="64" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="0" index="2" bw="20" slack="0"/>
<pin id="452" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_0_1_addr_4/17 "/>
</bind>
</comp>

<comp id="455" class="1004" name="dmem_V_1_0_addr_4_gep_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="64" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="0" index="2" bw="20" slack="0"/>
<pin id="459" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_1_0_addr_4/17 "/>
</bind>
</comp>

<comp id="462" class="1004" name="dmem_V_1_1_addr_4_gep_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="64" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="0" index="2" bw="20" slack="0"/>
<pin id="466" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_1_1_addr_4/17 "/>
</bind>
</comp>

<comp id="473" class="1004" name="dmem_V_0_0_addr_3_gep_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="64" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="0" index="2" bw="15" slack="0"/>
<pin id="477" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_0_0_addr_3/17 "/>
</bind>
</comp>

<comp id="480" class="1004" name="dmem_V_0_1_addr_3_gep_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="64" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="0" index="2" bw="15" slack="0"/>
<pin id="484" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_0_1_addr_3/17 "/>
</bind>
</comp>

<comp id="487" class="1004" name="dmem_V_1_0_addr_3_gep_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="64" slack="0"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="0" index="2" bw="15" slack="0"/>
<pin id="491" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_1_0_addr_3/17 "/>
</bind>
</comp>

<comp id="494" class="1004" name="dmem_V_1_1_addr_3_gep_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="64" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="0" index="2" bw="15" slack="0"/>
<pin id="498" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_1_1_addr_3/17 "/>
</bind>
</comp>

<comp id="505" class="1004" name="dmem_o_V_addr_1_gep_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="64" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="0" index="2" bw="16" slack="0"/>
<pin id="509" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_o_V_addr_1/19 "/>
</bind>
</comp>

<comp id="512" class="1004" name="grp_access_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="7" slack="0"/>
<pin id="514" dir="0" index="1" bw="64" slack="1"/>
<pin id="515" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_351/19 StgValue_355/19 "/>
</bind>
</comp>

<comp id="517" class="1004" name="dmem_o_V_addr_gep_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="64" slack="0"/>
<pin id="519" dir="0" index="1" bw="1" slack="0"/>
<pin id="520" dir="0" index="2" bw="16" slack="0"/>
<pin id="521" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_o_V_addr/19 "/>
</bind>
</comp>

<comp id="525" class="1005" name="p_9_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="6"/>
<pin id="527" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="p_9 (phireg) "/>
</bind>
</comp>

<comp id="528" class="1004" name="p_9_phi_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="0"/>
<pin id="530" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="531" dir="0" index="2" bw="1" slack="0"/>
<pin id="532" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="533" dir="1" index="4" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_9/1 "/>
</bind>
</comp>

<comp id="536" class="1005" name="p_1_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="16" slack="1"/>
<pin id="538" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_1 (phireg) "/>
</bind>
</comp>

<comp id="540" class="1004" name="p_1_phi_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="1"/>
<pin id="542" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="543" dir="0" index="2" bw="16" slack="0"/>
<pin id="544" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="545" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_1/2 "/>
</bind>
</comp>

<comp id="547" class="1005" name="p_2_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="10" slack="1"/>
<pin id="549" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_2 (phireg) "/>
</bind>
</comp>

<comp id="551" class="1004" name="p_2_phi_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="1"/>
<pin id="553" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="554" dir="0" index="2" bw="10" slack="0"/>
<pin id="555" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="556" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_2/2 "/>
</bind>
</comp>

<comp id="558" class="1005" name="p_4_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="16" slack="1"/>
<pin id="560" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_4 (phireg) "/>
</bind>
</comp>

<comp id="562" class="1004" name="p_4_phi_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="1"/>
<pin id="564" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="565" dir="0" index="2" bw="16" slack="0"/>
<pin id="566" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="567" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_4/2 "/>
</bind>
</comp>

<comp id="569" class="1005" name="p_5_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="13" slack="1"/>
<pin id="571" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="p_5 (phireg) "/>
</bind>
</comp>

<comp id="573" class="1004" name="p_5_phi_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="13" slack="0"/>
<pin id="575" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="576" dir="0" index="2" bw="1" slack="1"/>
<pin id="577" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="578" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_5/5 "/>
</bind>
</comp>

<comp id="580" class="1005" name="p_6_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="7" slack="1"/>
<pin id="582" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_6 (phireg) "/>
</bind>
</comp>

<comp id="584" class="1004" name="p_6_phi_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="7" slack="0"/>
<pin id="586" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="587" dir="0" index="2" bw="1" slack="1"/>
<pin id="588" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="589" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_6/8 "/>
</bind>
</comp>

<comp id="591" class="1005" name="p_7_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="10" slack="1"/>
<pin id="593" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_7 (phireg) "/>
</bind>
</comp>

<comp id="595" class="1004" name="p_7_phi_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="10" slack="0"/>
<pin id="597" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="598" dir="0" index="2" bw="1" slack="1"/>
<pin id="599" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="600" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_7/11 "/>
</bind>
</comp>

<comp id="602" class="1005" name="p_0583_2_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="16" slack="1"/>
<pin id="604" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_0583_2 (phireg) "/>
</bind>
</comp>

<comp id="606" class="1004" name="p_0583_2_phi_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="1"/>
<pin id="608" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="609" dir="0" index="2" bw="16" slack="0"/>
<pin id="610" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="611" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0583_2/15 "/>
</bind>
</comp>

<comp id="613" class="1005" name="p_0579_2_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="10" slack="1"/>
<pin id="615" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_0579_2 (phireg) "/>
</bind>
</comp>

<comp id="617" class="1004" name="p_0579_2_phi_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="1"/>
<pin id="619" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="620" dir="0" index="2" bw="10" slack="0"/>
<pin id="621" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="622" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0579_2/15 "/>
</bind>
</comp>

<comp id="625" class="1005" name="p_8_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="16" slack="1"/>
<pin id="627" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_8 (phireg) "/>
</bind>
</comp>

<comp id="629" class="1004" name="p_8_phi_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="1"/>
<pin id="631" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="632" dir="0" index="2" bw="16" slack="0"/>
<pin id="633" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="634" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_8/15 "/>
</bind>
</comp>

<comp id="637" class="1004" name="grp_bin_conv_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="0" slack="0"/>
<pin id="639" dir="0" index="1" bw="64" slack="0"/>
<pin id="640" dir="0" index="2" bw="64" slack="0"/>
<pin id="641" dir="0" index="3" bw="16" slack="1"/>
<pin id="642" dir="0" index="4" bw="64" slack="0"/>
<pin id="643" dir="0" index="5" bw="64" slack="0"/>
<pin id="644" dir="0" index="6" bw="64" slack="0"/>
<pin id="645" dir="0" index="7" bw="64" slack="0"/>
<pin id="646" dir="0" index="8" bw="1" slack="9"/>
<pin id="647" dir="0" index="9" bw="1" slack="9"/>
<pin id="648" dir="0" index="10" bw="16" slack="9"/>
<pin id="649" dir="0" index="11" bw="16" slack="0"/>
<pin id="650" dir="0" index="12" bw="1" slack="2"/>
<pin id="651" dir="0" index="13" bw="2" slack="9"/>
<pin id="652" dir="0" index="14" bw="2" slack="9"/>
<pin id="653" dir="0" index="15" bw="16" slack="0"/>
<pin id="654" dir="0" index="16" bw="3" slack="0"/>
<pin id="655" dir="0" index="17" bw="64" slack="0"/>
<pin id="656" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_270/13 "/>
</bind>
</comp>

<comp id="667" class="1004" name="grp_fp_conv_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="0" slack="0"/>
<pin id="669" dir="0" index="1" bw="64" slack="0"/>
<pin id="670" dir="0" index="2" bw="64" slack="0"/>
<pin id="671" dir="0" index="3" bw="64" slack="0"/>
<pin id="672" dir="0" index="4" bw="64" slack="0"/>
<pin id="673" dir="0" index="5" bw="64" slack="0"/>
<pin id="674" dir="0" index="6" bw="64" slack="0"/>
<pin id="675" dir="0" index="7" bw="64" slack="0"/>
<pin id="676" dir="0" index="8" bw="1" slack="6"/>
<pin id="677" dir="0" index="9" bw="1" slack="6"/>
<pin id="678" dir="0" index="10" bw="1" slack="6"/>
<pin id="679" dir="0" index="11" bw="16" slack="0"/>
<pin id="680" dir="0" index="12" bw="16" slack="6"/>
<pin id="681" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_212/10 "/>
</bind>
</comp>

<comp id="691" class="1004" name="grp_bin_dense_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="0" slack="0"/>
<pin id="693" dir="0" index="1" bw="64" slack="0"/>
<pin id="694" dir="0" index="2" bw="64" slack="0"/>
<pin id="695" dir="0" index="3" bw="64" slack="0"/>
<pin id="696" dir="0" index="4" bw="64" slack="0"/>
<pin id="697" dir="0" index="5" bw="64" slack="0"/>
<pin id="698" dir="0" index="6" bw="64" slack="0"/>
<pin id="699" dir="0" index="7" bw="64" slack="0"/>
<pin id="700" dir="0" index="8" bw="2" slack="6"/>
<pin id="701" dir="0" index="9" bw="1" slack="6"/>
<pin id="702" dir="0" index="10" bw="1" slack="6"/>
<pin id="703" dir="0" index="11" bw="16" slack="0"/>
<pin id="704" dir="0" index="12" bw="16" slack="6"/>
<pin id="705" dir="0" index="13" bw="16" slack="6"/>
<pin id="706" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_209/10 "/>
</bind>
</comp>

<comp id="715" class="1004" name="grp_load_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="16" slack="0"/>
<pin id="717" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 kh_index_V_load_2/11 kh_index_V_load/11 t_V/14 "/>
</bind>
</comp>

<comp id="719" class="1004" name="grp_load_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="16" slack="0"/>
<pin id="721" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o_index_V_load_2/10 o_index_V_load/10 o_index_V_load_3/11 o_index_V_load_1/11 o_index_V_load_4/13 t_V_1/14 "/>
</bind>
</comp>

<comp id="726" class="1004" name="grp_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="16" slack="0"/>
<pin id="728" dir="0" index="1" bw="16" slack="7"/>
<pin id="729" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_19/11 tmp_18/11 "/>
</bind>
</comp>

<comp id="731" class="1004" name="grp_store_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="16" slack="0"/>
<pin id="733" dir="0" index="1" bw="16" slack="0"/>
<pin id="734" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_216/11 StgValue_238/11 "/>
</bind>
</comp>

<comp id="737" class="1005" name="reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="16" slack="1"/>
<pin id="739" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="o_index_V_load_2 o_index_V_load "/>
</bind>
</comp>

<comp id="743" class="1004" name="layer_type_V_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="2" slack="0"/>
<pin id="745" dir="0" index="1" bw="3" slack="0"/>
<pin id="746" dir="0" index="2" bw="1" slack="0"/>
<pin id="747" dir="0" index="3" bw="3" slack="0"/>
<pin id="748" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="layer_type_V/1 "/>
</bind>
</comp>

<comp id="753" class="1004" name="tmp_32_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="3" slack="0"/>
<pin id="755" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_32/1 "/>
</bind>
</comp>

<comp id="757" class="1004" name="tmp_33_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="16" slack="0"/>
<pin id="759" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_33/1 "/>
</bind>
</comp>

<comp id="762" class="1004" name="p_Result_s_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="0"/>
<pin id="764" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="766" class="1004" name="StgValue_48_store_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1" slack="0"/>
<pin id="768" dir="0" index="1" bw="16" slack="0"/>
<pin id="769" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_48/1 "/>
</bind>
</comp>

<comp id="772" class="1004" name="StgValue_50_store_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="1" slack="0"/>
<pin id="774" dir="0" index="1" bw="16" slack="0"/>
<pin id="775" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_50/1 "/>
</bind>
</comp>

<comp id="778" class="1004" name="StgValue_51_store_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="1" slack="0"/>
<pin id="780" dir="0" index="1" bw="16" slack="0"/>
<pin id="781" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_51/1 "/>
</bind>
</comp>

<comp id="784" class="1004" name="d_o_idx_V_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="1" slack="0"/>
<pin id="786" dir="0" index="1" bw="1" slack="0"/>
<pin id="787" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="d_o_idx_V/1 "/>
</bind>
</comp>

<comp id="790" class="1004" name="tmp_s_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="3" slack="0"/>
<pin id="792" dir="0" index="1" bw="2" slack="0"/>
<pin id="793" dir="0" index="2" bw="1" slack="0"/>
<pin id="794" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="798" class="1004" name="tmp_cast1_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="3" slack="0"/>
<pin id="800" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast1/1 "/>
</bind>
</comp>

<comp id="802" class="1004" name="tmp_cast_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="3" slack="0"/>
<pin id="804" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/1 "/>
</bind>
</comp>

<comp id="806" class="1004" name="words_per_image_V_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="1" slack="0"/>
<pin id="808" dir="0" index="1" bw="3" slack="0"/>
<pin id="809" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="words_per_image_V/1 "/>
</bind>
</comp>

<comp id="812" class="1004" name="tmp_3_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="2" slack="0"/>
<pin id="814" dir="0" index="1" bw="1" slack="0"/>
<pin id="815" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="818" class="1004" name="tmp_4_cast_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="5" slack="0"/>
<pin id="820" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast/1 "/>
</bind>
</comp>

<comp id="822" class="1004" name="tmp_5_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="2" slack="0"/>
<pin id="824" dir="0" index="1" bw="1" slack="0"/>
<pin id="825" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="828" class="1004" name="exitcond1_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="16" slack="0"/>
<pin id="830" dir="0" index="1" bw="16" slack="1"/>
<pin id="831" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="833" class="1004" name="i_V_2_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="16" slack="0"/>
<pin id="835" dir="0" index="1" bw="1" slack="0"/>
<pin id="836" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V_2/2 "/>
</bind>
</comp>

<comp id="839" class="1004" name="r_V_10_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="16" slack="0"/>
<pin id="841" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="r_V_10/2 "/>
</bind>
</comp>

<comp id="843" class="1004" name="r_V_6_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="15" slack="0"/>
<pin id="845" dir="0" index="1" bw="16" slack="0"/>
<pin id="846" dir="0" index="2" bw="1" slack="0"/>
<pin id="847" dir="0" index="3" bw="5" slack="0"/>
<pin id="848" dir="1" index="4" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_6/2 "/>
</bind>
</comp>

<comp id="853" class="1004" name="tmp_14_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="16" slack="0"/>
<pin id="855" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="858" class="1004" name="tmp_38_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="16" slack="0"/>
<pin id="860" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_38/2 "/>
</bind>
</comp>

<comp id="862" class="1004" name="tmp_12_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="16" slack="0"/>
<pin id="864" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="867" class="1004" name="tmp_37_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="1" slack="0"/>
<pin id="869" dir="0" index="1" bw="16" slack="0"/>
<pin id="870" dir="0" index="2" bw="5" slack="0"/>
<pin id="871" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_37/2 "/>
</bind>
</comp>

<comp id="875" class="1004" name="r_V_s_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="15" slack="0"/>
<pin id="877" dir="0" index="1" bw="16" slack="0"/>
<pin id="878" dir="0" index="2" bw="1" slack="0"/>
<pin id="879" dir="0" index="3" bw="5" slack="0"/>
<pin id="880" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_s/2 "/>
</bind>
</comp>

<comp id="885" class="1004" name="r_V_11_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="15" slack="0"/>
<pin id="887" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_11/2 "/>
</bind>
</comp>

<comp id="889" class="1004" name="r_V_2_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="15" slack="0"/>
<pin id="891" dir="0" index="1" bw="3" slack="1"/>
<pin id="892" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_2/2 "/>
</bind>
</comp>

<comp id="894" class="1004" name="lhs_V_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="16" slack="0"/>
<pin id="896" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V/2 "/>
</bind>
</comp>

<comp id="898" class="1004" name="rhs_V_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="10" slack="0"/>
<pin id="900" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V/2 "/>
</bind>
</comp>

<comp id="902" class="1004" name="r_V_3_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="10" slack="0"/>
<pin id="904" dir="0" index="1" bw="16" slack="0"/>
<pin id="905" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_3/2 "/>
</bind>
</comp>

<comp id="908" class="1004" name="tmp_4_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="16" slack="0"/>
<pin id="910" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="913" class="1004" name="tmp_35_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="16" slack="0"/>
<pin id="915" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_35/2 "/>
</bind>
</comp>

<comp id="917" class="1004" name="img_off_V_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="10" slack="0"/>
<pin id="919" dir="0" index="1" bw="1" slack="0"/>
<pin id="920" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="img_off_V/2 "/>
</bind>
</comp>

<comp id="923" class="1004" name="tmp_34_cast_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="10" slack="0"/>
<pin id="925" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_34_cast/2 "/>
</bind>
</comp>

<comp id="927" class="1004" name="tmp_24_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="10" slack="0"/>
<pin id="929" dir="0" index="1" bw="5" slack="1"/>
<pin id="930" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_24/2 "/>
</bind>
</comp>

<comp id="932" class="1004" name="img_idx_V_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="16" slack="0"/>
<pin id="934" dir="0" index="1" bw="1" slack="0"/>
<pin id="935" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="img_idx_V/2 "/>
</bind>
</comp>

<comp id="938" class="1004" name="p_s_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="1" slack="0"/>
<pin id="940" dir="0" index="1" bw="16" slack="0"/>
<pin id="941" dir="0" index="2" bw="16" slack="0"/>
<pin id="942" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/2 "/>
</bind>
</comp>

<comp id="946" class="1004" name="p_s_42_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="1" slack="0"/>
<pin id="948" dir="0" index="1" bw="1" slack="0"/>
<pin id="949" dir="0" index="2" bw="10" slack="0"/>
<pin id="950" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s_42/2 "/>
</bind>
</comp>

<comp id="954" class="1004" name="tmp_13_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="15" slack="1"/>
<pin id="956" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13/3 "/>
</bind>
</comp>

<comp id="961" class="1004" name="tmp_11_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="10" slack="1"/>
<pin id="963" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="968" class="1004" name="tmp_2_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="17" slack="1"/>
<pin id="970" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="975" class="1004" name="tmp_6_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="13" slack="0"/>
<pin id="977" dir="0" index="1" bw="13" slack="0"/>
<pin id="978" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="981" class="1004" name="i_V_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="13" slack="0"/>
<pin id="983" dir="0" index="1" bw="1" slack="0"/>
<pin id="984" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/5 "/>
</bind>
</comp>

<comp id="987" class="1004" name="r_V_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="12" slack="0"/>
<pin id="989" dir="0" index="1" bw="13" slack="0"/>
<pin id="990" dir="0" index="2" bw="1" slack="0"/>
<pin id="991" dir="0" index="3" bw="5" slack="0"/>
<pin id="992" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V/5 "/>
</bind>
</comp>

<comp id="997" class="1004" name="tmp_10_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="13" slack="0"/>
<pin id="999" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="tmp_36_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="13" slack="0"/>
<pin id="1004" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_36/5 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="tmp_1_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="12" slack="1"/>
<pin id="1008" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="tmp_9_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="7" slack="0"/>
<pin id="1013" dir="0" index="1" bw="7" slack="0"/>
<pin id="1014" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/8 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="i_V_1_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="7" slack="0"/>
<pin id="1019" dir="0" index="1" bw="1" slack="0"/>
<pin id="1020" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V_1/8 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="tmp_16_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="7" slack="0"/>
<pin id="1025" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16/8 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="tmp_25_cast_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="10" slack="0"/>
<pin id="1030" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_25_cast/11 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="tmp_20_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="10" slack="0"/>
<pin id="1034" dir="0" index="1" bw="16" slack="7"/>
<pin id="1035" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_20/11 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="i_V_3_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="10" slack="0"/>
<pin id="1039" dir="0" index="1" bw="1" slack="0"/>
<pin id="1040" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V_3/11 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="r_V_8_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="14" slack="0"/>
<pin id="1045" dir="0" index="1" bw="16" slack="0"/>
<pin id="1046" dir="0" index="2" bw="3" slack="0"/>
<pin id="1047" dir="0" index="3" bw="5" slack="0"/>
<pin id="1048" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_8/11 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="tmp_i_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="14" slack="0"/>
<pin id="1055" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i/11 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="off_V_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="16" slack="0"/>
<pin id="1060" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="off_V/11 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="this_assign_1_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="10" slack="0"/>
<pin id="1064" dir="0" index="1" bw="1" slack="0"/>
<pin id="1065" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="this_assign_1/11 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="tmp_17_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="16" slack="0"/>
<pin id="1070" dir="0" index="1" bw="16" slack="7"/>
<pin id="1071" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_17/11 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="StgValue_235_store_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="16" slack="0"/>
<pin id="1075" dir="0" index="1" bw="16" slack="0"/>
<pin id="1076" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_235/11 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="tmp_25_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="2" slack="7"/>
<pin id="1081" dir="0" index="1" bw="2" slack="0"/>
<pin id="1082" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_25/11 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="sf_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="3" slack="0"/>
<pin id="1086" dir="0" index="1" bw="5" slack="7"/>
<pin id="1087" dir="0" index="2" bw="3" slack="0"/>
<pin id="1088" dir="0" index="3" bw="4" slack="0"/>
<pin id="1089" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sf/11 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="tmp_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="3" slack="0"/>
<pin id="1095" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/11 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="words_per_out_V_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="1" slack="0"/>
<pin id="1099" dir="0" index="1" bw="5" slack="7"/>
<pin id="1100" dir="0" index="2" bw="3" slack="0"/>
<pin id="1101" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="words_per_out_V/11 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="rhs_V_1_cast_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="5" slack="0"/>
<pin id="1106" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_1_cast/11 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="tmp_32_cast_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="5" slack="0"/>
<pin id="1110" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_32_cast/11 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="tmp_55_not_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="2" slack="7"/>
<pin id="1114" dir="0" index="1" bw="1" slack="0"/>
<pin id="1115" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_55_not/11 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="brmerge_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="1" slack="0"/>
<pin id="1119" dir="0" index="1" bw="1" slack="0"/>
<pin id="1120" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/11 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="tmp_41_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="1" slack="0"/>
<pin id="1125" dir="0" index="1" bw="3" slack="7"/>
<pin id="1126" dir="0" index="2" bw="3" slack="0"/>
<pin id="1127" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_41/11 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="brmerge_not_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="1" slack="0"/>
<pin id="1132" dir="0" index="1" bw="1" slack="0"/>
<pin id="1133" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="brmerge_not/11 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="brmerge1_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="1" slack="0"/>
<pin id="1138" dir="0" index="1" bw="1" slack="0"/>
<pin id="1139" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge1/11 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="tmp_42_i_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="2" slack="1"/>
<pin id="1144" dir="0" index="1" bw="1" slack="0"/>
<pin id="1145" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_42_i/12 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="loc_V_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="64" slack="0"/>
<pin id="1149" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V/12 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="tmp_43_i_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="2" slack="1"/>
<pin id="1153" dir="0" index="1" bw="1" slack="0"/>
<pin id="1154" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_43_i/12 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="loc_V_1_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="16" slack="0"/>
<pin id="1158" dir="0" index="1" bw="64" slack="0"/>
<pin id="1159" dir="0" index="2" bw="6" slack="0"/>
<pin id="1160" dir="0" index="3" bw="6" slack="0"/>
<pin id="1161" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V_1/12 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="tmp_44_i_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="2" slack="1"/>
<pin id="1168" dir="0" index="1" bw="2" slack="0"/>
<pin id="1169" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_44_i/12 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="loc_V_2_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="16" slack="0"/>
<pin id="1173" dir="0" index="1" bw="64" slack="0"/>
<pin id="1174" dir="0" index="2" bw="7" slack="0"/>
<pin id="1175" dir="0" index="3" bw="7" slack="0"/>
<pin id="1176" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V_2/12 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="loc_V_3_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="16" slack="0"/>
<pin id="1183" dir="0" index="1" bw="64" slack="0"/>
<pin id="1184" dir="0" index="2" bw="7" slack="0"/>
<pin id="1185" dir="0" index="3" bw="7" slack="0"/>
<pin id="1186" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V_3/12 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="sel_tmp1_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="1" slack="0"/>
<pin id="1193" dir="0" index="1" bw="1" slack="0"/>
<pin id="1194" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp1/12 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="sel_tmp2_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="1" slack="0"/>
<pin id="1199" dir="0" index="1" bw="1" slack="0"/>
<pin id="1200" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/12 "/>
</bind>
</comp>

<comp id="1203" class="1004" name="sel_tmp6_demorgan_fu_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="1" slack="0"/>
<pin id="1205" dir="0" index="1" bw="1" slack="0"/>
<pin id="1206" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp6_demorgan/12 "/>
</bind>
</comp>

<comp id="1209" class="1004" name="sel_tmp6_fu_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="1" slack="0"/>
<pin id="1211" dir="0" index="1" bw="1" slack="0"/>
<pin id="1212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp6/12 "/>
</bind>
</comp>

<comp id="1215" class="1004" name="sel_tmp7_fu_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="1" slack="0"/>
<pin id="1217" dir="0" index="1" bw="1" slack="0"/>
<pin id="1218" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp7/12 "/>
</bind>
</comp>

<comp id="1221" class="1004" name="newSel_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="1" slack="0"/>
<pin id="1223" dir="0" index="1" bw="16" slack="0"/>
<pin id="1224" dir="0" index="2" bw="16" slack="0"/>
<pin id="1225" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel/12 "/>
</bind>
</comp>

<comp id="1229" class="1004" name="or_cond_fu_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="1" slack="0"/>
<pin id="1231" dir="0" index="1" bw="1" slack="0"/>
<pin id="1232" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/12 "/>
</bind>
</comp>

<comp id="1235" class="1004" name="newSel1_fu_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="1" slack="0"/>
<pin id="1237" dir="0" index="1" bw="16" slack="0"/>
<pin id="1238" dir="0" index="2" bw="16" slack="0"/>
<pin id="1239" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel1/12 "/>
</bind>
</comp>

<comp id="1243" class="1004" name="nc_V_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="1" slack="0"/>
<pin id="1245" dir="0" index="1" bw="16" slack="0"/>
<pin id="1246" dir="0" index="2" bw="16" slack="0"/>
<pin id="1247" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nc_V/12 "/>
</bind>
</comp>

<comp id="1251" class="1004" name="tmp_22_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="1" slack="0"/>
<pin id="1253" dir="0" index="1" bw="16" slack="0"/>
<pin id="1254" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_22/14 "/>
</bind>
</comp>

<comp id="1257" class="1004" name="StgValue_277_store_fu_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="16" slack="0"/>
<pin id="1259" dir="0" index="1" bw="16" slack="0"/>
<pin id="1260" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_277/14 "/>
</bind>
</comp>

<comp id="1263" class="1004" name="tmp_23_fu_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="1" slack="0"/>
<pin id="1265" dir="0" index="1" bw="16" slack="0"/>
<pin id="1266" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_23/14 "/>
</bind>
</comp>

<comp id="1269" class="1004" name="StgValue_280_store_fu_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="16" slack="0"/>
<pin id="1271" dir="0" index="1" bw="16" slack="0"/>
<pin id="1272" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_280/14 "/>
</bind>
</comp>

<comp id="1275" class="1004" name="exitcond_fu_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="16" slack="0"/>
<pin id="1277" dir="0" index="1" bw="16" slack="8"/>
<pin id="1278" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/15 "/>
</bind>
</comp>

<comp id="1280" class="1004" name="i_V_4_fu_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="16" slack="0"/>
<pin id="1282" dir="0" index="1" bw="1" slack="0"/>
<pin id="1283" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V_4/15 "/>
</bind>
</comp>

<comp id="1286" class="1004" name="r_V_1_fu_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="15" slack="0"/>
<pin id="1288" dir="0" index="1" bw="16" slack="0"/>
<pin id="1289" dir="0" index="2" bw="1" slack="0"/>
<pin id="1290" dir="0" index="3" bw="5" slack="0"/>
<pin id="1291" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_1/15 "/>
</bind>
</comp>

<comp id="1296" class="1004" name="lhs_V_1_cast_fu_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="15" slack="0"/>
<pin id="1298" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_1_cast/15 "/>
</bind>
</comp>

<comp id="1300" class="1004" name="tmp_43_fu_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="16" slack="0"/>
<pin id="1302" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_43/15 "/>
</bind>
</comp>

<comp id="1304" class="1004" name="img_off_V_1_fu_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="10" slack="0"/>
<pin id="1306" dir="0" index="1" bw="1" slack="0"/>
<pin id="1307" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="img_off_V_1/15 "/>
</bind>
</comp>

<comp id="1310" class="1004" name="tmp_40_cast_fu_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="10" slack="0"/>
<pin id="1312" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_40_cast/15 "/>
</bind>
</comp>

<comp id="1314" class="1004" name="tmp_31_fu_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="10" slack="0"/>
<pin id="1316" dir="0" index="1" bw="5" slack="1"/>
<pin id="1317" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_31/15 "/>
</bind>
</comp>

<comp id="1319" class="1004" name="img_idx_V_1_fu_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="16" slack="0"/>
<pin id="1321" dir="0" index="1" bw="1" slack="0"/>
<pin id="1322" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="img_idx_V_1/15 "/>
</bind>
</comp>

<comp id="1325" class="1004" name="p_0583_2_46_fu_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="1" slack="0"/>
<pin id="1327" dir="0" index="1" bw="16" slack="0"/>
<pin id="1328" dir="0" index="2" bw="16" slack="0"/>
<pin id="1329" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_0583_2_46/15 "/>
</bind>
</comp>

<comp id="1333" class="1004" name="p_3_fu_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="1" slack="0"/>
<pin id="1335" dir="0" index="1" bw="1" slack="0"/>
<pin id="1336" dir="0" index="2" bw="10" slack="0"/>
<pin id="1337" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_3/15 "/>
</bind>
</comp>

<comp id="1341" class="1004" name="rhs_V_2_cast_fu_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="10" slack="1"/>
<pin id="1343" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_2_cast/16 "/>
</bind>
</comp>

<comp id="1345" class="1004" name="tmp_30_fu_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="20" slack="1"/>
<pin id="1347" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_30/17 "/>
</bind>
</comp>

<comp id="1352" class="1004" name="r_V_7_fu_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="15" slack="0"/>
<pin id="1354" dir="0" index="1" bw="16" slack="2"/>
<pin id="1355" dir="0" index="2" bw="1" slack="0"/>
<pin id="1356" dir="0" index="3" bw="5" slack="0"/>
<pin id="1357" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_7/17 "/>
</bind>
</comp>

<comp id="1362" class="1004" name="tmp_28_fu_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="15" slack="0"/>
<pin id="1364" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28/17 "/>
</bind>
</comp>

<comp id="1370" class="1004" name="sel_tmp4_fu_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="1" slack="3"/>
<pin id="1372" dir="0" index="1" bw="1" slack="0"/>
<pin id="1373" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp4/18 "/>
</bind>
</comp>

<comp id="1375" class="1004" name="sel_tmp5_fu_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="1" slack="11"/>
<pin id="1377" dir="0" index="1" bw="1" slack="0"/>
<pin id="1378" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp5/18 "/>
</bind>
</comp>

<comp id="1380" class="1004" name="sel_tmp8_fu_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="1" slack="3"/>
<pin id="1382" dir="0" index="1" bw="1" slack="11"/>
<pin id="1383" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp8/18 "/>
</bind>
</comp>

<comp id="1384" class="1004" name="newSel6_fu_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="1" slack="0"/>
<pin id="1386" dir="0" index="1" bw="64" slack="0"/>
<pin id="1387" dir="0" index="2" bw="64" slack="0"/>
<pin id="1388" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel6/18 "/>
</bind>
</comp>

<comp id="1392" class="1004" name="newSel7_fu_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="1" slack="0"/>
<pin id="1394" dir="0" index="1" bw="64" slack="0"/>
<pin id="1395" dir="0" index="2" bw="64" slack="0"/>
<pin id="1396" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel7/18 "/>
</bind>
</comp>

<comp id="1400" class="1004" name="newSel8_fu_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="1" slack="3"/>
<pin id="1402" dir="0" index="1" bw="64" slack="0"/>
<pin id="1403" dir="0" index="2" bw="64" slack="0"/>
<pin id="1404" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel8/18 "/>
</bind>
</comp>

<comp id="1407" class="1004" name="tmp_42_fu_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="16" slack="3"/>
<pin id="1409" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_42/18 "/>
</bind>
</comp>

<comp id="1411" class="1004" name="sel_tmp9_fu_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="1" slack="0"/>
<pin id="1413" dir="0" index="1" bw="1" slack="0"/>
<pin id="1414" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp9/18 "/>
</bind>
</comp>

<comp id="1417" class="1004" name="sel_tmp_fu_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="1" slack="11"/>
<pin id="1419" dir="0" index="1" bw="1" slack="0"/>
<pin id="1420" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp/18 "/>
</bind>
</comp>

<comp id="1422" class="1004" name="sel_tmp3_fu_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="1" slack="0"/>
<pin id="1424" dir="0" index="1" bw="1" slack="11"/>
<pin id="1425" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp3/18 "/>
</bind>
</comp>

<comp id="1427" class="1004" name="newSel3_fu_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="1" slack="0"/>
<pin id="1429" dir="0" index="1" bw="64" slack="0"/>
<pin id="1430" dir="0" index="2" bw="64" slack="0"/>
<pin id="1431" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel3/18 "/>
</bind>
</comp>

<comp id="1435" class="1004" name="newSel4_fu_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="1" slack="0"/>
<pin id="1437" dir="0" index="1" bw="64" slack="0"/>
<pin id="1438" dir="0" index="2" bw="64" slack="0"/>
<pin id="1439" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel4/18 "/>
</bind>
</comp>

<comp id="1443" class="1004" name="newSel5_fu_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="1" slack="0"/>
<pin id="1445" dir="0" index="1" bw="64" slack="0"/>
<pin id="1446" dir="0" index="2" bw="64" slack="0"/>
<pin id="1447" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel5/18 "/>
</bind>
</comp>

<comp id="1451" class="1004" name="tmp_29_fu_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="16" slack="4"/>
<pin id="1453" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_29/19 "/>
</bind>
</comp>

<comp id="1456" class="1004" name="tmp_27_fu_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="16" slack="4"/>
<pin id="1458" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_27/19 "/>
</bind>
</comp>

<comp id="1461" class="1007" name="grp_fu_1461">
<pin_list>
<pin id="1462" dir="0" index="0" bw="15" slack="0"/>
<pin id="1463" dir="0" index="1" bw="5" slack="1"/>
<pin id="1464" dir="0" index="2" bw="10" slack="0"/>
<pin id="1465" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_5/15 r_V_9/16 "/>
</bind>
</comp>

<comp id="1468" class="1005" name="norm_mode_V_read_reg_1468">
<pin_list>
<pin id="1469" dir="0" index="0" bw="2" slack="7"/>
<pin id="1470" dir="1" index="1" bw="2" slack="7"/>
</pin_list>
<bind>
<opset="norm_mode_V_read "/>
</bind>
</comp>

<comp id="1474" class="1005" name="width_mode_V_read_reg_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="2" slack="7"/>
<pin id="1476" dir="1" index="1" bw="2" slack="7"/>
</pin_list>
<bind>
<opset="width_mode_V_read "/>
</bind>
</comp>

<comp id="1480" class="1005" name="dmem_mode_V_read_reg_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="1" slack="1"/>
<pin id="1482" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="dmem_mode_V_read "/>
</bind>
</comp>

<comp id="1489" class="1005" name="layer_mode_V_read_reg_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="3" slack="7"/>
<pin id="1491" dir="1" index="1" bw="3" slack="7"/>
</pin_list>
<bind>
<opset="layer_mode_V_read "/>
</bind>
</comp>

<comp id="1494" class="1005" name="output_words_V_read_reg_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="16" slack="8"/>
<pin id="1496" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opset="output_words_V_read "/>
</bind>
</comp>

<comp id="1499" class="1005" name="input_words_V_read_reg_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="16" slack="1"/>
<pin id="1501" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_words_V_read "/>
</bind>
</comp>

<comp id="1504" class="1005" name="n_outputs_V_read_reg_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="16" slack="6"/>
<pin id="1506" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="n_outputs_V_read "/>
</bind>
</comp>

<comp id="1513" class="1005" name="n_inputs_V_read_reg_1513">
<pin_list>
<pin id="1514" dir="0" index="0" bw="16" slack="6"/>
<pin id="1515" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="n_inputs_V_read "/>
</bind>
</comp>

<comp id="1519" class="1005" name="layer_type_V_reg_1519">
<pin_list>
<pin id="1520" dir="0" index="0" bw="2" slack="6"/>
<pin id="1521" dir="1" index="1" bw="2" slack="6"/>
</pin_list>
<bind>
<opset="layer_type_V "/>
</bind>
</comp>

<comp id="1527" class="1005" name="d_o_idx_V_reg_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="1" slack="6"/>
<pin id="1529" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="d_o_idx_V "/>
</bind>
</comp>

<comp id="1536" class="1005" name="tmp_cast1_reg_1536">
<pin_list>
<pin id="1537" dir="0" index="0" bw="16" slack="1"/>
<pin id="1538" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_cast1 "/>
</bind>
</comp>

<comp id="1541" class="1005" name="words_per_image_V_reg_1541">
<pin_list>
<pin id="1542" dir="0" index="0" bw="5" slack="7"/>
<pin id="1543" dir="1" index="1" bw="5" slack="7"/>
</pin_list>
<bind>
<opset="words_per_image_V "/>
</bind>
</comp>

<comp id="1547" class="1005" name="tmp_3_reg_1547">
<pin_list>
<pin id="1548" dir="0" index="0" bw="1" slack="1"/>
<pin id="1549" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1551" class="1005" name="tmp_4_cast_reg_1551">
<pin_list>
<pin id="1552" dir="0" index="0" bw="11" slack="1"/>
<pin id="1553" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_cast "/>
</bind>
</comp>

<comp id="1556" class="1005" name="tmp_5_reg_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="1" slack="1"/>
<pin id="1558" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1560" class="1005" name="exitcond1_reg_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="1" slack="1"/>
<pin id="1562" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="1564" class="1005" name="i_V_2_reg_1564">
<pin_list>
<pin id="1565" dir="0" index="0" bw="16" slack="0"/>
<pin id="1566" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i_V_2 "/>
</bind>
</comp>

<comp id="1569" class="1005" name="r_V_10_reg_1569">
<pin_list>
<pin id="1570" dir="0" index="0" bw="10" slack="1"/>
<pin id="1571" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_V_10 "/>
</bind>
</comp>

<comp id="1574" class="1005" name="r_V_6_reg_1574">
<pin_list>
<pin id="1575" dir="0" index="0" bw="15" slack="1"/>
<pin id="1576" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="r_V_6 "/>
</bind>
</comp>

<comp id="1579" class="1005" name="dmem_i_V_addr_2_reg_1579">
<pin_list>
<pin id="1580" dir="0" index="0" bw="11" slack="1"/>
<pin id="1581" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="dmem_i_V_addr_2 "/>
</bind>
</comp>

<comp id="1584" class="1005" name="tmp_38_reg_1584">
<pin_list>
<pin id="1585" dir="0" index="0" bw="1" slack="1"/>
<pin id="1586" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_38 "/>
</bind>
</comp>

<comp id="1588" class="1005" name="dmem_i_V_addr_1_reg_1588">
<pin_list>
<pin id="1589" dir="0" index="0" bw="11" slack="1"/>
<pin id="1590" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="dmem_i_V_addr_1 "/>
</bind>
</comp>

<comp id="1593" class="1005" name="tmp_37_reg_1593">
<pin_list>
<pin id="1594" dir="0" index="0" bw="1" slack="1"/>
<pin id="1595" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_37 "/>
</bind>
</comp>

<comp id="1597" class="1005" name="r_V_3_reg_1597">
<pin_list>
<pin id="1598" dir="0" index="0" bw="17" slack="1"/>
<pin id="1599" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="r_V_3 "/>
</bind>
</comp>

<comp id="1602" class="1005" name="dmem_i_V_addr_reg_1602">
<pin_list>
<pin id="1603" dir="0" index="0" bw="11" slack="1"/>
<pin id="1604" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="dmem_i_V_addr "/>
</bind>
</comp>

<comp id="1607" class="1005" name="tmp_35_reg_1607">
<pin_list>
<pin id="1608" dir="0" index="0" bw="1" slack="1"/>
<pin id="1609" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_35 "/>
</bind>
</comp>

<comp id="1611" class="1005" name="p_s_reg_1611">
<pin_list>
<pin id="1612" dir="0" index="0" bw="16" slack="0"/>
<pin id="1613" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="p_s "/>
</bind>
</comp>

<comp id="1616" class="1005" name="p_s_42_reg_1616">
<pin_list>
<pin id="1617" dir="0" index="0" bw="10" slack="0"/>
<pin id="1618" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="p_s_42 "/>
</bind>
</comp>

<comp id="1621" class="1005" name="tmp_6_reg_1621">
<pin_list>
<pin id="1622" dir="0" index="0" bw="1" slack="1"/>
<pin id="1623" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1625" class="1005" name="i_V_reg_1625">
<pin_list>
<pin id="1626" dir="0" index="0" bw="13" slack="0"/>
<pin id="1627" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="1630" class="1005" name="r_V_reg_1630">
<pin_list>
<pin id="1631" dir="0" index="0" bw="12" slack="1"/>
<pin id="1632" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="1635" class="1005" name="wt_i_V_addr_reg_1635">
<pin_list>
<pin id="1636" dir="0" index="0" bw="13" slack="1"/>
<pin id="1637" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="wt_i_V_addr "/>
</bind>
</comp>

<comp id="1640" class="1005" name="tmp_36_reg_1640">
<pin_list>
<pin id="1641" dir="0" index="0" bw="1" slack="1"/>
<pin id="1642" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

<comp id="1644" class="1005" name="tmp_9_reg_1644">
<pin_list>
<pin id="1645" dir="0" index="0" bw="1" slack="1"/>
<pin id="1646" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1648" class="1005" name="i_V_1_reg_1648">
<pin_list>
<pin id="1649" dir="0" index="0" bw="7" slack="0"/>
<pin id="1650" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_V_1 "/>
</bind>
</comp>

<comp id="1653" class="1005" name="tmp_16_reg_1653">
<pin_list>
<pin id="1654" dir="0" index="0" bw="64" slack="1"/>
<pin id="1655" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="1658" class="1005" name="kh_i_V_addr_reg_1658">
<pin_list>
<pin id="1659" dir="0" index="0" bw="6" slack="1"/>
<pin id="1660" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="kh_i_V_addr "/>
</bind>
</comp>

<comp id="1663" class="1005" name="tmp_20_reg_1663">
<pin_list>
<pin id="1664" dir="0" index="0" bw="1" slack="1"/>
<pin id="1665" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="1667" class="1005" name="i_V_3_reg_1667">
<pin_list>
<pin id="1668" dir="0" index="0" bw="10" slack="0"/>
<pin id="1669" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_V_3 "/>
</bind>
</comp>

<comp id="1672" class="1005" name="kh_mem_V_addr_1_reg_1672">
<pin_list>
<pin id="1673" dir="0" index="0" bw="6" slack="1"/>
<pin id="1674" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="kh_mem_V_addr_1 "/>
</bind>
</comp>

<comp id="1677" class="1005" name="off_V_reg_1677">
<pin_list>
<pin id="1678" dir="0" index="0" bw="2" slack="1"/>
<pin id="1679" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="off_V "/>
</bind>
</comp>

<comp id="1684" class="1005" name="this_assign_1_reg_1684">
<pin_list>
<pin id="1685" dir="0" index="0" bw="1" slack="2"/>
<pin id="1686" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="this_assign_1 "/>
</bind>
</comp>

<comp id="1689" class="1005" name="rhs_V_1_cast_reg_1689">
<pin_list>
<pin id="1690" dir="0" index="0" bw="20" slack="1"/>
<pin id="1691" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="rhs_V_1_cast "/>
</bind>
</comp>

<comp id="1694" class="1005" name="tmp_32_cast_reg_1694">
<pin_list>
<pin id="1695" dir="0" index="0" bw="11" slack="1"/>
<pin id="1696" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_32_cast "/>
</bind>
</comp>

<comp id="1699" class="1005" name="brmerge1_reg_1699">
<pin_list>
<pin id="1700" dir="0" index="0" bw="1" slack="1"/>
<pin id="1701" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="brmerge1 "/>
</bind>
</comp>

<comp id="1703" class="1005" name="nc_V_reg_1703">
<pin_list>
<pin id="1704" dir="0" index="0" bw="16" slack="1"/>
<pin id="1705" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="nc_V "/>
</bind>
</comp>

<comp id="1708" class="1005" name="o_index_V_load_4_reg_1708">
<pin_list>
<pin id="1709" dir="0" index="0" bw="16" slack="1"/>
<pin id="1710" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="o_index_V_load_4 "/>
</bind>
</comp>

<comp id="1713" class="1005" name="exitcond_reg_1713">
<pin_list>
<pin id="1714" dir="0" index="0" bw="1" slack="1"/>
<pin id="1715" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="1717" class="1005" name="i_V_4_reg_1717">
<pin_list>
<pin id="1718" dir="0" index="0" bw="16" slack="0"/>
<pin id="1719" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i_V_4 "/>
</bind>
</comp>

<comp id="1722" class="1005" name="lhs_V_1_cast_reg_1722">
<pin_list>
<pin id="1723" dir="0" index="0" bw="20" slack="1"/>
<pin id="1724" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="lhs_V_1_cast "/>
</bind>
</comp>

<comp id="1727" class="1005" name="tmp_43_reg_1727">
<pin_list>
<pin id="1728" dir="0" index="0" bw="1" slack="2"/>
<pin id="1729" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_43 "/>
</bind>
</comp>

<comp id="1734" class="1005" name="p_0583_2_46_reg_1734">
<pin_list>
<pin id="1735" dir="0" index="0" bw="16" slack="0"/>
<pin id="1736" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="p_0583_2_46 "/>
</bind>
</comp>

<comp id="1739" class="1005" name="p_3_reg_1739">
<pin_list>
<pin id="1740" dir="0" index="0" bw="10" slack="0"/>
<pin id="1741" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="p_3 "/>
</bind>
</comp>

<comp id="1744" class="1005" name="r_V_9_reg_1744">
<pin_list>
<pin id="1745" dir="0" index="0" bw="20" slack="1"/>
<pin id="1746" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="r_V_9 "/>
</bind>
</comp>

<comp id="1749" class="1005" name="dmem_V_0_0_addr_4_reg_1749">
<pin_list>
<pin id="1750" dir="0" index="0" bw="10" slack="1"/>
<pin id="1751" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dmem_V_0_0_addr_4 "/>
</bind>
</comp>

<comp id="1754" class="1005" name="dmem_V_0_1_addr_4_reg_1754">
<pin_list>
<pin id="1755" dir="0" index="0" bw="10" slack="1"/>
<pin id="1756" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dmem_V_0_1_addr_4 "/>
</bind>
</comp>

<comp id="1759" class="1005" name="dmem_V_1_0_addr_4_reg_1759">
<pin_list>
<pin id="1760" dir="0" index="0" bw="10" slack="1"/>
<pin id="1761" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dmem_V_1_0_addr_4 "/>
</bind>
</comp>

<comp id="1764" class="1005" name="dmem_V_1_1_addr_4_reg_1764">
<pin_list>
<pin id="1765" dir="0" index="0" bw="10" slack="1"/>
<pin id="1766" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dmem_V_1_1_addr_4 "/>
</bind>
</comp>

<comp id="1769" class="1005" name="dmem_V_0_0_addr_3_reg_1769">
<pin_list>
<pin id="1770" dir="0" index="0" bw="10" slack="1"/>
<pin id="1771" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dmem_V_0_0_addr_3 "/>
</bind>
</comp>

<comp id="1774" class="1005" name="dmem_V_0_1_addr_3_reg_1774">
<pin_list>
<pin id="1775" dir="0" index="0" bw="10" slack="1"/>
<pin id="1776" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dmem_V_0_1_addr_3 "/>
</bind>
</comp>

<comp id="1779" class="1005" name="dmem_V_1_0_addr_3_reg_1779">
<pin_list>
<pin id="1780" dir="0" index="0" bw="10" slack="1"/>
<pin id="1781" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dmem_V_1_0_addr_3 "/>
</bind>
</comp>

<comp id="1784" class="1005" name="dmem_V_1_1_addr_3_reg_1784">
<pin_list>
<pin id="1785" dir="0" index="0" bw="10" slack="1"/>
<pin id="1786" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dmem_V_1_1_addr_3 "/>
</bind>
</comp>

<comp id="1789" class="1005" name="newSel8_reg_1789">
<pin_list>
<pin id="1790" dir="0" index="0" bw="64" slack="1"/>
<pin id="1791" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="newSel8 "/>
</bind>
</comp>

<comp id="1794" class="1005" name="newSel5_reg_1794">
<pin_list>
<pin id="1795" dir="0" index="0" bw="64" slack="1"/>
<pin id="1796" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="newSel5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="182"><net_src comp="54" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="22" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="54" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="20" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="56" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="18" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="58" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="16" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="60" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="14" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="60" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="12" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="60" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="10" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="60" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="8" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="231"><net_src comp="4" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="110" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="237"><net_src comp="226" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="4" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="110" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="238" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="251"><net_src comp="4" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="110" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="246" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="259"><net_src comp="34" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="110" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="266"><net_src comp="36" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="110" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="273"><net_src comp="38" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="110" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="280"><net_src comp="40" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="110" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="286"><net_src comp="233" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="287"><net_src comp="254" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="233" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="293"><net_src comp="261" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="298"><net_src comp="233" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="299"><net_src comp="268" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="304"><net_src comp="233" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="305"><net_src comp="275" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="311"><net_src comp="34" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="110" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="318"><net_src comp="36" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="110" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="325"><net_src comp="38" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="110" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="332"><net_src comp="40" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="110" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="306" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="335"><net_src comp="313" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="336"><net_src comp="320" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="337"><net_src comp="327" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="343"><net_src comp="34" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="110" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="350"><net_src comp="36" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="110" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="357"><net_src comp="38" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="110" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="364"><net_src comp="40" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="110" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="338" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="367"><net_src comp="345" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="368"><net_src comp="352" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="369"><net_src comp="359" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="375"><net_src comp="0" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="110" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="381"><net_src comp="370" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="387"><net_src comp="30" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="110" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="394"><net_src comp="32" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="110" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="400"><net_src comp="377" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="401"><net_src comp="382" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="406"><net_src comp="377" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="407"><net_src comp="389" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="413"><net_src comp="2" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="110" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="419"><net_src comp="408" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="425"><net_src comp="28" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="110" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="431"><net_src comp="415" pin="2"/><net_sink comp="427" pin=1"/></net>

<net id="432"><net_src comp="420" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="438"><net_src comp="28" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="110" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="440"><net_src comp="433" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="446"><net_src comp="34" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="110" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="453"><net_src comp="36" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="110" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="460"><net_src comp="38" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="110" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="467"><net_src comp="40" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="110" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="448" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="470"><net_src comp="441" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="471"><net_src comp="462" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="472"><net_src comp="455" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="478"><net_src comp="34" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="110" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="485"><net_src comp="36" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="110" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="492"><net_src comp="38" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="110" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="499"><net_src comp="40" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="110" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="501"><net_src comp="480" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="502"><net_src comp="473" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="503"><net_src comp="494" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="504"><net_src comp="487" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="510"><net_src comp="6" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="511"><net_src comp="110" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="516"><net_src comp="505" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="522"><net_src comp="6" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="110" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="524"><net_src comp="517" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="534"><net_src comp="70" pin="0"/><net_sink comp="528" pin=2"/></net>

<net id="535"><net_src comp="528" pin="4"/><net_sink comp="525" pin=0"/></net>

<net id="539"><net_src comp="68" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="546"><net_src comp="536" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="550"><net_src comp="82" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="557"><net_src comp="547" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="561"><net_src comp="68" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="568"><net_src comp="558" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="572"><net_src comp="120" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="579"><net_src comp="569" pin="1"/><net_sink comp="573" pin=2"/></net>

<net id="583"><net_src comp="134" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="590"><net_src comp="580" pin="1"/><net_sink comp="584" pin=2"/></net>

<net id="594"><net_src comp="82" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="601"><net_src comp="591" pin="1"/><net_sink comp="595" pin=2"/></net>

<net id="605"><net_src comp="68" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="612"><net_src comp="602" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="616"><net_src comp="82" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="623"><net_src comp="613" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="624"><net_src comp="617" pin="4"/><net_sink comp="613" pin=0"/></net>

<net id="628"><net_src comp="68" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="635"><net_src comp="625" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="636"><net_src comp="629" pin="4"/><net_sink comp="625" pin=0"/></net>

<net id="657"><net_src comp="172" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="658"><net_src comp="30" pin="0"/><net_sink comp="637" pin=1"/></net>

<net id="659"><net_src comp="32" pin="0"/><net_sink comp="637" pin=2"/></net>

<net id="660"><net_src comp="34" pin="0"/><net_sink comp="637" pin=4"/></net>

<net id="661"><net_src comp="36" pin="0"/><net_sink comp="637" pin=5"/></net>

<net id="662"><net_src comp="38" pin="0"/><net_sink comp="637" pin=6"/></net>

<net id="663"><net_src comp="40" pin="0"/><net_sink comp="637" pin=7"/></net>

<net id="664"><net_src comp="42" pin="0"/><net_sink comp="637" pin=15"/></net>

<net id="665"><net_src comp="44" pin="0"/><net_sink comp="637" pin=16"/></net>

<net id="666"><net_src comp="46" pin="0"/><net_sink comp="637" pin=17"/></net>

<net id="682"><net_src comp="146" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="683"><net_src comp="30" pin="0"/><net_sink comp="667" pin=1"/></net>

<net id="684"><net_src comp="32" pin="0"/><net_sink comp="667" pin=2"/></net>

<net id="685"><net_src comp="28" pin="0"/><net_sink comp="667" pin=3"/></net>

<net id="686"><net_src comp="34" pin="0"/><net_sink comp="667" pin=4"/></net>

<net id="687"><net_src comp="36" pin="0"/><net_sink comp="667" pin=5"/></net>

<net id="688"><net_src comp="38" pin="0"/><net_sink comp="667" pin=6"/></net>

<net id="689"><net_src comp="40" pin="0"/><net_sink comp="667" pin=7"/></net>

<net id="690"><net_src comp="525" pin="1"/><net_sink comp="667" pin=10"/></net>

<net id="707"><net_src comp="144" pin="0"/><net_sink comp="691" pin=0"/></net>

<net id="708"><net_src comp="30" pin="0"/><net_sink comp="691" pin=1"/></net>

<net id="709"><net_src comp="32" pin="0"/><net_sink comp="691" pin=2"/></net>

<net id="710"><net_src comp="28" pin="0"/><net_sink comp="691" pin=3"/></net>

<net id="711"><net_src comp="34" pin="0"/><net_sink comp="691" pin=4"/></net>

<net id="712"><net_src comp="36" pin="0"/><net_sink comp="691" pin=5"/></net>

<net id="713"><net_src comp="38" pin="0"/><net_sink comp="691" pin=6"/></net>

<net id="714"><net_src comp="40" pin="0"/><net_sink comp="691" pin=7"/></net>

<net id="718"><net_src comp="24" pin="0"/><net_sink comp="715" pin=0"/></net>

<net id="722"><net_src comp="26" pin="0"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="691" pin=11"/></net>

<net id="724"><net_src comp="719" pin="1"/><net_sink comp="667" pin=11"/></net>

<net id="725"><net_src comp="719" pin="1"/><net_sink comp="637" pin=11"/></net>

<net id="730"><net_src comp="719" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="735"><net_src comp="726" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="26" pin="0"/><net_sink comp="731" pin=1"/></net>

<net id="740"><net_src comp="719" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="691" pin=11"/></net>

<net id="742"><net_src comp="737" pin="1"/><net_sink comp="667" pin=11"/></net>

<net id="749"><net_src comp="62" pin="0"/><net_sink comp="743" pin=0"/></net>

<net id="750"><net_src comp="196" pin="2"/><net_sink comp="743" pin=1"/></net>

<net id="751"><net_src comp="64" pin="0"/><net_sink comp="743" pin=2"/></net>

<net id="752"><net_src comp="66" pin="0"/><net_sink comp="743" pin=3"/></net>

<net id="756"><net_src comp="196" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="760"><net_src comp="715" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="765"><net_src comp="757" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="770"><net_src comp="762" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="24" pin="0"/><net_sink comp="766" pin=1"/></net>

<net id="776"><net_src comp="68" pin="0"/><net_sink comp="772" pin=0"/></net>

<net id="777"><net_src comp="24" pin="0"/><net_sink comp="772" pin=1"/></net>

<net id="782"><net_src comp="68" pin="0"/><net_sink comp="778" pin=0"/></net>

<net id="783"><net_src comp="26" pin="0"/><net_sink comp="778" pin=1"/></net>

<net id="788"><net_src comp="190" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="789"><net_src comp="72" pin="0"/><net_sink comp="784" pin=1"/></net>

<net id="795"><net_src comp="74" pin="0"/><net_sink comp="790" pin=0"/></net>

<net id="796"><net_src comp="184" pin="2"/><net_sink comp="790" pin=1"/></net>

<net id="797"><net_src comp="70" pin="0"/><net_sink comp="790" pin=2"/></net>

<net id="801"><net_src comp="790" pin="3"/><net_sink comp="798" pin=0"/></net>

<net id="805"><net_src comp="790" pin="3"/><net_sink comp="802" pin=0"/></net>

<net id="810"><net_src comp="76" pin="0"/><net_sink comp="806" pin=0"/></net>

<net id="811"><net_src comp="802" pin="1"/><net_sink comp="806" pin=1"/></net>

<net id="816"><net_src comp="743" pin="4"/><net_sink comp="812" pin=0"/></net>

<net id="817"><net_src comp="78" pin="0"/><net_sink comp="812" pin=1"/></net>

<net id="821"><net_src comp="806" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="826"><net_src comp="743" pin="4"/><net_sink comp="822" pin=0"/></net>

<net id="827"><net_src comp="80" pin="0"/><net_sink comp="822" pin=1"/></net>

<net id="832"><net_src comp="562" pin="4"/><net_sink comp="828" pin=0"/></net>

<net id="837"><net_src comp="562" pin="4"/><net_sink comp="833" pin=0"/></net>

<net id="838"><net_src comp="84" pin="0"/><net_sink comp="833" pin=1"/></net>

<net id="842"><net_src comp="562" pin="4"/><net_sink comp="839" pin=0"/></net>

<net id="849"><net_src comp="106" pin="0"/><net_sink comp="843" pin=0"/></net>

<net id="850"><net_src comp="562" pin="4"/><net_sink comp="843" pin=1"/></net>

<net id="851"><net_src comp="64" pin="0"/><net_sink comp="843" pin=2"/></net>

<net id="852"><net_src comp="108" pin="0"/><net_sink comp="843" pin=3"/></net>

<net id="856"><net_src comp="562" pin="4"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="861"><net_src comp="562" pin="4"/><net_sink comp="858" pin=0"/></net>

<net id="865"><net_src comp="562" pin="4"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="872"><net_src comp="112" pin="0"/><net_sink comp="867" pin=0"/></net>

<net id="873"><net_src comp="562" pin="4"/><net_sink comp="867" pin=1"/></net>

<net id="874"><net_src comp="114" pin="0"/><net_sink comp="867" pin=2"/></net>

<net id="881"><net_src comp="106" pin="0"/><net_sink comp="875" pin=0"/></net>

<net id="882"><net_src comp="540" pin="4"/><net_sink comp="875" pin=1"/></net>

<net id="883"><net_src comp="64" pin="0"/><net_sink comp="875" pin=2"/></net>

<net id="884"><net_src comp="108" pin="0"/><net_sink comp="875" pin=3"/></net>

<net id="888"><net_src comp="875" pin="4"/><net_sink comp="885" pin=0"/></net>

<net id="893"><net_src comp="885" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="897"><net_src comp="889" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="901"><net_src comp="551" pin="4"/><net_sink comp="898" pin=0"/></net>

<net id="906"><net_src comp="898" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="907"><net_src comp="894" pin="1"/><net_sink comp="902" pin=1"/></net>

<net id="911"><net_src comp="562" pin="4"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="916"><net_src comp="540" pin="4"/><net_sink comp="913" pin=0"/></net>

<net id="921"><net_src comp="551" pin="4"/><net_sink comp="917" pin=0"/></net>

<net id="922"><net_src comp="116" pin="0"/><net_sink comp="917" pin=1"/></net>

<net id="926"><net_src comp="917" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="931"><net_src comp="923" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="936"><net_src comp="540" pin="4"/><net_sink comp="932" pin=0"/></net>

<net id="937"><net_src comp="84" pin="0"/><net_sink comp="932" pin=1"/></net>

<net id="943"><net_src comp="927" pin="2"/><net_sink comp="938" pin=0"/></net>

<net id="944"><net_src comp="932" pin="2"/><net_sink comp="938" pin=1"/></net>

<net id="945"><net_src comp="540" pin="4"/><net_sink comp="938" pin=2"/></net>

<net id="951"><net_src comp="927" pin="2"/><net_sink comp="946" pin=0"/></net>

<net id="952"><net_src comp="82" pin="0"/><net_sink comp="946" pin=1"/></net>

<net id="953"><net_src comp="917" pin="2"/><net_sink comp="946" pin=2"/></net>

<net id="957"><net_src comp="954" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="959"><net_src comp="954" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="960"><net_src comp="954" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="964"><net_src comp="961" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="313" pin=2"/></net>

<net id="966"><net_src comp="961" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="967"><net_src comp="961" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="971"><net_src comp="968" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="973"><net_src comp="968" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="974"><net_src comp="968" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="979"><net_src comp="573" pin="4"/><net_sink comp="975" pin=0"/></net>

<net id="980"><net_src comp="122" pin="0"/><net_sink comp="975" pin=1"/></net>

<net id="985"><net_src comp="573" pin="4"/><net_sink comp="981" pin=0"/></net>

<net id="986"><net_src comp="124" pin="0"/><net_sink comp="981" pin=1"/></net>

<net id="993"><net_src comp="128" pin="0"/><net_sink comp="987" pin=0"/></net>

<net id="994"><net_src comp="573" pin="4"/><net_sink comp="987" pin=1"/></net>

<net id="995"><net_src comp="64" pin="0"/><net_sink comp="987" pin=2"/></net>

<net id="996"><net_src comp="130" pin="0"/><net_sink comp="987" pin=3"/></net>

<net id="1000"><net_src comp="573" pin="4"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="1005"><net_src comp="573" pin="4"/><net_sink comp="1002" pin=0"/></net>

<net id="1009"><net_src comp="1006" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="1015"><net_src comp="584" pin="4"/><net_sink comp="1011" pin=0"/></net>

<net id="1016"><net_src comp="136" pin="0"/><net_sink comp="1011" pin=1"/></net>

<net id="1021"><net_src comp="584" pin="4"/><net_sink comp="1017" pin=0"/></net>

<net id="1022"><net_src comp="138" pin="0"/><net_sink comp="1017" pin=1"/></net>

<net id="1026"><net_src comp="584" pin="4"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="408" pin=2"/></net>

<net id="1031"><net_src comp="595" pin="4"/><net_sink comp="1028" pin=0"/></net>

<net id="1036"><net_src comp="1028" pin="1"/><net_sink comp="1032" pin=0"/></net>

<net id="1041"><net_src comp="595" pin="4"/><net_sink comp="1037" pin=0"/></net>

<net id="1042"><net_src comp="116" pin="0"/><net_sink comp="1037" pin=1"/></net>

<net id="1049"><net_src comp="148" pin="0"/><net_sink comp="1043" pin=0"/></net>

<net id="1050"><net_src comp="715" pin="1"/><net_sink comp="1043" pin=1"/></net>

<net id="1051"><net_src comp="66" pin="0"/><net_sink comp="1043" pin=2"/></net>

<net id="1052"><net_src comp="108" pin="0"/><net_sink comp="1043" pin=3"/></net>

<net id="1056"><net_src comp="1043" pin="4"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="433" pin=2"/></net>

<net id="1061"><net_src comp="715" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1066"><net_src comp="595" pin="4"/><net_sink comp="1062" pin=0"/></net>

<net id="1067"><net_src comp="82" pin="0"/><net_sink comp="1062" pin=1"/></net>

<net id="1072"><net_src comp="715" pin="1"/><net_sink comp="1068" pin=0"/></net>

<net id="1077"><net_src comp="1068" pin="2"/><net_sink comp="1073" pin=0"/></net>

<net id="1078"><net_src comp="24" pin="0"/><net_sink comp="1073" pin=1"/></net>

<net id="1083"><net_src comp="150" pin="0"/><net_sink comp="1079" pin=1"/></net>

<net id="1090"><net_src comp="152" pin="0"/><net_sink comp="1084" pin=0"/></net>

<net id="1091"><net_src comp="66" pin="0"/><net_sink comp="1084" pin=2"/></net>

<net id="1092"><net_src comp="154" pin="0"/><net_sink comp="1084" pin=3"/></net>

<net id="1096"><net_src comp="1084" pin="4"/><net_sink comp="1093" pin=0"/></net>

<net id="1102"><net_src comp="1079" pin="2"/><net_sink comp="1097" pin=0"/></net>

<net id="1103"><net_src comp="1093" pin="1"/><net_sink comp="1097" pin=2"/></net>

<net id="1107"><net_src comp="1097" pin="3"/><net_sink comp="1104" pin=0"/></net>

<net id="1111"><net_src comp="1097" pin="3"/><net_sink comp="1108" pin=0"/></net>

<net id="1116"><net_src comp="80" pin="0"/><net_sink comp="1112" pin=1"/></net>

<net id="1121"><net_src comp="1112" pin="2"/><net_sink comp="1117" pin=0"/></net>

<net id="1122"><net_src comp="1079" pin="2"/><net_sink comp="1117" pin=1"/></net>

<net id="1128"><net_src comp="156" pin="0"/><net_sink comp="1123" pin=0"/></net>

<net id="1129"><net_src comp="66" pin="0"/><net_sink comp="1123" pin=2"/></net>

<net id="1134"><net_src comp="1117" pin="2"/><net_sink comp="1130" pin=0"/></net>

<net id="1135"><net_src comp="72" pin="0"/><net_sink comp="1130" pin=1"/></net>

<net id="1140"><net_src comp="1123" pin="3"/><net_sink comp="1136" pin=0"/></net>

<net id="1141"><net_src comp="1130" pin="2"/><net_sink comp="1136" pin=1"/></net>

<net id="1146"><net_src comp="80" pin="0"/><net_sink comp="1142" pin=1"/></net>

<net id="1150"><net_src comp="427" pin="2"/><net_sink comp="1147" pin=0"/></net>

<net id="1155"><net_src comp="78" pin="0"/><net_sink comp="1151" pin=1"/></net>

<net id="1162"><net_src comp="158" pin="0"/><net_sink comp="1156" pin=0"/></net>

<net id="1163"><net_src comp="427" pin="2"/><net_sink comp="1156" pin=1"/></net>

<net id="1164"><net_src comp="160" pin="0"/><net_sink comp="1156" pin=2"/></net>

<net id="1165"><net_src comp="162" pin="0"/><net_sink comp="1156" pin=3"/></net>

<net id="1170"><net_src comp="150" pin="0"/><net_sink comp="1166" pin=1"/></net>

<net id="1177"><net_src comp="158" pin="0"/><net_sink comp="1171" pin=0"/></net>

<net id="1178"><net_src comp="427" pin="2"/><net_sink comp="1171" pin=1"/></net>

<net id="1179"><net_src comp="164" pin="0"/><net_sink comp="1171" pin=2"/></net>

<net id="1180"><net_src comp="166" pin="0"/><net_sink comp="1171" pin=3"/></net>

<net id="1187"><net_src comp="158" pin="0"/><net_sink comp="1181" pin=0"/></net>

<net id="1188"><net_src comp="427" pin="2"/><net_sink comp="1181" pin=1"/></net>

<net id="1189"><net_src comp="168" pin="0"/><net_sink comp="1181" pin=2"/></net>

<net id="1190"><net_src comp="170" pin="0"/><net_sink comp="1181" pin=3"/></net>

<net id="1195"><net_src comp="1142" pin="2"/><net_sink comp="1191" pin=0"/></net>

<net id="1196"><net_src comp="72" pin="0"/><net_sink comp="1191" pin=1"/></net>

<net id="1201"><net_src comp="1151" pin="2"/><net_sink comp="1197" pin=0"/></net>

<net id="1202"><net_src comp="1191" pin="2"/><net_sink comp="1197" pin=1"/></net>

<net id="1207"><net_src comp="1142" pin="2"/><net_sink comp="1203" pin=0"/></net>

<net id="1208"><net_src comp="1151" pin="2"/><net_sink comp="1203" pin=1"/></net>

<net id="1213"><net_src comp="1203" pin="2"/><net_sink comp="1209" pin=0"/></net>

<net id="1214"><net_src comp="72" pin="0"/><net_sink comp="1209" pin=1"/></net>

<net id="1219"><net_src comp="1166" pin="2"/><net_sink comp="1215" pin=0"/></net>

<net id="1220"><net_src comp="1209" pin="2"/><net_sink comp="1215" pin=1"/></net>

<net id="1226"><net_src comp="1215" pin="2"/><net_sink comp="1221" pin=0"/></net>

<net id="1227"><net_src comp="1171" pin="4"/><net_sink comp="1221" pin=1"/></net>

<net id="1228"><net_src comp="1156" pin="4"/><net_sink comp="1221" pin=2"/></net>

<net id="1233"><net_src comp="1215" pin="2"/><net_sink comp="1229" pin=0"/></net>

<net id="1234"><net_src comp="1197" pin="2"/><net_sink comp="1229" pin=1"/></net>

<net id="1240"><net_src comp="1142" pin="2"/><net_sink comp="1235" pin=0"/></net>

<net id="1241"><net_src comp="1147" pin="1"/><net_sink comp="1235" pin=1"/></net>

<net id="1242"><net_src comp="1181" pin="4"/><net_sink comp="1235" pin=2"/></net>

<net id="1248"><net_src comp="1229" pin="2"/><net_sink comp="1243" pin=0"/></net>

<net id="1249"><net_src comp="1221" pin="3"/><net_sink comp="1243" pin=1"/></net>

<net id="1250"><net_src comp="1235" pin="3"/><net_sink comp="1243" pin=2"/></net>

<net id="1255"><net_src comp="84" pin="0"/><net_sink comp="1251" pin=0"/></net>

<net id="1256"><net_src comp="715" pin="1"/><net_sink comp="1251" pin=1"/></net>

<net id="1261"><net_src comp="1251" pin="2"/><net_sink comp="1257" pin=0"/></net>

<net id="1262"><net_src comp="24" pin="0"/><net_sink comp="1257" pin=1"/></net>

<net id="1267"><net_src comp="84" pin="0"/><net_sink comp="1263" pin=0"/></net>

<net id="1268"><net_src comp="719" pin="1"/><net_sink comp="1263" pin=1"/></net>

<net id="1273"><net_src comp="1263" pin="2"/><net_sink comp="1269" pin=0"/></net>

<net id="1274"><net_src comp="26" pin="0"/><net_sink comp="1269" pin=1"/></net>

<net id="1279"><net_src comp="629" pin="4"/><net_sink comp="1275" pin=0"/></net>

<net id="1284"><net_src comp="629" pin="4"/><net_sink comp="1280" pin=0"/></net>

<net id="1285"><net_src comp="84" pin="0"/><net_sink comp="1280" pin=1"/></net>

<net id="1292"><net_src comp="106" pin="0"/><net_sink comp="1286" pin=0"/></net>

<net id="1293"><net_src comp="606" pin="4"/><net_sink comp="1286" pin=1"/></net>

<net id="1294"><net_src comp="64" pin="0"/><net_sink comp="1286" pin=2"/></net>

<net id="1295"><net_src comp="108" pin="0"/><net_sink comp="1286" pin=3"/></net>

<net id="1299"><net_src comp="1286" pin="4"/><net_sink comp="1296" pin=0"/></net>

<net id="1303"><net_src comp="606" pin="4"/><net_sink comp="1300" pin=0"/></net>

<net id="1308"><net_src comp="617" pin="4"/><net_sink comp="1304" pin=0"/></net>

<net id="1309"><net_src comp="116" pin="0"/><net_sink comp="1304" pin=1"/></net>

<net id="1313"><net_src comp="1304" pin="2"/><net_sink comp="1310" pin=0"/></net>

<net id="1318"><net_src comp="1310" pin="1"/><net_sink comp="1314" pin=0"/></net>

<net id="1323"><net_src comp="606" pin="4"/><net_sink comp="1319" pin=0"/></net>

<net id="1324"><net_src comp="84" pin="0"/><net_sink comp="1319" pin=1"/></net>

<net id="1330"><net_src comp="1314" pin="2"/><net_sink comp="1325" pin=0"/></net>

<net id="1331"><net_src comp="1319" pin="2"/><net_sink comp="1325" pin=1"/></net>

<net id="1332"><net_src comp="606" pin="4"/><net_sink comp="1325" pin=2"/></net>

<net id="1338"><net_src comp="1314" pin="2"/><net_sink comp="1333" pin=0"/></net>

<net id="1339"><net_src comp="82" pin="0"/><net_sink comp="1333" pin=1"/></net>

<net id="1340"><net_src comp="1304" pin="2"/><net_sink comp="1333" pin=2"/></net>

<net id="1344"><net_src comp="613" pin="1"/><net_sink comp="1341" pin=0"/></net>

<net id="1348"><net_src comp="1345" pin="1"/><net_sink comp="441" pin=2"/></net>

<net id="1349"><net_src comp="1345" pin="1"/><net_sink comp="448" pin=2"/></net>

<net id="1350"><net_src comp="1345" pin="1"/><net_sink comp="455" pin=2"/></net>

<net id="1351"><net_src comp="1345" pin="1"/><net_sink comp="462" pin=2"/></net>

<net id="1358"><net_src comp="106" pin="0"/><net_sink comp="1352" pin=0"/></net>

<net id="1359"><net_src comp="625" pin="1"/><net_sink comp="1352" pin=1"/></net>

<net id="1360"><net_src comp="64" pin="0"/><net_sink comp="1352" pin=2"/></net>

<net id="1361"><net_src comp="108" pin="0"/><net_sink comp="1352" pin=3"/></net>

<net id="1365"><net_src comp="1352" pin="4"/><net_sink comp="1362" pin=0"/></net>

<net id="1366"><net_src comp="1362" pin="1"/><net_sink comp="473" pin=2"/></net>

<net id="1367"><net_src comp="1362" pin="1"/><net_sink comp="480" pin=2"/></net>

<net id="1368"><net_src comp="1362" pin="1"/><net_sink comp="487" pin=2"/></net>

<net id="1369"><net_src comp="1362" pin="1"/><net_sink comp="494" pin=2"/></net>

<net id="1374"><net_src comp="72" pin="0"/><net_sink comp="1370" pin=1"/></net>

<net id="1379"><net_src comp="1370" pin="2"/><net_sink comp="1375" pin=1"/></net>

<net id="1389"><net_src comp="1380" pin="2"/><net_sink comp="1384" pin=0"/></net>

<net id="1390"><net_src comp="300" pin="2"/><net_sink comp="1384" pin=1"/></net>

<net id="1391"><net_src comp="288" pin="2"/><net_sink comp="1384" pin=2"/></net>

<net id="1397"><net_src comp="1375" pin="2"/><net_sink comp="1392" pin=0"/></net>

<net id="1398"><net_src comp="282" pin="2"/><net_sink comp="1392" pin=1"/></net>

<net id="1399"><net_src comp="294" pin="2"/><net_sink comp="1392" pin=2"/></net>

<net id="1405"><net_src comp="1384" pin="3"/><net_sink comp="1400" pin=1"/></net>

<net id="1406"><net_src comp="1392" pin="3"/><net_sink comp="1400" pin=2"/></net>

<net id="1410"><net_src comp="625" pin="1"/><net_sink comp="1407" pin=0"/></net>

<net id="1415"><net_src comp="1407" pin="1"/><net_sink comp="1411" pin=0"/></net>

<net id="1416"><net_src comp="72" pin="0"/><net_sink comp="1411" pin=1"/></net>

<net id="1421"><net_src comp="1411" pin="2"/><net_sink comp="1417" pin=1"/></net>

<net id="1426"><net_src comp="1407" pin="1"/><net_sink comp="1422" pin=0"/></net>

<net id="1432"><net_src comp="1422" pin="2"/><net_sink comp="1427" pin=0"/></net>

<net id="1433"><net_src comp="300" pin="2"/><net_sink comp="1427" pin=1"/></net>

<net id="1434"><net_src comp="288" pin="2"/><net_sink comp="1427" pin=2"/></net>

<net id="1440"><net_src comp="1417" pin="2"/><net_sink comp="1435" pin=0"/></net>

<net id="1441"><net_src comp="282" pin="2"/><net_sink comp="1435" pin=1"/></net>

<net id="1442"><net_src comp="294" pin="2"/><net_sink comp="1435" pin=2"/></net>

<net id="1448"><net_src comp="1407" pin="1"/><net_sink comp="1443" pin=0"/></net>

<net id="1449"><net_src comp="1427" pin="3"/><net_sink comp="1443" pin=1"/></net>

<net id="1450"><net_src comp="1435" pin="3"/><net_sink comp="1443" pin=2"/></net>

<net id="1454"><net_src comp="625" pin="1"/><net_sink comp="1451" pin=0"/></net>

<net id="1455"><net_src comp="1451" pin="1"/><net_sink comp="505" pin=2"/></net>

<net id="1459"><net_src comp="625" pin="1"/><net_sink comp="1456" pin=0"/></net>

<net id="1460"><net_src comp="1456" pin="1"/><net_sink comp="517" pin=2"/></net>

<net id="1466"><net_src comp="1296" pin="1"/><net_sink comp="1461" pin=0"/></net>

<net id="1467"><net_src comp="1341" pin="1"/><net_sink comp="1461" pin=2"/></net>

<net id="1471"><net_src comp="178" pin="2"/><net_sink comp="1468" pin=0"/></net>

<net id="1472"><net_src comp="1468" pin="1"/><net_sink comp="1079" pin=0"/></net>

<net id="1473"><net_src comp="1468" pin="1"/><net_sink comp="637" pin=14"/></net>

<net id="1477"><net_src comp="184" pin="2"/><net_sink comp="1474" pin=0"/></net>

<net id="1478"><net_src comp="1474" pin="1"/><net_sink comp="1112" pin=0"/></net>

<net id="1479"><net_src comp="1474" pin="1"/><net_sink comp="637" pin=13"/></net>

<net id="1483"><net_src comp="190" pin="2"/><net_sink comp="1480" pin=0"/></net>

<net id="1484"><net_src comp="1480" pin="1"/><net_sink comp="691" pin=9"/></net>

<net id="1485"><net_src comp="1480" pin="1"/><net_sink comp="667" pin=8"/></net>

<net id="1486"><net_src comp="1480" pin="1"/><net_sink comp="637" pin=8"/></net>

<net id="1487"><net_src comp="1480" pin="1"/><net_sink comp="1375" pin=0"/></net>

<net id="1488"><net_src comp="1480" pin="1"/><net_sink comp="1417" pin=0"/></net>

<net id="1492"><net_src comp="196" pin="2"/><net_sink comp="1489" pin=0"/></net>

<net id="1493"><net_src comp="1489" pin="1"/><net_sink comp="1123" pin=1"/></net>

<net id="1497"><net_src comp="202" pin="2"/><net_sink comp="1494" pin=0"/></net>

<net id="1498"><net_src comp="1494" pin="1"/><net_sink comp="1275" pin=1"/></net>

<net id="1502"><net_src comp="208" pin="2"/><net_sink comp="1499" pin=0"/></net>

<net id="1503"><net_src comp="1499" pin="1"/><net_sink comp="828" pin=1"/></net>

<net id="1507"><net_src comp="214" pin="2"/><net_sink comp="1504" pin=0"/></net>

<net id="1508"><net_src comp="1504" pin="1"/><net_sink comp="691" pin=13"/></net>

<net id="1509"><net_src comp="1504" pin="1"/><net_sink comp="667" pin=12"/></net>

<net id="1510"><net_src comp="1504" pin="1"/><net_sink comp="726" pin=1"/></net>

<net id="1511"><net_src comp="1504" pin="1"/><net_sink comp="1032" pin=1"/></net>

<net id="1512"><net_src comp="1504" pin="1"/><net_sink comp="1068" pin=1"/></net>

<net id="1516"><net_src comp="220" pin="2"/><net_sink comp="1513" pin=0"/></net>

<net id="1517"><net_src comp="1513" pin="1"/><net_sink comp="691" pin=12"/></net>

<net id="1518"><net_src comp="1513" pin="1"/><net_sink comp="637" pin=10"/></net>

<net id="1522"><net_src comp="743" pin="4"/><net_sink comp="1519" pin=0"/></net>

<net id="1523"><net_src comp="1519" pin="1"/><net_sink comp="691" pin=8"/></net>

<net id="1530"><net_src comp="784" pin="2"/><net_sink comp="1527" pin=0"/></net>

<net id="1531"><net_src comp="1527" pin="1"/><net_sink comp="691" pin=10"/></net>

<net id="1532"><net_src comp="1527" pin="1"/><net_sink comp="667" pin=9"/></net>

<net id="1533"><net_src comp="1527" pin="1"/><net_sink comp="637" pin=9"/></net>

<net id="1534"><net_src comp="1527" pin="1"/><net_sink comp="1380" pin=1"/></net>

<net id="1535"><net_src comp="1527" pin="1"/><net_sink comp="1422" pin=1"/></net>

<net id="1539"><net_src comp="798" pin="1"/><net_sink comp="1536" pin=0"/></net>

<net id="1540"><net_src comp="1536" pin="1"/><net_sink comp="889" pin=1"/></net>

<net id="1544"><net_src comp="806" pin="2"/><net_sink comp="1541" pin=0"/></net>

<net id="1545"><net_src comp="1541" pin="1"/><net_sink comp="1084" pin=1"/></net>

<net id="1546"><net_src comp="1541" pin="1"/><net_sink comp="1097" pin=1"/></net>

<net id="1550"><net_src comp="812" pin="2"/><net_sink comp="1547" pin=0"/></net>

<net id="1554"><net_src comp="818" pin="1"/><net_sink comp="1551" pin=0"/></net>

<net id="1555"><net_src comp="1551" pin="1"/><net_sink comp="927" pin=1"/></net>

<net id="1559"><net_src comp="822" pin="2"/><net_sink comp="1556" pin=0"/></net>

<net id="1563"><net_src comp="828" pin="2"/><net_sink comp="1560" pin=0"/></net>

<net id="1567"><net_src comp="833" pin="2"/><net_sink comp="1564" pin=0"/></net>

<net id="1568"><net_src comp="1564" pin="1"/><net_sink comp="562" pin=2"/></net>

<net id="1572"><net_src comp="839" pin="1"/><net_sink comp="1569" pin=0"/></net>

<net id="1573"><net_src comp="1569" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="1577"><net_src comp="843" pin="4"/><net_sink comp="1574" pin=0"/></net>

<net id="1578"><net_src comp="1574" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="1582"><net_src comp="226" pin="3"/><net_sink comp="1579" pin=0"/></net>

<net id="1583"><net_src comp="1579" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="1587"><net_src comp="858" pin="1"/><net_sink comp="1584" pin=0"/></net>

<net id="1591"><net_src comp="238" pin="3"/><net_sink comp="1588" pin=0"/></net>

<net id="1592"><net_src comp="1588" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="1596"><net_src comp="867" pin="3"/><net_sink comp="1593" pin=0"/></net>

<net id="1600"><net_src comp="902" pin="2"/><net_sink comp="1597" pin=0"/></net>

<net id="1601"><net_src comp="1597" pin="1"/><net_sink comp="968" pin=0"/></net>

<net id="1605"><net_src comp="246" pin="3"/><net_sink comp="1602" pin=0"/></net>

<net id="1606"><net_src comp="1602" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="1610"><net_src comp="913" pin="1"/><net_sink comp="1607" pin=0"/></net>

<net id="1614"><net_src comp="938" pin="3"/><net_sink comp="1611" pin=0"/></net>

<net id="1615"><net_src comp="1611" pin="1"/><net_sink comp="540" pin=2"/></net>

<net id="1619"><net_src comp="946" pin="3"/><net_sink comp="1616" pin=0"/></net>

<net id="1620"><net_src comp="1616" pin="1"/><net_sink comp="551" pin=2"/></net>

<net id="1624"><net_src comp="975" pin="2"/><net_sink comp="1621" pin=0"/></net>

<net id="1628"><net_src comp="981" pin="2"/><net_sink comp="1625" pin=0"/></net>

<net id="1629"><net_src comp="1625" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="1633"><net_src comp="987" pin="4"/><net_sink comp="1630" pin=0"/></net>

<net id="1634"><net_src comp="1630" pin="1"/><net_sink comp="1006" pin=0"/></net>

<net id="1638"><net_src comp="370" pin="3"/><net_sink comp="1635" pin=0"/></net>

<net id="1639"><net_src comp="1635" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="1643"><net_src comp="1002" pin="1"/><net_sink comp="1640" pin=0"/></net>

<net id="1647"><net_src comp="1011" pin="2"/><net_sink comp="1644" pin=0"/></net>

<net id="1651"><net_src comp="1017" pin="2"/><net_sink comp="1648" pin=0"/></net>

<net id="1652"><net_src comp="1648" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="1656"><net_src comp="1023" pin="1"/><net_sink comp="1653" pin=0"/></net>

<net id="1657"><net_src comp="1653" pin="1"/><net_sink comp="420" pin=2"/></net>

<net id="1661"><net_src comp="408" pin="3"/><net_sink comp="1658" pin=0"/></net>

<net id="1662"><net_src comp="1658" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="1666"><net_src comp="1032" pin="2"/><net_sink comp="1663" pin=0"/></net>

<net id="1670"><net_src comp="1037" pin="2"/><net_sink comp="1667" pin=0"/></net>

<net id="1671"><net_src comp="1667" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="1675"><net_src comp="433" pin="3"/><net_sink comp="1672" pin=0"/></net>

<net id="1676"><net_src comp="1672" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="1680"><net_src comp="1058" pin="1"/><net_sink comp="1677" pin=0"/></net>

<net id="1681"><net_src comp="1677" pin="1"/><net_sink comp="1142" pin=0"/></net>

<net id="1682"><net_src comp="1677" pin="1"/><net_sink comp="1151" pin=0"/></net>

<net id="1683"><net_src comp="1677" pin="1"/><net_sink comp="1166" pin=0"/></net>

<net id="1687"><net_src comp="1062" pin="2"/><net_sink comp="1684" pin=0"/></net>

<net id="1688"><net_src comp="1684" pin="1"/><net_sink comp="637" pin=12"/></net>

<net id="1692"><net_src comp="1104" pin="1"/><net_sink comp="1689" pin=0"/></net>

<net id="1693"><net_src comp="1689" pin="1"/><net_sink comp="1461" pin=1"/></net>

<net id="1697"><net_src comp="1108" pin="1"/><net_sink comp="1694" pin=0"/></net>

<net id="1698"><net_src comp="1694" pin="1"/><net_sink comp="1314" pin=1"/></net>

<net id="1702"><net_src comp="1136" pin="2"/><net_sink comp="1699" pin=0"/></net>

<net id="1706"><net_src comp="1243" pin="3"/><net_sink comp="1703" pin=0"/></net>

<net id="1707"><net_src comp="1703" pin="1"/><net_sink comp="637" pin=3"/></net>

<net id="1711"><net_src comp="719" pin="1"/><net_sink comp="1708" pin=0"/></net>

<net id="1712"><net_src comp="1708" pin="1"/><net_sink comp="637" pin=11"/></net>

<net id="1716"><net_src comp="1275" pin="2"/><net_sink comp="1713" pin=0"/></net>

<net id="1720"><net_src comp="1280" pin="2"/><net_sink comp="1717" pin=0"/></net>

<net id="1721"><net_src comp="1717" pin="1"/><net_sink comp="629" pin=2"/></net>

<net id="1725"><net_src comp="1296" pin="1"/><net_sink comp="1722" pin=0"/></net>

<net id="1726"><net_src comp="1722" pin="1"/><net_sink comp="1461" pin=0"/></net>

<net id="1730"><net_src comp="1300" pin="1"/><net_sink comp="1727" pin=0"/></net>

<net id="1731"><net_src comp="1727" pin="1"/><net_sink comp="1370" pin=0"/></net>

<net id="1732"><net_src comp="1727" pin="1"/><net_sink comp="1380" pin=0"/></net>

<net id="1733"><net_src comp="1727" pin="1"/><net_sink comp="1400" pin=0"/></net>

<net id="1737"><net_src comp="1325" pin="3"/><net_sink comp="1734" pin=0"/></net>

<net id="1738"><net_src comp="1734" pin="1"/><net_sink comp="606" pin=2"/></net>

<net id="1742"><net_src comp="1333" pin="3"/><net_sink comp="1739" pin=0"/></net>

<net id="1743"><net_src comp="1739" pin="1"/><net_sink comp="617" pin=2"/></net>

<net id="1747"><net_src comp="1461" pin="3"/><net_sink comp="1744" pin=0"/></net>

<net id="1748"><net_src comp="1744" pin="1"/><net_sink comp="1345" pin=0"/></net>

<net id="1752"><net_src comp="441" pin="3"/><net_sink comp="1749" pin=0"/></net>

<net id="1753"><net_src comp="1749" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="1757"><net_src comp="448" pin="3"/><net_sink comp="1754" pin=0"/></net>

<net id="1758"><net_src comp="1754" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="1762"><net_src comp="455" pin="3"/><net_sink comp="1759" pin=0"/></net>

<net id="1763"><net_src comp="1759" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="1767"><net_src comp="462" pin="3"/><net_sink comp="1764" pin=0"/></net>

<net id="1768"><net_src comp="1764" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="1772"><net_src comp="473" pin="3"/><net_sink comp="1769" pin=0"/></net>

<net id="1773"><net_src comp="1769" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="1777"><net_src comp="480" pin="3"/><net_sink comp="1774" pin=0"/></net>

<net id="1778"><net_src comp="1774" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="1782"><net_src comp="487" pin="3"/><net_sink comp="1779" pin=0"/></net>

<net id="1783"><net_src comp="1779" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="1787"><net_src comp="494" pin="3"/><net_sink comp="1784" pin=0"/></net>

<net id="1788"><net_src comp="1784" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="1792"><net_src comp="1400" pin="3"/><net_sink comp="1789" pin=0"/></net>

<net id="1793"><net_src comp="1789" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="1797"><net_src comp="1443" pin="3"/><net_sink comp="1794" pin=0"/></net>

<net id="1798"><net_src comp="1794" pin="1"/><net_sink comp="512" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dmem_o_V | {19 }
	Port: kh_index_V | {1 11 14 }
	Port: o_index_V | {1 11 14 }
	Port: kh_mem_V | {9 }
	Port: wt_mem_V_0 | {6 }
	Port: wt_mem_V_1 | {6 }
	Port: dmem_V_0_0 | {3 10 11 13 14 }
	Port: dmem_V_0_1 | {3 10 11 13 14 }
	Port: dmem_V_1_0 | {3 10 11 13 14 }
	Port: dmem_V_1_1 | {3 10 11 13 14 }
	Port: wt_addr_V | {13 14 }
	Port: wt_offset_V | {13 14 }
	Port: outword_V | {13 14 }
 - Input state : 
	Port: top : wt_i_V | {5 6 }
	Port: top : kh_i_V | {8 9 }
	Port: top : dmem_i_V | {2 3 }
	Port: top : n_inputs_V | {1 }
	Port: top : n_outputs_V | {1 }
	Port: top : input_words_V | {1 }
	Port: top : output_words_V | {1 }
	Port: top : layer_mode_V | {1 }
	Port: top : dmem_mode_V | {1 }
	Port: top : width_mode_V | {1 }
	Port: top : norm_mode_V | {1 }
	Port: top : kh_index_V | {1 11 14 }
	Port: top : o_index_V | {10 11 13 14 }
	Port: top : kh_mem_V | {10 11 12 }
	Port: top : wt_mem_V_0 | {10 11 13 14 }
	Port: top : wt_mem_V_1 | {10 11 13 14 }
	Port: top : dmem_V_0_0 | {10 11 13 14 17 18 }
	Port: top : dmem_V_0_1 | {10 11 13 14 17 18 }
	Port: top : dmem_V_1_0 | {10 11 13 14 17 18 }
	Port: top : dmem_V_1_1 | {10 11 13 14 17 18 }
	Port: top : wt_addr_V | {13 14 }
	Port: top : wt_offset_V | {13 14 }
	Port: top : outword_V | {13 14 }
  - Chain level:
	State 1
		StgValue_44 : 1
		tmp_33 : 1
		p_Result_s : 2
		StgValue_48 : 3
		p_9 : 2
		tmp_cast1 : 1
		tmp_cast : 1
		words_per_image_V : 2
		tmp_3 : 1
		tmp_4_cast : 3
		tmp_5 : 1
	State 2
		exitcond1 : 1
		i_V_2 : 1
		StgValue_68 : 2
		r_V_10 : 1
		r_V_6 : 1
		tmp_14 : 1
		dmem_i_V_addr_2 : 2
		dmem_i_V_load_1 : 3
		tmp_38 : 1
		StgValue_81 : 2
		StgValue_83 : 2
		tmp_12 : 1
		dmem_i_V_addr_1 : 2
		dmem_i_V_load : 3
		tmp_37 : 1
		StgValue_90 : 2
		StgValue_92 : 2
		r_V_s : 1
		r_V_11 : 2
		r_V_2 : 3
		lhs_V : 4
		rhs_V : 1
		r_V_3 : 5
		tmp_4 : 1
		dmem_i_V_addr : 2
		dmem_i_V_load_2 : 3
		tmp_35 : 1
		StgValue_106 : 2
		StgValue_108 : 2
		img_off_V : 1
		tmp_34_cast : 2
		tmp_24 : 3
		img_idx_V : 1
		p_s : 4
		p_s_42 : 4
		empty : 1
	State 3
		dmem_V_0_0_addr_2 : 1
		dmem_V_0_1_addr_2 : 1
		dmem_V_1_0_addr_2 : 1
		dmem_V_1_1_addr_2 : 1
		StgValue_126 : 2
		StgValue_128 : 2
		StgValue_130 : 2
		StgValue_132 : 2
		dmem_V_0_0_addr_1 : 1
		dmem_V_0_1_addr_1 : 1
		dmem_V_1_0_addr_1 : 1
		dmem_V_1_1_addr_1 : 1
		StgValue_141 : 2
		StgValue_143 : 2
		StgValue_145 : 2
		StgValue_147 : 2
		dmem_V_0_0_addr : 1
		dmem_V_0_1_addr : 1
		dmem_V_1_0_addr : 1
		dmem_V_1_1_addr : 1
		StgValue_156 : 2
		StgValue_158 : 2
		StgValue_160 : 2
		StgValue_162 : 2
	State 4
	State 5
		tmp_6 : 1
		i_V : 1
		StgValue_168 : 2
		r_V : 1
		tmp_10 : 1
		wt_i_V_addr : 2
		wt_i_V_load : 3
		tmp_36 : 1
		StgValue_175 : 2
		empty_43 : 1
	State 6
		wt_mem_V_0_addr : 1
		wt_mem_V_1_addr : 1
		StgValue_185 : 2
		StgValue_187 : 2
	State 7
	State 8
		tmp_9 : 1
		i_V_1 : 1
		StgValue_193 : 2
		tmp_16 : 1
		kh_i_V_addr : 2
		kh_i_V_load : 3
	State 9
		StgValue_203 : 1
		empty_44 : 1
	State 10
		StgValue_209 : 1
		StgValue_212 : 1
	State 11
		tmp_19 : 1
		StgValue_216 : 2
		tmp_25_cast : 1
		tmp_20 : 2
		i_V_3 : 1
		StgValue_222 : 3
		r_V_8 : 1
		tmp_i : 2
		kh_mem_V_addr_1 : 3
		kh_word_V : 4
		off_V : 1
		this_assign_1 : 1
		tmp_17 : 1
		StgValue_235 : 2
		tmp_18 : 1
		StgValue_238 : 2
		tmp : 1
		words_per_out_V : 2
		rhs_V_1_cast : 3
		tmp_32_cast : 3
		brmerge : 1
		brmerge_not : 1
		brmerge1 : 1
	State 12
		loc_V : 1
		loc_V_1 : 1
		loc_V_2 : 1
		loc_V_3 : 1
		sel_tmp1 : 1
		sel_tmp2 : 1
		sel_tmp6_demorgan : 1
		sel_tmp6 : 1
		sel_tmp7 : 1
		newSel : 1
		or_cond : 1
		newSel1 : 2
		nc_V : 1
	State 13
		StgValue_270 : 1
	State 14
		tmp_22 : 1
		StgValue_277 : 2
		tmp_23 : 1
		StgValue_280 : 2
		empty_45 : 1
	State 15
		exitcond : 1
		i_V_4 : 1
		StgValue_288 : 2
		r_V_1 : 1
		lhs_V_1_cast : 2
		r_V_5 : 3
		tmp_43 : 1
		img_off_V_1 : 1
		tmp_40_cast : 2
		tmp_31 : 3
		img_idx_V_1 : 1
		p_0583_2_46 : 4
		p_3 : 4
		empty_47 : 1
	State 16
		r_V_9 : 1
	State 17
		dmem_V_0_0_addr_4 : 1
		dmem_V_0_1_addr_4 : 1
		dmem_V_1_0_addr_4 : 1
		dmem_V_1_1_addr_4 : 1
		dmem_V_0_1_load_1 : 2
		dmem_V_0_0_load_1 : 2
		dmem_V_1_1_load_1 : 2
		dmem_V_1_0_load_1 : 2
		tmp_28 : 1
		dmem_V_0_0_addr_3 : 2
		dmem_V_0_1_addr_3 : 2
		dmem_V_1_0_addr_3 : 2
		dmem_V_1_1_addr_3 : 2
		dmem_V_0_1_load : 3
		dmem_V_0_0_load : 3
		dmem_V_1_1_load : 3
		dmem_V_1_0_load : 3
	State 18
		newSel8 : 1
		sel_tmp9 : 1
		sel_tmp : 1
		sel_tmp3 : 1
		newSel3 : 1
		newSel4 : 1
		newSel5 : 2
	State 19
		dmem_o_V_addr_1 : 1
		StgValue_351 : 2
		dmem_o_V_addr : 1
		StgValue_355 : 2
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit         |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |       grp_bin_conv_fu_637       |    64   |    2    | 194.252 |   8959  |  29892  |
|   call   |        grp_fp_conv_fu_667       |    0    |    0    | 177.508 |  13780  |   9060  |
|          |       grp_bin_dense_fu_691      |    0    |    1    |  14.628 |   1137  |   2111  |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |            p_s_fu_938           |    0    |    0    |    0    |    0    |    16   |
|          |          p_s_42_fu_946          |    0    |    0    |    0    |    0    |    10   |
|          |     words_per_out_V_fu_1097     |    0    |    0    |    0    |    0    |    5    |
|          |          newSel_fu_1221         |    0    |    0    |    0    |    0    |    16   |
|          |         newSel1_fu_1235         |    0    |    0    |    0    |    0    |    16   |
|          |           nc_V_fu_1243          |    0    |    0    |    0    |    0    |    16   |
|  select  |       p_0583_2_46_fu_1325       |    0    |    0    |    0    |    0    |    16   |
|          |           p_3_fu_1333           |    0    |    0    |    0    |    0    |    10   |
|          |         newSel6_fu_1384         |    0    |    0    |    0    |    0    |    64   |
|          |         newSel7_fu_1392         |    0    |    0    |    0    |    0    |    64   |
|          |         newSel8_fu_1400         |    0    |    0    |    0    |    0    |    64   |
|          |         newSel3_fu_1427         |    0    |    0    |    0    |    0    |    64   |
|          |         newSel4_fu_1435         |    0    |    0    |    0    |    0    |    64   |
|          |         newSel5_fu_1443         |    0    |    0    |    0    |    0    |    64   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |            grp_fu_726           |    0    |    0    |    0    |    0    |    16   |
|          |           i_V_2_fu_833          |    0    |    0    |    0    |    0    |    16   |
|          |           r_V_3_fu_902          |    0    |    0    |    0    |    0    |    16   |
|          |         img_off_V_fu_917        |    0    |    0    |    0    |    0    |    10   |
|          |         img_idx_V_fu_932        |    0    |    0    |    0    |    0    |    16   |
|          |            i_V_fu_981           |    0    |    0    |    0    |    0    |    13   |
|    add   |          i_V_1_fu_1017          |    0    |    0    |    0    |    0    |    7    |
|          |          i_V_3_fu_1037          |    0    |    0    |    0    |    0    |    10   |
|          |          tmp_17_fu_1068         |    0    |    0    |    0    |    0    |    16   |
|          |          tmp_22_fu_1251         |    0    |    0    |    0    |    0    |    16   |
|          |          tmp_23_fu_1263         |    0    |    0    |    0    |    0    |    16   |
|          |          i_V_4_fu_1280          |    0    |    0    |    0    |    0    |    16   |
|          |       img_off_V_1_fu_1304       |    0    |    0    |    0    |    0    |    10   |
|          |       img_idx_V_1_fu_1319       |    0    |    0    |    0    |    0    |    16   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |           tmp_3_fu_812          |    0    |    0    |    0    |    0    |    1    |
|          |           tmp_5_fu_822          |    0    |    0    |    0    |    0    |    1    |
|          |         exitcond1_fu_828        |    0    |    0    |    0    |    0    |    6    |
|          |          tmp_24_fu_927          |    0    |    0    |    0    |    0    |    4    |
|          |           tmp_6_fu_975          |    0    |    0    |    0    |    0    |    5    |
|          |          tmp_9_fu_1011          |    0    |    0    |    0    |    0    |    3    |
|          |          tmp_20_fu_1032         |    0    |    0    |    0    |    0    |    6    |
|   icmp   |      this_assign_1_fu_1062      |    0    |    0    |    0    |    0    |    4    |
|          |          tmp_25_fu_1079         |    0    |    0    |    0    |    0    |    1    |
|          |        tmp_55_not_fu_1112       |    0    |    0    |    0    |    0    |    1    |
|          |         tmp_42_i_fu_1142        |    0    |    0    |    0    |    0    |    1    |
|          |         tmp_43_i_fu_1151        |    0    |    0    |    0    |    0    |    1    |
|          |         tmp_44_i_fu_1166        |    0    |    0    |    0    |    0    |    1    |
|          |         exitcond_fu_1275        |    0    |    0    |    0    |    0    |    6    |
|          |          tmp_31_fu_1314         |    0    |    0    |    0    |    0    |    4    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|    shl   |     words_per_image_V_fu_806    |    0    |    0    |    0    |    0    |    3    |
|          |           r_V_2_fu_889          |    0    |    0    |    0    |    0    |    35   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |         d_o_idx_V_fu_784        |    0    |    0    |    0    |    0    |    1    |
|          |       brmerge_not_fu_1130       |    0    |    0    |    0    |    0    |    1    |
|    xor   |         sel_tmp1_fu_1191        |    0    |    0    |    0    |    0    |    1    |
|          |         sel_tmp6_fu_1209        |    0    |    0    |    0    |    0    |    1    |
|          |         sel_tmp4_fu_1370        |    0    |    0    |    0    |    0    |    1    |
|          |         sel_tmp9_fu_1411        |    0    |    0    |    0    |    0    |    1    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |         sel_tmp2_fu_1197        |    0    |    0    |    0    |    0    |    1    |
|          |         sel_tmp7_fu_1215        |    0    |    0    |    0    |    0    |    1    |
|    and   |         sel_tmp5_fu_1375        |    0    |    0    |    0    |    0    |    1    |
|          |         sel_tmp8_fu_1380        |    0    |    0    |    0    |    0    |    1    |
|          |         sel_tmp_fu_1417         |    0    |    0    |    0    |    0    |    1    |
|          |         sel_tmp3_fu_1422        |    0    |    0    |    0    |    0    |    1    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |         brmerge_fu_1117         |    0    |    0    |    0    |    0    |    1    |
|    or    |         brmerge1_fu_1136        |    0    |    0    |    0    |    0    |    1    |
|          |    sel_tmp6_demorgan_fu_1203    |    0    |    0    |    0    |    0    |    1    |
|          |         or_cond_fu_1229         |    0    |    0    |    0    |    0    |    1    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|  muladd  |           grp_fu_1461           |    0    |    1    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |   norm_mode_V_read_read_fu_178  |    0    |    0    |    0    |    0    |    0    |
|          |  width_mode_V_read_read_fu_184  |    0    |    0    |    0    |    0    |    0    |
|          |   dmem_mode_V_read_read_fu_190  |    0    |    0    |    0    |    0    |    0    |
|   read   |  layer_mode_V_read_read_fu_196  |    0    |    0    |    0    |    0    |    0    |
|          | output_words_V_read_read_fu_202 |    0    |    0    |    0    |    0    |    0    |
|          |  input_words_V_read_read_fu_208 |    0    |    0    |    0    |    0    |    0    |
|          |   n_outputs_V_read_read_fu_214  |    0    |    0    |    0    |    0    |    0    |
|          |   n_inputs_V_read_read_fu_220   |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |       layer_type_V_fu_743       |    0    |    0    |    0    |    0    |    0    |
|          |           r_V_6_fu_843          |    0    |    0    |    0    |    0    |    0    |
|          |           r_V_s_fu_875          |    0    |    0    |    0    |    0    |    0    |
|          |            r_V_fu_987           |    0    |    0    |    0    |    0    |    0    |
|          |          r_V_8_fu_1043          |    0    |    0    |    0    |    0    |    0    |
|partselect|            sf_fu_1084           |    0    |    0    |    0    |    0    |    0    |
|          |         loc_V_1_fu_1156         |    0    |    0    |    0    |    0    |    0    |
|          |         loc_V_2_fu_1171         |    0    |    0    |    0    |    0    |    0    |
|          |         loc_V_3_fu_1181         |    0    |    0    |    0    |    0    |    0    |
|          |          r_V_1_fu_1286          |    0    |    0    |    0    |    0    |    0    |
|          |          r_V_7_fu_1352          |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |          tmp_32_fu_753          |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_33_fu_757          |    0    |    0    |    0    |    0    |    0    |
|          |          r_V_10_fu_839          |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_38_fu_858          |    0    |    0    |    0    |    0    |    0    |
|   trunc  |          tmp_35_fu_913          |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_36_fu_1002         |    0    |    0    |    0    |    0    |    0    |
|          |          off_V_fu_1058          |    0    |    0    |    0    |    0    |    0    |
|          |          loc_V_fu_1147          |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_43_fu_1300         |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_42_fu_1407         |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |        p_Result_s_fu_762        |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_cast1_fu_798        |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_cast_fu_802         |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_4_cast_fu_818        |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_14_fu_853          |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_12_fu_862          |    0    |    0    |    0    |    0    |    0    |
|          |          r_V_11_fu_885          |    0    |    0    |    0    |    0    |    0    |
|          |           lhs_V_fu_894          |    0    |    0    |    0    |    0    |    0    |
|          |           rhs_V_fu_898          |    0    |    0    |    0    |    0    |    0    |
|          |           tmp_4_fu_908          |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_34_cast_fu_923       |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_13_fu_954          |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_11_fu_961          |    0    |    0    |    0    |    0    |    0    |
|          |           tmp_2_fu_968          |    0    |    0    |    0    |    0    |    0    |
|   zext   |          tmp_10_fu_997          |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_1_fu_1006          |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_16_fu_1023         |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_25_cast_fu_1028       |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_i_fu_1053          |    0    |    0    |    0    |    0    |    0    |
|          |           tmp_fu_1093           |    0    |    0    |    0    |    0    |    0    |
|          |       rhs_V_1_cast_fu_1104      |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_32_cast_fu_1108       |    0    |    0    |    0    |    0    |    0    |
|          |       lhs_V_1_cast_fu_1296      |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_40_cast_fu_1310       |    0    |    0    |    0    |    0    |    0    |
|          |       rhs_V_2_cast_fu_1341      |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_30_fu_1345         |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_28_fu_1362         |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_29_fu_1451         |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_27_fu_1456         |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|bitconcatenate|           tmp_s_fu_790          |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
| bitselect|          tmp_37_fu_867          |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_41_fu_1123         |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                 |    64   |    4    | 386.388 |  23876  |  41845  |
|----------|---------------------------------|---------|---------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |
+----------+--------+--------+--------+
|dmem_V_0_0|    4   |    0   |    0   |
|dmem_V_0_1|    4   |    0   |    0   |
|dmem_V_1_0|    4   |    0   |    0   |
|dmem_V_1_1|    4   |    0   |    0   |
| kh_mem_V |    2   |    0   |    0   |
|wt_mem_V_0|   16   |    0   |    0   |
|wt_mem_V_1|   16   |    0   |    0   |
+----------+--------+--------+--------+
|   Total  |   50   |    0   |    0   |
+----------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      brmerge1_reg_1699     |    1   |
|     d_o_idx_V_reg_1527     |    1   |
| dmem_V_0_0_addr_3_reg_1769 |   10   |
| dmem_V_0_0_addr_4_reg_1749 |   10   |
| dmem_V_0_1_addr_3_reg_1774 |   10   |
| dmem_V_0_1_addr_4_reg_1754 |   10   |
| dmem_V_1_0_addr_3_reg_1779 |   10   |
| dmem_V_1_0_addr_4_reg_1759 |   10   |
| dmem_V_1_1_addr_3_reg_1784 |   10   |
| dmem_V_1_1_addr_4_reg_1764 |   10   |
|  dmem_i_V_addr_1_reg_1588  |   11   |
|  dmem_i_V_addr_2_reg_1579  |   11   |
|   dmem_i_V_addr_reg_1602   |   11   |
|  dmem_mode_V_read_reg_1480 |    1   |
|     exitcond1_reg_1560     |    1   |
|      exitcond_reg_1713     |    1   |
|       i_V_1_reg_1648       |    7   |
|       i_V_2_reg_1564       |   16   |
|       i_V_3_reg_1667       |   10   |
|       i_V_4_reg_1717       |   16   |
|        i_V_reg_1625        |   13   |
| input_words_V_read_reg_1499|   16   |
|    kh_i_V_addr_reg_1658    |    6   |
|  kh_mem_V_addr_1_reg_1672  |    6   |
| layer_mode_V_read_reg_1489 |    3   |
|    layer_type_V_reg_1519   |    2   |
|    lhs_V_1_cast_reg_1722   |   20   |
|  n_inputs_V_read_reg_1513  |   16   |
|  n_outputs_V_read_reg_1504 |   16   |
|        nc_V_reg_1703       |   16   |
|      newSel5_reg_1794      |   64   |
|      newSel8_reg_1789      |   64   |
|  norm_mode_V_read_reg_1468 |    2   |
|  o_index_V_load_4_reg_1708 |   16   |
|       off_V_reg_1677       |    2   |
|output_words_V_read_reg_1494|   16   |
|      p_0579_2_reg_613      |   10   |
|    p_0583_2_46_reg_1734    |   16   |
|      p_0583_2_reg_602      |   16   |
|         p_1_reg_536        |   16   |
|         p_2_reg_547        |   10   |
|        p_3_reg_1739        |   10   |
|         p_4_reg_558        |   16   |
|         p_5_reg_569        |   13   |
|         p_6_reg_580        |    7   |
|         p_7_reg_591        |   10   |
|         p_8_reg_625        |   16   |
|         p_9_reg_525        |    1   |
|       p_s_42_reg_1616      |   10   |
|        p_s_reg_1611        |   16   |
|       r_V_10_reg_1569      |   10   |
|       r_V_3_reg_1597       |   17   |
|       r_V_6_reg_1574       |   15   |
|       r_V_9_reg_1744       |   20   |
|        r_V_reg_1630        |   12   |
|           reg_737          |   16   |
|    rhs_V_1_cast_reg_1689   |   20   |
|   this_assign_1_reg_1684   |    1   |
|       tmp_16_reg_1653      |   64   |
|       tmp_20_reg_1663      |    1   |
|    tmp_32_cast_reg_1694    |   11   |
|       tmp_35_reg_1607      |    1   |
|       tmp_36_reg_1640      |    1   |
|       tmp_37_reg_1593      |    1   |
|       tmp_38_reg_1584      |    1   |
|       tmp_3_reg_1547       |    1   |
|       tmp_43_reg_1727      |    1   |
|     tmp_4_cast_reg_1551    |   11   |
|       tmp_5_reg_1556       |    1   |
|       tmp_6_reg_1621       |    1   |
|       tmp_9_reg_1644       |    1   |
|     tmp_cast1_reg_1536     |   16   |
| width_mode_V_read_reg_1474 |    2   |
| words_per_image_V_reg_1541 |    5   |
|    wt_i_V_addr_reg_1635    |   13   |
+----------------------------+--------+
|            Total           |   855  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|   grp_access_fu_233  |  p0  |   6  |  11  |   66   ||    11   |
|   grp_access_fu_282  |  p0  |   7  |  10  |   70   ||    10   |
|   grp_access_fu_288  |  p0  |   7  |  10  |   70   ||    10   |
|   grp_access_fu_294  |  p0  |   7  |  10  |   70   ||    10   |
|   grp_access_fu_300  |  p0  |   7  |  10  |   70   ||    10   |
|   grp_access_fu_377  |  p0  |   2  |  13  |   26   ||    13   |
|   grp_access_fu_415  |  p0  |   2  |   6  |   12   ||    6    |
|   grp_access_fu_427  |  p0  |   3  |   6  |   18   ||    6    |
|   grp_access_fu_512  |  p0  |   2  |   7  |   14   ||    7    |
|   grp_access_fu_512  |  p1  |   2  |  64  |   128  ||    64   |
|   p_0579_2_reg_613   |  p0  |   2  |  10  |   20   ||    10   |
|      p_8_reg_625     |  p0  |   2  |  16  |   32   ||    16   |
|  grp_bin_conv_fu_637 |  p11 |   2  |  16  |   32   ||    16   |
|  grp_fp_conv_fu_667  |  p11 |   2  |  16  |   32   ||    16   |
| grp_bin_dense_fu_691 |  p11 |   2  |  16  |   32   ||    16   |
|      grp_fu_1461     |  p0  |   2  |  15  |   30   ||    15   |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   722  ||  15.162 ||   236   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   64   |    4   |   386  |  23876 |  41845 |
|   Memory  |   50   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   15   |    -   |   236  |
|  Register |    -   |    -   |    -   |   855  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   114  |    4   |   401  |  24731 |  42081 |
+-----------+--------+--------+--------+--------+--------+
