
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.008337                       # Number of seconds simulated
sim_ticks                                  8336586000                       # Number of ticks simulated
final_tick                                 8336586000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 294033                       # Simulator instruction rate (inst/s)
host_op_rate                                   538202                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              831490245                       # Simulator tick rate (ticks/s)
host_mem_usage                                 810536                       # Number of bytes of host memory used
host_seconds                                    10.03                       # Real time elapsed on the host
sim_insts                                     2947994                       # Number of instructions simulated
sim_ops                                       5396050                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   8336586000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst            23232                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data           811136                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              834368                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst        23232                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          23232                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::writebacks       407168                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total           407168                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::cpu.inst               363                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data             12674                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13037                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::writebacks           6362                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                6362                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst             2786752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data            97298343                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              100085095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst        2786752                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           2786752                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::writebacks         48841096                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              48841096                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::writebacks         48841096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst            2786752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data           97298343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             148926191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                        13037                       # Number of read requests accepted
system.mem_ctrl.writeReqs                        6362                       # Number of write requests accepted
system.mem_ctrl.readBursts                      13037                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                      6362                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  833280                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     1088                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                   406016                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   834368                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                407168                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                      17                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                885                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                901                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                832                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                791                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                790                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                797                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                788                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                777                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                826                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                797                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               773                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               768                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               826                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               797                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               786                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               886                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                411                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                435                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                384                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                384                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                384                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                384                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                384                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                384                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                384                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                384                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10               384                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11               384                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12               429                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13               397                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14               396                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15               436                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     8336472000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  13037                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                  6362                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    12944                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                       71                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        5                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                     229                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                     229                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                     369                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                     368                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                     368                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                     368                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                     368                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                     368                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                     368                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                     368                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                     368                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                     368                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                     368                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                     368                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                     368                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                     368                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                     368                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                     368                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         2381                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     519.311214                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    398.900277                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    338.027789                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           119      5.00%      5.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          404     16.97%     21.97% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          239     10.04%     32.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          833     34.99%     66.99% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           27      1.13%     68.12% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           53      2.23%     70.35% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           47      1.97%     72.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           74      3.11%     75.43% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          585     24.57%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          2381                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples          368                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       29.434783                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      17.815897                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     215.770872                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-255            367     99.73%     99.73% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::4096-4351            1      0.27%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total            368                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples          368                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.239130                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.211246                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.972309                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16               140     38.04%     38.04% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18               228     61.96%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total            368                       # Writes before turning the bus around for reads
system.mem_ctrl.totQLat                     210496500                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                454621500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    65100000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      16167.17                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 34917.17                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         99.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                         48.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     100.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      48.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          1.16                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.78                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.38                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       21.25                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                     11266                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                     5709                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  86.53                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 89.74                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      429737.20                       # Average gap between requests
system.mem_ctrl.pageHitRate                     87.58                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   8553720                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   4527435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 46845540                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                16443000                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          489868080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy             279558780                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy              23310240                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy       1651492920                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy        401332800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy         785304600                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              3707237115                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             444.694880                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            7662850000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE      36144000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF      207946000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF    2996006750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN   1045140750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT      429580750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN   3621767750                       # Time in different power states
system.mem_ctrl_1.actEnergy                   8503740                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                   4508460                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                 46117260                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                16672680                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          496629120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy             291262590                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy              23857920                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy       1642638540                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy        417343680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         776217000                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              3723750990                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             446.675772                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            7635962250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE      37549000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF      210830000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF    2946608250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN   1086862000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT      451880500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN   3602856250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   8336586000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                      13                       # Number of BP lookups
system.cpu.branchPred.condPredicted                13                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                 6                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   8336586000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     1507171                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      551052                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           143                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           106                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   8336586000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   8336586000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      520689                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            34                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      8336586000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          8336586                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                     2947994                       # Number of instructions committed
system.cpu.committedOps                       5396050                       # Number of ops (including micro ops) committed
system.cpu.discardedOps                        233475                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.cpi                               2.827884                       # CPI: cycles per instruction
system.cpu.ipc                               0.353621                       # IPC: instructions per cycle
system.cpu.op_class_0::No_OpClass                  36      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1544135     28.62%     28.62% # Class of committed instruction
system.cpu.op_class_0::IntMult                      5      0.00%     28.62% # Class of committed instruction
system.cpu.op_class_0::IntDiv                      21      0.00%     28.62% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1800100     33.36%     61.98% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.98% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     61.98% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     61.98% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.98% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     61.98% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.98% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.98% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.98% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.98% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.98% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.98% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.98% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.98% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.98% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.98% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.98% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.98% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     61.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.98% # Class of committed instruction
system.cpu.op_class_0::MemRead                 800725     14.84%     76.82% # Class of committed instruction
system.cpu.op_class_0::MemWrite                200854      3.72%     80.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            700017     12.97%     93.51% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           350157      6.49%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5396050                       # Class of committed instruction
system.cpu.tickCycles                         6994136                       # Number of cycles that the object actually ticked
system.cpu.idleCycles                         1342450                       # Total number of cycles that the object has spent stopped
system.cpu.fetch2.int_instructions                 21                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.load_instructions                 0                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions                0                       # Number of memory store instructions successfully decoded
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   8336586000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             11651                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1011.492642                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1939132                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             12675                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            152.988718                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1011.492642                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.987786                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987786                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          691                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          229                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3928949                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3928949                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   8336586000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      1400786                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1400786                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       538346                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         538346                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       1939132                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1939132                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      1939132                       # number of overall hits
system.cpu.dcache.overall_hits::total         1939132                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         6339                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          6339                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        12666                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        12666                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        19005                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          19005                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        19005                       # number of overall misses
system.cpu.dcache.overall_misses::total         19005                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    723552000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    723552000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1376776000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1376776000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   2100328000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2100328000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   2100328000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2100328000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      1407125                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1407125                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       551012                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       551012                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      1958137                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1958137                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      1958137                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1958137                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.004505                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004505                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.022987                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022987                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.009706                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009706                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.009706                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009706                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 114142.924752                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 114142.924752                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 108698.563082                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 108698.563082                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 110514.496185                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 110514.496185                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 110514.496185                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 110514.496185                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         6362                       # number of writebacks
system.cpu.dcache.writebacks::total              6362                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         6321                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         6321                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         6330                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         6330                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         6330                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         6330                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         6330                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         6330                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         6345                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         6345                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        12675                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12675                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        12675                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        12675                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    709845000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    709845000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    674322000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    674322000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   1384167000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1384167000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   1384167000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1384167000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.004499                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004499                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.011515                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011515                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.006473                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006473                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.006473                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006473                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 112139.810427                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 112139.810427                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 106276.122931                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 106276.122931                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 109204.497041                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 109204.497041                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 109204.497041                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 109204.497041                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   8336586000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               170                       # number of replacements
system.cpu.icache.tags.tagsinuse           219.477633                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              520296                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               392                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1327.285714                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   219.477633                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.857335                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.857335                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          222                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          199                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1041770                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1041770                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   8336586000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       520296                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          520296                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        520296                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           520296                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       520296                       # number of overall hits
system.cpu.icache.overall_hits::total          520296                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          393                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           393                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          393                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            393                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          393                       # number of overall misses
system.cpu.icache.overall_misses::total           393                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     40170000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     40170000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     40170000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     40170000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     40170000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     40170000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       520689                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       520689                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       520689                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       520689                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       520689                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       520689                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000755                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000755                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000755                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000755                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000755                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000755                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 102213.740458                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 102213.740458                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 102213.740458                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 102213.740458                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 102213.740458                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 102213.740458                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          393                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          393                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          393                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          393                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          393                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          393                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     39386000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     39386000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     39386000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     39386000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     39386000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     39386000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000755                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000755                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000755                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000755                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000755                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000755                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 100218.829517                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 100218.829517                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 100218.829517                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 100218.829517                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 100218.829517                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 100218.829517                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests          24889                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        11822                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops              225                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops          225                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   8336586000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                6722                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         12724                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              8039                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               6345                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              6345                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           6723                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          955                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        37001                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   37956                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        25088                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1218368                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1243456                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                              8942                       # Total snoops (count)
system.l2bus.snoopTraffic                      407168                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              22010                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.010313                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.101033                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    21783     98.97%     98.97% # Request fanout histogram
system.l2bus.snoop_fanout::1                      227      1.03%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                22010                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             37613000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1176000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            38025000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.5                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   8336586000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                 8942                       # number of replacements
system.l2cache.tags.tagsinuse             3972.062647                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  11827                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                13038                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 0.907118                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                87000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::writebacks     0.441472                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.inst    19.215789                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data  3952.405387                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::writebacks     0.000108                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.inst     0.004691                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.964943                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.969742                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          752                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         3217                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               212142                       # Number of tag accesses
system.l2cache.tags.data_accesses              212142                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   8336586000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks         6362                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         6362                       # number of WritebackDirty hits
system.l2cache.ReadSharedReq_hits::cpu.inst           29                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data            1                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           30                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst               29                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data                1                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  30                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst              29                       # number of overall hits
system.l2cache.overall_hits::cpu.data               1                       # number of overall hits
system.l2cache.overall_hits::total                 30                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data         6345                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           6345                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          364                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data         6329                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         6693                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            364                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data          12674                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13038                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           364                       # number of overall misses
system.l2cache.overall_misses::cpu.data         12674                       # number of overall misses
system.l2cache.overall_misses::total            13038                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data    655287000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    655287000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     37599000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data    690832000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    728431000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     37599000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data   1346119000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   1383718000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     37599000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data   1346119000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   1383718000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks         6362                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         6362                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data         6345                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         6345                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst          393                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data         6330                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         6723                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst          393                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data        12675                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           13068                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst          393                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data        12675                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          13068                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.926209                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.999842                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.995538                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.926209                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.999921                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.997704                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.926209                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.999921                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.997704                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 103276.122931                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 103276.122931                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 103293.956044                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 109153.420762                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 108834.752727                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 103293.956044                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 106211.062017                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 106129.621108                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 103293.956044                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 106211.062017                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 106129.621108                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks            6362                       # number of writebacks
system.l2cache.writebacks::total                 6362                       # number of writebacks
system.l2cache.CleanEvict_mshr_misses::writebacks           22                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           22                       # number of CleanEvict MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data         6345                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         6345                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          364                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data         6329                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         6693                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          364                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data        12674                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13038                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          364                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data        12674                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13038                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data    528387000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    528387000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     30339000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data    564252000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    594591000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     30339000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data   1092639000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   1122978000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     30339000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data   1092639000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   1122978000                       # number of overall MSHR miss cycles
system.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.926209                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.999842                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.995538                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.926209                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.999921                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.997704                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.926209                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.999921                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.997704                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 83276.122931                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 83276.122931                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 83348.901099                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 89153.420762                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 88837.740923                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 83348.901099                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 86211.062017                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 86131.155085                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 83348.901099                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 86211.062017                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 86131.155085                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         21775                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         8739                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   8336586000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6692                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         6362                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2376                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6345                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6345                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6692                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        34812                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        34812                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  34812                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port      1241536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total      1241536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1241536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13037                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13037    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13037                       # Request fanout histogram
system.membus.reqLayer2.occupancy            47223000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer0.occupancy           68819000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
