-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity srcnn_compute_tile_Loop_ITRowcomp_proc_Pipeline_Conv1_ky is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    add_ln168 : IN STD_LOGIC_VECTOR (10 downto 0);
    y0 : IN STD_LOGIC_VECTOR (5 downto 0);
    p_read4 : IN STD_LOGIC_VECTOR (61 downto 0);
    p_cast18_i_i : IN STD_LOGIC_VECTOR (7 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_ce0 : OUT STD_LOGIC;
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_ce0 : OUT STD_LOGIC;
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_ce0 : OUT STD_LOGIC;
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_smodpost_i_i : IN STD_LOGIC_VECTOR (1 downto 0);
    p_cast19_i_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_cast20_i_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_cast21_i_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_cast22_i_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_cast23_i_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_cast24_i_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_cast25_i_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_cast26_i_i : IN STD_LOGIC_VECTOR (7 downto 0);
    add51_8249_i_i_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    add51_8249_i_i_out_ap_vld : OUT STD_LOGIC;
    add51_7248_i_i_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    add51_7248_i_i_out_ap_vld : OUT STD_LOGIC;
    add51_6247_i_i_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    add51_6247_i_i_out_ap_vld : OUT STD_LOGIC;
    add51_5246_i_i_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    add51_5246_i_i_out_ap_vld : OUT STD_LOGIC;
    add51_4245_i_i_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    add51_4245_i_i_out_ap_vld : OUT STD_LOGIC;
    add51_3244_i_i_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    add51_3244_i_i_out_ap_vld : OUT STD_LOGIC;
    add51_2243_i_i_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    add51_2243_i_i_out_ap_vld : OUT STD_LOGIC;
    add51_1242_i_i_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    add51_1242_i_i_out_ap_vld : OUT STD_LOGIC;
    add51241_i_i_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    add51241_i_i_out_ap_vld : OUT STD_LOGIC;
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0 : OUT STD_LOGIC;
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0 : OUT STD_LOGIC;
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0 : OUT STD_LOGIC;
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_3180_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_3180_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_3180_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_3180_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_3180_p_ce : OUT STD_LOGIC;
    grp_fu_5700_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_5700_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_5700_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_5700_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_5700_p_ce : OUT STD_LOGIC;
    grp_fu_5704_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_5704_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_5704_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_5704_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_5704_p_ce : OUT STD_LOGIC;
    grp_fu_5708_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_5708_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_5708_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_5708_p_ce : OUT STD_LOGIC;
    grp_fu_5712_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_5712_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_5712_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_5712_p_ce : OUT STD_LOGIC;
    grp_fu_5716_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_5716_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_5716_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_5716_p_ce : OUT STD_LOGIC );
end;


architecture behav of srcnn_compute_tile_Loop_ITRowcomp_proc_Pipeline_Conv1_ky is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv11_2 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state6_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_state9_pp0_stage2_iter2 : BOOLEAN;
    signal ap_block_state12_pp0_stage2_iter3 : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal icmp_ln161_reg_1278 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage2 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal p_smodpost_i_i_read_reg_1226 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_cast26_i_i_cast_fu_686_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_cast26_i_i_cast_reg_1233 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_cast25_i_i_cast_fu_690_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_cast25_i_i_cast_reg_1238 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_cast24_i_i_cast_fu_694_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_cast24_i_i_cast_reg_1243 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_cast23_i_i_cast_fu_698_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_cast23_i_i_cast_reg_1248 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_cast22_i_i_cast_fu_702_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_cast22_i_i_cast_reg_1253 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_cast21_i_i_cast_fu_706_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_cast21_i_i_cast_reg_1258 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_cast20_i_i_cast_fu_710_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_cast20_i_i_cast_reg_1263 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_cast19_i_i_cast_fu_714_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_cast19_i_i_cast_reg_1268 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_cast18_i_i_cast_fu_718_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_cast18_i_i_cast_reg_1273 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln161_fu_775_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln161_reg_1278_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln161_reg_1278_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln168_fu_803_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln168_reg_1282 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln168_5_fu_896_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln168_5_reg_1303 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state5_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state8_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_state11_pp0_stage1_iter3 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_84_reg_1331 : STD_LOGIC_VECTOR (31 downto 0);
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_91_reg_1351 : STD_LOGIC_VECTOR (31 downto 0);
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_98_reg_1371 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal grp_fu_653_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_i_i_reg_1406 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_664_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i_i_reg_1411 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_675_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_8_i_i_reg_1416 : STD_LOGIC_VECTOR (31 downto 0);
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_105_reg_1421 : STD_LOGIC_VECTOR (31 downto 0);
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_112_reg_1441 : STD_LOGIC_VECTOR (31 downto 0);
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_119_reg_1461 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_10_i_i_reg_1481 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_11_i_i_reg_1486 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_12_i_i_reg_1491 : STD_LOGIC_VECTOR (31 downto 0);
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_126_reg_1496 : STD_LOGIC_VECTOR (31 downto 0);
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_133_reg_1516 : STD_LOGIC_VECTOR (31 downto 0);
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_140_reg_1536 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_13_i_i_reg_1556 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_14_i_i_reg_1561 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_15_i_i_reg_1566 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_i_reg_1571 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_1_i_i_reg_1576 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_2_i_i_reg_1581 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_3_i_i_reg_1601 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_4_i_i_reg_1606 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_5_i_i_reg_1611 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_6_i_i_reg_1631 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_7_i_i_reg_1636 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_8_i_i_reg_1641 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal zext_ln168_1_fu_809_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln168_2_fu_912_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal zext_ln168_5_fu_923_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln168_6_fu_934_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln168_7_fu_945_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln168_3_fu_957_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal zext_ln168_8_fu_968_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln168_9_fu_979_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln168_10_fu_990_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln168_11_fu_1001_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln168_12_fu_1012_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln168_13_fu_1023_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add51241_i_i_fu_130 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_add51241_i_i_load : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal add51_1242_i_i_fu_134 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_add51_1242_i_i_load : STD_LOGIC_VECTOR (31 downto 0);
    signal add51_2243_i_i_fu_138 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_add51_2243_i_i_load : STD_LOGIC_VECTOR (31 downto 0);
    signal add51_3244_i_i_fu_142 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_add51_3244_i_i_load : STD_LOGIC_VECTOR (31 downto 0);
    signal add51_4245_i_i_fu_146 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_add51_4245_i_i_load : STD_LOGIC_VECTOR (31 downto 0);
    signal add51_5246_i_i_fu_150 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_add51_5246_i_i_load : STD_LOGIC_VECTOR (31 downto 0);
    signal add51_6247_i_i_fu_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_add51_6247_i_i_load : STD_LOGIC_VECTOR (31 downto 0);
    signal add51_7248_i_i_fu_158 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_add51_7248_i_i_load : STD_LOGIC_VECTOR (31 downto 0);
    signal add51_8249_i_i_fu_162 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_add51_8249_i_i_load : STD_LOGIC_VECTOR (31 downto 0);
    signal ky_fu_166 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln161_fu_781_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sig_allocacmp_ky_2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage2_01001 : BOOLEAN;
    signal grp_fu_629_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_629_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_633_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_633_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_637_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_637_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_641_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_641_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_645_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_645_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_649_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_649_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln168_fu_787_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln168_1_fu_791_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln168_fu_797_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_fu_816_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_cast_fu_822_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal empty_fu_826_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln168_fu_836_p1 : STD_LOGIC_VECTOR (57 downto 0);
    signal trunc_ln168_1_fu_848_p1 : STD_LOGIC_VECTOR (60 downto 0);
    signal p_shl2_fu_840_p3 : STD_LOGIC_VECTOR (62 downto 0);
    signal p_shl3_fu_852_p3 : STD_LOGIC_VECTOR (62 downto 0);
    signal sub_ln168_1_fu_860_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln168_4_fu_832_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln168_4_fu_866_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal trunc_ln168_2_fu_872_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln168_3_fu_884_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl4_fu_876_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl5_fu_888_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln168_2_fu_907_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln168_6_fu_919_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln168_7_fu_930_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln168_8_fu_941_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln168_3_fu_952_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln168_9_fu_964_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln168_10_fu_975_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln168_11_fu_986_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln168_12_fu_997_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln168_13_fu_1008_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln168_14_fu_1019_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to3 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_block_pp0_stage0_00001 : BOOLEAN;
    signal ap_block_pp0_stage1_00001 : BOOLEAN;
    signal ap_block_pp0_stage2_00001 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component srcnn_fadd_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component srcnn_fmul_32ns_32ns_32_3_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component srcnn_mux_3_2_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component srcnn_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mux_3_2_32_1_1_U343 : component srcnn_mux_3_2_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_q0,
        din1 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_q0,
        din2 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_q0,
        din3 => p_smodpost_i_i,
        dout => grp_fu_653_p5);

    mux_3_2_32_1_1_U344 : component srcnn_mux_3_2_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_q0,
        din1 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_q0,
        din2 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_q0,
        din3 => p_smodpost_i_i,
        dout => grp_fu_664_p5);

    mux_3_2_32_1_1_U345 : component srcnn_mux_3_2_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_q0,
        din1 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_q0,
        din2 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_q0,
        din3 => p_smodpost_i_i,
        dout => grp_fu_675_p5);

    flow_control_loop_pipe_sequential_init_U : component srcnn_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage2,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage2)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    add51241_i_i_fu_130_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    add51241_i_i_fu_130 <= ap_const_lv32_0;
                elsif ((ap_enable_reg_pp0_iter3 = ap_const_logic_1)) then 
                    add51241_i_i_fu_130 <= grp_fu_3180_p_dout0;
                end if;
            end if; 
        end if;
    end process;

    add51_1242_i_i_fu_134_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    add51_1242_i_i_fu_134 <= ap_const_lv32_0;
                elsif ((ap_enable_reg_pp0_iter3 = ap_const_logic_1)) then 
                    add51_1242_i_i_fu_134 <= grp_fu_5700_p_dout0;
                end if;
            end if; 
        end if;
    end process;

    add51_2243_i_i_fu_138_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    add51_2243_i_i_fu_138 <= ap_const_lv32_0;
                elsif ((ap_enable_reg_pp0_iter3 = ap_const_logic_1)) then 
                    add51_2243_i_i_fu_138 <= grp_fu_5704_p_dout0;
                end if;
            end if; 
        end if;
    end process;

    add51_3244_i_i_fu_142_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                add51_3244_i_i_fu_142 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                add51_3244_i_i_fu_142 <= grp_fu_3180_p_dout0;
            end if; 
        end if;
    end process;

    add51_4245_i_i_fu_146_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                add51_4245_i_i_fu_146 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                add51_4245_i_i_fu_146 <= grp_fu_5700_p_dout0;
            end if; 
        end if;
    end process;

    add51_5246_i_i_fu_150_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                add51_5246_i_i_fu_150 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                add51_5246_i_i_fu_150 <= grp_fu_5704_p_dout0;
            end if; 
        end if;
    end process;

    add51_6247_i_i_fu_154_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                add51_6247_i_i_fu_154 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                add51_6247_i_i_fu_154 <= grp_fu_3180_p_dout0;
            end if; 
        end if;
    end process;

    add51_7248_i_i_fu_158_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                add51_7248_i_i_fu_158 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                add51_7248_i_i_fu_158 <= grp_fu_5700_p_dout0;
            end if; 
        end if;
    end process;

    add51_8249_i_i_fu_162_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                add51_8249_i_i_fu_162 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                add51_8249_i_i_fu_162 <= grp_fu_5704_p_dout0;
            end if; 
        end if;
    end process;

    ky_fu_166_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln161_fu_775_p2 = ap_const_lv1_0))) then 
                    ky_fu_166 <= add_ln161_fu_781_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    ky_fu_166 <= ap_const_lv4_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln161_fu_775_p2 = ap_const_lv1_0))) then
                    add_ln168_5_reg_1303(9 downto 1) <= add_ln168_5_fu_896_p2(9 downto 1);
                sub_ln168_reg_1282 <= sub_ln168_fu_803_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln161_reg_1278 <= icmp_ln161_fu_775_p2;
                icmp_ln161_reg_1278_pp0_iter1_reg <= icmp_ln161_reg_1278;
                icmp_ln161_reg_1278_pp0_iter2_reg <= icmp_ln161_reg_1278_pp0_iter1_reg;
                    p_cast18_i_i_cast_reg_1273(7 downto 0) <= p_cast18_i_i_cast_fu_718_p1(7 downto 0);
                    p_cast19_i_i_cast_reg_1268(7 downto 0) <= p_cast19_i_i_cast_fu_714_p1(7 downto 0);
                    p_cast20_i_i_cast_reg_1263(7 downto 0) <= p_cast20_i_i_cast_fu_710_p1(7 downto 0);
                    p_cast21_i_i_cast_reg_1258(7 downto 0) <= p_cast21_i_i_cast_fu_706_p1(7 downto 0);
                    p_cast22_i_i_cast_reg_1253(7 downto 0) <= p_cast22_i_i_cast_fu_702_p1(7 downto 0);
                    p_cast23_i_i_cast_reg_1248(7 downto 0) <= p_cast23_i_i_cast_fu_698_p1(7 downto 0);
                    p_cast24_i_i_cast_reg_1243(7 downto 0) <= p_cast24_i_i_cast_fu_694_p1(7 downto 0);
                    p_cast25_i_i_cast_reg_1238(7 downto 0) <= p_cast25_i_i_cast_fu_690_p1(7 downto 0);
                    p_cast26_i_i_cast_reg_1233(7 downto 0) <= p_cast26_i_i_cast_fu_686_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                mul_1_i_i_reg_1576 <= grp_fu_5712_p_dout0;
                mul_2_i_i_reg_1581 <= grp_fu_5716_p_dout0;
                mul_i_i_reg_1571 <= grp_fu_5708_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                mul_3_i_i_reg_1601 <= grp_fu_5708_p_dout0;
                mul_4_i_i_reg_1606 <= grp_fu_5712_p_dout0;
                mul_5_i_i_reg_1611 <= grp_fu_5716_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                mul_6_i_i_reg_1631 <= grp_fu_5708_p_dout0;
                mul_7_i_i_reg_1636 <= grp_fu_5712_p_dout0;
                mul_8_i_i_reg_1641 <= grp_fu_5716_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln161_reg_1278 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_105_reg_1421 <= srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_q0;
                srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_112_reg_1441 <= srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_q0;
                srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_119_reg_1461 <= srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_q0;
                tmp_8_i_i_reg_1416 <= grp_fu_675_p5;
                tmp_9_i_i_reg_1406 <= grp_fu_653_p5;
                tmp_i_i_reg_1411 <= grp_fu_664_p5;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_126_reg_1496 <= srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_q0;
                srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_133_reg_1516 <= srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_q0;
                srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_140_reg_1536 <= srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_q0;
                tmp_10_i_i_reg_1481 <= grp_fu_653_p5;
                tmp_11_i_i_reg_1486 <= grp_fu_664_p5;
                tmp_12_i_i_reg_1491 <= grp_fu_675_p5;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln161_reg_1278 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_84_reg_1331 <= srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_q0;
                srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_91_reg_1351 <= srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_q0;
                srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_98_reg_1371 <= srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                tmp_13_i_i_reg_1556 <= grp_fu_653_p5;
                tmp_14_i_i_reg_1561 <= grp_fu_664_p5;
                tmp_15_i_i_reg_1566 <= grp_fu_675_p5;
            end if;
        end if;
    end process;
    p_cast26_i_i_cast_reg_1233(9 downto 8) <= "00";
    p_cast25_i_i_cast_reg_1238(9 downto 8) <= "00";
    p_cast24_i_i_cast_reg_1243(9 downto 8) <= "00";
    p_cast23_i_i_cast_reg_1248(9 downto 8) <= "00";
    p_cast22_i_i_cast_reg_1253(9 downto 8) <= "00";
    p_cast21_i_i_cast_reg_1258(9 downto 8) <= "00";
    p_cast20_i_i_cast_reg_1263(9 downto 8) <= "00";
    p_cast19_i_i_cast_reg_1268(9 downto 8) <= "00";
    p_cast18_i_i_cast_reg_1273(9 downto 8) <= "00";
    add_ln168_5_reg_1303(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage2_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to3, ap_block_pp0_stage1_subdone, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to3 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    add51241_i_i_out <= add51241_i_i_fu_130;

    add51241_i_i_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage2, icmp_ln161_reg_1278_pp0_iter2_reg, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln161_reg_1278_pp0_iter2_reg = ap_const_lv1_1))) then 
            add51241_i_i_out_ap_vld <= ap_const_logic_1;
        else 
            add51241_i_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add51_1242_i_i_out <= add51_1242_i_i_fu_134;

    add51_1242_i_i_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage2, icmp_ln161_reg_1278_pp0_iter2_reg, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln161_reg_1278_pp0_iter2_reg = ap_const_lv1_1))) then 
            add51_1242_i_i_out_ap_vld <= ap_const_logic_1;
        else 
            add51_1242_i_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add51_2243_i_i_out <= add51_2243_i_i_fu_138;

    add51_2243_i_i_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage2, icmp_ln161_reg_1278_pp0_iter2_reg, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln161_reg_1278_pp0_iter2_reg = ap_const_lv1_1))) then 
            add51_2243_i_i_out_ap_vld <= ap_const_logic_1;
        else 
            add51_2243_i_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add51_3244_i_i_out <= add51_3244_i_i_fu_142;

    add51_3244_i_i_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage2, icmp_ln161_reg_1278_pp0_iter2_reg, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln161_reg_1278_pp0_iter2_reg = ap_const_lv1_1))) then 
            add51_3244_i_i_out_ap_vld <= ap_const_logic_1;
        else 
            add51_3244_i_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add51_4245_i_i_out <= add51_4245_i_i_fu_146;

    add51_4245_i_i_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage2, icmp_ln161_reg_1278_pp0_iter2_reg, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln161_reg_1278_pp0_iter2_reg = ap_const_lv1_1))) then 
            add51_4245_i_i_out_ap_vld <= ap_const_logic_1;
        else 
            add51_4245_i_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add51_5246_i_i_out <= add51_5246_i_i_fu_150;

    add51_5246_i_i_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage2, icmp_ln161_reg_1278_pp0_iter2_reg, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln161_reg_1278_pp0_iter2_reg = ap_const_lv1_1))) then 
            add51_5246_i_i_out_ap_vld <= ap_const_logic_1;
        else 
            add51_5246_i_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add51_6247_i_i_out <= add51_6247_i_i_fu_154;

    add51_6247_i_i_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage2, icmp_ln161_reg_1278_pp0_iter2_reg, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln161_reg_1278_pp0_iter2_reg = ap_const_lv1_1))) then 
            add51_6247_i_i_out_ap_vld <= ap_const_logic_1;
        else 
            add51_6247_i_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add51_7248_i_i_out <= add51_7248_i_i_fu_158;

    add51_7248_i_i_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage2, icmp_ln161_reg_1278_pp0_iter2_reg, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln161_reg_1278_pp0_iter2_reg = ap_const_lv1_1))) then 
            add51_7248_i_i_out_ap_vld <= ap_const_logic_1;
        else 
            add51_7248_i_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add51_8249_i_i_out <= add51_8249_i_i_fu_162;

    add51_8249_i_i_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage2, icmp_ln161_reg_1278_pp0_iter2_reg, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln161_reg_1278_pp0_iter2_reg = ap_const_lv1_1))) then 
            add51_8249_i_i_out_ap_vld <= ap_const_logic_1;
        else 
            add51_8249_i_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add_ln161_fu_781_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_ky_2) + unsigned(ap_const_lv4_1));
    add_ln168_10_fu_975_p2 <= std_logic_vector(unsigned(add_ln168_5_reg_1303) + unsigned(p_cast22_i_i_cast_reg_1253));
    add_ln168_11_fu_986_p2 <= std_logic_vector(unsigned(add_ln168_5_reg_1303) + unsigned(p_cast23_i_i_cast_reg_1248));
    add_ln168_12_fu_997_p2 <= std_logic_vector(unsigned(add_ln168_5_reg_1303) + unsigned(p_cast24_i_i_cast_reg_1243));
    add_ln168_13_fu_1008_p2 <= std_logic_vector(unsigned(add_ln168_5_reg_1303) + unsigned(p_cast25_i_i_cast_reg_1238));
    add_ln168_14_fu_1019_p2 <= std_logic_vector(unsigned(add_ln168_5_reg_1303) + unsigned(p_cast26_i_i_cast_reg_1233));
    add_ln168_1_fu_791_p2 <= std_logic_vector(unsigned(add_ln168) + unsigned(zext_ln168_fu_787_p1));
    add_ln168_2_fu_907_p2 <= std_logic_vector(unsigned(sub_ln168_reg_1282) + unsigned(ap_const_lv11_1));
    add_ln168_3_fu_952_p2 <= std_logic_vector(unsigned(sub_ln168_reg_1282) + unsigned(ap_const_lv11_2));
    add_ln168_4_fu_866_p2 <= std_logic_vector(unsigned(sub_ln168_1_fu_860_p2) + unsigned(zext_ln168_4_fu_832_p1));
    add_ln168_5_fu_896_p2 <= std_logic_vector(unsigned(p_shl4_fu_876_p3) + unsigned(p_shl5_fu_888_p3));
    add_ln168_6_fu_919_p2 <= std_logic_vector(unsigned(add_ln168_5_reg_1303) + unsigned(p_cast18_i_i_cast_reg_1273));
    add_ln168_7_fu_930_p2 <= std_logic_vector(unsigned(add_ln168_5_reg_1303) + unsigned(p_cast19_i_i_cast_reg_1268));
    add_ln168_8_fu_941_p2 <= std_logic_vector(unsigned(add_ln168_5_reg_1303) + unsigned(p_cast20_i_i_cast_reg_1263));
    add_ln168_9_fu_964_p2 <= std_logic_vector(unsigned(add_ln168_5_reg_1303) + unsigned(p_cast21_i_i_cast_reg_1258));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage1_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage2_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage2_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage2_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone, icmp_ln161_reg_1278)
    begin
        if (((icmp_ln161_reg_1278 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_condition_exit_pp0_iter0_stage2 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter2_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to3_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to3 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to3 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage2;

    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_add51241_i_i_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, add51241_i_i_fu_130, grp_fu_3180_p_dout0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_add51241_i_i_load <= grp_fu_3180_p_dout0;
        else 
            ap_sig_allocacmp_add51241_i_i_load <= add51241_i_i_fu_130;
        end if; 
    end process;


    ap_sig_allocacmp_add51_1242_i_i_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, add51_1242_i_i_fu_134, grp_fu_5700_p_dout0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_add51_1242_i_i_load <= grp_fu_5700_p_dout0;
        else 
            ap_sig_allocacmp_add51_1242_i_i_load <= add51_1242_i_i_fu_134;
        end if; 
    end process;


    ap_sig_allocacmp_add51_2243_i_i_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, add51_2243_i_i_fu_138, grp_fu_5704_p_dout0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_add51_2243_i_i_load <= grp_fu_5704_p_dout0;
        else 
            ap_sig_allocacmp_add51_2243_i_i_load <= add51_2243_i_i_fu_138;
        end if; 
    end process;


    ap_sig_allocacmp_add51_3244_i_i_load_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, add51_3244_i_i_fu_142, grp_fu_3180_p_dout0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_sig_allocacmp_add51_3244_i_i_load <= grp_fu_3180_p_dout0;
        else 
            ap_sig_allocacmp_add51_3244_i_i_load <= add51_3244_i_i_fu_142;
        end if; 
    end process;


    ap_sig_allocacmp_add51_4245_i_i_load_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, add51_4245_i_i_fu_146, grp_fu_5700_p_dout0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_sig_allocacmp_add51_4245_i_i_load <= grp_fu_5700_p_dout0;
        else 
            ap_sig_allocacmp_add51_4245_i_i_load <= add51_4245_i_i_fu_146;
        end if; 
    end process;


    ap_sig_allocacmp_add51_5246_i_i_load_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, add51_5246_i_i_fu_150, grp_fu_5704_p_dout0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_sig_allocacmp_add51_5246_i_i_load <= grp_fu_5704_p_dout0;
        else 
            ap_sig_allocacmp_add51_5246_i_i_load <= add51_5246_i_i_fu_150;
        end if; 
    end process;


    ap_sig_allocacmp_add51_6247_i_i_load_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, add51_6247_i_i_fu_154, grp_fu_3180_p_dout0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_sig_allocacmp_add51_6247_i_i_load <= grp_fu_3180_p_dout0;
        else 
            ap_sig_allocacmp_add51_6247_i_i_load <= add51_6247_i_i_fu_154;
        end if; 
    end process;


    ap_sig_allocacmp_add51_7248_i_i_load_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, add51_7248_i_i_fu_158, grp_fu_5700_p_dout0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_sig_allocacmp_add51_7248_i_i_load <= grp_fu_5700_p_dout0;
        else 
            ap_sig_allocacmp_add51_7248_i_i_load <= add51_7248_i_i_fu_158;
        end if; 
    end process;


    ap_sig_allocacmp_add51_8249_i_i_load_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, add51_8249_i_i_fu_162, grp_fu_5704_p_dout0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_sig_allocacmp_add51_8249_i_i_load <= grp_fu_5704_p_dout0;
        else 
            ap_sig_allocacmp_add51_8249_i_i_load <= add51_8249_i_i_fu_162;
        end if; 
    end process;


    ap_sig_allocacmp_ky_2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, ky_fu_166)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_ky_2 <= ap_const_lv4_0;
        else 
            ap_sig_allocacmp_ky_2 <= ky_fu_166;
        end if; 
    end process;

    empty_fu_826_p2 <= std_logic_vector(unsigned(tmp_cast_fu_822_p1) + unsigned(y0));
    grp_fu_3180_p_ce <= ap_const_logic_1;
    grp_fu_3180_p_din0 <= grp_fu_629_p0;
    grp_fu_3180_p_din1 <= grp_fu_629_p1;
    grp_fu_3180_p_opcode <= ap_const_lv2_0;
    grp_fu_5700_p_ce <= ap_const_logic_1;
    grp_fu_5700_p_din0 <= grp_fu_633_p0;
    grp_fu_5700_p_din1 <= grp_fu_633_p1;
    grp_fu_5700_p_opcode <= ap_const_lv2_0;
    grp_fu_5704_p_ce <= ap_const_logic_1;
    grp_fu_5704_p_din0 <= grp_fu_637_p0;
    grp_fu_5704_p_din1 <= grp_fu_637_p1;
    grp_fu_5704_p_opcode <= ap_const_lv2_0;
    grp_fu_5708_p_ce <= ap_const_logic_1;
    grp_fu_5708_p_din0 <= grp_fu_641_p0;
    grp_fu_5708_p_din1 <= grp_fu_641_p1;
    grp_fu_5712_p_ce <= ap_const_logic_1;
    grp_fu_5712_p_din0 <= grp_fu_645_p0;
    grp_fu_5712_p_din1 <= grp_fu_645_p1;
    grp_fu_5716_p_ce <= ap_const_logic_1;
    grp_fu_5716_p_din0 <= grp_fu_649_p0;
    grp_fu_5716_p_din1 <= grp_fu_649_p1;

    grp_fu_629_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_sig_allocacmp_add51241_i_i_load, ap_sig_allocacmp_add51_3244_i_i_load, ap_sig_allocacmp_add51_6247_i_i_load)
    begin
        if ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_fu_629_p0 <= ap_sig_allocacmp_add51_6247_i_i_load;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_fu_629_p0 <= ap_sig_allocacmp_add51_3244_i_i_load;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_fu_629_p0 <= ap_sig_allocacmp_add51241_i_i_load;
            else 
                grp_fu_629_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_629_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_629_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, mul_i_i_reg_1571, mul_3_i_i_reg_1601, mul_6_i_i_reg_1631, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_fu_629_p1 <= mul_6_i_i_reg_1631;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_fu_629_p1 <= mul_3_i_i_reg_1601;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_fu_629_p1 <= mul_i_i_reg_1571;
            else 
                grp_fu_629_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_629_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_633_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_sig_allocacmp_add51_1242_i_i_load, ap_sig_allocacmp_add51_4245_i_i_load, ap_sig_allocacmp_add51_7248_i_i_load)
    begin
        if ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_fu_633_p0 <= ap_sig_allocacmp_add51_7248_i_i_load;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_fu_633_p0 <= ap_sig_allocacmp_add51_4245_i_i_load;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_fu_633_p0 <= ap_sig_allocacmp_add51_1242_i_i_load;
            else 
                grp_fu_633_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_633_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_633_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, mul_1_i_i_reg_1576, mul_4_i_i_reg_1606, mul_7_i_i_reg_1636, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_fu_633_p1 <= mul_7_i_i_reg_1636;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_fu_633_p1 <= mul_4_i_i_reg_1606;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_fu_633_p1 <= mul_1_i_i_reg_1576;
            else 
                grp_fu_633_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_633_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_637_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_sig_allocacmp_add51_2243_i_i_load, ap_sig_allocacmp_add51_5246_i_i_load, ap_sig_allocacmp_add51_8249_i_i_load)
    begin
        if ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_fu_637_p0 <= ap_sig_allocacmp_add51_8249_i_i_load;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_fu_637_p0 <= ap_sig_allocacmp_add51_5246_i_i_load;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_fu_637_p0 <= ap_sig_allocacmp_add51_2243_i_i_load;
            else 
                grp_fu_637_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_637_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_637_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, mul_2_i_i_reg_1581, mul_5_i_i_reg_1611, mul_8_i_i_reg_1641, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_fu_637_p1 <= mul_8_i_i_reg_1641;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_fu_637_p1 <= mul_5_i_i_reg_1611;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_fu_637_p1 <= mul_2_i_i_reg_1581;
            else 
                grp_fu_637_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_637_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_641_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_84_reg_1331, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_105_reg_1421, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_126_reg_1496, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_fu_641_p0 <= srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_126_reg_1496;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_fu_641_p0 <= srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_105_reg_1421;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_fu_641_p0 <= srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_84_reg_1331;
            else 
                grp_fu_641_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_641_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_641_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, tmp_9_i_i_reg_1406, tmp_10_i_i_reg_1481, tmp_13_i_i_reg_1556, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_fu_641_p1 <= tmp_13_i_i_reg_1556;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_fu_641_p1 <= tmp_10_i_i_reg_1481;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_fu_641_p1 <= tmp_9_i_i_reg_1406;
            else 
                grp_fu_641_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_641_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_645_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_91_reg_1351, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_112_reg_1441, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_133_reg_1516, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_fu_645_p0 <= srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_133_reg_1516;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_fu_645_p0 <= srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_112_reg_1441;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_fu_645_p0 <= srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_91_reg_1351;
            else 
                grp_fu_645_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_645_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_645_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, tmp_i_i_reg_1411, tmp_11_i_i_reg_1486, tmp_14_i_i_reg_1561, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_fu_645_p1 <= tmp_14_i_i_reg_1561;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_fu_645_p1 <= tmp_11_i_i_reg_1486;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_fu_645_p1 <= tmp_i_i_reg_1411;
            else 
                grp_fu_645_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_645_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_649_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_98_reg_1371, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_119_reg_1461, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_140_reg_1536, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_fu_649_p0 <= srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_140_reg_1536;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_fu_649_p0 <= srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_119_reg_1461;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_fu_649_p0 <= srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_98_reg_1371;
            else 
                grp_fu_649_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_649_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_649_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, tmp_8_i_i_reg_1416, tmp_12_i_i_reg_1491, tmp_15_i_i_reg_1566, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_fu_649_p1 <= tmp_15_i_i_reg_1566;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_fu_649_p1 <= tmp_12_i_i_reg_1491;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_fu_649_p1 <= tmp_8_i_i_reg_1416;
            else 
                grp_fu_649_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_649_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    icmp_ln161_fu_775_p2 <= "1" when (ap_sig_allocacmp_ky_2 = ap_const_lv4_9) else "0";
    p_cast18_i_i_cast_fu_718_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_cast18_i_i),10));
    p_cast19_i_i_cast_fu_714_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_cast19_i_i),10));
    p_cast20_i_i_cast_fu_710_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_cast20_i_i),10));
    p_cast21_i_i_cast_fu_706_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_cast21_i_i),10));
    p_cast22_i_i_cast_fu_702_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_cast22_i_i),10));
    p_cast23_i_i_cast_fu_698_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_cast23_i_i),10));
    p_cast24_i_i_cast_fu_694_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_cast24_i_i),10));
    p_cast25_i_i_cast_fu_690_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_cast25_i_i),10));
    p_cast26_i_i_cast_fu_686_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_cast26_i_i),10));
    p_shl2_fu_840_p3 <= (trunc_ln168_fu_836_p1 & ap_const_lv5_0);
    p_shl3_fu_852_p3 <= (trunc_ln168_1_fu_848_p1 & ap_const_lv2_0);
    p_shl4_fu_876_p3 <= (trunc_ln168_2_fu_872_p1 & ap_const_lv3_0);
    p_shl5_fu_888_p3 <= (trunc_ln168_3_fu_884_p1 & ap_const_lv1_0);
    p_smodpost_i_i_read_reg_1226 <= p_smodpost_i_i;
    shl_ln168_fu_797_p2 <= std_logic_vector(shift_left(unsigned(add_ln168_1_fu_791_p2),to_integer(unsigned('0' & ap_const_lv11_2(11-1 downto 0)))));

    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, zext_ln168_1_fu_809_p1, ap_block_pp0_stage0, zext_ln168_2_fu_912_p1, ap_block_pp0_stage1, zext_ln168_3_fu_957_p1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0 <= zext_ln168_3_fu_957_p1(11 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0 <= zext_ln168_2_fu_912_p1(11 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0 <= zext_ln168_1_fu_809_p1(11 - 1 downto 0);
            else 
                srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0 <= ap_const_logic_1;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, zext_ln168_1_fu_809_p1, ap_block_pp0_stage0, zext_ln168_2_fu_912_p1, ap_block_pp0_stage1, zext_ln168_3_fu_957_p1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0 <= zext_ln168_3_fu_957_p1(11 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0 <= zext_ln168_2_fu_912_p1(11 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0 <= zext_ln168_1_fu_809_p1(11 - 1 downto 0);
            else 
                srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0 <= ap_const_logic_1;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, zext_ln168_1_fu_809_p1, ap_block_pp0_stage0, zext_ln168_2_fu_912_p1, ap_block_pp0_stage1, zext_ln168_3_fu_957_p1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0 <= zext_ln168_3_fu_957_p1(11 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0 <= zext_ln168_2_fu_912_p1(11 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0 <= zext_ln168_1_fu_809_p1(11 - 1 downto 0);
            else 
                srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0 <= ap_const_logic_1;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, icmp_ln161_reg_1278, p_smodpost_i_i_read_reg_1226, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, ap_block_pp0_stage1, zext_ln168_5_fu_923_p1, zext_ln168_6_fu_934_p1, zext_ln168_7_fu_945_p1, ap_block_pp0_stage2, zext_ln168_8_fu_968_p1, zext_ln168_9_fu_979_p1, zext_ln168_10_fu_990_p1, zext_ln168_11_fu_1001_p1, zext_ln168_12_fu_1012_p1, zext_ln168_13_fu_1023_p1)
    begin
        if ((not((p_smodpost_i_i_read_reg_1226 = ap_const_lv2_2)) and not((p_smodpost_i_i_read_reg_1226 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_smodpost_i_i_read_reg_1226 = ap_const_lv2_0))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_address0 <= zext_ln168_13_fu_1023_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_smodpost_i_i_read_reg_1226 = ap_const_lv2_1))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_address0 <= zext_ln168_12_fu_1012_p1(10 - 1 downto 0);
        elsif ((not((p_smodpost_i_i_read_reg_1226 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_smodpost_i_i_read_reg_1226 = ap_const_lv2_2))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_address0 <= zext_ln168_11_fu_1001_p1(10 - 1 downto 0);
        elsif ((not((p_smodpost_i_i_read_reg_1226 = ap_const_lv2_2)) and not((p_smodpost_i_i_read_reg_1226 = ap_const_lv2_1)) and (icmp_ln161_reg_1278 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (p_smodpost_i_i_read_reg_1226 = ap_const_lv2_0))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_address0 <= zext_ln168_10_fu_990_p1(10 - 1 downto 0);
        elsif (((icmp_ln161_reg_1278 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (p_smodpost_i_i_read_reg_1226 = ap_const_lv2_1))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_address0 <= zext_ln168_9_fu_979_p1(10 - 1 downto 0);
        elsif ((not((p_smodpost_i_i_read_reg_1226 = ap_const_lv2_1)) and (icmp_ln161_reg_1278 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (p_smodpost_i_i_read_reg_1226 = ap_const_lv2_2))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_address0 <= zext_ln168_8_fu_968_p1(10 - 1 downto 0);
        elsif ((not((p_smodpost_i_i_read_reg_1226 = ap_const_lv2_2)) and not((p_smodpost_i_i_read_reg_1226 = ap_const_lv2_1)) and (icmp_ln161_reg_1278 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (p_smodpost_i_i_read_reg_1226 = ap_const_lv2_0))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_address0 <= zext_ln168_7_fu_945_p1(10 - 1 downto 0);
        elsif (((icmp_ln161_reg_1278 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (p_smodpost_i_i_read_reg_1226 = ap_const_lv2_1))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_address0 <= zext_ln168_6_fu_934_p1(10 - 1 downto 0);
        elsif ((not((p_smodpost_i_i_read_reg_1226 = ap_const_lv2_1)) and (icmp_ln161_reg_1278 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (p_smodpost_i_i_read_reg_1226 = ap_const_lv2_2))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_address0 <= zext_ln168_5_fu_923_p1(10 - 1 downto 0);
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, icmp_ln161_reg_1278, ap_block_pp0_stage0_11001, p_smodpost_i_i_read_reg_1226, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if (((not((p_smodpost_i_i_read_reg_1226 = ap_const_lv2_2)) and not((p_smodpost_i_i_read_reg_1226 = ap_const_lv2_1)) and (icmp_ln161_reg_1278 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (p_smodpost_i_i_read_reg_1226 = ap_const_lv2_0)) or (not((p_smodpost_i_i_read_reg_1226 = ap_const_lv2_2)) and not((p_smodpost_i_i_read_reg_1226 = ap_const_lv2_1)) and (icmp_ln161_reg_1278 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (p_smodpost_i_i_read_reg_1226 = ap_const_lv2_0)) or (not((p_smodpost_i_i_read_reg_1226 = ap_const_lv2_2)) and not((p_smodpost_i_i_read_reg_1226 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_smodpost_i_i_read_reg_1226 = ap_const_lv2_0)) 
    or (not((p_smodpost_i_i_read_reg_1226 = ap_const_lv2_1)) and (icmp_ln161_reg_1278 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (p_smodpost_i_i_read_reg_1226 = ap_const_lv2_2)) or (not((p_smodpost_i_i_read_reg_1226 = ap_const_lv2_1)) and (icmp_ln161_reg_1278 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (p_smodpost_i_i_read_reg_1226 = ap_const_lv2_2)) or (not((p_smodpost_i_i_read_reg_1226 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_smodpost_i_i_read_reg_1226 = ap_const_lv2_2)) or ((icmp_ln161_reg_1278 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 
    = ap_CS_fsm_pp0_stage2) and (p_smodpost_i_i_read_reg_1226 = ap_const_lv2_1)) or ((icmp_ln161_reg_1278 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (p_smodpost_i_i_read_reg_1226 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_smodpost_i_i_read_reg_1226 = ap_const_lv2_1)))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_ce0 <= ap_const_logic_1;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, icmp_ln161_reg_1278, p_smodpost_i_i_read_reg_1226, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, ap_block_pp0_stage1, zext_ln168_5_fu_923_p1, zext_ln168_6_fu_934_p1, zext_ln168_7_fu_945_p1, ap_block_pp0_stage2, zext_ln168_8_fu_968_p1, zext_ln168_9_fu_979_p1, zext_ln168_10_fu_990_p1, zext_ln168_11_fu_1001_p1, zext_ln168_12_fu_1012_p1, zext_ln168_13_fu_1023_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_smodpost_i_i_read_reg_1226 = ap_const_lv2_1))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_address0 <= zext_ln168_13_fu_1023_p1(10 - 1 downto 0);
        elsif ((not((p_smodpost_i_i_read_reg_1226 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_smodpost_i_i_read_reg_1226 = ap_const_lv2_2))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_address0 <= zext_ln168_12_fu_1012_p1(10 - 1 downto 0);
        elsif ((not((p_smodpost_i_i_read_reg_1226 = ap_const_lv2_2)) and not((p_smodpost_i_i_read_reg_1226 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_smodpost_i_i_read_reg_1226 = ap_const_lv2_0))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_address0 <= zext_ln168_11_fu_1001_p1(10 - 1 downto 0);
        elsif (((icmp_ln161_reg_1278 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (p_smodpost_i_i_read_reg_1226 = ap_const_lv2_1))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_address0 <= zext_ln168_10_fu_990_p1(10 - 1 downto 0);
        elsif ((not((p_smodpost_i_i_read_reg_1226 = ap_const_lv2_1)) and (icmp_ln161_reg_1278 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (p_smodpost_i_i_read_reg_1226 = ap_const_lv2_2))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_address0 <= zext_ln168_9_fu_979_p1(10 - 1 downto 0);
        elsif ((not((p_smodpost_i_i_read_reg_1226 = ap_const_lv2_2)) and not((p_smodpost_i_i_read_reg_1226 = ap_const_lv2_1)) and (icmp_ln161_reg_1278 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (p_smodpost_i_i_read_reg_1226 = ap_const_lv2_0))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_address0 <= zext_ln168_8_fu_968_p1(10 - 1 downto 0);
        elsif (((icmp_ln161_reg_1278 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (p_smodpost_i_i_read_reg_1226 = ap_const_lv2_1))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_address0 <= zext_ln168_7_fu_945_p1(10 - 1 downto 0);
        elsif ((not((p_smodpost_i_i_read_reg_1226 = ap_const_lv2_1)) and (icmp_ln161_reg_1278 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (p_smodpost_i_i_read_reg_1226 = ap_const_lv2_2))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_address0 <= zext_ln168_6_fu_934_p1(10 - 1 downto 0);
        elsif ((not((p_smodpost_i_i_read_reg_1226 = ap_const_lv2_2)) and not((p_smodpost_i_i_read_reg_1226 = ap_const_lv2_1)) and (icmp_ln161_reg_1278 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (p_smodpost_i_i_read_reg_1226 = ap_const_lv2_0))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_address0 <= zext_ln168_5_fu_923_p1(10 - 1 downto 0);
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, icmp_ln161_reg_1278, ap_block_pp0_stage0_11001, p_smodpost_i_i_read_reg_1226, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if (((not((p_smodpost_i_i_read_reg_1226 = ap_const_lv2_2)) and not((p_smodpost_i_i_read_reg_1226 = ap_const_lv2_1)) and (icmp_ln161_reg_1278 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (p_smodpost_i_i_read_reg_1226 = ap_const_lv2_0)) or (not((p_smodpost_i_i_read_reg_1226 = ap_const_lv2_2)) and not((p_smodpost_i_i_read_reg_1226 = ap_const_lv2_1)) and (icmp_ln161_reg_1278 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (p_smodpost_i_i_read_reg_1226 = ap_const_lv2_0)) or (not((p_smodpost_i_i_read_reg_1226 = ap_const_lv2_2)) and not((p_smodpost_i_i_read_reg_1226 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_smodpost_i_i_read_reg_1226 = ap_const_lv2_0)) 
    or (not((p_smodpost_i_i_read_reg_1226 = ap_const_lv2_1)) and (icmp_ln161_reg_1278 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (p_smodpost_i_i_read_reg_1226 = ap_const_lv2_2)) or (not((p_smodpost_i_i_read_reg_1226 = ap_const_lv2_1)) and (icmp_ln161_reg_1278 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (p_smodpost_i_i_read_reg_1226 = ap_const_lv2_2)) or (not((p_smodpost_i_i_read_reg_1226 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_smodpost_i_i_read_reg_1226 = ap_const_lv2_2)) or ((icmp_ln161_reg_1278 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 
    = ap_CS_fsm_pp0_stage2) and (p_smodpost_i_i_read_reg_1226 = ap_const_lv2_1)) or ((icmp_ln161_reg_1278 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (p_smodpost_i_i_read_reg_1226 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_smodpost_i_i_read_reg_1226 = ap_const_lv2_1)))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_ce0 <= ap_const_logic_1;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, icmp_ln161_reg_1278, p_smodpost_i_i_read_reg_1226, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, ap_block_pp0_stage1, zext_ln168_5_fu_923_p1, zext_ln168_6_fu_934_p1, zext_ln168_7_fu_945_p1, ap_block_pp0_stage2, zext_ln168_8_fu_968_p1, zext_ln168_9_fu_979_p1, zext_ln168_10_fu_990_p1, zext_ln168_11_fu_1001_p1, zext_ln168_12_fu_1012_p1, zext_ln168_13_fu_1023_p1)
    begin
        if ((not((p_smodpost_i_i_read_reg_1226 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_smodpost_i_i_read_reg_1226 = ap_const_lv2_2))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_address0 <= zext_ln168_13_fu_1023_p1(10 - 1 downto 0);
        elsif ((not((p_smodpost_i_i_read_reg_1226 = ap_const_lv2_2)) and not((p_smodpost_i_i_read_reg_1226 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_smodpost_i_i_read_reg_1226 = ap_const_lv2_0))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_address0 <= zext_ln168_12_fu_1012_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_smodpost_i_i_read_reg_1226 = ap_const_lv2_1))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_address0 <= zext_ln168_11_fu_1001_p1(10 - 1 downto 0);
        elsif ((not((p_smodpost_i_i_read_reg_1226 = ap_const_lv2_1)) and (icmp_ln161_reg_1278 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (p_smodpost_i_i_read_reg_1226 = ap_const_lv2_2))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_address0 <= zext_ln168_10_fu_990_p1(10 - 1 downto 0);
        elsif ((not((p_smodpost_i_i_read_reg_1226 = ap_const_lv2_2)) and not((p_smodpost_i_i_read_reg_1226 = ap_const_lv2_1)) and (icmp_ln161_reg_1278 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (p_smodpost_i_i_read_reg_1226 = ap_const_lv2_0))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_address0 <= zext_ln168_9_fu_979_p1(10 - 1 downto 0);
        elsif (((icmp_ln161_reg_1278 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (p_smodpost_i_i_read_reg_1226 = ap_const_lv2_1))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_address0 <= zext_ln168_8_fu_968_p1(10 - 1 downto 0);
        elsif ((not((p_smodpost_i_i_read_reg_1226 = ap_const_lv2_1)) and (icmp_ln161_reg_1278 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (p_smodpost_i_i_read_reg_1226 = ap_const_lv2_2))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_address0 <= zext_ln168_7_fu_945_p1(10 - 1 downto 0);
        elsif ((not((p_smodpost_i_i_read_reg_1226 = ap_const_lv2_2)) and not((p_smodpost_i_i_read_reg_1226 = ap_const_lv2_1)) and (icmp_ln161_reg_1278 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (p_smodpost_i_i_read_reg_1226 = ap_const_lv2_0))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_address0 <= zext_ln168_6_fu_934_p1(10 - 1 downto 0);
        elsif (((icmp_ln161_reg_1278 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (p_smodpost_i_i_read_reg_1226 = ap_const_lv2_1))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_address0 <= zext_ln168_5_fu_923_p1(10 - 1 downto 0);
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, icmp_ln161_reg_1278, ap_block_pp0_stage0_11001, p_smodpost_i_i_read_reg_1226, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if (((not((p_smodpost_i_i_read_reg_1226 = ap_const_lv2_2)) and not((p_smodpost_i_i_read_reg_1226 = ap_const_lv2_1)) and (icmp_ln161_reg_1278 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (p_smodpost_i_i_read_reg_1226 = ap_const_lv2_0)) or (not((p_smodpost_i_i_read_reg_1226 = ap_const_lv2_2)) and not((p_smodpost_i_i_read_reg_1226 = ap_const_lv2_1)) and (icmp_ln161_reg_1278 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (p_smodpost_i_i_read_reg_1226 = ap_const_lv2_0)) or (not((p_smodpost_i_i_read_reg_1226 = ap_const_lv2_2)) and not((p_smodpost_i_i_read_reg_1226 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_smodpost_i_i_read_reg_1226 = ap_const_lv2_0)) 
    or (not((p_smodpost_i_i_read_reg_1226 = ap_const_lv2_1)) and (icmp_ln161_reg_1278 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (p_smodpost_i_i_read_reg_1226 = ap_const_lv2_2)) or (not((p_smodpost_i_i_read_reg_1226 = ap_const_lv2_1)) and (icmp_ln161_reg_1278 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (p_smodpost_i_i_read_reg_1226 = ap_const_lv2_2)) or (not((p_smodpost_i_i_read_reg_1226 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_smodpost_i_i_read_reg_1226 = ap_const_lv2_2)) or ((icmp_ln161_reg_1278 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 
    = ap_CS_fsm_pp0_stage2) and (p_smodpost_i_i_read_reg_1226 = ap_const_lv2_1)) or ((icmp_ln161_reg_1278 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (p_smodpost_i_i_read_reg_1226 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_smodpost_i_i_read_reg_1226 = ap_const_lv2_1)))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_ce0 <= ap_const_logic_1;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    sub_ln168_1_fu_860_p2 <= std_logic_vector(unsigned(p_shl2_fu_840_p3) - unsigned(p_shl3_fu_852_p3));
    sub_ln168_fu_803_p2 <= std_logic_vector(unsigned(shl_ln168_fu_797_p2) - unsigned(add_ln168_1_fu_791_p2));
    tmp_cast_fu_822_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_816_p2),6));
    tmp_fu_816_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_ky_2) + unsigned(ap_const_lv4_2));
    trunc_ln168_1_fu_848_p1 <= p_read4(61 - 1 downto 0);
    trunc_ln168_2_fu_872_p1 <= add_ln168_4_fu_866_p2(7 - 1 downto 0);
    trunc_ln168_3_fu_884_p1 <= add_ln168_4_fu_866_p2(9 - 1 downto 0);
    trunc_ln168_fu_836_p1 <= p_read4(58 - 1 downto 0);
    zext_ln168_10_fu_990_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln168_11_fu_986_p2),64));
    zext_ln168_11_fu_1001_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln168_12_fu_997_p2),64));
    zext_ln168_12_fu_1012_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln168_13_fu_1008_p2),64));
    zext_ln168_13_fu_1023_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln168_14_fu_1019_p2),64));
    zext_ln168_1_fu_809_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln168_fu_803_p2),64));
    zext_ln168_2_fu_912_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln168_2_fu_907_p2),64));
    zext_ln168_3_fu_957_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln168_3_fu_952_p2),64));
    zext_ln168_4_fu_832_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_fu_826_p2),63));
    zext_ln168_5_fu_923_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln168_6_fu_919_p2),64));
    zext_ln168_6_fu_934_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln168_7_fu_930_p2),64));
    zext_ln168_7_fu_945_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln168_8_fu_941_p2),64));
    zext_ln168_8_fu_968_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln168_9_fu_964_p2),64));
    zext_ln168_9_fu_979_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln168_10_fu_975_p2),64));
    zext_ln168_fu_787_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_ky_2),11));
end behav;
