#Start recording tcl command: 2/22/2019 11:35:46
#Project Location: C:/Users/GALILEA/Desktop/ESCOM/SEXTO SEMESTRE/Arquitectura de Computadoras/Projects/shiftLR00; Project name: shiftLR00
prj_project new -name "shiftLR00" -impl "shiftLR0" -dev LCMXO2-7000HE-5TG144C -synthesis "synplify"
prj_src add "C:/Users/GALILEA/Desktop/ESCOM/SEXTO SEMESTRE/Arquitectura de Computadoras/Projects/topdiv00VHDL/div00.vhdl" "C:/Users/GALILEA/Desktop/ESCOM/SEXTO SEMESTRE/Arquitectura de Computadoras/Projects/topdiv00VHDL/osc00.vhdl" "C:/Users/GALILEA/Desktop/ESCOM/SEXTO SEMESTRE/Arquitectura de Computadoras/Projects/topdiv00VHDL/packagediv00.vhdl" "C:/Users/GALILEA/Desktop/ESCOM/SEXTO SEMESTRE/Arquitectura de Computadoras/Projects/topdiv00VHDL/topdiv00.vhdl"
prj_project save
prj_src add "C:/Users/GALILEA/Desktop/ESCOM/SEXTO SEMESTRE/Arquitectura de Computadoras/Projects/shiftLR00/shiftLR00.vhdl"
prj_src add "C:/Users/GALILEA/Desktop/ESCOM/SEXTO SEMESTRE/Arquitectura de Computadoras/Projects/shiftLR00/packageshiftLR00.vhdl"
prj_src add "C:/Users/GALILEA/Desktop/ESCOM/SEXTO SEMESTRE/Arquitectura de Computadoras/Projects/shiftLR00/topshifLR00.vhdl"
prj_project save
prj_project close
#Stop recording: 2/22/2019 11:40:43
