# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:26:19 on Oct 31,2017
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 11:26:19 on Oct 31,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work signExtend_testbench 
# Start time: 11:26:19 on Oct 31,2017
# Loading sv_std.std
# Loading work.signExtend_testbench
# Loading work.signExtend
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:26:43 on Oct 31,2017
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 11:26:43 on Oct 31,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:26:43 on Oct 31,2017, Elapsed time: 0:00:24
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work signExtend_testbench 
# Start time: 11:26:43 on Oct 31,2017
# Loading sv_std.std
# Loading work.signExtend_testbench
# Loading work.signExtend
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
