Classic Timing Analyzer report for MicroAddress
Wed Jul 14 01:35:42 2010
Quartus II Version 7.2 Build 151 09/26/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. tsu
  6. tco
  7. th
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                   ;
+------------------------------+-------+---------------+-------------+-------+-------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From  ; To    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-------+-------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; -0.333 ns   ; d[2]  ; inst2 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 18.128 ns   ; inst4 ; q[3]  ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 1.147 ns    ; d[4]  ; inst1 ; --         ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;             ;       ;       ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-------+-------+------------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                      ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                         ; Setting            ; From ; To ; Entity Name ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                    ; EP1C12Q240C8       ;      ;    ;             ;
; Timing Models                                                  ; Final              ;      ;    ;             ;
; Default hold multicycle                                        ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                      ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                         ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                 ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                               ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                          ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                        ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                               ; Off                ;      ;    ;             ;
; Enable Clock Latency                                           ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                  ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node          ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                          ; 10                 ;      ;    ;             ;
; Number of paths to report                                      ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                   ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                         ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                     ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                   ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis ; Off                ;      ;    ;             ;
+----------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+-------------------------------------------------------------+
; tsu                                                         ;
+-------+--------------+------------+------+-------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To    ; To Clock ;
+-------+--------------+------------+------+-------+----------+
; N/A   ; None         ; -0.333 ns  ; d[2] ; inst2 ; clk      ;
; N/A   ; None         ; -0.432 ns  ; d[1] ; inst  ; clk      ;
; N/A   ; None         ; -1.040 ns  ; d[5] ; inst3 ; clk      ;
; N/A   ; None         ; -1.091 ns  ; d[6] ; inst5 ; clk      ;
; N/A   ; None         ; -1.095 ns  ; d[3] ; inst4 ; clk      ;
; N/A   ; None         ; -1.095 ns  ; d[4] ; inst1 ; clk      ;
+-------+--------------+------------+------+-------+----------+


+---------------------------------------------------------------+
; tco                                                           ;
+-------+--------------+------------+-------+------+------------+
; Slack ; Required tco ; Actual tco ; From  ; To   ; From Clock ;
+-------+--------------+------------+-------+------+------------+
; N/A   ; None         ; 18.128 ns  ; inst4 ; q[3] ; clk        ;
; N/A   ; None         ; 18.005 ns  ; inst1 ; q[4] ; clk        ;
; N/A   ; None         ; 17.967 ns  ; inst5 ; q[6] ; clk        ;
; N/A   ; None         ; 17.664 ns  ; inst3 ; q[5] ; clk        ;
; N/A   ; None         ; 13.419 ns  ; inst2 ; q[2] ; clk        ;
; N/A   ; None         ; 12.306 ns  ; inst  ; q[1] ; clk        ;
+-------+--------------+------------+-------+------+------------+


+-------------------------------------------------------------------+
; th                                                                ;
+---------------+-------------+-----------+------+-------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To    ; To Clock ;
+---------------+-------------+-----------+------+-------+----------+
; N/A           ; None        ; 1.147 ns  ; d[3] ; inst4 ; clk      ;
; N/A           ; None        ; 1.147 ns  ; d[4] ; inst1 ; clk      ;
; N/A           ; None        ; 1.143 ns  ; d[6] ; inst5 ; clk      ;
; N/A           ; None        ; 1.092 ns  ; d[5] ; inst3 ; clk      ;
; N/A           ; None        ; 0.484 ns  ; d[1] ; inst  ; clk      ;
; N/A           ; None        ; 0.385 ns  ; d[2] ; inst2 ; clk      ;
+---------------+-------------+-----------+------+-------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 7.2 Build 151 09/26/2007 SJ Full Version
    Info: Processing started: Wed Jul 14 01:35:41 2010
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MicroAddress -c MicroAddress --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: No valid register-to-register data paths exist for clock "clk"
Info: tsu for register "inst2" (data pin = "d[2]", clock pin = "clk") is -0.333 ns
    Info: + Longest pin to register delay is 7.550 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_234; Fanout = 1; PIN Node = 'd[2]'
        Info: 2: + IC(5.337 ns) + CELL(0.738 ns) = 7.550 ns; Loc. = LC_X1_Y26_N2; Fanout = 1; REG Node = 'inst2'
        Info: Total cell delay = 2.213 ns ( 29.31 % )
        Info: Total interconnect delay = 5.337 ns ( 70.69 % )
    Info: + Micro setup delay of destination is 0.037 ns
    Info: - Shortest clock path from clock "clk" to destination register is 7.920 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_173; Fanout = 6; CLK Node = 'clk'
        Info: 2: + IC(5.740 ns) + CELL(0.711 ns) = 7.920 ns; Loc. = LC_X1_Y26_N2; Fanout = 1; REG Node = 'inst2'
        Info: Total cell delay = 2.180 ns ( 27.53 % )
        Info: Total interconnect delay = 5.740 ns ( 72.47 % )
Info: tco from clock "clk" to destination pin "q[3]" through register "inst4" is 18.128 ns
    Info: + Longest clock path from clock "clk" to source register is 7.920 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_173; Fanout = 6; CLK Node = 'clk'
        Info: 2: + IC(5.740 ns) + CELL(0.711 ns) = 7.920 ns; Loc. = LC_X6_Y25_N2; Fanout = 1; REG Node = 'inst4'
        Info: Total cell delay = 2.180 ns ( 27.53 % )
        Info: Total interconnect delay = 5.740 ns ( 72.47 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 9.984 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y25_N2; Fanout = 1; REG Node = 'inst4'
        Info: 2: + IC(7.860 ns) + CELL(2.124 ns) = 9.984 ns; Loc. = PIN_128; Fanout = 0; PIN Node = 'q[3]'
        Info: Total cell delay = 2.124 ns ( 21.27 % )
        Info: Total interconnect delay = 7.860 ns ( 78.73 % )
Info: th for register "inst4" (data pin = "d[3]", clock pin = "clk") is 1.147 ns
    Info: + Longest clock path from clock "clk" to destination register is 7.920 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_173; Fanout = 6; CLK Node = 'clk'
        Info: 2: + IC(5.740 ns) + CELL(0.711 ns) = 7.920 ns; Loc. = LC_X6_Y25_N2; Fanout = 1; REG Node = 'inst4'
        Info: Total cell delay = 2.180 ns ( 27.53 % )
        Info: Total interconnect delay = 5.740 ns ( 72.47 % )
    Info: + Micro hold delay of destination is 0.015 ns
    Info: - Shortest pin to register delay is 6.788 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_235; Fanout = 1; PIN Node = 'd[3]'
        Info: 2: + IC(5.004 ns) + CELL(0.309 ns) = 6.788 ns; Loc. = LC_X6_Y25_N2; Fanout = 1; REG Node = 'inst4'
        Info: Total cell delay = 1.784 ns ( 26.28 % )
        Info: Total interconnect delay = 5.004 ns ( 73.72 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Allocated 138 megabytes of memory during processing
    Info: Processing ended: Wed Jul 14 01:35:42 2010
    Info: Elapsed time: 00:00:01


