// Seed: 35587129
module module_0 (
    input tri1 id_0,
    input wire id_1,
    input tri id_2,
    input tri id_3,
    input supply0 id_4,
    output supply0 id_5,
    input uwire id_6
);
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1,
    input tri1 id_2,
    input wand id_3,
    output tri1 id_4,
    output tri id_5,
    output uwire id_6,
    output wand id_7,
    output wor id_8
    , id_31,
    output wor id_9,
    input wire id_10,
    input tri0 id_11,
    input tri id_12,
    input wand id_13,
    output wand id_14,
    output uwire id_15,
    output tri0 id_16,
    input uwire id_17,
    input wand id_18,
    output tri1 id_19,
    input tri0 id_20,
    input supply1 id_21,
    output tri id_22,
    input uwire id_23,
    output tri0 id_24,
    input supply0 id_25
    , id_32,
    input wand id_26,
    input wire id_27,
    output supply0 id_28,
    input uwire id_29
);
  always @(posedge id_3 or posedge 1'b0);
  module_0 modCall_1 (
      id_0,
      id_23,
      id_27,
      id_29,
      id_29,
      id_5,
      id_20
  );
endmodule
