Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mbeDadda_mult_wRegs
Version: Z-2007.03-SP1
Date   : Wed Mar 20 04:09:30 2019
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: y_reg_in/Q_reg[15]
              (rising edge-triggered flip-flop clocked by CLOCK)
  Endpoint: p_reg_out/Q_reg[9]
            (rising edge-triggered flip-flop clocked by CLOCK)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mbeDadda_mult_wRegs
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  y_reg_in/Q_reg[15]/CK (DFF_X1)                          0.00       0.00 r
  y_reg_in/Q_reg[15]/Q (DFF_X1)                           0.09       0.09 f
  U1416/ZN (XNOR2_X1)                                     0.07       0.16 f
  U2772/ZN (INV_X1)                                       0.04       0.19 r
  U1472/ZN (NAND3_X2)                                     0.06       0.25 f
  U2677/ZN (OAI22_X1)                                     0.06       0.31 r
  U1954/ZN (XNOR2_X1)                                     0.07       0.38 r
  U3180/S (FA_X1)                                         0.13       0.51 f
  U1556/Z (XOR2_X1)                                       0.08       0.59 f
  U1622/ZN (OAI22_X1)                                     0.06       0.65 r
  U2554/ZN (XNOR2_X1)                                     0.07       0.71 r
  U2448/ZN (XNOR2_X1)                                     0.06       0.78 r
  U3298/S (FA_X1)                                         0.12       0.90 f
  U3358/ZN (NAND2_X1)                                     0.03       0.93 r
  U3366/ZN (NAND2_X1)                                     0.03       0.96 f
  add_3642/A[13] (mbeDadda_mult_wRegs_DW01_add_0)         0.00       0.96 f
  add_3642/U537/ZN (OR2_X2)                               0.07       1.03 f
  add_3642/U652/ZN (AOI21_X1)                             0.05       1.07 r
  add_3642/U651/ZN (OAI21_X1)                             0.03       1.11 f
  add_3642/U690/ZN (AOI21_X1)                             0.05       1.16 r
  add_3642/U624/ZN (OAI21_X1)                             0.04       1.20 f
  add_3642/U417/Z (BUF_X1)                                0.06       1.26 f
  add_3642/U721/ZN (AOI21_X1)                             0.05       1.31 r
  add_3642/U460/ZN (XNOR2_X1)                             0.06       1.37 r
  add_3642/SUM[18] (mbeDadda_mult_wRegs_DW01_add_0)       0.00       1.37 r
  p_reg_out/Q_reg[9]/D (DFF_X1)                           0.01       1.37 r
  data arrival time                                                  1.37

  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.07      -0.07
  p_reg_out/Q_reg[9]/CK (DFF_X1)                          0.00      -0.07 r
  library setup time                                     -0.03      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.48


1
