Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sat Dec  7 13:16:19 2024
| Host         : eecs-digital-48 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             6.978ns  (required time - arrival time)
  Source:                 pwm/pwm_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            pwm/PWM_out_reg/R
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        2.630ns  (logic 1.268ns (48.213%)  route 1.362ns (51.787%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=13, estimated)       1.615     5.123    pwm/clk_100mhz_IBUF_BUFG
    SLICE_X3Y67          FDRE                                         r  pwm/pwm_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.419     5.542 r  pwm/pwm_counter_reg[2]/Q
                         net (fo=7, estimated)        0.999     6.541    pwm/pwm_counter_reg[2]
    SLICE_X3Y66          LUT4 (Prop_lut4_I0_O)        0.299     6.840 r  pwm/PWM_out0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.840    pwm/PWM_out0_carry_i_7_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.390 r  pwm/PWM_out0_carry/CO[3]
                         net (fo=2, estimated)        0.363     7.753    pwm/PWM_out0_carry_n_0
    SLICE_X3Y65          FDRE                                         r  pwm/PWM_out_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873    13.244    clk_100mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.335 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=13, estimated)       1.499    14.834    pwm/clk_100mhz_IBUF_BUFG
    SLICE_X3Y65          FDRE                                         r  pwm/PWM_out_reg/C
                         clock pessimism              0.268    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X3Y65          FDRE (Setup_fdre_C_R)       -0.335    14.731    pwm/PWM_out_reg
  -------------------------------------------------------------------
                         required time                         14.731    
                         arrival time                          -7.753    
  -------------------------------------------------------------------
                         slack                                  6.978    




