Info: Generated by version: 24.1 build 115
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/angela/Documents/github/cva6/corev_apu/fpga/ip/cva6_intel/cva6_intel_axi_bridge_0.ip --block-symbol-file --output-directory=/home/angela/Documents/github/cva6/corev_apu/fpga/ip/cva6_intel/cva6_intel_axi_bridge_0 --family="Agilex 7" --part=AGFB014R24B2E2V
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/angela/Documents/github/cva6/corev_apu/fpga/ip/cva6_intel/cva6_intel_axi_bridge_0.ip --synthesis=VERILOG --output-directory=/home/angela/Documents/github/cva6/corev_apu/fpga/ip/cva6_intel/cva6_intel_axi_bridge_0 --family="Agilex 7" --part=AGFB014R24B2E2V
Info: cva6_intel_axi_bridge_0: "Transforming system: cva6_intel_axi_bridge_0"
Info: cva6_intel_axi_bridge_0: "Naming system components in system: cva6_intel_axi_bridge_0"
Info: cva6_intel_axi_bridge_0: "Processing generation queue"
Info: cva6_intel_axi_bridge_0: "Generating: cva6_intel_axi_bridge_0"
Info: cva6_intel_axi_bridge_0: "Generating: cva6_intel_axi_bridge_0_altera_axi_bridge_1940_72stfyq"
Info: cva6_intel_axi_bridge_0: Done "cva6_intel_axi_bridge_0" with 2 modules, 3 files
Info: Finished: Create HDL design files for synthesis
