
Ass3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001a00  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  08001b88  08001b88  00011b88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08001ba0  08001ba0  00011ba0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08001ba8  08001ba8  00011ba8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08001bac  08001bac  00011bac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000070  20000000  08001bb0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
  8 .bss          0000007c  20000070  20000070  00020070  2**2
                  ALLOC
  9 ._user_heap_stack 00000604  200000ec  200000ec  00020070  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 11 .debug_info   0000ac5a  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00001a8c  00000000  00000000  0002acfa  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0000300a  00000000  00000000  0002c786  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000006a8  00000000  00000000  0002f790  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000658  00000000  00000000  0002fe38  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00021209  00000000  00000000  00030490  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00006989  00000000  00000000  00051699  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c3e62  00000000  00000000  00058022  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0011be84  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001174  00000000  00000000  0011bf00  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000070 	.word	0x20000070
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08001b70 	.word	0x08001b70

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000074 	.word	0x20000074
 80001c4:	08001b70 	.word	0x08001b70

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b972 	b.w	80004c4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9e08      	ldr	r6, [sp, #32]
 80001fe:	4604      	mov	r4, r0
 8000200:	4688      	mov	r8, r1
 8000202:	2b00      	cmp	r3, #0
 8000204:	d14b      	bne.n	800029e <__udivmoddi4+0xa6>
 8000206:	428a      	cmp	r2, r1
 8000208:	4615      	mov	r5, r2
 800020a:	d967      	bls.n	80002dc <__udivmoddi4+0xe4>
 800020c:	fab2 f282 	clz	r2, r2
 8000210:	b14a      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000212:	f1c2 0720 	rsb	r7, r2, #32
 8000216:	fa01 f302 	lsl.w	r3, r1, r2
 800021a:	fa20 f707 	lsr.w	r7, r0, r7
 800021e:	4095      	lsls	r5, r2
 8000220:	ea47 0803 	orr.w	r8, r7, r3
 8000224:	4094      	lsls	r4, r2
 8000226:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800022a:	0c23      	lsrs	r3, r4, #16
 800022c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000230:	fa1f fc85 	uxth.w	ip, r5
 8000234:	fb0e 8817 	mls	r8, lr, r7, r8
 8000238:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023c:	fb07 f10c 	mul.w	r1, r7, ip
 8000240:	4299      	cmp	r1, r3
 8000242:	d909      	bls.n	8000258 <__udivmoddi4+0x60>
 8000244:	18eb      	adds	r3, r5, r3
 8000246:	f107 30ff 	add.w	r0, r7, #4294967295
 800024a:	f080 811b 	bcs.w	8000484 <__udivmoddi4+0x28c>
 800024e:	4299      	cmp	r1, r3
 8000250:	f240 8118 	bls.w	8000484 <__udivmoddi4+0x28c>
 8000254:	3f02      	subs	r7, #2
 8000256:	442b      	add	r3, r5
 8000258:	1a5b      	subs	r3, r3, r1
 800025a:	b2a4      	uxth	r4, r4
 800025c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000260:	fb0e 3310 	mls	r3, lr, r0, r3
 8000264:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000268:	fb00 fc0c 	mul.w	ip, r0, ip
 800026c:	45a4      	cmp	ip, r4
 800026e:	d909      	bls.n	8000284 <__udivmoddi4+0x8c>
 8000270:	192c      	adds	r4, r5, r4
 8000272:	f100 33ff 	add.w	r3, r0, #4294967295
 8000276:	f080 8107 	bcs.w	8000488 <__udivmoddi4+0x290>
 800027a:	45a4      	cmp	ip, r4
 800027c:	f240 8104 	bls.w	8000488 <__udivmoddi4+0x290>
 8000280:	3802      	subs	r0, #2
 8000282:	442c      	add	r4, r5
 8000284:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000288:	eba4 040c 	sub.w	r4, r4, ip
 800028c:	2700      	movs	r7, #0
 800028e:	b11e      	cbz	r6, 8000298 <__udivmoddi4+0xa0>
 8000290:	40d4      	lsrs	r4, r2
 8000292:	2300      	movs	r3, #0
 8000294:	e9c6 4300 	strd	r4, r3, [r6]
 8000298:	4639      	mov	r1, r7
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d909      	bls.n	80002b6 <__udivmoddi4+0xbe>
 80002a2:	2e00      	cmp	r6, #0
 80002a4:	f000 80eb 	beq.w	800047e <__udivmoddi4+0x286>
 80002a8:	2700      	movs	r7, #0
 80002aa:	e9c6 0100 	strd	r0, r1, [r6]
 80002ae:	4638      	mov	r0, r7
 80002b0:	4639      	mov	r1, r7
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	fab3 f783 	clz	r7, r3
 80002ba:	2f00      	cmp	r7, #0
 80002bc:	d147      	bne.n	800034e <__udivmoddi4+0x156>
 80002be:	428b      	cmp	r3, r1
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xd0>
 80002c2:	4282      	cmp	r2, r0
 80002c4:	f200 80fa 	bhi.w	80004bc <__udivmoddi4+0x2c4>
 80002c8:	1a84      	subs	r4, r0, r2
 80002ca:	eb61 0303 	sbc.w	r3, r1, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	4698      	mov	r8, r3
 80002d2:	2e00      	cmp	r6, #0
 80002d4:	d0e0      	beq.n	8000298 <__udivmoddi4+0xa0>
 80002d6:	e9c6 4800 	strd	r4, r8, [r6]
 80002da:	e7dd      	b.n	8000298 <__udivmoddi4+0xa0>
 80002dc:	b902      	cbnz	r2, 80002e0 <__udivmoddi4+0xe8>
 80002de:	deff      	udf	#255	; 0xff
 80002e0:	fab2 f282 	clz	r2, r2
 80002e4:	2a00      	cmp	r2, #0
 80002e6:	f040 808f 	bne.w	8000408 <__udivmoddi4+0x210>
 80002ea:	1b49      	subs	r1, r1, r5
 80002ec:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002f0:	fa1f f885 	uxth.w	r8, r5
 80002f4:	2701      	movs	r7, #1
 80002f6:	fbb1 fcfe 	udiv	ip, r1, lr
 80002fa:	0c23      	lsrs	r3, r4, #16
 80002fc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000300:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000304:	fb08 f10c 	mul.w	r1, r8, ip
 8000308:	4299      	cmp	r1, r3
 800030a:	d907      	bls.n	800031c <__udivmoddi4+0x124>
 800030c:	18eb      	adds	r3, r5, r3
 800030e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000312:	d202      	bcs.n	800031a <__udivmoddi4+0x122>
 8000314:	4299      	cmp	r1, r3
 8000316:	f200 80cd 	bhi.w	80004b4 <__udivmoddi4+0x2bc>
 800031a:	4684      	mov	ip, r0
 800031c:	1a59      	subs	r1, r3, r1
 800031e:	b2a3      	uxth	r3, r4
 8000320:	fbb1 f0fe 	udiv	r0, r1, lr
 8000324:	fb0e 1410 	mls	r4, lr, r0, r1
 8000328:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800032c:	fb08 f800 	mul.w	r8, r8, r0
 8000330:	45a0      	cmp	r8, r4
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x14c>
 8000334:	192c      	adds	r4, r5, r4
 8000336:	f100 33ff 	add.w	r3, r0, #4294967295
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x14a>
 800033c:	45a0      	cmp	r8, r4
 800033e:	f200 80b6 	bhi.w	80004ae <__udivmoddi4+0x2b6>
 8000342:	4618      	mov	r0, r3
 8000344:	eba4 0408 	sub.w	r4, r4, r8
 8000348:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800034c:	e79f      	b.n	800028e <__udivmoddi4+0x96>
 800034e:	f1c7 0c20 	rsb	ip, r7, #32
 8000352:	40bb      	lsls	r3, r7
 8000354:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000358:	ea4e 0e03 	orr.w	lr, lr, r3
 800035c:	fa01 f407 	lsl.w	r4, r1, r7
 8000360:	fa20 f50c 	lsr.w	r5, r0, ip
 8000364:	fa21 f30c 	lsr.w	r3, r1, ip
 8000368:	ea4f 481e 	mov.w	r8, lr, lsr #16
 800036c:	4325      	orrs	r5, r4
 800036e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000372:	0c2c      	lsrs	r4, r5, #16
 8000374:	fb08 3319 	mls	r3, r8, r9, r3
 8000378:	fa1f fa8e 	uxth.w	sl, lr
 800037c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000380:	fb09 f40a 	mul.w	r4, r9, sl
 8000384:	429c      	cmp	r4, r3
 8000386:	fa02 f207 	lsl.w	r2, r2, r7
 800038a:	fa00 f107 	lsl.w	r1, r0, r7
 800038e:	d90b      	bls.n	80003a8 <__udivmoddi4+0x1b0>
 8000390:	eb1e 0303 	adds.w	r3, lr, r3
 8000394:	f109 30ff 	add.w	r0, r9, #4294967295
 8000398:	f080 8087 	bcs.w	80004aa <__udivmoddi4+0x2b2>
 800039c:	429c      	cmp	r4, r3
 800039e:	f240 8084 	bls.w	80004aa <__udivmoddi4+0x2b2>
 80003a2:	f1a9 0902 	sub.w	r9, r9, #2
 80003a6:	4473      	add	r3, lr
 80003a8:	1b1b      	subs	r3, r3, r4
 80003aa:	b2ad      	uxth	r5, r5
 80003ac:	fbb3 f0f8 	udiv	r0, r3, r8
 80003b0:	fb08 3310 	mls	r3, r8, r0, r3
 80003b4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003b8:	fb00 fa0a 	mul.w	sl, r0, sl
 80003bc:	45a2      	cmp	sl, r4
 80003be:	d908      	bls.n	80003d2 <__udivmoddi4+0x1da>
 80003c0:	eb1e 0404 	adds.w	r4, lr, r4
 80003c4:	f100 33ff 	add.w	r3, r0, #4294967295
 80003c8:	d26b      	bcs.n	80004a2 <__udivmoddi4+0x2aa>
 80003ca:	45a2      	cmp	sl, r4
 80003cc:	d969      	bls.n	80004a2 <__udivmoddi4+0x2aa>
 80003ce:	3802      	subs	r0, #2
 80003d0:	4474      	add	r4, lr
 80003d2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003d6:	fba0 8902 	umull	r8, r9, r0, r2
 80003da:	eba4 040a 	sub.w	r4, r4, sl
 80003de:	454c      	cmp	r4, r9
 80003e0:	46c2      	mov	sl, r8
 80003e2:	464b      	mov	r3, r9
 80003e4:	d354      	bcc.n	8000490 <__udivmoddi4+0x298>
 80003e6:	d051      	beq.n	800048c <__udivmoddi4+0x294>
 80003e8:	2e00      	cmp	r6, #0
 80003ea:	d069      	beq.n	80004c0 <__udivmoddi4+0x2c8>
 80003ec:	ebb1 050a 	subs.w	r5, r1, sl
 80003f0:	eb64 0403 	sbc.w	r4, r4, r3
 80003f4:	fa04 fc0c 	lsl.w	ip, r4, ip
 80003f8:	40fd      	lsrs	r5, r7
 80003fa:	40fc      	lsrs	r4, r7
 80003fc:	ea4c 0505 	orr.w	r5, ip, r5
 8000400:	e9c6 5400 	strd	r5, r4, [r6]
 8000404:	2700      	movs	r7, #0
 8000406:	e747      	b.n	8000298 <__udivmoddi4+0xa0>
 8000408:	f1c2 0320 	rsb	r3, r2, #32
 800040c:	fa20 f703 	lsr.w	r7, r0, r3
 8000410:	4095      	lsls	r5, r2
 8000412:	fa01 f002 	lsl.w	r0, r1, r2
 8000416:	fa21 f303 	lsr.w	r3, r1, r3
 800041a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800041e:	4338      	orrs	r0, r7
 8000420:	0c01      	lsrs	r1, r0, #16
 8000422:	fbb3 f7fe 	udiv	r7, r3, lr
 8000426:	fa1f f885 	uxth.w	r8, r5
 800042a:	fb0e 3317 	mls	r3, lr, r7, r3
 800042e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000432:	fb07 f308 	mul.w	r3, r7, r8
 8000436:	428b      	cmp	r3, r1
 8000438:	fa04 f402 	lsl.w	r4, r4, r2
 800043c:	d907      	bls.n	800044e <__udivmoddi4+0x256>
 800043e:	1869      	adds	r1, r5, r1
 8000440:	f107 3cff 	add.w	ip, r7, #4294967295
 8000444:	d22f      	bcs.n	80004a6 <__udivmoddi4+0x2ae>
 8000446:	428b      	cmp	r3, r1
 8000448:	d92d      	bls.n	80004a6 <__udivmoddi4+0x2ae>
 800044a:	3f02      	subs	r7, #2
 800044c:	4429      	add	r1, r5
 800044e:	1acb      	subs	r3, r1, r3
 8000450:	b281      	uxth	r1, r0
 8000452:	fbb3 f0fe 	udiv	r0, r3, lr
 8000456:	fb0e 3310 	mls	r3, lr, r0, r3
 800045a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045e:	fb00 f308 	mul.w	r3, r0, r8
 8000462:	428b      	cmp	r3, r1
 8000464:	d907      	bls.n	8000476 <__udivmoddi4+0x27e>
 8000466:	1869      	adds	r1, r5, r1
 8000468:	f100 3cff 	add.w	ip, r0, #4294967295
 800046c:	d217      	bcs.n	800049e <__udivmoddi4+0x2a6>
 800046e:	428b      	cmp	r3, r1
 8000470:	d915      	bls.n	800049e <__udivmoddi4+0x2a6>
 8000472:	3802      	subs	r0, #2
 8000474:	4429      	add	r1, r5
 8000476:	1ac9      	subs	r1, r1, r3
 8000478:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 800047c:	e73b      	b.n	80002f6 <__udivmoddi4+0xfe>
 800047e:	4637      	mov	r7, r6
 8000480:	4630      	mov	r0, r6
 8000482:	e709      	b.n	8000298 <__udivmoddi4+0xa0>
 8000484:	4607      	mov	r7, r0
 8000486:	e6e7      	b.n	8000258 <__udivmoddi4+0x60>
 8000488:	4618      	mov	r0, r3
 800048a:	e6fb      	b.n	8000284 <__udivmoddi4+0x8c>
 800048c:	4541      	cmp	r1, r8
 800048e:	d2ab      	bcs.n	80003e8 <__udivmoddi4+0x1f0>
 8000490:	ebb8 0a02 	subs.w	sl, r8, r2
 8000494:	eb69 020e 	sbc.w	r2, r9, lr
 8000498:	3801      	subs	r0, #1
 800049a:	4613      	mov	r3, r2
 800049c:	e7a4      	b.n	80003e8 <__udivmoddi4+0x1f0>
 800049e:	4660      	mov	r0, ip
 80004a0:	e7e9      	b.n	8000476 <__udivmoddi4+0x27e>
 80004a2:	4618      	mov	r0, r3
 80004a4:	e795      	b.n	80003d2 <__udivmoddi4+0x1da>
 80004a6:	4667      	mov	r7, ip
 80004a8:	e7d1      	b.n	800044e <__udivmoddi4+0x256>
 80004aa:	4681      	mov	r9, r0
 80004ac:	e77c      	b.n	80003a8 <__udivmoddi4+0x1b0>
 80004ae:	3802      	subs	r0, #2
 80004b0:	442c      	add	r4, r5
 80004b2:	e747      	b.n	8000344 <__udivmoddi4+0x14c>
 80004b4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004b8:	442b      	add	r3, r5
 80004ba:	e72f      	b.n	800031c <__udivmoddi4+0x124>
 80004bc:	4638      	mov	r0, r7
 80004be:	e708      	b.n	80002d2 <__udivmoddi4+0xda>
 80004c0:	4637      	mov	r7, r6
 80004c2:	e6e9      	b.n	8000298 <__udivmoddi4+0xa0>

080004c4 <__aeabi_idiv0>:
 80004c4:	4770      	bx	lr
 80004c6:	bf00      	nop

080004c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004c8:	b510      	push	{r4, lr}
 80004ca:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80004cc:	4b0e      	ldr	r3, [pc, #56]	; (8000508 <HAL_InitTick+0x40>)
 80004ce:	7818      	ldrb	r0, [r3, #0]
 80004d0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80004d4:	fbb3 f3f0 	udiv	r3, r3, r0
 80004d8:	4a0c      	ldr	r2, [pc, #48]	; (800050c <HAL_InitTick+0x44>)
 80004da:	6810      	ldr	r0, [r2, #0]
 80004dc:	fbb0 f0f3 	udiv	r0, r0, r3
 80004e0:	f000 f8a8 	bl	8000634 <HAL_SYSTICK_Config>
 80004e4:	b968      	cbnz	r0, 8000502 <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80004e6:	2c0f      	cmp	r4, #15
 80004e8:	d901      	bls.n	80004ee <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 80004ea:	2001      	movs	r0, #1
 80004ec:	e00a      	b.n	8000504 <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80004ee:	2200      	movs	r2, #0
 80004f0:	4621      	mov	r1, r4
 80004f2:	f04f 30ff 	mov.w	r0, #4294967295
 80004f6:	f000 f849 	bl	800058c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80004fa:	4b03      	ldr	r3, [pc, #12]	; (8000508 <HAL_InitTick+0x40>)
 80004fc:	605c      	str	r4, [r3, #4]
  }

  /* Return function status */
  return HAL_OK;
 80004fe:	2000      	movs	r0, #0
 8000500:	e000      	b.n	8000504 <HAL_InitTick+0x3c>
    return HAL_ERROR;
 8000502:	2001      	movs	r0, #1
}
 8000504:	bd10      	pop	{r4, pc}
 8000506:	bf00      	nop
 8000508:	20000000 	.word	0x20000000
 800050c:	20000008 	.word	0x20000008

08000510 <HAL_Init>:
{
 8000510:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000512:	4b0b      	ldr	r3, [pc, #44]	; (8000540 <HAL_Init+0x30>)
 8000514:	681a      	ldr	r2, [r3, #0]
 8000516:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800051a:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800051c:	681a      	ldr	r2, [r3, #0]
 800051e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000522:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000524:	681a      	ldr	r2, [r3, #0]
 8000526:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800052a:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800052c:	2003      	movs	r0, #3
 800052e:	f000 f81b 	bl	8000568 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000532:	2000      	movs	r0, #0
 8000534:	f7ff ffc8 	bl	80004c8 <HAL_InitTick>
  HAL_MspInit();
 8000538:	f001 f99e 	bl	8001878 <HAL_MspInit>
}
 800053c:	2000      	movs	r0, #0
 800053e:	bd08      	pop	{r3, pc}
 8000540:	40023c00 	.word	0x40023c00

08000544 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000544:	4a03      	ldr	r2, [pc, #12]	; (8000554 <HAL_IncTick+0x10>)
 8000546:	6811      	ldr	r1, [r2, #0]
 8000548:	4b03      	ldr	r3, [pc, #12]	; (8000558 <HAL_IncTick+0x14>)
 800054a:	781b      	ldrb	r3, [r3, #0]
 800054c:	440b      	add	r3, r1
 800054e:	6013      	str	r3, [r2, #0]
}
 8000550:	4770      	bx	lr
 8000552:	bf00      	nop
 8000554:	200000a0 	.word	0x200000a0
 8000558:	20000000 	.word	0x20000000

0800055c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800055c:	4b01      	ldr	r3, [pc, #4]	; (8000564 <HAL_GetTick+0x8>)
 800055e:	6818      	ldr	r0, [r3, #0]
}
 8000560:	4770      	bx	lr
 8000562:	bf00      	nop
 8000564:	200000a0 	.word	0x200000a0

08000568 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000568:	4a07      	ldr	r2, [pc, #28]	; (8000588 <HAL_NVIC_SetPriorityGrouping+0x20>)
 800056a:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800056c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000570:	041b      	lsls	r3, r3, #16
 8000572:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000574:	0200      	lsls	r0, r0, #8
 8000576:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800057a:	4318      	orrs	r0, r3
  reg_value  =  (reg_value                                   |
 800057c:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 8000580:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8000584:	60d0      	str	r0, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000586:	4770      	bx	lr
 8000588:	e000ed00 	.word	0xe000ed00

0800058c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800058c:	b430      	push	{r4, r5}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800058e:	4b17      	ldr	r3, [pc, #92]	; (80005ec <HAL_NVIC_SetPriority+0x60>)
 8000590:	68db      	ldr	r3, [r3, #12]
 8000592:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000596:	f1c3 0407 	rsb	r4, r3, #7
 800059a:	2c04      	cmp	r4, #4
 800059c:	bf28      	it	cs
 800059e:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80005a0:	1d1d      	adds	r5, r3, #4
 80005a2:	2d06      	cmp	r5, #6
 80005a4:	d918      	bls.n	80005d8 <HAL_NVIC_SetPriority+0x4c>
 80005a6:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005a8:	f04f 35ff 	mov.w	r5, #4294967295
 80005ac:	fa05 f404 	lsl.w	r4, r5, r4
 80005b0:	ea21 0104 	bic.w	r1, r1, r4
 80005b4:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80005b6:	fa05 f303 	lsl.w	r3, r5, r3
 80005ba:	ea22 0303 	bic.w	r3, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005be:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 80005c0:	2800      	cmp	r0, #0
 80005c2:	db0b      	blt.n	80005dc <HAL_NVIC_SetPriority+0x50>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005c4:	0109      	lsls	r1, r1, #4
 80005c6:	b2c9      	uxtb	r1, r1
 80005c8:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 80005cc:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 80005d0:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80005d4:	bc30      	pop	{r4, r5}
 80005d6:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80005d8:	2300      	movs	r3, #0
 80005da:	e7e5      	b.n	80005a8 <HAL_NVIC_SetPriority+0x1c>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005dc:	f000 000f 	and.w	r0, r0, #15
 80005e0:	0109      	lsls	r1, r1, #4
 80005e2:	b2c9      	uxtb	r1, r1
 80005e4:	4b02      	ldr	r3, [pc, #8]	; (80005f0 <HAL_NVIC_SetPriority+0x64>)
 80005e6:	5419      	strb	r1, [r3, r0]
 80005e8:	e7f4      	b.n	80005d4 <HAL_NVIC_SetPriority+0x48>
 80005ea:	bf00      	nop
 80005ec:	e000ed00 	.word	0xe000ed00
 80005f0:	e000ed14 	.word	0xe000ed14

080005f4 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80005f4:	2800      	cmp	r0, #0
 80005f6:	db07      	blt.n	8000608 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80005f8:	f000 021f 	and.w	r2, r0, #31
 80005fc:	0940      	lsrs	r0, r0, #5
 80005fe:	2301      	movs	r3, #1
 8000600:	4093      	lsls	r3, r2
 8000602:	4a02      	ldr	r2, [pc, #8]	; (800060c <HAL_NVIC_EnableIRQ+0x18>)
 8000604:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop
 800060c:	e000e100 	.word	0xe000e100

08000610 <HAL_NVIC_DisableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000610:	2800      	cmp	r0, #0
 8000612:	db0c      	blt.n	800062e <HAL_NVIC_DisableIRQ+0x1e>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000614:	f000 021f 	and.w	r2, r0, #31
 8000618:	0940      	lsrs	r0, r0, #5
 800061a:	2301      	movs	r3, #1
 800061c:	4093      	lsls	r3, r2
 800061e:	3020      	adds	r0, #32
 8000620:	4a03      	ldr	r2, [pc, #12]	; (8000630 <HAL_NVIC_DisableIRQ+0x20>)
 8000622:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000626:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800062a:	f3bf 8f6f 	isb	sy
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 800062e:	4770      	bx	lr
 8000630:	e000e100 	.word	0xe000e100

08000634 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000634:	3801      	subs	r0, #1
 8000636:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800063a:	d20a      	bcs.n	8000652 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800063c:	4b06      	ldr	r3, [pc, #24]	; (8000658 <HAL_SYSTICK_Config+0x24>)
 800063e:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000640:	4a06      	ldr	r2, [pc, #24]	; (800065c <HAL_SYSTICK_Config+0x28>)
 8000642:	21f0      	movs	r1, #240	; 0xf0
 8000644:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000648:	2000      	movs	r0, #0
 800064a:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800064c:	2207      	movs	r2, #7
 800064e:	601a      	str	r2, [r3, #0]
 8000650:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000652:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000654:	4770      	bx	lr
 8000656:	bf00      	nop
 8000658:	e000e010 	.word	0xe000e010
 800065c:	e000ed00 	.word	0xe000ed00

08000660 <HAL_NVIC_ClearPendingIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000660:	2800      	cmp	r0, #0
 8000662:	db08      	blt.n	8000676 <HAL_NVIC_ClearPendingIRQ+0x16>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000664:	f000 021f 	and.w	r2, r0, #31
 8000668:	0940      	lsrs	r0, r0, #5
 800066a:	2301      	movs	r3, #1
 800066c:	4093      	lsls	r3, r2
 800066e:	3060      	adds	r0, #96	; 0x60
 8000670:	4a01      	ldr	r2, [pc, #4]	; (8000678 <HAL_NVIC_ClearPendingIRQ+0x18>)
 8000672:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
}
 8000676:	4770      	bx	lr
 8000678:	e000e100 	.word	0xe000e100

0800067c <HAL_GPIO_Init>:
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800067c:	2300      	movs	r3, #0
 800067e:	2b0f      	cmp	r3, #15
 8000680:	f200 80d7 	bhi.w	8000832 <HAL_GPIO_Init+0x1b6>
{
 8000684:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000686:	b083      	sub	sp, #12
 8000688:	e039      	b.n	80006fe <HAL_GPIO_Init+0x82>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800068a:	2207      	movs	r2, #7
 800068c:	e000      	b.n	8000690 <HAL_GPIO_Init+0x14>
 800068e:	2200      	movs	r2, #0
 8000690:	40aa      	lsls	r2, r5
 8000692:	433a      	orrs	r2, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000694:	3402      	adds	r4, #2
 8000696:	4d67      	ldr	r5, [pc, #412]	; (8000834 <HAL_GPIO_Init+0x1b8>)
 8000698:	f845 2024 	str.w	r2, [r5, r4, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800069c:	4a66      	ldr	r2, [pc, #408]	; (8000838 <HAL_GPIO_Init+0x1bc>)
 800069e:	6814      	ldr	r4, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 80006a0:	43f2      	mvns	r2, r6
 80006a2:	ea02 0504 	and.w	r5, r2, r4
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80006a6:	684f      	ldr	r7, [r1, #4]
 80006a8:	f417 3f80 	tst.w	r7, #65536	; 0x10000
 80006ac:	d001      	beq.n	80006b2 <HAL_GPIO_Init+0x36>
        {
          temp |= iocurrent;
 80006ae:	ea46 0504 	orr.w	r5, r6, r4
        }
        EXTI->IMR = temp;
 80006b2:	4c61      	ldr	r4, [pc, #388]	; (8000838 <HAL_GPIO_Init+0x1bc>)
 80006b4:	6025      	str	r5, [r4, #0]

        temp = EXTI->EMR;
 80006b6:	6864      	ldr	r4, [r4, #4]
        temp &= ~((uint32_t)iocurrent);
 80006b8:	ea02 0504 	and.w	r5, r2, r4
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80006bc:	684f      	ldr	r7, [r1, #4]
 80006be:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 80006c2:	d001      	beq.n	80006c8 <HAL_GPIO_Init+0x4c>
        {
          temp |= iocurrent;
 80006c4:	ea46 0504 	orr.w	r5, r6, r4
        }
        EXTI->EMR = temp;
 80006c8:	4c5b      	ldr	r4, [pc, #364]	; (8000838 <HAL_GPIO_Init+0x1bc>)
 80006ca:	6065      	str	r5, [r4, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80006cc:	68a4      	ldr	r4, [r4, #8]
        temp &= ~((uint32_t)iocurrent);
 80006ce:	ea02 0504 	and.w	r5, r2, r4
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80006d2:	684f      	ldr	r7, [r1, #4]
 80006d4:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 80006d8:	d001      	beq.n	80006de <HAL_GPIO_Init+0x62>
        {
          temp |= iocurrent;
 80006da:	ea46 0504 	orr.w	r5, r6, r4
        }
        EXTI->RTSR = temp;
 80006de:	4c56      	ldr	r4, [pc, #344]	; (8000838 <HAL_GPIO_Init+0x1bc>)
 80006e0:	60a5      	str	r5, [r4, #8]

        temp = EXTI->FTSR;
 80006e2:	68e4      	ldr	r4, [r4, #12]
        temp &= ~((uint32_t)iocurrent);
 80006e4:	4022      	ands	r2, r4
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80006e6:	684d      	ldr	r5, [r1, #4]
 80006e8:	f415 1f00 	tst.w	r5, #2097152	; 0x200000
 80006ec:	d001      	beq.n	80006f2 <HAL_GPIO_Init+0x76>
        {
          temp |= iocurrent;
 80006ee:	ea46 0204 	orr.w	r2, r6, r4
        }
        EXTI->FTSR = temp;
 80006f2:	4c51      	ldr	r4, [pc, #324]	; (8000838 <HAL_GPIO_Init+0x1bc>)
 80006f4:	60e2      	str	r2, [r4, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80006f6:	3301      	adds	r3, #1
 80006f8:	2b0f      	cmp	r3, #15
 80006fa:	f200 8098 	bhi.w	800082e <HAL_GPIO_Init+0x1b2>
    ioposition = 0x01U << position;
 80006fe:	2201      	movs	r2, #1
 8000700:	409a      	lsls	r2, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000702:	680c      	ldr	r4, [r1, #0]
 8000704:	ea04 0602 	and.w	r6, r4, r2
    if(iocurrent == ioposition)
 8000708:	42b2      	cmp	r2, r6
 800070a:	d1f4      	bne.n	80006f6 <HAL_GPIO_Init+0x7a>
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800070c:	684c      	ldr	r4, [r1, #4]
 800070e:	1e65      	subs	r5, r4, #1
 8000710:	2d01      	cmp	r5, #1
 8000712:	d903      	bls.n	800071c <HAL_GPIO_Init+0xa0>
 8000714:	2c11      	cmp	r4, #17
 8000716:	d001      	beq.n	800071c <HAL_GPIO_Init+0xa0>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000718:	2c12      	cmp	r4, #18
 800071a:	d112      	bne.n	8000742 <HAL_GPIO_Init+0xc6>
        temp = GPIOx->OSPEEDR; 
 800071c:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800071e:	005f      	lsls	r7, r3, #1
 8000720:	2403      	movs	r4, #3
 8000722:	40bc      	lsls	r4, r7
 8000724:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000728:	68cc      	ldr	r4, [r1, #12]
 800072a:	40bc      	lsls	r4, r7
 800072c:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 800072e:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 8000730:	6845      	ldr	r5, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000732:	ea25 0502 	bic.w	r5, r5, r2
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000736:	684c      	ldr	r4, [r1, #4]
 8000738:	f3c4 1200 	ubfx	r2, r4, #4, #1
 800073c:	409a      	lsls	r2, r3
 800073e:	432a      	orrs	r2, r5
        GPIOx->OTYPER = temp;
 8000740:	6042      	str	r2, [r0, #4]
      temp = GPIOx->PUPDR;
 8000742:	68c4      	ldr	r4, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000744:	005f      	lsls	r7, r3, #1
 8000746:	2203      	movs	r2, #3
 8000748:	40ba      	lsls	r2, r7
 800074a:	43d2      	mvns	r2, r2
 800074c:	4014      	ands	r4, r2
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800074e:	688d      	ldr	r5, [r1, #8]
 8000750:	40bd      	lsls	r5, r7
 8000752:	4325      	orrs	r5, r4
      GPIOx->PUPDR = temp;
 8000754:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000756:	684c      	ldr	r4, [r1, #4]
 8000758:	2c02      	cmp	r4, #2
 800075a:	d001      	beq.n	8000760 <HAL_GPIO_Init+0xe4>
 800075c:	2c12      	cmp	r4, #18
 800075e:	d113      	bne.n	8000788 <HAL_GPIO_Init+0x10c>
        temp = GPIOx->AFR[position >> 3U];
 8000760:	08dd      	lsrs	r5, r3, #3
 8000762:	3508      	adds	r5, #8
 8000764:	f850 e025 	ldr.w	lr, [r0, r5, lsl #2]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000768:	f003 0407 	and.w	r4, r3, #7
 800076c:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8000770:	240f      	movs	r4, #15
 8000772:	fa04 f40c 	lsl.w	r4, r4, ip
 8000776:	ea2e 0e04 	bic.w	lr, lr, r4
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800077a:	690c      	ldr	r4, [r1, #16]
 800077c:	fa04 f40c 	lsl.w	r4, r4, ip
 8000780:	ea44 040e 	orr.w	r4, r4, lr
        GPIOx->AFR[position >> 3U] = temp;
 8000784:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
      temp = GPIOx->MODER;
 8000788:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800078a:	4022      	ands	r2, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800078c:	684c      	ldr	r4, [r1, #4]
 800078e:	f004 0403 	and.w	r4, r4, #3
 8000792:	40bc      	lsls	r4, r7
 8000794:	4322      	orrs	r2, r4
      GPIOx->MODER = temp;
 8000796:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000798:	684a      	ldr	r2, [r1, #4]
 800079a:	f012 5f80 	tst.w	r2, #268435456	; 0x10000000
 800079e:	d0aa      	beq.n	80006f6 <HAL_GPIO_Init+0x7a>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007a0:	2200      	movs	r2, #0
 80007a2:	9201      	str	r2, [sp, #4]
 80007a4:	4a25      	ldr	r2, [pc, #148]	; (800083c <HAL_GPIO_Init+0x1c0>)
 80007a6:	6c54      	ldr	r4, [r2, #68]	; 0x44
 80007a8:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
 80007ac:	6454      	str	r4, [r2, #68]	; 0x44
 80007ae:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80007b0:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80007b4:	9201      	str	r2, [sp, #4]
 80007b6:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 80007b8:	089c      	lsrs	r4, r3, #2
 80007ba:	1ca5      	adds	r5, r4, #2
 80007bc:	4a1d      	ldr	r2, [pc, #116]	; (8000834 <HAL_GPIO_Init+0x1b8>)
 80007be:	f852 7025 	ldr.w	r7, [r2, r5, lsl #2]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80007c2:	f003 0203 	and.w	r2, r3, #3
 80007c6:	0095      	lsls	r5, r2, #2
 80007c8:	220f      	movs	r2, #15
 80007ca:	40aa      	lsls	r2, r5
 80007cc:	ea27 0702 	bic.w	r7, r7, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80007d0:	4a1b      	ldr	r2, [pc, #108]	; (8000840 <HAL_GPIO_Init+0x1c4>)
 80007d2:	4290      	cmp	r0, r2
 80007d4:	f43f af5b 	beq.w	800068e <HAL_GPIO_Init+0x12>
 80007d8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80007dc:	4290      	cmp	r0, r2
 80007de:	d01a      	beq.n	8000816 <HAL_GPIO_Init+0x19a>
 80007e0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80007e4:	4290      	cmp	r0, r2
 80007e6:	d018      	beq.n	800081a <HAL_GPIO_Init+0x19e>
 80007e8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80007ec:	4290      	cmp	r0, r2
 80007ee:	d016      	beq.n	800081e <HAL_GPIO_Init+0x1a2>
 80007f0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80007f4:	4290      	cmp	r0, r2
 80007f6:	d014      	beq.n	8000822 <HAL_GPIO_Init+0x1a6>
 80007f8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80007fc:	4290      	cmp	r0, r2
 80007fe:	d012      	beq.n	8000826 <HAL_GPIO_Init+0x1aa>
 8000800:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000804:	4290      	cmp	r0, r2
 8000806:	d010      	beq.n	800082a <HAL_GPIO_Init+0x1ae>
 8000808:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800080c:	4290      	cmp	r0, r2
 800080e:	f43f af3c 	beq.w	800068a <HAL_GPIO_Init+0xe>
 8000812:	2208      	movs	r2, #8
 8000814:	e73c      	b.n	8000690 <HAL_GPIO_Init+0x14>
 8000816:	2201      	movs	r2, #1
 8000818:	e73a      	b.n	8000690 <HAL_GPIO_Init+0x14>
 800081a:	2202      	movs	r2, #2
 800081c:	e738      	b.n	8000690 <HAL_GPIO_Init+0x14>
 800081e:	2203      	movs	r2, #3
 8000820:	e736      	b.n	8000690 <HAL_GPIO_Init+0x14>
 8000822:	2204      	movs	r2, #4
 8000824:	e734      	b.n	8000690 <HAL_GPIO_Init+0x14>
 8000826:	2205      	movs	r2, #5
 8000828:	e732      	b.n	8000690 <HAL_GPIO_Init+0x14>
 800082a:	2206      	movs	r2, #6
 800082c:	e730      	b.n	8000690 <HAL_GPIO_Init+0x14>
      }
    }
  }
}
 800082e:	b003      	add	sp, #12
 8000830:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000832:	4770      	bx	lr
 8000834:	40013800 	.word	0x40013800
 8000838:	40013c00 	.word	0x40013c00
 800083c:	40023800 	.word	0x40023800
 8000840:	40020000 	.word	0x40020000

08000844 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000844:	b912      	cbnz	r2, 800084c <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000846:	0409      	lsls	r1, r1, #16
 8000848:	6181      	str	r1, [r0, #24]
  }
}
 800084a:	4770      	bx	lr
    GPIOx->BSRR = GPIO_Pin;
 800084c:	6181      	str	r1, [r0, #24]
 800084e:	4770      	bx	lr

08000850 <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000850:	2800      	cmp	r0, #0
 8000852:	f000 81e4 	beq.w	8000c1e <HAL_RCC_OscConfig+0x3ce>
{
 8000856:	b570      	push	{r4, r5, r6, lr}
 8000858:	b082      	sub	sp, #8
 800085a:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800085c:	6803      	ldr	r3, [r0, #0]
 800085e:	f013 0f01 	tst.w	r3, #1
 8000862:	d03b      	beq.n	80008dc <HAL_RCC_OscConfig+0x8c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000864:	4ba7      	ldr	r3, [pc, #668]	; (8000b04 <HAL_RCC_OscConfig+0x2b4>)
 8000866:	689b      	ldr	r3, [r3, #8]
 8000868:	f003 030c 	and.w	r3, r3, #12
 800086c:	2b04      	cmp	r3, #4
 800086e:	d02c      	beq.n	80008ca <HAL_RCC_OscConfig+0x7a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000870:	4ba4      	ldr	r3, [pc, #656]	; (8000b04 <HAL_RCC_OscConfig+0x2b4>)
 8000872:	689b      	ldr	r3, [r3, #8]
 8000874:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000878:	2b08      	cmp	r3, #8
 800087a:	d021      	beq.n	80008c0 <HAL_RCC_OscConfig+0x70>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800087c:	6863      	ldr	r3, [r4, #4]
 800087e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000882:	d04f      	beq.n	8000924 <HAL_RCC_OscConfig+0xd4>
 8000884:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000888:	d052      	beq.n	8000930 <HAL_RCC_OscConfig+0xe0>
 800088a:	4b9e      	ldr	r3, [pc, #632]	; (8000b04 <HAL_RCC_OscConfig+0x2b4>)
 800088c:	681a      	ldr	r2, [r3, #0]
 800088e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000892:	601a      	str	r2, [r3, #0]
 8000894:	681a      	ldr	r2, [r3, #0]
 8000896:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800089a:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800089c:	6863      	ldr	r3, [r4, #4]
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d050      	beq.n	8000944 <HAL_RCC_OscConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80008a2:	f7ff fe5b 	bl	800055c <HAL_GetTick>
 80008a6:	4605      	mov	r5, r0

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80008a8:	4b96      	ldr	r3, [pc, #600]	; (8000b04 <HAL_RCC_OscConfig+0x2b4>)
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80008b0:	d114      	bne.n	80008dc <HAL_RCC_OscConfig+0x8c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80008b2:	f7ff fe53 	bl	800055c <HAL_GetTick>
 80008b6:	1b40      	subs	r0, r0, r5
 80008b8:	2864      	cmp	r0, #100	; 0x64
 80008ba:	d9f5      	bls.n	80008a8 <HAL_RCC_OscConfig+0x58>
          {
            return HAL_TIMEOUT;
 80008bc:	2003      	movs	r0, #3
 80008be:	e1b3      	b.n	8000c28 <HAL_RCC_OscConfig+0x3d8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80008c0:	4b90      	ldr	r3, [pc, #576]	; (8000b04 <HAL_RCC_OscConfig+0x2b4>)
 80008c2:	685b      	ldr	r3, [r3, #4]
 80008c4:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 80008c8:	d0d8      	beq.n	800087c <HAL_RCC_OscConfig+0x2c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80008ca:	4b8e      	ldr	r3, [pc, #568]	; (8000b04 <HAL_RCC_OscConfig+0x2b4>)
 80008cc:	681b      	ldr	r3, [r3, #0]
 80008ce:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80008d2:	d003      	beq.n	80008dc <HAL_RCC_OscConfig+0x8c>
 80008d4:	6863      	ldr	r3, [r4, #4]
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	f000 81a3 	beq.w	8000c22 <HAL_RCC_OscConfig+0x3d2>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80008dc:	6823      	ldr	r3, [r4, #0]
 80008de:	f013 0f02 	tst.w	r3, #2
 80008e2:	d055      	beq.n	8000990 <HAL_RCC_OscConfig+0x140>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80008e4:	4b87      	ldr	r3, [pc, #540]	; (8000b04 <HAL_RCC_OscConfig+0x2b4>)
 80008e6:	689b      	ldr	r3, [r3, #8]
 80008e8:	f013 0f0c 	tst.w	r3, #12
 80008ec:	d03e      	beq.n	800096c <HAL_RCC_OscConfig+0x11c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80008ee:	4b85      	ldr	r3, [pc, #532]	; (8000b04 <HAL_RCC_OscConfig+0x2b4>)
 80008f0:	689b      	ldr	r3, [r3, #8]
 80008f2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80008f6:	2b08      	cmp	r3, #8
 80008f8:	d033      	beq.n	8000962 <HAL_RCC_OscConfig+0x112>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80008fa:	68e3      	ldr	r3, [r4, #12]
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d068      	beq.n	80009d2 <HAL_RCC_OscConfig+0x182>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000900:	4b81      	ldr	r3, [pc, #516]	; (8000b08 <HAL_RCC_OscConfig+0x2b8>)
 8000902:	2201      	movs	r2, #1
 8000904:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000906:	f7ff fe29 	bl	800055c <HAL_GetTick>
 800090a:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800090c:	4b7d      	ldr	r3, [pc, #500]	; (8000b04 <HAL_RCC_OscConfig+0x2b4>)
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	f013 0f02 	tst.w	r3, #2
 8000914:	d154      	bne.n	80009c0 <HAL_RCC_OscConfig+0x170>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000916:	f7ff fe21 	bl	800055c <HAL_GetTick>
 800091a:	1b40      	subs	r0, r0, r5
 800091c:	2802      	cmp	r0, #2
 800091e:	d9f5      	bls.n	800090c <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 8000920:	2003      	movs	r0, #3
 8000922:	e181      	b.n	8000c28 <HAL_RCC_OscConfig+0x3d8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000924:	4a77      	ldr	r2, [pc, #476]	; (8000b04 <HAL_RCC_OscConfig+0x2b4>)
 8000926:	6813      	ldr	r3, [r2, #0]
 8000928:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800092c:	6013      	str	r3, [r2, #0]
 800092e:	e7b5      	b.n	800089c <HAL_RCC_OscConfig+0x4c>
 8000930:	4b74      	ldr	r3, [pc, #464]	; (8000b04 <HAL_RCC_OscConfig+0x2b4>)
 8000932:	681a      	ldr	r2, [r3, #0]
 8000934:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8000938:	601a      	str	r2, [r3, #0]
 800093a:	681a      	ldr	r2, [r3, #0]
 800093c:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8000940:	601a      	str	r2, [r3, #0]
 8000942:	e7ab      	b.n	800089c <HAL_RCC_OscConfig+0x4c>
        tickstart = HAL_GetTick();
 8000944:	f7ff fe0a 	bl	800055c <HAL_GetTick>
 8000948:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800094a:	4b6e      	ldr	r3, [pc, #440]	; (8000b04 <HAL_RCC_OscConfig+0x2b4>)
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8000952:	d0c3      	beq.n	80008dc <HAL_RCC_OscConfig+0x8c>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000954:	f7ff fe02 	bl	800055c <HAL_GetTick>
 8000958:	1b40      	subs	r0, r0, r5
 800095a:	2864      	cmp	r0, #100	; 0x64
 800095c:	d9f5      	bls.n	800094a <HAL_RCC_OscConfig+0xfa>
            return HAL_TIMEOUT;
 800095e:	2003      	movs	r0, #3
 8000960:	e162      	b.n	8000c28 <HAL_RCC_OscConfig+0x3d8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000962:	4b68      	ldr	r3, [pc, #416]	; (8000b04 <HAL_RCC_OscConfig+0x2b4>)
 8000964:	685b      	ldr	r3, [r3, #4]
 8000966:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 800096a:	d1c6      	bne.n	80008fa <HAL_RCC_OscConfig+0xaa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800096c:	4b65      	ldr	r3, [pc, #404]	; (8000b04 <HAL_RCC_OscConfig+0x2b4>)
 800096e:	681b      	ldr	r3, [r3, #0]
 8000970:	f013 0f02 	tst.w	r3, #2
 8000974:	d004      	beq.n	8000980 <HAL_RCC_OscConfig+0x130>
 8000976:	68e3      	ldr	r3, [r4, #12]
 8000978:	2b01      	cmp	r3, #1
 800097a:	d001      	beq.n	8000980 <HAL_RCC_OscConfig+0x130>
        return HAL_ERROR;
 800097c:	2001      	movs	r0, #1
 800097e:	e153      	b.n	8000c28 <HAL_RCC_OscConfig+0x3d8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000980:	4a60      	ldr	r2, [pc, #384]	; (8000b04 <HAL_RCC_OscConfig+0x2b4>)
 8000982:	6813      	ldr	r3, [r2, #0]
 8000984:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000988:	6921      	ldr	r1, [r4, #16]
 800098a:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800098e:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000990:	6823      	ldr	r3, [r4, #0]
 8000992:	f013 0f08 	tst.w	r3, #8
 8000996:	d040      	beq.n	8000a1a <HAL_RCC_OscConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000998:	6963      	ldr	r3, [r4, #20]
 800099a:	b363      	cbz	r3, 80009f6 <HAL_RCC_OscConfig+0x1a6>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800099c:	4b5b      	ldr	r3, [pc, #364]	; (8000b0c <HAL_RCC_OscConfig+0x2bc>)
 800099e:	2201      	movs	r2, #1
 80009a0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80009a2:	f7ff fddb 	bl	800055c <HAL_GetTick>
 80009a6:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80009a8:	4b56      	ldr	r3, [pc, #344]	; (8000b04 <HAL_RCC_OscConfig+0x2b4>)
 80009aa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80009ac:	f013 0f02 	tst.w	r3, #2
 80009b0:	d133      	bne.n	8000a1a <HAL_RCC_OscConfig+0x1ca>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80009b2:	f7ff fdd3 	bl	800055c <HAL_GetTick>
 80009b6:	1b40      	subs	r0, r0, r5
 80009b8:	2802      	cmp	r0, #2
 80009ba:	d9f5      	bls.n	80009a8 <HAL_RCC_OscConfig+0x158>
        {
          return HAL_TIMEOUT;
 80009bc:	2003      	movs	r0, #3
 80009be:	e133      	b.n	8000c28 <HAL_RCC_OscConfig+0x3d8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80009c0:	4a50      	ldr	r2, [pc, #320]	; (8000b04 <HAL_RCC_OscConfig+0x2b4>)
 80009c2:	6813      	ldr	r3, [r2, #0]
 80009c4:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80009c8:	6921      	ldr	r1, [r4, #16]
 80009ca:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80009ce:	6013      	str	r3, [r2, #0]
 80009d0:	e7de      	b.n	8000990 <HAL_RCC_OscConfig+0x140>
        __HAL_RCC_HSI_DISABLE();
 80009d2:	4b4d      	ldr	r3, [pc, #308]	; (8000b08 <HAL_RCC_OscConfig+0x2b8>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80009d8:	f7ff fdc0 	bl	800055c <HAL_GetTick>
 80009dc:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80009de:	4b49      	ldr	r3, [pc, #292]	; (8000b04 <HAL_RCC_OscConfig+0x2b4>)
 80009e0:	681b      	ldr	r3, [r3, #0]
 80009e2:	f013 0f02 	tst.w	r3, #2
 80009e6:	d0d3      	beq.n	8000990 <HAL_RCC_OscConfig+0x140>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80009e8:	f7ff fdb8 	bl	800055c <HAL_GetTick>
 80009ec:	1b40      	subs	r0, r0, r5
 80009ee:	2802      	cmp	r0, #2
 80009f0:	d9f5      	bls.n	80009de <HAL_RCC_OscConfig+0x18e>
            return HAL_TIMEOUT;
 80009f2:	2003      	movs	r0, #3
 80009f4:	e118      	b.n	8000c28 <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80009f6:	4b45      	ldr	r3, [pc, #276]	; (8000b0c <HAL_RCC_OscConfig+0x2bc>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80009fc:	f7ff fdae 	bl	800055c <HAL_GetTick>
 8000a00:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000a02:	4b40      	ldr	r3, [pc, #256]	; (8000b04 <HAL_RCC_OscConfig+0x2b4>)
 8000a04:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000a06:	f013 0f02 	tst.w	r3, #2
 8000a0a:	d006      	beq.n	8000a1a <HAL_RCC_OscConfig+0x1ca>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000a0c:	f7ff fda6 	bl	800055c <HAL_GetTick>
 8000a10:	1b40      	subs	r0, r0, r5
 8000a12:	2802      	cmp	r0, #2
 8000a14:	d9f5      	bls.n	8000a02 <HAL_RCC_OscConfig+0x1b2>
        {
          return HAL_TIMEOUT;
 8000a16:	2003      	movs	r0, #3
 8000a18:	e106      	b.n	8000c28 <HAL_RCC_OscConfig+0x3d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000a1a:	6823      	ldr	r3, [r4, #0]
 8000a1c:	f013 0f04 	tst.w	r3, #4
 8000a20:	d079      	beq.n	8000b16 <HAL_RCC_OscConfig+0x2c6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000a22:	4b38      	ldr	r3, [pc, #224]	; (8000b04 <HAL_RCC_OscConfig+0x2b4>)
 8000a24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a26:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8000a2a:	d133      	bne.n	8000a94 <HAL_RCC_OscConfig+0x244>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	9301      	str	r3, [sp, #4]
 8000a30:	4b34      	ldr	r3, [pc, #208]	; (8000b04 <HAL_RCC_OscConfig+0x2b4>)
 8000a32:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000a34:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000a38:	641a      	str	r2, [r3, #64]	; 0x40
 8000a3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a40:	9301      	str	r3, [sp, #4]
 8000a42:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8000a44:	2501      	movs	r5, #1
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a46:	4b32      	ldr	r3, [pc, #200]	; (8000b10 <HAL_RCC_OscConfig+0x2c0>)
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	f413 7f80 	tst.w	r3, #256	; 0x100
 8000a4e:	d023      	beq.n	8000a98 <HAL_RCC_OscConfig+0x248>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000a50:	68a3      	ldr	r3, [r4, #8]
 8000a52:	2b01      	cmp	r3, #1
 8000a54:	d034      	beq.n	8000ac0 <HAL_RCC_OscConfig+0x270>
 8000a56:	2b05      	cmp	r3, #5
 8000a58:	d038      	beq.n	8000acc <HAL_RCC_OscConfig+0x27c>
 8000a5a:	4b2a      	ldr	r3, [pc, #168]	; (8000b04 <HAL_RCC_OscConfig+0x2b4>)
 8000a5c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8000a5e:	f022 0201 	bic.w	r2, r2, #1
 8000a62:	671a      	str	r2, [r3, #112]	; 0x70
 8000a64:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8000a66:	f022 0204 	bic.w	r2, r2, #4
 8000a6a:	671a      	str	r2, [r3, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000a6c:	68a3      	ldr	r3, [r4, #8]
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d036      	beq.n	8000ae0 <HAL_RCC_OscConfig+0x290>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000a72:	f7ff fd73 	bl	800055c <HAL_GetTick>
 8000a76:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000a78:	4b22      	ldr	r3, [pc, #136]	; (8000b04 <HAL_RCC_OscConfig+0x2b4>)
 8000a7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000a7c:	f013 0f02 	tst.w	r3, #2
 8000a80:	d148      	bne.n	8000b14 <HAL_RCC_OscConfig+0x2c4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000a82:	f7ff fd6b 	bl	800055c <HAL_GetTick>
 8000a86:	1b80      	subs	r0, r0, r6
 8000a88:	f241 3388 	movw	r3, #5000	; 0x1388
 8000a8c:	4298      	cmp	r0, r3
 8000a8e:	d9f3      	bls.n	8000a78 <HAL_RCC_OscConfig+0x228>
        {
          return HAL_TIMEOUT;
 8000a90:	2003      	movs	r0, #3
 8000a92:	e0c9      	b.n	8000c28 <HAL_RCC_OscConfig+0x3d8>
    FlagStatus       pwrclkchanged = RESET;
 8000a94:	2500      	movs	r5, #0
 8000a96:	e7d6      	b.n	8000a46 <HAL_RCC_OscConfig+0x1f6>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000a98:	4a1d      	ldr	r2, [pc, #116]	; (8000b10 <HAL_RCC_OscConfig+0x2c0>)
 8000a9a:	6813      	ldr	r3, [r2, #0]
 8000a9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000aa0:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8000aa2:	f7ff fd5b 	bl	800055c <HAL_GetTick>
 8000aa6:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000aa8:	4b19      	ldr	r3, [pc, #100]	; (8000b10 <HAL_RCC_OscConfig+0x2c0>)
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	f413 7f80 	tst.w	r3, #256	; 0x100
 8000ab0:	d1ce      	bne.n	8000a50 <HAL_RCC_OscConfig+0x200>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000ab2:	f7ff fd53 	bl	800055c <HAL_GetTick>
 8000ab6:	1b80      	subs	r0, r0, r6
 8000ab8:	2802      	cmp	r0, #2
 8000aba:	d9f5      	bls.n	8000aa8 <HAL_RCC_OscConfig+0x258>
          return HAL_TIMEOUT;
 8000abc:	2003      	movs	r0, #3
 8000abe:	e0b3      	b.n	8000c28 <HAL_RCC_OscConfig+0x3d8>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ac0:	4a10      	ldr	r2, [pc, #64]	; (8000b04 <HAL_RCC_OscConfig+0x2b4>)
 8000ac2:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8000ac4:	f043 0301 	orr.w	r3, r3, #1
 8000ac8:	6713      	str	r3, [r2, #112]	; 0x70
 8000aca:	e7cf      	b.n	8000a6c <HAL_RCC_OscConfig+0x21c>
 8000acc:	4b0d      	ldr	r3, [pc, #52]	; (8000b04 <HAL_RCC_OscConfig+0x2b4>)
 8000ace:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8000ad0:	f042 0204 	orr.w	r2, r2, #4
 8000ad4:	671a      	str	r2, [r3, #112]	; 0x70
 8000ad6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8000ad8:	f042 0201 	orr.w	r2, r2, #1
 8000adc:	671a      	str	r2, [r3, #112]	; 0x70
 8000ade:	e7c5      	b.n	8000a6c <HAL_RCC_OscConfig+0x21c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ae0:	f7ff fd3c 	bl	800055c <HAL_GetTick>
 8000ae4:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000ae6:	4b07      	ldr	r3, [pc, #28]	; (8000b04 <HAL_RCC_OscConfig+0x2b4>)
 8000ae8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000aea:	f013 0f02 	tst.w	r3, #2
 8000aee:	d011      	beq.n	8000b14 <HAL_RCC_OscConfig+0x2c4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000af0:	f7ff fd34 	bl	800055c <HAL_GetTick>
 8000af4:	1b80      	subs	r0, r0, r6
 8000af6:	f241 3388 	movw	r3, #5000	; 0x1388
 8000afa:	4298      	cmp	r0, r3
 8000afc:	d9f3      	bls.n	8000ae6 <HAL_RCC_OscConfig+0x296>
        {
          return HAL_TIMEOUT;
 8000afe:	2003      	movs	r0, #3
 8000b00:	e092      	b.n	8000c28 <HAL_RCC_OscConfig+0x3d8>
 8000b02:	bf00      	nop
 8000b04:	40023800 	.word	0x40023800
 8000b08:	42470000 	.word	0x42470000
 8000b0c:	42470e80 	.word	0x42470e80
 8000b10:	40007000 	.word	0x40007000
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8000b14:	b9ed      	cbnz	r5, 8000b52 <HAL_RCC_OscConfig+0x302>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000b16:	69a3      	ldr	r3, [r4, #24]
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	f000 8084 	beq.w	8000c26 <HAL_RCC_OscConfig+0x3d6>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000b1e:	4a45      	ldr	r2, [pc, #276]	; (8000c34 <HAL_RCC_OscConfig+0x3e4>)
 8000b20:	6892      	ldr	r2, [r2, #8]
 8000b22:	f002 020c 	and.w	r2, r2, #12
 8000b26:	2a08      	cmp	r2, #8
 8000b28:	d051      	beq.n	8000bce <HAL_RCC_OscConfig+0x37e>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000b2a:	2b02      	cmp	r3, #2
 8000b2c:	d017      	beq.n	8000b5e <HAL_RCC_OscConfig+0x30e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000b2e:	4b42      	ldr	r3, [pc, #264]	; (8000c38 <HAL_RCC_OscConfig+0x3e8>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b34:	f7ff fd12 	bl	800055c <HAL_GetTick>
 8000b38:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000b3a:	4b3e      	ldr	r3, [pc, #248]	; (8000c34 <HAL_RCC_OscConfig+0x3e4>)
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000b42:	d042      	beq.n	8000bca <HAL_RCC_OscConfig+0x37a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000b44:	f7ff fd0a 	bl	800055c <HAL_GetTick>
 8000b48:	1b00      	subs	r0, r0, r4
 8000b4a:	2802      	cmp	r0, #2
 8000b4c:	d9f5      	bls.n	8000b3a <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 8000b4e:	2003      	movs	r0, #3
 8000b50:	e06a      	b.n	8000c28 <HAL_RCC_OscConfig+0x3d8>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000b52:	4a38      	ldr	r2, [pc, #224]	; (8000c34 <HAL_RCC_OscConfig+0x3e4>)
 8000b54:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8000b56:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000b5a:	6413      	str	r3, [r2, #64]	; 0x40
 8000b5c:	e7db      	b.n	8000b16 <HAL_RCC_OscConfig+0x2c6>
        __HAL_RCC_PLL_DISABLE();
 8000b5e:	4b36      	ldr	r3, [pc, #216]	; (8000c38 <HAL_RCC_OscConfig+0x3e8>)
 8000b60:	2200      	movs	r2, #0
 8000b62:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000b64:	f7ff fcfa 	bl	800055c <HAL_GetTick>
 8000b68:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000b6a:	4b32      	ldr	r3, [pc, #200]	; (8000c34 <HAL_RCC_OscConfig+0x3e4>)
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000b72:	d006      	beq.n	8000b82 <HAL_RCC_OscConfig+0x332>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000b74:	f7ff fcf2 	bl	800055c <HAL_GetTick>
 8000b78:	1b40      	subs	r0, r0, r5
 8000b7a:	2802      	cmp	r0, #2
 8000b7c:	d9f5      	bls.n	8000b6a <HAL_RCC_OscConfig+0x31a>
            return HAL_TIMEOUT;
 8000b7e:	2003      	movs	r0, #3
 8000b80:	e052      	b.n	8000c28 <HAL_RCC_OscConfig+0x3d8>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000b82:	69e3      	ldr	r3, [r4, #28]
 8000b84:	6a22      	ldr	r2, [r4, #32]
 8000b86:	4313      	orrs	r3, r2
 8000b88:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000b8a:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8000b8e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000b90:	0852      	lsrs	r2, r2, #1
 8000b92:	3a01      	subs	r2, #1
 8000b94:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b98:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000b9a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8000b9e:	4a25      	ldr	r2, [pc, #148]	; (8000c34 <HAL_RCC_OscConfig+0x3e4>)
 8000ba0:	6053      	str	r3, [r2, #4]
        __HAL_RCC_PLL_ENABLE();
 8000ba2:	4b25      	ldr	r3, [pc, #148]	; (8000c38 <HAL_RCC_OscConfig+0x3e8>)
 8000ba4:	2201      	movs	r2, #1
 8000ba6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000ba8:	f7ff fcd8 	bl	800055c <HAL_GetTick>
 8000bac:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000bae:	4b21      	ldr	r3, [pc, #132]	; (8000c34 <HAL_RCC_OscConfig+0x3e4>)
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000bb6:	d106      	bne.n	8000bc6 <HAL_RCC_OscConfig+0x376>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000bb8:	f7ff fcd0 	bl	800055c <HAL_GetTick>
 8000bbc:	1b00      	subs	r0, r0, r4
 8000bbe:	2802      	cmp	r0, #2
 8000bc0:	d9f5      	bls.n	8000bae <HAL_RCC_OscConfig+0x35e>
            return HAL_TIMEOUT;
 8000bc2:	2003      	movs	r0, #3
 8000bc4:	e030      	b.n	8000c28 <HAL_RCC_OscConfig+0x3d8>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8000bc6:	2000      	movs	r0, #0
 8000bc8:	e02e      	b.n	8000c28 <HAL_RCC_OscConfig+0x3d8>
 8000bca:	2000      	movs	r0, #0
 8000bcc:	e02c      	b.n	8000c28 <HAL_RCC_OscConfig+0x3d8>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000bce:	2b01      	cmp	r3, #1
 8000bd0:	d02c      	beq.n	8000c2c <HAL_RCC_OscConfig+0x3dc>
        pll_config = RCC->PLLCFGR;
 8000bd2:	4b18      	ldr	r3, [pc, #96]	; (8000c34 <HAL_RCC_OscConfig+0x3e4>)
 8000bd4:	685b      	ldr	r3, [r3, #4]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000bd6:	f403 0180 	and.w	r1, r3, #4194304	; 0x400000
 8000bda:	69e2      	ldr	r2, [r4, #28]
 8000bdc:	4291      	cmp	r1, r2
 8000bde:	d001      	beq.n	8000be4 <HAL_RCC_OscConfig+0x394>
          return HAL_ERROR;
 8000be0:	2001      	movs	r0, #1
 8000be2:	e021      	b.n	8000c28 <HAL_RCC_OscConfig+0x3d8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8000be4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8000be8:	6a21      	ldr	r1, [r4, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000bea:	428a      	cmp	r2, r1
 8000bec:	d001      	beq.n	8000bf2 <HAL_RCC_OscConfig+0x3a2>
          return HAL_ERROR;
 8000bee:	2001      	movs	r0, #1
 8000bf0:	e01a      	b.n	8000c28 <HAL_RCC_OscConfig+0x3d8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8000bf2:	6a61      	ldr	r1, [r4, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8000bf4:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 8000bf8:	401a      	ands	r2, r3
 8000bfa:	428a      	cmp	r2, r1
 8000bfc:	d001      	beq.n	8000c02 <HAL_RCC_OscConfig+0x3b2>
          return HAL_ERROR;
 8000bfe:	2001      	movs	r0, #1
 8000c00:	e012      	b.n	8000c28 <HAL_RCC_OscConfig+0x3d8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8000c02:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8000c06:	6aa1      	ldr	r1, [r4, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8000c08:	428a      	cmp	r2, r1
 8000c0a:	d001      	beq.n	8000c10 <HAL_RCC_OscConfig+0x3c0>
          return HAL_ERROR;
 8000c0c:	2001      	movs	r0, #1
 8000c0e:	e00b      	b.n	8000c28 <HAL_RCC_OscConfig+0x3d8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8000c10:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8000c14:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8000c16:	4293      	cmp	r3, r2
 8000c18:	d00a      	beq.n	8000c30 <HAL_RCC_OscConfig+0x3e0>
          return HAL_ERROR;
 8000c1a:	2001      	movs	r0, #1
 8000c1c:	e004      	b.n	8000c28 <HAL_RCC_OscConfig+0x3d8>
    return HAL_ERROR;
 8000c1e:	2001      	movs	r0, #1
}
 8000c20:	4770      	bx	lr
        return HAL_ERROR;
 8000c22:	2001      	movs	r0, #1
 8000c24:	e000      	b.n	8000c28 <HAL_RCC_OscConfig+0x3d8>
  return HAL_OK;
 8000c26:	2000      	movs	r0, #0
}
 8000c28:	b002      	add	sp, #8
 8000c2a:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8000c2c:	2001      	movs	r0, #1
 8000c2e:	e7fb      	b.n	8000c28 <HAL_RCC_OscConfig+0x3d8>
  return HAL_OK;
 8000c30:	2000      	movs	r0, #0
 8000c32:	e7f9      	b.n	8000c28 <HAL_RCC_OscConfig+0x3d8>
 8000c34:	40023800 	.word	0x40023800
 8000c38:	42470060 	.word	0x42470060

08000c3c <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000c3c:	4b32      	ldr	r3, [pc, #200]	; (8000d08 <HAL_RCC_GetSysClockFreq+0xcc>)
 8000c3e:	689b      	ldr	r3, [r3, #8]
 8000c40:	f003 030c 	and.w	r3, r3, #12
 8000c44:	2b04      	cmp	r3, #4
 8000c46:	d05c      	beq.n	8000d02 <HAL_RCC_GetSysClockFreq+0xc6>
 8000c48:	2b08      	cmp	r3, #8
 8000c4a:	d001      	beq.n	8000c50 <HAL_RCC_GetSysClockFreq+0x14>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8000c4c:	482f      	ldr	r0, [pc, #188]	; (8000d0c <HAL_RCC_GetSysClockFreq+0xd0>)
 8000c4e:	4770      	bx	lr
{
 8000c50:	e92d 4bf0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, fp, lr}
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000c54:	4b2c      	ldr	r3, [pc, #176]	; (8000d08 <HAL_RCC_GetSysClockFreq+0xcc>)
 8000c56:	685a      	ldr	r2, [r3, #4]
 8000c58:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000c5c:	685b      	ldr	r3, [r3, #4]
 8000c5e:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8000c62:	d02b      	beq.n	8000cbc <HAL_RCC_GetSysClockFreq+0x80>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000c64:	4b28      	ldr	r3, [pc, #160]	; (8000d08 <HAL_RCC_GetSysClockFreq+0xcc>)
 8000c66:	685b      	ldr	r3, [r3, #4]
 8000c68:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8000c6c:	461e      	mov	r6, r3
 8000c6e:	2700      	movs	r7, #0
 8000c70:	015c      	lsls	r4, r3, #5
 8000c72:	2500      	movs	r5, #0
 8000c74:	1ae4      	subs	r4, r4, r3
 8000c76:	eb65 0507 	sbc.w	r5, r5, r7
 8000c7a:	01a9      	lsls	r1, r5, #6
 8000c7c:	ea41 6194 	orr.w	r1, r1, r4, lsr #26
 8000c80:	01a0      	lsls	r0, r4, #6
 8000c82:	1b00      	subs	r0, r0, r4
 8000c84:	eb61 0105 	sbc.w	r1, r1, r5
 8000c88:	00cb      	lsls	r3, r1, #3
 8000c8a:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8000c8e:	00c4      	lsls	r4, r0, #3
 8000c90:	19a0      	adds	r0, r4, r6
 8000c92:	eb43 0107 	adc.w	r1, r3, r7
 8000c96:	024b      	lsls	r3, r1, #9
 8000c98:	ea43 53d0 	orr.w	r3, r3, r0, lsr #23
 8000c9c:	0244      	lsls	r4, r0, #9
 8000c9e:	4620      	mov	r0, r4
 8000ca0:	4619      	mov	r1, r3
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	f7ff fa90 	bl	80001c8 <__aeabi_uldivmod>
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8000ca8:	4b17      	ldr	r3, [pc, #92]	; (8000d08 <HAL_RCC_GetSysClockFreq+0xcc>)
 8000caa:	685b      	ldr	r3, [r3, #4]
 8000cac:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8000cb0:	3301      	adds	r3, #1
 8000cb2:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 8000cb4:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8000cb8:	e8bd 8bf0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, fp, pc}
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000cbc:	4b12      	ldr	r3, [pc, #72]	; (8000d08 <HAL_RCC_GetSysClockFreq+0xcc>)
 8000cbe:	685b      	ldr	r3, [r3, #4]
 8000cc0:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8000cc4:	461e      	mov	r6, r3
 8000cc6:	2700      	movs	r7, #0
 8000cc8:	015c      	lsls	r4, r3, #5
 8000cca:	2500      	movs	r5, #0
 8000ccc:	1ae4      	subs	r4, r4, r3
 8000cce:	eb65 0507 	sbc.w	r5, r5, r7
 8000cd2:	01a9      	lsls	r1, r5, #6
 8000cd4:	ea41 6194 	orr.w	r1, r1, r4, lsr #26
 8000cd8:	01a0      	lsls	r0, r4, #6
 8000cda:	1b00      	subs	r0, r0, r4
 8000cdc:	eb61 0105 	sbc.w	r1, r1, r5
 8000ce0:	00cb      	lsls	r3, r1, #3
 8000ce2:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8000ce6:	00c4      	lsls	r4, r0, #3
 8000ce8:	19a0      	adds	r0, r4, r6
 8000cea:	eb43 0107 	adc.w	r1, r3, r7
 8000cee:	028b      	lsls	r3, r1, #10
 8000cf0:	ea43 5390 	orr.w	r3, r3, r0, lsr #22
 8000cf4:	0284      	lsls	r4, r0, #10
 8000cf6:	4620      	mov	r0, r4
 8000cf8:	4619      	mov	r1, r3
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	f7ff fa64 	bl	80001c8 <__aeabi_uldivmod>
 8000d00:	e7d2      	b.n	8000ca8 <HAL_RCC_GetSysClockFreq+0x6c>
      sysclockfreq = HSE_VALUE;
 8000d02:	4803      	ldr	r0, [pc, #12]	; (8000d10 <HAL_RCC_GetSysClockFreq+0xd4>)
}
 8000d04:	4770      	bx	lr
 8000d06:	bf00      	nop
 8000d08:	40023800 	.word	0x40023800
 8000d0c:	00f42400 	.word	0x00f42400
 8000d10:	007a1200 	.word	0x007a1200

08000d14 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8000d14:	2800      	cmp	r0, #0
 8000d16:	f000 809e 	beq.w	8000e56 <HAL_RCC_ClockConfig+0x142>
{
 8000d1a:	b570      	push	{r4, r5, r6, lr}
 8000d1c:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000d1e:	4b50      	ldr	r3, [pc, #320]	; (8000e60 <HAL_RCC_ClockConfig+0x14c>)
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	f003 030f 	and.w	r3, r3, #15
 8000d26:	428b      	cmp	r3, r1
 8000d28:	d209      	bcs.n	8000d3e <HAL_RCC_ClockConfig+0x2a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000d2a:	b2cb      	uxtb	r3, r1
 8000d2c:	4a4c      	ldr	r2, [pc, #304]	; (8000e60 <HAL_RCC_ClockConfig+0x14c>)
 8000d2e:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000d30:	6813      	ldr	r3, [r2, #0]
 8000d32:	f003 030f 	and.w	r3, r3, #15
 8000d36:	428b      	cmp	r3, r1
 8000d38:	d001      	beq.n	8000d3e <HAL_RCC_ClockConfig+0x2a>
      return HAL_ERROR;
 8000d3a:	2001      	movs	r0, #1
}
 8000d3c:	bd70      	pop	{r4, r5, r6, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000d3e:	6823      	ldr	r3, [r4, #0]
 8000d40:	f013 0f02 	tst.w	r3, #2
 8000d44:	d017      	beq.n	8000d76 <HAL_RCC_ClockConfig+0x62>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000d46:	f013 0f04 	tst.w	r3, #4
 8000d4a:	d004      	beq.n	8000d56 <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000d4c:	4a45      	ldr	r2, [pc, #276]	; (8000e64 <HAL_RCC_ClockConfig+0x150>)
 8000d4e:	6893      	ldr	r3, [r2, #8]
 8000d50:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8000d54:	6093      	str	r3, [r2, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000d56:	6823      	ldr	r3, [r4, #0]
 8000d58:	f013 0f08 	tst.w	r3, #8
 8000d5c:	d004      	beq.n	8000d68 <HAL_RCC_ClockConfig+0x54>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000d5e:	4a41      	ldr	r2, [pc, #260]	; (8000e64 <HAL_RCC_ClockConfig+0x150>)
 8000d60:	6893      	ldr	r3, [r2, #8]
 8000d62:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8000d66:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000d68:	4a3e      	ldr	r2, [pc, #248]	; (8000e64 <HAL_RCC_ClockConfig+0x150>)
 8000d6a:	6893      	ldr	r3, [r2, #8]
 8000d6c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000d70:	68a0      	ldr	r0, [r4, #8]
 8000d72:	4303      	orrs	r3, r0
 8000d74:	6093      	str	r3, [r2, #8]
 8000d76:	460d      	mov	r5, r1
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000d78:	6823      	ldr	r3, [r4, #0]
 8000d7a:	f013 0f01 	tst.w	r3, #1
 8000d7e:	d032      	beq.n	8000de6 <HAL_RCC_ClockConfig+0xd2>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000d80:	6863      	ldr	r3, [r4, #4]
 8000d82:	2b01      	cmp	r3, #1
 8000d84:	d021      	beq.n	8000dca <HAL_RCC_ClockConfig+0xb6>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000d86:	1e9a      	subs	r2, r3, #2
 8000d88:	2a01      	cmp	r2, #1
 8000d8a:	d925      	bls.n	8000dd8 <HAL_RCC_ClockConfig+0xc4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d8c:	4a35      	ldr	r2, [pc, #212]	; (8000e64 <HAL_RCC_ClockConfig+0x150>)
 8000d8e:	6812      	ldr	r2, [r2, #0]
 8000d90:	f012 0f02 	tst.w	r2, #2
 8000d94:	d061      	beq.n	8000e5a <HAL_RCC_ClockConfig+0x146>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000d96:	4933      	ldr	r1, [pc, #204]	; (8000e64 <HAL_RCC_ClockConfig+0x150>)
 8000d98:	688a      	ldr	r2, [r1, #8]
 8000d9a:	f022 0203 	bic.w	r2, r2, #3
 8000d9e:	4313      	orrs	r3, r2
 8000da0:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8000da2:	f7ff fbdb 	bl	800055c <HAL_GetTick>
 8000da6:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000da8:	4b2e      	ldr	r3, [pc, #184]	; (8000e64 <HAL_RCC_ClockConfig+0x150>)
 8000daa:	689b      	ldr	r3, [r3, #8]
 8000dac:	f003 030c 	and.w	r3, r3, #12
 8000db0:	6862      	ldr	r2, [r4, #4]
 8000db2:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8000db6:	d016      	beq.n	8000de6 <HAL_RCC_ClockConfig+0xd2>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000db8:	f7ff fbd0 	bl	800055c <HAL_GetTick>
 8000dbc:	1b80      	subs	r0, r0, r6
 8000dbe:	f241 3388 	movw	r3, #5000	; 0x1388
 8000dc2:	4298      	cmp	r0, r3
 8000dc4:	d9f0      	bls.n	8000da8 <HAL_RCC_ClockConfig+0x94>
        return HAL_TIMEOUT;
 8000dc6:	2003      	movs	r0, #3
 8000dc8:	e7b8      	b.n	8000d3c <HAL_RCC_ClockConfig+0x28>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000dca:	4a26      	ldr	r2, [pc, #152]	; (8000e64 <HAL_RCC_ClockConfig+0x150>)
 8000dcc:	6812      	ldr	r2, [r2, #0]
 8000dce:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8000dd2:	d1e0      	bne.n	8000d96 <HAL_RCC_ClockConfig+0x82>
        return HAL_ERROR;
 8000dd4:	2001      	movs	r0, #1
 8000dd6:	e7b1      	b.n	8000d3c <HAL_RCC_ClockConfig+0x28>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000dd8:	4a22      	ldr	r2, [pc, #136]	; (8000e64 <HAL_RCC_ClockConfig+0x150>)
 8000dda:	6812      	ldr	r2, [r2, #0]
 8000ddc:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8000de0:	d1d9      	bne.n	8000d96 <HAL_RCC_ClockConfig+0x82>
        return HAL_ERROR;
 8000de2:	2001      	movs	r0, #1
 8000de4:	e7aa      	b.n	8000d3c <HAL_RCC_ClockConfig+0x28>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8000de6:	4b1e      	ldr	r3, [pc, #120]	; (8000e60 <HAL_RCC_ClockConfig+0x14c>)
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	f003 030f 	and.w	r3, r3, #15
 8000dee:	42ab      	cmp	r3, r5
 8000df0:	d909      	bls.n	8000e06 <HAL_RCC_ClockConfig+0xf2>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000df2:	b2ea      	uxtb	r2, r5
 8000df4:	4b1a      	ldr	r3, [pc, #104]	; (8000e60 <HAL_RCC_ClockConfig+0x14c>)
 8000df6:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	f003 030f 	and.w	r3, r3, #15
 8000dfe:	42ab      	cmp	r3, r5
 8000e00:	d001      	beq.n	8000e06 <HAL_RCC_ClockConfig+0xf2>
      return HAL_ERROR;
 8000e02:	2001      	movs	r0, #1
 8000e04:	e79a      	b.n	8000d3c <HAL_RCC_ClockConfig+0x28>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000e06:	6823      	ldr	r3, [r4, #0]
 8000e08:	f013 0f04 	tst.w	r3, #4
 8000e0c:	d006      	beq.n	8000e1c <HAL_RCC_ClockConfig+0x108>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000e0e:	4a15      	ldr	r2, [pc, #84]	; (8000e64 <HAL_RCC_ClockConfig+0x150>)
 8000e10:	6893      	ldr	r3, [r2, #8]
 8000e12:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8000e16:	68e1      	ldr	r1, [r4, #12]
 8000e18:	430b      	orrs	r3, r1
 8000e1a:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000e1c:	6823      	ldr	r3, [r4, #0]
 8000e1e:	f013 0f08 	tst.w	r3, #8
 8000e22:	d007      	beq.n	8000e34 <HAL_RCC_ClockConfig+0x120>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000e24:	4a0f      	ldr	r2, [pc, #60]	; (8000e64 <HAL_RCC_ClockConfig+0x150>)
 8000e26:	6893      	ldr	r3, [r2, #8]
 8000e28:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8000e2c:	6921      	ldr	r1, [r4, #16]
 8000e2e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000e32:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000e34:	f7ff ff02 	bl	8000c3c <HAL_RCC_GetSysClockFreq>
 8000e38:	4b0a      	ldr	r3, [pc, #40]	; (8000e64 <HAL_RCC_ClockConfig+0x150>)
 8000e3a:	689b      	ldr	r3, [r3, #8]
 8000e3c:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000e40:	4a09      	ldr	r2, [pc, #36]	; (8000e68 <HAL_RCC_ClockConfig+0x154>)
 8000e42:	5cd3      	ldrb	r3, [r2, r3]
 8000e44:	40d8      	lsrs	r0, r3
 8000e46:	4b09      	ldr	r3, [pc, #36]	; (8000e6c <HAL_RCC_ClockConfig+0x158>)
 8000e48:	6018      	str	r0, [r3, #0]
  HAL_InitTick (uwTickPrio);
 8000e4a:	4b09      	ldr	r3, [pc, #36]	; (8000e70 <HAL_RCC_ClockConfig+0x15c>)
 8000e4c:	6818      	ldr	r0, [r3, #0]
 8000e4e:	f7ff fb3b 	bl	80004c8 <HAL_InitTick>
  return HAL_OK;
 8000e52:	2000      	movs	r0, #0
 8000e54:	e772      	b.n	8000d3c <HAL_RCC_ClockConfig+0x28>
    return HAL_ERROR;
 8000e56:	2001      	movs	r0, #1
}
 8000e58:	4770      	bx	lr
        return HAL_ERROR;
 8000e5a:	2001      	movs	r0, #1
 8000e5c:	e76e      	b.n	8000d3c <HAL_RCC_ClockConfig+0x28>
 8000e5e:	bf00      	nop
 8000e60:	40023c00 	.word	0x40023c00
 8000e64:	40023800 	.word	0x40023800
 8000e68:	08001b88 	.word	0x08001b88
 8000e6c:	20000008 	.word	0x20000008
 8000e70:	20000004 	.word	0x20000004

08000e74 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8000e74:	4b01      	ldr	r3, [pc, #4]	; (8000e7c <HAL_RCC_GetHCLKFreq+0x8>)
 8000e76:	6818      	ldr	r0, [r3, #0]
 8000e78:	4770      	bx	lr
 8000e7a:	bf00      	nop
 8000e7c:	20000008 	.word	0x20000008

08000e80 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8000e80:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8000e82:	f7ff fff7 	bl	8000e74 <HAL_RCC_GetHCLKFreq>
 8000e86:	4b04      	ldr	r3, [pc, #16]	; (8000e98 <HAL_RCC_GetPCLK1Freq+0x18>)
 8000e88:	689b      	ldr	r3, [r3, #8]
 8000e8a:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8000e8e:	4a03      	ldr	r2, [pc, #12]	; (8000e9c <HAL_RCC_GetPCLK1Freq+0x1c>)
 8000e90:	5cd3      	ldrb	r3, [r2, r3]
}
 8000e92:	40d8      	lsrs	r0, r3
 8000e94:	bd08      	pop	{r3, pc}
 8000e96:	bf00      	nop
 8000e98:	40023800 	.word	0x40023800
 8000e9c:	08001b98 	.word	0x08001b98

08000ea0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8000ea0:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8000ea2:	f7ff ffe7 	bl	8000e74 <HAL_RCC_GetHCLKFreq>
 8000ea6:	4b04      	ldr	r3, [pc, #16]	; (8000eb8 <HAL_RCC_GetPCLK2Freq+0x18>)
 8000ea8:	689b      	ldr	r3, [r3, #8]
 8000eaa:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8000eae:	4a03      	ldr	r2, [pc, #12]	; (8000ebc <HAL_RCC_GetPCLK2Freq+0x1c>)
 8000eb0:	5cd3      	ldrb	r3, [r2, r3]
}
 8000eb2:	40d8      	lsrs	r0, r3
 8000eb4:	bd08      	pop	{r3, pc}
 8000eb6:	bf00      	nop
 8000eb8:	40023800 	.word	0x40023800
 8000ebc:	08001b98 	.word	0x08001b98

08000ec0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8000ec0:	e92d 4bf0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, fp, lr}
 8000ec4:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8000ec6:	6802      	ldr	r2, [r0, #0]
 8000ec8:	6913      	ldr	r3, [r2, #16]
 8000eca:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000ece:	68c1      	ldr	r1, [r0, #12]
 8000ed0:	430b      	orrs	r3, r1
 8000ed2:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8000ed4:	6883      	ldr	r3, [r0, #8]
 8000ed6:	6902      	ldr	r2, [r0, #16]
 8000ed8:	4313      	orrs	r3, r2
 8000eda:	6942      	ldr	r2, [r0, #20]
 8000edc:	4313      	orrs	r3, r2
 8000ede:	69c2      	ldr	r2, [r0, #28]
 8000ee0:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR1,
 8000ee2:	6801      	ldr	r1, [r0, #0]
 8000ee4:	68cb      	ldr	r3, [r1, #12]
 8000ee6:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8000eea:	f023 030c 	bic.w	r3, r3, #12
 8000eee:	4313      	orrs	r3, r2
 8000ef0:	60cb      	str	r3, [r1, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8000ef2:	6802      	ldr	r2, [r0, #0]
 8000ef4:	6953      	ldr	r3, [r2, #20]
 8000ef6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000efa:	6981      	ldr	r1, [r0, #24]
 8000efc:	430b      	orrs	r3, r1
 8000efe:	6153      	str	r3, [r2, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8000f00:	69c3      	ldr	r3, [r0, #28]
 8000f02:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000f06:	d03b      	beq.n	8000f80 <UART_SetConfig+0xc0>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8000f08:	6803      	ldr	r3, [r0, #0]
 8000f0a:	4a71      	ldr	r2, [pc, #452]	; (80010d0 <UART_SetConfig+0x210>)
 8000f0c:	4293      	cmp	r3, r2
 8000f0e:	f000 80ab 	beq.w	8001068 <UART_SetConfig+0x1a8>
 8000f12:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000f16:	4293      	cmp	r3, r2
 8000f18:	f000 80a6 	beq.w	8001068 <UART_SetConfig+0x1a8>
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8000f1c:	f7ff ffb0 	bl	8000e80 <HAL_RCC_GetPCLK1Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8000f20:	f04f 0900 	mov.w	r9, #0
 8000f24:	1806      	adds	r6, r0, r0
 8000f26:	eb49 0709 	adc.w	r7, r9, r9
 8000f2a:	eb16 0b00 	adds.w	fp, r6, r0
 8000f2e:	eb47 0c09 	adc.w	ip, r7, r9
 8000f32:	ea4f 03cc 	mov.w	r3, ip, lsl #3
 8000f36:	ea43 735b 	orr.w	r3, r3, fp, lsr #29
 8000f3a:	ea4f 02cb 	mov.w	r2, fp, lsl #3
 8000f3e:	4693      	mov	fp, r2
 8000f40:	469c      	mov	ip, r3
 8000f42:	6863      	ldr	r3, [r4, #4]
 8000f44:	009a      	lsls	r2, r3, #2
 8000f46:	0f9b      	lsrs	r3, r3, #30
 8000f48:	eb10 000b 	adds.w	r0, r0, fp
 8000f4c:	eb49 010c 	adc.w	r1, r9, ip
 8000f50:	f7ff f93a 	bl	80001c8 <__aeabi_uldivmod>
 8000f54:	4d5f      	ldr	r5, [pc, #380]	; (80010d4 <UART_SetConfig+0x214>)
 8000f56:	fba5 3200 	umull	r3, r2, r5, r0
 8000f5a:	0951      	lsrs	r1, r2, #5
 8000f5c:	2264      	movs	r2, #100	; 0x64
 8000f5e:	fb02 0211 	mls	r2, r2, r1, r0
 8000f62:	0113      	lsls	r3, r2, #4
 8000f64:	3332      	adds	r3, #50	; 0x32
 8000f66:	fba5 2303 	umull	r2, r3, r5, r3
 8000f6a:	095b      	lsrs	r3, r3, #5
 8000f6c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8000f70:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8000f74:	f003 030f 	and.w	r3, r3, #15
 8000f78:	6821      	ldr	r1, [r4, #0]
 8000f7a:	4413      	add	r3, r2
 8000f7c:	608b      	str	r3, [r1, #8]
    }
  }
}
 8000f7e:	e0a4      	b.n	80010ca <UART_SetConfig+0x20a>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8000f80:	6803      	ldr	r3, [r0, #0]
 8000f82:	4a53      	ldr	r2, [pc, #332]	; (80010d0 <UART_SetConfig+0x210>)
 8000f84:	4293      	cmp	r3, r2
 8000f86:	d039      	beq.n	8000ffc <UART_SetConfig+0x13c>
 8000f88:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000f8c:	4293      	cmp	r3, r2
 8000f8e:	d035      	beq.n	8000ffc <UART_SetConfig+0x13c>
      pclk = HAL_RCC_GetPCLK1Freq();
 8000f90:	f7ff ff76 	bl	8000e80 <HAL_RCC_GetPCLK1Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8000f94:	4683      	mov	fp, r0
 8000f96:	f04f 0c00 	mov.w	ip, #0
 8000f9a:	1806      	adds	r6, r0, r0
 8000f9c:	eb4c 070c 	adc.w	r7, ip, ip
 8000fa0:	eb16 0800 	adds.w	r8, r6, r0
 8000fa4:	eb47 090c 	adc.w	r9, r7, ip
 8000fa8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000fac:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000fb0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000fb4:	4690      	mov	r8, r2
 8000fb6:	4699      	mov	r9, r3
 8000fb8:	6862      	ldr	r2, [r4, #4]
 8000fba:	2100      	movs	r1, #0
 8000fbc:	1892      	adds	r2, r2, r2
 8000fbe:	eb41 0301 	adc.w	r3, r1, r1
 8000fc2:	eb1b 0008 	adds.w	r0, fp, r8
 8000fc6:	eb4c 0109 	adc.w	r1, ip, r9
 8000fca:	f7ff f8fd 	bl	80001c8 <__aeabi_uldivmod>
 8000fce:	4d41      	ldr	r5, [pc, #260]	; (80010d4 <UART_SetConfig+0x214>)
 8000fd0:	fba5 3200 	umull	r3, r2, r5, r0
 8000fd4:	0951      	lsrs	r1, r2, #5
 8000fd6:	2264      	movs	r2, #100	; 0x64
 8000fd8:	fb02 0211 	mls	r2, r2, r1, r0
 8000fdc:	00d3      	lsls	r3, r2, #3
 8000fde:	3332      	adds	r3, #50	; 0x32
 8000fe0:	fba5 2303 	umull	r2, r3, r5, r3
 8000fe4:	095b      	lsrs	r3, r3, #5
 8000fe6:	005a      	lsls	r2, r3, #1
 8000fe8:	f402 72f8 	and.w	r2, r2, #496	; 0x1f0
 8000fec:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8000ff0:	f003 0307 	and.w	r3, r3, #7
 8000ff4:	6821      	ldr	r1, [r4, #0]
 8000ff6:	4413      	add	r3, r2
 8000ff8:	608b      	str	r3, [r1, #8]
 8000ffa:	e066      	b.n	80010ca <UART_SetConfig+0x20a>
      pclk = HAL_RCC_GetPCLK2Freq();
 8000ffc:	f7ff ff50 	bl	8000ea0 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8001000:	4680      	mov	r8, r0
 8001002:	f04f 0900 	mov.w	r9, #0
 8001006:	1806      	adds	r6, r0, r0
 8001008:	eb49 0709 	adc.w	r7, r9, r9
 800100c:	eb16 0b00 	adds.w	fp, r6, r0
 8001010:	eb47 0c09 	adc.w	ip, r7, r9
 8001014:	ea4f 03cc 	mov.w	r3, ip, lsl #3
 8001018:	ea43 735b 	orr.w	r3, r3, fp, lsr #29
 800101c:	ea4f 02cb 	mov.w	r2, fp, lsl #3
 8001020:	4693      	mov	fp, r2
 8001022:	469c      	mov	ip, r3
 8001024:	6862      	ldr	r2, [r4, #4]
 8001026:	2100      	movs	r1, #0
 8001028:	1892      	adds	r2, r2, r2
 800102a:	eb41 0301 	adc.w	r3, r1, r1
 800102e:	eb18 000b 	adds.w	r0, r8, fp
 8001032:	eb49 010c 	adc.w	r1, r9, ip
 8001036:	f7ff f8c7 	bl	80001c8 <__aeabi_uldivmod>
 800103a:	4d26      	ldr	r5, [pc, #152]	; (80010d4 <UART_SetConfig+0x214>)
 800103c:	fba5 3200 	umull	r3, r2, r5, r0
 8001040:	0951      	lsrs	r1, r2, #5
 8001042:	2264      	movs	r2, #100	; 0x64
 8001044:	fb02 0211 	mls	r2, r2, r1, r0
 8001048:	00d3      	lsls	r3, r2, #3
 800104a:	3332      	adds	r3, #50	; 0x32
 800104c:	fba5 2303 	umull	r2, r3, r5, r3
 8001050:	095b      	lsrs	r3, r3, #5
 8001052:	005a      	lsls	r2, r3, #1
 8001054:	f402 72f8 	and.w	r2, r2, #496	; 0x1f0
 8001058:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 800105c:	f003 0307 	and.w	r3, r3, #7
 8001060:	6821      	ldr	r1, [r4, #0]
 8001062:	4413      	add	r3, r2
 8001064:	608b      	str	r3, [r1, #8]
 8001066:	e030      	b.n	80010ca <UART_SetConfig+0x20a>
      pclk = HAL_RCC_GetPCLK2Freq();
 8001068:	f7ff ff1a 	bl	8000ea0 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800106c:	f04f 0900 	mov.w	r9, #0
 8001070:	1806      	adds	r6, r0, r0
 8001072:	eb49 0709 	adc.w	r7, r9, r9
 8001076:	eb16 0b00 	adds.w	fp, r6, r0
 800107a:	eb47 0c09 	adc.w	ip, r7, r9
 800107e:	ea4f 03cc 	mov.w	r3, ip, lsl #3
 8001082:	ea43 735b 	orr.w	r3, r3, fp, lsr #29
 8001086:	ea4f 02cb 	mov.w	r2, fp, lsl #3
 800108a:	4693      	mov	fp, r2
 800108c:	469c      	mov	ip, r3
 800108e:	6863      	ldr	r3, [r4, #4]
 8001090:	009a      	lsls	r2, r3, #2
 8001092:	0f9b      	lsrs	r3, r3, #30
 8001094:	eb10 000b 	adds.w	r0, r0, fp
 8001098:	eb49 010c 	adc.w	r1, r9, ip
 800109c:	f7ff f894 	bl	80001c8 <__aeabi_uldivmod>
 80010a0:	4d0c      	ldr	r5, [pc, #48]	; (80010d4 <UART_SetConfig+0x214>)
 80010a2:	fba5 3200 	umull	r3, r2, r5, r0
 80010a6:	0951      	lsrs	r1, r2, #5
 80010a8:	2264      	movs	r2, #100	; 0x64
 80010aa:	fb02 0211 	mls	r2, r2, r1, r0
 80010ae:	0113      	lsls	r3, r2, #4
 80010b0:	3332      	adds	r3, #50	; 0x32
 80010b2:	fba5 2303 	umull	r2, r3, r5, r3
 80010b6:	095b      	lsrs	r3, r3, #5
 80010b8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80010bc:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 80010c0:	f003 030f 	and.w	r3, r3, #15
 80010c4:	6821      	ldr	r1, [r4, #0]
 80010c6:	4413      	add	r3, r2
 80010c8:	608b      	str	r3, [r1, #8]
}
 80010ca:	e8bd 8bf0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, fp, pc}
 80010ce:	bf00      	nop
 80010d0:	40011000 	.word	0x40011000
 80010d4:	51eb851f 	.word	0x51eb851f

080010d8 <HAL_UART_Init>:
  if (huart == NULL)
 80010d8:	b358      	cbz	r0, 8001132 <HAL_UART_Init+0x5a>
{
 80010da:	b510      	push	{r4, lr}
 80010dc:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 80010de:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80010e2:	b30b      	cbz	r3, 8001128 <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 80010e4:	2324      	movs	r3, #36	; 0x24
 80010e6:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 80010ea:	6822      	ldr	r2, [r4, #0]
 80010ec:	68d3      	ldr	r3, [r2, #12]
 80010ee:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80010f2:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 80010f4:	4620      	mov	r0, r4
 80010f6:	f7ff fee3 	bl	8000ec0 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80010fa:	6822      	ldr	r2, [r4, #0]
 80010fc:	6913      	ldr	r3, [r2, #16]
 80010fe:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8001102:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001104:	6822      	ldr	r2, [r4, #0]
 8001106:	6953      	ldr	r3, [r2, #20]
 8001108:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 800110c:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 800110e:	6822      	ldr	r2, [r4, #0]
 8001110:	68d3      	ldr	r3, [r2, #12]
 8001112:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001116:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001118:	2000      	movs	r0, #0
 800111a:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800111c:	2320      	movs	r3, #32
 800111e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8001122:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
}
 8001126:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8001128:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 800112c:	f000 fbc4 	bl	80018b8 <HAL_UART_MspInit>
 8001130:	e7d8      	b.n	80010e4 <HAL_UART_Init+0xc>
    return HAL_ERROR;
 8001132:	2001      	movs	r0, #1
}
 8001134:	4770      	bx	lr
	...

08001138 <fvdRxInterruptHandler>:
 * transmit buffer.
 *
 */

void fvdRxInterruptHandler(stSERIAL_CHANNELTypeDef *pstSerialCh)
{
 8001138:	b538      	push	{r3, r4, r5, lr}
 800113a:	4604      	mov	r4, r0
  char chTempCh;
  // The first step is to read in the value in the RxDR
  chTempCh = pstSerialCh->pstRxChannel->pstUartHALHandle->Instance->DR;
 800113c:	6803      	ldr	r3, [r0, #0]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	685d      	ldr	r5, [r3, #4]

  // After a certain number of Rx interrupts reset the RED overflow led so
  // that one can see if overflows are continuing.
  if (((suinRxIntCounter++) % RX_BUFFER_SIZE) == 0)
 8001144:	4b32      	ldr	r3, [pc, #200]	; (8001210 <fvdRxInterruptHandler+0xd8>)
 8001146:	881a      	ldrh	r2, [r3, #0]
 8001148:	1c51      	adds	r1, r2, #1
 800114a:	8019      	strh	r1, [r3, #0]
 800114c:	4b31      	ldr	r3, [pc, #196]	; (8001214 <fvdRxInterruptHandler+0xdc>)
 800114e:	fba3 1302 	umull	r1, r3, r3, r2
 8001152:	095b      	lsrs	r3, r3, #5
 8001154:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001158:	00d9      	lsls	r1, r3, #3
 800115a:	1a52      	subs	r2, r2, r1
 800115c:	b292      	uxth	r2, r2
 800115e:	b17a      	cbz	r2, 8001180 <fvdRxInterruptHandler+0x48>
  {
    HAL_GPIO_WritePin(GPIOD, RED_LED, GPIO_PIN_RESET);
    suinRxIntCounter = 0;
  }

  switch (chTempCh)
 8001160:	b2eb      	uxtb	r3, r5
 8001162:	2b11      	cmp	r3, #17
 8001164:	d015      	beq.n	8001192 <fvdRxInterruptHandler+0x5a>
 8001166:	2b13      	cmp	r3, #19
 8001168:	d11e      	bne.n	80011a8 <fvdRxInterruptHandler+0x70>
    case CTRLS:
      // The external user has requested that the Tx be stopped.
      // When this is received a location is set in the transmit
      // structure to indicate that the transmission data should stop upon
      // the next TX interrupt.
      DISABLE_TXE_INT(pstSerialCh->pstTxChannel);
 800116a:	6863      	ldr	r3, [r4, #4]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	681a      	ldr	r2, [r3, #0]
 8001170:	68d3      	ldr	r3, [r2, #12]
 8001172:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001176:	60d3      	str	r3, [r2, #12]
      pstSerialCh->pstTxChannel->boTxUserCtrlS = True;
 8001178:	6863      	ldr	r3, [r4, #4]
 800117a:	2201      	movs	r2, #1
 800117c:	739a      	strb	r2, [r3, #14]
    pstSerialCh->pstRxChannel->boHysteresisActive = True;
    // Make sure the the TX interrupts are enable so that this can be checked by the
    // transmitter and the ctrlS is sent.
    ENABLE_TXE_INT(pstSerialCh->pstTxChannel);
  }
} // end fvdRxInterruptHandler
 800117e:	bd38      	pop	{r3, r4, r5, pc}
    HAL_GPIO_WritePin(GPIOD, RED_LED, GPIO_PIN_RESET);
 8001180:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001184:	4824      	ldr	r0, [pc, #144]	; (8001218 <fvdRxInterruptHandler+0xe0>)
 8001186:	f7ff fb5d 	bl	8000844 <HAL_GPIO_WritePin>
    suinRxIntCounter = 0;
 800118a:	4b21      	ldr	r3, [pc, #132]	; (8001210 <fvdRxInterruptHandler+0xd8>)
 800118c:	2200      	movs	r2, #0
 800118e:	801a      	strh	r2, [r3, #0]
 8001190:	e7e6      	b.n	8001160 <fvdRxInterruptHandler+0x28>
      pstSerialCh->pstTxChannel->boTxUserCtrlS = False;
 8001192:	6863      	ldr	r3, [r4, #4]
 8001194:	2200      	movs	r2, #0
 8001196:	739a      	strb	r2, [r3, #14]
      ENABLE_TXE_INT(pstSerialCh->pstTxChannel);
 8001198:	6863      	ldr	r3, [r4, #4]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	681a      	ldr	r2, [r3, #0]
 800119e:	68d3      	ldr	r3, [r2, #12]
 80011a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80011a4:	60d3      	str	r3, [r2, #12]
      return;
 80011a6:	e7ea      	b.n	800117e <fvdRxInterruptHandler+0x46>
  if (pstSerialCh->pstRxChannel->uinFree == 0)
 80011a8:	6823      	ldr	r3, [r4, #0]
 80011aa:	891a      	ldrh	r2, [r3, #8]
 80011ac:	b32a      	cbz	r2, 80011fa <fvdRxInterruptHandler+0xc2>
  pstSerialCh->pstRxChannel->pchSerialBuffer[pstSerialCh->pstRxChannel->uinHead] = chTempCh;
 80011ae:	699a      	ldr	r2, [r3, #24]
 80011b0:	889b      	ldrh	r3, [r3, #4]
 80011b2:	54d5      	strb	r5, [r2, r3]
  pstSerialCh->pstRxChannel->uinHead = (pstSerialCh->pstRxChannel->uinHead + 1) %
 80011b4:	6822      	ldr	r2, [r4, #0]
 80011b6:	8893      	ldrh	r3, [r2, #4]
 80011b8:	3301      	adds	r3, #1
                                                    (pstSerialCh->pstRxChannel->uinBufSize);
 80011ba:	8990      	ldrh	r0, [r2, #12]
  pstSerialCh->pstRxChannel->uinHead = (pstSerialCh->pstRxChannel->uinHead + 1) %
 80011bc:	fb93 f1f0 	sdiv	r1, r3, r0
 80011c0:	fb00 3311 	mls	r3, r0, r1, r3
 80011c4:	8093      	strh	r3, [r2, #4]
  pstSerialCh->pstRxChannel->uinUsed++;
 80011c6:	6822      	ldr	r2, [r4, #0]
 80011c8:	8953      	ldrh	r3, [r2, #10]
 80011ca:	3301      	adds	r3, #1
 80011cc:	8153      	strh	r3, [r2, #10]
  pstSerialCh->pstRxChannel->uinFree--;
 80011ce:	6822      	ldr	r2, [r4, #0]
 80011d0:	8913      	ldrh	r3, [r2, #8]
 80011d2:	3b01      	subs	r3, #1
 80011d4:	8113      	strh	r3, [r2, #8]
  if (pstSerialCh->pstRxChannel->uinUsed >= pstSerialCh->pstRxChannel->uinCtrlSThreshold)
 80011d6:	6823      	ldr	r3, [r4, #0]
 80011d8:	8959      	ldrh	r1, [r3, #10]
 80011da:	8a1a      	ldrh	r2, [r3, #16]
 80011dc:	4291      	cmp	r1, r2
 80011de:	d3ce      	bcc.n	800117e <fvdRxInterruptHandler+0x46>
    pstSerialCh->pstRxChannel->chCtrlSCtrlQ = CTRLS;
 80011e0:	2213      	movs	r2, #19
 80011e2:	739a      	strb	r2, [r3, #14]
    pstSerialCh->pstRxChannel->boHysteresisActive = True;
 80011e4:	6823      	ldr	r3, [r4, #0]
 80011e6:	2201      	movs	r2, #1
 80011e8:	73da      	strb	r2, [r3, #15]
    ENABLE_TXE_INT(pstSerialCh->pstTxChannel);
 80011ea:	6863      	ldr	r3, [r4, #4]
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	681a      	ldr	r2, [r3, #0]
 80011f0:	68d3      	ldr	r3, [r2, #12]
 80011f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80011f6:	60d3      	str	r3, [r2, #12]
 80011f8:	e7c1      	b.n	800117e <fvdRxInterruptHandler+0x46>
    pstSerialCh->ulSerialErrorCodes |= RX_BUFFER_FULL;
 80011fa:	6923      	ldr	r3, [r4, #16]
 80011fc:	f043 0302 	orr.w	r3, r3, #2
 8001200:	6123      	str	r3, [r4, #16]
    HAL_GPIO_WritePin(GPIOD, RED_LED, GPIO_PIN_SET);
 8001202:	2201      	movs	r2, #1
 8001204:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001208:	4803      	ldr	r0, [pc, #12]	; (8001218 <fvdRxInterruptHandler+0xe0>)
 800120a:	f7ff fb1b 	bl	8000844 <HAL_GPIO_WritePin>
    return;
 800120e:	e7b6      	b.n	800117e <fvdRxInterruptHandler+0x46>
 8001210:	2000008c 	.word	0x2000008c
 8001214:	cccccccd 	.word	0xcccccccd
 8001218:	40020c00 	.word	0x40020c00

0800121c <fvdTxInterruptHandler>:
 * transmit buffer.
 *
 */

void fvdTxInterruptHandler(stSERIAL_CHANNELTypeDef *pstSerialCh)
{
 800121c:	b510      	push	{r4, lr}
  // Upon entry firstly check to see if the receiver has requested that the
  // transmitter transmit a CtrlS or CtrlQ character to control the filling
  // of the RX buffer.
  //
  // We have to check the chCtrlSCtrlQ flag in the RX data structure
  if ((pstSerialCh->pstRxChannel->chCtrlSCtrlQ == CTRLS) || (pstSerialCh->pstRxChannel->chCtrlSCtrlQ == CTRLQ))
 800121e:	6803      	ldr	r3, [r0, #0]
 8001220:	f993 300e 	ldrsb.w	r3, [r3, #14]
 8001224:	2b13      	cmp	r3, #19
 8001226:	d022      	beq.n	800126e <fvdTxInterruptHandler+0x52>
 8001228:	2b11      	cmp	r3, #17
 800122a:	d020      	beq.n	800126e <fvdTxInterruptHandler+0x52>

    pstSerialCh->pstRxChannel->chCtrlSCtrlQ = 0;
    return;
  }

  if (pstSerialCh->pstTxChannel->uinUsed == 0)
 800122c:	6843      	ldr	r3, [r0, #4]
 800122e:	895a      	ldrh	r2, [r3, #10]
 8001230:	2a00      	cmp	r2, #0
 8001232:	d03a      	beq.n	80012aa <fvdTxInterruptHandler+0x8e>
  {
    DISABLE_TXE_INT(pstSerialCh->pstTxChannel);
    return;
  }

  if (pstSerialCh->pstTxChannel->boTxUserCtrlS)
 8001234:	7b9a      	ldrb	r2, [r3, #14]
 8001236:	2a00      	cmp	r2, #0
 8001238:	d13e      	bne.n	80012b8 <fvdTxInterruptHandler+0x9c>
    return;
  }

  // Now get a character out of the transmit buffer and send it
  pstSerialCh->pstTxChannel->pstUartHALHandle->Instance->DR =
    (uint8_t)((pstSerialCh->pstTxChannel->pchSerialBuffer[pstSerialCh->pstTxChannel->uinTail]) & 0x7FU);
 800123a:	6919      	ldr	r1, [r3, #16]
 800123c:	88da      	ldrh	r2, [r3, #6]
 800123e:	568a      	ldrsb	r2, [r1, r2]
  pstSerialCh->pstTxChannel->pstUartHALHandle->Instance->DR =
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	6819      	ldr	r1, [r3, #0]
    (uint8_t)((pstSerialCh->pstTxChannel->pchSerialBuffer[pstSerialCh->pstTxChannel->uinTail]) & 0x7FU);
 8001244:	f002 027f 	and.w	r2, r2, #127	; 0x7f
  pstSerialCh->pstTxChannel->pstUartHALHandle->Instance->DR =
 8001248:	604a      	str	r2, [r1, #4]
  // Update the buffer information
  pstSerialCh->pstTxChannel->uinTail = (pstSerialCh->pstTxChannel->uinTail + 1) %
 800124a:	6842      	ldr	r2, [r0, #4]
 800124c:	88d3      	ldrh	r3, [r2, #6]
 800124e:	3301      	adds	r3, #1
    (pstSerialCh->pstTxChannel->uinBufSize);
 8001250:	8994      	ldrh	r4, [r2, #12]
  pstSerialCh->pstTxChannel->uinTail = (pstSerialCh->pstTxChannel->uinTail + 1) %
 8001252:	fb93 f1f4 	sdiv	r1, r3, r4
 8001256:	fb04 3311 	mls	r3, r4, r1, r3
 800125a:	80d3      	strh	r3, [r2, #6]
  pstSerialCh->pstTxChannel->uinFree++;
 800125c:	6842      	ldr	r2, [r0, #4]
 800125e:	8913      	ldrh	r3, [r2, #8]
 8001260:	3301      	adds	r3, #1
 8001262:	8113      	strh	r3, [r2, #8]
  pstSerialCh->pstTxChannel->uinUsed--;
 8001264:	6842      	ldr	r2, [r0, #4]
 8001266:	8953      	ldrh	r3, [r2, #10]
 8001268:	3b01      	subs	r3, #1
 800126a:	8153      	strh	r3, [r2, #10]
 800126c:	e00e      	b.n	800128c <fvdTxInterruptHandler+0x70>
 800126e:	4604      	mov	r4, r0
    pstSerialCh->pstTxChannel->pstUartHALHandle->Instance->DR = pstSerialCh->pstRxChannel->chCtrlSCtrlQ;
 8001270:	6842      	ldr	r2, [r0, #4]
 8001272:	6812      	ldr	r2, [r2, #0]
 8001274:	6812      	ldr	r2, [r2, #0]
 8001276:	6053      	str	r3, [r2, #4]
    if (pstSerialCh->pstRxChannel->chCtrlSCtrlQ == CTRLS)
 8001278:	6803      	ldr	r3, [r0, #0]
 800127a:	f993 300e 	ldrsb.w	r3, [r3, #14]
 800127e:	2b13      	cmp	r3, #19
 8001280:	d005      	beq.n	800128e <fvdTxInterruptHandler+0x72>
    else if (pstSerialCh->pstRxChannel->chCtrlSCtrlQ == CTRLQ)// CTRLQ
 8001282:	2b11      	cmp	r3, #17
 8001284:	d00a      	beq.n	800129c <fvdTxInterruptHandler+0x80>
    pstSerialCh->pstRxChannel->chCtrlSCtrlQ = 0;
 8001286:	6823      	ldr	r3, [r4, #0]
 8001288:	2200      	movs	r2, #0
 800128a:	739a      	strb	r2, [r3, #14]
} // end fvdTxInterruptHandler
 800128c:	bd10      	pop	{r4, pc}
      HAL_GPIO_WritePin(GPIOD, ORANGE_LED, GPIO_PIN_SET);
 800128e:	2201      	movs	r2, #1
 8001290:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001294:	480c      	ldr	r0, [pc, #48]	; (80012c8 <fvdTxInterruptHandler+0xac>)
 8001296:	f7ff fad5 	bl	8000844 <HAL_GPIO_WritePin>
 800129a:	e7f4      	b.n	8001286 <fvdTxInterruptHandler+0x6a>
      HAL_GPIO_WritePin(GPIOD, ORANGE_LED, GPIO_PIN_RESET);
 800129c:	2200      	movs	r2, #0
 800129e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80012a2:	4809      	ldr	r0, [pc, #36]	; (80012c8 <fvdTxInterruptHandler+0xac>)
 80012a4:	f7ff face 	bl	8000844 <HAL_GPIO_WritePin>
 80012a8:	e7ed      	b.n	8001286 <fvdTxInterruptHandler+0x6a>
    DISABLE_TXE_INT(pstSerialCh->pstTxChannel);
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	681a      	ldr	r2, [r3, #0]
 80012ae:	68d3      	ldr	r3, [r2, #12]
 80012b0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80012b4:	60d3      	str	r3, [r2, #12]
    return;
 80012b6:	e7e9      	b.n	800128c <fvdTxInterruptHandler+0x70>
    DISABLE_TXE_INT(pstSerialCh->pstTxChannel);
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	681a      	ldr	r2, [r3, #0]
 80012bc:	68d3      	ldr	r3, [r2, #12]
 80012be:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80012c2:	60d3      	str	r3, [r2, #12]
    return;
 80012c4:	e7e2      	b.n	800128c <fvdTxInterruptHandler+0x70>
 80012c6:	bf00      	nop
 80012c8:	40020c00 	.word	0x40020c00

080012cc <fvdSerialChannelISR>:
{
 80012cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80012ce:	4604      	mov	r4, r0
  uint32_t srflags = READ_REG(pstSerialCh->pstRxChannel->pstUartHALHandle->Instance->SR); // Status Register
 80012d0:	6803      	ldr	r3, [r0, #0]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	681d      	ldr	r5, [r3, #0]
  uint32_t cr1its = READ_REG(pstSerialCh->pstRxChannel->pstUartHALHandle->Instance->CR1); // Control register 1
 80012d8:	68df      	ldr	r7, [r3, #12]
  if (ulgErrorflags == 0U)
 80012da:	f015 060f 	ands.w	r6, r5, #15
 80012de:	d009      	beq.n	80012f4 <fvdSerialChannelISR+0x28>
  pstSerialCh->ulSerialErrorFlags = ulgErrorflags;
 80012e0:	60c6      	str	r6, [r0, #12]
    pstSerialCh->ulSerialErrorCodes |= INTERRUPT_GEN_ERROR;
 80012e2:	6923      	ldr	r3, [r4, #16]
 80012e4:	f043 0301 	orr.w	r3, r3, #1
 80012e8:	6123      	str	r3, [r4, #16]
    HAL_NVIC_ClearPendingIRQ(pstSerialCh->uinIRQn);
 80012ea:	f994 0008 	ldrsb.w	r0, [r4, #8]
 80012ee:	f7ff f9b7 	bl	8000660 <HAL_NVIC_ClearPendingIRQ>
} // end fnvdSerialChannelISR
 80012f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (((srflags & USART_SR_RXNE) != 0U) && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80012f4:	f015 0f20 	tst.w	r5, #32
 80012f8:	d008      	beq.n	800130c <fvdSerialChannelISR+0x40>
 80012fa:	f017 0f20 	tst.w	r7, #32
 80012fe:	d101      	bne.n	8001304 <fvdSerialChannelISR+0x38>
  enum BOOL boInterruptOccurred = False;
 8001300:	2300      	movs	r3, #0
 8001302:	e004      	b.n	800130e <fvdSerialChannelISR+0x42>
      fvdRxInterruptHandler(pstSerialCh);
 8001304:	f7ff ff18 	bl	8001138 <fvdRxInterruptHandler>
      boInterruptOccurred = True;
 8001308:	2301      	movs	r3, #1
 800130a:	e000      	b.n	800130e <fvdSerialChannelISR+0x42>
  enum BOOL boInterruptOccurred = False;
 800130c:	2300      	movs	r3, #0
    if (((srflags & USART_SR_TXE) != 0U) && ((cr1its & USART_CR1_TXEIE) != 0U))
 800130e:	f015 0f80 	tst.w	r5, #128	; 0x80
 8001312:	d002      	beq.n	800131a <fvdSerialChannelISR+0x4e>
 8001314:	f017 0f80 	tst.w	r7, #128	; 0x80
 8001318:	d103      	bne.n	8001322 <fvdSerialChannelISR+0x56>
  pstSerialCh->ulSerialErrorFlags = ulgErrorflags;
 800131a:	60e6      	str	r6, [r4, #12]
  if (!boInterruptOccurred)
 800131c:	2b00      	cmp	r3, #0
 800131e:	d0e0      	beq.n	80012e2 <fvdSerialChannelISR+0x16>
 8001320:	e7e7      	b.n	80012f2 <fvdSerialChannelISR+0x26>
      fvdTxInterruptHandler(pstSerialCh);
 8001322:	4620      	mov	r0, r4
 8001324:	f7ff ff7a 	bl	800121c <fvdTxInterruptHandler>
  pstSerialCh->ulSerialErrorFlags = ulgErrorflags;
 8001328:	60e6      	str	r6, [r4, #12]
 800132a:	e7e2      	b.n	80012f2 <fvdSerialChannelISR+0x26>

0800132c <pstCreateSerialChannel>:
 *
 */

stSERIAL_CHANNELTypeDef* pstCreateSerialChannel(UART_HandleTypeDef *pstHuart,
  uint16_t uinRxBufSize, uint16_t uinTxBufSize)
{
 800132c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001330:	4607      	mov	r7, r0
 8001332:	460d      	mov	r5, r1
 8001334:	4690      	mov	r8, r2
  stSERIAL_CHANNELTypeDef * pstSerialChannel;

  // First step is to create the Rx and Tx structures.
  // First allocate the buffers
  // used for the Rx and Tx channels
  if ((pchRxBufTmp = (int8_t*) calloc(uinRxBufSize, sizeof(int8_t))) == NULL)
 8001336:	2101      	movs	r1, #1
 8001338:	4628      	mov	r0, r5
 800133a:	f000 fb65 	bl	8001a08 <calloc>
 800133e:	4604      	mov	r4, r0
 8001340:	2800      	cmp	r0, #0
 8001342:	d06e      	beq.n	8001422 <pstCreateSerialChannel+0xf6>
  {
    // Not enough memory so return
    return (stSERIAL_CHANNELTypeDef*) pchRxBufTmp;
  }

  if ((pchTxBufTmp = (int8_t*) calloc(uinRxBufSize, sizeof(int8_t))) == NULL)
 8001344:	2101      	movs	r1, #1
 8001346:	4628      	mov	r0, r5
 8001348:	f000 fb5e 	bl	8001a08 <calloc>
 800134c:	4682      	mov	sl, r0
 800134e:	2800      	cmp	r0, #0
 8001350:	d066      	beq.n	8001420 <pstCreateSerialChannel+0xf4>

  // Get here if the buffers have been allocated correctly.
  // Now allocate the storage for the main structures

  // RX data structure
  if ((pstRX_Serial_Channel = (stRX_SERIAL_CHANNELTypeDef*) calloc(1, sizeof(stRX_SERIAL_CHANNELTypeDef))) == NULL)
 8001352:	211c      	movs	r1, #28
 8001354:	2001      	movs	r0, #1
 8001356:	f000 fb57 	bl	8001a08 <calloc>
 800135a:	4606      	mov	r6, r0
 800135c:	2800      	cmp	r0, #0
 800135e:	d063      	beq.n	8001428 <pstCreateSerialChannel+0xfc>
  {
    return (stSERIAL_CHANNELTypeDef*) pstRX_Serial_Channel;
  }

  // TX data structure
  if ((pstTX_Serial_Channel = (stTX_SERIAL_CHANNELTypeDef*) calloc(1, sizeof(stRX_SERIAL_CHANNELTypeDef))) == NULL)
 8001360:	211c      	movs	r1, #28
 8001362:	2001      	movs	r0, #1
 8001364:	f000 fb50 	bl	8001a08 <calloc>
 8001368:	4681      	mov	r9, r0
 800136a:	2800      	cmp	r0, #0
 800136c:	d05e      	beq.n	800142c <pstCreateSerialChannel+0x100>
  // Now fill in the data structure.
  // NOTE: The basic asynchronous communication parameters are in the *pstHuart structure and do not have to
  // be set up. They have been set up and programmed into the hardware by the HAL initialisation.

  // Firstly set up the RX data structure
  pstRX_Serial_Channel->pstUartHALHandle = pstHuart;
 800136e:	6037      	str	r7, [r6, #0]
  pstRX_Serial_Channel->uinHead = 0;
 8001370:	2300      	movs	r3, #0
 8001372:	80b3      	strh	r3, [r6, #4]
  pstRX_Serial_Channel->uinTail = 0;
 8001374:	80f3      	strh	r3, [r6, #6]
  pstRX_Serial_Channel->uinFree = uinRxBufSize;
 8001376:	8135      	strh	r5, [r6, #8]
  pstRX_Serial_Channel->uinUsed = 0;
 8001378:	8173      	strh	r3, [r6, #10]
  pstRX_Serial_Channel->uinBufSize = uinRxBufSize;
 800137a:	81b5      	strh	r5, [r6, #12]
  pstRX_Serial_Channel->chCtrlSCtrlQ = 0;
 800137c:	73b3      	strb	r3, [r6, #14]
  pstRX_Serial_Channel->boHysteresisActive = False;
 800137e:	73f3      	strb	r3, [r6, #15]
  pstRX_Serial_Channel->uinCtrlSThreshold = RX_CTRLS_LEVEL;
 8001380:	220c      	movs	r2, #12
 8001382:	8232      	strh	r2, [r6, #16]
  pstRX_Serial_Channel->uinCtrlQThreshold = RX_CTRLQ_LEVEL;
 8001384:	8273      	strh	r3, [r6, #18]
  pstRX_Serial_Channel->boOverflowErr = False;
 8001386:	7533      	strb	r3, [r6, #20]
  pstRX_Serial_Channel->boParityErr = False;
 8001388:	7573      	strb	r3, [r6, #21]
  pstRX_Serial_Channel->pchSerialBuffer = pchRxBufTmp;
 800138a:	61b4      	str	r4, [r6, #24]

  // Now set up the TX data structure
  pstTX_Serial_Channel->pstUartHALHandle = pstHuart;
 800138c:	6007      	str	r7, [r0, #0]
  pstTX_Serial_Channel->uinHead = 0;
 800138e:	8083      	strh	r3, [r0, #4]
  pstTX_Serial_Channel->uinTail = 0;
 8001390:	80c3      	strh	r3, [r0, #6]
  pstTX_Serial_Channel->uinFree = uinTxBufSize;
 8001392:	f8a0 8008 	strh.w	r8, [r0, #8]
  pstTX_Serial_Channel->uinUsed = 0;
 8001396:	8143      	strh	r3, [r0, #10]
  pstTX_Serial_Channel->uinBufSize = uinTxBufSize;
 8001398:	f8a0 800c 	strh.w	r8, [r0, #12]
  pstTX_Serial_Channel->boTxUserCtrlS = False;
 800139c:	7383      	strb	r3, [r0, #14]
  pstTX_Serial_Channel->pchSerialBuffer = pchTxBufTmp;
 800139e:	f8c0 a010 	str.w	sl, [r0, #16]

  // Serial Channel data structure
  if ((pstSerialChannel = (stSERIAL_CHANNELTypeDef*) calloc(1, sizeof(stSERIAL_CHANNELTypeDef))) == NULL)
 80013a2:	2114      	movs	r1, #20
 80013a4:	2001      	movs	r0, #1
 80013a6:	f000 fb2f 	bl	8001a08 <calloc>
 80013aa:	4604      	mov	r4, r0
 80013ac:	2800      	cmp	r0, #0
 80013ae:	d038      	beq.n	8001422 <pstCreateSerialChannel+0xf6>
  {
    return pstSerialChannel;
  }

  // Now assign the pointers to the RX and TX structure in the stSERIAL_CHANNELTypeDef structure
  pstSerialChannel->pstRxChannel = pstRX_Serial_Channel;
 80013b0:	6006      	str	r6, [r0, #0]
  pstSerialChannel->pstTxChannel = pstTX_Serial_Channel;
 80013b2:	f8c0 9004 	str.w	r9, [r0, #4]
  // This particular processor has USARTs 1 -> 3 and UARTs 4->6. These USARTs
  // each have a different register base address that is defined in stm32f767xx.h
  // of the form USART1, USART2, USART3 etc. Therefore in order to find out
  // which UART we are dealing with and what the interrupt is for this we
  // can simply check the base address.
  if (pstHuart->Instance == USART1)
 80013b6:	683b      	ldr	r3, [r7, #0]
 80013b8:	4a1e      	ldr	r2, [pc, #120]	; (8001434 <pstCreateSerialChannel+0x108>)
 80013ba:	4293      	cmp	r3, r2
 80013bc:	d011      	beq.n	80013e2 <pstCreateSerialChannel+0xb6>
    pstSerialChannel->uinIRQn = USART1_IRQn;
  else if (pstHuart->Instance == USART2)
 80013be:	4a1e      	ldr	r2, [pc, #120]	; (8001438 <pstCreateSerialChannel+0x10c>)
 80013c0:	4293      	cmp	r3, r2
 80013c2:	d021      	beq.n	8001408 <pstCreateSerialChannel+0xdc>
    pstSerialChannel->uinIRQn = USART2_IRQn;
  else if (pstHuart->Instance == USART3)
 80013c4:	4a1d      	ldr	r2, [pc, #116]	; (800143c <pstCreateSerialChannel+0x110>)
 80013c6:	4293      	cmp	r3, r2
 80013c8:	d021      	beq.n	800140e <pstCreateSerialChannel+0xe2>
    pstSerialChannel->uinIRQn = USART3_IRQn;
  else if (pstHuart->Instance == UART4)
 80013ca:	4a1d      	ldr	r2, [pc, #116]	; (8001440 <pstCreateSerialChannel+0x114>)
 80013cc:	4293      	cmp	r3, r2
 80013ce:	d021      	beq.n	8001414 <pstCreateSerialChannel+0xe8>
    pstSerialChannel->uinIRQn = UART4_IRQn;
  else if (pstHuart->Instance == UART5)
 80013d0:	4a1c      	ldr	r2, [pc, #112]	; (8001444 <pstCreateSerialChannel+0x118>)
 80013d2:	4293      	cmp	r3, r2
 80013d4:	d021      	beq.n	800141a <pstCreateSerialChannel+0xee>
    pstSerialChannel->uinIRQn = UART5_IRQn;
  else if (pstHuart->Instance == USART6)
 80013d6:	4a1c      	ldr	r2, [pc, #112]	; (8001448 <pstCreateSerialChannel+0x11c>)
 80013d8:	4293      	cmp	r3, r2
 80013da:	d129      	bne.n	8001430 <pstCreateSerialChannel+0x104>
    pstSerialChannel->uinIRQn = USART6_IRQn;
 80013dc:	2347      	movs	r3, #71	; 0x47
 80013de:	7203      	strb	r3, [r0, #8]
 80013e0:	e001      	b.n	80013e6 <pstCreateSerialChannel+0xba>
    pstSerialChannel->uinIRQn = USART1_IRQn;
 80013e2:	2325      	movs	r3, #37	; 0x25
 80013e4:	7203      	strb	r3, [r0, #8]
  else
    // Problem - instance does not make sense - does not exist
    return (stSERIAL_CHANNELTypeDef*) NULL;

  // Initialise to no errors.
  pstSerialChannel->ulSerialErrorFlags = 0U;
 80013e6:	2500      	movs	r5, #0
 80013e8:	60e5      	str	r5, [r4, #12]

  // Initialise the error codes equal to zero
  pstSerialChannel->ulSerialErrorCodes = 0U;
 80013ea:	6125      	str	r5, [r4, #16]

  // RED LED used to indicate Rx Buffer overflow
  HAL_GPIO_WritePin(GPIOD, RED_LED, GPIO_PIN_RESET);
 80013ec:	4e17      	ldr	r6, [pc, #92]	; (800144c <pstCreateSerialChannel+0x120>)
 80013ee:	462a      	mov	r2, r5
 80013f0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80013f4:	4630      	mov	r0, r6
 80013f6:	f7ff fa25 	bl	8000844 <HAL_GPIO_WritePin>

  // ORANGE LED toggles on with CTRL S, and off with CTRL Q
  HAL_GPIO_WritePin(GPIOD, ORANGE_LED, GPIO_PIN_RESET);
 80013fa:	462a      	mov	r2, r5
 80013fc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001400:	4630      	mov	r0, r6
 8001402:	f7ff fa1f 	bl	8000844 <HAL_GPIO_WritePin>

  // Now return a pointer to the filled in structure.
  return pstSerialChannel;
 8001406:	e00c      	b.n	8001422 <pstCreateSerialChannel+0xf6>
    pstSerialChannel->uinIRQn = USART2_IRQn;
 8001408:	2326      	movs	r3, #38	; 0x26
 800140a:	7203      	strb	r3, [r0, #8]
 800140c:	e7eb      	b.n	80013e6 <pstCreateSerialChannel+0xba>
    pstSerialChannel->uinIRQn = USART3_IRQn;
 800140e:	2327      	movs	r3, #39	; 0x27
 8001410:	7203      	strb	r3, [r0, #8]
 8001412:	e7e8      	b.n	80013e6 <pstCreateSerialChannel+0xba>
    pstSerialChannel->uinIRQn = UART4_IRQn;
 8001414:	2334      	movs	r3, #52	; 0x34
 8001416:	7203      	strb	r3, [r0, #8]
 8001418:	e7e5      	b.n	80013e6 <pstCreateSerialChannel+0xba>
    pstSerialChannel->uinIRQn = UART5_IRQn;
 800141a:	2335      	movs	r3, #53	; 0x35
 800141c:	7203      	strb	r3, [r0, #8]
 800141e:	e7e2      	b.n	80013e6 <pstCreateSerialChannel+0xba>
    return (stSERIAL_CHANNELTypeDef*) pchTxBufTmp;
 8001420:	4604      	mov	r4, r0

}
 8001422:	4620      	mov	r0, r4
 8001424:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    return (stSERIAL_CHANNELTypeDef*) pstRX_Serial_Channel;
 8001428:	4604      	mov	r4, r0
 800142a:	e7fa      	b.n	8001422 <pstCreateSerialChannel+0xf6>
    return (stSERIAL_CHANNELTypeDef*) pstTX_Serial_Channel;
 800142c:	4604      	mov	r4, r0
 800142e:	e7f8      	b.n	8001422 <pstCreateSerialChannel+0xf6>
    return (stSERIAL_CHANNELTypeDef*) NULL;
 8001430:	2400      	movs	r4, #0
 8001432:	e7f6      	b.n	8001422 <pstCreateSerialChannel+0xf6>
 8001434:	40011000 	.word	0x40011000
 8001438:	40004400 	.word	0x40004400
 800143c:	40004800 	.word	0x40004800
 8001440:	40004c00 	.word	0x40004c00
 8001444:	40005000 	.word	0x40005000
 8001448:	40011400 	.word	0x40011400
 800144c:	40020c00 	.word	0x40020c00

08001450 <fvdEnableSerialChInterrupts>:
 * channel -- i.e. it enables RX and TX for the particular
 * interrupt, and globally enables interrupts in the NVIC.
 */

void fvdEnableSerialChInterrupts(stSERIAL_CHANNELTypeDef *pstSerialCh)
{
 8001450:	b508      	push	{r3, lr}
  // Enable RX not empty interrupt
  ENABLE_RXNE_INT(pstSerialCh->pstRxChannel);
 8001452:	6803      	ldr	r3, [r0, #0]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	681a      	ldr	r2, [r3, #0]
 8001458:	68d3      	ldr	r3, [r2, #12]
 800145a:	f043 0320 	orr.w	r3, r3, #32
 800145e:	60d3      	str	r3, [r2, #12]
  // SET_BIT(pstSerialCh->pstTxChannel->pstUartHALHandle->Instance->CR1, USART_CR1_TXEIE);
  // ENABLE_TXE_INT(pstSerialCh->pstTxChannel->pstUartHALHandle->Instance->CR1);

  // Globally enable interrupts for this USART. Not necessary as enabled in HAL_UART_MspInit
  // in the normal initialisation procedures.
  HAL_NVIC_EnableIRQ(pstSerialCh->uinIRQn);
 8001460:	f990 0008 	ldrsb.w	r0, [r0, #8]
 8001464:	f7ff f8c6 	bl	80005f4 <HAL_NVIC_EnableIRQ>
}
 8001468:	bd08      	pop	{r3, pc}

0800146a <fchGetChar>:
 * character in the buffer.
 *
 */

char fchGetChar(stSERIAL_CHANNELTypeDef *pstSerialCh, enum BOOL boBlocking)
{
 800146a:	b538      	push	{r3, r4, r5, lr}
  char chTempChar;

  if (!boBlocking)
 800146c:	b919      	cbnz	r1, 8001476 <fchGetChar+0xc>
  {
    // Enter here is non-blocking. Check to see if data is there. If
    // not then return with a NON-ASCII character.

    if (pstSerialCh->pstRxChannel->uinUsed == 0)
 800146e:	6803      	ldr	r3, [r0, #0]
 8001470:	895b      	ldrh	r3, [r3, #10]
 8001472:	2b00      	cmp	r3, #0
 8001474:	d035      	beq.n	80014e2 <fchGetChar+0x78>
  }

  // Enter here if there is data (non-blocking), or regardless of if there
  // is data or not for non-blocking.
  // Loop until data is available
  while (pstSerialCh->pstRxChannel->uinUsed == 0)
 8001476:	6803      	ldr	r3, [r0, #0]
 8001478:	895b      	ldrh	r3, [r3, #10]
 800147a:	2b00      	cmp	r3, #0
 800147c:	d0fb      	beq.n	8001476 <fchGetChar+0xc>
 800147e:	4604      	mov	r4, r0

  // There is data in the buffer so get a character out and update all
  // of the housekeeping information

  // !!!!!! START OF CRITICAL SECTION !!!!!!
  HAL_NVIC_DisableIRQ(pstSerialCh->uinIRQn);
 8001480:	f990 0008 	ldrsb.w	r0, [r0, #8]
 8001484:	f7ff f8c4 	bl	8000610 <HAL_NVIC_DisableIRQ>

  //DISABLE_RXNE_INT(pstSerialCh->pstRxChannel);
  chTempChar = pstSerialCh->pstRxChannel->pchSerialBuffer[pstSerialCh->pstRxChannel->uinTail];
 8001488:	6822      	ldr	r2, [r4, #0]
 800148a:	6991      	ldr	r1, [r2, #24]
 800148c:	88d3      	ldrh	r3, [r2, #6]
 800148e:	56cd      	ldrsb	r5, [r1, r3]
 8001490:	b2ed      	uxtb	r5, r5
  pstSerialCh->pstRxChannel->uinTail = (pstSerialCh->pstRxChannel->uinTail + 1) %
 8001492:	3301      	adds	r3, #1
                                                      (pstSerialCh->pstRxChannel->uinBufSize);
 8001494:	8990      	ldrh	r0, [r2, #12]
  pstSerialCh->pstRxChannel->uinTail = (pstSerialCh->pstRxChannel->uinTail + 1) %
 8001496:	fb93 f1f0 	sdiv	r1, r3, r0
 800149a:	fb00 3311 	mls	r3, r0, r1, r3
 800149e:	80d3      	strh	r3, [r2, #6]
  pstSerialCh->pstRxChannel->uinFree++;
 80014a0:	6822      	ldr	r2, [r4, #0]
 80014a2:	8913      	ldrh	r3, [r2, #8]
 80014a4:	3301      	adds	r3, #1
 80014a6:	8113      	strh	r3, [r2, #8]
  pstSerialCh->pstRxChannel->uinUsed--;
 80014a8:	6822      	ldr	r2, [r4, #0]
 80014aa:	8953      	ldrh	r3, [r2, #10]
 80014ac:	3b01      	subs	r3, #1
 80014ae:	8153      	strh	r3, [r2, #10]

  // Now check to see if the upper threshold CtrlS has been issued whether the lower threshold
  // is now been reached.  If so then instruct the transmitted to send out a CtrlQ.
  if (pstSerialCh->pstRxChannel->boHysteresisActive &&
 80014b0:	6823      	ldr	r3, [r4, #0]
 80014b2:	7bda      	ldrb	r2, [r3, #15]
 80014b4:	b17a      	cbz	r2, 80014d6 <fchGetChar+0x6c>
          (pstSerialCh->pstRxChannel->uinUsed <= pstSerialCh->pstRxChannel->uinCtrlQThreshold))
 80014b6:	8959      	ldrh	r1, [r3, #10]
 80014b8:	8a5a      	ldrh	r2, [r3, #18]
  if (pstSerialCh->pstRxChannel->boHysteresisActive &&
 80014ba:	4291      	cmp	r1, r2
 80014bc:	d80b      	bhi.n	80014d6 <fchGetChar+0x6c>
  {
    // We are below the lower threshold for used locations in the buffer.
    // So instruct the TX to send out a CtrlQ to restart characters.
    pstSerialCh->pstRxChannel->chCtrlSCtrlQ = CTRLQ;
 80014be:	2211      	movs	r2, #17
 80014c0:	739a      	strb	r2, [r3, #14]

    // Reset the flag to indicate we are no longer are the CtrlS mode.
    pstSerialCh->pstRxChannel->boHysteresisActive = False;
 80014c2:	6823      	ldr	r3, [r4, #0]
 80014c4:	2200      	movs	r2, #0
 80014c6:	73da      	strb	r2, [r3, #15]

    // Make sure the the TX interrupts are enable so that this can be checked by the
    // transmitter and the ctrlQ is sent.
    ENABLE_TXE_INT(pstSerialCh->pstTxChannel);
 80014c8:	6863      	ldr	r3, [r4, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	681a      	ldr	r2, [r3, #0]
 80014ce:	68d3      	ldr	r3, [r2, #12]
 80014d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80014d4:	60d3      	str	r3, [r2, #12]
  }

  HAL_NVIC_EnableIRQ(pstSerialCh->uinIRQn);
 80014d6:	f994 0008 	ldrsb.w	r0, [r4, #8]
 80014da:	f7ff f88b 	bl	80005f4 <HAL_NVIC_EnableIRQ>
  // !!!!!! END OF CRITICAL SECTION !!!!!!

  return chTempChar;

} // end fchGetChar
 80014de:	4628      	mov	r0, r5
 80014e0:	bd38      	pop	{r3, r4, r5, pc}
      return 255;
 80014e2:	25ff      	movs	r5, #255	; 0xff
 80014e4:	e7fb      	b.n	80014de <fchGetChar+0x74>

080014e6 <fuinPutChar>:
 * Returns: number of free characters in the TX buffer.
 *
 */

uint8_t fuinPutChar(stSERIAL_CHANNELTypeDef *pstSerialCh, char chCharacter, enum BOOL boBlocking)
{
 80014e6:	b538      	push	{r3, r4, r5, lr}
  uint8_t uinFreeLoc;

  // Get the number of free locations in the TX buffer
  // DISABLE_TXE_INT(pstSerialCh->pstTxChannel);
  uinFreeLoc = pstSerialCh->pstTxChannel->uinFree;
 80014e8:	6843      	ldr	r3, [r0, #4]
 80014ea:	891b      	ldrh	r3, [r3, #8]

  // If non-blocking check to see if there is a free location.
  if (!boBlocking && (uinFreeLoc == 0))
 80014ec:	b912      	cbnz	r2, 80014f4 <fuinPutChar+0xe>
 80014ee:	b2dd      	uxtb	r5, r3
 80014f0:	2d00      	cmp	r5, #0
 80014f2:	d02a      	beq.n	800154a <fuinPutChar+0x64>
  // Loop until space is available or the user has requested transmission to
  // commence.
  //
  // Note that the user CtrlS can result in the code execution being stuck here
  // for indeterminate periods of time.
  while (pstSerialCh->pstTxChannel->uinFree == 0)
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d0fd      	beq.n	80014f4 <fuinPutChar+0xe>
 80014f8:	460d      	mov	r5, r1
 80014fa:	4604      	mov	r4, r0
  }

  // Enter this point if there is at least one free location in the TX buffer

  // !!!!!!!! START OF CRITICAL SECTION !!!!!!!!!
  HAL_NVIC_DisableIRQ(pstSerialCh->uinIRQn);
 80014fc:	f990 0008 	ldrsb.w	r0, [r0, #8]
 8001500:	f7ff f886 	bl	8000610 <HAL_NVIC_DisableIRQ>

  // Now put the character passed in into the TX buffer.
  //DISABLE_TXE_INT(pstSerialCh->pstTxChannel);
  pstSerialCh->pstTxChannel->pchSerialBuffer[pstSerialCh->pstTxChannel->uinHead] = chCharacter;
 8001504:	6863      	ldr	r3, [r4, #4]
 8001506:	691a      	ldr	r2, [r3, #16]
 8001508:	889b      	ldrh	r3, [r3, #4]
 800150a:	54d5      	strb	r5, [r2, r3]
  pstSerialCh->pstTxChannel->uinHead = (pstSerialCh->pstTxChannel->uinHead + 1) %
 800150c:	6862      	ldr	r2, [r4, #4]
 800150e:	8893      	ldrh	r3, [r2, #4]
 8001510:	3301      	adds	r3, #1
                                                        (pstSerialCh->pstTxChannel->uinBufSize);
 8001512:	8990      	ldrh	r0, [r2, #12]
  pstSerialCh->pstTxChannel->uinHead = (pstSerialCh->pstTxChannel->uinHead + 1) %
 8001514:	fb93 f1f0 	sdiv	r1, r3, r0
 8001518:	fb00 3311 	mls	r3, r0, r1, r3
 800151c:	8093      	strh	r3, [r2, #4]
  pstSerialCh->pstTxChannel->uinUsed++;
 800151e:	6862      	ldr	r2, [r4, #4]
 8001520:	8953      	ldrh	r3, [r2, #10]
 8001522:	3301      	adds	r3, #1
 8001524:	8153      	strh	r3, [r2, #10]
  pstSerialCh->pstTxChannel->uinFree--;
 8001526:	6862      	ldr	r2, [r4, #4]
 8001528:	8913      	ldrh	r3, [r2, #8]
 800152a:	3b01      	subs	r3, #1
 800152c:	8113      	strh	r3, [r2, #8]
  uinFreeLoc = pstSerialCh->pstTxChannel->uinFree;
 800152e:	6863      	ldr	r3, [r4, #4]
 8001530:	7a1d      	ldrb	r5, [r3, #8]

  // Only enable the transmit interrupts if the user has not requested transmission to
  // stop
  if (!(pstSerialCh->pstTxChannel->boTxUserCtrlS))
 8001532:	7b9a      	ldrb	r2, [r3, #14]
 8001534:	b92a      	cbnz	r2, 8001542 <fuinPutChar+0x5c>
  {
    ENABLE_TXE_INT(pstSerialCh->pstTxChannel);
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	681a      	ldr	r2, [r3, #0]
 800153a:	68d3      	ldr	r3, [r2, #12]
 800153c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001540:	60d3      	str	r3, [r2, #12]
  }
  HAL_NVIC_EnableIRQ(pstSerialCh->uinIRQn);
 8001542:	f994 0008 	ldrsb.w	r0, [r4, #8]
 8001546:	f7ff f855 	bl	80005f4 <HAL_NVIC_EnableIRQ>
  // !!!!!!!! END OF CRTICIAL SECTION !!!!!!!!
  return uinFreeLoc;

}
 800154a:	4628      	mov	r0, r5
 800154c:	bd38      	pop	{r3, r4, r5, pc}
	...

08001550 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001550:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001554:	b08d      	sub	sp, #52	; 0x34
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001556:	2400      	movs	r4, #0
 8001558:	9407      	str	r4, [sp, #28]
 800155a:	9408      	str	r4, [sp, #32]
 800155c:	9409      	str	r4, [sp, #36]	; 0x24
 800155e:	940a      	str	r4, [sp, #40]	; 0x28
 8001560:	940b      	str	r4, [sp, #44]	; 0x2c

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001562:	9401      	str	r4, [sp, #4]
 8001564:	4b77      	ldr	r3, [pc, #476]	; (8001744 <MX_GPIO_Init+0x1f4>)
 8001566:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001568:	f042 0210 	orr.w	r2, r2, #16
 800156c:	631a      	str	r2, [r3, #48]	; 0x30
 800156e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001570:	f002 0210 	and.w	r2, r2, #16
 8001574:	9201      	str	r2, [sp, #4]
 8001576:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001578:	9402      	str	r4, [sp, #8]
 800157a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800157c:	f042 0204 	orr.w	r2, r2, #4
 8001580:	631a      	str	r2, [r3, #48]	; 0x30
 8001582:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001584:	f002 0204 	and.w	r2, r2, #4
 8001588:	9202      	str	r2, [sp, #8]
 800158a:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800158c:	9403      	str	r4, [sp, #12]
 800158e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001590:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001594:	631a      	str	r2, [r3, #48]	; 0x30
 8001596:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001598:	f002 0280 	and.w	r2, r2, #128	; 0x80
 800159c:	9203      	str	r2, [sp, #12]
 800159e:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015a0:	9404      	str	r4, [sp, #16]
 80015a2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80015a4:	f042 0201 	orr.w	r2, r2, #1
 80015a8:	631a      	str	r2, [r3, #48]	; 0x30
 80015aa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80015ac:	f002 0201 	and.w	r2, r2, #1
 80015b0:	9204      	str	r2, [sp, #16]
 80015b2:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015b4:	9405      	str	r4, [sp, #20]
 80015b6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80015b8:	f042 0202 	orr.w	r2, r2, #2
 80015bc:	631a      	str	r2, [r3, #48]	; 0x30
 80015be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80015c0:	f002 0202 	and.w	r2, r2, #2
 80015c4:	9205      	str	r2, [sp, #20]
 80015c6:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80015c8:	9406      	str	r4, [sp, #24]
 80015ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80015cc:	f042 0208 	orr.w	r2, r2, #8
 80015d0:	631a      	str	r2, [r3, #48]	; 0x30
 80015d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015d4:	f003 0308 	and.w	r3, r3, #8
 80015d8:	9306      	str	r3, [sp, #24]
 80015da:	9b06      	ldr	r3, [sp, #24]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80015dc:	4622      	mov	r2, r4
 80015de:	2108      	movs	r1, #8
 80015e0:	4859      	ldr	r0, [pc, #356]	; (8001748 <MX_GPIO_Init+0x1f8>)
 80015e2:	f7ff f92f 	bl	8000844 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80015e6:	2201      	movs	r2, #1
 80015e8:	4611      	mov	r1, r2
 80015ea:	4858      	ldr	r0, [pc, #352]	; (800174c <MX_GPIO_Init+0x1fc>)
 80015ec:	f7ff f92a 	bl	8000844 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin 
 80015f0:	4622      	mov	r2, r4
 80015f2:	f24f 0110 	movw	r1, #61456	; 0xf010
 80015f6:	4856      	ldr	r0, [pc, #344]	; (8001750 <MX_GPIO_Init+0x200>)
 80015f8:	f7ff f924 	bl	8000844 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80015fc:	2508      	movs	r5, #8
 80015fe:	9507      	str	r5, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001600:	2601      	movs	r6, #1
 8001602:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001604:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001606:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8001608:	a907      	add	r1, sp, #28
 800160a:	484f      	ldr	r0, [pc, #316]	; (8001748 <MX_GPIO_Init+0x1f8>)
 800160c:	f7ff f836 	bl	800067c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001610:	9607      	str	r6, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001612:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001614:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001616:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001618:	a907      	add	r1, sp, #28
 800161a:	484c      	ldr	r0, [pc, #304]	; (800174c <MX_GPIO_Init+0x1fc>)
 800161c:	f7ff f82e 	bl	800067c <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8001620:	9507      	str	r5, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001622:	2502      	movs	r5, #2
 8001624:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001626:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001628:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800162a:	f04f 0805 	mov.w	r8, #5
 800162e:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8001632:	a907      	add	r1, sp, #28
 8001634:	4845      	ldr	r0, [pc, #276]	; (800174c <MX_GPIO_Init+0x1fc>)
 8001636:	f7ff f821 	bl	800067c <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800163a:	9607      	str	r6, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800163c:	f8df 911c 	ldr.w	r9, [pc, #284]	; 800175c <MX_GPIO_Init+0x20c>
 8001640:	f8cd 9020 	str.w	r9, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001644:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001646:	4f43      	ldr	r7, [pc, #268]	; (8001754 <MX_GPIO_Init+0x204>)
 8001648:	a907      	add	r1, sp, #28
 800164a:	4638      	mov	r0, r7
 800164c:	f7ff f816 	bl	800067c <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8001650:	2310      	movs	r3, #16
 8001652:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001654:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001656:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001658:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800165a:	f04f 0b06 	mov.w	fp, #6
 800165e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8001662:	a907      	add	r1, sp, #28
 8001664:	4638      	mov	r0, r7
 8001666:	f7ff f809 	bl	800067c <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_SCK_Pin SPI1_MISO_Pin SPI1_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 800166a:	23e0      	movs	r3, #224	; 0xe0
 800166c:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800166e:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001670:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001672:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001674:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001678:	a907      	add	r1, sp, #28
 800167a:	4638      	mov	r0, r7
 800167c:	f7fe fffe 	bl	800067c <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8001680:	f04f 0a04 	mov.w	sl, #4
 8001684:	f8cd a01c 	str.w	sl, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001688:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800168a:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 800168c:	a907      	add	r1, sp, #28
 800168e:	4832      	ldr	r0, [pc, #200]	; (8001758 <MX_GPIO_Init+0x208>)
 8001690:	f7fe fff4 	bl	800067c <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8001694:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001698:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800169a:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800169c:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800169e:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80016a0:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 80016a4:	a907      	add	r1, sp, #28
 80016a6:	482c      	ldr	r0, [pc, #176]	; (8001758 <MX_GPIO_Init+0x208>)
 80016a8:	f7fe ffe8 	bl	800067c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin 
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin 
 80016ac:	f24f 0310 	movw	r3, #61456	; 0xf010
 80016b0:	9307      	str	r3, [sp, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016b2:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b4:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016b6:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80016b8:	a907      	add	r1, sp, #28
 80016ba:	4825      	ldr	r0, [pc, #148]	; (8001750 <MX_GPIO_Init+0x200>)
 80016bc:	f7fe ffde 	bl	800067c <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 80016c0:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 80016c4:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016c6:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016c8:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016ca:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80016cc:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016d0:	a907      	add	r1, sp, #28
 80016d2:	481e      	ldr	r0, [pc, #120]	; (800174c <MX_GPIO_Init+0x1fc>)
 80016d4:	f7fe ffd2 	bl	800067c <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 80016d8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80016dc:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016de:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e0:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 80016e2:	a907      	add	r1, sp, #28
 80016e4:	4638      	mov	r0, r7
 80016e6:	f7fe ffc9 	bl	800067c <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 80016ea:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80016ee:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016f0:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f2:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016f4:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80016f6:	230a      	movs	r3, #10
 80016f8:	930b      	str	r3, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016fa:	a907      	add	r1, sp, #28
 80016fc:	4638      	mov	r0, r7
 80016fe:	f7fe ffbd 	bl	800067c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001702:	2320      	movs	r3, #32
 8001704:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001706:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001708:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800170a:	a907      	add	r1, sp, #28
 800170c:	4810      	ldr	r0, [pc, #64]	; (8001750 <MX_GPIO_Init+0x200>)
 800170e:	f7fe ffb5 	bl	800067c <HAL_GPIO_Init>

  /*Configure GPIO pins : Audio_SCL_Pin Audio_SDA_Pin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8001712:	f44f 7310 	mov.w	r3, #576	; 0x240
 8001716:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001718:	2312      	movs	r3, #18
 800171a:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800171c:	9609      	str	r6, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800171e:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001720:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001724:	a907      	add	r1, sp, #28
 8001726:	480c      	ldr	r0, [pc, #48]	; (8001758 <MX_GPIO_Init+0x208>)
 8001728:	f7fe ffa8 	bl	800067c <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 800172c:	9507      	str	r5, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800172e:	f8cd 9020 	str.w	r9, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001732:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8001734:	a907      	add	r1, sp, #28
 8001736:	4804      	ldr	r0, [pc, #16]	; (8001748 <MX_GPIO_Init+0x1f8>)
 8001738:	f7fe ffa0 	bl	800067c <HAL_GPIO_Init>

}
 800173c:	b00d      	add	sp, #52	; 0x34
 800173e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001742:	bf00      	nop
 8001744:	40023800 	.word	0x40023800
 8001748:	40021000 	.word	0x40021000
 800174c:	40020800 	.word	0x40020800
 8001750:	40020c00 	.word	0x40020c00
 8001754:	40020000 	.word	0x40020000
 8001758:	40020400 	.word	0x40020400
 800175c:	10120000 	.word	0x10120000

08001760 <MX_USART2_UART_Init>:
{
 8001760:	b508      	push	{r3, lr}
  huart2.Instance = USART2;
 8001762:	4808      	ldr	r0, [pc, #32]	; (8001784 <MX_USART2_UART_Init+0x24>)
 8001764:	4b08      	ldr	r3, [pc, #32]	; (8001788 <MX_USART2_UART_Init+0x28>)
 8001766:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = 115200;
 8001768:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 800176c:	6043      	str	r3, [r0, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800176e:	2300      	movs	r3, #0
 8001770:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001772:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001774:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001776:	220c      	movs	r2, #12
 8001778:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800177a:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800177c:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800177e:	f7ff fcab 	bl	80010d8 <HAL_UART_Init>
}
 8001782:	bd08      	pop	{r3, pc}
 8001784:	200000a4 	.word	0x200000a4
 8001788:	40004400 	.word	0x40004400

0800178c <SystemClock_Config>:
{
 800178c:	b530      	push	{r4, r5, lr}
 800178e:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001790:	2230      	movs	r2, #48	; 0x30
 8001792:	2100      	movs	r1, #0
 8001794:	a808      	add	r0, sp, #32
 8001796:	f000 f969 	bl	8001a6c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800179a:	2400      	movs	r4, #0
 800179c:	9403      	str	r4, [sp, #12]
 800179e:	9404      	str	r4, [sp, #16]
 80017a0:	9405      	str	r4, [sp, #20]
 80017a2:	9406      	str	r4, [sp, #24]
 80017a4:	9407      	str	r4, [sp, #28]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017a6:	9401      	str	r4, [sp, #4]
 80017a8:	4b1c      	ldr	r3, [pc, #112]	; (800181c <SystemClock_Config+0x90>)
 80017aa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80017ac:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80017b0:	641a      	str	r2, [r3, #64]	; 0x40
 80017b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017b8:	9301      	str	r3, [sp, #4]
 80017ba:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80017bc:	9402      	str	r4, [sp, #8]
 80017be:	4b18      	ldr	r3, [pc, #96]	; (8001820 <SystemClock_Config+0x94>)
 80017c0:	681a      	ldr	r2, [r3, #0]
 80017c2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80017c6:	601a      	str	r2, [r3, #0]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80017ce:	9302      	str	r3, [sp, #8]
 80017d0:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80017d2:	2301      	movs	r3, #1
 80017d4:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80017d6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80017da:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017dc:	2502      	movs	r5, #2
 80017de:	950e      	str	r5, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80017e0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80017e4:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80017e6:	2308      	movs	r3, #8
 80017e8:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80017ea:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80017ee:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80017f0:	9512      	str	r5, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80017f2:	2307      	movs	r3, #7
 80017f4:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017f6:	a808      	add	r0, sp, #32
 80017f8:	f7ff f82a 	bl	8000850 <HAL_RCC_OscConfig>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017fc:	230f      	movs	r3, #15
 80017fe:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001800:	9504      	str	r5, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001802:	9405      	str	r4, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001804:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001808:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800180a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800180e:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001810:	2105      	movs	r1, #5
 8001812:	a803      	add	r0, sp, #12
 8001814:	f7ff fa7e 	bl	8000d14 <HAL_RCC_ClockConfig>
}
 8001818:	b015      	add	sp, #84	; 0x54
 800181a:	bd30      	pop	{r4, r5, pc}
 800181c:	40023800 	.word	0x40023800
 8001820:	40007000 	.word	0x40007000

08001824 <main>:
{
 8001824:	b508      	push	{r3, lr}
  HAL_Init();
 8001826:	f7fe fe73 	bl	8000510 <HAL_Init>
  SystemClock_Config();
 800182a:	f7ff ffaf 	bl	800178c <SystemClock_Config>
  MX_GPIO_Init();
 800182e:	f7ff fe8f 	bl	8001550 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001832:	f7ff ff95 	bl	8001760 <MX_USART2_UART_Init>
  fvdMyMain(&huart2);
 8001836:	4802      	ldr	r0, [pc, #8]	; (8001840 <main+0x1c>)
 8001838:	f000 f804 	bl	8001844 <fvdMyMain>
 800183c:	e7fe      	b.n	800183c <main+0x18>
 800183e:	bf00      	nop
 8001840:	200000a4 	.word	0x200000a4

08001844 <fvdMyMain>:
 *
 * Parameters: none
 * Return: nothing
 */
void fvdMyMain(UART_HandleTypeDef *pstHuart2)
{
 8001844:	b508      	push	{r3, lr}
  char chRxChar;
  // Create the external USART (interrupt driven)
  pstSerialChannel2 = pstCreateSerialChannel(pstHuart2, RX_BUFFER_SIZE, TX_BUFFER_SIZE);
 8001846:	2228      	movs	r2, #40	; 0x28
 8001848:	4611      	mov	r1, r2
 800184a:	f7ff fd6f 	bl	800132c <pstCreateSerialChannel>
 800184e:	4b09      	ldr	r3, [pc, #36]	; (8001874 <fvdMyMain+0x30>)
 8001850:	6018      	str	r0, [r3, #0]
  fvdEnableSerialChInterrupts(pstSerialChannel2);
 8001852:	f7ff fdfd 	bl	8001450 <fvdEnableSerialChInterrupts>

  while (1)
  {
    chRxChar = fchGetChar(pstSerialChannel2, NON_BLOCKING);
 8001856:	2100      	movs	r1, #0
 8001858:	4b06      	ldr	r3, [pc, #24]	; (8001874 <fvdMyMain+0x30>)
 800185a:	6818      	ldr	r0, [r3, #0]
 800185c:	f7ff fe05 	bl	800146a <fchGetChar>

    if ((uint8_t)chRxChar != 255)
 8001860:	28ff      	cmp	r0, #255	; 0xff
 8001862:	d0f8      	beq.n	8001856 <fvdMyMain+0x12>
    {
        fuinPutChar(pstSerialChannel2, chRxChar, BLOCKING);
 8001864:	2201      	movs	r2, #1
 8001866:	4601      	mov	r1, r0
 8001868:	4b02      	ldr	r3, [pc, #8]	; (8001874 <fvdMyMain+0x30>)
 800186a:	6818      	ldr	r0, [r3, #0]
 800186c:	f7ff fe3b 	bl	80014e6 <fuinPutChar>
 8001870:	e7f1      	b.n	8001856 <fvdMyMain+0x12>
 8001872:	bf00      	nop
 8001874:	200000e4 	.word	0x200000e4

08001878 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001878:	b500      	push	{lr}
 800187a:	b083      	sub	sp, #12
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800187c:	2100      	movs	r1, #0
 800187e:	9100      	str	r1, [sp, #0]
 8001880:	4b0c      	ldr	r3, [pc, #48]	; (80018b4 <HAL_MspInit+0x3c>)
 8001882:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001884:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001888:	645a      	str	r2, [r3, #68]	; 0x44
 800188a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800188c:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8001890:	9200      	str	r2, [sp, #0]
 8001892:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001894:	9101      	str	r1, [sp, #4]
 8001896:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001898:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800189c:	641a      	str	r2, [r3, #64]	; 0x40
 800189e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018a4:	9301      	str	r3, [sp, #4]
 80018a6:	9b01      	ldr	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80018a8:	2007      	movs	r0, #7
 80018aa:	f7fe fe5d 	bl	8000568 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018ae:	b003      	add	sp, #12
 80018b0:	f85d fb04 	ldr.w	pc, [sp], #4
 80018b4:	40023800 	.word	0x40023800

080018b8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80018b8:	b510      	push	{r4, lr}
 80018ba:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018bc:	2300      	movs	r3, #0
 80018be:	9303      	str	r3, [sp, #12]
 80018c0:	9304      	str	r3, [sp, #16]
 80018c2:	9305      	str	r3, [sp, #20]
 80018c4:	9306      	str	r3, [sp, #24]
 80018c6:	9307      	str	r3, [sp, #28]
  if(huart->Instance==USART2)
 80018c8:	6802      	ldr	r2, [r0, #0]
 80018ca:	4b18      	ldr	r3, [pc, #96]	; (800192c <HAL_UART_MspInit+0x74>)
 80018cc:	429a      	cmp	r2, r3
 80018ce:	d001      	beq.n	80018d4 <HAL_UART_MspInit+0x1c>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80018d0:	b008      	add	sp, #32
 80018d2:	bd10      	pop	{r4, pc}
    __HAL_RCC_USART2_CLK_ENABLE();
 80018d4:	2400      	movs	r4, #0
 80018d6:	9401      	str	r4, [sp, #4]
 80018d8:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 80018dc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80018de:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80018e2:	641a      	str	r2, [r3, #64]	; 0x40
 80018e4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80018e6:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 80018ea:	9201      	str	r2, [sp, #4]
 80018ec:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018ee:	9402      	str	r4, [sp, #8]
 80018f0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80018f2:	f042 0201 	orr.w	r2, r2, #1
 80018f6:	631a      	str	r2, [r3, #48]	; 0x30
 80018f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018fa:	f003 0301 	and.w	r3, r3, #1
 80018fe:	9302      	str	r3, [sp, #8]
 8001900:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001902:	230c      	movs	r3, #12
 8001904:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001906:	2302      	movs	r3, #2
 8001908:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800190a:	2303      	movs	r3, #3
 800190c:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800190e:	2307      	movs	r3, #7
 8001910:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001912:	a903      	add	r1, sp, #12
 8001914:	4806      	ldr	r0, [pc, #24]	; (8001930 <HAL_UART_MspInit+0x78>)
 8001916:	f7fe feb1 	bl	800067c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 1);
 800191a:	2201      	movs	r2, #1
 800191c:	4621      	mov	r1, r4
 800191e:	2026      	movs	r0, #38	; 0x26
 8001920:	f7fe fe34 	bl	800058c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001924:	2026      	movs	r0, #38	; 0x26
 8001926:	f7fe fe65 	bl	80005f4 <HAL_NVIC_EnableIRQ>
}
 800192a:	e7d1      	b.n	80018d0 <HAL_UART_MspInit+0x18>
 800192c:	40004400 	.word	0x40004400
 8001930:	40020000 	.word	0x40020000

08001934 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001934:	4770      	bx	lr

08001936 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001936:	e7fe      	b.n	8001936 <HardFault_Handler>

08001938 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001938:	e7fe      	b.n	8001938 <MemManage_Handler>

0800193a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800193a:	e7fe      	b.n	800193a <BusFault_Handler>

0800193c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800193c:	e7fe      	b.n	800193c <UsageFault_Handler>

0800193e <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800193e:	4770      	bx	lr

08001940 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001940:	4770      	bx	lr

08001942 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001942:	4770      	bx	lr

08001944 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001944:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001946:	f7fe fdfd 	bl	8000544 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800194a:	bd08      	pop	{r3, pc}

0800194c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800194c:	b508      	push	{r3, lr}
// 	HAL_UART_IRQHandler(&huart2);
	// HAL_GPIO_TogglePin(LD6_GPIO_Port, LD6_Pin); // Blue LED
	fvdSerialChannelISR(pstSerialChannel2);
 800194e:	4b02      	ldr	r3, [pc, #8]	; (8001958 <USART2_IRQHandler+0xc>)
 8001950:	6818      	ldr	r0, [r3, #0]
 8001952:	f7ff fcbb 	bl	80012cc <fvdSerialChannelISR>
	{
		HAL_UART_Receive_IT(&huart2, rec_data, 4);  // Reset the buffers, enable Rx Ints
		HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);  // Orange LED
	}
*/
}
 8001956:	bd08      	pop	{r3, pc}
 8001958:	200000e4 	.word	0x200000e4

0800195c <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 800195c:	b508      	push	{r3, lr}
 800195e:	4603      	mov	r3, r0
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001960:	4a0b      	ldr	r2, [pc, #44]	; (8001990 <_sbrk+0x34>)
 8001962:	6812      	ldr	r2, [r2, #0]
 8001964:	b142      	cbz	r2, 8001978 <_sbrk+0x1c>
		heap_end = &end;

	prev_heap_end = heap_end;
 8001966:	4a0a      	ldr	r2, [pc, #40]	; (8001990 <_sbrk+0x34>)
 8001968:	6810      	ldr	r0, [r2, #0]
	if (heap_end + incr > stack_ptr)
 800196a:	4403      	add	r3, r0
 800196c:	466a      	mov	r2, sp
 800196e:	4293      	cmp	r3, r2
 8001970:	d806      	bhi.n	8001980 <_sbrk+0x24>
//		abort();
		errno = ENOMEM;
		return (caddr_t) -1;
	}

	heap_end += incr;
 8001972:	4a07      	ldr	r2, [pc, #28]	; (8001990 <_sbrk+0x34>)
 8001974:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
}
 8001976:	bd08      	pop	{r3, pc}
		heap_end = &end;
 8001978:	4a05      	ldr	r2, [pc, #20]	; (8001990 <_sbrk+0x34>)
 800197a:	4906      	ldr	r1, [pc, #24]	; (8001994 <_sbrk+0x38>)
 800197c:	6011      	str	r1, [r2, #0]
 800197e:	e7f2      	b.n	8001966 <_sbrk+0xa>
		errno = ENOMEM;
 8001980:	f000 f84a 	bl	8001a18 <__errno>
 8001984:	230c      	movs	r3, #12
 8001986:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8001988:	f04f 30ff 	mov.w	r0, #4294967295
 800198c:	e7f3      	b.n	8001976 <_sbrk+0x1a>
 800198e:	bf00      	nop
 8001990:	20000090 	.word	0x20000090
 8001994:	200000f0 	.word	0x200000f0

08001998 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001998:	4b05      	ldr	r3, [pc, #20]	; (80019b0 <SystemInit+0x18>)
 800199a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800199e:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 80019a2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80019a6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80019aa:	609a      	str	r2, [r3, #8]
#endif
}
 80019ac:	4770      	bx	lr
 80019ae:	bf00      	nop
 80019b0:	e000ed00 	.word	0xe000ed00

080019b4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80019b4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80019ec <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80019b8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80019ba:	e003      	b.n	80019c4 <LoopCopyDataInit>

080019bc <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80019bc:	4b0c      	ldr	r3, [pc, #48]	; (80019f0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80019be:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80019c0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80019c2:	3104      	adds	r1, #4

080019c4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80019c4:	480b      	ldr	r0, [pc, #44]	; (80019f4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80019c6:	4b0c      	ldr	r3, [pc, #48]	; (80019f8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80019c8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80019ca:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80019cc:	d3f6      	bcc.n	80019bc <CopyDataInit>
  ldr  r2, =_sbss
 80019ce:	4a0b      	ldr	r2, [pc, #44]	; (80019fc <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80019d0:	e002      	b.n	80019d8 <LoopFillZerobss>

080019d2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80019d2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80019d4:	f842 3b04 	str.w	r3, [r2], #4

080019d8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80019d8:	4b09      	ldr	r3, [pc, #36]	; (8001a00 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80019da:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80019dc:	d3f9      	bcc.n	80019d2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80019de:	f7ff ffdb 	bl	8001998 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80019e2:	f000 f81f 	bl	8001a24 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80019e6:	f7ff ff1d 	bl	8001824 <main>
  bx  lr    
 80019ea:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80019ec:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80019f0:	08001bb0 	.word	0x08001bb0
  ldr  r0, =_sdata
 80019f4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80019f8:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 80019fc:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 8001a00:	200000ec 	.word	0x200000ec

08001a04 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001a04:	e7fe      	b.n	8001a04 <ADC_IRQHandler>
	...

08001a08 <calloc>:
 8001a08:	4b02      	ldr	r3, [pc, #8]	; (8001a14 <calloc+0xc>)
 8001a0a:	460a      	mov	r2, r1
 8001a0c:	4601      	mov	r1, r0
 8001a0e:	6818      	ldr	r0, [r3, #0]
 8001a10:	f000 b834 	b.w	8001a7c <_calloc_r>
 8001a14:	2000000c 	.word	0x2000000c

08001a18 <__errno>:
 8001a18:	4b01      	ldr	r3, [pc, #4]	; (8001a20 <__errno+0x8>)
 8001a1a:	6818      	ldr	r0, [r3, #0]
 8001a1c:	4770      	bx	lr
 8001a1e:	bf00      	nop
 8001a20:	2000000c 	.word	0x2000000c

08001a24 <__libc_init_array>:
 8001a24:	b570      	push	{r4, r5, r6, lr}
 8001a26:	4e0d      	ldr	r6, [pc, #52]	; (8001a5c <__libc_init_array+0x38>)
 8001a28:	4c0d      	ldr	r4, [pc, #52]	; (8001a60 <__libc_init_array+0x3c>)
 8001a2a:	1ba4      	subs	r4, r4, r6
 8001a2c:	10a4      	asrs	r4, r4, #2
 8001a2e:	2500      	movs	r5, #0
 8001a30:	42a5      	cmp	r5, r4
 8001a32:	d109      	bne.n	8001a48 <__libc_init_array+0x24>
 8001a34:	4e0b      	ldr	r6, [pc, #44]	; (8001a64 <__libc_init_array+0x40>)
 8001a36:	4c0c      	ldr	r4, [pc, #48]	; (8001a68 <__libc_init_array+0x44>)
 8001a38:	f000 f89a 	bl	8001b70 <_init>
 8001a3c:	1ba4      	subs	r4, r4, r6
 8001a3e:	10a4      	asrs	r4, r4, #2
 8001a40:	2500      	movs	r5, #0
 8001a42:	42a5      	cmp	r5, r4
 8001a44:	d105      	bne.n	8001a52 <__libc_init_array+0x2e>
 8001a46:	bd70      	pop	{r4, r5, r6, pc}
 8001a48:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001a4c:	4798      	blx	r3
 8001a4e:	3501      	adds	r5, #1
 8001a50:	e7ee      	b.n	8001a30 <__libc_init_array+0xc>
 8001a52:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001a56:	4798      	blx	r3
 8001a58:	3501      	adds	r5, #1
 8001a5a:	e7f2      	b.n	8001a42 <__libc_init_array+0x1e>
 8001a5c:	08001ba8 	.word	0x08001ba8
 8001a60:	08001ba8 	.word	0x08001ba8
 8001a64:	08001ba8 	.word	0x08001ba8
 8001a68:	08001bac 	.word	0x08001bac

08001a6c <memset>:
 8001a6c:	4402      	add	r2, r0
 8001a6e:	4603      	mov	r3, r0
 8001a70:	4293      	cmp	r3, r2
 8001a72:	d100      	bne.n	8001a76 <memset+0xa>
 8001a74:	4770      	bx	lr
 8001a76:	f803 1b01 	strb.w	r1, [r3], #1
 8001a7a:	e7f9      	b.n	8001a70 <memset+0x4>

08001a7c <_calloc_r>:
 8001a7c:	b538      	push	{r3, r4, r5, lr}
 8001a7e:	fb02 f401 	mul.w	r4, r2, r1
 8001a82:	4621      	mov	r1, r4
 8001a84:	f000 f808 	bl	8001a98 <_malloc_r>
 8001a88:	4605      	mov	r5, r0
 8001a8a:	b118      	cbz	r0, 8001a94 <_calloc_r+0x18>
 8001a8c:	4622      	mov	r2, r4
 8001a8e:	2100      	movs	r1, #0
 8001a90:	f7ff ffec 	bl	8001a6c <memset>
 8001a94:	4628      	mov	r0, r5
 8001a96:	bd38      	pop	{r3, r4, r5, pc}

08001a98 <_malloc_r>:
 8001a98:	b570      	push	{r4, r5, r6, lr}
 8001a9a:	1ccd      	adds	r5, r1, #3
 8001a9c:	f025 0503 	bic.w	r5, r5, #3
 8001aa0:	3508      	adds	r5, #8
 8001aa2:	2d0c      	cmp	r5, #12
 8001aa4:	bf38      	it	cc
 8001aa6:	250c      	movcc	r5, #12
 8001aa8:	2d00      	cmp	r5, #0
 8001aaa:	4606      	mov	r6, r0
 8001aac:	db01      	blt.n	8001ab2 <_malloc_r+0x1a>
 8001aae:	42a9      	cmp	r1, r5
 8001ab0:	d903      	bls.n	8001aba <_malloc_r+0x22>
 8001ab2:	230c      	movs	r3, #12
 8001ab4:	6033      	str	r3, [r6, #0]
 8001ab6:	2000      	movs	r0, #0
 8001ab8:	bd70      	pop	{r4, r5, r6, pc}
 8001aba:	f000 f857 	bl	8001b6c <__malloc_lock>
 8001abe:	4a21      	ldr	r2, [pc, #132]	; (8001b44 <_malloc_r+0xac>)
 8001ac0:	6814      	ldr	r4, [r2, #0]
 8001ac2:	4621      	mov	r1, r4
 8001ac4:	b991      	cbnz	r1, 8001aec <_malloc_r+0x54>
 8001ac6:	4c20      	ldr	r4, [pc, #128]	; (8001b48 <_malloc_r+0xb0>)
 8001ac8:	6823      	ldr	r3, [r4, #0]
 8001aca:	b91b      	cbnz	r3, 8001ad4 <_malloc_r+0x3c>
 8001acc:	4630      	mov	r0, r6
 8001ace:	f000 f83d 	bl	8001b4c <_sbrk_r>
 8001ad2:	6020      	str	r0, [r4, #0]
 8001ad4:	4629      	mov	r1, r5
 8001ad6:	4630      	mov	r0, r6
 8001ad8:	f000 f838 	bl	8001b4c <_sbrk_r>
 8001adc:	1c43      	adds	r3, r0, #1
 8001ade:	d124      	bne.n	8001b2a <_malloc_r+0x92>
 8001ae0:	230c      	movs	r3, #12
 8001ae2:	6033      	str	r3, [r6, #0]
 8001ae4:	4630      	mov	r0, r6
 8001ae6:	f000 f842 	bl	8001b6e <__malloc_unlock>
 8001aea:	e7e4      	b.n	8001ab6 <_malloc_r+0x1e>
 8001aec:	680b      	ldr	r3, [r1, #0]
 8001aee:	1b5b      	subs	r3, r3, r5
 8001af0:	d418      	bmi.n	8001b24 <_malloc_r+0x8c>
 8001af2:	2b0b      	cmp	r3, #11
 8001af4:	d90f      	bls.n	8001b16 <_malloc_r+0x7e>
 8001af6:	600b      	str	r3, [r1, #0]
 8001af8:	50cd      	str	r5, [r1, r3]
 8001afa:	18cc      	adds	r4, r1, r3
 8001afc:	4630      	mov	r0, r6
 8001afe:	f000 f836 	bl	8001b6e <__malloc_unlock>
 8001b02:	f104 000b 	add.w	r0, r4, #11
 8001b06:	1d23      	adds	r3, r4, #4
 8001b08:	f020 0007 	bic.w	r0, r0, #7
 8001b0c:	1ac3      	subs	r3, r0, r3
 8001b0e:	d0d3      	beq.n	8001ab8 <_malloc_r+0x20>
 8001b10:	425a      	negs	r2, r3
 8001b12:	50e2      	str	r2, [r4, r3]
 8001b14:	e7d0      	b.n	8001ab8 <_malloc_r+0x20>
 8001b16:	428c      	cmp	r4, r1
 8001b18:	684b      	ldr	r3, [r1, #4]
 8001b1a:	bf16      	itet	ne
 8001b1c:	6063      	strne	r3, [r4, #4]
 8001b1e:	6013      	streq	r3, [r2, #0]
 8001b20:	460c      	movne	r4, r1
 8001b22:	e7eb      	b.n	8001afc <_malloc_r+0x64>
 8001b24:	460c      	mov	r4, r1
 8001b26:	6849      	ldr	r1, [r1, #4]
 8001b28:	e7cc      	b.n	8001ac4 <_malloc_r+0x2c>
 8001b2a:	1cc4      	adds	r4, r0, #3
 8001b2c:	f024 0403 	bic.w	r4, r4, #3
 8001b30:	42a0      	cmp	r0, r4
 8001b32:	d005      	beq.n	8001b40 <_malloc_r+0xa8>
 8001b34:	1a21      	subs	r1, r4, r0
 8001b36:	4630      	mov	r0, r6
 8001b38:	f000 f808 	bl	8001b4c <_sbrk_r>
 8001b3c:	3001      	adds	r0, #1
 8001b3e:	d0cf      	beq.n	8001ae0 <_malloc_r+0x48>
 8001b40:	6025      	str	r5, [r4, #0]
 8001b42:	e7db      	b.n	8001afc <_malloc_r+0x64>
 8001b44:	20000098 	.word	0x20000098
 8001b48:	2000009c 	.word	0x2000009c

08001b4c <_sbrk_r>:
 8001b4c:	b538      	push	{r3, r4, r5, lr}
 8001b4e:	4c06      	ldr	r4, [pc, #24]	; (8001b68 <_sbrk_r+0x1c>)
 8001b50:	2300      	movs	r3, #0
 8001b52:	4605      	mov	r5, r0
 8001b54:	4608      	mov	r0, r1
 8001b56:	6023      	str	r3, [r4, #0]
 8001b58:	f7ff ff00 	bl	800195c <_sbrk>
 8001b5c:	1c43      	adds	r3, r0, #1
 8001b5e:	d102      	bne.n	8001b66 <_sbrk_r+0x1a>
 8001b60:	6823      	ldr	r3, [r4, #0]
 8001b62:	b103      	cbz	r3, 8001b66 <_sbrk_r+0x1a>
 8001b64:	602b      	str	r3, [r5, #0]
 8001b66:	bd38      	pop	{r3, r4, r5, pc}
 8001b68:	200000e8 	.word	0x200000e8

08001b6c <__malloc_lock>:
 8001b6c:	4770      	bx	lr

08001b6e <__malloc_unlock>:
 8001b6e:	4770      	bx	lr

08001b70 <_init>:
 8001b70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001b72:	bf00      	nop
 8001b74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001b76:	bc08      	pop	{r3}
 8001b78:	469e      	mov	lr, r3
 8001b7a:	4770      	bx	lr

08001b7c <_fini>:
 8001b7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001b7e:	bf00      	nop
 8001b80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001b82:	bc08      	pop	{r3}
 8001b84:	469e      	mov	lr, r3
 8001b86:	4770      	bx	lr
